
---------- Begin Simulation Statistics ----------
final_tick                               2541831650500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 221689                       # Simulator instruction rate (inst/s)
host_mem_usage                                 741760                       # Number of bytes of host memory used
host_op_rate                                   221687                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    18.92                       # Real time elapsed on the host
host_tick_rate                              624735844                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     4194957                       # Number of instructions simulated
sim_ops                                       4194957                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.011822                       # Number of seconds simulated
sim_ticks                                 11821805500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             44.687837                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  378510                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               847009                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect               2420                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             75599                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            803507                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits              52883                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          278649                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           225766                       # Number of indirect misses.
system.cpu.branchPred.lookups                  975816                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   64105                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        26804                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     4194957                       # Number of instructions committed
system.cpu.committedOps                       4194957                       # Number of ops (including micro ops) committed
system.cpu.cpi                               5.632993                       # CPI: cycles per instruction
system.cpu.discardedOps                        189764                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                   606806                       # DTB accesses
system.cpu.dtb.data_acv                           132                       # DTB access violations
system.cpu.dtb.data_hits                      1451429                       # DTB hits
system.cpu.dtb.data_misses                       7669                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                   405401                       # DTB read accesses
system.cpu.dtb.read_acv                            43                       # DTB read access violations
system.cpu.dtb.read_hits                       848865                       # DTB read hits
system.cpu.dtb.read_misses                       6875                       # DTB read misses
system.cpu.dtb.write_accesses                  201405                       # DTB write accesses
system.cpu.dtb.write_acv                           89                       # DTB write access violations
system.cpu.dtb.write_hits                      602564                       # DTB write hits
system.cpu.dtb.write_misses                       794                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions               18043                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            3374349                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           1028097                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           659194                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        16731053                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.177526                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                  955354                       # ITB accesses
system.cpu.itb.fetch_acv                          636                       # ITB acv
system.cpu.itb.fetch_hits                      948348                       # ITB hits
system.cpu.itb.fetch_misses                      7006                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   574      9.44%      9.44% # number of callpals executed
system.cpu.kern.callpal::tbi                       25      0.41%      9.85% # number of callpals executed
system.cpu.kern.callpal::swpipl                  4216     69.35%     79.21% # number of callpals executed
system.cpu.kern.callpal::rdps                      48      0.79%     80.00% # number of callpals executed
system.cpu.kern.callpal::wrusp                      4      0.07%     80.06% # number of callpals executed
system.cpu.kern.callpal::rdusp                      3      0.05%     80.11% # number of callpals executed
system.cpu.kern.callpal::rti                      896     14.74%     94.85% # number of callpals executed
system.cpu.kern.callpal::callsys                  235      3.87%     98.72% # number of callpals executed
system.cpu.kern.callpal::imb                       78      1.28%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                   6079                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                      14422                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                        9                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                     2433     47.44%     47.44% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                       5      0.10%     47.53% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                      12      0.23%     47.77% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                    2679     52.23%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                 5129                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                      2420     49.82%     49.82% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                        5      0.10%     49.93% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                       12      0.25%     50.18% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                     2420     49.82%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                  4857                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0              10913429500     92.28%     92.28% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                 9128000      0.08%     92.36% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22                17671000      0.15%     92.51% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31               885666500      7.49%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total          11825895000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.994657                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.903322                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.946968                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                 869                      
system.cpu.kern.mode_good::user                   869                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              1470                       # number of protection mode switches
system.cpu.kern.mode_switch::user                 869                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.591156                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.743053                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel         7983293500     67.51%     67.51% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user           3842601500     32.49%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      574                       # number of times the context was actually changed
system.cpu.numCycles                         23630164                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         9                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass               85404      2.04%      2.04% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2540804     60.57%     62.60% # Class of committed instruction
system.cpu.op_class_0::IntMult                   3673      0.09%     62.69% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     62.69% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                  8286      0.20%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     62.89% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                  1593      0.04%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     62.93% # Class of committed instruction
system.cpu.op_class_0::MemRead                 839115     20.00%     82.93% # Class of committed instruction
system.cpu.op_class_0::MemWrite                592471     14.12%     97.05% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead              9988      0.24%     97.29% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite             8788      0.21%     97.50% # Class of committed instruction
system.cpu.op_class_0::IprAccess               104835      2.50%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  4194957                       # Class of committed instruction
system.cpu.quiesceCycles                        13447                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         6899111                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                    12288                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                          3                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          438                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       155635                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        312871                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 2541831650500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 2541831650500                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide          195                       # number of demand (read+write) misses
system.iocache.demand_misses::total               195                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide          195                       # number of overall misses
system.iocache.overall_misses::total              195                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide     22790456                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total     22790456                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide     22790456                       # number of overall miss cycles
system.iocache.overall_miss_latency::total     22790456                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide          195                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             195                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide          195                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            195                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 116874.133333                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 116874.133333                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 116874.133333                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 116874.133333                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks            176                       # number of writebacks
system.iocache.writebacks::total                  176                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide          195                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total          195                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide          195                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total          195                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide     13029488                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total     13029488                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide     13029488                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total     13029488                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 66817.887179                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 66817.887179                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 66817.887179                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 66817.887179                       # average overall mshr miss latency
system.iocache.replacements                       179                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide            3                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                3                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total       349497                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide            3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              3                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide       116499                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total       116499                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total            3                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total       199497                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide        66499                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total        66499                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total          192                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide     22440959                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total     22440959                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total          192                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 116879.994792                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 116879.994792                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total          192                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide     12829991                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total     12829991                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 66822.869792                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 66822.869792                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 2541831650500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                3.264381                       # Cycle average of tags in use
system.iocache.tags.total_refs                    179                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                  179                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle         2539418643000                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide     3.264381                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide     0.204024                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total       0.204024                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                 1755                       # Number of tag accesses
system.iocache.tags.data_accesses                1755                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 2541831650500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 108                       # Transaction distribution
system.membus.trans_dist::ReadResp             128146                       # Transaction distribution
system.membus.trans_dist::WriteReq                 99                       # Transaction distribution
system.membus.trans_dist::WriteResp                99                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        34847                       # Transaction distribution
system.membus.trans_dist::WritebackClean        86505                       # Transaction distribution
system.membus.trans_dist::CleanEvict            34260                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               15                       # Transaction distribution
system.membus.trans_dist::ReadExReq             29011                       # Transaction distribution
system.membus.trans_dist::ReadExResp            29011                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          87094                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         40946                       # Transaction distribution
system.membus.trans_dist::BadAddressError            2                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           192                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total          374                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       260630                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total       260630                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave          414                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       208847                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            4                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       209265                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 470269                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total        11264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port     11106304                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total     11106304                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave          433                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      6695872                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      6696305                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                17813873                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               66                       # Total snoops (count)
system.membus.snoopTraffic                       4224                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            157465                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.002794                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.052787                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  157025     99.72%     99.72% # Request fanout histogram
system.membus.snoop_fanout::1                     440      0.28%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              157465                       # Request fanout histogram
system.membus.reqLayer0.occupancy              352500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy           820633035                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               6.9                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                3000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy              17997                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy          376311000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              3.2                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 2541831650500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy          461785500                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.9                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 2541831650500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 2541831650500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 2541831650500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 2541831650500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 2541831650500                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 2541831650500                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 2541831650500                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 2541831650500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 2541831650500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 2541831650500                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 2541831650500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 2541831650500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 2541831650500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 2541831650500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 2541831650500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 2541831650500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 2541831650500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 2541831650500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 2541831650500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 2541831650500                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 2541831650500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 2541831650500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 2541831650500                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 2541831650500                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 2541831650500                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 2541831650500                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 2541831650500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2541831650500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst        5569984                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        4476928                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           10046912                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst      5569984                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       5569984                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      2230208                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         2230208                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst           87031                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           69952                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              156983                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        34847                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              34847                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         471161871                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         378700868                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             849862739                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    471161871                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        471161871                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      188652063                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            188652063                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      188652063                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        471161871                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        378700868                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1038514802                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    118972.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     77317.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     69449.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000143554750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7317                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7317                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              406993                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             111721                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      156983                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     121132                       # Number of write requests accepted
system.mem_ctrls.readBursts                    156983                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   121132                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  10217                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  2160                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              8754                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              6636                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              9841                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              7089                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              8509                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             10077                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              8582                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              8683                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             11756                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9250                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            10461                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            12248                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             8802                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            13520                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             5576                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             6982                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7037                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              4460                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              8506                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              7853                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              7681                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9852                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              7346                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6882                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             10489                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              8409                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             7801                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             8172                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             5432                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             9924                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3236                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             5867                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.69                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2005176000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  733830000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              4757038500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13662.40                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32412.40                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         1                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   104061                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   80300                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.90                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                67.49                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                156983                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               121132                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  134241                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   12212                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     313                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    680                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    799                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6731                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   7344                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   7448                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   7399                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   7398                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   7486                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   7405                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   7401                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   7381                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   7401                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   7364                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   7354                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   7350                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   7325                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7318                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   7316                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      2                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        81341                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    209.041541                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   140.481489                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   225.789364                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        34380     42.27%     42.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        24282     29.85%     72.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         9905     12.18%     84.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         4641      5.71%     90.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2328      2.86%     92.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1434      1.76%     94.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          938      1.15%     95.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          618      0.76%     96.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         2815      3.46%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        81341                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         7317                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      20.057127                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.429497                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     12.910002                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-15           1302     17.79%     17.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-31          5542     75.74%     93.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-47           290      3.96%     97.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-63            82      1.12%     98.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-79            37      0.51%     99.13% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-95            19      0.26%     99.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-111           15      0.21%     99.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-127           12      0.16%     99.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-143           10      0.14%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::144-159            4      0.05%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-207            2      0.03%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-271            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::400-415            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7317                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7317                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.256253                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.239584                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.770610                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6492     88.72%     88.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              105      1.44%     90.16% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              471      6.44%     96.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              179      2.45%     99.04% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               61      0.83%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                8      0.11%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7317                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                9393024                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  653888                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7612608                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                10046912                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7752448                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       794.55                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       643.95                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    849.86                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    655.78                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.24                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.21                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    5.03                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   11821800500                       # Total gap between requests
system.mem_ctrls.avgGap                      42506.88                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst      4948288                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      4444736                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7612608                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 418572949.791806340218                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 375977764.141018927097                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 643946307.524683952332                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst        87031                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        69952                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       121132                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst   2508175500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   2248863000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 290145379750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28819.33                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32148.66                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2395282.66                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    69.38                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            315081060                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            167450580                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           561168300                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          309702600                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     933023520.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       5161413840                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        193119840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         7640959740                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        646.344566                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    450883000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    394680000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  10976242500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            265772220                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            141238515                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           486740940                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          311200740                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     933023520.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       5108256210                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        237884160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         7484116305                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        633.077266                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    566252250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    394680000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  10860873250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 2541831650500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  111                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 111                       # Transaction distribution
system.iobus.trans_dist::WriteReq                 291                       # Transaction distribution
system.iobus.trans_dist::WriteResp                291                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           46                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           12                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          196                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          144                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          414                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total          390                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     804                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          184                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           48                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio           98                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio           81                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          433                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total        12312                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    12745                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                49000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                10500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy              198000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              315000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy             1002456                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy              139500                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy              137500                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy               16000                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                  18                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples             9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev          300000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10            9    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total               9                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     11814605500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED      7200000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2541831650500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1630218                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1630218                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1630218                       # number of overall hits
system.cpu.icache.overall_hits::total         1630218                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        87095                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          87095                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        87095                       # number of overall misses
system.cpu.icache.overall_misses::total         87095                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   5358974500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   5358974500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   5358974500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   5358974500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1717313                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1717313                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1717313                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1717313                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.050716                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.050716                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.050716                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.050716                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 61530.219875                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 61530.219875                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 61530.219875                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 61530.219875                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        86505                       # number of writebacks
system.cpu.icache.writebacks::total             86505                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst        87095                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        87095                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        87095                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        87095                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   5271880500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   5271880500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   5271880500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   5271880500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.050716                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.050716                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.050716                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.050716                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 60530.231357                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 60530.231357                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 60530.231357                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 60530.231357                       # average overall mshr miss latency
system.cpu.icache.replacements                  86505                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1630218                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1630218                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        87095                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         87095                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   5358974500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   5358974500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1717313                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1717313                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.050716                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.050716                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 61530.219875                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 61530.219875                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        87095                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        87095                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   5271880500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   5271880500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.050716                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.050716                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 60530.231357                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 60530.231357                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2541831650500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           509.805204                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1653221                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             86582                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             19.094281                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      2530009922000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   509.805204                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.995713                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.995713                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           77                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           44                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          386                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3521720                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3521720                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2541831650500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      1312126                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          1312126                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      1312126                       # number of overall hits
system.cpu.dcache.overall_hits::total         1312126                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       105761                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         105761                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       105761                       # number of overall misses
system.cpu.dcache.overall_misses::total        105761                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   6783132500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6783132500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   6783132500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6783132500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      1417887                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      1417887                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      1417887                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      1417887                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.074591                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.074591                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.074591                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.074591                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 64136.425525                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 64136.425525                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 64136.425525                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 64136.425525                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        34671                       # number of writebacks
system.cpu.dcache.writebacks::total             34671                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        36687                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        36687                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        36687                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        36687                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        69074                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        69074                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        69074                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        69074                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data          207                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total          207                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   4399520500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4399520500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   4399520500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4399520500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     21600000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     21600000                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.048716                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.048716                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.048716                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.048716                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 63692.858384                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 63692.858384                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 63692.858384                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 63692.858384                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 104347.826087                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 104347.826087                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                  68928                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       781383                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          781383                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        49265                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         49265                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3304113000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3304113000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       830648                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       830648                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.059309                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.059309                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 67068.161981                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 67068.161981                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         9215                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         9215                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        40050                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        40050                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          108                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   2676653000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2676653000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     21600000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     21600000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.048215                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.048215                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 66832.784020                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 66832.784020                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data       200000                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total       200000                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data       530743                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         530743                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        56496                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        56496                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   3479019500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3479019500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       587239                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       587239                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.096206                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.096206                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61579.926012                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61579.926012                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        27472                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        27472                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        29024                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        29024                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data           99                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total           99                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1722867500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1722867500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.049425                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.049425                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 59360.098539                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 59360.098539                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        10290                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        10290                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data          895                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          895                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data     63591000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total     63591000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        11185                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        11185                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.080018                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.080018                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 71051.396648                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 71051.396648                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data          895                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          895                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data     62696000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total     62696000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.080018                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.080018                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 70051.396648                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 70051.396648                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        11119                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        11119                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        11119                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        11119                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2541831650500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1002.480154                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             1373894                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             68928                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             19.932306                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      2530009991000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1002.480154                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.978985                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.978985                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           46                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          743                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          231                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2950334                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2950334                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               3220931767500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 228272                       # Simulator instruction rate (inst/s)
host_mem_usage                                 744832                       # Number of bytes of host memory used
host_op_rate                                   228272                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1775.59                       # Real time elapsed on the host
host_tick_rate                              381194633                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   405316933                       # Number of instructions simulated
sim_ops                                     405316933                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.676844                       # Number of seconds simulated
sim_ticks                                676844041000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             66.934828                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                60075108                       # Number of BTB hits
system.cpu.branchPred.BTBLookups             89751643                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect             166614                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect           7403716                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          77271234                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits            3984537                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups        15348440                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses         11363903                       # Number of indirect misses.
system.cpu.branchPred.lookups               110741684                       # Number of BP lookups
system.cpu.branchPred.usedRAS                 9848891                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted       487988                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   400380855                       # Number of instructions committed
system.cpu.committedOps                     400380855                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.380628                       # CPI: cycles per instruction
system.cpu.discardedOps                      13248811                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.data_accesses                109975132                       # DTB accesses
system.cpu.dtb.data_acv                            38                       # DTB access violations
system.cpu.dtb.data_hits                    113790913                       # DTB hits
system.cpu.dtb.data_misses                    1193569                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                 75120450                       # DTB read accesses
system.cpu.dtb.read_acv                            13                       # DTB read access violations
system.cpu.dtb.read_hits                     75418866                       # DTB read hits
system.cpu.dtb.read_misses                    1156799                       # DTB read misses
system.cpu.dtb.write_accesses                34854682                       # DTB write accesses
system.cpu.dtb.write_acv                           25                       # DTB write access violations
system.cpu.dtb.write_hits                    38372047                       # DTB write hits
system.cpu.dtb.write_misses                     36770                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions              370159                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions          296054142                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          86288472                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         39938171                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                       631566901                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.295803                       # IPC: instructions per cycle
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses               209602593                       # ITB accesses
system.cpu.itb.fetch_acv                          359                       # ITB acv
system.cpu.itb.fetch_hits                   209600981                       # ITB hits
system.cpu.itb.fetch_misses                      1612                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.callpal::swpctx                   188      0.05%      0.05% # number of callpals executed
system.cpu.kern.callpal::tbi                        9      0.00%      0.06% # number of callpals executed
system.cpu.kern.callpal::swpipl                 24360      6.86%      6.92% # number of callpals executed
system.cpu.kern.callpal::rdps                    1567      0.44%      7.36% # number of callpals executed
system.cpu.kern.callpal::wrusp                      1      0.00%      7.36% # number of callpals executed
system.cpu.kern.callpal::rdusp                      1      0.00%      7.36% # number of callpals executed
system.cpu.kern.callpal::rti                     3714      1.05%      8.40% # number of callpals executed
system.cpu.kern.callpal::callsys                  189      0.05%      8.46% # number of callpals executed
system.cpu.kern.callpal::imb                        4      0.00%      8.46% # number of callpals executed
system.cpu.kern.callpal::rdunique              325020     91.54%    100.00% # number of callpals executed
system.cpu.kern.callpal::wrunique                   1      0.00%    100.00% # number of callpals executed
system.cpu.kern.callpal::total                 355054                       # number of callpals executed
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.hwrei                    1440650                       # number of hwrei instructions executed
system.cpu.kern.inst.quiesce                       99                       # number of quiesce instructions executed
system.cpu.kern.ipl_count::0                    10419     36.15%     36.15% # number of times we switched to this ipl
system.cpu.kern.ipl_count::21                      51      0.18%     36.33% # number of times we switched to this ipl
system.cpu.kern.ipl_count::22                     693      2.40%     38.74% # number of times we switched to this ipl
system.cpu.kern.ipl_count::31                   17655     61.26%    100.00% # number of times we switched to this ipl
system.cpu.kern.ipl_count::total                28818                       # number of times we switched to this ipl
system.cpu.kern.ipl_good::0                     10418     48.28%     48.28% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::21                       51      0.24%     48.51% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::22                      693      3.21%     51.72% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::31                    10418     48.28%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_good::total                 21580                       # number of times we switched to this ipl from a different ipl
system.cpu.kern.ipl_ticks::0             662649091500     97.93%     97.93% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::21                83982000      0.01%     97.95% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::22               840069000      0.12%     98.07% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::31             13059175500      1.93%    100.00% # number of cycles we spent at this ipl
system.cpu.kern.ipl_ticks::total         676632318000                       # number of cycles we spent at this ipl
system.cpu.kern.ipl_used::0                  0.999904                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::21                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::22                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::31                 0.590088                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.ipl_used::total              0.748838                       # fraction of swpipl calls that actually changed the ipl
system.cpu.kern.mode_good::kernel                3629                      
system.cpu.kern.mode_good::user                  3629                      
system.cpu.kern.mode_good::idle                     0                      
system.cpu.kern.mode_switch::kernel              3902                       # number of protection mode switches
system.cpu.kern.mode_switch::user                3629                       # number of protection mode switches
system.cpu.kern.mode_switch::idle                   0                       # number of protection mode switches
system.cpu.kern.mode_switch_good::kernel     0.930036                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::user              1                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::idle            nan                       # fraction of useful protection mode switches
system.cpu.kern.mode_switch_good::total      0.963750                       # fraction of useful protection mode switches
system.cpu.kern.mode_ticks::kernel        51417657000      7.60%      7.60% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::user         625214547000     92.40%    100.00% # number of ticks spent at the given mode
system.cpu.kern.mode_ticks::idle                    0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu.kern.swap_context                      188                       # number of times the context was actually changed
system.cpu.numCycles                       1353538643                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                        99                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass            30891097      7.72%      7.72% # Class of committed instruction
system.cpu.op_class_0::IntAlu               241591638     60.34%     68.06% # Class of committed instruction
system.cpu.op_class_0::IntMult                 225099      0.06%     68.11% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     68.11% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                235673      0.06%     68.17% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     68.17% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                 44729      0.01%     68.18% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     68.18% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                 14915      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     68.19% # Class of committed instruction
system.cpu.op_class_0::MemRead               77742350     19.42%     87.60% # Class of committed instruction
system.cpu.op_class_0::MemWrite              38220843      9.55%     97.15% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead             45832      0.01%     97.16% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite            45852      0.01%     97.17% # Class of committed instruction
system.cpu.op_class_0::IprAccess             11322827      2.83%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                400380855                       # Class of committed instruction
system.cpu.quiesceCycles                       149439                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                       721971742                       # Number of cycles that the object actually ticked
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_bytes                  1957888                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_full_pages                 236                       # Number of full page size DMA writes.
system.disk0.dma_write_txs                        242                       # Number of DMA write transactions.
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.membus.snoop_filter.hit_multi_requests          152                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      6663050                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      13325979                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.bridge.pwrStateResidencyTicks::UNDEFINED 679100117000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED 679100117000                       # Cumulative time (in ticks) in various power states
system.iocache.demand_misses::.tsunami.ide        30666                       # number of demand (read+write) misses
system.iocache.demand_misses::total             30666                       # number of demand (read+write) misses
system.iocache.overall_misses::.tsunami.ide        30666                       # number of overall misses
system.iocache.overall_misses::total            30666                       # number of overall misses
system.iocache.demand_miss_latency::.tsunami.ide   3620493840                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total   3620493840                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::.tsunami.ide   3620493840                       # number of overall miss cycles
system.iocache.overall_miss_latency::total   3620493840                       # number of overall miss cycles
system.iocache.demand_accesses::.tsunami.ide        30666                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total           30666                       # number of demand (read+write) accesses
system.iocache.overall_accesses::.tsunami.ide        30666                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total          30666                       # number of overall (read+write) accesses
system.iocache.demand_miss_rate::.tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::.tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.demand_avg_miss_latency::.tsunami.ide 118062.148308                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 118062.148308                       # average overall miss latency
system.iocache.overall_avg_miss_latency::.tsunami.ide 118062.148308                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 118062.148308                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs           487                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                   15                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs    32.466667                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::.writebacks          30592                       # number of writebacks
system.iocache.writebacks::total                30592                       # number of writebacks
system.iocache.demand_mshr_misses::.tsunami.ide        30666                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total        30666                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::.tsunami.ide        30666                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total        30666                       # number of overall MSHR misses
system.iocache.demand_mshr_miss_latency::.tsunami.ide   2085434833                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total   2085434833                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::.tsunami.ide   2085434833                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total   2085434833                       # number of overall MSHR miss cycles
system.iocache.demand_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.demand_avg_mshr_miss_latency::.tsunami.ide 68004.788137                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 68004.788137                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::.tsunami.ide 68004.788137                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 68004.788137                       # average overall mshr miss latency
system.iocache.replacements                     30666                       # number of replacements
system.iocache.ReadReq_misses::.tsunami.ide           74                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               74                       # number of ReadReq misses
system.iocache.ReadReq_miss_latency::.tsunami.ide      8527467                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total      8527467                       # number of ReadReq miss cycles
system.iocache.ReadReq_accesses::.tsunami.ide           74                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             74                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_miss_rate::.tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_avg_miss_latency::.tsunami.ide 115236.040541                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 115236.040541                       # average ReadReq miss latency
system.iocache.ReadReq_mshr_misses::.tsunami.ide           74                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           74                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_miss_latency::.tsunami.ide      4827467                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      4827467                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_avg_mshr_miss_latency::.tsunami.ide 65236.040541                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 65236.040541                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_misses::.tsunami.ide        30592                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        30592                       # number of WriteLineReq misses
system.iocache.WriteLineReq_miss_latency::.tsunami.ide   3611966373                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total   3611966373                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_accesses::.tsunami.ide        30592                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        30592                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_miss_rate::.tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_miss_latency::.tsunami.ide 118068.984473                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 118068.984473                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_mshr_misses::.tsunami.ide        30592                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total        30592                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_miss_latency::.tsunami.ide   2080607366                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total   2080607366                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_rate::.tsunami.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_avg_mshr_miss_latency::.tsunami.ide 68011.485552                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 68011.485552                       # average WriteLineReq mshr miss latency
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 679100117000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                  30682                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                30682                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        1                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::.tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::.tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               275994                       # Number of tag accesses
system.iocache.tags.data_accesses              275994                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED 679100117000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                1205                       # Transaction distribution
system.membus.trans_dist::ReadResp            6144303                       # Transaction distribution
system.membus.trans_dist::WriteReq               1627                       # Transaction distribution
system.membus.trans_dist::WriteResp              1627                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1043119                       # Transaction distribution
system.membus.trans_dist::WritebackClean      3773839                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1845966                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               16                       # Transaction distribution
system.membus.trans_dist::ReadExReq            489235                       # Transaction distribution
system.membus.trans_dist::ReadExResp           489235                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq        3773840                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       2369261                       # Transaction distribution
system.membus.trans_dist::BadAddressError            3                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         30592                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        61332                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        61332                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port     11321519                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total     11321519                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.bridge.slave         5664                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      8575273                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.membus.badaddr_responder.pio            6                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total      8580943                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               19963794                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      1957888                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      1957888                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port    483051456                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total    483051456                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.bridge.slave         8923                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port    247740544                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total    247749467                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               732758811                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                               74                       # Total snoops (count)
system.membus.snoopTraffic                       4736                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           6665776                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000022                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.004712                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 6665628    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                     148      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             6665776                       # Request fanout histogram
system.membus.reqLayer0.occupancy             5250000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy         33869979022                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               5.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                4500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy             402967                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy        15480046000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              2.3                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 679100117000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer2.occupancy        19603654250                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              2.9                       # Layer utilization (%)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.tsunami.fake_uart1.pwrStateResidencyTicks::UNDEFINED 679100117000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart2.pwrStateResidencyTicks::UNDEFINED 679100117000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart3.pwrStateResidencyTicks::UNDEFINED 679100117000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_uart4.pwrStateResidencyTicks::UNDEFINED 679100117000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ppc.pwrStateResidencyTicks::UNDEFINED 679100117000                       # Cumulative time (in ticks) in various power states
system.tsunami.cchip.pwrStateResidencyTicks::UNDEFINED 679100117000                       # Cumulative time (in ticks) in various power states
system.tsunami.io.pwrStateResidencyTicks::UNDEFINED 679100117000                       # Cumulative time (in ticks) in various power states
system.tsunami.pchip.pwrStateResidencyTicks::UNDEFINED 679100117000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata1.pwrStateResidencyTicks::UNDEFINED 679100117000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_ata0.pwrStateResidencyTicks::UNDEFINED 679100117000                       # Cumulative time (in ticks) in various power states
system.tsunami.backdoor.pwrStateResidencyTicks::UNDEFINED 679100117000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read3.pwrStateResidencyTicks::UNDEFINED 679100117000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read2.pwrStateResidencyTicks::UNDEFINED 679100117000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read1.pwrStateResidencyTicks::UNDEFINED 679100117000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read0.pwrStateResidencyTicks::UNDEFINED 679100117000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read7.pwrStateResidencyTicks::UNDEFINED 679100117000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read6.pwrStateResidencyTicks::UNDEFINED 679100117000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read5.pwrStateResidencyTicks::UNDEFINED 679100117000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_read4.pwrStateResidencyTicks::UNDEFINED 679100117000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_write.pwrStateResidencyTicks::UNDEFINED 679100117000                       # Cumulative time (in ticks) in various power states
system.tsunami.fb.pwrStateResidencyTicks::UNDEFINED 679100117000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_pnp_addr.pwrStateResidencyTicks::UNDEFINED 679100117000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_OROM.pwrStateResidencyTicks::UNDEFINED 679100117000                       # Cumulative time (in ticks) in various power states
system.tsunami.uart.pwrStateResidencyTicks::UNDEFINED 679100117000                       # Cumulative time (in ticks) in various power states
system.tsunami.fake_sm_chip.pwrStateResidencyTicks::UNDEFINED 679100117000                       # Cumulative time (in ticks) in various power states
system.tsunami.ethernet.pwrStateResidencyTicks::UNDEFINED 679100117000                       # Cumulative time (in ticks) in various power states
system.tsunami.ide.pwrStateResidencyTicks::UNDEFINED 679100117000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 679100117000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst      241525760                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data      182938816                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          424464576                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst    241525760                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total     241525760                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     66759616                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        66759616                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst         3773840                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data         2858419                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             6632259                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      1043119                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1043119                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         356841082                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         270282081                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             627123163                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    356841082                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        356841082                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       98633676                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             98633676                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       98633676                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        356841082                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        270282081                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            725756839                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   4421242.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples   2147068.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   2846905.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000153926500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       261229                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       261228                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            14631878                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            4164938                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     6632259                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    4816916                       # Number of write requests accepted
system.mem_ctrls.readBursts                   6632259                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  4816916                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                1638286                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                395674                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            173209                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            255779                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            340575                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            171028                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            194790                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            366022                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            291576                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            499502                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            195281                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            193453                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           623323                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           279145                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           303504                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           226222                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           423487                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           457077                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            114637                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            365529                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            283375                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            109319                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            114562                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            327291                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            151772                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            623397                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             87851                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             80931                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           475781                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           294326                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           274066                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           129761                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           446737                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           541908                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.03                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.18                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  69117963250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                24969865000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            162754957000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13840.28                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32590.28                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       111                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  3152164                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 3101698                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 63.12                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                70.15                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               6632259                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              4816916                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 4798635                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  188845                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    6493                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  90170                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  95988                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 246948                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 267378                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 265145                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 263571                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 266355                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 280485                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 264900                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 264476                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 264436                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 262317                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 261409                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 261533                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 261524                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 261196                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 261385                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 261401                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   3096                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   2273                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1723                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1322                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1039                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    946                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    712                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    668                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    659                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    632                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    577                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    522                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    517                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    443                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    418                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    442                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    452                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    342                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    342                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    409                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    321                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    268                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    282                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    255                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    228                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    249                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    249                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    233                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    321                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    262                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    423                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      3161352                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    190.606348                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   136.095256                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   196.049325                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      1212009     38.34%     38.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      1223748     38.71%     77.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       307036      9.71%     86.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       160656      5.08%     91.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       108094      3.42%     95.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        37563      1.19%     96.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        25671      0.81%     97.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        16996      0.54%     97.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        69579      2.20%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      3161352                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       261228                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      19.117254                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     10.231730                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-7           15026      5.75%      5.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15          86338     33.05%     38.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23         91736     35.12%     73.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31         38352     14.68%     88.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39         22261      8.52%     97.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47          4704      1.80%     98.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55          1008      0.39%     99.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63           538      0.21%     99.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71           333      0.13%     99.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79           250      0.10%     99.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87           181      0.07%     99.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95           156      0.06%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-103          111      0.04%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::104-111           77      0.03%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::112-119           53      0.02%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::120-127           32      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-135           55      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::136-143           14      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-167            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::168-175            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        261228                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       261229                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.924794                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.876049                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.318852                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           164919     63.13%     63.13% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             3338      1.28%     64.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            57526     22.02%     86.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19            20777      7.95%     94.38% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20            13299      5.09%     99.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              960      0.37%     99.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              182      0.07%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23              117      0.04%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               62      0.02%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               33      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26               14      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        261229                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              319614272                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ               104850304                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               282959552                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               424464576                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            308282624                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       472.21                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       418.06                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    627.12                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    455.47                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         6.96                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.69                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.27                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  676843737000                       # Total gap between requests
system.mem_ctrls.avgGap                      59117.25                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst    137412352                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data    182201920                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    282959552                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 203019224.040121257305                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 269193357.646772861481                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 418057240.456668257713                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst      3773840                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data      2858419                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      4816916                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst  68242662750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  94512294250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 16369482810750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     18083.08                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     33064.53                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   3398332.63                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    66.42                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          11904414900                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           6327338985                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         19288660020                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        12169725300                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     53429425920.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     292373639700                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      13698756960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       409191961785                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        604.558712                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  33058170000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  22601280000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 621184658750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          10667666940                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           5669991855                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         16368314340                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        10909184040                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     53429425920.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     288917843700                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      16608874560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       402571301355                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        594.777049                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  40635757750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  22601280000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 613607071000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED 679100117000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                 1279                       # Transaction distribution
system.iobus.trans_dist::ReadResp                1279                       # Transaction distribution
system.iobus.trans_dist::WriteReq               32219                       # Transaction distribution
system.iobus.trans_dist::WriteResp              32219                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         1620                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           56                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          144                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         2260                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         1584                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         5664                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        61332                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        61332                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   66996                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         6480                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          224                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          198                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio         1130                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          891                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         8923                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      1958480                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      1958480                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  1967403                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy              1930000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer1.occupancy                49000                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            30740000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             4037000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer27.occupancy           159847840                       # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer25.occupancy             1540000                       # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer23.occupancy             1586500                       # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer22.occupancy              144500                       # Layer occupancy (ticks)
system.iobus.reqLayer22.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                 198                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples            99                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean           800000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    284282.124888                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10           99    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       400000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      1000000                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total              99                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON    679020917000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED     79200000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 679100117000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst    209019372                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        209019372                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst    209019372                       # number of overall hits
system.cpu.icache.overall_hits::total       209019372                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst      3773839                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        3773839                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst      3773839                       # number of overall misses
system.cpu.icache.overall_misses::total       3773839                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst 178167456000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total 178167456000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst 178167456000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total 178167456000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst    212793211                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    212793211                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst    212793211                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    212793211                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.017735                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.017735                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.017735                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.017735                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 47211.196874                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 47211.196874                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 47211.196874                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 47211.196874                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks      3773839                       # number of writebacks
system.cpu.icache.writebacks::total           3773839                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst      3773839                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      3773839                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst      3773839                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      3773839                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst 174393616000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total 174393616000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst 174393616000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total 174393616000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.017735                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.017735                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.017735                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.017735                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 46211.196609                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 46211.196609                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 46211.196609                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 46211.196609                       # average overall mshr miss latency
system.cpu.icache.replacements                3773839                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst    209019372                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       209019372                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst      3773839                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       3773839                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst 178167456000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total 178167456000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst    212793211                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    212793211                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.017735                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.017735                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 47211.196874                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 47211.196874                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst      3773839                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      3773839                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst 174393616000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total 174393616000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.017735                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.017735                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 46211.196609                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 46211.196609                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 679100117000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.999983                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           212822349                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           3774351                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             56.386475                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.999983                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           40                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           12                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          215                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           88                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          157                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         429360262                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        429360262                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 679100117000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    106785667                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        106785667                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    106785667                       # number of overall hits
system.cpu.dcache.overall_hits::total       106785667                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      3246007                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        3246007                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      3246007                       # number of overall misses
system.cpu.dcache.overall_misses::total       3246007                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 212631184500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 212631184500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 212631184500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 212631184500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    110031674                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    110031674                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    110031674                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    110031674                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.029501                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.029501                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.029501                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.029501                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 65505.460863                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 65505.460863                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 65505.460863                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 65505.460863                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      1012527                       # number of writebacks
system.cpu.dcache.writebacks::total           1012527                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       395872                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       395872                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       395872                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       395872                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      2850135                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      2850135                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      2850135                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      2850135                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         2832                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         2832                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data 185210687000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 185210687000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data 185210687000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 185210687000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data    241356500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    241356500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.025903                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.025903                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.025903                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.025903                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 64983.127817                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 64983.127817                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 64983.127817                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 64983.127817                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 85224.752825                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 85224.752825                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                2858419                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     71065783                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        71065783                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      2366876                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       2366876                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data 158498778000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 158498778000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     73432659                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     73432659                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.032232                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.032232                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 66965.391512                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 66965.391512                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         5872                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         5872                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data      2361004                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      2361004                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         1205                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         1205                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data 155709821000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 155709821000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data    241356500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    241356500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.032152                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.032152                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 65950.680727                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 65950.680727                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 200295.850622                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 200295.850622                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data     35719884                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       35719884                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       879131                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       879131                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  54132406500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  54132406500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     36599015                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     36599015                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.024021                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.024021                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 61574.903513                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 61574.903513                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data       390000                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       390000                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       489131                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       489131                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         1627                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         1627                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  29500866000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  29500866000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.013365                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.013365                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 60312.811905                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 60312.811905                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data      1637610                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total      1637610                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data         8304                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total         8304                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data    627648500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total    627648500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data      1645914                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total      1645914                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.005045                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.005045                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data 75583.875241                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 75583.875241                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data         8303                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total         8303                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data    619284000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total    619284000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.005045                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.005045                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 74585.571480                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 74585.571480                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data      1645619                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total      1645619                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data      1645619                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total      1645619                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 679100117000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           112956615                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           2859443                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             39.503013                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data         1024                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          347                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          629                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           34                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            7                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         229504833                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        229504833                       # Number of data accesses

---------- End Simulation Statistics   ----------
