DocumentHdrVersion "1.1"
Header (DocumentHdr
version 2
dmPackageRefs [
(DmPackageRef
library "ieee"
unitName "std_logic_1164"
itemName "ALL"
)
(DmPackageRef
library "ieee"
unitName "std_logic_arith"
itemName "ALL"
)
]
instances [
(Instance
name "U_0"
duLibraryName "idx_fpga_lib"
duName "ptrh"
archName "struct"
archFileType 1
elements [
]
mwi 0
uid 50,0
)
(Instance
name "U_1"
duLibraryName "idx_fpga_lib"
duName "ptrh_tester"
elements [
]
mwi 0
uid 140,0
)
(Instance
name "U_3"
duLibraryName "idx_fpga_lib"
duName "i2c_slave"
elements [
(GiElement
name "I2C_ADDR"
type "std_logic_vector(6 DOWNTO 0)"
value "\"1110111\""
)
]
mwi 0
uid 771,0
)
(Instance
name "U_2"
duLibraryName "idx_fpga_lib"
duName "i2c_slave"
elements [
(GiElement
name "I2C_ADDR"
type "std_logic_vector(6 DOWNTO 0)"
value "\"1000000\""
)
]
mwi 0
uid 817,0
)
]
libraryRefs [
"ieee"
]
)
version "30.1"
appVersion "2012.1 (Build 6)"
noEmbeddedEditors 1
model (BlockDiag
VExpander (VariableExpander
vvMap [
(vvPair
variable "HDLDir"
value "C:\\HDS\\idx_fpga\\idx_fpga_lib\\hdl"
)
(vvPair
variable "HDSDir"
value "C:\\HDS\\idx_fpga\\idx_fpga_lib\\hds"
)
(vvPair
variable "SideDataDesignDir"
value "C:\\HDS\\idx_fpga\\idx_fpga_lib\\hds\\bench_ptrh\\struct.bd.info"
)
(vvPair
variable "SideDataUserDir"
value "C:\\HDS\\idx_fpga\\idx_fpga_lib\\hds\\bench_ptrh\\struct.bd.user"
)
(vvPair
variable "SourceDir"
value "C:\\HDS\\idx_fpga\\idx_fpga_lib\\hds"
)
(vvPair
variable "appl"
value "HDL Designer"
)
(vvPair
variable "arch_name"
value "struct"
)
(vvPair
variable "config"
value "%(unit)_%(view)_config"
)
(vvPair
variable "d"
value "C:\\HDS\\idx_fpga\\idx_fpga_lib\\hds\\bench_ptrh"
)
(vvPair
variable "d_logical"
value "C:\\HDS\\idx_fpga\\idx_fpga_lib\\hds\\bench_ptrh"
)
(vvPair
variable "date"
value "11/20/2012"
)
(vvPair
variable "day"
value "Tue"
)
(vvPair
variable "day_long"
value "Tuesday"
)
(vvPair
variable "dd"
value "20"
)
(vvPair
variable "entity_name"
value "bench_ptrh"
)
(vvPair
variable "ext"
value "<TBD>"
)
(vvPair
variable "f"
value "struct.bd"
)
(vvPair
variable "f_logical"
value "struct.bd"
)
(vvPair
variable "f_noext"
value "struct"
)
(vvPair
variable "group"
value "UNKNOWN"
)
(vvPair
variable "host"
value "NORT-NBX200T"
)
(vvPair
variable "language"
value "VHDL"
)
(vvPair
variable "library"
value "idx_fpga_lib"
)
(vvPair
variable "library_downstream_HdsLintPlugin"
value "$HDS_PROJECT_DIR/idx_fpga_lib/designcheck"
)
(vvPair
variable "library_downstream_ModelSimCompiler"
value "$HDS_PROJECT_DIR/idx_fpga_lib/work"
)
(vvPair
variable "mm"
value "11"
)
(vvPair
variable "module_name"
value "bench_ptrh"
)
(vvPair
variable "month"
value "Nov"
)
(vvPair
variable "month_long"
value "November"
)
(vvPair
variable "p"
value "C:\\HDS\\idx_fpga\\idx_fpga_lib\\hds\\bench_ptrh\\struct.bd"
)
(vvPair
variable "p_logical"
value "C:\\HDS\\idx_fpga\\idx_fpga_lib\\hds\\bench_ptrh\\struct.bd"
)
(vvPair
variable "package_name"
value "<Undefined Variable>"
)
(vvPair
variable "project_name"
value "idx_fpga"
)
(vvPair
variable "series"
value "HDL Designer Series"
)
(vvPair
variable "task_DesignCompilerPath"
value "<TBD>"
)
(vvPair
variable "task_LeonardoPath"
value "<TBD>"
)
(vvPair
variable "task_ModelSimPath"
value "C:/modeltech_10.1c/win32"
)
(vvPair
variable "task_NC-SimPath"
value "<TBD>"
)
(vvPair
variable "task_PrecisionRTLPath"
value "<TBD>"
)
(vvPair
variable "task_QuestaSimPath"
value "<TBD>"
)
(vvPair
variable "task_VCSPath"
value "<TBD>"
)
(vvPair
variable "this_ext"
value "bd"
)
(vvPair
variable "this_file"
value "struct"
)
(vvPair
variable "this_file_logical"
value "struct"
)
(vvPair
variable "time"
value "14:43:31"
)
(vvPair
variable "unit"
value "bench_ptrh"
)
(vvPair
variable "user"
value "nort"
)
(vvPair
variable "version"
value "2012.1 (Build 6)"
)
(vvPair
variable "view"
value "struct"
)
(vvPair
variable "year"
value "2012"
)
(vvPair
variable "yy"
value "12"
)
]
)
LanguageMgr "VhdlLangMgr"
uid 293,0
optionalChildren [
*1 (SaComponent
uid 50,0
optionalChildren [
*2 (CptPort
uid 9,0
ps "OnEdgeStrategy"
shape (Triangle
uid 10,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "9250,16625,10000,17375"
)
tg (CPTG
uid 11,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 12,0
va (VaSet
font "arial,8,0"
)
xt "11000,16500,16000,17500"
st "Addr : (15:0)"
blo "11000,17300"
)
)
thePort (LogicalPort
decl (Decl
n "Addr"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 1
suid 1,0
)
)
)
*3 (CptPort
uid 13,0
ps "OnEdgeStrategy"
shape (Triangle
uid 14,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "9250,17625,10000,18375"
)
tg (CPTG
uid 15,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 16,0
va (VaSet
font "arial,8,0"
)
xt "11000,17500,12300,18500"
st "rst"
blo "11000,18300"
)
)
thePort (LogicalPort
decl (Decl
n "rst"
t "std_ulogic"
o 5
suid 2,0
)
)
)
*4 (CptPort
uid 17,0
ps "OnEdgeStrategy"
shape (Triangle
uid 18,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "9250,18625,10000,19375"
)
tg (CPTG
uid 19,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 20,0
va (VaSet
font "arial,8,0"
)
xt "11000,18500,13000,19500"
st "F8M"
blo "11000,19300"
)
)
thePort (LogicalPort
decl (Decl
n "F8M"
t "std_ulogic"
o 4
suid 3,0
)
)
)
*5 (CptPort
uid 21,0
ps "OnEdgeStrategy"
shape (Triangle
uid 22,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "9250,19625,10000,20375"
)
tg (CPTG
uid 23,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 24,0
va (VaSet
font "arial,8,0"
)
xt "11000,19500,13600,20500"
st "ExpWr"
blo "11000,20300"
)
)
thePort (LogicalPort
decl (Decl
n "ExpWr"
t "std_ulogic"
o 3
suid 4,0
)
)
)
*6 (CptPort
uid 25,0
ps "OnEdgeStrategy"
shape (Triangle
uid 26,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "9250,20625,10000,21375"
)
tg (CPTG
uid 27,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 28,0
va (VaSet
font "arial,8,0"
)
xt "11000,20500,13600,21500"
st "ExpRd"
blo "11000,21300"
)
)
thePort (LogicalPort
decl (Decl
n "ExpRd"
t "std_ulogic"
o 2
suid 5,0
)
)
)
*7 (CptPort
uid 29,0
ps "OnEdgeStrategy"
shape (Triangle
uid 30,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "28000,22625,28750,23375"
)
tg (CPTG
uid 31,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 32,0
va (VaSet
font "arial,8,0"
)
xt "24200,22500,27000,23500"
st "ExpAck"
ju 2
blo "27000,23300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "ExpAck"
t "std_ulogic"
o 6
suid 6,0
)
)
)
*8 (CptPort
uid 37,0
ps "OnEdgeStrategy"
shape (Diamond
uid 545,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "28000,18625,28750,19375"
)
tg (CPTG
uid 39,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 40,0
va (VaSet
font "arial,8,0"
)
xt "25600,18500,27000,19500"
st "scl"
ju 2
blo "27000,19300"
)
)
thePort (LogicalPort
m 2
decl (Decl
n "scl"
t "std_logic"
o 8
suid 9,0
)
)
)
*9 (CptPort
uid 41,0
ps "OnEdgeStrategy"
shape (Diamond
uid 546,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "28000,19625,28750,20375"
)
tg (CPTG
uid 43,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 44,0
va (VaSet
font "arial,8,0"
)
xt "25400,19500,27000,20500"
st "sda"
ju 2
blo "27000,20300"
)
)
thePort (LogicalPort
m 2
decl (Decl
n "sda"
t "std_logic"
o 9
suid 10,0
)
)
)
*10 (CptPort
uid 45,0
ps "OnEdgeStrategy"
shape (Triangle
uid 46,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "28000,20625,28750,21375"
)
tg (CPTG
uid 47,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 48,0
va (VaSet
font "arial,8,0"
)
xt "21700,20500,27000,21500"
st "rData : (15:0)"
ju 2
blo "27000,21300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "rData"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 7
suid 11,0
)
)
)
]
shape (Rectangle
uid 51,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "10000,16000,28000,24000"
)
oxt "15000,6000,33000,26000"
ttg (MlTextGroup
uid 52,0
optionalChildren [
*11 (Text
uid 49,0
va (VaSet
font "arial,8,1"
)
xt "17200,21000,19800,22000"
st "struct"
blo "17200,21800"
tm "SaCptArchNameMgr"
)
]
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*12 (Text
uid 53,0
va (VaSet
font "arial,8,1"
)
xt "17200,18000,22500,19000"
st "idx_fpga_lib"
blo "17200,18800"
tm "BdLibraryNameMgr"
)
*13 (Text
uid 54,0
va (VaSet
font "arial,8,1"
)
xt "17200,19000,19200,20000"
st "ptrh"
blo "17200,19800"
tm "CptNameMgr"
)
*14 (Text
uid 55,0
va (VaSet
font "arial,8,1"
)
xt "17200,20000,19000,21000"
st "U_0"
blo "17200,20800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 56,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 57,0
text (MLText
uid 58,0
va (VaSet
font "Courier New,8,0"
)
xt "-5000,22000,-5000,22000"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 59,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "10250,22250,11750,23750"
iconName "BlockDiagram.png"
iconMaskName "BlockDiagram.msk"
ftype 1
)
viewiconposition 0
portVis (PortSigDisplay
sIVOD 1
)
archName "struct"
archType 2
archFileType "BLOCK_DIAGRAM"
)
*15 (Net
uid 60,0
decl (Decl
n "ExpAck"
t "std_ulogic"
o 1
suid 1,0
)
declText (MLText
uid 61,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,3800,36500,4600"
st "SIGNAL ExpAck : std_ulogic
"
)
)
*16 (Net
uid 68,0
decl (Decl
n "scl"
t "std_logic"
o 2
suid 2,0
)
declText (MLText
uid 69,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,10200,36000,11000"
st "SIGNAL scl    : std_logic
"
)
)
*17 (Net
uid 76,0
decl (Decl
n "sda"
t "std_logic"
o 3
suid 3,0
)
declText (MLText
uid 77,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,11000,36000,11800"
st "SIGNAL sda    : std_logic
"
)
)
*18 (Net
uid 84,0
decl (Decl
n "rData"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 4
suid 4,0
)
declText (MLText
uid 85,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,7800,46500,8600"
st "SIGNAL rData  : std_logic_vector(15 DOWNTO 0)
"
)
)
*19 (Net
uid 92,0
decl (Decl
n "Addr"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 5
suid 5,0
)
declText (MLText
uid 93,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,3000,46500,3800"
st "SIGNAL Addr   : std_logic_vector(15 DOWNTO 0)
"
)
)
*20 (Net
uid 100,0
decl (Decl
n "rst"
t "std_ulogic"
o 6
suid 6,0
)
declText (MLText
uid 101,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,9400,36500,10200"
st "SIGNAL rst    : std_ulogic
"
)
)
*21 (Net
uid 108,0
decl (Decl
n "F8M"
t "std_ulogic"
o 7
suid 7,0
)
declText (MLText
uid 109,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,7000,36500,7800"
st "SIGNAL F8M    : std_ulogic
"
)
)
*22 (Net
uid 116,0
decl (Decl
n "ExpWr"
t "std_ulogic"
o 8
suid 8,0
)
declText (MLText
uid 117,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,5400,36500,6200"
st "SIGNAL ExpWr  : std_ulogic
"
)
)
*23 (Net
uid 124,0
decl (Decl
n "ExpRd"
t "std_ulogic"
o 9
suid 9,0
)
declText (MLText
uid 125,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,4600,36500,5400"
st "SIGNAL ExpRd  : std_ulogic
"
)
)
*24 (Net
uid 132,0
lang 10
decl (Decl
n "F25M"
t "std_ulogic"
o 10
suid 10,0
)
declText (MLText
uid 133,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,6200,36500,7000"
st "SIGNAL F25M   : std_ulogic
"
)
)
*25 (Blk
uid 140,0
shape (Rectangle
uid 141,0
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "10000,25000,28000,33000"
)
oxt "53000,13000,71000,33000"
ttg (MlTextGroup
uid 142,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*26 (Text
uid 143,0
va (VaSet
font "arial,8,1"
)
xt "16350,27500,21650,28500"
st "idx_fpga_lib"
blo "16350,28300"
tm "BdLibraryNameMgr"
)
*27 (Text
uid 144,0
va (VaSet
font "arial,8,1"
)
xt "16350,28500,21250,29500"
st "ptrh_tester"
blo "16350,29300"
tm "BlkNameMgr"
)
*28 (Text
uid 145,0
va (VaSet
font "arial,8,1"
)
xt "16350,29500,18150,30500"
st "U_1"
blo "16350,30300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 146,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 147,0
text (MLText
uid 148,0
va (VaSet
font "Courier New,8,0"
)
xt "16350,43500,16350,43500"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 149,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "10250,31250,11750,32750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
ordering 1
viewiconposition 0
blkPorts [
"ExpAck"
"rData"
"scl"
"sda"
"Addr"
"ExpRd"
"ExpWr"
"F25M"
"F8M"
"rst"
]
)
*29 (Grouping
uid 230,0
optionalChildren [
*30 (CommentText
uid 232,0
shape (Rectangle
uid 233,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "39000,56000,56000,57000"
)
oxt "18000,70000,35000,71000"
text (MLText
uid 234,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "39200,56000,47800,57000"
st "
by %user on %dd %month %year
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*31 (CommentText
uid 235,0
shape (Rectangle
uid 236,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "56000,52000,60000,53000"
)
oxt "35000,66000,39000,67000"
text (MLText
uid 237,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "56200,52000,59200,53000"
st "
Project:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*32 (CommentText
uid 238,0
shape (Rectangle
uid 239,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "39000,54000,56000,55000"
)
oxt "18000,68000,35000,69000"
text (MLText
uid 240,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "39200,54000,49200,55000"
st "
<enter diagram title here>
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*33 (CommentText
uid 241,0
shape (Rectangle
uid 242,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "35000,54000,39000,55000"
)
oxt "14000,68000,18000,69000"
text (MLText
uid 243,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "35200,54000,37300,55000"
st "
Title:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*34 (CommentText
uid 244,0
shape (Rectangle
uid 245,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "56000,53000,76000,57000"
)
oxt "35000,67000,55000,71000"
text (MLText
uid 246,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "56200,53200,65400,54200"
st "
<enter comments here>
"
tm "CommentText"
wrapOption 3
visibleHeight 4000
visibleWidth 20000
)
ignorePrefs 1
titleBlock 1
)
*35 (CommentText
uid 247,0
shape (Rectangle
uid 248,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "60000,52000,76000,53000"
)
oxt "39000,66000,55000,67000"
text (MLText
uid 249,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "60200,52000,63400,53000"
st "
%project_name
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 16000
)
position 1
ignorePrefs 1
titleBlock 1
)
*36 (CommentText
uid 250,0
shape (Rectangle
uid 251,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "35000,52000,56000,54000"
)
oxt "14000,66000,35000,68000"
text (MLText
uid 252,0
va (VaSet
fg "32768,0,0"
)
xt "42150,52500,48850,53500"
st "
<company name>
"
ju 0
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 21000
)
position 1
ignorePrefs 1
titleBlock 1
)
*37 (CommentText
uid 253,0
shape (Rectangle
uid 254,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "35000,55000,39000,56000"
)
oxt "14000,69000,18000,70000"
text (MLText
uid 255,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "35200,55000,37300,56000"
st "
Path:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*38 (CommentText
uid 256,0
shape (Rectangle
uid 257,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "35000,56000,39000,57000"
)
oxt "14000,70000,18000,71000"
text (MLText
uid 258,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "35200,56000,37900,57000"
st "
Edited:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*39 (CommentText
uid 259,0
shape (Rectangle
uid 260,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "39000,55000,56000,56000"
)
oxt "18000,69000,35000,70000"
text (MLText
uid 261,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "39200,55000,50400,56000"
st "
%library/%unit/%view
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
]
shape (GroupingShape
uid 231,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "35000,52000,76000,57000"
)
oxt "14000,66000,55000,71000"
)
*40 (SaComponent
uid 771,0
optionalChildren [
*41 (CptPort
uid 735,0
ps "OnEdgeStrategy"
shape (Triangle
uid 736,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "55250,24625,56000,25375"
)
tg (CPTG
uid 737,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 738,0
va (VaSet
font "arial,8,0"
)
xt "57000,24500,58300,25500"
st "clk"
blo "57000,25300"
)
)
thePort (LogicalPort
decl (Decl
n "clk"
t "std_ulogic"
o 1
suid 1,0
)
)
)
*42 (CptPort
uid 739,0
ps "OnEdgeStrategy"
shape (Triangle
uid 740,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "55250,25625,56000,26375"
)
tg (CPTG
uid 741,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 742,0
va (VaSet
font "arial,8,0"
)
xt "57000,25500,58300,26500"
st "rst"
blo "57000,26300"
)
)
thePort (LogicalPort
decl (Decl
n "rst"
t "std_ulogic"
o 3
suid 2,0
)
)
)
*43 (CptPort
uid 743,0
ps "OnEdgeStrategy"
shape (Triangle
uid 744,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "55250,26625,56000,27375"
)
tg (CPTG
uid 745,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 746,0
va (VaSet
font "arial,8,0"
)
xt "57000,26500,58400,27500"
st "scl"
blo "57000,27300"
)
)
thePort (LogicalPort
decl (Decl
n "scl"
t "std_logic"
o 4
suid 3,0
)
)
)
*44 (CptPort
uid 747,0
ps "OnEdgeStrategy"
shape (Diamond
uid 748,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "55250,27625,56000,28375"
)
tg (CPTG
uid 749,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 750,0
va (VaSet
font "arial,8,0"
)
xt "57000,27500,58600,28500"
st "sda"
blo "57000,28300"
)
)
thePort (LogicalPort
m 2
decl (Decl
n "sda"
t "std_logic"
o 9
suid 4,0
)
)
)
*45 (CptPort
uid 751,0
ps "OnEdgeStrategy"
shape (Triangle
uid 752,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "69000,24625,69750,25375"
)
tg (CPTG
uid 753,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 754,0
va (VaSet
font "arial,8,0"
)
xt "63100,24500,68000,25500"
st "wdata : (7:0)"
ju 2
blo "68000,25300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "wdata"
t "std_ulogic_vector"
b "(7 DOWNTO 0)"
o 7
suid 5,0
)
)
)
*46 (CptPort
uid 755,0
ps "OnEdgeStrategy"
shape (Diamond
uid 756,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "69000,27625,69750,28375"
)
tg (CPTG
uid 757,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 758,0
va (VaSet
font "arial,8,0"
)
xt "66500,27500,68000,28500"
st "RE"
ju 2
blo "68000,28300"
)
)
thePort (LogicalPort
m 2
decl (Decl
n "RE"
t "std_logic"
o 8
suid 6,0
)
)
)
*47 (CptPort
uid 759,0
ps "OnEdgeStrategy"
shape (Triangle
uid 760,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "69000,26625,69750,27375"
)
tg (CPTG
uid 761,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 762,0
va (VaSet
font "arial,8,0"
)
xt "63300,26500,68000,27500"
st "rdata : (7:0)"
ju 2
blo "68000,27300"
)
)
thePort (LogicalPort
decl (Decl
n "rdata"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 2
suid 7,0
)
)
)
*48 (CptPort
uid 763,0
ps "OnEdgeStrategy"
shape (Triangle
uid 764,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "69000,28625,69750,29375"
)
tg (CPTG
uid 765,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 766,0
va (VaSet
font "arial,8,0"
)
xt "66100,28500,68000,29500"
st "start"
ju 2
blo "68000,29300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "start"
t "std_ulogic"
o 6
suid 8,0
)
)
)
*49 (CptPort
uid 767,0
ps "OnEdgeStrategy"
shape (Triangle
uid 768,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "69000,25625,69750,26375"
)
tg (CPTG
uid 769,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 770,0
va (VaSet
font "arial,8,0"
)
xt "66400,25500,68000,26500"
st "WE"
ju 2
blo "68000,26300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "WE"
t "std_logic"
o 5
suid 9,0
)
)
)
]
shape (Rectangle
uid 772,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "56000,24000,69000,31000"
)
oxt "12000,18000,25000,25000"
ttg (MlTextGroup
uid 773,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*50 (Text
uid 774,0
va (VaSet
font "arial,8,1"
)
xt "59200,26000,64500,27000"
st "idx_fpga_lib"
blo "59200,26800"
tm "BdLibraryNameMgr"
)
*51 (Text
uid 775,0
va (VaSet
font "arial,8,1"
)
xt "59200,27000,62900,28000"
st "i2c_slave"
blo "59200,27800"
tm "CptNameMgr"
)
*52 (Text
uid 776,0
va (VaSet
font "arial,8,1"
)
xt "59200,28000,61000,29000"
st "U_3"
blo "59200,28800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 777,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 778,0
text (MLText
uid 779,0
va (VaSet
font "Courier New,8,0"
)
xt "43000,31200,74000,32000"
st "I2C_ADDR = \"1110111\"    ( std_logic_vector(6 DOWNTO 0) )  
"
)
header ""
)
elements [
(GiElement
name "I2C_ADDR"
type "std_logic_vector(6 DOWNTO 0)"
value "\"1110111\""
)
]
)
viewicon (ZoomableIcon
uid 780,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "56250,29250,57750,30750"
iconName "BlockDiagram.png"
iconMaskName "BlockDiagram.msk"
ftype 1
)
viewiconposition 0
portVis (PortSigDisplay
sIVOD 1
)
archFileType "UNKNOWN"
)
*53 (SaComponent
uid 817,0
optionalChildren [
*54 (CptPort
uid 781,0
ps "OnEdgeStrategy"
shape (Triangle
uid 782,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "55250,16625,56000,17375"
)
tg (CPTG
uid 783,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 784,0
va (VaSet
font "arial,8,0"
)
xt "57000,16500,58300,17500"
st "clk"
blo "57000,17300"
)
)
thePort (LogicalPort
decl (Decl
n "clk"
t "std_ulogic"
o 1
suid 1,0
)
)
)
*55 (CptPort
uid 785,0
ps "OnEdgeStrategy"
shape (Triangle
uid 786,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "55250,17625,56000,18375"
)
tg (CPTG
uid 787,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 788,0
va (VaSet
font "arial,8,0"
)
xt "57000,17500,58300,18500"
st "rst"
blo "57000,18300"
)
)
thePort (LogicalPort
decl (Decl
n "rst"
t "std_ulogic"
o 3
suid 2,0
)
)
)
*56 (CptPort
uid 789,0
ps "OnEdgeStrategy"
shape (Triangle
uid 790,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "55250,18625,56000,19375"
)
tg (CPTG
uid 791,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 792,0
va (VaSet
font "arial,8,0"
)
xt "57000,18500,58400,19500"
st "scl"
blo "57000,19300"
)
)
thePort (LogicalPort
decl (Decl
n "scl"
t "std_logic"
o 4
suid 3,0
)
)
)
*57 (CptPort
uid 793,0
ps "OnEdgeStrategy"
shape (Diamond
uid 794,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "55250,19625,56000,20375"
)
tg (CPTG
uid 795,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 796,0
va (VaSet
font "arial,8,0"
)
xt "57000,19500,58600,20500"
st "sda"
blo "57000,20300"
)
)
thePort (LogicalPort
m 2
decl (Decl
n "sda"
t "std_logic"
o 9
suid 4,0
)
)
)
*58 (CptPort
uid 797,0
ps "OnEdgeStrategy"
shape (Triangle
uid 798,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "69000,16625,69750,17375"
)
tg (CPTG
uid 799,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 800,0
va (VaSet
font "arial,8,0"
)
xt "63100,16500,68000,17500"
st "wdata : (7:0)"
ju 2
blo "68000,17300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "wdata"
t "std_ulogic_vector"
b "(7 DOWNTO 0)"
o 7
suid 5,0
)
)
)
*59 (CptPort
uid 801,0
ps "OnEdgeStrategy"
shape (Diamond
uid 802,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "69000,19625,69750,20375"
)
tg (CPTG
uid 803,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 804,0
va (VaSet
font "arial,8,0"
)
xt "66500,19500,68000,20500"
st "RE"
ju 2
blo "68000,20300"
)
)
thePort (LogicalPort
m 2
decl (Decl
n "RE"
t "std_logic"
o 8
suid 6,0
)
)
)
*60 (CptPort
uid 805,0
ps "OnEdgeStrategy"
shape (Triangle
uid 806,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "69000,18625,69750,19375"
)
tg (CPTG
uid 807,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 808,0
va (VaSet
font "arial,8,0"
)
xt "63300,18500,68000,19500"
st "rdata : (7:0)"
ju 2
blo "68000,19300"
)
)
thePort (LogicalPort
decl (Decl
n "rdata"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 2
suid 7,0
)
)
)
*61 (CptPort
uid 809,0
ps "OnEdgeStrategy"
shape (Triangle
uid 810,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "69000,20625,69750,21375"
)
tg (CPTG
uid 811,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 812,0
va (VaSet
font "arial,8,0"
)
xt "66100,20500,68000,21500"
st "start"
ju 2
blo "68000,21300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "start"
t "std_ulogic"
o 6
suid 8,0
)
)
)
*62 (CptPort
uid 813,0
ps "OnEdgeStrategy"
shape (Triangle
uid 814,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "69000,17625,69750,18375"
)
tg (CPTG
uid 815,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 816,0
va (VaSet
font "arial,8,0"
)
xt "66400,17500,68000,18500"
st "WE"
ju 2
blo "68000,18300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "WE"
t "std_logic"
o 5
suid 9,0
)
)
)
]
shape (Rectangle
uid 818,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "56000,16000,69000,23000"
)
oxt "12000,18000,25000,25000"
ttg (MlTextGroup
uid 819,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*63 (Text
uid 820,0
va (VaSet
font "arial,8,1"
)
xt "59200,18000,64500,19000"
st "idx_fpga_lib"
blo "59200,18800"
tm "BdLibraryNameMgr"
)
*64 (Text
uid 821,0
va (VaSet
font "arial,8,1"
)
xt "59200,19000,62900,20000"
st "i2c_slave"
blo "59200,19800"
tm "CptNameMgr"
)
*65 (Text
uid 822,0
va (VaSet
font "arial,8,1"
)
xt "59200,20000,61000,21000"
st "U_2"
blo "59200,20800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 823,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 824,0
text (MLText
uid 825,0
va (VaSet
font "Courier New,8,0"
)
xt "43000,14200,74000,15000"
st "I2C_ADDR = \"1000000\"    ( std_logic_vector(6 DOWNTO 0) )  
"
)
header ""
)
elements [
(GiElement
name "I2C_ADDR"
type "std_logic_vector(6 DOWNTO 0)"
value "\"1000000\""
)
]
)
viewicon (ZoomableIcon
uid 826,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "56250,21250,57750,22750"
iconName "BlockDiagram.png"
iconMaskName "BlockDiagram.msk"
ftype 1
)
viewiconposition 0
portVis (PortSigDisplay
sIVOD 1
)
archFileType "UNKNOWN"
)
*66 (Net
uid 827,0
decl (Decl
n "rdata1"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 11
suid 13,0
i "X\"00\""
)
declText (MLText
uid 828,0
va (VaSet
font "Courier New,8,0"
)
xt "22000,8600,50500,9400"
st "SIGNAL rdata1 : std_logic_vector(7 DOWNTO 0) := X\"00\"
"
)
)
*67 (Wire
uid 62,0
shape (OrthoPolyLine
uid 63,0
va (VaSet
vasetType 3
)
xt "28000,23000,31000,26000"
pts [
"28750,23000"
"31000,23000"
"31000,26000"
"28000,26000"
]
)
start &7
end &25
sat 32
eat 1
st 0
sf 1
tg (WTG
uid 66,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 67,0
va (VaSet
font "arial,8,0"
)
xt "30000,16000,32800,17000"
st "ExpAck"
blo "30000,16800"
tm "WireNameMgr"
)
)
on &15
)
*68 (Wire
uid 70,0
optionalChildren [
*69 (BdJunction
uid 470,0
ps "OnConnectorStrategy"
shape (Circle
uid 471,0
va (VaSet
vasetType 1
)
xt "34600,18600,35400,19400"
radius 400
)
)
*70 (BdJunction
uid 514,0
ps "OnConnectorStrategy"
shape (Circle
uid 515,0
va (VaSet
vasetType 1
)
xt "43600,18600,44400,19400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 71,0
va (VaSet
vasetType 3
)
xt "28750,19000,55250,19000"
pts [
"28750,19000"
"55250,19000"
]
)
start &8
end &56
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 74,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 75,0
va (VaSet
font "arial,8,0"
)
xt "30750,18000,32150,19000"
st "scl"
blo "30750,18800"
tm "WireNameMgr"
)
)
on &16
)
*71 (Wire
uid 78,0
optionalChildren [
*72 (BdJunction
uid 468,0
ps "OnConnectorStrategy"
shape (Circle
uid 469,0
va (VaSet
vasetType 1
)
xt "36600,19600,37400,20400"
radius 400
)
)
*73 (BdJunction
uid 520,0
ps "OnConnectorStrategy"
shape (Circle
uid 521,0
va (VaSet
vasetType 1
)
xt "42600,19600,43400,20400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 79,0
va (VaSet
vasetType 3
)
xt "28750,20000,55250,20000"
pts [
"28750,20000"
"55250,20000"
]
)
start &9
end &57
sat 32
eat 32
st 0
sf 1
tg (WTG
uid 82,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 83,0
va (VaSet
font "arial,8,0"
)
xt "30750,19000,32350,20000"
st "sda"
blo "30750,19800"
tm "WireNameMgr"
)
)
on &17
)
*74 (Wire
uid 86,0
shape (OrthoPolyLine
uid 87,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "28000,21000,33000,27000"
pts [
"28750,21000"
"33000,21000"
"33000,27000"
"28000,27000"
]
)
start &10
end &25
sat 32
eat 1
sty 1
st 0
sf 1
tg (WTG
uid 90,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 91,0
va (VaSet
font "arial,8,0"
)
xt "22000,26000,27300,27000"
st "rData : (15:0)"
blo "22000,26800"
tm "WireNameMgr"
)
)
on &18
)
*75 (Wire
uid 94,0
shape (OrthoPolyLine
uid 95,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "2000,17000,9250,17000"
pts [
"2000,17000"
"9250,17000"
]
)
end &2
sat 16
eat 32
sty 1
st 0
sf 1
tg (WTG
uid 98,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 99,0
va (VaSet
font "arial,8,0"
)
xt "3000,16000,8000,17000"
st "Addr : (15:0)"
blo "3000,16800"
tm "WireNameMgr"
)
)
on &19
)
*76 (Wire
uid 102,0
shape (OrthoPolyLine
uid 103,0
va (VaSet
vasetType 3
)
xt "2000,18000,9250,18000"
pts [
"2000,18000"
"9250,18000"
]
)
end &3
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 106,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 107,0
va (VaSet
font "arial,8,0"
)
xt "3000,17000,4300,18000"
st "rst"
blo "3000,17800"
tm "WireNameMgr"
)
)
on &20
)
*77 (Wire
uid 110,0
shape (OrthoPolyLine
uid 111,0
va (VaSet
vasetType 3
)
xt "2000,19000,9250,19000"
pts [
"2000,19000"
"9250,19000"
]
)
end &4
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 114,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 115,0
va (VaSet
font "arial,8,0"
)
xt "3000,18000,5000,19000"
st "F8M"
blo "3000,18800"
tm "WireNameMgr"
)
)
on &21
)
*78 (Wire
uid 118,0
shape (OrthoPolyLine
uid 119,0
va (VaSet
vasetType 3
)
xt "2000,20000,9250,20000"
pts [
"2000,20000"
"9250,20000"
]
)
end &5
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 122,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 123,0
va (VaSet
font "arial,8,0"
)
xt "3000,19000,5600,20000"
st "ExpWr"
blo "3000,19800"
tm "WireNameMgr"
)
)
on &22
)
*79 (Wire
uid 126,0
shape (OrthoPolyLine
uid 127,0
va (VaSet
vasetType 3
)
xt "2000,21000,9250,21000"
pts [
"2000,21000"
"9250,21000"
]
)
end &6
sat 16
eat 32
st 0
sf 1
tg (WTG
uid 130,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 131,0
va (VaSet
font "arial,8,0"
)
xt "3000,20000,5600,21000"
st "ExpRd"
blo "3000,20800"
tm "WireNameMgr"
)
)
on &23
)
*80 (Wire
uid 150,0
shape (OrthoPolyLine
uid 151,0
va (VaSet
vasetType 3
)
xt "2000,27000,10000,27000"
pts [
"2000,27000"
"10000,27000"
]
)
end &25
sat 16
eat 2
st 0
sf 1
tg (WTG
uid 156,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 157,0
va (VaSet
font "arial,8,0"
)
xt "3000,26000,4300,27000"
st "rst"
blo "3000,26800"
tm "WireNameMgr"
)
)
on &20
)
*81 (Wire
uid 158,0
shape (OrthoPolyLine
uid 159,0
va (VaSet
vasetType 3
)
xt "2000,28000,10000,28000"
pts [
"2000,28000"
"10000,28000"
]
)
end &25
sat 16
eat 2
st 0
sf 1
tg (WTG
uid 164,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 165,0
va (VaSet
font "arial,8,0"
)
xt "3000,27000,5000,28000"
st "F8M"
blo "3000,27800"
tm "WireNameMgr"
)
)
on &21
)
*82 (Wire
uid 166,0
shape (OrthoPolyLine
uid 167,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "2000,26000,10000,26000"
pts [
"2000,26000"
"10000,26000"
]
)
end &25
sat 16
eat 2
sty 1
st 0
sf 1
tg (WTG
uid 172,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 173,0
va (VaSet
font "arial,8,0"
)
xt "3000,25000,8000,26000"
st "Addr : (15:0)"
blo "3000,25800"
tm "WireNameMgr"
)
)
on &19
)
*83 (Wire
uid 182,0
shape (OrthoPolyLine
uid 183,0
va (VaSet
vasetType 3
)
xt "28000,19000,35000,28000"
pts [
"28000,28000"
"35000,28000"
"35000,19000"
]
)
start &25
end &69
sat 4
eat 32
st 0
sf 1
tg (WTG
uid 188,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 189,0
va (VaSet
font "arial,8,0"
)
xt "30000,28000,31400,29000"
st "scl"
blo "30000,28800"
tm "WireNameMgr"
)
)
on &16
)
*84 (Wire
uid 190,0
shape (OrthoPolyLine
uid 191,0
va (VaSet
vasetType 3
)
xt "28000,20000,37000,29000"
pts [
"28000,29000"
"37000,29000"
"37000,20000"
]
)
start &25
end &72
sat 4
eat 32
st 0
sf 1
tg (WTG
uid 196,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 197,0
va (VaSet
font "arial,8,0"
)
xt "30000,29000,31600,30000"
st "sda"
blo "30000,29800"
tm "WireNameMgr"
)
)
on &17
)
*85 (Wire
uid 206,0
shape (OrthoPolyLine
uid 207,0
va (VaSet
vasetType 3
)
xt "2000,30000,10000,30000"
pts [
"2000,30000"
"10000,30000"
]
)
end &25
sat 16
eat 2
st 0
sf 1
tg (WTG
uid 212,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 213,0
va (VaSet
font "arial,8,0"
)
xt "3000,29000,5600,30000"
st "ExpRd"
blo "3000,29800"
tm "WireNameMgr"
)
)
on &23
)
*86 (Wire
uid 214,0
shape (OrthoPolyLine
uid 215,0
va (VaSet
vasetType 3
)
xt "2000,29000,10000,29000"
pts [
"2000,29000"
"10000,29000"
]
)
end &25
sat 16
eat 2
st 0
sf 1
tg (WTG
uid 220,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 221,0
va (VaSet
font "arial,8,0"
)
xt "3000,28000,5600,29000"
st "ExpWr"
blo "3000,28800"
tm "WireNameMgr"
)
)
on &22
)
*87 (Wire
uid 222,0
shape (OrthoPolyLine
uid 223,0
va (VaSet
vasetType 3
)
xt "2000,31000,10000,31000"
pts [
"2000,31000"
"10000,31000"
]
)
end &25
sat 16
eat 2
st 0
sf 1
tg (WTG
uid 228,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 229,0
va (VaSet
font "arial,8,0"
)
xt "3000,30000,5400,31000"
st "F25M"
blo "3000,30800"
tm "WireNameMgr"
)
)
on &24
)
*88 (Wire
uid 438,0
optionalChildren [
*89 (BdJunction
uid 502,0
ps "OnConnectorStrategy"
shape (Circle
uid 503,0
va (VaSet
vasetType 1
)
xt "51600,16600,52400,17400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 439,0
va (VaSet
vasetType 3
)
xt "47000,17000,55250,17000"
pts [
"55250,17000"
"47000,17000"
]
)
start &54
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 442,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 443,0
va (VaSet
font "arial,8,0"
)
xt "48000,16000,50400,17000"
st "F25M"
blo "48000,16800"
tm "WireNameMgr"
)
)
on &24
)
*90 (Wire
uid 446,0
optionalChildren [
*91 (BdJunction
uid 508,0
ps "OnConnectorStrategy"
shape (Circle
uid 509,0
va (VaSet
vasetType 1
)
xt "50600,17600,51400,18400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 447,0
va (VaSet
vasetType 3
)
xt "47000,18000,55250,18000"
pts [
"55250,18000"
"47000,18000"
]
)
start &55
sat 32
eat 16
st 0
sf 1
tg (WTG
uid 450,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 451,0
va (VaSet
font "arial,8,0"
)
xt "48000,17000,49300,18000"
st "rst"
blo "48000,17800"
tm "WireNameMgr"
)
)
on &20
)
*92 (Wire
uid 498,0
shape (OrthoPolyLine
uid 499,0
va (VaSet
vasetType 3
)
xt "52000,17000,55250,25000"
pts [
"55250,25000"
"52000,25000"
"52000,17000"
]
)
start &41
end &89
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 500,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 501,0
va (VaSet
font "arial,8,0"
)
xt "52250,24000,54650,25000"
st "F25M"
blo "52250,24800"
tm "WireNameMgr"
)
)
on &24
)
*93 (Wire
uid 504,0
shape (OrthoPolyLine
uid 505,0
va (VaSet
vasetType 3
)
xt "51000,18000,55250,26000"
pts [
"55250,26000"
"51000,26000"
"51000,18000"
]
)
start &42
end &91
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 506,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 507,0
va (VaSet
font "arial,8,0"
)
xt "53250,25000,54550,26000"
st "rst"
blo "53250,25800"
tm "WireNameMgr"
)
)
on &20
)
*94 (Wire
uid 510,0
shape (OrthoPolyLine
uid 511,0
va (VaSet
vasetType 3
)
xt "44000,19000,55250,27000"
pts [
"55250,27000"
"44000,27000"
"44000,19000"
]
)
start &43
end &70
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 512,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 513,0
va (VaSet
font "arial,8,0"
)
xt "53250,26000,54650,27000"
st "scl"
blo "53250,26800"
tm "WireNameMgr"
)
)
on &16
)
*95 (Wire
uid 516,0
shape (OrthoPolyLine
uid 517,0
va (VaSet
vasetType 3
)
xt "43000,20000,55250,28000"
pts [
"55250,28000"
"43000,28000"
"43000,20000"
]
)
start &44
end &73
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 518,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 519,0
va (VaSet
font "arial,8,0"
)
xt "52250,27000,53850,28000"
st "sda"
blo "52250,27800"
tm "WireNameMgr"
)
)
on &17
)
*96 (Wire
uid 829,0
optionalChildren [
*97 (BdJunction
uid 839,0
ps "OnConnectorStrategy"
shape (Circle
uid 840,0
va (VaSet
vasetType 1
)
xt "73600,18600,74400,19400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 830,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "69750,19000,75000,19000"
pts [
"69750,19000"
"75000,19000"
]
)
start &60
sat 32
eat 16
sty 1
st 0
sf 1
tg (WTG
uid 833,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 834,0
va (VaSet
font "arial,8,0"
)
xt "71750,18000,76850,19000"
st "rdata1 : (7:0)"
blo "71750,18800"
tm "WireNameMgr"
)
t (Text
va (VaSet
font "arial,8,0"
)
xt "71750,19000,74050,20000"
st "X\"00\""
blo "71750,19800"
tm "InitValueDelayMgr"
)
)
on &66
)
*98 (Wire
uid 835,0
shape (OrthoPolyLine
uid 836,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "69750,19000,74000,27000"
pts [
"74000,19000"
"74000,27000"
"69750,27000"
]
)
start &97
end &47
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 837,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 838,0
va (VaSet
font "arial,8,0"
)
xt "71750,26000,74250,27000"
st "rdata1"
blo "71750,26800"
tm "WireNameMgr"
)
)
on &66
)
]
bg "65535,65535,65535"
grid (Grid
origin "0,0"
isVisible 1
isActive 1
xSpacing 1000
xySpacing 1000
xShown 1
yShown 1
color "26368,26368,26368"
)
packageList *99 (PackageList
uid 282,0
stg "VerticalLayoutStrategy"
textVec [
*100 (Text
uid 283,0
va (VaSet
font "arial,8,1"
)
xt "0,0,5400,1000"
st "Package List"
blo "0,800"
)
*101 (MLText
uid 284,0
va (VaSet
font "arial,8,0"
)
xt "0,1000,11400,4000"
st "LIBRARY ieee;
USE ieee.std_logic_1164.ALL;
USE ieee.std_logic_arith.ALL;"
tm "PackageList"
)
]
)
compDirBlock (MlTextGroup
uid 285,0
stg "VerticalLayoutStrategy"
textVec [
*102 (Text
uid 286,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "20000,0,28100,1000"
st "Compiler Directives"
blo "20000,800"
)
*103 (Text
uid 287,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "20000,1000,29600,2000"
st "Pre-module directives:"
blo "20000,1800"
)
*104 (MLText
uid 288,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "20000,2000,27500,4000"
st "`resetall
`timescale 1ns/10ps"
tm "BdCompilerDirectivesTextMgr"
)
*105 (Text
uid 289,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "20000,4000,30100,5000"
st "Post-module directives:"
blo "20000,4800"
)
*106 (MLText
uid 290,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "20000,0,20000,0"
tm "BdCompilerDirectivesTextMgr"
)
*107 (Text
uid 291,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "20000,5000,29900,6000"
st "End-module directives:"
blo "20000,5800"
)
*108 (MLText
uid 292,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "20000,6000,20000,6000"
tm "BdCompilerDirectivesTextMgr"
)
]
associable 1
)
windowSize "0,0,1281,800"
viewArea "-6044,-17000,91568,40316"
cachedDiagramExtent "0,0,76850,57000"
pageSetupInfo (PageSetupInfo
ptrCmd "Adobe PDF,winspool,"
fileName "My Documents\\*.pdf"
toPrinter 1
colour 1
xMargin 48
yMargin 48
paperWidth 783
paperHeight 1013
windowsPaperWidth 783
windowsPaperHeight 1013
paperType "Letter"
windowsPaperName "Letter"
windowsPaperType 1
scale 90
exportedDirectories [
"$HDS_PROJECT_DIR/HTMLExport"
]
boundaryWidth 0
exportStdIncludeRefs 1
exportStdPackageRefs 1
)
hasePageBreakOrigin 1
pageBreakOrigin "0,0"
lastUid 842,0
defaultCommentText (CommentText
shape (Rectangle
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "0,0,15000,5000"
)
text (MLText
va (VaSet
fg "0,0,32768"
font "arial,8,0"
)
xt "200,200,2000,1200"
st "
Text
"
tm "CommentText"
wrapOption 3
visibleHeight 4600
visibleWidth 14600
)
)
defaultRequirementText (RequirementText
shape (ZoomableIcon
layer 0
va (VaSet
vasetType 1
fg "59904,39936,65280"
lineColor "0,0,32768"
)
xt "0,0,1500,1750"
iconName "reqTracerRequirement.bmp"
iconMaskName "reqTracerRequirement.msk"
)
autoResize 1
text (MLText
va (VaSet
fg "0,0,32768"
font "arial,8,0"
)
xt "500,2150,1400,3150"
st "
Text
"
tm "RequirementText"
wrapOption 3
visibleHeight 1350
visibleWidth 1100
)
)
defaultPanel (Panel
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "32768,0,0"
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (Text
va (VaSet
font "arial,8,1"
)
xt "1000,1000,3800,2000"
st "Panel0"
blo "1000,1800"
tm "PanelText"
)
)
)
defaultBlk (Blk
shape (Rectangle
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*109 (Text
va (VaSet
font "arial,8,1"
)
xt "2200,3500,5800,4500"
st "<library>"
blo "2200,4300"
tm "BdLibraryNameMgr"
)
*110 (Text
va (VaSet
font "arial,8,1"
)
xt "2200,4500,5600,5500"
st "<block>"
blo "2200,5300"
tm "BlkNameMgr"
)
*111 (Text
va (VaSet
font "arial,8,1"
)
xt "2200,5500,4000,6500"
st "U_0"
blo "2200,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "2200,13500,2200,13500"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
)
defaultMWComponent (MWC
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*112 (Text
va (VaSet
font "arial,8,1"
)
xt "550,3500,3450,4500"
st "Library"
blo "550,4300"
)
*113 (Text
va (VaSet
font "arial,8,1"
)
xt "550,4500,7450,5500"
st "MWComponent"
blo "550,5300"
)
*114 (Text
va (VaSet
font "arial,8,1"
)
xt "550,5500,2350,6500"
st "U_0"
blo "550,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6450,1500,-6450,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
defaultSaComponent (SaComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*115 (Text
va (VaSet
font "arial,8,1"
)
xt "900,3500,3800,4500"
st "Library"
blo "900,4300"
tm "BdLibraryNameMgr"
)
*116 (Text
va (VaSet
font "arial,8,1"
)
xt "900,4500,7100,5500"
st "SaComponent"
blo "900,5300"
tm "CptNameMgr"
)
*117 (Text
va (VaSet
font "arial,8,1"
)
xt "900,5500,2700,6500"
st "U_0"
blo "900,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6100,1500,-6100,1500"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
defaultVhdlComponent (VhdlComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*118 (Text
va (VaSet
font "arial,8,1"
)
xt "500,3500,3400,4500"
st "Library"
blo "500,4300"
)
*119 (Text
va (VaSet
font "arial,8,1"
)
xt "500,4500,7500,5500"
st "VhdlComponent"
blo "500,5300"
)
*120 (Text
va (VaSet
font "arial,8,1"
)
xt "500,5500,2300,6500"
st "U_0"
blo "500,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6500,1500,-6500,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
entityPath ""
archName ""
archPath ""
)
defaultVerilogComponent (VerilogComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-450,0,8450,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*121 (Text
va (VaSet
font "arial,8,1"
)
xt "50,3500,2950,4500"
st "Library"
blo "50,4300"
)
*122 (Text
va (VaSet
font "arial,8,1"
)
xt "50,4500,7950,5500"
st "VerilogComponent"
blo "50,5300"
)
*123 (Text
va (VaSet
font "arial,8,1"
)
xt "50,5500,1850,6500"
st "U_0"
blo "50,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6950,1500,-6950,1500"
)
header ""
)
elements [
]
)
entityPath ""
)
defaultHdlText (HdlText
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*124 (Text
va (VaSet
font "arial,8,1"
)
xt "3150,4000,4850,5000"
st "eb1"
blo "3150,4800"
tm "HdlTextNameMgr"
)
*125 (Text
va (VaSet
font "arial,8,1"
)
xt "3150,5000,3950,6000"
st "1"
blo "3150,5800"
tm "HdlTextNumberMgr"
)
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
)
defaultEmbeddedText (EmbeddedText
commentText (CommentText
ps "CenterOffsetStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,18000,5000"
)
text (MLText
va (VaSet
font "arial,8,0"
)
xt "200,200,2000,1200"
st "
Text
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
defaultGlobalConnector (GlobalConnector
shape (Circle
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "-1000,-1000,1000,1000"
radius 1000
)
name (Text
va (VaSet
font "arial,8,1"
)
xt "-500,-500,500,500"
st "G"
blo "-500,300"
)
)
defaultRipper (Ripper
ps "OnConnectorStrategy"
shape (Line2D
pts [
"0,0"
"1000,1000"
]
va (VaSet
vasetType 1
)
xt "0,0,1000,1000"
)
)
defaultBdJunction (BdJunction
ps "OnConnectorStrategy"
shape (Circle
va (VaSet
vasetType 1
)
xt "-400,-400,400,400"
radius 400
)
)
defaultPortIoIn (PortIoIn
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "-2000,-375,-500,375"
)
(Line
sl 0
ro 270
xt "-500,0,0,0"
pts [
"-500,0"
"0,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "-1375,-1000,-1375,-1000"
ju 2
blo "-1375,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoOut (PortIoOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "500,-375,2000,375"
)
(Line
sl 0
ro 270
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "625,-1000,625,-1000"
blo "625,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoInOut (PortIoInOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultPortIoBuffer (PortIoBuffer
shape (CompositeShape
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultSignal (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "0,0,1900,1000"
st "sig0"
blo "0,800"
tm "WireNameMgr"
)
)
)
defaultBus (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "0,0,2400,1000"
st "dbus0"
blo "0,800"
tm "WireNameMgr"
)
)
)
defaultBundle (Bundle
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineColor "32768,0,0"
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
textGroup (BiTextGroup
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
first (Text
va (VaSet
font "arial,8,0"
)
xt "0,0,3000,1000"
st "bundle0"
blo "0,800"
tm "BundleNameMgr"
)
second (MLText
va (VaSet
font "arial,8,0"
)
xt "0,1000,1000,2000"
st "()"
tm "BundleContentsMgr"
)
)
bundleNet &0
)
defaultPortMapFrame (PortMapFrame
ps "PortMapFrameStrategy"
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,10000,12000"
)
portMapText (BiTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
first (MLText
va (VaSet
font "arial,8,0"
)
)
second (MLText
va (VaSet
font "arial,8,0"
)
tm "PortMapTextMgr"
)
)
)
defaultGenFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 2
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
font "arial,8,0"
)
xt "0,-1100,12600,-100"
st "g0: FOR i IN 0 TO n GENERATE"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1250,1450"
)
num (Text
va (VaSet
font "arial,8,0"
)
xt "250,250,1050,1250"
st "1"
blo "250,1050"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*126 (Text
va (VaSet
font "arial,8,1"
)
xt "14100,20000,22000,21000"
st "Frame Declarations"
blo "14100,20800"
)
*127 (MLText
va (VaSet
font "arial,8,0"
)
xt "14100,21000,14100,21000"
tm "BdFrameDeclTextMgr"
)
]
)
)
defaultBlockFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 1
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
font "arial,8,0"
)
xt "0,-1100,7400,-100"
st "b0: BLOCK (guard)"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1250,1450"
)
num (Text
va (VaSet
font "arial,8,0"
)
xt "250,250,1050,1250"
st "1"
blo "250,1050"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*128 (Text
va (VaSet
font "arial,8,1"
)
xt "14100,20000,22000,21000"
st "Frame Declarations"
blo "14100,20800"
)
*129 (MLText
va (VaSet
font "arial,8,0"
)
xt "14100,21000,14100,21000"
tm "BdFrameDeclTextMgr"
)
]
)
style 3
)
defaultSaCptPort (CptPort
ps "OnEdgeStrategy"
shape (Triangle
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "0,750,1800,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultSaCptPortBuffer (CptPort
ps "OnEdgeStrategy"
shape (Diamond
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "0,750,1800,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
m 3
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultDeclText (MLText
va (VaSet
font "Courier New,8,0"
)
)
archDeclarativeBlock (BdArchDeclBlock
uid 1,0
stg "BdArchDeclBlockLS"
declLabel (Text
uid 2,0
va (VaSet
font "arial,8,1"
)
xt "20000,0,25400,1000"
st "Declarations"
blo "20000,800"
)
portLabel (Text
uid 3,0
va (VaSet
font "arial,8,1"
)
xt "20000,1000,22700,2000"
st "Ports:"
blo "20000,1800"
)
preUserLabel (Text
uid 4,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "20000,0,23800,1000"
st "Pre User:"
blo "20000,800"
)
preUserText (MLText
uid 5,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "20000,0,20000,0"
tm "BdDeclarativeTextMgr"
)
diagSignalLabel (Text
uid 6,0
va (VaSet
font "arial,8,1"
)
xt "20000,2000,27100,3000"
st "Diagram Signals:"
blo "20000,2800"
)
postUserLabel (Text
uid 7,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "20000,0,24700,1000"
st "Post User:"
blo "20000,800"
)
postUserText (MLText
uid 8,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "20000,0,20000,0"
tm "BdDeclarativeTextMgr"
)
)
commonDM (CommonDM
ldm (LogicalDM
suid 13,0
usingSuid 1
emptyRow *130 (LEmptyRow
)
uid 295,0
optionalChildren [
*131 (RefLabelRowHdr
)
*132 (TitleRowHdr
)
*133 (FilterRowHdr
)
*134 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*135 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*136 (GroupColHdr
tm "GroupColHdrMgr"
)
*137 (NameColHdr
tm "BlockDiagramNameColHdrMgr"
)
*138 (ModeColHdr
tm "BlockDiagramModeColHdrMgr"
)
*139 (TypeColHdr
tm "BlockDiagramTypeColHdrMgr"
)
*140 (BoundsColHdr
tm "BlockDiagramBoundsColHdrMgr"
)
*141 (InitColHdr
tm "BlockDiagramInitColHdrMgr"
)
*142 (EolColHdr
tm "BlockDiagramEolColHdrMgr"
)
*143 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ExpAck"
t "std_ulogic"
o 1
suid 1,0
)
)
uid 262,0
)
*144 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "scl"
t "std_logic"
o 2
suid 2,0
)
)
uid 264,0
)
*145 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "sda"
t "std_logic"
o 3
suid 3,0
)
)
uid 266,0
)
*146 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rData"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 4
suid 4,0
)
)
uid 268,0
)
*147 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "Addr"
t "std_logic_vector"
b "(15 DOWNTO 0)"
o 5
suid 5,0
)
)
uid 270,0
)
*148 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rst"
t "std_ulogic"
o 6
suid 6,0
)
)
uid 272,0
)
*149 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "F8M"
t "std_ulogic"
o 7
suid 7,0
)
)
uid 274,0
)
*150 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ExpWr"
t "std_ulogic"
o 8
suid 8,0
)
)
uid 276,0
)
*151 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "ExpRd"
t "std_ulogic"
o 9
suid 9,0
)
)
uid 278,0
)
*152 (LeafLogPort
port (LogicalPort
lang 10
m 4
decl (Decl
n "F25M"
t "std_ulogic"
o 10
suid 10,0
)
)
uid 280,0
)
*153 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rdata1"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 11
suid 13,0
i "X\"00\""
)
)
uid 841,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 308,0
optionalChildren [
*154 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *155 (MRCItem
litem &130
pos 11
dimension 20
)
uid 310,0
optionalChildren [
*156 (MRCItem
litem &131
pos 0
dimension 20
uid 311,0
)
*157 (MRCItem
litem &132
pos 1
dimension 23
uid 312,0
)
*158 (MRCItem
litem &133
pos 2
hidden 1
dimension 20
uid 313,0
)
*159 (MRCItem
litem &143
pos 0
dimension 20
uid 263,0
)
*160 (MRCItem
litem &144
pos 1
dimension 20
uid 265,0
)
*161 (MRCItem
litem &145
pos 2
dimension 20
uid 267,0
)
*162 (MRCItem
litem &146
pos 3
dimension 20
uid 269,0
)
*163 (MRCItem
litem &147
pos 4
dimension 20
uid 271,0
)
*164 (MRCItem
litem &148
pos 5
dimension 20
uid 273,0
)
*165 (MRCItem
litem &149
pos 6
dimension 20
uid 275,0
)
*166 (MRCItem
litem &150
pos 7
dimension 20
uid 277,0
)
*167 (MRCItem
litem &151
pos 8
dimension 20
uid 279,0
)
*168 (MRCItem
litem &152
pos 9
dimension 20
uid 281,0
)
*169 (MRCItem
litem &153
pos 10
dimension 20
uid 842,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 314,0
optionalChildren [
*170 (MRCItem
litem &134
pos 0
dimension 20
uid 315,0
)
*171 (MRCItem
litem &136
pos 1
dimension 50
uid 316,0
)
*172 (MRCItem
litem &137
pos 2
dimension 100
uid 317,0
)
*173 (MRCItem
litem &138
pos 3
dimension 50
uid 318,0
)
*174 (MRCItem
litem &139
pos 4
dimension 100
uid 319,0
)
*175 (MRCItem
litem &140
pos 5
dimension 100
uid 320,0
)
*176 (MRCItem
litem &141
pos 6
dimension 50
uid 321,0
)
*177 (MRCItem
litem &142
pos 7
dimension 80
uid 322,0
)
]
)
fixedCol 4
fixedRow 2
name "Ports"
uid 309,0
vaOverrides [
]
)
]
)
uid 294,0
)
genericsCommonDM (CommonDM
ldm (LogicalDM
emptyRow *178 (LEmptyRow
)
uid 324,0
optionalChildren [
*179 (RefLabelRowHdr
)
*180 (TitleRowHdr
)
*181 (FilterRowHdr
)
*182 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*183 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*184 (GroupColHdr
tm "GroupColHdrMgr"
)
*185 (NameColHdr
tm "GenericNameColHdrMgr"
)
*186 (TypeColHdr
tm "GenericTypeColHdrMgr"
)
*187 (InitColHdr
tm "GenericValueColHdrMgr"
)
*188 (PragmaColHdr
tm "GenericPragmaColHdrMgr"
)
*189 (EolColHdr
tm "GenericEolColHdrMgr"
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 336,0
optionalChildren [
*190 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *191 (MRCItem
litem &178
pos 0
dimension 20
)
uid 338,0
optionalChildren [
*192 (MRCItem
litem &179
pos 0
dimension 20
uid 339,0
)
*193 (MRCItem
litem &180
pos 1
dimension 23
uid 340,0
)
*194 (MRCItem
litem &181
pos 2
hidden 1
dimension 20
uid 341,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 342,0
optionalChildren [
*195 (MRCItem
litem &182
pos 0
dimension 20
uid 343,0
)
*196 (MRCItem
litem &184
pos 1
dimension 50
uid 344,0
)
*197 (MRCItem
litem &185
pos 2
dimension 100
uid 345,0
)
*198 (MRCItem
litem &186
pos 3
dimension 100
uid 346,0
)
*199 (MRCItem
litem &187
pos 4
dimension 50
uid 347,0
)
*200 (MRCItem
litem &188
pos 5
dimension 50
uid 348,0
)
*201 (MRCItem
litem &189
pos 6
dimension 80
uid 349,0
)
]
)
fixedCol 3
fixedRow 2
name "Ports"
uid 337,0
vaOverrides [
]
)
]
)
uid 323,0
type 1
)
activeModelName "BlockDiag"
)
