PLLX_MISC2_DEFAULT_VALUE	,	V_110
PLLDSS_BASE_IDDQ	,	V_67
PLLRE_MISC0_LOCK_ENABLE	,	V_94
PLLX_MISC3_IDDQ	,	V_113
tegra210_pllre_set_defaults	,	F_23
PLLDSS_MISC1_CFG_EN_SDM	,	V_74
PLLU_HW_PWRDN_CFG0_CLK_SWITCH_SWCTL	,	V_227
PLLP_MISC0_LOCK_ENABLE	,	V_133
PLL_EXPO_PDIV_MAX	,	V_186
PLLCX_MISC0_DEFAULT_VALUE	,	V_28
GENMASK	,	F_68
fentry	,	V_213
ARRAY_SIZE	,	F_61
plldp	,	V_82
PLLX_MISC1_WRITE_MASK	,	V_109
tegra_pll_get_fixed_mdiv	,	F_28
"emc_mux"	,	L_38
tegra210_pllu_set_defaults	,	F_37
tegra210_init_pllu	,	F_71
TEGRA210_CAR_BANK_COUNT	,	V_330
UTMIP_PLL_CFG2_STABLE_COUNT	,	F_62
__clk_get_name	,	F_43
UTMIP_PLL_CFG1_FORCE_PLLU_POWERDOWN	,	V_199
UTMIP_PLL_CFG2_FORCE_PD_SAMP_D_POWERDOWN	,	V_207
TEGRA210_CLK_PLL_U_60M	,	V_281
tegra210_xusb_pll_hw_sequence_start	,	F_4
pllcx	,	V_40
pr_err	,	F_29
tegra_cpu_car_ops	,	V_340
init_table	,	V_314
plld	,	V_51
PLLMB_MISC1_IDDQ	,	V_126
PLLRE_BASE_DEFAULT_MASK	,	V_90
PLL_SDM_COEFF	,	V_182
"pll_c4_out2"	,	L_72
plla	,	V_43
PLLA_MISC0_LOCK_OVERRIDE	,	V_47
tegra210_plld_set_defaults	,	F_18
PLLP_MISC1_WRITE_MASK	,	V_139
UTMIPLL_HW_PWRDN_CFG0_UTMIPLL_LOCK	,	V_188
tegra_clk_register_pllxc_tegra210	,	F_84
PLLX_MISC2_DYNRAMP_STEPB_MASK	,	V_121
boot_val	,	V_25
UTMIPLL_HW_PWRDN_CFG0_IDDQ_OVERRIDE	,	V_189
tegra210_cpu_clk_sctx	,	V_311
tegra_clk_register_periph_fixed	,	F_75
tegra_clk_pll_freq_table	,	V_155
"pll_d"	,	L_64
"cml1"	,	L_42
PLLX_MISC2_NDIV_NEW_SHIFT	,	V_160
plld2	,	V_77
cf	,	V_168
"pll_c4_out3"	,	L_74
cfg	,	V_156
xtal_freq_count	,	V_198
"ioremap tegra210 CAR failed\n"	,	L_79
PLLX_MISC1_DEFAULT_VALUE	,	V_108
PLLP_MISC1_DEFAULT_VALUE	,	V_136
i	,	V_151
XUSBIO_PLL_CFG0_PADPLL_USE_LOCKDET	,	V_6
fls	,	F_56
m	,	V_163
"pll_c4_out3_div"	,	L_73
tegra210_clock_init	,	F_111
n	,	V_161
pmc_match	,	V_329
p	,	V_164
tegra_clk_register_super_clk	,	F_81
s	,	V_181
TEGRA210_CLK_PLL_MB	,	V_271
UTMIP_PLL_CFG2_FORCE_PD_SAMP_B_POWERUP	,	V_203
v	,	V_317
aclk_parents	,	V_251
PLLP_MISC0_DEFAULT_VALUE	,	V_131
"pll_d2_out0"	,	L_77
of_iomap	,	F_112
UTMIP_PLL_CFG2_FORCE_PD_SAMP_B_POWERDOWN	,	V_206
"cml0"	,	L_40
"pll_e"	,	L_41
"pllre boot base 0x%x : expected 0x%x\n"	,	L_16
pllc4	,	V_87
pllcx_check_defaults	,	F_10
tegra210_plldp_set_defaults	,	F_21
misc3_val	,	V_66
PLLU_MISC0_DEFAULT_VALUE	,	V_142
"trying to assert IDDQ while UTMIPLL is locked\n"	,	L_24
pll_m_params	,	V_268
pll_e_params	,	V_293
SATA_PLL_CFG0_PADPLL_USE_LOCKDET	,	V_11
"pll_d_dsi_out"	,	L_34
pll_mb_params	,	V_270
reg	,	V_150
clk_register_clkdev	,	F_80
plldss	,	V_62
rem	,	V_179
"dpaux"	,	L_32
"boot misc%d 0x%x: expected 0x%x\n"	,	L_1
PLLA_BASE_IDDQ	,	V_44
SATA_PLL_CFG0_PADPLL_SLEEP_IDDQ	,	V_12
tegra210_pllx_set_defaults	,	F_32
tegra_clk_register_pll_out	,	F_87
"pll_c"	,	L_44
TEGRA210_CLK_PLL_C_UD	,	V_262
TEGRA210_CLK_CLK_MAX	,	V_315
pll_re_lock	,	V_287
PLLU_BASE	,	V_218
pllu	,	V_149
iddq_bit_idx	,	V_217
readl_relaxed	,	F_2
pllp	,	V_140
tegra_super_clk_gen5_init	,	F_121
clk_register_mux	,	F_78
"pll_re_vco"	,	L_65
PLLU_MISC0_LOCK_ENABLE	,	V_144
pllx	,	V_119
tegra_clk_register_pllss_tegra210	,	F_97
PLLC4_MISC0_DEFAULT_VALUE	,	V_88
hw_control	,	V_141
pll_u_freq_table	,	V_214
tegra210_cpu_clock_suspend	,	F_102
PLLDSS_MISC2_CTRL1_WRITE_MASK	,	V_72
UTMIPLL_HW_PWRDN_CFG0	,	V_187
tegra_clk_pll	,	V_39
tegra_init_special_resets	,	F_122
"Can't map pmc registers\n"	,	L_81
pll_d_lock	,	V_238
rate	,	V_167
clk_register_gate	,	F_76
UTMIPLL_HW_PWRDN_CFG0_SEQ_ENABLE	,	V_212
"PLL_C"	,	L_4
tegra210_clock_deassert_dfll_dvco_reset	,	F_108
tegra_register_devclks	,	F_124
tegra210_pllx_dyn_ramp	,	F_39
periph_clk_enb_refcnt	,	V_240
PLLU_MISC1_DEFAULT_VALUE	,	V_146
TEGRA210_CLK_PLL_M	,	V_269
sdin_data_to_din	,	F_50
PLLP_MISC1_HSIO_EN	,	V_137
PLLP_MISC1_XUSB_EN	,	V_138
DVFS_DFLL_RESET_SHIFT	,	V_318
BIT	,	F_67
TEGRA210_CLK_PLL_U_480M	,	V_280
TEGRA210_CLK_PLL_E	,	V_294
TEGRA210_CLK_PLL_D	,	V_284
"pll_dp"	,	L_75
"PLL_P already enabled. Postponing set full defaults\n"	,	L_21
TEGRA210_CLK_PLL_C	,	V_257
"pll_mb"	,	L_53
PLLD_MISC0_WRITE_MASK	,	V_60
PLLD2_MISC3_CTRL2_DEFAULT_VALUE	,	V_81
PLLDSS_BASE_LOCK_OVERRIDE	,	V_75
PLLD_MISC0	,	V_237
SPARE_REG0	,	V_331
PLLCX_MISC1_DEFAULT_VALUE	,	V_31
tegra_clk_register_plle_tegra210	,	F_95
TEGRA210_CLK_PLL_U	,	V_273
PLLD_MISC0_EN_SDM	,	V_59
pr_debug	,	F_42
"plldss boot enabled with IDDQ set\n"	,	L_11
"pll_c_out1_div"	,	L_46
tegra210_plld2_set_defaults	,	F_20
PLLDSS_MISC3_CTRL2_WRITE_MASK	,	V_73
XUSB_PLL_CFG0	,	V_210
TEGRA210_CLK_PLL_D2	,	V_306
hw	,	V_98
" (comparison mask = 0x%x)\n"	,	L_2
ssc_ctrl_reg	,	V_180
PLLX_MISC2_DYNRAMP_STEPA_SHIFT	,	V_122
"%s: dynamic ramp to m = %u n = %u p = %u, Fout = %lu kHz\n"	,	L_23
"pll_d_out0"	,	L_35
id	,	V_319
PLLCX_MISC2_DEFAULT_VALUE	,	V_34
PLLA_MISC2_EN_DYNRAMP	,	V_50
"xusb_ss_src"	,	L_29
clk	,	V_102
"PLL_A1"	,	L_7
PLLC_OUT	,	V_258
tegra_pmc_clk_init	,	F_119
params	,	V_21
TEGRA210_CLK_PLL_C2	,	V_264
TEGRA210_CLK_PLL_C3	,	V_266
PLLDP_MISC0_DEFAULT_VALUE	,	V_83
TEGRA210_CLK_PLL_C4	,	V_296
PLLCX_MISC3_WRITE_MASK	,	V_37
tegra_clk_register_pllre	,	F_96
PLLD_MISC0_DEFAULT_VALUE	,	V_54
ext_misc_reg	,	V_26
"PLL_C4"	,	L_14
TEGRA210_CLK_CML0	,	V_249
TEGRA210_CLK_CML1	,	V_250
PLLU_OUTA	,	V_276
tegra210_pllmb_set_defaults	,	F_33
CLK_SOURCE_EMC	,	V_244
tegra_clk_register_pll	,	F_93
TEGRA210_RST_ADSP	,	V_321
_pllc_set_defaults	,	F_13
ndiv_new_mask	,	V_157
CLK_SOURCE_CSITE	,	V_313
tegra_clk_register_pllre_tegra210	,	F_94
SATA_PLL_CFG0_SATA_SEQ_PADPLL_PD_INPUT_VALUE	,	V_18
PLLDSS_MISC1_CFG_WRITE_MASK	,	V_71
step_b	,	V_100
step_a	,	V_99
"xusb_ss_div2"	,	L_28
"PLL_C3"	,	L_6
err	,	V_220
to_clk_pll	,	F_45
active_delay_count	,	V_195
pll_u_lock	,	V_277
_pllc2_set_defaults	,	F_14
"%s: Unexpected oscillator freq %lu\n"	,	L_25
TEGRA210_CLK_PLL_DP	,	V_304
clk_writel	,	F_120
tegra_osc_clk_init	,	F_116
CLK_SET_RATE_PARENT	,	V_260
TEGRA210_CLK_PLL_P_OUT2	,	V_308
PLLD_MISC0_DSI_CLKENABLE	,	V_56
"pll_u_out2_div"	,	L_59
tegra210_clks	,	V_253
"pll_c4_out0"	,	L_70
tegra210_sata_pll_hw_control_enable	,	F_5
enable_delay_count	,	V_197
clk_register_divider_table	,	F_92
tegra_clk_register_mc	,	F_79
"PLL_C2"	,	L_5
PLLMB_MISC1_DEFAULT_VALUE	,	V_125
of_find_matching_node	,	F_113
TEGRA210_CLK_PLL_RE_OUT	,	V_290
UTMIPLL_HW_PWRDN_CFG0_USE_LOCKDET	,	V_208
PLLMB_MISC1_LOCK_OVERRIDE	,	V_128
"PLL_A boot enabled with IDDQ set\n"	,	L_8
u32	,	T_1
pll_expo_p_to_pdiv	,	F_55
pll_re_vco_params	,	V_286
CLK_M_DIVISOR_MASK	,	V_333
TEGRA210_CLK_PLL_RE_VCO	,	V_288
clk_m_div	,	V_328
plldss_defaults	,	F_19
UTMIP_PLL_CFG1_FORCE_PLL_ENABLE_POWERDOWN	,	V_200
readl_relaxed_poll_timeout	,	F_70
"pll_c4_out1"	,	L_71
UTMIP_PLL_CFG2_FORCE_PD_SAMP_A_POWERDOWN	,	V_205
pll_c4_vco_params	,	V_295
PLLX_MISC2_DYNRAMP_STEPB_SHIFT	,	V_123
tegra210_wait_cpu_in_reset	,	F_98
tegra_clk_register_pllmb	,	F_90
cpu	,	V_309
lock_delay	,	V_152
"Failed to find pmc node\n"	,	L_80
UTMIP_PLL_CFG2_ACTIVE_DLY_COUNT	,	F_63
_plla1_set_defaults	,	F_16
"pll_u_vco"	,	L_55
TEGRA210_CLK_PLL_C4_OUT2	,	V_300
TEGRA210_CLK_PLL_C4_OUT1	,	V_299
TEGRA210_CLK_PLL_C4_OUT0	,	V_298
np	,	V_325
"PLL_D2"	,	L_12
tegra210_pll_init	,	F_83
TEGRA210_CLK_PLL_C4_OUT3	,	V_302
PLLD2_MISC0_DEFAULT_VALUE	,	V_78
tegra_clk_register_divider	,	F_86
devclks	,	V_339
TEGRA_PLL_VCO_OUT	,	V_172
pllmb	,	V_124
default_val	,	V_23
"pll_c_out1"	,	L_47
pll_d2_params	,	V_305
divn_shift	,	V_159
PLLU_BASE_CLKENABLE_USB	,	V_230
divn_mask_shifted	,	F_41
TEGRA210_CLK_PLL_U_OUT	,	V_275
TEGRA210_CLK_PLL_U_OUT2	,	V_279
PLLRE_MISC0_DEFAULT_VALUE	,	V_92
TEGRA210_CLK_PLL_U_OUT1	,	V_278
PLLC4_OUT	,	V_301
writel	,	F_69
PLLD_MISC1_WRITE_MASK	,	V_53
SATA_PLL_CFG0_SATA_SEQ_LANE_PD_INPUT_VALUE	,	V_17
tegra210_wait_for_mask	,	F_38
tegra_pll_p_div_to_hw	,	F_47
PLLP_MISC0_LOCK_OVERRIDE	,	V_134
PLLU_HW_PWRDN_CFG0	,	V_222
pll	,	V_104
u64	,	T_4
PLLX_MISC3_WRITE_MASK	,	V_114
"mc"	,	L_39
_pll_misc_chk_default	,	F_8
XUSBIO_PLL_CFG0_CLK_ENABLE_SWCTL	,	V_4
clk_register_fixed_rate	,	F_91
UTMIP_PLL_CFG1_ENABLE_DLY_COUNT	,	F_64
IS_ERR	,	F_85
TEGRA210_CLK_PLL_D_DSI_OUT	,	V_239
XUSBIO_PLL_CFG0_PADPLL_RESET_SWCTL	,	V_5
PLLMB_MISC1_LOCK_ENABLE	,	V_127
DIV_ROUND_UP	,	F_46
pmc	,	V_255
tegra_clk_register_pllc_tegra210	,	F_88
writel_relaxed	,	F_3
TEGRA210_CLK_DPAUX	,	V_235
"pll_u_out"	,	L_56
RST_DFLL_DVCO	,	V_316
tegra210_car_barrier	,	F_106
emc_lock	,	V_245
pdiv	,	V_166
pr_warn	,	F_9
PLLCX_MISC0_WRITE_MASK	,	V_30
state	,	V_14
"%s: Unexpected reference rate %lu\n"	,	L_18
tegra210_put_utmipll_in_iddq	,	F_58
"PLL_DP"	,	L_13
TEGRA210_CLK_PLL_RE_OUT1	,	V_292
pll_name	,	V_61
tegra210_pllc4_set_defaults	,	F_22
div_nmp	,	V_158
UTMIP_PLL_CFG1	,	V_196
UTMIP_PLL_CFG2	,	V_193
tegra210_enable_pllu	,	F_66
"sor_safe"	,	L_30
CLK_SET_RATE_GATE	,	V_267
do_div	,	F_48
"pll_re_out"	,	L_66
PLLU_MISC0_IDDQ	,	V_143
node	,	V_326
PLLU_MISC0_WRITE_MASK	,	V_145
"osc"	,	L_52
PLLP_MISC0_WRITE_MASK	,	V_135
tegra_audio_clk_init	,	F_118
PLLRE_MISC0_WRITE_MASK	,	V_96
CLK_M_DIVISOR_SHIFT	,	V_332
tegra210_cpu_car_ops	,	V_341
PLL_BASE_LOCK	,	V_219
PLLRE_MISC0_LOCK_OVERRIDE	,	V_95
TEGRA210_CLK_PLL_D2_OUT0	,	V_307
PLLD_BASE	,	V_336
tegra210_set_sata_pll_seq_sw	,	F_7
sdm_data	,	V_176
device_node	,	V_324
tegra_fixed_clk_init	,	F_117
pll_dp_params	,	V_303
PLLRE_MISC0_IDDQ	,	V_93
min	,	F_53
pll_u_vco_params	,	V_216
BUG	,	F_30
PLLC4_BASE	,	V_297
clk_csite_src	,	V_312
clk_hw	,	V_97
vco_max	,	V_175
u8	,	T_3
tegra210_input_freq	,	V_334
mux_pllmcp_clkm	,	V_243
TEGRA210_CLK_PLL_D_OUT0	,	V_285
PLLDSS_MISC0_WRITE_MASK	,	V_68
IS_ERR_OR_NULL	,	F_25
"PLL_MB already enabled. Postponing set full defaults\n"	,	L_20
SATA_PLL_CFG0_SATA_SEQ_IN_SWCTL	,	V_15
tegra_clk_pll_params	,	V_20
PLLP_MISC0_IDDQ	,	V_132
"PLL_D already enabled. Postponing set full defaults\n"	,	L_10
"pll_re_out1_div"	,	L_67
clk_readl	,	F_115
round_p_to_pdiv	,	V_174
pllre	,	V_89
PLLD2_MISC2_CTRL1_DEFAULT_VALUE	,	V_80
"PLL_RE already enabled. Postponing set full defaults\n"	,	L_15
__iomem	,	T_2
pll_c3_params	,	V_265
misc0_val	,	V_63
pll_c2_params	,	V_263
input_rate	,	V_101
SATA_PLL_CFG0	,	V_9
pll_c_params	,	V_256
pll_p_params	,	V_254
misc_num	,	V_22
PLLDP_MISC2_CTRL1_DEFAULT_VALUE	,	V_85
PLLD_MISC1_DEFAULT_VALUE	,	V_52
tegra210_clock_apply_init_table	,	F_104
pll_x_params	,	V_338
tegra210_disable_cpu_clock	,	F_101
tegra_clk_register_periph_gate	,	F_77
PLLMB_MISC1_WRITE_MASK	,	V_129
tegra210_put_utmipll_out_iddq	,	F_59
"Timed out waiting for PLL_U to lock\n"	,	L_27
tegra_init_from_table	,	F_105
PLLRE_BASE_DEFAULT_VALUE	,	V_91
vco_min	,	V_173
PLLD_MISC0_IDDQ	,	V_55
XUSBIO_PLL_CFG0_PADPLL_SLEEP_IDDQ	,	V_7
PLLU_BASE_OVERRIDE	,	V_221
ETIMEDOUT	,	V_154
tegra210_pllcx_set_defaults	,	F_11
PLLX_MISC0_WRITE_MASK	,	V_106
PLLCX_MISC0_RESET	,	V_29
XUSB_PLL_CFG0_UTMIPLL_LOCK_DLY	,	V_211
tegra_clk_init	,	F_114
divn_mask	,	F_40
name	,	V_38
sdm_ctrl_reg	,	V_178
PLLDSS_MISC0_LOCK_ENABLE	,	V_69
defaults_set	,	V_27
PLLCX_MISC3_DEFAULT_VALUE	,	V_36
"pll_u_out2"	,	L_60
TEGRA210_CLK_PLL_U_48M	,	V_282
pll_qlin_pdiv_to_hw	,	V_185
"Unknown PLL_U reference frequency %lu\n"	,	L_26
TEGRA210_CLK_XUSB_SS_DIV2	,	V_233
pll_e_lock	,	V_248
"pll_u_60M"	,	L_62
PLLA_MISC0_WRITE_MASK	,	V_48
PLLCX_MISC2_WRITE_MASK	,	V_35
PLLA_MISC0_LOCK_ENABLE	,	V_46
UTMIP_PLL_CFG2_FORCE_PD_SAMP_A_POWERUP	,	V_202
"%s already enabled. Postponing set full defaults\n"	,	L_3
pllx_check_defaults	,	F_31
"pll_p"	,	L_31
PLLDSS_MISC1_CFG_EN_SSC	,	V_76
"pll_c4_vco"	,	L_69
CLK_RST_CONTROLLER_CPU_CMPLX_STATUS	,	V_310
mask	,	V_24
PLLA_MISC0_DEFAULT_VALUE	,	V_45
clk_hw_get_rate	,	F_26
TEGRA210_CLK_SOR_SAFE	,	V_234
"pll_re_out1"	,	L_68
"dpaux1"	,	L_33
_pllc3_set_defaults	,	F_15
PLLX_MISC4_WRITE_MASK	,	V_116
SATA_PLL_CFG0_SATA_SEQ_RESET_INPUT_VALUE	,	V_16
PLLU_HW_PWRDN_CFG0_USE_SWITCH_DETECT	,	V_224
CLK_RST_CONTROLLER_RST_DEV_Y_CLR	,	V_323
tegra210_cpu_clock_resume	,	F_103
clk_base	,	V_2
PLLX_MISC2_DYNRAMP_DONE	,	V_162
UTMIP_PLL_CFG2_FORCE_PD_SAMP_D_POWERUP	,	V_204
base	,	V_19
XUSBIO_PLL_CFG0_SEQ_ENABLE	,	V_8
tegra210_plla_set_defaults	,	F_17
PLLD_MISC0_LOCK_OVERRIDE	,	V_58
stable_count	,	V_194
tegra210_sata_pll_hw_sequence_start	,	F_6
pdiv_tohw	,	V_165
SATA_PLL_CFG0_PADPLL_RESET_SWCTL	,	V_10
PLLDP_MISC3_CTRL2_DEFAULT_VALUE	,	V_86
tegra210_utmi_param_configure	,	F_60
PLLD_MISC0_LOCK_ENABLE	,	V_57
clk_hw_get_parent	,	F_27
misc1_val	,	V_64
val	,	V_1
UTMIP_PLL_CFG1_XTAL_FREQ_COUNT	,	F_65
"PLL_X already enabled. Postponing set full defaults\n"	,	L_19
"pll_c_ud"	,	L_48
PLLA_MISC2_DEFAULT_VALUE	,	V_49
XUSB_PLL_CFG0_PLLU_LOCK_DLY_MASK	,	V_228
tegra210_reset_assert	,	F_109
PLLX_MISC4_DEFAULT_VALUE	,	V_115
__func__	,	V_103
pll_ref_freq	,	V_215
PLLX_MISC2_EN_DYNRAMP	,	V_111
TEGRA210_RST_DFLL_DVCO	,	V_320
tegra210_clk_adjust_vco_min	,	F_52
osc_frequency	,	V_192
ssc_ctrl_en_mask	,	V_70
tegra_add_of_provider	,	F_123
UTMIP_PLL_CFG1_FORCE_PLL_ENABLE_POWERUP	,	V_201
PLLX_MISC0_DEFAULT_VALUE	,	V_105
flags	,	V_171
pllp_check_defaults	,	F_34
PLLU_MISC1_LOCK_OVERRIDE	,	V_147
PLL_LOCKDET_DELAY	,	V_153
enabled	,	V_130
base_reg	,	V_41
TEGRA210_CLK_MC	,	V_246
tegra210_pllp_set_defaults	,	F_35
TEGRA210_CLK_DPAUX1	,	V_236
tegra210_clk_pll_set_gain	,	F_51
pllx_get_dyn_steps	,	F_24
clk_register_fixed_factor	,	F_74
"pll_u_out1"	,	L_58
tegra210_periph_clk_init	,	F_73
tegra210_pll_fixed_mdiv_cfg	,	F_44
tegra210_audio_plls	,	V_335
pll_vco_post_div_table	,	V_274
TEGRA210_CLK_ACLK	,	V_252
PLL_ENABLE	,	V_42
SATA_PLL_CFG0_SEQ_ENABLE	,	V_13
pll_qlin_p_to_pdiv	,	F_54
"pll_d2"	,	L_76
EINVAL	,	V_170
"pll_m"	,	L_51
TEGRA210_CLK_PLL_M_UD	,	V_272
UTMIPLL_HW_PWRDN_CFG0_CLK_ENABLE_SWCTL	,	V_209
"pll_ref"	,	L_45
tegra_clk_apply_init_table	,	V_337
__init	,	T_5
udelay	,	F_12
PLLRE_BASE	,	V_289
PLLX_MISC0_LOCK_ENABLE	,	V_107
pllu_check_defaults	,	F_36
"dsia"	,	L_36
output_rate	,	V_177
PLLRE_OUT1	,	V_291
"pll_p_out2"	,	L_78
XUSBIO_PLL_CFG0	,	V_3
"(comparison mask = 0x%x)\n"	,	L_17
PLLU_MISC1_WRITE_MASK	,	V_148
pmc_base	,	V_231
"pll_u_out1_div"	,	L_57
"PLL_A already enabled. Postponing set full defaults\n"	,	L_9
utmi_parameters	,	V_190
pll_d_params	,	V_283
"pll_u_48M"	,	L_63
tegra210_reset_deassert	,	F_110
PLLX_MISC3_DEFAULT_VALUE	,	V_112
TEGRA210_CLK_DSIB	,	V_242
tegra210_clock_assert_dfll_dvco_reset	,	F_107
PLLCX_MISC1_WRITE_MASK	,	V_33
PLLU_HW_PWRDN_CFG0_USE_LOCKDET	,	V_225
"pll_c2"	,	L_49
"pll_m_ud"	,	L_54
CLK_RST_CONTROLLER_RST_DEV_Y_SET	,	V_322
tegra210_xusb_pll_hw_control_enable	,	F_1
sdin_din_to_data	,	F_49
TEGRA210_CLK_DSIA	,	V_241
tegra_clk_register_pllm	,	F_89
ffs	,	F_57
PLLDP_MISC1_CFG_DEFAULT_VALUE	,	V_84
"aclk"	,	L_43
PLLE_AUX	,	V_247
clks	,	V_232
p_rate	,	V_169
TEGRA210_CLK_PLL_C_OUT1	,	V_261
"pll_c3"	,	L_50
PLLU_HW_PWRDN_CFG0_CLK_ENABLE_SWCTL	,	V_226
osc_freq	,	V_191
PLLX_MISC5_DEFAULT_VALUE	,	V_117
parent_rate	,	V_183
PLL_QLIN_PDIV_MAX	,	V_184
PLLX_MISC2_DYNRAMP_STEPA_MASK	,	V_120
"PLL_U already enabled. Postponing set full defaults\n"	,	L_22
TEGRA_DIVIDER_ROUND_UP	,	V_259
PLLX_MISC5_WRITE_MASK	,	V_118
value	,	V_327
misc2_val	,	V_65
"dsib"	,	L_37
readl	,	F_99
PLLU_HW_PWRDN_CFG0_IDDQ_PD_INCLUDE	,	V_223
WARN_ON	,	F_72
tegra_periph_clk_init	,	F_82
PLLD2_MISC1_CFG_DEFAULT_VALUE	,	V_79
"pll_u_480M"	,	L_61
PLLCX_MISC1_IDDQ	,	V_32
PLLU_HW_PWRDN_CFG0_SEQ_ENABLE	,	V_229
cpu_relax	,	F_100
