## Arch Paper List
A list of classic and recent papers for Computer Architecture research.


### 1. Classic Paper
- [1] Architecture of the IBM System/360, 1964
    - First proposal of the ISA concept
- [2] Parallel operation in the control data 6600, 1964
- [3] An Efficient Algorithm for Exploiting Multiple Arithmetic Units, 1967
    - The famous Tomasulo Algorithm
- [4] The case for the reduced instruction set computer, 1980
    - The emerging of RISC processors
- [5] Very Long Instruction Word architectures and the ELI-512, 1983
- [6] Using cache memory to reduce processor-memory traffic, 1983
- [7] Decoupled access/execute computer architectures, 1984
- [8] A VLIW architecture for a trace scheduling compiler, 1988
- [9] The MIPS M2000 system, 1988
- [10] The Tera computer system, 1990
- [11] Improving direct-mapped cache performance by the addition of a small fully-associative cache and prefetch buffers, 1990
- [12] Combining Branch Predictors, 1993
- [13] A comparison of dynamic branch predictors that use two levels of branch history, 1993
- [14] Maximizing On-Chip Parallelism, 1995
- [15] Shared memory consistency models: a tutorial, 1996
- [16] Exploiting Choice: Instruction Fetch and Issue on an Implementable Simultaneous Multithreading Processor, 1996
- [17] The MIPS R10000 superscalar microprocessor, 1996
    - Must-read paper for CPU design
- [18] Lockup-free instruction fetch/prefetch cache organization, 1998
- [19] The Alpha 21264 microprocessor, 1999
    - Must-read paper for CPU design
- [20] A PPM-like, tag-based branch predictor, 2005
- [21] A case for (partially) TAgged GEometric history length branch prediction, 2006
    - Widely adopted in modern processors

### 2. Microarchitecture

#### 2.1. Branch
- [22] Branch Target Buffer Organizations, 2023
- [23] AVM-BTB: Adaptive and Vritualized Multi-level Branch Target Buffer, 2024

#### 2.2. Rename
- [24] Clockhands: Rename-free Instruction Set Architecture for Out-of-order Processors, 2023
- [25] Speculative Register Reclamation, 2023

#### 2.3. Schedule
- [26] Reconstructing Out-of-Order Issue Queue, 2022
- [27] CRISP: critical slice prefetching, 2022
- [28] Orinoco: Ordered Issue and Unordered Commit with Non-Collapsible Queues

#### 2.4. Load/Store Unit
- [29] Effective Context-Sensitive Memory Dependence Prediction, 2024

#### 2.4. Others
- [30] Register file prefetching, 2022
- [31] Decoupled Vector Runhead, 2023
- [32] Simultaneous and Heterogenous Multithreading, 2023

#### 2.5 Processors
- [33] The Rocket Chip Generator, 2016
- [34] Xuantie-910: A Commercial Multi-Core 12-Stage Pipeline Out-of-Order 64-bit High Performance RISC-V Processor with Vector Extension, 2020
- [35] SonicBOOM: The 3rd Generation Berkeley Out-of-Order Machine, 2020
- [36] Towards Developing High Performance RISC-V Processors Using Agile Methodology, 2022
- [37] "Zen 4": The AMD 5nm 5.7GHz x86-64 Microprocessor Core, 2023

### 3. Memory System

#### 3.1. Cache

#### 3.2. MMU

#### 3.3. DRAM

### 4. Design and Analysis

#### 4.1. Platform

#### 4.2. Simulation

#### 4.3. Performance Analysis

