
---------- Begin Simulation Statistics ----------
final_tick                               1661215535500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 829568                       # Simulator instruction rate (inst/s)
host_mem_usage                                 729848                       # Number of bytes of host memory used
host_op_rate                                  1434300                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   964.36                       # Real time elapsed on the host
host_tick_rate                             1722613096                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   800000000                       # Number of instructions simulated
sim_ops                                    1383178365                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.661216                       # Number of seconds simulated
sim_ticks                                1661215535500                       # Number of ticks simulated
system.cpu.Branches                         159317226                       # Number of branches fetched
system.cpu.committedInsts                   800000000                       # Number of instructions committed
system.cpu.committedOps                    1383178365                       # Number of ops (including micro ops) committed
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                       3322431071                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                 3322431071                       # Number of busy cycles
system.cpu.num_cc_register_reads            914290515                       # number of times the CC registers were read
system.cpu.num_cc_register_writes           519109403                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts    150107638                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                 595264                       # Number of float alu accesses
system.cpu.num_fp_insts                        595264                       # number of float instructions
system.cpu.num_fp_register_reads               311483                       # number of times the floating registers were read
system.cpu.num_fp_register_writes              301304                       # number of times the floating registers were written
system.cpu.num_func_calls                       11487                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses            1379387466                       # Number of integer alu accesses
system.cpu.num_int_insts                   1379387466                       # number of integer instructions
system.cpu.num_int_register_reads          2909634753                       # number of times the integer registers were read
system.cpu.num_int_register_writes         1174661095                       # number of times the integer registers were written
system.cpu.num_load_insts                   231750588                       # Number of load instructions
system.cpu.num_mem_refs                     277001699                       # number of memory refs
system.cpu.num_store_insts                   45251111                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass               2193032      0.16%      0.16% # Class of executed instruction
system.cpu.op_class::IntAlu                1103991110     79.81%     79.97% # Class of executed instruction
system.cpu.op_class::IntMult                   129327      0.01%     79.97% # Class of executed instruction
system.cpu.op_class::IntDiv                      2456      0.00%     79.98% # Class of executed instruction
system.cpu.op_class::FloatAdd                     481      0.00%     79.98% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     79.98% # Class of executed instruction
system.cpu.op_class::FloatCvt                     336      0.00%     79.98% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     79.98% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     79.98% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     79.98% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     79.98% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     79.98% # Class of executed instruction
system.cpu.op_class::SimdAdd                     1342      0.00%     79.98% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     79.98% # Class of executed instruction
system.cpu.op_class::SimdAlu                     1750      0.00%     79.98% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     79.98% # Class of executed instruction
system.cpu.op_class::SimdCvt                     2190      0.00%     79.98% # Class of executed instruction
system.cpu.op_class::SimdMisc                    1428      0.00%     79.98% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     79.98% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     79.98% # Class of executed instruction
system.cpu.op_class::SimdShift                    703      0.00%     79.98% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     79.98% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     79.98% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     79.98% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     79.98% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     79.98% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     79.98% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     79.98% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     79.98% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     79.98% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     79.98% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     79.98% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     79.98% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     79.98% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     79.98% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     79.98% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     79.98% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     79.98% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     79.98% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     79.98% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     79.98% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     79.98% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     79.98% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     79.98% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     79.98% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     79.98% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     79.98% # Class of executed instruction
system.cpu.op_class::MemRead                231456772     16.73%     96.71% # Class of executed instruction
system.cpu.op_class::MemWrite                44958606      3.25%     99.96% # Class of executed instruction
system.cpu.op_class::FloatMemRead              293816      0.02%     99.98% # Class of executed instruction
system.cpu.op_class::FloatMemWrite             292505      0.02%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                 1383325854                       # Class of executed instruction
system.cpu.workload.numSyscalls                    57                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      1624317                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       3281894                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     16989208                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          689                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     33979420                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            689                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.dcache.demand_hits::.cpu.data    259857350                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        259857350                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    259893701                       # number of overall hits
system.cpu.dcache.overall_hits::total       259893701                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data     16952982                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       16952982                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data     16989007                       # number of overall misses
system.cpu.dcache.overall_misses::total      16989007                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 347681430500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 347681430500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 347681430500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 347681430500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    276810332                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    276810332                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    276882708                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    276882708                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.061244                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.061244                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.061358                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.061358                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 20508.570734                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 20508.570734                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 20465.082538                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 20465.082538                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      9707784                       # number of writebacks
system.cpu.dcache.writebacks::total           9707784                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data            1                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data            1                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data     16952981                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     16952981                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data     16988975                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     16988975                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data 330728446500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 330728446500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data 331438971500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 331438971500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.061244                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.061244                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.061358                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.061358                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 19508.571767                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 19508.571767                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 19509.062289                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 19509.062289                       # average overall mshr miss latency
system.cpu.dcache.replacements               16988463                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    220318183                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       220318183                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data     11388398                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      11388398                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data 217530345000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 217530345000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    231706581                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    231706581                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.049150                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.049150                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 19101.048716                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 19101.048716                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            1                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data     11388397                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total     11388397                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data 206141945000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 206141945000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.049150                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.049150                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 18101.050130                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 18101.050130                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     39539167                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       39539167                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      5564584                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      5564584                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data 130151085500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 130151085500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     45103751                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     45103751                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.123373                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.123373                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 23389.185157                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 23389.185157                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data      5564584                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      5564584                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data 124586501500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 124586501500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.123373                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.123373                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 22389.185157                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 22389.185157                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data        36351                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total         36351                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data        36025                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total        36025                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data        72376                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        72376                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.497748                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.497748                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data        35994                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total        35994                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    710525000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    710525000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.497320                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.497320                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 19740.095571                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 19740.095571                       # average SoftPFReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 1661215535500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.980225                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           276882676                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          16988975                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             16.297786                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            174500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   511.980225                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999961                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999961                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           80                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          372                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           57                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         570754391                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        570754391                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1661215535500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                   231779021                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    45251120                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                       6065584                       # TLB misses on read requests
system.cpu.dtb.wrMisses                       4864858                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1661215535500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1661215535500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1661215535500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst   1053526327                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       1053526327                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   1053526327                       # number of overall hits
system.cpu.icache.overall_hits::total      1053526327                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1237                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1237                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1237                       # number of overall misses
system.cpu.icache.overall_misses::total          1237                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     92605000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     92605000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     92605000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     92605000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   1053527564                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   1053527564                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   1053527564                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   1053527564                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000001                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000001                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 74862.570736                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 74862.570736                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 74862.570736                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 74862.570736                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          745                       # number of writebacks
system.cpu.icache.writebacks::total               745                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst         1237                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1237                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1237                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1237                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     91368000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     91368000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     91368000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     91368000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 73862.570736                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 73862.570736                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 73862.570736                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 73862.570736                       # average overall mshr miss latency
system.cpu.icache.replacements                    745                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   1053526327                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      1053526327                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1237                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1237                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     92605000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     92605000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   1053527564                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   1053527564                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 74862.570736                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 74862.570736                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1237                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1237                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     91368000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     91368000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 73862.570736                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 73862.570736                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 1661215535500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           491.301655                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1053527564                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1237                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          851679.518189                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   491.301655                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.959574                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.959574                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          492                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          492                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.960938                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        2107056365                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       2107056365                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1661215535500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                  1053527613                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           195                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1661215535500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1661215535500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1661215535500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 1661215535500                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed
system.cpu.thread_0.numOps                          0                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                  102                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data             15332533                       # number of demand (read+write) hits
system.l2.demand_hits::total                 15332635                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 102                       # number of overall hits
system.l2.overall_hits::.cpu.data            15332533                       # number of overall hits
system.l2.overall_hits::total                15332635                       # number of overall hits
system.l2.demand_misses::.cpu.inst               1135                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data            1656442                       # number of demand (read+write) misses
system.l2.demand_misses::total                1657577                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              1135                       # number of overall misses
system.l2.overall_misses::.cpu.data           1656442                       # number of overall misses
system.l2.overall_misses::total               1657577                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     88401500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data 144959304000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     145047705500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     88401500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data 144959304000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    145047705500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             1237                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data         16988975                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             16990212                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            1237                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data        16988975                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            16990212                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.917542                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.097501                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.097561                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.917542                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.097501                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.097561                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 77886.784141                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 87512.453802                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 87505.862774                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 77886.784141                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 87512.453802                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 87505.862774                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             1127015                       # number of writebacks
system.l2.writebacks::total                   1127015                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst          1135                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data       1656442                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1657577                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         1135                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data      1656442                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          1657577                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     77051500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data 128394884000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 128471935500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     77051500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data 128394884000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 128471935500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.917542                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.097501                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.097561                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.917542                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.097501                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.097561                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 67886.784141                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 77512.453802                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 77505.862774                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 67886.784141                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 77512.453802                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 77505.862774                       # average overall mshr miss latency
system.l2.replacements                        1625006                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      9707784                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          9707784                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      9707784                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      9707784                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          745                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              745                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          745                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          745                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data           4857303                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               4857303                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          707281                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              707281                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  65237371000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   65237371000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data       5564584                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           5564584                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.127104                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.127104                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 92236.849286                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 92236.849286                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       707281                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         707281                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  58164561000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  58164561000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.127104                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.127104                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 82236.849286                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 82236.849286                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            102                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                102                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         1135                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1135                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     88401500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     88401500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         1237                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           1237                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.917542                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.917542                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 77886.784141                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 77886.784141                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1135                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1135                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     77051500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     77051500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.917542                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.917542                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 67886.784141                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 67886.784141                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data      10475230                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          10475230                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data       949161                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          949161                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data  79721933000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  79721933000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data     11424391                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      11424391                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.083082                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.083082                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 83992.002411                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 83992.002411                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data       949161                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       949161                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data  70230323000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  70230323000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.083082                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.083082                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 73992.002411                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 73992.002411                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 1661215535500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 32725.370104                       # Cycle average of tags in use
system.l2.tags.total_refs                    33979419                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1657774                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     20.497015                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      16.690820                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        19.719791                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     32688.959493                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000509                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000602                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.997588                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.998699                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           86                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          800                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         7376                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        24498                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 273493126                       # Number of tag accesses
system.l2.tags.data_accesses                273493126                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1661215535500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples   1127015.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1135.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   1650883.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.481420400500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        64382                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        64382                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             4836414                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1064195                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1657577                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1127015                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1657577                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1127015                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   5559                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.09                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1657577                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1127015                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1651676                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     341                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  47702                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  48950                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  64405                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  64443                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  64427                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  64416                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  64411                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  64395                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  64396                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  64384                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  64388                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  64388                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  64384                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  64382                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  64382                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  64382                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  64382                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  64382                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples        64382                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      25.659470                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     24.344592                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     25.516611                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255         64272     99.83%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511          107      0.17%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5376-5631            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         64382                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        64382                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.504815                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.482942                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.858281                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            15435     23.97%     23.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1241      1.93%     25.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            47477     73.74%     99.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              228      0.35%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         64382                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                  355776                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys               106084928                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             72128960                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                     63.86                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     43.42                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  1661214389500                       # Total gap between requests
system.mem_ctrls.avgGap                     596573.71                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        72640                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data    105656512                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks     72127680                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 43727.017023192289                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 63601928.673390977085                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 43418616.343658678234                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         1135                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data      1656442                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks      1127015                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     30689000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data  60575392500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 39805590686000                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     27038.77                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     36569.58                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  35319486.15                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        72640                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data    106012288                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total     106084928                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        72640                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        72640                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks     72128960                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total     72128960                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         1135                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data      1656442                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total        1657577                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks      1127015                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total       1127015                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst        43727                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data     63816095                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total         63859822                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst        43727                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total        43727                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     43419387                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        43419387                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     43419387                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst        43727                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data     63816095                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       107279209                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts              1652018                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts             1126995                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        88297                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        90661                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        80122                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        91289                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        95095                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5       100688                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6       113022                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7       112725                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8       111589                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9       111692                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10       113563                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11       108692                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12       111646                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13       117393                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14       111147                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        94397                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0        58403                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1        59511                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2        51348                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3        58389                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4        63181                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5        70474                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6        79367                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7        78780                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8        75938                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9        78001                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10        79749                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11        75485                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12        76416                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13        81170                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14        76999                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15        63784                       # Per bank write bursts
system.mem_ctrls.dram.totQLat             29630744000                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            8260090000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat        60606081500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                17936.09                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           36686.09                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              563958                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits             422114                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            34.14                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           37.45                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples      1792939                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean    99.198413                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean    81.446784                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev    97.508546                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127      1411118     78.70%     78.70% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255       241612     13.48%     92.18% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383        91802      5.12%     97.30% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511        22962      1.28%     98.58% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639        12588      0.70%     99.28% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767         5381      0.30%     99.58% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895         2340      0.13%     99.71% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023         1920      0.11%     99.82% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         3216      0.18%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total      1792939                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead             105729152                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten           72127680                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW               63.645656                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               43.418616                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    0.84                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.50                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.34                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               35.48                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 1661215535500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy      5766770940                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy      3065111445                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy     5511358860                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy    2711544660                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 131134673280.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 328246378800                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 361488762720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  837924600705                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   504.404505                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 936701418250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF  55471520000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT 669042597250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy      7034827800                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy      3739092060                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy     6284049660                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy    3171369240                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 131134673280.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy 333328887540                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy 357208755360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy  841901654940                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   506.798568                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE 925552063000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF  55471520000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT 680191952500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 1661215535500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             950296                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1127015                       # Transaction distribution
system.membus.trans_dist::CleanEvict           497302                       # Transaction distribution
system.membus.trans_dist::ReadExReq            707281                       # Transaction distribution
system.membus.trans_dist::ReadExResp           707281                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        950296                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port      4939471                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total      4939471                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                4939471                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port    178213888                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total    178213888                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total               178213888                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1657577                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1657577    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             1657577                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 1661215535500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy          7804209000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy         9063180250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.5                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp          11425628                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     10834799                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          745                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         7778670                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          5564584                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         5564584                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          1237                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     11424391                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         3219                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     50966413                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total              50969632                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       126848                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port   1708592576                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total             1708719424                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                         1625006                       # Total snoops (count)
system.tol2bus.snoopTraffic                  72128960                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         18615218                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000037                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.006088                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               18614528    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    690      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           18615218                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 1661215535500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy        26698239000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1855500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       25483462500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.5                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
