
==========================================================================
finish report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
finish report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
finish report_worst_slack
--------------------------------------------------------------------------
worst slack 4.36

==========================================================================
finish report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
   0.25 source latency Data_Memory/DataMem[0][0]$_DFFE_NP_/CK ^
  -0.25 target latency Data_Memory/DataMem[0][0]$_DFFE_NP_/CK ^
   0.00 CRPR
--------------
   0.00 setup skew


==========================================================================
finish report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: Register_File/R[0][15]$_DFFE_NP_
            (rising edge-triggered flip-flop clocked by core_clock')
Endpoint: Register_File/R[0][15]$_DFFE_NP_
          (rising edge-triggered flip-flop clocked by core_clock')
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          2.50    2.50   clock core_clock' (rise edge)
                          0.00    2.50   clock source latency
     1   24.71    0.00    0.00    2.50 v clk (in)
                                         clk (net)
                  0.01    0.01    2.51 v clkbuf_0_clk/A (CLKBUF_X3)
     8   53.14    0.04    0.07    2.58 v clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.04    0.01    2.58 v clkbuf_3_7_0_clk/A (CLKBUF_X3)
     4   15.13    0.02    0.06    2.64 v clkbuf_3_7_0_clk/Z (CLKBUF_X3)
                                         clknet_3_7_0_clk (net)
                  0.02    0.00    2.64 v clkbuf_5_31__f_clk/A (CLKBUF_X3)
    11   24.58    0.02    0.05    2.69 v clkbuf_5_31__f_clk/Z (CLKBUF_X3)
                                         clknet_5_31__leaf_clk (net)
                  0.02    0.00    2.69 v clkbuf_leaf_152_clk/A (CLKBUF_X3)
     5   10.04    0.01    0.04    2.74 v clkbuf_leaf_152_clk/Z (CLKBUF_X3)
                                         clknet_leaf_152_clk (net)
                  0.01    0.00    2.74 v Register_File/_4245__1114/A (INV_X1)
     1    1.05    0.01    0.01    2.75 ^ Register_File/_4245__1114/ZN (INV_X1)
                                         net1202 (net)
                  0.01    0.00    2.75 ^ Register_File/R[0][15]$_DFFE_NP_/CK (DFF_X1)
     3    2.88    0.01    0.08    2.83 v Register_File/R[0][15]$_DFFE_NP_/Q (DFF_X1)
                                         Register_File/R[0][15] (net)
                  0.01    0.00    2.83 v Register_File/_4252_/A (CLKBUF_X1)
     1    1.17    0.01    0.03    2.86 v Register_File/_4252_/Z (CLKBUF_X1)
                                         Register_File/_0007_ (net)
                  0.01    0.00    2.86 v Register_File/R[0][15]$_DFFE_NP_/D (DFF_X1)
                                  2.86   data arrival time

                          2.50    2.50   clock core_clock' (rise edge)
                          0.00    2.50   clock source latency
     1   24.71    0.00    0.00    2.50 v clk (in)
                                         clk (net)
                  0.01    0.01    2.51 v clkbuf_0_clk/A (CLKBUF_X3)
     8   53.14    0.04    0.07    2.58 v clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.04    0.01    2.58 v clkbuf_3_7_0_clk/A (CLKBUF_X3)
     4   15.13    0.02    0.06    2.64 v clkbuf_3_7_0_clk/Z (CLKBUF_X3)
                                         clknet_3_7_0_clk (net)
                  0.02    0.00    2.64 v clkbuf_5_31__f_clk/A (CLKBUF_X3)
    11   24.58    0.02    0.05    2.69 v clkbuf_5_31__f_clk/Z (CLKBUF_X3)
                                         clknet_5_31__leaf_clk (net)
                  0.02    0.00    2.69 v clkbuf_leaf_152_clk/A (CLKBUF_X3)
     5   10.04    0.01    0.04    2.74 v clkbuf_leaf_152_clk/Z (CLKBUF_X3)
                                         clknet_leaf_152_clk (net)
                  0.01    0.00    2.74 v Register_File/_4245__1114/A (INV_X1)
     1    1.05    0.01    0.01    2.75 ^ Register_File/_4245__1114/ZN (INV_X1)
                                         net1202 (net)
                  0.01    0.00    2.75 ^ Register_File/R[0][15]$_DFFE_NP_/CK (DFF_X1)
                          0.00    2.75   clock reconvergence pessimism
                          0.00    2.75   library hold time
                                  2.75   data required time
-----------------------------------------------------------------------------
                                  2.75   data required time
                                 -2.86   data arrival time
-----------------------------------------------------------------------------
                                  0.11   slack (MET)



==========================================================================
finish report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: Input_Addr[22] (input port clocked by core_clock)
Endpoint: Output_Addr[30] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.10    0.10 ^ input external delay
     1    3.36    0.00    0.00    0.10 ^ Input_Addr[22] (in)
                                         Input_Addr[22] (net)
                  0.00    0.00    0.10 ^ input12/A (CLKBUF_X3)
     4   44.93    0.03    0.05    0.15 ^ input12/Z (CLKBUF_X3)
                                         net12 (net)
                  0.04    0.01    0.17 ^ _755_/A2 (NAND3_X4)
     3   14.10    0.02    0.03    0.20 v _755_/ZN (NAND3_X4)
                                         _289_ (net)
                  0.02    0.00    0.20 v _776_/A3 (NOR4_X4)
     4    9.10    0.05    0.09    0.29 ^ _776_/ZN (NOR4_X4)
                                         _308_ (net)
                  0.05    0.00    0.29 ^ _779_/A2 (AND3_X1)
     3    6.77    0.02    0.07    0.36 ^ _779_/ZN (AND3_X1)
                                         _311_ (net)
                  0.02    0.00    0.36 ^ _806_/A2 (NAND3_X1)
     1    4.81    0.02    0.03    0.39 v _806_/ZN (NAND3_X1)
                                         _333_ (net)
                  0.02    0.00    0.39 v _807_/B (XOR2_X2)
     2    8.32    0.01    0.06    0.45 v _807_/Z (XOR2_X2)
                                         _334_ (net)
                  0.01    0.00    0.45 v _811_/A (XNOR2_X1)
     1    5.73    0.04    0.05    0.50 ^ _811_/ZN (XNOR2_X1)
                                         net48 (net)
                  0.04    0.00    0.50 ^ output48/A (BUF_X1)
     1    3.09    0.01    0.03    0.54 ^ output48/Z (BUF_X1)
                                         Output_Addr[30] (net)
                  0.01    0.00    0.54 ^ Output_Addr[30] (out)
                                  0.54   data arrival time

                          5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock network delay (propagated)
                          0.00    5.00   clock reconvergence pessimism
                         -0.10    4.90   output external delay
                                  4.90   data required time
-----------------------------------------------------------------------------
                                  4.90   data required time
                                 -0.54   data arrival time
-----------------------------------------------------------------------------
                                  4.36   slack (MET)



==========================================================================
finish report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: Input_Addr[22] (input port clocked by core_clock)
Endpoint: Output_Addr[30] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.10    0.10 ^ input external delay
     1    3.36    0.00    0.00    0.10 ^ Input_Addr[22] (in)
                                         Input_Addr[22] (net)
                  0.00    0.00    0.10 ^ input12/A (CLKBUF_X3)
     4   44.93    0.03    0.05    0.15 ^ input12/Z (CLKBUF_X3)
                                         net12 (net)
                  0.04    0.01    0.17 ^ _755_/A2 (NAND3_X4)
     3   14.10    0.02    0.03    0.20 v _755_/ZN (NAND3_X4)
                                         _289_ (net)
                  0.02    0.00    0.20 v _776_/A3 (NOR4_X4)
     4    9.10    0.05    0.09    0.29 ^ _776_/ZN (NOR4_X4)
                                         _308_ (net)
                  0.05    0.00    0.29 ^ _779_/A2 (AND3_X1)
     3    6.77    0.02    0.07    0.36 ^ _779_/ZN (AND3_X1)
                                         _311_ (net)
                  0.02    0.00    0.36 ^ _806_/A2 (NAND3_X1)
     1    4.81    0.02    0.03    0.39 v _806_/ZN (NAND3_X1)
                                         _333_ (net)
                  0.02    0.00    0.39 v _807_/B (XOR2_X2)
     2    8.32    0.01    0.06    0.45 v _807_/Z (XOR2_X2)
                                         _334_ (net)
                  0.01    0.00    0.45 v _811_/A (XNOR2_X1)
     1    5.73    0.04    0.05    0.50 ^ _811_/ZN (XNOR2_X1)
                                         net48 (net)
                  0.04    0.00    0.50 ^ output48/A (BUF_X1)
     1    3.09    0.01    0.03    0.54 ^ output48/Z (BUF_X1)
                                         Output_Addr[30] (net)
                  0.01    0.00    0.54 ^ Output_Addr[30] (out)
                                  0.54   data arrival time

                          5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock network delay (propagated)
                          0.00    5.00   clock reconvergence pessimism
                         -0.10    4.90   output external delay
                                  4.90   data required time
-----------------------------------------------------------------------------
                                  4.90   data required time
                                 -0.54   data arrival time
-----------------------------------------------------------------------------
                                  4.36   slack (MET)



==========================================================================
finish report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
finish max_slew_check_slack
--------------------------------------------------------------------------
0.08142836391925812

==========================================================================
finish max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
finish max_slew_check_slack_limit
--------------------------------------------------------------------------
0.4101

==========================================================================
finish max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_capacitance_check_slack
--------------------------------------------------------------------------
0.12118246406316757

==========================================================================
finish max_capacitance_check_limit
--------------------------------------------------------------------------
11.482199668884277

==========================================================================
finish max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.0106

==========================================================================
finish max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
finish max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
finish max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
finish setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
finish hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
finish report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: Data_Memory/DataMem[4][5]$_DFFE_NP_
            (rising edge-triggered flip-flop clocked by core_clock')
Endpoint: Data_Memory/DataMem[4][5]$_DFFE_NP_
          (rising edge-triggered flip-flop clocked by core_clock')
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   2.50    2.50   clock core_clock' (rise edge)
   0.00    2.50   clock source latency
   0.00    2.50 v clk (in)
   0.08    2.58 v clkbuf_0_clk/Z (CLKBUF_X3)
   0.06    2.63 v clkbuf_3_2_0_clk/Z (CLKBUF_X3)
   0.05    2.69 v clkbuf_5_10__f_clk/Z (CLKBUF_X3)
   0.04    2.73 v clkbuf_leaf_210_clk/Z (CLKBUF_X3)
   0.01    2.74 ^ Data_Memory/_1179__43/ZN (INV_X1)
   0.00    2.74 ^ Data_Memory/DataMem[4][5]$_DFFE_NP_/CK (DFF_X2)
   0.13    2.87 ^ Data_Memory/DataMem[4][5]$_DFFE_NP_/Q (DFF_X2)
   0.02    2.89 v Data_Memory/_1639_/ZN (NAND3_X1)
   0.02    2.91 ^ Data_Memory/_1644_/ZN (OAI21_X1)
   0.00    2.91 ^ Data_Memory/DataMem[4][5]$_DFFE_NP_/D (DFF_X2)
           2.91   data arrival time

   7.50    7.50   clock core_clock' (rise edge)
   0.00    7.50   clock source latency
   0.00    7.50 v clk (in)
   0.08    7.58 v clkbuf_0_clk/Z (CLKBUF_X3)
   0.06    7.63 v clkbuf_3_2_0_clk/Z (CLKBUF_X3)
   0.05    7.69 v clkbuf_5_10__f_clk/Z (CLKBUF_X3)
   0.04    7.73 v clkbuf_leaf_210_clk/Z (CLKBUF_X3)
   0.01    7.74 ^ Data_Memory/_1179__43/ZN (INV_X1)
   0.00    7.74 ^ Data_Memory/DataMem[4][5]$_DFFE_NP_/CK (DFF_X2)
   0.00    7.74   clock reconvergence pessimism
  -0.03    7.71   library setup time
           7.71   data required time
---------------------------------------------------------
           7.71   data required time
          -2.91   data arrival time
---------------------------------------------------------
           4.80   slack (MET)



==========================================================================
finish report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: Register_File/R[0][15]$_DFFE_NP_
            (rising edge-triggered flip-flop clocked by core_clock')
Endpoint: Register_File/R[0][15]$_DFFE_NP_
          (rising edge-triggered flip-flop clocked by core_clock')
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   2.50    2.50   clock core_clock' (rise edge)
   0.00    2.50   clock source latency
   0.00    2.50 v clk (in)
   0.08    2.58 v clkbuf_0_clk/Z (CLKBUF_X3)
   0.06    2.64 v clkbuf_3_7_0_clk/Z (CLKBUF_X3)
   0.05    2.69 v clkbuf_5_31__f_clk/Z (CLKBUF_X3)
   0.04    2.74 v clkbuf_leaf_152_clk/Z (CLKBUF_X3)
   0.01    2.75 ^ Register_File/_4245__1114/ZN (INV_X1)
   0.00    2.75 ^ Register_File/R[0][15]$_DFFE_NP_/CK (DFF_X1)
   0.08    2.83 v Register_File/R[0][15]$_DFFE_NP_/Q (DFF_X1)
   0.03    2.86 v Register_File/_4252_/Z (CLKBUF_X1)
   0.00    2.86 v Register_File/R[0][15]$_DFFE_NP_/D (DFF_X1)
           2.86   data arrival time

   2.50    2.50   clock core_clock' (rise edge)
   0.00    2.50   clock source latency
   0.00    2.50 v clk (in)
   0.08    2.58 v clkbuf_0_clk/Z (CLKBUF_X3)
   0.06    2.64 v clkbuf_3_7_0_clk/Z (CLKBUF_X3)
   0.05    2.69 v clkbuf_5_31__f_clk/Z (CLKBUF_X3)
   0.04    2.74 v clkbuf_leaf_152_clk/Z (CLKBUF_X3)
   0.01    2.75 ^ Register_File/_4245__1114/ZN (INV_X1)
   0.00    2.75 ^ Register_File/R[0][15]$_DFFE_NP_/CK (DFF_X1)
   0.00    2.75   clock reconvergence pessimism
   0.00    2.75   library hold time
           2.75   data required time
---------------------------------------------------------
           2.75   data required time
          -2.86   data arrival time
---------------------------------------------------------
           0.11   slack (MET)



==========================================================================
finish critical path target clock latency max path
--------------------------------------------------------------------------
0

==========================================================================
finish critical path target clock latency min path
--------------------------------------------------------------------------
0

==========================================================================
finish critical path source clock latency min path
--------------------------------------------------------------------------
0

==========================================================================
finish critical path delay
--------------------------------------------------------------------------
0.5363

==========================================================================
finish critical path slack
--------------------------------------------------------------------------
4.3637

==========================================================================
finish slack div critical path delay
--------------------------------------------------------------------------
813.667723

==========================================================================
finish report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             0.00e+00   0.00e+00   8.94e-05   8.94e-05   3.6%
Combinational          1.54e-05   1.86e-05   1.73e-04   2.07e-04   8.2%
Clock                  1.05e-03   1.14e-03   2.69e-05   2.22e-03  88.2%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.07e-03   1.16e-03   2.90e-04   2.52e-03 100.0%
                          42.4%      46.0%      11.5%
