Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Fri Oct 18 03:45:36 2024
| Host         : DESKTOP-922FQ13 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file FourDigitLEDdriver_timing_summary_routed.rpt -pb FourDigitLEDdriver_timing_summary_routed.pb -rpx FourDigitLEDdriver_timing_summary_routed.rpx -warn_on_violation
| Design       : FourDigitLEDdriver
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    197.048        0.000                      0                   51        0.220        0.000                      0                   51        3.000        0.000                       0                    34  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)         Period(ns)      Frequency(MHz)
-----       ------------         ----------      --------------
sys_clk     {0.000 5.000}        10.000          100.000         
  feedback  {0.000 5.000}        10.000          100.000         
  new_clk   {0.000 100.000}      200.000         5.000           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk                                                                                                                                                         3.000        0.000                       0                     1  
  feedback                                                                                                                                                      8.751        0.000                       0                     2  
  new_clk         197.048        0.000                      0                   42        0.220        0.000                      0                   42       13.360        0.000                       0                    31  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  new_clk            new_clk                198.116        0.000                      0                    9        0.638        0.000                      0                    9  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  feedback
  To Clock:  feedback

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         feedback
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { MMCME2_BASE_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  new_clk
  To Clock:  new_clk

Setup :            0  Failing Endpoints,  Worst Slack      197.048ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.220ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             197.048ns  (required time - arrival time)
  Source:                 Debouncer_inst/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Debouncer_inst/button_debounced_reg/D
                            (rising edge-triggered cell FDRE clocked by new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             new_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (new_clk rise@200.000ns - new_clk rise@0.000ns)
  Data Path Delay:        2.867ns  (logic 1.016ns (35.432%)  route 1.851ns (64.568%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.138ns = ( 206.138 - 200.000 ) 
    Source Clock Delay      (SCD):    6.499ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock new_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    new_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  new_clk_BUFG_inst/O
                         net (fo=29, routed)          1.880     6.499    Debouncer_inst/CLK
    SLICE_X2Y170         FDRE                                         r  Debouncer_inst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y170         FDRE (Prop_fdre_C_Q)         0.518     7.017 r  Debouncer_inst/counter_reg[0]/Q
                         net (fo=6, routed)           1.254     8.271    Debouncer_inst/counter_reg__0[0]
    SLICE_X2Y170         LUT2 (Prop_lut2_I0_O)        0.150     8.421 r  Debouncer_inst/button_debounced_i_2/O
                         net (fo=1, routed)           0.597     9.018    Debouncer_inst/button_debounced_i_2_n_0
    SLICE_X2Y171         LUT6 (Prop_lut6_I2_O)        0.348     9.366 r  Debouncer_inst/button_debounced_i_1/O
                         net (fo=1, routed)           0.000     9.366    Debouncer_inst/button_debounced_i_1_n_0
    SLICE_X2Y171         FDRE                                         r  Debouncer_inst/button_debounced_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock new_clk rise edge)  200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162   202.573    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   202.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639   204.295    new_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   204.386 r  new_clk_BUFG_inst/O
                         net (fo=29, routed)          1.752   206.138    Debouncer_inst/CLK
    SLICE_X2Y171         FDRE                                         r  Debouncer_inst/button_debounced_reg/C
                         clock pessimism              0.336   206.475    
                         clock uncertainty           -0.138   206.337    
    SLICE_X2Y171         FDRE (Setup_fdre_C_D)        0.077   206.414    Debouncer_inst/button_debounced_reg
  -------------------------------------------------------------------
                         required time                        206.414    
                         arrival time                          -9.366    
  -------------------------------------------------------------------
                         slack                                197.048    

Slack (MET) :             197.206ns  (required time - arrival time)
  Source:                 Debouncer_inst_2/FF_wire_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Debouncer_inst_2/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             new_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (new_clk rise@200.000ns - new_clk rise@0.000ns)
  Data Path Delay:        1.979ns  (logic 0.605ns (30.577%)  route 1.374ns (69.423%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.137ns = ( 206.137 - 200.000 ) 
    Source Clock Delay      (SCD):    6.499ns
    Clock Pessimism Removal (CPR):    0.320ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock new_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    new_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  new_clk_BUFG_inst/O
                         net (fo=29, routed)          1.880     6.499    Debouncer_inst_2/CLK
    SLICE_X3Y170         FDRE                                         r  Debouncer_inst_2/FF_wire_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y170         FDRE (Prop_fdre_C_Q)         0.456     6.955 r  Debouncer_inst_2/FF_wire_reg[2]/Q
                         net (fo=2, routed)           0.871     7.826    Debouncer_inst_2/p_0_in_0
    SLICE_X3Y170         LUT2 (Prop_lut2_I0_O)        0.149     7.975 r  Debouncer_inst_2/counter[4]_i_1__0/O
                         net (fo=5, routed)           0.502     8.477    Debouncer_inst_2/counter[4]_i_1__0_n_0
    SLICE_X4Y171         FDRE                                         r  Debouncer_inst_2/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock new_clk rise edge)  200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162   202.573    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   202.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639   204.295    new_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   204.386 r  new_clk_BUFG_inst/O
                         net (fo=29, routed)          1.751   206.137    Debouncer_inst_2/CLK
    SLICE_X4Y171         FDRE                                         r  Debouncer_inst_2/counter_reg[0]/C
                         clock pessimism              0.320   206.458    
                         clock uncertainty           -0.138   206.320    
    SLICE_X4Y171         FDRE (Setup_fdre_C_R)       -0.637   205.683    Debouncer_inst_2/counter_reg[0]
  -------------------------------------------------------------------
                         required time                        205.683    
                         arrival time                          -8.477    
  -------------------------------------------------------------------
                         slack                                197.206    

Slack (MET) :             197.206ns  (required time - arrival time)
  Source:                 Debouncer_inst_2/FF_wire_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Debouncer_inst_2/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             new_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (new_clk rise@200.000ns - new_clk rise@0.000ns)
  Data Path Delay:        1.979ns  (logic 0.605ns (30.577%)  route 1.374ns (69.423%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.137ns = ( 206.137 - 200.000 ) 
    Source Clock Delay      (SCD):    6.499ns
    Clock Pessimism Removal (CPR):    0.320ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock new_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    new_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  new_clk_BUFG_inst/O
                         net (fo=29, routed)          1.880     6.499    Debouncer_inst_2/CLK
    SLICE_X3Y170         FDRE                                         r  Debouncer_inst_2/FF_wire_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y170         FDRE (Prop_fdre_C_Q)         0.456     6.955 r  Debouncer_inst_2/FF_wire_reg[2]/Q
                         net (fo=2, routed)           0.871     7.826    Debouncer_inst_2/p_0_in_0
    SLICE_X3Y170         LUT2 (Prop_lut2_I0_O)        0.149     7.975 r  Debouncer_inst_2/counter[4]_i_1__0/O
                         net (fo=5, routed)           0.502     8.477    Debouncer_inst_2/counter[4]_i_1__0_n_0
    SLICE_X4Y171         FDRE                                         r  Debouncer_inst_2/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock new_clk rise edge)  200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162   202.573    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   202.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639   204.295    new_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   204.386 r  new_clk_BUFG_inst/O
                         net (fo=29, routed)          1.751   206.137    Debouncer_inst_2/CLK
    SLICE_X4Y171         FDRE                                         r  Debouncer_inst_2/counter_reg[1]/C
                         clock pessimism              0.320   206.458    
                         clock uncertainty           -0.138   206.320    
    SLICE_X4Y171         FDRE (Setup_fdre_C_R)       -0.637   205.683    Debouncer_inst_2/counter_reg[1]
  -------------------------------------------------------------------
                         required time                        205.683    
                         arrival time                          -8.477    
  -------------------------------------------------------------------
                         slack                                197.206    

Slack (MET) :             197.206ns  (required time - arrival time)
  Source:                 Debouncer_inst_2/FF_wire_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Debouncer_inst_2/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             new_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (new_clk rise@200.000ns - new_clk rise@0.000ns)
  Data Path Delay:        1.979ns  (logic 0.605ns (30.577%)  route 1.374ns (69.423%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.137ns = ( 206.137 - 200.000 ) 
    Source Clock Delay      (SCD):    6.499ns
    Clock Pessimism Removal (CPR):    0.320ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock new_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    new_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  new_clk_BUFG_inst/O
                         net (fo=29, routed)          1.880     6.499    Debouncer_inst_2/CLK
    SLICE_X3Y170         FDRE                                         r  Debouncer_inst_2/FF_wire_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y170         FDRE (Prop_fdre_C_Q)         0.456     6.955 r  Debouncer_inst_2/FF_wire_reg[2]/Q
                         net (fo=2, routed)           0.871     7.826    Debouncer_inst_2/p_0_in_0
    SLICE_X3Y170         LUT2 (Prop_lut2_I0_O)        0.149     7.975 r  Debouncer_inst_2/counter[4]_i_1__0/O
                         net (fo=5, routed)           0.502     8.477    Debouncer_inst_2/counter[4]_i_1__0_n_0
    SLICE_X4Y171         FDRE                                         r  Debouncer_inst_2/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock new_clk rise edge)  200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162   202.573    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   202.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639   204.295    new_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   204.386 r  new_clk_BUFG_inst/O
                         net (fo=29, routed)          1.751   206.137    Debouncer_inst_2/CLK
    SLICE_X4Y171         FDRE                                         r  Debouncer_inst_2/counter_reg[2]/C
                         clock pessimism              0.320   206.458    
                         clock uncertainty           -0.138   206.320    
    SLICE_X4Y171         FDRE (Setup_fdre_C_R)       -0.637   205.683    Debouncer_inst_2/counter_reg[2]
  -------------------------------------------------------------------
                         required time                        205.683    
                         arrival time                          -8.477    
  -------------------------------------------------------------------
                         slack                                197.206    

Slack (MET) :             197.217ns  (required time - arrival time)
  Source:                 Debouncer_inst/FF_wire_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Debouncer_inst/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             new_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (new_clk rise@200.000ns - new_clk rise@0.000ns)
  Data Path Delay:        2.097ns  (logic 0.580ns (27.665%)  route 1.517ns (72.335%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.139ns = ( 206.139 - 200.000 ) 
    Source Clock Delay      (SCD):    6.501ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock new_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    new_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  new_clk_BUFG_inst/O
                         net (fo=29, routed)          1.882     6.501    Debouncer_inst/CLK
    SLICE_X3Y168         FDRE                                         r  Debouncer_inst/FF_wire_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y168         FDRE (Prop_fdre_C_Q)         0.456     6.957 r  Debouncer_inst/FF_wire_reg[1]/Q
                         net (fo=2, routed)           1.129     8.086    Debouncer_inst/p_1_in
    SLICE_X3Y170         LUT2 (Prop_lut2_I1_O)        0.124     8.210 r  Debouncer_inst/counter[4]_i_1/O
                         net (fo=5, routed)           0.387     8.597    Debouncer_inst/counter[4]_i_1_n_0
    SLICE_X2Y170         FDRE                                         r  Debouncer_inst/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock new_clk rise edge)  200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162   202.573    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   202.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639   204.295    new_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   204.386 r  new_clk_BUFG_inst/O
                         net (fo=29, routed)          1.753   206.139    Debouncer_inst/CLK
    SLICE_X2Y170         FDRE                                         r  Debouncer_inst/counter_reg[0]/C
                         clock pessimism              0.336   206.476    
                         clock uncertainty           -0.138   206.338    
    SLICE_X2Y170         FDRE (Setup_fdre_C_R)       -0.524   205.814    Debouncer_inst/counter_reg[0]
  -------------------------------------------------------------------
                         required time                        205.814    
                         arrival time                          -8.597    
  -------------------------------------------------------------------
                         slack                                197.217    

Slack (MET) :             197.217ns  (required time - arrival time)
  Source:                 Debouncer_inst/FF_wire_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Debouncer_inst/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             new_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (new_clk rise@200.000ns - new_clk rise@0.000ns)
  Data Path Delay:        2.097ns  (logic 0.580ns (27.665%)  route 1.517ns (72.335%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.139ns = ( 206.139 - 200.000 ) 
    Source Clock Delay      (SCD):    6.501ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock new_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    new_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  new_clk_BUFG_inst/O
                         net (fo=29, routed)          1.882     6.501    Debouncer_inst/CLK
    SLICE_X3Y168         FDRE                                         r  Debouncer_inst/FF_wire_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y168         FDRE (Prop_fdre_C_Q)         0.456     6.957 r  Debouncer_inst/FF_wire_reg[1]/Q
                         net (fo=2, routed)           1.129     8.086    Debouncer_inst/p_1_in
    SLICE_X3Y170         LUT2 (Prop_lut2_I1_O)        0.124     8.210 r  Debouncer_inst/counter[4]_i_1/O
                         net (fo=5, routed)           0.387     8.597    Debouncer_inst/counter[4]_i_1_n_0
    SLICE_X2Y170         FDRE                                         r  Debouncer_inst/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock new_clk rise edge)  200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162   202.573    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   202.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639   204.295    new_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   204.386 r  new_clk_BUFG_inst/O
                         net (fo=29, routed)          1.753   206.139    Debouncer_inst/CLK
    SLICE_X2Y170         FDRE                                         r  Debouncer_inst/counter_reg[1]/C
                         clock pessimism              0.336   206.476    
                         clock uncertainty           -0.138   206.338    
    SLICE_X2Y170         FDRE (Setup_fdre_C_R)       -0.524   205.814    Debouncer_inst/counter_reg[1]
  -------------------------------------------------------------------
                         required time                        205.814    
                         arrival time                          -8.597    
  -------------------------------------------------------------------
                         slack                                197.217    

Slack (MET) :             197.217ns  (required time - arrival time)
  Source:                 Debouncer_inst/FF_wire_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Debouncer_inst/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             new_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (new_clk rise@200.000ns - new_clk rise@0.000ns)
  Data Path Delay:        2.097ns  (logic 0.580ns (27.665%)  route 1.517ns (72.335%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.139ns = ( 206.139 - 200.000 ) 
    Source Clock Delay      (SCD):    6.501ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock new_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    new_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  new_clk_BUFG_inst/O
                         net (fo=29, routed)          1.882     6.501    Debouncer_inst/CLK
    SLICE_X3Y168         FDRE                                         r  Debouncer_inst/FF_wire_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y168         FDRE (Prop_fdre_C_Q)         0.456     6.957 r  Debouncer_inst/FF_wire_reg[1]/Q
                         net (fo=2, routed)           1.129     8.086    Debouncer_inst/p_1_in
    SLICE_X3Y170         LUT2 (Prop_lut2_I1_O)        0.124     8.210 r  Debouncer_inst/counter[4]_i_1/O
                         net (fo=5, routed)           0.387     8.597    Debouncer_inst/counter[4]_i_1_n_0
    SLICE_X2Y170         FDRE                                         r  Debouncer_inst/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock new_clk rise edge)  200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162   202.573    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   202.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639   204.295    new_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   204.386 r  new_clk_BUFG_inst/O
                         net (fo=29, routed)          1.753   206.139    Debouncer_inst/CLK
    SLICE_X2Y170         FDRE                                         r  Debouncer_inst/counter_reg[2]/C
                         clock pessimism              0.336   206.476    
                         clock uncertainty           -0.138   206.338    
    SLICE_X2Y170         FDRE (Setup_fdre_C_R)       -0.524   205.814    Debouncer_inst/counter_reg[2]
  -------------------------------------------------------------------
                         required time                        205.814    
                         arrival time                          -8.597    
  -------------------------------------------------------------------
                         slack                                197.217    

Slack (MET) :             197.217ns  (required time - arrival time)
  Source:                 Debouncer_inst/FF_wire_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Debouncer_inst/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             new_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (new_clk rise@200.000ns - new_clk rise@0.000ns)
  Data Path Delay:        2.097ns  (logic 0.580ns (27.665%)  route 1.517ns (72.335%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.139ns = ( 206.139 - 200.000 ) 
    Source Clock Delay      (SCD):    6.501ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock new_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    new_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  new_clk_BUFG_inst/O
                         net (fo=29, routed)          1.882     6.501    Debouncer_inst/CLK
    SLICE_X3Y168         FDRE                                         r  Debouncer_inst/FF_wire_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y168         FDRE (Prop_fdre_C_Q)         0.456     6.957 r  Debouncer_inst/FF_wire_reg[1]/Q
                         net (fo=2, routed)           1.129     8.086    Debouncer_inst/p_1_in
    SLICE_X3Y170         LUT2 (Prop_lut2_I1_O)        0.124     8.210 r  Debouncer_inst/counter[4]_i_1/O
                         net (fo=5, routed)           0.387     8.597    Debouncer_inst/counter[4]_i_1_n_0
    SLICE_X2Y170         FDRE                                         r  Debouncer_inst/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock new_clk rise edge)  200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162   202.573    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   202.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639   204.295    new_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   204.386 r  new_clk_BUFG_inst/O
                         net (fo=29, routed)          1.753   206.139    Debouncer_inst/CLK
    SLICE_X2Y170         FDRE                                         r  Debouncer_inst/counter_reg[3]/C
                         clock pessimism              0.336   206.476    
                         clock uncertainty           -0.138   206.338    
    SLICE_X2Y170         FDRE (Setup_fdre_C_R)       -0.524   205.814    Debouncer_inst/counter_reg[3]
  -------------------------------------------------------------------
                         required time                        205.814    
                         arrival time                          -8.597    
  -------------------------------------------------------------------
                         slack                                197.217    

Slack (MET) :             197.217ns  (required time - arrival time)
  Source:                 Debouncer_inst/FF_wire_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Debouncer_inst/counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             new_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (new_clk rise@200.000ns - new_clk rise@0.000ns)
  Data Path Delay:        2.097ns  (logic 0.580ns (27.665%)  route 1.517ns (72.335%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.139ns = ( 206.139 - 200.000 ) 
    Source Clock Delay      (SCD):    6.501ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock new_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    new_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  new_clk_BUFG_inst/O
                         net (fo=29, routed)          1.882     6.501    Debouncer_inst/CLK
    SLICE_X3Y168         FDRE                                         r  Debouncer_inst/FF_wire_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y168         FDRE (Prop_fdre_C_Q)         0.456     6.957 r  Debouncer_inst/FF_wire_reg[1]/Q
                         net (fo=2, routed)           1.129     8.086    Debouncer_inst/p_1_in
    SLICE_X3Y170         LUT2 (Prop_lut2_I1_O)        0.124     8.210 r  Debouncer_inst/counter[4]_i_1/O
                         net (fo=5, routed)           0.387     8.597    Debouncer_inst/counter[4]_i_1_n_0
    SLICE_X2Y170         FDRE                                         r  Debouncer_inst/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock new_clk rise edge)  200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162   202.573    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   202.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639   204.295    new_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   204.386 r  new_clk_BUFG_inst/O
                         net (fo=29, routed)          1.753   206.139    Debouncer_inst/CLK
    SLICE_X2Y170         FDRE                                         r  Debouncer_inst/counter_reg[4]/C
                         clock pessimism              0.336   206.476    
                         clock uncertainty           -0.138   206.338    
    SLICE_X2Y170         FDRE (Setup_fdre_C_R)       -0.524   205.814    Debouncer_inst/counter_reg[4]
  -------------------------------------------------------------------
                         required time                        205.814    
                         arrival time                          -8.597    
  -------------------------------------------------------------------
                         slack                                197.217    

Slack (MET) :             197.345ns  (required time - arrival time)
  Source:                 Debouncer_inst_2/FF_wire_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Debouncer_inst_2/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             new_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (new_clk rise@200.000ns - new_clk rise@0.000ns)
  Data Path Delay:        1.840ns  (logic 0.605ns (32.876%)  route 1.235ns (67.124%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.138ns = ( 206.138 - 200.000 ) 
    Source Clock Delay      (SCD):    6.499ns
    Clock Pessimism Removal (CPR):    0.320ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock new_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    new_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  new_clk_BUFG_inst/O
                         net (fo=29, routed)          1.880     6.499    Debouncer_inst_2/CLK
    SLICE_X3Y170         FDRE                                         r  Debouncer_inst_2/FF_wire_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y170         FDRE (Prop_fdre_C_Q)         0.456     6.955 r  Debouncer_inst_2/FF_wire_reg[2]/Q
                         net (fo=2, routed)           0.871     7.826    Debouncer_inst_2/p_0_in_0
    SLICE_X3Y170         LUT2 (Prop_lut2_I0_O)        0.149     7.975 r  Debouncer_inst_2/counter[4]_i_1__0/O
                         net (fo=5, routed)           0.364     8.339    Debouncer_inst_2/counter[4]_i_1__0_n_0
    SLICE_X4Y170         FDRE                                         r  Debouncer_inst_2/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock new_clk rise edge)  200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162   202.573    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   202.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639   204.295    new_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   204.386 r  new_clk_BUFG_inst/O
                         net (fo=29, routed)          1.752   206.138    Debouncer_inst_2/CLK
    SLICE_X4Y170         FDRE                                         r  Debouncer_inst_2/counter_reg[3]/C
                         clock pessimism              0.320   206.459    
                         clock uncertainty           -0.138   206.321    
    SLICE_X4Y170         FDRE (Setup_fdre_C_R)       -0.637   205.684    Debouncer_inst_2/counter_reg[3]
  -------------------------------------------------------------------
                         required time                        205.684    
                         arrival time                          -8.339    
  -------------------------------------------------------------------
                         slack                                197.345    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 Debouncer_inst/FF_wire_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Debouncer_inst/FF_wire_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             new_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (new_clk rise@0.000ns - new_clk rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.141ns (45.946%)  route 0.166ns (54.054%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.489ns
    Source Clock Delay      (SCD):    1.938ns
    Clock Pessimism Removal (CPR):    0.539ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock new_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    new_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  new_clk_BUFG_inst/O
                         net (fo=29, routed)          0.673     1.938    Debouncer_inst/CLK
    SLICE_X3Y168         FDRE                                         r  Debouncer_inst/FF_wire_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y168         FDRE (Prop_fdre_C_Q)         0.141     2.079 r  Debouncer_inst/FF_wire_reg[1]/Q
                         net (fo=2, routed)           0.166     2.245    Debouncer_inst/p_1_in
    SLICE_X3Y170         FDRE                                         r  Debouncer_inst/FF_wire_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock new_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    new_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  new_clk_BUFG_inst/O
                         net (fo=29, routed)          0.946     2.489    Debouncer_inst/CLK
    SLICE_X3Y170         FDRE                                         r  Debouncer_inst/FF_wire_reg[2]/C
                         clock pessimism             -0.539     1.950    
    SLICE_X3Y170         FDRE (Hold_fdre_C_D)         0.075     2.025    Debouncer_inst/FF_wire_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.025    
                         arrival time                           2.245    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 Debouncer_inst/FF_wire_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Debouncer_inst/button_debounced_reg/D
                            (rising edge-triggered cell FDRE clocked by new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             new_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (new_clk rise@0.000ns - new_clk rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.227ns (63.551%)  route 0.130ns (36.449%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.488ns
    Source Clock Delay      (SCD):    1.936ns
    Clock Pessimism Removal (CPR):    0.539ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock new_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    new_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  new_clk_BUFG_inst/O
                         net (fo=29, routed)          0.671     1.936    Debouncer_inst/CLK
    SLICE_X3Y170         FDRE                                         r  Debouncer_inst/FF_wire_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y170         FDRE (Prop_fdre_C_Q)         0.128     2.064 r  Debouncer_inst/FF_wire_reg[2]/Q
                         net (fo=2, routed)           0.130     2.194    Debouncer_inst/p_0_in_0
    SLICE_X2Y171         LUT6 (Prop_lut6_I0_O)        0.099     2.293 r  Debouncer_inst/button_debounced_i_1/O
                         net (fo=1, routed)           0.000     2.293    Debouncer_inst/button_debounced_i_1_n_0
    SLICE_X2Y171         FDRE                                         r  Debouncer_inst/button_debounced_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock new_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    new_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  new_clk_BUFG_inst/O
                         net (fo=29, routed)          0.945     2.488    Debouncer_inst/CLK
    SLICE_X2Y171         FDRE                                         r  Debouncer_inst/button_debounced_reg/C
                         clock pessimism             -0.539     1.949    
    SLICE_X2Y171         FDRE (Hold_fdre_C_D)         0.120     2.069    Debouncer_inst/button_debounced_reg
  -------------------------------------------------------------------
                         required time                         -2.069    
                         arrival time                           2.293    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 Debouncer_inst_2/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Debouncer_inst_2/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             new_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (new_clk rise@0.000ns - new_clk rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.189ns (53.143%)  route 0.167ns (46.857%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.488ns
    Source Clock Delay      (SCD):    1.934ns
    Clock Pessimism Removal (CPR):    0.539ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock new_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    new_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  new_clk_BUFG_inst/O
                         net (fo=29, routed)          0.669     1.934    Debouncer_inst_2/CLK
    SLICE_X4Y171         FDRE                                         r  Debouncer_inst_2/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y171         FDRE (Prop_fdre_C_Q)         0.141     2.075 r  Debouncer_inst_2/counter_reg[0]/Q
                         net (fo=6, routed)           0.167     2.241    Debouncer_inst_2/counter_reg__0[0]
    SLICE_X4Y170         LUT5 (Prop_lut5_I3_O)        0.048     2.289 r  Debouncer_inst_2/counter[4]_i_2__0/O
                         net (fo=1, routed)           0.000     2.289    Debouncer_inst_2/p_0_in[4]
    SLICE_X4Y170         FDRE                                         r  Debouncer_inst_2/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock new_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    new_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  new_clk_BUFG_inst/O
                         net (fo=29, routed)          0.945     2.488    Debouncer_inst_2/CLK
    SLICE_X4Y170         FDRE                                         r  Debouncer_inst_2/counter_reg[4]/C
                         clock pessimism             -0.539     1.949    
    SLICE_X4Y170         FDRE (Hold_fdre_C_D)         0.107     2.056    Debouncer_inst_2/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.056    
                         arrival time                           2.289    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 Incrementer_inst/FF_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Incrementer_inst/FF_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             new_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (new_clk rise@0.000ns - new_clk rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.141ns (43.155%)  route 0.186ns (56.845%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.487ns
    Source Clock Delay      (SCD):    1.936ns
    Clock Pessimism Removal (CPR):    0.539ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock new_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    new_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  new_clk_BUFG_inst/O
                         net (fo=29, routed)          0.671     1.936    Incrementer_inst/CLK
    SLICE_X3Y170         FDRE                                         r  Incrementer_inst/FF_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y170         FDRE (Prop_fdre_C_Q)         0.141     2.077 r  Incrementer_inst/FF_reg[0]/Q
                         net (fo=2, routed)           0.186     2.263    Incrementer_inst/p_0_in[1]
    SLICE_X3Y172         FDRE                                         r  Incrementer_inst/FF_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock new_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    new_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  new_clk_BUFG_inst/O
                         net (fo=29, routed)          0.944     2.487    Incrementer_inst/CLK
    SLICE_X3Y172         FDRE                                         r  Incrementer_inst/FF_reg[1]/C
                         clock pessimism             -0.539     1.948    
    SLICE_X3Y172         FDRE (Hold_fdre_C_D)         0.070     2.018    Incrementer_inst/FF_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.018    
                         arrival time                           2.263    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 Debouncer_inst/FF_wire_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Debouncer_inst/FF_wire_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             new_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (new_clk rise@0.000ns - new_clk rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.298%)  route 0.170ns (54.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.491ns
    Source Clock Delay      (SCD):    1.938ns
    Clock Pessimism Removal (CPR):    0.553ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock new_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    new_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  new_clk_BUFG_inst/O
                         net (fo=29, routed)          0.673     1.938    Debouncer_inst/CLK
    SLICE_X3Y168         FDRE                                         r  Debouncer_inst/FF_wire_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y168         FDRE (Prop_fdre_C_Q)         0.141     2.079 r  Debouncer_inst/FF_wire_reg[0]/Q
                         net (fo=1, routed)           0.170     2.249    Debouncer_inst/p_0_in__0[1]
    SLICE_X3Y168         FDRE                                         r  Debouncer_inst/FF_wire_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock new_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    new_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  new_clk_BUFG_inst/O
                         net (fo=29, routed)          0.948     2.491    Debouncer_inst/CLK
    SLICE_X3Y168         FDRE                                         r  Debouncer_inst/FF_wire_reg[1]/C
                         clock pessimism             -0.553     1.938    
    SLICE_X3Y168         FDRE (Hold_fdre_C_D)         0.066     2.004    Debouncer_inst/FF_wire_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.004    
                         arrival time                           2.249    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 Debouncer_inst/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Debouncer_inst/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             new_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (new_clk rise@0.000ns - new_clk rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.213ns (56.602%)  route 0.163ns (43.398%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.489ns
    Source Clock Delay      (SCD):    1.936ns
    Clock Pessimism Removal (CPR):    0.553ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock new_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    new_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  new_clk_BUFG_inst/O
                         net (fo=29, routed)          0.671     1.936    Debouncer_inst/CLK
    SLICE_X2Y170         FDRE                                         r  Debouncer_inst/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y170         FDRE (Prop_fdre_C_Q)         0.164     2.100 r  Debouncer_inst/counter_reg[2]/Q
                         net (fo=4, routed)           0.163     2.263    Debouncer_inst/counter_reg__0[2]
    SLICE_X2Y170         LUT5 (Prop_lut5_I1_O)        0.049     2.312 r  Debouncer_inst/counter[4]_i_2/O
                         net (fo=1, routed)           0.000     2.312    Debouncer_inst/p_0_in[4]
    SLICE_X2Y170         FDRE                                         r  Debouncer_inst/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock new_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    new_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  new_clk_BUFG_inst/O
                         net (fo=29, routed)          0.946     2.489    Debouncer_inst/CLK
    SLICE_X2Y170         FDRE                                         r  Debouncer_inst/counter_reg[4]/C
                         clock pessimism             -0.553     1.936    
    SLICE_X2Y170         FDRE (Hold_fdre_C_D)         0.131     2.067    Debouncer_inst/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.067    
                         arrival time                           2.312    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 Debouncer_inst_2/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Debouncer_inst_2/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             new_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (new_clk rise@0.000ns - new_clk rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.744%)  route 0.167ns (47.256%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.488ns
    Source Clock Delay      (SCD):    1.934ns
    Clock Pessimism Removal (CPR):    0.539ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock new_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    new_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  new_clk_BUFG_inst/O
                         net (fo=29, routed)          0.669     1.934    Debouncer_inst_2/CLK
    SLICE_X4Y171         FDRE                                         r  Debouncer_inst_2/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y171         FDRE (Prop_fdre_C_Q)         0.141     2.075 r  Debouncer_inst_2/counter_reg[0]/Q
                         net (fo=6, routed)           0.167     2.241    Debouncer_inst_2/counter_reg__0[0]
    SLICE_X4Y170         LUT4 (Prop_lut4_I1_O)        0.045     2.286 r  Debouncer_inst_2/counter[3]_i_1__1/O
                         net (fo=1, routed)           0.000     2.286    Debouncer_inst_2/p_0_in[3]
    SLICE_X4Y170         FDRE                                         r  Debouncer_inst_2/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock new_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    new_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  new_clk_BUFG_inst/O
                         net (fo=29, routed)          0.945     2.488    Debouncer_inst_2/CLK
    SLICE_X4Y170         FDRE                                         r  Debouncer_inst_2/counter_reg[3]/C
                         clock pessimism             -0.539     1.949    
    SLICE_X4Y170         FDRE (Hold_fdre_C_D)         0.091     2.040    Debouncer_inst_2/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.040    
                         arrival time                           2.286    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 Debouncer_inst_2/FF_wire_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Debouncer_inst_2/FF_wire_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             new_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (new_clk rise@0.000ns - new_clk rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.141ns (43.155%)  route 0.186ns (56.845%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.489ns
    Source Clock Delay      (SCD):    1.938ns
    Clock Pessimism Removal (CPR):    0.539ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock new_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    new_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  new_clk_BUFG_inst/O
                         net (fo=29, routed)          0.673     1.938    Debouncer_inst_2/CLK
    SLICE_X3Y168         FDRE                                         r  Debouncer_inst_2/FF_wire_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y168         FDRE (Prop_fdre_C_Q)         0.141     2.079 r  Debouncer_inst_2/FF_wire_reg[1]/Q
                         net (fo=2, routed)           0.186     2.265    Debouncer_inst_2/p_1_in
    SLICE_X3Y170         FDRE                                         r  Debouncer_inst_2/FF_wire_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock new_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    new_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  new_clk_BUFG_inst/O
                         net (fo=29, routed)          0.946     2.489    Debouncer_inst_2/CLK
    SLICE_X3Y170         FDRE                                         r  Debouncer_inst_2/FF_wire_reg[2]/C
                         clock pessimism             -0.539     1.950    
    SLICE_X3Y170         FDRE (Hold_fdre_C_D)         0.066     2.016    Debouncer_inst_2/FF_wire_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.016    
                         arrival time                           2.265    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 Debouncer_inst/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Debouncer_inst/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             new_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (new_clk rise@0.000ns - new_clk rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.207ns (54.155%)  route 0.175ns (45.845%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.489ns
    Source Clock Delay      (SCD):    1.936ns
    Clock Pessimism Removal (CPR):    0.553ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock new_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    new_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  new_clk_BUFG_inst/O
                         net (fo=29, routed)          0.671     1.936    Debouncer_inst/CLK
    SLICE_X2Y170         FDRE                                         r  Debouncer_inst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y170         FDRE (Prop_fdre_C_Q)         0.164     2.100 r  Debouncer_inst/counter_reg[0]/Q
                         net (fo=6, routed)           0.175     2.275    Debouncer_inst/counter_reg__0[0]
    SLICE_X2Y170         LUT2 (Prop_lut2_I1_O)        0.043     2.318 r  Debouncer_inst/counter[1]_i_1__0/O
                         net (fo=1, routed)           0.000     2.318    Debouncer_inst/p_0_in[1]
    SLICE_X2Y170         FDRE                                         r  Debouncer_inst/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock new_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    new_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  new_clk_BUFG_inst/O
                         net (fo=29, routed)          0.946     2.489    Debouncer_inst/CLK
    SLICE_X2Y170         FDRE                                         r  Debouncer_inst/counter_reg[1]/C
                         clock pessimism             -0.553     1.936    
    SLICE_X2Y170         FDRE (Hold_fdre_C_D)         0.131     2.067    Debouncer_inst/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.067    
                         arrival time                           2.318    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 Debouncer_inst/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Debouncer_inst/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             new_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (new_clk rise@0.000ns - new_clk rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.209ns (56.135%)  route 0.163ns (43.865%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.489ns
    Source Clock Delay      (SCD):    1.936ns
    Clock Pessimism Removal (CPR):    0.553ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock new_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    new_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  new_clk_BUFG_inst/O
                         net (fo=29, routed)          0.671     1.936    Debouncer_inst/CLK
    SLICE_X2Y170         FDRE                                         r  Debouncer_inst/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y170         FDRE (Prop_fdre_C_Q)         0.164     2.100 r  Debouncer_inst/counter_reg[2]/Q
                         net (fo=4, routed)           0.163     2.263    Debouncer_inst/counter_reg__0[2]
    SLICE_X2Y170         LUT4 (Prop_lut4_I3_O)        0.045     2.308 r  Debouncer_inst/counter[3]_i_1/O
                         net (fo=1, routed)           0.000     2.308    Debouncer_inst/p_0_in[3]
    SLICE_X2Y170         FDRE                                         r  Debouncer_inst/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock new_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    new_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  new_clk_BUFG_inst/O
                         net (fo=29, routed)          0.946     2.489    Debouncer_inst/CLK
    SLICE_X2Y170         FDRE                                         r  Debouncer_inst/counter_reg[3]/C
                         clock pessimism             -0.553     1.936    
    SLICE_X2Y170         FDRE (Hold_fdre_C_D)         0.121     2.057    Debouncer_inst/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.057    
                         arrival time                           2.308    
  -------------------------------------------------------------------
                         slack                                  0.251    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         new_clk
Waveform(ns):       { 0.000 100.000 }
Period(ns):         200.000
Sources:            { MMCME2_BASE_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         200.000     197.845    BUFGCTRL_X0Y16   new_clk_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         200.000     198.751    MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X0Y170     ConstCounter_inst/counter_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X0Y170     ConstCounter_inst/counter_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X0Y170     ConstCounter_inst/counter_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         200.000     199.000    SLICE_X0Y170     ConstCounter_inst/counter_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X3Y168     Debouncer_inst/FF_wire_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X3Y168     Debouncer_inst/FF_wire_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X3Y170     Debouncer_inst/FF_wire_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X2Y171     Debouncer_inst/button_debounced_reg/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       200.000     13.360     MMCME2_ADV_X1Y2  MMCME2_BASE_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X0Y170     ConstCounter_inst/counter_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X0Y170     ConstCounter_inst/counter_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X0Y170     ConstCounter_inst/counter_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         100.000     99.500     SLICE_X0Y170     ConstCounter_inst/counter_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X3Y168     Debouncer_inst/FF_wire_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X3Y168     Debouncer_inst/FF_wire_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X3Y170     Debouncer_inst/FF_wire_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X2Y171     Debouncer_inst/button_debounced_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X2Y170     Debouncer_inst/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X2Y170     Debouncer_inst/counter_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X3Y168     Debouncer_inst/FF_wire_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X3Y168     Debouncer_inst/FF_wire_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X2Y171     Debouncer_inst/button_debounced_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X3Y168     Debouncer_inst_2/FF_wire_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X3Y168     Debouncer_inst_2/FF_wire_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X4Y171     Debouncer_inst_2/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X4Y171     Debouncer_inst_2/counter_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X4Y171     Debouncer_inst_2/counter_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X4Y170     Debouncer_inst_2/counter_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X4Y170     Debouncer_inst_2/counter_reg[4]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  new_clk
  To Clock:  new_clk

Setup :            0  Failing Endpoints,  Worst Slack      198.116ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.638ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             198.116ns  (required time - arrival time)
  Source:                 Debouncer_inst/button_debounced_reg/C
                            (rising edge-triggered cell FDRE clocked by new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            ConstCounter_inst/counter_reg[0]/CLR
                            (recovery check against rising-edge clock new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            200.000ns  (new_clk rise@200.000ns - new_clk rise@0.000ns)
  Data Path Delay:        1.319ns  (logic 0.518ns (39.262%)  route 0.801ns (60.738%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.139ns = ( 206.139 - 200.000 ) 
    Source Clock Delay      (SCD):    6.498ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock new_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    new_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  new_clk_BUFG_inst/O
                         net (fo=29, routed)          1.879     6.498    Debouncer_inst/CLK
    SLICE_X2Y171         FDRE                                         r  Debouncer_inst/button_debounced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y171         FDRE (Prop_fdre_C_Q)         0.518     7.016 f  Debouncer_inst/button_debounced_reg/Q
                         net (fo=10, routed)          0.801     7.817    ConstCounter_inst/AR[0]
    SLICE_X0Y170         FDCE                                         f  ConstCounter_inst/counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock new_clk rise edge)  200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162   202.573    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   202.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639   204.295    new_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   204.386 r  new_clk_BUFG_inst/O
                         net (fo=29, routed)          1.753   206.139    ConstCounter_inst/CLK
    SLICE_X0Y170         FDCE                                         r  ConstCounter_inst/counter_reg[0]/C
                         clock pessimism              0.336   206.476    
                         clock uncertainty           -0.138   206.338    
    SLICE_X0Y170         FDCE (Recov_fdce_C_CLR)     -0.405   205.933    ConstCounter_inst/counter_reg[0]
  -------------------------------------------------------------------
                         required time                        205.933    
                         arrival time                          -7.817    
  -------------------------------------------------------------------
                         slack                                198.116    

Slack (MET) :             198.116ns  (required time - arrival time)
  Source:                 Debouncer_inst/button_debounced_reg/C
                            (rising edge-triggered cell FDRE clocked by new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            ConstCounter_inst/counter_reg[1]/CLR
                            (recovery check against rising-edge clock new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            200.000ns  (new_clk rise@200.000ns - new_clk rise@0.000ns)
  Data Path Delay:        1.319ns  (logic 0.518ns (39.262%)  route 0.801ns (60.738%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.139ns = ( 206.139 - 200.000 ) 
    Source Clock Delay      (SCD):    6.498ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock new_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    new_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  new_clk_BUFG_inst/O
                         net (fo=29, routed)          1.879     6.498    Debouncer_inst/CLK
    SLICE_X2Y171         FDRE                                         r  Debouncer_inst/button_debounced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y171         FDRE (Prop_fdre_C_Q)         0.518     7.016 f  Debouncer_inst/button_debounced_reg/Q
                         net (fo=10, routed)          0.801     7.817    ConstCounter_inst/AR[0]
    SLICE_X0Y170         FDCE                                         f  ConstCounter_inst/counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock new_clk rise edge)  200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162   202.573    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   202.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639   204.295    new_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   204.386 r  new_clk_BUFG_inst/O
                         net (fo=29, routed)          1.753   206.139    ConstCounter_inst/CLK
    SLICE_X0Y170         FDCE                                         r  ConstCounter_inst/counter_reg[1]/C
                         clock pessimism              0.336   206.476    
                         clock uncertainty           -0.138   206.338    
    SLICE_X0Y170         FDCE (Recov_fdce_C_CLR)     -0.405   205.933    ConstCounter_inst/counter_reg[1]
  -------------------------------------------------------------------
                         required time                        205.933    
                         arrival time                          -7.817    
  -------------------------------------------------------------------
                         slack                                198.116    

Slack (MET) :             198.116ns  (required time - arrival time)
  Source:                 Debouncer_inst/button_debounced_reg/C
                            (rising edge-triggered cell FDRE clocked by new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            ConstCounter_inst/counter_reg[2]/CLR
                            (recovery check against rising-edge clock new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            200.000ns  (new_clk rise@200.000ns - new_clk rise@0.000ns)
  Data Path Delay:        1.319ns  (logic 0.518ns (39.262%)  route 0.801ns (60.738%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.139ns = ( 206.139 - 200.000 ) 
    Source Clock Delay      (SCD):    6.498ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock new_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    new_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  new_clk_BUFG_inst/O
                         net (fo=29, routed)          1.879     6.498    Debouncer_inst/CLK
    SLICE_X2Y171         FDRE                                         r  Debouncer_inst/button_debounced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y171         FDRE (Prop_fdre_C_Q)         0.518     7.016 f  Debouncer_inst/button_debounced_reg/Q
                         net (fo=10, routed)          0.801     7.817    ConstCounter_inst/AR[0]
    SLICE_X0Y170         FDCE                                         f  ConstCounter_inst/counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock new_clk rise edge)  200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162   202.573    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   202.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639   204.295    new_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   204.386 r  new_clk_BUFG_inst/O
                         net (fo=29, routed)          1.753   206.139    ConstCounter_inst/CLK
    SLICE_X0Y170         FDCE                                         r  ConstCounter_inst/counter_reg[2]/C
                         clock pessimism              0.336   206.476    
                         clock uncertainty           -0.138   206.338    
    SLICE_X0Y170         FDCE (Recov_fdce_C_CLR)     -0.405   205.933    ConstCounter_inst/counter_reg[2]
  -------------------------------------------------------------------
                         required time                        205.933    
                         arrival time                          -7.817    
  -------------------------------------------------------------------
                         slack                                198.116    

Slack (MET) :             198.116ns  (required time - arrival time)
  Source:                 Debouncer_inst/button_debounced_reg/C
                            (rising edge-triggered cell FDRE clocked by new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            ConstCounter_inst/counter_reg[3]/CLR
                            (recovery check against rising-edge clock new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            200.000ns  (new_clk rise@200.000ns - new_clk rise@0.000ns)
  Data Path Delay:        1.319ns  (logic 0.518ns (39.262%)  route 0.801ns (60.738%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.139ns = ( 206.139 - 200.000 ) 
    Source Clock Delay      (SCD):    6.498ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock new_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    new_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  new_clk_BUFG_inst/O
                         net (fo=29, routed)          1.879     6.498    Debouncer_inst/CLK
    SLICE_X2Y171         FDRE                                         r  Debouncer_inst/button_debounced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y171         FDRE (Prop_fdre_C_Q)         0.518     7.016 f  Debouncer_inst/button_debounced_reg/Q
                         net (fo=10, routed)          0.801     7.817    ConstCounter_inst/AR[0]
    SLICE_X0Y170         FDCE                                         f  ConstCounter_inst/counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock new_clk rise edge)  200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162   202.573    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   202.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639   204.295    new_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   204.386 r  new_clk_BUFG_inst/O
                         net (fo=29, routed)          1.753   206.139    ConstCounter_inst/CLK
    SLICE_X0Y170         FDCE                                         r  ConstCounter_inst/counter_reg[3]/C
                         clock pessimism              0.336   206.476    
                         clock uncertainty           -0.138   206.338    
    SLICE_X0Y170         FDCE (Recov_fdce_C_CLR)     -0.405   205.933    ConstCounter_inst/counter_reg[3]
  -------------------------------------------------------------------
                         required time                        205.933    
                         arrival time                          -7.817    
  -------------------------------------------------------------------
                         slack                                198.116    

Slack (MET) :             198.118ns  (required time - arrival time)
  Source:                 Debouncer_inst/button_debounced_reg/C
                            (rising edge-triggered cell FDRE clocked by new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Incrementer_inst/button_presses_reg[0]/CLR
                            (recovery check against rising-edge clock new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            200.000ns  (new_clk rise@200.000ns - new_clk rise@0.000ns)
  Data Path Delay:        1.317ns  (logic 0.518ns (39.334%)  route 0.799ns (60.666%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.138ns = ( 206.138 - 200.000 ) 
    Source Clock Delay      (SCD):    6.498ns
    Clock Pessimism Removal (CPR):    0.337ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock new_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    new_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  new_clk_BUFG_inst/O
                         net (fo=29, routed)          1.879     6.498    Debouncer_inst/CLK
    SLICE_X2Y171         FDRE                                         r  Debouncer_inst/button_debounced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y171         FDRE (Prop_fdre_C_Q)         0.518     7.016 f  Debouncer_inst/button_debounced_reg/Q
                         net (fo=10, routed)          0.799     7.815    Incrementer_inst/AR[0]
    SLICE_X3Y171         FDCE                                         f  Incrementer_inst/button_presses_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock new_clk rise edge)  200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162   202.573    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   202.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639   204.295    new_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   204.386 r  new_clk_BUFG_inst/O
                         net (fo=29, routed)          1.752   206.138    Incrementer_inst/CLK
    SLICE_X3Y171         FDCE                                         r  Incrementer_inst/button_presses_reg[0]/C
                         clock pessimism              0.337   206.476    
                         clock uncertainty           -0.138   206.338    
    SLICE_X3Y171         FDCE (Recov_fdce_C_CLR)     -0.405   205.933    Incrementer_inst/button_presses_reg[0]
  -------------------------------------------------------------------
                         required time                        205.933    
                         arrival time                          -7.815    
  -------------------------------------------------------------------
                         slack                                198.118    

Slack (MET) :             198.118ns  (required time - arrival time)
  Source:                 Debouncer_inst/button_debounced_reg/C
                            (rising edge-triggered cell FDRE clocked by new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Incrementer_inst/button_presses_reg[1]/CLR
                            (recovery check against rising-edge clock new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            200.000ns  (new_clk rise@200.000ns - new_clk rise@0.000ns)
  Data Path Delay:        1.317ns  (logic 0.518ns (39.334%)  route 0.799ns (60.666%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.138ns = ( 206.138 - 200.000 ) 
    Source Clock Delay      (SCD):    6.498ns
    Clock Pessimism Removal (CPR):    0.337ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock new_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    new_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  new_clk_BUFG_inst/O
                         net (fo=29, routed)          1.879     6.498    Debouncer_inst/CLK
    SLICE_X2Y171         FDRE                                         r  Debouncer_inst/button_debounced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y171         FDRE (Prop_fdre_C_Q)         0.518     7.016 f  Debouncer_inst/button_debounced_reg/Q
                         net (fo=10, routed)          0.799     7.815    Incrementer_inst/AR[0]
    SLICE_X3Y171         FDCE                                         f  Incrementer_inst/button_presses_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock new_clk rise edge)  200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162   202.573    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   202.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639   204.295    new_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   204.386 r  new_clk_BUFG_inst/O
                         net (fo=29, routed)          1.752   206.138    Incrementer_inst/CLK
    SLICE_X3Y171         FDCE                                         r  Incrementer_inst/button_presses_reg[1]/C
                         clock pessimism              0.337   206.476    
                         clock uncertainty           -0.138   206.338    
    SLICE_X3Y171         FDCE (Recov_fdce_C_CLR)     -0.405   205.933    Incrementer_inst/button_presses_reg[1]
  -------------------------------------------------------------------
                         required time                        205.933    
                         arrival time                          -7.815    
  -------------------------------------------------------------------
                         slack                                198.118    

Slack (MET) :             198.118ns  (required time - arrival time)
  Source:                 Debouncer_inst/button_debounced_reg/C
                            (rising edge-triggered cell FDRE clocked by new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Incrementer_inst/button_presses_reg[2]/CLR
                            (recovery check against rising-edge clock new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            200.000ns  (new_clk rise@200.000ns - new_clk rise@0.000ns)
  Data Path Delay:        1.317ns  (logic 0.518ns (39.334%)  route 0.799ns (60.666%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.138ns = ( 206.138 - 200.000 ) 
    Source Clock Delay      (SCD):    6.498ns
    Clock Pessimism Removal (CPR):    0.337ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock new_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    new_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  new_clk_BUFG_inst/O
                         net (fo=29, routed)          1.879     6.498    Debouncer_inst/CLK
    SLICE_X2Y171         FDRE                                         r  Debouncer_inst/button_debounced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y171         FDRE (Prop_fdre_C_Q)         0.518     7.016 f  Debouncer_inst/button_debounced_reg/Q
                         net (fo=10, routed)          0.799     7.815    Incrementer_inst/AR[0]
    SLICE_X3Y171         FDCE                                         f  Incrementer_inst/button_presses_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock new_clk rise edge)  200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162   202.573    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   202.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639   204.295    new_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   204.386 r  new_clk_BUFG_inst/O
                         net (fo=29, routed)          1.752   206.138    Incrementer_inst/CLK
    SLICE_X3Y171         FDCE                                         r  Incrementer_inst/button_presses_reg[2]/C
                         clock pessimism              0.337   206.476    
                         clock uncertainty           -0.138   206.338    
    SLICE_X3Y171         FDCE (Recov_fdce_C_CLR)     -0.405   205.933    Incrementer_inst/button_presses_reg[2]
  -------------------------------------------------------------------
                         required time                        205.933    
                         arrival time                          -7.815    
  -------------------------------------------------------------------
                         slack                                198.118    

Slack (MET) :             198.118ns  (required time - arrival time)
  Source:                 Debouncer_inst/button_debounced_reg/C
                            (rising edge-triggered cell FDRE clocked by new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Incrementer_inst/button_presses_reg[3]/CLR
                            (recovery check against rising-edge clock new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            200.000ns  (new_clk rise@200.000ns - new_clk rise@0.000ns)
  Data Path Delay:        1.317ns  (logic 0.518ns (39.334%)  route 0.799ns (60.666%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.138ns = ( 206.138 - 200.000 ) 
    Source Clock Delay      (SCD):    6.498ns
    Clock Pessimism Removal (CPR):    0.337ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock new_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    new_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  new_clk_BUFG_inst/O
                         net (fo=29, routed)          1.879     6.498    Debouncer_inst/CLK
    SLICE_X2Y171         FDRE                                         r  Debouncer_inst/button_debounced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y171         FDRE (Prop_fdre_C_Q)         0.518     7.016 f  Debouncer_inst/button_debounced_reg/Q
                         net (fo=10, routed)          0.799     7.815    Incrementer_inst/AR[0]
    SLICE_X3Y171         FDCE                                         f  Incrementer_inst/button_presses_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock new_clk rise edge)  200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162   202.573    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   202.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639   204.295    new_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   204.386 r  new_clk_BUFG_inst/O
                         net (fo=29, routed)          1.752   206.138    Incrementer_inst/CLK
    SLICE_X3Y171         FDCE                                         r  Incrementer_inst/button_presses_reg[3]/C
                         clock pessimism              0.337   206.476    
                         clock uncertainty           -0.138   206.338    
    SLICE_X3Y171         FDCE (Recov_fdce_C_CLR)     -0.405   205.933    Incrementer_inst/button_presses_reg[3]
  -------------------------------------------------------------------
                         required time                        205.933    
                         arrival time                          -7.815    
  -------------------------------------------------------------------
                         slack                                198.118    

Slack (MET) :             198.118ns  (required time - arrival time)
  Source:                 Debouncer_inst/button_debounced_reg/C
                            (rising edge-triggered cell FDRE clocked by new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Incrementer_inst/button_presses_reg[4]/CLR
                            (recovery check against rising-edge clock new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            200.000ns  (new_clk rise@200.000ns - new_clk rise@0.000ns)
  Data Path Delay:        1.317ns  (logic 0.518ns (39.334%)  route 0.799ns (60.666%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.138ns = ( 206.138 - 200.000 ) 
    Source Clock Delay      (SCD):    6.498ns
    Clock Pessimism Removal (CPR):    0.337ns
  Clock Uncertainty:      0.138ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.266ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock new_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     2.803 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.719     4.522    new_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     4.618 r  new_clk_BUFG_inst/O
                         net (fo=29, routed)          1.879     6.498    Debouncer_inst/CLK
    SLICE_X2Y171         FDRE                                         r  Debouncer_inst/button_debounced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y171         FDRE (Prop_fdre_C_Q)         0.518     7.016 f  Debouncer_inst/button_debounced_reg/Q
                         net (fo=10, routed)          0.799     7.815    Incrementer_inst/AR[0]
    SLICE_X3Y171         FDCE                                         f  Incrementer_inst/button_presses_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock new_clk rise edge)  200.000   200.000 r  
    E3                                                0.000   200.000 r  clk (IN)
                         net (fo=0)                   0.000   200.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   201.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162   202.573    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083   202.656 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.639   204.295    new_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   204.386 r  new_clk_BUFG_inst/O
                         net (fo=29, routed)          1.752   206.138    Incrementer_inst/CLK
    SLICE_X3Y171         FDCE                                         r  Incrementer_inst/button_presses_reg[4]/C
                         clock pessimism              0.337   206.476    
                         clock uncertainty           -0.138   206.338    
    SLICE_X3Y171         FDCE (Recov_fdce_C_CLR)     -0.405   205.933    Incrementer_inst/button_presses_reg[4]
  -------------------------------------------------------------------
                         required time                        205.933    
                         arrival time                          -7.815    
  -------------------------------------------------------------------
                         slack                                198.118    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.638ns  (arrival time - required time)
  Source:                 Debouncer_inst/button_debounced_reg/C
                            (rising edge-triggered cell FDRE clocked by new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Incrementer_inst/button_presses_reg[0]/CLR
                            (removal check against rising-edge clock new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (new_clk rise@0.000ns - new_clk rise@0.000ns)
  Data Path Delay:        0.559ns  (logic 0.164ns (29.342%)  route 0.395ns (70.658%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.488ns
    Source Clock Delay      (SCD):    1.935ns
    Clock Pessimism Removal (CPR):    0.540ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock new_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    new_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  new_clk_BUFG_inst/O
                         net (fo=29, routed)          0.670     1.935    Debouncer_inst/CLK
    SLICE_X2Y171         FDRE                                         r  Debouncer_inst/button_debounced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y171         FDRE (Prop_fdre_C_Q)         0.164     2.099 f  Debouncer_inst/button_debounced_reg/Q
                         net (fo=10, routed)          0.395     2.494    Incrementer_inst/AR[0]
    SLICE_X3Y171         FDCE                                         f  Incrementer_inst/button_presses_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock new_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    new_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  new_clk_BUFG_inst/O
                         net (fo=29, routed)          0.945     2.488    Incrementer_inst/CLK
    SLICE_X3Y171         FDCE                                         r  Incrementer_inst/button_presses_reg[0]/C
                         clock pessimism             -0.540     1.948    
    SLICE_X3Y171         FDCE (Remov_fdce_C_CLR)     -0.092     1.856    Incrementer_inst/button_presses_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.856    
                         arrival time                           2.494    
  -------------------------------------------------------------------
                         slack                                  0.638    

Slack (MET) :             0.638ns  (arrival time - required time)
  Source:                 Debouncer_inst/button_debounced_reg/C
                            (rising edge-triggered cell FDRE clocked by new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Incrementer_inst/button_presses_reg[1]/CLR
                            (removal check against rising-edge clock new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (new_clk rise@0.000ns - new_clk rise@0.000ns)
  Data Path Delay:        0.559ns  (logic 0.164ns (29.342%)  route 0.395ns (70.658%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.488ns
    Source Clock Delay      (SCD):    1.935ns
    Clock Pessimism Removal (CPR):    0.540ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock new_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    new_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  new_clk_BUFG_inst/O
                         net (fo=29, routed)          0.670     1.935    Debouncer_inst/CLK
    SLICE_X2Y171         FDRE                                         r  Debouncer_inst/button_debounced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y171         FDRE (Prop_fdre_C_Q)         0.164     2.099 f  Debouncer_inst/button_debounced_reg/Q
                         net (fo=10, routed)          0.395     2.494    Incrementer_inst/AR[0]
    SLICE_X3Y171         FDCE                                         f  Incrementer_inst/button_presses_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock new_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    new_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  new_clk_BUFG_inst/O
                         net (fo=29, routed)          0.945     2.488    Incrementer_inst/CLK
    SLICE_X3Y171         FDCE                                         r  Incrementer_inst/button_presses_reg[1]/C
                         clock pessimism             -0.540     1.948    
    SLICE_X3Y171         FDCE (Remov_fdce_C_CLR)     -0.092     1.856    Incrementer_inst/button_presses_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.856    
                         arrival time                           2.494    
  -------------------------------------------------------------------
                         slack                                  0.638    

Slack (MET) :             0.638ns  (arrival time - required time)
  Source:                 Debouncer_inst/button_debounced_reg/C
                            (rising edge-triggered cell FDRE clocked by new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Incrementer_inst/button_presses_reg[2]/CLR
                            (removal check against rising-edge clock new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (new_clk rise@0.000ns - new_clk rise@0.000ns)
  Data Path Delay:        0.559ns  (logic 0.164ns (29.342%)  route 0.395ns (70.658%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.488ns
    Source Clock Delay      (SCD):    1.935ns
    Clock Pessimism Removal (CPR):    0.540ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock new_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    new_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  new_clk_BUFG_inst/O
                         net (fo=29, routed)          0.670     1.935    Debouncer_inst/CLK
    SLICE_X2Y171         FDRE                                         r  Debouncer_inst/button_debounced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y171         FDRE (Prop_fdre_C_Q)         0.164     2.099 f  Debouncer_inst/button_debounced_reg/Q
                         net (fo=10, routed)          0.395     2.494    Incrementer_inst/AR[0]
    SLICE_X3Y171         FDCE                                         f  Incrementer_inst/button_presses_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock new_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    new_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  new_clk_BUFG_inst/O
                         net (fo=29, routed)          0.945     2.488    Incrementer_inst/CLK
    SLICE_X3Y171         FDCE                                         r  Incrementer_inst/button_presses_reg[2]/C
                         clock pessimism             -0.540     1.948    
    SLICE_X3Y171         FDCE (Remov_fdce_C_CLR)     -0.092     1.856    Incrementer_inst/button_presses_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.856    
                         arrival time                           2.494    
  -------------------------------------------------------------------
                         slack                                  0.638    

Slack (MET) :             0.638ns  (arrival time - required time)
  Source:                 Debouncer_inst/button_debounced_reg/C
                            (rising edge-triggered cell FDRE clocked by new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Incrementer_inst/button_presses_reg[3]/CLR
                            (removal check against rising-edge clock new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (new_clk rise@0.000ns - new_clk rise@0.000ns)
  Data Path Delay:        0.559ns  (logic 0.164ns (29.342%)  route 0.395ns (70.658%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.488ns
    Source Clock Delay      (SCD):    1.935ns
    Clock Pessimism Removal (CPR):    0.540ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock new_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    new_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  new_clk_BUFG_inst/O
                         net (fo=29, routed)          0.670     1.935    Debouncer_inst/CLK
    SLICE_X2Y171         FDRE                                         r  Debouncer_inst/button_debounced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y171         FDRE (Prop_fdre_C_Q)         0.164     2.099 f  Debouncer_inst/button_debounced_reg/Q
                         net (fo=10, routed)          0.395     2.494    Incrementer_inst/AR[0]
    SLICE_X3Y171         FDCE                                         f  Incrementer_inst/button_presses_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock new_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    new_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  new_clk_BUFG_inst/O
                         net (fo=29, routed)          0.945     2.488    Incrementer_inst/CLK
    SLICE_X3Y171         FDCE                                         r  Incrementer_inst/button_presses_reg[3]/C
                         clock pessimism             -0.540     1.948    
    SLICE_X3Y171         FDCE (Remov_fdce_C_CLR)     -0.092     1.856    Incrementer_inst/button_presses_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.856    
                         arrival time                           2.494    
  -------------------------------------------------------------------
                         slack                                  0.638    

Slack (MET) :             0.638ns  (arrival time - required time)
  Source:                 Debouncer_inst/button_debounced_reg/C
                            (rising edge-triggered cell FDRE clocked by new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            Incrementer_inst/button_presses_reg[4]/CLR
                            (removal check against rising-edge clock new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (new_clk rise@0.000ns - new_clk rise@0.000ns)
  Data Path Delay:        0.559ns  (logic 0.164ns (29.342%)  route 0.395ns (70.658%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.488ns
    Source Clock Delay      (SCD):    1.935ns
    Clock Pessimism Removal (CPR):    0.540ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock new_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    new_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  new_clk_BUFG_inst/O
                         net (fo=29, routed)          0.670     1.935    Debouncer_inst/CLK
    SLICE_X2Y171         FDRE                                         r  Debouncer_inst/button_debounced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y171         FDRE (Prop_fdre_C_Q)         0.164     2.099 f  Debouncer_inst/button_debounced_reg/Q
                         net (fo=10, routed)          0.395     2.494    Incrementer_inst/AR[0]
    SLICE_X3Y171         FDCE                                         f  Incrementer_inst/button_presses_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock new_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    new_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  new_clk_BUFG_inst/O
                         net (fo=29, routed)          0.945     2.488    Incrementer_inst/CLK
    SLICE_X3Y171         FDCE                                         r  Incrementer_inst/button_presses_reg[4]/C
                         clock pessimism             -0.540     1.948    
    SLICE_X3Y171         FDCE (Remov_fdce_C_CLR)     -0.092     1.856    Incrementer_inst/button_presses_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.856    
                         arrival time                           2.494    
  -------------------------------------------------------------------
                         slack                                  0.638    

Slack (MET) :             0.640ns  (arrival time - required time)
  Source:                 Debouncer_inst/button_debounced_reg/C
                            (rising edge-triggered cell FDRE clocked by new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            ConstCounter_inst/counter_reg[0]/CLR
                            (removal check against rising-edge clock new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (new_clk rise@0.000ns - new_clk rise@0.000ns)
  Data Path Delay:        0.563ns  (logic 0.164ns (29.112%)  route 0.399ns (70.888%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.489ns
    Source Clock Delay      (SCD):    1.935ns
    Clock Pessimism Removal (CPR):    0.539ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock new_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    new_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  new_clk_BUFG_inst/O
                         net (fo=29, routed)          0.670     1.935    Debouncer_inst/CLK
    SLICE_X2Y171         FDRE                                         r  Debouncer_inst/button_debounced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y171         FDRE (Prop_fdre_C_Q)         0.164     2.099 f  Debouncer_inst/button_debounced_reg/Q
                         net (fo=10, routed)          0.399     2.498    ConstCounter_inst/AR[0]
    SLICE_X0Y170         FDCE                                         f  ConstCounter_inst/counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock new_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    new_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  new_clk_BUFG_inst/O
                         net (fo=29, routed)          0.946     2.489    ConstCounter_inst/CLK
    SLICE_X0Y170         FDCE                                         r  ConstCounter_inst/counter_reg[0]/C
                         clock pessimism             -0.539     1.950    
    SLICE_X0Y170         FDCE (Remov_fdce_C_CLR)     -0.092     1.858    ConstCounter_inst/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.858    
                         arrival time                           2.498    
  -------------------------------------------------------------------
                         slack                                  0.640    

Slack (MET) :             0.640ns  (arrival time - required time)
  Source:                 Debouncer_inst/button_debounced_reg/C
                            (rising edge-triggered cell FDRE clocked by new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            ConstCounter_inst/counter_reg[1]/CLR
                            (removal check against rising-edge clock new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (new_clk rise@0.000ns - new_clk rise@0.000ns)
  Data Path Delay:        0.563ns  (logic 0.164ns (29.112%)  route 0.399ns (70.888%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.489ns
    Source Clock Delay      (SCD):    1.935ns
    Clock Pessimism Removal (CPR):    0.539ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock new_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    new_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  new_clk_BUFG_inst/O
                         net (fo=29, routed)          0.670     1.935    Debouncer_inst/CLK
    SLICE_X2Y171         FDRE                                         r  Debouncer_inst/button_debounced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y171         FDRE (Prop_fdre_C_Q)         0.164     2.099 f  Debouncer_inst/button_debounced_reg/Q
                         net (fo=10, routed)          0.399     2.498    ConstCounter_inst/AR[0]
    SLICE_X0Y170         FDCE                                         f  ConstCounter_inst/counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock new_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    new_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  new_clk_BUFG_inst/O
                         net (fo=29, routed)          0.946     2.489    ConstCounter_inst/CLK
    SLICE_X0Y170         FDCE                                         r  ConstCounter_inst/counter_reg[1]/C
                         clock pessimism             -0.539     1.950    
    SLICE_X0Y170         FDCE (Remov_fdce_C_CLR)     -0.092     1.858    ConstCounter_inst/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.858    
                         arrival time                           2.498    
  -------------------------------------------------------------------
                         slack                                  0.640    

Slack (MET) :             0.640ns  (arrival time - required time)
  Source:                 Debouncer_inst/button_debounced_reg/C
                            (rising edge-triggered cell FDRE clocked by new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            ConstCounter_inst/counter_reg[2]/CLR
                            (removal check against rising-edge clock new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (new_clk rise@0.000ns - new_clk rise@0.000ns)
  Data Path Delay:        0.563ns  (logic 0.164ns (29.112%)  route 0.399ns (70.888%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.489ns
    Source Clock Delay      (SCD):    1.935ns
    Clock Pessimism Removal (CPR):    0.539ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock new_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    new_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  new_clk_BUFG_inst/O
                         net (fo=29, routed)          0.670     1.935    Debouncer_inst/CLK
    SLICE_X2Y171         FDRE                                         r  Debouncer_inst/button_debounced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y171         FDRE (Prop_fdre_C_Q)         0.164     2.099 f  Debouncer_inst/button_debounced_reg/Q
                         net (fo=10, routed)          0.399     2.498    ConstCounter_inst/AR[0]
    SLICE_X0Y170         FDCE                                         f  ConstCounter_inst/counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock new_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    new_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  new_clk_BUFG_inst/O
                         net (fo=29, routed)          0.946     2.489    ConstCounter_inst/CLK
    SLICE_X0Y170         FDCE                                         r  ConstCounter_inst/counter_reg[2]/C
                         clock pessimism             -0.539     1.950    
    SLICE_X0Y170         FDCE (Remov_fdce_C_CLR)     -0.092     1.858    ConstCounter_inst/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.858    
                         arrival time                           2.498    
  -------------------------------------------------------------------
                         slack                                  0.640    

Slack (MET) :             0.640ns  (arrival time - required time)
  Source:                 Debouncer_inst/button_debounced_reg/C
                            (rising edge-triggered cell FDRE clocked by new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            ConstCounter_inst/counter_reg[3]/CLR
                            (removal check against rising-edge clock new_clk  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (new_clk rise@0.000ns - new_clk rise@0.000ns)
  Data Path Delay:        0.563ns  (logic 0.164ns (29.112%)  route 0.399ns (70.888%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.489ns
    Source Clock Delay      (SCD):    1.935ns
    Clock Pessimism Removal (CPR):    0.539ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock new_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.740 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.499     1.239    new_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.265 r  new_clk_BUFG_inst/O
                         net (fo=29, routed)          0.670     1.935    Debouncer_inst/CLK
    SLICE_X2Y171         FDRE                                         r  Debouncer_inst/button_debounced_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y171         FDRE (Prop_fdre_C_Q)         0.164     2.099 f  Debouncer_inst/button_debounced_reg/Q
                         net (fo=10, routed)          0.399     2.498    ConstCounter_inst/AR[0]
    SLICE_X0Y170         FDCE                                         f  ConstCounter_inst/counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock new_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     0.971 r  MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.544     1.514    new_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.543 r  new_clk_BUFG_inst/O
                         net (fo=29, routed)          0.946     2.489    ConstCounter_inst/CLK
    SLICE_X0Y170         FDCE                                         r  ConstCounter_inst/counter_reg[3]/C
                         clock pessimism             -0.539     1.950    
    SLICE_X0Y170         FDCE (Remov_fdce_C_CLR)     -0.092     1.858    ConstCounter_inst/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.858    
                         arrival time                           2.498    
  -------------------------------------------------------------------
                         slack                                  0.640    





