/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 2022  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.
*/
(header "symbol" (version "1.2"))
(symbol
	(rect 64 64 296 240)
	(text "RegisterFile" (rect 5 0 61 11)(font "Arial" ))
	(text "inst" (rect 8 160 24 171)(font "Arial" ))
	(port
		(pt 0 32)
		(input)
		(text "clk" (rect 0 0 12 11)(font "Arial" ))
		(text "clk" (rect 21 27 33 38)(font "Arial" ))
		(line (pt 0 32)(pt 16 32))
	)
	(port
		(pt 0 48)
		(input)
		(text "Addr[4..0]" (rect 0 0 46 11)(font "Arial" ))
		(text "Addr[4..0]" (rect 21 43 67 54)(font "Arial" ))
		(line (pt 0 48)(pt 16 48)(line_width 3))
	)
	(port
		(pt 0 64)
		(input)
		(text "we" (rect 0 0 14 11)(font "Arial" ))
		(text "we" (rect 21 59 35 70)(font "Arial" ))
		(line (pt 0 64)(pt 16 64))
	)
	(port
		(pt 0 80)
		(input)
		(text "rst" (rect 0 0 11 11)(font "Arial" ))
		(text "rst" (rect 21 75 32 86)(font "Arial" ))
		(line (pt 0 80)(pt 16 80))
	)
	(port
		(pt 0 96)
		(input)
		(text "Data_in[31..0]" (rect 0 0 66 11)(font "Arial" ))
		(text "Data_in[31..0]" (rect 21 91 87 102)(font "Arial" ))
		(line (pt 0 96)(pt 16 96)(line_width 3))
	)
	(port
		(pt 0 112)
		(input)
		(text "AddrRA[4..0]" (rect 0 0 61 11)(font "Arial" ))
		(text "AddrRA[4..0]" (rect 21 107 82 118)(font "Arial" ))
		(line (pt 0 112)(pt 16 112)(line_width 3))
	)
	(port
		(pt 0 128)
		(input)
		(text "AddrRB[4..0]" (rect 0 0 61 11)(font "Arial" ))
		(text "AddrRB[4..0]" (rect 21 123 82 134)(font "Arial" ))
		(line (pt 0 128)(pt 16 128)(line_width 3))
	)
	(port
		(pt 0 144)
		(input)
		(text "AddrDisplay[4..0]" (rect 0 0 81 11)(font "Arial" ))
		(text "AddrDisplay[4..0]" (rect 21 139 102 150)(font "Arial" ))
		(line (pt 0 144)(pt 16 144)(line_width 3))
	)
	(port
		(pt 232 64)
		(output)
		(text "OutDisplay[31..0]" (rect -8 0 73 11)(font "Arial" ))
		(text "OutDisplay[31..0]" (rect 143 59 224 70)(font "Arial" ))
		(line (pt 232 64)(pt 216 64)(line_width 3))
	)
	(port
		(pt 232 32)
		(output)
		(text "OutA[31..0]" (rect -8 0 46 11)(font "Arial" ))
		(text "OutA[31..0]" (rect 166 27 220 38)(font "Arial" ))
		(line (pt 232 32)(pt 216 32)(line_width 3))
	)
	(port
		(pt 232 48)
		(output)
		(text "OutB[31..0]" (rect -8 0 46 11)(font "Arial" ))
		(text "OutB[31..0]" (rect 166 43 220 54)(font "Arial" ))
		(line (pt 232 48)(pt 216 48)(line_width 3))
	)
	(drawing
		(rectangle (rect 16 16 224 160))
	)
)
