INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/EnglishOnly/Desktop/Vivado/lab5/lab5_2_2/lab5_2_2.srcs/sources_1/new/D_ff_negedge_behavior.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_ff_negedge_behavior
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/EnglishOnly/Desktop/Vivado/lab5/lab5_2_2/lab5_2_2.srcs/sources_1/new/D_ff_posedge_behavior.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_ff_posedge_behavior
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/EnglishOnly/Desktop/Vivado/lab5/lab5_2_2/lab5_2_2.srcs/sources_1/new/D_latch_behavior.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module D_latch_behavior
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/EnglishOnly/Desktop/Vivado/lab5/lab5_2_2/lab5_2_2.srcs/sources_1/imports/new/SR_latch_dataflow.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SR_latch_dataflow
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/EnglishOnly/Desktop/Vivado/lab5/lab5_2_2/lab5_2_2.srcs/sim_1/new/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
