
===========================================================================
report_checks -path_delay min (Hold)
============================================================================
======================= max_ff_n40C_1v95 Corner ===================================

Startpoint: wbs_sel_i[1] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 v input external delay
     1    0.004321    0.090000    0.000000    5.840000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.090216    0.000103    5.840103 v hold87/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002376    0.036698    0.361855    6.201958 v hold87/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.036698    0.000146    6.202105 v hold85/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.009905    0.061898    0.374467    6.576571 v hold85/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.061898    0.000735    6.577306 v input46/A (sky130_fd_sc_hd__buf_12)
     1    0.026346    0.023749    0.092000    6.669306 v input46/X (sky130_fd_sc_hd__buf_12)
                                                         net46 (net)
                      0.024699    0.003419    6.672725 v hold86/A (sky130_fd_sc_hd__buf_12)
     8    0.197901    0.078657    0.095887    6.768611 v hold86/X (sky130_fd_sc_hd__buf_12)
                                                         net178 (net)
                      0.110331    0.035948    6.804559 v SRAM_0/BEN[15] (EF_SRAM_1024x32)
                                              6.804559   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.076531    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639504    0.015489    5.585490 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073860    0.081179    0.179905    5.765395 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.081383    0.003018    5.768412 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.117748    0.158198    5.926610 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.124286    0.022562    5.949172 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.049172   clock uncertainty
                                  0.000000    6.049172   clock reconvergence pessimism
                                  0.575276    6.624449   library hold time
                                              6.624449   data required time
---------------------------------------------------------------------------------------------
                                              6.624449   data required time
                                             -6.804559   data arrival time
---------------------------------------------------------------------------------------------
                                              0.180111   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 v input external delay
     1    0.004321    0.090000    0.000000    5.840000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.090216    0.000103    5.840103 v hold87/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002376    0.036698    0.361855    6.201958 v hold87/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.036698    0.000146    6.202105 v hold85/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.009905    0.061898    0.374467    6.576571 v hold85/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.061898    0.000735    6.577306 v input46/A (sky130_fd_sc_hd__buf_12)
     1    0.026346    0.023749    0.092000    6.669306 v input46/X (sky130_fd_sc_hd__buf_12)
                                                         net46 (net)
                      0.024699    0.003419    6.672725 v hold86/A (sky130_fd_sc_hd__buf_12)
     8    0.197901    0.078657    0.095887    6.768611 v hold86/X (sky130_fd_sc_hd__buf_12)
                                                         net178 (net)
                      0.118970    0.042244    6.810856 v SRAM_0/BEN[14] (EF_SRAM_1024x32)
                                              6.810856   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.076531    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639504    0.015489    5.585490 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073860    0.081179    0.179905    5.765395 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.081383    0.003018    5.768412 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.117748    0.158198    5.926610 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.124286    0.022562    5.949172 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.049172   clock uncertainty
                                  0.000000    6.049172   clock reconvergence pessimism
                                  0.573268    6.622441   library hold time
                                              6.622441   data required time
---------------------------------------------------------------------------------------------
                                              6.622441   data required time
                                             -6.810856   data arrival time
---------------------------------------------------------------------------------------------
                                              0.188415   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 v input external delay
     1    0.004321    0.090000    0.000000    5.840000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.090216    0.000103    5.840103 v hold87/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002376    0.036698    0.361855    6.201958 v hold87/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.036698    0.000146    6.202105 v hold85/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.009905    0.061898    0.374467    6.576571 v hold85/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.061898    0.000735    6.577306 v input46/A (sky130_fd_sc_hd__buf_12)
     1    0.026346    0.023749    0.092000    6.669306 v input46/X (sky130_fd_sc_hd__buf_12)
                                                         net46 (net)
                      0.024699    0.003419    6.672725 v hold86/A (sky130_fd_sc_hd__buf_12)
     8    0.197901    0.078657    0.095887    6.768611 v hold86/X (sky130_fd_sc_hd__buf_12)
                                                         net178 (net)
                      0.125130    0.046601    6.815213 v SRAM_0/BEN[13] (EF_SRAM_1024x32)
                                              6.815213   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.076531    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639504    0.015489    5.585490 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073860    0.081179    0.179905    5.765395 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.081383    0.003018    5.768412 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.117748    0.158198    5.926610 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.124286    0.022562    5.949172 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.049172   clock uncertainty
                                  0.000000    6.049172   clock reconvergence pessimism
                                  0.571837    6.621009   library hold time
                                              6.621009   data required time
---------------------------------------------------------------------------------------------
                                              6.621009   data required time
                                             -6.815213   data arrival time
---------------------------------------------------------------------------------------------
                                              0.194204   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 v input external delay
     1    0.004321    0.090000    0.000000    5.840000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.090216    0.000103    5.840103 v hold87/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002376    0.036698    0.361855    6.201958 v hold87/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.036698    0.000146    6.202105 v hold85/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.009905    0.061898    0.374467    6.576571 v hold85/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.061898    0.000735    6.577306 v input46/A (sky130_fd_sc_hd__buf_12)
     1    0.026346    0.023749    0.092000    6.669306 v input46/X (sky130_fd_sc_hd__buf_12)
                                                         net46 (net)
                      0.024699    0.003419    6.672725 v hold86/A (sky130_fd_sc_hd__buf_12)
     8    0.197901    0.078657    0.095887    6.768611 v hold86/X (sky130_fd_sc_hd__buf_12)
                                                         net178 (net)
                      0.126633    0.047649    6.816260 v SRAM_0/BEN[12] (EF_SRAM_1024x32)
                                              6.816260   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.076531    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639504    0.015489    5.585490 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073860    0.081179    0.179905    5.765395 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.081383    0.003018    5.768412 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.117748    0.158198    5.926610 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.124286    0.022562    5.949172 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.049172   clock uncertainty
                                  0.000000    6.049172   clock reconvergence pessimism
                                  0.571487    6.620660   library hold time
                                              6.620660   data required time
---------------------------------------------------------------------------------------------
                                              6.620660   data required time
                                             -6.816260   data arrival time
---------------------------------------------------------------------------------------------
                                              0.195600   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 v input external delay
     1    0.004321    0.090000    0.000000    5.840000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.090216    0.000103    5.840103 v hold87/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002376    0.036698    0.361855    6.201958 v hold87/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.036698    0.000146    6.202105 v hold85/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.009905    0.061898    0.374467    6.576571 v hold85/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.061898    0.000735    6.577306 v input46/A (sky130_fd_sc_hd__buf_12)
     1    0.026346    0.023749    0.092000    6.669306 v input46/X (sky130_fd_sc_hd__buf_12)
                                                         net46 (net)
                      0.024699    0.003419    6.672725 v hold86/A (sky130_fd_sc_hd__buf_12)
     8    0.197901    0.078657    0.095887    6.768611 v hold86/X (sky130_fd_sc_hd__buf_12)
                                                         net178 (net)
                      0.127989    0.048587    6.817199 v SRAM_0/BEN[11] (EF_SRAM_1024x32)
                                              6.817199   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.076531    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639504    0.015489    5.585490 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073860    0.081179    0.179905    5.765395 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.081383    0.003018    5.768412 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.117748    0.158198    5.926610 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.124286    0.022562    5.949172 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.049172   clock uncertainty
                                  0.000000    6.049172   clock reconvergence pessimism
                                  0.571172    6.620345   library hold time
                                              6.620345   data required time
---------------------------------------------------------------------------------------------
                                              6.620345   data required time
                                             -6.817199   data arrival time
---------------------------------------------------------------------------------------------
                                              0.196854   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 v input external delay
     1    0.004321    0.090000    0.000000    5.840000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.090216    0.000103    5.840103 v hold87/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002376    0.036698    0.361855    6.201958 v hold87/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.036698    0.000146    6.202105 v hold85/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.009905    0.061898    0.374467    6.576571 v hold85/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.061898    0.000735    6.577306 v input46/A (sky130_fd_sc_hd__buf_12)
     1    0.026346    0.023749    0.092000    6.669306 v input46/X (sky130_fd_sc_hd__buf_12)
                                                         net46 (net)
                      0.024699    0.003419    6.672725 v hold86/A (sky130_fd_sc_hd__buf_12)
     8    0.197901    0.078657    0.095887    6.768611 v hold86/X (sky130_fd_sc_hd__buf_12)
                                                         net178 (net)
                      0.128955    0.049257    6.817868 v SRAM_0/BEN[10] (EF_SRAM_1024x32)
                                              6.817868   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.076531    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639504    0.015489    5.585490 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073860    0.081179    0.179905    5.765395 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.081383    0.003018    5.768412 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.117748    0.158198    5.926610 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.124286    0.022562    5.949172 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.049172   clock uncertainty
                                  0.000000    6.049172   clock reconvergence pessimism
                                  0.570948    6.620120   library hold time
                                              6.620120   data required time
---------------------------------------------------------------------------------------------
                                              6.620120   data required time
                                             -6.817868   data arrival time
---------------------------------------------------------------------------------------------
                                              0.197748   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 v input external delay
     1    0.004321    0.090000    0.000000    5.840000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.090216    0.000103    5.840103 v hold87/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002376    0.036698    0.361855    6.201958 v hold87/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.036698    0.000146    6.202105 v hold85/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.009905    0.061898    0.374467    6.576571 v hold85/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.061898    0.000735    6.577306 v input46/A (sky130_fd_sc_hd__buf_12)
     1    0.026346    0.023749    0.092000    6.669306 v input46/X (sky130_fd_sc_hd__buf_12)
                                                         net46 (net)
                      0.024699    0.003419    6.672725 v hold86/A (sky130_fd_sc_hd__buf_12)
     8    0.197901    0.078657    0.095887    6.768611 v hold86/X (sky130_fd_sc_hd__buf_12)
                                                         net178 (net)
                      0.129559    0.049673    6.818285 v SRAM_0/BEN[9] (EF_SRAM_1024x32)
                                              6.818285   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.076531    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639504    0.015489    5.585490 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073860    0.081179    0.179905    5.765395 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.081383    0.003018    5.768412 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.117748    0.158198    5.926610 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.124286    0.022562    5.949172 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.049172   clock uncertainty
                                  0.000000    6.049172   clock reconvergence pessimism
                                  0.570807    6.619980   library hold time
                                              6.619980   data required time
---------------------------------------------------------------------------------------------
                                              6.619980   data required time
                                             -6.818285   data arrival time
---------------------------------------------------------------------------------------------
                                              0.198305   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 v input external delay
     1    0.004321    0.090000    0.000000    5.840000 v wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.090216    0.000103    5.840103 v hold87/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002376    0.036698    0.361855    6.201958 v hold87/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.036698    0.000146    6.202105 v hold85/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.009905    0.061898    0.374467    6.576571 v hold85/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.061898    0.000735    6.577306 v input46/A (sky130_fd_sc_hd__buf_12)
     1    0.026346    0.023749    0.092000    6.669306 v input46/X (sky130_fd_sc_hd__buf_12)
                                                         net46 (net)
                      0.024699    0.003419    6.672725 v hold86/A (sky130_fd_sc_hd__buf_12)
     8    0.197901    0.078657    0.095887    6.768611 v hold86/X (sky130_fd_sc_hd__buf_12)
                                                         net178 (net)
                      0.129910    0.049914    6.818526 v SRAM_0/BEN[8] (EF_SRAM_1024x32)
                                              6.818526   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.076531    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639504    0.015489    5.585490 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073860    0.081179    0.179905    5.765395 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.081383    0.003018    5.768412 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.117748    0.158198    5.926610 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.124286    0.022562    5.949172 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.049172   clock uncertainty
                                  0.000000    6.049172   clock reconvergence pessimism
                                  0.570726    6.619898   library hold time
                                              6.619898   data required time
---------------------------------------------------------------------------------------------
                                              6.619898   data required time
                                             -6.818526   data arrival time
---------------------------------------------------------------------------------------------
                                              0.198628   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 v input external delay
     1    0.004880    0.090000    0.000000    5.840000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.090248    0.000118    5.840118 v hold90/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002878    0.038378    0.364707    6.204825 v hold90/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.038378    0.000205    6.205030 v hold88/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.009850    0.061705    0.374860    6.579890 v hold88/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.061705    0.000705    6.580595 v input45/A (sky130_fd_sc_hd__buf_12)
     1    0.023941    0.022862    0.091029    6.671624 v input45/X (sky130_fd_sc_hd__buf_12)
                                                         net45 (net)
                      0.023750    0.003275    6.674899 v hold89/A (sky130_fd_sc_hd__buf_12)
     8    0.224252    0.079401    0.092150    6.767049 v hold89/X (sky130_fd_sc_hd__buf_12)
                                                         net181 (net)
                      0.161363    0.065721    6.832770 v SRAM_0/BEN[7] (EF_SRAM_1024x32)
                                              6.832770   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.076531    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639504    0.015489    5.585490 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073860    0.081179    0.179905    5.765395 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.081383    0.003018    5.768412 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.117748    0.158198    5.926610 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.124286    0.022562    5.949172 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.049172   clock uncertainty
                                  0.000000    6.049172   clock reconvergence pessimism
                                  0.563416    6.612588   library hold time
                                              6.612588   data required time
---------------------------------------------------------------------------------------------
                                              6.612588   data required time
                                             -6.832770   data arrival time
---------------------------------------------------------------------------------------------
                                              0.220182   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 v input external delay
     1    0.003269    0.090000    0.000000    5.840000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.090150    0.000071    5.840071 v hold93/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002317    0.036541    0.361494    6.201566 v hold93/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.036541    0.000145    6.201711 v hold91/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.011193    0.065623    0.378394    6.580105 v hold91/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.065623    0.000893    6.580998 v input47/A (sky130_fd_sc_hd__buf_12)
     1    0.072993    0.035781    0.101305    6.682303 v input47/X (sky130_fd_sc_hd__buf_12)
                                                         net47 (net)
                      0.055209    0.019307    6.701610 v hold92/A (sky130_fd_sc_hd__buf_12)
     8    0.197023    0.081184    0.111281    6.812891 v hold92/X (sky130_fd_sc_hd__buf_12)
                                                         net184 (net)
                      0.106360    0.032814    6.845706 v SRAM_0/BEN[16] (EF_SRAM_1024x32)
                                              6.845706   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.076531    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639504    0.015489    5.585490 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073860    0.081179    0.179905    5.765395 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.081383    0.003018    5.768412 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.117748    0.158198    5.926610 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.124286    0.022562    5.949172 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.049172   clock uncertainty
                                  0.000000    6.049172   clock reconvergence pessimism
                                  0.576199    6.625371   library hold time
                                              6.625371   data required time
---------------------------------------------------------------------------------------------
                                              6.625371   data required time
                                             -6.845706   data arrival time
---------------------------------------------------------------------------------------------
                                              0.220334   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 v input external delay
     1    0.003500    0.090000    0.000000    5.840000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.090163    0.000077    5.840077 v hold96/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001876    0.034926    0.358981    6.199059 v hold96/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.034926    0.000127    6.199186 v hold94/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010892    0.064794    0.376962    6.576148 v hold94/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.064794    0.000843    6.576991 v input48/A (sky130_fd_sc_hd__buf_12)
     1    0.074190    0.036627    0.101946    6.678937 v input48/X (sky130_fd_sc_hd__buf_12)
                                                         net48 (net)
                      0.054869    0.018887    6.697824 v hold95/A (sky130_fd_sc_hd__buf_12)
     8    0.197134    0.079109    0.107857    6.805681 v hold95/X (sky130_fd_sc_hd__buf_12)
                                                         net187 (net)
                      0.116303    0.040339    6.846020 v SRAM_0/BEN[24] (EF_SRAM_1024x32)
                                              6.846020   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.076531    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639504    0.015489    5.585490 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073860    0.081179    0.179905    5.765395 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.081383    0.003018    5.768412 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.117748    0.158198    5.926610 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.124286    0.022562    5.949172 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.049172   clock uncertainty
                                  0.000000    6.049172   clock reconvergence pessimism
                                  0.573888    6.623061   library hold time
                                              6.623061   data required time
---------------------------------------------------------------------------------------------
                                              6.623061   data required time
                                             -6.846020   data arrival time
---------------------------------------------------------------------------------------------
                                              0.222959   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 v input external delay
     1    0.004880    0.090000    0.000000    5.840000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.090248    0.000118    5.840118 v hold90/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002878    0.038378    0.364707    6.204825 v hold90/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.038378    0.000205    6.205030 v hold88/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.009850    0.061705    0.374860    6.579890 v hold88/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.061705    0.000705    6.580595 v input45/A (sky130_fd_sc_hd__buf_12)
     1    0.023941    0.022862    0.091029    6.671624 v input45/X (sky130_fd_sc_hd__buf_12)
                                                         net45 (net)
                      0.023750    0.003275    6.674899 v hold89/A (sky130_fd_sc_hd__buf_12)
     8    0.224252    0.079401    0.092150    6.767049 v hold89/X (sky130_fd_sc_hd__buf_12)
                                                         net181 (net)
                      0.166816    0.069109    6.836158 v SRAM_0/BEN[6] (EF_SRAM_1024x32)
                                              6.836158   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.076531    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639504    0.015489    5.585490 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073860    0.081179    0.179905    5.765395 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.081383    0.003018    5.768412 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.117748    0.158198    5.926610 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.124286    0.022562    5.949172 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.049172   clock uncertainty
                                  0.000000    6.049172   clock reconvergence pessimism
                                  0.562148    6.611321   library hold time
                                              6.611321   data required time
---------------------------------------------------------------------------------------------
                                              6.611321   data required time
                                             -6.836158   data arrival time
---------------------------------------------------------------------------------------------
                                              0.224837   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 v input external delay
     1    0.003269    0.090000    0.000000    5.840000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.090150    0.000071    5.840071 v hold93/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002317    0.036541    0.361494    6.201566 v hold93/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.036541    0.000145    6.201711 v hold91/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.011193    0.065623    0.378394    6.580105 v hold91/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.065623    0.000893    6.580998 v input47/A (sky130_fd_sc_hd__buf_12)
     1    0.072993    0.035781    0.101305    6.682303 v input47/X (sky130_fd_sc_hd__buf_12)
                                                         net47 (net)
                      0.055209    0.019307    6.701610 v hold92/A (sky130_fd_sc_hd__buf_12)
     8    0.197023    0.081184    0.111281    6.812891 v hold92/X (sky130_fd_sc_hd__buf_12)
                                                         net184 (net)
                      0.111120    0.036579    6.849470 v SRAM_0/BEN[17] (EF_SRAM_1024x32)
                                              6.849470   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.076531    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639504    0.015489    5.585490 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073860    0.081179    0.179905    5.765395 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.081383    0.003018    5.768412 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.117748    0.158198    5.926610 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.124286    0.022562    5.949172 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.049172   clock uncertainty
                                  0.000000    6.049172   clock reconvergence pessimism
                                  0.575093    6.624265   library hold time
                                              6.624265   data required time
---------------------------------------------------------------------------------------------
                                              6.624265   data required time
                                             -6.849470   data arrival time
---------------------------------------------------------------------------------------------
                                              0.225205   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 v input external delay
     1    0.004880    0.090000    0.000000    5.840000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.090248    0.000118    5.840118 v hold90/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002878    0.038378    0.364707    6.204825 v hold90/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.038378    0.000205    6.205030 v hold88/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.009850    0.061705    0.374860    6.579890 v hold88/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.061705    0.000705    6.580595 v input45/A (sky130_fd_sc_hd__buf_12)
     1    0.023941    0.022862    0.091029    6.671624 v input45/X (sky130_fd_sc_hd__buf_12)
                                                         net45 (net)
                      0.023750    0.003275    6.674899 v hold89/A (sky130_fd_sc_hd__buf_12)
     8    0.224252    0.079401    0.092150    6.767049 v hold89/X (sky130_fd_sc_hd__buf_12)
                                                         net181 (net)
                      0.169113    0.070524    6.837573 v SRAM_0/BEN[5] (EF_SRAM_1024x32)
                                              6.837573   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.076531    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639504    0.015489    5.585490 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073860    0.081179    0.179905    5.765395 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.081383    0.003018    5.768412 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.117748    0.158198    5.926610 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.124286    0.022562    5.949172 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.049172   clock uncertainty
                                  0.000000    6.049172   clock reconvergence pessimism
                                  0.561615    6.610787   library hold time
                                              6.610787   data required time
---------------------------------------------------------------------------------------------
                                              6.610787   data required time
                                             -6.837573   data arrival time
---------------------------------------------------------------------------------------------
                                              0.226786   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 v input external delay
     1    0.003269    0.090000    0.000000    5.840000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.090150    0.000071    5.840071 v hold93/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002317    0.036541    0.361494    6.201566 v hold93/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.036541    0.000145    6.201711 v hold91/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.011193    0.065623    0.378394    6.580105 v hold91/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.065623    0.000893    6.580998 v input47/A (sky130_fd_sc_hd__buf_12)
     1    0.072993    0.035781    0.101305    6.682303 v input47/X (sky130_fd_sc_hd__buf_12)
                                                         net47 (net)
                      0.055209    0.019307    6.701610 v hold92/A (sky130_fd_sc_hd__buf_12)
     8    0.197023    0.081184    0.111281    6.812891 v hold92/X (sky130_fd_sc_hd__buf_12)
                                                         net184 (net)
                      0.112725    0.037832    6.850724 v SRAM_0/BEN[18] (EF_SRAM_1024x32)
                                              6.850724   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.076531    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639504    0.015489    5.585490 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073860    0.081179    0.179905    5.765395 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.081383    0.003018    5.768412 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.117748    0.158198    5.926610 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.124286    0.022562    5.949172 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.049172   clock uncertainty
                                  0.000000    6.049172   clock reconvergence pessimism
                                  0.574720    6.623892   library hold time
                                              6.623892   data required time
---------------------------------------------------------------------------------------------
                                              6.623892   data required time
                                             -6.850724   data arrival time
---------------------------------------------------------------------------------------------
                                              0.226831   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 v input external delay
     1    0.003500    0.090000    0.000000    5.840000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.090163    0.000077    5.840077 v hold96/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001876    0.034926    0.358981    6.199059 v hold96/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.034926    0.000127    6.199186 v hold94/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010892    0.064794    0.376962    6.576148 v hold94/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.064794    0.000843    6.576991 v input48/A (sky130_fd_sc_hd__buf_12)
     1    0.074190    0.036627    0.101946    6.678937 v input48/X (sky130_fd_sc_hd__buf_12)
                                                         net48 (net)
                      0.054869    0.018887    6.697824 v hold95/A (sky130_fd_sc_hd__buf_12)
     8    0.197134    0.079109    0.107857    6.805681 v hold95/X (sky130_fd_sc_hd__buf_12)
                                                         net187 (net)
                      0.121439    0.044040    6.849720 v SRAM_0/BEN[25] (EF_SRAM_1024x32)
                                              6.849720   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.076531    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639504    0.015489    5.585490 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073860    0.081179    0.179905    5.765395 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.081383    0.003018    5.768412 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.117748    0.158198    5.926610 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.124286    0.022562    5.949172 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.049172   clock uncertainty
                                  0.000000    6.049172   clock reconvergence pessimism
                                  0.572695    6.621867   library hold time
                                              6.621867   data required time
---------------------------------------------------------------------------------------------
                                              6.621867   data required time
                                             -6.849720   data arrival time
---------------------------------------------------------------------------------------------
                                              0.227854   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 v input external delay
     1    0.004880    0.090000    0.000000    5.840000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.090248    0.000118    5.840118 v hold90/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002878    0.038378    0.364707    6.204825 v hold90/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.038378    0.000205    6.205030 v hold88/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.009850    0.061705    0.374860    6.579890 v hold88/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.061705    0.000705    6.580595 v input45/A (sky130_fd_sc_hd__buf_12)
     1    0.023941    0.022862    0.091029    6.671624 v input45/X (sky130_fd_sc_hd__buf_12)
                                                         net45 (net)
                      0.023750    0.003275    6.674899 v hold89/A (sky130_fd_sc_hd__buf_12)
     8    0.224252    0.079401    0.092150    6.767049 v hold89/X (sky130_fd_sc_hd__buf_12)
                                                         net181 (net)
                      0.170836    0.071596    6.838645 v SRAM_0/BEN[4] (EF_SRAM_1024x32)
                                              6.838645   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.076531    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639504    0.015489    5.585490 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073860    0.081179    0.179905    5.765395 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.081383    0.003018    5.768412 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.117748    0.158198    5.926610 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.124286    0.022562    5.949172 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.049172   clock uncertainty
                                  0.000000    6.049172   clock reconvergence pessimism
                                  0.561214    6.610387   library hold time
                                              6.610387   data required time
---------------------------------------------------------------------------------------------
                                              6.610387   data required time
                                             -6.838645   data arrival time
---------------------------------------------------------------------------------------------
                                              0.228258   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 v input external delay
     1    0.003269    0.090000    0.000000    5.840000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.090150    0.000071    5.840071 v hold93/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002317    0.036541    0.361494    6.201566 v hold93/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.036541    0.000145    6.201711 v hold91/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.011193    0.065623    0.378394    6.580105 v hold91/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.065623    0.000893    6.580998 v input47/A (sky130_fd_sc_hd__buf_12)
     1    0.072993    0.035781    0.101305    6.682303 v input47/X (sky130_fd_sc_hd__buf_12)
                                                         net47 (net)
                      0.055209    0.019307    6.701610 v hold92/A (sky130_fd_sc_hd__buf_12)
     8    0.197023    0.081184    0.111281    6.812891 v hold92/X (sky130_fd_sc_hd__buf_12)
                                                         net184 (net)
                      0.114282    0.039023    6.851915 v SRAM_0/BEN[19] (EF_SRAM_1024x32)
                                              6.851915   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.076531    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639504    0.015489    5.585490 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073860    0.081179    0.179905    5.765395 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.081383    0.003018    5.768412 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.117748    0.158198    5.926610 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.124286    0.022562    5.949172 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.049172   clock uncertainty
                                  0.000000    6.049172   clock reconvergence pessimism
                                  0.574358    6.623530   library hold time
                                              6.623530   data required time
---------------------------------------------------------------------------------------------
                                              6.623530   data required time
                                             -6.851915   data arrival time
---------------------------------------------------------------------------------------------
                                              0.228384   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 v input external delay
     1    0.004880    0.090000    0.000000    5.840000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.090248    0.000118    5.840118 v hold90/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002878    0.038378    0.364707    6.204825 v hold90/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.038378    0.000205    6.205030 v hold88/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.009850    0.061705    0.374860    6.579890 v hold88/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.061705    0.000705    6.580595 v input45/A (sky130_fd_sc_hd__buf_12)
     1    0.023941    0.022862    0.091029    6.671624 v input45/X (sky130_fd_sc_hd__buf_12)
                                                         net45 (net)
                      0.023750    0.003275    6.674899 v hold89/A (sky130_fd_sc_hd__buf_12)
     8    0.224252    0.079401    0.092150    6.767049 v hold89/X (sky130_fd_sc_hd__buf_12)
                                                         net181 (net)
                      0.172079    0.072365    6.839415 v SRAM_0/BEN[3] (EF_SRAM_1024x32)
                                              6.839415   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.076531    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639504    0.015489    5.585490 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073860    0.081179    0.179905    5.765395 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.081383    0.003018    5.768412 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.117748    0.158198    5.926610 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.124286    0.022562    5.949172 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.049172   clock uncertainty
                                  0.000000    6.049172   clock reconvergence pessimism
                                  0.560925    6.610097   library hold time
                                              6.610097   data required time
---------------------------------------------------------------------------------------------
                                              6.610097   data required time
                                             -6.839415   data arrival time
---------------------------------------------------------------------------------------------
                                              0.229317   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 v input external delay
     1    0.003500    0.090000    0.000000    5.840000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.090163    0.000077    5.840077 v hold96/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001876    0.034926    0.358981    6.199059 v hold96/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.034926    0.000127    6.199186 v hold94/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010892    0.064794    0.376962    6.576148 v hold94/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.064794    0.000843    6.576991 v input48/A (sky130_fd_sc_hd__buf_12)
     1    0.074190    0.036627    0.101946    6.678937 v input48/X (sky130_fd_sc_hd__buf_12)
                                                         net48 (net)
                      0.054869    0.018887    6.697824 v hold95/A (sky130_fd_sc_hd__buf_12)
     8    0.197134    0.079109    0.107857    6.805681 v hold95/X (sky130_fd_sc_hd__buf_12)
                                                         net187 (net)
                      0.123185    0.045266    6.850947 v SRAM_0/BEN[26] (EF_SRAM_1024x32)
                                              6.850947   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.076531    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639504    0.015489    5.585490 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073860    0.081179    0.179905    5.765395 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.081383    0.003018    5.768412 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.117748    0.158198    5.926610 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.124286    0.022562    5.949172 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.049172   clock uncertainty
                                  0.000000    6.049172   clock reconvergence pessimism
                                  0.572289    6.621461   library hold time
                                              6.621461   data required time
---------------------------------------------------------------------------------------------
                                              6.621461   data required time
                                             -6.850947   data arrival time
---------------------------------------------------------------------------------------------
                                              0.229486   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 v input external delay
     1    0.003269    0.090000    0.000000    5.840000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.090150    0.000071    5.840071 v hold93/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002317    0.036541    0.361494    6.201566 v hold93/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.036541    0.000145    6.201711 v hold91/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.011193    0.065623    0.378394    6.580105 v hold91/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.065623    0.000893    6.580998 v input47/A (sky130_fd_sc_hd__buf_12)
     1    0.072993    0.035781    0.101305    6.682303 v input47/X (sky130_fd_sc_hd__buf_12)
                                                         net47 (net)
                      0.055209    0.019307    6.701610 v hold92/A (sky130_fd_sc_hd__buf_12)
     8    0.197023    0.081184    0.111281    6.812891 v hold92/X (sky130_fd_sc_hd__buf_12)
                                                         net184 (net)
                      0.115444    0.039899    6.852790 v SRAM_0/BEN[20] (EF_SRAM_1024x32)
                                              6.852790   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.076531    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639504    0.015489    5.585490 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073860    0.081179    0.179905    5.765395 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.081383    0.003018    5.768412 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.117748    0.158198    5.926610 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.124286    0.022562    5.949172 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.049172   clock uncertainty
                                  0.000000    6.049172   clock reconvergence pessimism
                                  0.574088    6.623260   library hold time
                                              6.623260   data required time
---------------------------------------------------------------------------------------------
                                              6.623260   data required time
                                             -6.852790   data arrival time
---------------------------------------------------------------------------------------------
                                              0.229530   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 v input external delay
     1    0.004880    0.090000    0.000000    5.840000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.090248    0.000118    5.840118 v hold90/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002878    0.038378    0.364707    6.204825 v hold90/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.038378    0.000205    6.205030 v hold88/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.009850    0.061705    0.374860    6.579890 v hold88/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.061705    0.000705    6.580595 v input45/A (sky130_fd_sc_hd__buf_12)
     1    0.023941    0.022862    0.091029    6.671624 v input45/X (sky130_fd_sc_hd__buf_12)
                                                         net45 (net)
                      0.023750    0.003275    6.674899 v hold89/A (sky130_fd_sc_hd__buf_12)
     8    0.224252    0.079401    0.092150    6.767049 v hold89/X (sky130_fd_sc_hd__buf_12)
                                                         net181 (net)
                      0.173102    0.072998    6.840047 v SRAM_0/BEN[2] (EF_SRAM_1024x32)
                                              6.840047   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.076531    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639504    0.015489    5.585490 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073860    0.081179    0.179905    5.765395 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.081383    0.003018    5.768412 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.117748    0.158198    5.926610 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.124286    0.022562    5.949172 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.049172   clock uncertainty
                                  0.000000    6.049172   clock reconvergence pessimism
                                  0.560688    6.609860   library hold time
                                              6.609860   data required time
---------------------------------------------------------------------------------------------
                                              6.609860   data required time
                                             -6.840047   data arrival time
---------------------------------------------------------------------------------------------
                                              0.230187   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 v input external delay
     1    0.003269    0.090000    0.000000    5.840000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.090150    0.000071    5.840071 v hold93/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002317    0.036541    0.361494    6.201566 v hold93/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.036541    0.000145    6.201711 v hold91/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.011193    0.065623    0.378394    6.580105 v hold91/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.065623    0.000893    6.580998 v input47/A (sky130_fd_sc_hd__buf_12)
     1    0.072993    0.035781    0.101305    6.682303 v input47/X (sky130_fd_sc_hd__buf_12)
                                                         net47 (net)
                      0.055209    0.019307    6.701610 v hold92/A (sky130_fd_sc_hd__buf_12)
     8    0.197023    0.081184    0.111281    6.812891 v hold92/X (sky130_fd_sc_hd__buf_12)
                                                         net184 (net)
                      0.116201    0.040485    6.853376 v SRAM_0/BEN[21] (EF_SRAM_1024x32)
                                              6.853376   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.076531    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639504    0.015489    5.585490 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073860    0.081179    0.179905    5.765395 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.081383    0.003018    5.768412 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.117748    0.158198    5.926610 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.124286    0.022562    5.949172 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.049172   clock uncertainty
                                  0.000000    6.049172   clock reconvergence pessimism
                                  0.573912    6.623085   library hold time
                                              6.623085   data required time
---------------------------------------------------------------------------------------------
                                              6.623085   data required time
                                             -6.853376   data arrival time
---------------------------------------------------------------------------------------------
                                              0.230292   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 v input external delay
     1    0.003500    0.090000    0.000000    5.840000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.090163    0.000077    5.840077 v hold96/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001876    0.034926    0.358981    6.199059 v hold96/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.034926    0.000127    6.199186 v hold94/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010892    0.064794    0.376962    6.576148 v hold94/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.064794    0.000843    6.576991 v input48/A (sky130_fd_sc_hd__buf_12)
     1    0.074190    0.036627    0.101946    6.678937 v input48/X (sky130_fd_sc_hd__buf_12)
                                                         net48 (net)
                      0.054869    0.018887    6.697824 v hold95/A (sky130_fd_sc_hd__buf_12)
     8    0.197134    0.079109    0.107857    6.805681 v hold95/X (sky130_fd_sc_hd__buf_12)
                                                         net187 (net)
                      0.124576    0.046260    6.851941 v SRAM_0/BEN[27] (EF_SRAM_1024x32)
                                              6.851941   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.076531    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639504    0.015489    5.585490 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073860    0.081179    0.179905    5.765395 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.081383    0.003018    5.768412 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.117748    0.158198    5.926610 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.124286    0.022562    5.949172 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.049172   clock uncertainty
                                  0.000000    6.049172   clock reconvergence pessimism
                                  0.571966    6.621138   library hold time
                                              6.621138   data required time
---------------------------------------------------------------------------------------------
                                              6.621138   data required time
                                             -6.851941   data arrival time
---------------------------------------------------------------------------------------------
                                              0.230803   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 v input external delay
     1    0.004880    0.090000    0.000000    5.840000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.090248    0.000118    5.840118 v hold90/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002878    0.038378    0.364707    6.204825 v hold90/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.038378    0.000205    6.205030 v hold88/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.009850    0.061705    0.374860    6.579890 v hold88/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.061705    0.000705    6.580595 v input45/A (sky130_fd_sc_hd__buf_12)
     1    0.023941    0.022862    0.091029    6.671624 v input45/X (sky130_fd_sc_hd__buf_12)
                                                         net45 (net)
                      0.023750    0.003275    6.674899 v hold89/A (sky130_fd_sc_hd__buf_12)
     8    0.224252    0.079401    0.092150    6.767049 v hold89/X (sky130_fd_sc_hd__buf_12)
                                                         net181 (net)
                      0.173848    0.073458    6.840508 v SRAM_0/BEN[1] (EF_SRAM_1024x32)
                                              6.840508   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.076531    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639504    0.015489    5.585490 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073860    0.081179    0.179905    5.765395 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.081383    0.003018    5.768412 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.117748    0.158198    5.926610 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.124286    0.022562    5.949172 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.049172   clock uncertainty
                                  0.000000    6.049172   clock reconvergence pessimism
                                  0.560514    6.609687   library hold time
                                              6.609687   data required time
---------------------------------------------------------------------------------------------
                                              6.609687   data required time
                                             -6.840508   data arrival time
---------------------------------------------------------------------------------------------
                                              0.230821   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 v input external delay
     1    0.003269    0.090000    0.000000    5.840000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.090150    0.000071    5.840071 v hold93/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002317    0.036541    0.361494    6.201566 v hold93/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.036541    0.000145    6.201711 v hold91/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.011193    0.065623    0.378394    6.580105 v hold91/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.065623    0.000893    6.580998 v input47/A (sky130_fd_sc_hd__buf_12)
     1    0.072993    0.035781    0.101305    6.682303 v input47/X (sky130_fd_sc_hd__buf_12)
                                                         net47 (net)
                      0.055209    0.019307    6.701610 v hold92/A (sky130_fd_sc_hd__buf_12)
     8    0.197023    0.081184    0.111281    6.812891 v hold92/X (sky130_fd_sc_hd__buf_12)
                                                         net184 (net)
                      0.116768    0.040913    6.853805 v SRAM_0/BEN[22] (EF_SRAM_1024x32)
                                              6.853805   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.076531    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639504    0.015489    5.585490 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073860    0.081179    0.179905    5.765395 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.081383    0.003018    5.768412 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.117748    0.158198    5.926610 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.124286    0.022562    5.949172 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.049172   clock uncertainty
                                  0.000000    6.049172   clock reconvergence pessimism
                                  0.573780    6.622952   library hold time
                                              6.622952   data required time
---------------------------------------------------------------------------------------------
                                              6.622952   data required time
                                             -6.853805   data arrival time
---------------------------------------------------------------------------------------------
                                              0.230852   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 v input external delay
     1    0.004880    0.090000    0.000000    5.840000 v wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.090248    0.000118    5.840118 v hold90/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002878    0.038378    0.364707    6.204825 v hold90/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.038378    0.000205    6.205030 v hold88/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.009850    0.061705    0.374860    6.579890 v hold88/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.061705    0.000705    6.580595 v input45/A (sky130_fd_sc_hd__buf_12)
     1    0.023941    0.022862    0.091029    6.671624 v input45/X (sky130_fd_sc_hd__buf_12)
                                                         net45 (net)
                      0.023750    0.003275    6.674899 v hold89/A (sky130_fd_sc_hd__buf_12)
     8    0.224252    0.079401    0.092150    6.767049 v hold89/X (sky130_fd_sc_hd__buf_12)
                                                         net181 (net)
                      0.174198    0.073675    6.840724 v SRAM_0/BEN[0] (EF_SRAM_1024x32)
                                              6.840724   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.076531    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639504    0.015489    5.585490 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073860    0.081179    0.179905    5.765395 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.081383    0.003018    5.768412 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.117748    0.158198    5.926610 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.124286    0.022562    5.949172 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.049172   clock uncertainty
                                  0.000000    6.049172   clock reconvergence pessimism
                                  0.560433    6.609605   library hold time
                                              6.609605   data required time
---------------------------------------------------------------------------------------------
                                              6.609605   data required time
                                             -6.840724   data arrival time
---------------------------------------------------------------------------------------------
                                              0.231119   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 v input external delay
     1    0.003269    0.090000    0.000000    5.840000 v wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.090150    0.000071    5.840071 v hold93/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002317    0.036541    0.361494    6.201566 v hold93/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.036541    0.000145    6.201711 v hold91/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.011193    0.065623    0.378394    6.580105 v hold91/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.065623    0.000893    6.580998 v input47/A (sky130_fd_sc_hd__buf_12)
     1    0.072993    0.035781    0.101305    6.682303 v input47/X (sky130_fd_sc_hd__buf_12)
                                                         net47 (net)
                      0.055209    0.019307    6.701610 v hold92/A (sky130_fd_sc_hd__buf_12)
     8    0.197023    0.081184    0.111281    6.812891 v hold92/X (sky130_fd_sc_hd__buf_12)
                                                         net184 (net)
                      0.117056    0.041130    6.854022 v SRAM_0/BEN[23] (EF_SRAM_1024x32)
                                              6.854022   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.076531    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639504    0.015489    5.585490 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073860    0.081179    0.179905    5.765395 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.081383    0.003018    5.768412 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.117748    0.158198    5.926610 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.124286    0.022562    5.949172 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.049172   clock uncertainty
                                  0.000000    6.049172   clock reconvergence pessimism
                                  0.573713    6.622886   library hold time
                                              6.622886   data required time
---------------------------------------------------------------------------------------------
                                              6.622886   data required time
                                             -6.854022   data arrival time
---------------------------------------------------------------------------------------------
                                              0.231136   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 v input external delay
     1    0.003500    0.090000    0.000000    5.840000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.090163    0.000077    5.840077 v hold96/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001876    0.034926    0.358981    6.199059 v hold96/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.034926    0.000127    6.199186 v hold94/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010892    0.064794    0.376962    6.576148 v hold94/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.064794    0.000843    6.576991 v input48/A (sky130_fd_sc_hd__buf_12)
     1    0.074190    0.036627    0.101946    6.678937 v input48/X (sky130_fd_sc_hd__buf_12)
                                                         net48 (net)
                      0.054869    0.018887    6.697824 v hold95/A (sky130_fd_sc_hd__buf_12)
     8    0.197134    0.079109    0.107857    6.805681 v hold95/X (sky130_fd_sc_hd__buf_12)
                                                         net187 (net)
                      0.125912    0.047194    6.852875 v SRAM_0/BEN[28] (EF_SRAM_1024x32)
                                              6.852875   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.076531    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639504    0.015489    5.585490 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073860    0.081179    0.179905    5.765395 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.081383    0.003018    5.768412 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.117748    0.158198    5.926610 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.124286    0.022562    5.949172 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.049172   clock uncertainty
                                  0.000000    6.049172   clock reconvergence pessimism
                                  0.571655    6.620828   library hold time
                                              6.620828   data required time
---------------------------------------------------------------------------------------------
                                              6.620828   data required time
                                             -6.852875   data arrival time
---------------------------------------------------------------------------------------------
                                              0.232047   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 v input external delay
     1    0.003500    0.090000    0.000000    5.840000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.090163    0.000077    5.840077 v hold96/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001876    0.034926    0.358981    6.199059 v hold96/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.034926    0.000127    6.199186 v hold94/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010892    0.064794    0.376962    6.576148 v hold94/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.064794    0.000843    6.576991 v input48/A (sky130_fd_sc_hd__buf_12)
     1    0.074190    0.036627    0.101946    6.678937 v input48/X (sky130_fd_sc_hd__buf_12)
                                                         net48 (net)
                      0.054869    0.018887    6.697824 v hold95/A (sky130_fd_sc_hd__buf_12)
     8    0.197134    0.079109    0.107857    6.805681 v hold95/X (sky130_fd_sc_hd__buf_12)
                                                         net187 (net)
                      0.126811    0.047813    6.853494 v SRAM_0/BEN[29] (EF_SRAM_1024x32)
                                              6.853494   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.076531    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639504    0.015489    5.585490 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073860    0.081179    0.179905    5.765395 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.081383    0.003018    5.768412 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.117748    0.158198    5.926610 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.124286    0.022562    5.949172 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.049172   clock uncertainty
                                  0.000000    6.049172   clock reconvergence pessimism
                                  0.571446    6.620618   library hold time
                                              6.620618   data required time
---------------------------------------------------------------------------------------------
                                              6.620618   data required time
                                             -6.853494   data arrival time
---------------------------------------------------------------------------------------------
                                              0.232875   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 v input external delay
     1    0.003500    0.090000    0.000000    5.840000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.090163    0.000077    5.840077 v hold96/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001876    0.034926    0.358981    6.199059 v hold96/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.034926    0.000127    6.199186 v hold94/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010892    0.064794    0.376962    6.576148 v hold94/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.064794    0.000843    6.576991 v input48/A (sky130_fd_sc_hd__buf_12)
     1    0.074190    0.036627    0.101946    6.678937 v input48/X (sky130_fd_sc_hd__buf_12)
                                                         net48 (net)
                      0.054869    0.018887    6.697824 v hold95/A (sky130_fd_sc_hd__buf_12)
     8    0.197134    0.079109    0.107857    6.805681 v hold95/X (sky130_fd_sc_hd__buf_12)
                                                         net187 (net)
                      0.127376    0.048221    6.853902 v SRAM_0/BEN[30] (EF_SRAM_1024x32)
                                              6.853902   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.076531    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639504    0.015489    5.585490 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073860    0.081179    0.179905    5.765395 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.081383    0.003018    5.768412 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.117748    0.158198    5.926610 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.124286    0.022562    5.949172 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.049172   clock uncertainty
                                  0.000000    6.049172   clock reconvergence pessimism
                                  0.571315    6.620487   library hold time
                                              6.620487   data required time
---------------------------------------------------------------------------------------------
                                              6.620487   data required time
                                             -6.853902   data arrival time
---------------------------------------------------------------------------------------------
                                              0.233415   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 v input external delay
     1    0.003500    0.090000    0.000000    5.840000 v wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.090163    0.000077    5.840077 v hold96/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001876    0.034926    0.358981    6.199059 v hold96/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.034926    0.000127    6.199186 v hold94/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010892    0.064794    0.376962    6.576148 v hold94/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.064794    0.000843    6.576991 v input48/A (sky130_fd_sc_hd__buf_12)
     1    0.074190    0.036627    0.101946    6.678937 v input48/X (sky130_fd_sc_hd__buf_12)
                                                         net48 (net)
                      0.054869    0.018887    6.697824 v hold95/A (sky130_fd_sc_hd__buf_12)
     8    0.197134    0.079109    0.107857    6.805681 v hold95/X (sky130_fd_sc_hd__buf_12)
                                                         net187 (net)
                      0.127682    0.048434    6.854115 v SRAM_0/BEN[31] (EF_SRAM_1024x32)
                                              6.854115   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.076531    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639504    0.015489    5.585490 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073860    0.081179    0.179905    5.765395 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.081383    0.003018    5.768412 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.117748    0.158198    5.926610 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.124286    0.022562    5.949172 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.049172   clock uncertainty
                                  0.000000    6.049172   clock reconvergence pessimism
                                  0.571244    6.620416   library hold time
                                              6.620416   data required time
---------------------------------------------------------------------------------------------
                                              6.620416   data required time
                                             -6.854115   data arrival time
---------------------------------------------------------------------------------------------
                                              0.233698   slack (MET)


Startpoint: wbs_dat_i[15] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 v input external delay
     1    0.003703    0.070000    0.000000    5.690000 v wbs_dat_i[15] (in)
                                                         wbs_dat_i[15] (net)
                      0.070176    0.000083    5.690084 v hold99/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002131    0.035879    0.352680    6.042764 v hold99/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net191 (net)
                      0.035879    0.000142    6.042905 v hold3/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001846    0.034767    0.338211    6.381117 v hold3/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net95 (net)
                      0.034767    0.000081    6.381198 v input19/A (sky130_fd_sc_hd__buf_2)
     1    0.012367    0.032046    0.085709    6.466907 v input19/X (sky130_fd_sc_hd__buf_2)
                                                         net19 (net)
                      0.032077    0.000862    6.467770 v hold4/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.034489    0.133830    0.439033    6.906803 v hold4/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net96 (net)
                      0.134045    0.004497    6.911300 v SRAM_0/DI[15] (EF_SRAM_1024x32)
                                              6.911300   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.076531    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639504    0.015489    5.585490 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073860    0.081179    0.179905    5.765395 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.081383    0.003018    5.768412 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.117748    0.158198    5.926610 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.124286    0.022562    5.949172 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.049172   clock uncertainty
                                  0.000000    6.049172   clock reconvergence pessimism
                                  0.580930    6.630102   library hold time
                                              6.630102   data required time
---------------------------------------------------------------------------------------------
                                              6.630102   data required time
                                             -6.911300   data arrival time
---------------------------------------------------------------------------------------------
                                              0.281198   slack (MET)


Startpoint: _6_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _6_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.076531    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639504    0.014014    4.664014 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073860    0.081179    0.162771    4.826786 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.084876    0.012684    4.839469 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.054536    0.055837    0.112715    4.952185 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.056157    0.002892    4.955077 ^ _6_/CLK (sky130_fd_sc_hd__dfrtp_1)
     2    0.015242    0.107087    0.249822    5.204899 ^ _6_/Q (sky130_fd_sc_hd__dfrtp_1)
                                                         net51 (net)
                      0.107090    0.000693    5.205592 ^ _5_/A_N (sky130_fd_sc_hd__and3b_1)
     1    0.003674    0.026479    0.111258    5.316850 v _5_/X (sky130_fd_sc_hd__and3b_1)
                                                         _0_ (net)
                      0.026479    0.000258    5.317108 v _6_/D (sky130_fd_sc_hd__dfrtp_1)
                                              5.317108   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.076531    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639504    0.015489    5.585490 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073860    0.081179    0.179905    5.765395 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.084876    0.014019    5.779414 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.054536    0.055837    0.124580    5.903994 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.056157    0.003196    5.907190 ^ _6_/CLK (sky130_fd_sc_hd__dfrtp_1)
                                  0.100000    6.007190   clock uncertainty
                                 -0.951809    5.055381   clock reconvergence pessimism
                                 -0.028113    5.027267   library hold time
                                              5.027267   data required time
---------------------------------------------------------------------------------------------
                                              5.027267   data required time
                                             -5.317108   data arrival time
---------------------------------------------------------------------------------------------
                                              0.289841   slack (MET)


Startpoint: wbs_dat_i[13] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 v input external delay
     1    0.003260    0.070000    0.000000    5.690000 v wbs_dat_i[13] (in)
                                                         wbs_dat_i[13] (net)
                      0.070192    0.000091    5.690091 v hold101/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002146    0.035929    0.352772    6.042864 v hold101/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net193 (net)
                      0.035929    0.000136    6.043000 v hold25/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002176    0.035989    0.340112    6.383112 v hold25/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net117 (net)
                      0.035989    0.000097    6.383209 v input17/A (sky130_fd_sc_hd__buf_2)
     1    0.012540    0.032263    0.086403    6.469612 v input17/X (sky130_fd_sc_hd__buf_2)
                                                         net17 (net)
                      0.032298    0.000897    6.470509 v hold26/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.038538    0.145240    0.448529    6.919038 v hold26/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net118 (net)
                      0.145498    0.005142    6.924180 v SRAM_0/DI[13] (EF_SRAM_1024x32)
                                              6.924180   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.076531    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639504    0.015489    5.585490 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073860    0.081179    0.179905    5.765395 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.081383    0.003018    5.768412 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.117748    0.158198    5.926610 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.124286    0.022562    5.949172 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.049172   clock uncertainty
                                  0.000000    6.049172   clock reconvergence pessimism
                                  0.577904    6.627077   library hold time
                                              6.627077   data required time
---------------------------------------------------------------------------------------------
                                              6.627077   data required time
                                             -6.924180   data arrival time
---------------------------------------------------------------------------------------------
                                              0.297103   slack (MET)


Startpoint: wbs_dat_i[12] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 v input external delay
     1    0.003211    0.070000    0.000000    5.690000 v wbs_dat_i[12] (in)
                                                         wbs_dat_i[12] (net)
                      0.070176    0.000083    5.690084 v hold102/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002419    0.036803    0.354328    6.044411 v hold102/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net194 (net)
                      0.036803    0.000145    6.044557 v hold35/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002925    0.038576    0.344691    6.389247 v hold35/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net127 (net)
                      0.038576    0.000170    6.389417 v input16/A (sky130_fd_sc_hd__buf_2)
     1    0.013799    0.033782    0.089295    6.478712 v input16/X (sky130_fd_sc_hd__buf_2)
                                                         net16 (net)
                      0.033829    0.001064    6.479776 v hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.043799    0.162481    0.459712    6.939488 v hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net128 (net)
                      0.163035    0.007802    6.947290 v SRAM_0/DI[12] (EF_SRAM_1024x32)
                                              6.947290   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.076531    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639504    0.015489    5.585490 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073860    0.081179    0.179905    5.765395 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.081383    0.003018    5.768412 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.117748    0.158198    5.926610 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.124286    0.022562    5.949172 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.049172   clock uncertainty
                                  0.000000    6.049172   clock reconvergence pessimism
                                  0.573272    6.622445   library hold time
                                              6.622445   data required time
---------------------------------------------------------------------------------------------
                                              6.622445   data required time
                                             -6.947290   data arrival time
---------------------------------------------------------------------------------------------
                                              0.324845   slack (MET)


Startpoint: wbs_dat_i[14] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 v input external delay
     1    0.003169    0.070000    0.000000    5.690000 v wbs_dat_i[14] (in)
                                                         wbs_dat_i[14] (net)
                      0.070172    0.000082    5.690082 v hold100/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003802    0.042388    0.362051    6.052133 v hold100/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net192 (net)
                      0.042388    0.000226    6.052360 v hold21/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.004406    0.043865    0.354044    6.406404 v hold21/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net113 (net)
                      0.043865    0.000266    6.406669 v input18/A (sky130_fd_sc_hd__buf_2)
     1    0.012600    0.032380    0.089428    6.496098 v input18/X (sky130_fd_sc_hd__buf_2)
                                                         net18 (net)
                      0.032424    0.001013    6.497111 v hold22/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.044145    0.163385    0.460412    6.957523 v hold22/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net114 (net)
                      0.163826    0.007008    6.964531 v SRAM_0/DI[14] (EF_SRAM_1024x32)
                                              6.964531   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.076531    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639504    0.015489    5.585490 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073860    0.081179    0.179905    5.765395 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.081383    0.003018    5.768412 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.117748    0.158198    5.926610 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.124286    0.022562    5.949172 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.049172   clock uncertainty
                                  0.000000    6.049172   clock reconvergence pessimism
                                  0.573063    6.622236   library hold time
                                              6.622236   data required time
---------------------------------------------------------------------------------------------
                                              6.622236   data required time
                                             -6.964531   data arrival time
---------------------------------------------------------------------------------------------
                                              0.342295   slack (MET)


Startpoint: wbs_dat_i[11] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 v input external delay
     1    0.002506    0.070000    0.000000    5.690000 v wbs_dat_i[11] (in)
                                                         wbs_dat_i[11] (net)
                      0.070130    0.000062    5.690062 v hold103/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003292    0.040161    0.359279    6.049341 v hold103/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.040161    0.000201    6.049542 v hold1/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003004    0.038898    0.346351    6.395893 v hold1/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net93 (net)
                      0.038898    0.000185    6.396078 v input15/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.013637    0.032550    0.097212    6.493289 v input15/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net15 (net)
                      0.032597    0.001040    6.494329 v hold2/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.046879    0.171833    0.466418    6.960748 v hold2/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net94 (net)
                      0.172355    0.007787    6.968535 v SRAM_0/DI[11] (EF_SRAM_1024x32)
                                              6.968535   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.076531    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639504    0.015489    5.585490 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073860    0.081179    0.179905    5.765395 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.081383    0.003018    5.768412 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.117748    0.158198    5.926610 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.124286    0.022562    5.949172 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.049172   clock uncertainty
                                  0.000000    6.049172   clock reconvergence pessimism
                                  0.570810    6.619983   library hold time
                                              6.619983   data required time
---------------------------------------------------------------------------------------------
                                              6.619983   data required time
                                             -6.968535   data arrival time
---------------------------------------------------------------------------------------------
                                              0.348552   slack (MET)


Startpoint: wbs_dat_i[26] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 v input external delay
     1    0.004179    0.070000    0.000000    5.690000 v wbs_dat_i[26] (in)
                                                         wbs_dat_i[26] (net)
                      0.070195    0.000093    5.690093 v hold121/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002315    0.036535    0.353733    6.043826 v hold121/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net213 (net)
                      0.036535    0.000155    6.043982 v hold5/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002913    0.038522    0.344513    6.388494 v hold5/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net97 (net)
                      0.038522    0.000193    6.388687 v input31/A (sky130_fd_sc_hd__buf_4)
     1    0.038482    0.047913    0.107764    6.496451 v input31/X (sky130_fd_sc_hd__buf_4)
                                                         net31 (net)
                      0.049911    0.007226    6.503677 v hold6/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.047011    0.171917    0.473201    6.976878 v hold6/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net98 (net)
                      0.172478    0.008074    6.984953 v SRAM_0/DI[26] (EF_SRAM_1024x32)
                                              6.984953   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.076531    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639504    0.015489    5.585490 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073860    0.081179    0.179905    5.765395 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.081383    0.003018    5.768412 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.117748    0.158198    5.926610 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.124286    0.022562    5.949172 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.049172   clock uncertainty
                                  0.000000    6.049172   clock reconvergence pessimism
                                  0.570778    6.619950   library hold time
                                              6.619950   data required time
---------------------------------------------------------------------------------------------
                                              6.619950   data required time
                                             -6.984953   data arrival time
---------------------------------------------------------------------------------------------
                                              0.365003   slack (MET)


Startpoint: wbs_dat_i[31] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 v input external delay
     1    0.003017    0.070000    0.000000    5.690000 v wbs_dat_i[31] (in)
                                                         wbs_dat_i[31] (net)
                      0.070160    0.000076    5.690076 v hold130/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002246    0.036280    0.353346    6.043422 v hold130/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net222 (net)
                      0.036280    0.000089    6.043512 v hold31/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003278    0.040182    0.346494    6.390006 v hold31/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net123 (net)
                      0.040182    0.000220    6.390225 v input37/A (sky130_fd_sc_hd__buf_4)
     1    0.040787    0.050052    0.109279    6.499504 v input37/X (sky130_fd_sc_hd__buf_4)
                                                         net37 (net)
                      0.052716    0.008495    6.507999 v hold32/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.046120    0.169503    0.471219    6.979218 v hold32/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net124 (net)
                      0.170313    0.009621    6.988840 v SRAM_0/DI[31] (EF_SRAM_1024x32)
                                              6.988840   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.076531    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639504    0.015489    5.585490 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073860    0.081179    0.179905    5.765395 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.081383    0.003018    5.768412 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.117748    0.158198    5.926610 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.124286    0.022562    5.949172 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.049172   clock uncertainty
                                  0.000000    6.049172   clock reconvergence pessimism
                                  0.571350    6.620522   library hold time
                                              6.620522   data required time
---------------------------------------------------------------------------------------------
                                              6.620522   data required time
                                             -6.988840   data arrival time
---------------------------------------------------------------------------------------------
                                              0.368317   slack (MET)


Startpoint: wbs_dat_i[8] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 v input external delay
     1    0.003618    0.070000    0.000000    5.690000 v wbs_dat_i[8] (in)
                                                         wbs_dat_i[8] (net)
                      0.070176    0.000083    5.690084 v hold106/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001773    0.034593    0.350647    6.040731 v hold106/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net198 (net)
                      0.034593    0.000078    6.040809 v hold27/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002215    0.036129    0.339851    6.380660 v hold27/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net119 (net)
                      0.036129    0.000098    6.380757 v input43/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.016637    0.037029    0.099726    6.480484 v input43/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net43 (net)
                      0.037157    0.001786    6.482270 v hold28/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.056220    0.201018    0.487661    6.969931 v hold28/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net120 (net)
                      0.202440    0.012682    6.982614 v SRAM_0/DI[8] (EF_SRAM_1024x32)
                                              6.982614   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.076531    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639504    0.015489    5.585490 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073860    0.081179    0.179905    5.765395 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.081383    0.003018    5.768412 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.117748    0.158198    5.926610 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.124286    0.022562    5.949172 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.049172   clock uncertainty
                                  0.000000    6.049172   clock reconvergence pessimism
                                  0.562864    6.612036   library hold time
                                              6.612036   data required time
---------------------------------------------------------------------------------------------
                                              6.612036   data required time
                                             -6.982614   data arrival time
---------------------------------------------------------------------------------------------
                                              0.370577   slack (MET)


Startpoint: wbs_dat_i[27] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 v input external delay
     1    0.003672    0.070000    0.000000    5.690000 v wbs_dat_i[27] (in)
                                                         wbs_dat_i[27] (net)
                      0.070176    0.000083    5.690084 v hold124/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002254    0.036316    0.353379    6.043462 v hold124/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net216 (net)
                      0.036316    0.000149    6.043612 v hold9/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002382    0.036697    0.341422    6.385034 v hold9/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net101 (net)
                      0.036697    0.000105    6.385139 v input32/A (sky130_fd_sc_hd__buf_4)
     1    0.035484    0.045303    0.105373    6.490511 v input32/X (sky130_fd_sc_hd__buf_4)
                                                         net32 (net)
                      0.047082    0.006616    6.497128 v hold10/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.051109    0.185102    0.480024    6.977151 v hold10/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net102 (net)
                      0.185992    0.010500    6.987652 v SRAM_0/DI[27] (EF_SRAM_1024x32)
                                              6.987652   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.076531    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639504    0.015489    5.585490 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073860    0.081179    0.179905    5.765395 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.081383    0.003018    5.768412 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.117748    0.158198    5.926610 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.124286    0.022562    5.949172 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.049172   clock uncertainty
                                  0.000000    6.049172   clock reconvergence pessimism
                                  0.567208    6.616381   library hold time
                                              6.616381   data required time
---------------------------------------------------------------------------------------------
                                              6.616381   data required time
                                             -6.987652   data arrival time
---------------------------------------------------------------------------------------------
                                              0.371271   slack (MET)


Startpoint: wbs_dat_i[10] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 v input external delay
     1    0.004716    0.070000    0.000000    5.690000 v wbs_dat_i[10] (in)
                                                         wbs_dat_i[10] (net)
                      0.070225    0.000107    5.690107 v hold104/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001794    0.034669    0.350787    6.040893 v hold104/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.034669    0.000079    6.040972 v hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003065    0.039211    0.344704    6.385676 v hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net103 (net)
                      0.039211    0.000201    6.385877 v input14/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.014031    0.033132    0.097752    6.483629 v input14/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net14 (net)
                      0.033192    0.001175    6.484804 v hold12/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.057033    0.202960    0.489500    6.974304 v hold12/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net104 (net)
                      0.203670    0.009850    6.984153 v SRAM_0/DI[10] (EF_SRAM_1024x32)
                                              6.984153   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.076531    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639504    0.015489    5.585490 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073860    0.081179    0.179905    5.765395 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.081383    0.003018    5.768412 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.117748    0.158198    5.926610 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.124286    0.022562    5.949172 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.049172   clock uncertainty
                                  0.000000    6.049172   clock reconvergence pessimism
                                  0.562539    6.611712   library hold time
                                              6.611712   data required time
---------------------------------------------------------------------------------------------
                                              6.611712   data required time
                                             -6.984153   data arrival time
---------------------------------------------------------------------------------------------
                                              0.372442   slack (MET)


Startpoint: wbs_dat_i[7] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 v input external delay
     1    0.003373    0.070000    0.000000    5.690000 v wbs_dat_i[7] (in)
                                                         wbs_dat_i[7] (net)
                      0.070154    0.000073    5.690073 v hold107/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001932    0.035167    0.351537    6.041610 v hold107/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net199 (net)
                      0.035167    0.000130    6.041740 v hold33/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002506    0.037023    0.341696    6.383436 v hold33/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net125 (net)
                      0.037023    0.000175    6.383611 v input42/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.018452    0.037834    0.102497    6.486107 v input42/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net42 (net)
                      0.038074    0.002038    6.488146 v hold34/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.055375    0.198403    0.486261    6.974407 v hold34/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net126 (net)
                      0.199329    0.011029    6.985435 v SRAM_0/DI[7] (EF_SRAM_1024x32)
                                              6.985435   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.076531    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639504    0.015489    5.585490 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073860    0.081179    0.179905    5.765395 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.081383    0.003018    5.768412 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.117748    0.158198    5.926610 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.124286    0.022562    5.949172 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.049172   clock uncertainty
                                  0.000000    6.049172   clock reconvergence pessimism
                                  0.563686    6.612858   library hold time
                                              6.612858   data required time
---------------------------------------------------------------------------------------------
                                              6.612858   data required time
                                             -6.985435   data arrival time
---------------------------------------------------------------------------------------------
                                              0.372577   slack (MET)


Startpoint: wbs_dat_i[28] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 v input external delay
     1    0.002523    0.070000    0.000000    5.690000 v wbs_dat_i[28] (in)
                                                         wbs_dat_i[28] (net)
                      0.070135    0.000064    5.690064 v hold126/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002287    0.036433    0.353547    6.043611 v hold126/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net218 (net)
                      0.036433    0.000156    6.043766 v hold15/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002980    0.038813    0.344857    6.388623 v hold15/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net107 (net)
                      0.038813    0.000191    6.388814 v input33/A (sky130_fd_sc_hd__buf_4)
     1    0.038274    0.047796    0.107605    6.496418 v input33/X (sky130_fd_sc_hd__buf_4)
                                                         net33 (net)
                      0.049908    0.007411    6.503829 v hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.049834    0.181258    0.477960    6.981790 v hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net108 (net)
                      0.182136    0.010309    6.992099 v SRAM_0/DI[28] (EF_SRAM_1024x32)
                                              6.992099   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.076531    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639504    0.015489    5.585490 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073860    0.081179    0.179905    5.765395 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.081383    0.003018    5.768412 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.117748    0.158198    5.926610 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.124286    0.022562    5.949172 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.049172   clock uncertainty
                                  0.000000    6.049172   clock reconvergence pessimism
                                  0.568227    6.617399   library hold time
                                              6.617399   data required time
---------------------------------------------------------------------------------------------
                                              6.617399   data required time
                                             -6.992099   data arrival time
---------------------------------------------------------------------------------------------
                                              0.374699   slack (MET)


Startpoint: wbs_dat_i[30] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 v input external delay
     1    0.003921    0.070000    0.000000    5.690000 v wbs_dat_i[30] (in)
                                                         wbs_dat_i[30] (net)
                      0.070188    0.000089    5.690089 v hold129/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002235    0.036248    0.353273    6.043363 v hold129/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net221 (net)
                      0.036248    0.000149    6.043512 v hold29/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002528    0.037103    0.342228    6.385740 v hold29/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net121 (net)
                      0.037103    0.000112    6.385852 v input36/A (sky130_fd_sc_hd__buf_4)
     1    0.033155    0.043271    0.104173    6.490025 v input36/X (sky130_fd_sc_hd__buf_4)
                                                         net36 (net)
                      0.045116    0.006550    6.496575 v hold30/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.053484    0.192902    0.483614    6.980189 v hold30/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net122 (net)
                      0.193977    0.011704    6.991893 v SRAM_0/DI[30] (EF_SRAM_1024x32)
                                              6.991893   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.076531    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639504    0.015489    5.585490 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073860    0.081179    0.179905    5.765395 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.081383    0.003018    5.768412 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.117748    0.158198    5.926610 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.124286    0.022562    5.949172 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.049172   clock uncertainty
                                  0.000000    6.049172   clock reconvergence pessimism
                                  0.565099    6.614272   library hold time
                                              6.614272   data required time
---------------------------------------------------------------------------------------------
                                              6.614272   data required time
                                             -6.991893   data arrival time
---------------------------------------------------------------------------------------------
                                              0.377621   slack (MET)


Startpoint: wbs_dat_i[5] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 v input external delay
     1    0.003313    0.070000    0.000000    5.690000 v wbs_dat_i[5] (in)
                                                         wbs_dat_i[5] (net)
                      0.070153    0.000073    5.690073 v hold110/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001905    0.035070    0.351381    6.041454 v hold110/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net202 (net)
                      0.035070    0.000128    6.041582 v hold39/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002501    0.037010    0.341635    6.383216 v hold39/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net131 (net)
                      0.037010    0.000175    6.383391 v input40/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.017341    0.038167    0.100767    6.484158 v input40/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net40 (net)
                      0.038335    0.002064    6.486221 v hold40/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.057512    0.205602    0.489662    6.975883 v hold40/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net132 (net)
                      0.207135    0.013419    6.989302 v SRAM_0/DI[5] (EF_SRAM_1024x32)
                                              6.989302   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.076531    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639504    0.015489    5.585490 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073860    0.081179    0.179905    5.765395 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.081383    0.003018    5.768412 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.117748    0.158198    5.926610 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.124286    0.022562    5.949172 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.049172   clock uncertainty
                                  0.000000    6.049172   clock reconvergence pessimism
                                  0.561624    6.610796   library hold time
                                              6.610796   data required time
---------------------------------------------------------------------------------------------
                                              6.610796   data required time
                                             -6.989302   data arrival time
---------------------------------------------------------------------------------------------
                                              0.378506   slack (MET)


Startpoint: wbs_dat_i[19] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 v input external delay
     1    0.003513    0.070000    0.000000    5.690000 v wbs_dat_i[19] (in)
                                                         wbs_dat_i[19] (net)
                      0.070190    0.000090    5.690090 v hold113/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002357    0.036639    0.353971    6.044062 v hold113/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net205 (net)
                      0.036639    0.000155    6.044217 v hold45/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002456    0.036884    0.341952    6.386168 v hold45/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net137 (net)
                      0.036884    0.000160    6.386328 v input23/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.039784    0.064981    0.120681    6.507009 v input23/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net23 (net)
                      0.066601    0.007728    6.514738 v hold46/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.046076    0.169635    0.476121    6.990858 v hold46/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net138 (net)
                      0.170404    0.009325    7.000183 v SRAM_0/DI[19] (EF_SRAM_1024x32)
                                              7.000183   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.076531    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639504    0.015489    5.585490 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073860    0.081179    0.179905    5.765395 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.081383    0.003018    5.768412 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.117748    0.158198    5.926610 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.124286    0.022562    5.949172 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.049172   clock uncertainty
                                  0.000000    6.049172   clock reconvergence pessimism
                                  0.571326    6.620498   library hold time
                                              6.620498   data required time
---------------------------------------------------------------------------------------------
                                              6.620498   data required time
                                             -7.000183   data arrival time
---------------------------------------------------------------------------------------------
                                              0.379685   slack (MET)


Startpoint: wbs_dat_i[20] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 v input external delay
     1    0.003245    0.070000    0.000000    5.690000 v wbs_dat_i[20] (in)
                                                         wbs_dat_i[20] (net)
                      0.070178    0.000084    5.690084 v hold111/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002780    0.037913    0.356381    6.046465 v hold111/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net203 (net)
                      0.037913    0.000174    6.046639 v hold51/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002170    0.035971    0.340793    6.387432 v hold51/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net143 (net)
                      0.035971    0.000095    6.387527 v input25/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.041424    0.067127    0.121778    6.509305 v input25/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net25 (net)
                      0.068769    0.007923    6.517228 v hold52/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.046177    0.169751    0.477713    6.994941 v hold52/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net144 (net)
                      0.170329    0.008139    7.003079 v SRAM_0/DI[20] (EF_SRAM_1024x32)
                                              7.003079   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.076531    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639504    0.015489    5.585490 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073860    0.081179    0.179905    5.765395 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.081383    0.003018    5.768412 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.117748    0.158198    5.926610 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.124286    0.022562    5.949172 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.049172   clock uncertainty
                                  0.000000    6.049172   clock reconvergence pessimism
                                  0.571346    6.620518   library hold time
                                              6.620518   data required time
---------------------------------------------------------------------------------------------
                                              6.620518   data required time
                                             -7.003079   data arrival time
---------------------------------------------------------------------------------------------
                                              0.382562   slack (MET)


Startpoint: wbs_dat_i[6] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 v input external delay
     1    0.003046    0.070000    0.000000    5.690000 v wbs_dat_i[6] (in)
                                                         wbs_dat_i[6] (net)
                      0.070170    0.000081    5.690081 v hold108/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002158    0.035974    0.352834    6.042915 v hold108/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net200 (net)
                      0.035974    0.000138    6.043053 v hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003300    0.040302    0.346529    6.389582 v hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net129 (net)
                      0.040302    0.000198    6.389780 v input41/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.016021    0.036229    0.100421    6.490200 v input41/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net41 (net)
                      0.036382    0.001922    6.492122 v hold38/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.058395    0.207646    0.492522    6.984643 v hold38/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net130 (net)
                      0.208663    0.011835    6.996479 v SRAM_0/DI[6] (EF_SRAM_1024x32)
                                              6.996479   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.076531    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639504    0.015489    5.585490 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073860    0.081179    0.179905    5.765395 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.081383    0.003018    5.768412 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.117748    0.158198    5.926610 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.124286    0.022562    5.949172 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.049172   clock uncertainty
                                  0.000000    6.049172   clock reconvergence pessimism
                                  0.561220    6.610393   library hold time
                                              6.610393   data required time
---------------------------------------------------------------------------------------------
                                              6.610393   data required time
                                             -6.996479   data arrival time
---------------------------------------------------------------------------------------------
                                              0.386086   slack (MET)


Startpoint: wbs_dat_i[17] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 v input external delay
     1    0.004479    0.070000    0.000000    5.690000 v wbs_dat_i[17] (in)
                                                         wbs_dat_i[17] (net)
                      0.070217    0.000103    5.690103 v hold112/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003215    0.039804    0.358865    6.048968 v hold112/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net204 (net)
                      0.039804    0.000212    6.049180 v hold43/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002259    0.036302    0.341983    6.391163 v hold43/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net135 (net)
                      0.036302    0.000099    6.391263 v input21/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.037719    0.062057    0.119353    6.510615 v input21/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net21 (net)
                      0.063166    0.006276    6.516891 v hold44/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.048561    0.176911    0.481234    6.998125 v hold44/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net136 (net)
                      0.177489    0.008329    7.006454 v SRAM_0/DI[17] (EF_SRAM_1024x32)
                                              7.006454   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.076531    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639504    0.015489    5.585490 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073860    0.081179    0.179905    5.765395 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.081383    0.003018    5.768412 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.117748    0.158198    5.926610 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.124286    0.022562    5.949172 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.049172   clock uncertainty
                                  0.000000    6.049172   clock reconvergence pessimism
                                  0.569454    6.618627   library hold time
                                              6.618627   data required time
---------------------------------------------------------------------------------------------
                                              6.618627   data required time
                                             -7.006454   data arrival time
---------------------------------------------------------------------------------------------
                                              0.387827   slack (MET)


Startpoint: wbs_dat_i[22] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 v input external delay
     1    0.003129    0.070000    0.000000    5.690000 v wbs_dat_i[22] (in)
                                                         wbs_dat_i[22] (net)
                      0.070168    0.000080    5.690080 v hold114/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001769    0.034579    0.350622    6.040702 v hold114/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net206 (net)
                      0.034579    0.000077    6.040780 v hold55/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002729    0.037732    0.342750    6.383530 v hold55/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net147 (net)
                      0.037732    0.000190    6.383720 v input27/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.039351    0.064102    0.121447    6.505167 v input27/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net27 (net)
                      0.065282    0.006584    6.511751 v hold56/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.050088    0.182004    0.484621    6.996372 v hold56/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net148 (net)
                      0.182722    0.009355    7.005727 v SRAM_0/DI[22] (EF_SRAM_1024x32)
                                              7.005727   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.076531    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639504    0.015489    5.585490 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073860    0.081179    0.179905    5.765395 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.081383    0.003018    5.768412 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.117748    0.158198    5.926610 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.124286    0.022562    5.949172 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.049172   clock uncertainty
                                  0.000000    6.049172   clock reconvergence pessimism
                                  0.568072    6.617245   library hold time
                                              6.617245   data required time
---------------------------------------------------------------------------------------------
                                              6.617245   data required time
                                             -7.005727   data arrival time
---------------------------------------------------------------------------------------------
                                              0.388482   slack (MET)


Startpoint: wbs_dat_i[9] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 v input external delay
     1    0.003967    0.070000    0.000000    5.690000 v wbs_dat_i[9] (in)
                                                         wbs_dat_i[9] (net)
                      0.070189    0.000090    5.690090 v hold105/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002324    0.036568    0.353782    6.043872 v hold105/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net197 (net)
                      0.036568    0.000159    6.044031 v hold19/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002446    0.036855    0.341866    6.385897 v hold19/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net111 (net)
                      0.036855    0.000162    6.386059 v input44/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.016768    0.037295    0.100048    6.486107 v input44/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net44 (net)
                      0.037445    0.001926    6.488034 v hold20/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.060950    0.215654    0.498352    6.986386 v hold20/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net112 (net)
                      0.216810    0.012817    6.999203 v SRAM_0/DI[9] (EF_SRAM_1024x32)
                                              6.999203   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.076531    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639504    0.015489    5.585490 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073860    0.081179    0.179905    5.765395 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.081383    0.003018    5.768412 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.117748    0.158198    5.926610 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.124286    0.022562    5.949172 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.049172   clock uncertainty
                                  0.000000    6.049172   clock reconvergence pessimism
                                  0.559068    6.608240   library hold time
                                              6.608240   data required time
---------------------------------------------------------------------------------------------
                                              6.608240   data required time
                                             -6.999203   data arrival time
---------------------------------------------------------------------------------------------
                                              0.390963   slack (MET)


Startpoint: wbs_adr_i[9] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  0.790000    5.440000 v input external delay
     1    0.003848    0.070000    0.000000    5.440000 v wbs_adr_i[9] (in)
                                                         wbs_adr_i[9] (net)
                      0.070186    0.000088    5.440089 v hold131/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001958    0.035259    0.351696    5.791785 v hold131/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net223 (net)
                      0.035259    0.000130    5.791914 v hold57/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002704    0.037626    0.342857    6.134772 v hold57/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net149 (net)
                      0.037626    0.000185    6.134957 v input11/A (sky130_fd_sc_hd__buf_4)
     1    0.044246    0.053117    0.110346    6.245304 v input11/X (sky130_fd_sc_hd__buf_4)
                                                         net11 (net)
                      0.056122    0.009332    6.254636 v hold58/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.045941    0.168590    0.473201    6.727836 v hold58/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net150 (net)
                      0.168994    0.006831    6.734668 v SRAM_0/AD[9] (EF_SRAM_1024x32)
                                              6.734668   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.076531    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639504    0.015489    5.585490 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073860    0.081179    0.179905    5.765395 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.081383    0.003018    5.768412 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.117748    0.158198    5.926610 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.124286    0.022562    5.949172 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.049172   clock uncertainty
                                  0.000000    6.049172   clock reconvergence pessimism
                                  0.293945    6.343117   library hold time
                                              6.343117   data required time
---------------------------------------------------------------------------------------------
                                              6.343117   data required time
                                             -6.734668   data arrival time
---------------------------------------------------------------------------------------------
                                              0.391550   slack (MET)


Startpoint: wbs_dat_i[24] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 v input external delay
     1    0.002683    0.070000    0.000000    5.690000 v wbs_dat_i[24] (in)
                                                         wbs_dat_i[24] (net)
                      0.070142    0.000068    5.690068 v hold119/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002659    0.037462    0.355679    6.045747 v hold119/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net211 (net)
                      0.037462    0.000158    6.045905 v hold61/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002558    0.037173    0.342828    6.388733 v hold61/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net153 (net)
                      0.037173    0.000165    6.388898 v input29/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.038191    0.063029    0.119210    6.508109 v input29/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net29 (net)
                      0.064588    0.007462    6.515571 v hold62/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.050885    0.184482    0.486054    7.001625 v hold62/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net154 (net)
                      0.185267    0.009840    7.011464 v SRAM_0/DI[24] (EF_SRAM_1024x32)
                                              7.011464   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.076531    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639504    0.015489    5.585490 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073860    0.081179    0.179905    5.765395 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.081383    0.003018    5.768412 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.117748    0.158198    5.926610 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.124286    0.022562    5.949172 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.049172   clock uncertainty
                                  0.000000    6.049172   clock reconvergence pessimism
                                  0.567400    6.616572   library hold time
                                              6.616572   data required time
---------------------------------------------------------------------------------------------
                                              6.616572   data required time
                                             -7.011464   data arrival time
---------------------------------------------------------------------------------------------
                                              0.394892   slack (MET)


Startpoint: wbs_adr_i[7] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  0.790000    5.440000 v input external delay
     1    0.003285    0.070000    0.000000    5.440000 v wbs_adr_i[7] (in)
                                                         wbs_adr_i[7] (net)
                      0.070191    0.000091    5.440091 v hold133/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002059    0.035621    0.352275    5.792366 v hold133/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net225 (net)
                      0.035621    0.000137    5.792502 v hold67/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002730    0.037735    0.343139    6.135641 v hold67/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net159 (net)
                      0.037735    0.000182    6.135823 v input9/A (sky130_fd_sc_hd__buf_4)
     1    0.046885    0.054781    0.113249    6.249072 v input9/X (sky130_fd_sc_hd__buf_4)
                                                         net9 (net)
                      0.057250    0.008662    6.257734 v hold68/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.046416    0.170067    0.474669    6.732403 v hold68/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net160 (net)
                      0.170487    0.007001    6.739404 v SRAM_0/AD[7] (EF_SRAM_1024x32)
                                              6.739404   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.076531    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639504    0.015489    5.585490 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073860    0.081179    0.179905    5.765395 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.081383    0.003018    5.768412 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.117748    0.158198    5.926610 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.124286    0.022562    5.949172 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.049172   clock uncertainty
                                  0.000000    6.049172   clock reconvergence pessimism
                                  0.293948    6.343121   library hold time
                                              6.343121   data required time
---------------------------------------------------------------------------------------------
                                              6.343121   data required time
                                             -6.739404   data arrival time
---------------------------------------------------------------------------------------------
                                              0.396283   slack (MET)


Startpoint: wbs_dat_i[18] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 v input external delay
     1    0.003491    0.070000    0.000000    5.690000 v wbs_dat_i[18] (in)
                                                         wbs_dat_i[18] (net)
                      0.070157    0.000075    5.690075 v hold109/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003106    0.039313    0.358231    6.048306 v hold109/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net201 (net)
                      0.039313    0.000191    6.048497 v hold41/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002254    0.036283    0.341779    6.390275 v hold41/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net133 (net)
                      0.036283    0.000099    6.390374 v input22/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.042294    0.068191    0.122894    6.513268 v input22/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net22 (net)
                      0.069738    0.007769    6.521036 v hold42/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.049440    0.179604    0.485798    7.006835 v hold42/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net134 (net)
                      0.180223    0.008678    7.015512 v SRAM_0/DI[18] (EF_SRAM_1024x32)
                                              7.015512   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.076531    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639504    0.015489    5.585490 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073860    0.081179    0.179905    5.765395 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.081383    0.003018    5.768412 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.117748    0.158198    5.926610 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.124286    0.022562    5.949172 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.049172   clock uncertainty
                                  0.000000    6.049172   clock reconvergence pessimism
                                  0.568732    6.617905   library hold time
                                              6.617905   data required time
---------------------------------------------------------------------------------------------
                                              6.617905   data required time
                                             -7.015512   data arrival time
---------------------------------------------------------------------------------------------
                                              0.397608   slack (MET)


Startpoint: wbs_dat_i[29] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 v input external delay
     1    0.003554    0.070000    0.000000    5.690000 v wbs_dat_i[29] (in)
                                                         wbs_dat_i[29] (net)
                      0.070165    0.000078    5.690078 v hold128/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003131    0.039430    0.358372    6.048450 v hold128/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net220 (net)
                      0.039430    0.000196    6.048646 v hold23/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.004119    0.043214    0.351793    6.400439 v hold23/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net115 (net)
                      0.043214    0.000236    6.400675 v input34/A (sky130_fd_sc_hd__buf_4)
     1    0.032604    0.042719    0.106527    6.507202 v input34/X (sky130_fd_sc_hd__buf_4)
                                                         net34 (net)
                      0.044356    0.006132    6.513334 v hold24/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.054779    0.196815    0.486445    6.999779 v hold24/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net116 (net)
                      0.197869    0.011719    7.011498 v SRAM_0/DI[29] (EF_SRAM_1024x32)
                                              7.011498   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.076531    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639504    0.015489    5.585490 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073860    0.081179    0.179905    5.765395 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.081383    0.003018    5.768412 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.117748    0.158198    5.926610 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.124286    0.022562    5.949172 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.049172   clock uncertainty
                                  0.000000    6.049172   clock reconvergence pessimism
                                  0.564071    6.613244   library hold time
                                              6.613244   data required time
---------------------------------------------------------------------------------------------
                                              6.613244   data required time
                                             -7.011498   data arrival time
---------------------------------------------------------------------------------------------
                                              0.398255   slack (MET)


Startpoint: wbs_dat_i[4] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 v input external delay
     1    0.003489    0.070000    0.000000    5.690000 v wbs_dat_i[4] (in)
                                                         wbs_dat_i[4] (net)
                      0.070205    0.000097    5.690097 v hold117/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001915    0.035109    0.351463    6.041560 v hold117/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net209 (net)
                      0.035109    0.000129    6.041689 v hold47/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002553    0.037162    0.341953    6.383643 v hold47/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net139 (net)
                      0.037162    0.000163    6.383805 v input39/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.019735    0.039393    0.103883    6.487689 v input39/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net39 (net)
                      0.039715    0.002434    6.490122 v hold48/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.062478    0.220745    0.501711    6.991833 v hold48/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net140 (net)
                      0.222337    0.014202    7.006035 v SRAM_0/DI[4] (EF_SRAM_1024x32)
                                              7.006035   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.076531    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639504    0.015489    5.585490 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073860    0.081179    0.179905    5.765395 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.081383    0.003018    5.768412 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.117748    0.158198    5.926610 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.124286    0.022562    5.949172 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.049172   clock uncertainty
                                  0.000000    6.049172   clock reconvergence pessimism
                                  0.557608    6.606781   library hold time
                                              6.606781   data required time
---------------------------------------------------------------------------------------------
                                              6.606781   data required time
                                             -7.006035   data arrival time
---------------------------------------------------------------------------------------------
                                              0.399254   slack (MET)


Startpoint: wbs_dat_i[16] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 v input external delay
     1    0.002856    0.070000    0.000000    5.690000 v wbs_dat_i[16] (in)
                                                         wbs_dat_i[16] (net)
                      0.070147    0.000070    5.690070 v hold115/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.004080    0.043014    0.363193    6.053263 v hold115/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net207 (net)
                      0.043014    0.000226    6.053489 v hold49/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003585    0.041607    0.350668    6.404158 v hold49/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net141 (net)
                      0.041607    0.000256    6.404414 v input20/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.042486    0.068543    0.124899    6.529313 v input20/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net20 (net)
                      0.070285    0.008249    6.537561 v hold50/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.046678    0.171073    0.479950    7.017512 v hold50/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net142 (net)
                      0.171550    0.007462    7.024973 v SRAM_0/DI[16] (EF_SRAM_1024x32)
                                              7.024973   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.076531    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639504    0.015489    5.585490 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073860    0.081179    0.179905    5.765395 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.081383    0.003018    5.768412 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.117748    0.158198    5.926610 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.124286    0.022562    5.949172 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.049172   clock uncertainty
                                  0.000000    6.049172   clock reconvergence pessimism
                                  0.571023    6.620195   library hold time
                                              6.620195   data required time
---------------------------------------------------------------------------------------------
                                              6.620195   data required time
                                             -7.024973   data arrival time
---------------------------------------------------------------------------------------------
                                              0.404778   slack (MET)


Startpoint: wbs_adr_i[4] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  0.790000    5.440000 v input external delay
     1    0.003853    0.070000    0.000000    5.440000 v wbs_adr_i[4] (in)
                                                         wbs_adr_i[4] (net)
                      0.070174    0.000083    5.440083 v hold136/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001912    0.035098    0.351434    5.791516 v hold136/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net228 (net)
                      0.035098    0.000130    5.791646 v hold75/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003410    0.040837    0.346817    6.138463 v hold75/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net167 (net)
                      0.040837    0.000229    6.138692 v input6/A (sky130_fd_sc_hd__buf_4)
     1    0.049497    0.057504    0.115160    6.253852 v input6/X (sky130_fd_sc_hd__buf_4)
                                                         net6 (net)
                      0.060208    0.009257    6.263109 v hold76/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.047519    0.173908    0.477239    6.740348 v hold76/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net168 (net)
                      0.174633    0.009175    6.749523 v SRAM_0/AD[4] (EF_SRAM_1024x32)
                                              6.749523   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.076531    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639504    0.015489    5.585490 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073860    0.081179    0.179905    5.765395 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.081383    0.003018    5.768412 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.117748    0.158198    5.926610 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.124286    0.022562    5.949172 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.049172   clock uncertainty
                                  0.000000    6.049172   clock reconvergence pessimism
                                  0.293958    6.343131   library hold time
                                              6.343131   data required time
---------------------------------------------------------------------------------------------
                                              6.343131   data required time
                                             -6.749523   data arrival time
---------------------------------------------------------------------------------------------
                                              0.406392   slack (MET)


Startpoint: wbs_dat_i[25] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 v input external delay
     1    0.004687    0.070000    0.000000    5.690000 v wbs_dat_i[25] (in)
                                                         wbs_dat_i[25] (net)
                      0.070209    0.000099    5.690099 v hold123/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003306    0.040233    0.359400    6.049499 v hold123/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net215 (net)
                      0.040233    0.000183    6.049682 v hold69/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.006177    0.049809    0.360596    6.410279 v hold69/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net161 (net)
                      0.049809    0.000310    6.410589 v input30/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.035441    0.059448    0.121868    6.532456 v input30/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net30 (net)
                      0.060706    0.006513    6.538970 v hold70/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.048063    0.175579    0.478623    7.017593 v hold70/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net162 (net)
                      0.176296    0.009207    7.026800 v SRAM_0/DI[25] (EF_SRAM_1024x32)
                                              7.026800   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.076531    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639504    0.015489    5.585490 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073860    0.081179    0.179905    5.765395 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.081383    0.003018    5.768412 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.117748    0.158198    5.926610 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.124286    0.022562    5.949172 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.049172   clock uncertainty
                                  0.000000    6.049172   clock reconvergence pessimism
                                  0.569769    6.618942   library hold time
                                              6.618942   data required time
---------------------------------------------------------------------------------------------
                                              6.618942   data required time
                                             -7.026800   data arrival time
---------------------------------------------------------------------------------------------
                                              0.407858   slack (MET)


Startpoint: wbs_adr_i[8] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  0.790000    5.440000 v input external delay
     1    0.003090    0.070000    0.000000    5.440000 v wbs_adr_i[8] (in)
                                                         wbs_adr_i[8] (net)
                      0.070162    0.000077    5.440077 v hold132/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002933    0.038558    0.357247    5.797325 v hold132/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net224 (net)
                      0.038558    0.000172    5.797496 v hold63/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003008    0.038928    0.345788    6.143284 v hold63/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net155 (net)
                      0.038928    0.000195    6.143479 v input10/A (sky130_fd_sc_hd__buf_4)
     1    0.049333    0.057824    0.113320    6.256798 v input10/X (sky130_fd_sc_hd__buf_4)
                                                         net10 (net)
                      0.061426    0.010639    6.267437 v hold64/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.046748    0.171100    0.477047    6.744484 v hold64/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net156 (net)
                      0.171509    0.006924    6.751409 v SRAM_0/AD[8] (EF_SRAM_1024x32)
                                              6.751409   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.076531    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639504    0.015489    5.585490 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073860    0.081179    0.179905    5.765395 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.081383    0.003018    5.768412 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.117748    0.158198    5.926610 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.124286    0.022562    5.949172 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.049172   clock uncertainty
                                  0.000000    6.049172   clock reconvergence pessimism
                                  0.293951    6.343123   library hold time
                                              6.343123   data required time
---------------------------------------------------------------------------------------------
                                              6.343123   data required time
                                             -6.751409   data arrival time
---------------------------------------------------------------------------------------------
                                              0.408285   slack (MET)


Startpoint: wbs_dat_i[21] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 v input external delay
     1    0.003139    0.070000    0.000000    5.690000 v wbs_dat_i[21] (in)
                                                         wbs_dat_i[21] (net)
                      0.070178    0.000084    5.690084 v hold116/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003608    0.041709    0.361107    6.051192 v hold116/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net208 (net)
                      0.041709    0.000198    6.051390 v hold53/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003892    0.042658    0.351681    6.403071 v hold53/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net145 (net)
                      0.042658    0.000222    6.403293 v input26/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.041627    0.067466    0.124405    6.527699 v input26/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net26 (net)
                      0.069169    0.008084    6.535783 v hold54/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.048751    0.177785    0.483389    7.019172 v hold54/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net146 (net)
                      0.178439    0.008839    7.028011 v SRAM_0/DI[21] (EF_SRAM_1024x32)
                                              7.028011   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.076531    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639504    0.015489    5.585490 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073860    0.081179    0.179905    5.765395 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.081383    0.003018    5.768412 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.117748    0.158198    5.926610 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.124286    0.022562    5.949172 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.049172   clock uncertainty
                                  0.000000    6.049172   clock reconvergence pessimism
                                  0.569203    6.618376   library hold time
                                              6.618376   data required time
---------------------------------------------------------------------------------------------
                                              6.618376   data required time
                                             -7.028011   data arrival time
---------------------------------------------------------------------------------------------
                                              0.409635   slack (MET)


Startpoint: wbs_adr_i[6] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  0.790000    5.440000 v input external delay
     1    0.003839    0.070000    0.000000    5.440000 v wbs_adr_i[6] (in)
                                                         wbs_adr_i[6] (net)
                      0.070182    0.000087    5.440087 v hold134/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001955    0.035249    0.351676    5.791763 v hold134/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net226 (net)
                      0.035249    0.000131    5.791895 v hold71/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003189    0.039779    0.345624    6.137519 v hold71/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net163 (net)
                      0.039779    0.000203    6.137722 v input8/A (sky130_fd_sc_hd__buf_4)
     1    0.053374    0.061240    0.116336    6.254058 v input8/X (sky130_fd_sc_hd__buf_4)
                                                         net8 (net)
                      0.065014    0.011221    6.265280 v hold72/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.048529    0.176630    0.482325    6.747604 v hold72/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net164 (net)
                      0.177154    0.007917    6.755522 v SRAM_0/AD[6] (EF_SRAM_1024x32)
                                              6.755522   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.076531    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639504    0.015489    5.585490 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073860    0.081179    0.179905    5.765395 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.081383    0.003018    5.768412 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.117748    0.158198    5.926610 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.124286    0.022562    5.949172 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.049172   clock uncertainty
                                  0.000000    6.049172   clock reconvergence pessimism
                                  0.293965    6.343137   library hold time
                                              6.343137   data required time
---------------------------------------------------------------------------------------------
                                              6.343137   data required time
                                             -6.755522   data arrival time
---------------------------------------------------------------------------------------------
                                              0.412385   slack (MET)


Startpoint: wbs_dat_i[23] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 v input external delay
     1    0.003159    0.070000    0.000000    5.690000 v wbs_dat_i[23] (in)
                                                         wbs_dat_i[23] (net)
                      0.070179    0.000085    5.690085 v hold118/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003331    0.040350    0.359533    6.049618 v hold118/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net210 (net)
                      0.040350    0.000182    6.049800 v hold59/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003880    0.042654    0.351141    6.400941 v hold59/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net151 (net)
                      0.042654    0.000222    6.401163 v input28/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.041148    0.066898    0.123841    6.525005 v input28/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net28 (net)
                      0.068661    0.008183    6.533188 v hold60/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.051812    0.187377    0.489689    7.022877 v hold60/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net152 (net)
                      0.188147    0.009817    7.032694 v SRAM_0/DI[23] (EF_SRAM_1024x32)
                                              7.032694   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.076531    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639504    0.015489    5.585490 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073860    0.081179    0.179905    5.765395 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.081383    0.003018    5.768412 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.117748    0.158198    5.926610 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.124286    0.022562    5.949172 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.049172   clock uncertainty
                                  0.000000    6.049172   clock reconvergence pessimism
                                  0.566639    6.615812   library hold time
                                              6.615812   data required time
---------------------------------------------------------------------------------------------
                                              6.615812   data required time
                                             -7.032694   data arrival time
---------------------------------------------------------------------------------------------
                                              0.416883   slack (MET)


Startpoint: wbs_adr_i[2] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  0.790000    5.440000 v input external delay
     1    0.003475    0.070000    0.000000    5.440000 v wbs_adr_i[2] (in)
                                                         wbs_adr_i[2] (net)
                      0.070165    0.000079    5.440079 v hold138/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003009    0.038886    0.357686    5.797765 v hold138/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net230 (net)
                      0.038886    0.000170    5.797935 v hold79/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003043    0.039077    0.346105    6.144041 v hold79/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net171 (net)
                      0.039077    0.000196    6.144237 v input4/A (sky130_fd_sc_hd__buf_4)
     1    0.064184    0.069768    0.122497    6.266734 v input4/X (sky130_fd_sc_hd__buf_4)
                                                         net4 (net)
                      0.073512    0.011974    6.278708 v hold80/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.044243    0.163526    0.475912    6.754619 v hold80/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net172 (net)
                      0.163937    0.006787    6.761406 v SRAM_0/AD[2] (EF_SRAM_1024x32)
                                              6.761406   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.076531    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639504    0.015489    5.585490 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073860    0.081179    0.179905    5.765395 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.081383    0.003018    5.768412 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.117748    0.158198    5.926610 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.124286    0.022562    5.949172 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.049172   clock uncertainty
                                  0.000000    6.049172   clock reconvergence pessimism
                                  0.293933    6.343105   library hold time
                                              6.343105   data required time
---------------------------------------------------------------------------------------------
                                              6.343105   data required time
                                             -6.761406   data arrival time
---------------------------------------------------------------------------------------------
                                              0.418301   slack (MET)


Startpoint: wbs_adr_i[1] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  0.790000    5.440000 v input external delay
     1    0.004442    0.070000    0.000000    5.440000 v wbs_adr_i[1] (in)
                                                         wbs_adr_i[1] (net)
                      0.070223    0.000106    5.440106 v hold139/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002631    0.037377    0.355534    5.795640 v hold139/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net231 (net)
                      0.037377    0.000181    5.795822 v hold81/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003422    0.040875    0.347715    6.143537 v hold81/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net173 (net)
                      0.040875    0.000224    6.143761 v input3/A (sky130_fd_sc_hd__buf_4)
     1    0.066097    0.065989    0.129011    6.272772 v input3/X (sky130_fd_sc_hd__buf_4)
                                                         net3 (net)
                      0.066922    0.005913    6.278686 v hold82/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.048008    0.175070    0.481837    6.760522 v hold82/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net174 (net)
                      0.175516    0.007307    6.767829 v SRAM_0/AD[1] (EF_SRAM_1024x32)
                                              6.767829   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.076531    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639504    0.015489    5.585490 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073860    0.081179    0.179905    5.765395 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.081383    0.003018    5.768412 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.117748    0.158198    5.926610 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.124286    0.022562    5.949172 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.049172   clock uncertainty
                                  0.000000    6.049172   clock reconvergence pessimism
                                  0.293961    6.343133   library hold time
                                              6.343133   data required time
---------------------------------------------------------------------------------------------
                                              6.343133   data required time
                                             -6.767829   data arrival time
---------------------------------------------------------------------------------------------
                                              0.424696   slack (MET)


Startpoint: wbs_adr_i[5] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  0.790000    5.440000 v input external delay
     1    0.004767    0.070000    0.000000    5.440000 v wbs_adr_i[5] (in)
                                                         wbs_adr_i[5] (net)
                      0.070207    0.000099    5.440099 v hold135/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003682    0.042118    0.361535    5.801634 v hold135/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net227 (net)
                      0.042118    0.000213    5.801847 v hold73/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002970    0.038732    0.346857    6.148704 v hold73/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net165 (net)
                      0.038732    0.000193    6.148897 v input7/A (sky130_fd_sc_hd__buf_4)
     1    0.058433    0.065627    0.118586    6.267483 v input7/X (sky130_fd_sc_hd__buf_4)
                                                         net7 (net)
                      0.070046    0.012530    6.280012 v hold74/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.047876    0.174635    0.482837    6.762849 v hold74/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net166 (net)
                      0.175064    0.007161    6.770010 v SRAM_0/AD[5] (EF_SRAM_1024x32)
                                              6.770010   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.076531    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639504    0.015489    5.585490 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073860    0.081179    0.179905    5.765395 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.081383    0.003018    5.768412 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.117748    0.158198    5.926610 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.124286    0.022562    5.949172 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.049172   clock uncertainty
                                  0.000000    6.049172   clock reconvergence pessimism
                                  0.293960    6.343132   library hold time
                                              6.343132   data required time
---------------------------------------------------------------------------------------------
                                              6.343132   data required time
                                             -6.770010   data arrival time
---------------------------------------------------------------------------------------------
                                              0.426879   slack (MET)


Startpoint: wbs_stb_i (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.860000    6.510000 v input external delay
     1    0.004246    0.150000    0.000000    6.510000 v wbs_stb_i (in)
                                                         wbs_stb_i (net)
                      0.150210    0.000099    6.510099 v input49/A (sky130_fd_sc_hd__buf_1)
     2    0.013004    0.056733    0.121674    6.631773 v input49/X (sky130_fd_sc_hd__buf_1)
                                                         net49 (net)
                      0.056774    0.001312    6.633085 v _4_/B (sky130_fd_sc_hd__and2_4)
     1    0.100702    0.097004    0.164123    6.797208 v _4_/X (sky130_fd_sc_hd__and2_4)
                                                         ram_controller.EN (net)
                      0.105562    0.020988    6.818196 v SRAM_0/EN (EF_SRAM_1024x32)
                                              6.818196   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.076531    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639504    0.015489    5.585490 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073860    0.081179    0.179905    5.765395 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.081383    0.003018    5.768412 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.117748    0.158198    5.926610 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.124286    0.022562    5.949172 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.049172   clock uncertainty
                                  0.000000    6.049172   clock reconvergence pessimism
                                  0.338923    6.388095   library hold time
                                              6.388095   data required time
---------------------------------------------------------------------------------------------
                                              6.388095   data required time
                                             -6.818196   data arrival time
---------------------------------------------------------------------------------------------
                                              0.430101   slack (MET)


Startpoint: wbs_dat_i[3] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 v input external delay
     1    0.003742    0.070000    0.000000    5.690000 v wbs_dat_i[3] (in)
                                                         wbs_dat_i[3] (net)
                      0.070162    0.000077    5.690077 v hold122/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003367    0.040519    0.359732    6.049809 v hold122/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net214 (net)
                      0.040519    0.000185    6.049994 v hold65/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002742    0.037765    0.344985    6.394979 v hold65/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net157 (net)
                      0.037765    0.000168    6.395147 v input38/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.020004    0.039697    0.104428    6.499575 v input38/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net38 (net)
                      0.040007    0.002388    6.501963 v hold66/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.068003    0.237921    0.513772    7.015735 v hold66/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net158 (net)
                      0.240069    0.017060    7.032795 v SRAM_0/DI[3] (EF_SRAM_1024x32)
                                              7.032795   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.076531    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639504    0.015489    5.585490 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073860    0.081179    0.179905    5.765395 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.081383    0.003018    5.768412 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.117748    0.158198    5.926610 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.124286    0.022562    5.949172 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.049172   clock uncertainty
                                  0.000000    6.049172   clock reconvergence pessimism
                                  0.552925    6.602098   library hold time
                                              6.602098   data required time
---------------------------------------------------------------------------------------------
                                              6.602098   data required time
                                             -7.032795   data arrival time
---------------------------------------------------------------------------------------------
                                              0.430698   slack (MET)


Startpoint: wbs_adr_i[3] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  0.790000    5.440000 v input external delay
     1    0.002989    0.070000    0.000000    5.440000 v wbs_adr_i[3] (in)
                                                         wbs_adr_i[3] (net)
                      0.070161    0.000076    5.440076 v hold137/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001900    0.035054    0.351358    5.791435 v hold137/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net229 (net)
                      0.035054    0.000129    5.791564 v hold77/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003418    0.040879    0.346848    6.138412 v hold77/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net169 (net)
                      0.040879    0.000230    6.138641 v input5/A (sky130_fd_sc_hd__buf_4)
     1    0.019224    0.031786    0.097849    6.236491 v input5/X (sky130_fd_sc_hd__buf_4)
                                                         net5 (net)
                      0.032091    0.002132    6.238622 v hold78/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.077409    0.262258    0.529726    6.768348 v hold78/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      0.265079    0.020970    6.789318 v SRAM_0/AD[3] (EF_SRAM_1024x32)
                                              6.789318   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.076531    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639504    0.015489    5.585490 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073860    0.081179    0.179905    5.765395 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.081383    0.003018    5.768412 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.117748    0.158198    5.926610 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.124286    0.022562    5.949172 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.049172   clock uncertainty
                                  0.000000    6.049172   clock reconvergence pessimism
                                  0.294177    6.343349   library hold time
                                              6.343349   data required time
---------------------------------------------------------------------------------------------
                                              6.343349   data required time
                                             -6.789318   data arrival time
---------------------------------------------------------------------------------------------
                                              0.445969   slack (MET)


Startpoint: wbs_dat_i[2] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 v input external delay
     1    0.004150    0.070000    0.000000    5.690000 v wbs_dat_i[2] (in)
                                                         wbs_dat_i[2] (net)
                      0.070206    0.000098    5.690098 v hold120/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002557    0.037172    0.355121    6.045219 v hold120/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net212 (net)
                      0.037172    0.000153    6.045372 v hold7/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002663    0.037484    0.343313    6.388685 v hold7/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net99 (net)
                      0.037484    0.000183    6.388868 v input35/A (sky130_fd_sc_hd__buf_4)
     1    0.020798    0.032953    0.097919    6.486787 v input35/X (sky130_fd_sc_hd__buf_4)
                                                         net35 (net)
                      0.033409    0.002512    6.489299 v hold8/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.080110    0.270994    0.534603    7.023903 v hold8/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net100 (net)
                      0.274552    0.023859    7.047762 v SRAM_0/DI[2] (EF_SRAM_1024x32)
                                              7.047762   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.076531    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639504    0.015489    5.585490 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073860    0.081179    0.179905    5.765395 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.081383    0.003018    5.768412 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.117748    0.158198    5.926610 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.124286    0.022562    5.949172 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.049172   clock uncertainty
                                  0.000000    6.049172   clock reconvergence pessimism
                                  0.543816    6.592989   library hold time
                                              6.592989   data required time
---------------------------------------------------------------------------------------------
                                              6.592989   data required time
                                             -7.047762   data arrival time
---------------------------------------------------------------------------------------------
                                              0.454773   slack (MET)


Startpoint: wbs_dat_i[0] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 v input external delay
     1    0.003606    0.070000    0.000000    5.690000 v wbs_dat_i[0] (in)
                                                         wbs_dat_i[0] (net)
                      0.070169    0.000080    5.690081 v hold127/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002501    0.037018    0.354789    6.044870 v hold127/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net219 (net)
                      0.037018    0.000150    6.045019 v hold17/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002386    0.036708    0.341700    6.386719 v hold17/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net109 (net)
                      0.036708    0.000104    6.386823 v input13/A (sky130_fd_sc_hd__buf_4)
     1    0.020909    0.033123    0.097559    6.484382 v input13/X (sky130_fd_sc_hd__buf_4)
                                                         net13 (net)
                      0.033552    0.002695    6.487077 v hold18/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.084785    0.285521    0.544917    7.031994 v hold18/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net110 (net)
                      0.289045    0.024412    7.056406 v SRAM_0/DI[0] (EF_SRAM_1024x32)
                                              7.056406   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.076531    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639504    0.015489    5.585490 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073860    0.081179    0.179905    5.765395 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.081383    0.003018    5.768412 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.117748    0.158198    5.926610 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.124286    0.022562    5.949172 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.049172   clock uncertainty
                                  0.000000    6.049172   clock reconvergence pessimism
                                  0.539988    6.589160   library hold time
                                              6.589160   data required time
---------------------------------------------------------------------------------------------
                                              6.589160   data required time
                                             -7.056406   data arrival time
---------------------------------------------------------------------------------------------
                                              0.467246   slack (MET)


Startpoint: wbs_dat_i[1] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 v input external delay
     1    0.003391    0.070000    0.000000    5.690000 v wbs_dat_i[1] (in)
                                                         wbs_dat_i[1] (net)
                      0.070157    0.000075    5.690075 v hold125/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002382    0.036716    0.354110    6.044184 v hold125/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net217 (net)
                      0.036716    0.000107    6.044291 v hold13/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.005111    0.046452    0.354877    6.399168 v hold13/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net105 (net)
                      0.046452    0.000354    6.399522 v input24/A (sky130_fd_sc_hd__buf_4)
     1    0.016770    0.030873    0.097412    6.496934 v input24/X (sky130_fd_sc_hd__buf_4)
                                                         net24 (net)
                      0.031042    0.001846    6.498780 v hold14/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.084376    0.283695    0.544840    7.043620 v hold14/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net106 (net)
                      0.286618    0.022230    7.065850 v SRAM_0/DI[1] (EF_SRAM_1024x32)
                                              7.065850   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.076531    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639504    0.015489    5.585490 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073860    0.081179    0.179905    5.765395 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.081383    0.003018    5.768412 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.117748    0.158198    5.926610 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.124286    0.022562    5.949172 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.049172   clock uncertainty
                                  0.000000    6.049172   clock reconvergence pessimism
                                  0.540629    6.589802   library hold time
                                              6.589802   data required time
---------------------------------------------------------------------------------------------
                                              6.589802   data required time
                                             -7.065850   data arrival time
---------------------------------------------------------------------------------------------
                                              0.476048   slack (MET)


Startpoint: wbs_adr_i[0] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  0.790000    5.440000 v input external delay
     1    0.004568    0.070000    0.000000    5.440000 v wbs_adr_i[0] (in)
                                                         wbs_adr_i[0] (net)
                      0.070228    0.000108    5.440108 v hold140/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.006015    0.049142    0.371179    5.811287 v hold140/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net232 (net)
                      0.049142    0.000381    5.811668 v hold83/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.004323    0.043540    0.356122    6.167790 v hold83/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.043540    0.000302    6.168093 v input2/A (sky130_fd_sc_hd__buf_4)
     1    0.018958    0.031791    0.098333    6.266426 v input2/X (sky130_fd_sc_hd__buf_4)
                                                         net2 (net)
                      0.032213    0.002466    6.268891 v hold84/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.086658    0.292125    0.546303    6.815195 v hold84/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net176 (net)
                      0.296090    0.026175    6.841370 v SRAM_0/AD[0] (EF_SRAM_1024x32)
                                              6.841370   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.076531    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639504    0.015489    5.585490 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073860    0.081179    0.179905    5.765395 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.081383    0.003018    5.768412 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.117748    0.158198    5.926610 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.124286    0.022562    5.949172 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.049172   clock uncertainty
                                  0.000000    6.049172   clock reconvergence pessimism
                                  0.294252    6.343424   library hold time
                                              6.343424   data required time
---------------------------------------------------------------------------------------------
                                              6.343424   data required time
                                             -6.841370   data arrival time
---------------------------------------------------------------------------------------------
                                              0.497946   slack (MET)


Startpoint: wbs_we_i (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.650000    6.300000 v input external delay
     1    0.003894    0.090000    0.000000    6.300000 v wbs_we_i (in)
                                                         wbs_we_i (net)
                      0.090172    0.000082    6.300082 v hold98/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003431    0.040938    0.367847    6.667929 v hold98/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net190 (net)
                      0.040938    0.000201    6.668130 v input50/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     1    0.019479    0.074897    0.125174    6.793304 v input50/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                                         net50 (net)
                      0.075058    0.002387    6.795691 v _2_/A (sky130_fd_sc_hd__clkinv_4)
     1    0.096383    0.143196    0.122010    6.917702 ^ _2_/Y (sky130_fd_sc_hd__clkinv_4)
                                                         ram_controller.R_WB (net)
                      0.144804    0.011606    6.929307 ^ SRAM_0/R_WB (EF_SRAM_1024x32)
                                              6.929307   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.076531    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639504    0.015489    5.585490 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073860    0.081179    0.179905    5.765395 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.081383    0.003018    5.768412 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.117748    0.158198    5.926610 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.124286    0.022562    5.949172 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
                                  0.100000    6.049172   clock uncertainty
                                  0.000000    6.049172   clock reconvergence pessimism
                                  0.294930    6.344103   library hold time
                                              6.344103   data required time
---------------------------------------------------------------------------------------------
                                              6.344103   data required time
                                             -6.929307   data arrival time
---------------------------------------------------------------------------------------------
                                              0.585205   slack (MET)


Startpoint: _6_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_ack_o (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.076531    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639504    0.014014    4.664014 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073860    0.081179    0.162771    4.826786 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.084876    0.012684    4.839469 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.054536    0.055837    0.112715    4.952185 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.056157    0.002892    4.955077 ^ _6_/CLK (sky130_fd_sc_hd__dfrtp_1)
     2    0.014253    0.062526    0.253633    5.208710 v _6_/Q (sky130_fd_sc_hd__dfrtp_1)
                                                         net51 (net)
                      0.062548    0.001062    5.209772 v output51/A (sky130_fd_sc_hd__buf_12)
     1    0.190994    0.078208    0.134428    5.344200 v output51/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_ack_o (net)
                      0.079524    0.007777    5.351976 v wbs_ack_o (out)
                                              5.351976   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.370000    4.300000   output external delay
                                              4.300000   data required time
---------------------------------------------------------------------------------------------
                                              4.300000   data required time
                                             -5.351976   data arrival time
---------------------------------------------------------------------------------------------
                                              1.051976   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[15] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.076531    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639504    0.014014    4.664014 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073860    0.081179    0.162771    4.826786 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.081383    0.002730    4.829515 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.117748    0.143132    4.972647 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.124286    0.020413    4.993060 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.029190    0.035276    1.837367    6.830427 v SRAM_0/DO[15] (EF_SRAM_1024x32)
                                                         net58 (net)
                      0.035276    0.003854    6.834281 v output58/A (sky130_fd_sc_hd__buf_12)
     1    0.191180    0.078344    0.122955    6.957236 v output58/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[15] (net)
                      0.079809    0.008190    6.965426 v wbs_dat_o[15] (out)
                                              6.965426   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -6.965426   data arrival time
---------------------------------------------------------------------------------------------
                                              2.425426   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[14] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.076531    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639504    0.014014    4.664014 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073860    0.081179    0.162771    4.826786 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.081383    0.002730    4.829515 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.117748    0.143132    4.972647 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.124286    0.020413    4.993060 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.031370    0.034180    1.837848    6.830908 v SRAM_0/DO[14] (EF_SRAM_1024x32)
                                                         net57 (net)
                      0.034622    0.005584    6.836493 v output57/A (sky130_fd_sc_hd__buf_12)
     1    0.191074    0.078268    0.122750    6.959243 v output57/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[14] (net)
                      0.079692    0.008076    6.967319 v wbs_dat_o[14] (out)
                                              6.967319   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -6.967319   data arrival time
---------------------------------------------------------------------------------------------
                                              2.427319   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[13] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.076531    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639504    0.014014    4.664014 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073860    0.081179    0.162771    4.826786 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.081383    0.002730    4.829515 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.117748    0.143132    4.972647 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.124286    0.020413    4.993060 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.041935    0.036888    1.841285    6.834346 v SRAM_0/DO[13] (EF_SRAM_1024x32)
                                                         net56 (net)
                      0.038219    0.007964    6.842309 v output56/A (sky130_fd_sc_hd__buf_12)
     1    0.191504    0.078522    0.124101    6.966410 v output56/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[13] (net)
                      0.080052    0.008369    6.974780 v wbs_dat_o[13] (out)
                                              6.974780   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -6.974780   data arrival time
---------------------------------------------------------------------------------------------
                                              2.434780   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[12] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.076531    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639504    0.014014    4.664014 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073860    0.081179    0.162771    4.826786 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.081383    0.002730    4.829515 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.117748    0.143132    4.972647 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.124286    0.020413    4.993060 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.050147    0.039606    1.843663    6.836723 v SRAM_0/DO[12] (EF_SRAM_1024x32)
                                                         net55 (net)
                      0.042765    0.008487    6.845211 v output55/A (sky130_fd_sc_hd__buf_12)
     1    0.190558    0.077923    0.126409    6.971620 v output55/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[12] (net)
                      0.079152    0.007516    6.979135 v wbs_dat_o[12] (out)
                                              6.979135   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -6.979135   data arrival time
---------------------------------------------------------------------------------------------
                                              2.439135   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[11] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.076531    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639504    0.014014    4.664014 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073860    0.081179    0.162771    4.826786 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.081383    0.002730    4.829515 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.117748    0.143132    4.972647 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.124286    0.020413    4.993060 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.053058    0.040897    1.844828    6.837889 v SRAM_0/DO[11] (EF_SRAM_1024x32)
                                                         net54 (net)
                      0.043937    0.008423    6.846312 v output54/A (sky130_fd_sc_hd__buf_12)
     1    0.191372    0.078452    0.126505    6.972817 v output54/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[11] (net)
                      0.079939    0.008254    6.981071 v wbs_dat_o[11] (out)
                                              6.981071   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -6.981071   data arrival time
---------------------------------------------------------------------------------------------
                                              2.441072   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[9] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.076531    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639504    0.014014    4.664014 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073860    0.081179    0.162771    4.826786 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.081383    0.002730    4.829515 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.117748    0.143132    4.972647 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.124286    0.020413    4.993060 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.053255    0.040928    1.844569    6.837630 v SRAM_0/DO[9] (EF_SRAM_1024x32)
                                                         net83 (net)
                      0.044492    0.008161    6.845790 v output83/A (sky130_fd_sc_hd__buf_12)
     1    0.191959    0.078914    0.126260    6.972051 v output83/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[9] (net)
                      0.080706    0.009048    6.981099 v wbs_dat_o[9] (out)
                                              6.981099   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -6.981099   data arrival time
---------------------------------------------------------------------------------------------
                                              2.441098   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[10] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.076531    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639504    0.014014    4.664014 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073860    0.081179    0.162771    4.826786 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.081383    0.002730    4.829515 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.117748    0.143132    4.972647 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.124286    0.020413    4.993060 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.057977    0.042423    1.846130    6.839191 v SRAM_0/DO[10] (EF_SRAM_1024x32)
                                                         net53 (net)
                      0.047017    0.008057    6.847248 v output53/A (sky130_fd_sc_hd__buf_12)
     1    0.191206    0.078349    0.127859    6.975106 v output53/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[10] (net)
                      0.079775    0.008086    6.983192 v wbs_dat_o[10] (out)
                                              6.983192   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -6.983192   data arrival time
---------------------------------------------------------------------------------------------
                                              2.443192   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[8] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.076531    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639504    0.014014    4.664014 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073860    0.081179    0.162771    4.826786 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.081383    0.002730    4.829515 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.117748    0.143132    4.972647 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.124286    0.020413    4.993060 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.060039    0.043670    1.846199    6.839260 v SRAM_0/DO[8] (EF_SRAM_1024x32)
                                                         net82 (net)
                      0.049240    0.007814    6.847074 v output82/A (sky130_fd_sc_hd__buf_12)
     1    0.190761    0.078068    0.128977    6.976050 v output82/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[8] (net)
                      0.079355    0.007687    6.983737 v wbs_dat_o[8] (out)
                                              6.983737   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -6.983737   data arrival time
---------------------------------------------------------------------------------------------
                                              2.443737   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[6] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.076531    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639504    0.014014    4.664014 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073860    0.081179    0.162771    4.826786 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.081383    0.002730    4.829515 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.117748    0.143132    4.972647 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.124286    0.020413    4.993060 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.061395    0.044605    1.846449    6.839509 v SRAM_0/DO[6] (EF_SRAM_1024x32)
                                                         net80 (net)
                      0.050524    0.007945    6.847454 v output80/A (sky130_fd_sc_hd__buf_12)
     1    0.191355    0.078494    0.129136    6.976590 v output80/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[6] (net)
                      0.080012    0.008338    6.984928 v wbs_dat_o[6] (out)
                                              6.984928   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -6.984928   data arrival time
---------------------------------------------------------------------------------------------
                                              2.444928   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[21] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.076531    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639504    0.014014    4.664014 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073860    0.081179    0.162771    4.826786 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.081383    0.002730    4.829515 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.117748    0.143132    4.972647 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.124286    0.020413    4.993060 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.071412    0.051554    1.852855    6.845916 v SRAM_0/DO[21] (EF_SRAM_1024x32)
                                                         net65 (net)
                      0.051554    0.006299    6.852214 v output65/A (sky130_fd_sc_hd__buf_12)
     1    0.190727    0.078057    0.129925    6.982140 v output65/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[21] (net)
                      0.079343    0.007686    6.989825 v wbs_dat_o[21] (out)
                                              6.989825   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -6.989825   data arrival time
---------------------------------------------------------------------------------------------
                                              2.449825   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[20] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.076531    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639504    0.014014    4.664014 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073860    0.081179    0.162771    4.826786 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.081383    0.002730    4.829515 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.117748    0.143132    4.972647 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.124286    0.020413    4.993060 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.056055    0.045805    1.843991    6.837051 v SRAM_0/DO[20] (EF_SRAM_1024x32)
                                                         net64 (net)
                      0.053987    0.014005    6.851057 v output64/A (sky130_fd_sc_hd__buf_12)
     1    0.191062    0.078312    0.130696    6.981753 v output64/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[20] (net)
                      0.079735    0.008076    6.989829 v wbs_dat_o[20] (out)
                                              6.989829   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -6.989829   data arrival time
---------------------------------------------------------------------------------------------
                                              2.449828   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[26] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.076531    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639504    0.014014    4.664014 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073860    0.081179    0.162771    4.826786 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.081383    0.002730    4.829515 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.117748    0.143132    4.972647 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.124286    0.020413    4.993060 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.070737    0.050787    1.852883    6.845943 v SRAM_0/DO[26] (EF_SRAM_1024x32)
                                                         net70 (net)
                      0.050787    0.006237    6.852180 v output70/A (sky130_fd_sc_hd__buf_12)
     1    0.191476    0.078673    0.128949    6.981129 v output70/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[26] (net)
                      0.080352    0.008757    6.989887 v wbs_dat_o[26] (out)
                                              6.989887   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -6.989887   data arrival time
---------------------------------------------------------------------------------------------
                                              2.449887   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[25] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.076531    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639504    0.014014    4.664014 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073860    0.081179    0.162771    4.826786 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.081383    0.002730    4.829515 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.117748    0.143132    4.972647 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.124286    0.020413    4.993060 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.059288    0.046677    1.844989    6.838049 v SRAM_0/DO[25] (EF_SRAM_1024x32)
                                                         net69 (net)
                      0.055479    0.013735    6.851785 v output69/A (sky130_fd_sc_hd__buf_12)
     1    0.191181    0.078440    0.131143    6.982927 v output69/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[25] (net)
                      0.079953    0.008324    6.991251 v wbs_dat_o[25] (out)
                                              6.991251   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -6.991251   data arrival time
---------------------------------------------------------------------------------------------
                                              2.451251   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[27] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.076531    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639504    0.014014    4.664014 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073860    0.081179    0.162771    4.826786 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.081383    0.002730    4.829515 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.117748    0.143132    4.972647 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.124286    0.020413    4.993060 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.074395    0.052620    1.853755    6.846815 v SRAM_0/DO[27] (EF_SRAM_1024x32)
                                                         net71 (net)
                      0.052843    0.006792    6.853607 v output71/A (sky130_fd_sc_hd__buf_12)
     1    0.191082    0.078354    0.130141    6.983748 v output71/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[27] (net)
                      0.079818    0.008188    6.991936 v wbs_dat_o[27] (out)
                                              6.991936   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -6.991936   data arrival time
---------------------------------------------------------------------------------------------
                                              2.451936   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[29] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.076531    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639504    0.014014    4.664014 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073860    0.081179    0.162771    4.826786 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.081383    0.002730    4.829515 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.117748    0.143132    4.972647 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.124286    0.020413    4.993060 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.058504    0.046685    1.845554    6.838615 v SRAM_0/DO[29] (EF_SRAM_1024x32)
                                                         net73 (net)
                      0.052574    0.015667    6.854282 v output73/A (sky130_fd_sc_hd__buf_12)
     1    0.191174    0.078433    0.129942    6.984224 v output73/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[29] (net)
                      0.079948    0.008328    6.992552 v wbs_dat_o[29] (out)
                                              6.992552   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -6.992552   data arrival time
---------------------------------------------------------------------------------------------
                                              2.452552   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[23] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.076531    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639504    0.014014    4.664014 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073860    0.081179    0.162771    4.826786 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.081383    0.002730    4.829515 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.117748    0.143132    4.972647 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.124286    0.020413    4.993060 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.077105    0.054187    1.854735    6.847796 v SRAM_0/DO[23] (EF_SRAM_1024x32)
                                                         net67 (net)
                      0.054447    0.006760    6.854556 v output67/A (sky130_fd_sc_hd__buf_12)
     1    0.190609    0.077967    0.131217    6.985773 v output67/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[23] (net)
                      0.079196    0.007517    6.993289 v wbs_dat_o[23] (out)
                                              6.993289   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -6.993289   data arrival time
---------------------------------------------------------------------------------------------
                                              2.453290   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[17] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.076531    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639504    0.014014    4.664014 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073860    0.081179    0.162771    4.826786 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.081383    0.002730    4.829515 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.117748    0.143132    4.972647 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.124286    0.020413    4.993060 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.061925    0.047325    1.845359    6.838419 v SRAM_0/DO[17] (EF_SRAM_1024x32)
                                                         net60 (net)
                      0.058698    0.014558    6.852977 v output60/A (sky130_fd_sc_hd__buf_12)
     1    0.191354    0.078519    0.132475    6.985452 v output60/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[17] (net)
                      0.080048    0.008369    6.993821 v wbs_dat_o[17] (out)
                                              6.993821   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -6.993821   data arrival time
---------------------------------------------------------------------------------------------
                                              2.453821   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[24] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.076531    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639504    0.014014    4.664014 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073860    0.081179    0.162771    4.826786 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.081383    0.002730    4.829515 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.117748    0.143132    4.972647 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.124286    0.020413    4.993060 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.063894    0.047853    1.845947    6.839007 v SRAM_0/DO[24] (EF_SRAM_1024x32)
                                                         net68 (net)
                      0.060003    0.014861    6.853868 v output68/A (sky130_fd_sc_hd__buf_12)
     1    0.192384    0.079187    0.132514    6.986382 v output68/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[24] (net)
                      0.081084    0.009311    6.995694 v wbs_dat_o[24] (out)
                                              6.995694   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -6.995694   data arrival time
---------------------------------------------------------------------------------------------
                                              2.455693   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[5] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.076531    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639504    0.014014    4.664014 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073860    0.081179    0.162771    4.826786 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.081383    0.002730    4.829515 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.117748    0.143132    4.972647 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.124286    0.020413    4.993060 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.066448    0.050658    1.846914    6.839974 v SRAM_0/DO[5] (EF_SRAM_1024x32)
                                                         net79 (net)
                      0.060731    0.014742    6.854716 v output79/A (sky130_fd_sc_hd__buf_12)
     1    0.190597    0.077979    0.133790    6.988506 v output79/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[5] (net)
                      0.079208    0.007518    6.996025 v wbs_dat_o[5] (out)
                                              6.996025   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -6.996025   data arrival time
---------------------------------------------------------------------------------------------
                                              2.456025   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[4] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.076531    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639504    0.014014    4.664014 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073860    0.081179    0.162771    4.826786 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.081383    0.002730    4.829515 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.117748    0.143132    4.972647 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.124286    0.020413    4.993060 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.067702    0.052334    1.848322    6.841382 v SRAM_0/DO[4] (EF_SRAM_1024x32)
                                                         net78 (net)
                      0.059728    0.014489    6.855871 v output78/A (sky130_fd_sc_hd__buf_12)
     1    0.191218    0.078381    0.133085    6.988956 v output78/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[4] (net)
                      0.079804    0.008083    6.997039 v wbs_dat_o[4] (out)
                                              6.997039   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -6.997039   data arrival time
---------------------------------------------------------------------------------------------
                                              2.457039   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[0] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.076531    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639504    0.014014    4.664014 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073860    0.081179    0.162771    4.826786 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.081383    0.002730    4.829515 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.117748    0.143132    4.972647 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.124286    0.020413    4.993060 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.084000    0.057234    1.857382    6.850442 v SRAM_0/DO[0] (EF_SRAM_1024x32)
                                                         net52 (net)
                      0.057671    0.006801    6.857244 v output52/A (sky130_fd_sc_hd__buf_12)
     1    0.191457    0.078623    0.131911    6.989154 v output52/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[0] (net)
                      0.080230    0.008575    6.997730 v wbs_dat_o[0] (out)
                                              6.997730   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -6.997730   data arrival time
---------------------------------------------------------------------------------------------
                                              2.457730   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[7] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.076531    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639504    0.014014    4.664014 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073860    0.081179    0.162771    4.826786 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.081383    0.002730    4.829515 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.117748    0.143132    4.972647 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.124286    0.020413    4.993060 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.066000    0.047928    1.847727    6.840788 v SRAM_0/DO[7] (EF_SRAM_1024x32)
                                                         net81 (net)
                      0.058366    0.013722    6.854510 v output81/A (sky130_fd_sc_hd__buf_12)
     1    0.190581    0.081004    0.136771    6.991282 v output81/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[7] (net)
                      0.082176    0.007448    6.998730 v wbs_dat_o[7] (out)
                                              6.998730   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -6.998730   data arrival time
---------------------------------------------------------------------------------------------
                                              2.458730   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[1] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.076531    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639504    0.014014    4.664014 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073860    0.081179    0.162771    4.826786 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.081383    0.002730    4.829515 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.117748    0.143132    4.972647 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.124286    0.020413    4.993060 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.087986    0.059234    1.858622    6.851682 v SRAM_0/DO[1] (EF_SRAM_1024x32)
                                                         net63 (net)
                      0.059699    0.006529    6.858211 v output63/A (sky130_fd_sc_hd__buf_12)
     1    0.190509    0.077918    0.133412    6.991623 v output63/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[1] (net)
                      0.079119    0.007433    6.999056 v wbs_dat_o[1] (out)
                                              6.999056   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -6.999056   data arrival time
---------------------------------------------------------------------------------------------
                                              2.459056   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[16] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.076531    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639504    0.014014    4.664014 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073860    0.081179    0.162771    4.826786 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.081383    0.002730    4.829515 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.117748    0.143132    4.972647 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.124286    0.020413    4.993060 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.071800    0.055291    1.848071    6.841131 v SRAM_0/DO[16] (EF_SRAM_1024x32)
                                                         net59 (net)
                      0.064198    0.015218    6.856349 v output59/A (sky130_fd_sc_hd__buf_12)
     1    0.191115    0.078355    0.134898    6.991247 v output59/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[16] (net)
                      0.079778    0.008078    6.999325 v wbs_dat_o[16] (out)
                                              6.999325   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -6.999325   data arrival time
---------------------------------------------------------------------------------------------
                                              2.459325   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[18] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.076531    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639504    0.014014    4.664014 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073860    0.081179    0.162771    4.826786 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.081383    0.002730    4.829515 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.117748    0.143132    4.972647 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.124286    0.020413    4.993060 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.070638    0.054655    1.847254    6.840314 v SRAM_0/DO[18] (EF_SRAM_1024x32)
                                                         net61 (net)
                      0.064792    0.017693    6.858007 v output61/A (sky130_fd_sc_hd__buf_12)
     1    0.191066    0.078340    0.135132    6.993139 v output61/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[18] (net)
                      0.079762    0.008076    7.001215 v wbs_dat_o[18] (out)
                                              7.001215   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.001215   data arrival time
---------------------------------------------------------------------------------------------
                                              2.461215   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[19] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.076531    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639504    0.014014    4.664014 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073860    0.081179    0.162771    4.826786 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.081383    0.002730    4.829515 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.117748    0.143132    4.972647 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.124286    0.020413    4.993060 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.069609    0.049173    1.847160    6.840220 v SRAM_0/DO[19] (EF_SRAM_1024x32)
                                                         net62 (net)
                      0.064019    0.019162    6.859383 v output62/A (sky130_fd_sc_hd__buf_12)
     1    0.190881    0.078198    0.134944    6.994327 v output62/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[19] (net)
                      0.079542    0.007853    7.002180 v wbs_dat_o[19] (out)
                                              7.002180   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.002180   data arrival time
---------------------------------------------------------------------------------------------
                                              2.462179   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[3] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.076531    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639504    0.014014    4.664014 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073860    0.081179    0.162771    4.826786 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.081383    0.002730    4.829515 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.117748    0.143132    4.972647 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.124286    0.020413    4.993060 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.076356    0.057236    1.849494    6.842555 v SRAM_0/DO[3] (EF_SRAM_1024x32)
                                                         net77 (net)
                      0.067824    0.018577    6.861132 v output77/A (sky130_fd_sc_hd__buf_12)
     1    0.191202    0.078392    0.136410    6.997542 v output77/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[3] (net)
                      0.079814    0.008078    7.005621 v wbs_dat_o[3] (out)
                                              7.005621   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.005621   data arrival time
---------------------------------------------------------------------------------------------
                                              2.465621   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[22] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.076531    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639504    0.014014    4.664014 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073860    0.081179    0.162771    4.826786 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.081383    0.002730    4.829515 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.117748    0.143132    4.972647 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.124286    0.020413    4.993060 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.074795    0.053309    1.847406    6.840466 v SRAM_0/DO[22] (EF_SRAM_1024x32)
                                                         net66 (net)
                      0.068535    0.020635    6.861102 v output66/A (sky130_fd_sc_hd__buf_12)
     1    0.191084    0.078355    0.136672    6.997774 v output66/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[22] (net)
                      0.079777    0.008076    7.005850 v wbs_dat_o[22] (out)
                                              7.005850   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.005850   data arrival time
---------------------------------------------------------------------------------------------
                                              2.465850   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[28] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.076531    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639504    0.014014    4.664014 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073860    0.081179    0.162771    4.826786 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.081383    0.002730    4.829515 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.117748    0.143132    4.972647 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.124286    0.020413    4.993060 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.073472    0.049699    1.846934    6.839994 v SRAM_0/DO[28] (EF_SRAM_1024x32)
                                                         net72 (net)
                      0.068868    0.021449    6.861443 v output72/A (sky130_fd_sc_hd__buf_12)
     1    0.191310    0.078627    0.136413    6.997856 v output72/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[28] (net)
                      0.080261    0.008645    7.006501 v wbs_dat_o[28] (out)
                                              7.006501   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.006501   data arrival time
---------------------------------------------------------------------------------------------
                                              2.466501   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[2] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.076531    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639504    0.014014    4.664014 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073860    0.081179    0.162771    4.826786 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.081383    0.002730    4.829515 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.117748    0.143132    4.972647 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.124286    0.020413    4.993060 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.081369    0.058589    1.849171    6.842231 v SRAM_0/DO[2] (EF_SRAM_1024x32)
                                                         net74 (net)
                      0.076183    0.024012    6.866243 v output74/A (sky130_fd_sc_hd__buf_12)
     1    0.190901    0.078312    0.139770    7.006013 v output74/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[2] (net)
                      0.079732    0.008069    7.014082 v wbs_dat_o[2] (out)
                                              7.014082   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.014082   data arrival time
---------------------------------------------------------------------------------------------
                                              2.474082   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[31] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.076531    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639504    0.014014    4.664014 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073860    0.081179    0.162771    4.826786 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.081383    0.002730    4.829515 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.117748    0.143132    4.972647 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.124286    0.020413    4.993060 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.080379    0.050596    1.847016    6.840076 v SRAM_0/DO[31] (EF_SRAM_1024x32)
                                                         net76 (net)
                      0.077931    0.026081    6.866158 v output76/A (sky130_fd_sc_hd__buf_12)
     1    0.191054    0.078452    0.140329    7.006486 v output76/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[31] (net)
                      0.079963    0.008319    7.014805 v wbs_dat_o[31] (out)
                                              7.014805   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.014805   data arrival time
---------------------------------------------------------------------------------------------
                                              2.474805   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[30] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.076531    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639504    0.014014    4.664014 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073860    0.081179    0.162771    4.826786 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.081383    0.002730    4.829515 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.138630    0.117748    0.143132    4.972647 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.124286    0.020413    4.993060 ^ SRAM_0/CLKin (EF_SRAM_1024x32)
     1    0.083642    0.051063    1.847194    6.840254 v SRAM_0/DO[30] (EF_SRAM_1024x32)
                                                         net75 (net)
                      0.081441    0.027371    6.867625 v output75/A (sky130_fd_sc_hd__buf_12)
     1    0.191248    0.078608    0.141652    7.009276 v output75/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[30] (net)
                      0.080178    0.008480    7.017756 v wbs_dat_o[30] (out)
                                              7.017756   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.017756   data arrival time
---------------------------------------------------------------------------------------------
                                              2.477756   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: _6_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                 12.500000   17.150000 v input external delay
     1    0.002725    0.000000    0.000000   17.150000 v wb_rst_i (in)
                                                         wb_rst_i (net)
                      0.000147    0.000069   17.150068 v input1/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.008679    0.039283    0.059909   17.209978 v input1/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net1 (net)
                      0.039332    0.000909   17.210888 v _3_/A (sky130_fd_sc_hd__inv_2)
     1    0.004789    0.023715    0.034083   17.244970 ^ _3_/Y (sky130_fd_sc_hd__inv_2)
                                                         _1_ (net)
                      0.023716    0.000124   17.245094 ^ _6_/RESET_B (sky130_fd_sc_hd__dfrtp_1)
                                             17.245094   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.076531    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.639504    0.015489    5.585490 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.073860    0.081179    0.179905    5.765395 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.084876    0.014019    5.779414 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.054536    0.055837    0.124580    5.903994 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.056157    0.003196    5.907190 ^ _6_/CLK (sky130_fd_sc_hd__dfrtp_1)
                                  0.100000    6.007190   clock uncertainty
                                  0.000000    6.007190   clock reconvergence pessimism
                                  0.198710    6.205900   library removal time
                                              6.205900   data required time
---------------------------------------------------------------------------------------------
                                              6.205900   data required time
                                            -17.245094   data arrival time
---------------------------------------------------------------------------------------------
                                             11.039195   slack (MET)



