// Design a module that implements an AND gate

module and_gate( 
    input a, 
    input b, 
    output out );

    // assing the AND of a and b to out
    // where a and b should be from 0 to 1
    // output should be from 0 to 1
    // If a and b is not 0 or 1
    // then output is 0.

    // design a module that implements an OR gate
    module or_gate( 
    input a, 
    input b, 
    output out );

    // assign the OR of a and b to out
    // where a and b should be from 0 to 1
    // output should be from 0 to 1
    // If a or b is not 0 or 1
    // then output is 0.

    // design a module that implements a NAND gate
    module nand_gate( 
    input a, 
    input b, 
    output out );

    // assign the NAND of a and b to out
    // where a and b should be from 0 to 1
    endmodule
