// Seed: 629823593
module module_0 (
    input supply0 id_0,
    input wor id_1,
    output wor id_2
);
endmodule
module module_1 (
    input tri1 id_0,
    output uwire id_1,
    output tri0 id_2,
    output tri1 id_3,
    input supply1 id_4,
    output wor id_5,
    output uwire id_6,
    input tri1 id_7,
    input tri id_8,
    input tri id_9,
    input supply0 id_10,
    input wor id_11,
    input tri0 id_12,
    output supply1 id_13,
    output supply0 id_14,
    input wire id_15,
    input wire id_16,
    input uwire id_17,
    input tri id_18,
    input wor id_19,
    input tri1 id_20,
    input uwire id_21,
    output tri id_22,
    input tri id_23,
    input wor id_24,
    output tri0 id_25,
    output tri id_26,
    input tri1 id_27,
    input tri1 id_28,
    output wire id_29,
    input wor id_30,
    input wor id_31,
    input supply0 id_32,
    output wand id_33,
    output wor id_34,
    input tri1 id_35,
    input tri1 id_36,
    input wand id_37,
    output tri0 id_38
);
  assign id_2 = id_27;
  module_0 modCall_1 (
      id_35,
      id_16,
      id_1
  );
  assign modCall_1.id_2 = 0;
  logic id_40[1 : -1] = id_4;
endmodule
