/home/mason/Desktop/work/verilog-parser/cmake-build-debug/src/parser -I /home/mason/Desktop/work/verilog-parser/tests/cod19grp9/Commented/instance /home/mason/Desktop/work/verilog-parser/tests/cod19grp9/Commented/id -c /home/mason/Desktop/work/verilog-parser/tests/cod19grp9/Commented/pc/pc_reg.v /home/mason/Desktop/work/verilog-parser/tests/cod19grp9/Commented/id/if_id.v /home/mason/Desktop/work/verilog-parser/tests/cod19grp9/Commented/id/id.v /home/mason/Desktop/work/verilog-parser/tests/cod19grp9/Commented/ex/id_ex.v /home/mason/Desktop/work/verilog-parser/tests/cod19grp9/Commented/ex/ex.v /home/mason/Desktop/work/verilog-parser/tests/cod19grp9/Commented/mem/ex_mem.v /home/mason/Desktop/work/verilog-parser/tests/cod19grp9/Commented/mem/mem.v /home/mason/Desktop/work/verilog-parser/tests/cod19grp9/Commented/wb/mem_wb.v /home/mason/Desktop/work/verilog-parser/tests/cod19grp9/Commented/instance/cpu.sv
looking for header files in /home/mason/Desktop/work/verilog-parser/tests/cod19grp9/Commented/instance/home/mason/Desktop/work/verilog-parser/tests/cod19grp9/Commented/id
INFO > Parsing /home/mason/Desktop/work/verilog-parser/tests/cod19grp9/Commented/pc/pc_reg.v 
INFO> Module pc_reg has comment this.pc 
source _Text - Parse successful
INFO > Parsing /home/mason/Desktop/work/verilog-parser/tests/cod19grp9/Commented/id/if_id.v 
INFO> Module if_id has comment this.if_id 
source _Text - Parse successful
INFO > Parsing /home/mason/Desktop/work/verilog-parser/tests/cod19grp9/Commented/id/id.v 
INFO> Module id has comment this.id 
source _Text - Parse successful
INFO > Parsing /home/mason/Desktop/work/verilog-parser/tests/cod19grp9/Commented/ex/id_ex.v 
INFO> Module id_ex has comment this.id 
source _Text - Parse successful
INFO > Parsing /home/mason/Desktop/work/verilog-parser/tests/cod19grp9/Commented/ex/ex.v 
INFO> Module ex has comment this.ex 
source _Text - Parse successful
INFO > Parsing /home/mason/Desktop/work/verilog-parser/tests/cod19grp9/Commented/mem/ex_mem.v 
INFO> Module ex_mem has comment this.ex 
source _Text - Parse successful
INFO > Parsing /home/mason/Desktop/work/verilog-parser/tests/cod19grp9/Commented/mem/mem.v 
INFO> Module mem has comment this.mem 
source _Text - Parse successful
INFO > Parsing /home/mason/Desktop/work/verilog-parser/tests/cod19grp9/Commented/wb/mem_wb.v 
INFO> Module mem_wb has comment this.mem 
source _Text - Parse successful
INFO > Parsing /home/mason/Desktop/work/verilog-parser/tests/cod19grp9/Commented/instance/cpu.sv 
INFO> Module cpu has comment this 
source _Text - Parse successful
INFO> pc_reg signal list:
clk INPUT Wire, Comment: clock, Dependency: 

rst INPUT Wire, Comment: reset, Dependency: 

stall INPUT Wire, Dependency: 

brflag_i INPUT Wire, Dependency: 

braddr_i INPUT Wire, Dependency: 

flush INPUT Wire, Dependency: 

new_pc INPUT Wire, Dependency: 

pc OUTPUT Reg, Comment: out_signal, Dependency: 1 clk, 0 ce, 0 new_pc, 0 flush, 0 braddr_i, 0 stall, 0 brflag_i, 0 pc, 

ce OUTPUT Reg, Dependency: 1 clk, 0 rst, 

except_info OUTPUT Reg, Comment: out_signal, Dependency: 1 clk, 0 ce, 

INFO> if_id signal list:
clk INPUT Wire, Comment: clock, Dependency: 

rst INPUT Wire, Comment: reset, Dependency: 

if_pc INPUT Wire, Comment: in_signal, Dependency: 

if_inst INPUT Wire, Dependency: 

stall INPUT Wire, Dependency: 

flush INPUT Wire, Dependency: 

if_except_info INPUT Wire, Comment: in_signal, Dependency: 

id_pc OUTPUT Reg, Comment: out_signal, Dependency: 1 clk, 0 rst, 0 flush, 0 stall, 0 if_pc, 

id_inst OUTPUT Reg, Comment: out_signal, Dependency: 1 clk, 0 rst, 0 flush, 0 stall, 0 if_inst, 

id_except_info OUTPUT Reg, Comment: out_signal, Dependency: 1 clk, 0 rst, 0 flush, 0 stall, 0 if_except_info, 

INFO> id signal list:
pre_is_load INTERNAL Wire, Dependency: 0 ex_aluop_i, 

pc_next_4 INTERNAL Wire, Dependency: 0 pc_i, 

pc_next_8 INTERNAL Wire, Dependency: 0 pc_i, 

signedext INTERNAL Wire, Dependency: 0 inst_i, 

op INTERNAL Wire, Dependency: 0 inst_i, 

op2 INTERNAL Wire, Dependency: 0 inst_i, 

op3 INTERNAL Wire, Dependency: 0 inst_i, 

op4 INTERNAL Wire, Dependency: 0 inst_i, 

stallreq_reg1 INTERNAL Reg, Dependency: 0 rst, 0 pre_is_load, 0 ex_wd_i, 0 reg1_addr_o, 0 reg1_read_o, 

stallreq_reg2 INTERNAL Reg, Dependency: 0 rst, 0 pre_is_load, 0 ex_wd_i, 0 reg2_addr_o, 0 reg2_read_o, 

immediate_number INTERNAL Reg, Dependency: 0 rst, 0 inst_i, 0 op, 0 op4, 0 op3, 

inst_is_valid INTERNAL Reg, Dependency: 0 rst, 0 op, 0 op2, 0 op3, 0 op4, 0 inst_i, 

rst INPUT Wire, Dependency: 

pc_i INPUT Wire, Comment: in_signal, Dependency: 

inst_i INPUT Wire, Comment: in_signal, Dependency: 

reg1_data_i INPUT Wire, Dependency: 

reg2_data_i INPUT Wire, Dependency: 

ex_wreg_i INPUT Wire, Comment: back this.ex, Dependency: 

mem_wreg_i INPUT Wire, Comment: back this.mem, Dependency: 

ex_wdata_i INPUT Wire, Comment: back this.ex, Dependency: 

mem_wdata_i INPUT Wire, Comment: back this.mem, Dependency: 

ex_wd_i INPUT Wire, Comment: back this.ex, Dependency: 

mem_wd_i INPUT Wire, Comment: back this.mem, Dependency: 

in_delayslot_i INPUT Wire, Comment: back this.id, Dependency: 

ex_aluop_i INPUT Wire, Comment: back this.ex, Dependency: 

except_info_i INPUT Wire, Comment: in_signal, Dependency: 

reg1_read_o OUTPUT Reg, Dependency: 0 rst, 0 op, 0 op2, 0 op3, 0 op4, 0 inst_i, 

reg2_read_o OUTPUT Reg, Dependency: 0 rst, 0 op, 0 op2, 0 op3, 0 op4, 0 inst_i, 

reg1_addr_o OUTPUT Reg, Dependency: 0 rst, 0 inst_i, 

reg2_addr_o OUTPUT Reg, Dependency: 0 rst, 0 inst_i, 

aluop_o OUTPUT Reg, Dependency: 0 rst, 0 op, 0 op2, 0 op3, 0 op4, 0 inst_i, 

alusel_o OUTPUT Reg, Dependency: 0 rst, 0 op, 0 op2, 0 op3, 0 op4, 0 inst_i, 

reg1_o OUTPUT Reg, Dependency: 0 rst, 0 ex_wdata_i, 0 pre_is_load, 0 ex_wd_i, 0 reg1_addr_o, 0 reg1_read_o, 0 ex_wreg_i, 0 mem_wdata_i, 0 mem_wd_i, 0 mem_wreg_i, 0 reg1_data_i, 0 immediate_number, 

reg2_o OUTPUT Reg, Dependency: 0 rst, 0 ex_wdata_i, 0 pre_is_load, 0 ex_wd_i, 0 reg2_addr_o, 0 reg2_read_o, 0 ex_wreg_i, 0 mem_wdata_i, 0 mem_wd_i, 0 mem_wreg_i, 0 reg2_data_i, 0 immediate_number, 

wd_o OUTPUT Reg, Dependency: 0 rst, 0 inst_i, 0 op, 0 op2, 0 op3, 0 op4, 

wreg_o OUTPUT Reg, Dependency: 0 rst, 0 op, 0 op2, 0 op3, 0 reg2_o, 0 op4, 0 inst_i, 

stallreq OUTPUT Wire, Dependency: 0 stallreq_reg1, 0 stallreq_reg2, 

in_delayslot_next_o OUTPUT Reg, Dependency: 0 rst, 0 op, 0 op2, 0 op3, 0 reg1_o, 0 reg2_o, 0 op4, 

brflag_o OUTPUT Reg, Dependency: 0 rst, 0 op, 0 op2, 0 op3, 0 reg1_o, 0 reg2_o, 0 op4, 

braddr_o OUTPUT Reg, Dependency: 0 rst, 0 reg1_o, 0 op, 0 op2, 0 op3, 0 pc_next_4, 0 inst_i, 0 signedext, 0 reg2_o, 0 op4, 

link_addr_o OUTPUT Reg, Dependency: 0 rst, 0 op, 0 op2, 0 op3, 0 pc_next_8, 0 op4, 

in_delayslot_o OUTPUT Reg, Dependency: 0 rst, 0 in_delayslot_i, 

inst_o OUTPUT Wire, Dependency: 0 inst_i, 

except_info_o OUTPUT Wire, Dependency: 0 except_info_i, 

inst_addr_current_o OUTPUT Wire, Dependency: 0 pc_i, 

INFO> id_ex signal list:
clk INPUT Wire, Comment: clock, Dependency: 

rst INPUT Wire, Comment: reset, Dependency: 

id_aluop INPUT Wire, Dependency: 

id_alusel INPUT Wire, Dependency: 

id_reg1 INPUT Wire, Dependency: 

id_reg2 INPUT Wire, Dependency: 

id_wd INPUT Wire, Dependency: 

id_wreg INPUT Wire, Dependency: 

stall INPUT Wire, Dependency: 

id_link_addr INPUT Wire, Dependency: 

id_in_delayslot INPUT Wire, Dependency: 

in_delayslot_next_i INPUT Wire, Dependency: 

id_inst INPUT Wire, Dependency: 

flush INPUT Wire, Dependency: 

id_inst_addr_current INPUT Wire, Dependency: 

id_except_info INPUT Wire, Dependency: 

ex_aluop OUTPUT Reg, Comment: out_signal, Dependency: 1 clk, 0 rst, 0 flush, 0 stall, 0 id_aluop, 

ex_alusel OUTPUT Reg, Comment: out_signal, Dependency: 1 clk, 0 rst, 0 flush, 0 stall, 0 id_alusel, 

ex_reg1 OUTPUT Reg, Comment: out_signal, Dependency: 1 clk, 0 rst, 0 flush, 0 stall, 0 id_reg1, 

ex_reg2 OUTPUT Reg, Comment: out_signal, Dependency: 1 clk, 0 rst, 0 flush, 0 stall, 0 id_reg2, 

ex_wd OUTPUT Reg, Comment: out_signal, Dependency: 1 clk, 0 rst, 0 flush, 0 stall, 0 id_wd, 

ex_wreg OUTPUT Reg, Comment: out_signal, Dependency: 1 clk, 0 rst, 0 flush, 0 stall, 0 id_wreg, 

ex_link_addr OUTPUT Reg, Comment: out_signal, Dependency: 1 clk, 0 rst, 0 flush, 0 id_link_addr, 0 stall, 

ex_in_delayslot OUTPUT Reg, Comment: out_signal, Dependency: 1 clk, 0 rst, 0 flush, 0 id_in_delayslot, 0 stall, 

in_delayslot_o OUTPUT Reg, Comment: out_signal, Dependency: 1 clk, 0 rst, 0 flush, 0 in_delayslot_next_i, 0 stall, 

ex_inst OUTPUT Reg, Comment: out_signal, Dependency: 1 clk, 0 rst, 0 flush, 0 id_inst, 0 stall, 

ex_inst_addr_current OUTPUT Reg, Comment: out_signal, Dependency: 1 clk, 0 rst, 0 flush, 0 stall, 0 id_inst_addr_current, 

ex_except_info OUTPUT Reg, Comment: out_signal, Dependency: 1 clk, 0 rst, 0 flush, 0 stall, 0 id_except_info, 

INFO> ex signal list:
overflow INTERNAL Wire, Dependency: 0 reg1_i, 0 reg2_i_modified, 0 add_sum, 

equal_flag INTERNAL Wire, Dependency: 0 reg1_i, 0 reg2_i, 

less_flag INTERNAL Wire, Dependency: 0 reg1_i, 0 reg2_i, 0 add_sum, 0 aluop_i, 

reg2_i_modified INTERNAL Wire, Dependency: 0 reg2_i, 0 aluop_i, 

reg1_i_not INTERNAL Wire, Dependency: 0 reg1_i, 

add_sum INTERNAL Wire, Dependency: 0 reg1_i, 0 reg2_i_modified, 

multee INTERNAL Wire, Dependency: 0 reg1_i, 0 aluop_i, 

multer INTERNAL Wire, Dependency: 0 reg2_i, 0 aluop_i, 

hilo_temp INTERNAL Wire, Dependency: 0 multee, 0 multer, 

logic_out INTERNAL Reg, Dependency: 0 rst, 0 reg1_i, 0 reg2_i, 0 aluop_i, 

shift_out INTERNAL Reg, Dependency: 0 rst, 0 reg2_i, 0 reg1_i, 0 aluop_i, 

move_out INTERNAL Reg, Dependency: 0 rst, 0 HI, 0 aluop_i, 0 LO, 0 reg1_i, 0 cp0_reg_data_i, 0 mem_cp0_reg_data, 0 mem_cp0_reg_we, 0 mem_cp0_reg_write_addr, 0 inst_i, 0 wb_cp0_reg_data, 0 wb_cp0_reg_we, 0 wb_cp0_reg_write_addr, 

arith_res INTERNAL Reg, Dependency: 0 rst, 0 less_flag, 0 aluop_i, 0 add_sum, 

HI INTERNAL Reg, Dependency: 0 rst, 0 mem_hi_i, 0 mem_lo_i, 0 mem_whilo_i, 0 wb_hi_i, 0 wb_lo_i, 0 wb_whilo_i, 0 hi_i, 0 lo_i, 

LO INTERNAL Reg, Dependency: 0 rst, 0 mem_hi_i, 0 mem_lo_i, 0 mem_whilo_i, 0 wb_hi_i, 0 wb_lo_i, 0 wb_whilo_i, 0 hi_i, 0 lo_i, 

mul_res INTERNAL Reg, Dependency: 0 rst, 0 hilo_temp, 0 aluop_i, 0 reg1_i, 0 reg2_i, 

trap_assert INTERNAL Reg, Dependency: 0 rst, 0 aluop_i, 0 reg1_i, 0 reg2_i, 0 less_flag, 

ov_assert INTERNAL Reg, Dependency: 0 aluop_i, 0 overflow, 

tryyy INTERNAL Reg, Dependency: 

rst INPUT Wire, Dependency: 

aluop_i INPUT Wire, Comment: in_signal, Dependency: 

alusel_i INPUT Wire, Comment: in_signal, Dependency: 

reg1_i INPUT Wire, Comment: in_signal, Dependency: 

reg2_i INPUT Wire, Comment: in_signal, Dependency: 

wd_i INPUT Wire, Comment: in_signal, Dependency: 

wreg_i INPUT Wire, Comment: in_signal, Dependency: 

hi_i INPUT Wire, Dependency: 

lo_i INPUT Wire, Dependency: 

wb_hi_i INPUT Wire, Comment: back this.mem, Dependency: 

wb_lo_i INPUT Wire, Comment: back this.mem, Dependency: 

wb_whilo_i INPUT Wire, Comment: bach this.wb, Dependency: 

mem_hi_i INPUT Wire, Comment: back this.mem, Dependency: 

mem_lo_i INPUT Wire, Comment: back this.mem, Dependency: 

mem_whilo_i INPUT Wire, Comment: back this.mem, Dependency: 

link_addr_i INPUT Wire, Comment: in_signal, Dependency: 

in_delayslot_i INPUT Wire, Comment: in_signal, Dependency: 

inst_i INPUT Wire, Comment: in_signal, Dependency: 

except_info_i INPUT Wire, Dependency: 

inst_addr_current_i INPUT Wire, Comment: in_signal, Dependency: 

mem_cp0_reg_we INPUT Wire, Comment: back this.mem, Dependency: 

mem_cp0_reg_write_addr INPUT Wire, Comment: back this.mem, Dependency: 

mem_cp0_reg_data INPUT Wire, Comment: back this.mem, Dependency: 

wb_cp0_reg_we INPUT Wire, Comment: back this.mem, Dependency: 

wb_cp0_reg_write_addr INPUT Wire, Comment: back this.mem, Dependency: 

wb_cp0_reg_data INPUT Wire, Comment: back this.mem, Dependency: 

cp0_reg_data_i INPUT Wire, Dependency: 

cp0_reg_read_addr_o OUTPUT Reg, Dependency: 0 inst_i, 0 rst, 0 aluop_i, 

hi_o OUTPUT Reg, Dependency: 0 rst, 0 mul_res, 0 aluop_i, 0 reg1_i, 0 HI, 

lo_o OUTPUT Reg, Dependency: 0 rst, 0 mul_res, 0 aluop_i, 0 LO, 0 reg1_i, 

whilo_o OUTPUT Reg, Dependency: 0 rst, 0 aluop_i, 

wd_o OUTPUT Reg, Dependency: 0 wd_i, 

wreg_o OUTPUT Reg, Dependency: 0 aluop_i, 0 overflow, 0 wreg_i, 

write_data_o OUTPUT Reg, Dependency: 0 logic_out, 0 alusel_i, 0 shift_out, 0 move_out, 0 arith_res, 0 mul_res, 0 link_addr_i, 

stallreq OUTPUT Wire, Dependency: 

aluop_o OUTPUT Wire, Dependency: 0 aluop_i, 

mem_addr_o OUTPUT Wire, Dependency: 0 reg1_i, 0 inst_i, 

reg2_o OUTPUT Wire, Dependency: 0 reg2_i, 

except_info_o OUTPUT Reg, Dependency: 0 except_info_i, 0 rst, 0 inst_i, 0 ov_assert, 0 trap_assert, 0 mem_addr_o, 

in_delayslot_o OUTPUT Wire, Dependency: 0 in_delayslot_i, 

inst_addr_current_o OUTPUT Wire, Dependency: 0 inst_addr_current_i, 

cp0_reg_we_o OUTPUT Reg, Dependency: 0 aluop_i, 

cp0_reg_write_addr_o OUTPUT Reg, Dependency: 0 inst_i, 

cp0_reg_data_o OUTPUT Reg, Dependency: 0 reg1_i, 

mem_addr_test_o OUTPUT Reg, Dependency: 0 inst_i, 0 inst_addr_current_i, 

INFO> ex_mem signal list:
clk INPUT Wire, Comment: clock, Dependency: 

rst INPUT Wire, Comment: reset, Dependency: 

ex_wd INPUT Wire, Dependency: 

ex_wreg INPUT Wire, Dependency: 

ex_wdata INPUT Wire, Dependency: 

ex_hi INPUT Wire, Dependency: 

ex_lo INPUT Wire, Dependency: 

ex_whilo INPUT Wire, Dependency: 

stall INPUT Wire, Dependency: 

ex_aluop INPUT Wire, Dependency: 

ex_mem_addr INPUT Wire, Dependency: 

ex_reg2 INPUT Wire, Dependency: 

ex_cp0_reg_we INPUT Wire, Dependency: 

ex_cp0_reg_write_addr INPUT Wire, Dependency: 

ex_cp0_reg_data INPUT Wire, Dependency: 

flush INPUT Wire, Dependency: 

ex_except_info INPUT Wire, Dependency: 

ex_in_delayslot INPUT Wire, Dependency: 

ex_inst_addr_current INPUT Wire, Dependency: 

ex_addr_test_o INPUT Wire, Dependency: 

mem_addr_test_o OUTPUT Reg, Comment: out_signal, Dependency: 0 ex_addr_test_o, 1 clk, 0 rst, 0 flush, 0 stall, 

mem_wd OUTPUT Reg, Comment: out_signal, Dependency: 1 clk, 0 rst, 0 flush, 0 stall, 0 ex_wd, 

mem_wreg OUTPUT Reg, Comment: out_signal, Dependency: 1 clk, 0 rst, 0 flush, 0 stall, 0 ex_wreg, 

mem_wdata OUTPUT Reg, Comment: out_signal, Dependency: 1 clk, 0 rst, 0 flush, 0 stall, 0 ex_wdata, 

mem_hi OUTPUT Reg, Comment: out_signal, Dependency: 1 clk, 0 rst, 0 flush, 0 stall, 0 ex_hi, 

mem_lo OUTPUT Reg, Comment: out_signal, Dependency: 1 clk, 0 rst, 0 flush, 0 stall, 0 ex_lo, 

mem_whilo OUTPUT Reg, Comment: out_signal, Dependency: 1 clk, 0 rst, 0 flush, 0 stall, 0 ex_whilo, 

mem_aluop OUTPUT Reg, Comment: out_signal, Dependency: 1 clk, 0 rst, 0 flush, 0 stall, 0 ex_aluop, 

mem_mem_addr OUTPUT Reg, Comment: out_signal, Dependency: 0 ex_mem_addr, 1 clk, 0 rst, 0 flush, 0 stall, 

mem_reg2 OUTPUT Reg, Comment: out_signal, Dependency: 1 clk, 0 rst, 0 flush, 0 stall, 0 ex_reg2, 

mem_cp0_reg_we OUTPUT Reg, Comment: out_signal, Dependency: 1 clk, 0 rst, 0 flush, 0 stall, 0 ex_cp0_reg_we, 

mem_cp0_reg_write_addr OUTPUT Reg, Comment: out_signal, Dependency: 1 clk, 0 rst, 0 flush, 0 stall, 0 ex_cp0_reg_write_addr, 

mem_cp0_reg_data OUTPUT Reg, Comment: out_signal, Dependency: 1 clk, 0 rst, 0 flush, 0 stall, 0 ex_cp0_reg_data, 

mem_except_info OUTPUT Reg, Comment: out_signal, Dependency: 1 clk, 0 rst, 0 flush, 0 stall, 0 ex_except_info, 

mem_in_delayslot OUTPUT Reg, Comment: out_signal, Dependency: 1 clk, 0 rst, 0 flush, 0 stall, 0 ex_in_delayslot, 

mem_inst_addr_current OUTPUT Reg, Comment: out_signal, Dependency: 1 clk, 0 rst, 0 flush, 0 stall, 0 ex_inst_addr_current, 

INFO> mem signal list:
mem_write_enable INTERNAL Reg, Dependency: 0 rst, 0 aluop_i, 

cp0_status INTERNAL Reg, Dependency: 0 rst, 0 wb_cp0_reg_data, 0 wb_cp0_reg_we, 0 wb_cp0_reg_write_addr, 0 cp0_reg_read_data, 0 cp0_reg_read_addr, 

cp0_cause INTERNAL Reg, Dependency: 0 rst, 0 wb_cp0_reg_data, 0 wb_cp0_reg_we, 0 wb_cp0_reg_write_addr, 0 cp0_reg_read_data, 0 cp0_reg_read_addr, 

cp0_epc INTERNAL Reg, Dependency: 0 rst, 0 wb_cp0_reg_data, 0 wb_cp0_reg_we, 0 wb_cp0_reg_write_addr, 0 cp0_reg_read_data, 0 cp0_reg_read_addr, 

rst INPUT Wire, Dependency: 

wd_i INPUT Wire, Comment: in_signal, Dependency: 

wreg_i INPUT Wire, Comment: in_signal, Dependency: 

wdata_i INPUT Wire, Comment: in_signal, Dependency: 

hi_i INPUT Wire, Comment: in_signal, Dependency: 

lo_i INPUT Wire, Comment: in_signal, Dependency: 

whilo_i INPUT Wire, Comment: in_signal, Dependency: 

aluop_i INPUT Wire, Comment: in_signal, Dependency: 

mem_addr_i INPUT Wire, Comment: in_signal, Dependency: 

reg2_i INPUT Wire, Comment: in_signal, Dependency: 

mem_data_i INPUT Wire, Comment: in_signal, Dependency: 

cp0_reg_we_i INPUT Wire, Comment: in_signal, Dependency: 

cp0_reg_write_addr_i INPUT Wire, Comment: in_signal, Dependency: 

cp0_reg_data_i INPUT Wire, Comment: in_signal, Dependency: 

except_info_i INPUT Wire, Comment: in_signal, Dependency: 

in_delayslot_i INPUT Wire, Comment: in_signal, Dependency: 

inst_addr_current_i INPUT Wire, Comment: in_signal, Dependency: 

cp0_reg_read_addr INPUT Wire, Dependency: 

cp0_reg_read_data INPUT Wire, Dependency: 

wb_cp0_reg_we INPUT Wire, Comment: back this.mem, Dependency: 

wb_cp0_reg_write_addr INPUT Wire, Comment: back this.mem, Dependency: 

wb_cp0_reg_data INPUT Wire, Comment: back this.mem, Dependency: 

mem_addr_test_i INPUT Wire, Comment: in_signal, Dependency: 

wd_o OUTPUT Reg, Dependency: 0 rst, 0 wd_i, 

wreg_o OUTPUT Reg, Dependency: 0 rst, 0 wreg_i, 

wdata_o OUTPUT Reg, Dependency: 0 rst, 0 wdata_i, 0 mem_data_i, 0 aluop_i, 0 mem_addr_i, 0 reg2_i, 

hi_o OUTPUT Reg, Dependency: 0 rst, 0 hi_i, 

lo_o OUTPUT Reg, Dependency: 0 rst, 0 lo_i, 

whilo_o OUTPUT Reg, Dependency: 0 rst, 0 whilo_i, 

cp0_reg_we_o OUTPUT Reg, Dependency: 0 rst, 0 cp0_reg_we_i, 

cp0_reg_write_addr_o OUTPUT Reg, Dependency: 0 rst, 0 cp0_reg_write_addr_i, 

cp0_reg_data_o OUTPUT Reg, Dependency: 0 rst, 0 cp0_reg_data_i, 

except_info_o OUTPUT Reg, Dependency: 0 except_info_i, 

cp0_epc_o OUTPUT Wire, Dependency: 0 cp0_epc, 

in_delayslot_o OUTPUT Wire, Dependency: 0 in_delayslot_i, 

inst_addr_current_o OUTPUT Wire, Dependency: 0 inst_addr_current_i, 

mem_addr_o OUTPUT Reg, Dependency: 0 rst, 0 mem_addr_i, 0 aluop_i, 0 mem_addr_test_i, 

mem_write_enable_o OUTPUT Wire, Dependency: 0 mem_write_enable, 

mem_sel_o OUTPUT Reg, Dependency: 0 rst, 0 aluop_i, 0 mem_addr_i, 

mem_data_o OUTPUT Reg, Dependency: 0 rst, 0 reg2_i, 0 aluop_i, 0 mem_addr_i, 

mem_ce_o OUTPUT Reg, Dependency: 0 rst, 0 aluop_i, 

is_load_o OUTPUT Wire, Dependency: 0 aluop_i, 

mem_we_o OUTPUT Wire, Dependency: 0 mem_write_enable, 

INFO> mem_wb signal list:
clk INPUT Wire, Comment: clock, Dependency: 

rst INPUT Wire, Comment: reset, Dependency: 

mem_wd INPUT Wire, Dependency: 

mem_wreg INPUT Wire, Dependency: 

mem_wdata INPUT Wire, Dependency: 

mem_hi INPUT Wire, Dependency: 

mem_lo INPUT Wire, Dependency: 

mem_whilo INPUT Wire, Dependency: 

stall INPUT Wire, Dependency: 

flush INPUT Wire, Dependency: 

mem_cp0_reg_we INPUT Wire, Dependency: 

mem_cp0_reg_write_addr INPUT Wire, Dependency: 

mem_cp0_reg_data INPUT Wire, Dependency: 

wb_wd OUTPUT Reg, Dependency: 1 clk, 0 rst, 0 flush, 0 stall, 0 mem_wd, 

wb_wreg OUTPUT Reg, Dependency: 1 clk, 0 rst, 0 flush, 0 stall, 0 mem_wreg, 

wb_wdata OUTPUT Reg, Dependency: 1 clk, 0 rst, 0 flush, 0 stall, 0 mem_wdata, 

wb_hi OUTPUT Reg, Dependency: 1 clk, 0 rst, 0 flush, 0 stall, 0 mem_hi, 

wb_lo OUTPUT Reg, Dependency: 1 clk, 0 rst, 0 flush, 0 stall, 0 mem_lo, 

wb_whilo OUTPUT Reg, Dependency: 1 clk, 0 rst, 0 flush, 0 stall, 0 mem_whilo, 

wb_cp0_reg_we OUTPUT Reg, Dependency: 1 clk, 0 rst, 0 flush, 0 stall, 0 mem_cp0_reg_we, 

wb_cp0_reg_write_addr OUTPUT Reg, Dependency: 1 clk, 0 rst, 0 flush, 0 stall, 0 mem_cp0_reg_write_addr, 

wb_cp0_reg_data OUTPUT Reg, Dependency: 1 clk, 0 rst, 0 flush, 0 stall, 0 mem_cp0_reg_data, 

Error> assignment left value data_bus need to be defined early
Error> assignment left value data_bus need to be defined early
Error> assignment left value data_bus need to be defined early
Error> assignment left value data_bus need to be defined early
Error> assignment left value data_bus need to be defined early
Error> assignment left value inst_bus need to be defined early
Error> assignment left value inst_bus need to be defined early
Error> assignment left value inst_bus need to be defined early
INFO> cpu signal list:
clk INTERNAL Wire, Dependency: 

rst INTERNAL Wire, Dependency: 

ex_addr_test INTERNAL Wire, Dependency: 

mem_addr_test INTERNAL Wire, Dependency: 

rom_data_i INTERNAL Wire, Dependency: 

ram_data_i INTERNAL Wire, Dependency: 

rom_addr_o INTERNAL Wire, Dependency: 0 pc, 

rom_ce_o INTERNAL Wire, Dependency: 

ram_addr_o INTERNAL Wire, Dependency: 

ram_data_o INTERNAL Wire, Dependency: 

ram_ce_o INTERNAL Wire, Dependency: 

ram_sel_o INTERNAL Wire, Dependency: 

ram_write_enable_o INTERNAL Wire, Dependency: 0 ram_write_enable_before_except_o, 0 mem_except_info_o, 

mem_is_load INTERNAL Wire, Dependency: 

mem_is_save INTERNAL Wire, Dependency: 

pc INTERNAL Wire, Dependency: 

id_pc_i INTERNAL Wire, Dependency: 

id_inst_i INTERNAL Wire, Dependency: 

id_aluop_o INTERNAL Wire, Dependency: 

id_alusel_o INTERNAL Wire, Dependency: 

id_reg1_o INTERNAL Wire, Dependency: 

id_reg2_o INTERNAL Wire, Dependency: 

id_wreg_o INTERNAL Wire, Dependency: 

id_wd_o INTERNAL Wire, Dependency: 

ex_aluop_i INTERNAL Wire, Dependency: 

ex_alusel_i INTERNAL Wire, Dependency: 

ex_reg1_i INTERNAL Wire, Dependency: 

ex_reg2_i INTERNAL Wire, Dependency: 

ex_wreg_i INTERNAL Wire, Dependency: 

ex_wd_i INTERNAL Wire, Dependency: 

ex_wreg_o INTERNAL Wire, Dependency: 

ex_wd_o INTERNAL Wire, Dependency: 

ex_wdata_o INTERNAL Wire, Dependency: 

mem_wreg_i INTERNAL Wire, Dependency: 

mem_wd_i INTERNAL Wire, Dependency: 

mem_wdata_i INTERNAL Wire, Dependency: 

mem_wreg_o INTERNAL Wire, Dependency: 

mem_wd_o INTERNAL Wire, Dependency: 

mem_wdata_o INTERNAL Wire, Dependency: 

wb_wreg_i INTERNAL Wire, Dependency: 

wb_wd_i INTERNAL Wire, Dependency: 

wb_wdata_i INTERNAL Wire, Dependency: 

reg1_read INTERNAL Wire, Dependency: 

reg2_read INTERNAL Wire, Dependency: 

reg1_data INTERNAL Wire, Dependency: 

reg2_data INTERNAL Wire, Dependency: 

reg1_addr INTERNAL Wire, Dependency: 

reg2_addr INTERNAL Wire, Dependency: 

hi_i INTERNAL Wire, Dependency: 

lo_i INTERNAL Wire, Dependency: 

wb_hi_i INTERNAL Wire, Dependency: 

wb_lo_i INTERNAL Wire, Dependency: 

wb_whilo_i INTERNAL Wire, Dependency: 

mem_hi_i INTERNAL Wire, Dependency: 

mem_lo_i INTERNAL Wire, Dependency: 

mem_whilo_i INTERNAL Wire, Dependency: 

hi_o INTERNAL Wire, Dependency: 

lo_o INTERNAL Wire, Dependency: 

whilo_o INTERNAL Wire, Dependency: 

mem1_hi INTERNAL Wire, Dependency: 

mem1_lo INTERNAL Wire, Dependency: 

mem1_whilo INTERNAL Wire, Dependency: 

stallreq_id INTERNAL Wire, Dependency: 

stallreq_ex INTERNAL Wire, Dependency: 

stall_temp INTERNAL Wire, Dependency: 

brflag INTERNAL Wire, Dependency: 

braddr INTERNAL Wire, Dependency: 

id_in_delayslot INTERNAL Wire, Dependency: 

ex_in_delayslot INTERNAL Wire, Dependency: 

id_link_addr INTERNAL Wire, Dependency: 

ex_link_addr INTERNAL Wire, Dependency: 

in_delayslot INTERNAL Wire, Dependency: 

in_delayslot_next INTERNAL Wire, Dependency: 

id_inst INTERNAL Wire, Dependency: 

ex_inst INTERNAL Wire, Dependency: 

ex_aluop INTERNAL Wire, Dependency: 

mem_aluop INTERNAL Wire, Dependency: 

ex_mem_addr INTERNAL Wire, Dependency: 

mem_mem_addr INTERNAL Wire, Dependency: 

ex_reg2 INTERNAL Wire, Dependency: 

mem_reg2 INTERNAL Wire, Dependency: 

flush INTERNAL Wire, Dependency: 

new_pc INTERNAL Wire, Dependency: 

latest_epc INTERNAL Wire, Dependency: 

if_except_info_o INTERNAL Wire, Dependency: 

id_except_info_i INTERNAL Wire, Dependency: 

id_except_info_o INTERNAL Wire, Dependency: 

id_inst_addr_current INTERNAL Wire, Dependency: 

ex_except_info_i INTERNAL Wire, Dependency: 

ex_inst_addr_current_i INTERNAL Wire, Dependency: 

ex_except_info_o INTERNAL Wire, Dependency: 

ex_inst_addr_current_o INTERNAL Wire, Dependency: 

ex_in_delayslot_o INTERNAL Wire, Dependency: 

ex_cp0_reg_we_o INTERNAL Wire, Dependency: 

ex_cp0_reg_write_addr_o INTERNAL Wire, Dependency: 

ex_cp0_reg_data_o INTERNAL Wire, Dependency: 

mem_except_info_i INTERNAL Wire, Dependency: 

mem_in_delayslot_i INTERNAL Wire, Dependency: 

mem_inst_addr_current_i INTERNAL Wire, Dependency: 

mem_cp0_reg_we_i INTERNAL Wire, Dependency: 

mem_cp0_reg_write_addr_i INTERNAL Wire, Dependency: 

mem_cp0_reg_data_i INTERNAL Wire, Dependency: 

mem_except_info_o INTERNAL Wire, Dependency: 

mem_in_delayslot_o INTERNAL Wire, Dependency: 

mem_inst_addr_current_o INTERNAL Wire, Dependency: 

mem_cp0_reg_we_o INTERNAL Wire, Dependency: 

mem_cp0_reg_write_addr_o INTERNAL Wire, Dependency: 

mem_cp0_reg_data_o INTERNAL Wire, Dependency: 

wb_cp0_reg_we_i INTERNAL Wire, Dependency: 

wb_cp0_reg_write_addr_i INTERNAL Wire, Dependency: 

wb_cp0_reg_data_i INTERNAL Wire, Dependency: 

wb_except_info_i INTERNAL Wire, Dependency: 

wb_in_delayslot_i INTERNAL Wire, Dependency: 

wb_inst_addr_current_i INTERNAL Wire, Dependency: 

cp0_reg_read_addr INTERNAL Wire, Dependency: 

cp0_reg_read_data INTERNAL Wire, Dependency: 

mem_we_and_ce INTERNAL Wire, Dependency: 

ram_write_enable_before_except_o INTERNAL Wire, Dependency: 

reg_write_enable OUTPUT Wire, Dependency: 0 wb_wreg_i, 

reg_write_addr OUTPUT Wire, Dependency: 0 wb_wd_i, 

reg_write_data OUTPUT Wire, Dependency: 0 wb_wdata_i, 

hilo_write_enable OUTPUT Wire, Dependency: 0 wb_whilo_i, 

hilo_data OUTPUT Wire, Dependency: 0 wb_hi_i, 0 wb_lo_i, 

INFO> can't solve module regfile
INFO> can't solve module hilo_reg
INFO> can't solve module ctrl
INFO> start analysing pipeline structure
this
INFO>if_id.if_pc has right dependency
INFO>if_id.if_except_info has right dependency
INFO>id.pc_i has right dependency
INFO>id.inst_i has right dependency
INFO>id.ex_wreg_i has right dependency
INFO>id.mem_wreg_i has right dependency
INFO>id.ex_wdata_i has right dependency
INFO>id.mem_wdata_i has right dependency
INFO>id.ex_wd_i has right dependency
INFO>id.mem_wd_i has right dependency
INFO>id.in_delayslot_i has right dependency
INFO>id.ex_aluop_i has right dependency
INFO>id.except_info_i has right dependency
INFO>ex.aluop_i has right dependency
INFO>ex.alusel_i has right dependency
INFO>ex.reg1_i has right dependency
INFO>ex.reg2_i has right dependency
INFO>ex.wd_i has right dependency
INFO>ex.wreg_i has right dependency
INFO>ex.wb_hi_i has right dependency
INFO>ex.wb_lo_i has right dependency
INFO>ex.mem_hi_i has right dependency
INFO>ex.mem_lo_i has right dependency
INFO>ex.mem_whilo_i has right dependency
INFO>ex.link_addr_i has right dependency
INFO>ex.in_delayslot_i has right dependency
INFO>ex.inst_i has right dependency
INFO>ex.inst_addr_current_i has right dependency
INFO>ex.mem_cp0_reg_we has right dependency
INFO>ex.mem_cp0_reg_write_addr has right dependency
INFO>ex.mem_cp0_reg_data has right dependency
INFO>ex.wb_cp0_reg_we has right dependency
INFO>ex.wb_cp0_reg_write_addr has right dependency
INFO>ex.wb_cp0_reg_data has right dependency
INFO>mem.wd_i has right dependency
INFO>mem.wreg_i has right dependency
INFO>mem.wdata_i has right dependency
INFO>mem.hi_i has right dependency
INFO>mem.lo_i has right dependency
INFO>mem.whilo_i has right dependency
INFO>mem.aluop_i has right dependency
INFO>mem.mem_addr_i has right dependency
INFO>mem.reg2_i has right dependency
Error>mem.mem_data_i has wrong dependency
INFO>mem.cp0_reg_we_i has right dependency
INFO>mem.cp0_reg_write_addr_i has right dependency
INFO>mem.cp0_reg_data_i has right dependency
INFO>mem.except_info_i has right dependency
INFO>mem.in_delayslot_i has right dependency
INFO>mem.inst_addr_current_i has right dependency
INFO>mem.wb_cp0_reg_we has right dependency
INFO>mem.wb_cp0_reg_write_addr has right dependency
INFO>mem.wb_cp0_reg_data has right dependency
INFO>mem.mem_addr_test_i has right dependency
leaf node : this.pc
INFO>pc_reg.pc has right dependency
INFO>pc_reg.except_info has right dependency
leaf node : this.if_id
INFO>if_id.id_pc has right dependency
Error>if_id.id_inst has wrong dependency, it doesn't depends on in_signal, 
clk rst flush stall if_inst 
INFO>if_id.id_except_info has right dependency
leaf node : this.id
INFO>id_ex.ex_aluop has right dependency
INFO>id_ex.ex_alusel has right dependency
INFO>id_ex.ex_reg1 has right dependency
INFO>id_ex.ex_reg2 has right dependency
INFO>id_ex.ex_wd has right dependency
INFO>id_ex.ex_wreg has right dependency
INFO>id_ex.ex_link_addr has right dependency
INFO>id_ex.ex_in_delayslot has right dependency
INFO>id_ex.in_delayslot_o has right dependency
INFO>id_ex.ex_inst has right dependency
INFO>id_ex.ex_inst_addr_current has right dependency
INFO>id_ex.ex_except_info has right dependency
leaf node : this.ex
INFO>ex_mem.mem_addr_test_o has right dependency
INFO>ex_mem.mem_wd has right dependency
INFO>ex_mem.mem_wreg has right dependency
INFO>ex_mem.mem_wdata has right dependency
INFO>ex_mem.mem_hi has right dependency
INFO>ex_mem.mem_lo has right dependency
INFO>ex_mem.mem_whilo has right dependency
INFO>ex_mem.mem_aluop has right dependency
INFO>ex_mem.mem_mem_addr has right dependency
INFO>ex_mem.mem_reg2 has right dependency
INFO>ex_mem.mem_cp0_reg_we has right dependency
INFO>ex_mem.mem_cp0_reg_write_addr has right dependency
INFO>ex_mem.mem_cp0_reg_data has right dependency
INFO>ex_mem.mem_except_info has right dependency
INFO>ex_mem.mem_in_delayslot has right dependency
INFO>ex_mem.mem_inst_addr_current has right dependency
leaf node : this.mem
INFO> start check verilog syntaxs
INFO> start check verilog signal assignment
INFO> Pass signal assignment check 
INFO> start check verilog sequential assignment
INFO> Pass sequential trigger check 
INFO> start check verilog condition case statement syntaxs
Error> Case statement(end at line 673) in id(/home/mason/Desktop/work/verilog-parser/tests/cod19grp9/Commented/id/id.v) should provide assignment to a same set of signals in every case branch
branch1: wreg_o aluop_o alusel_o reg1_read_o reg2_read_o inst_is_valid brflag_o braddr_o in_delayslot_next_o
branch5: wreg_o aluop_o alusel_o reg1_read_o reg2_read_o immediate_number inst_is_valid
Error> Conditional statement(end at line 862) in id(/home/mason/Desktop/work/verilog-parser/tests/cod19grp9/Commented/id/id.v) should provide assignment to a same set of signals in every branch
branch1: reg1_o
branch1: stallreq_reg1
Error> Conditional statement(end at line 886) in id(/home/mason/Desktop/work/verilog-parser/tests/cod19grp9/Commented/id/id.v) should provide assignment to a same set of signals in every branch
branch1: reg2_o
branch1: stallreq_reg2

Process finished with exit code 0
