// minisys.v
// 2020-11 @ https://github.com/seu-cs-class2/minisys-1a-cpu

`include "public.v"

// 顶层
module minisys (

  input rst, // 板上重置
  input board_clk, // 板上时钟

  // 拨码�?�?
  input wire[23:0] switches_in,
  // 按钮
  input wire[4:0] buttons_in,
  // 矩阵键盘
  input wire[3:0] keyboard_cols_in,
  output wire[3:0] keyboard_rows_out,
  // 数码�?
  output wire[7:0] digits_sel_out,
  output wire[7:0] digits_data_out,
  // 蜂鸣�?
  output wire beep_out,
  // LED�?
  output wire[7:0] led_RLD_out,
  output wire[7:0] led_YLD_out,
  output wire[7:0] led_GLD_out

);

  wire cpu_clk;
  wire uart_clk;
  // 时钟分频
  clocking u_clocking(
    .clk_in1(board_clk), // 100MHz
    .cpu_clk(cpu_clk), // 22MHz
    .uart_clk(uart_clk) // 10MHz
  );

  wire [`WordRange] cpu_imem_data_in;
  wire [`WordRange] cpu_imem_addr_out;
  wire cpu_imem_e_out;
  
  wire [`WordRange] imem_imem_data_out;
  wire [`WordRange] imem_imem_addr_in;
  wire imem_imem_e_in;

  assign cpu_imem_data_in = imem_imem_data_out;
  assign imem_imem_addr_in = cpu_imem_addr_out;
  assign imem_imem_e_in = cpu_imem_e_out;


  //相关总线(共六个，四种)
  wire[`WordRange] bus_addr;  //地址总线（仅有一个主设备cpu
  wire[`WordRange] bus_write_data; //写数据�?�线（仅有一个主设备cpu
  wire[`WordRange] bus_read_data; //读数据�?�线（主设备很多，需要仲裁）
  wire bus_eable; //控制总线之一
  wire bus_we; //控制总线
  wire[3:0] bus_byte_sel; //控制总线 主设备也仅有cpu，无�?仲裁

  //相关输出（包含ram与io设备，目前共十个�?
  wire[`WordRange] ram_data;
  wire[`WordRange] seven_display_data;
  wire[`WordRange] keyboard_data;
  wire[`WordRange] counter_data;
  wire[`WordRange] pwm_data;
  wire[`WordRange] uart_data;
  wire[`WordRange] watch_dog_data;
  wire[`WordRange] led_light_data;
  wire[`WordRange] switch_data;
  wire[`WordRange] buzzer_data;

  //测试相关
  assign seven_display_data = {32'hffffffff};
  assign keyboard_data = {32'hffffffff};
  assign counter_data = {32'hffffffff};
  assign pwm_data = {32'hffffffff};
  assign uart_data = {32'hffffffff};
  assign watch_dog_data = {32'hffffffff};
  assign switch_data = {32'hffffffff};
  assign led_light_data = {32'hffffffff};
  assign buzzer_data = {32'hffffffff};
  //测试相关




  wire beep_en_out; // 0xFFFF_FD10
  wire digits_en_out; // 0xFFFF_FC00
  wire keyboard_en_out; // 0xFFFF_FC10
  wire leds_en_out; // 0xFFFF_FC60
  wire pwm_en_out; // 0xFFFF_FC30
  wire switches_en_out; // 0xFFFF_FC70
  wire timer_en_out; // 0xFFFF_FC20
  wire watchdog_en_out; // 0xFFFF_FC50

  // CPU
  // CPU
  cpu u_cpu (
  .rst                      (rst),
  .clk                      (cpu_clk),
  .imem_data_in             (cpu_imem_data_in),
  .imem_addr_out            (cpu_imem_addr_out),
  .imem_e_out               (cpu_imem_e_out),
  .bus_addr_out             (bus_addr),
  .bus_write_data_out       (bus_write_data),
  .bus_eable_out            (bus_eable),
  .bus_we_out               (bus_we),
  .bus_byte_sel_out         (bus_byte_sel),
  .bus_read_in              (bus_read_data)
  );

  // IMEM
  blk_mem_gen_0 u_blk_mem_gen_0 (
    .addra                    (imem_imem_addr_in[15:2]),
    .clka                     (~cpu_clk),
    .douta                    (imem_imem_data_out)
  );

  // DMEM
  ram u_ram(
  .clk                    (~cpu_clk),
  .eable                  (bus_eable),
  .we                     (bus_we),
  .addr                   (bus_addr),
  .byte_sel               (bus_byte_sel),
  .data_in                (bus_write_data),
  .data_out               (ram_data)
  );


  arbitration u_abt(
  .clk                      (~cpu_clk),
  .ram_data                 (ram_data),
  .seven_display_data       (seven_display_data),
  .keyboard_data            (keyboard_data),
  .counter_data             (counter_data),
  .pwm_data                 (pwm_data),
  .uart_data                (uart_data),
  .watch_dog_data           (watch_dog_data),
  .led_light_data           (led_light_data),
  .switch_data              (switch_data),
  .buzzer_data              (buzzer_data),
  .addr                     (bus_addr),
  .data_out                 (bus_read_data)
  );


  // 接口部分
  
  // leds u_leds(
  //   .rst(rst),
  //   .clk(cpu_clk),
  //   .cs(leds_en_out),
  //   .port(cpu_dmem_addr_out[2:0]),
  //   .data(cpu_dmem_store_data_out[15:0]),
  //   .RLD(led_RLD_out),
  //   .YLD(led_YLD_out),
  //   .GLD(led_GLD_out)
  // );

endmodule