Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Thu May 14 19:57:49 2020
| Host         : LAPTOP-1RN17QUT running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z007s-clg225
| Speed File   : -1  PRODUCTION 1.11 2016-07-27
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -4.935       -4.935                      1                 2461        0.033        0.000                      0                 2461        4.692        0.000                       0                  1104  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                              Waveform(ns)         Period(ns)      Frequency(MHz)
-----                              ------------         ----------      --------------
clk_fpga_0                         {0.000 10.000}       20.000          50.000          
clk_fpga_1                         {0.000 5.000}        10.000          100.000         
design_1_i/clk_wiz_0/inst/clk_in1  {0.000 7.692}        15.385          64.998          
  clk_out1_design_1_clk_wiz_0_0    {0.000 100.003}      200.005         5.000           
  clkfbout_design_1_clk_wiz_0_0    {0.000 7.692}        15.385          64.998          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                              13.171        0.000                      0                 2323        0.033        0.000                      0                 2323        9.020        0.000                       0                  1024  
design_1_i/clk_wiz_0/inst/clk_in1                                                                                                                                                    4.692        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_0_0        194.006        0.000                      0                  138        0.243        0.000                      0                  138       13.355        0.000                       0                    76  
  clkfbout_design_1_clk_wiz_0_0                                                                                                                                                     13.230        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                     To Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                     --------                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_fpga_0                     clk_out1_design_1_clk_wiz_0_0       -4.935       -4.935                      1                    1        0.531        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       13.171ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.033ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.171ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/slv_reg0_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.172ns  (logic 1.956ns (31.693%)  route 4.216ns (68.307%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.353ns = ( 23.353 - 20.000 ) 
    Source Clock Delay      (SCD):    3.900ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.031     2.031    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.132 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1024, routed)        1.768     3.900    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     5.234 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=8, routed)           1.554     6.787    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X8Y50          LUT5 (Prop_lut5_I1_O)        0.150     6.937 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[0]_INST_0/O
                         net (fo=7, routed)           0.439     7.376    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X8Y48          LUT4 (Prop_lut4_I3_O)        0.348     7.724 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/slv_reg0[31]_i_2/O
                         net (fo=16, routed)          1.016     8.740    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/slv_reg_wren__2
    SLICE_X13Y47         LUT4 (Prop_lut4_I0_O)        0.124     8.864 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/slv_reg0[7]_i_1/O
                         net (fo=10, routed)          1.207    10.071    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0
    SLICE_X15Y42         FDRE                                         r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/slv_reg0_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.759    21.759    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.850 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1024, routed)        1.503    23.353    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X15Y42         FDRE                                         r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                         clock pessimism              0.397    23.750    
                         clock uncertainty           -0.302    23.448    
    SLICE_X15Y42         FDRE (Setup_fdre_C_CE)      -0.205    23.243    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/slv_reg0_reg[0]
  -------------------------------------------------------------------
                         required time                         23.243    
                         arrival time                         -10.071    
  -------------------------------------------------------------------
                         slack                                 13.171    

Slack (MET) :             13.312ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/slv_reg0_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.032ns  (logic 1.956ns (32.428%)  route 4.076ns (67.572%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.354ns = ( 23.354 - 20.000 ) 
    Source Clock Delay      (SCD):    3.900ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.031     2.031    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.132 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1024, routed)        1.768     3.900    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     5.234 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=8, routed)           1.554     6.787    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X8Y50          LUT5 (Prop_lut5_I1_O)        0.150     6.937 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[0]_INST_0/O
                         net (fo=7, routed)           0.439     7.376    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X8Y48          LUT4 (Prop_lut4_I3_O)        0.348     7.724 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/slv_reg0[31]_i_2/O
                         net (fo=16, routed)          1.016     8.740    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/slv_reg_wren__2
    SLICE_X13Y47         LUT4 (Prop_lut4_I0_O)        0.124     8.864 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/slv_reg0[7]_i_1/O
                         net (fo=10, routed)          1.067     9.931    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0
    SLICE_X14Y43         FDRE                                         r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/slv_reg0_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.759    21.759    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.850 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1024, routed)        1.504    23.354    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X14Y43         FDRE                                         r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/slv_reg0_reg[3]/C
                         clock pessimism              0.397    23.751    
                         clock uncertainty           -0.302    23.449    
    SLICE_X14Y43         FDRE (Setup_fdre_C_CE)      -0.205    23.244    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/slv_reg0_reg[3]
  -------------------------------------------------------------------
                         required time                         23.244    
                         arrival time                          -9.931    
  -------------------------------------------------------------------
                         slack                                 13.312    

Slack (MET) :             13.312ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/slv_reg0_reg[6]_replica/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.032ns  (logic 1.956ns (32.428%)  route 4.076ns (67.572%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.354ns = ( 23.354 - 20.000 ) 
    Source Clock Delay      (SCD):    3.900ns
    Clock Pessimism Removal (CPR):    0.397ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.031     2.031    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.132 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1024, routed)        1.768     3.900    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     5.234 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=8, routed)           1.554     6.787    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X8Y50          LUT5 (Prop_lut5_I1_O)        0.150     6.937 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[0]_INST_0/O
                         net (fo=7, routed)           0.439     7.376    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X8Y48          LUT4 (Prop_lut4_I3_O)        0.348     7.724 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/slv_reg0[31]_i_2/O
                         net (fo=16, routed)          1.016     8.740    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/slv_reg_wren__2
    SLICE_X13Y47         LUT4 (Prop_lut4_I0_O)        0.124     8.864 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/slv_reg0[7]_i_1/O
                         net (fo=10, routed)          1.067     9.931    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0
    SLICE_X14Y43         FDRE                                         r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/slv_reg0_reg[6]_replica/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.759    21.759    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.850 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1024, routed)        1.504    23.354    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X14Y43         FDRE                                         r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/slv_reg0_reg[6]_replica/C
                         clock pessimism              0.397    23.751    
                         clock uncertainty           -0.302    23.449    
    SLICE_X14Y43         FDRE (Setup_fdre_C_CE)      -0.205    23.244    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/slv_reg0_reg[6]_replica
  -------------------------------------------------------------------
                         required time                         23.244    
                         arrival time                          -9.931    
  -------------------------------------------------------------------
                         slack                                 13.312    

Slack (MET) :             13.352ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/slv_reg0_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.666ns  (logic 1.984ns (35.015%)  route 3.682ns (64.985%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.273ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.344ns = ( 23.344 - 20.000 ) 
    Source Clock Delay      (SCD):    3.900ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.031     2.031    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.132 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1024, routed)        1.768     3.900    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     5.234 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=8, routed)           1.554     6.787    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X8Y50          LUT5 (Prop_lut5_I1_O)        0.150     6.937 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[0]_INST_0/O
                         net (fo=7, routed)           0.439     7.376    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X8Y48          LUT4 (Prop_lut4_I3_O)        0.348     7.724 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/slv_reg0[31]_i_2/O
                         net (fo=16, routed)          1.148     8.872    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/slv_reg_wren__2
    SLICE_X11Y49         LUT4 (Prop_lut4_I0_O)        0.152     9.024 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/slv_reg0[31]_i_1/O
                         net (fo=8, routed)           0.542     9.566    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0
    SLICE_X11Y50         FDRE                                         r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/slv_reg0_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.759    21.759    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.850 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1024, routed)        1.495    23.344    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X11Y50         FDRE                                         r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/slv_reg0_reg[24]/C
                         clock pessimism              0.282    23.626    
                         clock uncertainty           -0.302    23.324    
    SLICE_X11Y50         FDRE (Setup_fdre_C_CE)      -0.407    22.917    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/slv_reg0_reg[24]
  -------------------------------------------------------------------
                         required time                         22.917    
                         arrival time                          -9.566    
  -------------------------------------------------------------------
                         slack                                 13.352    

Slack (MET) :             13.352ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/slv_reg0_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.666ns  (logic 1.984ns (35.015%)  route 3.682ns (64.985%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.273ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.344ns = ( 23.344 - 20.000 ) 
    Source Clock Delay      (SCD):    3.900ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.031     2.031    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.132 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1024, routed)        1.768     3.900    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     5.234 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=8, routed)           1.554     6.787    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X8Y50          LUT5 (Prop_lut5_I1_O)        0.150     6.937 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[0]_INST_0/O
                         net (fo=7, routed)           0.439     7.376    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X8Y48          LUT4 (Prop_lut4_I3_O)        0.348     7.724 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/slv_reg0[31]_i_2/O
                         net (fo=16, routed)          1.148     8.872    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/slv_reg_wren__2
    SLICE_X11Y49         LUT4 (Prop_lut4_I0_O)        0.152     9.024 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/slv_reg0[31]_i_1/O
                         net (fo=8, routed)           0.542     9.566    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0
    SLICE_X11Y50         FDRE                                         r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/slv_reg0_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.759    21.759    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.850 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1024, routed)        1.495    23.344    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X11Y50         FDRE                                         r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/slv_reg0_reg[25]/C
                         clock pessimism              0.282    23.626    
                         clock uncertainty           -0.302    23.324    
    SLICE_X11Y50         FDRE (Setup_fdre_C_CE)      -0.407    22.917    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/slv_reg0_reg[25]
  -------------------------------------------------------------------
                         required time                         22.917    
                         arrival time                          -9.566    
  -------------------------------------------------------------------
                         slack                                 13.352    

Slack (MET) :             13.352ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/slv_reg0_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.666ns  (logic 1.984ns (35.015%)  route 3.682ns (64.985%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.273ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.344ns = ( 23.344 - 20.000 ) 
    Source Clock Delay      (SCD):    3.900ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.031     2.031    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.132 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1024, routed)        1.768     3.900    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     5.234 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=8, routed)           1.554     6.787    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X8Y50          LUT5 (Prop_lut5_I1_O)        0.150     6.937 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[0]_INST_0/O
                         net (fo=7, routed)           0.439     7.376    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X8Y48          LUT4 (Prop_lut4_I3_O)        0.348     7.724 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/slv_reg0[31]_i_2/O
                         net (fo=16, routed)          1.148     8.872    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/slv_reg_wren__2
    SLICE_X11Y49         LUT4 (Prop_lut4_I0_O)        0.152     9.024 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/slv_reg0[31]_i_1/O
                         net (fo=8, routed)           0.542     9.566    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0
    SLICE_X11Y50         FDRE                                         r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/slv_reg0_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.759    21.759    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.850 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1024, routed)        1.495    23.344    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X11Y50         FDRE                                         r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/slv_reg0_reg[26]/C
                         clock pessimism              0.282    23.626    
                         clock uncertainty           -0.302    23.324    
    SLICE_X11Y50         FDRE (Setup_fdre_C_CE)      -0.407    22.917    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/slv_reg0_reg[26]
  -------------------------------------------------------------------
                         required time                         22.917    
                         arrival time                          -9.566    
  -------------------------------------------------------------------
                         slack                                 13.352    

Slack (MET) :             13.352ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/slv_reg0_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.666ns  (logic 1.984ns (35.015%)  route 3.682ns (64.985%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.273ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.344ns = ( 23.344 - 20.000 ) 
    Source Clock Delay      (SCD):    3.900ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.031     2.031    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.132 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1024, routed)        1.768     3.900    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     5.234 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=8, routed)           1.554     6.787    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X8Y50          LUT5 (Prop_lut5_I1_O)        0.150     6.937 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[0]_INST_0/O
                         net (fo=7, routed)           0.439     7.376    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X8Y48          LUT4 (Prop_lut4_I3_O)        0.348     7.724 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/slv_reg0[31]_i_2/O
                         net (fo=16, routed)          1.148     8.872    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/slv_reg_wren__2
    SLICE_X11Y49         LUT4 (Prop_lut4_I0_O)        0.152     9.024 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/slv_reg0[31]_i_1/O
                         net (fo=8, routed)           0.542     9.566    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0
    SLICE_X11Y50         FDRE                                         r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/slv_reg0_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.759    21.759    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.850 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1024, routed)        1.495    23.344    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X11Y50         FDRE                                         r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/slv_reg0_reg[27]/C
                         clock pessimism              0.282    23.626    
                         clock uncertainty           -0.302    23.324    
    SLICE_X11Y50         FDRE (Setup_fdre_C_CE)      -0.407    22.917    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/slv_reg0_reg[27]
  -------------------------------------------------------------------
                         required time                         22.917    
                         arrival time                          -9.566    
  -------------------------------------------------------------------
                         slack                                 13.352    

Slack (MET) :             13.352ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/slv_reg0_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.666ns  (logic 1.984ns (35.015%)  route 3.682ns (64.985%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.273ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.344ns = ( 23.344 - 20.000 ) 
    Source Clock Delay      (SCD):    3.900ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.031     2.031    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.132 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1024, routed)        1.768     3.900    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     5.234 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=8, routed)           1.554     6.787    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X8Y50          LUT5 (Prop_lut5_I1_O)        0.150     6.937 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[0]_INST_0/O
                         net (fo=7, routed)           0.439     7.376    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X8Y48          LUT4 (Prop_lut4_I3_O)        0.348     7.724 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/slv_reg0[31]_i_2/O
                         net (fo=16, routed)          1.148     8.872    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/slv_reg_wren__2
    SLICE_X11Y49         LUT4 (Prop_lut4_I0_O)        0.152     9.024 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/slv_reg0[31]_i_1/O
                         net (fo=8, routed)           0.542     9.566    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0
    SLICE_X11Y50         FDRE                                         r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/slv_reg0_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.759    21.759    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.850 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1024, routed)        1.495    23.344    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X11Y50         FDRE                                         r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/slv_reg0_reg[28]/C
                         clock pessimism              0.282    23.626    
                         clock uncertainty           -0.302    23.324    
    SLICE_X11Y50         FDRE (Setup_fdre_C_CE)      -0.407    22.917    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/slv_reg0_reg[28]
  -------------------------------------------------------------------
                         required time                         22.917    
                         arrival time                          -9.566    
  -------------------------------------------------------------------
                         slack                                 13.352    

Slack (MET) :             13.352ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/slv_reg0_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.666ns  (logic 1.984ns (35.015%)  route 3.682ns (64.985%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.273ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.344ns = ( 23.344 - 20.000 ) 
    Source Clock Delay      (SCD):    3.900ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.031     2.031    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.132 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1024, routed)        1.768     3.900    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     5.234 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=8, routed)           1.554     6.787    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X8Y50          LUT5 (Prop_lut5_I1_O)        0.150     6.937 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[0]_INST_0/O
                         net (fo=7, routed)           0.439     7.376    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X8Y48          LUT4 (Prop_lut4_I3_O)        0.348     7.724 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/slv_reg0[31]_i_2/O
                         net (fo=16, routed)          1.148     8.872    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/slv_reg_wren__2
    SLICE_X11Y49         LUT4 (Prop_lut4_I0_O)        0.152     9.024 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/slv_reg0[31]_i_1/O
                         net (fo=8, routed)           0.542     9.566    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0
    SLICE_X11Y50         FDRE                                         r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/slv_reg0_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.759    21.759    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.850 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1024, routed)        1.495    23.344    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X11Y50         FDRE                                         r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/slv_reg0_reg[29]/C
                         clock pessimism              0.282    23.626    
                         clock uncertainty           -0.302    23.324    
    SLICE_X11Y50         FDRE (Setup_fdre_C_CE)      -0.407    22.917    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/slv_reg0_reg[29]
  -------------------------------------------------------------------
                         required time                         22.917    
                         arrival time                          -9.566    
  -------------------------------------------------------------------
                         slack                                 13.352    

Slack (MET) :             13.352ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/slv_reg0_reg[30]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.666ns  (logic 1.984ns (35.015%)  route 3.682ns (64.985%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.273ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.344ns = ( 23.344 - 20.000 ) 
    Source Clock Delay      (SCD):    3.900ns
    Clock Pessimism Removal (CPR):    0.282ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.031     2.031    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     2.132 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1024, routed)        1.768     3.900    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     5.234 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WVALID
                         net (fo=8, routed)           1.554     6.787    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X8Y50          LUT5 (Prop_lut5_I1_O)        0.150     6.937 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[0]_INST_0/O
                         net (fo=7, routed)           0.439     7.376    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X8Y48          LUT4 (Prop_lut4_I3_O)        0.348     7.724 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/slv_reg0[31]_i_2/O
                         net (fo=16, routed)          1.148     8.872    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/slv_reg_wren__2
    SLICE_X11Y49         LUT4 (Prop_lut4_I0_O)        0.152     9.024 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/slv_reg0[31]_i_1/O
                         net (fo=8, routed)           0.542     9.566    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0
    SLICE_X11Y50         FDRE                                         r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/slv_reg0_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.759    21.759    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.850 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1024, routed)        1.495    23.344    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X11Y50         FDRE                                         r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/slv_reg0_reg[30]/C
                         clock pessimism              0.282    23.626    
                         clock uncertainty           -0.302    23.324    
    SLICE_X11Y50         FDRE (Setup_fdre_C_CE)      -0.407    22.917    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/slv_reg0_reg[30]
  -------------------------------------------------------------------
                         required time                         22.917    
                         arrival time                          -9.566    
  -------------------------------------------------------------------
                         slack                                 13.352    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.227ns (58.596%)  route 0.160ns (41.404%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.889ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.894     0.894    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1024, routed)        0.588     1.507    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X3Y48          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y48          FDRE (Prop_fdre_C_Q)         0.128     1.635 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[18]/Q
                         net (fo=1, routed)           0.160     1.796    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awaddr[18]
    SLICE_X5Y51          LUT4 (Prop_lut4_I3_O)        0.099     1.895 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[19]_i_1/O
                         net (fo=1, routed)           0.000     1.895    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_amesg[19]
    SLICE_X5Y51          FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.009     1.009    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.038 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1024, routed)        0.851     1.889    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X5Y51          FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[19]/C
                         clock pessimism             -0.118     1.771    
    SLICE_X5Y51          FDRE (Hold_fdre_C_D)         0.091     1.862    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.862    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[4]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.141ns (39.658%)  route 0.215ns (60.342%))
  Logic Levels:           0  
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.933ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.894     0.894    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1024, routed)        0.582     1.501    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X3Y51          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y51          FDRE (Prop_fdre_C_Q)         0.141     1.642 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[6]/Q
                         net (fo=1, routed)           0.215     1.857    design_1_i/processing_system7_0/inst/M_AXI_GP0_BID[4]
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.009     1.009    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.038 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1024, routed)        0.895     1.933    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.118     1.815    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[4])
                                                      0.000     1.815    design_1_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.815    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[6]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.436%)  route 0.217ns (60.564%))
  Logic Levels:           0  
  Clock Path Skew:        0.313ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.933ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.894     0.894    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1024, routed)        0.582     1.501    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X3Y51          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y51          FDRE (Prop_fdre_C_Q)         0.141     1.642 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[8]/Q
                         net (fo=1, routed)           0.217     1.859    design_1_i/processing_system7_0/inst/M_AXI_GP0_BID[6]
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.009     1.009    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.038 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1024, routed)        0.895     1.933    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.118     1.815    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[6])
                                                      0.000     1.815    design_1_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.815    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 design_1_i/vhdlnoclk_0/U0/vhdlnoclk_v1_0_S00_AXI_inst/slv_reg2_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/vhdlnoclk_0/U0/vhdlnoclk_v1_0_S00_AXI_inst/axi_rdata_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.226ns (57.059%)  route 0.170ns (42.941%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.867ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.894     0.894    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1024, routed)        0.569     1.488    design_1_i/vhdlnoclk_0/U0/vhdlnoclk_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X13Y49         FDRE                                         r  design_1_i/vhdlnoclk_0/U0/vhdlnoclk_v1_0_S00_AXI_inst/slv_reg2_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y49         FDRE (Prop_fdre_C_Q)         0.128     1.616 r  design_1_i/vhdlnoclk_0/U0/vhdlnoclk_v1_0_S00_AXI_inst/slv_reg2_reg[21]/Q
                         net (fo=1, routed)           0.170     1.786    design_1_i/vhdlnoclk_0/U0/vhdlnoclk_v1_0_S00_AXI_inst/slv_reg2[21]
    SLICE_X14Y50         LUT6 (Prop_lut6_I5_O)        0.098     1.884 r  design_1_i/vhdlnoclk_0/U0/vhdlnoclk_v1_0_S00_AXI_inst/axi_rdata[21]_i_1/O
                         net (fo=1, routed)           0.000     1.884    design_1_i/vhdlnoclk_0/U0/vhdlnoclk_v1_0_S00_AXI_inst/reg_data_out[21]
    SLICE_X14Y50         FDRE                                         r  design_1_i/vhdlnoclk_0/U0/vhdlnoclk_v1_0_S00_AXI_inst/axi_rdata_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.009     1.009    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.038 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1024, routed)        0.829     1.867    design_1_i/vhdlnoclk_0/U0/vhdlnoclk_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X14Y50         FDRE                                         r  design_1_i/vhdlnoclk_0/U0/vhdlnoclk_v1_0_S00_AXI_inst/axi_rdata_reg[21]/C
                         clock pessimism             -0.118     1.749    
    SLICE_X14Y50         FDRE (Hold_fdre_C_D)         0.091     1.840    design_1_i/vhdlnoclk_0/U0/vhdlnoclk_v1_0_S00_AXI_inst/axi_rdata_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.840    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.186ns (46.058%)  route 0.218ns (53.942%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.889ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.894     0.894    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1024, routed)        0.588     1.507    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X2Y48          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y48          FDRE (Prop_fdre_C_Q)         0.141     1.648 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[19]/Q
                         net (fo=1, routed)           0.218     1.866    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awaddr[19]
    SLICE_X2Y51          LUT4 (Prop_lut4_I3_O)        0.045     1.911 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[20]_i_1/O
                         net (fo=1, routed)           0.000     1.911    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_amesg[20]
    SLICE_X2Y51          FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.009     1.009    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.038 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1024, routed)        0.851     1.889    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X2Y51          FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[20]/C
                         clock pessimism             -0.118     1.771    
    SLICE_X2Y51          FDRE (Hold_fdre_C_D)         0.091     1.862    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.862    
                         arrival time                           1.911    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.128ns (35.332%)  route 0.234ns (64.668%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.870ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.894     0.894    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1024, routed)        0.569     1.488    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X7Y48          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y48          FDRE (Prop_fdre_C_Q)         0.128     1.616 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[0]/Q
                         net (fo=1, routed)           0.234     1.851    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[0]
    SLICE_X8Y52          SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.009     1.009    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.038 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1024, routed)        0.832     1.870    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X8Y52          SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/CLK
                         clock pessimism             -0.118     1.752    
    SLICE_X8Y52          SRL16E (Hold_srl16e_CLK_D)
                                                      0.048     1.800    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4
  -------------------------------------------------------------------
                         required time                         -1.800    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.226ns (55.234%)  route 0.183ns (44.766%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.887ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.894     0.894    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1024, routed)        0.586     1.505    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X1Y49          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y49          FDRE (Prop_fdre_C_Q)         0.128     1.633 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[28]/Q
                         net (fo=1, routed)           0.183     1.817    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_araddr[28]
    SLICE_X1Y52          LUT4 (Prop_lut4_I0_O)        0.098     1.915 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[29]_i_1/O
                         net (fo=1, routed)           0.000     1.915    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_amesg[29]
    SLICE_X1Y52          FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.009     1.009    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.038 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1024, routed)        0.849     1.887    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X1Y52          FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[29]/C
                         clock pessimism             -0.118     1.769    
    SLICE_X1Y52          FDRE (Hold_fdre_C_D)         0.092     1.861    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.861    
                         arrival time                           1.915    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 design_1_i/rst_ps7_0_50M/U0/EXT_LPF/lpf_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/rst_ps7_0_50M/U0/SEQ/pr_reg/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.141ns (47.034%)  route 0.159ns (52.966%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.867ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.894     0.894    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1024, routed)        0.566     1.485    design_1_i/rst_ps7_0_50M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X17Y49         FDRE                                         r  design_1_i/rst_ps7_0_50M/U0/EXT_LPF/lpf_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y49         FDRE (Prop_fdre_C_Q)         0.141     1.626 r  design_1_i/rst_ps7_0_50M/U0/EXT_LPF/lpf_int_reg/Q
                         net (fo=4, routed)           0.159     1.785    design_1_i/rst_ps7_0_50M/U0/SEQ/lpf_int
    SLICE_X17Y50         FDSE                                         r  design_1_i/rst_ps7_0_50M/U0/SEQ/pr_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.009     1.009    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.038 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1024, routed)        0.829     1.867    design_1_i/rst_ps7_0_50M/U0/SEQ/slowest_sync_clk
    SLICE_X17Y50         FDSE                                         r  design_1_i/rst_ps7_0_50M/U0/SEQ/pr_reg/C
                         clock pessimism             -0.118     1.749    
    SLICE_X17Y50         FDSE (Hold_fdse_C_S)        -0.018     1.731    design_1_i/rst_ps7_0_50M/U0/SEQ/pr_reg
  -------------------------------------------------------------------
                         required time                         -1.731    
                         arrival time                           1.785    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.511%)  route 0.113ns (44.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.874ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.370ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.894     0.894    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1024, routed)        0.569     1.488    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X9Y47          FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y47          FDRE (Prop_fdre_C_Q)         0.141     1.629 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[33]/Q
                         net (fo=1, routed)           0.113     1.742    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[30]
    SLICE_X8Y46          SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.009     1.009    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.038 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1024, routed)        0.836     1.874    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X8Y46          SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32/CLK
                         clock pessimism             -0.370     1.503    
    SLICE_X8Y46          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.686    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32
  -------------------------------------------------------------------
                         required time                         -1.686    
                         arrival time                           1.742    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][2]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.128ns (35.138%)  route 0.236ns (64.862%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.870ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.894     0.894    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1024, routed)        0.569     1.488    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X7Y48          FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y48          FDRE (Prop_fdre_C_Q)         0.128     1.616 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awlen_r_reg[2]/Q
                         net (fo=1, routed)           0.236     1.853    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[2]
    SLICE_X8Y52          SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][2]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.009     1.009    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.038 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1024, routed)        0.832     1.870    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X8Y52          SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][2]_srl4/CLK
                         clock pessimism             -0.118     1.752    
    SLICE_X8Y52          SRL16E (Hold_srl16e_CLK_D)
                                                      0.041     1.793    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][2]_srl4
  -------------------------------------------------------------------
                         required time                         -1.793    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.060    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDSE/C       n/a            1.000         20.000      19.000     SLICE_X10Y51    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/aw_en_reg/C
Min Period        n/a     FDSE/C       n/a            1.000         20.000      19.000     SLICE_X11Y48    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/axi_araddr_reg[2]/C
Min Period        n/a     FDSE/C       n/a            1.000         20.000      19.000     SLICE_X11Y48    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/axi_araddr_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X9Y49     design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/axi_arready_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X10Y48    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/axi_awaddr_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X10Y48    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/axi_awaddr_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X10Y48    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/axi_awready_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X10Y51    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/axi_bvalid_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         20.000      19.000     SLICE_X15Y43    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/slv_reg2_reg[0]/C
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y43     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y41     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y41     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y44     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X4Y42     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X4Y45     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X4Y45     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y41     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y41     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X4Y45     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y43     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y44     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X4Y45     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X4Y45     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X4Y45     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y44     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y46     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         10.000      9.020      SLICE_X8Y52     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X4Y47     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         10.000      9.020      SLICE_X8Y46     design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  design_1_i/clk_wiz_0/inst/clk_in1
  To Clock:  design_1_i/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.692ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         design_1_i/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 7.693 }
Period(ns):         15.385
Sources:            { design_1_i/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         15.385      14.136     MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       15.385      84.615     MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            3.000         7.692       4.692      MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            3.000         7.693       4.693      MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            3.000         7.693       4.692      MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            3.000         7.693       4.692      MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack      194.006ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.243ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.355ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             194.006ns  (required time - arrival time)
  Source:                 design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.003ns period=200.005ns})
  Destination:            design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.003ns period=200.005ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.005ns  (clk_out1_design_1_clk_wiz_0_0 rise@200.005ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.908ns  (logic 3.196ns (54.098%)  route 2.712ns (45.902%))
  Logic Levels:           14  (CARRY4=12 LUT2=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.500ns = ( 201.505 - 200.005 ) 
    Source Clock Delay      (SCD):    1.672ns
    Clock Pessimism Removal (CPR):    0.139ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  design_1_i/vhdlnoclk_0/U0/vhdlnoclk_v1_0_S00_AXI_inst/core1/BUFG_i/O
                         net (fo=1, routed)           1.677     1.677    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=74, routed)          1.672     1.672    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/clk_10Mhz
    SLICE_X16Y39         FDRE                                         r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y39         FDRE (Prop_fdre_C_Q)         0.518     2.190 f  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[3]/Q
                         net (fo=3, routed)           0.822     3.012    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[3]
    SLICE_X17Y41         LUT2 (Prop_lut2_I0_O)        0.124     3.136 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/i__carry_i_6/O
                         net (fo=1, routed)           0.000     3.136    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/i__carry_i_6_n_0
    SLICE_X17Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.686 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     3.686    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry_n_0
    SLICE_X17Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.800 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.800    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry__0_n_0
    SLICE_X17Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.914 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.914    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry__1_n_0
    SLICE_X17Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.028 f  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry__2/CO[3]
                         net (fo=35, routed)          1.890     5.918    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry__2_n_0
    SLICE_X16Y39         LUT2 (Prop_lut2_I1_O)        0.124     6.042 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter[0]_i_7/O
                         net (fo=1, routed)           0.000     6.042    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter[0]_i_7_n_0
    SLICE_X16Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.555 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.555    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[0]_i_2_n_0
    SLICE_X16Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.672 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.672    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[4]_i_1_n_0
    SLICE_X16Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.789 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.789    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[8]_i_1_n_0
    SLICE_X16Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.906 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.906    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[12]_i_1_n_0
    SLICE_X16Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.023 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.023    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[16]_i_1_n_0
    SLICE_X16Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.140 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.140    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[20]_i_1_n_0
    SLICE_X16Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.257 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.257    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[24]_i_1_n_0
    SLICE_X16Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.580 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.580    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[28]_i_1_n_6
    SLICE_X16Y46         FDRE                                         r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    200.005   200.005 r  
    BUFGCTRL_X0Y2        BUFG                         0.000   200.005 r  design_1_i/vhdlnoclk_0/U0/vhdlnoclk_v1_0_S00_AXI_inst/core1/BUFG_i/O
                         net (fo=1, routed)           1.487   201.492    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177   198.315 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   199.914    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   200.005 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=74, routed)          1.500   201.505    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/clk_10Mhz
    SLICE_X16Y46         FDRE                                         r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[29]/C
                         clock pessimism              0.139   201.644    
                         clock uncertainty           -0.167   201.477    
    SLICE_X16Y46         FDRE (Setup_fdre_C_D)        0.109   201.586    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[29]
  -------------------------------------------------------------------
                         required time                        201.586    
                         arrival time                          -7.580    
  -------------------------------------------------------------------
                         slack                                194.006    

Slack (MET) :             194.014ns  (required time - arrival time)
  Source:                 design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.003ns period=200.005ns})
  Destination:            design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.003ns period=200.005ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.005ns  (clk_out1_design_1_clk_wiz_0_0 rise@200.005ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.900ns  (logic 3.188ns (54.036%)  route 2.712ns (45.964%))
  Logic Levels:           14  (CARRY4=12 LUT2=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.500ns = ( 201.505 - 200.005 ) 
    Source Clock Delay      (SCD):    1.672ns
    Clock Pessimism Removal (CPR):    0.139ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  design_1_i/vhdlnoclk_0/U0/vhdlnoclk_v1_0_S00_AXI_inst/core1/BUFG_i/O
                         net (fo=1, routed)           1.677     1.677    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=74, routed)          1.672     1.672    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/clk_10Mhz
    SLICE_X16Y39         FDRE                                         r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y39         FDRE (Prop_fdre_C_Q)         0.518     2.190 f  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[3]/Q
                         net (fo=3, routed)           0.822     3.012    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[3]
    SLICE_X17Y41         LUT2 (Prop_lut2_I0_O)        0.124     3.136 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/i__carry_i_6/O
                         net (fo=1, routed)           0.000     3.136    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/i__carry_i_6_n_0
    SLICE_X17Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.686 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     3.686    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry_n_0
    SLICE_X17Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.800 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.800    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry__0_n_0
    SLICE_X17Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.914 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.914    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry__1_n_0
    SLICE_X17Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.028 f  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry__2/CO[3]
                         net (fo=35, routed)          1.890     5.918    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry__2_n_0
    SLICE_X16Y39         LUT2 (Prop_lut2_I1_O)        0.124     6.042 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter[0]_i_7/O
                         net (fo=1, routed)           0.000     6.042    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter[0]_i_7_n_0
    SLICE_X16Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.555 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.555    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[0]_i_2_n_0
    SLICE_X16Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.672 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.672    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[4]_i_1_n_0
    SLICE_X16Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.789 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.789    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[8]_i_1_n_0
    SLICE_X16Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.906 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.906    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[12]_i_1_n_0
    SLICE_X16Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.023 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.023    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[16]_i_1_n_0
    SLICE_X16Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.140 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.140    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[20]_i_1_n_0
    SLICE_X16Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.257 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.257    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[24]_i_1_n_0
    SLICE_X16Y46         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.572 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.572    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[28]_i_1_n_4
    SLICE_X16Y46         FDRE                                         r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    200.005   200.005 r  
    BUFGCTRL_X0Y2        BUFG                         0.000   200.005 r  design_1_i/vhdlnoclk_0/U0/vhdlnoclk_v1_0_S00_AXI_inst/core1/BUFG_i/O
                         net (fo=1, routed)           1.487   201.492    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177   198.315 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   199.914    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   200.005 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=74, routed)          1.500   201.505    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/clk_10Mhz
    SLICE_X16Y46         FDRE                                         r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[31]/C
                         clock pessimism              0.139   201.644    
                         clock uncertainty           -0.167   201.477    
    SLICE_X16Y46         FDRE (Setup_fdre_C_D)        0.109   201.586    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[31]
  -------------------------------------------------------------------
                         required time                        201.586    
                         arrival time                          -7.572    
  -------------------------------------------------------------------
                         slack                                194.014    

Slack (MET) :             194.090ns  (required time - arrival time)
  Source:                 design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.003ns period=200.005ns})
  Destination:            design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.003ns period=200.005ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.005ns  (clk_out1_design_1_clk_wiz_0_0 rise@200.005ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.824ns  (logic 3.112ns (53.436%)  route 2.712ns (46.564%))
  Logic Levels:           14  (CARRY4=12 LUT2=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.500ns = ( 201.505 - 200.005 ) 
    Source Clock Delay      (SCD):    1.672ns
    Clock Pessimism Removal (CPR):    0.139ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  design_1_i/vhdlnoclk_0/U0/vhdlnoclk_v1_0_S00_AXI_inst/core1/BUFG_i/O
                         net (fo=1, routed)           1.677     1.677    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=74, routed)          1.672     1.672    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/clk_10Mhz
    SLICE_X16Y39         FDRE                                         r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y39         FDRE (Prop_fdre_C_Q)         0.518     2.190 f  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[3]/Q
                         net (fo=3, routed)           0.822     3.012    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[3]
    SLICE_X17Y41         LUT2 (Prop_lut2_I0_O)        0.124     3.136 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/i__carry_i_6/O
                         net (fo=1, routed)           0.000     3.136    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/i__carry_i_6_n_0
    SLICE_X17Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.686 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     3.686    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry_n_0
    SLICE_X17Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.800 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.800    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry__0_n_0
    SLICE_X17Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.914 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.914    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry__1_n_0
    SLICE_X17Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.028 f  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry__2/CO[3]
                         net (fo=35, routed)          1.890     5.918    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry__2_n_0
    SLICE_X16Y39         LUT2 (Prop_lut2_I1_O)        0.124     6.042 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter[0]_i_7/O
                         net (fo=1, routed)           0.000     6.042    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter[0]_i_7_n_0
    SLICE_X16Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.555 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.555    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[0]_i_2_n_0
    SLICE_X16Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.672 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.672    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[4]_i_1_n_0
    SLICE_X16Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.789 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.789    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[8]_i_1_n_0
    SLICE_X16Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.906 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.906    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[12]_i_1_n_0
    SLICE_X16Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.023 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.023    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[16]_i_1_n_0
    SLICE_X16Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.140 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.140    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[20]_i_1_n_0
    SLICE_X16Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.257 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.257    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[24]_i_1_n_0
    SLICE_X16Y46         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.496 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.496    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[28]_i_1_n_5
    SLICE_X16Y46         FDRE                                         r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    200.005   200.005 r  
    BUFGCTRL_X0Y2        BUFG                         0.000   200.005 r  design_1_i/vhdlnoclk_0/U0/vhdlnoclk_v1_0_S00_AXI_inst/core1/BUFG_i/O
                         net (fo=1, routed)           1.487   201.492    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177   198.315 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   199.914    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   200.005 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=74, routed)          1.500   201.505    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/clk_10Mhz
    SLICE_X16Y46         FDRE                                         r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[30]/C
                         clock pessimism              0.139   201.644    
                         clock uncertainty           -0.167   201.477    
    SLICE_X16Y46         FDRE (Setup_fdre_C_D)        0.109   201.586    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[30]
  -------------------------------------------------------------------
                         required time                        201.586    
                         arrival time                          -7.496    
  -------------------------------------------------------------------
                         slack                                194.090    

Slack (MET) :             194.110ns  (required time - arrival time)
  Source:                 design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.003ns period=200.005ns})
  Destination:            design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.003ns period=200.005ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.005ns  (clk_out1_design_1_clk_wiz_0_0 rise@200.005ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.804ns  (logic 3.092ns (53.275%)  route 2.712ns (46.725%))
  Logic Levels:           14  (CARRY4=12 LUT2=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.500ns = ( 201.505 - 200.005 ) 
    Source Clock Delay      (SCD):    1.672ns
    Clock Pessimism Removal (CPR):    0.139ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  design_1_i/vhdlnoclk_0/U0/vhdlnoclk_v1_0_S00_AXI_inst/core1/BUFG_i/O
                         net (fo=1, routed)           1.677     1.677    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=74, routed)          1.672     1.672    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/clk_10Mhz
    SLICE_X16Y39         FDRE                                         r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y39         FDRE (Prop_fdre_C_Q)         0.518     2.190 f  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[3]/Q
                         net (fo=3, routed)           0.822     3.012    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[3]
    SLICE_X17Y41         LUT2 (Prop_lut2_I0_O)        0.124     3.136 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/i__carry_i_6/O
                         net (fo=1, routed)           0.000     3.136    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/i__carry_i_6_n_0
    SLICE_X17Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.686 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     3.686    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry_n_0
    SLICE_X17Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.800 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.800    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry__0_n_0
    SLICE_X17Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.914 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.914    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry__1_n_0
    SLICE_X17Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.028 f  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry__2/CO[3]
                         net (fo=35, routed)          1.890     5.918    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry__2_n_0
    SLICE_X16Y39         LUT2 (Prop_lut2_I1_O)        0.124     6.042 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter[0]_i_7/O
                         net (fo=1, routed)           0.000     6.042    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter[0]_i_7_n_0
    SLICE_X16Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.555 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.555    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[0]_i_2_n_0
    SLICE_X16Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.672 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.672    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[4]_i_1_n_0
    SLICE_X16Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.789 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.789    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[8]_i_1_n_0
    SLICE_X16Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.906 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.906    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[12]_i_1_n_0
    SLICE_X16Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.023 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.023    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[16]_i_1_n_0
    SLICE_X16Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.140 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.140    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[20]_i_1_n_0
    SLICE_X16Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.257 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.257    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[24]_i_1_n_0
    SLICE_X16Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.476 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.476    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[28]_i_1_n_7
    SLICE_X16Y46         FDRE                                         r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    200.005   200.005 r  
    BUFGCTRL_X0Y2        BUFG                         0.000   200.005 r  design_1_i/vhdlnoclk_0/U0/vhdlnoclk_v1_0_S00_AXI_inst/core1/BUFG_i/O
                         net (fo=1, routed)           1.487   201.492    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177   198.315 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   199.914    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   200.005 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=74, routed)          1.500   201.505    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/clk_10Mhz
    SLICE_X16Y46         FDRE                                         r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[28]/C
                         clock pessimism              0.139   201.644    
                         clock uncertainty           -0.167   201.477    
    SLICE_X16Y46         FDRE (Setup_fdre_C_D)        0.109   201.586    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[28]
  -------------------------------------------------------------------
                         required time                        201.586    
                         arrival time                          -7.476    
  -------------------------------------------------------------------
                         slack                                194.110    

Slack (MET) :             194.123ns  (required time - arrival time)
  Source:                 design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.003ns period=200.005ns})
  Destination:            design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.003ns period=200.005ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.005ns  (clk_out1_design_1_clk_wiz_0_0 rise@200.005ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.791ns  (logic 3.079ns (53.170%)  route 2.712ns (46.830%))
  Logic Levels:           13  (CARRY4=11 LUT2=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.500ns = ( 201.505 - 200.005 ) 
    Source Clock Delay      (SCD):    1.672ns
    Clock Pessimism Removal (CPR):    0.139ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  design_1_i/vhdlnoclk_0/U0/vhdlnoclk_v1_0_S00_AXI_inst/core1/BUFG_i/O
                         net (fo=1, routed)           1.677     1.677    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=74, routed)          1.672     1.672    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/clk_10Mhz
    SLICE_X16Y39         FDRE                                         r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y39         FDRE (Prop_fdre_C_Q)         0.518     2.190 f  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[3]/Q
                         net (fo=3, routed)           0.822     3.012    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[3]
    SLICE_X17Y41         LUT2 (Prop_lut2_I0_O)        0.124     3.136 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/i__carry_i_6/O
                         net (fo=1, routed)           0.000     3.136    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/i__carry_i_6_n_0
    SLICE_X17Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.686 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     3.686    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry_n_0
    SLICE_X17Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.800 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.800    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry__0_n_0
    SLICE_X17Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.914 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.914    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry__1_n_0
    SLICE_X17Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.028 f  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry__2/CO[3]
                         net (fo=35, routed)          1.890     5.918    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry__2_n_0
    SLICE_X16Y39         LUT2 (Prop_lut2_I1_O)        0.124     6.042 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter[0]_i_7/O
                         net (fo=1, routed)           0.000     6.042    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter[0]_i_7_n_0
    SLICE_X16Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.555 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.555    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[0]_i_2_n_0
    SLICE_X16Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.672 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.672    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[4]_i_1_n_0
    SLICE_X16Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.789 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.789    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[8]_i_1_n_0
    SLICE_X16Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.906 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.906    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[12]_i_1_n_0
    SLICE_X16Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.023 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.023    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[16]_i_1_n_0
    SLICE_X16Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.140 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.140    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[20]_i_1_n_0
    SLICE_X16Y45         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.463 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.463    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[24]_i_1_n_6
    SLICE_X16Y45         FDRE                                         r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    200.005   200.005 r  
    BUFGCTRL_X0Y2        BUFG                         0.000   200.005 r  design_1_i/vhdlnoclk_0/U0/vhdlnoclk_v1_0_S00_AXI_inst/core1/BUFG_i/O
                         net (fo=1, routed)           1.487   201.492    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177   198.315 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   199.914    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   200.005 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=74, routed)          1.500   201.505    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/clk_10Mhz
    SLICE_X16Y45         FDRE                                         r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[25]/C
                         clock pessimism              0.139   201.644    
                         clock uncertainty           -0.167   201.477    
    SLICE_X16Y45         FDRE (Setup_fdre_C_D)        0.109   201.586    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[25]
  -------------------------------------------------------------------
                         required time                        201.586    
                         arrival time                          -7.463    
  -------------------------------------------------------------------
                         slack                                194.123    

Slack (MET) :             194.131ns  (required time - arrival time)
  Source:                 design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.003ns period=200.005ns})
  Destination:            design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.003ns period=200.005ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.005ns  (clk_out1_design_1_clk_wiz_0_0 rise@200.005ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.783ns  (logic 3.071ns (53.106%)  route 2.712ns (46.894%))
  Logic Levels:           13  (CARRY4=11 LUT2=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.500ns = ( 201.505 - 200.005 ) 
    Source Clock Delay      (SCD):    1.672ns
    Clock Pessimism Removal (CPR):    0.139ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  design_1_i/vhdlnoclk_0/U0/vhdlnoclk_v1_0_S00_AXI_inst/core1/BUFG_i/O
                         net (fo=1, routed)           1.677     1.677    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=74, routed)          1.672     1.672    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/clk_10Mhz
    SLICE_X16Y39         FDRE                                         r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y39         FDRE (Prop_fdre_C_Q)         0.518     2.190 f  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[3]/Q
                         net (fo=3, routed)           0.822     3.012    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[3]
    SLICE_X17Y41         LUT2 (Prop_lut2_I0_O)        0.124     3.136 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/i__carry_i_6/O
                         net (fo=1, routed)           0.000     3.136    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/i__carry_i_6_n_0
    SLICE_X17Y41         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.686 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     3.686    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry_n_0
    SLICE_X17Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.800 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.800    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry__0_n_0
    SLICE_X17Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.914 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.914    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry__1_n_0
    SLICE_X17Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.028 f  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry__2/CO[3]
                         net (fo=35, routed)          1.890     5.918    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/PS0_inferred__0/i__carry__2_n_0
    SLICE_X16Y39         LUT2 (Prop_lut2_I1_O)        0.124     6.042 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter[0]_i_7/O
                         net (fo=1, routed)           0.000     6.042    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter[0]_i_7_n_0
    SLICE_X16Y39         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     6.555 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.555    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[0]_i_2_n_0
    SLICE_X16Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.672 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.672    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[4]_i_1_n_0
    SLICE_X16Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.789 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.789    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[8]_i_1_n_0
    SLICE_X16Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.906 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.906    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[12]_i_1_n_0
    SLICE_X16Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.023 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.023    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[16]_i_1_n_0
    SLICE_X16Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.140 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.140    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[20]_i_1_n_0
    SLICE_X16Y45         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.455 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.455    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[24]_i_1_n_4
    SLICE_X16Y45         FDRE                                         r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    200.005   200.005 r  
    BUFGCTRL_X0Y2        BUFG                         0.000   200.005 r  design_1_i/vhdlnoclk_0/U0/vhdlnoclk_v1_0_S00_AXI_inst/core1/BUFG_i/O
                         net (fo=1, routed)           1.487   201.492    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177   198.315 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   199.914    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   200.005 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=74, routed)          1.500   201.505    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/clk_10Mhz
    SLICE_X16Y45         FDRE                                         r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[27]/C
                         clock pessimism              0.139   201.644    
                         clock uncertainty           -0.167   201.477    
    SLICE_X16Y45         FDRE (Setup_fdre_C_D)        0.109   201.586    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[27]
  -------------------------------------------------------------------
                         required time                        201.586    
                         arrival time                          -7.455    
  -------------------------------------------------------------------
                         slack                                194.131    

Slack (MET) :             194.179ns  (required time - arrival time)
  Source:                 design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/counter_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.003ns period=200.005ns})
  Destination:            design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/counter_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.003ns period=200.005ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.005ns  (clk_out1_design_1_clk_wiz_0_0 rise@200.005ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.384ns  (logic 1.151ns (21.378%)  route 4.233ns (78.622%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.498ns = ( 201.503 - 200.005 ) 
    Source Clock Delay      (SCD):    1.673ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  design_1_i/vhdlnoclk_0/U0/vhdlnoclk_v1_0_S00_AXI_inst/core1/BUFG_i/O
                         net (fo=1, routed)           1.677     1.677    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=74, routed)          1.673     1.673    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/clk_10Mhz
    SLICE_X20Y43         FDRE                                         r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/counter_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y43         FDRE (Prop_fdre_C_Q)         0.478     2.151 f  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/counter_reg[25]/Q
                         net (fo=3, routed)           0.844     2.995    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/counter_reg_n_0_[25]
    SLICE_X20Y45         LUT4 (Prop_lut4_I1_O)        0.301     3.296 f  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/FSM_sequential_PS[2]_i_10/O
                         net (fo=1, routed)           0.798     4.094    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/FSM_sequential_PS[2]_i_10_n_0
    SLICE_X21Y44         LUT6 (Prop_lut6_I0_O)        0.124     4.218 f  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/FSM_sequential_PS[2]_i_6/O
                         net (fo=5, routed)           0.821     5.039    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/FSM_sequential_PS[2]_i_6_n_0
    SLICE_X20Y42         LUT3 (Prop_lut3_I0_O)        0.124     5.163 f  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/counter[31]_i_4/O
                         net (fo=1, routed)           0.667     5.830    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/counter[31]_i_4_n_0
    SLICE_X20Y41         LUT5 (Prop_lut5_I0_O)        0.124     5.954 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/counter[31]_i_2/O
                         net (fo=32, routed)          1.103     7.057    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/counter[31]_i_2_n_0
    SLICE_X19Y40         FDRE                                         r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    200.005   200.005 r  
    BUFGCTRL_X0Y2        BUFG                         0.000   200.005 r  design_1_i/vhdlnoclk_0/U0/vhdlnoclk_v1_0_S00_AXI_inst/core1/BUFG_i/O
                         net (fo=1, routed)           1.487   201.492    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177   198.315 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   199.914    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   200.005 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=74, routed)          1.498   201.503    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/clk_10Mhz
    SLICE_X19Y40         FDRE                                         r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/counter_reg[0]/C
                         clock pessimism              0.105   201.608    
                         clock uncertainty           -0.167   201.441    
    SLICE_X19Y40         FDRE (Setup_fdre_C_CE)      -0.205   201.236    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/counter_reg[0]
  -------------------------------------------------------------------
                         required time                        201.236    
                         arrival time                          -7.057    
  -------------------------------------------------------------------
                         slack                                194.179    

Slack (MET) :             194.179ns  (required time - arrival time)
  Source:                 design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/counter_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.003ns period=200.005ns})
  Destination:            design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/counter_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.003ns period=200.005ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.005ns  (clk_out1_design_1_clk_wiz_0_0 rise@200.005ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.384ns  (logic 1.151ns (21.378%)  route 4.233ns (78.622%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.498ns = ( 201.503 - 200.005 ) 
    Source Clock Delay      (SCD):    1.673ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  design_1_i/vhdlnoclk_0/U0/vhdlnoclk_v1_0_S00_AXI_inst/core1/BUFG_i/O
                         net (fo=1, routed)           1.677     1.677    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=74, routed)          1.673     1.673    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/clk_10Mhz
    SLICE_X20Y43         FDRE                                         r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/counter_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y43         FDRE (Prop_fdre_C_Q)         0.478     2.151 f  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/counter_reg[25]/Q
                         net (fo=3, routed)           0.844     2.995    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/counter_reg_n_0_[25]
    SLICE_X20Y45         LUT4 (Prop_lut4_I1_O)        0.301     3.296 f  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/FSM_sequential_PS[2]_i_10/O
                         net (fo=1, routed)           0.798     4.094    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/FSM_sequential_PS[2]_i_10_n_0
    SLICE_X21Y44         LUT6 (Prop_lut6_I0_O)        0.124     4.218 f  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/FSM_sequential_PS[2]_i_6/O
                         net (fo=5, routed)           0.821     5.039    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/FSM_sequential_PS[2]_i_6_n_0
    SLICE_X20Y42         LUT3 (Prop_lut3_I0_O)        0.124     5.163 f  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/counter[31]_i_4/O
                         net (fo=1, routed)           0.667     5.830    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/counter[31]_i_4_n_0
    SLICE_X20Y41         LUT5 (Prop_lut5_I0_O)        0.124     5.954 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/counter[31]_i_2/O
                         net (fo=32, routed)          1.103     7.057    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/counter[31]_i_2_n_0
    SLICE_X19Y40         FDRE                                         r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    200.005   200.005 r  
    BUFGCTRL_X0Y2        BUFG                         0.000   200.005 r  design_1_i/vhdlnoclk_0/U0/vhdlnoclk_v1_0_S00_AXI_inst/core1/BUFG_i/O
                         net (fo=1, routed)           1.487   201.492    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177   198.315 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   199.914    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   200.005 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=74, routed)          1.498   201.503    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/clk_10Mhz
    SLICE_X19Y40         FDRE                                         r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/counter_reg[1]/C
                         clock pessimism              0.105   201.608    
                         clock uncertainty           -0.167   201.441    
    SLICE_X19Y40         FDRE (Setup_fdre_C_CE)      -0.205   201.236    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/counter_reg[1]
  -------------------------------------------------------------------
                         required time                        201.236    
                         arrival time                          -7.057    
  -------------------------------------------------------------------
                         slack                                194.179    

Slack (MET) :             194.179ns  (required time - arrival time)
  Source:                 design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/counter_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.003ns period=200.005ns})
  Destination:            design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/counter_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.003ns period=200.005ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.005ns  (clk_out1_design_1_clk_wiz_0_0 rise@200.005ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.384ns  (logic 1.151ns (21.378%)  route 4.233ns (78.622%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.498ns = ( 201.503 - 200.005 ) 
    Source Clock Delay      (SCD):    1.673ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  design_1_i/vhdlnoclk_0/U0/vhdlnoclk_v1_0_S00_AXI_inst/core1/BUFG_i/O
                         net (fo=1, routed)           1.677     1.677    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=74, routed)          1.673     1.673    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/clk_10Mhz
    SLICE_X20Y43         FDRE                                         r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/counter_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y43         FDRE (Prop_fdre_C_Q)         0.478     2.151 f  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/counter_reg[25]/Q
                         net (fo=3, routed)           0.844     2.995    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/counter_reg_n_0_[25]
    SLICE_X20Y45         LUT4 (Prop_lut4_I1_O)        0.301     3.296 f  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/FSM_sequential_PS[2]_i_10/O
                         net (fo=1, routed)           0.798     4.094    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/FSM_sequential_PS[2]_i_10_n_0
    SLICE_X21Y44         LUT6 (Prop_lut6_I0_O)        0.124     4.218 f  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/FSM_sequential_PS[2]_i_6/O
                         net (fo=5, routed)           0.821     5.039    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/FSM_sequential_PS[2]_i_6_n_0
    SLICE_X20Y42         LUT3 (Prop_lut3_I0_O)        0.124     5.163 f  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/counter[31]_i_4/O
                         net (fo=1, routed)           0.667     5.830    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/counter[31]_i_4_n_0
    SLICE_X20Y41         LUT5 (Prop_lut5_I0_O)        0.124     5.954 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/counter[31]_i_2/O
                         net (fo=32, routed)          1.103     7.057    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/counter[31]_i_2_n_0
    SLICE_X19Y40         FDRE                                         r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    200.005   200.005 r  
    BUFGCTRL_X0Y2        BUFG                         0.000   200.005 r  design_1_i/vhdlnoclk_0/U0/vhdlnoclk_v1_0_S00_AXI_inst/core1/BUFG_i/O
                         net (fo=1, routed)           1.487   201.492    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177   198.315 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   199.914    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   200.005 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=74, routed)          1.498   201.503    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/clk_10Mhz
    SLICE_X19Y40         FDRE                                         r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/counter_reg[2]/C
                         clock pessimism              0.105   201.608    
                         clock uncertainty           -0.167   201.441    
    SLICE_X19Y40         FDRE (Setup_fdre_C_CE)      -0.205   201.236    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/counter_reg[2]
  -------------------------------------------------------------------
                         required time                        201.236    
                         arrival time                          -7.057    
  -------------------------------------------------------------------
                         slack                                194.179    

Slack (MET) :             194.179ns  (required time - arrival time)
  Source:                 design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/counter_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.003ns period=200.005ns})
  Destination:            design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/counter_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.003ns period=200.005ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.005ns  (clk_out1_design_1_clk_wiz_0_0 rise@200.005ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.384ns  (logic 1.151ns (21.378%)  route 4.233ns (78.622%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.498ns = ( 201.503 - 200.005 ) 
    Source Clock Delay      (SCD):    1.673ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.167ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  design_1_i/vhdlnoclk_0/U0/vhdlnoclk_v1_0_S00_AXI_inst/core1/BUFG_i/O
                         net (fo=1, routed)           1.677     1.677    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.861 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.101    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=74, routed)          1.673     1.673    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/clk_10Mhz
    SLICE_X20Y43         FDRE                                         r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/counter_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y43         FDRE (Prop_fdre_C_Q)         0.478     2.151 f  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/counter_reg[25]/Q
                         net (fo=3, routed)           0.844     2.995    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/counter_reg_n_0_[25]
    SLICE_X20Y45         LUT4 (Prop_lut4_I1_O)        0.301     3.296 f  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/FSM_sequential_PS[2]_i_10/O
                         net (fo=1, routed)           0.798     4.094    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/FSM_sequential_PS[2]_i_10_n_0
    SLICE_X21Y44         LUT6 (Prop_lut6_I0_O)        0.124     4.218 f  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/FSM_sequential_PS[2]_i_6/O
                         net (fo=5, routed)           0.821     5.039    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/FSM_sequential_PS[2]_i_6_n_0
    SLICE_X20Y42         LUT3 (Prop_lut3_I0_O)        0.124     5.163 f  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/counter[31]_i_4/O
                         net (fo=1, routed)           0.667     5.830    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/counter[31]_i_4_n_0
    SLICE_X20Y41         LUT5 (Prop_lut5_I0_O)        0.124     5.954 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/counter[31]_i_2/O
                         net (fo=32, routed)          1.103     7.057    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/counter[31]_i_2_n_0
    SLICE_X19Y40         FDRE                                         r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    200.005   200.005 r  
    BUFGCTRL_X0Y2        BUFG                         0.000   200.005 r  design_1_i/vhdlnoclk_0/U0/vhdlnoclk_v1_0_S00_AXI_inst/core1/BUFG_i/O
                         net (fo=1, routed)           1.487   201.492    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177   198.315 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   199.914    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   200.005 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=74, routed)          1.498   201.503    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/clk_10Mhz
    SLICE_X19Y40         FDRE                                         r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/counter_reg[3]/C
                         clock pessimism              0.105   201.608    
                         clock uncertainty           -0.167   201.441    
    SLICE_X19Y40         FDRE (Setup_fdre_C_CE)      -0.205   201.236    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/counter_reg[3]
  -------------------------------------------------------------------
                         required time                        201.236    
                         arrival time                          -7.057    
  -------------------------------------------------------------------
                         slack                                194.179    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/FSM_sequential_PS_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.003ns period=200.005ns})
  Destination:            design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/i_ds_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.003ns period=200.005ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.209ns (55.353%)  route 0.169ns (44.647%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  design_1_i/vhdlnoclk_0/U0/vhdlnoclk_v1_0_S00_AXI_inst/core1/BUFG_i/O
                         net (fo=1, routed)           0.546     0.546    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=74, routed)          0.559     0.559    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/clk_10Mhz
    SLICE_X20Y40         FDRE                                         r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/FSM_sequential_PS_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y40         FDRE (Prop_fdre_C_Q)         0.164     0.723 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/FSM_sequential_PS_reg[1]/Q
                         net (fo=46, routed)          0.169     0.891    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/PS[1]
    SLICE_X20Y39         LUT6 (Prop_lut6_I4_O)        0.045     0.936 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/i_ds_i_1/O
                         net (fo=1, routed)           0.000     0.936    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/i_ds_i_1_n_0
    SLICE_X20Y39         FDRE                                         r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/i_ds_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  design_1_i/vhdlnoclk_0/U0/vhdlnoclk_v1_0_S00_AXI_inst/core1/BUFG_i/O
                         net (fo=1, routed)           0.812     0.812    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=74, routed)          0.828     0.828    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/clk_10Mhz
    SLICE_X20Y39         FDRE                                         r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/i_ds_reg/C
                         clock pessimism             -0.254     0.574    
    SLICE_X20Y39         FDRE (Hold_fdre_C_D)         0.120     0.694    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/i_ds_reg
  -------------------------------------------------------------------
                         required time                         -0.694    
                         arrival time                           0.936    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.003ns period=200.005ns})
  Destination:            design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.003ns period=200.005ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.273ns (64.814%)  route 0.148ns (35.186%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  design_1_i/vhdlnoclk_0/U0/vhdlnoclk_v1_0_S00_AXI_inst/core1/BUFG_i/O
                         net (fo=1, routed)           0.546     0.546    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=74, routed)          0.562     0.562    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/clk_10Mhz
    SLICE_X16Y42         FDRE                                         r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y42         FDRE (Prop_fdre_C_Q)         0.164     0.726 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[15]/Q
                         net (fo=3, routed)           0.148     0.874    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[15]
    SLICE_X16Y42         LUT2 (Prop_lut2_I0_O)        0.045     0.919 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter[12]_i_2/O
                         net (fo=1, routed)           0.000     0.919    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter[12]_i_2_n_0
    SLICE_X16Y42         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     0.983 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.983    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[12]_i_1_n_4
    SLICE_X16Y42         FDRE                                         r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  design_1_i/vhdlnoclk_0/U0/vhdlnoclk_v1_0_S00_AXI_inst/core1/BUFG_i/O
                         net (fo=1, routed)           0.812     0.812    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=74, routed)          0.830     0.830    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/clk_10Mhz
    SLICE_X16Y42         FDRE                                         r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[15]/C
                         clock pessimism             -0.268     0.562    
    SLICE_X16Y42         FDRE (Hold_fdre_C_D)         0.134     0.696    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.696    
                         arrival time                           0.983    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.003ns period=200.005ns})
  Destination:            design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.003ns period=200.005ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.273ns (64.814%)  route 0.148ns (35.186%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  design_1_i/vhdlnoclk_0/U0/vhdlnoclk_v1_0_S00_AXI_inst/core1/BUFG_i/O
                         net (fo=1, routed)           0.546     0.546    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=74, routed)          0.563     0.563    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/clk_10Mhz
    SLICE_X16Y43         FDRE                                         r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y43         FDRE (Prop_fdre_C_Q)         0.164     0.727 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[19]/Q
                         net (fo=3, routed)           0.148     0.875    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[19]
    SLICE_X16Y43         LUT2 (Prop_lut2_I0_O)        0.045     0.920 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter[16]_i_2/O
                         net (fo=1, routed)           0.000     0.920    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter[16]_i_2_n_0
    SLICE_X16Y43         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     0.984 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.984    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[16]_i_1_n_4
    SLICE_X16Y43         FDRE                                         r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  design_1_i/vhdlnoclk_0/U0/vhdlnoclk_v1_0_S00_AXI_inst/core1/BUFG_i/O
                         net (fo=1, routed)           0.812     0.812    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=74, routed)          0.831     0.831    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/clk_10Mhz
    SLICE_X16Y43         FDRE                                         r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[19]/C
                         clock pessimism             -0.268     0.563    
    SLICE_X16Y43         FDRE (Hold_fdre_C_D)         0.134     0.697    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.697    
                         arrival time                           0.984    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.003ns period=200.005ns})
  Destination:            design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.003ns period=200.005ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.273ns (64.655%)  route 0.149ns (35.345%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  design_1_i/vhdlnoclk_0/U0/vhdlnoclk_v1_0_S00_AXI_inst/core1/BUFG_i/O
                         net (fo=1, routed)           0.546     0.546    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=74, routed)          0.562     0.562    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/clk_10Mhz
    SLICE_X16Y41         FDRE                                         r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y41         FDRE (Prop_fdre_C_Q)         0.164     0.726 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[11]/Q
                         net (fo=3, routed)           0.149     0.875    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[11]
    SLICE_X16Y41         LUT2 (Prop_lut2_I0_O)        0.045     0.920 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter[8]_i_2/O
                         net (fo=1, routed)           0.000     0.920    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter[8]_i_2_n_0
    SLICE_X16Y41         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     0.984 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.984    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[8]_i_1_n_4
    SLICE_X16Y41         FDRE                                         r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  design_1_i/vhdlnoclk_0/U0/vhdlnoclk_v1_0_S00_AXI_inst/core1/BUFG_i/O
                         net (fo=1, routed)           0.812     0.812    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=74, routed)          0.830     0.830    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/clk_10Mhz
    SLICE_X16Y41         FDRE                                         r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[11]/C
                         clock pessimism             -0.268     0.562    
    SLICE_X16Y41         FDRE (Hold_fdre_C_D)         0.134     0.696    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.696    
                         arrival time                           0.984    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.003ns period=200.005ns})
  Destination:            design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.003ns period=200.005ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.273ns (64.655%)  route 0.149ns (35.345%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  design_1_i/vhdlnoclk_0/U0/vhdlnoclk_v1_0_S00_AXI_inst/core1/BUFG_i/O
                         net (fo=1, routed)           0.546     0.546    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=74, routed)          0.563     0.563    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/clk_10Mhz
    SLICE_X16Y44         FDRE                                         r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y44         FDRE (Prop_fdre_C_Q)         0.164     0.727 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[23]/Q
                         net (fo=3, routed)           0.149     0.876    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[23]
    SLICE_X16Y44         LUT2 (Prop_lut2_I0_O)        0.045     0.921 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter[20]_i_2/O
                         net (fo=1, routed)           0.000     0.921    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter[20]_i_2_n_0
    SLICE_X16Y44         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     0.985 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.985    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[20]_i_1_n_4
    SLICE_X16Y44         FDRE                                         r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  design_1_i/vhdlnoclk_0/U0/vhdlnoclk_v1_0_S00_AXI_inst/core1/BUFG_i/O
                         net (fo=1, routed)           0.812     0.812    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=74, routed)          0.831     0.831    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/clk_10Mhz
    SLICE_X16Y44         FDRE                                         r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[23]/C
                         clock pessimism             -0.268     0.563    
    SLICE_X16Y44         FDRE (Hold_fdre_C_D)         0.134     0.697    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[23]
  -------------------------------------------------------------------
                         required time                         -0.697    
                         arrival time                           0.985    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.003ns period=200.005ns})
  Destination:            design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.003ns period=200.005ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.273ns (64.655%)  route 0.149ns (35.345%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  design_1_i/vhdlnoclk_0/U0/vhdlnoclk_v1_0_S00_AXI_inst/core1/BUFG_i/O
                         net (fo=1, routed)           0.546     0.546    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=74, routed)          0.563     0.563    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/clk_10Mhz
    SLICE_X16Y45         FDRE                                         r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y45         FDRE (Prop_fdre_C_Q)         0.164     0.727 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[27]/Q
                         net (fo=3, routed)           0.149     0.876    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[27]
    SLICE_X16Y45         LUT2 (Prop_lut2_I0_O)        0.045     0.921 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter[24]_i_2/O
                         net (fo=1, routed)           0.000     0.921    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter[24]_i_2_n_0
    SLICE_X16Y45         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     0.985 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.985    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[24]_i_1_n_4
    SLICE_X16Y45         FDRE                                         r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  design_1_i/vhdlnoclk_0/U0/vhdlnoclk_v1_0_S00_AXI_inst/core1/BUFG_i/O
                         net (fo=1, routed)           0.812     0.812    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=74, routed)          0.831     0.831    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/clk_10Mhz
    SLICE_X16Y45         FDRE                                         r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[27]/C
                         clock pessimism             -0.268     0.563    
    SLICE_X16Y45         FDRE (Hold_fdre_C_D)         0.134     0.697    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[27]
  -------------------------------------------------------------------
                         required time                         -0.697    
                         arrival time                           0.985    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.003ns period=200.005ns})
  Destination:            design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.003ns period=200.005ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.273ns (64.655%)  route 0.149ns (35.345%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  design_1_i/vhdlnoclk_0/U0/vhdlnoclk_v1_0_S00_AXI_inst/core1/BUFG_i/O
                         net (fo=1, routed)           0.546     0.546    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=74, routed)          0.562     0.562    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/clk_10Mhz
    SLICE_X16Y40         FDRE                                         r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y40         FDRE (Prop_fdre_C_Q)         0.164     0.726 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[7]/Q
                         net (fo=3, routed)           0.149     0.875    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[7]
    SLICE_X16Y40         LUT2 (Prop_lut2_I0_O)        0.045     0.920 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter[4]_i_2/O
                         net (fo=1, routed)           0.000     0.920    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter[4]_i_2_n_0
    SLICE_X16Y40         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     0.984 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.984    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[4]_i_1_n_4
    SLICE_X16Y40         FDRE                                         r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  design_1_i/vhdlnoclk_0/U0/vhdlnoclk_v1_0_S00_AXI_inst/core1/BUFG_i/O
                         net (fo=1, routed)           0.812     0.812    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=74, routed)          0.830     0.830    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/clk_10Mhz
    SLICE_X16Y40         FDRE                                         r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[7]/C
                         clock pessimism             -0.268     0.562    
    SLICE_X16Y40         FDRE (Hold_fdre_C_D)         0.134     0.696    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.696    
                         arrival time                           0.984    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.003ns period=200.005ns})
  Destination:            design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.003ns period=200.005ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.273ns (64.646%)  route 0.149ns (35.354%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  design_1_i/vhdlnoclk_0/U0/vhdlnoclk_v1_0_S00_AXI_inst/core1/BUFG_i/O
                         net (fo=1, routed)           0.546     0.546    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=74, routed)          0.563     0.563    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/clk_10Mhz
    SLICE_X16Y46         FDRE                                         r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y46         FDRE (Prop_fdre_C_Q)         0.164     0.727 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[31]/Q
                         net (fo=3, routed)           0.149     0.876    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[31]
    SLICE_X16Y46         LUT2 (Prop_lut2_I0_O)        0.045     0.921 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter[28]_i_2/O
                         net (fo=1, routed)           0.000     0.921    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter[28]_i_2_n_0
    SLICE_X16Y46         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     0.985 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.985    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[28]_i_1_n_4
    SLICE_X16Y46         FDRE                                         r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  design_1_i/vhdlnoclk_0/U0/vhdlnoclk_v1_0_S00_AXI_inst/core1/BUFG_i/O
                         net (fo=1, routed)           0.812     0.812    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=74, routed)          0.831     0.831    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/clk_10Mhz
    SLICE_X16Y46         FDRE                                         r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[31]/C
                         clock pessimism             -0.268     0.563    
    SLICE_X16Y46         FDRE (Hold_fdre_C_D)         0.134     0.697    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[31]
  -------------------------------------------------------------------
                         required time                         -0.697    
                         arrival time                           0.985    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.003ns period=200.005ns})
  Destination:            design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.003ns period=200.005ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.273ns (64.646%)  route 0.149ns (35.354%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  design_1_i/vhdlnoclk_0/U0/vhdlnoclk_v1_0_S00_AXI_inst/core1/BUFG_i/O
                         net (fo=1, routed)           0.546     0.546    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=74, routed)          0.561     0.561    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/clk_10Mhz
    SLICE_X16Y39         FDRE                                         r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y39         FDRE (Prop_fdre_C_Q)         0.164     0.725 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[3]/Q
                         net (fo=3, routed)           0.149     0.874    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[3]
    SLICE_X16Y39         LUT2 (Prop_lut2_I0_O)        0.045     0.919 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter[0]_i_4/O
                         net (fo=1, routed)           0.000     0.919    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter[0]_i_4_n_0
    SLICE_X16Y39         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     0.983 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     0.983    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[0]_i_2_n_4
    SLICE_X16Y39         FDRE                                         r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  design_1_i/vhdlnoclk_0/U0/vhdlnoclk_v1_0_S00_AXI_inst/core1/BUFG_i/O
                         net (fo=1, routed)           0.812     0.812    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=74, routed)          0.829     0.829    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/clk_10Mhz
    SLICE_X16Y39         FDRE                                         r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[3]/C
                         clock pessimism             -0.268     0.561    
    SLICE_X16Y39         FDRE (Hold_fdre_C_D)         0.134     0.695    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.695    
                         arrival time                           0.983    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.003ns period=200.005ns})
  Destination:            design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.003ns period=200.005ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.279ns (61.561%)  route 0.174ns (38.439%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  design_1_i/vhdlnoclk_0/U0/vhdlnoclk_v1_0_S00_AXI_inst/core1/BUFG_i/O
                         net (fo=1, routed)           0.546     0.546    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.508 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.026    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=74, routed)          0.562     0.562    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/clk_10Mhz
    SLICE_X16Y42         FDRE                                         r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y42         FDRE (Prop_fdre_C_Q)         0.164     0.726 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[12]/Q
                         net (fo=3, routed)           0.174     0.900    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[12]
    SLICE_X16Y42         LUT2 (Prop_lut2_I0_O)        0.045     0.945 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter[12]_i_5/O
                         net (fo=1, routed)           0.000     0.945    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter[12]_i_5_n_0
    SLICE_X16Y42         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.015 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.015    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[12]_i_1_n_7
    SLICE_X16Y42         FDRE                                         r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  design_1_i/vhdlnoclk_0/U0/vhdlnoclk_v1_0_S00_AXI_inst/core1/BUFG_i/O
                         net (fo=1, routed)           0.812     0.812    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=74, routed)          0.830     0.830    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/clk_10Mhz
    SLICE_X16Y42         FDRE                                         r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[12]/C
                         clock pessimism             -0.268     0.562    
    SLICE_X16Y42         FDRE (Hold_fdre_C_D)         0.134     0.696    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.696    
                         arrival time                           1.015    
  -------------------------------------------------------------------
                         slack                                  0.319    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 100.003 }
Period(ns):         200.005
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         200.005     197.850    BUFGCTRL_X0Y0    design_1_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         200.005     198.756    MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         200.005     199.005    SLICE_X16Y43     design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[17]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.005     199.005    SLICE_X16Y43     design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[18]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.005     199.005    SLICE_X16Y43     design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[19]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.005     199.005    SLICE_X16Y39     design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.005     199.005    SLICE_X16Y44     design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[20]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.005     199.005    SLICE_X16Y44     design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[21]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.005     199.005    SLICE_X16Y44     design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[22]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.005     199.005    SLICE_X16Y44     design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[23]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       200.005     13.355     MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.002     99.502     SLICE_X16Y43     design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[17]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.002     99.502     SLICE_X16Y43     design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[18]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.002     99.502     SLICE_X16Y43     design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[19]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.002     99.502     SLICE_X16Y44     design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[20]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.002     99.502     SLICE_X16Y44     design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[21]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.002     99.502     SLICE_X16Y44     design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[22]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.002     99.502     SLICE_X16Y44     design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[23]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.002     99.502     SLICE_X16Y45     design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[24]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.002     99.502     SLICE_X16Y45     design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[25]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.002     99.502     SLICE_X16Y45     design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[26]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.002     99.502     SLICE_X16Y43     design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[17]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.002     99.502     SLICE_X16Y43     design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[18]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.002     99.502     SLICE_X16Y43     design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[19]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.002     99.502     SLICE_X16Y39     design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.002     99.502     SLICE_X16Y44     design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[20]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.002     99.502     SLICE_X16Y44     design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[21]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.002     99.502     SLICE_X16Y44     design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[22]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.002     99.502     SLICE_X16Y44     design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[23]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.002     99.502     SLICE_X16Y45     design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[24]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.002     99.502     SLICE_X16Y45     design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/delay_counter_reg[25]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0
  To Clock:  clkfbout_design_1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       13.230ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 7.693 }
Period(ns):         15.385
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         15.385      13.230     BUFGCTRL_X0Y1    design_1_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         15.385      14.136     MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         15.385      14.136     MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       15.385      84.615     MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       15.385      197.975    MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            1  Failing Endpoint ,  Worst Slack       -4.935ns,  Total Violation       -4.935ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.531ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -4.935ns  (required time - arrival time)
  Source:                 design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/slv_reg0_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/o_data_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.003ns period=200.005ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.005ns  (clk_out1_design_1_clk_wiz_0_0 rise@200.005ns - clk_fpga_0 rise@200.000ns)
  Data Path Delay:        2.179ns  (logic 0.828ns (37.999%)  route 1.351ns (62.001%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -2.309ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.501ns = ( 201.506 - 200.005 ) 
    Source Clock Delay      (SCD):    3.811ns = ( 203.811 - 200.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.483ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.140ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                    200.000   200.000 r  
    PS7_X0Y0             PS7                          0.000   200.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           2.031   202.031    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101   202.132 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1024, routed)        1.679   203.811    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X15Y44         FDRE                                         r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/slv_reg0_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y44         FDRE (Prop_fdre_C_Q)         0.456   204.267 f  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/slv_reg0_reg[7]/Q
                         net (fo=2, routed)           0.416   204.683    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/Q[7]
    SLICE_X15Y45         LUT6 (Prop_lut6_I5_O)        0.124   204.807 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/o_data_i_8_comp_1/O
                         net (fo=1, routed)           0.295   205.102    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/o_data_i_8_n_0
    SLICE_X15Y44         LUT6 (Prop_lut6_I3_O)        0.124   205.226 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/o_data_i_4_comp_2/O
                         net (fo=1, routed)           0.639   205.866    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/o_data_i_4_n_0
    SLICE_X14Y45         LUT5 (Prop_lut5_I2_O)        0.124   205.990 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/o_data_i_1_comp_1/O
                         net (fo=1, routed)           0.000   205.990    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/o_data_i_1_n_0
    SLICE_X14Y45         FDRE                                         r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/o_data_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    200.005   200.005 r  
    BUFGCTRL_X0Y2        BUFG                         0.000   200.005 r  design_1_i/vhdlnoclk_0/U0/vhdlnoclk_v1_0_S00_AXI_inst/core1/BUFG_i/O
                         net (fo=1, routed)           1.487   201.492    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177   198.315 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599   199.914    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   200.005 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=74, routed)          1.501   201.506    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/clk_10Mhz
    SLICE_X14Y45         FDRE                                         r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/o_data_reg/C
                         clock pessimism              0.000   201.506    
                         clock uncertainty           -0.483   201.023    
    SLICE_X14Y45         FDRE (Setup_fdre_C_D)        0.031   201.054    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/o_data_reg
  -------------------------------------------------------------------
                         required time                        201.054    
                         arrival time                        -205.990    
  -------------------------------------------------------------------
                         slack                                 -4.935    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.531ns  (arrival time - required time)
  Source:                 design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/slv_reg0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/o_data_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@100.003ns period=200.005ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.452ns  (logic 0.231ns (51.066%)  route 0.221ns (48.934%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.653ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.483ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.327ns
    Phase Error              (PE):    0.140ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.894     0.894    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1024, routed)        0.565     1.484    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X15Y44         FDRE                                         r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/slv_reg0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y44         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/slv_reg0_reg[1]/Q
                         net (fo=2, routed)           0.070     1.695    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/Q[1]
    SLICE_X14Y44         LUT6 (Prop_lut6_I1_O)        0.045     1.740 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/o_data_i_7/O
                         net (fo=1, routed)           0.152     1.892    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/o_data_i_7_n_0
    SLICE_X14Y45         LUT5 (Prop_lut5_I3_O)        0.045     1.937 r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/o_data_i_1_comp_1/O
                         net (fo=1, routed)           0.000     1.937    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/o_data_i_1_n_0
    SLICE_X14Y45         FDRE                                         r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/o_data_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  design_1_i/vhdlnoclk_0/U0/vhdlnoclk_v1_0_S00_AXI_inst/core1/BUFG_i/O
                         net (fo=1, routed)           0.812     0.812    design_1_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.557 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=74, routed)          0.831     0.831    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/clk_10Mhz
    SLICE_X14Y45         FDRE                                         r  design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/o_data_reg/C
                         clock pessimism              0.000     0.831    
                         clock uncertainty            0.483     1.314    
    SLICE_X14Y45         FDRE (Hold_fdre_C_D)         0.092     1.406    design_1_i/MATRIX_IPBLOK_DEF_0/U0/MATRIX_IPBLOK_DEF_v1_0_S00_AXI_inst/core1/o_data_reg
  -------------------------------------------------------------------
                         required time                         -1.406    
                         arrival time                           1.937    
  -------------------------------------------------------------------
                         slack                                  0.531    





