D:/SEMICON_VERILOG_COURCES/week_3/module_shift_reg/shift_reg.v {1 {vlog -work work -vopt D:/SEMICON_VERILOG_COURCES/week_3/module_shift_reg/shift_reg.v
QuestaSim-64 vlog 10.2c Compiler 2013.07 Jul 19 2013
-- Compiling module shift_reg

Top level modules:
	shift_reg

} {} {}}
