INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/masters/Desktop/a/cpu_tb.vhdl" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_cpu_top'
