<dec f='llvm/llvm/utils/TableGen/X86RecognizableInstr.h' l='263' type='static llvm::X86Disassembler::OperandEncoding llvm::X86Disassembler::RecognizableInstr::rmRegisterEncodingFromString(const std::string &amp; s, uint8_t OpSize)'/>
<doc f='llvm/llvm/utils/TableGen/X86RecognizableInstr.h' l='261'>/// rmRegisterEncodingFromString - Like immediateEncodingFromString, but
  ///   handles operands that are in the REG field of the ModR/M byte.</doc>
<use f='llvm/llvm/utils/TableGen/X86RecognizableInstr.cpp' l='512' macro='1' u='r' c='_ZN4llvm15X86Disassembler17RecognizableInstr24emitInstructionSpecifierEv'/>
<use f='llvm/llvm/utils/TableGen/X86RecognizableInstr.cpp' l='568' macro='1' u='r' c='_ZN4llvm15X86Disassembler17RecognizableInstr24emitInstructionSpecifierEv'/>
<use f='llvm/llvm/utils/TableGen/X86RecognizableInstr.cpp' l='576' macro='1' u='r' c='_ZN4llvm15X86Disassembler17RecognizableInstr24emitInstructionSpecifierEv'/>
<use f='llvm/llvm/utils/TableGen/X86RecognizableInstr.cpp' l='585' macro='1' u='r' c='_ZN4llvm15X86Disassembler17RecognizableInstr24emitInstructionSpecifierEv'/>
<use f='llvm/llvm/utils/TableGen/X86RecognizableInstr.cpp' l='592' macro='1' u='r' c='_ZN4llvm15X86Disassembler17RecognizableInstr24emitInstructionSpecifierEv'/>
<use f='llvm/llvm/utils/TableGen/X86RecognizableInstr.cpp' l='646' macro='1' u='r' c='_ZN4llvm15X86Disassembler17RecognizableInstr24emitInstructionSpecifierEv'/>
<use f='llvm/llvm/utils/TableGen/X86RecognizableInstr.cpp' l='674' macro='1' u='r' c='_ZN4llvm15X86Disassembler17RecognizableInstr24emitInstructionSpecifierEv'/>
<def f='llvm/llvm/utils/TableGen/X86RecognizableInstr.cpp' l='1033' ll='1071' type='static llvm::X86Disassembler::OperandEncoding llvm::X86Disassembler::RecognizableInstr::rmRegisterEncodingFromString(const std::string &amp; s, uint8_t OpSize)'/>
