var g_data = {"name":"../rtl/clock_generator.v","src":"module clock_generator  \n(\n    input           i2c_core_clk_i          ,   // i2c core clock\n    input           clk_en_i                ,   // enbale clock to scl\n    input           reset_ni                ,   // negetive reset signal from MCU\n    input	[7:0]   prescale_i              ,   // the value used to divide i2c_clock_core to scl line\n    output          i2c_scl_o                   // scl output\n);\n\n    reg             i2c_clk                 ;\n    reg     [7:0]   counter                 ;\n\n	assign	i2c_scl_o	=	i2c_clk		    ;	\n\n    // divide i2c core clock to i2c scl output\n    always @(posedge    i2c_core_clk_i,     negedge   reset_ni) begin\n\n        if (~reset_ni) begin\n            i2c_clk         <=      1       ;\n            counter         <=      0       ;\n        end\n\n        else    begin\n            if (clk_en_i) begin\n                if ( counter == (prescale_i / 2) - 1 ) begin\n                    i2c_clk     <=   ~i2c_clk    ;\n                    counter     <=      0        ;\n                end \n                else begin\n                    counter     <=  counter + 1  ;   \n                end\n            end\n            else begin\n                i2c_clk         <=      1        ;\n            end\n\n        end\n\n    end\n\nendmodule\n","lang":"verilog"};
processSrcData(g_data);