// Seed: 3094000863
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  inout wire id_7;
  output wire id_6;
  output wire id_5;
  input wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  logic [1 : -1] \id_9 = 1'b0;
  wire id_10;
  logic id_11;
  wire id_12;
endmodule
macromodule module_1 #(
    parameter id_3 = 32'd52
) (
    id_1,
    id_2,
    _id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  input wire id_7;
  input wire id_6;
  inout wire id_5;
  output wire id_4;
  inout wire _id_3;
  inout wire id_2;
  module_0 modCall_1 (
      id_5,
      id_2,
      id_1,
      id_1,
      id_5,
      id_1,
      id_2,
      id_2
  );
  inout wire id_1;
  integer [id_3 : -1 'h0] id_9 = 1 - 1'b0;
endmodule
