{
  "module_name": "tpc7_cfg_regs.h",
  "hash_id": "1016f7c53e083fb6a4fbbd49cf1c39ee7fb734e62d8825e34a1d07b1648308e6",
  "original_prompt": "Ingested from linux-6.6.14/drivers/accel/habanalabs/include/goya/asic_reg/tpc7_cfg_regs.h",
  "human_readable_source": " \n\n \n\n#ifndef ASIC_REG_TPC7_CFG_REGS_H_\n#define ASIC_REG_TPC7_CFG_REGS_H_\n\n \n\n#define mmTPC7_CFG_KERNEL_TENSOR_0_BASE_ADDR_LOW                     0xFC6400\n\n#define mmTPC7_CFG_KERNEL_TENSOR_0_BASE_ADDR_HIGH                    0xFC6404\n\n#define mmTPC7_CFG_KERNEL_TENSOR_0_PADDING_VALUE                     0xFC6408\n\n#define mmTPC7_CFG_KERNEL_TENSOR_0_TENSOR_CONFIG                     0xFC640C\n\n#define mmTPC7_CFG_KERNEL_TENSOR_0_DIM_0_SIZE                        0xFC6410\n\n#define mmTPC7_CFG_KERNEL_TENSOR_0_DIM_0_STRIDE                      0xFC6414\n\n#define mmTPC7_CFG_KERNEL_TENSOR_0_DIM_0_BASE_OFFSET                 0xFC6418\n\n#define mmTPC7_CFG_KERNEL_TENSOR_0_DIM_1_SIZE                        0xFC641C\n\n#define mmTPC7_CFG_KERNEL_TENSOR_0_DIM_1_STRIDE                      0xFC6420\n\n#define mmTPC7_CFG_KERNEL_TENSOR_0_DIM_1_BASE_OFFSET                 0xFC6424\n\n#define mmTPC7_CFG_KERNEL_TENSOR_0_DIM_2_SIZE                        0xFC6428\n\n#define mmTPC7_CFG_KERNEL_TENSOR_0_DIM_2_STRIDE                      0xFC642C\n\n#define mmTPC7_CFG_KERNEL_TENSOR_0_DIM_2_BASE_OFFSET                 0xFC6430\n\n#define mmTPC7_CFG_KERNEL_TENSOR_0_DIM_3_SIZE                        0xFC6434\n\n#define mmTPC7_CFG_KERNEL_TENSOR_0_DIM_3_STRIDE                      0xFC6438\n\n#define mmTPC7_CFG_KERNEL_TENSOR_0_DIM_3_BASE_OFFSET                 0xFC643C\n\n#define mmTPC7_CFG_KERNEL_TENSOR_0_DIM_4_SIZE                        0xFC6440\n\n#define mmTPC7_CFG_KERNEL_TENSOR_0_DIM_4_STRIDE                      0xFC6444\n\n#define mmTPC7_CFG_KERNEL_TENSOR_0_DIM_4_BASE_OFFSET                 0xFC6448\n\n#define mmTPC7_CFG_KERNEL_TENSOR_1_BASE_ADDR_LOW                     0xFC644C\n\n#define mmTPC7_CFG_KERNEL_TENSOR_1_BASE_ADDR_HIGH                    0xFC6450\n\n#define mmTPC7_CFG_KERNEL_TENSOR_1_PADDING_VALUE                     0xFC6454\n\n#define mmTPC7_CFG_KERNEL_TENSOR_1_TENSOR_CONFIG                     0xFC6458\n\n#define mmTPC7_CFG_KERNEL_TENSOR_1_DIM_0_SIZE                        0xFC645C\n\n#define mmTPC7_CFG_KERNEL_TENSOR_1_DIM_0_STRIDE                      0xFC6460\n\n#define mmTPC7_CFG_KERNEL_TENSOR_1_DIM_0_BASE_OFFSET                 0xFC6464\n\n#define mmTPC7_CFG_KERNEL_TENSOR_1_DIM_1_SIZE                        0xFC6468\n\n#define mmTPC7_CFG_KERNEL_TENSOR_1_DIM_1_STRIDE                      0xFC646C\n\n#define mmTPC7_CFG_KERNEL_TENSOR_1_DIM_1_BASE_OFFSET                 0xFC6470\n\n#define mmTPC7_CFG_KERNEL_TENSOR_1_DIM_2_SIZE                        0xFC6474\n\n#define mmTPC7_CFG_KERNEL_TENSOR_1_DIM_2_STRIDE                      0xFC6478\n\n#define mmTPC7_CFG_KERNEL_TENSOR_1_DIM_2_BASE_OFFSET                 0xFC647C\n\n#define mmTPC7_CFG_KERNEL_TENSOR_1_DIM_3_SIZE                        0xFC6480\n\n#define mmTPC7_CFG_KERNEL_TENSOR_1_DIM_3_STRIDE                      0xFC6484\n\n#define mmTPC7_CFG_KERNEL_TENSOR_1_DIM_3_BASE_OFFSET                 0xFC6488\n\n#define mmTPC7_CFG_KERNEL_TENSOR_1_DIM_4_SIZE                        0xFC648C\n\n#define mmTPC7_CFG_KERNEL_TENSOR_1_DIM_4_STRIDE                      0xFC6490\n\n#define mmTPC7_CFG_KERNEL_TENSOR_1_DIM_4_BASE_OFFSET                 0xFC6494\n\n#define mmTPC7_CFG_KERNEL_TENSOR_2_BASE_ADDR_LOW                     0xFC6498\n\n#define mmTPC7_CFG_KERNEL_TENSOR_2_BASE_ADDR_HIGH                    0xFC649C\n\n#define mmTPC7_CFG_KERNEL_TENSOR_2_PADDING_VALUE                     0xFC64A0\n\n#define mmTPC7_CFG_KERNEL_TENSOR_2_TENSOR_CONFIG                     0xFC64A4\n\n#define mmTPC7_CFG_KERNEL_TENSOR_2_DIM_0_SIZE                        0xFC64A8\n\n#define mmTPC7_CFG_KERNEL_TENSOR_2_DIM_0_STRIDE                      0xFC64AC\n\n#define mmTPC7_CFG_KERNEL_TENSOR_2_DIM_0_BASE_OFFSET                 0xFC64B0\n\n#define mmTPC7_CFG_KERNEL_TENSOR_2_DIM_1_SIZE                        0xFC64B4\n\n#define mmTPC7_CFG_KERNEL_TENSOR_2_DIM_1_STRIDE                      0xFC64B8\n\n#define mmTPC7_CFG_KERNEL_TENSOR_2_DIM_1_BASE_OFFSET                 0xFC64BC\n\n#define mmTPC7_CFG_KERNEL_TENSOR_2_DIM_2_SIZE                        0xFC64C0\n\n#define mmTPC7_CFG_KERNEL_TENSOR_2_DIM_2_STRIDE                      0xFC64C4\n\n#define mmTPC7_CFG_KERNEL_TENSOR_2_DIM_2_BASE_OFFSET                 0xFC64C8\n\n#define mmTPC7_CFG_KERNEL_TENSOR_2_DIM_3_SIZE                        0xFC64CC\n\n#define mmTPC7_CFG_KERNEL_TENSOR_2_DIM_3_STRIDE                      0xFC64D0\n\n#define mmTPC7_CFG_KERNEL_TENSOR_2_DIM_3_BASE_OFFSET                 0xFC64D4\n\n#define mmTPC7_CFG_KERNEL_TENSOR_2_DIM_4_SIZE                        0xFC64D8\n\n#define mmTPC7_CFG_KERNEL_TENSOR_2_DIM_4_STRIDE                      0xFC64DC\n\n#define mmTPC7_CFG_KERNEL_TENSOR_2_DIM_4_BASE_OFFSET                 0xFC64E0\n\n#define mmTPC7_CFG_KERNEL_TENSOR_3_BASE_ADDR_LOW                     0xFC64E4\n\n#define mmTPC7_CFG_KERNEL_TENSOR_3_BASE_ADDR_HIGH                    0xFC64E8\n\n#define mmTPC7_CFG_KERNEL_TENSOR_3_PADDING_VALUE                     0xFC64EC\n\n#define mmTPC7_CFG_KERNEL_TENSOR_3_TENSOR_CONFIG                     0xFC64F0\n\n#define mmTPC7_CFG_KERNEL_TENSOR_3_DIM_0_SIZE                        0xFC64F4\n\n#define mmTPC7_CFG_KERNEL_TENSOR_3_DIM_0_STRIDE                      0xFC64F8\n\n#define mmTPC7_CFG_KERNEL_TENSOR_3_DIM_0_BASE_OFFSET                 0xFC64FC\n\n#define mmTPC7_CFG_KERNEL_TENSOR_3_DIM_1_SIZE                        0xFC6500\n\n#define mmTPC7_CFG_KERNEL_TENSOR_3_DIM_1_STRIDE                      0xFC6504\n\n#define mmTPC7_CFG_KERNEL_TENSOR_3_DIM_1_BASE_OFFSET                 0xFC6508\n\n#define mmTPC7_CFG_KERNEL_TENSOR_3_DIM_2_SIZE                        0xFC650C\n\n#define mmTPC7_CFG_KERNEL_TENSOR_3_DIM_2_STRIDE                      0xFC6510\n\n#define mmTPC7_CFG_KERNEL_TENSOR_3_DIM_2_BASE_OFFSET                 0xFC6514\n\n#define mmTPC7_CFG_KERNEL_TENSOR_3_DIM_3_SIZE                        0xFC6518\n\n#define mmTPC7_CFG_KERNEL_TENSOR_3_DIM_3_STRIDE                      0xFC651C\n\n#define mmTPC7_CFG_KERNEL_TENSOR_3_DIM_3_BASE_OFFSET                 0xFC6520\n\n#define mmTPC7_CFG_KERNEL_TENSOR_3_DIM_4_SIZE                        0xFC6524\n\n#define mmTPC7_CFG_KERNEL_TENSOR_3_DIM_4_STRIDE                      0xFC6528\n\n#define mmTPC7_CFG_KERNEL_TENSOR_3_DIM_4_BASE_OFFSET                 0xFC652C\n\n#define mmTPC7_CFG_KERNEL_TENSOR_4_BASE_ADDR_LOW                     0xFC6530\n\n#define mmTPC7_CFG_KERNEL_TENSOR_4_BASE_ADDR_HIGH                    0xFC6534\n\n#define mmTPC7_CFG_KERNEL_TENSOR_4_PADDING_VALUE                     0xFC6538\n\n#define mmTPC7_CFG_KERNEL_TENSOR_4_TENSOR_CONFIG                     0xFC653C\n\n#define mmTPC7_CFG_KERNEL_TENSOR_4_DIM_0_SIZE                        0xFC6540\n\n#define mmTPC7_CFG_KERNEL_TENSOR_4_DIM_0_STRIDE                      0xFC6544\n\n#define mmTPC7_CFG_KERNEL_TENSOR_4_DIM_0_BASE_OFFSET                 0xFC6548\n\n#define mmTPC7_CFG_KERNEL_TENSOR_4_DIM_1_SIZE                        0xFC654C\n\n#define mmTPC7_CFG_KERNEL_TENSOR_4_DIM_1_STRIDE                      0xFC6550\n\n#define mmTPC7_CFG_KERNEL_TENSOR_4_DIM_1_BASE_OFFSET                 0xFC6554\n\n#define mmTPC7_CFG_KERNEL_TENSOR_4_DIM_2_SIZE                        0xFC6558\n\n#define mmTPC7_CFG_KERNEL_TENSOR_4_DIM_2_STRIDE                      0xFC655C\n\n#define mmTPC7_CFG_KERNEL_TENSOR_4_DIM_2_BASE_OFFSET                 0xFC6560\n\n#define mmTPC7_CFG_KERNEL_TENSOR_4_DIM_3_SIZE                        0xFC6564\n\n#define mmTPC7_CFG_KERNEL_TENSOR_4_DIM_3_STRIDE                      0xFC6568\n\n#define mmTPC7_CFG_KERNEL_TENSOR_4_DIM_3_BASE_OFFSET                 0xFC656C\n\n#define mmTPC7_CFG_KERNEL_TENSOR_4_DIM_4_SIZE                        0xFC6570\n\n#define mmTPC7_CFG_KERNEL_TENSOR_4_DIM_4_STRIDE                      0xFC6574\n\n#define mmTPC7_CFG_KERNEL_TENSOR_4_DIM_4_BASE_OFFSET                 0xFC6578\n\n#define mmTPC7_CFG_KERNEL_TENSOR_5_BASE_ADDR_LOW                     0xFC657C\n\n#define mmTPC7_CFG_KERNEL_TENSOR_5_BASE_ADDR_HIGH                    0xFC6580\n\n#define mmTPC7_CFG_KERNEL_TENSOR_5_PADDING_VALUE                     0xFC6584\n\n#define mmTPC7_CFG_KERNEL_TENSOR_5_TENSOR_CONFIG                     0xFC6588\n\n#define mmTPC7_CFG_KERNEL_TENSOR_5_DIM_0_SIZE                        0xFC658C\n\n#define mmTPC7_CFG_KERNEL_TENSOR_5_DIM_0_STRIDE                      0xFC6590\n\n#define mmTPC7_CFG_KERNEL_TENSOR_5_DIM_0_BASE_OFFSET                 0xFC6594\n\n#define mmTPC7_CFG_KERNEL_TENSOR_5_DIM_1_SIZE                        0xFC6598\n\n#define mmTPC7_CFG_KERNEL_TENSOR_5_DIM_1_STRIDE                      0xFC659C\n\n#define mmTPC7_CFG_KERNEL_TENSOR_5_DIM_1_BASE_OFFSET                 0xFC65A0\n\n#define mmTPC7_CFG_KERNEL_TENSOR_5_DIM_2_SIZE                        0xFC65A4\n\n#define mmTPC7_CFG_KERNEL_TENSOR_5_DIM_2_STRIDE                      0xFC65A8\n\n#define mmTPC7_CFG_KERNEL_TENSOR_5_DIM_2_BASE_OFFSET                 0xFC65AC\n\n#define mmTPC7_CFG_KERNEL_TENSOR_5_DIM_3_SIZE                        0xFC65B0\n\n#define mmTPC7_CFG_KERNEL_TENSOR_5_DIM_3_STRIDE                      0xFC65B4\n\n#define mmTPC7_CFG_KERNEL_TENSOR_5_DIM_3_BASE_OFFSET                 0xFC65B8\n\n#define mmTPC7_CFG_KERNEL_TENSOR_5_DIM_4_SIZE                        0xFC65BC\n\n#define mmTPC7_CFG_KERNEL_TENSOR_5_DIM_4_STRIDE                      0xFC65C0\n\n#define mmTPC7_CFG_KERNEL_TENSOR_5_DIM_4_BASE_OFFSET                 0xFC65C4\n\n#define mmTPC7_CFG_KERNEL_TENSOR_6_BASE_ADDR_LOW                     0xFC65C8\n\n#define mmTPC7_CFG_KERNEL_TENSOR_6_BASE_ADDR_HIGH                    0xFC65CC\n\n#define mmTPC7_CFG_KERNEL_TENSOR_6_PADDING_VALUE                     0xFC65D0\n\n#define mmTPC7_CFG_KERNEL_TENSOR_6_TENSOR_CONFIG                     0xFC65D4\n\n#define mmTPC7_CFG_KERNEL_TENSOR_6_DIM_0_SIZE                        0xFC65D8\n\n#define mmTPC7_CFG_KERNEL_TENSOR_6_DIM_0_STRIDE                      0xFC65DC\n\n#define mmTPC7_CFG_KERNEL_TENSOR_6_DIM_0_BASE_OFFSET                 0xFC65E0\n\n#define mmTPC7_CFG_KERNEL_TENSOR_6_DIM_1_SIZE                        0xFC65E4\n\n#define mmTPC7_CFG_KERNEL_TENSOR_6_DIM_1_STRIDE                      0xFC65E8\n\n#define mmTPC7_CFG_KERNEL_TENSOR_6_DIM_1_BASE_OFFSET                 0xFC65EC\n\n#define mmTPC7_CFG_KERNEL_TENSOR_6_DIM_2_SIZE                        0xFC65F0\n\n#define mmTPC7_CFG_KERNEL_TENSOR_6_DIM_2_STRIDE                      0xFC65F4\n\n#define mmTPC7_CFG_KERNEL_TENSOR_6_DIM_2_BASE_OFFSET                 0xFC65F8\n\n#define mmTPC7_CFG_KERNEL_TENSOR_6_DIM_3_SIZE                        0xFC65FC\n\n#define mmTPC7_CFG_KERNEL_TENSOR_6_DIM_3_STRIDE                      0xFC6600\n\n#define mmTPC7_CFG_KERNEL_TENSOR_6_DIM_3_BASE_OFFSET                 0xFC6604\n\n#define mmTPC7_CFG_KERNEL_TENSOR_6_DIM_4_SIZE                        0xFC6608\n\n#define mmTPC7_CFG_KERNEL_TENSOR_6_DIM_4_STRIDE                      0xFC660C\n\n#define mmTPC7_CFG_KERNEL_TENSOR_6_DIM_4_BASE_OFFSET                 0xFC6610\n\n#define mmTPC7_CFG_KERNEL_TENSOR_7_BASE_ADDR_LOW                     0xFC6614\n\n#define mmTPC7_CFG_KERNEL_TENSOR_7_BASE_ADDR_HIGH                    0xFC6618\n\n#define mmTPC7_CFG_KERNEL_TENSOR_7_PADDING_VALUE                     0xFC661C\n\n#define mmTPC7_CFG_KERNEL_TENSOR_7_TENSOR_CONFIG                     0xFC6620\n\n#define mmTPC7_CFG_KERNEL_TENSOR_7_DIM_0_SIZE                        0xFC6624\n\n#define mmTPC7_CFG_KERNEL_TENSOR_7_DIM_0_STRIDE                      0xFC6628\n\n#define mmTPC7_CFG_KERNEL_TENSOR_7_DIM_0_BASE_OFFSET                 0xFC662C\n\n#define mmTPC7_CFG_KERNEL_TENSOR_7_DIM_1_SIZE                        0xFC6630\n\n#define mmTPC7_CFG_KERNEL_TENSOR_7_DIM_1_STRIDE                      0xFC6634\n\n#define mmTPC7_CFG_KERNEL_TENSOR_7_DIM_1_BASE_OFFSET                 0xFC6638\n\n#define mmTPC7_CFG_KERNEL_TENSOR_7_DIM_2_SIZE                        0xFC663C\n\n#define mmTPC7_CFG_KERNEL_TENSOR_7_DIM_2_STRIDE                      0xFC6640\n\n#define mmTPC7_CFG_KERNEL_TENSOR_7_DIM_2_BASE_OFFSET                 0xFC6644\n\n#define mmTPC7_CFG_KERNEL_TENSOR_7_DIM_3_SIZE                        0xFC6648\n\n#define mmTPC7_CFG_KERNEL_TENSOR_7_DIM_3_STRIDE                      0xFC664C\n\n#define mmTPC7_CFG_KERNEL_TENSOR_7_DIM_3_BASE_OFFSET                 0xFC6650\n\n#define mmTPC7_CFG_KERNEL_TENSOR_7_DIM_4_SIZE                        0xFC6654\n\n#define mmTPC7_CFG_KERNEL_TENSOR_7_DIM_4_STRIDE                      0xFC6658\n\n#define mmTPC7_CFG_KERNEL_TENSOR_7_DIM_4_BASE_OFFSET                 0xFC665C\n\n#define mmTPC7_CFG_KERNEL_KERNEL_BASE_ADDRESS_LOW                    0xFC6660\n\n#define mmTPC7_CFG_KERNEL_KERNEL_BASE_ADDRESS_HIGH                   0xFC6664\n\n#define mmTPC7_CFG_KERNEL_TID_BASE_DIM_0                             0xFC6668\n\n#define mmTPC7_CFG_KERNEL_TID_SIZE_DIM_0                             0xFC666C\n\n#define mmTPC7_CFG_KERNEL_TID_BASE_DIM_1                             0xFC6670\n\n#define mmTPC7_CFG_KERNEL_TID_SIZE_DIM_1                             0xFC6674\n\n#define mmTPC7_CFG_KERNEL_TID_BASE_DIM_2                             0xFC6678\n\n#define mmTPC7_CFG_KERNEL_TID_SIZE_DIM_2                             0xFC667C\n\n#define mmTPC7_CFG_KERNEL_TID_BASE_DIM_3                             0xFC6680\n\n#define mmTPC7_CFG_KERNEL_TID_SIZE_DIM_3                             0xFC6684\n\n#define mmTPC7_CFG_KERNEL_TID_BASE_DIM_4                             0xFC6688\n\n#define mmTPC7_CFG_KERNEL_TID_SIZE_DIM_4                             0xFC668C\n\n#define mmTPC7_CFG_KERNEL_SRF_0                                      0xFC6690\n\n#define mmTPC7_CFG_KERNEL_SRF_1                                      0xFC6694\n\n#define mmTPC7_CFG_KERNEL_SRF_2                                      0xFC6698\n\n#define mmTPC7_CFG_KERNEL_SRF_3                                      0xFC669C\n\n#define mmTPC7_CFG_KERNEL_SRF_4                                      0xFC66A0\n\n#define mmTPC7_CFG_KERNEL_SRF_5                                      0xFC66A4\n\n#define mmTPC7_CFG_KERNEL_SRF_6                                      0xFC66A8\n\n#define mmTPC7_CFG_KERNEL_SRF_7                                      0xFC66AC\n\n#define mmTPC7_CFG_KERNEL_SRF_8                                      0xFC66B0\n\n#define mmTPC7_CFG_KERNEL_SRF_9                                      0xFC66B4\n\n#define mmTPC7_CFG_KERNEL_SRF_10                                     0xFC66B8\n\n#define mmTPC7_CFG_KERNEL_SRF_11                                     0xFC66BC\n\n#define mmTPC7_CFG_KERNEL_SRF_12                                     0xFC66C0\n\n#define mmTPC7_CFG_KERNEL_SRF_13                                     0xFC66C4\n\n#define mmTPC7_CFG_KERNEL_SRF_14                                     0xFC66C8\n\n#define mmTPC7_CFG_KERNEL_SRF_15                                     0xFC66CC\n\n#define mmTPC7_CFG_KERNEL_SRF_16                                     0xFC66D0\n\n#define mmTPC7_CFG_KERNEL_SRF_17                                     0xFC66D4\n\n#define mmTPC7_CFG_KERNEL_SRF_18                                     0xFC66D8\n\n#define mmTPC7_CFG_KERNEL_SRF_19                                     0xFC66DC\n\n#define mmTPC7_CFG_KERNEL_SRF_20                                     0xFC66E0\n\n#define mmTPC7_CFG_KERNEL_SRF_21                                     0xFC66E4\n\n#define mmTPC7_CFG_KERNEL_SRF_22                                     0xFC66E8\n\n#define mmTPC7_CFG_KERNEL_SRF_23                                     0xFC66EC\n\n#define mmTPC7_CFG_KERNEL_SRF_24                                     0xFC66F0\n\n#define mmTPC7_CFG_KERNEL_SRF_25                                     0xFC66F4\n\n#define mmTPC7_CFG_KERNEL_SRF_26                                     0xFC66F8\n\n#define mmTPC7_CFG_KERNEL_SRF_27                                     0xFC66FC\n\n#define mmTPC7_CFG_KERNEL_SRF_28                                     0xFC6700\n\n#define mmTPC7_CFG_KERNEL_SRF_29                                     0xFC6704\n\n#define mmTPC7_CFG_KERNEL_SRF_30                                     0xFC6708\n\n#define mmTPC7_CFG_KERNEL_SRF_31                                     0xFC670C\n\n#define mmTPC7_CFG_KERNEL_KERNEL_CONFIG                              0xFC6710\n\n#define mmTPC7_CFG_KERNEL_SYNC_OBJECT_MESSAGE                        0xFC6714\n\n#define mmTPC7_CFG_RESERVED_DESC_END                                 0xFC6738\n\n#define mmTPC7_CFG_ROUND_CSR                                         0xFC67FC\n\n#define mmTPC7_CFG_TBUF_BASE_ADDR_LOW                                0xFC6800\n\n#define mmTPC7_CFG_TBUF_BASE_ADDR_HIGH                               0xFC6804\n\n#define mmTPC7_CFG_SEMAPHORE                                         0xFC6808\n\n#define mmTPC7_CFG_VFLAGS                                            0xFC680C\n\n#define mmTPC7_CFG_SFLAGS                                            0xFC6810\n\n#define mmTPC7_CFG_LFSR_POLYNOM                                      0xFC6818\n\n#define mmTPC7_CFG_STATUS                                            0xFC681C\n\n#define mmTPC7_CFG_CFG_BASE_ADDRESS_HIGH                             0xFC6820\n\n#define mmTPC7_CFG_CFG_SUBTRACT_VALUE                                0xFC6824\n\n#define mmTPC7_CFG_SM_BASE_ADDRESS_LOW                               0xFC6828\n\n#define mmTPC7_CFG_SM_BASE_ADDRESS_HIGH                              0xFC682C\n\n#define mmTPC7_CFG_TPC_CMD                                           0xFC6830\n\n#define mmTPC7_CFG_TPC_EXECUTE                                       0xFC6838\n\n#define mmTPC7_CFG_TPC_STALL                                         0xFC683C\n\n#define mmTPC7_CFG_ICACHE_BASE_ADDERESS_LOW                          0xFC6840\n\n#define mmTPC7_CFG_ICACHE_BASE_ADDERESS_HIGH                         0xFC6844\n\n#define mmTPC7_CFG_MSS_CONFIG                                        0xFC6854\n\n#define mmTPC7_CFG_TPC_INTR_CAUSE                                    0xFC6858\n\n#define mmTPC7_CFG_TPC_INTR_MASK                                     0xFC685C\n\n#define mmTPC7_CFG_TSB_CONFIG                                        0xFC6860\n\n#define mmTPC7_CFG_QM_TENSOR_0_BASE_ADDR_LOW                         0xFC6A00\n\n#define mmTPC7_CFG_QM_TENSOR_0_BASE_ADDR_HIGH                        0xFC6A04\n\n#define mmTPC7_CFG_QM_TENSOR_0_PADDING_VALUE                         0xFC6A08\n\n#define mmTPC7_CFG_QM_TENSOR_0_TENSOR_CONFIG                         0xFC6A0C\n\n#define mmTPC7_CFG_QM_TENSOR_0_DIM_0_SIZE                            0xFC6A10\n\n#define mmTPC7_CFG_QM_TENSOR_0_DIM_0_STRIDE                          0xFC6A14\n\n#define mmTPC7_CFG_QM_TENSOR_0_DIM_0_BASE_OFFSET                     0xFC6A18\n\n#define mmTPC7_CFG_QM_TENSOR_0_DIM_1_SIZE                            0xFC6A1C\n\n#define mmTPC7_CFG_QM_TENSOR_0_DIM_1_STRIDE                          0xFC6A20\n\n#define mmTPC7_CFG_QM_TENSOR_0_DIM_1_BASE_OFFSET                     0xFC6A24\n\n#define mmTPC7_CFG_QM_TENSOR_0_DIM_2_SIZE                            0xFC6A28\n\n#define mmTPC7_CFG_QM_TENSOR_0_DIM_2_STRIDE                          0xFC6A2C\n\n#define mmTPC7_CFG_QM_TENSOR_0_DIM_2_BASE_OFFSET                     0xFC6A30\n\n#define mmTPC7_CFG_QM_TENSOR_0_DIM_3_SIZE                            0xFC6A34\n\n#define mmTPC7_CFG_QM_TENSOR_0_DIM_3_STRIDE                          0xFC6A38\n\n#define mmTPC7_CFG_QM_TENSOR_0_DIM_3_BASE_OFFSET                     0xFC6A3C\n\n#define mmTPC7_CFG_QM_TENSOR_0_DIM_4_SIZE                            0xFC6A40\n\n#define mmTPC7_CFG_QM_TENSOR_0_DIM_4_STRIDE                          0xFC6A44\n\n#define mmTPC7_CFG_QM_TENSOR_0_DIM_4_BASE_OFFSET                     0xFC6A48\n\n#define mmTPC7_CFG_QM_TENSOR_1_BASE_ADDR_LOW                         0xFC6A4C\n\n#define mmTPC7_CFG_QM_TENSOR_1_BASE_ADDR_HIGH                        0xFC6A50\n\n#define mmTPC7_CFG_QM_TENSOR_1_PADDING_VALUE                         0xFC6A54\n\n#define mmTPC7_CFG_QM_TENSOR_1_TENSOR_CONFIG                         0xFC6A58\n\n#define mmTPC7_CFG_QM_TENSOR_1_DIM_0_SIZE                            0xFC6A5C\n\n#define mmTPC7_CFG_QM_TENSOR_1_DIM_0_STRIDE                          0xFC6A60\n\n#define mmTPC7_CFG_QM_TENSOR_1_DIM_0_BASE_OFFSET                     0xFC6A64\n\n#define mmTPC7_CFG_QM_TENSOR_1_DIM_1_SIZE                            0xFC6A68\n\n#define mmTPC7_CFG_QM_TENSOR_1_DIM_1_STRIDE                          0xFC6A6C\n\n#define mmTPC7_CFG_QM_TENSOR_1_DIM_1_BASE_OFFSET                     0xFC6A70\n\n#define mmTPC7_CFG_QM_TENSOR_1_DIM_2_SIZE                            0xFC6A74\n\n#define mmTPC7_CFG_QM_TENSOR_1_DIM_2_STRIDE                          0xFC6A78\n\n#define mmTPC7_CFG_QM_TENSOR_1_DIM_2_BASE_OFFSET                     0xFC6A7C\n\n#define mmTPC7_CFG_QM_TENSOR_1_DIM_3_SIZE                            0xFC6A80\n\n#define mmTPC7_CFG_QM_TENSOR_1_DIM_3_STRIDE                          0xFC6A84\n\n#define mmTPC7_CFG_QM_TENSOR_1_DIM_3_BASE_OFFSET                     0xFC6A88\n\n#define mmTPC7_CFG_QM_TENSOR_1_DIM_4_SIZE                            0xFC6A8C\n\n#define mmTPC7_CFG_QM_TENSOR_1_DIM_4_STRIDE                          0xFC6A90\n\n#define mmTPC7_CFG_QM_TENSOR_1_DIM_4_BASE_OFFSET                     0xFC6A94\n\n#define mmTPC7_CFG_QM_TENSOR_2_BASE_ADDR_LOW                         0xFC6A98\n\n#define mmTPC7_CFG_QM_TENSOR_2_BASE_ADDR_HIGH                        0xFC6A9C\n\n#define mmTPC7_CFG_QM_TENSOR_2_PADDING_VALUE                         0xFC6AA0\n\n#define mmTPC7_CFG_QM_TENSOR_2_TENSOR_CONFIG                         0xFC6AA4\n\n#define mmTPC7_CFG_QM_TENSOR_2_DIM_0_SIZE                            0xFC6AA8\n\n#define mmTPC7_CFG_QM_TENSOR_2_DIM_0_STRIDE                          0xFC6AAC\n\n#define mmTPC7_CFG_QM_TENSOR_2_DIM_0_BASE_OFFSET                     0xFC6AB0\n\n#define mmTPC7_CFG_QM_TENSOR_2_DIM_1_SIZE                            0xFC6AB4\n\n#define mmTPC7_CFG_QM_TENSOR_2_DIM_1_STRIDE                          0xFC6AB8\n\n#define mmTPC7_CFG_QM_TENSOR_2_DIM_1_BASE_OFFSET                     0xFC6ABC\n\n#define mmTPC7_CFG_QM_TENSOR_2_DIM_2_SIZE                            0xFC6AC0\n\n#define mmTPC7_CFG_QM_TENSOR_2_DIM_2_STRIDE                          0xFC6AC4\n\n#define mmTPC7_CFG_QM_TENSOR_2_DIM_2_BASE_OFFSET                     0xFC6AC8\n\n#define mmTPC7_CFG_QM_TENSOR_2_DIM_3_SIZE                            0xFC6ACC\n\n#define mmTPC7_CFG_QM_TENSOR_2_DIM_3_STRIDE                          0xFC6AD0\n\n#define mmTPC7_CFG_QM_TENSOR_2_DIM_3_BASE_OFFSET                     0xFC6AD4\n\n#define mmTPC7_CFG_QM_TENSOR_2_DIM_4_SIZE                            0xFC6AD8\n\n#define mmTPC7_CFG_QM_TENSOR_2_DIM_4_STRIDE                          0xFC6ADC\n\n#define mmTPC7_CFG_QM_TENSOR_2_DIM_4_BASE_OFFSET                     0xFC6AE0\n\n#define mmTPC7_CFG_QM_TENSOR_3_BASE_ADDR_LOW                         0xFC6AE4\n\n#define mmTPC7_CFG_QM_TENSOR_3_BASE_ADDR_HIGH                        0xFC6AE8\n\n#define mmTPC7_CFG_QM_TENSOR_3_PADDING_VALUE                         0xFC6AEC\n\n#define mmTPC7_CFG_QM_TENSOR_3_TENSOR_CONFIG                         0xFC6AF0\n\n#define mmTPC7_CFG_QM_TENSOR_3_DIM_0_SIZE                            0xFC6AF4\n\n#define mmTPC7_CFG_QM_TENSOR_3_DIM_0_STRIDE                          0xFC6AF8\n\n#define mmTPC7_CFG_QM_TENSOR_3_DIM_0_BASE_OFFSET                     0xFC6AFC\n\n#define mmTPC7_CFG_QM_TENSOR_3_DIM_1_SIZE                            0xFC6B00\n\n#define mmTPC7_CFG_QM_TENSOR_3_DIM_1_STRIDE                          0xFC6B04\n\n#define mmTPC7_CFG_QM_TENSOR_3_DIM_1_BASE_OFFSET                     0xFC6B08\n\n#define mmTPC7_CFG_QM_TENSOR_3_DIM_2_SIZE                            0xFC6B0C\n\n#define mmTPC7_CFG_QM_TENSOR_3_DIM_2_STRIDE                          0xFC6B10\n\n#define mmTPC7_CFG_QM_TENSOR_3_DIM_2_BASE_OFFSET                     0xFC6B14\n\n#define mmTPC7_CFG_QM_TENSOR_3_DIM_3_SIZE                            0xFC6B18\n\n#define mmTPC7_CFG_QM_TENSOR_3_DIM_3_STRIDE                          0xFC6B1C\n\n#define mmTPC7_CFG_QM_TENSOR_3_DIM_3_BASE_OFFSET                     0xFC6B20\n\n#define mmTPC7_CFG_QM_TENSOR_3_DIM_4_SIZE                            0xFC6B24\n\n#define mmTPC7_CFG_QM_TENSOR_3_DIM_4_STRIDE                          0xFC6B28\n\n#define mmTPC7_CFG_QM_TENSOR_3_DIM_4_BASE_OFFSET                     0xFC6B2C\n\n#define mmTPC7_CFG_QM_TENSOR_4_BASE_ADDR_LOW                         0xFC6B30\n\n#define mmTPC7_CFG_QM_TENSOR_4_BASE_ADDR_HIGH                        0xFC6B34\n\n#define mmTPC7_CFG_QM_TENSOR_4_PADDING_VALUE                         0xFC6B38\n\n#define mmTPC7_CFG_QM_TENSOR_4_TENSOR_CONFIG                         0xFC6B3C\n\n#define mmTPC7_CFG_QM_TENSOR_4_DIM_0_SIZE                            0xFC6B40\n\n#define mmTPC7_CFG_QM_TENSOR_4_DIM_0_STRIDE                          0xFC6B44\n\n#define mmTPC7_CFG_QM_TENSOR_4_DIM_0_BASE_OFFSET                     0xFC6B48\n\n#define mmTPC7_CFG_QM_TENSOR_4_DIM_1_SIZE                            0xFC6B4C\n\n#define mmTPC7_CFG_QM_TENSOR_4_DIM_1_STRIDE                          0xFC6B50\n\n#define mmTPC7_CFG_QM_TENSOR_4_DIM_1_BASE_OFFSET                     0xFC6B54\n\n#define mmTPC7_CFG_QM_TENSOR_4_DIM_2_SIZE                            0xFC6B58\n\n#define mmTPC7_CFG_QM_TENSOR_4_DIM_2_STRIDE                          0xFC6B5C\n\n#define mmTPC7_CFG_QM_TENSOR_4_DIM_2_BASE_OFFSET                     0xFC6B60\n\n#define mmTPC7_CFG_QM_TENSOR_4_DIM_3_SIZE                            0xFC6B64\n\n#define mmTPC7_CFG_QM_TENSOR_4_DIM_3_STRIDE                          0xFC6B68\n\n#define mmTPC7_CFG_QM_TENSOR_4_DIM_3_BASE_OFFSET                     0xFC6B6C\n\n#define mmTPC7_CFG_QM_TENSOR_4_DIM_4_SIZE                            0xFC6B70\n\n#define mmTPC7_CFG_QM_TENSOR_4_DIM_4_STRIDE                          0xFC6B74\n\n#define mmTPC7_CFG_QM_TENSOR_4_DIM_4_BASE_OFFSET                     0xFC6B78\n\n#define mmTPC7_CFG_QM_TENSOR_5_BASE_ADDR_LOW                         0xFC6B7C\n\n#define mmTPC7_CFG_QM_TENSOR_5_BASE_ADDR_HIGH                        0xFC6B80\n\n#define mmTPC7_CFG_QM_TENSOR_5_PADDING_VALUE                         0xFC6B84\n\n#define mmTPC7_CFG_QM_TENSOR_5_TENSOR_CONFIG                         0xFC6B88\n\n#define mmTPC7_CFG_QM_TENSOR_5_DIM_0_SIZE                            0xFC6B8C\n\n#define mmTPC7_CFG_QM_TENSOR_5_DIM_0_STRIDE                          0xFC6B90\n\n#define mmTPC7_CFG_QM_TENSOR_5_DIM_0_BASE_OFFSET                     0xFC6B94\n\n#define mmTPC7_CFG_QM_TENSOR_5_DIM_1_SIZE                            0xFC6B98\n\n#define mmTPC7_CFG_QM_TENSOR_5_DIM_1_STRIDE                          0xFC6B9C\n\n#define mmTPC7_CFG_QM_TENSOR_5_DIM_1_BASE_OFFSET                     0xFC6BA0\n\n#define mmTPC7_CFG_QM_TENSOR_5_DIM_2_SIZE                            0xFC6BA4\n\n#define mmTPC7_CFG_QM_TENSOR_5_DIM_2_STRIDE                          0xFC6BA8\n\n#define mmTPC7_CFG_QM_TENSOR_5_DIM_2_BASE_OFFSET                     0xFC6BAC\n\n#define mmTPC7_CFG_QM_TENSOR_5_DIM_3_SIZE                            0xFC6BB0\n\n#define mmTPC7_CFG_QM_TENSOR_5_DIM_3_STRIDE                          0xFC6BB4\n\n#define mmTPC7_CFG_QM_TENSOR_5_DIM_3_BASE_OFFSET                     0xFC6BB8\n\n#define mmTPC7_CFG_QM_TENSOR_5_DIM_4_SIZE                            0xFC6BBC\n\n#define mmTPC7_CFG_QM_TENSOR_5_DIM_4_STRIDE                          0xFC6BC0\n\n#define mmTPC7_CFG_QM_TENSOR_5_DIM_4_BASE_OFFSET                     0xFC6BC4\n\n#define mmTPC7_CFG_QM_TENSOR_6_BASE_ADDR_LOW                         0xFC6BC8\n\n#define mmTPC7_CFG_QM_TENSOR_6_BASE_ADDR_HIGH                        0xFC6BCC\n\n#define mmTPC7_CFG_QM_TENSOR_6_PADDING_VALUE                         0xFC6BD0\n\n#define mmTPC7_CFG_QM_TENSOR_6_TENSOR_CONFIG                         0xFC6BD4\n\n#define mmTPC7_CFG_QM_TENSOR_6_DIM_0_SIZE                            0xFC6BD8\n\n#define mmTPC7_CFG_QM_TENSOR_6_DIM_0_STRIDE                          0xFC6BDC\n\n#define mmTPC7_CFG_QM_TENSOR_6_DIM_0_BASE_OFFSET                     0xFC6BE0\n\n#define mmTPC7_CFG_QM_TENSOR_6_DIM_1_SIZE                            0xFC6BE4\n\n#define mmTPC7_CFG_QM_TENSOR_6_DIM_1_STRIDE                          0xFC6BE8\n\n#define mmTPC7_CFG_QM_TENSOR_6_DIM_1_BASE_OFFSET                     0xFC6BEC\n\n#define mmTPC7_CFG_QM_TENSOR_6_DIM_2_SIZE                            0xFC6BF0\n\n#define mmTPC7_CFG_QM_TENSOR_6_DIM_2_STRIDE                          0xFC6BF4\n\n#define mmTPC7_CFG_QM_TENSOR_6_DIM_2_BASE_OFFSET                     0xFC6BF8\n\n#define mmTPC7_CFG_QM_TENSOR_6_DIM_3_SIZE                            0xFC6BFC\n\n#define mmTPC7_CFG_QM_TENSOR_6_DIM_3_STRIDE                          0xFC6C00\n\n#define mmTPC7_CFG_QM_TENSOR_6_DIM_3_BASE_OFFSET                     0xFC6C04\n\n#define mmTPC7_CFG_QM_TENSOR_6_DIM_4_SIZE                            0xFC6C08\n\n#define mmTPC7_CFG_QM_TENSOR_6_DIM_4_STRIDE                          0xFC6C0C\n\n#define mmTPC7_CFG_QM_TENSOR_6_DIM_4_BASE_OFFSET                     0xFC6C10\n\n#define mmTPC7_CFG_QM_TENSOR_7_BASE_ADDR_LOW                         0xFC6C14\n\n#define mmTPC7_CFG_QM_TENSOR_7_BASE_ADDR_HIGH                        0xFC6C18\n\n#define mmTPC7_CFG_QM_TENSOR_7_PADDING_VALUE                         0xFC6C1C\n\n#define mmTPC7_CFG_QM_TENSOR_7_TENSOR_CONFIG                         0xFC6C20\n\n#define mmTPC7_CFG_QM_TENSOR_7_DIM_0_SIZE                            0xFC6C24\n\n#define mmTPC7_CFG_QM_TENSOR_7_DIM_0_STRIDE                          0xFC6C28\n\n#define mmTPC7_CFG_QM_TENSOR_7_DIM_0_BASE_OFFSET                     0xFC6C2C\n\n#define mmTPC7_CFG_QM_TENSOR_7_DIM_1_SIZE                            0xFC6C30\n\n#define mmTPC7_CFG_QM_TENSOR_7_DIM_1_STRIDE                          0xFC6C34\n\n#define mmTPC7_CFG_QM_TENSOR_7_DIM_1_BASE_OFFSET                     0xFC6C38\n\n#define mmTPC7_CFG_QM_TENSOR_7_DIM_2_SIZE                            0xFC6C3C\n\n#define mmTPC7_CFG_QM_TENSOR_7_DIM_2_STRIDE                          0xFC6C40\n\n#define mmTPC7_CFG_QM_TENSOR_7_DIM_2_BASE_OFFSET                     0xFC6C44\n\n#define mmTPC7_CFG_QM_TENSOR_7_DIM_3_SIZE                            0xFC6C48\n\n#define mmTPC7_CFG_QM_TENSOR_7_DIM_3_STRIDE                          0xFC6C4C\n\n#define mmTPC7_CFG_QM_TENSOR_7_DIM_3_BASE_OFFSET                     0xFC6C50\n\n#define mmTPC7_CFG_QM_TENSOR_7_DIM_4_SIZE                            0xFC6C54\n\n#define mmTPC7_CFG_QM_TENSOR_7_DIM_4_STRIDE                          0xFC6C58\n\n#define mmTPC7_CFG_QM_TENSOR_7_DIM_4_BASE_OFFSET                     0xFC6C5C\n\n#define mmTPC7_CFG_QM_KERNEL_BASE_ADDRESS_LOW                        0xFC6C60\n\n#define mmTPC7_CFG_QM_KERNEL_BASE_ADDRESS_HIGH                       0xFC6C64\n\n#define mmTPC7_CFG_QM_TID_BASE_DIM_0                                 0xFC6C68\n\n#define mmTPC7_CFG_QM_TID_SIZE_DIM_0                                 0xFC6C6C\n\n#define mmTPC7_CFG_QM_TID_BASE_DIM_1                                 0xFC6C70\n\n#define mmTPC7_CFG_QM_TID_SIZE_DIM_1                                 0xFC6C74\n\n#define mmTPC7_CFG_QM_TID_BASE_DIM_2                                 0xFC6C78\n\n#define mmTPC7_CFG_QM_TID_SIZE_DIM_2                                 0xFC6C7C\n\n#define mmTPC7_CFG_QM_TID_BASE_DIM_3                                 0xFC6C80\n\n#define mmTPC7_CFG_QM_TID_SIZE_DIM_3                                 0xFC6C84\n\n#define mmTPC7_CFG_QM_TID_BASE_DIM_4                                 0xFC6C88\n\n#define mmTPC7_CFG_QM_TID_SIZE_DIM_4                                 0xFC6C8C\n\n#define mmTPC7_CFG_QM_SRF_0                                          0xFC6C90\n\n#define mmTPC7_CFG_QM_SRF_1                                          0xFC6C94\n\n#define mmTPC7_CFG_QM_SRF_2                                          0xFC6C98\n\n#define mmTPC7_CFG_QM_SRF_3                                          0xFC6C9C\n\n#define mmTPC7_CFG_QM_SRF_4                                          0xFC6CA0\n\n#define mmTPC7_CFG_QM_SRF_5                                          0xFC6CA4\n\n#define mmTPC7_CFG_QM_SRF_6                                          0xFC6CA8\n\n#define mmTPC7_CFG_QM_SRF_7                                          0xFC6CAC\n\n#define mmTPC7_CFG_QM_SRF_8                                          0xFC6CB0\n\n#define mmTPC7_CFG_QM_SRF_9                                          0xFC6CB4\n\n#define mmTPC7_CFG_QM_SRF_10                                         0xFC6CB8\n\n#define mmTPC7_CFG_QM_SRF_11                                         0xFC6CBC\n\n#define mmTPC7_CFG_QM_SRF_12                                         0xFC6CC0\n\n#define mmTPC7_CFG_QM_SRF_13                                         0xFC6CC4\n\n#define mmTPC7_CFG_QM_SRF_14                                         0xFC6CC8\n\n#define mmTPC7_CFG_QM_SRF_15                                         0xFC6CCC\n\n#define mmTPC7_CFG_QM_SRF_16                                         0xFC6CD0\n\n#define mmTPC7_CFG_QM_SRF_17                                         0xFC6CD4\n\n#define mmTPC7_CFG_QM_SRF_18                                         0xFC6CD8\n\n#define mmTPC7_CFG_QM_SRF_19                                         0xFC6CDC\n\n#define mmTPC7_CFG_QM_SRF_20                                         0xFC6CE0\n\n#define mmTPC7_CFG_QM_SRF_21                                         0xFC6CE4\n\n#define mmTPC7_CFG_QM_SRF_22                                         0xFC6CE8\n\n#define mmTPC7_CFG_QM_SRF_23                                         0xFC6CEC\n\n#define mmTPC7_CFG_QM_SRF_24                                         0xFC6CF0\n\n#define mmTPC7_CFG_QM_SRF_25                                         0xFC6CF4\n\n#define mmTPC7_CFG_QM_SRF_26                                         0xFC6CF8\n\n#define mmTPC7_CFG_QM_SRF_27                                         0xFC6CFC\n\n#define mmTPC7_CFG_QM_SRF_28                                         0xFC6D00\n\n#define mmTPC7_CFG_QM_SRF_29                                         0xFC6D04\n\n#define mmTPC7_CFG_QM_SRF_30                                         0xFC6D08\n\n#define mmTPC7_CFG_QM_SRF_31                                         0xFC6D0C\n\n#define mmTPC7_CFG_QM_KERNEL_CONFIG                                  0xFC6D10\n\n#define mmTPC7_CFG_QM_SYNC_OBJECT_MESSAGE                            0xFC6D14\n\n#define mmTPC7_CFG_ARUSER                                            0xFC6D18\n\n#define mmTPC7_CFG_AWUSER                                            0xFC6D1C\n\n#define mmTPC7_CFG_FUNC_MBIST_CNTRL                                  0xFC6E00\n\n#define mmTPC7_CFG_FUNC_MBIST_PAT                                    0xFC6E04\n\n#define mmTPC7_CFG_FUNC_MBIST_MEM_0                                  0xFC6E08\n\n#define mmTPC7_CFG_FUNC_MBIST_MEM_1                                  0xFC6E0C\n\n#define mmTPC7_CFG_FUNC_MBIST_MEM_2                                  0xFC6E10\n\n#define mmTPC7_CFG_FUNC_MBIST_MEM_3                                  0xFC6E14\n\n#define mmTPC7_CFG_FUNC_MBIST_MEM_4                                  0xFC6E18\n\n#define mmTPC7_CFG_FUNC_MBIST_MEM_5                                  0xFC6E1C\n\n#define mmTPC7_CFG_FUNC_MBIST_MEM_6                                  0xFC6E20\n\n#define mmTPC7_CFG_FUNC_MBIST_MEM_7                                  0xFC6E24\n\n#define mmTPC7_CFG_FUNC_MBIST_MEM_8                                  0xFC6E28\n\n#define mmTPC7_CFG_FUNC_MBIST_MEM_9                                  0xFC6E2C\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}