Record=SubProject|ProjectPath=Buzzer\Buzzer.PrjEmb
Record=SubProject|ProjectPath=Keypad\Keypad.PrjEmb
Record=SheetSymbol|SourceDocument=FPGA_52_C_165B_ASM_Buzzer.SchDoc|Designator=S1|SchDesignator=S1|FileName=Buzzer.SchDoc
Record=SheetSymbol|SourceDocument=FPGA_52_C_165B_ASM_Buzzer.SchDoc|Designator=S2|SchDesignator=S2|FileName=Keypad.SchDoc
Record=TopLevelDocument|FileName=FPGA_52_C_165B_ASM_Buzzer.SchDoc
Record=NEXUS_CORE|ComponentDesignator=P1|BaseComponentDesignator=P1|DocumentName=Buzzer.SchDoc|LibraryReference=TSK52A_D|SubProjectPath=Buzzer\Buzzer.PrjEmb|NEXUS_JTAG_INDEX=0|ComponentUniqueID=HARFNFIW|Description=TSK52A OCD Microprocessor|ChildCore1=M1|ChildModel1=TSK52A_D_DRAM8X256|Comment=TSK52A_D|Component Kind=Standard|Core Revision=1.00.00|Library Name=TSK52.SCHLIB|Library Reference=TSK52A_D|NEXUS_CORE=Processor_OCDS|NEXUS_JTAG_DEVICE=True|NEXUS_JTAG_ORDER=0|Published=1/12/2003|Publisher=Altium Hobart Technology Centre
Record=NEXUS_CORE|ComponentDesignator=P2|BaseComponentDesignator=P2|DocumentName=Keypad.SchDoc|LibraryReference=TSK165B_D|SubProjectPath=Keypad\Keypad.PrjEmb|NEXUS_JTAG_INDEX=1|ComponentUniqueID=KGSITHBT|Description=TSK165B OCD Microprocessor|ChildCore1=M2|ChildModel1=TSK165B_D_RAM128x8|Comment=TSK165B_D|Component Kind=Standard|Core Revision=1.00.00|Library Name=FPGA Processors.IntLib|Library Reference=TSK165B_D|NEXUS_CORE=Processor_OCDS|NEXUS_JTAG_DEVICE=True|NEXUS_JTAG_ORDER=0|Published=1/12/2003|Publisher=Altium Hobart Technology Centre
Record=NEXUS_CORE|ComponentDesignator=C1|BaseComponentDesignator=C1|DocumentName=FPGA_52_C_165B_ASM_Buzzer.SchDoc|LibraryReference=CLKMAN_1|SubProjectPath= |NEXUS_JTAG_INDEX=0|ComponentUniqueID=HGYSLWAI|Description=Single Output Clock Manager|Clock_Count=1|Clock_InputFrequency=25000|ClockA_Operation=>> 90|Comment=CLKMAN_1|Component Kind=Standard|Library Name=FPGA_CLKMAN_Test.SCHLIB|Library Reference=CLKMAN_1|Nexus_Core=ClockManager|Published=23/04/2004|Publisher=Altium Hobart Technology Center
Record=NEXUS_CORE|ComponentDesignator=M1|BaseComponentDesignator=M1|DocumentName=Buzzer.SchDoc|LibraryReference=RAMD_8x1K|SubProjectPath= |NEXUS_JTAG_INDEX=1|ComponentUniqueID=CULYVSKT|Description=Dual Port Random Access Memory|Comment=RAMD_8x1K|Component Kind=Standard|Library Name=FPGA Memories.IntLib|Library Reference=RAMD_8x1K|Memory_ClockEdge=Rising|Memory_DepthA=1024|Memory_DepthB=1024|Memory_Type=RAM_DualPortBlock|Memory_WidthA=8|Memory_WidthB=8|Nexus_Core=Memory_Program|Published=13/01/2004|Publisher=Altium Hobart Technology Center
Record=NEXUS_CORE|ComponentDesignator=M2|BaseComponentDesignator=M2|DocumentName=Keypad.SchDoc|LibraryReference=RAMS_12x512|SubProjectPath= |NEXUS_JTAG_INDEX=2|ComponentUniqueID=WDDSWBCS|Description=Single Port Random Access Memory|Comment=RAMS_12x512|Component Kind=Standard|Library Name=FPGA Memories.IntLib|Library Reference=RAMS_12x512|Memory_ClockEdge=Rising|Memory_Depth=512|Memory_Type=RAM_SinglePortBlock|Memory_Width=12|Nexus_Core=Memory_Program|Published=13/01/2004|Publisher=Altium Hobart Technology Center
Record=NEXUS_CORE_COMPONENT|BaseComponentDesignator=C1|DocumentName=FPGA_52_C_165B_ASM_Buzzer.SchDoc|LibraryReference=CLKMAN_1|SubProjectPath= |Configuration= |Description=Single Output Clock Manager|SubPartUniqueId1=HGYSLWAI|SubPartDocPath1=FPGA_52_C_165B_ASM_Buzzer.SchDoc|Clock_Count=1|Clock_InputFrequency=25000|ClockA_Operation=>> 90|Comment=CLKMAN_1|Component Kind=Standard|Library Name=FPGA_CLKMAN_Test.SCHLIB|Library Reference=CLKMAN_1|Nexus_Core=ClockManager|Published=23/04/2004|Publisher=Altium Hobart Technology Center
Record=NEXUS_CORE_COMPONENT|BaseComponentDesignator=M1|DocumentName=Buzzer.SchDoc|LibraryReference=RAMD_8x1K|SubProjectPath= |Configuration= |Description=Dual Port Random Access Memory|SubPartUniqueId1=CULYVSKT|SubPartDocPath1=Buzzer.SchDoc|Comment=RAMD_8x1K|Component Kind=Standard|Library Name=FPGA Memories.IntLib|Library Reference=RAMD_8x1K|Memory_ClockEdge=Rising|Memory_DepthA=1024|Memory_DepthB=1024|Memory_Type=RAM_DualPortBlock|Memory_WidthA=8|Memory_WidthB=8|Nexus_Core=Memory_Program|Published=13/01/2004|Publisher=Altium Hobart Technology Center
Record=NEXUS_CORE_COMPONENT|BaseComponentDesignator=M2|DocumentName=Keypad.SchDoc|LibraryReference=RAMS_12x512|SubProjectPath= |Configuration= |Description=Single Port Random Access Memory|SubPartUniqueId1=WDDSWBCS|SubPartDocPath1=Keypad.SchDoc|Comment=RAMS_12x512|Component Kind=Standard|Library Name=FPGA Memories.IntLib|Library Reference=RAMS_12x512|Memory_ClockEdge=Rising|Memory_Depth=512|Memory_Type=RAM_SinglePortBlock|Memory_Width=12|Nexus_Core=Memory_Program|Published=13/01/2004|Publisher=Altium Hobart Technology Center
Record=NEXUS_CORE_COMPONENT|BaseComponentDesignator=P1|DocumentName=Buzzer.SchDoc|LibraryReference=TSK52A_D|SubProjectPath=Buzzer\Buzzer.PrjEmb|Configuration= |Description=TSK52A OCD Microprocessor|SubPartUniqueId1=HARFNFIW|SubPartDocPath1=Buzzer.SchDoc|ChildCore1=M1|ChildModel1=TSK52A_D_DRAM8X256|Comment=TSK52A_D|Component Kind=Standard|Core Revision=1.00.00|Library Name=TSK52.SCHLIB|Library Reference=TSK52A_D|NEXUS_CORE=Processor_OCDS|NEXUS_JTAG_DEVICE=True|NEXUS_JTAG_ORDER=0|Published=1/12/2003|Publisher=Altium Hobart Technology Centre
Record=NEXUS_CORE_COMPONENT|BaseComponentDesignator=P2|DocumentName=Keypad.SchDoc|LibraryReference=TSK165B_D|SubProjectPath=Keypad\Keypad.PrjEmb|Configuration= |Description=TSK165B OCD Microprocessor|SubPartUniqueId1=KGSITHBT|SubPartDocPath1=Keypad.SchDoc|ChildCore1=M2|ChildModel1=TSK165B_D_RAM128x8|Comment=TSK165B_D|Component Kind=Standard|Core Revision=1.00.00|Library Name=FPGA Processors.IntLib|Library Reference=TSK165B_D|NEXUS_CORE=Processor_OCDS|NEXUS_JTAG_DEVICE=True|NEXUS_JTAG_ORDER=0|Published=1/12/2003|Publisher=Altium Hobart Technology Centre
Record=Configuration|Name=Cyclone12_NB1|DeviceName=EP1C12Q240C6
Record=Configuration|Name=Spartan300_NB1|DeviceName=XC2S300E-6PQ208C
