$date
	Sun Dec  7 21:09:41 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_calc_core $end
$var wire 16 ! result [15:0] $end
$var wire 1 " error $end
$var wire 1 # done $end
$var wire 1 $ busy $end
$var reg 8 % A [7:0] $end
$var reg 8 & B [7:0] $end
$var reg 1 ' clk $end
$var reg 2 ( op [1:0] $end
$var reg 1 ) reset $end
$var reg 1 * start $end
$scope module dut $end
$var wire 8 + A [7:0] $end
$var wire 8 , B [7:0] $end
$var wire 1 ' clk $end
$var wire 2 - op [1:0] $end
$var wire 1 ) reset $end
$var wire 1 * start $end
$var wire 10 . sqrt_result [9:0] $end
$var wire 1 / sqrt_done $end
$var wire 16 0 mult_result [15:0] $end
$var wire 1 1 mult_done $end
$var wire 1 2 mult_busy $end
$var wire 1 3 div_zero $end
$var wire 1 4 div_done $end
$var wire 1 5 div_busy $end
$var wire 8 6 div_R [7:0] $end
$var wire 8 7 div_Q [7:0] $end
$var wire 1 8 bcd_valid $end
$var wire 4 9 bcd_tens [3:0] $end
$var wire 4 : bcd_ones [3:0] $end
$var wire 4 ; bcd_hundreds [3:0] $end
$var wire 1 < bcd_done $end
$var reg 1 = bcd_start $end
$var reg 1 $ busy $end
$var reg 1 > div_start $end
$var reg 1 # done $end
$var reg 1 " error $end
$var reg 1 ? mult_start $end
$var reg 16 @ result [15:0] $end
$var reg 1 A sqrt_start $end
$scope module bcd $end
$var wire 8 B A [7:0] $end
$var wire 1 ' clk $end
$var wire 1 ) reset $end
$var wire 1 = start $end
$var parameter 3 C ADD3 $end
$var parameter 3 D CHECK $end
$var parameter 3 E DONE $end
$var parameter 3 F INIT $end
$var parameter 3 G SHIFT $end
$var parameter 3 H START $end
$var parameter 32 I WIDTH $end
$var reg 4 J X [3:0] $end
$var reg 4 K X_prime [3:0] $end
$var reg 4 L X_prime_prime [3:0] $end
$var reg 4 M X_prime_prime_reg [3:0] $end
$var reg 4 N X_prime_reg [3:0] $end
$var reg 4 O X_reg [3:0] $end
$var reg 1 P add3_hundreds $end
$var reg 1 Q add3_ones $end
$var reg 1 R add3_tens $end
$var reg 8 S binary [7:0] $end
$var reg 1 < done $end
$var reg 5 T n [4:0] $end
$var reg 3 U next_state [2:0] $end
$var reg 3 V state [2:0] $end
$var reg 1 8 valid $end
$upscope $end
$scope module div $end
$var wire 8 W A [7:0] $end
$var wire 8 X B [7:0] $end
$var wire 1 ' clk $end
$var wire 1 ) reset $end
$var wire 1 > start $end
$var wire 1 Y subtract $end
$var wire 1 Z load $end
$var wire 1 [ inc_Q $end
$var wire 1 4 done $end
$var wire 1 3 div_zero $end
$var wire 1 5 busy $end
$var wire 1 \ R_gte_B $end
$var wire 8 ] R [7:0] $end
$var wire 8 ^ Q [7:0] $end
$scope module datapath $end
$var wire 8 _ A_in [7:0] $end
$var wire 8 ` B_in [7:0] $end
$var wire 1 ' clk $end
$var wire 1 ) reset $end
$var wire 1 Y subtract $end
$var wire 1 Z load $end
$var wire 1 [ inc_Q $end
$var wire 1 3 div_zero $end
$var wire 1 \ R_gte_B $end
$var reg 8 a B_reg [7:0] $end
$var reg 8 b Q [7:0] $end
$var reg 8 c R [7:0] $end
$upscope $end
$scope module fsm $end
$var wire 1 \ R_gte_B $end
$var wire 1 ' clk $end
$var wire 1 3 div_zero $end
$var wire 1 ) reset $end
$var wire 1 > start $end
$var parameter 3 d CHECK $end
$var parameter 3 e CHECK_ZERO $end
$var parameter 3 f DONE_ST $end
$var parameter 3 g IDLE $end
$var parameter 3 h LOAD $end
$var parameter 3 i SUBTRACT $end
$var reg 1 5 busy $end
$var reg 1 4 done $end
$var reg 1 [ inc_Q $end
$var reg 1 Z load $end
$var reg 3 j next_state [2:0] $end
$var reg 3 k state [2:0] $end
$var reg 1 Y subtract $end
$upscope $end
$upscope $end
$scope module mult $end
$var wire 8 l A [7:0] $end
$var wire 8 m B [7:0] $end
$var wire 1 ' clk $end
$var wire 1 ) reset $end
$var wire 1 ? start $end
$var wire 1 n shift $end
$var wire 1 o load $end
$var wire 1 1 done $end
$var wire 1 p dec_count $end
$var wire 1 q count_zero $end
$var wire 1 r clear_P $end
$var wire 1 2 busy $end
$var wire 1 s add $end
$var wire 16 t P [15:0] $end
$var wire 1 u B_bit0 $end
$scope module datapath $end
$var wire 8 v A_in [7:0] $end
$var wire 8 w B_in [7:0] $end
$var wire 8 x B_reg_out [7:0] $end
$var wire 1 ' clk $end
$var wire 1 ) reset $end
$var wire 1 n shift $end
$var wire 1 o load $end
$var wire 1 p dec_count $end
$var wire 1 q count_zero $end
$var wire 1 r clear_P $end
$var wire 1 s add $end
$var wire 1 u B_bit0 $end
$var wire 8 y A_reg_out [7:0] $end
$var reg 16 z A_reg [15:0] $end
$var reg 8 { B_reg [7:0] $end
$var reg 16 | P [15:0] $end
$var reg 4 } count [3:0] $end
$upscope $end
$scope module fsm $end
$var wire 1 u B_bit0 $end
$var wire 1 ' clk $end
$var wire 1 q count_zero $end
$var wire 1 ) reset $end
$var wire 1 ? start $end
$var parameter 3 ~ ADD $end
$var parameter 3 !" CHECK $end
$var parameter 3 "" DONE_ST $end
$var parameter 3 #" IDLE $end
$var parameter 3 $" LOAD $end
$var parameter 3 %" SHIFT $end
$var reg 1 s add $end
$var reg 1 2 busy $end
$var reg 1 r clear_P $end
$var reg 1 p dec_count $end
$var reg 1 1 done $end
$var reg 1 o load $end
$var reg 3 &" next_state [2:0] $end
$var reg 1 n shift $end
$var reg 3 '" state [2:0] $end
$upscope $end
$upscope $end
$scope module sqrt $end
$var wire 8 (" A [7:0] $end
$var wire 10 )" Result [9:0] $end
$var wire 1 A Start $end
$var wire 1 ' clk $end
$var wire 4 *" n [3:0] $end
$var wire 1 ) reset $end
$var wire 1 +" Update_X $end
$var wire 1 ," Sub_X $end
$var wire 1 -" Sub1 $end
$var wire 1 ." Shift_A $end
$var wire 1 /" Set_X1 $end
$var wire 1 0" Set_X0 $end
$var wire 1 1" Rsl_X $end
$var wire 1 2" Init $end
$var wire 1 / Done $end
$var wire 1 3" Compare $end
$var reg 10 4" A_pp [9:0] $end
$var reg 8 5" A_reg [7:0] $end
$var reg 1 6" X $end
$var reg 10 7" X_pp [9:0] $end
$var reg 4 8" n_reg [3:0] $end
$scope module fsm $end
$var wire 1 1" Rsl_X $end
$var wire 1 A Start $end
$var wire 1 ' clk $end
$var wire 4 9" n [3:0] $end
$var wire 1 ) reset $end
$var parameter 3 :" S_Compare $end
$var parameter 3 ;" S_End $end
$var parameter 3 <" S_Idle $end
$var parameter 3 =" S_Init $end
$var parameter 3 >" S_Shift $end
$var parameter 3 ?" S_Sub $end
$var parameter 3 @" S_Sub1 $end
$var parameter 3 A" S_Update $end
$var reg 1 3" Compare $end
$var reg 1 / Done $end
$var reg 1 2" Init $end
$var reg 1 0" Set_X0 $end
$var reg 1 /" Set_X1 $end
$var reg 1 ." Shift_A $end
$var reg 1 -" Sub1 $end
$var reg 1 ," Sub_X $end
$var reg 1 +" Update_X $end
$var reg 3 B" estado [2:0] $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b110 A"
b10 @"
b101 ?"
b11 >"
b1 ="
b0 <"
b111 ;"
b100 :"
b100 %"
b1 $"
b0 #"
b101 ""
b10 !"
b11 ~
b100 i
b1 h
b0 g
b101 f
b10 e
b11 d
b1000 I
b0 H
b100 G
b1 F
b101 E
b10 D
b11 C
$end
#0
$dumpvars
b0 B"
b0 9"
b0 8"
b0 7"
06"
b0 5"
b0 4"
03"
02"
01"
00"
0/"
0."
0-"
0,"
0+"
b0 *"
b0 )"
b0 ("
b0 '"
b0 &"
b0 }
b0 |
b0 {
b0 z
b0 y
b0 x
b0 w
b0 v
0u
b0 t
0s
0r
1q
0p
0o
0n
b0 m
b0 l
b0 k
b0 j
b0 c
b0 b
b0 a
b0 `
b0 _
b0 ^
b0 ]
1\
0[
0Z
0Y
b0 X
b0 W
b0 V
b0 U
b0 T
b0 S
0R
0Q
0P
b0 O
b0 N
b0 M
b0 L
b0 K
b0 J
b0 B
0A
b0 @
0?
0>
0=
0<
b0 ;
b0 :
b0 9
08
b0 7
b0 6
05
04
13
02
01
b0 0
0/
b0 .
b0 -
b0 ,
b0 +
0*
1)
b0 (
0'
b0 &
b0 %
0$
0#
0"
b0 !
$end
#10000
1'
#20000
0'
#30000
1'
#40000
0'
#50000
b1 &"
1?
1'
1*
b1000 &
b1000 ,
b1000 X
b1000 `
b1000 m
b1000 w
b1100 %
b1100 +
b1100 B
b1100 W
b1100 _
b1100 l
b1100 v
b1100 ("
0)
#60000
0'
#70000
12
1r
1o
b1 '"
b10 &"
0?
1'
0*
#80000
0'
#90000
12
0r
0o
b100 &"
b1100 y
1$
b10 '"
0q
b1000 }
b1000 x
b1000 {
b1100 z
1'
#100000
0'
#110000
1p
1n
12
b10 &"
b100 '"
1'
#120000
0'
#130000
12
0p
0n
b100 &"
b11000 y
b10 '"
b111 }
b100 x
b100 {
b11000 z
1'
#140000
0'
#150000
1p
1n
12
b10 &"
b100 '"
1'
#160000
0'
#170000
12
0p
0n
b100 &"
b110000 y
b10 '"
b110 }
b10 x
b10 {
b110000 z
1'
#180000
0'
#190000
1p
1n
12
b10 &"
b100 '"
1'
#200000
0'
#210000
12
0p
0n
b11 &"
1u
b1100000 y
b10 '"
b101 }
b1 x
b1 {
b1100000 z
1'
#220000
0'
#230000
1s
12
b100 &"
b11 '"
1'
#240000
0'
#250000
1p
1n
12
0s
b10 &"
b100 '"
b1100000 0
b1100000 t
b1100000 |
1'
#260000
0'
#270000
0u
b11000000 y
12
0p
0n
b100 &"
b100 }
b0 x
b0 {
b11000000 z
b10 '"
b1100000 !
b1100000 @
1'
#280000
0'
#290000
1p
1n
12
b10 &"
b100 '"
1'
#300000
0'
#310000
b10000000 y
12
0p
0n
b100 &"
b11 }
b110000000 z
b10 '"
1'
#320000
0'
#330000
1p
1n
12
b10 &"
b100 '"
1'
#340000
0'
#350000
b0 y
12
0p
0n
b100 &"
b10 }
b1100000000 z
b10 '"
1'
#360000
0'
#370000
1p
1n
12
b10 &"
b100 '"
1'
#380000
0'
#390000
12
0p
0n
b100 &"
b1 }
b11000000000 z
b10 '"
1'
#400000
0'
#410000
1p
1n
12
b10 &"
b100 '"
1'
#420000
0'
#430000
12
0p
0n
b100 &"
1q
b0 }
b110000000000 z
b10 '"
1'
#440000
0'
#450000
1p
1n
12
b101 &"
b100 '"
1'
#460000
0'
#470000
11
02
0p
0n
b0 &"
0q
b1111 }
b1100000000000 z
b101 '"
1'
#480000
0'
#490000
01
1#
0$
b0 '"
1'
#500000
0'
#510000
0#
1'
#520000
0'
#530000
1'
#540000
0'
#550000
1'
#560000
0'
#570000
1'
#580000
0'
#590000
1'
#600000
0'
#610000
1"
b0 !
b0 @
b1 j
1>
1'
1*
b101 &
b101 ,
b101 X
b101 `
b101 m
b101 w
b10001 %
b10001 +
b10001 B
b10001 W
b10001 _
b10001 l
b10001 v
b10001 ("
b1 (
b1 -
#620000
0'
#630000
15
1Z
b1 k
b10 j
0>
1'
0*
#640000
0'
#650000
15
0Z
b11 j
1$
b10 k
03
b101 a
b10001 6
b10001 ]
b10001 c
1'
#660000
0'
#670000
15
b100 j
b11 k
0"
b10001 !
b10001 @
1'
#680000
0'
#690000
1[
1Y
15
b11 j
b100 k
1'
#700000
0'
#710000
15
0[
0Y
b100 j
b1 7
b1 ^
b1 b
b1100 6
b1100 ]
b1100 c
b11 k
1'
#720000
0'
#730000
1[
1Y
15
b11 j
b100001100 !
b100001100 @
b100 k
1'
#740000
0'
#750000
15
0[
0Y
b100 j
b10 7
b10 ^
b10 b
b111 6
b111 ]
b111 c
b11 k
1'
#760000
0'
#770000
1[
1Y
15
b11 j
b1000000111 !
b1000000111 @
b100 k
1'
#780000
0'
#790000
15
0[
0Y
b101 j
b11 7
b11 ^
b11 b
0\
b10 6
b10 ]
b10 c
b11 k
1'
#800000
0'
#810000
14
05
b0 j
b1100000010 !
b1100000010 @
b101 k
1'
#820000
0'
#830000
04
b0 k
1#
0$
1'
#840000
0'
#850000
0#
1'
#860000
0'
#870000
1'
#880000
0'
#890000
1'
#900000
0'
#910000
1'
#920000
0'
#930000
1'
#940000
0'
#950000
12"
b1 B"
1$
b0 !
b0 @
1A
1'
1*
b0 &
b0 ,
b0 X
b0 `
b0 m
b0 w
b10010000 %
b10010000 +
b10010000 B
b10010000 W
b10010000 _
b10010000 l
b10010000 v
b10010000 ("
b10 (
b10 -
#960000
0'
#970000
1-"
02"
b11 *"
b11 9"
b11 8"
b1000000 5"
01"
b10 4"
b1 .
b1 )"
b1 7"
b10 B"
0A
1'
0*
#980000
0'
#990000
1."
0-"
b11 B"
b1 4"
b1 !
b1 @
1'
#1000000
0'
#1010000
13"
0."
b0 5"
11"
b101 4"
b100 B"
1'
#1020000
0'
#1030000
1/"
1,"
03"
b101 B"
1'
#1040000
0'
#1050000
1+"
0/"
0,"
16"
01"
b0 4"
b110 B"
1'
#1060000
0'
#1070000
1."
0+"
b11 B"
b10 *"
b10 9"
b10 8"
b11 .
b11 )"
b11 7"
1'
#1080000
0'
#1090000
13"
0."
b11 !
b11 @
b100 B"
1'
#1100000
0'
#1110000
10"
03"
b101 B"
1'
#1120000
0'
#1130000
1+"
00"
06"
b110 B"
1'
#1140000
0'
#1150000
1."
0+"
b11 B"
b1 *"
b1 9"
b1 8"
b110 .
b110 )"
b110 7"
1'
#1160000
0'
#1170000
13"
0."
b110 !
b110 @
b100 B"
1'
#1180000
0'
#1190000
10"
03"
b101 B"
1'
#1200000
0'
#1210000
1+"
00"
b110 B"
1'
#1220000
0'
#1230000
1/
0+"
b111 B"
b0 *"
b0 9"
b0 8"
b1100 .
b1100 )"
b1100 7"
1'
#1240000
0'
#1250000
0/
1#
0$
b1100 !
b1100 @
b0 B"
1'
#1260000
0'
#1270000
0#
1$
1'
#1280000
0'
#1290000
1'
#1300000
0'
#1310000
1'
#1320000
0'
#1330000
1'
#1340000
0'
#1350000
1'
#1360000
0'
#1370000
1"
b0 !
b0 @
b1 U
1=
1'
1*
b1111011 %
b1111011 +
b1111011 B
b1111011 W
b1111011 _
b1111011 l
b1111011 v
b1111011 ("
b11 (
b11 -
#1380000
0'
#1390000
b1 V
b10 U
0=
1'
0*
#1400000
0'
#1410000
b11 U
b1000 T
b1111011 S
b10 V
1'
#1420000
0'
#1430000
b100 U
b11 V
1'
#1440000
0'
#1450000
b10 U
b100 V
1'
#1460000
0'
#1470000
b11 U
b10 V
b111 T
b11110110 S
1'
#1480000
0'
#1490000
b100 U
b11 V
1'
#1500000
0'
#1510000
b10 U
b100 V
1'
#1520000
0'
#1530000
b11 U
b110 T
b11101100 S
b1 O
b10 V
1'
#1540000
0'
#1550000
b100 U
b11 V
1'
#1560000
0'
#1570000
b10 U
b100 V
1'
#1580000
0'
#1590000
b11 U
b10 V
b101 T
b11011000 S
b11 O
1'
#1600000
0'
#1610000
b100 U
b11 V
1'
#1620000
0'
#1630000
b10 U
b100 V
1'
#1640000
0'
#1650000
b11 U
b100 T
b10110000 S
b111 O
b10 V
1'
#1660000
0'
#1670000
b100 U
b11 V
1Q
1'
#1680000
0'
#1690000
b10 U
b1010 O
b100 V
1'
#1700000
0'
#1710000
b11 U
b10 V
b11 T
b1100000 S
b101 O
b1 N
1'
#1720000
0'
#1730000
b100 U
b11 V
1'
#1740000
0'
#1750000
b10 U
b100 V
b1000 O
1'
#1760000
0'
#1770000
b11 U
b10 T
b11000000 S
b0 O
b11 N
b10 V
1'
#1780000
0'
#1790000
b100 U
b11 V
0Q
1'
#1800000
0'
#1810000
b10 U
b100 V
1'
#1820000
0'
#1830000
b11 U
b10 V
b1 T
b10000000 S
b1 O
b110 N
1'
#1840000
0'
#1850000
b100 U
1R
b11 V
1'
#1860000
0'
#1870000
b101 U
b100 V
b1001 N
1'
#1880000
0'
#1890000
b0 U
b0 T
b0 S
b11 O
b10 N
b1 M
b101 V
1'
#1900000
0'
#1910000
b0 V
18
1<
b1 ;
b1 L
b10 9
b10 K
b11 :
b11 J
1'
#1920000
0'
#1930000
0"
1#
0$
b100100011 !
b100100011 @
08
0<
1'
#1940000
0'
#1950000
1"
0#
1$
1'
#1960000
0'
#1970000
1'
#1980000
0'
#1990000
1'
#2000000
0'
#2010000
1'
#2020000
0'
#2030000
1'
#2040000
0'
#2050000
0"
0$
b1100000010 !
b1100000010 @
b1 j
1>
1'
1*
b1100100 %
b1100100 +
b1100100 B
b1100100 W
b1100100 _
b1100100 l
b1100100 v
b1100100 ("
b1 (
b1 -
#2060000
0'
#2070000
15
1Z
b1 k
b10 j
0>
1'
0*
#2080000
0'
#2090000
15
0Z
b101 j
1$
b10 k
13
b0 a
b0 7
b0 ^
b0 b
1\
b1100100 6
b1100100 ]
b1100100 c
1'
#2100000
0'
#2110000
14
05
b0 j
b101 k
1"
b1100100 !
b1100100 @
1'
#2120000
0'
#2130000
04
1#
0$
b0 k
1'
#2140000
0'
#2150000
0#
1'
#2160000
0'
#2170000
1'
#2180000
0'
#2190000
1'
#2200000
0'
#2210000
1'
#2220000
0'
#2230000
1'
#2240000
0'
#2250000
1'
#2260000
0'
#2270000
1'
#2280000
0'
#2290000
1'
#2300000
0'
#2310000
1'
#2320000
0'
#2330000
1'
#2340000
0'
#2350000
1'
