/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  wire _06_;
  wire _07_;
  wire [4:0] _08_;
  wire [8:0] _09_;
  wire [9:0] _10_;
  reg [9:0] _11_;
  reg [3:0] _12_;
  wire [13:0] _13_;
  reg [8:0] _14_;
  wire celloutsig_0_0z;
  wire [2:0] celloutsig_0_10z;
  wire [2:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire [2:0] celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_26z;
  wire [12:0] celloutsig_0_27z;
  wire [25:0] celloutsig_0_28z;
  wire [4:0] celloutsig_0_29z;
  wire [7:0] celloutsig_0_2z;
  wire [4:0] celloutsig_0_32z;
  wire celloutsig_0_37z;
  wire celloutsig_0_38z;
  wire celloutsig_0_3z;
  wire [2:0] celloutsig_0_41z;
  wire [2:0] celloutsig_0_44z;
  wire celloutsig_0_49z;
  wire [7:0] celloutsig_0_4z;
  wire celloutsig_0_52z;
  wire celloutsig_0_59z;
  wire [2:0] celloutsig_0_5z;
  wire celloutsig_0_60z;
  wire [7:0] celloutsig_0_61z;
  wire [5:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [4:0] celloutsig_1_0z;
  wire celloutsig_1_11z;
  wire celloutsig_1_18z;
  wire [5:0] celloutsig_1_19z;
  wire [53:0] celloutsig_1_1z;
  wire [5:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [4:0] celloutsig_1_7z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_3z = ~(celloutsig_0_1z & in_data[46]);
  assign celloutsig_1_11z = ~(celloutsig_1_0z[1] & celloutsig_1_7z[4]);
  assign celloutsig_0_19z = !(celloutsig_0_8z ? celloutsig_0_16z : celloutsig_0_15z);
  assign celloutsig_0_1z = ~((celloutsig_0_0z | celloutsig_0_0z) & celloutsig_0_0z);
  assign celloutsig_0_13z = ~((celloutsig_0_9z | _01_) & celloutsig_0_9z);
  assign celloutsig_0_0z = in_data[26] | ~(in_data[35]);
  assign celloutsig_0_37z = celloutsig_0_29z[0] | ~(_00_);
  assign celloutsig_0_38z = celloutsig_0_22z[1] | ~(celloutsig_0_22z[2]);
  assign celloutsig_0_49z = celloutsig_0_13z | ~(celloutsig_0_8z);
  assign celloutsig_0_59z = celloutsig_0_49z | ~(celloutsig_0_1z);
  assign celloutsig_1_9z = _02_ | ~(celloutsig_1_7z[3]);
  assign celloutsig_0_14z = celloutsig_0_1z | ~(_04_);
  assign celloutsig_0_15z = celloutsig_0_1z | ~(celloutsig_0_5z[1]);
  assign celloutsig_0_24z = _05_ | ~(celloutsig_0_14z);
  assign celloutsig_0_23z = celloutsig_0_1z | celloutsig_0_12z[0];
  assign celloutsig_1_18z = ~(_06_ ^ _07_);
  reg [9:0] _31_;
  always_ff @(posedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _31_ <= 10'h000;
    else _31_ <= { celloutsig_1_2z[5], celloutsig_1_0z[4:1], celloutsig_1_0z };
  assign { _10_[9:8], _02_, _10_[6], _03_, _10_[4], _07_, _06_, _08_[2:1] } = _31_;
  always_ff @(negedge clkin_data[0], negedge clkin_data[96])
    if (!clkin_data[96]) _11_ <= 10'h000;
    else _11_ <= { _10_[9:8], _02_, _10_[6], _03_, _10_[4], _07_, _06_, _08_[2:1] };
  always_ff @(negedge clkin_data[0], negedge clkin_data[96])
    if (!clkin_data[96]) _12_ <= 4'h0;
    else _12_ <= { in_data[109:108], celloutsig_1_6z, celloutsig_1_11z };
  reg [13:0] _34_;
  always_ff @(negedge celloutsig_1_19z[0], posedge clkin_data[32])
    if (clkin_data[32]) _34_ <= 14'h0000;
    else _34_ <= { celloutsig_0_2z[2:1], celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_0z };
  assign { _13_[13], _04_, _13_[11:7], _01_, _13_[5:1], _05_ } = _34_;
  always_ff @(posedge celloutsig_1_19z[0], negedge clkin_data[32])
    if (!clkin_data[32]) _14_ <= 9'h000;
    else _14_ <= { in_data[40:34], celloutsig_0_20z, celloutsig_0_23z };
  reg [8:0] _36_;
  always_ff @(negedge celloutsig_1_19z[0], negedge clkin_data[32])
    if (!clkin_data[32]) _36_ <= 9'h000;
    else _36_ <= celloutsig_0_28z[16:8];
  assign { _09_[8:1], _00_ } = _36_;
  assign celloutsig_0_4z = { in_data[89:84], celloutsig_0_0z, celloutsig_0_1z } / { 1'h1, in_data[70:67], celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_61z = { celloutsig_0_5z, celloutsig_0_23z, celloutsig_0_3z, celloutsig_0_59z, celloutsig_0_14z, celloutsig_0_38z } / { 1'h1, _13_[11:7], _01_, _13_[5] };
  assign celloutsig_0_12z = celloutsig_0_2z[5:3] / { 1'h1, celloutsig_0_4z[6], celloutsig_0_8z };
  assign celloutsig_0_29z = { celloutsig_0_17z, celloutsig_0_5z, celloutsig_0_21z } / { 1'h1, celloutsig_0_6z[4:2], celloutsig_0_3z };
  assign celloutsig_0_7z = { celloutsig_0_4z[7:3], celloutsig_0_3z, celloutsig_0_3z } < in_data[85:79];
  assign celloutsig_0_9z = celloutsig_0_2z[7:2] < { celloutsig_0_2z[7:6], celloutsig_0_3z, celloutsig_0_5z };
  assign celloutsig_0_18z = { celloutsig_0_1z, celloutsig_0_4z } < { celloutsig_0_4z, celloutsig_0_15z };
  assign celloutsig_1_1z = in_data[153:100] % { 1'h1, in_data[190:138] };
  assign celloutsig_0_10z = { celloutsig_0_9z, celloutsig_0_8z, celloutsig_0_1z } % { 1'h1, celloutsig_0_4z[6], celloutsig_0_7z };
  assign celloutsig_0_2z = { in_data[94:88], celloutsig_0_0z } % { 1'h1, in_data[94:90], celloutsig_0_0z, in_data[0] };
  assign celloutsig_1_0z = in_data[128:124] * in_data[160:156];
  assign celloutsig_1_19z = { _11_[4:1], celloutsig_1_6z, celloutsig_1_11z } * { _12_, celloutsig_1_6z, celloutsig_1_9z };
  assign celloutsig_0_22z = { celloutsig_0_21z, celloutsig_0_13z, celloutsig_0_15z } * { celloutsig_0_5z[1], celloutsig_0_1z, celloutsig_0_14z };
  assign celloutsig_0_32z = celloutsig_0_19z ? { in_data[57:55], celloutsig_0_14z, celloutsig_0_21z } : { celloutsig_0_27z[7:6], celloutsig_0_5z };
  assign celloutsig_0_44z = celloutsig_0_37z ? { celloutsig_0_21z, 1'h1, celloutsig_0_18z } : celloutsig_0_6z[3:1];
  assign celloutsig_1_2z[5] = in_data[114] ? celloutsig_1_0z[3] : celloutsig_1_1z[36];
  assign celloutsig_0_60z = { celloutsig_0_10z[2:1], celloutsig_0_19z, celloutsig_0_52z } != { celloutsig_0_32z[3], celloutsig_0_41z };
  assign celloutsig_0_21z = _13_[10:8] != { celloutsig_0_17z, celloutsig_0_19z, celloutsig_0_13z };
  assign celloutsig_0_52z = ~^ { celloutsig_0_29z[1:0], celloutsig_0_8z, celloutsig_0_44z, celloutsig_0_15z };
  assign celloutsig_0_16z = ~^ { in_data[68], celloutsig_0_10z };
  assign celloutsig_0_17z = ~^ { in_data[51:38], celloutsig_0_16z, celloutsig_0_15z, celloutsig_0_8z, celloutsig_0_16z, celloutsig_0_1z, celloutsig_0_10z, celloutsig_0_16z, celloutsig_0_10z, celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_15z, celloutsig_0_13z };
  assign celloutsig_0_20z = ~^ celloutsig_0_6z;
  assign celloutsig_0_5z = { celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z } << { in_data[30:29], celloutsig_0_3z };
  assign celloutsig_1_7z = celloutsig_1_1z[31:27] << celloutsig_1_0z;
  assign celloutsig_0_41z = { celloutsig_0_27z[5:4], celloutsig_0_17z } <<< in_data[51:49];
  assign celloutsig_0_6z = celloutsig_0_4z[6:1] <<< { in_data[58:54], celloutsig_0_3z };
  assign celloutsig_0_27z = { celloutsig_0_17z, celloutsig_0_7z, celloutsig_0_12z, celloutsig_0_2z } <<< { _13_[8:7], _01_, _13_[5:1], _05_, celloutsig_0_3z, celloutsig_0_17z, celloutsig_0_9z, celloutsig_0_23z };
  assign celloutsig_0_28z = { celloutsig_0_2z[4:0], celloutsig_0_13z, celloutsig_0_16z, celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_7z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_12z, celloutsig_0_0z, celloutsig_0_24z, celloutsig_0_20z, celloutsig_0_21z } <<< { _14_[8:3], celloutsig_0_12z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_20z, celloutsig_0_24z, celloutsig_0_10z, celloutsig_0_18z, celloutsig_0_5z, celloutsig_0_26z, celloutsig_0_16z, celloutsig_0_14z, celloutsig_0_13z, celloutsig_0_0z, celloutsig_0_15z };
  assign celloutsig_1_3z = ~((celloutsig_1_1z[33] & celloutsig_1_0z[4]) | celloutsig_1_0z[2]);
  assign celloutsig_1_5z = ~((celloutsig_1_3z & in_data[116]) | celloutsig_1_0z[1]);
  assign celloutsig_1_6z = ~((celloutsig_1_3z & celloutsig_1_0z[2]) | celloutsig_1_5z);
  assign celloutsig_0_8z = ~((celloutsig_0_0z & celloutsig_0_7z) | celloutsig_0_7z);
  assign celloutsig_0_26z = ~((celloutsig_0_6z[2] & in_data[41]) | celloutsig_0_5z[0]);
  assign { _08_[4:3], _08_[0] } = { _07_, _06_, celloutsig_1_6z };
  assign _09_[0] = _00_;
  assign { _10_[7], _10_[5], _10_[3:0] } = { _02_, _03_, _07_, _06_, _08_[2:1] };
  assign { _13_[12], _13_[6], _13_[0] } = { _04_, _01_, _05_ };
  assign celloutsig_1_2z[4:0] = celloutsig_1_0z;
  assign { out_data[128], out_data[101:96], out_data[32], out_data[7:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_60z, celloutsig_0_61z };
endmodule
