# sv-project-templates
Templates that I use for SystemVerilog projects
