{"design__lint_error__count": 0, "design__lint_timing_construct__count": 0, "design__lint_warning__count": 2, "design__inferred_latch__count": 0, "design__instance__count": 7471, "design__instance__area": 110726, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:nom_tt_025C_5v00": 158, "design__max_cap_violation__count__corner:nom_tt_025C_5v00": 18, "power__internal__total": 0.00947332289069891, "power__switching__total": 0.004327268339693546, "power__leakage__total": 1.8014085299000726e-06, "power__total": 0.013802392408251762, "clock__skew__worst_hold__corner:nom_tt_025C_5v00": -0.6010823120483959, "clock__skew__worst_setup__corner:nom_tt_025C_5v00": 0.6030073278052367, "timing__hold__ws__corner:nom_tt_025C_5v00": 0.5833760306616963, "timing__setup__ws__corner:nom_tt_025C_5v00": 51.12058121509251, "timing__hold__tns__corner:nom_tt_025C_5v00": 0, "timing__setup__tns__corner:nom_tt_025C_5v00": 0, "timing__hold__wns__corner:nom_tt_025C_5v00": 0, "timing__setup__wns__corner:nom_tt_025C_5v00": 0, "timing__hold_vio__count__corner:nom_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:nom_tt_025C_5v00": 0.583376, "timing__hold_r2r_vio__count__corner:nom_tt_025C_5v00": 0, "timing__setup_vio__count__corner:nom_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:nom_tt_025C_5v00": Infinity, "timing__setup_r2r_vio__count__corner:nom_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:nom_ss_125C_4v50": 34, "design__max_fanout_violation__count__corner:nom_ss_125C_4v50": 158, "design__max_cap_violation__count__corner:nom_ss_125C_4v50": 18, "clock__skew__worst_hold__corner:nom_ss_125C_4v50": -0.8731535741577376, "clock__skew__worst_setup__corner:nom_ss_125C_4v50": 0.8793870325280922, "timing__hold__ws__corner:nom_ss_125C_4v50": 1.308609257994633, "timing__setup__ws__corner:nom_ss_125C_4v50": 43.77394570720598, "timing__hold__tns__corner:nom_ss_125C_4v50": 0, "timing__setup__tns__corner:nom_ss_125C_4v50": 0, "timing__hold__wns__corner:nom_ss_125C_4v50": 0, "timing__setup__wns__corner:nom_ss_125C_4v50": 0, "timing__hold_vio__count__corner:nom_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:nom_ss_125C_4v50": 1.308609, "timing__hold_r2r_vio__count__corner:nom_ss_125C_4v50": 0, "timing__setup_vio__count__corner:nom_ss_125C_4v50": 0, "timing__setup_r2r__ws__corner:nom_ss_125C_4v50": 50.712414, "timing__setup_r2r_vio__count__corner:nom_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:nom_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:nom_ff_n40C_5v50": 158, "design__max_cap_violation__count__corner:nom_ff_n40C_5v50": 18, "clock__skew__worst_hold__corner:nom_ff_n40C_5v50": -0.47949889860321726, "clock__skew__worst_setup__corner:nom_ff_n40C_5v50": 0.47949889860321726, "timing__hold__ws__corner:nom_ff_n40C_5v50": 0.2637774517916169, "timing__setup__ws__corner:nom_ff_n40C_5v50": 54.35373904806588, "timing__hold__tns__corner:nom_ff_n40C_5v50": 0, "timing__setup__tns__corner:nom_ff_n40C_5v50": 0, "timing__hold__wns__corner:nom_ff_n40C_5v50": 0, "timing__setup__wns__corner:nom_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:nom_ff_n40C_5v50": 0.263777, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:nom_ff_n40C_5v50": Infinity, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_5v50": 0, "design__max_slew_violation__count": 34, "design__max_fanout_violation__count": 158, "design__max_cap_violation__count": 21, "clock__skew__worst_hold": -0.47366290008691936, "clock__skew__worst_setup": 0.4738476412034418, "timing__hold__ws": 0.2621488655907347, "timing__setup__ws": 43.49542360505191, "timing__hold__tns": 0, "timing__setup__tns": 0, "timing__hold__wns": 0, "timing__setup__wns": 0, "timing__hold_vio__count": 0, "timing__hold_r2r__ws": 0.262149, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 0, "timing__setup_r2r__ws": 50.276386, "timing__setup_r2r_vio__count": 0, "design__die__bbox": "0.0 0.0 548.395 566.315", "design__core__bbox": "6.72 15.68 541.52 548.8", "flow__warnings__count": 1, "flow__errors__count": 0, "design__io": 77, "design__die__area": 310564, "design__core__area": 285113, "design__instance__count__stdcell": 7471, "design__instance__area__stdcell": 110726, "design__instance__count__macros": 0, "design__instance__area__macros": 0, "design__instance__utilization": 0.388358, "design__instance__utilization__stdcell": 0.388358, "floorplan__design__io": 75, "design__io__hpwl": 26972962, "design__power_grid_violation__count__net:VSS": 0, "design__power_grid_violation__count__net:VDD": 0, "design__power_grid_violation__count": 0, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 47678.4, "design__instance__displacement__mean": 6.3815, "design__instance__displacement__max": 283.92, "route__wirelength__estimated": 146301, "design__violations": 0, "design__instance__count__setup_buffer": 0, "design__instance__count__hold_buffer": 3, "antenna__violating__nets": 0, "antenna__violating__pins": 0, "route__antenna_violation__count": 0, "route__net": 3507, "route__net__special": 2, "route__drc_errors__iter:1": 778, "route__wirelength__iter:1": 178207, "route__drc_errors__iter:2": 159, "route__wirelength__iter:2": 176857, "route__drc_errors__iter:3": 123, "route__wirelength__iter:3": 176565, "route__drc_errors__iter:4": 0, "route__wirelength__iter:4": 176468, "route__drc_errors": 0, "route__wirelength": 176468, "route__vias": 26744, "route__vias__singlecut": 26744, "route__vias__multicut": 0, "design__disconnected_pin__count": 0, "design__critical_disconnected_pin__count": 0, "route__wirelength__max": 1056.35, "timing__unannotated_net__count__corner:nom_tt_025C_5v00": 93, "timing__unannotated_net_filtered__count__corner:nom_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:nom_ss_125C_4v50": 93, "timing__unannotated_net_filtered__count__corner:nom_ss_125C_4v50": 0, "timing__unannotated_net__count__corner:nom_ff_n40C_5v50": 93, "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_5v50": 0, "design__max_slew_violation__count__corner:min_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:min_tt_025C_5v00": 158, "design__max_cap_violation__count__corner:min_tt_025C_5v00": 14, "clock__skew__worst_hold__corner:min_tt_025C_5v00": -0.5926981295739108, "clock__skew__worst_setup__corner:min_tt_025C_5v00": 0.5948303129530057, "timing__hold__ws__corner:min_tt_025C_5v00": 0.5809606293810096, "timing__setup__ws__corner:min_tt_025C_5v00": 51.253744032967404, "timing__hold__tns__corner:min_tt_025C_5v00": 0, "timing__setup__tns__corner:min_tt_025C_5v00": 0, "timing__hold__wns__corner:min_tt_025C_5v00": 0, "timing__setup__wns__corner:min_tt_025C_5v00": 0, "timing__hold_vio__count__corner:min_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:min_tt_025C_5v00": 0.580961, "timing__hold_r2r_vio__count__corner:min_tt_025C_5v00": 0, "timing__setup_vio__count__corner:min_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:min_tt_025C_5v00": Infinity, "timing__setup_r2r_vio__count__corner:min_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:min_tt_025C_5v00": 93, "timing__unannotated_net_filtered__count__corner:min_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:min_ss_125C_4v50": 32, "design__max_fanout_violation__count__corner:min_ss_125C_4v50": 158, "design__max_cap_violation__count__corner:min_ss_125C_4v50": 15, "clock__skew__worst_hold__corner:min_ss_125C_4v50": -0.8597154342876182, "clock__skew__worst_setup__corner:min_ss_125C_4v50": 0.8659586626208658, "timing__hold__ws__corner:min_ss_125C_4v50": 1.3044785620923884, "timing__setup__ws__corner:min_ss_125C_4v50": 44.01229016923019, "timing__hold__tns__corner:min_ss_125C_4v50": 0, "timing__setup__tns__corner:min_ss_125C_4v50": 0, "timing__hold__wns__corner:min_ss_125C_4v50": 0, "timing__setup__wns__corner:min_ss_125C_4v50": 0, "timing__hold_vio__count__corner:min_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:min_ss_125C_4v50": 1.304479, "timing__hold_r2r_vio__count__corner:min_ss_125C_4v50": 0, "timing__setup_vio__count__corner:min_ss_125C_4v50": 0, "timing__setup_r2r__ws__corner:min_ss_125C_4v50": 51.085205, "timing__setup_r2r_vio__count__corner:min_ss_125C_4v50": 0, "timing__unannotated_net__count__corner:min_ss_125C_4v50": 93, "timing__unannotated_net_filtered__count__corner:min_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:min_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:min_ff_n40C_5v50": 158, "design__max_cap_violation__count__corner:min_ff_n40C_5v50": 14, "clock__skew__worst_hold__corner:min_ff_n40C_5v50": -0.47366290008691936, "clock__skew__worst_setup__corner:min_ff_n40C_5v50": 0.4738476412034418, "timing__hold__ws__corner:min_ff_n40C_5v50": 0.2621488655907347, "timing__setup__ws__corner:min_ff_n40C_5v50": 54.4395797184008, "timing__hold__tns__corner:min_ff_n40C_5v50": 0, "timing__setup__tns__corner:min_ff_n40C_5v50": 0, "timing__hold__wns__corner:min_ff_n40C_5v50": 0, "timing__setup__wns__corner:min_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:min_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:min_ff_n40C_5v50": 0.262149, "timing__hold_r2r_vio__count__corner:min_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:min_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:min_ff_n40C_5v50": Infinity, "timing__setup_r2r_vio__count__corner:min_ff_n40C_5v50": 0, "timing__unannotated_net__count__corner:min_ff_n40C_5v50": 93, "timing__unannotated_net_filtered__count__corner:min_ff_n40C_5v50": 0, "design__max_slew_violation__count__corner:max_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:max_tt_025C_5v00": 158, "design__max_cap_violation__count__corner:max_tt_025C_5v00": 21, "clock__skew__worst_hold__corner:max_tt_025C_5v00": -0.6108065337515025, "clock__skew__worst_setup__corner:max_tt_025C_5v00": 0.6125803371281128, "timing__hold__ws__corner:max_tt_025C_5v00": 0.5863811824297431, "timing__setup__ws__corner:max_tt_025C_5v00": 50.96041066706753, "timing__hold__tns__corner:max_tt_025C_5v00": 0, "timing__setup__tns__corner:max_tt_025C_5v00": 0, "timing__hold__wns__corner:max_tt_025C_5v00": 0, "timing__setup__wns__corner:max_tt_025C_5v00": 0, "timing__hold_vio__count__corner:max_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:max_tt_025C_5v00": 0.586381, "timing__hold_r2r_vio__count__corner:max_tt_025C_5v00": 0, "timing__setup_vio__count__corner:max_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:max_tt_025C_5v00": Infinity, "timing__setup_r2r_vio__count__corner:max_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:max_tt_025C_5v00": 93, "timing__unannotated_net_filtered__count__corner:max_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:max_ss_125C_4v50": 34, "design__max_fanout_violation__count__corner:max_ss_125C_4v50": 158, "design__max_cap_violation__count__corner:max_ss_125C_4v50": 21, "clock__skew__worst_hold__corner:max_ss_125C_4v50": -0.889099485866805, "clock__skew__worst_setup__corner:max_ss_125C_4v50": 0.8954535144610439, "timing__hold__ws__corner:max_ss_125C_4v50": 1.3129939729320959, "timing__setup__ws__corner:max_ss_125C_4v50": 43.49542360505191, "timing__hold__tns__corner:max_ss_125C_4v50": 0, "timing__setup__tns__corner:max_ss_125C_4v50": 0, "timing__hold__wns__corner:max_ss_125C_4v50": 0, "timing__setup__wns__corner:max_ss_125C_4v50": 0, "timing__hold_vio__count__corner:max_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:max_ss_125C_4v50": 1.312994, "timing__hold_r2r_vio__count__corner:max_ss_125C_4v50": 0, "timing__setup_vio__count__corner:max_ss_125C_4v50": 0, "timing__setup_r2r__ws__corner:max_ss_125C_4v50": 50.276386, "timing__setup_r2r_vio__count__corner:max_ss_125C_4v50": 0, "timing__unannotated_net__count__corner:max_ss_125C_4v50": 93, "timing__unannotated_net_filtered__count__corner:max_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:max_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:max_ff_n40C_5v50": 158, "design__max_cap_violation__count__corner:max_ff_n40C_5v50": 21, "clock__skew__worst_hold__corner:max_ff_n40C_5v50": -0.48639171844654483, "clock__skew__worst_setup__corner:max_ff_n40C_5v50": 0.48639171844654483, "timing__hold__ws__corner:max_ff_n40C_5v50": 0.2658044970473063, "timing__setup__ws__corner:max_ff_n40C_5v50": 54.25060021433966, "timing__hold__tns__corner:max_ff_n40C_5v50": 0, "timing__setup__tns__corner:max_ff_n40C_5v50": 0, "timing__hold__wns__corner:max_ff_n40C_5v50": 0, "timing__setup__wns__corner:max_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:max_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:max_ff_n40C_5v50": 0.265804, "timing__hold_r2r_vio__count__corner:max_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:max_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:max_ff_n40C_5v50": Infinity, "timing__setup_r2r_vio__count__corner:max_ff_n40C_5v50": 0, "timing__unannotated_net__count__corner:max_ff_n40C_5v50": 93, "timing__unannotated_net_filtered__count__corner:max_ff_n40C_5v50": 0, "timing__unannotated_net__count": 93, "timing__unannotated_net_filtered__count": 0, "design_powergrid__voltage__worst__net:VDD__corner:nom_tt_025C_5v00": 4.99969, "design_powergrid__drop__average__net:VDD__corner:nom_tt_025C_5v00": 4.99996, "design_powergrid__drop__worst__net:VDD__corner:nom_tt_025C_5v00": 0.000312666, "design_powergrid__voltage__worst__net:VSS__corner:nom_tt_025C_5v00": 0.000188439, "design_powergrid__drop__average__net:VSS__corner:nom_tt_025C_5v00": 3.80329e-05, "design_powergrid__drop__worst__net:VSS__corner:nom_tt_025C_5v00": 0.000188439, "ir__voltage__worst": 5, "ir__drop__avg": 3.79e-05, "ir__drop__worst": 0.000313, "design__xor_difference__count": 0, "magic__drc_error__count": 0, "magic__illegal_overlap__count": 0, "design__lvs_device_difference__count": 0, "design__lvs_net_difference__count": 0, "design__lvs_property_fail__count": 0, "design__lvs_error__count": 0, "design__lvs_unmatched_device__count": 0, "design__lvs_unmatched_net__count": 0, "design__lvs_unmatched_pin__count": 0}