<module name="MCASP1_CFG" acronym="" XML_version="1.0" HW_revision="n/a" description="">
	<register id="CFG_PID" acronym="CFG_PID" offset="0x0" width="32" description="The revision identification register (PID) contains identification data for the peripheral.">
		<bitfield id="REV" width="32" begin="31" end="0" resetval="0x1144027906" description="Identifies revision of peripheral." range="31 - 0" rwaccess="R"/>
	</register>
	<register id="CFG_PWRIDLESYSCONFIG" acronym="CFG_PWRIDLESYSCONFIG" offset="0x4" width="32" description="">
		<bitfield id="RESERVED66" width="26" begin="31" end="6" resetval="0x0" description="" range="31 - 6" rwaccess="R"/> 
		<bitfield id="OTHER" width="4" begin="5" end="2" resetval="0x0" description="Reserved for future programming." range="5 - 2" rwaccess="R/W"/> 
		<bitfield id="IDLEMODE" width="2" begin="1" end="0" resetval="0x2" description="Power management Configuration of the local target state management mode. By definition, target can handle read/write transaction as long as it is out of IDLE state. " range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG_PFUNC" acronym="CFG_PFUNC" offset="0x10" width="32" description="The pin function register (PFUNC) specifies the function of AXRn, ACLKX, AHCLKX, AFSX, ACLKR, AHCLKR, and AFSR pins as either a McASP pin or a general-purpose input/output (GPIO) pin. CAUTION: Writing a value other than 0 to reserved bits in this register may cause improper device operation.">
		<bitfield id="AFSR" width="1" begin="31" end="31" resetval="0x0" description="Determines if AFSR pin functions as McASP or GPIO." range="31" rwaccess="R/W"/> 
		<bitfield id="AHCLKR" width="1" begin="30" end="30" resetval="0x0" description="Determines if AHCLKR pin functions as McASP or GPIO." range="30" rwaccess="R/W"/> 
		<bitfield id="ACLKR" width="1" begin="29" end="29" resetval="0x0" description="Determines if ACLKR pin functions as McASP or GPIO." range="29" rwaccess="R/W"/> 
		<bitfield id="AFSX" width="1" begin="28" end="28" resetval="0x0" description="Determines if AFSX pin functions as McASP or GPIO." range="28" rwaccess="R/W"/> 
		<bitfield id="AHCLKX" width="1" begin="27" end="27" resetval="0x0" description="Determines if AHCLKX pin functions as McASP or GPIO." range="27" rwaccess="R/W"/> 
		<bitfield id="ACLKX" width="1" begin="26" end="26" resetval="0x0" description="Determines if ACLKX pin functions as McASP or GPIO." range="26" rwaccess="R/W"/> 
		<bitfield id="AMUTE" width="1" begin="25" end="25" resetval="0x0" description="Determines if AMUTE pin functions as McASP or GPIO." range="25" rwaccess="R/W"/> 
		<bitfield id="RESERVED67" width="21" begin="24" end="4" resetval="0x0" description="" range="24 - 4" rwaccess="R"/> 
		<bitfield id="AXR" width="4" begin="3" end="0" resetval="0x0" description="Determines if AXRn pin functions as McASP or GPIO." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG_PDIR" acronym="CFG_PDIR" offset="0x14" width="32" description="The pin direction register (PDIR) specifies the direction of AXRn, ACLKX, AHCLKX, AFSX, ACLKR, AHCLKR, and AFSR pins as either an input or an output pin. Regardless of the pin function register (PFUNC) setting, each PDIR bit must be set to 1 for the specified pin to be enabled as an output and each PDIR bit must be cleared to 0 for the specified pin to be an input. For example, if the McASP is configured to use an internally-generated bit clock and the clock is to be driven out to the system, the PFUNC bit must be cleared to 0 (McASP function) and the PDIR bit must be set to 1 (an output). When AXRn is configured to transmit, the PFUNC bit must be cleared to 0 (McASP function) and the PDIR bit must be set to 1 (an output). Similarly, when AXRn is configured to receive, the PFUNC bit must be cleared to 0 (McASP function) and the PDIR bit must be cleared to 0 (an input). CAUTION: Writing a value other than 0 to reserved bits in this register may cause improper device operation.">
		<bitfield id="AFSR" width="1" begin="31" end="31" resetval="0x0" description="Determines if AFSR pin functions as an input or output." range="31" rwaccess="R/W"/> 
		<bitfield id="AHCLKR" width="1" begin="30" end="30" resetval="0x0" description="Determines if AHCLKR pin functions as an input or output." range="30" rwaccess="R/W"/> 
		<bitfield id="ACLKR" width="1" begin="29" end="29" resetval="0x0" description="Determines if ACLKR pin functions as an input or output." range="29" rwaccess="R/W"/> 
		<bitfield id="AFSX" width="1" begin="28" end="28" resetval="0x0" description="Determines if AFSX pin functions as an input or output." range="28" rwaccess="R/W"/> 
		<bitfield id="AHCLKX" width="1" begin="27" end="27" resetval="0x0" description="Determines if AHCLKX pin functions as an input or output." range="27" rwaccess="R/W"/> 
		<bitfield id="ACLKX" width="1" begin="26" end="26" resetval="0x0" description="Determines if ACLKX pin functions as an input or output." range="26" rwaccess="R/W"/> 
		<bitfield id="AMUTE" width="1" begin="25" end="25" resetval="0x0" description="Determines if AMUTE pin functions as an input or output." range="25" rwaccess="R/W"/> 
		<bitfield id="RESERVED68" width="21" begin="24" end="4" resetval="0x0" description="" range="24 - 4" rwaccess="R"/> 
		<bitfield id="AXR" width="4" begin="3" end="0" resetval="0x0" description="Determines if AXRn pin functions as an input or output." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG_PDOUT" acronym="CFG_PDOUT" offset="0x18" width="32" description="The pin data output register (PDOUT) holds a value for data out at all times, and may be read back at all times. The value held by PDOUT is not affected by writing to PDIR and PFUNC. However, the data value in PDOUT is driven out onto the McASP pin only if the corresponding bit in PFUNC is set to 1 (GPIO function) and the corresponding bit in PDIR is set to 1 (output). When reading data, returns the corresponding bit value in PDOUT[n], does not return input from I/O pin; when writing data, writes to the corresponding PDOUT[n] bit. PDOUT has these aliases or alternate addresses: PDSET When written to at this address, writing a 1 to a bit in PDSET sets the corresponding bit in PDOUT to 1; writing a 0 has no effect and keeps the bits in PDOUT unchanged. PDCLR When written to at this address, writing a 1 to a bit in PDCLR clears the corresponding bit in PDOUT to 0; writing a 0 has no effect and keeps the bits in PDOUT unchanged. There is only one set of data out bits, PDOUT[31-0]. The other registers, PDSET and PDCLR, are just different addresses for the same control bits, with different behaviors during writes. CAUTION: Writing a value other than 0 to reserved bits in this register may cause improper device operation.">
		<bitfield id="AFSR" width="1" begin="31" end="31" resetval="0x0" description="Determines drive on AFSR output pin when the corresponding PFUNC[31] and PDIR[31] bits are set to 1." range="31" rwaccess="R/W"/> 
		<bitfield id="AHCLKR" width="1" begin="30" end="30" resetval="0x0" description="Determines drive on AHCLKR output pin when the corresponding PFUNC[30] and PDIR[30] bits are set to 1." range="30" rwaccess="R/W"/> 
		<bitfield id="ACLKR" width="1" begin="29" end="29" resetval="0x0" description="Determines drive on ACLKR output pin when the corresponding PFUNC[29] and PDIR[29] bits are set to 1." range="29" rwaccess="R/W"/> 
		<bitfield id="AFSX" width="1" begin="28" end="28" resetval="0x0" description="Determines drive on AFSX output pin when the corresponding PFUNC[28] and PDIR[28] bits are set to 1." range="28" rwaccess="R/W"/> 
		<bitfield id="AHCLKX" width="1" begin="27" end="27" resetval="0x0" description="Determines drive on AHCLKX output pin when the corresponding PFUNC[27] and PDIR[27] bits are set to 1." range="27" rwaccess="R/W"/> 
		<bitfield id="ACLKX" width="1" begin="26" end="26" resetval="0x0" description="Determines drive on ACLKX output pin when the corresponding PFUNC[26] and PDIR[26] bits are set to 1." range="26" rwaccess="R/W"/> 
		<bitfield id="AMUTE" width="1" begin="25" end="25" resetval="0x0" description="Determines drive on AMUTE output pin when the corresponding PFUNC[25] and PDIR[25] bits are set to 1." range="25" rwaccess="R/W"/> 
		<bitfield id="RESERVED69" width="21" begin="24" end="4" resetval="0x0" description="" range="24 - 4" rwaccess="R"/> 
		<bitfield id="AXR" width="4" begin="3" end="0" resetval="0x0" description="Determines drive on AXR[n] output pin when the corresponding PFUNC[n] and PDIR[n] bits are set to 1." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG_PDIN" acronym="CFG_PDIN" offset="0x1C" width="32" description="The pin data input register (PDIN) holds the I/O pin state of each of the McASP pins. PDIN allows the actual value of the pin to be read, regardless of the state of PFUNC and PDIR. The value after reset for registers 1 through 15 and 24 through 31 depends on how the pins are being driven. CAUTION: Writing a value other than 0 to reserved bits in this register may cause improper device operation.">
		<bitfield id="AFSR" width="1" begin="31" end="31" resetval="0x0" description="Logic level on AFSR pin." range="31" rwaccess="R/W"/> 
		<bitfield id="AHCLKR" width="1" begin="30" end="30" resetval="0x0" description="Logic level on AHCLKR pin." range="30" rwaccess="R/W"/> 
		<bitfield id="ACLKR" width="1" begin="29" end="29" resetval="0x0" description="Logic level on ACLKR pin." range="29" rwaccess="R/W"/> 
		<bitfield id="AFSX" width="1" begin="28" end="28" resetval="0x0" description="Logic level on AFSX pin." range="28" rwaccess="R/W"/> 
		<bitfield id="AHCLKX" width="1" begin="27" end="27" resetval="0x0" description="Logic level on AHCLKX pin." range="27" rwaccess="R/W"/> 
		<bitfield id="ACLKX" width="1" begin="26" end="26" resetval="0x0" description="Logic level on ACLKX pin." range="26" rwaccess="R/W"/> 
		<bitfield id="AMUTE" width="1" begin="25" end="25" resetval="0x0" description="Logic level on AMUTE pin." range="25" rwaccess="R/W"/> 
		<bitfield id="RESERVED70" width="21" begin="24" end="4" resetval="0x0" description="" range="24 - 4" rwaccess="R"/> 
		<bitfield id="AXR" width="4" begin="3" end="0" resetval="0x0" description="Logic level on AXR[n] pin." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG_PDCLR" acronym="CFG_PDCLR" offset="0x20" width="32" description="The pin data clear register (PDCLR) is an alias of the pin data output register (PDOUT) for writes only. Writing a 1 to the PDCLR bit clears the corresponding bit in PDOUT and, if PFUNC = 1 (GPIO function) and PDIR = 1 (output), drives a logic low on the pin. PDCLR is useful for a multitasking system because it allows you to clear to a logic low only the desired pin(s) within a system without affecting other I/O pins controlled by the same McASP. CAUTION: Writing a value other than 0 to reserved bits in this register may cause improper device operation.">
		<bitfield id="AFSR" width="1" begin="31" end="31" resetval="0x0" description="Allows the corresponding AFSR bit in PDOUT to be cleared to a logic low without affecting other I/O pins controlled by the same port." range="31" rwaccess="R/W"/> 
		<bitfield id="AHCLKR" width="1" begin="30" end="30" resetval="0x0" description="Allows the corresponding AHCLKR bit in PDOUT to be cleared to a logic low without affecting other I/O pins controlled by the same port." range="30" rwaccess="R/W"/> 
		<bitfield id="ACLKR" width="1" begin="29" end="29" resetval="0x0" description="Allows the corresponding ACLKR bit in PDOUT to be cleared to a logic low without affecting other I/O pins controlled by the same port." range="29" rwaccess="R/W"/> 
		<bitfield id="AFSX" width="1" begin="28" end="28" resetval="0x0" description="Allows the corresponding AFSX bit in PDOUT to be cleared to a logic low without affecting other I/O pins controlled by the same port." range="28" rwaccess="R/W"/> 
		<bitfield id="AHCLKX" width="1" begin="27" end="27" resetval="0x0" description="Allows the corresponding AHCLKX bit in PDOUT to be cleared to a logic low without affecting other I/O pins controlled by the same port." range="27" rwaccess="R/W"/> 
		<bitfield id="ACLKX" width="1" begin="26" end="26" resetval="0x0" description="Allows the corresponding ACLKX bit in PDOUT to be cleared to a logic low without affecting other I/O pins controlled by the same port." range="26" rwaccess="R/W"/> 
		<bitfield id="AMUTE" width="1" begin="25" end="25" resetval="0x0" description="Allows the corresponding AMUTE bit in PDOUT to be cleared to a logic low without affecting other I/O pins controlled by the same port." range="25" rwaccess="R/W"/> 
		<bitfield id="RESERVED71" width="21" begin="24" end="4" resetval="0x0" description="" range="24 - 4" rwaccess="R"/> 
		<bitfield id="AXR" width="4" begin="3" end="0" resetval="0x0" description="Allows the corresponding AXR[n] bit in PDOUT to be cleared to a logic low without affecting other I/O pins controlled by the same port." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG_GBLCTL" acronym="CFG_GBLCTL" offset="0x44" width="32" description="The global control register (GBLCTL) provides initialization of the transmit and receive sections. The bit fields in GBLCTL are synchronized and latched by the corresponding clocks (ACLKX for bits 12-8 and ACLKR for bits 4-0). Before GBLCTL is programmed, you must ensure that serial clocks are running. If the corresponding external serial clocks, ACLKX and ACLKR, are not yet running, you should select the internal serial clock source in AHCLKXCTL, AHCLKRCTL, ACLKXCTL, and ACLKRCTL before GBLCTL is programmed. Also, after programming any bits in GBLCTL you should not proceed until you have read back from GBLCTL and verified that the bits are latched in GBLCTL.">
		<bitfield id="RESERVED73" width="19" begin="31" end="13" resetval="0x0" description="" range="31 - 13" rwaccess="R"/> 
		<bitfield id="XFRST" width="1" begin="12" end="12" resetval="0x0" description="Transmit frame sync generator reset enable bit." range="12" rwaccess="R/W"/> 
		<bitfield id="XSMRST" width="1" begin="11" end="11" resetval="0x0" description="Transmit state machine reset enable bit." range="11" rwaccess="R/W"/> 
		<bitfield id="XSRCLR" width="1" begin="10" end="10" resetval="0x0" description="Transmit serializer clear enable bit. By clearing then setting this bit, the transmit buffer is flushed to an empty state [XDATA = 1]. If XSMRST = 1, XSRCLR = 1, XDATA = 1, and XBUF is not loaded with new data before the start of the next active time slot, an underrun will occur. " range="10" rwaccess="R/W"/> 
		<bitfield id="XHCLKRST" width="1" begin="9" end="9" resetval="0x0" description="Transmit high-frequency clock divider reset enable bit." range="9" rwaccess="R/W"/> 
		<bitfield id="XCLKRST" width="1" begin="8" end="8" resetval="0x0" description="Transmit clock divider reset enable bit." range="8" rwaccess="R/W"/> 
		<bitfield id="RESERVED72" width="3" begin="7" end="5" resetval="0x0" description="" range="7 - 5" rwaccess="R"/> 
		<bitfield id="RFRST" width="1" begin="4" end="4" resetval="0x0" description="Receive frame sync generator reset enable bit." range="4" rwaccess="R/W"/> 
		<bitfield id="RSMRST" width="1" begin="3" end="3" resetval="0x0" description="Receive state machine reset enable bit." range="3" rwaccess="R/W"/> 
		<bitfield id="RSRCLR" width="1" begin="2" end="2" resetval="0x0" description="Receive serializer clear enable bit. By clearing then setting this bit, the receive buffer is flushed. " range="2" rwaccess="R/W"/> 
		<bitfield id="RHCLKRST" width="1" begin="1" end="1" resetval="0x0" description="Receive high-frequency clock divider reset enable bit." range="1" rwaccess="R/W"/> 
		<bitfield id="RCLKRST" width="1" begin="0" end="0" resetval="0x0" description="Receive high-frequency clock divider reset enable bit." range="0" rwaccess="R/W"/>
	</register>
	<register id="CFG_AMUTE" acronym="CFG_AMUTE" offset="0x48" width="32" description="The audio mute control register (AMUTE) controls the McASP audio mute (AMUTE) output pin. The value after reset for register 4 depends on how the pins are being driven.">
		<bitfield id="RESERVED74" width="19" begin="31" end="13" resetval="0x0" description="" range="31 - 13" rwaccess="R"/> 
		<bitfield id="XDMAERR" width="1" begin="12" end="12" resetval="0x0" description="If transmit DMA error [XDMAERR], drive AMUTE active enable bit." range="12" rwaccess="R/W"/> 
		<bitfield id="RDMAERR" width="1" begin="11" end="11" resetval="0x0" description="If receive DMA error [RDMAERR], drive AMUTE active enable bit." range="11" rwaccess="R/W"/> 
		<bitfield id="XCKFAIL" width="1" begin="10" end="10" resetval="0x0" description="If transmit clock failure [XCKFAIL], drive AMUTE active enable bit." range="10" rwaccess="R/W"/> 
		<bitfield id="RCKFAIL" width="1" begin="9" end="9" resetval="0x0" description="If receive clock failure [RCKFAIL], drive AMUTE active enable bit." range="9" rwaccess="R/W"/> 
		<bitfield id="XSYNCERR" width="1" begin="8" end="8" resetval="0x0" description="If unexpected transmit frame sync error [XSYNCERR], drive AMUTE active enable bit." range="8" rwaccess="R/W"/> 
		<bitfield id="RSYNCERR" width="1" begin="7" end="7" resetval="0x0" description="If unexpected receive frame sync error [RSYNCERR], drive AMUTE active enable bit." range="7" rwaccess="R/W"/> 
		<bitfield id="XUNDRN" width="1" begin="6" end="6" resetval="0x0" description="If transmit underrun error [XUNDRN], drive AMUTE active enable bit." range="6" rwaccess="R/W"/> 
		<bitfield id="ROVRN" width="1" begin="5" end="5" resetval="0x0" description="If receiver overrun error [ROVRN], drive AMUTE active enable bit." range="5" rwaccess="R/W"/> 
		<bitfield id="INSTAT" width="1" begin="4" end="4" resetval="0x0" description="Determines drive on AXRn pin when PFUNC[n] and PDIR[n] bits are set to 1." range="4" rwaccess="R"/> 
		<bitfield id="INEN" width="1" begin="3" end="3" resetval="0x0" description="Drive AMUTE active when AMUTEIN error is active [INSTAT = 1]." range="3" rwaccess="R/W"/> 
		<bitfield id="INPOL" width="1" begin="2" end="2" resetval="0x0" description="Audio mute in [AMUTEIN] polarity select bit." range="2" rwaccess="R/W"/> 
		<bitfield id="MUTEN" width="2" begin="1" end="0" resetval="0x0" description="AMUTE pin enable bit [unless overridden by GPIO registers]." range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG_DLBCTL" acronym="CFG_DLBCTL" offset="0x4C" width="32" description="The digital loopback control register (DLBCTL) controls the internal loopback settings of the McASP in TDM mode.">
		<bitfield id="RESERVED75" width="28" begin="31" end="4" resetval="0x0" description="" range="31 - 4" rwaccess="R"/> 
		<bitfield id="MODE" width="2" begin="3" end="2" resetval="0x0" description="Loopback generator mode bits. Applies only when loopback mode is enabled [DLBEN = 1]. " range="3 - 2" rwaccess="R/W"/> 
		<bitfield id="ORD" width="1" begin="1" end="1" resetval="0x0" description="Loopback order bit when loopback mode is enabled [DLBEN = 1]." range="1" rwaccess="R/W"/> 
		<bitfield id="DLBEN" width="1" begin="0" end="0" resetval="0x0" description="Loopback mode enable bit." range="0" rwaccess="R/W"/>
	</register>
	<register id="CFG_DITCTL" acronym="CFG_DITCTL" offset="0x50" width="32" description="The DIT mode control register (DITCTL) controls DIT operations of the McASP.">
		<bitfield id="RESERVED77" width="28" begin="31" end="4" resetval="0x0" description="" range="31 - 4" rwaccess="R"/> 
		<bitfield id="VB" width="1" begin="3" end="3" resetval="0x0" description="Valid bit for odd time slots [DIT right subframe]." range="3" rwaccess="R/W"/> 
		<bitfield id="VA" width="1" begin="2" end="2" resetval="0x0" description="Valid bit for even time slots [DIT left subframe]." range="2" rwaccess="R/W"/> 
		<bitfield id="RESERVED76" width="1" begin="1" end="1" resetval="0x0" description="" range="1" rwaccess="R"/> 
		<bitfield id="DITEN" width="1" begin="0" end="0" resetval="0x0" description="DIT mode enable bit. DITEN should only be changed while the XSMRST bit in GBLCTL is in reset [and for startup, XSRCLR also in reset]. However, it is not necessary to reset the XCLKRST or XHCLKRST bits in GBLCTL to change DITEN. " range="0" rwaccess="R/W"/>
	</register>
	<register id="CFG_RGBLCTL" acronym="CFG_RGBLCTL" offset="0x60" width="32" description="Alias of the global control register (GBLCTL). Writing to the receiver global control register (RGBLCTL) affects only the receive bits of GBLCTL (bits 4-0). Reads from RGBLCTL return the value of GBLCTL. RGBLCTL allows the receiver to be reset independently from the transmitter.">
		<bitfield id="RESERVED79" width="19" begin="31" end="13" resetval="0x0" description="" range="31 - 13" rwaccess="R"/> 
		<bitfield id="XFRST" width="1" begin="12" end="12" resetval="0x0" description="Transmit frame sync generator reset enable bit. A read of this bit returns the XFRST bit value of GBLCTL. Writes have no effect." range="12" rwaccess="R"/> 
		<bitfield id="XSMRST" width="1" begin="11" end="11" resetval="0x0" description="Transmit state machine reset enable bit. A read of this bit returns the XSMRST bit value of GBLCTL. Writes have no effect." range="11" rwaccess="R"/> 
		<bitfield id="XSRCLR" width="1" begin="10" end="10" resetval="0x0" description="Transmit serializer clear enable bit. A read of this bit returns the XSRCLR bit value of GBLCTL. Writes have no effect." range="10" rwaccess="R"/> 
		<bitfield id="XHCLKRST" width="1" begin="9" end="9" resetval="0x0" description="Transmit high-frequency clock divider reset enable bit. A read of this bit returns the XHCLKRST bit value of GBLCTL. Writes have no effect." range="9" rwaccess="R"/> 
		<bitfield id="XCLKRST" width="1" begin="8" end="8" resetval="0x0" description="Transmit clock divider reset enable bit. A read of this bit returns the XCLKRST bit value of GBLCTL. Writes have no effect." range="8" rwaccess="R"/> 
		<bitfield id="RESERVED78" width="3" begin="7" end="5" resetval="0x0" description="" range="7 - 5" rwaccess="R"/> 
		<bitfield id="RFRST" width="1" begin="4" end="4" resetval="0x0" description="Receive frame sync generator reset enable bit. A write to this bit affects the RFRST bit of GBLCTL. " range="4" rwaccess="R/W"/> 
		<bitfield id="RSMRST" width="1" begin="3" end="3" resetval="0x0" description="Receive state machine reset enable bit. A write to this bit affects the RSMRST bit of GBLCTL. " range="3" rwaccess="R/W"/> 
		<bitfield id="RSRCLR" width="1" begin="2" end="2" resetval="0x0" description="Receive serializer clear enable bit. A write to this bit affects the RSRCLR bit of GBLCTL. " range="2" rwaccess="R/W"/> 
		<bitfield id="RHCLKRST" width="1" begin="1" end="1" resetval="0x0" description="Receive high-frequency clock divider reset enable bit. A write to this bit affects the RHCLKRST bit of GBLCTL. " range="1" rwaccess="R/W"/> 
		<bitfield id="RCLKRST" width="1" begin="0" end="0" resetval="0x0" description="Receive clock divider reset enable bit. A write to this bit affects the RCLKRST bit of GBLCTL. " range="0" rwaccess="R/W"/>
	</register>
	<register id="CFG_RMASK" acronym="CFG_RMASK" offset="0x64" width="32" description="The receive format unit bit mask register (RMASK) determines which bits of the received data are masked off and padded with a known value before being read by the CPU or DMA.">
		<bitfield id="RMASK" width="32" begin="31" end="0" resetval="0x0" description="Receive data mask n enable bit." range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG_RFMT" acronym="CFG_RFMT" offset="0x68" width="32" description="The receive bit stream format register (RFMT) configures the receive data format.">
		<bitfield id="RESERVED80" width="14" begin="31" end="18" resetval="0x0" description="" range="31 - 18" rwaccess="R"/> 
		<bitfield id="RDATDLY" width="2" begin="17" end="16" resetval="0x0" description="Receive bit delay." range="17 - 16" rwaccess="R/W"/> 
		<bitfield id="RRVRS" width="1" begin="15" end="15" resetval="0x0" description="Receive serial bitstream order." range="15" rwaccess="R/W"/> 
		<bitfield id="RPAD" width="2" begin="14" end="13" resetval="0x0" description="Pad value for extra bits in slot not belonging to the word. This field only applies to bits when RMASK[n] = 0. " range="14 - 13" rwaccess="R/W"/> 
		<bitfield id="RPBIT" width="5" begin="12" end="8" resetval="0x0" description="RPBIT value determines which bit [as read by the CPU or DMA from RBUF[n]] is used to pad the extra bits. This field only applies when RPAD = 2h. " range="12 - 8" rwaccess="R/W"/> 
		<bitfield id="RSSZ" width="4" begin="7" end="4" resetval="0x0" description="Receive slot size." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="RBUSEL" width="1" begin="3" end="3" resetval="0x0" description="Selects whether reads from serializer buffer XRBUF[n] originate from the configuration bus [CFG] or the data [DAT] port." range="3" rwaccess="R/W"/> 
		<bitfield id="RROT" width="3" begin="2" end="0" resetval="0x0" description="Right-rotation value for receive rotate right format unit." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG_AFSRCTL" acronym="CFG_AFSRCTL" offset="0x6C" width="32" description="The receive frame sync control register (AFSRCTL) configures the receive frame sync (AFSR).">
		<bitfield id="RESERVED83" width="16" begin="31" end="16" resetval="0x0" description="" range="31 - 16" rwaccess="R"/> 
		<bitfield id="RMOD" width="9" begin="15" end="7" resetval="0x0" description="Receive frame sync mode select bits. 1FFh = Reserved from 181h to 1FFh. " range="15 - 7" rwaccess="R/W"/> 
		<bitfield id="RESERVED82" width="2" begin="6" end="5" resetval="0x0" description="" range="6 - 5" rwaccess="R"/> 
		<bitfield id="FRWID" width="1" begin="4" end="4" resetval="0x0" description="Receive frame sync width select bit indicates the width of the receive frame sync [AFSR] during its active period." range="4" rwaccess="R/W"/> 
		<bitfield id="RESERVED81" width="2" begin="3" end="2" resetval="0x0" description="" range="3 - 2" rwaccess="R"/> 
		<bitfield id="FSRM" width="1" begin="1" end="1" resetval="0x0" description="Receive frame sync generation select bit." range="1" rwaccess="R/W"/> 
		<bitfield id="FSRP" width="1" begin="0" end="0" resetval="0x0" description="Receive frame sync polarity select bit." range="0" rwaccess="R/W"/>
	</register>
	<register id="CFG_ACLKRCTL" acronym="CFG_ACLKRCTL" offset="0x70" width="32" description="The receive clock control register (ACLKRCTL) configures the receive bit clock (ACLKR) and the receive clock generator.">
		<bitfield id="RESERVED86" width="11" begin="31" end="21" resetval="0x0" description="" range="31 - 21" rwaccess="R/W"/> 
		<bitfield id="BUSY" width="1" begin="20" end="20" resetval="0x0" description="Status: logical OR of DIVBUSY, ADJBUSY" range="20" rwaccess="R/W"/> 
		<bitfield id="DIVBUSY" width="1" begin="19" end="19" resetval="0x0" description="Status: divide ratio change in progress" range="19" rwaccess="R/W"/> 
		<bitfield id="ADJBUSY" width="1" begin="18" end="18" resetval="0x0" description="Status: one-shot adjustment in progress" range="18" rwaccess="R/W"/> 
		<bitfield id="CLKRADJ" width="2" begin="17" end="16" resetval="0x0" description="CLKRDIV one-shot adjustment" range="17 - 16" rwaccess="W"/> 
		<bitfield id="RESERVED85" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="CLKRP" width="1" begin="7" end="7" resetval="0x0" description="Receive bitstream clock polarity select bit." range="7" rwaccess="R/W"/> 
		<bitfield id="RESERVED84" width="1" begin="6" end="6" resetval="0x0" description="" range="6" rwaccess="R"/> 
		<bitfield id="CLKRM" width="1" begin="5" end="5" resetval="0x1" description="Receive bit clock source bit. Note that this bit does not have any effect, if ACLKXCTL.ASYNC = 0. " range="5" rwaccess="R/W"/> 
		<bitfield id="CLKRDIV" width="5" begin="4" end="0" resetval="0x0" description="Receive bit clock divide ratio bits determine the divide-down ratio from AHCLKR to ACLKR. Note that this bit does not have any effect, if ACLKXCTL.ASYNC = 0. " range="4 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG_AHCLKRCTL" acronym="CFG_AHCLKRCTL" offset="0x74" width="32" description="The receive high-frequency clock control register (AHCLKRCTL) configures the receive high-frequency master clock (AHCLKR) and the receive clock generator.">
		<bitfield id="RESERVED88" width="11" begin="31" end="21" resetval="0x0" description="" range="31 - 21" rwaccess="R/W"/> 
		<bitfield id="BUSY" width="1" begin="20" end="20" resetval="0x0" description="Status: logical OR of DIVBUSY, ADJBUSY" range="20" rwaccess="R/W"/> 
		<bitfield id="DIVBUSY" width="1" begin="19" end="19" resetval="0x0" description="Status: divide ratio change in progress?" range="19" rwaccess="R/W"/> 
		<bitfield id="ADJBUSY" width="1" begin="18" end="18" resetval="0x0" description="Status: one-shot adjustment in progress?" range="18" rwaccess="R/W"/> 
		<bitfield id="HCLKRADJ" width="2" begin="17" end="16" resetval="0x0" description="HCLKRDIV one-shot adjustment" range="17 - 16" rwaccess="W"/> 
		<bitfield id="HCLKRM" width="1" begin="15" end="15" resetval="0x1" description="Receive high-frequency clock source bit." range="15" rwaccess="R/W"/> 
		<bitfield id="HCLKRP" width="1" begin="14" end="14" resetval="0x0" description="Receive bitstream high-frequency clock polarity select bit." range="14" rwaccess="R/W"/> 
		<bitfield id="RESERVED87" width="2" begin="13" end="12" resetval="0x0" description="" range="13 - 12" rwaccess="R"/> 
		<bitfield id="HCLKRDIV" width="12" begin="11" end="0" resetval="0x0" description="Receive high-frequency clock divide ratio bits determine the divide-down ratio from AUXCLK to AHCLKR." range="11 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG_RTDM" acronym="CFG_RTDM" offset="0x78" width="32" description="The receive TDM time slot register (RTDM) specifies which TDM time slot the receiver is active.">
		<bitfield id="RTDMS" width="32" begin="31" end="0" resetval="0x0" description="Receiver mode during TDM time slot n." range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG_RINTCTL" acronym="CFG_RINTCTL" offset="0x7C" width="32" description="The receiver interrupt control register (RINTCTL) controls generation of the McASP receive interrupt (RINT). When the register bit(s) is set to 1, the occurrence of the enabled McASP condition(s) generates RINT. See the RSTAT register for a description of the interrupt conditions.">
		<bitfield id="RESERVED90" width="24" begin="31" end="8" resetval="0x0" description="" range="31 - 8" rwaccess="R"/> 
		<bitfield id="RSTAFRM" width="1" begin="7" end="7" resetval="0x0" description="Receive start of frame interrupt enable bit." range="7" rwaccess="R/W"/> 
		<bitfield id="RESERVED89" width="1" begin="6" end="6" resetval="0x0" description="" range="6" rwaccess="R"/> 
		<bitfield id="RDATA" width="1" begin="5" end="5" resetval="0x0" description="Receive data ready interrupt enable bit." range="5" rwaccess="R/W"/> 
		<bitfield id="RLAST" width="1" begin="4" end="4" resetval="0x0" description="Receive last slot interrupt enable bit." range="4" rwaccess="R/W"/> 
		<bitfield id="RDMAERR" width="1" begin="3" end="3" resetval="0x0" description="Receive DMA error interrupt enable bit." range="3" rwaccess="R/W"/> 
		<bitfield id="RCKFAIL" width="1" begin="2" end="2" resetval="0x0" description="Receive clock failure interrupt enable bit." range="2" rwaccess="R/W"/> 
		<bitfield id="RSYNCERR" width="1" begin="1" end="1" resetval="0x0" description="Unexpected receive frame sync interrupt enable bit." range="1" rwaccess="R/W"/> 
		<bitfield id="ROVRN" width="1" begin="0" end="0" resetval="0x0" description="Receiver overrun interrupt enable bit." range="0" rwaccess="R/W"/>
	</register>
	<register id="CFG_RSTAT" acronym="CFG_RSTAT" offset="0x80" width="32" description="The receiver status register (RSTAT) provides the receiver status and receive TDM time slot number. If the McASP logic attempts to set an interrupt flag in the same cycle that the CPU writes to the flag to clear it, the McASP logic has priority and the flag remains set. This also causes a new interrupt request to be generated.">
		<bitfield id="RESERVED91" width="23" begin="31" end="9" resetval="0x0" description="" range="31 - 9" rwaccess="R"/> 
		<bitfield id="RERR" width="1" begin="8" end="8" resetval="0x0" description="RERR bit always returns a logic-OR of: ROVRN OR RSYNCERR OR RCKFAIL OR RDMAERR. Allows a single bit to be checked to determine if a receiver error interrupt has occurred. " range="8" rwaccess="R/W"/> 
		<bitfield id="RDMAERR" width="1" begin="7" end="7" resetval="0x0" description="Receive DMA error flag. RDMAERR is set when the CPU or DMA reads more serializers through the data port in a given time slot than were programmed as receivers. Causes a receive interrupt [RINT], if this bit is set and RDMAERR in RINTCTL is set. This bit is cleared by writing a 1 to this bit. Writing a 0 to this bit has no effect. " range="7" rwaccess="R/W1TC"/> 
		<bitfield id="RSTAFRM" width="1" begin="6" end="6" resetval="0x0" description="Receive start of frame flag. Causes a receive interrupt [RINT], if this bit is set and RSTAFRM in RINTCTL is set. This bit is cleared by writing a 1 to this bit. Writing a 0 to this bit has no effect. " range="6" rwaccess="R/W1TC"/> 
		<bitfield id="RDATA" width="1" begin="5" end="5" resetval="0x0" description="Receive data ready flag. Causes a receive interrupt [RINT], if this bit is set and RDATA in RINTCTL is set. This bit is cleared by writing a 1 to this bit. Writing a 0 to this bit has no effect. " range="5" rwaccess="R/W1TC"/> 
		<bitfield id="RLAST" width="1" begin="4" end="4" resetval="0x0" description="Receive last slot flag. RLAST is set along with RDATA, if the current slot is the last slot in a frame. Causes a receive interrupt [RINT], if this bit is set and RLAST in RINTCTL is set. This bit is cleared by writing a 1 to this bit. Writing a 0 to this bit has no effect. " range="4" rwaccess="R/W1TC"/> 
		<bitfield id="RTDMSLOT" width="1" begin="3" end="3" resetval="0x0" description="Returns the LSB of RSLOT. Allows a single read of RSTAT to determine whether the current TDM time slot is even or odd. " range="3" rwaccess="R"/> 
		<bitfield id="RCKFAIL" width="1" begin="2" end="2" resetval="0x0" description="Receive clock failure flag. RCKFAIL is set when the receive clock failure detection circuit reports an error. Causes a receive interrupt [RINT], if this bit is set and RCKFAIL in RINTCTL is set. This bit is cleared by writing a 1 to this bit. Writing a 0 to this bit has no effect. " range="2" rwaccess="R/W1TC"/> 
		<bitfield id="RSYNCERR" width="1" begin="1" end="1" resetval="0x0" description="Unexpected receive frame sync flag. RSYNCERR is set when a new receive frame sync [AFSR] occurs before it is expected. Causes a receive interrupt [RINT], if this bit is set and RSYNCERR in RINTCTL is set. This bit is cleared by writing a 1 to this bit. Writing a 0 to this bit has no effect. " range="1" rwaccess="R/W1TC"/> 
		<bitfield id="ROVRN" width="1" begin="0" end="0" resetval="0x0" description="Receiver overrun flag. ROVRN is set when the receive serializer is instructed to transfer data from XRSR to RBUF, but the former data in RBUF has not yet been read by the CPU or DMA. Causes a receive interrupt [RINT], if this bit is set and ROVRN in RINTCTL is set. This bit is cleared by writing a 1 to this bit. Writing a 0 to this bit has no effect. " range="0" rwaccess="R/W1TC"/>
	</register>
	<register id="CFG_RSLOT" acronym="CFG_RSLOT" offset="0x84" width="32" description="The current receive TDM time slot register (RSLOT) indicates the current time slot for the receive data frame.">
		<bitfield id="RESERVED92" width="23" begin="31" end="9" resetval="0x0" description="" range="31 - 9" rwaccess="R"/> 
		<bitfield id="RSLOTCNT" width="9" begin="8" end="0" resetval="0x0" description="0-17Fh = Current receive time slot count. Legal values: 0 to 383 [17Fh]. TDM function is not supported for > 32 time slots. However, TDM time slot counter may count to 383 when used to receive a DIR block [transferred over TDM format]." range="8 - 0" rwaccess="R"/>
	</register>
	<register id="CFG_RCLKCHK" acronym="CFG_RCLKCHK" offset="0x88" width="32" description="The receive clock check control register (RCLKCHK) configures the receive clock failure detection circuit.">
		<bitfield id="RCNT" width="8" begin="31" end="24" resetval="0x0" description="Receive clock count value [from previous measurement]. The clock circuit continually counts the number of system clocks for every 32 receive high-frequency master clock [AHCLKR] signals, and stores the count in RCNT until the next measurement is taken." range="31 - 24" rwaccess="R"/> 
		<bitfield id="RMAX" width="8" begin="23" end="16" resetval="0x0" description="Receive clock maximum boundary. This 8 bit unsigned value sets the maximum allowed boundary for the clock check counter after 32 receive high-frequency master clock [AHCLKR] signals have been received. If the current counter value is greater than RMAX after counting 32 AHCLKR signals, RCKFAIL in RSTAT is set. The comparison is performed using unsigned arithmetic." range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="RMIN" width="8" begin="15" end="8" resetval="0x0" description="Receive clock minimum boundary. This 8 bit unsigned value sets the minimum allowed boundary for the clock check counter after 32 receive high-frequency master clock [AHCLKR] signals have been received. If RCNT is less than RMIN after counting 32 AHCLKR signals, RCKFAIL in RSTAT is set. The comparison is performed using unsigned arithmetic." range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="RESERVED93" width="4" begin="7" end="4" resetval="0x0" description="" range="7 - 4" rwaccess="R"/> 
		<bitfield id="RPS" width="4" begin="3" end="0" resetval="0x0" description="Receive clock check prescaler value." range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG_PIDTCTL" acronym="CFG_PIDTCTL" offset="0x8C" width="32" description="The receiver DMA event control register (PIDTCTL) contains a disable bit for the receiver DMA event. Note for device-specific registers: Accessing PIDTCTL not implemented on a specific device may cause improper operation.">
		<bitfield id="RESERVED94" width="31" begin="31" end="1" resetval="0x0" description="" range="31 - 1" rwaccess="R"/> 
		<bitfield id="RDATDMA" width="1" begin="0" end="0" resetval="0x0" description="Receive data DMA request enable bit. If writing to this bit, always write the default value of 0. " range="0" rwaccess="R/W"/>
	</register>
	<register id="CFG_XGBLCTL" acronym="CFG_XGBLCTL" offset="0xA0" width="32" description="Alias of the global control register (GBLCTL). Writing to the transmitter global control register (XGBLCTL) affects only the transmit bits of GBLCTL (bits 12-8). Reads from XGBLCTL return the value of GBLCTL. XGBLCTL allows the transmitter to be reset independently from the receiver. See the GBLCTL register for a detailed description of GBLCTL.">
		<bitfield id="RESERVED96" width="19" begin="31" end="13" resetval="0x0" description="" range="31 - 13" rwaccess="R"/> 
		<bitfield id="XFRST" width="1" begin="12" end="12" resetval="0x0" description="Transmit frame sync generator reset enable bit. A write to this bit affects the XFRST bit of GBLCTL. " range="12" rwaccess="R/W"/> 
		<bitfield id="XSMRST" width="1" begin="11" end="11" resetval="0x0" description="Transmit state machine reset enable bit. A write to this bit affects the XSMRST bit of GBLCTL. " range="11" rwaccess="R/W"/> 
		<bitfield id="XSRCLR" width="1" begin="10" end="10" resetval="0x0" description="Transmit serializer clear enable bit. A write to this bit affects the XSRCLR bit of GBLCTL. " range="10" rwaccess="R/W"/> 
		<bitfield id="XHCLKRST" width="1" begin="9" end="9" resetval="0x0" description="Transmit high-frequency clock divider reset enable bit. A write to this bit affects the XHCLKRST bit of GBLCTL. " range="9" rwaccess="R/W"/> 
		<bitfield id="XCLKRST" width="1" begin="8" end="8" resetval="0x0" description="Transmit clock divider reset enable bit. A write to this bit affects the XCLKRST bit of GBLCTL. " range="8" rwaccess="R/W"/> 
		<bitfield id="RESERVED95" width="3" begin="7" end="5" resetval="0x0" description="" range="7 - 5" rwaccess="R"/> 
		<bitfield id="RFRST" width="1" begin="4" end="4" resetval="0x0" description="Receive frame sync generator reset enable bit. A read of this bit returns the RFRST bit value of GBLCTL. Writes have no effect." range="4" rwaccess="R"/> 
		<bitfield id="RSMRST" width="1" begin="3" end="3" resetval="0x0" description="Receive state machine reset enable bit. A read of this bit returns the RSMRST bit value of GBLCTL. Writes have no effect." range="3" rwaccess="R"/> 
		<bitfield id="RSRCLR" width="1" begin="2" end="2" resetval="0x0" description="Receive serializer clear enable bit. A read of this bit returns the RSRSCLR bit value of GBLCTL. Writes have no effect." range="2" rwaccess="R"/> 
		<bitfield id="RHCLKRST" width="1" begin="1" end="1" resetval="0x0" description="Receive high-frequency clock divider reset enable bit. A read of this bit returns the RHCLKRST bit value of GBLCTL. Writes have no effect." range="1" rwaccess="R"/> 
		<bitfield id="RCLKRST" width="1" begin="0" end="0" resetval="0x0" description="Receive clock divider reset enable bit. A read of this bit returns the RCLKRST bit value of GBLCTL. Writes have no effect." range="0" rwaccess="R"/>
	</register>
	<register id="CFG_XMASK" acronym="CFG_XMASK" offset="0xA4" width="32" description="The transmit format unit bit mask register (XMASK) determines which bits of the transmitted data are masked off and padded with a known value before being shifted out the McASP.">
		<bitfield id="XMASK" width="32" begin="31" end="0" resetval="0x0" description="Transmit data mask n enable bit." range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG_XFMT" acronym="CFG_XFMT" offset="0xA8" width="32" description="The transmit bit stream format register (XFMT) configures the transmit data format.">
		<bitfield id="RESERVED97" width="14" begin="31" end="18" resetval="0x0" description="" range="31 - 18" rwaccess="R"/> 
		<bitfield id="XDATDLY" width="2" begin="17" end="16" resetval="0x0" description="Transmit sync bit delay." range="17 - 16" rwaccess="R/W"/> 
		<bitfield id="XRVRS" width="1" begin="15" end="15" resetval="0x0" description="Transmit serial bitstream order." range="15" rwaccess="R/W"/> 
		<bitfield id="XPAD" width="2" begin="14" end="13" resetval="0x0" description="Pad value for extra bits in slot not belonging to word defined by XMASK. This field only applies to bits when XMASK[n] = 0. " range="14 - 13" rwaccess="R/W"/> 
		<bitfield id="XPBIT" width="5" begin="12" end="8" resetval="0x0" description="XPBIT value determines which bit [as written by the CPU or DMA to XBUF[n]] is used to pad the extra bits before shifting. This field only applies when XPAD = 2h. " range="12 - 8" rwaccess="R/W"/> 
		<bitfield id="XSSZ" width="4" begin="7" end="4" resetval="0x0" description="Transmit slot size." range="7 - 4" rwaccess="R/W"/> 
		<bitfield id="XBUSEL" width="1" begin="3" end="3" resetval="0x0" description="Selects whether writes to serializer buffer XRBUF[n] originate from the configuration bus [CFG] or the data [DAT] port." range="3" rwaccess="R/W"/> 
		<bitfield id="XROT" width="3" begin="2" end="0" resetval="0x0" description="Right-rotation value for transmit rotate right format unit." range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG_AFSXCTL" acronym="CFG_AFSXCTL" offset="0xAC" width="32" description="The transmit frame sync control register (AFSXCTL) configures the transmit frame sync (AFSX).">
		<bitfield id="RESERVED100" width="16" begin="31" end="16" resetval="0x0" description="" range="31 - 16" rwaccess="R"/> 
		<bitfield id="XMOD" width="9" begin="15" end="7" resetval="0x0" description="Transmit frame sync mode select bits. 1FFh = Reserved from 181h to 1FFh. " range="15 - 7" rwaccess="R/W"/> 
		<bitfield id="RESERVED99" width="2" begin="6" end="5" resetval="0x0" description="" range="6 - 5" rwaccess="R"/> 
		<bitfield id="FXWID" width="1" begin="4" end="4" resetval="0x0" description="Transmit frame sync width select bit indicates the width of the transmit frame sync [AFSX] during its active period." range="4" rwaccess="R/W"/> 
		<bitfield id="RESERVED98" width="2" begin="3" end="2" resetval="0x0" description="" range="3 - 2" rwaccess="R"/> 
		<bitfield id="FSXM" width="1" begin="1" end="1" resetval="0x0" description="Transmit frame sync generation select bit." range="1" rwaccess="R/W"/> 
		<bitfield id="FSXP" width="1" begin="0" end="0" resetval="0x0" description="Transmit frame sync polarity select bit." range="0" rwaccess="R/W"/>
	</register>
	<register id="CFG_ACLKXCTL" acronym="CFG_ACLKXCTL" offset="0xB0" width="32" description="The transmit clock control register (ACLKXCTL) configures the transmit bit clock (ACLKX) and the transmit clock generator.">
		<bitfield id="RESERVED102" width="11" begin="31" end="21" resetval="0x0" description="" range="31 - 21" rwaccess="R/W"/> 
		<bitfield id="BUSY" width="1" begin="20" end="20" resetval="0x0" description="Status: logical OR of DIVBUSY, ADJBUSY" range="20" rwaccess="R/W"/> 
		<bitfield id="DIVBUSY" width="1" begin="19" end="19" resetval="0x0" description="Status: divide ratio change in progress" range="19" rwaccess="R/W"/> 
		<bitfield id="ADJBUSY" width="1" begin="18" end="18" resetval="0x0" description="Status: one-shot adjustment in progress" range="18" rwaccess="R/W"/> 
		<bitfield id="CLKXADJ" width="2" begin="17" end="16" resetval="0x0" description="CLKXDIV one-shot adjustment" range="17 - 16" rwaccess="W"/> 
		<bitfield id="RESERVED101" width="8" begin="15" end="8" resetval="0x0" description="" range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="CLKXP" width="1" begin="7" end="7" resetval="0x0" description="Transmit bitstream clock polarity select bit." range="7" rwaccess="R/W"/> 
		<bitfield id="ASYNC" width="1" begin="6" end="6" resetval="0x1" description="Transmit/receive operation asynchronous enable bit." range="6" rwaccess="R/W"/> 
		<bitfield id="CLKXM" width="1" begin="5" end="5" resetval="0x1" description="Transmit bit clock source bit." range="5" rwaccess="R/W"/> 
		<bitfield id="CLKXDIV" width="5" begin="4" end="0" resetval="0x0" description="Transmit bit clock divide ratio bits determine the divide-down ratio from AHCLKX to ACLKX." range="4 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG_AHCLKXCTL" acronym="CFG_AHCLKXCTL" offset="0xB4" width="32" description="The transmit high-frequency clock control register (AHCLKXCTL) configures the transmit high-frequency master clock (AHCLKX) and the transmit clock generator.">
		<bitfield id="RESERVED104" width="11" begin="31" end="21" resetval="0x0" description="" range="31 - 21" rwaccess="R/W"/> 
		<bitfield id="BUSY" width="1" begin="20" end="20" resetval="0x0" description="Status: logical OR of DIVBUSY, ADJBUSY" range="20" rwaccess="R/W"/> 
		<bitfield id="DIVBUSY" width="1" begin="19" end="19" resetval="0x0" description="Status: divide ratio change in progress?" range="19" rwaccess="R/W"/> 
		<bitfield id="ADJBUSY" width="1" begin="18" end="18" resetval="0x0" description="Status: one-shot adjustment in progress?" range="18" rwaccess="R/W"/> 
		<bitfield id="HCLKXADJ" width="2" begin="17" end="16" resetval="0x0" description="HCLKXDIV one-shot adjustment" range="17 - 16" rwaccess="W"/> 
		<bitfield id="HCLKXM" width="1" begin="15" end="15" resetval="0x1" description="Transmit high-frequency clock source bit." range="15" rwaccess="R/W"/> 
		<bitfield id="HCLKXP" width="1" begin="14" end="14" resetval="0x0" description="Transmit bitstream high-frequency clock polarity select bit." range="14" rwaccess="R/W"/> 
		<bitfield id="RESERVED103" width="2" begin="13" end="12" resetval="0x0" description="" range="13 - 12" rwaccess="R"/> 
		<bitfield id="HCLKXDIV" width="12" begin="11" end="0" resetval="0x0" description="Transmit high-frequency clock divide ratio bits determine the divide-down ratio from AUXCLK to AHCLKX." range="11 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG_XTDM" acronym="CFG_XTDM" offset="0xB8" width="32" description="The transmit TDM time slot register (XTDM) specifies in which TDM time slot the transmitter is active. TDM time slot counter range is extended to 384 slots (to support SPDIF blocks of 384 subframes). XTDM operates modulo 32, that is, XTDMS specifies the TDM activity for time slots 0, 32, 64, 96, 128, and so on.">
		<bitfield id="XTDMS" width="32" begin="31" end="0" resetval="0x0" description="Transmitter mode during TDM time slot n." range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG_XINTCTL" acronym="CFG_XINTCTL" offset="0xBC" width="32" description="The transmitter interrupt control register (XINTCTL) controls generation of the McASP transmit interrupt (XINT). When the register bit(s) is set to 1, the occurrence of the enabled McASP condition(s) generates XINT. See the XSTAT register for a description of the interrupt conditions.">
		<bitfield id="RESERVED106" width="24" begin="31" end="8" resetval="0x0" description="" range="31 - 8" rwaccess="R"/> 
		<bitfield id="XSTAFRM" width="1" begin="7" end="7" resetval="0x0" description="Transmit start of frame interrupt enable bit." range="7" rwaccess="R/W"/> 
		<bitfield id="RESERVED105" width="1" begin="6" end="6" resetval="0x0" description="" range="6" rwaccess="R"/> 
		<bitfield id="XDATA" width="1" begin="5" end="5" resetval="0x0" description="Transmit data ready interrupt enable bit." range="5" rwaccess="R/W"/> 
		<bitfield id="XLAST" width="1" begin="4" end="4" resetval="0x0" description="Transmit last slot interrupt enable bit." range="4" rwaccess="R/W"/> 
		<bitfield id="XDMAERR" width="1" begin="3" end="3" resetval="0x0" description="Transmit DMA error interrupt enable bit." range="3" rwaccess="R/W"/> 
		<bitfield id="XCKFAIL" width="1" begin="2" end="2" resetval="0x0" description="Transmit clock failure interrupt enable bit." range="2" rwaccess="R/W"/> 
		<bitfield id="XSYNCERR" width="1" begin="1" end="1" resetval="0x0" description="Unexpected transmit frame sync interrupt enable bit." range="1" rwaccess="R/W"/> 
		<bitfield id="XUNDRN" width="1" begin="0" end="0" resetval="0x0" description="Transmitter underrun interrupt enable bit." range="0" rwaccess="R/W"/>
	</register>
	<register id="CFG_XSTAT" acronym="CFG_XSTAT" offset="0xC0" width="32" description="The transmitter status register (XSTAT) provides the transmitter status and transmit TDM time slot number. If the McASP logic attempts to set an interrupt flag in the same cycle that the CPU writes to the flag to clear it, the McASP logic has priority and the flag remains set. This also causes a new interrupt request to be generated.">
		<bitfield id="RESERVED107" width="23" begin="31" end="9" resetval="0x0" description="" range="31 - 9" rwaccess="R"/> 
		<bitfield id="XERR" width="1" begin="8" end="8" resetval="0x0" description="XERR bit always returns a logic-OR of: XUNDRN OR XSYNCERR OR XCKFAIL OR XDMAERR. Allows a single bit to be checked to determine if a transmitter error interrupt has occurred. " range="8" rwaccess="R/W"/> 
		<bitfield id="XDMAERR" width="1" begin="7" end="7" resetval="0x0" description="Transmit DMA error flag. XDMAERR is set when the CPU or DMA writes more serializers through the data port in a given time slot than were programmed as transmitters. Causes a transmit interrupt [XINT], if this bit is set and XDMAERR in XINTCTL is set. This bit is cleared by writing a 1 to this bit. Writing a 0 has no effect. " range="7" rwaccess="R/W1TC"/> 
		<bitfield id="XSTAFRM" width="1" begin="6" end="6" resetval="0x0" description="Transmit start of frame flag. Causes a transmit interrupt [XINT], if this bit is set and XSTAFRM in XINTCTL is set. This bit is cleared by writing a 1 to this bit. Writing a 0 has no effect. " range="6" rwaccess="R/W1TC"/> 
		<bitfield id="XDATA" width="1" begin="5" end="5" resetval="0x0" description="Transmit data ready flag. Causes a transmit interrupt [XINT], if this bit is set and XDATA in XINTCTL is set. This bit is cleared by writing a 1 to this bit. Writing a 0 has no effect. " range="5" rwaccess="R/W1TC"/> 
		<bitfield id="XLAST" width="1" begin="4" end="4" resetval="0x0" description="Transmit last slot flag. XLAST is set along with XDATA, if the current slot is the last slot in a frame. Causes a transmit interrupt [XINT], if this bit is set and XLAST in XINTCTL is set. This bit is cleared by writing a 1 to this bit. Writing a 0 has no effect. " range="4" rwaccess="R/W1TC"/> 
		<bitfield id="XTDMSLOT" width="1" begin="3" end="3" resetval="0x0" description="Returns the LSB of XSLOT. Allows a single read of XSTAT to determine whether the current TDM time slot is even or odd. " range="3" rwaccess="R"/> 
		<bitfield id="XCKFAIL" width="1" begin="2" end="2" resetval="0x0" description="Transmit clock failure flag. XCKFAIL is set when the transmit clock failure detection circuit reports an error. Causes a transmit interrupt [XINT], if this bit is set and XCKFAIL in XINTCTL is set. This bit is cleared by writing a 1 to this bit. Writing a 0 has no effect. " range="2" rwaccess="R/W1TC"/> 
		<bitfield id="XSYNCERR" width="1" begin="1" end="1" resetval="0x0" description="Unexpected transmit frame sync flag. XSYNCERR is set when a new transmit frame sync [AFSX] occurs before it is expected. Causes a transmit interrupt [XINT], if this bit is set and XSYNCERR in XINTCTL is set. This bit is cleared by writing a 1 to this bit. Writing a 0 has no effect. " range="1" rwaccess="R/W1TC"/> 
		<bitfield id="XUNDRN" width="1" begin="0" end="0" resetval="0x0" description="Transmitter underrun flag. XUNDRN is set when the transmit serializer is instructed to transfer data from XBUF to XRSR, but XBUF has not yet been serviced with new data since the last transfer. Causes a transmit interrupt [XINT], if this bit is set and XUNDRN in XINTCTL is set. This bit is cleared by writing a 1 to this bit. Writing a 0 has no effect. " range="0" rwaccess="R/W1TC"/>
	</register>
	<register id="CFG_XSLOT" acronym="CFG_XSLOT" offset="0xC4" width="32" description="The current transmit TDM time slot register (XSLOT) indicates the current time slot for the transmit data frame.">
		<bitfield id="RESERVED108" width="22" begin="31" end="10" resetval="0x0" description="" range="31 - 10" rwaccess="R"/> 
		<bitfield id="XSLOTCNT" width="10" begin="9" end="0" resetval="0x383" description="Current transmit time slot count. Legal values: 0 to 383 [17Fh]. During reset, this counter value is 383 so the next count value, which is used to encode the first DIT group of data, will be 0 and encodes the B preamble. TDM function is not supported for >32 time slots. However, TDM time slot counter may count to 383 when used to transmit a DIT block." range="9 - 0" rwaccess="R"/>
	</register>
	<register id="CFG_XCLKCHK" acronym="CFG_XCLKCHK" offset="0xC8" width="32" description="The transmit clock check control register (XCLKCHK) configures the transmit clock failure detection circuit.">
		<bitfield id="XCNT" width="8" begin="31" end="24" resetval="0x0" description="Transmit clock count value [from previous measurement]. The clock circuit continually counts the number of system clocks for every 32 transmit high-frequency master clock [AHCLKX] signals, and stores the count in XCNT until the next measurement is taken." range="31 - 24" rwaccess="R"/> 
		<bitfield id="XMAX" width="8" begin="23" end="16" resetval="0x0" description="Transmit clock maximum boundary. This 8 bit unsigned value sets the maximum allowed boundary for the clock check counter after 32 transmit high-frequency master clock [AHCLKX] signals have been received. If the current counter value is greater than XMAX after counting 32 AHCLKX signals, XCKFAIL in XSTAT is set. The comparison is performed using unsigned arithmetic." range="23 - 16" rwaccess="R/W"/> 
		<bitfield id="XMIN" width="8" begin="15" end="8" resetval="0x0" description="Transmit clock minimum boundary. This 8 bit unsigned value sets the minimum allowed boundary for the clock check counter after 32 transmit high-frequency master clock [AHCLKX] signals have been received. If XCNT is less than XMIN after counting 32 AHCLKX signals, XCKFAIL in XSTAT is set. The comparison is performed using unsigned arithmetic." range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="RESERVED109" width="4" begin="7" end="4" resetval="0x0" description="" range="7 - 4" rwaccess="R"/> 
		<bitfield id="XPS" width="4" begin="3" end="0" resetval="0x0" description="Transmit clock check prescaler value. Fh = Reserved from 9h to Fh. " range="3 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG_XEVTCTL" acronym="CFG_XEVTCTL" offset="0xCC" width="32" description="The transmitter DMA event control register (XEVTCTL) contains a disable bit for the transmit DMA event. Note for device-specific registers: Accessing XEVTCTL not implemented on a specific device may cause improper device operation.">
		<bitfield id="RESERVED110" width="31" begin="31" end="1" resetval="0x0" description="" range="31 - 1" rwaccess="R"/> 
		<bitfield id="XDATDMA" width="1" begin="0" end="0" resetval="0x0" description="Transmit data DMA request enable bit. If writing to this bit, always write the default value of 0. " range="0" rwaccess="R/W"/>
	</register>
	<register id="CFG_DITCSRA0" acronym="CFG_DITCSRA0" offset="0x100" width="32" description="The DIT left channel status registers (DITCSRA0) provide the status of each left channel (even TDM time slot). Each of the six 32-bit registers can store 192 bits of channel status data for a complete block of transmission. The DIT reuses the same data for the next block. It is your responsibility to update the register file in time, if a different set of data need to be sent. ">
		<bitfield id="DITCSRA" width="32" begin="31" end="0" resetval="0x0" description="DIT left channel status registers." range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG_DITCSRA1" acronym="CFG_DITCSRA1" offset="0x104" width="32" description="The DIT left channel status registers (DITCSRA) provide the status of each left channel (even TDM time slot). Each of the six 32-bit registers can store 192 bits of channel status data for a complete block of transmission. The DIT reuses the same data for the next block. It is your responsibility to update the register file in time, if a different set of data need to be sent. ">
		<bitfield id="DITCSRA" width="32" begin="31" end="0" resetval="0x0" description="DIT left channel status registers." range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG_DITCSRA2" acronym="CFG_DITCSRA2" offset="0x108" width="32" description="The DIT left channel status registers (DITCSRA) provide the status of each left channel (even TDM time slot). Each of the six 32-bit registers can store 192 bits of channel status data for a complete block of transmission. The DIT reuses the same data for the next block. It is your responsibility to update the register file in time, if a different set of data need to be sent. ">
		<bitfield id="DITCSRA" width="32" begin="31" end="0" resetval="0x0" description="DIT left channel status registers." range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG_DITCSRA3" acronym="CFG_DITCSRA3" offset="0x10C" width="32" description="The DIT left channel status registers (DITCSRA) provide the status of each left channel (even TDM time slot). Each of the six 32-bit registers can store 192 bits of channel status data for a complete block of transmission. The DIT reuses the same data for the next block. It is your responsibility to update the register file in time, if a different set of data need to be sent. ">
		<bitfield id="DITCSRA" width="32" begin="31" end="0" resetval="0x0" description="DIT left channel status registers." range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG_DITCSRA4" acronym="CFG_DITCSRA4" offset="0x110" width="32" description="The DIT left channel status registers (DITCSRA) provide the status of each left channel (even TDM time slot). Each of the six 32-bit registers can store 192 bits of channel status data for a complete block of transmission. The DIT reuses the same data for the next block. It is your responsibility to update the register file in time, if a different set of data need to be sent. ">
		<bitfield id="DITCSRA" width="32" begin="31" end="0" resetval="0x0" description="DIT left channel status registers." range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG_DITCSRA5" acronym="CFG_DITCSRA5" offset="0x114" width="32" description="The DIT left channel status registers (DITCSRA) provide the status of each left channel (even TDM time slot). Each of the six 32-bit registers can store 192 bits of channel status data for a complete block of transmission. The DIT reuses the same data for the next block. It is your responsibility to update the register file in time, if a different set of data need to be sent. ">
		<bitfield id="DITCSRA" width="32" begin="31" end="0" resetval="0x0" description="DIT left channel status registers." range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG_DITCSRB0" acronym="CFG_DITCSRB0" offset="0x118" width="32" description="The DIT right channel status registers (DITCSRB0) provide the status of each right channel (odd TDM time slot). Each of the six 32-bit registers can store 192 bits of channel status data for a complete block of transmission. The DIT reuses the same data for the next block. It is your responsibility to update the register file in time, if a different set of data need to be sent. ">
		<bitfield id="DITCSRB" width="32" begin="31" end="0" resetval="0x0" description="DIT right channel status registers." range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG_DITCSRB1" acronym="CFG_DITCSRB1" offset="0x11C" width="32" description="The DIT right channel status registers (DITCSRB0) provide the status of each right channel (odd TDM time slot). Each of the six 32-bit registers can store 192 bits of channel status data for a complete block of transmission. The DIT reuses the same data for the next block. It is your responsibility to update the register file in time, if a different set of data need to be sent. ">
		<bitfield id="DITCSRB" width="32" begin="31" end="0" resetval="0x0" description="DIT right channel status registers." range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG_DITCSRB2" acronym="CFG_DITCSRB2" offset="0x120" width="32" description="The DIT right channel status registers (DITCSRB0) provide the status of each right channel (odd TDM time slot). Each of the six 32-bit registers can store 192 bits of channel status data for a complete block of transmission. The DIT reuses the same data for the next block. It is your responsibility to update the register file in time, if a different set of data need to be sent. ">
		<bitfield id="DITCSRB" width="32" begin="31" end="0" resetval="0x0" description="DIT right channel status registers." range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG_DITCSRB3" acronym="CFG_DITCSRB3" offset="0x124" width="32" description="The DIT right channel status registers (DITCSRB0) provide the status of each right channel (odd TDM time slot). Each of the six 32-bit registers can store 192 bits of channel status data for a complete block of transmission. The DIT reuses the same data for the next block. It is your responsibility to update the register file in time, if a different set of data need to be sent. ">
		<bitfield id="DITCSRB" width="32" begin="31" end="0" resetval="0x0" description="DIT right channel status registers." range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG_DITCSRB4" acronym="CFG_DITCSRB4" offset="0x128" width="32" description="The DIT right channel status registers (DITCSRB0) provide the status of each right channel (odd TDM time slot). Each of the six 32-bit registers can store 192 bits of channel status data for a complete block of transmission. The DIT reuses the same data for the next block. It is your responsibility to update the register file in time, if a different set of data need to be sent. ">
		<bitfield id="DITCSRB" width="32" begin="31" end="0" resetval="0x0" description="DIT right channel status registers." range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG_DITCSRB5" acronym="CFG_DITCSRB5" offset="0x12C" width="32" description="The DIT right channel status registers (DITCSRB0) provide the status of each right channel (odd TDM time slot). Each of the six 32-bit registers can store 192 bits of channel status data for a complete block of transmission. The DIT reuses the same data for the next block. It is your responsibility to update the register file in time, if a different set of data need to be sent. ">
		<bitfield id="DITCSRB" width="32" begin="31" end="0" resetval="0x0" description="DIT right channel status registers." range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG_DITUDRA0" acronym="CFG_DITUDRA0" offset="0x130" width="32" description="The DIT left channel user data registers (DITUDRA0) provides the user data of each left channel (even TDM time slot). Each of the six 32-bit registers can store 192 bits of user data for a complete block of transmission. The DIT reuses the same data for the next block. It is your responsibility to update the register in time, if a different set of data need to be sent. ">
		<bitfield id="DITUDRA" width="32" begin="31" end="0" resetval="0x0" description="DIT left channel user data registers." range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG_DITUDRA1" acronym="CFG_DITUDRA1" offset="0x134" width="32" description="The DIT left channel user data registers (DITUDRA0) provides the user data of each left channel (even TDM time slot). Each of the six 32-bit registers can store 192 bits of user data for a complete block of transmission. The DIT reuses the same data for the next block. It is your responsibility to update the register in time, if a different set of data need to be sent. ">
		<bitfield id="DITUDRA" width="32" begin="31" end="0" resetval="0x0" description="DIT left channel user data registers." range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG_DITUDRA2" acronym="CFG_DITUDRA2" offset="0x138" width="32" description="The DIT left channel user data registers (DITUDRA0) provides the user data of each left channel (even TDM time slot). Each of the six 32-bit registers can store 192 bits of user data for a complete block of transmission. The DIT reuses the same data for the next block. It is your responsibility to update the register in time, if a different set of data need to be sent. ">
		<bitfield id="DITUDRA" width="32" begin="31" end="0" resetval="0x0" description="DIT left channel user data registers." range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG_DITUDRA3" acronym="CFG_DITUDRA3" offset="0x13C" width="32" description="The DIT left channel user data registers (DITUDRA0) provides the user data of each left channel (even TDM time slot). Each of the six 32-bit registers can store 192 bits of user data for a complete block of transmission. The DIT reuses the same data for the next block. It is your responsibility to update the register in time, if a different set of data need to be sent. ">
		<bitfield id="DITUDRA" width="32" begin="31" end="0" resetval="0x0" description="DIT left channel user data registers." range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG_DITUDRA4" acronym="CFG_DITUDRA4" offset="0x140" width="32" description="The DIT left channel user data registers (DITUDRA0) provides the user data of each left channel (even TDM time slot). Each of the six 32-bit registers can store 192 bits of user data for a complete block of transmission. The DIT reuses the same data for the next block. It is your responsibility to update the register in time, if a different set of data need to be sent. ">
		<bitfield id="DITUDRA" width="32" begin="31" end="0" resetval="0x0" description="DIT left channel user data registers." range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG_DITUDRA5" acronym="CFG_DITUDRA5" offset="0x144" width="32" description="The DIT left channel user data registers (DITUDRA0) provides the user data of each left channel (even TDM time slot). Each of the six 32-bit registers can store 192 bits of user data for a complete block of transmission. The DIT reuses the same data for the next block. It is your responsibility to update the register in time, if a different set of data need to be sent. ">
		<bitfield id="DITUDRA" width="32" begin="31" end="0" resetval="0x0" description="DIT left channel user data registers." range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG_DITUDRB0" acronym="CFG_DITUDRB0" offset="0x148" width="32" description="The DIT right channel user data registers (DITUDRB0) provides the user data of each right channel (odd TDM time slot). Each of the six 32-bit registers can store 192 bits of user data for a complete block of transmission. The DIT reuses the same data for the next block. It is your responsibility to update the register in time, if a different set of data need to be sent. ">
		<bitfield id="DITUDRB" width="32" begin="31" end="0" resetval="0x0" description="DIT right channel user data registers." range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG_DITUDRB1" acronym="CFG_DITUDRB1" offset="0x14C" width="32" description="The DIT right channel user data registers (DITUDRB0) provides the user data of each right channel (odd TDM time slot). Each of the six 32-bit registers can store 192 bits of user data for a complete block of transmission. The DIT reuses the same data for the next block. It is your responsibility to update the register in time, if a different set of data need to be sent. ">
		<bitfield id="DITUDRB" width="32" begin="31" end="0" resetval="0x0" description="DIT right channel user data registers." range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG_DITUDRB2" acronym="CFG_DITUDRB2" offset="0x150" width="32" description="The DIT right channel user data registers (DITUDRB0) provides the user data of each right channel (odd TDM time slot). Each of the six 32-bit registers can store 192 bits of user data for a complete block of transmission. The DIT reuses the same data for the next block. It is your responsibility to update the register in time, if a different set of data need to be sent. ">
		<bitfield id="DITUDRB" width="32" begin="31" end="0" resetval="0x0" description="DIT right channel user data registers." range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG_DITUDRB3" acronym="CFG_DITUDRB3" offset="0x154" width="32" description="The DIT right channel user data registers (DITUDRB0) provides the user data of each right channel (odd TDM time slot). Each of the six 32-bit registers can store 192 bits of user data for a complete block of transmission. The DIT reuses the same data for the next block. It is your responsibility to update the register in time, if a different set of data need to be sent. ">
		<bitfield id="DITUDRB" width="32" begin="31" end="0" resetval="0x0" description="DIT right channel user data registers." range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG_DITUDRB4" acronym="CFG_DITUDRB4" offset="0x158" width="32" description="The DIT right channel user data registers (DITUDRB0) provides the user data of each right channel (odd TDM time slot). Each of the six 32-bit registers can store 192 bits of user data for a complete block of transmission. The DIT reuses the same data for the next block. It is your responsibility to update the register in time, if a different set of data need to be sent. ">
		<bitfield id="DITUDRB" width="32" begin="31" end="0" resetval="0x0" description="DIT right channel user data registers." range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG_DITUDRB5" acronym="CFG_DITUDRB5" offset="0x15C" width="32" description="The DIT right channel user data registers (DITUDRB0) provides the user data of each right channel (odd TDM time slot). Each of the six 32-bit registers can store 192 bits of user data for a complete block of transmission. The DIT reuses the same data for the next block. It is your responsibility to update the register in time, if a different set of data need to be sent. ">
		<bitfield id="DITUDRB" width="32" begin="31" end="0" resetval="0x0" description="DIT right channel user data registers." range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG_SRCTL0" acronym="CFG_SRCTL0" offset="0x180" width="32" description="Each serializer on the McASP has a serializer control register (SRCTL0). There are up to 16 serializers per McASP. Note for device-specific registers: Accessing SRCTL0n not implemented on a specific device may cause improper device operation.">
		<bitfield id="RESERVED111" width="26" begin="31" end="6" resetval="0x0" description="" range="31 - 6" rwaccess="R"/> 
		<bitfield id="RRDY" width="1" begin="5" end="5" resetval="0x0" description="Receive buffer ready bit. RRDY indicates the current receive buffer state. Always reads 0 when programmed as a transmitter or as inactive. If SRMOD bit is set to receive [2h], RRDY switches from 0 to 1 whenever data is transferred from XRSR to RBUF. " range="5" rwaccess="R"/> 
		<bitfield id="XRDY" width="1" begin="4" end="4" resetval="0x0" description="Transmit buffer ready bit. XRDY indicates the current transmit buffer state. Always reads 0 when programmed as a receiver or as inactive. If SRMOD bit is set to transmit [1h], XRDY switches from 0 to 1 when XSRCLR in GBLCTL is switched from 0 to 1 to indicate an empty transmitter. XRDY remains set until XSRCLR is forced to 0, data is written to the corresponding transmit buffer, or SRMOD bit is changed to receive [2h] or inactive [0]. " range="4" rwaccess="R"/> 
		<bitfield id="DISMOD" width="2" begin="3" end="2" resetval="0x0" description="Serializer pin drive mode bit. Drive on pin when in inactive TDM slot of transmit mode or when serializer is inactive. This field only applies if the pin is configured as a McASP pin [PFUNC = 0]. " range="3 - 2" rwaccess="R/W"/> 
		<bitfield id="SRMOD" width="2" begin="1" end="0" resetval="0x0" description="Serializer mode bit." range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG_SRCTL1" acronym="CFG_SRCTL1" offset="0x184" width="32" description="Each serializer on the McASP has a serializer control register (SRCTL0). There are up to 16 serializers per McASP. Note for device-specific registers: Accessing SRCTL0n not implemented on a specific device may cause improper device operation.">
		<bitfield id="RESERVED112" width="26" begin="31" end="6" resetval="0x0" description="" range="31 - 6" rwaccess="R"/> 
		<bitfield id="RRDY" width="1" begin="5" end="5" resetval="0x0" description="Receive buffer ready bit. RRDY indicates the current receive buffer state. Always reads 0 when programmed as a transmitter or as inactive. If SRMOD bit is set to receive [2h], RRDY switches from 0 to 1 whenever data is transferred from XRSR to RBUF. " range="5" rwaccess="R"/> 
		<bitfield id="XRDY" width="1" begin="4" end="4" resetval="0x0" description="Transmit buffer ready bit. XRDY indicates the current transmit buffer state. Always reads 0 when programmed as a receiver or as inactive. If SRMOD bit is set to transmit [1h], XRDY switches from 0 to 1 when XSRCLR in GBLCTL is switched from 0 to 1 to indicate an empty transmitter. XRDY remains set until XSRCLR is forced to 0, data is written to the corresponding transmit buffer, or SRMOD bit is changed to receive [2h] or inactive [0]. " range="4" rwaccess="R"/> 
		<bitfield id="DISMOD" width="2" begin="3" end="2" resetval="0x0" description="Serializer pin drive mode bit. Drive on pin when in inactive TDM slot of transmit mode or when serializer is inactive. This field only applies if the pin is configured as a McASP pin [PFUNC = 0]. " range="3 - 2" rwaccess="R/W"/> 
		<bitfield id="SRMOD" width="2" begin="1" end="0" resetval="0x0" description="Serializer mode bit." range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG_SRCTL2" acronym="CFG_SRCTL2" offset="0x188" width="32" description="Each serializer on the McASP has a serializer control register (SRCTL0). There are up to 16 serializers per McASP. Note for device-specific registers: Accessing SRCTL0n not implemented on a specific device may cause improper device operation.">
		<bitfield id="RESERVED113" width="26" begin="31" end="6" resetval="0x0" description="" range="31 - 6" rwaccess="R"/> 
		<bitfield id="RRDY" width="1" begin="5" end="5" resetval="0x0" description="Receive buffer ready bit. RRDY indicates the current receive buffer state. Always reads 0 when programmed as a transmitter or as inactive. If SRMOD bit is set to receive [2h], RRDY switches from 0 to 1 whenever data is transferred from XRSR to RBUF. " range="5" rwaccess="R"/> 
		<bitfield id="XRDY" width="1" begin="4" end="4" resetval="0x0" description="Transmit buffer ready bit. XRDY indicates the current transmit buffer state. Always reads 0 when programmed as a receiver or as inactive. If SRMOD bit is set to transmit [1h], XRDY switches from 0 to 1 when XSRCLR in GBLCTL is switched from 0 to 1 to indicate an empty transmitter. XRDY remains set until XSRCLR is forced to 0, data is written to the corresponding transmit buffer, or SRMOD bit is changed to receive [2h] or inactive [0]. " range="4" rwaccess="R"/> 
		<bitfield id="DISMOD" width="2" begin="3" end="2" resetval="0x0" description="Serializer pin drive mode bit. Drive on pin when in inactive TDM slot of transmit mode or when serializer is inactive. This field only applies if the pin is configured as a McASP pin [PFUNC = 0]. " range="3 - 2" rwaccess="R/W"/> 
		<bitfield id="SRMOD" width="2" begin="1" end="0" resetval="0x0" description="Serializer mode bit." range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG_SRCTL3" acronym="CFG_SRCTL3" offset="0x18C" width="32" description="Each serializer on the McASP has a serializer control register (SRCTL0). There are up to 16 serializers per McASP. Note for device-specific registers: Accessing SRCTL0n not implemented on a specific device may cause improper device operation.">
		<bitfield id="RESERVED114" width="26" begin="31" end="6" resetval="0x0" description="" range="31 - 6" rwaccess="R"/> 
		<bitfield id="RRDY" width="1" begin="5" end="5" resetval="0x0" description="Receive buffer ready bit. RRDY indicates the current receive buffer state. Always reads 0 when programmed as a transmitter or as inactive. If SRMOD bit is set to receive [2h], RRDY switches from 0 to 1 whenever data is transferred from XRSR to RBUF. " range="5" rwaccess="R"/> 
		<bitfield id="XRDY" width="1" begin="4" end="4" resetval="0x0" description="Transmit buffer ready bit. XRDY indicates the current transmit buffer state. Always reads 0 when programmed as a receiver or as inactive. If SRMOD bit is set to transmit [1h], XRDY switches from 0 to 1 when XSRCLR in GBLCTL is switched from 0 to 1 to indicate an empty transmitter. XRDY remains set until XSRCLR is forced to 0, data is written to the corresponding transmit buffer, or SRMOD bit is changed to receive [2h] or inactive [0]. " range="4" rwaccess="R"/> 
		<bitfield id="DISMOD" width="2" begin="3" end="2" resetval="0x0" description="Serializer pin drive mode bit. Drive on pin when in inactive TDM slot of transmit mode or when serializer is inactive. This field only applies if the pin is configured as a McASP pin [PFUNC = 0]. " range="3 - 2" rwaccess="R/W"/> 
		<bitfield id="SRMOD" width="2" begin="1" end="0" resetval="0x0" description="Serializer mode bit." range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG_SRCTL4" acronym="CFG_SRCTL4" offset="0x190" width="32" description="Each serializer on the McASP has a serializer control register (SRCTL0). There are up to 16 serializers per McASP. Note for device-specific registers: Accessing SRCTL0n not implemented on a specific device may cause improper device operation.">
		<bitfield id="RESERVED115" width="26" begin="31" end="6" resetval="0x0" description="" range="31 - 6" rwaccess="R"/> 
		<bitfield id="RRDY" width="1" begin="5" end="5" resetval="0x0" description="Receive buffer ready bit. RRDY indicates the current receive buffer state. Always reads 0 when programmed as a transmitter or as inactive. If SRMOD bit is set to receive [2h], RRDY switches from 0 to 1 whenever data is transferred from XRSR to RBUF. " range="5" rwaccess="R"/> 
		<bitfield id="XRDY" width="1" begin="4" end="4" resetval="0x0" description="Transmit buffer ready bit. XRDY indicates the current transmit buffer state. Always reads 0 when programmed as a receiver or as inactive. If SRMOD bit is set to transmit [1h], XRDY switches from 0 to 1 when XSRCLR in GBLCTL is switched from 0 to 1 to indicate an empty transmitter. XRDY remains set until XSRCLR is forced to 0, data is written to the corresponding transmit buffer, or SRMOD bit is changed to receive [2h] or inactive [0]. " range="4" rwaccess="R"/> 
		<bitfield id="DISMOD" width="2" begin="3" end="2" resetval="0x0" description="Serializer pin drive mode bit. Drive on pin when in inactive TDM slot of transmit mode or when serializer is inactive. This field only applies if the pin is configured as a McASP pin [PFUNC = 0]. " range="3 - 2" rwaccess="R/W"/> 
		<bitfield id="SRMOD" width="2" begin="1" end="0" resetval="0x0" description="Serializer mode bit." range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG_SRCTL5" acronym="CFG_SRCTL5" offset="0x194" width="32" description="Each serializer on the McASP has a serializer control register (SRCTL0). There are up to 16 serializers per McASP. Note for device-specific registers: Accessing SRCTL0n not implemented on a specific device may cause improper device operation.">
		<bitfield id="RESERVED116" width="26" begin="31" end="6" resetval="0x0" description="" range="31 - 6" rwaccess="R"/> 
		<bitfield id="RRDY" width="1" begin="5" end="5" resetval="0x0" description="Receive buffer ready bit. RRDY indicates the current receive buffer state. Always reads 0 when programmed as a transmitter or as inactive. If SRMOD bit is set to receive [2h], RRDY switches from 0 to 1 whenever data is transferred from XRSR to RBUF. " range="5" rwaccess="R"/> 
		<bitfield id="XRDY" width="1" begin="4" end="4" resetval="0x0" description="Transmit buffer ready bit. XRDY indicates the current transmit buffer state. Always reads 0 when programmed as a receiver or as inactive. If SRMOD bit is set to transmit [1h], XRDY switches from 0 to 1 when XSRCLR in GBLCTL is switched from 0 to 1 to indicate an empty transmitter. XRDY remains set until XSRCLR is forced to 0, data is written to the corresponding transmit buffer, or SRMOD bit is changed to receive [2h] or inactive [0]. " range="4" rwaccess="R"/> 
		<bitfield id="DISMOD" width="2" begin="3" end="2" resetval="0x0" description="Serializer pin drive mode bit. Drive on pin when in inactive TDM slot of transmit mode or when serializer is inactive. This field only applies if the pin is configured as a McASP pin [PFUNC = 0]. " range="3 - 2" rwaccess="R/W"/> 
		<bitfield id="SRMOD" width="2" begin="1" end="0" resetval="0x0" description="Serializer mode bit." range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG_SRCTL6" acronym="CFG_SRCTL6" offset="0x198" width="32" description="Each serializer on the McASP has a serializer control register (SRCTL0). There are up to 16 serializers per McASP. Note for device-specific registers: Accessing SRCTL0n not implemented on a specific device may cause improper device operation.">
		<bitfield id="RESERVED117" width="26" begin="31" end="6" resetval="0x0" description="" range="31 - 6" rwaccess="R"/> 
		<bitfield id="RRDY" width="1" begin="5" end="5" resetval="0x0" description="Receive buffer ready bit. RRDY indicates the current receive buffer state. Always reads 0 when programmed as a transmitter or as inactive. If SRMOD bit is set to receive [2h], RRDY switches from 0 to 1 whenever data is transferred from XRSR to RBUF. " range="5" rwaccess="R"/> 
		<bitfield id="XRDY" width="1" begin="4" end="4" resetval="0x0" description="Transmit buffer ready bit. XRDY indicates the current transmit buffer state. Always reads 0 when programmed as a receiver or as inactive. If SRMOD bit is set to transmit [1h], XRDY switches from 0 to 1 when XSRCLR in GBLCTL is switched from 0 to 1 to indicate an empty transmitter. XRDY remains set until XSRCLR is forced to 0, data is written to the corresponding transmit buffer, or SRMOD bit is changed to receive [2h] or inactive [0]. " range="4" rwaccess="R"/> 
		<bitfield id="DISMOD" width="2" begin="3" end="2" resetval="0x0" description="Serializer pin drive mode bit. Drive on pin when in inactive TDM slot of transmit mode or when serializer is inactive. This field only applies if the pin is configured as a McASP pin [PFUNC = 0]. " range="3 - 2" rwaccess="R/W"/> 
		<bitfield id="SRMOD" width="2" begin="1" end="0" resetval="0x0" description="Serializer mode bit." range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG_SRCTL7" acronym="CFG_SRCTL7" offset="0x19C" width="32" description="Each serializer on the McASP has a serializer control register (SRCTL0). There are up to 16 serializers per McASP. Note for device-specific registers: Accessing SRCTL0n not implemented on a specific device may cause improper device operation.">
		<bitfield id="RESERVED118" width="26" begin="31" end="6" resetval="0x0" description="" range="31 - 6" rwaccess="R"/> 
		<bitfield id="RRDY" width="1" begin="5" end="5" resetval="0x0" description="Receive buffer ready bit. RRDY indicates the current receive buffer state. Always reads 0 when programmed as a transmitter or as inactive. If SRMOD bit is set to receive [2h], RRDY switches from 0 to 1 whenever data is transferred from XRSR to RBUF. " range="5" rwaccess="R"/> 
		<bitfield id="XRDY" width="1" begin="4" end="4" resetval="0x0" description="Transmit buffer ready bit. XRDY indicates the current transmit buffer state. Always reads 0 when programmed as a receiver or as inactive. If SRMOD bit is set to transmit [1h], XRDY switches from 0 to 1 when XSRCLR in GBLCTL is switched from 0 to 1 to indicate an empty transmitter. XRDY remains set until XSRCLR is forced to 0, data is written to the corresponding transmit buffer, or SRMOD bit is changed to receive [2h] or inactive [0]. " range="4" rwaccess="R"/> 
		<bitfield id="DISMOD" width="2" begin="3" end="2" resetval="0x0" description="Serializer pin drive mode bit. Drive on pin when in inactive TDM slot of transmit mode or when serializer is inactive. This field only applies if the pin is configured as a McASP pin [PFUNC = 0]. " range="3 - 2" rwaccess="R/W"/> 
		<bitfield id="SRMOD" width="2" begin="1" end="0" resetval="0x0" description="Serializer mode bit." range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG_SRCTL8" acronym="CFG_SRCTL8" offset="0x1A0" width="32" description="Each serializer on the McASP has a serializer control register (SRCTL0). There are up to 16 serializers per McASP. Note for device-specific registers: Accessing SRCTL0n not implemented on a specific device may cause improper device operation.">
		<bitfield id="RESERVED119" width="26" begin="31" end="6" resetval="0x0" description="" range="31 - 6" rwaccess="R"/> 
		<bitfield id="RRDY" width="1" begin="5" end="5" resetval="0x0" description="Receive buffer ready bit. RRDY indicates the current receive buffer state. Always reads 0 when programmed as a transmitter or as inactive. If SRMOD bit is set to receive [2h], RRDY switches from 0 to 1 whenever data is transferred from XRSR to RBUF. " range="5" rwaccess="R"/> 
		<bitfield id="XRDY" width="1" begin="4" end="4" resetval="0x0" description="Transmit buffer ready bit. XRDY indicates the current transmit buffer state. Always reads 0 when programmed as a receiver or as inactive. If SRMOD bit is set to transmit [1h], XRDY switches from 0 to 1 when XSRCLR in GBLCTL is switched from 0 to 1 to indicate an empty transmitter. XRDY remains set until XSRCLR is forced to 0, data is written to the corresponding transmit buffer, or SRMOD bit is changed to receive [2h] or inactive [0]. " range="4" rwaccess="R"/> 
		<bitfield id="DISMOD" width="2" begin="3" end="2" resetval="0x0" description="Serializer pin drive mode bit. Drive on pin when in inactive TDM slot of transmit mode or when serializer is inactive. This field only applies if the pin is configured as a McASP pin [PFUNC = 0]. " range="3 - 2" rwaccess="R/W"/> 
		<bitfield id="SRMOD" width="2" begin="1" end="0" resetval="0x0" description="Serializer mode bit." range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG_SRCTL9" acronym="CFG_SRCTL9" offset="0x1A4" width="32" description="Each serializer on the McASP has a serializer control register (SRCTL0). There are up to 16 serializers per McASP. Note for device-specific registers: Accessing SRCTL0n not implemented on a specific device may cause improper device operation.">
		<bitfield id="RESERVED120" width="26" begin="31" end="6" resetval="0x0" description="" range="31 - 6" rwaccess="R"/> 
		<bitfield id="RRDY" width="1" begin="5" end="5" resetval="0x0" description="Receive buffer ready bit. RRDY indicates the current receive buffer state. Always reads 0 when programmed as a transmitter or as inactive. If SRMOD bit is set to receive [2h], RRDY switches from 0 to 1 whenever data is transferred from XRSR to RBUF. " range="5" rwaccess="R"/> 
		<bitfield id="XRDY" width="1" begin="4" end="4" resetval="0x0" description="Transmit buffer ready bit. XRDY indicates the current transmit buffer state. Always reads 0 when programmed as a receiver or as inactive. If SRMOD bit is set to transmit [1h], XRDY switches from 0 to 1 when XSRCLR in GBLCTL is switched from 0 to 1 to indicate an empty transmitter. XRDY remains set until XSRCLR is forced to 0, data is written to the corresponding transmit buffer, or SRMOD bit is changed to receive [2h] or inactive [0]. " range="4" rwaccess="R"/> 
		<bitfield id="DISMOD" width="2" begin="3" end="2" resetval="0x0" description="Serializer pin drive mode bit. Drive on pin when in inactive TDM slot of transmit mode or when serializer is inactive. This field only applies if the pin is configured as a McASP pin [PFUNC = 0]. " range="3 - 2" rwaccess="R/W"/> 
		<bitfield id="SRMOD" width="2" begin="1" end="0" resetval="0x0" description="Serializer mode bit." range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG_SRCTL10" acronym="CFG_SRCTL10" offset="0x1A8" width="32" description="Each serializer on the McASP has a serializer control register (SRCTL0). There are up to 16 serializers per McASP. Note for device-specific registers: Accessing SRCTL0n not implemented on a specific device may cause improper device operation.">
		<bitfield id="RESERVED121" width="26" begin="31" end="6" resetval="0x0" description="" range="31 - 6" rwaccess="R"/> 
		<bitfield id="RRDY" width="1" begin="5" end="5" resetval="0x0" description="Receive buffer ready bit. RRDY indicates the current receive buffer state. Always reads 0 when programmed as a transmitter or as inactive. If SRMOD bit is set to receive [2h], RRDY switches from 0 to 1 whenever data is transferred from XRSR to RBUF. " range="5" rwaccess="R"/> 
		<bitfield id="XRDY" width="1" begin="4" end="4" resetval="0x0" description="Transmit buffer ready bit. XRDY indicates the current transmit buffer state. Always reads 0 when programmed as a receiver or as inactive. If SRMOD bit is set to transmit [1h], XRDY switches from 0 to 1 when XSRCLR in GBLCTL is switched from 0 to 1 to indicate an empty transmitter. XRDY remains set until XSRCLR is forced to 0, data is written to the corresponding transmit buffer, or SRMOD bit is changed to receive [2h] or inactive [0]. " range="4" rwaccess="R"/> 
		<bitfield id="DISMOD" width="2" begin="3" end="2" resetval="0x0" description="Serializer pin drive mode bit. Drive on pin when in inactive TDM slot of transmit mode or when serializer is inactive. This field only applies if the pin is configured as a McASP pin [PFUNC = 0]. " range="3 - 2" rwaccess="R/W"/> 
		<bitfield id="SRMOD" width="2" begin="1" end="0" resetval="0x0" description="Serializer mode bit." range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG_SRCTL11" acronym="CFG_SRCTL11" offset="0x1AC" width="32" description="Each serializer on the McASP has a serializer control register (SRCTL0). There are up to 16 serializers per McASP. Note for device-specific registers: Accessing SRCTL0n not implemented on a specific device may cause improper device operation.">
		<bitfield id="RESERVED122" width="26" begin="31" end="6" resetval="0x0" description="" range="31 - 6" rwaccess="R"/> 
		<bitfield id="RRDY" width="1" begin="5" end="5" resetval="0x0" description="Receive buffer ready bit. RRDY indicates the current receive buffer state. Always reads 0 when programmed as a transmitter or as inactive. If SRMOD bit is set to receive [2h], RRDY switches from 0 to 1 whenever data is transferred from XRSR to RBUF. " range="5" rwaccess="R"/> 
		<bitfield id="XRDY" width="1" begin="4" end="4" resetval="0x0" description="Transmit buffer ready bit. XRDY indicates the current transmit buffer state. Always reads 0 when programmed as a receiver or as inactive. If SRMOD bit is set to transmit [1h], XRDY switches from 0 to 1 when XSRCLR in GBLCTL is switched from 0 to 1 to indicate an empty transmitter. XRDY remains set until XSRCLR is forced to 0, data is written to the corresponding transmit buffer, or SRMOD bit is changed to receive [2h] or inactive [0]. " range="4" rwaccess="R"/> 
		<bitfield id="DISMOD" width="2" begin="3" end="2" resetval="0x0" description="Serializer pin drive mode bit. Drive on pin when in inactive TDM slot of transmit mode or when serializer is inactive. This field only applies if the pin is configured as a McASP pin [PFUNC = 0]. " range="3 - 2" rwaccess="R/W"/> 
		<bitfield id="SRMOD" width="2" begin="1" end="0" resetval="0x0" description="Serializer mode bit." range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG_SRCTL12" acronym="CFG_SRCTL12" offset="0x1B0" width="32" description="Each serializer on the McASP has a serializer control register (SRCTL0). There are up to 16 serializers per McASP. Note for device-specific registers: Accessing SRCTL0n not implemented on a specific device may cause improper device operation.">
		<bitfield id="RESERVED123" width="26" begin="31" end="6" resetval="0x0" description="" range="31 - 6" rwaccess="R"/> 
		<bitfield id="RRDY" width="1" begin="5" end="5" resetval="0x0" description="Receive buffer ready bit. RRDY indicates the current receive buffer state. Always reads 0 when programmed as a transmitter or as inactive. If SRMOD bit is set to receive [2h], RRDY switches from 0 to 1 whenever data is transferred from XRSR to RBUF. " range="5" rwaccess="R"/> 
		<bitfield id="XRDY" width="1" begin="4" end="4" resetval="0x0" description="Transmit buffer ready bit. XRDY indicates the current transmit buffer state. Always reads 0 when programmed as a receiver or as inactive. If SRMOD bit is set to transmit [1h], XRDY switches from 0 to 1 when XSRCLR in GBLCTL is switched from 0 to 1 to indicate an empty transmitter. XRDY remains set until XSRCLR is forced to 0, data is written to the corresponding transmit buffer, or SRMOD bit is changed to receive [2h] or inactive [0]. " range="4" rwaccess="R"/> 
		<bitfield id="DISMOD" width="2" begin="3" end="2" resetval="0x0" description="Serializer pin drive mode bit. Drive on pin when in inactive TDM slot of transmit mode or when serializer is inactive. This field only applies if the pin is configured as a McASP pin [PFUNC = 0]. " range="3 - 2" rwaccess="R/W"/> 
		<bitfield id="SRMOD" width="2" begin="1" end="0" resetval="0x0" description="Serializer mode bit." range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG_SRCTL13" acronym="CFG_SRCTL13" offset="0x1B4" width="32" description="Each serializer on the McASP has a serializer control register (SRCTL0). There are up to 16 serializers per McASP. Note for device-specific registers: Accessing SRCTL0n not implemented on a specific device may cause improper device operation.">
		<bitfield id="RESERVED124" width="26" begin="31" end="6" resetval="0x0" description="" range="31 - 6" rwaccess="R"/> 
		<bitfield id="RRDY" width="1" begin="5" end="5" resetval="0x0" description="Receive buffer ready bit. RRDY indicates the current receive buffer state. Always reads 0 when programmed as a transmitter or as inactive. If SRMOD bit is set to receive [2h], RRDY switches from 0 to 1 whenever data is transferred from XRSR to RBUF. " range="5" rwaccess="R"/> 
		<bitfield id="XRDY" width="1" begin="4" end="4" resetval="0x0" description="Transmit buffer ready bit. XRDY indicates the current transmit buffer state. Always reads 0 when programmed as a receiver or as inactive. If SRMOD bit is set to transmit [1h], XRDY switches from 0 to 1 when XSRCLR in GBLCTL is switched from 0 to 1 to indicate an empty transmitter. XRDY remains set until XSRCLR is forced to 0, data is written to the corresponding transmit buffer, or SRMOD bit is changed to receive [2h] or inactive [0]. " range="4" rwaccess="R"/> 
		<bitfield id="DISMOD" width="2" begin="3" end="2" resetval="0x0" description="Serializer pin drive mode bit. Drive on pin when in inactive TDM slot of transmit mode or when serializer is inactive. This field only applies if the pin is configured as a McASP pin [PFUNC = 0]. " range="3 - 2" rwaccess="R/W"/> 
		<bitfield id="SRMOD" width="2" begin="1" end="0" resetval="0x0" description="Serializer mode bit." range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG_SRCTL14" acronym="CFG_SRCTL14" offset="0x1B8" width="32" description="Each serializer on the McASP has a serializer control register (SRCTL0). There are up to 16 serializers per McASP. Note for device-specific registers: Accessing SRCTL0n not implemented on a specific device may cause improper device operation.">
		<bitfield id="RESERVED125" width="26" begin="31" end="6" resetval="0x0" description="" range="31 - 6" rwaccess="R"/> 
		<bitfield id="RRDY" width="1" begin="5" end="5" resetval="0x0" description="Receive buffer ready bit. RRDY indicates the current receive buffer state. Always reads 0 when programmed as a transmitter or as inactive. If SRMOD bit is set to receive [2h], RRDY switches from 0 to 1 whenever data is transferred from XRSR to RBUF. " range="5" rwaccess="R"/> 
		<bitfield id="XRDY" width="1" begin="4" end="4" resetval="0x0" description="Transmit buffer ready bit. XRDY indicates the current transmit buffer state. Always reads 0 when programmed as a receiver or as inactive. If SRMOD bit is set to transmit [1h], XRDY switches from 0 to 1 when XSRCLR in GBLCTL is switched from 0 to 1 to indicate an empty transmitter. XRDY remains set until XSRCLR is forced to 0, data is written to the corresponding transmit buffer, or SRMOD bit is changed to receive [2h] or inactive [0]. " range="4" rwaccess="R"/> 
		<bitfield id="DISMOD" width="2" begin="3" end="2" resetval="0x0" description="Serializer pin drive mode bit. Drive on pin when in inactive TDM slot of transmit mode or when serializer is inactive. This field only applies if the pin is configured as a McASP pin [PFUNC = 0]. " range="3 - 2" rwaccess="R/W"/> 
		<bitfield id="SRMOD" width="2" begin="1" end="0" resetval="0x0" description="Serializer mode bit." range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG_SRCTL15" acronym="CFG_SRCTL15" offset="0x1BC" width="32" description="Each serializer on the McASP has a serializer control register (SRCTL0). There are up to 16 serializers per McASP. Note for device-specific registers: Accessing SRCTL0n not implemented on a specific device may cause improper device operation.">
		<bitfield id="RESERVED126" width="26" begin="31" end="6" resetval="0x0" description="" range="31 - 6" rwaccess="R"/> 
		<bitfield id="RRDY" width="1" begin="5" end="5" resetval="0x0" description="Receive buffer ready bit. RRDY indicates the current receive buffer state. Always reads 0 when programmed as a transmitter or as inactive. If SRMOD bit is set to receive [2h], RRDY switches from 0 to 1 whenever data is transferred from XRSR to RBUF. " range="5" rwaccess="R"/> 
		<bitfield id="XRDY" width="1" begin="4" end="4" resetval="0x0" description="Transmit buffer ready bit. XRDY indicates the current transmit buffer state. Always reads 0 when programmed as a receiver or as inactive. If SRMOD bit is set to transmit [1h], XRDY switches from 0 to 1 when XSRCLR in GBLCTL is switched from 0 to 1 to indicate an empty transmitter. XRDY remains set until XSRCLR is forced to 0, data is written to the corresponding transmit buffer, or SRMOD bit is changed to receive [2h] or inactive [0]. " range="4" rwaccess="R"/> 
		<bitfield id="DISMOD" width="2" begin="3" end="2" resetval="0x0" description="Serializer pin drive mode bit. Drive on pin when in inactive TDM slot of transmit mode or when serializer is inactive. This field only applies if the pin is configured as a McASP pin [PFUNC = 0]. " range="3 - 2" rwaccess="R/W"/> 
		<bitfield id="SRMOD" width="2" begin="1" end="0" resetval="0x0" description="Serializer mode bit." range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG_XBUF0" acronym="CFG_XBUF0" offset="0x200" width="32" description="The transmit buffers for the serializers (XBUF0) hold data from the transmit format unit. For transmit operations, the XBUF0 is an alias of the XRBUF in the serializer. Accessing XBUF0 registers not implemented on a specific device may cause improper device operation.">
		<bitfield id="XBUF" width="32" begin="31" end="0" resetval="0x0" description="Transmit buffers for serializers." range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG_XBUF1" acronym="CFG_XBUF1" offset="0x204" width="32" description="The transmit buffers for the serializers (XBUF0) hold data from the transmit format unit. For transmit operations, the XBUF0 is an alias of the XRBUF in the serializer. Accessing XBUF0 registers not implemented on a specific device may cause improper device operation.">
		<bitfield id="XBUF" width="32" begin="31" end="0" resetval="0x0" description="Transmit buffers for serializers." range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG_XBUF2" acronym="CFG_XBUF2" offset="0x208" width="32" description="The transmit buffers for the serializers (XBUF0) hold data from the transmit format unit. For transmit operations, the XBUF0 is an alias of the XRBUF in the serializer. Accessing XBUF0 registers not implemented on a specific device may cause improper device operation.">
		<bitfield id="XBUF" width="32" begin="31" end="0" resetval="0x0" description="Transmit buffers for serializers." range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG_XBUF3" acronym="CFG_XBUF3" offset="0x20C" width="32" description="The transmit buffers for the serializers (XBUF0) hold data from the transmit format unit. For transmit operations, the XBUF0 is an alias of the XRBUF in the serializer. Accessing XBUF0 registers not implemented on a specific device may cause improper device operation.">
		<bitfield id="XBUF" width="32" begin="31" end="0" resetval="0x0" description="Transmit buffers for serializers." range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG_XBUF4" acronym="CFG_XBUF4" offset="0x210" width="32" description="The transmit buffers for the serializers (XBUF0) hold data from the transmit format unit. For transmit operations, the XBUF0 is an alias of the XRBUF in the serializer. Accessing XBUF0 registers not implemented on a specific device may cause improper device operation.">
		<bitfield id="XBUF" width="32" begin="31" end="0" resetval="0x0" description="Transmit buffers for serializers." range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG_XBUF5" acronym="CFG_XBUF5" offset="0x214" width="32" description="The transmit buffers for the serializers (XBUF0) hold data from the transmit format unit. For transmit operations, the XBUF0 is an alias of the XRBUF in the serializer. Accessing XBUF0 registers not implemented on a specific device may cause improper device operation.">
		<bitfield id="XBUF" width="32" begin="31" end="0" resetval="0x0" description="Transmit buffers for serializers." range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG_XBUF6" acronym="CFG_XBUF6" offset="0x218" width="32" description="The transmit buffers for the serializers (XBUF0) hold data from the transmit format unit. For transmit operations, the XBUF0 is an alias of the XRBUF in the serializer. Accessing XBUF0 registers not implemented on a specific device may cause improper device operation.">
		<bitfield id="XBUF" width="32" begin="31" end="0" resetval="0x0" description="Transmit buffers for serializers." range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG_XBUF7" acronym="CFG_XBUF7" offset="0x21C" width="32" description="The transmit buffers for the serializers (XBUF0) hold data from the transmit format unit. For transmit operations, the XBUF0 is an alias of the XRBUF in the serializer. Accessing XBUF0 registers not implemented on a specific device may cause improper device operation.">
		<bitfield id="XBUF" width="32" begin="31" end="0" resetval="0x0" description="Transmit buffers for serializers." range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG_XBUF8" acronym="CFG_XBUF8" offset="0x220" width="32" description="The transmit buffers for the serializers (XBUF0) hold data from the transmit format unit. For transmit operations, the XBUF0 is an alias of the XRBUF in the serializer. Accessing XBUF0 registers not implemented on a specific device may cause improper device operation.">
		<bitfield id="XBUF" width="32" begin="31" end="0" resetval="0x0" description="Transmit buffers for serializers." range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG_XBUF9" acronym="CFG_XBUF9" offset="0x224" width="32" description="The transmit buffers for the serializers (XBUF0) hold data from the transmit format unit. For transmit operations, the XBUF0 is an alias of the XRBUF in the serializer. Accessing XBUF0 registers not implemented on a specific device may cause improper device operation.">
		<bitfield id="XBUF" width="32" begin="31" end="0" resetval="0x0" description="Transmit buffers for serializers." range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG_XBUF10" acronym="CFG_XBUF10" offset="0x228" width="32" description="The transmit buffers for the serializers (XBUF0) hold data from the transmit format unit. For transmit operations, the XBUF0 is an alias of the XRBUF in the serializer. Accessing XBUF0 registers not implemented on a specific device may cause improper device operation.">
		<bitfield id="XBUF" width="32" begin="31" end="0" resetval="0x0" description="Transmit buffers for serializers." range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG_XBUF11" acronym="CFG_XBUF11" offset="0x22C" width="32" description="The transmit buffers for the serializers (XBUF0) hold data from the transmit format unit. For transmit operations, the XBUF0 is an alias of the XRBUF in the serializer. Accessing XBUF0 registers not implemented on a specific device may cause improper device operation.">
		<bitfield id="XBUF" width="32" begin="31" end="0" resetval="0x0" description="Transmit buffers for serializers." range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG_XBUF12" acronym="CFG_XBUF12" offset="0x230" width="32" description="The transmit buffers for the serializers (XBUF0) hold data from the transmit format unit. For transmit operations, the XBUF0 is an alias of the XRBUF in the serializer. Accessing XBUF0 registers not implemented on a specific device may cause improper device operation.">
		<bitfield id="XBUF" width="32" begin="31" end="0" resetval="0x0" description="Transmit buffers for serializers." range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG_XBUF13" acronym="CFG_XBUF13" offset="0x234" width="32" description="The transmit buffers for the serializers (XBUF0) hold data from the transmit format unit. For transmit operations, the XBUF0 is an alias of the XRBUF in the serializer. Accessing XBUF0 registers not implemented on a specific device may cause improper device operation.">
		<bitfield id="XBUF" width="32" begin="31" end="0" resetval="0x0" description="Transmit buffers for serializers." range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG_XBUF14" acronym="CFG_XBUF14" offset="0x238" width="32" description="The transmit buffers for the serializers (XBUF0) hold data from the transmit format unit. For transmit operations, the XBUF0 is an alias of the XRBUF in the serializer. Accessing XBUF0 registers not implemented on a specific device may cause improper device operation.">
		<bitfield id="XBUF" width="32" begin="31" end="0" resetval="0x0" description="Transmit buffers for serializers." range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG_XBUF15" acronym="CFG_XBUF15" offset="0x23C" width="32" description="The transmit buffers for the serializers (XBUF0) hold data from the transmit format unit. For transmit operations, the XBUF0 is an alias of the XRBUF in the serializer. Accessing XBUF0 registers not implemented on a specific device may cause improper device operation.">
		<bitfield id="XBUF" width="32" begin="31" end="0" resetval="0x0" description="Transmit buffers for serializers." range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG_RBUF0" acronym="CFG_RBUF0" offset="0x280" width="32" description="The receive buffers for the serializers (RBUF0) hold data from the serializer before the data goes to the receive format unit. For receive operations, the RBUF0 is an alias of the XRBUF0 in the serializer. Accessing XBUF registers not implemented on a specific device may cause improper device operation.">
		<bitfield id="RBUF" width="32" begin="31" end="0" resetval="0x0" description="Receive buffers for serializers." range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG_RBUF1" acronym="CFG_RBUF1" offset="0x284" width="32" description="The receive buffers for the serializers (RBUF0) hold data from the serializer before the data goes to the receive format unit. For receive operations, the RBUF0 is an alias of the XRBUF0 in the serializer. Accessing XBUF registers not implemented on a specific device may cause improper device operation.">
		<bitfield id="RBUF" width="32" begin="31" end="0" resetval="0x0" description="Receive buffers for serializers." range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG_RBUF2" acronym="CFG_RBUF2" offset="0x288" width="32" description="The receive buffers for the serializers (RBUF0) hold data from the serializer before the data goes to the receive format unit. For receive operations, the RBUF0 is an alias of the XRBUF0 in the serializer. Accessing XBUF registers not implemented on a specific device may cause improper device operation.">
		<bitfield id="RBUF" width="32" begin="31" end="0" resetval="0x0" description="Receive buffers for serializers." range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG_RBUF3" acronym="CFG_RBUF3" offset="0x28C" width="32" description="The receive buffers for the serializers (RBUF0) hold data from the serializer before the data goes to the receive format unit. For receive operations, the RBUF0 is an alias of the XRBUF0 in the serializer. Accessing XBUF registers not implemented on a specific device may cause improper device operation.">
		<bitfield id="RBUF" width="32" begin="31" end="0" resetval="0x0" description="Receive buffers for serializers." range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG_RBUF4" acronym="CFG_RBUF4" offset="0x290" width="32" description="The receive buffers for the serializers (RBUF0) hold data from the serializer before the data goes to the receive format unit. For receive operations, the RBUF0 is an alias of the XRBUF0 in the serializer. Accessing XBUF registers not implemented on a specific device may cause improper device operation.">
		<bitfield id="RBUF" width="32" begin="31" end="0" resetval="0x0" description="Receive buffers for serializers." range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG_RBUF5" acronym="CFG_RBUF5" offset="0x294" width="32" description="The receive buffers for the serializers (RBUF0) hold data from the serializer before the data goes to the receive format unit. For receive operations, the RBUF0 is an alias of the XRBUF0 in the serializer. Accessing XBUF registers not implemented on a specific device may cause improper device operation.">
		<bitfield id="RBUF" width="32" begin="31" end="0" resetval="0x0" description="Receive buffers for serializers." range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG_RBUF6" acronym="CFG_RBUF6" offset="0x298" width="32" description="The receive buffers for the serializers (RBUF0) hold data from the serializer before the data goes to the receive format unit. For receive operations, the RBUF0 is an alias of the XRBUF0 in the serializer. Accessing XBUF registers not implemented on a specific device may cause improper device operation.">
		<bitfield id="RBUF" width="32" begin="31" end="0" resetval="0x0" description="Receive buffers for serializers." range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG_RBUF7" acronym="CFG_RBUF7" offset="0x29C" width="32" description="The receive buffers for the serializers (RBUF0) hold data from the serializer before the data goes to the receive format unit. For receive operations, the RBUF0 is an alias of the XRBUF0 in the serializer. Accessing XBUF registers not implemented on a specific device may cause improper device operation.">
		<bitfield id="RBUF" width="32" begin="31" end="0" resetval="0x0" description="Receive buffers for serializers." range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG_RBUF8" acronym="CFG_RBUF8" offset="0x2A0" width="32" description="The receive buffers for the serializers (RBUF0) hold data from the serializer before the data goes to the receive format unit. For receive operations, the RBUF0 is an alias of the XRBUF0 in the serializer. Accessing XBUF registers not implemented on a specific device may cause improper device operation.">
		<bitfield id="RBUF" width="32" begin="31" end="0" resetval="0x0" description="Receive buffers for serializers." range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG_RBUF9" acronym="CFG_RBUF9" offset="0x2A4" width="32" description="The receive buffers for the serializers (RBUF0) hold data from the serializer before the data goes to the receive format unit. For receive operations, the RBUF0 is an alias of the XRBUF0 in the serializer. Accessing XBUF registers not implemented on a specific device may cause improper device operation.">
		<bitfield id="RBUF" width="32" begin="31" end="0" resetval="0x0" description="Receive buffers for serializers." range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG_RBUF10" acronym="CFG_RBUF10" offset="0x2A8" width="32" description="The receive buffers for the serializers (RBUF0) hold data from the serializer before the data goes to the receive format unit. For receive operations, the RBUF0 is an alias of the XRBUF0 in the serializer. Accessing XBUF registers not implemented on a specific device may cause improper device operation.">
		<bitfield id="RBUF" width="32" begin="31" end="0" resetval="0x0" description="Receive buffers for serializers." range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG_RBUF11" acronym="CFG_RBUF11" offset="0x2AC" width="32" description="The receive buffers for the serializers (RBUF0) hold data from the serializer before the data goes to the receive format unit. For receive operations, the RBUF0 is an alias of the XRBUF0 in the serializer. Accessing XBUF registers not implemented on a specific device may cause improper device operation.">
		<bitfield id="RBUF" width="32" begin="31" end="0" resetval="0x0" description="Receive buffers for serializers." range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG_RBUF12" acronym="CFG_RBUF12" offset="0x2B0" width="32" description="The receive buffers for the serializers (RBUF0) hold data from the serializer before the data goes to the receive format unit. For receive operations, the RBUF0 is an alias of the XRBUF0 in the serializer. Accessing XBUF registers not implemented on a specific device may cause improper device operation.">
		<bitfield id="RBUF" width="32" begin="31" end="0" resetval="0x0" description="Receive buffers for serializers." range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG_RBUF13" acronym="CFG_RBUF13" offset="0x2B4" width="32" description="The receive buffers for the serializers (RBUF0) hold data from the serializer before the data goes to the receive format unit. For receive operations, the RBUF0 is an alias of the XRBUF0 in the serializer. Accessing XBUF registers not implemented on a specific device may cause improper device operation.">
		<bitfield id="RBUF" width="32" begin="31" end="0" resetval="0x0" description="Receive buffers for serializers." range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG_RBUF14" acronym="CFG_RBUF14" offset="0x2B8" width="32" description="The receive buffers for the serializers (RBUF0) hold data from the serializer before the data goes to the receive format unit. For receive operations, the RBUF0 is an alias of the XRBUF0 in the serializer. Accessing XBUF registers not implemented on a specific device may cause improper device operation.">
		<bitfield id="RBUF" width="32" begin="31" end="0" resetval="0x0" description="Receive buffers for serializers." range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG_RBUF15" acronym="CFG_RBUF15" offset="0x2BC" width="32" description="The receive buffers for the serializers (RBUF0) hold data from the serializer before the data goes to the receive format unit. For receive operations, the RBUF0 is an alias of the XRBUF0 in the serializer. Accessing XBUF registers not implemented on a specific device may cause improper device operation.">
		<bitfield id="RBUF" width="32" begin="31" end="0" resetval="0x0" description="Receive buffers for serializers." range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG_WFIFOCTL" acronym="CFG_WFIFOCTL" offset="0x1000" width="32" description="The WNUMEVT and WNUMDMA values must be set prior to enabling the Write FIFO. If the Write FIFO is to be enabled, it must be enabled prior to taking the McASP out of reset">
		<bitfield id="RESERVED127" width="15" begin="31" end="17" resetval="0x0" description="" range="31 - 17" rwaccess="R"/> 
		<bitfield id="WENA" width="1" begin="16" end="16" resetval="0x0" description="Write FIFO enable bit." range="16" rwaccess="R/W"/> 
		<bitfield id="WNUMEVT" width="8" begin="15" end="8" resetval="0x16" description="Write word count per DMA event [32 bit]. When the Write FIFO has space for at least WNUMEVT words of data, then an AXEVT [transmit DMA event] is generated to the host/DMA controller. This value should be set to a non-zero integer multiple of the number of serializers enabled as transmitters. This value must be set prior to enabling the Write FIFO. 416h = 3 to 64 words from 3h to 416h. FFh = Reserved from 41h to FFh. " range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="WNUMDMA" width="8" begin="7" end="0" resetval="0x4" description="Write word count per transfer [32 bit words]. Upon a transmit DMA event from the McASP, WNUMDMA words are transferred from the Write FIFO to the McASP. This value must equal the number of McASP serializers used as transmitters. This value must be set prior to enabling the Write FIFO. FFh = Reserved from 11h to FFh. " range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG_WFIFOSTS" acronym="CFG_WFIFOSTS" offset="0x1004" width="32" description="">
		<bitfield id="RESERVED128" width="24" begin="31" end="8" resetval="0x0" description="" range="31 - 8" rwaccess="R"/> 
		<bitfield id="WLVL" width="8" begin="7" end="0" resetval="0x0" description="Write level [read-only]. Number of 32 bit words currently in the Write FIFO. 40h = 3 to 64 words currently in Write FIFO from 3h to 40h. FFh = Reserved from 41h to FFh. " range="7 - 0" rwaccess="R"/>
	</register>
	<register id="CFG_RFIFOCTL" acronym="CFG_RFIFOCTL" offset="0x1008" width="32" description="The RNUMEVT and RNUMDMA values must be set prior to enabling the Read FIFO. If the Read FIFO is to be enabled, it must be enabled prior to taking the McASP out of reset">
		<bitfield id="RESERVED129" width="15" begin="31" end="17" resetval="0x0" description="" range="31 - 17" rwaccess="R"/> 
		<bitfield id="RENA" width="1" begin="16" end="16" resetval="0x0" description="Read FIFO enable bit." range="16" rwaccess="R/W"/> 
		<bitfield id="RNUMEVT" width="8" begin="15" end="8" resetval="0x16" description="Read word count per DMA event [32 bit]. When the Read FIFO contains at least RNUMEVT words of data, then an AREVT [receive DMA event] is generated to the host/DMA controller. This value should be set to a non-zero integer multiple of the number of serializers enabled as receivers. This value must be set prior to enabling the Read FIFO. 416h = 3 to 64 words from 3h to 416h. FFh = Reserved from 41h = FFh. " range="15 - 8" rwaccess="R/W"/> 
		<bitfield id="RNUMDMA" width="8" begin="7" end="0" resetval="0x4" description="Read word count per transfer [32 bit words]. Upon a receive DMA event from the McASP, the Read FIFO reads RNUMDMA words from the McASP. This value must equal the number of McASP serializers used as receivers. This value must be set prior to enabling the Read FIFO. 10h = 3 to 16 words from 3h to 10h. FFh = Reserved from 11h to FFh. " range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="CFG_RFIFOSTS" acronym="CFG_RFIFOSTS" offset="0x100C" width="32" description="">
		<bitfield id="RESERVED130" width="24" begin="31" end="8" resetval="0x0" description="" range="31 - 8" rwaccess="R"/> 
		<bitfield id="RLVL" width="8" begin="7" end="0" resetval="0x0" description="Read level [read-only]. Number of 32 bit words currently in the Read FIFO. 40h = 3 to 64 words currently in Read FIFO from 3h to 40h. FFh = Reserved from 41h to FFh. " range="7 - 0" rwaccess="R"/>
	</register>
</module>