<root><simulation><result_generated_time />2023-05-17 20:13:55<layer><layer_spec />{'B': 1, 'K': 512, 'C': 512, 'OY': 7, 'OX': 7, 'IY': 15, 'IX': 15, 'FY': 3, 'FX': 3, 'SY': 2, 'SX': 2, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />115605504<total_data_size_element />{'W': 2359296, 'I': 115200, 'O': 25088}<total_data_reuse />{'W': 49, 'I': 1003.52, 'O': 4608}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />greedy mapping with hint<spatial_utilization_threshold />0.0<unrolling_scheme_index />1/1</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />40320</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 8, 'Row': 8}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 8388608, 34359738368], 'I': [512, 8388608, 34359738368], 'O': [512, 8388608, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [128, 128], [2048, 2048]], 'I': [[64, 64], [128, 128], [2048, 2048]], 'O': [[64, 64], [128, 128], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.02631975, 0.0232271], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.02631975, 0.0232271], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.02631975, 0.0232271], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')], 1: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')]}<mem_area_single_module />{'W': [0.000693826, 6.752825, 93.2871], 'I': [0.000693826, 6.752825, 93.2871], 'O': [0.000693826, 6.752825, 93.2871]}<mem_unroll />{'W': [64, 1, 1], 'I': [8, 1, 1], 'O': [8, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[], [[('C', 8)], [('K', 8)]], [], []]<I />[[[], [('K', 8)]], [[('C', 8)], []], [], []]<O />[[[('C', 8)], []], [[], [('K', 8)]], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('OX', 7), ('FX', 3)], [('C', 4), ('K', 64), ('FY', 3), ('OY', 7)], [('C', 16)]]<I />[[('OX', 7), ('FX', 3), ('C', 4), ('K', 64)], [('FY', 3), ('OY', 7)], [('C', 16)]]<O />[[('OX', 7), ('FX', 3), ('C', 4)], [('K', 64), ('FY', 3), ('OY', 7), ('C', 16)], []]<fully_PE_level_output_stationary />False</temporal_mapping><data_reuse />{'W': [1.0, 7, 7, 1], 'I': [8.0, 89.6, 1.4, 1.0], 'O': [8.0, 12, 48, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, False, False, False]<used_mem_size_bit />{'W': [24, 1179648, 18874368], 'I': [480, 57600, 921600], 'O': [56, 200704, 200704], 'O_partial': [56, 200704, 0], 'O_final': [0, 0, 200704]}<actual_mem_utilization_individual />{'W': [0.05, 0.14, 0.0], 'I': [0.94, 0.01, 0.0], 'O': [0.11, 0.02, 0.0]}<actual_mem_utilization_shared />{'W': [0.05, 0.17, 0.0], 'I': [0.94, 0.17, 0.0], 'O': [0.11, 0.17, 0.0]}<effective_mem_size_bit />{'W': [8, 1179648, 1179648], 'I': [480, 57600, 57600], 'O': [56, 200704, 200704], 'O_partial': [56, 200704, 0], 'O_final': [0, 0, 200704]}<total_unit_count />{'W': [64, 64, 1, 1], 'I': [64, 8, 1, 1], 'O': [64, 8, 1, 1]}<unique_unit_count />{'W': [64, 64, 1, 1], 'I': [8, 8, 1, 1], 'O': [8, 8, 1, 1]}<duplicate_unit_count />{'W': [1.0, 1.0, 1.0, 1.0], 'I': [8.0, 1.0, 1.0, 1.0], 'O': [8.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[16515072, 16515072], [16515072, 2359296], [2359296, 0]]<I />[[14450688, 161280], [161280, 115200], [115200, 0]]<O />[[(14425600, 14450688), (1204224, 1179136)], [(1179136, 1204224), (25088, 0)], [(0, 25088), (0, 0)]]<O_partial />[[(14425600, 14450688), (1204224, 1179136)], [(1179136, 1204224), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (0, 0)], [(0, 0), (25088, 0)], [(0, 25088), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[2064384, 2064384], [1032192, 147456], [9216, 0]]<I />[[1806336, 20160], [10080, 7200], [450, 0]]<O />[[(1803200, 1806336), (150528, 147392)], [(73696, 75264), (1568, 0)], [(0, 98), (0, 0)]]<O_partial />[([1803200, 1806336], [150528, 147392]), ([73696, 75264], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [0, 0]), ([0, 0], [1568, 0]), ([0, 98], [0, 0])]</mem_access_count_word><mac_count><active />115605504<idle />0</mac_count></basic_info><energy><total_energy />252764818.9<mem_energy_breakdown><W />[1446.3, 30592.0, 12274.3]<I />[614.3, 432.5, 599.3]<O />[1368.7, 3729.1, 130.5]</mem_energy_breakdown><MAC_energy><active_MAC />252713631.7<idle_MAC />0.0<total />252713631.7</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.9947<utilization_without_data_loading />1.0<utilization_spatial />1.0<utilization_temporal_with_data_loading />0.9947<mac_utilize_temporal_without_data_loading />1.0</mac_array_utilization><latency><latency_cycle_with_data_loading />1816014<latency_cycle_without_data_loading />1806336<ideal_computing_cycle />1806336<data_loading><load_cycle_total />9678<load_cycle_individual />{'W': [12, 9216, 0], 'I': [30, 450, 0]}<load_cycle_combined />{'W': 9216, 'I': 450}</data_loading><mem_stalling><mem_stall_cycle_total />0<mem_stall_cycle_individual />{'W': [[-1806335], [-1806315, -774135], [-1555200, -1684800]], 'I': [[-1806335], [-25460, -18090], [-1686690, -1693020]], 'O': [[-1806336], [-1784832, -1720320], [-1804768, -1806238]]}<mem_stall_cycle_shared />{'W': [[-1806335], [-1806315, 0], [0, 0]], 'I': [[-1806335], [-25460, 0], [0, 0]], 'O': [[-1806336], [-1784832, -1720320], [-1804768, -1806238]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [24, 1179648, 18874368], 'I': [480, 57600, 921600], 'O': [56, 200704, 200704], 'O_partial': [56, 200704, 0], 'O_final': [0, 0, 200704]}<data_size_each_level_total />{'W': [1536, 1179648, 18874368], 'I': [3840, 57600, 921600], 'O': [448, 200704, 200704]}<loop_cycles_each_level />{'W': [21, 112896, 1806336], 'I': [5376, 112896, 1806336], 'O': [84, 1806336, 1806336]}<top_ir_loop_size />{'W': [1, 7, 1], 'I': [64, 1, 1], 'O': [12, 16, 1]}<req_aver_mem_bw />{'W': [[8.0, 1.1], [73.1, 10.4], [10.4, 10.4]], 'I': [[8.0, 0.1], [0.7, 0.5], [0.5, 0.5]], 'O': [[8.0, 0.7], [5.3, 0.1], [0.1, 0.1]]}<req_inst_mem_bw />{'W': [[8.0, 1.1], [73.1, 73.1], [73.1, 10.4]], 'I': [[8.0, 5.7], [45.7, 0.5], [0.5, 0.5]], 'O': [[8.0, 8.0], [64.0, 1.8], [1.8, 0.1]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 1.1], [73.1, 10.4], [10.4, 0]], 'I': [[8.0, 5.7], [45.7, 0.5], [0.5, 0]], 'O': [[8.0, 0.7], [5.3, 0.1], [0.1, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 1.1], [124.3, 16.3], [11.0, 0.1]], 'I': [[8.0, 5.7], [124.3, 16.3], [11.0, 0.1]], 'O': [[8.0, 0.7], [124.3, 16.3], [11.0, 0.1]]}<output_distinguish />[('psum', 'psum'), ('psum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [True, True], [True, True]], 'I': [[True, True], [True, True], [True, True]], 'O': [[True, True], [True, True], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 1806336], [21, 21, 86016], [112896, 112896, 16]], 'I': [[1, 1, 1806336], [84, 5376, 336], [112896, 112896, 16]], 'O': [[1, 1, 1806336], [84, 84, 21504], [1806336, 1806336, 1]]}<trans_time_real />{'W': [[0, 1, 1806336], [[0, 21, 86016], [12, 21, 86016]], [[9216, 112896, 16], [576, 112896, 16]]], 'I': [[0, 1, 1806336], [[8, 5376, 336], [30, 5376, 336]], [[450, 112896, 16], [28, 112896, 16]]], 'O': [[0, 1, 1806336], [[1, 84, 21504], [4, 84, 21504]], [[1568, 1806336, 1], [98, 1806336, 1]]]}<single_stall_cycle />{'W': [[-1], [-21, -9], [-103680, -112320]], 'I': [[-1], [-76, -54], [-112446, -112868]], 'O': [[-1], [-83, -80], [-1804768, -1806238]]}<single_stall_count />{'W': [1806335, 86015, 15], 'I': [1806335, 335, 15], 'O': [1806336, 21504, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [138240, 0], 'I': [6750, 0], 'O': [1568, 0]}, 1: {'W': [1032180, 138240], 'I': [10050, 6750], 'O': [86016, 1568]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-1661346, -1806336], [-1804768, -1806336]], 1: [[-678090, -1661346], [-1720320, -1804768]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />100.1<mem_area />100.1<mem_area_percentage />100.0 %</area></results><elapsed_time_second />8</simulation></root>