

================================================================
== Vitis HLS Report for 'feedforward_Pipeline_VITIS_LOOP_113_2'
================================================================
* Date:           Wed Jun 11 23:52:42 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        bnn_hls
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.806 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |        ?|        ?|         ?|         ?|    0|    0|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_113_2  |        ?|        ?|         3|          1|          1|     ?|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.72>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i_1 = alloca i32 1" [bnn.cpp:113]   --->   Operation 6 'alloca' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%X_size_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %X_size"   --->   Operation 7 'read' 'X_size_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%colsW1_read = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %colsW1"   --->   Operation 8 'read' 'colsW1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%colsW1_cast = zext i31 %colsW1_read"   --->   Operation 9 'zext' 'colsW1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (1.58ns)   --->   "%store_ln113 = store i32 0, i32 %i_1" [bnn.cpp:113]   --->   Operation 10 'store' 'store_ln113' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc13.0"   --->   Operation 11 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%i = load i32 %i_1" [bnn.cpp:113]   --->   Operation 12 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (2.55ns)   --->   "%icmp_ln113 = icmp_ult  i32 %i, i32 %colsW1_cast" [bnn.cpp:113]   --->   Operation 13 'icmp' 'icmp_ln113' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln113 = br i1 %icmp_ln113, void %for.cond5.for.cond.cleanup7_crit_edge.exitStub, void %for.inc13.0.split" [bnn.cpp:113]   --->   Operation 14 'br' 'br_ln113' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%lshr_ln1 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %i, i32 1, i32 6" [bnn.cpp:113]   --->   Operation 15 'partselect' 'lshr_ln1' <Predicate = (icmp_ln113)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%zext_ln113 = zext i6 %lshr_ln1" [bnn.cpp:113]   --->   Operation 16 'zext' 'zext_ln113' <Predicate = (icmp_ln113)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%layer1_activations_addr = getelementptr i32 %layer1_activations, i64 0, i64 %zext_ln113" [bnn.cpp:116]   --->   Operation 17 'getelementptr' 'layer1_activations_addr' <Predicate = (icmp_ln113)> <Delay = 0.00>
ST_1 : Operation 18 [2/2] (3.25ns)   --->   "%layer1_activations_load = load i6 %layer1_activations_addr" [bnn.cpp:116]   --->   Operation 18 'load' 'layer1_activations_load' <Predicate = (icmp_ln113)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %i, i32 1, i32 30" [bnn.cpp:113]   --->   Operation 19 'partselect' 'tmp_1' <Predicate = (icmp_ln113)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i30.i1, i30 %tmp_1, i1 1" [bnn.cpp:113]   --->   Operation 20 'bitconcatenate' 'or_ln' <Predicate = (icmp_ln113)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (2.52ns)   --->   "%icmp_ln113_1 = icmp_ult  i31 %or_ln, i31 %colsW1_read" [bnn.cpp:113]   --->   Operation 21 'icmp' 'icmp_ln113_1' <Predicate = (icmp_ln113)> <Delay = 2.52> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln113 = br i1 %icmp_ln113_1, void %for.cond5.for.cond.cleanup7_crit_edge.exitStub, void %for.inc13.1" [bnn.cpp:113]   --->   Operation 22 'br' 'br_ln113' <Predicate = (icmp_ln113)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%layer1_activations_2_addr = getelementptr i32 %layer1_activations_2, i64 0, i64 %zext_ln113" [bnn.cpp:116]   --->   Operation 23 'getelementptr' 'layer1_activations_2_addr' <Predicate = (icmp_ln113 & icmp_ln113_1)> <Delay = 0.00>
ST_1 : Operation 24 [2/2] (3.25ns)   --->   "%layer1_activations_2_load = load i6 %layer1_activations_2_addr" [bnn.cpp:116]   --->   Operation 24 'load' 'layer1_activations_2_load' <Predicate = (icmp_ln113 & icmp_ln113_1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 25 [1/1] (2.55ns)   --->   "%add_ln113 = add i32 %i, i32 2" [bnn.cpp:113]   --->   Operation 25 'add' 'add_ln113' <Predicate = (icmp_ln113 & icmp_ln113_1)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (1.58ns)   --->   "%store_ln113 = store i32 %add_ln113, i32 %i_1" [bnn.cpp:113]   --->   Operation 26 'store' 'store_ln113' <Predicate = (icmp_ln113 & icmp_ln113_1)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 5.80>
ST_2 : Operation 27 [1/2] ( I:3.25ns O:3.25ns )   --->   "%layer1_activations_load = load i6 %layer1_activations_addr" [bnn.cpp:116]   --->   Operation 27 'load' 'layer1_activations_load' <Predicate = (icmp_ln113)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 28 [1/1] (0.00ns) (grouped into LUT with out node sub_ln116)   --->   "%shl_ln116 = shl i32 %layer1_activations_load, i32 1" [bnn.cpp:116]   --->   Operation 28 'shl' 'shl_ln116' <Predicate = (icmp_ln113)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (2.55ns) (out node of the LUT)   --->   "%sub_ln116 = sub i32 %shl_ln116, i32 %X_size_read" [bnn.cpp:116]   --->   Operation 29 'sub' 'sub_ln116' <Predicate = (icmp_ln113)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/2] ( I:3.25ns O:3.25ns )   --->   "%layer1_activations_2_load = load i6 %layer1_activations_2_addr" [bnn.cpp:116]   --->   Operation 30 'load' 'layer1_activations_2_load' <Predicate = (icmp_ln113 & icmp_ln113_1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 31 [1/1] (0.00ns) (grouped into LUT with out node sub_ln116_1)   --->   "%shl_ln116_1 = shl i32 %layer1_activations_2_load, i32 1" [bnn.cpp:116]   --->   Operation 31 'shl' 'shl_ln116_1' <Predicate = (icmp_ln113 & icmp_ln113_1)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (2.55ns) (out node of the LUT)   --->   "%sub_ln116_1 = sub i32 %shl_ln116_1, i32 %X_size_read" [bnn.cpp:116]   --->   Operation 32 'sub' 'sub_ln116_1' <Predicate = (icmp_ln113 & icmp_ln113_1)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%specpipeline_ln113 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_29" [bnn.cpp:113]   --->   Operation 33 'specpipeline' 'specpipeline_ln113' <Predicate = (icmp_ln113)> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%specloopname_ln113 = specloopname void @_ssdm_op_SpecLoopName, void @empty_27" [bnn.cpp:113]   --->   Operation 34 'specloopname' 'specloopname_ln113' <Predicate = (icmp_ln113)> <Delay = 0.00>
ST_3 : Operation 35 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln116 = store i32 %sub_ln116, i6 %layer1_activations_addr" [bnn.cpp:116]   --->   Operation 35 'store' 'store_ln116' <Predicate = (icmp_ln113)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 36 [1/1] ( I:3.25ns O:3.25ns )   --->   "%store_ln116 = store i32 %sub_ln116_1, i6 %layer1_activations_2_addr" [bnn.cpp:116]   --->   Operation 36 'store' 'store_ln116' <Predicate = (icmp_ln113 & icmp_ln113_1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 81 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln113 = br void %for.inc13.0" [bnn.cpp:113]   --->   Operation 37 'br' 'br_ln113' <Predicate = (icmp_ln113 & icmp_ln113_1)> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 38 'ret' 'ret_ln0' <Predicate = (!icmp_ln113_1) | (!icmp_ln113)> <Delay = 1.58>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 5.728ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln113', bnn.cpp:113) of constant 0 on local variable 'i', bnn.cpp:113 [9]  (1.588 ns)
	'load' operation 32 bit ('i', bnn.cpp:113) on local variable 'i', bnn.cpp:113 [12]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln113', bnn.cpp:113) [13]  (2.552 ns)
	'store' operation 0 bit ('store_ln113', bnn.cpp:113) of variable 'add_ln113', bnn.cpp:113 on local variable 'i', bnn.cpp:113 [36]  (1.588 ns)

 <State 2>: 5.806ns
The critical path consists of the following:
	'load' operation 32 bit ('layer1_activations_2_load', bnn.cpp:116) on array 'layer1_activations_2' [31]  (3.254 ns)
	'shl' operation 32 bit ('shl_ln116_1', bnn.cpp:116) [32]  (0.000 ns)
	'sub' operation 32 bit ('sub_ln116_1', bnn.cpp:116) [33]  (2.552 ns)

 <State 3>: 3.254ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln116', bnn.cpp:116) of variable 'sub_ln116_1', bnn.cpp:116 on array 'layer1_activations_2' [34]  (3.254 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
