INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kanish/System_Design_through_FPGA/Vivado/uart_my_code/uart_my_code.srcs/sources_1/new/uart_clk_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_clk_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/kanish/System_Design_through_FPGA/Vivado/uart_my_code/uart_my_code.srcs/sources_1/new/uart_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_top
