Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Wed Aug 25 21:33:29 2021
| Host         : Tars running 64-bit Ubuntu 18.04.4 LTS
| Command      : report_timing_summary -datasheet -max_paths 10 -file AccQuant_cnn_timing.rpt
| Design       : AccQuant_cnn
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
----------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 6117 register/latch pins with no clock driven by root clock pin: accQuant_cnn/clk_5MH/clk2_reg/Q (HIGH)

 There are 60 register/latch pins with no clock driven by root clock pin: accQuant_cnn/clk_fourth/clock_out_reg/Q (HIGH)

 There are 2910 register/latch pins with no clock driven by root clock pin: accQuant_cnn/clk_second/clock_out_reg/Q (HIGH)

 There are 77 register/latch pins with no clock driven by root clock pin: accQuant_cnn/clk_third/clock_out_reg/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: accQuant_cnn/positionConv/counter_j/ok_reg/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: accQuant_cnn/positionImage/counter_j/ok_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 37667 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.212        0.000                      0                 5040        0.022        0.000                      0                 5040        2.750        0.000                       0                  1911  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
clk125  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk125              0.212        0.000                      0                 5040        0.022        0.000                      0                 5040        2.750        0.000                       0                  1911  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk125
  To Clock:  clk125

Setup :            0  Failing Endpoints,  Worst Slack        0.212ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.022ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.212ns  (required time - arrival time)
  Source:                 VexRiscv/decode_to_execute_SRC1_CTRL_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            VexRiscv/execute_to_memory_SHIFT_RIGHT_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk125 rise@8.000ns - clk125 rise@0.000ns)
  Data Path Delay:        7.550ns  (logic 1.746ns (23.125%)  route 5.804ns (76.875%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.233ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.428ns = ( 13.428 - 8.000 ) 
    Source Clock Delay      (SCD):    6.003ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125 rise edge)     0.000     0.000 r  
    K17                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk125_IBUF_BUFG_inst/O
                         net (fo=1910, routed)        1.905     6.003    VexRiscv/clk125_IBUF_BUFG
    SLICE_X62Y108        FDRE                                         r  VexRiscv/decode_to_execute_SRC1_CTRL_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y108        FDRE (Prop_fdre_C_Q)         0.518     6.521 r  VexRiscv/decode_to_execute_SRC1_CTRL_reg[0]/Q
                         net (fo=157, routed)         1.732     8.252    VexRiscv/decode_to_execute_SRC1_CTRL[0]
    SLICE_X55Y117        LUT4 (Prop_lut4_I2_O)        0.124     8.376 f  VexRiscv/CsrPlugin_mepc[31]_i_4/O
                         net (fo=8, routed)           0.789     9.165    VexRiscv/CsrPlugin_mepc[31]_i_4_n_0
    SLICE_X59Y124        LUT3 (Prop_lut3_I0_O)        0.124     9.289 f  VexRiscv/execute_to_memory_SHIFT_RIGHT[30]_i_5/O
                         net (fo=17, routed)          0.662     9.951    VexRiscv/execute_to_memory_SHIFT_RIGHT[30]_i_5_n_0
    SLICE_X54Y124        LUT2 (Prop_lut2_I1_O)        0.150    10.101 f  VexRiscv/execute_to_memory_SHIFT_RIGHT[17]_i_5/O
                         net (fo=6, routed)           1.069    11.170    VexRiscv/execute_to_memory_SHIFT_RIGHT[17]_i_5_n_0
    SLICE_X51Y122        LUT6 (Prop_lut6_I2_O)        0.348    11.518 f  VexRiscv/execute_to_memory_SHIFT_RIGHT[13]_i_3/O
                         net (fo=8, routed)           1.001    12.519    VexRiscv/execute_to_memory_SHIFT_RIGHT[13]_i_3_n_0
    SLICE_X45Y122        LUT5 (Prop_lut5_I2_O)        0.150    12.669 r  VexRiscv/execute_to_memory_SHIFT_RIGHT[14]_i_3/O
                         net (fo=1, routed)           0.552    13.221    VexRiscv/execute_to_memory_SHIFT_RIGHT[14]_i_3_n_0
    SLICE_X45Y121        LUT5 (Prop_lut5_I3_O)        0.332    13.553 r  VexRiscv/execute_to_memory_SHIFT_RIGHT[14]_i_1/O
                         net (fo=1, routed)           0.000    13.553    VexRiscv/execute_to_memory_SHIFT_RIGHT[14]_i_1_n_0
    SLICE_X45Y121        FDRE                                         r  VexRiscv/execute_to_memory_SHIFT_RIGHT_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125 rise edge)     8.000     8.000 r  
    K17                                               0.000     8.000 r  clk125 (IN)
                         net (fo=0)                   0.000     8.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  clk125_IBUF_BUFG_inst/O
                         net (fo=1910, routed)        1.640    13.428    VexRiscv/clk125_IBUF_BUFG
    SLICE_X45Y121        FDRE                                         r  VexRiscv/execute_to_memory_SHIFT_RIGHT_reg[14]/C
                         clock pessimism              0.341    13.770    
                         clock uncertainty           -0.035    13.734    
    SLICE_X45Y121        FDRE (Setup_fdre_C_D)        0.031    13.765    VexRiscv/execute_to_memory_SHIFT_RIGHT_reg[14]
  -------------------------------------------------------------------
                         required time                         13.765    
                         arrival time                         -13.553    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.288ns  (required time - arrival time)
  Source:                 grant_reg/C
                            (rising edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            WDATA_IMAGE_storage_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk125 rise@8.000ns - clk125 rise@0.000ns)
  Data Path Delay:        6.918ns  (logic 1.662ns (24.024%)  route 5.256ns (75.976%))
  Logic Levels:           6  (LUT3=3 LUT6=3)
  Clock Path Skew:        -0.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.266ns = ( 13.266 - 8.000 ) 
    Source Clock Delay      (SCD):    5.941ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125 rise edge)     0.000     0.000 r  
    K17                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk125_IBUF_BUFG_inst/O
                         net (fo=1910, routed)        1.843     5.941    clk125_IBUF_BUFG
    SLICE_X49Y101        FDRE                                         r  grant_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y101        FDRE (Prop_fdre_C_Q)         0.456     6.397 r  grant_reg/Q
                         net (fo=132, routed)         0.957     7.354    VexRiscv/IBusCachedPlugin_cache/grant
    SLICE_X51Y101        LUT3 (Prop_lut3_I1_O)        0.154     7.508 r  VexRiscv/IBusCachedPlugin_cache/slave_sel_r[2]_i_4/O
                         net (fo=5, routed)           0.920     8.428    VexRiscv/IBusCachedPlugin_cache/slave_sel_r[2]_i_4_n_0
    SLICE_X51Y101        LUT6 (Prop_lut6_I0_O)        0.327     8.755 f  VexRiscv/IBusCachedPlugin_cache/slave_sel_r[3]_i_3/O
                         net (fo=3, routed)           0.673     9.427    VexRiscv/IBusCachedPlugin_cache/slave_sel_r[3]_i_3_n_0
    SLICE_X50Y101        LUT6 (Prop_lut6_I3_O)        0.124     9.551 f  VexRiscv/IBusCachedPlugin_cache/csr_bankarray_interface3_bank_bus_dat_r[7]_i_3/O
                         net (fo=17, routed)          0.394     9.946    VexRiscv/IBusCachedPlugin_cache/csr_bankarray_interface3_bank_bus_dat_r[7]_i_3_n_0
    SLICE_X49Y101        LUT6 (Prop_lut6_I5_O)        0.124    10.070 r  VexRiscv/IBusCachedPlugin_cache/memadr_2[2]_i_1/O
                         net (fo=22, routed)          0.860    10.930    VexRiscv/IBusCachedPlugin_cache/_zz_157__reg[2]
    SLICE_X47Y97         LUT3 (Prop_lut3_I2_O)        0.119    11.049 f  VexRiscv/IBusCachedPlugin_cache/uart_enable_storage[1]_i_2/O
                         net (fo=9, routed)           0.790    11.839    VexRiscv/IBusCachedPlugin_cache/uart_enable_storage[1]_i_2_n_0
    SLICE_X44Y99         LUT3 (Prop_lut3_I0_O)        0.358    12.197 r  VexRiscv/IBusCachedPlugin_cache/WDATA_IMAGE_storage[15]_i_1/O
                         net (fo=16, routed)          0.662    12.859    csr_bankarray_csrbank0_WDATA_IMAGE0_re
    SLICE_X49Y97         FDRE                                         r  WDATA_IMAGE_storage_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk125 rise edge)     8.000     8.000 r  
    K17                                               0.000     8.000 r  clk125 (IN)
                         net (fo=0)                   0.000     8.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  clk125_IBUF_BUFG_inst/O
                         net (fo=1910, routed)        1.478    13.266    clk125_IBUF_BUFG
    SLICE_X49Y97         FDRE                                         r  WDATA_IMAGE_storage_reg[0]/C
                         clock pessimism              0.323    13.590    
                         clock uncertainty           -0.035    13.554    
    SLICE_X49Y97         FDRE (Setup_fdre_C_CE)      -0.407    13.147    WDATA_IMAGE_storage_reg[0]
  -------------------------------------------------------------------
                         required time                         13.147    
                         arrival time                         -12.859    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.288ns  (required time - arrival time)
  Source:                 grant_reg/C
                            (rising edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            WDATA_IMAGE_storage_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk125 rise@8.000ns - clk125 rise@0.000ns)
  Data Path Delay:        6.918ns  (logic 1.662ns (24.024%)  route 5.256ns (75.976%))
  Logic Levels:           6  (LUT3=3 LUT6=3)
  Clock Path Skew:        -0.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.266ns = ( 13.266 - 8.000 ) 
    Source Clock Delay      (SCD):    5.941ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125 rise edge)     0.000     0.000 r  
    K17                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk125_IBUF_BUFG_inst/O
                         net (fo=1910, routed)        1.843     5.941    clk125_IBUF_BUFG
    SLICE_X49Y101        FDRE                                         r  grant_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y101        FDRE (Prop_fdre_C_Q)         0.456     6.397 r  grant_reg/Q
                         net (fo=132, routed)         0.957     7.354    VexRiscv/IBusCachedPlugin_cache/grant
    SLICE_X51Y101        LUT3 (Prop_lut3_I1_O)        0.154     7.508 r  VexRiscv/IBusCachedPlugin_cache/slave_sel_r[2]_i_4/O
                         net (fo=5, routed)           0.920     8.428    VexRiscv/IBusCachedPlugin_cache/slave_sel_r[2]_i_4_n_0
    SLICE_X51Y101        LUT6 (Prop_lut6_I0_O)        0.327     8.755 f  VexRiscv/IBusCachedPlugin_cache/slave_sel_r[3]_i_3/O
                         net (fo=3, routed)           0.673     9.427    VexRiscv/IBusCachedPlugin_cache/slave_sel_r[3]_i_3_n_0
    SLICE_X50Y101        LUT6 (Prop_lut6_I3_O)        0.124     9.551 f  VexRiscv/IBusCachedPlugin_cache/csr_bankarray_interface3_bank_bus_dat_r[7]_i_3/O
                         net (fo=17, routed)          0.394     9.946    VexRiscv/IBusCachedPlugin_cache/csr_bankarray_interface3_bank_bus_dat_r[7]_i_3_n_0
    SLICE_X49Y101        LUT6 (Prop_lut6_I5_O)        0.124    10.070 r  VexRiscv/IBusCachedPlugin_cache/memadr_2[2]_i_1/O
                         net (fo=22, routed)          0.860    10.930    VexRiscv/IBusCachedPlugin_cache/_zz_157__reg[2]
    SLICE_X47Y97         LUT3 (Prop_lut3_I2_O)        0.119    11.049 f  VexRiscv/IBusCachedPlugin_cache/uart_enable_storage[1]_i_2/O
                         net (fo=9, routed)           0.790    11.839    VexRiscv/IBusCachedPlugin_cache/uart_enable_storage[1]_i_2_n_0
    SLICE_X44Y99         LUT3 (Prop_lut3_I0_O)        0.358    12.197 r  VexRiscv/IBusCachedPlugin_cache/WDATA_IMAGE_storage[15]_i_1/O
                         net (fo=16, routed)          0.662    12.859    csr_bankarray_csrbank0_WDATA_IMAGE0_re
    SLICE_X49Y97         FDRE                                         r  WDATA_IMAGE_storage_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk125 rise edge)     8.000     8.000 r  
    K17                                               0.000     8.000 r  clk125 (IN)
                         net (fo=0)                   0.000     8.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  clk125_IBUF_BUFG_inst/O
                         net (fo=1910, routed)        1.478    13.266    clk125_IBUF_BUFG
    SLICE_X49Y97         FDRE                                         r  WDATA_IMAGE_storage_reg[1]/C
                         clock pessimism              0.323    13.590    
                         clock uncertainty           -0.035    13.554    
    SLICE_X49Y97         FDRE (Setup_fdre_C_CE)      -0.407    13.147    WDATA_IMAGE_storage_reg[1]
  -------------------------------------------------------------------
                         required time                         13.147    
                         arrival time                         -12.859    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.288ns  (required time - arrival time)
  Source:                 grant_reg/C
                            (rising edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            WDATA_IMAGE_storage_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk125 rise@8.000ns - clk125 rise@0.000ns)
  Data Path Delay:        6.918ns  (logic 1.662ns (24.024%)  route 5.256ns (75.976%))
  Logic Levels:           6  (LUT3=3 LUT6=3)
  Clock Path Skew:        -0.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.266ns = ( 13.266 - 8.000 ) 
    Source Clock Delay      (SCD):    5.941ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125 rise edge)     0.000     0.000 r  
    K17                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk125_IBUF_BUFG_inst/O
                         net (fo=1910, routed)        1.843     5.941    clk125_IBUF_BUFG
    SLICE_X49Y101        FDRE                                         r  grant_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y101        FDRE (Prop_fdre_C_Q)         0.456     6.397 r  grant_reg/Q
                         net (fo=132, routed)         0.957     7.354    VexRiscv/IBusCachedPlugin_cache/grant
    SLICE_X51Y101        LUT3 (Prop_lut3_I1_O)        0.154     7.508 r  VexRiscv/IBusCachedPlugin_cache/slave_sel_r[2]_i_4/O
                         net (fo=5, routed)           0.920     8.428    VexRiscv/IBusCachedPlugin_cache/slave_sel_r[2]_i_4_n_0
    SLICE_X51Y101        LUT6 (Prop_lut6_I0_O)        0.327     8.755 f  VexRiscv/IBusCachedPlugin_cache/slave_sel_r[3]_i_3/O
                         net (fo=3, routed)           0.673     9.427    VexRiscv/IBusCachedPlugin_cache/slave_sel_r[3]_i_3_n_0
    SLICE_X50Y101        LUT6 (Prop_lut6_I3_O)        0.124     9.551 f  VexRiscv/IBusCachedPlugin_cache/csr_bankarray_interface3_bank_bus_dat_r[7]_i_3/O
                         net (fo=17, routed)          0.394     9.946    VexRiscv/IBusCachedPlugin_cache/csr_bankarray_interface3_bank_bus_dat_r[7]_i_3_n_0
    SLICE_X49Y101        LUT6 (Prop_lut6_I5_O)        0.124    10.070 r  VexRiscv/IBusCachedPlugin_cache/memadr_2[2]_i_1/O
                         net (fo=22, routed)          0.860    10.930    VexRiscv/IBusCachedPlugin_cache/_zz_157__reg[2]
    SLICE_X47Y97         LUT3 (Prop_lut3_I2_O)        0.119    11.049 f  VexRiscv/IBusCachedPlugin_cache/uart_enable_storage[1]_i_2/O
                         net (fo=9, routed)           0.790    11.839    VexRiscv/IBusCachedPlugin_cache/uart_enable_storage[1]_i_2_n_0
    SLICE_X44Y99         LUT3 (Prop_lut3_I0_O)        0.358    12.197 r  VexRiscv/IBusCachedPlugin_cache/WDATA_IMAGE_storage[15]_i_1/O
                         net (fo=16, routed)          0.662    12.859    csr_bankarray_csrbank0_WDATA_IMAGE0_re
    SLICE_X49Y97         FDRE                                         r  WDATA_IMAGE_storage_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk125 rise edge)     8.000     8.000 r  
    K17                                               0.000     8.000 r  clk125 (IN)
                         net (fo=0)                   0.000     8.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  clk125_IBUF_BUFG_inst/O
                         net (fo=1910, routed)        1.478    13.266    clk125_IBUF_BUFG
    SLICE_X49Y97         FDRE                                         r  WDATA_IMAGE_storage_reg[2]/C
                         clock pessimism              0.323    13.590    
                         clock uncertainty           -0.035    13.554    
    SLICE_X49Y97         FDRE (Setup_fdre_C_CE)      -0.407    13.147    WDATA_IMAGE_storage_reg[2]
  -------------------------------------------------------------------
                         required time                         13.147    
                         arrival time                         -12.859    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.288ns  (required time - arrival time)
  Source:                 grant_reg/C
                            (rising edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            WDATA_IMAGE_storage_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk125 rise@8.000ns - clk125 rise@0.000ns)
  Data Path Delay:        6.918ns  (logic 1.662ns (24.024%)  route 5.256ns (75.976%))
  Logic Levels:           6  (LUT3=3 LUT6=3)
  Clock Path Skew:        -0.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.266ns = ( 13.266 - 8.000 ) 
    Source Clock Delay      (SCD):    5.941ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125 rise edge)     0.000     0.000 r  
    K17                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk125_IBUF_BUFG_inst/O
                         net (fo=1910, routed)        1.843     5.941    clk125_IBUF_BUFG
    SLICE_X49Y101        FDRE                                         r  grant_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y101        FDRE (Prop_fdre_C_Q)         0.456     6.397 r  grant_reg/Q
                         net (fo=132, routed)         0.957     7.354    VexRiscv/IBusCachedPlugin_cache/grant
    SLICE_X51Y101        LUT3 (Prop_lut3_I1_O)        0.154     7.508 r  VexRiscv/IBusCachedPlugin_cache/slave_sel_r[2]_i_4/O
                         net (fo=5, routed)           0.920     8.428    VexRiscv/IBusCachedPlugin_cache/slave_sel_r[2]_i_4_n_0
    SLICE_X51Y101        LUT6 (Prop_lut6_I0_O)        0.327     8.755 f  VexRiscv/IBusCachedPlugin_cache/slave_sel_r[3]_i_3/O
                         net (fo=3, routed)           0.673     9.427    VexRiscv/IBusCachedPlugin_cache/slave_sel_r[3]_i_3_n_0
    SLICE_X50Y101        LUT6 (Prop_lut6_I3_O)        0.124     9.551 f  VexRiscv/IBusCachedPlugin_cache/csr_bankarray_interface3_bank_bus_dat_r[7]_i_3/O
                         net (fo=17, routed)          0.394     9.946    VexRiscv/IBusCachedPlugin_cache/csr_bankarray_interface3_bank_bus_dat_r[7]_i_3_n_0
    SLICE_X49Y101        LUT6 (Prop_lut6_I5_O)        0.124    10.070 r  VexRiscv/IBusCachedPlugin_cache/memadr_2[2]_i_1/O
                         net (fo=22, routed)          0.860    10.930    VexRiscv/IBusCachedPlugin_cache/_zz_157__reg[2]
    SLICE_X47Y97         LUT3 (Prop_lut3_I2_O)        0.119    11.049 f  VexRiscv/IBusCachedPlugin_cache/uart_enable_storage[1]_i_2/O
                         net (fo=9, routed)           0.790    11.839    VexRiscv/IBusCachedPlugin_cache/uart_enable_storage[1]_i_2_n_0
    SLICE_X44Y99         LUT3 (Prop_lut3_I0_O)        0.358    12.197 r  VexRiscv/IBusCachedPlugin_cache/WDATA_IMAGE_storage[15]_i_1/O
                         net (fo=16, routed)          0.662    12.859    csr_bankarray_csrbank0_WDATA_IMAGE0_re
    SLICE_X49Y97         FDRE                                         r  WDATA_IMAGE_storage_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk125 rise edge)     8.000     8.000 r  
    K17                                               0.000     8.000 r  clk125 (IN)
                         net (fo=0)                   0.000     8.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  clk125_IBUF_BUFG_inst/O
                         net (fo=1910, routed)        1.478    13.266    clk125_IBUF_BUFG
    SLICE_X49Y97         FDRE                                         r  WDATA_IMAGE_storage_reg[4]/C
                         clock pessimism              0.323    13.590    
                         clock uncertainty           -0.035    13.554    
    SLICE_X49Y97         FDRE (Setup_fdre_C_CE)      -0.407    13.147    WDATA_IMAGE_storage_reg[4]
  -------------------------------------------------------------------
                         required time                         13.147    
                         arrival time                         -12.859    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.288ns  (required time - arrival time)
  Source:                 grant_reg/C
                            (rising edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            WDATA_IMAGE_storage_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk125 rise@8.000ns - clk125 rise@0.000ns)
  Data Path Delay:        6.918ns  (logic 1.662ns (24.024%)  route 5.256ns (75.976%))
  Logic Levels:           6  (LUT3=3 LUT6=3)
  Clock Path Skew:        -0.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.266ns = ( 13.266 - 8.000 ) 
    Source Clock Delay      (SCD):    5.941ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125 rise edge)     0.000     0.000 r  
    K17                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk125_IBUF_BUFG_inst/O
                         net (fo=1910, routed)        1.843     5.941    clk125_IBUF_BUFG
    SLICE_X49Y101        FDRE                                         r  grant_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y101        FDRE (Prop_fdre_C_Q)         0.456     6.397 r  grant_reg/Q
                         net (fo=132, routed)         0.957     7.354    VexRiscv/IBusCachedPlugin_cache/grant
    SLICE_X51Y101        LUT3 (Prop_lut3_I1_O)        0.154     7.508 r  VexRiscv/IBusCachedPlugin_cache/slave_sel_r[2]_i_4/O
                         net (fo=5, routed)           0.920     8.428    VexRiscv/IBusCachedPlugin_cache/slave_sel_r[2]_i_4_n_0
    SLICE_X51Y101        LUT6 (Prop_lut6_I0_O)        0.327     8.755 f  VexRiscv/IBusCachedPlugin_cache/slave_sel_r[3]_i_3/O
                         net (fo=3, routed)           0.673     9.427    VexRiscv/IBusCachedPlugin_cache/slave_sel_r[3]_i_3_n_0
    SLICE_X50Y101        LUT6 (Prop_lut6_I3_O)        0.124     9.551 f  VexRiscv/IBusCachedPlugin_cache/csr_bankarray_interface3_bank_bus_dat_r[7]_i_3/O
                         net (fo=17, routed)          0.394     9.946    VexRiscv/IBusCachedPlugin_cache/csr_bankarray_interface3_bank_bus_dat_r[7]_i_3_n_0
    SLICE_X49Y101        LUT6 (Prop_lut6_I5_O)        0.124    10.070 r  VexRiscv/IBusCachedPlugin_cache/memadr_2[2]_i_1/O
                         net (fo=22, routed)          0.860    10.930    VexRiscv/IBusCachedPlugin_cache/_zz_157__reg[2]
    SLICE_X47Y97         LUT3 (Prop_lut3_I2_O)        0.119    11.049 f  VexRiscv/IBusCachedPlugin_cache/uart_enable_storage[1]_i_2/O
                         net (fo=9, routed)           0.790    11.839    VexRiscv/IBusCachedPlugin_cache/uart_enable_storage[1]_i_2_n_0
    SLICE_X44Y99         LUT3 (Prop_lut3_I0_O)        0.358    12.197 r  VexRiscv/IBusCachedPlugin_cache/WDATA_IMAGE_storage[15]_i_1/O
                         net (fo=16, routed)          0.662    12.859    csr_bankarray_csrbank0_WDATA_IMAGE0_re
    SLICE_X49Y97         FDRE                                         r  WDATA_IMAGE_storage_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk125 rise edge)     8.000     8.000 r  
    K17                                               0.000     8.000 r  clk125 (IN)
                         net (fo=0)                   0.000     8.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  clk125_IBUF_BUFG_inst/O
                         net (fo=1910, routed)        1.478    13.266    clk125_IBUF_BUFG
    SLICE_X49Y97         FDRE                                         r  WDATA_IMAGE_storage_reg[5]/C
                         clock pessimism              0.323    13.590    
                         clock uncertainty           -0.035    13.554    
    SLICE_X49Y97         FDRE (Setup_fdre_C_CE)      -0.407    13.147    WDATA_IMAGE_storage_reg[5]
  -------------------------------------------------------------------
                         required time                         13.147    
                         arrival time                         -12.859    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.288ns  (required time - arrival time)
  Source:                 grant_reg/C
                            (rising edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            WDATA_IMAGE_storage_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk125 rise@8.000ns - clk125 rise@0.000ns)
  Data Path Delay:        6.918ns  (logic 1.662ns (24.024%)  route 5.256ns (75.976%))
  Logic Levels:           6  (LUT3=3 LUT6=3)
  Clock Path Skew:        -0.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.266ns = ( 13.266 - 8.000 ) 
    Source Clock Delay      (SCD):    5.941ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125 rise edge)     0.000     0.000 r  
    K17                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk125_IBUF_BUFG_inst/O
                         net (fo=1910, routed)        1.843     5.941    clk125_IBUF_BUFG
    SLICE_X49Y101        FDRE                                         r  grant_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y101        FDRE (Prop_fdre_C_Q)         0.456     6.397 r  grant_reg/Q
                         net (fo=132, routed)         0.957     7.354    VexRiscv/IBusCachedPlugin_cache/grant
    SLICE_X51Y101        LUT3 (Prop_lut3_I1_O)        0.154     7.508 r  VexRiscv/IBusCachedPlugin_cache/slave_sel_r[2]_i_4/O
                         net (fo=5, routed)           0.920     8.428    VexRiscv/IBusCachedPlugin_cache/slave_sel_r[2]_i_4_n_0
    SLICE_X51Y101        LUT6 (Prop_lut6_I0_O)        0.327     8.755 f  VexRiscv/IBusCachedPlugin_cache/slave_sel_r[3]_i_3/O
                         net (fo=3, routed)           0.673     9.427    VexRiscv/IBusCachedPlugin_cache/slave_sel_r[3]_i_3_n_0
    SLICE_X50Y101        LUT6 (Prop_lut6_I3_O)        0.124     9.551 f  VexRiscv/IBusCachedPlugin_cache/csr_bankarray_interface3_bank_bus_dat_r[7]_i_3/O
                         net (fo=17, routed)          0.394     9.946    VexRiscv/IBusCachedPlugin_cache/csr_bankarray_interface3_bank_bus_dat_r[7]_i_3_n_0
    SLICE_X49Y101        LUT6 (Prop_lut6_I5_O)        0.124    10.070 r  VexRiscv/IBusCachedPlugin_cache/memadr_2[2]_i_1/O
                         net (fo=22, routed)          0.860    10.930    VexRiscv/IBusCachedPlugin_cache/_zz_157__reg[2]
    SLICE_X47Y97         LUT3 (Prop_lut3_I2_O)        0.119    11.049 f  VexRiscv/IBusCachedPlugin_cache/uart_enable_storage[1]_i_2/O
                         net (fo=9, routed)           0.790    11.839    VexRiscv/IBusCachedPlugin_cache/uart_enable_storage[1]_i_2_n_0
    SLICE_X44Y99         LUT3 (Prop_lut3_I0_O)        0.358    12.197 r  VexRiscv/IBusCachedPlugin_cache/WDATA_IMAGE_storage[15]_i_1/O
                         net (fo=16, routed)          0.662    12.859    csr_bankarray_csrbank0_WDATA_IMAGE0_re
    SLICE_X49Y97         FDRE                                         r  WDATA_IMAGE_storage_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk125 rise edge)     8.000     8.000 r  
    K17                                               0.000     8.000 r  clk125 (IN)
                         net (fo=0)                   0.000     8.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  clk125_IBUF_BUFG_inst/O
                         net (fo=1910, routed)        1.478    13.266    clk125_IBUF_BUFG
    SLICE_X49Y97         FDRE                                         r  WDATA_IMAGE_storage_reg[6]/C
                         clock pessimism              0.323    13.590    
                         clock uncertainty           -0.035    13.554    
    SLICE_X49Y97         FDRE (Setup_fdre_C_CE)      -0.407    13.147    WDATA_IMAGE_storage_reg[6]
  -------------------------------------------------------------------
                         required time                         13.147    
                         arrival time                         -12.859    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.391ns  (required time - arrival time)
  Source:                 VexRiscv/dataCache_1__io_mem_cmd_s2mPipe_rValid_reg/C
                            (rising edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            VexRiscv/memory_DivPlugin_rs1_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk125 rise@8.000ns - clk125 rise@0.000ns)
  Data Path Delay:        7.477ns  (logic 3.143ns (42.033%)  route 4.334ns (57.967%))
  Logic Levels:           12  (CARRY4=8 LUT4=3 LUT6=1)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.429ns = ( 13.429 - 8.000 ) 
    Source Clock Delay      (SCD):    5.929ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125 rise edge)     0.000     0.000 r  
    K17                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk125_IBUF_BUFG_inst/O
                         net (fo=1910, routed)        1.831     5.929    VexRiscv/clk125_IBUF_BUFG
    SLICE_X53Y105        FDRE                                         r  VexRiscv/dataCache_1__io_mem_cmd_s2mPipe_rValid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y105        FDRE (Prop_fdre_C_Q)         0.419     6.348 f  VexRiscv/dataCache_1__io_mem_cmd_s2mPipe_rValid_reg/Q
                         net (fo=77, routed)          1.371     7.719    VexRiscv/dataCache_1_/loader_valid_reg_2
    SLICE_X56Y105        LUT4 (Prop_lut4_I0_O)        0.324     8.043 f  VexRiscv/dataCache_1_/ways_0_data_symbol0_reg_i_27/O
                         net (fo=1, routed)           0.808     8.851    VexRiscv/dataCache_1_/ways_0_data_symbol0_reg_i_27_n_0
    SLICE_X56Y106        LUT6 (Prop_lut6_I4_O)        0.326     9.177 r  VexRiscv/dataCache_1_/ways_0_data_symbol0_reg_i_2/O
                         net (fo=158, routed)         0.377     9.554    VexRiscv/dataCache_1_/stageB_flusher_valid_reg_0
    SLICE_X56Y108        LUT4 (Prop_lut4_I0_O)        0.124     9.678 r  VexRiscv/dataCache_1_/stageA_mask[3]_i_1/O
                         net (fo=300, routed)         1.307    10.984    VexRiscv/dataCache_1_/memory_DivPlugin_div_counter_willClear
    SLICE_X46Y112        LUT4 (Prop_lut4_I3_O)        0.148    11.132 r  VexRiscv/dataCache_1_/memory_DivPlugin_rs1[3]_i_2/O
                         net (fo=1, routed)           0.472    11.604    VexRiscv/dataCache_1_/memory_DivPlugin_rs1[3]_i_2_n_0
    SLICE_X44Y113        CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.784    12.388 r  VexRiscv/dataCache_1_/memory_DivPlugin_rs1_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.388    VexRiscv/dataCache_1_/memory_DivPlugin_rs1_reg[3]_i_1_n_0
    SLICE_X44Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.502 r  VexRiscv/dataCache_1_/memory_DivPlugin_rs1_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.502    VexRiscv/dataCache_1_/memory_DivPlugin_rs1_reg[7]_i_1_n_0
    SLICE_X44Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.616 r  VexRiscv/dataCache_1_/memory_DivPlugin_rs1_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.616    VexRiscv/dataCache_1_/memory_DivPlugin_rs1_reg[11]_i_1_n_0
    SLICE_X44Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.730 r  VexRiscv/dataCache_1_/memory_DivPlugin_rs1_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.730    VexRiscv/dataCache_1_/memory_DivPlugin_rs1_reg[15]_i_1_n_0
    SLICE_X44Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.844 r  VexRiscv/dataCache_1_/memory_DivPlugin_rs1_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.844    VexRiscv/dataCache_1_/memory_DivPlugin_rs1_reg[19]_i_1_n_0
    SLICE_X44Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.958 r  VexRiscv/dataCache_1_/memory_DivPlugin_rs1_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.958    VexRiscv/dataCache_1_/memory_DivPlugin_rs1_reg[23]_i_1_n_0
    SLICE_X44Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.072 r  VexRiscv/dataCache_1_/memory_DivPlugin_rs1_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.072    VexRiscv/dataCache_1_/memory_DivPlugin_rs1_reg[27]_i_1_n_0
    SLICE_X44Y120        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.406 r  VexRiscv/dataCache_1_/memory_DivPlugin_rs1_reg[31]_i_2/O[1]
                         net (fo=1, routed)           0.000    13.406    VexRiscv/dataCache_1__n_426
    SLICE_X44Y120        FDRE                                         r  VexRiscv/memory_DivPlugin_rs1_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125 rise edge)     8.000     8.000 r  
    K17                                               0.000     8.000 r  clk125 (IN)
                         net (fo=0)                   0.000     8.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  clk125_IBUF_BUFG_inst/O
                         net (fo=1910, routed)        1.641    13.429    VexRiscv/clk125_IBUF_BUFG
    SLICE_X44Y120        FDRE                                         r  VexRiscv/memory_DivPlugin_rs1_reg[29]/C
                         clock pessimism              0.341    13.771    
                         clock uncertainty           -0.035    13.735    
    SLICE_X44Y120        FDRE (Setup_fdre_C_D)        0.062    13.797    VexRiscv/memory_DivPlugin_rs1_reg[29]
  -------------------------------------------------------------------
                         required time                         13.797    
                         arrival time                         -13.406    
  -------------------------------------------------------------------
                         slack                                  0.391    

Slack (MET) :             0.395ns  (required time - arrival time)
  Source:                 grant_reg/C
                            (rising edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uart_tx_fifo_level0_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk125 rise@8.000ns - clk125 rise@0.000ns)
  Data Path Delay:        7.073ns  (logic 1.629ns (23.031%)  route 5.444ns (76.969%))
  Logic Levels:           6  (LUT2=1 LUT3=2 LUT6=3)
  Clock Path Skew:        -0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.326ns = ( 13.326 - 8.000 ) 
    Source Clock Delay      (SCD):    5.941ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125 rise edge)     0.000     0.000 r  
    K17                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk125_IBUF_BUFG_inst/O
                         net (fo=1910, routed)        1.843     5.941    clk125_IBUF_BUFG
    SLICE_X49Y101        FDRE                                         r  grant_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y101        FDRE (Prop_fdre_C_Q)         0.456     6.397 r  grant_reg/Q
                         net (fo=132, routed)         0.957     7.354    VexRiscv/IBusCachedPlugin_cache/grant
    SLICE_X51Y101        LUT3 (Prop_lut3_I1_O)        0.154     7.508 f  VexRiscv/IBusCachedPlugin_cache/slave_sel_r[2]_i_4/O
                         net (fo=5, routed)           0.920     8.428    VexRiscv/IBusCachedPlugin_cache/slave_sel_r[2]_i_4_n_0
    SLICE_X51Y101        LUT6 (Prop_lut6_I0_O)        0.327     8.755 r  VexRiscv/IBusCachedPlugin_cache/slave_sel_r[3]_i_3/O
                         net (fo=3, routed)           0.673     9.427    VexRiscv/IBusCachedPlugin_cache/slave_sel_r[3]_i_3_n_0
    SLICE_X50Y101        LUT6 (Prop_lut6_I3_O)        0.124     9.551 r  VexRiscv/IBusCachedPlugin_cache/csr_bankarray_interface3_bank_bus_dat_r[7]_i_3/O
                         net (fo=17, routed)          0.623    10.175    VexRiscv/IBusCachedPlugin_cache/csr_bankarray_interface3_bank_bus_dat_r[7]_i_3_n_0
    SLICE_X49Y100        LUT3 (Prop_lut3_I1_O)        0.118    10.293 f  VexRiscv/IBusCachedPlugin_cache/storage_reg_0_15_0_5_i_9/O
                         net (fo=2, routed)           1.034    11.326    VexRiscv/IBusCachedPlugin_cache/storage_reg_0_15_0_5_i_9_n_0
    SLICE_X50Y100        LUT6 (Prop_lut6_I3_O)        0.326    11.652 r  VexRiscv/IBusCachedPlugin_cache/storage_reg_0_15_0_5_i_1/O
                         net (fo=25, routed)          0.848    12.500    VexRiscv/IBusCachedPlugin_cache/lineLoader_address_reg[5]_1
    SLICE_X59Y97         LUT2 (Prop_lut2_I1_O)        0.124    12.624 r  VexRiscv/IBusCachedPlugin_cache/uart_tx_fifo_level0[4]_i_1/O
                         net (fo=5, routed)           0.390    13.014    VexRiscv_n_155
    SLICE_X59Y97         FDRE                                         r  uart_tx_fifo_level0_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk125 rise edge)     8.000     8.000 r  
    K17                                               0.000     8.000 r  clk125 (IN)
                         net (fo=0)                   0.000     8.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  clk125_IBUF_BUFG_inst/O
                         net (fo=1910, routed)        1.538    13.326    clk125_IBUF_BUFG
    SLICE_X59Y97         FDRE                                         r  uart_tx_fifo_level0_reg[1]/C
                         clock pessimism              0.323    13.650    
                         clock uncertainty           -0.035    13.614    
    SLICE_X59Y97         FDRE (Setup_fdre_C_CE)      -0.205    13.409    uart_tx_fifo_level0_reg[1]
  -------------------------------------------------------------------
                         required time                         13.409    
                         arrival time                         -13.014    
  -------------------------------------------------------------------
                         slack                                  0.395    

Slack (MET) :             0.395ns  (required time - arrival time)
  Source:                 grant_reg/C
                            (rising edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uart_tx_fifo_level0_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk125 rise@8.000ns - clk125 rise@0.000ns)
  Data Path Delay:        7.073ns  (logic 1.629ns (23.031%)  route 5.444ns (76.969%))
  Logic Levels:           6  (LUT2=1 LUT3=2 LUT6=3)
  Clock Path Skew:        -0.291ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.326ns = ( 13.326 - 8.000 ) 
    Source Clock Delay      (SCD):    5.941ns
    Clock Pessimism Removal (CPR):    0.323ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125 rise edge)     0.000     0.000 r  
    K17                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.997    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.098 r  clk125_IBUF_BUFG_inst/O
                         net (fo=1910, routed)        1.843     5.941    clk125_IBUF_BUFG
    SLICE_X49Y101        FDRE                                         r  grant_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y101        FDRE (Prop_fdre_C_Q)         0.456     6.397 r  grant_reg/Q
                         net (fo=132, routed)         0.957     7.354    VexRiscv/IBusCachedPlugin_cache/grant
    SLICE_X51Y101        LUT3 (Prop_lut3_I1_O)        0.154     7.508 f  VexRiscv/IBusCachedPlugin_cache/slave_sel_r[2]_i_4/O
                         net (fo=5, routed)           0.920     8.428    VexRiscv/IBusCachedPlugin_cache/slave_sel_r[2]_i_4_n_0
    SLICE_X51Y101        LUT6 (Prop_lut6_I0_O)        0.327     8.755 r  VexRiscv/IBusCachedPlugin_cache/slave_sel_r[3]_i_3/O
                         net (fo=3, routed)           0.673     9.427    VexRiscv/IBusCachedPlugin_cache/slave_sel_r[3]_i_3_n_0
    SLICE_X50Y101        LUT6 (Prop_lut6_I3_O)        0.124     9.551 r  VexRiscv/IBusCachedPlugin_cache/csr_bankarray_interface3_bank_bus_dat_r[7]_i_3/O
                         net (fo=17, routed)          0.623    10.175    VexRiscv/IBusCachedPlugin_cache/csr_bankarray_interface3_bank_bus_dat_r[7]_i_3_n_0
    SLICE_X49Y100        LUT3 (Prop_lut3_I1_O)        0.118    10.293 f  VexRiscv/IBusCachedPlugin_cache/storage_reg_0_15_0_5_i_9/O
                         net (fo=2, routed)           1.034    11.326    VexRiscv/IBusCachedPlugin_cache/storage_reg_0_15_0_5_i_9_n_0
    SLICE_X50Y100        LUT6 (Prop_lut6_I3_O)        0.326    11.652 r  VexRiscv/IBusCachedPlugin_cache/storage_reg_0_15_0_5_i_1/O
                         net (fo=25, routed)          0.848    12.500    VexRiscv/IBusCachedPlugin_cache/lineLoader_address_reg[5]_1
    SLICE_X59Y97         LUT2 (Prop_lut2_I1_O)        0.124    12.624 r  VexRiscv/IBusCachedPlugin_cache/uart_tx_fifo_level0[4]_i_1/O
                         net (fo=5, routed)           0.390    13.014    VexRiscv_n_155
    SLICE_X59Y97         FDRE                                         r  uart_tx_fifo_level0_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk125 rise edge)     8.000     8.000 r  
    K17                                               0.000     8.000 r  clk125 (IN)
                         net (fo=0)                   0.000     8.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         1.404     9.404 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.697    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.788 r  clk125_IBUF_BUFG_inst/O
                         net (fo=1910, routed)        1.538    13.326    clk125_IBUF_BUFG
    SLICE_X59Y97         FDRE                                         r  uart_tx_fifo_level0_reg[4]/C
                         clock pessimism              0.323    13.650    
                         clock uncertainty           -0.035    13.614    
    SLICE_X59Y97         FDRE (Setup_fdre_C_CE)      -0.205    13.409    uart_tx_fifo_level0_reg[4]
  -------------------------------------------------------------------
                         required time                         13.409    
                         arrival time                         -13.014    
  -------------------------------------------------------------------
                         slack                                  0.395    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 tx_phase_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tx_phase_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125 rise@0.000ns - clk125 rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.355ns (74.400%)  route 0.122ns (25.600%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.302ns
    Source Clock Delay      (SCD):    1.690ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125 rise edge)     0.000     0.000 r  
    K17                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk125_IBUF_BUFG_inst/O
                         net (fo=1910, routed)        0.580     1.690    clk125_IBUF_BUFG
    SLICE_X64Y99         FDRE                                         r  tx_phase_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y99         FDRE (Prop_fdre_C_Q)         0.141     1.831 r  tx_phase_reg[23]/Q
                         net (fo=1, routed)           0.121     1.953    tx_phase_reg_n_0_[23]
    SLICE_X64Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     2.113 r  tx_phase_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.113    tx_phase_reg[24]_i_1_n_0
    SLICE_X64Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.167 r  tx_phase_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.167    tx_phase_reg[28]_i_1_n_7
    SLICE_X64Y100        FDRE                                         r  tx_phase_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125 rise edge)     0.000     0.000 r  
    K17                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk125_IBUF_BUFG_inst/O
                         net (fo=1910, routed)        0.935     2.302    clk125_IBUF_BUFG
    SLICE_X64Y100        FDRE                                         r  tx_phase_reg[25]/C
                         clock pessimism             -0.261     2.040    
    SLICE_X64Y100        FDRE (Hold_fdre_C_D)         0.105     2.145    tx_phase_reg[25]
  -------------------------------------------------------------------
                         required time                         -2.145    
                         arrival time                           2.167    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 tx_phase_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tx_phase_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125 rise@0.000ns - clk125 rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.366ns (74.977%)  route 0.122ns (25.023%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.302ns
    Source Clock Delay      (SCD):    1.690ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125 rise edge)     0.000     0.000 r  
    K17                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk125_IBUF_BUFG_inst/O
                         net (fo=1910, routed)        0.580     1.690    clk125_IBUF_BUFG
    SLICE_X64Y99         FDRE                                         r  tx_phase_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y99         FDRE (Prop_fdre_C_Q)         0.141     1.831 r  tx_phase_reg[23]/Q
                         net (fo=1, routed)           0.121     1.953    tx_phase_reg_n_0_[23]
    SLICE_X64Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     2.113 r  tx_phase_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     2.113    tx_phase_reg[24]_i_1_n_0
    SLICE_X64Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.178 r  tx_phase_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.178    tx_phase_reg[28]_i_1_n_5
    SLICE_X64Y100        FDRE                                         r  tx_phase_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk125 rise edge)     0.000     0.000 r  
    K17                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk125_IBUF_BUFG_inst/O
                         net (fo=1910, routed)        0.935     2.302    clk125_IBUF_BUFG
    SLICE_X64Y100        FDRE                                         r  tx_phase_reg[27]/C
                         clock pessimism             -0.261     2.040    
    SLICE_X64Y100        FDRE (Hold_fdre_C_D)         0.105     2.145    tx_phase_reg[27]
  -------------------------------------------------------------------
                         required time                         -2.145    
                         arrival time                           2.178    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_reg_0_15_0_5/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125 rise@0.000ns - clk125 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.235%)  route 0.218ns (60.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.187ns
    Source Clock Delay      (SCD):    1.662ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125 rise edge)     0.000     0.000 r  
    K17                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk125_IBUF_BUFG_inst/O
                         net (fo=1910, routed)        0.552     1.662    clk125_IBUF_BUFG
    SLICE_X51Y96         FDRE                                         r  uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y96         FDRE (Prop_fdre_C_Q)         0.141     1.803 r  uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.218     2.021    storage_reg_0_15_0_5/ADDRD0
    SLICE_X50Y96         RAMD32                                       r  storage_reg_0_15_0_5/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk125 rise edge)     0.000     0.000 r  
    K17                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk125_IBUF_BUFG_inst/O
                         net (fo=1910, routed)        0.820     2.187    storage_reg_0_15_0_5/WCLK
    SLICE_X50Y96         RAMD32                                       r  storage_reg_0_15_0_5/RAMA/CLK
                         clock pessimism             -0.511     1.675    
    SLICE_X50Y96         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.985    storage_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.985    
                         arrival time                           2.021    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_reg_0_15_0_5/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125 rise@0.000ns - clk125 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.235%)  route 0.218ns (60.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.187ns
    Source Clock Delay      (SCD):    1.662ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125 rise edge)     0.000     0.000 r  
    K17                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk125_IBUF_BUFG_inst/O
                         net (fo=1910, routed)        0.552     1.662    clk125_IBUF_BUFG
    SLICE_X51Y96         FDRE                                         r  uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y96         FDRE (Prop_fdre_C_Q)         0.141     1.803 r  uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.218     2.021    storage_reg_0_15_0_5/ADDRD0
    SLICE_X50Y96         RAMD32                                       r  storage_reg_0_15_0_5/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk125 rise edge)     0.000     0.000 r  
    K17                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk125_IBUF_BUFG_inst/O
                         net (fo=1910, routed)        0.820     2.187    storage_reg_0_15_0_5/WCLK
    SLICE_X50Y96         RAMD32                                       r  storage_reg_0_15_0_5/RAMA_D1/CLK
                         clock pessimism             -0.511     1.675    
    SLICE_X50Y96         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.985    storage_reg_0_15_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.985    
                         arrival time                           2.021    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_reg_0_15_0_5/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125 rise@0.000ns - clk125 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.235%)  route 0.218ns (60.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.187ns
    Source Clock Delay      (SCD):    1.662ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125 rise edge)     0.000     0.000 r  
    K17                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk125_IBUF_BUFG_inst/O
                         net (fo=1910, routed)        0.552     1.662    clk125_IBUF_BUFG
    SLICE_X51Y96         FDRE                                         r  uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y96         FDRE (Prop_fdre_C_Q)         0.141     1.803 r  uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.218     2.021    storage_reg_0_15_0_5/ADDRD0
    SLICE_X50Y96         RAMD32                                       r  storage_reg_0_15_0_5/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk125 rise edge)     0.000     0.000 r  
    K17                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk125_IBUF_BUFG_inst/O
                         net (fo=1910, routed)        0.820     2.187    storage_reg_0_15_0_5/WCLK
    SLICE_X50Y96         RAMD32                                       r  storage_reg_0_15_0_5/RAMB/CLK
                         clock pessimism             -0.511     1.675    
    SLICE_X50Y96         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.985    storage_reg_0_15_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -1.985    
                         arrival time                           2.021    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_reg_0_15_0_5/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125 rise@0.000ns - clk125 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.235%)  route 0.218ns (60.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.187ns
    Source Clock Delay      (SCD):    1.662ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125 rise edge)     0.000     0.000 r  
    K17                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk125_IBUF_BUFG_inst/O
                         net (fo=1910, routed)        0.552     1.662    clk125_IBUF_BUFG
    SLICE_X51Y96         FDRE                                         r  uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y96         FDRE (Prop_fdre_C_Q)         0.141     1.803 r  uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.218     2.021    storage_reg_0_15_0_5/ADDRD0
    SLICE_X50Y96         RAMD32                                       r  storage_reg_0_15_0_5/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk125 rise edge)     0.000     0.000 r  
    K17                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk125_IBUF_BUFG_inst/O
                         net (fo=1910, routed)        0.820     2.187    storage_reg_0_15_0_5/WCLK
    SLICE_X50Y96         RAMD32                                       r  storage_reg_0_15_0_5/RAMB_D1/CLK
                         clock pessimism             -0.511     1.675    
    SLICE_X50Y96         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.985    storage_reg_0_15_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.985    
                         arrival time                           2.021    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_reg_0_15_0_5/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125 rise@0.000ns - clk125 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.235%)  route 0.218ns (60.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.187ns
    Source Clock Delay      (SCD):    1.662ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125 rise edge)     0.000     0.000 r  
    K17                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk125_IBUF_BUFG_inst/O
                         net (fo=1910, routed)        0.552     1.662    clk125_IBUF_BUFG
    SLICE_X51Y96         FDRE                                         r  uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y96         FDRE (Prop_fdre_C_Q)         0.141     1.803 r  uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.218     2.021    storage_reg_0_15_0_5/ADDRD0
    SLICE_X50Y96         RAMD32                                       r  storage_reg_0_15_0_5/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk125 rise edge)     0.000     0.000 r  
    K17                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk125_IBUF_BUFG_inst/O
                         net (fo=1910, routed)        0.820     2.187    storage_reg_0_15_0_5/WCLK
    SLICE_X50Y96         RAMD32                                       r  storage_reg_0_15_0_5/RAMC/CLK
                         clock pessimism             -0.511     1.675    
    SLICE_X50Y96         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.985    storage_reg_0_15_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -1.985    
                         arrival time                           2.021    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_reg_0_15_0_5/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125 rise@0.000ns - clk125 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.235%)  route 0.218ns (60.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.187ns
    Source Clock Delay      (SCD):    1.662ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125 rise edge)     0.000     0.000 r  
    K17                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk125_IBUF_BUFG_inst/O
                         net (fo=1910, routed)        0.552     1.662    clk125_IBUF_BUFG
    SLICE_X51Y96         FDRE                                         r  uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y96         FDRE (Prop_fdre_C_Q)         0.141     1.803 r  uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.218     2.021    storage_reg_0_15_0_5/ADDRD0
    SLICE_X50Y96         RAMD32                                       r  storage_reg_0_15_0_5/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk125 rise edge)     0.000     0.000 r  
    K17                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk125_IBUF_BUFG_inst/O
                         net (fo=1910, routed)        0.820     2.187    storage_reg_0_15_0_5/WCLK
    SLICE_X50Y96         RAMD32                                       r  storage_reg_0_15_0_5/RAMC_D1/CLK
                         clock pessimism             -0.511     1.675    
    SLICE_X50Y96         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.985    storage_reg_0_15_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.985    
                         arrival time                           2.021    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_reg_0_15_0_5/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125 rise@0.000ns - clk125 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.235%)  route 0.218ns (60.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.187ns
    Source Clock Delay      (SCD):    1.662ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125 rise edge)     0.000     0.000 r  
    K17                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk125_IBUF_BUFG_inst/O
                         net (fo=1910, routed)        0.552     1.662    clk125_IBUF_BUFG
    SLICE_X51Y96         FDRE                                         r  uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y96         FDRE (Prop_fdre_C_Q)         0.141     1.803 r  uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.218     2.021    storage_reg_0_15_0_5/ADDRD0
    SLICE_X50Y96         RAMS32                                       r  storage_reg_0_15_0_5/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk125 rise edge)     0.000     0.000 r  
    K17                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk125_IBUF_BUFG_inst/O
                         net (fo=1910, routed)        0.820     2.187    storage_reg_0_15_0_5/WCLK
    SLICE_X50Y96         RAMS32                                       r  storage_reg_0_15_0_5/RAMD/CLK
                         clock pessimism             -0.511     1.675    
    SLICE_X50Y96         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     1.985    storage_reg_0_15_0_5/RAMD
  -------------------------------------------------------------------
                         required time                         -1.985    
                         arrival time                           2.021    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 uart_tx_fifo_produce_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            storage_reg_0_15_0_5/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clk125  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk125
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk125 rise@0.000ns - clk125 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.235%)  route 0.218ns (60.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.187ns
    Source Clock Delay      (SCD):    1.662ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk125 rise edge)     0.000     0.000 r  
    K17                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.084    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.110 r  clk125_IBUF_BUFG_inst/O
                         net (fo=1910, routed)        0.552     1.662    clk125_IBUF_BUFG
    SLICE_X51Y96         FDRE                                         r  uart_tx_fifo_produce_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y96         FDRE (Prop_fdre_C_Q)         0.141     1.803 r  uart_tx_fifo_produce_reg[0]/Q
                         net (fo=20, routed)          0.218     2.021    storage_reg_0_15_0_5/ADDRD0
    SLICE_X50Y96         RAMS32                                       r  storage_reg_0_15_0_5/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk125 rise edge)     0.000     0.000 r  
    K17                                               0.000     0.000 r  clk125 (IN)
                         net (fo=0)                   0.000     0.000    clk125
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk125_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.338    clk125_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.367 r  clk125_IBUF_BUFG_inst/O
                         net (fo=1910, routed)        0.820     2.187    storage_reg_0_15_0_5/WCLK
    SLICE_X50Y96         RAMS32                                       r  storage_reg_0_15_0_5/RAMD_D1/CLK
                         clock pessimism             -0.511     1.675    
    SLICE_X50Y96         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     1.985    storage_reg_0_15_0_5/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.985    
                         arrival time                           2.021    
  -------------------------------------------------------------------
                         slack                                  0.036    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk125
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk125 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         8.000       5.056      RAMB36_X3Y22   VexRiscv/IBusCachedPlugin_cache/ways_0_datas_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         8.000       5.056      RAMB18_X3Y40   VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         8.000       5.056      RAMB18_X3Y40   VexRiscv/IBusCachedPlugin_cache/ways_0_tags_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         8.000       5.056      RAMB18_X3Y42   VexRiscv/RegFilePlugin_regFile_reg_1/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         8.000       5.056      RAMB18_X3Y42   VexRiscv/RegFilePlugin_regFile_reg_1/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         8.000       5.056      RAMB18_X3Y43   VexRiscv/RegFilePlugin_regFile_reg_2/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         8.000       5.056      RAMB18_X3Y43   VexRiscv/RegFilePlugin_regFile_reg_2/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         8.000       5.056      RAMB18_X4Y44   VexRiscv/dataCache_1_/ways_0_data_symbol0_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         8.000       5.056      RAMB18_X4Y42   VexRiscv/dataCache_1_/ways_0_data_symbol1_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         8.000       5.056      RAMB18_X4Y45   VexRiscv/dataCache_1_/ways_0_data_symbol2_reg/CLKARDCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X46Y99   storage_1_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X46Y99   storage_1_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X46Y99   storage_1_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X46Y99   storage_1_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X46Y99   storage_1_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X46Y99   storage_1_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         4.000       2.750      SLICE_X46Y99   storage_1_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         4.000       2.750      SLICE_X46Y99   storage_1_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X50Y96   storage_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X50Y96   storage_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X46Y99   storage_1_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X46Y99   storage_1_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X46Y99   storage_1_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X46Y99   storage_1_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X46Y99   storage_1_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X46Y99   storage_1_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         4.000       2.750      SLICE_X46Y99   storage_1_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         4.000       2.750      SLICE_X46Y99   storage_1_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X46Y100  storage_1_reg_0_15_6_9/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X46Y100  storage_1_reg_0_15_6_9/RAMA_D1/CLK



------------------------------------------------------------------------------------------------
| Data sheet
| ----------
------------------------------------------------------------------------------------------------

Input Ports Setup/Hold

----------+-----------+---------+-------+---------------+---------+---------------+---------+----------+
Reference | Input     | IO Reg  | Delay |     Setup(ns) | Process |      Hold(ns) | Process | Internal |
Clock     | Port      | Type    | Type  | to Clk (Edge) | Corner  | to Clk (Edge) | Corner  | Clock    |
----------+-----------+---------+-------+---------------+---------+---------------+---------+----------+
clk125    | cpu_reset | FDRE    | -     |    -0.027 (r) | FAST    |     3.259 (r) | SLOW    |          |
clk125    | serial_rx | FDRE    | -     |    -0.315 (r) | FAST    |     3.833 (r) | SLOW    |          |
----------+-----------+---------+-------+---------------+---------+---------------+---------+----------+


Output Ports Clock-to-out

----------+-----------+--------+-------+----------------+---------+----------------+---------+----------+
Reference | Output    | IO Reg | Delay | Max Clk (Edge) | Process | Min Clk (Edge) | Process | Internal |
Clock     | Port      | Type   | Type  |    to port(ns) | Corner  |    to port(ns) | Corner  | Clock    |
----------+-----------+--------+-------+----------------+---------+----------------+---------+----------+
clk125    | serial_tx | FDRE   | -     |     13.685 (r) | SLOW    |      4.498 (r) | FAST    |          |
----------+-----------+--------+-------+----------------+---------+----------------+---------+----------+


Setup between Clocks

-------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
Source | Destination |  Src:Rise     | Process |  Src:Rise     | Process |  Src:Fall     | Process |  Src:Fall     | Process |
Clock  | Clock       | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  |
-------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
clk125 | clk125      |         7.788 | SLOW    |               |         |               |         |               |         |
-------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+



