v 20130925 2
C 40000 40000 0 0 0 title-B.sym
C 48800 48100 1 270 0 resistor-2.sym
{
T 49150 47700 5 10 0 0 270 0 1
device=RESISTOR
T 49100 47900 5 10 1 1 270 0 1
R=1K
}
C 46100 47700 1 90 0 voltage-1.sym
{
T 45600 47800 5 10 0 0 90 0 1
device=VOLTAGE_SOURCE
T 45600 48000 5 10 1 1 90 0 1
V=SIN (1 10 1kHz)
}
C 46800 48500 1 0 0 capacitor-1.sym
{
T 47000 49200 5 10 0 0 0 0 1
device=CAPACITOR
T 47000 49000 5 10 1 1 0 0 1
C=3n
T 47000 49400 5 10 0 0 0 0 1
symversion=0.1
}
N 45900 48600 45900 48700 4
{
T 45900 48600 5 10 1 0 0 0 1
netname=n1
}
N 45900 48700 46800 48700 4
{
T 45900 48700 5 10 1 0 0 0 1
netname=in
}
N 47700 48700 48900 48700 4
N 48900 48700 48900 48100 4
{
T 48900 48700 5 10 1 0 0 0 1
netname=n2
}
C 45700 46800 1 0 0 ground.sym
C 48700 46700 1 0 0 ground.sym
N 45900 47700 45900 47100 4
{
T 45900 47700 5 10 1 0 0 0 1
netname=gnd
}
N 48900 47200 48900 47000 4
{
T 48900 47200 5 10 1 0 0 0 1
netname=0
}
