
Seeed-LoRa-E5.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000138  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00020e7c  08000140  08000140  00010140  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001094  08020fbc  08020fbc  00030fbc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .USER_embedded_Keys 000000d8  08022050  08022050  00032050  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .ARM.extab    00000000  08022128  08022128  00040198  2**0
                  CONTENTS
  5 .ARM          00000008  08022128  08022128  00032128  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .preinit_array 00000000  08022130  08022130  00040198  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  7 .init_array   00000008  08022130  08022130  00032130  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .fini_array   00000004  08022138  08022138  00032138  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .data         00000198  20000000  0802213c  00040000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 10 .bss          0000244c  20000198  080222d4  00040198  2**3
                  ALLOC
 11 ._user_heap_stack 00000604  200025e4  080222d4  000425e4  2**0
                  ALLOC
 12 .ARM.attributes 0000002a  00000000  00000000  00040198  2**0
                  CONTENTS, READONLY
 13 .comment      00000043  00000000  00000000  000401c2  2**0
                  CONTENTS, READONLY
 14 .debug_info   00052bfa  00000000  00000000  00040205  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 0000c62a  00000000  00000000  00092dff  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00003c88  00000000  00000000  0009f430  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 00002e13  00000000  00000000  000a30b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  0002f441  00000000  00000000  000a5ecb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   0004a8a3  00000000  00000000  000d530c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    000d7916  00000000  00000000  0011fbaf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_frame  0000ffcc  00000000  00000000  001f74c8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000004f  00000000  00000000  00207494  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000140 <__do_global_dtors_aux>:
 8000140:	b510      	push	{r4, lr}
 8000142:	4c05      	ldr	r4, [pc, #20]	; (8000158 <__do_global_dtors_aux+0x18>)
 8000144:	7823      	ldrb	r3, [r4, #0]
 8000146:	b933      	cbnz	r3, 8000156 <__do_global_dtors_aux+0x16>
 8000148:	4b04      	ldr	r3, [pc, #16]	; (800015c <__do_global_dtors_aux+0x1c>)
 800014a:	b113      	cbz	r3, 8000152 <__do_global_dtors_aux+0x12>
 800014c:	4804      	ldr	r0, [pc, #16]	; (8000160 <__do_global_dtors_aux+0x20>)
 800014e:	f3af 8000 	nop.w
 8000152:	2301      	movs	r3, #1
 8000154:	7023      	strb	r3, [r4, #0]
 8000156:	bd10      	pop	{r4, pc}
 8000158:	20000198 	.word	0x20000198
 800015c:	00000000 	.word	0x00000000
 8000160:	08020fa4 	.word	0x08020fa4

08000164 <frame_dummy>:
 8000164:	b508      	push	{r3, lr}
 8000166:	4b03      	ldr	r3, [pc, #12]	; (8000174 <frame_dummy+0x10>)
 8000168:	b11b      	cbz	r3, 8000172 <frame_dummy+0xe>
 800016a:	4903      	ldr	r1, [pc, #12]	; (8000178 <frame_dummy+0x14>)
 800016c:	4803      	ldr	r0, [pc, #12]	; (800017c <frame_dummy+0x18>)
 800016e:	f3af 8000 	nop.w
 8000172:	bd08      	pop	{r3, pc}
 8000174:	00000000 	.word	0x00000000
 8000178:	2000019c 	.word	0x2000019c
 800017c:	08020fa4 	.word	0x08020fa4

08000180 <strlen>:
 8000180:	4603      	mov	r3, r0
 8000182:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000186:	2a00      	cmp	r2, #0
 8000188:	d1fb      	bne.n	8000182 <strlen+0x2>
 800018a:	1a18      	subs	r0, r3, r0
 800018c:	3801      	subs	r0, #1
 800018e:	4770      	bx	lr

08000190 <memchr>:
 8000190:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000194:	2a10      	cmp	r2, #16
 8000196:	db2b      	blt.n	80001f0 <memchr+0x60>
 8000198:	f010 0f07 	tst.w	r0, #7
 800019c:	d008      	beq.n	80001b0 <memchr+0x20>
 800019e:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001a2:	3a01      	subs	r2, #1
 80001a4:	428b      	cmp	r3, r1
 80001a6:	d02d      	beq.n	8000204 <memchr+0x74>
 80001a8:	f010 0f07 	tst.w	r0, #7
 80001ac:	b342      	cbz	r2, 8000200 <memchr+0x70>
 80001ae:	d1f6      	bne.n	800019e <memchr+0xe>
 80001b0:	b4f0      	push	{r4, r5, r6, r7}
 80001b2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001b6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001ba:	f022 0407 	bic.w	r4, r2, #7
 80001be:	f07f 0700 	mvns.w	r7, #0
 80001c2:	2300      	movs	r3, #0
 80001c4:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 80001c8:	3c08      	subs	r4, #8
 80001ca:	ea85 0501 	eor.w	r5, r5, r1
 80001ce:	ea86 0601 	eor.w	r6, r6, r1
 80001d2:	fa85 f547 	uadd8	r5, r5, r7
 80001d6:	faa3 f587 	sel	r5, r3, r7
 80001da:	fa86 f647 	uadd8	r6, r6, r7
 80001de:	faa5 f687 	sel	r6, r5, r7
 80001e2:	b98e      	cbnz	r6, 8000208 <memchr+0x78>
 80001e4:	d1ee      	bne.n	80001c4 <memchr+0x34>
 80001e6:	bcf0      	pop	{r4, r5, r6, r7}
 80001e8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001ec:	f002 0207 	and.w	r2, r2, #7
 80001f0:	b132      	cbz	r2, 8000200 <memchr+0x70>
 80001f2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f6:	3a01      	subs	r2, #1
 80001f8:	ea83 0301 	eor.w	r3, r3, r1
 80001fc:	b113      	cbz	r3, 8000204 <memchr+0x74>
 80001fe:	d1f8      	bne.n	80001f2 <memchr+0x62>
 8000200:	2000      	movs	r0, #0
 8000202:	4770      	bx	lr
 8000204:	3801      	subs	r0, #1
 8000206:	4770      	bx	lr
 8000208:	2d00      	cmp	r5, #0
 800020a:	bf06      	itte	eq
 800020c:	4635      	moveq	r5, r6
 800020e:	3803      	subeq	r0, #3
 8000210:	3807      	subne	r0, #7
 8000212:	f015 0f01 	tst.w	r5, #1
 8000216:	d107      	bne.n	8000228 <memchr+0x98>
 8000218:	3001      	adds	r0, #1
 800021a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800021e:	bf02      	ittt	eq
 8000220:	3001      	addeq	r0, #1
 8000222:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000226:	3001      	addeq	r0, #1
 8000228:	bcf0      	pop	{r4, r5, r6, r7}
 800022a:	3801      	subs	r0, #1
 800022c:	4770      	bx	lr
 800022e:	bf00      	nop

08000230 <__aeabi_drsub>:
 8000230:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000234:	e002      	b.n	800023c <__adddf3>
 8000236:	bf00      	nop

08000238 <__aeabi_dsub>:
 8000238:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800023c <__adddf3>:
 800023c:	b530      	push	{r4, r5, lr}
 800023e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000242:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000246:	ea94 0f05 	teq	r4, r5
 800024a:	bf08      	it	eq
 800024c:	ea90 0f02 	teqeq	r0, r2
 8000250:	bf1f      	itttt	ne
 8000252:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000256:	ea55 0c02 	orrsne.w	ip, r5, r2
 800025a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800025e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000262:	f000 80e2 	beq.w	800042a <__adddf3+0x1ee>
 8000266:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800026a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800026e:	bfb8      	it	lt
 8000270:	426d      	neglt	r5, r5
 8000272:	dd0c      	ble.n	800028e <__adddf3+0x52>
 8000274:	442c      	add	r4, r5
 8000276:	ea80 0202 	eor.w	r2, r0, r2
 800027a:	ea81 0303 	eor.w	r3, r1, r3
 800027e:	ea82 0000 	eor.w	r0, r2, r0
 8000282:	ea83 0101 	eor.w	r1, r3, r1
 8000286:	ea80 0202 	eor.w	r2, r0, r2
 800028a:	ea81 0303 	eor.w	r3, r1, r3
 800028e:	2d36      	cmp	r5, #54	; 0x36
 8000290:	bf88      	it	hi
 8000292:	bd30      	pophi	{r4, r5, pc}
 8000294:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000298:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800029c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002a0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002a4:	d002      	beq.n	80002ac <__adddf3+0x70>
 80002a6:	4240      	negs	r0, r0
 80002a8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002ac:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80002b0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002b4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002b8:	d002      	beq.n	80002c0 <__adddf3+0x84>
 80002ba:	4252      	negs	r2, r2
 80002bc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002c0:	ea94 0f05 	teq	r4, r5
 80002c4:	f000 80a7 	beq.w	8000416 <__adddf3+0x1da>
 80002c8:	f1a4 0401 	sub.w	r4, r4, #1
 80002cc:	f1d5 0e20 	rsbs	lr, r5, #32
 80002d0:	db0d      	blt.n	80002ee <__adddf3+0xb2>
 80002d2:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002d6:	fa22 f205 	lsr.w	r2, r2, r5
 80002da:	1880      	adds	r0, r0, r2
 80002dc:	f141 0100 	adc.w	r1, r1, #0
 80002e0:	fa03 f20e 	lsl.w	r2, r3, lr
 80002e4:	1880      	adds	r0, r0, r2
 80002e6:	fa43 f305 	asr.w	r3, r3, r5
 80002ea:	4159      	adcs	r1, r3
 80002ec:	e00e      	b.n	800030c <__adddf3+0xd0>
 80002ee:	f1a5 0520 	sub.w	r5, r5, #32
 80002f2:	f10e 0e20 	add.w	lr, lr, #32
 80002f6:	2a01      	cmp	r2, #1
 80002f8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002fc:	bf28      	it	cs
 80002fe:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000302:	fa43 f305 	asr.w	r3, r3, r5
 8000306:	18c0      	adds	r0, r0, r3
 8000308:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800030c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000310:	d507      	bpl.n	8000322 <__adddf3+0xe6>
 8000312:	f04f 0e00 	mov.w	lr, #0
 8000316:	f1dc 0c00 	rsbs	ip, ip, #0
 800031a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800031e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000322:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000326:	d31b      	bcc.n	8000360 <__adddf3+0x124>
 8000328:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800032c:	d30c      	bcc.n	8000348 <__adddf3+0x10c>
 800032e:	0849      	lsrs	r1, r1, #1
 8000330:	ea5f 0030 	movs.w	r0, r0, rrx
 8000334:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000338:	f104 0401 	add.w	r4, r4, #1
 800033c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000340:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000344:	f080 809a 	bcs.w	800047c <__adddf3+0x240>
 8000348:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800034c:	bf08      	it	eq
 800034e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000352:	f150 0000 	adcs.w	r0, r0, #0
 8000356:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800035a:	ea41 0105 	orr.w	r1, r1, r5
 800035e:	bd30      	pop	{r4, r5, pc}
 8000360:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000364:	4140      	adcs	r0, r0
 8000366:	eb41 0101 	adc.w	r1, r1, r1
 800036a:	3c01      	subs	r4, #1
 800036c:	bf28      	it	cs
 800036e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000372:	d2e9      	bcs.n	8000348 <__adddf3+0x10c>
 8000374:	f091 0f00 	teq	r1, #0
 8000378:	bf04      	itt	eq
 800037a:	4601      	moveq	r1, r0
 800037c:	2000      	moveq	r0, #0
 800037e:	fab1 f381 	clz	r3, r1
 8000382:	bf08      	it	eq
 8000384:	3320      	addeq	r3, #32
 8000386:	f1a3 030b 	sub.w	r3, r3, #11
 800038a:	f1b3 0220 	subs.w	r2, r3, #32
 800038e:	da0c      	bge.n	80003aa <__adddf3+0x16e>
 8000390:	320c      	adds	r2, #12
 8000392:	dd08      	ble.n	80003a6 <__adddf3+0x16a>
 8000394:	f102 0c14 	add.w	ip, r2, #20
 8000398:	f1c2 020c 	rsb	r2, r2, #12
 800039c:	fa01 f00c 	lsl.w	r0, r1, ip
 80003a0:	fa21 f102 	lsr.w	r1, r1, r2
 80003a4:	e00c      	b.n	80003c0 <__adddf3+0x184>
 80003a6:	f102 0214 	add.w	r2, r2, #20
 80003aa:	bfd8      	it	le
 80003ac:	f1c2 0c20 	rsble	ip, r2, #32
 80003b0:	fa01 f102 	lsl.w	r1, r1, r2
 80003b4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003b8:	bfdc      	itt	le
 80003ba:	ea41 010c 	orrle.w	r1, r1, ip
 80003be:	4090      	lslle	r0, r2
 80003c0:	1ae4      	subs	r4, r4, r3
 80003c2:	bfa2      	ittt	ge
 80003c4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003c8:	4329      	orrge	r1, r5
 80003ca:	bd30      	popge	{r4, r5, pc}
 80003cc:	ea6f 0404 	mvn.w	r4, r4
 80003d0:	3c1f      	subs	r4, #31
 80003d2:	da1c      	bge.n	800040e <__adddf3+0x1d2>
 80003d4:	340c      	adds	r4, #12
 80003d6:	dc0e      	bgt.n	80003f6 <__adddf3+0x1ba>
 80003d8:	f104 0414 	add.w	r4, r4, #20
 80003dc:	f1c4 0220 	rsb	r2, r4, #32
 80003e0:	fa20 f004 	lsr.w	r0, r0, r4
 80003e4:	fa01 f302 	lsl.w	r3, r1, r2
 80003e8:	ea40 0003 	orr.w	r0, r0, r3
 80003ec:	fa21 f304 	lsr.w	r3, r1, r4
 80003f0:	ea45 0103 	orr.w	r1, r5, r3
 80003f4:	bd30      	pop	{r4, r5, pc}
 80003f6:	f1c4 040c 	rsb	r4, r4, #12
 80003fa:	f1c4 0220 	rsb	r2, r4, #32
 80003fe:	fa20 f002 	lsr.w	r0, r0, r2
 8000402:	fa01 f304 	lsl.w	r3, r1, r4
 8000406:	ea40 0003 	orr.w	r0, r0, r3
 800040a:	4629      	mov	r1, r5
 800040c:	bd30      	pop	{r4, r5, pc}
 800040e:	fa21 f004 	lsr.w	r0, r1, r4
 8000412:	4629      	mov	r1, r5
 8000414:	bd30      	pop	{r4, r5, pc}
 8000416:	f094 0f00 	teq	r4, #0
 800041a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800041e:	bf06      	itte	eq
 8000420:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000424:	3401      	addeq	r4, #1
 8000426:	3d01      	subne	r5, #1
 8000428:	e74e      	b.n	80002c8 <__adddf3+0x8c>
 800042a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800042e:	bf18      	it	ne
 8000430:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000434:	d029      	beq.n	800048a <__adddf3+0x24e>
 8000436:	ea94 0f05 	teq	r4, r5
 800043a:	bf08      	it	eq
 800043c:	ea90 0f02 	teqeq	r0, r2
 8000440:	d005      	beq.n	800044e <__adddf3+0x212>
 8000442:	ea54 0c00 	orrs.w	ip, r4, r0
 8000446:	bf04      	itt	eq
 8000448:	4619      	moveq	r1, r3
 800044a:	4610      	moveq	r0, r2
 800044c:	bd30      	pop	{r4, r5, pc}
 800044e:	ea91 0f03 	teq	r1, r3
 8000452:	bf1e      	ittt	ne
 8000454:	2100      	movne	r1, #0
 8000456:	2000      	movne	r0, #0
 8000458:	bd30      	popne	{r4, r5, pc}
 800045a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800045e:	d105      	bne.n	800046c <__adddf3+0x230>
 8000460:	0040      	lsls	r0, r0, #1
 8000462:	4149      	adcs	r1, r1
 8000464:	bf28      	it	cs
 8000466:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800046a:	bd30      	pop	{r4, r5, pc}
 800046c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000470:	bf3c      	itt	cc
 8000472:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000476:	bd30      	popcc	{r4, r5, pc}
 8000478:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800047c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000480:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000484:	f04f 0000 	mov.w	r0, #0
 8000488:	bd30      	pop	{r4, r5, pc}
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf1a      	itte	ne
 8000490:	4619      	movne	r1, r3
 8000492:	4610      	movne	r0, r2
 8000494:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000498:	bf1c      	itt	ne
 800049a:	460b      	movne	r3, r1
 800049c:	4602      	movne	r2, r0
 800049e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004a2:	bf06      	itte	eq
 80004a4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004a8:	ea91 0f03 	teqeq	r1, r3
 80004ac:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80004b0:	bd30      	pop	{r4, r5, pc}
 80004b2:	bf00      	nop

080004b4 <__aeabi_ui2d>:
 80004b4:	f090 0f00 	teq	r0, #0
 80004b8:	bf04      	itt	eq
 80004ba:	2100      	moveq	r1, #0
 80004bc:	4770      	bxeq	lr
 80004be:	b530      	push	{r4, r5, lr}
 80004c0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004c4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004c8:	f04f 0500 	mov.w	r5, #0
 80004cc:	f04f 0100 	mov.w	r1, #0
 80004d0:	e750      	b.n	8000374 <__adddf3+0x138>
 80004d2:	bf00      	nop

080004d4 <__aeabi_i2d>:
 80004d4:	f090 0f00 	teq	r0, #0
 80004d8:	bf04      	itt	eq
 80004da:	2100      	moveq	r1, #0
 80004dc:	4770      	bxeq	lr
 80004de:	b530      	push	{r4, r5, lr}
 80004e0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004e4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004e8:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80004ec:	bf48      	it	mi
 80004ee:	4240      	negmi	r0, r0
 80004f0:	f04f 0100 	mov.w	r1, #0
 80004f4:	e73e      	b.n	8000374 <__adddf3+0x138>
 80004f6:	bf00      	nop

080004f8 <__aeabi_f2d>:
 80004f8:	0042      	lsls	r2, r0, #1
 80004fa:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004fe:	ea4f 0131 	mov.w	r1, r1, rrx
 8000502:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000506:	bf1f      	itttt	ne
 8000508:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800050c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000510:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000514:	4770      	bxne	lr
 8000516:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800051a:	bf08      	it	eq
 800051c:	4770      	bxeq	lr
 800051e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000522:	bf04      	itt	eq
 8000524:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000528:	4770      	bxeq	lr
 800052a:	b530      	push	{r4, r5, lr}
 800052c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000530:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000534:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000538:	e71c      	b.n	8000374 <__adddf3+0x138>
 800053a:	bf00      	nop

0800053c <__aeabi_ul2d>:
 800053c:	ea50 0201 	orrs.w	r2, r0, r1
 8000540:	bf08      	it	eq
 8000542:	4770      	bxeq	lr
 8000544:	b530      	push	{r4, r5, lr}
 8000546:	f04f 0500 	mov.w	r5, #0
 800054a:	e00a      	b.n	8000562 <__aeabi_l2d+0x16>

0800054c <__aeabi_l2d>:
 800054c:	ea50 0201 	orrs.w	r2, r0, r1
 8000550:	bf08      	it	eq
 8000552:	4770      	bxeq	lr
 8000554:	b530      	push	{r4, r5, lr}
 8000556:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800055a:	d502      	bpl.n	8000562 <__aeabi_l2d+0x16>
 800055c:	4240      	negs	r0, r0
 800055e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000562:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000566:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800056a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800056e:	f43f aed8 	beq.w	8000322 <__adddf3+0xe6>
 8000572:	f04f 0203 	mov.w	r2, #3
 8000576:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800057a:	bf18      	it	ne
 800057c:	3203      	addne	r2, #3
 800057e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000582:	bf18      	it	ne
 8000584:	3203      	addne	r2, #3
 8000586:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800058a:	f1c2 0320 	rsb	r3, r2, #32
 800058e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000592:	fa20 f002 	lsr.w	r0, r0, r2
 8000596:	fa01 fe03 	lsl.w	lr, r1, r3
 800059a:	ea40 000e 	orr.w	r0, r0, lr
 800059e:	fa21 f102 	lsr.w	r1, r1, r2
 80005a2:	4414      	add	r4, r2
 80005a4:	e6bd      	b.n	8000322 <__adddf3+0xe6>
 80005a6:	bf00      	nop

080005a8 <__aeabi_dmul>:
 80005a8:	b570      	push	{r4, r5, r6, lr}
 80005aa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005ae:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80005b2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005b6:	bf1d      	ittte	ne
 80005b8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005bc:	ea94 0f0c 	teqne	r4, ip
 80005c0:	ea95 0f0c 	teqne	r5, ip
 80005c4:	f000 f8de 	bleq	8000784 <__aeabi_dmul+0x1dc>
 80005c8:	442c      	add	r4, r5
 80005ca:	ea81 0603 	eor.w	r6, r1, r3
 80005ce:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005d2:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005d6:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005da:	bf18      	it	ne
 80005dc:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005e0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005e4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80005e8:	d038      	beq.n	800065c <__aeabi_dmul+0xb4>
 80005ea:	fba0 ce02 	umull	ip, lr, r0, r2
 80005ee:	f04f 0500 	mov.w	r5, #0
 80005f2:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005f6:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80005fa:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005fe:	f04f 0600 	mov.w	r6, #0
 8000602:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000606:	f09c 0f00 	teq	ip, #0
 800060a:	bf18      	it	ne
 800060c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000610:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000614:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000618:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800061c:	d204      	bcs.n	8000628 <__aeabi_dmul+0x80>
 800061e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000622:	416d      	adcs	r5, r5
 8000624:	eb46 0606 	adc.w	r6, r6, r6
 8000628:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800062c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000630:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000634:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000638:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800063c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000640:	bf88      	it	hi
 8000642:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000646:	d81e      	bhi.n	8000686 <__aeabi_dmul+0xde>
 8000648:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800064c:	bf08      	it	eq
 800064e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000652:	f150 0000 	adcs.w	r0, r0, #0
 8000656:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800065a:	bd70      	pop	{r4, r5, r6, pc}
 800065c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000660:	ea46 0101 	orr.w	r1, r6, r1
 8000664:	ea40 0002 	orr.w	r0, r0, r2
 8000668:	ea81 0103 	eor.w	r1, r1, r3
 800066c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000670:	bfc2      	ittt	gt
 8000672:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000676:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800067a:	bd70      	popgt	{r4, r5, r6, pc}
 800067c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000680:	f04f 0e00 	mov.w	lr, #0
 8000684:	3c01      	subs	r4, #1
 8000686:	f300 80ab 	bgt.w	80007e0 <__aeabi_dmul+0x238>
 800068a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800068e:	bfde      	ittt	le
 8000690:	2000      	movle	r0, #0
 8000692:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000696:	bd70      	pople	{r4, r5, r6, pc}
 8000698:	f1c4 0400 	rsb	r4, r4, #0
 800069c:	3c20      	subs	r4, #32
 800069e:	da35      	bge.n	800070c <__aeabi_dmul+0x164>
 80006a0:	340c      	adds	r4, #12
 80006a2:	dc1b      	bgt.n	80006dc <__aeabi_dmul+0x134>
 80006a4:	f104 0414 	add.w	r4, r4, #20
 80006a8:	f1c4 0520 	rsb	r5, r4, #32
 80006ac:	fa00 f305 	lsl.w	r3, r0, r5
 80006b0:	fa20 f004 	lsr.w	r0, r0, r4
 80006b4:	fa01 f205 	lsl.w	r2, r1, r5
 80006b8:	ea40 0002 	orr.w	r0, r0, r2
 80006bc:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80006c0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80006c4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006c8:	fa21 f604 	lsr.w	r6, r1, r4
 80006cc:	eb42 0106 	adc.w	r1, r2, r6
 80006d0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006d4:	bf08      	it	eq
 80006d6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f1c4 040c 	rsb	r4, r4, #12
 80006e0:	f1c4 0520 	rsb	r5, r4, #32
 80006e4:	fa00 f304 	lsl.w	r3, r0, r4
 80006e8:	fa20 f005 	lsr.w	r0, r0, r5
 80006ec:	fa01 f204 	lsl.w	r2, r1, r4
 80006f0:	ea40 0002 	orr.w	r0, r0, r2
 80006f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006f8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006fc:	f141 0100 	adc.w	r1, r1, #0
 8000700:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000704:	bf08      	it	eq
 8000706:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800070a:	bd70      	pop	{r4, r5, r6, pc}
 800070c:	f1c4 0520 	rsb	r5, r4, #32
 8000710:	fa00 f205 	lsl.w	r2, r0, r5
 8000714:	ea4e 0e02 	orr.w	lr, lr, r2
 8000718:	fa20 f304 	lsr.w	r3, r0, r4
 800071c:	fa01 f205 	lsl.w	r2, r1, r5
 8000720:	ea43 0302 	orr.w	r3, r3, r2
 8000724:	fa21 f004 	lsr.w	r0, r1, r4
 8000728:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800072c:	fa21 f204 	lsr.w	r2, r1, r4
 8000730:	ea20 0002 	bic.w	r0, r0, r2
 8000734:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000738:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800073c:	bf08      	it	eq
 800073e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000742:	bd70      	pop	{r4, r5, r6, pc}
 8000744:	f094 0f00 	teq	r4, #0
 8000748:	d10f      	bne.n	800076a <__aeabi_dmul+0x1c2>
 800074a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800074e:	0040      	lsls	r0, r0, #1
 8000750:	eb41 0101 	adc.w	r1, r1, r1
 8000754:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000758:	bf08      	it	eq
 800075a:	3c01      	subeq	r4, #1
 800075c:	d0f7      	beq.n	800074e <__aeabi_dmul+0x1a6>
 800075e:	ea41 0106 	orr.w	r1, r1, r6
 8000762:	f095 0f00 	teq	r5, #0
 8000766:	bf18      	it	ne
 8000768:	4770      	bxne	lr
 800076a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800076e:	0052      	lsls	r2, r2, #1
 8000770:	eb43 0303 	adc.w	r3, r3, r3
 8000774:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000778:	bf08      	it	eq
 800077a:	3d01      	subeq	r5, #1
 800077c:	d0f7      	beq.n	800076e <__aeabi_dmul+0x1c6>
 800077e:	ea43 0306 	orr.w	r3, r3, r6
 8000782:	4770      	bx	lr
 8000784:	ea94 0f0c 	teq	r4, ip
 8000788:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800078c:	bf18      	it	ne
 800078e:	ea95 0f0c 	teqne	r5, ip
 8000792:	d00c      	beq.n	80007ae <__aeabi_dmul+0x206>
 8000794:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000798:	bf18      	it	ne
 800079a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800079e:	d1d1      	bne.n	8000744 <__aeabi_dmul+0x19c>
 80007a0:	ea81 0103 	eor.w	r1, r1, r3
 80007a4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007a8:	f04f 0000 	mov.w	r0, #0
 80007ac:	bd70      	pop	{r4, r5, r6, pc}
 80007ae:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007b2:	bf06      	itte	eq
 80007b4:	4610      	moveq	r0, r2
 80007b6:	4619      	moveq	r1, r3
 80007b8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007bc:	d019      	beq.n	80007f2 <__aeabi_dmul+0x24a>
 80007be:	ea94 0f0c 	teq	r4, ip
 80007c2:	d102      	bne.n	80007ca <__aeabi_dmul+0x222>
 80007c4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80007c8:	d113      	bne.n	80007f2 <__aeabi_dmul+0x24a>
 80007ca:	ea95 0f0c 	teq	r5, ip
 80007ce:	d105      	bne.n	80007dc <__aeabi_dmul+0x234>
 80007d0:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007d4:	bf1c      	itt	ne
 80007d6:	4610      	movne	r0, r2
 80007d8:	4619      	movne	r1, r3
 80007da:	d10a      	bne.n	80007f2 <__aeabi_dmul+0x24a>
 80007dc:	ea81 0103 	eor.w	r1, r1, r3
 80007e0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007e4:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007e8:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80007ec:	f04f 0000 	mov.w	r0, #0
 80007f0:	bd70      	pop	{r4, r5, r6, pc}
 80007f2:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007f6:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80007fa:	bd70      	pop	{r4, r5, r6, pc}

080007fc <__aeabi_ddiv>:
 80007fc:	b570      	push	{r4, r5, r6, lr}
 80007fe:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000802:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000806:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800080a:	bf1d      	ittte	ne
 800080c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000810:	ea94 0f0c 	teqne	r4, ip
 8000814:	ea95 0f0c 	teqne	r5, ip
 8000818:	f000 f8a7 	bleq	800096a <__aeabi_ddiv+0x16e>
 800081c:	eba4 0405 	sub.w	r4, r4, r5
 8000820:	ea81 0e03 	eor.w	lr, r1, r3
 8000824:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000828:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800082c:	f000 8088 	beq.w	8000940 <__aeabi_ddiv+0x144>
 8000830:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000834:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000838:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800083c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000840:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000844:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000848:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800084c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000850:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000854:	429d      	cmp	r5, r3
 8000856:	bf08      	it	eq
 8000858:	4296      	cmpeq	r6, r2
 800085a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800085e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000862:	d202      	bcs.n	800086a <__aeabi_ddiv+0x6e>
 8000864:	085b      	lsrs	r3, r3, #1
 8000866:	ea4f 0232 	mov.w	r2, r2, rrx
 800086a:	1ab6      	subs	r6, r6, r2
 800086c:	eb65 0503 	sbc.w	r5, r5, r3
 8000870:	085b      	lsrs	r3, r3, #1
 8000872:	ea4f 0232 	mov.w	r2, r2, rrx
 8000876:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800087a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800087e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000882:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000886:	bf22      	ittt	cs
 8000888:	1ab6      	subcs	r6, r6, r2
 800088a:	4675      	movcs	r5, lr
 800088c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000890:	085b      	lsrs	r3, r3, #1
 8000892:	ea4f 0232 	mov.w	r2, r2, rrx
 8000896:	ebb6 0e02 	subs.w	lr, r6, r2
 800089a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800089e:	bf22      	ittt	cs
 80008a0:	1ab6      	subcs	r6, r6, r2
 80008a2:	4675      	movcs	r5, lr
 80008a4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008a8:	085b      	lsrs	r3, r3, #1
 80008aa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80008b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008b6:	bf22      	ittt	cs
 80008b8:	1ab6      	subcs	r6, r6, r2
 80008ba:	4675      	movcs	r5, lr
 80008bc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ce:	bf22      	ittt	cs
 80008d0:	1ab6      	subcs	r6, r6, r2
 80008d2:	4675      	movcs	r5, lr
 80008d4:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008d8:	ea55 0e06 	orrs.w	lr, r5, r6
 80008dc:	d018      	beq.n	8000910 <__aeabi_ddiv+0x114>
 80008de:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008e2:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008e6:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008ea:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008ee:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008f2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008f6:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008fa:	d1c0      	bne.n	800087e <__aeabi_ddiv+0x82>
 80008fc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000900:	d10b      	bne.n	800091a <__aeabi_ddiv+0x11e>
 8000902:	ea41 0100 	orr.w	r1, r1, r0
 8000906:	f04f 0000 	mov.w	r0, #0
 800090a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800090e:	e7b6      	b.n	800087e <__aeabi_ddiv+0x82>
 8000910:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000914:	bf04      	itt	eq
 8000916:	4301      	orreq	r1, r0
 8000918:	2000      	moveq	r0, #0
 800091a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800091e:	bf88      	it	hi
 8000920:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000924:	f63f aeaf 	bhi.w	8000686 <__aeabi_dmul+0xde>
 8000928:	ebb5 0c03 	subs.w	ip, r5, r3
 800092c:	bf04      	itt	eq
 800092e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000932:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000936:	f150 0000 	adcs.w	r0, r0, #0
 800093a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800093e:	bd70      	pop	{r4, r5, r6, pc}
 8000940:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000944:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000948:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800094c:	bfc2      	ittt	gt
 800094e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000952:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000956:	bd70      	popgt	{r4, r5, r6, pc}
 8000958:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800095c:	f04f 0e00 	mov.w	lr, #0
 8000960:	3c01      	subs	r4, #1
 8000962:	e690      	b.n	8000686 <__aeabi_dmul+0xde>
 8000964:	ea45 0e06 	orr.w	lr, r5, r6
 8000968:	e68d      	b.n	8000686 <__aeabi_dmul+0xde>
 800096a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800096e:	ea94 0f0c 	teq	r4, ip
 8000972:	bf08      	it	eq
 8000974:	ea95 0f0c 	teqeq	r5, ip
 8000978:	f43f af3b 	beq.w	80007f2 <__aeabi_dmul+0x24a>
 800097c:	ea94 0f0c 	teq	r4, ip
 8000980:	d10a      	bne.n	8000998 <__aeabi_ddiv+0x19c>
 8000982:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000986:	f47f af34 	bne.w	80007f2 <__aeabi_dmul+0x24a>
 800098a:	ea95 0f0c 	teq	r5, ip
 800098e:	f47f af25 	bne.w	80007dc <__aeabi_dmul+0x234>
 8000992:	4610      	mov	r0, r2
 8000994:	4619      	mov	r1, r3
 8000996:	e72c      	b.n	80007f2 <__aeabi_dmul+0x24a>
 8000998:	ea95 0f0c 	teq	r5, ip
 800099c:	d106      	bne.n	80009ac <__aeabi_ddiv+0x1b0>
 800099e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009a2:	f43f aefd 	beq.w	80007a0 <__aeabi_dmul+0x1f8>
 80009a6:	4610      	mov	r0, r2
 80009a8:	4619      	mov	r1, r3
 80009aa:	e722      	b.n	80007f2 <__aeabi_dmul+0x24a>
 80009ac:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009b0:	bf18      	it	ne
 80009b2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009b6:	f47f aec5 	bne.w	8000744 <__aeabi_dmul+0x19c>
 80009ba:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009be:	f47f af0d 	bne.w	80007dc <__aeabi_dmul+0x234>
 80009c2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80009c6:	f47f aeeb 	bne.w	80007a0 <__aeabi_dmul+0x1f8>
 80009ca:	e712      	b.n	80007f2 <__aeabi_dmul+0x24a>

080009cc <__gedf2>:
 80009cc:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 80009d0:	e006      	b.n	80009e0 <__cmpdf2+0x4>
 80009d2:	bf00      	nop

080009d4 <__ledf2>:
 80009d4:	f04f 0c01 	mov.w	ip, #1
 80009d8:	e002      	b.n	80009e0 <__cmpdf2+0x4>
 80009da:	bf00      	nop

080009dc <__cmpdf2>:
 80009dc:	f04f 0c01 	mov.w	ip, #1
 80009e0:	f84d cd04 	str.w	ip, [sp, #-4]!
 80009e4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009e8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009ec:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009f0:	bf18      	it	ne
 80009f2:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80009f6:	d01b      	beq.n	8000a30 <__cmpdf2+0x54>
 80009f8:	b001      	add	sp, #4
 80009fa:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80009fe:	bf0c      	ite	eq
 8000a00:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a04:	ea91 0f03 	teqne	r1, r3
 8000a08:	bf02      	ittt	eq
 8000a0a:	ea90 0f02 	teqeq	r0, r2
 8000a0e:	2000      	moveq	r0, #0
 8000a10:	4770      	bxeq	lr
 8000a12:	f110 0f00 	cmn.w	r0, #0
 8000a16:	ea91 0f03 	teq	r1, r3
 8000a1a:	bf58      	it	pl
 8000a1c:	4299      	cmppl	r1, r3
 8000a1e:	bf08      	it	eq
 8000a20:	4290      	cmpeq	r0, r2
 8000a22:	bf2c      	ite	cs
 8000a24:	17d8      	asrcs	r0, r3, #31
 8000a26:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a2a:	f040 0001 	orr.w	r0, r0, #1
 8000a2e:	4770      	bx	lr
 8000a30:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a34:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a38:	d102      	bne.n	8000a40 <__cmpdf2+0x64>
 8000a3a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a3e:	d107      	bne.n	8000a50 <__cmpdf2+0x74>
 8000a40:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a44:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a48:	d1d6      	bne.n	80009f8 <__cmpdf2+0x1c>
 8000a4a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a4e:	d0d3      	beq.n	80009f8 <__cmpdf2+0x1c>
 8000a50:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a54:	4770      	bx	lr
 8000a56:	bf00      	nop

08000a58 <__aeabi_cdrcmple>:
 8000a58:	4684      	mov	ip, r0
 8000a5a:	4610      	mov	r0, r2
 8000a5c:	4662      	mov	r2, ip
 8000a5e:	468c      	mov	ip, r1
 8000a60:	4619      	mov	r1, r3
 8000a62:	4663      	mov	r3, ip
 8000a64:	e000      	b.n	8000a68 <__aeabi_cdcmpeq>
 8000a66:	bf00      	nop

08000a68 <__aeabi_cdcmpeq>:
 8000a68:	b501      	push	{r0, lr}
 8000a6a:	f7ff ffb7 	bl	80009dc <__cmpdf2>
 8000a6e:	2800      	cmp	r0, #0
 8000a70:	bf48      	it	mi
 8000a72:	f110 0f00 	cmnmi.w	r0, #0
 8000a76:	bd01      	pop	{r0, pc}

08000a78 <__aeabi_dcmpeq>:
 8000a78:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a7c:	f7ff fff4 	bl	8000a68 <__aeabi_cdcmpeq>
 8000a80:	bf0c      	ite	eq
 8000a82:	2001      	moveq	r0, #1
 8000a84:	2000      	movne	r0, #0
 8000a86:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a8a:	bf00      	nop

08000a8c <__aeabi_dcmplt>:
 8000a8c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a90:	f7ff ffea 	bl	8000a68 <__aeabi_cdcmpeq>
 8000a94:	bf34      	ite	cc
 8000a96:	2001      	movcc	r0, #1
 8000a98:	2000      	movcs	r0, #0
 8000a9a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a9e:	bf00      	nop

08000aa0 <__aeabi_dcmple>:
 8000aa0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aa4:	f7ff ffe0 	bl	8000a68 <__aeabi_cdcmpeq>
 8000aa8:	bf94      	ite	ls
 8000aaa:	2001      	movls	r0, #1
 8000aac:	2000      	movhi	r0, #0
 8000aae:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ab2:	bf00      	nop

08000ab4 <__aeabi_dcmpge>:
 8000ab4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ab8:	f7ff ffce 	bl	8000a58 <__aeabi_cdrcmple>
 8000abc:	bf94      	ite	ls
 8000abe:	2001      	movls	r0, #1
 8000ac0:	2000      	movhi	r0, #0
 8000ac2:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_dcmpgt>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff ffc4 	bl	8000a58 <__aeabi_cdrcmple>
 8000ad0:	bf34      	ite	cc
 8000ad2:	2001      	movcc	r0, #1
 8000ad4:	2000      	movcs	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_d2iz>:
 8000adc:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000ae0:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000ae4:	d215      	bcs.n	8000b12 <__aeabi_d2iz+0x36>
 8000ae6:	d511      	bpl.n	8000b0c <__aeabi_d2iz+0x30>
 8000ae8:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000aec:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000af0:	d912      	bls.n	8000b18 <__aeabi_d2iz+0x3c>
 8000af2:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000af6:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000afa:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000afe:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b02:	fa23 f002 	lsr.w	r0, r3, r2
 8000b06:	bf18      	it	ne
 8000b08:	4240      	negne	r0, r0
 8000b0a:	4770      	bx	lr
 8000b0c:	f04f 0000 	mov.w	r0, #0
 8000b10:	4770      	bx	lr
 8000b12:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b16:	d105      	bne.n	8000b24 <__aeabi_d2iz+0x48>
 8000b18:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b1c:	bf08      	it	eq
 8000b1e:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b22:	4770      	bx	lr
 8000b24:	f04f 0000 	mov.w	r0, #0
 8000b28:	4770      	bx	lr
 8000b2a:	bf00      	nop

08000b2c <__aeabi_d2f>:
 8000b2c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b30:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000b34:	bf24      	itt	cs
 8000b36:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000b3a:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000b3e:	d90d      	bls.n	8000b5c <__aeabi_d2f+0x30>
 8000b40:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000b44:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000b48:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000b4c:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000b50:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000b54:	bf08      	it	eq
 8000b56:	f020 0001 	biceq.w	r0, r0, #1
 8000b5a:	4770      	bx	lr
 8000b5c:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000b60:	d121      	bne.n	8000ba6 <__aeabi_d2f+0x7a>
 8000b62:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000b66:	bfbc      	itt	lt
 8000b68:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000b6c:	4770      	bxlt	lr
 8000b6e:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000b72:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b76:	f1c2 0218 	rsb	r2, r2, #24
 8000b7a:	f1c2 0c20 	rsb	ip, r2, #32
 8000b7e:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b82:	fa20 f002 	lsr.w	r0, r0, r2
 8000b86:	bf18      	it	ne
 8000b88:	f040 0001 	orrne.w	r0, r0, #1
 8000b8c:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b90:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b94:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b98:	ea40 000c 	orr.w	r0, r0, ip
 8000b9c:	fa23 f302 	lsr.w	r3, r3, r2
 8000ba0:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000ba4:	e7cc      	b.n	8000b40 <__aeabi_d2f+0x14>
 8000ba6:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000baa:	d107      	bne.n	8000bbc <__aeabi_d2f+0x90>
 8000bac:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000bb0:	bf1e      	ittt	ne
 8000bb2:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000bb6:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000bba:	4770      	bxne	lr
 8000bbc:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000bc0:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000bc4:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000bc8:	4770      	bx	lr
 8000bca:	bf00      	nop

08000bcc <__aeabi_frsub>:
 8000bcc:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000bd0:	e002      	b.n	8000bd8 <__addsf3>
 8000bd2:	bf00      	nop

08000bd4 <__aeabi_fsub>:
 8000bd4:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000bd8 <__addsf3>:
 8000bd8:	0042      	lsls	r2, r0, #1
 8000bda:	bf1f      	itttt	ne
 8000bdc:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000be0:	ea92 0f03 	teqne	r2, r3
 8000be4:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000be8:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000bec:	d06a      	beq.n	8000cc4 <__addsf3+0xec>
 8000bee:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000bf2:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000bf6:	bfc1      	itttt	gt
 8000bf8:	18d2      	addgt	r2, r2, r3
 8000bfa:	4041      	eorgt	r1, r0
 8000bfc:	4048      	eorgt	r0, r1
 8000bfe:	4041      	eorgt	r1, r0
 8000c00:	bfb8      	it	lt
 8000c02:	425b      	neglt	r3, r3
 8000c04:	2b19      	cmp	r3, #25
 8000c06:	bf88      	it	hi
 8000c08:	4770      	bxhi	lr
 8000c0a:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000c0e:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c12:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000c16:	bf18      	it	ne
 8000c18:	4240      	negne	r0, r0
 8000c1a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000c1e:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000c22:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000c26:	bf18      	it	ne
 8000c28:	4249      	negne	r1, r1
 8000c2a:	ea92 0f03 	teq	r2, r3
 8000c2e:	d03f      	beq.n	8000cb0 <__addsf3+0xd8>
 8000c30:	f1a2 0201 	sub.w	r2, r2, #1
 8000c34:	fa41 fc03 	asr.w	ip, r1, r3
 8000c38:	eb10 000c 	adds.w	r0, r0, ip
 8000c3c:	f1c3 0320 	rsb	r3, r3, #32
 8000c40:	fa01 f103 	lsl.w	r1, r1, r3
 8000c44:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000c48:	d502      	bpl.n	8000c50 <__addsf3+0x78>
 8000c4a:	4249      	negs	r1, r1
 8000c4c:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000c50:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000c54:	d313      	bcc.n	8000c7e <__addsf3+0xa6>
 8000c56:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000c5a:	d306      	bcc.n	8000c6a <__addsf3+0x92>
 8000c5c:	0840      	lsrs	r0, r0, #1
 8000c5e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000c62:	f102 0201 	add.w	r2, r2, #1
 8000c66:	2afe      	cmp	r2, #254	; 0xfe
 8000c68:	d251      	bcs.n	8000d0e <__addsf3+0x136>
 8000c6a:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000c6e:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000c72:	bf08      	it	eq
 8000c74:	f020 0001 	biceq.w	r0, r0, #1
 8000c78:	ea40 0003 	orr.w	r0, r0, r3
 8000c7c:	4770      	bx	lr
 8000c7e:	0049      	lsls	r1, r1, #1
 8000c80:	eb40 0000 	adc.w	r0, r0, r0
 8000c84:	3a01      	subs	r2, #1
 8000c86:	bf28      	it	cs
 8000c88:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 8000c8c:	d2ed      	bcs.n	8000c6a <__addsf3+0x92>
 8000c8e:	fab0 fc80 	clz	ip, r0
 8000c92:	f1ac 0c08 	sub.w	ip, ip, #8
 8000c96:	ebb2 020c 	subs.w	r2, r2, ip
 8000c9a:	fa00 f00c 	lsl.w	r0, r0, ip
 8000c9e:	bfaa      	itet	ge
 8000ca0:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000ca4:	4252      	neglt	r2, r2
 8000ca6:	4318      	orrge	r0, r3
 8000ca8:	bfbc      	itt	lt
 8000caa:	40d0      	lsrlt	r0, r2
 8000cac:	4318      	orrlt	r0, r3
 8000cae:	4770      	bx	lr
 8000cb0:	f092 0f00 	teq	r2, #0
 8000cb4:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000cb8:	bf06      	itte	eq
 8000cba:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000cbe:	3201      	addeq	r2, #1
 8000cc0:	3b01      	subne	r3, #1
 8000cc2:	e7b5      	b.n	8000c30 <__addsf3+0x58>
 8000cc4:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000cc8:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000ccc:	bf18      	it	ne
 8000cce:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000cd2:	d021      	beq.n	8000d18 <__addsf3+0x140>
 8000cd4:	ea92 0f03 	teq	r2, r3
 8000cd8:	d004      	beq.n	8000ce4 <__addsf3+0x10c>
 8000cda:	f092 0f00 	teq	r2, #0
 8000cde:	bf08      	it	eq
 8000ce0:	4608      	moveq	r0, r1
 8000ce2:	4770      	bx	lr
 8000ce4:	ea90 0f01 	teq	r0, r1
 8000ce8:	bf1c      	itt	ne
 8000cea:	2000      	movne	r0, #0
 8000cec:	4770      	bxne	lr
 8000cee:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000cf2:	d104      	bne.n	8000cfe <__addsf3+0x126>
 8000cf4:	0040      	lsls	r0, r0, #1
 8000cf6:	bf28      	it	cs
 8000cf8:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000cfc:	4770      	bx	lr
 8000cfe:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000d02:	bf3c      	itt	cc
 8000d04:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000d08:	4770      	bxcc	lr
 8000d0a:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000d0e:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000d12:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000d16:	4770      	bx	lr
 8000d18:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000d1c:	bf16      	itet	ne
 8000d1e:	4608      	movne	r0, r1
 8000d20:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000d24:	4601      	movne	r1, r0
 8000d26:	0242      	lsls	r2, r0, #9
 8000d28:	bf06      	itte	eq
 8000d2a:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000d2e:	ea90 0f01 	teqeq	r0, r1
 8000d32:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000d36:	4770      	bx	lr

08000d38 <__aeabi_ui2f>:
 8000d38:	f04f 0300 	mov.w	r3, #0
 8000d3c:	e004      	b.n	8000d48 <__aeabi_i2f+0x8>
 8000d3e:	bf00      	nop

08000d40 <__aeabi_i2f>:
 8000d40:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000d44:	bf48      	it	mi
 8000d46:	4240      	negmi	r0, r0
 8000d48:	ea5f 0c00 	movs.w	ip, r0
 8000d4c:	bf08      	it	eq
 8000d4e:	4770      	bxeq	lr
 8000d50:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000d54:	4601      	mov	r1, r0
 8000d56:	f04f 0000 	mov.w	r0, #0
 8000d5a:	e01c      	b.n	8000d96 <__aeabi_l2f+0x2a>

08000d5c <__aeabi_ul2f>:
 8000d5c:	ea50 0201 	orrs.w	r2, r0, r1
 8000d60:	bf08      	it	eq
 8000d62:	4770      	bxeq	lr
 8000d64:	f04f 0300 	mov.w	r3, #0
 8000d68:	e00a      	b.n	8000d80 <__aeabi_l2f+0x14>
 8000d6a:	bf00      	nop

08000d6c <__aeabi_l2f>:
 8000d6c:	ea50 0201 	orrs.w	r2, r0, r1
 8000d70:	bf08      	it	eq
 8000d72:	4770      	bxeq	lr
 8000d74:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000d78:	d502      	bpl.n	8000d80 <__aeabi_l2f+0x14>
 8000d7a:	4240      	negs	r0, r0
 8000d7c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d80:	ea5f 0c01 	movs.w	ip, r1
 8000d84:	bf02      	ittt	eq
 8000d86:	4684      	moveq	ip, r0
 8000d88:	4601      	moveq	r1, r0
 8000d8a:	2000      	moveq	r0, #0
 8000d8c:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000d90:	bf08      	it	eq
 8000d92:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000d96:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000d9a:	fabc f28c 	clz	r2, ip
 8000d9e:	3a08      	subs	r2, #8
 8000da0:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000da4:	db10      	blt.n	8000dc8 <__aeabi_l2f+0x5c>
 8000da6:	fa01 fc02 	lsl.w	ip, r1, r2
 8000daa:	4463      	add	r3, ip
 8000dac:	fa00 fc02 	lsl.w	ip, r0, r2
 8000db0:	f1c2 0220 	rsb	r2, r2, #32
 8000db4:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000db8:	fa20 f202 	lsr.w	r2, r0, r2
 8000dbc:	eb43 0002 	adc.w	r0, r3, r2
 8000dc0:	bf08      	it	eq
 8000dc2:	f020 0001 	biceq.w	r0, r0, #1
 8000dc6:	4770      	bx	lr
 8000dc8:	f102 0220 	add.w	r2, r2, #32
 8000dcc:	fa01 fc02 	lsl.w	ip, r1, r2
 8000dd0:	f1c2 0220 	rsb	r2, r2, #32
 8000dd4:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000dd8:	fa21 f202 	lsr.w	r2, r1, r2
 8000ddc:	eb43 0002 	adc.w	r0, r3, r2
 8000de0:	bf08      	it	eq
 8000de2:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000de6:	4770      	bx	lr

08000de8 <__aeabi_fmul>:
 8000de8:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000dec:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000df0:	bf1e      	ittt	ne
 8000df2:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000df6:	ea92 0f0c 	teqne	r2, ip
 8000dfa:	ea93 0f0c 	teqne	r3, ip
 8000dfe:	d06f      	beq.n	8000ee0 <__aeabi_fmul+0xf8>
 8000e00:	441a      	add	r2, r3
 8000e02:	ea80 0c01 	eor.w	ip, r0, r1
 8000e06:	0240      	lsls	r0, r0, #9
 8000e08:	bf18      	it	ne
 8000e0a:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000e0e:	d01e      	beq.n	8000e4e <__aeabi_fmul+0x66>
 8000e10:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000e14:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000e18:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000e1c:	fba0 3101 	umull	r3, r1, r0, r1
 8000e20:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000e24:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8000e28:	bf3e      	ittt	cc
 8000e2a:	0049      	lslcc	r1, r1, #1
 8000e2c:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000e30:	005b      	lslcc	r3, r3, #1
 8000e32:	ea40 0001 	orr.w	r0, r0, r1
 8000e36:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 8000e3a:	2afd      	cmp	r2, #253	; 0xfd
 8000e3c:	d81d      	bhi.n	8000e7a <__aeabi_fmul+0x92>
 8000e3e:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8000e42:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000e46:	bf08      	it	eq
 8000e48:	f020 0001 	biceq.w	r0, r0, #1
 8000e4c:	4770      	bx	lr
 8000e4e:	f090 0f00 	teq	r0, #0
 8000e52:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000e56:	bf08      	it	eq
 8000e58:	0249      	lsleq	r1, r1, #9
 8000e5a:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000e5e:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000e62:	3a7f      	subs	r2, #127	; 0x7f
 8000e64:	bfc2      	ittt	gt
 8000e66:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000e6a:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000e6e:	4770      	bxgt	lr
 8000e70:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000e74:	f04f 0300 	mov.w	r3, #0
 8000e78:	3a01      	subs	r2, #1
 8000e7a:	dc5d      	bgt.n	8000f38 <__aeabi_fmul+0x150>
 8000e7c:	f112 0f19 	cmn.w	r2, #25
 8000e80:	bfdc      	itt	le
 8000e82:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8000e86:	4770      	bxle	lr
 8000e88:	f1c2 0200 	rsb	r2, r2, #0
 8000e8c:	0041      	lsls	r1, r0, #1
 8000e8e:	fa21 f102 	lsr.w	r1, r1, r2
 8000e92:	f1c2 0220 	rsb	r2, r2, #32
 8000e96:	fa00 fc02 	lsl.w	ip, r0, r2
 8000e9a:	ea5f 0031 	movs.w	r0, r1, rrx
 8000e9e:	f140 0000 	adc.w	r0, r0, #0
 8000ea2:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000ea6:	bf08      	it	eq
 8000ea8:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000eac:	4770      	bx	lr
 8000eae:	f092 0f00 	teq	r2, #0
 8000eb2:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000eb6:	bf02      	ittt	eq
 8000eb8:	0040      	lsleq	r0, r0, #1
 8000eba:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000ebe:	3a01      	subeq	r2, #1
 8000ec0:	d0f9      	beq.n	8000eb6 <__aeabi_fmul+0xce>
 8000ec2:	ea40 000c 	orr.w	r0, r0, ip
 8000ec6:	f093 0f00 	teq	r3, #0
 8000eca:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000ece:	bf02      	ittt	eq
 8000ed0:	0049      	lsleq	r1, r1, #1
 8000ed2:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000ed6:	3b01      	subeq	r3, #1
 8000ed8:	d0f9      	beq.n	8000ece <__aeabi_fmul+0xe6>
 8000eda:	ea41 010c 	orr.w	r1, r1, ip
 8000ede:	e78f      	b.n	8000e00 <__aeabi_fmul+0x18>
 8000ee0:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000ee4:	ea92 0f0c 	teq	r2, ip
 8000ee8:	bf18      	it	ne
 8000eea:	ea93 0f0c 	teqne	r3, ip
 8000eee:	d00a      	beq.n	8000f06 <__aeabi_fmul+0x11e>
 8000ef0:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000ef4:	bf18      	it	ne
 8000ef6:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000efa:	d1d8      	bne.n	8000eae <__aeabi_fmul+0xc6>
 8000efc:	ea80 0001 	eor.w	r0, r0, r1
 8000f00:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000f04:	4770      	bx	lr
 8000f06:	f090 0f00 	teq	r0, #0
 8000f0a:	bf17      	itett	ne
 8000f0c:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000f10:	4608      	moveq	r0, r1
 8000f12:	f091 0f00 	teqne	r1, #0
 8000f16:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8000f1a:	d014      	beq.n	8000f46 <__aeabi_fmul+0x15e>
 8000f1c:	ea92 0f0c 	teq	r2, ip
 8000f20:	d101      	bne.n	8000f26 <__aeabi_fmul+0x13e>
 8000f22:	0242      	lsls	r2, r0, #9
 8000f24:	d10f      	bne.n	8000f46 <__aeabi_fmul+0x15e>
 8000f26:	ea93 0f0c 	teq	r3, ip
 8000f2a:	d103      	bne.n	8000f34 <__aeabi_fmul+0x14c>
 8000f2c:	024b      	lsls	r3, r1, #9
 8000f2e:	bf18      	it	ne
 8000f30:	4608      	movne	r0, r1
 8000f32:	d108      	bne.n	8000f46 <__aeabi_fmul+0x15e>
 8000f34:	ea80 0001 	eor.w	r0, r0, r1
 8000f38:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000f3c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000f40:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000f44:	4770      	bx	lr
 8000f46:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000f4a:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 8000f4e:	4770      	bx	lr

08000f50 <__aeabi_fdiv>:
 8000f50:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000f54:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000f58:	bf1e      	ittt	ne
 8000f5a:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000f5e:	ea92 0f0c 	teqne	r2, ip
 8000f62:	ea93 0f0c 	teqne	r3, ip
 8000f66:	d069      	beq.n	800103c <__aeabi_fdiv+0xec>
 8000f68:	eba2 0203 	sub.w	r2, r2, r3
 8000f6c:	ea80 0c01 	eor.w	ip, r0, r1
 8000f70:	0249      	lsls	r1, r1, #9
 8000f72:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000f76:	d037      	beq.n	8000fe8 <__aeabi_fdiv+0x98>
 8000f78:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000f7c:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000f80:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000f84:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000f88:	428b      	cmp	r3, r1
 8000f8a:	bf38      	it	cc
 8000f8c:	005b      	lslcc	r3, r3, #1
 8000f8e:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8000f92:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 8000f96:	428b      	cmp	r3, r1
 8000f98:	bf24      	itt	cs
 8000f9a:	1a5b      	subcs	r3, r3, r1
 8000f9c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000fa0:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000fa4:	bf24      	itt	cs
 8000fa6:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000faa:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000fae:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000fb2:	bf24      	itt	cs
 8000fb4:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000fb8:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000fbc:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000fc0:	bf24      	itt	cs
 8000fc2:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000fc6:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000fca:	011b      	lsls	r3, r3, #4
 8000fcc:	bf18      	it	ne
 8000fce:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000fd2:	d1e0      	bne.n	8000f96 <__aeabi_fdiv+0x46>
 8000fd4:	2afd      	cmp	r2, #253	; 0xfd
 8000fd6:	f63f af50 	bhi.w	8000e7a <__aeabi_fmul+0x92>
 8000fda:	428b      	cmp	r3, r1
 8000fdc:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000fe0:	bf08      	it	eq
 8000fe2:	f020 0001 	biceq.w	r0, r0, #1
 8000fe6:	4770      	bx	lr
 8000fe8:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000fec:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000ff0:	327f      	adds	r2, #127	; 0x7f
 8000ff2:	bfc2      	ittt	gt
 8000ff4:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000ff8:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000ffc:	4770      	bxgt	lr
 8000ffe:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8001002:	f04f 0300 	mov.w	r3, #0
 8001006:	3a01      	subs	r2, #1
 8001008:	e737      	b.n	8000e7a <__aeabi_fmul+0x92>
 800100a:	f092 0f00 	teq	r2, #0
 800100e:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8001012:	bf02      	ittt	eq
 8001014:	0040      	lsleq	r0, r0, #1
 8001016:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 800101a:	3a01      	subeq	r2, #1
 800101c:	d0f9      	beq.n	8001012 <__aeabi_fdiv+0xc2>
 800101e:	ea40 000c 	orr.w	r0, r0, ip
 8001022:	f093 0f00 	teq	r3, #0
 8001026:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 800102a:	bf02      	ittt	eq
 800102c:	0049      	lsleq	r1, r1, #1
 800102e:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8001032:	3b01      	subeq	r3, #1
 8001034:	d0f9      	beq.n	800102a <__aeabi_fdiv+0xda>
 8001036:	ea41 010c 	orr.w	r1, r1, ip
 800103a:	e795      	b.n	8000f68 <__aeabi_fdiv+0x18>
 800103c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8001040:	ea92 0f0c 	teq	r2, ip
 8001044:	d108      	bne.n	8001058 <__aeabi_fdiv+0x108>
 8001046:	0242      	lsls	r2, r0, #9
 8001048:	f47f af7d 	bne.w	8000f46 <__aeabi_fmul+0x15e>
 800104c:	ea93 0f0c 	teq	r3, ip
 8001050:	f47f af70 	bne.w	8000f34 <__aeabi_fmul+0x14c>
 8001054:	4608      	mov	r0, r1
 8001056:	e776      	b.n	8000f46 <__aeabi_fmul+0x15e>
 8001058:	ea93 0f0c 	teq	r3, ip
 800105c:	d104      	bne.n	8001068 <__aeabi_fdiv+0x118>
 800105e:	024b      	lsls	r3, r1, #9
 8001060:	f43f af4c 	beq.w	8000efc <__aeabi_fmul+0x114>
 8001064:	4608      	mov	r0, r1
 8001066:	e76e      	b.n	8000f46 <__aeabi_fmul+0x15e>
 8001068:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 800106c:	bf18      	it	ne
 800106e:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8001072:	d1ca      	bne.n	800100a <__aeabi_fdiv+0xba>
 8001074:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 8001078:	f47f af5c 	bne.w	8000f34 <__aeabi_fmul+0x14c>
 800107c:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 8001080:	f47f af3c 	bne.w	8000efc <__aeabi_fmul+0x114>
 8001084:	e75f      	b.n	8000f46 <__aeabi_fmul+0x15e>
 8001086:	bf00      	nop

08001088 <__aeabi_f2iz>:
 8001088:	ea4f 0240 	mov.w	r2, r0, lsl #1
 800108c:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 8001090:	d30f      	bcc.n	80010b2 <__aeabi_f2iz+0x2a>
 8001092:	f04f 039e 	mov.w	r3, #158	; 0x9e
 8001096:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 800109a:	d90d      	bls.n	80010b8 <__aeabi_f2iz+0x30>
 800109c:	ea4f 2300 	mov.w	r3, r0, lsl #8
 80010a0:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80010a4:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 80010a8:	fa23 f002 	lsr.w	r0, r3, r2
 80010ac:	bf18      	it	ne
 80010ae:	4240      	negne	r0, r0
 80010b0:	4770      	bx	lr
 80010b2:	f04f 0000 	mov.w	r0, #0
 80010b6:	4770      	bx	lr
 80010b8:	f112 0f61 	cmn.w	r2, #97	; 0x61
 80010bc:	d101      	bne.n	80010c2 <__aeabi_f2iz+0x3a>
 80010be:	0242      	lsls	r2, r0, #9
 80010c0:	d105      	bne.n	80010ce <__aeabi_f2iz+0x46>
 80010c2:	f010 4000 	ands.w	r0, r0, #2147483648	; 0x80000000
 80010c6:	bf08      	it	eq
 80010c8:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 80010cc:	4770      	bx	lr
 80010ce:	f04f 0000 	mov.w	r0, #0
 80010d2:	4770      	bx	lr

080010d4 <__aeabi_f2uiz>:
 80010d4:	0042      	lsls	r2, r0, #1
 80010d6:	d20e      	bcs.n	80010f6 <__aeabi_f2uiz+0x22>
 80010d8:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 80010dc:	d30b      	bcc.n	80010f6 <__aeabi_f2uiz+0x22>
 80010de:	f04f 039e 	mov.w	r3, #158	; 0x9e
 80010e2:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 80010e6:	d409      	bmi.n	80010fc <__aeabi_f2uiz+0x28>
 80010e8:	ea4f 2300 	mov.w	r3, r0, lsl #8
 80010ec:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80010f0:	fa23 f002 	lsr.w	r0, r3, r2
 80010f4:	4770      	bx	lr
 80010f6:	f04f 0000 	mov.w	r0, #0
 80010fa:	4770      	bx	lr
 80010fc:	f112 0f61 	cmn.w	r2, #97	; 0x61
 8001100:	d101      	bne.n	8001106 <__aeabi_f2uiz+0x32>
 8001102:	0242      	lsls	r2, r0, #9
 8001104:	d102      	bne.n	800110c <__aeabi_f2uiz+0x38>
 8001106:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800110a:	4770      	bx	lr
 800110c:	f04f 0000 	mov.w	r0, #0
 8001110:	4770      	bx	lr
 8001112:	bf00      	nop

08001114 <__aeabi_uldivmod>:
 8001114:	b953      	cbnz	r3, 800112c <__aeabi_uldivmod+0x18>
 8001116:	b94a      	cbnz	r2, 800112c <__aeabi_uldivmod+0x18>
 8001118:	2900      	cmp	r1, #0
 800111a:	bf08      	it	eq
 800111c:	2800      	cmpeq	r0, #0
 800111e:	bf1c      	itt	ne
 8001120:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8001124:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8001128:	f000 b970 	b.w	800140c <__aeabi_idiv0>
 800112c:	f1ad 0c08 	sub.w	ip, sp, #8
 8001130:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8001134:	f000 f806 	bl	8001144 <__udivmoddi4>
 8001138:	f8dd e004 	ldr.w	lr, [sp, #4]
 800113c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8001140:	b004      	add	sp, #16
 8001142:	4770      	bx	lr

08001144 <__udivmoddi4>:
 8001144:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8001148:	9e08      	ldr	r6, [sp, #32]
 800114a:	460d      	mov	r5, r1
 800114c:	4604      	mov	r4, r0
 800114e:	460f      	mov	r7, r1
 8001150:	2b00      	cmp	r3, #0
 8001152:	d14a      	bne.n	80011ea <__udivmoddi4+0xa6>
 8001154:	428a      	cmp	r2, r1
 8001156:	4694      	mov	ip, r2
 8001158:	d965      	bls.n	8001226 <__udivmoddi4+0xe2>
 800115a:	fab2 f382 	clz	r3, r2
 800115e:	b143      	cbz	r3, 8001172 <__udivmoddi4+0x2e>
 8001160:	fa02 fc03 	lsl.w	ip, r2, r3
 8001164:	f1c3 0220 	rsb	r2, r3, #32
 8001168:	409f      	lsls	r7, r3
 800116a:	fa20 f202 	lsr.w	r2, r0, r2
 800116e:	4317      	orrs	r7, r2
 8001170:	409c      	lsls	r4, r3
 8001172:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8001176:	fa1f f58c 	uxth.w	r5, ip
 800117a:	fbb7 f1fe 	udiv	r1, r7, lr
 800117e:	0c22      	lsrs	r2, r4, #16
 8001180:	fb0e 7711 	mls	r7, lr, r1, r7
 8001184:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8001188:	fb01 f005 	mul.w	r0, r1, r5
 800118c:	4290      	cmp	r0, r2
 800118e:	d90a      	bls.n	80011a6 <__udivmoddi4+0x62>
 8001190:	eb1c 0202 	adds.w	r2, ip, r2
 8001194:	f101 37ff 	add.w	r7, r1, #4294967295	; 0xffffffff
 8001198:	f080 811b 	bcs.w	80013d2 <__udivmoddi4+0x28e>
 800119c:	4290      	cmp	r0, r2
 800119e:	f240 8118 	bls.w	80013d2 <__udivmoddi4+0x28e>
 80011a2:	3902      	subs	r1, #2
 80011a4:	4462      	add	r2, ip
 80011a6:	1a12      	subs	r2, r2, r0
 80011a8:	b2a4      	uxth	r4, r4
 80011aa:	fbb2 f0fe 	udiv	r0, r2, lr
 80011ae:	fb0e 2210 	mls	r2, lr, r0, r2
 80011b2:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 80011b6:	fb00 f505 	mul.w	r5, r0, r5
 80011ba:	42a5      	cmp	r5, r4
 80011bc:	d90a      	bls.n	80011d4 <__udivmoddi4+0x90>
 80011be:	eb1c 0404 	adds.w	r4, ip, r4
 80011c2:	f100 32ff 	add.w	r2, r0, #4294967295	; 0xffffffff
 80011c6:	f080 8106 	bcs.w	80013d6 <__udivmoddi4+0x292>
 80011ca:	42a5      	cmp	r5, r4
 80011cc:	f240 8103 	bls.w	80013d6 <__udivmoddi4+0x292>
 80011d0:	4464      	add	r4, ip
 80011d2:	3802      	subs	r0, #2
 80011d4:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80011d8:	1b64      	subs	r4, r4, r5
 80011da:	2100      	movs	r1, #0
 80011dc:	b11e      	cbz	r6, 80011e6 <__udivmoddi4+0xa2>
 80011de:	40dc      	lsrs	r4, r3
 80011e0:	2300      	movs	r3, #0
 80011e2:	e9c6 4300 	strd	r4, r3, [r6]
 80011e6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80011ea:	428b      	cmp	r3, r1
 80011ec:	d908      	bls.n	8001200 <__udivmoddi4+0xbc>
 80011ee:	2e00      	cmp	r6, #0
 80011f0:	f000 80ec 	beq.w	80013cc <__udivmoddi4+0x288>
 80011f4:	2100      	movs	r1, #0
 80011f6:	e9c6 0500 	strd	r0, r5, [r6]
 80011fa:	4608      	mov	r0, r1
 80011fc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001200:	fab3 f183 	clz	r1, r3
 8001204:	2900      	cmp	r1, #0
 8001206:	d149      	bne.n	800129c <__udivmoddi4+0x158>
 8001208:	42ab      	cmp	r3, r5
 800120a:	d302      	bcc.n	8001212 <__udivmoddi4+0xce>
 800120c:	4282      	cmp	r2, r0
 800120e:	f200 80f7 	bhi.w	8001400 <__udivmoddi4+0x2bc>
 8001212:	1a84      	subs	r4, r0, r2
 8001214:	eb65 0203 	sbc.w	r2, r5, r3
 8001218:	2001      	movs	r0, #1
 800121a:	4617      	mov	r7, r2
 800121c:	2e00      	cmp	r6, #0
 800121e:	d0e2      	beq.n	80011e6 <__udivmoddi4+0xa2>
 8001220:	e9c6 4700 	strd	r4, r7, [r6]
 8001224:	e7df      	b.n	80011e6 <__udivmoddi4+0xa2>
 8001226:	b902      	cbnz	r2, 800122a <__udivmoddi4+0xe6>
 8001228:	deff      	udf	#255	; 0xff
 800122a:	fab2 f382 	clz	r3, r2
 800122e:	2b00      	cmp	r3, #0
 8001230:	f040 808f 	bne.w	8001352 <__udivmoddi4+0x20e>
 8001234:	1a8a      	subs	r2, r1, r2
 8001236:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800123a:	fa1f fe8c 	uxth.w	lr, ip
 800123e:	2101      	movs	r1, #1
 8001240:	fbb2 f5f7 	udiv	r5, r2, r7
 8001244:	fb07 2015 	mls	r0, r7, r5, r2
 8001248:	0c22      	lsrs	r2, r4, #16
 800124a:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 800124e:	fb0e f005 	mul.w	r0, lr, r5
 8001252:	4290      	cmp	r0, r2
 8001254:	d908      	bls.n	8001268 <__udivmoddi4+0x124>
 8001256:	eb1c 0202 	adds.w	r2, ip, r2
 800125a:	f105 38ff 	add.w	r8, r5, #4294967295	; 0xffffffff
 800125e:	d202      	bcs.n	8001266 <__udivmoddi4+0x122>
 8001260:	4290      	cmp	r0, r2
 8001262:	f200 80ca 	bhi.w	80013fa <__udivmoddi4+0x2b6>
 8001266:	4645      	mov	r5, r8
 8001268:	1a12      	subs	r2, r2, r0
 800126a:	b2a4      	uxth	r4, r4
 800126c:	fbb2 f0f7 	udiv	r0, r2, r7
 8001270:	fb07 2210 	mls	r2, r7, r0, r2
 8001274:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8001278:	fb0e fe00 	mul.w	lr, lr, r0
 800127c:	45a6      	cmp	lr, r4
 800127e:	d908      	bls.n	8001292 <__udivmoddi4+0x14e>
 8001280:	eb1c 0404 	adds.w	r4, ip, r4
 8001284:	f100 32ff 	add.w	r2, r0, #4294967295	; 0xffffffff
 8001288:	d202      	bcs.n	8001290 <__udivmoddi4+0x14c>
 800128a:	45a6      	cmp	lr, r4
 800128c:	f200 80ba 	bhi.w	8001404 <__udivmoddi4+0x2c0>
 8001290:	4610      	mov	r0, r2
 8001292:	eba4 040e 	sub.w	r4, r4, lr
 8001296:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 800129a:	e79f      	b.n	80011dc <__udivmoddi4+0x98>
 800129c:	f1c1 0720 	rsb	r7, r1, #32
 80012a0:	408b      	lsls	r3, r1
 80012a2:	fa22 fc07 	lsr.w	ip, r2, r7
 80012a6:	ea4c 0c03 	orr.w	ip, ip, r3
 80012aa:	fa05 f401 	lsl.w	r4, r5, r1
 80012ae:	fa20 f307 	lsr.w	r3, r0, r7
 80012b2:	40fd      	lsrs	r5, r7
 80012b4:	4323      	orrs	r3, r4
 80012b6:	fa00 f901 	lsl.w	r9, r0, r1
 80012ba:	ea4f 401c 	mov.w	r0, ip, lsr #16
 80012be:	fa1f fe8c 	uxth.w	lr, ip
 80012c2:	fbb5 f8f0 	udiv	r8, r5, r0
 80012c6:	0c1c      	lsrs	r4, r3, #16
 80012c8:	fb00 5518 	mls	r5, r0, r8, r5
 80012cc:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 80012d0:	fb08 f50e 	mul.w	r5, r8, lr
 80012d4:	42a5      	cmp	r5, r4
 80012d6:	fa02 f201 	lsl.w	r2, r2, r1
 80012da:	d90b      	bls.n	80012f4 <__udivmoddi4+0x1b0>
 80012dc:	eb1c 0404 	adds.w	r4, ip, r4
 80012e0:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 80012e4:	f080 8087 	bcs.w	80013f6 <__udivmoddi4+0x2b2>
 80012e8:	42a5      	cmp	r5, r4
 80012ea:	f240 8084 	bls.w	80013f6 <__udivmoddi4+0x2b2>
 80012ee:	f1a8 0802 	sub.w	r8, r8, #2
 80012f2:	4464      	add	r4, ip
 80012f4:	1b64      	subs	r4, r4, r5
 80012f6:	b29d      	uxth	r5, r3
 80012f8:	fbb4 f3f0 	udiv	r3, r4, r0
 80012fc:	fb00 4413 	mls	r4, r0, r3, r4
 8001300:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8001304:	fb03 fe0e 	mul.w	lr, r3, lr
 8001308:	45a6      	cmp	lr, r4
 800130a:	d908      	bls.n	800131e <__udivmoddi4+0x1da>
 800130c:	eb1c 0404 	adds.w	r4, ip, r4
 8001310:	f103 30ff 	add.w	r0, r3, #4294967295	; 0xffffffff
 8001314:	d26b      	bcs.n	80013ee <__udivmoddi4+0x2aa>
 8001316:	45a6      	cmp	lr, r4
 8001318:	d969      	bls.n	80013ee <__udivmoddi4+0x2aa>
 800131a:	3b02      	subs	r3, #2
 800131c:	4464      	add	r4, ip
 800131e:	ea43 4008 	orr.w	r0, r3, r8, lsl #16
 8001322:	fba0 8302 	umull	r8, r3, r0, r2
 8001326:	eba4 040e 	sub.w	r4, r4, lr
 800132a:	429c      	cmp	r4, r3
 800132c:	46c6      	mov	lr, r8
 800132e:	461d      	mov	r5, r3
 8001330:	d355      	bcc.n	80013de <__udivmoddi4+0x29a>
 8001332:	d052      	beq.n	80013da <__udivmoddi4+0x296>
 8001334:	b156      	cbz	r6, 800134c <__udivmoddi4+0x208>
 8001336:	ebb9 030e 	subs.w	r3, r9, lr
 800133a:	eb64 0405 	sbc.w	r4, r4, r5
 800133e:	fa04 f707 	lsl.w	r7, r4, r7
 8001342:	40cb      	lsrs	r3, r1
 8001344:	40cc      	lsrs	r4, r1
 8001346:	431f      	orrs	r7, r3
 8001348:	e9c6 7400 	strd	r7, r4, [r6]
 800134c:	2100      	movs	r1, #0
 800134e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001352:	f1c3 0120 	rsb	r1, r3, #32
 8001356:	fa02 fc03 	lsl.w	ip, r2, r3
 800135a:	fa20 f201 	lsr.w	r2, r0, r1
 800135e:	fa25 f101 	lsr.w	r1, r5, r1
 8001362:	409d      	lsls	r5, r3
 8001364:	432a      	orrs	r2, r5
 8001366:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800136a:	fa1f fe8c 	uxth.w	lr, ip
 800136e:	fbb1 f0f7 	udiv	r0, r1, r7
 8001372:	fb07 1510 	mls	r5, r7, r0, r1
 8001376:	0c11      	lsrs	r1, r2, #16
 8001378:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 800137c:	fb00 f50e 	mul.w	r5, r0, lr
 8001380:	428d      	cmp	r5, r1
 8001382:	fa04 f403 	lsl.w	r4, r4, r3
 8001386:	d908      	bls.n	800139a <__udivmoddi4+0x256>
 8001388:	eb1c 0101 	adds.w	r1, ip, r1
 800138c:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 8001390:	d22f      	bcs.n	80013f2 <__udivmoddi4+0x2ae>
 8001392:	428d      	cmp	r5, r1
 8001394:	d92d      	bls.n	80013f2 <__udivmoddi4+0x2ae>
 8001396:	3802      	subs	r0, #2
 8001398:	4461      	add	r1, ip
 800139a:	1b49      	subs	r1, r1, r5
 800139c:	b292      	uxth	r2, r2
 800139e:	fbb1 f5f7 	udiv	r5, r1, r7
 80013a2:	fb07 1115 	mls	r1, r7, r5, r1
 80013a6:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80013aa:	fb05 f10e 	mul.w	r1, r5, lr
 80013ae:	4291      	cmp	r1, r2
 80013b0:	d908      	bls.n	80013c4 <__udivmoddi4+0x280>
 80013b2:	eb1c 0202 	adds.w	r2, ip, r2
 80013b6:	f105 38ff 	add.w	r8, r5, #4294967295	; 0xffffffff
 80013ba:	d216      	bcs.n	80013ea <__udivmoddi4+0x2a6>
 80013bc:	4291      	cmp	r1, r2
 80013be:	d914      	bls.n	80013ea <__udivmoddi4+0x2a6>
 80013c0:	3d02      	subs	r5, #2
 80013c2:	4462      	add	r2, ip
 80013c4:	1a52      	subs	r2, r2, r1
 80013c6:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 80013ca:	e739      	b.n	8001240 <__udivmoddi4+0xfc>
 80013cc:	4631      	mov	r1, r6
 80013ce:	4630      	mov	r0, r6
 80013d0:	e709      	b.n	80011e6 <__udivmoddi4+0xa2>
 80013d2:	4639      	mov	r1, r7
 80013d4:	e6e7      	b.n	80011a6 <__udivmoddi4+0x62>
 80013d6:	4610      	mov	r0, r2
 80013d8:	e6fc      	b.n	80011d4 <__udivmoddi4+0x90>
 80013da:	45c1      	cmp	r9, r8
 80013dc:	d2aa      	bcs.n	8001334 <__udivmoddi4+0x1f0>
 80013de:	ebb8 0e02 	subs.w	lr, r8, r2
 80013e2:	eb63 050c 	sbc.w	r5, r3, ip
 80013e6:	3801      	subs	r0, #1
 80013e8:	e7a4      	b.n	8001334 <__udivmoddi4+0x1f0>
 80013ea:	4645      	mov	r5, r8
 80013ec:	e7ea      	b.n	80013c4 <__udivmoddi4+0x280>
 80013ee:	4603      	mov	r3, r0
 80013f0:	e795      	b.n	800131e <__udivmoddi4+0x1da>
 80013f2:	4640      	mov	r0, r8
 80013f4:	e7d1      	b.n	800139a <__udivmoddi4+0x256>
 80013f6:	46d0      	mov	r8, sl
 80013f8:	e77c      	b.n	80012f4 <__udivmoddi4+0x1b0>
 80013fa:	3d02      	subs	r5, #2
 80013fc:	4462      	add	r2, ip
 80013fe:	e733      	b.n	8001268 <__udivmoddi4+0x124>
 8001400:	4608      	mov	r0, r1
 8001402:	e70b      	b.n	800121c <__udivmoddi4+0xd8>
 8001404:	4464      	add	r4, ip
 8001406:	3802      	subs	r0, #2
 8001408:	e743      	b.n	8001292 <__udivmoddi4+0x14e>
 800140a:	bf00      	nop

0800140c <__aeabi_idiv0>:
 800140c:	4770      	bx	lr
 800140e:	bf00      	nop

08001410 <LL_AHB2_GRP1_EnableClock>:
  *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOC
  *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOH
  * @retval None
  */
__STATIC_INLINE void LL_AHB2_GRP1_EnableClock(uint32_t Periphs)
{
 8001410:	b480      	push	{r7}
 8001412:	b085      	sub	sp, #20
 8001414:	af00      	add	r7, sp, #0
 8001416:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB2ENR, Periphs);
 8001418:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800141c:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800141e:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8001422:	687b      	ldr	r3, [r7, #4]
 8001424:	4313      	orrs	r3, r2
 8001426:	64cb      	str	r3, [r1, #76]	; 0x4c
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8001428:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800142c:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800142e:	687b      	ldr	r3, [r7, #4]
 8001430:	4013      	ands	r3, r2
 8001432:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001434:	68fb      	ldr	r3, [r7, #12]
}
 8001436:	bf00      	nop
 8001438:	3714      	adds	r7, #20
 800143a:	46bd      	mov	sp, r7
 800143c:	bc80      	pop	{r7}
 800143e:	4770      	bx	lr

08001440 <LL_APB2_GRP1_EnableClock>:
  *         @arg @ref LL_APB2_GRP1_PERIPH_TIM16
  *         @arg @ref LL_APB2_GRP1_PERIPH_TIM17
  * @retval None
  */
__STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
{
 8001440:	b480      	push	{r7}
 8001442:	b085      	sub	sp, #20
 8001444:	af00      	add	r7, sp, #0
 8001446:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB2ENR, Periphs);
 8001448:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800144c:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 800144e:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8001452:	687b      	ldr	r3, [r7, #4]
 8001454:	4313      	orrs	r3, r2
 8001456:	660b      	str	r3, [r1, #96]	; 0x60
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8001458:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800145c:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 800145e:	687b      	ldr	r3, [r7, #4]
 8001460:	4013      	ands	r3, r2
 8001462:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001464:	68fb      	ldr	r3, [r7, #12]
}
 8001466:	bf00      	nop
 8001468:	3714      	adds	r7, #20
 800146a:	46bd      	mov	sp, r7
 800146c:	bc80      	pop	{r7}
 800146e:	4770      	bx	lr

08001470 <LL_APB2_GRP1_DisableClock>:
  *         @arg @ref LL_APB2_GRP1_PERIPH_TIM16
  *         @arg @ref LL_APB2_GRP1_PERIPH_TIM17
  * @retval None
  */
__STATIC_INLINE void LL_APB2_GRP1_DisableClock(uint32_t Periphs)
{
 8001470:	b480      	push	{r7}
 8001472:	b083      	sub	sp, #12
 8001474:	af00      	add	r7, sp, #0
 8001476:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(RCC->APB2ENR, Periphs);
 8001478:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800147c:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 800147e:	687b      	ldr	r3, [r7, #4]
 8001480:	43db      	mvns	r3, r3
 8001482:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8001486:	4013      	ands	r3, r2
 8001488:	660b      	str	r3, [r1, #96]	; 0x60
}
 800148a:	bf00      	nop
 800148c:	370c      	adds	r7, #12
 800148e:	46bd      	mov	sp, r7
 8001490:	bc80      	pop	{r7}
 8001492:	4770      	bx	lr

08001494 <MX_ADC_Init>:

ADC_HandleTypeDef hadc;

/* ADC init function */
void MX_ADC_Init(void)
{
 8001494:	b580      	push	{r7, lr}
 8001496:	af00      	add	r7, sp, #0

  /* USER CODE END ADC_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc.Instance = ADC;
 8001498:	4b23      	ldr	r3, [pc, #140]	; (8001528 <MX_ADC_Init+0x94>)
 800149a:	4a24      	ldr	r2, [pc, #144]	; (800152c <MX_ADC_Init+0x98>)
 800149c:	601a      	str	r2, [r3, #0]
  hadc.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 800149e:	4b22      	ldr	r3, [pc, #136]	; (8001528 <MX_ADC_Init+0x94>)
 80014a0:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 80014a4:	605a      	str	r2, [r3, #4]
  hadc.Init.Resolution = ADC_RESOLUTION_12B;
 80014a6:	4b20      	ldr	r3, [pc, #128]	; (8001528 <MX_ADC_Init+0x94>)
 80014a8:	2200      	movs	r2, #0
 80014aa:	609a      	str	r2, [r3, #8]
  hadc.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80014ac:	4b1e      	ldr	r3, [pc, #120]	; (8001528 <MX_ADC_Init+0x94>)
 80014ae:	2200      	movs	r2, #0
 80014b0:	60da      	str	r2, [r3, #12]
  hadc.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80014b2:	4b1d      	ldr	r3, [pc, #116]	; (8001528 <MX_ADC_Init+0x94>)
 80014b4:	2200      	movs	r2, #0
 80014b6:	611a      	str	r2, [r3, #16]
  hadc.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80014b8:	4b1b      	ldr	r3, [pc, #108]	; (8001528 <MX_ADC_Init+0x94>)
 80014ba:	2204      	movs	r2, #4
 80014bc:	615a      	str	r2, [r3, #20]
  hadc.Init.LowPowerAutoWait = DISABLE;
 80014be:	4b1a      	ldr	r3, [pc, #104]	; (8001528 <MX_ADC_Init+0x94>)
 80014c0:	2200      	movs	r2, #0
 80014c2:	761a      	strb	r2, [r3, #24]
  hadc.Init.LowPowerAutoPowerOff = DISABLE;
 80014c4:	4b18      	ldr	r3, [pc, #96]	; (8001528 <MX_ADC_Init+0x94>)
 80014c6:	2200      	movs	r2, #0
 80014c8:	765a      	strb	r2, [r3, #25]
  hadc.Init.ContinuousConvMode = DISABLE;
 80014ca:	4b17      	ldr	r3, [pc, #92]	; (8001528 <MX_ADC_Init+0x94>)
 80014cc:	2200      	movs	r2, #0
 80014ce:	769a      	strb	r2, [r3, #26]
  hadc.Init.NbrOfConversion = 1;
 80014d0:	4b15      	ldr	r3, [pc, #84]	; (8001528 <MX_ADC_Init+0x94>)
 80014d2:	2201      	movs	r2, #1
 80014d4:	61da      	str	r2, [r3, #28]
  hadc.Init.DiscontinuousConvMode = DISABLE;
 80014d6:	4b14      	ldr	r3, [pc, #80]	; (8001528 <MX_ADC_Init+0x94>)
 80014d8:	2200      	movs	r2, #0
 80014da:	f883 2020 	strb.w	r2, [r3, #32]
  hadc.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80014de:	4b12      	ldr	r3, [pc, #72]	; (8001528 <MX_ADC_Init+0x94>)
 80014e0:	2200      	movs	r2, #0
 80014e2:	625a      	str	r2, [r3, #36]	; 0x24
  hadc.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80014e4:	4b10      	ldr	r3, [pc, #64]	; (8001528 <MX_ADC_Init+0x94>)
 80014e6:	2200      	movs	r2, #0
 80014e8:	629a      	str	r2, [r3, #40]	; 0x28
  hadc.Init.DMAContinuousRequests = DISABLE;
 80014ea:	4b0f      	ldr	r3, [pc, #60]	; (8001528 <MX_ADC_Init+0x94>)
 80014ec:	2200      	movs	r2, #0
 80014ee:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  hadc.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 80014f2:	4b0d      	ldr	r3, [pc, #52]	; (8001528 <MX_ADC_Init+0x94>)
 80014f4:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80014f8:	631a      	str	r2, [r3, #48]	; 0x30
  hadc.Init.SamplingTimeCommon1 = ADC_SAMPLETIME_160CYCLES_5;
 80014fa:	4b0b      	ldr	r3, [pc, #44]	; (8001528 <MX_ADC_Init+0x94>)
 80014fc:	2207      	movs	r2, #7
 80014fe:	635a      	str	r2, [r3, #52]	; 0x34
  hadc.Init.SamplingTimeCommon2 = ADC_SAMPLETIME_160CYCLES_5;
 8001500:	4b09      	ldr	r3, [pc, #36]	; (8001528 <MX_ADC_Init+0x94>)
 8001502:	2207      	movs	r2, #7
 8001504:	639a      	str	r2, [r3, #56]	; 0x38
  hadc.Init.OversamplingMode = DISABLE;
 8001506:	4b08      	ldr	r3, [pc, #32]	; (8001528 <MX_ADC_Init+0x94>)
 8001508:	2200      	movs	r2, #0
 800150a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  hadc.Init.TriggerFrequencyMode = ADC_TRIGGER_FREQ_HIGH;
 800150e:	4b06      	ldr	r3, [pc, #24]	; (8001528 <MX_ADC_Init+0x94>)
 8001510:	2200      	movs	r2, #0
 8001512:	64da      	str	r2, [r3, #76]	; 0x4c
  if (HAL_ADC_Init(&hadc) != HAL_OK)
 8001514:	4804      	ldr	r0, [pc, #16]	; (8001528 <MX_ADC_Init+0x94>)
 8001516:	f004 fc15 	bl	8005d44 <HAL_ADC_Init>
 800151a:	4603      	mov	r3, r0
 800151c:	2b00      	cmp	r3, #0
 800151e:	d001      	beq.n	8001524 <MX_ADC_Init+0x90>
  {
    Error_Handler();
 8001520:	f000 fd72 	bl	8002008 <Error_Handler>
  }
  /* USER CODE BEGIN ADC_Init 2 */

  /* USER CODE END ADC_Init 2 */

}
 8001524:	bf00      	nop
 8001526:	bd80      	pop	{r7, pc}
 8001528:	200001b4 	.word	0x200001b4
 800152c:	40012400 	.word	0x40012400

08001530 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8001530:	b580      	push	{r7, lr}
 8001532:	b088      	sub	sp, #32
 8001534:	af00      	add	r7, sp, #0
 8001536:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001538:	f107 030c 	add.w	r3, r7, #12
 800153c:	2200      	movs	r2, #0
 800153e:	601a      	str	r2, [r3, #0]
 8001540:	605a      	str	r2, [r3, #4]
 8001542:	609a      	str	r2, [r3, #8]
 8001544:	60da      	str	r2, [r3, #12]
 8001546:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC)
 8001548:	687b      	ldr	r3, [r7, #4]
 800154a:	681b      	ldr	r3, [r3, #0]
 800154c:	4a0d      	ldr	r2, [pc, #52]	; (8001584 <HAL_ADC_MspInit+0x54>)
 800154e:	4293      	cmp	r3, r2
 8001550:	d113      	bne.n	800157a <HAL_ADC_MspInit+0x4a>
  {
  /* USER CODE BEGIN ADC_MspInit 0 */

  /* USER CODE END ADC_MspInit 0 */
    /* ADC clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 8001552:	f44f 7000 	mov.w	r0, #512	; 0x200
 8001556:	f7ff ff73 	bl	8001440 <LL_APB2_GRP1_EnableClock>

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800155a:	2002      	movs	r0, #2
 800155c:	f7ff ff58 	bl	8001410 <LL_AHB2_GRP1_EnableClock>
    /**ADC GPIO Configuration
    PB3     ------> ADC_IN2
    PB4     ------> ADC_IN3
    PB13     ------> ADC_IN0
    */
    GPIO_InitStruct.Pin = SiPM_Temp_Pin|SiPM_Signal_Pin|Battery_Monitor_Pin;
 8001560:	f242 0318 	movw	r3, #8216	; 0x2018
 8001564:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001566:	2303      	movs	r3, #3
 8001568:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800156a:	2300      	movs	r3, #0
 800156c:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800156e:	f107 030c 	add.w	r3, r7, #12
 8001572:	4619      	mov	r1, r3
 8001574:	4804      	ldr	r0, [pc, #16]	; (8001588 <HAL_ADC_MspInit+0x58>)
 8001576:	f006 f9e5 	bl	8007944 <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC_MspInit 1 */

  /* USER CODE END ADC_MspInit 1 */
  }
}
 800157a:	bf00      	nop
 800157c:	3720      	adds	r7, #32
 800157e:	46bd      	mov	sp, r7
 8001580:	bd80      	pop	{r7, pc}
 8001582:	bf00      	nop
 8001584:	40012400 	.word	0x40012400
 8001588:	48000400 	.word	0x48000400

0800158c <HAL_ADC_MspDeInit>:

void HAL_ADC_MspDeInit(ADC_HandleTypeDef* adcHandle)
{
 800158c:	b580      	push	{r7, lr}
 800158e:	b082      	sub	sp, #8
 8001590:	af00      	add	r7, sp, #0
 8001592:	6078      	str	r0, [r7, #4]

  if(adcHandle->Instance==ADC)
 8001594:	687b      	ldr	r3, [r7, #4]
 8001596:	681b      	ldr	r3, [r3, #0]
 8001598:	4a07      	ldr	r2, [pc, #28]	; (80015b8 <HAL_ADC_MspDeInit+0x2c>)
 800159a:	4293      	cmp	r3, r2
 800159c:	d108      	bne.n	80015b0 <HAL_ADC_MspDeInit+0x24>
  {
  /* USER CODE BEGIN ADC_MspDeInit 0 */

  /* USER CODE END ADC_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_ADC_CLK_DISABLE();
 800159e:	f44f 7000 	mov.w	r0, #512	; 0x200
 80015a2:	f7ff ff65 	bl	8001470 <LL_APB2_GRP1_DisableClock>
    /**ADC GPIO Configuration
    PB3     ------> ADC_IN2
    PB4     ------> ADC_IN3
    PB13     ------> ADC_IN0
    */
    HAL_GPIO_DeInit(GPIOB, SiPM_Temp_Pin|SiPM_Signal_Pin|Battery_Monitor_Pin);
 80015a6:	f242 0118 	movw	r1, #8216	; 0x2018
 80015aa:	4804      	ldr	r0, [pc, #16]	; (80015bc <HAL_ADC_MspDeInit+0x30>)
 80015ac:	f006 fb2a 	bl	8007c04 <HAL_GPIO_DeInit>

  /* USER CODE BEGIN ADC_MspDeInit 1 */

  /* USER CODE END ADC_MspDeInit 1 */
  }
}
 80015b0:	bf00      	nop
 80015b2:	3708      	adds	r7, #8
 80015b4:	46bd      	mov	sp, r7
 80015b6:	bd80      	pop	{r7, pc}
 80015b8:	40012400 	.word	0x40012400
 80015bc:	48000400 	.word	0x48000400

080015c0 <SYS_InitMeasurement>:
/* USER CODE BEGIN EF */

/* USER CODE END EF */

void SYS_InitMeasurement(void)
{
 80015c0:	b480      	push	{r7}
 80015c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SYS_InitMeasurement_1 */

  /* USER CODE END SYS_InitMeasurement_1 */
  hadc.Instance = ADC;
 80015c4:	4b03      	ldr	r3, [pc, #12]	; (80015d4 <SYS_InitMeasurement+0x14>)
 80015c6:	4a04      	ldr	r2, [pc, #16]	; (80015d8 <SYS_InitMeasurement+0x18>)
 80015c8:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN SYS_InitMeasurement_2 */

  /* USER CODE END SYS_InitMeasurement_2 */
}
 80015ca:	bf00      	nop
 80015cc:	46bd      	mov	sp, r7
 80015ce:	bc80      	pop	{r7}
 80015d0:	4770      	bx	lr
 80015d2:	bf00      	nop
 80015d4:	200001b4 	.word	0x200001b4
 80015d8:	40012400 	.word	0x40012400

080015dc <SYS_GetBatteryLevel>:

  /* USER CODE END SYS_GetTemperatureLevel_2 */
}

uint16_t SYS_GetBatteryLevel(void)
{
 80015dc:	b580      	push	{r7, lr}
 80015de:	b082      	sub	sp, #8
 80015e0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SYS_GetBatteryLevel_1 */

  /* USER CODE END SYS_GetBatteryLevel_1 */
  uint16_t batteryLevelmV = 0;
 80015e2:	2300      	movs	r3, #0
 80015e4:	80fb      	strh	r3, [r7, #6]
  uint32_t measuredLevel = 0;
 80015e6:	2300      	movs	r3, #0
 80015e8:	603b      	str	r3, [r7, #0]

  measuredLevel = ADC_ReadChannels(ADC_CHANNEL_VREFINT);
 80015ea:	4813      	ldr	r0, [pc, #76]	; (8001638 <SYS_GetBatteryLevel+0x5c>)
 80015ec:	f000 f82a 	bl	8001644 <ADC_ReadChannels>
 80015f0:	6038      	str	r0, [r7, #0]

  if (measuredLevel == 0)
 80015f2:	683b      	ldr	r3, [r7, #0]
 80015f4:	2b00      	cmp	r3, #0
 80015f6:	d102      	bne.n	80015fe <SYS_GetBatteryLevel+0x22>
  {
    batteryLevelmV = 0;
 80015f8:	2300      	movs	r3, #0
 80015fa:	80fb      	strh	r3, [r7, #6]
 80015fc:	e016      	b.n	800162c <SYS_GetBatteryLevel+0x50>
  }
  else
  {
    if ((uint32_t)*VREFINT_CAL_ADDR != (uint32_t)0xFFFFU)
 80015fe:	4b0f      	ldr	r3, [pc, #60]	; (800163c <SYS_GetBatteryLevel+0x60>)
 8001600:	881b      	ldrh	r3, [r3, #0]
 8001602:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001606:	4293      	cmp	r3, r2
 8001608:	d00b      	beq.n	8001622 <SYS_GetBatteryLevel+0x46>
    {
      /* Device with Reference voltage calibrated in production:
         use device optimized parameters */
      batteryLevelmV = __LL_ADC_CALC_VREFANALOG_VOLTAGE(measuredLevel,
 800160a:	4b0c      	ldr	r3, [pc, #48]	; (800163c <SYS_GetBatteryLevel+0x60>)
 800160c:	881b      	ldrh	r3, [r3, #0]
 800160e:	461a      	mov	r2, r3
 8001610:	f640 43e4 	movw	r3, #3300	; 0xce4
 8001614:	fb03 f202 	mul.w	r2, r3, r2
 8001618:	683b      	ldr	r3, [r7, #0]
 800161a:	fbb2 f3f3 	udiv	r3, r2, r3
 800161e:	80fb      	strh	r3, [r7, #6]
 8001620:	e004      	b.n	800162c <SYS_GetBatteryLevel+0x50>
    }
    else
    {
      /* Device with Reference voltage not calibrated in production:
         use generic parameters */
      batteryLevelmV = (VREFINT_CAL_VREF * 1510) / measuredLevel;
 8001622:	4a07      	ldr	r2, [pc, #28]	; (8001640 <SYS_GetBatteryLevel+0x64>)
 8001624:	683b      	ldr	r3, [r7, #0]
 8001626:	fbb2 f3f3 	udiv	r3, r2, r3
 800162a:	80fb      	strh	r3, [r7, #6]
    }
  }

  return batteryLevelmV;
 800162c:	88fb      	ldrh	r3, [r7, #6]
  /* USER CODE BEGIN SYS_GetBatteryLevel_2 */

  /* USER CODE END SYS_GetBatteryLevel_2 */
}
 800162e:	4618      	mov	r0, r3
 8001630:	3708      	adds	r7, #8
 8001632:	46bd      	mov	sp, r7
 8001634:	bd80      	pop	{r7, pc}
 8001636:	bf00      	nop
 8001638:	b4002000 	.word	0xb4002000
 800163c:	1fff75aa 	.word	0x1fff75aa
 8001640:	004c08d8 	.word	0x004c08d8

08001644 <ADC_ReadChannels>:
/* USER CODE BEGIN PrFD */

/* USER CODE END PrFD */

static uint32_t ADC_ReadChannels(uint32_t channel)
{
 8001644:	b580      	push	{r7, lr}
 8001646:	b086      	sub	sp, #24
 8001648:	af00      	add	r7, sp, #0
 800164a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN ADC_ReadChannels_1 */

  /* USER CODE END ADC_ReadChannels_1 */
  uint32_t ADCxConvertedValues = 0;
 800164c:	2300      	movs	r3, #0
 800164e:	617b      	str	r3, [r7, #20]
  ADC_ChannelConfTypeDef sConfig = {0};
 8001650:	f107 0308 	add.w	r3, r7, #8
 8001654:	2200      	movs	r2, #0
 8001656:	601a      	str	r2, [r3, #0]
 8001658:	605a      	str	r2, [r3, #4]
 800165a:	609a      	str	r2, [r3, #8]

  MX_ADC_Init();
 800165c:	f7ff ff1a 	bl	8001494 <MX_ADC_Init>

  /* Start Calibration */
  if (HAL_ADCEx_Calibration_Start(&hadc) != HAL_OK)
 8001660:	481a      	ldr	r0, [pc, #104]	; (80016cc <ADC_ReadChannels+0x88>)
 8001662:	f005 f98e 	bl	8006982 <HAL_ADCEx_Calibration_Start>
 8001666:	4603      	mov	r3, r0
 8001668:	2b00      	cmp	r3, #0
 800166a:	d001      	beq.n	8001670 <ADC_ReadChannels+0x2c>
  {
    Error_Handler();
 800166c:	f000 fccc 	bl	8002008 <Error_Handler>
  }

  /* Configure Regular Channel */
  sConfig.Channel = channel;
 8001670:	687b      	ldr	r3, [r7, #4]
 8001672:	60bb      	str	r3, [r7, #8]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001674:	2300      	movs	r3, #0
 8001676:	60fb      	str	r3, [r7, #12]
  sConfig.SamplingTime = ADC_SAMPLINGTIME_COMMON_1;
 8001678:	2300      	movs	r3, #0
 800167a:	613b      	str	r3, [r7, #16]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 800167c:	f107 0308 	add.w	r3, r7, #8
 8001680:	4619      	mov	r1, r3
 8001682:	4812      	ldr	r0, [pc, #72]	; (80016cc <ADC_ReadChannels+0x88>)
 8001684:	f004 fe9a 	bl	80063bc <HAL_ADC_ConfigChannel>
 8001688:	4603      	mov	r3, r0
 800168a:	2b00      	cmp	r3, #0
 800168c:	d001      	beq.n	8001692 <ADC_ReadChannels+0x4e>
  {
    Error_Handler();
 800168e:	f000 fcbb 	bl	8002008 <Error_Handler>
  }

  if (HAL_ADC_Start(&hadc) != HAL_OK)
 8001692:	480e      	ldr	r0, [pc, #56]	; (80016cc <ADC_ReadChannels+0x88>)
 8001694:	f004 fd76 	bl	8006184 <HAL_ADC_Start>
 8001698:	4603      	mov	r3, r0
 800169a:	2b00      	cmp	r3, #0
 800169c:	d001      	beq.n	80016a2 <ADC_ReadChannels+0x5e>
  {
    /* Start Error */
    Error_Handler();
 800169e:	f000 fcb3 	bl	8002008 <Error_Handler>
  }
  /** Wait for end of conversion */
  HAL_ADC_PollForConversion(&hadc, HAL_MAX_DELAY);
 80016a2:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80016a6:	4809      	ldr	r0, [pc, #36]	; (80016cc <ADC_ReadChannels+0x88>)
 80016a8:	f004 fde4 	bl	8006274 <HAL_ADC_PollForConversion>

  /** Wait for end of conversion */
  HAL_ADC_Stop(&hadc);   /* it calls also ADC_Disable() */
 80016ac:	4807      	ldr	r0, [pc, #28]	; (80016cc <ADC_ReadChannels+0x88>)
 80016ae:	f004 fdaf 	bl	8006210 <HAL_ADC_Stop>

  ADCxConvertedValues = HAL_ADC_GetValue(&hadc);
 80016b2:	4806      	ldr	r0, [pc, #24]	; (80016cc <ADC_ReadChannels+0x88>)
 80016b4:	f004 fe75 	bl	80063a2 <HAL_ADC_GetValue>
 80016b8:	6178      	str	r0, [r7, #20]

  HAL_ADC_DeInit(&hadc);
 80016ba:	4804      	ldr	r0, [pc, #16]	; (80016cc <ADC_ReadChannels+0x88>)
 80016bc:	f004 fcd6 	bl	800606c <HAL_ADC_DeInit>

  return ADCxConvertedValues;
 80016c0:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN ADC_ReadChannels_2 */

  /* USER CODE END ADC_ReadChannels_2 */
}
 80016c2:	4618      	mov	r0, r3
 80016c4:	3718      	adds	r7, #24
 80016c6:	46bd      	mov	sp, r7
 80016c8:	bd80      	pop	{r7, pc}
 80016ca:	bf00      	nop
 80016cc:	200001b4 	.word	0x200001b4

080016d0 <LL_AHB1_GRP1_EnableClock>:
{
 80016d0:	b480      	push	{r7}
 80016d2:	b085      	sub	sp, #20
 80016d4:	af00      	add	r7, sp, #0
 80016d6:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB1ENR, Periphs);
 80016d8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80016dc:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80016de:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80016e2:	687b      	ldr	r3, [r7, #4]
 80016e4:	4313      	orrs	r3, r2
 80016e6:	648b      	str	r3, [r1, #72]	; 0x48
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 80016e8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80016ec:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80016ee:	687b      	ldr	r3, [r7, #4]
 80016f0:	4013      	ands	r3, r2
 80016f2:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80016f4:	68fb      	ldr	r3, [r7, #12]
}
 80016f6:	bf00      	nop
 80016f8:	3714      	adds	r7, #20
 80016fa:	46bd      	mov	sp, r7
 80016fc:	bc80      	pop	{r7}
 80016fe:	4770      	bx	lr

08001700 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8001700:	b580      	push	{r7, lr}
 8001702:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 8001704:	2004      	movs	r0, #4
 8001706:	f7ff ffe3 	bl	80016d0 <LL_AHB1_GRP1_EnableClock>
  __HAL_RCC_DMA1_CLK_ENABLE();
 800170a:	2001      	movs	r0, #1
 800170c:	f7ff ffe0 	bl	80016d0 <LL_AHB1_GRP1_EnableClock>

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 2, 0);
 8001710:	2200      	movs	r2, #0
 8001712:	2102      	movs	r1, #2
 8001714:	200b      	movs	r0, #11
 8001716:	f005 fada 	bl	8006cce <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 800171a:	200b      	movs	r0, #11
 800171c:	f005 faf1 	bl	8006d02 <HAL_NVIC_EnableIRQ>

}
 8001720:	bf00      	nop
 8001722:	bd80      	pop	{r7, pc}

08001724 <FLASH_IF_Write>:
  /* USER CODE END FLASH_IF_DeInit_2 */
  return ret_status;
}

FLASH_IF_StatusTypedef FLASH_IF_Write(void *pDestination, const void *pSource, uint32_t uLength)
{
 8001724:	b580      	push	{r7, lr}
 8001726:	b086      	sub	sp, #24
 8001728:	af00      	add	r7, sp, #0
 800172a:	60f8      	str	r0, [r7, #12]
 800172c:	60b9      	str	r1, [r7, #8]
 800172e:	607a      	str	r2, [r7, #4]
  FLASH_IF_StatusTypedef ret_status = FLASH_IF_ERROR;
 8001730:	23ff      	movs	r3, #255	; 0xff
 8001732:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN FLASH_IF_Write_1 */

  /* USER CODE END FLASH_IF_Write_1 */
  if (IS_FLASH_MAIN_MEM_ADDRESS((uint32_t)pDestination))
 8001734:	68fb      	ldr	r3, [r7, #12]
 8001736:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800173a:	d311      	bcc.n	8001760 <FLASH_IF_Write+0x3c>
 800173c:	4b0b      	ldr	r3, [pc, #44]	; (800176c <FLASH_IF_Write+0x48>)
 800173e:	681b      	ldr	r3, [r3, #0]
 8001740:	029a      	lsls	r2, r3, #10
 8001742:	4b0b      	ldr	r3, [pc, #44]	; (8001770 <FLASH_IF_Write+0x4c>)
 8001744:	4013      	ands	r3, r2
 8001746:	f103 6300 	add.w	r3, r3, #134217728	; 0x8000000
 800174a:	3b01      	subs	r3, #1
 800174c:	68fa      	ldr	r2, [r7, #12]
 800174e:	4293      	cmp	r3, r2
 8001750:	d306      	bcc.n	8001760 <FLASH_IF_Write+0x3c>
  {
    ret_status = FLASH_IF_INT_Write(pDestination, pSource, uLength);
 8001752:	687a      	ldr	r2, [r7, #4]
 8001754:	68b9      	ldr	r1, [r7, #8]
 8001756:	68f8      	ldr	r0, [r7, #12]
 8001758:	f000 f85a 	bl	8001810 <FLASH_IF_INT_Write>
 800175c:	4603      	mov	r3, r0
 800175e:	75fb      	strb	r3, [r7, #23]
  }
  /* USER CODE BEGIN FLASH_IF_Write_2 */

  /* USER CODE END FLASH_IF_Write_2 */
  return ret_status;
 8001760:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8001764:	4618      	mov	r0, r3
 8001766:	3718      	adds	r7, #24
 8001768:	46bd      	mov	sp, r7
 800176a:	bd80      	pop	{r7, pc}
 800176c:	1fff75e0 	.word	0x1fff75e0
 8001770:	03fffc00 	.word	0x03fffc00

08001774 <FLASH_IF_Read>:

FLASH_IF_StatusTypedef FLASH_IF_Read(void *pDestination, const void *pSource, uint32_t uLength)
{
 8001774:	b580      	push	{r7, lr}
 8001776:	b086      	sub	sp, #24
 8001778:	af00      	add	r7, sp, #0
 800177a:	60f8      	str	r0, [r7, #12]
 800177c:	60b9      	str	r1, [r7, #8]
 800177e:	607a      	str	r2, [r7, #4]
  FLASH_IF_StatusTypedef ret_status = FLASH_IF_ERROR;
 8001780:	23ff      	movs	r3, #255	; 0xff
 8001782:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN FLASH_IF_Read_1 */

  /* USER CODE END FLASH_IF_Read_1 */
  if (IS_FLASH_MAIN_MEM_ADDRESS((uint32_t)pSource))
 8001784:	68bb      	ldr	r3, [r7, #8]
 8001786:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800178a:	d311      	bcc.n	80017b0 <FLASH_IF_Read+0x3c>
 800178c:	4b0b      	ldr	r3, [pc, #44]	; (80017bc <FLASH_IF_Read+0x48>)
 800178e:	681b      	ldr	r3, [r3, #0]
 8001790:	029a      	lsls	r2, r3, #10
 8001792:	4b0b      	ldr	r3, [pc, #44]	; (80017c0 <FLASH_IF_Read+0x4c>)
 8001794:	4013      	ands	r3, r2
 8001796:	f103 6300 	add.w	r3, r3, #134217728	; 0x8000000
 800179a:	3b01      	subs	r3, #1
 800179c:	68ba      	ldr	r2, [r7, #8]
 800179e:	4293      	cmp	r3, r2
 80017a0:	d306      	bcc.n	80017b0 <FLASH_IF_Read+0x3c>
  {
    ret_status = FLASH_IF_INT_Read(pDestination, pSource, uLength);
 80017a2:	687a      	ldr	r2, [r7, #4]
 80017a4:	68b9      	ldr	r1, [r7, #8]
 80017a6:	68f8      	ldr	r0, [r7, #12]
 80017a8:	f000 f93a 	bl	8001a20 <FLASH_IF_INT_Read>
 80017ac:	4603      	mov	r3, r0
 80017ae:	75fb      	strb	r3, [r7, #23]
  }
  /* USER CODE BEGIN FLASH_IF_Read_2 */

  /* USER CODE END FLASH_IF_Read_2 */
  return ret_status;
 80017b0:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80017b4:	4618      	mov	r0, r3
 80017b6:	3718      	adds	r7, #24
 80017b8:	46bd      	mov	sp, r7
 80017ba:	bd80      	pop	{r7, pc}
 80017bc:	1fff75e0 	.word	0x1fff75e0
 80017c0:	03fffc00 	.word	0x03fffc00

080017c4 <FLASH_IF_Erase>:

FLASH_IF_StatusTypedef FLASH_IF_Erase(void *pStart, uint32_t uLength)
{
 80017c4:	b580      	push	{r7, lr}
 80017c6:	b084      	sub	sp, #16
 80017c8:	af00      	add	r7, sp, #0
 80017ca:	6078      	str	r0, [r7, #4]
 80017cc:	6039      	str	r1, [r7, #0]
  FLASH_IF_StatusTypedef ret_status = FLASH_IF_ERROR;
 80017ce:	23ff      	movs	r3, #255	; 0xff
 80017d0:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN FLASH_IF_Erase_1 */

  /* USER CODE END FLASH_IF_Erase_1 */
  /* Check Flash start address */
  if (IS_FLASH_MAIN_MEM_ADDRESS((uint32_t)pStart))
 80017d2:	687b      	ldr	r3, [r7, #4]
 80017d4:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80017d8:	d310      	bcc.n	80017fc <FLASH_IF_Erase+0x38>
 80017da:	4b0b      	ldr	r3, [pc, #44]	; (8001808 <FLASH_IF_Erase+0x44>)
 80017dc:	681b      	ldr	r3, [r3, #0]
 80017de:	029a      	lsls	r2, r3, #10
 80017e0:	4b0a      	ldr	r3, [pc, #40]	; (800180c <FLASH_IF_Erase+0x48>)
 80017e2:	4013      	ands	r3, r2
 80017e4:	f103 6300 	add.w	r3, r3, #134217728	; 0x8000000
 80017e8:	3b01      	subs	r3, #1
 80017ea:	687a      	ldr	r2, [r7, #4]
 80017ec:	4293      	cmp	r3, r2
 80017ee:	d305      	bcc.n	80017fc <FLASH_IF_Erase+0x38>
  {
    ret_status = FLASH_IF_INT_Erase(pStart, uLength);
 80017f0:	6839      	ldr	r1, [r7, #0]
 80017f2:	6878      	ldr	r0, [r7, #4]
 80017f4:	f000 f932 	bl	8001a5c <FLASH_IF_INT_Erase>
 80017f8:	4603      	mov	r3, r0
 80017fa:	73fb      	strb	r3, [r7, #15]
  }
  /* USER CODE BEGIN FLASH_IF_Erase_2 */

  /* USER CODE END FLASH_IF_Erase_2 */
  return ret_status;
 80017fc:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8001800:	4618      	mov	r0, r3
 8001802:	3710      	adds	r7, #16
 8001804:	46bd      	mov	sp, r7
 8001806:	bd80      	pop	{r7, pc}
 8001808:	1fff75e0 	.word	0x1fff75e0
 800180c:	03fffc00 	.word	0x03fffc00

08001810 <FLASH_IF_INT_Write>:

/* Private Functions Definition -----------------------------------------------*/

/* Private Functions : internal flash -----------------------------------------*/
static FLASH_IF_StatusTypedef FLASH_IF_INT_Write(void *pDestination, const void *pSource, uint32_t uLength)
{
 8001810:	b580      	push	{r7, lr}
 8001812:	b090      	sub	sp, #64	; 0x40
 8001814:	af00      	add	r7, sp, #0
 8001816:	60f8      	str	r0, [r7, #12]
 8001818:	60b9      	str	r1, [r7, #8]
 800181a:	607a      	str	r2, [r7, #4]
  FLASH_IF_StatusTypedef ret_status = FLASH_IF_OK;
 800181c:	2300      	movs	r3, #0
 800181e:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
  /* USER CODE BEGIN FLASH_IF_INT_Write_1 */

  /* USER CODE END FLASH_IF_INT_Write_1 */
  uint32_t uDest = (uint32_t)pDestination;
 8001822:	68fb      	ldr	r3, [r7, #12]
 8001824:	63bb      	str	r3, [r7, #56]	; 0x38
  uint32_t uSource = (uint32_t)pSource;
 8001826:	68bb      	ldr	r3, [r7, #8]
 8001828:	637b      	str	r3, [r7, #52]	; 0x34
  uint32_t length = uLength;
 800182a:	687b      	ldr	r3, [r7, #4]
 800182c:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t number_pages;
  uint32_t current_dest;
  uint32_t current_source;
  uint32_t current_length;

  if ((pDestination == NULL) || (pSource == NULL) || !IS_ADDR_ALIGNED_64BITS(uLength)
 800182e:	68fb      	ldr	r3, [r7, #12]
 8001830:	2b00      	cmp	r3, #0
 8001832:	d00c      	beq.n	800184e <FLASH_IF_INT_Write+0x3e>
 8001834:	68bb      	ldr	r3, [r7, #8]
 8001836:	2b00      	cmp	r3, #0
 8001838:	d009      	beq.n	800184e <FLASH_IF_INT_Write+0x3e>
 800183a:	687b      	ldr	r3, [r7, #4]
 800183c:	f003 0307 	and.w	r3, r3, #7
 8001840:	2b00      	cmp	r3, #0
 8001842:	d104      	bne.n	800184e <FLASH_IF_INT_Write+0x3e>
      || !IS_ADDR_ALIGNED_64BITS((uint32_t)pDestination))
 8001844:	68fb      	ldr	r3, [r7, #12]
 8001846:	f003 0307 	and.w	r3, r3, #7
 800184a:	2b00      	cmp	r3, #0
 800184c:	d002      	beq.n	8001854 <FLASH_IF_INT_Write+0x44>
  {
    return FLASH_IF_PARAM_ERROR;
 800184e:	f06f 0305 	mvn.w	r3, #5
 8001852:	e0da      	b.n	8001a0a <FLASH_IF_INT_Write+0x1fa>
  }

  /* Clear error flags raised during previous operation */
  ret_status = FLASH_IF_INT_Clear_Error();
 8001854:	f000 f992 	bl	8001b7c <FLASH_IF_INT_Clear_Error>
 8001858:	4603      	mov	r3, r0
 800185a:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f

  if (ret_status == FLASH_IF_OK)
 800185e:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 8001862:	2b00      	cmp	r3, #0
 8001864:	f040 80cf 	bne.w	8001a06 <FLASH_IF_INT_Write+0x1f6>
  {
    /* Unlock the Flash to enable the flash control register access */
    if (HAL_FLASH_Unlock() == HAL_OK)
 8001868:	f005 fe96 	bl	8007598 <HAL_FLASH_Unlock>
 800186c:	4603      	mov	r3, r0
 800186e:	2b00      	cmp	r3, #0
 8001870:	f040 80c6 	bne.w	8001a00 <FLASH_IF_INT_Write+0x1f0>
    {
      start_page_index = PAGE_INDEX(uDest);
 8001874:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001876:	f103 4278 	add.w	r2, r3, #4160749568	; 0xf8000000
 800187a:	4b66      	ldr	r3, [pc, #408]	; (8001a14 <FLASH_IF_INT_Write+0x204>)
 800187c:	681b      	ldr	r3, [r3, #0]
 800187e:	0299      	lsls	r1, r3, #10
 8001880:	4b65      	ldr	r3, [pc, #404]	; (8001a18 <FLASH_IF_INT_Write+0x208>)
 8001882:	400b      	ands	r3, r1
 8001884:	fbb2 f1f3 	udiv	r1, r2, r3
 8001888:	fb01 f303 	mul.w	r3, r1, r3
 800188c:	1ad3      	subs	r3, r2, r3
 800188e:	0adb      	lsrs	r3, r3, #11
 8001890:	61bb      	str	r3, [r7, #24]
      number_pages = PAGE_INDEX(uDest + uLength - 1U) - start_page_index + 1U;
 8001892:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8001894:	687b      	ldr	r3, [r7, #4]
 8001896:	4413      	add	r3, r2
 8001898:	f103 4378 	add.w	r3, r3, #4160749568	; 0xf8000000
 800189c:	3b01      	subs	r3, #1
 800189e:	4a5d      	ldr	r2, [pc, #372]	; (8001a14 <FLASH_IF_INT_Write+0x204>)
 80018a0:	6812      	ldr	r2, [r2, #0]
 80018a2:	0291      	lsls	r1, r2, #10
 80018a4:	4a5c      	ldr	r2, [pc, #368]	; (8001a18 <FLASH_IF_INT_Write+0x208>)
 80018a6:	400a      	ands	r2, r1
 80018a8:	fbb3 f1f2 	udiv	r1, r3, r2
 80018ac:	fb01 f202 	mul.w	r2, r1, r2
 80018b0:	1a9b      	subs	r3, r3, r2
 80018b2:	0ada      	lsrs	r2, r3, #11
 80018b4:	69bb      	ldr	r3, [r7, #24]
 80018b6:	1ad3      	subs	r3, r2, r3
 80018b8:	3301      	adds	r3, #1
 80018ba:	617b      	str	r3, [r7, #20]

      if (number_pages > 1)
 80018bc:	697b      	ldr	r3, [r7, #20]
 80018be:	2b01      	cmp	r3, #1
 80018c0:	d905      	bls.n	80018ce <FLASH_IF_INT_Write+0xbe>
      {
        length = FLASH_PAGE_SIZE - (uDest % FLASH_PAGE_SIZE);
 80018c2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80018c4:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80018c8:	f5c3 6300 	rsb	r3, r3, #2048	; 0x800
 80018cc:	633b      	str	r3, [r7, #48]	; 0x30
      }

      for (page_index = start_page_index; page_index < (start_page_index + number_pages); page_index++)
 80018ce:	69bb      	ldr	r3, [r7, #24]
 80018d0:	62fb      	str	r3, [r7, #44]	; 0x2c
 80018d2:	e089      	b.n	80019e8 <FLASH_IF_INT_Write+0x1d8>
      {
        page_address = page_index * FLASH_PAGE_SIZE + FLASH_BASE;
 80018d4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80018d6:	f503 3380 	add.w	r3, r3, #65536	; 0x10000
 80018da:	02db      	lsls	r3, r3, #11
 80018dc:	613b      	str	r3, [r7, #16]
        if (FLASH_IF_INT_IsEmpty(pDestination, length) != FLASH_IF_MEM_EMPTY)
 80018de:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80018e0:	68f8      	ldr	r0, [r7, #12]
 80018e2:	f000 f925 	bl	8001b30 <FLASH_IF_INT_IsEmpty>
 80018e6:	4603      	mov	r3, r0
 80018e8:	2b00      	cmp	r3, #0
 80018ea:	d031      	beq.n	8001950 <FLASH_IF_INT_Write+0x140>
        {
          if (pAllocatedBuffer == NULL)
 80018ec:	4b4b      	ldr	r3, [pc, #300]	; (8001a1c <FLASH_IF_INT_Write+0x20c>)
 80018ee:	681b      	ldr	r3, [r3, #0]
 80018f0:	2b00      	cmp	r3, #0
 80018f2:	d103      	bne.n	80018fc <FLASH_IF_INT_Write+0xec>
          {
            ret_status = FLASH_IF_PARAM_ERROR;
 80018f4:	23fa      	movs	r3, #250	; 0xfa
 80018f6:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
            break; /* exit for loop */
 80018fa:	e07e      	b.n	80019fa <FLASH_IF_INT_Write+0x1ea>
          }

          /* backup initial Flash page data in RAM area */
          FLASH_IF_INT_Read(pAllocatedBuffer, (const void *)page_address, FLASH_PAGE_SIZE);
 80018fc:	4b47      	ldr	r3, [pc, #284]	; (8001a1c <FLASH_IF_INT_Write+0x20c>)
 80018fe:	681b      	ldr	r3, [r3, #0]
 8001900:	6939      	ldr	r1, [r7, #16]
 8001902:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001906:	4618      	mov	r0, r3
 8001908:	f000 f88a 	bl	8001a20 <FLASH_IF_INT_Read>
          /* copy fragment into RAM area */
          UTIL_MEM_cpy_8(&pAllocatedBuffer[uDest % FLASH_PAGE_SIZE], (const void *)uSource, length);
 800190c:	4b43      	ldr	r3, [pc, #268]	; (8001a1c <FLASH_IF_INT_Write+0x20c>)
 800190e:	681a      	ldr	r2, [r3, #0]
 8001910:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001912:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8001916:	4413      	add	r3, r2
 8001918:	6b79      	ldr	r1, [r7, #52]	; 0x34
 800191a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800191c:	b292      	uxth	r2, r2
 800191e:	4618      	mov	r0, r3
 8001920:	f01d fb38 	bl	801ef94 <UTIL_MEM_cpy_8>

          /*  erase the Flash sector, to avoid writing twice in RAM */
          if (FLASH_IF_INT_Erase((void *)page_address, FLASH_PAGE_SIZE) != FLASH_IF_OK)
 8001924:	693b      	ldr	r3, [r7, #16]
 8001926:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800192a:	4618      	mov	r0, r3
 800192c:	f000 f896 	bl	8001a5c <FLASH_IF_INT_Erase>
 8001930:	4603      	mov	r3, r0
 8001932:	2b00      	cmp	r3, #0
 8001934:	d003      	beq.n	800193e <FLASH_IF_INT_Write+0x12e>
          {
            ret_status = FLASH_IF_ERASE_ERROR;
 8001936:	23fe      	movs	r3, #254	; 0xfe
 8001938:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
            break; /* exit for loop */
 800193c:	e05d      	b.n	80019fa <FLASH_IF_INT_Write+0x1ea>
          }

          /* copy the whole flash sector including fragment from RAM to Flash */
          current_dest = page_address;
 800193e:	693b      	ldr	r3, [r7, #16]
 8001940:	627b      	str	r3, [r7, #36]	; 0x24
          current_source = (uint32_t)pAllocatedBuffer;
 8001942:	4b36      	ldr	r3, [pc, #216]	; (8001a1c <FLASH_IF_INT_Write+0x20c>)
 8001944:	681b      	ldr	r3, [r3, #0]
 8001946:	623b      	str	r3, [r7, #32]
          current_length = FLASH_PAGE_SIZE;
 8001948:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800194c:	61fb      	str	r3, [r7, #28]
 800194e:	e005      	b.n	800195c <FLASH_IF_INT_Write+0x14c>
        }
        else
        {
          /* write a part of flash page from selected source data */
          current_dest = uDest;
 8001950:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001952:	627b      	str	r3, [r7, #36]	; 0x24
          current_source = uSource;
 8001954:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001956:	623b      	str	r3, [r7, #32]
          current_length = length;
 8001958:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800195a:	61fb      	str	r3, [r7, #28]
        }

        for (address_offset = 0U; address_offset < current_length; address_offset += 8U)
 800195c:	2300      	movs	r3, #0
 800195e:	62bb      	str	r3, [r7, #40]	; 0x28
 8001960:	e026      	b.n	80019b0 <FLASH_IF_INT_Write+0x1a0>
        {
          /* Device voltage range supposed to be [2.7V to 3.6V], the operation will be done by word */
          if (HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, current_dest,
                                *((uint64_t *)(current_source + address_offset))) == HAL_OK)
 8001962:	6a3a      	ldr	r2, [r7, #32]
 8001964:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001966:	4413      	add	r3, r2
          if (HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, current_dest,
 8001968:	e9d3 2300 	ldrd	r2, r3, [r3]
 800196c:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800196e:	2001      	movs	r0, #1
 8001970:	f005 fdce 	bl	8007510 <HAL_FLASH_Program>
 8001974:	4603      	mov	r3, r0
 8001976:	2b00      	cmp	r3, #0
 8001978:	d113      	bne.n	80019a2 <FLASH_IF_INT_Write+0x192>
          {
            /* Check the written value */
            if (*(uint64_t *)current_dest != *(uint64_t *)(current_source + address_offset))
 800197a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800197c:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001980:	6a3a      	ldr	r2, [r7, #32]
 8001982:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001984:	4413      	add	r3, r2
 8001986:	e9d3 2300 	ldrd	r2, r3, [r3]
 800198a:	4299      	cmp	r1, r3
 800198c:	bf08      	it	eq
 800198e:	4290      	cmpeq	r0, r2
 8001990:	d003      	beq.n	800199a <FLASH_IF_INT_Write+0x18a>
            {
              /* Flash content doesn't match SRAM content */
              ret_status = FLASH_IF_WRITE_ERROR;
 8001992:	23fc      	movs	r3, #252	; 0xfc
 8001994:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
              break;
 8001998:	e00e      	b.n	80019b8 <FLASH_IF_INT_Write+0x1a8>
            }
            /* Increment FLASH Destination address */
            current_dest = current_dest + 8U;
 800199a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800199c:	3308      	adds	r3, #8
 800199e:	627b      	str	r3, [r7, #36]	; 0x24
 80019a0:	e003      	b.n	80019aa <FLASH_IF_INT_Write+0x19a>
          }
          else
          {
            /* Error occurred while writing data in Flash memory */
            ret_status = FLASH_IF_WRITE_ERROR;
 80019a2:	23fc      	movs	r3, #252	; 0xfc
 80019a4:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
            break;
 80019a8:	e006      	b.n	80019b8 <FLASH_IF_INT_Write+0x1a8>
        for (address_offset = 0U; address_offset < current_length; address_offset += 8U)
 80019aa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80019ac:	3308      	adds	r3, #8
 80019ae:	62bb      	str	r3, [r7, #40]	; 0x28
 80019b0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80019b2:	69fb      	ldr	r3, [r7, #28]
 80019b4:	429a      	cmp	r2, r3
 80019b6:	d3d4      	bcc.n	8001962 <FLASH_IF_INT_Write+0x152>
          }
        }

        if (ret_status != FLASH_IF_OK)
 80019b8:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
 80019bc:	2b00      	cmp	r3, #0
 80019be:	d11b      	bne.n	80019f8 <FLASH_IF_INT_Write+0x1e8>
          /* Error occurred while writing data in Flash memory */
          break;
        }

        /* Increment FLASH destination address, source address, and decrease remaining length */
        uDest += length;
 80019c0:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80019c2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80019c4:	4413      	add	r3, r2
 80019c6:	63bb      	str	r3, [r7, #56]	; 0x38
        uSource += length;
 80019c8:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80019ca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80019cc:	4413      	add	r3, r2
 80019ce:	637b      	str	r3, [r7, #52]	; 0x34
        length = ((uLength - length) > FLASH_PAGE_SIZE) ? FLASH_PAGE_SIZE : uLength - length;
 80019d0:	687a      	ldr	r2, [r7, #4]
 80019d2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80019d4:	1ad3      	subs	r3, r2, r3
 80019d6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80019da:	bf28      	it	cs
 80019dc:	f44f 6300 	movcs.w	r3, #2048	; 0x800
 80019e0:	633b      	str	r3, [r7, #48]	; 0x30
      for (page_index = start_page_index; page_index < (start_page_index + number_pages); page_index++)
 80019e2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80019e4:	3301      	adds	r3, #1
 80019e6:	62fb      	str	r3, [r7, #44]	; 0x2c
 80019e8:	69ba      	ldr	r2, [r7, #24]
 80019ea:	697b      	ldr	r3, [r7, #20]
 80019ec:	4413      	add	r3, r2
 80019ee:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80019f0:	429a      	cmp	r2, r3
 80019f2:	f4ff af6f 	bcc.w	80018d4 <FLASH_IF_INT_Write+0xc4>
 80019f6:	e000      	b.n	80019fa <FLASH_IF_INT_Write+0x1ea>
          break;
 80019f8:	bf00      	nop
      }

      /* Lock the Flash to disable the flash control register access (recommended
       * to protect the FLASH memory against possible unwanted operation) */
      HAL_FLASH_Lock();
 80019fa:	f005 fdef 	bl	80075dc <HAL_FLASH_Lock>
 80019fe:	e002      	b.n	8001a06 <FLASH_IF_INT_Write+0x1f6>
    }
    else
    {
      ret_status = FLASH_IF_LOCK_ERROR;
 8001a00:	23fb      	movs	r3, #251	; 0xfb
 8001a02:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
    }
  }
  /* USER CODE BEGIN FLASH_IF_INT_Write_2 */

  /* USER CODE END FLASH_IF_INT_Write_2 */
  return ret_status;
 8001a06:	f997 303f 	ldrsb.w	r3, [r7, #63]	; 0x3f
}
 8001a0a:	4618      	mov	r0, r3
 8001a0c:	3740      	adds	r7, #64	; 0x40
 8001a0e:	46bd      	mov	sp, r7
 8001a10:	bd80      	pop	{r7, pc}
 8001a12:	bf00      	nop
 8001a14:	1fff75e0 	.word	0x1fff75e0
 8001a18:	03fffc00 	.word	0x03fffc00
 8001a1c:	20000218 	.word	0x20000218

08001a20 <FLASH_IF_INT_Read>:

static FLASH_IF_StatusTypedef FLASH_IF_INT_Read(void *pDestination, const void *pSource, uint32_t uLength)
{
 8001a20:	b580      	push	{r7, lr}
 8001a22:	b086      	sub	sp, #24
 8001a24:	af00      	add	r7, sp, #0
 8001a26:	60f8      	str	r0, [r7, #12]
 8001a28:	60b9      	str	r1, [r7, #8]
 8001a2a:	607a      	str	r2, [r7, #4]
  FLASH_IF_StatusTypedef ret_status = FLASH_IF_OK;
 8001a2c:	2300      	movs	r3, #0
 8001a2e:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN FLASH_IF_INT_Read_1 */

  /* USER CODE END FLASH_IF_INT_Read_1 */
  if ((pDestination == NULL) || (pSource == NULL))
 8001a30:	68fb      	ldr	r3, [r7, #12]
 8001a32:	2b00      	cmp	r3, #0
 8001a34:	d002      	beq.n	8001a3c <FLASH_IF_INT_Read+0x1c>
 8001a36:	68bb      	ldr	r3, [r7, #8]
 8001a38:	2b00      	cmp	r3, #0
 8001a3a:	d102      	bne.n	8001a42 <FLASH_IF_INT_Read+0x22>
  {
    return FLASH_IF_PARAM_ERROR;
 8001a3c:	f06f 0305 	mvn.w	r3, #5
 8001a40:	e008      	b.n	8001a54 <FLASH_IF_INT_Read+0x34>
  }

  UTIL_MEM_cpy_8(pDestination, pSource, uLength);
 8001a42:	687b      	ldr	r3, [r7, #4]
 8001a44:	b29b      	uxth	r3, r3
 8001a46:	461a      	mov	r2, r3
 8001a48:	68b9      	ldr	r1, [r7, #8]
 8001a4a:	68f8      	ldr	r0, [r7, #12]
 8001a4c:	f01d faa2 	bl	801ef94 <UTIL_MEM_cpy_8>
  /* USER CODE BEGIN FLASH_IF_INT_Read_2 */

  /* USER CODE END FLASH_IF_INT_Read_2 */
  return ret_status;
 8001a50:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8001a54:	4618      	mov	r0, r3
 8001a56:	3718      	adds	r7, #24
 8001a58:	46bd      	mov	sp, r7
 8001a5a:	bd80      	pop	{r7, pc}

08001a5c <FLASH_IF_INT_Erase>:

static FLASH_IF_StatusTypedef FLASH_IF_INT_Erase(void *pStart, uint32_t uLength)
{
 8001a5c:	b580      	push	{r7, lr}
 8001a5e:	b088      	sub	sp, #32
 8001a60:	af00      	add	r7, sp, #0
 8001a62:	6078      	str	r0, [r7, #4]
 8001a64:	6039      	str	r1, [r7, #0]
  FLASH_IF_StatusTypedef ret_status = FLASH_IF_OK;
 8001a66:	2300      	movs	r3, #0
 8001a68:	77fb      	strb	r3, [r7, #31]
  /* USER CODE BEGIN FLASH_IF_INT_Erase_1 */

  /* USER CODE END FLASH_IF_INT_Erase_1 */
  HAL_StatusTypeDef hal_status = HAL_ERROR;
 8001a6a:	2301      	movs	r3, #1
 8001a6c:	77bb      	strb	r3, [r7, #30]
  uint32_t page_error = 0U;
 8001a6e:	2300      	movs	r3, #0
 8001a70:	617b      	str	r3, [r7, #20]
  uint32_t uStart = (uint32_t)pStart;
 8001a72:	687b      	ldr	r3, [r7, #4]
 8001a74:	61bb      	str	r3, [r7, #24]
  FLASH_EraseInitTypeDef erase_init;

  if (pStart == NULL)
 8001a76:	687b      	ldr	r3, [r7, #4]
 8001a78:	2b00      	cmp	r3, #0
 8001a7a:	d102      	bne.n	8001a82 <FLASH_IF_INT_Erase+0x26>
  {
    return FLASH_IF_PARAM_ERROR;
 8001a7c:	f06f 0305 	mvn.w	r3, #5
 8001a80:	e04e      	b.n	8001b20 <FLASH_IF_INT_Erase+0xc4>
  }

  /* Clear error flags raised during previous operation */
  ret_status = FLASH_IF_INT_Clear_Error();
 8001a82:	f000 f87b 	bl	8001b7c <FLASH_IF_INT_Clear_Error>
 8001a86:	4603      	mov	r3, r0
 8001a88:	77fb      	strb	r3, [r7, #31]

  if (ret_status == FLASH_IF_OK)
 8001a8a:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8001a8e:	2b00      	cmp	r3, #0
 8001a90:	d144      	bne.n	8001b1c <FLASH_IF_INT_Erase+0xc0>
  {
    /* Unlock the Flash to enable the flash control register access */
    if (HAL_FLASH_Unlock() == HAL_OK)
 8001a92:	f005 fd81 	bl	8007598 <HAL_FLASH_Unlock>
 8001a96:	4603      	mov	r3, r0
 8001a98:	2b00      	cmp	r3, #0
 8001a9a:	d13d      	bne.n	8001b18 <FLASH_IF_INT_Erase+0xbc>
    {
      erase_init.TypeErase = FLASH_TYPEERASE_PAGES;
 8001a9c:	2302      	movs	r3, #2
 8001a9e:	60bb      	str	r3, [r7, #8]
      erase_init.Page = PAGE_INDEX(uStart);
 8001aa0:	69bb      	ldr	r3, [r7, #24]
 8001aa2:	f103 4278 	add.w	r2, r3, #4160749568	; 0xf8000000
 8001aa6:	4b20      	ldr	r3, [pc, #128]	; (8001b28 <FLASH_IF_INT_Erase+0xcc>)
 8001aa8:	681b      	ldr	r3, [r3, #0]
 8001aaa:	0299      	lsls	r1, r3, #10
 8001aac:	4b1f      	ldr	r3, [pc, #124]	; (8001b2c <FLASH_IF_INT_Erase+0xd0>)
 8001aae:	400b      	ands	r3, r1
 8001ab0:	fbb2 f1f3 	udiv	r1, r2, r3
 8001ab4:	fb01 f303 	mul.w	r3, r1, r3
 8001ab8:	1ad3      	subs	r3, r2, r3
 8001aba:	0adb      	lsrs	r3, r3, #11
 8001abc:	60fb      	str	r3, [r7, #12]
      /* Get the number of pages to erase from 1st page */
      erase_init.NbPages = PAGE_INDEX(uStart + uLength - 1U) - erase_init.Page + 1U;
 8001abe:	69ba      	ldr	r2, [r7, #24]
 8001ac0:	683b      	ldr	r3, [r7, #0]
 8001ac2:	4413      	add	r3, r2
 8001ac4:	f103 4378 	add.w	r3, r3, #4160749568	; 0xf8000000
 8001ac8:	3b01      	subs	r3, #1
 8001aca:	4a17      	ldr	r2, [pc, #92]	; (8001b28 <FLASH_IF_INT_Erase+0xcc>)
 8001acc:	6812      	ldr	r2, [r2, #0]
 8001ace:	0291      	lsls	r1, r2, #10
 8001ad0:	4a16      	ldr	r2, [pc, #88]	; (8001b2c <FLASH_IF_INT_Erase+0xd0>)
 8001ad2:	400a      	ands	r2, r1
 8001ad4:	fbb3 f1f2 	udiv	r1, r3, r2
 8001ad8:	fb01 f202 	mul.w	r2, r1, r2
 8001adc:	1a9b      	subs	r3, r3, r2
 8001ade:	0ada      	lsrs	r2, r3, #11
 8001ae0:	68fb      	ldr	r3, [r7, #12]
 8001ae2:	1ad3      	subs	r3, r2, r3
 8001ae4:	3301      	adds	r3, #1
 8001ae6:	613b      	str	r3, [r7, #16]

      /* Erase the Page */
      hal_status = HAL_FLASHEx_Erase(&erase_init, &page_error);
 8001ae8:	f107 0214 	add.w	r2, r7, #20
 8001aec:	f107 0308 	add.w	r3, r7, #8
 8001af0:	4611      	mov	r1, r2
 8001af2:	4618      	mov	r0, r3
 8001af4:	f005 fe52 	bl	800779c <HAL_FLASHEx_Erase>
 8001af8:	4603      	mov	r3, r0
 8001afa:	77bb      	strb	r3, [r7, #30]

      if (hal_status != HAL_OK)
 8001afc:	7fbb      	ldrb	r3, [r7, #30]
 8001afe:	2b00      	cmp	r3, #0
 8001b00:	d007      	beq.n	8001b12 <FLASH_IF_INT_Erase+0xb6>
      {
        ret_status = (hal_status == HAL_BUSY) ? FLASH_IF_BUSY : FLASH_IF_ERASE_ERROR;
 8001b02:	7fbb      	ldrb	r3, [r7, #30]
 8001b04:	2b02      	cmp	r3, #2
 8001b06:	d101      	bne.n	8001b0c <FLASH_IF_INT_Erase+0xb0>
 8001b08:	2301      	movs	r3, #1
 8001b0a:	e001      	b.n	8001b10 <FLASH_IF_INT_Erase+0xb4>
 8001b0c:	f06f 0301 	mvn.w	r3, #1
 8001b10:	77fb      	strb	r3, [r7, #31]
      }

      /* Lock the Flash to disable the flash control register access (recommended
       * to protect the FLASH memory against possible unwanted operation) */
      HAL_FLASH_Lock();
 8001b12:	f005 fd63 	bl	80075dc <HAL_FLASH_Lock>
 8001b16:	e001      	b.n	8001b1c <FLASH_IF_INT_Erase+0xc0>
    }
    else
    {
      ret_status = FLASH_IF_LOCK_ERROR;
 8001b18:	23fb      	movs	r3, #251	; 0xfb
 8001b1a:	77fb      	strb	r3, [r7, #31]
    }
  }
  /* USER CODE BEGIN FLASH_IF_INT_Erase_2 */

  /* USER CODE END FLASH_IF_INT_Erase_2 */
  return ret_status;
 8001b1c:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 8001b20:	4618      	mov	r0, r3
 8001b22:	3720      	adds	r7, #32
 8001b24:	46bd      	mov	sp, r7
 8001b26:	bd80      	pop	{r7, pc}
 8001b28:	1fff75e0 	.word	0x1fff75e0
 8001b2c:	03fffc00 	.word	0x03fffc00

08001b30 <FLASH_IF_INT_IsEmpty>:

static int32_t FLASH_IF_INT_IsEmpty(void *pStart, uint32_t uLength)
{
 8001b30:	b480      	push	{r7}
 8001b32:	b085      	sub	sp, #20
 8001b34:	af00      	add	r7, sp, #0
 8001b36:	6078      	str	r0, [r7, #4]
 8001b38:	6039      	str	r1, [r7, #0]
  int32_t status = FLASH_IF_MEM_EMPTY;
 8001b3a:	2300      	movs	r3, #0
 8001b3c:	60fb      	str	r3, [r7, #12]
  /* USER CODE BEGIN FLASH_IF_INT_IsEmpty_1 */

  /* USER CODE END FLASH_IF_INT_IsEmpty_1 */
  uint32_t index;
  for (index = 0; index < uLength; index += 8)
 8001b3e:	2300      	movs	r3, #0
 8001b40:	60bb      	str	r3, [r7, #8]
 8001b42:	e011      	b.n	8001b68 <FLASH_IF_INT_IsEmpty+0x38>
  {
    if (*(uint64_t *)pStart != UINT64_MAX)
 8001b44:	687b      	ldr	r3, [r7, #4]
 8001b46:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001b4a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8001b4e:	bf08      	it	eq
 8001b50:	f1b2 3fff 	cmpeq.w	r2, #4294967295	; 0xffffffff
 8001b54:	d002      	beq.n	8001b5c <FLASH_IF_INT_IsEmpty+0x2c>
    {
      status = FLASH_IF_MEM_NOT_EMPTY;
 8001b56:	2301      	movs	r3, #1
 8001b58:	60fb      	str	r3, [r7, #12]
      break;
 8001b5a:	e009      	b.n	8001b70 <FLASH_IF_INT_IsEmpty+0x40>
    }
    pStart = (void *)((uint32_t)pStart + 8U);
 8001b5c:	687b      	ldr	r3, [r7, #4]
 8001b5e:	3308      	adds	r3, #8
 8001b60:	607b      	str	r3, [r7, #4]
  for (index = 0; index < uLength; index += 8)
 8001b62:	68bb      	ldr	r3, [r7, #8]
 8001b64:	3308      	adds	r3, #8
 8001b66:	60bb      	str	r3, [r7, #8]
 8001b68:	68ba      	ldr	r2, [r7, #8]
 8001b6a:	683b      	ldr	r3, [r7, #0]
 8001b6c:	429a      	cmp	r2, r3
 8001b6e:	d3e9      	bcc.n	8001b44 <FLASH_IF_INT_IsEmpty+0x14>
  }
  /* USER CODE BEGIN FLASH_IF_INT_IsEmpty_2 */

  /* USER CODE END FLASH_IF_INT_IsEmpty_2 */
  return status;
 8001b70:	68fb      	ldr	r3, [r7, #12]
}
 8001b72:	4618      	mov	r0, r3
 8001b74:	3714      	adds	r7, #20
 8001b76:	46bd      	mov	sp, r7
 8001b78:	bc80      	pop	{r7}
 8001b7a:	4770      	bx	lr

08001b7c <FLASH_IF_INT_Clear_Error>:

static FLASH_IF_StatusTypedef FLASH_IF_INT_Clear_Error(void)
{
 8001b7c:	b580      	push	{r7, lr}
 8001b7e:	b082      	sub	sp, #8
 8001b80:	af00      	add	r7, sp, #0
  FLASH_IF_StatusTypedef ret_status = FLASH_IF_LOCK_ERROR;
 8001b82:	23fb      	movs	r3, #251	; 0xfb
 8001b84:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN FLASH_IF_INT_Clear_Error_1 */

  /* USER CODE END FLASH_IF_INT_Clear_Error_1 */
  /* Unlock the Program memory */
  if (HAL_FLASH_Unlock() == HAL_OK)
 8001b86:	f005 fd07 	bl	8007598 <HAL_FLASH_Unlock>
 8001b8a:	4603      	mov	r3, r0
 8001b8c:	2b00      	cmp	r3, #0
 8001b8e:	d110      	bne.n	8001bb2 <FLASH_IF_INT_Clear_Error+0x36>
  {
    /* Clear all FLASH flags */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_ALL_ERRORS);
 8001b90:	4b0b      	ldr	r3, [pc, #44]	; (8001bc0 <FLASH_IF_INT_Clear_Error+0x44>)
 8001b92:	699b      	ldr	r3, [r3, #24]
 8001b94:	4a0a      	ldr	r2, [pc, #40]	; (8001bc0 <FLASH_IF_INT_Clear_Error+0x44>)
 8001b96:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8001b9a:	6193      	str	r3, [r2, #24]
 8001b9c:	4b08      	ldr	r3, [pc, #32]	; (8001bc0 <FLASH_IF_INT_Clear_Error+0x44>)
 8001b9e:	f24c 32fa 	movw	r2, #50170	; 0xc3fa
 8001ba2:	611a      	str	r2, [r3, #16]
    /* Unlock the Program memory */
    if (HAL_FLASH_Lock() == HAL_OK)
 8001ba4:	f005 fd1a 	bl	80075dc <HAL_FLASH_Lock>
 8001ba8:	4603      	mov	r3, r0
 8001baa:	2b00      	cmp	r3, #0
 8001bac:	d101      	bne.n	8001bb2 <FLASH_IF_INT_Clear_Error+0x36>
    {
      ret_status = FLASH_IF_OK;
 8001bae:	2300      	movs	r3, #0
 8001bb0:	71fb      	strb	r3, [r7, #7]
    }
  }
  /* USER CODE BEGIN FLASH_IF_INT_Clear_Error_2 */

  /* USER CODE END FLASH_IF_INT_Clear_Error_2 */
  return ret_status;
 8001bb2:	f997 3007 	ldrsb.w	r3, [r7, #7]
}
 8001bb6:	4618      	mov	r0, r3
 8001bb8:	3708      	adds	r7, #8
 8001bba:	46bd      	mov	sp, r7
 8001bbc:	bd80      	pop	{r7, pc}
 8001bbe:	bf00      	nop
 8001bc0:	58004000 	.word	0x58004000

08001bc4 <LL_AHB2_GRP1_EnableClock>:
{
 8001bc4:	b480      	push	{r7}
 8001bc6:	b085      	sub	sp, #20
 8001bc8:	af00      	add	r7, sp, #0
 8001bca:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8001bcc:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001bd0:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001bd2:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8001bd6:	687b      	ldr	r3, [r7, #4]
 8001bd8:	4313      	orrs	r3, r2
 8001bda:	64cb      	str	r3, [r1, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8001bdc:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001be0:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001be2:	687b      	ldr	r3, [r7, #4]
 8001be4:	4013      	ands	r3, r2
 8001be6:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001be8:	68fb      	ldr	r3, [r7, #12]
}
 8001bea:	bf00      	nop
 8001bec:	3714      	adds	r7, #20
 8001bee:	46bd      	mov	sp, r7
 8001bf0:	bc80      	pop	{r7}
 8001bf2:	4770      	bx	lr

08001bf4 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001bf4:	b580      	push	{r7, lr}
 8001bf6:	b086      	sub	sp, #24
 8001bf8:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001bfa:	1d3b      	adds	r3, r7, #4
 8001bfc:	2200      	movs	r2, #0
 8001bfe:	601a      	str	r2, [r3, #0]
 8001c00:	605a      	str	r2, [r3, #4]
 8001c02:	609a      	str	r2, [r3, #8]
 8001c04:	60da      	str	r2, [r3, #12]
 8001c06:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001c08:	2001      	movs	r0, #1
 8001c0a:	f7ff ffdb 	bl	8001bc4 <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001c0e:	2002      	movs	r0, #2
 8001c10:	f7ff ffd8 	bl	8001bc4 <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001c14:	2004      	movs	r0, #4
 8001c16:	f7ff ffd5 	bl	8001bc4 <LL_AHB2_GRP1_EnableClock>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, Stim_Enable_Pin|Bias_CS_Pin, GPIO_PIN_RESET);
 8001c1a:	2200      	movs	r2, #0
 8001c1c:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 8001c20:	4831      	ldr	r0, [pc, #196]	; (8001ce8 <MX_GPIO_Init+0xf4>)
 8001c22:	f006 f8d4 	bl	8007dce <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, Anneal_Enable_Pin|Env_Sens_Enable_Pin|Memory_CS_Pin|RF_CTRL1_Pin
 8001c26:	2200      	movs	r2, #0
 8001c28:	f240 4135 	movw	r1, #1077	; 0x435
 8001c2c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001c30:	f006 f8cd 	bl	8007dce <HAL_GPIO_WritePin>
                          |RF_CTRL2_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, GPIO_PIN_SET);
 8001c34:	2201      	movs	r2, #1
 8001c36:	2120      	movs	r1, #32
 8001c38:	482b      	ldr	r0, [pc, #172]	; (8001ce8 <MX_GPIO_Init+0xf4>)
 8001c3a:	f006 f8c8 	bl	8007dce <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PBPin PBPin */
  GPIO_InitStruct.Pin = Stim_Enable_Pin|Bias_CS_Pin;
 8001c3e:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8001c42:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001c44:	2301      	movs	r3, #1
 8001c46:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c48:	2300      	movs	r3, #0
 8001c4a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c4c:	2300      	movs	r3, #0
 8001c4e:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001c50:	1d3b      	adds	r3, r7, #4
 8001c52:	4619      	mov	r1, r3
 8001c54:	4824      	ldr	r0, [pc, #144]	; (8001ce8 <MX_GPIO_Init+0xf4>)
 8001c56:	f005 fe75 	bl	8007944 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = Anneal_Enable_Pin|Env_Sens_Enable_Pin|Memory_CS_Pin;
 8001c5a:	f240 4305 	movw	r3, #1029	; 0x405
 8001c5e:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001c60:	2301      	movs	r3, #1
 8001c62:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c64:	2300      	movs	r3, #0
 8001c66:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c68:	2300      	movs	r3, #0
 8001c6a:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001c6c:	1d3b      	adds	r3, r7, #4
 8001c6e:	4619      	mov	r1, r3
 8001c70:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001c74:	f005 fe66 	bl	8007944 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LED2_Pin;
 8001c78:	2320      	movs	r3, #32
 8001c7a:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001c7c:	2301      	movs	r3, #1
 8001c7e:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c80:	2300      	movs	r3, #0
 8001c82:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001c84:	2303      	movs	r3, #3
 8001c86:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(LED2_GPIO_Port, &GPIO_InitStruct);
 8001c88:	1d3b      	adds	r3, r7, #4
 8001c8a:	4619      	mov	r1, r3
 8001c8c:	4816      	ldr	r0, [pc, #88]	; (8001ce8 <MX_GPIO_Init+0xf4>)
 8001c8e:	f005 fe59 	bl	8007944 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = Accel_Int_Pin;
 8001c92:	2301      	movs	r3, #1
 8001c94:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001c96:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8001c9a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c9c:	2300      	movs	r3, #0
 8001c9e:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(Accel_Int_GPIO_Port, &GPIO_InitStruct);
 8001ca0:	1d3b      	adds	r3, r7, #4
 8001ca2:	4619      	mov	r1, r3
 8001ca4:	4811      	ldr	r0, [pc, #68]	; (8001cec <MX_GPIO_Init+0xf8>)
 8001ca6:	f005 fe4d 	bl	8007944 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = Boot_Mode_Pin;
 8001caa:	2308      	movs	r3, #8
 8001cac:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001cae:	2300      	movs	r3, #0
 8001cb0:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cb2:	2300      	movs	r3, #0
 8001cb4:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(Boot_Mode_GPIO_Port, &GPIO_InitStruct);
 8001cb6:	1d3b      	adds	r3, r7, #4
 8001cb8:	4619      	mov	r1, r3
 8001cba:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001cbe:	f005 fe41 	bl	8007944 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin */
  GPIO_InitStruct.Pin = RF_CTRL1_Pin|RF_CTRL2_Pin;
 8001cc2:	2330      	movs	r3, #48	; 0x30
 8001cc4:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001cc6:	2301      	movs	r3, #1
 8001cc8:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cca:	2300      	movs	r3, #0
 8001ccc:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001cce:	2303      	movs	r3, #3
 8001cd0:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001cd2:	1d3b      	adds	r3, r7, #4
 8001cd4:	4619      	mov	r1, r3
 8001cd6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001cda:	f005 fe33 	bl	8007944 <HAL_GPIO_Init>

}
 8001cde:	bf00      	nop
 8001ce0:	3718      	adds	r7, #24
 8001ce2:	46bd      	mov	sp, r7
 8001ce4:	bd80      	pop	{r7, pc}
 8001ce6:	bf00      	nop
 8001ce8:	48000400 	.word	0x48000400
 8001cec:	48000800 	.word	0x48000800

08001cf0 <LL_AHB2_GRP1_EnableClock>:
{
 8001cf0:	b480      	push	{r7}
 8001cf2:	b085      	sub	sp, #20
 8001cf4:	af00      	add	r7, sp, #0
 8001cf6:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8001cf8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001cfc:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001cfe:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8001d02:	687b      	ldr	r3, [r7, #4]
 8001d04:	4313      	orrs	r3, r2
 8001d06:	64cb      	str	r3, [r1, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8001d08:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001d0c:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	4013      	ands	r3, r2
 8001d12:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001d14:	68fb      	ldr	r3, [r7, #12]
}
 8001d16:	bf00      	nop
 8001d18:	3714      	adds	r7, #20
 8001d1a:	46bd      	mov	sp, r7
 8001d1c:	bc80      	pop	{r7}
 8001d1e:	4770      	bx	lr

08001d20 <LL_APB1_GRP1_EnableClock>:
{
 8001d20:	b480      	push	{r7}
 8001d22:	b085      	sub	sp, #20
 8001d24:	af00      	add	r7, sp, #0
 8001d26:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR1, Periphs);
 8001d28:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001d2c:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8001d2e:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8001d32:	687b      	ldr	r3, [r7, #4]
 8001d34:	4313      	orrs	r3, r2
 8001d36:	658b      	str	r3, [r1, #88]	; 0x58
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 8001d38:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001d3c:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8001d3e:	687b      	ldr	r3, [r7, #4]
 8001d40:	4013      	ands	r3, r2
 8001d42:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001d44:	68fb      	ldr	r3, [r7, #12]
}
 8001d46:	bf00      	nop
 8001d48:	3714      	adds	r7, #20
 8001d4a:	46bd      	mov	sp, r7
 8001d4c:	bc80      	pop	{r7}
 8001d4e:	4770      	bx	lr

08001d50 <MX_I2C2_Init>:

I2C_HandleTypeDef hi2c2;

/* I2C2 init function */
void MX_I2C2_Init(void)
{
 8001d50:	b580      	push	{r7, lr}
 8001d52:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8001d54:	4b1b      	ldr	r3, [pc, #108]	; (8001dc4 <MX_I2C2_Init+0x74>)
 8001d56:	4a1c      	ldr	r2, [pc, #112]	; (8001dc8 <MX_I2C2_Init+0x78>)
 8001d58:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x20303E5D;
 8001d5a:	4b1a      	ldr	r3, [pc, #104]	; (8001dc4 <MX_I2C2_Init+0x74>)
 8001d5c:	4a1b      	ldr	r2, [pc, #108]	; (8001dcc <MX_I2C2_Init+0x7c>)
 8001d5e:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 8001d60:	4b18      	ldr	r3, [pc, #96]	; (8001dc4 <MX_I2C2_Init+0x74>)
 8001d62:	2200      	movs	r2, #0
 8001d64:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001d66:	4b17      	ldr	r3, [pc, #92]	; (8001dc4 <MX_I2C2_Init+0x74>)
 8001d68:	2201      	movs	r2, #1
 8001d6a:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001d6c:	4b15      	ldr	r3, [pc, #84]	; (8001dc4 <MX_I2C2_Init+0x74>)
 8001d6e:	2200      	movs	r2, #0
 8001d70:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 8001d72:	4b14      	ldr	r3, [pc, #80]	; (8001dc4 <MX_I2C2_Init+0x74>)
 8001d74:	2200      	movs	r2, #0
 8001d76:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001d78:	4b12      	ldr	r3, [pc, #72]	; (8001dc4 <MX_I2C2_Init+0x74>)
 8001d7a:	2200      	movs	r2, #0
 8001d7c:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001d7e:	4b11      	ldr	r3, [pc, #68]	; (8001dc4 <MX_I2C2_Init+0x74>)
 8001d80:	2200      	movs	r2, #0
 8001d82:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001d84:	4b0f      	ldr	r3, [pc, #60]	; (8001dc4 <MX_I2C2_Init+0x74>)
 8001d86:	2200      	movs	r2, #0
 8001d88:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8001d8a:	480e      	ldr	r0, [pc, #56]	; (8001dc4 <MX_I2C2_Init+0x74>)
 8001d8c:	f006 f836 	bl	8007dfc <HAL_I2C_Init>
 8001d90:	4603      	mov	r3, r0
 8001d92:	2b00      	cmp	r3, #0
 8001d94:	d001      	beq.n	8001d9a <MX_I2C2_Init+0x4a>
  {
    Error_Handler();
 8001d96:	f000 f937 	bl	8002008 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001d9a:	2100      	movs	r1, #0
 8001d9c:	4809      	ldr	r0, [pc, #36]	; (8001dc4 <MX_I2C2_Init+0x74>)
 8001d9e:	f006 fd83 	bl	80088a8 <HAL_I2CEx_ConfigAnalogFilter>
 8001da2:	4603      	mov	r3, r0
 8001da4:	2b00      	cmp	r3, #0
 8001da6:	d001      	beq.n	8001dac <MX_I2C2_Init+0x5c>
  {
    Error_Handler();
 8001da8:	f000 f92e 	bl	8002008 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 8001dac:	2100      	movs	r1, #0
 8001dae:	4805      	ldr	r0, [pc, #20]	; (8001dc4 <MX_I2C2_Init+0x74>)
 8001db0:	f006 fdc4 	bl	800893c <HAL_I2CEx_ConfigDigitalFilter>
 8001db4:	4603      	mov	r3, r0
 8001db6:	2b00      	cmp	r3, #0
 8001db8:	d001      	beq.n	8001dbe <MX_I2C2_Init+0x6e>
  {
    Error_Handler();
 8001dba:	f000 f925 	bl	8002008 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8001dbe:	bf00      	nop
 8001dc0:	bd80      	pop	{r7, pc}
 8001dc2:	bf00      	nop
 8001dc4:	2000021c 	.word	0x2000021c
 8001dc8:	40005800 	.word	0x40005800
 8001dcc:	20303e5d 	.word	0x20303e5d

08001dd0 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8001dd0:	b580      	push	{r7, lr}
 8001dd2:	b096      	sub	sp, #88	; 0x58
 8001dd4:	af00      	add	r7, sp, #0
 8001dd6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001dd8:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8001ddc:	2200      	movs	r2, #0
 8001dde:	601a      	str	r2, [r3, #0]
 8001de0:	605a      	str	r2, [r3, #4]
 8001de2:	609a      	str	r2, [r3, #8]
 8001de4:	60da      	str	r2, [r3, #12]
 8001de6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001de8:	f107 030c 	add.w	r3, r7, #12
 8001dec:	2238      	movs	r2, #56	; 0x38
 8001dee:	2100      	movs	r1, #0
 8001df0:	4618      	mov	r0, r3
 8001df2:	f01e fc55 	bl	80206a0 <memset>
  if(i2cHandle->Instance==I2C2)
 8001df6:	687b      	ldr	r3, [r7, #4]
 8001df8:	681b      	ldr	r3, [r3, #0]
 8001dfa:	4a21      	ldr	r2, [pc, #132]	; (8001e80 <HAL_I2C_MspInit+0xb0>)
 8001dfc:	4293      	cmp	r3, r2
 8001dfe:	d13b      	bne.n	8001e78 <HAL_I2C_MspInit+0xa8>

  /* USER CODE END I2C2_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
 8001e00:	2380      	movs	r3, #128	; 0x80
 8001e02:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.I2c2ClockSelection = RCC_I2C2CLKSOURCE_PCLK1;
 8001e04:	f44f 2340 	mov.w	r3, #786432	; 0xc0000
 8001e08:	627b      	str	r3, [r7, #36]	; 0x24
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001e0a:	f107 030c 	add.w	r3, r7, #12
 8001e0e:	4618      	mov	r0, r3
 8001e10:	f008 f850 	bl	8009eb4 <HAL_RCCEx_PeriphCLKConfig>
 8001e14:	4603      	mov	r3, r0
 8001e16:	2b00      	cmp	r3, #0
 8001e18:	d001      	beq.n	8001e1e <HAL_I2C_MspInit+0x4e>
    {
      Error_Handler();
 8001e1a:	f000 f8f5 	bl	8002008 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001e1e:	2001      	movs	r0, #1
 8001e20:	f7ff ff66 	bl	8001cf0 <LL_AHB2_GRP1_EnableClock>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001e24:	2002      	movs	r0, #2
 8001e26:	f7ff ff63 	bl	8001cf0 <LL_AHB2_GRP1_EnableClock>
    /**I2C2 GPIO Configuration
    PA15     ------> I2C2_SDA
    PB15     ------> I2C2_SCL
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 8001e2a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001e2e:	647b      	str	r3, [r7, #68]	; 0x44
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001e30:	2312      	movs	r3, #18
 8001e32:	64bb      	str	r3, [r7, #72]	; 0x48
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e34:	2300      	movs	r3, #0
 8001e36:	64fb      	str	r3, [r7, #76]	; 0x4c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e38:	2300      	movs	r3, #0
 8001e3a:	653b      	str	r3, [r7, #80]	; 0x50
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8001e3c:	2304      	movs	r3, #4
 8001e3e:	657b      	str	r3, [r7, #84]	; 0x54
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001e40:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8001e44:	4619      	mov	r1, r3
 8001e46:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001e4a:	f005 fd7b 	bl	8007944 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_15;
 8001e4e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001e52:	647b      	str	r3, [r7, #68]	; 0x44
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001e54:	2312      	movs	r3, #18
 8001e56:	64bb      	str	r3, [r7, #72]	; 0x48
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e58:	2300      	movs	r3, #0
 8001e5a:	64fb      	str	r3, [r7, #76]	; 0x4c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e5c:	2300      	movs	r3, #0
 8001e5e:	653b      	str	r3, [r7, #80]	; 0x50
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8001e60:	2304      	movs	r3, #4
 8001e62:	657b      	str	r3, [r7, #84]	; 0x54
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001e64:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8001e68:	4619      	mov	r1, r3
 8001e6a:	4806      	ldr	r0, [pc, #24]	; (8001e84 <HAL_I2C_MspInit+0xb4>)
 8001e6c:	f005 fd6a 	bl	8007944 <HAL_GPIO_Init>

    /* I2C2 clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 8001e70:	f44f 0080 	mov.w	r0, #4194304	; 0x400000
 8001e74:	f7ff ff54 	bl	8001d20 <LL_APB1_GRP1_EnableClock>
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }
}
 8001e78:	bf00      	nop
 8001e7a:	3758      	adds	r7, #88	; 0x58
 8001e7c:	46bd      	mov	sp, r7
 8001e7e:	bd80      	pop	{r7, pc}
 8001e80:	40005800 	.word	0x40005800
 8001e84:	48000400 	.word	0x48000400

08001e88 <LL_RCC_LSE_SetDriveCapability>:
  *         @arg @ref LL_RCC_LSEDRIVE_MEDIUMHIGH
  *         @arg @ref LL_RCC_LSEDRIVE_HIGH
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSE_SetDriveCapability(uint32_t LSEDrive)
{
 8001e88:	b480      	push	{r7}
 8001e8a:	b083      	sub	sp, #12
 8001e8c:	af00      	add	r7, sp, #0
 8001e8e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->BDCR, RCC_BDCR_LSEDRV, LSEDrive);
 8001e90:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001e94:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001e98:	f023 0218 	bic.w	r2, r3, #24
 8001e9c:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	4313      	orrs	r3, r2
 8001ea4:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
}
 8001ea8:	bf00      	nop
 8001eaa:	370c      	adds	r7, #12
 8001eac:	46bd      	mov	sp, r7
 8001eae:	bc80      	pop	{r7}
 8001eb0:	4770      	bx	lr
	...

08001eb4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001eb4:	b580      	push	{r7, lr}
 8001eb6:	b082      	sub	sp, #8
 8001eb8:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001eba:	f003 fd55 	bl	8005968 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001ebe:	f000 f83b 	bl	8001f38 <_Z18SystemClock_Configv>

  /* USER CODE BEGIN SysInit */

  // initialize the GPIOs this is to allow the probing of the Boot Mode pin to determine
  // if the user button was pressed during reset
  MX_GPIO_Init();
 8001ec2:	f7ff fe97 	bl	8001bf4 <MX_GPIO_Init>

  // check to see if the boot mode pin is drawn low (button pressed)
  int boot_mode = HAL_GPIO_ReadPin(Boot_Mode_GPIO_Port, Boot_Mode_Pin);
 8001ec6:	2108      	movs	r1, #8
 8001ec8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001ecc:	f005 ff68 	bl	8007da0 <HAL_GPIO_ReadPin>
 8001ed0:	4603      	mov	r3, r0
 8001ed2:	603b      	str	r3, [r7, #0]

  //enable LoRaWAN or experiment mode as required
  bool experimentMode = false;
 8001ed4:	2300      	movs	r3, #0
 8001ed6:	71fb      	strb	r3, [r7, #7]
  //if (DEFAULT_DISBALE_LORA && boot_mode == 0) MX_LoRaWAN_Init();
  if (DEFAULT_DISBALE_LORA && boot_mode == 1) experimentMode = true;
 8001ed8:	683b      	ldr	r3, [r7, #0]
 8001eda:	2b01      	cmp	r3, #1
 8001edc:	d101      	bne.n	8001ee2 <main+0x2e>
 8001ede:	2301      	movs	r3, #1
 8001ee0:	71fb      	strb	r3, [r7, #7]
  if (!DEFAULT_DISBALE_LORA && boot_mode == 0) experimentMode = true;
  //if (!DEFAULT_DISBALE_LORA && boot_mode == 1) MX_LoRaWAN_Init();
  MX_LoRaWAN_Init();
 8001ee2:	f00c f891 	bl	800e008 <MX_LoRaWAN_Init>
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_I2C2_Init();
 8001ee6:	f7ff ff33 	bl	8001d50 <MX_I2C2_Init>
  MX_SPI2_Init();
 8001eea:	f000 f9a5 	bl	8002238 <MX_SPI2_Init>
  /* USER CODE BEGIN 2 */
  bsp_env_sensors.init(&hi2c2);
 8001eee:	490e      	ldr	r1, [pc, #56]	; (8001f28 <main+0x74>)
 8001ef0:	480e      	ldr	r0, [pc, #56]	; (8001f2c <main+0x78>)
 8001ef2:	f003 fa39 	bl	8005368 <_ZN17EnvionmentSensors4initEP19__I2C_HandleTypeDef>
  detector.init();
 8001ef6:	480e      	ldr	r0, [pc, #56]	; (8001f30 <main+0x7c>)
 8001ef8:	f001 fa22 	bl	8003340 <_ZN8Detector4initEv>
  MX_ADC_Init();
 8001efc:	f7ff faca 	bl	8001494 <MX_ADC_Init>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  HAL_GPIO_WritePin(Memory_CS_GPIO_Port, Memory_CS_Pin, GPIO_PIN_SET);
 8001f00:	2201      	movs	r2, #1
 8001f02:	2104      	movs	r1, #4
 8001f04:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001f08:	f005 ff61 	bl	8007dce <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(Bias_CS_GPIO_Port, Bias_CS_Pin, GPIO_PIN_SET);
 8001f0c:	2201      	movs	r2, #1
 8001f0e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001f12:	4808      	ldr	r0, [pc, #32]	; (8001f34 <main+0x80>)
 8001f14:	f005 ff5b 	bl	8007dce <HAL_GPIO_WritePin>
  if (experimentMode) enterExperimentMode();
 8001f18:	79fb      	ldrb	r3, [r7, #7]
 8001f1a:	2b00      	cmp	r3, #0
 8001f1c:	d001      	beq.n	8001f22 <main+0x6e>
 8001f1e:	f003 fc53 	bl	80057c8 <_Z19enterExperimentModev>

  while (1)
  {
    /* USER CODE END WHILE */
    MX_LoRaWAN_Process();
 8001f22:	f00c f879 	bl	800e018 <MX_LoRaWAN_Process>
 8001f26:	e7fc      	b.n	8001f22 <main+0x6e>
 8001f28:	2000021c 	.word	0x2000021c
 8001f2c:	20000270 	.word	0x20000270
 8001f30:	200003a0 	.word	0x200003a0
 8001f34:	48000400 	.word	0x48000400

08001f38 <_Z18SystemClock_Configv>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001f38:	b580      	push	{r7, lr}
 8001f3a:	b09a      	sub	sp, #104	; 0x68
 8001f3c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001f3e:	f107 0320 	add.w	r3, r7, #32
 8001f42:	2248      	movs	r2, #72	; 0x48
 8001f44:	2100      	movs	r1, #0
 8001f46:	4618      	mov	r0, r3
 8001f48:	f01e fbaa 	bl	80206a0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001f4c:	f107 0308 	add.w	r3, r7, #8
 8001f50:	2200      	movs	r2, #0
 8001f52:	601a      	str	r2, [r3, #0]
 8001f54:	605a      	str	r2, [r3, #4]
 8001f56:	609a      	str	r2, [r3, #8]
 8001f58:	60da      	str	r2, [r3, #12]
 8001f5a:	611a      	str	r2, [r3, #16]
 8001f5c:	615a      	str	r2, [r3, #20]

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 8001f5e:	f006 fd39 	bl	80089d4 <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 8001f62:	2000      	movs	r0, #0
 8001f64:	f7ff ff90 	bl	8001e88 <LL_RCC_LSE_SetDriveCapability>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001f68:	4b26      	ldr	r3, [pc, #152]	; (8002004 <_Z18SystemClock_Configv+0xcc>)
 8001f6a:	681b      	ldr	r3, [r3, #0]
 8001f6c:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8001f70:	4a24      	ldr	r2, [pc, #144]	; (8002004 <_Z18SystemClock_Configv+0xcc>)
 8001f72:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001f76:	6013      	str	r3, [r2, #0]
 8001f78:	4b22      	ldr	r3, [pc, #136]	; (8002004 <_Z18SystemClock_Configv+0xcc>)
 8001f7a:	681b      	ldr	r3, [r3, #0]
 8001f7c:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8001f80:	607b      	str	r3, [r7, #4]
 8001f82:	687b      	ldr	r3, [r7, #4]

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSE
 8001f84:	2326      	movs	r3, #38	; 0x26
 8001f86:	623b      	str	r3, [r7, #32]
                              |RCC_OSCILLATORTYPE_MSI;
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8001f88:	2381      	movs	r3, #129	; 0x81
 8001f8a:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001f8c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001f90:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8001f92:	2301      	movs	r3, #1
 8001f94:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001f96:	2340      	movs	r3, #64	; 0x40
 8001f98:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.MSICalibrationValue = RCC_MSICALIBRATION_DEFAULT;
 8001f9a:	2300      	movs	r3, #0
 8001f9c:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_11;
 8001f9e:	23b0      	movs	r3, #176	; 0xb0
 8001fa0:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8001fa2:	2300      	movs	r3, #0
 8001fa4:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001fa6:	f107 0320 	add.w	r3, r7, #32
 8001faa:	4618      	mov	r0, r3
 8001fac:	f007 f85e 	bl	800906c <HAL_RCC_OscConfig>
 8001fb0:	4603      	mov	r3, r0
 8001fb2:	2b00      	cmp	r3, #0
 8001fb4:	bf14      	ite	ne
 8001fb6:	2301      	movne	r3, #1
 8001fb8:	2300      	moveq	r3, #0
 8001fba:	b2db      	uxtb	r3, r3
 8001fbc:	2b00      	cmp	r3, #0
 8001fbe:	d001      	beq.n	8001fc4 <_Z18SystemClock_Configv+0x8c>
  {
    Error_Handler();
 8001fc0:	f000 f822 	bl	8002008 <Error_Handler>
  }

  /** Configure the SYSCLKSource, HCLK, PCLK1 and PCLK2 clocks dividers
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK3|RCC_CLOCKTYPE_HCLK
 8001fc4:	234f      	movs	r3, #79	; 0x4f
 8001fc6:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_SYSCLK|RCC_CLOCKTYPE_PCLK1
                              |RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 8001fc8:	2300      	movs	r3, #0
 8001fca:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001fcc:	2300      	movs	r3, #0
 8001fce:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001fd0:	2300      	movs	r3, #0
 8001fd2:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001fd4:	2300      	movs	r3, #0
 8001fd6:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLK3Divider = RCC_SYSCLK_DIV1;
 8001fd8:	2300      	movs	r3, #0
 8001fda:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001fdc:	f107 0308 	add.w	r3, r7, #8
 8001fe0:	2102      	movs	r1, #2
 8001fe2:	4618      	mov	r0, r3
 8001fe4:	f007 fbc4 	bl	8009770 <HAL_RCC_ClockConfig>
 8001fe8:	4603      	mov	r3, r0
 8001fea:	2b00      	cmp	r3, #0
 8001fec:	bf14      	ite	ne
 8001fee:	2301      	movne	r3, #1
 8001ff0:	2300      	moveq	r3, #0
 8001ff2:	b2db      	uxtb	r3, r3
 8001ff4:	2b00      	cmp	r3, #0
 8001ff6:	d001      	beq.n	8001ffc <_Z18SystemClock_Configv+0xc4>
  {
    Error_Handler();
 8001ff8:	f000 f806 	bl	8002008 <Error_Handler>
  }
}
 8001ffc:	bf00      	nop
 8001ffe:	3768      	adds	r7, #104	; 0x68
 8002000:	46bd      	mov	sp, r7
 8002002:	bd80      	pop	{r7, pc}
 8002004:	58000400 	.word	0x58000400

08002008 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002008:	b580      	push	{r7, lr}
 800200a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800200c:	b672      	cpsid	i
}
 800200e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
  {
  	APP_LOG(TS_ON, VLEVEL_M, "HAL error");
 8002010:	4b03      	ldr	r3, [pc, #12]	; (8002020 <Error_Handler+0x18>)
 8002012:	2201      	movs	r2, #1
 8002014:	2100      	movs	r1, #0
 8002016:	2002      	movs	r0, #2
 8002018:	f01e f828 	bl	802006c <UTIL_ADV_TRACE_COND_FSend>
 800201c:	e7f8      	b.n	8002010 <Error_Handler+0x8>
 800201e:	bf00      	nop
 8002020:	08020fbc 	.word	0x08020fbc

08002024 <_Z41__static_initialization_and_destruction_0ii>:
  }
  /* USER CODE END Error_Handler_Debug */
}
 8002024:	b580      	push	{r7, lr}
 8002026:	b082      	sub	sp, #8
 8002028:	af00      	add	r7, sp, #0
 800202a:	6078      	str	r0, [r7, #4]
 800202c:	6039      	str	r1, [r7, #0]
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	2b01      	cmp	r3, #1
 8002032:	d10a      	bne.n	800204a <_Z41__static_initialization_and_destruction_0ii+0x26>
 8002034:	683b      	ldr	r3, [r7, #0]
 8002036:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800203a:	4293      	cmp	r3, r2
 800203c:	d105      	bne.n	800204a <_Z41__static_initialization_and_destruction_0ii+0x26>
EnvionmentSensors bsp_env_sensors;
 800203e:	4805      	ldr	r0, [pc, #20]	; (8002054 <_Z41__static_initialization_and_destruction_0ii+0x30>)
 8002040:	f003 f97f 	bl	8005342 <_ZN17EnvionmentSensorsC1Ev>
Detector detector;
 8002044:	4804      	ldr	r0, [pc, #16]	; (8002058 <_Z41__static_initialization_and_destruction_0ii+0x34>)
 8002046:	f001 f966 	bl	8003316 <_ZN8DetectorC1Ev>
}
 800204a:	bf00      	nop
 800204c:	3708      	adds	r7, #8
 800204e:	46bd      	mov	sp, r7
 8002050:	bd80      	pop	{r7, pc}
 8002052:	bf00      	nop
 8002054:	20000270 	.word	0x20000270
 8002058:	200003a0 	.word	0x200003a0

0800205c <_GLOBAL__sub_I_bsp_env_sensors>:
 800205c:	b580      	push	{r7, lr}
 800205e:	af00      	add	r7, sp, #0
 8002060:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8002064:	2001      	movs	r0, #1
 8002066:	f7ff ffdd 	bl	8002024 <_Z41__static_initialization_and_destruction_0ii>
 800206a:	bd80      	pop	{r7, pc}

0800206c <LL_RCC_EnableRTC>:
  * @brief  Enable RTC
  * @rmtoll BDCR         RTCEN         LL_RCC_EnableRTC
  * @retval None
  */
__STATIC_INLINE void LL_RCC_EnableRTC(void)
{
 800206c:	b480      	push	{r7}
 800206e:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_RTCEN);
 8002070:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002074:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002078:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800207c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002080:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 8002084:	bf00      	nop
 8002086:	46bd      	mov	sp, r7
 8002088:	bc80      	pop	{r7}
 800208a:	4770      	bx	lr

0800208c <LL_APB1_GRP1_EnableClock>:
{
 800208c:	b480      	push	{r7}
 800208e:	b085      	sub	sp, #20
 8002090:	af00      	add	r7, sp, #0
 8002092:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR1, Periphs);
 8002094:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002098:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 800209a:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	4313      	orrs	r3, r2
 80020a2:	658b      	str	r3, [r1, #88]	; 0x58
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 80020a4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80020a8:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	4013      	ands	r3, r2
 80020ae:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80020b0:	68fb      	ldr	r3, [r7, #12]
}
 80020b2:	bf00      	nop
 80020b4:	3714      	adds	r7, #20
 80020b6:	46bd      	mov	sp, r7
 80020b8:	bc80      	pop	{r7}
 80020ba:	4770      	bx	lr

080020bc <MX_RTC_Init>:

RTC_HandleTypeDef hrtc;

/* RTC init function */
void MX_RTC_Init(void)
{
 80020bc:	b580      	push	{r7, lr}
 80020be:	b08c      	sub	sp, #48	; 0x30
 80020c0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_AlarmTypeDef sAlarm = {0};
 80020c2:	1d3b      	adds	r3, r7, #4
 80020c4:	222c      	movs	r2, #44	; 0x2c
 80020c6:	2100      	movs	r1, #0
 80020c8:	4618      	mov	r0, r3
 80020ca:	f01e fae9 	bl	80206a0 <memset>

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 80020ce:	4b22      	ldr	r3, [pc, #136]	; (8002158 <MX_RTC_Init+0x9c>)
 80020d0:	4a22      	ldr	r2, [pc, #136]	; (800215c <MX_RTC_Init+0xa0>)
 80020d2:	601a      	str	r2, [r3, #0]
  hrtc.Init.AsynchPrediv = RTC_PREDIV_A;
 80020d4:	4b20      	ldr	r3, [pc, #128]	; (8002158 <MX_RTC_Init+0x9c>)
 80020d6:	221f      	movs	r2, #31
 80020d8:	609a      	str	r2, [r3, #8]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 80020da:	4b1f      	ldr	r3, [pc, #124]	; (8002158 <MX_RTC_Init+0x9c>)
 80020dc:	2200      	movs	r2, #0
 80020de:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 80020e0:	4b1d      	ldr	r3, [pc, #116]	; (8002158 <MX_RTC_Init+0x9c>)
 80020e2:	2200      	movs	r2, #0
 80020e4:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 80020e6:	4b1c      	ldr	r3, [pc, #112]	; (8002158 <MX_RTC_Init+0x9c>)
 80020e8:	2200      	movs	r2, #0
 80020ea:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 80020ec:	4b1a      	ldr	r3, [pc, #104]	; (8002158 <MX_RTC_Init+0x9c>)
 80020ee:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80020f2:	61da      	str	r2, [r3, #28]
  hrtc.Init.OutPutPullUp = RTC_OUTPUT_PULLUP_NONE;
 80020f4:	4b18      	ldr	r3, [pc, #96]	; (8002158 <MX_RTC_Init+0x9c>)
 80020f6:	2200      	movs	r2, #0
 80020f8:	621a      	str	r2, [r3, #32]
  hrtc.Init.BinMode = RTC_BINARY_ONLY;
 80020fa:	4b17      	ldr	r3, [pc, #92]	; (8002158 <MX_RTC_Init+0x9c>)
 80020fc:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002100:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8002102:	4815      	ldr	r0, [pc, #84]	; (8002158 <MX_RTC_Init+0x9c>)
 8002104:	f007 fff0 	bl	800a0e8 <HAL_RTC_Init>
 8002108:	4603      	mov	r3, r0
 800210a:	2b00      	cmp	r3, #0
 800210c:	d001      	beq.n	8002112 <MX_RTC_Init+0x56>
  {
    Error_Handler();
 800210e:	f7ff ff7b 	bl	8002008 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  if (HAL_RTCEx_SetSSRU_IT(&hrtc) != HAL_OK)
 8002112:	4811      	ldr	r0, [pc, #68]	; (8002158 <MX_RTC_Init+0x9c>)
 8002114:	f008 fae6 	bl	800a6e4 <HAL_RTCEx_SetSSRU_IT>
 8002118:	4603      	mov	r3, r0
 800211a:	2b00      	cmp	r3, #0
 800211c:	d001      	beq.n	8002122 <MX_RTC_Init+0x66>
  {
    Error_Handler();
 800211e:	f7ff ff73 	bl	8002008 <Error_Handler>
  }

  /** Enable the Alarm A
  */
  sAlarm.BinaryAutoClr = RTC_ALARMSUBSECONDBIN_AUTOCLR_NO;
 8002122:	2300      	movs	r3, #0
 8002124:	623b      	str	r3, [r7, #32]
  sAlarm.AlarmTime.SubSeconds = 0x0;
 8002126:	2300      	movs	r3, #0
 8002128:	60bb      	str	r3, [r7, #8]
  sAlarm.AlarmMask = RTC_ALARMMASK_NONE;
 800212a:	2300      	movs	r3, #0
 800212c:	61bb      	str	r3, [r7, #24]
  sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDBINMASK_NONE;
 800212e:	f04f 5300 	mov.w	r3, #536870912	; 0x20000000
 8002132:	61fb      	str	r3, [r7, #28]
  sAlarm.Alarm = RTC_ALARM_A;
 8002134:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002138:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_RTC_SetAlarm_IT(&hrtc, &sAlarm, 0) != HAL_OK)
 800213a:	1d3b      	adds	r3, r7, #4
 800213c:	2200      	movs	r2, #0
 800213e:	4619      	mov	r1, r3
 8002140:	4805      	ldr	r0, [pc, #20]	; (8002158 <MX_RTC_Init+0x9c>)
 8002142:	f008 f853 	bl	800a1ec <HAL_RTC_SetAlarm_IT>
 8002146:	4603      	mov	r3, r0
 8002148:	2b00      	cmp	r3, #0
 800214a:	d001      	beq.n	8002150 <MX_RTC_Init+0x94>
  {
    Error_Handler();
 800214c:	f7ff ff5c 	bl	8002008 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8002150:	bf00      	nop
 8002152:	3730      	adds	r7, #48	; 0x30
 8002154:	46bd      	mov	sp, r7
 8002156:	bd80      	pop	{r7, pc}
 8002158:	200003ec 	.word	0x200003ec
 800215c:	40002800 	.word	0x40002800

08002160 <HAL_RTC_MspInit>:

void HAL_RTC_MspInit(RTC_HandleTypeDef* rtcHandle)
{
 8002160:	b580      	push	{r7, lr}
 8002162:	b090      	sub	sp, #64	; 0x40
 8002164:	af00      	add	r7, sp, #0
 8002166:	6078      	str	r0, [r7, #4]

  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002168:	f107 0308 	add.w	r3, r7, #8
 800216c:	2238      	movs	r2, #56	; 0x38
 800216e:	2100      	movs	r1, #0
 8002170:	4618      	mov	r0, r3
 8002172:	f01e fa95 	bl	80206a0 <memset>
  if(rtcHandle->Instance==RTC)
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	681b      	ldr	r3, [r3, #0]
 800217a:	4a16      	ldr	r2, [pc, #88]	; (80021d4 <HAL_RTC_MspInit+0x74>)
 800217c:	4293      	cmp	r3, r2
 800217e:	d125      	bne.n	80021cc <HAL_RTC_MspInit+0x6c>

  /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8002180:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002184:	60bb      	str	r3, [r7, #8]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 8002186:	f44f 7380 	mov.w	r3, #256	; 0x100
 800218a:	63fb      	str	r3, [r7, #60]	; 0x3c

    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800218c:	f107 0308 	add.w	r3, r7, #8
 8002190:	4618      	mov	r0, r3
 8002192:	f007 fe8f 	bl	8009eb4 <HAL_RCCEx_PeriphCLKConfig>
 8002196:	4603      	mov	r3, r0
 8002198:	2b00      	cmp	r3, #0
 800219a:	d001      	beq.n	80021a0 <HAL_RTC_MspInit+0x40>
    {
      Error_Handler();
 800219c:	f7ff ff34 	bl	8002008 <Error_Handler>
    }

    /* RTC clock enable */
    __HAL_RCC_RTC_ENABLE();
 80021a0:	f7ff ff64 	bl	800206c <LL_RCC_EnableRTC>
    __HAL_RCC_RTCAPB_CLK_ENABLE();
 80021a4:	f44f 6080 	mov.w	r0, #1024	; 0x400
 80021a8:	f7ff ff70 	bl	800208c <LL_APB1_GRP1_EnableClock>

    /* RTC interrupt Init */
    HAL_NVIC_SetPriority(TAMP_STAMP_LSECSS_SSRU_IRQn, 0, 0);
 80021ac:	2200      	movs	r2, #0
 80021ae:	2100      	movs	r1, #0
 80021b0:	2002      	movs	r0, #2
 80021b2:	f004 fd8c 	bl	8006cce <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TAMP_STAMP_LSECSS_SSRU_IRQn);
 80021b6:	2002      	movs	r0, #2
 80021b8:	f004 fda3 	bl	8006d02 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(RTC_Alarm_IRQn, 0, 0);
 80021bc:	2200      	movs	r2, #0
 80021be:	2100      	movs	r1, #0
 80021c0:	202a      	movs	r0, #42	; 0x2a
 80021c2:	f004 fd84 	bl	8006cce <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(RTC_Alarm_IRQn);
 80021c6:	202a      	movs	r0, #42	; 0x2a
 80021c8:	f004 fd9b 	bl	8006d02 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }
}
 80021cc:	bf00      	nop
 80021ce:	3740      	adds	r7, #64	; 0x40
 80021d0:	46bd      	mov	sp, r7
 80021d2:	bd80      	pop	{r7, pc}
 80021d4:	40002800 	.word	0x40002800

080021d8 <LL_AHB2_GRP1_EnableClock>:
{
 80021d8:	b480      	push	{r7}
 80021da:	b085      	sub	sp, #20
 80021dc:	af00      	add	r7, sp, #0
 80021de:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 80021e0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80021e4:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80021e6:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	4313      	orrs	r3, r2
 80021ee:	64cb      	str	r3, [r1, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 80021f0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80021f4:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	4013      	ands	r3, r2
 80021fa:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80021fc:	68fb      	ldr	r3, [r7, #12]
}
 80021fe:	bf00      	nop
 8002200:	3714      	adds	r7, #20
 8002202:	46bd      	mov	sp, r7
 8002204:	bc80      	pop	{r7}
 8002206:	4770      	bx	lr

08002208 <LL_APB1_GRP1_EnableClock>:
{
 8002208:	b480      	push	{r7}
 800220a:	b085      	sub	sp, #20
 800220c:	af00      	add	r7, sp, #0
 800220e:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR1, Periphs);
 8002210:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002214:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8002216:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	4313      	orrs	r3, r2
 800221e:	658b      	str	r3, [r1, #88]	; 0x58
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 8002220:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002224:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	4013      	ands	r3, r2
 800222a:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800222c:	68fb      	ldr	r3, [r7, #12]
}
 800222e:	bf00      	nop
 8002230:	3714      	adds	r7, #20
 8002232:	46bd      	mov	sp, r7
 8002234:	bc80      	pop	{r7}
 8002236:	4770      	bx	lr

08002238 <MX_SPI2_Init>:

SPI_HandleTypeDef hspi2;

/* SPI2 init function */
void MX_SPI2_Init(void)
{
 8002238:	b580      	push	{r7, lr}
 800223a:	af00      	add	r7, sp, #0
  /* USER CODE END SPI2_Init 0 */

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  hspi2.Instance = SPI2;
 800223c:	4b1b      	ldr	r3, [pc, #108]	; (80022ac <MX_SPI2_Init+0x74>)
 800223e:	4a1c      	ldr	r2, [pc, #112]	; (80022b0 <MX_SPI2_Init+0x78>)
 8002240:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8002242:	4b1a      	ldr	r3, [pc, #104]	; (80022ac <MX_SPI2_Init+0x74>)
 8002244:	f44f 7282 	mov.w	r2, #260	; 0x104
 8002248:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 800224a:	4b18      	ldr	r3, [pc, #96]	; (80022ac <MX_SPI2_Init+0x74>)
 800224c:	2200      	movs	r2, #0
 800224e:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8002250:	4b16      	ldr	r3, [pc, #88]	; (80022ac <MX_SPI2_Init+0x74>)
 8002252:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8002256:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8002258:	4b14      	ldr	r3, [pc, #80]	; (80022ac <MX_SPI2_Init+0x74>)
 800225a:	2200      	movs	r2, #0
 800225c:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 800225e:	4b13      	ldr	r3, [pc, #76]	; (80022ac <MX_SPI2_Init+0x74>)
 8002260:	2200      	movs	r2, #0
 8002262:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8002264:	4b11      	ldr	r3, [pc, #68]	; (80022ac <MX_SPI2_Init+0x74>)
 8002266:	f44f 7200 	mov.w	r2, #512	; 0x200
 800226a:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 800226c:	4b0f      	ldr	r3, [pc, #60]	; (80022ac <MX_SPI2_Init+0x74>)
 800226e:	2218      	movs	r2, #24
 8002270:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002272:	4b0e      	ldr	r3, [pc, #56]	; (80022ac <MX_SPI2_Init+0x74>)
 8002274:	2200      	movs	r2, #0
 8002276:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8002278:	4b0c      	ldr	r3, [pc, #48]	; (80022ac <MX_SPI2_Init+0x74>)
 800227a:	2200      	movs	r2, #0
 800227c:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800227e:	4b0b      	ldr	r3, [pc, #44]	; (80022ac <MX_SPI2_Init+0x74>)
 8002280:	2200      	movs	r2, #0
 8002282:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 7;
 8002284:	4b09      	ldr	r3, [pc, #36]	; (80022ac <MX_SPI2_Init+0x74>)
 8002286:	2207      	movs	r2, #7
 8002288:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 800228a:	4b08      	ldr	r3, [pc, #32]	; (80022ac <MX_SPI2_Init+0x74>)
 800228c:	2200      	movs	r2, #0
 800228e:	631a      	str	r2, [r3, #48]	; 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 8002290:	4b06      	ldr	r3, [pc, #24]	; (80022ac <MX_SPI2_Init+0x74>)
 8002292:	2200      	movs	r2, #0
 8002294:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8002296:	4805      	ldr	r0, [pc, #20]	; (80022ac <MX_SPI2_Init+0x74>)
 8002298:	f008 fab2 	bl	800a800 <HAL_SPI_Init>
 800229c:	4603      	mov	r3, r0
 800229e:	2b00      	cmp	r3, #0
 80022a0:	d001      	beq.n	80022a6 <MX_SPI2_Init+0x6e>
  {
    Error_Handler();
 80022a2:	f7ff feb1 	bl	8002008 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 80022a6:	bf00      	nop
 80022a8:	bd80      	pop	{r7, pc}
 80022aa:	bf00      	nop
 80022ac:	20000424 	.word	0x20000424
 80022b0:	40003800 	.word	0x40003800

080022b4 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 80022b4:	b580      	push	{r7, lr}
 80022b6:	b096      	sub	sp, #88	; 0x58
 80022b8:	af00      	add	r7, sp, #0
 80022ba:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80022bc:	f107 0344 	add.w	r3, r7, #68	; 0x44
 80022c0:	2200      	movs	r2, #0
 80022c2:	601a      	str	r2, [r3, #0]
 80022c4:	605a      	str	r2, [r3, #4]
 80022c6:	609a      	str	r2, [r3, #8]
 80022c8:	60da      	str	r2, [r3, #12]
 80022ca:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80022cc:	f107 030c 	add.w	r3, r7, #12
 80022d0:	2238      	movs	r2, #56	; 0x38
 80022d2:	2100      	movs	r1, #0
 80022d4:	4618      	mov	r0, r3
 80022d6:	f01e f9e3 	bl	80206a0 <memset>
  if(spiHandle->Instance==SPI2)
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	681b      	ldr	r3, [r3, #0]
 80022de:	4a2b      	ldr	r2, [pc, #172]	; (800238c <HAL_SPI_MspInit+0xd8>)
 80022e0:	4293      	cmp	r3, r2
 80022e2:	d14e      	bne.n	8002382 <HAL_SPI_MspInit+0xce>

  /* USER CODE END SPI2_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2S2;
 80022e4:	2310      	movs	r3, #16
 80022e6:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.I2s2ClockSelection = RCC_I2S2CLKSOURCE_HSI;
 80022e8:	f44f 7300 	mov.w	r3, #512	; 0x200
 80022ec:	61bb      	str	r3, [r7, #24]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80022ee:	f107 030c 	add.w	r3, r7, #12
 80022f2:	4618      	mov	r0, r3
 80022f4:	f007 fdde 	bl	8009eb4 <HAL_RCCEx_PeriphCLKConfig>
 80022f8:	4603      	mov	r3, r0
 80022fa:	2b00      	cmp	r3, #0
 80022fc:	d001      	beq.n	8002302 <HAL_SPI_MspInit+0x4e>
    {
      Error_Handler();
 80022fe:	f7ff fe83 	bl	8002008 <Error_Handler>
    }

    /* SPI2 clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8002302:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8002306:	f7ff ff7f 	bl	8002208 <LL_APB1_GRP1_EnableClock>

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800230a:	2002      	movs	r0, #2
 800230c:	f7ff ff64 	bl	80021d8 <LL_AHB2_GRP1_EnableClock>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002310:	2001      	movs	r0, #1
 8002312:	f7ff ff61 	bl	80021d8 <LL_AHB2_GRP1_EnableClock>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002316:	2004      	movs	r0, #4
 8002318:	f7ff ff5e 	bl	80021d8 <LL_AHB2_GRP1_EnableClock>
    /**SPI2 GPIO Configuration
    PB14     ------> SPI2_MISO
    PA9     ------> SPI2_SCK
    PC1     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_14;
 800231c:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8002320:	647b      	str	r3, [r7, #68]	; 0x44
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002322:	2302      	movs	r3, #2
 8002324:	64bb      	str	r3, [r7, #72]	; 0x48
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002326:	2300      	movs	r3, #0
 8002328:	64fb      	str	r3, [r7, #76]	; 0x4c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800232a:	2300      	movs	r3, #0
 800232c:	653b      	str	r3, [r7, #80]	; 0x50
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800232e:	2305      	movs	r3, #5
 8002330:	657b      	str	r3, [r7, #84]	; 0x54
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002332:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8002336:	4619      	mov	r1, r3
 8002338:	4815      	ldr	r0, [pc, #84]	; (8002390 <HAL_SPI_MspInit+0xdc>)
 800233a:	f005 fb03 	bl	8007944 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_9;
 800233e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002342:	647b      	str	r3, [r7, #68]	; 0x44
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002344:	2302      	movs	r3, #2
 8002346:	64bb      	str	r3, [r7, #72]	; 0x48
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002348:	2300      	movs	r3, #0
 800234a:	64fb      	str	r3, [r7, #76]	; 0x4c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800234c:	2300      	movs	r3, #0
 800234e:	653b      	str	r3, [r7, #80]	; 0x50
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8002350:	2305      	movs	r3, #5
 8002352:	657b      	str	r3, [r7, #84]	; 0x54
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002354:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8002358:	4619      	mov	r1, r3
 800235a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800235e:	f005 faf1 	bl	8007944 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8002362:	2302      	movs	r3, #2
 8002364:	647b      	str	r3, [r7, #68]	; 0x44
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002366:	2302      	movs	r3, #2
 8002368:	64bb      	str	r3, [r7, #72]	; 0x48
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800236a:	2300      	movs	r3, #0
 800236c:	64fb      	str	r3, [r7, #76]	; 0x4c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800236e:	2300      	movs	r3, #0
 8002370:	653b      	str	r3, [r7, #80]	; 0x50
    GPIO_InitStruct.Alternate = GPIO_AF3_SPI2;
 8002372:	2303      	movs	r3, #3
 8002374:	657b      	str	r3, [r7, #84]	; 0x54
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002376:	f107 0344 	add.w	r3, r7, #68	; 0x44
 800237a:	4619      	mov	r1, r3
 800237c:	4805      	ldr	r0, [pc, #20]	; (8002394 <HAL_SPI_MspInit+0xe0>)
 800237e:	f005 fae1 	bl	8007944 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }
}
 8002382:	bf00      	nop
 8002384:	3758      	adds	r7, #88	; 0x58
 8002386:	46bd      	mov	sp, r7
 8002388:	bd80      	pop	{r7, pc}
 800238a:	bf00      	nop
 800238c:	40003800 	.word	0x40003800
 8002390:	48000400 	.word	0x48000400
 8002394:	48000800 	.word	0x48000800

08002398 <LL_PWR_ClearFlag_C1STOP_C1STB>:
  * @brief  Clear standby and stop flags for CPU1
  * @rmtoll EXTSCR       C1CSSF        LL_PWR_ClearFlag_C1STOP_C1STB
  * @retval None
  */
__STATIC_INLINE void LL_PWR_ClearFlag_C1STOP_C1STB(void)
{
 8002398:	b480      	push	{r7}
 800239a:	af00      	add	r7, sp, #0
  WRITE_REG(PWR->EXTSCR, PWR_EXTSCR_C1CSSF);
 800239c:	4b03      	ldr	r3, [pc, #12]	; (80023ac <LL_PWR_ClearFlag_C1STOP_C1STB+0x14>)
 800239e:	2201      	movs	r2, #1
 80023a0:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
}
 80023a4:	bf00      	nop
 80023a6:	46bd      	mov	sp, r7
 80023a8:	bc80      	pop	{r7}
 80023aa:	4770      	bx	lr
 80023ac:	58000400 	.word	0x58000400

080023b0 <PWR_EnterOffMode>:
/* USER CODE END PFP */

/* Exported functions --------------------------------------------------------*/

void PWR_EnterOffMode(void)
{
 80023b0:	b480      	push	{r7}
 80023b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EnterOffMode_1 */

  /* USER CODE END EnterOffMode_1 */
}
 80023b4:	bf00      	nop
 80023b6:	46bd      	mov	sp, r7
 80023b8:	bc80      	pop	{r7}
 80023ba:	4770      	bx	lr

080023bc <PWR_ExitOffMode>:

void PWR_ExitOffMode(void)
{
 80023bc:	b480      	push	{r7}
 80023be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ExitOffMode_1 */

  /* USER CODE END ExitOffMode_1 */
}
 80023c0:	bf00      	nop
 80023c2:	46bd      	mov	sp, r7
 80023c4:	bc80      	pop	{r7}
 80023c6:	4770      	bx	lr

080023c8 <PWR_EnterStopMode>:

void PWR_EnterStopMode(void)
{
 80023c8:	b580      	push	{r7, lr}
 80023ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EnterStopMode_1 */

  /* USER CODE END EnterStopMode_1 */
  HAL_SuspendTick();
 80023cc:	f003 faec 	bl	80059a8 <HAL_SuspendTick>
  /* Clear Status Flag before entering STOP/STANDBY Mode */
  LL_PWR_ClearFlag_C1STOP_C1STB();
 80023d0:	f7ff ffe2 	bl	8002398 <LL_PWR_ClearFlag_C1STOP_C1STB>

  /* USER CODE BEGIN EnterStopMode_2 */

  /* USER CODE END EnterStopMode_2 */
  HAL_PWREx_EnterSTOP2Mode(PWR_STOPENTRY_WFI);
 80023d4:	2001      	movs	r0, #1
 80023d6:	f006 fb8f 	bl	8008af8 <HAL_PWREx_EnterSTOP2Mode>
  /* USER CODE BEGIN EnterStopMode_3 */

  /* USER CODE END EnterStopMode_3 */
}
 80023da:	bf00      	nop
 80023dc:	bd80      	pop	{r7, pc}

080023de <PWR_ExitStopMode>:

void PWR_ExitStopMode(void)
{
 80023de:	b580      	push	{r7, lr}
 80023e0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ExitStopMode_1 */

  /* USER CODE END ExitStopMode_1 */
  /* Resume sysTick : work around for debugger problem in dual core */
  HAL_ResumeTick();
 80023e2:	f003 faef 	bl	80059c4 <HAL_ResumeTick>
    ADC interface
    DAC interface USARTx, TIMx, i2Cx, SPIx
    SRAM ctrls, DMAx, DMAMux, AES, RNG, HSEM  */

  /* Resume not retained USARTx and DMA */
  vcom_Resume();
 80023e6:	f000 ff17 	bl	8003218 <vcom_Resume>
  /* USER CODE BEGIN ExitStopMode_2 */
  
  /* USER CODE END ExitStopMode_2 */
}
 80023ea:	bf00      	nop
 80023ec:	bd80      	pop	{r7, pc}

080023ee <PWR_EnterSleepMode>:

void PWR_EnterSleepMode(void)
{
 80023ee:	b580      	push	{r7, lr}
 80023f0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EnterSleepMode_1 */

  /* USER CODE END EnterSleepMode_1 */
  /* Suspend sysTick */
  HAL_SuspendTick();
 80023f2:	f003 fad9 	bl	80059a8 <HAL_SuspendTick>
  /* USER CODE BEGIN EnterSleepMode_2 */

  /* USER CODE END EnterSleepMode_2 */
  HAL_PWR_EnterSLEEPMode(PWR_MAINREGULATOR_ON, PWR_SLEEPENTRY_WFI);
 80023f6:	2101      	movs	r1, #1
 80023f8:	2000      	movs	r0, #0
 80023fa:	f006 faf9 	bl	80089f0 <HAL_PWR_EnterSLEEPMode>
  /* USER CODE BEGIN EnterSleepMode_3 */

  /* USER CODE END EnterSleepMode_3 */
}
 80023fe:	bf00      	nop
 8002400:	bd80      	pop	{r7, pc}

08002402 <PWR_ExitSleepMode>:

void PWR_ExitSleepMode(void)
{
 8002402:	b580      	push	{r7, lr}
 8002404:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ExitSleepMode_1 */

  /* USER CODE END ExitSleepMode_1 */
  /* Resume sysTick */
  HAL_ResumeTick();
 8002406:	f003 fadd 	bl	80059c4 <HAL_ResumeTick>

  /* USER CODE BEGIN ExitSleepMode_2 */

  /* USER CODE END ExitSleepMode_2 */
}
 800240a:	bf00      	nop
 800240c:	bd80      	pop	{r7, pc}

0800240e <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800240e:	b480      	push	{r7}
 8002410:	af00      	add	r7, sp, #0
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002412:	bf00      	nop
 8002414:	46bd      	mov	sp, r7
 8002416:	bc80      	pop	{r7}
 8002418:	4770      	bx	lr

0800241a <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800241a:	b480      	push	{r7}
 800241c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800241e:	e7fe      	b.n	800241e <NMI_Handler+0x4>

08002420 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002420:	b480      	push	{r7}
 8002422:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002424:	e7fe      	b.n	8002424 <HardFault_Handler+0x4>

08002426 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002426:	b480      	push	{r7}
 8002428:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800242a:	e7fe      	b.n	800242a <MemManage_Handler+0x4>

0800242c <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800242c:	b480      	push	{r7}
 800242e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002430:	e7fe      	b.n	8002430 <BusFault_Handler+0x4>

08002432 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002432:	b480      	push	{r7}
 8002434:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002436:	e7fe      	b.n	8002436 <UsageFault_Handler+0x4>

08002438 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002438:	b480      	push	{r7}
 800243a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800243c:	bf00      	nop
 800243e:	46bd      	mov	sp, r7
 8002440:	bc80      	pop	{r7}
 8002442:	4770      	bx	lr

08002444 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002444:	b480      	push	{r7}
 8002446:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002448:	bf00      	nop
 800244a:	46bd      	mov	sp, r7
 800244c:	bc80      	pop	{r7}
 800244e:	4770      	bx	lr

08002450 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002450:	b480      	push	{r7}
 8002452:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002454:	bf00      	nop
 8002456:	46bd      	mov	sp, r7
 8002458:	bc80      	pop	{r7}
 800245a:	4770      	bx	lr

0800245c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800245c:	b480      	push	{r7}
 800245e:	af00      	add	r7, sp, #0

  /* USER CODE END SysTick_IRQn 0 */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002460:	bf00      	nop
 8002462:	46bd      	mov	sp, r7
 8002464:	bc80      	pop	{r7}
 8002466:	4770      	bx	lr

08002468 <TAMP_STAMP_LSECSS_SSRU_IRQHandler>:

/**
  * @brief This function handles RTC Tamper, RTC TimeStamp, LSECSS and RTC SSRU Interrupts.
  */
void TAMP_STAMP_LSECSS_SSRU_IRQHandler(void)
{
 8002468:	b580      	push	{r7, lr}
 800246a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TAMP_STAMP_LSECSS_SSRU_IRQn 0 */

  /* USER CODE END TAMP_STAMP_LSECSS_SSRU_IRQn 0 */
  HAL_RTCEx_SSRUIRQHandler(&hrtc);
 800246c:	4802      	ldr	r0, [pc, #8]	; (8002478 <TAMP_STAMP_LSECSS_SSRU_IRQHandler+0x10>)
 800246e:	f008 f975 	bl	800a75c <HAL_RTCEx_SSRUIRQHandler>
  /* USER CODE BEGIN TAMP_STAMP_LSECSS_SSRU_IRQn 1 */

  /* USER CODE END TAMP_STAMP_LSECSS_SSRU_IRQn 1 */
}
 8002472:	bf00      	nop
 8002474:	bd80      	pop	{r7, pc}
 8002476:	bf00      	nop
 8002478:	200003ec 	.word	0x200003ec

0800247c <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 Channel 1 Interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 800247c:	b580      	push	{r7, lr}
 800247e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 8002480:	4802      	ldr	r0, [pc, #8]	; (800248c <DMA1_Channel1_IRQHandler+0x10>)
 8002482:	f004 fed5 	bl	8007230 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8002486:	bf00      	nop
 8002488:	bd80      	pop	{r7, pc}
 800248a:	bf00      	nop
 800248c:	20000538 	.word	0x20000538

08002490 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 Interrupt.
  */
void USART1_IRQHandler(void)
{
 8002490:	b580      	push	{r7, lr}
 8002492:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8002494:	4802      	ldr	r0, [pc, #8]	; (80024a0 <USART1_IRQHandler+0x10>)
 8002496:	f009 fcbd 	bl	800be14 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 800249a:	bf00      	nop
 800249c:	bd80      	pop	{r7, pc}
 800249e:	bf00      	nop
 80024a0:	200004a4 	.word	0x200004a4

080024a4 <RTC_Alarm_IRQHandler>:

/**
  * @brief This function handles RTC Alarms (A and B) Interrupt.
  */
void RTC_Alarm_IRQHandler(void)
{
 80024a4:	b580      	push	{r7, lr}
 80024a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_Alarm_IRQn 0 */

  /* USER CODE END RTC_Alarm_IRQn 0 */
  HAL_RTC_AlarmIRQHandler(&hrtc);
 80024a8:	4802      	ldr	r0, [pc, #8]	; (80024b4 <RTC_Alarm_IRQHandler+0x10>)
 80024aa:	f008 f807 	bl	800a4bc <HAL_RTC_AlarmIRQHandler>
  /* USER CODE BEGIN RTC_Alarm_IRQn 1 */

  /* USER CODE END RTC_Alarm_IRQn 1 */
}
 80024ae:	bf00      	nop
 80024b0:	bd80      	pop	{r7, pc}
 80024b2:	bf00      	nop
 80024b4:	200003ec 	.word	0x200003ec

080024b8 <SUBGHZ_Radio_IRQHandler>:

/**
  * @brief This function handles SUBGHZ Radio Interrupt.
  */
void SUBGHZ_Radio_IRQHandler(void)
{
 80024b8:	b580      	push	{r7, lr}
 80024ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SUBGHZ_Radio_IRQn 0 */

  /* USER CODE END SUBGHZ_Radio_IRQn 0 */
  HAL_SUBGHZ_IRQHandler(&hsubghz);
 80024bc:	4802      	ldr	r0, [pc, #8]	; (80024c8 <SUBGHZ_Radio_IRQHandler+0x10>)
 80024be:	f009 f883 	bl	800b5c8 <HAL_SUBGHZ_IRQHandler>
  /* USER CODE BEGIN SUBGHZ_Radio_IRQn 1 */

  /* USER CODE END SUBGHZ_Radio_IRQn 1 */
}
 80024c2:	bf00      	nop
 80024c4:	bd80      	pop	{r7, pc}
 80024c6:	bf00      	nop
 80024c8:	20000488 	.word	0x20000488

080024cc <LL_APB3_GRP1_EnableClock>:
  * @param  Periphs This parameter can be a combination of the following values:
  *         @arg @ref LL_APB3_GRP1_PERIPH_SUBGHZSPI
  * @retval None
  */
__STATIC_INLINE void LL_APB3_GRP1_EnableClock(uint32_t Periphs)
{
 80024cc:	b480      	push	{r7}
 80024ce:	b085      	sub	sp, #20
 80024d0:	af00      	add	r7, sp, #0
 80024d2:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB3ENR, Periphs);
 80024d4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80024d8:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 80024da:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	4313      	orrs	r3, r2
 80024e2:	664b      	str	r3, [r1, #100]	; 0x64
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB3ENR, Periphs);
 80024e4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80024e8:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	4013      	ands	r3, r2
 80024ee:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80024f0:	68fb      	ldr	r3, [r7, #12]
}
 80024f2:	bf00      	nop
 80024f4:	3714      	adds	r7, #20
 80024f6:	46bd      	mov	sp, r7
 80024f8:	bc80      	pop	{r7}
 80024fa:	4770      	bx	lr

080024fc <MX_SUBGHZ_Init>:

SUBGHZ_HandleTypeDef hsubghz;

/* SUBGHZ init function */
void MX_SUBGHZ_Init(void)
{
 80024fc:	b580      	push	{r7, lr}
 80024fe:	af00      	add	r7, sp, #0
  /* USER CODE END SUBGHZ_Init 0 */

  /* USER CODE BEGIN SUBGHZ_Init 1 */

  /* USER CODE END SUBGHZ_Init 1 */
  hsubghz.Init.BaudratePrescaler = SUBGHZSPI_BAUDRATEPRESCALER_4;
 8002500:	4b06      	ldr	r3, [pc, #24]	; (800251c <MX_SUBGHZ_Init+0x20>)
 8002502:	2208      	movs	r2, #8
 8002504:	601a      	str	r2, [r3, #0]
  if (HAL_SUBGHZ_Init(&hsubghz) != HAL_OK)
 8002506:	4805      	ldr	r0, [pc, #20]	; (800251c <MX_SUBGHZ_Init+0x20>)
 8002508:	f008 fddc 	bl	800b0c4 <HAL_SUBGHZ_Init>
 800250c:	4603      	mov	r3, r0
 800250e:	2b00      	cmp	r3, #0
 8002510:	d001      	beq.n	8002516 <MX_SUBGHZ_Init+0x1a>
  {
    Error_Handler();
 8002512:	f7ff fd79 	bl	8002008 <Error_Handler>
  }
  /* USER CODE BEGIN SUBGHZ_Init 2 */

  /* USER CODE END SUBGHZ_Init 2 */

}
 8002516:	bf00      	nop
 8002518:	bd80      	pop	{r7, pc}
 800251a:	bf00      	nop
 800251c:	20000488 	.word	0x20000488

08002520 <HAL_SUBGHZ_MspInit>:

void HAL_SUBGHZ_MspInit(SUBGHZ_HandleTypeDef* subghzHandle)
{
 8002520:	b580      	push	{r7, lr}
 8002522:	b082      	sub	sp, #8
 8002524:	af00      	add	r7, sp, #0
 8002526:	6078      	str	r0, [r7, #4]

  /* USER CODE BEGIN SUBGHZ_MspInit 0 */

  /* USER CODE END SUBGHZ_MspInit 0 */
    /* SUBGHZ clock enable */
    __HAL_RCC_SUBGHZSPI_CLK_ENABLE();
 8002528:	2001      	movs	r0, #1
 800252a:	f7ff ffcf 	bl	80024cc <LL_APB3_GRP1_EnableClock>

    /* SUBGHZ interrupt Init */
    HAL_NVIC_SetPriority(SUBGHZ_Radio_IRQn, 0, 0);
 800252e:	2200      	movs	r2, #0
 8002530:	2100      	movs	r1, #0
 8002532:	2032      	movs	r0, #50	; 0x32
 8002534:	f004 fbcb 	bl	8006cce <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SUBGHZ_Radio_IRQn);
 8002538:	2032      	movs	r0, #50	; 0x32
 800253a:	f004 fbe2 	bl	8006d02 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SUBGHZ_MspInit 1 */

  /* USER CODE END SUBGHZ_MspInit 1 */
}
 800253e:	bf00      	nop
 8002540:	3708      	adds	r7, #8
 8002542:	46bd      	mov	sp, r7
 8002544:	bd80      	pop	{r7, pc}

08002546 <LL_RCC_SetClkAfterWakeFromStop>:
{
 8002546:	b480      	push	{r7}
 8002548:	b083      	sub	sp, #12
 800254a:	af00      	add	r7, sp, #0
 800254c:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_STOPWUCK, Clock);
 800254e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002552:	689b      	ldr	r3, [r3, #8]
 8002554:	f423 4200 	bic.w	r2, r3, #32768	; 0x8000
 8002558:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	4313      	orrs	r3, r2
 8002560:	608b      	str	r3, [r1, #8]
}
 8002562:	bf00      	nop
 8002564:	370c      	adds	r7, #12
 8002566:	46bd      	mov	sp, r7
 8002568:	bc80      	pop	{r7}
 800256a:	4770      	bx	lr

0800256c <LL_FLASH_GetUDN>:
/**
  * @brief  Return the Unique Device Number
  * @retval Values between Min_Data=0x00000000 and Max_Data=0xFFFFFFFF
  */
__STATIC_INLINE uint32_t LL_FLASH_GetUDN(void)
{
 800256c:	b480      	push	{r7}
 800256e:	af00      	add	r7, sp, #0
  return (READ_REG(*((uint32_t *)UID64_BASE)));
 8002570:	4b02      	ldr	r3, [pc, #8]	; (800257c <LL_FLASH_GetUDN+0x10>)
 8002572:	681b      	ldr	r3, [r3, #0]
}
 8002574:	4618      	mov	r0, r3
 8002576:	46bd      	mov	sp, r7
 8002578:	bc80      	pop	{r7}
 800257a:	4770      	bx	lr
 800257c:	1fff7580 	.word	0x1fff7580

08002580 <LL_FLASH_GetDeviceID>:
  * @brief  Return the Device ID
  *         For STM32WLxxxx devices, the device ID is 0x15
  * @retval Values between Min_Data=0x00 and Max_Data=0xFF (ex: Device ID is 0x15)
  */
__STATIC_INLINE uint32_t LL_FLASH_GetDeviceID(void)
{
 8002580:	b480      	push	{r7}
 8002582:	af00      	add	r7, sp, #0
  return ((READ_REG(*((uint32_t *)UID64_BASE + 1U))) & 0x000000FFU);
 8002584:	4b03      	ldr	r3, [pc, #12]	; (8002594 <LL_FLASH_GetDeviceID+0x14>)
 8002586:	681b      	ldr	r3, [r3, #0]
 8002588:	b2db      	uxtb	r3, r3
}
 800258a:	4618      	mov	r0, r3
 800258c:	46bd      	mov	sp, r7
 800258e:	bc80      	pop	{r7}
 8002590:	4770      	bx	lr
 8002592:	bf00      	nop
 8002594:	1fff7584 	.word	0x1fff7584

08002598 <LL_FLASH_GetSTCompanyID>:
  * @brief  Return the ST Company ID
  * @note   For STM32WLxxxx devices, the ST Company ID is 0x0080E1
  * @retval Values between Min_Data=0x00 and Max_Data=0xFFFFFF (ex: ST Company ID is 0x0080E1)
  */
__STATIC_INLINE uint32_t LL_FLASH_GetSTCompanyID(void)
{
 8002598:	b480      	push	{r7}
 800259a:	af00      	add	r7, sp, #0
  return (((READ_REG(*((uint32_t *)UID64_BASE + 1U))) >> 8U) & 0x00FFFFFFU);
 800259c:	4b03      	ldr	r3, [pc, #12]	; (80025ac <LL_FLASH_GetSTCompanyID+0x14>)
 800259e:	681b      	ldr	r3, [r3, #0]
 80025a0:	0a1b      	lsrs	r3, r3, #8
}
 80025a2:	4618      	mov	r0, r3
 80025a4:	46bd      	mov	sp, r7
 80025a6:	bc80      	pop	{r7}
 80025a8:	4770      	bx	lr
 80025aa:	bf00      	nop
 80025ac:	1fff7584 	.word	0x1fff7584

080025b0 <SystemApp_Init>:

/* USER CODE END PFP */

/* Exported functions ---------------------------------------------------------*/
void SystemApp_Init(void)
{
 80025b0:	b580      	push	{r7, lr}
 80025b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SystemApp_Init_1 */

  /* USER CODE END SystemApp_Init_1 */

  /* Ensure that MSI is wake-up system clock */
  __HAL_RCC_WAKEUPSTOP_CLK_CONFIG(RCC_STOP_WAKEUPCLOCK_MSI);
 80025b4:	2000      	movs	r0, #0
 80025b6:	f7ff ffc6 	bl	8002546 <LL_RCC_SetClkAfterWakeFromStop>

  /*Initialize timer and RTC*/
  UTIL_TIMER_Init();
 80025ba:	f01d fa99 	bl	801faf0 <UTIL_TIMER_Init>
  SYS_TimerInitialisedFlag = 1;
 80025be:	4b0e      	ldr	r3, [pc, #56]	; (80025f8 <SystemApp_Init+0x48>)
 80025c0:	2201      	movs	r2, #1
 80025c2:	701a      	strb	r2, [r3, #0]
  /* Initializes the SW probes pins and the monitor RF pins via Alternate Function */
  DBG_Init();
 80025c4:	f000 f988 	bl	80028d8 <DBG_Init>

  /*Initialize the terminal */
  UTIL_ADV_TRACE_Init();
 80025c8:	f01d fd22 	bl	8020010 <UTIL_ADV_TRACE_Init>
  UTIL_ADV_TRACE_RegisterTimeStampFunction(TimestampNow);
 80025cc:	480b      	ldr	r0, [pc, #44]	; (80025fc <SystemApp_Init+0x4c>)
 80025ce:	f01d fdcd 	bl	802016c <UTIL_ADV_TRACE_RegisterTimeStampFunction>

  /* #warning "should be removed when proper obl is done" */
  __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPTVERR);
 80025d2:	4b0b      	ldr	r3, [pc, #44]	; (8002600 <SystemApp_Init+0x50>)
 80025d4:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 80025d8:	611a      	str	r2, [r3, #16]

  /*Set verbose LEVEL*/
  UTIL_ADV_TRACE_SetVerboseLevel(VERBOSE_LEVEL);
 80025da:	2003      	movs	r0, #3
 80025dc:	f01d fdd4 	bl	8020188 <UTIL_ADV_TRACE_SetVerboseLevel>

  /*Initialize the temperature and Battery measurement services */
  SYS_InitMeasurement();
 80025e0:	f7fe ffee 	bl	80015c0 <SYS_InitMeasurement>

  /*Initialize the Sensors */
  EnvSensors_Init();
 80025e4:	f000 f9b0 	bl	8002948 <EnvSensors_Init>

  /*Init low power manager*/
  UTIL_LPM_Init();
 80025e8:	f01c fc2e 	bl	801ee48 <UTIL_LPM_Init>
  /* Disable Stand-by mode */
  UTIL_LPM_SetOffMode((1 << CFG_LPM_APPLI_Id), UTIL_LPM_DISABLE);
 80025ec:	2101      	movs	r1, #1
 80025ee:	2001      	movs	r0, #1
 80025f0:	f01c fc6a 	bl	801eec8 <UTIL_LPM_SetOffMode>
#endif /* LOW_POWER_DISABLE */

  /* USER CODE BEGIN SystemApp_Init_2 */

  /* USER CODE END SystemApp_Init_2 */
}
 80025f4:	bf00      	nop
 80025f6:	bd80      	pop	{r7, pc}
 80025f8:	20000494 	.word	0x20000494
 80025fc:	080027d1 	.word	0x080027d1
 8002600:	58004000 	.word	0x58004000

08002604 <UTIL_SEQ_Idle>:

/**
  * @brief redefines __weak function in stm32_seq.c such to enter low power
  */
void UTIL_SEQ_Idle(void)
{
 8002604:	b580      	push	{r7, lr}
 8002606:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UTIL_SEQ_Idle_1 */

  /* USER CODE END UTIL_SEQ_Idle_1 */
  UTIL_LPM_EnterLowPower();
 8002608:	f01c fc8e 	bl	801ef28 <UTIL_LPM_EnterLowPower>
  /* USER CODE BEGIN UTIL_SEQ_Idle_2 */

  /* USER CODE END UTIL_SEQ_Idle_2 */
}
 800260c:	bf00      	nop
 800260e:	bd80      	pop	{r7, pc}

08002610 <GetBatteryLevel>:

uint8_t GetBatteryLevel(void)
{
 8002610:	b580      	push	{r7, lr}
 8002612:	b082      	sub	sp, #8
 8002614:	af00      	add	r7, sp, #0
  uint8_t batteryLevel = 0;
 8002616:	2300      	movs	r3, #0
 8002618:	71fb      	strb	r3, [r7, #7]

  /* USER CODE BEGIN GetBatteryLevel_0 */

  /* USER CODE END GetBatteryLevel_0 */

  batteryLevelmV = (uint16_t) SYS_GetBatteryLevel();
 800261a:	f7fe ffdf 	bl	80015dc <SYS_GetBatteryLevel>
 800261e:	4603      	mov	r3, r0
 8002620:	80bb      	strh	r3, [r7, #4]

  /* Convert battery level from mV to linear scale: 1 (very low) to 254 (fully charged) */
  if (batteryLevelmV > VDD_BAT)
 8002622:	88bb      	ldrh	r3, [r7, #4]
 8002624:	f640 32b8 	movw	r2, #3000	; 0xbb8
 8002628:	4293      	cmp	r3, r2
 800262a:	d902      	bls.n	8002632 <GetBatteryLevel+0x22>
  {
    batteryLevel = LORAWAN_MAX_BAT;
 800262c:	23fe      	movs	r3, #254	; 0xfe
 800262e:	71fb      	strb	r3, [r7, #7]
 8002630:	e014      	b.n	800265c <GetBatteryLevel+0x4c>
  }
  else if (batteryLevelmV < VDD_MIN)
 8002632:	88bb      	ldrh	r3, [r7, #4]
 8002634:	f5b3 6fe1 	cmp.w	r3, #1800	; 0x708
 8002638:	d202      	bcs.n	8002640 <GetBatteryLevel+0x30>
  {
    batteryLevel = 0;
 800263a:	2300      	movs	r3, #0
 800263c:	71fb      	strb	r3, [r7, #7]
 800263e:	e00d      	b.n	800265c <GetBatteryLevel+0x4c>
  }
  else
  {
    batteryLevel = (((uint32_t)(batteryLevelmV - VDD_MIN) * LORAWAN_MAX_BAT) / (VDD_BAT - VDD_MIN));
 8002640:	88bb      	ldrh	r3, [r7, #4]
 8002642:	f5a3 63e1 	sub.w	r3, r3, #1800	; 0x708
 8002646:	461a      	mov	r2, r3
 8002648:	4613      	mov	r3, r2
 800264a:	01db      	lsls	r3, r3, #7
 800264c:	1a9b      	subs	r3, r3, r2
 800264e:	005b      	lsls	r3, r3, #1
 8002650:	461a      	mov	r2, r3
 8002652:	4b05      	ldr	r3, [pc, #20]	; (8002668 <GetBatteryLevel+0x58>)
 8002654:	fba3 2302 	umull	r2, r3, r3, r2
 8002658:	09db      	lsrs	r3, r3, #7
 800265a:	71fb      	strb	r3, [r7, #7]

  /* USER CODE BEGIN GetBatteryLevel_2 */

  /* USER CODE END GetBatteryLevel_2 */

  return batteryLevel;  /* 1 (very low) to 254 (fully charged) */
 800265c:	79fb      	ldrb	r3, [r7, #7]
}
 800265e:	4618      	mov	r0, r3
 8002660:	3708      	adds	r7, #8
 8002662:	46bd      	mov	sp, r7
 8002664:	bd80      	pop	{r7, pc}
 8002666:	bf00      	nop
 8002668:	1b4e81b5 	.word	0x1b4e81b5

0800266c <GetTemperatureLevel>:

int16_t GetTemperatureLevel(void)
{
 800266c:	b580      	push	{r7, lr}
 800266e:	b088      	sub	sp, #32
 8002670:	af00      	add	r7, sp, #0
  int16_t temperatureLevel = 0;
 8002672:	2300      	movs	r3, #0
 8002674:	83fb      	strh	r3, [r7, #30]

  sensor_t sensor_data;

  EnvSensors_Read(&sensor_data);
 8002676:	1d3b      	adds	r3, r7, #4
 8002678:	4618      	mov	r0, r3
 800267a:	f000 f93b 	bl	80028f4 <EnvSensors_Read>
  temperatureLevel = (int16_t)(sensor_data.temperature);
 800267e:	68bb      	ldr	r3, [r7, #8]
 8002680:	4618      	mov	r0, r3
 8002682:	f7fe fd01 	bl	8001088 <__aeabi_f2iz>
 8002686:	4603      	mov	r3, r0
 8002688:	83fb      	strh	r3, [r7, #30]
  /* USER CODE BEGIN GetTemperatureLevel */

  /* USER CODE END GetTemperatureLevel */
  return temperatureLevel;
 800268a:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
}
 800268e:	4618      	mov	r0, r3
 8002690:	3720      	adds	r7, #32
 8002692:	46bd      	mov	sp, r7
 8002694:	bd80      	pop	{r7, pc}

08002696 <GetUniqueId>:

void GetUniqueId(uint8_t *id)
{
 8002696:	b590      	push	{r4, r7, lr}
 8002698:	b087      	sub	sp, #28
 800269a:	af00      	add	r7, sp, #0
 800269c:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN GetUniqueId_1 */

  /* USER CODE END GetUniqueId_1 */
  uint32_t val = 0;
 800269e:	2300      	movs	r3, #0
 80026a0:	617b      	str	r3, [r7, #20]
  val = LL_FLASH_GetUDN();
 80026a2:	f7ff ff63 	bl	800256c <LL_FLASH_GetUDN>
 80026a6:	6178      	str	r0, [r7, #20]
  if (val == 0xFFFFFFFF)  /* Normally this should not happen */
 80026a8:	697b      	ldr	r3, [r7, #20]
 80026aa:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80026ae:	d138      	bne.n	8002722 <GetUniqueId+0x8c>
  {
    uint32_t ID_1_3_val = HAL_GetUIDw0() + HAL_GetUIDw2();
 80026b0:	f003 f996 	bl	80059e0 <HAL_GetUIDw0>
 80026b4:	4604      	mov	r4, r0
 80026b6:	f003 f9a7 	bl	8005a08 <HAL_GetUIDw2>
 80026ba:	4603      	mov	r3, r0
 80026bc:	4423      	add	r3, r4
 80026be:	613b      	str	r3, [r7, #16]
    uint32_t ID_2_val = HAL_GetUIDw1();
 80026c0:	f003 f998 	bl	80059f4 <HAL_GetUIDw1>
 80026c4:	60f8      	str	r0, [r7, #12]

    id[7] = (ID_1_3_val) >> 24;
 80026c6:	693b      	ldr	r3, [r7, #16]
 80026c8:	0e1a      	lsrs	r2, r3, #24
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	3307      	adds	r3, #7
 80026ce:	b2d2      	uxtb	r2, r2
 80026d0:	701a      	strb	r2, [r3, #0]
    id[6] = (ID_1_3_val) >> 16;
 80026d2:	693b      	ldr	r3, [r7, #16]
 80026d4:	0c1a      	lsrs	r2, r3, #16
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	3306      	adds	r3, #6
 80026da:	b2d2      	uxtb	r2, r2
 80026dc:	701a      	strb	r2, [r3, #0]
    id[5] = (ID_1_3_val) >> 8;
 80026de:	693b      	ldr	r3, [r7, #16]
 80026e0:	0a1a      	lsrs	r2, r3, #8
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	3305      	adds	r3, #5
 80026e6:	b2d2      	uxtb	r2, r2
 80026e8:	701a      	strb	r2, [r3, #0]
    id[4] = (ID_1_3_val);
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	3304      	adds	r3, #4
 80026ee:	693a      	ldr	r2, [r7, #16]
 80026f0:	b2d2      	uxtb	r2, r2
 80026f2:	701a      	strb	r2, [r3, #0]
    id[3] = (ID_2_val) >> 24;
 80026f4:	68fb      	ldr	r3, [r7, #12]
 80026f6:	0e1a      	lsrs	r2, r3, #24
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	3303      	adds	r3, #3
 80026fc:	b2d2      	uxtb	r2, r2
 80026fe:	701a      	strb	r2, [r3, #0]
    id[2] = (ID_2_val) >> 16;
 8002700:	68fb      	ldr	r3, [r7, #12]
 8002702:	0c1a      	lsrs	r2, r3, #16
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	3302      	adds	r3, #2
 8002708:	b2d2      	uxtb	r2, r2
 800270a:	701a      	strb	r2, [r3, #0]
    id[1] = (ID_2_val) >> 8;
 800270c:	68fb      	ldr	r3, [r7, #12]
 800270e:	0a1a      	lsrs	r2, r3, #8
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	3301      	adds	r3, #1
 8002714:	b2d2      	uxtb	r2, r2
 8002716:	701a      	strb	r2, [r3, #0]
    id[0] = (ID_2_val);
 8002718:	68fb      	ldr	r3, [r7, #12]
 800271a:	b2da      	uxtb	r2, r3
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	701a      	strb	r2, [r3, #0]
  }

  /* USER CODE BEGIN GetUniqueId_2 */

  /* USER CODE END GetUniqueId_2 */
}
 8002720:	e031      	b.n	8002786 <GetUniqueId+0xf0>
    id[7] = val & 0xFF;
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	3307      	adds	r3, #7
 8002726:	697a      	ldr	r2, [r7, #20]
 8002728:	b2d2      	uxtb	r2, r2
 800272a:	701a      	strb	r2, [r3, #0]
    id[6] = (val >> 8) & 0xFF;
 800272c:	697b      	ldr	r3, [r7, #20]
 800272e:	0a1a      	lsrs	r2, r3, #8
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	3306      	adds	r3, #6
 8002734:	b2d2      	uxtb	r2, r2
 8002736:	701a      	strb	r2, [r3, #0]
    id[5] = (val >> 16) & 0xFF;
 8002738:	697b      	ldr	r3, [r7, #20]
 800273a:	0c1a      	lsrs	r2, r3, #16
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	3305      	adds	r3, #5
 8002740:	b2d2      	uxtb	r2, r2
 8002742:	701a      	strb	r2, [r3, #0]
    id[4] = (val >> 24) & 0xFF;
 8002744:	697b      	ldr	r3, [r7, #20]
 8002746:	0e1a      	lsrs	r2, r3, #24
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	3304      	adds	r3, #4
 800274c:	b2d2      	uxtb	r2, r2
 800274e:	701a      	strb	r2, [r3, #0]
    val = LL_FLASH_GetDeviceID();
 8002750:	f7ff ff16 	bl	8002580 <LL_FLASH_GetDeviceID>
 8002754:	6178      	str	r0, [r7, #20]
    id[3] = val & 0xFF;
 8002756:	687b      	ldr	r3, [r7, #4]
 8002758:	3303      	adds	r3, #3
 800275a:	697a      	ldr	r2, [r7, #20]
 800275c:	b2d2      	uxtb	r2, r2
 800275e:	701a      	strb	r2, [r3, #0]
    val = LL_FLASH_GetSTCompanyID();
 8002760:	f7ff ff1a 	bl	8002598 <LL_FLASH_GetSTCompanyID>
 8002764:	6178      	str	r0, [r7, #20]
    id[2] = val & 0xFF;
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	3302      	adds	r3, #2
 800276a:	697a      	ldr	r2, [r7, #20]
 800276c:	b2d2      	uxtb	r2, r2
 800276e:	701a      	strb	r2, [r3, #0]
    id[1] = (val >> 8) & 0xFF;
 8002770:	697b      	ldr	r3, [r7, #20]
 8002772:	0a1a      	lsrs	r2, r3, #8
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	3301      	adds	r3, #1
 8002778:	b2d2      	uxtb	r2, r2
 800277a:	701a      	strb	r2, [r3, #0]
    id[0] = (val >> 16) & 0xFF;
 800277c:	697b      	ldr	r3, [r7, #20]
 800277e:	0c1b      	lsrs	r3, r3, #16
 8002780:	b2da      	uxtb	r2, r3
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	701a      	strb	r2, [r3, #0]
}
 8002786:	bf00      	nop
 8002788:	371c      	adds	r7, #28
 800278a:	46bd      	mov	sp, r7
 800278c:	bd90      	pop	{r4, r7, pc}

0800278e <GetDevAddr>:

void GetDevAddr(uint32_t *devAddr)
{
 800278e:	b590      	push	{r4, r7, lr}
 8002790:	b083      	sub	sp, #12
 8002792:	af00      	add	r7, sp, #0
 8002794:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN GetDevAddr_1 */

  /* USER CODE END GetDevAddr_1 */

  *devAddr = LL_FLASH_GetUDN();
 8002796:	f7ff fee9 	bl	800256c <LL_FLASH_GetUDN>
 800279a:	4602      	mov	r2, r0
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	601a      	str	r2, [r3, #0]
  if (*devAddr == 0xFFFFFFFF)
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	681b      	ldr	r3, [r3, #0]
 80027a4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80027a8:	d10d      	bne.n	80027c6 <GetDevAddr+0x38>
  {
    *devAddr = ((HAL_GetUIDw0()) ^ (HAL_GetUIDw1()) ^ (HAL_GetUIDw2()));
 80027aa:	f003 f919 	bl	80059e0 <HAL_GetUIDw0>
 80027ae:	4604      	mov	r4, r0
 80027b0:	f003 f920 	bl	80059f4 <HAL_GetUIDw1>
 80027b4:	4603      	mov	r3, r0
 80027b6:	405c      	eors	r4, r3
 80027b8:	f003 f926 	bl	8005a08 <HAL_GetUIDw2>
 80027bc:	4603      	mov	r3, r0
 80027be:	ea84 0203 	eor.w	r2, r4, r3
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	601a      	str	r2, [r3, #0]
  }

  /* USER CODE BEGIN GetDevAddr_2 */

  /* USER CODE END GetDevAddr_2 */
}
 80027c6:	bf00      	nop
 80027c8:	370c      	adds	r7, #12
 80027ca:	46bd      	mov	sp, r7
 80027cc:	bd90      	pop	{r4, r7, pc}
	...

080027d0 <TimestampNow>:
/* USER CODE END EF */

/* Private functions ---------------------------------------------------------*/

static void TimestampNow(uint8_t *buff, uint16_t *size)
{
 80027d0:	b580      	push	{r7, lr}
 80027d2:	b086      	sub	sp, #24
 80027d4:	af02      	add	r7, sp, #8
 80027d6:	6078      	str	r0, [r7, #4]
 80027d8:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN TimestampNow_1 */

  /* USER CODE END TimestampNow_1 */
  SysTime_t curtime = SysTimeGet();
 80027da:	f107 0308 	add.w	r3, r7, #8
 80027de:	4618      	mov	r0, r3
 80027e0:	f01c fcb2 	bl	801f148 <SysTimeGet>
  tiny_snprintf_like((char *)buff, MAX_TS_SIZE, "%ds%03d:", curtime.Seconds, curtime.SubSeconds);
 80027e4:	68bb      	ldr	r3, [r7, #8]
 80027e6:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 80027ea:	9200      	str	r2, [sp, #0]
 80027ec:	4a07      	ldr	r2, [pc, #28]	; (800280c <TimestampNow+0x3c>)
 80027ee:	2110      	movs	r1, #16
 80027f0:	6878      	ldr	r0, [r7, #4]
 80027f2:	f000 f81d 	bl	8002830 <tiny_snprintf_like>
  *size = strlen((char *)buff);
 80027f6:	6878      	ldr	r0, [r7, #4]
 80027f8:	f7fd fcc2 	bl	8000180 <strlen>
 80027fc:	4603      	mov	r3, r0
 80027fe:	b29a      	uxth	r2, r3
 8002800:	683b      	ldr	r3, [r7, #0]
 8002802:	801a      	strh	r2, [r3, #0]
  /* USER CODE BEGIN TimestampNow_2 */

  /* USER CODE END TimestampNow_2 */
}
 8002804:	bf00      	nop
 8002806:	3710      	adds	r7, #16
 8002808:	46bd      	mov	sp, r7
 800280a:	bd80      	pop	{r7, pc}
 800280c:	08020fc8 	.word	0x08020fc8

08002810 <UTIL_ADV_TRACE_PreSendHook>:

/* Disable StopMode when traces need to be printed */
void UTIL_ADV_TRACE_PreSendHook(void)
{
 8002810:	b580      	push	{r7, lr}
 8002812:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UTIL_ADV_TRACE_PreSendHook_1 */

  /* USER CODE END UTIL_ADV_TRACE_PreSendHook_1 */
  UTIL_LPM_SetStopMode((1 << CFG_LPM_UART_TX_Id), UTIL_LPM_DISABLE);
 8002814:	2101      	movs	r1, #1
 8002816:	2002      	movs	r0, #2
 8002818:	f01c fb26 	bl	801ee68 <UTIL_LPM_SetStopMode>
  /* USER CODE BEGIN UTIL_ADV_TRACE_PreSendHook_2 */

  /* USER CODE END UTIL_ADV_TRACE_PreSendHook_2 */
}
 800281c:	bf00      	nop
 800281e:	bd80      	pop	{r7, pc}

08002820 <UTIL_ADV_TRACE_PostSendHook>:
/* Re-enable StopMode when traces have been printed */
void UTIL_ADV_TRACE_PostSendHook(void)
{
 8002820:	b580      	push	{r7, lr}
 8002822:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UTIL_LPM_SetStopMode_1 */

  /* USER CODE END UTIL_LPM_SetStopMode_1 */
  UTIL_LPM_SetStopMode((1 << CFG_LPM_UART_TX_Id), UTIL_LPM_ENABLE);
 8002824:	2100      	movs	r1, #0
 8002826:	2002      	movs	r0, #2
 8002828:	f01c fb1e 	bl	801ee68 <UTIL_LPM_SetStopMode>
  /* USER CODE BEGIN UTIL_LPM_SetStopMode_2 */

  /* USER CODE END UTIL_LPM_SetStopMode_2 */
}
 800282c:	bf00      	nop
 800282e:	bd80      	pop	{r7, pc}

08002830 <tiny_snprintf_like>:

static void tiny_snprintf_like(char *buf, uint32_t maxsize, const char *strFormat, ...)
{
 8002830:	b40c      	push	{r2, r3}
 8002832:	b580      	push	{r7, lr}
 8002834:	b084      	sub	sp, #16
 8002836:	af00      	add	r7, sp, #0
 8002838:	6078      	str	r0, [r7, #4]
 800283a:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN tiny_snprintf_like_1 */

  /* USER CODE END tiny_snprintf_like_1 */
  va_list vaArgs;
  va_start(vaArgs, strFormat);
 800283c:	f107 031c 	add.w	r3, r7, #28
 8002840:	60fb      	str	r3, [r7, #12]
  UTIL_ADV_TRACE_VSNPRINTF(buf, maxsize, strFormat, vaArgs);
 8002842:	6839      	ldr	r1, [r7, #0]
 8002844:	68fb      	ldr	r3, [r7, #12]
 8002846:	69ba      	ldr	r2, [r7, #24]
 8002848:	6878      	ldr	r0, [r7, #4]
 800284a:	f01c fe4f 	bl	801f4ec <tiny_vsnprintf_like>
  va_end(vaArgs);
  /* USER CODE BEGIN tiny_snprintf_like_2 */

  /* USER CODE END tiny_snprintf_like_2 */
}
 800284e:	bf00      	nop
 8002850:	3710      	adds	r7, #16
 8002852:	46bd      	mov	sp, r7
 8002854:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8002858:	b002      	add	sp, #8
 800285a:	4770      	bx	lr

0800285c <HAL_InitTick>:

/**
  * @note This function overwrites the __weak one from HAL
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800285c:	b480      	push	{r7}
 800285e:	b083      	sub	sp, #12
 8002860:	af00      	add	r7, sp, #0
 8002862:	6078      	str	r0, [r7, #4]
  /*Don't enable SysTick if TIMER_IF is based on other counters (e.g. RTC) */
  /* USER CODE BEGIN HAL_InitTick_1 */

  /* USER CODE END HAL_InitTick_1 */
  return HAL_OK;
 8002864:	2300      	movs	r3, #0
  /* USER CODE BEGIN HAL_InitTick_2 */

  /* USER CODE END HAL_InitTick_2 */
}
 8002866:	4618      	mov	r0, r3
 8002868:	370c      	adds	r7, #12
 800286a:	46bd      	mov	sp, r7
 800286c:	bc80      	pop	{r7}
 800286e:	4770      	bx	lr

08002870 <HAL_GetTick>:

/**
  * @note This function overwrites the __weak one from HAL
  */
uint32_t HAL_GetTick(void)
{
 8002870:	b580      	push	{r7, lr}
 8002872:	b082      	sub	sp, #8
 8002874:	af00      	add	r7, sp, #0
  uint32_t ret = 0;
 8002876:	2300      	movs	r3, #0
 8002878:	607b      	str	r3, [r7, #4]
  /* TIMER_IF can be based on other counter the SysTick e.g. RTC */
  /* USER CODE BEGIN HAL_GetTick_1 */

  /* USER CODE END HAL_GetTick_1 */
  if (SYS_TimerInitialisedFlag == 0)
 800287a:	4b06      	ldr	r3, [pc, #24]	; (8002894 <HAL_GetTick+0x24>)
 800287c:	781b      	ldrb	r3, [r3, #0]
 800287e:	2b00      	cmp	r3, #0
 8002880:	d002      	beq.n	8002888 <HAL_GetTick+0x18>

    /* USER CODE END HAL_GetTick_EarlyCall */
  }
  else
  {
    ret = TIMER_IF_GetTimerValue();
 8002882:	f000 f965 	bl	8002b50 <TIMER_IF_GetTimerValue>
 8002886:	6078      	str	r0, [r7, #4]
  }
  /* USER CODE BEGIN HAL_GetTick_2 */

  /* USER CODE END HAL_GetTick_2 */
  return ret;
 8002888:	687b      	ldr	r3, [r7, #4]
}
 800288a:	4618      	mov	r0, r3
 800288c:	3708      	adds	r7, #8
 800288e:	46bd      	mov	sp, r7
 8002890:	bd80      	pop	{r7, pc}
 8002892:	bf00      	nop
 8002894:	20000494 	.word	0x20000494

08002898 <HAL_Delay>:

/**
  * @note This function overwrites the __weak one from HAL
  */
void HAL_Delay(__IO uint32_t Delay)
{
 8002898:	b580      	push	{r7, lr}
 800289a:	b082      	sub	sp, #8
 800289c:	af00      	add	r7, sp, #0
 800289e:	6078      	str	r0, [r7, #4]
  /* TIMER_IF can be based on other counter the SysTick e.g. RTC */
  /* USER CODE BEGIN HAL_Delay_1 */

  /* USER CODE END HAL_Delay_1 */
  TIMER_IF_DelayMs(Delay);
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	4618      	mov	r0, r3
 80028a4:	f000 f9db 	bl	8002c5e <TIMER_IF_DelayMs>
  /* USER CODE BEGIN HAL_Delay_2 */

  /* USER CODE END HAL_Delay_2 */
}
 80028a8:	bf00      	nop
 80028aa:	3708      	adds	r7, #8
 80028ac:	46bd      	mov	sp, r7
 80028ae:	bd80      	pop	{r7, pc}

080028b0 <LL_EXTI_EnableIT_32_63>:
  *         @arg @ref LL_EXTI_LINE_ALL_32_63
  *         (*) value not defined in all devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableIT_32_63(uint32_t ExtiLine)
{
 80028b0:	b480      	push	{r7}
 80028b2:	b083      	sub	sp, #12
 80028b4:	af00      	add	r7, sp, #0
 80028b6:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR2, ExtiLine);
 80028b8:	4b06      	ldr	r3, [pc, #24]	; (80028d4 <LL_EXTI_EnableIT_32_63+0x24>)
 80028ba:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 80028be:	4905      	ldr	r1, [pc, #20]	; (80028d4 <LL_EXTI_EnableIT_32_63+0x24>)
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	4313      	orrs	r3, r2
 80028c4:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
}
 80028c8:	bf00      	nop
 80028ca:	370c      	adds	r7, #12
 80028cc:	46bd      	mov	sp, r7
 80028ce:	bc80      	pop	{r7}
 80028d0:	4770      	bx	lr
 80028d2:	bf00      	nop
 80028d4:	58000800 	.word	0x58000800

080028d8 <DBG_Init>:

/**
  * @brief Initializes the SW probes pins and the monitor RF pins via Alternate Function
  */
void DBG_Init(void)
{
 80028d8:	b580      	push	{r7, lr}
 80028da:	af00      	add	r7, sp, #0
  HAL_DBGMCU_DisableDBGSleepMode();
  HAL_DBGMCU_DisableDBGStopMode();
  HAL_DBGMCU_DisableDBGStandbyMode();
#elif defined (DEBUGGER_ENABLED) && ( DEBUGGER_ENABLED == 1 )
  /*Debug power up request wakeup CBDGPWRUPREQ*/
  LL_EXTI_EnableIT_32_63(LL_EXTI_LINE_46);
 80028dc:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 80028e0:	f7ff ffe6 	bl	80028b0 <LL_EXTI_EnableIT_32_63>
  /* Disabled HAL_DBGMCU_  */
  HAL_DBGMCU_EnableDBGSleepMode();
 80028e4:	f003 f89a 	bl	8005a1c <HAL_DBGMCU_EnableDBGSleepMode>
  HAL_DBGMCU_EnableDBGStopMode();
 80028e8:	f003 f89e 	bl	8005a28 <HAL_DBGMCU_EnableDBGStopMode>
  HAL_DBGMCU_EnableDBGStandbyMode();
 80028ec:	f003 f8a2 	bl	8005a34 <HAL_DBGMCU_EnableDBGStandbyMode>
#endif /* DEBUG_RF_BUSY_ENABLED */

  /* USER CODE BEGIN DBG_Init_3 */

  /* USER CODE END DBG_Init_3 */
}
 80028f0:	bf00      	nop
 80028f2:	bd80      	pop	{r7, pc}

080028f4 <EnvSensors_Read>:

/* USER CODE END PFP */

/* Exported functions --------------------------------------------------------*/
int32_t EnvSensors_Read(sensor_t *sensor_data)
{
 80028f4:	b580      	push	{r7, lr}
 80028f6:	b086      	sub	sp, #24
 80028f8:	af00      	add	r7, sp, #0
 80028fa:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN EnvSensors_Read */
  float HUMIDITY_Value = HUMIDITY_DEFAULT_VAL;
 80028fc:	4b0e      	ldr	r3, [pc, #56]	; (8002938 <EnvSensors_Read+0x44>)
 80028fe:	617b      	str	r3, [r7, #20]
  float TEMPERATURE_Value = bsp_env_sensors.getTemperature();
 8002900:	480e      	ldr	r0, [pc, #56]	; (800293c <EnvSensors_Read+0x48>)
 8002902:	f002 fda5 	bl	8005450 <_ZN17EnvionmentSensors14getTemperatureEv>
 8002906:	6138      	str	r0, [r7, #16]
  float PRESSURE_Value = bsp_env_sensors.getPressure();
 8002908:	480c      	ldr	r0, [pc, #48]	; (800293c <EnvSensors_Read+0x48>)
 800290a:	f002 fd93 	bl	8005434 <_ZN17EnvionmentSensors11getPressureEv>
 800290e:	60f8      	str	r0, [r7, #12]

  sensor_data->humidity    = HUMIDITY_Value;
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	697a      	ldr	r2, [r7, #20]
 8002914:	609a      	str	r2, [r3, #8]
  sensor_data->temperature = TEMPERATURE_Value;
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	693a      	ldr	r2, [r7, #16]
 800291a:	605a      	str	r2, [r3, #4]
  sensor_data->pressure    = PRESSURE_Value;
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	68fa      	ldr	r2, [r7, #12]
 8002920:	601a      	str	r2, [r3, #0]

  sensor_data->latitude  = (int32_t)((STSOP_LATTITUDE  * MAX_GPS_POS) / 90);
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	4a06      	ldr	r2, [pc, #24]	; (8002940 <EnvSensors_Read+0x4c>)
 8002926:	60da      	str	r2, [r3, #12]
  sensor_data->longitude = (int32_t)((STSOP_LONGITUDE  * MAX_GPS_POS) / 180);
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	4a06      	ldr	r2, [pc, #24]	; (8002944 <EnvSensors_Read+0x50>)
 800292c:	611a      	str	r2, [r3, #16]

  return 0;
 800292e:	2300      	movs	r3, #0
  /* USER CODE END EnvSensors_Read */
}
 8002930:	4618      	mov	r0, r3
 8002932:	3718      	adds	r7, #24
 8002934:	46bd      	mov	sp, r7
 8002936:	bd80      	pop	{r7, pc}
 8002938:	42480000 	.word	0x42480000
 800293c:	20000270 	.word	0x20000270
 8002940:	003e090d 	.word	0x003e090d
 8002944:	000503ab 	.word	0x000503ab

08002948 <EnvSensors_Init>:

int32_t EnvSensors_Init(void)
{
 8002948:	b480      	push	{r7}
 800294a:	b083      	sub	sp, #12
 800294c:	af00      	add	r7, sp, #0
  int32_t ret = 0;
 800294e:	2300      	movs	r3, #0
 8002950:	607b      	str	r3, [r7, #4]
  /* USER CODE BEGIN EnvSensors_Init */

  /* USER CODE END EnvSensors_Init */
  return ret;
 8002952:	687b      	ldr	r3, [r7, #4]
}
 8002954:	4618      	mov	r0, r3
 8002956:	370c      	adds	r7, #12
 8002958:	46bd      	mov	sp, r7
 800295a:	bc80      	pop	{r7}
 800295c:	4770      	bx	lr
	...

08002960 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002960:	b580      	push	{r7, lr}
 8002962:	b086      	sub	sp, #24
 8002964:	af00      	add	r7, sp, #0
 8002966:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002968:	4a14      	ldr	r2, [pc, #80]	; (80029bc <_sbrk+0x5c>)
 800296a:	4b15      	ldr	r3, [pc, #84]	; (80029c0 <_sbrk+0x60>)
 800296c:	1ad3      	subs	r3, r2, r3
 800296e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002970:	697b      	ldr	r3, [r7, #20]
 8002972:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002974:	4b13      	ldr	r3, [pc, #76]	; (80029c4 <_sbrk+0x64>)
 8002976:	681b      	ldr	r3, [r3, #0]
 8002978:	2b00      	cmp	r3, #0
 800297a:	d102      	bne.n	8002982 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800297c:	4b11      	ldr	r3, [pc, #68]	; (80029c4 <_sbrk+0x64>)
 800297e:	4a12      	ldr	r2, [pc, #72]	; (80029c8 <_sbrk+0x68>)
 8002980:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002982:	4b10      	ldr	r3, [pc, #64]	; (80029c4 <_sbrk+0x64>)
 8002984:	681a      	ldr	r2, [r3, #0]
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	4413      	add	r3, r2
 800298a:	693a      	ldr	r2, [r7, #16]
 800298c:	429a      	cmp	r2, r3
 800298e:	d207      	bcs.n	80029a0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002990:	f01d fe8e 	bl	80206b0 <__errno>
 8002994:	4603      	mov	r3, r0
 8002996:	220c      	movs	r2, #12
 8002998:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800299a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800299e:	e009      	b.n	80029b4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80029a0:	4b08      	ldr	r3, [pc, #32]	; (80029c4 <_sbrk+0x64>)
 80029a2:	681b      	ldr	r3, [r3, #0]
 80029a4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80029a6:	4b07      	ldr	r3, [pc, #28]	; (80029c4 <_sbrk+0x64>)
 80029a8:	681a      	ldr	r2, [r3, #0]
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	4413      	add	r3, r2
 80029ae:	4a05      	ldr	r2, [pc, #20]	; (80029c4 <_sbrk+0x64>)
 80029b0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80029b2:	68fb      	ldr	r3, [r7, #12]
}
 80029b4:	4618      	mov	r0, r3
 80029b6:	3718      	adds	r7, #24
 80029b8:	46bd      	mov	sp, r7
 80029ba:	bd80      	pop	{r7, pc}
 80029bc:	20010000 	.word	0x20010000
 80029c0:	00000400 	.word	0x00000400
 80029c4:	20000498 	.word	0x20000498
 80029c8:	200025e8 	.word	0x200025e8

080029cc <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80029cc:	b480      	push	{r7}
 80029ce:	af00      	add	r7, sp, #0

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << (10UL*2UL))|(3UL << (11UL*2UL)));  /* set CP10 and CP11 Full Access */
#endif
}
 80029d0:	bf00      	nop
 80029d2:	46bd      	mov	sp, r7
 80029d4:	bc80      	pop	{r7}
 80029d6:	4770      	bx	lr

080029d8 <LL_RTC_TIME_GetSubSecond>:
  * @param  RTCx RTC Instance
  * @retval If binary mode is none, Value between Min_Data=0x0 and Max_Data=0x7FFF
  *         else Value between Min_Data=0x0 and Max_Data=0xFFFFFFFF
  */
__STATIC_INLINE uint32_t LL_RTC_TIME_GetSubSecond(RTC_TypeDef *RTCx)
{
 80029d8:	b480      	push	{r7}
 80029da:	b083      	sub	sp, #12
 80029dc:	af00      	add	r7, sp, #0
 80029de:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RTCx->SSR, RTC_SSR_SS));
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	689b      	ldr	r3, [r3, #8]
}
 80029e4:	4618      	mov	r0, r3
 80029e6:	370c      	adds	r7, #12
 80029e8:	46bd      	mov	sp, r7
 80029ea:	bc80      	pop	{r7}
 80029ec:	4770      	bx	lr
	...

080029f0 <TIMER_IF_Init>:

/* USER CODE END PFP */

/* Exported functions ---------------------------------------------------------*/
UTIL_TIMER_Status_t TIMER_IF_Init(void)
{
 80029f0:	b580      	push	{r7, lr}
 80029f2:	b082      	sub	sp, #8
 80029f4:	af00      	add	r7, sp, #0
  UTIL_TIMER_Status_t ret = UTIL_TIMER_OK;
 80029f6:	2300      	movs	r3, #0
 80029f8:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN TIMER_IF_Init */

  /* USER CODE END TIMER_IF_Init */
  if (RTC_Initialized == false)
 80029fa:	4b14      	ldr	r3, [pc, #80]	; (8002a4c <TIMER_IF_Init+0x5c>)
 80029fc:	781b      	ldrb	r3, [r3, #0]
 80029fe:	f083 0301 	eor.w	r3, r3, #1
 8002a02:	b2db      	uxtb	r3, r3
 8002a04:	2b00      	cmp	r3, #0
 8002a06:	d01b      	beq.n	8002a40 <TIMER_IF_Init+0x50>
  {
    hrtc.IsEnabled.RtcFeatures = UINT32_MAX;
 8002a08:	4b11      	ldr	r3, [pc, #68]	; (8002a50 <TIMER_IF_Init+0x60>)
 8002a0a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8002a0e:	631a      	str	r2, [r3, #48]	; 0x30
    /*Init RTC*/
    MX_RTC_Init();
 8002a10:	f7ff fb54 	bl	80020bc <MX_RTC_Init>
    /*Stop Timer */
    TIMER_IF_StopTimer();
 8002a14:	f000 f856 	bl	8002ac4 <TIMER_IF_StopTimer>
    /** DeActivate the Alarm A enabled by STM32CubeMX during MX_RTC_Init() */
    HAL_RTC_DeactivateAlarm(&hrtc, RTC_ALARM_A);
 8002a18:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002a1c:	480c      	ldr	r0, [pc, #48]	; (8002a50 <TIMER_IF_Init+0x60>)
 8002a1e:	f007 fcf1 	bl	800a404 <HAL_RTC_DeactivateAlarm>
    /*overload RTC feature enable*/
    hrtc.IsEnabled.RtcFeatures = UINT32_MAX;
 8002a22:	4b0b      	ldr	r3, [pc, #44]	; (8002a50 <TIMER_IF_Init+0x60>)
 8002a24:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8002a28:	631a      	str	r2, [r3, #48]	; 0x30

    /*Enable Direct Read of the calendar registers (not through Shadow) */
    HAL_RTCEx_EnableBypassShadow(&hrtc);
 8002a2a:	4809      	ldr	r0, [pc, #36]	; (8002a50 <TIMER_IF_Init+0x60>)
 8002a2c:	f007 fe28 	bl	800a680 <HAL_RTCEx_EnableBypassShadow>
    /*Initialize MSB ticks*/
    TIMER_IF_BkUp_Write_MSBticks(0);
 8002a30:	2000      	movs	r0, #0
 8002a32:	f000 f9d3 	bl	8002ddc <TIMER_IF_BkUp_Write_MSBticks>

    TIMER_IF_SetTimerContext();
 8002a36:	f000 f85f 	bl	8002af8 <TIMER_IF_SetTimerContext>

    /* Register a task to associate to UTIL_TIMER_Irq() interrupt */
    UTIL_TIMER_IRQ_MAP_INIT();

    RTC_Initialized = true;
 8002a3a:	4b04      	ldr	r3, [pc, #16]	; (8002a4c <TIMER_IF_Init+0x5c>)
 8002a3c:	2201      	movs	r2, #1
 8002a3e:	701a      	strb	r2, [r3, #0]
  }

  /* USER CODE BEGIN TIMER_IF_Init_Last */

  /* USER CODE END TIMER_IF_Init_Last */
  return ret;
 8002a40:	79fb      	ldrb	r3, [r7, #7]
}
 8002a42:	4618      	mov	r0, r3
 8002a44:	3708      	adds	r7, #8
 8002a46:	46bd      	mov	sp, r7
 8002a48:	bd80      	pop	{r7, pc}
 8002a4a:	bf00      	nop
 8002a4c:	2000049c 	.word	0x2000049c
 8002a50:	200003ec 	.word	0x200003ec

08002a54 <TIMER_IF_StartTimer>:

UTIL_TIMER_Status_t TIMER_IF_StartTimer(uint32_t timeout)
{
 8002a54:	b580      	push	{r7, lr}
 8002a56:	b08e      	sub	sp, #56	; 0x38
 8002a58:	af00      	add	r7, sp, #0
 8002a5a:	6078      	str	r0, [r7, #4]
  UTIL_TIMER_Status_t ret = UTIL_TIMER_OK;
 8002a5c:	2300      	movs	r3, #0
 8002a5e:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
  /* USER CODE BEGIN TIMER_IF_StartTimer */

  /* USER CODE END TIMER_IF_StartTimer */
  RTC_AlarmTypeDef sAlarm = {0};
 8002a62:	f107 0308 	add.w	r3, r7, #8
 8002a66:	222c      	movs	r2, #44	; 0x2c
 8002a68:	2100      	movs	r1, #0
 8002a6a:	4618      	mov	r0, r3
 8002a6c:	f01d fe18 	bl	80206a0 <memset>
  /*Stop timer if one is already started*/
  TIMER_IF_StopTimer();
 8002a70:	f000 f828 	bl	8002ac4 <TIMER_IF_StopTimer>
  timeout += RtcTimerContext;
 8002a74:	4b11      	ldr	r3, [pc, #68]	; (8002abc <TIMER_IF_StartTimer+0x68>)
 8002a76:	681b      	ldr	r3, [r3, #0]
 8002a78:	687a      	ldr	r2, [r7, #4]
 8002a7a:	4413      	add	r3, r2
 8002a7c:	607b      	str	r3, [r7, #4]

  TIMER_IF_DBG_PRINTF("Start timer: time=%d, alarm=%d\n\r",  GetTimerTicks(), timeout);
  /* starts timer*/
  sAlarm.BinaryAutoClr = RTC_ALARMSUBSECONDBIN_AUTOCLR_NO;
 8002a7e:	2300      	movs	r3, #0
 8002a80:	627b      	str	r3, [r7, #36]	; 0x24
  sAlarm.AlarmTime.SubSeconds = UINT32_MAX - timeout;
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	43db      	mvns	r3, r3
 8002a86:	60fb      	str	r3, [r7, #12]
  sAlarm.AlarmMask = RTC_ALARMMASK_NONE;
 8002a88:	2300      	movs	r3, #0
 8002a8a:	61fb      	str	r3, [r7, #28]
  sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDBINMASK_NONE;
 8002a8c:	f04f 5300 	mov.w	r3, #536870912	; 0x20000000
 8002a90:	623b      	str	r3, [r7, #32]
  sAlarm.Alarm = RTC_ALARM_A;
 8002a92:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002a96:	633b      	str	r3, [r7, #48]	; 0x30
  if (HAL_RTC_SetAlarm_IT(&hrtc, &sAlarm, RTC_FORMAT_BCD) != HAL_OK)
 8002a98:	f107 0308 	add.w	r3, r7, #8
 8002a9c:	2201      	movs	r2, #1
 8002a9e:	4619      	mov	r1, r3
 8002aa0:	4807      	ldr	r0, [pc, #28]	; (8002ac0 <TIMER_IF_StartTimer+0x6c>)
 8002aa2:	f007 fba3 	bl	800a1ec <HAL_RTC_SetAlarm_IT>
 8002aa6:	4603      	mov	r3, r0
 8002aa8:	2b00      	cmp	r3, #0
 8002aaa:	d001      	beq.n	8002ab0 <TIMER_IF_StartTimer+0x5c>
  {
    Error_Handler();
 8002aac:	f7ff faac 	bl	8002008 <Error_Handler>
  }
  /* USER CODE BEGIN TIMER_IF_StartTimer_Last */

  /* USER CODE END TIMER_IF_StartTimer_Last */
  return ret;
 8002ab0:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
}
 8002ab4:	4618      	mov	r0, r3
 8002ab6:	3738      	adds	r7, #56	; 0x38
 8002ab8:	46bd      	mov	sp, r7
 8002aba:	bd80      	pop	{r7, pc}
 8002abc:	200004a0 	.word	0x200004a0
 8002ac0:	200003ec 	.word	0x200003ec

08002ac4 <TIMER_IF_StopTimer>:

UTIL_TIMER_Status_t TIMER_IF_StopTimer(void)
{
 8002ac4:	b580      	push	{r7, lr}
 8002ac6:	b082      	sub	sp, #8
 8002ac8:	af00      	add	r7, sp, #0
  UTIL_TIMER_Status_t ret = UTIL_TIMER_OK;
 8002aca:	2300      	movs	r3, #0
 8002acc:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN TIMER_IF_StopTimer */

  /* USER CODE END TIMER_IF_StopTimer */
  /* Clear RTC Alarm Flag */
  __HAL_RTC_ALARM_CLEAR_FLAG(&hrtc, RTC_FLAG_ALRAF);
 8002ace:	4b08      	ldr	r3, [pc, #32]	; (8002af0 <TIMER_IF_StopTimer+0x2c>)
 8002ad0:	2201      	movs	r2, #1
 8002ad2:	65da      	str	r2, [r3, #92]	; 0x5c
  /* Disable the Alarm A interrupt */
  HAL_RTC_DeactivateAlarm(&hrtc, RTC_ALARM_A);
 8002ad4:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002ad8:	4806      	ldr	r0, [pc, #24]	; (8002af4 <TIMER_IF_StopTimer+0x30>)
 8002ada:	f007 fc93 	bl	800a404 <HAL_RTC_DeactivateAlarm>
  /*overload RTC feature enable*/
  hrtc.IsEnabled.RtcFeatures = UINT32_MAX;
 8002ade:	4b05      	ldr	r3, [pc, #20]	; (8002af4 <TIMER_IF_StopTimer+0x30>)
 8002ae0:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8002ae4:	631a      	str	r2, [r3, #48]	; 0x30
  /* USER CODE BEGIN TIMER_IF_StopTimer_Last */

  /* USER CODE END TIMER_IF_StopTimer_Last */
  return ret;
 8002ae6:	79fb      	ldrb	r3, [r7, #7]
}
 8002ae8:	4618      	mov	r0, r3
 8002aea:	3708      	adds	r7, #8
 8002aec:	46bd      	mov	sp, r7
 8002aee:	bd80      	pop	{r7, pc}
 8002af0:	40002800 	.word	0x40002800
 8002af4:	200003ec 	.word	0x200003ec

08002af8 <TIMER_IF_SetTimerContext>:

uint32_t TIMER_IF_SetTimerContext(void)
{
 8002af8:	b580      	push	{r7, lr}
 8002afa:	af00      	add	r7, sp, #0
  /*store time context*/
  RtcTimerContext = GetTimerTicks();
 8002afc:	f000 f98e 	bl	8002e1c <GetTimerTicks>
 8002b00:	4603      	mov	r3, r0
 8002b02:	4a03      	ldr	r2, [pc, #12]	; (8002b10 <TIMER_IF_SetTimerContext+0x18>)
 8002b04:	6013      	str	r3, [r2, #0]

  /* USER CODE END TIMER_IF_SetTimerContext */

  TIMER_IF_DBG_PRINTF("TIMER_IF_SetTimerContext=%d\n\r", RtcTimerContext);
  /*return time context*/
  return RtcTimerContext;
 8002b06:	4b02      	ldr	r3, [pc, #8]	; (8002b10 <TIMER_IF_SetTimerContext+0x18>)
 8002b08:	681b      	ldr	r3, [r3, #0]
}
 8002b0a:	4618      	mov	r0, r3
 8002b0c:	bd80      	pop	{r7, pc}
 8002b0e:	bf00      	nop
 8002b10:	200004a0 	.word	0x200004a0

08002b14 <TIMER_IF_GetTimerContext>:

uint32_t TIMER_IF_GetTimerContext(void)
{
 8002b14:	b480      	push	{r7}
 8002b16:	af00      	add	r7, sp, #0

  /* USER CODE END TIMER_IF_GetTimerContext */

  TIMER_IF_DBG_PRINTF("TIMER_IF_GetTimerContext=%d\n\r", RtcTimerContext);
  /*return time context*/
  return RtcTimerContext;
 8002b18:	4b02      	ldr	r3, [pc, #8]	; (8002b24 <TIMER_IF_GetTimerContext+0x10>)
 8002b1a:	681b      	ldr	r3, [r3, #0]
}
 8002b1c:	4618      	mov	r0, r3
 8002b1e:	46bd      	mov	sp, r7
 8002b20:	bc80      	pop	{r7}
 8002b22:	4770      	bx	lr
 8002b24:	200004a0 	.word	0x200004a0

08002b28 <TIMER_IF_GetTimerElapsedTime>:

uint32_t TIMER_IF_GetTimerElapsedTime(void)
{
 8002b28:	b580      	push	{r7, lr}
 8002b2a:	b082      	sub	sp, #8
 8002b2c:	af00      	add	r7, sp, #0
  uint32_t ret = 0;
 8002b2e:	2300      	movs	r3, #0
 8002b30:	607b      	str	r3, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_GetTimerElapsedTime */

  /* USER CODE END TIMER_IF_GetTimerElapsedTime */
  ret = ((uint32_t)(GetTimerTicks() - RtcTimerContext));
 8002b32:	f000 f973 	bl	8002e1c <GetTimerTicks>
 8002b36:	4602      	mov	r2, r0
 8002b38:	4b04      	ldr	r3, [pc, #16]	; (8002b4c <TIMER_IF_GetTimerElapsedTime+0x24>)
 8002b3a:	681b      	ldr	r3, [r3, #0]
 8002b3c:	1ad3      	subs	r3, r2, r3
 8002b3e:	607b      	str	r3, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_GetTimerElapsedTime_Last */

  /* USER CODE END TIMER_IF_GetTimerElapsedTime_Last */
  return ret;
 8002b40:	687b      	ldr	r3, [r7, #4]
}
 8002b42:	4618      	mov	r0, r3
 8002b44:	3708      	adds	r7, #8
 8002b46:	46bd      	mov	sp, r7
 8002b48:	bd80      	pop	{r7, pc}
 8002b4a:	bf00      	nop
 8002b4c:	200004a0 	.word	0x200004a0

08002b50 <TIMER_IF_GetTimerValue>:

uint32_t TIMER_IF_GetTimerValue(void)
{
 8002b50:	b580      	push	{r7, lr}
 8002b52:	b082      	sub	sp, #8
 8002b54:	af00      	add	r7, sp, #0
  uint32_t ret = 0;
 8002b56:	2300      	movs	r3, #0
 8002b58:	607b      	str	r3, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_GetTimerValue */

  /* USER CODE END TIMER_IF_GetTimerValue */
  if (RTC_Initialized == true)
 8002b5a:	4b06      	ldr	r3, [pc, #24]	; (8002b74 <TIMER_IF_GetTimerValue+0x24>)
 8002b5c:	781b      	ldrb	r3, [r3, #0]
 8002b5e:	2b00      	cmp	r3, #0
 8002b60:	d002      	beq.n	8002b68 <TIMER_IF_GetTimerValue+0x18>
  {
    ret = GetTimerTicks();
 8002b62:	f000 f95b 	bl	8002e1c <GetTimerTicks>
 8002b66:	6078      	str	r0, [r7, #4]
  }
  /* USER CODE BEGIN TIMER_IF_GetTimerValue_Last */

  /* USER CODE END TIMER_IF_GetTimerValue_Last */
  return ret;
 8002b68:	687b      	ldr	r3, [r7, #4]
}
 8002b6a:	4618      	mov	r0, r3
 8002b6c:	3708      	adds	r7, #8
 8002b6e:	46bd      	mov	sp, r7
 8002b70:	bd80      	pop	{r7, pc}
 8002b72:	bf00      	nop
 8002b74:	2000049c 	.word	0x2000049c

08002b78 <TIMER_IF_GetMinimumTimeout>:

uint32_t TIMER_IF_GetMinimumTimeout(void)
{
 8002b78:	b480      	push	{r7}
 8002b7a:	b083      	sub	sp, #12
 8002b7c:	af00      	add	r7, sp, #0
  uint32_t ret = 0;
 8002b7e:	2300      	movs	r3, #0
 8002b80:	607b      	str	r3, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_GetMinimumTimeout */

  /* USER CODE END TIMER_IF_GetMinimumTimeout */
  ret = (MIN_ALARM_DELAY);
 8002b82:	2303      	movs	r3, #3
 8002b84:	607b      	str	r3, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_GetMinimumTimeout_Last */

  /* USER CODE END TIMER_IF_GetMinimumTimeout_Last */
  return ret;
 8002b86:	687b      	ldr	r3, [r7, #4]
}
 8002b88:	4618      	mov	r0, r3
 8002b8a:	370c      	adds	r7, #12
 8002b8c:	46bd      	mov	sp, r7
 8002b8e:	bc80      	pop	{r7}
 8002b90:	4770      	bx	lr

08002b92 <TIMER_IF_Convert_ms2Tick>:

uint32_t TIMER_IF_Convert_ms2Tick(uint32_t timeMilliSec)
{
 8002b92:	b5b0      	push	{r4, r5, r7, lr}
 8002b94:	b084      	sub	sp, #16
 8002b96:	af00      	add	r7, sp, #0
 8002b98:	6078      	str	r0, [r7, #4]
  uint32_t ret = 0;
 8002b9a:	2100      	movs	r1, #0
 8002b9c:	60f9      	str	r1, [r7, #12]
  /* USER CODE BEGIN TIMER_IF_Convert_ms2Tick */

  /* USER CODE END TIMER_IF_Convert_ms2Tick */
  ret = ((uint32_t)((((uint64_t) timeMilliSec) << RTC_N_PREDIV_S) / 1000));
 8002b9e:	6879      	ldr	r1, [r7, #4]
 8002ba0:	2000      	movs	r0, #0
 8002ba2:	460a      	mov	r2, r1
 8002ba4:	4603      	mov	r3, r0
 8002ba6:	0d95      	lsrs	r5, r2, #22
 8002ba8:	0294      	lsls	r4, r2, #10
 8002baa:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8002bae:	f04f 0300 	mov.w	r3, #0
 8002bb2:	4620      	mov	r0, r4
 8002bb4:	4629      	mov	r1, r5
 8002bb6:	f7fe faad 	bl	8001114 <__aeabi_uldivmod>
 8002bba:	4602      	mov	r2, r0
 8002bbc:	460b      	mov	r3, r1
 8002bbe:	4613      	mov	r3, r2
 8002bc0:	60fb      	str	r3, [r7, #12]
  /* USER CODE BEGIN TIMER_IF_Convert_ms2Tick_Last */

  /* USER CODE END TIMER_IF_Convert_ms2Tick_Last */
  return ret;
 8002bc2:	68fb      	ldr	r3, [r7, #12]
}
 8002bc4:	4618      	mov	r0, r3
 8002bc6:	3710      	adds	r7, #16
 8002bc8:	46bd      	mov	sp, r7
 8002bca:	bdb0      	pop	{r4, r5, r7, pc}

08002bcc <TIMER_IF_Convert_Tick2ms>:

uint32_t TIMER_IF_Convert_Tick2ms(uint32_t tick)
{
 8002bcc:	e92d 0fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp}
 8002bd0:	b085      	sub	sp, #20
 8002bd2:	af00      	add	r7, sp, #0
 8002bd4:	6078      	str	r0, [r7, #4]
  uint32_t ret = 0;
 8002bd6:	2100      	movs	r1, #0
 8002bd8:	60f9      	str	r1, [r7, #12]
  /* USER CODE BEGIN TIMER_IF_Convert_Tick2ms */

  /* USER CODE END TIMER_IF_Convert_Tick2ms */
  ret = ((uint32_t)((((uint64_t)(tick)) * 1000) >> RTC_N_PREDIV_S));
 8002bda:	6879      	ldr	r1, [r7, #4]
 8002bdc:	2000      	movs	r0, #0
 8002bde:	460c      	mov	r4, r1
 8002be0:	4605      	mov	r5, r0
 8002be2:	4620      	mov	r0, r4
 8002be4:	4629      	mov	r1, r5
 8002be6:	f04f 0a00 	mov.w	sl, #0
 8002bea:	f04f 0b00 	mov.w	fp, #0
 8002bee:	ea4f 1b41 	mov.w	fp, r1, lsl #5
 8002bf2:	ea4b 6bd0 	orr.w	fp, fp, r0, lsr #27
 8002bf6:	ea4f 1a40 	mov.w	sl, r0, lsl #5
 8002bfa:	4650      	mov	r0, sl
 8002bfc:	4659      	mov	r1, fp
 8002bfe:	1b02      	subs	r2, r0, r4
 8002c00:	eb61 0305 	sbc.w	r3, r1, r5
 8002c04:	f04f 0000 	mov.w	r0, #0
 8002c08:	f04f 0100 	mov.w	r1, #0
 8002c0c:	0099      	lsls	r1, r3, #2
 8002c0e:	ea41 7192 	orr.w	r1, r1, r2, lsr #30
 8002c12:	0090      	lsls	r0, r2, #2
 8002c14:	4602      	mov	r2, r0
 8002c16:	460b      	mov	r3, r1
 8002c18:	eb12 0804 	adds.w	r8, r2, r4
 8002c1c:	eb43 0905 	adc.w	r9, r3, r5
 8002c20:	f04f 0200 	mov.w	r2, #0
 8002c24:	f04f 0300 	mov.w	r3, #0
 8002c28:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002c2c:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002c30:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002c34:	4690      	mov	r8, r2
 8002c36:	4699      	mov	r9, r3
 8002c38:	4640      	mov	r0, r8
 8002c3a:	4649      	mov	r1, r9
 8002c3c:	f04f 0200 	mov.w	r2, #0
 8002c40:	f04f 0300 	mov.w	r3, #0
 8002c44:	0a82      	lsrs	r2, r0, #10
 8002c46:	ea42 5281 	orr.w	r2, r2, r1, lsl #22
 8002c4a:	0a8b      	lsrs	r3, r1, #10
 8002c4c:	4613      	mov	r3, r2
 8002c4e:	60fb      	str	r3, [r7, #12]
  /* USER CODE BEGIN TIMER_IF_Convert_Tick2ms_Last */

  /* USER CODE END TIMER_IF_Convert_Tick2ms_Last */
  return ret;
 8002c50:	68fb      	ldr	r3, [r7, #12]
}
 8002c52:	4618      	mov	r0, r3
 8002c54:	3714      	adds	r7, #20
 8002c56:	46bd      	mov	sp, r7
 8002c58:	e8bd 0fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp}
 8002c5c:	4770      	bx	lr

08002c5e <TIMER_IF_DelayMs>:

void TIMER_IF_DelayMs(uint32_t delay)
{
 8002c5e:	b580      	push	{r7, lr}
 8002c60:	b084      	sub	sp, #16
 8002c62:	af00      	add	r7, sp, #0
 8002c64:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_DelayMs */

  /* USER CODE END TIMER_IF_DelayMs */
  uint32_t delayTicks = TIMER_IF_Convert_ms2Tick(delay);
 8002c66:	6878      	ldr	r0, [r7, #4]
 8002c68:	f7ff ff93 	bl	8002b92 <TIMER_IF_Convert_ms2Tick>
 8002c6c:	60f8      	str	r0, [r7, #12]
  uint32_t timeout = GetTimerTicks();
 8002c6e:	f000 f8d5 	bl	8002e1c <GetTimerTicks>
 8002c72:	60b8      	str	r0, [r7, #8]

  /* Wait delay ms */
  while (((GetTimerTicks() - timeout)) < delayTicks)
 8002c74:	e000      	b.n	8002c78 <TIMER_IF_DelayMs+0x1a>
  {
    __NOP();
 8002c76:	bf00      	nop
  while (((GetTimerTicks() - timeout)) < delayTicks)
 8002c78:	f000 f8d0 	bl	8002e1c <GetTimerTicks>
 8002c7c:	4602      	mov	r2, r0
 8002c7e:	68bb      	ldr	r3, [r7, #8]
 8002c80:	1ad3      	subs	r3, r2, r3
 8002c82:	68fa      	ldr	r2, [r7, #12]
 8002c84:	429a      	cmp	r2, r3
 8002c86:	d8f6      	bhi.n	8002c76 <TIMER_IF_DelayMs+0x18>
  }
  /* USER CODE BEGIN TIMER_IF_DelayMs_Last */

  /* USER CODE END TIMER_IF_DelayMs_Last */
}
 8002c88:	bf00      	nop
 8002c8a:	bf00      	nop
 8002c8c:	3710      	adds	r7, #16
 8002c8e:	46bd      	mov	sp, r7
 8002c90:	bd80      	pop	{r7, pc}

08002c92 <HAL_RTC_AlarmAEventCallback>:

void HAL_RTC_AlarmAEventCallback(RTC_HandleTypeDef *hrtc)
{
 8002c92:	b580      	push	{r7, lr}
 8002c94:	b082      	sub	sp, #8
 8002c96:	af00      	add	r7, sp, #0
 8002c98:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_RTC_AlarmAEventCallback */

  /* USER CODE END HAL_RTC_AlarmAEventCallback */
  UTIL_TIMER_IRQ_MAP_PROCESS();
 8002c9a:	f01d f877 	bl	801fd8c <UTIL_TIMER_IRQ_Handler>
  /* USER CODE BEGIN HAL_RTC_AlarmAEventCallback_Last */

  /* USER CODE END HAL_RTC_AlarmAEventCallback_Last */
}
 8002c9e:	bf00      	nop
 8002ca0:	3708      	adds	r7, #8
 8002ca2:	46bd      	mov	sp, r7
 8002ca4:	bd80      	pop	{r7, pc}

08002ca6 <HAL_RTCEx_SSRUEventCallback>:

void HAL_RTCEx_SSRUEventCallback(RTC_HandleTypeDef *hrtc)
{
 8002ca6:	b580      	push	{r7, lr}
 8002ca8:	b084      	sub	sp, #16
 8002caa:	af00      	add	r7, sp, #0
 8002cac:	6078      	str	r0, [r7, #4]

  /* USER CODE END HAL_RTCEx_SSRUEventCallback */
  /*called every 48 days with 1024 ticks per seconds*/
  TIMER_IF_DBG_PRINTF(">>Handler SSRUnderflow at %d\n\r", GetTimerTicks());
  /*Increment MSBticks*/
  uint32_t MSB_ticks = TIMER_IF_BkUp_Read_MSBticks();
 8002cae:	f000 f8a5 	bl	8002dfc <TIMER_IF_BkUp_Read_MSBticks>
 8002cb2:	60f8      	str	r0, [r7, #12]
  TIMER_IF_BkUp_Write_MSBticks(MSB_ticks + 1);
 8002cb4:	68fb      	ldr	r3, [r7, #12]
 8002cb6:	3301      	adds	r3, #1
 8002cb8:	4618      	mov	r0, r3
 8002cba:	f000 f88f 	bl	8002ddc <TIMER_IF_BkUp_Write_MSBticks>
  /* USER CODE BEGIN HAL_RTCEx_SSRUEventCallback_Last */

  /* USER CODE END HAL_RTCEx_SSRUEventCallback_Last */
}
 8002cbe:	bf00      	nop
 8002cc0:	3710      	adds	r7, #16
 8002cc2:	46bd      	mov	sp, r7
 8002cc4:	bd80      	pop	{r7, pc}

08002cc6 <TIMER_IF_GetTime>:

uint32_t TIMER_IF_GetTime(uint16_t *mSeconds)
{
 8002cc6:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002cca:	b08c      	sub	sp, #48	; 0x30
 8002ccc:	af00      	add	r7, sp, #0
 8002cce:	6178      	str	r0, [r7, #20]
  uint32_t seconds = 0;
 8002cd0:	2300      	movs	r3, #0
 8002cd2:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* USER CODE BEGIN TIMER_IF_GetTime */

  /* USER CODE END TIMER_IF_GetTime */
  uint64_t ticks;
  uint32_t timerValueLsb = GetTimerTicks();
 8002cd4:	f000 f8a2 	bl	8002e1c <GetTimerTicks>
 8002cd8:	62b8      	str	r0, [r7, #40]	; 0x28
  uint32_t timerValueMSB = TIMER_IF_BkUp_Read_MSBticks();
 8002cda:	f000 f88f 	bl	8002dfc <TIMER_IF_BkUp_Read_MSBticks>
 8002cde:	6278      	str	r0, [r7, #36]	; 0x24

  ticks = (((uint64_t) timerValueMSB) << 32) + timerValueLsb;
 8002ce0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ce2:	2200      	movs	r2, #0
 8002ce4:	60bb      	str	r3, [r7, #8]
 8002ce6:	60fa      	str	r2, [r7, #12]
 8002ce8:	f04f 0200 	mov.w	r2, #0
 8002cec:	f04f 0300 	mov.w	r3, #0
 8002cf0:	68b9      	ldr	r1, [r7, #8]
 8002cf2:	000b      	movs	r3, r1
 8002cf4:	2200      	movs	r2, #0
 8002cf6:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8002cf8:	2000      	movs	r0, #0
 8002cfa:	460c      	mov	r4, r1
 8002cfc:	4605      	mov	r5, r0
 8002cfe:	eb12 0804 	adds.w	r8, r2, r4
 8002d02:	eb43 0905 	adc.w	r9, r3, r5
 8002d06:	e9c7 8906 	strd	r8, r9, [r7, #24]

  seconds = (uint32_t)(ticks >> RTC_N_PREDIV_S);
 8002d0a:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8002d0e:	f04f 0200 	mov.w	r2, #0
 8002d12:	f04f 0300 	mov.w	r3, #0
 8002d16:	0a82      	lsrs	r2, r0, #10
 8002d18:	ea42 5281 	orr.w	r2, r2, r1, lsl #22
 8002d1c:	0a8b      	lsrs	r3, r1, #10
 8002d1e:	4613      	mov	r3, r2
 8002d20:	62fb      	str	r3, [r7, #44]	; 0x2c

  ticks = (uint32_t) ticks & RTC_PREDIV_S;
 8002d22:	69bb      	ldr	r3, [r7, #24]
 8002d24:	2200      	movs	r2, #0
 8002d26:	603b      	str	r3, [r7, #0]
 8002d28:	607a      	str	r2, [r7, #4]
 8002d2a:	683b      	ldr	r3, [r7, #0]
 8002d2c:	f3c3 0a09 	ubfx	sl, r3, #0, #10
 8002d30:	f04f 0b00 	mov.w	fp, #0
 8002d34:	e9c7 ab06 	strd	sl, fp, [r7, #24]

  *mSeconds = TIMER_IF_Convert_Tick2ms(ticks);
 8002d38:	69bb      	ldr	r3, [r7, #24]
 8002d3a:	4618      	mov	r0, r3
 8002d3c:	f7ff ff46 	bl	8002bcc <TIMER_IF_Convert_Tick2ms>
 8002d40:	4603      	mov	r3, r0
 8002d42:	b29a      	uxth	r2, r3
 8002d44:	697b      	ldr	r3, [r7, #20]
 8002d46:	801a      	strh	r2, [r3, #0]

  /* USER CODE BEGIN TIMER_IF_GetTime_Last */

  /* USER CODE END TIMER_IF_GetTime_Last */
  return seconds;
 8002d48:	6afb      	ldr	r3, [r7, #44]	; 0x2c
}
 8002d4a:	4618      	mov	r0, r3
 8002d4c:	3730      	adds	r7, #48	; 0x30
 8002d4e:	46bd      	mov	sp, r7
 8002d50:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

08002d54 <TIMER_IF_BkUp_Write_Seconds>:

void TIMER_IF_BkUp_Write_Seconds(uint32_t Seconds)
{
 8002d54:	b580      	push	{r7, lr}
 8002d56:	b082      	sub	sp, #8
 8002d58:	af00      	add	r7, sp, #0
 8002d5a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_BkUp_Write_Seconds */

  /* USER CODE END TIMER_IF_BkUp_Write_Seconds */
  HAL_RTCEx_BKUPWrite(&hrtc, RTC_BKP_SECONDS, Seconds);
 8002d5c:	687a      	ldr	r2, [r7, #4]
 8002d5e:	2100      	movs	r1, #0
 8002d60:	4803      	ldr	r0, [pc, #12]	; (8002d70 <TIMER_IF_BkUp_Write_Seconds+0x1c>)
 8002d62:	f007 fd1f 	bl	800a7a4 <HAL_RTCEx_BKUPWrite>
  /* USER CODE BEGIN TIMER_IF_BkUp_Write_Seconds_Last */

  /* USER CODE END TIMER_IF_BkUp_Write_Seconds_Last */
}
 8002d66:	bf00      	nop
 8002d68:	3708      	adds	r7, #8
 8002d6a:	46bd      	mov	sp, r7
 8002d6c:	bd80      	pop	{r7, pc}
 8002d6e:	bf00      	nop
 8002d70:	200003ec 	.word	0x200003ec

08002d74 <TIMER_IF_BkUp_Write_SubSeconds>:

void TIMER_IF_BkUp_Write_SubSeconds(uint32_t SubSeconds)
{
 8002d74:	b580      	push	{r7, lr}
 8002d76:	b082      	sub	sp, #8
 8002d78:	af00      	add	r7, sp, #0
 8002d7a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_BkUp_Write_SubSeconds */

  /* USER CODE END TIMER_IF_BkUp_Write_SubSeconds */
  HAL_RTCEx_BKUPWrite(&hrtc, RTC_BKP_SUBSECONDS, SubSeconds);
 8002d7c:	687a      	ldr	r2, [r7, #4]
 8002d7e:	2101      	movs	r1, #1
 8002d80:	4803      	ldr	r0, [pc, #12]	; (8002d90 <TIMER_IF_BkUp_Write_SubSeconds+0x1c>)
 8002d82:	f007 fd0f 	bl	800a7a4 <HAL_RTCEx_BKUPWrite>
  /* USER CODE BEGIN TIMER_IF_BkUp_Write_SubSeconds_Last */

  /* USER CODE END TIMER_IF_BkUp_Write_SubSeconds_Last */
}
 8002d86:	bf00      	nop
 8002d88:	3708      	adds	r7, #8
 8002d8a:	46bd      	mov	sp, r7
 8002d8c:	bd80      	pop	{r7, pc}
 8002d8e:	bf00      	nop
 8002d90:	200003ec 	.word	0x200003ec

08002d94 <TIMER_IF_BkUp_Read_Seconds>:

uint32_t TIMER_IF_BkUp_Read_Seconds(void)
{
 8002d94:	b580      	push	{r7, lr}
 8002d96:	b082      	sub	sp, #8
 8002d98:	af00      	add	r7, sp, #0
  uint32_t ret = 0;
 8002d9a:	2300      	movs	r3, #0
 8002d9c:	607b      	str	r3, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_BkUp_Read_Seconds */

  /* USER CODE END TIMER_IF_BkUp_Read_Seconds */
  ret = HAL_RTCEx_BKUPRead(&hrtc, RTC_BKP_SECONDS);
 8002d9e:	2100      	movs	r1, #0
 8002da0:	4804      	ldr	r0, [pc, #16]	; (8002db4 <TIMER_IF_BkUp_Read_Seconds+0x20>)
 8002da2:	f007 fd17 	bl	800a7d4 <HAL_RTCEx_BKUPRead>
 8002da6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_BkUp_Read_Seconds_Last */

  /* USER CODE END TIMER_IF_BkUp_Read_Seconds_Last */
  return ret;
 8002da8:	687b      	ldr	r3, [r7, #4]
}
 8002daa:	4618      	mov	r0, r3
 8002dac:	3708      	adds	r7, #8
 8002dae:	46bd      	mov	sp, r7
 8002db0:	bd80      	pop	{r7, pc}
 8002db2:	bf00      	nop
 8002db4:	200003ec 	.word	0x200003ec

08002db8 <TIMER_IF_BkUp_Read_SubSeconds>:

uint32_t TIMER_IF_BkUp_Read_SubSeconds(void)
{
 8002db8:	b580      	push	{r7, lr}
 8002dba:	b082      	sub	sp, #8
 8002dbc:	af00      	add	r7, sp, #0
  uint32_t ret = 0;
 8002dbe:	2300      	movs	r3, #0
 8002dc0:	607b      	str	r3, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_BkUp_Read_SubSeconds */

  /* USER CODE END TIMER_IF_BkUp_Read_SubSeconds */
  ret = HAL_RTCEx_BKUPRead(&hrtc, RTC_BKP_SUBSECONDS);
 8002dc2:	2101      	movs	r1, #1
 8002dc4:	4804      	ldr	r0, [pc, #16]	; (8002dd8 <TIMER_IF_BkUp_Read_SubSeconds+0x20>)
 8002dc6:	f007 fd05 	bl	800a7d4 <HAL_RTCEx_BKUPRead>
 8002dca:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_BkUp_Read_SubSeconds_Last */

  /* USER CODE END TIMER_IF_BkUp_Read_SubSeconds_Last */
  return ret;
 8002dcc:	687b      	ldr	r3, [r7, #4]
}
 8002dce:	4618      	mov	r0, r3
 8002dd0:	3708      	adds	r7, #8
 8002dd2:	46bd      	mov	sp, r7
 8002dd4:	bd80      	pop	{r7, pc}
 8002dd6:	bf00      	nop
 8002dd8:	200003ec 	.word	0x200003ec

08002ddc <TIMER_IF_BkUp_Write_MSBticks>:

/* USER CODE END EF */

/* Private functions ---------------------------------------------------------*/
static void TIMER_IF_BkUp_Write_MSBticks(uint32_t MSBticks)
{
 8002ddc:	b580      	push	{r7, lr}
 8002dde:	b082      	sub	sp, #8
 8002de0:	af00      	add	r7, sp, #0
 8002de2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_BkUp_Write_MSBticks */

  /* USER CODE END TIMER_IF_BkUp_Write_MSBticks */
  HAL_RTCEx_BKUPWrite(&hrtc, RTC_BKP_MSBTICKS, MSBticks);
 8002de4:	687a      	ldr	r2, [r7, #4]
 8002de6:	2102      	movs	r1, #2
 8002de8:	4803      	ldr	r0, [pc, #12]	; (8002df8 <TIMER_IF_BkUp_Write_MSBticks+0x1c>)
 8002dea:	f007 fcdb 	bl	800a7a4 <HAL_RTCEx_BKUPWrite>
  /* USER CODE BEGIN TIMER_IF_BkUp_Write_MSBticks_Last */

  /* USER CODE END TIMER_IF_BkUp_Write_MSBticks_Last */
}
 8002dee:	bf00      	nop
 8002df0:	3708      	adds	r7, #8
 8002df2:	46bd      	mov	sp, r7
 8002df4:	bd80      	pop	{r7, pc}
 8002df6:	bf00      	nop
 8002df8:	200003ec 	.word	0x200003ec

08002dfc <TIMER_IF_BkUp_Read_MSBticks>:

static uint32_t TIMER_IF_BkUp_Read_MSBticks(void)
{
 8002dfc:	b580      	push	{r7, lr}
 8002dfe:	b082      	sub	sp, #8
 8002e00:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIMER_IF_BkUp_Read_MSBticks */

  /* USER CODE END TIMER_IF_BkUp_Read_MSBticks */
  uint32_t MSBticks;
  MSBticks = HAL_RTCEx_BKUPRead(&hrtc, RTC_BKP_MSBTICKS);
 8002e02:	2102      	movs	r1, #2
 8002e04:	4804      	ldr	r0, [pc, #16]	; (8002e18 <TIMER_IF_BkUp_Read_MSBticks+0x1c>)
 8002e06:	f007 fce5 	bl	800a7d4 <HAL_RTCEx_BKUPRead>
 8002e0a:	6078      	str	r0, [r7, #4]
  return MSBticks;
 8002e0c:	687b      	ldr	r3, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_BkUp_Read_MSBticks_Last */

  /* USER CODE END TIMER_IF_BkUp_Read_MSBticks_Last */
}
 8002e0e:	4618      	mov	r0, r3
 8002e10:	3708      	adds	r7, #8
 8002e12:	46bd      	mov	sp, r7
 8002e14:	bd80      	pop	{r7, pc}
 8002e16:	bf00      	nop
 8002e18:	200003ec 	.word	0x200003ec

08002e1c <GetTimerTicks>:

static inline uint32_t GetTimerTicks(void)
{
 8002e1c:	b580      	push	{r7, lr}
 8002e1e:	b082      	sub	sp, #8
 8002e20:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN GetTimerTicks */

  /* USER CODE END GetTimerTicks */
  uint32_t ssr = LL_RTC_TIME_GetSubSecond(RTC);
 8002e22:	480b      	ldr	r0, [pc, #44]	; (8002e50 <GetTimerTicks+0x34>)
 8002e24:	f7ff fdd8 	bl	80029d8 <LL_RTC_TIME_GetSubSecond>
 8002e28:	6078      	str	r0, [r7, #4]
  /* read twice to make sure value it valid*/
  while (ssr != LL_RTC_TIME_GetSubSecond(RTC))
 8002e2a:	e003      	b.n	8002e34 <GetTimerTicks+0x18>
  {
    ssr = LL_RTC_TIME_GetSubSecond(RTC);
 8002e2c:	4808      	ldr	r0, [pc, #32]	; (8002e50 <GetTimerTicks+0x34>)
 8002e2e:	f7ff fdd3 	bl	80029d8 <LL_RTC_TIME_GetSubSecond>
 8002e32:	6078      	str	r0, [r7, #4]
  while (ssr != LL_RTC_TIME_GetSubSecond(RTC))
 8002e34:	4806      	ldr	r0, [pc, #24]	; (8002e50 <GetTimerTicks+0x34>)
 8002e36:	f7ff fdcf 	bl	80029d8 <LL_RTC_TIME_GetSubSecond>
 8002e3a:	4602      	mov	r2, r0
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	4293      	cmp	r3, r2
 8002e40:	d1f4      	bne.n	8002e2c <GetTimerTicks+0x10>
  }
  return UINT32_MAX - ssr;
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	43db      	mvns	r3, r3
  /* USER CODE BEGIN GetTimerTicks_Last */

  /* USER CODE END GetTimerTicks_Last */
}
 8002e46:	4618      	mov	r0, r3
 8002e48:	3708      	adds	r7, #8
 8002e4a:	46bd      	mov	sp, r7
 8002e4c:	bd80      	pop	{r7, pc}
 8002e4e:	bf00      	nop
 8002e50:	40002800 	.word	0x40002800

08002e54 <LL_AHB2_GRP1_EnableClock>:
{
 8002e54:	b480      	push	{r7}
 8002e56:	b085      	sub	sp, #20
 8002e58:	af00      	add	r7, sp, #0
 8002e5a:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8002e5c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002e60:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8002e62:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	4313      	orrs	r3, r2
 8002e6a:	64cb      	str	r3, [r1, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8002e6c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002e70:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	4013      	ands	r3, r2
 8002e76:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8002e78:	68fb      	ldr	r3, [r7, #12]
}
 8002e7a:	bf00      	nop
 8002e7c:	3714      	adds	r7, #20
 8002e7e:	46bd      	mov	sp, r7
 8002e80:	bc80      	pop	{r7}
 8002e82:	4770      	bx	lr

08002e84 <LL_APB2_GRP1_EnableClock>:
{
 8002e84:	b480      	push	{r7}
 8002e86:	b085      	sub	sp, #20
 8002e88:	af00      	add	r7, sp, #0
 8002e8a:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB2ENR, Periphs);
 8002e8c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002e90:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8002e92:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	4313      	orrs	r3, r2
 8002e9a:	660b      	str	r3, [r1, #96]	; 0x60
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8002e9c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002ea0:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	4013      	ands	r3, r2
 8002ea6:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8002ea8:	68fb      	ldr	r3, [r7, #12]
}
 8002eaa:	bf00      	nop
 8002eac:	3714      	adds	r7, #20
 8002eae:	46bd      	mov	sp, r7
 8002eb0:	bc80      	pop	{r7}
 8002eb2:	4770      	bx	lr

08002eb4 <LL_APB2_GRP1_DisableClock>:
{
 8002eb4:	b480      	push	{r7}
 8002eb6:	b083      	sub	sp, #12
 8002eb8:	af00      	add	r7, sp, #0
 8002eba:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(RCC->APB2ENR, Periphs);
 8002ebc:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002ec0:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	43db      	mvns	r3, r3
 8002ec6:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002eca:	4013      	ands	r3, r2
 8002ecc:	660b      	str	r3, [r1, #96]	; 0x60
}
 8002ece:	bf00      	nop
 8002ed0:	370c      	adds	r7, #12
 8002ed2:	46bd      	mov	sp, r7
 8002ed4:	bc80      	pop	{r7}
 8002ed6:	4770      	bx	lr

08002ed8 <MX_USART1_UART_Init>:
DMA_HandleTypeDef hdma_usart1_tx;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8002ed8:	b580      	push	{r7, lr}
 8002eda:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8002edc:	4b22      	ldr	r3, [pc, #136]	; (8002f68 <MX_USART1_UART_Init+0x90>)
 8002ede:	4a23      	ldr	r2, [pc, #140]	; (8002f6c <MX_USART1_UART_Init+0x94>)
 8002ee0:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8002ee2:	4b21      	ldr	r3, [pc, #132]	; (8002f68 <MX_USART1_UART_Init+0x90>)
 8002ee4:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002ee8:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8002eea:	4b1f      	ldr	r3, [pc, #124]	; (8002f68 <MX_USART1_UART_Init+0x90>)
 8002eec:	2200      	movs	r2, #0
 8002eee:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8002ef0:	4b1d      	ldr	r3, [pc, #116]	; (8002f68 <MX_USART1_UART_Init+0x90>)
 8002ef2:	2200      	movs	r2, #0
 8002ef4:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8002ef6:	4b1c      	ldr	r3, [pc, #112]	; (8002f68 <MX_USART1_UART_Init+0x90>)
 8002ef8:	2200      	movs	r2, #0
 8002efa:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8002efc:	4b1a      	ldr	r3, [pc, #104]	; (8002f68 <MX_USART1_UART_Init+0x90>)
 8002efe:	220c      	movs	r2, #12
 8002f00:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002f02:	4b19      	ldr	r3, [pc, #100]	; (8002f68 <MX_USART1_UART_Init+0x90>)
 8002f04:	2200      	movs	r2, #0
 8002f06:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8002f08:	4b17      	ldr	r3, [pc, #92]	; (8002f68 <MX_USART1_UART_Init+0x90>)
 8002f0a:	2200      	movs	r2, #0
 8002f0c:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002f0e:	4b16      	ldr	r3, [pc, #88]	; (8002f68 <MX_USART1_UART_Init+0x90>)
 8002f10:	2200      	movs	r2, #0
 8002f12:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8002f14:	4b14      	ldr	r3, [pc, #80]	; (8002f68 <MX_USART1_UART_Init+0x90>)
 8002f16:	2200      	movs	r2, #0
 8002f18:	625a      	str	r2, [r3, #36]	; 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002f1a:	4b13      	ldr	r3, [pc, #76]	; (8002f68 <MX_USART1_UART_Init+0x90>)
 8002f1c:	2200      	movs	r2, #0
 8002f1e:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8002f20:	4811      	ldr	r0, [pc, #68]	; (8002f68 <MX_USART1_UART_Init+0x90>)
 8002f22:	f008 fd10 	bl	800b946 <HAL_UART_Init>
 8002f26:	4603      	mov	r3, r0
 8002f28:	2b00      	cmp	r3, #0
 8002f2a:	d001      	beq.n	8002f30 <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 8002f2c:	f7ff f86c 	bl	8002008 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002f30:	2100      	movs	r1, #0
 8002f32:	480d      	ldr	r0, [pc, #52]	; (8002f68 <MX_USART1_UART_Init+0x90>)
 8002f34:	f00a ff7d 	bl	800de32 <HAL_UARTEx_SetTxFifoThreshold>
 8002f38:	4603      	mov	r3, r0
 8002f3a:	2b00      	cmp	r3, #0
 8002f3c:	d001      	beq.n	8002f42 <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 8002f3e:	f7ff f863 	bl	8002008 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002f42:	2100      	movs	r1, #0
 8002f44:	4808      	ldr	r0, [pc, #32]	; (8002f68 <MX_USART1_UART_Init+0x90>)
 8002f46:	f00a ffb2 	bl	800deae <HAL_UARTEx_SetRxFifoThreshold>
 8002f4a:	4603      	mov	r3, r0
 8002f4c:	2b00      	cmp	r3, #0
 8002f4e:	d001      	beq.n	8002f54 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 8002f50:	f7ff f85a 	bl	8002008 <Error_Handler>
  }
  if (HAL_UARTEx_EnableFifoMode(&huart1) != HAL_OK)
 8002f54:	4804      	ldr	r0, [pc, #16]	; (8002f68 <MX_USART1_UART_Init+0x90>)
 8002f56:	f00a ff31 	bl	800ddbc <HAL_UARTEx_EnableFifoMode>
 8002f5a:	4603      	mov	r3, r0
 8002f5c:	2b00      	cmp	r3, #0
 8002f5e:	d001      	beq.n	8002f64 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 8002f60:	f7ff f852 	bl	8002008 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8002f64:	bf00      	nop
 8002f66:	bd80      	pop	{r7, pc}
 8002f68:	200004a4 	.word	0x200004a4
 8002f6c:	40013800 	.word	0x40013800

08002f70 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8002f70:	b580      	push	{r7, lr}
 8002f72:	b096      	sub	sp, #88	; 0x58
 8002f74:	af00      	add	r7, sp, #0
 8002f76:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002f78:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8002f7c:	2200      	movs	r2, #0
 8002f7e:	601a      	str	r2, [r3, #0]
 8002f80:	605a      	str	r2, [r3, #4]
 8002f82:	609a      	str	r2, [r3, #8]
 8002f84:	60da      	str	r2, [r3, #12]
 8002f86:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002f88:	f107 030c 	add.w	r3, r7, #12
 8002f8c:	2238      	movs	r2, #56	; 0x38
 8002f8e:	2100      	movs	r1, #0
 8002f90:	4618      	mov	r0, r3
 8002f92:	f01d fb85 	bl	80206a0 <memset>
  if(uartHandle->Instance==USART1)
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	681b      	ldr	r3, [r3, #0]
 8002f9a:	4a2f      	ldr	r2, [pc, #188]	; (8003058 <HAL_UART_MspInit+0xe8>)
 8002f9c:	4293      	cmp	r3, r2
 8002f9e:	d156      	bne.n	800304e <HAL_UART_MspInit+0xde>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8002fa0:	2301      	movs	r3, #1
 8002fa2:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8002fa4:	f44f 3340 	mov.w	r3, #196608	; 0x30000
 8002fa8:	613b      	str	r3, [r7, #16]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002faa:	f107 030c 	add.w	r3, r7, #12
 8002fae:	4618      	mov	r0, r3
 8002fb0:	f006 ff80 	bl	8009eb4 <HAL_RCCEx_PeriphCLKConfig>
 8002fb4:	4603      	mov	r3, r0
 8002fb6:	2b00      	cmp	r3, #0
 8002fb8:	d001      	beq.n	8002fbe <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8002fba:	f7ff f825 	bl	8002008 <Error_Handler>
    }

    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002fbe:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8002fc2:	f7ff ff5f 	bl	8002e84 <LL_APB2_GRP1_EnableClock>

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002fc6:	2002      	movs	r0, #2
 8002fc8:	f7ff ff44 	bl	8002e54 <LL_AHB2_GRP1_EnableClock>
    /**USART1 GPIO Configuration
    PB7     ------> USART1_RX
    PB6     ------> USART1_TX
    */
    GPIO_InitStruct.Pin = USARTx_RX_Pin|USARTx_TX_Pin;
 8002fcc:	23c0      	movs	r3, #192	; 0xc0
 8002fce:	647b      	str	r3, [r7, #68]	; 0x44
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002fd0:	2302      	movs	r3, #2
 8002fd2:	64bb      	str	r3, [r7, #72]	; 0x48
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002fd4:	2300      	movs	r3, #0
 8002fd6:	64fb      	str	r3, [r7, #76]	; 0x4c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002fd8:	2303      	movs	r3, #3
 8002fda:	653b      	str	r3, [r7, #80]	; 0x50
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8002fdc:	2307      	movs	r3, #7
 8002fde:	657b      	str	r3, [r7, #84]	; 0x54
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002fe0:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8002fe4:	4619      	mov	r1, r3
 8002fe6:	481d      	ldr	r0, [pc, #116]	; (800305c <HAL_UART_MspInit+0xec>)
 8002fe8:	f004 fcac 	bl	8007944 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_TX Init */
    hdma_usart1_tx.Instance = DMA1_Channel1;
 8002fec:	4b1c      	ldr	r3, [pc, #112]	; (8003060 <HAL_UART_MspInit+0xf0>)
 8002fee:	4a1d      	ldr	r2, [pc, #116]	; (8003064 <HAL_UART_MspInit+0xf4>)
 8002ff0:	601a      	str	r2, [r3, #0]
    hdma_usart1_tx.Init.Request = DMA_REQUEST_USART1_TX;
 8002ff2:	4b1b      	ldr	r3, [pc, #108]	; (8003060 <HAL_UART_MspInit+0xf0>)
 8002ff4:	2212      	movs	r2, #18
 8002ff6:	605a      	str	r2, [r3, #4]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002ff8:	4b19      	ldr	r3, [pc, #100]	; (8003060 <HAL_UART_MspInit+0xf0>)
 8002ffa:	2210      	movs	r2, #16
 8002ffc:	609a      	str	r2, [r3, #8]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002ffe:	4b18      	ldr	r3, [pc, #96]	; (8003060 <HAL_UART_MspInit+0xf0>)
 8003000:	2200      	movs	r2, #0
 8003002:	60da      	str	r2, [r3, #12]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8003004:	4b16      	ldr	r3, [pc, #88]	; (8003060 <HAL_UART_MspInit+0xf0>)
 8003006:	2280      	movs	r2, #128	; 0x80
 8003008:	611a      	str	r2, [r3, #16]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800300a:	4b15      	ldr	r3, [pc, #84]	; (8003060 <HAL_UART_MspInit+0xf0>)
 800300c:	2200      	movs	r2, #0
 800300e:	615a      	str	r2, [r3, #20]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003010:	4b13      	ldr	r3, [pc, #76]	; (8003060 <HAL_UART_MspInit+0xf0>)
 8003012:	2200      	movs	r2, #0
 8003014:	619a      	str	r2, [r3, #24]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 8003016:	4b12      	ldr	r3, [pc, #72]	; (8003060 <HAL_UART_MspInit+0xf0>)
 8003018:	2200      	movs	r2, #0
 800301a:	61da      	str	r2, [r3, #28]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 800301c:	4b10      	ldr	r3, [pc, #64]	; (8003060 <HAL_UART_MspInit+0xf0>)
 800301e:	2200      	movs	r2, #0
 8003020:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 8003022:	480f      	ldr	r0, [pc, #60]	; (8003060 <HAL_UART_MspInit+0xf0>)
 8003024:	f003 fe8a 	bl	8006d3c <HAL_DMA_Init>
 8003028:	4603      	mov	r3, r0
 800302a:	2b00      	cmp	r3, #0
 800302c:	d001      	beq.n	8003032 <HAL_UART_MspInit+0xc2>
    {
      Error_Handler();
 800302e:	f7fe ffeb 	bl	8002008 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart1_tx);
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	4a0a      	ldr	r2, [pc, #40]	; (8003060 <HAL_UART_MspInit+0xf0>)
 8003036:	67da      	str	r2, [r3, #124]	; 0x7c
 8003038:	4a09      	ldr	r2, [pc, #36]	; (8003060 <HAL_UART_MspInit+0xf0>)
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	6293      	str	r3, [r2, #40]	; 0x28

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 2, 0);
 800303e:	2200      	movs	r2, #0
 8003040:	2102      	movs	r1, #2
 8003042:	2024      	movs	r0, #36	; 0x24
 8003044:	f003 fe43 	bl	8006cce <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8003048:	2024      	movs	r0, #36	; 0x24
 800304a:	f003 fe5a 	bl	8006d02 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 800304e:	bf00      	nop
 8003050:	3758      	adds	r7, #88	; 0x58
 8003052:	46bd      	mov	sp, r7
 8003054:	bd80      	pop	{r7, pc}
 8003056:	bf00      	nop
 8003058:	40013800 	.word	0x40013800
 800305c:	48000400 	.word	0x48000400
 8003060:	20000538 	.word	0x20000538
 8003064:	40020008 	.word	0x40020008

08003068 <HAL_UART_MspDeInit>:

void HAL_UART_MspDeInit(UART_HandleTypeDef* uartHandle)
{
 8003068:	b580      	push	{r7, lr}
 800306a:	b082      	sub	sp, #8
 800306c:	af00      	add	r7, sp, #0
 800306e:	6078      	str	r0, [r7, #4]

  if(uartHandle->Instance==USART1)
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	681b      	ldr	r3, [r3, #0]
 8003074:	4a0b      	ldr	r2, [pc, #44]	; (80030a4 <HAL_UART_MspDeInit+0x3c>)
 8003076:	4293      	cmp	r3, r2
 8003078:	d10f      	bne.n	800309a <HAL_UART_MspDeInit+0x32>
  {
  /* USER CODE BEGIN USART1_MspDeInit 0 */

  /* USER CODE END USART1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_USART1_CLK_DISABLE();
 800307a:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 800307e:	f7ff ff19 	bl	8002eb4 <LL_APB2_GRP1_DisableClock>

    /**USART1 GPIO Configuration
    PB7     ------> USART1_RX
    PB6     ------> USART1_TX
    */
    HAL_GPIO_DeInit(GPIOB, USARTx_RX_Pin|USARTx_TX_Pin);
 8003082:	21c0      	movs	r1, #192	; 0xc0
 8003084:	4808      	ldr	r0, [pc, #32]	; (80030a8 <HAL_UART_MspDeInit+0x40>)
 8003086:	f004 fdbd 	bl	8007c04 <HAL_GPIO_DeInit>

    /* USART1 DMA DeInit */
    HAL_DMA_DeInit(uartHandle->hdmatx);
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800308e:	4618      	mov	r0, r3
 8003090:	f003 fefc 	bl	8006e8c <HAL_DMA_DeInit>

    /* USART1 interrupt Deinit */
    HAL_NVIC_DisableIRQ(USART1_IRQn);
 8003094:	2024      	movs	r0, #36	; 0x24
 8003096:	f003 fe42 	bl	8006d1e <HAL_NVIC_DisableIRQ>
  /* USER CODE BEGIN USART1_MspDeInit 1 */

  /* USER CODE END USART1_MspDeInit 1 */
  }
}
 800309a:	bf00      	nop
 800309c:	3708      	adds	r7, #8
 800309e:	46bd      	mov	sp, r7
 80030a0:	bd80      	pop	{r7, pc}
 80030a2:	bf00      	nop
 80030a4:	40013800 	.word	0x40013800
 80030a8:	48000400 	.word	0x48000400

080030ac <LL_APB2_GRP1_ForceReset>:
{
 80030ac:	b480      	push	{r7}
 80030ae:	b083      	sub	sp, #12
 80030b0:	af00      	add	r7, sp, #0
 80030b2:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB2RSTR, Periphs);
 80030b4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80030b8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80030ba:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	4313      	orrs	r3, r2
 80030c2:	640b      	str	r3, [r1, #64]	; 0x40
}
 80030c4:	bf00      	nop
 80030c6:	370c      	adds	r7, #12
 80030c8:	46bd      	mov	sp, r7
 80030ca:	bc80      	pop	{r7}
 80030cc:	4770      	bx	lr

080030ce <LL_APB2_GRP1_ReleaseReset>:
{
 80030ce:	b480      	push	{r7}
 80030d0:	b083      	sub	sp, #12
 80030d2:	af00      	add	r7, sp, #0
 80030d4:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(RCC->APB2RSTR, Periphs);
 80030d6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80030da:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	43db      	mvns	r3, r3
 80030e0:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80030e4:	4013      	ands	r3, r2
 80030e6:	640b      	str	r3, [r1, #64]	; 0x40
}
 80030e8:	bf00      	nop
 80030ea:	370c      	adds	r7, #12
 80030ec:	46bd      	mov	sp, r7
 80030ee:	bc80      	pop	{r7}
 80030f0:	4770      	bx	lr
	...

080030f4 <LL_EXTI_EnableIT_0_31>:
{
 80030f4:	b480      	push	{r7}
 80030f6:	b083      	sub	sp, #12
 80030f8:	af00      	add	r7, sp, #0
 80030fa:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR1, ExtiLine);
 80030fc:	4b06      	ldr	r3, [pc, #24]	; (8003118 <LL_EXTI_EnableIT_0_31+0x24>)
 80030fe:	f8d3 2080 	ldr.w	r2, [r3, #128]	; 0x80
 8003102:	4905      	ldr	r1, [pc, #20]	; (8003118 <LL_EXTI_EnableIT_0_31+0x24>)
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	4313      	orrs	r3, r2
 8003108:	f8c1 3080 	str.w	r3, [r1, #128]	; 0x80
}
 800310c:	bf00      	nop
 800310e:	370c      	adds	r7, #12
 8003110:	46bd      	mov	sp, r7
 8003112:	bc80      	pop	{r7}
 8003114:	4770      	bx	lr
 8003116:	bf00      	nop
 8003118:	58000800 	.word	0x58000800

0800311c <vcom_Init>:
/* USER CODE END PFP */

/* Exported functions --------------------------------------------------------*/

UTIL_ADV_TRACE_Status_t vcom_Init(void (*cb)(void *))
{
 800311c:	b580      	push	{r7, lr}
 800311e:	b082      	sub	sp, #8
 8003120:	af00      	add	r7, sp, #0
 8003122:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN vcom_Init_1 */

  /* USER CODE END vcom_Init_1 */
  TxCpltCallback = cb;
 8003124:	4a07      	ldr	r2, [pc, #28]	; (8003144 <vcom_Init+0x28>)
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	6013      	str	r3, [r2, #0]
  MX_DMA_Init();
 800312a:	f7fe fae9 	bl	8001700 <MX_DMA_Init>
  MX_USART1_UART_Init();
 800312e:	f7ff fed3 	bl	8002ed8 <MX_USART1_UART_Init>
  LL_EXTI_EnableIT_0_31(LL_EXTI_LINE_26);
 8003132:	f04f 6080 	mov.w	r0, #67108864	; 0x4000000
 8003136:	f7ff ffdd 	bl	80030f4 <LL_EXTI_EnableIT_0_31>
  return UTIL_ADV_TRACE_OK;
 800313a:	2300      	movs	r3, #0
  /* USER CODE BEGIN vcom_Init_2 */

  /* USER CODE END vcom_Init_2 */
}
 800313c:	4618      	mov	r0, r3
 800313e:	3708      	adds	r7, #8
 8003140:	46bd      	mov	sp, r7
 8003142:	bd80      	pop	{r7, pc}
 8003144:	2000059c 	.word	0x2000059c

08003148 <vcom_DeInit>:

UTIL_ADV_TRACE_Status_t vcom_DeInit(void)
{
 8003148:	b580      	push	{r7, lr}
 800314a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN vcom_DeInit_1 */

  /* USER CODE END vcom_DeInit_1 */
  /* ##-1- Reset peripherals ################################################## */
  __HAL_RCC_USART1_FORCE_RESET();
 800314c:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8003150:	f7ff ffac 	bl	80030ac <LL_APB2_GRP1_ForceReset>
  __HAL_RCC_USART1_RELEASE_RESET();
 8003154:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8003158:	f7ff ffb9 	bl	80030ce <LL_APB2_GRP1_ReleaseReset>

  /* ##-2- MspDeInit ################################################## */
  HAL_UART_MspDeInit(&huart1);
 800315c:	4804      	ldr	r0, [pc, #16]	; (8003170 <vcom_DeInit+0x28>)
 800315e:	f7ff ff83 	bl	8003068 <HAL_UART_MspDeInit>

  /* ##-3- Disable the NVIC for DMA ########################################### */
  /* USER CODE BEGIN 1 */
  HAL_NVIC_DisableIRQ(DMA1_Channel5_IRQn);
 8003162:	200f      	movs	r0, #15
 8003164:	f003 fddb 	bl	8006d1e <HAL_NVIC_DisableIRQ>

  return UTIL_ADV_TRACE_OK;
 8003168:	2300      	movs	r3, #0
  /* USER CODE END 1 */
  /* USER CODE BEGIN vcom_DeInit_2 */

  /* USER CODE END vcom_DeInit_2 */
}
 800316a:	4618      	mov	r0, r3
 800316c:	bd80      	pop	{r7, pc}
 800316e:	bf00      	nop
 8003170:	200004a4 	.word	0x200004a4

08003174 <vcom_Trace_DMA>:

  /* USER CODE END vcom_Trace_2 */
}

UTIL_ADV_TRACE_Status_t vcom_Trace_DMA(uint8_t *p_data, uint16_t size)
{
 8003174:	b580      	push	{r7, lr}
 8003176:	b082      	sub	sp, #8
 8003178:	af00      	add	r7, sp, #0
 800317a:	6078      	str	r0, [r7, #4]
 800317c:	460b      	mov	r3, r1
 800317e:	807b      	strh	r3, [r7, #2]
  /* USER CODE BEGIN vcom_Trace_DMA_1 */

  /* USER CODE END vcom_Trace_DMA_1 */
  HAL_UART_Transmit_DMA(&huart1, p_data, size);
 8003180:	887b      	ldrh	r3, [r7, #2]
 8003182:	461a      	mov	r2, r3
 8003184:	6879      	ldr	r1, [r7, #4]
 8003186:	4804      	ldr	r0, [pc, #16]	; (8003198 <vcom_Trace_DMA+0x24>)
 8003188:	f008 fdc4 	bl	800bd14 <HAL_UART_Transmit_DMA>
  return UTIL_ADV_TRACE_OK;
 800318c:	2300      	movs	r3, #0
  /* USER CODE BEGIN vcom_Trace_DMA_2 */

  /* USER CODE END vcom_Trace_DMA_2 */
}
 800318e:	4618      	mov	r0, r3
 8003190:	3708      	adds	r7, #8
 8003192:	46bd      	mov	sp, r7
 8003194:	bd80      	pop	{r7, pc}
 8003196:	bf00      	nop
 8003198:	200004a4 	.word	0x200004a4

0800319c <vcom_ReceiveInit>:

UTIL_ADV_TRACE_Status_t vcom_ReceiveInit(void (*RxCb)(uint8_t *rxChar, uint16_t size, uint8_t error))
{
 800319c:	b580      	push	{r7, lr}
 800319e:	b084      	sub	sp, #16
 80031a0:	af00      	add	r7, sp, #0
 80031a2:	6078      	str	r0, [r7, #4]

  /* USER CODE END vcom_ReceiveInit_1 */
  UART_WakeUpTypeDef WakeUpSelection;

  /*record call back*/
  RxCpltCallback = RxCb;
 80031a4:	4a19      	ldr	r2, [pc, #100]	; (800320c <vcom_ReceiveInit+0x70>)
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	6013      	str	r3, [r2, #0]

  /*Set wakeUp event on start bit*/
  WakeUpSelection.WakeUpEvent = UART_WAKEUP_ON_STARTBIT;
 80031aa:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80031ae:	60bb      	str	r3, [r7, #8]

  HAL_UARTEx_StopModeWakeUpSourceConfig(&huart1, WakeUpSelection);
 80031b0:	f107 0308 	add.w	r3, r7, #8
 80031b4:	e893 0006 	ldmia.w	r3, {r1, r2}
 80031b8:	4815      	ldr	r0, [pc, #84]	; (8003210 <vcom_ReceiveInit+0x74>)
 80031ba:	f00a fd72 	bl	800dca2 <HAL_UARTEx_StopModeWakeUpSourceConfig>

  /* Make sure that no UART transfer is on-going */
  while (__HAL_UART_GET_FLAG(&huart1, USART_ISR_BUSY) == SET);
 80031be:	bf00      	nop
 80031c0:	4b13      	ldr	r3, [pc, #76]	; (8003210 <vcom_ReceiveInit+0x74>)
 80031c2:	681b      	ldr	r3, [r3, #0]
 80031c4:	69db      	ldr	r3, [r3, #28]
 80031c6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80031ca:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80031ce:	d0f7      	beq.n	80031c0 <vcom_ReceiveInit+0x24>

  /* Make sure that UART is ready to receive)   */
  while (__HAL_UART_GET_FLAG(&huart1, USART_ISR_REACK) == RESET);
 80031d0:	bf00      	nop
 80031d2:	4b0f      	ldr	r3, [pc, #60]	; (8003210 <vcom_ReceiveInit+0x74>)
 80031d4:	681b      	ldr	r3, [r3, #0]
 80031d6:	69db      	ldr	r3, [r3, #28]
 80031d8:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80031dc:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80031e0:	d1f7      	bne.n	80031d2 <vcom_ReceiveInit+0x36>

  /* Enable USART interrupt */
  __HAL_UART_ENABLE_IT(&huart1, UART_IT_WUF);
 80031e2:	4b0b      	ldr	r3, [pc, #44]	; (8003210 <vcom_ReceiveInit+0x74>)
 80031e4:	681b      	ldr	r3, [r3, #0]
 80031e6:	689a      	ldr	r2, [r3, #8]
 80031e8:	4b09      	ldr	r3, [pc, #36]	; (8003210 <vcom_ReceiveInit+0x74>)
 80031ea:	681b      	ldr	r3, [r3, #0]
 80031ec:	f442 0280 	orr.w	r2, r2, #4194304	; 0x400000
 80031f0:	609a      	str	r2, [r3, #8]

  /*Enable wakeup from stop mode*/
  HAL_UARTEx_EnableStopMode(&huart1);
 80031f2:	4807      	ldr	r0, [pc, #28]	; (8003210 <vcom_ReceiveInit+0x74>)
 80031f4:	f00a fdb0 	bl	800dd58 <HAL_UARTEx_EnableStopMode>

  /*Start LPUART receive on IT*/
  HAL_UART_Receive_IT(&huart1, &charRx, 1);
 80031f8:	2201      	movs	r2, #1
 80031fa:	4906      	ldr	r1, [pc, #24]	; (8003214 <vcom_ReceiveInit+0x78>)
 80031fc:	4804      	ldr	r0, [pc, #16]	; (8003210 <vcom_ReceiveInit+0x74>)
 80031fe:	f008 fd3d 	bl	800bc7c <HAL_UART_Receive_IT>

  return UTIL_ADV_TRACE_OK;
 8003202:	2300      	movs	r3, #0
  /* USER CODE BEGIN vcom_ReceiveInit_2 */

  /* USER CODE END vcom_ReceiveInit_2 */
}
 8003204:	4618      	mov	r0, r3
 8003206:	3710      	adds	r7, #16
 8003208:	46bd      	mov	sp, r7
 800320a:	bd80      	pop	{r7, pc}
 800320c:	200005a0 	.word	0x200005a0
 8003210:	200004a4 	.word	0x200004a4
 8003214:	20000598 	.word	0x20000598

08003218 <vcom_Resume>:

void vcom_Resume(void)
{
 8003218:	b580      	push	{r7, lr}
 800321a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN vcom_Resume_1 */

  /* USER CODE END vcom_Resume_1 */
  /*to re-enable lost UART settings*/
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800321c:	4808      	ldr	r0, [pc, #32]	; (8003240 <vcom_Resume+0x28>)
 800321e:	f008 fb92 	bl	800b946 <HAL_UART_Init>
 8003222:	4603      	mov	r3, r0
 8003224:	2b00      	cmp	r3, #0
 8003226:	d001      	beq.n	800322c <vcom_Resume+0x14>
  {
    Error_Handler();
 8003228:	f7fe feee 	bl	8002008 <Error_Handler>
  }

  /*to re-enable lost DMA settings*/
  if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 800322c:	4805      	ldr	r0, [pc, #20]	; (8003244 <vcom_Resume+0x2c>)
 800322e:	f003 fd85 	bl	8006d3c <HAL_DMA_Init>
 8003232:	4603      	mov	r3, r0
 8003234:	2b00      	cmp	r3, #0
 8003236:	d001      	beq.n	800323c <vcom_Resume+0x24>
  {
    Error_Handler();
 8003238:	f7fe fee6 	bl	8002008 <Error_Handler>
  }
  /* USER CODE BEGIN vcom_Resume_2 */

  /* USER CODE END vcom_Resume_2 */
}
 800323c:	bf00      	nop
 800323e:	bd80      	pop	{r7, pc}
 8003240:	200004a4 	.word	0x200004a4
 8003244:	20000538 	.word	0x20000538

08003248 <HAL_UART_TxCpltCallback>:

void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8003248:	b580      	push	{r7, lr}
 800324a:	b082      	sub	sp, #8
 800324c:	af00      	add	r7, sp, #0
 800324e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_UART_TxCpltCallback_1 */

  /* USER CODE END HAL_UART_TxCpltCallback_1 */
  /* buffer transmission complete*/
  if (huart->Instance == USART1)
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	681b      	ldr	r3, [r3, #0]
 8003254:	4a05      	ldr	r2, [pc, #20]	; (800326c <HAL_UART_TxCpltCallback+0x24>)
 8003256:	4293      	cmp	r3, r2
 8003258:	d103      	bne.n	8003262 <HAL_UART_TxCpltCallback+0x1a>
  {
    TxCpltCallback(NULL);
 800325a:	4b05      	ldr	r3, [pc, #20]	; (8003270 <HAL_UART_TxCpltCallback+0x28>)
 800325c:	681b      	ldr	r3, [r3, #0]
 800325e:	2000      	movs	r0, #0
 8003260:	4798      	blx	r3
  }
  /* USER CODE BEGIN HAL_UART_TxCpltCallback_2 */

  /* USER CODE END HAL_UART_TxCpltCallback_2 */
}
 8003262:	bf00      	nop
 8003264:	3708      	adds	r7, #8
 8003266:	46bd      	mov	sp, r7
 8003268:	bd80      	pop	{r7, pc}
 800326a:	bf00      	nop
 800326c:	40013800 	.word	0x40013800
 8003270:	2000059c 	.word	0x2000059c

08003274 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8003274:	b580      	push	{r7, lr}
 8003276:	b082      	sub	sp, #8
 8003278:	af00      	add	r7, sp, #0
 800327a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_UART_RxCpltCallback_1 */

  /* USER CODE END HAL_UART_RxCpltCallback_1 */
  if (huart->Instance == USART1)
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	681b      	ldr	r3, [r3, #0]
 8003280:	4a0d      	ldr	r2, [pc, #52]	; (80032b8 <HAL_UART_RxCpltCallback+0x44>)
 8003282:	4293      	cmp	r3, r2
 8003284:	d113      	bne.n	80032ae <HAL_UART_RxCpltCallback+0x3a>
  {
    if ((NULL != RxCpltCallback) && (HAL_UART_ERROR_NONE == huart->ErrorCode))
 8003286:	4b0d      	ldr	r3, [pc, #52]	; (80032bc <HAL_UART_RxCpltCallback+0x48>)
 8003288:	681b      	ldr	r3, [r3, #0]
 800328a:	2b00      	cmp	r3, #0
 800328c:	d00a      	beq.n	80032a4 <HAL_UART_RxCpltCallback+0x30>
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003294:	2b00      	cmp	r3, #0
 8003296:	d105      	bne.n	80032a4 <HAL_UART_RxCpltCallback+0x30>
    {
      RxCpltCallback(&charRx, 1, 0);
 8003298:	4b08      	ldr	r3, [pc, #32]	; (80032bc <HAL_UART_RxCpltCallback+0x48>)
 800329a:	681b      	ldr	r3, [r3, #0]
 800329c:	2200      	movs	r2, #0
 800329e:	2101      	movs	r1, #1
 80032a0:	4807      	ldr	r0, [pc, #28]	; (80032c0 <HAL_UART_RxCpltCallback+0x4c>)
 80032a2:	4798      	blx	r3
    }
    HAL_UART_Receive_IT(huart, &charRx, 1);
 80032a4:	2201      	movs	r2, #1
 80032a6:	4906      	ldr	r1, [pc, #24]	; (80032c0 <HAL_UART_RxCpltCallback+0x4c>)
 80032a8:	6878      	ldr	r0, [r7, #4]
 80032aa:	f008 fce7 	bl	800bc7c <HAL_UART_Receive_IT>
  }
  /* USER CODE BEGIN HAL_UART_RxCpltCallback_2 */

  /* USER CODE END HAL_UART_RxCpltCallback_2 */
}
 80032ae:	bf00      	nop
 80032b0:	3708      	adds	r7, #8
 80032b2:	46bd      	mov	sp, r7
 80032b4:	bd80      	pop	{r7, pc}
 80032b6:	bf00      	nop
 80032b8:	40013800 	.word	0x40013800
 80032bc:	200005a0 	.word	0x200005a0
 80032c0:	20000598 	.word	0x20000598

080032c4 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80032c4:	480d      	ldr	r0, [pc, #52]	; (80032fc <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80032c6:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 80032c8:	f7ff fb80 	bl	80029cc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80032cc:	480c      	ldr	r0, [pc, #48]	; (8003300 <LoopForever+0x6>)
  ldr r1, =_edata
 80032ce:	490d      	ldr	r1, [pc, #52]	; (8003304 <LoopForever+0xa>)
  ldr r2, =_sidata
 80032d0:	4a0d      	ldr	r2, [pc, #52]	; (8003308 <LoopForever+0xe>)
  movs r3, #0
 80032d2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80032d4:	e002      	b.n	80032dc <LoopCopyDataInit>

080032d6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80032d6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80032d8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80032da:	3304      	adds	r3, #4

080032dc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80032dc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80032de:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80032e0:	d3f9      	bcc.n	80032d6 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80032e2:	4a0a      	ldr	r2, [pc, #40]	; (800330c <LoopForever+0x12>)
  ldr r4, =_ebss
 80032e4:	4c0a      	ldr	r4, [pc, #40]	; (8003310 <LoopForever+0x16>)
  movs r3, #0
 80032e6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80032e8:	e001      	b.n	80032ee <LoopFillZerobss>

080032ea <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80032ea:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80032ec:	3204      	adds	r2, #4

080032ee <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80032ee:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80032f0:	d3fb      	bcc.n	80032ea <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 80032f2:	f01d f9e3 	bl	80206bc <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80032f6:	f7fe fddd 	bl	8001eb4 <main>

080032fa <LoopForever>:

LoopForever:
    b LoopForever
 80032fa:	e7fe      	b.n	80032fa <LoopForever>
  ldr   r0, =_estack
 80032fc:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 8003300:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003304:	20000198 	.word	0x20000198
  ldr r2, =_sidata
 8003308:	0802213c 	.word	0x0802213c
  ldr r2, =_sbss
 800330c:	20000198 	.word	0x20000198
  ldr r4, =_ebss
 8003310:	200025e4 	.word	0x200025e4

08003314 <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8003314:	e7fe      	b.n	8003314 <ADC_IRQHandler>

08003316 <_ZN8DetectorC1Ev>:
enum {
	sipm_temp_adc,
	sipm_signal_adc
};

Detector::Detector() {
 8003316:	b480      	push	{r7}
 8003318:	b083      	sub	sp, #12
 800331a:	af00      	add	r7, sp, #0
 800331c:	6078      	str	r0, [r7, #4]
  lastClearingTime      = 0;
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	2200      	movs	r2, #0
 8003322:	601a      	str	r2, [r3, #0]
  integratedDoseTime_ms = 0;
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	2200      	movs	r2, #0
 8003328:	605a      	str	r2, [r3, #4]
  measuredDose          = 0;
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	f04f 0200 	mov.w	r2, #0
 8003330:	609a      	str	r2, [r3, #8]
}
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	4618      	mov	r0, r3
 8003336:	370c      	adds	r7, #12
 8003338:	46bd      	mov	sp, r7
 800333a:	bc80      	pop	{r7}
 800333c:	4770      	bx	lr
	...

08003340 <_ZN8Detector4initEv>:

void Detector::init() {
 8003340:	b580      	push	{r7, lr}
 8003342:	b082      	sub	sp, #8
 8003344:	af00      	add	r7, sp, #0
 8003346:	6078      	str	r0, [r7, #4]
  clearPhosphor();
 8003348:	6878      	ldr	r0, [r7, #4]
 800334a:	f000 f898 	bl	800347e <_ZN8Detector13clearPhosphorEv>
  HAL_GPIO_WritePin(Bias_CS_GPIO_Port, Bias_CS_Pin, GPIO_PIN_SET);
 800334e:	2201      	movs	r2, #1
 8003350:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8003354:	4803      	ldr	r0, [pc, #12]	; (8003364 <_ZN8Detector4initEv+0x24>)
 8003356:	f004 fd3a 	bl	8007dce <HAL_GPIO_WritePin>
}
 800335a:	bf00      	nop
 800335c:	3708      	adds	r7, #8
 800335e:	46bd      	mov	sp, r7
 8003360:	bd80      	pop	{r7, pc}
 8003362:	bf00      	nop
 8003364:	48000400 	.word	0x48000400

08003368 <_ZL3avgPtt>:
  //TODO: calculate the dacValue from the temperature

  return setSiPM_Bias(dacValue);
}

static float avg(uint16_t *arr, uint16_t len) {
 8003368:	b580      	push	{r7, lr}
 800336a:	b084      	sub	sp, #16
 800336c:	af00      	add	r7, sp, #0
 800336e:	6078      	str	r0, [r7, #4]
 8003370:	460b      	mov	r3, r1
 8003372:	807b      	strh	r3, [r7, #2]
    float result = 0;
 8003374:	f04f 0300 	mov.w	r3, #0
 8003378:	60fb      	str	r3, [r7, #12]
    for (uint16_t i = 0; i < len; i++) {
 800337a:	2300      	movs	r3, #0
 800337c:	817b      	strh	r3, [r7, #10]
 800337e:	e011      	b.n	80033a4 <_ZL3avgPtt+0x3c>
        result += arr[i];
 8003380:	897b      	ldrh	r3, [r7, #10]
 8003382:	005b      	lsls	r3, r3, #1
 8003384:	687a      	ldr	r2, [r7, #4]
 8003386:	4413      	add	r3, r2
 8003388:	881b      	ldrh	r3, [r3, #0]
 800338a:	4618      	mov	r0, r3
 800338c:	f7fd fcd8 	bl	8000d40 <__aeabi_i2f>
 8003390:	4603      	mov	r3, r0
 8003392:	4619      	mov	r1, r3
 8003394:	68f8      	ldr	r0, [r7, #12]
 8003396:	f7fd fc1f 	bl	8000bd8 <__addsf3>
 800339a:	4603      	mov	r3, r0
 800339c:	60fb      	str	r3, [r7, #12]
    for (uint16_t i = 0; i < len; i++) {
 800339e:	897b      	ldrh	r3, [r7, #10]
 80033a0:	3301      	adds	r3, #1
 80033a2:	817b      	strh	r3, [r7, #10]
 80033a4:	897a      	ldrh	r2, [r7, #10]
 80033a6:	887b      	ldrh	r3, [r7, #2]
 80033a8:	429a      	cmp	r2, r3
 80033aa:	d3e9      	bcc.n	8003380 <_ZL3avgPtt+0x18>
    }
    return result / len;
 80033ac:	887b      	ldrh	r3, [r7, #2]
 80033ae:	4618      	mov	r0, r3
 80033b0:	f7fd fcc6 	bl	8000d40 <__aeabi_i2f>
 80033b4:	4603      	mov	r3, r0
 80033b6:	4619      	mov	r1, r3
 80033b8:	68f8      	ldr	r0, [r7, #12]
 80033ba:	f7fd fdc9 	bl	8000f50 <__aeabi_fdiv>
 80033be:	4603      	mov	r3, r0
}
 80033c0:	4618      	mov	r0, r3
 80033c2:	3710      	adds	r7, #16
 80033c4:	46bd      	mov	sp, r7
 80033c6:	bd80      	pop	{r7, pc}

080033c8 <_ZN8Detector14sampleSiPMtempEv>:

float Detector::sampleSiPMtemp(){
 80033c8:	b580      	push	{r7, lr}
 80033ca:	b084      	sub	sp, #16
 80033cc:	af00      	add	r7, sp, #0
 80033ce:	6078      	str	r0, [r7, #4]
	sampleADC(sipm_temp_adc);
 80033d0:	2100      	movs	r1, #0
 80033d2:	6878      	ldr	r0, [r7, #4]
 80033d4:	f000 f8c8 	bl	8003568 <_ZN8Detector9sampleADCEh>
	float avgADC = avg(SiPM_temp_measurements, NUM_TEMP_SAMPLES);
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	330c      	adds	r3, #12
 80033dc:	2110      	movs	r1, #16
 80033de:	4618      	mov	r0, r3
 80033e0:	f7ff ffc2 	bl	8003368 <_ZL3avgPtt>
 80033e4:	60f8      	str	r0, [r7, #12]
	// https://learn.adafruit.com/tmp36-temperature-sensor/overview
	// 3.3v 12 bit dynamic range with a sensor conversion of 10mV/C and a .5v offset
	float temp_c = ((avgADC * 3.3 / 4096)*1000 - 500) / 10;
 80033e6:	68f8      	ldr	r0, [r7, #12]
 80033e8:	f7fd f886 	bl	80004f8 <__aeabi_f2d>
 80033ec:	a31a      	add	r3, pc, #104	; (adr r3, 8003458 <_ZN8Detector14sampleSiPMtempEv+0x90>)
 80033ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80033f2:	f7fd f8d9 	bl	80005a8 <__aeabi_dmul>
 80033f6:	4602      	mov	r2, r0
 80033f8:	460b      	mov	r3, r1
 80033fa:	4610      	mov	r0, r2
 80033fc:	4619      	mov	r1, r3
 80033fe:	f04f 0200 	mov.w	r2, #0
 8003402:	4b17      	ldr	r3, [pc, #92]	; (8003460 <_ZN8Detector14sampleSiPMtempEv+0x98>)
 8003404:	f7fd f9fa 	bl	80007fc <__aeabi_ddiv>
 8003408:	4602      	mov	r2, r0
 800340a:	460b      	mov	r3, r1
 800340c:	4610      	mov	r0, r2
 800340e:	4619      	mov	r1, r3
 8003410:	f04f 0200 	mov.w	r2, #0
 8003414:	4b13      	ldr	r3, [pc, #76]	; (8003464 <_ZN8Detector14sampleSiPMtempEv+0x9c>)
 8003416:	f7fd f8c7 	bl	80005a8 <__aeabi_dmul>
 800341a:	4602      	mov	r2, r0
 800341c:	460b      	mov	r3, r1
 800341e:	4610      	mov	r0, r2
 8003420:	4619      	mov	r1, r3
 8003422:	f04f 0200 	mov.w	r2, #0
 8003426:	4b10      	ldr	r3, [pc, #64]	; (8003468 <_ZN8Detector14sampleSiPMtempEv+0xa0>)
 8003428:	f7fc ff06 	bl	8000238 <__aeabi_dsub>
 800342c:	4602      	mov	r2, r0
 800342e:	460b      	mov	r3, r1
 8003430:	4610      	mov	r0, r2
 8003432:	4619      	mov	r1, r3
 8003434:	f04f 0200 	mov.w	r2, #0
 8003438:	4b0c      	ldr	r3, [pc, #48]	; (800346c <_ZN8Detector14sampleSiPMtempEv+0xa4>)
 800343a:	f7fd f9df 	bl	80007fc <__aeabi_ddiv>
 800343e:	4602      	mov	r2, r0
 8003440:	460b      	mov	r3, r1
 8003442:	4610      	mov	r0, r2
 8003444:	4619      	mov	r1, r3
 8003446:	f7fd fb71 	bl	8000b2c <__aeabi_d2f>
 800344a:	4603      	mov	r3, r0
 800344c:	60bb      	str	r3, [r7, #8]
	return temp_c;
 800344e:	68bb      	ldr	r3, [r7, #8]
}
 8003450:	4618      	mov	r0, r3
 8003452:	3710      	adds	r7, #16
 8003454:	46bd      	mov	sp, r7
 8003456:	bd80      	pop	{r7, pc}
 8003458:	66666666 	.word	0x66666666
 800345c:	400a6666 	.word	0x400a6666
 8003460:	40b00000 	.word	0x40b00000
 8003464:	408f4000 	.word	0x408f4000
 8003468:	407f4000 	.word	0x407f4000
 800346c:	40240000 	.word	0x40240000

08003470 <_ZL3nowv>:

static uint32_t now() {
 8003470:	b580      	push	{r7, lr}
 8003472:	af00      	add	r7, sp, #0
  //use the HAL to get the current time in milliseconds
  return HAL_GetTick();
 8003474:	f7ff f9fc 	bl	8002870 <HAL_GetTick>
 8003478:	4603      	mov	r3, r0
}
 800347a:	4618      	mov	r0, r3
 800347c:	bd80      	pop	{r7, pc}

0800347e <_ZN8Detector13clearPhosphorEv>:

void Detector::clearPhosphor() {
 800347e:	b580      	push	{r7, lr}
 8003480:	b082      	sub	sp, #8
 8003482:	af00      	add	r7, sp, #0
 8003484:	6078      	str	r0, [r7, #4]
  clearLED_On();
 8003486:	6878      	ldr	r0, [r7, #4]
 8003488:	f000 f850 	bl	800352c <_ZN8Detector11clearLED_OnEv>
  HAL_Delay(CLEARING_TIME_ms);
 800348c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8003490:	f7ff fa02 	bl	8002898 <HAL_Delay>
  clearLED_Off();
 8003494:	6878      	ldr	r0, [r7, #4]
 8003496:	f000 f858 	bl	800354a <_ZN8Detector12clearLED_OffEv>

  lastClearingTime = now();
 800349a:	f7ff ffe9 	bl	8003470 <_ZL3nowv>
 800349e:	4602      	mov	r2, r0
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	601a      	str	r2, [r3, #0]
}
 80034a4:	bf00      	nop
 80034a6:	3708      	adds	r7, #8
 80034a8:	46bd      	mov	sp, r7
 80034aa:	bd80      	pop	{r7, pc}

080034ac <_ZN8Detector16sampleSiPMsignalEv>:

float Detector::sampleSiPMsignal(){
 80034ac:	b580      	push	{r7, lr}
 80034ae:	b084      	sub	sp, #16
 80034b0:	af00      	add	r7, sp, #0
 80034b2:	6078      	str	r0, [r7, #4]
	stimLED_On();
 80034b4:	6878      	ldr	r0, [r7, #4]
 80034b6:	f000 f819 	bl	80034ec <_ZN8Detector10stimLED_OnEv>
	HAL_Delay(STABLE_MEASUREMENT_WINDOW_ms);
 80034ba:	2064      	movs	r0, #100	; 0x64
 80034bc:	f7ff f9ec 	bl	8002898 <HAL_Delay>
	sampleADC(sipm_signal_adc);
 80034c0:	2101      	movs	r1, #1
 80034c2:	6878      	ldr	r0, [r7, #4]
 80034c4:	f000 f850 	bl	8003568 <_ZN8Detector9sampleADCEh>
	stimLED_Off();
 80034c8:	6878      	ldr	r0, [r7, #4]
 80034ca:	f000 f81f 	bl	800350c <_ZN8Detector11stimLED_OffEv>
	float avgSipmSignal = avg(SiPM_signal_measurements, NUM_SiPM_SAMPLES);
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	332c      	adds	r3, #44	; 0x2c
 80034d2:	2110      	movs	r1, #16
 80034d4:	4618      	mov	r0, r3
 80034d6:	f7ff ff47 	bl	8003368 <_ZL3avgPtt>
 80034da:	60f8      	str	r0, [r7, #12]
	clearPhosphor();
 80034dc:	6878      	ldr	r0, [r7, #4]
 80034de:	f7ff ffce 	bl	800347e <_ZN8Detector13clearPhosphorEv>

	return avgSipmSignal;
 80034e2:	68fb      	ldr	r3, [r7, #12]
}
 80034e4:	4618      	mov	r0, r3
 80034e6:	3710      	adds	r7, #16
 80034e8:	46bd      	mov	sp, r7
 80034ea:	bd80      	pop	{r7, pc}

080034ec <_ZN8Detector10stimLED_OnEv>:

float Detector::calcDoseRate() {
  return measuredDose / (integratedDoseTime_ms / 1000.0);
}

void Detector::stimLED_On() {
 80034ec:	b580      	push	{r7, lr}
 80034ee:	b082      	sub	sp, #8
 80034f0:	af00      	add	r7, sp, #0
 80034f2:	6078      	str	r0, [r7, #4]
  //use the HAL to turn on the LED
  HAL_GPIO_WritePin(Stim_Enable_GPIO_Port, Stim_Enable_Pin, GPIO_PIN_SET);
 80034f4:	2201      	movs	r2, #1
 80034f6:	f44f 7100 	mov.w	r1, #512	; 0x200
 80034fa:	4803      	ldr	r0, [pc, #12]	; (8003508 <_ZN8Detector10stimLED_OnEv+0x1c>)
 80034fc:	f004 fc67 	bl	8007dce <HAL_GPIO_WritePin>
}
 8003500:	bf00      	nop
 8003502:	3708      	adds	r7, #8
 8003504:	46bd      	mov	sp, r7
 8003506:	bd80      	pop	{r7, pc}
 8003508:	48000400 	.word	0x48000400

0800350c <_ZN8Detector11stimLED_OffEv>:

void Detector::stimLED_Off() {
 800350c:	b580      	push	{r7, lr}
 800350e:	b082      	sub	sp, #8
 8003510:	af00      	add	r7, sp, #0
 8003512:	6078      	str	r0, [r7, #4]
  //use the HAL to turn off the LED
  HAL_GPIO_WritePin(Stim_Enable_GPIO_Port, Stim_Enable_Pin, GPIO_PIN_RESET);
 8003514:	2200      	movs	r2, #0
 8003516:	f44f 7100 	mov.w	r1, #512	; 0x200
 800351a:	4803      	ldr	r0, [pc, #12]	; (8003528 <_ZN8Detector11stimLED_OffEv+0x1c>)
 800351c:	f004 fc57 	bl	8007dce <HAL_GPIO_WritePin>
}
 8003520:	bf00      	nop
 8003522:	3708      	adds	r7, #8
 8003524:	46bd      	mov	sp, r7
 8003526:	bd80      	pop	{r7, pc}
 8003528:	48000400 	.word	0x48000400

0800352c <_ZN8Detector11clearLED_OnEv>:

void Detector::clearLED_On() {
 800352c:	b580      	push	{r7, lr}
 800352e:	b082      	sub	sp, #8
 8003530:	af00      	add	r7, sp, #0
 8003532:	6078      	str	r0, [r7, #4]
  //use the HAL to turn on the LED
  HAL_GPIO_WritePin(Anneal_Enable_GPIO_Port, Anneal_Enable_Pin, GPIO_PIN_SET);
 8003534:	2201      	movs	r2, #1
 8003536:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800353a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800353e:	f004 fc46 	bl	8007dce <HAL_GPIO_WritePin>
}
 8003542:	bf00      	nop
 8003544:	3708      	adds	r7, #8
 8003546:	46bd      	mov	sp, r7
 8003548:	bd80      	pop	{r7, pc}

0800354a <_ZN8Detector12clearLED_OffEv>:

void Detector::clearLED_Off() {
 800354a:	b580      	push	{r7, lr}
 800354c:	b082      	sub	sp, #8
 800354e:	af00      	add	r7, sp, #0
 8003550:	6078      	str	r0, [r7, #4]
  //use the HAL to turn off the LED
  HAL_GPIO_WritePin(Anneal_Enable_GPIO_Port, Anneal_Enable_Pin, GPIO_PIN_RESET);
 8003552:	2200      	movs	r2, #0
 8003554:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8003558:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800355c:	f004 fc37 	bl	8007dce <HAL_GPIO_WritePin>
}
 8003560:	bf00      	nop
 8003562:	3708      	adds	r7, #8
 8003564:	46bd      	mov	sp, r7
 8003566:	bd80      	pop	{r7, pc}

08003568 <_ZN8Detector9sampleADCEh>:
    //read the ADC value
    SiPM_signal_measurements[i] = HAL_ADC_GetValue(&hadc);
  }
}*/

void Detector::sampleADC(uint8_t target) {
 8003568:	b580      	push	{r7, lr}
 800356a:	b08a      	sub	sp, #40	; 0x28
 800356c:	af00      	add	r7, sp, #0
 800356e:	6078      	str	r0, [r7, #4]
 8003570:	460b      	mov	r3, r1
 8003572:	70fb      	strb	r3, [r7, #3]
	uint8_t n_samples = 0;
 8003574:	2300      	movs	r3, #0
 8003576:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	long unsigned int channel = 0;
 800357a:	2300      	movs	r3, #0
 800357c:	623b      	str	r3, [r7, #32]
	uint16_t *buf = NULL;
 800357e:	2300      	movs	r3, #0
 8003580:	61fb      	str	r3, [r7, #28]

	switch (target){
 8003582:	78fb      	ldrb	r3, [r7, #3]
 8003584:	2b00      	cmp	r3, #0
 8003586:	d002      	beq.n	800358e <_ZN8Detector9sampleADCEh+0x26>
 8003588:	2b01      	cmp	r3, #1
 800358a:	d009      	beq.n	80035a0 <_ZN8Detector9sampleADCEh+0x38>
			n_samples = NUM_SiPM_SAMPLES;
			channel = SiPM_SIGNAL_ADC_CHANNEL;
			buf = SiPM_signal_measurements;
			break;
		default:
			break;
 800358c:	e011      	b.n	80035b2 <_ZN8Detector9sampleADCEh+0x4a>
			n_samples = NUM_TEMP_SAMPLES;
 800358e:	2310      	movs	r3, #16
 8003590:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			channel = SiPM_TEMP_ADC_CHANNEL;
 8003594:	4b2d      	ldr	r3, [pc, #180]	; (800364c <_ZN8Detector9sampleADCEh+0xe4>)
 8003596:	623b      	str	r3, [r7, #32]
			buf = SiPM_temp_measurements;
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	330c      	adds	r3, #12
 800359c:	61fb      	str	r3, [r7, #28]
			break;
 800359e:	e008      	b.n	80035b2 <_ZN8Detector9sampleADCEh+0x4a>
			n_samples = NUM_SiPM_SAMPLES;
 80035a0:	2310      	movs	r3, #16
 80035a2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			channel = SiPM_SIGNAL_ADC_CHANNEL;
 80035a6:	4b2a      	ldr	r3, [pc, #168]	; (8003650 <_ZN8Detector9sampleADCEh+0xe8>)
 80035a8:	623b      	str	r3, [r7, #32]
			buf = SiPM_signal_measurements;
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	332c      	adds	r3, #44	; 0x2c
 80035ae:	61fb      	str	r3, [r7, #28]
			break;
 80035b0:	bf00      	nop
	}
  //reset the buffer to 0
  for (uint16_t i = 0; i < n_samples; i++) {
 80035b2:	2300      	movs	r3, #0
 80035b4:	837b      	strh	r3, [r7, #26]
 80035b6:	e008      	b.n	80035ca <_ZN8Detector9sampleADCEh+0x62>
  	buf[i] = 0;
 80035b8:	8b7b      	ldrh	r3, [r7, #26]
 80035ba:	005b      	lsls	r3, r3, #1
 80035bc:	69fa      	ldr	r2, [r7, #28]
 80035be:	4413      	add	r3, r2
 80035c0:	2200      	movs	r2, #0
 80035c2:	801a      	strh	r2, [r3, #0]
  for (uint16_t i = 0; i < n_samples; i++) {
 80035c4:	8b7b      	ldrh	r3, [r7, #26]
 80035c6:	3301      	adds	r3, #1
 80035c8:	837b      	strh	r3, [r7, #26]
 80035ca:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80035ce:	b29b      	uxth	r3, r3
 80035d0:	8b7a      	ldrh	r2, [r7, #26]
 80035d2:	429a      	cmp	r2, r3
 80035d4:	d3f0      	bcc.n	80035b8 <_ZN8Detector9sampleADCEh+0x50>
  }

  //set the adc to read from the correct signal pin
  ADC_ChannelConfTypeDef sConfig = {0};
 80035d6:	f107 030c 	add.w	r3, r7, #12
 80035da:	2200      	movs	r2, #0
 80035dc:	601a      	str	r2, [r3, #0]
 80035de:	605a      	str	r2, [r3, #4]
 80035e0:	609a      	str	r2, [r3, #8]
  sConfig.Channel = channel;
 80035e2:	6a3b      	ldr	r3, [r7, #32]
 80035e4:	60fb      	str	r3, [r7, #12]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80035e6:	2300      	movs	r3, #0
 80035e8:	613b      	str	r3, [r7, #16]
  sConfig.SamplingTime = ADC_SAMPLETIME_160CYCLES_5;
 80035ea:	2307      	movs	r3, #7
 80035ec:	617b      	str	r3, [r7, #20]
  HAL_ADC_ConfigChannel(&hadc, &sConfig);
 80035ee:	f107 030c 	add.w	r3, r7, #12
 80035f2:	4619      	mov	r1, r3
 80035f4:	4817      	ldr	r0, [pc, #92]	; (8003654 <_ZN8Detector9sampleADCEh+0xec>)
 80035f6:	f002 fee1 	bl	80063bc <HAL_ADC_ConfigChannel>

  //trash the first sample
  //start the ADC conversion
	HAL_ADC_Start(&hadc);
 80035fa:	4816      	ldr	r0, [pc, #88]	; (8003654 <_ZN8Detector9sampleADCEh+0xec>)
 80035fc:	f002 fdc2 	bl	8006184 <HAL_ADC_Start>
	//wait for the conversion to complete
	HAL_ADC_PollForConversion(&hadc, 100);
 8003600:	2164      	movs	r1, #100	; 0x64
 8003602:	4814      	ldr	r0, [pc, #80]	; (8003654 <_ZN8Detector9sampleADCEh+0xec>)
 8003604:	f002 fe36 	bl	8006274 <HAL_ADC_PollForConversion>

  //take n_samples measurements and log into the buffer
  for (uint16_t i = 0; i < n_samples; i++) {
 8003608:	2300      	movs	r3, #0
 800360a:	833b      	strh	r3, [r7, #24]
 800360c:	e013      	b.n	8003636 <_ZN8Detector9sampleADCEh+0xce>
    //start the ADC conversion
    HAL_ADC_Start(&hadc);
 800360e:	4811      	ldr	r0, [pc, #68]	; (8003654 <_ZN8Detector9sampleADCEh+0xec>)
 8003610:	f002 fdb8 	bl	8006184 <HAL_ADC_Start>
    //wait for the conversion to complete
    HAL_ADC_PollForConversion(&hadc, 100);
 8003614:	2164      	movs	r1, #100	; 0x64
 8003616:	480f      	ldr	r0, [pc, #60]	; (8003654 <_ZN8Detector9sampleADCEh+0xec>)
 8003618:	f002 fe2c 	bl	8006274 <HAL_ADC_PollForConversion>
    //read the ADC value
    buf[i] = HAL_ADC_GetValue(&hadc);
 800361c:	480d      	ldr	r0, [pc, #52]	; (8003654 <_ZN8Detector9sampleADCEh+0xec>)
 800361e:	f002 fec0 	bl	80063a2 <HAL_ADC_GetValue>
 8003622:	4601      	mov	r1, r0
 8003624:	8b3b      	ldrh	r3, [r7, #24]
 8003626:	005b      	lsls	r3, r3, #1
 8003628:	69fa      	ldr	r2, [r7, #28]
 800362a:	4413      	add	r3, r2
 800362c:	b28a      	uxth	r2, r1
 800362e:	801a      	strh	r2, [r3, #0]
  for (uint16_t i = 0; i < n_samples; i++) {
 8003630:	8b3b      	ldrh	r3, [r7, #24]
 8003632:	3301      	adds	r3, #1
 8003634:	833b      	strh	r3, [r7, #24]
 8003636:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800363a:	b29b      	uxth	r3, r3
 800363c:	8b3a      	ldrh	r2, [r7, #24]
 800363e:	429a      	cmp	r2, r3
 8003640:	d3e5      	bcc.n	800360e <_ZN8Detector9sampleADCEh+0xa6>
  }
}
 8003642:	bf00      	nop
 8003644:	bf00      	nop
 8003646:	3728      	adds	r7, #40	; 0x28
 8003648:	46bd      	mov	sp, r7
 800364a:	bd80      	pop	{r7, pc}
 800364c:	08000004 	.word	0x08000004
 8003650:	0c000008 	.word	0x0c000008
 8003654:	200001b4 	.word	0x200001b4

08003658 <_ZN8Detector12setSiPM_BiasEh>:
bool Detector::sipmBias_Off() {
  uint8_t dacValue = 0x00;
  return setSiPM_Bias(dacValue);
}

bool Detector::setSiPM_Bias(uint8_t dacValue) {
 8003658:	b580      	push	{r7, lr}
 800365a:	b084      	sub	sp, #16
 800365c:	af00      	add	r7, sp, #0
 800365e:	6078      	str	r0, [r7, #4]
 8003660:	460b      	mov	r3, r1
 8003662:	70fb      	strb	r3, [r7, #3]
  //use the HAL SPI to send the dacValue to the SiPM bias DAC
  
  //set the CS pin low
  HAL_GPIO_WritePin(Bias_CS_GPIO_Port, Bias_CS_Pin, GPIO_PIN_RESET);
 8003664:	2200      	movs	r2, #0
 8003666:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800366a:	480d      	ldr	r0, [pc, #52]	; (80036a0 <_ZN8Detector12setSiPM_BiasEh+0x48>)
 800366c:	f004 fbaf 	bl	8007dce <HAL_GPIO_WritePin>
  //send the dacValue
  HAL_StatusTypeDef status = HAL_SPI_Transmit(&hspi2, &dacValue, 1, 100);
 8003670:	1cf9      	adds	r1, r7, #3
 8003672:	2364      	movs	r3, #100	; 0x64
 8003674:	2201      	movs	r2, #1
 8003676:	480b      	ldr	r0, [pc, #44]	; (80036a4 <_ZN8Detector12setSiPM_BiasEh+0x4c>)
 8003678:	f007 f996 	bl	800a9a8 <HAL_SPI_Transmit>
 800367c:	4603      	mov	r3, r0
 800367e:	73fb      	strb	r3, [r7, #15]
  //set the CS pin high
  HAL_GPIO_WritePin(Bias_CS_GPIO_Port, Bias_CS_Pin, GPIO_PIN_SET);
 8003680:	2201      	movs	r2, #1
 8003682:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8003686:	4806      	ldr	r0, [pc, #24]	; (80036a0 <_ZN8Detector12setSiPM_BiasEh+0x48>)
 8003688:	f004 fba1 	bl	8007dce <HAL_GPIO_WritePin>
  //check the status
  if (status != HAL_OK) {
 800368c:	7bfb      	ldrb	r3, [r7, #15]
 800368e:	2b00      	cmp	r3, #0
 8003690:	d001      	beq.n	8003696 <_ZN8Detector12setSiPM_BiasEh+0x3e>
    return false;
 8003692:	2300      	movs	r3, #0
 8003694:	e000      	b.n	8003698 <_ZN8Detector12setSiPM_BiasEh+0x40>
  }
  return true;
 8003696:	2301      	movs	r3, #1
}
 8003698:	4618      	mov	r0, r3
 800369a:	3710      	adds	r7, #16
 800369c:	46bd      	mov	sp, r7
 800369e:	bd80      	pop	{r7, pc}
 80036a0:	48000400 	.word	0x48000400
 80036a4:	20000424 	.word	0x20000424

080036a8 <bmp3_init>:
 *  @brief This API is the entry point.
 *  It performs the selection of I2C/SPI read mechanism according to the
 *  selected interface and reads the chip-id and calibration data of the sensor.
 */
int8_t bmp3_init(struct bmp3_dev *dev)
{
 80036a8:	b580      	push	{r7, lr}
 80036aa:	b084      	sub	sp, #16
 80036ac:	af00      	add	r7, sp, #0
 80036ae:	6078      	str	r0, [r7, #4]
    int8_t rslt;
    uint8_t chip_id = 0;
 80036b0:	2300      	movs	r3, #0
 80036b2:	73bb      	strb	r3, [r7, #14]

    /* Check for null pointer in the device structure*/
    rslt = null_ptr_check(dev);
 80036b4:	6878      	ldr	r0, [r7, #4]
 80036b6:	f001 fae3 	bl	8004c80 <null_ptr_check>
 80036ba:	4603      	mov	r3, r0
 80036bc:	73fb      	strb	r3, [r7, #15]

    /* Proceed if null check is fine */
    if (rslt == BMP3_OK)
 80036be:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80036c2:	2b00      	cmp	r3, #0
 80036c4:	d131      	bne.n	800372a <bmp3_init+0x82>
    {
        /* Read mechanism according to selected interface */
        if (dev->intf != BMP3_I2C_INTF)
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	7a1b      	ldrb	r3, [r3, #8]
 80036ca:	2b01      	cmp	r3, #1
 80036cc:	d003      	beq.n	80036d6 <bmp3_init+0x2e>
        {
            /* If SPI interface is selected, read extra byte */
            dev->dummy_byte = 1;
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	2201      	movs	r2, #1
 80036d2:	729a      	strb	r2, [r3, #10]
 80036d4:	e002      	b.n	80036dc <bmp3_init+0x34>
        }
        else
        {
            /* If I2C interface is selected, no need to read
             * extra byte */
            dev->dummy_byte = 0;
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	2200      	movs	r2, #0
 80036da:	729a      	strb	r2, [r3, #10]
        }

        /* Read the chip-id of bmp3 sensor */
        rslt = bmp3_get_regs(BMP3_REG_CHIP_ID, &chip_id, 1, dev);
 80036dc:	f107 010e 	add.w	r1, r7, #14
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	2201      	movs	r2, #1
 80036e4:	2000      	movs	r0, #0
 80036e6:	f000 f826 	bl	8003736 <bmp3_get_regs>
 80036ea:	4603      	mov	r3, r0
 80036ec:	73fb      	strb	r3, [r7, #15]

        /* Proceed if everything is fine until now */
        if (rslt == BMP3_OK)
 80036ee:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80036f2:	2b00      	cmp	r3, #0
 80036f4:	d119      	bne.n	800372a <bmp3_init+0x82>
        {
            /* Check for chip id validity */
            if ((chip_id == BMP3_CHIP_ID) || (chip_id == BMP390_CHIP_ID))
 80036f6:	7bbb      	ldrb	r3, [r7, #14]
 80036f8:	2b50      	cmp	r3, #80	; 0x50
 80036fa:	d002      	beq.n	8003702 <bmp3_init+0x5a>
 80036fc:	7bbb      	ldrb	r3, [r7, #14]
 80036fe:	2b60      	cmp	r3, #96	; 0x60
 8003700:	d111      	bne.n	8003726 <bmp3_init+0x7e>
            {
                dev->chip_id = chip_id;
 8003702:	7bba      	ldrb	r2, [r7, #14]
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	701a      	strb	r2, [r3, #0]

                /* Reset the sensor */
                rslt = bmp3_soft_reset(dev);
 8003708:	6878      	ldr	r0, [r7, #4]
 800370a:	f000 f98f 	bl	8003a2c <bmp3_soft_reset>
 800370e:	4603      	mov	r3, r0
 8003710:	73fb      	strb	r3, [r7, #15]
                if (rslt == BMP3_OK)
 8003712:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003716:	2b00      	cmp	r3, #0
 8003718:	d107      	bne.n	800372a <bmp3_init+0x82>
                {
                    /* Read the calibration data */
                    rslt = get_calib_data(dev);
 800371a:	6878      	ldr	r0, [r7, #4]
 800371c:	f000 fb37 	bl	8003d8e <get_calib_data>
 8003720:	4603      	mov	r3, r0
 8003722:	73fb      	strb	r3, [r7, #15]
                if (rslt == BMP3_OK)
 8003724:	e001      	b.n	800372a <bmp3_init+0x82>
                }
            }
            else
            {
                rslt = BMP3_E_DEV_NOT_FOUND;
 8003726:	23fe      	movs	r3, #254	; 0xfe
 8003728:	73fb      	strb	r3, [r7, #15]
            }
        }
    }

    return rslt;
 800372a:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800372e:	4618      	mov	r0, r3
 8003730:	3710      	adds	r7, #16
 8003732:	46bd      	mov	sp, r7
 8003734:	bd80      	pop	{r7, pc}

08003736 <bmp3_get_regs>:

/*!
 * @brief This API reads the data from the given register address of the sensor.
 */
int8_t bmp3_get_regs(uint8_t reg_addr, uint8_t *reg_data, uint32_t len, struct bmp3_dev *dev)
{
 8003736:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800373a:	b08b      	sub	sp, #44	; 0x2c
 800373c:	af00      	add	r7, sp, #0
 800373e:	60b9      	str	r1, [r7, #8]
 8003740:	607a      	str	r2, [r7, #4]
 8003742:	603b      	str	r3, [r7, #0]
 8003744:	4603      	mov	r3, r0
 8003746:	73fb      	strb	r3, [r7, #15]
    int8_t rslt;
    uint32_t idx;

    /* Check for null pointer in the device structure*/
    rslt = null_ptr_check(dev);
 8003748:	6838      	ldr	r0, [r7, #0]
 800374a:	f001 fa99 	bl	8004c80 <null_ptr_check>
 800374e:	4603      	mov	r3, r0
 8003750:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

    /* Proceed if null check is fine */
    if ((rslt == BMP3_OK) && (reg_data != NULL))
 8003754:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8003758:	2b00      	cmp	r3, #0
 800375a:	d172      	bne.n	8003842 <bmp3_get_regs+0x10c>
 800375c:	68bb      	ldr	r3, [r7, #8]
 800375e:	2b00      	cmp	r3, #0
 8003760:	d06f      	beq.n	8003842 <bmp3_get_regs+0x10c>
    {
 8003762:	466b      	mov	r3, sp
 8003764:	461e      	mov	r6, r3
        uint32_t temp_len = len + dev->dummy_byte;
 8003766:	683b      	ldr	r3, [r7, #0]
 8003768:	7a9b      	ldrb	r3, [r3, #10]
 800376a:	461a      	mov	r2, r3
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	4413      	add	r3, r2
 8003770:	61fb      	str	r3, [r7, #28]
        uint8_t temp_buff[len + dev->dummy_byte];
 8003772:	683b      	ldr	r3, [r7, #0]
 8003774:	7a9b      	ldrb	r3, [r3, #10]
 8003776:	461a      	mov	r2, r3
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	18d1      	adds	r1, r2, r3
 800377c:	460b      	mov	r3, r1
 800377e:	3b01      	subs	r3, #1
 8003780:	61bb      	str	r3, [r7, #24]
 8003782:	2300      	movs	r3, #0
 8003784:	4688      	mov	r8, r1
 8003786:	4699      	mov	r9, r3
 8003788:	f04f 0200 	mov.w	r2, #0
 800378c:	f04f 0300 	mov.w	r3, #0
 8003790:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003794:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003798:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800379c:	2300      	movs	r3, #0
 800379e:	460c      	mov	r4, r1
 80037a0:	461d      	mov	r5, r3
 80037a2:	f04f 0200 	mov.w	r2, #0
 80037a6:	f04f 0300 	mov.w	r3, #0
 80037aa:	00eb      	lsls	r3, r5, #3
 80037ac:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80037b0:	00e2      	lsls	r2, r4, #3
 80037b2:	1dcb      	adds	r3, r1, #7
 80037b4:	08db      	lsrs	r3, r3, #3
 80037b6:	00db      	lsls	r3, r3, #3
 80037b8:	ebad 0d03 	sub.w	sp, sp, r3
 80037bc:	466b      	mov	r3, sp
 80037be:	3300      	adds	r3, #0
 80037c0:	617b      	str	r3, [r7, #20]

        /* If interface selected is SPI */
        if (dev->intf != BMP3_I2C_INTF)
 80037c2:	683b      	ldr	r3, [r7, #0]
 80037c4:	7a1b      	ldrb	r3, [r3, #8]
 80037c6:	2b01      	cmp	r3, #1
 80037c8:	d025      	beq.n	8003816 <bmp3_get_regs+0xe0>
        {
            reg_addr = reg_addr | 0x80;
 80037ca:	7bfb      	ldrb	r3, [r7, #15]
 80037cc:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80037d0:	73fb      	strb	r3, [r7, #15]

            /* Read the data from the register */
            dev->intf_rslt = dev->read(reg_addr, temp_buff, temp_len, dev->intf_ptr);
 80037d2:	683b      	ldr	r3, [r7, #0]
 80037d4:	68dc      	ldr	r4, [r3, #12]
 80037d6:	683b      	ldr	r3, [r7, #0]
 80037d8:	685b      	ldr	r3, [r3, #4]
 80037da:	7bf8      	ldrb	r0, [r7, #15]
 80037dc:	69fa      	ldr	r2, [r7, #28]
 80037de:	6979      	ldr	r1, [r7, #20]
 80037e0:	47a0      	blx	r4
 80037e2:	4603      	mov	r3, r0
 80037e4:	461a      	mov	r2, r3
 80037e6:	683b      	ldr	r3, [r7, #0]
 80037e8:	725a      	strb	r2, [r3, #9]
            for (idx = 0; idx < len; idx++)
 80037ea:	2300      	movs	r3, #0
 80037ec:	623b      	str	r3, [r7, #32]
 80037ee:	e00d      	b.n	800380c <bmp3_get_regs+0xd6>
            {
                reg_data[idx] = temp_buff[idx + dev->dummy_byte];
 80037f0:	683b      	ldr	r3, [r7, #0]
 80037f2:	7a9b      	ldrb	r3, [r3, #10]
 80037f4:	461a      	mov	r2, r3
 80037f6:	6a3b      	ldr	r3, [r7, #32]
 80037f8:	441a      	add	r2, r3
 80037fa:	68b9      	ldr	r1, [r7, #8]
 80037fc:	6a3b      	ldr	r3, [r7, #32]
 80037fe:	440b      	add	r3, r1
 8003800:	6979      	ldr	r1, [r7, #20]
 8003802:	5c8a      	ldrb	r2, [r1, r2]
 8003804:	701a      	strb	r2, [r3, #0]
            for (idx = 0; idx < len; idx++)
 8003806:	6a3b      	ldr	r3, [r7, #32]
 8003808:	3301      	adds	r3, #1
 800380a:	623b      	str	r3, [r7, #32]
 800380c:	6a3a      	ldr	r2, [r7, #32]
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	429a      	cmp	r2, r3
 8003812:	d3ed      	bcc.n	80037f0 <bmp3_get_regs+0xba>
 8003814:	e00b      	b.n	800382e <bmp3_get_regs+0xf8>
            }
        }
        else
        {
            /* Read the data using I2C */
            dev->intf_rslt = dev->read(reg_addr, reg_data, len, dev->intf_ptr);
 8003816:	683b      	ldr	r3, [r7, #0]
 8003818:	68dc      	ldr	r4, [r3, #12]
 800381a:	683b      	ldr	r3, [r7, #0]
 800381c:	685b      	ldr	r3, [r3, #4]
 800381e:	7bf8      	ldrb	r0, [r7, #15]
 8003820:	687a      	ldr	r2, [r7, #4]
 8003822:	68b9      	ldr	r1, [r7, #8]
 8003824:	47a0      	blx	r4
 8003826:	4603      	mov	r3, r0
 8003828:	461a      	mov	r2, r3
 800382a:	683b      	ldr	r3, [r7, #0]
 800382c:	725a      	strb	r2, [r3, #9]
        }

        /* Check for communication error */
        if (dev->intf_rslt != BMP3_INTF_RET_SUCCESS)
 800382e:	683b      	ldr	r3, [r7, #0]
 8003830:	f993 3009 	ldrsb.w	r3, [r3, #9]
 8003834:	2b00      	cmp	r3, #0
 8003836:	d002      	beq.n	800383e <bmp3_get_regs+0x108>
        {
            rslt = BMP3_E_COMM_FAIL;
 8003838:	23f9      	movs	r3, #249	; 0xf9
 800383a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800383e:	46b5      	mov	sp, r6
    {
 8003840:	e002      	b.n	8003848 <bmp3_get_regs+0x112>
        }
    }
    else
    {
        rslt = BMP3_E_NULL_PTR;
 8003842:	23ff      	movs	r3, #255	; 0xff
 8003844:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    }

    return rslt;
 8003848:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
}
 800384c:	4618      	mov	r0, r3
 800384e:	372c      	adds	r7, #44	; 0x2c
 8003850:	46bd      	mov	sp, r7
 8003852:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

08003856 <bmp3_set_regs>:
/*!
 * @brief This API writes the given data to the register address
 * of the sensor.
 */
int8_t bmp3_set_regs(uint8_t *reg_addr, const uint8_t *reg_data, uint32_t len, struct bmp3_dev *dev)
{
 8003856:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800385a:	b08b      	sub	sp, #44	; 0x2c
 800385c:	af00      	add	r7, sp, #0
 800385e:	60f8      	str	r0, [r7, #12]
 8003860:	60b9      	str	r1, [r7, #8]
 8003862:	607a      	str	r2, [r7, #4]
 8003864:	603b      	str	r3, [r7, #0]
 8003866:	466b      	mov	r3, sp
 8003868:	461e      	mov	r6, r3
    int8_t rslt;
    uint8_t temp_buff[len * 2];
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	0059      	lsls	r1, r3, #1
 800386e:	460b      	mov	r3, r1
 8003870:	3b01      	subs	r3, #1
 8003872:	61bb      	str	r3, [r7, #24]
 8003874:	2300      	movs	r3, #0
 8003876:	4688      	mov	r8, r1
 8003878:	4699      	mov	r9, r3
 800387a:	f04f 0200 	mov.w	r2, #0
 800387e:	f04f 0300 	mov.w	r3, #0
 8003882:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003886:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800388a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800388e:	2300      	movs	r3, #0
 8003890:	460c      	mov	r4, r1
 8003892:	461d      	mov	r5, r3
 8003894:	f04f 0200 	mov.w	r2, #0
 8003898:	f04f 0300 	mov.w	r3, #0
 800389c:	00eb      	lsls	r3, r5, #3
 800389e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80038a2:	00e2      	lsls	r2, r4, #3
 80038a4:	1dcb      	adds	r3, r1, #7
 80038a6:	08db      	lsrs	r3, r3, #3
 80038a8:	00db      	lsls	r3, r3, #3
 80038aa:	ebad 0d03 	sub.w	sp, sp, r3
 80038ae:	466b      	mov	r3, sp
 80038b0:	3300      	adds	r3, #0
 80038b2:	617b      	str	r3, [r7, #20]
    uint32_t temp_len;
    uint8_t reg_addr_cnt;

    /* Check for null pointer in the device structure*/
    rslt = null_ptr_check(dev);
 80038b4:	6838      	ldr	r0, [r7, #0]
 80038b6:	f001 f9e3 	bl	8004c80 <null_ptr_check>
 80038ba:	4603      	mov	r3, r0
 80038bc:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

    /* Check for arguments validity */
    if ((rslt == BMP3_OK) && (reg_addr != NULL) && (reg_data != NULL))
 80038c0:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 80038c4:	2b00      	cmp	r3, #0
 80038c6:	d14e      	bne.n	8003966 <bmp3_set_regs+0x110>
 80038c8:	68fb      	ldr	r3, [r7, #12]
 80038ca:	2b00      	cmp	r3, #0
 80038cc:	d04b      	beq.n	8003966 <bmp3_set_regs+0x110>
 80038ce:	68bb      	ldr	r3, [r7, #8]
 80038d0:	2b00      	cmp	r3, #0
 80038d2:	d048      	beq.n	8003966 <bmp3_set_regs+0x110>
    {
        if (len != 0)
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	2b00      	cmp	r3, #0
 80038d8:	d041      	beq.n	800395e <bmp3_set_regs+0x108>
        {
            temp_buff[0] = reg_data[0];
 80038da:	68bb      	ldr	r3, [r7, #8]
 80038dc:	781a      	ldrb	r2, [r3, #0]
 80038de:	697b      	ldr	r3, [r7, #20]
 80038e0:	701a      	strb	r2, [r3, #0]

            /* If interface selected is SPI */
            if (dev->intf == BMP3_SPI_INTF)
 80038e2:	683b      	ldr	r3, [r7, #0]
 80038e4:	7a1b      	ldrb	r3, [r3, #8]
 80038e6:	2b00      	cmp	r3, #0
 80038e8:	d114      	bne.n	8003914 <bmp3_set_regs+0xbe>
            {
                for (reg_addr_cnt = 0; reg_addr_cnt < len; reg_addr_cnt++)
 80038ea:	2300      	movs	r3, #0
 80038ec:	77fb      	strb	r3, [r7, #31]
 80038ee:	e00d      	b.n	800390c <bmp3_set_regs+0xb6>
                {
                    reg_addr[reg_addr_cnt] = reg_addr[reg_addr_cnt] & 0x7F;
 80038f0:	7ffb      	ldrb	r3, [r7, #31]
 80038f2:	68fa      	ldr	r2, [r7, #12]
 80038f4:	4413      	add	r3, r2
 80038f6:	781a      	ldrb	r2, [r3, #0]
 80038f8:	7ffb      	ldrb	r3, [r7, #31]
 80038fa:	68f9      	ldr	r1, [r7, #12]
 80038fc:	440b      	add	r3, r1
 80038fe:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8003902:	b2d2      	uxtb	r2, r2
 8003904:	701a      	strb	r2, [r3, #0]
                for (reg_addr_cnt = 0; reg_addr_cnt < len; reg_addr_cnt++)
 8003906:	7ffb      	ldrb	r3, [r7, #31]
 8003908:	3301      	adds	r3, #1
 800390a:	77fb      	strb	r3, [r7, #31]
 800390c:	7ffb      	ldrb	r3, [r7, #31]
 800390e:	687a      	ldr	r2, [r7, #4]
 8003910:	429a      	cmp	r2, r3
 8003912:	d8ed      	bhi.n	80038f0 <bmp3_set_regs+0x9a>
                }
            }

            /* Burst write mode */
            if (len > 1)
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	2b01      	cmp	r3, #1
 8003918:	d909      	bls.n	800392e <bmp3_set_regs+0xd8>
            {
                /* Interleave register address w.r.t data for
                 * burst write*/
                interleave_reg_addr(reg_addr, temp_buff, reg_data, len);
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	68ba      	ldr	r2, [r7, #8]
 800391e:	6979      	ldr	r1, [r7, #20]
 8003920:	68f8      	ldr	r0, [r7, #12]
 8003922:	f000 fa59 	bl	8003dd8 <interleave_reg_addr>
                temp_len = len * 2;
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	005b      	lsls	r3, r3, #1
 800392a:	623b      	str	r3, [r7, #32]
 800392c:	e001      	b.n	8003932 <bmp3_set_regs+0xdc>
            }
            else
            {
                temp_len = len;
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	623b      	str	r3, [r7, #32]
            }

            dev->intf_rslt = dev->write(reg_addr[0], temp_buff, temp_len, dev->intf_ptr);
 8003932:	683b      	ldr	r3, [r7, #0]
 8003934:	691c      	ldr	r4, [r3, #16]
 8003936:	68fb      	ldr	r3, [r7, #12]
 8003938:	7818      	ldrb	r0, [r3, #0]
 800393a:	683b      	ldr	r3, [r7, #0]
 800393c:	685b      	ldr	r3, [r3, #4]
 800393e:	6a3a      	ldr	r2, [r7, #32]
 8003940:	6979      	ldr	r1, [r7, #20]
 8003942:	47a0      	blx	r4
 8003944:	4603      	mov	r3, r0
 8003946:	461a      	mov	r2, r3
 8003948:	683b      	ldr	r3, [r7, #0]
 800394a:	725a      	strb	r2, [r3, #9]

            /* Check for communication error */
            if (dev->intf_rslt != BMP3_INTF_RET_SUCCESS)
 800394c:	683b      	ldr	r3, [r7, #0]
 800394e:	f993 3009 	ldrsb.w	r3, [r3, #9]
 8003952:	2b00      	cmp	r3, #0
 8003954:	d00b      	beq.n	800396e <bmp3_set_regs+0x118>
            {
                rslt = BMP3_E_COMM_FAIL;
 8003956:	23f9      	movs	r3, #249	; 0xf9
 8003958:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
        if (len != 0)
 800395c:	e007      	b.n	800396e <bmp3_set_regs+0x118>
            }
        }
        else
        {
            rslt = BMP3_E_INVALID_LEN;
 800395e:	23fa      	movs	r3, #250	; 0xfa
 8003960:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
        if (len != 0)
 8003964:	e003      	b.n	800396e <bmp3_set_regs+0x118>
        }
    }
    else
    {
        rslt = BMP3_E_NULL_PTR;
 8003966:	23ff      	movs	r3, #255	; 0xff
 8003968:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800396c:	e000      	b.n	8003970 <bmp3_set_regs+0x11a>
        if (len != 0)
 800396e:	bf00      	nop
    }

    return rslt;
 8003970:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8003974:	46b5      	mov	sp, r6
}
 8003976:	4618      	mov	r0, r3
 8003978:	372c      	adds	r7, #44	; 0x2c
 800397a:	46bd      	mov	sp, r7
 800397c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

08003980 <bmp3_set_sensor_settings>:
 * @brief This API sets the power control(pressure enable and
 * temperature enable), over sampling, ODR and filter
 * settings in the sensor.
 */
int8_t bmp3_set_sensor_settings(uint32_t desired_settings, struct bmp3_dev *dev)
{
 8003980:	b580      	push	{r7, lr}
 8003982:	b084      	sub	sp, #16
 8003984:	af00      	add	r7, sp, #0
 8003986:	6078      	str	r0, [r7, #4]
 8003988:	6039      	str	r1, [r7, #0]
    int8_t rslt;

    /* Check for null pointer in the device structure*/
    rslt = null_ptr_check(dev);
 800398a:	6838      	ldr	r0, [r7, #0]
 800398c:	f001 f978 	bl	8004c80 <null_ptr_check>
 8003990:	4603      	mov	r3, r0
 8003992:	73fb      	strb	r3, [r7, #15]

    /* Proceed if null check is fine */
    if (rslt == BMP3_OK)
 8003994:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003998:	2b00      	cmp	r3, #0
 800399a:	d141      	bne.n	8003a20 <bmp3_set_sensor_settings+0xa0>
    {
        if (are_settings_changed(BMP3_POWER_CNTL, desired_settings))
 800399c:	6879      	ldr	r1, [r7, #4]
 800399e:	2006      	movs	r0, #6
 80039a0:	f001 f957 	bl	8004c52 <are_settings_changed>
 80039a4:	4603      	mov	r3, r0
 80039a6:	2b00      	cmp	r3, #0
 80039a8:	d005      	beq.n	80039b6 <bmp3_set_sensor_settings+0x36>
        {
            /* Set the power control settings */
            rslt = set_pwr_ctrl_settings(desired_settings, dev);
 80039aa:	6839      	ldr	r1, [r7, #0]
 80039ac:	6878      	ldr	r0, [r7, #4]
 80039ae:	f000 fa77 	bl	8003ea0 <set_pwr_ctrl_settings>
 80039b2:	4603      	mov	r3, r0
 80039b4:	73fb      	strb	r3, [r7, #15]
        }

        if (are_settings_changed(BMP3_ODR_FILTER, desired_settings) && (!rslt))
 80039b6:	6879      	ldr	r1, [r7, #4]
 80039b8:	20f0      	movs	r0, #240	; 0xf0
 80039ba:	f001 f94a 	bl	8004c52 <are_settings_changed>
 80039be:	4603      	mov	r3, r0
 80039c0:	2b00      	cmp	r3, #0
 80039c2:	d009      	beq.n	80039d8 <bmp3_set_sensor_settings+0x58>
 80039c4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80039c8:	2b00      	cmp	r3, #0
 80039ca:	d105      	bne.n	80039d8 <bmp3_set_sensor_settings+0x58>
        {
            /* Set the over sampling, ODR and filter settings*/
            rslt = set_odr_filter_settings(desired_settings, dev);
 80039cc:	6839      	ldr	r1, [r7, #0]
 80039ce:	6878      	ldr	r0, [r7, #4]
 80039d0:	f000 fab6 	bl	8003f40 <set_odr_filter_settings>
 80039d4:	4603      	mov	r3, r0
 80039d6:	73fb      	strb	r3, [r7, #15]
        }

        if (are_settings_changed(BMP3_INT_CTRL, desired_settings) && (!rslt))
 80039d8:	6879      	ldr	r1, [r7, #4]
 80039da:	f44f 60e1 	mov.w	r0, #1800	; 0x708
 80039de:	f001 f938 	bl	8004c52 <are_settings_changed>
 80039e2:	4603      	mov	r3, r0
 80039e4:	2b00      	cmp	r3, #0
 80039e6:	d009      	beq.n	80039fc <bmp3_set_sensor_settings+0x7c>
 80039e8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80039ec:	2b00      	cmp	r3, #0
 80039ee:	d105      	bne.n	80039fc <bmp3_set_sensor_settings+0x7c>
        {
            /* Set the interrupt control settings */
            rslt = set_int_ctrl_settings(desired_settings, dev);
 80039f0:	6839      	ldr	r1, [r7, #0]
 80039f2:	6878      	ldr	r0, [r7, #4]
 80039f4:	f000 fb12 	bl	800401c <set_int_ctrl_settings>
 80039f8:	4603      	mov	r3, r0
 80039fa:	73fb      	strb	r3, [r7, #15]
        }

        if (are_settings_changed(BMP3_ADV_SETT, desired_settings) && (!rslt))
 80039fc:	6879      	ldr	r1, [r7, #4]
 80039fe:	f44f 50c0 	mov.w	r0, #6144	; 0x1800
 8003a02:	f001 f926 	bl	8004c52 <are_settings_changed>
 8003a06:	4603      	mov	r3, r0
 8003a08:	2b00      	cmp	r3, #0
 8003a0a:	d009      	beq.n	8003a20 <bmp3_set_sensor_settings+0xa0>
 8003a0c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003a10:	2b00      	cmp	r3, #0
 8003a12:	d105      	bne.n	8003a20 <bmp3_set_sensor_settings+0xa0>
        {
            /* Set the advance settings */
            rslt = set_advance_settings(desired_settings, dev);
 8003a14:	6839      	ldr	r1, [r7, #0]
 8003a16:	6878      	ldr	r0, [r7, #4]
 8003a18:	f000 fb79 	bl	800410e <set_advance_settings>
 8003a1c:	4603      	mov	r3, r0
 8003a1e:	73fb      	strb	r3, [r7, #15]
        }
    }

    return rslt;
 8003a20:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8003a24:	4618      	mov	r0, r3
 8003a26:	3710      	adds	r7, #16
 8003a28:	46bd      	mov	sp, r7
 8003a2a:	bd80      	pop	{r7, pc}

08003a2c <bmp3_soft_reset>:

/*!
 * @brief This API performs the soft reset of the sensor.
 */
int8_t bmp3_soft_reset(struct bmp3_dev *dev)
{
 8003a2c:	b580      	push	{r7, lr}
 8003a2e:	b084      	sub	sp, #16
 8003a30:	af00      	add	r7, sp, #0
 8003a32:	6078      	str	r0, [r7, #4]
    int8_t rslt;
    uint8_t reg_addr = BMP3_REG_CMD;
 8003a34:	237e      	movs	r3, #126	; 0x7e
 8003a36:	73bb      	strb	r3, [r7, #14]

    /* 0xB6 is the soft reset command */
    uint8_t soft_rst_cmd = BMP3_SOFT_RESET;
 8003a38:	23b6      	movs	r3, #182	; 0xb6
 8003a3a:	737b      	strb	r3, [r7, #13]
    uint8_t cmd_rdy_status;
    uint8_t cmd_err_status;

    /* Check for null pointer in the device structure*/
    rslt = null_ptr_check(dev);
 8003a3c:	6878      	ldr	r0, [r7, #4]
 8003a3e:	f001 f91f 	bl	8004c80 <null_ptr_check>
 8003a42:	4603      	mov	r3, r0
 8003a44:	73fb      	strb	r3, [r7, #15]

    /* Proceed if null check is fine */
    if (rslt == BMP3_OK)
 8003a46:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003a4a:	2b00      	cmp	r3, #0
 8003a4c:	d140      	bne.n	8003ad0 <bmp3_soft_reset+0xa4>
    {
        /* Check for command ready status */
        rslt = bmp3_get_regs(BMP3_REG_SENS_STATUS, &cmd_rdy_status, 1, dev);
 8003a4e:	f107 010c 	add.w	r1, r7, #12
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	2201      	movs	r2, #1
 8003a56:	2003      	movs	r0, #3
 8003a58:	f7ff fe6d 	bl	8003736 <bmp3_get_regs>
 8003a5c:	4603      	mov	r3, r0
 8003a5e:	73fb      	strb	r3, [r7, #15]

        /* Device is ready to accept new command */
        if ((cmd_rdy_status & BMP3_CMD_RDY) && (rslt == BMP3_OK))
 8003a60:	7b3b      	ldrb	r3, [r7, #12]
 8003a62:	f003 0310 	and.w	r3, r3, #16
 8003a66:	2b00      	cmp	r3, #0
 8003a68:	d02e      	beq.n	8003ac8 <bmp3_soft_reset+0x9c>
 8003a6a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003a6e:	2b00      	cmp	r3, #0
 8003a70:	d12a      	bne.n	8003ac8 <bmp3_soft_reset+0x9c>
        {
            /* Write the soft reset command in the sensor */
            rslt = bmp3_set_regs(&reg_addr, &soft_rst_cmd, 1, dev);
 8003a72:	f107 010d 	add.w	r1, r7, #13
 8003a76:	f107 000e 	add.w	r0, r7, #14
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	2201      	movs	r2, #1
 8003a7e:	f7ff feea 	bl	8003856 <bmp3_set_regs>
 8003a82:	4603      	mov	r3, r0
 8003a84:	73fb      	strb	r3, [r7, #15]

            /* Proceed if everything is fine until now */
            if (rslt == BMP3_OK)
 8003a86:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003a8a:	2b00      	cmp	r3, #0
 8003a8c:	d11f      	bne.n	8003ace <bmp3_soft_reset+0xa2>
            {
                /* Wait for 2 ms */
                dev->delay_us(2000, dev->intf_ptr);
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	695b      	ldr	r3, [r3, #20]
 8003a92:	687a      	ldr	r2, [r7, #4]
 8003a94:	6852      	ldr	r2, [r2, #4]
 8003a96:	4611      	mov	r1, r2
 8003a98:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8003a9c:	4798      	blx	r3

                /* Read for command error status */
                rslt = bmp3_get_regs(BMP3_REG_ERR, &cmd_err_status, 1, dev);
 8003a9e:	f107 010b 	add.w	r1, r7, #11
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	2201      	movs	r2, #1
 8003aa6:	2002      	movs	r0, #2
 8003aa8:	f7ff fe45 	bl	8003736 <bmp3_get_regs>
 8003aac:	4603      	mov	r3, r0
 8003aae:	73fb      	strb	r3, [r7, #15]

                /* check for command error status */
                if ((cmd_err_status & BMP3_REG_CMD) || (rslt != BMP3_OK))
 8003ab0:	7afb      	ldrb	r3, [r7, #11]
 8003ab2:	f003 037e 	and.w	r3, r3, #126	; 0x7e
 8003ab6:	2b00      	cmp	r3, #0
 8003ab8:	d103      	bne.n	8003ac2 <bmp3_soft_reset+0x96>
 8003aba:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003abe:	2b00      	cmp	r3, #0
 8003ac0:	d005      	beq.n	8003ace <bmp3_soft_reset+0xa2>
                {
                    /* Command not written hence return
                     * error */
                    rslt = BMP3_E_CMD_EXEC_FAILED;
 8003ac2:	23fc      	movs	r3, #252	; 0xfc
 8003ac4:	73fb      	strb	r3, [r7, #15]
            if (rslt == BMP3_OK)
 8003ac6:	e002      	b.n	8003ace <bmp3_soft_reset+0xa2>
                }
            }
        }
        else
        {
            rslt = BMP3_E_CMD_EXEC_FAILED;
 8003ac8:	23fc      	movs	r3, #252	; 0xfc
 8003aca:	73fb      	strb	r3, [r7, #15]
 8003acc:	e000      	b.n	8003ad0 <bmp3_soft_reset+0xa4>
            if (rslt == BMP3_OK)
 8003ace:	bf00      	nop
        }
    }

    return rslt;
 8003ad0:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8003ad4:	4618      	mov	r0, r3
 8003ad6:	3710      	adds	r7, #16
 8003ad8:	46bd      	mov	sp, r7
 8003ada:	bd80      	pop	{r7, pc}

08003adc <bmp3_set_op_mode>:

/*!
 * @brief This API sets the power mode of the sensor.
 */
int8_t bmp3_set_op_mode(struct bmp3_dev *dev)
{
 8003adc:	b580      	push	{r7, lr}
 8003ade:	b084      	sub	sp, #16
 8003ae0:	af00      	add	r7, sp, #0
 8003ae2:	6078      	str	r0, [r7, #4]
    int8_t rslt;
    uint8_t last_set_mode;

    /* Check for null pointer in the device structure*/
    rslt = null_ptr_check(dev);
 8003ae4:	6878      	ldr	r0, [r7, #4]
 8003ae6:	f001 f8cb 	bl	8004c80 <null_ptr_check>
 8003aea:	4603      	mov	r3, r0
 8003aec:	73fb      	strb	r3, [r7, #15]

    if (rslt == BMP3_OK)
 8003aee:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003af2:	2b00      	cmp	r3, #0
 8003af4:	d130      	bne.n	8003b58 <bmp3_set_op_mode+0x7c>
    {
        uint8_t curr_mode = dev->settings.op_mode;
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	f893 30b0 	ldrb.w	r3, [r3, #176]	; 0xb0
 8003afc:	73bb      	strb	r3, [r7, #14]

        rslt = bmp3_get_op_mode(&last_set_mode, dev);
 8003afe:	f107 030d 	add.w	r3, r7, #13
 8003b02:	6879      	ldr	r1, [r7, #4]
 8003b04:	4618      	mov	r0, r3
 8003b06:	f000 f82d 	bl	8003b64 <bmp3_get_op_mode>
 8003b0a:	4603      	mov	r3, r0
 8003b0c:	73fb      	strb	r3, [r7, #15]

        /* If the sensor is not in sleep mode put the device to sleep
         * mode */
        if (last_set_mode != BMP3_MODE_SLEEP)
 8003b0e:	7b7b      	ldrb	r3, [r7, #13]
 8003b10:	2b00      	cmp	r3, #0
 8003b12:	d00c      	beq.n	8003b2e <bmp3_set_op_mode+0x52>
        {
            /* Device should be put to sleep before transiting to
             * forced mode or normal mode */
            rslt = put_device_to_sleep(dev);
 8003b14:	6878      	ldr	r0, [r7, #4]
 8003b16:	f000 f8fa 	bl	8003d0e <put_device_to_sleep>
 8003b1a:	4603      	mov	r3, r0
 8003b1c:	73fb      	strb	r3, [r7, #15]

            /* Give some time for device to go into sleep mode */
            dev->delay_us(5000, dev->intf_ptr);
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	695b      	ldr	r3, [r3, #20]
 8003b22:	687a      	ldr	r2, [r7, #4]
 8003b24:	6852      	ldr	r2, [r2, #4]
 8003b26:	4611      	mov	r1, r2
 8003b28:	f241 3088 	movw	r0, #5000	; 0x1388
 8003b2c:	4798      	blx	r3
        }

        /* Set the power mode */
        if (rslt == BMP3_OK)
 8003b2e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003b32:	2b00      	cmp	r3, #0
 8003b34:	d110      	bne.n	8003b58 <bmp3_set_op_mode+0x7c>
        {
            if (curr_mode == BMP3_MODE_NORMAL)
 8003b36:	7bbb      	ldrb	r3, [r7, #14]
 8003b38:	2b03      	cmp	r3, #3
 8003b3a:	d105      	bne.n	8003b48 <bmp3_set_op_mode+0x6c>
            {
                /* Set normal mode and validate
                 * necessary settings */
                rslt = set_normal_mode(dev);
 8003b3c:	6878      	ldr	r0, [r7, #4]
 8003b3e:	f000 f880 	bl	8003c42 <set_normal_mode>
 8003b42:	4603      	mov	r3, r0
 8003b44:	73fb      	strb	r3, [r7, #15]
 8003b46:	e007      	b.n	8003b58 <bmp3_set_op_mode+0x7c>
            }
            else if (curr_mode == BMP3_MODE_FORCED)
 8003b48:	7bbb      	ldrb	r3, [r7, #14]
 8003b4a:	2b01      	cmp	r3, #1
 8003b4c:	d104      	bne.n	8003b58 <bmp3_set_op_mode+0x7c>
            {
                /* Set forced mode */
                rslt = write_power_mode(dev);
 8003b4e:	6878      	ldr	r0, [r7, #4]
 8003b50:	f000 f8a7 	bl	8003ca2 <write_power_mode>
 8003b54:	4603      	mov	r3, r0
 8003b56:	73fb      	strb	r3, [r7, #15]
            }
        }
    }

    return rslt;
 8003b58:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8003b5c:	4618      	mov	r0, r3
 8003b5e:	3710      	adds	r7, #16
 8003b60:	46bd      	mov	sp, r7
 8003b62:	bd80      	pop	{r7, pc}

08003b64 <bmp3_get_op_mode>:

/*!
 * @brief This API gets the power mode of the sensor.
 */
int8_t bmp3_get_op_mode(uint8_t *op_mode, struct bmp3_dev *dev)
{
 8003b64:	b580      	push	{r7, lr}
 8003b66:	b084      	sub	sp, #16
 8003b68:	af00      	add	r7, sp, #0
 8003b6a:	6078      	str	r0, [r7, #4]
 8003b6c:	6039      	str	r1, [r7, #0]
    int8_t rslt;

    /* Check for null pointer in the device structure*/
    rslt = null_ptr_check(dev);
 8003b6e:	6838      	ldr	r0, [r7, #0]
 8003b70:	f001 f886 	bl	8004c80 <null_ptr_check>
 8003b74:	4603      	mov	r3, r0
 8003b76:	73fb      	strb	r3, [r7, #15]

    if ((rslt == BMP3_OK) && (op_mode != NULL))
 8003b78:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003b7c:	2b00      	cmp	r3, #0
 8003b7e:	d114      	bne.n	8003baa <bmp3_get_op_mode+0x46>
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	2b00      	cmp	r3, #0
 8003b84:	d011      	beq.n	8003baa <bmp3_get_op_mode+0x46>
    {
        /* Read the power mode register */
        rslt = bmp3_get_regs(BMP3_REG_PWR_CTRL, op_mode, 1, dev);
 8003b86:	683b      	ldr	r3, [r7, #0]
 8003b88:	2201      	movs	r2, #1
 8003b8a:	6879      	ldr	r1, [r7, #4]
 8003b8c:	201b      	movs	r0, #27
 8003b8e:	f7ff fdd2 	bl	8003736 <bmp3_get_regs>
 8003b92:	4603      	mov	r3, r0
 8003b94:	73fb      	strb	r3, [r7, #15]

        /* Assign the power mode in the device structure */
        *op_mode = BMP3_GET_BITS(*op_mode, BMP3_OP_MODE);
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	781b      	ldrb	r3, [r3, #0]
 8003b9a:	111b      	asrs	r3, r3, #4
 8003b9c:	b2db      	uxtb	r3, r3
 8003b9e:	f003 0303 	and.w	r3, r3, #3
 8003ba2:	b2da      	uxtb	r2, r3
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	701a      	strb	r2, [r3, #0]
 8003ba8:	e001      	b.n	8003bae <bmp3_get_op_mode+0x4a>
    }
    else
    {
        rslt = BMP3_E_NULL_PTR;
 8003baa:	23ff      	movs	r3, #255	; 0xff
 8003bac:	73fb      	strb	r3, [r7, #15]
    }

    return rslt;
 8003bae:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8003bb2:	4618      	mov	r0, r3
 8003bb4:	3710      	adds	r7, #16
 8003bb6:	46bd      	mov	sp, r7
 8003bb8:	bd80      	pop	{r7, pc}

08003bba <bmp3_get_sensor_data>:
 * @brief This API reads the pressure, temperature or both data from the
 * sensor, compensates the data and store it in the bmp3_data structure
 * instance passed by the user.
 */
int8_t bmp3_get_sensor_data(uint8_t sensor_comp, struct bmp3_data *comp_data, struct bmp3_dev *dev)
{
 8003bba:	b580      	push	{r7, lr}
 8003bbc:	b088      	sub	sp, #32
 8003bbe:	af00      	add	r7, sp, #0
 8003bc0:	4603      	mov	r3, r0
 8003bc2:	60b9      	str	r1, [r7, #8]
 8003bc4:	607a      	str	r2, [r7, #4]
 8003bc6:	73fb      	strb	r3, [r7, #15]
    int8_t rslt;

    /* Array to store the pressure and temperature data read from
     * the sensor */
    uint8_t reg_data[BMP3_LEN_P_T_DATA] = { 0 };
 8003bc8:	2300      	movs	r3, #0
 8003bca:	61bb      	str	r3, [r7, #24]
 8003bcc:	2300      	movs	r3, #0
 8003bce:	83bb      	strh	r3, [r7, #28]
    struct bmp3_uncomp_data uncomp_data = { 0 };
 8003bd0:	f107 0310 	add.w	r3, r7, #16
 8003bd4:	2200      	movs	r2, #0
 8003bd6:	601a      	str	r2, [r3, #0]
 8003bd8:	605a      	str	r2, [r3, #4]

    /* Check for null pointer in the device structure*/
    rslt = null_ptr_check(dev);
 8003bda:	6878      	ldr	r0, [r7, #4]
 8003bdc:	f001 f850 	bl	8004c80 <null_ptr_check>
 8003be0:	4603      	mov	r3, r0
 8003be2:	77fb      	strb	r3, [r7, #31]

    if ((rslt == BMP3_OK) && (comp_data != NULL))
 8003be4:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8003be8:	2b00      	cmp	r3, #0
 8003bea:	d122      	bne.n	8003c32 <bmp3_get_sensor_data+0x78>
 8003bec:	68bb      	ldr	r3, [r7, #8]
 8003bee:	2b00      	cmp	r3, #0
 8003bf0:	d01f      	beq.n	8003c32 <bmp3_get_sensor_data+0x78>
    {
        /* Read the pressure and temperature data from the sensor */
        rslt = bmp3_get_regs(BMP3_REG_DATA, reg_data, BMP3_LEN_P_T_DATA, dev);
 8003bf2:	f107 0118 	add.w	r1, r7, #24
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	2206      	movs	r2, #6
 8003bfa:	2004      	movs	r0, #4
 8003bfc:	f7ff fd9b 	bl	8003736 <bmp3_get_regs>
 8003c00:	4603      	mov	r3, r0
 8003c02:	77fb      	strb	r3, [r7, #31]

        if (rslt == BMP3_OK)
 8003c04:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8003c08:	2b00      	cmp	r3, #0
 8003c0a:	d114      	bne.n	8003c36 <bmp3_get_sensor_data+0x7c>
        {
            /* Parse the read data from the sensor */
            parse_sensor_data(reg_data, &uncomp_data);
 8003c0c:	f107 0210 	add.w	r2, r7, #16
 8003c10:	f107 0318 	add.w	r3, r7, #24
 8003c14:	4611      	mov	r1, r2
 8003c16:	4618      	mov	r0, r3
 8003c18:	f000 fc67 	bl	80044ea <parse_sensor_data>

            /* Compensate the pressure/temperature/both data read
             * from the sensor */
            rslt = compensate_data(sensor_comp, &uncomp_data, comp_data, &dev->calib_data);
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	3318      	adds	r3, #24
 8003c20:	f107 0110 	add.w	r1, r7, #16
 8003c24:	7bf8      	ldrb	r0, [r7, #15]
 8003c26:	68ba      	ldr	r2, [r7, #8]
 8003c28:	f000 fc92 	bl	8004550 <compensate_data>
 8003c2c:	4603      	mov	r3, r0
 8003c2e:	77fb      	strb	r3, [r7, #31]
        if (rslt == BMP3_OK)
 8003c30:	e001      	b.n	8003c36 <bmp3_get_sensor_data+0x7c>
        }
    }
    else
    {
        rslt = BMP3_E_NULL_PTR;
 8003c32:	23ff      	movs	r3, #255	; 0xff
 8003c34:	77fb      	strb	r3, [r7, #31]
    }

    return rslt;
 8003c36:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 8003c3a:	4618      	mov	r0, r3
 8003c3c:	3720      	adds	r7, #32
 8003c3e:	46bd      	mov	sp, r7
 8003c40:	bd80      	pop	{r7, pc}

08003c42 <set_normal_mode>:

/*!
 * @brief This internal API sets the normal mode in the sensor.
 */
static int8_t set_normal_mode(struct bmp3_dev *dev)
{
 8003c42:	b580      	push	{r7, lr}
 8003c44:	b084      	sub	sp, #16
 8003c46:	af00      	add	r7, sp, #0
 8003c48:	6078      	str	r0, [r7, #4]
    int8_t rslt;
    uint8_t conf_err_status;

    rslt = validate_normal_mode_settings(dev);
 8003c4a:	6878      	ldr	r0, [r7, #4]
 8003c4c:	f000 f887 	bl	8003d5e <validate_normal_mode_settings>
 8003c50:	4603      	mov	r3, r0
 8003c52:	73fb      	strb	r3, [r7, #15]

    /* If OSR and ODR settings are proper then write the power mode */
    if (rslt == BMP3_OK)
 8003c54:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003c58:	2b00      	cmp	r3, #0
 8003c5a:	d11c      	bne.n	8003c96 <set_normal_mode+0x54>
    {
        rslt = write_power_mode(dev);
 8003c5c:	6878      	ldr	r0, [r7, #4]
 8003c5e:	f000 f820 	bl	8003ca2 <write_power_mode>
 8003c62:	4603      	mov	r3, r0
 8003c64:	73fb      	strb	r3, [r7, #15]

        /* check for configuration error */
        if (rslt == BMP3_OK)
 8003c66:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003c6a:	2b00      	cmp	r3, #0
 8003c6c:	d113      	bne.n	8003c96 <set_normal_mode+0x54>
        {
            /* Read the configuration error status */
            rslt = bmp3_get_regs(BMP3_REG_ERR, &conf_err_status, 1, dev);
 8003c6e:	f107 010e 	add.w	r1, r7, #14
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	2201      	movs	r2, #1
 8003c76:	2002      	movs	r0, #2
 8003c78:	f7ff fd5d 	bl	8003736 <bmp3_get_regs>
 8003c7c:	4603      	mov	r3, r0
 8003c7e:	73fb      	strb	r3, [r7, #15]

            /* Check if conf. error flag is set */
            if (rslt == BMP3_OK)
 8003c80:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003c84:	2b00      	cmp	r3, #0
 8003c86:	d106      	bne.n	8003c96 <set_normal_mode+0x54>
            {
                if (conf_err_status & BMP3_ERR_CONF)
 8003c88:	7bbb      	ldrb	r3, [r7, #14]
 8003c8a:	f003 0304 	and.w	r3, r3, #4
 8003c8e:	2b00      	cmp	r3, #0
 8003c90:	d001      	beq.n	8003c96 <set_normal_mode+0x54>
                {
                    /* OSR and ODR configuration is not proper */
                    rslt = BMP3_E_CONFIGURATION_ERR;
 8003c92:	23fb      	movs	r3, #251	; 0xfb
 8003c94:	73fb      	strb	r3, [r7, #15]
                }
            }
        }
    }

    return rslt;
 8003c96:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8003c9a:	4618      	mov	r0, r3
 8003c9c:	3710      	adds	r7, #16
 8003c9e:	46bd      	mov	sp, r7
 8003ca0:	bd80      	pop	{r7, pc}

08003ca2 <write_power_mode>:

/*!
 * @brief This internal API writes the power mode in the sensor.
 */
static int8_t write_power_mode(struct bmp3_dev *dev)
{
 8003ca2:	b580      	push	{r7, lr}
 8003ca4:	b084      	sub	sp, #16
 8003ca6:	af00      	add	r7, sp, #0
 8003ca8:	6078      	str	r0, [r7, #4]
    int8_t rslt;
    uint8_t reg_addr = BMP3_REG_PWR_CTRL;
 8003caa:	231b      	movs	r3, #27
 8003cac:	737b      	strb	r3, [r7, #13]
    uint8_t op_mode = dev->settings.op_mode;
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	f893 30b0 	ldrb.w	r3, [r3, #176]	; 0xb0
 8003cb4:	73bb      	strb	r3, [r7, #14]

    /* Temporary variable to store the value read from op-mode register */
    uint8_t op_mode_reg_val;

    /* Read the power mode register */
    rslt = bmp3_get_regs(reg_addr, &op_mode_reg_val, 1, dev);
 8003cb6:	7b78      	ldrb	r0, [r7, #13]
 8003cb8:	f107 010c 	add.w	r1, r7, #12
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	2201      	movs	r2, #1
 8003cc0:	f7ff fd39 	bl	8003736 <bmp3_get_regs>
 8003cc4:	4603      	mov	r3, r0
 8003cc6:	73fb      	strb	r3, [r7, #15]

    /* Set the power mode */
    if (rslt == BMP3_OK)
 8003cc8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003ccc:	2b00      	cmp	r3, #0
 8003cce:	d118      	bne.n	8003d02 <write_power_mode+0x60>
    {
        op_mode_reg_val = BMP3_SET_BITS(op_mode_reg_val, BMP3_OP_MODE, op_mode);
 8003cd0:	7b3b      	ldrb	r3, [r7, #12]
 8003cd2:	b25b      	sxtb	r3, r3
 8003cd4:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 8003cd8:	b25a      	sxtb	r2, r3
 8003cda:	7bbb      	ldrb	r3, [r7, #14]
 8003cdc:	011b      	lsls	r3, r3, #4
 8003cde:	b25b      	sxtb	r3, r3
 8003ce0:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8003ce4:	b25b      	sxtb	r3, r3
 8003ce6:	4313      	orrs	r3, r2
 8003ce8:	b25b      	sxtb	r3, r3
 8003cea:	b2db      	uxtb	r3, r3
 8003cec:	733b      	strb	r3, [r7, #12]

        /* Write the power mode in the register */
        rslt = bmp3_set_regs(&reg_addr, &op_mode_reg_val, 1, dev);
 8003cee:	f107 010c 	add.w	r1, r7, #12
 8003cf2:	f107 000d 	add.w	r0, r7, #13
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	2201      	movs	r2, #1
 8003cfa:	f7ff fdac 	bl	8003856 <bmp3_set_regs>
 8003cfe:	4603      	mov	r3, r0
 8003d00:	73fb      	strb	r3, [r7, #15]
    }

    return rslt;
 8003d02:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8003d06:	4618      	mov	r0, r3
 8003d08:	3710      	adds	r7, #16
 8003d0a:	46bd      	mov	sp, r7
 8003d0c:	bd80      	pop	{r7, pc}

08003d0e <put_device_to_sleep>:

/*!
 * @brief This internal API puts the device to sleep mode.
 */
static int8_t put_device_to_sleep(struct bmp3_dev *dev)
{
 8003d0e:	b580      	push	{r7, lr}
 8003d10:	b084      	sub	sp, #16
 8003d12:	af00      	add	r7, sp, #0
 8003d14:	6078      	str	r0, [r7, #4]
    int8_t rslt;
    uint8_t reg_addr = BMP3_REG_PWR_CTRL;
 8003d16:	231b      	movs	r3, #27
 8003d18:	73bb      	strb	r3, [r7, #14]

    /* Temporary variable to store the value read from op-mode register */
    uint8_t op_mode_reg_val;

    rslt = bmp3_get_regs(BMP3_REG_PWR_CTRL, &op_mode_reg_val, 1, dev);
 8003d1a:	f107 010d 	add.w	r1, r7, #13
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	2201      	movs	r2, #1
 8003d22:	201b      	movs	r0, #27
 8003d24:	f7ff fd07 	bl	8003736 <bmp3_get_regs>
 8003d28:	4603      	mov	r3, r0
 8003d2a:	73fb      	strb	r3, [r7, #15]

    if (rslt == BMP3_OK)
 8003d2c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003d30:	2b00      	cmp	r3, #0
 8003d32:	d10e      	bne.n	8003d52 <put_device_to_sleep+0x44>
    {
        /* Set the power mode */
        op_mode_reg_val = op_mode_reg_val & (~(BMP3_OP_MODE_MSK));
 8003d34:	7b7b      	ldrb	r3, [r7, #13]
 8003d36:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 8003d3a:	b2db      	uxtb	r3, r3
 8003d3c:	737b      	strb	r3, [r7, #13]

        /* Write the power mode in the register */
        rslt = bmp3_set_regs(&reg_addr, &op_mode_reg_val, 1, dev);
 8003d3e:	f107 010d 	add.w	r1, r7, #13
 8003d42:	f107 000e 	add.w	r0, r7, #14
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	2201      	movs	r2, #1
 8003d4a:	f7ff fd84 	bl	8003856 <bmp3_set_regs>
 8003d4e:	4603      	mov	r3, r0
 8003d50:	73fb      	strb	r3, [r7, #15]
    }

    return rslt;
 8003d52:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8003d56:	4618      	mov	r0, r3
 8003d58:	3710      	adds	r7, #16
 8003d5a:	46bd      	mov	sp, r7
 8003d5c:	bd80      	pop	{r7, pc}

08003d5e <validate_normal_mode_settings>:

/*!
 * @brief This internal API validate the normal mode settings of the sensor.
 */
static int8_t validate_normal_mode_settings(struct bmp3_dev *dev)
{
 8003d5e:	b580      	push	{r7, lr}
 8003d60:	b084      	sub	sp, #16
 8003d62:	af00      	add	r7, sp, #0
 8003d64:	6078      	str	r0, [r7, #4]
    int8_t rslt;

    rslt = get_odr_filter_settings(dev);
 8003d66:	6878      	ldr	r0, [r7, #4]
 8003d68:	f000 fa23 	bl	80041b2 <get_odr_filter_settings>
 8003d6c:	4603      	mov	r3, r0
 8003d6e:	73fb      	strb	r3, [r7, #15]

    if (rslt == BMP3_OK)
 8003d70:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003d74:	2b00      	cmp	r3, #0
 8003d76:	d104      	bne.n	8003d82 <validate_normal_mode_settings+0x24>
    {
        rslt = validate_osr_and_odr_settings(dev);
 8003d78:	6878      	ldr	r0, [r7, #4]
 8003d7a:	f000 fa37 	bl	80041ec <validate_osr_and_odr_settings>
 8003d7e:	4603      	mov	r3, r0
 8003d80:	73fb      	strb	r3, [r7, #15]
    }

    return rslt;
 8003d82:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8003d86:	4618      	mov	r0, r3
 8003d88:	3710      	adds	r7, #16
 8003d8a:	46bd      	mov	sp, r7
 8003d8c:	bd80      	pop	{r7, pc}

08003d8e <get_calib_data>:
/*!
 * @brief This internal API reads the calibration data from the sensor, parse
 * it then compensates it and store in the device structure.
 */
static int8_t get_calib_data(struct bmp3_dev *dev)
{
 8003d8e:	b580      	push	{r7, lr}
 8003d90:	b088      	sub	sp, #32
 8003d92:	af00      	add	r7, sp, #0
 8003d94:	6078      	str	r0, [r7, #4]
    int8_t rslt;
    uint8_t reg_addr = BMP3_REG_CALIB_DATA;
 8003d96:	2331      	movs	r3, #49	; 0x31
 8003d98:	77fb      	strb	r3, [r7, #31]

    /* Array to store calibration data */
    uint8_t calib_data[BMP3_LEN_CALIB_DATA] = { 0 };
 8003d9a:	2300      	movs	r3, #0
 8003d9c:	60bb      	str	r3, [r7, #8]
 8003d9e:	f107 030c 	add.w	r3, r7, #12
 8003da2:	2200      	movs	r2, #0
 8003da4:	601a      	str	r2, [r3, #0]
 8003da6:	605a      	str	r2, [r3, #4]
 8003da8:	609a      	str	r2, [r3, #8]
 8003daa:	60da      	str	r2, [r3, #12]
 8003dac:	741a      	strb	r2, [r3, #16]

    /* Read the calibration data from the sensor */
    rslt = bmp3_get_regs(reg_addr, calib_data, BMP3_LEN_CALIB_DATA, dev);
 8003dae:	f107 0108 	add.w	r1, r7, #8
 8003db2:	7ff8      	ldrb	r0, [r7, #31]
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	2215      	movs	r2, #21
 8003db8:	f7ff fcbd 	bl	8003736 <bmp3_get_regs>
 8003dbc:	4603      	mov	r3, r0
 8003dbe:	77bb      	strb	r3, [r7, #30]

    /* Parse calibration data and store it in device structure */
    parse_calib_data(calib_data, dev);
 8003dc0:	f107 0308 	add.w	r3, r7, #8
 8003dc4:	6879      	ldr	r1, [r7, #4]
 8003dc6:	4618      	mov	r0, r3
 8003dc8:	f000 fbfa 	bl	80045c0 <parse_calib_data>

    return rslt;
 8003dcc:	f997 301e 	ldrsb.w	r3, [r7, #30]
}
 8003dd0:	4618      	mov	r0, r3
 8003dd2:	3720      	adds	r7, #32
 8003dd4:	46bd      	mov	sp, r7
 8003dd6:	bd80      	pop	{r7, pc}

08003dd8 <interleave_reg_addr>:
/*!
 * @brief This internal API interleaves the register address between the
 * register data buffer for burst write operation.
 */
static void interleave_reg_addr(const uint8_t *reg_addr, uint8_t *temp_buff, const uint8_t *reg_data, uint32_t len)
{
 8003dd8:	b480      	push	{r7}
 8003dda:	b087      	sub	sp, #28
 8003ddc:	af00      	add	r7, sp, #0
 8003dde:	60f8      	str	r0, [r7, #12]
 8003de0:	60b9      	str	r1, [r7, #8]
 8003de2:	607a      	str	r2, [r7, #4]
 8003de4:	603b      	str	r3, [r7, #0]
    uint32_t index;

    for (index = 1; index < len; index++)
 8003de6:	2301      	movs	r3, #1
 8003de8:	617b      	str	r3, [r7, #20]
 8003dea:	e015      	b.n	8003e18 <interleave_reg_addr+0x40>
    {
        temp_buff[(index * 2) - 1] = reg_addr[index];
 8003dec:	68fa      	ldr	r2, [r7, #12]
 8003dee:	697b      	ldr	r3, [r7, #20]
 8003df0:	441a      	add	r2, r3
 8003df2:	697b      	ldr	r3, [r7, #20]
 8003df4:	005b      	lsls	r3, r3, #1
 8003df6:	3b01      	subs	r3, #1
 8003df8:	68b9      	ldr	r1, [r7, #8]
 8003dfa:	440b      	add	r3, r1
 8003dfc:	7812      	ldrb	r2, [r2, #0]
 8003dfe:	701a      	strb	r2, [r3, #0]
        temp_buff[index * 2] = reg_data[index];
 8003e00:	687a      	ldr	r2, [r7, #4]
 8003e02:	697b      	ldr	r3, [r7, #20]
 8003e04:	441a      	add	r2, r3
 8003e06:	697b      	ldr	r3, [r7, #20]
 8003e08:	005b      	lsls	r3, r3, #1
 8003e0a:	68b9      	ldr	r1, [r7, #8]
 8003e0c:	440b      	add	r3, r1
 8003e0e:	7812      	ldrb	r2, [r2, #0]
 8003e10:	701a      	strb	r2, [r3, #0]
    for (index = 1; index < len; index++)
 8003e12:	697b      	ldr	r3, [r7, #20]
 8003e14:	3301      	adds	r3, #1
 8003e16:	617b      	str	r3, [r7, #20]
 8003e18:	697a      	ldr	r2, [r7, #20]
 8003e1a:	683b      	ldr	r3, [r7, #0]
 8003e1c:	429a      	cmp	r2, r3
 8003e1e:	d3e5      	bcc.n	8003dec <interleave_reg_addr+0x14>
    }
}
 8003e20:	bf00      	nop
 8003e22:	bf00      	nop
 8003e24:	371c      	adds	r7, #28
 8003e26:	46bd      	mov	sp, r7
 8003e28:	bc80      	pop	{r7}
 8003e2a:	4770      	bx	lr

08003e2c <parse_odr_filter_settings>:
/*!
 * @brief This internal API parse the over sampling, ODR and filter
 * settings and store in the device structure.
 */
static void  parse_odr_filter_settings(const uint8_t *reg_data, struct bmp3_odr_filter_settings *settings)
{
 8003e2c:	b480      	push	{r7}
 8003e2e:	b085      	sub	sp, #20
 8003e30:	af00      	add	r7, sp, #0
 8003e32:	6078      	str	r0, [r7, #4]
 8003e34:	6039      	str	r1, [r7, #0]
    uint8_t index = 0;
 8003e36:	2300      	movs	r3, #0
 8003e38:	73fb      	strb	r3, [r7, #15]

    /* ODR and filter settings index starts from one (0x1C register) */
    settings->press_os = BMP3_GET_BITS_POS_0(reg_data[index], BMP3_PRESS_OS);
 8003e3a:	7bfb      	ldrb	r3, [r7, #15]
 8003e3c:	687a      	ldr	r2, [r7, #4]
 8003e3e:	4413      	add	r3, r2
 8003e40:	781b      	ldrb	r3, [r3, #0]
 8003e42:	f003 0307 	and.w	r3, r3, #7
 8003e46:	b2da      	uxtb	r2, r3
 8003e48:	683b      	ldr	r3, [r7, #0]
 8003e4a:	701a      	strb	r2, [r3, #0]
    settings->temp_os = BMP3_GET_BITS(reg_data[index], BMP3_TEMP_OS);
 8003e4c:	7bfb      	ldrb	r3, [r7, #15]
 8003e4e:	687a      	ldr	r2, [r7, #4]
 8003e50:	4413      	add	r3, r2
 8003e52:	781b      	ldrb	r3, [r3, #0]
 8003e54:	10db      	asrs	r3, r3, #3
 8003e56:	b2db      	uxtb	r3, r3
 8003e58:	f003 0307 	and.w	r3, r3, #7
 8003e5c:	b2da      	uxtb	r2, r3
 8003e5e:	683b      	ldr	r3, [r7, #0]
 8003e60:	705a      	strb	r2, [r3, #1]

    /* Move index to 0x1D register */
    index++;
 8003e62:	7bfb      	ldrb	r3, [r7, #15]
 8003e64:	3301      	adds	r3, #1
 8003e66:	73fb      	strb	r3, [r7, #15]
    settings->odr = BMP3_GET_BITS_POS_0(reg_data[index], BMP3_ODR);
 8003e68:	7bfb      	ldrb	r3, [r7, #15]
 8003e6a:	687a      	ldr	r2, [r7, #4]
 8003e6c:	4413      	add	r3, r2
 8003e6e:	781b      	ldrb	r3, [r3, #0]
 8003e70:	f003 031f 	and.w	r3, r3, #31
 8003e74:	b2da      	uxtb	r2, r3
 8003e76:	683b      	ldr	r3, [r7, #0]
 8003e78:	70da      	strb	r2, [r3, #3]

    /* Move index to 0x1F register */
    index = index + 2;
 8003e7a:	7bfb      	ldrb	r3, [r7, #15]
 8003e7c:	3302      	adds	r3, #2
 8003e7e:	73fb      	strb	r3, [r7, #15]
    settings->iir_filter = BMP3_GET_BITS(reg_data[index], BMP3_IIR_FILTER);
 8003e80:	7bfb      	ldrb	r3, [r7, #15]
 8003e82:	687a      	ldr	r2, [r7, #4]
 8003e84:	4413      	add	r3, r2
 8003e86:	781b      	ldrb	r3, [r3, #0]
 8003e88:	105b      	asrs	r3, r3, #1
 8003e8a:	b2db      	uxtb	r3, r3
 8003e8c:	f003 0307 	and.w	r3, r3, #7
 8003e90:	b2da      	uxtb	r2, r3
 8003e92:	683b      	ldr	r3, [r7, #0]
 8003e94:	709a      	strb	r2, [r3, #2]
}
 8003e96:	bf00      	nop
 8003e98:	3714      	adds	r7, #20
 8003e9a:	46bd      	mov	sp, r7
 8003e9c:	bc80      	pop	{r7}
 8003e9e:	4770      	bx	lr

08003ea0 <set_pwr_ctrl_settings>:
/*!
 * @brief This API sets the pressure enable and temperature enable
 * settings of the sensor.
 */
static int8_t set_pwr_ctrl_settings(uint32_t desired_settings, struct bmp3_dev *dev)
{
 8003ea0:	b580      	push	{r7, lr}
 8003ea2:	b084      	sub	sp, #16
 8003ea4:	af00      	add	r7, sp, #0
 8003ea6:	6078      	str	r0, [r7, #4]
 8003ea8:	6039      	str	r1, [r7, #0]
    int8_t rslt;
    uint8_t reg_addr = BMP3_REG_PWR_CTRL;
 8003eaa:	231b      	movs	r3, #27
 8003eac:	73bb      	strb	r3, [r7, #14]
    uint8_t reg_data;

    rslt = bmp3_get_regs(reg_addr, &reg_data, 1, dev);
 8003eae:	7bb8      	ldrb	r0, [r7, #14]
 8003eb0:	f107 010d 	add.w	r1, r7, #13
 8003eb4:	683b      	ldr	r3, [r7, #0]
 8003eb6:	2201      	movs	r2, #1
 8003eb8:	f7ff fc3d 	bl	8003736 <bmp3_get_regs>
 8003ebc:	4603      	mov	r3, r0
 8003ebe:	73fb      	strb	r3, [r7, #15]

    if (rslt == BMP3_OK)
 8003ec0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003ec4:	2b00      	cmp	r3, #0
 8003ec6:	d134      	bne.n	8003f32 <set_pwr_ctrl_settings+0x92>
    {
        if (desired_settings & BMP3_SEL_PRESS_EN)
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	f003 0302 	and.w	r3, r3, #2
 8003ece:	2b00      	cmp	r3, #0
 8003ed0:	d00f      	beq.n	8003ef2 <set_pwr_ctrl_settings+0x52>
        {
            /* Set the pressure enable settings in the
             * register variable */
            reg_data = BMP3_SET_BITS_POS_0(reg_data, BMP3_PRESS_EN, dev->settings.press_en);
 8003ed2:	7b7b      	ldrb	r3, [r7, #13]
 8003ed4:	b25b      	sxtb	r3, r3
 8003ed6:	f023 0301 	bic.w	r3, r3, #1
 8003eda:	b25a      	sxtb	r2, r3
 8003edc:	683b      	ldr	r3, [r7, #0]
 8003ede:	f893 30b1 	ldrb.w	r3, [r3, #177]	; 0xb1
 8003ee2:	b25b      	sxtb	r3, r3
 8003ee4:	f003 0301 	and.w	r3, r3, #1
 8003ee8:	b25b      	sxtb	r3, r3
 8003eea:	4313      	orrs	r3, r2
 8003eec:	b25b      	sxtb	r3, r3
 8003eee:	b2db      	uxtb	r3, r3
 8003ef0:	737b      	strb	r3, [r7, #13]
        }

        if (desired_settings & BMP3_SEL_TEMP_EN)
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	f003 0304 	and.w	r3, r3, #4
 8003ef8:	2b00      	cmp	r3, #0
 8003efa:	d010      	beq.n	8003f1e <set_pwr_ctrl_settings+0x7e>
        {
            /* Set the temperature enable settings in the
             * register variable */
            reg_data = BMP3_SET_BITS(reg_data, BMP3_TEMP_EN, dev->settings.temp_en);
 8003efc:	7b7b      	ldrb	r3, [r7, #13]
 8003efe:	b25b      	sxtb	r3, r3
 8003f00:	f023 0302 	bic.w	r3, r3, #2
 8003f04:	b25a      	sxtb	r2, r3
 8003f06:	683b      	ldr	r3, [r7, #0]
 8003f08:	f893 30b2 	ldrb.w	r3, [r3, #178]	; 0xb2
 8003f0c:	005b      	lsls	r3, r3, #1
 8003f0e:	b25b      	sxtb	r3, r3
 8003f10:	f003 0302 	and.w	r3, r3, #2
 8003f14:	b25b      	sxtb	r3, r3
 8003f16:	4313      	orrs	r3, r2
 8003f18:	b25b      	sxtb	r3, r3
 8003f1a:	b2db      	uxtb	r3, r3
 8003f1c:	737b      	strb	r3, [r7, #13]
        }

        /* Write the power control settings in the register */
        rslt = bmp3_set_regs(&reg_addr, &reg_data, 1, dev);
 8003f1e:	f107 010d 	add.w	r1, r7, #13
 8003f22:	f107 000e 	add.w	r0, r7, #14
 8003f26:	683b      	ldr	r3, [r7, #0]
 8003f28:	2201      	movs	r2, #1
 8003f2a:	f7ff fc94 	bl	8003856 <bmp3_set_regs>
 8003f2e:	4603      	mov	r3, r0
 8003f30:	73fb      	strb	r3, [r7, #15]
    }

    return rslt;
 8003f32:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8003f36:	4618      	mov	r0, r3
 8003f38:	3710      	adds	r7, #16
 8003f3a:	46bd      	mov	sp, r7
 8003f3c:	bd80      	pop	{r7, pc}
	...

08003f40 <set_odr_filter_settings>:
/*!
 * @brief This internal API sets the over sampling, ODR and filter settings
 * of the sensor based on the settings selected by the user.
 */
static int8_t set_odr_filter_settings(uint32_t desired_settings, struct bmp3_dev *dev)
{
 8003f40:	b580      	push	{r7, lr}
 8003f42:	b088      	sub	sp, #32
 8003f44:	af02      	add	r7, sp, #8
 8003f46:	6078      	str	r0, [r7, #4]
 8003f48:	6039      	str	r1, [r7, #0]
    int8_t rslt;

    /* No of registers to be configured is 3*/
    uint8_t reg_addr[3] = { 0 };
 8003f4a:	4b33      	ldr	r3, [pc, #204]	; (8004018 <set_odr_filter_settings+0xd8>)
 8003f4c:	881b      	ldrh	r3, [r3, #0]
 8003f4e:	82bb      	strh	r3, [r7, #20]
 8003f50:	2300      	movs	r3, #0
 8003f52:	75bb      	strb	r3, [r7, #22]

    /* No of register data to be read is 4 */
    uint8_t reg_data[4];
    uint8_t len = 0;
 8003f54:	2300      	movs	r3, #0
 8003f56:	73fb      	strb	r3, [r7, #15]

    rslt = bmp3_get_regs(BMP3_REG_OSR, reg_data, 4, dev);
 8003f58:	f107 0110 	add.w	r1, r7, #16
 8003f5c:	683b      	ldr	r3, [r7, #0]
 8003f5e:	2204      	movs	r2, #4
 8003f60:	201c      	movs	r0, #28
 8003f62:	f7ff fbe8 	bl	8003736 <bmp3_get_regs>
 8003f66:	4603      	mov	r3, r0
 8003f68:	75fb      	strb	r3, [r7, #23]

    if (rslt == BMP3_OK)
 8003f6a:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8003f6e:	2b00      	cmp	r3, #0
 8003f70:	d14b      	bne.n	800400a <set_odr_filter_settings+0xca>
    {
        if (are_settings_changed((BMP3_SEL_PRESS_OS | BMP3_SEL_TEMP_OS), desired_settings))
 8003f72:	6879      	ldr	r1, [r7, #4]
 8003f74:	2030      	movs	r0, #48	; 0x30
 8003f76:	f000 fe6c 	bl	8004c52 <are_settings_changed>
 8003f7a:	4603      	mov	r3, r0
 8003f7c:	2b00      	cmp	r3, #0
 8003f7e:	d00b      	beq.n	8003f98 <set_odr_filter_settings+0x58>
        {
            /* Fill the over sampling register address and
            * register data to be written in the sensor */
            fill_osr_data(desired_settings, reg_addr, reg_data, &len, dev);
 8003f80:	f107 000f 	add.w	r0, r7, #15
 8003f84:	f107 0210 	add.w	r2, r7, #16
 8003f88:	f107 0114 	add.w	r1, r7, #20
 8003f8c:	683b      	ldr	r3, [r7, #0]
 8003f8e:	9300      	str	r3, [sp, #0]
 8003f90:	4603      	mov	r3, r0
 8003f92:	6878      	ldr	r0, [r7, #4]
 8003f94:	f000 f9e4 	bl	8004360 <fill_osr_data>
        }

        if (are_settings_changed(BMP3_SEL_ODR, desired_settings))
 8003f98:	6879      	ldr	r1, [r7, #4]
 8003f9a:	2080      	movs	r0, #128	; 0x80
 8003f9c:	f000 fe59 	bl	8004c52 <are_settings_changed>
 8003fa0:	4603      	mov	r3, r0
 8003fa2:	2b00      	cmp	r3, #0
 8003fa4:	d008      	beq.n	8003fb8 <set_odr_filter_settings+0x78>
        {
            /* Fill the output data rate register address and
             * register data to be written in the sensor */
            fill_odr_data(reg_addr, reg_data, &len, dev);
 8003fa6:	f107 020f 	add.w	r2, r7, #15
 8003faa:	f107 0110 	add.w	r1, r7, #16
 8003fae:	f107 0014 	add.w	r0, r7, #20
 8003fb2:	683b      	ldr	r3, [r7, #0]
 8003fb4:	f000 fa2b 	bl	800440e <fill_odr_data>
        }

        if (are_settings_changed(BMP3_SEL_IIR_FILTER, desired_settings))
 8003fb8:	6879      	ldr	r1, [r7, #4]
 8003fba:	2040      	movs	r0, #64	; 0x40
 8003fbc:	f000 fe49 	bl	8004c52 <are_settings_changed>
 8003fc0:	4603      	mov	r3, r0
 8003fc2:	2b00      	cmp	r3, #0
 8003fc4:	d008      	beq.n	8003fd8 <set_odr_filter_settings+0x98>
        {
            /* Fill the iir filter register address and
             * register data to be written in the sensor */
            fill_filter_data(reg_addr, reg_data, &len, dev);
 8003fc6:	f107 020f 	add.w	r2, r7, #15
 8003fca:	f107 0110 	add.w	r1, r7, #16
 8003fce:	f107 0014 	add.w	r0, r7, #20
 8003fd2:	683b      	ldr	r3, [r7, #0]
 8003fd4:	f000 fa54 	bl	8004480 <fill_filter_data>
        }

        if (dev->settings.op_mode == BMP3_MODE_NORMAL)
 8003fd8:	683b      	ldr	r3, [r7, #0]
 8003fda:	f893 30b0 	ldrb.w	r3, [r3, #176]	; 0xb0
 8003fde:	2b03      	cmp	r3, #3
 8003fe0:	d104      	bne.n	8003fec <set_odr_filter_settings+0xac>
        {
            /* For normal mode, OSR and ODR settings should
             * be proper */
            rslt = validate_osr_and_odr_settings(dev);
 8003fe2:	6838      	ldr	r0, [r7, #0]
 8003fe4:	f000 f902 	bl	80041ec <validate_osr_and_odr_settings>
 8003fe8:	4603      	mov	r3, r0
 8003fea:	75fb      	strb	r3, [r7, #23]
        }

        if (rslt == BMP3_OK)
 8003fec:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8003ff0:	2b00      	cmp	r3, #0
 8003ff2:	d10a      	bne.n	800400a <set_odr_filter_settings+0xca>
        {
            /* Burst write the over sampling, ODR and filter
             * settings in the register */
            rslt = bmp3_set_regs(reg_addr, reg_data, len, dev);
 8003ff4:	7bfb      	ldrb	r3, [r7, #15]
 8003ff6:	461a      	mov	r2, r3
 8003ff8:	f107 0110 	add.w	r1, r7, #16
 8003ffc:	f107 0014 	add.w	r0, r7, #20
 8004000:	683b      	ldr	r3, [r7, #0]
 8004002:	f7ff fc28 	bl	8003856 <bmp3_set_regs>
 8004006:	4603      	mov	r3, r0
 8004008:	75fb      	strb	r3, [r7, #23]
        }
    }

    return rslt;
 800400a:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800400e:	4618      	mov	r0, r3
 8004010:	3718      	adds	r7, #24
 8004012:	46bd      	mov	sp, r7
 8004014:	bd80      	pop	{r7, pc}
 8004016:	bf00      	nop
 8004018:	08020fd4 	.word	0x08020fd4

0800401c <set_int_ctrl_settings>:
 * @brief This internal API sets the interrupt control (output mode, level,
 * latch and data ready) settings of the sensor based on the settings
 * selected by the user.
 */
static int8_t set_int_ctrl_settings(uint32_t desired_settings, struct bmp3_dev *dev)
{
 800401c:	b580      	push	{r7, lr}
 800401e:	b084      	sub	sp, #16
 8004020:	af00      	add	r7, sp, #0
 8004022:	6078      	str	r0, [r7, #4]
 8004024:	6039      	str	r1, [r7, #0]
    int8_t rslt;
    uint8_t reg_data;
    uint8_t reg_addr;
    struct bmp3_int_ctrl_settings int_settings;

    reg_addr = BMP3_REG_INT_CTRL;
 8004026:	2319      	movs	r3, #25
 8004028:	737b      	strb	r3, [r7, #13]
    rslt = bmp3_get_regs(reg_addr, &reg_data, 1, dev);
 800402a:	7b78      	ldrb	r0, [r7, #13]
 800402c:	f107 010e 	add.w	r1, r7, #14
 8004030:	683b      	ldr	r3, [r7, #0]
 8004032:	2201      	movs	r2, #1
 8004034:	f7ff fb7f 	bl	8003736 <bmp3_get_regs>
 8004038:	4603      	mov	r3, r0
 800403a:	73fb      	strb	r3, [r7, #15]

    if (rslt == BMP3_OK)
 800403c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004040:	2b00      	cmp	r3, #0
 8004042:	d15e      	bne.n	8004102 <set_int_ctrl_settings+0xe6>
    {
        int_settings = dev->settings.int_settings;
 8004044:	683a      	ldr	r2, [r7, #0]
 8004046:	f107 0308 	add.w	r3, r7, #8
 800404a:	32b7      	adds	r2, #183	; 0xb7
 800404c:	6810      	ldr	r0, [r2, #0]
 800404e:	6018      	str	r0, [r3, #0]

        if (desired_settings & BMP3_SEL_OUTPUT_MODE)
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004056:	2b00      	cmp	r3, #0
 8004058:	d00d      	beq.n	8004076 <set_int_ctrl_settings+0x5a>
        {
            /* Set the interrupt output mode bits */
            reg_data = BMP3_SET_BITS_POS_0(reg_data, BMP3_INT_OUTPUT_MODE, int_settings.output_mode);
 800405a:	7bbb      	ldrb	r3, [r7, #14]
 800405c:	b25b      	sxtb	r3, r3
 800405e:	f023 0301 	bic.w	r3, r3, #1
 8004062:	b25a      	sxtb	r2, r3
 8004064:	7a3b      	ldrb	r3, [r7, #8]
 8004066:	b25b      	sxtb	r3, r3
 8004068:	f003 0301 	and.w	r3, r3, #1
 800406c:	b25b      	sxtb	r3, r3
 800406e:	4313      	orrs	r3, r2
 8004070:	b25b      	sxtb	r3, r3
 8004072:	b2db      	uxtb	r3, r3
 8004074:	73bb      	strb	r3, [r7, #14]
        }

        if (desired_settings & BMP3_SEL_LEVEL)
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800407c:	2b00      	cmp	r3, #0
 800407e:	d00e      	beq.n	800409e <set_int_ctrl_settings+0x82>
        {
            /* Set the interrupt level bits */
            reg_data = BMP3_SET_BITS(reg_data, BMP3_INT_LEVEL, int_settings.level);
 8004080:	7bbb      	ldrb	r3, [r7, #14]
 8004082:	b25b      	sxtb	r3, r3
 8004084:	f023 0302 	bic.w	r3, r3, #2
 8004088:	b25a      	sxtb	r2, r3
 800408a:	7a7b      	ldrb	r3, [r7, #9]
 800408c:	005b      	lsls	r3, r3, #1
 800408e:	b25b      	sxtb	r3, r3
 8004090:	f003 0302 	and.w	r3, r3, #2
 8004094:	b25b      	sxtb	r3, r3
 8004096:	4313      	orrs	r3, r2
 8004098:	b25b      	sxtb	r3, r3
 800409a:	b2db      	uxtb	r3, r3
 800409c:	73bb      	strb	r3, [r7, #14]
        }

        if (desired_settings & BMP3_SEL_LATCH)
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80040a4:	2b00      	cmp	r3, #0
 80040a6:	d00e      	beq.n	80040c6 <set_int_ctrl_settings+0xaa>
        {
            /* Set the interrupt latch bits */
            reg_data = BMP3_SET_BITS(reg_data, BMP3_INT_LATCH, int_settings.latch);
 80040a8:	7bbb      	ldrb	r3, [r7, #14]
 80040aa:	b25b      	sxtb	r3, r3
 80040ac:	f023 0304 	bic.w	r3, r3, #4
 80040b0:	b25a      	sxtb	r2, r3
 80040b2:	7abb      	ldrb	r3, [r7, #10]
 80040b4:	009b      	lsls	r3, r3, #2
 80040b6:	b25b      	sxtb	r3, r3
 80040b8:	f003 0304 	and.w	r3, r3, #4
 80040bc:	b25b      	sxtb	r3, r3
 80040be:	4313      	orrs	r3, r2
 80040c0:	b25b      	sxtb	r3, r3
 80040c2:	b2db      	uxtb	r3, r3
 80040c4:	73bb      	strb	r3, [r7, #14]
        }

        if (desired_settings & BMP3_SEL_DRDY_EN)
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	f003 0308 	and.w	r3, r3, #8
 80040cc:	2b00      	cmp	r3, #0
 80040ce:	d00e      	beq.n	80040ee <set_int_ctrl_settings+0xd2>
        {
            /* Set the interrupt data ready bits */
            reg_data = BMP3_SET_BITS(reg_data, BMP3_INT_DRDY_EN, int_settings.drdy_en);
 80040d0:	7bbb      	ldrb	r3, [r7, #14]
 80040d2:	b25b      	sxtb	r3, r3
 80040d4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80040d8:	b25a      	sxtb	r2, r3
 80040da:	7afb      	ldrb	r3, [r7, #11]
 80040dc:	019b      	lsls	r3, r3, #6
 80040de:	b25b      	sxtb	r3, r3
 80040e0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80040e4:	b25b      	sxtb	r3, r3
 80040e6:	4313      	orrs	r3, r2
 80040e8:	b25b      	sxtb	r3, r3
 80040ea:	b2db      	uxtb	r3, r3
 80040ec:	73bb      	strb	r3, [r7, #14]
        }

        rslt = bmp3_set_regs(&reg_addr, &reg_data, 1, dev);
 80040ee:	f107 010e 	add.w	r1, r7, #14
 80040f2:	f107 000d 	add.w	r0, r7, #13
 80040f6:	683b      	ldr	r3, [r7, #0]
 80040f8:	2201      	movs	r2, #1
 80040fa:	f7ff fbac 	bl	8003856 <bmp3_set_regs>
 80040fe:	4603      	mov	r3, r0
 8004100:	73fb      	strb	r3, [r7, #15]
    }

    return rslt;
 8004102:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8004106:	4618      	mov	r0, r3
 8004108:	3710      	adds	r7, #16
 800410a:	46bd      	mov	sp, r7
 800410c:	bd80      	pop	{r7, pc}

0800410e <set_advance_settings>:
/*!
 * @brief This internal API sets the advance (i2c_wdt_en, i2c_wdt_sel)
 * settings of the sensor based on the settings selected by the user.
 */
static int8_t set_advance_settings(uint32_t desired_settings, struct bmp3_dev *dev)
{
 800410e:	b580      	push	{r7, lr}
 8004110:	b084      	sub	sp, #16
 8004112:	af00      	add	r7, sp, #0
 8004114:	6078      	str	r0, [r7, #4]
 8004116:	6039      	str	r1, [r7, #0]
    int8_t rslt;
    uint8_t reg_addr;
    uint8_t reg_data;
    struct bmp3_adv_settings adv_settings = dev->settings.adv_settings;
 8004118:	683a      	ldr	r2, [r7, #0]
 800411a:	f107 0308 	add.w	r3, r7, #8
 800411e:	32bb      	adds	r2, #187	; 0xbb
 8004120:	8812      	ldrh	r2, [r2, #0]
 8004122:	801a      	strh	r2, [r3, #0]

    reg_addr = BMP3_REG_IF_CONF;
 8004124:	231a      	movs	r3, #26
 8004126:	73bb      	strb	r3, [r7, #14]
    rslt = bmp3_get_regs(reg_addr, &reg_data, 1, dev);
 8004128:	7bb8      	ldrb	r0, [r7, #14]
 800412a:	f107 010d 	add.w	r1, r7, #13
 800412e:	683b      	ldr	r3, [r7, #0]
 8004130:	2201      	movs	r2, #1
 8004132:	f7ff fb00 	bl	8003736 <bmp3_get_regs>
 8004136:	4603      	mov	r3, r0
 8004138:	73fb      	strb	r3, [r7, #15]

    if (rslt == BMP3_OK)
 800413a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800413e:	2b00      	cmp	r3, #0
 8004140:	d131      	bne.n	80041a6 <set_advance_settings+0x98>
    {
        if (desired_settings & BMP3_SEL_I2C_WDT_EN)
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004148:	2b00      	cmp	r3, #0
 800414a:	d00e      	beq.n	800416a <set_advance_settings+0x5c>
        {
            /* Set the i2c watch dog enable bits */
            reg_data = BMP3_SET_BITS(reg_data, BMP3_I2C_WDT_EN, adv_settings.i2c_wdt_en);
 800414c:	7b7b      	ldrb	r3, [r7, #13]
 800414e:	b25b      	sxtb	r3, r3
 8004150:	f023 0302 	bic.w	r3, r3, #2
 8004154:	b25a      	sxtb	r2, r3
 8004156:	7a3b      	ldrb	r3, [r7, #8]
 8004158:	005b      	lsls	r3, r3, #1
 800415a:	b25b      	sxtb	r3, r3
 800415c:	f003 0302 	and.w	r3, r3, #2
 8004160:	b25b      	sxtb	r3, r3
 8004162:	4313      	orrs	r3, r2
 8004164:	b25b      	sxtb	r3, r3
 8004166:	b2db      	uxtb	r3, r3
 8004168:	737b      	strb	r3, [r7, #13]
        }

        if (desired_settings & BMP3_SEL_I2C_WDT)
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004170:	2b00      	cmp	r3, #0
 8004172:	d00e      	beq.n	8004192 <set_advance_settings+0x84>
        {
            /* Set the i2c watch dog select bits */
            reg_data = BMP3_SET_BITS(reg_data, BMP3_I2C_WDT_SEL, adv_settings.i2c_wdt_sel);
 8004174:	7b7b      	ldrb	r3, [r7, #13]
 8004176:	b25b      	sxtb	r3, r3
 8004178:	f023 0304 	bic.w	r3, r3, #4
 800417c:	b25a      	sxtb	r2, r3
 800417e:	7a7b      	ldrb	r3, [r7, #9]
 8004180:	009b      	lsls	r3, r3, #2
 8004182:	b25b      	sxtb	r3, r3
 8004184:	f003 0304 	and.w	r3, r3, #4
 8004188:	b25b      	sxtb	r3, r3
 800418a:	4313      	orrs	r3, r2
 800418c:	b25b      	sxtb	r3, r3
 800418e:	b2db      	uxtb	r3, r3
 8004190:	737b      	strb	r3, [r7, #13]
        }

        rslt = bmp3_set_regs(&reg_addr, &reg_data, 1, dev);
 8004192:	f107 010d 	add.w	r1, r7, #13
 8004196:	f107 000e 	add.w	r0, r7, #14
 800419a:	683b      	ldr	r3, [r7, #0]
 800419c:	2201      	movs	r2, #1
 800419e:	f7ff fb5a 	bl	8003856 <bmp3_set_regs>
 80041a2:	4603      	mov	r3, r0
 80041a4:	73fb      	strb	r3, [r7, #15]
    }

    return rslt;
 80041a6:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80041aa:	4618      	mov	r0, r3
 80041ac:	3710      	adds	r7, #16
 80041ae:	46bd      	mov	sp, r7
 80041b0:	bd80      	pop	{r7, pc}

080041b2 <get_odr_filter_settings>:
/*!
 * @brief This internal API gets the over sampling, ODR and filter settings
 * of the sensor.
 */
static int8_t get_odr_filter_settings(struct bmp3_dev *dev)
{
 80041b2:	b580      	push	{r7, lr}
 80041b4:	b084      	sub	sp, #16
 80041b6:	af00      	add	r7, sp, #0
 80041b8:	6078      	str	r0, [r7, #4]
    int8_t rslt;
    uint8_t reg_data[4];

    /* Read data beginning from 0x1C register */
    rslt = bmp3_get_regs(BMP3_REG_OSR, reg_data, 4, dev);
 80041ba:	f107 0108 	add.w	r1, r7, #8
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	2204      	movs	r2, #4
 80041c2:	201c      	movs	r0, #28
 80041c4:	f7ff fab7 	bl	8003736 <bmp3_get_regs>
 80041c8:	4603      	mov	r3, r0
 80041ca:	73fb      	strb	r3, [r7, #15]

    /* Parse the read data and store it in dev structure */
    parse_odr_filter_settings(reg_data, &dev->settings.odr_filter);
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	f103 02b3 	add.w	r2, r3, #179	; 0xb3
 80041d2:	f107 0308 	add.w	r3, r7, #8
 80041d6:	4611      	mov	r1, r2
 80041d8:	4618      	mov	r0, r3
 80041da:	f7ff fe27 	bl	8003e2c <parse_odr_filter_settings>

    return rslt;
 80041de:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80041e2:	4618      	mov	r0, r3
 80041e4:	3710      	adds	r7, #16
 80041e6:	46bd      	mov	sp, r7
 80041e8:	bd80      	pop	{r7, pc}
	...

080041ec <validate_osr_and_odr_settings>:
/*!
 * @brief This internal API validate the over sampling, ODR settings of the
 * sensor.
 */
static int8_t validate_osr_and_odr_settings(const struct bmp3_dev *dev)
{
 80041ec:	b580      	push	{r7, lr}
 80041ee:	b098      	sub	sp, #96	; 0x60
 80041f0:	af00      	add	r7, sp, #0
 80041f2:	6078      	str	r0, [r7, #4]
    int8_t rslt;

    /* According to BMP388 datasheet at Section 3.9.2. "Measurement rate in
     * forced mode and normal mode" there is also the constant of 234us also to
     * be considered in the sum. */
    uint32_t meas_t = 234;
 80041f4:	23ea      	movs	r3, #234	; 0xea
 80041f6:	65bb      	str	r3, [r7, #88]	; 0x58
    uint32_t meas_t_p = 0;
 80041f8:	2300      	movs	r3, #0
 80041fa:	65fb      	str	r3, [r7, #92]	; 0x5c

    /* Sampling period corresponding to ODR in microseconds  */
    uint32_t odr[18] = {
 80041fc:	4a1c      	ldr	r2, [pc, #112]	; (8004270 <validate_osr_and_odr_settings+0x84>)
 80041fe:	f107 030c 	add.w	r3, r7, #12
 8004202:	4611      	mov	r1, r2
 8004204:	2248      	movs	r2, #72	; 0x48
 8004206:	4618      	mov	r0, r3
 8004208:	f01c fa7e 	bl	8020708 <memcpy>
        5000, 10000, 20000, 40000, 80000, 160000, 320000, 640000, 1280000, 2560000, 5120000, 10240000, 20480000,
        40960000, 81920000, 163840000, 327680000, 655360000
    };

    if (dev->settings.press_en)
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	f893 30b1 	ldrb.w	r3, [r3, #177]	; 0xb1
 8004212:	2b00      	cmp	r3, #0
 8004214:	d006      	beq.n	8004224 <validate_osr_and_odr_settings+0x38>
    {
        /* Calculate the pressure measurement duration */
        meas_t_p += calculate_press_meas_time(dev);
 8004216:	6878      	ldr	r0, [r7, #4]
 8004218:	f000 f842 	bl	80042a0 <calculate_press_meas_time>
 800421c:	4602      	mov	r2, r0
 800421e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004220:	4413      	add	r3, r2
 8004222:	65fb      	str	r3, [r7, #92]	; 0x5c
    }

    if (dev->settings.temp_en)
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	f893 30b2 	ldrb.w	r3, [r3, #178]	; 0xb2
 800422a:	2b00      	cmp	r3, #0
 800422c:	d006      	beq.n	800423c <validate_osr_and_odr_settings+0x50>
    {
        /* Calculate the temperature measurement duration */
        meas_t_p += calculate_temp_meas_time(dev);
 800422e:	6878      	ldr	r0, [r7, #4]
 8004230:	f000 f866 	bl	8004300 <calculate_temp_meas_time>
 8004234:	4602      	mov	r2, r0
 8004236:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004238:	4413      	add	r3, r2
 800423a:	65fb      	str	r3, [r7, #92]	; 0x5c
    }

    /* Constant 234us added to the summation of temperature and pressure measurement duration */
    meas_t += meas_t_p;
 800423c:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800423e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004240:	4413      	add	r3, r2
 8004242:	65bb      	str	r3, [r7, #88]	; 0x58

    rslt = verify_meas_time_and_odr_duration(meas_t, odr[dev->settings.odr_filter.odr]);
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	f893 30b6 	ldrb.w	r3, [r3, #182]	; 0xb6
 800424a:	009b      	lsls	r3, r3, #2
 800424c:	3360      	adds	r3, #96	; 0x60
 800424e:	443b      	add	r3, r7
 8004250:	f853 3c54 	ldr.w	r3, [r3, #-84]
 8004254:	4619      	mov	r1, r3
 8004256:	6db8      	ldr	r0, [r7, #88]	; 0x58
 8004258:	f000 f80c 	bl	8004274 <verify_meas_time_and_odr_duration>
 800425c:	4603      	mov	r3, r0
 800425e:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

    return rslt;
 8004262:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
}
 8004266:	4618      	mov	r0, r3
 8004268:	3760      	adds	r7, #96	; 0x60
 800426a:	46bd      	mov	sp, r7
 800426c:	bd80      	pop	{r7, pc}
 800426e:	bf00      	nop
 8004270:	08020fd8 	.word	0x08020fd8

08004274 <verify_meas_time_and_odr_duration>:
/*!
 * @brief This internal API checks whether the measurement time and ODR duration
 * of the sensor are proper.
 */
static int8_t verify_meas_time_and_odr_duration(uint32_t meas_t, uint32_t odr_duration)
{
 8004274:	b480      	push	{r7}
 8004276:	b085      	sub	sp, #20
 8004278:	af00      	add	r7, sp, #0
 800427a:	6078      	str	r0, [r7, #4]
 800427c:	6039      	str	r1, [r7, #0]
    int8_t rslt;

    if (meas_t < odr_duration)
 800427e:	687a      	ldr	r2, [r7, #4]
 8004280:	683b      	ldr	r3, [r7, #0]
 8004282:	429a      	cmp	r2, r3
 8004284:	d202      	bcs.n	800428c <verify_meas_time_and_odr_duration+0x18>
    {
        /* If measurement duration is less than ODR duration
         * then OSR and ODR settings are fine */
        rslt = BMP3_OK;
 8004286:	2300      	movs	r3, #0
 8004288:	73fb      	strb	r3, [r7, #15]
 800428a:	e001      	b.n	8004290 <verify_meas_time_and_odr_duration+0x1c>
    }
    else
    {
        /* OSR and ODR settings are not proper */
        rslt = BMP3_E_INVALID_ODR_OSR_SETTINGS;
 800428c:	23fd      	movs	r3, #253	; 0xfd
 800428e:	73fb      	strb	r3, [r7, #15]
    }

    return rslt;
 8004290:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8004294:	4618      	mov	r0, r3
 8004296:	3714      	adds	r7, #20
 8004298:	46bd      	mov	sp, r7
 800429a:	bc80      	pop	{r7}
 800429c:	4770      	bx	lr
	...

080042a0 <calculate_press_meas_time>:
/*!
 * @brief This internal API calculates the pressure measurement duration of the
 * sensor.
 */
static uint32_t calculate_press_meas_time(const struct bmp3_dev *dev)
{
 80042a0:	b580      	push	{r7, lr}
 80042a2:	b088      	sub	sp, #32
 80042a4:	af00      	add	r7, sp, #0
 80042a6:	6078      	str	r0, [r7, #4]
    uint32_t press_meas_t;
    struct bmp3_odr_filter_settings odr_filter = dev->settings.odr_filter;
 80042a8:	687a      	ldr	r2, [r7, #4]
 80042aa:	f107 030c 	add.w	r3, r7, #12
 80042ae:	32b3      	adds	r2, #179	; 0xb3
 80042b0:	6810      	ldr	r0, [r2, #0]
 80042b2:	6018      	str	r0, [r3, #0]

#ifdef BMP3_DOUBLE_PRECISION_COMPENSATION
    double base = 2.0;
 80042b4:	f04f 0200 	mov.w	r2, #0
 80042b8:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80042bc:	e9c7 2306 	strd	r2, r3, [r7, #24]
    float partial_out;
#else
    uint8_t base = 2;
    uint32_t partial_out;
#endif /* BMP3_DOUBLE_PRECISION_COMPENSATION */
    partial_out = pow_bmp3(base, odr_filter.press_os);
 80042c0:	7b3b      	ldrb	r3, [r7, #12]
 80042c2:	461a      	mov	r2, r3
 80042c4:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 80042c8:	f000 fca2 	bl	8004c10 <pow_bmp3>
 80042cc:	6178      	str	r0, [r7, #20]
    press_meas_t = (BMP3_SETTLE_TIME_PRESS + partial_out * BMP3_ADC_CONV_TIME);
 80042ce:	490a      	ldr	r1, [pc, #40]	; (80042f8 <calculate_press_meas_time+0x58>)
 80042d0:	6978      	ldr	r0, [r7, #20]
 80042d2:	f7fc fd89 	bl	8000de8 <__aeabi_fmul>
 80042d6:	4603      	mov	r3, r0
 80042d8:	4908      	ldr	r1, [pc, #32]	; (80042fc <calculate_press_meas_time+0x5c>)
 80042da:	4618      	mov	r0, r3
 80042dc:	f7fc fc7c 	bl	8000bd8 <__addsf3>
 80042e0:	4603      	mov	r3, r0
 80042e2:	4618      	mov	r0, r3
 80042e4:	f7fc fef6 	bl	80010d4 <__aeabi_f2uiz>
 80042e8:	4603      	mov	r3, r0
 80042ea:	613b      	str	r3, [r7, #16]

    /* Output in microseconds */
    return press_meas_t;
 80042ec:	693b      	ldr	r3, [r7, #16]
}
 80042ee:	4618      	mov	r0, r3
 80042f0:	3720      	adds	r7, #32
 80042f2:	46bd      	mov	sp, r7
 80042f4:	bd80      	pop	{r7, pc}
 80042f6:	bf00      	nop
 80042f8:	44fa0000 	.word	0x44fa0000
 80042fc:	43c40000 	.word	0x43c40000

08004300 <calculate_temp_meas_time>:
/*!
 * @brief This internal API calculates the temperature measurement duration of
 * the sensor.
 */
static uint32_t calculate_temp_meas_time(const struct bmp3_dev *dev)
{
 8004300:	b580      	push	{r7, lr}
 8004302:	b088      	sub	sp, #32
 8004304:	af00      	add	r7, sp, #0
 8004306:	6078      	str	r0, [r7, #4]
    uint32_t temp_meas_t;
    struct bmp3_odr_filter_settings odr_filter = dev->settings.odr_filter;
 8004308:	687a      	ldr	r2, [r7, #4]
 800430a:	f107 030c 	add.w	r3, r7, #12
 800430e:	32b3      	adds	r2, #179	; 0xb3
 8004310:	6810      	ldr	r0, [r2, #0]
 8004312:	6018      	str	r0, [r3, #0]

#ifdef BMP3_DOUBLE_PRECISION_COMPENSATION
    double base = 2.0;
 8004314:	f04f 0200 	mov.w	r2, #0
 8004318:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800431c:	e9c7 2306 	strd	r2, r3, [r7, #24]
    float partial_out;
#else
    uint8_t base = 2;
    uint32_t partial_out;
#endif /* BMP3_DOUBLE_PRECISION_COMPENSATION */
    partial_out = pow_bmp3(base, odr_filter.temp_os);
 8004320:	7b7b      	ldrb	r3, [r7, #13]
 8004322:	461a      	mov	r2, r3
 8004324:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8004328:	f000 fc72 	bl	8004c10 <pow_bmp3>
 800432c:	6178      	str	r0, [r7, #20]
    temp_meas_t = (BMP3_SETTLE_TIME_TEMP + partial_out * BMP3_ADC_CONV_TIME);
 800432e:	490a      	ldr	r1, [pc, #40]	; (8004358 <calculate_temp_meas_time+0x58>)
 8004330:	6978      	ldr	r0, [r7, #20]
 8004332:	f7fc fd59 	bl	8000de8 <__aeabi_fmul>
 8004336:	4603      	mov	r3, r0
 8004338:	4908      	ldr	r1, [pc, #32]	; (800435c <calculate_temp_meas_time+0x5c>)
 800433a:	4618      	mov	r0, r3
 800433c:	f7fc fc4c 	bl	8000bd8 <__addsf3>
 8004340:	4603      	mov	r3, r0
 8004342:	4618      	mov	r0, r3
 8004344:	f7fc fec6 	bl	80010d4 <__aeabi_f2uiz>
 8004348:	4603      	mov	r3, r0
 800434a:	613b      	str	r3, [r7, #16]

    /* Output in uint32_t */
    return temp_meas_t;
 800434c:	693b      	ldr	r3, [r7, #16]
}
 800434e:	4618      	mov	r0, r3
 8004350:	3720      	adds	r7, #32
 8004352:	46bd      	mov	sp, r7
 8004354:	bd80      	pop	{r7, pc}
 8004356:	bf00      	nop
 8004358:	44fa0000 	.word	0x44fa0000
 800435c:	439c8000 	.word	0x439c8000

08004360 <fill_osr_data>:
/*!
 * @brief This internal API fills the register address and register data of
 * the over sampling settings for burst write operation.
 */
static void fill_osr_data(uint32_t settings, uint8_t *addr, uint8_t *reg_data, uint8_t *len, const struct bmp3_dev *dev)
{
 8004360:	b480      	push	{r7}
 8004362:	b087      	sub	sp, #28
 8004364:	af00      	add	r7, sp, #0
 8004366:	60f8      	str	r0, [r7, #12]
 8004368:	60b9      	str	r1, [r7, #8]
 800436a:	607a      	str	r2, [r7, #4]
 800436c:	603b      	str	r3, [r7, #0]
    struct bmp3_odr_filter_settings osr_settings = dev->settings.odr_filter;
 800436e:	6a3a      	ldr	r2, [r7, #32]
 8004370:	f107 0314 	add.w	r3, r7, #20
 8004374:	32b3      	adds	r2, #179	; 0xb3
 8004376:	6810      	ldr	r0, [r2, #0]
 8004378:	6018      	str	r0, [r3, #0]

    if (settings & (BMP3_SEL_PRESS_OS | BMP3_SEL_TEMP_OS))
 800437a:	68fb      	ldr	r3, [r7, #12]
 800437c:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8004380:	2b00      	cmp	r3, #0
 8004382:	d03f      	beq.n	8004404 <fill_osr_data+0xa4>
    {
        /* Pressure over sampling settings check */
        if (settings & BMP3_SEL_PRESS_OS)
 8004384:	68fb      	ldr	r3, [r7, #12]
 8004386:	f003 0310 	and.w	r3, r3, #16
 800438a:	2b00      	cmp	r3, #0
 800438c:	d013      	beq.n	80043b6 <fill_osr_data+0x56>
        {
            /* Set the pressure over sampling settings in the
             * register variable */
            reg_data[*len] = BMP3_SET_BITS_POS_0(reg_data[0], BMP3_PRESS_OS, osr_settings.press_os);
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	781b      	ldrb	r3, [r3, #0]
 8004392:	b25b      	sxtb	r3, r3
 8004394:	f023 0307 	bic.w	r3, r3, #7
 8004398:	b25a      	sxtb	r2, r3
 800439a:	7d3b      	ldrb	r3, [r7, #20]
 800439c:	b25b      	sxtb	r3, r3
 800439e:	f003 0307 	and.w	r3, r3, #7
 80043a2:	b25b      	sxtb	r3, r3
 80043a4:	4313      	orrs	r3, r2
 80043a6:	b25a      	sxtb	r2, r3
 80043a8:	683b      	ldr	r3, [r7, #0]
 80043aa:	781b      	ldrb	r3, [r3, #0]
 80043ac:	4619      	mov	r1, r3
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	440b      	add	r3, r1
 80043b2:	b2d2      	uxtb	r2, r2
 80043b4:	701a      	strb	r2, [r3, #0]
        }

        /* Temperature over sampling settings check */
        if (settings & BMP3_SEL_TEMP_OS)
 80043b6:	68fb      	ldr	r3, [r7, #12]
 80043b8:	f003 0320 	and.w	r3, r3, #32
 80043bc:	2b00      	cmp	r3, #0
 80043be:	d014      	beq.n	80043ea <fill_osr_data+0x8a>
        {
            /* Set the temperature over sampling settings in the
             * register variable */
            reg_data[*len] = BMP3_SET_BITS(reg_data[0], BMP3_TEMP_OS, osr_settings.temp_os);
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	781b      	ldrb	r3, [r3, #0]
 80043c4:	b25b      	sxtb	r3, r3
 80043c6:	f023 0338 	bic.w	r3, r3, #56	; 0x38
 80043ca:	b25a      	sxtb	r2, r3
 80043cc:	7d7b      	ldrb	r3, [r7, #21]
 80043ce:	00db      	lsls	r3, r3, #3
 80043d0:	b25b      	sxtb	r3, r3
 80043d2:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80043d6:	b25b      	sxtb	r3, r3
 80043d8:	4313      	orrs	r3, r2
 80043da:	b25a      	sxtb	r2, r3
 80043dc:	683b      	ldr	r3, [r7, #0]
 80043de:	781b      	ldrb	r3, [r3, #0]
 80043e0:	4619      	mov	r1, r3
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	440b      	add	r3, r1
 80043e6:	b2d2      	uxtb	r2, r2
 80043e8:	701a      	strb	r2, [r3, #0]
        }

        /* 0x1C is the register address of over sampling register */
        addr[*len] = BMP3_REG_OSR;
 80043ea:	683b      	ldr	r3, [r7, #0]
 80043ec:	781b      	ldrb	r3, [r3, #0]
 80043ee:	461a      	mov	r2, r3
 80043f0:	68bb      	ldr	r3, [r7, #8]
 80043f2:	4413      	add	r3, r2
 80043f4:	221c      	movs	r2, #28
 80043f6:	701a      	strb	r2, [r3, #0]
        (*len)++;
 80043f8:	683b      	ldr	r3, [r7, #0]
 80043fa:	781b      	ldrb	r3, [r3, #0]
 80043fc:	3301      	adds	r3, #1
 80043fe:	b2da      	uxtb	r2, r3
 8004400:	683b      	ldr	r3, [r7, #0]
 8004402:	701a      	strb	r2, [r3, #0]
    }
}
 8004404:	bf00      	nop
 8004406:	371c      	adds	r7, #28
 8004408:	46bd      	mov	sp, r7
 800440a:	bc80      	pop	{r7}
 800440c:	4770      	bx	lr

0800440e <fill_odr_data>:
/*!
 * @brief This internal API fills the register address and register data of
 * the ODR settings for burst write operation.
 */
static void fill_odr_data(uint8_t *addr, uint8_t *reg_data, uint8_t *len, struct bmp3_dev *dev)
{
 800440e:	b480      	push	{r7}
 8004410:	b087      	sub	sp, #28
 8004412:	af00      	add	r7, sp, #0
 8004414:	60f8      	str	r0, [r7, #12]
 8004416:	60b9      	str	r1, [r7, #8]
 8004418:	607a      	str	r2, [r7, #4]
 800441a:	603b      	str	r3, [r7, #0]
    struct bmp3_odr_filter_settings *osr_settings = &dev->settings.odr_filter;
 800441c:	683b      	ldr	r3, [r7, #0]
 800441e:	33b3      	adds	r3, #179	; 0xb3
 8004420:	617b      	str	r3, [r7, #20]

    /* Limit the ODR to 0.001525879 Hz*/
    if (osr_settings->odr > BMP3_ODR_0_001_HZ)
 8004422:	697b      	ldr	r3, [r7, #20]
 8004424:	78db      	ldrb	r3, [r3, #3]
 8004426:	2b11      	cmp	r3, #17
 8004428:	d902      	bls.n	8004430 <fill_odr_data+0x22>
    {
        osr_settings->odr = BMP3_ODR_0_001_HZ;
 800442a:	697b      	ldr	r3, [r7, #20]
 800442c:	2211      	movs	r2, #17
 800442e:	70da      	strb	r2, [r3, #3]
    }

    /* Set the ODR settings in the register variable */
    reg_data[*len] = BMP3_SET_BITS_POS_0(reg_data[1], BMP3_ODR, osr_settings->odr);
 8004430:	68bb      	ldr	r3, [r7, #8]
 8004432:	3301      	adds	r3, #1
 8004434:	781b      	ldrb	r3, [r3, #0]
 8004436:	b25b      	sxtb	r3, r3
 8004438:	f023 031f 	bic.w	r3, r3, #31
 800443c:	b25a      	sxtb	r2, r3
 800443e:	697b      	ldr	r3, [r7, #20]
 8004440:	78db      	ldrb	r3, [r3, #3]
 8004442:	b25b      	sxtb	r3, r3
 8004444:	f003 031f 	and.w	r3, r3, #31
 8004448:	b25b      	sxtb	r3, r3
 800444a:	4313      	orrs	r3, r2
 800444c:	b25a      	sxtb	r2, r3
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	781b      	ldrb	r3, [r3, #0]
 8004452:	4619      	mov	r1, r3
 8004454:	68bb      	ldr	r3, [r7, #8]
 8004456:	440b      	add	r3, r1
 8004458:	b2d2      	uxtb	r2, r2
 800445a:	701a      	strb	r2, [r3, #0]

    /* 0x1D is the register address of output data rate register */
    addr[*len] = BMP3_REG_ODR;
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	781b      	ldrb	r3, [r3, #0]
 8004460:	461a      	mov	r2, r3
 8004462:	68fb      	ldr	r3, [r7, #12]
 8004464:	4413      	add	r3, r2
 8004466:	221d      	movs	r2, #29
 8004468:	701a      	strb	r2, [r3, #0]
    (*len)++;
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	781b      	ldrb	r3, [r3, #0]
 800446e:	3301      	adds	r3, #1
 8004470:	b2da      	uxtb	r2, r3
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	701a      	strb	r2, [r3, #0]
}
 8004476:	bf00      	nop
 8004478:	371c      	adds	r7, #28
 800447a:	46bd      	mov	sp, r7
 800447c:	bc80      	pop	{r7}
 800447e:	4770      	bx	lr

08004480 <fill_filter_data>:
/*!
 * @brief This internal API fills the register address and register data of
 * the filter settings for burst write operation.
 */
static void fill_filter_data(uint8_t *addr, uint8_t *reg_data, uint8_t *len, const struct bmp3_dev *dev)
{
 8004480:	b480      	push	{r7}
 8004482:	b087      	sub	sp, #28
 8004484:	af00      	add	r7, sp, #0
 8004486:	60f8      	str	r0, [r7, #12]
 8004488:	60b9      	str	r1, [r7, #8]
 800448a:	607a      	str	r2, [r7, #4]
 800448c:	603b      	str	r3, [r7, #0]
    struct bmp3_odr_filter_settings osr_settings = dev->settings.odr_filter;
 800448e:	683a      	ldr	r2, [r7, #0]
 8004490:	f107 0314 	add.w	r3, r7, #20
 8004494:	32b3      	adds	r2, #179	; 0xb3
 8004496:	6810      	ldr	r0, [r2, #0]
 8004498:	6018      	str	r0, [r3, #0]

    /* Set the iir settings in the register variable */
    reg_data[*len] = BMP3_SET_BITS(reg_data[3], BMP3_IIR_FILTER, osr_settings.iir_filter);
 800449a:	68bb      	ldr	r3, [r7, #8]
 800449c:	3303      	adds	r3, #3
 800449e:	781b      	ldrb	r3, [r3, #0]
 80044a0:	b25b      	sxtb	r3, r3
 80044a2:	f023 030e 	bic.w	r3, r3, #14
 80044a6:	b25a      	sxtb	r2, r3
 80044a8:	7dbb      	ldrb	r3, [r7, #22]
 80044aa:	005b      	lsls	r3, r3, #1
 80044ac:	b25b      	sxtb	r3, r3
 80044ae:	f003 030e 	and.w	r3, r3, #14
 80044b2:	b25b      	sxtb	r3, r3
 80044b4:	4313      	orrs	r3, r2
 80044b6:	b25a      	sxtb	r2, r3
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	781b      	ldrb	r3, [r3, #0]
 80044bc:	4619      	mov	r1, r3
 80044be:	68bb      	ldr	r3, [r7, #8]
 80044c0:	440b      	add	r3, r1
 80044c2:	b2d2      	uxtb	r2, r2
 80044c4:	701a      	strb	r2, [r3, #0]

    /* 0x1F is the register address of iir filter register */
    addr[*len] = BMP3_REG_CONFIG;
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	781b      	ldrb	r3, [r3, #0]
 80044ca:	461a      	mov	r2, r3
 80044cc:	68fb      	ldr	r3, [r7, #12]
 80044ce:	4413      	add	r3, r2
 80044d0:	221f      	movs	r2, #31
 80044d2:	701a      	strb	r2, [r3, #0]
    (*len)++;
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	781b      	ldrb	r3, [r3, #0]
 80044d8:	3301      	adds	r3, #1
 80044da:	b2da      	uxtb	r2, r3
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	701a      	strb	r2, [r3, #0]
}
 80044e0:	bf00      	nop
 80044e2:	371c      	adds	r7, #28
 80044e4:	46bd      	mov	sp, r7
 80044e6:	bc80      	pop	{r7}
 80044e8:	4770      	bx	lr

080044ea <parse_sensor_data>:
/*!
 *  @brief This internal API is used to parse the pressure or temperature or
 *  both the data and store it in the bmp3_uncomp_data structure instance.
 */
static void parse_sensor_data(const uint8_t *reg_data, struct bmp3_uncomp_data *uncomp_data)
{
 80044ea:	b480      	push	{r7}
 80044ec:	b087      	sub	sp, #28
 80044ee:	af00      	add	r7, sp, #0
 80044f0:	6078      	str	r0, [r7, #4]
 80044f2:	6039      	str	r1, [r7, #0]
    uint32_t data_xlsb;
    uint32_t data_lsb;
    uint32_t data_msb;

    /* Store the parsed register values for pressure data */
    data_xlsb = (uint32_t)reg_data[0];
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	781b      	ldrb	r3, [r3, #0]
 80044f8:	617b      	str	r3, [r7, #20]
    data_lsb = (uint32_t)reg_data[1] << 8;
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	3301      	adds	r3, #1
 80044fe:	781b      	ldrb	r3, [r3, #0]
 8004500:	021b      	lsls	r3, r3, #8
 8004502:	613b      	str	r3, [r7, #16]
    data_msb = (uint32_t)reg_data[2] << 16;
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	3302      	adds	r3, #2
 8004508:	781b      	ldrb	r3, [r3, #0]
 800450a:	041b      	lsls	r3, r3, #16
 800450c:	60fb      	str	r3, [r7, #12]
    uncomp_data->pressure = data_msb | data_lsb | data_xlsb;
 800450e:	68fa      	ldr	r2, [r7, #12]
 8004510:	693b      	ldr	r3, [r7, #16]
 8004512:	431a      	orrs	r2, r3
 8004514:	697b      	ldr	r3, [r7, #20]
 8004516:	431a      	orrs	r2, r3
 8004518:	683b      	ldr	r3, [r7, #0]
 800451a:	601a      	str	r2, [r3, #0]

    /* Store the parsed register values for temperature data */
    data_xlsb = (uint32_t)reg_data[3];
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	3303      	adds	r3, #3
 8004520:	781b      	ldrb	r3, [r3, #0]
 8004522:	617b      	str	r3, [r7, #20]
    data_lsb = (uint32_t)reg_data[4] << 8;
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	3304      	adds	r3, #4
 8004528:	781b      	ldrb	r3, [r3, #0]
 800452a:	021b      	lsls	r3, r3, #8
 800452c:	613b      	str	r3, [r7, #16]
    data_msb = (uint32_t)reg_data[5] << 16;
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	3305      	adds	r3, #5
 8004532:	781b      	ldrb	r3, [r3, #0]
 8004534:	041b      	lsls	r3, r3, #16
 8004536:	60fb      	str	r3, [r7, #12]
    uncomp_data->temperature = data_msb | data_lsb | data_xlsb;
 8004538:	68fa      	ldr	r2, [r7, #12]
 800453a:	693b      	ldr	r3, [r7, #16]
 800453c:	431a      	orrs	r2, r3
 800453e:	697b      	ldr	r3, [r7, #20]
 8004540:	431a      	orrs	r2, r3
 8004542:	683b      	ldr	r3, [r7, #0]
 8004544:	605a      	str	r2, [r3, #4]
}
 8004546:	bf00      	nop
 8004548:	371c      	adds	r7, #28
 800454a:	46bd      	mov	sp, r7
 800454c:	bc80      	pop	{r7}
 800454e:	4770      	bx	lr

08004550 <compensate_data>:
 */
static int8_t compensate_data(uint8_t sensor_comp,
                              const struct bmp3_uncomp_data *uncomp_data,
                              struct bmp3_data *comp_data,
                              struct bmp3_calib_data *calib_data)
{
 8004550:	b580      	push	{r7, lr}
 8004552:	b086      	sub	sp, #24
 8004554:	af00      	add	r7, sp, #0
 8004556:	60b9      	str	r1, [r7, #8]
 8004558:	607a      	str	r2, [r7, #4]
 800455a:	603b      	str	r3, [r7, #0]
 800455c:	4603      	mov	r3, r0
 800455e:	73fb      	strb	r3, [r7, #15]
    int8_t rslt = BMP3_OK;
 8004560:	2300      	movs	r3, #0
 8004562:	75fb      	strb	r3, [r7, #23]

    if ((uncomp_data != NULL) && (comp_data != NULL) && (calib_data != NULL))
 8004564:	68bb      	ldr	r3, [r7, #8]
 8004566:	2b00      	cmp	r3, #0
 8004568:	d022      	beq.n	80045b0 <compensate_data+0x60>
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	2b00      	cmp	r3, #0
 800456e:	d01f      	beq.n	80045b0 <compensate_data+0x60>
 8004570:	683b      	ldr	r3, [r7, #0]
 8004572:	2b00      	cmp	r3, #0
 8004574:	d01c      	beq.n	80045b0 <compensate_data+0x60>
    {
        /* If pressure or temperature component is selected */
        if (sensor_comp & (BMP3_PRESS | BMP3_TEMP))
 8004576:	7bfb      	ldrb	r3, [r7, #15]
 8004578:	f003 0303 	and.w	r3, r3, #3
 800457c:	2b00      	cmp	r3, #0
 800457e:	d008      	beq.n	8004592 <compensate_data+0x42>
        {
            /* Compensate the temperature data */
            comp_data->temperature = compensate_temperature(uncomp_data, calib_data);
 8004580:	6839      	ldr	r1, [r7, #0]
 8004582:	68b8      	ldr	r0, [r7, #8]
 8004584:	f000 f9e4 	bl	8004950 <compensate_temperature>
 8004588:	4602      	mov	r2, r0
 800458a:	460b      	mov	r3, r1
 800458c:	6879      	ldr	r1, [r7, #4]
 800458e:	e9c1 2300 	strd	r2, r3, [r1]
        }

        if (sensor_comp & BMP3_PRESS)
 8004592:	7bfb      	ldrb	r3, [r7, #15]
 8004594:	f003 0301 	and.w	r3, r3, #1
 8004598:	2b00      	cmp	r3, #0
 800459a:	d00b      	beq.n	80045b4 <compensate_data+0x64>
        {
            /* Compensate the pressure data */
            comp_data->pressure = compensate_pressure(uncomp_data, calib_data);
 800459c:	6839      	ldr	r1, [r7, #0]
 800459e:	68b8      	ldr	r0, [r7, #8]
 80045a0:	f000 fa19 	bl	80049d6 <compensate_pressure>
 80045a4:	4602      	mov	r2, r0
 80045a6:	460b      	mov	r3, r1
 80045a8:	6879      	ldr	r1, [r7, #4]
 80045aa:	e9c1 2302 	strd	r2, r3, [r1, #8]
        if (sensor_comp & BMP3_PRESS)
 80045ae:	e001      	b.n	80045b4 <compensate_data+0x64>
        }
    }
    else
    {
        rslt = BMP3_E_NULL_PTR;
 80045b0:	23ff      	movs	r3, #255	; 0xff
 80045b2:	75fb      	strb	r3, [r7, #23]
    }

    return rslt;
 80045b4:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80045b8:	4618      	mov	r0, r3
 80045ba:	3718      	adds	r7, #24
 80045bc:	46bd      	mov	sp, r7
 80045be:	bd80      	pop	{r7, pc}

080045c0 <parse_calib_data>:
/*!
 *  @brief This internal API is used to parse the calibration data, compensates
 *  it and store it in device structure
 */
static void parse_calib_data(const uint8_t *reg_data, struct bmp3_dev *dev)
{
 80045c0:	b580      	push	{r7, lr}
 80045c2:	b086      	sub	sp, #24
 80045c4:	af00      	add	r7, sp, #0
 80045c6:	6078      	str	r0, [r7, #4]
 80045c8:	6039      	str	r1, [r7, #0]
    /* Temporary variable to store the aligned trim data */
    struct bmp3_reg_calib_data *reg_calib_data = &dev->calib_data.reg_calib_data;
 80045ca:	683b      	ldr	r3, [r7, #0]
 80045cc:	3390      	adds	r3, #144	; 0x90
 80045ce:	617b      	str	r3, [r7, #20]
    struct bmp3_quantized_calib_data *quantized_calib_data = &dev->calib_data.quantized_calib_data;
 80045d0:	683b      	ldr	r3, [r7, #0]
 80045d2:	3318      	adds	r3, #24
 80045d4:	613b      	str	r3, [r7, #16]

    /* Temporary variable */
    double temp_var;

    /* 1 / 2^8 */
    temp_var = 0.00390625f;
 80045d6:	f04f 0200 	mov.w	r2, #0
 80045da:	4ba4      	ldr	r3, [pc, #656]	; (800486c <parse_calib_data+0x2ac>)
 80045dc:	e9c7 2302 	strd	r2, r3, [r7, #8]
    reg_calib_data->par_t1 = BMP3_CONCAT_BYTES(reg_data[1], reg_data[0]);
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	3301      	adds	r3, #1
 80045e4:	781b      	ldrb	r3, [r3, #0]
 80045e6:	021b      	lsls	r3, r3, #8
 80045e8:	b21a      	sxth	r2, r3
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	781b      	ldrb	r3, [r3, #0]
 80045ee:	b21b      	sxth	r3, r3
 80045f0:	4313      	orrs	r3, r2
 80045f2:	b21b      	sxth	r3, r3
 80045f4:	b29a      	uxth	r2, r3
 80045f6:	697b      	ldr	r3, [r7, #20]
 80045f8:	801a      	strh	r2, [r3, #0]
    quantized_calib_data->par_t1 = ((double)reg_calib_data->par_t1 / temp_var);
 80045fa:	697b      	ldr	r3, [r7, #20]
 80045fc:	881b      	ldrh	r3, [r3, #0]
 80045fe:	4618      	mov	r0, r3
 8004600:	f7fb ff58 	bl	80004b4 <__aeabi_ui2d>
 8004604:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8004608:	f7fc f8f8 	bl	80007fc <__aeabi_ddiv>
 800460c:	4602      	mov	r2, r0
 800460e:	460b      	mov	r3, r1
 8004610:	6939      	ldr	r1, [r7, #16]
 8004612:	e9c1 2300 	strd	r2, r3, [r1]
    reg_calib_data->par_t2 = BMP3_CONCAT_BYTES(reg_data[3], reg_data[2]);
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	3303      	adds	r3, #3
 800461a:	781b      	ldrb	r3, [r3, #0]
 800461c:	021b      	lsls	r3, r3, #8
 800461e:	b21a      	sxth	r2, r3
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	3302      	adds	r3, #2
 8004624:	781b      	ldrb	r3, [r3, #0]
 8004626:	b21b      	sxth	r3, r3
 8004628:	4313      	orrs	r3, r2
 800462a:	b21b      	sxth	r3, r3
 800462c:	b29a      	uxth	r2, r3
 800462e:	697b      	ldr	r3, [r7, #20]
 8004630:	805a      	strh	r2, [r3, #2]
    temp_var = 1073741824.0f;
 8004632:	f04f 0200 	mov.w	r2, #0
 8004636:	4b8e      	ldr	r3, [pc, #568]	; (8004870 <parse_calib_data+0x2b0>)
 8004638:	e9c7 2302 	strd	r2, r3, [r7, #8]
    quantized_calib_data->par_t2 = ((double)reg_calib_data->par_t2 / temp_var);
 800463c:	697b      	ldr	r3, [r7, #20]
 800463e:	885b      	ldrh	r3, [r3, #2]
 8004640:	4618      	mov	r0, r3
 8004642:	f7fb ff37 	bl	80004b4 <__aeabi_ui2d>
 8004646:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800464a:	f7fc f8d7 	bl	80007fc <__aeabi_ddiv>
 800464e:	4602      	mov	r2, r0
 8004650:	460b      	mov	r3, r1
 8004652:	6939      	ldr	r1, [r7, #16]
 8004654:	e9c1 2302 	strd	r2, r3, [r1, #8]
    reg_calib_data->par_t3 = (int8_t)reg_data[4];
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	3304      	adds	r3, #4
 800465c:	781b      	ldrb	r3, [r3, #0]
 800465e:	b25a      	sxtb	r2, r3
 8004660:	697b      	ldr	r3, [r7, #20]
 8004662:	711a      	strb	r2, [r3, #4]
    temp_var = 281474976710656.0f;
 8004664:	f04f 0200 	mov.w	r2, #0
 8004668:	4b82      	ldr	r3, [pc, #520]	; (8004874 <parse_calib_data+0x2b4>)
 800466a:	e9c7 2302 	strd	r2, r3, [r7, #8]
    quantized_calib_data->par_t3 = ((double)reg_calib_data->par_t3 / temp_var);
 800466e:	697b      	ldr	r3, [r7, #20]
 8004670:	f993 3004 	ldrsb.w	r3, [r3, #4]
 8004674:	4618      	mov	r0, r3
 8004676:	f7fb ff2d 	bl	80004d4 <__aeabi_i2d>
 800467a:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800467e:	f7fc f8bd 	bl	80007fc <__aeabi_ddiv>
 8004682:	4602      	mov	r2, r0
 8004684:	460b      	mov	r3, r1
 8004686:	6939      	ldr	r1, [r7, #16]
 8004688:	e9c1 2304 	strd	r2, r3, [r1, #16]
    reg_calib_data->par_p1 = (int16_t)BMP3_CONCAT_BYTES(reg_data[6], reg_data[5]);
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	3306      	adds	r3, #6
 8004690:	781b      	ldrb	r3, [r3, #0]
 8004692:	021b      	lsls	r3, r3, #8
 8004694:	b21a      	sxth	r2, r3
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	3305      	adds	r3, #5
 800469a:	781b      	ldrb	r3, [r3, #0]
 800469c:	b21b      	sxth	r3, r3
 800469e:	4313      	orrs	r3, r2
 80046a0:	b21a      	sxth	r2, r3
 80046a2:	697b      	ldr	r3, [r7, #20]
 80046a4:	80da      	strh	r2, [r3, #6]
    temp_var = 1048576.0f;
 80046a6:	f04f 0200 	mov.w	r2, #0
 80046aa:	4b73      	ldr	r3, [pc, #460]	; (8004878 <parse_calib_data+0x2b8>)
 80046ac:	e9c7 2302 	strd	r2, r3, [r7, #8]
    quantized_calib_data->par_p1 = ((double)(reg_calib_data->par_p1 - (16384)) / temp_var);
 80046b0:	697b      	ldr	r3, [r7, #20]
 80046b2:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 80046b6:	f5a3 4380 	sub.w	r3, r3, #16384	; 0x4000
 80046ba:	4618      	mov	r0, r3
 80046bc:	f7fb ff0a 	bl	80004d4 <__aeabi_i2d>
 80046c0:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80046c4:	f7fc f89a 	bl	80007fc <__aeabi_ddiv>
 80046c8:	4602      	mov	r2, r0
 80046ca:	460b      	mov	r3, r1
 80046cc:	6939      	ldr	r1, [r7, #16]
 80046ce:	e9c1 2306 	strd	r2, r3, [r1, #24]
    reg_calib_data->par_p2 = (int16_t)BMP3_CONCAT_BYTES(reg_data[8], reg_data[7]);
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	3308      	adds	r3, #8
 80046d6:	781b      	ldrb	r3, [r3, #0]
 80046d8:	021b      	lsls	r3, r3, #8
 80046da:	b21a      	sxth	r2, r3
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	3307      	adds	r3, #7
 80046e0:	781b      	ldrb	r3, [r3, #0]
 80046e2:	b21b      	sxth	r3, r3
 80046e4:	4313      	orrs	r3, r2
 80046e6:	b21a      	sxth	r2, r3
 80046e8:	697b      	ldr	r3, [r7, #20]
 80046ea:	811a      	strh	r2, [r3, #8]
    temp_var = 536870912.0f;
 80046ec:	f04f 0200 	mov.w	r2, #0
 80046f0:	4b62      	ldr	r3, [pc, #392]	; (800487c <parse_calib_data+0x2bc>)
 80046f2:	e9c7 2302 	strd	r2, r3, [r7, #8]
    quantized_calib_data->par_p2 = ((double)(reg_calib_data->par_p2 - (16384)) / temp_var);
 80046f6:	697b      	ldr	r3, [r7, #20]
 80046f8:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 80046fc:	f5a3 4380 	sub.w	r3, r3, #16384	; 0x4000
 8004700:	4618      	mov	r0, r3
 8004702:	f7fb fee7 	bl	80004d4 <__aeabi_i2d>
 8004706:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800470a:	f7fc f877 	bl	80007fc <__aeabi_ddiv>
 800470e:	4602      	mov	r2, r0
 8004710:	460b      	mov	r3, r1
 8004712:	6939      	ldr	r1, [r7, #16]
 8004714:	e9c1 2308 	strd	r2, r3, [r1, #32]
    reg_calib_data->par_p3 = (int8_t)reg_data[9];
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	3309      	adds	r3, #9
 800471c:	781b      	ldrb	r3, [r3, #0]
 800471e:	b25a      	sxtb	r2, r3
 8004720:	697b      	ldr	r3, [r7, #20]
 8004722:	729a      	strb	r2, [r3, #10]
    temp_var = 4294967296.0f;
 8004724:	f04f 0200 	mov.w	r2, #0
 8004728:	4b55      	ldr	r3, [pc, #340]	; (8004880 <parse_calib_data+0x2c0>)
 800472a:	e9c7 2302 	strd	r2, r3, [r7, #8]
    quantized_calib_data->par_p3 = ((double)reg_calib_data->par_p3 / temp_var);
 800472e:	697b      	ldr	r3, [r7, #20]
 8004730:	f993 300a 	ldrsb.w	r3, [r3, #10]
 8004734:	4618      	mov	r0, r3
 8004736:	f7fb fecd 	bl	80004d4 <__aeabi_i2d>
 800473a:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800473e:	f7fc f85d 	bl	80007fc <__aeabi_ddiv>
 8004742:	4602      	mov	r2, r0
 8004744:	460b      	mov	r3, r1
 8004746:	6939      	ldr	r1, [r7, #16]
 8004748:	e9c1 230a 	strd	r2, r3, [r1, #40]	; 0x28
    reg_calib_data->par_p4 = (int8_t)reg_data[10];
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	330a      	adds	r3, #10
 8004750:	781b      	ldrb	r3, [r3, #0]
 8004752:	b25a      	sxtb	r2, r3
 8004754:	697b      	ldr	r3, [r7, #20]
 8004756:	72da      	strb	r2, [r3, #11]
    temp_var = 137438953472.0f;
 8004758:	f04f 0200 	mov.w	r2, #0
 800475c:	4b49      	ldr	r3, [pc, #292]	; (8004884 <parse_calib_data+0x2c4>)
 800475e:	e9c7 2302 	strd	r2, r3, [r7, #8]
    quantized_calib_data->par_p4 = ((double)reg_calib_data->par_p4 / temp_var);
 8004762:	697b      	ldr	r3, [r7, #20]
 8004764:	f993 300b 	ldrsb.w	r3, [r3, #11]
 8004768:	4618      	mov	r0, r3
 800476a:	f7fb feb3 	bl	80004d4 <__aeabi_i2d>
 800476e:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8004772:	f7fc f843 	bl	80007fc <__aeabi_ddiv>
 8004776:	4602      	mov	r2, r0
 8004778:	460b      	mov	r3, r1
 800477a:	6939      	ldr	r1, [r7, #16]
 800477c:	e9c1 230c 	strd	r2, r3, [r1, #48]	; 0x30
    reg_calib_data->par_p5 = BMP3_CONCAT_BYTES(reg_data[12], reg_data[11]);
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	330c      	adds	r3, #12
 8004784:	781b      	ldrb	r3, [r3, #0]
 8004786:	021b      	lsls	r3, r3, #8
 8004788:	b21a      	sxth	r2, r3
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	330b      	adds	r3, #11
 800478e:	781b      	ldrb	r3, [r3, #0]
 8004790:	b21b      	sxth	r3, r3
 8004792:	4313      	orrs	r3, r2
 8004794:	b21b      	sxth	r3, r3
 8004796:	b29a      	uxth	r2, r3
 8004798:	697b      	ldr	r3, [r7, #20]
 800479a:	819a      	strh	r2, [r3, #12]

    /* 1 / 2^3 */
    temp_var = 0.125f;
 800479c:	f04f 0200 	mov.w	r2, #0
 80047a0:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 80047a4:	e9c7 2302 	strd	r2, r3, [r7, #8]
    quantized_calib_data->par_p5 = ((double)reg_calib_data->par_p5 / temp_var);
 80047a8:	697b      	ldr	r3, [r7, #20]
 80047aa:	899b      	ldrh	r3, [r3, #12]
 80047ac:	4618      	mov	r0, r3
 80047ae:	f7fb fe81 	bl	80004b4 <__aeabi_ui2d>
 80047b2:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80047b6:	f7fc f821 	bl	80007fc <__aeabi_ddiv>
 80047ba:	4602      	mov	r2, r0
 80047bc:	460b      	mov	r3, r1
 80047be:	6939      	ldr	r1, [r7, #16]
 80047c0:	e9c1 230e 	strd	r2, r3, [r1, #56]	; 0x38
    reg_calib_data->par_p6 = BMP3_CONCAT_BYTES(reg_data[14], reg_data[13]);
 80047c4:	687b      	ldr	r3, [r7, #4]
 80047c6:	330e      	adds	r3, #14
 80047c8:	781b      	ldrb	r3, [r3, #0]
 80047ca:	021b      	lsls	r3, r3, #8
 80047cc:	b21a      	sxth	r2, r3
 80047ce:	687b      	ldr	r3, [r7, #4]
 80047d0:	330d      	adds	r3, #13
 80047d2:	781b      	ldrb	r3, [r3, #0]
 80047d4:	b21b      	sxth	r3, r3
 80047d6:	4313      	orrs	r3, r2
 80047d8:	b21b      	sxth	r3, r3
 80047da:	b29a      	uxth	r2, r3
 80047dc:	697b      	ldr	r3, [r7, #20]
 80047de:	81da      	strh	r2, [r3, #14]
    temp_var = 64.0f;
 80047e0:	f04f 0200 	mov.w	r2, #0
 80047e4:	4b28      	ldr	r3, [pc, #160]	; (8004888 <parse_calib_data+0x2c8>)
 80047e6:	e9c7 2302 	strd	r2, r3, [r7, #8]
    quantized_calib_data->par_p6 = ((double)reg_calib_data->par_p6 / temp_var);
 80047ea:	697b      	ldr	r3, [r7, #20]
 80047ec:	89db      	ldrh	r3, [r3, #14]
 80047ee:	4618      	mov	r0, r3
 80047f0:	f7fb fe60 	bl	80004b4 <__aeabi_ui2d>
 80047f4:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80047f8:	f7fc f800 	bl	80007fc <__aeabi_ddiv>
 80047fc:	4602      	mov	r2, r0
 80047fe:	460b      	mov	r3, r1
 8004800:	6939      	ldr	r1, [r7, #16]
 8004802:	e9c1 2310 	strd	r2, r3, [r1, #64]	; 0x40
    reg_calib_data->par_p7 = (int8_t)reg_data[15];
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	330f      	adds	r3, #15
 800480a:	781b      	ldrb	r3, [r3, #0]
 800480c:	b25a      	sxtb	r2, r3
 800480e:	697b      	ldr	r3, [r7, #20]
 8004810:	741a      	strb	r2, [r3, #16]
    temp_var = 256.0f;
 8004812:	f04f 0200 	mov.w	r2, #0
 8004816:	4b1d      	ldr	r3, [pc, #116]	; (800488c <parse_calib_data+0x2cc>)
 8004818:	e9c7 2302 	strd	r2, r3, [r7, #8]
    quantized_calib_data->par_p7 = ((double)reg_calib_data->par_p7 / temp_var);
 800481c:	697b      	ldr	r3, [r7, #20]
 800481e:	f993 3010 	ldrsb.w	r3, [r3, #16]
 8004822:	4618      	mov	r0, r3
 8004824:	f7fb fe56 	bl	80004d4 <__aeabi_i2d>
 8004828:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800482c:	f7fb ffe6 	bl	80007fc <__aeabi_ddiv>
 8004830:	4602      	mov	r2, r0
 8004832:	460b      	mov	r3, r1
 8004834:	6939      	ldr	r1, [r7, #16]
 8004836:	e9c1 2312 	strd	r2, r3, [r1, #72]	; 0x48
    reg_calib_data->par_p8 = (int8_t)reg_data[16];
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	3310      	adds	r3, #16
 800483e:	781b      	ldrb	r3, [r3, #0]
 8004840:	b25a      	sxtb	r2, r3
 8004842:	697b      	ldr	r3, [r7, #20]
 8004844:	745a      	strb	r2, [r3, #17]
    temp_var = 32768.0f;
 8004846:	f04f 0200 	mov.w	r2, #0
 800484a:	4b11      	ldr	r3, [pc, #68]	; (8004890 <parse_calib_data+0x2d0>)
 800484c:	e9c7 2302 	strd	r2, r3, [r7, #8]
    quantized_calib_data->par_p8 = ((double)reg_calib_data->par_p8 / temp_var);
 8004850:	697b      	ldr	r3, [r7, #20]
 8004852:	f993 3011 	ldrsb.w	r3, [r3, #17]
 8004856:	4618      	mov	r0, r3
 8004858:	f7fb fe3c 	bl	80004d4 <__aeabi_i2d>
 800485c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8004860:	f7fb ffcc 	bl	80007fc <__aeabi_ddiv>
 8004864:	4602      	mov	r2, r0
 8004866:	460b      	mov	r3, r1
 8004868:	6939      	ldr	r1, [r7, #16]
 800486a:	e013      	b.n	8004894 <parse_calib_data+0x2d4>
 800486c:	3f700000 	.word	0x3f700000
 8004870:	41d00000 	.word	0x41d00000
 8004874:	42f00000 	.word	0x42f00000
 8004878:	41300000 	.word	0x41300000
 800487c:	41c00000 	.word	0x41c00000
 8004880:	41f00000 	.word	0x41f00000
 8004884:	42400000 	.word	0x42400000
 8004888:	40500000 	.word	0x40500000
 800488c:	40700000 	.word	0x40700000
 8004890:	40e00000 	.word	0x40e00000
 8004894:	e9c1 2314 	strd	r2, r3, [r1, #80]	; 0x50
    reg_calib_data->par_p9 = (int16_t)BMP3_CONCAT_BYTES(reg_data[18], reg_data[17]);
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	3312      	adds	r3, #18
 800489c:	781b      	ldrb	r3, [r3, #0]
 800489e:	021b      	lsls	r3, r3, #8
 80048a0:	b21a      	sxth	r2, r3
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	3311      	adds	r3, #17
 80048a6:	781b      	ldrb	r3, [r3, #0]
 80048a8:	b21b      	sxth	r3, r3
 80048aa:	4313      	orrs	r3, r2
 80048ac:	b21a      	sxth	r2, r3
 80048ae:	697b      	ldr	r3, [r7, #20]
 80048b0:	825a      	strh	r2, [r3, #18]
    temp_var = 281474976710656.0f;
 80048b2:	f04f 0200 	mov.w	r2, #0
 80048b6:	4b25      	ldr	r3, [pc, #148]	; (800494c <parse_calib_data+0x38c>)
 80048b8:	e9c7 2302 	strd	r2, r3, [r7, #8]
    quantized_calib_data->par_p9 = ((double)reg_calib_data->par_p9 / temp_var);
 80048bc:	697b      	ldr	r3, [r7, #20]
 80048be:	f9b3 3012 	ldrsh.w	r3, [r3, #18]
 80048c2:	4618      	mov	r0, r3
 80048c4:	f7fb fe06 	bl	80004d4 <__aeabi_i2d>
 80048c8:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80048cc:	f7fb ff96 	bl	80007fc <__aeabi_ddiv>
 80048d0:	4602      	mov	r2, r0
 80048d2:	460b      	mov	r3, r1
 80048d4:	6939      	ldr	r1, [r7, #16]
 80048d6:	e9c1 2316 	strd	r2, r3, [r1, #88]	; 0x58
    reg_calib_data->par_p10 = (int8_t)reg_data[19];
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	3313      	adds	r3, #19
 80048de:	781b      	ldrb	r3, [r3, #0]
 80048e0:	b25a      	sxtb	r2, r3
 80048e2:	697b      	ldr	r3, [r7, #20]
 80048e4:	751a      	strb	r2, [r3, #20]
    temp_var = 281474976710656.0f;
 80048e6:	f04f 0200 	mov.w	r2, #0
 80048ea:	4b18      	ldr	r3, [pc, #96]	; (800494c <parse_calib_data+0x38c>)
 80048ec:	e9c7 2302 	strd	r2, r3, [r7, #8]
    quantized_calib_data->par_p10 = ((double)reg_calib_data->par_p10 / temp_var);
 80048f0:	697b      	ldr	r3, [r7, #20]
 80048f2:	f993 3014 	ldrsb.w	r3, [r3, #20]
 80048f6:	4618      	mov	r0, r3
 80048f8:	f7fb fdec 	bl	80004d4 <__aeabi_i2d>
 80048fc:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8004900:	f7fb ff7c 	bl	80007fc <__aeabi_ddiv>
 8004904:	4602      	mov	r2, r0
 8004906:	460b      	mov	r3, r1
 8004908:	6939      	ldr	r1, [r7, #16]
 800490a:	e9c1 2318 	strd	r2, r3, [r1, #96]	; 0x60
    reg_calib_data->par_p11 = (int8_t)reg_data[20];
 800490e:	687b      	ldr	r3, [r7, #4]
 8004910:	3314      	adds	r3, #20
 8004912:	781b      	ldrb	r3, [r3, #0]
 8004914:	b25a      	sxtb	r2, r3
 8004916:	697b      	ldr	r3, [r7, #20]
 8004918:	755a      	strb	r2, [r3, #21]
    temp_var = 36893488147419103232.0f;
 800491a:	f04f 0200 	mov.w	r2, #0
 800491e:	f04f 4388 	mov.w	r3, #1140850688	; 0x44000000
 8004922:	e9c7 2302 	strd	r2, r3, [r7, #8]
    quantized_calib_data->par_p11 = ((double)reg_calib_data->par_p11 / temp_var);
 8004926:	697b      	ldr	r3, [r7, #20]
 8004928:	f993 3015 	ldrsb.w	r3, [r3, #21]
 800492c:	4618      	mov	r0, r3
 800492e:	f7fb fdd1 	bl	80004d4 <__aeabi_i2d>
 8004932:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8004936:	f7fb ff61 	bl	80007fc <__aeabi_ddiv>
 800493a:	4602      	mov	r2, r0
 800493c:	460b      	mov	r3, r1
 800493e:	6939      	ldr	r1, [r7, #16]
 8004940:	e9c1 231a 	strd	r2, r3, [r1, #104]	; 0x68
}
 8004944:	bf00      	nop
 8004946:	3718      	adds	r7, #24
 8004948:	46bd      	mov	sp, r7
 800494a:	bd80      	pop	{r7, pc}
 800494c:	42f00000 	.word	0x42f00000

08004950 <compensate_temperature>:
 * @brief This internal API is used to compensate the raw temperature data and
 * return the compensated temperature data in double data type.
 * for e.g. returns temperature 24.26 deg Celsius
 */
static double compensate_temperature(const struct bmp3_uncomp_data *uncomp_data, struct bmp3_calib_data *calib_data)
{
 8004950:	b580      	push	{r7, lr}
 8004952:	b088      	sub	sp, #32
 8004954:	af00      	add	r7, sp, #0
 8004956:	6078      	str	r0, [r7, #4]
 8004958:	6039      	str	r1, [r7, #0]
    uint32_t uncomp_temp = uncomp_data->temperature;
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	685b      	ldr	r3, [r3, #4]
 800495e:	61fb      	str	r3, [r7, #28]
    double partial_data1;
    double partial_data2;

    partial_data1 = (double)(uncomp_temp - calib_data->quantized_calib_data.par_t1);
 8004960:	69f8      	ldr	r0, [r7, #28]
 8004962:	f7fb fda7 	bl	80004b4 <__aeabi_ui2d>
 8004966:	683b      	ldr	r3, [r7, #0]
 8004968:	e9d3 2300 	ldrd	r2, r3, [r3]
 800496c:	f7fb fc64 	bl	8000238 <__aeabi_dsub>
 8004970:	4602      	mov	r2, r0
 8004972:	460b      	mov	r3, r1
 8004974:	e9c7 2304 	strd	r2, r3, [r7, #16]
    partial_data2 = (double)(partial_data1 * calib_data->quantized_calib_data.par_t2);
 8004978:	683b      	ldr	r3, [r7, #0]
 800497a:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 800497e:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8004982:	f7fb fe11 	bl	80005a8 <__aeabi_dmul>
 8004986:	4602      	mov	r2, r0
 8004988:	460b      	mov	r3, r1
 800498a:	e9c7 2302 	strd	r2, r3, [r7, #8]

    /* Update the compensated temperature in calib structure since this is
     * needed for pressure calculation */
    calib_data->quantized_calib_data.t_lin = partial_data2 + (partial_data1 * partial_data1) *
 800498e:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8004992:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8004996:	f7fb fe07 	bl	80005a8 <__aeabi_dmul>
 800499a:	4602      	mov	r2, r0
 800499c:	460b      	mov	r3, r1
 800499e:	4610      	mov	r0, r2
 80049a0:	4619      	mov	r1, r3
                                             calib_data->quantized_calib_data.par_t3;
 80049a2:	683b      	ldr	r3, [r7, #0]
 80049a4:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
    calib_data->quantized_calib_data.t_lin = partial_data2 + (partial_data1 * partial_data1) *
 80049a8:	f7fb fdfe 	bl	80005a8 <__aeabi_dmul>
 80049ac:	4602      	mov	r2, r0
 80049ae:	460b      	mov	r3, r1
 80049b0:	4610      	mov	r0, r2
 80049b2:	4619      	mov	r1, r3
 80049b4:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80049b8:	f7fb fc40 	bl	800023c <__adddf3>
 80049bc:	4602      	mov	r2, r0
 80049be:	460b      	mov	r3, r1
 80049c0:	6839      	ldr	r1, [r7, #0]
 80049c2:	e9c1 231c 	strd	r2, r3, [r1, #112]	; 0x70

    /* Returns compensated temperature */
    return calib_data->quantized_calib_data.t_lin;
 80049c6:	683b      	ldr	r3, [r7, #0]
 80049c8:	e9d3 231c 	ldrd	r2, r3, [r3, #112]	; 0x70
}
 80049cc:	4610      	mov	r0, r2
 80049ce:	4619      	mov	r1, r3
 80049d0:	3720      	adds	r7, #32
 80049d2:	46bd      	mov	sp, r7
 80049d4:	bd80      	pop	{r7, pc}

080049d6 <compensate_pressure>:
 * @brief This internal API is used to compensate the raw pressure data and
 * return the compensated pressure data in double data type.
 * For e.g. returns pressure in Pascal p = 95305.295 which is 953.05295 hecto pascal
 */
static double compensate_pressure(const struct bmp3_uncomp_data *uncomp_data, const struct bmp3_calib_data *calib_data)
{
 80049d6:	b5b0      	push	{r4, r5, r7, lr}
 80049d8:	b092      	sub	sp, #72	; 0x48
 80049da:	af00      	add	r7, sp, #0
 80049dc:	6078      	str	r0, [r7, #4]
 80049de:	6039      	str	r1, [r7, #0]
    const struct bmp3_quantized_calib_data *quantized_calib_data = &calib_data->quantized_calib_data;
 80049e0:	683b      	ldr	r3, [r7, #0]
 80049e2:	647b      	str	r3, [r7, #68]	; 0x44
    double partial_data3;
    double partial_data4;
    double partial_out1;
    double partial_out2;

    partial_data1 = quantized_calib_data->par_p6 * quantized_calib_data->t_lin;
 80049e4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80049e6:	e9d3 0110 	ldrd	r0, r1, [r3, #64]	; 0x40
 80049ea:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80049ec:	e9d3 231c 	ldrd	r2, r3, [r3, #112]	; 0x70
 80049f0:	f7fb fdda 	bl	80005a8 <__aeabi_dmul>
 80049f4:	4602      	mov	r2, r0
 80049f6:	460b      	mov	r3, r1
 80049f8:	e9c7 230e 	strd	r2, r3, [r7, #56]	; 0x38
    partial_data2 = quantized_calib_data->par_p7 * pow_bmp3(quantized_calib_data->t_lin, 2);
 80049fc:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80049fe:	e9d3 4512 	ldrd	r4, r5, [r3, #72]	; 0x48
 8004a02:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004a04:	e9d3 011c 	ldrd	r0, r1, [r3, #112]	; 0x70
 8004a08:	2202      	movs	r2, #2
 8004a0a:	f000 f901 	bl	8004c10 <pow_bmp3>
 8004a0e:	4603      	mov	r3, r0
 8004a10:	4618      	mov	r0, r3
 8004a12:	f7fb fd71 	bl	80004f8 <__aeabi_f2d>
 8004a16:	4602      	mov	r2, r0
 8004a18:	460b      	mov	r3, r1
 8004a1a:	4620      	mov	r0, r4
 8004a1c:	4629      	mov	r1, r5
 8004a1e:	f7fb fdc3 	bl	80005a8 <__aeabi_dmul>
 8004a22:	4602      	mov	r2, r0
 8004a24:	460b      	mov	r3, r1
 8004a26:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30
    partial_data3 = quantized_calib_data->par_p8 * pow_bmp3(quantized_calib_data->t_lin, 3);
 8004a2a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004a2c:	e9d3 4514 	ldrd	r4, r5, [r3, #80]	; 0x50
 8004a30:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004a32:	e9d3 011c 	ldrd	r0, r1, [r3, #112]	; 0x70
 8004a36:	2203      	movs	r2, #3
 8004a38:	f000 f8ea 	bl	8004c10 <pow_bmp3>
 8004a3c:	4603      	mov	r3, r0
 8004a3e:	4618      	mov	r0, r3
 8004a40:	f7fb fd5a 	bl	80004f8 <__aeabi_f2d>
 8004a44:	4602      	mov	r2, r0
 8004a46:	460b      	mov	r3, r1
 8004a48:	4620      	mov	r0, r4
 8004a4a:	4629      	mov	r1, r5
 8004a4c:	f7fb fdac 	bl	80005a8 <__aeabi_dmul>
 8004a50:	4602      	mov	r2, r0
 8004a52:	460b      	mov	r3, r1
 8004a54:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
    partial_out1 = quantized_calib_data->par_p5 + partial_data1 + partial_data2 + partial_data3;
 8004a58:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004a5a:	e9d3 010e 	ldrd	r0, r1, [r3, #56]	; 0x38
 8004a5e:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8004a62:	f7fb fbeb 	bl	800023c <__adddf3>
 8004a66:	4602      	mov	r2, r0
 8004a68:	460b      	mov	r3, r1
 8004a6a:	4610      	mov	r0, r2
 8004a6c:	4619      	mov	r1, r3
 8004a6e:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8004a72:	f7fb fbe3 	bl	800023c <__adddf3>
 8004a76:	4602      	mov	r2, r0
 8004a78:	460b      	mov	r3, r1
 8004a7a:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8004a7e:	f7fb fbdd 	bl	800023c <__adddf3>
 8004a82:	4602      	mov	r2, r0
 8004a84:	460b      	mov	r3, r1
 8004a86:	e9c7 2308 	strd	r2, r3, [r7, #32]
    partial_data1 = quantized_calib_data->par_p2 * quantized_calib_data->t_lin;
 8004a8a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004a8c:	e9d3 0108 	ldrd	r0, r1, [r3, #32]
 8004a90:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004a92:	e9d3 231c 	ldrd	r2, r3, [r3, #112]	; 0x70
 8004a96:	f7fb fd87 	bl	80005a8 <__aeabi_dmul>
 8004a9a:	4602      	mov	r2, r0
 8004a9c:	460b      	mov	r3, r1
 8004a9e:	e9c7 230e 	strd	r2, r3, [r7, #56]	; 0x38
    partial_data2 = quantized_calib_data->par_p3 * pow_bmp3(quantized_calib_data->t_lin, 2);
 8004aa2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004aa4:	e9d3 450a 	ldrd	r4, r5, [r3, #40]	; 0x28
 8004aa8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004aaa:	e9d3 011c 	ldrd	r0, r1, [r3, #112]	; 0x70
 8004aae:	2202      	movs	r2, #2
 8004ab0:	f000 f8ae 	bl	8004c10 <pow_bmp3>
 8004ab4:	4603      	mov	r3, r0
 8004ab6:	4618      	mov	r0, r3
 8004ab8:	f7fb fd1e 	bl	80004f8 <__aeabi_f2d>
 8004abc:	4602      	mov	r2, r0
 8004abe:	460b      	mov	r3, r1
 8004ac0:	4620      	mov	r0, r4
 8004ac2:	4629      	mov	r1, r5
 8004ac4:	f7fb fd70 	bl	80005a8 <__aeabi_dmul>
 8004ac8:	4602      	mov	r2, r0
 8004aca:	460b      	mov	r3, r1
 8004acc:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30
    partial_data3 = quantized_calib_data->par_p4 * pow_bmp3(quantized_calib_data->t_lin, 3);
 8004ad0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004ad2:	e9d3 450c 	ldrd	r4, r5, [r3, #48]	; 0x30
 8004ad6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004ad8:	e9d3 011c 	ldrd	r0, r1, [r3, #112]	; 0x70
 8004adc:	2203      	movs	r2, #3
 8004ade:	f000 f897 	bl	8004c10 <pow_bmp3>
 8004ae2:	4603      	mov	r3, r0
 8004ae4:	4618      	mov	r0, r3
 8004ae6:	f7fb fd07 	bl	80004f8 <__aeabi_f2d>
 8004aea:	4602      	mov	r2, r0
 8004aec:	460b      	mov	r3, r1
 8004aee:	4620      	mov	r0, r4
 8004af0:	4629      	mov	r1, r5
 8004af2:	f7fb fd59 	bl	80005a8 <__aeabi_dmul>
 8004af6:	4602      	mov	r2, r0
 8004af8:	460b      	mov	r3, r1
 8004afa:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
    partial_out2 = uncomp_data->pressure *
 8004afe:	687b      	ldr	r3, [r7, #4]
 8004b00:	681b      	ldr	r3, [r3, #0]
 8004b02:	4618      	mov	r0, r3
 8004b04:	f7fb fcd6 	bl	80004b4 <__aeabi_ui2d>
 8004b08:	4604      	mov	r4, r0
 8004b0a:	460d      	mov	r5, r1
                   (quantized_calib_data->par_p1 + partial_data1 + partial_data2 + partial_data3);
 8004b0c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004b0e:	e9d3 0106 	ldrd	r0, r1, [r3, #24]
 8004b12:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8004b16:	f7fb fb91 	bl	800023c <__adddf3>
 8004b1a:	4602      	mov	r2, r0
 8004b1c:	460b      	mov	r3, r1
 8004b1e:	4610      	mov	r0, r2
 8004b20:	4619      	mov	r1, r3
 8004b22:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8004b26:	f7fb fb89 	bl	800023c <__adddf3>
 8004b2a:	4602      	mov	r2, r0
 8004b2c:	460b      	mov	r3, r1
 8004b2e:	4610      	mov	r0, r2
 8004b30:	4619      	mov	r1, r3
 8004b32:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8004b36:	f7fb fb81 	bl	800023c <__adddf3>
 8004b3a:	4602      	mov	r2, r0
 8004b3c:	460b      	mov	r3, r1
    partial_out2 = uncomp_data->pressure *
 8004b3e:	4620      	mov	r0, r4
 8004b40:	4629      	mov	r1, r5
 8004b42:	f7fb fd31 	bl	80005a8 <__aeabi_dmul>
 8004b46:	4602      	mov	r2, r0
 8004b48:	460b      	mov	r3, r1
 8004b4a:	e9c7 2306 	strd	r2, r3, [r7, #24]
    partial_data1 = pow_bmp3((double)uncomp_data->pressure, 2);
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	681b      	ldr	r3, [r3, #0]
 8004b52:	4618      	mov	r0, r3
 8004b54:	f7fb fcae 	bl	80004b4 <__aeabi_ui2d>
 8004b58:	2202      	movs	r2, #2
 8004b5a:	f000 f859 	bl	8004c10 <pow_bmp3>
 8004b5e:	4603      	mov	r3, r0
 8004b60:	4618      	mov	r0, r3
 8004b62:	f7fb fcc9 	bl	80004f8 <__aeabi_f2d>
 8004b66:	4602      	mov	r2, r0
 8004b68:	460b      	mov	r3, r1
 8004b6a:	e9c7 230e 	strd	r2, r3, [r7, #56]	; 0x38
    partial_data2 = quantized_calib_data->par_p9 + quantized_calib_data->par_p10 * quantized_calib_data->t_lin;
 8004b6e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004b70:	e9d3 4516 	ldrd	r4, r5, [r3, #88]	; 0x58
 8004b74:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004b76:	e9d3 0118 	ldrd	r0, r1, [r3, #96]	; 0x60
 8004b7a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004b7c:	e9d3 231c 	ldrd	r2, r3, [r3, #112]	; 0x70
 8004b80:	f7fb fd12 	bl	80005a8 <__aeabi_dmul>
 8004b84:	4602      	mov	r2, r0
 8004b86:	460b      	mov	r3, r1
 8004b88:	4620      	mov	r0, r4
 8004b8a:	4629      	mov	r1, r5
 8004b8c:	f7fb fb56 	bl	800023c <__adddf3>
 8004b90:	4602      	mov	r2, r0
 8004b92:	460b      	mov	r3, r1
 8004b94:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30
    partial_data3 = partial_data1 * partial_data2;
 8004b98:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8004b9c:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	; 0x38
 8004ba0:	f7fb fd02 	bl	80005a8 <__aeabi_dmul>
 8004ba4:	4602      	mov	r2, r0
 8004ba6:	460b      	mov	r3, r1
 8004ba8:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
    partial_data4 = partial_data3 + pow_bmp3((double)uncomp_data->pressure, 3) * quantized_calib_data->par_p11;
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	681b      	ldr	r3, [r3, #0]
 8004bb0:	4618      	mov	r0, r3
 8004bb2:	f7fb fc7f 	bl	80004b4 <__aeabi_ui2d>
 8004bb6:	2203      	movs	r2, #3
 8004bb8:	f000 f82a 	bl	8004c10 <pow_bmp3>
 8004bbc:	4603      	mov	r3, r0
 8004bbe:	4618      	mov	r0, r3
 8004bc0:	f7fb fc9a 	bl	80004f8 <__aeabi_f2d>
 8004bc4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004bc6:	e9d3 231a 	ldrd	r2, r3, [r3, #104]	; 0x68
 8004bca:	f7fb fced 	bl	80005a8 <__aeabi_dmul>
 8004bce:	4602      	mov	r2, r0
 8004bd0:	460b      	mov	r3, r1
 8004bd2:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8004bd6:	f7fb fb31 	bl	800023c <__adddf3>
 8004bda:	4602      	mov	r2, r0
 8004bdc:	460b      	mov	r3, r1
 8004bde:	e9c7 2304 	strd	r2, r3, [r7, #16]
    comp_press = partial_out1 + partial_out2 + partial_data4;
 8004be2:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004be6:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8004bea:	f7fb fb27 	bl	800023c <__adddf3>
 8004bee:	4602      	mov	r2, r0
 8004bf0:	460b      	mov	r3, r1
 8004bf2:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8004bf6:	f7fb fb21 	bl	800023c <__adddf3>
 8004bfa:	4602      	mov	r2, r0
 8004bfc:	460b      	mov	r3, r1
 8004bfe:	e9c7 2302 	strd	r2, r3, [r7, #8]

    return comp_press;
 8004c02:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
}
 8004c06:	4610      	mov	r0, r2
 8004c08:	4619      	mov	r1, r3
 8004c0a:	3748      	adds	r7, #72	; 0x48
 8004c0c:	46bd      	mov	sp, r7
 8004c0e:	bdb0      	pop	{r4, r5, r7, pc}

08004c10 <pow_bmp3>:
/*!
 * @brief This internal API is used to calculate the power functionality for
 *  floating point values.
 */
static float pow_bmp3(double base, uint8_t power)
{
 8004c10:	b580      	push	{r7, lr}
 8004c12:	b086      	sub	sp, #24
 8004c14:	af00      	add	r7, sp, #0
 8004c16:	e9c7 0102 	strd	r0, r1, [r7, #8]
 8004c1a:	4613      	mov	r3, r2
 8004c1c:	71fb      	strb	r3, [r7, #7]
    float pow_output = 1;
 8004c1e:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 8004c22:	617b      	str	r3, [r7, #20]

    while (power != 0)
 8004c24:	e00d      	b.n	8004c42 <pow_bmp3+0x32>
    {
        pow_output = (float) base * pow_output;
 8004c26:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8004c2a:	f7fb ff7f 	bl	8000b2c <__aeabi_d2f>
 8004c2e:	4603      	mov	r3, r0
 8004c30:	4619      	mov	r1, r3
 8004c32:	6978      	ldr	r0, [r7, #20]
 8004c34:	f7fc f8d8 	bl	8000de8 <__aeabi_fmul>
 8004c38:	4603      	mov	r3, r0
 8004c3a:	617b      	str	r3, [r7, #20]
        power--;
 8004c3c:	79fb      	ldrb	r3, [r7, #7]
 8004c3e:	3b01      	subs	r3, #1
 8004c40:	71fb      	strb	r3, [r7, #7]
    while (power != 0)
 8004c42:	79fb      	ldrb	r3, [r7, #7]
 8004c44:	2b00      	cmp	r3, #0
 8004c46:	d1ee      	bne.n	8004c26 <pow_bmp3+0x16>
    }

    return pow_output;
 8004c48:	697b      	ldr	r3, [r7, #20]
}
 8004c4a:	4618      	mov	r0, r3
 8004c4c:	3718      	adds	r7, #24
 8004c4e:	46bd      	mov	sp, r7
 8004c50:	bd80      	pop	{r7, pc}

08004c52 <are_settings_changed>:
/*!
 * @brief This internal API is used to identify the settings which the user
 * wants to modify in the sensor.
 */
static uint8_t are_settings_changed(uint32_t sub_settings, uint32_t desired_settings)
{
 8004c52:	b480      	push	{r7}
 8004c54:	b085      	sub	sp, #20
 8004c56:	af00      	add	r7, sp, #0
 8004c58:	6078      	str	r0, [r7, #4]
 8004c5a:	6039      	str	r1, [r7, #0]
    uint8_t settings_changed = FALSE;
 8004c5c:	2300      	movs	r3, #0
 8004c5e:	73fb      	strb	r3, [r7, #15]

    if (sub_settings & desired_settings)
 8004c60:	687a      	ldr	r2, [r7, #4]
 8004c62:	683b      	ldr	r3, [r7, #0]
 8004c64:	4013      	ands	r3, r2
 8004c66:	2b00      	cmp	r3, #0
 8004c68:	d002      	beq.n	8004c70 <are_settings_changed+0x1e>
    {
        /* User wants to modify this particular settings */
        settings_changed = TRUE;
 8004c6a:	2301      	movs	r3, #1
 8004c6c:	73fb      	strb	r3, [r7, #15]
 8004c6e:	e001      	b.n	8004c74 <are_settings_changed+0x22>
    }
    else
    {
        /* User don't want to modify this particular settings */
        settings_changed = FALSE;
 8004c70:	2300      	movs	r3, #0
 8004c72:	73fb      	strb	r3, [r7, #15]
    }

    return settings_changed;
 8004c74:	7bfb      	ldrb	r3, [r7, #15]
}
 8004c76:	4618      	mov	r0, r3
 8004c78:	3714      	adds	r7, #20
 8004c7a:	46bd      	mov	sp, r7
 8004c7c:	bc80      	pop	{r7}
 8004c7e:	4770      	bx	lr

08004c80 <null_ptr_check>:
/*!
 * @brief This internal API is used to validate the device structure pointer for
 * null conditions.
 */
static int8_t null_ptr_check(const struct bmp3_dev *dev)
{
 8004c80:	b480      	push	{r7}
 8004c82:	b085      	sub	sp, #20
 8004c84:	af00      	add	r7, sp, #0
 8004c86:	6078      	str	r0, [r7, #4]
    int8_t rslt;

    if ((dev == NULL) || (dev->read == NULL) || (dev->write == NULL) || (dev->delay_us == NULL) ||
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	2b00      	cmp	r3, #0
 8004c8c:	d00f      	beq.n	8004cae <null_ptr_check+0x2e>
 8004c8e:	687b      	ldr	r3, [r7, #4]
 8004c90:	68db      	ldr	r3, [r3, #12]
 8004c92:	2b00      	cmp	r3, #0
 8004c94:	d00b      	beq.n	8004cae <null_ptr_check+0x2e>
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	691b      	ldr	r3, [r3, #16]
 8004c9a:	2b00      	cmp	r3, #0
 8004c9c:	d007      	beq.n	8004cae <null_ptr_check+0x2e>
 8004c9e:	687b      	ldr	r3, [r7, #4]
 8004ca0:	695b      	ldr	r3, [r3, #20]
 8004ca2:	2b00      	cmp	r3, #0
 8004ca4:	d003      	beq.n	8004cae <null_ptr_check+0x2e>
        (dev->intf_ptr == NULL))
 8004ca6:	687b      	ldr	r3, [r7, #4]
 8004ca8:	685b      	ldr	r3, [r3, #4]
    if ((dev == NULL) || (dev->read == NULL) || (dev->write == NULL) || (dev->delay_us == NULL) ||
 8004caa:	2b00      	cmp	r3, #0
 8004cac:	d102      	bne.n	8004cb4 <null_ptr_check+0x34>
    {
        /* Device structure pointer is not valid */
        rslt = BMP3_E_NULL_PTR;
 8004cae:	23ff      	movs	r3, #255	; 0xff
 8004cb0:	73fb      	strb	r3, [r7, #15]
 8004cb2:	e001      	b.n	8004cb8 <null_ptr_check+0x38>
    }
    else
    {
        /* Device structure is fine */
        rslt = BMP3_OK;
 8004cb4:	2300      	movs	r3, #0
 8004cb6:	73fb      	strb	r3, [r7, #15]
    }

    return rslt;
 8004cb8:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8004cbc:	4618      	mov	r0, r3
 8004cbe:	3714      	adds	r7, #20
 8004cc0:	46bd      	mov	sp, r7
 8004cc2:	bc80      	pop	{r7}
 8004cc4:	4770      	bx	lr
	...

08004cc8 <_ZN6BMP390C1Ev>:
static int8_t bmp390_i2c_write(uint8_t reg_addr, const uint8_t *reg_data, uint32_t len, void *intf_ptr);
static int8_t bmp390_i2c_read(uint8_t reg_addr, uint8_t *reg_data, uint32_t len, void *intf_ptr);
static int8_t validate_trimming_param(struct bmp3_dev *dev);
static int8_t cal_crc(uint8_t seed, uint8_t data);

BMP390::BMP390() {
 8004cc8:	b480      	push	{r7}
 8004cca:	b083      	sub	sp, #12
 8004ccc:	af00      	add	r7, sp, #0
 8004cce:	6078      	str	r0, [r7, #4]
  _meas_end = 0;
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	2200      	movs	r2, #0
 8004cd4:	f8c3 20f0 	str.w	r2, [r3, #240]	; 0xf0
  _filterEnabled = _tempOSEnabled = _presOSEnabled = false;
 8004cd8:	687b      	ldr	r3, [r7, #4]
 8004cda:	2200      	movs	r2, #0
 8004cdc:	f883 20e2 	strb.w	r2, [r3, #226]	; 0xe2
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	f893 20e2 	ldrb.w	r2, [r3, #226]	; 0xe2
 8004ce6:	687b      	ldr	r3, [r7, #4]
 8004ce8:	f883 20e1 	strb.w	r2, [r3, #225]	; 0xe1
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	f893 20e1 	ldrb.w	r2, [r3, #225]	; 0xe1
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	f883 20e0 	strb.w	r2, [r3, #224]	; 0xe0
  temperature = -999;
 8004cf8:	6879      	ldr	r1, [r7, #4]
 8004cfa:	a313      	add	r3, pc, #76	; (adr r3, 8004d48 <_ZN6BMP390C1Ev+0x80>)
 8004cfc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004d00:	e9c1 2300 	strd	r2, r3, [r1]
  pressure = -999;
 8004d04:	6879      	ldr	r1, [r7, #4]
 8004d06:	a310      	add	r3, pc, #64	; (adr r3, 8004d48 <_ZN6BMP390C1Ev+0x80>)
 8004d08:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004d0c:	e9c1 2302 	strd	r2, r3, [r1, #8]

  the_sensor.chip_id = BMP390_I2C_ADDRESS;
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	22ee      	movs	r2, #238	; 0xee
 8004d14:	741a      	strb	r2, [r3, #16]
  the_sensor.intf = BMP3_I2C_INTF;
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	2201      	movs	r2, #1
 8004d1a:	761a      	strb	r2, [r3, #24]
  the_sensor.read = &bmp390_i2c_read;
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	4a0c      	ldr	r2, [pc, #48]	; (8004d50 <_ZN6BMP390C1Ev+0x88>)
 8004d20:	61da      	str	r2, [r3, #28]
  the_sensor.write = &bmp390_i2c_write;
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	4a0b      	ldr	r2, [pc, #44]	; (8004d54 <_ZN6BMP390C1Ev+0x8c>)
 8004d26:	621a      	str	r2, [r3, #32]
  the_sensor.intf_ptr = (void *)NULL;
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	2200      	movs	r2, #0
 8004d2c:	615a      	str	r2, [r3, #20]
  the_sensor.dummy_byte = 0;
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	2200      	movs	r2, #0
 8004d32:	769a      	strb	r2, [r3, #26]
  the_sensor.delay_us = &delay_usec;
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	4a08      	ldr	r2, [pc, #32]	; (8004d58 <_ZN6BMP390C1Ev+0x90>)
 8004d38:	625a      	str	r2, [r3, #36]	; 0x24
}
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	4618      	mov	r0, r3
 8004d3e:	370c      	adds	r7, #12
 8004d40:	46bd      	mov	sp, r7
 8004d42:	bc80      	pop	{r7}
 8004d44:	4770      	bx	lr
 8004d46:	bf00      	nop
 8004d48:	00000000 	.word	0x00000000
 8004d4c:	c08f3800 	.word	0xc08f3800
 8004d50:	080050af 	.word	0x080050af
 8004d54:	0800505d 	.word	0x0800505d
 8004d58:	08004f39 	.word	0x08004f39

08004d5c <_ZN6BMP3904initEP19__I2C_HandleTypeDef>:

bool BMP390::init(I2C_HandleTypeDef *pntr_hi2c){
 8004d5c:	b580      	push	{r7, lr}
 8004d5e:	b084      	sub	sp, #16
 8004d60:	af00      	add	r7, sp, #0
 8004d62:	6078      	str	r0, [r7, #4]
 8004d64:	6039      	str	r1, [r7, #0]
	the_sensor.intf_ptr = (void *)pntr_hi2c;
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	683a      	ldr	r2, [r7, #0]
 8004d6a:	615a      	str	r2, [r3, #20]

	int8_t rslt = BMP3_OK;
 8004d6c:	2300      	movs	r3, #0
 8004d6e:	73fb      	strb	r3, [r7, #15]
	/* Reset the sensor */
	rslt = bmp3_soft_reset(&the_sensor);
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	3310      	adds	r3, #16
 8004d74:	4618      	mov	r0, r3
 8004d76:	f7fe fe59 	bl	8003a2c <bmp3_soft_reset>
 8004d7a:	4603      	mov	r3, r0
 8004d7c:	73fb      	strb	r3, [r7, #15]
	if (rslt != BMP3_OK) { return false; }
 8004d7e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004d82:	2b00      	cmp	r3, #0
 8004d84:	d001      	beq.n	8004d8a <_ZN6BMP3904initEP19__I2C_HandleTypeDef+0x2e>
 8004d86:	2300      	movs	r3, #0
 8004d88:	e028      	b.n	8004ddc <_ZN6BMP3904initEP19__I2C_HandleTypeDef+0x80>

	rslt = bmp3_init(&the_sensor);
 8004d8a:	687b      	ldr	r3, [r7, #4]
 8004d8c:	3310      	adds	r3, #16
 8004d8e:	4618      	mov	r0, r3
 8004d90:	f7fe fc8a 	bl	80036a8 <bmp3_init>
 8004d94:	4603      	mov	r3, r0
 8004d96:	73fb      	strb	r3, [r7, #15]
	rslt = validate_trimming_param(&the_sensor);
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	3310      	adds	r3, #16
 8004d9c:	4618      	mov	r0, r3
 8004d9e:	f000 f9af 	bl	8005100 <_ZL23validate_trimming_paramP8bmp3_dev>
 8004da2:	4603      	mov	r3, r0
 8004da4:	73fb      	strb	r3, [r7, #15]

	if (rslt != BMP3_OK) { return false; }
 8004da6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004daa:	2b00      	cmp	r3, #0
 8004dac:	d001      	beq.n	8004db2 <_ZN6BMP3904initEP19__I2C_HandleTypeDef+0x56>
 8004dae:	2300      	movs	r3, #0
 8004db0:	e014      	b.n	8004ddc <_ZN6BMP3904initEP19__I2C_HandleTypeDef+0x80>

	setTemperatureOversampling(BMP3_NO_OVERSAMPLING);
 8004db2:	2100      	movs	r1, #0
 8004db4:	6878      	ldr	r0, [r7, #4]
 8004db6:	f000 f8d5 	bl	8004f64 <_ZN6BMP39026setTemperatureOversamplingEh>
	setPressureOversampling(BMP3_NO_OVERSAMPLING);
 8004dba:	2100      	movs	r1, #0
 8004dbc:	6878      	ldr	r0, [r7, #4]
 8004dbe:	f000 f8f2 	bl	8004fa6 <_ZN6BMP39023setPressureOversamplingEh>
	setIIRFilterCoeff(BMP3_IIR_FILTER_DISABLE);
 8004dc2:	2100      	movs	r1, #0
 8004dc4:	6878      	ldr	r0, [r7, #4]
 8004dc6:	f000 f90f 	bl	8004fe8 <_ZN6BMP39017setIIRFilterCoeffEh>
	setOutputDataRate(BMP3_ODR_25_HZ);
 8004dca:	2103      	movs	r1, #3
 8004dcc:	6878      	ldr	r0, [r7, #4]
 8004dce:	f000 f92c 	bl	800502a <_ZN6BMP39017setOutputDataRateEh>

	// don't do anything till we request a reading
	the_sensor.settings.op_mode = BMP3_MODE_FORCED;
 8004dd2:	687b      	ldr	r3, [r7, #4]
 8004dd4:	2201      	movs	r2, #1
 8004dd6:	f883 20c0 	strb.w	r2, [r3, #192]	; 0xc0

	return true;
 8004dda:	2301      	movs	r3, #1
}
 8004ddc:	4618      	mov	r0, r3
 8004dde:	3710      	adds	r7, #16
 8004de0:	46bd      	mov	sp, r7
 8004de2:	bd80      	pop	{r7, pc}

08004de4 <_ZN6BMP39015readTemperatureEv>:

float BMP390::readTemperature(void) {
 8004de4:	b580      	push	{r7, lr}
 8004de6:	b082      	sub	sp, #8
 8004de8:	af00      	add	r7, sp, #0
 8004dea:	6078      	str	r0, [r7, #4]
  performReading();
 8004dec:	6878      	ldr	r0, [r7, #4]
 8004dee:	f000 f81f 	bl	8004e30 <_ZN6BMP39014performReadingEv>
  return temperature;
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004df8:	4610      	mov	r0, r2
 8004dfa:	4619      	mov	r1, r3
 8004dfc:	f7fb fe96 	bl	8000b2c <__aeabi_d2f>
 8004e00:	4603      	mov	r3, r0
}
 8004e02:	4618      	mov	r0, r3
 8004e04:	3708      	adds	r7, #8
 8004e06:	46bd      	mov	sp, r7
 8004e08:	bd80      	pop	{r7, pc}

08004e0a <_ZN6BMP39012readPressureEv>:

float BMP390::readPressure(void) {
 8004e0a:	b580      	push	{r7, lr}
 8004e0c:	b082      	sub	sp, #8
 8004e0e:	af00      	add	r7, sp, #0
 8004e10:	6078      	str	r0, [r7, #4]
  performReading();
 8004e12:	6878      	ldr	r0, [r7, #4]
 8004e14:	f000 f80c 	bl	8004e30 <_ZN6BMP39014performReadingEv>
  return pressure;
 8004e18:	687b      	ldr	r3, [r7, #4]
 8004e1a:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 8004e1e:	4610      	mov	r0, r2
 8004e20:	4619      	mov	r1, r3
 8004e22:	f7fb fe83 	bl	8000b2c <__aeabi_d2f>
 8004e26:	4603      	mov	r3, r0
}
 8004e28:	4618      	mov	r0, r3
 8004e2a:	3708      	adds	r7, #8
 8004e2c:	46bd      	mov	sp, r7
 8004e2e:	bd80      	pop	{r7, pc}

08004e30 <_ZN6BMP39014performReadingEv>:

  float atmospheric = readPressure() / 100.0F; //convert to units of hPa
  return 44330.0 * (1.0 - std::pow(atmospheric / seaLevel, 0.1903));
}

bool BMP390::performReading(void) {
 8004e30:	b580      	push	{r7, lr}
 8004e32:	b088      	sub	sp, #32
 8004e34:	af00      	add	r7, sp, #0
 8004e36:	6078      	str	r0, [r7, #4]
  int8_t rslt;
  /* Used to select the settings user needs to change */
  uint16_t settings_sel = 0;
 8004e38:	2300      	movs	r3, #0
 8004e3a:	83fb      	strh	r3, [r7, #30]
  /* Variable used to select the sensor component */
  uint8_t sensor_comp = 0;
 8004e3c:	2300      	movs	r3, #0
 8004e3e:	777b      	strb	r3, [r7, #29]

  /* Select the pressure and temperature sensor to be enabled */
  the_sensor.settings.temp_en = BMP3_ENABLE;
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	2201      	movs	r2, #1
 8004e44:	f883 20c2 	strb.w	r2, [r3, #194]	; 0xc2
  settings_sel |= BMP3_SEL_TEMP_EN;
 8004e48:	8bfb      	ldrh	r3, [r7, #30]
 8004e4a:	f043 0304 	orr.w	r3, r3, #4
 8004e4e:	83fb      	strh	r3, [r7, #30]
  sensor_comp |= BMP3_TEMP;
 8004e50:	7f7b      	ldrb	r3, [r7, #29]
 8004e52:	f043 0302 	orr.w	r3, r3, #2
 8004e56:	777b      	strb	r3, [r7, #29]
  if (_tempOSEnabled) {
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	f893 30e1 	ldrb.w	r3, [r3, #225]	; 0xe1
 8004e5e:	2b00      	cmp	r3, #0
 8004e60:	d003      	beq.n	8004e6a <_ZN6BMP39014performReadingEv+0x3a>
    settings_sel |= BMP3_SEL_TEMP_OS;
 8004e62:	8bfb      	ldrh	r3, [r7, #30]
 8004e64:	f043 0320 	orr.w	r3, r3, #32
 8004e68:	83fb      	strh	r3, [r7, #30]
  }

  the_sensor.settings.press_en = BMP3_ENABLE;
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	2201      	movs	r2, #1
 8004e6e:	f883 20c1 	strb.w	r2, [r3, #193]	; 0xc1
  settings_sel |= BMP3_SEL_PRESS_EN;
 8004e72:	8bfb      	ldrh	r3, [r7, #30]
 8004e74:	f043 0302 	orr.w	r3, r3, #2
 8004e78:	83fb      	strh	r3, [r7, #30]
  sensor_comp |= BMP3_PRESS;
 8004e7a:	7f7b      	ldrb	r3, [r7, #29]
 8004e7c:	f043 0301 	orr.w	r3, r3, #1
 8004e80:	777b      	strb	r3, [r7, #29]
  if (_presOSEnabled) {
 8004e82:	687b      	ldr	r3, [r7, #4]
 8004e84:	f893 30e2 	ldrb.w	r3, [r3, #226]	; 0xe2
 8004e88:	2b00      	cmp	r3, #0
 8004e8a:	d003      	beq.n	8004e94 <_ZN6BMP39014performReadingEv+0x64>
    settings_sel |= BMP3_SEL_PRESS_OS;
 8004e8c:	8bfb      	ldrh	r3, [r7, #30]
 8004e8e:	f043 0310 	orr.w	r3, r3, #16
 8004e92:	83fb      	strh	r3, [r7, #30]
  }

  if (_filterEnabled) {
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	f893 30e0 	ldrb.w	r3, [r3, #224]	; 0xe0
 8004e9a:	2b00      	cmp	r3, #0
 8004e9c:	d003      	beq.n	8004ea6 <_ZN6BMP39014performReadingEv+0x76>
    settings_sel |= BMP3_SEL_IIR_FILTER;
 8004e9e:	8bfb      	ldrh	r3, [r7, #30]
 8004ea0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004ea4:	83fb      	strh	r3, [r7, #30]
  }

  if (_ODREnabled) {
 8004ea6:	687b      	ldr	r3, [r7, #4]
 8004ea8:	f893 30e3 	ldrb.w	r3, [r3, #227]	; 0xe3
 8004eac:	2b00      	cmp	r3, #0
 8004eae:	d003      	beq.n	8004eb8 <_ZN6BMP39014performReadingEv+0x88>
    settings_sel |= BMP3_SEL_ODR;
 8004eb0:	8bfb      	ldrh	r3, [r7, #30]
 8004eb2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004eb6:	83fb      	strh	r3, [r7, #30]

  // set interrupt to data ready
  // settings_sel |= BMP3_DRDY_EN_SEL | BMP3_LEVEL_SEL | BMP3_LATCH_SEL;

  /* Set the desired sensor configuration */
  rslt = bmp3_set_sensor_settings(settings_sel, &the_sensor);
 8004eb8:	8bfa      	ldrh	r2, [r7, #30]
 8004eba:	687b      	ldr	r3, [r7, #4]
 8004ebc:	3310      	adds	r3, #16
 8004ebe:	4619      	mov	r1, r3
 8004ec0:	4610      	mov	r0, r2
 8004ec2:	f7fe fd5d 	bl	8003980 <bmp3_set_sensor_settings>
 8004ec6:	4603      	mov	r3, r0
 8004ec8:	773b      	strb	r3, [r7, #28]

  if (rslt != BMP3_OK)
 8004eca:	f997 301c 	ldrsb.w	r3, [r7, #28]
 8004ece:	2b00      	cmp	r3, #0
 8004ed0:	d001      	beq.n	8004ed6 <_ZN6BMP39014performReadingEv+0xa6>
    return false;
 8004ed2:	2300      	movs	r3, #0
 8004ed4:	e02c      	b.n	8004f30 <_ZN6BMP39014performReadingEv+0x100>

  /* Set the power mode */
  the_sensor.settings.op_mode = BMP3_MODE_FORCED;
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	2201      	movs	r2, #1
 8004eda:	f883 20c0 	strb.w	r2, [r3, #192]	; 0xc0
  rslt = bmp3_set_op_mode(&the_sensor);
 8004ede:	687b      	ldr	r3, [r7, #4]
 8004ee0:	3310      	adds	r3, #16
 8004ee2:	4618      	mov	r0, r3
 8004ee4:	f7fe fdfa 	bl	8003adc <bmp3_set_op_mode>
 8004ee8:	4603      	mov	r3, r0
 8004eea:	773b      	strb	r3, [r7, #28]
  if (rslt != BMP3_OK)
 8004eec:	f997 301c 	ldrsb.w	r3, [r7, #28]
 8004ef0:	2b00      	cmp	r3, #0
 8004ef2:	d001      	beq.n	8004ef8 <_ZN6BMP39014performReadingEv+0xc8>
    return false;
 8004ef4:	2300      	movs	r3, #0
 8004ef6:	e01b      	b.n	8004f30 <_ZN6BMP39014performReadingEv+0x100>

  /* Variable used to store the compensated data */
  struct bmp3_data data;

  /* Temperature and Pressure data are read and stored in the bmp3_data instance */
  rslt = bmp3_get_sensor_data(sensor_comp, &data, &the_sensor);
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	f103 0210 	add.w	r2, r3, #16
 8004efe:	f107 0108 	add.w	r1, r7, #8
 8004f02:	7f7b      	ldrb	r3, [r7, #29]
 8004f04:	4618      	mov	r0, r3
 8004f06:	f7fe fe58 	bl	8003bba <bmp3_get_sensor_data>
 8004f0a:	4603      	mov	r3, r0
 8004f0c:	773b      	strb	r3, [r7, #28]
  if (rslt != BMP3_OK)
 8004f0e:	f997 301c 	ldrsb.w	r3, [r7, #28]
 8004f12:	2b00      	cmp	r3, #0
 8004f14:	d001      	beq.n	8004f1a <_ZN6BMP39014performReadingEv+0xea>
    return false;
 8004f16:	2300      	movs	r3, #0
 8004f18:	e00a      	b.n	8004f30 <_ZN6BMP39014performReadingEv+0x100>


  /* Save the temperature and pressure data */
  temperature = data.temperature;
 8004f1a:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8004f1e:	6879      	ldr	r1, [r7, #4]
 8004f20:	e9c1 2300 	strd	r2, r3, [r1]
  pressure = data.pressure;
 8004f24:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8004f28:	6879      	ldr	r1, [r7, #4]
 8004f2a:	e9c1 2302 	strd	r2, r3, [r1, #8]

  return true;
 8004f2e:	2301      	movs	r3, #1
}
 8004f30:	4618      	mov	r0, r3
 8004f32:	3720      	adds	r7, #32
 8004f34:	46bd      	mov	sp, r7
 8004f36:	bd80      	pop	{r7, pc}

08004f38 <_ZL10delay_usecmPv>:

// Our hardware interface functions
static void delay_usec(uint32_t us, void *intf_ptr){
 8004f38:	b580      	push	{r7, lr}
 8004f3a:	b084      	sub	sp, #16
 8004f3c:	af00      	add	r7, sp, #0
 8004f3e:	6078      	str	r0, [r7, #4]
 8004f40:	6039      	str	r1, [r7, #0]
	uint8_t ms = us/1000;
 8004f42:	687b      	ldr	r3, [r7, #4]
 8004f44:	4a06      	ldr	r2, [pc, #24]	; (8004f60 <_ZL10delay_usecmPv+0x28>)
 8004f46:	fba2 2303 	umull	r2, r3, r2, r3
 8004f4a:	099b      	lsrs	r3, r3, #6
 8004f4c:	73fb      	strb	r3, [r7, #15]
	HAL_Delay(ms);
 8004f4e:	7bfb      	ldrb	r3, [r7, #15]
 8004f50:	4618      	mov	r0, r3
 8004f52:	f7fd fca1 	bl	8002898 <HAL_Delay>
}
 8004f56:	bf00      	nop
 8004f58:	3710      	adds	r7, #16
 8004f5a:	46bd      	mov	sp, r7
 8004f5c:	bd80      	pop	{r7, pc}
 8004f5e:	bf00      	nop
 8004f60:	10624dd3 	.word	0x10624dd3

08004f64 <_ZN6BMP39026setTemperatureOversamplingEh>:

bool BMP390::setTemperatureOversampling(uint8_t oversample) {
 8004f64:	b480      	push	{r7}
 8004f66:	b083      	sub	sp, #12
 8004f68:	af00      	add	r7, sp, #0
 8004f6a:	6078      	str	r0, [r7, #4]
 8004f6c:	460b      	mov	r3, r1
 8004f6e:	70fb      	strb	r3, [r7, #3]
  if (oversample > BMP3_OVERSAMPLING_32X)
 8004f70:	78fb      	ldrb	r3, [r7, #3]
 8004f72:	2b05      	cmp	r3, #5
 8004f74:	d901      	bls.n	8004f7a <_ZN6BMP39026setTemperatureOversamplingEh+0x16>
    return false;
 8004f76:	2300      	movs	r3, #0
 8004f78:	e010      	b.n	8004f9c <_ZN6BMP39026setTemperatureOversamplingEh+0x38>

  the_sensor.settings.odr_filter.temp_os = oversample;
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	78fa      	ldrb	r2, [r7, #3]
 8004f7e:	f883 20c4 	strb.w	r2, [r3, #196]	; 0xc4

  if (oversample == BMP3_NO_OVERSAMPLING)
 8004f82:	78fb      	ldrb	r3, [r7, #3]
 8004f84:	2b00      	cmp	r3, #0
 8004f86:	d104      	bne.n	8004f92 <_ZN6BMP39026setTemperatureOversamplingEh+0x2e>
    _tempOSEnabled = false;
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	2200      	movs	r2, #0
 8004f8c:	f883 20e1 	strb.w	r2, [r3, #225]	; 0xe1
 8004f90:	e003      	b.n	8004f9a <_ZN6BMP39026setTemperatureOversamplingEh+0x36>
  else
    _tempOSEnabled = true;
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	2201      	movs	r2, #1
 8004f96:	f883 20e1 	strb.w	r2, [r3, #225]	; 0xe1

  return true;
 8004f9a:	2301      	movs	r3, #1
}
 8004f9c:	4618      	mov	r0, r3
 8004f9e:	370c      	adds	r7, #12
 8004fa0:	46bd      	mov	sp, r7
 8004fa2:	bc80      	pop	{r7}
 8004fa4:	4770      	bx	lr

08004fa6 <_ZN6BMP39023setPressureOversamplingEh>:
   BMP3_OVERSAMPLING_2X, BMP3_OVERSAMPLING_4X, BMP3_OVERSAMPLING_8X,
   BMP3_OVERSAMPLING_16X, BMP3_OVERSAMPLING_32X
    @return True on success, False on failure
*/
/**************************************************************************/
bool BMP390::setPressureOversampling(uint8_t oversample) {
 8004fa6:	b480      	push	{r7}
 8004fa8:	b083      	sub	sp, #12
 8004faa:	af00      	add	r7, sp, #0
 8004fac:	6078      	str	r0, [r7, #4]
 8004fae:	460b      	mov	r3, r1
 8004fb0:	70fb      	strb	r3, [r7, #3]
  if (oversample > BMP3_OVERSAMPLING_32X)
 8004fb2:	78fb      	ldrb	r3, [r7, #3]
 8004fb4:	2b05      	cmp	r3, #5
 8004fb6:	d901      	bls.n	8004fbc <_ZN6BMP39023setPressureOversamplingEh+0x16>
    return false;
 8004fb8:	2300      	movs	r3, #0
 8004fba:	e010      	b.n	8004fde <_ZN6BMP39023setPressureOversamplingEh+0x38>

  the_sensor.settings.odr_filter.press_os = oversample;
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	78fa      	ldrb	r2, [r7, #3]
 8004fc0:	f883 20c3 	strb.w	r2, [r3, #195]	; 0xc3

  if (oversample == BMP3_NO_OVERSAMPLING)
 8004fc4:	78fb      	ldrb	r3, [r7, #3]
 8004fc6:	2b00      	cmp	r3, #0
 8004fc8:	d104      	bne.n	8004fd4 <_ZN6BMP39023setPressureOversamplingEh+0x2e>
    _presOSEnabled = false;
 8004fca:	687b      	ldr	r3, [r7, #4]
 8004fcc:	2200      	movs	r2, #0
 8004fce:	f883 20e2 	strb.w	r2, [r3, #226]	; 0xe2
 8004fd2:	e003      	b.n	8004fdc <_ZN6BMP39023setPressureOversamplingEh+0x36>
  else
    _presOSEnabled = true;
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	2201      	movs	r2, #1
 8004fd8:	f883 20e2 	strb.w	r2, [r3, #226]	; 0xe2

  return true;
 8004fdc:	2301      	movs	r3, #1
}
 8004fde:	4618      	mov	r0, r3
 8004fe0:	370c      	adds	r7, #12
 8004fe2:	46bd      	mov	sp, r7
 8004fe4:	bc80      	pop	{r7}
 8004fe6:	4770      	bx	lr

08004fe8 <_ZN6BMP39017setIIRFilterCoeffEh>:
   BMP3_IIR_FILTER_COEFF_31, BMP3_IIR_FILTER_COEFF_63, BMP3_IIR_FILTER_COEFF_127
    @return True on success, False on failure

*/
/**************************************************************************/
bool BMP390::setIIRFilterCoeff(uint8_t filtercoeff) {
 8004fe8:	b480      	push	{r7}
 8004fea:	b083      	sub	sp, #12
 8004fec:	af00      	add	r7, sp, #0
 8004fee:	6078      	str	r0, [r7, #4]
 8004ff0:	460b      	mov	r3, r1
 8004ff2:	70fb      	strb	r3, [r7, #3]
  if (filtercoeff > BMP3_IIR_FILTER_COEFF_127)
 8004ff4:	78fb      	ldrb	r3, [r7, #3]
 8004ff6:	2b07      	cmp	r3, #7
 8004ff8:	d901      	bls.n	8004ffe <_ZN6BMP39017setIIRFilterCoeffEh+0x16>
    return false;
 8004ffa:	2300      	movs	r3, #0
 8004ffc:	e010      	b.n	8005020 <_ZN6BMP39017setIIRFilterCoeffEh+0x38>

  the_sensor.settings.odr_filter.iir_filter = filtercoeff;
 8004ffe:	687b      	ldr	r3, [r7, #4]
 8005000:	78fa      	ldrb	r2, [r7, #3]
 8005002:	f883 20c5 	strb.w	r2, [r3, #197]	; 0xc5

  if (filtercoeff == BMP3_IIR_FILTER_DISABLE)
 8005006:	78fb      	ldrb	r3, [r7, #3]
 8005008:	2b00      	cmp	r3, #0
 800500a:	d104      	bne.n	8005016 <_ZN6BMP39017setIIRFilterCoeffEh+0x2e>
    _filterEnabled = false;
 800500c:	687b      	ldr	r3, [r7, #4]
 800500e:	2200      	movs	r2, #0
 8005010:	f883 20e0 	strb.w	r2, [r3, #224]	; 0xe0
 8005014:	e003      	b.n	800501e <_ZN6BMP39017setIIRFilterCoeffEh+0x36>
  else
    _filterEnabled = true;
 8005016:	687b      	ldr	r3, [r7, #4]
 8005018:	2201      	movs	r2, #1
 800501a:	f883 20e0 	strb.w	r2, [r3, #224]	; 0xe0

  return true;
 800501e:	2301      	movs	r3, #1
}
 8005020:	4618      	mov	r0, r3
 8005022:	370c      	adds	r7, #12
 8005024:	46bd      	mov	sp, r7
 8005026:	bc80      	pop	{r7}
 8005028:	4770      	bx	lr

0800502a <_ZN6BMP39017setOutputDataRateEh>:
   BMP3_ODR_0_01_HZ, BMP3_ODR_0_006_HZ, BMP3_ODR_0_003_HZ, or BMP3_ODR_0_001_HZ
    @return True on success, False on failure

*/
/**************************************************************************/
bool BMP390::setOutputDataRate(uint8_t odr) {
 800502a:	b480      	push	{r7}
 800502c:	b083      	sub	sp, #12
 800502e:	af00      	add	r7, sp, #0
 8005030:	6078      	str	r0, [r7, #4]
 8005032:	460b      	mov	r3, r1
 8005034:	70fb      	strb	r3, [r7, #3]
  if (odr > BMP3_ODR_0_001_HZ)
 8005036:	78fb      	ldrb	r3, [r7, #3]
 8005038:	2b11      	cmp	r3, #17
 800503a:	d901      	bls.n	8005040 <_ZN6BMP39017setOutputDataRateEh+0x16>
    return false;
 800503c:	2300      	movs	r3, #0
 800503e:	e008      	b.n	8005052 <_ZN6BMP39017setOutputDataRateEh+0x28>

  the_sensor.settings.odr_filter.odr = odr;
 8005040:	687b      	ldr	r3, [r7, #4]
 8005042:	78fa      	ldrb	r2, [r7, #3]
 8005044:	f883 20c6 	strb.w	r2, [r3, #198]	; 0xc6

  _ODREnabled = true;
 8005048:	687b      	ldr	r3, [r7, #4]
 800504a:	2201      	movs	r2, #1
 800504c:	f883 20e3 	strb.w	r2, [r3, #227]	; 0xe3

  return true;
 8005050:	2301      	movs	r3, #1
}
 8005052:	4618      	mov	r0, r3
 8005054:	370c      	adds	r7, #12
 8005056:	46bd      	mov	sp, r7
 8005058:	bc80      	pop	{r7}
 800505a:	4770      	bx	lr

0800505c <_ZL16bmp390_i2c_writehPKhmPv>:

static int8_t bmp390_i2c_write(uint8_t reg_addr, const uint8_t *reg_data, uint32_t len, void *intf_ptr){
 800505c:	b580      	push	{r7, lr}
 800505e:	b08a      	sub	sp, #40	; 0x28
 8005060:	af04      	add	r7, sp, #16
 8005062:	60b9      	str	r1, [r7, #8]
 8005064:	607a      	str	r2, [r7, #4]
 8005066:	603b      	str	r3, [r7, #0]
 8005068:	4603      	mov	r3, r0
 800506a:	73fb      	strb	r3, [r7, #15]
	I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)intf_ptr;
 800506c:	683b      	ldr	r3, [r7, #0]
 800506e:	617b      	str	r3, [r7, #20]
	if (HAL_I2C_Mem_Write(hi2c, BMP390_I2C_ADDRESS, reg_addr, I2C_MEMADD_SIZE_8BIT, (uint8_t *)reg_data, len, HAL_MAX_DELAY) != HAL_OK) {
 8005070:	7bfb      	ldrb	r3, [r7, #15]
 8005072:	b29a      	uxth	r2, r3
 8005074:	687b      	ldr	r3, [r7, #4]
 8005076:	b29b      	uxth	r3, r3
 8005078:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 800507c:	9102      	str	r1, [sp, #8]
 800507e:	9301      	str	r3, [sp, #4]
 8005080:	68bb      	ldr	r3, [r7, #8]
 8005082:	9300      	str	r3, [sp, #0]
 8005084:	2301      	movs	r3, #1
 8005086:	21ee      	movs	r1, #238	; 0xee
 8005088:	6978      	ldr	r0, [r7, #20]
 800508a:	f002 ff47 	bl	8007f1c <HAL_I2C_Mem_Write>
 800508e:	4603      	mov	r3, r0
 8005090:	2b00      	cmp	r3, #0
 8005092:	bf14      	ite	ne
 8005094:	2301      	movne	r3, #1
 8005096:	2300      	moveq	r3, #0
 8005098:	b2db      	uxtb	r3, r3
 800509a:	2b00      	cmp	r3, #0
 800509c:	d002      	beq.n	80050a4 <_ZL16bmp390_i2c_writehPKhmPv+0x48>
		// Error handling: You can handle write errors here
		return -1;
 800509e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80050a2:	e000      	b.n	80050a6 <_ZL16bmp390_i2c_writehPKhmPv+0x4a>
	}
	return 0;
 80050a4:	2300      	movs	r3, #0
}
 80050a6:	4618      	mov	r0, r3
 80050a8:	3718      	adds	r7, #24
 80050aa:	46bd      	mov	sp, r7
 80050ac:	bd80      	pop	{r7, pc}

080050ae <_ZL15bmp390_i2c_readhPhmPv>:

static int8_t bmp390_i2c_read(uint8_t reg_addr, uint8_t *reg_data, uint32_t len, void *intf_ptr){
 80050ae:	b580      	push	{r7, lr}
 80050b0:	b08a      	sub	sp, #40	; 0x28
 80050b2:	af04      	add	r7, sp, #16
 80050b4:	60b9      	str	r1, [r7, #8]
 80050b6:	607a      	str	r2, [r7, #4]
 80050b8:	603b      	str	r3, [r7, #0]
 80050ba:	4603      	mov	r3, r0
 80050bc:	73fb      	strb	r3, [r7, #15]
	I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)intf_ptr;
 80050be:	683b      	ldr	r3, [r7, #0]
 80050c0:	617b      	str	r3, [r7, #20]
	if (HAL_I2C_Mem_Read(hi2c, BMP390_I2C_ADDRESS, reg_addr, I2C_MEMADD_SIZE_8BIT, reg_data, len, HAL_MAX_DELAY) != HAL_OK) {
 80050c2:	7bfb      	ldrb	r3, [r7, #15]
 80050c4:	b29a      	uxth	r2, r3
 80050c6:	687b      	ldr	r3, [r7, #4]
 80050c8:	b29b      	uxth	r3, r3
 80050ca:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80050ce:	9102      	str	r1, [sp, #8]
 80050d0:	9301      	str	r3, [sp, #4]
 80050d2:	68bb      	ldr	r3, [r7, #8]
 80050d4:	9300      	str	r3, [sp, #0]
 80050d6:	2301      	movs	r3, #1
 80050d8:	21ee      	movs	r1, #238	; 0xee
 80050da:	6978      	ldr	r0, [r7, #20]
 80050dc:	f003 f832 	bl	8008144 <HAL_I2C_Mem_Read>
 80050e0:	4603      	mov	r3, r0
 80050e2:	2b00      	cmp	r3, #0
 80050e4:	bf14      	ite	ne
 80050e6:	2301      	movne	r3, #1
 80050e8:	2300      	moveq	r3, #0
 80050ea:	b2db      	uxtb	r3, r3
 80050ec:	2b00      	cmp	r3, #0
 80050ee:	d002      	beq.n	80050f6 <_ZL15bmp390_i2c_readhPhmPv+0x48>
		// Error handling: You can handle write errors here
		return -1;
 80050f0:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80050f4:	e000      	b.n	80050f8 <_ZL15bmp390_i2c_readhPhmPv+0x4a>
	}
	return 0;
 80050f6:	2300      	movs	r3, #0
}
 80050f8:	4618      	mov	r0, r3
 80050fa:	3718      	adds	r7, #24
 80050fc:	46bd      	mov	sp, r7
 80050fe:	bd80      	pop	{r7, pc}

08005100 <_ZL23validate_trimming_paramP8bmp3_dev>:

static int8_t validate_trimming_param(struct bmp3_dev *dev) {
 8005100:	b580      	push	{r7, lr}
 8005102:	b08a      	sub	sp, #40	; 0x28
 8005104:	af00      	add	r7, sp, #0
 8005106:	6078      	str	r0, [r7, #4]
  int8_t rslt;
  uint8_t crc = 0xFF;
 8005108:	23ff      	movs	r3, #255	; 0xff
 800510a:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
  uint8_t stored_crc;
  uint8_t trim_param[21];
  uint8_t i;

  rslt = bmp3_get_regs(BMP3_REG_CALIB_DATA, trim_param, 21, dev);
 800510e:	f107 010c 	add.w	r1, r7, #12
 8005112:	687b      	ldr	r3, [r7, #4]
 8005114:	2215      	movs	r2, #21
 8005116:	2031      	movs	r0, #49	; 0x31
 8005118:	f7fe fb0d 	bl	8003736 <bmp3_get_regs>
 800511c:	4603      	mov	r3, r0
 800511e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  if (rslt == BMP3_OK) {
 8005122:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8005126:	2b00      	cmp	r3, #0
 8005128:	d133      	bne.n	8005192 <_ZL23validate_trimming_paramP8bmp3_dev+0x92>
    for (i = 0; i < 21; i++) {
 800512a:	2300      	movs	r3, #0
 800512c:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
 8005130:	e013      	b.n	800515a <_ZL23validate_trimming_paramP8bmp3_dev+0x5a>
      crc = (uint8_t)cal_crc(crc, trim_param[i]);
 8005132:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 8005136:	3328      	adds	r3, #40	; 0x28
 8005138:	443b      	add	r3, r7
 800513a:	f813 2c1c 	ldrb.w	r2, [r3, #-28]
 800513e:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8005142:	4611      	mov	r1, r2
 8005144:	4618      	mov	r0, r3
 8005146:	f000 f82a 	bl	800519e <_ZL7cal_crchh>
 800514a:	4603      	mov	r3, r0
 800514c:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
    for (i = 0; i < 21; i++) {
 8005150:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 8005154:	3301      	adds	r3, #1
 8005156:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
 800515a:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 800515e:	2b14      	cmp	r3, #20
 8005160:	d9e7      	bls.n	8005132 <_ZL23validate_trimming_paramP8bmp3_dev+0x32>
    }

    crc = (crc ^ 0xFF);
 8005162:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8005166:	43db      	mvns	r3, r3
 8005168:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
    rslt = bmp3_get_regs(0x30, &stored_crc, 1, dev);
 800516c:	f107 0124 	add.w	r1, r7, #36	; 0x24
 8005170:	687b      	ldr	r3, [r7, #4]
 8005172:	2201      	movs	r2, #1
 8005174:	2030      	movs	r0, #48	; 0x30
 8005176:	f7fe fade 	bl	8003736 <bmp3_get_regs>
 800517a:	4603      	mov	r3, r0
 800517c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    if (stored_crc != crc) {
 8005180:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8005184:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 8005188:	429a      	cmp	r2, r3
 800518a:	d002      	beq.n	8005192 <_ZL23validate_trimming_paramP8bmp3_dev+0x92>
      rslt = -1;
 800518c:	23ff      	movs	r3, #255	; 0xff
 800518e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    }
  }

  return rslt;
 8005192:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
}
 8005196:	4618      	mov	r0, r3
 8005198:	3728      	adds	r7, #40	; 0x28
 800519a:	46bd      	mov	sp, r7
 800519c:	bd80      	pop	{r7, pc}

0800519e <_ZL7cal_crchh>:

/*
 * @brief function to calculate CRC for the trimming parameters
 * */
static int8_t cal_crc(uint8_t seed, uint8_t data) {
 800519e:	b480      	push	{r7}
 80051a0:	b085      	sub	sp, #20
 80051a2:	af00      	add	r7, sp, #0
 80051a4:	4603      	mov	r3, r0
 80051a6:	460a      	mov	r2, r1
 80051a8:	71fb      	strb	r3, [r7, #7]
 80051aa:	4613      	mov	r3, r2
 80051ac:	71bb      	strb	r3, [r7, #6]
  int8_t poly = 0x1D;
 80051ae:	231d      	movs	r3, #29
 80051b0:	737b      	strb	r3, [r7, #13]
  int8_t var2;
  uint8_t i;

  for (i = 0; i < 8; i++) {
 80051b2:	2300      	movs	r3, #0
 80051b4:	73bb      	strb	r3, [r7, #14]
 80051b6:	e01c      	b.n	80051f2 <_ZL7cal_crchh+0x54>
    if ((seed & 0x80) ^ (data & 0x80)) {
 80051b8:	79fa      	ldrb	r2, [r7, #7]
 80051ba:	79bb      	ldrb	r3, [r7, #6]
 80051bc:	4053      	eors	r3, r2
 80051be:	b2db      	uxtb	r3, r3
 80051c0:	b25b      	sxtb	r3, r3
 80051c2:	2b00      	cmp	r3, #0
 80051c4:	da02      	bge.n	80051cc <_ZL7cal_crchh+0x2e>
      var2 = 1;
 80051c6:	2301      	movs	r3, #1
 80051c8:	73fb      	strb	r3, [r7, #15]
 80051ca:	e001      	b.n	80051d0 <_ZL7cal_crchh+0x32>
    } else {
      var2 = 0;
 80051cc:	2300      	movs	r3, #0
 80051ce:	73fb      	strb	r3, [r7, #15]
    }

    seed = (seed & 0x7F) << 1;
 80051d0:	79fb      	ldrb	r3, [r7, #7]
 80051d2:	005b      	lsls	r3, r3, #1
 80051d4:	71fb      	strb	r3, [r7, #7]
    data = (data & 0x7F) << 1;
 80051d6:	79bb      	ldrb	r3, [r7, #6]
 80051d8:	005b      	lsls	r3, r3, #1
 80051da:	71bb      	strb	r3, [r7, #6]
    seed = seed ^ (uint8_t)(poly * var2);
 80051dc:	7b7a      	ldrb	r2, [r7, #13]
 80051de:	7bfb      	ldrb	r3, [r7, #15]
 80051e0:	fb12 f303 	smulbb	r3, r2, r3
 80051e4:	b2da      	uxtb	r2, r3
 80051e6:	79fb      	ldrb	r3, [r7, #7]
 80051e8:	4053      	eors	r3, r2
 80051ea:	71fb      	strb	r3, [r7, #7]
  for (i = 0; i < 8; i++) {
 80051ec:	7bbb      	ldrb	r3, [r7, #14]
 80051ee:	3301      	adds	r3, #1
 80051f0:	73bb      	strb	r3, [r7, #14]
 80051f2:	7bbb      	ldrb	r3, [r7, #14]
 80051f4:	2b07      	cmp	r3, #7
 80051f6:	d9df      	bls.n	80051b8 <_ZL7cal_crchh+0x1a>
  }

  return (int8_t)seed;
 80051f8:	f997 3007 	ldrsb.w	r3, [r7, #7]
}
 80051fc:	4618      	mov	r0, r3
 80051fe:	3714      	adds	r7, #20
 8005200:	46bd      	mov	sp, r7
 8005202:	bc80      	pop	{r7}
 8005204:	4770      	bx	lr

08005206 <_ZN12LSM303_AccelC1Ev>:
#include <lsm303_accel.hpp>

LSM303_Accel::LSM303_Accel() {
 8005206:	b480      	push	{r7}
 8005208:	b083      	sub	sp, #12
 800520a:	af00      	add	r7, sp, #0
 800520c:	6078      	str	r0, [r7, #4]
  pntr_hi2c = NULL;
 800520e:	687b      	ldr	r3, [r7, #4]
 8005210:	2200      	movs	r2, #0
 8005212:	601a      	str	r2, [r3, #0]

  // Initialize the raw accel data
  data.x = 0;
 8005214:	687b      	ldr	r3, [r7, #4]
 8005216:	f04f 0200 	mov.w	r2, #0
 800521a:	609a      	str	r2, [r3, #8]
  data.y = 0;
 800521c:	687b      	ldr	r3, [r7, #4]
 800521e:	f04f 0200 	mov.w	r2, #0
 8005222:	60da      	str	r2, [r3, #12]
  data.z = 0;
 8005224:	687b      	ldr	r3, [r7, #4]
 8005226:	f04f 0200 	mov.w	r2, #0
 800522a:	611a      	str	r2, [r3, #16]
}
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	4618      	mov	r0, r3
 8005230:	370c      	adds	r7, #12
 8005232:	46bd      	mov	sp, r7
 8005234:	bc80      	pop	{r7}
 8005236:	4770      	bx	lr

08005238 <_ZN12LSM303_Accel5writeEhPKhh>:

bool LSM303_Accel::write(const uint8_t reg_location, const uint8_t *data, const uint8_t len){
 8005238:	b580      	push	{r7, lr}
 800523a:	b088      	sub	sp, #32
 800523c:	af04      	add	r7, sp, #16
 800523e:	60f8      	str	r0, [r7, #12]
 8005240:	607a      	str	r2, [r7, #4]
 8005242:	461a      	mov	r2, r3
 8005244:	460b      	mov	r3, r1
 8005246:	72fb      	strb	r3, [r7, #11]
 8005248:	4613      	mov	r3, r2
 800524a:	72bb      	strb	r3, [r7, #10]
  if (HAL_I2C_Mem_Write((I2C_HandleTypeDef *) pntr_hi2c, LSM303_ADDRESS_ACCEL, reg_location, I2C_MEMADD_SIZE_8BIT, (uint8_t *)data, len, HAL_MAX_DELAY) != HAL_OK) {
 800524c:	68fb      	ldr	r3, [r7, #12]
 800524e:	6818      	ldr	r0, [r3, #0]
 8005250:	7afb      	ldrb	r3, [r7, #11]
 8005252:	b29a      	uxth	r2, r3
 8005254:	7abb      	ldrb	r3, [r7, #10]
 8005256:	b29b      	uxth	r3, r3
 8005258:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 800525c:	9102      	str	r1, [sp, #8]
 800525e:	9301      	str	r3, [sp, #4]
 8005260:	687b      	ldr	r3, [r7, #4]
 8005262:	9300      	str	r3, [sp, #0]
 8005264:	2301      	movs	r3, #1
 8005266:	2132      	movs	r1, #50	; 0x32
 8005268:	f002 fe58 	bl	8007f1c <HAL_I2C_Mem_Write>
 800526c:	4603      	mov	r3, r0
 800526e:	2b00      	cmp	r3, #0
 8005270:	bf14      	ite	ne
 8005272:	2301      	movne	r3, #1
 8005274:	2300      	moveq	r3, #0
 8005276:	b2db      	uxtb	r3, r3
 8005278:	2b00      	cmp	r3, #0
 800527a:	d007      	beq.n	800528c <_ZN12LSM303_Accel5writeEhPKhh+0x54>
    // Error handling: You can handle write errors here
  	APP_LOG(TS_ON, VLEVEL_M,"Error writing \r\n");
 800527c:	4b06      	ldr	r3, [pc, #24]	; (8005298 <_ZN12LSM303_Accel5writeEhPKhh+0x60>)
 800527e:	2201      	movs	r2, #1
 8005280:	2100      	movs	r1, #0
 8005282:	2002      	movs	r0, #2
 8005284:	f01a fef2 	bl	802006c <UTIL_ADV_TRACE_COND_FSend>
    return false;
 8005288:	2300      	movs	r3, #0
 800528a:	e000      	b.n	800528e <_ZN12LSM303_Accel5writeEhPKhh+0x56>
  }
  return true;
 800528c:	2301      	movs	r3, #1
}
 800528e:	4618      	mov	r0, r3
 8005290:	3710      	adds	r7, #16
 8005292:	46bd      	mov	sp, r7
 8005294:	bd80      	pop	{r7, pc}
 8005296:	bf00      	nop
 8005298:	08021020 	.word	0x08021020

0800529c <_ZN12LSM303_Accel4readEhPhh>:

bool LSM303_Accel::read(const uint8_t reg_location, uint8_t *data, const uint8_t len){
 800529c:	b580      	push	{r7, lr}
 800529e:	b088      	sub	sp, #32
 80052a0:	af04      	add	r7, sp, #16
 80052a2:	60f8      	str	r0, [r7, #12]
 80052a4:	607a      	str	r2, [r7, #4]
 80052a6:	461a      	mov	r2, r3
 80052a8:	460b      	mov	r3, r1
 80052aa:	72fb      	strb	r3, [r7, #11]
 80052ac:	4613      	mov	r3, r2
 80052ae:	72bb      	strb	r3, [r7, #10]
  if (HAL_I2C_Mem_Read((I2C_HandleTypeDef *) pntr_hi2c, LSM303_ADDRESS_ACCEL, reg_location, I2C_MEMADD_SIZE_8BIT, (uint8_t *)data, len, HAL_MAX_DELAY) != HAL_OK) {
 80052b0:	68fb      	ldr	r3, [r7, #12]
 80052b2:	6818      	ldr	r0, [r3, #0]
 80052b4:	7afb      	ldrb	r3, [r7, #11]
 80052b6:	b29a      	uxth	r2, r3
 80052b8:	7abb      	ldrb	r3, [r7, #10]
 80052ba:	b29b      	uxth	r3, r3
 80052bc:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80052c0:	9102      	str	r1, [sp, #8]
 80052c2:	9301      	str	r3, [sp, #4]
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	9300      	str	r3, [sp, #0]
 80052c8:	2301      	movs	r3, #1
 80052ca:	2132      	movs	r1, #50	; 0x32
 80052cc:	f002 ff3a 	bl	8008144 <HAL_I2C_Mem_Read>
 80052d0:	4603      	mov	r3, r0
 80052d2:	2b00      	cmp	r3, #0
 80052d4:	bf14      	ite	ne
 80052d6:	2301      	movne	r3, #1
 80052d8:	2300      	moveq	r3, #0
 80052da:	b2db      	uxtb	r3, r3
 80052dc:	2b00      	cmp	r3, #0
 80052de:	d001      	beq.n	80052e4 <_ZN12LSM303_Accel4readEhPhh+0x48>
    // Error handling: You can handle write errors here
    return false;
 80052e0:	2300      	movs	r3, #0
 80052e2:	e000      	b.n	80052e6 <_ZN12LSM303_Accel4readEhPhh+0x4a>
  }
  return true;
 80052e4:	2301      	movs	r3, #1
}
 80052e6:	4618      	mov	r0, r3
 80052e8:	3710      	adds	r7, #16
 80052ea:	46bd      	mov	sp, r7
 80052ec:	bd80      	pop	{r7, pc}

080052ee <_ZN12LSM303_Accel4initEP19__I2C_HandleTypeDef>:

bool LSM303_Accel::init(I2C_HandleTypeDef *_pntr_hi2c) {
 80052ee:	b580      	push	{r7, lr}
 80052f0:	b084      	sub	sp, #16
 80052f2:	af00      	add	r7, sp, #0
 80052f4:	6078      	str	r0, [r7, #4]
 80052f6:	6039      	str	r1, [r7, #0]
	pntr_hi2c = _pntr_hi2c;
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	683a      	ldr	r2, [r7, #0]
 80052fc:	601a      	str	r2, [r3, #0]
  uint8_t len = 1;
 80052fe:	2301      	movs	r3, #1
 8005300:	73fb      	strb	r3, [r7, #15]

  uint8_t reg_data = 0x57; // Enable the accelerometer (100Hz)
 8005302:	2357      	movs	r3, #87	; 0x57
 8005304:	73bb      	strb	r3, [r7, #14]
  if ( write(LSM303_REGISTER_ACCEL_CTRL_REG1_A, &reg_data, len) ){
 8005306:	7bfb      	ldrb	r3, [r7, #15]
 8005308:	f107 020e 	add.w	r2, r7, #14
 800530c:	2120      	movs	r1, #32
 800530e:	6878      	ldr	r0, [r7, #4]
 8005310:	f7ff ff92 	bl	8005238 <_ZN12LSM303_Accel5writeEhPKhh>
 8005314:	4603      	mov	r3, r0
 8005316:	2b00      	cmp	r3, #0
 8005318:	d00e      	beq.n	8005338 <_ZN12LSM303_Accel4initEP19__I2C_HandleTypeDef+0x4a>
    if ( read(LSM303_REGISTER_ACCEL_WHO_AM_I, &reg_data, len) ) {
 800531a:	7bfb      	ldrb	r3, [r7, #15]
 800531c:	f107 020e 	add.w	r2, r7, #14
 8005320:	210f      	movs	r1, #15
 8005322:	6878      	ldr	r0, [r7, #4]
 8005324:	f7ff ffba 	bl	800529c <_ZN12LSM303_Accel4readEhPhh>
 8005328:	4603      	mov	r3, r0
 800532a:	2b00      	cmp	r3, #0
 800532c:	d004      	beq.n	8005338 <_ZN12LSM303_Accel4initEP19__I2C_HandleTypeDef+0x4a>
      if (reg_data == 0x33) return true; //confirm that we are talking
 800532e:	7bbb      	ldrb	r3, [r7, #14]
 8005330:	2b33      	cmp	r3, #51	; 0x33
 8005332:	d101      	bne.n	8005338 <_ZN12LSM303_Accel4initEP19__I2C_HandleTypeDef+0x4a>
 8005334:	2301      	movs	r3, #1
 8005336:	e000      	b.n	800533a <_ZN12LSM303_Accel4initEP19__I2C_HandleTypeDef+0x4c>
    }
  }
  return false; //something went wrong
 8005338:	2300      	movs	r3, #0
}
 800533a:	4618      	mov	r0, r3
 800533c:	3710      	adds	r7, #16
 800533e:	46bd      	mov	sp, r7
 8005340:	bd80      	pop	{r7, pc}

08005342 <_ZN17EnvionmentSensorsC1Ev>:
#include <env_sensors.hpp>


//#define IGNORE_ENV_SENSORS

EnvionmentSensors::EnvionmentSensors(){ }
 8005342:	b580      	push	{r7, lr}
 8005344:	b082      	sub	sp, #8
 8005346:	af00      	add	r7, sp, #0
 8005348:	6078      	str	r0, [r7, #4]
 800534a:	687b      	ldr	r3, [r7, #4]
 800534c:	4618      	mov	r0, r3
 800534e:	f7ff ff5a 	bl	8005206 <_ZN12LSM303_AccelC1Ev>
 8005352:	687b      	ldr	r3, [r7, #4]
 8005354:	3318      	adds	r3, #24
 8005356:	4618      	mov	r0, r3
 8005358:	f7ff fcb6 	bl	8004cc8 <_ZN6BMP390C1Ev>
 800535c:	687b      	ldr	r3, [r7, #4]
 800535e:	4618      	mov	r0, r3
 8005360:	3708      	adds	r7, #8
 8005362:	46bd      	mov	sp, r7
 8005364:	bd80      	pop	{r7, pc}
	...

08005368 <_ZN17EnvionmentSensors4initEP19__I2C_HandleTypeDef>:

bool EnvionmentSensors::init(I2C_HandleTypeDef *pntr_hi2c){
 8005368:	b580      	push	{r7, lr}
 800536a:	b084      	sub	sp, #16
 800536c:	af02      	add	r7, sp, #8
 800536e:	6078      	str	r0, [r7, #4]
 8005370:	6039      	str	r1, [r7, #0]
	APP_LOG(TS_ON, VLEVEL_M, "env sensors i2c interface: %d \r\n", pntr_hi2c);
 8005372:	683b      	ldr	r3, [r7, #0]
 8005374:	9300      	str	r3, [sp, #0]
 8005376:	4b2a      	ldr	r3, [pc, #168]	; (8005420 <_ZN17EnvionmentSensors4initEP19__I2C_HandleTypeDef+0xb8>)
 8005378:	2201      	movs	r2, #1
 800537a:	2100      	movs	r1, #0
 800537c:	2002      	movs	r0, #2
 800537e:	f01a fe75 	bl	802006c <UTIL_ADV_TRACE_COND_FSend>
	if( lsm_accel.init(pntr_hi2c) ){
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	6839      	ldr	r1, [r7, #0]
 8005386:	4618      	mov	r0, r3
 8005388:	f7ff ffb1 	bl	80052ee <_ZN12LSM303_Accel4initEP19__I2C_HandleTypeDef>
 800538c:	4603      	mov	r3, r0
 800538e:	2b00      	cmp	r3, #0
 8005390:	d00f      	beq.n	80053b2 <_ZN17EnvionmentSensors4initEP19__I2C_HandleTypeDef+0x4a>
		APP_LOG(TS_ON, VLEVEL_M, "lsm303 setup valid \r\n");
 8005392:	4b24      	ldr	r3, [pc, #144]	; (8005424 <_ZN17EnvionmentSensors4initEP19__I2C_HandleTypeDef+0xbc>)
 8005394:	2201      	movs	r2, #1
 8005396:	2100      	movs	r1, #0
 8005398:	2002      	movs	r0, #2
 800539a:	f01a fe67 	bl	802006c <UTIL_ADV_TRACE_COND_FSend>
	} else {
		APP_LOG(TS_ON, VLEVEL_M, "lsm303 setup failed \r\n");
		return false;
	}

	if( bmp.init(pntr_hi2c) ){
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	3318      	adds	r3, #24
 80053a2:	6839      	ldr	r1, [r7, #0]
 80053a4:	4618      	mov	r0, r3
 80053a6:	f7ff fcd9 	bl	8004d5c <_ZN6BMP3904initEP19__I2C_HandleTypeDef>
 80053aa:	4603      	mov	r3, r0
 80053ac:	2b00      	cmp	r3, #0
 80053ae:	d02b      	beq.n	8005408 <_ZN17EnvionmentSensors4initEP19__I2C_HandleTypeDef+0xa0>
 80053b0:	e007      	b.n	80053c2 <_ZN17EnvionmentSensors4initEP19__I2C_HandleTypeDef+0x5a>
		APP_LOG(TS_ON, VLEVEL_M, "lsm303 setup failed \r\n");
 80053b2:	4b1d      	ldr	r3, [pc, #116]	; (8005428 <_ZN17EnvionmentSensors4initEP19__I2C_HandleTypeDef+0xc0>)
 80053b4:	2201      	movs	r2, #1
 80053b6:	2100      	movs	r1, #0
 80053b8:	2002      	movs	r0, #2
 80053ba:	f01a fe57 	bl	802006c <UTIL_ADV_TRACE_COND_FSend>
		return false;
 80053be:	2300      	movs	r3, #0
 80053c0:	e029      	b.n	8005416 <_ZN17EnvionmentSensors4initEP19__I2C_HandleTypeDef+0xae>
		APP_LOG(TS_ON, VLEVEL_M, "bmp390 setup valid \r\n");
 80053c2:	4b1a      	ldr	r3, [pc, #104]	; (800542c <_ZN17EnvionmentSensors4initEP19__I2C_HandleTypeDef+0xc4>)
 80053c4:	2201      	movs	r2, #1
 80053c6:	2100      	movs	r1, #0
 80053c8:	2002      	movs	r0, #2
 80053ca:	f01a fe4f 	bl	802006c <UTIL_ADV_TRACE_COND_FSend>
	} else {
		APP_LOG(TS_ON, VLEVEL_M, "bmp390 setup failed \r\n");
		return false;
	}
	bmp.setTemperatureOversampling(BMP3_OVERSAMPLING_8X);
 80053ce:	687b      	ldr	r3, [r7, #4]
 80053d0:	3318      	adds	r3, #24
 80053d2:	2103      	movs	r1, #3
 80053d4:	4618      	mov	r0, r3
 80053d6:	f7ff fdc5 	bl	8004f64 <_ZN6BMP39026setTemperatureOversamplingEh>
	bmp.setPressureOversampling(BMP3_OVERSAMPLING_4X);
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	3318      	adds	r3, #24
 80053de:	2102      	movs	r1, #2
 80053e0:	4618      	mov	r0, r3
 80053e2:	f7ff fde0 	bl	8004fa6 <_ZN6BMP39023setPressureOversamplingEh>
	bmp.setIIRFilterCoeff(BMP3_IIR_FILTER_COEFF_3);
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	3318      	adds	r3, #24
 80053ea:	2102      	movs	r1, #2
 80053ec:	4618      	mov	r0, r3
 80053ee:	f7ff fdfb 	bl	8004fe8 <_ZN6BMP39017setIIRFilterCoeffEh>
	bmp.setOutputDataRate(BMP3_ODR_50_HZ);
 80053f2:	687b      	ldr	r3, [r7, #4]
 80053f4:	3318      	adds	r3, #24
 80053f6:	2102      	movs	r1, #2
 80053f8:	4618      	mov	r0, r3
 80053fa:	f7ff fe16 	bl	800502a <_ZN6BMP39017setOutputDataRateEh>

	disableBattMonitor();
 80053fe:	6878      	ldr	r0, [r7, #4]
 8005400:	f000 f842 	bl	8005488 <_ZN17EnvionmentSensors18disableBattMonitorEv>

	return true;
 8005404:	2301      	movs	r3, #1
 8005406:	e006      	b.n	8005416 <_ZN17EnvionmentSensors4initEP19__I2C_HandleTypeDef+0xae>
		APP_LOG(TS_ON, VLEVEL_M, "bmp390 setup failed \r\n");
 8005408:	4b09      	ldr	r3, [pc, #36]	; (8005430 <_ZN17EnvionmentSensors4initEP19__I2C_HandleTypeDef+0xc8>)
 800540a:	2201      	movs	r2, #1
 800540c:	2100      	movs	r1, #0
 800540e:	2002      	movs	r0, #2
 8005410:	f01a fe2c 	bl	802006c <UTIL_ADV_TRACE_COND_FSend>
		return false;
 8005414:	2300      	movs	r3, #0
}
 8005416:	4618      	mov	r0, r3
 8005418:	3708      	adds	r7, #8
 800541a:	46bd      	mov	sp, r7
 800541c:	bd80      	pop	{r7, pc}
 800541e:	bf00      	nop
 8005420:	08021034 	.word	0x08021034
 8005424:	08021058 	.word	0x08021058
 8005428:	08021070 	.word	0x08021070
 800542c:	08021088 	.word	0x08021088
 8005430:	080210a0 	.word	0x080210a0

08005434 <_ZN17EnvionmentSensors11getPressureEv>:

float EnvionmentSensors::getPressure(){
 8005434:	b580      	push	{r7, lr}
 8005436:	b082      	sub	sp, #8
 8005438:	af00      	add	r7, sp, #0
 800543a:	6078      	str	r0, [r7, #4]
	return bmp.readPressure();
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	3318      	adds	r3, #24
 8005440:	4618      	mov	r0, r3
 8005442:	f7ff fce2 	bl	8004e0a <_ZN6BMP39012readPressureEv>
 8005446:	4603      	mov	r3, r0
}
 8005448:	4618      	mov	r0, r3
 800544a:	3708      	adds	r7, #8
 800544c:	46bd      	mov	sp, r7
 800544e:	bd80      	pop	{r7, pc}

08005450 <_ZN17EnvionmentSensors14getTemperatureEv>:

float EnvionmentSensors::getTemperature(){
 8005450:	b580      	push	{r7, lr}
 8005452:	b082      	sub	sp, #8
 8005454:	af00      	add	r7, sp, #0
 8005456:	6078      	str	r0, [r7, #4]
	return bmp.readTemperature();
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	3318      	adds	r3, #24
 800545c:	4618      	mov	r0, r3
 800545e:	f7ff fcc1 	bl	8004de4 <_ZN6BMP39015readTemperatureEv>
 8005462:	4603      	mov	r3, r0
}
 8005464:	4618      	mov	r0, r3
 8005466:	3708      	adds	r7, #8
 8005468:	46bd      	mov	sp, r7
 800546a:	bd80      	pop	{r7, pc}

0800546c <_ZN17EnvionmentSensors17enableBattMonitorEv>:

lsm303AccelData EnvionmentSensors::getAccelData(){
  return lsm_accel.getAccelData();
}

void EnvionmentSensors::enableBattMonitor() {
 800546c:	b580      	push	{r7, lr}
 800546e:	b082      	sub	sp, #8
 8005470:	af00      	add	r7, sp, #0
 8005472:	6078      	str	r0, [r7, #4]
  //use the HAL to turn on the LED
  HAL_GPIO_WritePin(Env_Sens_Enable_GPIO_Port, Env_Sens_Enable_Pin, GPIO_PIN_SET);
 8005474:	2201      	movs	r2, #1
 8005476:	2101      	movs	r1, #1
 8005478:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800547c:	f002 fca7 	bl	8007dce <HAL_GPIO_WritePin>
}
 8005480:	bf00      	nop
 8005482:	3708      	adds	r7, #8
 8005484:	46bd      	mov	sp, r7
 8005486:	bd80      	pop	{r7, pc}

08005488 <_ZN17EnvionmentSensors18disableBattMonitorEv>:

void EnvionmentSensors::disableBattMonitor() {
 8005488:	b580      	push	{r7, lr}
 800548a:	b082      	sub	sp, #8
 800548c:	af00      	add	r7, sp, #0
 800548e:	6078      	str	r0, [r7, #4]
  //use the HAL to turn off the LED
  HAL_GPIO_WritePin(Env_Sens_Enable_GPIO_Port, Env_Sens_Enable_Pin, GPIO_PIN_RESET);
 8005490:	2200      	movs	r2, #0
 8005492:	2101      	movs	r1, #1
 8005494:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8005498:	f002 fc99 	bl	8007dce <HAL_GPIO_WritePin>
}
 800549c:	bf00      	nop
 800549e:	3708      	adds	r7, #8
 80054a0:	46bd      	mov	sp, r7
 80054a2:	bd80      	pop	{r7, pc}

080054a4 <_ZL3avgPtt>:

static float avg(uint16_t *arr, uint16_t len) {
 80054a4:	b580      	push	{r7, lr}
 80054a6:	b084      	sub	sp, #16
 80054a8:	af00      	add	r7, sp, #0
 80054aa:	6078      	str	r0, [r7, #4]
 80054ac:	460b      	mov	r3, r1
 80054ae:	807b      	strh	r3, [r7, #2]
    float result = 0;
 80054b0:	f04f 0300 	mov.w	r3, #0
 80054b4:	60fb      	str	r3, [r7, #12]
    for (uint16_t i = 0; i < len; i++) {
 80054b6:	2300      	movs	r3, #0
 80054b8:	817b      	strh	r3, [r7, #10]
 80054ba:	e011      	b.n	80054e0 <_ZL3avgPtt+0x3c>
        result += arr[i];
 80054bc:	897b      	ldrh	r3, [r7, #10]
 80054be:	005b      	lsls	r3, r3, #1
 80054c0:	687a      	ldr	r2, [r7, #4]
 80054c2:	4413      	add	r3, r2
 80054c4:	881b      	ldrh	r3, [r3, #0]
 80054c6:	4618      	mov	r0, r3
 80054c8:	f7fb fc3a 	bl	8000d40 <__aeabi_i2f>
 80054cc:	4603      	mov	r3, r0
 80054ce:	4619      	mov	r1, r3
 80054d0:	68f8      	ldr	r0, [r7, #12]
 80054d2:	f7fb fb81 	bl	8000bd8 <__addsf3>
 80054d6:	4603      	mov	r3, r0
 80054d8:	60fb      	str	r3, [r7, #12]
    for (uint16_t i = 0; i < len; i++) {
 80054da:	897b      	ldrh	r3, [r7, #10]
 80054dc:	3301      	adds	r3, #1
 80054de:	817b      	strh	r3, [r7, #10]
 80054e0:	897a      	ldrh	r2, [r7, #10]
 80054e2:	887b      	ldrh	r3, [r7, #2]
 80054e4:	429a      	cmp	r2, r3
 80054e6:	d3e9      	bcc.n	80054bc <_ZL3avgPtt+0x18>
    }
    return result / len;
 80054e8:	887b      	ldrh	r3, [r7, #2]
 80054ea:	4618      	mov	r0, r3
 80054ec:	f7fb fc28 	bl	8000d40 <__aeabi_i2f>
 80054f0:	4603      	mov	r3, r0
 80054f2:	4619      	mov	r1, r3
 80054f4:	68f8      	ldr	r0, [r7, #12]
 80054f6:	f7fb fd2b 	bl	8000f50 <__aeabi_fdiv>
 80054fa:	4603      	mov	r3, r0
}
 80054fc:	4618      	mov	r0, r3
 80054fe:	3710      	adds	r7, #16
 8005500:	46bd      	mov	sp, r7
 8005502:	bd80      	pop	{r7, pc}
 8005504:	0000      	movs	r0, r0
	...

08005508 <_ZN17EnvionmentSensors14getBattVoltageEv>:

float EnvionmentSensors::getBattVoltage() {
 8005508:	b580      	push	{r7, lr}
 800550a:	b088      	sub	sp, #32
 800550c:	af00      	add	r7, sp, #0
 800550e:	6078      	str	r0, [r7, #4]

	enableBattMonitor();
 8005510:	6878      	ldr	r0, [r7, #4]
 8005512:	f7ff ffab 	bl	800546c <_ZN17EnvionmentSensors17enableBattMonitorEv>

  //reset the temperature array to 0
  for (uint16_t i = 0; i < NUM_BATT_SAMPLES; i++) {
 8005516:	2300      	movs	r3, #0
 8005518:	83fb      	strh	r3, [r7, #30]
 800551a:	e008      	b.n	800552e <_ZN17EnvionmentSensors14getBattVoltageEv+0x26>
  	batt_adc_measurements[i] = 0;
 800551c:	8bfa      	ldrh	r2, [r7, #30]
 800551e:	687b      	ldr	r3, [r7, #4]
 8005520:	3288      	adds	r2, #136	; 0x88
 8005522:	2100      	movs	r1, #0
 8005524:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
  for (uint16_t i = 0; i < NUM_BATT_SAMPLES; i++) {
 8005528:	8bfb      	ldrh	r3, [r7, #30]
 800552a:	3301      	adds	r3, #1
 800552c:	83fb      	strh	r3, [r7, #30]
 800552e:	8bfb      	ldrh	r3, [r7, #30]
 8005530:	2b0f      	cmp	r3, #15
 8005532:	d9f3      	bls.n	800551c <_ZN17EnvionmentSensors14getBattVoltageEv+0x14>
  }

  //set the adc to read from the SiPM temperature pin
  ADC_ChannelConfTypeDef sConfig = {0};
 8005534:	f107 030c 	add.w	r3, r7, #12
 8005538:	2200      	movs	r2, #0
 800553a:	601a      	str	r2, [r3, #0]
 800553c:	605a      	str	r2, [r3, #4]
 800553e:	609a      	str	r2, [r3, #8]
  sConfig.Channel = BATT_VOLTAGE_ADC_CHANNEL;
 8005540:	2301      	movs	r3, #1
 8005542:	60fb      	str	r3, [r7, #12]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8005544:	2300      	movs	r3, #0
 8005546:	613b      	str	r3, [r7, #16]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8005548:	2300      	movs	r3, #0
 800554a:	617b      	str	r3, [r7, #20]
  HAL_ADC_ConfigChannel(&hadc, &sConfig);
 800554c:	f107 030c 	add.w	r3, r7, #12
 8005550:	4619      	mov	r1, r3
 8005552:	482d      	ldr	r0, [pc, #180]	; (8005608 <_ZN17EnvionmentSensors14getBattVoltageEv+0x100>)
 8005554:	f000 ff32 	bl	80063bc <HAL_ADC_ConfigChannel>

  HAL_Delay(100);
 8005558:	2064      	movs	r0, #100	; 0x64
 800555a:	f7fd f99d 	bl	8002898 <HAL_Delay>

  //toss the first measurement
  //start the ADC conversion
	HAL_ADC_Start(&hadc);
 800555e:	482a      	ldr	r0, [pc, #168]	; (8005608 <_ZN17EnvionmentSensors14getBattVoltageEv+0x100>)
 8005560:	f000 fe10 	bl	8006184 <HAL_ADC_Start>
	//wait for the conversion to complete
	HAL_ADC_PollForConversion(&hadc, 100);
 8005564:	2164      	movs	r1, #100	; 0x64
 8005566:	4828      	ldr	r0, [pc, #160]	; (8005608 <_ZN17EnvionmentSensors14getBattVoltageEv+0x100>)
 8005568:	f000 fe84 	bl	8006274 <HAL_ADC_PollForConversion>

  //take NUM_BATT_SAMPLES measurements
  for (uint16_t i = 0; i < NUM_BATT_SAMPLES; i++) {
 800556c:	2300      	movs	r3, #0
 800556e:	83bb      	strh	r3, [r7, #28]
 8005570:	e016      	b.n	80055a0 <_ZN17EnvionmentSensors14getBattVoltageEv+0x98>
    //start the ADC conversion
    HAL_ADC_Start(&hadc);
 8005572:	4825      	ldr	r0, [pc, #148]	; (8005608 <_ZN17EnvionmentSensors14getBattVoltageEv+0x100>)
 8005574:	f000 fe06 	bl	8006184 <HAL_ADC_Start>
    //wait for the conversion to complete
    HAL_ADC_PollForConversion(&hadc, 100);
 8005578:	2164      	movs	r1, #100	; 0x64
 800557a:	4823      	ldr	r0, [pc, #140]	; (8005608 <_ZN17EnvionmentSensors14getBattVoltageEv+0x100>)
 800557c:	f000 fe7a 	bl	8006274 <HAL_ADC_PollForConversion>
    //read the ADC value
    batt_adc_measurements[i] = HAL_ADC_GetValue(&hadc);
 8005580:	4821      	ldr	r0, [pc, #132]	; (8005608 <_ZN17EnvionmentSensors14getBattVoltageEv+0x100>)
 8005582:	f000 ff0e 	bl	80063a2 <HAL_ADC_GetValue>
 8005586:	4603      	mov	r3, r0
 8005588:	8bba      	ldrh	r2, [r7, #28]
 800558a:	b299      	uxth	r1, r3
 800558c:	687b      	ldr	r3, [r7, #4]
 800558e:	3288      	adds	r2, #136	; 0x88
 8005590:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
    HAL_Delay(100);
 8005594:	2064      	movs	r0, #100	; 0x64
 8005596:	f7fd f97f 	bl	8002898 <HAL_Delay>
  for (uint16_t i = 0; i < NUM_BATT_SAMPLES; i++) {
 800559a:	8bbb      	ldrh	r3, [r7, #28]
 800559c:	3301      	adds	r3, #1
 800559e:	83bb      	strh	r3, [r7, #28]
 80055a0:	8bbb      	ldrh	r3, [r7, #28]
 80055a2:	2b0f      	cmp	r3, #15
 80055a4:	d9e5      	bls.n	8005572 <_ZN17EnvionmentSensors14getBattVoltageEv+0x6a>
  }

  disableBattMonitor();
 80055a6:	6878      	ldr	r0, [r7, #4]
 80055a8:	f7ff ff6e 	bl	8005488 <_ZN17EnvionmentSensors18disableBattMonitorEv>

  float battAvgADC = avg(batt_adc_measurements, NUM_BATT_SAMPLES);
 80055ac:	687b      	ldr	r3, [r7, #4]
 80055ae:	f503 7388 	add.w	r3, r3, #272	; 0x110
 80055b2:	2110      	movs	r1, #16
 80055b4:	4618      	mov	r0, r3
 80055b6:	f7ff ff75 	bl	80054a4 <_ZL3avgPtt>
 80055ba:	61b8      	str	r0, [r7, #24]
  return battAvgADC * 2 * 3.3 / 4096; //the pcb has a 2x voltage divider, the analog ref voltage is 3.3, the adc has 12 bit resolution
 80055bc:	69bb      	ldr	r3, [r7, #24]
 80055be:	4619      	mov	r1, r3
 80055c0:	4618      	mov	r0, r3
 80055c2:	f7fb fb09 	bl	8000bd8 <__addsf3>
 80055c6:	4603      	mov	r3, r0
 80055c8:	4618      	mov	r0, r3
 80055ca:	f7fa ff95 	bl	80004f8 <__aeabi_f2d>
 80055ce:	a30c      	add	r3, pc, #48	; (adr r3, 8005600 <_ZN17EnvionmentSensors14getBattVoltageEv+0xf8>)
 80055d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80055d4:	f7fa ffe8 	bl	80005a8 <__aeabi_dmul>
 80055d8:	4602      	mov	r2, r0
 80055da:	460b      	mov	r3, r1
 80055dc:	4610      	mov	r0, r2
 80055de:	4619      	mov	r1, r3
 80055e0:	f04f 0200 	mov.w	r2, #0
 80055e4:	4b09      	ldr	r3, [pc, #36]	; (800560c <_ZN17EnvionmentSensors14getBattVoltageEv+0x104>)
 80055e6:	f7fb f909 	bl	80007fc <__aeabi_ddiv>
 80055ea:	4602      	mov	r2, r0
 80055ec:	460b      	mov	r3, r1
 80055ee:	4610      	mov	r0, r2
 80055f0:	4619      	mov	r1, r3
 80055f2:	f7fb fa9b 	bl	8000b2c <__aeabi_d2f>
 80055f6:	4603      	mov	r3, r0
}
 80055f8:	4618      	mov	r0, r3
 80055fa:	3720      	adds	r7, #32
 80055fc:	46bd      	mov	sp, r7
 80055fe:	bd80      	pop	{r7, pc}
 8005600:	66666666 	.word	0x66666666
 8005604:	400a6666 	.word	0x400a6666
 8005608:	200001b4 	.word	0x200001b4
 800560c:	40b00000 	.word	0x40b00000

08005610 <BSP_RADIO_Init>:
/**
  * @brief  Init Radio Switch 
  * @retval BSP status
  */
int32_t BSP_RADIO_Init(void)
{
 8005610:	b580      	push	{r7, lr}
 8005612:	b086      	sub	sp, #24
 8005614:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef  gpio_init_structure = {0};
 8005616:	1d3b      	adds	r3, r7, #4
 8005618:	2200      	movs	r2, #0
 800561a:	601a      	str	r2, [r3, #0]
 800561c:	605a      	str	r2, [r3, #4]
 800561e:	609a      	str	r2, [r3, #8]
 8005620:	60da      	str	r2, [r3, #12]
 8005622:	611a      	str	r2, [r3, #16]
  
  /* Configure the Radio Switch pin */
  gpio_init_structure.Pin   = RF_SW_CTRL1_PIN;
 8005624:	2310      	movs	r3, #16
 8005626:	607b      	str	r3, [r7, #4]
  gpio_init_structure.Mode  = GPIO_MODE_OUTPUT_PP;
 8005628:	2301      	movs	r3, #1
 800562a:	60bb      	str	r3, [r7, #8]
  gpio_init_structure.Pull  = GPIO_NOPULL;
 800562c:	2300      	movs	r3, #0
 800562e:	60fb      	str	r3, [r7, #12]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005630:	2303      	movs	r3, #3
 8005632:	613b      	str	r3, [r7, #16]
  
  HAL_GPIO_Init(RF_SW_CTRL1_GPIO_PORT, &gpio_init_structure);
 8005634:	1d3b      	adds	r3, r7, #4
 8005636:	4619      	mov	r1, r3
 8005638:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800563c:	f002 f982 	bl	8007944 <HAL_GPIO_Init>
  
  gpio_init_structure.Pin = RF_SW_CTRL2_PIN;
 8005640:	2320      	movs	r3, #32
 8005642:	607b      	str	r3, [r7, #4]
  HAL_GPIO_Init(RF_SW_CTRL2_GPIO_PORT, &gpio_init_structure);
 8005644:	1d3b      	adds	r3, r7, #4
 8005646:	4619      	mov	r1, r3
 8005648:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800564c:	f002 f97a 	bl	8007944 <HAL_GPIO_Init>
  
  HAL_GPIO_WritePin(RF_SW_CTRL2_GPIO_PORT, RF_SW_CTRL2_PIN, GPIO_PIN_RESET); 
 8005650:	2200      	movs	r2, #0
 8005652:	2120      	movs	r1, #32
 8005654:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8005658:	f002 fbb9 	bl	8007dce <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(RF_SW_CTRL1_GPIO_PORT, RF_SW_CTRL1_PIN, GPIO_PIN_RESET); 
 800565c:	2200      	movs	r2, #0
 800565e:	2110      	movs	r1, #16
 8005660:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8005664:	f002 fbb3 	bl	8007dce <HAL_GPIO_WritePin>

  return BSP_ERROR_NONE;
 8005668:	2300      	movs	r3, #0
}
 800566a:	4618      	mov	r0, r3
 800566c:	3718      	adds	r7, #24
 800566e:	46bd      	mov	sp, r7
 8005670:	bd80      	pop	{r7, pc}
	...

08005674 <BSP_RADIO_ConfigRFSwitch>:
  *           @arg RADIO_SWITCH_RFO_LP
  *           @arg RADIO_SWITCH_RFO_HP
  * @retval BSP status
  */
int32_t BSP_RADIO_ConfigRFSwitch(BSP_RADIO_Switch_TypeDef Config)
{
 8005674:	b580      	push	{r7, lr}
 8005676:	b082      	sub	sp, #8
 8005678:	af00      	add	r7, sp, #0
 800567a:	4603      	mov	r3, r0
 800567c:	71fb      	strb	r3, [r7, #7]
  switch (Config)
 800567e:	79fb      	ldrb	r3, [r7, #7]
 8005680:	2b03      	cmp	r3, #3
 8005682:	d83f      	bhi.n	8005704 <BSP_RADIO_ConfigRFSwitch+0x90>
 8005684:	a201      	add	r2, pc, #4	; (adr r2, 800568c <BSP_RADIO_ConfigRFSwitch+0x18>)
 8005686:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800568a:	bf00      	nop
 800568c:	0800569d 	.word	0x0800569d
 8005690:	080056b7 	.word	0x080056b7
 8005694:	080056d1 	.word	0x080056d1
 8005698:	080056eb 	.word	0x080056eb
  {
    case RADIO_SWITCH_OFF:
    {
      /* Turn off switch */
      HAL_GPIO_WritePin(RF_SW_CTRL1_GPIO_PORT, RF_SW_CTRL1_PIN, GPIO_PIN_RESET);
 800569c:	2200      	movs	r2, #0
 800569e:	2110      	movs	r1, #16
 80056a0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80056a4:	f002 fb93 	bl	8007dce <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RF_SW_CTRL2_GPIO_PORT, RF_SW_CTRL2_PIN, GPIO_PIN_RESET);
 80056a8:	2200      	movs	r2, #0
 80056aa:	2120      	movs	r1, #32
 80056ac:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80056b0:	f002 fb8d 	bl	8007dce <HAL_GPIO_WritePin>
      break;      
 80056b4:	e027      	b.n	8005706 <BSP_RADIO_ConfigRFSwitch+0x92>
    }
    case RADIO_SWITCH_RX:
    {
      /*Turns On in Rx Mode the RF Switch */
      HAL_GPIO_WritePin(RF_SW_CTRL1_GPIO_PORT, RF_SW_CTRL1_PIN, GPIO_PIN_SET); 
 80056b6:	2201      	movs	r2, #1
 80056b8:	2110      	movs	r1, #16
 80056ba:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80056be:	f002 fb86 	bl	8007dce <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RF_SW_CTRL2_GPIO_PORT, RF_SW_CTRL2_PIN, GPIO_PIN_RESET); 
 80056c2:	2200      	movs	r2, #0
 80056c4:	2120      	movs	r1, #32
 80056c6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80056ca:	f002 fb80 	bl	8007dce <HAL_GPIO_WritePin>
      break;
 80056ce:	e01a      	b.n	8005706 <BSP_RADIO_ConfigRFSwitch+0x92>
    }
    case RADIO_SWITCH_RFO_LP:
    {
      /*Turns On in Tx Low Power the RF Switch */
      HAL_GPIO_WritePin(RF_SW_CTRL1_GPIO_PORT, RF_SW_CTRL1_PIN, GPIO_PIN_SET); 
 80056d0:	2201      	movs	r2, #1
 80056d2:	2110      	movs	r1, #16
 80056d4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80056d8:	f002 fb79 	bl	8007dce <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RF_SW_CTRL2_GPIO_PORT, RF_SW_CTRL2_PIN, GPIO_PIN_SET); 
 80056dc:	2201      	movs	r2, #1
 80056de:	2120      	movs	r1, #32
 80056e0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80056e4:	f002 fb73 	bl	8007dce <HAL_GPIO_WritePin>
      break;
 80056e8:	e00d      	b.n	8005706 <BSP_RADIO_ConfigRFSwitch+0x92>
    }
    case RADIO_SWITCH_RFO_HP:
    {
      /*Turns On in Tx High Power the RF Switch */
      HAL_GPIO_WritePin(RF_SW_CTRL1_GPIO_PORT, RF_SW_CTRL1_PIN, GPIO_PIN_RESET); 
 80056ea:	2200      	movs	r2, #0
 80056ec:	2110      	movs	r1, #16
 80056ee:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80056f2:	f002 fb6c 	bl	8007dce <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RF_SW_CTRL2_GPIO_PORT, RF_SW_CTRL2_PIN, GPIO_PIN_SET); 
 80056f6:	2201      	movs	r2, #1
 80056f8:	2120      	movs	r1, #32
 80056fa:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80056fe:	f002 fb66 	bl	8007dce <HAL_GPIO_WritePin>
      break;
 8005702:	e000      	b.n	8005706 <BSP_RADIO_ConfigRFSwitch+0x92>
    }
    default:
      break;    
 8005704:	bf00      	nop
  }  

  return BSP_ERROR_NONE;
 8005706:	2300      	movs	r3, #0
}
 8005708:	4618      	mov	r0, r3
 800570a:	3708      	adds	r7, #8
 800570c:	46bd      	mov	sp, r7
 800570e:	bd80      	pop	{r7, pc}

08005710 <BSP_RADIO_GetTxConfig>:
  *  RADIO_CONF_RFO_LP_HP
  *  RADIO_CONF_RFO_LP
  *  RADIO_CONF_RFO_HP
  */
int32_t BSP_RADIO_GetTxConfig(void)
{
 8005710:	b480      	push	{r7}
 8005712:	af00      	add	r7, sp, #0
  return RADIO_CONF_RFO_HP;
 8005714:	2302      	movs	r3, #2
}
 8005716:	4618      	mov	r0, r3
 8005718:	46bd      	mov	sp, r7
 800571a:	bc80      	pop	{r7}
 800571c:	4770      	bx	lr

0800571e <BSP_RADIO_IsTCXO>:
  * @retval
  *  RADIO_CONF_TCXO_NOT_SUPPORTED
  *  RADIO_CONF_TCXO_SUPPORTED
  */
int32_t BSP_RADIO_IsTCXO(void)
{
 800571e:	b480      	push	{r7}
 8005720:	af00      	add	r7, sp, #0
  return RADIO_CONF_TCXO_SUPPORTED;
 8005722:	2301      	movs	r3, #1
}
 8005724:	4618      	mov	r0, r3
 8005726:	46bd      	mov	sp, r7
 8005728:	bc80      	pop	{r7}
 800572a:	4770      	bx	lr

0800572c <BSP_RADIO_IsDCDC>:
  * @retval
  *  RADIO_CONF_DCDC_NOT_SUPPORTED
  *  RADIO_CONF_DCDC_SUPPORTED  
  */
int32_t BSP_RADIO_IsDCDC(void)
{
 800572c:	b480      	push	{r7}
 800572e:	af00      	add	r7, sp, #0
  return RADIO_CONF_DCDC_SUPPORTED;
 8005730:	2301      	movs	r3, #1
}
 8005732:	4618      	mov	r0, r3
 8005734:	46bd      	mov	sp, r7
 8005736:	bc80      	pop	{r7}
 8005738:	4770      	bx	lr

0800573a <BSP_RADIO_GetRFOMaxPowerConfig>:
  * @retval
  *    RADIO_CONF_RFO_LP_MAX_15_dBm for LP mode
  *    RADIO_CONF_RFO_HP_MAX_22_dBm for HP mode
  */
int32_t BSP_RADIO_GetRFOMaxPowerConfig(BSP_RADIO_RFOMaxPowerConfig_TypeDef Config)
{
 800573a:	b480      	push	{r7}
 800573c:	b085      	sub	sp, #20
 800573e:	af00      	add	r7, sp, #0
 8005740:	4603      	mov	r3, r0
 8005742:	71fb      	strb	r3, [r7, #7]
  int32_t ret;

  if(Config == RADIO_RFO_LP_MAXPOWER)
 8005744:	79fb      	ldrb	r3, [r7, #7]
 8005746:	2b00      	cmp	r3, #0
 8005748:	d102      	bne.n	8005750 <BSP_RADIO_GetRFOMaxPowerConfig+0x16>
  {
    ret = RADIO_CONF_RFO_LP_MAX_15_dBm;
 800574a:	230f      	movs	r3, #15
 800574c:	60fb      	str	r3, [r7, #12]
 800574e:	e001      	b.n	8005754 <BSP_RADIO_GetRFOMaxPowerConfig+0x1a>
  }
  else
  {
    ret = RADIO_CONF_RFO_HP_MAX_22_dBm;
 8005750:	2316      	movs	r3, #22
 8005752:	60fb      	str	r3, [r7, #12]
  }

  return ret;
 8005754:	68fb      	ldr	r3, [r7, #12]
}
 8005756:	4618      	mov	r0, r3
 8005758:	3714      	adds	r7, #20
 800575a:	46bd      	mov	sp, r7
 800575c:	bc80      	pop	{r7}
 800575e:	4770      	bx	lr

08005760 <_Z16uartSendFloatValf>:
	RETURN_BATT   = 0x05
};

#define EXP_MODE_ACTIVE true

void uartSendFloatVal(float val_f){
 8005760:	b580      	push	{r7, lr}
 8005762:	b084      	sub	sp, #16
 8005764:	af00      	add	r7, sp, #0
 8005766:	6078      	str	r0, [r7, #4]
	int32_t val = (int32_t)(val_f * 100.0);
 8005768:	6878      	ldr	r0, [r7, #4]
 800576a:	f7fa fec5 	bl	80004f8 <__aeabi_f2d>
 800576e:	f04f 0200 	mov.w	r2, #0
 8005772:	4b13      	ldr	r3, [pc, #76]	; (80057c0 <_Z16uartSendFloatValf+0x60>)
 8005774:	f7fa ff18 	bl	80005a8 <__aeabi_dmul>
 8005778:	4602      	mov	r2, r0
 800577a:	460b      	mov	r3, r1
 800577c:	4610      	mov	r0, r2
 800577e:	4619      	mov	r1, r3
 8005780:	f7fb f9ac 	bl	8000adc <__aeabi_d2iz>
 8005784:	4603      	mov	r3, r0
 8005786:	60fb      	str	r3, [r7, #12]

	uint8_t buf[4];
	buf[0] = (uint8_t)(val >> 24);
 8005788:	68fb      	ldr	r3, [r7, #12]
 800578a:	161b      	asrs	r3, r3, #24
 800578c:	b2db      	uxtb	r3, r3
 800578e:	723b      	strb	r3, [r7, #8]
	buf[1] = (uint8_t)(val >> 16);
 8005790:	68fb      	ldr	r3, [r7, #12]
 8005792:	141b      	asrs	r3, r3, #16
 8005794:	b2db      	uxtb	r3, r3
 8005796:	727b      	strb	r3, [r7, #9]
	buf[2] = (uint8_t)(val >> 8);
 8005798:	68fb      	ldr	r3, [r7, #12]
 800579a:	121b      	asrs	r3, r3, #8
 800579c:	b2db      	uxtb	r3, r3
 800579e:	72bb      	strb	r3, [r7, #10]
	buf[3] = (uint8_t)(val >> 0);
 80057a0:	68fb      	ldr	r3, [r7, #12]
 80057a2:	b2db      	uxtb	r3, r3
 80057a4:	72fb      	strb	r3, [r7, #11]
	HAL_UART_Transmit(&huart1, buf, 4, 1000);
 80057a6:	f107 0108 	add.w	r1, r7, #8
 80057aa:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80057ae:	2204      	movs	r2, #4
 80057b0:	4804      	ldr	r0, [pc, #16]	; (80057c4 <_Z16uartSendFloatValf+0x64>)
 80057b2:	f006 f918 	bl	800b9e6 <HAL_UART_Transmit>
}
 80057b6:	bf00      	nop
 80057b8:	3710      	adds	r7, #16
 80057ba:	46bd      	mov	sp, r7
 80057bc:	bd80      	pop	{r7, pc}
 80057be:	bf00      	nop
 80057c0:	40590000 	.word	0x40590000
 80057c4:	200004a4 	.word	0x200004a4

080057c8 <_Z19enterExperimentModev>:

void enterExperimentMode(void){
 80057c8:	b580      	push	{r7, lr}
 80057ca:	b084      	sub	sp, #16
 80057cc:	af00      	add	r7, sp, #0
	disableLoRaWAN();
 80057ce:	f008 fc41 	bl	800e054 <disableLoRaWAN>
	MX_USART1_UART_Init();
 80057d2:	f7fd fb81 	bl	8002ed8 <MX_USART1_UART_Init>

	char msg[8];
	sprintf(msg, "hello\r\n");
 80057d6:	1d3b      	adds	r3, r7, #4
 80057d8:	4947      	ldr	r1, [pc, #284]	; (80058f8 <_Z19enterExperimentModev+0x130>)
 80057da:	4618      	mov	r0, r3
 80057dc:	f01a ff40 	bl	8020660 <siprintf>
	HAL_UART_Transmit(&huart1, (uint8_t *)&msg, strlen(msg), 1000);
 80057e0:	1d3b      	adds	r3, r7, #4
 80057e2:	4618      	mov	r0, r3
 80057e4:	f7fa fccc 	bl	8000180 <strlen>
 80057e8:	4603      	mov	r3, r0
 80057ea:	b29a      	uxth	r2, r3
 80057ec:	1d39      	adds	r1, r7, #4
 80057ee:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80057f2:	4842      	ldr	r0, [pc, #264]	; (80058fc <_Z19enterExperimentModev+0x134>)
 80057f4:	f006 f8f7 	bl	800b9e6 <HAL_UART_Transmit>
	// Buffer to store the received command
	uint8_t rxCmdBuffer[2];

	while(1){
		// Wait for the command to be received
		if (HAL_UART_Receive(&huart1, rxCmdBuffer, 2, HAL_MAX_DELAY) == HAL_OK) {
 80057f8:	4639      	mov	r1, r7
 80057fa:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80057fe:	2202      	movs	r2, #2
 8005800:	483e      	ldr	r0, [pc, #248]	; (80058fc <_Z19enterExperimentModev+0x134>)
 8005802:	f006 f976 	bl	800baf2 <HAL_UART_Receive>
 8005806:	4603      	mov	r3, r0
 8005808:	2b00      	cmp	r3, #0
 800580a:	bf0c      	ite	eq
 800580c:	2301      	moveq	r3, #1
 800580e:	2300      	movne	r3, #0
 8005810:	b2db      	uxtb	r3, r3
 8005812:	2b00      	cmp	r3, #0
 8005814:	d0f0      	beq.n	80057f8 <_Z19enterExperimentModev+0x30>
			// Extract the command from the buffer
			command = rxCmdBuffer[0];
 8005816:	783b      	ldrb	r3, [r7, #0]
 8005818:	73fb      	strb	r3, [r7, #15]

			switch(command) {
 800581a:	7bfb      	ldrb	r3, [r7, #15]
 800581c:	3b01      	subs	r3, #1
 800581e:	2b04      	cmp	r3, #4
 8005820:	d856      	bhi.n	80058d0 <_Z19enterExperimentModev+0x108>
 8005822:	a201      	add	r2, pc, #4	; (adr r2, 8005828 <_Z19enterExperimentModev+0x60>)
 8005824:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005828:	0800583d 	.word	0x0800583d
 800582c:	0800584d 	.word	0x0800584d
 8005830:	0800585d 	.word	0x0800585d
 8005834:	08005881 	.word	0x08005881
 8005838:	080058c1 	.word	0x080058c1
				case RETURN_TEMP:
					uartSendFloatVal( detector.sampleSiPMtemp() );
 800583c:	4830      	ldr	r0, [pc, #192]	; (8005900 <_Z19enterExperimentModev+0x138>)
 800583e:	f7fd fdc3 	bl	80033c8 <_ZN8Detector14sampleSiPMtempEv>
 8005842:	4603      	mov	r3, r0
 8005844:	4618      	mov	r0, r3
 8005846:	f7ff ff8b 	bl	8005760 <_Z16uartSendFloatValf>
					break;
 800584a:	e053      	b.n	80058f4 <_Z19enterExperimentModev+0x12c>

				case RETURN_SAMPLE:
					uartSendFloatVal( detector.sampleSiPMsignal() );
 800584c:	482c      	ldr	r0, [pc, #176]	; (8005900 <_Z19enterExperimentModev+0x138>)
 800584e:	f7fd fe2d 	bl	80034ac <_ZN8Detector16sampleSiPMsignalEv>
 8005852:	4603      	mov	r3, r0
 8005854:	4618      	mov	r0, r3
 8005856:	f7ff ff83 	bl	8005760 <_Z16uartSendFloatValf>
					break;
 800585a:	e04b      	b.n	80058f4 <_Z19enterExperimentModev+0x12c>

				case RETURN_HELLO:
					sprintf(msg, "hi\r\n");
 800585c:	1d3b      	adds	r3, r7, #4
 800585e:	4929      	ldr	r1, [pc, #164]	; (8005904 <_Z19enterExperimentModev+0x13c>)
 8005860:	4618      	mov	r0, r3
 8005862:	f01a fefd 	bl	8020660 <siprintf>
					HAL_UART_Transmit(&huart1, (uint8_t *)&msg, strlen(msg), 1000);
 8005866:	1d3b      	adds	r3, r7, #4
 8005868:	4618      	mov	r0, r3
 800586a:	f7fa fc89 	bl	8000180 <strlen>
 800586e:	4603      	mov	r3, r0
 8005870:	b29a      	uxth	r2, r3
 8005872:	1d39      	adds	r1, r7, #4
 8005874:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8005878:	4820      	ldr	r0, [pc, #128]	; (80058fc <_Z19enterExperimentModev+0x134>)
 800587a:	f006 f8b4 	bl	800b9e6 <HAL_UART_Transmit>
					break;
 800587e:	e039      	b.n	80058f4 <_Z19enterExperimentModev+0x12c>

				case SET_BIAS:
					if (detector.setSiPM_Bias( rxCmdBuffer[1] )){
 8005880:	787b      	ldrb	r3, [r7, #1]
 8005882:	4619      	mov	r1, r3
 8005884:	481e      	ldr	r0, [pc, #120]	; (8005900 <_Z19enterExperimentModev+0x138>)
 8005886:	f7fd fee7 	bl	8003658 <_ZN8Detector12setSiPM_BiasEh>
 800588a:	4603      	mov	r3, r0
 800588c:	2b00      	cmp	r3, #0
 800588e:	d005      	beq.n	800589c <_Z19enterExperimentModev+0xd4>
						sprintf(msg, "OK\r\n");
 8005890:	1d3b      	adds	r3, r7, #4
 8005892:	491d      	ldr	r1, [pc, #116]	; (8005908 <_Z19enterExperimentModev+0x140>)
 8005894:	4618      	mov	r0, r3
 8005896:	f01a fee3 	bl	8020660 <siprintf>
 800589a:	e004      	b.n	80058a6 <_Z19enterExperimentModev+0xde>
					} else {
						sprintf(msg, "BAD\r\n");
 800589c:	1d3b      	adds	r3, r7, #4
 800589e:	491b      	ldr	r1, [pc, #108]	; (800590c <_Z19enterExperimentModev+0x144>)
 80058a0:	4618      	mov	r0, r3
 80058a2:	f01a fedd 	bl	8020660 <siprintf>
					}
					HAL_UART_Transmit(&huart1, (uint8_t *)&msg, strlen(msg), 1000);
 80058a6:	1d3b      	adds	r3, r7, #4
 80058a8:	4618      	mov	r0, r3
 80058aa:	f7fa fc69 	bl	8000180 <strlen>
 80058ae:	4603      	mov	r3, r0
 80058b0:	b29a      	uxth	r2, r3
 80058b2:	1d39      	adds	r1, r7, #4
 80058b4:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80058b8:	4810      	ldr	r0, [pc, #64]	; (80058fc <_Z19enterExperimentModev+0x134>)
 80058ba:	f006 f894 	bl	800b9e6 <HAL_UART_Transmit>
					break;
 80058be:	e019      	b.n	80058f4 <_Z19enterExperimentModev+0x12c>

				case RETURN_BATT:
					uartSendFloatVal( bsp_env_sensors.getBattVoltage() );
 80058c0:	4813      	ldr	r0, [pc, #76]	; (8005910 <_Z19enterExperimentModev+0x148>)
 80058c2:	f7ff fe21 	bl	8005508 <_ZN17EnvionmentSensors14getBattVoltageEv>
 80058c6:	4603      	mov	r3, r0
 80058c8:	4618      	mov	r0, r3
 80058ca:	f7ff ff49 	bl	8005760 <_Z16uartSendFloatValf>
					break;
 80058ce:	e011      	b.n	80058f4 <_Z19enterExperimentModev+0x12c>

				default:
					sprintf(msg, "BAD\r\n");
 80058d0:	1d3b      	adds	r3, r7, #4
 80058d2:	490e      	ldr	r1, [pc, #56]	; (800590c <_Z19enterExperimentModev+0x144>)
 80058d4:	4618      	mov	r0, r3
 80058d6:	f01a fec3 	bl	8020660 <siprintf>
					HAL_UART_Transmit(&huart1, (uint8_t *)&msg, strlen(msg), 1000);
 80058da:	1d3b      	adds	r3, r7, #4
 80058dc:	4618      	mov	r0, r3
 80058de:	f7fa fc4f 	bl	8000180 <strlen>
 80058e2:	4603      	mov	r3, r0
 80058e4:	b29a      	uxth	r2, r3
 80058e6:	1d39      	adds	r1, r7, #4
 80058e8:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80058ec:	4803      	ldr	r0, [pc, #12]	; (80058fc <_Z19enterExperimentModev+0x134>)
 80058ee:	f006 f87a 	bl	800b9e6 <HAL_UART_Transmit>
					break;
 80058f2:	bf00      	nop
		if (HAL_UART_Receive(&huart1, rxCmdBuffer, 2, HAL_MAX_DELAY) == HAL_OK) {
 80058f4:	e780      	b.n	80057f8 <_Z19enterExperimentModev+0x30>
 80058f6:	bf00      	nop
 80058f8:	080210b8 	.word	0x080210b8
 80058fc:	200004a4 	.word	0x200004a4
 8005900:	200003a0 	.word	0x200003a0
 8005904:	080210c0 	.word	0x080210c0
 8005908:	080210c8 	.word	0x080210c8
 800590c:	080210d0 	.word	0x080210d0
 8005910:	20000270 	.word	0x20000270

08005914 <LL_DBGMCU_EnableDBGSleepMode>:
{
 8005914:	b480      	push	{r7}
 8005916:	af00      	add	r7, sp, #0
  SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_SLEEP);
 8005918:	4b04      	ldr	r3, [pc, #16]	; (800592c <LL_DBGMCU_EnableDBGSleepMode+0x18>)
 800591a:	685b      	ldr	r3, [r3, #4]
 800591c:	4a03      	ldr	r2, [pc, #12]	; (800592c <LL_DBGMCU_EnableDBGSleepMode+0x18>)
 800591e:	f043 0301 	orr.w	r3, r3, #1
 8005922:	6053      	str	r3, [r2, #4]
}
 8005924:	bf00      	nop
 8005926:	46bd      	mov	sp, r7
 8005928:	bc80      	pop	{r7}
 800592a:	4770      	bx	lr
 800592c:	e0042000 	.word	0xe0042000

08005930 <LL_DBGMCU_EnableDBGStopMode>:
{
 8005930:	b480      	push	{r7}
 8005932:	af00      	add	r7, sp, #0
  SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STOP);
 8005934:	4b04      	ldr	r3, [pc, #16]	; (8005948 <LL_DBGMCU_EnableDBGStopMode+0x18>)
 8005936:	685b      	ldr	r3, [r3, #4]
 8005938:	4a03      	ldr	r2, [pc, #12]	; (8005948 <LL_DBGMCU_EnableDBGStopMode+0x18>)
 800593a:	f043 0302 	orr.w	r3, r3, #2
 800593e:	6053      	str	r3, [r2, #4]
}
 8005940:	bf00      	nop
 8005942:	46bd      	mov	sp, r7
 8005944:	bc80      	pop	{r7}
 8005946:	4770      	bx	lr
 8005948:	e0042000 	.word	0xe0042000

0800594c <LL_DBGMCU_EnableDBGStandbyMode>:
{
 800594c:	b480      	push	{r7}
 800594e:	af00      	add	r7, sp, #0
  SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STANDBY);
 8005950:	4b04      	ldr	r3, [pc, #16]	; (8005964 <LL_DBGMCU_EnableDBGStandbyMode+0x18>)
 8005952:	685b      	ldr	r3, [r3, #4]
 8005954:	4a03      	ldr	r2, [pc, #12]	; (8005964 <LL_DBGMCU_EnableDBGStandbyMode+0x18>)
 8005956:	f043 0304 	orr.w	r3, r3, #4
 800595a:	6053      	str	r3, [r2, #4]
}
 800595c:	bf00      	nop
 800595e:	46bd      	mov	sp, r7
 8005960:	bc80      	pop	{r7}
 8005962:	4770      	bx	lr
 8005964:	e0042000 	.word	0xe0042000

08005968 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8005968:	b580      	push	{r7, lr}
 800596a:	b082      	sub	sp, #8
 800596c:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800596e:	2300      	movs	r3, #0
 8005970:	71fb      	strb	r3, [r7, #7]
#endif /* PREFETCH_ENABLE */

#ifdef CORE_CM0PLUS
#else
  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8005972:	2003      	movs	r0, #3
 8005974:	f001 f9a0 	bl	8006cb8 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(DUAL_CORE) && defined(CORE_CM0PLUS)
  SystemCoreClock = HAL_RCC_GetHCLK2Freq();
#else
  SystemCoreClock = HAL_RCC_GetHCLKFreq();
 8005978:	f004 f8be 	bl	8009af8 <HAL_RCC_GetHCLKFreq>
 800597c:	4603      	mov	r3, r0
 800597e:	4a09      	ldr	r2, [pc, #36]	; (80059a4 <HAL_Init+0x3c>)
 8005980:	6013      	str	r3, [r2, #0]
#endif

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8005982:	200f      	movs	r0, #15
 8005984:	f7fc ff6a 	bl	800285c <HAL_InitTick>
 8005988:	4603      	mov	r3, r0
 800598a:	2b00      	cmp	r3, #0
 800598c:	d002      	beq.n	8005994 <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 800598e:	2301      	movs	r3, #1
 8005990:	71fb      	strb	r3, [r7, #7]
 8005992:	e001      	b.n	8005998 <HAL_Init+0x30>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8005994:	f7fc fd3b 	bl	800240e <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8005998:	79fb      	ldrb	r3, [r7, #7]
}
 800599a:	4618      	mov	r0, r3
 800599c:	3708      	adds	r7, #8
 800599e:	46bd      	mov	sp, r7
 80059a0:	bd80      	pop	{r7, pc}
 80059a2:	bf00      	nop
 80059a4:	20000000 	.word	0x20000000

080059a8 <HAL_SuspendTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_SuspendTick(void)
{
 80059a8:	b480      	push	{r7}
 80059aa:	af00      	add	r7, sp, #0
  /* Disable SysTick Interrupt */
  CLEAR_BIT(SysTick->CTRL, SysTick_CTRL_TICKINT_Msk);
 80059ac:	4b04      	ldr	r3, [pc, #16]	; (80059c0 <HAL_SuspendTick+0x18>)
 80059ae:	681b      	ldr	r3, [r3, #0]
 80059b0:	4a03      	ldr	r2, [pc, #12]	; (80059c0 <HAL_SuspendTick+0x18>)
 80059b2:	f023 0302 	bic.w	r3, r3, #2
 80059b6:	6013      	str	r3, [r2, #0]
}
 80059b8:	bf00      	nop
 80059ba:	46bd      	mov	sp, r7
 80059bc:	bc80      	pop	{r7}
 80059be:	4770      	bx	lr
 80059c0:	e000e010 	.word	0xe000e010

080059c4 <HAL_ResumeTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_ResumeTick(void)
{
 80059c4:	b480      	push	{r7}
 80059c6:	af00      	add	r7, sp, #0
  /* Enable SysTick Interrupt */
  SET_BIT(SysTick->CTRL, SysTick_CTRL_TICKINT_Msk);
 80059c8:	4b04      	ldr	r3, [pc, #16]	; (80059dc <HAL_ResumeTick+0x18>)
 80059ca:	681b      	ldr	r3, [r3, #0]
 80059cc:	4a03      	ldr	r2, [pc, #12]	; (80059dc <HAL_ResumeTick+0x18>)
 80059ce:	f043 0302 	orr.w	r3, r3, #2
 80059d2:	6013      	str	r3, [r2, #0]
}
 80059d4:	bf00      	nop
 80059d6:	46bd      	mov	sp, r7
 80059d8:	bc80      	pop	{r7}
 80059da:	4770      	bx	lr
 80059dc:	e000e010 	.word	0xe000e010

080059e0 <HAL_GetUIDw0>:
/**
  * @brief  Return the first word of the unique device identifier (UID based on 96 bits)
  * @retval Device identifier
  */
uint32_t HAL_GetUIDw0(void)
{
 80059e0:	b480      	push	{r7}
 80059e2:	af00      	add	r7, sp, #0
  return (READ_REG(*((uint32_t *)UID_BASE)));
 80059e4:	4b02      	ldr	r3, [pc, #8]	; (80059f0 <HAL_GetUIDw0+0x10>)
 80059e6:	681b      	ldr	r3, [r3, #0]
}
 80059e8:	4618      	mov	r0, r3
 80059ea:	46bd      	mov	sp, r7
 80059ec:	bc80      	pop	{r7}
 80059ee:	4770      	bx	lr
 80059f0:	1fff7590 	.word	0x1fff7590

080059f4 <HAL_GetUIDw1>:
/**
  * @brief  Return the second word of the unique device identifier (UID based on 96 bits)
  * @retval Device identifier
  */
uint32_t HAL_GetUIDw1(void)
{
 80059f4:	b480      	push	{r7}
 80059f6:	af00      	add	r7, sp, #0
  return (READ_REG(*((uint32_t *)(UID_BASE + 4U))));
 80059f8:	4b02      	ldr	r3, [pc, #8]	; (8005a04 <HAL_GetUIDw1+0x10>)
 80059fa:	681b      	ldr	r3, [r3, #0]
}
 80059fc:	4618      	mov	r0, r3
 80059fe:	46bd      	mov	sp, r7
 8005a00:	bc80      	pop	{r7}
 8005a02:	4770      	bx	lr
 8005a04:	1fff7594 	.word	0x1fff7594

08005a08 <HAL_GetUIDw2>:
/**
  * @brief  Return the third word of the unique device identifier (UID based on 96 bits)
  * @retval Device identifier
  */
uint32_t HAL_GetUIDw2(void)
{
 8005a08:	b480      	push	{r7}
 8005a0a:	af00      	add	r7, sp, #0
  return (READ_REG(*((uint32_t *)(UID_BASE + 8U))));
 8005a0c:	4b02      	ldr	r3, [pc, #8]	; (8005a18 <HAL_GetUIDw2+0x10>)
 8005a0e:	681b      	ldr	r3, [r3, #0]
}
 8005a10:	4618      	mov	r0, r3
 8005a12:	46bd      	mov	sp, r7
 8005a14:	bc80      	pop	{r7}
 8005a16:	4770      	bx	lr
 8005a18:	1fff7598 	.word	0x1fff7598

08005a1c <HAL_DBGMCU_EnableDBGSleepMode>:
/**
  * @brief  Enable the CPU1 Debug Module during SLEEP mode
  * @retval None
  */
void HAL_DBGMCU_EnableDBGSleepMode(void)
{
 8005a1c:	b580      	push	{r7, lr}
 8005a1e:	af00      	add	r7, sp, #0
  LL_DBGMCU_EnableDBGSleepMode();
 8005a20:	f7ff ff78 	bl	8005914 <LL_DBGMCU_EnableDBGSleepMode>
}
 8005a24:	bf00      	nop
 8005a26:	bd80      	pop	{r7, pc}

08005a28 <HAL_DBGMCU_EnableDBGStopMode>:
  * @note  This functionality does not influence CPU2 operation, CPU2 cannot be debugged
  *        in Stop mode even when this bit is enabled
  * @retval None
  */
void HAL_DBGMCU_EnableDBGStopMode(void)
{
 8005a28:	b580      	push	{r7, lr}
 8005a2a:	af00      	add	r7, sp, #0
  LL_DBGMCU_EnableDBGStopMode();
 8005a2c:	f7ff ff80 	bl	8005930 <LL_DBGMCU_EnableDBGStopMode>
}
 8005a30:	bf00      	nop
 8005a32:	bd80      	pop	{r7, pc}

08005a34 <HAL_DBGMCU_EnableDBGStandbyMode>:
  * @note  This functionality does not influence CPU2 operation, CPU2 cannot be debugged
  *        in Standby mode even when this bit is enabled
  * @retval None
  */
void HAL_DBGMCU_EnableDBGStandbyMode(void)
{
 8005a34:	b580      	push	{r7, lr}
 8005a36:	af00      	add	r7, sp, #0
  LL_DBGMCU_EnableDBGStandbyMode();
 8005a38:	f7ff ff88 	bl	800594c <LL_DBGMCU_EnableDBGStandbyMode>
}
 8005a3c:	bf00      	nop
 8005a3e:	bd80      	pop	{r7, pc}

08005a40 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8005a40:	b480      	push	{r7}
 8005a42:	b083      	sub	sp, #12
 8005a44:	af00      	add	r7, sp, #0
 8005a46:	6078      	str	r0, [r7, #4]
 8005a48:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8005a4a:	687b      	ldr	r3, [r7, #4]
 8005a4c:	681b      	ldr	r3, [r3, #0]
 8005a4e:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 8005a52:	683b      	ldr	r3, [r7, #0]
 8005a54:	431a      	orrs	r2, r3
 8005a56:	687b      	ldr	r3, [r7, #4]
 8005a58:	601a      	str	r2, [r3, #0]
}
 8005a5a:	bf00      	nop
 8005a5c:	370c      	adds	r7, #12
 8005a5e:	46bd      	mov	sp, r7
 8005a60:	bc80      	pop	{r7}
 8005a62:	4770      	bx	lr

08005a64 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8005a64:	b480      	push	{r7}
 8005a66:	b083      	sub	sp, #12
 8005a68:	af00      	add	r7, sp, #0
 8005a6a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	681b      	ldr	r3, [r3, #0]
 8005a70:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 8005a74:	4618      	mov	r0, r3
 8005a76:	370c      	adds	r7, #12
 8005a78:	46bd      	mov	sp, r7
 8005a7a:	bc80      	pop	{r7}
 8005a7c:	4770      	bx	lr

08005a7e <LL_ADC_SetSamplingTimeCommonChannels>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_160CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonChannels(ADC_TypeDef *ADCx, uint32_t SamplingTimeY,
                                                          uint32_t SamplingTime)
{
 8005a7e:	b480      	push	{r7}
 8005a80:	b085      	sub	sp, #20
 8005a82:	af00      	add	r7, sp, #0
 8005a84:	60f8      	str	r0, [r7, #12]
 8005a86:	60b9      	str	r1, [r7, #8]
 8005a88:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->SMPR,
 8005a8a:	68fb      	ldr	r3, [r7, #12]
 8005a8c:	695a      	ldr	r2, [r3, #20]
 8005a8e:	68bb      	ldr	r3, [r7, #8]
 8005a90:	f003 0304 	and.w	r3, r3, #4
 8005a94:	2107      	movs	r1, #7
 8005a96:	fa01 f303 	lsl.w	r3, r1, r3
 8005a9a:	43db      	mvns	r3, r3
 8005a9c:	401a      	ands	r2, r3
 8005a9e:	68bb      	ldr	r3, [r7, #8]
 8005aa0:	f003 0304 	and.w	r3, r3, #4
 8005aa4:	6879      	ldr	r1, [r7, #4]
 8005aa6:	fa01 f303 	lsl.w	r3, r1, r3
 8005aaa:	431a      	orrs	r2, r3
 8005aac:	68fb      	ldr	r3, [r7, #12]
 8005aae:	615a      	str	r2, [r3, #20]
             ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK),
             SamplingTime << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK));
}
 8005ab0:	bf00      	nop
 8005ab2:	3714      	adds	r7, #20
 8005ab4:	46bd      	mov	sp, r7
 8005ab6:	bc80      	pop	{r7}
 8005ab8:	4770      	bx	lr

08005aba <LL_ADC_GetSamplingTimeCommonChannels>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_39CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_79CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_160CYCLES_5
  */
__STATIC_INLINE uint32_t LL_ADC_GetSamplingTimeCommonChannels(ADC_TypeDef *ADCx, uint32_t SamplingTimeY)
{
 8005aba:	b480      	push	{r7}
 8005abc:	b083      	sub	sp, #12
 8005abe:	af00      	add	r7, sp, #0
 8005ac0:	6078      	str	r0, [r7, #4]
 8005ac2:	6039      	str	r1, [r7, #0]
  return (uint32_t)((READ_BIT(ADCx->SMPR, ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK)))
 8005ac4:	687b      	ldr	r3, [r7, #4]
 8005ac6:	695a      	ldr	r2, [r3, #20]
 8005ac8:	683b      	ldr	r3, [r7, #0]
 8005aca:	f003 0304 	and.w	r3, r3, #4
 8005ace:	2107      	movs	r1, #7
 8005ad0:	fa01 f303 	lsl.w	r3, r1, r3
 8005ad4:	401a      	ands	r2, r3
                    >> (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK));
 8005ad6:	683b      	ldr	r3, [r7, #0]
 8005ad8:	f003 0304 	and.w	r3, r3, #4
  return (uint32_t)((READ_BIT(ADCx->SMPR, ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK)))
 8005adc:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005ae0:	4618      	mov	r0, r3
 8005ae2:	370c      	adds	r7, #12
 8005ae4:	46bd      	mov	sp, r7
 8005ae6:	bc80      	pop	{r7}
 8005ae8:	4770      	bx	lr

08005aea <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
{
 8005aea:	b480      	push	{r7}
 8005aec:	b083      	sub	sp, #12
 8005aee:	af00      	add	r7, sp, #0
 8005af0:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR1, ADC_CFGR1_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR1_EXTEN)) ? 1UL : 0UL);
 8005af2:	687b      	ldr	r3, [r7, #4]
 8005af4:	68db      	ldr	r3, [r3, #12]
 8005af6:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8005afa:	2b00      	cmp	r3, #0
 8005afc:	d101      	bne.n	8005b02 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8005afe:	2301      	movs	r3, #1
 8005b00:	e000      	b.n	8005b04 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8005b02:	2300      	movs	r3, #0
}
 8005b04:	4618      	mov	r0, r3
 8005b06:	370c      	adds	r7, #12
 8005b08:	46bd      	mov	sp, r7
 8005b0a:	bc80      	pop	{r7}
 8005b0c:	4770      	bx	lr

08005b0e <LL_ADC_REG_SetSequencerRanks>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8005b0e:	b480      	push	{r7}
 8005b10:	b085      	sub	sp, #20
 8005b12:	af00      	add	r7, sp, #0
 8005b14:	60f8      	str	r0, [r7, #12]
 8005b16:	60b9      	str	r1, [r7, #8]
 8005b18:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register depending on parameter "Rank".                               */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  MODIFY_REG(ADCx->CHSELR,
 8005b1a:	68fb      	ldr	r3, [r7, #12]
 8005b1c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8005b1e:	68bb      	ldr	r3, [r7, #8]
 8005b20:	f003 031f 	and.w	r3, r3, #31
 8005b24:	210f      	movs	r1, #15
 8005b26:	fa01 f303 	lsl.w	r3, r1, r3
 8005b2a:	43db      	mvns	r3, r3
 8005b2c:	401a      	ands	r2, r3
 8005b2e:	687b      	ldr	r3, [r7, #4]
 8005b30:	0e9b      	lsrs	r3, r3, #26
 8005b32:	f003 010f 	and.w	r1, r3, #15
 8005b36:	68bb      	ldr	r3, [r7, #8]
 8005b38:	f003 031f 	and.w	r3, r3, #31
 8005b3c:	fa01 f303 	lsl.w	r3, r1, r3
 8005b40:	431a      	orrs	r2, r3
 8005b42:	68fb      	ldr	r3, [r7, #12]
 8005b44:	629a      	str	r2, [r3, #40]	; 0x28
             ADC_CHSELR_SQ1 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK_SEQ) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
              << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8005b46:	bf00      	nop
 8005b48:	3714      	adds	r7, #20
 8005b4a:	46bd      	mov	sp, r7
 8005b4c:	bc80      	pop	{r7}
 8005b4e:	4770      	bx	lr

08005b50 <LL_ADC_REG_SetSequencerChAdd>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerChAdd(ADC_TypeDef *ADCx, uint32_t Channel)
{
 8005b50:	b480      	push	{r7}
 8005b52:	b083      	sub	sp, #12
 8005b54:	af00      	add	r7, sp, #0
 8005b56:	6078      	str	r0, [r7, #4]
 8005b58:	6039      	str	r1, [r7, #0]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  SET_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 8005b5a:	687b      	ldr	r3, [r7, #4]
 8005b5c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8005b5e:	683b      	ldr	r3, [r7, #0]
 8005b60:	f3c3 0311 	ubfx	r3, r3, #0, #18
 8005b64:	431a      	orrs	r2, r3
 8005b66:	687b      	ldr	r3, [r7, #4]
 8005b68:	629a      	str	r2, [r3, #40]	; 0x28
}
 8005b6a:	bf00      	nop
 8005b6c:	370c      	adds	r7, #12
 8005b6e:	46bd      	mov	sp, r7
 8005b70:	bc80      	pop	{r7}
 8005b72:	4770      	bx	lr

08005b74 <LL_ADC_REG_SetSequencerChRem>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerChRem(ADC_TypeDef *ADCx, uint32_t Channel)
{
 8005b74:	b480      	push	{r7}
 8005b76:	b083      	sub	sp, #12
 8005b78:	af00      	add	r7, sp, #0
 8005b7a:	6078      	str	r0, [r7, #4]
 8005b7c:	6039      	str	r1, [r7, #0]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  CLEAR_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 8005b7e:	687b      	ldr	r3, [r7, #4]
 8005b80:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8005b82:	683b      	ldr	r3, [r7, #0]
 8005b84:	f3c3 0311 	ubfx	r3, r3, #0, #18
 8005b88:	43db      	mvns	r3, r3
 8005b8a:	401a      	ands	r2, r3
 8005b8c:	687b      	ldr	r3, [r7, #4]
 8005b8e:	629a      	str	r2, [r3, #40]	; 0x28
}
 8005b90:	bf00      	nop
 8005b92:	370c      	adds	r7, #12
 8005b94:	46bd      	mov	sp, r7
 8005b96:	bc80      	pop	{r7}
 8005b98:	4770      	bx	lr

08005b9a <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_1
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_2
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTimeY)
{
 8005b9a:	b480      	push	{r7}
 8005b9c:	b085      	sub	sp, #20
 8005b9e:	af00      	add	r7, sp, #0
 8005ba0:	60f8      	str	r0, [r7, #12]
 8005ba2:	60b9      	str	r1, [r7, #8]
 8005ba4:	607a      	str	r2, [r7, #4]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  MODIFY_REG(ADCx->SMPR,
 8005ba6:	68fb      	ldr	r3, [r7, #12]
 8005ba8:	695a      	ldr	r2, [r3, #20]
 8005baa:	68bb      	ldr	r3, [r7, #8]
 8005bac:	021b      	lsls	r3, r3, #8
 8005bae:	43db      	mvns	r3, r3
 8005bb0:	401a      	ands	r2, r3
 8005bb2:	68bb      	ldr	r3, [r7, #8]
 8005bb4:	0219      	lsls	r1, r3, #8
 8005bb6:	687b      	ldr	r3, [r7, #4]
 8005bb8:	400b      	ands	r3, r1
 8005bba:	f023 437c 	bic.w	r3, r3, #4227858432	; 0xfc000000
 8005bbe:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8005bc2:	431a      	orrs	r2, r3
 8005bc4:	68fb      	ldr	r3, [r7, #12]
 8005bc6:	615a      	str	r2, [r3, #20]
             (Channel << ADC_SMPR_SMPSEL0_BITOFFSET_POS),
             (Channel << ADC_SMPR_SMPSEL0_BITOFFSET_POS) & (SamplingTimeY & ADC_SAMPLING_TIME_CH_MASK)
            );
}
 8005bc8:	bf00      	nop
 8005bca:	3714      	adds	r7, #20
 8005bcc:	46bd      	mov	sp, r7
 8005bce:	bc80      	pop	{r7}
 8005bd0:	4770      	bx	lr

08005bd2 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8005bd2:	b480      	push	{r7}
 8005bd4:	b083      	sub	sp, #12
 8005bd6:	af00      	add	r7, sp, #0
 8005bd8:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8005bda:	687b      	ldr	r3, [r7, #4]
 8005bdc:	689b      	ldr	r3, [r3, #8]
 8005bde:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 8005be2:	f023 0317 	bic.w	r3, r3, #23
 8005be6:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8005bea:	687b      	ldr	r3, [r7, #4]
 8005bec:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8005bee:	bf00      	nop
 8005bf0:	370c      	adds	r7, #12
 8005bf2:	46bd      	mov	sp, r7
 8005bf4:	bc80      	pop	{r7}
 8005bf6:	4770      	bx	lr

08005bf8 <LL_ADC_DisableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_DisableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableInternalRegulator(ADC_TypeDef *ADCx)
{
 8005bf8:	b480      	push	{r7}
 8005bfa:	b083      	sub	sp, #12
 8005bfc:	af00      	add	r7, sp, #0
 8005bfe:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(ADCx->CR, (ADC_CR_ADVREGEN | ADC_CR_BITS_PROPERTY_RS));
 8005c00:	687b      	ldr	r3, [r7, #4]
 8005c02:	689b      	ldr	r3, [r3, #8]
 8005c04:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 8005c08:	f023 0317 	bic.w	r3, r3, #23
 8005c0c:	687a      	ldr	r2, [r7, #4]
 8005c0e:	6093      	str	r3, [r2, #8]
}
 8005c10:	bf00      	nop
 8005c12:	370c      	adds	r7, #12
 8005c14:	46bd      	mov	sp, r7
 8005c16:	bc80      	pop	{r7}
 8005c18:	4770      	bx	lr

08005c1a <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 8005c1a:	b480      	push	{r7}
 8005c1c:	b083      	sub	sp, #12
 8005c1e:	af00      	add	r7, sp, #0
 8005c20:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8005c22:	687b      	ldr	r3, [r7, #4]
 8005c24:	689b      	ldr	r3, [r3, #8]
 8005c26:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005c2a:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8005c2e:	d101      	bne.n	8005c34 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8005c30:	2301      	movs	r3, #1
 8005c32:	e000      	b.n	8005c36 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8005c34:	2300      	movs	r3, #0
}
 8005c36:	4618      	mov	r0, r3
 8005c38:	370c      	adds	r7, #12
 8005c3a:	46bd      	mov	sp, r7
 8005c3c:	bc80      	pop	{r7}
 8005c3e:	4770      	bx	lr

08005c40 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8005c40:	b480      	push	{r7}
 8005c42:	b083      	sub	sp, #12
 8005c44:	af00      	add	r7, sp, #0
 8005c46:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8005c48:	687b      	ldr	r3, [r7, #4]
 8005c4a:	689b      	ldr	r3, [r3, #8]
 8005c4c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8005c50:	f023 0317 	bic.w	r3, r3, #23
 8005c54:	f043 0201 	orr.w	r2, r3, #1
 8005c58:	687b      	ldr	r3, [r7, #4]
 8005c5a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8005c5c:	bf00      	nop
 8005c5e:	370c      	adds	r7, #12
 8005c60:	46bd      	mov	sp, r7
 8005c62:	bc80      	pop	{r7}
 8005c64:	4770      	bx	lr

08005c66 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 8005c66:	b480      	push	{r7}
 8005c68:	b083      	sub	sp, #12
 8005c6a:	af00      	add	r7, sp, #0
 8005c6c:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8005c6e:	687b      	ldr	r3, [r7, #4]
 8005c70:	689b      	ldr	r3, [r3, #8]
 8005c72:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8005c76:	f023 0317 	bic.w	r3, r3, #23
 8005c7a:	f043 0202 	orr.w	r2, r3, #2
 8005c7e:	687b      	ldr	r3, [r7, #4]
 8005c80:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 8005c82:	bf00      	nop
 8005c84:	370c      	adds	r7, #12
 8005c86:	46bd      	mov	sp, r7
 8005c88:	bc80      	pop	{r7}
 8005c8a:	4770      	bx	lr

08005c8c <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 8005c8c:	b480      	push	{r7}
 8005c8e:	b083      	sub	sp, #12
 8005c90:	af00      	add	r7, sp, #0
 8005c92:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8005c94:	687b      	ldr	r3, [r7, #4]
 8005c96:	689b      	ldr	r3, [r3, #8]
 8005c98:	f003 0301 	and.w	r3, r3, #1
 8005c9c:	2b01      	cmp	r3, #1
 8005c9e:	d101      	bne.n	8005ca4 <LL_ADC_IsEnabled+0x18>
 8005ca0:	2301      	movs	r3, #1
 8005ca2:	e000      	b.n	8005ca6 <LL_ADC_IsEnabled+0x1a>
 8005ca4:	2300      	movs	r3, #0
}
 8005ca6:	4618      	mov	r0, r3
 8005ca8:	370c      	adds	r7, #12
 8005caa:	46bd      	mov	sp, r7
 8005cac:	bc80      	pop	{r7}
 8005cae:	4770      	bx	lr

08005cb0 <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(ADC_TypeDef *ADCx)
{
 8005cb0:	b480      	push	{r7}
 8005cb2:	b083      	sub	sp, #12
 8005cb4:	af00      	add	r7, sp, #0
 8005cb6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8005cb8:	687b      	ldr	r3, [r7, #4]
 8005cba:	689b      	ldr	r3, [r3, #8]
 8005cbc:	f003 0302 	and.w	r3, r3, #2
 8005cc0:	2b02      	cmp	r3, #2
 8005cc2:	d101      	bne.n	8005cc8 <LL_ADC_IsDisableOngoing+0x18>
 8005cc4:	2301      	movs	r3, #1
 8005cc6:	e000      	b.n	8005cca <LL_ADC_IsDisableOngoing+0x1a>
 8005cc8:	2300      	movs	r3, #0
}
 8005cca:	4618      	mov	r0, r3
 8005ccc:	370c      	adds	r7, #12
 8005cce:	46bd      	mov	sp, r7
 8005cd0:	bc80      	pop	{r7}
 8005cd2:	4770      	bx	lr

08005cd4 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8005cd4:	b480      	push	{r7}
 8005cd6:	b083      	sub	sp, #12
 8005cd8:	af00      	add	r7, sp, #0
 8005cda:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8005cdc:	687b      	ldr	r3, [r7, #4]
 8005cde:	689b      	ldr	r3, [r3, #8]
 8005ce0:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8005ce4:	f023 0317 	bic.w	r3, r3, #23
 8005ce8:	f043 0204 	orr.w	r2, r3, #4
 8005cec:	687b      	ldr	r3, [r7, #4]
 8005cee:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8005cf0:	bf00      	nop
 8005cf2:	370c      	adds	r7, #12
 8005cf4:	46bd      	mov	sp, r7
 8005cf6:	bc80      	pop	{r7}
 8005cf8:	4770      	bx	lr

08005cfa <LL_ADC_REG_StopConversion>:
  * @rmtoll CR       ADSTP          LL_ADC_REG_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StopConversion(ADC_TypeDef *ADCx)
{
 8005cfa:	b480      	push	{r7}
 8005cfc:	b083      	sub	sp, #12
 8005cfe:	af00      	add	r7, sp, #0
 8005d00:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8005d02:	687b      	ldr	r3, [r7, #4]
 8005d04:	689b      	ldr	r3, [r3, #8]
 8005d06:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8005d0a:	f023 0317 	bic.w	r3, r3, #23
 8005d0e:	f043 0210 	orr.w	r2, r3, #16
 8005d12:	687b      	ldr	r3, [r7, #4]
 8005d14:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTP);
}
 8005d16:	bf00      	nop
 8005d18:	370c      	adds	r7, #12
 8005d1a:	46bd      	mov	sp, r7
 8005d1c:	bc80      	pop	{r7}
 8005d1e:	4770      	bx	lr

08005d20 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8005d20:	b480      	push	{r7}
 8005d22:	b083      	sub	sp, #12
 8005d24:	af00      	add	r7, sp, #0
 8005d26:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8005d28:	687b      	ldr	r3, [r7, #4]
 8005d2a:	689b      	ldr	r3, [r3, #8]
 8005d2c:	f003 0304 	and.w	r3, r3, #4
 8005d30:	2b04      	cmp	r3, #4
 8005d32:	d101      	bne.n	8005d38 <LL_ADC_REG_IsConversionOngoing+0x18>
 8005d34:	2301      	movs	r3, #1
 8005d36:	e000      	b.n	8005d3a <LL_ADC_REG_IsConversionOngoing+0x1a>
 8005d38:	2300      	movs	r3, #0
}
 8005d3a:	4618      	mov	r0, r3
 8005d3c:	370c      	adds	r7, #12
 8005d3e:	46bd      	mov	sp, r7
 8005d40:	bc80      	pop	{r7}
 8005d42:	4770      	bx	lr

08005d44 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8005d44:	b580      	push	{r7, lr}
 8005d46:	b088      	sub	sp, #32
 8005d48:	af00      	add	r7, sp, #0
 8005d4a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8005d4c:	2300      	movs	r3, #0
 8005d4e:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR1 = 0UL;
 8005d50:	2300      	movs	r3, #0
 8005d52:	61bb      	str	r3, [r7, #24]
  uint32_t tmpCFGR2 = 0UL;
 8005d54:	2300      	movs	r3, #0
 8005d56:	617b      	str	r3, [r7, #20]
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8005d58:	2300      	movs	r3, #0
 8005d5a:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8005d5c:	687b      	ldr	r3, [r7, #4]
 8005d5e:	2b00      	cmp	r3, #0
 8005d60:	d101      	bne.n	8005d66 <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 8005d62:	2301      	movs	r3, #1
 8005d64:	e17e      	b.n	8006064 <HAL_ADC_Init+0x320>
    assert_param(IS_ADC_RIGHT_BIT_SHIFT(hadc->Init.Oversampling.RightBitShift));
    assert_param(IS_ADC_TRIGGERED_OVERSAMPLING_MODE(hadc->Init.Oversampling.TriggeredMode));
  }
  assert_param(IS_ADC_TRIGGER_FREQ(hadc->Init.TriggerFrequencyMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8005d66:	687b      	ldr	r3, [r7, #4]
 8005d68:	691b      	ldr	r3, [r3, #16]
 8005d6a:	2b00      	cmp	r3, #0
  /* continuous mode is disabled.                                             */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8005d6c:	687b      	ldr	r3, [r7, #4]
 8005d6e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005d70:	2b00      	cmp	r3, #0
 8005d72:	d109      	bne.n	8005d88 <HAL_ADC_Init+0x44>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8005d74:	6878      	ldr	r0, [r7, #4]
 8005d76:	f7fb fbdb 	bl	8001530 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8005d7a:	687b      	ldr	r3, [r7, #4]
 8005d7c:	2200      	movs	r2, #0
 8005d7e:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8005d80:	687b      	ldr	r3, [r7, #4]
 8005d82:	2200      	movs	r2, #0
 8005d84:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8005d88:	687b      	ldr	r3, [r7, #4]
 8005d8a:	681b      	ldr	r3, [r3, #0]
 8005d8c:	4618      	mov	r0, r3
 8005d8e:	f7ff ff44 	bl	8005c1a <LL_ADC_IsInternalRegulatorEnabled>
 8005d92:	4603      	mov	r3, r0
 8005d94:	2b00      	cmp	r3, #0
 8005d96:	d115      	bne.n	8005dc4 <HAL_ADC_Init+0x80>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8005d98:	687b      	ldr	r3, [r7, #4]
 8005d9a:	681b      	ldr	r3, [r3, #0]
 8005d9c:	4618      	mov	r0, r3
 8005d9e:	f7ff ff18 	bl	8005bd2 <LL_ADC_EnableInternalRegulator>
    /* Delay for ADC stabilization time */
    /* Wait loop initialization and execution */
    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8005da2:	4b9e      	ldr	r3, [pc, #632]	; (800601c <HAL_ADC_Init+0x2d8>)
 8005da4:	681b      	ldr	r3, [r3, #0]
 8005da6:	099b      	lsrs	r3, r3, #6
 8005da8:	4a9d      	ldr	r2, [pc, #628]	; (8006020 <HAL_ADC_Init+0x2dc>)
 8005daa:	fba2 2303 	umull	r2, r3, r2, r3
 8005dae:	099b      	lsrs	r3, r3, #6
 8005db0:	3301      	adds	r3, #1
 8005db2:	005b      	lsls	r3, r3, #1
 8005db4:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8005db6:	e002      	b.n	8005dbe <HAL_ADC_Init+0x7a>
    {
      wait_loop_index--;
 8005db8:	68fb      	ldr	r3, [r7, #12]
 8005dba:	3b01      	subs	r3, #1
 8005dbc:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8005dbe:	68fb      	ldr	r3, [r7, #12]
 8005dc0:	2b00      	cmp	r3, #0
 8005dc2:	d1f9      	bne.n	8005db8 <HAL_ADC_Init+0x74>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8005dc4:	687b      	ldr	r3, [r7, #4]
 8005dc6:	681b      	ldr	r3, [r3, #0]
 8005dc8:	4618      	mov	r0, r3
 8005dca:	f7ff ff26 	bl	8005c1a <LL_ADC_IsInternalRegulatorEnabled>
 8005dce:	4603      	mov	r3, r0
 8005dd0:	2b00      	cmp	r3, #0
 8005dd2:	d10d      	bne.n	8005df0 <HAL_ADC_Init+0xac>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005dd4:	687b      	ldr	r3, [r7, #4]
 8005dd6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005dd8:	f043 0210 	orr.w	r2, r3, #16
 8005ddc:	687b      	ldr	r3, [r7, #4]
 8005dde:	659a      	str	r2, [r3, #88]	; 0x58

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005de0:	687b      	ldr	r3, [r7, #4]
 8005de2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005de4:	f043 0201 	orr.w	r2, r3, #1
 8005de8:	687b      	ldr	r3, [r7, #4]
 8005dea:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 8005dec:	2301      	movs	r3, #1
 8005dee:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8005df0:	687b      	ldr	r3, [r7, #4]
 8005df2:	681b      	ldr	r3, [r3, #0]
 8005df4:	4618      	mov	r0, r3
 8005df6:	f7ff ff93 	bl	8005d20 <LL_ADC_REG_IsConversionOngoing>
 8005dfa:	6138      	str	r0, [r7, #16]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8005dfc:	687b      	ldr	r3, [r7, #4]
 8005dfe:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005e00:	f003 0310 	and.w	r3, r3, #16
 8005e04:	2b00      	cmp	r3, #0
 8005e06:	f040 8124 	bne.w	8006052 <HAL_ADC_Init+0x30e>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8005e0a:	693b      	ldr	r3, [r7, #16]
 8005e0c:	2b00      	cmp	r3, #0
 8005e0e:	f040 8120 	bne.w	8006052 <HAL_ADC_Init+0x30e>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8005e12:	687b      	ldr	r3, [r7, #4]
 8005e14:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005e16:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8005e1a:	f043 0202 	orr.w	r2, r3, #2
 8005e1e:	687b      	ldr	r3, [r7, #4]
 8005e20:	659a      	str	r2, [r3, #88]	; 0x58
    /*  - DMA continuous request                                              */
    /*  - Trigger frequency mode                                              */
    /* Note: If low power mode AutoPowerOff is enabled, ADC enable            */
    /*       and disable phases are performed automatically by hardware       */
    /*       (in this case, flag ADC_FLAG_RDY is not set).                    */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8005e22:	687b      	ldr	r3, [r7, #4]
 8005e24:	681b      	ldr	r3, [r3, #0]
 8005e26:	4618      	mov	r0, r3
 8005e28:	f7ff ff30 	bl	8005c8c <LL_ADC_IsEnabled>
 8005e2c:	4603      	mov	r3, r0
 8005e2e:	2b00      	cmp	r3, #0
 8005e30:	f040 80a7 	bne.w	8005f82 <HAL_ADC_Init+0x23e>
      /* without needing to reconfigure all other ADC groups/channels         */
      /* parameters):                                                         */
      /*   - internal measurement paths (VrefInt, ...)                        */
      /*     (set into HAL_ADC_ConfigChannel() )                              */

      tmpCFGR1 |= (hadc->Init.Resolution                                          |
 8005e34:	687b      	ldr	r3, [r7, #4]
 8005e36:	689a      	ldr	r2, [r3, #8]
                   ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 8005e38:	687b      	ldr	r3, [r7, #4]
 8005e3a:	7e1b      	ldrb	r3, [r3, #24]
 8005e3c:	039b      	lsls	r3, r3, #14
      tmpCFGR1 |= (hadc->Init.Resolution                                          |
 8005e3e:	431a      	orrs	r2, r3
                   ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 8005e40:	687b      	ldr	r3, [r7, #4]
 8005e42:	7e5b      	ldrb	r3, [r3, #25]
 8005e44:	03db      	lsls	r3, r3, #15
                   ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 8005e46:	431a      	orrs	r2, r3
                   ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 8005e48:	687b      	ldr	r3, [r7, #4]
 8005e4a:	7e9b      	ldrb	r3, [r3, #26]
 8005e4c:	035b      	lsls	r3, r3, #13
                   ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 8005e4e:	4313      	orrs	r3, r2
                   ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 8005e50:	687a      	ldr	r2, [r7, #4]
 8005e52:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8005e54:	2a00      	cmp	r2, #0
 8005e56:	d002      	beq.n	8005e5e <HAL_ADC_Init+0x11a>
 8005e58:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8005e5c:	e000      	b.n	8005e60 <HAL_ADC_Init+0x11c>
 8005e5e:	2200      	movs	r2, #0
                   ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 8005e60:	431a      	orrs	r2, r3
                   hadc->Init.DataAlign                                           |
 8005e62:	687b      	ldr	r3, [r7, #4]
 8005e64:	68db      	ldr	r3, [r3, #12]
                   ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 8005e66:	431a      	orrs	r2, r3
                   ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 8005e68:	687b      	ldr	r3, [r7, #4]
 8005e6a:	691b      	ldr	r3, [r3, #16]
 8005e6c:	2b00      	cmp	r3, #0
 8005e6e:	da04      	bge.n	8005e7a <HAL_ADC_Init+0x136>
 8005e70:	687b      	ldr	r3, [r7, #4]
 8005e72:	691b      	ldr	r3, [r3, #16]
 8005e74:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8005e78:	e001      	b.n	8005e7e <HAL_ADC_Init+0x13a>
 8005e7a:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
                   hadc->Init.DataAlign                                           |
 8005e7e:	431a      	orrs	r2, r3
                   ADC_CFGR1_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8005e80:	687b      	ldr	r3, [r7, #4]
 8005e82:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 8005e86:	005b      	lsls	r3, r3, #1
                   ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 8005e88:	4313      	orrs	r3, r2
      tmpCFGR1 |= (hadc->Init.Resolution                                          |
 8005e8a:	69ba      	ldr	r2, [r7, #24]
 8005e8c:	4313      	orrs	r3, r2
 8005e8e:	61bb      	str	r3, [r7, #24]

      /* Update setting of discontinuous mode only if continuous mode is disabled */
      if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8005e90:	687b      	ldr	r3, [r7, #4]
 8005e92:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005e96:	2b01      	cmp	r3, #1
 8005e98:	d114      	bne.n	8005ec4 <HAL_ADC_Init+0x180>
      {
        if (hadc->Init.ContinuousConvMode == DISABLE)
 8005e9a:	687b      	ldr	r3, [r7, #4]
 8005e9c:	7e9b      	ldrb	r3, [r3, #26]
 8005e9e:	2b00      	cmp	r3, #0
 8005ea0:	d104      	bne.n	8005eac <HAL_ADC_Init+0x168>
        {
          /* Enable the selected ADC group regular discontinuous mode */
          tmpCFGR1 |= ADC_CFGR1_DISCEN;
 8005ea2:	69bb      	ldr	r3, [r7, #24]
 8005ea4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005ea8:	61bb      	str	r3, [r7, #24]
 8005eaa:	e00b      	b.n	8005ec4 <HAL_ADC_Init+0x180>
          /* ADC regular group discontinuous was intended to be enabled,        */
          /* but ADC regular group modes continuous and sequencer discontinuous */
          /* cannot be enabled simultaneously.                                  */

          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8005eac:	687b      	ldr	r3, [r7, #4]
 8005eae:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005eb0:	f043 0220 	orr.w	r2, r3, #32
 8005eb4:	687b      	ldr	r3, [r7, #4]
 8005eb6:	659a      	str	r2, [r3, #88]	; 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005eb8:	687b      	ldr	r3, [r7, #4]
 8005eba:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005ebc:	f043 0201 	orr.w	r2, r3, #1
 8005ec0:	687b      	ldr	r3, [r7, #4]
 8005ec2:	65da      	str	r2, [r3, #92]	; 0x5c
      /* Enable external trigger if trigger selection is different of software  */
      /* start.                                                                 */
      /* Note: This configuration keeps the hardware feature of parameter       */
      /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
      /*       software start.                                                  */
      if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8005ec4:	687b      	ldr	r3, [r7, #4]
 8005ec6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005ec8:	2b00      	cmp	r3, #0
 8005eca:	d009      	beq.n	8005ee0 <HAL_ADC_Init+0x19c>
      {
        tmpCFGR1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 8005ecc:	687b      	ldr	r3, [r7, #4]
 8005ece:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005ed0:	f403 72e0 	and.w	r2, r3, #448	; 0x1c0
                     hadc->Init.ExternalTrigConvEdge);
 8005ed4:	687b      	ldr	r3, [r7, #4]
 8005ed6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
        tmpCFGR1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 8005ed8:	4313      	orrs	r3, r2
 8005eda:	69ba      	ldr	r2, [r7, #24]
 8005edc:	4313      	orrs	r3, r2
 8005ede:	61bb      	str	r3, [r7, #24]
      }

      /* Update ADC configuration register with previous settings */
      MODIFY_REG(hadc->Instance->CFGR1,
 8005ee0:	687b      	ldr	r3, [r7, #4]
 8005ee2:	681b      	ldr	r3, [r3, #0]
 8005ee4:	68db      	ldr	r3, [r3, #12]
 8005ee6:	f423 33fe 	bic.w	r3, r3, #130048	; 0x1fc00
 8005eea:	f423 73ff 	bic.w	r3, r3, #510	; 0x1fe
 8005eee:	687a      	ldr	r2, [r7, #4]
 8005ef0:	6812      	ldr	r2, [r2, #0]
 8005ef2:	69b9      	ldr	r1, [r7, #24]
 8005ef4:	430b      	orrs	r3, r1
 8005ef6:	60d3      	str	r3, [r2, #12]
                 ADC_CFGR1_ALIGN   |
                 ADC_CFGR1_SCANDIR |
                 ADC_CFGR1_DMACFG,
                 tmpCFGR1);

      tmpCFGR2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8005ef8:	687b      	ldr	r3, [r7, #4]
 8005efa:	685b      	ldr	r3, [r3, #4]
 8005efc:	f003 4240 	and.w	r2, r3, #3221225472	; 0xc0000000
                   hadc->Init.TriggerFrequencyMode
 8005f00:	687b      	ldr	r3, [r7, #4]
 8005f02:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
      tmpCFGR2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8005f04:	4313      	orrs	r3, r2
 8005f06:	697a      	ldr	r2, [r7, #20]
 8005f08:	4313      	orrs	r3, r2
 8005f0a:	617b      	str	r3, [r7, #20]
                  );

      if (hadc->Init.OversamplingMode == ENABLE)
 8005f0c:	687b      	ldr	r3, [r7, #4]
 8005f0e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005f12:	2b01      	cmp	r3, #1
 8005f14:	d111      	bne.n	8005f3a <HAL_ADC_Init+0x1f6>
      {
        tmpCFGR2 |= (ADC_CFGR2_OVSE |
                     (hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8005f16:	687b      	ldr	r3, [r7, #4]
 8005f18:	685b      	ldr	r3, [r3, #4]
 8005f1a:	f003 4240 	and.w	r2, r3, #3221225472	; 0xc0000000
                     hadc->Init.Oversampling.Ratio         |
 8005f1e:	687b      	ldr	r3, [r7, #4]
 8005f20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
                     (hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8005f22:	431a      	orrs	r2, r3
                     hadc->Init.Oversampling.RightBitShift |
 8005f24:	687b      	ldr	r3, [r7, #4]
 8005f26:	6c5b      	ldr	r3, [r3, #68]	; 0x44
                     hadc->Init.Oversampling.Ratio         |
 8005f28:	431a      	orrs	r2, r3
                     hadc->Init.Oversampling.TriggeredMode
 8005f2a:	687b      	ldr	r3, [r7, #4]
 8005f2c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
                     hadc->Init.Oversampling.RightBitShift |
 8005f2e:	431a      	orrs	r2, r3
        tmpCFGR2 |= (ADC_CFGR2_OVSE |
 8005f30:	697b      	ldr	r3, [r7, #20]
 8005f32:	4313      	orrs	r3, r2
 8005f34:	f043 0301 	orr.w	r3, r3, #1
 8005f38:	617b      	str	r3, [r7, #20]
                    );
      }

      MODIFY_REG(hadc->Instance->CFGR2,
 8005f3a:	687b      	ldr	r3, [r7, #4]
 8005f3c:	681b      	ldr	r3, [r3, #0]
 8005f3e:	691a      	ldr	r2, [r3, #16]
 8005f40:	4b38      	ldr	r3, [pc, #224]	; (8006024 <HAL_ADC_Init+0x2e0>)
 8005f42:	4013      	ands	r3, r2
 8005f44:	687a      	ldr	r2, [r7, #4]
 8005f46:	6812      	ldr	r2, [r2, #0]
 8005f48:	6979      	ldr	r1, [r7, #20]
 8005f4a:	430b      	orrs	r3, r1
 8005f4c:	6113      	str	r3, [r2, #16]
                 ADC_CFGR2_TOVS,
                 tmpCFGR2);

      /* Configuration of ADC clock mode: asynchronous clock source           */
      /* with selectable prescaler.                                           */
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 8005f4e:	687b      	ldr	r3, [r7, #4]
 8005f50:	685b      	ldr	r3, [r3, #4]
 8005f52:	f1b3 4f40 	cmp.w	r3, #3221225472	; 0xc0000000
 8005f56:	d014      	beq.n	8005f82 <HAL_ADC_Init+0x23e>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 8005f58:	687b      	ldr	r3, [r7, #4]
 8005f5a:	685b      	ldr	r3, [r3, #4]
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 8005f5c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005f60:	d00f      	beq.n	8005f82 <HAL_ADC_Init+0x23e>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV4))
 8005f62:	687b      	ldr	r3, [r7, #4]
 8005f64:	685b      	ldr	r3, [r3, #4]
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 8005f66:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8005f6a:	d00a      	beq.n	8005f82 <HAL_ADC_Init+0x23e>
      {
        MODIFY_REG(ADC_COMMON->CCR,
 8005f6c:	4b2e      	ldr	r3, [pc, #184]	; (8006028 <HAL_ADC_Init+0x2e4>)
 8005f6e:	681b      	ldr	r3, [r3, #0]
 8005f70:	f423 1270 	bic.w	r2, r3, #3932160	; 0x3c0000
 8005f74:	687b      	ldr	r3, [r7, #4]
 8005f76:	685b      	ldr	r3, [r3, #4]
 8005f78:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 8005f7c:	492a      	ldr	r1, [pc, #168]	; (8006028 <HAL_ADC_Init+0x2e4>)
 8005f7e:	4313      	orrs	r3, r2
 8005f80:	600b      	str	r3, [r1, #0]
                   hadc->Init.ClockPrescaler & ADC_CCR_PRESC);
      }
    }

    /* Channel sampling time configuration */
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1, hadc->Init.SamplingTimeCommon1);
 8005f82:	687b      	ldr	r3, [r7, #4]
 8005f84:	6818      	ldr	r0, [r3, #0]
 8005f86:	687b      	ldr	r3, [r7, #4]
 8005f88:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005f8a:	461a      	mov	r2, r3
 8005f8c:	2100      	movs	r1, #0
 8005f8e:	f7ff fd76 	bl	8005a7e <LL_ADC_SetSamplingTimeCommonChannels>
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_2, hadc->Init.SamplingTimeCommon2);
 8005f92:	687b      	ldr	r3, [r7, #4]
 8005f94:	6818      	ldr	r0, [r3, #0]
 8005f96:	687b      	ldr	r3, [r7, #4]
 8005f98:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005f9a:	461a      	mov	r2, r3
 8005f9c:	4923      	ldr	r1, [pc, #140]	; (800602c <HAL_ADC_Init+0x2e8>)
 8005f9e:	f7ff fd6e 	bl	8005a7e <LL_ADC_SetSamplingTimeCommonChannels>
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */
    /*   Channels must be configured into each rank using function            */
    /*   "HAL_ADC_ConfigChannel()".                                           */
    if (hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)
 8005fa2:	687b      	ldr	r3, [r7, #4]
 8005fa4:	691b      	ldr	r3, [r3, #16]
 8005fa6:	2b00      	cmp	r3, #0
 8005fa8:	d108      	bne.n	8005fbc <HAL_ADC_Init+0x278>
    {
      /* Set sequencer scan length by clearing ranks above rank 1             */
      /* and do not modify rank 1 value.                                      */
      SET_BIT(hadc->Instance->CHSELR,
 8005faa:	687b      	ldr	r3, [r7, #4]
 8005fac:	681b      	ldr	r3, [r3, #0]
 8005fae:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8005fb0:	687b      	ldr	r3, [r7, #4]
 8005fb2:	681b      	ldr	r3, [r3, #0]
 8005fb4:	f062 020f 	orn	r2, r2, #15
 8005fb8:	629a      	str	r2, [r3, #40]	; 0x28
 8005fba:	e017      	b.n	8005fec <HAL_ADC_Init+0x2a8>
              ADC_CHSELR_SQ2_TO_SQ8);
    }
    else if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8005fbc:	687b      	ldr	r3, [r7, #4]
 8005fbe:	691b      	ldr	r3, [r3, #16]
 8005fc0:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8005fc4:	d112      	bne.n	8005fec <HAL_ADC_Init+0x2a8>
      /*          therefore after the first call of "HAL_ADC_Init()",       */
      /*          each rank corresponding to parameter "NbrOfConversion"    */
      /*          must be set using "HAL_ADC_ConfigChannel()".              */
      /*  - Set sequencer scan length by clearing ranks above maximum rank  */
      /*    and do not modify other ranks value.                            */
      MODIFY_REG(hadc->Instance->CHSELR,
 8005fc6:	687b      	ldr	r3, [r7, #4]
 8005fc8:	681b      	ldr	r3, [r3, #0]
 8005fca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005fcc:	687b      	ldr	r3, [r7, #4]
 8005fce:	69db      	ldr	r3, [r3, #28]
 8005fd0:	3b01      	subs	r3, #1
 8005fd2:	009b      	lsls	r3, r3, #2
 8005fd4:	f003 031c 	and.w	r3, r3, #28
 8005fd8:	f06f 020f 	mvn.w	r2, #15
 8005fdc:	fa02 f103 	lsl.w	r1, r2, r3
 8005fe0:	687b      	ldr	r3, [r7, #4]
 8005fe2:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8005fe4:	687b      	ldr	r3, [r7, #4]
 8005fe6:	681b      	ldr	r3, [r3, #0]
 8005fe8:	430a      	orrs	r2, r1
 8005fea:	629a      	str	r2, [r3, #40]	; 0x28
                );
    }

    /* Check back that ADC registers have effectively been configured to      */
    /* ensure of no potential problem of ADC core peripheral clocking.        */
    if(LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 8005fec:	687b      	ldr	r3, [r7, #4]
 8005fee:	681b      	ldr	r3, [r3, #0]
 8005ff0:	2100      	movs	r1, #0
 8005ff2:	4618      	mov	r0, r3
 8005ff4:	f7ff fd61 	bl	8005aba <LL_ADC_GetSamplingTimeCommonChannels>
 8005ff8:	4602      	mov	r2, r0
      == hadc->Init.SamplingTimeCommon1)
 8005ffa:	687b      	ldr	r3, [r7, #4]
 8005ffc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    if(LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 8005ffe:	429a      	cmp	r2, r3
 8006000:	d116      	bne.n	8006030 <HAL_ADC_Init+0x2ec>
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8006002:	687b      	ldr	r3, [r7, #4]
 8006004:	2200      	movs	r2, #0
 8006006:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8006008:	687b      	ldr	r3, [r7, #4]
 800600a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800600c:	f023 0303 	bic.w	r3, r3, #3
 8006010:	f043 0201 	orr.w	r2, r3, #1
 8006014:	687b      	ldr	r3, [r7, #4]
 8006016:	659a      	str	r2, [r3, #88]	; 0x58
    if(LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 8006018:	e023      	b.n	8006062 <HAL_ADC_Init+0x31e>
 800601a:	bf00      	nop
 800601c:	20000000 	.word	0x20000000
 8006020:	053e2d63 	.word	0x053e2d63
 8006024:	1ffffc02 	.word	0x1ffffc02
 8006028:	40012708 	.word	0x40012708
 800602c:	03ffff04 	.word	0x03ffff04
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8006030:	687b      	ldr	r3, [r7, #4]
 8006032:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006034:	f023 0312 	bic.w	r3, r3, #18
 8006038:	f043 0210 	orr.w	r2, r3, #16
 800603c:	687b      	ldr	r3, [r7, #4]
 800603e:	659a      	str	r2, [r3, #88]	; 0x58
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8006040:	687b      	ldr	r3, [r7, #4]
 8006042:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006044:	f043 0201 	orr.w	r2, r3, #1
 8006048:	687b      	ldr	r3, [r7, #4]
 800604a:	65da      	str	r2, [r3, #92]	; 0x5c

      tmp_hal_status = HAL_ERROR;
 800604c:	2301      	movs	r3, #1
 800604e:	77fb      	strb	r3, [r7, #31]
    if(LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 8006050:	e007      	b.n	8006062 <HAL_ADC_Init+0x31e>

  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8006052:	687b      	ldr	r3, [r7, #4]
 8006054:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006056:	f043 0210 	orr.w	r2, r3, #16
 800605a:	687b      	ldr	r3, [r7, #4]
 800605c:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 800605e:	2301      	movs	r3, #1
 8006060:	77fb      	strb	r3, [r7, #31]
  }

  return tmp_hal_status;
 8006062:	7ffb      	ldrb	r3, [r7, #31]
}
 8006064:	4618      	mov	r0, r3
 8006066:	3720      	adds	r7, #32
 8006068:	46bd      	mov	sp, r7
 800606a:	bd80      	pop	{r7, pc}

0800606c <HAL_ADC_DeInit>:
  *         common group is still running.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_DeInit(ADC_HandleTypeDef *hadc)
{
 800606c:	b580      	push	{r7, lr}
 800606e:	b084      	sub	sp, #16
 8006070:	af00      	add	r7, sp, #0
 8006072:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;

  /* Check ADC handle */
  if (hadc == NULL)
 8006074:	687b      	ldr	r3, [r7, #4]
 8006076:	2b00      	cmp	r3, #0
 8006078:	d101      	bne.n	800607e <HAL_ADC_DeInit+0x12>
  {
    return HAL_ERROR;
 800607a:	2301      	movs	r3, #1
 800607c:	e07a      	b.n	8006174 <HAL_ADC_DeInit+0x108>

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL);
 800607e:	687b      	ldr	r3, [r7, #4]
 8006080:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006082:	f043 0202 	orr.w	r2, r3, #2
 8006086:	687b      	ldr	r3, [r7, #4]
 8006088:	659a      	str	r2, [r3, #88]	; 0x58

  /* Stop potential conversion on going, on regular group */
  tmp_hal_status = ADC_ConversionStop(hadc);
 800608a:	6878      	ldr	r0, [r7, #4]
 800608c:	f000 face 	bl	800662c <ADC_ConversionStop>
 8006090:	4603      	mov	r3, r0
 8006092:	73fb      	strb	r3, [r7, #15]

  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 8006094:	7bfb      	ldrb	r3, [r7, #15]
 8006096:	2b00      	cmp	r3, #0
 8006098:	d10f      	bne.n	80060ba <HAL_ADC_DeInit+0x4e>
  {
    /* Disable the ADC peripheral */
    tmp_hal_status = ADC_Disable(hadc);
 800609a:	6878      	ldr	r0, [r7, #4]
 800609c:	f000 fb92 	bl	80067c4 <ADC_Disable>
 80060a0:	4603      	mov	r3, r0
 80060a2:	73fb      	strb	r3, [r7, #15]

    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 80060a4:	7bfb      	ldrb	r3, [r7, #15]
 80060a6:	2b00      	cmp	r3, #0
 80060a8:	d102      	bne.n	80060b0 <HAL_ADC_DeInit+0x44>
    {
      /* Change ADC state */
      hadc->State = HAL_ADC_STATE_READY;
 80060aa:	687b      	ldr	r3, [r7, #4]
 80060ac:	2201      	movs	r2, #1
 80060ae:	659a      	str	r2, [r3, #88]	; 0x58
    }

    /* Disable ADC internal voltage regulator */
    LL_ADC_DisableInternalRegulator(hadc->Instance);
 80060b0:	687b      	ldr	r3, [r7, #4]
 80060b2:	681b      	ldr	r3, [r3, #0]
 80060b4:	4618      	mov	r0, r3
 80060b6:	f7ff fd9f 	bl	8005bf8 <LL_ADC_DisableInternalRegulator>
  /*       in HAL_ADC_MspDeInit() to reset the ADC peripheral using           */
  /*       system RCC hard reset.                                             */

  /* ========== Reset ADC registers ========== */
  /* Reset register IER */
  __HAL_ADC_DISABLE_IT(hadc, (ADC_IT_AWD3  | ADC_IT_AWD2 |
 80060ba:	687b      	ldr	r3, [r7, #4]
 80060bc:	681b      	ldr	r3, [r3, #0]
 80060be:	685b      	ldr	r3, [r3, #4]
 80060c0:	687a      	ldr	r2, [r7, #4]
 80060c2:	6812      	ldr	r2, [r2, #0]
 80060c4:	f423 7367 	bic.w	r3, r3, #924	; 0x39c
 80060c8:	f023 0303 	bic.w	r3, r3, #3
 80060cc:	6053      	str	r3, [r2, #4]
                              ADC_IT_AWD1  | ADC_IT_OVR  |
                              ADC_IT_EOS   | ADC_IT_EOC  |
                              ADC_IT_EOSMP | ADC_IT_RDY));

  /* Reset register ISR */
  __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_AWD3  | ADC_FLAG_AWD2 |
 80060ce:	687b      	ldr	r3, [r7, #4]
 80060d0:	681b      	ldr	r3, [r3, #0]
 80060d2:	f240 329f 	movw	r2, #927	; 0x39f
 80060d6:	601a      	str	r2, [r3, #0]
  /* Reset register CR */
  /* Bits ADC_CR_ADCAL, ADC_CR_ADSTP, ADC_CR_ADSTART are in access mode     */
  /* "read-set": no direct reset applicable.                                */

  /* Reset register CFGR1 */
  hadc->Instance->CFGR1 &= ~(ADC_CFGR1_AWD1CH   | ADC_CFGR1_AWD1EN  | ADC_CFGR1_AWD1SGL | ADC_CFGR1_DISCEN |
 80060d8:	687b      	ldr	r3, [r7, #4]
 80060da:	681b      	ldr	r3, [r3, #0]
 80060dc:	68d9      	ldr	r1, [r3, #12]
 80060de:	687b      	ldr	r3, [r7, #4]
 80060e0:	681a      	ldr	r2, [r3, #0]
 80060e2:	4b26      	ldr	r3, [pc, #152]	; (800617c <HAL_ADC_DeInit+0x110>)
 80060e4:	400b      	ands	r3, r1
 80060e6:	60d3      	str	r3, [r2, #12]
                             ADC_CFGR1_SCANDIR | ADC_CFGR1_DMACFG | ADC_CFGR1_DMAEN);

  /* Reset register CFGR2 */
  /* Note: Update of ADC clock mode is conditioned to ADC state disabled:   */
  /*       already done above.                                              */
  hadc->Instance->CFGR2 &= ~ADC_CFGR2_CKMODE;
 80060e8:	687b      	ldr	r3, [r7, #4]
 80060ea:	681b      	ldr	r3, [r3, #0]
 80060ec:	691a      	ldr	r2, [r3, #16]
 80060ee:	687b      	ldr	r3, [r7, #4]
 80060f0:	681b      	ldr	r3, [r3, #0]
 80060f2:	f022 4240 	bic.w	r2, r2, #3221225472	; 0xc0000000
 80060f6:	611a      	str	r2, [r3, #16]

  /* Reset register SMPR */
  hadc->Instance->SMPR &= ~ADC_SMPR_SMP1;
 80060f8:	687b      	ldr	r3, [r7, #4]
 80060fa:	681b      	ldr	r3, [r3, #0]
 80060fc:	695a      	ldr	r2, [r3, #20]
 80060fe:	687b      	ldr	r3, [r7, #4]
 8006100:	681b      	ldr	r3, [r3, #0]
 8006102:	f022 0207 	bic.w	r2, r2, #7
 8006106:	615a      	str	r2, [r3, #20]

  /* Reset registers AWDxTR */
  hadc->Instance->AWD1TR &= ~(ADC_AWD1TR_HT1 | ADC_AWD1TR_LT1);
 8006108:	687b      	ldr	r3, [r7, #4]
 800610a:	681b      	ldr	r3, [r3, #0]
 800610c:	6a1a      	ldr	r2, [r3, #32]
 800610e:	687b      	ldr	r3, [r7, #4]
 8006110:	681b      	ldr	r3, [r3, #0]
 8006112:	f002 22f0 	and.w	r2, r2, #4026593280	; 0xf000f000
 8006116:	621a      	str	r2, [r3, #32]
  hadc->Instance->AWD2TR &= ~(ADC_AWD2TR_HT2 | ADC_AWD2TR_LT2);
 8006118:	687b      	ldr	r3, [r7, #4]
 800611a:	681b      	ldr	r3, [r3, #0]
 800611c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800611e:	687b      	ldr	r3, [r7, #4]
 8006120:	681b      	ldr	r3, [r3, #0]
 8006122:	f002 22f0 	and.w	r2, r2, #4026593280	; 0xf000f000
 8006126:	625a      	str	r2, [r3, #36]	; 0x24
  hadc->Instance->AWD3TR &= ~(ADC_AWD3TR_HT3 | ADC_AWD3TR_LT3);
 8006128:	687b      	ldr	r3, [r7, #4]
 800612a:	681b      	ldr	r3, [r3, #0]
 800612c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800612e:	687b      	ldr	r3, [r7, #4]
 8006130:	681b      	ldr	r3, [r3, #0]
 8006132:	f002 22f0 	and.w	r2, r2, #4026593280	; 0xf000f000
 8006136:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Reset register CHSELR */
  hadc->Instance->CHSELR &= ~(ADC_CHSELR_SQ_ALL);
 8006138:	687b      	ldr	r3, [r7, #4]
 800613a:	681b      	ldr	r3, [r3, #0]
 800613c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800613e:	687b      	ldr	r3, [r7, #4]
 8006140:	681b      	ldr	r3, [r3, #0]
 8006142:	2200      	movs	r2, #0
 8006144:	629a      	str	r2, [r3, #40]	; 0x28

  /* Reset register DR */
  /* bits in access mode read only, no direct reset applicable */

  /* Reset register CCR */
  ADC_COMMON->CCR &= ~(ADC_CCR_VBATEN | ADC_CCR_TSEN | ADC_CCR_VREFEN | ADC_CCR_PRESC);
 8006146:	4b0e      	ldr	r3, [pc, #56]	; (8006180 <HAL_ADC_DeInit+0x114>)
 8006148:	681b      	ldr	r3, [r3, #0]
 800614a:	4a0d      	ldr	r2, [pc, #52]	; (8006180 <HAL_ADC_DeInit+0x114>)
 800614c:	f023 73fe 	bic.w	r3, r3, #33292288	; 0x1fc0000
 8006150:	6013      	str	r3, [r2, #0]

  /* DeInit the low level hardware */
  hadc->MspDeInitCallback(hadc);
#else
  /* DeInit the low level hardware */
  HAL_ADC_MspDeInit(hadc);
 8006152:	6878      	ldr	r0, [r7, #4]
 8006154:	f7fb fa1a 	bl	800158c <HAL_ADC_MspDeInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

  /* Reset HAL ADC handle variable */
  hadc->ADCGroupRegularSequencerRanks = 0x00000000UL;
 8006158:	687b      	ldr	r3, [r7, #4]
 800615a:	2200      	movs	r2, #0
 800615c:	661a      	str	r2, [r3, #96]	; 0x60

  /* Set ADC error code to none */
  ADC_CLEAR_ERRORCODE(hadc);
 800615e:	687b      	ldr	r3, [r7, #4]
 8006160:	2200      	movs	r2, #0
 8006162:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Set ADC state */
  hadc->State = HAL_ADC_STATE_RESET;
 8006164:	687b      	ldr	r3, [r7, #4]
 8006166:	2200      	movs	r2, #0
 8006168:	659a      	str	r2, [r3, #88]	; 0x58

  __HAL_UNLOCK(hadc);
 800616a:	687b      	ldr	r3, [r7, #4]
 800616c:	2200      	movs	r2, #0
 800616e:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

  return tmp_hal_status;
 8006172:	7bfb      	ldrb	r3, [r7, #15]
}
 8006174:	4618      	mov	r0, r3
 8006176:	3710      	adds	r7, #16
 8006178:	46bd      	mov	sp, r7
 800617a:	bd80      	pop	{r7, pc}
 800617c:	833e0200 	.word	0x833e0200
 8006180:	40012708 	.word	0x40012708

08006184 <HAL_ADC_Start>:
  * @note   Interruptions enabled in this function: None.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8006184:	b580      	push	{r7, lr}
 8006186:	b084      	sub	sp, #16
 8006188:	af00      	add	r7, sp, #0
 800618a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800618c:	687b      	ldr	r3, [r7, #4]
 800618e:	681b      	ldr	r3, [r3, #0]
 8006190:	4618      	mov	r0, r3
 8006192:	f7ff fdc5 	bl	8005d20 <LL_ADC_REG_IsConversionOngoing>
 8006196:	4603      	mov	r3, r0
 8006198:	2b00      	cmp	r3, #0
 800619a:	d132      	bne.n	8006202 <HAL_ADC_Start+0x7e>
  {
    __HAL_LOCK(hadc);
 800619c:	687b      	ldr	r3, [r7, #4]
 800619e:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
 80061a2:	2b01      	cmp	r3, #1
 80061a4:	d101      	bne.n	80061aa <HAL_ADC_Start+0x26>
 80061a6:	2302      	movs	r3, #2
 80061a8:	e02e      	b.n	8006208 <HAL_ADC_Start+0x84>
 80061aa:	687b      	ldr	r3, [r7, #4]
 80061ac:	2201      	movs	r2, #1
 80061ae:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 80061b2:	6878      	ldr	r0, [r7, #4]
 80061b4:	f000 fa80 	bl	80066b8 <ADC_Enable>
 80061b8:	4603      	mov	r3, r0
 80061ba:	73fb      	strb	r3, [r7, #15]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 80061bc:	7bfb      	ldrb	r3, [r7, #15]
 80061be:	2b00      	cmp	r3, #0
 80061c0:	d11a      	bne.n	80061f8 <HAL_ADC_Start+0x74>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 80061c2:	687b      	ldr	r3, [r7, #4]
 80061c4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80061c6:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 80061ca:	f023 0301 	bic.w	r3, r3, #1
 80061ce:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80061d2:	687b      	ldr	r3, [r7, #4]
 80061d4:	659a      	str	r2, [r3, #88]	; 0x58
                        HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR | HAL_ADC_STATE_REG_EOSMP,
                        HAL_ADC_STATE_REG_BUSY);

      /* Set ADC error code */
      /* Reset all ADC error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80061d6:	687b      	ldr	r3, [r7, #4]
 80061d8:	2200      	movs	r2, #0
 80061da:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 80061dc:	687b      	ldr	r3, [r7, #4]
 80061de:	681b      	ldr	r3, [r3, #0]
 80061e0:	221c      	movs	r2, #28
 80061e2:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 80061e4:	687b      	ldr	r3, [r7, #4]
 80061e6:	2200      	movs	r2, #0
 80061e8:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      /* Start ADC group regular conversion */
      LL_ADC_REG_StartConversion(hadc->Instance);
 80061ec:	687b      	ldr	r3, [r7, #4]
 80061ee:	681b      	ldr	r3, [r3, #0]
 80061f0:	4618      	mov	r0, r3
 80061f2:	f7ff fd6f 	bl	8005cd4 <LL_ADC_REG_StartConversion>
 80061f6:	e006      	b.n	8006206 <HAL_ADC_Start+0x82>
    }
    else
    {
      __HAL_UNLOCK(hadc);
 80061f8:	687b      	ldr	r3, [r7, #4]
 80061fa:	2200      	movs	r2, #0
 80061fc:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
 8006200:	e001      	b.n	8006206 <HAL_ADC_Start+0x82>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8006202:	2302      	movs	r3, #2
 8006204:	73fb      	strb	r3, [r7, #15]
  }

  return tmp_hal_status;
 8006206:	7bfb      	ldrb	r3, [r7, #15]
}
 8006208:	4618      	mov	r0, r3
 800620a:	3710      	adds	r7, #16
 800620c:	46bd      	mov	sp, r7
 800620e:	bd80      	pop	{r7, pc}

08006210 <HAL_ADC_Stop>:
  *         should be preliminarily stopped using HAL_ADCEx_InjectedStop function.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef *hadc)
{
 8006210:	b580      	push	{r7, lr}
 8006212:	b084      	sub	sp, #16
 8006214:	af00      	add	r7, sp, #0
 8006216:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  __HAL_LOCK(hadc);
 8006218:	687b      	ldr	r3, [r7, #4]
 800621a:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
 800621e:	2b01      	cmp	r3, #1
 8006220:	d101      	bne.n	8006226 <HAL_ADC_Stop+0x16>
 8006222:	2302      	movs	r3, #2
 8006224:	e022      	b.n	800626c <HAL_ADC_Stop+0x5c>
 8006226:	687b      	ldr	r3, [r7, #4]
 8006228:	2201      	movs	r2, #1
 800622a:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

  /* 1. Stop potential conversion on going, on ADC group regular */
  tmp_hal_status = ADC_ConversionStop(hadc);
 800622e:	6878      	ldr	r0, [r7, #4]
 8006230:	f000 f9fc 	bl	800662c <ADC_ConversionStop>
 8006234:	4603      	mov	r3, r0
 8006236:	73fb      	strb	r3, [r7, #15]

  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 8006238:	7bfb      	ldrb	r3, [r7, #15]
 800623a:	2b00      	cmp	r3, #0
 800623c:	d111      	bne.n	8006262 <HAL_ADC_Stop+0x52>
  {
    /* 2. Disable the ADC peripheral */
    tmp_hal_status = ADC_Disable(hadc);
 800623e:	6878      	ldr	r0, [r7, #4]
 8006240:	f000 fac0 	bl	80067c4 <ADC_Disable>
 8006244:	4603      	mov	r3, r0
 8006246:	73fb      	strb	r3, [r7, #15]

    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 8006248:	7bfb      	ldrb	r3, [r7, #15]
 800624a:	2b00      	cmp	r3, #0
 800624c:	d109      	bne.n	8006262 <HAL_ADC_Stop+0x52>
    {
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 800624e:	687b      	ldr	r3, [r7, #4]
 8006250:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006252:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006256:	f023 0301 	bic.w	r3, r3, #1
 800625a:	f043 0201 	orr.w	r2, r3, #1
 800625e:	687b      	ldr	r3, [r7, #4]
 8006260:	659a      	str	r2, [r3, #88]	; 0x58
                        HAL_ADC_STATE_REG_BUSY,
                        HAL_ADC_STATE_READY);
    }
  }

  __HAL_UNLOCK(hadc);
 8006262:	687b      	ldr	r3, [r7, #4]
 8006264:	2200      	movs	r2, #0
 8006266:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

  return tmp_hal_status;
 800626a:	7bfb      	ldrb	r3, [r7, #15]
}
 800626c:	4618      	mov	r0, r3
 800626e:	3710      	adds	r7, #16
 8006270:	46bd      	mov	sp, r7
 8006272:	bd80      	pop	{r7, pc}

08006274 <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 8006274:	b580      	push	{r7, lr}
 8006276:	b084      	sub	sp, #16
 8006278:	af00      	add	r7, sp, #0
 800627a:	6078      	str	r0, [r7, #4]
 800627c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 800627e:	687b      	ldr	r3, [r7, #4]
 8006280:	695b      	ldr	r3, [r3, #20]
 8006282:	2b08      	cmp	r3, #8
 8006284:	d102      	bne.n	800628c <HAL_ADC_PollForConversion+0x18>
  {
    tmp_flag_end = ADC_FLAG_EOS;
 8006286:	2308      	movs	r3, #8
 8006288:	60fb      	str	r3, [r7, #12]
 800628a:	e010      	b.n	80062ae <HAL_ADC_PollForConversion+0x3a>
    /* each conversion:                                                       */
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
    if ((hadc->Instance->CFGR1 & ADC_CFGR1_DMAEN) != 0UL)
 800628c:	687b      	ldr	r3, [r7, #4]
 800628e:	681b      	ldr	r3, [r3, #0]
 8006290:	68db      	ldr	r3, [r3, #12]
 8006292:	f003 0301 	and.w	r3, r3, #1
 8006296:	2b00      	cmp	r3, #0
 8006298:	d007      	beq.n	80062aa <HAL_ADC_PollForConversion+0x36>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800629a:	687b      	ldr	r3, [r7, #4]
 800629c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800629e:	f043 0220 	orr.w	r2, r3, #32
 80062a2:	687b      	ldr	r3, [r7, #4]
 80062a4:	659a      	str	r2, [r3, #88]	; 0x58

      return HAL_ERROR;
 80062a6:	2301      	movs	r3, #1
 80062a8:	e077      	b.n	800639a <HAL_ADC_PollForConversion+0x126>
    }
    else
    {
      tmp_flag_end = (ADC_FLAG_EOC);
 80062aa:	2304      	movs	r3, #4
 80062ac:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 80062ae:	f7fc fadf 	bl	8002870 <HAL_GetTick>
 80062b2:	60b8      	str	r0, [r7, #8]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_flag_end) == 0UL)
 80062b4:	e021      	b.n	80062fa <HAL_ADC_PollForConversion+0x86>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 80062b6:	683b      	ldr	r3, [r7, #0]
 80062b8:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80062bc:	d01d      	beq.n	80062fa <HAL_ADC_PollForConversion+0x86>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 80062be:	f7fc fad7 	bl	8002870 <HAL_GetTick>
 80062c2:	4602      	mov	r2, r0
 80062c4:	68bb      	ldr	r3, [r7, #8]
 80062c6:	1ad3      	subs	r3, r2, r3
 80062c8:	683a      	ldr	r2, [r7, #0]
 80062ca:	429a      	cmp	r2, r3
 80062cc:	d302      	bcc.n	80062d4 <HAL_ADC_PollForConversion+0x60>
 80062ce:	683b      	ldr	r3, [r7, #0]
 80062d0:	2b00      	cmp	r3, #0
 80062d2:	d112      	bne.n	80062fa <HAL_ADC_PollForConversion+0x86>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->ISR & tmp_flag_end) == 0UL)
 80062d4:	687b      	ldr	r3, [r7, #4]
 80062d6:	681b      	ldr	r3, [r3, #0]
 80062d8:	681a      	ldr	r2, [r3, #0]
 80062da:	68fb      	ldr	r3, [r7, #12]
 80062dc:	4013      	ands	r3, r2
 80062de:	2b00      	cmp	r3, #0
 80062e0:	d10b      	bne.n	80062fa <HAL_ADC_PollForConversion+0x86>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 80062e2:	687b      	ldr	r3, [r7, #4]
 80062e4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80062e6:	f043 0204 	orr.w	r2, r3, #4
 80062ea:	687b      	ldr	r3, [r7, #4]
 80062ec:	659a      	str	r2, [r3, #88]	; 0x58

          __HAL_UNLOCK(hadc);
 80062ee:	687b      	ldr	r3, [r7, #4]
 80062f0:	2200      	movs	r2, #0
 80062f2:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

          return HAL_TIMEOUT;
 80062f6:	2303      	movs	r3, #3
 80062f8:	e04f      	b.n	800639a <HAL_ADC_PollForConversion+0x126>
  while ((hadc->Instance->ISR & tmp_flag_end) == 0UL)
 80062fa:	687b      	ldr	r3, [r7, #4]
 80062fc:	681b      	ldr	r3, [r3, #0]
 80062fe:	681a      	ldr	r2, [r3, #0]
 8006300:	68fb      	ldr	r3, [r7, #12]
 8006302:	4013      	ands	r3, r2
 8006304:	2b00      	cmp	r3, #0
 8006306:	d0d6      	beq.n	80062b6 <HAL_ADC_PollForConversion+0x42>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8006308:	687b      	ldr	r3, [r7, #4]
 800630a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800630c:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8006310:	687b      	ldr	r3, [r7, #4]
 8006312:	659a      	str	r2, [r3, #88]	; 0x58

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8006314:	687b      	ldr	r3, [r7, #4]
 8006316:	681b      	ldr	r3, [r3, #0]
 8006318:	4618      	mov	r0, r3
 800631a:	f7ff fbe6 	bl	8005aea <LL_ADC_REG_IsTriggerSourceSWStart>
 800631e:	4603      	mov	r3, r0
 8006320:	2b00      	cmp	r3, #0
 8006322:	d031      	beq.n	8006388 <HAL_ADC_PollForConversion+0x114>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 8006324:	687b      	ldr	r3, [r7, #4]
 8006326:	7e9b      	ldrb	r3, [r3, #26]
 8006328:	2b00      	cmp	r3, #0
 800632a:	d12d      	bne.n	8006388 <HAL_ADC_PollForConversion+0x114>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 800632c:	687b      	ldr	r3, [r7, #4]
 800632e:	681b      	ldr	r3, [r3, #0]
 8006330:	681b      	ldr	r3, [r3, #0]
 8006332:	f003 0308 	and.w	r3, r3, #8
 8006336:	2b08      	cmp	r3, #8
 8006338:	d126      	bne.n	8006388 <HAL_ADC_PollForConversion+0x114>
    {
      /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit             */
      /* ADSTART==0 (no conversion on going)                                  */
      if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800633a:	687b      	ldr	r3, [r7, #4]
 800633c:	681b      	ldr	r3, [r3, #0]
 800633e:	4618      	mov	r0, r3
 8006340:	f7ff fcee 	bl	8005d20 <LL_ADC_REG_IsConversionOngoing>
 8006344:	4603      	mov	r3, r0
 8006346:	2b00      	cmp	r3, #0
 8006348:	d112      	bne.n	8006370 <HAL_ADC_PollForConversion+0xfc>
      {
        /* Disable ADC end of single conversion interrupt on group regular */
        /* Note: Overrun interrupt was enabled with EOC interrupt in          */
        /* HAL_Start_IT(), but is not disabled here because can be used       */
        /* by overrun IRQ process below.                                      */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 800634a:	687b      	ldr	r3, [r7, #4]
 800634c:	681b      	ldr	r3, [r3, #0]
 800634e:	685a      	ldr	r2, [r3, #4]
 8006350:	687b      	ldr	r3, [r7, #4]
 8006352:	681b      	ldr	r3, [r3, #0]
 8006354:	f022 020c 	bic.w	r2, r2, #12
 8006358:	605a      	str	r2, [r3, #4]

        /* Set ADC state */
        ADC_STATE_CLR_SET(hadc->State,
 800635a:	687b      	ldr	r3, [r7, #4]
 800635c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800635e:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006362:	f023 0301 	bic.w	r3, r3, #1
 8006366:	f043 0201 	orr.w	r2, r3, #1
 800636a:	687b      	ldr	r3, [r7, #4]
 800636c:	659a      	str	r2, [r3, #88]	; 0x58
 800636e:	e00b      	b.n	8006388 <HAL_ADC_PollForConversion+0x114>
                          HAL_ADC_STATE_READY);
      }
      else
      {
        /* Change ADC state to error state */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8006370:	687b      	ldr	r3, [r7, #4]
 8006372:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006374:	f043 0220 	orr.w	r2, r3, #32
 8006378:	687b      	ldr	r3, [r7, #4]
 800637a:	659a      	str	r2, [r3, #88]	; 0x58

        /* Set ADC error code to ADC peripheral internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800637c:	687b      	ldr	r3, [r7, #4]
 800637e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006380:	f043 0201 	orr.w	r2, r3, #1
 8006384:	687b      	ldr	r3, [r7, #4]
 8006386:	65da      	str	r2, [r3, #92]	; 0x5c
  }

  /* Clear end of conversion flag of regular group if low power feature       */
  /* "LowPowerAutoWait " is disabled, to not interfere with this feature      */
  /* until data register is read using function HAL_ADC_GetValue().           */
  if (hadc->Init.LowPowerAutoWait == DISABLE)
 8006388:	687b      	ldr	r3, [r7, #4]
 800638a:	7e1b      	ldrb	r3, [r3, #24]
 800638c:	2b00      	cmp	r3, #0
 800638e:	d103      	bne.n	8006398 <HAL_ADC_PollForConversion+0x124>
  {
    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8006390:	687b      	ldr	r3, [r7, #4]
 8006392:	681b      	ldr	r3, [r3, #0]
 8006394:	220c      	movs	r2, #12
 8006396:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8006398:	2300      	movs	r3, #0
}
 800639a:	4618      	mov	r0, r3
 800639c:	3710      	adds	r7, #16
 800639e:	46bd      	mov	sp, r7
 80063a0:	bd80      	pop	{r7, pc}

080063a2 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 80063a2:	b480      	push	{r7}
 80063a4:	b083      	sub	sp, #12
 80063a6:	af00      	add	r7, sp, #0
 80063a8:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 80063aa:	687b      	ldr	r3, [r7, #4]
 80063ac:	681b      	ldr	r3, [r3, #0]
 80063ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
}
 80063b0:	4618      	mov	r0, r3
 80063b2:	370c      	adds	r7, #12
 80063b4:	46bd      	mov	sp, r7
 80063b6:	bc80      	pop	{r7}
 80063b8:	4770      	bx	lr
	...

080063bc <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *pConfig)
{
 80063bc:	b580      	push	{r7, lr}
 80063be:	b088      	sub	sp, #32
 80063c0:	af00      	add	r7, sp, #0
 80063c2:	6078      	str	r0, [r7, #4]
 80063c4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80063c6:	2300      	movs	r3, #0
 80063c8:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 80063ca:	2300      	movs	r3, #0
 80063cc:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CHANNEL(pConfig->Channel));
  assert_param(IS_ADC_SAMPLING_TIME_COMMON(pConfig->SamplingTime));

  if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 80063ce:	687b      	ldr	r3, [r7, #4]
 80063d0:	691b      	ldr	r3, [r3, #16]
 80063d2:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
    assert_param(IS_ADC_REGULAR_NB_CONV(hadc->Init.NbrOfConversion));

    assert_param(IS_ADC_REGULAR_RANK(pConfig->Rank));
  }

  __HAL_LOCK(hadc);
 80063d6:	687b      	ldr	r3, [r7, #4]
 80063d8:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
 80063dc:	2b01      	cmp	r3, #1
 80063de:	d101      	bne.n	80063e4 <HAL_ADC_ConfigChannel+0x28>
 80063e0:	2302      	movs	r3, #2
 80063e2:	e110      	b.n	8006606 <HAL_ADC_ConfigChannel+0x24a>
 80063e4:	687b      	ldr	r3, [r7, #4]
 80063e6:	2201      	movs	r2, #1
 80063e8:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel sampling time                                                 */
  /*  - Management of internal measurement channels: VrefInt/TempSensor/Vbat  */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80063ec:	687b      	ldr	r3, [r7, #4]
 80063ee:	681b      	ldr	r3, [r3, #0]
 80063f0:	4618      	mov	r0, r3
 80063f2:	f7ff fc95 	bl	8005d20 <LL_ADC_REG_IsConversionOngoing>
 80063f6:	4603      	mov	r3, r0
 80063f8:	2b00      	cmp	r3, #0
 80063fa:	f040 80f7 	bne.w	80065ec <HAL_ADC_ConfigChannel+0x230>
    /* If sequencer set to not fully configurable with channel rank set to    */
    /* none, remove the channel from the sequencer.                           */
    /* Otherwise (sequencer set to fully configurable or to to not fully      */
    /* configurable with channel rank to be set), configure the selected      */
    /* channel.                                                               */
    if (pConfig->Rank != ADC_RANK_NONE)
 80063fe:	683b      	ldr	r3, [r7, #0]
 8006400:	685b      	ldr	r3, [r3, #4]
 8006402:	2b02      	cmp	r3, #2
 8006404:	f000 80b1 	beq.w	800656a <HAL_ADC_ConfigChannel+0x1ae>
      /* Note: ADC channel configuration requires few ADC clock cycles        */
      /*       to be ready. Processing of ADC settings in this function       */
      /*       induce that a specific wait time is not necessary.             */
      /*       For more details on ADC channel configuration ready,           */
      /*       refer to function "LL_ADC_IsActiveFlag_CCRDY()".               */
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8006408:	687b      	ldr	r3, [r7, #4]
 800640a:	691b      	ldr	r3, [r3, #16]
 800640c:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8006410:	d004      	beq.n	800641c <HAL_ADC_ConfigChannel+0x60>
          (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD))
 8006412:	687b      	ldr	r3, [r7, #4]
 8006414:	691b      	ldr	r3, [r3, #16]
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8006416:	4a7e      	ldr	r2, [pc, #504]	; (8006610 <HAL_ADC_ConfigChannel+0x254>)
 8006418:	4293      	cmp	r3, r2
 800641a:	d108      	bne.n	800642e <HAL_ADC_ConfigChannel+0x72>
      {
        /* Sequencer set to not fully configurable:                           */
        /* Set the channel by enabling the corresponding bitfield.            */
        LL_ADC_REG_SetSequencerChAdd(hadc->Instance, pConfig->Channel);
 800641c:	687b      	ldr	r3, [r7, #4]
 800641e:	681a      	ldr	r2, [r3, #0]
 8006420:	683b      	ldr	r3, [r7, #0]
 8006422:	681b      	ldr	r3, [r3, #0]
 8006424:	4619      	mov	r1, r3
 8006426:	4610      	mov	r0, r2
 8006428:	f7ff fb92 	bl	8005b50 <LL_ADC_REG_SetSequencerChAdd>
 800642c:	e041      	b.n	80064b2 <HAL_ADC_ConfigChannel+0xf6>
      {
        /* Sequencer set to fully configurable:                               */
        /* Set the channel by entering it into the selected rank.             */

        /* Memorize the channel set into variable in HAL ADC handle */
        MODIFY_REG(hadc->ADCGroupRegularSequencerRanks,
 800642e:	687b      	ldr	r3, [r7, #4]
 8006430:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8006432:	683b      	ldr	r3, [r7, #0]
 8006434:	685b      	ldr	r3, [r3, #4]
 8006436:	f003 031f 	and.w	r3, r3, #31
 800643a:	210f      	movs	r1, #15
 800643c:	fa01 f303 	lsl.w	r3, r1, r3
 8006440:	43db      	mvns	r3, r3
 8006442:	401a      	ands	r2, r3
 8006444:	683b      	ldr	r3, [r7, #0]
 8006446:	681b      	ldr	r3, [r3, #0]
 8006448:	f3c3 0311 	ubfx	r3, r3, #0, #18
 800644c:	2b00      	cmp	r3, #0
 800644e:	d105      	bne.n	800645c <HAL_ADC_ConfigChannel+0xa0>
 8006450:	683b      	ldr	r3, [r7, #0]
 8006452:	681b      	ldr	r3, [r3, #0]
 8006454:	0e9b      	lsrs	r3, r3, #26
 8006456:	f003 031f 	and.w	r3, r3, #31
 800645a:	e011      	b.n	8006480 <HAL_ADC_ConfigChannel+0xc4>
 800645c:	683b      	ldr	r3, [r7, #0]
 800645e:	681b      	ldr	r3, [r3, #0]
 8006460:	613b      	str	r3, [r7, #16]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006462:	693b      	ldr	r3, [r7, #16]
 8006464:	fa93 f3a3 	rbit	r3, r3
 8006468:	60fb      	str	r3, [r7, #12]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 800646a:	68fb      	ldr	r3, [r7, #12]
 800646c:	617b      	str	r3, [r7, #20]
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 800646e:	697b      	ldr	r3, [r7, #20]
 8006470:	2b00      	cmp	r3, #0
 8006472:	d101      	bne.n	8006478 <HAL_ADC_ConfigChannel+0xbc>
  {
    return 32U;
 8006474:	2320      	movs	r3, #32
 8006476:	e003      	b.n	8006480 <HAL_ADC_ConfigChannel+0xc4>
  }
  return __builtin_clz(value);
 8006478:	697b      	ldr	r3, [r7, #20]
 800647a:	fab3 f383 	clz	r3, r3
 800647e:	b2db      	uxtb	r3, r3
 8006480:	6839      	ldr	r1, [r7, #0]
 8006482:	6849      	ldr	r1, [r1, #4]
 8006484:	f001 011f 	and.w	r1, r1, #31
 8006488:	408b      	lsls	r3, r1
 800648a:	431a      	orrs	r2, r3
 800648c:	687b      	ldr	r3, [r7, #4]
 800648e:	661a      	str	r2, [r3, #96]	; 0x60

        /* If the selected rank is below ADC group regular sequencer length,  */
        /* apply the configuration in ADC register.                           */
        /* Note: Otherwise, configuration is not applied.                     */
        /*       To apply it, parameter'NbrOfConversion' must be increased.   */
        if (((pConfig->Rank >> 2UL) + 1UL) <= hadc->Init.NbrOfConversion)
 8006490:	683b      	ldr	r3, [r7, #0]
 8006492:	685b      	ldr	r3, [r3, #4]
 8006494:	089b      	lsrs	r3, r3, #2
 8006496:	1c5a      	adds	r2, r3, #1
 8006498:	687b      	ldr	r3, [r7, #4]
 800649a:	69db      	ldr	r3, [r3, #28]
 800649c:	429a      	cmp	r2, r3
 800649e:	d808      	bhi.n	80064b2 <HAL_ADC_ConfigChannel+0xf6>
        {
          LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 80064a0:	687b      	ldr	r3, [r7, #4]
 80064a2:	6818      	ldr	r0, [r3, #0]
 80064a4:	683b      	ldr	r3, [r7, #0]
 80064a6:	6859      	ldr	r1, [r3, #4]
 80064a8:	683b      	ldr	r3, [r7, #0]
 80064aa:	681b      	ldr	r3, [r3, #0]
 80064ac:	461a      	mov	r2, r3
 80064ae:	f7ff fb2e 	bl	8005b0e <LL_ADC_REG_SetSequencerRanks>
        }
      }

      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 80064b2:	687b      	ldr	r3, [r7, #4]
 80064b4:	6818      	ldr	r0, [r3, #0]
 80064b6:	683b      	ldr	r3, [r7, #0]
 80064b8:	6819      	ldr	r1, [r3, #0]
 80064ba:	683b      	ldr	r3, [r7, #0]
 80064bc:	689b      	ldr	r3, [r3, #8]
 80064be:	461a      	mov	r2, r3
 80064c0:	f7ff fb6b 	bl	8005b9a <LL_ADC_SetChannelSamplingTime>
      /* internal measurement paths enable: If internal channel selected,     */
      /* enable dedicated internal buffers and path.                          */
      /* Note: these internal measurement paths can be disabled using         */
      /*       HAL_ADC_DeInit() or removing the channel from sequencer with   */
      /*       channel configuration parameter "Rank".                        */
      if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 80064c4:	683b      	ldr	r3, [r7, #0]
 80064c6:	681b      	ldr	r3, [r3, #0]
 80064c8:	2b00      	cmp	r3, #0
 80064ca:	f280 8097 	bge.w	80065fc <HAL_ADC_ConfigChannel+0x240>
      {
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80064ce:	4851      	ldr	r0, [pc, #324]	; (8006614 <HAL_ADC_ConfigChannel+0x258>)
 80064d0:	f7ff fac8 	bl	8005a64 <LL_ADC_GetCommonPathInternalCh>
 80064d4:	61b8      	str	r0, [r7, #24]

        /* If the requested internal measurement path has already been enabled,   */
        /* bypass the configuration processing.                                   */
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 80064d6:	683b      	ldr	r3, [r7, #0]
 80064d8:	681b      	ldr	r3, [r3, #0]
 80064da:	4a4f      	ldr	r2, [pc, #316]	; (8006618 <HAL_ADC_ConfigChannel+0x25c>)
 80064dc:	4293      	cmp	r3, r2
 80064de:	d120      	bne.n	8006522 <HAL_ADC_ConfigChannel+0x166>
            ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 80064e0:	69bb      	ldr	r3, [r7, #24]
 80064e2:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 80064e6:	2b00      	cmp	r3, #0
 80064e8:	d11b      	bne.n	8006522 <HAL_ADC_ConfigChannel+0x166>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80064ea:	69bb      	ldr	r3, [r7, #24]
 80064ec:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80064f0:	4619      	mov	r1, r3
 80064f2:	4848      	ldr	r0, [pc, #288]	; (8006614 <HAL_ADC_ConfigChannel+0x258>)
 80064f4:	f7ff faa4 	bl	8005a40 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80064f8:	4b48      	ldr	r3, [pc, #288]	; (800661c <HAL_ADC_ConfigChannel+0x260>)
 80064fa:	681b      	ldr	r3, [r3, #0]
 80064fc:	099b      	lsrs	r3, r3, #6
 80064fe:	4a48      	ldr	r2, [pc, #288]	; (8006620 <HAL_ADC_ConfigChannel+0x264>)
 8006500:	fba2 2303 	umull	r2, r3, r2, r3
 8006504:	099b      	lsrs	r3, r3, #6
 8006506:	1c5a      	adds	r2, r3, #1
 8006508:	4613      	mov	r3, r2
 800650a:	005b      	lsls	r3, r3, #1
 800650c:	4413      	add	r3, r2
 800650e:	009b      	lsls	r3, r3, #2
 8006510:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 8006512:	e002      	b.n	800651a <HAL_ADC_ConfigChannel+0x15e>
          {
            wait_loop_index--;
 8006514:	68bb      	ldr	r3, [r7, #8]
 8006516:	3b01      	subs	r3, #1
 8006518:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 800651a:	68bb      	ldr	r3, [r7, #8]
 800651c:	2b00      	cmp	r3, #0
 800651e:	d1f9      	bne.n	8006514 <HAL_ADC_ConfigChannel+0x158>
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8006520:	e06c      	b.n	80065fc <HAL_ADC_ConfigChannel+0x240>
          }
        }
        else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 8006522:	683b      	ldr	r3, [r7, #0]
 8006524:	681b      	ldr	r3, [r3, #0]
 8006526:	4a3f      	ldr	r2, [pc, #252]	; (8006624 <HAL_ADC_ConfigChannel+0x268>)
 8006528:	4293      	cmp	r3, r2
 800652a:	d10c      	bne.n	8006546 <HAL_ADC_ConfigChannel+0x18a>
                 && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 800652c:	69bb      	ldr	r3, [r7, #24]
 800652e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8006532:	2b00      	cmp	r3, #0
 8006534:	d107      	bne.n	8006546 <HAL_ADC_ConfigChannel+0x18a>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8006536:	69bb      	ldr	r3, [r7, #24]
 8006538:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800653c:	4619      	mov	r1, r3
 800653e:	4835      	ldr	r0, [pc, #212]	; (8006614 <HAL_ADC_ConfigChannel+0x258>)
 8006540:	f7ff fa7e 	bl	8005a40 <LL_ADC_SetCommonPathInternalCh>
 8006544:	e05a      	b.n	80065fc <HAL_ADC_ConfigChannel+0x240>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
        else if ((pConfig->Channel == ADC_CHANNEL_VREFINT) &&
 8006546:	683b      	ldr	r3, [r7, #0]
 8006548:	681b      	ldr	r3, [r3, #0]
 800654a:	4a37      	ldr	r2, [pc, #220]	; (8006628 <HAL_ADC_ConfigChannel+0x26c>)
 800654c:	4293      	cmp	r3, r2
 800654e:	d155      	bne.n	80065fc <HAL_ADC_ConfigChannel+0x240>
                 ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8006550:	69bb      	ldr	r3, [r7, #24]
 8006552:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
        else if ((pConfig->Channel == ADC_CHANNEL_VREFINT) &&
 8006556:	2b00      	cmp	r3, #0
 8006558:	d150      	bne.n	80065fc <HAL_ADC_ConfigChannel+0x240>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800655a:	69bb      	ldr	r3, [r7, #24]
 800655c:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8006560:	4619      	mov	r1, r3
 8006562:	482c      	ldr	r0, [pc, #176]	; (8006614 <HAL_ADC_ConfigChannel+0x258>)
 8006564:	f7ff fa6c 	bl	8005a40 <LL_ADC_SetCommonPathInternalCh>
 8006568:	e048      	b.n	80065fc <HAL_ADC_ConfigChannel+0x240>
      /* Regular sequencer configuration */
      /* Note: Case of sequencer set to fully configurable:                   */
      /*       Sequencer rank cannot be disabled, only affected to            */
      /*       another channel.                                               */
      /*       To remove a rank, use parameter 'NbrOfConversion".             */
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 800656a:	687b      	ldr	r3, [r7, #4]
 800656c:	691b      	ldr	r3, [r3, #16]
 800656e:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8006572:	d004      	beq.n	800657e <HAL_ADC_ConfigChannel+0x1c2>
          (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD))
 8006574:	687b      	ldr	r3, [r7, #4]
 8006576:	691b      	ldr	r3, [r3, #16]
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8006578:	4a25      	ldr	r2, [pc, #148]	; (8006610 <HAL_ADC_ConfigChannel+0x254>)
 800657a:	4293      	cmp	r3, r2
 800657c:	d107      	bne.n	800658e <HAL_ADC_ConfigChannel+0x1d2>
      {
        /* Sequencer set to not fully configurable:                           */
        /* Reset the channel by disabling the corresponding bitfield.         */
        LL_ADC_REG_SetSequencerChRem(hadc->Instance, pConfig->Channel);
 800657e:	687b      	ldr	r3, [r7, #4]
 8006580:	681a      	ldr	r2, [r3, #0]
 8006582:	683b      	ldr	r3, [r7, #0]
 8006584:	681b      	ldr	r3, [r3, #0]
 8006586:	4619      	mov	r1, r3
 8006588:	4610      	mov	r0, r2
 800658a:	f7ff faf3 	bl	8005b74 <LL_ADC_REG_SetSequencerChRem>
      }

      /* Management of internal measurement channels: Vbat/VrefInt/TempSensor.  */
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 800658e:	683b      	ldr	r3, [r7, #0]
 8006590:	681b      	ldr	r3, [r3, #0]
 8006592:	2b00      	cmp	r3, #0
 8006594:	da32      	bge.n	80065fc <HAL_ADC_ConfigChannel+0x240>
      {
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8006596:	481f      	ldr	r0, [pc, #124]	; (8006614 <HAL_ADC_ConfigChannel+0x258>)
 8006598:	f7ff fa64 	bl	8005a64 <LL_ADC_GetCommonPathInternalCh>
 800659c:	61b8      	str	r0, [r7, #24]

        if (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800659e:	683b      	ldr	r3, [r7, #0]
 80065a0:	681b      	ldr	r3, [r3, #0]
 80065a2:	4a1d      	ldr	r2, [pc, #116]	; (8006618 <HAL_ADC_ConfigChannel+0x25c>)
 80065a4:	4293      	cmp	r3, r2
 80065a6:	d107      	bne.n	80065b8 <HAL_ADC_ConfigChannel+0x1fc>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80065a8:	69bb      	ldr	r3, [r7, #24]
 80065aa:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 80065ae:	4619      	mov	r1, r3
 80065b0:	4818      	ldr	r0, [pc, #96]	; (8006614 <HAL_ADC_ConfigChannel+0x258>)
 80065b2:	f7ff fa45 	bl	8005a40 <LL_ADC_SetCommonPathInternalCh>
 80065b6:	e021      	b.n	80065fc <HAL_ADC_ConfigChannel+0x240>
                                         ~LL_ADC_PATH_INTERNAL_TEMPSENSOR & tmp_config_internal_channel);
        }
        else if (pConfig->Channel == ADC_CHANNEL_VBAT)
 80065b8:	683b      	ldr	r3, [r7, #0]
 80065ba:	681b      	ldr	r3, [r3, #0]
 80065bc:	4a19      	ldr	r2, [pc, #100]	; (8006624 <HAL_ADC_ConfigChannel+0x268>)
 80065be:	4293      	cmp	r3, r2
 80065c0:	d107      	bne.n	80065d2 <HAL_ADC_ConfigChannel+0x216>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80065c2:	69bb      	ldr	r3, [r7, #24]
 80065c4:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80065c8:	4619      	mov	r1, r3
 80065ca:	4812      	ldr	r0, [pc, #72]	; (8006614 <HAL_ADC_ConfigChannel+0x258>)
 80065cc:	f7ff fa38 	bl	8005a40 <LL_ADC_SetCommonPathInternalCh>
 80065d0:	e014      	b.n	80065fc <HAL_ADC_ConfigChannel+0x240>
                                         ~LL_ADC_PATH_INTERNAL_VBAT & tmp_config_internal_channel);
        }
        else if (pConfig->Channel == ADC_CHANNEL_VREFINT)
 80065d2:	683b      	ldr	r3, [r7, #0]
 80065d4:	681b      	ldr	r3, [r3, #0]
 80065d6:	4a14      	ldr	r2, [pc, #80]	; (8006628 <HAL_ADC_ConfigChannel+0x26c>)
 80065d8:	4293      	cmp	r3, r2
 80065da:	d10f      	bne.n	80065fc <HAL_ADC_ConfigChannel+0x240>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80065dc:	69bb      	ldr	r3, [r7, #24]
 80065de:	f423 0380 	bic.w	r3, r3, #4194304	; 0x400000
 80065e2:	4619      	mov	r1, r3
 80065e4:	480b      	ldr	r0, [pc, #44]	; (8006614 <HAL_ADC_ConfigChannel+0x258>)
 80065e6:	f7ff fa2b 	bl	8005a40 <LL_ADC_SetCommonPathInternalCh>
 80065ea:	e007      	b.n	80065fc <HAL_ADC_ConfigChannel+0x240>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80065ec:	687b      	ldr	r3, [r7, #4]
 80065ee:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80065f0:	f043 0220 	orr.w	r2, r3, #32
 80065f4:	687b      	ldr	r3, [r7, #4]
 80065f6:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 80065f8:	2301      	movs	r3, #1
 80065fa:	77fb      	strb	r3, [r7, #31]
  }

  __HAL_UNLOCK(hadc);
 80065fc:	687b      	ldr	r3, [r7, #4]
 80065fe:	2200      	movs	r2, #0
 8006600:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

  return tmp_hal_status;
 8006604:	7ffb      	ldrb	r3, [r7, #31]
}
 8006606:	4618      	mov	r0, r3
 8006608:	3720      	adds	r7, #32
 800660a:	46bd      	mov	sp, r7
 800660c:	bd80      	pop	{r7, pc}
 800660e:	bf00      	nop
 8006610:	80000004 	.word	0x80000004
 8006614:	40012708 	.word	0x40012708
 8006618:	b0001000 	.word	0xb0001000
 800661c:	20000000 	.word	0x20000000
 8006620:	053e2d63 	.word	0x053e2d63
 8006624:	b8004000 	.word	0xb8004000
 8006628:	b4002000 	.word	0xb4002000

0800662c <ADC_ConversionStop>:
  *         stopped to disable the ADC.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef *hadc)
{
 800662c:	b580      	push	{r7, lr}
 800662e:	b084      	sub	sp, #16
 8006630:	af00      	add	r7, sp, #0
 8006632:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Verification if ADC is not already stopped on regular group to bypass    */
  /* this function if not needed.                                             */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) != 0UL)
 8006634:	687b      	ldr	r3, [r7, #4]
 8006636:	681b      	ldr	r3, [r3, #0]
 8006638:	4618      	mov	r0, r3
 800663a:	f7ff fb71 	bl	8005d20 <LL_ADC_REG_IsConversionOngoing>
 800663e:	4603      	mov	r3, r0
 8006640:	2b00      	cmp	r3, #0
 8006642:	d033      	beq.n	80066ac <ADC_ConversionStop+0x80>
  {
    /* Stop potential conversion on going on regular group */
    /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0 */
    if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 8006644:	687b      	ldr	r3, [r7, #4]
 8006646:	681b      	ldr	r3, [r3, #0]
 8006648:	4618      	mov	r0, r3
 800664a:	f7ff fb31 	bl	8005cb0 <LL_ADC_IsDisableOngoing>
 800664e:	4603      	mov	r3, r0
 8006650:	2b00      	cmp	r3, #0
 8006652:	d104      	bne.n	800665e <ADC_ConversionStop+0x32>
    {
      /* Stop ADC group regular conversion */
      LL_ADC_REG_StopConversion(hadc->Instance);
 8006654:	687b      	ldr	r3, [r7, #4]
 8006656:	681b      	ldr	r3, [r3, #0]
 8006658:	4618      	mov	r0, r3
 800665a:	f7ff fb4e 	bl	8005cfa <LL_ADC_REG_StopConversion>
    }

    /* Wait for conversion effectively stopped */
    /* Get tick count */
    tickstart = HAL_GetTick();
 800665e:	f7fc f907 	bl	8002870 <HAL_GetTick>
 8006662:	60f8      	str	r0, [r7, #12]

    while ((hadc->Instance->CR & ADC_CR_ADSTART) != 0UL)
 8006664:	e01b      	b.n	800669e <ADC_ConversionStop+0x72>
    {
      if ((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 8006666:	f7fc f903 	bl	8002870 <HAL_GetTick>
 800666a:	4602      	mov	r2, r0
 800666c:	68fb      	ldr	r3, [r7, #12]
 800666e:	1ad3      	subs	r3, r2, r3
 8006670:	2b02      	cmp	r3, #2
 8006672:	d914      	bls.n	800669e <ADC_ConversionStop+0x72>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADSTART) != 0UL)
 8006674:	687b      	ldr	r3, [r7, #4]
 8006676:	681b      	ldr	r3, [r3, #0]
 8006678:	689b      	ldr	r3, [r3, #8]
 800667a:	f003 0304 	and.w	r3, r3, #4
 800667e:	2b00      	cmp	r3, #0
 8006680:	d00d      	beq.n	800669e <ADC_ConversionStop+0x72>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8006682:	687b      	ldr	r3, [r7, #4]
 8006684:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006686:	f043 0210 	orr.w	r2, r3, #16
 800668a:	687b      	ldr	r3, [r7, #4]
 800668c:	659a      	str	r2, [r3, #88]	; 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800668e:	687b      	ldr	r3, [r7, #4]
 8006690:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006692:	f043 0201 	orr.w	r2, r3, #1
 8006696:	687b      	ldr	r3, [r7, #4]
 8006698:	65da      	str	r2, [r3, #92]	; 0x5c

          return HAL_ERROR;
 800669a:	2301      	movs	r3, #1
 800669c:	e007      	b.n	80066ae <ADC_ConversionStop+0x82>
    while ((hadc->Instance->CR & ADC_CR_ADSTART) != 0UL)
 800669e:	687b      	ldr	r3, [r7, #4]
 80066a0:	681b      	ldr	r3, [r3, #0]
 80066a2:	689b      	ldr	r3, [r3, #8]
 80066a4:	f003 0304 	and.w	r3, r3, #4
 80066a8:	2b00      	cmp	r3, #0
 80066aa:	d1dc      	bne.n	8006666 <ADC_ConversionStop+0x3a>
    }

  }

  /* Return HAL status */
  return HAL_OK;
 80066ac:	2300      	movs	r3, #0
}
 80066ae:	4618      	mov	r0, r3
 80066b0:	3710      	adds	r7, #16
 80066b2:	46bd      	mov	sp, r7
 80066b4:	bd80      	pop	{r7, pc}
	...

080066b8 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 80066b8:	b580      	push	{r7, lr}
 80066ba:	b084      	sub	sp, #16
 80066bc:	af00      	add	r7, sp, #0
 80066be:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 80066c0:	2300      	movs	r3, #0
 80066c2:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80066c4:	687b      	ldr	r3, [r7, #4]
 80066c6:	681b      	ldr	r3, [r3, #0]
 80066c8:	4618      	mov	r0, r3
 80066ca:	f7ff fadf 	bl	8005c8c <LL_ADC_IsEnabled>
 80066ce:	4603      	mov	r3, r0
 80066d0:	2b00      	cmp	r3, #0
 80066d2:	d169      	bne.n	80067a8 <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_ADSTP | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 80066d4:	687b      	ldr	r3, [r7, #4]
 80066d6:	681b      	ldr	r3, [r3, #0]
 80066d8:	689a      	ldr	r2, [r3, #8]
 80066da:	4b36      	ldr	r3, [pc, #216]	; (80067b4 <ADC_Enable+0xfc>)
 80066dc:	4013      	ands	r3, r2
 80066de:	2b00      	cmp	r3, #0
 80066e0:	d00d      	beq.n	80066fe <ADC_Enable+0x46>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80066e2:	687b      	ldr	r3, [r7, #4]
 80066e4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80066e6:	f043 0210 	orr.w	r2, r3, #16
 80066ea:	687b      	ldr	r3, [r7, #4]
 80066ec:	659a      	str	r2, [r3, #88]	; 0x58

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80066ee:	687b      	ldr	r3, [r7, #4]
 80066f0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80066f2:	f043 0201 	orr.w	r2, r3, #1
 80066f6:	687b      	ldr	r3, [r7, #4]
 80066f8:	65da      	str	r2, [r3, #92]	; 0x5c

      return HAL_ERROR;
 80066fa:	2301      	movs	r3, #1
 80066fc:	e055      	b.n	80067aa <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 80066fe:	687b      	ldr	r3, [r7, #4]
 8006700:	681b      	ldr	r3, [r3, #0]
 8006702:	4618      	mov	r0, r3
 8006704:	f7ff fa9c 	bl	8005c40 <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) & LL_ADC_PATH_INTERNAL_TEMPSENSOR) 
 8006708:	482b      	ldr	r0, [pc, #172]	; (80067b8 <ADC_Enable+0x100>)
 800670a:	f7ff f9ab 	bl	8005a64 <LL_ADC_GetCommonPathInternalCh>
 800670e:	4603      	mov	r3, r0
 8006710:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8006714:	2b00      	cmp	r3, #0
 8006716:	d00f      	beq.n	8006738 <ADC_Enable+0x80>
      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_BUFFER_STAB_US / 10UL) 
                         * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8006718:	4b28      	ldr	r3, [pc, #160]	; (80067bc <ADC_Enable+0x104>)
 800671a:	681b      	ldr	r3, [r3, #0]
 800671c:	099b      	lsrs	r3, r3, #6
 800671e:	4a28      	ldr	r2, [pc, #160]	; (80067c0 <ADC_Enable+0x108>)
 8006720:	fba2 2303 	umull	r2, r3, r2, r3
 8006724:	099b      	lsrs	r3, r3, #6
 8006726:	3301      	adds	r3, #1
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_BUFFER_STAB_US / 10UL) 
 8006728:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 800672a:	e002      	b.n	8006732 <ADC_Enable+0x7a>
      {
        wait_loop_index--;
 800672c:	68bb      	ldr	r3, [r7, #8]
 800672e:	3b01      	subs	r3, #1
 8006730:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8006732:	68bb      	ldr	r3, [r7, #8]
 8006734:	2b00      	cmp	r3, #0
 8006736:	d1f9      	bne.n	800672c <ADC_Enable+0x74>
      }
    }

    /* If low power mode AutoPowerOff is enabled, power-on/off phases are     */
    /* performed automatically by hardware and flag ADC ready is not set.     */
    if (hadc->Init.LowPowerAutoPowerOff != ENABLE)
 8006738:	687b      	ldr	r3, [r7, #4]
 800673a:	7e5b      	ldrb	r3, [r3, #25]
 800673c:	2b01      	cmp	r3, #1
 800673e:	d033      	beq.n	80067a8 <ADC_Enable+0xf0>
    {
      /* Wait for ADC effectively enabled */
      tickstart = HAL_GetTick();
 8006740:	f7fc f896 	bl	8002870 <HAL_GetTick>
 8006744:	60f8      	str	r0, [r7, #12]

      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8006746:	e028      	b.n	800679a <ADC_Enable+0xe2>
            The workaround is to continue setting ADEN until ADRDY is becomes 1.
            Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
            4 ADC clock cycle duration */
        /* Note: Test of ADC enabled required due to hardware constraint to     */
        /*       not enable ADC if already enabled.                             */
        if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8006748:	687b      	ldr	r3, [r7, #4]
 800674a:	681b      	ldr	r3, [r3, #0]
 800674c:	4618      	mov	r0, r3
 800674e:	f7ff fa9d 	bl	8005c8c <LL_ADC_IsEnabled>
 8006752:	4603      	mov	r3, r0
 8006754:	2b00      	cmp	r3, #0
 8006756:	d104      	bne.n	8006762 <ADC_Enable+0xaa>
        {
          LL_ADC_Enable(hadc->Instance);
 8006758:	687b      	ldr	r3, [r7, #4]
 800675a:	681b      	ldr	r3, [r3, #0]
 800675c:	4618      	mov	r0, r3
 800675e:	f7ff fa6f 	bl	8005c40 <LL_ADC_Enable>
        }

        if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8006762:	f7fc f885 	bl	8002870 <HAL_GetTick>
 8006766:	4602      	mov	r2, r0
 8006768:	68fb      	ldr	r3, [r7, #12]
 800676a:	1ad3      	subs	r3, r2, r3
 800676c:	2b02      	cmp	r3, #2
 800676e:	d914      	bls.n	800679a <ADC_Enable+0xe2>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8006770:	687b      	ldr	r3, [r7, #4]
 8006772:	681b      	ldr	r3, [r3, #0]
 8006774:	681b      	ldr	r3, [r3, #0]
 8006776:	f003 0301 	and.w	r3, r3, #1
 800677a:	2b01      	cmp	r3, #1
 800677c:	d00d      	beq.n	800679a <ADC_Enable+0xe2>
          {
            /* Update ADC state machine to error */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800677e:	687b      	ldr	r3, [r7, #4]
 8006780:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006782:	f043 0210 	orr.w	r2, r3, #16
 8006786:	687b      	ldr	r3, [r7, #4]
 8006788:	659a      	str	r2, [r3, #88]	; 0x58

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800678a:	687b      	ldr	r3, [r7, #4]
 800678c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800678e:	f043 0201 	orr.w	r2, r3, #1
 8006792:	687b      	ldr	r3, [r7, #4]
 8006794:	65da      	str	r2, [r3, #92]	; 0x5c

            return HAL_ERROR;
 8006796:	2301      	movs	r3, #1
 8006798:	e007      	b.n	80067aa <ADC_Enable+0xf2>
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800679a:	687b      	ldr	r3, [r7, #4]
 800679c:	681b      	ldr	r3, [r3, #0]
 800679e:	681b      	ldr	r3, [r3, #0]
 80067a0:	f003 0301 	and.w	r3, r3, #1
 80067a4:	2b01      	cmp	r3, #1
 80067a6:	d1cf      	bne.n	8006748 <ADC_Enable+0x90>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 80067a8:	2300      	movs	r3, #0
}
 80067aa:	4618      	mov	r0, r3
 80067ac:	3710      	adds	r7, #16
 80067ae:	46bd      	mov	sp, r7
 80067b0:	bd80      	pop	{r7, pc}
 80067b2:	bf00      	nop
 80067b4:	80000017 	.word	0x80000017
 80067b8:	40012708 	.word	0x40012708
 80067bc:	20000000 	.word	0x20000000
 80067c0:	053e2d63 	.word	0x053e2d63

080067c4 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 80067c4:	b580      	push	{r7, lr}
 80067c6:	b084      	sub	sp, #16
 80067c8:	af00      	add	r7, sp, #0
 80067ca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 80067cc:	687b      	ldr	r3, [r7, #4]
 80067ce:	681b      	ldr	r3, [r3, #0]
 80067d0:	4618      	mov	r0, r3
 80067d2:	f7ff fa6d 	bl	8005cb0 <LL_ADC_IsDisableOngoing>
 80067d6:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 80067d8:	687b      	ldr	r3, [r7, #4]
 80067da:	681b      	ldr	r3, [r3, #0]
 80067dc:	4618      	mov	r0, r3
 80067de:	f7ff fa55 	bl	8005c8c <LL_ADC_IsEnabled>
 80067e2:	4603      	mov	r3, r0
 80067e4:	2b00      	cmp	r3, #0
 80067e6:	d047      	beq.n	8006878 <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 80067e8:	68fb      	ldr	r3, [r7, #12]
 80067ea:	2b00      	cmp	r3, #0
 80067ec:	d144      	bne.n	8006878 <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 80067ee:	687b      	ldr	r3, [r7, #4]
 80067f0:	681b      	ldr	r3, [r3, #0]
 80067f2:	689b      	ldr	r3, [r3, #8]
 80067f4:	f003 0305 	and.w	r3, r3, #5
 80067f8:	2b01      	cmp	r3, #1
 80067fa:	d10c      	bne.n	8006816 <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 80067fc:	687b      	ldr	r3, [r7, #4]
 80067fe:	681b      	ldr	r3, [r3, #0]
 8006800:	4618      	mov	r0, r3
 8006802:	f7ff fa30 	bl	8005c66 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 8006806:	687b      	ldr	r3, [r7, #4]
 8006808:	681b      	ldr	r3, [r3, #0]
 800680a:	2203      	movs	r2, #3
 800680c:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 800680e:	f7fc f82f 	bl	8002870 <HAL_GetTick>
 8006812:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8006814:	e029      	b.n	800686a <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8006816:	687b      	ldr	r3, [r7, #4]
 8006818:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800681a:	f043 0210 	orr.w	r2, r3, #16
 800681e:	687b      	ldr	r3, [r7, #4]
 8006820:	659a      	str	r2, [r3, #88]	; 0x58
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8006822:	687b      	ldr	r3, [r7, #4]
 8006824:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006826:	f043 0201 	orr.w	r2, r3, #1
 800682a:	687b      	ldr	r3, [r7, #4]
 800682c:	65da      	str	r2, [r3, #92]	; 0x5c
      return HAL_ERROR;
 800682e:	2301      	movs	r3, #1
 8006830:	e023      	b.n	800687a <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8006832:	f7fc f81d 	bl	8002870 <HAL_GetTick>
 8006836:	4602      	mov	r2, r0
 8006838:	68bb      	ldr	r3, [r7, #8]
 800683a:	1ad3      	subs	r3, r2, r3
 800683c:	2b02      	cmp	r3, #2
 800683e:	d914      	bls.n	800686a <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8006840:	687b      	ldr	r3, [r7, #4]
 8006842:	681b      	ldr	r3, [r3, #0]
 8006844:	689b      	ldr	r3, [r3, #8]
 8006846:	f003 0301 	and.w	r3, r3, #1
 800684a:	2b00      	cmp	r3, #0
 800684c:	d00d      	beq.n	800686a <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800684e:	687b      	ldr	r3, [r7, #4]
 8006850:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006852:	f043 0210 	orr.w	r2, r3, #16
 8006856:	687b      	ldr	r3, [r7, #4]
 8006858:	659a      	str	r2, [r3, #88]	; 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800685a:	687b      	ldr	r3, [r7, #4]
 800685c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800685e:	f043 0201 	orr.w	r2, r3, #1
 8006862:	687b      	ldr	r3, [r7, #4]
 8006864:	65da      	str	r2, [r3, #92]	; 0x5c

          return HAL_ERROR;
 8006866:	2301      	movs	r3, #1
 8006868:	e007      	b.n	800687a <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 800686a:	687b      	ldr	r3, [r7, #4]
 800686c:	681b      	ldr	r3, [r3, #0]
 800686e:	689b      	ldr	r3, [r3, #8]
 8006870:	f003 0301 	and.w	r3, r3, #1
 8006874:	2b00      	cmp	r3, #0
 8006876:	d1dc      	bne.n	8006832 <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8006878:	2300      	movs	r3, #0
}
 800687a:	4618      	mov	r0, r3
 800687c:	3710      	adds	r7, #16
 800687e:	46bd      	mov	sp, r7
 8006880:	bd80      	pop	{r7, pc}

08006882 <LL_ADC_SetCalibrationFactor>:
{
 8006882:	b480      	push	{r7}
 8006884:	b083      	sub	sp, #12
 8006886:	af00      	add	r7, sp, #0
 8006888:	6078      	str	r0, [r7, #4]
 800688a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CALFACT,
 800688c:	687b      	ldr	r3, [r7, #4]
 800688e:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 8006892:	f023 027f 	bic.w	r2, r3, #127	; 0x7f
 8006896:	683b      	ldr	r3, [r7, #0]
 8006898:	431a      	orrs	r2, r3
 800689a:	687b      	ldr	r3, [r7, #4]
 800689c:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
}
 80068a0:	bf00      	nop
 80068a2:	370c      	adds	r7, #12
 80068a4:	46bd      	mov	sp, r7
 80068a6:	bc80      	pop	{r7}
 80068a8:	4770      	bx	lr

080068aa <LL_ADC_GetCalibrationFactor>:
{
 80068aa:	b480      	push	{r7}
 80068ac:	b083      	sub	sp, #12
 80068ae:	af00      	add	r7, sp, #0
 80068b0:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCx->CALFACT, ADC_CALFACT_CALFACT));
 80068b2:	687b      	ldr	r3, [r7, #4]
 80068b4:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 80068b8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
}
 80068bc:	4618      	mov	r0, r3
 80068be:	370c      	adds	r7, #12
 80068c0:	46bd      	mov	sp, r7
 80068c2:	bc80      	pop	{r7}
 80068c4:	4770      	bx	lr

080068c6 <LL_ADC_Enable>:
{
 80068c6:	b480      	push	{r7}
 80068c8:	b083      	sub	sp, #12
 80068ca:	af00      	add	r7, sp, #0
 80068cc:	6078      	str	r0, [r7, #4]
  MODIFY_REG(ADCx->CR,
 80068ce:	687b      	ldr	r3, [r7, #4]
 80068d0:	689b      	ldr	r3, [r3, #8]
 80068d2:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80068d6:	f023 0317 	bic.w	r3, r3, #23
 80068da:	f043 0201 	orr.w	r2, r3, #1
 80068de:	687b      	ldr	r3, [r7, #4]
 80068e0:	609a      	str	r2, [r3, #8]
}
 80068e2:	bf00      	nop
 80068e4:	370c      	adds	r7, #12
 80068e6:	46bd      	mov	sp, r7
 80068e8:	bc80      	pop	{r7}
 80068ea:	4770      	bx	lr

080068ec <LL_ADC_Disable>:
{
 80068ec:	b480      	push	{r7}
 80068ee:	b083      	sub	sp, #12
 80068f0:	af00      	add	r7, sp, #0
 80068f2:	6078      	str	r0, [r7, #4]
  MODIFY_REG(ADCx->CR,
 80068f4:	687b      	ldr	r3, [r7, #4]
 80068f6:	689b      	ldr	r3, [r3, #8]
 80068f8:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80068fc:	f023 0317 	bic.w	r3, r3, #23
 8006900:	f043 0202 	orr.w	r2, r3, #2
 8006904:	687b      	ldr	r3, [r7, #4]
 8006906:	609a      	str	r2, [r3, #8]
}
 8006908:	bf00      	nop
 800690a:	370c      	adds	r7, #12
 800690c:	46bd      	mov	sp, r7
 800690e:	bc80      	pop	{r7}
 8006910:	4770      	bx	lr

08006912 <LL_ADC_IsEnabled>:
{
 8006912:	b480      	push	{r7}
 8006914:	b083      	sub	sp, #12
 8006916:	af00      	add	r7, sp, #0
 8006918:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800691a:	687b      	ldr	r3, [r7, #4]
 800691c:	689b      	ldr	r3, [r3, #8]
 800691e:	f003 0301 	and.w	r3, r3, #1
 8006922:	2b01      	cmp	r3, #1
 8006924:	d101      	bne.n	800692a <LL_ADC_IsEnabled+0x18>
 8006926:	2301      	movs	r3, #1
 8006928:	e000      	b.n	800692c <LL_ADC_IsEnabled+0x1a>
 800692a:	2300      	movs	r3, #0
}
 800692c:	4618      	mov	r0, r3
 800692e:	370c      	adds	r7, #12
 8006930:	46bd      	mov	sp, r7
 8006932:	bc80      	pop	{r7}
 8006934:	4770      	bx	lr

08006936 <LL_ADC_StartCalibration>:
{
 8006936:	b480      	push	{r7}
 8006938:	b083      	sub	sp, #12
 800693a:	af00      	add	r7, sp, #0
 800693c:	6078      	str	r0, [r7, #4]
  MODIFY_REG(ADCx->CR,
 800693e:	687b      	ldr	r3, [r7, #4]
 8006940:	689b      	ldr	r3, [r3, #8]
 8006942:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8006946:	f023 0317 	bic.w	r3, r3, #23
 800694a:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 800694e:	687b      	ldr	r3, [r7, #4]
 8006950:	609a      	str	r2, [r3, #8]
}
 8006952:	bf00      	nop
 8006954:	370c      	adds	r7, #12
 8006956:	46bd      	mov	sp, r7
 8006958:	bc80      	pop	{r7}
 800695a:	4770      	bx	lr

0800695c <LL_ADC_IsCalibrationOnGoing>:
{
 800695c:	b480      	push	{r7}
 800695e:	b083      	sub	sp, #12
 8006960:	af00      	add	r7, sp, #0
 8006962:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 8006964:	687b      	ldr	r3, [r7, #4]
 8006966:	689b      	ldr	r3, [r3, #8]
 8006968:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800696c:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8006970:	d101      	bne.n	8006976 <LL_ADC_IsCalibrationOnGoing+0x1a>
 8006972:	2301      	movs	r3, #1
 8006974:	e000      	b.n	8006978 <LL_ADC_IsCalibrationOnGoing+0x1c>
 8006976:	2300      	movs	r3, #0
}
 8006978:	4618      	mov	r0, r3
 800697a:	370c      	adds	r7, #12
 800697c:	46bd      	mov	sp, r7
 800697e:	bc80      	pop	{r7}
 8006980:	4770      	bx	lr

08006982 <HAL_ADCEx_Calibration_Start>:
  *         HAL_ADC_GetValue() (value on 7 bits: from DR[6;0]).
  * @param  hadc       ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc)
{
 8006982:	b580      	push	{r7, lr}
 8006984:	b088      	sub	sp, #32
 8006986:	af00      	add	r7, sp, #0
 8006988:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 800698a:	2300      	movs	r3, #0
 800698c:	60bb      	str	r3, [r7, #8]
  uint32_t backup_setting_cfgr1;
  uint32_t calibration_index;
  uint32_t calibration_factor_accumulated = 0;
 800698e:	2300      	movs	r3, #0
 8006990:	61bb      	str	r3, [r7, #24]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  __HAL_LOCK(hadc);
 8006992:	687b      	ldr	r3, [r7, #4]
 8006994:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
 8006998:	2b01      	cmp	r3, #1
 800699a:	d101      	bne.n	80069a0 <HAL_ADCEx_Calibration_Start+0x1e>
 800699c:	2302      	movs	r3, #2
 800699e:	e0b9      	b.n	8006b14 <HAL_ADCEx_Calibration_Start+0x192>
 80069a0:	687b      	ldr	r3, [r7, #4]
 80069a2:	2201      	movs	r2, #1
 80069a4:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 80069a8:	6878      	ldr	r0, [r7, #4]
 80069aa:	f7ff ff0b 	bl	80067c4 <ADC_Disable>
 80069ae:	4603      	mov	r3, r0
 80069b0:	75fb      	strb	r3, [r7, #23]

  /* Check if ADC is effectively disabled */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80069b2:	687b      	ldr	r3, [r7, #4]
 80069b4:	681b      	ldr	r3, [r3, #0]
 80069b6:	4618      	mov	r0, r3
 80069b8:	f7ff ffab 	bl	8006912 <LL_ADC_IsEnabled>
 80069bc:	4603      	mov	r3, r0
 80069be:	2b00      	cmp	r3, #0
 80069c0:	f040 809d 	bne.w	8006afe <HAL_ADCEx_Calibration_Start+0x17c>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80069c4:	687b      	ldr	r3, [r7, #4]
 80069c6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80069c8:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 80069cc:	f043 0202 	orr.w	r2, r3, #2
 80069d0:	687b      	ldr	r3, [r7, #4]
 80069d2:	659a      	str	r2, [r3, #88]	; 0x58
    /* Note: Specificity of this STM32 series: Calibration factor is          */
    /*       available in data register and also transferred by DMA.          */
    /*       To not insert ADC calibration factor among ADC conversion data   */
    /*       in array variable, DMA transfer must be disabled during          */
    /*       calibration.                                                     */
    backup_setting_cfgr1 = READ_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG | ADC_CFGR1_AUTOFF);
 80069d4:	687b      	ldr	r3, [r7, #4]
 80069d6:	681b      	ldr	r3, [r3, #0]
 80069d8:	68da      	ldr	r2, [r3, #12]
 80069da:	f248 0303 	movw	r3, #32771	; 0x8003
 80069de:	4013      	ands	r3, r2
 80069e0:	613b      	str	r3, [r7, #16]
    CLEAR_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG | ADC_CFGR1_AUTOFF);
 80069e2:	687b      	ldr	r3, [r7, #4]
 80069e4:	681b      	ldr	r3, [r3, #0]
 80069e6:	68db      	ldr	r3, [r3, #12]
 80069e8:	687a      	ldr	r2, [r7, #4]
 80069ea:	6812      	ldr	r2, [r2, #0]
 80069ec:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 80069f0:	f023 0303 	bic.w	r3, r3, #3
 80069f4:	60d3      	str	r3, [r2, #12]

    /* ADC calibration procedure */
    /* Note: Perform an averaging of 8 calibrations for optimized accuracy */
    for (calibration_index = 0UL; calibration_index < 8UL; calibration_index++)
 80069f6:	2300      	movs	r3, #0
 80069f8:	61fb      	str	r3, [r7, #28]
 80069fa:	e02e      	b.n	8006a5a <HAL_ADCEx_Calibration_Start+0xd8>
    {
      /* Start ADC calibration */
      LL_ADC_StartCalibration(hadc->Instance);
 80069fc:	687b      	ldr	r3, [r7, #4]
 80069fe:	681b      	ldr	r3, [r3, #0]
 8006a00:	4618      	mov	r0, r3
 8006a02:	f7ff ff98 	bl	8006936 <LL_ADC_StartCalibration>

      /* Wait for calibration completion */
      while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8006a06:	e014      	b.n	8006a32 <HAL_ADCEx_Calibration_Start+0xb0>
      {
        wait_loop_index++;
 8006a08:	68bb      	ldr	r3, [r7, #8]
 8006a0a:	3301      	adds	r3, #1
 8006a0c:	60bb      	str	r3, [r7, #8]
        if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 8006a0e:	68bb      	ldr	r3, [r7, #8]
 8006a10:	f5b3 3f2e 	cmp.w	r3, #178176	; 0x2b800
 8006a14:	d30d      	bcc.n	8006a32 <HAL_ADCEx_Calibration_Start+0xb0>
        {
          /* Update ADC state machine to error */
          ADC_STATE_CLR_SET(hadc->State,
 8006a16:	687b      	ldr	r3, [r7, #4]
 8006a18:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006a1a:	f023 0312 	bic.w	r3, r3, #18
 8006a1e:	f043 0210 	orr.w	r2, r3, #16
 8006a22:	687b      	ldr	r3, [r7, #4]
 8006a24:	659a      	str	r2, [r3, #88]	; 0x58
                            HAL_ADC_STATE_BUSY_INTERNAL,
                            HAL_ADC_STATE_ERROR_INTERNAL);

          __HAL_UNLOCK(hadc);
 8006a26:	687b      	ldr	r3, [r7, #4]
 8006a28:	2200      	movs	r2, #0
 8006a2a:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

          return HAL_ERROR;
 8006a2e:	2301      	movs	r3, #1
 8006a30:	e070      	b.n	8006b14 <HAL_ADCEx_Calibration_Start+0x192>
      while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8006a32:	687b      	ldr	r3, [r7, #4]
 8006a34:	681b      	ldr	r3, [r3, #0]
 8006a36:	4618      	mov	r0, r3
 8006a38:	f7ff ff90 	bl	800695c <LL_ADC_IsCalibrationOnGoing>
 8006a3c:	4603      	mov	r3, r0
 8006a3e:	2b00      	cmp	r3, #0
 8006a40:	d1e2      	bne.n	8006a08 <HAL_ADCEx_Calibration_Start+0x86>
        }
      }

      calibration_factor_accumulated += LL_ADC_GetCalibrationFactor(hadc->Instance);
 8006a42:	687b      	ldr	r3, [r7, #4]
 8006a44:	681b      	ldr	r3, [r3, #0]
 8006a46:	4618      	mov	r0, r3
 8006a48:	f7ff ff2f 	bl	80068aa <LL_ADC_GetCalibrationFactor>
 8006a4c:	4602      	mov	r2, r0
 8006a4e:	69bb      	ldr	r3, [r7, #24]
 8006a50:	4413      	add	r3, r2
 8006a52:	61bb      	str	r3, [r7, #24]
    for (calibration_index = 0UL; calibration_index < 8UL; calibration_index++)
 8006a54:	69fb      	ldr	r3, [r7, #28]
 8006a56:	3301      	adds	r3, #1
 8006a58:	61fb      	str	r3, [r7, #28]
 8006a5a:	69fb      	ldr	r3, [r7, #28]
 8006a5c:	2b07      	cmp	r3, #7
 8006a5e:	d9cd      	bls.n	80069fc <HAL_ADCEx_Calibration_Start+0x7a>
    }
    /* Compute average */
    calibration_factor_accumulated /= calibration_index;
 8006a60:	69ba      	ldr	r2, [r7, #24]
 8006a62:	69fb      	ldr	r3, [r7, #28]
 8006a64:	fbb2 f3f3 	udiv	r3, r2, r3
 8006a68:	61bb      	str	r3, [r7, #24]
    /* Apply calibration factor */
    LL_ADC_Enable(hadc->Instance);
 8006a6a:	687b      	ldr	r3, [r7, #4]
 8006a6c:	681b      	ldr	r3, [r3, #0]
 8006a6e:	4618      	mov	r0, r3
 8006a70:	f7ff ff29 	bl	80068c6 <LL_ADC_Enable>
    LL_ADC_SetCalibrationFactor(hadc->Instance, calibration_factor_accumulated);
 8006a74:	687b      	ldr	r3, [r7, #4]
 8006a76:	681b      	ldr	r3, [r3, #0]
 8006a78:	69b9      	ldr	r1, [r7, #24]
 8006a7a:	4618      	mov	r0, r3
 8006a7c:	f7ff ff01 	bl	8006882 <LL_ADC_SetCalibrationFactor>
    LL_ADC_Disable(hadc->Instance);
 8006a80:	687b      	ldr	r3, [r7, #4]
 8006a82:	681b      	ldr	r3, [r3, #0]
 8006a84:	4618      	mov	r0, r3
 8006a86:	f7ff ff31 	bl	80068ec <LL_ADC_Disable>

    /* Wait for ADC effectively disabled before changing configuration */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8006a8a:	f7fb fef1 	bl	8002870 <HAL_GetTick>
 8006a8e:	60f8      	str	r0, [r7, #12]

    while (LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8006a90:	e01c      	b.n	8006acc <HAL_ADCEx_Calibration_Start+0x14a>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8006a92:	f7fb feed 	bl	8002870 <HAL_GetTick>
 8006a96:	4602      	mov	r2, r0
 8006a98:	68fb      	ldr	r3, [r7, #12]
 8006a9a:	1ad3      	subs	r3, r2, r3
 8006a9c:	2b02      	cmp	r3, #2
 8006a9e:	d915      	bls.n	8006acc <HAL_ADCEx_Calibration_Start+0x14a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8006aa0:	687b      	ldr	r3, [r7, #4]
 8006aa2:	681b      	ldr	r3, [r3, #0]
 8006aa4:	4618      	mov	r0, r3
 8006aa6:	f7ff ff34 	bl	8006912 <LL_ADC_IsEnabled>
 8006aaa:	4603      	mov	r3, r0
 8006aac:	2b00      	cmp	r3, #0
 8006aae:	d00d      	beq.n	8006acc <HAL_ADCEx_Calibration_Start+0x14a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8006ab0:	687b      	ldr	r3, [r7, #4]
 8006ab2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006ab4:	f043 0210 	orr.w	r2, r3, #16
 8006ab8:	687b      	ldr	r3, [r7, #4]
 8006aba:	659a      	str	r2, [r3, #88]	; 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8006abc:	687b      	ldr	r3, [r7, #4]
 8006abe:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006ac0:	f043 0201 	orr.w	r2, r3, #1
 8006ac4:	687b      	ldr	r3, [r7, #4]
 8006ac6:	65da      	str	r2, [r3, #92]	; 0x5c

          return HAL_ERROR;
 8006ac8:	2301      	movs	r3, #1
 8006aca:	e023      	b.n	8006b14 <HAL_ADCEx_Calibration_Start+0x192>
    while (LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8006acc:	687b      	ldr	r3, [r7, #4]
 8006ace:	681b      	ldr	r3, [r3, #0]
 8006ad0:	4618      	mov	r0, r3
 8006ad2:	f7ff ff1e 	bl	8006912 <LL_ADC_IsEnabled>
 8006ad6:	4603      	mov	r3, r0
 8006ad8:	2b00      	cmp	r3, #0
 8006ada:	d1da      	bne.n	8006a92 <HAL_ADCEx_Calibration_Start+0x110>
        }
      }
    }

    /* Restore configuration after calibration */
    SET_BIT(hadc->Instance->CFGR1, backup_setting_cfgr1);
 8006adc:	687b      	ldr	r3, [r7, #4]
 8006ade:	681b      	ldr	r3, [r3, #0]
 8006ae0:	68d9      	ldr	r1, [r3, #12]
 8006ae2:	687b      	ldr	r3, [r7, #4]
 8006ae4:	681b      	ldr	r3, [r3, #0]
 8006ae6:	693a      	ldr	r2, [r7, #16]
 8006ae8:	430a      	orrs	r2, r1
 8006aea:	60da      	str	r2, [r3, #12]

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8006aec:	687b      	ldr	r3, [r7, #4]
 8006aee:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006af0:	f023 0303 	bic.w	r3, r3, #3
 8006af4:	f043 0201 	orr.w	r2, r3, #1
 8006af8:	687b      	ldr	r3, [r7, #4]
 8006afa:	659a      	str	r2, [r3, #88]	; 0x58
 8006afc:	e005      	b.n	8006b0a <HAL_ADCEx_Calibration_Start+0x188>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8006afe:	687b      	ldr	r3, [r7, #4]
 8006b00:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006b02:	f043 0210 	orr.w	r2, r3, #16
 8006b06:	687b      	ldr	r3, [r7, #4]
 8006b08:	659a      	str	r2, [r3, #88]	; 0x58

    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  __HAL_UNLOCK(hadc);
 8006b0a:	687b      	ldr	r3, [r7, #4]
 8006b0c:	2200      	movs	r2, #0
 8006b0e:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

  return tmp_hal_status;
 8006b12:	7dfb      	ldrb	r3, [r7, #23]
}
 8006b14:	4618      	mov	r0, r3
 8006b16:	3720      	adds	r7, #32
 8006b18:	46bd      	mov	sp, r7
 8006b1a:	bd80      	pop	{r7, pc}

08006b1c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8006b1c:	b480      	push	{r7}
 8006b1e:	b085      	sub	sp, #20
 8006b20:	af00      	add	r7, sp, #0
 8006b22:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8006b24:	687b      	ldr	r3, [r7, #4]
 8006b26:	f003 0307 	and.w	r3, r3, #7
 8006b2a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8006b2c:	4b0c      	ldr	r3, [pc, #48]	; (8006b60 <__NVIC_SetPriorityGrouping+0x44>)
 8006b2e:	68db      	ldr	r3, [r3, #12]
 8006b30:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8006b32:	68ba      	ldr	r2, [r7, #8]
 8006b34:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8006b38:	4013      	ands	r3, r2
 8006b3a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8006b3c:	68fb      	ldr	r3, [r7, #12]
 8006b3e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8006b40:	68bb      	ldr	r3, [r7, #8]
 8006b42:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8006b44:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8006b48:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8006b4c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8006b4e:	4a04      	ldr	r2, [pc, #16]	; (8006b60 <__NVIC_SetPriorityGrouping+0x44>)
 8006b50:	68bb      	ldr	r3, [r7, #8]
 8006b52:	60d3      	str	r3, [r2, #12]
}
 8006b54:	bf00      	nop
 8006b56:	3714      	adds	r7, #20
 8006b58:	46bd      	mov	sp, r7
 8006b5a:	bc80      	pop	{r7}
 8006b5c:	4770      	bx	lr
 8006b5e:	bf00      	nop
 8006b60:	e000ed00 	.word	0xe000ed00

08006b64 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8006b64:	b480      	push	{r7}
 8006b66:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8006b68:	4b04      	ldr	r3, [pc, #16]	; (8006b7c <__NVIC_GetPriorityGrouping+0x18>)
 8006b6a:	68db      	ldr	r3, [r3, #12]
 8006b6c:	0a1b      	lsrs	r3, r3, #8
 8006b6e:	f003 0307 	and.w	r3, r3, #7
}
 8006b72:	4618      	mov	r0, r3
 8006b74:	46bd      	mov	sp, r7
 8006b76:	bc80      	pop	{r7}
 8006b78:	4770      	bx	lr
 8006b7a:	bf00      	nop
 8006b7c:	e000ed00 	.word	0xe000ed00

08006b80 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8006b80:	b480      	push	{r7}
 8006b82:	b083      	sub	sp, #12
 8006b84:	af00      	add	r7, sp, #0
 8006b86:	4603      	mov	r3, r0
 8006b88:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006b8a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006b8e:	2b00      	cmp	r3, #0
 8006b90:	db0b      	blt.n	8006baa <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8006b92:	79fb      	ldrb	r3, [r7, #7]
 8006b94:	f003 021f 	and.w	r2, r3, #31
 8006b98:	4906      	ldr	r1, [pc, #24]	; (8006bb4 <__NVIC_EnableIRQ+0x34>)
 8006b9a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006b9e:	095b      	lsrs	r3, r3, #5
 8006ba0:	2001      	movs	r0, #1
 8006ba2:	fa00 f202 	lsl.w	r2, r0, r2
 8006ba6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8006baa:	bf00      	nop
 8006bac:	370c      	adds	r7, #12
 8006bae:	46bd      	mov	sp, r7
 8006bb0:	bc80      	pop	{r7}
 8006bb2:	4770      	bx	lr
 8006bb4:	e000e100 	.word	0xe000e100

08006bb8 <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8006bb8:	b480      	push	{r7}
 8006bba:	b083      	sub	sp, #12
 8006bbc:	af00      	add	r7, sp, #0
 8006bbe:	4603      	mov	r3, r0
 8006bc0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006bc2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006bc6:	2b00      	cmp	r3, #0
 8006bc8:	db12      	blt.n	8006bf0 <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8006bca:	79fb      	ldrb	r3, [r7, #7]
 8006bcc:	f003 021f 	and.w	r2, r3, #31
 8006bd0:	490a      	ldr	r1, [pc, #40]	; (8006bfc <__NVIC_DisableIRQ+0x44>)
 8006bd2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006bd6:	095b      	lsrs	r3, r3, #5
 8006bd8:	2001      	movs	r0, #1
 8006bda:	fa00 f202 	lsl.w	r2, r0, r2
 8006bde:	3320      	adds	r3, #32
 8006be0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
 8006be4:	f3bf 8f4f 	dsb	sy
}
 8006be8:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8006bea:	f3bf 8f6f 	isb	sy
}
 8006bee:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 8006bf0:	bf00      	nop
 8006bf2:	370c      	adds	r7, #12
 8006bf4:	46bd      	mov	sp, r7
 8006bf6:	bc80      	pop	{r7}
 8006bf8:	4770      	bx	lr
 8006bfa:	bf00      	nop
 8006bfc:	e000e100 	.word	0xe000e100

08006c00 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8006c00:	b480      	push	{r7}
 8006c02:	b083      	sub	sp, #12
 8006c04:	af00      	add	r7, sp, #0
 8006c06:	4603      	mov	r3, r0
 8006c08:	6039      	str	r1, [r7, #0]
 8006c0a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006c0c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006c10:	2b00      	cmp	r3, #0
 8006c12:	db0a      	blt.n	8006c2a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006c14:	683b      	ldr	r3, [r7, #0]
 8006c16:	b2da      	uxtb	r2, r3
 8006c18:	490c      	ldr	r1, [pc, #48]	; (8006c4c <__NVIC_SetPriority+0x4c>)
 8006c1a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006c1e:	0112      	lsls	r2, r2, #4
 8006c20:	b2d2      	uxtb	r2, r2
 8006c22:	440b      	add	r3, r1
 8006c24:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8006c28:	e00a      	b.n	8006c40 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006c2a:	683b      	ldr	r3, [r7, #0]
 8006c2c:	b2da      	uxtb	r2, r3
 8006c2e:	4908      	ldr	r1, [pc, #32]	; (8006c50 <__NVIC_SetPriority+0x50>)
 8006c30:	79fb      	ldrb	r3, [r7, #7]
 8006c32:	f003 030f 	and.w	r3, r3, #15
 8006c36:	3b04      	subs	r3, #4
 8006c38:	0112      	lsls	r2, r2, #4
 8006c3a:	b2d2      	uxtb	r2, r2
 8006c3c:	440b      	add	r3, r1
 8006c3e:	761a      	strb	r2, [r3, #24]
}
 8006c40:	bf00      	nop
 8006c42:	370c      	adds	r7, #12
 8006c44:	46bd      	mov	sp, r7
 8006c46:	bc80      	pop	{r7}
 8006c48:	4770      	bx	lr
 8006c4a:	bf00      	nop
 8006c4c:	e000e100 	.word	0xe000e100
 8006c50:	e000ed00 	.word	0xe000ed00

08006c54 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8006c54:	b480      	push	{r7}
 8006c56:	b089      	sub	sp, #36	; 0x24
 8006c58:	af00      	add	r7, sp, #0
 8006c5a:	60f8      	str	r0, [r7, #12]
 8006c5c:	60b9      	str	r1, [r7, #8]
 8006c5e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8006c60:	68fb      	ldr	r3, [r7, #12]
 8006c62:	f003 0307 	and.w	r3, r3, #7
 8006c66:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8006c68:	69fb      	ldr	r3, [r7, #28]
 8006c6a:	f1c3 0307 	rsb	r3, r3, #7
 8006c6e:	2b04      	cmp	r3, #4
 8006c70:	bf28      	it	cs
 8006c72:	2304      	movcs	r3, #4
 8006c74:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8006c76:	69fb      	ldr	r3, [r7, #28]
 8006c78:	3304      	adds	r3, #4
 8006c7a:	2b06      	cmp	r3, #6
 8006c7c:	d902      	bls.n	8006c84 <NVIC_EncodePriority+0x30>
 8006c7e:	69fb      	ldr	r3, [r7, #28]
 8006c80:	3b03      	subs	r3, #3
 8006c82:	e000      	b.n	8006c86 <NVIC_EncodePriority+0x32>
 8006c84:	2300      	movs	r3, #0
 8006c86:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8006c88:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8006c8c:	69bb      	ldr	r3, [r7, #24]
 8006c8e:	fa02 f303 	lsl.w	r3, r2, r3
 8006c92:	43da      	mvns	r2, r3
 8006c94:	68bb      	ldr	r3, [r7, #8]
 8006c96:	401a      	ands	r2, r3
 8006c98:	697b      	ldr	r3, [r7, #20]
 8006c9a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8006c9c:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8006ca0:	697b      	ldr	r3, [r7, #20]
 8006ca2:	fa01 f303 	lsl.w	r3, r1, r3
 8006ca6:	43d9      	mvns	r1, r3
 8006ca8:	687b      	ldr	r3, [r7, #4]
 8006caa:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8006cac:	4313      	orrs	r3, r2
         );
}
 8006cae:	4618      	mov	r0, r3
 8006cb0:	3724      	adds	r7, #36	; 0x24
 8006cb2:	46bd      	mov	sp, r7
 8006cb4:	bc80      	pop	{r7}
 8006cb6:	4770      	bx	lr

08006cb8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8006cb8:	b580      	push	{r7, lr}
 8006cba:	b082      	sub	sp, #8
 8006cbc:	af00      	add	r7, sp, #0
 8006cbe:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8006cc0:	6878      	ldr	r0, [r7, #4]
 8006cc2:	f7ff ff2b 	bl	8006b1c <__NVIC_SetPriorityGrouping>
}
 8006cc6:	bf00      	nop
 8006cc8:	3708      	adds	r7, #8
 8006cca:	46bd      	mov	sp, r7
 8006ccc:	bd80      	pop	{r7, pc}

08006cce <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8006cce:	b580      	push	{r7, lr}
 8006cd0:	b086      	sub	sp, #24
 8006cd2:	af00      	add	r7, sp, #0
 8006cd4:	4603      	mov	r3, r0
 8006cd6:	60b9      	str	r1, [r7, #8]
 8006cd8:	607a      	str	r2, [r7, #4]
 8006cda:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8006cdc:	f7ff ff42 	bl	8006b64 <__NVIC_GetPriorityGrouping>
 8006ce0:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8006ce2:	687a      	ldr	r2, [r7, #4]
 8006ce4:	68b9      	ldr	r1, [r7, #8]
 8006ce6:	6978      	ldr	r0, [r7, #20]
 8006ce8:	f7ff ffb4 	bl	8006c54 <NVIC_EncodePriority>
 8006cec:	4602      	mov	r2, r0
 8006cee:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006cf2:	4611      	mov	r1, r2
 8006cf4:	4618      	mov	r0, r3
 8006cf6:	f7ff ff83 	bl	8006c00 <__NVIC_SetPriority>
}
 8006cfa:	bf00      	nop
 8006cfc:	3718      	adds	r7, #24
 8006cfe:	46bd      	mov	sp, r7
 8006d00:	bd80      	pop	{r7, pc}

08006d02 <HAL_NVIC_EnableIRQ>:
  *         (For the complete STM32 Devices IRQ Channels list, please refer
  *          to the appropriate CMSIS device file (stm32wlxxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8006d02:	b580      	push	{r7, lr}
 8006d04:	b082      	sub	sp, #8
 8006d06:	af00      	add	r7, sp, #0
 8006d08:	4603      	mov	r3, r0
 8006d0a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8006d0c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006d10:	4618      	mov	r0, r3
 8006d12:	f7ff ff35 	bl	8006b80 <__NVIC_EnableIRQ>
}
 8006d16:	bf00      	nop
 8006d18:	3708      	adds	r7, #8
 8006d1a:	46bd      	mov	sp, r7
 8006d1c:	bd80      	pop	{r7, pc}

08006d1e <HAL_NVIC_DisableIRQ>:
  *         (For the complete STM32 Devices IRQ Channels list, please refer
  *          to the appropriate CMSIS device file (stm32wlxxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8006d1e:	b580      	push	{r7, lr}
 8006d20:	b082      	sub	sp, #8
 8006d22:	af00      	add	r7, sp, #0
 8006d24:	4603      	mov	r3, r0
 8006d26:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 8006d28:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006d2c:	4618      	mov	r0, r3
 8006d2e:	f7ff ff43 	bl	8006bb8 <__NVIC_DisableIRQ>
}
 8006d32:	bf00      	nop
 8006d34:	3708      	adds	r7, #8
 8006d36:	46bd      	mov	sp, r7
 8006d38:	bd80      	pop	{r7, pc}
	...

08006d3c <HAL_DMA_Init>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8006d3c:	b580      	push	{r7, lr}
 8006d3e:	b082      	sub	sp, #8
 8006d40:	af00      	add	r7, sp, #0
 8006d42:	6078      	str	r0, [r7, #4]
  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8006d44:	687b      	ldr	r3, [r7, #4]
 8006d46:	2b00      	cmp	r3, #0
 8006d48:	d101      	bne.n	8006d4e <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8006d4a:	2301      	movs	r3, #1
 8006d4c:	e08e      	b.n	8006e6c <HAL_DMA_Init+0x130>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8006d4e:	687b      	ldr	r3, [r7, #4]
 8006d50:	681b      	ldr	r3, [r3, #0]
 8006d52:	461a      	mov	r2, r3
 8006d54:	4b47      	ldr	r3, [pc, #284]	; (8006e74 <HAL_DMA_Init+0x138>)
 8006d56:	429a      	cmp	r2, r3
 8006d58:	d80f      	bhi.n	8006d7a <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8006d5a:	687b      	ldr	r3, [r7, #4]
 8006d5c:	681b      	ldr	r3, [r3, #0]
 8006d5e:	461a      	mov	r2, r3
 8006d60:	4b45      	ldr	r3, [pc, #276]	; (8006e78 <HAL_DMA_Init+0x13c>)
 8006d62:	4413      	add	r3, r2
 8006d64:	4a45      	ldr	r2, [pc, #276]	; (8006e7c <HAL_DMA_Init+0x140>)
 8006d66:	fba2 2303 	umull	r2, r3, r2, r3
 8006d6a:	091b      	lsrs	r3, r3, #4
 8006d6c:	009a      	lsls	r2, r3, #2
 8006d6e:	687b      	ldr	r3, [r7, #4]
 8006d70:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 8006d72:	687b      	ldr	r3, [r7, #4]
 8006d74:	4a42      	ldr	r2, [pc, #264]	; (8006e80 <HAL_DMA_Init+0x144>)
 8006d76:	641a      	str	r2, [r3, #64]	; 0x40
 8006d78:	e00e      	b.n	8006d98 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8006d7a:	687b      	ldr	r3, [r7, #4]
 8006d7c:	681b      	ldr	r3, [r3, #0]
 8006d7e:	461a      	mov	r2, r3
 8006d80:	4b40      	ldr	r3, [pc, #256]	; (8006e84 <HAL_DMA_Init+0x148>)
 8006d82:	4413      	add	r3, r2
 8006d84:	4a3d      	ldr	r2, [pc, #244]	; (8006e7c <HAL_DMA_Init+0x140>)
 8006d86:	fba2 2303 	umull	r2, r3, r2, r3
 8006d8a:	091b      	lsrs	r3, r3, #4
 8006d8c:	009a      	lsls	r2, r3, #2
 8006d8e:	687b      	ldr	r3, [r7, #4]
 8006d90:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 8006d92:	687b      	ldr	r3, [r7, #4]
 8006d94:	4a3c      	ldr	r2, [pc, #240]	; (8006e88 <HAL_DMA_Init+0x14c>)
 8006d96:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8006d98:	687b      	ldr	r3, [r7, #4]
 8006d9a:	2202      	movs	r2, #2
 8006d9c:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  CLEAR_BIT(hdma->Instance->CCR, (DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8006da0:	687b      	ldr	r3, [r7, #4]
 8006da2:	681b      	ldr	r3, [r3, #0]
 8006da4:	681b      	ldr	r3, [r3, #0]
 8006da6:	687a      	ldr	r2, [r7, #4]
 8006da8:	6812      	ldr	r2, [r2, #0]
 8006daa:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 8006dae:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006db2:	6013      	str	r3, [r2, #0]
                                  DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                                  DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Set the DMA Channel configuration */
  SET_BIT(hdma->Instance->CCR, (hdma->Init.Direction           |                               \
 8006db4:	687b      	ldr	r3, [r7, #4]
 8006db6:	681b      	ldr	r3, [r3, #0]
 8006db8:	6819      	ldr	r1, [r3, #0]
 8006dba:	687b      	ldr	r3, [r7, #4]
 8006dbc:	689a      	ldr	r2, [r3, #8]
 8006dbe:	687b      	ldr	r3, [r7, #4]
 8006dc0:	68db      	ldr	r3, [r3, #12]
 8006dc2:	431a      	orrs	r2, r3
 8006dc4:	687b      	ldr	r3, [r7, #4]
 8006dc6:	691b      	ldr	r3, [r3, #16]
 8006dc8:	431a      	orrs	r2, r3
 8006dca:	687b      	ldr	r3, [r7, #4]
 8006dcc:	695b      	ldr	r3, [r3, #20]
 8006dce:	431a      	orrs	r2, r3
 8006dd0:	687b      	ldr	r3, [r7, #4]
 8006dd2:	699b      	ldr	r3, [r3, #24]
 8006dd4:	431a      	orrs	r2, r3
 8006dd6:	687b      	ldr	r3, [r7, #4]
 8006dd8:	69db      	ldr	r3, [r3, #28]
 8006dda:	431a      	orrs	r2, r3
 8006ddc:	687b      	ldr	r3, [r7, #4]
 8006dde:	6a1b      	ldr	r3, [r3, #32]
 8006de0:	431a      	orrs	r2, r3
 8006de2:	687b      	ldr	r3, [r7, #4]
 8006de4:	681b      	ldr	r3, [r3, #0]
 8006de6:	430a      	orrs	r2, r1
 8006de8:	601a      	str	r2, [r3, #0]
                                hdma->Init.Mode                | hdma->Init.Priority));

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8006dea:	6878      	ldr	r0, [r7, #4]
 8006dec:	f000 fb24 	bl	8007438 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8006df0:	687b      	ldr	r3, [r7, #4]
 8006df2:	689b      	ldr	r3, [r3, #8]
 8006df4:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8006df8:	d102      	bne.n	8006e00 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8006dfa:	687b      	ldr	r3, [r7, #4]
 8006dfc:	2200      	movs	r2, #0
 8006dfe:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8006e00:	687b      	ldr	r3, [r7, #4]
 8006e02:	685a      	ldr	r2, [r3, #4]
 8006e04:	687b      	ldr	r3, [r7, #4]
 8006e06:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006e08:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8006e0c:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8006e0e:	687b      	ldr	r3, [r7, #4]
 8006e10:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006e12:	687a      	ldr	r2, [r7, #4]
 8006e14:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8006e16:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0UL) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8006e18:	687b      	ldr	r3, [r7, #4]
 8006e1a:	685b      	ldr	r3, [r3, #4]
 8006e1c:	2b00      	cmp	r3, #0
 8006e1e:	d010      	beq.n	8006e42 <HAL_DMA_Init+0x106>
 8006e20:	687b      	ldr	r3, [r7, #4]
 8006e22:	685b      	ldr	r3, [r3, #4]
 8006e24:	2b04      	cmp	r3, #4
 8006e26:	d80c      	bhi.n	8006e42 <HAL_DMA_Init+0x106>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8006e28:	6878      	ldr	r0, [r7, #4]
 8006e2a:	f000 fb4d 	bl	80074c8 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8006e2e:	687b      	ldr	r3, [r7, #4]
 8006e30:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006e32:	2200      	movs	r2, #0
 8006e34:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8006e36:	687b      	ldr	r3, [r7, #4]
 8006e38:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006e3a:	687a      	ldr	r2, [r7, #4]
 8006e3c:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8006e3e:	605a      	str	r2, [r3, #4]
 8006e40:	e008      	b.n	8006e54 <HAL_DMA_Init+0x118>
  }
  else
  {
    hdma->DMAmuxRequestGen = NULL;
 8006e42:	687b      	ldr	r3, [r7, #4]
 8006e44:	2200      	movs	r2, #0
 8006e46:	655a      	str	r2, [r3, #84]	; 0x54
    hdma->DMAmuxRequestGenStatus = NULL;
 8006e48:	687b      	ldr	r3, [r7, #4]
 8006e4a:	2200      	movs	r2, #0
 8006e4c:	659a      	str	r2, [r3, #88]	; 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8006e4e:	687b      	ldr	r3, [r7, #4]
 8006e50:	2200      	movs	r2, #0
 8006e52:	65da      	str	r2, [r3, #92]	; 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8006e54:	687b      	ldr	r3, [r7, #4]
 8006e56:	2200      	movs	r2, #0
 8006e58:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8006e5a:	687b      	ldr	r3, [r7, #4]
 8006e5c:	2201      	movs	r2, #1
 8006e5e:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 8006e62:	687b      	ldr	r3, [r7, #4]
 8006e64:	2200      	movs	r2, #0
 8006e66:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 8006e6a:	2300      	movs	r3, #0
}
 8006e6c:	4618      	mov	r0, r3
 8006e6e:	3708      	adds	r7, #8
 8006e70:	46bd      	mov	sp, r7
 8006e72:	bd80      	pop	{r7, pc}
 8006e74:	40020407 	.word	0x40020407
 8006e78:	bffdfff8 	.word	0xbffdfff8
 8006e7c:	cccccccd 	.word	0xcccccccd
 8006e80:	40020000 	.word	0x40020000
 8006e84:	bffdfbf8 	.word	0xbffdfbf8
 8006e88:	40020400 	.word	0x40020400

08006e8c <HAL_DMA_DeInit>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma)
{
 8006e8c:	b580      	push	{r7, lr}
 8006e8e:	b082      	sub	sp, #8
 8006e90:	af00      	add	r7, sp, #0
 8006e92:	6078      	str	r0, [r7, #4]
  /* Check the DMA handle allocation */
  if (NULL == hdma)
 8006e94:	687b      	ldr	r3, [r7, #4]
 8006e96:	2b00      	cmp	r3, #0
 8006e98:	d101      	bne.n	8006e9e <HAL_DMA_DeInit+0x12>
  {
    return HAL_ERROR;
 8006e9a:	2301      	movs	r3, #1
 8006e9c:	e07b      	b.n	8006f96 <HAL_DMA_DeInit+0x10a>

  /* Check the parameters */
  assert_param(IS_DMA_ALL_INSTANCE(hdma->Instance));

  /* Disable the selected DMA Channelx */
  __HAL_DMA_DISABLE(hdma);
 8006e9e:	687b      	ldr	r3, [r7, #4]
 8006ea0:	681b      	ldr	r3, [r3, #0]
 8006ea2:	681a      	ldr	r2, [r3, #0]
 8006ea4:	687b      	ldr	r3, [r7, #4]
 8006ea6:	681b      	ldr	r3, [r3, #0]
 8006ea8:	f022 0201 	bic.w	r2, r2, #1
 8006eac:	601a      	str	r2, [r3, #0]

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8006eae:	687b      	ldr	r3, [r7, #4]
 8006eb0:	681b      	ldr	r3, [r3, #0]
 8006eb2:	461a      	mov	r2, r3
 8006eb4:	4b3a      	ldr	r3, [pc, #232]	; (8006fa0 <HAL_DMA_DeInit+0x114>)
 8006eb6:	429a      	cmp	r2, r3
 8006eb8:	d80f      	bhi.n	8006eda <HAL_DMA_DeInit+0x4e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8006eba:	687b      	ldr	r3, [r7, #4]
 8006ebc:	681b      	ldr	r3, [r3, #0]
 8006ebe:	461a      	mov	r2, r3
 8006ec0:	4b38      	ldr	r3, [pc, #224]	; (8006fa4 <HAL_DMA_DeInit+0x118>)
 8006ec2:	4413      	add	r3, r2
 8006ec4:	4a38      	ldr	r2, [pc, #224]	; (8006fa8 <HAL_DMA_DeInit+0x11c>)
 8006ec6:	fba2 2303 	umull	r2, r3, r2, r3
 8006eca:	091b      	lsrs	r3, r3, #4
 8006ecc:	009a      	lsls	r2, r3, #2
 8006ece:	687b      	ldr	r3, [r7, #4]
 8006ed0:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 8006ed2:	687b      	ldr	r3, [r7, #4]
 8006ed4:	4a35      	ldr	r2, [pc, #212]	; (8006fac <HAL_DMA_DeInit+0x120>)
 8006ed6:	641a      	str	r2, [r3, #64]	; 0x40
 8006ed8:	e00e      	b.n	8006ef8 <HAL_DMA_DeInit+0x6c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8006eda:	687b      	ldr	r3, [r7, #4]
 8006edc:	681b      	ldr	r3, [r3, #0]
 8006ede:	461a      	mov	r2, r3
 8006ee0:	4b33      	ldr	r3, [pc, #204]	; (8006fb0 <HAL_DMA_DeInit+0x124>)
 8006ee2:	4413      	add	r3, r2
 8006ee4:	4a30      	ldr	r2, [pc, #192]	; (8006fa8 <HAL_DMA_DeInit+0x11c>)
 8006ee6:	fba2 2303 	umull	r2, r3, r2, r3
 8006eea:	091b      	lsrs	r3, r3, #4
 8006eec:	009a      	lsls	r2, r3, #2
 8006eee:	687b      	ldr	r3, [r7, #4]
 8006ef0:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 8006ef2:	687b      	ldr	r3, [r7, #4]
 8006ef4:	4a2f      	ldr	r2, [pc, #188]	; (8006fb4 <HAL_DMA_DeInit+0x128>)
 8006ef6:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Reset DMA Channel control register */
  hdma->Instance->CCR = 0U;
 8006ef8:	687b      	ldr	r3, [r7, #4]
 8006efa:	681b      	ldr	r3, [r3, #0]
 8006efc:	2200      	movs	r2, #0
 8006efe:	601a      	str	r2, [r3, #0]

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8006f00:	687b      	ldr	r3, [r7, #4]
 8006f02:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006f04:	f003 021c 	and.w	r2, r3, #28
 8006f08:	687b      	ldr	r3, [r7, #4]
 8006f0a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006f0c:	2101      	movs	r1, #1
 8006f0e:	fa01 f202 	lsl.w	r2, r1, r2
 8006f12:	605a      	str	r2, [r3, #4]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask */

  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8006f14:	6878      	ldr	r0, [r7, #4]
 8006f16:	f000 fa8f 	bl	8007438 <DMA_CalcDMAMUXChannelBaseAndMask>

  /* Reset the DMAMUX channel that corresponds to the DMA channel */
  hdma->DMAmuxChannel->CCR = 0U;
 8006f1a:	687b      	ldr	r3, [r7, #4]
 8006f1c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006f1e:	2200      	movs	r2, #0
 8006f20:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8006f22:	687b      	ldr	r3, [r7, #4]
 8006f24:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006f26:	687a      	ldr	r2, [r7, #4]
 8006f28:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8006f2a:	605a      	str	r2, [r3, #4]

  /* Reset Request generator parameters if any */
  if (((hdma->Init.Request >  0UL) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8006f2c:	687b      	ldr	r3, [r7, #4]
 8006f2e:	685b      	ldr	r3, [r3, #4]
 8006f30:	2b00      	cmp	r3, #0
 8006f32:	d00f      	beq.n	8006f54 <HAL_DMA_DeInit+0xc8>
 8006f34:	687b      	ldr	r3, [r7, #4]
 8006f36:	685b      	ldr	r3, [r3, #4]
 8006f38:	2b04      	cmp	r3, #4
 8006f3a:	d80b      	bhi.n	8006f54 <HAL_DMA_DeInit+0xc8>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8006f3c:	6878      	ldr	r0, [r7, #4]
 8006f3e:	f000 fac3 	bl	80074c8 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8006f42:	687b      	ldr	r3, [r7, #4]
 8006f44:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006f46:	2200      	movs	r2, #0
 8006f48:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8006f4a:	687b      	ldr	r3, [r7, #4]
 8006f4c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006f4e:	687a      	ldr	r2, [r7, #4]
 8006f50:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8006f52:	605a      	str	r2, [r3, #4]
  }

  hdma->DMAmuxRequestGen = NULL;
 8006f54:	687b      	ldr	r3, [r7, #4]
 8006f56:	2200      	movs	r2, #0
 8006f58:	655a      	str	r2, [r3, #84]	; 0x54
  hdma->DMAmuxRequestGenStatus = NULL;
 8006f5a:	687b      	ldr	r3, [r7, #4]
 8006f5c:	2200      	movs	r2, #0
 8006f5e:	659a      	str	r2, [r3, #88]	; 0x58
  hdma->DMAmuxRequestGenStatusMask = 0U;
 8006f60:	687b      	ldr	r3, [r7, #4]
 8006f62:	2200      	movs	r2, #0
 8006f64:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Clean callbacks */
  hdma->XferCpltCallback = NULL;
 8006f66:	687b      	ldr	r3, [r7, #4]
 8006f68:	2200      	movs	r2, #0
 8006f6a:	62da      	str	r2, [r3, #44]	; 0x2c
  hdma->XferHalfCpltCallback = NULL;
 8006f6c:	687b      	ldr	r3, [r7, #4]
 8006f6e:	2200      	movs	r2, #0
 8006f70:	631a      	str	r2, [r3, #48]	; 0x30
  hdma->XferErrorCallback = NULL;
 8006f72:	687b      	ldr	r3, [r7, #4]
 8006f74:	2200      	movs	r2, #0
 8006f76:	635a      	str	r2, [r3, #52]	; 0x34
  hdma->XferAbortCallback = NULL;
 8006f78:	687b      	ldr	r3, [r7, #4]
 8006f7a:	2200      	movs	r2, #0
 8006f7c:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8006f7e:	687b      	ldr	r3, [r7, #4]
 8006f80:	2200      	movs	r2, #0
 8006f82:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_RESET;
 8006f84:	687b      	ldr	r3, [r7, #4]
 8006f86:	2200      	movs	r2, #0
 8006f88:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 8006f8c:	687b      	ldr	r3, [r7, #4]
 8006f8e:	2200      	movs	r2, #0
 8006f90:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 8006f94:	2300      	movs	r3, #0
}
 8006f96:	4618      	mov	r0, r3
 8006f98:	3708      	adds	r7, #8
 8006f9a:	46bd      	mov	sp, r7
 8006f9c:	bd80      	pop	{r7, pc}
 8006f9e:	bf00      	nop
 8006fa0:	40020407 	.word	0x40020407
 8006fa4:	bffdfff8 	.word	0xbffdfff8
 8006fa8:	cccccccd 	.word	0xcccccccd
 8006fac:	40020000 	.word	0x40020000
 8006fb0:	bffdfbf8 	.word	0xbffdfbf8
 8006fb4:	40020400 	.word	0x40020400

08006fb8 <HAL_DMA_Start_IT>:
  * @param DstAddress The destination memory Buffer address
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8006fb8:	b580      	push	{r7, lr}
 8006fba:	b086      	sub	sp, #24
 8006fbc:	af00      	add	r7, sp, #0
 8006fbe:	60f8      	str	r0, [r7, #12]
 8006fc0:	60b9      	str	r1, [r7, #8]
 8006fc2:	607a      	str	r2, [r7, #4]
 8006fc4:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006fc6:	2300      	movs	r3, #0
 8006fc8:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8006fca:	68fb      	ldr	r3, [r7, #12]
 8006fcc:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8006fd0:	2b01      	cmp	r3, #1
 8006fd2:	d101      	bne.n	8006fd8 <HAL_DMA_Start_IT+0x20>
 8006fd4:	2302      	movs	r3, #2
 8006fd6:	e069      	b.n	80070ac <HAL_DMA_Start_IT+0xf4>
 8006fd8:	68fb      	ldr	r3, [r7, #12]
 8006fda:	2201      	movs	r2, #1
 8006fdc:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  if (hdma->State == HAL_DMA_STATE_READY)
 8006fe0:	68fb      	ldr	r3, [r7, #12]
 8006fe2:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8006fe6:	b2db      	uxtb	r3, r3
 8006fe8:	2b01      	cmp	r3, #1
 8006fea:	d155      	bne.n	8007098 <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8006fec:	68fb      	ldr	r3, [r7, #12]
 8006fee:	2202      	movs	r2, #2
 8006ff0:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8006ff4:	68fb      	ldr	r3, [r7, #12]
 8006ff6:	2200      	movs	r2, #0
 8006ff8:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8006ffa:	68fb      	ldr	r3, [r7, #12]
 8006ffc:	681b      	ldr	r3, [r3, #0]
 8006ffe:	681a      	ldr	r2, [r3, #0]
 8007000:	68fb      	ldr	r3, [r7, #12]
 8007002:	681b      	ldr	r3, [r3, #0]
 8007004:	f022 0201 	bic.w	r2, r2, #1
 8007008:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800700a:	683b      	ldr	r3, [r7, #0]
 800700c:	687a      	ldr	r2, [r7, #4]
 800700e:	68b9      	ldr	r1, [r7, #8]
 8007010:	68f8      	ldr	r0, [r7, #12]
 8007012:	f000 f9d3 	bl	80073bc <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 8007016:	68fb      	ldr	r3, [r7, #12]
 8007018:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800701a:	2b00      	cmp	r3, #0
 800701c:	d008      	beq.n	8007030 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800701e:	68fb      	ldr	r3, [r7, #12]
 8007020:	681b      	ldr	r3, [r3, #0]
 8007022:	681a      	ldr	r2, [r3, #0]
 8007024:	68fb      	ldr	r3, [r7, #12]
 8007026:	681b      	ldr	r3, [r3, #0]
 8007028:	f042 020e 	orr.w	r2, r2, #14
 800702c:	601a      	str	r2, [r3, #0]
 800702e:	e00f      	b.n	8007050 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8007030:	68fb      	ldr	r3, [r7, #12]
 8007032:	681b      	ldr	r3, [r3, #0]
 8007034:	681a      	ldr	r2, [r3, #0]
 8007036:	68fb      	ldr	r3, [r7, #12]
 8007038:	681b      	ldr	r3, [r3, #0]
 800703a:	f022 0204 	bic.w	r2, r2, #4
 800703e:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8007040:	68fb      	ldr	r3, [r7, #12]
 8007042:	681b      	ldr	r3, [r3, #0]
 8007044:	681a      	ldr	r2, [r3, #0]
 8007046:	68fb      	ldr	r3, [r7, #12]
 8007048:	681b      	ldr	r3, [r3, #0]
 800704a:	f042 020a 	orr.w	r2, r2, #10
 800704e:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8007050:	68fb      	ldr	r3, [r7, #12]
 8007052:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007054:	681b      	ldr	r3, [r3, #0]
 8007056:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800705a:	2b00      	cmp	r3, #0
 800705c:	d007      	beq.n	800706e <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 800705e:	68fb      	ldr	r3, [r7, #12]
 8007060:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007062:	681a      	ldr	r2, [r3, #0]
 8007064:	68fb      	ldr	r3, [r7, #12]
 8007066:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007068:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800706c:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != NULL)
 800706e:	68fb      	ldr	r3, [r7, #12]
 8007070:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007072:	2b00      	cmp	r3, #0
 8007074:	d007      	beq.n	8007086 <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8007076:	68fb      	ldr	r3, [r7, #12]
 8007078:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800707a:	681a      	ldr	r2, [r3, #0]
 800707c:	68fb      	ldr	r3, [r7, #12]
 800707e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007080:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8007084:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8007086:	68fb      	ldr	r3, [r7, #12]
 8007088:	681b      	ldr	r3, [r3, #0]
 800708a:	681a      	ldr	r2, [r3, #0]
 800708c:	68fb      	ldr	r3, [r7, #12]
 800708e:	681b      	ldr	r3, [r3, #0]
 8007090:	f042 0201 	orr.w	r2, r2, #1
 8007094:	601a      	str	r2, [r3, #0]
 8007096:	e008      	b.n	80070aa <HAL_DMA_Start_IT+0xf2>
  }
  else
  {
    /* Change the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 8007098:	68fb      	ldr	r3, [r7, #12]
 800709a:	2280      	movs	r2, #128	; 0x80
 800709c:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800709e:	68fb      	ldr	r3, [r7, #12]
 80070a0:	2200      	movs	r2, #0
 80070a2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Return error status */
    status = HAL_ERROR;
 80070a6:	2301      	movs	r3, #1
 80070a8:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 80070aa:	7dfb      	ldrb	r3, [r7, #23]
}
 80070ac:	4618      	mov	r0, r3
 80070ae:	3718      	adds	r7, #24
 80070b0:	46bd      	mov	sp, r7
 80070b2:	bd80      	pop	{r7, pc}

080070b4 <HAL_DMA_Abort>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80070b4:	b480      	push	{r7}
 80070b6:	b083      	sub	sp, #12
 80070b8:	af00      	add	r7, sp, #0
 80070ba:	6078      	str	r0, [r7, #4]
  /* Check the DMA peripheral handle */
  if (NULL == hdma)
 80070bc:	687b      	ldr	r3, [r7, #4]
 80070be:	2b00      	cmp	r3, #0
 80070c0:	d101      	bne.n	80070c6 <HAL_DMA_Abort+0x12>
  {
    return HAL_ERROR;
 80070c2:	2301      	movs	r3, #1
 80070c4:	e04f      	b.n	8007166 <HAL_DMA_Abort+0xb2>
  }

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 80070c6:	687b      	ldr	r3, [r7, #4]
 80070c8:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 80070cc:	b2db      	uxtb	r3, r3
 80070ce:	2b02      	cmp	r3, #2
 80070d0:	d008      	beq.n	80070e4 <HAL_DMA_Abort+0x30>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80070d2:	687b      	ldr	r3, [r7, #4]
 80070d4:	2204      	movs	r2, #4
 80070d6:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80070d8:	687b      	ldr	r3, [r7, #4]
 80070da:	2200      	movs	r2, #0
 80070dc:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 80070e0:	2301      	movs	r3, #1
 80070e2:	e040      	b.n	8007166 <HAL_DMA_Abort+0xb2>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80070e4:	687b      	ldr	r3, [r7, #4]
 80070e6:	681b      	ldr	r3, [r3, #0]
 80070e8:	681a      	ldr	r2, [r3, #0]
 80070ea:	687b      	ldr	r3, [r7, #4]
 80070ec:	681b      	ldr	r3, [r3, #0]
 80070ee:	f022 020e 	bic.w	r2, r2, #14
 80070f2:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80070f4:	687b      	ldr	r3, [r7, #4]
 80070f6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80070f8:	681a      	ldr	r2, [r3, #0]
 80070fa:	687b      	ldr	r3, [r7, #4]
 80070fc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80070fe:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8007102:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8007104:	687b      	ldr	r3, [r7, #4]
 8007106:	681b      	ldr	r3, [r3, #0]
 8007108:	681a      	ldr	r2, [r3, #0]
 800710a:	687b      	ldr	r3, [r7, #4]
 800710c:	681b      	ldr	r3, [r3, #0]
 800710e:	f022 0201 	bic.w	r2, r2, #1
 8007112:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8007114:	687b      	ldr	r3, [r7, #4]
 8007116:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007118:	f003 021c 	and.w	r2, r3, #28
 800711c:	687b      	ldr	r3, [r7, #4]
 800711e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007120:	2101      	movs	r1, #1
 8007122:	fa01 f202 	lsl.w	r2, r1, r2
 8007126:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8007128:	687b      	ldr	r3, [r7, #4]
 800712a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800712c:	687a      	ldr	r2, [r7, #4]
 800712e:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8007130:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != NULL)
 8007132:	687b      	ldr	r3, [r7, #4]
 8007134:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007136:	2b00      	cmp	r3, #0
 8007138:	d00c      	beq.n	8007154 <HAL_DMA_Abort+0xa0>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800713a:	687b      	ldr	r3, [r7, #4]
 800713c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800713e:	681a      	ldr	r2, [r3, #0]
 8007140:	687b      	ldr	r3, [r7, #4]
 8007142:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007144:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8007148:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800714a:	687b      	ldr	r3, [r7, #4]
 800714c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800714e:	687a      	ldr	r2, [r7, #4]
 8007150:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8007152:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8007154:	687b      	ldr	r3, [r7, #4]
 8007156:	2201      	movs	r2, #1
 8007158:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800715c:	687b      	ldr	r3, [r7, #4]
 800715e:	2200      	movs	r2, #0
 8007160:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  }

  return HAL_OK;
 8007164:	2300      	movs	r3, #0
}
 8007166:	4618      	mov	r0, r3
 8007168:	370c      	adds	r7, #12
 800716a:	46bd      	mov	sp, r7
 800716c:	bc80      	pop	{r7}
 800716e:	4770      	bx	lr

08007170 <HAL_DMA_Abort_IT>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8007170:	b580      	push	{r7, lr}
 8007172:	b084      	sub	sp, #16
 8007174:	af00      	add	r7, sp, #0
 8007176:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007178:	2300      	movs	r3, #0
 800717a:	73fb      	strb	r3, [r7, #15]

  if (hdma->State != HAL_DMA_STATE_BUSY)
 800717c:	687b      	ldr	r3, [r7, #4]
 800717e:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8007182:	b2db      	uxtb	r3, r3
 8007184:	2b02      	cmp	r3, #2
 8007186:	d005      	beq.n	8007194 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8007188:	687b      	ldr	r3, [r7, #4]
 800718a:	2204      	movs	r2, #4
 800718c:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 800718e:	2301      	movs	r3, #1
 8007190:	73fb      	strb	r3, [r7, #15]
 8007192:	e047      	b.n	8007224 <HAL_DMA_Abort_IT+0xb4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8007194:	687b      	ldr	r3, [r7, #4]
 8007196:	681b      	ldr	r3, [r3, #0]
 8007198:	681a      	ldr	r2, [r3, #0]
 800719a:	687b      	ldr	r3, [r7, #4]
 800719c:	681b      	ldr	r3, [r3, #0]
 800719e:	f022 020e 	bic.w	r2, r2, #14
 80071a2:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80071a4:	687b      	ldr	r3, [r7, #4]
 80071a6:	681b      	ldr	r3, [r3, #0]
 80071a8:	681a      	ldr	r2, [r3, #0]
 80071aa:	687b      	ldr	r3, [r7, #4]
 80071ac:	681b      	ldr	r3, [r3, #0]
 80071ae:	f022 0201 	bic.w	r2, r2, #1
 80071b2:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80071b4:	687b      	ldr	r3, [r7, #4]
 80071b6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80071b8:	681a      	ldr	r2, [r3, #0]
 80071ba:	687b      	ldr	r3, [r7, #4]
 80071bc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80071be:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80071c2:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80071c4:	687b      	ldr	r3, [r7, #4]
 80071c6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80071c8:	f003 021c 	and.w	r2, r3, #28
 80071cc:	687b      	ldr	r3, [r7, #4]
 80071ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80071d0:	2101      	movs	r1, #1
 80071d2:	fa01 f202 	lsl.w	r2, r1, r2
 80071d6:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80071d8:	687b      	ldr	r3, [r7, #4]
 80071da:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80071dc:	687a      	ldr	r2, [r7, #4]
 80071de:	6d12      	ldr	r2, [r2, #80]	; 0x50
 80071e0:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != NULL)
 80071e2:	687b      	ldr	r3, [r7, #4]
 80071e4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80071e6:	2b00      	cmp	r3, #0
 80071e8:	d00c      	beq.n	8007204 <HAL_DMA_Abort_IT+0x94>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80071ea:	687b      	ldr	r3, [r7, #4]
 80071ec:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80071ee:	681a      	ldr	r2, [r3, #0]
 80071f0:	687b      	ldr	r3, [r7, #4]
 80071f2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80071f4:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80071f8:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80071fa:	687b      	ldr	r3, [r7, #4]
 80071fc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80071fe:	687a      	ldr	r2, [r7, #4]
 8007200:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8007202:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8007204:	687b      	ldr	r3, [r7, #4]
 8007206:	2201      	movs	r2, #1
 8007208:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800720c:	687b      	ldr	r3, [r7, #4]
 800720e:	2200      	movs	r2, #0
 8007210:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8007214:	687b      	ldr	r3, [r7, #4]
 8007216:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007218:	2b00      	cmp	r3, #0
 800721a:	d003      	beq.n	8007224 <HAL_DMA_Abort_IT+0xb4>
    {
      hdma->XferAbortCallback(hdma);
 800721c:	687b      	ldr	r3, [r7, #4]
 800721e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007220:	6878      	ldr	r0, [r7, #4]
 8007222:	4798      	blx	r3
    }
  }
  return status;
 8007224:	7bfb      	ldrb	r3, [r7, #15]
}
 8007226:	4618      	mov	r0, r3
 8007228:	3710      	adds	r7, #16
 800722a:	46bd      	mov	sp, r7
 800722c:	bd80      	pop	{r7, pc}
	...

08007230 <HAL_DMA_IRQHandler>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8007230:	b580      	push	{r7, lr}
 8007232:	b084      	sub	sp, #16
 8007234:	af00      	add	r7, sp, #0
 8007236:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8007238:	687b      	ldr	r3, [r7, #4]
 800723a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800723c:	681b      	ldr	r3, [r3, #0]
 800723e:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8007240:	687b      	ldr	r3, [r7, #4]
 8007242:	681b      	ldr	r3, [r3, #0]
 8007244:	681b      	ldr	r3, [r3, #0]
 8007246:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8007248:	687b      	ldr	r3, [r7, #4]
 800724a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800724c:	f003 031c 	and.w	r3, r3, #28
 8007250:	2204      	movs	r2, #4
 8007252:	409a      	lsls	r2, r3
 8007254:	68fb      	ldr	r3, [r7, #12]
 8007256:	4013      	ands	r3, r2
 8007258:	2b00      	cmp	r3, #0
 800725a:	d027      	beq.n	80072ac <HAL_DMA_IRQHandler+0x7c>
 800725c:	68bb      	ldr	r3, [r7, #8]
 800725e:	f003 0304 	and.w	r3, r3, #4
 8007262:	2b00      	cmp	r3, #0
 8007264:	d022      	beq.n	80072ac <HAL_DMA_IRQHandler+0x7c>
  {
      /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
      if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8007266:	687b      	ldr	r3, [r7, #4]
 8007268:	681b      	ldr	r3, [r3, #0]
 800726a:	681b      	ldr	r3, [r3, #0]
 800726c:	f003 0320 	and.w	r3, r3, #32
 8007270:	2b00      	cmp	r3, #0
 8007272:	d107      	bne.n	8007284 <HAL_DMA_IRQHandler+0x54>
      {
        /* Disable the half transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8007274:	687b      	ldr	r3, [r7, #4]
 8007276:	681b      	ldr	r3, [r3, #0]
 8007278:	681a      	ldr	r2, [r3, #0]
 800727a:	687b      	ldr	r3, [r7, #4]
 800727c:	681b      	ldr	r3, [r3, #0]
 800727e:	f022 0204 	bic.w	r2, r2, #4
 8007282:	601a      	str	r2, [r3, #0]
      }
      /* Clear the half transfer complete flag */
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 8007284:	687b      	ldr	r3, [r7, #4]
 8007286:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007288:	f003 021c 	and.w	r2, r3, #28
 800728c:	687b      	ldr	r3, [r7, #4]
 800728e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007290:	2104      	movs	r1, #4
 8007292:	fa01 f202 	lsl.w	r2, r1, r2
 8007296:	605a      	str	r2, [r3, #4]

      /* DMA peripheral state is not updated in Half Transfer */
      /* but in Transfer Complete case */

      if (hdma->XferHalfCpltCallback != NULL)
 8007298:	687b      	ldr	r3, [r7, #4]
 800729a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800729c:	2b00      	cmp	r3, #0
 800729e:	f000 8081 	beq.w	80073a4 <HAL_DMA_IRQHandler+0x174>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 80072a2:	687b      	ldr	r3, [r7, #4]
 80072a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80072a6:	6878      	ldr	r0, [r7, #4]
 80072a8:	4798      	blx	r3
      if (hdma->XferHalfCpltCallback != NULL)
 80072aa:	e07b      	b.n	80073a4 <HAL_DMA_IRQHandler+0x174>
      }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU)))) && (0U != (source_it & DMA_IT_TC)))
 80072ac:	687b      	ldr	r3, [r7, #4]
 80072ae:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80072b0:	f003 031c 	and.w	r3, r3, #28
 80072b4:	2202      	movs	r2, #2
 80072b6:	409a      	lsls	r2, r3
 80072b8:	68fb      	ldr	r3, [r7, #12]
 80072ba:	4013      	ands	r3, r2
 80072bc:	2b00      	cmp	r3, #0
 80072be:	d03d      	beq.n	800733c <HAL_DMA_IRQHandler+0x10c>
 80072c0:	68bb      	ldr	r3, [r7, #8]
 80072c2:	f003 0302 	and.w	r3, r3, #2
 80072c6:	2b00      	cmp	r3, #0
 80072c8:	d038      	beq.n	800733c <HAL_DMA_IRQHandler+0x10c>
  {
      if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80072ca:	687b      	ldr	r3, [r7, #4]
 80072cc:	681b      	ldr	r3, [r3, #0]
 80072ce:	681b      	ldr	r3, [r3, #0]
 80072d0:	f003 0320 	and.w	r3, r3, #32
 80072d4:	2b00      	cmp	r3, #0
 80072d6:	d10b      	bne.n	80072f0 <HAL_DMA_IRQHandler+0xc0>
      {
        /* Disable the transfer complete and error interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 80072d8:	687b      	ldr	r3, [r7, #4]
 80072da:	681b      	ldr	r3, [r3, #0]
 80072dc:	681a      	ldr	r2, [r3, #0]
 80072de:	687b      	ldr	r3, [r7, #4]
 80072e0:	681b      	ldr	r3, [r3, #0]
 80072e2:	f022 020a 	bic.w	r2, r2, #10
 80072e6:	601a      	str	r2, [r3, #0]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80072e8:	687b      	ldr	r3, [r7, #4]
 80072ea:	2201      	movs	r2, #1
 80072ec:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
      }
      /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU)));
 80072f0:	687b      	ldr	r3, [r7, #4]
 80072f2:	681b      	ldr	r3, [r3, #0]
 80072f4:	461a      	mov	r2, r3
 80072f6:	4b2e      	ldr	r3, [pc, #184]	; (80073b0 <HAL_DMA_IRQHandler+0x180>)
 80072f8:	429a      	cmp	r2, r3
 80072fa:	d909      	bls.n	8007310 <HAL_DMA_IRQHandler+0xe0>
 80072fc:	687b      	ldr	r3, [r7, #4]
 80072fe:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007300:	f003 031c 	and.w	r3, r3, #28
 8007304:	4a2b      	ldr	r2, [pc, #172]	; (80073b4 <HAL_DMA_IRQHandler+0x184>)
 8007306:	2102      	movs	r1, #2
 8007308:	fa01 f303 	lsl.w	r3, r1, r3
 800730c:	6053      	str	r3, [r2, #4]
 800730e:	e008      	b.n	8007322 <HAL_DMA_IRQHandler+0xf2>
 8007310:	687b      	ldr	r3, [r7, #4]
 8007312:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007314:	f003 031c 	and.w	r3, r3, #28
 8007318:	4a27      	ldr	r2, [pc, #156]	; (80073b8 <HAL_DMA_IRQHandler+0x188>)
 800731a:	2102      	movs	r1, #2
 800731c:	fa01 f303 	lsl.w	r3, r1, r3
 8007320:	6053      	str	r3, [r2, #4]

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8007322:	687b      	ldr	r3, [r7, #4]
 8007324:	2200      	movs	r2, #0
 8007326:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

      if (hdma->XferCpltCallback != NULL)
 800732a:	687b      	ldr	r3, [r7, #4]
 800732c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800732e:	2b00      	cmp	r3, #0
 8007330:	d038      	beq.n	80073a4 <HAL_DMA_IRQHandler+0x174>
      {
        /* Transfer complete callback */
        hdma->XferCpltCallback(hdma);
 8007332:	687b      	ldr	r3, [r7, #4]
 8007334:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007336:	6878      	ldr	r0, [r7, #4]
 8007338:	4798      	blx	r3
      if (hdma->XferCpltCallback != NULL)
 800733a:	e033      	b.n	80073a4 <HAL_DMA_IRQHandler+0x174>
      }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) != 0U))
 800733c:	687b      	ldr	r3, [r7, #4]
 800733e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007340:	f003 031c 	and.w	r3, r3, #28
 8007344:	2208      	movs	r2, #8
 8007346:	409a      	lsls	r2, r3
 8007348:	68fb      	ldr	r3, [r7, #12]
 800734a:	4013      	ands	r3, r2
 800734c:	2b00      	cmp	r3, #0
 800734e:	d02a      	beq.n	80073a6 <HAL_DMA_IRQHandler+0x176>
 8007350:	68bb      	ldr	r3, [r7, #8]
 8007352:	f003 0308 	and.w	r3, r3, #8
 8007356:	2b00      	cmp	r3, #0
 8007358:	d025      	beq.n	80073a6 <HAL_DMA_IRQHandler+0x176>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800735a:	687b      	ldr	r3, [r7, #4]
 800735c:	681b      	ldr	r3, [r3, #0]
 800735e:	681a      	ldr	r2, [r3, #0]
 8007360:	687b      	ldr	r3, [r7, #4]
 8007362:	681b      	ldr	r3, [r3, #0]
 8007364:	f022 020e 	bic.w	r2, r2, #14
 8007368:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 800736a:	687b      	ldr	r3, [r7, #4]
 800736c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800736e:	f003 021c 	and.w	r2, r3, #28
 8007372:	687b      	ldr	r3, [r7, #4]
 8007374:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007376:	2101      	movs	r1, #1
 8007378:	fa01 f202 	lsl.w	r2, r1, r2
 800737c:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 800737e:	687b      	ldr	r3, [r7, #4]
 8007380:	2201      	movs	r2, #1
 8007382:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8007384:	687b      	ldr	r3, [r7, #4]
 8007386:	2201      	movs	r2, #1
 8007388:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800738c:	687b      	ldr	r3, [r7, #4]
 800738e:	2200      	movs	r2, #0
 8007390:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferErrorCallback != NULL)
 8007394:	687b      	ldr	r3, [r7, #4]
 8007396:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007398:	2b00      	cmp	r3, #0
 800739a:	d004      	beq.n	80073a6 <HAL_DMA_IRQHandler+0x176>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800739c:	687b      	ldr	r3, [r7, #4]
 800739e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80073a0:	6878      	ldr	r0, [r7, #4]
 80073a2:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 80073a4:	bf00      	nop
 80073a6:	bf00      	nop
}
 80073a8:	3710      	adds	r7, #16
 80073aa:	46bd      	mov	sp, r7
 80073ac:	bd80      	pop	{r7, pc}
 80073ae:	bf00      	nop
 80073b0:	40020080 	.word	0x40020080
 80073b4:	40020400 	.word	0x40020400
 80073b8:	40020000 	.word	0x40020000

080073bc <DMA_SetConfig>:
  * @param DstAddress The destination memory Buffer address
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80073bc:	b480      	push	{r7}
 80073be:	b085      	sub	sp, #20
 80073c0:	af00      	add	r7, sp, #0
 80073c2:	60f8      	str	r0, [r7, #12]
 80073c4:	60b9      	str	r1, [r7, #8]
 80073c6:	607a      	str	r2, [r7, #4]
 80073c8:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80073ca:	68fb      	ldr	r3, [r7, #12]
 80073cc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80073ce:	68fa      	ldr	r2, [r7, #12]
 80073d0:	6d12      	ldr	r2, [r2, #80]	; 0x50
 80073d2:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != NULL)
 80073d4:	68fb      	ldr	r3, [r7, #12]
 80073d6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80073d8:	2b00      	cmp	r3, #0
 80073da:	d004      	beq.n	80073e6 <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80073dc:	68fb      	ldr	r3, [r7, #12]
 80073de:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80073e0:	68fa      	ldr	r2, [r7, #12]
 80073e2:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 80073e4:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80073e6:	68fb      	ldr	r3, [r7, #12]
 80073e8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80073ea:	f003 021c 	and.w	r2, r3, #28
 80073ee:	68fb      	ldr	r3, [r7, #12]
 80073f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80073f2:	2101      	movs	r1, #1
 80073f4:	fa01 f202 	lsl.w	r2, r1, r2
 80073f8:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 80073fa:	68fb      	ldr	r3, [r7, #12]
 80073fc:	681b      	ldr	r3, [r3, #0]
 80073fe:	683a      	ldr	r2, [r7, #0]
 8007400:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8007402:	68fb      	ldr	r3, [r7, #12]
 8007404:	689b      	ldr	r3, [r3, #8]
 8007406:	2b10      	cmp	r3, #16
 8007408:	d108      	bne.n	800741c <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 800740a:	68fb      	ldr	r3, [r7, #12]
 800740c:	681b      	ldr	r3, [r3, #0]
 800740e:	687a      	ldr	r2, [r7, #4]
 8007410:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8007412:	68fb      	ldr	r3, [r7, #12]
 8007414:	681b      	ldr	r3, [r3, #0]
 8007416:	68ba      	ldr	r2, [r7, #8]
 8007418:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 800741a:	e007      	b.n	800742c <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 800741c:	68fb      	ldr	r3, [r7, #12]
 800741e:	681b      	ldr	r3, [r3, #0]
 8007420:	68ba      	ldr	r2, [r7, #8]
 8007422:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8007424:	68fb      	ldr	r3, [r7, #12]
 8007426:	681b      	ldr	r3, [r3, #0]
 8007428:	687a      	ldr	r2, [r7, #4]
 800742a:	60da      	str	r2, [r3, #12]
}
 800742c:	bf00      	nop
 800742e:	3714      	adds	r7, #20
 8007430:	46bd      	mov	sp, r7
 8007432:	bc80      	pop	{r7}
 8007434:	4770      	bx	lr
	...

08007438 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8007438:	b480      	push	{r7}
 800743a:	b085      	sub	sp, #20
 800743c:	af00      	add	r7, sp, #0
 800743e:	6078      	str	r0, [r7, #4]
  uint32_t channel_number;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8007440:	687b      	ldr	r3, [r7, #4]
 8007442:	681b      	ldr	r3, [r3, #0]
 8007444:	461a      	mov	r2, r3
 8007446:	4b1c      	ldr	r3, [pc, #112]	; (80074b8 <DMA_CalcDMAMUXChannelBaseAndMask+0x80>)
 8007448:	429a      	cmp	r2, r3
 800744a:	d813      	bhi.n	8007474 <DMA_CalcDMAMUXChannelBaseAndMask+0x3c>
  {
    /* DMA1 */
    /* Associate a DMA Channel to a DMAMUX channel */
    hdma->DMAmuxChannel = (DMAMUX1_Channel0 + (hdma->ChannelIndex >> 2U));
 800744c:	687b      	ldr	r3, [r7, #4]
 800744e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007450:	089b      	lsrs	r3, r3, #2
 8007452:	009b      	lsls	r3, r3, #2
 8007454:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8007458:	f503 3302 	add.w	r3, r3, #133120	; 0x20800
 800745c:	687a      	ldr	r2, [r7, #4]
 800745e:	6493      	str	r3, [r2, #72]	; 0x48

    /* Prepare channel_number used for DMAmuxChannelStatusMask computation */
    channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8007460:	687b      	ldr	r3, [r7, #4]
 8007462:	681b      	ldr	r3, [r3, #0]
 8007464:	b2db      	uxtb	r3, r3
 8007466:	3b08      	subs	r3, #8
 8007468:	4a14      	ldr	r2, [pc, #80]	; (80074bc <DMA_CalcDMAMUXChannelBaseAndMask+0x84>)
 800746a:	fba2 2303 	umull	r2, r3, r2, r3
 800746e:	091b      	lsrs	r3, r3, #4
 8007470:	60fb      	str	r3, [r7, #12]
 8007472:	e011      	b.n	8007498 <DMA_CalcDMAMUXChannelBaseAndMask+0x60>
  }
  else
  {
    /* DMA2 */
    /* Associate a DMA Channel to a DMAMUX channel */
    hdma->DMAmuxChannel = (DMAMUX1_Channel7 + (hdma->ChannelIndex >> 2U));
 8007474:	687b      	ldr	r3, [r7, #4]
 8007476:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007478:	089b      	lsrs	r3, r3, #2
 800747a:	009a      	lsls	r2, r3, #2
 800747c:	4b10      	ldr	r3, [pc, #64]	; (80074c0 <DMA_CalcDMAMUXChannelBaseAndMask+0x88>)
 800747e:	4413      	add	r3, r2
 8007480:	687a      	ldr	r2, [r7, #4]
 8007482:	6493      	str	r3, [r2, #72]	; 0x48

    /* Prepare channel_number used for DMAmuxChannelStatusMask computation */
    channel_number = (((((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U) + 7U);
 8007484:	687b      	ldr	r3, [r7, #4]
 8007486:	681b      	ldr	r3, [r3, #0]
 8007488:	b2db      	uxtb	r3, r3
 800748a:	3b08      	subs	r3, #8
 800748c:	4a0b      	ldr	r2, [pc, #44]	; (80074bc <DMA_CalcDMAMUXChannelBaseAndMask+0x84>)
 800748e:	fba2 2303 	umull	r2, r3, r2, r3
 8007492:	091b      	lsrs	r3, r3, #4
 8007494:	3307      	adds	r3, #7
 8007496:	60fb      	str	r3, [r7, #12]
  }

  /* Initialize the field DMAmuxChannelStatus to DMAMUX1_ChannelStatus base */
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8007498:	687b      	ldr	r3, [r7, #4]
 800749a:	4a0a      	ldr	r2, [pc, #40]	; (80074c4 <DMA_CalcDMAMUXChannelBaseAndMask+0x8c>)
 800749c:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Initialize the field DMAmuxChannelStatusMask with the corresponding index of the DMAMUX channel selected for the current ChannelIndex */
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 800749e:	68fb      	ldr	r3, [r7, #12]
 80074a0:	f003 031f 	and.w	r3, r3, #31
 80074a4:	2201      	movs	r2, #1
 80074a6:	409a      	lsls	r2, r3
 80074a8:	687b      	ldr	r3, [r7, #4]
 80074aa:	651a      	str	r2, [r3, #80]	; 0x50
}
 80074ac:	bf00      	nop
 80074ae:	3714      	adds	r7, #20
 80074b0:	46bd      	mov	sp, r7
 80074b2:	bc80      	pop	{r7}
 80074b4:	4770      	bx	lr
 80074b6:	bf00      	nop
 80074b8:	40020407 	.word	0x40020407
 80074bc:	cccccccd 	.word	0xcccccccd
 80074c0:	4002081c 	.word	0x4002081c
 80074c4:	40020880 	.word	0x40020880

080074c8 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80074c8:	b480      	push	{r7}
 80074ca:	b085      	sub	sp, #20
 80074cc:	af00      	add	r7, sp, #0
 80074ce:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 80074d0:	687b      	ldr	r3, [r7, #4]
 80074d2:	685b      	ldr	r3, [r3, #4]
 80074d4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80074d8:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 80074da:	68fa      	ldr	r2, [r7, #12]
 80074dc:	4b0a      	ldr	r3, [pc, #40]	; (8007508 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 80074de:	4413      	add	r3, r2
 80074e0:	009b      	lsls	r3, r3, #2
 80074e2:	461a      	mov	r2, r3
 80074e4:	687b      	ldr	r3, [r7, #4]
 80074e6:	655a      	str	r2, [r3, #84]	; 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 80074e8:	687b      	ldr	r3, [r7, #4]
 80074ea:	4a08      	ldr	r2, [pc, #32]	; (800750c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 80074ec:	659a      	str	r2, [r3, #88]	; 0x58

  /* here "Request" is either DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR3, i.e. <= 4*/
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U);
 80074ee:	68fb      	ldr	r3, [r7, #12]
 80074f0:	3b01      	subs	r3, #1
 80074f2:	f003 0303 	and.w	r3, r3, #3
 80074f6:	2201      	movs	r2, #1
 80074f8:	409a      	lsls	r2, r3
 80074fa:	687b      	ldr	r3, [r7, #4]
 80074fc:	65da      	str	r2, [r3, #92]	; 0x5c
}
 80074fe:	bf00      	nop
 8007500:	3714      	adds	r7, #20
 8007502:	46bd      	mov	sp, r7
 8007504:	bc80      	pop	{r7}
 8007506:	4770      	bx	lr
 8007508:	1000823f 	.word	0x1000823f
 800750c:	40020940 	.word	0x40020940

08007510 <HAL_FLASH_Program>:
  *                are stored the data for the row fast program.
  *
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 8007510:	b580      	push	{r7, lr}
 8007512:	b086      	sub	sp, #24
 8007514:	af00      	add	r7, sp, #0
 8007516:	60f8      	str	r0, [r7, #12]
 8007518:	60b9      	str	r1, [r7, #8]
 800751a:	e9c7 2300 	strd	r2, r3, [r7]
  assert_param(IS_FLASH_TYPEPROGRAM(TypeProgram));
  assert_param(IS_ADDR_ALIGNED_64BITS(Address));
  assert_param(IS_FLASH_PROGRAM_ADDRESS(Address));

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 800751e:	4b1c      	ldr	r3, [pc, #112]	; (8007590 <HAL_FLASH_Program+0x80>)
 8007520:	781b      	ldrb	r3, [r3, #0]
 8007522:	2b01      	cmp	r3, #1
 8007524:	d101      	bne.n	800752a <HAL_FLASH_Program+0x1a>
 8007526:	2302      	movs	r3, #2
 8007528:	e02d      	b.n	8007586 <HAL_FLASH_Program+0x76>
 800752a:	4b19      	ldr	r3, [pc, #100]	; (8007590 <HAL_FLASH_Program+0x80>)
 800752c:	2201      	movs	r2, #1
 800752e:	701a      	strb	r2, [r3, #0]

  /* Reset error code */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8007530:	4b17      	ldr	r3, [pc, #92]	; (8007590 <HAL_FLASH_Program+0x80>)
 8007532:	2200      	movs	r2, #0
 8007534:	605a      	str	r2, [r3, #4]

  /* Verify that next operation can be proceed */
  status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8007536:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800753a:	f000 f869 	bl	8007610 <FLASH_WaitForLastOperation>
 800753e:	4603      	mov	r3, r0
 8007540:	75fb      	strb	r3, [r7, #23]

  if (status == HAL_OK)
 8007542:	7dfb      	ldrb	r3, [r7, #23]
 8007544:	2b00      	cmp	r3, #0
 8007546:	d11a      	bne.n	800757e <HAL_FLASH_Program+0x6e>
  {
    if (TypeProgram == FLASH_TYPEPROGRAM_DOUBLEWORD)
 8007548:	68fb      	ldr	r3, [r7, #12]
 800754a:	2b01      	cmp	r3, #1
 800754c:	d105      	bne.n	800755a <HAL_FLASH_Program+0x4a>
    {
      /* Check the parameters */
      assert_param(IS_FLASH_PROGRAM_ADDRESS(Address));

      /* Program double-word (64-bit) at a specified address */
      FLASH_Program_DoubleWord(Address, Data);
 800754e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007552:	68b8      	ldr	r0, [r7, #8]
 8007554:	f000 f8be 	bl	80076d4 <FLASH_Program_DoubleWord>
 8007558:	e004      	b.n	8007564 <HAL_FLASH_Program+0x54>
    {
      /* Check the parameters */
      assert_param(IS_FLASH_FAST_PROGRAM_ADDRESS(Address));

      /* Fast program a 32 double-word (64-bit) row at a specified address */
      FLASH_Program_Fast(Address, (uint32_t)Data);
 800755a:	683b      	ldr	r3, [r7, #0]
 800755c:	4619      	mov	r1, r3
 800755e:	68b8      	ldr	r0, [r7, #8]
 8007560:	f000 f8de 	bl	8007720 <FLASH_Program_Fast>
    }

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8007564:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8007568:	f000 f852 	bl	8007610 <FLASH_WaitForLastOperation>
 800756c:	4603      	mov	r3, r0
 800756e:	75fb      	strb	r3, [r7, #23]

    /* If the program operation is completed, disable the PG or FSTPG Bit */
#ifdef CORE_CM0PLUS
    CLEAR_BIT(FLASH->C2CR, TypeProgram);
#else
    CLEAR_BIT(FLASH->CR, TypeProgram);
 8007570:	4b08      	ldr	r3, [pc, #32]	; (8007594 <HAL_FLASH_Program+0x84>)
 8007572:	695a      	ldr	r2, [r3, #20]
 8007574:	68fb      	ldr	r3, [r7, #12]
 8007576:	43db      	mvns	r3, r3
 8007578:	4906      	ldr	r1, [pc, #24]	; (8007594 <HAL_FLASH_Program+0x84>)
 800757a:	4013      	ands	r3, r2
 800757c:	614b      	str	r3, [r1, #20]
#endif
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 800757e:	4b04      	ldr	r3, [pc, #16]	; (8007590 <HAL_FLASH_Program+0x80>)
 8007580:	2200      	movs	r2, #0
 8007582:	701a      	strb	r2, [r3, #0]

  /* return status */
  return status;
 8007584:	7dfb      	ldrb	r3, [r7, #23]
}
 8007586:	4618      	mov	r0, r3
 8007588:	3718      	adds	r7, #24
 800758a:	46bd      	mov	sp, r7
 800758c:	bd80      	pop	{r7, pc}
 800758e:	bf00      	nop
 8007590:	200005a4 	.word	0x200005a4
 8007594:	58004000 	.word	0x58004000

08007598 <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 8007598:	b480      	push	{r7}
 800759a:	b083      	sub	sp, #12
 800759c:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 800759e:	2300      	movs	r3, #0
 80075a0:	71fb      	strb	r3, [r7, #7]

  if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != 0U)
 80075a2:	4b0b      	ldr	r3, [pc, #44]	; (80075d0 <HAL_FLASH_Unlock+0x38>)
 80075a4:	695b      	ldr	r3, [r3, #20]
 80075a6:	2b00      	cmp	r3, #0
 80075a8:	da0b      	bge.n	80075c2 <HAL_FLASH_Unlock+0x2a>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 80075aa:	4b09      	ldr	r3, [pc, #36]	; (80075d0 <HAL_FLASH_Unlock+0x38>)
 80075ac:	4a09      	ldr	r2, [pc, #36]	; (80075d4 <HAL_FLASH_Unlock+0x3c>)
 80075ae:	609a      	str	r2, [r3, #8]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 80075b0:	4b07      	ldr	r3, [pc, #28]	; (80075d0 <HAL_FLASH_Unlock+0x38>)
 80075b2:	4a09      	ldr	r2, [pc, #36]	; (80075d8 <HAL_FLASH_Unlock+0x40>)
 80075b4:	609a      	str	r2, [r3, #8]

    /* verify Flash is unlock */
    if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != 0U)
 80075b6:	4b06      	ldr	r3, [pc, #24]	; (80075d0 <HAL_FLASH_Unlock+0x38>)
 80075b8:	695b      	ldr	r3, [r3, #20]
 80075ba:	2b00      	cmp	r3, #0
 80075bc:	da01      	bge.n	80075c2 <HAL_FLASH_Unlock+0x2a>
    {
      status = HAL_ERROR;
 80075be:	2301      	movs	r3, #1
 80075c0:	71fb      	strb	r3, [r7, #7]
    }
  }

  return status;
 80075c2:	79fb      	ldrb	r3, [r7, #7]
}
 80075c4:	4618      	mov	r0, r3
 80075c6:	370c      	adds	r7, #12
 80075c8:	46bd      	mov	sp, r7
 80075ca:	bc80      	pop	{r7}
 80075cc:	4770      	bx	lr
 80075ce:	bf00      	nop
 80075d0:	58004000 	.word	0x58004000
 80075d4:	45670123 	.word	0x45670123
 80075d8:	cdef89ab 	.word	0xcdef89ab

080075dc <HAL_FLASH_Lock>:
/**
  * @brief  Lock the FLASH control register access.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 80075dc:	b480      	push	{r7}
 80075de:	b083      	sub	sp, #12
 80075e0:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 80075e2:	2300      	movs	r3, #0
 80075e4:	71fb      	strb	r3, [r7, #7]

  /* Set the LOCK Bit to lock the FLASH Registers access */
  /* @Note  The lock and unlock procedure is done only using CR registers even from CPU2 */
  SET_BIT(FLASH->CR, FLASH_CR_LOCK);
 80075e6:	4b09      	ldr	r3, [pc, #36]	; (800760c <HAL_FLASH_Lock+0x30>)
 80075e8:	695b      	ldr	r3, [r3, #20]
 80075ea:	4a08      	ldr	r2, [pc, #32]	; (800760c <HAL_FLASH_Lock+0x30>)
 80075ec:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80075f0:	6153      	str	r3, [r2, #20]

  /* verify Flash is locked */
  if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) == 0U)
 80075f2:	4b06      	ldr	r3, [pc, #24]	; (800760c <HAL_FLASH_Lock+0x30>)
 80075f4:	695b      	ldr	r3, [r3, #20]
 80075f6:	2b00      	cmp	r3, #0
 80075f8:	db01      	blt.n	80075fe <HAL_FLASH_Lock+0x22>
  {
    status = HAL_ERROR;
 80075fa:	2301      	movs	r3, #1
 80075fc:	71fb      	strb	r3, [r7, #7]
  }

  return status;
 80075fe:	79fb      	ldrb	r3, [r7, #7]
}
 8007600:	4618      	mov	r0, r3
 8007602:	370c      	adds	r7, #12
 8007604:	46bd      	mov	sp, r7
 8007606:	bc80      	pop	{r7}
 8007608:	4770      	bx	lr
 800760a:	bf00      	nop
 800760c:	58004000 	.word	0x58004000

08007610 <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout Maximum flash operation timeout
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{
 8007610:	b580      	push	{r7, lr}
 8007612:	b084      	sub	sp, #16
 8007614:	af00      	add	r7, sp, #0
 8007616:	6078      	str	r0, [r7, #4]
  uint32_t error;
  uint32_t tickstart = HAL_GetTick();
 8007618:	f7fb f92a 	bl	8002870 <HAL_GetTick>
 800761c:	60f8      	str	r0, [r7, #12]

  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */
  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY))
 800761e:	e009      	b.n	8007634 <FLASH_WaitForLastOperation+0x24>
  {
    if ((HAL_GetTick() - tickstart) >= Timeout)
 8007620:	f7fb f926 	bl	8002870 <HAL_GetTick>
 8007624:	4602      	mov	r2, r0
 8007626:	68fb      	ldr	r3, [r7, #12]
 8007628:	1ad3      	subs	r3, r2, r3
 800762a:	687a      	ldr	r2, [r7, #4]
 800762c:	429a      	cmp	r2, r3
 800762e:	d801      	bhi.n	8007634 <FLASH_WaitForLastOperation+0x24>
    {
      return HAL_TIMEOUT;
 8007630:	2303      	movs	r3, #3
 8007632:	e047      	b.n	80076c4 <FLASH_WaitForLastOperation+0xb4>
  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY))
 8007634:	4b25      	ldr	r3, [pc, #148]	; (80076cc <FLASH_WaitForLastOperation+0xbc>)
 8007636:	691b      	ldr	r3, [r3, #16]
 8007638:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800763c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007640:	d0ee      	beq.n	8007620 <FLASH_WaitForLastOperation+0x10>
  /* check flash errors. Only ECC correction can be checked here as ECCD
      generates NMI */
#ifdef CORE_CM0PLUS
  error = FLASH->C2SR;
#else
  error = FLASH->SR;
 8007642:	4b22      	ldr	r3, [pc, #136]	; (80076cc <FLASH_WaitForLastOperation+0xbc>)
 8007644:	691b      	ldr	r3, [r3, #16]
 8007646:	60bb      	str	r3, [r7, #8]
#endif

  /* Check FLASH End of Operation flag */
  if ((error & FLASH_FLAG_EOP) != 0U)
 8007648:	68bb      	ldr	r3, [r7, #8]
 800764a:	f003 0301 	and.w	r3, r3, #1
 800764e:	2b00      	cmp	r3, #0
 8007650:	d002      	beq.n	8007658 <FLASH_WaitForLastOperation+0x48>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 8007652:	4b1e      	ldr	r3, [pc, #120]	; (80076cc <FLASH_WaitForLastOperation+0xbc>)
 8007654:	2201      	movs	r2, #1
 8007656:	611a      	str	r2, [r3, #16]
  }

  /* Now update error variable to only error value */
  error &= FLASH_FLAG_SR_ERRORS;
 8007658:	68ba      	ldr	r2, [r7, #8]
 800765a:	f24c 33fa 	movw	r3, #50170	; 0xc3fa
 800765e:	4013      	ands	r3, r2
 8007660:	60bb      	str	r3, [r7, #8]

  /* clear error flags */
  __HAL_FLASH_CLEAR_FLAG(error);
 8007662:	68bb      	ldr	r3, [r7, #8]
 8007664:	f003 4340 	and.w	r3, r3, #3221225472	; 0xc0000000
 8007668:	2b00      	cmp	r3, #0
 800766a:	d007      	beq.n	800767c <FLASH_WaitForLastOperation+0x6c>
 800766c:	4b17      	ldr	r3, [pc, #92]	; (80076cc <FLASH_WaitForLastOperation+0xbc>)
 800766e:	699a      	ldr	r2, [r3, #24]
 8007670:	68bb      	ldr	r3, [r7, #8]
 8007672:	f003 4340 	and.w	r3, r3, #3221225472	; 0xc0000000
 8007676:	4915      	ldr	r1, [pc, #84]	; (80076cc <FLASH_WaitForLastOperation+0xbc>)
 8007678:	4313      	orrs	r3, r2
 800767a:	618b      	str	r3, [r1, #24]
 800767c:	68bb      	ldr	r3, [r7, #8]
 800767e:	f023 4340 	bic.w	r3, r3, #3221225472	; 0xc0000000
 8007682:	2b00      	cmp	r3, #0
 8007684:	d004      	beq.n	8007690 <FLASH_WaitForLastOperation+0x80>
 8007686:	4a11      	ldr	r2, [pc, #68]	; (80076cc <FLASH_WaitForLastOperation+0xbc>)
 8007688:	68bb      	ldr	r3, [r7, #8]
 800768a:	f023 4340 	bic.w	r3, r3, #3221225472	; 0xc0000000
 800768e:	6113      	str	r3, [r2, #16]

  if (error != 0U)
 8007690:	68bb      	ldr	r3, [r7, #8]
 8007692:	2b00      	cmp	r3, #0
 8007694:	d00e      	beq.n	80076b4 <FLASH_WaitForLastOperation+0xa4>
  {
    /*Save the error code*/
    pFlash.ErrorCode = error;
 8007696:	4a0e      	ldr	r2, [pc, #56]	; (80076d0 <FLASH_WaitForLastOperation+0xc0>)
 8007698:	68bb      	ldr	r3, [r7, #8]
 800769a:	6053      	str	r3, [r2, #4]

    return HAL_ERROR;
 800769c:	2301      	movs	r3, #1
 800769e:	e011      	b.n	80076c4 <FLASH_WaitForLastOperation+0xb4>
  }

  /* Wait for control register to be written */
  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_CFGBSY))
  {
    if ((HAL_GetTick() - tickstart) >= Timeout)
 80076a0:	f7fb f8e6 	bl	8002870 <HAL_GetTick>
 80076a4:	4602      	mov	r2, r0
 80076a6:	68fb      	ldr	r3, [r7, #12]
 80076a8:	1ad3      	subs	r3, r2, r3
 80076aa:	687a      	ldr	r2, [r7, #4]
 80076ac:	429a      	cmp	r2, r3
 80076ae:	d801      	bhi.n	80076b4 <FLASH_WaitForLastOperation+0xa4>
    {
      return HAL_TIMEOUT;
 80076b0:	2303      	movs	r3, #3
 80076b2:	e007      	b.n	80076c4 <FLASH_WaitForLastOperation+0xb4>
  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_CFGBSY))
 80076b4:	4b05      	ldr	r3, [pc, #20]	; (80076cc <FLASH_WaitForLastOperation+0xbc>)
 80076b6:	691b      	ldr	r3, [r3, #16]
 80076b8:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80076bc:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 80076c0:	d0ee      	beq.n	80076a0 <FLASH_WaitForLastOperation+0x90>
    }
  }

  return HAL_OK;
 80076c2:	2300      	movs	r3, #0
}
 80076c4:	4618      	mov	r0, r3
 80076c6:	3710      	adds	r7, #16
 80076c8:	46bd      	mov	sp, r7
 80076ca:	bd80      	pop	{r7, pc}
 80076cc:	58004000 	.word	0x58004000
 80076d0:	200005a4 	.word	0x200005a4

080076d4 <FLASH_Program_DoubleWord>:
  * @param  Address Specifies the address to be programmed.
  * @param  Data Specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_DoubleWord(uint32_t Address, uint64_t Data)
{
 80076d4:	b480      	push	{r7}
 80076d6:	b085      	sub	sp, #20
 80076d8:	af00      	add	r7, sp, #0
 80076da:	60f8      	str	r0, [r7, #12]
 80076dc:	e9c7 2300 	strd	r2, r3, [r7]
#ifdef CORE_CM0PLUS
  /* Set PG bit */
  SET_BIT(FLASH->C2CR, FLASH_CR_PG);
#else
  /* Set PG bit */
  SET_BIT(FLASH->CR, FLASH_CR_PG);
 80076e0:	4b0e      	ldr	r3, [pc, #56]	; (800771c <FLASH_Program_DoubleWord+0x48>)
 80076e2:	695b      	ldr	r3, [r3, #20]
 80076e4:	4a0d      	ldr	r2, [pc, #52]	; (800771c <FLASH_Program_DoubleWord+0x48>)
 80076e6:	f043 0301 	orr.w	r3, r3, #1
 80076ea:	6153      	str	r3, [r2, #20]
#endif

  /* Program first word */
  *(uint32_t *)Address = (uint32_t)Data;
 80076ec:	68fb      	ldr	r3, [r7, #12]
 80076ee:	683a      	ldr	r2, [r7, #0]
 80076f0:	601a      	str	r2, [r3, #0]
  __ASM volatile ("isb 0xF":::"memory");
 80076f2:	f3bf 8f6f 	isb	sy
}
 80076f6:	bf00      	nop
  /* Barrier to ensure programming is performed in 2 steps, in right order
    (independently of compiler optimization behavior) */
  __ISB();

  /* Program second word */
  *(uint32_t *)(Address + 4U) = (uint32_t)(Data >> 32U);
 80076f8:	e9d7 0100 	ldrd	r0, r1, [r7]
 80076fc:	f04f 0200 	mov.w	r2, #0
 8007700:	f04f 0300 	mov.w	r3, #0
 8007704:	000a      	movs	r2, r1
 8007706:	2300      	movs	r3, #0
 8007708:	68f9      	ldr	r1, [r7, #12]
 800770a:	3104      	adds	r1, #4
 800770c:	4613      	mov	r3, r2
 800770e:	600b      	str	r3, [r1, #0]
}
 8007710:	bf00      	nop
 8007712:	3714      	adds	r7, #20
 8007714:	46bd      	mov	sp, r7
 8007716:	bc80      	pop	{r7}
 8007718:	4770      	bx	lr
 800771a:	bf00      	nop
 800771c:	58004000 	.word	0x58004000

08007720 <FLASH_Program_Fast>:
#ifdef CORE_CM0PLUS
static __RAM_FUNC void FLASH_Program_Fast(uint32_t Address, uint32_t DataAddress)
#else
static void FLASH_Program_Fast(uint32_t Address, uint32_t DataAddress)
#endif
{
 8007720:	b480      	push	{r7}
 8007722:	b089      	sub	sp, #36	; 0x24
 8007724:	af00      	add	r7, sp, #0
 8007726:	6078      	str	r0, [r7, #4]
 8007728:	6039      	str	r1, [r7, #0]
  uint8_t row_index = (2 * FLASH_NB_DOUBLE_WORDS_IN_ROW);
 800772a:	2340      	movs	r3, #64	; 0x40
 800772c:	77fb      	strb	r3, [r7, #31]
  __IO uint32_t *dest_addr = (__IO uint32_t *)Address;
 800772e:	687b      	ldr	r3, [r7, #4]
 8007730:	61bb      	str	r3, [r7, #24]
  __IO uint32_t *src_addr = (__IO uint32_t *)DataAddress;
 8007732:	683b      	ldr	r3, [r7, #0]
 8007734:	617b      	str	r3, [r7, #20]

  /* Set FSTPG bit */
#ifdef CORE_CM0PLUS
  SET_BIT(FLASH->C2CR, FLASH_CR_FSTPG);
#else
  SET_BIT(FLASH->CR, FLASH_CR_FSTPG);
 8007736:	4b18      	ldr	r3, [pc, #96]	; (8007798 <FLASH_Program_Fast+0x78>)
 8007738:	695b      	ldr	r3, [r3, #20]
 800773a:	4a17      	ldr	r2, [pc, #92]	; (8007798 <FLASH_Program_Fast+0x78>)
 800773c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8007740:	6153      	str	r3, [r2, #20]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8007742:	f3ef 8310 	mrs	r3, PRIMASK
 8007746:	60fb      	str	r3, [r7, #12]
  return(result);
 8007748:	68fb      	ldr	r3, [r7, #12]
#endif

  /* Enter critical section: row programming should not be longer than 7 ms */
  primask_bit = __get_PRIMASK();
 800774a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("cpsid i" : : : "memory");
 800774c:	b672      	cpsid	i
}
 800774e:	bf00      	nop
  __disable_irq();

  /* Program the double word of the row */
  do
  {
    *dest_addr = *src_addr;
 8007750:	697b      	ldr	r3, [r7, #20]
 8007752:	681a      	ldr	r2, [r3, #0]
 8007754:	69bb      	ldr	r3, [r7, #24]
 8007756:	601a      	str	r2, [r3, #0]
    dest_addr++;
 8007758:	69bb      	ldr	r3, [r7, #24]
 800775a:	3304      	adds	r3, #4
 800775c:	61bb      	str	r3, [r7, #24]
    src_addr++;
 800775e:	697b      	ldr	r3, [r7, #20]
 8007760:	3304      	adds	r3, #4
 8007762:	617b      	str	r3, [r7, #20]
    row_index--;
 8007764:	7ffb      	ldrb	r3, [r7, #31]
 8007766:	3b01      	subs	r3, #1
 8007768:	77fb      	strb	r3, [r7, #31]
  }
  while (row_index != 0U);
 800776a:	7ffb      	ldrb	r3, [r7, #31]
 800776c:	2b00      	cmp	r3, #0
 800776e:	d1ef      	bne.n	8007750 <FLASH_Program_Fast+0x30>

  /* wait for BSY in order to be sure that flash operation is ended before
     allowing prefetch in flash. Timeout does not return status, as it will
     be anyway done later */
  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != 0U)
 8007770:	bf00      	nop
 8007772:	4b09      	ldr	r3, [pc, #36]	; (8007798 <FLASH_Program_Fast+0x78>)
 8007774:	691b      	ldr	r3, [r3, #16]
 8007776:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800777a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800777e:	d0f8      	beq.n	8007772 <FLASH_Program_Fast+0x52>
 8007780:	693b      	ldr	r3, [r7, #16]
 8007782:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8007784:	68bb      	ldr	r3, [r7, #8]
 8007786:	f383 8810 	msr	PRIMASK, r3
}
 800778a:	bf00      	nop
  {
  }

  /* Exit critical section: restore previous priority mask */
  __set_PRIMASK(primask_bit);
}
 800778c:	bf00      	nop
 800778e:	3724      	adds	r7, #36	; 0x24
 8007790:	46bd      	mov	sp, r7
 8007792:	bc80      	pop	{r7}
 8007794:	4770      	bx	lr
 8007796:	bf00      	nop
 8007798:	58004000 	.word	0x58004000

0800779c <HAL_FLASHEx_Erase>:
  *         information on faulty page in case of error (0xFFFFFFFF means that all
  *         the pages have been correctly erased)
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *PageError)
{
 800779c:	b580      	push	{r7, lr}
 800779e:	b084      	sub	sp, #16
 80077a0:	af00      	add	r7, sp, #0
 80077a2:	6078      	str	r0, [r7, #4]
 80077a4:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 80077a6:	4b28      	ldr	r3, [pc, #160]	; (8007848 <HAL_FLASHEx_Erase+0xac>)
 80077a8:	781b      	ldrb	r3, [r3, #0]
 80077aa:	2b01      	cmp	r3, #1
 80077ac:	d101      	bne.n	80077b2 <HAL_FLASHEx_Erase+0x16>
 80077ae:	2302      	movs	r3, #2
 80077b0:	e046      	b.n	8007840 <HAL_FLASHEx_Erase+0xa4>
 80077b2:	4b25      	ldr	r3, [pc, #148]	; (8007848 <HAL_FLASHEx_Erase+0xac>)
 80077b4:	2201      	movs	r2, #1
 80077b6:	701a      	strb	r2, [r3, #0]

  /* Reset error code */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 80077b8:	4b23      	ldr	r3, [pc, #140]	; (8007848 <HAL_FLASHEx_Erase+0xac>)
 80077ba:	2200      	movs	r2, #0
 80077bc:	605a      	str	r2, [r3, #4]

  /* Verify that next operation can be proceed */
  status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 80077be:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80077c2:	f7ff ff25 	bl	8007610 <FLASH_WaitForLastOperation>
 80077c6:	4603      	mov	r3, r0
 80077c8:	73fb      	strb	r3, [r7, #15]

  if (status == HAL_OK)
 80077ca:	7bfb      	ldrb	r3, [r7, #15]
 80077cc:	2b00      	cmp	r3, #0
 80077ce:	d133      	bne.n	8007838 <HAL_FLASHEx_Erase+0x9c>
  {
    if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 80077d0:	687b      	ldr	r3, [r7, #4]
 80077d2:	681b      	ldr	r3, [r3, #0]
 80077d4:	2b04      	cmp	r3, #4
 80077d6:	d108      	bne.n	80077ea <HAL_FLASHEx_Erase+0x4e>
    {
      /* Mass erase to be done */
      FLASH_MassErase();
 80077d8:	f000 f838 	bl	800784c <FLASH_MassErase>

      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 80077dc:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80077e0:	f7ff ff16 	bl	8007610 <FLASH_WaitForLastOperation>
 80077e4:	4603      	mov	r3, r0
 80077e6:	73fb      	strb	r3, [r7, #15]
 80077e8:	e024      	b.n	8007834 <HAL_FLASHEx_Erase+0x98>
      /* If operation is completed or interrupted, no need to clear the Mass Erase Bit */
    }
    else
    {
      /*Initialization of PageError variable*/
      *PageError = 0xFFFFFFFFU;
 80077ea:	683b      	ldr	r3, [r7, #0]
 80077ec:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80077f0:	601a      	str	r2, [r3, #0]

      for (index = pEraseInit->Page; index < (pEraseInit->Page + pEraseInit->NbPages); index++)
 80077f2:	687b      	ldr	r3, [r7, #4]
 80077f4:	685b      	ldr	r3, [r3, #4]
 80077f6:	60bb      	str	r3, [r7, #8]
 80077f8:	e012      	b.n	8007820 <HAL_FLASHEx_Erase+0x84>
      {
        /* Start erase page */
        FLASH_PageErase(index);
 80077fa:	68b8      	ldr	r0, [r7, #8]
 80077fc:	f000 f836 	bl	800786c <FLASH_PageErase>

        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8007800:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8007804:	f7ff ff04 	bl	8007610 <FLASH_WaitForLastOperation>
 8007808:	4603      	mov	r3, r0
 800780a:	73fb      	strb	r3, [r7, #15]

        if (status != HAL_OK)
 800780c:	7bfb      	ldrb	r3, [r7, #15]
 800780e:	2b00      	cmp	r3, #0
 8007810:	d003      	beq.n	800781a <HAL_FLASHEx_Erase+0x7e>
        {
          /* In case of error, stop erase procedure and return the faulty address */
          *PageError = index;
 8007812:	683b      	ldr	r3, [r7, #0]
 8007814:	68ba      	ldr	r2, [r7, #8]
 8007816:	601a      	str	r2, [r3, #0]
          break;
 8007818:	e00a      	b.n	8007830 <HAL_FLASHEx_Erase+0x94>
      for (index = pEraseInit->Page; index < (pEraseInit->Page + pEraseInit->NbPages); index++)
 800781a:	68bb      	ldr	r3, [r7, #8]
 800781c:	3301      	adds	r3, #1
 800781e:	60bb      	str	r3, [r7, #8]
 8007820:	687b      	ldr	r3, [r7, #4]
 8007822:	685a      	ldr	r2, [r3, #4]
 8007824:	687b      	ldr	r3, [r7, #4]
 8007826:	689b      	ldr	r3, [r3, #8]
 8007828:	4413      	add	r3, r2
 800782a:	68ba      	ldr	r2, [r7, #8]
 800782c:	429a      	cmp	r2, r3
 800782e:	d3e4      	bcc.n	80077fa <HAL_FLASHEx_Erase+0x5e>
        }
      }

      /* If operation is completed or interrupted, disable the Page Erase Bit */
      FLASH_AcknowledgePageErase();
 8007830:	f000 f878 	bl	8007924 <FLASH_AcknowledgePageErase>
    }

    /* Flush the caches to be sure of the data consistency */
    FLASH_FlushCaches();
 8007834:	f000 f832 	bl	800789c <FLASH_FlushCaches>
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8007838:	4b03      	ldr	r3, [pc, #12]	; (8007848 <HAL_FLASHEx_Erase+0xac>)
 800783a:	2200      	movs	r2, #0
 800783c:	701a      	strb	r2, [r3, #0]

  return status;
 800783e:	7bfb      	ldrb	r3, [r7, #15]
}
 8007840:	4618      	mov	r0, r3
 8007842:	3710      	adds	r7, #16
 8007844:	46bd      	mov	sp, r7
 8007846:	bd80      	pop	{r7, pc}
 8007848:	200005a4 	.word	0x200005a4

0800784c <FLASH_MassErase>:
/**
  * @brief  Mass erase of FLASH memory.
  * @retval None
  */
static void FLASH_MassErase(void)
{
 800784c:	b480      	push	{r7}
 800784e:	af00      	add	r7, sp, #0
  /* Set the Mass Erase Bit and start bit */
#ifdef CORE_CM0PLUS
  SET_BIT(FLASH->C2CR, (FLASH_CR_MER | FLASH_CR_STRT));
#else
  SET_BIT(FLASH->CR, (FLASH_CR_MER | FLASH_CR_STRT));
 8007850:	4b05      	ldr	r3, [pc, #20]	; (8007868 <FLASH_MassErase+0x1c>)
 8007852:	695b      	ldr	r3, [r3, #20]
 8007854:	4a04      	ldr	r2, [pc, #16]	; (8007868 <FLASH_MassErase+0x1c>)
 8007856:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800785a:	f043 0304 	orr.w	r3, r3, #4
 800785e:	6153      	str	r3, [r2, #20]
#endif
}
 8007860:	bf00      	nop
 8007862:	46bd      	mov	sp, r7
 8007864:	bc80      	pop	{r7}
 8007866:	4770      	bx	lr
 8007868:	58004000 	.word	0x58004000

0800786c <FLASH_PageErase>:
  * @param  Page FLASH page to erase
  *         This parameter must be a value between 0 and (max number of pages in Flash - 1)
  * @retval None
  */
void FLASH_PageErase(uint32_t Page)
{
 800786c:	b480      	push	{r7}
 800786e:	b083      	sub	sp, #12
 8007870:	af00      	add	r7, sp, #0
 8007872:	6078      	str	r0, [r7, #4]

  /* Proceed to erase the page */
#ifdef CORE_CM0PLUS
  MODIFY_REG(FLASH->C2CR, FLASH_CR_PNB, ((Page << FLASH_CR_PNB_Pos) | FLASH_CR_PER | FLASH_CR_STRT));
#else
  MODIFY_REG(FLASH->CR, FLASH_CR_PNB, ((Page << FLASH_CR_PNB_Pos) | FLASH_CR_PER | FLASH_CR_STRT));
 8007874:	4b08      	ldr	r3, [pc, #32]	; (8007898 <FLASH_PageErase+0x2c>)
 8007876:	695b      	ldr	r3, [r3, #20]
 8007878:	f423 727e 	bic.w	r2, r3, #1016	; 0x3f8
 800787c:	687b      	ldr	r3, [r7, #4]
 800787e:	00db      	lsls	r3, r3, #3
 8007880:	4313      	orrs	r3, r2
 8007882:	4a05      	ldr	r2, [pc, #20]	; (8007898 <FLASH_PageErase+0x2c>)
 8007884:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007888:	f043 0302 	orr.w	r3, r3, #2
 800788c:	6153      	str	r3, [r2, #20]
#endif
}
 800788e:	bf00      	nop
 8007890:	370c      	adds	r7, #12
 8007892:	46bd      	mov	sp, r7
 8007894:	bc80      	pop	{r7}
 8007896:	4770      	bx	lr
 8007898:	58004000 	.word	0x58004000

0800789c <FLASH_FlushCaches>:
/**
  * @brief  Flush the instruction and data caches.
  * @retval None
  */
void FLASH_FlushCaches(void)
{
 800789c:	b480      	push	{r7}
 800789e:	af00      	add	r7, sp, #0
  /* Flush instruction cache  */
  if (READ_BIT(FLASH->ACR, FLASH_ACR_ICEN) == 1U)
 80078a0:	4b1f      	ldr	r3, [pc, #124]	; (8007920 <FLASH_FlushCaches+0x84>)
 80078a2:	681b      	ldr	r3, [r3, #0]
 80078a4:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80078a8:	2b01      	cmp	r3, #1
 80078aa:	d117      	bne.n	80078dc <FLASH_FlushCaches+0x40>
  {
    /* Disable instruction cache  */
    __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
 80078ac:	4b1c      	ldr	r3, [pc, #112]	; (8007920 <FLASH_FlushCaches+0x84>)
 80078ae:	681b      	ldr	r3, [r3, #0]
 80078b0:	4a1b      	ldr	r2, [pc, #108]	; (8007920 <FLASH_FlushCaches+0x84>)
 80078b2:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80078b6:	6013      	str	r3, [r2, #0]
    /* Reset instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_RESET();
 80078b8:	4b19      	ldr	r3, [pc, #100]	; (8007920 <FLASH_FlushCaches+0x84>)
 80078ba:	681b      	ldr	r3, [r3, #0]
 80078bc:	4a18      	ldr	r2, [pc, #96]	; (8007920 <FLASH_FlushCaches+0x84>)
 80078be:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80078c2:	6013      	str	r3, [r2, #0]
 80078c4:	4b16      	ldr	r3, [pc, #88]	; (8007920 <FLASH_FlushCaches+0x84>)
 80078c6:	681b      	ldr	r3, [r3, #0]
 80078c8:	4a15      	ldr	r2, [pc, #84]	; (8007920 <FLASH_FlushCaches+0x84>)
 80078ca:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80078ce:	6013      	str	r3, [r2, #0]
    /* Enable instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80078d0:	4b13      	ldr	r3, [pc, #76]	; (8007920 <FLASH_FlushCaches+0x84>)
 80078d2:	681b      	ldr	r3, [r3, #0]
 80078d4:	4a12      	ldr	r2, [pc, #72]	; (8007920 <FLASH_FlushCaches+0x84>)
 80078d6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80078da:	6013      	str	r3, [r2, #0]
  }

#ifdef CORE_CM0PLUS
#else
  /* Flush data cache */
  if (READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) == 1U)
 80078dc:	4b10      	ldr	r3, [pc, #64]	; (8007920 <FLASH_FlushCaches+0x84>)
 80078de:	681b      	ldr	r3, [r3, #0]
 80078e0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80078e4:	2b01      	cmp	r3, #1
 80078e6:	d117      	bne.n	8007918 <FLASH_FlushCaches+0x7c>
  {
    /* Disable data cache  */
    __HAL_FLASH_DATA_CACHE_DISABLE();
 80078e8:	4b0d      	ldr	r3, [pc, #52]	; (8007920 <FLASH_FlushCaches+0x84>)
 80078ea:	681b      	ldr	r3, [r3, #0]
 80078ec:	4a0c      	ldr	r2, [pc, #48]	; (8007920 <FLASH_FlushCaches+0x84>)
 80078ee:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80078f2:	6013      	str	r3, [r2, #0]
    /* Reset data cache */
    __HAL_FLASH_DATA_CACHE_RESET();
 80078f4:	4b0a      	ldr	r3, [pc, #40]	; (8007920 <FLASH_FlushCaches+0x84>)
 80078f6:	681b      	ldr	r3, [r3, #0]
 80078f8:	4a09      	ldr	r2, [pc, #36]	; (8007920 <FLASH_FlushCaches+0x84>)
 80078fa:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80078fe:	6013      	str	r3, [r2, #0]
 8007900:	4b07      	ldr	r3, [pc, #28]	; (8007920 <FLASH_FlushCaches+0x84>)
 8007902:	681b      	ldr	r3, [r3, #0]
 8007904:	4a06      	ldr	r2, [pc, #24]	; (8007920 <FLASH_FlushCaches+0x84>)
 8007906:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800790a:	6013      	str	r3, [r2, #0]
    /* Enable data cache */
    __HAL_FLASH_DATA_CACHE_ENABLE();
 800790c:	4b04      	ldr	r3, [pc, #16]	; (8007920 <FLASH_FlushCaches+0x84>)
 800790e:	681b      	ldr	r3, [r3, #0]
 8007910:	4a03      	ldr	r2, [pc, #12]	; (8007920 <FLASH_FlushCaches+0x84>)
 8007912:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8007916:	6013      	str	r3, [r2, #0]
  }
#endif
}
 8007918:	bf00      	nop
 800791a:	46bd      	mov	sp, r7
 800791c:	bc80      	pop	{r7}
 800791e:	4770      	bx	lr
 8007920:	58004000 	.word	0x58004000

08007924 <FLASH_AcknowledgePageErase>:
/**
  * @brief  Acknlowldge the page erase operation.
  * @retval None
  */
static void FLASH_AcknowledgePageErase(void)
{
 8007924:	b480      	push	{r7}
 8007926:	af00      	add	r7, sp, #0
#ifdef CORE_CM0PLUS
  CLEAR_BIT(FLASH->C2CR, (FLASH_CR_PER | FLASH_CR_PNB));
#else
  CLEAR_BIT(FLASH->CR, (FLASH_CR_PER | FLASH_CR_PNB));
 8007928:	4b05      	ldr	r3, [pc, #20]	; (8007940 <FLASH_AcknowledgePageErase+0x1c>)
 800792a:	695b      	ldr	r3, [r3, #20]
 800792c:	4a04      	ldr	r2, [pc, #16]	; (8007940 <FLASH_AcknowledgePageErase+0x1c>)
 800792e:	f423 737e 	bic.w	r3, r3, #1016	; 0x3f8
 8007932:	f023 0302 	bic.w	r3, r3, #2
 8007936:	6153      	str	r3, [r2, #20]
#endif
}
 8007938:	bf00      	nop
 800793a:	46bd      	mov	sp, r7
 800793c:	bc80      	pop	{r7}
 800793e:	4770      	bx	lr
 8007940:	58004000 	.word	0x58004000

08007944 <HAL_GPIO_Init>:
  * @param GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8007944:	b480      	push	{r7}
 8007946:	b087      	sub	sp, #28
 8007948:	af00      	add	r7, sp, #0
 800794a:	6078      	str	r0, [r7, #4]
 800794c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800794e:	2300      	movs	r3, #0
 8007950:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8007952:	e140      	b.n	8007bd6 <HAL_GPIO_Init+0x292>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8007954:	683b      	ldr	r3, [r7, #0]
 8007956:	681a      	ldr	r2, [r3, #0]
 8007958:	2101      	movs	r1, #1
 800795a:	697b      	ldr	r3, [r7, #20]
 800795c:	fa01 f303 	lsl.w	r3, r1, r3
 8007960:	4013      	ands	r3, r2
 8007962:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8007964:	68fb      	ldr	r3, [r7, #12]
 8007966:	2b00      	cmp	r3, #0
 8007968:	f000 8132 	beq.w	8007bd0 <HAL_GPIO_Init+0x28c>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800796c:	683b      	ldr	r3, [r7, #0]
 800796e:	685b      	ldr	r3, [r3, #4]
 8007970:	f003 0303 	and.w	r3, r3, #3
 8007974:	2b01      	cmp	r3, #1
 8007976:	d005      	beq.n	8007984 <HAL_GPIO_Init+0x40>
 8007978:	683b      	ldr	r3, [r7, #0]
 800797a:	685b      	ldr	r3, [r3, #4]
 800797c:	f003 0303 	and.w	r3, r3, #3
 8007980:	2b02      	cmp	r3, #2
 8007982:	d130      	bne.n	80079e6 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8007984:	687b      	ldr	r3, [r7, #4]
 8007986:	689b      	ldr	r3, [r3, #8]
 8007988:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800798a:	697b      	ldr	r3, [r7, #20]
 800798c:	005b      	lsls	r3, r3, #1
 800798e:	2203      	movs	r2, #3
 8007990:	fa02 f303 	lsl.w	r3, r2, r3
 8007994:	43db      	mvns	r3, r3
 8007996:	693a      	ldr	r2, [r7, #16]
 8007998:	4013      	ands	r3, r2
 800799a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800799c:	683b      	ldr	r3, [r7, #0]
 800799e:	68da      	ldr	r2, [r3, #12]
 80079a0:	697b      	ldr	r3, [r7, #20]
 80079a2:	005b      	lsls	r3, r3, #1
 80079a4:	fa02 f303 	lsl.w	r3, r2, r3
 80079a8:	693a      	ldr	r2, [r7, #16]
 80079aa:	4313      	orrs	r3, r2
 80079ac:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80079ae:	687b      	ldr	r3, [r7, #4]
 80079b0:	693a      	ldr	r2, [r7, #16]
 80079b2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80079b4:	687b      	ldr	r3, [r7, #4]
 80079b6:	685b      	ldr	r3, [r3, #4]
 80079b8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80079ba:	2201      	movs	r2, #1
 80079bc:	697b      	ldr	r3, [r7, #20]
 80079be:	fa02 f303 	lsl.w	r3, r2, r3
 80079c2:	43db      	mvns	r3, r3
 80079c4:	693a      	ldr	r2, [r7, #16]
 80079c6:	4013      	ands	r3, r2
 80079c8:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80079ca:	683b      	ldr	r3, [r7, #0]
 80079cc:	685b      	ldr	r3, [r3, #4]
 80079ce:	091b      	lsrs	r3, r3, #4
 80079d0:	f003 0201 	and.w	r2, r3, #1
 80079d4:	697b      	ldr	r3, [r7, #20]
 80079d6:	fa02 f303 	lsl.w	r3, r2, r3
 80079da:	693a      	ldr	r2, [r7, #16]
 80079dc:	4313      	orrs	r3, r2
 80079de:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80079e0:	687b      	ldr	r3, [r7, #4]
 80079e2:	693a      	ldr	r2, [r7, #16]
 80079e4:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80079e6:	683b      	ldr	r3, [r7, #0]
 80079e8:	685b      	ldr	r3, [r3, #4]
 80079ea:	f003 0303 	and.w	r3, r3, #3
 80079ee:	2b03      	cmp	r3, #3
 80079f0:	d017      	beq.n	8007a22 <HAL_GPIO_Init+0xde>
      {
        temp = GPIOx->PUPDR;
 80079f2:	687b      	ldr	r3, [r7, #4]
 80079f4:	68db      	ldr	r3, [r3, #12]
 80079f6:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80079f8:	697b      	ldr	r3, [r7, #20]
 80079fa:	005b      	lsls	r3, r3, #1
 80079fc:	2203      	movs	r2, #3
 80079fe:	fa02 f303 	lsl.w	r3, r2, r3
 8007a02:	43db      	mvns	r3, r3
 8007a04:	693a      	ldr	r2, [r7, #16]
 8007a06:	4013      	ands	r3, r2
 8007a08:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8007a0a:	683b      	ldr	r3, [r7, #0]
 8007a0c:	689a      	ldr	r2, [r3, #8]
 8007a0e:	697b      	ldr	r3, [r7, #20]
 8007a10:	005b      	lsls	r3, r3, #1
 8007a12:	fa02 f303 	lsl.w	r3, r2, r3
 8007a16:	693a      	ldr	r2, [r7, #16]
 8007a18:	4313      	orrs	r3, r2
 8007a1a:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8007a1c:	687b      	ldr	r3, [r7, #4]
 8007a1e:	693a      	ldr	r2, [r7, #16]
 8007a20:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8007a22:	683b      	ldr	r3, [r7, #0]
 8007a24:	685b      	ldr	r3, [r3, #4]
 8007a26:	f003 0303 	and.w	r3, r3, #3
 8007a2a:	2b02      	cmp	r3, #2
 8007a2c:	d123      	bne.n	8007a76 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8007a2e:	697b      	ldr	r3, [r7, #20]
 8007a30:	08da      	lsrs	r2, r3, #3
 8007a32:	687b      	ldr	r3, [r7, #4]
 8007a34:	3208      	adds	r2, #8
 8007a36:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007a3a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8007a3c:	697b      	ldr	r3, [r7, #20]
 8007a3e:	f003 0307 	and.w	r3, r3, #7
 8007a42:	009b      	lsls	r3, r3, #2
 8007a44:	220f      	movs	r2, #15
 8007a46:	fa02 f303 	lsl.w	r3, r2, r3
 8007a4a:	43db      	mvns	r3, r3
 8007a4c:	693a      	ldr	r2, [r7, #16]
 8007a4e:	4013      	ands	r3, r2
 8007a50:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8007a52:	683b      	ldr	r3, [r7, #0]
 8007a54:	691a      	ldr	r2, [r3, #16]
 8007a56:	697b      	ldr	r3, [r7, #20]
 8007a58:	f003 0307 	and.w	r3, r3, #7
 8007a5c:	009b      	lsls	r3, r3, #2
 8007a5e:	fa02 f303 	lsl.w	r3, r2, r3
 8007a62:	693a      	ldr	r2, [r7, #16]
 8007a64:	4313      	orrs	r3, r2
 8007a66:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8007a68:	697b      	ldr	r3, [r7, #20]
 8007a6a:	08da      	lsrs	r2, r3, #3
 8007a6c:	687b      	ldr	r3, [r7, #4]
 8007a6e:	3208      	adds	r2, #8
 8007a70:	6939      	ldr	r1, [r7, #16]
 8007a72:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8007a76:	687b      	ldr	r3, [r7, #4]
 8007a78:	681b      	ldr	r3, [r3, #0]
 8007a7a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8007a7c:	697b      	ldr	r3, [r7, #20]
 8007a7e:	005b      	lsls	r3, r3, #1
 8007a80:	2203      	movs	r2, #3
 8007a82:	fa02 f303 	lsl.w	r3, r2, r3
 8007a86:	43db      	mvns	r3, r3
 8007a88:	693a      	ldr	r2, [r7, #16]
 8007a8a:	4013      	ands	r3, r2
 8007a8c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8007a8e:	683b      	ldr	r3, [r7, #0]
 8007a90:	685b      	ldr	r3, [r3, #4]
 8007a92:	f003 0203 	and.w	r2, r3, #3
 8007a96:	697b      	ldr	r3, [r7, #20]
 8007a98:	005b      	lsls	r3, r3, #1
 8007a9a:	fa02 f303 	lsl.w	r3, r2, r3
 8007a9e:	693a      	ldr	r2, [r7, #16]
 8007aa0:	4313      	orrs	r3, r2
 8007aa2:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8007aa4:	687b      	ldr	r3, [r7, #4]
 8007aa6:	693a      	ldr	r2, [r7, #16]
 8007aa8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8007aaa:	683b      	ldr	r3, [r7, #0]
 8007aac:	685b      	ldr	r3, [r3, #4]
 8007aae:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8007ab2:	2b00      	cmp	r3, #0
 8007ab4:	f000 808c 	beq.w	8007bd0 <HAL_GPIO_Init+0x28c>
      {
        temp = SYSCFG->EXTICR[position >> 2u];
 8007ab8:	4a4e      	ldr	r2, [pc, #312]	; (8007bf4 <HAL_GPIO_Init+0x2b0>)
 8007aba:	697b      	ldr	r3, [r7, #20]
 8007abc:	089b      	lsrs	r3, r3, #2
 8007abe:	3302      	adds	r3, #2
 8007ac0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007ac4:	613b      	str	r3, [r7, #16]
        temp &= ~(0x07uL << (4U * (position & 0x03U)));
 8007ac6:	697b      	ldr	r3, [r7, #20]
 8007ac8:	f003 0303 	and.w	r3, r3, #3
 8007acc:	009b      	lsls	r3, r3, #2
 8007ace:	2207      	movs	r2, #7
 8007ad0:	fa02 f303 	lsl.w	r3, r2, r3
 8007ad4:	43db      	mvns	r3, r3
 8007ad6:	693a      	ldr	r2, [r7, #16]
 8007ad8:	4013      	ands	r3, r2
 8007ada:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8007adc:	687b      	ldr	r3, [r7, #4]
 8007ade:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8007ae2:	d00d      	beq.n	8007b00 <HAL_GPIO_Init+0x1bc>
 8007ae4:	687b      	ldr	r3, [r7, #4]
 8007ae6:	4a44      	ldr	r2, [pc, #272]	; (8007bf8 <HAL_GPIO_Init+0x2b4>)
 8007ae8:	4293      	cmp	r3, r2
 8007aea:	d007      	beq.n	8007afc <HAL_GPIO_Init+0x1b8>
 8007aec:	687b      	ldr	r3, [r7, #4]
 8007aee:	4a43      	ldr	r2, [pc, #268]	; (8007bfc <HAL_GPIO_Init+0x2b8>)
 8007af0:	4293      	cmp	r3, r2
 8007af2:	d101      	bne.n	8007af8 <HAL_GPIO_Init+0x1b4>
 8007af4:	2302      	movs	r3, #2
 8007af6:	e004      	b.n	8007b02 <HAL_GPIO_Init+0x1be>
 8007af8:	2307      	movs	r3, #7
 8007afa:	e002      	b.n	8007b02 <HAL_GPIO_Init+0x1be>
 8007afc:	2301      	movs	r3, #1
 8007afe:	e000      	b.n	8007b02 <HAL_GPIO_Init+0x1be>
 8007b00:	2300      	movs	r3, #0
 8007b02:	697a      	ldr	r2, [r7, #20]
 8007b04:	f002 0203 	and.w	r2, r2, #3
 8007b08:	0092      	lsls	r2, r2, #2
 8007b0a:	4093      	lsls	r3, r2
 8007b0c:	693a      	ldr	r2, [r7, #16]
 8007b0e:	4313      	orrs	r3, r2
 8007b10:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8007b12:	4938      	ldr	r1, [pc, #224]	; (8007bf4 <HAL_GPIO_Init+0x2b0>)
 8007b14:	697b      	ldr	r3, [r7, #20]
 8007b16:	089b      	lsrs	r3, r3, #2
 8007b18:	3302      	adds	r3, #2
 8007b1a:	693a      	ldr	r2, [r7, #16]
 8007b1c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8007b20:	4b37      	ldr	r3, [pc, #220]	; (8007c00 <HAL_GPIO_Init+0x2bc>)
 8007b22:	681b      	ldr	r3, [r3, #0]
 8007b24:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8007b26:	68fb      	ldr	r3, [r7, #12]
 8007b28:	43db      	mvns	r3, r3
 8007b2a:	693a      	ldr	r2, [r7, #16]
 8007b2c:	4013      	ands	r3, r2
 8007b2e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8007b30:	683b      	ldr	r3, [r7, #0]
 8007b32:	685b      	ldr	r3, [r3, #4]
 8007b34:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8007b38:	2b00      	cmp	r3, #0
 8007b3a:	d003      	beq.n	8007b44 <HAL_GPIO_Init+0x200>
        {
          temp |= iocurrent;
 8007b3c:	693a      	ldr	r2, [r7, #16]
 8007b3e:	68fb      	ldr	r3, [r7, #12]
 8007b40:	4313      	orrs	r3, r2
 8007b42:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8007b44:	4a2e      	ldr	r2, [pc, #184]	; (8007c00 <HAL_GPIO_Init+0x2bc>)
 8007b46:	693b      	ldr	r3, [r7, #16]
 8007b48:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8007b4a:	4b2d      	ldr	r3, [pc, #180]	; (8007c00 <HAL_GPIO_Init+0x2bc>)
 8007b4c:	685b      	ldr	r3, [r3, #4]
 8007b4e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8007b50:	68fb      	ldr	r3, [r7, #12]
 8007b52:	43db      	mvns	r3, r3
 8007b54:	693a      	ldr	r2, [r7, #16]
 8007b56:	4013      	ands	r3, r2
 8007b58:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8007b5a:	683b      	ldr	r3, [r7, #0]
 8007b5c:	685b      	ldr	r3, [r3, #4]
 8007b5e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8007b62:	2b00      	cmp	r3, #0
 8007b64:	d003      	beq.n	8007b6e <HAL_GPIO_Init+0x22a>
        {
          temp |= iocurrent;
 8007b66:	693a      	ldr	r2, [r7, #16]
 8007b68:	68fb      	ldr	r3, [r7, #12]
 8007b6a:	4313      	orrs	r3, r2
 8007b6c:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8007b6e:	4a24      	ldr	r2, [pc, #144]	; (8007c00 <HAL_GPIO_Init+0x2bc>)
 8007b70:	693b      	ldr	r3, [r7, #16]
 8007b72:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
#ifdef CORE_CM0PLUS
        temp = EXTI->C2IMR1;
#else
        temp = EXTI->IMR1;
 8007b74:	4b22      	ldr	r3, [pc, #136]	; (8007c00 <HAL_GPIO_Init+0x2bc>)
 8007b76:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8007b7a:	613b      	str	r3, [r7, #16]
#endif /* CORE_CM0PLUS */
        temp &= ~(iocurrent);
 8007b7c:	68fb      	ldr	r3, [r7, #12]
 8007b7e:	43db      	mvns	r3, r3
 8007b80:	693a      	ldr	r2, [r7, #16]
 8007b82:	4013      	ands	r3, r2
 8007b84:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8007b86:	683b      	ldr	r3, [r7, #0]
 8007b88:	685b      	ldr	r3, [r3, #4]
 8007b8a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8007b8e:	2b00      	cmp	r3, #0
 8007b90:	d003      	beq.n	8007b9a <HAL_GPIO_Init+0x256>
        {
          temp |= iocurrent;
 8007b92:	693a      	ldr	r2, [r7, #16]
 8007b94:	68fb      	ldr	r3, [r7, #12]
 8007b96:	4313      	orrs	r3, r2
 8007b98:	613b      	str	r3, [r7, #16]
        }
#ifdef CORE_CM0PLUS
        EXTI->C2IMR1 = temp;
#else
        EXTI->IMR1 = temp;
 8007b9a:	4a19      	ldr	r2, [pc, #100]	; (8007c00 <HAL_GPIO_Init+0x2bc>)
 8007b9c:	693b      	ldr	r3, [r7, #16]
 8007b9e:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
#endif /* CORE_CM0PLUS */

#ifdef CORE_CM0PLUS
        temp = EXTI->C2EMR1;
#else
        temp = EXTI->EMR1;
 8007ba2:	4b17      	ldr	r3, [pc, #92]	; (8007c00 <HAL_GPIO_Init+0x2bc>)
 8007ba4:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8007ba8:	613b      	str	r3, [r7, #16]
#endif /* CORE_CM0PLUS */
        temp &= ~(iocurrent);
 8007baa:	68fb      	ldr	r3, [r7, #12]
 8007bac:	43db      	mvns	r3, r3
 8007bae:	693a      	ldr	r2, [r7, #16]
 8007bb0:	4013      	ands	r3, r2
 8007bb2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8007bb4:	683b      	ldr	r3, [r7, #0]
 8007bb6:	685b      	ldr	r3, [r3, #4]
 8007bb8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007bbc:	2b00      	cmp	r3, #0
 8007bbe:	d003      	beq.n	8007bc8 <HAL_GPIO_Init+0x284>
        {
          temp |= iocurrent;
 8007bc0:	693a      	ldr	r2, [r7, #16]
 8007bc2:	68fb      	ldr	r3, [r7, #12]
 8007bc4:	4313      	orrs	r3, r2
 8007bc6:	613b      	str	r3, [r7, #16]
        }
#ifdef CORE_CM0PLUS
        EXTI->C2EMR1 = temp;
#else
        EXTI->EMR1 = temp;
 8007bc8:	4a0d      	ldr	r2, [pc, #52]	; (8007c00 <HAL_GPIO_Init+0x2bc>)
 8007bca:	693b      	ldr	r3, [r7, #16]
 8007bcc:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
#endif /* CORE_CM0PLUS */
      }
    }

    position++;
 8007bd0:	697b      	ldr	r3, [r7, #20]
 8007bd2:	3301      	adds	r3, #1
 8007bd4:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8007bd6:	683b      	ldr	r3, [r7, #0]
 8007bd8:	681a      	ldr	r2, [r3, #0]
 8007bda:	697b      	ldr	r3, [r7, #20]
 8007bdc:	fa22 f303 	lsr.w	r3, r2, r3
 8007be0:	2b00      	cmp	r3, #0
 8007be2:	f47f aeb7 	bne.w	8007954 <HAL_GPIO_Init+0x10>
  }
}
 8007be6:	bf00      	nop
 8007be8:	bf00      	nop
 8007bea:	371c      	adds	r7, #28
 8007bec:	46bd      	mov	sp, r7
 8007bee:	bc80      	pop	{r7}
 8007bf0:	4770      	bx	lr
 8007bf2:	bf00      	nop
 8007bf4:	40010000 	.word	0x40010000
 8007bf8:	48000400 	.word	0x48000400
 8007bfc:	48000800 	.word	0x48000800
 8007c00:	58000800 	.word	0x58000800

08007c04 <HAL_GPIO_DeInit>:
  * @param GPIO_Pin specifies the port bit to be written.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8007c04:	b480      	push	{r7}
 8007c06:	b087      	sub	sp, #28
 8007c08:	af00      	add	r7, sp, #0
 8007c0a:	6078      	str	r0, [r7, #4]
 8007c0c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8007c0e:	2300      	movs	r3, #0
 8007c10:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0x00u)
 8007c12:	e0af      	b.n	8007d74 <HAL_GPIO_DeInit+0x170>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1uL << position);
 8007c14:	2201      	movs	r2, #1
 8007c16:	697b      	ldr	r3, [r7, #20]
 8007c18:	fa02 f303 	lsl.w	r3, r2, r3
 8007c1c:	683a      	ldr	r2, [r7, #0]
 8007c1e:	4013      	ands	r3, r2
 8007c20:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00u)
 8007c22:	693b      	ldr	r3, [r7, #16]
 8007c24:	2b00      	cmp	r3, #0
 8007c26:	f000 80a2 	beq.w	8007d6e <HAL_GPIO_DeInit+0x16a>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */

      tmp = SYSCFG->EXTICR[position >> 2u];
 8007c2a:	4a59      	ldr	r2, [pc, #356]	; (8007d90 <HAL_GPIO_DeInit+0x18c>)
 8007c2c:	697b      	ldr	r3, [r7, #20]
 8007c2e:	089b      	lsrs	r3, r3, #2
 8007c30:	3302      	adds	r3, #2
 8007c32:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007c36:	60fb      	str	r3, [r7, #12]
      tmp &= (0x07uL << (4U * (position & 0x03U)));
 8007c38:	697b      	ldr	r3, [r7, #20]
 8007c3a:	f003 0303 	and.w	r3, r3, #3
 8007c3e:	009b      	lsls	r3, r3, #2
 8007c40:	2207      	movs	r2, #7
 8007c42:	fa02 f303 	lsl.w	r3, r2, r3
 8007c46:	68fa      	ldr	r2, [r7, #12]
 8007c48:	4013      	ands	r3, r2
 8007c4a:	60fb      	str	r3, [r7, #12]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U))))
 8007c4c:	687b      	ldr	r3, [r7, #4]
 8007c4e:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8007c52:	d00d      	beq.n	8007c70 <HAL_GPIO_DeInit+0x6c>
 8007c54:	687b      	ldr	r3, [r7, #4]
 8007c56:	4a4f      	ldr	r2, [pc, #316]	; (8007d94 <HAL_GPIO_DeInit+0x190>)
 8007c58:	4293      	cmp	r3, r2
 8007c5a:	d007      	beq.n	8007c6c <HAL_GPIO_DeInit+0x68>
 8007c5c:	687b      	ldr	r3, [r7, #4]
 8007c5e:	4a4e      	ldr	r2, [pc, #312]	; (8007d98 <HAL_GPIO_DeInit+0x194>)
 8007c60:	4293      	cmp	r3, r2
 8007c62:	d101      	bne.n	8007c68 <HAL_GPIO_DeInit+0x64>
 8007c64:	2302      	movs	r3, #2
 8007c66:	e004      	b.n	8007c72 <HAL_GPIO_DeInit+0x6e>
 8007c68:	2307      	movs	r3, #7
 8007c6a:	e002      	b.n	8007c72 <HAL_GPIO_DeInit+0x6e>
 8007c6c:	2301      	movs	r3, #1
 8007c6e:	e000      	b.n	8007c72 <HAL_GPIO_DeInit+0x6e>
 8007c70:	2300      	movs	r3, #0
 8007c72:	697a      	ldr	r2, [r7, #20]
 8007c74:	f002 0203 	and.w	r2, r2, #3
 8007c78:	0092      	lsls	r2, r2, #2
 8007c7a:	4093      	lsls	r3, r2
 8007c7c:	68fa      	ldr	r2, [r7, #12]
 8007c7e:	429a      	cmp	r2, r3
 8007c80:	d136      	bne.n	8007cf0 <HAL_GPIO_DeInit+0xec>
        /* Clear EXTI line configuration */
#ifdef CORE_CM0PLUS
        EXTI->C2IMR1 &= ~(iocurrent);
        EXTI->C2EMR1 &= ~(iocurrent);
#else
        EXTI->IMR1 &= ~(iocurrent);
 8007c82:	4b46      	ldr	r3, [pc, #280]	; (8007d9c <HAL_GPIO_DeInit+0x198>)
 8007c84:	f8d3 2080 	ldr.w	r2, [r3, #128]	; 0x80
 8007c88:	693b      	ldr	r3, [r7, #16]
 8007c8a:	43db      	mvns	r3, r3
 8007c8c:	4943      	ldr	r1, [pc, #268]	; (8007d9c <HAL_GPIO_DeInit+0x198>)
 8007c8e:	4013      	ands	r3, r2
 8007c90:	f8c1 3080 	str.w	r3, [r1, #128]	; 0x80
        EXTI->EMR1 &= ~(iocurrent);
 8007c94:	4b41      	ldr	r3, [pc, #260]	; (8007d9c <HAL_GPIO_DeInit+0x198>)
 8007c96:	f8d3 2084 	ldr.w	r2, [r3, #132]	; 0x84
 8007c9a:	693b      	ldr	r3, [r7, #16]
 8007c9c:	43db      	mvns	r3, r3
 8007c9e:	493f      	ldr	r1, [pc, #252]	; (8007d9c <HAL_GPIO_DeInit+0x198>)
 8007ca0:	4013      	ands	r3, r2
 8007ca2:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
#endif /* CORE_CM0PLUS */

        /* Clear Rising Falling edge configuration */
        EXTI->RTSR1 &= ~(iocurrent);
 8007ca6:	4b3d      	ldr	r3, [pc, #244]	; (8007d9c <HAL_GPIO_DeInit+0x198>)
 8007ca8:	681a      	ldr	r2, [r3, #0]
 8007caa:	693b      	ldr	r3, [r7, #16]
 8007cac:	43db      	mvns	r3, r3
 8007cae:	493b      	ldr	r1, [pc, #236]	; (8007d9c <HAL_GPIO_DeInit+0x198>)
 8007cb0:	4013      	ands	r3, r2
 8007cb2:	600b      	str	r3, [r1, #0]
        EXTI->FTSR1 &= ~(iocurrent);
 8007cb4:	4b39      	ldr	r3, [pc, #228]	; (8007d9c <HAL_GPIO_DeInit+0x198>)
 8007cb6:	685a      	ldr	r2, [r3, #4]
 8007cb8:	693b      	ldr	r3, [r7, #16]
 8007cba:	43db      	mvns	r3, r3
 8007cbc:	4937      	ldr	r1, [pc, #220]	; (8007d9c <HAL_GPIO_DeInit+0x198>)
 8007cbe:	4013      	ands	r3, r2
 8007cc0:	604b      	str	r3, [r1, #4]

        /* Clear EXTICR configuration */
        tmp = 0x07uL << (4u * (position & 0x03U));
 8007cc2:	697b      	ldr	r3, [r7, #20]
 8007cc4:	f003 0303 	and.w	r3, r3, #3
 8007cc8:	009b      	lsls	r3, r3, #2
 8007cca:	2207      	movs	r2, #7
 8007ccc:	fa02 f303 	lsl.w	r3, r2, r3
 8007cd0:	60fb      	str	r3, [r7, #12]
        SYSCFG->EXTICR[position >> 2u] &= ~tmp;
 8007cd2:	4a2f      	ldr	r2, [pc, #188]	; (8007d90 <HAL_GPIO_DeInit+0x18c>)
 8007cd4:	697b      	ldr	r3, [r7, #20]
 8007cd6:	089b      	lsrs	r3, r3, #2
 8007cd8:	3302      	adds	r3, #2
 8007cda:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8007cde:	68fb      	ldr	r3, [r7, #12]
 8007ce0:	43da      	mvns	r2, r3
 8007ce2:	482b      	ldr	r0, [pc, #172]	; (8007d90 <HAL_GPIO_DeInit+0x18c>)
 8007ce4:	697b      	ldr	r3, [r7, #20]
 8007ce6:	089b      	lsrs	r3, r3, #2
 8007ce8:	400a      	ands	r2, r1
 8007cea:	3302      	adds	r3, #2
 8007cec:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO in Analog Mode */
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2U));
 8007cf0:	687b      	ldr	r3, [r7, #4]
 8007cf2:	681a      	ldr	r2, [r3, #0]
 8007cf4:	697b      	ldr	r3, [r7, #20]
 8007cf6:	005b      	lsls	r3, r3, #1
 8007cf8:	2103      	movs	r1, #3
 8007cfa:	fa01 f303 	lsl.w	r3, r1, r3
 8007cfe:	431a      	orrs	r2, r3
 8007d00:	687b      	ldr	r3, [r7, #4]
 8007d02:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3U] &= ~(0xFU << ((position & 0x07U) * 4U)) ;
 8007d04:	697b      	ldr	r3, [r7, #20]
 8007d06:	08da      	lsrs	r2, r3, #3
 8007d08:	687b      	ldr	r3, [r7, #4]
 8007d0a:	3208      	adds	r2, #8
 8007d0c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8007d10:	697b      	ldr	r3, [r7, #20]
 8007d12:	f003 0307 	and.w	r3, r3, #7
 8007d16:	009b      	lsls	r3, r3, #2
 8007d18:	220f      	movs	r2, #15
 8007d1a:	fa02 f303 	lsl.w	r3, r2, r3
 8007d1e:	43db      	mvns	r3, r3
 8007d20:	697a      	ldr	r2, [r7, #20]
 8007d22:	08d2      	lsrs	r2, r2, #3
 8007d24:	4019      	ands	r1, r3
 8007d26:	687b      	ldr	r3, [r7, #4]
 8007d28:	3208      	adds	r2, #8
 8007d2a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8007d2e:	687b      	ldr	r3, [r7, #4]
 8007d30:	689a      	ldr	r2, [r3, #8]
 8007d32:	697b      	ldr	r3, [r7, #20]
 8007d34:	005b      	lsls	r3, r3, #1
 8007d36:	2103      	movs	r1, #3
 8007d38:	fa01 f303 	lsl.w	r3, r1, r3
 8007d3c:	43db      	mvns	r3, r3
 8007d3e:	401a      	ands	r2, r3
 8007d40:	687b      	ldr	r3, [r7, #4]
 8007d42:	609a      	str	r2, [r3, #8]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT0 << position) ;
 8007d44:	687b      	ldr	r3, [r7, #4]
 8007d46:	685a      	ldr	r2, [r3, #4]
 8007d48:	2101      	movs	r1, #1
 8007d4a:	697b      	ldr	r3, [r7, #20]
 8007d4c:	fa01 f303 	lsl.w	r3, r1, r3
 8007d50:	43db      	mvns	r3, r3
 8007d52:	401a      	ands	r2, r3
 8007d54:	687b      	ldr	r3, [r7, #4]
 8007d56:	605a      	str	r2, [r3, #4]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8007d58:	687b      	ldr	r3, [r7, #4]
 8007d5a:	68da      	ldr	r2, [r3, #12]
 8007d5c:	697b      	ldr	r3, [r7, #20]
 8007d5e:	005b      	lsls	r3, r3, #1
 8007d60:	2103      	movs	r1, #3
 8007d62:	fa01 f303 	lsl.w	r3, r1, r3
 8007d66:	43db      	mvns	r3, r3
 8007d68:	401a      	ands	r2, r3
 8007d6a:	687b      	ldr	r3, [r7, #4]
 8007d6c:	60da      	str	r2, [r3, #12]
    }

    position++;
 8007d6e:	697b      	ldr	r3, [r7, #20]
 8007d70:	3301      	adds	r3, #1
 8007d72:	617b      	str	r3, [r7, #20]
  while ((GPIO_Pin >> position) != 0x00u)
 8007d74:	683a      	ldr	r2, [r7, #0]
 8007d76:	697b      	ldr	r3, [r7, #20]
 8007d78:	fa22 f303 	lsr.w	r3, r2, r3
 8007d7c:	2b00      	cmp	r3, #0
 8007d7e:	f47f af49 	bne.w	8007c14 <HAL_GPIO_DeInit+0x10>
  }
}
 8007d82:	bf00      	nop
 8007d84:	bf00      	nop
 8007d86:	371c      	adds	r7, #28
 8007d88:	46bd      	mov	sp, r7
 8007d8a:	bc80      	pop	{r7}
 8007d8c:	4770      	bx	lr
 8007d8e:	bf00      	nop
 8007d90:	40010000 	.word	0x40010000
 8007d94:	48000400 	.word	0x48000400
 8007d98:	48000800 	.word	0x48000800
 8007d9c:	58000800 	.word	0x58000800

08007da0 <HAL_GPIO_ReadPin>:
  * @param GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8007da0:	b480      	push	{r7}
 8007da2:	b085      	sub	sp, #20
 8007da4:	af00      	add	r7, sp, #0
 8007da6:	6078      	str	r0, [r7, #4]
 8007da8:	460b      	mov	r3, r1
 8007daa:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 8007dac:	687b      	ldr	r3, [r7, #4]
 8007dae:	691a      	ldr	r2, [r3, #16]
 8007db0:	887b      	ldrh	r3, [r7, #2]
 8007db2:	4013      	ands	r3, r2
 8007db4:	2b00      	cmp	r3, #0
 8007db6:	d002      	beq.n	8007dbe <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8007db8:	2301      	movs	r3, #1
 8007dba:	73fb      	strb	r3, [r7, #15]
 8007dbc:	e001      	b.n	8007dc2 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8007dbe:	2300      	movs	r3, #0
 8007dc0:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8007dc2:	7bfb      	ldrb	r3, [r7, #15]
}
 8007dc4:	4618      	mov	r0, r3
 8007dc6:	3714      	adds	r7, #20
 8007dc8:	46bd      	mov	sp, r7
 8007dca:	bc80      	pop	{r7}
 8007dcc:	4770      	bx	lr

08007dce <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8007dce:	b480      	push	{r7}
 8007dd0:	b083      	sub	sp, #12
 8007dd2:	af00      	add	r7, sp, #0
 8007dd4:	6078      	str	r0, [r7, #4]
 8007dd6:	460b      	mov	r3, r1
 8007dd8:	807b      	strh	r3, [r7, #2]
 8007dda:	4613      	mov	r3, r2
 8007ddc:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8007dde:	787b      	ldrb	r3, [r7, #1]
 8007de0:	2b00      	cmp	r3, #0
 8007de2:	d003      	beq.n	8007dec <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8007de4:	887a      	ldrh	r2, [r7, #2]
 8007de6:	687b      	ldr	r3, [r7, #4]
 8007de8:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8007dea:	e002      	b.n	8007df2 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8007dec:	887a      	ldrh	r2, [r7, #2]
 8007dee:	687b      	ldr	r3, [r7, #4]
 8007df0:	629a      	str	r2, [r3, #40]	; 0x28
}
 8007df2:	bf00      	nop
 8007df4:	370c      	adds	r7, #12
 8007df6:	46bd      	mov	sp, r7
 8007df8:	bc80      	pop	{r7}
 8007dfa:	4770      	bx	lr

08007dfc <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8007dfc:	b580      	push	{r7, lr}
 8007dfe:	b082      	sub	sp, #8
 8007e00:	af00      	add	r7, sp, #0
 8007e02:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8007e04:	687b      	ldr	r3, [r7, #4]
 8007e06:	2b00      	cmp	r3, #0
 8007e08:	d101      	bne.n	8007e0e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8007e0a:	2301      	movs	r3, #1
 8007e0c:	e081      	b.n	8007f12 <HAL_I2C_Init+0x116>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8007e0e:	687b      	ldr	r3, [r7, #4]
 8007e10:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8007e14:	b2db      	uxtb	r3, r3
 8007e16:	2b00      	cmp	r3, #0
 8007e18:	d106      	bne.n	8007e28 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8007e1a:	687b      	ldr	r3, [r7, #4]
 8007e1c:	2200      	movs	r2, #0
 8007e1e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8007e22:	6878      	ldr	r0, [r7, #4]
 8007e24:	f7f9 ffd4 	bl	8001dd0 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8007e28:	687b      	ldr	r3, [r7, #4]
 8007e2a:	2224      	movs	r2, #36	; 0x24
 8007e2c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8007e30:	687b      	ldr	r3, [r7, #4]
 8007e32:	681b      	ldr	r3, [r3, #0]
 8007e34:	681a      	ldr	r2, [r3, #0]
 8007e36:	687b      	ldr	r3, [r7, #4]
 8007e38:	681b      	ldr	r3, [r3, #0]
 8007e3a:	f022 0201 	bic.w	r2, r2, #1
 8007e3e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8007e40:	687b      	ldr	r3, [r7, #4]
 8007e42:	685a      	ldr	r2, [r3, #4]
 8007e44:	687b      	ldr	r3, [r7, #4]
 8007e46:	681b      	ldr	r3, [r3, #0]
 8007e48:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8007e4c:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8007e4e:	687b      	ldr	r3, [r7, #4]
 8007e50:	681b      	ldr	r3, [r3, #0]
 8007e52:	689a      	ldr	r2, [r3, #8]
 8007e54:	687b      	ldr	r3, [r7, #4]
 8007e56:	681b      	ldr	r3, [r3, #0]
 8007e58:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8007e5c:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8007e5e:	687b      	ldr	r3, [r7, #4]
 8007e60:	68db      	ldr	r3, [r3, #12]
 8007e62:	2b01      	cmp	r3, #1
 8007e64:	d107      	bne.n	8007e76 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8007e66:	687b      	ldr	r3, [r7, #4]
 8007e68:	689a      	ldr	r2, [r3, #8]
 8007e6a:	687b      	ldr	r3, [r7, #4]
 8007e6c:	681b      	ldr	r3, [r3, #0]
 8007e6e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8007e72:	609a      	str	r2, [r3, #8]
 8007e74:	e006      	b.n	8007e84 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8007e76:	687b      	ldr	r3, [r7, #4]
 8007e78:	689a      	ldr	r2, [r3, #8]
 8007e7a:	687b      	ldr	r3, [r7, #4]
 8007e7c:	681b      	ldr	r3, [r3, #0]
 8007e7e:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 8007e82:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8007e84:	687b      	ldr	r3, [r7, #4]
 8007e86:	68db      	ldr	r3, [r3, #12]
 8007e88:	2b02      	cmp	r3, #2
 8007e8a:	d104      	bne.n	8007e96 <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8007e8c:	687b      	ldr	r3, [r7, #4]
 8007e8e:	681b      	ldr	r3, [r3, #0]
 8007e90:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8007e94:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8007e96:	687b      	ldr	r3, [r7, #4]
 8007e98:	681b      	ldr	r3, [r3, #0]
 8007e9a:	685b      	ldr	r3, [r3, #4]
 8007e9c:	687a      	ldr	r2, [r7, #4]
 8007e9e:	6812      	ldr	r2, [r2, #0]
 8007ea0:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8007ea4:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007ea8:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8007eaa:	687b      	ldr	r3, [r7, #4]
 8007eac:	681b      	ldr	r3, [r3, #0]
 8007eae:	68da      	ldr	r2, [r3, #12]
 8007eb0:	687b      	ldr	r3, [r7, #4]
 8007eb2:	681b      	ldr	r3, [r3, #0]
 8007eb4:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8007eb8:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8007eba:	687b      	ldr	r3, [r7, #4]
 8007ebc:	691a      	ldr	r2, [r3, #16]
 8007ebe:	687b      	ldr	r3, [r7, #4]
 8007ec0:	695b      	ldr	r3, [r3, #20]
 8007ec2:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8007ec6:	687b      	ldr	r3, [r7, #4]
 8007ec8:	699b      	ldr	r3, [r3, #24]
 8007eca:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8007ecc:	687b      	ldr	r3, [r7, #4]
 8007ece:	681b      	ldr	r3, [r3, #0]
 8007ed0:	430a      	orrs	r2, r1
 8007ed2:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8007ed4:	687b      	ldr	r3, [r7, #4]
 8007ed6:	69d9      	ldr	r1, [r3, #28]
 8007ed8:	687b      	ldr	r3, [r7, #4]
 8007eda:	6a1a      	ldr	r2, [r3, #32]
 8007edc:	687b      	ldr	r3, [r7, #4]
 8007ede:	681b      	ldr	r3, [r3, #0]
 8007ee0:	430a      	orrs	r2, r1
 8007ee2:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8007ee4:	687b      	ldr	r3, [r7, #4]
 8007ee6:	681b      	ldr	r3, [r3, #0]
 8007ee8:	681a      	ldr	r2, [r3, #0]
 8007eea:	687b      	ldr	r3, [r7, #4]
 8007eec:	681b      	ldr	r3, [r3, #0]
 8007eee:	f042 0201 	orr.w	r2, r2, #1
 8007ef2:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8007ef4:	687b      	ldr	r3, [r7, #4]
 8007ef6:	2200      	movs	r2, #0
 8007ef8:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8007efa:	687b      	ldr	r3, [r7, #4]
 8007efc:	2220      	movs	r2, #32
 8007efe:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8007f02:	687b      	ldr	r3, [r7, #4]
 8007f04:	2200      	movs	r2, #0
 8007f06:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8007f08:	687b      	ldr	r3, [r7, #4]
 8007f0a:	2200      	movs	r2, #0
 8007f0c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8007f10:	2300      	movs	r3, #0
}
 8007f12:	4618      	mov	r0, r3
 8007f14:	3708      	adds	r7, #8
 8007f16:	46bd      	mov	sp, r7
 8007f18:	bd80      	pop	{r7, pc}
	...

08007f1c <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007f1c:	b580      	push	{r7, lr}
 8007f1e:	b088      	sub	sp, #32
 8007f20:	af02      	add	r7, sp, #8
 8007f22:	60f8      	str	r0, [r7, #12]
 8007f24:	4608      	mov	r0, r1
 8007f26:	4611      	mov	r1, r2
 8007f28:	461a      	mov	r2, r3
 8007f2a:	4603      	mov	r3, r0
 8007f2c:	817b      	strh	r3, [r7, #10]
 8007f2e:	460b      	mov	r3, r1
 8007f30:	813b      	strh	r3, [r7, #8]
 8007f32:	4613      	mov	r3, r2
 8007f34:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8007f36:	68fb      	ldr	r3, [r7, #12]
 8007f38:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8007f3c:	b2db      	uxtb	r3, r3
 8007f3e:	2b20      	cmp	r3, #32
 8007f40:	f040 80f9 	bne.w	8008136 <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 8007f44:	6a3b      	ldr	r3, [r7, #32]
 8007f46:	2b00      	cmp	r3, #0
 8007f48:	d002      	beq.n	8007f50 <HAL_I2C_Mem_Write+0x34>
 8007f4a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8007f4c:	2b00      	cmp	r3, #0
 8007f4e:	d105      	bne.n	8007f5c <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8007f50:	68fb      	ldr	r3, [r7, #12]
 8007f52:	f44f 7200 	mov.w	r2, #512	; 0x200
 8007f56:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 8007f58:	2301      	movs	r3, #1
 8007f5a:	e0ed      	b.n	8008138 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8007f5c:	68fb      	ldr	r3, [r7, #12]
 8007f5e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8007f62:	2b01      	cmp	r3, #1
 8007f64:	d101      	bne.n	8007f6a <HAL_I2C_Mem_Write+0x4e>
 8007f66:	2302      	movs	r3, #2
 8007f68:	e0e6      	b.n	8008138 <HAL_I2C_Mem_Write+0x21c>
 8007f6a:	68fb      	ldr	r3, [r7, #12]
 8007f6c:	2201      	movs	r2, #1
 8007f6e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8007f72:	f7fa fc7d 	bl	8002870 <HAL_GetTick>
 8007f76:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8007f78:	697b      	ldr	r3, [r7, #20]
 8007f7a:	9300      	str	r3, [sp, #0]
 8007f7c:	2319      	movs	r3, #25
 8007f7e:	2201      	movs	r2, #1
 8007f80:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8007f84:	68f8      	ldr	r0, [r7, #12]
 8007f86:	f000 fac2 	bl	800850e <I2C_WaitOnFlagUntilTimeout>
 8007f8a:	4603      	mov	r3, r0
 8007f8c:	2b00      	cmp	r3, #0
 8007f8e:	d001      	beq.n	8007f94 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 8007f90:	2301      	movs	r3, #1
 8007f92:	e0d1      	b.n	8008138 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8007f94:	68fb      	ldr	r3, [r7, #12]
 8007f96:	2221      	movs	r2, #33	; 0x21
 8007f98:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8007f9c:	68fb      	ldr	r3, [r7, #12]
 8007f9e:	2240      	movs	r2, #64	; 0x40
 8007fa0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8007fa4:	68fb      	ldr	r3, [r7, #12]
 8007fa6:	2200      	movs	r2, #0
 8007fa8:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8007faa:	68fb      	ldr	r3, [r7, #12]
 8007fac:	6a3a      	ldr	r2, [r7, #32]
 8007fae:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8007fb0:	68fb      	ldr	r3, [r7, #12]
 8007fb2:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8007fb4:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8007fb6:	68fb      	ldr	r3, [r7, #12]
 8007fb8:	2200      	movs	r2, #0
 8007fba:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8007fbc:	88f8      	ldrh	r0, [r7, #6]
 8007fbe:	893a      	ldrh	r2, [r7, #8]
 8007fc0:	8979      	ldrh	r1, [r7, #10]
 8007fc2:	697b      	ldr	r3, [r7, #20]
 8007fc4:	9301      	str	r3, [sp, #4]
 8007fc6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007fc8:	9300      	str	r3, [sp, #0]
 8007fca:	4603      	mov	r3, r0
 8007fcc:	68f8      	ldr	r0, [r7, #12]
 8007fce:	f000 f9d3 	bl	8008378 <I2C_RequestMemoryWrite>
 8007fd2:	4603      	mov	r3, r0
 8007fd4:	2b00      	cmp	r3, #0
 8007fd6:	d005      	beq.n	8007fe4 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8007fd8:	68fb      	ldr	r3, [r7, #12]
 8007fda:	2200      	movs	r2, #0
 8007fdc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 8007fe0:	2301      	movs	r3, #1
 8007fe2:	e0a9      	b.n	8008138 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8007fe4:	68fb      	ldr	r3, [r7, #12]
 8007fe6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007fe8:	b29b      	uxth	r3, r3
 8007fea:	2bff      	cmp	r3, #255	; 0xff
 8007fec:	d90e      	bls.n	800800c <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8007fee:	68fb      	ldr	r3, [r7, #12]
 8007ff0:	22ff      	movs	r2, #255	; 0xff
 8007ff2:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8007ff4:	68fb      	ldr	r3, [r7, #12]
 8007ff6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007ff8:	b2da      	uxtb	r2, r3
 8007ffa:	8979      	ldrh	r1, [r7, #10]
 8007ffc:	2300      	movs	r3, #0
 8007ffe:	9300      	str	r3, [sp, #0]
 8008000:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8008004:	68f8      	ldr	r0, [r7, #12]
 8008006:	f000 fc1f 	bl	8008848 <I2C_TransferConfig>
 800800a:	e00f      	b.n	800802c <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800800c:	68fb      	ldr	r3, [r7, #12]
 800800e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008010:	b29a      	uxth	r2, r3
 8008012:	68fb      	ldr	r3, [r7, #12]
 8008014:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8008016:	68fb      	ldr	r3, [r7, #12]
 8008018:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800801a:	b2da      	uxtb	r2, r3
 800801c:	8979      	ldrh	r1, [r7, #10]
 800801e:	2300      	movs	r3, #0
 8008020:	9300      	str	r3, [sp, #0]
 8008022:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8008026:	68f8      	ldr	r0, [r7, #12]
 8008028:	f000 fc0e 	bl	8008848 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800802c:	697a      	ldr	r2, [r7, #20]
 800802e:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8008030:	68f8      	ldr	r0, [r7, #12]
 8008032:	f000 faac 	bl	800858e <I2C_WaitOnTXISFlagUntilTimeout>
 8008036:	4603      	mov	r3, r0
 8008038:	2b00      	cmp	r3, #0
 800803a:	d001      	beq.n	8008040 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 800803c:	2301      	movs	r3, #1
 800803e:	e07b      	b.n	8008138 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8008040:	68fb      	ldr	r3, [r7, #12]
 8008042:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008044:	781a      	ldrb	r2, [r3, #0]
 8008046:	68fb      	ldr	r3, [r7, #12]
 8008048:	681b      	ldr	r3, [r3, #0]
 800804a:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800804c:	68fb      	ldr	r3, [r7, #12]
 800804e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008050:	1c5a      	adds	r2, r3, #1
 8008052:	68fb      	ldr	r3, [r7, #12]
 8008054:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8008056:	68fb      	ldr	r3, [r7, #12]
 8008058:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800805a:	b29b      	uxth	r3, r3
 800805c:	3b01      	subs	r3, #1
 800805e:	b29a      	uxth	r2, r3
 8008060:	68fb      	ldr	r3, [r7, #12]
 8008062:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8008064:	68fb      	ldr	r3, [r7, #12]
 8008066:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008068:	3b01      	subs	r3, #1
 800806a:	b29a      	uxth	r2, r3
 800806c:	68fb      	ldr	r3, [r7, #12]
 800806e:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8008070:	68fb      	ldr	r3, [r7, #12]
 8008072:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008074:	b29b      	uxth	r3, r3
 8008076:	2b00      	cmp	r3, #0
 8008078:	d034      	beq.n	80080e4 <HAL_I2C_Mem_Write+0x1c8>
 800807a:	68fb      	ldr	r3, [r7, #12]
 800807c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800807e:	2b00      	cmp	r3, #0
 8008080:	d130      	bne.n	80080e4 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8008082:	697b      	ldr	r3, [r7, #20]
 8008084:	9300      	str	r3, [sp, #0]
 8008086:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008088:	2200      	movs	r2, #0
 800808a:	2180      	movs	r1, #128	; 0x80
 800808c:	68f8      	ldr	r0, [r7, #12]
 800808e:	f000 fa3e 	bl	800850e <I2C_WaitOnFlagUntilTimeout>
 8008092:	4603      	mov	r3, r0
 8008094:	2b00      	cmp	r3, #0
 8008096:	d001      	beq.n	800809c <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 8008098:	2301      	movs	r3, #1
 800809a:	e04d      	b.n	8008138 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800809c:	68fb      	ldr	r3, [r7, #12]
 800809e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80080a0:	b29b      	uxth	r3, r3
 80080a2:	2bff      	cmp	r3, #255	; 0xff
 80080a4:	d90e      	bls.n	80080c4 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80080a6:	68fb      	ldr	r3, [r7, #12]
 80080a8:	22ff      	movs	r2, #255	; 0xff
 80080aa:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80080ac:	68fb      	ldr	r3, [r7, #12]
 80080ae:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80080b0:	b2da      	uxtb	r2, r3
 80080b2:	8979      	ldrh	r1, [r7, #10]
 80080b4:	2300      	movs	r3, #0
 80080b6:	9300      	str	r3, [sp, #0]
 80080b8:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80080bc:	68f8      	ldr	r0, [r7, #12]
 80080be:	f000 fbc3 	bl	8008848 <I2C_TransferConfig>
 80080c2:	e00f      	b.n	80080e4 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80080c4:	68fb      	ldr	r3, [r7, #12]
 80080c6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80080c8:	b29a      	uxth	r2, r3
 80080ca:	68fb      	ldr	r3, [r7, #12]
 80080cc:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80080ce:	68fb      	ldr	r3, [r7, #12]
 80080d0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80080d2:	b2da      	uxtb	r2, r3
 80080d4:	8979      	ldrh	r1, [r7, #10]
 80080d6:	2300      	movs	r3, #0
 80080d8:	9300      	str	r3, [sp, #0]
 80080da:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80080de:	68f8      	ldr	r0, [r7, #12]
 80080e0:	f000 fbb2 	bl	8008848 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 80080e4:	68fb      	ldr	r3, [r7, #12]
 80080e6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80080e8:	b29b      	uxth	r3, r3
 80080ea:	2b00      	cmp	r3, #0
 80080ec:	d19e      	bne.n	800802c <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80080ee:	697a      	ldr	r2, [r7, #20]
 80080f0:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80080f2:	68f8      	ldr	r0, [r7, #12]
 80080f4:	f000 fa8b 	bl	800860e <I2C_WaitOnSTOPFlagUntilTimeout>
 80080f8:	4603      	mov	r3, r0
 80080fa:	2b00      	cmp	r3, #0
 80080fc:	d001      	beq.n	8008102 <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 80080fe:	2301      	movs	r3, #1
 8008100:	e01a      	b.n	8008138 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8008102:	68fb      	ldr	r3, [r7, #12]
 8008104:	681b      	ldr	r3, [r3, #0]
 8008106:	2220      	movs	r2, #32
 8008108:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800810a:	68fb      	ldr	r3, [r7, #12]
 800810c:	681b      	ldr	r3, [r3, #0]
 800810e:	6859      	ldr	r1, [r3, #4]
 8008110:	68fb      	ldr	r3, [r7, #12]
 8008112:	681a      	ldr	r2, [r3, #0]
 8008114:	4b0a      	ldr	r3, [pc, #40]	; (8008140 <HAL_I2C_Mem_Write+0x224>)
 8008116:	400b      	ands	r3, r1
 8008118:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800811a:	68fb      	ldr	r3, [r7, #12]
 800811c:	2220      	movs	r2, #32
 800811e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8008122:	68fb      	ldr	r3, [r7, #12]
 8008124:	2200      	movs	r2, #0
 8008126:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800812a:	68fb      	ldr	r3, [r7, #12]
 800812c:	2200      	movs	r2, #0
 800812e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8008132:	2300      	movs	r3, #0
 8008134:	e000      	b.n	8008138 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 8008136:	2302      	movs	r3, #2
  }
}
 8008138:	4618      	mov	r0, r3
 800813a:	3718      	adds	r7, #24
 800813c:	46bd      	mov	sp, r7
 800813e:	bd80      	pop	{r7, pc}
 8008140:	fe00e800 	.word	0xfe00e800

08008144 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008144:	b580      	push	{r7, lr}
 8008146:	b088      	sub	sp, #32
 8008148:	af02      	add	r7, sp, #8
 800814a:	60f8      	str	r0, [r7, #12]
 800814c:	4608      	mov	r0, r1
 800814e:	4611      	mov	r1, r2
 8008150:	461a      	mov	r2, r3
 8008152:	4603      	mov	r3, r0
 8008154:	817b      	strh	r3, [r7, #10]
 8008156:	460b      	mov	r3, r1
 8008158:	813b      	strh	r3, [r7, #8]
 800815a:	4613      	mov	r3, r2
 800815c:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800815e:	68fb      	ldr	r3, [r7, #12]
 8008160:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8008164:	b2db      	uxtb	r3, r3
 8008166:	2b20      	cmp	r3, #32
 8008168:	f040 80fd 	bne.w	8008366 <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 800816c:	6a3b      	ldr	r3, [r7, #32]
 800816e:	2b00      	cmp	r3, #0
 8008170:	d002      	beq.n	8008178 <HAL_I2C_Mem_Read+0x34>
 8008172:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8008174:	2b00      	cmp	r3, #0
 8008176:	d105      	bne.n	8008184 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8008178:	68fb      	ldr	r3, [r7, #12]
 800817a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800817e:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 8008180:	2301      	movs	r3, #1
 8008182:	e0f1      	b.n	8008368 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8008184:	68fb      	ldr	r3, [r7, #12]
 8008186:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800818a:	2b01      	cmp	r3, #1
 800818c:	d101      	bne.n	8008192 <HAL_I2C_Mem_Read+0x4e>
 800818e:	2302      	movs	r3, #2
 8008190:	e0ea      	b.n	8008368 <HAL_I2C_Mem_Read+0x224>
 8008192:	68fb      	ldr	r3, [r7, #12]
 8008194:	2201      	movs	r2, #1
 8008196:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800819a:	f7fa fb69 	bl	8002870 <HAL_GetTick>
 800819e:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80081a0:	697b      	ldr	r3, [r7, #20]
 80081a2:	9300      	str	r3, [sp, #0]
 80081a4:	2319      	movs	r3, #25
 80081a6:	2201      	movs	r2, #1
 80081a8:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80081ac:	68f8      	ldr	r0, [r7, #12]
 80081ae:	f000 f9ae 	bl	800850e <I2C_WaitOnFlagUntilTimeout>
 80081b2:	4603      	mov	r3, r0
 80081b4:	2b00      	cmp	r3, #0
 80081b6:	d001      	beq.n	80081bc <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 80081b8:	2301      	movs	r3, #1
 80081ba:	e0d5      	b.n	8008368 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80081bc:	68fb      	ldr	r3, [r7, #12]
 80081be:	2222      	movs	r2, #34	; 0x22
 80081c0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80081c4:	68fb      	ldr	r3, [r7, #12]
 80081c6:	2240      	movs	r2, #64	; 0x40
 80081c8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80081cc:	68fb      	ldr	r3, [r7, #12]
 80081ce:	2200      	movs	r2, #0
 80081d0:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80081d2:	68fb      	ldr	r3, [r7, #12]
 80081d4:	6a3a      	ldr	r2, [r7, #32]
 80081d6:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 80081d8:	68fb      	ldr	r3, [r7, #12]
 80081da:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 80081dc:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 80081de:	68fb      	ldr	r3, [r7, #12]
 80081e0:	2200      	movs	r2, #0
 80081e2:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80081e4:	88f8      	ldrh	r0, [r7, #6]
 80081e6:	893a      	ldrh	r2, [r7, #8]
 80081e8:	8979      	ldrh	r1, [r7, #10]
 80081ea:	697b      	ldr	r3, [r7, #20]
 80081ec:	9301      	str	r3, [sp, #4]
 80081ee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80081f0:	9300      	str	r3, [sp, #0]
 80081f2:	4603      	mov	r3, r0
 80081f4:	68f8      	ldr	r0, [r7, #12]
 80081f6:	f000 f913 	bl	8008420 <I2C_RequestMemoryRead>
 80081fa:	4603      	mov	r3, r0
 80081fc:	2b00      	cmp	r3, #0
 80081fe:	d005      	beq.n	800820c <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8008200:	68fb      	ldr	r3, [r7, #12]
 8008202:	2200      	movs	r2, #0
 8008204:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 8008208:	2301      	movs	r3, #1
 800820a:	e0ad      	b.n	8008368 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800820c:	68fb      	ldr	r3, [r7, #12]
 800820e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008210:	b29b      	uxth	r3, r3
 8008212:	2bff      	cmp	r3, #255	; 0xff
 8008214:	d90e      	bls.n	8008234 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8008216:	68fb      	ldr	r3, [r7, #12]
 8008218:	22ff      	movs	r2, #255	; 0xff
 800821a:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800821c:	68fb      	ldr	r3, [r7, #12]
 800821e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008220:	b2da      	uxtb	r2, r3
 8008222:	8979      	ldrh	r1, [r7, #10]
 8008224:	4b52      	ldr	r3, [pc, #328]	; (8008370 <HAL_I2C_Mem_Read+0x22c>)
 8008226:	9300      	str	r3, [sp, #0]
 8008228:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800822c:	68f8      	ldr	r0, [r7, #12]
 800822e:	f000 fb0b 	bl	8008848 <I2C_TransferConfig>
 8008232:	e00f      	b.n	8008254 <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8008234:	68fb      	ldr	r3, [r7, #12]
 8008236:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008238:	b29a      	uxth	r2, r3
 800823a:	68fb      	ldr	r3, [r7, #12]
 800823c:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800823e:	68fb      	ldr	r3, [r7, #12]
 8008240:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008242:	b2da      	uxtb	r2, r3
 8008244:	8979      	ldrh	r1, [r7, #10]
 8008246:	4b4a      	ldr	r3, [pc, #296]	; (8008370 <HAL_I2C_Mem_Read+0x22c>)
 8008248:	9300      	str	r3, [sp, #0]
 800824a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800824e:	68f8      	ldr	r0, [r7, #12]
 8008250:	f000 fafa 	bl	8008848 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8008254:	697b      	ldr	r3, [r7, #20]
 8008256:	9300      	str	r3, [sp, #0]
 8008258:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800825a:	2200      	movs	r2, #0
 800825c:	2104      	movs	r1, #4
 800825e:	68f8      	ldr	r0, [r7, #12]
 8008260:	f000 f955 	bl	800850e <I2C_WaitOnFlagUntilTimeout>
 8008264:	4603      	mov	r3, r0
 8008266:	2b00      	cmp	r3, #0
 8008268:	d001      	beq.n	800826e <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 800826a:	2301      	movs	r3, #1
 800826c:	e07c      	b.n	8008368 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800826e:	68fb      	ldr	r3, [r7, #12]
 8008270:	681b      	ldr	r3, [r3, #0]
 8008272:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8008274:	68fb      	ldr	r3, [r7, #12]
 8008276:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008278:	b2d2      	uxtb	r2, r2
 800827a:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800827c:	68fb      	ldr	r3, [r7, #12]
 800827e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008280:	1c5a      	adds	r2, r3, #1
 8008282:	68fb      	ldr	r3, [r7, #12]
 8008284:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 8008286:	68fb      	ldr	r3, [r7, #12]
 8008288:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800828a:	3b01      	subs	r3, #1
 800828c:	b29a      	uxth	r2, r3
 800828e:	68fb      	ldr	r3, [r7, #12]
 8008290:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8008292:	68fb      	ldr	r3, [r7, #12]
 8008294:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008296:	b29b      	uxth	r3, r3
 8008298:	3b01      	subs	r3, #1
 800829a:	b29a      	uxth	r2, r3
 800829c:	68fb      	ldr	r3, [r7, #12]
 800829e:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80082a0:	68fb      	ldr	r3, [r7, #12]
 80082a2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80082a4:	b29b      	uxth	r3, r3
 80082a6:	2b00      	cmp	r3, #0
 80082a8:	d034      	beq.n	8008314 <HAL_I2C_Mem_Read+0x1d0>
 80082aa:	68fb      	ldr	r3, [r7, #12]
 80082ac:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80082ae:	2b00      	cmp	r3, #0
 80082b0:	d130      	bne.n	8008314 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80082b2:	697b      	ldr	r3, [r7, #20]
 80082b4:	9300      	str	r3, [sp, #0]
 80082b6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80082b8:	2200      	movs	r2, #0
 80082ba:	2180      	movs	r1, #128	; 0x80
 80082bc:	68f8      	ldr	r0, [r7, #12]
 80082be:	f000 f926 	bl	800850e <I2C_WaitOnFlagUntilTimeout>
 80082c2:	4603      	mov	r3, r0
 80082c4:	2b00      	cmp	r3, #0
 80082c6:	d001      	beq.n	80082cc <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 80082c8:	2301      	movs	r3, #1
 80082ca:	e04d      	b.n	8008368 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80082cc:	68fb      	ldr	r3, [r7, #12]
 80082ce:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80082d0:	b29b      	uxth	r3, r3
 80082d2:	2bff      	cmp	r3, #255	; 0xff
 80082d4:	d90e      	bls.n	80082f4 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80082d6:	68fb      	ldr	r3, [r7, #12]
 80082d8:	22ff      	movs	r2, #255	; 0xff
 80082da:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 80082dc:	68fb      	ldr	r3, [r7, #12]
 80082de:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80082e0:	b2da      	uxtb	r2, r3
 80082e2:	8979      	ldrh	r1, [r7, #10]
 80082e4:	2300      	movs	r3, #0
 80082e6:	9300      	str	r3, [sp, #0]
 80082e8:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80082ec:	68f8      	ldr	r0, [r7, #12]
 80082ee:	f000 faab 	bl	8008848 <I2C_TransferConfig>
 80082f2:	e00f      	b.n	8008314 <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80082f4:	68fb      	ldr	r3, [r7, #12]
 80082f6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80082f8:	b29a      	uxth	r2, r3
 80082fa:	68fb      	ldr	r3, [r7, #12]
 80082fc:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80082fe:	68fb      	ldr	r3, [r7, #12]
 8008300:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008302:	b2da      	uxtb	r2, r3
 8008304:	8979      	ldrh	r1, [r7, #10]
 8008306:	2300      	movs	r3, #0
 8008308:	9300      	str	r3, [sp, #0]
 800830a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800830e:	68f8      	ldr	r0, [r7, #12]
 8008310:	f000 fa9a 	bl	8008848 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 8008314:	68fb      	ldr	r3, [r7, #12]
 8008316:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008318:	b29b      	uxth	r3, r3
 800831a:	2b00      	cmp	r3, #0
 800831c:	d19a      	bne.n	8008254 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800831e:	697a      	ldr	r2, [r7, #20]
 8008320:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8008322:	68f8      	ldr	r0, [r7, #12]
 8008324:	f000 f973 	bl	800860e <I2C_WaitOnSTOPFlagUntilTimeout>
 8008328:	4603      	mov	r3, r0
 800832a:	2b00      	cmp	r3, #0
 800832c:	d001      	beq.n	8008332 <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 800832e:	2301      	movs	r3, #1
 8008330:	e01a      	b.n	8008368 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8008332:	68fb      	ldr	r3, [r7, #12]
 8008334:	681b      	ldr	r3, [r3, #0]
 8008336:	2220      	movs	r2, #32
 8008338:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800833a:	68fb      	ldr	r3, [r7, #12]
 800833c:	681b      	ldr	r3, [r3, #0]
 800833e:	6859      	ldr	r1, [r3, #4]
 8008340:	68fb      	ldr	r3, [r7, #12]
 8008342:	681a      	ldr	r2, [r3, #0]
 8008344:	4b0b      	ldr	r3, [pc, #44]	; (8008374 <HAL_I2C_Mem_Read+0x230>)
 8008346:	400b      	ands	r3, r1
 8008348:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800834a:	68fb      	ldr	r3, [r7, #12]
 800834c:	2220      	movs	r2, #32
 800834e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8008352:	68fb      	ldr	r3, [r7, #12]
 8008354:	2200      	movs	r2, #0
 8008356:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800835a:	68fb      	ldr	r3, [r7, #12]
 800835c:	2200      	movs	r2, #0
 800835e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8008362:	2300      	movs	r3, #0
 8008364:	e000      	b.n	8008368 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 8008366:	2302      	movs	r3, #2
  }
}
 8008368:	4618      	mov	r0, r3
 800836a:	3718      	adds	r7, #24
 800836c:	46bd      	mov	sp, r7
 800836e:	bd80      	pop	{r7, pc}
 8008370:	80002400 	.word	0x80002400
 8008374:	fe00e800 	.word	0xfe00e800

08008378 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 8008378:	b580      	push	{r7, lr}
 800837a:	b086      	sub	sp, #24
 800837c:	af02      	add	r7, sp, #8
 800837e:	60f8      	str	r0, [r7, #12]
 8008380:	4608      	mov	r0, r1
 8008382:	4611      	mov	r1, r2
 8008384:	461a      	mov	r2, r3
 8008386:	4603      	mov	r3, r0
 8008388:	817b      	strh	r3, [r7, #10]
 800838a:	460b      	mov	r3, r1
 800838c:	813b      	strh	r3, [r7, #8]
 800838e:	4613      	mov	r3, r2
 8008390:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8008392:	88fb      	ldrh	r3, [r7, #6]
 8008394:	b2da      	uxtb	r2, r3
 8008396:	8979      	ldrh	r1, [r7, #10]
 8008398:	4b20      	ldr	r3, [pc, #128]	; (800841c <I2C_RequestMemoryWrite+0xa4>)
 800839a:	9300      	str	r3, [sp, #0]
 800839c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80083a0:	68f8      	ldr	r0, [r7, #12]
 80083a2:	f000 fa51 	bl	8008848 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80083a6:	69fa      	ldr	r2, [r7, #28]
 80083a8:	69b9      	ldr	r1, [r7, #24]
 80083aa:	68f8      	ldr	r0, [r7, #12]
 80083ac:	f000 f8ef 	bl	800858e <I2C_WaitOnTXISFlagUntilTimeout>
 80083b0:	4603      	mov	r3, r0
 80083b2:	2b00      	cmp	r3, #0
 80083b4:	d001      	beq.n	80083ba <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 80083b6:	2301      	movs	r3, #1
 80083b8:	e02c      	b.n	8008414 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80083ba:	88fb      	ldrh	r3, [r7, #6]
 80083bc:	2b01      	cmp	r3, #1
 80083be:	d105      	bne.n	80083cc <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80083c0:	893b      	ldrh	r3, [r7, #8]
 80083c2:	b2da      	uxtb	r2, r3
 80083c4:	68fb      	ldr	r3, [r7, #12]
 80083c6:	681b      	ldr	r3, [r3, #0]
 80083c8:	629a      	str	r2, [r3, #40]	; 0x28
 80083ca:	e015      	b.n	80083f8 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 80083cc:	893b      	ldrh	r3, [r7, #8]
 80083ce:	0a1b      	lsrs	r3, r3, #8
 80083d0:	b29b      	uxth	r3, r3
 80083d2:	b2da      	uxtb	r2, r3
 80083d4:	68fb      	ldr	r3, [r7, #12]
 80083d6:	681b      	ldr	r3, [r3, #0]
 80083d8:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80083da:	69fa      	ldr	r2, [r7, #28]
 80083dc:	69b9      	ldr	r1, [r7, #24]
 80083de:	68f8      	ldr	r0, [r7, #12]
 80083e0:	f000 f8d5 	bl	800858e <I2C_WaitOnTXISFlagUntilTimeout>
 80083e4:	4603      	mov	r3, r0
 80083e6:	2b00      	cmp	r3, #0
 80083e8:	d001      	beq.n	80083ee <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 80083ea:	2301      	movs	r3, #1
 80083ec:	e012      	b.n	8008414 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80083ee:	893b      	ldrh	r3, [r7, #8]
 80083f0:	b2da      	uxtb	r2, r3
 80083f2:	68fb      	ldr	r3, [r7, #12]
 80083f4:	681b      	ldr	r3, [r3, #0]
 80083f6:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 80083f8:	69fb      	ldr	r3, [r7, #28]
 80083fa:	9300      	str	r3, [sp, #0]
 80083fc:	69bb      	ldr	r3, [r7, #24]
 80083fe:	2200      	movs	r2, #0
 8008400:	2180      	movs	r1, #128	; 0x80
 8008402:	68f8      	ldr	r0, [r7, #12]
 8008404:	f000 f883 	bl	800850e <I2C_WaitOnFlagUntilTimeout>
 8008408:	4603      	mov	r3, r0
 800840a:	2b00      	cmp	r3, #0
 800840c:	d001      	beq.n	8008412 <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 800840e:	2301      	movs	r3, #1
 8008410:	e000      	b.n	8008414 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 8008412:	2300      	movs	r3, #0
}
 8008414:	4618      	mov	r0, r3
 8008416:	3710      	adds	r7, #16
 8008418:	46bd      	mov	sp, r7
 800841a:	bd80      	pop	{r7, pc}
 800841c:	80002000 	.word	0x80002000

08008420 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 8008420:	b580      	push	{r7, lr}
 8008422:	b086      	sub	sp, #24
 8008424:	af02      	add	r7, sp, #8
 8008426:	60f8      	str	r0, [r7, #12]
 8008428:	4608      	mov	r0, r1
 800842a:	4611      	mov	r1, r2
 800842c:	461a      	mov	r2, r3
 800842e:	4603      	mov	r3, r0
 8008430:	817b      	strh	r3, [r7, #10]
 8008432:	460b      	mov	r3, r1
 8008434:	813b      	strh	r3, [r7, #8]
 8008436:	4613      	mov	r3, r2
 8008438:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 800843a:	88fb      	ldrh	r3, [r7, #6]
 800843c:	b2da      	uxtb	r2, r3
 800843e:	8979      	ldrh	r1, [r7, #10]
 8008440:	4b20      	ldr	r3, [pc, #128]	; (80084c4 <I2C_RequestMemoryRead+0xa4>)
 8008442:	9300      	str	r3, [sp, #0]
 8008444:	2300      	movs	r3, #0
 8008446:	68f8      	ldr	r0, [r7, #12]
 8008448:	f000 f9fe 	bl	8008848 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800844c:	69fa      	ldr	r2, [r7, #28]
 800844e:	69b9      	ldr	r1, [r7, #24]
 8008450:	68f8      	ldr	r0, [r7, #12]
 8008452:	f000 f89c 	bl	800858e <I2C_WaitOnTXISFlagUntilTimeout>
 8008456:	4603      	mov	r3, r0
 8008458:	2b00      	cmp	r3, #0
 800845a:	d001      	beq.n	8008460 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 800845c:	2301      	movs	r3, #1
 800845e:	e02c      	b.n	80084ba <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8008460:	88fb      	ldrh	r3, [r7, #6]
 8008462:	2b01      	cmp	r3, #1
 8008464:	d105      	bne.n	8008472 <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8008466:	893b      	ldrh	r3, [r7, #8]
 8008468:	b2da      	uxtb	r2, r3
 800846a:	68fb      	ldr	r3, [r7, #12]
 800846c:	681b      	ldr	r3, [r3, #0]
 800846e:	629a      	str	r2, [r3, #40]	; 0x28
 8008470:	e015      	b.n	800849e <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8008472:	893b      	ldrh	r3, [r7, #8]
 8008474:	0a1b      	lsrs	r3, r3, #8
 8008476:	b29b      	uxth	r3, r3
 8008478:	b2da      	uxtb	r2, r3
 800847a:	68fb      	ldr	r3, [r7, #12]
 800847c:	681b      	ldr	r3, [r3, #0]
 800847e:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8008480:	69fa      	ldr	r2, [r7, #28]
 8008482:	69b9      	ldr	r1, [r7, #24]
 8008484:	68f8      	ldr	r0, [r7, #12]
 8008486:	f000 f882 	bl	800858e <I2C_WaitOnTXISFlagUntilTimeout>
 800848a:	4603      	mov	r3, r0
 800848c:	2b00      	cmp	r3, #0
 800848e:	d001      	beq.n	8008494 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 8008490:	2301      	movs	r3, #1
 8008492:	e012      	b.n	80084ba <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8008494:	893b      	ldrh	r3, [r7, #8]
 8008496:	b2da      	uxtb	r2, r3
 8008498:	68fb      	ldr	r3, [r7, #12]
 800849a:	681b      	ldr	r3, [r3, #0]
 800849c:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 800849e:	69fb      	ldr	r3, [r7, #28]
 80084a0:	9300      	str	r3, [sp, #0]
 80084a2:	69bb      	ldr	r3, [r7, #24]
 80084a4:	2200      	movs	r2, #0
 80084a6:	2140      	movs	r1, #64	; 0x40
 80084a8:	68f8      	ldr	r0, [r7, #12]
 80084aa:	f000 f830 	bl	800850e <I2C_WaitOnFlagUntilTimeout>
 80084ae:	4603      	mov	r3, r0
 80084b0:	2b00      	cmp	r3, #0
 80084b2:	d001      	beq.n	80084b8 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 80084b4:	2301      	movs	r3, #1
 80084b6:	e000      	b.n	80084ba <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 80084b8:	2300      	movs	r3, #0
}
 80084ba:	4618      	mov	r0, r3
 80084bc:	3710      	adds	r7, #16
 80084be:	46bd      	mov	sp, r7
 80084c0:	bd80      	pop	{r7, pc}
 80084c2:	bf00      	nop
 80084c4:	80002000 	.word	0x80002000

080084c8 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 80084c8:	b480      	push	{r7}
 80084ca:	b083      	sub	sp, #12
 80084cc:	af00      	add	r7, sp, #0
 80084ce:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 80084d0:	687b      	ldr	r3, [r7, #4]
 80084d2:	681b      	ldr	r3, [r3, #0]
 80084d4:	699b      	ldr	r3, [r3, #24]
 80084d6:	f003 0302 	and.w	r3, r3, #2
 80084da:	2b02      	cmp	r3, #2
 80084dc:	d103      	bne.n	80084e6 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 80084de:	687b      	ldr	r3, [r7, #4]
 80084e0:	681b      	ldr	r3, [r3, #0]
 80084e2:	2200      	movs	r2, #0
 80084e4:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80084e6:	687b      	ldr	r3, [r7, #4]
 80084e8:	681b      	ldr	r3, [r3, #0]
 80084ea:	699b      	ldr	r3, [r3, #24]
 80084ec:	f003 0301 	and.w	r3, r3, #1
 80084f0:	2b01      	cmp	r3, #1
 80084f2:	d007      	beq.n	8008504 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 80084f4:	687b      	ldr	r3, [r7, #4]
 80084f6:	681b      	ldr	r3, [r3, #0]
 80084f8:	699a      	ldr	r2, [r3, #24]
 80084fa:	687b      	ldr	r3, [r7, #4]
 80084fc:	681b      	ldr	r3, [r3, #0]
 80084fe:	f042 0201 	orr.w	r2, r2, #1
 8008502:	619a      	str	r2, [r3, #24]
  }
}
 8008504:	bf00      	nop
 8008506:	370c      	adds	r7, #12
 8008508:	46bd      	mov	sp, r7
 800850a:	bc80      	pop	{r7}
 800850c:	4770      	bx	lr

0800850e <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 800850e:	b580      	push	{r7, lr}
 8008510:	b084      	sub	sp, #16
 8008512:	af00      	add	r7, sp, #0
 8008514:	60f8      	str	r0, [r7, #12]
 8008516:	60b9      	str	r1, [r7, #8]
 8008518:	603b      	str	r3, [r7, #0]
 800851a:	4613      	mov	r3, r2
 800851c:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800851e:	e022      	b.n	8008566 <I2C_WaitOnFlagUntilTimeout+0x58>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008520:	683b      	ldr	r3, [r7, #0]
 8008522:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8008526:	d01e      	beq.n	8008566 <I2C_WaitOnFlagUntilTimeout+0x58>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008528:	f7fa f9a2 	bl	8002870 <HAL_GetTick>
 800852c:	4602      	mov	r2, r0
 800852e:	69bb      	ldr	r3, [r7, #24]
 8008530:	1ad3      	subs	r3, r2, r3
 8008532:	683a      	ldr	r2, [r7, #0]
 8008534:	429a      	cmp	r2, r3
 8008536:	d302      	bcc.n	800853e <I2C_WaitOnFlagUntilTimeout+0x30>
 8008538:	683b      	ldr	r3, [r7, #0]
 800853a:	2b00      	cmp	r3, #0
 800853c:	d113      	bne.n	8008566 <I2C_WaitOnFlagUntilTimeout+0x58>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800853e:	68fb      	ldr	r3, [r7, #12]
 8008540:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008542:	f043 0220 	orr.w	r2, r3, #32
 8008546:	68fb      	ldr	r3, [r7, #12]
 8008548:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800854a:	68fb      	ldr	r3, [r7, #12]
 800854c:	2220      	movs	r2, #32
 800854e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8008552:	68fb      	ldr	r3, [r7, #12]
 8008554:	2200      	movs	r2, #0
 8008556:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800855a:	68fb      	ldr	r3, [r7, #12]
 800855c:	2200      	movs	r2, #0
 800855e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 8008562:	2301      	movs	r3, #1
 8008564:	e00f      	b.n	8008586 <I2C_WaitOnFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8008566:	68fb      	ldr	r3, [r7, #12]
 8008568:	681b      	ldr	r3, [r3, #0]
 800856a:	699a      	ldr	r2, [r3, #24]
 800856c:	68bb      	ldr	r3, [r7, #8]
 800856e:	4013      	ands	r3, r2
 8008570:	68ba      	ldr	r2, [r7, #8]
 8008572:	429a      	cmp	r2, r3
 8008574:	bf0c      	ite	eq
 8008576:	2301      	moveq	r3, #1
 8008578:	2300      	movne	r3, #0
 800857a:	b2db      	uxtb	r3, r3
 800857c:	461a      	mov	r2, r3
 800857e:	79fb      	ldrb	r3, [r7, #7]
 8008580:	429a      	cmp	r2, r3
 8008582:	d0cd      	beq.n	8008520 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8008584:	2300      	movs	r3, #0
}
 8008586:	4618      	mov	r0, r3
 8008588:	3710      	adds	r7, #16
 800858a:	46bd      	mov	sp, r7
 800858c:	bd80      	pop	{r7, pc}

0800858e <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800858e:	b580      	push	{r7, lr}
 8008590:	b084      	sub	sp, #16
 8008592:	af00      	add	r7, sp, #0
 8008594:	60f8      	str	r0, [r7, #12]
 8008596:	60b9      	str	r1, [r7, #8]
 8008598:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800859a:	e02c      	b.n	80085f6 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800859c:	687a      	ldr	r2, [r7, #4]
 800859e:	68b9      	ldr	r1, [r7, #8]
 80085a0:	68f8      	ldr	r0, [r7, #12]
 80085a2:	f000 f871 	bl	8008688 <I2C_IsErrorOccurred>
 80085a6:	4603      	mov	r3, r0
 80085a8:	2b00      	cmp	r3, #0
 80085aa:	d001      	beq.n	80085b0 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80085ac:	2301      	movs	r3, #1
 80085ae:	e02a      	b.n	8008606 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80085b0:	68bb      	ldr	r3, [r7, #8]
 80085b2:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80085b6:	d01e      	beq.n	80085f6 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80085b8:	f7fa f95a 	bl	8002870 <HAL_GetTick>
 80085bc:	4602      	mov	r2, r0
 80085be:	687b      	ldr	r3, [r7, #4]
 80085c0:	1ad3      	subs	r3, r2, r3
 80085c2:	68ba      	ldr	r2, [r7, #8]
 80085c4:	429a      	cmp	r2, r3
 80085c6:	d302      	bcc.n	80085ce <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 80085c8:	68bb      	ldr	r3, [r7, #8]
 80085ca:	2b00      	cmp	r3, #0
 80085cc:	d113      	bne.n	80085f6 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80085ce:	68fb      	ldr	r3, [r7, #12]
 80085d0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80085d2:	f043 0220 	orr.w	r2, r3, #32
 80085d6:	68fb      	ldr	r3, [r7, #12]
 80085d8:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80085da:	68fb      	ldr	r3, [r7, #12]
 80085dc:	2220      	movs	r2, #32
 80085de:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80085e2:	68fb      	ldr	r3, [r7, #12]
 80085e4:	2200      	movs	r2, #0
 80085e6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80085ea:	68fb      	ldr	r3, [r7, #12]
 80085ec:	2200      	movs	r2, #0
 80085ee:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 80085f2:	2301      	movs	r3, #1
 80085f4:	e007      	b.n	8008606 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80085f6:	68fb      	ldr	r3, [r7, #12]
 80085f8:	681b      	ldr	r3, [r3, #0]
 80085fa:	699b      	ldr	r3, [r3, #24]
 80085fc:	f003 0302 	and.w	r3, r3, #2
 8008600:	2b02      	cmp	r3, #2
 8008602:	d1cb      	bne.n	800859c <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8008604:	2300      	movs	r3, #0
}
 8008606:	4618      	mov	r0, r3
 8008608:	3710      	adds	r7, #16
 800860a:	46bd      	mov	sp, r7
 800860c:	bd80      	pop	{r7, pc}

0800860e <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 800860e:	b580      	push	{r7, lr}
 8008610:	b084      	sub	sp, #16
 8008612:	af00      	add	r7, sp, #0
 8008614:	60f8      	str	r0, [r7, #12]
 8008616:	60b9      	str	r1, [r7, #8]
 8008618:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800861a:	e028      	b.n	800866e <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800861c:	687a      	ldr	r2, [r7, #4]
 800861e:	68b9      	ldr	r1, [r7, #8]
 8008620:	68f8      	ldr	r0, [r7, #12]
 8008622:	f000 f831 	bl	8008688 <I2C_IsErrorOccurred>
 8008626:	4603      	mov	r3, r0
 8008628:	2b00      	cmp	r3, #0
 800862a:	d001      	beq.n	8008630 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800862c:	2301      	movs	r3, #1
 800862e:	e026      	b.n	800867e <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008630:	f7fa f91e 	bl	8002870 <HAL_GetTick>
 8008634:	4602      	mov	r2, r0
 8008636:	687b      	ldr	r3, [r7, #4]
 8008638:	1ad3      	subs	r3, r2, r3
 800863a:	68ba      	ldr	r2, [r7, #8]
 800863c:	429a      	cmp	r2, r3
 800863e:	d302      	bcc.n	8008646 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8008640:	68bb      	ldr	r3, [r7, #8]
 8008642:	2b00      	cmp	r3, #0
 8008644:	d113      	bne.n	800866e <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8008646:	68fb      	ldr	r3, [r7, #12]
 8008648:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800864a:	f043 0220 	orr.w	r2, r3, #32
 800864e:	68fb      	ldr	r3, [r7, #12]
 8008650:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8008652:	68fb      	ldr	r3, [r7, #12]
 8008654:	2220      	movs	r2, #32
 8008656:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800865a:	68fb      	ldr	r3, [r7, #12]
 800865c:	2200      	movs	r2, #0
 800865e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8008662:	68fb      	ldr	r3, [r7, #12]
 8008664:	2200      	movs	r2, #0
 8008666:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 800866a:	2301      	movs	r3, #1
 800866c:	e007      	b.n	800867e <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800866e:	68fb      	ldr	r3, [r7, #12]
 8008670:	681b      	ldr	r3, [r3, #0]
 8008672:	699b      	ldr	r3, [r3, #24]
 8008674:	f003 0320 	and.w	r3, r3, #32
 8008678:	2b20      	cmp	r3, #32
 800867a:	d1cf      	bne.n	800861c <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 800867c:	2300      	movs	r3, #0
}
 800867e:	4618      	mov	r0, r3
 8008680:	3710      	adds	r7, #16
 8008682:	46bd      	mov	sp, r7
 8008684:	bd80      	pop	{r7, pc}
	...

08008688 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8008688:	b580      	push	{r7, lr}
 800868a:	b08a      	sub	sp, #40	; 0x28
 800868c:	af00      	add	r7, sp, #0
 800868e:	60f8      	str	r0, [r7, #12]
 8008690:	60b9      	str	r1, [r7, #8]
 8008692:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8008694:	2300      	movs	r3, #0
 8008696:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 800869a:	68fb      	ldr	r3, [r7, #12]
 800869c:	681b      	ldr	r3, [r3, #0]
 800869e:	699b      	ldr	r3, [r3, #24]
 80086a0:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 80086a2:	2300      	movs	r3, #0
 80086a4:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 80086a6:	687b      	ldr	r3, [r7, #4]
 80086a8:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 80086aa:	69bb      	ldr	r3, [r7, #24]
 80086ac:	f003 0310 	and.w	r3, r3, #16
 80086b0:	2b00      	cmp	r3, #0
 80086b2:	d068      	beq.n	8008786 <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80086b4:	68fb      	ldr	r3, [r7, #12]
 80086b6:	681b      	ldr	r3, [r3, #0]
 80086b8:	2210      	movs	r2, #16
 80086ba:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80086bc:	e049      	b.n	8008752 <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 80086be:	68bb      	ldr	r3, [r7, #8]
 80086c0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80086c4:	d045      	beq.n	8008752 <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80086c6:	f7fa f8d3 	bl	8002870 <HAL_GetTick>
 80086ca:	4602      	mov	r2, r0
 80086cc:	69fb      	ldr	r3, [r7, #28]
 80086ce:	1ad3      	subs	r3, r2, r3
 80086d0:	68ba      	ldr	r2, [r7, #8]
 80086d2:	429a      	cmp	r2, r3
 80086d4:	d302      	bcc.n	80086dc <I2C_IsErrorOccurred+0x54>
 80086d6:	68bb      	ldr	r3, [r7, #8]
 80086d8:	2b00      	cmp	r3, #0
 80086da:	d13a      	bne.n	8008752 <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 80086dc:	68fb      	ldr	r3, [r7, #12]
 80086de:	681b      	ldr	r3, [r3, #0]
 80086e0:	685b      	ldr	r3, [r3, #4]
 80086e2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80086e6:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 80086e8:	68fb      	ldr	r3, [r7, #12]
 80086ea:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80086ee:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 80086f0:	68fb      	ldr	r3, [r7, #12]
 80086f2:	681b      	ldr	r3, [r3, #0]
 80086f4:	699b      	ldr	r3, [r3, #24]
 80086f6:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80086fa:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80086fe:	d121      	bne.n	8008744 <I2C_IsErrorOccurred+0xbc>
 8008700:	697b      	ldr	r3, [r7, #20]
 8008702:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8008706:	d01d      	beq.n	8008744 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8008708:	7cfb      	ldrb	r3, [r7, #19]
 800870a:	2b20      	cmp	r3, #32
 800870c:	d01a      	beq.n	8008744 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 800870e:	68fb      	ldr	r3, [r7, #12]
 8008710:	681b      	ldr	r3, [r3, #0]
 8008712:	685a      	ldr	r2, [r3, #4]
 8008714:	68fb      	ldr	r3, [r7, #12]
 8008716:	681b      	ldr	r3, [r3, #0]
 8008718:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800871c:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 800871e:	f7fa f8a7 	bl	8002870 <HAL_GetTick>
 8008722:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8008724:	e00e      	b.n	8008744 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8008726:	f7fa f8a3 	bl	8002870 <HAL_GetTick>
 800872a:	4602      	mov	r2, r0
 800872c:	69fb      	ldr	r3, [r7, #28]
 800872e:	1ad3      	subs	r3, r2, r3
 8008730:	2b19      	cmp	r3, #25
 8008732:	d907      	bls.n	8008744 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |=HAL_I2C_ERROR_TIMEOUT;
 8008734:	6a3b      	ldr	r3, [r7, #32]
 8008736:	f043 0320 	orr.w	r3, r3, #32
 800873a:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 800873c:	2301      	movs	r3, #1
 800873e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

              break;
 8008742:	e006      	b.n	8008752 <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8008744:	68fb      	ldr	r3, [r7, #12]
 8008746:	681b      	ldr	r3, [r3, #0]
 8008748:	699b      	ldr	r3, [r3, #24]
 800874a:	f003 0320 	and.w	r3, r3, #32
 800874e:	2b20      	cmp	r3, #32
 8008750:	d1e9      	bne.n	8008726 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8008752:	68fb      	ldr	r3, [r7, #12]
 8008754:	681b      	ldr	r3, [r3, #0]
 8008756:	699b      	ldr	r3, [r3, #24]
 8008758:	f003 0320 	and.w	r3, r3, #32
 800875c:	2b20      	cmp	r3, #32
 800875e:	d003      	beq.n	8008768 <I2C_IsErrorOccurred+0xe0>
 8008760:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8008764:	2b00      	cmp	r3, #0
 8008766:	d0aa      	beq.n	80086be <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8008768:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800876c:	2b00      	cmp	r3, #0
 800876e:	d103      	bne.n	8008778 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8008770:	68fb      	ldr	r3, [r7, #12]
 8008772:	681b      	ldr	r3, [r3, #0]
 8008774:	2220      	movs	r2, #32
 8008776:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8008778:	6a3b      	ldr	r3, [r7, #32]
 800877a:	f043 0304 	orr.w	r3, r3, #4
 800877e:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8008780:	2301      	movs	r3, #1
 8008782:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8008786:	68fb      	ldr	r3, [r7, #12]
 8008788:	681b      	ldr	r3, [r3, #0]
 800878a:	699b      	ldr	r3, [r3, #24]
 800878c:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 800878e:	69bb      	ldr	r3, [r7, #24]
 8008790:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008794:	2b00      	cmp	r3, #0
 8008796:	d00b      	beq.n	80087b0 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8008798:	6a3b      	ldr	r3, [r7, #32]
 800879a:	f043 0301 	orr.w	r3, r3, #1
 800879e:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 80087a0:	68fb      	ldr	r3, [r7, #12]
 80087a2:	681b      	ldr	r3, [r3, #0]
 80087a4:	f44f 7280 	mov.w	r2, #256	; 0x100
 80087a8:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80087aa:	2301      	movs	r3, #1
 80087ac:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 80087b0:	69bb      	ldr	r3, [r7, #24]
 80087b2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80087b6:	2b00      	cmp	r3, #0
 80087b8:	d00b      	beq.n	80087d2 <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 80087ba:	6a3b      	ldr	r3, [r7, #32]
 80087bc:	f043 0308 	orr.w	r3, r3, #8
 80087c0:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 80087c2:	68fb      	ldr	r3, [r7, #12]
 80087c4:	681b      	ldr	r3, [r3, #0]
 80087c6:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80087ca:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80087cc:	2301      	movs	r3, #1
 80087ce:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 80087d2:	69bb      	ldr	r3, [r7, #24]
 80087d4:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80087d8:	2b00      	cmp	r3, #0
 80087da:	d00b      	beq.n	80087f4 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 80087dc:	6a3b      	ldr	r3, [r7, #32]
 80087de:	f043 0302 	orr.w	r3, r3, #2
 80087e2:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 80087e4:	68fb      	ldr	r3, [r7, #12]
 80087e6:	681b      	ldr	r3, [r3, #0]
 80087e8:	f44f 7200 	mov.w	r2, #512	; 0x200
 80087ec:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80087ee:	2301      	movs	r3, #1
 80087f0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  if (status != HAL_OK)
 80087f4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80087f8:	2b00      	cmp	r3, #0
 80087fa:	d01c      	beq.n	8008836 <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 80087fc:	68f8      	ldr	r0, [r7, #12]
 80087fe:	f7ff fe63 	bl	80084c8 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8008802:	68fb      	ldr	r3, [r7, #12]
 8008804:	681b      	ldr	r3, [r3, #0]
 8008806:	6859      	ldr	r1, [r3, #4]
 8008808:	68fb      	ldr	r3, [r7, #12]
 800880a:	681a      	ldr	r2, [r3, #0]
 800880c:	4b0d      	ldr	r3, [pc, #52]	; (8008844 <I2C_IsErrorOccurred+0x1bc>)
 800880e:	400b      	ands	r3, r1
 8008810:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8008812:	68fb      	ldr	r3, [r7, #12]
 8008814:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8008816:	6a3b      	ldr	r3, [r7, #32]
 8008818:	431a      	orrs	r2, r3
 800881a:	68fb      	ldr	r3, [r7, #12]
 800881c:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 800881e:	68fb      	ldr	r3, [r7, #12]
 8008820:	2220      	movs	r2, #32
 8008822:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8008826:	68fb      	ldr	r3, [r7, #12]
 8008828:	2200      	movs	r2, #0
 800882a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800882e:	68fb      	ldr	r3, [r7, #12]
 8008830:	2200      	movs	r2, #0
 8008832:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  }

  return status;
 8008836:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 800883a:	4618      	mov	r0, r3
 800883c:	3728      	adds	r7, #40	; 0x28
 800883e:	46bd      	mov	sp, r7
 8008840:	bd80      	pop	{r7, pc}
 8008842:	bf00      	nop
 8008844:	fe00e800 	.word	0xfe00e800

08008848 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8008848:	b480      	push	{r7}
 800884a:	b087      	sub	sp, #28
 800884c:	af00      	add	r7, sp, #0
 800884e:	60f8      	str	r0, [r7, #12]
 8008850:	607b      	str	r3, [r7, #4]
 8008852:	460b      	mov	r3, r1
 8008854:	817b      	strh	r3, [r7, #10]
 8008856:	4613      	mov	r3, r2
 8008858:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800885a:	897b      	ldrh	r3, [r7, #10]
 800885c:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8008860:	7a7b      	ldrb	r3, [r7, #9]
 8008862:	041b      	lsls	r3, r3, #16
 8008864:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8008868:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800886a:	687b      	ldr	r3, [r7, #4]
 800886c:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800886e:	6a3b      	ldr	r3, [r7, #32]
 8008870:	4313      	orrs	r3, r2
 8008872:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8008876:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8008878:	68fb      	ldr	r3, [r7, #12]
 800887a:	681b      	ldr	r3, [r3, #0]
 800887c:	685a      	ldr	r2, [r3, #4]
 800887e:	6a3b      	ldr	r3, [r7, #32]
 8008880:	0d5b      	lsrs	r3, r3, #21
 8008882:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 8008886:	4b07      	ldr	r3, [pc, #28]	; (80088a4 <I2C_TransferConfig+0x5c>)
 8008888:	430b      	orrs	r3, r1
 800888a:	43db      	mvns	r3, r3
 800888c:	ea02 0103 	and.w	r1, r2, r3
 8008890:	68fb      	ldr	r3, [r7, #12]
 8008892:	681b      	ldr	r3, [r3, #0]
 8008894:	697a      	ldr	r2, [r7, #20]
 8008896:	430a      	orrs	r2, r1
 8008898:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 800889a:	bf00      	nop
 800889c:	371c      	adds	r7, #28
 800889e:	46bd      	mov	sp, r7
 80088a0:	bc80      	pop	{r7}
 80088a2:	4770      	bx	lr
 80088a4:	03ff63ff 	.word	0x03ff63ff

080088a8 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80088a8:	b480      	push	{r7}
 80088aa:	b083      	sub	sp, #12
 80088ac:	af00      	add	r7, sp, #0
 80088ae:	6078      	str	r0, [r7, #4]
 80088b0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80088b2:	687b      	ldr	r3, [r7, #4]
 80088b4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80088b8:	b2db      	uxtb	r3, r3
 80088ba:	2b20      	cmp	r3, #32
 80088bc:	d138      	bne.n	8008930 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80088be:	687b      	ldr	r3, [r7, #4]
 80088c0:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80088c4:	2b01      	cmp	r3, #1
 80088c6:	d101      	bne.n	80088cc <HAL_I2CEx_ConfigAnalogFilter+0x24>
 80088c8:	2302      	movs	r3, #2
 80088ca:	e032      	b.n	8008932 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 80088cc:	687b      	ldr	r3, [r7, #4]
 80088ce:	2201      	movs	r2, #1
 80088d0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80088d4:	687b      	ldr	r3, [r7, #4]
 80088d6:	2224      	movs	r2, #36	; 0x24
 80088d8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80088dc:	687b      	ldr	r3, [r7, #4]
 80088de:	681b      	ldr	r3, [r3, #0]
 80088e0:	681a      	ldr	r2, [r3, #0]
 80088e2:	687b      	ldr	r3, [r7, #4]
 80088e4:	681b      	ldr	r3, [r3, #0]
 80088e6:	f022 0201 	bic.w	r2, r2, #1
 80088ea:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80088ec:	687b      	ldr	r3, [r7, #4]
 80088ee:	681b      	ldr	r3, [r3, #0]
 80088f0:	681a      	ldr	r2, [r3, #0]
 80088f2:	687b      	ldr	r3, [r7, #4]
 80088f4:	681b      	ldr	r3, [r3, #0]
 80088f6:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80088fa:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80088fc:	687b      	ldr	r3, [r7, #4]
 80088fe:	681b      	ldr	r3, [r3, #0]
 8008900:	6819      	ldr	r1, [r3, #0]
 8008902:	687b      	ldr	r3, [r7, #4]
 8008904:	681b      	ldr	r3, [r3, #0]
 8008906:	683a      	ldr	r2, [r7, #0]
 8008908:	430a      	orrs	r2, r1
 800890a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800890c:	687b      	ldr	r3, [r7, #4]
 800890e:	681b      	ldr	r3, [r3, #0]
 8008910:	681a      	ldr	r2, [r3, #0]
 8008912:	687b      	ldr	r3, [r7, #4]
 8008914:	681b      	ldr	r3, [r3, #0]
 8008916:	f042 0201 	orr.w	r2, r2, #1
 800891a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800891c:	687b      	ldr	r3, [r7, #4]
 800891e:	2220      	movs	r2, #32
 8008920:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8008924:	687b      	ldr	r3, [r7, #4]
 8008926:	2200      	movs	r2, #0
 8008928:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800892c:	2300      	movs	r3, #0
 800892e:	e000      	b.n	8008932 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8008930:	2302      	movs	r3, #2
  }
}
 8008932:	4618      	mov	r0, r3
 8008934:	370c      	adds	r7, #12
 8008936:	46bd      	mov	sp, r7
 8008938:	bc80      	pop	{r7}
 800893a:	4770      	bx	lr

0800893c <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800893c:	b480      	push	{r7}
 800893e:	b085      	sub	sp, #20
 8008940:	af00      	add	r7, sp, #0
 8008942:	6078      	str	r0, [r7, #4]
 8008944:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8008946:	687b      	ldr	r3, [r7, #4]
 8008948:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800894c:	b2db      	uxtb	r3, r3
 800894e:	2b20      	cmp	r3, #32
 8008950:	d139      	bne.n	80089c6 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8008952:	687b      	ldr	r3, [r7, #4]
 8008954:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8008958:	2b01      	cmp	r3, #1
 800895a:	d101      	bne.n	8008960 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 800895c:	2302      	movs	r3, #2
 800895e:	e033      	b.n	80089c8 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8008960:	687b      	ldr	r3, [r7, #4]
 8008962:	2201      	movs	r2, #1
 8008964:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8008968:	687b      	ldr	r3, [r7, #4]
 800896a:	2224      	movs	r2, #36	; 0x24
 800896c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8008970:	687b      	ldr	r3, [r7, #4]
 8008972:	681b      	ldr	r3, [r3, #0]
 8008974:	681a      	ldr	r2, [r3, #0]
 8008976:	687b      	ldr	r3, [r7, #4]
 8008978:	681b      	ldr	r3, [r3, #0]
 800897a:	f022 0201 	bic.w	r2, r2, #1
 800897e:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8008980:	687b      	ldr	r3, [r7, #4]
 8008982:	681b      	ldr	r3, [r3, #0]
 8008984:	681b      	ldr	r3, [r3, #0]
 8008986:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8008988:	68fb      	ldr	r3, [r7, #12]
 800898a:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 800898e:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8008990:	683b      	ldr	r3, [r7, #0]
 8008992:	021b      	lsls	r3, r3, #8
 8008994:	68fa      	ldr	r2, [r7, #12]
 8008996:	4313      	orrs	r3, r2
 8008998:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 800899a:	687b      	ldr	r3, [r7, #4]
 800899c:	681b      	ldr	r3, [r3, #0]
 800899e:	68fa      	ldr	r2, [r7, #12]
 80089a0:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80089a2:	687b      	ldr	r3, [r7, #4]
 80089a4:	681b      	ldr	r3, [r3, #0]
 80089a6:	681a      	ldr	r2, [r3, #0]
 80089a8:	687b      	ldr	r3, [r7, #4]
 80089aa:	681b      	ldr	r3, [r3, #0]
 80089ac:	f042 0201 	orr.w	r2, r2, #1
 80089b0:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80089b2:	687b      	ldr	r3, [r7, #4]
 80089b4:	2220      	movs	r2, #32
 80089b6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80089ba:	687b      	ldr	r3, [r7, #4]
 80089bc:	2200      	movs	r2, #0
 80089be:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80089c2:	2300      	movs	r3, #0
 80089c4:	e000      	b.n	80089c8 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 80089c6:	2302      	movs	r3, #2
  }
}
 80089c8:	4618      	mov	r0, r3
 80089ca:	3714      	adds	r7, #20
 80089cc:	46bd      	mov	sp, r7
 80089ce:	bc80      	pop	{r7}
 80089d0:	4770      	bx	lr
	...

080089d4 <HAL_PWR_EnableBkUpAccess>:
  * @note   LSEON bit that switches on and off the LSE crystal belongs as well to the
  *         backup domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 80089d4:	b480      	push	{r7}
 80089d6:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80089d8:	4b04      	ldr	r3, [pc, #16]	; (80089ec <HAL_PWR_EnableBkUpAccess+0x18>)
 80089da:	681b      	ldr	r3, [r3, #0]
 80089dc:	4a03      	ldr	r2, [pc, #12]	; (80089ec <HAL_PWR_EnableBkUpAccess+0x18>)
 80089de:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80089e2:	6013      	str	r3, [r2, #0]
}
 80089e4:	bf00      	nop
 80089e6:	46bd      	mov	sp, r7
 80089e8:	bc80      	pop	{r7}
 80089ea:	4770      	bx	lr
 80089ec:	58000400 	.word	0x58000400

080089f0 <HAL_PWR_EnterSLEEPMode>:
  * @note  When WFI entry is used, tick interrupt have to be disabled if not desired as
  *        the interrupt wake up source.
  * @retval None
  */
void HAL_PWR_EnterSLEEPMode(uint32_t Regulator, uint8_t SLEEPEntry)
{
 80089f0:	b580      	push	{r7, lr}
 80089f2:	b082      	sub	sp, #8
 80089f4:	af00      	add	r7, sp, #0
 80089f6:	6078      	str	r0, [r7, #4]
 80089f8:	460b      	mov	r3, r1
 80089fa:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_PWR_REGULATOR(Regulator));
  assert_param(IS_PWR_SLEEP_ENTRY(SLEEPEntry));

  /* Set Regulator parameter */
  if (Regulator == PWR_MAINREGULATOR_ON)
 80089fc:	687b      	ldr	r3, [r7, #4]
 80089fe:	2b00      	cmp	r3, #0
 8008a00:	d10c      	bne.n	8008a1c <HAL_PWR_EnterSLEEPMode+0x2c>
  {
    /* If in low-power run mode at this point, exit it */
    if (HAL_IS_BIT_SET(PWR->SR2, (PWR_SR2_REGLPF)))
 8008a02:	4b13      	ldr	r3, [pc, #76]	; (8008a50 <HAL_PWR_EnterSLEEPMode+0x60>)
 8008a04:	695b      	ldr	r3, [r3, #20]
 8008a06:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8008a0a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008a0e:	d10d      	bne.n	8008a2c <HAL_PWR_EnterSLEEPMode+0x3c>
    {
      if (HAL_PWREx_DisableLowPowerRunMode() != HAL_OK)
 8008a10:	f000 f83c 	bl	8008a8c <HAL_PWREx_DisableLowPowerRunMode>
 8008a14:	4603      	mov	r3, r0
 8008a16:	2b00      	cmp	r3, #0
 8008a18:	d008      	beq.n	8008a2c <HAL_PWR_EnterSLEEPMode+0x3c>
      {
        return ;
 8008a1a:	e015      	b.n	8008a48 <HAL_PWR_EnterSLEEPMode+0x58>
  }
  else
  {
    /* If in run mode, first move to low-power run mode.
       The system clock frequency must be below 2 MHz at this point. */
    if (HAL_IS_BIT_CLR(PWR->SR2, (PWR_SR2_REGLPF)))
 8008a1c:	4b0c      	ldr	r3, [pc, #48]	; (8008a50 <HAL_PWR_EnterSLEEPMode+0x60>)
 8008a1e:	695b      	ldr	r3, [r3, #20]
 8008a20:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8008a24:	2b00      	cmp	r3, #0
 8008a26:	d101      	bne.n	8008a2c <HAL_PWR_EnterSLEEPMode+0x3c>
    {
      HAL_PWREx_EnableLowPowerRunMode();
 8008a28:	f000 f822 	bl	8008a70 <HAL_PWREx_EnableLowPowerRunMode>
    }
  }

  /* Clear SLEEPDEEP bit of Cortex System Control Register */
  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 8008a2c:	4b09      	ldr	r3, [pc, #36]	; (8008a54 <HAL_PWR_EnterSLEEPMode+0x64>)
 8008a2e:	691b      	ldr	r3, [r3, #16]
 8008a30:	4a08      	ldr	r2, [pc, #32]	; (8008a54 <HAL_PWR_EnterSLEEPMode+0x64>)
 8008a32:	f023 0304 	bic.w	r3, r3, #4
 8008a36:	6113      	str	r3, [r2, #16]

  /* Select SLEEP mode entry -------------------------------------------------*/
  if (SLEEPEntry == PWR_SLEEPENTRY_WFI)
 8008a38:	78fb      	ldrb	r3, [r7, #3]
 8008a3a:	2b01      	cmp	r3, #1
 8008a3c:	d101      	bne.n	8008a42 <HAL_PWR_EnterSLEEPMode+0x52>
  {
    /* Request Wait For Interrupt */
    __WFI();
 8008a3e:	bf30      	wfi
 8008a40:	e002      	b.n	8008a48 <HAL_PWR_EnterSLEEPMode+0x58>
  }
  else
  {
    /* Request Wait For Event */
    __SEV();
 8008a42:	bf40      	sev
    __WFE();
 8008a44:	bf20      	wfe
    __WFE();
 8008a46:	bf20      	wfe
  }
}
 8008a48:	3708      	adds	r7, #8
 8008a4a:	46bd      	mov	sp, r7
 8008a4c:	bd80      	pop	{r7, pc}
 8008a4e:	bf00      	nop
 8008a50:	58000400 	.word	0x58000400
 8008a54:	e000ed00 	.word	0xe000ed00

08008a58 <HAL_PWREx_GetVoltageRange>:
/**
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWPWR_REGULATOR_VOLTAGE_SCALE2)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8008a58:	b480      	push	{r7}
 8008a5a:	af00      	add	r7, sp, #0
  return (PWR->CR1 & PWR_CR1_VOS);
 8008a5c:	4b03      	ldr	r3, [pc, #12]	; (8008a6c <HAL_PWREx_GetVoltageRange+0x14>)
 8008a5e:	681b      	ldr	r3, [r3, #0]
 8008a60:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
}
 8008a64:	4618      	mov	r0, r3
 8008a66:	46bd      	mov	sp, r7
 8008a68:	bc80      	pop	{r7}
 8008a6a:	4770      	bx	lr
 8008a6c:	58000400 	.word	0x58000400

08008a70 <HAL_PWREx_EnableLowPowerRunMode>:
  * @note  In Low-power Run mode, all I/O pins keep the same state as in Run mode.
  * @note  Clock frequency must be reduced below 2 MHz.
  * @retval None
  */
void HAL_PWREx_EnableLowPowerRunMode(void)
{
 8008a70:	b480      	push	{r7}
 8008a72:	af00      	add	r7, sp, #0
  /* Set Regulator parameter */
  SET_BIT(PWR->CR1, PWR_CR1_LPR);
 8008a74:	4b04      	ldr	r3, [pc, #16]	; (8008a88 <HAL_PWREx_EnableLowPowerRunMode+0x18>)
 8008a76:	681b      	ldr	r3, [r3, #0]
 8008a78:	4a03      	ldr	r2, [pc, #12]	; (8008a88 <HAL_PWREx_EnableLowPowerRunMode+0x18>)
 8008a7a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8008a7e:	6013      	str	r3, [r2, #0]
}
 8008a80:	bf00      	nop
 8008a82:	46bd      	mov	sp, r7
 8008a84:	bc80      	pop	{r7}
 8008a86:	4770      	bx	lr
 8008a88:	58000400 	.word	0x58000400

08008a8c <HAL_PWREx_DisableLowPowerRunMode>:
  *        returns HAL_TIMEOUT status). The system clock frequency can then be
  *        increased above 2 MHz.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_DisableLowPowerRunMode(void)
{
 8008a8c:	b480      	push	{r7}
 8008a8e:	b083      	sub	sp, #12
 8008a90:	af00      	add	r7, sp, #0
  uint32_t wait_loop_index;

  /* Clear LPR bit */
  CLEAR_BIT(PWR->CR1, PWR_CR1_LPR);
 8008a92:	4b16      	ldr	r3, [pc, #88]	; (8008aec <HAL_PWREx_DisableLowPowerRunMode+0x60>)
 8008a94:	681b      	ldr	r3, [r3, #0]
 8008a96:	4a15      	ldr	r2, [pc, #84]	; (8008aec <HAL_PWREx_DisableLowPowerRunMode+0x60>)
 8008a98:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8008a9c:	6013      	str	r3, [r2, #0]

  /* Wait until REGLPF is reset */
  wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000UL);
 8008a9e:	4b14      	ldr	r3, [pc, #80]	; (8008af0 <HAL_PWREx_DisableLowPowerRunMode+0x64>)
 8008aa0:	681b      	ldr	r3, [r3, #0]
 8008aa2:	2232      	movs	r2, #50	; 0x32
 8008aa4:	fb02 f303 	mul.w	r3, r2, r3
 8008aa8:	4a12      	ldr	r2, [pc, #72]	; (8008af4 <HAL_PWREx_DisableLowPowerRunMode+0x68>)
 8008aaa:	fba2 2303 	umull	r2, r3, r2, r3
 8008aae:	0c9b      	lsrs	r3, r3, #18
 8008ab0:	607b      	str	r3, [r7, #4]
  while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_REGLPF)) && (wait_loop_index != 0U))
 8008ab2:	e002      	b.n	8008aba <HAL_PWREx_DisableLowPowerRunMode+0x2e>
  {
    wait_loop_index--;
 8008ab4:	687b      	ldr	r3, [r7, #4]
 8008ab6:	3b01      	subs	r3, #1
 8008ab8:	607b      	str	r3, [r7, #4]
  while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_REGLPF)) && (wait_loop_index != 0U))
 8008aba:	4b0c      	ldr	r3, [pc, #48]	; (8008aec <HAL_PWREx_DisableLowPowerRunMode+0x60>)
 8008abc:	695b      	ldr	r3, [r3, #20]
 8008abe:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8008ac2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008ac6:	d102      	bne.n	8008ace <HAL_PWREx_DisableLowPowerRunMode+0x42>
 8008ac8:	687b      	ldr	r3, [r7, #4]
 8008aca:	2b00      	cmp	r3, #0
 8008acc:	d1f2      	bne.n	8008ab4 <HAL_PWREx_DisableLowPowerRunMode+0x28>
  }
  if (HAL_IS_BIT_SET(PWR->SR2, (PWR_SR2_REGLPF)))
 8008ace:	4b07      	ldr	r3, [pc, #28]	; (8008aec <HAL_PWREx_DisableLowPowerRunMode+0x60>)
 8008ad0:	695b      	ldr	r3, [r3, #20]
 8008ad2:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8008ad6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008ada:	d101      	bne.n	8008ae0 <HAL_PWREx_DisableLowPowerRunMode+0x54>
  {
    return HAL_TIMEOUT;
 8008adc:	2303      	movs	r3, #3
 8008ade:	e000      	b.n	8008ae2 <HAL_PWREx_DisableLowPowerRunMode+0x56>
  }

  return HAL_OK;
 8008ae0:	2300      	movs	r3, #0
}
 8008ae2:	4618      	mov	r0, r3
 8008ae4:	370c      	adds	r7, #12
 8008ae6:	46bd      	mov	sp, r7
 8008ae8:	bc80      	pop	{r7}
 8008aea:	4770      	bx	lr
 8008aec:	58000400 	.word	0x58000400
 8008af0:	20000000 	.word	0x20000000
 8008af4:	431bde83 	.word	0x431bde83

08008af8 <HAL_PWREx_EnterSTOP2Mode>:
  *            @arg @ref PWR_STOPENTRY_WFI  Enter Stop mode with WFI instruction
  *            @arg @ref PWR_STOPENTRY_WFE  Enter Stop mode with WFE instruction
  * @retval None
  */
void HAL_PWREx_EnterSTOP2Mode(uint8_t STOPEntry)
{
 8008af8:	b480      	push	{r7}
 8008afa:	b083      	sub	sp, #12
 8008afc:	af00      	add	r7, sp, #0
 8008afe:	4603      	mov	r3, r0
 8008b00:	71fb      	strb	r3, [r7, #7]
#ifdef CORE_CM0PLUS
  /* Set Stop mode 2 */
  MODIFY_REG(PWR->C2CR1, PWR_C2CR1_LPMS, PWR_LOWPOWERMODE_STOP2);
#else
  /* Set Stop mode 2 */
  MODIFY_REG(PWR->CR1, PWR_CR1_LPMS, PWR_LOWPOWERMODE_STOP2);
 8008b02:	4b10      	ldr	r3, [pc, #64]	; (8008b44 <HAL_PWREx_EnterSTOP2Mode+0x4c>)
 8008b04:	681b      	ldr	r3, [r3, #0]
 8008b06:	f023 0307 	bic.w	r3, r3, #7
 8008b0a:	4a0e      	ldr	r2, [pc, #56]	; (8008b44 <HAL_PWREx_EnterSTOP2Mode+0x4c>)
 8008b0c:	f043 0302 	orr.w	r3, r3, #2
 8008b10:	6013      	str	r3, [r2, #0]
#endif

  /* Set SLEEPDEEP bit of Cortex System Control Register */
  SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 8008b12:	4b0d      	ldr	r3, [pc, #52]	; (8008b48 <HAL_PWREx_EnterSTOP2Mode+0x50>)
 8008b14:	691b      	ldr	r3, [r3, #16]
 8008b16:	4a0c      	ldr	r2, [pc, #48]	; (8008b48 <HAL_PWREx_EnterSTOP2Mode+0x50>)
 8008b18:	f043 0304 	orr.w	r3, r3, #4
 8008b1c:	6113      	str	r3, [r2, #16]

  /* Select Stop mode entry --------------------------------------------------*/
  if (STOPEntry == PWR_STOPENTRY_WFI)
 8008b1e:	79fb      	ldrb	r3, [r7, #7]
 8008b20:	2b01      	cmp	r3, #1
 8008b22:	d101      	bne.n	8008b28 <HAL_PWREx_EnterSTOP2Mode+0x30>
  {
    /* Request Wait For Interrupt */
    __WFI();
 8008b24:	bf30      	wfi
 8008b26:	e002      	b.n	8008b2e <HAL_PWREx_EnterSTOP2Mode+0x36>
  }
  else
  {
    /* Request Wait For Event */
    __SEV();
 8008b28:	bf40      	sev
    __WFE();
 8008b2a:	bf20      	wfe
    __WFE();
 8008b2c:	bf20      	wfe
  }

  /* Reset SLEEPDEEP bit of Cortex System Control Register */
  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 8008b2e:	4b06      	ldr	r3, [pc, #24]	; (8008b48 <HAL_PWREx_EnterSTOP2Mode+0x50>)
 8008b30:	691b      	ldr	r3, [r3, #16]
 8008b32:	4a05      	ldr	r2, [pc, #20]	; (8008b48 <HAL_PWREx_EnterSTOP2Mode+0x50>)
 8008b34:	f023 0304 	bic.w	r3, r3, #4
 8008b38:	6113      	str	r3, [r2, #16]
}
 8008b3a:	bf00      	nop
 8008b3c:	370c      	adds	r7, #12
 8008b3e:	46bd      	mov	sp, r7
 8008b40:	bc80      	pop	{r7}
 8008b42:	4770      	bx	lr
 8008b44:	58000400 	.word	0x58000400
 8008b48:	e000ed00 	.word	0xe000ed00

08008b4c <LL_PWR_IsEnabledBkUpAccess>:
{
 8008b4c:	b480      	push	{r7}
 8008b4e:	af00      	add	r7, sp, #0
  return ((READ_BIT(PWR->CR1, PWR_CR1_DBP) == (PWR_CR1_DBP)) ? 1UL : 0UL);
 8008b50:	4b06      	ldr	r3, [pc, #24]	; (8008b6c <LL_PWR_IsEnabledBkUpAccess+0x20>)
 8008b52:	681b      	ldr	r3, [r3, #0]
 8008b54:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008b58:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008b5c:	d101      	bne.n	8008b62 <LL_PWR_IsEnabledBkUpAccess+0x16>
 8008b5e:	2301      	movs	r3, #1
 8008b60:	e000      	b.n	8008b64 <LL_PWR_IsEnabledBkUpAccess+0x18>
 8008b62:	2300      	movs	r3, #0
}
 8008b64:	4618      	mov	r0, r3
 8008b66:	46bd      	mov	sp, r7
 8008b68:	bc80      	pop	{r7}
 8008b6a:	4770      	bx	lr
 8008b6c:	58000400 	.word	0x58000400

08008b70 <LL_RCC_HSE_EnableTcxo>:
{
 8008b70:	b480      	push	{r7}
 8008b72:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSEBYPPWR);
 8008b74:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8008b78:	681b      	ldr	r3, [r3, #0]
 8008b7a:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8008b7e:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8008b82:	6013      	str	r3, [r2, #0]
}
 8008b84:	bf00      	nop
 8008b86:	46bd      	mov	sp, r7
 8008b88:	bc80      	pop	{r7}
 8008b8a:	4770      	bx	lr

08008b8c <LL_RCC_HSE_DisableTcxo>:
{
 8008b8c:	b480      	push	{r7}
 8008b8e:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSEBYPPWR);
 8008b90:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8008b94:	681b      	ldr	r3, [r3, #0]
 8008b96:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8008b9a:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8008b9e:	6013      	str	r3, [r2, #0]
}
 8008ba0:	bf00      	nop
 8008ba2:	46bd      	mov	sp, r7
 8008ba4:	bc80      	pop	{r7}
 8008ba6:	4770      	bx	lr

08008ba8 <LL_RCC_HSE_IsEnabledDiv2>:
{
 8008ba8:	b480      	push	{r7}
 8008baa:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSEPRE) == (RCC_CR_HSEPRE)) ? 1UL : 0UL);
 8008bac:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8008bb0:	681b      	ldr	r3, [r3, #0]
 8008bb2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8008bb6:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8008bba:	d101      	bne.n	8008bc0 <LL_RCC_HSE_IsEnabledDiv2+0x18>
 8008bbc:	2301      	movs	r3, #1
 8008bbe:	e000      	b.n	8008bc2 <LL_RCC_HSE_IsEnabledDiv2+0x1a>
 8008bc0:	2300      	movs	r3, #0
}
 8008bc2:	4618      	mov	r0, r3
 8008bc4:	46bd      	mov	sp, r7
 8008bc6:	bc80      	pop	{r7}
 8008bc8:	4770      	bx	lr

08008bca <LL_RCC_HSE_Enable>:
{
 8008bca:	b480      	push	{r7}
 8008bcc:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSEON);
 8008bce:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8008bd2:	681b      	ldr	r3, [r3, #0]
 8008bd4:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8008bd8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8008bdc:	6013      	str	r3, [r2, #0]
}
 8008bde:	bf00      	nop
 8008be0:	46bd      	mov	sp, r7
 8008be2:	bc80      	pop	{r7}
 8008be4:	4770      	bx	lr

08008be6 <LL_RCC_HSE_Disable>:
{
 8008be6:	b480      	push	{r7}
 8008be8:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSEON);
 8008bea:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8008bee:	681b      	ldr	r3, [r3, #0]
 8008bf0:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8008bf4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8008bf8:	6013      	str	r3, [r2, #0]
}
 8008bfa:	bf00      	nop
 8008bfc:	46bd      	mov	sp, r7
 8008bfe:	bc80      	pop	{r7}
 8008c00:	4770      	bx	lr

08008c02 <LL_RCC_HSE_IsReady>:
{
 8008c02:	b480      	push	{r7}
 8008c04:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSERDY) == (RCC_CR_HSERDY)) ? 1UL : 0UL);
 8008c06:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8008c0a:	681b      	ldr	r3, [r3, #0]
 8008c0c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008c10:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8008c14:	d101      	bne.n	8008c1a <LL_RCC_HSE_IsReady+0x18>
 8008c16:	2301      	movs	r3, #1
 8008c18:	e000      	b.n	8008c1c <LL_RCC_HSE_IsReady+0x1a>
 8008c1a:	2300      	movs	r3, #0
}
 8008c1c:	4618      	mov	r0, r3
 8008c1e:	46bd      	mov	sp, r7
 8008c20:	bc80      	pop	{r7}
 8008c22:	4770      	bx	lr

08008c24 <LL_RCC_HSI_Enable>:
{
 8008c24:	b480      	push	{r7}
 8008c26:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSION);
 8008c28:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8008c2c:	681b      	ldr	r3, [r3, #0]
 8008c2e:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8008c32:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8008c36:	6013      	str	r3, [r2, #0]
}
 8008c38:	bf00      	nop
 8008c3a:	46bd      	mov	sp, r7
 8008c3c:	bc80      	pop	{r7}
 8008c3e:	4770      	bx	lr

08008c40 <LL_RCC_HSI_Disable>:
{
 8008c40:	b480      	push	{r7}
 8008c42:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSION);
 8008c44:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8008c48:	681b      	ldr	r3, [r3, #0]
 8008c4a:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8008c4e:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8008c52:	6013      	str	r3, [r2, #0]
}
 8008c54:	bf00      	nop
 8008c56:	46bd      	mov	sp, r7
 8008c58:	bc80      	pop	{r7}
 8008c5a:	4770      	bx	lr

08008c5c <LL_RCC_HSI_IsReady>:
{
 8008c5c:	b480      	push	{r7}
 8008c5e:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY)) ? 1UL : 0UL);
 8008c60:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8008c64:	681b      	ldr	r3, [r3, #0]
 8008c66:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8008c6a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008c6e:	d101      	bne.n	8008c74 <LL_RCC_HSI_IsReady+0x18>
 8008c70:	2301      	movs	r3, #1
 8008c72:	e000      	b.n	8008c76 <LL_RCC_HSI_IsReady+0x1a>
 8008c74:	2300      	movs	r3, #0
}
 8008c76:	4618      	mov	r0, r3
 8008c78:	46bd      	mov	sp, r7
 8008c7a:	bc80      	pop	{r7}
 8008c7c:	4770      	bx	lr

08008c7e <LL_RCC_HSI_SetCalibTrimming>:
{
 8008c7e:	b480      	push	{r7}
 8008c80:	b083      	sub	sp, #12
 8008c82:	af00      	add	r7, sp, #0
 8008c84:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_HSITRIM, Value << RCC_ICSCR_HSITRIM_Pos);
 8008c86:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8008c8a:	685b      	ldr	r3, [r3, #4]
 8008c8c:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8008c90:	687b      	ldr	r3, [r7, #4]
 8008c92:	061b      	lsls	r3, r3, #24
 8008c94:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8008c98:	4313      	orrs	r3, r2
 8008c9a:	604b      	str	r3, [r1, #4]
}
 8008c9c:	bf00      	nop
 8008c9e:	370c      	adds	r7, #12
 8008ca0:	46bd      	mov	sp, r7
 8008ca2:	bc80      	pop	{r7}
 8008ca4:	4770      	bx	lr

08008ca6 <LL_RCC_LSE_IsReady>:
{
 8008ca6:	b480      	push	{r7}
 8008ca8:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 8008caa:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8008cae:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008cb2:	f003 0302 	and.w	r3, r3, #2
 8008cb6:	2b02      	cmp	r3, #2
 8008cb8:	d101      	bne.n	8008cbe <LL_RCC_LSE_IsReady+0x18>
 8008cba:	2301      	movs	r3, #1
 8008cbc:	e000      	b.n	8008cc0 <LL_RCC_LSE_IsReady+0x1a>
 8008cbe:	2300      	movs	r3, #0
}
 8008cc0:	4618      	mov	r0, r3
 8008cc2:	46bd      	mov	sp, r7
 8008cc4:	bc80      	pop	{r7}
 8008cc6:	4770      	bx	lr

08008cc8 <LL_RCC_LSI_Enable>:
{
 8008cc8:	b480      	push	{r7}
 8008cca:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CSR, RCC_CSR_LSION);
 8008ccc:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8008cd0:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8008cd4:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8008cd8:	f043 0301 	orr.w	r3, r3, #1
 8008cdc:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
}
 8008ce0:	bf00      	nop
 8008ce2:	46bd      	mov	sp, r7
 8008ce4:	bc80      	pop	{r7}
 8008ce6:	4770      	bx	lr

08008ce8 <LL_RCC_LSI_Disable>:
{
 8008ce8:	b480      	push	{r7}
 8008cea:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CSR, RCC_CSR_LSION);
 8008cec:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8008cf0:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8008cf4:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8008cf8:	f023 0301 	bic.w	r3, r3, #1
 8008cfc:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
}
 8008d00:	bf00      	nop
 8008d02:	46bd      	mov	sp, r7
 8008d04:	bc80      	pop	{r7}
 8008d06:	4770      	bx	lr

08008d08 <LL_RCC_LSI_IsReady>:
{
 8008d08:	b480      	push	{r7}
 8008d0a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == (RCC_CSR_LSIRDY)) ? 1UL : 0UL);
 8008d0c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8008d10:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8008d14:	f003 0302 	and.w	r3, r3, #2
 8008d18:	2b02      	cmp	r3, #2
 8008d1a:	d101      	bne.n	8008d20 <LL_RCC_LSI_IsReady+0x18>
 8008d1c:	2301      	movs	r3, #1
 8008d1e:	e000      	b.n	8008d22 <LL_RCC_LSI_IsReady+0x1a>
 8008d20:	2300      	movs	r3, #0
}
 8008d22:	4618      	mov	r0, r3
 8008d24:	46bd      	mov	sp, r7
 8008d26:	bc80      	pop	{r7}
 8008d28:	4770      	bx	lr

08008d2a <LL_RCC_MSI_Enable>:
{
 8008d2a:	b480      	push	{r7}
 8008d2c:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSION);
 8008d2e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8008d32:	681b      	ldr	r3, [r3, #0]
 8008d34:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8008d38:	f043 0301 	orr.w	r3, r3, #1
 8008d3c:	6013      	str	r3, [r2, #0]
}
 8008d3e:	bf00      	nop
 8008d40:	46bd      	mov	sp, r7
 8008d42:	bc80      	pop	{r7}
 8008d44:	4770      	bx	lr

08008d46 <LL_RCC_MSI_Disable>:
{
 8008d46:	b480      	push	{r7}
 8008d48:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_MSION);
 8008d4a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8008d4e:	681b      	ldr	r3, [r3, #0]
 8008d50:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8008d54:	f023 0301 	bic.w	r3, r3, #1
 8008d58:	6013      	str	r3, [r2, #0]
}
 8008d5a:	bf00      	nop
 8008d5c:	46bd      	mov	sp, r7
 8008d5e:	bc80      	pop	{r7}
 8008d60:	4770      	bx	lr

08008d62 <LL_RCC_MSI_IsReady>:
{
 8008d62:	b480      	push	{r7}
 8008d64:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_MSIRDY) == (RCC_CR_MSIRDY)) ? 1UL : 0UL);
 8008d66:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8008d6a:	681b      	ldr	r3, [r3, #0]
 8008d6c:	f003 0302 	and.w	r3, r3, #2
 8008d70:	2b02      	cmp	r3, #2
 8008d72:	d101      	bne.n	8008d78 <LL_RCC_MSI_IsReady+0x16>
 8008d74:	2301      	movs	r3, #1
 8008d76:	e000      	b.n	8008d7a <LL_RCC_MSI_IsReady+0x18>
 8008d78:	2300      	movs	r3, #0
}
 8008d7a:	4618      	mov	r0, r3
 8008d7c:	46bd      	mov	sp, r7
 8008d7e:	bc80      	pop	{r7}
 8008d80:	4770      	bx	lr

08008d82 <LL_RCC_MSI_IsEnabledRangeSelect>:
{
 8008d82:	b480      	push	{r7}
 8008d84:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == (RCC_CR_MSIRGSEL)) ? 1UL : 0UL);
 8008d86:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8008d8a:	681b      	ldr	r3, [r3, #0]
 8008d8c:	f003 0308 	and.w	r3, r3, #8
 8008d90:	2b08      	cmp	r3, #8
 8008d92:	d101      	bne.n	8008d98 <LL_RCC_MSI_IsEnabledRangeSelect+0x16>
 8008d94:	2301      	movs	r3, #1
 8008d96:	e000      	b.n	8008d9a <LL_RCC_MSI_IsEnabledRangeSelect+0x18>
 8008d98:	2300      	movs	r3, #0
}
 8008d9a:	4618      	mov	r0, r3
 8008d9c:	46bd      	mov	sp, r7
 8008d9e:	bc80      	pop	{r7}
 8008da0:	4770      	bx	lr

08008da2 <LL_RCC_MSI_GetRange>:
{
 8008da2:	b480      	push	{r7}
 8008da4:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CR, RCC_CR_MSIRANGE));
 8008da6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8008daa:	681b      	ldr	r3, [r3, #0]
 8008dac:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 8008db0:	4618      	mov	r0, r3
 8008db2:	46bd      	mov	sp, r7
 8008db4:	bc80      	pop	{r7}
 8008db6:	4770      	bx	lr

08008db8 <LL_RCC_MSI_GetRangeAfterStandby>:
{
 8008db8:	b480      	push	{r7}
 8008dba:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE));
 8008dbc:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8008dc0:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8008dc4:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
}
 8008dc8:	4618      	mov	r0, r3
 8008dca:	46bd      	mov	sp, r7
 8008dcc:	bc80      	pop	{r7}
 8008dce:	4770      	bx	lr

08008dd0 <LL_RCC_MSI_SetCalibTrimming>:
{
 8008dd0:	b480      	push	{r7}
 8008dd2:	b083      	sub	sp, #12
 8008dd4:	af00      	add	r7, sp, #0
 8008dd6:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_MSITRIM, Value << RCC_ICSCR_MSITRIM_Pos);
 8008dd8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8008ddc:	685b      	ldr	r3, [r3, #4]
 8008dde:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8008de2:	687b      	ldr	r3, [r7, #4]
 8008de4:	021b      	lsls	r3, r3, #8
 8008de6:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8008dea:	4313      	orrs	r3, r2
 8008dec:	604b      	str	r3, [r1, #4]
}
 8008dee:	bf00      	nop
 8008df0:	370c      	adds	r7, #12
 8008df2:	46bd      	mov	sp, r7
 8008df4:	bc80      	pop	{r7}
 8008df6:	4770      	bx	lr

08008df8 <LL_RCC_SetSysClkSource>:
{
 8008df8:	b480      	push	{r7}
 8008dfa:	b083      	sub	sp, #12
 8008dfc:	af00      	add	r7, sp, #0
 8008dfe:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 8008e00:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8008e04:	689b      	ldr	r3, [r3, #8]
 8008e06:	f023 0203 	bic.w	r2, r3, #3
 8008e0a:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8008e0e:	687b      	ldr	r3, [r7, #4]
 8008e10:	4313      	orrs	r3, r2
 8008e12:	608b      	str	r3, [r1, #8]
}
 8008e14:	bf00      	nop
 8008e16:	370c      	adds	r7, #12
 8008e18:	46bd      	mov	sp, r7
 8008e1a:	bc80      	pop	{r7}
 8008e1c:	4770      	bx	lr

08008e1e <LL_RCC_GetSysClkSource>:
{
 8008e1e:	b480      	push	{r7}
 8008e20:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8008e22:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8008e26:	689b      	ldr	r3, [r3, #8]
 8008e28:	f003 030c 	and.w	r3, r3, #12
}
 8008e2c:	4618      	mov	r0, r3
 8008e2e:	46bd      	mov	sp, r7
 8008e30:	bc80      	pop	{r7}
 8008e32:	4770      	bx	lr

08008e34 <LL_RCC_SetAHBPrescaler>:
{
 8008e34:	b480      	push	{r7}
 8008e36:	b083      	sub	sp, #12
 8008e38:	af00      	add	r7, sp, #0
 8008e3a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 8008e3c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8008e40:	689b      	ldr	r3, [r3, #8]
 8008e42:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8008e46:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8008e4a:	687b      	ldr	r3, [r7, #4]
 8008e4c:	4313      	orrs	r3, r2
 8008e4e:	608b      	str	r3, [r1, #8]
}
 8008e50:	bf00      	nop
 8008e52:	370c      	adds	r7, #12
 8008e54:	46bd      	mov	sp, r7
 8008e56:	bc80      	pop	{r7}
 8008e58:	4770      	bx	lr

08008e5a <LL_RCC_SetAHB3Prescaler>:
{
 8008e5a:	b480      	push	{r7}
 8008e5c:	b083      	sub	sp, #12
 8008e5e:	af00      	add	r7, sp, #0
 8008e60:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE, Prescaler >> 4);
 8008e62:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8008e66:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 8008e6a:	f023 020f 	bic.w	r2, r3, #15
 8008e6e:	687b      	ldr	r3, [r7, #4]
 8008e70:	091b      	lsrs	r3, r3, #4
 8008e72:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8008e76:	4313      	orrs	r3, r2
 8008e78:	f8c1 3108 	str.w	r3, [r1, #264]	; 0x108
}
 8008e7c:	bf00      	nop
 8008e7e:	370c      	adds	r7, #12
 8008e80:	46bd      	mov	sp, r7
 8008e82:	bc80      	pop	{r7}
 8008e84:	4770      	bx	lr

08008e86 <LL_RCC_SetAPB1Prescaler>:
{
 8008e86:	b480      	push	{r7}
 8008e88:	b083      	sub	sp, #12
 8008e8a:	af00      	add	r7, sp, #0
 8008e8c:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
 8008e8e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8008e92:	689b      	ldr	r3, [r3, #8]
 8008e94:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8008e98:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8008e9c:	687b      	ldr	r3, [r7, #4]
 8008e9e:	4313      	orrs	r3, r2
 8008ea0:	608b      	str	r3, [r1, #8]
}
 8008ea2:	bf00      	nop
 8008ea4:	370c      	adds	r7, #12
 8008ea6:	46bd      	mov	sp, r7
 8008ea8:	bc80      	pop	{r7}
 8008eaa:	4770      	bx	lr

08008eac <LL_RCC_SetAPB2Prescaler>:
{
 8008eac:	b480      	push	{r7}
 8008eae:	b083      	sub	sp, #12
 8008eb0:	af00      	add	r7, sp, #0
 8008eb2:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
 8008eb4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8008eb8:	689b      	ldr	r3, [r3, #8]
 8008eba:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8008ebe:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8008ec2:	687b      	ldr	r3, [r7, #4]
 8008ec4:	4313      	orrs	r3, r2
 8008ec6:	608b      	str	r3, [r1, #8]
}
 8008ec8:	bf00      	nop
 8008eca:	370c      	adds	r7, #12
 8008ecc:	46bd      	mov	sp, r7
 8008ece:	bc80      	pop	{r7}
 8008ed0:	4770      	bx	lr

08008ed2 <LL_RCC_GetAHBPrescaler>:
{
 8008ed2:	b480      	push	{r7}
 8008ed4:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 8008ed6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8008eda:	689b      	ldr	r3, [r3, #8]
 8008edc:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 8008ee0:	4618      	mov	r0, r3
 8008ee2:	46bd      	mov	sp, r7
 8008ee4:	bc80      	pop	{r7}
 8008ee6:	4770      	bx	lr

08008ee8 <LL_RCC_GetAHB3Prescaler>:
{
 8008ee8:	b480      	push	{r7}
 8008eea:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE) << 4);
 8008eec:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8008ef0:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 8008ef4:	011b      	lsls	r3, r3, #4
 8008ef6:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 8008efa:	4618      	mov	r0, r3
 8008efc:	46bd      	mov	sp, r7
 8008efe:	bc80      	pop	{r7}
 8008f00:	4770      	bx	lr

08008f02 <LL_RCC_GetAPB1Prescaler>:
{
 8008f02:	b480      	push	{r7}
 8008f04:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
 8008f06:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8008f0a:	689b      	ldr	r3, [r3, #8]
 8008f0c:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
}
 8008f10:	4618      	mov	r0, r3
 8008f12:	46bd      	mov	sp, r7
 8008f14:	bc80      	pop	{r7}
 8008f16:	4770      	bx	lr

08008f18 <LL_RCC_GetAPB2Prescaler>:
{
 8008f18:	b480      	push	{r7}
 8008f1a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
 8008f1c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8008f20:	689b      	ldr	r3, [r3, #8]
 8008f22:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
}
 8008f26:	4618      	mov	r0, r3
 8008f28:	46bd      	mov	sp, r7
 8008f2a:	bc80      	pop	{r7}
 8008f2c:	4770      	bx	lr

08008f2e <LL_RCC_PLL_Enable>:
  * @brief  Enable PLL
  * @rmtoll CR           PLLON         LL_RCC_PLL_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Enable(void)
{
 8008f2e:	b480      	push	{r7}
 8008f30:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLON);
 8008f32:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8008f36:	681b      	ldr	r3, [r3, #0]
 8008f38:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8008f3c:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8008f40:	6013      	str	r3, [r2, #0]
}
 8008f42:	bf00      	nop
 8008f44:	46bd      	mov	sp, r7
 8008f46:	bc80      	pop	{r7}
 8008f48:	4770      	bx	lr

08008f4a <LL_RCC_PLL_Disable>:
  * @note Cannot be disabled if the PLL clock is used as the system clock
  * @rmtoll CR           PLLON         LL_RCC_PLL_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Disable(void)
{
 8008f4a:	b480      	push	{r7}
 8008f4c:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_PLLON);
 8008f4e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8008f52:	681b      	ldr	r3, [r3, #0]
 8008f54:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8008f58:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8008f5c:	6013      	str	r3, [r2, #0]
}
 8008f5e:	bf00      	nop
 8008f60:	46bd      	mov	sp, r7
 8008f62:	bc80      	pop	{r7}
 8008f64:	4770      	bx	lr

08008f66 <LL_RCC_PLL_IsReady>:
  * @brief  Check if PLL Ready
  * @rmtoll CR           PLLRDY        LL_RCC_PLL_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_IsReady(void)
{
 8008f66:	b480      	push	{r7}
 8008f68:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLRDY) == (RCC_CR_PLLRDY)) ? 1UL : 0UL);
 8008f6a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8008f6e:	681b      	ldr	r3, [r3, #0]
 8008f70:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008f74:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8008f78:	d101      	bne.n	8008f7e <LL_RCC_PLL_IsReady+0x18>
 8008f7a:	2301      	movs	r3, #1
 8008f7c:	e000      	b.n	8008f80 <LL_RCC_PLL_IsReady+0x1a>
 8008f7e:	2300      	movs	r3, #0
}
 8008f80:	4618      	mov	r0, r3
 8008f82:	46bd      	mov	sp, r7
 8008f84:	bc80      	pop	{r7}
 8008f86:	4770      	bx	lr

08008f88 <LL_RCC_PLL_GetN>:
  * @brief  Get Main PLL multiplication factor for VCO
  * @rmtoll PLLCFGR      PLLN          LL_RCC_PLL_GetN
  * @retval Between 6 and 127
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetN(void)
{
 8008f88:	b480      	push	{r7}
 8008f8a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 8008f8c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8008f90:	68db      	ldr	r3, [r3, #12]
 8008f92:	0a1b      	lsrs	r3, r3, #8
 8008f94:	f003 037f 	and.w	r3, r3, #127	; 0x7f
}
 8008f98:	4618      	mov	r0, r3
 8008f9a:	46bd      	mov	sp, r7
 8008f9c:	bc80      	pop	{r7}
 8008f9e:	4770      	bx	lr

08008fa0 <LL_RCC_PLL_GetR>:
  *         @arg @ref LL_RCC_PLLR_DIV_6
  *         @arg @ref LL_RCC_PLLR_DIV_7
  *         @arg @ref LL_RCC_PLLR_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetR(void)
{
 8008fa0:	b480      	push	{r7}
 8008fa2:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR));
 8008fa4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8008fa8:	68db      	ldr	r3, [r3, #12]
 8008faa:	f003 4360 	and.w	r3, r3, #3758096384	; 0xe0000000
}
 8008fae:	4618      	mov	r0, r3
 8008fb0:	46bd      	mov	sp, r7
 8008fb2:	bc80      	pop	{r7}
 8008fb4:	4770      	bx	lr

08008fb6 <LL_RCC_PLL_GetDivider>:
  *         @arg @ref LL_RCC_PLLM_DIV_6
  *         @arg @ref LL_RCC_PLLM_DIV_7
  *         @arg @ref LL_RCC_PLLM_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetDivider(void)
{
 8008fb6:	b480      	push	{r7}
 8008fb8:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
 8008fba:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8008fbe:	68db      	ldr	r3, [r3, #12]
 8008fc0:	f003 0370 	and.w	r3, r3, #112	; 0x70
}
 8008fc4:	4618      	mov	r0, r3
 8008fc6:	46bd      	mov	sp, r7
 8008fc8:	bc80      	pop	{r7}
 8008fca:	4770      	bx	lr

08008fcc <LL_RCC_PLL_GetMainSource>:
  *         @arg @ref LL_RCC_PLLSOURCE_MSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSE
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void)
{
 8008fcc:	b480      	push	{r7}
 8008fce:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 8008fd0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8008fd4:	68db      	ldr	r3, [r3, #12]
 8008fd6:	f003 0303 	and.w	r3, r3, #3
}
 8008fda:	4618      	mov	r0, r3
 8008fdc:	46bd      	mov	sp, r7
 8008fde:	bc80      	pop	{r7}
 8008fe0:	4770      	bx	lr

08008fe2 <LL_RCC_IsActiveFlag_HPRE>:
  * @brief  Check if HCLK1 prescaler flag value has been applied or not
  * @rmtoll CFGR         HPREF       LL_RCC_IsActiveFlag_HPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_HPRE(void)
{
 8008fe2:	b480      	push	{r7}
 8008fe4:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_HPREF) == (RCC_CFGR_HPREF)) ? 1UL : 0UL);
 8008fe6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8008fea:	689b      	ldr	r3, [r3, #8]
 8008fec:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8008ff0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008ff4:	d101      	bne.n	8008ffa <LL_RCC_IsActiveFlag_HPRE+0x18>
 8008ff6:	2301      	movs	r3, #1
 8008ff8:	e000      	b.n	8008ffc <LL_RCC_IsActiveFlag_HPRE+0x1a>
 8008ffa:	2300      	movs	r3, #0
}
 8008ffc:	4618      	mov	r0, r3
 8008ffe:	46bd      	mov	sp, r7
 8009000:	bc80      	pop	{r7}
 8009002:	4770      	bx	lr

08009004 <LL_RCC_IsActiveFlag_SHDHPRE>:
  * @brief  Check if HCLK3 prescaler flag value has been applied or not
  * @rmtoll EXTCFGR         SHDHPREF       LL_RCC_IsActiveFlag_SHDHPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_SHDHPRE(void)
{
 8009004:	b480      	push	{r7}
 8009006:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPREF) == (RCC_EXTCFGR_SHDHPREF)) ? 1UL : 0UL);
 8009008:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800900c:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 8009010:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8009014:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8009018:	d101      	bne.n	800901e <LL_RCC_IsActiveFlag_SHDHPRE+0x1a>
 800901a:	2301      	movs	r3, #1
 800901c:	e000      	b.n	8009020 <LL_RCC_IsActiveFlag_SHDHPRE+0x1c>
 800901e:	2300      	movs	r3, #0
}
 8009020:	4618      	mov	r0, r3
 8009022:	46bd      	mov	sp, r7
 8009024:	bc80      	pop	{r7}
 8009026:	4770      	bx	lr

08009028 <LL_RCC_IsActiveFlag_PPRE1>:
  * @brief  Check if PLCK1 prescaler flag value has been applied or not
  * @rmtoll CFGR         PPRE1F       LL_RCC_IsActiveFlag_PPRE1
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PPRE1(void)
{
 8009028:	b480      	push	{r7}
 800902a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1F) == (RCC_CFGR_PPRE1F)) ? 1UL : 0UL);
 800902c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8009030:	689b      	ldr	r3, [r3, #8]
 8009032:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009036:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800903a:	d101      	bne.n	8009040 <LL_RCC_IsActiveFlag_PPRE1+0x18>
 800903c:	2301      	movs	r3, #1
 800903e:	e000      	b.n	8009042 <LL_RCC_IsActiveFlag_PPRE1+0x1a>
 8009040:	2300      	movs	r3, #0
}
 8009042:	4618      	mov	r0, r3
 8009044:	46bd      	mov	sp, r7
 8009046:	bc80      	pop	{r7}
 8009048:	4770      	bx	lr

0800904a <LL_RCC_IsActiveFlag_PPRE2>:
  * @brief  Check if PLCK2 prescaler flag value has been applied or not
  * @rmtoll CFGR         PPRE2F       LL_RCC_IsActiveFlag_PPRE2
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PPRE2(void)
{
 800904a:	b480      	push	{r7}
 800904c:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2F) == (RCC_CFGR_PPRE2F)) ? 1UL : 0UL);
 800904e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8009052:	689b      	ldr	r3, [r3, #8]
 8009054:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8009058:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800905c:	d101      	bne.n	8009062 <LL_RCC_IsActiveFlag_PPRE2+0x18>
 800905e:	2301      	movs	r3, #1
 8009060:	e000      	b.n	8009064 <LL_RCC_IsActiveFlag_PPRE2+0x1a>
 8009062:	2300      	movs	r3, #0
}
 8009064:	4618      	mov	r0, r3
 8009066:	46bd      	mov	sp, r7
 8009068:	bc80      	pop	{r7}
 800906a:	4770      	bx	lr

0800906c <HAL_RCC_OscConfig>:
  *         contains the configuration information for the RCC Oscillators.
  * @note   The PLL is not disabled when used as system clock.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800906c:	b580      	push	{r7, lr}
 800906e:	b088      	sub	sp, #32
 8009070:	af00      	add	r7, sp, #0
 8009072:	6078      	str	r0, [r7, #4]
  uint32_t sysclk_source;
  uint32_t pll_config;
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8009074:	687b      	ldr	r3, [r7, #4]
 8009076:	2b00      	cmp	r3, #0
 8009078:	d101      	bne.n	800907e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800907a:	2301      	movs	r3, #1
 800907c:	e36f      	b.n	800975e <HAL_RCC_OscConfig+0x6f2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800907e:	f7ff fece 	bl	8008e1e <LL_RCC_GetSysClkSource>
 8009082:	61f8      	str	r0, [r7, #28]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8009084:	f7ff ffa2 	bl	8008fcc <LL_RCC_PLL_GetMainSource>
 8009088:	61b8      	str	r0, [r7, #24]

  /*----------------------------- MSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 800908a:	687b      	ldr	r3, [r7, #4]
 800908c:	681b      	ldr	r3, [r3, #0]
 800908e:	f003 0320 	and.w	r3, r3, #32
 8009092:	2b00      	cmp	r3, #0
 8009094:	f000 80c4 	beq.w	8009220 <HAL_RCC_OscConfig+0x1b4>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSI_CALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* When the MSI is used as system clock it will not be disabled */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 8009098:	69fb      	ldr	r3, [r7, #28]
 800909a:	2b00      	cmp	r3, #0
 800909c:	d005      	beq.n	80090aa <HAL_RCC_OscConfig+0x3e>
 800909e:	69fb      	ldr	r3, [r7, #28]
 80090a0:	2b0c      	cmp	r3, #12
 80090a2:	d176      	bne.n	8009192 <HAL_RCC_OscConfig+0x126>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_MSI)))
 80090a4:	69bb      	ldr	r3, [r7, #24]
 80090a6:	2b01      	cmp	r3, #1
 80090a8:	d173      	bne.n	8009192 <HAL_RCC_OscConfig+0x126>
    {
      if (RCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 80090aa:	687b      	ldr	r3, [r7, #4]
 80090ac:	6a1b      	ldr	r3, [r3, #32]
 80090ae:	2b00      	cmp	r3, #0
 80090b0:	d101      	bne.n	80090b6 <HAL_RCC_OscConfig+0x4a>
      {
        return HAL_ERROR;
 80090b2:	2301      	movs	r3, #1
 80090b4:	e353      	b.n	800975e <HAL_RCC_OscConfig+0x6f2>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the AHB3 clock
           and the supply voltage of the device. */
        if (RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 80090b6:	687b      	ldr	r3, [r7, #4]
 80090b8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80090ba:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80090be:	681b      	ldr	r3, [r3, #0]
 80090c0:	f003 0308 	and.w	r3, r3, #8
 80090c4:	2b00      	cmp	r3, #0
 80090c6:	d005      	beq.n	80090d4 <HAL_RCC_OscConfig+0x68>
 80090c8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80090cc:	681b      	ldr	r3, [r3, #0]
 80090ce:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80090d2:	e006      	b.n	80090e2 <HAL_RCC_OscConfig+0x76>
 80090d4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80090d8:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80090dc:	091b      	lsrs	r3, r3, #4
 80090de:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80090e2:	4293      	cmp	r3, r2
 80090e4:	d222      	bcs.n	800912c <HAL_RCC_OscConfig+0xc0>
        {
          /* First increase number of wait states update if necessary */
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80090e6:	687b      	ldr	r3, [r7, #4]
 80090e8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80090ea:	4618      	mov	r0, r3
 80090ec:	f000 fd3c 	bl	8009b68 <RCC_SetFlashLatencyFromMSIRange>
 80090f0:	4603      	mov	r3, r0
 80090f2:	2b00      	cmp	r3, #0
 80090f4:	d001      	beq.n	80090fa <HAL_RCC_OscConfig+0x8e>
          {
            return HAL_ERROR;
 80090f6:	2301      	movs	r3, #1
 80090f8:	e331      	b.n	800975e <HAL_RCC_OscConfig+0x6f2>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80090fa:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80090fe:	681b      	ldr	r3, [r3, #0]
 8009100:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8009104:	f043 0308 	orr.w	r3, r3, #8
 8009108:	6013      	str	r3, [r2, #0]
 800910a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800910e:	681b      	ldr	r3, [r3, #0]
 8009110:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8009114:	687b      	ldr	r3, [r7, #4]
 8009116:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009118:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800911c:	4313      	orrs	r3, r2
 800911e:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8009120:	687b      	ldr	r3, [r7, #4]
 8009122:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009124:	4618      	mov	r0, r3
 8009126:	f7ff fe53 	bl	8008dd0 <LL_RCC_MSI_SetCalibTrimming>
 800912a:	e021      	b.n	8009170 <HAL_RCC_OscConfig+0x104>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range. */
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800912c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8009130:	681b      	ldr	r3, [r3, #0]
 8009132:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8009136:	f043 0308 	orr.w	r3, r3, #8
 800913a:	6013      	str	r3, [r2, #0]
 800913c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8009140:	681b      	ldr	r3, [r3, #0]
 8009142:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8009146:	687b      	ldr	r3, [r7, #4]
 8009148:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800914a:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800914e:	4313      	orrs	r3, r2
 8009150:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8009152:	687b      	ldr	r3, [r7, #4]
 8009154:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009156:	4618      	mov	r0, r3
 8009158:	f7ff fe3a 	bl	8008dd0 <LL_RCC_MSI_SetCalibTrimming>

          /* Decrease number of wait states update if necessary */
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800915c:	687b      	ldr	r3, [r7, #4]
 800915e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009160:	4618      	mov	r0, r3
 8009162:	f000 fd01 	bl	8009b68 <RCC_SetFlashLatencyFromMSIRange>
 8009166:	4603      	mov	r3, r0
 8009168:	2b00      	cmp	r3, #0
 800916a:	d001      	beq.n	8009170 <HAL_RCC_OscConfig+0x104>
          {
            return HAL_ERROR;
 800916c:	2301      	movs	r3, #1
 800916e:	e2f6      	b.n	800975e <HAL_RCC_OscConfig+0x6f2>
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetHCLKFreq();
 8009170:	f000 fcc2 	bl	8009af8 <HAL_RCC_GetHCLKFreq>
 8009174:	4603      	mov	r3, r0
 8009176:	4aa7      	ldr	r2, [pc, #668]	; (8009414 <HAL_RCC_OscConfig+0x3a8>)
 8009178:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings */
        status = HAL_InitTick(uwTickPrio);
 800917a:	4ba7      	ldr	r3, [pc, #668]	; (8009418 <HAL_RCC_OscConfig+0x3ac>)
 800917c:	681b      	ldr	r3, [r3, #0]
 800917e:	4618      	mov	r0, r3
 8009180:	f7f9 fb6c 	bl	800285c <HAL_InitTick>
 8009184:	4603      	mov	r3, r0
 8009186:	74fb      	strb	r3, [r7, #19]
        if (status != HAL_OK)
 8009188:	7cfb      	ldrb	r3, [r7, #19]
 800918a:	2b00      	cmp	r3, #0
 800918c:	d047      	beq.n	800921e <HAL_RCC_OscConfig+0x1b2>
        {
          return status;
 800918e:	7cfb      	ldrb	r3, [r7, #19]
 8009190:	e2e5      	b.n	800975e <HAL_RCC_OscConfig+0x6f2>
      }
    }
    else
    {
      /* Check the MSI State */
      if (RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8009192:	687b      	ldr	r3, [r7, #4]
 8009194:	6a1b      	ldr	r3, [r3, #32]
 8009196:	2b00      	cmp	r3, #0
 8009198:	d02c      	beq.n	80091f4 <HAL_RCC_OscConfig+0x188>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 800919a:	f7ff fdc6 	bl	8008d2a <LL_RCC_MSI_Enable>

        /* Get timeout */
        tickstart = HAL_GetTick();
 800919e:	f7f9 fb67 	bl	8002870 <HAL_GetTick>
 80091a2:	6178      	str	r0, [r7, #20]

        /* Wait till MSI is ready */
        while (LL_RCC_MSI_IsReady() == 0U)
 80091a4:	e008      	b.n	80091b8 <HAL_RCC_OscConfig+0x14c>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80091a6:	f7f9 fb63 	bl	8002870 <HAL_GetTick>
 80091aa:	4602      	mov	r2, r0
 80091ac:	697b      	ldr	r3, [r7, #20]
 80091ae:	1ad3      	subs	r3, r2, r3
 80091b0:	2b02      	cmp	r3, #2
 80091b2:	d901      	bls.n	80091b8 <HAL_RCC_OscConfig+0x14c>
          {
            return HAL_TIMEOUT;
 80091b4:	2303      	movs	r3, #3
 80091b6:	e2d2      	b.n	800975e <HAL_RCC_OscConfig+0x6f2>
        while (LL_RCC_MSI_IsReady() == 0U)
 80091b8:	f7ff fdd3 	bl	8008d62 <LL_RCC_MSI_IsReady>
 80091bc:	4603      	mov	r3, r0
 80091be:	2b00      	cmp	r3, #0
 80091c0:	d0f1      	beq.n	80091a6 <HAL_RCC_OscConfig+0x13a>
          }
        }

        /* Selects the Multiple Speed oscillator (MSI) clock range. */
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80091c2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80091c6:	681b      	ldr	r3, [r3, #0]
 80091c8:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80091cc:	f043 0308 	orr.w	r3, r3, #8
 80091d0:	6013      	str	r3, [r2, #0]
 80091d2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80091d6:	681b      	ldr	r3, [r3, #0]
 80091d8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80091dc:	687b      	ldr	r3, [r7, #4]
 80091de:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80091e0:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80091e4:	4313      	orrs	r3, r2
 80091e6:	600b      	str	r3, [r1, #0]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value. */
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80091e8:	687b      	ldr	r3, [r7, #4]
 80091ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80091ec:	4618      	mov	r0, r3
 80091ee:	f7ff fdef 	bl	8008dd0 <LL_RCC_MSI_SetCalibTrimming>
 80091f2:	e015      	b.n	8009220 <HAL_RCC_OscConfig+0x1b4>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80091f4:	f7ff fda7 	bl	8008d46 <LL_RCC_MSI_Disable>

        /* Get timeout */
        tickstart = HAL_GetTick();
 80091f8:	f7f9 fb3a 	bl	8002870 <HAL_GetTick>
 80091fc:	6178      	str	r0, [r7, #20]

        /* Wait till MSI is disabled */
        while (LL_RCC_MSI_IsReady() != 0U)
 80091fe:	e008      	b.n	8009212 <HAL_RCC_OscConfig+0x1a6>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8009200:	f7f9 fb36 	bl	8002870 <HAL_GetTick>
 8009204:	4602      	mov	r2, r0
 8009206:	697b      	ldr	r3, [r7, #20]
 8009208:	1ad3      	subs	r3, r2, r3
 800920a:	2b02      	cmp	r3, #2
 800920c:	d901      	bls.n	8009212 <HAL_RCC_OscConfig+0x1a6>
          {
            return HAL_TIMEOUT;
 800920e:	2303      	movs	r3, #3
 8009210:	e2a5      	b.n	800975e <HAL_RCC_OscConfig+0x6f2>
        while (LL_RCC_MSI_IsReady() != 0U)
 8009212:	f7ff fda6 	bl	8008d62 <LL_RCC_MSI_IsReady>
 8009216:	4603      	mov	r3, r0
 8009218:	2b00      	cmp	r3, #0
 800921a:	d1f1      	bne.n	8009200 <HAL_RCC_OscConfig+0x194>
 800921c:	e000      	b.n	8009220 <HAL_RCC_OscConfig+0x1b4>
      if (RCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 800921e:	bf00      	nop
      }
    }
  }

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8009220:	687b      	ldr	r3, [r7, #4]
 8009222:	681b      	ldr	r3, [r3, #0]
 8009224:	f003 0301 	and.w	r3, r3, #1
 8009228:	2b00      	cmp	r3, #0
 800922a:	d058      	beq.n	80092de <HAL_RCC_OscConfig+0x272>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 800922c:	69fb      	ldr	r3, [r7, #28]
 800922e:	2b08      	cmp	r3, #8
 8009230:	d005      	beq.n	800923e <HAL_RCC_OscConfig+0x1d2>
 8009232:	69fb      	ldr	r3, [r7, #28]
 8009234:	2b0c      	cmp	r3, #12
 8009236:	d108      	bne.n	800924a <HAL_RCC_OscConfig+0x1de>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 8009238:	69bb      	ldr	r3, [r7, #24]
 800923a:	2b03      	cmp	r3, #3
 800923c:	d105      	bne.n	800924a <HAL_RCC_OscConfig+0x1de>
    {
      if (RCC_OscInitStruct->HSEState == RCC_HSE_OFF)
 800923e:	687b      	ldr	r3, [r7, #4]
 8009240:	685b      	ldr	r3, [r3, #4]
 8009242:	2b00      	cmp	r3, #0
 8009244:	d14b      	bne.n	80092de <HAL_RCC_OscConfig+0x272>
      {
        return HAL_ERROR;
 8009246:	2301      	movs	r3, #1
 8009248:	e289      	b.n	800975e <HAL_RCC_OscConfig+0x6f2>
      /* Set the new HSE configuration ---------------------------------------*/
      /* Check HSE division factor */
      assert_param(IS_RCC_HSEDIV(RCC_OscInitStruct->HSEDiv));

      /* Set HSE division factor */
      MODIFY_REG(RCC->CR, RCC_CR_HSEPRE, RCC_OscInitStruct->HSEDiv);
 800924a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800924e:	681b      	ldr	r3, [r3, #0]
 8009250:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8009254:	687b      	ldr	r3, [r7, #4]
 8009256:	689b      	ldr	r3, [r3, #8]
 8009258:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800925c:	4313      	orrs	r3, r2
 800925e:	600b      	str	r3, [r1, #0]

      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8009260:	687b      	ldr	r3, [r7, #4]
 8009262:	685b      	ldr	r3, [r3, #4]
 8009264:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8009268:	d102      	bne.n	8009270 <HAL_RCC_OscConfig+0x204>
 800926a:	f7ff fcae 	bl	8008bca <LL_RCC_HSE_Enable>
 800926e:	e00d      	b.n	800928c <HAL_RCC_OscConfig+0x220>
 8009270:	687b      	ldr	r3, [r7, #4]
 8009272:	685b      	ldr	r3, [r3, #4]
 8009274:	f5b3 1f04 	cmp.w	r3, #2162688	; 0x210000
 8009278:	d104      	bne.n	8009284 <HAL_RCC_OscConfig+0x218>
 800927a:	f7ff fc79 	bl	8008b70 <LL_RCC_HSE_EnableTcxo>
 800927e:	f7ff fca4 	bl	8008bca <LL_RCC_HSE_Enable>
 8009282:	e003      	b.n	800928c <HAL_RCC_OscConfig+0x220>
 8009284:	f7ff fcaf 	bl	8008be6 <LL_RCC_HSE_Disable>
 8009288:	f7ff fc80 	bl	8008b8c <LL_RCC_HSE_DisableTcxo>

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800928c:	687b      	ldr	r3, [r7, #4]
 800928e:	685b      	ldr	r3, [r3, #4]
 8009290:	2b00      	cmp	r3, #0
 8009292:	d012      	beq.n	80092ba <HAL_RCC_OscConfig+0x24e>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8009294:	f7f9 faec 	bl	8002870 <HAL_GetTick>
 8009298:	6178      	str	r0, [r7, #20]

        /* Wait till HSE is ready */
        while (LL_RCC_HSE_IsReady() == 0U)
 800929a:	e008      	b.n	80092ae <HAL_RCC_OscConfig+0x242>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800929c:	f7f9 fae8 	bl	8002870 <HAL_GetTick>
 80092a0:	4602      	mov	r2, r0
 80092a2:	697b      	ldr	r3, [r7, #20]
 80092a4:	1ad3      	subs	r3, r2, r3
 80092a6:	2b64      	cmp	r3, #100	; 0x64
 80092a8:	d901      	bls.n	80092ae <HAL_RCC_OscConfig+0x242>
          {
            return HAL_TIMEOUT;
 80092aa:	2303      	movs	r3, #3
 80092ac:	e257      	b.n	800975e <HAL_RCC_OscConfig+0x6f2>
        while (LL_RCC_HSE_IsReady() == 0U)
 80092ae:	f7ff fca8 	bl	8008c02 <LL_RCC_HSE_IsReady>
 80092b2:	4603      	mov	r3, r0
 80092b4:	2b00      	cmp	r3, #0
 80092b6:	d0f1      	beq.n	800929c <HAL_RCC_OscConfig+0x230>
 80092b8:	e011      	b.n	80092de <HAL_RCC_OscConfig+0x272>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80092ba:	f7f9 fad9 	bl	8002870 <HAL_GetTick>
 80092be:	6178      	str	r0, [r7, #20]

        /* Wait till HSE is disabled */
        while (LL_RCC_HSE_IsReady() != 0U)
 80092c0:	e008      	b.n	80092d4 <HAL_RCC_OscConfig+0x268>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80092c2:	f7f9 fad5 	bl	8002870 <HAL_GetTick>
 80092c6:	4602      	mov	r2, r0
 80092c8:	697b      	ldr	r3, [r7, #20]
 80092ca:	1ad3      	subs	r3, r2, r3
 80092cc:	2b64      	cmp	r3, #100	; 0x64
 80092ce:	d901      	bls.n	80092d4 <HAL_RCC_OscConfig+0x268>
          {
            return HAL_TIMEOUT;
 80092d0:	2303      	movs	r3, #3
 80092d2:	e244      	b.n	800975e <HAL_RCC_OscConfig+0x6f2>
        while (LL_RCC_HSE_IsReady() != 0U)
 80092d4:	f7ff fc95 	bl	8008c02 <LL_RCC_HSE_IsReady>
 80092d8:	4603      	mov	r3, r0
 80092da:	2b00      	cmp	r3, #0
 80092dc:	d1f1      	bne.n	80092c2 <HAL_RCC_OscConfig+0x256>
      }
    }
  }

  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80092de:	687b      	ldr	r3, [r7, #4]
 80092e0:	681b      	ldr	r3, [r3, #0]
 80092e2:	f003 0302 	and.w	r3, r3, #2
 80092e6:	2b00      	cmp	r3, #0
 80092e8:	d046      	beq.n	8009378 <HAL_RCC_OscConfig+0x30c>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 80092ea:	69fb      	ldr	r3, [r7, #28]
 80092ec:	2b04      	cmp	r3, #4
 80092ee:	d005      	beq.n	80092fc <HAL_RCC_OscConfig+0x290>
 80092f0:	69fb      	ldr	r3, [r7, #28]
 80092f2:	2b0c      	cmp	r3, #12
 80092f4:	d10e      	bne.n	8009314 <HAL_RCC_OscConfig+0x2a8>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 80092f6:	69bb      	ldr	r3, [r7, #24]
 80092f8:	2b02      	cmp	r3, #2
 80092fa:	d10b      	bne.n	8009314 <HAL_RCC_OscConfig+0x2a8>
    {
      /* When HSI is used as system clock it will not be disabled */
      if (RCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 80092fc:	687b      	ldr	r3, [r7, #4]
 80092fe:	691b      	ldr	r3, [r3, #16]
 8009300:	2b00      	cmp	r3, #0
 8009302:	d101      	bne.n	8009308 <HAL_RCC_OscConfig+0x29c>
      {
        return HAL_ERROR;
 8009304:	2301      	movs	r3, #1
 8009306:	e22a      	b.n	800975e <HAL_RCC_OscConfig+0x6f2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8009308:	687b      	ldr	r3, [r7, #4]
 800930a:	695b      	ldr	r3, [r3, #20]
 800930c:	4618      	mov	r0, r3
 800930e:	f7ff fcb6 	bl	8008c7e <LL_RCC_HSI_SetCalibTrimming>
      if (RCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 8009312:	e031      	b.n	8009378 <HAL_RCC_OscConfig+0x30c>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8009314:	687b      	ldr	r3, [r7, #4]
 8009316:	691b      	ldr	r3, [r3, #16]
 8009318:	2b00      	cmp	r3, #0
 800931a:	d019      	beq.n	8009350 <HAL_RCC_OscConfig+0x2e4>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800931c:	f7ff fc82 	bl	8008c24 <LL_RCC_HSI_Enable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009320:	f7f9 faa6 	bl	8002870 <HAL_GetTick>
 8009324:	6178      	str	r0, [r7, #20]

        /* Wait till HSI is ready */
        while (LL_RCC_HSI_IsReady() == 0U)
 8009326:	e008      	b.n	800933a <HAL_RCC_OscConfig+0x2ce>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8009328:	f7f9 faa2 	bl	8002870 <HAL_GetTick>
 800932c:	4602      	mov	r2, r0
 800932e:	697b      	ldr	r3, [r7, #20]
 8009330:	1ad3      	subs	r3, r2, r3
 8009332:	2b02      	cmp	r3, #2
 8009334:	d901      	bls.n	800933a <HAL_RCC_OscConfig+0x2ce>
          {
            return HAL_TIMEOUT;
 8009336:	2303      	movs	r3, #3
 8009338:	e211      	b.n	800975e <HAL_RCC_OscConfig+0x6f2>
        while (LL_RCC_HSI_IsReady() == 0U)
 800933a:	f7ff fc8f 	bl	8008c5c <LL_RCC_HSI_IsReady>
 800933e:	4603      	mov	r3, r0
 8009340:	2b00      	cmp	r3, #0
 8009342:	d0f1      	beq.n	8009328 <HAL_RCC_OscConfig+0x2bc>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8009344:	687b      	ldr	r3, [r7, #4]
 8009346:	695b      	ldr	r3, [r3, #20]
 8009348:	4618      	mov	r0, r3
 800934a:	f7ff fc98 	bl	8008c7e <LL_RCC_HSI_SetCalibTrimming>
 800934e:	e013      	b.n	8009378 <HAL_RCC_OscConfig+0x30c>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8009350:	f7ff fc76 	bl	8008c40 <LL_RCC_HSI_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009354:	f7f9 fa8c 	bl	8002870 <HAL_GetTick>
 8009358:	6178      	str	r0, [r7, #20]

        /* Wait till HSI is disabled */
        while (LL_RCC_HSI_IsReady() != 0U)
 800935a:	e008      	b.n	800936e <HAL_RCC_OscConfig+0x302>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800935c:	f7f9 fa88 	bl	8002870 <HAL_GetTick>
 8009360:	4602      	mov	r2, r0
 8009362:	697b      	ldr	r3, [r7, #20]
 8009364:	1ad3      	subs	r3, r2, r3
 8009366:	2b02      	cmp	r3, #2
 8009368:	d901      	bls.n	800936e <HAL_RCC_OscConfig+0x302>
          {
            return HAL_TIMEOUT;
 800936a:	2303      	movs	r3, #3
 800936c:	e1f7      	b.n	800975e <HAL_RCC_OscConfig+0x6f2>
        while (LL_RCC_HSI_IsReady() != 0U)
 800936e:	f7ff fc75 	bl	8008c5c <LL_RCC_HSI_IsReady>
 8009372:	4603      	mov	r3, r0
 8009374:	2b00      	cmp	r3, #0
 8009376:	d1f1      	bne.n	800935c <HAL_RCC_OscConfig+0x2f0>
      }
    }
  }

  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8009378:	687b      	ldr	r3, [r7, #4]
 800937a:	681b      	ldr	r3, [r3, #0]
 800937c:	f003 0308 	and.w	r3, r3, #8
 8009380:	2b00      	cmp	r3, #0
 8009382:	d06e      	beq.n	8009462 <HAL_RCC_OscConfig+0x3f6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8009384:	687b      	ldr	r3, [r7, #4]
 8009386:	699b      	ldr	r3, [r3, #24]
 8009388:	2b00      	cmp	r3, #0
 800938a:	d056      	beq.n	800943a <HAL_RCC_OscConfig+0x3ce>
    {
      uint32_t csr_temp = RCC->CSR;
 800938c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8009390:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8009394:	60fb      	str	r3, [r7, #12]

      /* Check LSI division factor */
      assert_param(IS_RCC_LSIDIV(RCC_OscInitStruct->LSIDiv));

      if (RCC_OscInitStruct->LSIDiv != (csr_temp & RCC_CSR_LSIPRE))
 8009396:	687b      	ldr	r3, [r7, #4]
 8009398:	69da      	ldr	r2, [r3, #28]
 800939a:	68fb      	ldr	r3, [r7, #12]
 800939c:	f003 0310 	and.w	r3, r3, #16
 80093a0:	429a      	cmp	r2, r3
 80093a2:	d031      	beq.n	8009408 <HAL_RCC_OscConfig+0x39c>
      {
        if (((csr_temp & RCC_CSR_LSIRDY) == RCC_CSR_LSIRDY) && \
 80093a4:	68fb      	ldr	r3, [r7, #12]
 80093a6:	f003 0302 	and.w	r3, r3, #2
 80093aa:	2b00      	cmp	r3, #0
 80093ac:	d006      	beq.n	80093bc <HAL_RCC_OscConfig+0x350>
            ((csr_temp & RCC_CSR_LSION) != RCC_CSR_LSION))
 80093ae:	68fb      	ldr	r3, [r7, #12]
 80093b0:	f003 0301 	and.w	r3, r3, #1
        if (((csr_temp & RCC_CSR_LSIRDY) == RCC_CSR_LSIRDY) && \
 80093b4:	2b00      	cmp	r3, #0
 80093b6:	d101      	bne.n	80093bc <HAL_RCC_OscConfig+0x350>
        {
          /* If LSIRDY is set while LSION is not enabled,
             LSIPRE can't be updated */
          return HAL_ERROR;
 80093b8:	2301      	movs	r3, #1
 80093ba:	e1d0      	b.n	800975e <HAL_RCC_OscConfig+0x6f2>
        }

        /* Turn off LSI before changing RCC_CSR_LSIPRE */
        if ((csr_temp & RCC_CSR_LSION) == RCC_CSR_LSION)
 80093bc:	68fb      	ldr	r3, [r7, #12]
 80093be:	f003 0301 	and.w	r3, r3, #1
 80093c2:	2b00      	cmp	r3, #0
 80093c4:	d013      	beq.n	80093ee <HAL_RCC_OscConfig+0x382>
        {
          __HAL_RCC_LSI_DISABLE();
 80093c6:	f7ff fc8f 	bl	8008ce8 <LL_RCC_LSI_Disable>

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80093ca:	f7f9 fa51 	bl	8002870 <HAL_GetTick>
 80093ce:	6178      	str	r0, [r7, #20]

          /* Wait till LSI is disabled */
          while (LL_RCC_LSI_IsReady() != 0U)
 80093d0:	e008      	b.n	80093e4 <HAL_RCC_OscConfig+0x378>
          {
            if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80093d2:	f7f9 fa4d 	bl	8002870 <HAL_GetTick>
 80093d6:	4602      	mov	r2, r0
 80093d8:	697b      	ldr	r3, [r7, #20]
 80093da:	1ad3      	subs	r3, r2, r3
 80093dc:	2b11      	cmp	r3, #17
 80093de:	d901      	bls.n	80093e4 <HAL_RCC_OscConfig+0x378>
            {
              return HAL_TIMEOUT;
 80093e0:	2303      	movs	r3, #3
 80093e2:	e1bc      	b.n	800975e <HAL_RCC_OscConfig+0x6f2>
          while (LL_RCC_LSI_IsReady() != 0U)
 80093e4:	f7ff fc90 	bl	8008d08 <LL_RCC_LSI_IsReady>
 80093e8:	4603      	mov	r3, r0
 80093ea:	2b00      	cmp	r3, #0
 80093ec:	d1f1      	bne.n	80093d2 <HAL_RCC_OscConfig+0x366>
            }
          }
        }

        /* Set LSI division factor */
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPRE, RCC_OscInitStruct->LSIDiv);
 80093ee:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80093f2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80093f6:	f023 0210 	bic.w	r2, r3, #16
 80093fa:	687b      	ldr	r3, [r7, #4]
 80093fc:	69db      	ldr	r3, [r3, #28]
 80093fe:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8009402:	4313      	orrs	r3, r2
 8009404:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
      }

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8009408:	f7ff fc5e 	bl	8008cc8 <LL_RCC_LSI_Enable>

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800940c:	f7f9 fa30 	bl	8002870 <HAL_GetTick>
 8009410:	6178      	str	r0, [r7, #20]

      /* Wait till LSI is ready */
      while (LL_RCC_LSI_IsReady() == 0U)
 8009412:	e00c      	b.n	800942e <HAL_RCC_OscConfig+0x3c2>
 8009414:	20000000 	.word	0x20000000
 8009418:	20000004 	.word	0x20000004
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800941c:	f7f9 fa28 	bl	8002870 <HAL_GetTick>
 8009420:	4602      	mov	r2, r0
 8009422:	697b      	ldr	r3, [r7, #20]
 8009424:	1ad3      	subs	r3, r2, r3
 8009426:	2b11      	cmp	r3, #17
 8009428:	d901      	bls.n	800942e <HAL_RCC_OscConfig+0x3c2>
        {
          return HAL_TIMEOUT;
 800942a:	2303      	movs	r3, #3
 800942c:	e197      	b.n	800975e <HAL_RCC_OscConfig+0x6f2>
      while (LL_RCC_LSI_IsReady() == 0U)
 800942e:	f7ff fc6b 	bl	8008d08 <LL_RCC_LSI_IsReady>
 8009432:	4603      	mov	r3, r0
 8009434:	2b00      	cmp	r3, #0
 8009436:	d0f1      	beq.n	800941c <HAL_RCC_OscConfig+0x3b0>
 8009438:	e013      	b.n	8009462 <HAL_RCC_OscConfig+0x3f6>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800943a:	f7ff fc55 	bl	8008ce8 <LL_RCC_LSI_Disable>

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800943e:	f7f9 fa17 	bl	8002870 <HAL_GetTick>
 8009442:	6178      	str	r0, [r7, #20]

      /* Wait till LSI is disabled */
      while (LL_RCC_LSI_IsReady() != 0U)
 8009444:	e008      	b.n	8009458 <HAL_RCC_OscConfig+0x3ec>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8009446:	f7f9 fa13 	bl	8002870 <HAL_GetTick>
 800944a:	4602      	mov	r2, r0
 800944c:	697b      	ldr	r3, [r7, #20]
 800944e:	1ad3      	subs	r3, r2, r3
 8009450:	2b11      	cmp	r3, #17
 8009452:	d901      	bls.n	8009458 <HAL_RCC_OscConfig+0x3ec>
        {
          return HAL_TIMEOUT;
 8009454:	2303      	movs	r3, #3
 8009456:	e182      	b.n	800975e <HAL_RCC_OscConfig+0x6f2>
      while (LL_RCC_LSI_IsReady() != 0U)
 8009458:	f7ff fc56 	bl	8008d08 <LL_RCC_LSI_IsReady>
 800945c:	4603      	mov	r3, r0
 800945e:	2b00      	cmp	r3, #0
 8009460:	d1f1      	bne.n	8009446 <HAL_RCC_OscConfig+0x3da>
      }
    }
  }

  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8009462:	687b      	ldr	r3, [r7, #4]
 8009464:	681b      	ldr	r3, [r3, #0]
 8009466:	f003 0304 	and.w	r3, r3, #4
 800946a:	2b00      	cmp	r3, #0
 800946c:	f000 80d8 	beq.w	8009620 <HAL_RCC_OscConfig+0x5b4>
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */

    if (LL_PWR_IsEnabledBkUpAccess() == 0U)
 8009470:	f7ff fb6c 	bl	8008b4c <LL_PWR_IsEnabledBkUpAccess>
 8009474:	4603      	mov	r3, r0
 8009476:	2b00      	cmp	r3, #0
 8009478:	d113      	bne.n	80094a2 <HAL_RCC_OscConfig+0x436>
    {
      /* Enable write access to Backup domain */
      HAL_PWR_EnableBkUpAccess();
 800947a:	f7ff faab 	bl	80089d4 <HAL_PWR_EnableBkUpAccess>

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800947e:	f7f9 f9f7 	bl	8002870 <HAL_GetTick>
 8009482:	6178      	str	r0, [r7, #20]

      while (LL_PWR_IsEnabledBkUpAccess() == 0U)
 8009484:	e008      	b.n	8009498 <HAL_RCC_OscConfig+0x42c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8009486:	f7f9 f9f3 	bl	8002870 <HAL_GetTick>
 800948a:	4602      	mov	r2, r0
 800948c:	697b      	ldr	r3, [r7, #20]
 800948e:	1ad3      	subs	r3, r2, r3
 8009490:	2b02      	cmp	r3, #2
 8009492:	d901      	bls.n	8009498 <HAL_RCC_OscConfig+0x42c>
        {
          return HAL_TIMEOUT;
 8009494:	2303      	movs	r3, #3
 8009496:	e162      	b.n	800975e <HAL_RCC_OscConfig+0x6f2>
      while (LL_PWR_IsEnabledBkUpAccess() == 0U)
 8009498:	f7ff fb58 	bl	8008b4c <LL_PWR_IsEnabledBkUpAccess>
 800949c:	4603      	mov	r3, r0
 800949e:	2b00      	cmp	r3, #0
 80094a0:	d0f1      	beq.n	8009486 <HAL_RCC_OscConfig+0x41a>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80094a2:	687b      	ldr	r3, [r7, #4]
 80094a4:	68db      	ldr	r3, [r3, #12]
 80094a6:	2b00      	cmp	r3, #0
 80094a8:	d07b      	beq.n	80095a2 <HAL_RCC_OscConfig+0x536>
    {
      /* Enable LSE bypasss (if requested) */
      if ((RCC_OscInitStruct->LSEState == RCC_LSE_BYPASS)
 80094aa:	687b      	ldr	r3, [r7, #4]
 80094ac:	68db      	ldr	r3, [r3, #12]
 80094ae:	2b85      	cmp	r3, #133	; 0x85
 80094b0:	d003      	beq.n	80094ba <HAL_RCC_OscConfig+0x44e>
          || (RCC_OscInitStruct->LSEState == RCC_LSE_BYPASS_RTC_ONLY))
 80094b2:	687b      	ldr	r3, [r7, #4]
 80094b4:	68db      	ldr	r3, [r3, #12]
 80094b6:	2b05      	cmp	r3, #5
 80094b8:	d109      	bne.n	80094ce <HAL_RCC_OscConfig+0x462>
      {
        /* LSE oscillator bypass enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 80094ba:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80094be:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80094c2:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80094c6:	f043 0304 	orr.w	r3, r3, #4
 80094ca:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80094ce:	f7f9 f9cf 	bl	8002870 <HAL_GetTick>
 80094d2:	6178      	str	r0, [r7, #20]

      /* LSE oscillator enable */
      SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 80094d4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80094d8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80094dc:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80094e0:	f043 0301 	orr.w	r3, r3, #1
 80094e4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

      /* Wait till LSE is ready */
      while (LL_RCC_LSE_IsReady() == 0U)
 80094e8:	e00a      	b.n	8009500 <HAL_RCC_OscConfig+0x494>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80094ea:	f7f9 f9c1 	bl	8002870 <HAL_GetTick>
 80094ee:	4602      	mov	r2, r0
 80094f0:	697b      	ldr	r3, [r7, #20]
 80094f2:	1ad3      	subs	r3, r2, r3
 80094f4:	f241 3288 	movw	r2, #5000	; 0x1388
 80094f8:	4293      	cmp	r3, r2
 80094fa:	d901      	bls.n	8009500 <HAL_RCC_OscConfig+0x494>
        {
          return HAL_TIMEOUT;
 80094fc:	2303      	movs	r3, #3
 80094fe:	e12e      	b.n	800975e <HAL_RCC_OscConfig+0x6f2>
      while (LL_RCC_LSE_IsReady() == 0U)
 8009500:	f7ff fbd1 	bl	8008ca6 <LL_RCC_LSE_IsReady>
 8009504:	4603      	mov	r3, r0
 8009506:	2b00      	cmp	r3, #0
 8009508:	d0ef      	beq.n	80094ea <HAL_RCC_OscConfig+0x47e>
        }
      }

      /* Enable LSE system clock (if requested) */
      if ((RCC_OscInitStruct->LSEState == RCC_LSE_ON)
 800950a:	687b      	ldr	r3, [r7, #4]
 800950c:	68db      	ldr	r3, [r3, #12]
 800950e:	2b81      	cmp	r3, #129	; 0x81
 8009510:	d003      	beq.n	800951a <HAL_RCC_OscConfig+0x4ae>
          || (RCC_OscInitStruct->LSEState == RCC_LSE_BYPASS))
 8009512:	687b      	ldr	r3, [r7, #4]
 8009514:	68db      	ldr	r3, [r3, #12]
 8009516:	2b85      	cmp	r3, #133	; 0x85
 8009518:	d121      	bne.n	800955e <HAL_RCC_OscConfig+0x4f2>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800951a:	f7f9 f9a9 	bl	8002870 <HAL_GetTick>
 800951e:	6178      	str	r0, [r7, #20]

        SET_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 8009520:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8009524:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8009528:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800952c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009530:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

        /* Wait till LSESYS is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 8009534:	e00a      	b.n	800954c <HAL_RCC_OscConfig+0x4e0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8009536:	f7f9 f99b 	bl	8002870 <HAL_GetTick>
 800953a:	4602      	mov	r2, r0
 800953c:	697b      	ldr	r3, [r7, #20]
 800953e:	1ad3      	subs	r3, r2, r3
 8009540:	f241 3288 	movw	r2, #5000	; 0x1388
 8009544:	4293      	cmp	r3, r2
 8009546:	d901      	bls.n	800954c <HAL_RCC_OscConfig+0x4e0>
          {
            return HAL_TIMEOUT;
 8009548:	2303      	movs	r3, #3
 800954a:	e108      	b.n	800975e <HAL_RCC_OscConfig+0x6f2>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 800954c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8009550:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8009554:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8009558:	2b00      	cmp	r3, #0
 800955a:	d0ec      	beq.n	8009536 <HAL_RCC_OscConfig+0x4ca>
      if ((RCC_OscInitStruct->LSEState == RCC_LSE_ON)
 800955c:	e060      	b.n	8009620 <HAL_RCC_OscConfig+0x5b4>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800955e:	f7f9 f987 	bl	8002870 <HAL_GetTick>
 8009562:	6178      	str	r0, [r7, #20]

        CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 8009564:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8009568:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800956c:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8009570:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8009574:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

        /* Wait till LSESYSRDY is cleared */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8009578:	e00a      	b.n	8009590 <HAL_RCC_OscConfig+0x524>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800957a:	f7f9 f979 	bl	8002870 <HAL_GetTick>
 800957e:	4602      	mov	r2, r0
 8009580:	697b      	ldr	r3, [r7, #20]
 8009582:	1ad3      	subs	r3, r2, r3
 8009584:	f241 3288 	movw	r2, #5000	; 0x1388
 8009588:	4293      	cmp	r3, r2
 800958a:	d901      	bls.n	8009590 <HAL_RCC_OscConfig+0x524>
          {
            return HAL_TIMEOUT;
 800958c:	2303      	movs	r3, #3
 800958e:	e0e6      	b.n	800975e <HAL_RCC_OscConfig+0x6f2>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8009590:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8009594:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8009598:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800959c:	2b00      	cmp	r3, #0
 800959e:	d1ec      	bne.n	800957a <HAL_RCC_OscConfig+0x50e>
 80095a0:	e03e      	b.n	8009620 <HAL_RCC_OscConfig+0x5b4>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80095a2:	f7f9 f965 	bl	8002870 <HAL_GetTick>
 80095a6:	6178      	str	r0, [r7, #20]

      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 80095a8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80095ac:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80095b0:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80095b4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80095b8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

      /* Wait till LSESYSRDY is cleared */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 80095bc:	e00a      	b.n	80095d4 <HAL_RCC_OscConfig+0x568>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80095be:	f7f9 f957 	bl	8002870 <HAL_GetTick>
 80095c2:	4602      	mov	r2, r0
 80095c4:	697b      	ldr	r3, [r7, #20]
 80095c6:	1ad3      	subs	r3, r2, r3
 80095c8:	f241 3288 	movw	r2, #5000	; 0x1388
 80095cc:	4293      	cmp	r3, r2
 80095ce:	d901      	bls.n	80095d4 <HAL_RCC_OscConfig+0x568>
        {
          return HAL_TIMEOUT;
 80095d0:	2303      	movs	r3, #3
 80095d2:	e0c4      	b.n	800975e <HAL_RCC_OscConfig+0x6f2>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 80095d4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80095d8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80095dc:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80095e0:	2b00      	cmp	r3, #0
 80095e2:	d1ec      	bne.n	80095be <HAL_RCC_OscConfig+0x552>
        }
      }

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80095e4:	f7f9 f944 	bl	8002870 <HAL_GetTick>
 80095e8:	6178      	str	r0, [r7, #20]

      /* LSE oscillator disable */
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 80095ea:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80095ee:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80095f2:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80095f6:	f023 0301 	bic.w	r3, r3, #1
 80095fa:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

      /* Wait till LSE is disabled */
      while (LL_RCC_LSE_IsReady() != 0U)
 80095fe:	e00a      	b.n	8009616 <HAL_RCC_OscConfig+0x5aa>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8009600:	f7f9 f936 	bl	8002870 <HAL_GetTick>
 8009604:	4602      	mov	r2, r0
 8009606:	697b      	ldr	r3, [r7, #20]
 8009608:	1ad3      	subs	r3, r2, r3
 800960a:	f241 3288 	movw	r2, #5000	; 0x1388
 800960e:	4293      	cmp	r3, r2
 8009610:	d901      	bls.n	8009616 <HAL_RCC_OscConfig+0x5aa>
        {
          return HAL_TIMEOUT;
 8009612:	2303      	movs	r3, #3
 8009614:	e0a3      	b.n	800975e <HAL_RCC_OscConfig+0x6f2>
      while (LL_RCC_LSE_IsReady() != 0U)
 8009616:	f7ff fb46 	bl	8008ca6 <LL_RCC_LSE_IsReady>
 800961a:	4603      	mov	r3, r0
 800961c:	2b00      	cmp	r3, #0
 800961e:	d1ef      	bne.n	8009600 <HAL_RCC_OscConfig+0x594>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8009620:	687b      	ldr	r3, [r7, #4]
 8009622:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009624:	2b00      	cmp	r3, #0
 8009626:	f000 8099 	beq.w	800975c <HAL_RCC_OscConfig+0x6f0>
  {
    /* Check if the PLL is used as system clock or not */
    if (sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800962a:	69fb      	ldr	r3, [r7, #28]
 800962c:	2b0c      	cmp	r3, #12
 800962e:	d06c      	beq.n	800970a <HAL_RCC_OscConfig+0x69e>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8009630:	687b      	ldr	r3, [r7, #4]
 8009632:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009634:	2b02      	cmp	r3, #2
 8009636:	d14b      	bne.n	80096d0 <HAL_RCC_OscConfig+0x664>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8009638:	f7ff fc87 	bl	8008f4a <LL_RCC_PLL_Disable>

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800963c:	f7f9 f918 	bl	8002870 <HAL_GetTick>
 8009640:	6178      	str	r0, [r7, #20]

        /* Wait till PLL is ready */
        while (LL_RCC_PLL_IsReady() != 0U)
 8009642:	e008      	b.n	8009656 <HAL_RCC_OscConfig+0x5ea>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8009644:	f7f9 f914 	bl	8002870 <HAL_GetTick>
 8009648:	4602      	mov	r2, r0
 800964a:	697b      	ldr	r3, [r7, #20]
 800964c:	1ad3      	subs	r3, r2, r3
 800964e:	2b0a      	cmp	r3, #10
 8009650:	d901      	bls.n	8009656 <HAL_RCC_OscConfig+0x5ea>
          {
            return HAL_TIMEOUT;
 8009652:	2303      	movs	r3, #3
 8009654:	e083      	b.n	800975e <HAL_RCC_OscConfig+0x6f2>
        while (LL_RCC_PLL_IsReady() != 0U)
 8009656:	f7ff fc86 	bl	8008f66 <LL_RCC_PLL_IsReady>
 800965a:	4603      	mov	r3, r0
 800965c:	2b00      	cmp	r3, #0
 800965e:	d1f1      	bne.n	8009644 <HAL_RCC_OscConfig+0x5d8>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8009660:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8009664:	68da      	ldr	r2, [r3, #12]
 8009666:	4b40      	ldr	r3, [pc, #256]	; (8009768 <HAL_RCC_OscConfig+0x6fc>)
 8009668:	4013      	ands	r3, r2
 800966a:	687a      	ldr	r2, [r7, #4]
 800966c:	6b11      	ldr	r1, [r2, #48]	; 0x30
 800966e:	687a      	ldr	r2, [r7, #4]
 8009670:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8009672:	4311      	orrs	r1, r2
 8009674:	687a      	ldr	r2, [r7, #4]
 8009676:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8009678:	0212      	lsls	r2, r2, #8
 800967a:	4311      	orrs	r1, r2
 800967c:	687a      	ldr	r2, [r7, #4]
 800967e:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8009680:	4311      	orrs	r1, r2
 8009682:	687a      	ldr	r2, [r7, #4]
 8009684:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8009686:	4311      	orrs	r1, r2
 8009688:	687a      	ldr	r2, [r7, #4]
 800968a:	6c52      	ldr	r2, [r2, #68]	; 0x44
 800968c:	430a      	orrs	r2, r1
 800968e:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8009692:	4313      	orrs	r3, r2
 8009694:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8009696:	f7ff fc4a 	bl	8008f2e <LL_RCC_PLL_Enable>

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800969a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800969e:	68db      	ldr	r3, [r3, #12]
 80096a0:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80096a4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80096a8:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80096aa:	f7f9 f8e1 	bl	8002870 <HAL_GetTick>
 80096ae:	6178      	str	r0, [r7, #20]

        /* Wait till PLL is ready */
        while (LL_RCC_PLL_IsReady() == 0U)
 80096b0:	e008      	b.n	80096c4 <HAL_RCC_OscConfig+0x658>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80096b2:	f7f9 f8dd 	bl	8002870 <HAL_GetTick>
 80096b6:	4602      	mov	r2, r0
 80096b8:	697b      	ldr	r3, [r7, #20]
 80096ba:	1ad3      	subs	r3, r2, r3
 80096bc:	2b0a      	cmp	r3, #10
 80096be:	d901      	bls.n	80096c4 <HAL_RCC_OscConfig+0x658>
          {
            return HAL_TIMEOUT;
 80096c0:	2303      	movs	r3, #3
 80096c2:	e04c      	b.n	800975e <HAL_RCC_OscConfig+0x6f2>
        while (LL_RCC_PLL_IsReady() == 0U)
 80096c4:	f7ff fc4f 	bl	8008f66 <LL_RCC_PLL_IsReady>
 80096c8:	4603      	mov	r3, r0
 80096ca:	2b00      	cmp	r3, #0
 80096cc:	d0f1      	beq.n	80096b2 <HAL_RCC_OscConfig+0x646>
 80096ce:	e045      	b.n	800975c <HAL_RCC_OscConfig+0x6f0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80096d0:	f7ff fc3b 	bl	8008f4a <LL_RCC_PLL_Disable>

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80096d4:	f7f9 f8cc 	bl	8002870 <HAL_GetTick>
 80096d8:	6178      	str	r0, [r7, #20]

        /* Wait till PLL is disabled */
        while (LL_RCC_PLL_IsReady() != 0U)
 80096da:	e008      	b.n	80096ee <HAL_RCC_OscConfig+0x682>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80096dc:	f7f9 f8c8 	bl	8002870 <HAL_GetTick>
 80096e0:	4602      	mov	r2, r0
 80096e2:	697b      	ldr	r3, [r7, #20]
 80096e4:	1ad3      	subs	r3, r2, r3
 80096e6:	2b0a      	cmp	r3, #10
 80096e8:	d901      	bls.n	80096ee <HAL_RCC_OscConfig+0x682>
          {
            return HAL_TIMEOUT;
 80096ea:	2303      	movs	r3, #3
 80096ec:	e037      	b.n	800975e <HAL_RCC_OscConfig+0x6f2>
        while (LL_RCC_PLL_IsReady() != 0U)
 80096ee:	f7ff fc3a 	bl	8008f66 <LL_RCC_PLL_IsReady>
 80096f2:	4603      	mov	r3, r0
 80096f4:	2b00      	cmp	r3, #0
 80096f6:	d1f1      	bne.n	80096dc <HAL_RCC_OscConfig+0x670>
          }
        }

        /* Disable the PLL source and outputs to save power when PLL is off */
        CLEAR_BIT(RCC->PLLCFGR, (RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN));
 80096f8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80096fc:	68da      	ldr	r2, [r3, #12]
 80096fe:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8009702:	4b1a      	ldr	r3, [pc, #104]	; (800976c <HAL_RCC_OscConfig+0x700>)
 8009704:	4013      	ands	r3, r2
 8009706:	60cb      	str	r3, [r1, #12]
 8009708:	e028      	b.n	800975c <HAL_RCC_OscConfig+0x6f0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800970a:	687b      	ldr	r3, [r7, #4]
 800970c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800970e:	2b01      	cmp	r3, #1
 8009710:	d101      	bne.n	8009716 <HAL_RCC_OscConfig+0x6aa>
      {
        return HAL_ERROR;
 8009712:	2301      	movs	r3, #1
 8009714:	e023      	b.n	800975e <HAL_RCC_OscConfig+0x6f2>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8009716:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800971a:	68db      	ldr	r3, [r3, #12]
 800971c:	61bb      	str	r3, [r7, #24]
        if ((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource)
 800971e:	69bb      	ldr	r3, [r7, #24]
 8009720:	f003 0203 	and.w	r2, r3, #3
 8009724:	687b      	ldr	r3, [r7, #4]
 8009726:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009728:	429a      	cmp	r2, r3
 800972a:	d115      	bne.n	8009758 <HAL_RCC_OscConfig+0x6ec>
            || (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)   != RCC_OscInitStruct->PLL.PLLM)
 800972c:	69bb      	ldr	r3, [r7, #24]
 800972e:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8009732:	687b      	ldr	r3, [r7, #4]
 8009734:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009736:	429a      	cmp	r2, r3
 8009738:	d10e      	bne.n	8009758 <HAL_RCC_OscConfig+0x6ec>
            || (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)   != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos))
 800973a:	69bb      	ldr	r3, [r7, #24]
 800973c:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8009740:	687b      	ldr	r3, [r7, #4]
 8009742:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009744:	021b      	lsls	r3, r3, #8
 8009746:	429a      	cmp	r2, r3
 8009748:	d106      	bne.n	8009758 <HAL_RCC_OscConfig+0x6ec>
            || (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)   != RCC_OscInitStruct->PLL.PLLR))
 800974a:	69bb      	ldr	r3, [r7, #24]
 800974c:	f003 4260 	and.w	r2, r3, #3758096384	; 0xe0000000
 8009750:	687b      	ldr	r3, [r7, #4]
 8009752:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8009754:	429a      	cmp	r2, r3
 8009756:	d001      	beq.n	800975c <HAL_RCC_OscConfig+0x6f0>
        {
          return HAL_ERROR;
 8009758:	2301      	movs	r3, #1
 800975a:	e000      	b.n	800975e <HAL_RCC_OscConfig+0x6f2>
        }
      }
    }
  }
  return HAL_OK;
 800975c:	2300      	movs	r3, #0
}
 800975e:	4618      	mov	r0, r3
 8009760:	3720      	adds	r7, #32
 8009762:	46bd      	mov	sp, r7
 8009764:	bd80      	pop	{r7, pc}
 8009766:	bf00      	nop
 8009768:	11c1808c 	.word	0x11c1808c
 800976c:	eefefffc 	.word	0xeefefffc

08009770 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK1 not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8009770:	b580      	push	{r7, lr}
 8009772:	b084      	sub	sp, #16
 8009774:	af00      	add	r7, sp, #0
 8009776:	6078      	str	r0, [r7, #4]
 8009778:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800977a:	687b      	ldr	r3, [r7, #4]
 800977c:	2b00      	cmp	r3, #0
 800977e:	d101      	bne.n	8009784 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8009780:	2301      	movs	r3, #1
 8009782:	e10f      	b.n	80099a4 <HAL_RCC_ClockConfig+0x234>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK3) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8009784:	4b89      	ldr	r3, [pc, #548]	; (80099ac <HAL_RCC_ClockConfig+0x23c>)
 8009786:	681b      	ldr	r3, [r3, #0]
 8009788:	f003 0307 	and.w	r3, r3, #7
 800978c:	683a      	ldr	r2, [r7, #0]
 800978e:	429a      	cmp	r2, r3
 8009790:	d91b      	bls.n	80097ca <HAL_RCC_ClockConfig+0x5a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8009792:	4b86      	ldr	r3, [pc, #536]	; (80099ac <HAL_RCC_ClockConfig+0x23c>)
 8009794:	681b      	ldr	r3, [r3, #0]
 8009796:	f023 0207 	bic.w	r2, r3, #7
 800979a:	4984      	ldr	r1, [pc, #528]	; (80099ac <HAL_RCC_ClockConfig+0x23c>)
 800979c:	683b      	ldr	r3, [r7, #0]
 800979e:	4313      	orrs	r3, r2
 80097a0:	600b      	str	r3, [r1, #0]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80097a2:	f7f9 f865 	bl	8002870 <HAL_GetTick>
 80097a6:	60f8      	str	r0, [r7, #12]

    /* Check that the new number of wait states is taken into account to access the Flash
       memory by reading the FLASH_ACR register */
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80097a8:	e008      	b.n	80097bc <HAL_RCC_ClockConfig+0x4c>
    {
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 80097aa:	f7f9 f861 	bl	8002870 <HAL_GetTick>
 80097ae:	4602      	mov	r2, r0
 80097b0:	68fb      	ldr	r3, [r7, #12]
 80097b2:	1ad3      	subs	r3, r2, r3
 80097b4:	2b02      	cmp	r3, #2
 80097b6:	d901      	bls.n	80097bc <HAL_RCC_ClockConfig+0x4c>
      {
        return HAL_TIMEOUT;
 80097b8:	2303      	movs	r3, #3
 80097ba:	e0f3      	b.n	80099a4 <HAL_RCC_ClockConfig+0x234>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80097bc:	4b7b      	ldr	r3, [pc, #492]	; (80099ac <HAL_RCC_ClockConfig+0x23c>)
 80097be:	681b      	ldr	r3, [r3, #0]
 80097c0:	f003 0307 	and.w	r3, r3, #7
 80097c4:	683a      	ldr	r2, [r7, #0]
 80097c6:	429a      	cmp	r2, r3
 80097c8:	d1ef      	bne.n	80097aa <HAL_RCC_ClockConfig+0x3a>
      }
    }
  }

  /*-------------------------- HCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80097ca:	687b      	ldr	r3, [r7, #4]
 80097cc:	681b      	ldr	r3, [r3, #0]
 80097ce:	f003 0302 	and.w	r3, r3, #2
 80097d2:	2b00      	cmp	r3, #0
 80097d4:	d016      	beq.n	8009804 <HAL_RCC_ClockConfig+0x94>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLKDivider));
    LL_RCC_SetAHBPrescaler(RCC_ClkInitStruct->AHBCLKDivider);
 80097d6:	687b      	ldr	r3, [r7, #4]
 80097d8:	689b      	ldr	r3, [r3, #8]
 80097da:	4618      	mov	r0, r3
 80097dc:	f7ff fb2a 	bl	8008e34 <LL_RCC_SetAHBPrescaler>

    /* HCLK1 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 80097e0:	f7f9 f846 	bl	8002870 <HAL_GetTick>
 80097e4:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_HPRE() == 0U)
 80097e6:	e008      	b.n	80097fa <HAL_RCC_ClockConfig+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 80097e8:	f7f9 f842 	bl	8002870 <HAL_GetTick>
 80097ec:	4602      	mov	r2, r0
 80097ee:	68fb      	ldr	r3, [r7, #12]
 80097f0:	1ad3      	subs	r3, r2, r3
 80097f2:	2b02      	cmp	r3, #2
 80097f4:	d901      	bls.n	80097fa <HAL_RCC_ClockConfig+0x8a>
      {
        return HAL_TIMEOUT;
 80097f6:	2303      	movs	r3, #3
 80097f8:	e0d4      	b.n	80099a4 <HAL_RCC_ClockConfig+0x234>
    while (LL_RCC_IsActiveFlag_HPRE() == 0U)
 80097fa:	f7ff fbf2 	bl	8008fe2 <LL_RCC_IsActiveFlag_HPRE>
 80097fe:	4603      	mov	r3, r0
 8009800:	2b00      	cmp	r3, #0
 8009802:	d0f1      	beq.n	80097e8 <HAL_RCC_ClockConfig+0x78>
    }
  }
#endif /* DUAL_CORE */

  /*-------------------------- HCLK3 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK3) == RCC_CLOCKTYPE_HCLK3)
 8009804:	687b      	ldr	r3, [r7, #4]
 8009806:	681b      	ldr	r3, [r3, #0]
 8009808:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800980c:	2b00      	cmp	r3, #0
 800980e:	d016      	beq.n	800983e <HAL_RCC_ClockConfig+0xce>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLK3Divider));
    LL_RCC_SetAHB3Prescaler(RCC_ClkInitStruct->AHBCLK3Divider);
 8009810:	687b      	ldr	r3, [r7, #4]
 8009812:	695b      	ldr	r3, [r3, #20]
 8009814:	4618      	mov	r0, r3
 8009816:	f7ff fb20 	bl	8008e5a <LL_RCC_SetAHB3Prescaler>

    /* AHB shared prescaler flag when value applied */
    tickstart = HAL_GetTick();
 800981a:	f7f9 f829 	bl	8002870 <HAL_GetTick>
 800981e:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_SHDHPRE() == 0U)
 8009820:	e008      	b.n	8009834 <HAL_RCC_ClockConfig+0xc4>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8009822:	f7f9 f825 	bl	8002870 <HAL_GetTick>
 8009826:	4602      	mov	r2, r0
 8009828:	68fb      	ldr	r3, [r7, #12]
 800982a:	1ad3      	subs	r3, r2, r3
 800982c:	2b02      	cmp	r3, #2
 800982e:	d901      	bls.n	8009834 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_TIMEOUT;
 8009830:	2303      	movs	r3, #3
 8009832:	e0b7      	b.n	80099a4 <HAL_RCC_ClockConfig+0x234>
    while (LL_RCC_IsActiveFlag_SHDHPRE() == 0U)
 8009834:	f7ff fbe6 	bl	8009004 <LL_RCC_IsActiveFlag_SHDHPRE>
 8009838:	4603      	mov	r3, r0
 800983a:	2b00      	cmp	r3, #0
 800983c:	d0f1      	beq.n	8009822 <HAL_RCC_ClockConfig+0xb2>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800983e:	687b      	ldr	r3, [r7, #4]
 8009840:	681b      	ldr	r3, [r3, #0]
 8009842:	f003 0304 	and.w	r3, r3, #4
 8009846:	2b00      	cmp	r3, #0
 8009848:	d016      	beq.n	8009878 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_PCLKx(RCC_ClkInitStruct->APB1CLKDivider));
    LL_RCC_SetAPB1Prescaler(RCC_ClkInitStruct->APB1CLKDivider);
 800984a:	687b      	ldr	r3, [r7, #4]
 800984c:	68db      	ldr	r3, [r3, #12]
 800984e:	4618      	mov	r0, r3
 8009850:	f7ff fb19 	bl	8008e86 <LL_RCC_SetAPB1Prescaler>

    /* APB1 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8009854:	f7f9 f80c 	bl	8002870 <HAL_GetTick>
 8009858:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_PPRE1() == 0U)
 800985a:	e008      	b.n	800986e <HAL_RCC_ClockConfig+0xfe>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 800985c:	f7f9 f808 	bl	8002870 <HAL_GetTick>
 8009860:	4602      	mov	r2, r0
 8009862:	68fb      	ldr	r3, [r7, #12]
 8009864:	1ad3      	subs	r3, r2, r3
 8009866:	2b02      	cmp	r3, #2
 8009868:	d901      	bls.n	800986e <HAL_RCC_ClockConfig+0xfe>
      {
        return HAL_TIMEOUT;
 800986a:	2303      	movs	r3, #3
 800986c:	e09a      	b.n	80099a4 <HAL_RCC_ClockConfig+0x234>
    while (LL_RCC_IsActiveFlag_PPRE1() == 0U)
 800986e:	f7ff fbdb 	bl	8009028 <LL_RCC_IsActiveFlag_PPRE1>
 8009872:	4603      	mov	r3, r0
 8009874:	2b00      	cmp	r3, #0
 8009876:	d0f1      	beq.n	800985c <HAL_RCC_ClockConfig+0xec>
      }
    }
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8009878:	687b      	ldr	r3, [r7, #4]
 800987a:	681b      	ldr	r3, [r3, #0]
 800987c:	f003 0308 	and.w	r3, r3, #8
 8009880:	2b00      	cmp	r3, #0
 8009882:	d017      	beq.n	80098b4 <HAL_RCC_ClockConfig+0x144>
  {
    assert_param(IS_RCC_PCLKx(RCC_ClkInitStruct->APB2CLKDivider));
    LL_RCC_SetAPB2Prescaler((RCC_ClkInitStruct->APB2CLKDivider) << 3U);
 8009884:	687b      	ldr	r3, [r7, #4]
 8009886:	691b      	ldr	r3, [r3, #16]
 8009888:	00db      	lsls	r3, r3, #3
 800988a:	4618      	mov	r0, r3
 800988c:	f7ff fb0e 	bl	8008eac <LL_RCC_SetAPB2Prescaler>

    /* APB2 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8009890:	f7f8 ffee 	bl	8002870 <HAL_GetTick>
 8009894:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_PPRE2() == 0U)
 8009896:	e008      	b.n	80098aa <HAL_RCC_ClockConfig+0x13a>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8009898:	f7f8 ffea 	bl	8002870 <HAL_GetTick>
 800989c:	4602      	mov	r2, r0
 800989e:	68fb      	ldr	r3, [r7, #12]
 80098a0:	1ad3      	subs	r3, r2, r3
 80098a2:	2b02      	cmp	r3, #2
 80098a4:	d901      	bls.n	80098aa <HAL_RCC_ClockConfig+0x13a>
      {
        return HAL_TIMEOUT;
 80098a6:	2303      	movs	r3, #3
 80098a8:	e07c      	b.n	80099a4 <HAL_RCC_ClockConfig+0x234>
    while (LL_RCC_IsActiveFlag_PPRE2() == 0U)
 80098aa:	f7ff fbce 	bl	800904a <LL_RCC_IsActiveFlag_PPRE2>
 80098ae:	4603      	mov	r3, r0
 80098b0:	2b00      	cmp	r3, #0
 80098b2:	d0f1      	beq.n	8009898 <HAL_RCC_ClockConfig+0x128>
      }
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80098b4:	687b      	ldr	r3, [r7, #4]
 80098b6:	681b      	ldr	r3, [r3, #0]
 80098b8:	f003 0301 	and.w	r3, r3, #1
 80098bc:	2b00      	cmp	r3, #0
 80098be:	d043      	beq.n	8009948 <HAL_RCC_ClockConfig+0x1d8>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80098c0:	687b      	ldr	r3, [r7, #4]
 80098c2:	685b      	ldr	r3, [r3, #4]
 80098c4:	2b02      	cmp	r3, #2
 80098c6:	d106      	bne.n	80098d6 <HAL_RCC_ClockConfig+0x166>
    {
      /* Check the HSE ready flag */
      if (LL_RCC_HSE_IsReady() == 0U)
 80098c8:	f7ff f99b 	bl	8008c02 <LL_RCC_HSE_IsReady>
 80098cc:	4603      	mov	r3, r0
 80098ce:	2b00      	cmp	r3, #0
 80098d0:	d11e      	bne.n	8009910 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 80098d2:	2301      	movs	r3, #1
 80098d4:	e066      	b.n	80099a4 <HAL_RCC_ClockConfig+0x234>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80098d6:	687b      	ldr	r3, [r7, #4]
 80098d8:	685b      	ldr	r3, [r3, #4]
 80098da:	2b03      	cmp	r3, #3
 80098dc:	d106      	bne.n	80098ec <HAL_RCC_ClockConfig+0x17c>
    {
      /* Check the PLL ready flag */
      if (LL_RCC_PLL_IsReady() == 0U)
 80098de:	f7ff fb42 	bl	8008f66 <LL_RCC_PLL_IsReady>
 80098e2:	4603      	mov	r3, r0
 80098e4:	2b00      	cmp	r3, #0
 80098e6:	d113      	bne.n	8009910 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 80098e8:	2301      	movs	r3, #1
 80098ea:	e05b      	b.n	80099a4 <HAL_RCC_ClockConfig+0x234>
      }
    }
    /* MSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80098ec:	687b      	ldr	r3, [r7, #4]
 80098ee:	685b      	ldr	r3, [r3, #4]
 80098f0:	2b00      	cmp	r3, #0
 80098f2:	d106      	bne.n	8009902 <HAL_RCC_ClockConfig+0x192>
    {
      /* Check the MSI ready flag */
      if (LL_RCC_MSI_IsReady() == 0U)
 80098f4:	f7ff fa35 	bl	8008d62 <LL_RCC_MSI_IsReady>
 80098f8:	4603      	mov	r3, r0
 80098fa:	2b00      	cmp	r3, #0
 80098fc:	d108      	bne.n	8009910 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 80098fe:	2301      	movs	r3, #1
 8009900:	e050      	b.n	80099a4 <HAL_RCC_ClockConfig+0x234>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (LL_RCC_HSI_IsReady() == 0U)
 8009902:	f7ff f9ab 	bl	8008c5c <LL_RCC_HSI_IsReady>
 8009906:	4603      	mov	r3, r0
 8009908:	2b00      	cmp	r3, #0
 800990a:	d101      	bne.n	8009910 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800990c:	2301      	movs	r3, #1
 800990e:	e049      	b.n	80099a4 <HAL_RCC_ClockConfig+0x234>
      }

    }

    /* apply system clock switch */
    LL_RCC_SetSysClkSource(RCC_ClkInitStruct->SYSCLKSource);
 8009910:	687b      	ldr	r3, [r7, #4]
 8009912:	685b      	ldr	r3, [r3, #4]
 8009914:	4618      	mov	r0, r3
 8009916:	f7ff fa6f 	bl	8008df8 <LL_RCC_SetSysClkSource>

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800991a:	f7f8 ffa9 	bl	8002870 <HAL_GetTick>
 800991e:	60f8      	str	r0, [r7, #12]

    /* check system clock source switch status */
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8009920:	e00a      	b.n	8009938 <HAL_RCC_ClockConfig+0x1c8>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8009922:	f7f8 ffa5 	bl	8002870 <HAL_GetTick>
 8009926:	4602      	mov	r2, r0
 8009928:	68fb      	ldr	r3, [r7, #12]
 800992a:	1ad3      	subs	r3, r2, r3
 800992c:	f241 3288 	movw	r2, #5000	; 0x1388
 8009930:	4293      	cmp	r3, r2
 8009932:	d901      	bls.n	8009938 <HAL_RCC_ClockConfig+0x1c8>
      {
        return HAL_TIMEOUT;
 8009934:	2303      	movs	r3, #3
 8009936:	e035      	b.n	80099a4 <HAL_RCC_ClockConfig+0x234>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8009938:	f7ff fa71 	bl	8008e1e <LL_RCC_GetSysClkSource>
 800993c:	4602      	mov	r2, r0
 800993e:	687b      	ldr	r3, [r7, #4]
 8009940:	685b      	ldr	r3, [r3, #4]
 8009942:	009b      	lsls	r3, r3, #2
 8009944:	429a      	cmp	r2, r3
 8009946:	d1ec      	bne.n	8009922 <HAL_RCC_ClockConfig+0x1b2>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8009948:	4b18      	ldr	r3, [pc, #96]	; (80099ac <HAL_RCC_ClockConfig+0x23c>)
 800994a:	681b      	ldr	r3, [r3, #0]
 800994c:	f003 0307 	and.w	r3, r3, #7
 8009950:	683a      	ldr	r2, [r7, #0]
 8009952:	429a      	cmp	r2, r3
 8009954:	d21b      	bcs.n	800998e <HAL_RCC_ClockConfig+0x21e>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8009956:	4b15      	ldr	r3, [pc, #84]	; (80099ac <HAL_RCC_ClockConfig+0x23c>)
 8009958:	681b      	ldr	r3, [r3, #0]
 800995a:	f023 0207 	bic.w	r2, r3, #7
 800995e:	4913      	ldr	r1, [pc, #76]	; (80099ac <HAL_RCC_ClockConfig+0x23c>)
 8009960:	683b      	ldr	r3, [r7, #0]
 8009962:	4313      	orrs	r3, r2
 8009964:	600b      	str	r3, [r1, #0]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8009966:	f7f8 ff83 	bl	8002870 <HAL_GetTick>
 800996a:	60f8      	str	r0, [r7, #12]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800996c:	e008      	b.n	8009980 <HAL_RCC_ClockConfig+0x210>
    {
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 800996e:	f7f8 ff7f 	bl	8002870 <HAL_GetTick>
 8009972:	4602      	mov	r2, r0
 8009974:	68fb      	ldr	r3, [r7, #12]
 8009976:	1ad3      	subs	r3, r2, r3
 8009978:	2b02      	cmp	r3, #2
 800997a:	d901      	bls.n	8009980 <HAL_RCC_ClockConfig+0x210>
      {
        return HAL_TIMEOUT;
 800997c:	2303      	movs	r3, #3
 800997e:	e011      	b.n	80099a4 <HAL_RCC_ClockConfig+0x234>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8009980:	4b0a      	ldr	r3, [pc, #40]	; (80099ac <HAL_RCC_ClockConfig+0x23c>)
 8009982:	681b      	ldr	r3, [r3, #0]
 8009984:	f003 0307 	and.w	r3, r3, #7
 8009988:	683a      	ldr	r2, [r7, #0]
 800998a:	429a      	cmp	r2, r3
 800998c:	d1ef      	bne.n	800996e <HAL_RCC_ClockConfig+0x1fe>
  }

  /*--------------------------------------------------------------------------*/

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetHCLKFreq();
 800998e:	f000 f8b3 	bl	8009af8 <HAL_RCC_GetHCLKFreq>
 8009992:	4603      	mov	r3, r0
 8009994:	4a06      	ldr	r2, [pc, #24]	; (80099b0 <HAL_RCC_ClockConfig+0x240>)
 8009996:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  return HAL_InitTick(uwTickPrio);
 8009998:	4b06      	ldr	r3, [pc, #24]	; (80099b4 <HAL_RCC_ClockConfig+0x244>)
 800999a:	681b      	ldr	r3, [r3, #0]
 800999c:	4618      	mov	r0, r3
 800999e:	f7f8 ff5d 	bl	800285c <HAL_InitTick>
 80099a2:	4603      	mov	r3, r0
}
 80099a4:	4618      	mov	r0, r3
 80099a6:	3710      	adds	r7, #16
 80099a8:	46bd      	mov	sp, r7
 80099aa:	bd80      	pop	{r7, pc}
 80099ac:	58004000 	.word	0x58004000
 80099b0:	20000000 	.word	0x20000000
 80099b4:	20000004 	.word	0x20000004

080099b8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80099b8:	b590      	push	{r4, r7, lr}
 80099ba:	b087      	sub	sp, #28
 80099bc:	af00      	add	r7, sp, #0
  uint32_t sysclk_source;
  uint32_t pllsource;
  uint32_t sysclockfreq = 0U;
 80099be:	2300      	movs	r3, #0
 80099c0:	617b      	str	r3, [r7, #20]
  uint32_t msifreq = 0U;
 80099c2:	2300      	movs	r3, #0
 80099c4:	613b      	str	r3, [r7, #16]
  uint32_t pllinputfreq;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80099c6:	f7ff fa2a 	bl	8008e1e <LL_RCC_GetSysClkSource>
 80099ca:	60b8      	str	r0, [r7, #8]
  pllsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 80099cc:	f7ff fafe 	bl	8008fcc <LL_RCC_PLL_GetMainSource>
 80099d0:	6078      	str	r0, [r7, #4]

  if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 80099d2:	68bb      	ldr	r3, [r7, #8]
 80099d4:	2b00      	cmp	r3, #0
 80099d6:	d005      	beq.n	80099e4 <HAL_RCC_GetSysClockFreq+0x2c>
 80099d8:	68bb      	ldr	r3, [r7, #8]
 80099da:	2b0c      	cmp	r3, #12
 80099dc:	d139      	bne.n	8009a52 <HAL_RCC_GetSysClockFreq+0x9a>
      ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pllsource == RCC_PLLSOURCE_MSI)))
 80099de:	687b      	ldr	r3, [r7, #4]
 80099e0:	2b01      	cmp	r3, #1
 80099e2:	d136      	bne.n	8009a52 <HAL_RCC_GetSysClockFreq+0x9a>
  {
    /* MSI or PLL with MSI source used as system clock source */
    /* Retrieve MSI frequency range in Hz */
    msifreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_IsEnabledRangeSelect(),
 80099e4:	f7ff f9cd 	bl	8008d82 <LL_RCC_MSI_IsEnabledRangeSelect>
 80099e8:	4603      	mov	r3, r0
 80099ea:	2b00      	cmp	r3, #0
 80099ec:	d115      	bne.n	8009a1a <HAL_RCC_GetSysClockFreq+0x62>
 80099ee:	f7ff f9c8 	bl	8008d82 <LL_RCC_MSI_IsEnabledRangeSelect>
 80099f2:	4603      	mov	r3, r0
 80099f4:	2b01      	cmp	r3, #1
 80099f6:	d106      	bne.n	8009a06 <HAL_RCC_GetSysClockFreq+0x4e>
 80099f8:	f7ff f9d3 	bl	8008da2 <LL_RCC_MSI_GetRange>
 80099fc:	4603      	mov	r3, r0
 80099fe:	0a1b      	lsrs	r3, r3, #8
 8009a00:	f003 030f 	and.w	r3, r3, #15
 8009a04:	e005      	b.n	8009a12 <HAL_RCC_GetSysClockFreq+0x5a>
 8009a06:	f7ff f9d7 	bl	8008db8 <LL_RCC_MSI_GetRangeAfterStandby>
 8009a0a:	4603      	mov	r3, r0
 8009a0c:	0a1b      	lsrs	r3, r3, #8
 8009a0e:	f003 030f 	and.w	r3, r3, #15
 8009a12:	4a36      	ldr	r2, [pc, #216]	; (8009aec <HAL_RCC_GetSysClockFreq+0x134>)
 8009a14:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8009a18:	e014      	b.n	8009a44 <HAL_RCC_GetSysClockFreq+0x8c>
 8009a1a:	f7ff f9b2 	bl	8008d82 <LL_RCC_MSI_IsEnabledRangeSelect>
 8009a1e:	4603      	mov	r3, r0
 8009a20:	2b01      	cmp	r3, #1
 8009a22:	d106      	bne.n	8009a32 <HAL_RCC_GetSysClockFreq+0x7a>
 8009a24:	f7ff f9bd 	bl	8008da2 <LL_RCC_MSI_GetRange>
 8009a28:	4603      	mov	r3, r0
 8009a2a:	091b      	lsrs	r3, r3, #4
 8009a2c:	f003 030f 	and.w	r3, r3, #15
 8009a30:	e005      	b.n	8009a3e <HAL_RCC_GetSysClockFreq+0x86>
 8009a32:	f7ff f9c1 	bl	8008db8 <LL_RCC_MSI_GetRangeAfterStandby>
 8009a36:	4603      	mov	r3, r0
 8009a38:	091b      	lsrs	r3, r3, #4
 8009a3a:	f003 030f 	and.w	r3, r3, #15
 8009a3e:	4a2b      	ldr	r2, [pc, #172]	; (8009aec <HAL_RCC_GetSysClockFreq+0x134>)
 8009a40:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8009a44:	613b      	str	r3, [r7, #16]
                                     ((LL_RCC_MSI_IsEnabledRangeSelect() == 1U) ?
                                      LL_RCC_MSI_GetRange() :
                                      LL_RCC_MSI_GetRangeAfterStandby()));

    /* Get SYSCLK source */
    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 8009a46:	68bb      	ldr	r3, [r7, #8]
 8009a48:	2b00      	cmp	r3, #0
 8009a4a:	d115      	bne.n	8009a78 <HAL_RCC_GetSysClockFreq+0xc0>
    {
      /* MSI used as system clock source */
      sysclockfreq = msifreq;
 8009a4c:	693b      	ldr	r3, [r7, #16]
 8009a4e:	617b      	str	r3, [r7, #20]
    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 8009a50:	e012      	b.n	8009a78 <HAL_RCC_GetSysClockFreq+0xc0>
    }
  }
  else if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 8009a52:	68bb      	ldr	r3, [r7, #8]
 8009a54:	2b04      	cmp	r3, #4
 8009a56:	d102      	bne.n	8009a5e <HAL_RCC_GetSysClockFreq+0xa6>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8009a58:	4b25      	ldr	r3, [pc, #148]	; (8009af0 <HAL_RCC_GetSysClockFreq+0x138>)
 8009a5a:	617b      	str	r3, [r7, #20]
 8009a5c:	e00c      	b.n	8009a78 <HAL_RCC_GetSysClockFreq+0xc0>
  }
  else if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 8009a5e:	68bb      	ldr	r3, [r7, #8]
 8009a60:	2b08      	cmp	r3, #8
 8009a62:	d109      	bne.n	8009a78 <HAL_RCC_GetSysClockFreq+0xc0>
  {
    /* HSE used as system clock source */
    if (LL_RCC_HSE_IsEnabledDiv2() == 1U)
 8009a64:	f7ff f8a0 	bl	8008ba8 <LL_RCC_HSE_IsEnabledDiv2>
 8009a68:	4603      	mov	r3, r0
 8009a6a:	2b01      	cmp	r3, #1
 8009a6c:	d102      	bne.n	8009a74 <HAL_RCC_GetSysClockFreq+0xbc>
    {
      sysclockfreq = HSE_VALUE / 2U;
 8009a6e:	4b20      	ldr	r3, [pc, #128]	; (8009af0 <HAL_RCC_GetSysClockFreq+0x138>)
 8009a70:	617b      	str	r3, [r7, #20]
 8009a72:	e001      	b.n	8009a78 <HAL_RCC_GetSysClockFreq+0xc0>
    }
    else
    {
      sysclockfreq = HSE_VALUE;
 8009a74:	4b1f      	ldr	r3, [pc, #124]	; (8009af4 <HAL_RCC_GetSysClockFreq+0x13c>)
 8009a76:	617b      	str	r3, [r7, #20]
  else
  {
    /* Nothing to do */
  }

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8009a78:	f7ff f9d1 	bl	8008e1e <LL_RCC_GetSysClkSource>
 8009a7c:	4603      	mov	r3, r0
 8009a7e:	2b0c      	cmp	r3, #12
 8009a80:	d12f      	bne.n	8009ae2 <HAL_RCC_GetSysClockFreq+0x12a>
  {
    /* PLL used as system clock  source */
    pllsource = LL_RCC_PLL_GetMainSource();
 8009a82:	f7ff faa3 	bl	8008fcc <LL_RCC_PLL_GetMainSource>
 8009a86:	6078      	str	r0, [r7, #4]

    switch (pllsource)
 8009a88:	687b      	ldr	r3, [r7, #4]
 8009a8a:	2b02      	cmp	r3, #2
 8009a8c:	d003      	beq.n	8009a96 <HAL_RCC_GetSysClockFreq+0xde>
 8009a8e:	687b      	ldr	r3, [r7, #4]
 8009a90:	2b03      	cmp	r3, #3
 8009a92:	d003      	beq.n	8009a9c <HAL_RCC_GetSysClockFreq+0xe4>
 8009a94:	e00d      	b.n	8009ab2 <HAL_RCC_GetSysClockFreq+0xfa>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
        pllinputfreq = HSI_VALUE;
 8009a96:	4b16      	ldr	r3, [pc, #88]	; (8009af0 <HAL_RCC_GetSysClockFreq+0x138>)
 8009a98:	60fb      	str	r3, [r7, #12]
        break;
 8009a9a:	e00d      	b.n	8009ab8 <HAL_RCC_GetSysClockFreq+0x100>
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        if (LL_RCC_HSE_IsEnabledDiv2() == 1U)
 8009a9c:	f7ff f884 	bl	8008ba8 <LL_RCC_HSE_IsEnabledDiv2>
 8009aa0:	4603      	mov	r3, r0
 8009aa2:	2b01      	cmp	r3, #1
 8009aa4:	d102      	bne.n	8009aac <HAL_RCC_GetSysClockFreq+0xf4>
        {
          pllinputfreq = HSE_VALUE / 2U;
 8009aa6:	4b12      	ldr	r3, [pc, #72]	; (8009af0 <HAL_RCC_GetSysClockFreq+0x138>)
 8009aa8:	60fb      	str	r3, [r7, #12]
        }
        else
        {
          pllinputfreq = HSE_VALUE;
        }
        break;
 8009aaa:	e005      	b.n	8009ab8 <HAL_RCC_GetSysClockFreq+0x100>
          pllinputfreq = HSE_VALUE;
 8009aac:	4b11      	ldr	r3, [pc, #68]	; (8009af4 <HAL_RCC_GetSysClockFreq+0x13c>)
 8009aae:	60fb      	str	r3, [r7, #12]
        break;
 8009ab0:	e002      	b.n	8009ab8 <HAL_RCC_GetSysClockFreq+0x100>
      case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      default:
        pllinputfreq = msifreq;
 8009ab2:	693b      	ldr	r3, [r7, #16]
 8009ab4:	60fb      	str	r3, [r7, #12]
        break;
 8009ab6:	bf00      	nop
    }
    sysclockfreq = __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
 8009ab8:	f7ff fa66 	bl	8008f88 <LL_RCC_PLL_GetN>
 8009abc:	4602      	mov	r2, r0
 8009abe:	68fb      	ldr	r3, [r7, #12]
 8009ac0:	fb03 f402 	mul.w	r4, r3, r2
 8009ac4:	f7ff fa77 	bl	8008fb6 <LL_RCC_PLL_GetDivider>
 8009ac8:	4603      	mov	r3, r0
 8009aca:	091b      	lsrs	r3, r3, #4
 8009acc:	3301      	adds	r3, #1
 8009ace:	fbb4 f4f3 	udiv	r4, r4, r3
 8009ad2:	f7ff fa65 	bl	8008fa0 <LL_RCC_PLL_GetR>
 8009ad6:	4603      	mov	r3, r0
 8009ad8:	0f5b      	lsrs	r3, r3, #29
 8009ada:	3301      	adds	r3, #1
 8009adc:	fbb4 f3f3 	udiv	r3, r4, r3
 8009ae0:	617b      	str	r3, [r7, #20]
                                             LL_RCC_PLL_GetN(), LL_RCC_PLL_GetR());
  }

  return sysclockfreq;
 8009ae2:	697b      	ldr	r3, [r7, #20]
}
 8009ae4:	4618      	mov	r0, r3
 8009ae6:	371c      	adds	r7, #28
 8009ae8:	46bd      	mov	sp, r7
 8009aea:	bd90      	pop	{r4, r7, pc}
 8009aec:	080219fc 	.word	0x080219fc
 8009af0:	00f42400 	.word	0x00f42400
 8009af4:	01e84800 	.word	0x01e84800

08009af8 <HAL_RCC_GetHCLKFreq>:
/**
  * @brief  Return the HCLK frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8009af8:	b598      	push	{r3, r4, r7, lr}
 8009afa:	af00      	add	r7, sp, #0
  /* Get SysClock and Compute HCLK1 frequency --------------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_HCLK1_FREQ(HAL_RCC_GetSysClockFreq(), LL_RCC_GetAHBPrescaler())));
 8009afc:	f7ff ff5c 	bl	80099b8 <HAL_RCC_GetSysClockFreq>
 8009b00:	4604      	mov	r4, r0
 8009b02:	f7ff f9e6 	bl	8008ed2 <LL_RCC_GetAHBPrescaler>
 8009b06:	4603      	mov	r3, r0
 8009b08:	091b      	lsrs	r3, r3, #4
 8009b0a:	f003 030f 	and.w	r3, r3, #15
 8009b0e:	4a03      	ldr	r2, [pc, #12]	; (8009b1c <HAL_RCC_GetHCLKFreq+0x24>)
 8009b10:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8009b14:	fbb4 f3f3 	udiv	r3, r4, r3
}
 8009b18:	4618      	mov	r0, r3
 8009b1a:	bd98      	pop	{r3, r4, r7, pc}
 8009b1c:	0802199c 	.word	0x0802199c

08009b20 <HAL_RCC_GetPCLK1Freq>:
/**
  * @brief  Return the PCLK1 frequency.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8009b20:	b598      	push	{r3, r4, r7, lr}
 8009b22:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency -----------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 8009b24:	f7ff ffe8 	bl	8009af8 <HAL_RCC_GetHCLKFreq>
 8009b28:	4604      	mov	r4, r0
 8009b2a:	f7ff f9ea 	bl	8008f02 <LL_RCC_GetAPB1Prescaler>
 8009b2e:	4603      	mov	r3, r0
 8009b30:	0a1b      	lsrs	r3, r3, #8
 8009b32:	4a03      	ldr	r2, [pc, #12]	; (8009b40 <HAL_RCC_GetPCLK1Freq+0x20>)
 8009b34:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8009b38:	fa24 f303 	lsr.w	r3, r4, r3
}
 8009b3c:	4618      	mov	r0, r3
 8009b3e:	bd98      	pop	{r3, r4, r7, pc}
 8009b40:	080219dc 	.word	0x080219dc

08009b44 <HAL_RCC_GetPCLK2Freq>:
/**
  * @brief  Return the PCLK2 frequency.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8009b44:	b598      	push	{r3, r4, r7, lr}
 8009b46:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency -----------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK2_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB2Prescaler())));
 8009b48:	f7ff ffd6 	bl	8009af8 <HAL_RCC_GetHCLKFreq>
 8009b4c:	4604      	mov	r4, r0
 8009b4e:	f7ff f9e3 	bl	8008f18 <LL_RCC_GetAPB2Prescaler>
 8009b52:	4603      	mov	r3, r0
 8009b54:	0adb      	lsrs	r3, r3, #11
 8009b56:	4a03      	ldr	r2, [pc, #12]	; (8009b64 <HAL_RCC_GetPCLK2Freq+0x20>)
 8009b58:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8009b5c:	fa24 f303 	lsr.w	r3, r4, r3
}
 8009b60:	4618      	mov	r0, r3
 8009b62:	bd98      	pop	{r3, r4, r7, pc}
 8009b64:	080219dc 	.word	0x080219dc

08009b68 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  MSI_Range  MSI range value from @ref RCC_MSIRANGE_0 to @ref RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t MSI_Range)
{
 8009b68:	b590      	push	{r4, r7, lr}
 8009b6a:	b085      	sub	sp, #20
 8009b6c:	af00      	add	r7, sp, #0
 8009b6e:	6078      	str	r0, [r7, #4]
  uint32_t flash_clksrcfreq;
  uint32_t msifreq;

  /* MSI frequency range in Hz */
  msifreq           = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSIRANGESEL_RUN, MSI_Range);
 8009b70:	687b      	ldr	r3, [r7, #4]
 8009b72:	091b      	lsrs	r3, r3, #4
 8009b74:	f003 030f 	and.w	r3, r3, #15
 8009b78:	4a10      	ldr	r2, [pc, #64]	; (8009bbc <RCC_SetFlashLatencyFromMSIRange+0x54>)
 8009b7a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8009b7e:	60fb      	str	r3, [r7, #12]
  flash_clksrcfreq  = __LL_RCC_CALC_HCLK3_FREQ(msifreq, LL_RCC_GetAHB3Prescaler());
 8009b80:	f7ff f9b2 	bl	8008ee8 <LL_RCC_GetAHB3Prescaler>
 8009b84:	4603      	mov	r3, r0
 8009b86:	091b      	lsrs	r3, r3, #4
 8009b88:	f003 030f 	and.w	r3, r3, #15
 8009b8c:	4a0c      	ldr	r2, [pc, #48]	; (8009bc0 <RCC_SetFlashLatencyFromMSIRange+0x58>)
 8009b8e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8009b92:	68fa      	ldr	r2, [r7, #12]
 8009b94:	fbb2 f3f3 	udiv	r3, r2, r3
 8009b98:	60bb      	str	r3, [r7, #8]

  return RCC_SetFlashLatency((flash_clksrcfreq / MEGA_HZ), HAL_PWREx_GetVoltageRange());
 8009b9a:	68bb      	ldr	r3, [r7, #8]
 8009b9c:	4a09      	ldr	r2, [pc, #36]	; (8009bc4 <RCC_SetFlashLatencyFromMSIRange+0x5c>)
 8009b9e:	fba2 2303 	umull	r2, r3, r2, r3
 8009ba2:	0c9c      	lsrs	r4, r3, #18
 8009ba4:	f7fe ff58 	bl	8008a58 <HAL_PWREx_GetVoltageRange>
 8009ba8:	4603      	mov	r3, r0
 8009baa:	4619      	mov	r1, r3
 8009bac:	4620      	mov	r0, r4
 8009bae:	f000 f80b 	bl	8009bc8 <RCC_SetFlashLatency>
 8009bb2:	4603      	mov	r3, r0
}
 8009bb4:	4618      	mov	r0, r3
 8009bb6:	3714      	adds	r7, #20
 8009bb8:	46bd      	mov	sp, r7
 8009bba:	bd90      	pop	{r4, r7, pc}
 8009bbc:	080219fc 	.word	0x080219fc
 8009bc0:	0802199c 	.word	0x0802199c
 8009bc4:	431bde83 	.word	0x431bde83

08009bc8 <RCC_SetFlashLatency>:
  *            @arg PWR_REGULATOR_VOLTAGE_SCALE1   Regulator voltage output range 1 mode
  *            @arg PWR_REGULATOR_VOLTAGE_SCALE2   Regulator voltage output range 2 mode
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatency(uint32_t Flash_ClkSrcFreq, uint32_t VCORE_Voltage)
{
 8009bc8:	b580      	push	{r7, lr}
 8009bca:	b08e      	sub	sp, #56	; 0x38
 8009bcc:	af00      	add	r7, sp, #0
 8009bce:	6078      	str	r0, [r7, #4]
 8009bd0:	6039      	str	r1, [r7, #0]
  /* Flash Clock source (HCLK3) range in MHz for VCORE range1 */
  const uint16_t FLASH_CLK_SRC_RANGE_VOS1[] = {18, 36, 48};
 8009bd2:	4a3a      	ldr	r2, [pc, #232]	; (8009cbc <RCC_SetFlashLatency+0xf4>)
 8009bd4:	f107 0320 	add.w	r3, r7, #32
 8009bd8:	e892 0003 	ldmia.w	r2, {r0, r1}
 8009bdc:	6018      	str	r0, [r3, #0]
 8009bde:	3304      	adds	r3, #4
 8009be0:	8019      	strh	r1, [r3, #0]

  /* Flash Clock source (HCLK3) range in MHz for VCORE range2 */
  const uint16_t FLASH_CLK_SRC_RANGE_VOS2[] = {6, 12, 16};
 8009be2:	4a37      	ldr	r2, [pc, #220]	; (8009cc0 <RCC_SetFlashLatency+0xf8>)
 8009be4:	f107 0318 	add.w	r3, r7, #24
 8009be8:	e892 0003 	ldmia.w	r2, {r0, r1}
 8009bec:	6018      	str	r0, [r3, #0]
 8009bee:	3304      	adds	r3, #4
 8009bf0:	8019      	strh	r1, [r3, #0]

  /* Flash Latency range */
  const uint32_t FLASH_LATENCY_RANGE[] = {FLASH_LATENCY_0, FLASH_LATENCY_1, FLASH_LATENCY_2};
 8009bf2:	4a34      	ldr	r2, [pc, #208]	; (8009cc4 <RCC_SetFlashLatency+0xfc>)
 8009bf4:	f107 030c 	add.w	r3, r7, #12
 8009bf8:	ca07      	ldmia	r2, {r0, r1, r2}
 8009bfa:	e883 0007 	stmia.w	r3, {r0, r1, r2}

  uint32_t latency   = FLASH_LATENCY_0;  /* default value 0WS */
 8009bfe:	2300      	movs	r3, #0
 8009c00:	637b      	str	r3, [r7, #52]	; 0x34
  uint32_t tickstart;

  if (VCORE_Voltage == PWR_REGULATOR_VOLTAGE_SCALE1)
 8009c02:	683b      	ldr	r3, [r7, #0]
 8009c04:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8009c08:	d11b      	bne.n	8009c42 <RCC_SetFlashLatency+0x7a>
  {
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS1); index++)
 8009c0a:	2300      	movs	r3, #0
 8009c0c:	633b      	str	r3, [r7, #48]	; 0x30
 8009c0e:	e014      	b.n	8009c3a <RCC_SetFlashLatency+0x72>
    {
      if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS1[index])
 8009c10:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009c12:	005b      	lsls	r3, r3, #1
 8009c14:	3338      	adds	r3, #56	; 0x38
 8009c16:	443b      	add	r3, r7
 8009c18:	f833 3c18 	ldrh.w	r3, [r3, #-24]
 8009c1c:	461a      	mov	r2, r3
 8009c1e:	687b      	ldr	r3, [r7, #4]
 8009c20:	4293      	cmp	r3, r2
 8009c22:	d807      	bhi.n	8009c34 <RCC_SetFlashLatency+0x6c>
      {
        latency = FLASH_LATENCY_RANGE[index];
 8009c24:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009c26:	009b      	lsls	r3, r3, #2
 8009c28:	3338      	adds	r3, #56	; 0x38
 8009c2a:	443b      	add	r3, r7
 8009c2c:	f853 3c2c 	ldr.w	r3, [r3, #-44]
 8009c30:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8009c32:	e021      	b.n	8009c78 <RCC_SetFlashLatency+0xb0>
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS1); index++)
 8009c34:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009c36:	3301      	adds	r3, #1
 8009c38:	633b      	str	r3, [r7, #48]	; 0x30
 8009c3a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009c3c:	2b02      	cmp	r3, #2
 8009c3e:	d9e7      	bls.n	8009c10 <RCC_SetFlashLatency+0x48>
 8009c40:	e01a      	b.n	8009c78 <RCC_SetFlashLatency+0xb0>
      }
    }
  }
  else  /* PWR_REGULATOR_VOLTAGE_SCALE2 */
  {
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS2); index++)
 8009c42:	2300      	movs	r3, #0
 8009c44:	62fb      	str	r3, [r7, #44]	; 0x2c
 8009c46:	e014      	b.n	8009c72 <RCC_SetFlashLatency+0xaa>
    {
      if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS2[index])
 8009c48:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009c4a:	005b      	lsls	r3, r3, #1
 8009c4c:	3338      	adds	r3, #56	; 0x38
 8009c4e:	443b      	add	r3, r7
 8009c50:	f833 3c20 	ldrh.w	r3, [r3, #-32]
 8009c54:	461a      	mov	r2, r3
 8009c56:	687b      	ldr	r3, [r7, #4]
 8009c58:	4293      	cmp	r3, r2
 8009c5a:	d807      	bhi.n	8009c6c <RCC_SetFlashLatency+0xa4>
      {
        latency = FLASH_LATENCY_RANGE[index];
 8009c5c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009c5e:	009b      	lsls	r3, r3, #2
 8009c60:	3338      	adds	r3, #56	; 0x38
 8009c62:	443b      	add	r3, r7
 8009c64:	f853 3c2c 	ldr.w	r3, [r3, #-44]
 8009c68:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8009c6a:	e005      	b.n	8009c78 <RCC_SetFlashLatency+0xb0>
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS2); index++)
 8009c6c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009c6e:	3301      	adds	r3, #1
 8009c70:	62fb      	str	r3, [r7, #44]	; 0x2c
 8009c72:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009c74:	2b02      	cmp	r3, #2
 8009c76:	d9e7      	bls.n	8009c48 <RCC_SetFlashLatency+0x80>
      }
    }
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8009c78:	4b13      	ldr	r3, [pc, #76]	; (8009cc8 <RCC_SetFlashLatency+0x100>)
 8009c7a:	681b      	ldr	r3, [r3, #0]
 8009c7c:	f023 0207 	bic.w	r2, r3, #7
 8009c80:	4911      	ldr	r1, [pc, #68]	; (8009cc8 <RCC_SetFlashLatency+0x100>)
 8009c82:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009c84:	4313      	orrs	r3, r2
 8009c86:	600b      	str	r3, [r1, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8009c88:	f7f8 fdf2 	bl	8002870 <HAL_GetTick>
 8009c8c:	62b8      	str	r0, [r7, #40]	; 0x28

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  while (__HAL_FLASH_GET_LATENCY() != latency)
 8009c8e:	e008      	b.n	8009ca2 <RCC_SetFlashLatency+0xda>
  {
    if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 8009c90:	f7f8 fdee 	bl	8002870 <HAL_GetTick>
 8009c94:	4602      	mov	r2, r0
 8009c96:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009c98:	1ad3      	subs	r3, r2, r3
 8009c9a:	2b02      	cmp	r3, #2
 8009c9c:	d901      	bls.n	8009ca2 <RCC_SetFlashLatency+0xda>
    {
      return HAL_TIMEOUT;
 8009c9e:	2303      	movs	r3, #3
 8009ca0:	e007      	b.n	8009cb2 <RCC_SetFlashLatency+0xea>
  while (__HAL_FLASH_GET_LATENCY() != latency)
 8009ca2:	4b09      	ldr	r3, [pc, #36]	; (8009cc8 <RCC_SetFlashLatency+0x100>)
 8009ca4:	681b      	ldr	r3, [r3, #0]
 8009ca6:	f003 0307 	and.w	r3, r3, #7
 8009caa:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8009cac:	429a      	cmp	r2, r3
 8009cae:	d1ef      	bne.n	8009c90 <RCC_SetFlashLatency+0xc8>
    }
  }
  return HAL_OK;
 8009cb0:	2300      	movs	r3, #0
}
 8009cb2:	4618      	mov	r0, r3
 8009cb4:	3738      	adds	r7, #56	; 0x38
 8009cb6:	46bd      	mov	sp, r7
 8009cb8:	bd80      	pop	{r7, pc}
 8009cba:	bf00      	nop
 8009cbc:	080210d8 	.word	0x080210d8
 8009cc0:	080210e0 	.word	0x080210e0
 8009cc4:	080210e8 	.word	0x080210e8
 8009cc8:	58004000 	.word	0x58004000

08009ccc <LL_RCC_LSE_IsReady>:
{
 8009ccc:	b480      	push	{r7}
 8009cce:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 8009cd0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8009cd4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8009cd8:	f003 0302 	and.w	r3, r3, #2
 8009cdc:	2b02      	cmp	r3, #2
 8009cde:	d101      	bne.n	8009ce4 <LL_RCC_LSE_IsReady+0x18>
 8009ce0:	2301      	movs	r3, #1
 8009ce2:	e000      	b.n	8009ce6 <LL_RCC_LSE_IsReady+0x1a>
 8009ce4:	2300      	movs	r3, #0
}
 8009ce6:	4618      	mov	r0, r3
 8009ce8:	46bd      	mov	sp, r7
 8009cea:	bc80      	pop	{r7}
 8009cec:	4770      	bx	lr

08009cee <LL_RCC_SetUSARTClockSource>:
{
 8009cee:	b480      	push	{r7}
 8009cf0:	b083      	sub	sp, #12
 8009cf2:	af00      	add	r7, sp, #0
 8009cf4:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, (USARTxSource >> 16), (USARTxSource & 0x0000FFFFU));
 8009cf6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8009cfa:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8009cfe:	687b      	ldr	r3, [r7, #4]
 8009d00:	0c1b      	lsrs	r3, r3, #16
 8009d02:	43db      	mvns	r3, r3
 8009d04:	401a      	ands	r2, r3
 8009d06:	687b      	ldr	r3, [r7, #4]
 8009d08:	b29b      	uxth	r3, r3
 8009d0a:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8009d0e:	4313      	orrs	r3, r2
 8009d10:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8009d14:	bf00      	nop
 8009d16:	370c      	adds	r7, #12
 8009d18:	46bd      	mov	sp, r7
 8009d1a:	bc80      	pop	{r7}
 8009d1c:	4770      	bx	lr

08009d1e <LL_RCC_SetI2SClockSource>:
{
 8009d1e:	b480      	push	{r7}
 8009d20:	b083      	sub	sp, #12
 8009d22:	af00      	add	r7, sp, #0
 8009d24:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_I2S2SEL, I2SxSource);
 8009d26:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8009d2a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009d2e:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8009d32:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8009d36:	687b      	ldr	r3, [r7, #4]
 8009d38:	4313      	orrs	r3, r2
 8009d3a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8009d3e:	bf00      	nop
 8009d40:	370c      	adds	r7, #12
 8009d42:	46bd      	mov	sp, r7
 8009d44:	bc80      	pop	{r7}
 8009d46:	4770      	bx	lr

08009d48 <LL_RCC_SetLPUARTClockSource>:
{
 8009d48:	b480      	push	{r7}
 8009d4a:	b083      	sub	sp, #12
 8009d4c:	af00      	add	r7, sp, #0
 8009d4e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_LPUART1SEL, LPUARTxSource);
 8009d50:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8009d54:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009d58:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8009d5c:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8009d60:	687b      	ldr	r3, [r7, #4]
 8009d62:	4313      	orrs	r3, r2
 8009d64:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8009d68:	bf00      	nop
 8009d6a:	370c      	adds	r7, #12
 8009d6c:	46bd      	mov	sp, r7
 8009d6e:	bc80      	pop	{r7}
 8009d70:	4770      	bx	lr

08009d72 <LL_RCC_SetI2CClockSource>:
{
 8009d72:	b480      	push	{r7}
 8009d74:	b083      	sub	sp, #12
 8009d76:	af00      	add	r7, sp, #0
 8009d78:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, ((I2CxSource >> 4) & 0x000FF000U), ((I2CxSource << 4) & 0x000FF000U));
 8009d7a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8009d7e:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8009d82:	687b      	ldr	r3, [r7, #4]
 8009d84:	091b      	lsrs	r3, r3, #4
 8009d86:	f403 237f 	and.w	r3, r3, #1044480	; 0xff000
 8009d8a:	43db      	mvns	r3, r3
 8009d8c:	401a      	ands	r2, r3
 8009d8e:	687b      	ldr	r3, [r7, #4]
 8009d90:	011b      	lsls	r3, r3, #4
 8009d92:	f403 237f 	and.w	r3, r3, #1044480	; 0xff000
 8009d96:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8009d9a:	4313      	orrs	r3, r2
 8009d9c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8009da0:	bf00      	nop
 8009da2:	370c      	adds	r7, #12
 8009da4:	46bd      	mov	sp, r7
 8009da6:	bc80      	pop	{r7}
 8009da8:	4770      	bx	lr

08009daa <LL_RCC_SetLPTIMClockSource>:
{
 8009daa:	b480      	push	{r7}
 8009dac:	b083      	sub	sp, #12
 8009dae:	af00      	add	r7, sp, #0
 8009db0:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, (LPTIMxSource & 0xFFFF0000U), (LPTIMxSource << 16));
 8009db2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8009db6:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8009dba:	687b      	ldr	r3, [r7, #4]
 8009dbc:	0c1b      	lsrs	r3, r3, #16
 8009dbe:	041b      	lsls	r3, r3, #16
 8009dc0:	43db      	mvns	r3, r3
 8009dc2:	401a      	ands	r2, r3
 8009dc4:	687b      	ldr	r3, [r7, #4]
 8009dc6:	041b      	lsls	r3, r3, #16
 8009dc8:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8009dcc:	4313      	orrs	r3, r2
 8009dce:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8009dd2:	bf00      	nop
 8009dd4:	370c      	adds	r7, #12
 8009dd6:	46bd      	mov	sp, r7
 8009dd8:	bc80      	pop	{r7}
 8009dda:	4770      	bx	lr

08009ddc <LL_RCC_SetRNGClockSource>:
{
 8009ddc:	b480      	push	{r7}
 8009dde:	b083      	sub	sp, #12
 8009de0:	af00      	add	r7, sp, #0
 8009de2:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_RNGSEL, RNGxSource);
 8009de4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8009de8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009dec:	f023 4240 	bic.w	r2, r3, #3221225472	; 0xc0000000
 8009df0:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8009df4:	687b      	ldr	r3, [r7, #4]
 8009df6:	4313      	orrs	r3, r2
 8009df8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8009dfc:	bf00      	nop
 8009dfe:	370c      	adds	r7, #12
 8009e00:	46bd      	mov	sp, r7
 8009e02:	bc80      	pop	{r7}
 8009e04:	4770      	bx	lr

08009e06 <LL_RCC_SetADCClockSource>:
{
 8009e06:	b480      	push	{r7}
 8009e08:	b083      	sub	sp, #12
 8009e0a:	af00      	add	r7, sp, #0
 8009e0c:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_ADCSEL, ADCxSource);
 8009e0e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8009e12:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009e16:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8009e1a:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8009e1e:	687b      	ldr	r3, [r7, #4]
 8009e20:	4313      	orrs	r3, r2
 8009e22:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8009e26:	bf00      	nop
 8009e28:	370c      	adds	r7, #12
 8009e2a:	46bd      	mov	sp, r7
 8009e2c:	bc80      	pop	{r7}
 8009e2e:	4770      	bx	lr

08009e30 <LL_RCC_SetRTCClockSource>:
{
 8009e30:	b480      	push	{r7}
 8009e32:	b083      	sub	sp, #12
 8009e34:	af00      	add	r7, sp, #0
 8009e36:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->BDCR, RCC_BDCR_RTCSEL, Source);
 8009e38:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8009e3c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8009e40:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8009e44:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8009e48:	687b      	ldr	r3, [r7, #4]
 8009e4a:	4313      	orrs	r3, r2
 8009e4c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
}
 8009e50:	bf00      	nop
 8009e52:	370c      	adds	r7, #12
 8009e54:	46bd      	mov	sp, r7
 8009e56:	bc80      	pop	{r7}
 8009e58:	4770      	bx	lr

08009e5a <LL_RCC_GetRTCClockSource>:
{
 8009e5a:	b480      	push	{r7}
 8009e5c:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL));
 8009e5e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8009e62:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8009e66:	f403 7340 	and.w	r3, r3, #768	; 0x300
}
 8009e6a:	4618      	mov	r0, r3
 8009e6c:	46bd      	mov	sp, r7
 8009e6e:	bc80      	pop	{r7}
 8009e70:	4770      	bx	lr

08009e72 <LL_RCC_ForceBackupDomainReset>:
{
 8009e72:	b480      	push	{r7}
 8009e74:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 8009e76:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8009e7a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8009e7e:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8009e82:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8009e86:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 8009e8a:	bf00      	nop
 8009e8c:	46bd      	mov	sp, r7
 8009e8e:	bc80      	pop	{r7}
 8009e90:	4770      	bx	lr

08009e92 <LL_RCC_ReleaseBackupDomainReset>:
{
 8009e92:	b480      	push	{r7}
 8009e94:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 8009e96:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8009e9a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8009e9e:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8009ea2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8009ea6:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 8009eaa:	bf00      	nop
 8009eac:	46bd      	mov	sp, r7
 8009eae:	bc80      	pop	{r7}
 8009eb0:	4770      	bx	lr
	...

08009eb4 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8009eb4:	b580      	push	{r7, lr}
 8009eb6:	b086      	sub	sp, #24
 8009eb8:	af00      	add	r7, sp, #0
 8009eba:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister = 0;
 8009ebc:	2300      	movs	r3, #0
 8009ebe:	617b      	str	r3, [r7, #20]
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;   /* Intermediate status */
 8009ec0:	2300      	movs	r3, #0
 8009ec2:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status  = HAL_OK;   /* Final status */
 8009ec4:	2300      	movs	r3, #0
 8009ec6:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8009ec8:	687b      	ldr	r3, [r7, #4]
 8009eca:	681b      	ldr	r3, [r3, #0]
 8009ecc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8009ed0:	2b00      	cmp	r3, #0
 8009ed2:	d058      	beq.n	8009f86 <HAL_RCCEx_PeriphCLKConfig+0xd2>
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));


    /* Enable write access to Backup domain */
    HAL_PWR_EnableBkUpAccess();
 8009ed4:	f7fe fd7e 	bl	80089d4 <HAL_PWR_EnableBkUpAccess>

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8009ed8:	f7f8 fcca 	bl	8002870 <HAL_GetTick>
 8009edc:	60f8      	str	r0, [r7, #12]

    while (!(READ_BIT(PWR->CR1, PWR_CR1_DBP) == (PWR_CR1_DBP)))
 8009ede:	e009      	b.n	8009ef4 <HAL_RCCEx_PeriphCLKConfig+0x40>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8009ee0:	f7f8 fcc6 	bl	8002870 <HAL_GetTick>
 8009ee4:	4602      	mov	r2, r0
 8009ee6:	68fb      	ldr	r3, [r7, #12]
 8009ee8:	1ad3      	subs	r3, r2, r3
 8009eea:	2b02      	cmp	r3, #2
 8009eec:	d902      	bls.n	8009ef4 <HAL_RCCEx_PeriphCLKConfig+0x40>
      {
        ret = HAL_TIMEOUT;
 8009eee:	2303      	movs	r3, #3
 8009ef0:	74fb      	strb	r3, [r7, #19]
        break;
 8009ef2:	e006      	b.n	8009f02 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    while (!(READ_BIT(PWR->CR1, PWR_CR1_DBP) == (PWR_CR1_DBP)))
 8009ef4:	4b7b      	ldr	r3, [pc, #492]	; (800a0e4 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8009ef6:	681b      	ldr	r3, [r3, #0]
 8009ef8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009efc:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8009f00:	d1ee      	bne.n	8009ee0 <HAL_RCCEx_PeriphCLKConfig+0x2c>
      }
    }

    if (ret == HAL_OK)
 8009f02:	7cfb      	ldrb	r3, [r7, #19]
 8009f04:	2b00      	cmp	r3, #0
 8009f06:	d13c      	bne.n	8009f82 <HAL_RCCEx_PeriphCLKConfig+0xce>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if (LL_RCC_GetRTCClockSource() != PeriphClkInit->RTCClockSelection)
 8009f08:	f7ff ffa7 	bl	8009e5a <LL_RCC_GetRTCClockSource>
 8009f0c:	4602      	mov	r2, r0
 8009f0e:	687b      	ldr	r3, [r7, #4]
 8009f10:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009f12:	429a      	cmp	r2, r3
 8009f14:	d00f      	beq.n	8009f36 <HAL_RCCEx_PeriphCLKConfig+0x82>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8009f16:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8009f1a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8009f1e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8009f22:	617b      	str	r3, [r7, #20]

        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8009f24:	f7ff ffa5 	bl	8009e72 <LL_RCC_ForceBackupDomainReset>
        __HAL_RCC_BACKUPRESET_RELEASE();
 8009f28:	f7ff ffb3 	bl	8009e92 <LL_RCC_ReleaseBackupDomainReset>

        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8009f2c:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8009f30:	697b      	ldr	r3, [r7, #20]
 8009f32:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSERDY))
 8009f36:	697b      	ldr	r3, [r7, #20]
 8009f38:	f003 0302 	and.w	r3, r3, #2
 8009f3c:	2b00      	cmp	r3, #0
 8009f3e:	d014      	beq.n	8009f6a <HAL_RCCEx_PeriphCLKConfig+0xb6>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009f40:	f7f8 fc96 	bl	8002870 <HAL_GetTick>
 8009f44:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while (LL_RCC_LSE_IsReady() != 1U)
 8009f46:	e00b      	b.n	8009f60 <HAL_RCCEx_PeriphCLKConfig+0xac>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8009f48:	f7f8 fc92 	bl	8002870 <HAL_GetTick>
 8009f4c:	4602      	mov	r2, r0
 8009f4e:	68fb      	ldr	r3, [r7, #12]
 8009f50:	1ad3      	subs	r3, r2, r3
 8009f52:	f241 3288 	movw	r2, #5000	; 0x1388
 8009f56:	4293      	cmp	r3, r2
 8009f58:	d902      	bls.n	8009f60 <HAL_RCCEx_PeriphCLKConfig+0xac>
          {
            ret = HAL_TIMEOUT;
 8009f5a:	2303      	movs	r3, #3
 8009f5c:	74fb      	strb	r3, [r7, #19]
            break;
 8009f5e:	e004      	b.n	8009f6a <HAL_RCCEx_PeriphCLKConfig+0xb6>
        while (LL_RCC_LSE_IsReady() != 1U)
 8009f60:	f7ff feb4 	bl	8009ccc <LL_RCC_LSE_IsReady>
 8009f64:	4603      	mov	r3, r0
 8009f66:	2b01      	cmp	r3, #1
 8009f68:	d1ee      	bne.n	8009f48 <HAL_RCCEx_PeriphCLKConfig+0x94>
          }
        }
      }

      if (ret == HAL_OK)
 8009f6a:	7cfb      	ldrb	r3, [r7, #19]
 8009f6c:	2b00      	cmp	r3, #0
 8009f6e:	d105      	bne.n	8009f7c <HAL_RCCEx_PeriphCLKConfig+0xc8>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8009f70:	687b      	ldr	r3, [r7, #4]
 8009f72:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009f74:	4618      	mov	r0, r3
 8009f76:	f7ff ff5b 	bl	8009e30 <LL_RCC_SetRTCClockSource>
 8009f7a:	e004      	b.n	8009f86 <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8009f7c:	7cfb      	ldrb	r3, [r7, #19]
 8009f7e:	74bb      	strb	r3, [r7, #18]
 8009f80:	e001      	b.n	8009f86 <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009f82:	7cfb      	ldrb	r3, [r7, #19]
 8009f84:	74bb      	strb	r3, [r7, #18]
    }

  }

  /*-------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8009f86:	687b      	ldr	r3, [r7, #4]
 8009f88:	681b      	ldr	r3, [r3, #0]
 8009f8a:	f003 0301 	and.w	r3, r3, #1
 8009f8e:	2b00      	cmp	r3, #0
 8009f90:	d004      	beq.n	8009f9c <HAL_RCCEx_PeriphCLKConfig+0xe8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8009f92:	687b      	ldr	r3, [r7, #4]
 8009f94:	685b      	ldr	r3, [r3, #4]
 8009f96:	4618      	mov	r0, r3
 8009f98:	f7ff fea9 	bl	8009cee <LL_RCC_SetUSARTClockSource>
  }

  /*-------------------- USART2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8009f9c:	687b      	ldr	r3, [r7, #4]
 8009f9e:	681b      	ldr	r3, [r3, #0]
 8009fa0:	f003 0302 	and.w	r3, r3, #2
 8009fa4:	2b00      	cmp	r3, #0
 8009fa6:	d004      	beq.n	8009fb2 <HAL_RCCEx_PeriphCLKConfig+0xfe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8009fa8:	687b      	ldr	r3, [r7, #4]
 8009faa:	689b      	ldr	r3, [r3, #8]
 8009fac:	4618      	mov	r0, r3
 8009fae:	f7ff fe9e 	bl	8009cee <LL_RCC_SetUSARTClockSource>
  }

  /*-------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8009fb2:	687b      	ldr	r3, [r7, #4]
 8009fb4:	681b      	ldr	r3, [r3, #0]
 8009fb6:	f003 0320 	and.w	r3, r3, #32
 8009fba:	2b00      	cmp	r3, #0
 8009fbc:	d004      	beq.n	8009fc8 <HAL_RCCEx_PeriphCLKConfig+0x114>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8009fbe:	687b      	ldr	r3, [r7, #4]
 8009fc0:	691b      	ldr	r3, [r3, #16]
 8009fc2:	4618      	mov	r0, r3
 8009fc4:	f7ff fec0 	bl	8009d48 <LL_RCC_SetLPUARTClockSource>
  }

  /*-------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8009fc8:	687b      	ldr	r3, [r7, #4]
 8009fca:	681b      	ldr	r3, [r3, #0]
 8009fcc:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8009fd0:	2b00      	cmp	r3, #0
 8009fd2:	d004      	beq.n	8009fde <HAL_RCCEx_PeriphCLKConfig+0x12a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8009fd4:	687b      	ldr	r3, [r7, #4]
 8009fd6:	6a1b      	ldr	r3, [r3, #32]
 8009fd8:	4618      	mov	r0, r3
 8009fda:	f7ff fee6 	bl	8009daa <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8009fde:	687b      	ldr	r3, [r7, #4]
 8009fe0:	681b      	ldr	r3, [r3, #0]
 8009fe2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8009fe6:	2b00      	cmp	r3, #0
 8009fe8:	d004      	beq.n	8009ff4 <HAL_RCCEx_PeriphCLKConfig+0x140>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM2CLKSOURCE(PeriphClkInit->Lptim2ClockSelection));

    /* Configure the LPTIM2 clock source */
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8009fea:	687b      	ldr	r3, [r7, #4]
 8009fec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009fee:	4618      	mov	r0, r3
 8009ff0:	f7ff fedb 	bl	8009daa <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------- LPTIM3 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM3) == (RCC_PERIPHCLK_LPTIM3))
 8009ff4:	687b      	ldr	r3, [r7, #4]
 8009ff6:	681b      	ldr	r3, [r3, #0]
 8009ff8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8009ffc:	2b00      	cmp	r3, #0
 8009ffe:	d004      	beq.n	800a00a <HAL_RCCEx_PeriphCLKConfig+0x156>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM3CLKSOURCE(PeriphClkInit->Lptim3ClockSelection));

    /* Configure the LPTIM3 clock source */
    __HAL_RCC_LPTIM3_CONFIG(PeriphClkInit->Lptim3ClockSelection);
 800a000:	687b      	ldr	r3, [r7, #4]
 800a002:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a004:	4618      	mov	r0, r3
 800a006:	f7ff fed0 	bl	8009daa <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800a00a:	687b      	ldr	r3, [r7, #4]
 800a00c:	681b      	ldr	r3, [r3, #0]
 800a00e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a012:	2b00      	cmp	r3, #0
 800a014:	d004      	beq.n	800a020 <HAL_RCCEx_PeriphCLKConfig+0x16c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800a016:	687b      	ldr	r3, [r7, #4]
 800a018:	695b      	ldr	r3, [r3, #20]
 800a01a:	4618      	mov	r0, r3
 800a01c:	f7ff fea9 	bl	8009d72 <LL_RCC_SetI2CClockSource>
  }

  /*-------------------- I2C2 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800a020:	687b      	ldr	r3, [r7, #4]
 800a022:	681b      	ldr	r3, [r3, #0]
 800a024:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a028:	2b00      	cmp	r3, #0
 800a02a:	d004      	beq.n	800a036 <HAL_RCCEx_PeriphCLKConfig+0x182>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800a02c:	687b      	ldr	r3, [r7, #4]
 800a02e:	699b      	ldr	r3, [r3, #24]
 800a030:	4618      	mov	r0, r3
 800a032:	f7ff fe9e 	bl	8009d72 <LL_RCC_SetI2CClockSource>
  }

  /*-------------------- I2C3 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800a036:	687b      	ldr	r3, [r7, #4]
 800a038:	681b      	ldr	r3, [r3, #0]
 800a03a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a03e:	2b00      	cmp	r3, #0
 800a040:	d004      	beq.n	800a04c <HAL_RCCEx_PeriphCLKConfig+0x198>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800a042:	687b      	ldr	r3, [r7, #4]
 800a044:	69db      	ldr	r3, [r3, #28]
 800a046:	4618      	mov	r0, r3
 800a048:	f7ff fe93 	bl	8009d72 <LL_RCC_SetI2CClockSource>
  }

  /*-------------------- I2S2 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S2) == (RCC_PERIPHCLK_I2S2))
 800a04c:	687b      	ldr	r3, [r7, #4]
 800a04e:	681b      	ldr	r3, [r3, #0]
 800a050:	f003 0310 	and.w	r3, r3, #16
 800a054:	2b00      	cmp	r3, #0
 800a056:	d011      	beq.n	800a07c <HAL_RCCEx_PeriphCLKConfig+0x1c8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S2CLKSOURCE(PeriphClkInit->I2s2ClockSelection));

    /* Configure the I2S2 clock source */
    __HAL_RCC_I2S2_CONFIG(PeriphClkInit->I2s2ClockSelection);
 800a058:	687b      	ldr	r3, [r7, #4]
 800a05a:	68db      	ldr	r3, [r3, #12]
 800a05c:	4618      	mov	r0, r3
 800a05e:	f7ff fe5e 	bl	8009d1e <LL_RCC_SetI2SClockSource>

    if (PeriphClkInit->I2s2ClockSelection == RCC_I2S2CLKSOURCE_PLL)
 800a062:	687b      	ldr	r3, [r7, #4]
 800a064:	68db      	ldr	r3, [r3, #12]
 800a066:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800a06a:	d107      	bne.n	800a07c <HAL_RCCEx_PeriphCLKConfig+0x1c8>
    {
      /* Enable RCC_PLL_I2S2CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_I2S2CLK);
 800a06c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800a070:	68db      	ldr	r3, [r3, #12]
 800a072:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800a076:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800a07a:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------- RNG clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800a07c:	687b      	ldr	r3, [r7, #4]
 800a07e:	681b      	ldr	r3, [r3, #0]
 800a080:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800a084:	2b00      	cmp	r3, #0
 800a086:	d010      	beq.n	800a0aa <HAL_RCCEx_PeriphCLKConfig+0x1f6>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800a088:	687b      	ldr	r3, [r7, #4]
 800a08a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a08c:	4618      	mov	r0, r3
 800a08e:	f7ff fea5 	bl	8009ddc <LL_RCC_SetRNGClockSource>

    if (PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800a092:	687b      	ldr	r3, [r7, #4]
 800a094:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a096:	2b00      	cmp	r3, #0
 800a098:	d107      	bne.n	800a0aa <HAL_RCCEx_PeriphCLKConfig+0x1f6>
    {
      /* Enable RCC_PLL_RNGCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_RNGCLK);
 800a09a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800a09e:	68db      	ldr	r3, [r3, #12]
 800a0a0:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800a0a4:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800a0a8:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800a0aa:	687b      	ldr	r3, [r7, #4]
 800a0ac:	681b      	ldr	r3, [r3, #0]
 800a0ae:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800a0b2:	2b00      	cmp	r3, #0
 800a0b4:	d011      	beq.n	800a0da <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800a0b6:	687b      	ldr	r3, [r7, #4]
 800a0b8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a0ba:	4618      	mov	r0, r3
 800a0bc:	f7ff fea3 	bl	8009e06 <LL_RCC_SetADCClockSource>

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLL)
 800a0c0:	687b      	ldr	r3, [r7, #4]
 800a0c2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a0c4:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800a0c8:	d107      	bne.n	800a0da <HAL_RCCEx_PeriphCLKConfig+0x226>
    {
      /* Enable RCC_PLL_RNGCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 800a0ca:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800a0ce:	68db      	ldr	r3, [r3, #12]
 800a0d0:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800a0d4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800a0d8:	60d3      	str	r3, [r2, #12]
    }
  }

  return status;
 800a0da:	7cbb      	ldrb	r3, [r7, #18]
}
 800a0dc:	4618      	mov	r0, r3
 800a0de:	3718      	adds	r7, #24
 800a0e0:	46bd      	mov	sp, r7
 800a0e2:	bd80      	pop	{r7, pc}
 800a0e4:	58000400 	.word	0x58000400

0800a0e8 <HAL_RTC_Init>:
  * @brief  Initialize the RTC peripheral
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 800a0e8:	b580      	push	{r7, lr}
 800a0ea:	b084      	sub	sp, #16
 800a0ec:	af00      	add	r7, sp, #0
 800a0ee:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 800a0f0:	2301      	movs	r3, #1
 800a0f2:	73fb      	strb	r3, [r7, #15]

  /* Check the RTC peripheral state */
  if (hrtc != NULL)
 800a0f4:	687b      	ldr	r3, [r7, #4]
 800a0f6:	2b00      	cmp	r3, #0
 800a0f8:	d071      	beq.n	800a1de <HAL_RTC_Init+0xf6>
      {
        hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
      }
    }
#else
    if (hrtc->State == HAL_RTC_STATE_RESET)
 800a0fa:	687b      	ldr	r3, [r7, #4]
 800a0fc:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 800a100:	b2db      	uxtb	r3, r3
 800a102:	2b00      	cmp	r3, #0
 800a104:	d106      	bne.n	800a114 <HAL_RTC_Init+0x2c>
    {
      /* Allocate lock resource and initialize it */
      hrtc->Lock = HAL_UNLOCKED;
 800a106:	687b      	ldr	r3, [r7, #4]
 800a108:	2200      	movs	r2, #0
 800a10a:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

      /* Initialize RTC MSP */
      HAL_RTC_MspInit(hrtc);
 800a10e:	6878      	ldr	r0, [r7, #4]
 800a110:	f7f8 f826 	bl	8002160 <HAL_RTC_MspInit>
    }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_BUSY;
 800a114:	687b      	ldr	r3, [r7, #4]
 800a116:	2202      	movs	r2, #2
 800a118:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d

    /* Check if the calendar has been not initialized */
    if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 800a11c:	4b32      	ldr	r3, [pc, #200]	; (800a1e8 <HAL_RTC_Init+0x100>)
 800a11e:	68db      	ldr	r3, [r3, #12]
 800a120:	f003 0310 	and.w	r3, r3, #16
 800a124:	2b10      	cmp	r3, #16
 800a126:	d051      	beq.n	800a1cc <HAL_RTC_Init+0xe4>
    {
      /* Disable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800a128:	4b2f      	ldr	r3, [pc, #188]	; (800a1e8 <HAL_RTC_Init+0x100>)
 800a12a:	22ca      	movs	r2, #202	; 0xca
 800a12c:	625a      	str	r2, [r3, #36]	; 0x24
 800a12e:	4b2e      	ldr	r3, [pc, #184]	; (800a1e8 <HAL_RTC_Init+0x100>)
 800a130:	2253      	movs	r2, #83	; 0x53
 800a132:	625a      	str	r2, [r3, #36]	; 0x24

      /* Enter Initialization mode */
      status = RTC_EnterInitMode(hrtc);
 800a134:	6878      	ldr	r0, [r7, #4]
 800a136:	f000 fa11 	bl	800a55c <RTC_EnterInitMode>
 800a13a:	4603      	mov	r3, r0
 800a13c:	73fb      	strb	r3, [r7, #15]
      if (status == HAL_OK)
 800a13e:	7bfb      	ldrb	r3, [r7, #15]
 800a140:	2b00      	cmp	r3, #0
 800a142:	d13f      	bne.n	800a1c4 <HAL_RTC_Init+0xdc>
      {
        /* Clear RTC_CR FMT, OSEL and POL Bits */
        CLEAR_BIT(RTC->CR, (RTC_CR_FMT | RTC_CR_POL | RTC_CR_OSEL | RTC_CR_TAMPOE));
 800a144:	4b28      	ldr	r3, [pc, #160]	; (800a1e8 <HAL_RTC_Init+0x100>)
 800a146:	699b      	ldr	r3, [r3, #24]
 800a148:	4a27      	ldr	r2, [pc, #156]	; (800a1e8 <HAL_RTC_Init+0x100>)
 800a14a:	f023 638e 	bic.w	r3, r3, #74448896	; 0x4700000
 800a14e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800a152:	6193      	str	r3, [r2, #24]
        /* Set RTC_CR register */
        SET_BIT(RTC->CR, (hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity));
 800a154:	4b24      	ldr	r3, [pc, #144]	; (800a1e8 <HAL_RTC_Init+0x100>)
 800a156:	699a      	ldr	r2, [r3, #24]
 800a158:	687b      	ldr	r3, [r7, #4]
 800a15a:	6859      	ldr	r1, [r3, #4]
 800a15c:	687b      	ldr	r3, [r7, #4]
 800a15e:	691b      	ldr	r3, [r3, #16]
 800a160:	4319      	orrs	r1, r3
 800a162:	687b      	ldr	r3, [r7, #4]
 800a164:	699b      	ldr	r3, [r3, #24]
 800a166:	430b      	orrs	r3, r1
 800a168:	491f      	ldr	r1, [pc, #124]	; (800a1e8 <HAL_RTC_Init+0x100>)
 800a16a:	4313      	orrs	r3, r2
 800a16c:	618b      	str	r3, [r1, #24]

        /* Configure the RTC PRER */
        WRITE_REG(RTC->PRER, ((hrtc->Init.SynchPrediv) | (hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos)));
 800a16e:	687b      	ldr	r3, [r7, #4]
 800a170:	68da      	ldr	r2, [r3, #12]
 800a172:	687b      	ldr	r3, [r7, #4]
 800a174:	689b      	ldr	r3, [r3, #8]
 800a176:	041b      	lsls	r3, r3, #16
 800a178:	491b      	ldr	r1, [pc, #108]	; (800a1e8 <HAL_RTC_Init+0x100>)
 800a17a:	4313      	orrs	r3, r2
 800a17c:	610b      	str	r3, [r1, #16]

        /* Configure the Binary mode */
        MODIFY_REG(RTC->ICSR, RTC_ICSR_BIN | RTC_ICSR_BCDU, hrtc->Init.BinMode | hrtc->Init.BinMixBcdU);
 800a17e:	4b1a      	ldr	r3, [pc, #104]	; (800a1e8 <HAL_RTC_Init+0x100>)
 800a180:	68db      	ldr	r3, [r3, #12]
 800a182:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 800a186:	687b      	ldr	r3, [r7, #4]
 800a188:	6a59      	ldr	r1, [r3, #36]	; 0x24
 800a18a:	687b      	ldr	r3, [r7, #4]
 800a18c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a18e:	430b      	orrs	r3, r1
 800a190:	4915      	ldr	r1, [pc, #84]	; (800a1e8 <HAL_RTC_Init+0x100>)
 800a192:	4313      	orrs	r3, r2
 800a194:	60cb      	str	r3, [r1, #12]

        /* Exit Initialization mode */
        status = RTC_ExitInitMode(hrtc);
 800a196:	6878      	ldr	r0, [r7, #4]
 800a198:	f000 fa14 	bl	800a5c4 <RTC_ExitInitMode>
 800a19c:	4603      	mov	r3, r0
 800a19e:	73fb      	strb	r3, [r7, #15]
        if (status == HAL_OK)
 800a1a0:	7bfb      	ldrb	r3, [r7, #15]
 800a1a2:	2b00      	cmp	r3, #0
 800a1a4:	d10e      	bne.n	800a1c4 <HAL_RTC_Init+0xdc>
        {
          MODIFY_REG(RTC->CR, \
 800a1a6:	4b10      	ldr	r3, [pc, #64]	; (800a1e8 <HAL_RTC_Init+0x100>)
 800a1a8:	699b      	ldr	r3, [r3, #24]
 800a1aa:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
 800a1ae:	687b      	ldr	r3, [r7, #4]
 800a1b0:	6a19      	ldr	r1, [r3, #32]
 800a1b2:	687b      	ldr	r3, [r7, #4]
 800a1b4:	69db      	ldr	r3, [r3, #28]
 800a1b6:	4319      	orrs	r1, r3
 800a1b8:	687b      	ldr	r3, [r7, #4]
 800a1ba:	695b      	ldr	r3, [r3, #20]
 800a1bc:	430b      	orrs	r3, r1
 800a1be:	490a      	ldr	r1, [pc, #40]	; (800a1e8 <HAL_RTC_Init+0x100>)
 800a1c0:	4313      	orrs	r3, r2
 800a1c2:	618b      	str	r3, [r1, #24]
                    hrtc->Init.OutPutPullUp | hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
        }
      }

      /* Enable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800a1c4:	4b08      	ldr	r3, [pc, #32]	; (800a1e8 <HAL_RTC_Init+0x100>)
 800a1c6:	22ff      	movs	r2, #255	; 0xff
 800a1c8:	625a      	str	r2, [r3, #36]	; 0x24
 800a1ca:	e001      	b.n	800a1d0 <HAL_RTC_Init+0xe8>
    }
    else
    {
      /* Calendar is already initialized */
      /* Set flag to OK */
      status = HAL_OK;
 800a1cc:	2300      	movs	r3, #0
 800a1ce:	73fb      	strb	r3, [r7, #15]
    }

    if (status == HAL_OK)
 800a1d0:	7bfb      	ldrb	r3, [r7, #15]
 800a1d2:	2b00      	cmp	r3, #0
 800a1d4:	d103      	bne.n	800a1de <HAL_RTC_Init+0xf6>
    {
      hrtc->State = HAL_RTC_STATE_READY;
 800a1d6:	687b      	ldr	r3, [r7, #4]
 800a1d8:	2201      	movs	r2, #1
 800a1da:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
    }
  }

  return status;
 800a1de:	7bfb      	ldrb	r3, [r7, #15]
}
 800a1e0:	4618      	mov	r0, r3
 800a1e2:	3710      	adds	r7, #16
 800a1e4:	46bd      	mov	sp, r7
 800a1e6:	bd80      	pop	{r7, pc}
 800a1e8:	40002800 	.word	0x40002800

0800a1ec <HAL_RTC_SetAlarm_IT>:
  *             @arg RTC_FORMAT_BIN: Binary format
  *             @arg RTC_FORMAT_BCD: BCD format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetAlarm_IT(RTC_HandleTypeDef *hrtc, RTC_AlarmTypeDef *sAlarm, uint32_t Format)
{
 800a1ec:	b590      	push	{r4, r7, lr}
 800a1ee:	b087      	sub	sp, #28
 800a1f0:	af00      	add	r7, sp, #0
 800a1f2:	60f8      	str	r0, [r7, #12]
 800a1f4:	60b9      	str	r1, [r7, #8]
 800a1f6:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0;
 800a1f8:	2300      	movs	r3, #0
 800a1fa:	617b      	str	r3, [r7, #20]
  uint32_t binaryMode;

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800a1fc:	68fb      	ldr	r3, [r7, #12]
 800a1fe:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 800a202:	2b01      	cmp	r3, #1
 800a204:	d101      	bne.n	800a20a <HAL_RTC_SetAlarm_IT+0x1e>
 800a206:	2302      	movs	r3, #2
 800a208:	e0f3      	b.n	800a3f2 <HAL_RTC_SetAlarm_IT+0x206>
 800a20a:	68fb      	ldr	r3, [r7, #12]
 800a20c:	2201      	movs	r2, #1
 800a20e:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  hrtc->State = HAL_RTC_STATE_BUSY;
 800a212:	68fb      	ldr	r3, [r7, #12]
 800a214:	2202      	movs	r2, #2
 800a216:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
    assert_param((sAlarm->AlarmSubSecondMask >> RTC_ALRMASSR_MASKSS_Pos) <= (8U + (READ_BIT(RTC->ICSR, RTC_ICSR_BCDU) >> RTC_ICSR_BCDU_Pos)));
  }
#endif

  /* Get Binary mode (32-bit free-running counter configuration) */
  binaryMode = READ_BIT(RTC->ICSR, RTC_ICSR_BIN);
 800a21a:	4b78      	ldr	r3, [pc, #480]	; (800a3fc <HAL_RTC_SetAlarm_IT+0x210>)
 800a21c:	68db      	ldr	r3, [r3, #12]
 800a21e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800a222:	613b      	str	r3, [r7, #16]

  if (binaryMode != RTC_BINARY_ONLY)
 800a224:	693b      	ldr	r3, [r7, #16]
 800a226:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800a22a:	d06a      	beq.n	800a302 <HAL_RTC_SetAlarm_IT+0x116>
  {
    if (Format == RTC_FORMAT_BIN)
 800a22c:	687b      	ldr	r3, [r7, #4]
 800a22e:	2b00      	cmp	r3, #0
 800a230:	d13a      	bne.n	800a2a8 <HAL_RTC_SetAlarm_IT+0xbc>
    {
      if (READ_BIT(RTC->CR, RTC_CR_FMT) != 0U)
 800a232:	4b72      	ldr	r3, [pc, #456]	; (800a3fc <HAL_RTC_SetAlarm_IT+0x210>)
 800a234:	699b      	ldr	r3, [r3, #24]
 800a236:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a23a:	2b00      	cmp	r3, #0
 800a23c:	d102      	bne.n	800a244 <HAL_RTC_SetAlarm_IT+0x58>
        assert_param(IS_RTC_HOUR12(sAlarm->AlarmTime.Hours));
        assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
      }
      else
      {
        sAlarm->AlarmTime.TimeFormat = 0x00U;
 800a23e:	68bb      	ldr	r3, [r7, #8]
 800a240:	2200      	movs	r2, #0
 800a242:	70da      	strb	r2, [r3, #3]
        assert_param(IS_RTC_HOUR24(sAlarm->AlarmTime.Hours));
      }
      assert_param(IS_RTC_MINUTES(sAlarm->AlarmTime.Minutes));
      assert_param(IS_RTC_SECONDS(sAlarm->AlarmTime.Seconds));

      if( sAlarm->AlarmMask != RTC_ALARMMASK_DATEWEEKDAY )
 800a244:	68bb      	ldr	r3, [r7, #8]
 800a246:	695b      	ldr	r3, [r3, #20]
 800a248:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
        {
          assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(sAlarm->AlarmDateWeekDay));
        }
      }

      tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 800a24c:	68bb      	ldr	r3, [r7, #8]
 800a24e:	781b      	ldrb	r3, [r3, #0]
 800a250:	4618      	mov	r0, r3
 800a252:	f000 f9f5 	bl	800a640 <RTC_ByteToBcd2>
 800a256:	4603      	mov	r3, r0
 800a258:	041c      	lsls	r4, r3, #16
                ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 800a25a:	68bb      	ldr	r3, [r7, #8]
 800a25c:	785b      	ldrb	r3, [r3, #1]
 800a25e:	4618      	mov	r0, r3
 800a260:	f000 f9ee 	bl	800a640 <RTC_ByteToBcd2>
 800a264:	4603      	mov	r3, r0
 800a266:	021b      	lsls	r3, r3, #8
      tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 800a268:	431c      	orrs	r4, r3
                ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 800a26a:	68bb      	ldr	r3, [r7, #8]
 800a26c:	789b      	ldrb	r3, [r3, #2]
 800a26e:	4618      	mov	r0, r3
 800a270:	f000 f9e6 	bl	800a640 <RTC_ByteToBcd2>
 800a274:	4603      	mov	r3, r0
                ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 800a276:	ea44 0203 	orr.w	r2, r4, r3
                ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 800a27a:	68bb      	ldr	r3, [r7, #8]
 800a27c:	78db      	ldrb	r3, [r3, #3]
 800a27e:	059b      	lsls	r3, r3, #22
                ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 800a280:	ea42 0403 	orr.w	r4, r2, r3
                ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 800a284:	68bb      	ldr	r3, [r7, #8]
 800a286:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800a28a:	4618      	mov	r0, r3
 800a28c:	f000 f9d8 	bl	800a640 <RTC_ByteToBcd2>
 800a290:	4603      	mov	r3, r0
 800a292:	061b      	lsls	r3, r3, #24
                ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 800a294:	ea44 0203 	orr.w	r2, r4, r3
                ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
 800a298:	68bb      	ldr	r3, [r7, #8]
 800a29a:	6a1b      	ldr	r3, [r3, #32]
                ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 800a29c:	431a      	orrs	r2, r3
                ((uint32_t)sAlarm->AlarmMask));
 800a29e:	68bb      	ldr	r3, [r7, #8]
 800a2a0:	695b      	ldr	r3, [r3, #20]
      tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 800a2a2:	4313      	orrs	r3, r2
 800a2a4:	617b      	str	r3, [r7, #20]
 800a2a6:	e02c      	b.n	800a302 <HAL_RTC_SetAlarm_IT+0x116>
    }
    else /* Format BCD */
    {
      if( sAlarm->AlarmMask != RTC_ALARMMASK_ALL )
 800a2a8:	68bb      	ldr	r3, [r7, #8]
 800a2aa:	695b      	ldr	r3, [r3, #20]
 800a2ac:	f1b3 3f80 	cmp.w	r3, #2155905152	; 0x80808080
 800a2b0:	d00d      	beq.n	800a2ce <HAL_RTC_SetAlarm_IT+0xe2>
      {
        if( sAlarm->AlarmMask != RTC_ALARMMASK_HOURS )
 800a2b2:	68bb      	ldr	r3, [r7, #8]
 800a2b4:	695b      	ldr	r3, [r3, #20]
 800a2b6:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800a2ba:	d008      	beq.n	800a2ce <HAL_RTC_SetAlarm_IT+0xe2>
        {
          if (READ_BIT(RTC->CR, RTC_CR_FMT) != 0U)
 800a2bc:	4b4f      	ldr	r3, [pc, #316]	; (800a3fc <HAL_RTC_SetAlarm_IT+0x210>)
 800a2be:	699b      	ldr	r3, [r3, #24]
 800a2c0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a2c4:	2b00      	cmp	r3, #0
 800a2c6:	d102      	bne.n	800a2ce <HAL_RTC_SetAlarm_IT+0xe2>
            assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours)));
            assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
          }
          else
          {
            sAlarm->AlarmTime.TimeFormat = 0x00U;
 800a2c8:	68bb      	ldr	r3, [r7, #8]
 800a2ca:	2200      	movs	r2, #0
 800a2cc:	70da      	strb	r2, [r3, #3]
        {
          assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(RTC_Bcd2ToByte(sAlarm->AlarmDateWeekDay)));
        }
      }
#endif /* USE_FULL_ASSERT */
      tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 800a2ce:	68bb      	ldr	r3, [r7, #8]
 800a2d0:	781b      	ldrb	r3, [r3, #0]
 800a2d2:	041a      	lsls	r2, r3, #16
                ((uint32_t)(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 800a2d4:	68bb      	ldr	r3, [r7, #8]
 800a2d6:	785b      	ldrb	r3, [r3, #1]
 800a2d8:	021b      	lsls	r3, r3, #8
      tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 800a2da:	4313      	orrs	r3, r2
                ((uint32_t)(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 800a2dc:	68ba      	ldr	r2, [r7, #8]
 800a2de:	7892      	ldrb	r2, [r2, #2]
                ((uint32_t)(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 800a2e0:	431a      	orrs	r2, r3
                ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 800a2e2:	68bb      	ldr	r3, [r7, #8]
 800a2e4:	78db      	ldrb	r3, [r3, #3]
 800a2e6:	059b      	lsls	r3, r3, #22
                ((uint32_t)(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 800a2e8:	431a      	orrs	r2, r3
                ((uint32_t)(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 800a2ea:	68bb      	ldr	r3, [r7, #8]
 800a2ec:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800a2f0:	061b      	lsls	r3, r3, #24
                ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 800a2f2:	431a      	orrs	r2, r3
                ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
 800a2f4:	68bb      	ldr	r3, [r7, #8]
 800a2f6:	6a1b      	ldr	r3, [r3, #32]
                ((uint32_t)(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 800a2f8:	431a      	orrs	r2, r3
                ((uint32_t)sAlarm->AlarmMask));
 800a2fa:	68bb      	ldr	r3, [r7, #8]
 800a2fc:	695b      	ldr	r3, [r3, #20]
      tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 800a2fe:	4313      	orrs	r3, r2
 800a300:	617b      	str	r3, [r7, #20]

    }
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800a302:	4b3e      	ldr	r3, [pc, #248]	; (800a3fc <HAL_RTC_SetAlarm_IT+0x210>)
 800a304:	22ca      	movs	r2, #202	; 0xca
 800a306:	625a      	str	r2, [r3, #36]	; 0x24
 800a308:	4b3c      	ldr	r3, [pc, #240]	; (800a3fc <HAL_RTC_SetAlarm_IT+0x210>)
 800a30a:	2253      	movs	r2, #83	; 0x53
 800a30c:	625a      	str	r2, [r3, #36]	; 0x24

  /* Configure the Alarm register */
  if (sAlarm->Alarm == RTC_ALARM_A)
 800a30e:	68bb      	ldr	r3, [r7, #8]
 800a310:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a312:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800a316:	d12c      	bne.n	800a372 <HAL_RTC_SetAlarm_IT+0x186>
  {
    /* Disable the Alarm A interrupt */
    CLEAR_BIT(RTC->CR, RTC_CR_ALRAE | RTC_CR_ALRAIE);
 800a318:	4b38      	ldr	r3, [pc, #224]	; (800a3fc <HAL_RTC_SetAlarm_IT+0x210>)
 800a31a:	699b      	ldr	r3, [r3, #24]
 800a31c:	4a37      	ldr	r2, [pc, #220]	; (800a3fc <HAL_RTC_SetAlarm_IT+0x210>)
 800a31e:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 800a322:	6193      	str	r3, [r2, #24]
    /* Clear flag alarm A */
    WRITE_REG(RTC->SCR, RTC_SCR_CALRAF);
 800a324:	4b35      	ldr	r3, [pc, #212]	; (800a3fc <HAL_RTC_SetAlarm_IT+0x210>)
 800a326:	2201      	movs	r2, #1
 800a328:	65da      	str	r2, [r3, #92]	; 0x5c

    if (binaryMode == RTC_BINARY_ONLY)
 800a32a:	693b      	ldr	r3, [r7, #16]
 800a32c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800a330:	d107      	bne.n	800a342 <HAL_RTC_SetAlarm_IT+0x156>
    {
      RTC->ALRMASSR = sAlarm->AlarmSubSecondMask | sAlarm->BinaryAutoClr;
 800a332:	68bb      	ldr	r3, [r7, #8]
 800a334:	699a      	ldr	r2, [r3, #24]
 800a336:	68bb      	ldr	r3, [r7, #8]
 800a338:	69db      	ldr	r3, [r3, #28]
 800a33a:	4930      	ldr	r1, [pc, #192]	; (800a3fc <HAL_RTC_SetAlarm_IT+0x210>)
 800a33c:	4313      	orrs	r3, r2
 800a33e:	644b      	str	r3, [r1, #68]	; 0x44
 800a340:	e006      	b.n	800a350 <HAL_RTC_SetAlarm_IT+0x164>
    }
    else
    {
      WRITE_REG(RTC->ALRMAR, tmpreg);
 800a342:	4a2e      	ldr	r2, [pc, #184]	; (800a3fc <HAL_RTC_SetAlarm_IT+0x210>)
 800a344:	697b      	ldr	r3, [r7, #20]
 800a346:	6413      	str	r3, [r2, #64]	; 0x40
      WRITE_REG(RTC->ALRMASSR, sAlarm->AlarmSubSecondMask);
 800a348:	4a2c      	ldr	r2, [pc, #176]	; (800a3fc <HAL_RTC_SetAlarm_IT+0x210>)
 800a34a:	68bb      	ldr	r3, [r7, #8]
 800a34c:	699b      	ldr	r3, [r3, #24]
 800a34e:	6453      	str	r3, [r2, #68]	; 0x44
    }

    WRITE_REG(RTC->ALRABINR, sAlarm->AlarmTime.SubSeconds);
 800a350:	4a2a      	ldr	r2, [pc, #168]	; (800a3fc <HAL_RTC_SetAlarm_IT+0x210>)
 800a352:	68bb      	ldr	r3, [r7, #8]
 800a354:	685b      	ldr	r3, [r3, #4]
 800a356:	6713      	str	r3, [r2, #112]	; 0x70

    /* Store in the handle the Alarm A enabled */
    SET_BIT(hrtc->IsEnabled.RtcFeatures, RTC_MISR_ALRAMF);
 800a358:	68fb      	ldr	r3, [r7, #12]
 800a35a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a35c:	f043 0201 	orr.w	r2, r3, #1
 800a360:	68fb      	ldr	r3, [r7, #12]
 800a362:	631a      	str	r2, [r3, #48]	; 0x30

    /* Configure the Alarm interrupt */
    SET_BIT(RTC->CR, RTC_CR_ALRAE | RTC_CR_ALRAIE);
 800a364:	4b25      	ldr	r3, [pc, #148]	; (800a3fc <HAL_RTC_SetAlarm_IT+0x210>)
 800a366:	699b      	ldr	r3, [r3, #24]
 800a368:	4a24      	ldr	r2, [pc, #144]	; (800a3fc <HAL_RTC_SetAlarm_IT+0x210>)
 800a36a:	f443 5388 	orr.w	r3, r3, #4352	; 0x1100
 800a36e:	6193      	str	r3, [r2, #24]
 800a370:	e02b      	b.n	800a3ca <HAL_RTC_SetAlarm_IT+0x1de>
  }
  else
  {
    /* Disable the Alarm B interrupt */
    CLEAR_BIT(RTC->CR, RTC_CR_ALRBE | RTC_CR_ALRBIE);
 800a372:	4b22      	ldr	r3, [pc, #136]	; (800a3fc <HAL_RTC_SetAlarm_IT+0x210>)
 800a374:	699b      	ldr	r3, [r3, #24]
 800a376:	4a21      	ldr	r2, [pc, #132]	; (800a3fc <HAL_RTC_SetAlarm_IT+0x210>)
 800a378:	f423 5308 	bic.w	r3, r3, #8704	; 0x2200
 800a37c:	6193      	str	r3, [r2, #24]
    /* Clear flag alarm B */
    WRITE_REG(RTC->SCR, RTC_SCR_CALRBF);
 800a37e:	4b1f      	ldr	r3, [pc, #124]	; (800a3fc <HAL_RTC_SetAlarm_IT+0x210>)
 800a380:	2202      	movs	r2, #2
 800a382:	65da      	str	r2, [r3, #92]	; 0x5c

    if (binaryMode == RTC_BINARY_ONLY)
 800a384:	693b      	ldr	r3, [r7, #16]
 800a386:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800a38a:	d107      	bne.n	800a39c <HAL_RTC_SetAlarm_IT+0x1b0>
    {
      WRITE_REG(RTC->ALRMBSSR, sAlarm->AlarmSubSecondMask | sAlarm->BinaryAutoClr);
 800a38c:	68bb      	ldr	r3, [r7, #8]
 800a38e:	699a      	ldr	r2, [r3, #24]
 800a390:	68bb      	ldr	r3, [r7, #8]
 800a392:	69db      	ldr	r3, [r3, #28]
 800a394:	4919      	ldr	r1, [pc, #100]	; (800a3fc <HAL_RTC_SetAlarm_IT+0x210>)
 800a396:	4313      	orrs	r3, r2
 800a398:	64cb      	str	r3, [r1, #76]	; 0x4c
 800a39a:	e006      	b.n	800a3aa <HAL_RTC_SetAlarm_IT+0x1be>
    }
    else
    {
      WRITE_REG(RTC->ALRMBR, tmpreg);
 800a39c:	4a17      	ldr	r2, [pc, #92]	; (800a3fc <HAL_RTC_SetAlarm_IT+0x210>)
 800a39e:	697b      	ldr	r3, [r7, #20]
 800a3a0:	6493      	str	r3, [r2, #72]	; 0x48
      WRITE_REG(RTC->ALRMBSSR, sAlarm->AlarmSubSecondMask);
 800a3a2:	4a16      	ldr	r2, [pc, #88]	; (800a3fc <HAL_RTC_SetAlarm_IT+0x210>)
 800a3a4:	68bb      	ldr	r3, [r7, #8]
 800a3a6:	699b      	ldr	r3, [r3, #24]
 800a3a8:	64d3      	str	r3, [r2, #76]	; 0x4c
    }

    WRITE_REG(RTC->ALRBBINR, sAlarm->AlarmTime.SubSeconds);
 800a3aa:	4a14      	ldr	r2, [pc, #80]	; (800a3fc <HAL_RTC_SetAlarm_IT+0x210>)
 800a3ac:	68bb      	ldr	r3, [r7, #8]
 800a3ae:	685b      	ldr	r3, [r3, #4]
 800a3b0:	6753      	str	r3, [r2, #116]	; 0x74

    /* Store in the handle the Alarm B enabled */
    SET_BIT(hrtc->IsEnabled.RtcFeatures, RTC_MISR_ALRBMF);
 800a3b2:	68fb      	ldr	r3, [r7, #12]
 800a3b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a3b6:	f043 0202 	orr.w	r2, r3, #2
 800a3ba:	68fb      	ldr	r3, [r7, #12]
 800a3bc:	631a      	str	r2, [r3, #48]	; 0x30

    /* Configure the Alarm interrupt */
    SET_BIT(RTC->CR, RTC_CR_ALRBE | RTC_CR_ALRBIE);
 800a3be:	4b0f      	ldr	r3, [pc, #60]	; (800a3fc <HAL_RTC_SetAlarm_IT+0x210>)
 800a3c0:	699b      	ldr	r3, [r3, #24]
 800a3c2:	4a0e      	ldr	r2, [pc, #56]	; (800a3fc <HAL_RTC_SetAlarm_IT+0x210>)
 800a3c4:	f443 5308 	orr.w	r3, r3, #8704	; 0x2200
 800a3c8:	6193      	str	r3, [r2, #24]
  }

  /* RTC Alarm Interrupt Configuration: EXTI configuration */
  __HAL_RTC_ALARM_EXTI_ENABLE_IT();
 800a3ca:	4b0d      	ldr	r3, [pc, #52]	; (800a400 <HAL_RTC_SetAlarm_IT+0x214>)
 800a3cc:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800a3d0:	4a0b      	ldr	r2, [pc, #44]	; (800a400 <HAL_RTC_SetAlarm_IT+0x214>)
 800a3d2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800a3d6:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800a3da:	4b08      	ldr	r3, [pc, #32]	; (800a3fc <HAL_RTC_SetAlarm_IT+0x210>)
 800a3dc:	22ff      	movs	r2, #255	; 0xff
 800a3de:	625a      	str	r2, [r3, #36]	; 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 800a3e0:	68fb      	ldr	r3, [r7, #12]
 800a3e2:	2201      	movs	r2, #1
 800a3e4:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800a3e8:	68fb      	ldr	r3, [r7, #12]
 800a3ea:	2200      	movs	r2, #0
 800a3ec:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

  return HAL_OK;
 800a3f0:	2300      	movs	r3, #0
}
 800a3f2:	4618      	mov	r0, r3
 800a3f4:	371c      	adds	r7, #28
 800a3f6:	46bd      	mov	sp, r7
 800a3f8:	bd90      	pop	{r4, r7, pc}
 800a3fa:	bf00      	nop
 800a3fc:	40002800 	.word	0x40002800
 800a400:	58000800 	.word	0x58000800

0800a404 <HAL_RTC_DeactivateAlarm>:
  *            @arg RTC_ALARM_A:  AlarmA
  *            @arg RTC_ALARM_B:  AlarmB
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_DeactivateAlarm(RTC_HandleTypeDef *hrtc, uint32_t Alarm)
{
 800a404:	b480      	push	{r7}
 800a406:	b083      	sub	sp, #12
 800a408:	af00      	add	r7, sp, #0
 800a40a:	6078      	str	r0, [r7, #4]
 800a40c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_RTC_ALARM(Alarm));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800a40e:	687b      	ldr	r3, [r7, #4]
 800a410:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 800a414:	2b01      	cmp	r3, #1
 800a416:	d101      	bne.n	800a41c <HAL_RTC_DeactivateAlarm+0x18>
 800a418:	2302      	movs	r3, #2
 800a41a:	e048      	b.n	800a4ae <HAL_RTC_DeactivateAlarm+0xaa>
 800a41c:	687b      	ldr	r3, [r7, #4]
 800a41e:	2201      	movs	r2, #1
 800a420:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

  hrtc->State = HAL_RTC_STATE_BUSY;
 800a424:	687b      	ldr	r3, [r7, #4]
 800a426:	2202      	movs	r2, #2
 800a428:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800a42c:	4b22      	ldr	r3, [pc, #136]	; (800a4b8 <HAL_RTC_DeactivateAlarm+0xb4>)
 800a42e:	22ca      	movs	r2, #202	; 0xca
 800a430:	625a      	str	r2, [r3, #36]	; 0x24
 800a432:	4b21      	ldr	r3, [pc, #132]	; (800a4b8 <HAL_RTC_DeactivateAlarm+0xb4>)
 800a434:	2253      	movs	r2, #83	; 0x53
 800a436:	625a      	str	r2, [r3, #36]	; 0x24

  if (Alarm == RTC_ALARM_A)
 800a438:	683b      	ldr	r3, [r7, #0]
 800a43a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800a43e:	d115      	bne.n	800a46c <HAL_RTC_DeactivateAlarm+0x68>
  {
    /* AlarmA, In case of interrupt mode is used, the interrupt source must disabled */
    CLEAR_BIT(RTC->CR, RTC_CR_ALRAE | RTC_CR_ALRAIE);
 800a440:	4b1d      	ldr	r3, [pc, #116]	; (800a4b8 <HAL_RTC_DeactivateAlarm+0xb4>)
 800a442:	699b      	ldr	r3, [r3, #24]
 800a444:	4a1c      	ldr	r2, [pc, #112]	; (800a4b8 <HAL_RTC_DeactivateAlarm+0xb4>)
 800a446:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 800a44a:	6193      	str	r3, [r2, #24]

    /* AlarmA, Clear SSCLR */
    CLEAR_BIT(RTC->ALRMASSR, RTC_ALRMASSR_SSCLR);
 800a44c:	4b1a      	ldr	r3, [pc, #104]	; (800a4b8 <HAL_RTC_DeactivateAlarm+0xb4>)
 800a44e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a450:	4a19      	ldr	r2, [pc, #100]	; (800a4b8 <HAL_RTC_DeactivateAlarm+0xb4>)
 800a452:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800a456:	6453      	str	r3, [r2, #68]	; 0x44

    /* Store in the handle the Alarm A disabled */
    CLEAR_BIT(hrtc->IsEnabled.RtcFeatures, RTC_MISR_ALRAMF);
 800a458:	687b      	ldr	r3, [r7, #4]
 800a45a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a45c:	f023 0201 	bic.w	r2, r3, #1
 800a460:	687b      	ldr	r3, [r7, #4]
 800a462:	631a      	str	r2, [r3, #48]	; 0x30

    /* Clear AlarmA flag */
    WRITE_REG(RTC->SCR, RTC_SCR_CALRAF);
 800a464:	4b14      	ldr	r3, [pc, #80]	; (800a4b8 <HAL_RTC_DeactivateAlarm+0xb4>)
 800a466:	2201      	movs	r2, #1
 800a468:	65da      	str	r2, [r3, #92]	; 0x5c
 800a46a:	e014      	b.n	800a496 <HAL_RTC_DeactivateAlarm+0x92>
  }
  else
  {
    /* AlarmB, In case of interrupt mode is used, the interrupt source must disabled */
    CLEAR_BIT(RTC->CR, RTC_CR_ALRBE | RTC_CR_ALRBIE);
 800a46c:	4b12      	ldr	r3, [pc, #72]	; (800a4b8 <HAL_RTC_DeactivateAlarm+0xb4>)
 800a46e:	699b      	ldr	r3, [r3, #24]
 800a470:	4a11      	ldr	r2, [pc, #68]	; (800a4b8 <HAL_RTC_DeactivateAlarm+0xb4>)
 800a472:	f423 5308 	bic.w	r3, r3, #8704	; 0x2200
 800a476:	6193      	str	r3, [r2, #24]

    /* AlarmB, Clear SSCLR */
    CLEAR_BIT(RTC->ALRMBSSR, RTC_ALRMBSSR_SSCLR);
 800a478:	4b0f      	ldr	r3, [pc, #60]	; (800a4b8 <HAL_RTC_DeactivateAlarm+0xb4>)
 800a47a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800a47c:	4a0e      	ldr	r2, [pc, #56]	; (800a4b8 <HAL_RTC_DeactivateAlarm+0xb4>)
 800a47e:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800a482:	64d3      	str	r3, [r2, #76]	; 0x4c

    /* Store in the handle the Alarm B disabled */
    CLEAR_BIT(hrtc->IsEnabled.RtcFeatures, RTC_MISR_ALRBMF);
 800a484:	687b      	ldr	r3, [r7, #4]
 800a486:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a488:	f023 0202 	bic.w	r2, r3, #2
 800a48c:	687b      	ldr	r3, [r7, #4]
 800a48e:	631a      	str	r2, [r3, #48]	; 0x30

    /* Clear AlarmB flag */
    WRITE_REG(RTC->SCR, RTC_SCR_CALRBF);
 800a490:	4b09      	ldr	r3, [pc, #36]	; (800a4b8 <HAL_RTC_DeactivateAlarm+0xb4>)
 800a492:	2202      	movs	r2, #2
 800a494:	65da      	str	r2, [r3, #92]	; 0x5c
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800a496:	4b08      	ldr	r3, [pc, #32]	; (800a4b8 <HAL_RTC_DeactivateAlarm+0xb4>)
 800a498:	22ff      	movs	r2, #255	; 0xff
 800a49a:	625a      	str	r2, [r3, #36]	; 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 800a49c:	687b      	ldr	r3, [r7, #4]
 800a49e:	2201      	movs	r2, #1
 800a4a0:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800a4a4:	687b      	ldr	r3, [r7, #4]
 800a4a6:	2200      	movs	r2, #0
 800a4a8:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

  return HAL_OK;
 800a4ac:	2300      	movs	r3, #0
}
 800a4ae:	4618      	mov	r0, r3
 800a4b0:	370c      	adds	r7, #12
 800a4b2:	46bd      	mov	sp, r7
 800a4b4:	bc80      	pop	{r7}
 800a4b6:	4770      	bx	lr
 800a4b8:	40002800 	.word	0x40002800

0800a4bc <HAL_RTC_AlarmIRQHandler>:
  * @brief  Handle Alarm interrupt request.
  * @param  hrtc RTC handle
  * @retval None
  */
void HAL_RTC_AlarmIRQHandler(RTC_HandleTypeDef *hrtc)
{
 800a4bc:	b580      	push	{r7, lr}
 800a4be:	b084      	sub	sp, #16
 800a4c0:	af00      	add	r7, sp, #0
 800a4c2:	6078      	str	r0, [r7, #4]
  uint32_t tmp = READ_REG(RTC->MISR) & READ_REG(hrtc->IsEnabled.RtcFeatures);
 800a4c4:	4b11      	ldr	r3, [pc, #68]	; (800a50c <HAL_RTC_AlarmIRQHandler+0x50>)
 800a4c6:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800a4c8:	687b      	ldr	r3, [r7, #4]
 800a4ca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a4cc:	4013      	ands	r3, r2
 800a4ce:	60fb      	str	r3, [r7, #12]

  if ((tmp & RTC_MISR_ALRAMF) != 0U)
 800a4d0:	68fb      	ldr	r3, [r7, #12]
 800a4d2:	f003 0301 	and.w	r3, r3, #1
 800a4d6:	2b00      	cmp	r3, #0
 800a4d8:	d005      	beq.n	800a4e6 <HAL_RTC_AlarmIRQHandler+0x2a>
  {
    /* Clear the AlarmA interrupt pending bit */
    WRITE_REG(RTC->SCR, RTC_SCR_CALRAF);
 800a4da:	4b0c      	ldr	r3, [pc, #48]	; (800a50c <HAL_RTC_AlarmIRQHandler+0x50>)
 800a4dc:	2201      	movs	r2, #1
 800a4de:	65da      	str	r2, [r3, #92]	; 0x5c

#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
    /* Call Compare Match registered Callback */
    hrtc->AlarmAEventCallback(hrtc);
#else
    HAL_RTC_AlarmAEventCallback(hrtc);
 800a4e0:	6878      	ldr	r0, [r7, #4]
 800a4e2:	f7f8 fbd6 	bl	8002c92 <HAL_RTC_AlarmAEventCallback>
#endif
  }

  if ((tmp & RTC_MISR_ALRBMF) != 0U)
 800a4e6:	68fb      	ldr	r3, [r7, #12]
 800a4e8:	f003 0302 	and.w	r3, r3, #2
 800a4ec:	2b00      	cmp	r3, #0
 800a4ee:	d005      	beq.n	800a4fc <HAL_RTC_AlarmIRQHandler+0x40>
  {
    /* Clear the AlarmB interrupt pending bit */
    WRITE_REG(RTC->SCR, RTC_SCR_CALRBF);
 800a4f0:	4b06      	ldr	r3, [pc, #24]	; (800a50c <HAL_RTC_AlarmIRQHandler+0x50>)
 800a4f2:	2202      	movs	r2, #2
 800a4f4:	65da      	str	r2, [r3, #92]	; 0x5c

#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
    /* Call Compare Match registered Callback */
    hrtc->AlarmBEventCallback(hrtc);
#else
    HAL_RTCEx_AlarmBEventCallback(hrtc);
 800a4f6:	6878      	ldr	r0, [r7, #4]
 800a4f8:	f000 f94a 	bl	800a790 <HAL_RTCEx_AlarmBEventCallback>
#endif
  }

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 800a4fc:	687b      	ldr	r3, [r7, #4]
 800a4fe:	2201      	movs	r2, #1
 800a500:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
}
 800a504:	bf00      	nop
 800a506:	3710      	adds	r7, #16
 800a508:	46bd      	mov	sp, r7
 800a50a:	bd80      	pop	{r7, pc}
 800a50c:	40002800 	.word	0x40002800

0800a510 <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 800a510:	b580      	push	{r7, lr}
 800a512:	b084      	sub	sp, #16
 800a514:	af00      	add	r7, sp, #0
 800a516:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  UNUSED(hrtc);
  /* Clear RSF flag */
  CLEAR_BIT(RTC->ICSR, RTC_ICSR_RSF);
 800a518:	4b0f      	ldr	r3, [pc, #60]	; (800a558 <HAL_RTC_WaitForSynchro+0x48>)
 800a51a:	68db      	ldr	r3, [r3, #12]
 800a51c:	4a0e      	ldr	r2, [pc, #56]	; (800a558 <HAL_RTC_WaitForSynchro+0x48>)
 800a51e:	f023 0320 	bic.w	r3, r3, #32
 800a522:	60d3      	str	r3, [r2, #12]

  tickstart = HAL_GetTick();
 800a524:	f7f8 f9a4 	bl	8002870 <HAL_GetTick>
 800a528:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while (READ_BIT(RTC->ICSR, RTC_ICSR_RSF) == 0U)
 800a52a:	e009      	b.n	800a540 <HAL_RTC_WaitForSynchro+0x30>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 800a52c:	f7f8 f9a0 	bl	8002870 <HAL_GetTick>
 800a530:	4602      	mov	r2, r0
 800a532:	68fb      	ldr	r3, [r7, #12]
 800a534:	1ad3      	subs	r3, r2, r3
 800a536:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800a53a:	d901      	bls.n	800a540 <HAL_RTC_WaitForSynchro+0x30>
    {
      return HAL_TIMEOUT;
 800a53c:	2303      	movs	r3, #3
 800a53e:	e006      	b.n	800a54e <HAL_RTC_WaitForSynchro+0x3e>
  while (READ_BIT(RTC->ICSR, RTC_ICSR_RSF) == 0U)
 800a540:	4b05      	ldr	r3, [pc, #20]	; (800a558 <HAL_RTC_WaitForSynchro+0x48>)
 800a542:	68db      	ldr	r3, [r3, #12]
 800a544:	f003 0320 	and.w	r3, r3, #32
 800a548:	2b00      	cmp	r3, #0
 800a54a:	d0ef      	beq.n	800a52c <HAL_RTC_WaitForSynchro+0x1c>
    }
  }

  return HAL_OK;
 800a54c:	2300      	movs	r3, #0
}
 800a54e:	4618      	mov	r0, r3
 800a550:	3710      	adds	r7, #16
 800a552:	46bd      	mov	sp, r7
 800a554:	bd80      	pop	{r7, pc}
 800a556:	bf00      	nop
 800a558:	40002800 	.word	0x40002800

0800a55c <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 800a55c:	b580      	push	{r7, lr}
 800a55e:	b084      	sub	sp, #16
 800a560:	af00      	add	r7, sp, #0
 800a562:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800a564:	2300      	movs	r3, #0
 800a566:	73fb      	strb	r3, [r7, #15]

  UNUSED(hrtc);
  /* Check if the Initialization mode is set */
  if (READ_BIT(RTC->ICSR, RTC_ICSR_INITF) == 0U)
 800a568:	4b15      	ldr	r3, [pc, #84]	; (800a5c0 <RTC_EnterInitMode+0x64>)
 800a56a:	68db      	ldr	r3, [r3, #12]
 800a56c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a570:	2b00      	cmp	r3, #0
 800a572:	d120      	bne.n	800a5b6 <RTC_EnterInitMode+0x5a>
  {
    /* Set the Initialization mode */
    SET_BIT(RTC->ICSR, RTC_ICSR_INIT);
 800a574:	4b12      	ldr	r3, [pc, #72]	; (800a5c0 <RTC_EnterInitMode+0x64>)
 800a576:	68db      	ldr	r3, [r3, #12]
 800a578:	4a11      	ldr	r2, [pc, #68]	; (800a5c0 <RTC_EnterInitMode+0x64>)
 800a57a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a57e:	60d3      	str	r3, [r2, #12]

    tickstart = HAL_GetTick();
 800a580:	f7f8 f976 	bl	8002870 <HAL_GetTick>
 800a584:	60b8      	str	r0, [r7, #8]
    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while ((READ_BIT(RTC->ICSR, RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
 800a586:	e00d      	b.n	800a5a4 <RTC_EnterInitMode+0x48>
    {
      if ((HAL_GetTick()  - tickstart) > RTC_TIMEOUT_VALUE)
 800a588:	f7f8 f972 	bl	8002870 <HAL_GetTick>
 800a58c:	4602      	mov	r2, r0
 800a58e:	68bb      	ldr	r3, [r7, #8]
 800a590:	1ad3      	subs	r3, r2, r3
 800a592:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800a596:	d905      	bls.n	800a5a4 <RTC_EnterInitMode+0x48>
      {
        status = HAL_TIMEOUT;
 800a598:	2303      	movs	r3, #3
 800a59a:	73fb      	strb	r3, [r7, #15]
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800a59c:	687b      	ldr	r3, [r7, #4]
 800a59e:	2203      	movs	r2, #3
 800a5a0:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
    while ((READ_BIT(RTC->ICSR, RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
 800a5a4:	4b06      	ldr	r3, [pc, #24]	; (800a5c0 <RTC_EnterInitMode+0x64>)
 800a5a6:	68db      	ldr	r3, [r3, #12]
 800a5a8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a5ac:	2b00      	cmp	r3, #0
 800a5ae:	d102      	bne.n	800a5b6 <RTC_EnterInitMode+0x5a>
 800a5b0:	7bfb      	ldrb	r3, [r7, #15]
 800a5b2:	2b03      	cmp	r3, #3
 800a5b4:	d1e8      	bne.n	800a588 <RTC_EnterInitMode+0x2c>
      }
    }
  }

  return status;
 800a5b6:	7bfb      	ldrb	r3, [r7, #15]
}
 800a5b8:	4618      	mov	r0, r3
 800a5ba:	3710      	adds	r7, #16
 800a5bc:	46bd      	mov	sp, r7
 800a5be:	bd80      	pop	{r7, pc}
 800a5c0:	40002800 	.word	0x40002800

0800a5c4 <RTC_ExitInitMode>:
  * @brief  Exit the RTC Initialization mode.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 800a5c4:	b580      	push	{r7, lr}
 800a5c6:	b084      	sub	sp, #16
 800a5c8:	af00      	add	r7, sp, #0
 800a5ca:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800a5cc:	2300      	movs	r3, #0
 800a5ce:	73fb      	strb	r3, [r7, #15]

  /* Exit Initialization mode */
  CLEAR_BIT(RTC->ICSR, RTC_ICSR_INIT);
 800a5d0:	4b1a      	ldr	r3, [pc, #104]	; (800a63c <RTC_ExitInitMode+0x78>)
 800a5d2:	68db      	ldr	r3, [r3, #12]
 800a5d4:	4a19      	ldr	r2, [pc, #100]	; (800a63c <RTC_ExitInitMode+0x78>)
 800a5d6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800a5da:	60d3      	str	r3, [r2, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(RTC->CR, RTC_CR_BYPSHAD) == 0U)
 800a5dc:	4b17      	ldr	r3, [pc, #92]	; (800a63c <RTC_ExitInitMode+0x78>)
 800a5de:	699b      	ldr	r3, [r3, #24]
 800a5e0:	f003 0320 	and.w	r3, r3, #32
 800a5e4:	2b00      	cmp	r3, #0
 800a5e6:	d10c      	bne.n	800a602 <RTC_ExitInitMode+0x3e>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800a5e8:	6878      	ldr	r0, [r7, #4]
 800a5ea:	f7ff ff91 	bl	800a510 <HAL_RTC_WaitForSynchro>
 800a5ee:	4603      	mov	r3, r0
 800a5f0:	2b00      	cmp	r3, #0
 800a5f2:	d01e      	beq.n	800a632 <RTC_ExitInitMode+0x6e>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800a5f4:	687b      	ldr	r3, [r7, #4]
 800a5f6:	2203      	movs	r2, #3
 800a5f8:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
      status = HAL_TIMEOUT;
 800a5fc:	2303      	movs	r3, #3
 800a5fe:	73fb      	strb	r3, [r7, #15]
 800a600:	e017      	b.n	800a632 <RTC_ExitInitMode+0x6e>
    }
  }
  else /* WA 2.9.6 Calendar initialization may fail in case of consecutive INIT mode entry. */
  {
    /* Clear BYPSHAD bit */
    CLEAR_BIT(RTC->CR, RTC_CR_BYPSHAD);
 800a602:	4b0e      	ldr	r3, [pc, #56]	; (800a63c <RTC_ExitInitMode+0x78>)
 800a604:	699b      	ldr	r3, [r3, #24]
 800a606:	4a0d      	ldr	r2, [pc, #52]	; (800a63c <RTC_ExitInitMode+0x78>)
 800a608:	f023 0320 	bic.w	r3, r3, #32
 800a60c:	6193      	str	r3, [r2, #24]
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800a60e:	6878      	ldr	r0, [r7, #4]
 800a610:	f7ff ff7e 	bl	800a510 <HAL_RTC_WaitForSynchro>
 800a614:	4603      	mov	r3, r0
 800a616:	2b00      	cmp	r3, #0
 800a618:	d005      	beq.n	800a626 <RTC_ExitInitMode+0x62>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800a61a:	687b      	ldr	r3, [r7, #4]
 800a61c:	2203      	movs	r2, #3
 800a61e:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
      status = HAL_TIMEOUT;
 800a622:	2303      	movs	r3, #3
 800a624:	73fb      	strb	r3, [r7, #15]
    }
    /* Restore BYPSHAD bit */
    SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 800a626:	4b05      	ldr	r3, [pc, #20]	; (800a63c <RTC_ExitInitMode+0x78>)
 800a628:	699b      	ldr	r3, [r3, #24]
 800a62a:	4a04      	ldr	r2, [pc, #16]	; (800a63c <RTC_ExitInitMode+0x78>)
 800a62c:	f043 0320 	orr.w	r3, r3, #32
 800a630:	6193      	str	r3, [r2, #24]
  }

  return status;
 800a632:	7bfb      	ldrb	r3, [r7, #15]
}
 800a634:	4618      	mov	r0, r3
 800a636:	3710      	adds	r7, #16
 800a638:	46bd      	mov	sp, r7
 800a63a:	bd80      	pop	{r7, pc}
 800a63c:	40002800 	.word	0x40002800

0800a640 <RTC_ByteToBcd2>:
  * @brief  Convert a 2 digit decimal to BCD format.
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 800a640:	b480      	push	{r7}
 800a642:	b085      	sub	sp, #20
 800a644:	af00      	add	r7, sp, #0
 800a646:	4603      	mov	r3, r0
 800a648:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 800a64a:	2300      	movs	r3, #0
 800a64c:	60fb      	str	r3, [r7, #12]
  uint8_t tmp_Value = Value;
 800a64e:	79fb      	ldrb	r3, [r7, #7]
 800a650:	72fb      	strb	r3, [r7, #11]

  while (tmp_Value >= 10U)
 800a652:	e005      	b.n	800a660 <RTC_ByteToBcd2+0x20>
  {
    bcdhigh++;
 800a654:	68fb      	ldr	r3, [r7, #12]
 800a656:	3301      	adds	r3, #1
 800a658:	60fb      	str	r3, [r7, #12]
    tmp_Value -= 10U;
 800a65a:	7afb      	ldrb	r3, [r7, #11]
 800a65c:	3b0a      	subs	r3, #10
 800a65e:	72fb      	strb	r3, [r7, #11]
  while (tmp_Value >= 10U)
 800a660:	7afb      	ldrb	r3, [r7, #11]
 800a662:	2b09      	cmp	r3, #9
 800a664:	d8f6      	bhi.n	800a654 <RTC_ByteToBcd2+0x14>
  }

  return ((uint8_t)(bcdhigh << 4U) | tmp_Value);
 800a666:	68fb      	ldr	r3, [r7, #12]
 800a668:	b2db      	uxtb	r3, r3
 800a66a:	011b      	lsls	r3, r3, #4
 800a66c:	b2da      	uxtb	r2, r3
 800a66e:	7afb      	ldrb	r3, [r7, #11]
 800a670:	4313      	orrs	r3, r2
 800a672:	b2db      	uxtb	r3, r3
}
 800a674:	4618      	mov	r0, r3
 800a676:	3714      	adds	r7, #20
 800a678:	46bd      	mov	sp, r7
 800a67a:	bc80      	pop	{r7}
 800a67c:	4770      	bx	lr
	...

0800a680 <HAL_RTCEx_EnableBypassShadow>:
  *         directly from the Calendar counter.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_EnableBypassShadow(RTC_HandleTypeDef *hrtc)
{
 800a680:	b480      	push	{r7}
 800a682:	b083      	sub	sp, #12
 800a684:	af00      	add	r7, sp, #0
 800a686:	6078      	str	r0, [r7, #4]
  /* Process Locked */
  __HAL_LOCK(hrtc);
 800a688:	687b      	ldr	r3, [r7, #4]
 800a68a:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 800a68e:	2b01      	cmp	r3, #1
 800a690:	d101      	bne.n	800a696 <HAL_RTCEx_EnableBypassShadow+0x16>
 800a692:	2302      	movs	r3, #2
 800a694:	e01f      	b.n	800a6d6 <HAL_RTCEx_EnableBypassShadow+0x56>
 800a696:	687b      	ldr	r3, [r7, #4]
 800a698:	2201      	movs	r2, #1
 800a69a:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

  hrtc->State = HAL_RTC_STATE_BUSY;
 800a69e:	687b      	ldr	r3, [r7, #4]
 800a6a0:	2202      	movs	r2, #2
 800a6a2:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800a6a6:	4b0e      	ldr	r3, [pc, #56]	; (800a6e0 <HAL_RTCEx_EnableBypassShadow+0x60>)
 800a6a8:	22ca      	movs	r2, #202	; 0xca
 800a6aa:	625a      	str	r2, [r3, #36]	; 0x24
 800a6ac:	4b0c      	ldr	r3, [pc, #48]	; (800a6e0 <HAL_RTCEx_EnableBypassShadow+0x60>)
 800a6ae:	2253      	movs	r2, #83	; 0x53
 800a6b0:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set the BYPSHAD bit */
  SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 800a6b2:	4b0b      	ldr	r3, [pc, #44]	; (800a6e0 <HAL_RTCEx_EnableBypassShadow+0x60>)
 800a6b4:	699b      	ldr	r3, [r3, #24]
 800a6b6:	4a0a      	ldr	r2, [pc, #40]	; (800a6e0 <HAL_RTCEx_EnableBypassShadow+0x60>)
 800a6b8:	f043 0320 	orr.w	r3, r3, #32
 800a6bc:	6193      	str	r3, [r2, #24]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800a6be:	4b08      	ldr	r3, [pc, #32]	; (800a6e0 <HAL_RTCEx_EnableBypassShadow+0x60>)
 800a6c0:	22ff      	movs	r2, #255	; 0xff
 800a6c2:	625a      	str	r2, [r3, #36]	; 0x24

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 800a6c4:	687b      	ldr	r3, [r7, #4]
 800a6c6:	2201      	movs	r2, #1
 800a6c8:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800a6cc:	687b      	ldr	r3, [r7, #4]
 800a6ce:	2200      	movs	r2, #0
 800a6d0:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

  return HAL_OK;
 800a6d4:	2300      	movs	r3, #0
}
 800a6d6:	4618      	mov	r0, r3
 800a6d8:	370c      	adds	r7, #12
 800a6da:	46bd      	mov	sp, r7
 800a6dc:	bc80      	pop	{r7}
 800a6de:	4770      	bx	lr
 800a6e0:	40002800 	.word	0x40002800

0800a6e4 <HAL_RTCEx_SetSSRU_IT>:
  * @brief  Set SSR Underflow detection with Interrupt.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_SetSSRU_IT(RTC_HandleTypeDef *hrtc)
{
 800a6e4:	b480      	push	{r7}
 800a6e6:	b083      	sub	sp, #12
 800a6e8:	af00      	add	r7, sp, #0
 800a6ea:	6078      	str	r0, [r7, #4]
  /* Process Locked */
  __HAL_LOCK(hrtc);
 800a6ec:	687b      	ldr	r3, [r7, #4]
 800a6ee:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 800a6f2:	2b01      	cmp	r3, #1
 800a6f4:	d101      	bne.n	800a6fa <HAL_RTCEx_SetSSRU_IT+0x16>
 800a6f6:	2302      	movs	r3, #2
 800a6f8:	e027      	b.n	800a74a <HAL_RTCEx_SetSSRU_IT+0x66>
 800a6fa:	687b      	ldr	r3, [r7, #4]
 800a6fc:	2201      	movs	r2, #1
 800a6fe:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

  hrtc->State = HAL_RTC_STATE_BUSY;
 800a702:	687b      	ldr	r3, [r7, #4]
 800a704:	2202      	movs	r2, #2
 800a706:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800a70a:	4b12      	ldr	r3, [pc, #72]	; (800a754 <HAL_RTCEx_SetSSRU_IT+0x70>)
 800a70c:	22ca      	movs	r2, #202	; 0xca
 800a70e:	625a      	str	r2, [r3, #36]	; 0x24
 800a710:	4b10      	ldr	r3, [pc, #64]	; (800a754 <HAL_RTCEx_SetSSRU_IT+0x70>)
 800a712:	2253      	movs	r2, #83	; 0x53
 800a714:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enable IT SSRU */
  __HAL_RTC_SSRU_ENABLE_IT(hrtc, RTC_IT_SSRU);
 800a716:	4b0f      	ldr	r3, [pc, #60]	; (800a754 <HAL_RTCEx_SetSSRU_IT+0x70>)
 800a718:	699b      	ldr	r3, [r3, #24]
 800a71a:	4a0e      	ldr	r2, [pc, #56]	; (800a754 <HAL_RTCEx_SetSSRU_IT+0x70>)
 800a71c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a720:	6193      	str	r3, [r2, #24]

  /* RTC SSRU Interrupt Configuration: EXTI configuration */
  __HAL_RTC_SSRU_EXTI_ENABLE_IT();
 800a722:	4b0d      	ldr	r3, [pc, #52]	; (800a758 <HAL_RTCEx_SetSSRU_IT+0x74>)
 800a724:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800a728:	4a0b      	ldr	r2, [pc, #44]	; (800a758 <HAL_RTCEx_SetSSRU_IT+0x74>)
 800a72a:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800a72e:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800a732:	4b08      	ldr	r3, [pc, #32]	; (800a754 <HAL_RTCEx_SetSSRU_IT+0x70>)
 800a734:	22ff      	movs	r2, #255	; 0xff
 800a736:	625a      	str	r2, [r3, #36]	; 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 800a738:	687b      	ldr	r3, [r7, #4]
 800a73a:	2201      	movs	r2, #1
 800a73c:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800a740:	687b      	ldr	r3, [r7, #4]
 800a742:	2200      	movs	r2, #0
 800a744:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

  return HAL_OK;
 800a748:	2300      	movs	r3, #0
}
 800a74a:	4618      	mov	r0, r3
 800a74c:	370c      	adds	r7, #12
 800a74e:	46bd      	mov	sp, r7
 800a750:	bc80      	pop	{r7}
 800a752:	4770      	bx	lr
 800a754:	40002800 	.word	0x40002800
 800a758:	58000800 	.word	0x58000800

0800a75c <HAL_RTCEx_SSRUIRQHandler>:
  * @brief  Handle SSR underflow interrupt request.
  * @param  hrtc RTC handle
  * @retval None
  */
void HAL_RTCEx_SSRUIRQHandler(RTC_HandleTypeDef *hrtc)
{
 800a75c:	b580      	push	{r7, lr}
 800a75e:	b082      	sub	sp, #8
 800a760:	af00      	add	r7, sp, #0
 800a762:	6078      	str	r0, [r7, #4]
  if ((RTC->MISR & RTC_MISR_SSRUMF) != 0u)
 800a764:	4b09      	ldr	r3, [pc, #36]	; (800a78c <HAL_RTCEx_SSRUIRQHandler+0x30>)
 800a766:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a768:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a76c:	2b00      	cmp	r3, #0
 800a76e:	d005      	beq.n	800a77c <HAL_RTCEx_SSRUIRQHandler+0x20>
  {
    /* Immediately clear flags */
    RTC->SCR = RTC_SCR_CSSRUF;
 800a770:	4b06      	ldr	r3, [pc, #24]	; (800a78c <HAL_RTCEx_SSRUIRQHandler+0x30>)
 800a772:	2240      	movs	r2, #64	; 0x40
 800a774:	65da      	str	r2, [r3, #92]	; 0x5c
    /* SSRU callback */
#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
    /* Call SSRUEvent registered Callback */
    hrtc->SSRUEventCallback(hrtc);
#else
    HAL_RTCEx_SSRUEventCallback(hrtc);
 800a776:	6878      	ldr	r0, [r7, #4]
 800a778:	f7f8 fa95 	bl	8002ca6 <HAL_RTCEx_SSRUEventCallback>
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */
  }

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 800a77c:	687b      	ldr	r3, [r7, #4]
 800a77e:	2201      	movs	r2, #1
 800a780:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
}
 800a784:	bf00      	nop
 800a786:	3708      	adds	r7, #8
 800a788:	46bd      	mov	sp, r7
 800a78a:	bd80      	pop	{r7, pc}
 800a78c:	40002800 	.word	0x40002800

0800a790 <HAL_RTCEx_AlarmBEventCallback>:
  * @brief  Alarm B callback.
  * @param  hrtc RTC handle
  * @retval None
  */
__weak void HAL_RTCEx_AlarmBEventCallback(RTC_HandleTypeDef *hrtc)
{
 800a790:	b480      	push	{r7}
 800a792:	b083      	sub	sp, #12
 800a794:	af00      	add	r7, sp, #0
 800a796:	6078      	str	r0, [r7, #4]
  UNUSED(hrtc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_RTCEx_AlarmBEventCallback could be implemented in the user file
   */
}
 800a798:	bf00      	nop
 800a79a:	370c      	adds	r7, #12
 800a79c:	46bd      	mov	sp, r7
 800a79e:	bc80      	pop	{r7}
 800a7a0:	4770      	bx	lr
	...

0800a7a4 <HAL_RTCEx_BKUPWrite>:
  *          This parameter can be RTC_BKP_DRx where x can be from 0 to RTC_BACKUP_NB
  * @param  Data Data to be written in the specified Backup data register.
  * @retval None
  */
void HAL_RTCEx_BKUPWrite(RTC_HandleTypeDef *hrtc, uint32_t BackupRegister, uint32_t Data)
{
 800a7a4:	b480      	push	{r7}
 800a7a6:	b087      	sub	sp, #28
 800a7a8:	af00      	add	r7, sp, #0
 800a7aa:	60f8      	str	r0, [r7, #12]
 800a7ac:	60b9      	str	r1, [r7, #8]
 800a7ae:	607a      	str	r2, [r7, #4]

  UNUSED(hrtc);
  /* Check the parameters */
  assert_param(IS_RTC_BKP(BackupRegister));

  tmp = (uint32_t) & (TAMP->BKP0R);
 800a7b0:	4b07      	ldr	r3, [pc, #28]	; (800a7d0 <HAL_RTCEx_BKUPWrite+0x2c>)
 800a7b2:	617b      	str	r3, [r7, #20]
  tmp += (BackupRegister * 4U);
 800a7b4:	68bb      	ldr	r3, [r7, #8]
 800a7b6:	009b      	lsls	r3, r3, #2
 800a7b8:	697a      	ldr	r2, [r7, #20]
 800a7ba:	4413      	add	r3, r2
 800a7bc:	617b      	str	r3, [r7, #20]

  /* Write the specified register */
  *(__IO uint32_t *)tmp = (uint32_t)Data;
 800a7be:	697b      	ldr	r3, [r7, #20]
 800a7c0:	687a      	ldr	r2, [r7, #4]
 800a7c2:	601a      	str	r2, [r3, #0]
}
 800a7c4:	bf00      	nop
 800a7c6:	371c      	adds	r7, #28
 800a7c8:	46bd      	mov	sp, r7
 800a7ca:	bc80      	pop	{r7}
 800a7cc:	4770      	bx	lr
 800a7ce:	bf00      	nop
 800a7d0:	4000b100 	.word	0x4000b100

0800a7d4 <HAL_RTCEx_BKUPRead>:
  * @param  BackupRegister RTC Backup data Register number.
  *          This parameter can be RTC_BKP_DRx where x can be from 0 to RTC_BACKUP_NB
  * @retval Read value
  */
uint32_t HAL_RTCEx_BKUPRead(RTC_HandleTypeDef *hrtc, uint32_t BackupRegister)
{
 800a7d4:	b480      	push	{r7}
 800a7d6:	b085      	sub	sp, #20
 800a7d8:	af00      	add	r7, sp, #0
 800a7da:	6078      	str	r0, [r7, #4]
 800a7dc:	6039      	str	r1, [r7, #0]

  UNUSED(hrtc);
  /* Check the parameters */
  assert_param(IS_RTC_BKP(BackupRegister));

  tmp = (uint32_t) & (TAMP->BKP0R);
 800a7de:	4b07      	ldr	r3, [pc, #28]	; (800a7fc <HAL_RTCEx_BKUPRead+0x28>)
 800a7e0:	60fb      	str	r3, [r7, #12]
  tmp += (BackupRegister * 4U);
 800a7e2:	683b      	ldr	r3, [r7, #0]
 800a7e4:	009b      	lsls	r3, r3, #2
 800a7e6:	68fa      	ldr	r2, [r7, #12]
 800a7e8:	4413      	add	r3, r2
 800a7ea:	60fb      	str	r3, [r7, #12]

  /* Read the specified register */
  return (*(__IO uint32_t *)tmp);
 800a7ec:	68fb      	ldr	r3, [r7, #12]
 800a7ee:	681b      	ldr	r3, [r3, #0]
}
 800a7f0:	4618      	mov	r0, r3
 800a7f2:	3714      	adds	r7, #20
 800a7f4:	46bd      	mov	sp, r7
 800a7f6:	bc80      	pop	{r7}
 800a7f8:	4770      	bx	lr
 800a7fa:	bf00      	nop
 800a7fc:	4000b100 	.word	0x4000b100

0800a800 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800a800:	b580      	push	{r7, lr}
 800a802:	b084      	sub	sp, #16
 800a804:	af00      	add	r7, sp, #0
 800a806:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800a808:	687b      	ldr	r3, [r7, #4]
 800a80a:	2b00      	cmp	r3, #0
 800a80c:	d101      	bne.n	800a812 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800a80e:	2301      	movs	r3, #1
 800a810:	e0c6      	b.n	800a9a0 <HAL_SPI_Init+0x1a0>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800a812:	687b      	ldr	r3, [r7, #4]
 800a814:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a816:	2b00      	cmp	r3, #0
 800a818:	d108      	bne.n	800a82c <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800a81a:	687b      	ldr	r3, [r7, #4]
 800a81c:	685b      	ldr	r3, [r3, #4]
 800a81e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800a822:	d009      	beq.n	800a838 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800a824:	687b      	ldr	r3, [r7, #4]
 800a826:	2200      	movs	r2, #0
 800a828:	61da      	str	r2, [r3, #28]
 800a82a:	e005      	b.n	800a838 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800a82c:	687b      	ldr	r3, [r7, #4]
 800a82e:	2200      	movs	r2, #0
 800a830:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800a832:	687b      	ldr	r3, [r7, #4]
 800a834:	2200      	movs	r2, #0
 800a836:	615a      	str	r2, [r3, #20]
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800a838:	687b      	ldr	r3, [r7, #4]
 800a83a:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800a83e:	b2db      	uxtb	r3, r3
 800a840:	2b00      	cmp	r3, #0
 800a842:	d106      	bne.n	800a852 <HAL_SPI_Init+0x52>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800a844:	687b      	ldr	r3, [r7, #4]
 800a846:	2200      	movs	r2, #0
 800a848:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800a84c:	6878      	ldr	r0, [r7, #4]
 800a84e:	f7f7 fd31 	bl	80022b4 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800a852:	687b      	ldr	r3, [r7, #4]
 800a854:	2202      	movs	r2, #2
 800a856:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800a85a:	687b      	ldr	r3, [r7, #4]
 800a85c:	681b      	ldr	r3, [r3, #0]
 800a85e:	681a      	ldr	r2, [r3, #0]
 800a860:	687b      	ldr	r3, [r7, #4]
 800a862:	681b      	ldr	r3, [r3, #0]
 800a864:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800a868:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800a86a:	687b      	ldr	r3, [r7, #4]
 800a86c:	68db      	ldr	r3, [r3, #12]
 800a86e:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800a872:	d902      	bls.n	800a87a <HAL_SPI_Init+0x7a>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800a874:	2300      	movs	r3, #0
 800a876:	60fb      	str	r3, [r7, #12]
 800a878:	e002      	b.n	800a880 <HAL_SPI_Init+0x80>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 800a87a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800a87e:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800a880:	687b      	ldr	r3, [r7, #4]
 800a882:	68db      	ldr	r3, [r3, #12]
 800a884:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 800a888:	d007      	beq.n	800a89a <HAL_SPI_Init+0x9a>
 800a88a:	687b      	ldr	r3, [r7, #4]
 800a88c:	68db      	ldr	r3, [r3, #12]
 800a88e:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800a892:	d002      	beq.n	800a89a <HAL_SPI_Init+0x9a>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800a894:	687b      	ldr	r3, [r7, #4]
 800a896:	2200      	movs	r2, #0
 800a898:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800a89a:	687b      	ldr	r3, [r7, #4]
 800a89c:	685b      	ldr	r3, [r3, #4]
 800a89e:	f403 7282 	and.w	r2, r3, #260	; 0x104
 800a8a2:	687b      	ldr	r3, [r7, #4]
 800a8a4:	689b      	ldr	r3, [r3, #8]
 800a8a6:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 800a8aa:	431a      	orrs	r2, r3
 800a8ac:	687b      	ldr	r3, [r7, #4]
 800a8ae:	691b      	ldr	r3, [r3, #16]
 800a8b0:	f003 0302 	and.w	r3, r3, #2
 800a8b4:	431a      	orrs	r2, r3
 800a8b6:	687b      	ldr	r3, [r7, #4]
 800a8b8:	695b      	ldr	r3, [r3, #20]
 800a8ba:	f003 0301 	and.w	r3, r3, #1
 800a8be:	431a      	orrs	r2, r3
 800a8c0:	687b      	ldr	r3, [r7, #4]
 800a8c2:	699b      	ldr	r3, [r3, #24]
 800a8c4:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800a8c8:	431a      	orrs	r2, r3
 800a8ca:	687b      	ldr	r3, [r7, #4]
 800a8cc:	69db      	ldr	r3, [r3, #28]
 800a8ce:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800a8d2:	431a      	orrs	r2, r3
 800a8d4:	687b      	ldr	r3, [r7, #4]
 800a8d6:	6a1b      	ldr	r3, [r3, #32]
 800a8d8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a8dc:	ea42 0103 	orr.w	r1, r2, r3
 800a8e0:	687b      	ldr	r3, [r7, #4]
 800a8e2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a8e4:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 800a8e8:	687b      	ldr	r3, [r7, #4]
 800a8ea:	681b      	ldr	r3, [r3, #0]
 800a8ec:	430a      	orrs	r2, r1
 800a8ee:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));
#if (USE_SPI_CRC != 0U)
  /*---------------------------- SPIx CRCL Configuration -------------------*/
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800a8f0:	687b      	ldr	r3, [r7, #4]
 800a8f2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a8f4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800a8f8:	d11b      	bne.n	800a932 <HAL_SPI_Init+0x132>
  {
    /* Align the CRC Length on the data size */
    if (hspi->Init.CRCLength == SPI_CRC_LENGTH_DATASIZE)
 800a8fa:	687b      	ldr	r3, [r7, #4]
 800a8fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a8fe:	2b00      	cmp	r3, #0
 800a900:	d10b      	bne.n	800a91a <HAL_SPI_Init+0x11a>
    {
      /* CRC Length aligned on the data size : value set by default */
      if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800a902:	687b      	ldr	r3, [r7, #4]
 800a904:	68db      	ldr	r3, [r3, #12]
 800a906:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800a90a:	d903      	bls.n	800a914 <HAL_SPI_Init+0x114>
      {
        hspi->Init.CRCLength = SPI_CRC_LENGTH_16BIT;
 800a90c:	687b      	ldr	r3, [r7, #4]
 800a90e:	2202      	movs	r2, #2
 800a910:	631a      	str	r2, [r3, #48]	; 0x30
 800a912:	e002      	b.n	800a91a <HAL_SPI_Init+0x11a>
      }
      else
      {
        hspi->Init.CRCLength = SPI_CRC_LENGTH_8BIT;
 800a914:	687b      	ldr	r3, [r7, #4]
 800a916:	2201      	movs	r2, #1
 800a918:	631a      	str	r2, [r3, #48]	; 0x30
      }
    }

    /* Configure : CRC Length */
    if (hspi->Init.CRCLength == SPI_CRC_LENGTH_16BIT)
 800a91a:	687b      	ldr	r3, [r7, #4]
 800a91c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a91e:	2b02      	cmp	r3, #2
 800a920:	d107      	bne.n	800a932 <HAL_SPI_Init+0x132>
    {
      SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCL);
 800a922:	687b      	ldr	r3, [r7, #4]
 800a924:	681b      	ldr	r3, [r3, #0]
 800a926:	681a      	ldr	r2, [r3, #0]
 800a928:	687b      	ldr	r3, [r7, #4]
 800a92a:	681b      	ldr	r3, [r3, #0]
 800a92c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800a930:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800a932:	687b      	ldr	r3, [r7, #4]
 800a934:	699b      	ldr	r3, [r3, #24]
 800a936:	0c1b      	lsrs	r3, r3, #16
 800a938:	f003 0204 	and.w	r2, r3, #4
 800a93c:	687b      	ldr	r3, [r7, #4]
 800a93e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a940:	f003 0310 	and.w	r3, r3, #16
 800a944:	431a      	orrs	r2, r3
 800a946:	687b      	ldr	r3, [r7, #4]
 800a948:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a94a:	f003 0308 	and.w	r3, r3, #8
 800a94e:	431a      	orrs	r2, r3
 800a950:	687b      	ldr	r3, [r7, #4]
 800a952:	68db      	ldr	r3, [r3, #12]
 800a954:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 800a958:	ea42 0103 	orr.w	r1, r2, r3
 800a95c:	68fb      	ldr	r3, [r7, #12]
 800a95e:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 800a962:	687b      	ldr	r3, [r7, #4]
 800a964:	681b      	ldr	r3, [r3, #0]
 800a966:	430a      	orrs	r2, r1
 800a968:	605a      	str	r2, [r3, #4]
                                  (frxth & SPI_CR2_FRXTH)));

#if (USE_SPI_CRC != 0U)
  /*---------------------------- SPIx CRCPOLY Configuration ------------------*/
  /* Configure : CRC Polynomial */
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800a96a:	687b      	ldr	r3, [r7, #4]
 800a96c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a96e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800a972:	d105      	bne.n	800a980 <HAL_SPI_Init+0x180>
  {
    WRITE_REG(hspi->Instance->CRCPR, (hspi->Init.CRCPolynomial & SPI_CRCPR_CRCPOLY_Msk));
 800a974:	687b      	ldr	r3, [r7, #4]
 800a976:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a978:	687b      	ldr	r3, [r7, #4]
 800a97a:	681b      	ldr	r3, [r3, #0]
 800a97c:	b292      	uxth	r2, r2
 800a97e:	611a      	str	r2, [r3, #16]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800a980:	687b      	ldr	r3, [r7, #4]
 800a982:	681b      	ldr	r3, [r3, #0]
 800a984:	69da      	ldr	r2, [r3, #28]
 800a986:	687b      	ldr	r3, [r7, #4]
 800a988:	681b      	ldr	r3, [r3, #0]
 800a98a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800a98e:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800a990:	687b      	ldr	r3, [r7, #4]
 800a992:	2200      	movs	r2, #0
 800a994:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 800a996:	687b      	ldr	r3, [r7, #4]
 800a998:	2201      	movs	r2, #1
 800a99a:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 800a99e:	2300      	movs	r3, #0
}
 800a9a0:	4618      	mov	r0, r3
 800a9a2:	3710      	adds	r7, #16
 800a9a4:	46bd      	mov	sp, r7
 800a9a6:	bd80      	pop	{r7, pc}

0800a9a8 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800a9a8:	b580      	push	{r7, lr}
 800a9aa:	b088      	sub	sp, #32
 800a9ac:	af00      	add	r7, sp, #0
 800a9ae:	60f8      	str	r0, [r7, #12]
 800a9b0:	60b9      	str	r1, [r7, #8]
 800a9b2:	603b      	str	r3, [r7, #0]
 800a9b4:	4613      	mov	r3, r2
 800a9b6:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800a9b8:	2300      	movs	r3, #0
 800a9ba:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800a9bc:	68fb      	ldr	r3, [r7, #12]
 800a9be:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 800a9c2:	2b01      	cmp	r3, #1
 800a9c4:	d101      	bne.n	800a9ca <HAL_SPI_Transmit+0x22>
 800a9c6:	2302      	movs	r3, #2
 800a9c8:	e17a      	b.n	800acc0 <HAL_SPI_Transmit+0x318>
 800a9ca:	68fb      	ldr	r3, [r7, #12]
 800a9cc:	2201      	movs	r2, #1
 800a9ce:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800a9d2:	f7f7 ff4d 	bl	8002870 <HAL_GetTick>
 800a9d6:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 800a9d8:	88fb      	ldrh	r3, [r7, #6]
 800a9da:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 800a9dc:	68fb      	ldr	r3, [r7, #12]
 800a9de:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800a9e2:	b2db      	uxtb	r3, r3
 800a9e4:	2b01      	cmp	r3, #1
 800a9e6:	d002      	beq.n	800a9ee <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 800a9e8:	2302      	movs	r3, #2
 800a9ea:	77fb      	strb	r3, [r7, #31]
    goto error;
 800a9ec:	e15f      	b.n	800acae <HAL_SPI_Transmit+0x306>
  }

  if ((pData == NULL) || (Size == 0U))
 800a9ee:	68bb      	ldr	r3, [r7, #8]
 800a9f0:	2b00      	cmp	r3, #0
 800a9f2:	d002      	beq.n	800a9fa <HAL_SPI_Transmit+0x52>
 800a9f4:	88fb      	ldrh	r3, [r7, #6]
 800a9f6:	2b00      	cmp	r3, #0
 800a9f8:	d102      	bne.n	800aa00 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 800a9fa:	2301      	movs	r3, #1
 800a9fc:	77fb      	strb	r3, [r7, #31]
    goto error;
 800a9fe:	e156      	b.n	800acae <HAL_SPI_Transmit+0x306>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800aa00:	68fb      	ldr	r3, [r7, #12]
 800aa02:	2203      	movs	r2, #3
 800aa04:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800aa08:	68fb      	ldr	r3, [r7, #12]
 800aa0a:	2200      	movs	r2, #0
 800aa0c:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 800aa0e:	68fb      	ldr	r3, [r7, #12]
 800aa10:	68ba      	ldr	r2, [r7, #8]
 800aa12:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 800aa14:	68fb      	ldr	r3, [r7, #12]
 800aa16:	88fa      	ldrh	r2, [r7, #6]
 800aa18:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 800aa1a:	68fb      	ldr	r3, [r7, #12]
 800aa1c:	88fa      	ldrh	r2, [r7, #6]
 800aa1e:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800aa20:	68fb      	ldr	r3, [r7, #12]
 800aa22:	2200      	movs	r2, #0
 800aa24:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = 0U;
 800aa26:	68fb      	ldr	r3, [r7, #12]
 800aa28:	2200      	movs	r2, #0
 800aa2a:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = 0U;
 800aa2e:	68fb      	ldr	r3, [r7, #12]
 800aa30:	2200      	movs	r2, #0
 800aa32:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->TxISR       = NULL;
 800aa36:	68fb      	ldr	r3, [r7, #12]
 800aa38:	2200      	movs	r2, #0
 800aa3a:	651a      	str	r2, [r3, #80]	; 0x50
  hspi->RxISR       = NULL;
 800aa3c:	68fb      	ldr	r3, [r7, #12]
 800aa3e:	2200      	movs	r2, #0
 800aa40:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800aa42:	68fb      	ldr	r3, [r7, #12]
 800aa44:	689b      	ldr	r3, [r3, #8]
 800aa46:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800aa4a:	d10f      	bne.n	800aa6c <HAL_SPI_Transmit+0xc4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800aa4c:	68fb      	ldr	r3, [r7, #12]
 800aa4e:	681b      	ldr	r3, [r3, #0]
 800aa50:	681a      	ldr	r2, [r3, #0]
 800aa52:	68fb      	ldr	r3, [r7, #12]
 800aa54:	681b      	ldr	r3, [r3, #0]
 800aa56:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800aa5a:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800aa5c:	68fb      	ldr	r3, [r7, #12]
 800aa5e:	681b      	ldr	r3, [r3, #0]
 800aa60:	681a      	ldr	r2, [r3, #0]
 800aa62:	68fb      	ldr	r3, [r7, #12]
 800aa64:	681b      	ldr	r3, [r3, #0]
 800aa66:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800aa6a:	601a      	str	r2, [r3, #0]
  }

#if (USE_SPI_CRC != 0U)
  /* Reset CRC Calculation */
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800aa6c:	68fb      	ldr	r3, [r7, #12]
 800aa6e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800aa70:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800aa74:	d10f      	bne.n	800aa96 <HAL_SPI_Transmit+0xee>
  {
    SPI_RESET_CRC(hspi);
 800aa76:	68fb      	ldr	r3, [r7, #12]
 800aa78:	681b      	ldr	r3, [r3, #0]
 800aa7a:	681a      	ldr	r2, [r3, #0]
 800aa7c:	68fb      	ldr	r3, [r7, #12]
 800aa7e:	681b      	ldr	r3, [r3, #0]
 800aa80:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800aa84:	601a      	str	r2, [r3, #0]
 800aa86:	68fb      	ldr	r3, [r7, #12]
 800aa88:	681b      	ldr	r3, [r3, #0]
 800aa8a:	681a      	ldr	r2, [r3, #0]
 800aa8c:	68fb      	ldr	r3, [r7, #12]
 800aa8e:	681b      	ldr	r3, [r3, #0]
 800aa90:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800aa94:	601a      	str	r2, [r3, #0]
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800aa96:	68fb      	ldr	r3, [r7, #12]
 800aa98:	681b      	ldr	r3, [r3, #0]
 800aa9a:	681b      	ldr	r3, [r3, #0]
 800aa9c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800aaa0:	2b40      	cmp	r3, #64	; 0x40
 800aaa2:	d007      	beq.n	800aab4 <HAL_SPI_Transmit+0x10c>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800aaa4:	68fb      	ldr	r3, [r7, #12]
 800aaa6:	681b      	ldr	r3, [r3, #0]
 800aaa8:	681a      	ldr	r2, [r3, #0]
 800aaaa:	68fb      	ldr	r3, [r7, #12]
 800aaac:	681b      	ldr	r3, [r3, #0]
 800aaae:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800aab2:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800aab4:	68fb      	ldr	r3, [r7, #12]
 800aab6:	68db      	ldr	r3, [r3, #12]
 800aab8:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800aabc:	d94b      	bls.n	800ab56 <HAL_SPI_Transmit+0x1ae>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800aabe:	68fb      	ldr	r3, [r7, #12]
 800aac0:	685b      	ldr	r3, [r3, #4]
 800aac2:	2b00      	cmp	r3, #0
 800aac4:	d002      	beq.n	800aacc <HAL_SPI_Transmit+0x124>
 800aac6:	8afb      	ldrh	r3, [r7, #22]
 800aac8:	2b01      	cmp	r3, #1
 800aaca:	d13e      	bne.n	800ab4a <HAL_SPI_Transmit+0x1a2>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800aacc:	68fb      	ldr	r3, [r7, #12]
 800aace:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800aad0:	881a      	ldrh	r2, [r3, #0]
 800aad2:	68fb      	ldr	r3, [r7, #12]
 800aad4:	681b      	ldr	r3, [r3, #0]
 800aad6:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800aad8:	68fb      	ldr	r3, [r7, #12]
 800aada:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800aadc:	1c9a      	adds	r2, r3, #2
 800aade:	68fb      	ldr	r3, [r7, #12]
 800aae0:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 800aae2:	68fb      	ldr	r3, [r7, #12]
 800aae4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800aae6:	b29b      	uxth	r3, r3
 800aae8:	3b01      	subs	r3, #1
 800aaea:	b29a      	uxth	r2, r3
 800aaec:	68fb      	ldr	r3, [r7, #12]
 800aaee:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 800aaf0:	e02b      	b.n	800ab4a <HAL_SPI_Transmit+0x1a2>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800aaf2:	68fb      	ldr	r3, [r7, #12]
 800aaf4:	681b      	ldr	r3, [r3, #0]
 800aaf6:	689b      	ldr	r3, [r3, #8]
 800aaf8:	f003 0302 	and.w	r3, r3, #2
 800aafc:	2b02      	cmp	r3, #2
 800aafe:	d112      	bne.n	800ab26 <HAL_SPI_Transmit+0x17e>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800ab00:	68fb      	ldr	r3, [r7, #12]
 800ab02:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ab04:	881a      	ldrh	r2, [r3, #0]
 800ab06:	68fb      	ldr	r3, [r7, #12]
 800ab08:	681b      	ldr	r3, [r3, #0]
 800ab0a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800ab0c:	68fb      	ldr	r3, [r7, #12]
 800ab0e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ab10:	1c9a      	adds	r2, r3, #2
 800ab12:	68fb      	ldr	r3, [r7, #12]
 800ab14:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 800ab16:	68fb      	ldr	r3, [r7, #12]
 800ab18:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800ab1a:	b29b      	uxth	r3, r3
 800ab1c:	3b01      	subs	r3, #1
 800ab1e:	b29a      	uxth	r2, r3
 800ab20:	68fb      	ldr	r3, [r7, #12]
 800ab22:	87da      	strh	r2, [r3, #62]	; 0x3e
 800ab24:	e011      	b.n	800ab4a <HAL_SPI_Transmit+0x1a2>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800ab26:	f7f7 fea3 	bl	8002870 <HAL_GetTick>
 800ab2a:	4602      	mov	r2, r0
 800ab2c:	69bb      	ldr	r3, [r7, #24]
 800ab2e:	1ad3      	subs	r3, r2, r3
 800ab30:	683a      	ldr	r2, [r7, #0]
 800ab32:	429a      	cmp	r2, r3
 800ab34:	d803      	bhi.n	800ab3e <HAL_SPI_Transmit+0x196>
 800ab36:	683b      	ldr	r3, [r7, #0]
 800ab38:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800ab3c:	d102      	bne.n	800ab44 <HAL_SPI_Transmit+0x19c>
 800ab3e:	683b      	ldr	r3, [r7, #0]
 800ab40:	2b00      	cmp	r3, #0
 800ab42:	d102      	bne.n	800ab4a <HAL_SPI_Transmit+0x1a2>
        {
          errorcode = HAL_TIMEOUT;
 800ab44:	2303      	movs	r3, #3
 800ab46:	77fb      	strb	r3, [r7, #31]
          goto error;
 800ab48:	e0b1      	b.n	800acae <HAL_SPI_Transmit+0x306>
    while (hspi->TxXferCount > 0U)
 800ab4a:	68fb      	ldr	r3, [r7, #12]
 800ab4c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800ab4e:	b29b      	uxth	r3, r3
 800ab50:	2b00      	cmp	r3, #0
 800ab52:	d1ce      	bne.n	800aaf2 <HAL_SPI_Transmit+0x14a>
 800ab54:	e07c      	b.n	800ac50 <HAL_SPI_Transmit+0x2a8>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800ab56:	68fb      	ldr	r3, [r7, #12]
 800ab58:	685b      	ldr	r3, [r3, #4]
 800ab5a:	2b00      	cmp	r3, #0
 800ab5c:	d002      	beq.n	800ab64 <HAL_SPI_Transmit+0x1bc>
 800ab5e:	8afb      	ldrh	r3, [r7, #22]
 800ab60:	2b01      	cmp	r3, #1
 800ab62:	d170      	bne.n	800ac46 <HAL_SPI_Transmit+0x29e>
    {
      if (hspi->TxXferCount > 1U)
 800ab64:	68fb      	ldr	r3, [r7, #12]
 800ab66:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800ab68:	b29b      	uxth	r3, r3
 800ab6a:	2b01      	cmp	r3, #1
 800ab6c:	d912      	bls.n	800ab94 <HAL_SPI_Transmit+0x1ec>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800ab6e:	68fb      	ldr	r3, [r7, #12]
 800ab70:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ab72:	881a      	ldrh	r2, [r3, #0]
 800ab74:	68fb      	ldr	r3, [r7, #12]
 800ab76:	681b      	ldr	r3, [r3, #0]
 800ab78:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800ab7a:	68fb      	ldr	r3, [r7, #12]
 800ab7c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ab7e:	1c9a      	adds	r2, r3, #2
 800ab80:	68fb      	ldr	r3, [r7, #12]
 800ab82:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 800ab84:	68fb      	ldr	r3, [r7, #12]
 800ab86:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800ab88:	b29b      	uxth	r3, r3
 800ab8a:	3b02      	subs	r3, #2
 800ab8c:	b29a      	uxth	r2, r3
 800ab8e:	68fb      	ldr	r3, [r7, #12]
 800ab90:	87da      	strh	r2, [r3, #62]	; 0x3e
 800ab92:	e058      	b.n	800ac46 <HAL_SPI_Transmit+0x29e>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800ab94:	68fb      	ldr	r3, [r7, #12]
 800ab96:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800ab98:	68fb      	ldr	r3, [r7, #12]
 800ab9a:	681b      	ldr	r3, [r3, #0]
 800ab9c:	330c      	adds	r3, #12
 800ab9e:	7812      	ldrb	r2, [r2, #0]
 800aba0:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 800aba2:	68fb      	ldr	r3, [r7, #12]
 800aba4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800aba6:	1c5a      	adds	r2, r3, #1
 800aba8:	68fb      	ldr	r3, [r7, #12]
 800abaa:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 800abac:	68fb      	ldr	r3, [r7, #12]
 800abae:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800abb0:	b29b      	uxth	r3, r3
 800abb2:	3b01      	subs	r3, #1
 800abb4:	b29a      	uxth	r2, r3
 800abb6:	68fb      	ldr	r3, [r7, #12]
 800abb8:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 800abba:	e044      	b.n	800ac46 <HAL_SPI_Transmit+0x29e>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800abbc:	68fb      	ldr	r3, [r7, #12]
 800abbe:	681b      	ldr	r3, [r3, #0]
 800abc0:	689b      	ldr	r3, [r3, #8]
 800abc2:	f003 0302 	and.w	r3, r3, #2
 800abc6:	2b02      	cmp	r3, #2
 800abc8:	d12b      	bne.n	800ac22 <HAL_SPI_Transmit+0x27a>
      {
        if (hspi->TxXferCount > 1U)
 800abca:	68fb      	ldr	r3, [r7, #12]
 800abcc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800abce:	b29b      	uxth	r3, r3
 800abd0:	2b01      	cmp	r3, #1
 800abd2:	d912      	bls.n	800abfa <HAL_SPI_Transmit+0x252>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800abd4:	68fb      	ldr	r3, [r7, #12]
 800abd6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800abd8:	881a      	ldrh	r2, [r3, #0]
 800abda:	68fb      	ldr	r3, [r7, #12]
 800abdc:	681b      	ldr	r3, [r3, #0]
 800abde:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800abe0:	68fb      	ldr	r3, [r7, #12]
 800abe2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800abe4:	1c9a      	adds	r2, r3, #2
 800abe6:	68fb      	ldr	r3, [r7, #12]
 800abe8:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 800abea:	68fb      	ldr	r3, [r7, #12]
 800abec:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800abee:	b29b      	uxth	r3, r3
 800abf0:	3b02      	subs	r3, #2
 800abf2:	b29a      	uxth	r2, r3
 800abf4:	68fb      	ldr	r3, [r7, #12]
 800abf6:	87da      	strh	r2, [r3, #62]	; 0x3e
 800abf8:	e025      	b.n	800ac46 <HAL_SPI_Transmit+0x29e>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800abfa:	68fb      	ldr	r3, [r7, #12]
 800abfc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800abfe:	68fb      	ldr	r3, [r7, #12]
 800ac00:	681b      	ldr	r3, [r3, #0]
 800ac02:	330c      	adds	r3, #12
 800ac04:	7812      	ldrb	r2, [r2, #0]
 800ac06:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 800ac08:	68fb      	ldr	r3, [r7, #12]
 800ac0a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ac0c:	1c5a      	adds	r2, r3, #1
 800ac0e:	68fb      	ldr	r3, [r7, #12]
 800ac10:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 800ac12:	68fb      	ldr	r3, [r7, #12]
 800ac14:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800ac16:	b29b      	uxth	r3, r3
 800ac18:	3b01      	subs	r3, #1
 800ac1a:	b29a      	uxth	r2, r3
 800ac1c:	68fb      	ldr	r3, [r7, #12]
 800ac1e:	87da      	strh	r2, [r3, #62]	; 0x3e
 800ac20:	e011      	b.n	800ac46 <HAL_SPI_Transmit+0x29e>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800ac22:	f7f7 fe25 	bl	8002870 <HAL_GetTick>
 800ac26:	4602      	mov	r2, r0
 800ac28:	69bb      	ldr	r3, [r7, #24]
 800ac2a:	1ad3      	subs	r3, r2, r3
 800ac2c:	683a      	ldr	r2, [r7, #0]
 800ac2e:	429a      	cmp	r2, r3
 800ac30:	d803      	bhi.n	800ac3a <HAL_SPI_Transmit+0x292>
 800ac32:	683b      	ldr	r3, [r7, #0]
 800ac34:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800ac38:	d102      	bne.n	800ac40 <HAL_SPI_Transmit+0x298>
 800ac3a:	683b      	ldr	r3, [r7, #0]
 800ac3c:	2b00      	cmp	r3, #0
 800ac3e:	d102      	bne.n	800ac46 <HAL_SPI_Transmit+0x29e>
        {
          errorcode = HAL_TIMEOUT;
 800ac40:	2303      	movs	r3, #3
 800ac42:	77fb      	strb	r3, [r7, #31]
          goto error;
 800ac44:	e033      	b.n	800acae <HAL_SPI_Transmit+0x306>
    while (hspi->TxXferCount > 0U)
 800ac46:	68fb      	ldr	r3, [r7, #12]
 800ac48:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800ac4a:	b29b      	uxth	r3, r3
 800ac4c:	2b00      	cmp	r3, #0
 800ac4e:	d1b5      	bne.n	800abbc <HAL_SPI_Transmit+0x214>
      }
    }
  }
#if (USE_SPI_CRC != 0U)
  /* Enable CRC Transmission */
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800ac50:	68fb      	ldr	r3, [r7, #12]
 800ac52:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ac54:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800ac58:	d107      	bne.n	800ac6a <HAL_SPI_Transmit+0x2c2>
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
 800ac5a:	68fb      	ldr	r3, [r7, #12]
 800ac5c:	681b      	ldr	r3, [r3, #0]
 800ac5e:	681a      	ldr	r2, [r3, #0]
 800ac60:	68fb      	ldr	r3, [r7, #12]
 800ac62:	681b      	ldr	r3, [r3, #0]
 800ac64:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800ac68:	601a      	str	r2, [r3, #0]
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800ac6a:	69ba      	ldr	r2, [r7, #24]
 800ac6c:	6839      	ldr	r1, [r7, #0]
 800ac6e:	68f8      	ldr	r0, [r7, #12]
 800ac70:	f000 f948 	bl	800af04 <SPI_EndRxTxTransaction>
 800ac74:	4603      	mov	r3, r0
 800ac76:	2b00      	cmp	r3, #0
 800ac78:	d002      	beq.n	800ac80 <HAL_SPI_Transmit+0x2d8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800ac7a:	68fb      	ldr	r3, [r7, #12]
 800ac7c:	2220      	movs	r2, #32
 800ac7e:	661a      	str	r2, [r3, #96]	; 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800ac80:	68fb      	ldr	r3, [r7, #12]
 800ac82:	689b      	ldr	r3, [r3, #8]
 800ac84:	2b00      	cmp	r3, #0
 800ac86:	d10a      	bne.n	800ac9e <HAL_SPI_Transmit+0x2f6>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800ac88:	2300      	movs	r3, #0
 800ac8a:	613b      	str	r3, [r7, #16]
 800ac8c:	68fb      	ldr	r3, [r7, #12]
 800ac8e:	681b      	ldr	r3, [r3, #0]
 800ac90:	68db      	ldr	r3, [r3, #12]
 800ac92:	613b      	str	r3, [r7, #16]
 800ac94:	68fb      	ldr	r3, [r7, #12]
 800ac96:	681b      	ldr	r3, [r3, #0]
 800ac98:	689b      	ldr	r3, [r3, #8]
 800ac9a:	613b      	str	r3, [r7, #16]
 800ac9c:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800ac9e:	68fb      	ldr	r3, [r7, #12]
 800aca0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800aca2:	2b00      	cmp	r3, #0
 800aca4:	d002      	beq.n	800acac <HAL_SPI_Transmit+0x304>
  {
    errorcode = HAL_ERROR;
 800aca6:	2301      	movs	r3, #1
 800aca8:	77fb      	strb	r3, [r7, #31]
 800acaa:	e000      	b.n	800acae <HAL_SPI_Transmit+0x306>
  }

error:
 800acac:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800acae:	68fb      	ldr	r3, [r7, #12]
 800acb0:	2201      	movs	r2, #1
 800acb2:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800acb6:	68fb      	ldr	r3, [r7, #12]
 800acb8:	2200      	movs	r2, #0
 800acba:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 800acbe:	7ffb      	ldrb	r3, [r7, #31]
}
 800acc0:	4618      	mov	r0, r3
 800acc2:	3720      	adds	r7, #32
 800acc4:	46bd      	mov	sp, r7
 800acc6:	bd80      	pop	{r7, pc}

0800acc8 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800acc8:	b580      	push	{r7, lr}
 800acca:	b088      	sub	sp, #32
 800accc:	af00      	add	r7, sp, #0
 800acce:	60f8      	str	r0, [r7, #12]
 800acd0:	60b9      	str	r1, [r7, #8]
 800acd2:	603b      	str	r3, [r7, #0]
 800acd4:	4613      	mov	r3, r2
 800acd6:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800acd8:	f7f7 fdca 	bl	8002870 <HAL_GetTick>
 800acdc:	4602      	mov	r2, r0
 800acde:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ace0:	1a9b      	subs	r3, r3, r2
 800ace2:	683a      	ldr	r2, [r7, #0]
 800ace4:	4413      	add	r3, r2
 800ace6:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800ace8:	f7f7 fdc2 	bl	8002870 <HAL_GetTick>
 800acec:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800acee:	4b39      	ldr	r3, [pc, #228]	; (800add4 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 800acf0:	681b      	ldr	r3, [r3, #0]
 800acf2:	015b      	lsls	r3, r3, #5
 800acf4:	0d1b      	lsrs	r3, r3, #20
 800acf6:	69fa      	ldr	r2, [r7, #28]
 800acf8:	fb02 f303 	mul.w	r3, r2, r3
 800acfc:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800acfe:	e054      	b.n	800adaa <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 800ad00:	683b      	ldr	r3, [r7, #0]
 800ad02:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800ad06:	d050      	beq.n	800adaa <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800ad08:	f7f7 fdb2 	bl	8002870 <HAL_GetTick>
 800ad0c:	4602      	mov	r2, r0
 800ad0e:	69bb      	ldr	r3, [r7, #24]
 800ad10:	1ad3      	subs	r3, r2, r3
 800ad12:	69fa      	ldr	r2, [r7, #28]
 800ad14:	429a      	cmp	r2, r3
 800ad16:	d902      	bls.n	800ad1e <SPI_WaitFlagStateUntilTimeout+0x56>
 800ad18:	69fb      	ldr	r3, [r7, #28]
 800ad1a:	2b00      	cmp	r3, #0
 800ad1c:	d13d      	bne.n	800ad9a <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800ad1e:	68fb      	ldr	r3, [r7, #12]
 800ad20:	681b      	ldr	r3, [r3, #0]
 800ad22:	685a      	ldr	r2, [r3, #4]
 800ad24:	68fb      	ldr	r3, [r7, #12]
 800ad26:	681b      	ldr	r3, [r3, #0]
 800ad28:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800ad2c:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800ad2e:	68fb      	ldr	r3, [r7, #12]
 800ad30:	685b      	ldr	r3, [r3, #4]
 800ad32:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800ad36:	d111      	bne.n	800ad5c <SPI_WaitFlagStateUntilTimeout+0x94>
 800ad38:	68fb      	ldr	r3, [r7, #12]
 800ad3a:	689b      	ldr	r3, [r3, #8]
 800ad3c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800ad40:	d004      	beq.n	800ad4c <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800ad42:	68fb      	ldr	r3, [r7, #12]
 800ad44:	689b      	ldr	r3, [r3, #8]
 800ad46:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800ad4a:	d107      	bne.n	800ad5c <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800ad4c:	68fb      	ldr	r3, [r7, #12]
 800ad4e:	681b      	ldr	r3, [r3, #0]
 800ad50:	681a      	ldr	r2, [r3, #0]
 800ad52:	68fb      	ldr	r3, [r7, #12]
 800ad54:	681b      	ldr	r3, [r3, #0]
 800ad56:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800ad5a:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800ad5c:	68fb      	ldr	r3, [r7, #12]
 800ad5e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ad60:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800ad64:	d10f      	bne.n	800ad86 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800ad66:	68fb      	ldr	r3, [r7, #12]
 800ad68:	681b      	ldr	r3, [r3, #0]
 800ad6a:	681a      	ldr	r2, [r3, #0]
 800ad6c:	68fb      	ldr	r3, [r7, #12]
 800ad6e:	681b      	ldr	r3, [r3, #0]
 800ad70:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800ad74:	601a      	str	r2, [r3, #0]
 800ad76:	68fb      	ldr	r3, [r7, #12]
 800ad78:	681b      	ldr	r3, [r3, #0]
 800ad7a:	681a      	ldr	r2, [r3, #0]
 800ad7c:	68fb      	ldr	r3, [r7, #12]
 800ad7e:	681b      	ldr	r3, [r3, #0]
 800ad80:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800ad84:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800ad86:	68fb      	ldr	r3, [r7, #12]
 800ad88:	2201      	movs	r2, #1
 800ad8a:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800ad8e:	68fb      	ldr	r3, [r7, #12]
 800ad90:	2200      	movs	r2, #0
 800ad92:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 800ad96:	2303      	movs	r3, #3
 800ad98:	e017      	b.n	800adca <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800ad9a:	697b      	ldr	r3, [r7, #20]
 800ad9c:	2b00      	cmp	r3, #0
 800ad9e:	d101      	bne.n	800ada4 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 800ada0:	2300      	movs	r3, #0
 800ada2:	61fb      	str	r3, [r7, #28]
      }
      count--;
 800ada4:	697b      	ldr	r3, [r7, #20]
 800ada6:	3b01      	subs	r3, #1
 800ada8:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800adaa:	68fb      	ldr	r3, [r7, #12]
 800adac:	681b      	ldr	r3, [r3, #0]
 800adae:	689a      	ldr	r2, [r3, #8]
 800adb0:	68bb      	ldr	r3, [r7, #8]
 800adb2:	4013      	ands	r3, r2
 800adb4:	68ba      	ldr	r2, [r7, #8]
 800adb6:	429a      	cmp	r2, r3
 800adb8:	bf0c      	ite	eq
 800adba:	2301      	moveq	r3, #1
 800adbc:	2300      	movne	r3, #0
 800adbe:	b2db      	uxtb	r3, r3
 800adc0:	461a      	mov	r2, r3
 800adc2:	79fb      	ldrb	r3, [r7, #7]
 800adc4:	429a      	cmp	r2, r3
 800adc6:	d19b      	bne.n	800ad00 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 800adc8:	2300      	movs	r3, #0
}
 800adca:	4618      	mov	r0, r3
 800adcc:	3720      	adds	r7, #32
 800adce:	46bd      	mov	sp, r7
 800add0:	bd80      	pop	{r7, pc}
 800add2:	bf00      	nop
 800add4:	20000000 	.word	0x20000000

0800add8 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800add8:	b580      	push	{r7, lr}
 800adda:	b08a      	sub	sp, #40	; 0x28
 800addc:	af00      	add	r7, sp, #0
 800adde:	60f8      	str	r0, [r7, #12]
 800ade0:	60b9      	str	r1, [r7, #8]
 800ade2:	607a      	str	r2, [r7, #4]
 800ade4:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 800ade6:	2300      	movs	r3, #0
 800ade8:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 800adea:	f7f7 fd41 	bl	8002870 <HAL_GetTick>
 800adee:	4602      	mov	r2, r0
 800adf0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800adf2:	1a9b      	subs	r3, r3, r2
 800adf4:	683a      	ldr	r2, [r7, #0]
 800adf6:	4413      	add	r3, r2
 800adf8:	627b      	str	r3, [r7, #36]	; 0x24
  tmp_tickstart = HAL_GetTick();
 800adfa:	f7f7 fd39 	bl	8002870 <HAL_GetTick>
 800adfe:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 800ae00:	68fb      	ldr	r3, [r7, #12]
 800ae02:	681b      	ldr	r3, [r3, #0]
 800ae04:	330c      	adds	r3, #12
 800ae06:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 800ae08:	4b3d      	ldr	r3, [pc, #244]	; (800af00 <SPI_WaitFifoStateUntilTimeout+0x128>)
 800ae0a:	681a      	ldr	r2, [r3, #0]
 800ae0c:	4613      	mov	r3, r2
 800ae0e:	009b      	lsls	r3, r3, #2
 800ae10:	4413      	add	r3, r2
 800ae12:	00da      	lsls	r2, r3, #3
 800ae14:	1ad3      	subs	r3, r2, r3
 800ae16:	0d1b      	lsrs	r3, r3, #20
 800ae18:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800ae1a:	fb02 f303 	mul.w	r3, r2, r3
 800ae1e:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 800ae20:	e060      	b.n	800aee4 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 800ae22:	68bb      	ldr	r3, [r7, #8]
 800ae24:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 800ae28:	d107      	bne.n	800ae3a <SPI_WaitFifoStateUntilTimeout+0x62>
 800ae2a:	687b      	ldr	r3, [r7, #4]
 800ae2c:	2b00      	cmp	r3, #0
 800ae2e:	d104      	bne.n	800ae3a <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 800ae30:	69fb      	ldr	r3, [r7, #28]
 800ae32:	781b      	ldrb	r3, [r3, #0]
 800ae34:	b2db      	uxtb	r3, r3
 800ae36:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 800ae38:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 800ae3a:	683b      	ldr	r3, [r7, #0]
 800ae3c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800ae40:	d050      	beq.n	800aee4 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800ae42:	f7f7 fd15 	bl	8002870 <HAL_GetTick>
 800ae46:	4602      	mov	r2, r0
 800ae48:	6a3b      	ldr	r3, [r7, #32]
 800ae4a:	1ad3      	subs	r3, r2, r3
 800ae4c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800ae4e:	429a      	cmp	r2, r3
 800ae50:	d902      	bls.n	800ae58 <SPI_WaitFifoStateUntilTimeout+0x80>
 800ae52:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ae54:	2b00      	cmp	r3, #0
 800ae56:	d13d      	bne.n	800aed4 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800ae58:	68fb      	ldr	r3, [r7, #12]
 800ae5a:	681b      	ldr	r3, [r3, #0]
 800ae5c:	685a      	ldr	r2, [r3, #4]
 800ae5e:	68fb      	ldr	r3, [r7, #12]
 800ae60:	681b      	ldr	r3, [r3, #0]
 800ae62:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800ae66:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800ae68:	68fb      	ldr	r3, [r7, #12]
 800ae6a:	685b      	ldr	r3, [r3, #4]
 800ae6c:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800ae70:	d111      	bne.n	800ae96 <SPI_WaitFifoStateUntilTimeout+0xbe>
 800ae72:	68fb      	ldr	r3, [r7, #12]
 800ae74:	689b      	ldr	r3, [r3, #8]
 800ae76:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800ae7a:	d004      	beq.n	800ae86 <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800ae7c:	68fb      	ldr	r3, [r7, #12]
 800ae7e:	689b      	ldr	r3, [r3, #8]
 800ae80:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800ae84:	d107      	bne.n	800ae96 <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800ae86:	68fb      	ldr	r3, [r7, #12]
 800ae88:	681b      	ldr	r3, [r3, #0]
 800ae8a:	681a      	ldr	r2, [r3, #0]
 800ae8c:	68fb      	ldr	r3, [r7, #12]
 800ae8e:	681b      	ldr	r3, [r3, #0]
 800ae90:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800ae94:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800ae96:	68fb      	ldr	r3, [r7, #12]
 800ae98:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ae9a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800ae9e:	d10f      	bne.n	800aec0 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 800aea0:	68fb      	ldr	r3, [r7, #12]
 800aea2:	681b      	ldr	r3, [r3, #0]
 800aea4:	681a      	ldr	r2, [r3, #0]
 800aea6:	68fb      	ldr	r3, [r7, #12]
 800aea8:	681b      	ldr	r3, [r3, #0]
 800aeaa:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800aeae:	601a      	str	r2, [r3, #0]
 800aeb0:	68fb      	ldr	r3, [r7, #12]
 800aeb2:	681b      	ldr	r3, [r3, #0]
 800aeb4:	681a      	ldr	r2, [r3, #0]
 800aeb6:	68fb      	ldr	r3, [r7, #12]
 800aeb8:	681b      	ldr	r3, [r3, #0]
 800aeba:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800aebe:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800aec0:	68fb      	ldr	r3, [r7, #12]
 800aec2:	2201      	movs	r2, #1
 800aec4:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800aec8:	68fb      	ldr	r3, [r7, #12]
 800aeca:	2200      	movs	r2, #0
 800aecc:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 800aed0:	2303      	movs	r3, #3
 800aed2:	e010      	b.n	800aef6 <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800aed4:	69bb      	ldr	r3, [r7, #24]
 800aed6:	2b00      	cmp	r3, #0
 800aed8:	d101      	bne.n	800aede <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 800aeda:	2300      	movs	r3, #0
 800aedc:	627b      	str	r3, [r7, #36]	; 0x24
      }
      count--;
 800aede:	69bb      	ldr	r3, [r7, #24]
 800aee0:	3b01      	subs	r3, #1
 800aee2:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 800aee4:	68fb      	ldr	r3, [r7, #12]
 800aee6:	681b      	ldr	r3, [r3, #0]
 800aee8:	689a      	ldr	r2, [r3, #8]
 800aeea:	68bb      	ldr	r3, [r7, #8]
 800aeec:	4013      	ands	r3, r2
 800aeee:	687a      	ldr	r2, [r7, #4]
 800aef0:	429a      	cmp	r2, r3
 800aef2:	d196      	bne.n	800ae22 <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 800aef4:	2300      	movs	r3, #0
}
 800aef6:	4618      	mov	r0, r3
 800aef8:	3728      	adds	r7, #40	; 0x28
 800aefa:	46bd      	mov	sp, r7
 800aefc:	bd80      	pop	{r7, pc}
 800aefe:	bf00      	nop
 800af00:	20000000 	.word	0x20000000

0800af04 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800af04:	b580      	push	{r7, lr}
 800af06:	b086      	sub	sp, #24
 800af08:	af02      	add	r7, sp, #8
 800af0a:	60f8      	str	r0, [r7, #12]
 800af0c:	60b9      	str	r1, [r7, #8]
 800af0e:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800af10:	687b      	ldr	r3, [r7, #4]
 800af12:	9300      	str	r3, [sp, #0]
 800af14:	68bb      	ldr	r3, [r7, #8]
 800af16:	2200      	movs	r2, #0
 800af18:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 800af1c:	68f8      	ldr	r0, [r7, #12]
 800af1e:	f7ff ff5b 	bl	800add8 <SPI_WaitFifoStateUntilTimeout>
 800af22:	4603      	mov	r3, r0
 800af24:	2b00      	cmp	r3, #0
 800af26:	d007      	beq.n	800af38 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800af28:	68fb      	ldr	r3, [r7, #12]
 800af2a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800af2c:	f043 0220 	orr.w	r2, r3, #32
 800af30:	68fb      	ldr	r3, [r7, #12]
 800af32:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800af34:	2303      	movs	r3, #3
 800af36:	e027      	b.n	800af88 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800af38:	687b      	ldr	r3, [r7, #4]
 800af3a:	9300      	str	r3, [sp, #0]
 800af3c:	68bb      	ldr	r3, [r7, #8]
 800af3e:	2200      	movs	r2, #0
 800af40:	2180      	movs	r1, #128	; 0x80
 800af42:	68f8      	ldr	r0, [r7, #12]
 800af44:	f7ff fec0 	bl	800acc8 <SPI_WaitFlagStateUntilTimeout>
 800af48:	4603      	mov	r3, r0
 800af4a:	2b00      	cmp	r3, #0
 800af4c:	d007      	beq.n	800af5e <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800af4e:	68fb      	ldr	r3, [r7, #12]
 800af50:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800af52:	f043 0220 	orr.w	r2, r3, #32
 800af56:	68fb      	ldr	r3, [r7, #12]
 800af58:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800af5a:	2303      	movs	r3, #3
 800af5c:	e014      	b.n	800af88 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800af5e:	687b      	ldr	r3, [r7, #4]
 800af60:	9300      	str	r3, [sp, #0]
 800af62:	68bb      	ldr	r3, [r7, #8]
 800af64:	2200      	movs	r2, #0
 800af66:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 800af6a:	68f8      	ldr	r0, [r7, #12]
 800af6c:	f7ff ff34 	bl	800add8 <SPI_WaitFifoStateUntilTimeout>
 800af70:	4603      	mov	r3, r0
 800af72:	2b00      	cmp	r3, #0
 800af74:	d007      	beq.n	800af86 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800af76:	68fb      	ldr	r3, [r7, #12]
 800af78:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800af7a:	f043 0220 	orr.w	r2, r3, #32
 800af7e:	68fb      	ldr	r3, [r7, #12]
 800af80:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800af82:	2303      	movs	r3, #3
 800af84:	e000      	b.n	800af88 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 800af86:	2300      	movs	r3, #0
}
 800af88:	4618      	mov	r0, r3
 800af8a:	3710      	adds	r7, #16
 800af8c:	46bd      	mov	sp, r7
 800af8e:	bd80      	pop	{r7, pc}

0800af90 <LL_PWR_SetRadioBusyTrigger>:
{
 800af90:	b480      	push	{r7}
 800af92:	b083      	sub	sp, #12
 800af94:	af00      	add	r7, sp, #0
 800af96:	6078      	str	r0, [r7, #4]
  MODIFY_REG(PWR->CR3, PWR_CR3_EWRFBUSY, RadioBusyTrigger);
 800af98:	4b06      	ldr	r3, [pc, #24]	; (800afb4 <LL_PWR_SetRadioBusyTrigger+0x24>)
 800af9a:	689b      	ldr	r3, [r3, #8]
 800af9c:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 800afa0:	4904      	ldr	r1, [pc, #16]	; (800afb4 <LL_PWR_SetRadioBusyTrigger+0x24>)
 800afa2:	687b      	ldr	r3, [r7, #4]
 800afa4:	4313      	orrs	r3, r2
 800afa6:	608b      	str	r3, [r1, #8]
}
 800afa8:	bf00      	nop
 800afaa:	370c      	adds	r7, #12
 800afac:	46bd      	mov	sp, r7
 800afae:	bc80      	pop	{r7}
 800afb0:	4770      	bx	lr
 800afb2:	bf00      	nop
 800afb4:	58000400 	.word	0x58000400

0800afb8 <LL_PWR_UnselectSUBGHZSPI_NSS>:
{
 800afb8:	b480      	push	{r7}
 800afba:	af00      	add	r7, sp, #0
  SET_BIT(PWR->SUBGHZSPICR, PWR_SUBGHZSPICR_NSS);
 800afbc:	4b05      	ldr	r3, [pc, #20]	; (800afd4 <LL_PWR_UnselectSUBGHZSPI_NSS+0x1c>)
 800afbe:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800afc2:	4a04      	ldr	r2, [pc, #16]	; (800afd4 <LL_PWR_UnselectSUBGHZSPI_NSS+0x1c>)
 800afc4:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800afc8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 800afcc:	bf00      	nop
 800afce:	46bd      	mov	sp, r7
 800afd0:	bc80      	pop	{r7}
 800afd2:	4770      	bx	lr
 800afd4:	58000400 	.word	0x58000400

0800afd8 <LL_PWR_SelectSUBGHZSPI_NSS>:
{
 800afd8:	b480      	push	{r7}
 800afda:	af00      	add	r7, sp, #0
  CLEAR_BIT(PWR->SUBGHZSPICR, PWR_SUBGHZSPICR_NSS);
 800afdc:	4b05      	ldr	r3, [pc, #20]	; (800aff4 <LL_PWR_SelectSUBGHZSPI_NSS+0x1c>)
 800afde:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800afe2:	4a04      	ldr	r2, [pc, #16]	; (800aff4 <LL_PWR_SelectSUBGHZSPI_NSS+0x1c>)
 800afe4:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800afe8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 800afec:	bf00      	nop
 800afee:	46bd      	mov	sp, r7
 800aff0:	bc80      	pop	{r7}
 800aff2:	4770      	bx	lr
 800aff4:	58000400 	.word	0x58000400

0800aff8 <LL_PWR_ClearFlag_RFBUSY>:
{
 800aff8:	b480      	push	{r7}
 800affa:	af00      	add	r7, sp, #0
  WRITE_REG(PWR->SCR, PWR_SCR_CWRFBUSYF);
 800affc:	4b03      	ldr	r3, [pc, #12]	; (800b00c <LL_PWR_ClearFlag_RFBUSY+0x14>)
 800affe:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800b002:	619a      	str	r2, [r3, #24]
}
 800b004:	bf00      	nop
 800b006:	46bd      	mov	sp, r7
 800b008:	bc80      	pop	{r7}
 800b00a:	4770      	bx	lr
 800b00c:	58000400 	.word	0x58000400

0800b010 <LL_PWR_IsActiveFlag_RFBUSYS>:
{
 800b010:	b480      	push	{r7}
 800b012:	af00      	add	r7, sp, #0
  return ((READ_BIT(PWR->SR2, PWR_SR2_RFBUSYS) == (PWR_SR2_RFBUSYS)) ? 1UL : 0UL);
 800b014:	4b06      	ldr	r3, [pc, #24]	; (800b030 <LL_PWR_IsActiveFlag_RFBUSYS+0x20>)
 800b016:	695b      	ldr	r3, [r3, #20]
 800b018:	f003 0302 	and.w	r3, r3, #2
 800b01c:	2b02      	cmp	r3, #2
 800b01e:	d101      	bne.n	800b024 <LL_PWR_IsActiveFlag_RFBUSYS+0x14>
 800b020:	2301      	movs	r3, #1
 800b022:	e000      	b.n	800b026 <LL_PWR_IsActiveFlag_RFBUSYS+0x16>
 800b024:	2300      	movs	r3, #0
}
 800b026:	4618      	mov	r0, r3
 800b028:	46bd      	mov	sp, r7
 800b02a:	bc80      	pop	{r7}
 800b02c:	4770      	bx	lr
 800b02e:	bf00      	nop
 800b030:	58000400 	.word	0x58000400

0800b034 <LL_PWR_IsActiveFlag_RFBUSYMS>:
{
 800b034:	b480      	push	{r7}
 800b036:	af00      	add	r7, sp, #0
  return ((READ_BIT(PWR->SR2, PWR_SR2_RFBUSYMS) == (PWR_SR2_RFBUSYMS)) ? 1UL : 0UL);
 800b038:	4b06      	ldr	r3, [pc, #24]	; (800b054 <LL_PWR_IsActiveFlag_RFBUSYMS+0x20>)
 800b03a:	695b      	ldr	r3, [r3, #20]
 800b03c:	f003 0304 	and.w	r3, r3, #4
 800b040:	2b04      	cmp	r3, #4
 800b042:	d101      	bne.n	800b048 <LL_PWR_IsActiveFlag_RFBUSYMS+0x14>
 800b044:	2301      	movs	r3, #1
 800b046:	e000      	b.n	800b04a <LL_PWR_IsActiveFlag_RFBUSYMS+0x16>
 800b048:	2300      	movs	r3, #0
}
 800b04a:	4618      	mov	r0, r3
 800b04c:	46bd      	mov	sp, r7
 800b04e:	bc80      	pop	{r7}
 800b050:	4770      	bx	lr
 800b052:	bf00      	nop
 800b054:	58000400 	.word	0x58000400

0800b058 <LL_RCC_RF_DisableReset>:
{
 800b058:	b480      	push	{r7}
 800b05a:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CSR, RCC_CSR_RFRST);
 800b05c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800b060:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800b064:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800b068:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800b06c:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
}
 800b070:	bf00      	nop
 800b072:	46bd      	mov	sp, r7
 800b074:	bc80      	pop	{r7}
 800b076:	4770      	bx	lr

0800b078 <LL_RCC_IsRFUnderReset>:
{
 800b078:	b480      	push	{r7}
 800b07a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CSR, RCC_CSR_RFRSTF) == (RCC_CSR_RFRSTF)) ? 1UL : 0UL);
 800b07c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800b080:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800b084:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800b088:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800b08c:	d101      	bne.n	800b092 <LL_RCC_IsRFUnderReset+0x1a>
 800b08e:	2301      	movs	r3, #1
 800b090:	e000      	b.n	800b094 <LL_RCC_IsRFUnderReset+0x1c>
 800b092:	2300      	movs	r3, #0
}
 800b094:	4618      	mov	r0, r3
 800b096:	46bd      	mov	sp, r7
 800b098:	bc80      	pop	{r7}
 800b09a:	4770      	bx	lr

0800b09c <LL_EXTI_EnableIT_32_63>:
{
 800b09c:	b480      	push	{r7}
 800b09e:	b083      	sub	sp, #12
 800b0a0:	af00      	add	r7, sp, #0
 800b0a2:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR2, ExtiLine);
 800b0a4:	4b06      	ldr	r3, [pc, #24]	; (800b0c0 <LL_EXTI_EnableIT_32_63+0x24>)
 800b0a6:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 800b0aa:	4905      	ldr	r1, [pc, #20]	; (800b0c0 <LL_EXTI_EnableIT_32_63+0x24>)
 800b0ac:	687b      	ldr	r3, [r7, #4]
 800b0ae:	4313      	orrs	r3, r2
 800b0b0:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
}
 800b0b4:	bf00      	nop
 800b0b6:	370c      	adds	r7, #12
 800b0b8:	46bd      	mov	sp, r7
 800b0ba:	bc80      	pop	{r7}
 800b0bc:	4770      	bx	lr
 800b0be:	bf00      	nop
 800b0c0:	58000800 	.word	0x58000800

0800b0c4 <HAL_SUBGHZ_Init>:
  *         set the state to HAL_SUBGHZ_STATE_RESET_RF_READY with __HAL_SUBGHZ_RESET_HANDLE_STATE_RF_READY
  *         to avoid the reset of Radio peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SUBGHZ_Init(SUBGHZ_HandleTypeDef *hsubghz)
{
 800b0c4:	b580      	push	{r7, lr}
 800b0c6:	b084      	sub	sp, #16
 800b0c8:	af00      	add	r7, sp, #0
 800b0ca:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;
  __IO uint32_t count;
  HAL_SUBGHZ_StateTypeDef subghz_state;

  /* Check the hsubghz handle allocation */
  if (hsubghz == NULL)
 800b0cc:	687b      	ldr	r3, [r7, #4]
 800b0ce:	2b00      	cmp	r3, #0
 800b0d0:	d103      	bne.n	800b0da <HAL_SUBGHZ_Init+0x16>
  {
    status = HAL_ERROR;
 800b0d2:	2301      	movs	r3, #1
 800b0d4:	73fb      	strb	r3, [r7, #15]
    return status;
 800b0d6:	7bfb      	ldrb	r3, [r7, #15]
 800b0d8:	e052      	b.n	800b180 <HAL_SUBGHZ_Init+0xbc>
  }
  else
  {
    status = HAL_OK;
 800b0da:	2300      	movs	r3, #0
 800b0dc:	73fb      	strb	r3, [r7, #15]
  }

  assert_param(IS_SUBGHZSPI_BAUDRATE_PRESCALER(hsubghz->Init.BaudratePrescaler));

  subghz_state = hsubghz->State;
 800b0de:	687b      	ldr	r3, [r7, #4]
 800b0e0:	799b      	ldrb	r3, [r3, #6]
 800b0e2:	73bb      	strb	r3, [r7, #14]
  if ((subghz_state == HAL_SUBGHZ_STATE_RESET) ||
 800b0e4:	7bbb      	ldrb	r3, [r7, #14]
 800b0e6:	2b00      	cmp	r3, #0
 800b0e8:	d002      	beq.n	800b0f0 <HAL_SUBGHZ_Init+0x2c>
 800b0ea:	7bbb      	ldrb	r3, [r7, #14]
 800b0ec:	2b03      	cmp	r3, #3
 800b0ee:	d109      	bne.n	800b104 <HAL_SUBGHZ_Init+0x40>
      (subghz_state == HAL_SUBGHZ_STATE_RESET_RF_READY))
  {
    /* Allocate lock resource and initialize it */
    hsubghz->Lock = HAL_UNLOCKED;
 800b0f0:	687b      	ldr	r3, [r7, #4]
 800b0f2:	2200      	movs	r2, #0
 800b0f4:	715a      	strb	r2, [r3, #5]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hsubghz->MspInitCallback(hsubghz);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SUBGHZ_MspInit(hsubghz);
 800b0f6:	6878      	ldr	r0, [r7, #4]
 800b0f8:	f7f7 fa12 	bl	8002520 <HAL_SUBGHZ_MspInit>
#if defined(CM0PLUS)
    /* Enable EXTI 44 : Radio IRQ ITs for CPU2 */
    LL_C2_EXTI_EnableIT_32_63(LL_EXTI_LINE_44);
#else
    /* Enable EXTI 44 : Radio IRQ ITs for CPU1 */
    LL_EXTI_EnableIT_32_63(LL_EXTI_LINE_44);
 800b0fc:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 800b100:	f7ff ffcc 	bl	800b09c <LL_EXTI_EnableIT_32_63>
#endif /* CM0PLUS */
  }

  if (subghz_state == HAL_SUBGHZ_STATE_RESET)
 800b104:	7bbb      	ldrb	r3, [r7, #14]
 800b106:	2b00      	cmp	r3, #0
 800b108:	d126      	bne.n	800b158 <HAL_SUBGHZ_Init+0x94>
  {
    /* Reinitialize Radio peripheral only if SUBGHZ is in full RESET state */
    hsubghz->State = HAL_SUBGHZ_STATE_BUSY;
 800b10a:	687b      	ldr	r3, [r7, #4]
 800b10c:	2202      	movs	r2, #2
 800b10e:	719a      	strb	r2, [r3, #6]

    /* De-asserts the reset signal of the Radio peripheral */
    LL_RCC_RF_DisableReset();
 800b110:	f7ff ffa2 	bl	800b058 <LL_RCC_RF_DisableReset>

    /* Verify that Radio in reset status flag is set */
    count  = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_DEFAULT_LOOP_TIME;
 800b114:	4b1c      	ldr	r3, [pc, #112]	; (800b188 <HAL_SUBGHZ_Init+0xc4>)
 800b116:	681a      	ldr	r2, [r3, #0]
 800b118:	4613      	mov	r3, r2
 800b11a:	00db      	lsls	r3, r3, #3
 800b11c:	1a9b      	subs	r3, r3, r2
 800b11e:	009b      	lsls	r3, r3, #2
 800b120:	0cdb      	lsrs	r3, r3, #19
 800b122:	2264      	movs	r2, #100	; 0x64
 800b124:	fb02 f303 	mul.w	r3, r2, r3
 800b128:	60bb      	str	r3, [r7, #8]

    do
    {
      if (count == 0U)
 800b12a:	68bb      	ldr	r3, [r7, #8]
 800b12c:	2b00      	cmp	r3, #0
 800b12e:	d105      	bne.n	800b13c <HAL_SUBGHZ_Init+0x78>
      {
        status  = HAL_ERROR;
 800b130:	2301      	movs	r3, #1
 800b132:	73fb      	strb	r3, [r7, #15]
        hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_TIMEOUT;
 800b134:	687b      	ldr	r3, [r7, #4]
 800b136:	2201      	movs	r2, #1
 800b138:	609a      	str	r2, [r3, #8]
        break;
 800b13a:	e007      	b.n	800b14c <HAL_SUBGHZ_Init+0x88>
      }
      count--;
 800b13c:	68bb      	ldr	r3, [r7, #8]
 800b13e:	3b01      	subs	r3, #1
 800b140:	60bb      	str	r3, [r7, #8]
    } while (LL_RCC_IsRFUnderReset() != 0UL);
 800b142:	f7ff ff99 	bl	800b078 <LL_RCC_IsRFUnderReset>
 800b146:	4603      	mov	r3, r0
 800b148:	2b00      	cmp	r3, #0
 800b14a:	d1ee      	bne.n	800b12a <HAL_SUBGHZ_Init+0x66>

    /* Asserts the reset signal of the Radio peripheral */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 800b14c:	f7ff ff34 	bl	800afb8 <LL_PWR_UnselectSUBGHZSPI_NSS>
#if defined(CM0PLUS)
    /* Enable wakeup signal of the Radio peripheral */
    LL_C2_PWR_SetRadioBusyTrigger(LL_PWR_RADIO_BUSY_TRIGGER_WU_IT);
#else
    /* Enable wakeup signal of the Radio peripheral */
    LL_PWR_SetRadioBusyTrigger(LL_PWR_RADIO_BUSY_TRIGGER_WU_IT);
 800b150:	f44f 6000 	mov.w	r0, #2048	; 0x800
 800b154:	f7ff ff1c 	bl	800af90 <LL_PWR_SetRadioBusyTrigger>
#endif /* CM0PLUS */
  }

  /* Clear Pending Flag */
  LL_PWR_ClearFlag_RFBUSY();
 800b158:	f7ff ff4e 	bl	800aff8 <LL_PWR_ClearFlag_RFBUSY>

  if (status == HAL_OK)
 800b15c:	7bfb      	ldrb	r3, [r7, #15]
 800b15e:	2b00      	cmp	r3, #0
 800b160:	d10a      	bne.n	800b178 <HAL_SUBGHZ_Init+0xb4>
  {
    /* Initialize SUBGHZSPI Peripheral */
    SUBGHZSPI_Init(hsubghz->Init.BaudratePrescaler);
 800b162:	687b      	ldr	r3, [r7, #4]
 800b164:	681b      	ldr	r3, [r3, #0]
 800b166:	4618      	mov	r0, r3
 800b168:	f000 faac 	bl	800b6c4 <SUBGHZSPI_Init>

    hsubghz->DeepSleep = SUBGHZ_DEEP_SLEEP_ENABLE;
 800b16c:	687b      	ldr	r3, [r7, #4]
 800b16e:	2201      	movs	r2, #1
 800b170:	711a      	strb	r2, [r3, #4]
    hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_NONE;
 800b172:	687b      	ldr	r3, [r7, #4]
 800b174:	2200      	movs	r2, #0
 800b176:	609a      	str	r2, [r3, #8]
  }

  hsubghz->State = HAL_SUBGHZ_STATE_READY;
 800b178:	687b      	ldr	r3, [r7, #4]
 800b17a:	2201      	movs	r2, #1
 800b17c:	719a      	strb	r2, [r3, #6]

  return status;
 800b17e:	7bfb      	ldrb	r3, [r7, #15]
}
 800b180:	4618      	mov	r0, r3
 800b182:	3710      	adds	r7, #16
 800b184:	46bd      	mov	sp, r7
 800b186:	bd80      	pop	{r7, pc}
 800b188:	20000000 	.word	0x20000000

0800b18c <HAL_SUBGHZ_WriteRegisters>:
  */
HAL_StatusTypeDef HAL_SUBGHZ_WriteRegisters(SUBGHZ_HandleTypeDef *hsubghz,
                                            uint16_t Address,
                                            uint8_t *pBuffer,
                                            uint16_t Size)
{
 800b18c:	b580      	push	{r7, lr}
 800b18e:	b086      	sub	sp, #24
 800b190:	af00      	add	r7, sp, #0
 800b192:	60f8      	str	r0, [r7, #12]
 800b194:	607a      	str	r2, [r7, #4]
 800b196:	461a      	mov	r2, r3
 800b198:	460b      	mov	r3, r1
 800b19a:	817b      	strh	r3, [r7, #10]
 800b19c:	4613      	mov	r3, r2
 800b19e:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef status;

  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 800b1a0:	68fb      	ldr	r3, [r7, #12]
 800b1a2:	799b      	ldrb	r3, [r3, #6]
 800b1a4:	b2db      	uxtb	r3, r3
 800b1a6:	2b01      	cmp	r3, #1
 800b1a8:	d14a      	bne.n	800b240 <HAL_SUBGHZ_WriteRegisters+0xb4>
  {
    /* Process Locked */
    __HAL_LOCK(hsubghz);
 800b1aa:	68fb      	ldr	r3, [r7, #12]
 800b1ac:	795b      	ldrb	r3, [r3, #5]
 800b1ae:	2b01      	cmp	r3, #1
 800b1b0:	d101      	bne.n	800b1b6 <HAL_SUBGHZ_WriteRegisters+0x2a>
 800b1b2:	2302      	movs	r3, #2
 800b1b4:	e045      	b.n	800b242 <HAL_SUBGHZ_WriteRegisters+0xb6>
 800b1b6:	68fb      	ldr	r3, [r7, #12]
 800b1b8:	2201      	movs	r2, #1
 800b1ba:	715a      	strb	r2, [r3, #5]

    hsubghz->State = HAL_SUBGHZ_STATE_BUSY;
 800b1bc:	68fb      	ldr	r3, [r7, #12]
 800b1be:	2202      	movs	r2, #2
 800b1c0:	719a      	strb	r2, [r3, #6]

    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 800b1c2:	68f8      	ldr	r0, [r7, #12]
 800b1c4:	f000 fb4c 	bl	800b860 <SUBGHZ_CheckDeviceReady>

    /* NSS = 0 */
    LL_PWR_SelectSUBGHZSPI_NSS();
 800b1c8:	f7ff ff06 	bl	800afd8 <LL_PWR_SelectSUBGHZSPI_NSS>

    (void)SUBGHZSPI_Transmit(hsubghz, SUBGHZ_RADIO_WRITE_REGISTER);
 800b1cc:	210d      	movs	r1, #13
 800b1ce:	68f8      	ldr	r0, [r7, #12]
 800b1d0:	f000 fa98 	bl	800b704 <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)((Address & 0xFF00U) >> 8U));
 800b1d4:	897b      	ldrh	r3, [r7, #10]
 800b1d6:	0a1b      	lsrs	r3, r3, #8
 800b1d8:	b29b      	uxth	r3, r3
 800b1da:	b2db      	uxtb	r3, r3
 800b1dc:	4619      	mov	r1, r3
 800b1de:	68f8      	ldr	r0, [r7, #12]
 800b1e0:	f000 fa90 	bl	800b704 <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)(Address & 0x00FFU));
 800b1e4:	897b      	ldrh	r3, [r7, #10]
 800b1e6:	b2db      	uxtb	r3, r3
 800b1e8:	4619      	mov	r1, r3
 800b1ea:	68f8      	ldr	r0, [r7, #12]
 800b1ec:	f000 fa8a 	bl	800b704 <SUBGHZSPI_Transmit>

    for (uint16_t i = 0U; i < Size; i++)
 800b1f0:	2300      	movs	r3, #0
 800b1f2:	82bb      	strh	r3, [r7, #20]
 800b1f4:	e00a      	b.n	800b20c <HAL_SUBGHZ_WriteRegisters+0x80>
    {
      (void)SUBGHZSPI_Transmit(hsubghz, pBuffer[i]);
 800b1f6:	8abb      	ldrh	r3, [r7, #20]
 800b1f8:	687a      	ldr	r2, [r7, #4]
 800b1fa:	4413      	add	r3, r2
 800b1fc:	781b      	ldrb	r3, [r3, #0]
 800b1fe:	4619      	mov	r1, r3
 800b200:	68f8      	ldr	r0, [r7, #12]
 800b202:	f000 fa7f 	bl	800b704 <SUBGHZSPI_Transmit>
    for (uint16_t i = 0U; i < Size; i++)
 800b206:	8abb      	ldrh	r3, [r7, #20]
 800b208:	3301      	adds	r3, #1
 800b20a:	82bb      	strh	r3, [r7, #20]
 800b20c:	8aba      	ldrh	r2, [r7, #20]
 800b20e:	893b      	ldrh	r3, [r7, #8]
 800b210:	429a      	cmp	r2, r3
 800b212:	d3f0      	bcc.n	800b1f6 <HAL_SUBGHZ_WriteRegisters+0x6a>
    }

    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 800b214:	f7ff fed0 	bl	800afb8 <LL_PWR_UnselectSUBGHZSPI_NSS>

    (void)SUBGHZ_WaitOnBusy(hsubghz);
 800b218:	68f8      	ldr	r0, [r7, #12]
 800b21a:	f000 fb45 	bl	800b8a8 <SUBGHZ_WaitOnBusy>

    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 800b21e:	68fb      	ldr	r3, [r7, #12]
 800b220:	689b      	ldr	r3, [r3, #8]
 800b222:	2b00      	cmp	r3, #0
 800b224:	d002      	beq.n	800b22c <HAL_SUBGHZ_WriteRegisters+0xa0>
    {
      status = HAL_ERROR;
 800b226:	2301      	movs	r3, #1
 800b228:	75fb      	strb	r3, [r7, #23]
 800b22a:	e001      	b.n	800b230 <HAL_SUBGHZ_WriteRegisters+0xa4>
    }
    else
    {
      status = HAL_OK;
 800b22c:	2300      	movs	r3, #0
 800b22e:	75fb      	strb	r3, [r7, #23]
    }

    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 800b230:	68fb      	ldr	r3, [r7, #12]
 800b232:	2201      	movs	r2, #1
 800b234:	719a      	strb	r2, [r3, #6]

    /* Process Unlocked */
    __HAL_UNLOCK(hsubghz);
 800b236:	68fb      	ldr	r3, [r7, #12]
 800b238:	2200      	movs	r2, #0
 800b23a:	715a      	strb	r2, [r3, #5]

    return status;
 800b23c:	7dfb      	ldrb	r3, [r7, #23]
 800b23e:	e000      	b.n	800b242 <HAL_SUBGHZ_WriteRegisters+0xb6>
  }
  else
  {
    return HAL_BUSY;
 800b240:	2302      	movs	r3, #2
  }
}
 800b242:	4618      	mov	r0, r3
 800b244:	3718      	adds	r7, #24
 800b246:	46bd      	mov	sp, r7
 800b248:	bd80      	pop	{r7, pc}

0800b24a <HAL_SUBGHZ_ReadRegisters>:
  */
HAL_StatusTypeDef HAL_SUBGHZ_ReadRegisters(SUBGHZ_HandleTypeDef *hsubghz,
                                           uint16_t Address,
                                           uint8_t *pBuffer,
                                           uint16_t Size)
{
 800b24a:	b580      	push	{r7, lr}
 800b24c:	b088      	sub	sp, #32
 800b24e:	af00      	add	r7, sp, #0
 800b250:	60f8      	str	r0, [r7, #12]
 800b252:	607a      	str	r2, [r7, #4]
 800b254:	461a      	mov	r2, r3
 800b256:	460b      	mov	r3, r1
 800b258:	817b      	strh	r3, [r7, #10]
 800b25a:	4613      	mov	r3, r2
 800b25c:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef status;
  uint8_t *pData = pBuffer;
 800b25e:	687b      	ldr	r3, [r7, #4]
 800b260:	61bb      	str	r3, [r7, #24]

  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 800b262:	68fb      	ldr	r3, [r7, #12]
 800b264:	799b      	ldrb	r3, [r3, #6]
 800b266:	b2db      	uxtb	r3, r3
 800b268:	2b01      	cmp	r3, #1
 800b26a:	d14a      	bne.n	800b302 <HAL_SUBGHZ_ReadRegisters+0xb8>
  {
    /* Process Locked */
    __HAL_LOCK(hsubghz);
 800b26c:	68fb      	ldr	r3, [r7, #12]
 800b26e:	795b      	ldrb	r3, [r3, #5]
 800b270:	2b01      	cmp	r3, #1
 800b272:	d101      	bne.n	800b278 <HAL_SUBGHZ_ReadRegisters+0x2e>
 800b274:	2302      	movs	r3, #2
 800b276:	e045      	b.n	800b304 <HAL_SUBGHZ_ReadRegisters+0xba>
 800b278:	68fb      	ldr	r3, [r7, #12]
 800b27a:	2201      	movs	r2, #1
 800b27c:	715a      	strb	r2, [r3, #5]

    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 800b27e:	68f8      	ldr	r0, [r7, #12]
 800b280:	f000 faee 	bl	800b860 <SUBGHZ_CheckDeviceReady>

    /* NSS = 0 */
    LL_PWR_SelectSUBGHZSPI_NSS();
 800b284:	f7ff fea8 	bl	800afd8 <LL_PWR_SelectSUBGHZSPI_NSS>

    (void)SUBGHZSPI_Transmit(hsubghz, SUBGHZ_RADIO_READ_REGISTER);
 800b288:	211d      	movs	r1, #29
 800b28a:	68f8      	ldr	r0, [r7, #12]
 800b28c:	f000 fa3a 	bl	800b704 <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)((Address & 0xFF00U) >> 8U));
 800b290:	897b      	ldrh	r3, [r7, #10]
 800b292:	0a1b      	lsrs	r3, r3, #8
 800b294:	b29b      	uxth	r3, r3
 800b296:	b2db      	uxtb	r3, r3
 800b298:	4619      	mov	r1, r3
 800b29a:	68f8      	ldr	r0, [r7, #12]
 800b29c:	f000 fa32 	bl	800b704 <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)(Address & 0x00FFU));
 800b2a0:	897b      	ldrh	r3, [r7, #10]
 800b2a2:	b2db      	uxtb	r3, r3
 800b2a4:	4619      	mov	r1, r3
 800b2a6:	68f8      	ldr	r0, [r7, #12]
 800b2a8:	f000 fa2c 	bl	800b704 <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, 0U);
 800b2ac:	2100      	movs	r1, #0
 800b2ae:	68f8      	ldr	r0, [r7, #12]
 800b2b0:	f000 fa28 	bl	800b704 <SUBGHZSPI_Transmit>

    for (uint16_t i = 0U; i < Size; i++)
 800b2b4:	2300      	movs	r3, #0
 800b2b6:	82fb      	strh	r3, [r7, #22]
 800b2b8:	e009      	b.n	800b2ce <HAL_SUBGHZ_ReadRegisters+0x84>
    {
      (void)SUBGHZSPI_Receive(hsubghz, (pData));
 800b2ba:	69b9      	ldr	r1, [r7, #24]
 800b2bc:	68f8      	ldr	r0, [r7, #12]
 800b2be:	f000 fa77 	bl	800b7b0 <SUBGHZSPI_Receive>
      pData++;
 800b2c2:	69bb      	ldr	r3, [r7, #24]
 800b2c4:	3301      	adds	r3, #1
 800b2c6:	61bb      	str	r3, [r7, #24]
    for (uint16_t i = 0U; i < Size; i++)
 800b2c8:	8afb      	ldrh	r3, [r7, #22]
 800b2ca:	3301      	adds	r3, #1
 800b2cc:	82fb      	strh	r3, [r7, #22]
 800b2ce:	8afa      	ldrh	r2, [r7, #22]
 800b2d0:	893b      	ldrh	r3, [r7, #8]
 800b2d2:	429a      	cmp	r2, r3
 800b2d4:	d3f1      	bcc.n	800b2ba <HAL_SUBGHZ_ReadRegisters+0x70>
    }

    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 800b2d6:	f7ff fe6f 	bl	800afb8 <LL_PWR_UnselectSUBGHZSPI_NSS>

    (void)SUBGHZ_WaitOnBusy(hsubghz);
 800b2da:	68f8      	ldr	r0, [r7, #12]
 800b2dc:	f000 fae4 	bl	800b8a8 <SUBGHZ_WaitOnBusy>

    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 800b2e0:	68fb      	ldr	r3, [r7, #12]
 800b2e2:	689b      	ldr	r3, [r3, #8]
 800b2e4:	2b00      	cmp	r3, #0
 800b2e6:	d002      	beq.n	800b2ee <HAL_SUBGHZ_ReadRegisters+0xa4>
    {
      status = HAL_ERROR;
 800b2e8:	2301      	movs	r3, #1
 800b2ea:	77fb      	strb	r3, [r7, #31]
 800b2ec:	e001      	b.n	800b2f2 <HAL_SUBGHZ_ReadRegisters+0xa8>
    }
    else
    {
      status = HAL_OK;
 800b2ee:	2300      	movs	r3, #0
 800b2f0:	77fb      	strb	r3, [r7, #31]
    }

    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 800b2f2:	68fb      	ldr	r3, [r7, #12]
 800b2f4:	2201      	movs	r2, #1
 800b2f6:	719a      	strb	r2, [r3, #6]

    /* Process Unlocked */
    __HAL_UNLOCK(hsubghz);
 800b2f8:	68fb      	ldr	r3, [r7, #12]
 800b2fa:	2200      	movs	r2, #0
 800b2fc:	715a      	strb	r2, [r3, #5]

    return status;
 800b2fe:	7ffb      	ldrb	r3, [r7, #31]
 800b300:	e000      	b.n	800b304 <HAL_SUBGHZ_ReadRegisters+0xba>
  }
  else
  {
    return HAL_BUSY;
 800b302:	2302      	movs	r3, #2
  }
}
 800b304:	4618      	mov	r0, r3
 800b306:	3720      	adds	r7, #32
 800b308:	46bd      	mov	sp, r7
 800b30a:	bd80      	pop	{r7, pc}

0800b30c <HAL_SUBGHZ_ExecSetCmd>:
  */
HAL_StatusTypeDef HAL_SUBGHZ_ExecSetCmd(SUBGHZ_HandleTypeDef *hsubghz,
                                        SUBGHZ_RadioSetCmd_t Command,
                                        uint8_t *pBuffer,
                                        uint16_t Size)
{
 800b30c:	b580      	push	{r7, lr}
 800b30e:	b086      	sub	sp, #24
 800b310:	af00      	add	r7, sp, #0
 800b312:	60f8      	str	r0, [r7, #12]
 800b314:	607a      	str	r2, [r7, #4]
 800b316:	461a      	mov	r2, r3
 800b318:	460b      	mov	r3, r1
 800b31a:	72fb      	strb	r3, [r7, #11]
 800b31c:	4613      	mov	r3, r2
 800b31e:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef status;

  /* LORA Modulation not available on STM32WLx4xx devices */
  assert_param(IS_SUBGHZ_MODULATION_SUPPORTED(Command, pBuffer[0U]));

  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 800b320:	68fb      	ldr	r3, [r7, #12]
 800b322:	799b      	ldrb	r3, [r3, #6]
 800b324:	b2db      	uxtb	r3, r3
 800b326:	2b01      	cmp	r3, #1
 800b328:	d14a      	bne.n	800b3c0 <HAL_SUBGHZ_ExecSetCmd+0xb4>
  {
    /* Process Locked */
    __HAL_LOCK(hsubghz);
 800b32a:	68fb      	ldr	r3, [r7, #12]
 800b32c:	795b      	ldrb	r3, [r3, #5]
 800b32e:	2b01      	cmp	r3, #1
 800b330:	d101      	bne.n	800b336 <HAL_SUBGHZ_ExecSetCmd+0x2a>
 800b332:	2302      	movs	r3, #2
 800b334:	e045      	b.n	800b3c2 <HAL_SUBGHZ_ExecSetCmd+0xb6>
 800b336:	68fb      	ldr	r3, [r7, #12]
 800b338:	2201      	movs	r2, #1
 800b33a:	715a      	strb	r2, [r3, #5]

    /* Need to wakeup Radio if already in Sleep at startup */
    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 800b33c:	68f8      	ldr	r0, [r7, #12]
 800b33e:	f000 fa8f 	bl	800b860 <SUBGHZ_CheckDeviceReady>

    if ((Command == RADIO_SET_SLEEP) || (Command == RADIO_SET_RXDUTYCYCLE))
 800b342:	7afb      	ldrb	r3, [r7, #11]
 800b344:	2b84      	cmp	r3, #132	; 0x84
 800b346:	d002      	beq.n	800b34e <HAL_SUBGHZ_ExecSetCmd+0x42>
 800b348:	7afb      	ldrb	r3, [r7, #11]
 800b34a:	2b94      	cmp	r3, #148	; 0x94
 800b34c:	d103      	bne.n	800b356 <HAL_SUBGHZ_ExecSetCmd+0x4a>
    {
      hsubghz->DeepSleep = SUBGHZ_DEEP_SLEEP_ENABLE;
 800b34e:	68fb      	ldr	r3, [r7, #12]
 800b350:	2201      	movs	r2, #1
 800b352:	711a      	strb	r2, [r3, #4]
 800b354:	e002      	b.n	800b35c <HAL_SUBGHZ_ExecSetCmd+0x50>
    }
    else
    {
      hsubghz->DeepSleep = SUBGHZ_DEEP_SLEEP_DISABLE;
 800b356:	68fb      	ldr	r3, [r7, #12]
 800b358:	2200      	movs	r2, #0
 800b35a:	711a      	strb	r2, [r3, #4]
    }

    /* NSS = 0 */
    LL_PWR_SelectSUBGHZSPI_NSS();
 800b35c:	f7ff fe3c 	bl	800afd8 <LL_PWR_SelectSUBGHZSPI_NSS>

    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)Command);
 800b360:	7afb      	ldrb	r3, [r7, #11]
 800b362:	4619      	mov	r1, r3
 800b364:	68f8      	ldr	r0, [r7, #12]
 800b366:	f000 f9cd 	bl	800b704 <SUBGHZSPI_Transmit>

    for (uint16_t i = 0U; i < Size; i++)
 800b36a:	2300      	movs	r3, #0
 800b36c:	82bb      	strh	r3, [r7, #20]
 800b36e:	e00a      	b.n	800b386 <HAL_SUBGHZ_ExecSetCmd+0x7a>
    {
      (void)SUBGHZSPI_Transmit(hsubghz, pBuffer[i]);
 800b370:	8abb      	ldrh	r3, [r7, #20]
 800b372:	687a      	ldr	r2, [r7, #4]
 800b374:	4413      	add	r3, r2
 800b376:	781b      	ldrb	r3, [r3, #0]
 800b378:	4619      	mov	r1, r3
 800b37a:	68f8      	ldr	r0, [r7, #12]
 800b37c:	f000 f9c2 	bl	800b704 <SUBGHZSPI_Transmit>
    for (uint16_t i = 0U; i < Size; i++)
 800b380:	8abb      	ldrh	r3, [r7, #20]
 800b382:	3301      	adds	r3, #1
 800b384:	82bb      	strh	r3, [r7, #20]
 800b386:	8aba      	ldrh	r2, [r7, #20]
 800b388:	893b      	ldrh	r3, [r7, #8]
 800b38a:	429a      	cmp	r2, r3
 800b38c:	d3f0      	bcc.n	800b370 <HAL_SUBGHZ_ExecSetCmd+0x64>
    }

    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 800b38e:	f7ff fe13 	bl	800afb8 <LL_PWR_UnselectSUBGHZSPI_NSS>

    if (Command != RADIO_SET_SLEEP)
 800b392:	7afb      	ldrb	r3, [r7, #11]
 800b394:	2b84      	cmp	r3, #132	; 0x84
 800b396:	d002      	beq.n	800b39e <HAL_SUBGHZ_ExecSetCmd+0x92>
    {
      (void)SUBGHZ_WaitOnBusy(hsubghz);
 800b398:	68f8      	ldr	r0, [r7, #12]
 800b39a:	f000 fa85 	bl	800b8a8 <SUBGHZ_WaitOnBusy>
    }

    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 800b39e:	68fb      	ldr	r3, [r7, #12]
 800b3a0:	689b      	ldr	r3, [r3, #8]
 800b3a2:	2b00      	cmp	r3, #0
 800b3a4:	d002      	beq.n	800b3ac <HAL_SUBGHZ_ExecSetCmd+0xa0>
    {
      status = HAL_ERROR;
 800b3a6:	2301      	movs	r3, #1
 800b3a8:	75fb      	strb	r3, [r7, #23]
 800b3aa:	e001      	b.n	800b3b0 <HAL_SUBGHZ_ExecSetCmd+0xa4>
    }
    else
    {
      status = HAL_OK;
 800b3ac:	2300      	movs	r3, #0
 800b3ae:	75fb      	strb	r3, [r7, #23]
    }

    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 800b3b0:	68fb      	ldr	r3, [r7, #12]
 800b3b2:	2201      	movs	r2, #1
 800b3b4:	719a      	strb	r2, [r3, #6]

    /* Process Unlocked */
    __HAL_UNLOCK(hsubghz);
 800b3b6:	68fb      	ldr	r3, [r7, #12]
 800b3b8:	2200      	movs	r2, #0
 800b3ba:	715a      	strb	r2, [r3, #5]

    return status;
 800b3bc:	7dfb      	ldrb	r3, [r7, #23]
 800b3be:	e000      	b.n	800b3c2 <HAL_SUBGHZ_ExecSetCmd+0xb6>
  }
  else
  {
    return HAL_BUSY;
 800b3c0:	2302      	movs	r3, #2
  }
}
 800b3c2:	4618      	mov	r0, r3
 800b3c4:	3718      	adds	r7, #24
 800b3c6:	46bd      	mov	sp, r7
 800b3c8:	bd80      	pop	{r7, pc}

0800b3ca <HAL_SUBGHZ_ExecGetCmd>:
  */
HAL_StatusTypeDef HAL_SUBGHZ_ExecGetCmd(SUBGHZ_HandleTypeDef *hsubghz,
                                        SUBGHZ_RadioGetCmd_t Command,
                                        uint8_t *pBuffer,
                                        uint16_t Size)
{
 800b3ca:	b580      	push	{r7, lr}
 800b3cc:	b088      	sub	sp, #32
 800b3ce:	af00      	add	r7, sp, #0
 800b3d0:	60f8      	str	r0, [r7, #12]
 800b3d2:	607a      	str	r2, [r7, #4]
 800b3d4:	461a      	mov	r2, r3
 800b3d6:	460b      	mov	r3, r1
 800b3d8:	72fb      	strb	r3, [r7, #11]
 800b3da:	4613      	mov	r3, r2
 800b3dc:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef status;
  uint8_t *pData = pBuffer;
 800b3de:	687b      	ldr	r3, [r7, #4]
 800b3e0:	61bb      	str	r3, [r7, #24]

  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 800b3e2:	68fb      	ldr	r3, [r7, #12]
 800b3e4:	799b      	ldrb	r3, [r3, #6]
 800b3e6:	b2db      	uxtb	r3, r3
 800b3e8:	2b01      	cmp	r3, #1
 800b3ea:	d13d      	bne.n	800b468 <HAL_SUBGHZ_ExecGetCmd+0x9e>
  {
    /* Process Locked */
    __HAL_LOCK(hsubghz);
 800b3ec:	68fb      	ldr	r3, [r7, #12]
 800b3ee:	795b      	ldrb	r3, [r3, #5]
 800b3f0:	2b01      	cmp	r3, #1
 800b3f2:	d101      	bne.n	800b3f8 <HAL_SUBGHZ_ExecGetCmd+0x2e>
 800b3f4:	2302      	movs	r3, #2
 800b3f6:	e038      	b.n	800b46a <HAL_SUBGHZ_ExecGetCmd+0xa0>
 800b3f8:	68fb      	ldr	r3, [r7, #12]
 800b3fa:	2201      	movs	r2, #1
 800b3fc:	715a      	strb	r2, [r3, #5]

    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 800b3fe:	68f8      	ldr	r0, [r7, #12]
 800b400:	f000 fa2e 	bl	800b860 <SUBGHZ_CheckDeviceReady>

    /* NSS = 0 */
    LL_PWR_SelectSUBGHZSPI_NSS();
 800b404:	f7ff fde8 	bl	800afd8 <LL_PWR_SelectSUBGHZSPI_NSS>

    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)Command);
 800b408:	7afb      	ldrb	r3, [r7, #11]
 800b40a:	4619      	mov	r1, r3
 800b40c:	68f8      	ldr	r0, [r7, #12]
 800b40e:	f000 f979 	bl	800b704 <SUBGHZSPI_Transmit>

    /* Use to flush the Status (First byte) receive from SUBGHZ as not use */
    (void)SUBGHZSPI_Transmit(hsubghz, 0x00U);
 800b412:	2100      	movs	r1, #0
 800b414:	68f8      	ldr	r0, [r7, #12]
 800b416:	f000 f975 	bl	800b704 <SUBGHZSPI_Transmit>

    for (uint16_t i = 0U; i < Size; i++)
 800b41a:	2300      	movs	r3, #0
 800b41c:	82fb      	strh	r3, [r7, #22]
 800b41e:	e009      	b.n	800b434 <HAL_SUBGHZ_ExecGetCmd+0x6a>
    {
      (void)SUBGHZSPI_Receive(hsubghz, (pData));
 800b420:	69b9      	ldr	r1, [r7, #24]
 800b422:	68f8      	ldr	r0, [r7, #12]
 800b424:	f000 f9c4 	bl	800b7b0 <SUBGHZSPI_Receive>
      pData++;
 800b428:	69bb      	ldr	r3, [r7, #24]
 800b42a:	3301      	adds	r3, #1
 800b42c:	61bb      	str	r3, [r7, #24]
    for (uint16_t i = 0U; i < Size; i++)
 800b42e:	8afb      	ldrh	r3, [r7, #22]
 800b430:	3301      	adds	r3, #1
 800b432:	82fb      	strh	r3, [r7, #22]
 800b434:	8afa      	ldrh	r2, [r7, #22]
 800b436:	893b      	ldrh	r3, [r7, #8]
 800b438:	429a      	cmp	r2, r3
 800b43a:	d3f1      	bcc.n	800b420 <HAL_SUBGHZ_ExecGetCmd+0x56>
    }

    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 800b43c:	f7ff fdbc 	bl	800afb8 <LL_PWR_UnselectSUBGHZSPI_NSS>

    (void)SUBGHZ_WaitOnBusy(hsubghz);
 800b440:	68f8      	ldr	r0, [r7, #12]
 800b442:	f000 fa31 	bl	800b8a8 <SUBGHZ_WaitOnBusy>

    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 800b446:	68fb      	ldr	r3, [r7, #12]
 800b448:	689b      	ldr	r3, [r3, #8]
 800b44a:	2b00      	cmp	r3, #0
 800b44c:	d002      	beq.n	800b454 <HAL_SUBGHZ_ExecGetCmd+0x8a>
    {
      status = HAL_ERROR;
 800b44e:	2301      	movs	r3, #1
 800b450:	77fb      	strb	r3, [r7, #31]
 800b452:	e001      	b.n	800b458 <HAL_SUBGHZ_ExecGetCmd+0x8e>
    }
    else
    {
      status = HAL_OK;
 800b454:	2300      	movs	r3, #0
 800b456:	77fb      	strb	r3, [r7, #31]
    }

    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 800b458:	68fb      	ldr	r3, [r7, #12]
 800b45a:	2201      	movs	r2, #1
 800b45c:	719a      	strb	r2, [r3, #6]

    /* Process Unlocked */
    __HAL_UNLOCK(hsubghz);
 800b45e:	68fb      	ldr	r3, [r7, #12]
 800b460:	2200      	movs	r2, #0
 800b462:	715a      	strb	r2, [r3, #5]

    return status;
 800b464:	7ffb      	ldrb	r3, [r7, #31]
 800b466:	e000      	b.n	800b46a <HAL_SUBGHZ_ExecGetCmd+0xa0>
  }
  else
  {
    return HAL_BUSY;
 800b468:	2302      	movs	r3, #2
  }
}
 800b46a:	4618      	mov	r0, r3
 800b46c:	3720      	adds	r7, #32
 800b46e:	46bd      	mov	sp, r7
 800b470:	bd80      	pop	{r7, pc}

0800b472 <HAL_SUBGHZ_WriteBuffer>:
  */
HAL_StatusTypeDef HAL_SUBGHZ_WriteBuffer(SUBGHZ_HandleTypeDef *hsubghz,
                                         uint8_t Offset,
                                         uint8_t *pBuffer,
                                         uint16_t Size)
{
 800b472:	b580      	push	{r7, lr}
 800b474:	b086      	sub	sp, #24
 800b476:	af00      	add	r7, sp, #0
 800b478:	60f8      	str	r0, [r7, #12]
 800b47a:	607a      	str	r2, [r7, #4]
 800b47c:	461a      	mov	r2, r3
 800b47e:	460b      	mov	r3, r1
 800b480:	72fb      	strb	r3, [r7, #11]
 800b482:	4613      	mov	r3, r2
 800b484:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef status;

  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 800b486:	68fb      	ldr	r3, [r7, #12]
 800b488:	799b      	ldrb	r3, [r3, #6]
 800b48a:	b2db      	uxtb	r3, r3
 800b48c:	2b01      	cmp	r3, #1
 800b48e:	d13e      	bne.n	800b50e <HAL_SUBGHZ_WriteBuffer+0x9c>
  {
    /* Process Locked */
    __HAL_LOCK(hsubghz);
 800b490:	68fb      	ldr	r3, [r7, #12]
 800b492:	795b      	ldrb	r3, [r3, #5]
 800b494:	2b01      	cmp	r3, #1
 800b496:	d101      	bne.n	800b49c <HAL_SUBGHZ_WriteBuffer+0x2a>
 800b498:	2302      	movs	r3, #2
 800b49a:	e039      	b.n	800b510 <HAL_SUBGHZ_WriteBuffer+0x9e>
 800b49c:	68fb      	ldr	r3, [r7, #12]
 800b49e:	2201      	movs	r2, #1
 800b4a0:	715a      	strb	r2, [r3, #5]

    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 800b4a2:	68f8      	ldr	r0, [r7, #12]
 800b4a4:	f000 f9dc 	bl	800b860 <SUBGHZ_CheckDeviceReady>

    /* NSS = 0 */
    LL_PWR_SelectSUBGHZSPI_NSS();
 800b4a8:	f7ff fd96 	bl	800afd8 <LL_PWR_SelectSUBGHZSPI_NSS>

    (void)SUBGHZSPI_Transmit(hsubghz, SUBGHZ_RADIO_WRITE_BUFFER);
 800b4ac:	210e      	movs	r1, #14
 800b4ae:	68f8      	ldr	r0, [r7, #12]
 800b4b0:	f000 f928 	bl	800b704 <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, Offset);
 800b4b4:	7afb      	ldrb	r3, [r7, #11]
 800b4b6:	4619      	mov	r1, r3
 800b4b8:	68f8      	ldr	r0, [r7, #12]
 800b4ba:	f000 f923 	bl	800b704 <SUBGHZSPI_Transmit>

    for (uint16_t i = 0U; i < Size; i++)
 800b4be:	2300      	movs	r3, #0
 800b4c0:	82bb      	strh	r3, [r7, #20]
 800b4c2:	e00a      	b.n	800b4da <HAL_SUBGHZ_WriteBuffer+0x68>
    {
      (void)SUBGHZSPI_Transmit(hsubghz, pBuffer[i]);
 800b4c4:	8abb      	ldrh	r3, [r7, #20]
 800b4c6:	687a      	ldr	r2, [r7, #4]
 800b4c8:	4413      	add	r3, r2
 800b4ca:	781b      	ldrb	r3, [r3, #0]
 800b4cc:	4619      	mov	r1, r3
 800b4ce:	68f8      	ldr	r0, [r7, #12]
 800b4d0:	f000 f918 	bl	800b704 <SUBGHZSPI_Transmit>
    for (uint16_t i = 0U; i < Size; i++)
 800b4d4:	8abb      	ldrh	r3, [r7, #20]
 800b4d6:	3301      	adds	r3, #1
 800b4d8:	82bb      	strh	r3, [r7, #20]
 800b4da:	8aba      	ldrh	r2, [r7, #20]
 800b4dc:	893b      	ldrh	r3, [r7, #8]
 800b4de:	429a      	cmp	r2, r3
 800b4e0:	d3f0      	bcc.n	800b4c4 <HAL_SUBGHZ_WriteBuffer+0x52>
    }
    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 800b4e2:	f7ff fd69 	bl	800afb8 <LL_PWR_UnselectSUBGHZSPI_NSS>

    (void)SUBGHZ_WaitOnBusy(hsubghz);
 800b4e6:	68f8      	ldr	r0, [r7, #12]
 800b4e8:	f000 f9de 	bl	800b8a8 <SUBGHZ_WaitOnBusy>

    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 800b4ec:	68fb      	ldr	r3, [r7, #12]
 800b4ee:	689b      	ldr	r3, [r3, #8]
 800b4f0:	2b00      	cmp	r3, #0
 800b4f2:	d002      	beq.n	800b4fa <HAL_SUBGHZ_WriteBuffer+0x88>
    {
      status = HAL_ERROR;
 800b4f4:	2301      	movs	r3, #1
 800b4f6:	75fb      	strb	r3, [r7, #23]
 800b4f8:	e001      	b.n	800b4fe <HAL_SUBGHZ_WriteBuffer+0x8c>
    }
    else
    {
      status = HAL_OK;
 800b4fa:	2300      	movs	r3, #0
 800b4fc:	75fb      	strb	r3, [r7, #23]
    }

    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 800b4fe:	68fb      	ldr	r3, [r7, #12]
 800b500:	2201      	movs	r2, #1
 800b502:	719a      	strb	r2, [r3, #6]

    /* Process Unlocked */
    __HAL_UNLOCK(hsubghz);
 800b504:	68fb      	ldr	r3, [r7, #12]
 800b506:	2200      	movs	r2, #0
 800b508:	715a      	strb	r2, [r3, #5]

    return status;
 800b50a:	7dfb      	ldrb	r3, [r7, #23]
 800b50c:	e000      	b.n	800b510 <HAL_SUBGHZ_WriteBuffer+0x9e>
  }
  else
  {
    return HAL_BUSY;
 800b50e:	2302      	movs	r3, #2
  }
}
 800b510:	4618      	mov	r0, r3
 800b512:	3718      	adds	r7, #24
 800b514:	46bd      	mov	sp, r7
 800b516:	bd80      	pop	{r7, pc}

0800b518 <HAL_SUBGHZ_ReadBuffer>:
  */
HAL_StatusTypeDef HAL_SUBGHZ_ReadBuffer(SUBGHZ_HandleTypeDef *hsubghz,
                                        uint8_t Offset,
                                        uint8_t *pBuffer,
                                        uint16_t Size)
{
 800b518:	b580      	push	{r7, lr}
 800b51a:	b088      	sub	sp, #32
 800b51c:	af00      	add	r7, sp, #0
 800b51e:	60f8      	str	r0, [r7, #12]
 800b520:	607a      	str	r2, [r7, #4]
 800b522:	461a      	mov	r2, r3
 800b524:	460b      	mov	r3, r1
 800b526:	72fb      	strb	r3, [r7, #11]
 800b528:	4613      	mov	r3, r2
 800b52a:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef status;
  uint8_t *pData = pBuffer;
 800b52c:	687b      	ldr	r3, [r7, #4]
 800b52e:	61bb      	str	r3, [r7, #24]

  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 800b530:	68fb      	ldr	r3, [r7, #12]
 800b532:	799b      	ldrb	r3, [r3, #6]
 800b534:	b2db      	uxtb	r3, r3
 800b536:	2b01      	cmp	r3, #1
 800b538:	d141      	bne.n	800b5be <HAL_SUBGHZ_ReadBuffer+0xa6>
  {
    /* Process Locked */
    __HAL_LOCK(hsubghz);
 800b53a:	68fb      	ldr	r3, [r7, #12]
 800b53c:	795b      	ldrb	r3, [r3, #5]
 800b53e:	2b01      	cmp	r3, #1
 800b540:	d101      	bne.n	800b546 <HAL_SUBGHZ_ReadBuffer+0x2e>
 800b542:	2302      	movs	r3, #2
 800b544:	e03c      	b.n	800b5c0 <HAL_SUBGHZ_ReadBuffer+0xa8>
 800b546:	68fb      	ldr	r3, [r7, #12]
 800b548:	2201      	movs	r2, #1
 800b54a:	715a      	strb	r2, [r3, #5]

    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 800b54c:	68f8      	ldr	r0, [r7, #12]
 800b54e:	f000 f987 	bl	800b860 <SUBGHZ_CheckDeviceReady>

    /* NSS = 0 */
    LL_PWR_SelectSUBGHZSPI_NSS();
 800b552:	f7ff fd41 	bl	800afd8 <LL_PWR_SelectSUBGHZSPI_NSS>

    (void)SUBGHZSPI_Transmit(hsubghz, SUBGHZ_RADIO_READ_BUFFER);
 800b556:	211e      	movs	r1, #30
 800b558:	68f8      	ldr	r0, [r7, #12]
 800b55a:	f000 f8d3 	bl	800b704 <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, Offset);
 800b55e:	7afb      	ldrb	r3, [r7, #11]
 800b560:	4619      	mov	r1, r3
 800b562:	68f8      	ldr	r0, [r7, #12]
 800b564:	f000 f8ce 	bl	800b704 <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, 0x00U);
 800b568:	2100      	movs	r1, #0
 800b56a:	68f8      	ldr	r0, [r7, #12]
 800b56c:	f000 f8ca 	bl	800b704 <SUBGHZSPI_Transmit>

    for (uint16_t i = 0U; i < Size; i++)
 800b570:	2300      	movs	r3, #0
 800b572:	82fb      	strh	r3, [r7, #22]
 800b574:	e009      	b.n	800b58a <HAL_SUBGHZ_ReadBuffer+0x72>
    {
      (void)SUBGHZSPI_Receive(hsubghz, (pData));
 800b576:	69b9      	ldr	r1, [r7, #24]
 800b578:	68f8      	ldr	r0, [r7, #12]
 800b57a:	f000 f919 	bl	800b7b0 <SUBGHZSPI_Receive>
      pData++;
 800b57e:	69bb      	ldr	r3, [r7, #24]
 800b580:	3301      	adds	r3, #1
 800b582:	61bb      	str	r3, [r7, #24]
    for (uint16_t i = 0U; i < Size; i++)
 800b584:	8afb      	ldrh	r3, [r7, #22]
 800b586:	3301      	adds	r3, #1
 800b588:	82fb      	strh	r3, [r7, #22]
 800b58a:	8afa      	ldrh	r2, [r7, #22]
 800b58c:	893b      	ldrh	r3, [r7, #8]
 800b58e:	429a      	cmp	r2, r3
 800b590:	d3f1      	bcc.n	800b576 <HAL_SUBGHZ_ReadBuffer+0x5e>
    }

    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 800b592:	f7ff fd11 	bl	800afb8 <LL_PWR_UnselectSUBGHZSPI_NSS>

    (void)SUBGHZ_WaitOnBusy(hsubghz);
 800b596:	68f8      	ldr	r0, [r7, #12]
 800b598:	f000 f986 	bl	800b8a8 <SUBGHZ_WaitOnBusy>

    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 800b59c:	68fb      	ldr	r3, [r7, #12]
 800b59e:	689b      	ldr	r3, [r3, #8]
 800b5a0:	2b00      	cmp	r3, #0
 800b5a2:	d002      	beq.n	800b5aa <HAL_SUBGHZ_ReadBuffer+0x92>
    {
      status = HAL_ERROR;
 800b5a4:	2301      	movs	r3, #1
 800b5a6:	77fb      	strb	r3, [r7, #31]
 800b5a8:	e001      	b.n	800b5ae <HAL_SUBGHZ_ReadBuffer+0x96>
    }
    else
    {
      status = HAL_OK;
 800b5aa:	2300      	movs	r3, #0
 800b5ac:	77fb      	strb	r3, [r7, #31]
    }

    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 800b5ae:	68fb      	ldr	r3, [r7, #12]
 800b5b0:	2201      	movs	r2, #1
 800b5b2:	719a      	strb	r2, [r3, #6]

    /* Process Unlocked */
    __HAL_UNLOCK(hsubghz);
 800b5b4:	68fb      	ldr	r3, [r7, #12]
 800b5b6:	2200      	movs	r2, #0
 800b5b8:	715a      	strb	r2, [r3, #5]

    return status;
 800b5ba:	7ffb      	ldrb	r3, [r7, #31]
 800b5bc:	e000      	b.n	800b5c0 <HAL_SUBGHZ_ReadBuffer+0xa8>
  }
  else
  {
    return HAL_BUSY;
 800b5be:	2302      	movs	r3, #2
  }
}
 800b5c0:	4618      	mov	r0, r3
 800b5c2:	3720      	adds	r7, #32
 800b5c4:	46bd      	mov	sp, r7
 800b5c6:	bd80      	pop	{r7, pc}

0800b5c8 <HAL_SUBGHZ_IRQHandler>:
  * @param  hsubghz pointer to a SUBGHZ_HandleTypeDef structure that contains
  *               the configuration information for the specified SUBGHZ module.
  * @retval None
  */
void HAL_SUBGHZ_IRQHandler(SUBGHZ_HandleTypeDef *hsubghz)
{
 800b5c8:	b580      	push	{r7, lr}
 800b5ca:	b084      	sub	sp, #16
 800b5cc:	af00      	add	r7, sp, #0
 800b5ce:	6078      	str	r0, [r7, #4]
  uint8_t tmpisr[2U] = {0U};
 800b5d0:	2300      	movs	r3, #0
 800b5d2:	81bb      	strh	r3, [r7, #12]
  uint16_t itsource;

  /* Retrieve Interrupts from SUBGHZ Irq Register */
  (void)HAL_SUBGHZ_ExecGetCmd(hsubghz, RADIO_GET_IRQSTATUS, tmpisr, 2U);
 800b5d4:	f107 020c 	add.w	r2, r7, #12
 800b5d8:	2302      	movs	r3, #2
 800b5da:	2112      	movs	r1, #18
 800b5dc:	6878      	ldr	r0, [r7, #4]
 800b5de:	f7ff fef4 	bl	800b3ca <HAL_SUBGHZ_ExecGetCmd>
  itsource = tmpisr[0U];
 800b5e2:	7b3b      	ldrb	r3, [r7, #12]
 800b5e4:	81fb      	strh	r3, [r7, #14]
  itsource = (itsource << 8U) | tmpisr[1U];
 800b5e6:	89fb      	ldrh	r3, [r7, #14]
 800b5e8:	021b      	lsls	r3, r3, #8
 800b5ea:	b21a      	sxth	r2, r3
 800b5ec:	7b7b      	ldrb	r3, [r7, #13]
 800b5ee:	b21b      	sxth	r3, r3
 800b5f0:	4313      	orrs	r3, r2
 800b5f2:	b21b      	sxth	r3, r3
 800b5f4:	81fb      	strh	r3, [r7, #14]

  /* Clear SUBGHZ Irq Register */
  (void)HAL_SUBGHZ_ExecSetCmd(hsubghz, RADIO_CLR_IRQSTATUS, tmpisr, 2U);
 800b5f6:	f107 020c 	add.w	r2, r7, #12
 800b5fa:	2302      	movs	r3, #2
 800b5fc:	2102      	movs	r1, #2
 800b5fe:	6878      	ldr	r0, [r7, #4]
 800b600:	f7ff fe84 	bl	800b30c <HAL_SUBGHZ_ExecSetCmd>

  /* Packet transmission completed Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_TX_CPLT) != RESET)
 800b604:	89fb      	ldrh	r3, [r7, #14]
 800b606:	f003 0301 	and.w	r3, r3, #1
 800b60a:	2b00      	cmp	r3, #0
 800b60c:	d002      	beq.n	800b614 <HAL_SUBGHZ_IRQHandler+0x4c>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->TxCpltCallback(hsubghz);
#else
    HAL_SUBGHZ_TxCpltCallback(hsubghz);
 800b60e:	6878      	ldr	r0, [r7, #4]
 800b610:	f013 fa3e 	bl	801ea90 <HAL_SUBGHZ_TxCpltCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* Packet received Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_RX_CPLT) != RESET)
 800b614:	89fb      	ldrh	r3, [r7, #14]
 800b616:	f003 0302 	and.w	r3, r3, #2
 800b61a:	2b00      	cmp	r3, #0
 800b61c:	d002      	beq.n	800b624 <HAL_SUBGHZ_IRQHandler+0x5c>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->RxCpltCallback(hsubghz);
#else
    HAL_SUBGHZ_RxCpltCallback(hsubghz);
 800b61e:	6878      	ldr	r0, [r7, #4]
 800b620:	f013 fa44 	bl	801eaac <HAL_SUBGHZ_RxCpltCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* Preamble Detected Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_PREAMBLE_DETECTED) != RESET)
 800b624:	89fb      	ldrh	r3, [r7, #14]
 800b626:	f003 0304 	and.w	r3, r3, #4
 800b62a:	2b00      	cmp	r3, #0
 800b62c:	d002      	beq.n	800b634 <HAL_SUBGHZ_IRQHandler+0x6c>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->PreambleDetectedCallback(hsubghz);
#else
    HAL_SUBGHZ_PreambleDetectedCallback(hsubghz);
 800b62e:	6878      	ldr	r0, [r7, #4]
 800b630:	f013 fa94 	bl	801eb5c <HAL_SUBGHZ_PreambleDetectedCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /*  Valid sync word detected Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_SYNCWORD_VALID) != RESET)
 800b634:	89fb      	ldrh	r3, [r7, #14]
 800b636:	f003 0308 	and.w	r3, r3, #8
 800b63a:	2b00      	cmp	r3, #0
 800b63c:	d002      	beq.n	800b644 <HAL_SUBGHZ_IRQHandler+0x7c>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->SyncWordValidCallback(hsubghz);
#else
    HAL_SUBGHZ_SyncWordValidCallback(hsubghz);
 800b63e:	6878      	ldr	r0, [r7, #4]
 800b640:	f013 fa9a 	bl	801eb78 <HAL_SUBGHZ_SyncWordValidCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* Valid LoRa header received Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_HEADER_VALID) != RESET)
 800b644:	89fb      	ldrh	r3, [r7, #14]
 800b646:	f003 0310 	and.w	r3, r3, #16
 800b64a:	2b00      	cmp	r3, #0
 800b64c:	d002      	beq.n	800b654 <HAL_SUBGHZ_IRQHandler+0x8c>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->HeaderValidCallback(hsubghz);
#else
    HAL_SUBGHZ_HeaderValidCallback(hsubghz);
 800b64e:	6878      	ldr	r0, [r7, #4]
 800b650:	f013 faa0 	bl	801eb94 <HAL_SUBGHZ_HeaderValidCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* LoRa header CRC error Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_HEADER_ERROR) != RESET)
 800b654:	89fb      	ldrh	r3, [r7, #14]
 800b656:	f003 0320 	and.w	r3, r3, #32
 800b65a:	2b00      	cmp	r3, #0
 800b65c:	d002      	beq.n	800b664 <HAL_SUBGHZ_IRQHandler+0x9c>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->HeaderErrorCallback(hsubghz);
#else
    HAL_SUBGHZ_HeaderErrorCallback(hsubghz);
 800b65e:	6878      	ldr	r0, [r7, #4]
 800b660:	f013 fa6e 	bl	801eb40 <HAL_SUBGHZ_HeaderErrorCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* Wrong CRC received Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_CRC_ERROR) != RESET)
 800b664:	89fb      	ldrh	r3, [r7, #14]
 800b666:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b66a:	2b00      	cmp	r3, #0
 800b66c:	d002      	beq.n	800b674 <HAL_SUBGHZ_IRQHandler+0xac>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->CRCErrorCallback(hsubghz);
#else
    HAL_SUBGHZ_CRCErrorCallback(hsubghz);
 800b66e:	6878      	ldr	r0, [r7, #4]
 800b670:	f013 fa2a 	bl	801eac8 <HAL_SUBGHZ_CRCErrorCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* Channel activity detection finished Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_CAD_DONE) != RESET)
 800b674:	89fb      	ldrh	r3, [r7, #14]
 800b676:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800b67a:	2b00      	cmp	r3, #0
 800b67c:	d00d      	beq.n	800b69a <HAL_SUBGHZ_IRQHandler+0xd2>
    {
      hsubghz->CADStatusCallback(hsubghz, HAL_SUBGHZ_CAD_CLEAR);
    }
#else
    /* Channel activity Detected Interrupt */
    if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_CAD_ACTIVITY_DETECTED) != RESET)
 800b67e:	89fb      	ldrh	r3, [r7, #14]
 800b680:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800b684:	2b00      	cmp	r3, #0
 800b686:	d004      	beq.n	800b692 <HAL_SUBGHZ_IRQHandler+0xca>
    {
      HAL_SUBGHZ_CADStatusCallback(hsubghz, HAL_SUBGHZ_CAD_DETECTED);
 800b688:	2101      	movs	r1, #1
 800b68a:	6878      	ldr	r0, [r7, #4]
 800b68c:	f013 fa2a 	bl	801eae4 <HAL_SUBGHZ_CADStatusCallback>
 800b690:	e003      	b.n	800b69a <HAL_SUBGHZ_IRQHandler+0xd2>
    }
    else
    {
      HAL_SUBGHZ_CADStatusCallback(hsubghz, HAL_SUBGHZ_CAD_CLEAR);
 800b692:	2100      	movs	r1, #0
 800b694:	6878      	ldr	r0, [r7, #4]
 800b696:	f013 fa25 	bl	801eae4 <HAL_SUBGHZ_CADStatusCallback>
    }
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* Rx or Tx Timeout Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_RX_TX_TIMEOUT) != RESET)
 800b69a:	89fb      	ldrh	r3, [r7, #14]
 800b69c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800b6a0:	2b00      	cmp	r3, #0
 800b6a2:	d002      	beq.n	800b6aa <HAL_SUBGHZ_IRQHandler+0xe2>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->RxTxTimeoutCallback(hsubghz);
#else
    HAL_SUBGHZ_RxTxTimeoutCallback(hsubghz);
 800b6a4:	6878      	ldr	r0, [r7, #4]
 800b6a6:	f013 fa3b 	bl	801eb20 <HAL_SUBGHZ_RxTxTimeoutCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* LR_FHSS Hop interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_LR_FHSS_HOP) != RESET)
 800b6aa:	89fb      	ldrh	r3, [r7, #14]
 800b6ac:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800b6b0:	2b00      	cmp	r3, #0
 800b6b2:	d002      	beq.n	800b6ba <HAL_SUBGHZ_IRQHandler+0xf2>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->LrFhssHopCallback(hsubghz);
#else
    HAL_SUBGHZ_LrFhssHopCallback(hsubghz);
 800b6b4:	6878      	ldr	r0, [r7, #4]
 800b6b6:	f013 fa7b 	bl	801ebb0 <HAL_SUBGHZ_LrFhssHopCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }
}
 800b6ba:	bf00      	nop
 800b6bc:	3710      	adds	r7, #16
 800b6be:	46bd      	mov	sp, r7
 800b6c0:	bd80      	pop	{r7, pc}
	...

0800b6c4 <SUBGHZSPI_Init>:
  * @brief  Initializes the SUBGHZSPI peripheral
  * @param  BaudratePrescaler SPI Baudrate prescaler
  * @retval None
  */
void SUBGHZSPI_Init(uint32_t BaudratePrescaler)
{
 800b6c4:	b480      	push	{r7}
 800b6c6:	b083      	sub	sp, #12
 800b6c8:	af00      	add	r7, sp, #0
 800b6ca:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SUBGHZ_ALL_INSTANCE(SUBGHZSPI));

  /* Disable SUBGHZSPI Peripheral */
  CLEAR_BIT(SUBGHZSPI->CR1, SPI_CR1_SPE);
 800b6cc:	4b0c      	ldr	r3, [pc, #48]	; (800b700 <SUBGHZSPI_Init+0x3c>)
 800b6ce:	681b      	ldr	r3, [r3, #0]
 800b6d0:	4a0b      	ldr	r2, [pc, #44]	; (800b700 <SUBGHZSPI_Init+0x3c>)
 800b6d2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800b6d6:	6013      	str	r3, [r2, #0]
   *       NSS management: Internal (Done with External bit inside PWR        *
   *  Communication speed: BaudratePrescaler                             *
   *            First bit: MSB                                                *
   *      CRC calculation: Disable                                            *
   *--------------------------------------------------------------------------*/
  WRITE_REG(SUBGHZSPI->CR1, (SPI_CR1_MSTR | SPI_CR1_SSI | BaudratePrescaler | SPI_CR1_SSM));
 800b6d8:	4a09      	ldr	r2, [pc, #36]	; (800b700 <SUBGHZSPI_Init+0x3c>)
 800b6da:	687b      	ldr	r3, [r7, #4]
 800b6dc:	f443 7341 	orr.w	r3, r3, #772	; 0x304
 800b6e0:	6013      	str	r3, [r2, #0]
   *            Data Size: 8bits                                              *
   *              TI Mode: Disable                                            *
   *            NSS Pulse: Disable                                            *
   *    Rx FIFO Threshold: 8bits                                              *
   *--------------------------------------------------------------------------*/
  WRITE_REG(SUBGHZSPI->CR2, (SPI_CR2_FRXTH |  SPI_CR2_DS_0 | SPI_CR2_DS_1 | SPI_CR2_DS_2));
 800b6e2:	4b07      	ldr	r3, [pc, #28]	; (800b700 <SUBGHZSPI_Init+0x3c>)
 800b6e4:	f44f 52b8 	mov.w	r2, #5888	; 0x1700
 800b6e8:	605a      	str	r2, [r3, #4]

  /* Enable SUBGHZSPI Peripheral */
  SET_BIT(SUBGHZSPI->CR1, SPI_CR1_SPE);
 800b6ea:	4b05      	ldr	r3, [pc, #20]	; (800b700 <SUBGHZSPI_Init+0x3c>)
 800b6ec:	681b      	ldr	r3, [r3, #0]
 800b6ee:	4a04      	ldr	r2, [pc, #16]	; (800b700 <SUBGHZSPI_Init+0x3c>)
 800b6f0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b6f4:	6013      	str	r3, [r2, #0]
}
 800b6f6:	bf00      	nop
 800b6f8:	370c      	adds	r7, #12
 800b6fa:	46bd      	mov	sp, r7
 800b6fc:	bc80      	pop	{r7}
 800b6fe:	4770      	bx	lr
 800b700:	58010000 	.word	0x58010000

0800b704 <SUBGHZSPI_Transmit>:
  * @param  Data  data to transmit
  * @retval HAL status
  */
HAL_StatusTypeDef SUBGHZSPI_Transmit(SUBGHZ_HandleTypeDef *hsubghz,
                                     uint8_t Data)
{
 800b704:	b480      	push	{r7}
 800b706:	b087      	sub	sp, #28
 800b708:	af00      	add	r7, sp, #0
 800b70a:	6078      	str	r0, [r7, #4]
 800b70c:	460b      	mov	r3, r1
 800b70e:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef status = HAL_OK;
 800b710:	2300      	movs	r3, #0
 800b712:	75fb      	strb	r3, [r7, #23]
  __IO uint32_t count;

  /* Handle Tx transmission from SUBGHZSPI peripheral to Radio ****************/
  /* Initialize Timeout */
  count = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_DEFAULT_LOOP_TIME;
 800b714:	4b23      	ldr	r3, [pc, #140]	; (800b7a4 <SUBGHZSPI_Transmit+0xa0>)
 800b716:	681a      	ldr	r2, [r3, #0]
 800b718:	4613      	mov	r3, r2
 800b71a:	00db      	lsls	r3, r3, #3
 800b71c:	1a9b      	subs	r3, r3, r2
 800b71e:	009b      	lsls	r3, r3, #2
 800b720:	0cdb      	lsrs	r3, r3, #19
 800b722:	2264      	movs	r2, #100	; 0x64
 800b724:	fb02 f303 	mul.w	r3, r2, r3
 800b728:	60fb      	str	r3, [r7, #12]

  /* Wait until TXE flag is set */
  do
  {
    if (count == 0U)
 800b72a:	68fb      	ldr	r3, [r7, #12]
 800b72c:	2b00      	cmp	r3, #0
 800b72e:	d105      	bne.n	800b73c <SUBGHZSPI_Transmit+0x38>
    {
      status = HAL_ERROR;
 800b730:	2301      	movs	r3, #1
 800b732:	75fb      	strb	r3, [r7, #23]
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_TIMEOUT;
 800b734:	687b      	ldr	r3, [r7, #4]
 800b736:	2201      	movs	r2, #1
 800b738:	609a      	str	r2, [r3, #8]
      break;
 800b73a:	e008      	b.n	800b74e <SUBGHZSPI_Transmit+0x4a>
    }
    count--;
 800b73c:	68fb      	ldr	r3, [r7, #12]
 800b73e:	3b01      	subs	r3, #1
 800b740:	60fb      	str	r3, [r7, #12]
  } while (READ_BIT(SUBGHZSPI->SR, SPI_SR_TXE) != (SPI_SR_TXE));
 800b742:	4b19      	ldr	r3, [pc, #100]	; (800b7a8 <SUBGHZSPI_Transmit+0xa4>)
 800b744:	689b      	ldr	r3, [r3, #8]
 800b746:	f003 0302 	and.w	r3, r3, #2
 800b74a:	2b02      	cmp	r3, #2
 800b74c:	d1ed      	bne.n	800b72a <SUBGHZSPI_Transmit+0x26>

  /* Transmit Data*/
#if defined (__GNUC__)
  __IO uint8_t *spidr = ((__IO uint8_t *)&SUBGHZSPI->DR);
 800b74e:	4b17      	ldr	r3, [pc, #92]	; (800b7ac <SUBGHZSPI_Transmit+0xa8>)
 800b750:	613b      	str	r3, [r7, #16]
  *spidr = Data;
 800b752:	693b      	ldr	r3, [r7, #16]
 800b754:	78fa      	ldrb	r2, [r7, #3]
 800b756:	701a      	strb	r2, [r3, #0]
  *((__IO uint8_t *)&SUBGHZSPI->DR) = Data;
#endif /* __GNUC__ */

  /* Handle Rx transmission from SUBGHZSPI peripheral to Radio ****************/
  /* Initialize Timeout */
  count = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_DEFAULT_LOOP_TIME;
 800b758:	4b12      	ldr	r3, [pc, #72]	; (800b7a4 <SUBGHZSPI_Transmit+0xa0>)
 800b75a:	681a      	ldr	r2, [r3, #0]
 800b75c:	4613      	mov	r3, r2
 800b75e:	00db      	lsls	r3, r3, #3
 800b760:	1a9b      	subs	r3, r3, r2
 800b762:	009b      	lsls	r3, r3, #2
 800b764:	0cdb      	lsrs	r3, r3, #19
 800b766:	2264      	movs	r2, #100	; 0x64
 800b768:	fb02 f303 	mul.w	r3, r2, r3
 800b76c:	60fb      	str	r3, [r7, #12]

  /* Wait until RXNE flag is set */
  do
  {
    if (count == 0U)
 800b76e:	68fb      	ldr	r3, [r7, #12]
 800b770:	2b00      	cmp	r3, #0
 800b772:	d105      	bne.n	800b780 <SUBGHZSPI_Transmit+0x7c>
    {
      status = HAL_ERROR;
 800b774:	2301      	movs	r3, #1
 800b776:	75fb      	strb	r3, [r7, #23]
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_TIMEOUT;
 800b778:	687b      	ldr	r3, [r7, #4]
 800b77a:	2201      	movs	r2, #1
 800b77c:	609a      	str	r2, [r3, #8]
      break;
 800b77e:	e008      	b.n	800b792 <SUBGHZSPI_Transmit+0x8e>
    }
    count--;
 800b780:	68fb      	ldr	r3, [r7, #12]
 800b782:	3b01      	subs	r3, #1
 800b784:	60fb      	str	r3, [r7, #12]
  } while (READ_BIT(SUBGHZSPI->SR, SPI_SR_RXNE) != (SPI_SR_RXNE));
 800b786:	4b08      	ldr	r3, [pc, #32]	; (800b7a8 <SUBGHZSPI_Transmit+0xa4>)
 800b788:	689b      	ldr	r3, [r3, #8]
 800b78a:	f003 0301 	and.w	r3, r3, #1
 800b78e:	2b01      	cmp	r3, #1
 800b790:	d1ed      	bne.n	800b76e <SUBGHZSPI_Transmit+0x6a>

  /* Flush Rx data */
  READ_REG(SUBGHZSPI->DR);
 800b792:	4b05      	ldr	r3, [pc, #20]	; (800b7a8 <SUBGHZSPI_Transmit+0xa4>)
 800b794:	68db      	ldr	r3, [r3, #12]

  return status;
 800b796:	7dfb      	ldrb	r3, [r7, #23]
}
 800b798:	4618      	mov	r0, r3
 800b79a:	371c      	adds	r7, #28
 800b79c:	46bd      	mov	sp, r7
 800b79e:	bc80      	pop	{r7}
 800b7a0:	4770      	bx	lr
 800b7a2:	bf00      	nop
 800b7a4:	20000000 	.word	0x20000000
 800b7a8:	58010000 	.word	0x58010000
 800b7ac:	5801000c 	.word	0x5801000c

0800b7b0 <SUBGHZSPI_Receive>:
  * @param  pData  pointer on data to receive
  * @retval HAL status
  */
HAL_StatusTypeDef SUBGHZSPI_Receive(SUBGHZ_HandleTypeDef *hsubghz,
                                    uint8_t *pData)
{
 800b7b0:	b480      	push	{r7}
 800b7b2:	b087      	sub	sp, #28
 800b7b4:	af00      	add	r7, sp, #0
 800b7b6:	6078      	str	r0, [r7, #4]
 800b7b8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800b7ba:	2300      	movs	r3, #0
 800b7bc:	75fb      	strb	r3, [r7, #23]
  __IO uint32_t count;

  /* Handle Tx transmission from SUBGHZSPI peripheral to Radio ****************/
  /* Initialize Timeout */
  count = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_DEFAULT_LOOP_TIME;
 800b7be:	4b25      	ldr	r3, [pc, #148]	; (800b854 <SUBGHZSPI_Receive+0xa4>)
 800b7c0:	681a      	ldr	r2, [r3, #0]
 800b7c2:	4613      	mov	r3, r2
 800b7c4:	00db      	lsls	r3, r3, #3
 800b7c6:	1a9b      	subs	r3, r3, r2
 800b7c8:	009b      	lsls	r3, r3, #2
 800b7ca:	0cdb      	lsrs	r3, r3, #19
 800b7cc:	2264      	movs	r2, #100	; 0x64
 800b7ce:	fb02 f303 	mul.w	r3, r2, r3
 800b7d2:	60fb      	str	r3, [r7, #12]

  /* Wait until TXE flag is set */
  do
  {
    if (count == 0U)
 800b7d4:	68fb      	ldr	r3, [r7, #12]
 800b7d6:	2b00      	cmp	r3, #0
 800b7d8:	d105      	bne.n	800b7e6 <SUBGHZSPI_Receive+0x36>
    {
      status = HAL_ERROR;
 800b7da:	2301      	movs	r3, #1
 800b7dc:	75fb      	strb	r3, [r7, #23]
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_TIMEOUT;
 800b7de:	687b      	ldr	r3, [r7, #4]
 800b7e0:	2201      	movs	r2, #1
 800b7e2:	609a      	str	r2, [r3, #8]
      break;
 800b7e4:	e008      	b.n	800b7f8 <SUBGHZSPI_Receive+0x48>
    }
    count--;
 800b7e6:	68fb      	ldr	r3, [r7, #12]
 800b7e8:	3b01      	subs	r3, #1
 800b7ea:	60fb      	str	r3, [r7, #12]
  } while (READ_BIT(SUBGHZSPI->SR, SPI_SR_TXE) != (SPI_SR_TXE));
 800b7ec:	4b1a      	ldr	r3, [pc, #104]	; (800b858 <SUBGHZSPI_Receive+0xa8>)
 800b7ee:	689b      	ldr	r3, [r3, #8]
 800b7f0:	f003 0302 	and.w	r3, r3, #2
 800b7f4:	2b02      	cmp	r3, #2
 800b7f6:	d1ed      	bne.n	800b7d4 <SUBGHZSPI_Receive+0x24>

  /* Transmit Data*/
#if defined (__GNUC__)
  __IO uint8_t *spidr = ((__IO uint8_t *)&SUBGHZSPI->DR);
 800b7f8:	4b18      	ldr	r3, [pc, #96]	; (800b85c <SUBGHZSPI_Receive+0xac>)
 800b7fa:	613b      	str	r3, [r7, #16]
  *spidr = SUBGHZ_DUMMY_DATA;
 800b7fc:	693b      	ldr	r3, [r7, #16]
 800b7fe:	22ff      	movs	r2, #255	; 0xff
 800b800:	701a      	strb	r2, [r3, #0]
  *((__IO uint8_t *)&SUBGHZSPI->DR) = SUBGHZ_DUMMY_DATA;
#endif /* __GNUC__ */

  /* Handle Rx transmission from SUBGHZSPI peripheral to Radio ****************/
  /* Initialize Timeout */
  count = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_DEFAULT_LOOP_TIME;
 800b802:	4b14      	ldr	r3, [pc, #80]	; (800b854 <SUBGHZSPI_Receive+0xa4>)
 800b804:	681a      	ldr	r2, [r3, #0]
 800b806:	4613      	mov	r3, r2
 800b808:	00db      	lsls	r3, r3, #3
 800b80a:	1a9b      	subs	r3, r3, r2
 800b80c:	009b      	lsls	r3, r3, #2
 800b80e:	0cdb      	lsrs	r3, r3, #19
 800b810:	2264      	movs	r2, #100	; 0x64
 800b812:	fb02 f303 	mul.w	r3, r2, r3
 800b816:	60fb      	str	r3, [r7, #12]

  /* Wait until RXNE flag is set */
  do
  {
    if (count == 0U)
 800b818:	68fb      	ldr	r3, [r7, #12]
 800b81a:	2b00      	cmp	r3, #0
 800b81c:	d105      	bne.n	800b82a <SUBGHZSPI_Receive+0x7a>
    {
      status = HAL_ERROR;
 800b81e:	2301      	movs	r3, #1
 800b820:	75fb      	strb	r3, [r7, #23]
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_TIMEOUT;
 800b822:	687b      	ldr	r3, [r7, #4]
 800b824:	2201      	movs	r2, #1
 800b826:	609a      	str	r2, [r3, #8]
      break;
 800b828:	e008      	b.n	800b83c <SUBGHZSPI_Receive+0x8c>
    }
    count--;
 800b82a:	68fb      	ldr	r3, [r7, #12]
 800b82c:	3b01      	subs	r3, #1
 800b82e:	60fb      	str	r3, [r7, #12]
  } while (READ_BIT(SUBGHZSPI->SR, SPI_SR_RXNE) != (SPI_SR_RXNE));
 800b830:	4b09      	ldr	r3, [pc, #36]	; (800b858 <SUBGHZSPI_Receive+0xa8>)
 800b832:	689b      	ldr	r3, [r3, #8]
 800b834:	f003 0301 	and.w	r3, r3, #1
 800b838:	2b01      	cmp	r3, #1
 800b83a:	d1ed      	bne.n	800b818 <SUBGHZSPI_Receive+0x68>

  /* Retrieve pData */
  *pData = (uint8_t)(READ_REG(SUBGHZSPI->DR));
 800b83c:	4b06      	ldr	r3, [pc, #24]	; (800b858 <SUBGHZSPI_Receive+0xa8>)
 800b83e:	68db      	ldr	r3, [r3, #12]
 800b840:	b2da      	uxtb	r2, r3
 800b842:	683b      	ldr	r3, [r7, #0]
 800b844:	701a      	strb	r2, [r3, #0]

  return status;
 800b846:	7dfb      	ldrb	r3, [r7, #23]
}
 800b848:	4618      	mov	r0, r3
 800b84a:	371c      	adds	r7, #28
 800b84c:	46bd      	mov	sp, r7
 800b84e:	bc80      	pop	{r7}
 800b850:	4770      	bx	lr
 800b852:	bf00      	nop
 800b854:	20000000 	.word	0x20000000
 800b858:	58010000 	.word	0x58010000
 800b85c:	5801000c 	.word	0x5801000c

0800b860 <SUBGHZ_CheckDeviceReady>:
  * @param  hsubghz pointer to a SUBGHZ_HandleTypeDef structure that contains
  *         the handle information for SUBGHZ module.
  * @retval HAL status
  */
HAL_StatusTypeDef SUBGHZ_CheckDeviceReady(SUBGHZ_HandleTypeDef *hsubghz)
{
 800b860:	b580      	push	{r7, lr}
 800b862:	b084      	sub	sp, #16
 800b864:	af00      	add	r7, sp, #0
 800b866:	6078      	str	r0, [r7, #4]
  __IO uint32_t count;

  /* Wakeup radio in case of sleep mode: Select-Unselect radio */
  if (hsubghz->DeepSleep == SUBGHZ_DEEP_SLEEP_ENABLE)
 800b868:	687b      	ldr	r3, [r7, #4]
 800b86a:	791b      	ldrb	r3, [r3, #4]
 800b86c:	2b01      	cmp	r3, #1
 800b86e:	d111      	bne.n	800b894 <SUBGHZ_CheckDeviceReady+0x34>
  {
    /* Initialize NSS switch Delay */
    count  = SUBGHZ_NSS_LOOP_TIME;
 800b870:	4b0c      	ldr	r3, [pc, #48]	; (800b8a4 <SUBGHZ_CheckDeviceReady+0x44>)
 800b872:	681a      	ldr	r2, [r3, #0]
 800b874:	4613      	mov	r3, r2
 800b876:	005b      	lsls	r3, r3, #1
 800b878:	4413      	add	r3, r2
 800b87a:	00db      	lsls	r3, r3, #3
 800b87c:	0c1b      	lsrs	r3, r3, #16
 800b87e:	60fb      	str	r3, [r7, #12]

    /* NSS = 0; */
    LL_PWR_SelectSUBGHZSPI_NSS();
 800b880:	f7ff fbaa 	bl	800afd8 <LL_PWR_SelectSUBGHZSPI_NSS>

    /* Wait Radio wakeup */
    do
    {
      count--;
 800b884:	68fb      	ldr	r3, [r7, #12]
 800b886:	3b01      	subs	r3, #1
 800b888:	60fb      	str	r3, [r7, #12]
    } while (count != 0UL);
 800b88a:	68fb      	ldr	r3, [r7, #12]
 800b88c:	2b00      	cmp	r3, #0
 800b88e:	d1f9      	bne.n	800b884 <SUBGHZ_CheckDeviceReady+0x24>

    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 800b890:	f7ff fb92 	bl	800afb8 <LL_PWR_UnselectSUBGHZSPI_NSS>
  }
  return (SUBGHZ_WaitOnBusy(hsubghz));
 800b894:	6878      	ldr	r0, [r7, #4]
 800b896:	f000 f807 	bl	800b8a8 <SUBGHZ_WaitOnBusy>
 800b89a:	4603      	mov	r3, r0
}
 800b89c:	4618      	mov	r0, r3
 800b89e:	3710      	adds	r7, #16
 800b8a0:	46bd      	mov	sp, r7
 800b8a2:	bd80      	pop	{r7, pc}
 800b8a4:	20000000 	.word	0x20000000

0800b8a8 <SUBGHZ_WaitOnBusy>:
  * @param  hsubghz pointer to a SUBGHZ_HandleTypeDef structure that contains
  *         the handle information for SUBGHZ module.
  * @retval HAL status
  */
HAL_StatusTypeDef SUBGHZ_WaitOnBusy(SUBGHZ_HandleTypeDef *hsubghz)
{
 800b8a8:	b580      	push	{r7, lr}
 800b8aa:	b086      	sub	sp, #24
 800b8ac:	af00      	add	r7, sp, #0
 800b8ae:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;
  __IO uint32_t count;
  uint32_t mask;

  status = HAL_OK;
 800b8b0:	2300      	movs	r3, #0
 800b8b2:	75fb      	strb	r3, [r7, #23]
  count  = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_RFBUSY_LOOP_TIME;
 800b8b4:	4b12      	ldr	r3, [pc, #72]	; (800b900 <SUBGHZ_WaitOnBusy+0x58>)
 800b8b6:	681a      	ldr	r2, [r3, #0]
 800b8b8:	4613      	mov	r3, r2
 800b8ba:	005b      	lsls	r3, r3, #1
 800b8bc:	4413      	add	r3, r2
 800b8be:	00db      	lsls	r3, r3, #3
 800b8c0:	0d1b      	lsrs	r3, r3, #20
 800b8c2:	2264      	movs	r2, #100	; 0x64
 800b8c4:	fb02 f303 	mul.w	r3, r2, r3
 800b8c8:	60fb      	str	r3, [r7, #12]

  /* Wait until Busy signal is set */
  do
  {
    mask = LL_PWR_IsActiveFlag_RFBUSYMS();
 800b8ca:	f7ff fbb3 	bl	800b034 <LL_PWR_IsActiveFlag_RFBUSYMS>
 800b8ce:	6138      	str	r0, [r7, #16]

    if (count == 0U)
 800b8d0:	68fb      	ldr	r3, [r7, #12]
 800b8d2:	2b00      	cmp	r3, #0
 800b8d4:	d105      	bne.n	800b8e2 <SUBGHZ_WaitOnBusy+0x3a>
    {
      status  = HAL_ERROR;
 800b8d6:	2301      	movs	r3, #1
 800b8d8:	75fb      	strb	r3, [r7, #23]
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_RF_BUSY;
 800b8da:	687b      	ldr	r3, [r7, #4]
 800b8dc:	2202      	movs	r2, #2
 800b8de:	609a      	str	r2, [r3, #8]
      break;
 800b8e0:	e009      	b.n	800b8f6 <SUBGHZ_WaitOnBusy+0x4e>
    }
    count--;
 800b8e2:	68fb      	ldr	r3, [r7, #12]
 800b8e4:	3b01      	subs	r3, #1
 800b8e6:	60fb      	str	r3, [r7, #12]
  } while ((LL_PWR_IsActiveFlag_RFBUSYS()& mask) == 1UL);
 800b8e8:	f7ff fb92 	bl	800b010 <LL_PWR_IsActiveFlag_RFBUSYS>
 800b8ec:	4602      	mov	r2, r0
 800b8ee:	693b      	ldr	r3, [r7, #16]
 800b8f0:	4013      	ands	r3, r2
 800b8f2:	2b01      	cmp	r3, #1
 800b8f4:	d0e9      	beq.n	800b8ca <SUBGHZ_WaitOnBusy+0x22>

  return status;
 800b8f6:	7dfb      	ldrb	r3, [r7, #23]
}
 800b8f8:	4618      	mov	r0, r3
 800b8fa:	3718      	adds	r7, #24
 800b8fc:	46bd      	mov	sp, r7
 800b8fe:	bd80      	pop	{r7, pc}
 800b900:	20000000 	.word	0x20000000

0800b904 <LL_RCC_GetUSARTClockSource>:
{
 800b904:	b480      	push	{r7}
 800b906:	b083      	sub	sp, #12
 800b908:	af00      	add	r7, sp, #0
 800b90a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, USARTx) | (USARTx << 16));
 800b90c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800b910:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 800b914:	687b      	ldr	r3, [r7, #4]
 800b916:	401a      	ands	r2, r3
 800b918:	687b      	ldr	r3, [r7, #4]
 800b91a:	041b      	lsls	r3, r3, #16
 800b91c:	4313      	orrs	r3, r2
}
 800b91e:	4618      	mov	r0, r3
 800b920:	370c      	adds	r7, #12
 800b922:	46bd      	mov	sp, r7
 800b924:	bc80      	pop	{r7}
 800b926:	4770      	bx	lr

0800b928 <LL_RCC_GetLPUARTClockSource>:
{
 800b928:	b480      	push	{r7}
 800b92a:	b083      	sub	sp, #12
 800b92c:	af00      	add	r7, sp, #0
 800b92e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, LPUARTx));
 800b930:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800b934:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 800b938:	687b      	ldr	r3, [r7, #4]
 800b93a:	4013      	ands	r3, r2
}
 800b93c:	4618      	mov	r0, r3
 800b93e:	370c      	adds	r7, #12
 800b940:	46bd      	mov	sp, r7
 800b942:	bc80      	pop	{r7}
 800b944:	4770      	bx	lr

0800b946 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800b946:	b580      	push	{r7, lr}
 800b948:	b082      	sub	sp, #8
 800b94a:	af00      	add	r7, sp, #0
 800b94c:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800b94e:	687b      	ldr	r3, [r7, #4]
 800b950:	2b00      	cmp	r3, #0
 800b952:	d101      	bne.n	800b958 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800b954:	2301      	movs	r3, #1
 800b956:	e042      	b.n	800b9de <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800b958:	687b      	ldr	r3, [r7, #4]
 800b95a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800b95e:	2b00      	cmp	r3, #0
 800b960:	d106      	bne.n	800b970 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800b962:	687b      	ldr	r3, [r7, #4]
 800b964:	2200      	movs	r2, #0
 800b966:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800b96a:	6878      	ldr	r0, [r7, #4]
 800b96c:	f7f7 fb00 	bl	8002f70 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800b970:	687b      	ldr	r3, [r7, #4]
 800b972:	2224      	movs	r2, #36	; 0x24
 800b974:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  __HAL_UART_DISABLE(huart);
 800b978:	687b      	ldr	r3, [r7, #4]
 800b97a:	681b      	ldr	r3, [r3, #0]
 800b97c:	681a      	ldr	r2, [r3, #0]
 800b97e:	687b      	ldr	r3, [r7, #4]
 800b980:	681b      	ldr	r3, [r3, #0]
 800b982:	f022 0201 	bic.w	r2, r2, #1
 800b986:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800b988:	6878      	ldr	r0, [r7, #4]
 800b98a:	f000 fd85 	bl	800c498 <UART_SetConfig>
 800b98e:	4603      	mov	r3, r0
 800b990:	2b01      	cmp	r3, #1
 800b992:	d101      	bne.n	800b998 <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 800b994:	2301      	movs	r3, #1
 800b996:	e022      	b.n	800b9de <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800b998:	687b      	ldr	r3, [r7, #4]
 800b99a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b99c:	2b00      	cmp	r3, #0
 800b99e:	d002      	beq.n	800b9a6 <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 800b9a0:	6878      	ldr	r0, [r7, #4]
 800b9a2:	f000 ffed 	bl	800c980 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800b9a6:	687b      	ldr	r3, [r7, #4]
 800b9a8:	681b      	ldr	r3, [r3, #0]
 800b9aa:	685a      	ldr	r2, [r3, #4]
 800b9ac:	687b      	ldr	r3, [r7, #4]
 800b9ae:	681b      	ldr	r3, [r3, #0]
 800b9b0:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800b9b4:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800b9b6:	687b      	ldr	r3, [r7, #4]
 800b9b8:	681b      	ldr	r3, [r3, #0]
 800b9ba:	689a      	ldr	r2, [r3, #8]
 800b9bc:	687b      	ldr	r3, [r7, #4]
 800b9be:	681b      	ldr	r3, [r3, #0]
 800b9c0:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800b9c4:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800b9c6:	687b      	ldr	r3, [r7, #4]
 800b9c8:	681b      	ldr	r3, [r3, #0]
 800b9ca:	681a      	ldr	r2, [r3, #0]
 800b9cc:	687b      	ldr	r3, [r7, #4]
 800b9ce:	681b      	ldr	r3, [r3, #0]
 800b9d0:	f042 0201 	orr.w	r2, r2, #1
 800b9d4:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800b9d6:	6878      	ldr	r0, [r7, #4]
 800b9d8:	f001 f873 	bl	800cac2 <UART_CheckIdleState>
 800b9dc:	4603      	mov	r3, r0
}
 800b9de:	4618      	mov	r0, r3
 800b9e0:	3708      	adds	r7, #8
 800b9e2:	46bd      	mov	sp, r7
 800b9e4:	bd80      	pop	{r7, pc}

0800b9e6 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800b9e6:	b580      	push	{r7, lr}
 800b9e8:	b08a      	sub	sp, #40	; 0x28
 800b9ea:	af02      	add	r7, sp, #8
 800b9ec:	60f8      	str	r0, [r7, #12]
 800b9ee:	60b9      	str	r1, [r7, #8]
 800b9f0:	603b      	str	r3, [r7, #0]
 800b9f2:	4613      	mov	r3, r2
 800b9f4:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800b9f6:	68fb      	ldr	r3, [r7, #12]
 800b9f8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800b9fc:	2b20      	cmp	r3, #32
 800b9fe:	d173      	bne.n	800bae8 <HAL_UART_Transmit+0x102>
  {
    if ((pData == NULL) || (Size == 0U))
 800ba00:	68bb      	ldr	r3, [r7, #8]
 800ba02:	2b00      	cmp	r3, #0
 800ba04:	d002      	beq.n	800ba0c <HAL_UART_Transmit+0x26>
 800ba06:	88fb      	ldrh	r3, [r7, #6]
 800ba08:	2b00      	cmp	r3, #0
 800ba0a:	d101      	bne.n	800ba10 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 800ba0c:	2301      	movs	r3, #1
 800ba0e:	e06c      	b.n	800baea <HAL_UART_Transmit+0x104>
        return  HAL_ERROR;
      }
    }

#endif /* CORE_CM0PLUS */
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800ba10:	68fb      	ldr	r3, [r7, #12]
 800ba12:	2200      	movs	r2, #0
 800ba14:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800ba18:	68fb      	ldr	r3, [r7, #12]
 800ba1a:	2221      	movs	r2, #33	; 0x21
 800ba1c:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800ba20:	f7f6 ff26 	bl	8002870 <HAL_GetTick>
 800ba24:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800ba26:	68fb      	ldr	r3, [r7, #12]
 800ba28:	88fa      	ldrh	r2, [r7, #6]
 800ba2a:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
    huart->TxXferCount = Size;
 800ba2e:	68fb      	ldr	r3, [r7, #12]
 800ba30:	88fa      	ldrh	r2, [r7, #6]
 800ba32:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800ba36:	68fb      	ldr	r3, [r7, #12]
 800ba38:	689b      	ldr	r3, [r3, #8]
 800ba3a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800ba3e:	d108      	bne.n	800ba52 <HAL_UART_Transmit+0x6c>
 800ba40:	68fb      	ldr	r3, [r7, #12]
 800ba42:	691b      	ldr	r3, [r3, #16]
 800ba44:	2b00      	cmp	r3, #0
 800ba46:	d104      	bne.n	800ba52 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800ba48:	2300      	movs	r3, #0
 800ba4a:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800ba4c:	68bb      	ldr	r3, [r7, #8]
 800ba4e:	61bb      	str	r3, [r7, #24]
 800ba50:	e003      	b.n	800ba5a <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 800ba52:	68bb      	ldr	r3, [r7, #8]
 800ba54:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800ba56:	2300      	movs	r3, #0
 800ba58:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800ba5a:	e02c      	b.n	800bab6 <HAL_UART_Transmit+0xd0>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800ba5c:	683b      	ldr	r3, [r7, #0]
 800ba5e:	9300      	str	r3, [sp, #0]
 800ba60:	697b      	ldr	r3, [r7, #20]
 800ba62:	2200      	movs	r2, #0
 800ba64:	2180      	movs	r1, #128	; 0x80
 800ba66:	68f8      	ldr	r0, [r7, #12]
 800ba68:	f001 f879 	bl	800cb5e <UART_WaitOnFlagUntilTimeout>
 800ba6c:	4603      	mov	r3, r0
 800ba6e:	2b00      	cmp	r3, #0
 800ba70:	d001      	beq.n	800ba76 <HAL_UART_Transmit+0x90>
      {
        return HAL_TIMEOUT;
 800ba72:	2303      	movs	r3, #3
 800ba74:	e039      	b.n	800baea <HAL_UART_Transmit+0x104>
      }
      if (pdata8bits == NULL)
 800ba76:	69fb      	ldr	r3, [r7, #28]
 800ba78:	2b00      	cmp	r3, #0
 800ba7a:	d10b      	bne.n	800ba94 <HAL_UART_Transmit+0xae>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800ba7c:	69bb      	ldr	r3, [r7, #24]
 800ba7e:	881b      	ldrh	r3, [r3, #0]
 800ba80:	461a      	mov	r2, r3
 800ba82:	68fb      	ldr	r3, [r7, #12]
 800ba84:	681b      	ldr	r3, [r3, #0]
 800ba86:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800ba8a:	629a      	str	r2, [r3, #40]	; 0x28
        pdata16bits++;
 800ba8c:	69bb      	ldr	r3, [r7, #24]
 800ba8e:	3302      	adds	r3, #2
 800ba90:	61bb      	str	r3, [r7, #24]
 800ba92:	e007      	b.n	800baa4 <HAL_UART_Transmit+0xbe>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800ba94:	69fb      	ldr	r3, [r7, #28]
 800ba96:	781a      	ldrb	r2, [r3, #0]
 800ba98:	68fb      	ldr	r3, [r7, #12]
 800ba9a:	681b      	ldr	r3, [r3, #0]
 800ba9c:	629a      	str	r2, [r3, #40]	; 0x28
        pdata8bits++;
 800ba9e:	69fb      	ldr	r3, [r7, #28]
 800baa0:	3301      	adds	r3, #1
 800baa2:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800baa4:	68fb      	ldr	r3, [r7, #12]
 800baa6:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 800baaa:	b29b      	uxth	r3, r3
 800baac:	3b01      	subs	r3, #1
 800baae:	b29a      	uxth	r2, r3
 800bab0:	68fb      	ldr	r3, [r7, #12]
 800bab2:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    while (huart->TxXferCount > 0U)
 800bab6:	68fb      	ldr	r3, [r7, #12]
 800bab8:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 800babc:	b29b      	uxth	r3, r3
 800babe:	2b00      	cmp	r3, #0
 800bac0:	d1cc      	bne.n	800ba5c <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800bac2:	683b      	ldr	r3, [r7, #0]
 800bac4:	9300      	str	r3, [sp, #0]
 800bac6:	697b      	ldr	r3, [r7, #20]
 800bac8:	2200      	movs	r2, #0
 800baca:	2140      	movs	r1, #64	; 0x40
 800bacc:	68f8      	ldr	r0, [r7, #12]
 800bace:	f001 f846 	bl	800cb5e <UART_WaitOnFlagUntilTimeout>
 800bad2:	4603      	mov	r3, r0
 800bad4:	2b00      	cmp	r3, #0
 800bad6:	d001      	beq.n	800badc <HAL_UART_Transmit+0xf6>
    {
      return HAL_TIMEOUT;
 800bad8:	2303      	movs	r3, #3
 800bada:	e006      	b.n	800baea <HAL_UART_Transmit+0x104>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800badc:	68fb      	ldr	r3, [r7, #12]
 800bade:	2220      	movs	r2, #32
 800bae0:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

    return HAL_OK;
 800bae4:	2300      	movs	r3, #0
 800bae6:	e000      	b.n	800baea <HAL_UART_Transmit+0x104>
  }
  else
  {
    return HAL_BUSY;
 800bae8:	2302      	movs	r3, #2
  }
}
 800baea:	4618      	mov	r0, r3
 800baec:	3720      	adds	r7, #32
 800baee:	46bd      	mov	sp, r7
 800baf0:	bd80      	pop	{r7, pc}

0800baf2 <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800baf2:	b580      	push	{r7, lr}
 800baf4:	b08a      	sub	sp, #40	; 0x28
 800baf6:	af02      	add	r7, sp, #8
 800baf8:	60f8      	str	r0, [r7, #12]
 800bafa:	60b9      	str	r1, [r7, #8]
 800bafc:	603b      	str	r3, [r7, #0]
 800bafe:	4613      	mov	r3, r2
 800bb00:	80fb      	strh	r3, [r7, #6]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800bb02:	68fb      	ldr	r3, [r7, #12]
 800bb04:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800bb08:	2b20      	cmp	r3, #32
 800bb0a:	f040 80b1 	bne.w	800bc70 <HAL_UART_Receive+0x17e>
  {
    if ((pData == NULL) || (Size == 0U))
 800bb0e:	68bb      	ldr	r3, [r7, #8]
 800bb10:	2b00      	cmp	r3, #0
 800bb12:	d002      	beq.n	800bb1a <HAL_UART_Receive+0x28>
 800bb14:	88fb      	ldrh	r3, [r7, #6]
 800bb16:	2b00      	cmp	r3, #0
 800bb18:	d101      	bne.n	800bb1e <HAL_UART_Receive+0x2c>
    {
      return  HAL_ERROR;
 800bb1a:	2301      	movs	r3, #1
 800bb1c:	e0a9      	b.n	800bc72 <HAL_UART_Receive+0x180>
        return  HAL_ERROR;
      }
    }

#endif /* CORE_CM0PLUS */
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800bb1e:	68fb      	ldr	r3, [r7, #12]
 800bb20:	2200      	movs	r2, #0
 800bb22:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 800bb26:	68fb      	ldr	r3, [r7, #12]
 800bb28:	2222      	movs	r2, #34	; 0x22
 800bb2a:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800bb2e:	68fb      	ldr	r3, [r7, #12]
 800bb30:	2200      	movs	r2, #0
 800bb32:	66da      	str	r2, [r3, #108]	; 0x6c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800bb34:	f7f6 fe9c 	bl	8002870 <HAL_GetTick>
 800bb38:	6178      	str	r0, [r7, #20]

    huart->RxXferSize  = Size;
 800bb3a:	68fb      	ldr	r3, [r7, #12]
 800bb3c:	88fa      	ldrh	r2, [r7, #6]
 800bb3e:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
    huart->RxXferCount = Size;
 800bb42:	68fb      	ldr	r3, [r7, #12]
 800bb44:	88fa      	ldrh	r2, [r7, #6]
 800bb46:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 800bb4a:	68fb      	ldr	r3, [r7, #12]
 800bb4c:	689b      	ldr	r3, [r3, #8]
 800bb4e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800bb52:	d10e      	bne.n	800bb72 <HAL_UART_Receive+0x80>
 800bb54:	68fb      	ldr	r3, [r7, #12]
 800bb56:	691b      	ldr	r3, [r3, #16]
 800bb58:	2b00      	cmp	r3, #0
 800bb5a:	d105      	bne.n	800bb68 <HAL_UART_Receive+0x76>
 800bb5c:	68fb      	ldr	r3, [r7, #12]
 800bb5e:	f240 12ff 	movw	r2, #511	; 0x1ff
 800bb62:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 800bb66:	e02d      	b.n	800bbc4 <HAL_UART_Receive+0xd2>
 800bb68:	68fb      	ldr	r3, [r7, #12]
 800bb6a:	22ff      	movs	r2, #255	; 0xff
 800bb6c:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 800bb70:	e028      	b.n	800bbc4 <HAL_UART_Receive+0xd2>
 800bb72:	68fb      	ldr	r3, [r7, #12]
 800bb74:	689b      	ldr	r3, [r3, #8]
 800bb76:	2b00      	cmp	r3, #0
 800bb78:	d10d      	bne.n	800bb96 <HAL_UART_Receive+0xa4>
 800bb7a:	68fb      	ldr	r3, [r7, #12]
 800bb7c:	691b      	ldr	r3, [r3, #16]
 800bb7e:	2b00      	cmp	r3, #0
 800bb80:	d104      	bne.n	800bb8c <HAL_UART_Receive+0x9a>
 800bb82:	68fb      	ldr	r3, [r7, #12]
 800bb84:	22ff      	movs	r2, #255	; 0xff
 800bb86:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 800bb8a:	e01b      	b.n	800bbc4 <HAL_UART_Receive+0xd2>
 800bb8c:	68fb      	ldr	r3, [r7, #12]
 800bb8e:	227f      	movs	r2, #127	; 0x7f
 800bb90:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 800bb94:	e016      	b.n	800bbc4 <HAL_UART_Receive+0xd2>
 800bb96:	68fb      	ldr	r3, [r7, #12]
 800bb98:	689b      	ldr	r3, [r3, #8]
 800bb9a:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800bb9e:	d10d      	bne.n	800bbbc <HAL_UART_Receive+0xca>
 800bba0:	68fb      	ldr	r3, [r7, #12]
 800bba2:	691b      	ldr	r3, [r3, #16]
 800bba4:	2b00      	cmp	r3, #0
 800bba6:	d104      	bne.n	800bbb2 <HAL_UART_Receive+0xc0>
 800bba8:	68fb      	ldr	r3, [r7, #12]
 800bbaa:	227f      	movs	r2, #127	; 0x7f
 800bbac:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 800bbb0:	e008      	b.n	800bbc4 <HAL_UART_Receive+0xd2>
 800bbb2:	68fb      	ldr	r3, [r7, #12]
 800bbb4:	223f      	movs	r2, #63	; 0x3f
 800bbb6:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 800bbba:	e003      	b.n	800bbc4 <HAL_UART_Receive+0xd2>
 800bbbc:	68fb      	ldr	r3, [r7, #12]
 800bbbe:	2200      	movs	r2, #0
 800bbc0:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
    uhMask = huart->Mask;
 800bbc4:	68fb      	ldr	r3, [r7, #12]
 800bbc6:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 800bbca:	827b      	strh	r3, [r7, #18]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800bbcc:	68fb      	ldr	r3, [r7, #12]
 800bbce:	689b      	ldr	r3, [r3, #8]
 800bbd0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800bbd4:	d108      	bne.n	800bbe8 <HAL_UART_Receive+0xf6>
 800bbd6:	68fb      	ldr	r3, [r7, #12]
 800bbd8:	691b      	ldr	r3, [r3, #16]
 800bbda:	2b00      	cmp	r3, #0
 800bbdc:	d104      	bne.n	800bbe8 <HAL_UART_Receive+0xf6>
    {
      pdata8bits  = NULL;
 800bbde:	2300      	movs	r3, #0
 800bbe0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 800bbe2:	68bb      	ldr	r3, [r7, #8]
 800bbe4:	61bb      	str	r3, [r7, #24]
 800bbe6:	e003      	b.n	800bbf0 <HAL_UART_Receive+0xfe>
    }
    else
    {
      pdata8bits  = pData;
 800bbe8:	68bb      	ldr	r3, [r7, #8]
 800bbea:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800bbec:	2300      	movs	r3, #0
 800bbee:	61bb      	str	r3, [r7, #24]
    }

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 800bbf0:	e032      	b.n	800bc58 <HAL_UART_Receive+0x166>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 800bbf2:	683b      	ldr	r3, [r7, #0]
 800bbf4:	9300      	str	r3, [sp, #0]
 800bbf6:	697b      	ldr	r3, [r7, #20]
 800bbf8:	2200      	movs	r2, #0
 800bbfa:	2120      	movs	r1, #32
 800bbfc:	68f8      	ldr	r0, [r7, #12]
 800bbfe:	f000 ffae 	bl	800cb5e <UART_WaitOnFlagUntilTimeout>
 800bc02:	4603      	mov	r3, r0
 800bc04:	2b00      	cmp	r3, #0
 800bc06:	d001      	beq.n	800bc0c <HAL_UART_Receive+0x11a>
      {
        return HAL_TIMEOUT;
 800bc08:	2303      	movs	r3, #3
 800bc0a:	e032      	b.n	800bc72 <HAL_UART_Receive+0x180>
      }
      if (pdata8bits == NULL)
 800bc0c:	69fb      	ldr	r3, [r7, #28]
 800bc0e:	2b00      	cmp	r3, #0
 800bc10:	d10c      	bne.n	800bc2c <HAL_UART_Receive+0x13a>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 800bc12:	68fb      	ldr	r3, [r7, #12]
 800bc14:	681b      	ldr	r3, [r3, #0]
 800bc16:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bc18:	b29a      	uxth	r2, r3
 800bc1a:	8a7b      	ldrh	r3, [r7, #18]
 800bc1c:	4013      	ands	r3, r2
 800bc1e:	b29a      	uxth	r2, r3
 800bc20:	69bb      	ldr	r3, [r7, #24]
 800bc22:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 800bc24:	69bb      	ldr	r3, [r7, #24]
 800bc26:	3302      	adds	r3, #2
 800bc28:	61bb      	str	r3, [r7, #24]
 800bc2a:	e00c      	b.n	800bc46 <HAL_UART_Receive+0x154>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 800bc2c:	68fb      	ldr	r3, [r7, #12]
 800bc2e:	681b      	ldr	r3, [r3, #0]
 800bc30:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800bc32:	b2da      	uxtb	r2, r3
 800bc34:	8a7b      	ldrh	r3, [r7, #18]
 800bc36:	b2db      	uxtb	r3, r3
 800bc38:	4013      	ands	r3, r2
 800bc3a:	b2da      	uxtb	r2, r3
 800bc3c:	69fb      	ldr	r3, [r7, #28]
 800bc3e:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 800bc40:	69fb      	ldr	r3, [r7, #28]
 800bc42:	3301      	adds	r3, #1
 800bc44:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 800bc46:	68fb      	ldr	r3, [r7, #12]
 800bc48:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800bc4c:	b29b      	uxth	r3, r3
 800bc4e:	3b01      	subs	r3, #1
 800bc50:	b29a      	uxth	r2, r3
 800bc52:	68fb      	ldr	r3, [r7, #12]
 800bc54:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
    while (huart->RxXferCount > 0U)
 800bc58:	68fb      	ldr	r3, [r7, #12]
 800bc5a:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800bc5e:	b29b      	uxth	r3, r3
 800bc60:	2b00      	cmp	r3, #0
 800bc62:	d1c6      	bne.n	800bbf2 <HAL_UART_Receive+0x100>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800bc64:	68fb      	ldr	r3, [r7, #12]
 800bc66:	2220      	movs	r2, #32
 800bc68:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

    return HAL_OK;
 800bc6c:	2300      	movs	r3, #0
 800bc6e:	e000      	b.n	800bc72 <HAL_UART_Receive+0x180>
  }
  else
  {
    return HAL_BUSY;
 800bc70:	2302      	movs	r3, #2
  }
}
 800bc72:	4618      	mov	r0, r3
 800bc74:	3720      	adds	r7, #32
 800bc76:	46bd      	mov	sp, r7
 800bc78:	bd80      	pop	{r7, pc}
	...

0800bc7c <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800bc7c:	b580      	push	{r7, lr}
 800bc7e:	b08a      	sub	sp, #40	; 0x28
 800bc80:	af00      	add	r7, sp, #0
 800bc82:	60f8      	str	r0, [r7, #12]
 800bc84:	60b9      	str	r1, [r7, #8]
 800bc86:	4613      	mov	r3, r2
 800bc88:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800bc8a:	68fb      	ldr	r3, [r7, #12]
 800bc8c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800bc90:	2b20      	cmp	r3, #32
 800bc92:	d137      	bne.n	800bd04 <HAL_UART_Receive_IT+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 800bc94:	68bb      	ldr	r3, [r7, #8]
 800bc96:	2b00      	cmp	r3, #0
 800bc98:	d002      	beq.n	800bca0 <HAL_UART_Receive_IT+0x24>
 800bc9a:	88fb      	ldrh	r3, [r7, #6]
 800bc9c:	2b00      	cmp	r3, #0
 800bc9e:	d101      	bne.n	800bca4 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 800bca0:	2301      	movs	r3, #1
 800bca2:	e030      	b.n	800bd06 <HAL_UART_Receive_IT+0x8a>
      }
    }

#endif /* CORE_CM0PLUS */
    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800bca4:	68fb      	ldr	r3, [r7, #12]
 800bca6:	2200      	movs	r2, #0
 800bca8:	66da      	str	r2, [r3, #108]	; 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800bcaa:	68fb      	ldr	r3, [r7, #12]
 800bcac:	681b      	ldr	r3, [r3, #0]
 800bcae:	4a18      	ldr	r2, [pc, #96]	; (800bd10 <HAL_UART_Receive_IT+0x94>)
 800bcb0:	4293      	cmp	r3, r2
 800bcb2:	d01f      	beq.n	800bcf4 <HAL_UART_Receive_IT+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800bcb4:	68fb      	ldr	r3, [r7, #12]
 800bcb6:	681b      	ldr	r3, [r3, #0]
 800bcb8:	685b      	ldr	r3, [r3, #4]
 800bcba:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800bcbe:	2b00      	cmp	r3, #0
 800bcc0:	d018      	beq.n	800bcf4 <HAL_UART_Receive_IT+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800bcc2:	68fb      	ldr	r3, [r7, #12]
 800bcc4:	681b      	ldr	r3, [r3, #0]
 800bcc6:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bcc8:	697b      	ldr	r3, [r7, #20]
 800bcca:	e853 3f00 	ldrex	r3, [r3]
 800bcce:	613b      	str	r3, [r7, #16]
   return(result);
 800bcd0:	693b      	ldr	r3, [r7, #16]
 800bcd2:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800bcd6:	627b      	str	r3, [r7, #36]	; 0x24
 800bcd8:	68fb      	ldr	r3, [r7, #12]
 800bcda:	681b      	ldr	r3, [r3, #0]
 800bcdc:	461a      	mov	r2, r3
 800bcde:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800bce0:	623b      	str	r3, [r7, #32]
 800bce2:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bce4:	69f9      	ldr	r1, [r7, #28]
 800bce6:	6a3a      	ldr	r2, [r7, #32]
 800bce8:	e841 2300 	strex	r3, r2, [r1]
 800bcec:	61bb      	str	r3, [r7, #24]
   return(result);
 800bcee:	69bb      	ldr	r3, [r7, #24]
 800bcf0:	2b00      	cmp	r3, #0
 800bcf2:	d1e6      	bne.n	800bcc2 <HAL_UART_Receive_IT+0x46>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 800bcf4:	88fb      	ldrh	r3, [r7, #6]
 800bcf6:	461a      	mov	r2, r3
 800bcf8:	68b9      	ldr	r1, [r7, #8]
 800bcfa:	68f8      	ldr	r0, [r7, #12]
 800bcfc:	f000 fff8 	bl	800ccf0 <UART_Start_Receive_IT>
 800bd00:	4603      	mov	r3, r0
 800bd02:	e000      	b.n	800bd06 <HAL_UART_Receive_IT+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800bd04:	2302      	movs	r3, #2
  }
}
 800bd06:	4618      	mov	r0, r3
 800bd08:	3728      	adds	r7, #40	; 0x28
 800bd0a:	46bd      	mov	sp, r7
 800bd0c:	bd80      	pop	{r7, pc}
 800bd0e:	bf00      	nop
 800bd10:	40008000 	.word	0x40008000

0800bd14 <HAL_UART_Transmit_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 800bd14:	b580      	push	{r7, lr}
 800bd16:	b08a      	sub	sp, #40	; 0x28
 800bd18:	af00      	add	r7, sp, #0
 800bd1a:	60f8      	str	r0, [r7, #12]
 800bd1c:	60b9      	str	r1, [r7, #8]
 800bd1e:	4613      	mov	r3, r2
 800bd20:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800bd22:	68fb      	ldr	r3, [r7, #12]
 800bd24:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800bd28:	2b20      	cmp	r3, #32
 800bd2a:	d167      	bne.n	800bdfc <HAL_UART_Transmit_DMA+0xe8>
  {
    if ((pData == NULL) || (Size == 0U))
 800bd2c:	68bb      	ldr	r3, [r7, #8]
 800bd2e:	2b00      	cmp	r3, #0
 800bd30:	d002      	beq.n	800bd38 <HAL_UART_Transmit_DMA+0x24>
 800bd32:	88fb      	ldrh	r3, [r7, #6]
 800bd34:	2b00      	cmp	r3, #0
 800bd36:	d101      	bne.n	800bd3c <HAL_UART_Transmit_DMA+0x28>
    {
      return HAL_ERROR;
 800bd38:	2301      	movs	r3, #1
 800bd3a:	e060      	b.n	800bdfe <HAL_UART_Transmit_DMA+0xea>
        return  HAL_ERROR;
      }
    }

#endif /* CORE_CM0PLUS */
    huart->pTxBuffPtr  = pData;
 800bd3c:	68fb      	ldr	r3, [r7, #12]
 800bd3e:	68ba      	ldr	r2, [r7, #8]
 800bd40:	651a      	str	r2, [r3, #80]	; 0x50
    huart->TxXferSize  = Size;
 800bd42:	68fb      	ldr	r3, [r7, #12]
 800bd44:	88fa      	ldrh	r2, [r7, #6]
 800bd46:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
    huart->TxXferCount = Size;
 800bd4a:	68fb      	ldr	r3, [r7, #12]
 800bd4c:	88fa      	ldrh	r2, [r7, #6]
 800bd4e:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800bd52:	68fb      	ldr	r3, [r7, #12]
 800bd54:	2200      	movs	r2, #0
 800bd56:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800bd5a:	68fb      	ldr	r3, [r7, #12]
 800bd5c:	2221      	movs	r2, #33	; 0x21
 800bd5e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

    if (huart->hdmatx != NULL)
 800bd62:	68fb      	ldr	r3, [r7, #12]
 800bd64:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800bd66:	2b00      	cmp	r3, #0
 800bd68:	d028      	beq.n	800bdbc <HAL_UART_Transmit_DMA+0xa8>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 800bd6a:	68fb      	ldr	r3, [r7, #12]
 800bd6c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800bd6e:	4a26      	ldr	r2, [pc, #152]	; (800be08 <HAL_UART_Transmit_DMA+0xf4>)
 800bd70:	62da      	str	r2, [r3, #44]	; 0x2c

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 800bd72:	68fb      	ldr	r3, [r7, #12]
 800bd74:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800bd76:	4a25      	ldr	r2, [pc, #148]	; (800be0c <HAL_UART_Transmit_DMA+0xf8>)
 800bd78:	631a      	str	r2, [r3, #48]	; 0x30

      /* Set the DMA error callback */
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 800bd7a:	68fb      	ldr	r3, [r7, #12]
 800bd7c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800bd7e:	4a24      	ldr	r2, [pc, #144]	; (800be10 <HAL_UART_Transmit_DMA+0xfc>)
 800bd80:	635a      	str	r2, [r3, #52]	; 0x34

      /* Set the DMA abort callback */
      huart->hdmatx->XferAbortCallback = NULL;
 800bd82:	68fb      	ldr	r3, [r7, #12]
 800bd84:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800bd86:	2200      	movs	r2, #0
 800bd88:	639a      	str	r2, [r3, #56]	; 0x38

      /* Enable the UART transmit DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 800bd8a:	68fb      	ldr	r3, [r7, #12]
 800bd8c:	6fd8      	ldr	r0, [r3, #124]	; 0x7c
 800bd8e:	68fb      	ldr	r3, [r7, #12]
 800bd90:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800bd92:	4619      	mov	r1, r3
 800bd94:	68fb      	ldr	r3, [r7, #12]
 800bd96:	681b      	ldr	r3, [r3, #0]
 800bd98:	3328      	adds	r3, #40	; 0x28
 800bd9a:	461a      	mov	r2, r3
 800bd9c:	88fb      	ldrh	r3, [r7, #6]
 800bd9e:	f7fb f90b 	bl	8006fb8 <HAL_DMA_Start_IT>
 800bda2:	4603      	mov	r3, r0
 800bda4:	2b00      	cmp	r3, #0
 800bda6:	d009      	beq.n	800bdbc <HAL_UART_Transmit_DMA+0xa8>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 800bda8:	68fb      	ldr	r3, [r7, #12]
 800bdaa:	2210      	movs	r2, #16
 800bdac:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 800bdb0:	68fb      	ldr	r3, [r7, #12]
 800bdb2:	2220      	movs	r2, #32
 800bdb4:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        return HAL_ERROR;
 800bdb8:	2301      	movs	r3, #1
 800bdba:	e020      	b.n	800bdfe <HAL_UART_Transmit_DMA+0xea>
      }
    }
    /* Clear the TC flag in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 800bdbc:	68fb      	ldr	r3, [r7, #12]
 800bdbe:	681b      	ldr	r3, [r3, #0]
 800bdc0:	2240      	movs	r2, #64	; 0x40
 800bdc2:	621a      	str	r2, [r3, #32]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
    in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800bdc4:	68fb      	ldr	r3, [r7, #12]
 800bdc6:	681b      	ldr	r3, [r3, #0]
 800bdc8:	3308      	adds	r3, #8
 800bdca:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800bdcc:	697b      	ldr	r3, [r7, #20]
 800bdce:	e853 3f00 	ldrex	r3, [r3]
 800bdd2:	613b      	str	r3, [r7, #16]
   return(result);
 800bdd4:	693b      	ldr	r3, [r7, #16]
 800bdd6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800bdda:	627b      	str	r3, [r7, #36]	; 0x24
 800bddc:	68fb      	ldr	r3, [r7, #12]
 800bdde:	681b      	ldr	r3, [r3, #0]
 800bde0:	3308      	adds	r3, #8
 800bde2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800bde4:	623a      	str	r2, [r7, #32]
 800bde6:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800bde8:	69f9      	ldr	r1, [r7, #28]
 800bdea:	6a3a      	ldr	r2, [r7, #32]
 800bdec:	e841 2300 	strex	r3, r2, [r1]
 800bdf0:	61bb      	str	r3, [r7, #24]
   return(result);
 800bdf2:	69bb      	ldr	r3, [r7, #24]
 800bdf4:	2b00      	cmp	r3, #0
 800bdf6:	d1e5      	bne.n	800bdc4 <HAL_UART_Transmit_DMA+0xb0>

    return HAL_OK;
 800bdf8:	2300      	movs	r3, #0
 800bdfa:	e000      	b.n	800bdfe <HAL_UART_Transmit_DMA+0xea>
  }
  else
  {
    return HAL_BUSY;
 800bdfc:	2302      	movs	r3, #2
  }
}
 800bdfe:	4618      	mov	r0, r3
 800be00:	3728      	adds	r7, #40	; 0x28
 800be02:	46bd      	mov	sp, r7
 800be04:	bd80      	pop	{r7, pc}
 800be06:	bf00      	nop
 800be08:	0800d07b 	.word	0x0800d07b
 800be0c:	0800d115 	.word	0x0800d115
 800be10:	0800d131 	.word	0x0800d131

0800be14 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800be14:	b580      	push	{r7, lr}
 800be16:	b0ba      	sub	sp, #232	; 0xe8
 800be18:	af00      	add	r7, sp, #0
 800be1a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800be1c:	687b      	ldr	r3, [r7, #4]
 800be1e:	681b      	ldr	r3, [r3, #0]
 800be20:	69db      	ldr	r3, [r3, #28]
 800be22:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800be26:	687b      	ldr	r3, [r7, #4]
 800be28:	681b      	ldr	r3, [r3, #0]
 800be2a:	681b      	ldr	r3, [r3, #0]
 800be2c:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800be30:	687b      	ldr	r3, [r7, #4]
 800be32:	681b      	ldr	r3, [r3, #0]
 800be34:	689b      	ldr	r3, [r3, #8]
 800be36:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800be3a:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 800be3e:	f640 030f 	movw	r3, #2063	; 0x80f
 800be42:	4013      	ands	r3, r2
 800be44:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == 0U)
 800be48:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800be4c:	2b00      	cmp	r3, #0
 800be4e:	d11b      	bne.n	800be88 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800be50:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800be54:	f003 0320 	and.w	r3, r3, #32
 800be58:	2b00      	cmp	r3, #0
 800be5a:	d015      	beq.n	800be88 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800be5c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800be60:	f003 0320 	and.w	r3, r3, #32
 800be64:	2b00      	cmp	r3, #0
 800be66:	d105      	bne.n	800be74 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800be68:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800be6c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800be70:	2b00      	cmp	r3, #0
 800be72:	d009      	beq.n	800be88 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 800be74:	687b      	ldr	r3, [r7, #4]
 800be76:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800be78:	2b00      	cmp	r3, #0
 800be7a:	f000 82e3 	beq.w	800c444 <HAL_UART_IRQHandler+0x630>
      {
        huart->RxISR(huart);
 800be7e:	687b      	ldr	r3, [r7, #4]
 800be80:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800be82:	6878      	ldr	r0, [r7, #4]
 800be84:	4798      	blx	r3
      }
      return;
 800be86:	e2dd      	b.n	800c444 <HAL_UART_IRQHandler+0x630>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 800be88:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800be8c:	2b00      	cmp	r3, #0
 800be8e:	f000 8123 	beq.w	800c0d8 <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 800be92:	f8d7 20dc 	ldr.w	r2, [r7, #220]	; 0xdc
 800be96:	4b8d      	ldr	r3, [pc, #564]	; (800c0cc <HAL_UART_IRQHandler+0x2b8>)
 800be98:	4013      	ands	r3, r2
 800be9a:	2b00      	cmp	r3, #0
 800be9c:	d106      	bne.n	800beac <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 800be9e:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 800bea2:	4b8b      	ldr	r3, [pc, #556]	; (800c0d0 <HAL_UART_IRQHandler+0x2bc>)
 800bea4:	4013      	ands	r3, r2
 800bea6:	2b00      	cmp	r3, #0
 800bea8:	f000 8116 	beq.w	800c0d8 <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800beac:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800beb0:	f003 0301 	and.w	r3, r3, #1
 800beb4:	2b00      	cmp	r3, #0
 800beb6:	d011      	beq.n	800bedc <HAL_UART_IRQHandler+0xc8>
 800beb8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800bebc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800bec0:	2b00      	cmp	r3, #0
 800bec2:	d00b      	beq.n	800bedc <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800bec4:	687b      	ldr	r3, [r7, #4]
 800bec6:	681b      	ldr	r3, [r3, #0]
 800bec8:	2201      	movs	r2, #1
 800beca:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800becc:	687b      	ldr	r3, [r7, #4]
 800bece:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800bed2:	f043 0201 	orr.w	r2, r3, #1
 800bed6:	687b      	ldr	r3, [r7, #4]
 800bed8:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800bedc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800bee0:	f003 0302 	and.w	r3, r3, #2
 800bee4:	2b00      	cmp	r3, #0
 800bee6:	d011      	beq.n	800bf0c <HAL_UART_IRQHandler+0xf8>
 800bee8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800beec:	f003 0301 	and.w	r3, r3, #1
 800bef0:	2b00      	cmp	r3, #0
 800bef2:	d00b      	beq.n	800bf0c <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800bef4:	687b      	ldr	r3, [r7, #4]
 800bef6:	681b      	ldr	r3, [r3, #0]
 800bef8:	2202      	movs	r2, #2
 800befa:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800befc:	687b      	ldr	r3, [r7, #4]
 800befe:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800bf02:	f043 0204 	orr.w	r2, r3, #4
 800bf06:	687b      	ldr	r3, [r7, #4]
 800bf08:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800bf0c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800bf10:	f003 0304 	and.w	r3, r3, #4
 800bf14:	2b00      	cmp	r3, #0
 800bf16:	d011      	beq.n	800bf3c <HAL_UART_IRQHandler+0x128>
 800bf18:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800bf1c:	f003 0301 	and.w	r3, r3, #1
 800bf20:	2b00      	cmp	r3, #0
 800bf22:	d00b      	beq.n	800bf3c <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800bf24:	687b      	ldr	r3, [r7, #4]
 800bf26:	681b      	ldr	r3, [r3, #0]
 800bf28:	2204      	movs	r2, #4
 800bf2a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800bf2c:	687b      	ldr	r3, [r7, #4]
 800bf2e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800bf32:	f043 0202 	orr.w	r2, r3, #2
 800bf36:	687b      	ldr	r3, [r7, #4]
 800bf38:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 800bf3c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800bf40:	f003 0308 	and.w	r3, r3, #8
 800bf44:	2b00      	cmp	r3, #0
 800bf46:	d017      	beq.n	800bf78 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800bf48:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800bf4c:	f003 0320 	and.w	r3, r3, #32
 800bf50:	2b00      	cmp	r3, #0
 800bf52:	d105      	bne.n	800bf60 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 800bf54:	f8d7 20dc 	ldr.w	r2, [r7, #220]	; 0xdc
 800bf58:	4b5c      	ldr	r3, [pc, #368]	; (800c0cc <HAL_UART_IRQHandler+0x2b8>)
 800bf5a:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800bf5c:	2b00      	cmp	r3, #0
 800bf5e:	d00b      	beq.n	800bf78 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800bf60:	687b      	ldr	r3, [r7, #4]
 800bf62:	681b      	ldr	r3, [r3, #0]
 800bf64:	2208      	movs	r2, #8
 800bf66:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800bf68:	687b      	ldr	r3, [r7, #4]
 800bf6a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800bf6e:	f043 0208 	orr.w	r2, r3, #8
 800bf72:	687b      	ldr	r3, [r7, #4]
 800bf74:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800bf78:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800bf7c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800bf80:	2b00      	cmp	r3, #0
 800bf82:	d012      	beq.n	800bfaa <HAL_UART_IRQHandler+0x196>
 800bf84:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800bf88:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800bf8c:	2b00      	cmp	r3, #0
 800bf8e:	d00c      	beq.n	800bfaa <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800bf90:	687b      	ldr	r3, [r7, #4]
 800bf92:	681b      	ldr	r3, [r3, #0]
 800bf94:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800bf98:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800bf9a:	687b      	ldr	r3, [r7, #4]
 800bf9c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800bfa0:	f043 0220 	orr.w	r2, r3, #32
 800bfa4:	687b      	ldr	r3, [r7, #4]
 800bfa6:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800bfaa:	687b      	ldr	r3, [r7, #4]
 800bfac:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800bfb0:	2b00      	cmp	r3, #0
 800bfb2:	f000 8249 	beq.w	800c448 <HAL_UART_IRQHandler+0x634>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800bfb6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800bfba:	f003 0320 	and.w	r3, r3, #32
 800bfbe:	2b00      	cmp	r3, #0
 800bfc0:	d013      	beq.n	800bfea <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800bfc2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800bfc6:	f003 0320 	and.w	r3, r3, #32
 800bfca:	2b00      	cmp	r3, #0
 800bfcc:	d105      	bne.n	800bfda <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800bfce:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800bfd2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800bfd6:	2b00      	cmp	r3, #0
 800bfd8:	d007      	beq.n	800bfea <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 800bfda:	687b      	ldr	r3, [r7, #4]
 800bfdc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800bfde:	2b00      	cmp	r3, #0
 800bfe0:	d003      	beq.n	800bfea <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 800bfe2:	687b      	ldr	r3, [r7, #4]
 800bfe4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800bfe6:	6878      	ldr	r0, [r7, #4]
 800bfe8:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800bfea:	687b      	ldr	r3, [r7, #4]
 800bfec:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800bff0:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800bff4:	687b      	ldr	r3, [r7, #4]
 800bff6:	681b      	ldr	r3, [r3, #0]
 800bff8:	689b      	ldr	r3, [r3, #8]
 800bffa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800bffe:	2b40      	cmp	r3, #64	; 0x40
 800c000:	d005      	beq.n	800c00e <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800c002:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800c006:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800c00a:	2b00      	cmp	r3, #0
 800c00c:	d054      	beq.n	800c0b8 <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800c00e:	6878      	ldr	r0, [r7, #4]
 800c010:	f000 ffce 	bl	800cfb0 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800c014:	687b      	ldr	r3, [r7, #4]
 800c016:	681b      	ldr	r3, [r3, #0]
 800c018:	689b      	ldr	r3, [r3, #8]
 800c01a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c01e:	2b40      	cmp	r3, #64	; 0x40
 800c020:	d146      	bne.n	800c0b0 <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800c022:	687b      	ldr	r3, [r7, #4]
 800c024:	681b      	ldr	r3, [r3, #0]
 800c026:	3308      	adds	r3, #8
 800c028:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c02c:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800c030:	e853 3f00 	ldrex	r3, [r3]
 800c034:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 800c038:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800c03c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800c040:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800c044:	687b      	ldr	r3, [r7, #4]
 800c046:	681b      	ldr	r3, [r3, #0]
 800c048:	3308      	adds	r3, #8
 800c04a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 800c04e:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 800c052:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c056:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 800c05a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 800c05e:	e841 2300 	strex	r3, r2, [r1]
 800c062:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 800c066:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800c06a:	2b00      	cmp	r3, #0
 800c06c:	d1d9      	bne.n	800c022 <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800c06e:	687b      	ldr	r3, [r7, #4]
 800c070:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800c074:	2b00      	cmp	r3, #0
 800c076:	d017      	beq.n	800c0a8 <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800c078:	687b      	ldr	r3, [r7, #4]
 800c07a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800c07e:	4a15      	ldr	r2, [pc, #84]	; (800c0d4 <HAL_UART_IRQHandler+0x2c0>)
 800c080:	639a      	str	r2, [r3, #56]	; 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800c082:	687b      	ldr	r3, [r7, #4]
 800c084:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800c088:	4618      	mov	r0, r3
 800c08a:	f7fb f871 	bl	8007170 <HAL_DMA_Abort_IT>
 800c08e:	4603      	mov	r3, r0
 800c090:	2b00      	cmp	r3, #0
 800c092:	d019      	beq.n	800c0c8 <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800c094:	687b      	ldr	r3, [r7, #4]
 800c096:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800c09a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c09c:	687a      	ldr	r2, [r7, #4]
 800c09e:	f8d2 2080 	ldr.w	r2, [r2, #128]	; 0x80
 800c0a2:	4610      	mov	r0, r2
 800c0a4:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800c0a6:	e00f      	b.n	800c0c8 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800c0a8:	6878      	ldr	r0, [r7, #4]
 800c0aa:	f000 f9e0 	bl	800c46e <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800c0ae:	e00b      	b.n	800c0c8 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800c0b0:	6878      	ldr	r0, [r7, #4]
 800c0b2:	f000 f9dc 	bl	800c46e <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800c0b6:	e007      	b.n	800c0c8 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800c0b8:	6878      	ldr	r0, [r7, #4]
 800c0ba:	f000 f9d8 	bl	800c46e <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800c0be:	687b      	ldr	r3, [r7, #4]
 800c0c0:	2200      	movs	r2, #0
 800c0c2:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
      }
    }
    return;
 800c0c6:	e1bf      	b.n	800c448 <HAL_UART_IRQHandler+0x634>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800c0c8:	bf00      	nop
    return;
 800c0ca:	e1bd      	b.n	800c448 <HAL_UART_IRQHandler+0x634>
 800c0cc:	10000001 	.word	0x10000001
 800c0d0:	04000120 	.word	0x04000120
 800c0d4:	0800d1b1 	.word	0x0800d1b1

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800c0d8:	687b      	ldr	r3, [r7, #4]
 800c0da:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800c0dc:	2b01      	cmp	r3, #1
 800c0de:	f040 8153 	bne.w	800c388 <HAL_UART_IRQHandler+0x574>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800c0e2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800c0e6:	f003 0310 	and.w	r3, r3, #16
 800c0ea:	2b00      	cmp	r3, #0
 800c0ec:	f000 814c 	beq.w	800c388 <HAL_UART_IRQHandler+0x574>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800c0f0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800c0f4:	f003 0310 	and.w	r3, r3, #16
 800c0f8:	2b00      	cmp	r3, #0
 800c0fa:	f000 8145 	beq.w	800c388 <HAL_UART_IRQHandler+0x574>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800c0fe:	687b      	ldr	r3, [r7, #4]
 800c100:	681b      	ldr	r3, [r3, #0]
 800c102:	2210      	movs	r2, #16
 800c104:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800c106:	687b      	ldr	r3, [r7, #4]
 800c108:	681b      	ldr	r3, [r3, #0]
 800c10a:	689b      	ldr	r3, [r3, #8]
 800c10c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c110:	2b40      	cmp	r3, #64	; 0x40
 800c112:	f040 80bb 	bne.w	800c28c <HAL_UART_IRQHandler+0x478>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800c116:	687b      	ldr	r3, [r7, #4]
 800c118:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800c11c:	681b      	ldr	r3, [r3, #0]
 800c11e:	685b      	ldr	r3, [r3, #4]
 800c120:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 800c124:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 800c128:	2b00      	cmp	r3, #0
 800c12a:	f000 818f 	beq.w	800c44c <HAL_UART_IRQHandler+0x638>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800c12e:	687b      	ldr	r3, [r7, #4]
 800c130:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800c134:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800c138:	429a      	cmp	r2, r3
 800c13a:	f080 8187 	bcs.w	800c44c <HAL_UART_IRQHandler+0x638>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800c13e:	687b      	ldr	r3, [r7, #4]
 800c140:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800c144:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 800c148:	687b      	ldr	r3, [r7, #4]
 800c14a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800c14e:	681b      	ldr	r3, [r3, #0]
 800c150:	681b      	ldr	r3, [r3, #0]
 800c152:	f003 0320 	and.w	r3, r3, #32
 800c156:	2b00      	cmp	r3, #0
 800c158:	f040 8087 	bne.w	800c26a <HAL_UART_IRQHandler+0x456>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800c15c:	687b      	ldr	r3, [r7, #4]
 800c15e:	681b      	ldr	r3, [r3, #0]
 800c160:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c164:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800c168:	e853 3f00 	ldrex	r3, [r3]
 800c16c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 800c170:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800c174:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800c178:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800c17c:	687b      	ldr	r3, [r7, #4]
 800c17e:	681b      	ldr	r3, [r3, #0]
 800c180:	461a      	mov	r2, r3
 800c182:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800c186:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 800c18a:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c18e:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 800c192:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 800c196:	e841 2300 	strex	r3, r2, [r1]
 800c19a:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 800c19e:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800c1a2:	2b00      	cmp	r3, #0
 800c1a4:	d1da      	bne.n	800c15c <HAL_UART_IRQHandler+0x348>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800c1a6:	687b      	ldr	r3, [r7, #4]
 800c1a8:	681b      	ldr	r3, [r3, #0]
 800c1aa:	3308      	adds	r3, #8
 800c1ac:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c1ae:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800c1b0:	e853 3f00 	ldrex	r3, [r3]
 800c1b4:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 800c1b6:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800c1b8:	f023 0301 	bic.w	r3, r3, #1
 800c1bc:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800c1c0:	687b      	ldr	r3, [r7, #4]
 800c1c2:	681b      	ldr	r3, [r3, #0]
 800c1c4:	3308      	adds	r3, #8
 800c1c6:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800c1ca:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 800c1ce:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c1d0:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 800c1d2:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800c1d6:	e841 2300 	strex	r3, r2, [r1]
 800c1da:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 800c1dc:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800c1de:	2b00      	cmp	r3, #0
 800c1e0:	d1e1      	bne.n	800c1a6 <HAL_UART_IRQHandler+0x392>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800c1e2:	687b      	ldr	r3, [r7, #4]
 800c1e4:	681b      	ldr	r3, [r3, #0]
 800c1e6:	3308      	adds	r3, #8
 800c1e8:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c1ea:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800c1ec:	e853 3f00 	ldrex	r3, [r3]
 800c1f0:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 800c1f2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800c1f4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800c1f8:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800c1fc:	687b      	ldr	r3, [r7, #4]
 800c1fe:	681b      	ldr	r3, [r3, #0]
 800c200:	3308      	adds	r3, #8
 800c202:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 800c206:	66fa      	str	r2, [r7, #108]	; 0x6c
 800c208:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c20a:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 800c20c:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800c20e:	e841 2300 	strex	r3, r2, [r1]
 800c212:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 800c214:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800c216:	2b00      	cmp	r3, #0
 800c218:	d1e3      	bne.n	800c1e2 <HAL_UART_IRQHandler+0x3ce>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800c21a:	687b      	ldr	r3, [r7, #4]
 800c21c:	2220      	movs	r2, #32
 800c21e:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800c222:	687b      	ldr	r3, [r7, #4]
 800c224:	2200      	movs	r2, #0
 800c226:	66da      	str	r2, [r3, #108]	; 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800c228:	687b      	ldr	r3, [r7, #4]
 800c22a:	681b      	ldr	r3, [r3, #0]
 800c22c:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c22e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800c230:	e853 3f00 	ldrex	r3, [r3]
 800c234:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 800c236:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800c238:	f023 0310 	bic.w	r3, r3, #16
 800c23c:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800c240:	687b      	ldr	r3, [r7, #4]
 800c242:	681b      	ldr	r3, [r3, #0]
 800c244:	461a      	mov	r2, r3
 800c246:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800c24a:	65bb      	str	r3, [r7, #88]	; 0x58
 800c24c:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c24e:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800c250:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800c252:	e841 2300 	strex	r3, r2, [r1]
 800c256:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 800c258:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800c25a:	2b00      	cmp	r3, #0
 800c25c:	d1e4      	bne.n	800c228 <HAL_UART_IRQHandler+0x414>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800c25e:	687b      	ldr	r3, [r7, #4]
 800c260:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800c264:	4618      	mov	r0, r3
 800c266:	f7fa ff25 	bl	80070b4 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800c26a:	687b      	ldr	r3, [r7, #4]
 800c26c:	2202      	movs	r2, #2
 800c26e:	671a      	str	r2, [r3, #112]	; 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800c270:	687b      	ldr	r3, [r7, #4]
 800c272:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 800c276:	687b      	ldr	r3, [r7, #4]
 800c278:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800c27c:	b29b      	uxth	r3, r3
 800c27e:	1ad3      	subs	r3, r2, r3
 800c280:	b29b      	uxth	r3, r3
 800c282:	4619      	mov	r1, r3
 800c284:	6878      	ldr	r0, [r7, #4]
 800c286:	f000 f8fb 	bl	800c480 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800c28a:	e0df      	b.n	800c44c <HAL_UART_IRQHandler+0x638>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800c28c:	687b      	ldr	r3, [r7, #4]
 800c28e:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 800c292:	687b      	ldr	r3, [r7, #4]
 800c294:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800c298:	b29b      	uxth	r3, r3
 800c29a:	1ad3      	subs	r3, r2, r3
 800c29c:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 800c2a0:	687b      	ldr	r3, [r7, #4]
 800c2a2:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800c2a6:	b29b      	uxth	r3, r3
 800c2a8:	2b00      	cmp	r3, #0
 800c2aa:	f000 80d1 	beq.w	800c450 <HAL_UART_IRQHandler+0x63c>
          && (nb_rx_data > 0U))
 800c2ae:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800c2b2:	2b00      	cmp	r3, #0
 800c2b4:	f000 80cc 	beq.w	800c450 <HAL_UART_IRQHandler+0x63c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800c2b8:	687b      	ldr	r3, [r7, #4]
 800c2ba:	681b      	ldr	r3, [r3, #0]
 800c2bc:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c2be:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c2c0:	e853 3f00 	ldrex	r3, [r3]
 800c2c4:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800c2c6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c2c8:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800c2cc:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800c2d0:	687b      	ldr	r3, [r7, #4]
 800c2d2:	681b      	ldr	r3, [r3, #0]
 800c2d4:	461a      	mov	r2, r3
 800c2d6:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800c2da:	647b      	str	r3, [r7, #68]	; 0x44
 800c2dc:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c2de:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800c2e0:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800c2e2:	e841 2300 	strex	r3, r2, [r1]
 800c2e6:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800c2e8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800c2ea:	2b00      	cmp	r3, #0
 800c2ec:	d1e4      	bne.n	800c2b8 <HAL_UART_IRQHandler+0x4a4>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800c2ee:	687b      	ldr	r3, [r7, #4]
 800c2f0:	681b      	ldr	r3, [r3, #0]
 800c2f2:	3308      	adds	r3, #8
 800c2f4:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c2f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c2f8:	e853 3f00 	ldrex	r3, [r3]
 800c2fc:	623b      	str	r3, [r7, #32]
   return(result);
 800c2fe:	6a3b      	ldr	r3, [r7, #32]
 800c300:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800c304:	f023 0301 	bic.w	r3, r3, #1
 800c308:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 800c30c:	687b      	ldr	r3, [r7, #4]
 800c30e:	681b      	ldr	r3, [r3, #0]
 800c310:	3308      	adds	r3, #8
 800c312:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 800c316:	633a      	str	r2, [r7, #48]	; 0x30
 800c318:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c31a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800c31c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800c31e:	e841 2300 	strex	r3, r2, [r1]
 800c322:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800c324:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c326:	2b00      	cmp	r3, #0
 800c328:	d1e1      	bne.n	800c2ee <HAL_UART_IRQHandler+0x4da>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800c32a:	687b      	ldr	r3, [r7, #4]
 800c32c:	2220      	movs	r2, #32
 800c32e:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800c332:	687b      	ldr	r3, [r7, #4]
 800c334:	2200      	movs	r2, #0
 800c336:	66da      	str	r2, [r3, #108]	; 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800c338:	687b      	ldr	r3, [r7, #4]
 800c33a:	2200      	movs	r2, #0
 800c33c:	675a      	str	r2, [r3, #116]	; 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800c33e:	687b      	ldr	r3, [r7, #4]
 800c340:	681b      	ldr	r3, [r3, #0]
 800c342:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c344:	693b      	ldr	r3, [r7, #16]
 800c346:	e853 3f00 	ldrex	r3, [r3]
 800c34a:	60fb      	str	r3, [r7, #12]
   return(result);
 800c34c:	68fb      	ldr	r3, [r7, #12]
 800c34e:	f023 0310 	bic.w	r3, r3, #16
 800c352:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800c356:	687b      	ldr	r3, [r7, #4]
 800c358:	681b      	ldr	r3, [r3, #0]
 800c35a:	461a      	mov	r2, r3
 800c35c:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 800c360:	61fb      	str	r3, [r7, #28]
 800c362:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c364:	69b9      	ldr	r1, [r7, #24]
 800c366:	69fa      	ldr	r2, [r7, #28]
 800c368:	e841 2300 	strex	r3, r2, [r1]
 800c36c:	617b      	str	r3, [r7, #20]
   return(result);
 800c36e:	697b      	ldr	r3, [r7, #20]
 800c370:	2b00      	cmp	r3, #0
 800c372:	d1e4      	bne.n	800c33e <HAL_UART_IRQHandler+0x52a>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800c374:	687b      	ldr	r3, [r7, #4]
 800c376:	2202      	movs	r2, #2
 800c378:	671a      	str	r2, [r3, #112]	; 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800c37a:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800c37e:	4619      	mov	r1, r3
 800c380:	6878      	ldr	r0, [r7, #4]
 800c382:	f000 f87d 	bl	800c480 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800c386:	e063      	b.n	800c450 <HAL_UART_IRQHandler+0x63c>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800c388:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800c38c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800c390:	2b00      	cmp	r3, #0
 800c392:	d00e      	beq.n	800c3b2 <HAL_UART_IRQHandler+0x59e>
 800c394:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800c398:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800c39c:	2b00      	cmp	r3, #0
 800c39e:	d008      	beq.n	800c3b2 <HAL_UART_IRQHandler+0x59e>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800c3a0:	687b      	ldr	r3, [r7, #4]
 800c3a2:	681b      	ldr	r3, [r3, #0]
 800c3a4:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 800c3a8:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 800c3aa:	6878      	ldr	r0, [r7, #4]
 800c3ac:	f001 fc5e 	bl	800dc6c <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800c3b0:	e051      	b.n	800c456 <HAL_UART_IRQHandler+0x642>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 800c3b2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800c3b6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800c3ba:	2b00      	cmp	r3, #0
 800c3bc:	d014      	beq.n	800c3e8 <HAL_UART_IRQHandler+0x5d4>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 800c3be:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800c3c2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800c3c6:	2b00      	cmp	r3, #0
 800c3c8:	d105      	bne.n	800c3d6 <HAL_UART_IRQHandler+0x5c2>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 800c3ca:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800c3ce:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800c3d2:	2b00      	cmp	r3, #0
 800c3d4:	d008      	beq.n	800c3e8 <HAL_UART_IRQHandler+0x5d4>
  {
    if (huart->TxISR != NULL)
 800c3d6:	687b      	ldr	r3, [r7, #4]
 800c3d8:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800c3da:	2b00      	cmp	r3, #0
 800c3dc:	d03a      	beq.n	800c454 <HAL_UART_IRQHandler+0x640>
    {
      huart->TxISR(huart);
 800c3de:	687b      	ldr	r3, [r7, #4]
 800c3e0:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800c3e2:	6878      	ldr	r0, [r7, #4]
 800c3e4:	4798      	blx	r3
    }
    return;
 800c3e6:	e035      	b.n	800c454 <HAL_UART_IRQHandler+0x640>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800c3e8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800c3ec:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c3f0:	2b00      	cmp	r3, #0
 800c3f2:	d009      	beq.n	800c408 <HAL_UART_IRQHandler+0x5f4>
 800c3f4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800c3f8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c3fc:	2b00      	cmp	r3, #0
 800c3fe:	d003      	beq.n	800c408 <HAL_UART_IRQHandler+0x5f4>
  {
    UART_EndTransmit_IT(huart);
 800c400:	6878      	ldr	r0, [r7, #4]
 800c402:	f000 feeb 	bl	800d1dc <UART_EndTransmit_IT>
    return;
 800c406:	e026      	b.n	800c456 <HAL_UART_IRQHandler+0x642>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 800c408:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800c40c:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800c410:	2b00      	cmp	r3, #0
 800c412:	d009      	beq.n	800c428 <HAL_UART_IRQHandler+0x614>
 800c414:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800c418:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 800c41c:	2b00      	cmp	r3, #0
 800c41e:	d003      	beq.n	800c428 <HAL_UART_IRQHandler+0x614>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 800c420:	6878      	ldr	r0, [r7, #4]
 800c422:	f001 fc35 	bl	800dc90 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800c426:	e016      	b.n	800c456 <HAL_UART_IRQHandler+0x642>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 800c428:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800c42c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800c430:	2b00      	cmp	r3, #0
 800c432:	d010      	beq.n	800c456 <HAL_UART_IRQHandler+0x642>
 800c434:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800c438:	2b00      	cmp	r3, #0
 800c43a:	da0c      	bge.n	800c456 <HAL_UART_IRQHandler+0x642>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 800c43c:	6878      	ldr	r0, [r7, #4]
 800c43e:	f001 fc1e 	bl	800dc7e <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800c442:	e008      	b.n	800c456 <HAL_UART_IRQHandler+0x642>
      return;
 800c444:	bf00      	nop
 800c446:	e006      	b.n	800c456 <HAL_UART_IRQHandler+0x642>
    return;
 800c448:	bf00      	nop
 800c44a:	e004      	b.n	800c456 <HAL_UART_IRQHandler+0x642>
      return;
 800c44c:	bf00      	nop
 800c44e:	e002      	b.n	800c456 <HAL_UART_IRQHandler+0x642>
      return;
 800c450:	bf00      	nop
 800c452:	e000      	b.n	800c456 <HAL_UART_IRQHandler+0x642>
    return;
 800c454:	bf00      	nop
  }
}
 800c456:	37e8      	adds	r7, #232	; 0xe8
 800c458:	46bd      	mov	sp, r7
 800c45a:	bd80      	pop	{r7, pc}

0800c45c <HAL_UART_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800c45c:	b480      	push	{r7}
 800c45e:	b083      	sub	sp, #12
 800c460:	af00      	add	r7, sp, #0
 800c462:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback can be implemented in the user file.
   */
}
 800c464:	bf00      	nop
 800c466:	370c      	adds	r7, #12
 800c468:	46bd      	mov	sp, r7
 800c46a:	bc80      	pop	{r7}
 800c46c:	4770      	bx	lr

0800c46e <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800c46e:	b480      	push	{r7}
 800c470:	b083      	sub	sp, #12
 800c472:	af00      	add	r7, sp, #0
 800c474:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800c476:	bf00      	nop
 800c478:	370c      	adds	r7, #12
 800c47a:	46bd      	mov	sp, r7
 800c47c:	bc80      	pop	{r7}
 800c47e:	4770      	bx	lr

0800c480 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800c480:	b480      	push	{r7}
 800c482:	b083      	sub	sp, #12
 800c484:	af00      	add	r7, sp, #0
 800c486:	6078      	str	r0, [r7, #4]
 800c488:	460b      	mov	r3, r1
 800c48a:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800c48c:	bf00      	nop
 800c48e:	370c      	adds	r7, #12
 800c490:	46bd      	mov	sp, r7
 800c492:	bc80      	pop	{r7}
 800c494:	4770      	bx	lr
	...

0800c498 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800c498:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800c49c:	b08c      	sub	sp, #48	; 0x30
 800c49e:	af00      	add	r7, sp, #0
 800c4a0:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800c4a2:	2300      	movs	r3, #0
 800c4a4:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800c4a8:	697b      	ldr	r3, [r7, #20]
 800c4aa:	689a      	ldr	r2, [r3, #8]
 800c4ac:	697b      	ldr	r3, [r7, #20]
 800c4ae:	691b      	ldr	r3, [r3, #16]
 800c4b0:	431a      	orrs	r2, r3
 800c4b2:	697b      	ldr	r3, [r7, #20]
 800c4b4:	695b      	ldr	r3, [r3, #20]
 800c4b6:	431a      	orrs	r2, r3
 800c4b8:	697b      	ldr	r3, [r7, #20]
 800c4ba:	69db      	ldr	r3, [r3, #28]
 800c4bc:	4313      	orrs	r3, r2
 800c4be:	62fb      	str	r3, [r7, #44]	; 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800c4c0:	697b      	ldr	r3, [r7, #20]
 800c4c2:	681b      	ldr	r3, [r3, #0]
 800c4c4:	681a      	ldr	r2, [r3, #0]
 800c4c6:	4b94      	ldr	r3, [pc, #592]	; (800c718 <UART_SetConfig+0x280>)
 800c4c8:	4013      	ands	r3, r2
 800c4ca:	697a      	ldr	r2, [r7, #20]
 800c4cc:	6812      	ldr	r2, [r2, #0]
 800c4ce:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800c4d0:	430b      	orrs	r3, r1
 800c4d2:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800c4d4:	697b      	ldr	r3, [r7, #20]
 800c4d6:	681b      	ldr	r3, [r3, #0]
 800c4d8:	685b      	ldr	r3, [r3, #4]
 800c4da:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800c4de:	697b      	ldr	r3, [r7, #20]
 800c4e0:	68da      	ldr	r2, [r3, #12]
 800c4e2:	697b      	ldr	r3, [r7, #20]
 800c4e4:	681b      	ldr	r3, [r3, #0]
 800c4e6:	430a      	orrs	r2, r1
 800c4e8:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800c4ea:	697b      	ldr	r3, [r7, #20]
 800c4ec:	699b      	ldr	r3, [r3, #24]
 800c4ee:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800c4f0:	697b      	ldr	r3, [r7, #20]
 800c4f2:	681b      	ldr	r3, [r3, #0]
 800c4f4:	4a89      	ldr	r2, [pc, #548]	; (800c71c <UART_SetConfig+0x284>)
 800c4f6:	4293      	cmp	r3, r2
 800c4f8:	d004      	beq.n	800c504 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800c4fa:	697b      	ldr	r3, [r7, #20]
 800c4fc:	6a1b      	ldr	r3, [r3, #32]
 800c4fe:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800c500:	4313      	orrs	r3, r2
 800c502:	62fb      	str	r3, [r7, #44]	; 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800c504:	697b      	ldr	r3, [r7, #20]
 800c506:	681b      	ldr	r3, [r3, #0]
 800c508:	689b      	ldr	r3, [r3, #8]
 800c50a:	f023 436e 	bic.w	r3, r3, #3992977408	; 0xee000000
 800c50e:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 800c512:	697a      	ldr	r2, [r7, #20]
 800c514:	6812      	ldr	r2, [r2, #0]
 800c516:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800c518:	430b      	orrs	r3, r1
 800c51a:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800c51c:	697b      	ldr	r3, [r7, #20]
 800c51e:	681b      	ldr	r3, [r3, #0]
 800c520:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c522:	f023 010f 	bic.w	r1, r3, #15
 800c526:	697b      	ldr	r3, [r7, #20]
 800c528:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800c52a:	697b      	ldr	r3, [r7, #20]
 800c52c:	681b      	ldr	r3, [r3, #0]
 800c52e:	430a      	orrs	r2, r1
 800c530:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800c532:	697b      	ldr	r3, [r7, #20]
 800c534:	681b      	ldr	r3, [r3, #0]
 800c536:	4a7a      	ldr	r2, [pc, #488]	; (800c720 <UART_SetConfig+0x288>)
 800c538:	4293      	cmp	r3, r2
 800c53a:	d127      	bne.n	800c58c <UART_SetConfig+0xf4>
 800c53c:	2003      	movs	r0, #3
 800c53e:	f7ff f9e1 	bl	800b904 <LL_RCC_GetUSARTClockSource>
 800c542:	4603      	mov	r3, r0
 800c544:	f5a3 3340 	sub.w	r3, r3, #196608	; 0x30000
 800c548:	2b03      	cmp	r3, #3
 800c54a:	d81b      	bhi.n	800c584 <UART_SetConfig+0xec>
 800c54c:	a201      	add	r2, pc, #4	; (adr r2, 800c554 <UART_SetConfig+0xbc>)
 800c54e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c552:	bf00      	nop
 800c554:	0800c565 	.word	0x0800c565
 800c558:	0800c575 	.word	0x0800c575
 800c55c:	0800c56d 	.word	0x0800c56d
 800c560:	0800c57d 	.word	0x0800c57d
 800c564:	2301      	movs	r3, #1
 800c566:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800c56a:	e080      	b.n	800c66e <UART_SetConfig+0x1d6>
 800c56c:	2302      	movs	r3, #2
 800c56e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800c572:	e07c      	b.n	800c66e <UART_SetConfig+0x1d6>
 800c574:	2304      	movs	r3, #4
 800c576:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800c57a:	e078      	b.n	800c66e <UART_SetConfig+0x1d6>
 800c57c:	2308      	movs	r3, #8
 800c57e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800c582:	e074      	b.n	800c66e <UART_SetConfig+0x1d6>
 800c584:	2310      	movs	r3, #16
 800c586:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800c58a:	e070      	b.n	800c66e <UART_SetConfig+0x1d6>
 800c58c:	697b      	ldr	r3, [r7, #20]
 800c58e:	681b      	ldr	r3, [r3, #0]
 800c590:	4a64      	ldr	r2, [pc, #400]	; (800c724 <UART_SetConfig+0x28c>)
 800c592:	4293      	cmp	r3, r2
 800c594:	d138      	bne.n	800c608 <UART_SetConfig+0x170>
 800c596:	200c      	movs	r0, #12
 800c598:	f7ff f9b4 	bl	800b904 <LL_RCC_GetUSARTClockSource>
 800c59c:	4603      	mov	r3, r0
 800c59e:	f5a3 2340 	sub.w	r3, r3, #786432	; 0xc0000
 800c5a2:	2b0c      	cmp	r3, #12
 800c5a4:	d82c      	bhi.n	800c600 <UART_SetConfig+0x168>
 800c5a6:	a201      	add	r2, pc, #4	; (adr r2, 800c5ac <UART_SetConfig+0x114>)
 800c5a8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c5ac:	0800c5e1 	.word	0x0800c5e1
 800c5b0:	0800c601 	.word	0x0800c601
 800c5b4:	0800c601 	.word	0x0800c601
 800c5b8:	0800c601 	.word	0x0800c601
 800c5bc:	0800c5f1 	.word	0x0800c5f1
 800c5c0:	0800c601 	.word	0x0800c601
 800c5c4:	0800c601 	.word	0x0800c601
 800c5c8:	0800c601 	.word	0x0800c601
 800c5cc:	0800c5e9 	.word	0x0800c5e9
 800c5d0:	0800c601 	.word	0x0800c601
 800c5d4:	0800c601 	.word	0x0800c601
 800c5d8:	0800c601 	.word	0x0800c601
 800c5dc:	0800c5f9 	.word	0x0800c5f9
 800c5e0:	2300      	movs	r3, #0
 800c5e2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800c5e6:	e042      	b.n	800c66e <UART_SetConfig+0x1d6>
 800c5e8:	2302      	movs	r3, #2
 800c5ea:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800c5ee:	e03e      	b.n	800c66e <UART_SetConfig+0x1d6>
 800c5f0:	2304      	movs	r3, #4
 800c5f2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800c5f6:	e03a      	b.n	800c66e <UART_SetConfig+0x1d6>
 800c5f8:	2308      	movs	r3, #8
 800c5fa:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800c5fe:	e036      	b.n	800c66e <UART_SetConfig+0x1d6>
 800c600:	2310      	movs	r3, #16
 800c602:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800c606:	e032      	b.n	800c66e <UART_SetConfig+0x1d6>
 800c608:	697b      	ldr	r3, [r7, #20]
 800c60a:	681b      	ldr	r3, [r3, #0]
 800c60c:	4a43      	ldr	r2, [pc, #268]	; (800c71c <UART_SetConfig+0x284>)
 800c60e:	4293      	cmp	r3, r2
 800c610:	d12a      	bne.n	800c668 <UART_SetConfig+0x1d0>
 800c612:	f44f 6040 	mov.w	r0, #3072	; 0xc00
 800c616:	f7ff f987 	bl	800b928 <LL_RCC_GetLPUARTClockSource>
 800c61a:	4603      	mov	r3, r0
 800c61c:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800c620:	d01a      	beq.n	800c658 <UART_SetConfig+0x1c0>
 800c622:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800c626:	d81b      	bhi.n	800c660 <UART_SetConfig+0x1c8>
 800c628:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800c62c:	d00c      	beq.n	800c648 <UART_SetConfig+0x1b0>
 800c62e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800c632:	d815      	bhi.n	800c660 <UART_SetConfig+0x1c8>
 800c634:	2b00      	cmp	r3, #0
 800c636:	d003      	beq.n	800c640 <UART_SetConfig+0x1a8>
 800c638:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800c63c:	d008      	beq.n	800c650 <UART_SetConfig+0x1b8>
 800c63e:	e00f      	b.n	800c660 <UART_SetConfig+0x1c8>
 800c640:	2300      	movs	r3, #0
 800c642:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800c646:	e012      	b.n	800c66e <UART_SetConfig+0x1d6>
 800c648:	2302      	movs	r3, #2
 800c64a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800c64e:	e00e      	b.n	800c66e <UART_SetConfig+0x1d6>
 800c650:	2304      	movs	r3, #4
 800c652:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800c656:	e00a      	b.n	800c66e <UART_SetConfig+0x1d6>
 800c658:	2308      	movs	r3, #8
 800c65a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800c65e:	e006      	b.n	800c66e <UART_SetConfig+0x1d6>
 800c660:	2310      	movs	r3, #16
 800c662:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800c666:	e002      	b.n	800c66e <UART_SetConfig+0x1d6>
 800c668:	2310      	movs	r3, #16
 800c66a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800c66e:	697b      	ldr	r3, [r7, #20]
 800c670:	681b      	ldr	r3, [r3, #0]
 800c672:	4a2a      	ldr	r2, [pc, #168]	; (800c71c <UART_SetConfig+0x284>)
 800c674:	4293      	cmp	r3, r2
 800c676:	f040 80a4 	bne.w	800c7c2 <UART_SetConfig+0x32a>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800c67a:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800c67e:	2b08      	cmp	r3, #8
 800c680:	d823      	bhi.n	800c6ca <UART_SetConfig+0x232>
 800c682:	a201      	add	r2, pc, #4	; (adr r2, 800c688 <UART_SetConfig+0x1f0>)
 800c684:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c688:	0800c6ad 	.word	0x0800c6ad
 800c68c:	0800c6cb 	.word	0x0800c6cb
 800c690:	0800c6b5 	.word	0x0800c6b5
 800c694:	0800c6cb 	.word	0x0800c6cb
 800c698:	0800c6bb 	.word	0x0800c6bb
 800c69c:	0800c6cb 	.word	0x0800c6cb
 800c6a0:	0800c6cb 	.word	0x0800c6cb
 800c6a4:	0800c6cb 	.word	0x0800c6cb
 800c6a8:	0800c6c3 	.word	0x0800c6c3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800c6ac:	f7fd fa38 	bl	8009b20 <HAL_RCC_GetPCLK1Freq>
 800c6b0:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800c6b2:	e010      	b.n	800c6d6 <UART_SetConfig+0x23e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800c6b4:	4b1c      	ldr	r3, [pc, #112]	; (800c728 <UART_SetConfig+0x290>)
 800c6b6:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 800c6b8:	e00d      	b.n	800c6d6 <UART_SetConfig+0x23e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800c6ba:	f7fd f97d 	bl	80099b8 <HAL_RCC_GetSysClockFreq>
 800c6be:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800c6c0:	e009      	b.n	800c6d6 <UART_SetConfig+0x23e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800c6c2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800c6c6:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 800c6c8:	e005      	b.n	800c6d6 <UART_SetConfig+0x23e>
      default:
        pclk = 0U;
 800c6ca:	2300      	movs	r3, #0
 800c6cc:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 800c6ce:	2301      	movs	r3, #1
 800c6d0:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 800c6d4:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800c6d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c6d8:	2b00      	cmp	r3, #0
 800c6da:	f000 8137 	beq.w	800c94c <UART_SetConfig+0x4b4>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800c6de:	697b      	ldr	r3, [r7, #20]
 800c6e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c6e2:	4a12      	ldr	r2, [pc, #72]	; (800c72c <UART_SetConfig+0x294>)
 800c6e4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800c6e8:	461a      	mov	r2, r3
 800c6ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c6ec:	fbb3 f3f2 	udiv	r3, r3, r2
 800c6f0:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800c6f2:	697b      	ldr	r3, [r7, #20]
 800c6f4:	685a      	ldr	r2, [r3, #4]
 800c6f6:	4613      	mov	r3, r2
 800c6f8:	005b      	lsls	r3, r3, #1
 800c6fa:	4413      	add	r3, r2
 800c6fc:	69ba      	ldr	r2, [r7, #24]
 800c6fe:	429a      	cmp	r2, r3
 800c700:	d305      	bcc.n	800c70e <UART_SetConfig+0x276>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800c702:	697b      	ldr	r3, [r7, #20]
 800c704:	685b      	ldr	r3, [r3, #4]
 800c706:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800c708:	69ba      	ldr	r2, [r7, #24]
 800c70a:	429a      	cmp	r2, r3
 800c70c:	d910      	bls.n	800c730 <UART_SetConfig+0x298>
      {
        ret = HAL_ERROR;
 800c70e:	2301      	movs	r3, #1
 800c710:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 800c714:	e11a      	b.n	800c94c <UART_SetConfig+0x4b4>
 800c716:	bf00      	nop
 800c718:	cfff69f3 	.word	0xcfff69f3
 800c71c:	40008000 	.word	0x40008000
 800c720:	40013800 	.word	0x40013800
 800c724:	40004400 	.word	0x40004400
 800c728:	00f42400 	.word	0x00f42400
 800c72c:	08021a8c 	.word	0x08021a8c
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800c730:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c732:	2200      	movs	r2, #0
 800c734:	60bb      	str	r3, [r7, #8]
 800c736:	60fa      	str	r2, [r7, #12]
 800c738:	697b      	ldr	r3, [r7, #20]
 800c73a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c73c:	4a8e      	ldr	r2, [pc, #568]	; (800c978 <UART_SetConfig+0x4e0>)
 800c73e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800c742:	b29b      	uxth	r3, r3
 800c744:	2200      	movs	r2, #0
 800c746:	603b      	str	r3, [r7, #0]
 800c748:	607a      	str	r2, [r7, #4]
 800c74a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800c74e:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800c752:	f7f4 fcdf 	bl	8001114 <__aeabi_uldivmod>
 800c756:	4602      	mov	r2, r0
 800c758:	460b      	mov	r3, r1
 800c75a:	4610      	mov	r0, r2
 800c75c:	4619      	mov	r1, r3
 800c75e:	f04f 0200 	mov.w	r2, #0
 800c762:	f04f 0300 	mov.w	r3, #0
 800c766:	020b      	lsls	r3, r1, #8
 800c768:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800c76c:	0202      	lsls	r2, r0, #8
 800c76e:	6979      	ldr	r1, [r7, #20]
 800c770:	6849      	ldr	r1, [r1, #4]
 800c772:	0849      	lsrs	r1, r1, #1
 800c774:	2000      	movs	r0, #0
 800c776:	460c      	mov	r4, r1
 800c778:	4605      	mov	r5, r0
 800c77a:	eb12 0804 	adds.w	r8, r2, r4
 800c77e:	eb43 0905 	adc.w	r9, r3, r5
 800c782:	697b      	ldr	r3, [r7, #20]
 800c784:	685b      	ldr	r3, [r3, #4]
 800c786:	2200      	movs	r2, #0
 800c788:	469a      	mov	sl, r3
 800c78a:	4693      	mov	fp, r2
 800c78c:	4652      	mov	r2, sl
 800c78e:	465b      	mov	r3, fp
 800c790:	4640      	mov	r0, r8
 800c792:	4649      	mov	r1, r9
 800c794:	f7f4 fcbe 	bl	8001114 <__aeabi_uldivmod>
 800c798:	4602      	mov	r2, r0
 800c79a:	460b      	mov	r3, r1
 800c79c:	4613      	mov	r3, r2
 800c79e:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800c7a0:	6a3b      	ldr	r3, [r7, #32]
 800c7a2:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800c7a6:	d308      	bcc.n	800c7ba <UART_SetConfig+0x322>
 800c7a8:	6a3b      	ldr	r3, [r7, #32]
 800c7aa:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800c7ae:	d204      	bcs.n	800c7ba <UART_SetConfig+0x322>
        {
          huart->Instance->BRR = usartdiv;
 800c7b0:	697b      	ldr	r3, [r7, #20]
 800c7b2:	681b      	ldr	r3, [r3, #0]
 800c7b4:	6a3a      	ldr	r2, [r7, #32]
 800c7b6:	60da      	str	r2, [r3, #12]
 800c7b8:	e0c8      	b.n	800c94c <UART_SetConfig+0x4b4>
        }
        else
        {
          ret = HAL_ERROR;
 800c7ba:	2301      	movs	r3, #1
 800c7bc:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 800c7c0:	e0c4      	b.n	800c94c <UART_SetConfig+0x4b4>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800c7c2:	697b      	ldr	r3, [r7, #20]
 800c7c4:	69db      	ldr	r3, [r3, #28]
 800c7c6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800c7ca:	d167      	bne.n	800c89c <UART_SetConfig+0x404>
  {
    switch (clocksource)
 800c7cc:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800c7d0:	2b08      	cmp	r3, #8
 800c7d2:	d828      	bhi.n	800c826 <UART_SetConfig+0x38e>
 800c7d4:	a201      	add	r2, pc, #4	; (adr r2, 800c7dc <UART_SetConfig+0x344>)
 800c7d6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c7da:	bf00      	nop
 800c7dc:	0800c801 	.word	0x0800c801
 800c7e0:	0800c809 	.word	0x0800c809
 800c7e4:	0800c811 	.word	0x0800c811
 800c7e8:	0800c827 	.word	0x0800c827
 800c7ec:	0800c817 	.word	0x0800c817
 800c7f0:	0800c827 	.word	0x0800c827
 800c7f4:	0800c827 	.word	0x0800c827
 800c7f8:	0800c827 	.word	0x0800c827
 800c7fc:	0800c81f 	.word	0x0800c81f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800c800:	f7fd f98e 	bl	8009b20 <HAL_RCC_GetPCLK1Freq>
 800c804:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800c806:	e014      	b.n	800c832 <UART_SetConfig+0x39a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800c808:	f7fd f99c 	bl	8009b44 <HAL_RCC_GetPCLK2Freq>
 800c80c:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800c80e:	e010      	b.n	800c832 <UART_SetConfig+0x39a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800c810:	4b5a      	ldr	r3, [pc, #360]	; (800c97c <UART_SetConfig+0x4e4>)
 800c812:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 800c814:	e00d      	b.n	800c832 <UART_SetConfig+0x39a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800c816:	f7fd f8cf 	bl	80099b8 <HAL_RCC_GetSysClockFreq>
 800c81a:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800c81c:	e009      	b.n	800c832 <UART_SetConfig+0x39a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800c81e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800c822:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 800c824:	e005      	b.n	800c832 <UART_SetConfig+0x39a>
      default:
        pclk = 0U;
 800c826:	2300      	movs	r3, #0
 800c828:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 800c82a:	2301      	movs	r3, #1
 800c82c:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 800c830:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800c832:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c834:	2b00      	cmp	r3, #0
 800c836:	f000 8089 	beq.w	800c94c <UART_SetConfig+0x4b4>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800c83a:	697b      	ldr	r3, [r7, #20]
 800c83c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c83e:	4a4e      	ldr	r2, [pc, #312]	; (800c978 <UART_SetConfig+0x4e0>)
 800c840:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800c844:	461a      	mov	r2, r3
 800c846:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c848:	fbb3 f3f2 	udiv	r3, r3, r2
 800c84c:	005a      	lsls	r2, r3, #1
 800c84e:	697b      	ldr	r3, [r7, #20]
 800c850:	685b      	ldr	r3, [r3, #4]
 800c852:	085b      	lsrs	r3, r3, #1
 800c854:	441a      	add	r2, r3
 800c856:	697b      	ldr	r3, [r7, #20]
 800c858:	685b      	ldr	r3, [r3, #4]
 800c85a:	fbb2 f3f3 	udiv	r3, r2, r3
 800c85e:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800c860:	6a3b      	ldr	r3, [r7, #32]
 800c862:	2b0f      	cmp	r3, #15
 800c864:	d916      	bls.n	800c894 <UART_SetConfig+0x3fc>
 800c866:	6a3b      	ldr	r3, [r7, #32]
 800c868:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800c86c:	d212      	bcs.n	800c894 <UART_SetConfig+0x3fc>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800c86e:	6a3b      	ldr	r3, [r7, #32]
 800c870:	b29b      	uxth	r3, r3
 800c872:	f023 030f 	bic.w	r3, r3, #15
 800c876:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800c878:	6a3b      	ldr	r3, [r7, #32]
 800c87a:	085b      	lsrs	r3, r3, #1
 800c87c:	b29b      	uxth	r3, r3
 800c87e:	f003 0307 	and.w	r3, r3, #7
 800c882:	b29a      	uxth	r2, r3
 800c884:	8bfb      	ldrh	r3, [r7, #30]
 800c886:	4313      	orrs	r3, r2
 800c888:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 800c88a:	697b      	ldr	r3, [r7, #20]
 800c88c:	681b      	ldr	r3, [r3, #0]
 800c88e:	8bfa      	ldrh	r2, [r7, #30]
 800c890:	60da      	str	r2, [r3, #12]
 800c892:	e05b      	b.n	800c94c <UART_SetConfig+0x4b4>
      }
      else
      {
        ret = HAL_ERROR;
 800c894:	2301      	movs	r3, #1
 800c896:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 800c89a:	e057      	b.n	800c94c <UART_SetConfig+0x4b4>
      }
    }
  }
  else
  {
    switch (clocksource)
 800c89c:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800c8a0:	2b08      	cmp	r3, #8
 800c8a2:	d828      	bhi.n	800c8f6 <UART_SetConfig+0x45e>
 800c8a4:	a201      	add	r2, pc, #4	; (adr r2, 800c8ac <UART_SetConfig+0x414>)
 800c8a6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c8aa:	bf00      	nop
 800c8ac:	0800c8d1 	.word	0x0800c8d1
 800c8b0:	0800c8d9 	.word	0x0800c8d9
 800c8b4:	0800c8e1 	.word	0x0800c8e1
 800c8b8:	0800c8f7 	.word	0x0800c8f7
 800c8bc:	0800c8e7 	.word	0x0800c8e7
 800c8c0:	0800c8f7 	.word	0x0800c8f7
 800c8c4:	0800c8f7 	.word	0x0800c8f7
 800c8c8:	0800c8f7 	.word	0x0800c8f7
 800c8cc:	0800c8ef 	.word	0x0800c8ef
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800c8d0:	f7fd f926 	bl	8009b20 <HAL_RCC_GetPCLK1Freq>
 800c8d4:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800c8d6:	e014      	b.n	800c902 <UART_SetConfig+0x46a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800c8d8:	f7fd f934 	bl	8009b44 <HAL_RCC_GetPCLK2Freq>
 800c8dc:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800c8de:	e010      	b.n	800c902 <UART_SetConfig+0x46a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800c8e0:	4b26      	ldr	r3, [pc, #152]	; (800c97c <UART_SetConfig+0x4e4>)
 800c8e2:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 800c8e4:	e00d      	b.n	800c902 <UART_SetConfig+0x46a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800c8e6:	f7fd f867 	bl	80099b8 <HAL_RCC_GetSysClockFreq>
 800c8ea:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800c8ec:	e009      	b.n	800c902 <UART_SetConfig+0x46a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800c8ee:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800c8f2:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 800c8f4:	e005      	b.n	800c902 <UART_SetConfig+0x46a>
      default:
        pclk = 0U;
 800c8f6:	2300      	movs	r3, #0
 800c8f8:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 800c8fa:	2301      	movs	r3, #1
 800c8fc:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 800c900:	bf00      	nop
    }

    if (pclk != 0U)
 800c902:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c904:	2b00      	cmp	r3, #0
 800c906:	d021      	beq.n	800c94c <UART_SetConfig+0x4b4>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800c908:	697b      	ldr	r3, [r7, #20]
 800c90a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c90c:	4a1a      	ldr	r2, [pc, #104]	; (800c978 <UART_SetConfig+0x4e0>)
 800c90e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800c912:	461a      	mov	r2, r3
 800c914:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c916:	fbb3 f2f2 	udiv	r2, r3, r2
 800c91a:	697b      	ldr	r3, [r7, #20]
 800c91c:	685b      	ldr	r3, [r3, #4]
 800c91e:	085b      	lsrs	r3, r3, #1
 800c920:	441a      	add	r2, r3
 800c922:	697b      	ldr	r3, [r7, #20]
 800c924:	685b      	ldr	r3, [r3, #4]
 800c926:	fbb2 f3f3 	udiv	r3, r2, r3
 800c92a:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800c92c:	6a3b      	ldr	r3, [r7, #32]
 800c92e:	2b0f      	cmp	r3, #15
 800c930:	d909      	bls.n	800c946 <UART_SetConfig+0x4ae>
 800c932:	6a3b      	ldr	r3, [r7, #32]
 800c934:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800c938:	d205      	bcs.n	800c946 <UART_SetConfig+0x4ae>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800c93a:	6a3b      	ldr	r3, [r7, #32]
 800c93c:	b29a      	uxth	r2, r3
 800c93e:	697b      	ldr	r3, [r7, #20]
 800c940:	681b      	ldr	r3, [r3, #0]
 800c942:	60da      	str	r2, [r3, #12]
 800c944:	e002      	b.n	800c94c <UART_SetConfig+0x4b4>
      }
      else
      {
        ret = HAL_ERROR;
 800c946:	2301      	movs	r3, #1
 800c948:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800c94c:	697b      	ldr	r3, [r7, #20]
 800c94e:	2201      	movs	r2, #1
 800c950:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 800c954:	697b      	ldr	r3, [r7, #20]
 800c956:	2201      	movs	r2, #1
 800c958:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800c95c:	697b      	ldr	r3, [r7, #20]
 800c95e:	2200      	movs	r2, #0
 800c960:	675a      	str	r2, [r3, #116]	; 0x74
  huart->TxISR = NULL;
 800c962:	697b      	ldr	r3, [r7, #20]
 800c964:	2200      	movs	r2, #0
 800c966:	679a      	str	r2, [r3, #120]	; 0x78

  return ret;
 800c968:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
}
 800c96c:	4618      	mov	r0, r3
 800c96e:	3730      	adds	r7, #48	; 0x30
 800c970:	46bd      	mov	sp, r7
 800c972:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800c976:	bf00      	nop
 800c978:	08021a8c 	.word	0x08021a8c
 800c97c:	00f42400 	.word	0x00f42400

0800c980 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800c980:	b480      	push	{r7}
 800c982:	b083      	sub	sp, #12
 800c984:	af00      	add	r7, sp, #0
 800c986:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800c988:	687b      	ldr	r3, [r7, #4]
 800c98a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c98c:	f003 0301 	and.w	r3, r3, #1
 800c990:	2b00      	cmp	r3, #0
 800c992:	d00a      	beq.n	800c9aa <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800c994:	687b      	ldr	r3, [r7, #4]
 800c996:	681b      	ldr	r3, [r3, #0]
 800c998:	685b      	ldr	r3, [r3, #4]
 800c99a:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800c99e:	687b      	ldr	r3, [r7, #4]
 800c9a0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800c9a2:	687b      	ldr	r3, [r7, #4]
 800c9a4:	681b      	ldr	r3, [r3, #0]
 800c9a6:	430a      	orrs	r2, r1
 800c9a8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800c9aa:	687b      	ldr	r3, [r7, #4]
 800c9ac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c9ae:	f003 0302 	and.w	r3, r3, #2
 800c9b2:	2b00      	cmp	r3, #0
 800c9b4:	d00a      	beq.n	800c9cc <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800c9b6:	687b      	ldr	r3, [r7, #4]
 800c9b8:	681b      	ldr	r3, [r3, #0]
 800c9ba:	685b      	ldr	r3, [r3, #4]
 800c9bc:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 800c9c0:	687b      	ldr	r3, [r7, #4]
 800c9c2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800c9c4:	687b      	ldr	r3, [r7, #4]
 800c9c6:	681b      	ldr	r3, [r3, #0]
 800c9c8:	430a      	orrs	r2, r1
 800c9ca:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800c9cc:	687b      	ldr	r3, [r7, #4]
 800c9ce:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c9d0:	f003 0304 	and.w	r3, r3, #4
 800c9d4:	2b00      	cmp	r3, #0
 800c9d6:	d00a      	beq.n	800c9ee <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800c9d8:	687b      	ldr	r3, [r7, #4]
 800c9da:	681b      	ldr	r3, [r3, #0]
 800c9dc:	685b      	ldr	r3, [r3, #4]
 800c9de:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800c9e2:	687b      	ldr	r3, [r7, #4]
 800c9e4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800c9e6:	687b      	ldr	r3, [r7, #4]
 800c9e8:	681b      	ldr	r3, [r3, #0]
 800c9ea:	430a      	orrs	r2, r1
 800c9ec:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800c9ee:	687b      	ldr	r3, [r7, #4]
 800c9f0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800c9f2:	f003 0308 	and.w	r3, r3, #8
 800c9f6:	2b00      	cmp	r3, #0
 800c9f8:	d00a      	beq.n	800ca10 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800c9fa:	687b      	ldr	r3, [r7, #4]
 800c9fc:	681b      	ldr	r3, [r3, #0]
 800c9fe:	685b      	ldr	r3, [r3, #4]
 800ca00:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 800ca04:	687b      	ldr	r3, [r7, #4]
 800ca06:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800ca08:	687b      	ldr	r3, [r7, #4]
 800ca0a:	681b      	ldr	r3, [r3, #0]
 800ca0c:	430a      	orrs	r2, r1
 800ca0e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800ca10:	687b      	ldr	r3, [r7, #4]
 800ca12:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ca14:	f003 0310 	and.w	r3, r3, #16
 800ca18:	2b00      	cmp	r3, #0
 800ca1a:	d00a      	beq.n	800ca32 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800ca1c:	687b      	ldr	r3, [r7, #4]
 800ca1e:	681b      	ldr	r3, [r3, #0]
 800ca20:	689b      	ldr	r3, [r3, #8]
 800ca22:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800ca26:	687b      	ldr	r3, [r7, #4]
 800ca28:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800ca2a:	687b      	ldr	r3, [r7, #4]
 800ca2c:	681b      	ldr	r3, [r3, #0]
 800ca2e:	430a      	orrs	r2, r1
 800ca30:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800ca32:	687b      	ldr	r3, [r7, #4]
 800ca34:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ca36:	f003 0320 	and.w	r3, r3, #32
 800ca3a:	2b00      	cmp	r3, #0
 800ca3c:	d00a      	beq.n	800ca54 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800ca3e:	687b      	ldr	r3, [r7, #4]
 800ca40:	681b      	ldr	r3, [r3, #0]
 800ca42:	689b      	ldr	r3, [r3, #8]
 800ca44:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 800ca48:	687b      	ldr	r3, [r7, #4]
 800ca4a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800ca4c:	687b      	ldr	r3, [r7, #4]
 800ca4e:	681b      	ldr	r3, [r3, #0]
 800ca50:	430a      	orrs	r2, r1
 800ca52:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800ca54:	687b      	ldr	r3, [r7, #4]
 800ca56:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ca58:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ca5c:	2b00      	cmp	r3, #0
 800ca5e:	d01a      	beq.n	800ca96 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800ca60:	687b      	ldr	r3, [r7, #4]
 800ca62:	681b      	ldr	r3, [r3, #0]
 800ca64:	685b      	ldr	r3, [r3, #4]
 800ca66:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800ca6a:	687b      	ldr	r3, [r7, #4]
 800ca6c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800ca6e:	687b      	ldr	r3, [r7, #4]
 800ca70:	681b      	ldr	r3, [r3, #0]
 800ca72:	430a      	orrs	r2, r1
 800ca74:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800ca76:	687b      	ldr	r3, [r7, #4]
 800ca78:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800ca7a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800ca7e:	d10a      	bne.n	800ca96 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800ca80:	687b      	ldr	r3, [r7, #4]
 800ca82:	681b      	ldr	r3, [r3, #0]
 800ca84:	685b      	ldr	r3, [r3, #4]
 800ca86:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800ca8a:	687b      	ldr	r3, [r7, #4]
 800ca8c:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800ca8e:	687b      	ldr	r3, [r7, #4]
 800ca90:	681b      	ldr	r3, [r3, #0]
 800ca92:	430a      	orrs	r2, r1
 800ca94:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800ca96:	687b      	ldr	r3, [r7, #4]
 800ca98:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ca9a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800ca9e:	2b00      	cmp	r3, #0
 800caa0:	d00a      	beq.n	800cab8 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800caa2:	687b      	ldr	r3, [r7, #4]
 800caa4:	681b      	ldr	r3, [r3, #0]
 800caa6:	685b      	ldr	r3, [r3, #4]
 800caa8:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 800caac:	687b      	ldr	r3, [r7, #4]
 800caae:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800cab0:	687b      	ldr	r3, [r7, #4]
 800cab2:	681b      	ldr	r3, [r3, #0]
 800cab4:	430a      	orrs	r2, r1
 800cab6:	605a      	str	r2, [r3, #4]
  }
}
 800cab8:	bf00      	nop
 800caba:	370c      	adds	r7, #12
 800cabc:	46bd      	mov	sp, r7
 800cabe:	bc80      	pop	{r7}
 800cac0:	4770      	bx	lr

0800cac2 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800cac2:	b580      	push	{r7, lr}
 800cac4:	b086      	sub	sp, #24
 800cac6:	af02      	add	r7, sp, #8
 800cac8:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800caca:	687b      	ldr	r3, [r7, #4]
 800cacc:	2200      	movs	r2, #0
 800cace:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800cad2:	f7f5 fecd 	bl	8002870 <HAL_GetTick>
 800cad6:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800cad8:	687b      	ldr	r3, [r7, #4]
 800cada:	681b      	ldr	r3, [r3, #0]
 800cadc:	681b      	ldr	r3, [r3, #0]
 800cade:	f003 0308 	and.w	r3, r3, #8
 800cae2:	2b08      	cmp	r3, #8
 800cae4:	d10e      	bne.n	800cb04 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800cae6:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800caea:	9300      	str	r3, [sp, #0]
 800caec:	68fb      	ldr	r3, [r7, #12]
 800caee:	2200      	movs	r2, #0
 800caf0:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800caf4:	6878      	ldr	r0, [r7, #4]
 800caf6:	f000 f832 	bl	800cb5e <UART_WaitOnFlagUntilTimeout>
 800cafa:	4603      	mov	r3, r0
 800cafc:	2b00      	cmp	r3, #0
 800cafe:	d001      	beq.n	800cb04 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800cb00:	2303      	movs	r3, #3
 800cb02:	e028      	b.n	800cb56 <UART_CheckIdleState+0x94>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800cb04:	687b      	ldr	r3, [r7, #4]
 800cb06:	681b      	ldr	r3, [r3, #0]
 800cb08:	681b      	ldr	r3, [r3, #0]
 800cb0a:	f003 0304 	and.w	r3, r3, #4
 800cb0e:	2b04      	cmp	r3, #4
 800cb10:	d10e      	bne.n	800cb30 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800cb12:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800cb16:	9300      	str	r3, [sp, #0]
 800cb18:	68fb      	ldr	r3, [r7, #12]
 800cb1a:	2200      	movs	r2, #0
 800cb1c:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800cb20:	6878      	ldr	r0, [r7, #4]
 800cb22:	f000 f81c 	bl	800cb5e <UART_WaitOnFlagUntilTimeout>
 800cb26:	4603      	mov	r3, r0
 800cb28:	2b00      	cmp	r3, #0
 800cb2a:	d001      	beq.n	800cb30 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800cb2c:	2303      	movs	r3, #3
 800cb2e:	e012      	b.n	800cb56 <UART_CheckIdleState+0x94>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800cb30:	687b      	ldr	r3, [r7, #4]
 800cb32:	2220      	movs	r2, #32
 800cb34:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800cb38:	687b      	ldr	r3, [r7, #4]
 800cb3a:	2220      	movs	r2, #32
 800cb3c:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800cb40:	687b      	ldr	r3, [r7, #4]
 800cb42:	2200      	movs	r2, #0
 800cb44:	66da      	str	r2, [r3, #108]	; 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800cb46:	687b      	ldr	r3, [r7, #4]
 800cb48:	2200      	movs	r2, #0
 800cb4a:	671a      	str	r2, [r3, #112]	; 0x70

  __HAL_UNLOCK(huart);
 800cb4c:	687b      	ldr	r3, [r7, #4]
 800cb4e:	2200      	movs	r2, #0
 800cb50:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 800cb54:	2300      	movs	r3, #0
}
 800cb56:	4618      	mov	r0, r3
 800cb58:	3710      	adds	r7, #16
 800cb5a:	46bd      	mov	sp, r7
 800cb5c:	bd80      	pop	{r7, pc}

0800cb5e <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800cb5e:	b580      	push	{r7, lr}
 800cb60:	b09c      	sub	sp, #112	; 0x70
 800cb62:	af00      	add	r7, sp, #0
 800cb64:	60f8      	str	r0, [r7, #12]
 800cb66:	60b9      	str	r1, [r7, #8]
 800cb68:	603b      	str	r3, [r7, #0]
 800cb6a:	4613      	mov	r3, r2
 800cb6c:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800cb6e:	e0a9      	b.n	800ccc4 <UART_WaitOnFlagUntilTimeout+0x166>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800cb70:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800cb72:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800cb76:	f000 80a5 	beq.w	800ccc4 <UART_WaitOnFlagUntilTimeout+0x166>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800cb7a:	f7f5 fe79 	bl	8002870 <HAL_GetTick>
 800cb7e:	4602      	mov	r2, r0
 800cb80:	683b      	ldr	r3, [r7, #0]
 800cb82:	1ad3      	subs	r3, r2, r3
 800cb84:	6fba      	ldr	r2, [r7, #120]	; 0x78
 800cb86:	429a      	cmp	r2, r3
 800cb88:	d302      	bcc.n	800cb90 <UART_WaitOnFlagUntilTimeout+0x32>
 800cb8a:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800cb8c:	2b00      	cmp	r3, #0
 800cb8e:	d140      	bne.n	800cc12 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 800cb90:	68fb      	ldr	r3, [r7, #12]
 800cb92:	681b      	ldr	r3, [r3, #0]
 800cb94:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cb96:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800cb98:	e853 3f00 	ldrex	r3, [r3]
 800cb9c:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 800cb9e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800cba0:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800cba4:	667b      	str	r3, [r7, #100]	; 0x64
 800cba6:	68fb      	ldr	r3, [r7, #12]
 800cba8:	681b      	ldr	r3, [r3, #0]
 800cbaa:	461a      	mov	r2, r3
 800cbac:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800cbae:	65fb      	str	r3, [r7, #92]	; 0x5c
 800cbb0:	65ba      	str	r2, [r7, #88]	; 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cbb2:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800cbb4:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800cbb6:	e841 2300 	strex	r3, r2, [r1]
 800cbba:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 800cbbc:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800cbbe:	2b00      	cmp	r3, #0
 800cbc0:	d1e6      	bne.n	800cb90 <UART_WaitOnFlagUntilTimeout+0x32>
                                                USART_CR1_TXEIE_TXFNFIE));
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800cbc2:	68fb      	ldr	r3, [r7, #12]
 800cbc4:	681b      	ldr	r3, [r3, #0]
 800cbc6:	3308      	adds	r3, #8
 800cbc8:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cbca:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800cbcc:	e853 3f00 	ldrex	r3, [r3]
 800cbd0:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800cbd2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cbd4:	f023 0301 	bic.w	r3, r3, #1
 800cbd8:	663b      	str	r3, [r7, #96]	; 0x60
 800cbda:	68fb      	ldr	r3, [r7, #12]
 800cbdc:	681b      	ldr	r3, [r3, #0]
 800cbde:	3308      	adds	r3, #8
 800cbe0:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800cbe2:	64ba      	str	r2, [r7, #72]	; 0x48
 800cbe4:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cbe6:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800cbe8:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800cbea:	e841 2300 	strex	r3, r2, [r1]
 800cbee:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 800cbf0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800cbf2:	2b00      	cmp	r3, #0
 800cbf4:	d1e5      	bne.n	800cbc2 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 800cbf6:	68fb      	ldr	r3, [r7, #12]
 800cbf8:	2220      	movs	r2, #32
 800cbfa:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
        huart->RxState = HAL_UART_STATE_READY;
 800cbfe:	68fb      	ldr	r3, [r7, #12]
 800cc00:	2220      	movs	r2, #32
 800cc02:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

        __HAL_UNLOCK(huart);
 800cc06:	68fb      	ldr	r3, [r7, #12]
 800cc08:	2200      	movs	r2, #0
 800cc0a:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

        return HAL_TIMEOUT;
 800cc0e:	2303      	movs	r3, #3
 800cc10:	e069      	b.n	800cce6 <UART_WaitOnFlagUntilTimeout+0x188>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800cc12:	68fb      	ldr	r3, [r7, #12]
 800cc14:	681b      	ldr	r3, [r3, #0]
 800cc16:	681b      	ldr	r3, [r3, #0]
 800cc18:	f003 0304 	and.w	r3, r3, #4
 800cc1c:	2b00      	cmp	r3, #0
 800cc1e:	d051      	beq.n	800ccc4 <UART_WaitOnFlagUntilTimeout+0x166>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800cc20:	68fb      	ldr	r3, [r7, #12]
 800cc22:	681b      	ldr	r3, [r3, #0]
 800cc24:	69db      	ldr	r3, [r3, #28]
 800cc26:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800cc2a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800cc2e:	d149      	bne.n	800ccc4 <UART_WaitOnFlagUntilTimeout+0x166>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800cc30:	68fb      	ldr	r3, [r7, #12]
 800cc32:	681b      	ldr	r3, [r3, #0]
 800cc34:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800cc38:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 800cc3a:	68fb      	ldr	r3, [r7, #12]
 800cc3c:	681b      	ldr	r3, [r3, #0]
 800cc3e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cc40:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800cc42:	e853 3f00 	ldrex	r3, [r3]
 800cc46:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800cc48:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cc4a:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800cc4e:	66fb      	str	r3, [r7, #108]	; 0x6c
 800cc50:	68fb      	ldr	r3, [r7, #12]
 800cc52:	681b      	ldr	r3, [r3, #0]
 800cc54:	461a      	mov	r2, r3
 800cc56:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800cc58:	637b      	str	r3, [r7, #52]	; 0x34
 800cc5a:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cc5c:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800cc5e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800cc60:	e841 2300 	strex	r3, r2, [r1]
 800cc64:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800cc66:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800cc68:	2b00      	cmp	r3, #0
 800cc6a:	d1e6      	bne.n	800cc3a <UART_WaitOnFlagUntilTimeout+0xdc>
                                                  USART_CR1_TXEIE_TXFNFIE));
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800cc6c:	68fb      	ldr	r3, [r7, #12]
 800cc6e:	681b      	ldr	r3, [r3, #0]
 800cc70:	3308      	adds	r3, #8
 800cc72:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cc74:	697b      	ldr	r3, [r7, #20]
 800cc76:	e853 3f00 	ldrex	r3, [r3]
 800cc7a:	613b      	str	r3, [r7, #16]
   return(result);
 800cc7c:	693b      	ldr	r3, [r7, #16]
 800cc7e:	f023 0301 	bic.w	r3, r3, #1
 800cc82:	66bb      	str	r3, [r7, #104]	; 0x68
 800cc84:	68fb      	ldr	r3, [r7, #12]
 800cc86:	681b      	ldr	r3, [r3, #0]
 800cc88:	3308      	adds	r3, #8
 800cc8a:	6eba      	ldr	r2, [r7, #104]	; 0x68
 800cc8c:	623a      	str	r2, [r7, #32]
 800cc8e:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cc90:	69f9      	ldr	r1, [r7, #28]
 800cc92:	6a3a      	ldr	r2, [r7, #32]
 800cc94:	e841 2300 	strex	r3, r2, [r1]
 800cc98:	61bb      	str	r3, [r7, #24]
   return(result);
 800cc9a:	69bb      	ldr	r3, [r7, #24]
 800cc9c:	2b00      	cmp	r3, #0
 800cc9e:	d1e5      	bne.n	800cc6c <UART_WaitOnFlagUntilTimeout+0x10e>

          huart->gState = HAL_UART_STATE_READY;
 800cca0:	68fb      	ldr	r3, [r7, #12]
 800cca2:	2220      	movs	r2, #32
 800cca4:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->RxState = HAL_UART_STATE_READY;
 800cca8:	68fb      	ldr	r3, [r7, #12]
 800ccaa:	2220      	movs	r2, #32
 800ccac:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800ccb0:	68fb      	ldr	r3, [r7, #12]
 800ccb2:	2220      	movs	r2, #32
 800ccb4:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800ccb8:	68fb      	ldr	r3, [r7, #12]
 800ccba:	2200      	movs	r2, #0
 800ccbc:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

          return HAL_TIMEOUT;
 800ccc0:	2303      	movs	r3, #3
 800ccc2:	e010      	b.n	800cce6 <UART_WaitOnFlagUntilTimeout+0x188>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800ccc4:	68fb      	ldr	r3, [r7, #12]
 800ccc6:	681b      	ldr	r3, [r3, #0]
 800ccc8:	69da      	ldr	r2, [r3, #28]
 800ccca:	68bb      	ldr	r3, [r7, #8]
 800cccc:	4013      	ands	r3, r2
 800ccce:	68ba      	ldr	r2, [r7, #8]
 800ccd0:	429a      	cmp	r2, r3
 800ccd2:	bf0c      	ite	eq
 800ccd4:	2301      	moveq	r3, #1
 800ccd6:	2300      	movne	r3, #0
 800ccd8:	b2db      	uxtb	r3, r3
 800ccda:	461a      	mov	r2, r3
 800ccdc:	79fb      	ldrb	r3, [r7, #7]
 800ccde:	429a      	cmp	r2, r3
 800cce0:	f43f af46 	beq.w	800cb70 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800cce4:	2300      	movs	r3, #0
}
 800cce6:	4618      	mov	r0, r3
 800cce8:	3770      	adds	r7, #112	; 0x70
 800ccea:	46bd      	mov	sp, r7
 800ccec:	bd80      	pop	{r7, pc}
	...

0800ccf0 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800ccf0:	b480      	push	{r7}
 800ccf2:	b0a3      	sub	sp, #140	; 0x8c
 800ccf4:	af00      	add	r7, sp, #0
 800ccf6:	60f8      	str	r0, [r7, #12]
 800ccf8:	60b9      	str	r1, [r7, #8]
 800ccfa:	4613      	mov	r3, r2
 800ccfc:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 800ccfe:	68fb      	ldr	r3, [r7, #12]
 800cd00:	68ba      	ldr	r2, [r7, #8]
 800cd02:	659a      	str	r2, [r3, #88]	; 0x58
  huart->RxXferSize  = Size;
 800cd04:	68fb      	ldr	r3, [r7, #12]
 800cd06:	88fa      	ldrh	r2, [r7, #6]
 800cd08:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
  huart->RxXferCount = Size;
 800cd0c:	68fb      	ldr	r3, [r7, #12]
 800cd0e:	88fa      	ldrh	r2, [r7, #6]
 800cd10:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
  huart->RxISR       = NULL;
 800cd14:	68fb      	ldr	r3, [r7, #12]
 800cd16:	2200      	movs	r2, #0
 800cd18:	675a      	str	r2, [r3, #116]	; 0x74

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 800cd1a:	68fb      	ldr	r3, [r7, #12]
 800cd1c:	689b      	ldr	r3, [r3, #8]
 800cd1e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800cd22:	d10e      	bne.n	800cd42 <UART_Start_Receive_IT+0x52>
 800cd24:	68fb      	ldr	r3, [r7, #12]
 800cd26:	691b      	ldr	r3, [r3, #16]
 800cd28:	2b00      	cmp	r3, #0
 800cd2a:	d105      	bne.n	800cd38 <UART_Start_Receive_IT+0x48>
 800cd2c:	68fb      	ldr	r3, [r7, #12]
 800cd2e:	f240 12ff 	movw	r2, #511	; 0x1ff
 800cd32:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 800cd36:	e02d      	b.n	800cd94 <UART_Start_Receive_IT+0xa4>
 800cd38:	68fb      	ldr	r3, [r7, #12]
 800cd3a:	22ff      	movs	r2, #255	; 0xff
 800cd3c:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 800cd40:	e028      	b.n	800cd94 <UART_Start_Receive_IT+0xa4>
 800cd42:	68fb      	ldr	r3, [r7, #12]
 800cd44:	689b      	ldr	r3, [r3, #8]
 800cd46:	2b00      	cmp	r3, #0
 800cd48:	d10d      	bne.n	800cd66 <UART_Start_Receive_IT+0x76>
 800cd4a:	68fb      	ldr	r3, [r7, #12]
 800cd4c:	691b      	ldr	r3, [r3, #16]
 800cd4e:	2b00      	cmp	r3, #0
 800cd50:	d104      	bne.n	800cd5c <UART_Start_Receive_IT+0x6c>
 800cd52:	68fb      	ldr	r3, [r7, #12]
 800cd54:	22ff      	movs	r2, #255	; 0xff
 800cd56:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 800cd5a:	e01b      	b.n	800cd94 <UART_Start_Receive_IT+0xa4>
 800cd5c:	68fb      	ldr	r3, [r7, #12]
 800cd5e:	227f      	movs	r2, #127	; 0x7f
 800cd60:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 800cd64:	e016      	b.n	800cd94 <UART_Start_Receive_IT+0xa4>
 800cd66:	68fb      	ldr	r3, [r7, #12]
 800cd68:	689b      	ldr	r3, [r3, #8]
 800cd6a:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800cd6e:	d10d      	bne.n	800cd8c <UART_Start_Receive_IT+0x9c>
 800cd70:	68fb      	ldr	r3, [r7, #12]
 800cd72:	691b      	ldr	r3, [r3, #16]
 800cd74:	2b00      	cmp	r3, #0
 800cd76:	d104      	bne.n	800cd82 <UART_Start_Receive_IT+0x92>
 800cd78:	68fb      	ldr	r3, [r7, #12]
 800cd7a:	227f      	movs	r2, #127	; 0x7f
 800cd7c:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 800cd80:	e008      	b.n	800cd94 <UART_Start_Receive_IT+0xa4>
 800cd82:	68fb      	ldr	r3, [r7, #12]
 800cd84:	223f      	movs	r2, #63	; 0x3f
 800cd86:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 800cd8a:	e003      	b.n	800cd94 <UART_Start_Receive_IT+0xa4>
 800cd8c:	68fb      	ldr	r3, [r7, #12]
 800cd8e:	2200      	movs	r2, #0
 800cd90:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800cd94:	68fb      	ldr	r3, [r7, #12]
 800cd96:	2200      	movs	r2, #0
 800cd98:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800cd9c:	68fb      	ldr	r3, [r7, #12]
 800cd9e:	2222      	movs	r2, #34	; 0x22
 800cda0:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800cda4:	68fb      	ldr	r3, [r7, #12]
 800cda6:	681b      	ldr	r3, [r3, #0]
 800cda8:	3308      	adds	r3, #8
 800cdaa:	667b      	str	r3, [r7, #100]	; 0x64
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cdac:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800cdae:	e853 3f00 	ldrex	r3, [r3]
 800cdb2:	663b      	str	r3, [r7, #96]	; 0x60
   return(result);
 800cdb4:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800cdb6:	f043 0301 	orr.w	r3, r3, #1
 800cdba:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 800cdbe:	68fb      	ldr	r3, [r7, #12]
 800cdc0:	681b      	ldr	r3, [r3, #0]
 800cdc2:	3308      	adds	r3, #8
 800cdc4:	f8d7 2084 	ldr.w	r2, [r7, #132]	; 0x84
 800cdc8:	673a      	str	r2, [r7, #112]	; 0x70
 800cdca:	66fb      	str	r3, [r7, #108]	; 0x6c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cdcc:	6ef9      	ldr	r1, [r7, #108]	; 0x6c
 800cdce:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 800cdd0:	e841 2300 	strex	r3, r2, [r1]
 800cdd4:	66bb      	str	r3, [r7, #104]	; 0x68
   return(result);
 800cdd6:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800cdd8:	2b00      	cmp	r3, #0
 800cdda:	d1e3      	bne.n	800cda4 <UART_Start_Receive_IT+0xb4>

  /* Configure Rx interrupt processing */
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 800cddc:	68fb      	ldr	r3, [r7, #12]
 800cdde:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800cde0:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800cde4:	d14f      	bne.n	800ce86 <UART_Start_Receive_IT+0x196>
 800cde6:	68fb      	ldr	r3, [r7, #12]
 800cde8:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 800cdec:	88fa      	ldrh	r2, [r7, #6]
 800cdee:	429a      	cmp	r2, r3
 800cdf0:	d349      	bcc.n	800ce86 <UART_Start_Receive_IT+0x196>
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800cdf2:	68fb      	ldr	r3, [r7, #12]
 800cdf4:	689b      	ldr	r3, [r3, #8]
 800cdf6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800cdfa:	d107      	bne.n	800ce0c <UART_Start_Receive_IT+0x11c>
 800cdfc:	68fb      	ldr	r3, [r7, #12]
 800cdfe:	691b      	ldr	r3, [r3, #16]
 800ce00:	2b00      	cmp	r3, #0
 800ce02:	d103      	bne.n	800ce0c <UART_Start_Receive_IT+0x11c>
    {
      huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 800ce04:	68fb      	ldr	r3, [r7, #12]
 800ce06:	4a46      	ldr	r2, [pc, #280]	; (800cf20 <UART_Start_Receive_IT+0x230>)
 800ce08:	675a      	str	r2, [r3, #116]	; 0x74
 800ce0a:	e002      	b.n	800ce12 <UART_Start_Receive_IT+0x122>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 800ce0c:	68fb      	ldr	r3, [r7, #12]
 800ce0e:	4a45      	ldr	r2, [pc, #276]	; (800cf24 <UART_Start_Receive_IT+0x234>)
 800ce10:	675a      	str	r2, [r3, #116]	; 0x74
    }

    /* Enable the UART Parity Error interrupt and RX FIFO Threshold interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 800ce12:	68fb      	ldr	r3, [r7, #12]
 800ce14:	691b      	ldr	r3, [r3, #16]
 800ce16:	2b00      	cmp	r3, #0
 800ce18:	d01a      	beq.n	800ce50 <UART_Start_Receive_IT+0x160>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800ce1a:	68fb      	ldr	r3, [r7, #12]
 800ce1c:	681b      	ldr	r3, [r3, #0]
 800ce1e:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ce20:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800ce22:	e853 3f00 	ldrex	r3, [r3]
 800ce26:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 800ce28:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800ce2a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800ce2e:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 800ce32:	68fb      	ldr	r3, [r7, #12]
 800ce34:	681b      	ldr	r3, [r3, #0]
 800ce36:	461a      	mov	r2, r3
 800ce38:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800ce3c:	65fb      	str	r3, [r7, #92]	; 0x5c
 800ce3e:	65ba      	str	r2, [r7, #88]	; 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ce40:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800ce42:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800ce44:	e841 2300 	strex	r3, r2, [r1]
 800ce48:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 800ce4a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800ce4c:	2b00      	cmp	r3, #0
 800ce4e:	d1e4      	bne.n	800ce1a <UART_Start_Receive_IT+0x12a>
    }
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800ce50:	68fb      	ldr	r3, [r7, #12]
 800ce52:	681b      	ldr	r3, [r3, #0]
 800ce54:	3308      	adds	r3, #8
 800ce56:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ce58:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800ce5a:	e853 3f00 	ldrex	r3, [r3]
 800ce5e:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800ce60:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ce62:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800ce66:	67fb      	str	r3, [r7, #124]	; 0x7c
 800ce68:	68fb      	ldr	r3, [r7, #12]
 800ce6a:	681b      	ldr	r3, [r3, #0]
 800ce6c:	3308      	adds	r3, #8
 800ce6e:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 800ce70:	64ba      	str	r2, [r7, #72]	; 0x48
 800ce72:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ce74:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800ce76:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800ce78:	e841 2300 	strex	r3, r2, [r1]
 800ce7c:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 800ce7e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800ce80:	2b00      	cmp	r3, #0
 800ce82:	d1e5      	bne.n	800ce50 <UART_Start_Receive_IT+0x160>
 800ce84:	e046      	b.n	800cf14 <UART_Start_Receive_IT+0x224>
  }
  else
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800ce86:	68fb      	ldr	r3, [r7, #12]
 800ce88:	689b      	ldr	r3, [r3, #8]
 800ce8a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800ce8e:	d107      	bne.n	800cea0 <UART_Start_Receive_IT+0x1b0>
 800ce90:	68fb      	ldr	r3, [r7, #12]
 800ce92:	691b      	ldr	r3, [r3, #16]
 800ce94:	2b00      	cmp	r3, #0
 800ce96:	d103      	bne.n	800cea0 <UART_Start_Receive_IT+0x1b0>
    {
      huart->RxISR = UART_RxISR_16BIT;
 800ce98:	68fb      	ldr	r3, [r7, #12]
 800ce9a:	4a23      	ldr	r2, [pc, #140]	; (800cf28 <UART_Start_Receive_IT+0x238>)
 800ce9c:	675a      	str	r2, [r3, #116]	; 0x74
 800ce9e:	e002      	b.n	800cea6 <UART_Start_Receive_IT+0x1b6>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 800cea0:	68fb      	ldr	r3, [r7, #12]
 800cea2:	4a22      	ldr	r2, [pc, #136]	; (800cf2c <UART_Start_Receive_IT+0x23c>)
 800cea4:	675a      	str	r2, [r3, #116]	; 0x74
    }

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 800cea6:	68fb      	ldr	r3, [r7, #12]
 800cea8:	691b      	ldr	r3, [r3, #16]
 800ceaa:	2b00      	cmp	r3, #0
 800ceac:	d019      	beq.n	800cee2 <UART_Start_Receive_IT+0x1f2>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 800ceae:	68fb      	ldr	r3, [r7, #12]
 800ceb0:	681b      	ldr	r3, [r3, #0]
 800ceb2:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ceb4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ceb6:	e853 3f00 	ldrex	r3, [r3]
 800ceba:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800cebc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cebe:	f443 7390 	orr.w	r3, r3, #288	; 0x120
 800cec2:	677b      	str	r3, [r7, #116]	; 0x74
 800cec4:	68fb      	ldr	r3, [r7, #12]
 800cec6:	681b      	ldr	r3, [r3, #0]
 800cec8:	461a      	mov	r2, r3
 800ceca:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800cecc:	637b      	str	r3, [r7, #52]	; 0x34
 800cece:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ced0:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800ced2:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800ced4:	e841 2300 	strex	r3, r2, [r1]
 800ced8:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800ceda:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800cedc:	2b00      	cmp	r3, #0
 800cede:	d1e6      	bne.n	800ceae <UART_Start_Receive_IT+0x1be>
 800cee0:	e018      	b.n	800cf14 <UART_Start_Receive_IT+0x224>
    }
    else
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800cee2:	68fb      	ldr	r3, [r7, #12]
 800cee4:	681b      	ldr	r3, [r3, #0]
 800cee6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cee8:	697b      	ldr	r3, [r7, #20]
 800ceea:	e853 3f00 	ldrex	r3, [r3]
 800ceee:	613b      	str	r3, [r7, #16]
   return(result);
 800cef0:	693b      	ldr	r3, [r7, #16]
 800cef2:	f043 0320 	orr.w	r3, r3, #32
 800cef6:	67bb      	str	r3, [r7, #120]	; 0x78
 800cef8:	68fb      	ldr	r3, [r7, #12]
 800cefa:	681b      	ldr	r3, [r3, #0]
 800cefc:	461a      	mov	r2, r3
 800cefe:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800cf00:	623b      	str	r3, [r7, #32]
 800cf02:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cf04:	69f9      	ldr	r1, [r7, #28]
 800cf06:	6a3a      	ldr	r2, [r7, #32]
 800cf08:	e841 2300 	strex	r3, r2, [r1]
 800cf0c:	61bb      	str	r3, [r7, #24]
   return(result);
 800cf0e:	69bb      	ldr	r3, [r7, #24]
 800cf10:	2b00      	cmp	r3, #0
 800cf12:	d1e6      	bne.n	800cee2 <UART_Start_Receive_IT+0x1f2>
    }
  }
  return HAL_OK;
 800cf14:	2300      	movs	r3, #0
}
 800cf16:	4618      	mov	r0, r3
 800cf18:	378c      	adds	r7, #140	; 0x8c
 800cf1a:	46bd      	mov	sp, r7
 800cf1c:	bc80      	pop	{r7}
 800cf1e:	4770      	bx	lr
 800cf20:	0800d905 	.word	0x0800d905
 800cf24:	0800d5a5 	.word	0x0800d5a5
 800cf28:	0800d3ed 	.word	0x0800d3ed
 800cf2c:	0800d235 	.word	0x0800d235

0800cf30 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 800cf30:	b480      	push	{r7}
 800cf32:	b08f      	sub	sp, #60	; 0x3c
 800cf34:	af00      	add	r7, sp, #0
 800cf36:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 800cf38:	687b      	ldr	r3, [r7, #4]
 800cf3a:	681b      	ldr	r3, [r3, #0]
 800cf3c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cf3e:	6a3b      	ldr	r3, [r7, #32]
 800cf40:	e853 3f00 	ldrex	r3, [r3]
 800cf44:	61fb      	str	r3, [r7, #28]
   return(result);
 800cf46:	69fb      	ldr	r3, [r7, #28]
 800cf48:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 800cf4c:	637b      	str	r3, [r7, #52]	; 0x34
 800cf4e:	687b      	ldr	r3, [r7, #4]
 800cf50:	681b      	ldr	r3, [r3, #0]
 800cf52:	461a      	mov	r2, r3
 800cf54:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800cf56:	62fb      	str	r3, [r7, #44]	; 0x2c
 800cf58:	62ba      	str	r2, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cf5a:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800cf5c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800cf5e:	e841 2300 	strex	r3, r2, [r1]
 800cf62:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800cf64:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cf66:	2b00      	cmp	r3, #0
 800cf68:	d1e6      	bne.n	800cf38 <UART_EndTxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 800cf6a:	687b      	ldr	r3, [r7, #4]
 800cf6c:	681b      	ldr	r3, [r3, #0]
 800cf6e:	3308      	adds	r3, #8
 800cf70:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cf72:	68fb      	ldr	r3, [r7, #12]
 800cf74:	e853 3f00 	ldrex	r3, [r3]
 800cf78:	60bb      	str	r3, [r7, #8]
   return(result);
 800cf7a:	68bb      	ldr	r3, [r7, #8]
 800cf7c:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 800cf80:	633b      	str	r3, [r7, #48]	; 0x30
 800cf82:	687b      	ldr	r3, [r7, #4]
 800cf84:	681b      	ldr	r3, [r3, #0]
 800cf86:	3308      	adds	r3, #8
 800cf88:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800cf8a:	61ba      	str	r2, [r7, #24]
 800cf8c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cf8e:	6979      	ldr	r1, [r7, #20]
 800cf90:	69ba      	ldr	r2, [r7, #24]
 800cf92:	e841 2300 	strex	r3, r2, [r1]
 800cf96:	613b      	str	r3, [r7, #16]
   return(result);
 800cf98:	693b      	ldr	r3, [r7, #16]
 800cf9a:	2b00      	cmp	r3, #0
 800cf9c:	d1e5      	bne.n	800cf6a <UART_EndTxTransfer+0x3a>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800cf9e:	687b      	ldr	r3, [r7, #4]
 800cfa0:	2220      	movs	r2, #32
 800cfa2:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
}
 800cfa6:	bf00      	nop
 800cfa8:	373c      	adds	r7, #60	; 0x3c
 800cfaa:	46bd      	mov	sp, r7
 800cfac:	bc80      	pop	{r7}
 800cfae:	4770      	bx	lr

0800cfb0 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800cfb0:	b480      	push	{r7}
 800cfb2:	b095      	sub	sp, #84	; 0x54
 800cfb4:	af00      	add	r7, sp, #0
 800cfb6:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800cfb8:	687b      	ldr	r3, [r7, #4]
 800cfba:	681b      	ldr	r3, [r3, #0]
 800cfbc:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cfbe:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800cfc0:	e853 3f00 	ldrex	r3, [r3]
 800cfc4:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800cfc6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800cfc8:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800cfcc:	64fb      	str	r3, [r7, #76]	; 0x4c
 800cfce:	687b      	ldr	r3, [r7, #4]
 800cfd0:	681b      	ldr	r3, [r3, #0]
 800cfd2:	461a      	mov	r2, r3
 800cfd4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800cfd6:	643b      	str	r3, [r7, #64]	; 0x40
 800cfd8:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cfda:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800cfdc:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800cfde:	e841 2300 	strex	r3, r2, [r1]
 800cfe2:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800cfe4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cfe6:	2b00      	cmp	r3, #0
 800cfe8:	d1e6      	bne.n	800cfb8 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800cfea:	687b      	ldr	r3, [r7, #4]
 800cfec:	681b      	ldr	r3, [r3, #0]
 800cfee:	3308      	adds	r3, #8
 800cff0:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cff2:	6a3b      	ldr	r3, [r7, #32]
 800cff4:	e853 3f00 	ldrex	r3, [r3]
 800cff8:	61fb      	str	r3, [r7, #28]
   return(result);
 800cffa:	69fb      	ldr	r3, [r7, #28]
 800cffc:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800d000:	f023 0301 	bic.w	r3, r3, #1
 800d004:	64bb      	str	r3, [r7, #72]	; 0x48
 800d006:	687b      	ldr	r3, [r7, #4]
 800d008:	681b      	ldr	r3, [r3, #0]
 800d00a:	3308      	adds	r3, #8
 800d00c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800d00e:	62fa      	str	r2, [r7, #44]	; 0x2c
 800d010:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d012:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800d014:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800d016:	e841 2300 	strex	r3, r2, [r1]
 800d01a:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800d01c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d01e:	2b00      	cmp	r3, #0
 800d020:	d1e3      	bne.n	800cfea <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800d022:	687b      	ldr	r3, [r7, #4]
 800d024:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800d026:	2b01      	cmp	r3, #1
 800d028:	d118      	bne.n	800d05c <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800d02a:	687b      	ldr	r3, [r7, #4]
 800d02c:	681b      	ldr	r3, [r3, #0]
 800d02e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d030:	68fb      	ldr	r3, [r7, #12]
 800d032:	e853 3f00 	ldrex	r3, [r3]
 800d036:	60bb      	str	r3, [r7, #8]
   return(result);
 800d038:	68bb      	ldr	r3, [r7, #8]
 800d03a:	f023 0310 	bic.w	r3, r3, #16
 800d03e:	647b      	str	r3, [r7, #68]	; 0x44
 800d040:	687b      	ldr	r3, [r7, #4]
 800d042:	681b      	ldr	r3, [r3, #0]
 800d044:	461a      	mov	r2, r3
 800d046:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800d048:	61bb      	str	r3, [r7, #24]
 800d04a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d04c:	6979      	ldr	r1, [r7, #20]
 800d04e:	69ba      	ldr	r2, [r7, #24]
 800d050:	e841 2300 	strex	r3, r2, [r1]
 800d054:	613b      	str	r3, [r7, #16]
   return(result);
 800d056:	693b      	ldr	r3, [r7, #16]
 800d058:	2b00      	cmp	r3, #0
 800d05a:	d1e6      	bne.n	800d02a <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800d05c:	687b      	ldr	r3, [r7, #4]
 800d05e:	2220      	movs	r2, #32
 800d060:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800d064:	687b      	ldr	r3, [r7, #4]
 800d066:	2200      	movs	r2, #0
 800d068:	66da      	str	r2, [r3, #108]	; 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800d06a:	687b      	ldr	r3, [r7, #4]
 800d06c:	2200      	movs	r2, #0
 800d06e:	675a      	str	r2, [r3, #116]	; 0x74
}
 800d070:	bf00      	nop
 800d072:	3754      	adds	r7, #84	; 0x54
 800d074:	46bd      	mov	sp, r7
 800d076:	bc80      	pop	{r7}
 800d078:	4770      	bx	lr

0800d07a <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 800d07a:	b580      	push	{r7, lr}
 800d07c:	b090      	sub	sp, #64	; 0x40
 800d07e:	af00      	add	r7, sp, #0
 800d080:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800d082:	687b      	ldr	r3, [r7, #4]
 800d084:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d086:	63fb      	str	r3, [r7, #60]	; 0x3c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 800d088:	687b      	ldr	r3, [r7, #4]
 800d08a:	681b      	ldr	r3, [r3, #0]
 800d08c:	681b      	ldr	r3, [r3, #0]
 800d08e:	f003 0320 	and.w	r3, r3, #32
 800d092:	2b00      	cmp	r3, #0
 800d094:	d137      	bne.n	800d106 <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0U;
 800d096:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800d098:	2200      	movs	r2, #0
 800d09a:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800d09e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800d0a0:	681b      	ldr	r3, [r3, #0]
 800d0a2:	3308      	adds	r3, #8
 800d0a4:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d0a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d0a8:	e853 3f00 	ldrex	r3, [r3]
 800d0ac:	623b      	str	r3, [r7, #32]
   return(result);
 800d0ae:	6a3b      	ldr	r3, [r7, #32]
 800d0b0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800d0b4:	63bb      	str	r3, [r7, #56]	; 0x38
 800d0b6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800d0b8:	681b      	ldr	r3, [r3, #0]
 800d0ba:	3308      	adds	r3, #8
 800d0bc:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800d0be:	633a      	str	r2, [r7, #48]	; 0x30
 800d0c0:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d0c2:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800d0c4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800d0c6:	e841 2300 	strex	r3, r2, [r1]
 800d0ca:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800d0cc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d0ce:	2b00      	cmp	r3, #0
 800d0d0:	d1e5      	bne.n	800d09e <UART_DMATransmitCplt+0x24>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800d0d2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800d0d4:	681b      	ldr	r3, [r3, #0]
 800d0d6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d0d8:	693b      	ldr	r3, [r7, #16]
 800d0da:	e853 3f00 	ldrex	r3, [r3]
 800d0de:	60fb      	str	r3, [r7, #12]
   return(result);
 800d0e0:	68fb      	ldr	r3, [r7, #12]
 800d0e2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800d0e6:	637b      	str	r3, [r7, #52]	; 0x34
 800d0e8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800d0ea:	681b      	ldr	r3, [r3, #0]
 800d0ec:	461a      	mov	r2, r3
 800d0ee:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800d0f0:	61fb      	str	r3, [r7, #28]
 800d0f2:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d0f4:	69b9      	ldr	r1, [r7, #24]
 800d0f6:	69fa      	ldr	r2, [r7, #28]
 800d0f8:	e841 2300 	strex	r3, r2, [r1]
 800d0fc:	617b      	str	r3, [r7, #20]
   return(result);
 800d0fe:	697b      	ldr	r3, [r7, #20]
 800d100:	2b00      	cmp	r3, #0
 800d102:	d1e6      	bne.n	800d0d2 <UART_DMATransmitCplt+0x58>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800d104:	e002      	b.n	800d10c <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 800d106:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 800d108:	f7f6 f89e 	bl	8003248 <HAL_UART_TxCpltCallback>
}
 800d10c:	bf00      	nop
 800d10e:	3740      	adds	r7, #64	; 0x40
 800d110:	46bd      	mov	sp, r7
 800d112:	bd80      	pop	{r7, pc}

0800d114 <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800d114:	b580      	push	{r7, lr}
 800d116:	b084      	sub	sp, #16
 800d118:	af00      	add	r7, sp, #0
 800d11a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800d11c:	687b      	ldr	r3, [r7, #4]
 800d11e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d120:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx Half complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 800d122:	68f8      	ldr	r0, [r7, #12]
 800d124:	f7ff f99a 	bl	800c45c <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800d128:	bf00      	nop
 800d12a:	3710      	adds	r7, #16
 800d12c:	46bd      	mov	sp, r7
 800d12e:	bd80      	pop	{r7, pc}

0800d130 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 800d130:	b580      	push	{r7, lr}
 800d132:	b086      	sub	sp, #24
 800d134:	af00      	add	r7, sp, #0
 800d136:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800d138:	687b      	ldr	r3, [r7, #4]
 800d13a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d13c:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 800d13e:	697b      	ldr	r3, [r7, #20]
 800d140:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800d144:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 800d146:	697b      	ldr	r3, [r7, #20]
 800d148:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800d14c:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 800d14e:	697b      	ldr	r3, [r7, #20]
 800d150:	681b      	ldr	r3, [r3, #0]
 800d152:	689b      	ldr	r3, [r3, #8]
 800d154:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800d158:	2b80      	cmp	r3, #128	; 0x80
 800d15a:	d109      	bne.n	800d170 <UART_DMAError+0x40>
 800d15c:	693b      	ldr	r3, [r7, #16]
 800d15e:	2b21      	cmp	r3, #33	; 0x21
 800d160:	d106      	bne.n	800d170 <UART_DMAError+0x40>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 800d162:	697b      	ldr	r3, [r7, #20]
 800d164:	2200      	movs	r2, #0
 800d166:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    UART_EndTxTransfer(huart);
 800d16a:	6978      	ldr	r0, [r7, #20]
 800d16c:	f7ff fee0 	bl	800cf30 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 800d170:	697b      	ldr	r3, [r7, #20]
 800d172:	681b      	ldr	r3, [r3, #0]
 800d174:	689b      	ldr	r3, [r3, #8]
 800d176:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800d17a:	2b40      	cmp	r3, #64	; 0x40
 800d17c:	d109      	bne.n	800d192 <UART_DMAError+0x62>
 800d17e:	68fb      	ldr	r3, [r7, #12]
 800d180:	2b22      	cmp	r3, #34	; 0x22
 800d182:	d106      	bne.n	800d192 <UART_DMAError+0x62>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 800d184:	697b      	ldr	r3, [r7, #20]
 800d186:	2200      	movs	r2, #0
 800d188:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
    UART_EndRxTransfer(huart);
 800d18c:	6978      	ldr	r0, [r7, #20]
 800d18e:	f7ff ff0f 	bl	800cfb0 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800d192:	697b      	ldr	r3, [r7, #20]
 800d194:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800d198:	f043 0210 	orr.w	r2, r3, #16
 800d19c:	697b      	ldr	r3, [r7, #20]
 800d19e:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800d1a2:	6978      	ldr	r0, [r7, #20]
 800d1a4:	f7ff f963 	bl	800c46e <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800d1a8:	bf00      	nop
 800d1aa:	3718      	adds	r7, #24
 800d1ac:	46bd      	mov	sp, r7
 800d1ae:	bd80      	pop	{r7, pc}

0800d1b0 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800d1b0:	b580      	push	{r7, lr}
 800d1b2:	b084      	sub	sp, #16
 800d1b4:	af00      	add	r7, sp, #0
 800d1b6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800d1b8:	687b      	ldr	r3, [r7, #4]
 800d1ba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d1bc:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800d1be:	68fb      	ldr	r3, [r7, #12]
 800d1c0:	2200      	movs	r2, #0
 800d1c2:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
  huart->TxXferCount = 0U;
 800d1c6:	68fb      	ldr	r3, [r7, #12]
 800d1c8:	2200      	movs	r2, #0
 800d1ca:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800d1ce:	68f8      	ldr	r0, [r7, #12]
 800d1d0:	f7ff f94d 	bl	800c46e <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800d1d4:	bf00      	nop
 800d1d6:	3710      	adds	r7, #16
 800d1d8:	46bd      	mov	sp, r7
 800d1da:	bd80      	pop	{r7, pc}

0800d1dc <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800d1dc:	b580      	push	{r7, lr}
 800d1de:	b088      	sub	sp, #32
 800d1e0:	af00      	add	r7, sp, #0
 800d1e2:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800d1e4:	687b      	ldr	r3, [r7, #4]
 800d1e6:	681b      	ldr	r3, [r3, #0]
 800d1e8:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d1ea:	68fb      	ldr	r3, [r7, #12]
 800d1ec:	e853 3f00 	ldrex	r3, [r3]
 800d1f0:	60bb      	str	r3, [r7, #8]
   return(result);
 800d1f2:	68bb      	ldr	r3, [r7, #8]
 800d1f4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800d1f8:	61fb      	str	r3, [r7, #28]
 800d1fa:	687b      	ldr	r3, [r7, #4]
 800d1fc:	681b      	ldr	r3, [r3, #0]
 800d1fe:	461a      	mov	r2, r3
 800d200:	69fb      	ldr	r3, [r7, #28]
 800d202:	61bb      	str	r3, [r7, #24]
 800d204:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d206:	6979      	ldr	r1, [r7, #20]
 800d208:	69ba      	ldr	r2, [r7, #24]
 800d20a:	e841 2300 	strex	r3, r2, [r1]
 800d20e:	613b      	str	r3, [r7, #16]
   return(result);
 800d210:	693b      	ldr	r3, [r7, #16]
 800d212:	2b00      	cmp	r3, #0
 800d214:	d1e6      	bne.n	800d1e4 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800d216:	687b      	ldr	r3, [r7, #4]
 800d218:	2220      	movs	r2, #32
 800d21a:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800d21e:	687b      	ldr	r3, [r7, #4]
 800d220:	2200      	movs	r2, #0
 800d222:	679a      	str	r2, [r3, #120]	; 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800d224:	6878      	ldr	r0, [r7, #4]
 800d226:	f7f6 f80f 	bl	8003248 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800d22a:	bf00      	nop
 800d22c:	3720      	adds	r7, #32
 800d22e:	46bd      	mov	sp, r7
 800d230:	bd80      	pop	{r7, pc}
	...

0800d234 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 800d234:	b580      	push	{r7, lr}
 800d236:	b09c      	sub	sp, #112	; 0x70
 800d238:	af00      	add	r7, sp, #0
 800d23a:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 800d23c:	687b      	ldr	r3, [r7, #4]
 800d23e:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 800d242:	f8a7 306e 	strh.w	r3, [r7, #110]	; 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800d246:	687b      	ldr	r3, [r7, #4]
 800d248:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800d24c:	2b22      	cmp	r3, #34	; 0x22
 800d24e:	f040 80be 	bne.w	800d3ce <UART_RxISR_8BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800d252:	687b      	ldr	r3, [r7, #4]
 800d254:	681b      	ldr	r3, [r3, #0]
 800d256:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d258:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800d25c:	f8b7 306c 	ldrh.w	r3, [r7, #108]	; 0x6c
 800d260:	b2d9      	uxtb	r1, r3
 800d262:	f8b7 306e 	ldrh.w	r3, [r7, #110]	; 0x6e
 800d266:	b2da      	uxtb	r2, r3
 800d268:	687b      	ldr	r3, [r7, #4]
 800d26a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800d26c:	400a      	ands	r2, r1
 800d26e:	b2d2      	uxtb	r2, r2
 800d270:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 800d272:	687b      	ldr	r3, [r7, #4]
 800d274:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800d276:	1c5a      	adds	r2, r3, #1
 800d278:	687b      	ldr	r3, [r7, #4]
 800d27a:	659a      	str	r2, [r3, #88]	; 0x58
    huart->RxXferCount--;
 800d27c:	687b      	ldr	r3, [r7, #4]
 800d27e:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800d282:	b29b      	uxth	r3, r3
 800d284:	3b01      	subs	r3, #1
 800d286:	b29a      	uxth	r2, r3
 800d288:	687b      	ldr	r3, [r7, #4]
 800d28a:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

    if (huart->RxXferCount == 0U)
 800d28e:	687b      	ldr	r3, [r7, #4]
 800d290:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800d294:	b29b      	uxth	r3, r3
 800d296:	2b00      	cmp	r3, #0
 800d298:	f040 80a1 	bne.w	800d3de <UART_RxISR_8BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800d29c:	687b      	ldr	r3, [r7, #4]
 800d29e:	681b      	ldr	r3, [r3, #0]
 800d2a0:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d2a2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800d2a4:	e853 3f00 	ldrex	r3, [r3]
 800d2a8:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 800d2aa:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800d2ac:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800d2b0:	66bb      	str	r3, [r7, #104]	; 0x68
 800d2b2:	687b      	ldr	r3, [r7, #4]
 800d2b4:	681b      	ldr	r3, [r3, #0]
 800d2b6:	461a      	mov	r2, r3
 800d2b8:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800d2ba:	65bb      	str	r3, [r7, #88]	; 0x58
 800d2bc:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d2be:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800d2c0:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800d2c2:	e841 2300 	strex	r3, r2, [r1]
 800d2c6:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 800d2c8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800d2ca:	2b00      	cmp	r3, #0
 800d2cc:	d1e6      	bne.n	800d29c <UART_RxISR_8BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800d2ce:	687b      	ldr	r3, [r7, #4]
 800d2d0:	681b      	ldr	r3, [r3, #0]
 800d2d2:	3308      	adds	r3, #8
 800d2d4:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d2d6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d2d8:	e853 3f00 	ldrex	r3, [r3]
 800d2dc:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800d2de:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800d2e0:	f023 0301 	bic.w	r3, r3, #1
 800d2e4:	667b      	str	r3, [r7, #100]	; 0x64
 800d2e6:	687b      	ldr	r3, [r7, #4]
 800d2e8:	681b      	ldr	r3, [r3, #0]
 800d2ea:	3308      	adds	r3, #8
 800d2ec:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 800d2ee:	647a      	str	r2, [r7, #68]	; 0x44
 800d2f0:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d2f2:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800d2f4:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800d2f6:	e841 2300 	strex	r3, r2, [r1]
 800d2fa:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800d2fc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800d2fe:	2b00      	cmp	r3, #0
 800d300:	d1e5      	bne.n	800d2ce <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800d302:	687b      	ldr	r3, [r7, #4]
 800d304:	2220      	movs	r2, #32
 800d306:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800d30a:	687b      	ldr	r3, [r7, #4]
 800d30c:	2200      	movs	r2, #0
 800d30e:	675a      	str	r2, [r3, #116]	; 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800d310:	687b      	ldr	r3, [r7, #4]
 800d312:	2200      	movs	r2, #0
 800d314:	671a      	str	r2, [r3, #112]	; 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800d316:	687b      	ldr	r3, [r7, #4]
 800d318:	681b      	ldr	r3, [r3, #0]
 800d31a:	4a33      	ldr	r2, [pc, #204]	; (800d3e8 <UART_RxISR_8BIT+0x1b4>)
 800d31c:	4293      	cmp	r3, r2
 800d31e:	d01f      	beq.n	800d360 <UART_RxISR_8BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800d320:	687b      	ldr	r3, [r7, #4]
 800d322:	681b      	ldr	r3, [r3, #0]
 800d324:	685b      	ldr	r3, [r3, #4]
 800d326:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800d32a:	2b00      	cmp	r3, #0
 800d32c:	d018      	beq.n	800d360 <UART_RxISR_8BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800d32e:	687b      	ldr	r3, [r7, #4]
 800d330:	681b      	ldr	r3, [r3, #0]
 800d332:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d334:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d336:	e853 3f00 	ldrex	r3, [r3]
 800d33a:	623b      	str	r3, [r7, #32]
   return(result);
 800d33c:	6a3b      	ldr	r3, [r7, #32]
 800d33e:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800d342:	663b      	str	r3, [r7, #96]	; 0x60
 800d344:	687b      	ldr	r3, [r7, #4]
 800d346:	681b      	ldr	r3, [r3, #0]
 800d348:	461a      	mov	r2, r3
 800d34a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800d34c:	633b      	str	r3, [r7, #48]	; 0x30
 800d34e:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d350:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800d352:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800d354:	e841 2300 	strex	r3, r2, [r1]
 800d358:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800d35a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d35c:	2b00      	cmp	r3, #0
 800d35e:	d1e6      	bne.n	800d32e <UART_RxISR_8BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800d360:	687b      	ldr	r3, [r7, #4]
 800d362:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800d364:	2b01      	cmp	r3, #1
 800d366:	d12e      	bne.n	800d3c6 <UART_RxISR_8BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800d368:	687b      	ldr	r3, [r7, #4]
 800d36a:	2200      	movs	r2, #0
 800d36c:	66da      	str	r2, [r3, #108]	; 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800d36e:	687b      	ldr	r3, [r7, #4]
 800d370:	681b      	ldr	r3, [r3, #0]
 800d372:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d374:	693b      	ldr	r3, [r7, #16]
 800d376:	e853 3f00 	ldrex	r3, [r3]
 800d37a:	60fb      	str	r3, [r7, #12]
   return(result);
 800d37c:	68fb      	ldr	r3, [r7, #12]
 800d37e:	f023 0310 	bic.w	r3, r3, #16
 800d382:	65fb      	str	r3, [r7, #92]	; 0x5c
 800d384:	687b      	ldr	r3, [r7, #4]
 800d386:	681b      	ldr	r3, [r3, #0]
 800d388:	461a      	mov	r2, r3
 800d38a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800d38c:	61fb      	str	r3, [r7, #28]
 800d38e:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d390:	69b9      	ldr	r1, [r7, #24]
 800d392:	69fa      	ldr	r2, [r7, #28]
 800d394:	e841 2300 	strex	r3, r2, [r1]
 800d398:	617b      	str	r3, [r7, #20]
   return(result);
 800d39a:	697b      	ldr	r3, [r7, #20]
 800d39c:	2b00      	cmp	r3, #0
 800d39e:	d1e6      	bne.n	800d36e <UART_RxISR_8BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800d3a0:	687b      	ldr	r3, [r7, #4]
 800d3a2:	681b      	ldr	r3, [r3, #0]
 800d3a4:	69db      	ldr	r3, [r3, #28]
 800d3a6:	f003 0310 	and.w	r3, r3, #16
 800d3aa:	2b10      	cmp	r3, #16
 800d3ac:	d103      	bne.n	800d3b6 <UART_RxISR_8BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800d3ae:	687b      	ldr	r3, [r7, #4]
 800d3b0:	681b      	ldr	r3, [r3, #0]
 800d3b2:	2210      	movs	r2, #16
 800d3b4:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800d3b6:	687b      	ldr	r3, [r7, #4]
 800d3b8:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800d3bc:	4619      	mov	r1, r3
 800d3be:	6878      	ldr	r0, [r7, #4]
 800d3c0:	f7ff f85e 	bl	800c480 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800d3c4:	e00b      	b.n	800d3de <UART_RxISR_8BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 800d3c6:	6878      	ldr	r0, [r7, #4]
 800d3c8:	f7f5 ff54 	bl	8003274 <HAL_UART_RxCpltCallback>
}
 800d3cc:	e007      	b.n	800d3de <UART_RxISR_8BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800d3ce:	687b      	ldr	r3, [r7, #4]
 800d3d0:	681b      	ldr	r3, [r3, #0]
 800d3d2:	699a      	ldr	r2, [r3, #24]
 800d3d4:	687b      	ldr	r3, [r7, #4]
 800d3d6:	681b      	ldr	r3, [r3, #0]
 800d3d8:	f042 0208 	orr.w	r2, r2, #8
 800d3dc:	619a      	str	r2, [r3, #24]
}
 800d3de:	bf00      	nop
 800d3e0:	3770      	adds	r7, #112	; 0x70
 800d3e2:	46bd      	mov	sp, r7
 800d3e4:	bd80      	pop	{r7, pc}
 800d3e6:	bf00      	nop
 800d3e8:	40008000 	.word	0x40008000

0800d3ec <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 800d3ec:	b580      	push	{r7, lr}
 800d3ee:	b09c      	sub	sp, #112	; 0x70
 800d3f0:	af00      	add	r7, sp, #0
 800d3f2:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 800d3f4:	687b      	ldr	r3, [r7, #4]
 800d3f6:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 800d3fa:	f8a7 306e 	strh.w	r3, [r7, #110]	; 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800d3fe:	687b      	ldr	r3, [r7, #4]
 800d400:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800d404:	2b22      	cmp	r3, #34	; 0x22
 800d406:	f040 80be 	bne.w	800d586 <UART_RxISR_16BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800d40a:	687b      	ldr	r3, [r7, #4]
 800d40c:	681b      	ldr	r3, [r3, #0]
 800d40e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d410:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 800d414:	687b      	ldr	r3, [r7, #4]
 800d416:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800d418:	66bb      	str	r3, [r7, #104]	; 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 800d41a:	f8b7 206c 	ldrh.w	r2, [r7, #108]	; 0x6c
 800d41e:	f8b7 306e 	ldrh.w	r3, [r7, #110]	; 0x6e
 800d422:	4013      	ands	r3, r2
 800d424:	b29a      	uxth	r2, r3
 800d426:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800d428:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 800d42a:	687b      	ldr	r3, [r7, #4]
 800d42c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800d42e:	1c9a      	adds	r2, r3, #2
 800d430:	687b      	ldr	r3, [r7, #4]
 800d432:	659a      	str	r2, [r3, #88]	; 0x58
    huart->RxXferCount--;
 800d434:	687b      	ldr	r3, [r7, #4]
 800d436:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800d43a:	b29b      	uxth	r3, r3
 800d43c:	3b01      	subs	r3, #1
 800d43e:	b29a      	uxth	r2, r3
 800d440:	687b      	ldr	r3, [r7, #4]
 800d442:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

    if (huart->RxXferCount == 0U)
 800d446:	687b      	ldr	r3, [r7, #4]
 800d448:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800d44c:	b29b      	uxth	r3, r3
 800d44e:	2b00      	cmp	r3, #0
 800d450:	f040 80a1 	bne.w	800d596 <UART_RxISR_16BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800d454:	687b      	ldr	r3, [r7, #4]
 800d456:	681b      	ldr	r3, [r3, #0]
 800d458:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d45a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800d45c:	e853 3f00 	ldrex	r3, [r3]
 800d460:	647b      	str	r3, [r7, #68]	; 0x44
   return(result);
 800d462:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800d464:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800d468:	667b      	str	r3, [r7, #100]	; 0x64
 800d46a:	687b      	ldr	r3, [r7, #4]
 800d46c:	681b      	ldr	r3, [r3, #0]
 800d46e:	461a      	mov	r2, r3
 800d470:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800d472:	657b      	str	r3, [r7, #84]	; 0x54
 800d474:	653a      	str	r2, [r7, #80]	; 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d476:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800d478:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800d47a:	e841 2300 	strex	r3, r2, [r1]
 800d47e:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 800d480:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800d482:	2b00      	cmp	r3, #0
 800d484:	d1e6      	bne.n	800d454 <UART_RxISR_16BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800d486:	687b      	ldr	r3, [r7, #4]
 800d488:	681b      	ldr	r3, [r3, #0]
 800d48a:	3308      	adds	r3, #8
 800d48c:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d48e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800d490:	e853 3f00 	ldrex	r3, [r3]
 800d494:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800d496:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d498:	f023 0301 	bic.w	r3, r3, #1
 800d49c:	663b      	str	r3, [r7, #96]	; 0x60
 800d49e:	687b      	ldr	r3, [r7, #4]
 800d4a0:	681b      	ldr	r3, [r3, #0]
 800d4a2:	3308      	adds	r3, #8
 800d4a4:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800d4a6:	643a      	str	r2, [r7, #64]	; 0x40
 800d4a8:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d4aa:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800d4ac:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800d4ae:	e841 2300 	strex	r3, r2, [r1]
 800d4b2:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800d4b4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d4b6:	2b00      	cmp	r3, #0
 800d4b8:	d1e5      	bne.n	800d486 <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800d4ba:	687b      	ldr	r3, [r7, #4]
 800d4bc:	2220      	movs	r2, #32
 800d4be:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800d4c2:	687b      	ldr	r3, [r7, #4]
 800d4c4:	2200      	movs	r2, #0
 800d4c6:	675a      	str	r2, [r3, #116]	; 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800d4c8:	687b      	ldr	r3, [r7, #4]
 800d4ca:	2200      	movs	r2, #0
 800d4cc:	671a      	str	r2, [r3, #112]	; 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800d4ce:	687b      	ldr	r3, [r7, #4]
 800d4d0:	681b      	ldr	r3, [r3, #0]
 800d4d2:	4a33      	ldr	r2, [pc, #204]	; (800d5a0 <UART_RxISR_16BIT+0x1b4>)
 800d4d4:	4293      	cmp	r3, r2
 800d4d6:	d01f      	beq.n	800d518 <UART_RxISR_16BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800d4d8:	687b      	ldr	r3, [r7, #4]
 800d4da:	681b      	ldr	r3, [r3, #0]
 800d4dc:	685b      	ldr	r3, [r3, #4]
 800d4de:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800d4e2:	2b00      	cmp	r3, #0
 800d4e4:	d018      	beq.n	800d518 <UART_RxISR_16BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800d4e6:	687b      	ldr	r3, [r7, #4]
 800d4e8:	681b      	ldr	r3, [r3, #0]
 800d4ea:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d4ec:	6a3b      	ldr	r3, [r7, #32]
 800d4ee:	e853 3f00 	ldrex	r3, [r3]
 800d4f2:	61fb      	str	r3, [r7, #28]
   return(result);
 800d4f4:	69fb      	ldr	r3, [r7, #28]
 800d4f6:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800d4fa:	65fb      	str	r3, [r7, #92]	; 0x5c
 800d4fc:	687b      	ldr	r3, [r7, #4]
 800d4fe:	681b      	ldr	r3, [r3, #0]
 800d500:	461a      	mov	r2, r3
 800d502:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800d504:	62fb      	str	r3, [r7, #44]	; 0x2c
 800d506:	62ba      	str	r2, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d508:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800d50a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800d50c:	e841 2300 	strex	r3, r2, [r1]
 800d510:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800d512:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d514:	2b00      	cmp	r3, #0
 800d516:	d1e6      	bne.n	800d4e6 <UART_RxISR_16BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800d518:	687b      	ldr	r3, [r7, #4]
 800d51a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800d51c:	2b01      	cmp	r3, #1
 800d51e:	d12e      	bne.n	800d57e <UART_RxISR_16BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800d520:	687b      	ldr	r3, [r7, #4]
 800d522:	2200      	movs	r2, #0
 800d524:	66da      	str	r2, [r3, #108]	; 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800d526:	687b      	ldr	r3, [r7, #4]
 800d528:	681b      	ldr	r3, [r3, #0]
 800d52a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d52c:	68fb      	ldr	r3, [r7, #12]
 800d52e:	e853 3f00 	ldrex	r3, [r3]
 800d532:	60bb      	str	r3, [r7, #8]
   return(result);
 800d534:	68bb      	ldr	r3, [r7, #8]
 800d536:	f023 0310 	bic.w	r3, r3, #16
 800d53a:	65bb      	str	r3, [r7, #88]	; 0x58
 800d53c:	687b      	ldr	r3, [r7, #4]
 800d53e:	681b      	ldr	r3, [r3, #0]
 800d540:	461a      	mov	r2, r3
 800d542:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800d544:	61bb      	str	r3, [r7, #24]
 800d546:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d548:	6979      	ldr	r1, [r7, #20]
 800d54a:	69ba      	ldr	r2, [r7, #24]
 800d54c:	e841 2300 	strex	r3, r2, [r1]
 800d550:	613b      	str	r3, [r7, #16]
   return(result);
 800d552:	693b      	ldr	r3, [r7, #16]
 800d554:	2b00      	cmp	r3, #0
 800d556:	d1e6      	bne.n	800d526 <UART_RxISR_16BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800d558:	687b      	ldr	r3, [r7, #4]
 800d55a:	681b      	ldr	r3, [r3, #0]
 800d55c:	69db      	ldr	r3, [r3, #28]
 800d55e:	f003 0310 	and.w	r3, r3, #16
 800d562:	2b10      	cmp	r3, #16
 800d564:	d103      	bne.n	800d56e <UART_RxISR_16BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800d566:	687b      	ldr	r3, [r7, #4]
 800d568:	681b      	ldr	r3, [r3, #0]
 800d56a:	2210      	movs	r2, #16
 800d56c:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800d56e:	687b      	ldr	r3, [r7, #4]
 800d570:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800d574:	4619      	mov	r1, r3
 800d576:	6878      	ldr	r0, [r7, #4]
 800d578:	f7fe ff82 	bl	800c480 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800d57c:	e00b      	b.n	800d596 <UART_RxISR_16BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 800d57e:	6878      	ldr	r0, [r7, #4]
 800d580:	f7f5 fe78 	bl	8003274 <HAL_UART_RxCpltCallback>
}
 800d584:	e007      	b.n	800d596 <UART_RxISR_16BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800d586:	687b      	ldr	r3, [r7, #4]
 800d588:	681b      	ldr	r3, [r3, #0]
 800d58a:	699a      	ldr	r2, [r3, #24]
 800d58c:	687b      	ldr	r3, [r7, #4]
 800d58e:	681b      	ldr	r3, [r3, #0]
 800d590:	f042 0208 	orr.w	r2, r2, #8
 800d594:	619a      	str	r2, [r3, #24]
}
 800d596:	bf00      	nop
 800d598:	3770      	adds	r7, #112	; 0x70
 800d59a:	46bd      	mov	sp, r7
 800d59c:	bd80      	pop	{r7, pc}
 800d59e:	bf00      	nop
 800d5a0:	40008000 	.word	0x40008000

0800d5a4 <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 800d5a4:	b580      	push	{r7, lr}
 800d5a6:	b0ac      	sub	sp, #176	; 0xb0
 800d5a8:	af00      	add	r7, sp, #0
 800d5aa:	6078      	str	r0, [r7, #4]
  uint16_t  uhMask = huart->Mask;
 800d5ac:	687b      	ldr	r3, [r7, #4]
 800d5ae:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 800d5b2:	f8a7 30aa 	strh.w	r3, [r7, #170]	; 0xaa
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 800d5b6:	687b      	ldr	r3, [r7, #4]
 800d5b8:	681b      	ldr	r3, [r3, #0]
 800d5ba:	69db      	ldr	r3, [r3, #28]
 800d5bc:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 800d5c0:	687b      	ldr	r3, [r7, #4]
 800d5c2:	681b      	ldr	r3, [r3, #0]
 800d5c4:	681b      	ldr	r3, [r3, #0]
 800d5c6:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 800d5ca:	687b      	ldr	r3, [r7, #4]
 800d5cc:	681b      	ldr	r3, [r3, #0]
 800d5ce:	689b      	ldr	r3, [r3, #8]
 800d5d0:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800d5d4:	687b      	ldr	r3, [r7, #4]
 800d5d6:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800d5da:	2b22      	cmp	r3, #34	; 0x22
 800d5dc:	f040 8182 	bne.w	800d8e4 <UART_RxISR_8BIT_FIFOEN+0x340>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 800d5e0:	687b      	ldr	r3, [r7, #4]
 800d5e2:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 800d5e6:	f8a7 309e 	strh.w	r3, [r7, #158]	; 0x9e
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800d5ea:	e125      	b.n	800d838 <UART_RxISR_8BIT_FIFOEN+0x294>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800d5ec:	687b      	ldr	r3, [r7, #4]
 800d5ee:	681b      	ldr	r3, [r3, #0]
 800d5f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d5f2:	f8a7 309c 	strh.w	r3, [r7, #156]	; 0x9c
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800d5f6:	f8b7 309c 	ldrh.w	r3, [r7, #156]	; 0x9c
 800d5fa:	b2d9      	uxtb	r1, r3
 800d5fc:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	; 0xaa
 800d600:	b2da      	uxtb	r2, r3
 800d602:	687b      	ldr	r3, [r7, #4]
 800d604:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800d606:	400a      	ands	r2, r1
 800d608:	b2d2      	uxtb	r2, r2
 800d60a:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr++;
 800d60c:	687b      	ldr	r3, [r7, #4]
 800d60e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800d610:	1c5a      	adds	r2, r3, #1
 800d612:	687b      	ldr	r3, [r7, #4]
 800d614:	659a      	str	r2, [r3, #88]	; 0x58
      huart->RxXferCount--;
 800d616:	687b      	ldr	r3, [r7, #4]
 800d618:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800d61c:	b29b      	uxth	r3, r3
 800d61e:	3b01      	subs	r3, #1
 800d620:	b29a      	uxth	r2, r3
 800d622:	687b      	ldr	r3, [r7, #4]
 800d624:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 800d628:	687b      	ldr	r3, [r7, #4]
 800d62a:	681b      	ldr	r3, [r3, #0]
 800d62c:	69db      	ldr	r3, [r3, #28]
 800d62e:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 800d632:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800d636:	f003 0307 	and.w	r3, r3, #7
 800d63a:	2b00      	cmp	r3, #0
 800d63c:	d053      	beq.n	800d6e6 <UART_RxISR_8BIT_FIFOEN+0x142>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800d63e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800d642:	f003 0301 	and.w	r3, r3, #1
 800d646:	2b00      	cmp	r3, #0
 800d648:	d011      	beq.n	800d66e <UART_RxISR_8BIT_FIFOEN+0xca>
 800d64a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 800d64e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800d652:	2b00      	cmp	r3, #0
 800d654:	d00b      	beq.n	800d66e <UART_RxISR_8BIT_FIFOEN+0xca>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800d656:	687b      	ldr	r3, [r7, #4]
 800d658:	681b      	ldr	r3, [r3, #0]
 800d65a:	2201      	movs	r2, #1
 800d65c:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 800d65e:	687b      	ldr	r3, [r7, #4]
 800d660:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800d664:	f043 0201 	orr.w	r2, r3, #1
 800d668:	687b      	ldr	r3, [r7, #4]
 800d66a:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800d66e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800d672:	f003 0302 	and.w	r3, r3, #2
 800d676:	2b00      	cmp	r3, #0
 800d678:	d011      	beq.n	800d69e <UART_RxISR_8BIT_FIFOEN+0xfa>
 800d67a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800d67e:	f003 0301 	and.w	r3, r3, #1
 800d682:	2b00      	cmp	r3, #0
 800d684:	d00b      	beq.n	800d69e <UART_RxISR_8BIT_FIFOEN+0xfa>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800d686:	687b      	ldr	r3, [r7, #4]
 800d688:	681b      	ldr	r3, [r3, #0]
 800d68a:	2202      	movs	r2, #2
 800d68c:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 800d68e:	687b      	ldr	r3, [r7, #4]
 800d690:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800d694:	f043 0204 	orr.w	r2, r3, #4
 800d698:	687b      	ldr	r3, [r7, #4]
 800d69a:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800d69e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800d6a2:	f003 0304 	and.w	r3, r3, #4
 800d6a6:	2b00      	cmp	r3, #0
 800d6a8:	d011      	beq.n	800d6ce <UART_RxISR_8BIT_FIFOEN+0x12a>
 800d6aa:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800d6ae:	f003 0301 	and.w	r3, r3, #1
 800d6b2:	2b00      	cmp	r3, #0
 800d6b4:	d00b      	beq.n	800d6ce <UART_RxISR_8BIT_FIFOEN+0x12a>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800d6b6:	687b      	ldr	r3, [r7, #4]
 800d6b8:	681b      	ldr	r3, [r3, #0]
 800d6ba:	2204      	movs	r2, #4
 800d6bc:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 800d6be:	687b      	ldr	r3, [r7, #4]
 800d6c0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800d6c4:	f043 0202 	orr.w	r2, r3, #2
 800d6c8:	687b      	ldr	r3, [r7, #4]
 800d6ca:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800d6ce:	687b      	ldr	r3, [r7, #4]
 800d6d0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800d6d4:	2b00      	cmp	r3, #0
 800d6d6:	d006      	beq.n	800d6e6 <UART_RxISR_8BIT_FIFOEN+0x142>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800d6d8:	6878      	ldr	r0, [r7, #4]
 800d6da:	f7fe fec8 	bl	800c46e <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 800d6de:	687b      	ldr	r3, [r7, #4]
 800d6e0:	2200      	movs	r2, #0
 800d6e2:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 800d6e6:	687b      	ldr	r3, [r7, #4]
 800d6e8:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800d6ec:	b29b      	uxth	r3, r3
 800d6ee:	2b00      	cmp	r3, #0
 800d6f0:	f040 80a2 	bne.w	800d838 <UART_RxISR_8BIT_FIFOEN+0x294>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800d6f4:	687b      	ldr	r3, [r7, #4]
 800d6f6:	681b      	ldr	r3, [r3, #0]
 800d6f8:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d6fa:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800d6fc:	e853 3f00 	ldrex	r3, [r3]
 800d700:	66fb      	str	r3, [r7, #108]	; 0x6c
   return(result);
 800d702:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800d704:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800d708:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 800d70c:	687b      	ldr	r3, [r7, #4]
 800d70e:	681b      	ldr	r3, [r3, #0]
 800d710:	461a      	mov	r2, r3
 800d712:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800d716:	67fb      	str	r3, [r7, #124]	; 0x7c
 800d718:	67ba      	str	r2, [r7, #120]	; 0x78
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d71a:	6fb9      	ldr	r1, [r7, #120]	; 0x78
 800d71c:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 800d71e:	e841 2300 	strex	r3, r2, [r1]
 800d722:	677b      	str	r3, [r7, #116]	; 0x74
   return(result);
 800d724:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800d726:	2b00      	cmp	r3, #0
 800d728:	d1e4      	bne.n	800d6f4 <UART_RxISR_8BIT_FIFOEN+0x150>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800d72a:	687b      	ldr	r3, [r7, #4]
 800d72c:	681b      	ldr	r3, [r3, #0]
 800d72e:	3308      	adds	r3, #8
 800d730:	65fb      	str	r3, [r7, #92]	; 0x5c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d732:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800d734:	e853 3f00 	ldrex	r3, [r3]
 800d738:	65bb      	str	r3, [r7, #88]	; 0x58
   return(result);
 800d73a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800d73c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800d740:	f023 0301 	bic.w	r3, r3, #1
 800d744:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 800d748:	687b      	ldr	r3, [r7, #4]
 800d74a:	681b      	ldr	r3, [r3, #0]
 800d74c:	3308      	adds	r3, #8
 800d74e:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 800d752:	66ba      	str	r2, [r7, #104]	; 0x68
 800d754:	667b      	str	r3, [r7, #100]	; 0x64
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d756:	6e79      	ldr	r1, [r7, #100]	; 0x64
 800d758:	6eba      	ldr	r2, [r7, #104]	; 0x68
 800d75a:	e841 2300 	strex	r3, r2, [r1]
 800d75e:	663b      	str	r3, [r7, #96]	; 0x60
   return(result);
 800d760:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800d762:	2b00      	cmp	r3, #0
 800d764:	d1e1      	bne.n	800d72a <UART_RxISR_8BIT_FIFOEN+0x186>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800d766:	687b      	ldr	r3, [r7, #4]
 800d768:	2220      	movs	r2, #32
 800d76a:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800d76e:	687b      	ldr	r3, [r7, #4]
 800d770:	2200      	movs	r2, #0
 800d772:	675a      	str	r2, [r3, #116]	; 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 800d774:	687b      	ldr	r3, [r7, #4]
 800d776:	2200      	movs	r2, #0
 800d778:	671a      	str	r2, [r3, #112]	; 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800d77a:	687b      	ldr	r3, [r7, #4]
 800d77c:	681b      	ldr	r3, [r3, #0]
 800d77e:	4a5f      	ldr	r2, [pc, #380]	; (800d8fc <UART_RxISR_8BIT_FIFOEN+0x358>)
 800d780:	4293      	cmp	r3, r2
 800d782:	d021      	beq.n	800d7c8 <UART_RxISR_8BIT_FIFOEN+0x224>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800d784:	687b      	ldr	r3, [r7, #4]
 800d786:	681b      	ldr	r3, [r3, #0]
 800d788:	685b      	ldr	r3, [r3, #4]
 800d78a:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800d78e:	2b00      	cmp	r3, #0
 800d790:	d01a      	beq.n	800d7c8 <UART_RxISR_8BIT_FIFOEN+0x224>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800d792:	687b      	ldr	r3, [r7, #4]
 800d794:	681b      	ldr	r3, [r3, #0]
 800d796:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d798:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800d79a:	e853 3f00 	ldrex	r3, [r3]
 800d79e:	647b      	str	r3, [r7, #68]	; 0x44
   return(result);
 800d7a0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800d7a2:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800d7a6:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800d7aa:	687b      	ldr	r3, [r7, #4]
 800d7ac:	681b      	ldr	r3, [r3, #0]
 800d7ae:	461a      	mov	r2, r3
 800d7b0:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800d7b4:	657b      	str	r3, [r7, #84]	; 0x54
 800d7b6:	653a      	str	r2, [r7, #80]	; 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d7b8:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800d7ba:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800d7bc:	e841 2300 	strex	r3, r2, [r1]
 800d7c0:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 800d7c2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800d7c4:	2b00      	cmp	r3, #0
 800d7c6:	d1e4      	bne.n	800d792 <UART_RxISR_8BIT_FIFOEN+0x1ee>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800d7c8:	687b      	ldr	r3, [r7, #4]
 800d7ca:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800d7cc:	2b01      	cmp	r3, #1
 800d7ce:	d130      	bne.n	800d832 <UART_RxISR_8BIT_FIFOEN+0x28e>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800d7d0:	687b      	ldr	r3, [r7, #4]
 800d7d2:	2200      	movs	r2, #0
 800d7d4:	66da      	str	r2, [r3, #108]	; 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800d7d6:	687b      	ldr	r3, [r7, #4]
 800d7d8:	681b      	ldr	r3, [r3, #0]
 800d7da:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d7dc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800d7de:	e853 3f00 	ldrex	r3, [r3]
 800d7e2:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800d7e4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d7e6:	f023 0310 	bic.w	r3, r3, #16
 800d7ea:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 800d7ee:	687b      	ldr	r3, [r7, #4]
 800d7f0:	681b      	ldr	r3, [r3, #0]
 800d7f2:	461a      	mov	r2, r3
 800d7f4:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800d7f8:	643b      	str	r3, [r7, #64]	; 0x40
 800d7fa:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d7fc:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800d7fe:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800d800:	e841 2300 	strex	r3, r2, [r1]
 800d804:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800d806:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d808:	2b00      	cmp	r3, #0
 800d80a:	d1e4      	bne.n	800d7d6 <UART_RxISR_8BIT_FIFOEN+0x232>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800d80c:	687b      	ldr	r3, [r7, #4]
 800d80e:	681b      	ldr	r3, [r3, #0]
 800d810:	69db      	ldr	r3, [r3, #28]
 800d812:	f003 0310 	and.w	r3, r3, #16
 800d816:	2b10      	cmp	r3, #16
 800d818:	d103      	bne.n	800d822 <UART_RxISR_8BIT_FIFOEN+0x27e>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800d81a:	687b      	ldr	r3, [r7, #4]
 800d81c:	681b      	ldr	r3, [r3, #0]
 800d81e:	2210      	movs	r2, #16
 800d820:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800d822:	687b      	ldr	r3, [r7, #4]
 800d824:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800d828:	4619      	mov	r1, r3
 800d82a:	6878      	ldr	r0, [r7, #4]
 800d82c:	f7fe fe28 	bl	800c480 <HAL_UARTEx_RxEventCallback>
 800d830:	e002      	b.n	800d838 <UART_RxISR_8BIT_FIFOEN+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx complete callback*/
          huart->RxCpltCallback(huart);
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
 800d832:	6878      	ldr	r0, [r7, #4]
 800d834:	f7f5 fd1e 	bl	8003274 <HAL_UART_RxCpltCallback>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800d838:	f8b7 309e 	ldrh.w	r3, [r7, #158]	; 0x9e
 800d83c:	2b00      	cmp	r3, #0
 800d83e:	d006      	beq.n	800d84e <UART_RxISR_8BIT_FIFOEN+0x2aa>
 800d840:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800d844:	f003 0320 	and.w	r3, r3, #32
 800d848:	2b00      	cmp	r3, #0
 800d84a:	f47f aecf 	bne.w	800d5ec <UART_RxISR_8BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 800d84e:	687b      	ldr	r3, [r7, #4]
 800d850:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800d854:	f8a7 308a 	strh.w	r3, [r7, #138]	; 0x8a
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 800d858:	f8b7 308a 	ldrh.w	r3, [r7, #138]	; 0x8a
 800d85c:	2b00      	cmp	r3, #0
 800d85e:	d049      	beq.n	800d8f4 <UART_RxISR_8BIT_FIFOEN+0x350>
 800d860:	687b      	ldr	r3, [r7, #4]
 800d862:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 800d866:	f8b7 208a 	ldrh.w	r2, [r7, #138]	; 0x8a
 800d86a:	429a      	cmp	r2, r3
 800d86c:	d242      	bcs.n	800d8f4 <UART_RxISR_8BIT_FIFOEN+0x350>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800d86e:	687b      	ldr	r3, [r7, #4]
 800d870:	681b      	ldr	r3, [r3, #0]
 800d872:	3308      	adds	r3, #8
 800d874:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d876:	6a3b      	ldr	r3, [r7, #32]
 800d878:	e853 3f00 	ldrex	r3, [r3]
 800d87c:	61fb      	str	r3, [r7, #28]
   return(result);
 800d87e:	69fb      	ldr	r3, [r7, #28]
 800d880:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800d884:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 800d888:	687b      	ldr	r3, [r7, #4]
 800d88a:	681b      	ldr	r3, [r3, #0]
 800d88c:	3308      	adds	r3, #8
 800d88e:	f8d7 2084 	ldr.w	r2, [r7, #132]	; 0x84
 800d892:	62fa      	str	r2, [r7, #44]	; 0x2c
 800d894:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d896:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800d898:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800d89a:	e841 2300 	strex	r3, r2, [r1]
 800d89e:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800d8a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d8a2:	2b00      	cmp	r3, #0
 800d8a4:	d1e3      	bne.n	800d86e <UART_RxISR_8BIT_FIFOEN+0x2ca>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_8BIT;
 800d8a6:	687b      	ldr	r3, [r7, #4]
 800d8a8:	4a15      	ldr	r2, [pc, #84]	; (800d900 <UART_RxISR_8BIT_FIFOEN+0x35c>)
 800d8aa:	675a      	str	r2, [r3, #116]	; 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800d8ac:	687b      	ldr	r3, [r7, #4]
 800d8ae:	681b      	ldr	r3, [r3, #0]
 800d8b0:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d8b2:	68fb      	ldr	r3, [r7, #12]
 800d8b4:	e853 3f00 	ldrex	r3, [r3]
 800d8b8:	60bb      	str	r3, [r7, #8]
   return(result);
 800d8ba:	68bb      	ldr	r3, [r7, #8]
 800d8bc:	f043 0320 	orr.w	r3, r3, #32
 800d8c0:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 800d8c4:	687b      	ldr	r3, [r7, #4]
 800d8c6:	681b      	ldr	r3, [r3, #0]
 800d8c8:	461a      	mov	r2, r3
 800d8ca:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800d8ce:	61bb      	str	r3, [r7, #24]
 800d8d0:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d8d2:	6979      	ldr	r1, [r7, #20]
 800d8d4:	69ba      	ldr	r2, [r7, #24]
 800d8d6:	e841 2300 	strex	r3, r2, [r1]
 800d8da:	613b      	str	r3, [r7, #16]
   return(result);
 800d8dc:	693b      	ldr	r3, [r7, #16]
 800d8de:	2b00      	cmp	r3, #0
 800d8e0:	d1e4      	bne.n	800d8ac <UART_RxISR_8BIT_FIFOEN+0x308>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800d8e2:	e007      	b.n	800d8f4 <UART_RxISR_8BIT_FIFOEN+0x350>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800d8e4:	687b      	ldr	r3, [r7, #4]
 800d8e6:	681b      	ldr	r3, [r3, #0]
 800d8e8:	699a      	ldr	r2, [r3, #24]
 800d8ea:	687b      	ldr	r3, [r7, #4]
 800d8ec:	681b      	ldr	r3, [r3, #0]
 800d8ee:	f042 0208 	orr.w	r2, r2, #8
 800d8f2:	619a      	str	r2, [r3, #24]
}
 800d8f4:	bf00      	nop
 800d8f6:	37b0      	adds	r7, #176	; 0xb0
 800d8f8:	46bd      	mov	sp, r7
 800d8fa:	bd80      	pop	{r7, pc}
 800d8fc:	40008000 	.word	0x40008000
 800d900:	0800d235 	.word	0x0800d235

0800d904 <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 800d904:	b580      	push	{r7, lr}
 800d906:	b0ae      	sub	sp, #184	; 0xb8
 800d908:	af00      	add	r7, sp, #0
 800d90a:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 800d90c:	687b      	ldr	r3, [r7, #4]
 800d90e:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 800d912:	f8a7 30b2 	strh.w	r3, [r7, #178]	; 0xb2
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 800d916:	687b      	ldr	r3, [r7, #4]
 800d918:	681b      	ldr	r3, [r3, #0]
 800d91a:	69db      	ldr	r3, [r3, #28]
 800d91c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 800d920:	687b      	ldr	r3, [r7, #4]
 800d922:	681b      	ldr	r3, [r3, #0]
 800d924:	681b      	ldr	r3, [r3, #0]
 800d926:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 800d92a:	687b      	ldr	r3, [r7, #4]
 800d92c:	681b      	ldr	r3, [r3, #0]
 800d92e:	689b      	ldr	r3, [r3, #8]
 800d930:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800d934:	687b      	ldr	r3, [r7, #4]
 800d936:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800d93a:	2b22      	cmp	r3, #34	; 0x22
 800d93c:	f040 8186 	bne.w	800dc4c <UART_RxISR_16BIT_FIFOEN+0x348>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 800d940:	687b      	ldr	r3, [r7, #4]
 800d942:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 800d946:	f8a7 30a6 	strh.w	r3, [r7, #166]	; 0xa6
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800d94a:	e129      	b.n	800dba0 <UART_RxISR_16BIT_FIFOEN+0x29c>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800d94c:	687b      	ldr	r3, [r7, #4]
 800d94e:	681b      	ldr	r3, [r3, #0]
 800d950:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d952:	f8a7 30a4 	strh.w	r3, [r7, #164]	; 0xa4
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 800d956:	687b      	ldr	r3, [r7, #4]
 800d958:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800d95a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
      *tmp = (uint16_t)(uhdata & uhMask);
 800d95e:	f8b7 20a4 	ldrh.w	r2, [r7, #164]	; 0xa4
 800d962:	f8b7 30b2 	ldrh.w	r3, [r7, #178]	; 0xb2
 800d966:	4013      	ands	r3, r2
 800d968:	b29a      	uxth	r2, r3
 800d96a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800d96e:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800d970:	687b      	ldr	r3, [r7, #4]
 800d972:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800d974:	1c9a      	adds	r2, r3, #2
 800d976:	687b      	ldr	r3, [r7, #4]
 800d978:	659a      	str	r2, [r3, #88]	; 0x58
      huart->RxXferCount--;
 800d97a:	687b      	ldr	r3, [r7, #4]
 800d97c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800d980:	b29b      	uxth	r3, r3
 800d982:	3b01      	subs	r3, #1
 800d984:	b29a      	uxth	r2, r3
 800d986:	687b      	ldr	r3, [r7, #4]
 800d988:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 800d98c:	687b      	ldr	r3, [r7, #4]
 800d98e:	681b      	ldr	r3, [r3, #0]
 800d990:	69db      	ldr	r3, [r3, #28]
 800d992:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 800d996:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 800d99a:	f003 0307 	and.w	r3, r3, #7
 800d99e:	2b00      	cmp	r3, #0
 800d9a0:	d053      	beq.n	800da4a <UART_RxISR_16BIT_FIFOEN+0x146>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800d9a2:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 800d9a6:	f003 0301 	and.w	r3, r3, #1
 800d9aa:	2b00      	cmp	r3, #0
 800d9ac:	d011      	beq.n	800d9d2 <UART_RxISR_16BIT_FIFOEN+0xce>
 800d9ae:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800d9b2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800d9b6:	2b00      	cmp	r3, #0
 800d9b8:	d00b      	beq.n	800d9d2 <UART_RxISR_16BIT_FIFOEN+0xce>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800d9ba:	687b      	ldr	r3, [r7, #4]
 800d9bc:	681b      	ldr	r3, [r3, #0]
 800d9be:	2201      	movs	r2, #1
 800d9c0:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 800d9c2:	687b      	ldr	r3, [r7, #4]
 800d9c4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800d9c8:	f043 0201 	orr.w	r2, r3, #1
 800d9cc:	687b      	ldr	r3, [r7, #4]
 800d9ce:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800d9d2:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 800d9d6:	f003 0302 	and.w	r3, r3, #2
 800d9da:	2b00      	cmp	r3, #0
 800d9dc:	d011      	beq.n	800da02 <UART_RxISR_16BIT_FIFOEN+0xfe>
 800d9de:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 800d9e2:	f003 0301 	and.w	r3, r3, #1
 800d9e6:	2b00      	cmp	r3, #0
 800d9e8:	d00b      	beq.n	800da02 <UART_RxISR_16BIT_FIFOEN+0xfe>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800d9ea:	687b      	ldr	r3, [r7, #4]
 800d9ec:	681b      	ldr	r3, [r3, #0]
 800d9ee:	2202      	movs	r2, #2
 800d9f0:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 800d9f2:	687b      	ldr	r3, [r7, #4]
 800d9f4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800d9f8:	f043 0204 	orr.w	r2, r3, #4
 800d9fc:	687b      	ldr	r3, [r7, #4]
 800d9fe:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800da02:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 800da06:	f003 0304 	and.w	r3, r3, #4
 800da0a:	2b00      	cmp	r3, #0
 800da0c:	d011      	beq.n	800da32 <UART_RxISR_16BIT_FIFOEN+0x12e>
 800da0e:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 800da12:	f003 0301 	and.w	r3, r3, #1
 800da16:	2b00      	cmp	r3, #0
 800da18:	d00b      	beq.n	800da32 <UART_RxISR_16BIT_FIFOEN+0x12e>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800da1a:	687b      	ldr	r3, [r7, #4]
 800da1c:	681b      	ldr	r3, [r3, #0]
 800da1e:	2204      	movs	r2, #4
 800da20:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 800da22:	687b      	ldr	r3, [r7, #4]
 800da24:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800da28:	f043 0202 	orr.w	r2, r3, #2
 800da2c:	687b      	ldr	r3, [r7, #4]
 800da2e:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800da32:	687b      	ldr	r3, [r7, #4]
 800da34:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800da38:	2b00      	cmp	r3, #0
 800da3a:	d006      	beq.n	800da4a <UART_RxISR_16BIT_FIFOEN+0x146>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800da3c:	6878      	ldr	r0, [r7, #4]
 800da3e:	f7fe fd16 	bl	800c46e <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 800da42:	687b      	ldr	r3, [r7, #4]
 800da44:	2200      	movs	r2, #0
 800da46:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 800da4a:	687b      	ldr	r3, [r7, #4]
 800da4c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800da50:	b29b      	uxth	r3, r3
 800da52:	2b00      	cmp	r3, #0
 800da54:	f040 80a4 	bne.w	800dba0 <UART_RxISR_16BIT_FIFOEN+0x29c>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800da58:	687b      	ldr	r3, [r7, #4]
 800da5a:	681b      	ldr	r3, [r3, #0]
 800da5c:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800da5e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800da60:	e853 3f00 	ldrex	r3, [r3]
 800da64:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 800da66:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800da68:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800da6c:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800da70:	687b      	ldr	r3, [r7, #4]
 800da72:	681b      	ldr	r3, [r3, #0]
 800da74:	461a      	mov	r2, r3
 800da76:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800da7a:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 800da7e:	67fa      	str	r2, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800da80:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 800da82:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800da86:	e841 2300 	strex	r3, r2, [r1]
 800da8a:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 800da8c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800da8e:	2b00      	cmp	r3, #0
 800da90:	d1e2      	bne.n	800da58 <UART_RxISR_16BIT_FIFOEN+0x154>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800da92:	687b      	ldr	r3, [r7, #4]
 800da94:	681b      	ldr	r3, [r3, #0]
 800da96:	3308      	adds	r3, #8
 800da98:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800da9a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800da9c:	e853 3f00 	ldrex	r3, [r3]
 800daa0:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 800daa2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800daa4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800daa8:	f023 0301 	bic.w	r3, r3, #1
 800daac:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 800dab0:	687b      	ldr	r3, [r7, #4]
 800dab2:	681b      	ldr	r3, [r3, #0]
 800dab4:	3308      	adds	r3, #8
 800dab6:	f8d7 2098 	ldr.w	r2, [r7, #152]	; 0x98
 800daba:	66fa      	str	r2, [r7, #108]	; 0x6c
 800dabc:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800dabe:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 800dac0:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800dac2:	e841 2300 	strex	r3, r2, [r1]
 800dac6:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 800dac8:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800daca:	2b00      	cmp	r3, #0
 800dacc:	d1e1      	bne.n	800da92 <UART_RxISR_16BIT_FIFOEN+0x18e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800dace:	687b      	ldr	r3, [r7, #4]
 800dad0:	2220      	movs	r2, #32
 800dad2:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800dad6:	687b      	ldr	r3, [r7, #4]
 800dad8:	2200      	movs	r2, #0
 800dada:	675a      	str	r2, [r3, #116]	; 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 800dadc:	687b      	ldr	r3, [r7, #4]
 800dade:	2200      	movs	r2, #0
 800dae0:	671a      	str	r2, [r3, #112]	; 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800dae2:	687b      	ldr	r3, [r7, #4]
 800dae4:	681b      	ldr	r3, [r3, #0]
 800dae6:	4a5f      	ldr	r2, [pc, #380]	; (800dc64 <UART_RxISR_16BIT_FIFOEN+0x360>)
 800dae8:	4293      	cmp	r3, r2
 800daea:	d021      	beq.n	800db30 <UART_RxISR_16BIT_FIFOEN+0x22c>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800daec:	687b      	ldr	r3, [r7, #4]
 800daee:	681b      	ldr	r3, [r3, #0]
 800daf0:	685b      	ldr	r3, [r3, #4]
 800daf2:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800daf6:	2b00      	cmp	r3, #0
 800daf8:	d01a      	beq.n	800db30 <UART_RxISR_16BIT_FIFOEN+0x22c>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800dafa:	687b      	ldr	r3, [r7, #4]
 800dafc:	681b      	ldr	r3, [r3, #0]
 800dafe:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800db00:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800db02:	e853 3f00 	ldrex	r3, [r3]
 800db06:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 800db08:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800db0a:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800db0e:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 800db12:	687b      	ldr	r3, [r7, #4]
 800db14:	681b      	ldr	r3, [r3, #0]
 800db16:	461a      	mov	r2, r3
 800db18:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 800db1c:	65bb      	str	r3, [r7, #88]	; 0x58
 800db1e:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800db20:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800db22:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800db24:	e841 2300 	strex	r3, r2, [r1]
 800db28:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 800db2a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800db2c:	2b00      	cmp	r3, #0
 800db2e:	d1e4      	bne.n	800dafa <UART_RxISR_16BIT_FIFOEN+0x1f6>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800db30:	687b      	ldr	r3, [r7, #4]
 800db32:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800db34:	2b01      	cmp	r3, #1
 800db36:	d130      	bne.n	800db9a <UART_RxISR_16BIT_FIFOEN+0x296>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800db38:	687b      	ldr	r3, [r7, #4]
 800db3a:	2200      	movs	r2, #0
 800db3c:	66da      	str	r2, [r3, #108]	; 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800db3e:	687b      	ldr	r3, [r7, #4]
 800db40:	681b      	ldr	r3, [r3, #0]
 800db42:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800db44:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800db46:	e853 3f00 	ldrex	r3, [r3]
 800db4a:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800db4c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800db4e:	f023 0310 	bic.w	r3, r3, #16
 800db52:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800db56:	687b      	ldr	r3, [r7, #4]
 800db58:	681b      	ldr	r3, [r3, #0]
 800db5a:	461a      	mov	r2, r3
 800db5c:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800db60:	647b      	str	r3, [r7, #68]	; 0x44
 800db62:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800db64:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800db66:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800db68:	e841 2300 	strex	r3, r2, [r1]
 800db6c:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800db6e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800db70:	2b00      	cmp	r3, #0
 800db72:	d1e4      	bne.n	800db3e <UART_RxISR_16BIT_FIFOEN+0x23a>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800db74:	687b      	ldr	r3, [r7, #4]
 800db76:	681b      	ldr	r3, [r3, #0]
 800db78:	69db      	ldr	r3, [r3, #28]
 800db7a:	f003 0310 	and.w	r3, r3, #16
 800db7e:	2b10      	cmp	r3, #16
 800db80:	d103      	bne.n	800db8a <UART_RxISR_16BIT_FIFOEN+0x286>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800db82:	687b      	ldr	r3, [r7, #4]
 800db84:	681b      	ldr	r3, [r3, #0]
 800db86:	2210      	movs	r2, #16
 800db88:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800db8a:	687b      	ldr	r3, [r7, #4]
 800db8c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800db90:	4619      	mov	r1, r3
 800db92:	6878      	ldr	r0, [r7, #4]
 800db94:	f7fe fc74 	bl	800c480 <HAL_UARTEx_RxEventCallback>
 800db98:	e002      	b.n	800dba0 <UART_RxISR_16BIT_FIFOEN+0x29c>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx complete callback*/
          huart->RxCpltCallback(huart);
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
 800db9a:	6878      	ldr	r0, [r7, #4]
 800db9c:	f7f5 fb6a 	bl	8003274 <HAL_UART_RxCpltCallback>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800dba0:	f8b7 30a6 	ldrh.w	r3, [r7, #166]	; 0xa6
 800dba4:	2b00      	cmp	r3, #0
 800dba6:	d006      	beq.n	800dbb6 <UART_RxISR_16BIT_FIFOEN+0x2b2>
 800dba8:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 800dbac:	f003 0320 	and.w	r3, r3, #32
 800dbb0:	2b00      	cmp	r3, #0
 800dbb2:	f47f aecb 	bne.w	800d94c <UART_RxISR_16BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 800dbb6:	687b      	ldr	r3, [r7, #4]
 800dbb8:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800dbbc:	f8a7 308e 	strh.w	r3, [r7, #142]	; 0x8e
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 800dbc0:	f8b7 308e 	ldrh.w	r3, [r7, #142]	; 0x8e
 800dbc4:	2b00      	cmp	r3, #0
 800dbc6:	d049      	beq.n	800dc5c <UART_RxISR_16BIT_FIFOEN+0x358>
 800dbc8:	687b      	ldr	r3, [r7, #4]
 800dbca:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 800dbce:	f8b7 208e 	ldrh.w	r2, [r7, #142]	; 0x8e
 800dbd2:	429a      	cmp	r2, r3
 800dbd4:	d242      	bcs.n	800dc5c <UART_RxISR_16BIT_FIFOEN+0x358>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800dbd6:	687b      	ldr	r3, [r7, #4]
 800dbd8:	681b      	ldr	r3, [r3, #0]
 800dbda:	3308      	adds	r3, #8
 800dbdc:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800dbde:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800dbe0:	e853 3f00 	ldrex	r3, [r3]
 800dbe4:	623b      	str	r3, [r7, #32]
   return(result);
 800dbe6:	6a3b      	ldr	r3, [r7, #32]
 800dbe8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800dbec:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 800dbf0:	687b      	ldr	r3, [r7, #4]
 800dbf2:	681b      	ldr	r3, [r3, #0]
 800dbf4:	3308      	adds	r3, #8
 800dbf6:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 800dbfa:	633a      	str	r2, [r7, #48]	; 0x30
 800dbfc:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800dbfe:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800dc00:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800dc02:	e841 2300 	strex	r3, r2, [r1]
 800dc06:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800dc08:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800dc0a:	2b00      	cmp	r3, #0
 800dc0c:	d1e3      	bne.n	800dbd6 <UART_RxISR_16BIT_FIFOEN+0x2d2>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_16BIT;
 800dc0e:	687b      	ldr	r3, [r7, #4]
 800dc10:	4a15      	ldr	r2, [pc, #84]	; (800dc68 <UART_RxISR_16BIT_FIFOEN+0x364>)
 800dc12:	675a      	str	r2, [r3, #116]	; 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800dc14:	687b      	ldr	r3, [r7, #4]
 800dc16:	681b      	ldr	r3, [r3, #0]
 800dc18:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800dc1a:	693b      	ldr	r3, [r7, #16]
 800dc1c:	e853 3f00 	ldrex	r3, [r3]
 800dc20:	60fb      	str	r3, [r7, #12]
   return(result);
 800dc22:	68fb      	ldr	r3, [r7, #12]
 800dc24:	f043 0320 	orr.w	r3, r3, #32
 800dc28:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 800dc2c:	687b      	ldr	r3, [r7, #4]
 800dc2e:	681b      	ldr	r3, [r3, #0]
 800dc30:	461a      	mov	r2, r3
 800dc32:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800dc36:	61fb      	str	r3, [r7, #28]
 800dc38:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800dc3a:	69b9      	ldr	r1, [r7, #24]
 800dc3c:	69fa      	ldr	r2, [r7, #28]
 800dc3e:	e841 2300 	strex	r3, r2, [r1]
 800dc42:	617b      	str	r3, [r7, #20]
   return(result);
 800dc44:	697b      	ldr	r3, [r7, #20]
 800dc46:	2b00      	cmp	r3, #0
 800dc48:	d1e4      	bne.n	800dc14 <UART_RxISR_16BIT_FIFOEN+0x310>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800dc4a:	e007      	b.n	800dc5c <UART_RxISR_16BIT_FIFOEN+0x358>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800dc4c:	687b      	ldr	r3, [r7, #4]
 800dc4e:	681b      	ldr	r3, [r3, #0]
 800dc50:	699a      	ldr	r2, [r3, #24]
 800dc52:	687b      	ldr	r3, [r7, #4]
 800dc54:	681b      	ldr	r3, [r3, #0]
 800dc56:	f042 0208 	orr.w	r2, r2, #8
 800dc5a:	619a      	str	r2, [r3, #24]
}
 800dc5c:	bf00      	nop
 800dc5e:	37b8      	adds	r7, #184	; 0xb8
 800dc60:	46bd      	mov	sp, r7
 800dc62:	bd80      	pop	{r7, pc}
 800dc64:	40008000 	.word	0x40008000
 800dc68:	0800d3ed 	.word	0x0800d3ed

0800dc6c <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800dc6c:	b480      	push	{r7}
 800dc6e:	b083      	sub	sp, #12
 800dc70:	af00      	add	r7, sp, #0
 800dc72:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800dc74:	bf00      	nop
 800dc76:	370c      	adds	r7, #12
 800dc78:	46bd      	mov	sp, r7
 800dc7a:	bc80      	pop	{r7}
 800dc7c:	4770      	bx	lr

0800dc7e <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 800dc7e:	b480      	push	{r7}
 800dc80:	b083      	sub	sp, #12
 800dc82:	af00      	add	r7, sp, #0
 800dc84:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 800dc86:	bf00      	nop
 800dc88:	370c      	adds	r7, #12
 800dc8a:	46bd      	mov	sp, r7
 800dc8c:	bc80      	pop	{r7}
 800dc8e:	4770      	bx	lr

0800dc90 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 800dc90:	b480      	push	{r7}
 800dc92:	b083      	sub	sp, #12
 800dc94:	af00      	add	r7, sp, #0
 800dc96:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 800dc98:	bf00      	nop
 800dc9a:	370c      	adds	r7, #12
 800dc9c:	46bd      	mov	sp, r7
 800dc9e:	bc80      	pop	{r7}
 800dca0:	4770      	bx	lr

0800dca2 <HAL_UARTEx_StopModeWakeUpSourceConfig>:
  *          @arg @ref UART_WAKEUP_ON_STARTBIT
  *          @arg @ref UART_WAKEUP_ON_READDATA_NONEMPTY
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_StopModeWakeUpSourceConfig(UART_HandleTypeDef *huart, UART_WakeUpTypeDef WakeUpSelection)
{
 800dca2:	b580      	push	{r7, lr}
 800dca4:	b088      	sub	sp, #32
 800dca6:	af02      	add	r7, sp, #8
 800dca8:	60f8      	str	r0, [r7, #12]
 800dcaa:	1d3b      	adds	r3, r7, #4
 800dcac:	e883 0006 	stmia.w	r3, {r1, r2}
  HAL_StatusTypeDef status = HAL_OK;
 800dcb0:	2300      	movs	r3, #0
 800dcb2:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_UART_WAKEUP_FROMSTOP_INSTANCE(huart->Instance));
  /* check the wake-up selection parameter */
  assert_param(IS_UART_WAKEUP_SELECTION(WakeUpSelection.WakeUpEvent));

  /* Process Locked */
  __HAL_LOCK(huart);
 800dcb4:	68fb      	ldr	r3, [r7, #12]
 800dcb6:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 800dcba:	2b01      	cmp	r3, #1
 800dcbc:	d101      	bne.n	800dcc2 <HAL_UARTEx_StopModeWakeUpSourceConfig+0x20>
 800dcbe:	2302      	movs	r3, #2
 800dcc0:	e046      	b.n	800dd50 <HAL_UARTEx_StopModeWakeUpSourceConfig+0xae>
 800dcc2:	68fb      	ldr	r3, [r7, #12]
 800dcc4:	2201      	movs	r2, #1
 800dcc6:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800dcca:	68fb      	ldr	r3, [r7, #12]
 800dccc:	2224      	movs	r2, #36	; 0x24
 800dcce:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Disable the Peripheral */
  __HAL_UART_DISABLE(huart);
 800dcd2:	68fb      	ldr	r3, [r7, #12]
 800dcd4:	681b      	ldr	r3, [r3, #0]
 800dcd6:	681a      	ldr	r2, [r3, #0]
 800dcd8:	68fb      	ldr	r3, [r7, #12]
 800dcda:	681b      	ldr	r3, [r3, #0]
 800dcdc:	f022 0201 	bic.w	r2, r2, #1
 800dce0:	601a      	str	r2, [r3, #0]

  /* Set the wake-up selection scheme */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_WUS, WakeUpSelection.WakeUpEvent);
 800dce2:	68fb      	ldr	r3, [r7, #12]
 800dce4:	681b      	ldr	r3, [r3, #0]
 800dce6:	689b      	ldr	r3, [r3, #8]
 800dce8:	f423 1140 	bic.w	r1, r3, #3145728	; 0x300000
 800dcec:	687a      	ldr	r2, [r7, #4]
 800dcee:	68fb      	ldr	r3, [r7, #12]
 800dcf0:	681b      	ldr	r3, [r3, #0]
 800dcf2:	430a      	orrs	r2, r1
 800dcf4:	609a      	str	r2, [r3, #8]

  if (WakeUpSelection.WakeUpEvent == UART_WAKEUP_ON_ADDRESS)
 800dcf6:	687b      	ldr	r3, [r7, #4]
 800dcf8:	2b00      	cmp	r3, #0
 800dcfa:	d105      	bne.n	800dd08 <HAL_UARTEx_StopModeWakeUpSourceConfig+0x66>
  {
    UARTEx_Wakeup_AddressConfig(huart, WakeUpSelection);
 800dcfc:	1d3b      	adds	r3, r7, #4
 800dcfe:	e893 0006 	ldmia.w	r3, {r1, r2}
 800dd02:	68f8      	ldr	r0, [r7, #12]
 800dd04:	f000 f911 	bl	800df2a <UARTEx_Wakeup_AddressConfig>
  }

  /* Enable the Peripheral */
  __HAL_UART_ENABLE(huart);
 800dd08:	68fb      	ldr	r3, [r7, #12]
 800dd0a:	681b      	ldr	r3, [r3, #0]
 800dd0c:	681a      	ldr	r2, [r3, #0]
 800dd0e:	68fb      	ldr	r3, [r7, #12]
 800dd10:	681b      	ldr	r3, [r3, #0]
 800dd12:	f042 0201 	orr.w	r2, r2, #1
 800dd16:	601a      	str	r2, [r3, #0]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800dd18:	f7f4 fdaa 	bl	8002870 <HAL_GetTick>
 800dd1c:	6138      	str	r0, [r7, #16]

  /* Wait until REACK flag is set */
  if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800dd1e:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800dd22:	9300      	str	r3, [sp, #0]
 800dd24:	693b      	ldr	r3, [r7, #16]
 800dd26:	2200      	movs	r2, #0
 800dd28:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800dd2c:	68f8      	ldr	r0, [r7, #12]
 800dd2e:	f7fe ff16 	bl	800cb5e <UART_WaitOnFlagUntilTimeout>
 800dd32:	4603      	mov	r3, r0
 800dd34:	2b00      	cmp	r3, #0
 800dd36:	d002      	beq.n	800dd3e <HAL_UARTEx_StopModeWakeUpSourceConfig+0x9c>
  {
    status = HAL_TIMEOUT;
 800dd38:	2303      	movs	r3, #3
 800dd3a:	75fb      	strb	r3, [r7, #23]
 800dd3c:	e003      	b.n	800dd46 <HAL_UARTEx_StopModeWakeUpSourceConfig+0xa4>
  }
  else
  {
    /* Initialize the UART State */
    huart->gState = HAL_UART_STATE_READY;
 800dd3e:	68fb      	ldr	r3, [r7, #12]
 800dd40:	2220      	movs	r2, #32
 800dd42:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  }

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800dd46:	68fb      	ldr	r3, [r7, #12]
 800dd48:	2200      	movs	r2, #0
 800dd4a:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return status;
 800dd4e:	7dfb      	ldrb	r3, [r7, #23]
}
 800dd50:	4618      	mov	r0, r3
 800dd52:	3718      	adds	r7, #24
 800dd54:	46bd      	mov	sp, r7
 800dd56:	bd80      	pop	{r7, pc}

0800dd58 <HAL_UARTEx_EnableStopMode>:
  * @note The UART is able to wake up the MCU from Stop 1 mode as long as UART clock is HSI or LSE.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_EnableStopMode(UART_HandleTypeDef *huart)
{
 800dd58:	b480      	push	{r7}
 800dd5a:	b089      	sub	sp, #36	; 0x24
 800dd5c:	af00      	add	r7, sp, #0
 800dd5e:	6078      	str	r0, [r7, #4]
  /* Process Locked */
  __HAL_LOCK(huart);
 800dd60:	687b      	ldr	r3, [r7, #4]
 800dd62:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 800dd66:	2b01      	cmp	r3, #1
 800dd68:	d101      	bne.n	800dd6e <HAL_UARTEx_EnableStopMode+0x16>
 800dd6a:	2302      	movs	r3, #2
 800dd6c:	e021      	b.n	800ddb2 <HAL_UARTEx_EnableStopMode+0x5a>
 800dd6e:	687b      	ldr	r3, [r7, #4]
 800dd70:	2201      	movs	r2, #1
 800dd72:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  /* Set UESM bit */
  ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_UESM);
 800dd76:	687b      	ldr	r3, [r7, #4]
 800dd78:	681b      	ldr	r3, [r3, #0]
 800dd7a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800dd7c:	68fb      	ldr	r3, [r7, #12]
 800dd7e:	e853 3f00 	ldrex	r3, [r3]
 800dd82:	60bb      	str	r3, [r7, #8]
   return(result);
 800dd84:	68bb      	ldr	r3, [r7, #8]
 800dd86:	f043 0302 	orr.w	r3, r3, #2
 800dd8a:	61fb      	str	r3, [r7, #28]
 800dd8c:	687b      	ldr	r3, [r7, #4]
 800dd8e:	681b      	ldr	r3, [r3, #0]
 800dd90:	461a      	mov	r2, r3
 800dd92:	69fb      	ldr	r3, [r7, #28]
 800dd94:	61bb      	str	r3, [r7, #24]
 800dd96:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800dd98:	6979      	ldr	r1, [r7, #20]
 800dd9a:	69ba      	ldr	r2, [r7, #24]
 800dd9c:	e841 2300 	strex	r3, r2, [r1]
 800dda0:	613b      	str	r3, [r7, #16]
   return(result);
 800dda2:	693b      	ldr	r3, [r7, #16]
 800dda4:	2b00      	cmp	r3, #0
 800dda6:	d1e6      	bne.n	800dd76 <HAL_UARTEx_EnableStopMode+0x1e>

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800dda8:	687b      	ldr	r3, [r7, #4]
 800ddaa:	2200      	movs	r2, #0
 800ddac:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 800ddb0:	2300      	movs	r3, #0
}
 800ddb2:	4618      	mov	r0, r3
 800ddb4:	3724      	adds	r7, #36	; 0x24
 800ddb6:	46bd      	mov	sp, r7
 800ddb8:	bc80      	pop	{r7}
 800ddba:	4770      	bx	lr

0800ddbc <HAL_UARTEx_EnableFifoMode>:
  * @brief  Enable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_EnableFifoMode(UART_HandleTypeDef *huart)
{
 800ddbc:	b580      	push	{r7, lr}
 800ddbe:	b084      	sub	sp, #16
 800ddc0:	af00      	add	r7, sp, #0
 800ddc2:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800ddc4:	687b      	ldr	r3, [r7, #4]
 800ddc6:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 800ddca:	2b01      	cmp	r3, #1
 800ddcc:	d101      	bne.n	800ddd2 <HAL_UARTEx_EnableFifoMode+0x16>
 800ddce:	2302      	movs	r3, #2
 800ddd0:	e02b      	b.n	800de2a <HAL_UARTEx_EnableFifoMode+0x6e>
 800ddd2:	687b      	ldr	r3, [r7, #4]
 800ddd4:	2201      	movs	r2, #1
 800ddd6:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800ddda:	687b      	ldr	r3, [r7, #4]
 800dddc:	2224      	movs	r2, #36	; 0x24
 800ddde:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800dde2:	687b      	ldr	r3, [r7, #4]
 800dde4:	681b      	ldr	r3, [r3, #0]
 800dde6:	681b      	ldr	r3, [r3, #0]
 800dde8:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800ddea:	687b      	ldr	r3, [r7, #4]
 800ddec:	681b      	ldr	r3, [r3, #0]
 800ddee:	681a      	ldr	r2, [r3, #0]
 800ddf0:	687b      	ldr	r3, [r7, #4]
 800ddf2:	681b      	ldr	r3, [r3, #0]
 800ddf4:	f022 0201 	bic.w	r2, r2, #1
 800ddf8:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  SET_BIT(tmpcr1, USART_CR1_FIFOEN);
 800ddfa:	68fb      	ldr	r3, [r7, #12]
 800ddfc:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800de00:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_ENABLE;
 800de02:	687b      	ldr	r3, [r7, #4]
 800de04:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
 800de08:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800de0a:	687b      	ldr	r3, [r7, #4]
 800de0c:	681b      	ldr	r3, [r3, #0]
 800de0e:	68fa      	ldr	r2, [r7, #12]
 800de10:	601a      	str	r2, [r3, #0]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800de12:	6878      	ldr	r0, [r7, #4]
 800de14:	f000 f8ac 	bl	800df70 <UARTEx_SetNbDataToProcess>

  huart->gState = HAL_UART_STATE_READY;
 800de18:	687b      	ldr	r3, [r7, #4]
 800de1a:	2220      	movs	r2, #32
 800de1c:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800de20:	687b      	ldr	r3, [r7, #4]
 800de22:	2200      	movs	r2, #0
 800de24:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 800de28:	2300      	movs	r3, #0
}
 800de2a:	4618      	mov	r0, r3
 800de2c:	3710      	adds	r7, #16
 800de2e:	46bd      	mov	sp, r7
 800de30:	bd80      	pop	{r7, pc}

0800de32 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800de32:	b580      	push	{r7, lr}
 800de34:	b084      	sub	sp, #16
 800de36:	af00      	add	r7, sp, #0
 800de38:	6078      	str	r0, [r7, #4]
 800de3a:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800de3c:	687b      	ldr	r3, [r7, #4]
 800de3e:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 800de42:	2b01      	cmp	r3, #1
 800de44:	d101      	bne.n	800de4a <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800de46:	2302      	movs	r3, #2
 800de48:	e02d      	b.n	800dea6 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800de4a:	687b      	ldr	r3, [r7, #4]
 800de4c:	2201      	movs	r2, #1
 800de4e:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800de52:	687b      	ldr	r3, [r7, #4]
 800de54:	2224      	movs	r2, #36	; 0x24
 800de56:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800de5a:	687b      	ldr	r3, [r7, #4]
 800de5c:	681b      	ldr	r3, [r3, #0]
 800de5e:	681b      	ldr	r3, [r3, #0]
 800de60:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800de62:	687b      	ldr	r3, [r7, #4]
 800de64:	681b      	ldr	r3, [r3, #0]
 800de66:	681a      	ldr	r2, [r3, #0]
 800de68:	687b      	ldr	r3, [r7, #4]
 800de6a:	681b      	ldr	r3, [r3, #0]
 800de6c:	f022 0201 	bic.w	r2, r2, #1
 800de70:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800de72:	687b      	ldr	r3, [r7, #4]
 800de74:	681b      	ldr	r3, [r3, #0]
 800de76:	689b      	ldr	r3, [r3, #8]
 800de78:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 800de7c:	687b      	ldr	r3, [r7, #4]
 800de7e:	681b      	ldr	r3, [r3, #0]
 800de80:	683a      	ldr	r2, [r7, #0]
 800de82:	430a      	orrs	r2, r1
 800de84:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800de86:	6878      	ldr	r0, [r7, #4]
 800de88:	f000 f872 	bl	800df70 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800de8c:	687b      	ldr	r3, [r7, #4]
 800de8e:	681b      	ldr	r3, [r3, #0]
 800de90:	68fa      	ldr	r2, [r7, #12]
 800de92:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800de94:	687b      	ldr	r3, [r7, #4]
 800de96:	2220      	movs	r2, #32
 800de98:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800de9c:	687b      	ldr	r3, [r7, #4]
 800de9e:	2200      	movs	r2, #0
 800dea0:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 800dea4:	2300      	movs	r3, #0
}
 800dea6:	4618      	mov	r0, r3
 800dea8:	3710      	adds	r7, #16
 800deaa:	46bd      	mov	sp, r7
 800deac:	bd80      	pop	{r7, pc}

0800deae <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800deae:	b580      	push	{r7, lr}
 800deb0:	b084      	sub	sp, #16
 800deb2:	af00      	add	r7, sp, #0
 800deb4:	6078      	str	r0, [r7, #4]
 800deb6:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800deb8:	687b      	ldr	r3, [r7, #4]
 800deba:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 800debe:	2b01      	cmp	r3, #1
 800dec0:	d101      	bne.n	800dec6 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800dec2:	2302      	movs	r3, #2
 800dec4:	e02d      	b.n	800df22 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800dec6:	687b      	ldr	r3, [r7, #4]
 800dec8:	2201      	movs	r2, #1
 800deca:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800dece:	687b      	ldr	r3, [r7, #4]
 800ded0:	2224      	movs	r2, #36	; 0x24
 800ded2:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800ded6:	687b      	ldr	r3, [r7, #4]
 800ded8:	681b      	ldr	r3, [r3, #0]
 800deda:	681b      	ldr	r3, [r3, #0]
 800dedc:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800dede:	687b      	ldr	r3, [r7, #4]
 800dee0:	681b      	ldr	r3, [r3, #0]
 800dee2:	681a      	ldr	r2, [r3, #0]
 800dee4:	687b      	ldr	r3, [r7, #4]
 800dee6:	681b      	ldr	r3, [r3, #0]
 800dee8:	f022 0201 	bic.w	r2, r2, #1
 800deec:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800deee:	687b      	ldr	r3, [r7, #4]
 800def0:	681b      	ldr	r3, [r3, #0]
 800def2:	689b      	ldr	r3, [r3, #8]
 800def4:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 800def8:	687b      	ldr	r3, [r7, #4]
 800defa:	681b      	ldr	r3, [r3, #0]
 800defc:	683a      	ldr	r2, [r7, #0]
 800defe:	430a      	orrs	r2, r1
 800df00:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800df02:	6878      	ldr	r0, [r7, #4]
 800df04:	f000 f834 	bl	800df70 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800df08:	687b      	ldr	r3, [r7, #4]
 800df0a:	681b      	ldr	r3, [r3, #0]
 800df0c:	68fa      	ldr	r2, [r7, #12]
 800df0e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800df10:	687b      	ldr	r3, [r7, #4]
 800df12:	2220      	movs	r2, #32
 800df14:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800df18:	687b      	ldr	r3, [r7, #4]
 800df1a:	2200      	movs	r2, #0
 800df1c:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 800df20:	2300      	movs	r3, #0
}
 800df22:	4618      	mov	r0, r3
 800df24:	3710      	adds	r7, #16
 800df26:	46bd      	mov	sp, r7
 800df28:	bd80      	pop	{r7, pc}

0800df2a <UARTEx_Wakeup_AddressConfig>:
  * @param huart           UART handle.
  * @param WakeUpSelection UART wake up from stop mode parameters.
  * @retval None
  */
static void UARTEx_Wakeup_AddressConfig(UART_HandleTypeDef *huart, UART_WakeUpTypeDef WakeUpSelection)
{
 800df2a:	b480      	push	{r7}
 800df2c:	b085      	sub	sp, #20
 800df2e:	af00      	add	r7, sp, #0
 800df30:	60f8      	str	r0, [r7, #12]
 800df32:	1d3b      	adds	r3, r7, #4
 800df34:	e883 0006 	stmia.w	r3, {r1, r2}
  assert_param(IS_UART_ADDRESSLENGTH_DETECT(WakeUpSelection.AddressLength));

  /* Set the USART address length */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_ADDM7, WakeUpSelection.AddressLength);
 800df38:	68fb      	ldr	r3, [r7, #12]
 800df3a:	681b      	ldr	r3, [r3, #0]
 800df3c:	685b      	ldr	r3, [r3, #4]
 800df3e:	f023 0210 	bic.w	r2, r3, #16
 800df42:	893b      	ldrh	r3, [r7, #8]
 800df44:	4619      	mov	r1, r3
 800df46:	68fb      	ldr	r3, [r7, #12]
 800df48:	681b      	ldr	r3, [r3, #0]
 800df4a:	430a      	orrs	r2, r1
 800df4c:	605a      	str	r2, [r3, #4]

  /* Set the USART address node */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_ADD, ((uint32_t)WakeUpSelection.Address << UART_CR2_ADDRESS_LSB_POS));
 800df4e:	68fb      	ldr	r3, [r7, #12]
 800df50:	681b      	ldr	r3, [r3, #0]
 800df52:	685b      	ldr	r3, [r3, #4]
 800df54:	f023 417f 	bic.w	r1, r3, #4278190080	; 0xff000000
 800df58:	7abb      	ldrb	r3, [r7, #10]
 800df5a:	061a      	lsls	r2, r3, #24
 800df5c:	68fb      	ldr	r3, [r7, #12]
 800df5e:	681b      	ldr	r3, [r3, #0]
 800df60:	430a      	orrs	r2, r1
 800df62:	605a      	str	r2, [r3, #4]
}
 800df64:	bf00      	nop
 800df66:	3714      	adds	r7, #20
 800df68:	46bd      	mov	sp, r7
 800df6a:	bc80      	pop	{r7}
 800df6c:	4770      	bx	lr
	...

0800df70 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800df70:	b480      	push	{r7}
 800df72:	b085      	sub	sp, #20
 800df74:	af00      	add	r7, sp, #0
 800df76:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800df78:	687b      	ldr	r3, [r7, #4]
 800df7a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800df7c:	2b00      	cmp	r3, #0
 800df7e:	d108      	bne.n	800df92 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800df80:	687b      	ldr	r3, [r7, #4]
 800df82:	2201      	movs	r2, #1
 800df84:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 800df88:	687b      	ldr	r3, [r7, #4]
 800df8a:	2201      	movs	r2, #1
 800df8c:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800df90:	e031      	b.n	800dff6 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800df92:	2308      	movs	r3, #8
 800df94:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800df96:	2308      	movs	r3, #8
 800df98:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800df9a:	687b      	ldr	r3, [r7, #4]
 800df9c:	681b      	ldr	r3, [r3, #0]
 800df9e:	689b      	ldr	r3, [r3, #8]
 800dfa0:	0e5b      	lsrs	r3, r3, #25
 800dfa2:	b2db      	uxtb	r3, r3
 800dfa4:	f003 0307 	and.w	r3, r3, #7
 800dfa8:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800dfaa:	687b      	ldr	r3, [r7, #4]
 800dfac:	681b      	ldr	r3, [r3, #0]
 800dfae:	689b      	ldr	r3, [r3, #8]
 800dfb0:	0f5b      	lsrs	r3, r3, #29
 800dfb2:	b2db      	uxtb	r3, r3
 800dfb4:	f003 0307 	and.w	r3, r3, #7
 800dfb8:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800dfba:	7bbb      	ldrb	r3, [r7, #14]
 800dfbc:	7b3a      	ldrb	r2, [r7, #12]
 800dfbe:	4910      	ldr	r1, [pc, #64]	; (800e000 <UARTEx_SetNbDataToProcess+0x90>)
 800dfc0:	5c8a      	ldrb	r2, [r1, r2]
 800dfc2:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800dfc6:	7b3a      	ldrb	r2, [r7, #12]
 800dfc8:	490e      	ldr	r1, [pc, #56]	; (800e004 <UARTEx_SetNbDataToProcess+0x94>)
 800dfca:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800dfcc:	fb93 f3f2 	sdiv	r3, r3, r2
 800dfd0:	b29a      	uxth	r2, r3
 800dfd2:	687b      	ldr	r3, [r7, #4]
 800dfd4:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800dfd8:	7bfb      	ldrb	r3, [r7, #15]
 800dfda:	7b7a      	ldrb	r2, [r7, #13]
 800dfdc:	4908      	ldr	r1, [pc, #32]	; (800e000 <UARTEx_SetNbDataToProcess+0x90>)
 800dfde:	5c8a      	ldrb	r2, [r1, r2]
 800dfe0:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800dfe4:	7b7a      	ldrb	r2, [r7, #13]
 800dfe6:	4907      	ldr	r1, [pc, #28]	; (800e004 <UARTEx_SetNbDataToProcess+0x94>)
 800dfe8:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800dfea:	fb93 f3f2 	sdiv	r3, r3, r2
 800dfee:	b29a      	uxth	r2, r3
 800dff0:	687b      	ldr	r3, [r7, #4]
 800dff2:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 800dff6:	bf00      	nop
 800dff8:	3714      	adds	r7, #20
 800dffa:	46bd      	mov	sp, r7
 800dffc:	bc80      	pop	{r7}
 800dffe:	4770      	bx	lr
 800e000:	08021aa4 	.word	0x08021aa4
 800e004:	08021aac 	.word	0x08021aac

0800e008 <MX_LoRaWAN_Init>:
/* USER CODE END PFP */

/* Exported functions --------------------------------------------------------*/

void MX_LoRaWAN_Init(void)
{
 800e008:	b580      	push	{r7, lr}
 800e00a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MX_LoRaWAN_Init_1 */

  /* USER CODE END MX_LoRaWAN_Init_1 */
  SystemApp_Init();
 800e00c:	f7f4 fad0 	bl	80025b0 <SystemApp_Init>
  /* USER CODE BEGIN MX_LoRaWAN_Init_2 */

  /* USER CODE END MX_LoRaWAN_Init_2 */
  LoRaWAN_Init();
 800e010:	f000 f854 	bl	800e0bc <LoRaWAN_Init>
  /* USER CODE BEGIN MX_LoRaWAN_Init_3 */

  /* USER CODE END MX_LoRaWAN_Init_3 */
}
 800e014:	bf00      	nop
 800e016:	bd80      	pop	{r7, pc}

0800e018 <MX_LoRaWAN_Process>:

void MX_LoRaWAN_Process(void)
{
 800e018:	b580      	push	{r7, lr}
 800e01a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MX_LoRaWAN_Process_1 */

  /* USER CODE END MX_LoRaWAN_Process_1 */
  UTIL_SEQ_Run(UTIL_SEQ_DEFAULT);
 800e01c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800e020:	f011 fbb6 	bl	801f790 <UTIL_SEQ_Run>
  /* USER CODE BEGIN MX_LoRaWAN_Process_2 */

  /* USER CODE END MX_LoRaWAN_Process_2 */
}
 800e024:	bf00      	nop
 800e026:	bd80      	pop	{r7, pc}

0800e028 <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 800e028:	b480      	push	{r7}
 800e02a:	af00      	add	r7, sp, #0
  __ASM volatile ("dsb 0xF":::"memory");
 800e02c:	f3bf 8f4f 	dsb	sy
}
 800e030:	bf00      	nop
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 800e032:	4b06      	ldr	r3, [pc, #24]	; (800e04c <__NVIC_SystemReset+0x24>)
 800e034:	68db      	ldr	r3, [r3, #12]
 800e036:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 800e03a:	4904      	ldr	r1, [pc, #16]	; (800e04c <__NVIC_SystemReset+0x24>)
 800e03c:	4b04      	ldr	r3, [pc, #16]	; (800e050 <__NVIC_SystemReset+0x28>)
 800e03e:	4313      	orrs	r3, r2
 800e040:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 800e042:	f3bf 8f4f 	dsb	sy
}
 800e046:	bf00      	nop
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 800e048:	bf00      	nop
 800e04a:	e7fd      	b.n	800e048 <__NVIC_SystemReset+0x20>
 800e04c:	e000ed00 	.word	0xe000ed00
 800e050:	05fa0004 	.word	0x05fa0004

0800e054 <disableLoRaWAN>:
/* USER CODE END PV */

/* Exported functions ---------------------------------------------------------*/
/* USER CODE BEGIN EF */

void disableLoRaWAN(void){
 800e054:	b580      	push	{r7, lr}
 800e056:	b084      	sub	sp, #16
 800e058:	af00      	add	r7, sp, #0
	// Determine the total number of tasks from the last value in the enum
	int totalTasks = (int)CFG_SEQ_Task_NBR;
 800e05a:	2304      	movs	r3, #4
 800e05c:	60bb      	str	r3, [r7, #8]

	// Iterate through each task ID
	for (int taskID = CFG_SEQ_Task_LmHandlerProcess; taskID < totalTasks; taskID++) {
 800e05e:	2300      	movs	r3, #0
 800e060:	60fb      	str	r3, [r7, #12]
 800e062:	e00a      	b.n	800e07a <disableLoRaWAN+0x26>
		UTIL_SEQ_bm_t taskMask = (1U << taskID);
 800e064:	2201      	movs	r2, #1
 800e066:	68fb      	ldr	r3, [r7, #12]
 800e068:	fa02 f303 	lsl.w	r3, r2, r3
 800e06c:	607b      	str	r3, [r7, #4]

		UTIL_SEQ_PauseTask(taskMask);
 800e06e:	6878      	ldr	r0, [r7, #4]
 800e070:	f011 fcd8 	bl	801fa24 <UTIL_SEQ_PauseTask>
	for (int taskID = CFG_SEQ_Task_LmHandlerProcess; taskID < totalTasks; taskID++) {
 800e074:	68fb      	ldr	r3, [r7, #12]
 800e076:	3301      	adds	r3, #1
 800e078:	60fb      	str	r3, [r7, #12]
 800e07a:	68fa      	ldr	r2, [r7, #12]
 800e07c:	68bb      	ldr	r3, [r7, #8]
 800e07e:	429a      	cmp	r2, r3
 800e080:	dbf0      	blt.n	800e064 <disableLoRaWAN+0x10>
	}
	UTIL_TIMER_Stop(&TxTimer);
 800e082:	4809      	ldr	r0, [pc, #36]	; (800e0a8 <disableLoRaWAN+0x54>)
 800e084:	f011 fde8 	bl	801fc58 <UTIL_TIMER_Stop>
	UTIL_TIMER_Stop(&StopJoinTimer);
 800e088:	4808      	ldr	r0, [pc, #32]	; (800e0ac <disableLoRaWAN+0x58>)
 800e08a:	f011 fde5 	bl	801fc58 <UTIL_TIMER_Stop>
	UTIL_TIMER_Stop(&TxLedTimer);
 800e08e:	4808      	ldr	r0, [pc, #32]	; (800e0b0 <disableLoRaWAN+0x5c>)
 800e090:	f011 fde2 	bl	801fc58 <UTIL_TIMER_Stop>
	UTIL_TIMER_Stop(&RxLedTimer);
 800e094:	4807      	ldr	r0, [pc, #28]	; (800e0b4 <disableLoRaWAN+0x60>)
 800e096:	f011 fddf 	bl	801fc58 <UTIL_TIMER_Stop>
	UTIL_TIMER_Stop(&JoinLedTimer);
 800e09a:	4807      	ldr	r0, [pc, #28]	; (800e0b8 <disableLoRaWAN+0x64>)
 800e09c:	f011 fddc 	bl	801fc58 <UTIL_TIMER_Stop>
}
 800e0a0:	bf00      	nop
 800e0a2:	3710      	adds	r7, #16
 800e0a4:	46bd      	mov	sp, r7
 800e0a6:	bd80      	pop	{r7, pc}
 800e0a8:	200005c0 	.word	0x200005c0
 800e0ac:	200005d8 	.word	0x200005d8
 800e0b0:	200006e4 	.word	0x200006e4
 800e0b4:	200006fc 	.word	0x200006fc
 800e0b8:	20000714 	.word	0x20000714

0800e0bc <LoRaWAN_Init>:

/* USER CODE END EF */

void LoRaWAN_Init(void)
{
 800e0bc:	b580      	push	{r7, lr}
 800e0be:	b086      	sub	sp, #24
 800e0c0:	af04      	add	r7, sp, #16
  /* USER CODE BEGIN LoRaWAN_Init_LV */
  uint32_t feature_version = 0UL;
 800e0c2:	2300      	movs	r3, #0
 800e0c4:	607b      	str	r3, [r7, #4]
  /* USER CODE END LoRaWAN_Init_LV */

  /* USER CODE BEGIN LoRaWAN_Init_1 */

  /* Get LoRaWAN APP version*/
  APP_LOG(TS_OFF, VLEVEL_M, "APPLICATION_VERSION: V%X.%X.%X\r\n",
 800e0c6:	2300      	movs	r3, #0
 800e0c8:	9302      	str	r3, [sp, #8]
 800e0ca:	2303      	movs	r3, #3
 800e0cc:	9301      	str	r3, [sp, #4]
 800e0ce:	2301      	movs	r3, #1
 800e0d0:	9300      	str	r3, [sp, #0]
 800e0d2:	4b59      	ldr	r3, [pc, #356]	; (800e238 <LoRaWAN_Init+0x17c>)
 800e0d4:	2200      	movs	r2, #0
 800e0d6:	2100      	movs	r1, #0
 800e0d8:	2002      	movs	r0, #2
 800e0da:	f011 ffc7 	bl	802006c <UTIL_ADV_TRACE_COND_FSend>
          (uint8_t)(APP_VERSION_MAIN),
          (uint8_t)(APP_VERSION_SUB1),
          (uint8_t)(APP_VERSION_SUB2));

  /* Get MW LoRaWAN info */
  APP_LOG(TS_OFF, VLEVEL_M, "MW_LORAWAN_VERSION:  V%X.%X.%X\r\n",
 800e0de:	2300      	movs	r3, #0
 800e0e0:	9302      	str	r3, [sp, #8]
 800e0e2:	2305      	movs	r3, #5
 800e0e4:	9301      	str	r3, [sp, #4]
 800e0e6:	2302      	movs	r3, #2
 800e0e8:	9300      	str	r3, [sp, #0]
 800e0ea:	4b54      	ldr	r3, [pc, #336]	; (800e23c <LoRaWAN_Init+0x180>)
 800e0ec:	2200      	movs	r2, #0
 800e0ee:	2100      	movs	r1, #0
 800e0f0:	2002      	movs	r0, #2
 800e0f2:	f011 ffbb 	bl	802006c <UTIL_ADV_TRACE_COND_FSend>
          (uint8_t)(LORAWAN_VERSION_MAIN),
          (uint8_t)(LORAWAN_VERSION_SUB1),
          (uint8_t)(LORAWAN_VERSION_SUB2));

  /* Get MW SubGhz_Phy info */
  APP_LOG(TS_OFF, VLEVEL_M, "MW_RADIO_VERSION:    V%X.%X.%X\r\n",
 800e0f6:	2300      	movs	r3, #0
 800e0f8:	9302      	str	r3, [sp, #8]
 800e0fa:	2303      	movs	r3, #3
 800e0fc:	9301      	str	r3, [sp, #4]
 800e0fe:	2301      	movs	r3, #1
 800e100:	9300      	str	r3, [sp, #0]
 800e102:	4b4f      	ldr	r3, [pc, #316]	; (800e240 <LoRaWAN_Init+0x184>)
 800e104:	2200      	movs	r2, #0
 800e106:	2100      	movs	r1, #0
 800e108:	2002      	movs	r0, #2
 800e10a:	f011 ffaf 	bl	802006c <UTIL_ADV_TRACE_COND_FSend>
          (uint8_t)(SUBGHZ_PHY_VERSION_MAIN),
          (uint8_t)(SUBGHZ_PHY_VERSION_SUB1),
          (uint8_t)(SUBGHZ_PHY_VERSION_SUB2));

  /* Get LoRaWAN Link Layer info */
  LmHandlerGetVersion(LORAMAC_HANDLER_L2_VERSION, &feature_version);
 800e10e:	1d3b      	adds	r3, r7, #4
 800e110:	4619      	mov	r1, r3
 800e112:	2000      	movs	r0, #0
 800e114:	f003 fa70 	bl	80115f8 <LmHandlerGetVersion>
  APP_LOG(TS_OFF, VLEVEL_M, "L2_SPEC_VERSION:     V%X.%X.%X\r\n",
 800e118:	687b      	ldr	r3, [r7, #4]
 800e11a:	0e1b      	lsrs	r3, r3, #24
 800e11c:	b2db      	uxtb	r3, r3
 800e11e:	461a      	mov	r2, r3
 800e120:	687b      	ldr	r3, [r7, #4]
 800e122:	0c1b      	lsrs	r3, r3, #16
 800e124:	b2db      	uxtb	r3, r3
 800e126:	4619      	mov	r1, r3
 800e128:	687b      	ldr	r3, [r7, #4]
 800e12a:	0a1b      	lsrs	r3, r3, #8
 800e12c:	b2db      	uxtb	r3, r3
 800e12e:	9302      	str	r3, [sp, #8]
 800e130:	9101      	str	r1, [sp, #4]
 800e132:	9200      	str	r2, [sp, #0]
 800e134:	4b43      	ldr	r3, [pc, #268]	; (800e244 <LoRaWAN_Init+0x188>)
 800e136:	2200      	movs	r2, #0
 800e138:	2100      	movs	r1, #0
 800e13a:	2002      	movs	r0, #2
 800e13c:	f011 ff96 	bl	802006c <UTIL_ADV_TRACE_COND_FSend>
          (uint8_t)(feature_version >> 24),
          (uint8_t)(feature_version >> 16),
          (uint8_t)(feature_version >> 8));

  /* Get LoRaWAN Regional Parameters info */
  LmHandlerGetVersion(LORAMAC_HANDLER_REGION_VERSION, &feature_version);
 800e140:	1d3b      	adds	r3, r7, #4
 800e142:	4619      	mov	r1, r3
 800e144:	2001      	movs	r0, #1
 800e146:	f003 fa57 	bl	80115f8 <LmHandlerGetVersion>
  APP_LOG(TS_OFF, VLEVEL_M, "RP_SPEC_VERSION:     V%X-%X.%X.%X\r\n",
 800e14a:	687b      	ldr	r3, [r7, #4]
 800e14c:	0e1b      	lsrs	r3, r3, #24
 800e14e:	b2db      	uxtb	r3, r3
 800e150:	461a      	mov	r2, r3
 800e152:	687b      	ldr	r3, [r7, #4]
 800e154:	0c1b      	lsrs	r3, r3, #16
 800e156:	b2db      	uxtb	r3, r3
 800e158:	4619      	mov	r1, r3
 800e15a:	687b      	ldr	r3, [r7, #4]
 800e15c:	0a1b      	lsrs	r3, r3, #8
 800e15e:	b2db      	uxtb	r3, r3
 800e160:	6878      	ldr	r0, [r7, #4]
 800e162:	b2c0      	uxtb	r0, r0
 800e164:	9003      	str	r0, [sp, #12]
 800e166:	9302      	str	r3, [sp, #8]
 800e168:	9101      	str	r1, [sp, #4]
 800e16a:	9200      	str	r2, [sp, #0]
 800e16c:	4b36      	ldr	r3, [pc, #216]	; (800e248 <LoRaWAN_Init+0x18c>)
 800e16e:	2200      	movs	r2, #0
 800e170:	2100      	movs	r1, #0
 800e172:	2002      	movs	r0, #2
 800e174:	f011 ff7a 	bl	802006c <UTIL_ADV_TRACE_COND_FSend>
          (uint8_t)(feature_version >> 24),
          (uint8_t)(feature_version >> 16),
          (uint8_t)(feature_version >> 8),
          (uint8_t)(feature_version));

  UTIL_TIMER_Create(&TxLedTimer, LED_PERIOD_TIME, UTIL_TIMER_ONESHOT, OnTxTimerLedEvent, NULL);
 800e178:	2300      	movs	r3, #0
 800e17a:	9300      	str	r3, [sp, #0]
 800e17c:	4b33      	ldr	r3, [pc, #204]	; (800e24c <LoRaWAN_Init+0x190>)
 800e17e:	2200      	movs	r2, #0
 800e180:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 800e184:	4832      	ldr	r0, [pc, #200]	; (800e250 <LoRaWAN_Init+0x194>)
 800e186:	f011 fcc3 	bl	801fb10 <UTIL_TIMER_Create>
  UTIL_TIMER_Create(&RxLedTimer, LED_PERIOD_TIME, UTIL_TIMER_ONESHOT, OnRxTimerLedEvent, NULL);
 800e18a:	2300      	movs	r3, #0
 800e18c:	9300      	str	r3, [sp, #0]
 800e18e:	4b31      	ldr	r3, [pc, #196]	; (800e254 <LoRaWAN_Init+0x198>)
 800e190:	2200      	movs	r2, #0
 800e192:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 800e196:	4830      	ldr	r0, [pc, #192]	; (800e258 <LoRaWAN_Init+0x19c>)
 800e198:	f011 fcba 	bl	801fb10 <UTIL_TIMER_Create>
  UTIL_TIMER_Create(&JoinLedTimer, LED_PERIOD_TIME, UTIL_TIMER_PERIODIC, OnJoinTimerLedEvent, NULL);
 800e19c:	2300      	movs	r3, #0
 800e19e:	9300      	str	r3, [sp, #0]
 800e1a0:	4b2e      	ldr	r3, [pc, #184]	; (800e25c <LoRaWAN_Init+0x1a0>)
 800e1a2:	2201      	movs	r2, #1
 800e1a4:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 800e1a8:	482d      	ldr	r0, [pc, #180]	; (800e260 <LoRaWAN_Init+0x1a4>)
 800e1aa:	f011 fcb1 	bl	801fb10 <UTIL_TIMER_Create>

  /* USER CODE END LoRaWAN_Init_1 */

  UTIL_TIMER_Create(&StopJoinTimer, JOIN_TIME, UTIL_TIMER_ONESHOT, OnStopJoinTimerEvent, NULL);
 800e1ae:	2300      	movs	r3, #0
 800e1b0:	9300      	str	r3, [sp, #0]
 800e1b2:	4b2c      	ldr	r3, [pc, #176]	; (800e264 <LoRaWAN_Init+0x1a8>)
 800e1b4:	2200      	movs	r2, #0
 800e1b6:	f44f 61fa 	mov.w	r1, #2000	; 0x7d0
 800e1ba:	482b      	ldr	r0, [pc, #172]	; (800e268 <LoRaWAN_Init+0x1ac>)
 800e1bc:	f011 fca8 	bl	801fb10 <UTIL_TIMER_Create>

  UTIL_SEQ_RegTask((1 << CFG_SEQ_Task_LmHandlerProcess), UTIL_SEQ_RFU, LmHandlerProcess);
 800e1c0:	4a2a      	ldr	r2, [pc, #168]	; (800e26c <LoRaWAN_Init+0x1b0>)
 800e1c2:	2100      	movs	r1, #0
 800e1c4:	2001      	movs	r0, #1
 800e1c6:	f011 fbdf 	bl	801f988 <UTIL_SEQ_RegTask>

  UTIL_SEQ_RegTask((1 << CFG_SEQ_Task_LoRaSendOnTxTimerOrButtonEvent), UTIL_SEQ_RFU, SendTxData);
 800e1ca:	4a29      	ldr	r2, [pc, #164]	; (800e270 <LoRaWAN_Init+0x1b4>)
 800e1cc:	2100      	movs	r1, #0
 800e1ce:	2002      	movs	r0, #2
 800e1d0:	f011 fbda 	bl	801f988 <UTIL_SEQ_RegTask>
  UTIL_SEQ_RegTask((1 << CFG_SEQ_Task_LoRaStoreContextEvent), UTIL_SEQ_RFU, StoreContext);
 800e1d4:	4a27      	ldr	r2, [pc, #156]	; (800e274 <LoRaWAN_Init+0x1b8>)
 800e1d6:	2100      	movs	r1, #0
 800e1d8:	2004      	movs	r0, #4
 800e1da:	f011 fbd5 	bl	801f988 <UTIL_SEQ_RegTask>
  UTIL_SEQ_RegTask((1 << CFG_SEQ_Task_LoRaStopJoinEvent), UTIL_SEQ_RFU, StopJoin);
 800e1de:	4a26      	ldr	r2, [pc, #152]	; (800e278 <LoRaWAN_Init+0x1bc>)
 800e1e0:	2100      	movs	r1, #0
 800e1e2:	2008      	movs	r0, #8
 800e1e4:	f011 fbd0 	bl	801f988 <UTIL_SEQ_RegTask>

  /* Init Info table used by LmHandler*/
  LoraInfo_Init();
 800e1e8:	f000 fd64 	bl	800ecb4 <LoraInfo_Init>

  /* Init the Lora Stack*/
  LmHandlerInit(&LmHandlerCallbacks, APP_VERSION);
 800e1ec:	4923      	ldr	r1, [pc, #140]	; (800e27c <LoRaWAN_Init+0x1c0>)
 800e1ee:	4824      	ldr	r0, [pc, #144]	; (800e280 <LoRaWAN_Init+0x1c4>)
 800e1f0:	f002 fa74 	bl	80106dc <LmHandlerInit>

  LmHandlerConfigure(&LmHandlerParams);
 800e1f4:	4823      	ldr	r0, [pc, #140]	; (800e284 <LoRaWAN_Init+0x1c8>)
 800e1f6:	f002 fadf 	bl	80107b8 <LmHandlerConfigure>

  /* USER CODE BEGIN LoRaWAN_Init_2 */
  UTIL_TIMER_Start(&JoinLedTimer);
 800e1fa:	4819      	ldr	r0, [pc, #100]	; (800e260 <LoRaWAN_Init+0x1a4>)
 800e1fc:	f011 fcbe 	bl	801fb7c <UTIL_TIMER_Start>

  /* USER CODE END LoRaWAN_Init_2 */

  LmHandlerJoin(ActivationType, ForceRejoin);
 800e200:	4b21      	ldr	r3, [pc, #132]	; (800e288 <LoRaWAN_Init+0x1cc>)
 800e202:	781b      	ldrb	r3, [r3, #0]
 800e204:	4a21      	ldr	r2, [pc, #132]	; (800e28c <LoRaWAN_Init+0x1d0>)
 800e206:	7812      	ldrb	r2, [r2, #0]
 800e208:	4611      	mov	r1, r2
 800e20a:	4618      	mov	r0, r3
 800e20c:	f002 fc2c 	bl	8010a68 <LmHandlerJoin>

  if (EventType == TX_ON_TIMER)
 800e210:	4b1f      	ldr	r3, [pc, #124]	; (800e290 <LoRaWAN_Init+0x1d4>)
 800e212:	781b      	ldrb	r3, [r3, #0]
 800e214:	2b00      	cmp	r3, #0
 800e216:	d10b      	bne.n	800e230 <LoRaWAN_Init+0x174>
  {
    /* send every time timer elapses */
    UTIL_TIMER_Create(&TxTimer, TxPeriodicity, UTIL_TIMER_ONESHOT, OnTxTimerEvent, NULL);
 800e218:	4b1e      	ldr	r3, [pc, #120]	; (800e294 <LoRaWAN_Init+0x1d8>)
 800e21a:	6819      	ldr	r1, [r3, #0]
 800e21c:	2300      	movs	r3, #0
 800e21e:	9300      	str	r3, [sp, #0]
 800e220:	4b1d      	ldr	r3, [pc, #116]	; (800e298 <LoRaWAN_Init+0x1dc>)
 800e222:	2200      	movs	r2, #0
 800e224:	481d      	ldr	r0, [pc, #116]	; (800e29c <LoRaWAN_Init+0x1e0>)
 800e226:	f011 fc73 	bl	801fb10 <UTIL_TIMER_Create>
    UTIL_TIMER_Start(&TxTimer);
 800e22a:	481c      	ldr	r0, [pc, #112]	; (800e29c <LoRaWAN_Init+0x1e0>)
 800e22c:	f011 fca6 	bl	801fb7c <UTIL_TIMER_Start>
  }

  /* USER CODE BEGIN LoRaWAN_Init_Last */

  /* USER CODE END LoRaWAN_Init_Last */
}
 800e230:	bf00      	nop
 800e232:	3708      	adds	r7, #8
 800e234:	46bd      	mov	sp, r7
 800e236:	bd80      	pop	{r7, pc}
 800e238:	08021114 	.word	0x08021114
 800e23c:	08021138 	.word	0x08021138
 800e240:	0802115c 	.word	0x0802115c
 800e244:	08021180 	.word	0x08021180
 800e248:	080211a4 	.word	0x080211a4
 800e24c:	0800e7d5 	.word	0x0800e7d5
 800e250:	200006e4 	.word	0x200006e4
 800e254:	0800e7e7 	.word	0x0800e7e7
 800e258:	200006fc 	.word	0x200006fc
 800e25c:	0800e7f9 	.word	0x0800e7f9
 800e260:	20000714 	.word	0x20000714
 800e264:	0800ebb5 	.word	0x0800ebb5
 800e268:	200005d8 	.word	0x200005d8
 800e26c:	080109fd 	.word	0x080109fd
 800e270:	0800e3e9 	.word	0x0800e3e9
 800e274:	0800ebd9 	.word	0x0800ebd9
 800e278:	0800eb35 	.word	0x0800eb35
 800e27c:	01030000 	.word	0x01030000
 800e280:	20000024 	.word	0x20000024
 800e284:	20000070 	.word	0x20000070
 800e288:	20000020 	.word	0x20000020
 800e28c:	20000021 	.word	0x20000021
 800e290:	200005bc 	.word	0x200005bc
 800e294:	20000088 	.word	0x20000088
 800e298:	0800e7a1 	.word	0x0800e7a1
 800e29c:	200005c0 	.word	0x200005c0

0800e2a0 <OnRxData>:
/* USER CODE BEGIN PrFD */

/* USER CODE END PrFD */

static void OnRxData(LmHandlerAppData_t *appData, LmHandlerRxParams_t *params)
{
 800e2a0:	b5b0      	push	{r4, r5, r7, lr}
 800e2a2:	b08a      	sub	sp, #40	; 0x28
 800e2a4:	af06      	add	r7, sp, #24
 800e2a6:	6078      	str	r0, [r7, #4]
 800e2a8:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN OnRxData_1 */
  uint8_t RxPort = 0;
 800e2aa:	2300      	movs	r3, #0
 800e2ac:	73fb      	strb	r3, [r7, #15]

  if (params != NULL)
 800e2ae:	683b      	ldr	r3, [r7, #0]
 800e2b0:	2b00      	cmp	r3, #0
 800e2b2:	f000 8086 	beq.w	800e3c2 <OnRxData+0x122>
  {

    UTIL_TIMER_Start(&RxLedTimer);
 800e2b6:	4845      	ldr	r0, [pc, #276]	; (800e3cc <OnRxData+0x12c>)
 800e2b8:	f011 fc60 	bl	801fb7c <UTIL_TIMER_Start>

    if (params->IsMcpsIndication)
 800e2bc:	683b      	ldr	r3, [r7, #0]
 800e2be:	781b      	ldrb	r3, [r3, #0]
 800e2c0:	2b00      	cmp	r3, #0
 800e2c2:	d05a      	beq.n	800e37a <OnRxData+0xda>
    {
      if (appData != NULL)
 800e2c4:	687b      	ldr	r3, [r7, #4]
 800e2c6:	2b00      	cmp	r3, #0
 800e2c8:	d057      	beq.n	800e37a <OnRxData+0xda>
      {
        RxPort = appData->Port;
 800e2ca:	687b      	ldr	r3, [r7, #4]
 800e2cc:	781b      	ldrb	r3, [r3, #0]
 800e2ce:	73fb      	strb	r3, [r7, #15]
        if (appData->Buffer != NULL)
 800e2d0:	687b      	ldr	r3, [r7, #4]
 800e2d2:	685b      	ldr	r3, [r3, #4]
 800e2d4:	2b00      	cmp	r3, #0
 800e2d6:	d050      	beq.n	800e37a <OnRxData+0xda>
        {
          switch (appData->Port)
 800e2d8:	687b      	ldr	r3, [r7, #4]
 800e2da:	781b      	ldrb	r3, [r3, #0]
 800e2dc:	2b02      	cmp	r3, #2
 800e2de:	d01f      	beq.n	800e320 <OnRxData+0x80>
 800e2e0:	2b03      	cmp	r3, #3
 800e2e2:	d145      	bne.n	800e370 <OnRxData+0xd0>
          {
            case LORAWAN_SWITCH_CLASS_PORT:
              /*this port switches the class*/
              if (appData->BufferSize == 1)
 800e2e4:	687b      	ldr	r3, [r7, #4]
 800e2e6:	785b      	ldrb	r3, [r3, #1]
 800e2e8:	2b01      	cmp	r3, #1
 800e2ea:	d143      	bne.n	800e374 <OnRxData+0xd4>
              {
                switch (appData->Buffer[0])
 800e2ec:	687b      	ldr	r3, [r7, #4]
 800e2ee:	685b      	ldr	r3, [r3, #4]
 800e2f0:	781b      	ldrb	r3, [r3, #0]
 800e2f2:	2b02      	cmp	r3, #2
 800e2f4:	d00e      	beq.n	800e314 <OnRxData+0x74>
 800e2f6:	2b02      	cmp	r3, #2
 800e2f8:	dc10      	bgt.n	800e31c <OnRxData+0x7c>
 800e2fa:	2b00      	cmp	r3, #0
 800e2fc:	d002      	beq.n	800e304 <OnRxData+0x64>
 800e2fe:	2b01      	cmp	r3, #1
 800e300:	d004      	beq.n	800e30c <OnRxData+0x6c>
                  {
                    LmHandlerRequestClass(CLASS_C);
                    break;
                  }
                  default:
                    break;
 800e302:	e00b      	b.n	800e31c <OnRxData+0x7c>
                    LmHandlerRequestClass(CLASS_A);
 800e304:	2000      	movs	r0, #0
 800e306:	f002 fd63 	bl	8010dd0 <LmHandlerRequestClass>
                    break;
 800e30a:	e008      	b.n	800e31e <OnRxData+0x7e>
                    LmHandlerRequestClass(CLASS_B);
 800e30c:	2001      	movs	r0, #1
 800e30e:	f002 fd5f 	bl	8010dd0 <LmHandlerRequestClass>
                    break;
 800e312:	e004      	b.n	800e31e <OnRxData+0x7e>
                    LmHandlerRequestClass(CLASS_C);
 800e314:	2002      	movs	r0, #2
 800e316:	f002 fd5b 	bl	8010dd0 <LmHandlerRequestClass>
                    break;
 800e31a:	e000      	b.n	800e31e <OnRxData+0x7e>
                    break;
 800e31c:	bf00      	nop
                }
              }
              break;
 800e31e:	e029      	b.n	800e374 <OnRxData+0xd4>
            case LORAWAN_USER_APP_PORT:
              if (appData->BufferSize == 1)
 800e320:	687b      	ldr	r3, [r7, #4]
 800e322:	785b      	ldrb	r3, [r3, #1]
 800e324:	2b01      	cmp	r3, #1
 800e326:	d127      	bne.n	800e378 <OnRxData+0xd8>
              {
                AppLedStateOn = appData->Buffer[0] & 0x01;
 800e328:	687b      	ldr	r3, [r7, #4]
 800e32a:	685b      	ldr	r3, [r3, #4]
 800e32c:	781b      	ldrb	r3, [r3, #0]
 800e32e:	f003 0301 	and.w	r3, r3, #1
 800e332:	b2da      	uxtb	r2, r3
 800e334:	4b26      	ldr	r3, [pc, #152]	; (800e3d0 <OnRxData+0x130>)
 800e336:	701a      	strb	r2, [r3, #0]
                if (AppLedStateOn == RESET)
 800e338:	4b25      	ldr	r3, [pc, #148]	; (800e3d0 <OnRxData+0x130>)
 800e33a:	781b      	ldrb	r3, [r3, #0]
 800e33c:	2b00      	cmp	r3, #0
 800e33e:	d10b      	bne.n	800e358 <OnRxData+0xb8>
                {
                  APP_LOG(TS_OFF, VLEVEL_H, "LED OFF\r\n");
 800e340:	4b24      	ldr	r3, [pc, #144]	; (800e3d4 <OnRxData+0x134>)
 800e342:	2200      	movs	r2, #0
 800e344:	2100      	movs	r1, #0
 800e346:	2003      	movs	r0, #3
 800e348:	f011 fe90 	bl	802006c <UTIL_ADV_TRACE_COND_FSend>
                  HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, GPIO_PIN_SET); /* LED_RED */
 800e34c:	2201      	movs	r2, #1
 800e34e:	2120      	movs	r1, #32
 800e350:	4821      	ldr	r0, [pc, #132]	; (800e3d8 <OnRxData+0x138>)
 800e352:	f7f9 fd3c 	bl	8007dce <HAL_GPIO_WritePin>
                {
                  APP_LOG(TS_OFF, VLEVEL_H, "LED ON\r\n");
                  HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, GPIO_PIN_RESET); /* LED_RED */
                }
              }
              break;
 800e356:	e00f      	b.n	800e378 <OnRxData+0xd8>
                  APP_LOG(TS_OFF, VLEVEL_H, "LED ON\r\n");
 800e358:	4b20      	ldr	r3, [pc, #128]	; (800e3dc <OnRxData+0x13c>)
 800e35a:	2200      	movs	r2, #0
 800e35c:	2100      	movs	r1, #0
 800e35e:	2003      	movs	r0, #3
 800e360:	f011 fe84 	bl	802006c <UTIL_ADV_TRACE_COND_FSend>
                  HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, GPIO_PIN_RESET); /* LED_RED */
 800e364:	2200      	movs	r2, #0
 800e366:	2120      	movs	r1, #32
 800e368:	481b      	ldr	r0, [pc, #108]	; (800e3d8 <OnRxData+0x138>)
 800e36a:	f7f9 fd30 	bl	8007dce <HAL_GPIO_WritePin>
              break;
 800e36e:	e003      	b.n	800e378 <OnRxData+0xd8>

            default:

              break;
 800e370:	bf00      	nop
 800e372:	e002      	b.n	800e37a <OnRxData+0xda>
              break;
 800e374:	bf00      	nop
 800e376:	e000      	b.n	800e37a <OnRxData+0xda>
              break;
 800e378:	bf00      	nop
          }
        }
      }
    }
    if (params->RxSlot < RX_SLOT_NONE)
 800e37a:	683b      	ldr	r3, [r7, #0]
 800e37c:	7c1b      	ldrb	r3, [r3, #16]
 800e37e:	2b05      	cmp	r3, #5
 800e380:	d81f      	bhi.n	800e3c2 <OnRxData+0x122>
    {
      APP_LOG(TS_OFF, VLEVEL_H, "###### D/L FRAME:%04d | PORT:%d | DR:%d | SLOT:%s | RSSI:%d | SNR:%d\r\n",
 800e382:	683b      	ldr	r3, [r7, #0]
 800e384:	68db      	ldr	r3, [r3, #12]
 800e386:	7bfa      	ldrb	r2, [r7, #15]
 800e388:	6839      	ldr	r1, [r7, #0]
 800e38a:	f991 1008 	ldrsb.w	r1, [r1, #8]
 800e38e:	460c      	mov	r4, r1
 800e390:	6839      	ldr	r1, [r7, #0]
 800e392:	7c09      	ldrb	r1, [r1, #16]
 800e394:	4608      	mov	r0, r1
 800e396:	4912      	ldr	r1, [pc, #72]	; (800e3e0 <OnRxData+0x140>)
 800e398:	f851 1020 	ldr.w	r1, [r1, r0, lsl #2]
 800e39c:	6838      	ldr	r0, [r7, #0]
 800e39e:	f990 0009 	ldrsb.w	r0, [r0, #9]
 800e3a2:	4605      	mov	r5, r0
 800e3a4:	6838      	ldr	r0, [r7, #0]
 800e3a6:	f990 000a 	ldrsb.w	r0, [r0, #10]
 800e3aa:	9005      	str	r0, [sp, #20]
 800e3ac:	9504      	str	r5, [sp, #16]
 800e3ae:	9103      	str	r1, [sp, #12]
 800e3b0:	9402      	str	r4, [sp, #8]
 800e3b2:	9201      	str	r2, [sp, #4]
 800e3b4:	9300      	str	r3, [sp, #0]
 800e3b6:	4b0b      	ldr	r3, [pc, #44]	; (800e3e4 <OnRxData+0x144>)
 800e3b8:	2200      	movs	r2, #0
 800e3ba:	2100      	movs	r1, #0
 800e3bc:	2003      	movs	r0, #3
 800e3be:	f011 fe55 	bl	802006c <UTIL_ADV_TRACE_COND_FSend>
              params->DownlinkCounter, RxPort, params->Datarate, slotStrings[params->RxSlot], params->Rssi, params->Snr);
    }
  }
  /* USER CODE END OnRxData_1 */
}
 800e3c2:	bf00      	nop
 800e3c4:	3710      	adds	r7, #16
 800e3c6:	46bd      	mov	sp, r7
 800e3c8:	bdb0      	pop	{r4, r5, r7, pc}
 800e3ca:	bf00      	nop
 800e3cc:	200006fc 	.word	0x200006fc
 800e3d0:	200006e2 	.word	0x200006e2
 800e3d4:	080211c8 	.word	0x080211c8
 800e3d8:	48000400 	.word	0x48000400
 800e3dc:	080211d4 	.word	0x080211d4
 800e3e0:	20000008 	.word	0x20000008
 800e3e4:	080211e0 	.word	0x080211e0

0800e3e8 <SendTxData>:

static void SendTxData(void)
{
 800e3e8:	b590      	push	{r4, r7, lr}
 800e3ea:	b093      	sub	sp, #76	; 0x4c
 800e3ec:	af02      	add	r7, sp, #8
  /* USER CODE BEGIN SendTxData_1 */
  LmHandlerErrorStatus_t status = LORAMAC_HANDLER_ERROR;
 800e3ee:	23ff      	movs	r3, #255	; 0xff
 800e3f0:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
  uint8_t batteryLevel = GetBatteryLevel();
 800e3f4:	f7f4 f90c 	bl	8002610 <GetBatteryLevel>
 800e3f8:	4603      	mov	r3, r0
 800e3fa:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36
  sensor_t sensor_data;
  UTIL_TIMER_Time_t nextTxIn = 0;
 800e3fe:	2300      	movs	r3, #0
 800e400:	63fb      	str	r3, [r7, #60]	; 0x3c

  uint16_t pressure = 0;
 800e402:	2300      	movs	r3, #0
 800e404:	86bb      	strh	r3, [r7, #52]	; 0x34
  int16_t temperature = 0;
 800e406:	2300      	movs	r3, #0
 800e408:	867b      	strh	r3, [r7, #50]	; 0x32
  uint16_t humidity = 0;
 800e40a:	2300      	movs	r3, #0
 800e40c:	863b      	strh	r3, [r7, #48]	; 0x30
  uint32_t i = 0;
 800e40e:	2300      	movs	r3, #0
 800e410:	63bb      	str	r3, [r7, #56]	; 0x38
  int32_t latitude = 0;
 800e412:	2300      	movs	r3, #0
 800e414:	62fb      	str	r3, [r7, #44]	; 0x2c
  int32_t longitude = 0;
 800e416:	2300      	movs	r3, #0
 800e418:	62bb      	str	r3, [r7, #40]	; 0x28
  uint16_t altitudeGps = 0;
 800e41a:	2300      	movs	r3, #0
 800e41c:	84fb      	strh	r3, [r7, #38]	; 0x26

  EnvSensors_Read(&sensor_data);
 800e41e:	1d3b      	adds	r3, r7, #4
 800e420:	4618      	mov	r0, r3
 800e422:	f7f4 fa67 	bl	80028f4 <EnvSensors_Read>

  APP_LOG(TS_ON, VLEVEL_M, "VDDA: %d\r\n", batteryLevel);
 800e426:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
 800e42a:	9300      	str	r3, [sp, #0]
 800e42c:	4b72      	ldr	r3, [pc, #456]	; (800e5f8 <SendTxData+0x210>)
 800e42e:	2201      	movs	r2, #1
 800e430:	2100      	movs	r1, #0
 800e432:	2002      	movs	r0, #2
 800e434:	f011 fe1a 	bl	802006c <UTIL_ADV_TRACE_COND_FSend>
  float temperature_f = sensor_data.temperature*100;
 800e438:	68bb      	ldr	r3, [r7, #8]
 800e43a:	4970      	ldr	r1, [pc, #448]	; (800e5fc <SendTxData+0x214>)
 800e43c:	4618      	mov	r0, r3
 800e43e:	f7f2 fcd3 	bl	8000de8 <__aeabi_fmul>
 800e442:	4603      	mov	r3, r0
 800e444:	623b      	str	r3, [r7, #32]
  APP_LOG(TS_ON, VLEVEL_M, "temp: %d.%02d [C]\r\n", (int)temperature_f / 100, (int)temperature_f % 100);
 800e446:	6a38      	ldr	r0, [r7, #32]
 800e448:	f7f2 fe1e 	bl	8001088 <__aeabi_f2iz>
 800e44c:	4603      	mov	r3, r0
 800e44e:	4a6c      	ldr	r2, [pc, #432]	; (800e600 <SendTxData+0x218>)
 800e450:	fb82 1203 	smull	r1, r2, r2, r3
 800e454:	1152      	asrs	r2, r2, #5
 800e456:	17db      	asrs	r3, r3, #31
 800e458:	1ad4      	subs	r4, r2, r3
 800e45a:	6a38      	ldr	r0, [r7, #32]
 800e45c:	f7f2 fe14 	bl	8001088 <__aeabi_f2iz>
 800e460:	4602      	mov	r2, r0
 800e462:	4b67      	ldr	r3, [pc, #412]	; (800e600 <SendTxData+0x218>)
 800e464:	fb83 1302 	smull	r1, r3, r3, r2
 800e468:	1159      	asrs	r1, r3, #5
 800e46a:	17d3      	asrs	r3, r2, #31
 800e46c:	1acb      	subs	r3, r1, r3
 800e46e:	2164      	movs	r1, #100	; 0x64
 800e470:	fb01 f303 	mul.w	r3, r1, r3
 800e474:	1ad3      	subs	r3, r2, r3
 800e476:	9301      	str	r3, [sp, #4]
 800e478:	9400      	str	r4, [sp, #0]
 800e47a:	4b62      	ldr	r3, [pc, #392]	; (800e604 <SendTxData+0x21c>)
 800e47c:	2201      	movs	r2, #1
 800e47e:	2100      	movs	r1, #0
 800e480:	2002      	movs	r0, #2
 800e482:	f011 fdf3 	bl	802006c <UTIL_ADV_TRACE_COND_FSend>
  temperature = (uint16_t)temperature_f;
 800e486:	6a38      	ldr	r0, [r7, #32]
 800e488:	f7f2 fe24 	bl	80010d4 <__aeabi_f2uiz>
 800e48c:	4603      	mov	r3, r0
 800e48e:	b29b      	uxth	r3, r3
 800e490:	867b      	strh	r3, [r7, #50]	; 0x32

  float pressure_f = sensor_data.pressure*100;
 800e492:	687b      	ldr	r3, [r7, #4]
 800e494:	4959      	ldr	r1, [pc, #356]	; (800e5fc <SendTxData+0x214>)
 800e496:	4618      	mov	r0, r3
 800e498:	f7f2 fca6 	bl	8000de8 <__aeabi_fmul>
 800e49c:	4603      	mov	r3, r0
 800e49e:	61fb      	str	r3, [r7, #28]
  APP_LOG(TS_ON, VLEVEL_M, "pressure: %d.%02d [Pa]\r\n", (int)pressure_f / 100, (int)pressure_f % 100);
 800e4a0:	69f8      	ldr	r0, [r7, #28]
 800e4a2:	f7f2 fdf1 	bl	8001088 <__aeabi_f2iz>
 800e4a6:	4603      	mov	r3, r0
 800e4a8:	4a55      	ldr	r2, [pc, #340]	; (800e600 <SendTxData+0x218>)
 800e4aa:	fb82 1203 	smull	r1, r2, r2, r3
 800e4ae:	1152      	asrs	r2, r2, #5
 800e4b0:	17db      	asrs	r3, r3, #31
 800e4b2:	1ad4      	subs	r4, r2, r3
 800e4b4:	69f8      	ldr	r0, [r7, #28]
 800e4b6:	f7f2 fde7 	bl	8001088 <__aeabi_f2iz>
 800e4ba:	4602      	mov	r2, r0
 800e4bc:	4b50      	ldr	r3, [pc, #320]	; (800e600 <SendTxData+0x218>)
 800e4be:	fb83 1302 	smull	r1, r3, r3, r2
 800e4c2:	1159      	asrs	r1, r3, #5
 800e4c4:	17d3      	asrs	r3, r2, #31
 800e4c6:	1acb      	subs	r3, r1, r3
 800e4c8:	2164      	movs	r1, #100	; 0x64
 800e4ca:	fb01 f303 	mul.w	r3, r1, r3
 800e4ce:	1ad3      	subs	r3, r2, r3
 800e4d0:	9301      	str	r3, [sp, #4]
 800e4d2:	9400      	str	r4, [sp, #0]
 800e4d4:	4b4c      	ldr	r3, [pc, #304]	; (800e608 <SendTxData+0x220>)
 800e4d6:	2201      	movs	r2, #1
 800e4d8:	2100      	movs	r1, #0
 800e4da:	2002      	movs	r0, #2
 800e4dc:	f011 fdc6 	bl	802006c <UTIL_ADV_TRACE_COND_FSend>

  AppData.Port = LORAWAN_USER_APP_PORT;
 800e4e0:	4b4a      	ldr	r3, [pc, #296]	; (800e60c <SendTxData+0x224>)
 800e4e2:	2202      	movs	r2, #2
 800e4e4:	701a      	strb	r2, [r3, #0]

  humidity    = (uint16_t)(sensor_data.humidity * 10);            /* in %*10     */
 800e4e6:	68fb      	ldr	r3, [r7, #12]
 800e4e8:	4949      	ldr	r1, [pc, #292]	; (800e610 <SendTxData+0x228>)
 800e4ea:	4618      	mov	r0, r3
 800e4ec:	f7f2 fc7c 	bl	8000de8 <__aeabi_fmul>
 800e4f0:	4603      	mov	r3, r0
 800e4f2:	4618      	mov	r0, r3
 800e4f4:	f7f2 fdee 	bl	80010d4 <__aeabi_f2uiz>
 800e4f8:	4603      	mov	r3, r0
 800e4fa:	863b      	strh	r3, [r7, #48]	; 0x30
  temperature = (int16_t)(sensor_data.temperature);
 800e4fc:	68bb      	ldr	r3, [r7, #8]
 800e4fe:	4618      	mov	r0, r3
 800e500:	f7f2 fdc2 	bl	8001088 <__aeabi_f2iz>
 800e504:	4603      	mov	r3, r0
 800e506:	867b      	strh	r3, [r7, #50]	; 0x32
  pressure = (uint16_t)(sensor_data.pressure * 100 / 10); /* in hPa / 10 */
 800e508:	687b      	ldr	r3, [r7, #4]
 800e50a:	493c      	ldr	r1, [pc, #240]	; (800e5fc <SendTxData+0x214>)
 800e50c:	4618      	mov	r0, r3
 800e50e:	f7f2 fc6b 	bl	8000de8 <__aeabi_fmul>
 800e512:	4603      	mov	r3, r0
 800e514:	493e      	ldr	r1, [pc, #248]	; (800e610 <SendTxData+0x228>)
 800e516:	4618      	mov	r0, r3
 800e518:	f7f2 fd1a 	bl	8000f50 <__aeabi_fdiv>
 800e51c:	4603      	mov	r3, r0
 800e51e:	4618      	mov	r0, r3
 800e520:	f7f2 fdd8 	bl	80010d4 <__aeabi_f2uiz>
 800e524:	4603      	mov	r3, r0
 800e526:	86bb      	strh	r3, [r7, #52]	; 0x34

  AppData.Buffer[i++] = AppLedStateOn;
 800e528:	4b38      	ldr	r3, [pc, #224]	; (800e60c <SendTxData+0x224>)
 800e52a:	685a      	ldr	r2, [r3, #4]
 800e52c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e52e:	1c59      	adds	r1, r3, #1
 800e530:	63b9      	str	r1, [r7, #56]	; 0x38
 800e532:	4413      	add	r3, r2
 800e534:	4a37      	ldr	r2, [pc, #220]	; (800e614 <SendTxData+0x22c>)
 800e536:	7812      	ldrb	r2, [r2, #0]
 800e538:	701a      	strb	r2, [r3, #0]
  AppData.Buffer[i++] = (uint8_t)((pressure >> 8) & 0xFF);
 800e53a:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 800e53c:	0a1b      	lsrs	r3, r3, #8
 800e53e:	b298      	uxth	r0, r3
 800e540:	4b32      	ldr	r3, [pc, #200]	; (800e60c <SendTxData+0x224>)
 800e542:	685a      	ldr	r2, [r3, #4]
 800e544:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e546:	1c59      	adds	r1, r3, #1
 800e548:	63b9      	str	r1, [r7, #56]	; 0x38
 800e54a:	4413      	add	r3, r2
 800e54c:	b2c2      	uxtb	r2, r0
 800e54e:	701a      	strb	r2, [r3, #0]
  AppData.Buffer[i++] = (uint8_t)(pressure & 0xFF);
 800e550:	4b2e      	ldr	r3, [pc, #184]	; (800e60c <SendTxData+0x224>)
 800e552:	685a      	ldr	r2, [r3, #4]
 800e554:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e556:	1c59      	adds	r1, r3, #1
 800e558:	63b9      	str	r1, [r7, #56]	; 0x38
 800e55a:	4413      	add	r3, r2
 800e55c:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 800e55e:	b2d2      	uxtb	r2, r2
 800e560:	701a      	strb	r2, [r3, #0]
  AppData.Buffer[i++] = (uint8_t)(temperature & 0xFF);
 800e562:	4b2a      	ldr	r3, [pc, #168]	; (800e60c <SendTxData+0x224>)
 800e564:	685a      	ldr	r2, [r3, #4]
 800e566:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e568:	1c59      	adds	r1, r3, #1
 800e56a:	63b9      	str	r1, [r7, #56]	; 0x38
 800e56c:	4413      	add	r3, r2
 800e56e:	8e7a      	ldrh	r2, [r7, #50]	; 0x32
 800e570:	b2d2      	uxtb	r2, r2
 800e572:	701a      	strb	r2, [r3, #0]
  AppData.Buffer[i++] = (uint8_t)((humidity >> 8) & 0xFF);
 800e574:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
 800e576:	0a1b      	lsrs	r3, r3, #8
 800e578:	b298      	uxth	r0, r3
 800e57a:	4b24      	ldr	r3, [pc, #144]	; (800e60c <SendTxData+0x224>)
 800e57c:	685a      	ldr	r2, [r3, #4]
 800e57e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e580:	1c59      	adds	r1, r3, #1
 800e582:	63b9      	str	r1, [r7, #56]	; 0x38
 800e584:	4413      	add	r3, r2
 800e586:	b2c2      	uxtb	r2, r0
 800e588:	701a      	strb	r2, [r3, #0]
  AppData.Buffer[i++] = (uint8_t)(humidity & 0xFF);
 800e58a:	4b20      	ldr	r3, [pc, #128]	; (800e60c <SendTxData+0x224>)
 800e58c:	685a      	ldr	r2, [r3, #4]
 800e58e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e590:	1c59      	adds	r1, r3, #1
 800e592:	63b9      	str	r1, [r7, #56]	; 0x38
 800e594:	4413      	add	r3, r2
 800e596:	8e3a      	ldrh	r2, [r7, #48]	; 0x30
 800e598:	b2d2      	uxtb	r2, r2
 800e59a:	701a      	strb	r2, [r3, #0]

  if ((LmHandlerParams.ActiveRegion == LORAMAC_REGION_US915) || (LmHandlerParams.ActiveRegion == LORAMAC_REGION_AU915)
 800e59c:	4b1e      	ldr	r3, [pc, #120]	; (800e618 <SendTxData+0x230>)
 800e59e:	781b      	ldrb	r3, [r3, #0]
 800e5a0:	2b08      	cmp	r3, #8
 800e5a2:	d007      	beq.n	800e5b4 <SendTxData+0x1cc>
 800e5a4:	4b1c      	ldr	r3, [pc, #112]	; (800e618 <SendTxData+0x230>)
 800e5a6:	781b      	ldrb	r3, [r3, #0]
 800e5a8:	2b01      	cmp	r3, #1
 800e5aa:	d003      	beq.n	800e5b4 <SendTxData+0x1cc>
      || (LmHandlerParams.ActiveRegion == LORAMAC_REGION_AS923))
 800e5ac:	4b1a      	ldr	r3, [pc, #104]	; (800e618 <SendTxData+0x230>)
 800e5ae:	781b      	ldrb	r3, [r3, #0]
 800e5b0:	2b00      	cmp	r3, #0
 800e5b2:	d133      	bne.n	800e61c <SendTxData+0x234>
  {
    AppData.Buffer[i++] = 0;
 800e5b4:	4b15      	ldr	r3, [pc, #84]	; (800e60c <SendTxData+0x224>)
 800e5b6:	685a      	ldr	r2, [r3, #4]
 800e5b8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e5ba:	1c59      	adds	r1, r3, #1
 800e5bc:	63b9      	str	r1, [r7, #56]	; 0x38
 800e5be:	4413      	add	r3, r2
 800e5c0:	2200      	movs	r2, #0
 800e5c2:	701a      	strb	r2, [r3, #0]
    AppData.Buffer[i++] = 0;
 800e5c4:	4b11      	ldr	r3, [pc, #68]	; (800e60c <SendTxData+0x224>)
 800e5c6:	685a      	ldr	r2, [r3, #4]
 800e5c8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e5ca:	1c59      	adds	r1, r3, #1
 800e5cc:	63b9      	str	r1, [r7, #56]	; 0x38
 800e5ce:	4413      	add	r3, r2
 800e5d0:	2200      	movs	r2, #0
 800e5d2:	701a      	strb	r2, [r3, #0]
    AppData.Buffer[i++] = 0;
 800e5d4:	4b0d      	ldr	r3, [pc, #52]	; (800e60c <SendTxData+0x224>)
 800e5d6:	685a      	ldr	r2, [r3, #4]
 800e5d8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e5da:	1c59      	adds	r1, r3, #1
 800e5dc:	63b9      	str	r1, [r7, #56]	; 0x38
 800e5de:	4413      	add	r3, r2
 800e5e0:	2200      	movs	r2, #0
 800e5e2:	701a      	strb	r2, [r3, #0]
    AppData.Buffer[i++] = 0;
 800e5e4:	4b09      	ldr	r3, [pc, #36]	; (800e60c <SendTxData+0x224>)
 800e5e6:	685a      	ldr	r2, [r3, #4]
 800e5e8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e5ea:	1c59      	adds	r1, r3, #1
 800e5ec:	63b9      	str	r1, [r7, #56]	; 0x38
 800e5ee:	4413      	add	r3, r2
 800e5f0:	2200      	movs	r2, #0
 800e5f2:	701a      	strb	r2, [r3, #0]
 800e5f4:	e06e      	b.n	800e6d4 <SendTxData+0x2ec>
 800e5f6:	bf00      	nop
 800e5f8:	08021228 	.word	0x08021228
 800e5fc:	42c80000 	.word	0x42c80000
 800e600:	51eb851f 	.word	0x51eb851f
 800e604:	08021234 	.word	0x08021234
 800e608:	08021248 	.word	0x08021248
 800e60c:	2000008c 	.word	0x2000008c
 800e610:	41200000 	.word	0x41200000
 800e614:	200006e2 	.word	0x200006e2
 800e618:	20000070 	.word	0x20000070
  }
  else
  {
    latitude = sensor_data.latitude;
 800e61c:	693b      	ldr	r3, [r7, #16]
 800e61e:	62fb      	str	r3, [r7, #44]	; 0x2c
    longitude = sensor_data.longitude;
 800e620:	697b      	ldr	r3, [r7, #20]
 800e622:	62bb      	str	r3, [r7, #40]	; 0x28

    AppData.Buffer[i++] = GetBatteryLevel();        /* 1 (very low) to 254 (fully charged) */
 800e624:	4b55      	ldr	r3, [pc, #340]	; (800e77c <SendTxData+0x394>)
 800e626:	685a      	ldr	r2, [r3, #4]
 800e628:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e62a:	1c59      	adds	r1, r3, #1
 800e62c:	63b9      	str	r1, [r7, #56]	; 0x38
 800e62e:	18d4      	adds	r4, r2, r3
 800e630:	f7f3 ffee 	bl	8002610 <GetBatteryLevel>
 800e634:	4603      	mov	r3, r0
 800e636:	7023      	strb	r3, [r4, #0]
    AppData.Buffer[i++] = (uint8_t)((latitude >> 16) & 0xFF);
 800e638:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e63a:	1418      	asrs	r0, r3, #16
 800e63c:	4b4f      	ldr	r3, [pc, #316]	; (800e77c <SendTxData+0x394>)
 800e63e:	685a      	ldr	r2, [r3, #4]
 800e640:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e642:	1c59      	adds	r1, r3, #1
 800e644:	63b9      	str	r1, [r7, #56]	; 0x38
 800e646:	4413      	add	r3, r2
 800e648:	b2c2      	uxtb	r2, r0
 800e64a:	701a      	strb	r2, [r3, #0]
    AppData.Buffer[i++] = (uint8_t)((latitude >> 8) & 0xFF);
 800e64c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800e64e:	1218      	asrs	r0, r3, #8
 800e650:	4b4a      	ldr	r3, [pc, #296]	; (800e77c <SendTxData+0x394>)
 800e652:	685a      	ldr	r2, [r3, #4]
 800e654:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e656:	1c59      	adds	r1, r3, #1
 800e658:	63b9      	str	r1, [r7, #56]	; 0x38
 800e65a:	4413      	add	r3, r2
 800e65c:	b2c2      	uxtb	r2, r0
 800e65e:	701a      	strb	r2, [r3, #0]
    AppData.Buffer[i++] = (uint8_t)(latitude & 0xFF);
 800e660:	4b46      	ldr	r3, [pc, #280]	; (800e77c <SendTxData+0x394>)
 800e662:	685a      	ldr	r2, [r3, #4]
 800e664:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e666:	1c59      	adds	r1, r3, #1
 800e668:	63b9      	str	r1, [r7, #56]	; 0x38
 800e66a:	4413      	add	r3, r2
 800e66c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800e66e:	b2d2      	uxtb	r2, r2
 800e670:	701a      	strb	r2, [r3, #0]
    AppData.Buffer[i++] = (uint8_t)((longitude >> 16) & 0xFF);
 800e672:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e674:	1418      	asrs	r0, r3, #16
 800e676:	4b41      	ldr	r3, [pc, #260]	; (800e77c <SendTxData+0x394>)
 800e678:	685a      	ldr	r2, [r3, #4]
 800e67a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e67c:	1c59      	adds	r1, r3, #1
 800e67e:	63b9      	str	r1, [r7, #56]	; 0x38
 800e680:	4413      	add	r3, r2
 800e682:	b2c2      	uxtb	r2, r0
 800e684:	701a      	strb	r2, [r3, #0]
    AppData.Buffer[i++] = (uint8_t)((longitude >> 8) & 0xFF);
 800e686:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e688:	1218      	asrs	r0, r3, #8
 800e68a:	4b3c      	ldr	r3, [pc, #240]	; (800e77c <SendTxData+0x394>)
 800e68c:	685a      	ldr	r2, [r3, #4]
 800e68e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e690:	1c59      	adds	r1, r3, #1
 800e692:	63b9      	str	r1, [r7, #56]	; 0x38
 800e694:	4413      	add	r3, r2
 800e696:	b2c2      	uxtb	r2, r0
 800e698:	701a      	strb	r2, [r3, #0]
    AppData.Buffer[i++] = (uint8_t)(longitude & 0xFF);
 800e69a:	4b38      	ldr	r3, [pc, #224]	; (800e77c <SendTxData+0x394>)
 800e69c:	685a      	ldr	r2, [r3, #4]
 800e69e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e6a0:	1c59      	adds	r1, r3, #1
 800e6a2:	63b9      	str	r1, [r7, #56]	; 0x38
 800e6a4:	4413      	add	r3, r2
 800e6a6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800e6a8:	b2d2      	uxtb	r2, r2
 800e6aa:	701a      	strb	r2, [r3, #0]
    AppData.Buffer[i++] = (uint8_t)((altitudeGps >> 8) & 0xFF);
 800e6ac:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800e6ae:	0a1b      	lsrs	r3, r3, #8
 800e6b0:	b298      	uxth	r0, r3
 800e6b2:	4b32      	ldr	r3, [pc, #200]	; (800e77c <SendTxData+0x394>)
 800e6b4:	685a      	ldr	r2, [r3, #4]
 800e6b6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e6b8:	1c59      	adds	r1, r3, #1
 800e6ba:	63b9      	str	r1, [r7, #56]	; 0x38
 800e6bc:	4413      	add	r3, r2
 800e6be:	b2c2      	uxtb	r2, r0
 800e6c0:	701a      	strb	r2, [r3, #0]
    AppData.Buffer[i++] = (uint8_t)(altitudeGps & 0xFF);
 800e6c2:	4b2e      	ldr	r3, [pc, #184]	; (800e77c <SendTxData+0x394>)
 800e6c4:	685a      	ldr	r2, [r3, #4]
 800e6c6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e6c8:	1c59      	adds	r1, r3, #1
 800e6ca:	63b9      	str	r1, [r7, #56]	; 0x38
 800e6cc:	4413      	add	r3, r2
 800e6ce:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 800e6d0:	b2d2      	uxtb	r2, r2
 800e6d2:	701a      	strb	r2, [r3, #0]
  }

  AppData.BufferSize = i;
 800e6d4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e6d6:	b2da      	uxtb	r2, r3
 800e6d8:	4b28      	ldr	r3, [pc, #160]	; (800e77c <SendTxData+0x394>)
 800e6da:	705a      	strb	r2, [r3, #1]


  if ((JoinLedTimer.IsRunning) && (LmHandlerJoinStatus() == LORAMAC_HANDLER_SET))
 800e6dc:	4b28      	ldr	r3, [pc, #160]	; (800e780 <SendTxData+0x398>)
 800e6de:	7a5b      	ldrb	r3, [r3, #9]
 800e6e0:	2b00      	cmp	r3, #0
 800e6e2:	d007      	beq.n	800e6f4 <SendTxData+0x30c>
 800e6e4:	f002 fa62 	bl	8010bac <LmHandlerJoinStatus>
 800e6e8:	4603      	mov	r3, r0
 800e6ea:	2b01      	cmp	r3, #1
 800e6ec:	d102      	bne.n	800e6f4 <SendTxData+0x30c>
  {
    UTIL_TIMER_Stop(&JoinLedTimer);
 800e6ee:	4824      	ldr	r0, [pc, #144]	; (800e780 <SendTxData+0x398>)
 800e6f0:	f011 fab2 	bl	801fc58 <UTIL_TIMER_Stop>
  }

  status = LmHandlerSend(&AppData, LmHandlerParams.IsTxConfirmed, false);
 800e6f4:	4b23      	ldr	r3, [pc, #140]	; (800e784 <SendTxData+0x39c>)
 800e6f6:	78db      	ldrb	r3, [r3, #3]
 800e6f8:	2200      	movs	r2, #0
 800e6fa:	4619      	mov	r1, r3
 800e6fc:	481f      	ldr	r0, [pc, #124]	; (800e77c <SendTxData+0x394>)
 800e6fe:	f002 fa71 	bl	8010be4 <LmHandlerSend>
 800e702:	4603      	mov	r3, r0
 800e704:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
  if (LORAMAC_HANDLER_SUCCESS == status)
 800e708:	f997 3037 	ldrsb.w	r3, [r7, #55]	; 0x37
 800e70c:	2b00      	cmp	r3, #0
 800e70e:	d106      	bne.n	800e71e <SendTxData+0x336>
  {
    APP_LOG(TS_ON, VLEVEL_L, "SEND REQUEST\r\n");
 800e710:	4b1d      	ldr	r3, [pc, #116]	; (800e788 <SendTxData+0x3a0>)
 800e712:	2201      	movs	r2, #1
 800e714:	2100      	movs	r1, #0
 800e716:	2001      	movs	r0, #1
 800e718:	f011 fca8 	bl	802006c <UTIL_ADV_TRACE_COND_FSend>
 800e71c:	e016      	b.n	800e74c <SendTxData+0x364>
  }
  else if (LORAMAC_HANDLER_DUTYCYCLE_RESTRICTED == status)
 800e71e:	f997 3037 	ldrsb.w	r3, [r7, #55]	; 0x37
 800e722:	f113 0f06 	cmn.w	r3, #6
 800e726:	d111      	bne.n	800e74c <SendTxData+0x364>
  {
    nextTxIn = LmHandlerGetDutyCycleWaitTime();
 800e728:	f002 f994 	bl	8010a54 <LmHandlerGetDutyCycleWaitTime>
 800e72c:	63f8      	str	r0, [r7, #60]	; 0x3c
    if (nextTxIn > 0)
 800e72e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800e730:	2b00      	cmp	r3, #0
 800e732:	d00b      	beq.n	800e74c <SendTxData+0x364>
    {
      APP_LOG(TS_ON, VLEVEL_L, "Next Tx in  : ~%d second(s)\r\n", (nextTxIn / 1000));
 800e734:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800e736:	4a15      	ldr	r2, [pc, #84]	; (800e78c <SendTxData+0x3a4>)
 800e738:	fba2 2303 	umull	r2, r3, r2, r3
 800e73c:	099b      	lsrs	r3, r3, #6
 800e73e:	9300      	str	r3, [sp, #0]
 800e740:	4b13      	ldr	r3, [pc, #76]	; (800e790 <SendTxData+0x3a8>)
 800e742:	2201      	movs	r2, #1
 800e744:	2100      	movs	r1, #0
 800e746:	2001      	movs	r0, #1
 800e748:	f011 fc90 	bl	802006c <UTIL_ADV_TRACE_COND_FSend>
    }
  }

  if (EventType == TX_ON_TIMER)
 800e74c:	4b11      	ldr	r3, [pc, #68]	; (800e794 <SendTxData+0x3ac>)
 800e74e:	781b      	ldrb	r3, [r3, #0]
 800e750:	2b00      	cmp	r3, #0
 800e752:	d10f      	bne.n	800e774 <SendTxData+0x38c>
  {
    UTIL_TIMER_Stop(&TxTimer);
 800e754:	4810      	ldr	r0, [pc, #64]	; (800e798 <SendTxData+0x3b0>)
 800e756:	f011 fa7f 	bl	801fc58 <UTIL_TIMER_Stop>
    UTIL_TIMER_SetPeriod(&TxTimer, MAX(nextTxIn, TxPeriodicity));
 800e75a:	4b10      	ldr	r3, [pc, #64]	; (800e79c <SendTxData+0x3b4>)
 800e75c:	681a      	ldr	r2, [r3, #0]
 800e75e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800e760:	4293      	cmp	r3, r2
 800e762:	bf38      	it	cc
 800e764:	4613      	movcc	r3, r2
 800e766:	4619      	mov	r1, r3
 800e768:	480b      	ldr	r0, [pc, #44]	; (800e798 <SendTxData+0x3b0>)
 800e76a:	f011 fae5 	bl	801fd38 <UTIL_TIMER_SetPeriod>
    UTIL_TIMER_Start(&TxTimer);
 800e76e:	480a      	ldr	r0, [pc, #40]	; (800e798 <SendTxData+0x3b0>)
 800e770:	f011 fa04 	bl	801fb7c <UTIL_TIMER_Start>
  }

  /* USER CODE END SendTxData_1 */
}
 800e774:	bf00      	nop
 800e776:	3744      	adds	r7, #68	; 0x44
 800e778:	46bd      	mov	sp, r7
 800e77a:	bd90      	pop	{r4, r7, pc}
 800e77c:	2000008c 	.word	0x2000008c
 800e780:	20000714 	.word	0x20000714
 800e784:	20000070 	.word	0x20000070
 800e788:	08021264 	.word	0x08021264
 800e78c:	10624dd3 	.word	0x10624dd3
 800e790:	08021274 	.word	0x08021274
 800e794:	200005bc 	.word	0x200005bc
 800e798:	200005c0 	.word	0x200005c0
 800e79c:	20000088 	.word	0x20000088

0800e7a0 <OnTxTimerEvent>:

static void OnTxTimerEvent(void *context)
{
 800e7a0:	b580      	push	{r7, lr}
 800e7a2:	b082      	sub	sp, #8
 800e7a4:	af00      	add	r7, sp, #0
 800e7a6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN OnTxTimerEvent_1 */
	APP_LOG(TS_ON, VLEVEL_M, "starting TX timer\r\n");
 800e7a8:	4b08      	ldr	r3, [pc, #32]	; (800e7cc <OnTxTimerEvent+0x2c>)
 800e7aa:	2201      	movs	r2, #1
 800e7ac:	2100      	movs	r1, #0
 800e7ae:	2002      	movs	r0, #2
 800e7b0:	f011 fc5c 	bl	802006c <UTIL_ADV_TRACE_COND_FSend>

  /* USER CODE END OnTxTimerEvent_1 */
  UTIL_SEQ_SetTask((1 << CFG_SEQ_Task_LoRaSendOnTxTimerOrButtonEvent), CFG_SEQ_Prio_0);
 800e7b4:	2100      	movs	r1, #0
 800e7b6:	2002      	movs	r0, #2
 800e7b8:	f011 f908 	bl	801f9cc <UTIL_SEQ_SetTask>

  /*Wait for next tx slot*/
  UTIL_TIMER_Start(&TxTimer);
 800e7bc:	4804      	ldr	r0, [pc, #16]	; (800e7d0 <OnTxTimerEvent+0x30>)
 800e7be:	f011 f9dd 	bl	801fb7c <UTIL_TIMER_Start>
  /* USER CODE BEGIN OnTxTimerEvent_2 */

  /* USER CODE END OnTxTimerEvent_2 */
}
 800e7c2:	bf00      	nop
 800e7c4:	3708      	adds	r7, #8
 800e7c6:	46bd      	mov	sp, r7
 800e7c8:	bd80      	pop	{r7, pc}
 800e7ca:	bf00      	nop
 800e7cc:	08021294 	.word	0x08021294
 800e7d0:	200005c0 	.word	0x200005c0

0800e7d4 <OnTxTimerLedEvent>:

/* USER CODE BEGIN PrFD_LedEvents */
static void OnTxTimerLedEvent(void *context)
{ }
 800e7d4:	b480      	push	{r7}
 800e7d6:	b083      	sub	sp, #12
 800e7d8:	af00      	add	r7, sp, #0
 800e7da:	6078      	str	r0, [r7, #4]
 800e7dc:	bf00      	nop
 800e7de:	370c      	adds	r7, #12
 800e7e0:	46bd      	mov	sp, r7
 800e7e2:	bc80      	pop	{r7}
 800e7e4:	4770      	bx	lr

0800e7e6 <OnRxTimerLedEvent>:

static void OnRxTimerLedEvent(void *context)
{ }
 800e7e6:	b480      	push	{r7}
 800e7e8:	b083      	sub	sp, #12
 800e7ea:	af00      	add	r7, sp, #0
 800e7ec:	6078      	str	r0, [r7, #4]
 800e7ee:	bf00      	nop
 800e7f0:	370c      	adds	r7, #12
 800e7f2:	46bd      	mov	sp, r7
 800e7f4:	bc80      	pop	{r7}
 800e7f6:	4770      	bx	lr

0800e7f8 <OnJoinTimerLedEvent>:

static void OnJoinTimerLedEvent(void *context)
{ }
 800e7f8:	b480      	push	{r7}
 800e7fa:	b083      	sub	sp, #12
 800e7fc:	af00      	add	r7, sp, #0
 800e7fe:	6078      	str	r0, [r7, #4]
 800e800:	bf00      	nop
 800e802:	370c      	adds	r7, #12
 800e804:	46bd      	mov	sp, r7
 800e806:	bc80      	pop	{r7}
 800e808:	4770      	bx	lr
	...

0800e80c <OnTxData>:

/* USER CODE END PrFD_LedEvents */

static void OnTxData(LmHandlerTxParams_t *params)
{
 800e80c:	b580      	push	{r7, lr}
 800e80e:	b086      	sub	sp, #24
 800e810:	af04      	add	r7, sp, #16
 800e812:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN OnTxData_1 */
  if ((params != NULL))
 800e814:	687b      	ldr	r3, [r7, #4]
 800e816:	2b00      	cmp	r3, #0
 800e818:	d041      	beq.n	800e89e <OnTxData+0x92>
  {
    /* Process Tx event only if its a mcps response to prevent some internal events (mlme) */
    if (params->IsMcpsConfirm != 0)
 800e81a:	687b      	ldr	r3, [r7, #4]
 800e81c:	781b      	ldrb	r3, [r3, #0]
 800e81e:	2b00      	cmp	r3, #0
 800e820:	d03d      	beq.n	800e89e <OnTxData+0x92>
    {
      UTIL_TIMER_Start(&TxLedTimer);
 800e822:	4821      	ldr	r0, [pc, #132]	; (800e8a8 <OnTxData+0x9c>)
 800e824:	f011 f9aa 	bl	801fb7c <UTIL_TIMER_Start>

      APP_LOG(TS_OFF, VLEVEL_M, "\r\n###### ========== MCPS-Confirm =============\r\n");
 800e828:	4b20      	ldr	r3, [pc, #128]	; (800e8ac <OnTxData+0xa0>)
 800e82a:	2200      	movs	r2, #0
 800e82c:	2100      	movs	r1, #0
 800e82e:	2002      	movs	r0, #2
 800e830:	f011 fc1c 	bl	802006c <UTIL_ADV_TRACE_COND_FSend>
      APP_LOG(TS_OFF, VLEVEL_M, "###### U/L FRAME:%04d | PORT:%d | DR:%d | PWR:%d", params->UplinkCounter,
 800e834:	687b      	ldr	r3, [r7, #4]
 800e836:	68db      	ldr	r3, [r3, #12]
 800e838:	687a      	ldr	r2, [r7, #4]
 800e83a:	7c12      	ldrb	r2, [r2, #16]
 800e83c:	4611      	mov	r1, r2
 800e83e:	687a      	ldr	r2, [r7, #4]
 800e840:	f992 200a 	ldrsb.w	r2, [r2, #10]
 800e844:	4610      	mov	r0, r2
 800e846:	687a      	ldr	r2, [r7, #4]
 800e848:	f992 2018 	ldrsb.w	r2, [r2, #24]
 800e84c:	9203      	str	r2, [sp, #12]
 800e84e:	9002      	str	r0, [sp, #8]
 800e850:	9101      	str	r1, [sp, #4]
 800e852:	9300      	str	r3, [sp, #0]
 800e854:	4b16      	ldr	r3, [pc, #88]	; (800e8b0 <OnTxData+0xa4>)
 800e856:	2200      	movs	r2, #0
 800e858:	2100      	movs	r1, #0
 800e85a:	2002      	movs	r0, #2
 800e85c:	f011 fc06 	bl	802006c <UTIL_ADV_TRACE_COND_FSend>
              params->AppData.Port, params->Datarate, params->TxPower);

      APP_LOG(TS_OFF, VLEVEL_M, " | MSG TYPE:");
 800e860:	4b14      	ldr	r3, [pc, #80]	; (800e8b4 <OnTxData+0xa8>)
 800e862:	2200      	movs	r2, #0
 800e864:	2100      	movs	r1, #0
 800e866:	2002      	movs	r0, #2
 800e868:	f011 fc00 	bl	802006c <UTIL_ADV_TRACE_COND_FSend>
      if (params->MsgType == LORAMAC_HANDLER_CONFIRMED_MSG)
 800e86c:	687b      	ldr	r3, [r7, #4]
 800e86e:	7a1b      	ldrb	r3, [r3, #8]
 800e870:	2b01      	cmp	r3, #1
 800e872:	d10e      	bne.n	800e892 <OnTxData+0x86>
      {
        APP_LOG(TS_OFF, VLEVEL_M, "CONFIRMED [%s]\r\n", (params->AckReceived != 0) ? "ACK" : "NACK");
 800e874:	687b      	ldr	r3, [r7, #4]
 800e876:	7a5b      	ldrb	r3, [r3, #9]
 800e878:	2b00      	cmp	r3, #0
 800e87a:	d001      	beq.n	800e880 <OnTxData+0x74>
 800e87c:	4b0e      	ldr	r3, [pc, #56]	; (800e8b8 <OnTxData+0xac>)
 800e87e:	e000      	b.n	800e882 <OnTxData+0x76>
 800e880:	4b0e      	ldr	r3, [pc, #56]	; (800e8bc <OnTxData+0xb0>)
 800e882:	9300      	str	r3, [sp, #0]
 800e884:	4b0e      	ldr	r3, [pc, #56]	; (800e8c0 <OnTxData+0xb4>)
 800e886:	2200      	movs	r2, #0
 800e888:	2100      	movs	r1, #0
 800e88a:	2002      	movs	r0, #2
 800e88c:	f011 fbee 	bl	802006c <UTIL_ADV_TRACE_COND_FSend>
        APP_LOG(TS_OFF, VLEVEL_M, "UNCONFIRMED\r\n");
      }
    }
  }
  /* USER CODE END OnTxData_1 */
}
 800e890:	e005      	b.n	800e89e <OnTxData+0x92>
        APP_LOG(TS_OFF, VLEVEL_M, "UNCONFIRMED\r\n");
 800e892:	4b0c      	ldr	r3, [pc, #48]	; (800e8c4 <OnTxData+0xb8>)
 800e894:	2200      	movs	r2, #0
 800e896:	2100      	movs	r1, #0
 800e898:	2002      	movs	r0, #2
 800e89a:	f011 fbe7 	bl	802006c <UTIL_ADV_TRACE_COND_FSend>
}
 800e89e:	bf00      	nop
 800e8a0:	3708      	adds	r7, #8
 800e8a2:	46bd      	mov	sp, r7
 800e8a4:	bd80      	pop	{r7, pc}
 800e8a6:	bf00      	nop
 800e8a8:	200006e4 	.word	0x200006e4
 800e8ac:	080212a8 	.word	0x080212a8
 800e8b0:	080212dc 	.word	0x080212dc
 800e8b4:	08021310 	.word	0x08021310
 800e8b8:	08021320 	.word	0x08021320
 800e8bc:	08021324 	.word	0x08021324
 800e8c0:	0802132c 	.word	0x0802132c
 800e8c4:	08021340 	.word	0x08021340

0800e8c8 <OnJoinRequest>:

static void OnJoinRequest(LmHandlerJoinParams_t *joinParams)
{
 800e8c8:	b580      	push	{r7, lr}
 800e8ca:	b082      	sub	sp, #8
 800e8cc:	af00      	add	r7, sp, #0
 800e8ce:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN OnJoinRequest_1 */
  if (joinParams != NULL)
 800e8d0:	687b      	ldr	r3, [r7, #4]
 800e8d2:	2b00      	cmp	r3, #0
 800e8d4:	d039      	beq.n	800e94a <OnJoinRequest+0x82>
  {
    if (joinParams->Status == LORAMAC_HANDLER_SUCCESS)
 800e8d6:	687b      	ldr	r3, [r7, #4]
 800e8d8:	f993 3006 	ldrsb.w	r3, [r3, #6]
 800e8dc:	2b00      	cmp	r3, #0
 800e8de:	d11e      	bne.n	800e91e <OnJoinRequest+0x56>
    {
      UTIL_SEQ_SetTask((1 << CFG_SEQ_Task_LoRaStoreContextEvent), CFG_SEQ_Prio_0);
 800e8e0:	2100      	movs	r1, #0
 800e8e2:	2004      	movs	r0, #4
 800e8e4:	f011 f872 	bl	801f9cc <UTIL_SEQ_SetTask>

      UTIL_TIMER_Stop(&JoinLedTimer);
 800e8e8:	481a      	ldr	r0, [pc, #104]	; (800e954 <OnJoinRequest+0x8c>)
 800e8ea:	f011 f9b5 	bl	801fc58 <UTIL_TIMER_Stop>

      APP_LOG(TS_OFF, VLEVEL_M, "\r\n###### = JOINED = ");
 800e8ee:	4b1a      	ldr	r3, [pc, #104]	; (800e958 <OnJoinRequest+0x90>)
 800e8f0:	2200      	movs	r2, #0
 800e8f2:	2100      	movs	r1, #0
 800e8f4:	2002      	movs	r0, #2
 800e8f6:	f011 fbb9 	bl	802006c <UTIL_ADV_TRACE_COND_FSend>
      if (joinParams->Mode == ACTIVATION_TYPE_ABP)
 800e8fa:	687b      	ldr	r3, [r7, #4]
 800e8fc:	79db      	ldrb	r3, [r3, #7]
 800e8fe:	2b01      	cmp	r3, #1
 800e900:	d106      	bne.n	800e910 <OnJoinRequest+0x48>
      {
        APP_LOG(TS_OFF, VLEVEL_M, "ABP ======================\r\n");
 800e902:	4b16      	ldr	r3, [pc, #88]	; (800e95c <OnJoinRequest+0x94>)
 800e904:	2200      	movs	r2, #0
 800e906:	2100      	movs	r1, #0
 800e908:	2002      	movs	r0, #2
 800e90a:	f011 fbaf 	bl	802006c <UTIL_ADV_TRACE_COND_FSend>
    	LmHandlerJoin(ActivationType, LORAWAN_FORCE_REJOIN_AT_BOOT);
      }
    }
  }
  /* USER CODE END OnJoinRequest_1 */
}
 800e90e:	e01c      	b.n	800e94a <OnJoinRequest+0x82>
        APP_LOG(TS_OFF, VLEVEL_M, "OTAA =====================\r\n");
 800e910:	4b13      	ldr	r3, [pc, #76]	; (800e960 <OnJoinRequest+0x98>)
 800e912:	2200      	movs	r2, #0
 800e914:	2100      	movs	r1, #0
 800e916:	2002      	movs	r0, #2
 800e918:	f011 fba8 	bl	802006c <UTIL_ADV_TRACE_COND_FSend>
}
 800e91c:	e015      	b.n	800e94a <OnJoinRequest+0x82>
      APP_LOG(TS_OFF, VLEVEL_M, "\r\n###### = JOIN FAILED\r\n");
 800e91e:	4b11      	ldr	r3, [pc, #68]	; (800e964 <OnJoinRequest+0x9c>)
 800e920:	2200      	movs	r2, #0
 800e922:	2100      	movs	r1, #0
 800e924:	2002      	movs	r0, #2
 800e926:	f011 fba1 	bl	802006c <UTIL_ADV_TRACE_COND_FSend>
      if (joinParams->Mode == ACTIVATION_TYPE_OTAA) {
 800e92a:	687b      	ldr	r3, [r7, #4]
 800e92c:	79db      	ldrb	r3, [r3, #7]
 800e92e:	2b02      	cmp	r3, #2
 800e930:	d10b      	bne.n	800e94a <OnJoinRequest+0x82>
          APP_LOG(TS_OFF, VLEVEL_M, "\r\n###### = RE-TRYING OTAA JOIN\r\n");
 800e932:	4b0d      	ldr	r3, [pc, #52]	; (800e968 <OnJoinRequest+0xa0>)
 800e934:	2200      	movs	r2, #0
 800e936:	2100      	movs	r1, #0
 800e938:	2002      	movs	r0, #2
 800e93a:	f011 fb97 	bl	802006c <UTIL_ADV_TRACE_COND_FSend>
    	LmHandlerJoin(ActivationType, LORAWAN_FORCE_REJOIN_AT_BOOT);
 800e93e:	4b0b      	ldr	r3, [pc, #44]	; (800e96c <OnJoinRequest+0xa4>)
 800e940:	781b      	ldrb	r3, [r3, #0]
 800e942:	2101      	movs	r1, #1
 800e944:	4618      	mov	r0, r3
 800e946:	f002 f88f 	bl	8010a68 <LmHandlerJoin>
}
 800e94a:	bf00      	nop
 800e94c:	3708      	adds	r7, #8
 800e94e:	46bd      	mov	sp, r7
 800e950:	bd80      	pop	{r7, pc}
 800e952:	bf00      	nop
 800e954:	20000714 	.word	0x20000714
 800e958:	08021350 	.word	0x08021350
 800e95c:	08021368 	.word	0x08021368
 800e960:	08021388 	.word	0x08021388
 800e964:	080213a8 	.word	0x080213a8
 800e968:	080213c4 	.word	0x080213c4
 800e96c:	20000020 	.word	0x20000020

0800e970 <OnBeaconStatusChange>:

static void OnBeaconStatusChange(LmHandlerBeaconParams_t *params)
{
 800e970:	b5f0      	push	{r4, r5, r6, r7, lr}
 800e972:	b093      	sub	sp, #76	; 0x4c
 800e974:	af0c      	add	r7, sp, #48	; 0x30
 800e976:	6178      	str	r0, [r7, #20]
  /* USER CODE BEGIN OnBeaconStatusChange_1 */
  if (params != NULL)
 800e978:	697b      	ldr	r3, [r7, #20]
 800e97a:	2b00      	cmp	r3, #0
 800e97c:	d056      	beq.n	800ea2c <OnBeaconStatusChange+0xbc>
  {
    switch (params->State)
 800e97e:	697b      	ldr	r3, [r7, #20]
 800e980:	785b      	ldrb	r3, [r3, #1]
 800e982:	2b02      	cmp	r3, #2
 800e984:	d008      	beq.n	800e998 <OnBeaconStatusChange+0x28>
 800e986:	2b03      	cmp	r3, #3
 800e988:	d049      	beq.n	800ea1e <OnBeaconStatusChange+0xae>
    {
      default:
      case LORAMAC_HANDLER_BEACON_LOST:
      {
        APP_LOG(TS_OFF, VLEVEL_M, "\r\n###### BEACON LOST\r\n");
 800e98a:	4b2a      	ldr	r3, [pc, #168]	; (800ea34 <OnBeaconStatusChange+0xc4>)
 800e98c:	2200      	movs	r2, #0
 800e98e:	2100      	movs	r1, #0
 800e990:	2002      	movs	r0, #2
 800e992:	f011 fb6b 	bl	802006c <UTIL_ADV_TRACE_COND_FSend>
        break;
 800e996:	e049      	b.n	800ea2c <OnBeaconStatusChange+0xbc>
      }
      case LORAMAC_HANDLER_BEACON_RX:
      {
        APP_LOG(TS_OFF, VLEVEL_M,
 800e998:	697b      	ldr	r3, [r7, #20]
 800e99a:	7c1b      	ldrb	r3, [r3, #16]
 800e99c:	4618      	mov	r0, r3
 800e99e:	697b      	ldr	r3, [r7, #20]
 800e9a0:	f9b3 3012 	ldrsh.w	r3, [r3, #18]
 800e9a4:	461c      	mov	r4, r3
 800e9a6:	697b      	ldr	r3, [r7, #20]
 800e9a8:	f993 3014 	ldrsb.w	r3, [r3, #20]
 800e9ac:	461d      	mov	r5, r3
 800e9ae:	697b      	ldr	r3, [r7, #20]
 800e9b0:	68db      	ldr	r3, [r3, #12]
 800e9b2:	697a      	ldr	r2, [r7, #20]
 800e9b4:	6852      	ldr	r2, [r2, #4]
 800e9b6:	6979      	ldr	r1, [r7, #20]
 800e9b8:	7d89      	ldrb	r1, [r1, #22]
 800e9ba:	460e      	mov	r6, r1
 800e9bc:	6979      	ldr	r1, [r7, #20]
 800e9be:	7dc9      	ldrb	r1, [r1, #23]
 800e9c0:	6139      	str	r1, [r7, #16]
 800e9c2:	6979      	ldr	r1, [r7, #20]
 800e9c4:	7e09      	ldrb	r1, [r1, #24]
 800e9c6:	60f9      	str	r1, [r7, #12]
 800e9c8:	6979      	ldr	r1, [r7, #20]
 800e9ca:	7e49      	ldrb	r1, [r1, #25]
 800e9cc:	60b9      	str	r1, [r7, #8]
 800e9ce:	6979      	ldr	r1, [r7, #20]
 800e9d0:	7e89      	ldrb	r1, [r1, #26]
 800e9d2:	6079      	str	r1, [r7, #4]
 800e9d4:	6979      	ldr	r1, [r7, #20]
 800e9d6:	7ec9      	ldrb	r1, [r1, #27]
 800e9d8:	6039      	str	r1, [r7, #0]
 800e9da:	6979      	ldr	r1, [r7, #20]
 800e9dc:	7f09      	ldrb	r1, [r1, #28]
 800e9de:	910b      	str	r1, [sp, #44]	; 0x2c
 800e9e0:	f8d7 c000 	ldr.w	ip, [r7]
 800e9e4:	f8cd c028 	str.w	ip, [sp, #40]	; 0x28
 800e9e8:	f8d7 c004 	ldr.w	ip, [r7, #4]
 800e9ec:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
 800e9f0:	f8d7 c008 	ldr.w	ip, [r7, #8]
 800e9f4:	f8cd c020 	str.w	ip, [sp, #32]
 800e9f8:	f8d7 c00c 	ldr.w	ip, [r7, #12]
 800e9fc:	f8cd c01c 	str.w	ip, [sp, #28]
 800ea00:	6939      	ldr	r1, [r7, #16]
 800ea02:	9106      	str	r1, [sp, #24]
 800ea04:	9605      	str	r6, [sp, #20]
 800ea06:	9204      	str	r2, [sp, #16]
 800ea08:	9303      	str	r3, [sp, #12]
 800ea0a:	9502      	str	r5, [sp, #8]
 800ea0c:	9401      	str	r4, [sp, #4]
 800ea0e:	9000      	str	r0, [sp, #0]
 800ea10:	4b09      	ldr	r3, [pc, #36]	; (800ea38 <OnBeaconStatusChange+0xc8>)
 800ea12:	2200      	movs	r2, #0
 800ea14:	2100      	movs	r1, #0
 800ea16:	2002      	movs	r0, #2
 800ea18:	f011 fb28 	bl	802006c <UTIL_ADV_TRACE_COND_FSend>
                params->Info.Datarate, params->Info.Rssi, params->Info.Snr, params->Info.Frequency,
                params->Info.Time.Seconds, params->Info.GwSpecific.InfoDesc,
                params->Info.GwSpecific.Info[0], params->Info.GwSpecific.Info[1],
                params->Info.GwSpecific.Info[2], params->Info.GwSpecific.Info[3],
                params->Info.GwSpecific.Info[4], params->Info.GwSpecific.Info[5]);
        break;
 800ea1c:	e006      	b.n	800ea2c <OnBeaconStatusChange+0xbc>
      }
      case LORAMAC_HANDLER_BEACON_NRX:
      {
        APP_LOG(TS_OFF, VLEVEL_M, "\r\n###### BEACON NOT RECEIVED\r\n");
 800ea1e:	4b07      	ldr	r3, [pc, #28]	; (800ea3c <OnBeaconStatusChange+0xcc>)
 800ea20:	2200      	movs	r2, #0
 800ea22:	2100      	movs	r1, #0
 800ea24:	2002      	movs	r0, #2
 800ea26:	f011 fb21 	bl	802006c <UTIL_ADV_TRACE_COND_FSend>
        break;
 800ea2a:	bf00      	nop
      }
    }
  }
  /* USER CODE END OnBeaconStatusChange_1 */
}
 800ea2c:	bf00      	nop
 800ea2e:	371c      	adds	r7, #28
 800ea30:	46bd      	mov	sp, r7
 800ea32:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ea34:	080213e8 	.word	0x080213e8
 800ea38:	08021400 	.word	0x08021400
 800ea3c:	08021474 	.word	0x08021474

0800ea40 <OnSysTimeUpdate>:

static void OnSysTimeUpdate(void)
{
 800ea40:	b480      	push	{r7}
 800ea42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OnSysTimeUpdate_1 */

  /* USER CODE END OnSysTimeUpdate_1 */
}
 800ea44:	bf00      	nop
 800ea46:	46bd      	mov	sp, r7
 800ea48:	bc80      	pop	{r7}
 800ea4a:	4770      	bx	lr

0800ea4c <OnClassChange>:

static void OnClassChange(DeviceClass_t deviceClass)
{
 800ea4c:	b580      	push	{r7, lr}
 800ea4e:	b084      	sub	sp, #16
 800ea50:	af02      	add	r7, sp, #8
 800ea52:	4603      	mov	r3, r0
 800ea54:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN OnClassChange_1 */
  APP_LOG(TS_OFF, VLEVEL_M, "Switch to Class %c done\r\n", "ABC"[deviceClass]);
 800ea56:	79fb      	ldrb	r3, [r7, #7]
 800ea58:	4a06      	ldr	r2, [pc, #24]	; (800ea74 <OnClassChange+0x28>)
 800ea5a:	5cd3      	ldrb	r3, [r2, r3]
 800ea5c:	9300      	str	r3, [sp, #0]
 800ea5e:	4b06      	ldr	r3, [pc, #24]	; (800ea78 <OnClassChange+0x2c>)
 800ea60:	2200      	movs	r2, #0
 800ea62:	2100      	movs	r1, #0
 800ea64:	2002      	movs	r0, #2
 800ea66:	f011 fb01 	bl	802006c <UTIL_ADV_TRACE_COND_FSend>
  /* USER CODE END OnClassChange_1 */
}
 800ea6a:	bf00      	nop
 800ea6c:	3708      	adds	r7, #8
 800ea6e:	46bd      	mov	sp, r7
 800ea70:	bd80      	pop	{r7, pc}
 800ea72:	bf00      	nop
 800ea74:	080214b0 	.word	0x080214b0
 800ea78:	08021494 	.word	0x08021494

0800ea7c <OnMacProcessNotify>:

static void OnMacProcessNotify(void)
{
 800ea7c:	b580      	push	{r7, lr}
 800ea7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OnMacProcessNotify_1 */

  /* USER CODE END OnMacProcessNotify_1 */
  UTIL_SEQ_SetTask((1 << CFG_SEQ_Task_LmHandlerProcess), CFG_SEQ_Prio_0);
 800ea80:	2100      	movs	r1, #0
 800ea82:	2001      	movs	r0, #1
 800ea84:	f010 ffa2 	bl	801f9cc <UTIL_SEQ_SetTask>

  /* USER CODE BEGIN OnMacProcessNotify_2 */

  /* USER CODE END OnMacProcessNotify_2 */
}
 800ea88:	bf00      	nop
 800ea8a:	bd80      	pop	{r7, pc}

0800ea8c <OnTxPeriodicityChanged>:

static void OnTxPeriodicityChanged(uint32_t periodicity)
{
 800ea8c:	b580      	push	{r7, lr}
 800ea8e:	b082      	sub	sp, #8
 800ea90:	af00      	add	r7, sp, #0
 800ea92:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN OnTxPeriodicityChanged_1 */

  /* USER CODE END OnTxPeriodicityChanged_1 */
  TxPeriodicity = periodicity;
 800ea94:	4a0d      	ldr	r2, [pc, #52]	; (800eacc <OnTxPeriodicityChanged+0x40>)
 800ea96:	687b      	ldr	r3, [r7, #4]
 800ea98:	6013      	str	r3, [r2, #0]

  if (TxPeriodicity == 0)
 800ea9a:	4b0c      	ldr	r3, [pc, #48]	; (800eacc <OnTxPeriodicityChanged+0x40>)
 800ea9c:	681b      	ldr	r3, [r3, #0]
 800ea9e:	2b00      	cmp	r3, #0
 800eaa0:	d103      	bne.n	800eaaa <OnTxPeriodicityChanged+0x1e>
  {
    /* Revert to application default periodicity */
    TxPeriodicity = APP_TX_DUTYCYCLE;
 800eaa2:	4b0a      	ldr	r3, [pc, #40]	; (800eacc <OnTxPeriodicityChanged+0x40>)
 800eaa4:	f242 7210 	movw	r2, #10000	; 0x2710
 800eaa8:	601a      	str	r2, [r3, #0]
  }

  /* Update timer periodicity */
  UTIL_TIMER_Stop(&TxTimer);
 800eaaa:	4809      	ldr	r0, [pc, #36]	; (800ead0 <OnTxPeriodicityChanged+0x44>)
 800eaac:	f011 f8d4 	bl	801fc58 <UTIL_TIMER_Stop>
  UTIL_TIMER_SetPeriod(&TxTimer, TxPeriodicity);
 800eab0:	4b06      	ldr	r3, [pc, #24]	; (800eacc <OnTxPeriodicityChanged+0x40>)
 800eab2:	681b      	ldr	r3, [r3, #0]
 800eab4:	4619      	mov	r1, r3
 800eab6:	4806      	ldr	r0, [pc, #24]	; (800ead0 <OnTxPeriodicityChanged+0x44>)
 800eab8:	f011 f93e 	bl	801fd38 <UTIL_TIMER_SetPeriod>
  UTIL_TIMER_Start(&TxTimer);
 800eabc:	4804      	ldr	r0, [pc, #16]	; (800ead0 <OnTxPeriodicityChanged+0x44>)
 800eabe:	f011 f85d 	bl	801fb7c <UTIL_TIMER_Start>
  /* USER CODE BEGIN OnTxPeriodicityChanged_2 */

  /* USER CODE END OnTxPeriodicityChanged_2 */
}
 800eac2:	bf00      	nop
 800eac4:	3708      	adds	r7, #8
 800eac6:	46bd      	mov	sp, r7
 800eac8:	bd80      	pop	{r7, pc}
 800eaca:	bf00      	nop
 800eacc:	20000088 	.word	0x20000088
 800ead0:	200005c0 	.word	0x200005c0

0800ead4 <OnTxFrameCtrlChanged>:

static void OnTxFrameCtrlChanged(LmHandlerMsgTypes_t isTxConfirmed)
{
 800ead4:	b480      	push	{r7}
 800ead6:	b083      	sub	sp, #12
 800ead8:	af00      	add	r7, sp, #0
 800eada:	4603      	mov	r3, r0
 800eadc:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN OnTxFrameCtrlChanged_1 */

  /* USER CODE END OnTxFrameCtrlChanged_1 */
  LmHandlerParams.IsTxConfirmed = isTxConfirmed;
 800eade:	4a04      	ldr	r2, [pc, #16]	; (800eaf0 <OnTxFrameCtrlChanged+0x1c>)
 800eae0:	79fb      	ldrb	r3, [r7, #7]
 800eae2:	70d3      	strb	r3, [r2, #3]
  /* USER CODE BEGIN OnTxFrameCtrlChanged_2 */

  /* USER CODE END OnTxFrameCtrlChanged_2 */
}
 800eae4:	bf00      	nop
 800eae6:	370c      	adds	r7, #12
 800eae8:	46bd      	mov	sp, r7
 800eaea:	bc80      	pop	{r7}
 800eaec:	4770      	bx	lr
 800eaee:	bf00      	nop
 800eaf0:	20000070 	.word	0x20000070

0800eaf4 <OnPingSlotPeriodicityChanged>:

static void OnPingSlotPeriodicityChanged(uint8_t pingSlotPeriodicity)
{
 800eaf4:	b480      	push	{r7}
 800eaf6:	b083      	sub	sp, #12
 800eaf8:	af00      	add	r7, sp, #0
 800eafa:	4603      	mov	r3, r0
 800eafc:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN OnPingSlotPeriodicityChanged_1 */

  /* USER CODE END OnPingSlotPeriodicityChanged_1 */
  LmHandlerParams.PingSlotPeriodicity = pingSlotPeriodicity;
 800eafe:	4a04      	ldr	r2, [pc, #16]	; (800eb10 <OnPingSlotPeriodicityChanged+0x1c>)
 800eb00:	79fb      	ldrb	r3, [r7, #7]
 800eb02:	7413      	strb	r3, [r2, #16]
  /* USER CODE BEGIN OnPingSlotPeriodicityChanged_2 */

  /* USER CODE END OnPingSlotPeriodicityChanged_2 */
}
 800eb04:	bf00      	nop
 800eb06:	370c      	adds	r7, #12
 800eb08:	46bd      	mov	sp, r7
 800eb0a:	bc80      	pop	{r7}
 800eb0c:	4770      	bx	lr
 800eb0e:	bf00      	nop
 800eb10:	20000070 	.word	0x20000070

0800eb14 <OnSystemReset>:

static void OnSystemReset(void)
{
 800eb14:	b580      	push	{r7, lr}
 800eb16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OnSystemReset_1 */

  /* USER CODE END OnSystemReset_1 */
  if ((LORAMAC_HANDLER_SUCCESS == LmHandlerHalt()) && (LmHandlerJoinStatus() == LORAMAC_HANDLER_SET))
 800eb18:	f002 fd9f 	bl	801165a <LmHandlerHalt>
 800eb1c:	4603      	mov	r3, r0
 800eb1e:	2b00      	cmp	r3, #0
 800eb20:	d106      	bne.n	800eb30 <OnSystemReset+0x1c>
 800eb22:	f002 f843 	bl	8010bac <LmHandlerJoinStatus>
 800eb26:	4603      	mov	r3, r0
 800eb28:	2b01      	cmp	r3, #1
 800eb2a:	d101      	bne.n	800eb30 <OnSystemReset+0x1c>
  {
    NVIC_SystemReset();
 800eb2c:	f7ff fa7c 	bl	800e028 <__NVIC_SystemReset>
  }
  /* USER CODE BEGIN OnSystemReset_Last */

  /* USER CODE END OnSystemReset_Last */
}
 800eb30:	bf00      	nop
 800eb32:	bd80      	pop	{r7, pc}

0800eb34 <StopJoin>:

static void StopJoin(void)
{
 800eb34:	b580      	push	{r7, lr}
 800eb36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN StopJoin_1 */

  /* USER CODE END StopJoin_1 */

  UTIL_TIMER_Stop(&TxTimer);
 800eb38:	4817      	ldr	r0, [pc, #92]	; (800eb98 <StopJoin+0x64>)
 800eb3a:	f011 f88d 	bl	801fc58 <UTIL_TIMER_Stop>

  if (LORAMAC_HANDLER_SUCCESS != LmHandlerStop())
 800eb3e:	f002 fd7f 	bl	8011640 <LmHandlerStop>
 800eb42:	4603      	mov	r3, r0
 800eb44:	2b00      	cmp	r3, #0
 800eb46:	d006      	beq.n	800eb56 <StopJoin+0x22>
  {
    APP_LOG(TS_OFF, VLEVEL_M, "LmHandler Stop on going ...\r\n");
 800eb48:	4b14      	ldr	r3, [pc, #80]	; (800eb9c <StopJoin+0x68>)
 800eb4a:	2200      	movs	r2, #0
 800eb4c:	2100      	movs	r1, #0
 800eb4e:	2002      	movs	r0, #2
 800eb50:	f011 fa8c 	bl	802006c <UTIL_ADV_TRACE_COND_FSend>
 800eb54:	e01a      	b.n	800eb8c <StopJoin+0x58>
  }
  else
  {
    APP_LOG(TS_OFF, VLEVEL_M, "LmHandler Stopped\r\n");
 800eb56:	4b12      	ldr	r3, [pc, #72]	; (800eba0 <StopJoin+0x6c>)
 800eb58:	2200      	movs	r2, #0
 800eb5a:	2100      	movs	r1, #0
 800eb5c:	2002      	movs	r0, #2
 800eb5e:	f011 fa85 	bl	802006c <UTIL_ADV_TRACE_COND_FSend>
      ActivationType = ACTIVATION_TYPE_OTAA;
      APP_LOG(TS_OFF, VLEVEL_M, "LmHandler switch to OTAA mode\r\n");
    }
    else
    {
      ActivationType = ACTIVATION_TYPE_ABP;
 800eb62:	4b10      	ldr	r3, [pc, #64]	; (800eba4 <StopJoin+0x70>)
 800eb64:	2201      	movs	r2, #1
 800eb66:	701a      	strb	r2, [r3, #0]
      APP_LOG(TS_OFF, VLEVEL_M, "LmHandler switch to ABP mode\r\n");
 800eb68:	4b0f      	ldr	r3, [pc, #60]	; (800eba8 <StopJoin+0x74>)
 800eb6a:	2200      	movs	r2, #0
 800eb6c:	2100      	movs	r1, #0
 800eb6e:	2002      	movs	r0, #2
 800eb70:	f011 fa7c 	bl	802006c <UTIL_ADV_TRACE_COND_FSend>
    }
    LmHandlerConfigure(&LmHandlerParams);
 800eb74:	480d      	ldr	r0, [pc, #52]	; (800ebac <StopJoin+0x78>)
 800eb76:	f001 fe1f 	bl	80107b8 <LmHandlerConfigure>
    LmHandlerJoin(ActivationType, true);
 800eb7a:	4b0a      	ldr	r3, [pc, #40]	; (800eba4 <StopJoin+0x70>)
 800eb7c:	781b      	ldrb	r3, [r3, #0]
 800eb7e:	2101      	movs	r1, #1
 800eb80:	4618      	mov	r0, r3
 800eb82:	f001 ff71 	bl	8010a68 <LmHandlerJoin>
    UTIL_TIMER_Start(&TxTimer);
 800eb86:	4804      	ldr	r0, [pc, #16]	; (800eb98 <StopJoin+0x64>)
 800eb88:	f010 fff8 	bl	801fb7c <UTIL_TIMER_Start>
  }
  UTIL_TIMER_Start(&StopJoinTimer);
 800eb8c:	4808      	ldr	r0, [pc, #32]	; (800ebb0 <StopJoin+0x7c>)
 800eb8e:	f010 fff5 	bl	801fb7c <UTIL_TIMER_Start>
  /* USER CODE BEGIN StopJoin_Last */

  /* USER CODE END StopJoin_Last */
}
 800eb92:	bf00      	nop
 800eb94:	bd80      	pop	{r7, pc}
 800eb96:	bf00      	nop
 800eb98:	200005c0 	.word	0x200005c0
 800eb9c:	080214b4 	.word	0x080214b4
 800eba0:	080214d4 	.word	0x080214d4
 800eba4:	20000020 	.word	0x20000020
 800eba8:	080214e8 	.word	0x080214e8
 800ebac:	20000070 	.word	0x20000070
 800ebb0:	200005d8 	.word	0x200005d8

0800ebb4 <OnStopJoinTimerEvent>:

static void OnStopJoinTimerEvent(void *context)
{
 800ebb4:	b580      	push	{r7, lr}
 800ebb6:	b082      	sub	sp, #8
 800ebb8:	af00      	add	r7, sp, #0
 800ebba:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN OnStopJoinTimerEvent_1 */

  /* USER CODE END OnStopJoinTimerEvent_1 */
  if (ActivationType == LORAWAN_DEFAULT_ACTIVATION_TYPE)
 800ebbc:	4b05      	ldr	r3, [pc, #20]	; (800ebd4 <OnStopJoinTimerEvent+0x20>)
 800ebbe:	781b      	ldrb	r3, [r3, #0]
 800ebc0:	2b02      	cmp	r3, #2
 800ebc2:	d103      	bne.n	800ebcc <OnStopJoinTimerEvent+0x18>
  {
    UTIL_SEQ_SetTask((1 << CFG_SEQ_Task_LoRaStopJoinEvent), CFG_SEQ_Prio_0);
 800ebc4:	2100      	movs	r1, #0
 800ebc6:	2008      	movs	r0, #8
 800ebc8:	f010 ff00 	bl	801f9cc <UTIL_SEQ_SetTask>
  }
  /* USER CODE BEGIN OnStopJoinTimerEvent_Last */

  /* USER CODE END OnStopJoinTimerEvent_Last */
}
 800ebcc:	bf00      	nop
 800ebce:	3708      	adds	r7, #8
 800ebd0:	46bd      	mov	sp, r7
 800ebd2:	bd80      	pop	{r7, pc}
 800ebd4:	20000020 	.word	0x20000020

0800ebd8 <StoreContext>:

static void StoreContext(void)
{
 800ebd8:	b580      	push	{r7, lr}
 800ebda:	b082      	sub	sp, #8
 800ebdc:	af00      	add	r7, sp, #0
  LmHandlerErrorStatus_t status = LORAMAC_HANDLER_ERROR;
 800ebde:	23ff      	movs	r3, #255	; 0xff
 800ebe0:	71fb      	strb	r3, [r7, #7]

  /* USER CODE BEGIN StoreContext_1 */

  /* USER CODE END StoreContext_1 */
  status = LmHandlerNvmDataStore();
 800ebe2:	f002 fd6f 	bl	80116c4 <LmHandlerNvmDataStore>
 800ebe6:	4603      	mov	r3, r0
 800ebe8:	71fb      	strb	r3, [r7, #7]

  if (status == LORAMAC_HANDLER_NVM_DATA_UP_TO_DATE)
 800ebea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800ebee:	f113 0f08 	cmn.w	r3, #8
 800ebf2:	d106      	bne.n	800ec02 <StoreContext+0x2a>
  {
    APP_LOG(TS_OFF, VLEVEL_M, "NVM DATA UP TO DATE\r\n");
 800ebf4:	4b0a      	ldr	r3, [pc, #40]	; (800ec20 <StoreContext+0x48>)
 800ebf6:	2200      	movs	r2, #0
 800ebf8:	2100      	movs	r1, #0
 800ebfa:	2002      	movs	r0, #2
 800ebfc:	f011 fa36 	bl	802006c <UTIL_ADV_TRACE_COND_FSend>
    APP_LOG(TS_OFF, VLEVEL_M, "NVM DATA STORE FAILED\r\n");
  }
  /* USER CODE BEGIN StoreContext_Last */

  /* USER CODE END StoreContext_Last */
}
 800ec00:	e00a      	b.n	800ec18 <StoreContext+0x40>
  else if (status == LORAMAC_HANDLER_ERROR)
 800ec02:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800ec06:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800ec0a:	d105      	bne.n	800ec18 <StoreContext+0x40>
    APP_LOG(TS_OFF, VLEVEL_M, "NVM DATA STORE FAILED\r\n");
 800ec0c:	4b05      	ldr	r3, [pc, #20]	; (800ec24 <StoreContext+0x4c>)
 800ec0e:	2200      	movs	r2, #0
 800ec10:	2100      	movs	r1, #0
 800ec12:	2002      	movs	r0, #2
 800ec14:	f011 fa2a 	bl	802006c <UTIL_ADV_TRACE_COND_FSend>
}
 800ec18:	bf00      	nop
 800ec1a:	3708      	adds	r7, #8
 800ec1c:	46bd      	mov	sp, r7
 800ec1e:	bd80      	pop	{r7, pc}
 800ec20:	08021508 	.word	0x08021508
 800ec24:	08021520 	.word	0x08021520

0800ec28 <OnNvmDataChange>:

static void OnNvmDataChange(LmHandlerNvmContextStates_t state)
{
 800ec28:	b580      	push	{r7, lr}
 800ec2a:	b082      	sub	sp, #8
 800ec2c:	af00      	add	r7, sp, #0
 800ec2e:	4603      	mov	r3, r0
 800ec30:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN OnNvmDataChange_1 */

  /* USER CODE END OnNvmDataChange_1 */
  if (state == LORAMAC_HANDLER_NVM_STORE)
 800ec32:	79fb      	ldrb	r3, [r7, #7]
 800ec34:	2b01      	cmp	r3, #1
 800ec36:	d106      	bne.n	800ec46 <OnNvmDataChange+0x1e>
  {
    APP_LOG(TS_OFF, VLEVEL_M, "NVM DATA STORED\r\n");
 800ec38:	4b08      	ldr	r3, [pc, #32]	; (800ec5c <OnNvmDataChange+0x34>)
 800ec3a:	2200      	movs	r2, #0
 800ec3c:	2100      	movs	r1, #0
 800ec3e:	2002      	movs	r0, #2
 800ec40:	f011 fa14 	bl	802006c <UTIL_ADV_TRACE_COND_FSend>
    APP_LOG(TS_OFF, VLEVEL_M, "NVM DATA RESTORED\r\n");
  }
  /* USER CODE BEGIN OnNvmDataChange_Last */

  /* USER CODE END OnNvmDataChange_Last */
}
 800ec44:	e005      	b.n	800ec52 <OnNvmDataChange+0x2a>
    APP_LOG(TS_OFF, VLEVEL_M, "NVM DATA RESTORED\r\n");
 800ec46:	4b06      	ldr	r3, [pc, #24]	; (800ec60 <OnNvmDataChange+0x38>)
 800ec48:	2200      	movs	r2, #0
 800ec4a:	2100      	movs	r1, #0
 800ec4c:	2002      	movs	r0, #2
 800ec4e:	f011 fa0d 	bl	802006c <UTIL_ADV_TRACE_COND_FSend>
}
 800ec52:	bf00      	nop
 800ec54:	3708      	adds	r7, #8
 800ec56:	46bd      	mov	sp, r7
 800ec58:	bd80      	pop	{r7, pc}
 800ec5a:	bf00      	nop
 800ec5c:	08021538 	.word	0x08021538
 800ec60:	0802154c 	.word	0x0802154c

0800ec64 <OnStoreContextRequest>:

static void OnStoreContextRequest(void *nvm, uint32_t nvm_size)
{
 800ec64:	b580      	push	{r7, lr}
 800ec66:	b082      	sub	sp, #8
 800ec68:	af00      	add	r7, sp, #0
 800ec6a:	6078      	str	r0, [r7, #4]
 800ec6c:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN OnStoreContextRequest_1 */

  /* USER CODE END OnStoreContextRequest_1 */
  /* store nvm in flash */
  if (FLASH_IF_Erase(LORAWAN_NVM_BASE_ADDRESS, FLASH_PAGE_SIZE) == FLASH_IF_OK)
 800ec6e:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800ec72:	4807      	ldr	r0, [pc, #28]	; (800ec90 <OnStoreContextRequest+0x2c>)
 800ec74:	f7f2 fda6 	bl	80017c4 <FLASH_IF_Erase>
 800ec78:	4603      	mov	r3, r0
 800ec7a:	2b00      	cmp	r3, #0
 800ec7c:	d104      	bne.n	800ec88 <OnStoreContextRequest+0x24>
  {
    FLASH_IF_Write(LORAWAN_NVM_BASE_ADDRESS, (const void *)nvm, nvm_size);
 800ec7e:	683a      	ldr	r2, [r7, #0]
 800ec80:	6879      	ldr	r1, [r7, #4]
 800ec82:	4803      	ldr	r0, [pc, #12]	; (800ec90 <OnStoreContextRequest+0x2c>)
 800ec84:	f7f2 fd4e 	bl	8001724 <FLASH_IF_Write>
  }
  /* USER CODE BEGIN OnStoreContextRequest_Last */

  /* USER CODE END OnStoreContextRequest_Last */
}
 800ec88:	bf00      	nop
 800ec8a:	3708      	adds	r7, #8
 800ec8c:	46bd      	mov	sp, r7
 800ec8e:	bd80      	pop	{r7, pc}
 800ec90:	0803f000 	.word	0x0803f000

0800ec94 <OnRestoreContextRequest>:

static void OnRestoreContextRequest(void *nvm, uint32_t nvm_size)
{
 800ec94:	b580      	push	{r7, lr}
 800ec96:	b082      	sub	sp, #8
 800ec98:	af00      	add	r7, sp, #0
 800ec9a:	6078      	str	r0, [r7, #4]
 800ec9c:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN OnRestoreContextRequest_1 */

  /* USER CODE END OnRestoreContextRequest_1 */
  FLASH_IF_Read(nvm, LORAWAN_NVM_BASE_ADDRESS, nvm_size);
 800ec9e:	683a      	ldr	r2, [r7, #0]
 800eca0:	4903      	ldr	r1, [pc, #12]	; (800ecb0 <OnRestoreContextRequest+0x1c>)
 800eca2:	6878      	ldr	r0, [r7, #4]
 800eca4:	f7f2 fd66 	bl	8001774 <FLASH_IF_Read>
  /* USER CODE BEGIN OnRestoreContextRequest_Last */

  /* USER CODE END OnRestoreContextRequest_Last */
}
 800eca8:	bf00      	nop
 800ecaa:	3708      	adds	r7, #8
 800ecac:	46bd      	mov	sp, r7
 800ecae:	bd80      	pop	{r7, pc}
 800ecb0:	0803f000 	.word	0x0803f000

0800ecb4 <LoraInfo_Init>:

/* USER CODE END EV */

/* Exported functions --------------------------------------------------------*/
void LoraInfo_Init(void)
{
 800ecb4:	b580      	push	{r7, lr}
 800ecb6:	af00      	add	r7, sp, #0
  loraInfo.ContextManagement = 0;
 800ecb8:	4b15      	ldr	r3, [pc, #84]	; (800ed10 <LoraInfo_Init+0x5c>)
 800ecba:	2200      	movs	r2, #0
 800ecbc:	601a      	str	r2, [r3, #0]
  loraInfo.Region = 0;
 800ecbe:	4b14      	ldr	r3, [pc, #80]	; (800ed10 <LoraInfo_Init+0x5c>)
 800ecc0:	2200      	movs	r2, #0
 800ecc2:	605a      	str	r2, [r3, #4]
  loraInfo.ClassB = 0;
 800ecc4:	4b12      	ldr	r3, [pc, #72]	; (800ed10 <LoraInfo_Init+0x5c>)
 800ecc6:	2200      	movs	r2, #0
 800ecc8:	609a      	str	r2, [r3, #8]
  loraInfo.Kms = 0;
 800ecca:	4b11      	ldr	r3, [pc, #68]	; (800ed10 <LoraInfo_Init+0x5c>)
 800eccc:	2200      	movs	r2, #0
 800ecce:	60da      	str	r2, [r3, #12]
#endif /* REGION_KR920 */
#ifdef  REGION_IN865
  loraInfo.Region |= (1 << LORAMAC_REGION_IN865);
#endif /* REGION_IN865 */
#ifdef  REGION_US915
  loraInfo.Region |= (1 << LORAMAC_REGION_US915);
 800ecd0:	4b0f      	ldr	r3, [pc, #60]	; (800ed10 <LoraInfo_Init+0x5c>)
 800ecd2:	685b      	ldr	r3, [r3, #4]
 800ecd4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800ecd8:	4a0d      	ldr	r2, [pc, #52]	; (800ed10 <LoraInfo_Init+0x5c>)
 800ecda:	6053      	str	r3, [r2, #4]
#endif /* REGION_US915 */
#ifdef  REGION_RU864
  loraInfo.Region |= (1 << LORAMAC_REGION_RU864);
#endif /* REGION_RU864 */

  if (loraInfo.Region == 0)
 800ecdc:	4b0c      	ldr	r3, [pc, #48]	; (800ed10 <LoraInfo_Init+0x5c>)
 800ecde:	685b      	ldr	r3, [r3, #4]
 800ece0:	2b00      	cmp	r3, #0
 800ece2:	d10c      	bne.n	800ecfe <LoraInfo_Init+0x4a>
  {
    APP_PRINTF("error: At least one region shall be defined in the MW: check lorawan_conf.h \r\n");
 800ece4:	4b0b      	ldr	r3, [pc, #44]	; (800ed14 <LoraInfo_Init+0x60>)
 800ece6:	2200      	movs	r2, #0
 800ece8:	2100      	movs	r1, #0
 800ecea:	2000      	movs	r0, #0
 800ecec:	f011 f9be 	bl	802006c <UTIL_ADV_TRACE_COND_FSend>
    while (1 != UTIL_ADV_TRACE_IsBufferEmpty())
 800ecf0:	bf00      	nop
 800ecf2:	f011 f9a9 	bl	8020048 <UTIL_ADV_TRACE_IsBufferEmpty>
 800ecf6:	4603      	mov	r3, r0
 800ecf8:	2b01      	cmp	r3, #1
 800ecfa:	d1fa      	bne.n	800ecf2 <LoraInfo_Init+0x3e>
    {
      /* Wait that all printfs are completed*/
    }
    while (1) {} /* At least one region shall be defined */
 800ecfc:	e7fe      	b.n	800ecfc <LoraInfo_Init+0x48>
#elif !defined (LORAMAC_CLASSB_ENABLED)
#error LORAMAC_CLASSB_ENABLED not defined ( shall be <0 or 1> )
#endif /* LORAMAC_CLASSB_ENABLED */

#if (!defined (LORAWAN_KMS) || (LORAWAN_KMS == 0))
  loraInfo.Kms = 0;
 800ecfe:	4b04      	ldr	r3, [pc, #16]	; (800ed10 <LoraInfo_Init+0x5c>)
 800ed00:	2200      	movs	r2, #0
 800ed02:	60da      	str	r2, [r3, #12]
#endif /* LORAWAN_KMS */

#if (!defined (CONTEXT_MANAGEMENT_ENABLED) || (CONTEXT_MANAGEMENT_ENABLED == 0))
  loraInfo.ContextManagement = 0;
#else /* CONTEXT_MANAGEMENT_ENABLED == 1 */
  loraInfo.ContextManagement = 1;
 800ed04:	4b02      	ldr	r3, [pc, #8]	; (800ed10 <LoraInfo_Init+0x5c>)
 800ed06:	2201      	movs	r2, #1
 800ed08:	601a      	str	r2, [r3, #0]
#endif /* CONTEXT_MANAGEMENT_ENABLED */

  /* USER CODE BEGIN LoraInfo_Init_2 */

  /* USER CODE END LoraInfo_Init_2 */
}
 800ed0a:	bf00      	nop
 800ed0c:	bd80      	pop	{r7, pc}
 800ed0e:	bf00      	nop
 800ed10:	2000072c 	.word	0x2000072c
 800ed14:	08021560 	.word	0x08021560

0800ed18 <LoraInfo_GetPtr>:

LoraInfo_t *LoraInfo_GetPtr(void)
{
 800ed18:	b480      	push	{r7}
 800ed1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN LoraInfo_GetPtr */

  /* USER CODE END LoraInfo_GetPtr */
  return &loraInfo;
 800ed1c:	4b02      	ldr	r3, [pc, #8]	; (800ed28 <LoraInfo_GetPtr+0x10>)
}
 800ed1e:	4618      	mov	r0, r3
 800ed20:	46bd      	mov	sp, r7
 800ed22:	bc80      	pop	{r7}
 800ed24:	4770      	bx	lr
 800ed26:	bf00      	nop
 800ed28:	2000072c 	.word	0x2000072c

0800ed2c <RBI_Init>:

/* USER CODE END PFP */

/* Exported functions --------------------------------------------------------*/
int32_t RBI_Init(void)
{
 800ed2c:	b580      	push	{r7, lr}
 800ed2e:	af00      	add	r7, sp, #0
   * 1/ For User boards, the BSP/STM32WLxx_Nucleo/ directory can be copied and replaced in the project. The copy must then be updated depending:
   *       on board RF switch configuration (pin control, number of port etc)
   *       on TCXO configuration
   *       on DC/DC configuration
   *       on maximum output power that the board can deliver*/
  return BSP_RADIO_Init();
 800ed30:	f7f6 fc6e 	bl	8005610 <BSP_RADIO_Init>
 800ed34:	4603      	mov	r3, r0
  /* USER CODE BEGIN RBI_Init_2 */
#warning user to provide its board code or to call his board driver functions
  /* USER CODE END RBI_Init_2 */
  return retcode;
#endif  /* USE_BSP_DRIVER  */
}
 800ed36:	4618      	mov	r0, r3
 800ed38:	bd80      	pop	{r7, pc}

0800ed3a <RBI_ConfigRFSwitch>:
  return retcode;
#endif  /* USE_BSP_DRIVER */
}

int32_t RBI_ConfigRFSwitch(RBI_Switch_TypeDef Config)
{
 800ed3a:	b580      	push	{r7, lr}
 800ed3c:	b082      	sub	sp, #8
 800ed3e:	af00      	add	r7, sp, #0
 800ed40:	4603      	mov	r3, r0
 800ed42:	71fb      	strb	r3, [r7, #7]
   * 1/ For User boards, the BSP/STM32WLxx_Nucleo/ directory can be copied and replaced in the project. The copy must then be updated depending:
   *       on board RF switch configuration (pin control, number of port etc)
   *       on TCXO configuration
   *       on DC/DC configuration
   *       on maximum output power that the board can deliver*/
  return BSP_RADIO_ConfigRFSwitch((BSP_RADIO_Switch_TypeDef) Config);
 800ed44:	79fb      	ldrb	r3, [r7, #7]
 800ed46:	4618      	mov	r0, r3
 800ed48:	f7f6 fc94 	bl	8005674 <BSP_RADIO_ConfigRFSwitch>
 800ed4c:	4603      	mov	r3, r0
  /* USER CODE BEGIN RBI_ConfigRFSwitch_2 */
#warning user to provide its board code or to call his board driver functions
  /* USER CODE END RBI_ConfigRFSwitch_2 */
  return retcode;
#endif  /* USE_BSP_DRIVER */
}
 800ed4e:	4618      	mov	r0, r3
 800ed50:	3708      	adds	r7, #8
 800ed52:	46bd      	mov	sp, r7
 800ed54:	bd80      	pop	{r7, pc}

0800ed56 <RBI_GetTxConfig>:

int32_t RBI_GetTxConfig(void)
{
 800ed56:	b580      	push	{r7, lr}
 800ed58:	af00      	add	r7, sp, #0
   * 1/ For User boards, the BSP/STM32WLxx_Nucleo/ directory can be copied and replaced in the project. The copy must then be updated depending:
   *       on board RF switch configuration (pin control, number of port etc)
   *       on TCXO configuration
   *       on DC/DC configuration
   *       on maximum output power that the board can deliver*/
  return BSP_RADIO_GetTxConfig();
 800ed5a:	f7f6 fcd9 	bl	8005710 <BSP_RADIO_GetTxConfig>
 800ed5e:	4603      	mov	r3, r0
  /* USER CODE BEGIN RBI_GetTxConfig_2 */
#warning user to provide its board code or to call his board driver functions
  /* USER CODE END RBI_GetTxConfig_2 */
  return retcode;
#endif  /* USE_BSP_DRIVER */
}
 800ed60:	4618      	mov	r0, r3
 800ed62:	bd80      	pop	{r7, pc}

0800ed64 <RBI_IsTCXO>:

int32_t RBI_IsTCXO(void)
{
 800ed64:	b580      	push	{r7, lr}
 800ed66:	af00      	add	r7, sp, #0
   * 1/ For User boards, the BSP/STM32WLxx_Nucleo/ directory can be copied and replaced in the project. The copy must then be updated depending:
   *       on board RF switch configuration (pin control, number of port etc)
   *       on TCXO configuration
   *       on DC/DC configuration
   *       on maximum output power that the board can deliver*/
  return BSP_RADIO_IsTCXO();
 800ed68:	f7f6 fcd9 	bl	800571e <BSP_RADIO_IsTCXO>
 800ed6c:	4603      	mov	r3, r0
  /* USER CODE BEGIN RBI_IsTCXO_2 */
#warning user to provide its board code or to call his board driver functions
  /* USER CODE END RBI_IsTCXO_2 */
  return retcode;
#endif  /* USE_BSP_DRIVER  */
}
 800ed6e:	4618      	mov	r0, r3
 800ed70:	bd80      	pop	{r7, pc}

0800ed72 <RBI_IsDCDC>:

int32_t RBI_IsDCDC(void)
{
 800ed72:	b580      	push	{r7, lr}
 800ed74:	af00      	add	r7, sp, #0
   * 1/ For User boards, the BSP/STM32WLxx_Nucleo/ directory can be copied and replaced in the project. The copy must then be updated depending:
   *       on board RF switch configuration (pin control, number of port etc)
   *       on TCXO configuration
   *       on DC/DC configuration
   *       on maximum output power that the board can deliver*/
  return BSP_RADIO_IsDCDC();
 800ed76:	f7f6 fcd9 	bl	800572c <BSP_RADIO_IsDCDC>
 800ed7a:	4603      	mov	r3, r0
  /* USER CODE BEGIN RBI_IsDCDC_2 */
#warning user to provide its board code or to call his board driver functions
  /* USER CODE END RBI_IsDCDC_2 */
  return retcode;
#endif  /* USE_BSP_DRIVER  */
}
 800ed7c:	4618      	mov	r0, r3
 800ed7e:	bd80      	pop	{r7, pc}

0800ed80 <RBI_GetRFOMaxPowerConfig>:

int32_t RBI_GetRFOMaxPowerConfig(RBI_RFOMaxPowerConfig_TypeDef Config)
{
 800ed80:	b580      	push	{r7, lr}
 800ed82:	b082      	sub	sp, #8
 800ed84:	af00      	add	r7, sp, #0
 800ed86:	4603      	mov	r3, r0
 800ed88:	71fb      	strb	r3, [r7, #7]
   * 1/ For User boards, the BSP/STM32WLxx_Nucleo/ directory can be copied and replaced in the project. The copy must then be updated depending:
   *       on board RF switch configuration (pin control, number of port etc)
   *       on TCXO configuration
   *       on DC/DC configuration
   *       on maximum output power that the board can deliver*/
  return BSP_RADIO_GetRFOMaxPowerConfig((BSP_RADIO_RFOMaxPowerConfig_TypeDef) Config);
 800ed8a:	79fb      	ldrb	r3, [r7, #7]
 800ed8c:	4618      	mov	r0, r3
 800ed8e:	f7f6 fcd4 	bl	800573a <BSP_RADIO_GetRFOMaxPowerConfig>
 800ed92:	4603      	mov	r3, r0
    ret = 22; /*dBm*/
  }
  /* USER CODE END RBI_GetRFOMaxPowerConfig_2 */
  return ret;
#endif  /* USE_BSP_DRIVER  */
}
 800ed94:	4618      	mov	r0, r3
 800ed96:	3708      	adds	r7, #8
 800ed98:	46bd      	mov	sp, r7
 800ed9a:	bd80      	pop	{r7, pc}

0800ed9c <AES_CMAC_Init>:
            ( r )[i] = ( r )[i] ^ ( v )[i]; \
        }                                   \
    } while( 0 )

void AES_CMAC_Init( AES_CMAC_CTX* ctx )
{
 800ed9c:	b580      	push	{r7, lr}
 800ed9e:	b082      	sub	sp, #8
 800eda0:	af00      	add	r7, sp, #0
 800eda2:	6078      	str	r0, [r7, #4]
    memset1( ctx->X, 0, sizeof ctx->X );
 800eda4:	687b      	ldr	r3, [r7, #4]
 800eda6:	33f1      	adds	r3, #241	; 0xf1
 800eda8:	2210      	movs	r2, #16
 800edaa:	2100      	movs	r1, #0
 800edac:	4618      	mov	r0, r3
 800edae:	f00c fdd3 	bl	801b958 <memset1>
    ctx->M_n = 0;
 800edb2:	687b      	ldr	r3, [r7, #4]
 800edb4:	2200      	movs	r2, #0
 800edb6:	f8c3 2114 	str.w	r2, [r3, #276]	; 0x114
    memset1( ctx->rijndael.ksch, '\0', 240 );
 800edba:	687b      	ldr	r3, [r7, #4]
 800edbc:	22f0      	movs	r2, #240	; 0xf0
 800edbe:	2100      	movs	r1, #0
 800edc0:	4618      	mov	r0, r3
 800edc2:	f00c fdc9 	bl	801b958 <memset1>
}
 800edc6:	bf00      	nop
 800edc8:	3708      	adds	r7, #8
 800edca:	46bd      	mov	sp, r7
 800edcc:	bd80      	pop	{r7, pc}

0800edce <AES_CMAC_SetKey>:

void AES_CMAC_SetKey( AES_CMAC_CTX* ctx, const uint8_t key[AES_CMAC_KEY_LENGTH] )
{
 800edce:	b580      	push	{r7, lr}
 800edd0:	b082      	sub	sp, #8
 800edd2:	af00      	add	r7, sp, #0
 800edd4:	6078      	str	r0, [r7, #4]
 800edd6:	6039      	str	r1, [r7, #0]
    lorawan_aes_set_key( key, AES_CMAC_KEY_LENGTH, &ctx->rijndael );
 800edd8:	687b      	ldr	r3, [r7, #4]
 800edda:	461a      	mov	r2, r3
 800eddc:	2110      	movs	r1, #16
 800edde:	6838      	ldr	r0, [r7, #0]
 800ede0:	f000 fe5c 	bl	800fa9c <lorawan_aes_set_key>
}
 800ede4:	bf00      	nop
 800ede6:	3708      	adds	r7, #8
 800ede8:	46bd      	mov	sp, r7
 800edea:	bd80      	pop	{r7, pc}

0800edec <AES_CMAC_Update>:

void AES_CMAC_Update( AES_CMAC_CTX* ctx, const uint8_t* data, uint32_t len )
{
 800edec:	b580      	push	{r7, lr}
 800edee:	b08c      	sub	sp, #48	; 0x30
 800edf0:	af00      	add	r7, sp, #0
 800edf2:	60f8      	str	r0, [r7, #12]
 800edf4:	60b9      	str	r1, [r7, #8]
 800edf6:	607a      	str	r2, [r7, #4]
    uint32_t mlen;
    uint8_t  in[16];

    if( ctx->M_n > 0 )
 800edf8:	68fb      	ldr	r3, [r7, #12]
 800edfa:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 800edfe:	2b00      	cmp	r3, #0
 800ee00:	f000 80a1 	beq.w	800ef46 <AES_CMAC_Update+0x15a>
    {
        mlen = MIN( 16 - ctx->M_n, len );
 800ee04:	68fb      	ldr	r3, [r7, #12]
 800ee06:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 800ee0a:	f1c3 0310 	rsb	r3, r3, #16
 800ee0e:	687a      	ldr	r2, [r7, #4]
 800ee10:	4293      	cmp	r3, r2
 800ee12:	bf28      	it	cs
 800ee14:	4613      	movcs	r3, r2
 800ee16:	627b      	str	r3, [r7, #36]	; 0x24
        memcpy1( ctx->M_last + ctx->M_n, data, mlen );
 800ee18:	68fb      	ldr	r3, [r7, #12]
 800ee1a:	f203 1201 	addw	r2, r3, #257	; 0x101
 800ee1e:	68fb      	ldr	r3, [r7, #12]
 800ee20:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 800ee24:	4413      	add	r3, r2
 800ee26:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800ee28:	b292      	uxth	r2, r2
 800ee2a:	68b9      	ldr	r1, [r7, #8]
 800ee2c:	4618      	mov	r0, r3
 800ee2e:	f00c fd58 	bl	801b8e2 <memcpy1>
        ctx->M_n += mlen;
 800ee32:	68fb      	ldr	r3, [r7, #12]
 800ee34:	f8d3 2114 	ldr.w	r2, [r3, #276]	; 0x114
 800ee38:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ee3a:	441a      	add	r2, r3
 800ee3c:	68fb      	ldr	r3, [r7, #12]
 800ee3e:	f8c3 2114 	str.w	r2, [r3, #276]	; 0x114
        if( ctx->M_n < 16 || len == mlen )
 800ee42:	68fb      	ldr	r3, [r7, #12]
 800ee44:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 800ee48:	2b0f      	cmp	r3, #15
 800ee4a:	f240 808d 	bls.w	800ef68 <AES_CMAC_Update+0x17c>
 800ee4e:	687a      	ldr	r2, [r7, #4]
 800ee50:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ee52:	429a      	cmp	r2, r3
 800ee54:	f000 8088 	beq.w	800ef68 <AES_CMAC_Update+0x17c>
            return;
        XOR( ctx->M_last, ctx->X );
 800ee58:	2300      	movs	r3, #0
 800ee5a:	62fb      	str	r3, [r7, #44]	; 0x2c
 800ee5c:	e015      	b.n	800ee8a <AES_CMAC_Update+0x9e>
 800ee5e:	68fa      	ldr	r2, [r7, #12]
 800ee60:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ee62:	4413      	add	r3, r2
 800ee64:	33f1      	adds	r3, #241	; 0xf1
 800ee66:	781a      	ldrb	r2, [r3, #0]
 800ee68:	68f9      	ldr	r1, [r7, #12]
 800ee6a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ee6c:	440b      	add	r3, r1
 800ee6e:	f203 1301 	addw	r3, r3, #257	; 0x101
 800ee72:	781b      	ldrb	r3, [r3, #0]
 800ee74:	4053      	eors	r3, r2
 800ee76:	b2d9      	uxtb	r1, r3
 800ee78:	68fa      	ldr	r2, [r7, #12]
 800ee7a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ee7c:	4413      	add	r3, r2
 800ee7e:	33f1      	adds	r3, #241	; 0xf1
 800ee80:	460a      	mov	r2, r1
 800ee82:	701a      	strb	r2, [r3, #0]
 800ee84:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ee86:	3301      	adds	r3, #1
 800ee88:	62fb      	str	r3, [r7, #44]	; 0x2c
 800ee8a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800ee8c:	2b0f      	cmp	r3, #15
 800ee8e:	dde6      	ble.n	800ee5e <AES_CMAC_Update+0x72>

        memcpy1( in, &ctx->X[0], 16 );  // Otherwise it does not look good
 800ee90:	68fb      	ldr	r3, [r7, #12]
 800ee92:	f103 01f1 	add.w	r1, r3, #241	; 0xf1
 800ee96:	f107 0314 	add.w	r3, r7, #20
 800ee9a:	2210      	movs	r2, #16
 800ee9c:	4618      	mov	r0, r3
 800ee9e:	f00c fd20 	bl	801b8e2 <memcpy1>
        lorawan_aes_encrypt( in, in, &ctx->rijndael );
 800eea2:	68fa      	ldr	r2, [r7, #12]
 800eea4:	f107 0114 	add.w	r1, r7, #20
 800eea8:	f107 0314 	add.w	r3, r7, #20
 800eeac:	4618      	mov	r0, r3
 800eeae:	f000 fed3 	bl	800fc58 <lorawan_aes_encrypt>
        memcpy1( &ctx->X[0], in, 16 );
 800eeb2:	68fb      	ldr	r3, [r7, #12]
 800eeb4:	33f1      	adds	r3, #241	; 0xf1
 800eeb6:	f107 0114 	add.w	r1, r7, #20
 800eeba:	2210      	movs	r2, #16
 800eebc:	4618      	mov	r0, r3
 800eebe:	f00c fd10 	bl	801b8e2 <memcpy1>

        data += mlen;
 800eec2:	68ba      	ldr	r2, [r7, #8]
 800eec4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800eec6:	4413      	add	r3, r2
 800eec8:	60bb      	str	r3, [r7, #8]
        len -= mlen;
 800eeca:	687a      	ldr	r2, [r7, #4]
 800eecc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800eece:	1ad3      	subs	r3, r2, r3
 800eed0:	607b      	str	r3, [r7, #4]
    }
    while( len > 16 )
 800eed2:	e038      	b.n	800ef46 <AES_CMAC_Update+0x15a>
    { /* not last block */

        XOR( data, ctx->X );
 800eed4:	2300      	movs	r3, #0
 800eed6:	62bb      	str	r3, [r7, #40]	; 0x28
 800eed8:	e013      	b.n	800ef02 <AES_CMAC_Update+0x116>
 800eeda:	68fa      	ldr	r2, [r7, #12]
 800eedc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800eede:	4413      	add	r3, r2
 800eee0:	33f1      	adds	r3, #241	; 0xf1
 800eee2:	781a      	ldrb	r2, [r3, #0]
 800eee4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800eee6:	68b9      	ldr	r1, [r7, #8]
 800eee8:	440b      	add	r3, r1
 800eeea:	781b      	ldrb	r3, [r3, #0]
 800eeec:	4053      	eors	r3, r2
 800eeee:	b2d9      	uxtb	r1, r3
 800eef0:	68fa      	ldr	r2, [r7, #12]
 800eef2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800eef4:	4413      	add	r3, r2
 800eef6:	33f1      	adds	r3, #241	; 0xf1
 800eef8:	460a      	mov	r2, r1
 800eefa:	701a      	strb	r2, [r3, #0]
 800eefc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800eefe:	3301      	adds	r3, #1
 800ef00:	62bb      	str	r3, [r7, #40]	; 0x28
 800ef02:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ef04:	2b0f      	cmp	r3, #15
 800ef06:	dde8      	ble.n	800eeda <AES_CMAC_Update+0xee>

        memcpy1( in, &ctx->X[0], 16 );  // Otherwise it does not look good
 800ef08:	68fb      	ldr	r3, [r7, #12]
 800ef0a:	f103 01f1 	add.w	r1, r3, #241	; 0xf1
 800ef0e:	f107 0314 	add.w	r3, r7, #20
 800ef12:	2210      	movs	r2, #16
 800ef14:	4618      	mov	r0, r3
 800ef16:	f00c fce4 	bl	801b8e2 <memcpy1>
        lorawan_aes_encrypt( in, in, &ctx->rijndael );
 800ef1a:	68fa      	ldr	r2, [r7, #12]
 800ef1c:	f107 0114 	add.w	r1, r7, #20
 800ef20:	f107 0314 	add.w	r3, r7, #20
 800ef24:	4618      	mov	r0, r3
 800ef26:	f000 fe97 	bl	800fc58 <lorawan_aes_encrypt>
        memcpy1( &ctx->X[0], in, 16 );
 800ef2a:	68fb      	ldr	r3, [r7, #12]
 800ef2c:	33f1      	adds	r3, #241	; 0xf1
 800ef2e:	f107 0114 	add.w	r1, r7, #20
 800ef32:	2210      	movs	r2, #16
 800ef34:	4618      	mov	r0, r3
 800ef36:	f00c fcd4 	bl	801b8e2 <memcpy1>

        data += 16;
 800ef3a:	68bb      	ldr	r3, [r7, #8]
 800ef3c:	3310      	adds	r3, #16
 800ef3e:	60bb      	str	r3, [r7, #8]
        len -= 16;
 800ef40:	687b      	ldr	r3, [r7, #4]
 800ef42:	3b10      	subs	r3, #16
 800ef44:	607b      	str	r3, [r7, #4]
    while( len > 16 )
 800ef46:	687b      	ldr	r3, [r7, #4]
 800ef48:	2b10      	cmp	r3, #16
 800ef4a:	d8c3      	bhi.n	800eed4 <AES_CMAC_Update+0xe8>
    }
    /* potential last block, save it */
    memcpy1( ctx->M_last, data, len );
 800ef4c:	68fb      	ldr	r3, [r7, #12]
 800ef4e:	f203 1301 	addw	r3, r3, #257	; 0x101
 800ef52:	687a      	ldr	r2, [r7, #4]
 800ef54:	b292      	uxth	r2, r2
 800ef56:	68b9      	ldr	r1, [r7, #8]
 800ef58:	4618      	mov	r0, r3
 800ef5a:	f00c fcc2 	bl	801b8e2 <memcpy1>
    ctx->M_n = len;
 800ef5e:	68fb      	ldr	r3, [r7, #12]
 800ef60:	687a      	ldr	r2, [r7, #4]
 800ef62:	f8c3 2114 	str.w	r2, [r3, #276]	; 0x114
 800ef66:	e000      	b.n	800ef6a <AES_CMAC_Update+0x17e>
            return;
 800ef68:	bf00      	nop
}
 800ef6a:	3730      	adds	r7, #48	; 0x30
 800ef6c:	46bd      	mov	sp, r7
 800ef6e:	bd80      	pop	{r7, pc}

0800ef70 <AES_CMAC_Final>:

void AES_CMAC_Final( uint8_t digest[AES_CMAC_DIGEST_LENGTH], AES_CMAC_CTX* ctx )
{
 800ef70:	b580      	push	{r7, lr}
 800ef72:	b092      	sub	sp, #72	; 0x48
 800ef74:	af00      	add	r7, sp, #0
 800ef76:	6078      	str	r0, [r7, #4]
 800ef78:	6039      	str	r1, [r7, #0]
    uint8_t K[16];
    uint8_t in[16];
    /* generate subkey K1 */
    memset1( K, '\0', 16 );
 800ef7a:	f107 031c 	add.w	r3, r7, #28
 800ef7e:	2210      	movs	r2, #16
 800ef80:	2100      	movs	r1, #0
 800ef82:	4618      	mov	r0, r3
 800ef84:	f00c fce8 	bl	801b958 <memset1>

    lorawan_aes_encrypt( K, K, &ctx->rijndael );
 800ef88:	683a      	ldr	r2, [r7, #0]
 800ef8a:	f107 011c 	add.w	r1, r7, #28
 800ef8e:	f107 031c 	add.w	r3, r7, #28
 800ef92:	4618      	mov	r0, r3
 800ef94:	f000 fe60 	bl	800fc58 <lorawan_aes_encrypt>

    if( K[0] & 0x80 )
 800ef98:	7f3b      	ldrb	r3, [r7, #28]
 800ef9a:	b25b      	sxtb	r3, r3
 800ef9c:	2b00      	cmp	r3, #0
 800ef9e:	da30      	bge.n	800f002 <AES_CMAC_Final+0x92>
    {
        LSHIFT( K, K );
 800efa0:	2300      	movs	r3, #0
 800efa2:	647b      	str	r3, [r7, #68]	; 0x44
 800efa4:	e01b      	b.n	800efde <AES_CMAC_Final+0x6e>
 800efa6:	f107 021c 	add.w	r2, r7, #28
 800efaa:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800efac:	4413      	add	r3, r2
 800efae:	781b      	ldrb	r3, [r3, #0]
 800efb0:	005b      	lsls	r3, r3, #1
 800efb2:	b25a      	sxtb	r2, r3
 800efb4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800efb6:	3301      	adds	r3, #1
 800efb8:	3348      	adds	r3, #72	; 0x48
 800efba:	443b      	add	r3, r7
 800efbc:	f813 3c2c 	ldrb.w	r3, [r3, #-44]
 800efc0:	09db      	lsrs	r3, r3, #7
 800efc2:	b2db      	uxtb	r3, r3
 800efc4:	b25b      	sxtb	r3, r3
 800efc6:	4313      	orrs	r3, r2
 800efc8:	b25b      	sxtb	r3, r3
 800efca:	b2d9      	uxtb	r1, r3
 800efcc:	f107 021c 	add.w	r2, r7, #28
 800efd0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800efd2:	4413      	add	r3, r2
 800efd4:	460a      	mov	r2, r1
 800efd6:	701a      	strb	r2, [r3, #0]
 800efd8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800efda:	3301      	adds	r3, #1
 800efdc:	647b      	str	r3, [r7, #68]	; 0x44
 800efde:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800efe0:	2b0e      	cmp	r3, #14
 800efe2:	dde0      	ble.n	800efa6 <AES_CMAC_Final+0x36>
 800efe4:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800efe8:	005b      	lsls	r3, r3, #1
 800efea:	b2db      	uxtb	r3, r3
 800efec:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        K[15] ^= 0x87;
 800eff0:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800eff4:	f083 0378 	eor.w	r3, r3, #120	; 0x78
 800eff8:	43db      	mvns	r3, r3
 800effa:	b2db      	uxtb	r3, r3
 800effc:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800f000:	e027      	b.n	800f052 <AES_CMAC_Final+0xe2>
    }
    else
        LSHIFT( K, K );
 800f002:	2300      	movs	r3, #0
 800f004:	643b      	str	r3, [r7, #64]	; 0x40
 800f006:	e01b      	b.n	800f040 <AES_CMAC_Final+0xd0>
 800f008:	f107 021c 	add.w	r2, r7, #28
 800f00c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800f00e:	4413      	add	r3, r2
 800f010:	781b      	ldrb	r3, [r3, #0]
 800f012:	005b      	lsls	r3, r3, #1
 800f014:	b25a      	sxtb	r2, r3
 800f016:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800f018:	3301      	adds	r3, #1
 800f01a:	3348      	adds	r3, #72	; 0x48
 800f01c:	443b      	add	r3, r7
 800f01e:	f813 3c2c 	ldrb.w	r3, [r3, #-44]
 800f022:	09db      	lsrs	r3, r3, #7
 800f024:	b2db      	uxtb	r3, r3
 800f026:	b25b      	sxtb	r3, r3
 800f028:	4313      	orrs	r3, r2
 800f02a:	b25b      	sxtb	r3, r3
 800f02c:	b2d9      	uxtb	r1, r3
 800f02e:	f107 021c 	add.w	r2, r7, #28
 800f032:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800f034:	4413      	add	r3, r2
 800f036:	460a      	mov	r2, r1
 800f038:	701a      	strb	r2, [r3, #0]
 800f03a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800f03c:	3301      	adds	r3, #1
 800f03e:	643b      	str	r3, [r7, #64]	; 0x40
 800f040:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800f042:	2b0e      	cmp	r3, #14
 800f044:	dde0      	ble.n	800f008 <AES_CMAC_Final+0x98>
 800f046:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800f04a:	005b      	lsls	r3, r3, #1
 800f04c:	b2db      	uxtb	r3, r3
 800f04e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

    if( ctx->M_n == 16 )
 800f052:	683b      	ldr	r3, [r7, #0]
 800f054:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 800f058:	2b10      	cmp	r3, #16
 800f05a:	d11d      	bne.n	800f098 <AES_CMAC_Final+0x128>
    {
        /* last block was a complete block */
        XOR( K, ctx->M_last );
 800f05c:	2300      	movs	r3, #0
 800f05e:	63fb      	str	r3, [r7, #60]	; 0x3c
 800f060:	e016      	b.n	800f090 <AES_CMAC_Final+0x120>
 800f062:	683a      	ldr	r2, [r7, #0]
 800f064:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800f066:	4413      	add	r3, r2
 800f068:	f203 1301 	addw	r3, r3, #257	; 0x101
 800f06c:	781a      	ldrb	r2, [r3, #0]
 800f06e:	f107 011c 	add.w	r1, r7, #28
 800f072:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800f074:	440b      	add	r3, r1
 800f076:	781b      	ldrb	r3, [r3, #0]
 800f078:	4053      	eors	r3, r2
 800f07a:	b2d9      	uxtb	r1, r3
 800f07c:	683a      	ldr	r2, [r7, #0]
 800f07e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800f080:	4413      	add	r3, r2
 800f082:	f203 1301 	addw	r3, r3, #257	; 0x101
 800f086:	460a      	mov	r2, r1
 800f088:	701a      	strb	r2, [r3, #0]
 800f08a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800f08c:	3301      	adds	r3, #1
 800f08e:	63fb      	str	r3, [r7, #60]	; 0x3c
 800f090:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800f092:	2b0f      	cmp	r3, #15
 800f094:	dde5      	ble.n	800f062 <AES_CMAC_Final+0xf2>
 800f096:	e096      	b.n	800f1c6 <AES_CMAC_Final+0x256>
    }
    else
    {
        /* generate subkey K2 */
        if( K[0] & 0x80 )
 800f098:	7f3b      	ldrb	r3, [r7, #28]
 800f09a:	b25b      	sxtb	r3, r3
 800f09c:	2b00      	cmp	r3, #0
 800f09e:	da30      	bge.n	800f102 <AES_CMAC_Final+0x192>
        {
            LSHIFT( K, K );
 800f0a0:	2300      	movs	r3, #0
 800f0a2:	63bb      	str	r3, [r7, #56]	; 0x38
 800f0a4:	e01b      	b.n	800f0de <AES_CMAC_Final+0x16e>
 800f0a6:	f107 021c 	add.w	r2, r7, #28
 800f0aa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f0ac:	4413      	add	r3, r2
 800f0ae:	781b      	ldrb	r3, [r3, #0]
 800f0b0:	005b      	lsls	r3, r3, #1
 800f0b2:	b25a      	sxtb	r2, r3
 800f0b4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f0b6:	3301      	adds	r3, #1
 800f0b8:	3348      	adds	r3, #72	; 0x48
 800f0ba:	443b      	add	r3, r7
 800f0bc:	f813 3c2c 	ldrb.w	r3, [r3, #-44]
 800f0c0:	09db      	lsrs	r3, r3, #7
 800f0c2:	b2db      	uxtb	r3, r3
 800f0c4:	b25b      	sxtb	r3, r3
 800f0c6:	4313      	orrs	r3, r2
 800f0c8:	b25b      	sxtb	r3, r3
 800f0ca:	b2d9      	uxtb	r1, r3
 800f0cc:	f107 021c 	add.w	r2, r7, #28
 800f0d0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f0d2:	4413      	add	r3, r2
 800f0d4:	460a      	mov	r2, r1
 800f0d6:	701a      	strb	r2, [r3, #0]
 800f0d8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f0da:	3301      	adds	r3, #1
 800f0dc:	63bb      	str	r3, [r7, #56]	; 0x38
 800f0de:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f0e0:	2b0e      	cmp	r3, #14
 800f0e2:	dde0      	ble.n	800f0a6 <AES_CMAC_Final+0x136>
 800f0e4:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800f0e8:	005b      	lsls	r3, r3, #1
 800f0ea:	b2db      	uxtb	r3, r3
 800f0ec:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
            K[15] ^= 0x87;
 800f0f0:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800f0f4:	f083 0378 	eor.w	r3, r3, #120	; 0x78
 800f0f8:	43db      	mvns	r3, r3
 800f0fa:	b2db      	uxtb	r3, r3
 800f0fc:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800f100:	e027      	b.n	800f152 <AES_CMAC_Final+0x1e2>
        }
        else
            LSHIFT( K, K );
 800f102:	2300      	movs	r3, #0
 800f104:	637b      	str	r3, [r7, #52]	; 0x34
 800f106:	e01b      	b.n	800f140 <AES_CMAC_Final+0x1d0>
 800f108:	f107 021c 	add.w	r2, r7, #28
 800f10c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800f10e:	4413      	add	r3, r2
 800f110:	781b      	ldrb	r3, [r3, #0]
 800f112:	005b      	lsls	r3, r3, #1
 800f114:	b25a      	sxtb	r2, r3
 800f116:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800f118:	3301      	adds	r3, #1
 800f11a:	3348      	adds	r3, #72	; 0x48
 800f11c:	443b      	add	r3, r7
 800f11e:	f813 3c2c 	ldrb.w	r3, [r3, #-44]
 800f122:	09db      	lsrs	r3, r3, #7
 800f124:	b2db      	uxtb	r3, r3
 800f126:	b25b      	sxtb	r3, r3
 800f128:	4313      	orrs	r3, r2
 800f12a:	b25b      	sxtb	r3, r3
 800f12c:	b2d9      	uxtb	r1, r3
 800f12e:	f107 021c 	add.w	r2, r7, #28
 800f132:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800f134:	4413      	add	r3, r2
 800f136:	460a      	mov	r2, r1
 800f138:	701a      	strb	r2, [r3, #0]
 800f13a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800f13c:	3301      	adds	r3, #1
 800f13e:	637b      	str	r3, [r7, #52]	; 0x34
 800f140:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800f142:	2b0e      	cmp	r3, #14
 800f144:	dde0      	ble.n	800f108 <AES_CMAC_Final+0x198>
 800f146:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 800f14a:	005b      	lsls	r3, r3, #1
 800f14c:	b2db      	uxtb	r3, r3
 800f14e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

        /* padding(M_last) */
        ctx->M_last[ctx->M_n] = 0x80;
 800f152:	683b      	ldr	r3, [r7, #0]
 800f154:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 800f158:	683a      	ldr	r2, [r7, #0]
 800f15a:	4413      	add	r3, r2
 800f15c:	2280      	movs	r2, #128	; 0x80
 800f15e:	f883 2101 	strb.w	r2, [r3, #257]	; 0x101
        while( ++ctx->M_n < 16 )
 800f162:	e007      	b.n	800f174 <AES_CMAC_Final+0x204>
            ctx->M_last[ctx->M_n] = 0;
 800f164:	683b      	ldr	r3, [r7, #0]
 800f166:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 800f16a:	683a      	ldr	r2, [r7, #0]
 800f16c:	4413      	add	r3, r2
 800f16e:	2200      	movs	r2, #0
 800f170:	f883 2101 	strb.w	r2, [r3, #257]	; 0x101
        while( ++ctx->M_n < 16 )
 800f174:	683b      	ldr	r3, [r7, #0]
 800f176:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 800f17a:	1c5a      	adds	r2, r3, #1
 800f17c:	683b      	ldr	r3, [r7, #0]
 800f17e:	f8c3 2114 	str.w	r2, [r3, #276]	; 0x114
 800f182:	683b      	ldr	r3, [r7, #0]
 800f184:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 800f188:	2b0f      	cmp	r3, #15
 800f18a:	d9eb      	bls.n	800f164 <AES_CMAC_Final+0x1f4>

        XOR( K, ctx->M_last );
 800f18c:	2300      	movs	r3, #0
 800f18e:	633b      	str	r3, [r7, #48]	; 0x30
 800f190:	e016      	b.n	800f1c0 <AES_CMAC_Final+0x250>
 800f192:	683a      	ldr	r2, [r7, #0]
 800f194:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f196:	4413      	add	r3, r2
 800f198:	f203 1301 	addw	r3, r3, #257	; 0x101
 800f19c:	781a      	ldrb	r2, [r3, #0]
 800f19e:	f107 011c 	add.w	r1, r7, #28
 800f1a2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f1a4:	440b      	add	r3, r1
 800f1a6:	781b      	ldrb	r3, [r3, #0]
 800f1a8:	4053      	eors	r3, r2
 800f1aa:	b2d9      	uxtb	r1, r3
 800f1ac:	683a      	ldr	r2, [r7, #0]
 800f1ae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f1b0:	4413      	add	r3, r2
 800f1b2:	f203 1301 	addw	r3, r3, #257	; 0x101
 800f1b6:	460a      	mov	r2, r1
 800f1b8:	701a      	strb	r2, [r3, #0]
 800f1ba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f1bc:	3301      	adds	r3, #1
 800f1be:	633b      	str	r3, [r7, #48]	; 0x30
 800f1c0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f1c2:	2b0f      	cmp	r3, #15
 800f1c4:	dde5      	ble.n	800f192 <AES_CMAC_Final+0x222>
    }
    XOR( ctx->M_last, ctx->X );
 800f1c6:	2300      	movs	r3, #0
 800f1c8:	62fb      	str	r3, [r7, #44]	; 0x2c
 800f1ca:	e015      	b.n	800f1f8 <AES_CMAC_Final+0x288>
 800f1cc:	683a      	ldr	r2, [r7, #0]
 800f1ce:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f1d0:	4413      	add	r3, r2
 800f1d2:	33f1      	adds	r3, #241	; 0xf1
 800f1d4:	781a      	ldrb	r2, [r3, #0]
 800f1d6:	6839      	ldr	r1, [r7, #0]
 800f1d8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f1da:	440b      	add	r3, r1
 800f1dc:	f203 1301 	addw	r3, r3, #257	; 0x101
 800f1e0:	781b      	ldrb	r3, [r3, #0]
 800f1e2:	4053      	eors	r3, r2
 800f1e4:	b2d9      	uxtb	r1, r3
 800f1e6:	683a      	ldr	r2, [r7, #0]
 800f1e8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f1ea:	4413      	add	r3, r2
 800f1ec:	33f1      	adds	r3, #241	; 0xf1
 800f1ee:	460a      	mov	r2, r1
 800f1f0:	701a      	strb	r2, [r3, #0]
 800f1f2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f1f4:	3301      	adds	r3, #1
 800f1f6:	62fb      	str	r3, [r7, #44]	; 0x2c
 800f1f8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f1fa:	2b0f      	cmp	r3, #15
 800f1fc:	dde6      	ble.n	800f1cc <AES_CMAC_Final+0x25c>

    memcpy1( in, &ctx->X[0], 16 );  // Otherwise it does not look good
 800f1fe:	683b      	ldr	r3, [r7, #0]
 800f200:	f103 01f1 	add.w	r1, r3, #241	; 0xf1
 800f204:	f107 030c 	add.w	r3, r7, #12
 800f208:	2210      	movs	r2, #16
 800f20a:	4618      	mov	r0, r3
 800f20c:	f00c fb69 	bl	801b8e2 <memcpy1>
    lorawan_aes_encrypt( in, digest, &ctx->rijndael );
 800f210:	683a      	ldr	r2, [r7, #0]
 800f212:	f107 030c 	add.w	r3, r7, #12
 800f216:	6879      	ldr	r1, [r7, #4]
 800f218:	4618      	mov	r0, r3
 800f21a:	f000 fd1d 	bl	800fc58 <lorawan_aes_encrypt>
    memset1( K, 0, sizeof K );
 800f21e:	f107 031c 	add.w	r3, r7, #28
 800f222:	2210      	movs	r2, #16
 800f224:	2100      	movs	r1, #0
 800f226:	4618      	mov	r0, r3
 800f228:	f00c fb96 	bl	801b958 <memset1>
}
 800f22c:	bf00      	nop
 800f22e:	3748      	adds	r7, #72	; 0x48
 800f230:	46bd      	mov	sp, r7
 800f232:	bd80      	pop	{r7, pc}

0800f234 <copy_block>:
#  define block_copy_nn(d, s, l)    copy_block_nn(d, s, l)
#  define block_copy(d, s)          copy_block(d, s)
#endif

static void copy_block( void *d, const void *s )
{
 800f234:	b480      	push	{r7}
 800f236:	b083      	sub	sp, #12
 800f238:	af00      	add	r7, sp, #0
 800f23a:	6078      	str	r0, [r7, #4]
 800f23c:	6039      	str	r1, [r7, #0]
    ((uint32_t*)d)[ 0] = ((uint32_t*)s)[ 0];
    ((uint32_t*)d)[ 1] = ((uint32_t*)s)[ 1];
    ((uint32_t*)d)[ 2] = ((uint32_t*)s)[ 2];
    ((uint32_t*)d)[ 3] = ((uint32_t*)s)[ 3];
#else
    ((uint8_t*)d)[ 0] = ((uint8_t*)s)[ 0];
 800f23e:	683b      	ldr	r3, [r7, #0]
 800f240:	781a      	ldrb	r2, [r3, #0]
 800f242:	687b      	ldr	r3, [r7, #4]
 800f244:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 1] = ((uint8_t*)s)[ 1];
 800f246:	687b      	ldr	r3, [r7, #4]
 800f248:	3301      	adds	r3, #1
 800f24a:	683a      	ldr	r2, [r7, #0]
 800f24c:	7852      	ldrb	r2, [r2, #1]
 800f24e:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 2] = ((uint8_t*)s)[ 2];
 800f250:	687b      	ldr	r3, [r7, #4]
 800f252:	3302      	adds	r3, #2
 800f254:	683a      	ldr	r2, [r7, #0]
 800f256:	7892      	ldrb	r2, [r2, #2]
 800f258:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 3] = ((uint8_t*)s)[ 3];
 800f25a:	687b      	ldr	r3, [r7, #4]
 800f25c:	3303      	adds	r3, #3
 800f25e:	683a      	ldr	r2, [r7, #0]
 800f260:	78d2      	ldrb	r2, [r2, #3]
 800f262:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 4] = ((uint8_t*)s)[ 4];
 800f264:	687b      	ldr	r3, [r7, #4]
 800f266:	3304      	adds	r3, #4
 800f268:	683a      	ldr	r2, [r7, #0]
 800f26a:	7912      	ldrb	r2, [r2, #4]
 800f26c:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 5] = ((uint8_t*)s)[ 5];
 800f26e:	687b      	ldr	r3, [r7, #4]
 800f270:	3305      	adds	r3, #5
 800f272:	683a      	ldr	r2, [r7, #0]
 800f274:	7952      	ldrb	r2, [r2, #5]
 800f276:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 6] = ((uint8_t*)s)[ 6];
 800f278:	687b      	ldr	r3, [r7, #4]
 800f27a:	3306      	adds	r3, #6
 800f27c:	683a      	ldr	r2, [r7, #0]
 800f27e:	7992      	ldrb	r2, [r2, #6]
 800f280:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 7] = ((uint8_t*)s)[ 7];
 800f282:	687b      	ldr	r3, [r7, #4]
 800f284:	3307      	adds	r3, #7
 800f286:	683a      	ldr	r2, [r7, #0]
 800f288:	79d2      	ldrb	r2, [r2, #7]
 800f28a:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 8] = ((uint8_t*)s)[ 8];
 800f28c:	687b      	ldr	r3, [r7, #4]
 800f28e:	3308      	adds	r3, #8
 800f290:	683a      	ldr	r2, [r7, #0]
 800f292:	7a12      	ldrb	r2, [r2, #8]
 800f294:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 9] = ((uint8_t*)s)[ 9];
 800f296:	687b      	ldr	r3, [r7, #4]
 800f298:	3309      	adds	r3, #9
 800f29a:	683a      	ldr	r2, [r7, #0]
 800f29c:	7a52      	ldrb	r2, [r2, #9]
 800f29e:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[10] = ((uint8_t*)s)[10];
 800f2a0:	687b      	ldr	r3, [r7, #4]
 800f2a2:	330a      	adds	r3, #10
 800f2a4:	683a      	ldr	r2, [r7, #0]
 800f2a6:	7a92      	ldrb	r2, [r2, #10]
 800f2a8:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[11] = ((uint8_t*)s)[11];
 800f2aa:	687b      	ldr	r3, [r7, #4]
 800f2ac:	330b      	adds	r3, #11
 800f2ae:	683a      	ldr	r2, [r7, #0]
 800f2b0:	7ad2      	ldrb	r2, [r2, #11]
 800f2b2:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[12] = ((uint8_t*)s)[12];
 800f2b4:	687b      	ldr	r3, [r7, #4]
 800f2b6:	330c      	adds	r3, #12
 800f2b8:	683a      	ldr	r2, [r7, #0]
 800f2ba:	7b12      	ldrb	r2, [r2, #12]
 800f2bc:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[13] = ((uint8_t*)s)[13];
 800f2be:	687b      	ldr	r3, [r7, #4]
 800f2c0:	330d      	adds	r3, #13
 800f2c2:	683a      	ldr	r2, [r7, #0]
 800f2c4:	7b52      	ldrb	r2, [r2, #13]
 800f2c6:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[14] = ((uint8_t*)s)[14];
 800f2c8:	687b      	ldr	r3, [r7, #4]
 800f2ca:	330e      	adds	r3, #14
 800f2cc:	683a      	ldr	r2, [r7, #0]
 800f2ce:	7b92      	ldrb	r2, [r2, #14]
 800f2d0:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[15] = ((uint8_t*)s)[15];
 800f2d2:	687b      	ldr	r3, [r7, #4]
 800f2d4:	330f      	adds	r3, #15
 800f2d6:	683a      	ldr	r2, [r7, #0]
 800f2d8:	7bd2      	ldrb	r2, [r2, #15]
 800f2da:	701a      	strb	r2, [r3, #0]
#endif
}
 800f2dc:	bf00      	nop
 800f2de:	370c      	adds	r7, #12
 800f2e0:	46bd      	mov	sp, r7
 800f2e2:	bc80      	pop	{r7}
 800f2e4:	4770      	bx	lr

0800f2e6 <copy_block_nn>:

static void copy_block_nn( uint8_t * d, const uint8_t *s, uint8_t nn )
{
 800f2e6:	b480      	push	{r7}
 800f2e8:	b085      	sub	sp, #20
 800f2ea:	af00      	add	r7, sp, #0
 800f2ec:	60f8      	str	r0, [r7, #12]
 800f2ee:	60b9      	str	r1, [r7, #8]
 800f2f0:	4613      	mov	r3, r2
 800f2f2:	71fb      	strb	r3, [r7, #7]
    while( nn-- )
 800f2f4:	e007      	b.n	800f306 <copy_block_nn+0x20>
        //*((uint8_t*)d)++ = *((uint8_t*)s)++;
        *d++ = *s++;
 800f2f6:	68ba      	ldr	r2, [r7, #8]
 800f2f8:	1c53      	adds	r3, r2, #1
 800f2fa:	60bb      	str	r3, [r7, #8]
 800f2fc:	68fb      	ldr	r3, [r7, #12]
 800f2fe:	1c59      	adds	r1, r3, #1
 800f300:	60f9      	str	r1, [r7, #12]
 800f302:	7812      	ldrb	r2, [r2, #0]
 800f304:	701a      	strb	r2, [r3, #0]
    while( nn-- )
 800f306:	79fb      	ldrb	r3, [r7, #7]
 800f308:	1e5a      	subs	r2, r3, #1
 800f30a:	71fa      	strb	r2, [r7, #7]
 800f30c:	2b00      	cmp	r3, #0
 800f30e:	d1f2      	bne.n	800f2f6 <copy_block_nn+0x10>
}
 800f310:	bf00      	nop
 800f312:	bf00      	nop
 800f314:	3714      	adds	r7, #20
 800f316:	46bd      	mov	sp, r7
 800f318:	bc80      	pop	{r7}
 800f31a:	4770      	bx	lr

0800f31c <xor_block>:

static void xor_block( void *d, const void *s )
{
 800f31c:	b480      	push	{r7}
 800f31e:	b083      	sub	sp, #12
 800f320:	af00      	add	r7, sp, #0
 800f322:	6078      	str	r0, [r7, #4]
 800f324:	6039      	str	r1, [r7, #0]
    ((uint32_t*)d)[ 0] ^= ((uint32_t*)s)[ 0];
    ((uint32_t*)d)[ 1] ^= ((uint32_t*)s)[ 1];
    ((uint32_t*)d)[ 2] ^= ((uint32_t*)s)[ 2];
    ((uint32_t*)d)[ 3] ^= ((uint32_t*)s)[ 3];
#else
    ((uint8_t*)d)[ 0] ^= ((uint8_t*)s)[ 0];
 800f326:	687b      	ldr	r3, [r7, #4]
 800f328:	781a      	ldrb	r2, [r3, #0]
 800f32a:	683b      	ldr	r3, [r7, #0]
 800f32c:	781b      	ldrb	r3, [r3, #0]
 800f32e:	4053      	eors	r3, r2
 800f330:	b2da      	uxtb	r2, r3
 800f332:	687b      	ldr	r3, [r7, #4]
 800f334:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 1] ^= ((uint8_t*)s)[ 1];
 800f336:	687b      	ldr	r3, [r7, #4]
 800f338:	3301      	adds	r3, #1
 800f33a:	7819      	ldrb	r1, [r3, #0]
 800f33c:	683b      	ldr	r3, [r7, #0]
 800f33e:	3301      	adds	r3, #1
 800f340:	781a      	ldrb	r2, [r3, #0]
 800f342:	687b      	ldr	r3, [r7, #4]
 800f344:	3301      	adds	r3, #1
 800f346:	404a      	eors	r2, r1
 800f348:	b2d2      	uxtb	r2, r2
 800f34a:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 2] ^= ((uint8_t*)s)[ 2];
 800f34c:	687b      	ldr	r3, [r7, #4]
 800f34e:	3302      	adds	r3, #2
 800f350:	7819      	ldrb	r1, [r3, #0]
 800f352:	683b      	ldr	r3, [r7, #0]
 800f354:	3302      	adds	r3, #2
 800f356:	781a      	ldrb	r2, [r3, #0]
 800f358:	687b      	ldr	r3, [r7, #4]
 800f35a:	3302      	adds	r3, #2
 800f35c:	404a      	eors	r2, r1
 800f35e:	b2d2      	uxtb	r2, r2
 800f360:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 3] ^= ((uint8_t*)s)[ 3];
 800f362:	687b      	ldr	r3, [r7, #4]
 800f364:	3303      	adds	r3, #3
 800f366:	7819      	ldrb	r1, [r3, #0]
 800f368:	683b      	ldr	r3, [r7, #0]
 800f36a:	3303      	adds	r3, #3
 800f36c:	781a      	ldrb	r2, [r3, #0]
 800f36e:	687b      	ldr	r3, [r7, #4]
 800f370:	3303      	adds	r3, #3
 800f372:	404a      	eors	r2, r1
 800f374:	b2d2      	uxtb	r2, r2
 800f376:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 4] ^= ((uint8_t*)s)[ 4];
 800f378:	687b      	ldr	r3, [r7, #4]
 800f37a:	3304      	adds	r3, #4
 800f37c:	7819      	ldrb	r1, [r3, #0]
 800f37e:	683b      	ldr	r3, [r7, #0]
 800f380:	3304      	adds	r3, #4
 800f382:	781a      	ldrb	r2, [r3, #0]
 800f384:	687b      	ldr	r3, [r7, #4]
 800f386:	3304      	adds	r3, #4
 800f388:	404a      	eors	r2, r1
 800f38a:	b2d2      	uxtb	r2, r2
 800f38c:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 5] ^= ((uint8_t*)s)[ 5];
 800f38e:	687b      	ldr	r3, [r7, #4]
 800f390:	3305      	adds	r3, #5
 800f392:	7819      	ldrb	r1, [r3, #0]
 800f394:	683b      	ldr	r3, [r7, #0]
 800f396:	3305      	adds	r3, #5
 800f398:	781a      	ldrb	r2, [r3, #0]
 800f39a:	687b      	ldr	r3, [r7, #4]
 800f39c:	3305      	adds	r3, #5
 800f39e:	404a      	eors	r2, r1
 800f3a0:	b2d2      	uxtb	r2, r2
 800f3a2:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 6] ^= ((uint8_t*)s)[ 6];
 800f3a4:	687b      	ldr	r3, [r7, #4]
 800f3a6:	3306      	adds	r3, #6
 800f3a8:	7819      	ldrb	r1, [r3, #0]
 800f3aa:	683b      	ldr	r3, [r7, #0]
 800f3ac:	3306      	adds	r3, #6
 800f3ae:	781a      	ldrb	r2, [r3, #0]
 800f3b0:	687b      	ldr	r3, [r7, #4]
 800f3b2:	3306      	adds	r3, #6
 800f3b4:	404a      	eors	r2, r1
 800f3b6:	b2d2      	uxtb	r2, r2
 800f3b8:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 7] ^= ((uint8_t*)s)[ 7];
 800f3ba:	687b      	ldr	r3, [r7, #4]
 800f3bc:	3307      	adds	r3, #7
 800f3be:	7819      	ldrb	r1, [r3, #0]
 800f3c0:	683b      	ldr	r3, [r7, #0]
 800f3c2:	3307      	adds	r3, #7
 800f3c4:	781a      	ldrb	r2, [r3, #0]
 800f3c6:	687b      	ldr	r3, [r7, #4]
 800f3c8:	3307      	adds	r3, #7
 800f3ca:	404a      	eors	r2, r1
 800f3cc:	b2d2      	uxtb	r2, r2
 800f3ce:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 8] ^= ((uint8_t*)s)[ 8];
 800f3d0:	687b      	ldr	r3, [r7, #4]
 800f3d2:	3308      	adds	r3, #8
 800f3d4:	7819      	ldrb	r1, [r3, #0]
 800f3d6:	683b      	ldr	r3, [r7, #0]
 800f3d8:	3308      	adds	r3, #8
 800f3da:	781a      	ldrb	r2, [r3, #0]
 800f3dc:	687b      	ldr	r3, [r7, #4]
 800f3de:	3308      	adds	r3, #8
 800f3e0:	404a      	eors	r2, r1
 800f3e2:	b2d2      	uxtb	r2, r2
 800f3e4:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 9] ^= ((uint8_t*)s)[ 9];
 800f3e6:	687b      	ldr	r3, [r7, #4]
 800f3e8:	3309      	adds	r3, #9
 800f3ea:	7819      	ldrb	r1, [r3, #0]
 800f3ec:	683b      	ldr	r3, [r7, #0]
 800f3ee:	3309      	adds	r3, #9
 800f3f0:	781a      	ldrb	r2, [r3, #0]
 800f3f2:	687b      	ldr	r3, [r7, #4]
 800f3f4:	3309      	adds	r3, #9
 800f3f6:	404a      	eors	r2, r1
 800f3f8:	b2d2      	uxtb	r2, r2
 800f3fa:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[10] ^= ((uint8_t*)s)[10];
 800f3fc:	687b      	ldr	r3, [r7, #4]
 800f3fe:	330a      	adds	r3, #10
 800f400:	7819      	ldrb	r1, [r3, #0]
 800f402:	683b      	ldr	r3, [r7, #0]
 800f404:	330a      	adds	r3, #10
 800f406:	781a      	ldrb	r2, [r3, #0]
 800f408:	687b      	ldr	r3, [r7, #4]
 800f40a:	330a      	adds	r3, #10
 800f40c:	404a      	eors	r2, r1
 800f40e:	b2d2      	uxtb	r2, r2
 800f410:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[11] ^= ((uint8_t*)s)[11];
 800f412:	687b      	ldr	r3, [r7, #4]
 800f414:	330b      	adds	r3, #11
 800f416:	7819      	ldrb	r1, [r3, #0]
 800f418:	683b      	ldr	r3, [r7, #0]
 800f41a:	330b      	adds	r3, #11
 800f41c:	781a      	ldrb	r2, [r3, #0]
 800f41e:	687b      	ldr	r3, [r7, #4]
 800f420:	330b      	adds	r3, #11
 800f422:	404a      	eors	r2, r1
 800f424:	b2d2      	uxtb	r2, r2
 800f426:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[12] ^= ((uint8_t*)s)[12];
 800f428:	687b      	ldr	r3, [r7, #4]
 800f42a:	330c      	adds	r3, #12
 800f42c:	7819      	ldrb	r1, [r3, #0]
 800f42e:	683b      	ldr	r3, [r7, #0]
 800f430:	330c      	adds	r3, #12
 800f432:	781a      	ldrb	r2, [r3, #0]
 800f434:	687b      	ldr	r3, [r7, #4]
 800f436:	330c      	adds	r3, #12
 800f438:	404a      	eors	r2, r1
 800f43a:	b2d2      	uxtb	r2, r2
 800f43c:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[13] ^= ((uint8_t*)s)[13];
 800f43e:	687b      	ldr	r3, [r7, #4]
 800f440:	330d      	adds	r3, #13
 800f442:	7819      	ldrb	r1, [r3, #0]
 800f444:	683b      	ldr	r3, [r7, #0]
 800f446:	330d      	adds	r3, #13
 800f448:	781a      	ldrb	r2, [r3, #0]
 800f44a:	687b      	ldr	r3, [r7, #4]
 800f44c:	330d      	adds	r3, #13
 800f44e:	404a      	eors	r2, r1
 800f450:	b2d2      	uxtb	r2, r2
 800f452:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[14] ^= ((uint8_t*)s)[14];
 800f454:	687b      	ldr	r3, [r7, #4]
 800f456:	330e      	adds	r3, #14
 800f458:	7819      	ldrb	r1, [r3, #0]
 800f45a:	683b      	ldr	r3, [r7, #0]
 800f45c:	330e      	adds	r3, #14
 800f45e:	781a      	ldrb	r2, [r3, #0]
 800f460:	687b      	ldr	r3, [r7, #4]
 800f462:	330e      	adds	r3, #14
 800f464:	404a      	eors	r2, r1
 800f466:	b2d2      	uxtb	r2, r2
 800f468:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[15] ^= ((uint8_t*)s)[15];
 800f46a:	687b      	ldr	r3, [r7, #4]
 800f46c:	330f      	adds	r3, #15
 800f46e:	7819      	ldrb	r1, [r3, #0]
 800f470:	683b      	ldr	r3, [r7, #0]
 800f472:	330f      	adds	r3, #15
 800f474:	781a      	ldrb	r2, [r3, #0]
 800f476:	687b      	ldr	r3, [r7, #4]
 800f478:	330f      	adds	r3, #15
 800f47a:	404a      	eors	r2, r1
 800f47c:	b2d2      	uxtb	r2, r2
 800f47e:	701a      	strb	r2, [r3, #0]
#endif
}
 800f480:	bf00      	nop
 800f482:	370c      	adds	r7, #12
 800f484:	46bd      	mov	sp, r7
 800f486:	bc80      	pop	{r7}
 800f488:	4770      	bx	lr

0800f48a <copy_and_key>:

static void copy_and_key( void *d, const void *s, const void *k )
{
 800f48a:	b480      	push	{r7}
 800f48c:	b085      	sub	sp, #20
 800f48e:	af00      	add	r7, sp, #0
 800f490:	60f8      	str	r0, [r7, #12]
 800f492:	60b9      	str	r1, [r7, #8]
 800f494:	607a      	str	r2, [r7, #4]
    ((uint32_t*)d)[ 0] = ((uint32_t*)s)[ 0] ^ ((uint32_t*)k)[ 0];
    ((uint32_t*)d)[ 1] = ((uint32_t*)s)[ 1] ^ ((uint32_t*)k)[ 1];
    ((uint32_t*)d)[ 2] = ((uint32_t*)s)[ 2] ^ ((uint32_t*)k)[ 2];
    ((uint32_t*)d)[ 3] = ((uint32_t*)s)[ 3] ^ ((uint32_t*)k)[ 3];
#elif 1
    ((uint8_t*)d)[ 0] = ((uint8_t*)s)[ 0] ^ ((uint8_t*)k)[ 0];
 800f496:	68bb      	ldr	r3, [r7, #8]
 800f498:	781a      	ldrb	r2, [r3, #0]
 800f49a:	687b      	ldr	r3, [r7, #4]
 800f49c:	781b      	ldrb	r3, [r3, #0]
 800f49e:	4053      	eors	r3, r2
 800f4a0:	b2da      	uxtb	r2, r3
 800f4a2:	68fb      	ldr	r3, [r7, #12]
 800f4a4:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 1] = ((uint8_t*)s)[ 1] ^ ((uint8_t*)k)[ 1];
 800f4a6:	68bb      	ldr	r3, [r7, #8]
 800f4a8:	3301      	adds	r3, #1
 800f4aa:	7819      	ldrb	r1, [r3, #0]
 800f4ac:	687b      	ldr	r3, [r7, #4]
 800f4ae:	3301      	adds	r3, #1
 800f4b0:	781a      	ldrb	r2, [r3, #0]
 800f4b2:	68fb      	ldr	r3, [r7, #12]
 800f4b4:	3301      	adds	r3, #1
 800f4b6:	404a      	eors	r2, r1
 800f4b8:	b2d2      	uxtb	r2, r2
 800f4ba:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 2] = ((uint8_t*)s)[ 2] ^ ((uint8_t*)k)[ 2];
 800f4bc:	68bb      	ldr	r3, [r7, #8]
 800f4be:	3302      	adds	r3, #2
 800f4c0:	7819      	ldrb	r1, [r3, #0]
 800f4c2:	687b      	ldr	r3, [r7, #4]
 800f4c4:	3302      	adds	r3, #2
 800f4c6:	781a      	ldrb	r2, [r3, #0]
 800f4c8:	68fb      	ldr	r3, [r7, #12]
 800f4ca:	3302      	adds	r3, #2
 800f4cc:	404a      	eors	r2, r1
 800f4ce:	b2d2      	uxtb	r2, r2
 800f4d0:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 3] = ((uint8_t*)s)[ 3] ^ ((uint8_t*)k)[ 3];
 800f4d2:	68bb      	ldr	r3, [r7, #8]
 800f4d4:	3303      	adds	r3, #3
 800f4d6:	7819      	ldrb	r1, [r3, #0]
 800f4d8:	687b      	ldr	r3, [r7, #4]
 800f4da:	3303      	adds	r3, #3
 800f4dc:	781a      	ldrb	r2, [r3, #0]
 800f4de:	68fb      	ldr	r3, [r7, #12]
 800f4e0:	3303      	adds	r3, #3
 800f4e2:	404a      	eors	r2, r1
 800f4e4:	b2d2      	uxtb	r2, r2
 800f4e6:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 4] = ((uint8_t*)s)[ 4] ^ ((uint8_t*)k)[ 4];
 800f4e8:	68bb      	ldr	r3, [r7, #8]
 800f4ea:	3304      	adds	r3, #4
 800f4ec:	7819      	ldrb	r1, [r3, #0]
 800f4ee:	687b      	ldr	r3, [r7, #4]
 800f4f0:	3304      	adds	r3, #4
 800f4f2:	781a      	ldrb	r2, [r3, #0]
 800f4f4:	68fb      	ldr	r3, [r7, #12]
 800f4f6:	3304      	adds	r3, #4
 800f4f8:	404a      	eors	r2, r1
 800f4fa:	b2d2      	uxtb	r2, r2
 800f4fc:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 5] = ((uint8_t*)s)[ 5] ^ ((uint8_t*)k)[ 5];
 800f4fe:	68bb      	ldr	r3, [r7, #8]
 800f500:	3305      	adds	r3, #5
 800f502:	7819      	ldrb	r1, [r3, #0]
 800f504:	687b      	ldr	r3, [r7, #4]
 800f506:	3305      	adds	r3, #5
 800f508:	781a      	ldrb	r2, [r3, #0]
 800f50a:	68fb      	ldr	r3, [r7, #12]
 800f50c:	3305      	adds	r3, #5
 800f50e:	404a      	eors	r2, r1
 800f510:	b2d2      	uxtb	r2, r2
 800f512:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 6] = ((uint8_t*)s)[ 6] ^ ((uint8_t*)k)[ 6];
 800f514:	68bb      	ldr	r3, [r7, #8]
 800f516:	3306      	adds	r3, #6
 800f518:	7819      	ldrb	r1, [r3, #0]
 800f51a:	687b      	ldr	r3, [r7, #4]
 800f51c:	3306      	adds	r3, #6
 800f51e:	781a      	ldrb	r2, [r3, #0]
 800f520:	68fb      	ldr	r3, [r7, #12]
 800f522:	3306      	adds	r3, #6
 800f524:	404a      	eors	r2, r1
 800f526:	b2d2      	uxtb	r2, r2
 800f528:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 7] = ((uint8_t*)s)[ 7] ^ ((uint8_t*)k)[ 7];
 800f52a:	68bb      	ldr	r3, [r7, #8]
 800f52c:	3307      	adds	r3, #7
 800f52e:	7819      	ldrb	r1, [r3, #0]
 800f530:	687b      	ldr	r3, [r7, #4]
 800f532:	3307      	adds	r3, #7
 800f534:	781a      	ldrb	r2, [r3, #0]
 800f536:	68fb      	ldr	r3, [r7, #12]
 800f538:	3307      	adds	r3, #7
 800f53a:	404a      	eors	r2, r1
 800f53c:	b2d2      	uxtb	r2, r2
 800f53e:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 8] = ((uint8_t*)s)[ 8] ^ ((uint8_t*)k)[ 8];
 800f540:	68bb      	ldr	r3, [r7, #8]
 800f542:	3308      	adds	r3, #8
 800f544:	7819      	ldrb	r1, [r3, #0]
 800f546:	687b      	ldr	r3, [r7, #4]
 800f548:	3308      	adds	r3, #8
 800f54a:	781a      	ldrb	r2, [r3, #0]
 800f54c:	68fb      	ldr	r3, [r7, #12]
 800f54e:	3308      	adds	r3, #8
 800f550:	404a      	eors	r2, r1
 800f552:	b2d2      	uxtb	r2, r2
 800f554:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 9] = ((uint8_t*)s)[ 9] ^ ((uint8_t*)k)[ 9];
 800f556:	68bb      	ldr	r3, [r7, #8]
 800f558:	3309      	adds	r3, #9
 800f55a:	7819      	ldrb	r1, [r3, #0]
 800f55c:	687b      	ldr	r3, [r7, #4]
 800f55e:	3309      	adds	r3, #9
 800f560:	781a      	ldrb	r2, [r3, #0]
 800f562:	68fb      	ldr	r3, [r7, #12]
 800f564:	3309      	adds	r3, #9
 800f566:	404a      	eors	r2, r1
 800f568:	b2d2      	uxtb	r2, r2
 800f56a:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[10] = ((uint8_t*)s)[10] ^ ((uint8_t*)k)[10];
 800f56c:	68bb      	ldr	r3, [r7, #8]
 800f56e:	330a      	adds	r3, #10
 800f570:	7819      	ldrb	r1, [r3, #0]
 800f572:	687b      	ldr	r3, [r7, #4]
 800f574:	330a      	adds	r3, #10
 800f576:	781a      	ldrb	r2, [r3, #0]
 800f578:	68fb      	ldr	r3, [r7, #12]
 800f57a:	330a      	adds	r3, #10
 800f57c:	404a      	eors	r2, r1
 800f57e:	b2d2      	uxtb	r2, r2
 800f580:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[11] = ((uint8_t*)s)[11] ^ ((uint8_t*)k)[11];
 800f582:	68bb      	ldr	r3, [r7, #8]
 800f584:	330b      	adds	r3, #11
 800f586:	7819      	ldrb	r1, [r3, #0]
 800f588:	687b      	ldr	r3, [r7, #4]
 800f58a:	330b      	adds	r3, #11
 800f58c:	781a      	ldrb	r2, [r3, #0]
 800f58e:	68fb      	ldr	r3, [r7, #12]
 800f590:	330b      	adds	r3, #11
 800f592:	404a      	eors	r2, r1
 800f594:	b2d2      	uxtb	r2, r2
 800f596:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[12] = ((uint8_t*)s)[12] ^ ((uint8_t*)k)[12];
 800f598:	68bb      	ldr	r3, [r7, #8]
 800f59a:	330c      	adds	r3, #12
 800f59c:	7819      	ldrb	r1, [r3, #0]
 800f59e:	687b      	ldr	r3, [r7, #4]
 800f5a0:	330c      	adds	r3, #12
 800f5a2:	781a      	ldrb	r2, [r3, #0]
 800f5a4:	68fb      	ldr	r3, [r7, #12]
 800f5a6:	330c      	adds	r3, #12
 800f5a8:	404a      	eors	r2, r1
 800f5aa:	b2d2      	uxtb	r2, r2
 800f5ac:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[13] = ((uint8_t*)s)[13] ^ ((uint8_t*)k)[13];
 800f5ae:	68bb      	ldr	r3, [r7, #8]
 800f5b0:	330d      	adds	r3, #13
 800f5b2:	7819      	ldrb	r1, [r3, #0]
 800f5b4:	687b      	ldr	r3, [r7, #4]
 800f5b6:	330d      	adds	r3, #13
 800f5b8:	781a      	ldrb	r2, [r3, #0]
 800f5ba:	68fb      	ldr	r3, [r7, #12]
 800f5bc:	330d      	adds	r3, #13
 800f5be:	404a      	eors	r2, r1
 800f5c0:	b2d2      	uxtb	r2, r2
 800f5c2:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[14] = ((uint8_t*)s)[14] ^ ((uint8_t*)k)[14];
 800f5c4:	68bb      	ldr	r3, [r7, #8]
 800f5c6:	330e      	adds	r3, #14
 800f5c8:	7819      	ldrb	r1, [r3, #0]
 800f5ca:	687b      	ldr	r3, [r7, #4]
 800f5cc:	330e      	adds	r3, #14
 800f5ce:	781a      	ldrb	r2, [r3, #0]
 800f5d0:	68fb      	ldr	r3, [r7, #12]
 800f5d2:	330e      	adds	r3, #14
 800f5d4:	404a      	eors	r2, r1
 800f5d6:	b2d2      	uxtb	r2, r2
 800f5d8:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[15] = ((uint8_t*)s)[15] ^ ((uint8_t*)k)[15];
 800f5da:	68bb      	ldr	r3, [r7, #8]
 800f5dc:	330f      	adds	r3, #15
 800f5de:	7819      	ldrb	r1, [r3, #0]
 800f5e0:	687b      	ldr	r3, [r7, #4]
 800f5e2:	330f      	adds	r3, #15
 800f5e4:	781a      	ldrb	r2, [r3, #0]
 800f5e6:	68fb      	ldr	r3, [r7, #12]
 800f5e8:	330f      	adds	r3, #15
 800f5ea:	404a      	eors	r2, r1
 800f5ec:	b2d2      	uxtb	r2, r2
 800f5ee:	701a      	strb	r2, [r3, #0]
#else
    block_copy(d, s);
    xor_block(d, k);
#endif
}
 800f5f0:	bf00      	nop
 800f5f2:	3714      	adds	r7, #20
 800f5f4:	46bd      	mov	sp, r7
 800f5f6:	bc80      	pop	{r7}
 800f5f8:	4770      	bx	lr

0800f5fa <add_round_key>:

static void add_round_key( uint8_t d[N_BLOCK], const uint8_t k[N_BLOCK] )
{
 800f5fa:	b580      	push	{r7, lr}
 800f5fc:	b082      	sub	sp, #8
 800f5fe:	af00      	add	r7, sp, #0
 800f600:	6078      	str	r0, [r7, #4]
 800f602:	6039      	str	r1, [r7, #0]
    xor_block(d, k);
 800f604:	6839      	ldr	r1, [r7, #0]
 800f606:	6878      	ldr	r0, [r7, #4]
 800f608:	f7ff fe88 	bl	800f31c <xor_block>
}
 800f60c:	bf00      	nop
 800f60e:	3708      	adds	r7, #8
 800f610:	46bd      	mov	sp, r7
 800f612:	bd80      	pop	{r7, pc}

0800f614 <shift_sub_rows>:

static void shift_sub_rows( uint8_t st[N_BLOCK] )
{   uint8_t tt;
 800f614:	b480      	push	{r7}
 800f616:	b085      	sub	sp, #20
 800f618:	af00      	add	r7, sp, #0
 800f61a:	6078      	str	r0, [r7, #4]

    st[ 0] = s_box(st[ 0]); st[ 4] = s_box(st[ 4]);
 800f61c:	687b      	ldr	r3, [r7, #4]
 800f61e:	781b      	ldrb	r3, [r3, #0]
 800f620:	461a      	mov	r2, r3
 800f622:	4b48      	ldr	r3, [pc, #288]	; (800f744 <shift_sub_rows+0x130>)
 800f624:	5c9a      	ldrb	r2, [r3, r2]
 800f626:	687b      	ldr	r3, [r7, #4]
 800f628:	701a      	strb	r2, [r3, #0]
 800f62a:	687b      	ldr	r3, [r7, #4]
 800f62c:	3304      	adds	r3, #4
 800f62e:	781b      	ldrb	r3, [r3, #0]
 800f630:	4619      	mov	r1, r3
 800f632:	687b      	ldr	r3, [r7, #4]
 800f634:	3304      	adds	r3, #4
 800f636:	4a43      	ldr	r2, [pc, #268]	; (800f744 <shift_sub_rows+0x130>)
 800f638:	5c52      	ldrb	r2, [r2, r1]
 800f63a:	701a      	strb	r2, [r3, #0]
    st[ 8] = s_box(st[ 8]); st[12] = s_box(st[12]);
 800f63c:	687b      	ldr	r3, [r7, #4]
 800f63e:	3308      	adds	r3, #8
 800f640:	781b      	ldrb	r3, [r3, #0]
 800f642:	4619      	mov	r1, r3
 800f644:	687b      	ldr	r3, [r7, #4]
 800f646:	3308      	adds	r3, #8
 800f648:	4a3e      	ldr	r2, [pc, #248]	; (800f744 <shift_sub_rows+0x130>)
 800f64a:	5c52      	ldrb	r2, [r2, r1]
 800f64c:	701a      	strb	r2, [r3, #0]
 800f64e:	687b      	ldr	r3, [r7, #4]
 800f650:	330c      	adds	r3, #12
 800f652:	781b      	ldrb	r3, [r3, #0]
 800f654:	4619      	mov	r1, r3
 800f656:	687b      	ldr	r3, [r7, #4]
 800f658:	330c      	adds	r3, #12
 800f65a:	4a3a      	ldr	r2, [pc, #232]	; (800f744 <shift_sub_rows+0x130>)
 800f65c:	5c52      	ldrb	r2, [r2, r1]
 800f65e:	701a      	strb	r2, [r3, #0]

    tt = st[1]; st[ 1] = s_box(st[ 5]); st[ 5] = s_box(st[ 9]);
 800f660:	687b      	ldr	r3, [r7, #4]
 800f662:	785b      	ldrb	r3, [r3, #1]
 800f664:	73fb      	strb	r3, [r7, #15]
 800f666:	687b      	ldr	r3, [r7, #4]
 800f668:	3305      	adds	r3, #5
 800f66a:	781b      	ldrb	r3, [r3, #0]
 800f66c:	4619      	mov	r1, r3
 800f66e:	687b      	ldr	r3, [r7, #4]
 800f670:	3301      	adds	r3, #1
 800f672:	4a34      	ldr	r2, [pc, #208]	; (800f744 <shift_sub_rows+0x130>)
 800f674:	5c52      	ldrb	r2, [r2, r1]
 800f676:	701a      	strb	r2, [r3, #0]
 800f678:	687b      	ldr	r3, [r7, #4]
 800f67a:	3309      	adds	r3, #9
 800f67c:	781b      	ldrb	r3, [r3, #0]
 800f67e:	4619      	mov	r1, r3
 800f680:	687b      	ldr	r3, [r7, #4]
 800f682:	3305      	adds	r3, #5
 800f684:	4a2f      	ldr	r2, [pc, #188]	; (800f744 <shift_sub_rows+0x130>)
 800f686:	5c52      	ldrb	r2, [r2, r1]
 800f688:	701a      	strb	r2, [r3, #0]
    st[ 9] = s_box(st[13]); st[13] = s_box( tt );
 800f68a:	687b      	ldr	r3, [r7, #4]
 800f68c:	330d      	adds	r3, #13
 800f68e:	781b      	ldrb	r3, [r3, #0]
 800f690:	4619      	mov	r1, r3
 800f692:	687b      	ldr	r3, [r7, #4]
 800f694:	3309      	adds	r3, #9
 800f696:	4a2b      	ldr	r2, [pc, #172]	; (800f744 <shift_sub_rows+0x130>)
 800f698:	5c52      	ldrb	r2, [r2, r1]
 800f69a:	701a      	strb	r2, [r3, #0]
 800f69c:	7bfa      	ldrb	r2, [r7, #15]
 800f69e:	687b      	ldr	r3, [r7, #4]
 800f6a0:	330d      	adds	r3, #13
 800f6a2:	4928      	ldr	r1, [pc, #160]	; (800f744 <shift_sub_rows+0x130>)
 800f6a4:	5c8a      	ldrb	r2, [r1, r2]
 800f6a6:	701a      	strb	r2, [r3, #0]

    tt = st[2]; st[ 2] = s_box(st[10]); st[10] = s_box( tt );
 800f6a8:	687b      	ldr	r3, [r7, #4]
 800f6aa:	789b      	ldrb	r3, [r3, #2]
 800f6ac:	73fb      	strb	r3, [r7, #15]
 800f6ae:	687b      	ldr	r3, [r7, #4]
 800f6b0:	330a      	adds	r3, #10
 800f6b2:	781b      	ldrb	r3, [r3, #0]
 800f6b4:	4619      	mov	r1, r3
 800f6b6:	687b      	ldr	r3, [r7, #4]
 800f6b8:	3302      	adds	r3, #2
 800f6ba:	4a22      	ldr	r2, [pc, #136]	; (800f744 <shift_sub_rows+0x130>)
 800f6bc:	5c52      	ldrb	r2, [r2, r1]
 800f6be:	701a      	strb	r2, [r3, #0]
 800f6c0:	7bfa      	ldrb	r2, [r7, #15]
 800f6c2:	687b      	ldr	r3, [r7, #4]
 800f6c4:	330a      	adds	r3, #10
 800f6c6:	491f      	ldr	r1, [pc, #124]	; (800f744 <shift_sub_rows+0x130>)
 800f6c8:	5c8a      	ldrb	r2, [r1, r2]
 800f6ca:	701a      	strb	r2, [r3, #0]
    tt = st[6]; st[ 6] = s_box(st[14]); st[14] = s_box( tt );
 800f6cc:	687b      	ldr	r3, [r7, #4]
 800f6ce:	799b      	ldrb	r3, [r3, #6]
 800f6d0:	73fb      	strb	r3, [r7, #15]
 800f6d2:	687b      	ldr	r3, [r7, #4]
 800f6d4:	330e      	adds	r3, #14
 800f6d6:	781b      	ldrb	r3, [r3, #0]
 800f6d8:	4619      	mov	r1, r3
 800f6da:	687b      	ldr	r3, [r7, #4]
 800f6dc:	3306      	adds	r3, #6
 800f6de:	4a19      	ldr	r2, [pc, #100]	; (800f744 <shift_sub_rows+0x130>)
 800f6e0:	5c52      	ldrb	r2, [r2, r1]
 800f6e2:	701a      	strb	r2, [r3, #0]
 800f6e4:	7bfa      	ldrb	r2, [r7, #15]
 800f6e6:	687b      	ldr	r3, [r7, #4]
 800f6e8:	330e      	adds	r3, #14
 800f6ea:	4916      	ldr	r1, [pc, #88]	; (800f744 <shift_sub_rows+0x130>)
 800f6ec:	5c8a      	ldrb	r2, [r1, r2]
 800f6ee:	701a      	strb	r2, [r3, #0]

    tt = st[15]; st[15] = s_box(st[11]); st[11] = s_box(st[ 7]);
 800f6f0:	687b      	ldr	r3, [r7, #4]
 800f6f2:	7bdb      	ldrb	r3, [r3, #15]
 800f6f4:	73fb      	strb	r3, [r7, #15]
 800f6f6:	687b      	ldr	r3, [r7, #4]
 800f6f8:	330b      	adds	r3, #11
 800f6fa:	781b      	ldrb	r3, [r3, #0]
 800f6fc:	4619      	mov	r1, r3
 800f6fe:	687b      	ldr	r3, [r7, #4]
 800f700:	330f      	adds	r3, #15
 800f702:	4a10      	ldr	r2, [pc, #64]	; (800f744 <shift_sub_rows+0x130>)
 800f704:	5c52      	ldrb	r2, [r2, r1]
 800f706:	701a      	strb	r2, [r3, #0]
 800f708:	687b      	ldr	r3, [r7, #4]
 800f70a:	3307      	adds	r3, #7
 800f70c:	781b      	ldrb	r3, [r3, #0]
 800f70e:	4619      	mov	r1, r3
 800f710:	687b      	ldr	r3, [r7, #4]
 800f712:	330b      	adds	r3, #11
 800f714:	4a0b      	ldr	r2, [pc, #44]	; (800f744 <shift_sub_rows+0x130>)
 800f716:	5c52      	ldrb	r2, [r2, r1]
 800f718:	701a      	strb	r2, [r3, #0]
    st[ 7] = s_box(st[ 3]); st[ 3] = s_box( tt );
 800f71a:	687b      	ldr	r3, [r7, #4]
 800f71c:	3303      	adds	r3, #3
 800f71e:	781b      	ldrb	r3, [r3, #0]
 800f720:	4619      	mov	r1, r3
 800f722:	687b      	ldr	r3, [r7, #4]
 800f724:	3307      	adds	r3, #7
 800f726:	4a07      	ldr	r2, [pc, #28]	; (800f744 <shift_sub_rows+0x130>)
 800f728:	5c52      	ldrb	r2, [r2, r1]
 800f72a:	701a      	strb	r2, [r3, #0]
 800f72c:	7bfa      	ldrb	r2, [r7, #15]
 800f72e:	687b      	ldr	r3, [r7, #4]
 800f730:	3303      	adds	r3, #3
 800f732:	4904      	ldr	r1, [pc, #16]	; (800f744 <shift_sub_rows+0x130>)
 800f734:	5c8a      	ldrb	r2, [r1, r2]
 800f736:	701a      	strb	r2, [r3, #0]
}
 800f738:	bf00      	nop
 800f73a:	3714      	adds	r7, #20
 800f73c:	46bd      	mov	sp, r7
 800f73e:	bc80      	pop	{r7}
 800f740:	4770      	bx	lr
 800f742:	bf00      	nop
 800f744:	08021ab4 	.word	0x08021ab4

0800f748 <mix_sub_columns>:

#endif

#if defined( VERSION_1 )
  static void mix_sub_columns( uint8_t dt[N_BLOCK] )
  { uint8_t st[N_BLOCK];
 800f748:	b580      	push	{r7, lr}
 800f74a:	b086      	sub	sp, #24
 800f74c:	af00      	add	r7, sp, #0
 800f74e:	6078      	str	r0, [r7, #4]
    block_copy(st, dt);
 800f750:	f107 0308 	add.w	r3, r7, #8
 800f754:	6879      	ldr	r1, [r7, #4]
 800f756:	4618      	mov	r0, r3
 800f758:	f7ff fd6c 	bl	800f234 <copy_block>
#else
  static void mix_sub_columns( uint8_t dt[N_BLOCK], uint8_t st[N_BLOCK] )
  {
#endif
    dt[ 0] = gfm2_sb(st[0]) ^ gfm3_sb(st[5]) ^ s_box(st[10]) ^ s_box(st[15]);
 800f75c:	7a3b      	ldrb	r3, [r7, #8]
 800f75e:	461a      	mov	r2, r3
 800f760:	4b9a      	ldr	r3, [pc, #616]	; (800f9cc <mix_sub_columns+0x284>)
 800f762:	5c9a      	ldrb	r2, [r3, r2]
 800f764:	7b7b      	ldrb	r3, [r7, #13]
 800f766:	4619      	mov	r1, r3
 800f768:	4b99      	ldr	r3, [pc, #612]	; (800f9d0 <mix_sub_columns+0x288>)
 800f76a:	5c5b      	ldrb	r3, [r3, r1]
 800f76c:	4053      	eors	r3, r2
 800f76e:	b2da      	uxtb	r2, r3
 800f770:	7cbb      	ldrb	r3, [r7, #18]
 800f772:	4619      	mov	r1, r3
 800f774:	4b97      	ldr	r3, [pc, #604]	; (800f9d4 <mix_sub_columns+0x28c>)
 800f776:	5c5b      	ldrb	r3, [r3, r1]
 800f778:	4053      	eors	r3, r2
 800f77a:	b2da      	uxtb	r2, r3
 800f77c:	7dfb      	ldrb	r3, [r7, #23]
 800f77e:	4619      	mov	r1, r3
 800f780:	4b94      	ldr	r3, [pc, #592]	; (800f9d4 <mix_sub_columns+0x28c>)
 800f782:	5c5b      	ldrb	r3, [r3, r1]
 800f784:	4053      	eors	r3, r2
 800f786:	b2da      	uxtb	r2, r3
 800f788:	687b      	ldr	r3, [r7, #4]
 800f78a:	701a      	strb	r2, [r3, #0]
    dt[ 1] = s_box(st[0]) ^ gfm2_sb(st[5]) ^ gfm3_sb(st[10]) ^ s_box(st[15]);
 800f78c:	7a3b      	ldrb	r3, [r7, #8]
 800f78e:	461a      	mov	r2, r3
 800f790:	4b90      	ldr	r3, [pc, #576]	; (800f9d4 <mix_sub_columns+0x28c>)
 800f792:	5c9a      	ldrb	r2, [r3, r2]
 800f794:	7b7b      	ldrb	r3, [r7, #13]
 800f796:	4619      	mov	r1, r3
 800f798:	4b8c      	ldr	r3, [pc, #560]	; (800f9cc <mix_sub_columns+0x284>)
 800f79a:	5c5b      	ldrb	r3, [r3, r1]
 800f79c:	4053      	eors	r3, r2
 800f79e:	b2da      	uxtb	r2, r3
 800f7a0:	7cbb      	ldrb	r3, [r7, #18]
 800f7a2:	4619      	mov	r1, r3
 800f7a4:	4b8a      	ldr	r3, [pc, #552]	; (800f9d0 <mix_sub_columns+0x288>)
 800f7a6:	5c5b      	ldrb	r3, [r3, r1]
 800f7a8:	4053      	eors	r3, r2
 800f7aa:	b2d9      	uxtb	r1, r3
 800f7ac:	7dfb      	ldrb	r3, [r7, #23]
 800f7ae:	461a      	mov	r2, r3
 800f7b0:	4b88      	ldr	r3, [pc, #544]	; (800f9d4 <mix_sub_columns+0x28c>)
 800f7b2:	5c9a      	ldrb	r2, [r3, r2]
 800f7b4:	687b      	ldr	r3, [r7, #4]
 800f7b6:	3301      	adds	r3, #1
 800f7b8:	404a      	eors	r2, r1
 800f7ba:	b2d2      	uxtb	r2, r2
 800f7bc:	701a      	strb	r2, [r3, #0]
    dt[ 2] = s_box(st[0]) ^ s_box(st[5]) ^ gfm2_sb(st[10]) ^ gfm3_sb(st[15]);
 800f7be:	7a3b      	ldrb	r3, [r7, #8]
 800f7c0:	461a      	mov	r2, r3
 800f7c2:	4b84      	ldr	r3, [pc, #528]	; (800f9d4 <mix_sub_columns+0x28c>)
 800f7c4:	5c9a      	ldrb	r2, [r3, r2]
 800f7c6:	7b7b      	ldrb	r3, [r7, #13]
 800f7c8:	4619      	mov	r1, r3
 800f7ca:	4b82      	ldr	r3, [pc, #520]	; (800f9d4 <mix_sub_columns+0x28c>)
 800f7cc:	5c5b      	ldrb	r3, [r3, r1]
 800f7ce:	4053      	eors	r3, r2
 800f7d0:	b2da      	uxtb	r2, r3
 800f7d2:	7cbb      	ldrb	r3, [r7, #18]
 800f7d4:	4619      	mov	r1, r3
 800f7d6:	4b7d      	ldr	r3, [pc, #500]	; (800f9cc <mix_sub_columns+0x284>)
 800f7d8:	5c5b      	ldrb	r3, [r3, r1]
 800f7da:	4053      	eors	r3, r2
 800f7dc:	b2d9      	uxtb	r1, r3
 800f7de:	7dfb      	ldrb	r3, [r7, #23]
 800f7e0:	461a      	mov	r2, r3
 800f7e2:	4b7b      	ldr	r3, [pc, #492]	; (800f9d0 <mix_sub_columns+0x288>)
 800f7e4:	5c9a      	ldrb	r2, [r3, r2]
 800f7e6:	687b      	ldr	r3, [r7, #4]
 800f7e8:	3302      	adds	r3, #2
 800f7ea:	404a      	eors	r2, r1
 800f7ec:	b2d2      	uxtb	r2, r2
 800f7ee:	701a      	strb	r2, [r3, #0]
    dt[ 3] = gfm3_sb(st[0]) ^ s_box(st[5]) ^ s_box(st[10]) ^ gfm2_sb(st[15]);
 800f7f0:	7a3b      	ldrb	r3, [r7, #8]
 800f7f2:	461a      	mov	r2, r3
 800f7f4:	4b76      	ldr	r3, [pc, #472]	; (800f9d0 <mix_sub_columns+0x288>)
 800f7f6:	5c9a      	ldrb	r2, [r3, r2]
 800f7f8:	7b7b      	ldrb	r3, [r7, #13]
 800f7fa:	4619      	mov	r1, r3
 800f7fc:	4b75      	ldr	r3, [pc, #468]	; (800f9d4 <mix_sub_columns+0x28c>)
 800f7fe:	5c5b      	ldrb	r3, [r3, r1]
 800f800:	4053      	eors	r3, r2
 800f802:	b2da      	uxtb	r2, r3
 800f804:	7cbb      	ldrb	r3, [r7, #18]
 800f806:	4619      	mov	r1, r3
 800f808:	4b72      	ldr	r3, [pc, #456]	; (800f9d4 <mix_sub_columns+0x28c>)
 800f80a:	5c5b      	ldrb	r3, [r3, r1]
 800f80c:	4053      	eors	r3, r2
 800f80e:	b2d9      	uxtb	r1, r3
 800f810:	7dfb      	ldrb	r3, [r7, #23]
 800f812:	461a      	mov	r2, r3
 800f814:	4b6d      	ldr	r3, [pc, #436]	; (800f9cc <mix_sub_columns+0x284>)
 800f816:	5c9a      	ldrb	r2, [r3, r2]
 800f818:	687b      	ldr	r3, [r7, #4]
 800f81a:	3303      	adds	r3, #3
 800f81c:	404a      	eors	r2, r1
 800f81e:	b2d2      	uxtb	r2, r2
 800f820:	701a      	strb	r2, [r3, #0]

    dt[ 4] = gfm2_sb(st[4]) ^ gfm3_sb(st[9]) ^ s_box(st[14]) ^ s_box(st[3]);
 800f822:	7b3b      	ldrb	r3, [r7, #12]
 800f824:	461a      	mov	r2, r3
 800f826:	4b69      	ldr	r3, [pc, #420]	; (800f9cc <mix_sub_columns+0x284>)
 800f828:	5c9a      	ldrb	r2, [r3, r2]
 800f82a:	7c7b      	ldrb	r3, [r7, #17]
 800f82c:	4619      	mov	r1, r3
 800f82e:	4b68      	ldr	r3, [pc, #416]	; (800f9d0 <mix_sub_columns+0x288>)
 800f830:	5c5b      	ldrb	r3, [r3, r1]
 800f832:	4053      	eors	r3, r2
 800f834:	b2da      	uxtb	r2, r3
 800f836:	7dbb      	ldrb	r3, [r7, #22]
 800f838:	4619      	mov	r1, r3
 800f83a:	4b66      	ldr	r3, [pc, #408]	; (800f9d4 <mix_sub_columns+0x28c>)
 800f83c:	5c5b      	ldrb	r3, [r3, r1]
 800f83e:	4053      	eors	r3, r2
 800f840:	b2d9      	uxtb	r1, r3
 800f842:	7afb      	ldrb	r3, [r7, #11]
 800f844:	461a      	mov	r2, r3
 800f846:	4b63      	ldr	r3, [pc, #396]	; (800f9d4 <mix_sub_columns+0x28c>)
 800f848:	5c9a      	ldrb	r2, [r3, r2]
 800f84a:	687b      	ldr	r3, [r7, #4]
 800f84c:	3304      	adds	r3, #4
 800f84e:	404a      	eors	r2, r1
 800f850:	b2d2      	uxtb	r2, r2
 800f852:	701a      	strb	r2, [r3, #0]
    dt[ 5] = s_box(st[4]) ^ gfm2_sb(st[9]) ^ gfm3_sb(st[14]) ^ s_box(st[3]);
 800f854:	7b3b      	ldrb	r3, [r7, #12]
 800f856:	461a      	mov	r2, r3
 800f858:	4b5e      	ldr	r3, [pc, #376]	; (800f9d4 <mix_sub_columns+0x28c>)
 800f85a:	5c9a      	ldrb	r2, [r3, r2]
 800f85c:	7c7b      	ldrb	r3, [r7, #17]
 800f85e:	4619      	mov	r1, r3
 800f860:	4b5a      	ldr	r3, [pc, #360]	; (800f9cc <mix_sub_columns+0x284>)
 800f862:	5c5b      	ldrb	r3, [r3, r1]
 800f864:	4053      	eors	r3, r2
 800f866:	b2da      	uxtb	r2, r3
 800f868:	7dbb      	ldrb	r3, [r7, #22]
 800f86a:	4619      	mov	r1, r3
 800f86c:	4b58      	ldr	r3, [pc, #352]	; (800f9d0 <mix_sub_columns+0x288>)
 800f86e:	5c5b      	ldrb	r3, [r3, r1]
 800f870:	4053      	eors	r3, r2
 800f872:	b2d9      	uxtb	r1, r3
 800f874:	7afb      	ldrb	r3, [r7, #11]
 800f876:	461a      	mov	r2, r3
 800f878:	4b56      	ldr	r3, [pc, #344]	; (800f9d4 <mix_sub_columns+0x28c>)
 800f87a:	5c9a      	ldrb	r2, [r3, r2]
 800f87c:	687b      	ldr	r3, [r7, #4]
 800f87e:	3305      	adds	r3, #5
 800f880:	404a      	eors	r2, r1
 800f882:	b2d2      	uxtb	r2, r2
 800f884:	701a      	strb	r2, [r3, #0]
    dt[ 6] = s_box(st[4]) ^ s_box(st[9]) ^ gfm2_sb(st[14]) ^ gfm3_sb(st[3]);
 800f886:	7b3b      	ldrb	r3, [r7, #12]
 800f888:	461a      	mov	r2, r3
 800f88a:	4b52      	ldr	r3, [pc, #328]	; (800f9d4 <mix_sub_columns+0x28c>)
 800f88c:	5c9a      	ldrb	r2, [r3, r2]
 800f88e:	7c7b      	ldrb	r3, [r7, #17]
 800f890:	4619      	mov	r1, r3
 800f892:	4b50      	ldr	r3, [pc, #320]	; (800f9d4 <mix_sub_columns+0x28c>)
 800f894:	5c5b      	ldrb	r3, [r3, r1]
 800f896:	4053      	eors	r3, r2
 800f898:	b2da      	uxtb	r2, r3
 800f89a:	7dbb      	ldrb	r3, [r7, #22]
 800f89c:	4619      	mov	r1, r3
 800f89e:	4b4b      	ldr	r3, [pc, #300]	; (800f9cc <mix_sub_columns+0x284>)
 800f8a0:	5c5b      	ldrb	r3, [r3, r1]
 800f8a2:	4053      	eors	r3, r2
 800f8a4:	b2d9      	uxtb	r1, r3
 800f8a6:	7afb      	ldrb	r3, [r7, #11]
 800f8a8:	461a      	mov	r2, r3
 800f8aa:	4b49      	ldr	r3, [pc, #292]	; (800f9d0 <mix_sub_columns+0x288>)
 800f8ac:	5c9a      	ldrb	r2, [r3, r2]
 800f8ae:	687b      	ldr	r3, [r7, #4]
 800f8b0:	3306      	adds	r3, #6
 800f8b2:	404a      	eors	r2, r1
 800f8b4:	b2d2      	uxtb	r2, r2
 800f8b6:	701a      	strb	r2, [r3, #0]
    dt[ 7] = gfm3_sb(st[4]) ^ s_box(st[9]) ^ s_box(st[14]) ^ gfm2_sb(st[3]);
 800f8b8:	7b3b      	ldrb	r3, [r7, #12]
 800f8ba:	461a      	mov	r2, r3
 800f8bc:	4b44      	ldr	r3, [pc, #272]	; (800f9d0 <mix_sub_columns+0x288>)
 800f8be:	5c9a      	ldrb	r2, [r3, r2]
 800f8c0:	7c7b      	ldrb	r3, [r7, #17]
 800f8c2:	4619      	mov	r1, r3
 800f8c4:	4b43      	ldr	r3, [pc, #268]	; (800f9d4 <mix_sub_columns+0x28c>)
 800f8c6:	5c5b      	ldrb	r3, [r3, r1]
 800f8c8:	4053      	eors	r3, r2
 800f8ca:	b2da      	uxtb	r2, r3
 800f8cc:	7dbb      	ldrb	r3, [r7, #22]
 800f8ce:	4619      	mov	r1, r3
 800f8d0:	4b40      	ldr	r3, [pc, #256]	; (800f9d4 <mix_sub_columns+0x28c>)
 800f8d2:	5c5b      	ldrb	r3, [r3, r1]
 800f8d4:	4053      	eors	r3, r2
 800f8d6:	b2d9      	uxtb	r1, r3
 800f8d8:	7afb      	ldrb	r3, [r7, #11]
 800f8da:	461a      	mov	r2, r3
 800f8dc:	4b3b      	ldr	r3, [pc, #236]	; (800f9cc <mix_sub_columns+0x284>)
 800f8de:	5c9a      	ldrb	r2, [r3, r2]
 800f8e0:	687b      	ldr	r3, [r7, #4]
 800f8e2:	3307      	adds	r3, #7
 800f8e4:	404a      	eors	r2, r1
 800f8e6:	b2d2      	uxtb	r2, r2
 800f8e8:	701a      	strb	r2, [r3, #0]

    dt[ 8] = gfm2_sb(st[8]) ^ gfm3_sb(st[13]) ^ s_box(st[2]) ^ s_box(st[7]);
 800f8ea:	7c3b      	ldrb	r3, [r7, #16]
 800f8ec:	461a      	mov	r2, r3
 800f8ee:	4b37      	ldr	r3, [pc, #220]	; (800f9cc <mix_sub_columns+0x284>)
 800f8f0:	5c9a      	ldrb	r2, [r3, r2]
 800f8f2:	7d7b      	ldrb	r3, [r7, #21]
 800f8f4:	4619      	mov	r1, r3
 800f8f6:	4b36      	ldr	r3, [pc, #216]	; (800f9d0 <mix_sub_columns+0x288>)
 800f8f8:	5c5b      	ldrb	r3, [r3, r1]
 800f8fa:	4053      	eors	r3, r2
 800f8fc:	b2da      	uxtb	r2, r3
 800f8fe:	7abb      	ldrb	r3, [r7, #10]
 800f900:	4619      	mov	r1, r3
 800f902:	4b34      	ldr	r3, [pc, #208]	; (800f9d4 <mix_sub_columns+0x28c>)
 800f904:	5c5b      	ldrb	r3, [r3, r1]
 800f906:	4053      	eors	r3, r2
 800f908:	b2d9      	uxtb	r1, r3
 800f90a:	7bfb      	ldrb	r3, [r7, #15]
 800f90c:	461a      	mov	r2, r3
 800f90e:	4b31      	ldr	r3, [pc, #196]	; (800f9d4 <mix_sub_columns+0x28c>)
 800f910:	5c9a      	ldrb	r2, [r3, r2]
 800f912:	687b      	ldr	r3, [r7, #4]
 800f914:	3308      	adds	r3, #8
 800f916:	404a      	eors	r2, r1
 800f918:	b2d2      	uxtb	r2, r2
 800f91a:	701a      	strb	r2, [r3, #0]
    dt[ 9] = s_box(st[8]) ^ gfm2_sb(st[13]) ^ gfm3_sb(st[2]) ^ s_box(st[7]);
 800f91c:	7c3b      	ldrb	r3, [r7, #16]
 800f91e:	461a      	mov	r2, r3
 800f920:	4b2c      	ldr	r3, [pc, #176]	; (800f9d4 <mix_sub_columns+0x28c>)
 800f922:	5c9a      	ldrb	r2, [r3, r2]
 800f924:	7d7b      	ldrb	r3, [r7, #21]
 800f926:	4619      	mov	r1, r3
 800f928:	4b28      	ldr	r3, [pc, #160]	; (800f9cc <mix_sub_columns+0x284>)
 800f92a:	5c5b      	ldrb	r3, [r3, r1]
 800f92c:	4053      	eors	r3, r2
 800f92e:	b2da      	uxtb	r2, r3
 800f930:	7abb      	ldrb	r3, [r7, #10]
 800f932:	4619      	mov	r1, r3
 800f934:	4b26      	ldr	r3, [pc, #152]	; (800f9d0 <mix_sub_columns+0x288>)
 800f936:	5c5b      	ldrb	r3, [r3, r1]
 800f938:	4053      	eors	r3, r2
 800f93a:	b2d9      	uxtb	r1, r3
 800f93c:	7bfb      	ldrb	r3, [r7, #15]
 800f93e:	461a      	mov	r2, r3
 800f940:	4b24      	ldr	r3, [pc, #144]	; (800f9d4 <mix_sub_columns+0x28c>)
 800f942:	5c9a      	ldrb	r2, [r3, r2]
 800f944:	687b      	ldr	r3, [r7, #4]
 800f946:	3309      	adds	r3, #9
 800f948:	404a      	eors	r2, r1
 800f94a:	b2d2      	uxtb	r2, r2
 800f94c:	701a      	strb	r2, [r3, #0]
    dt[10] = s_box(st[8]) ^ s_box(st[13]) ^ gfm2_sb(st[2]) ^ gfm3_sb(st[7]);
 800f94e:	7c3b      	ldrb	r3, [r7, #16]
 800f950:	461a      	mov	r2, r3
 800f952:	4b20      	ldr	r3, [pc, #128]	; (800f9d4 <mix_sub_columns+0x28c>)
 800f954:	5c9a      	ldrb	r2, [r3, r2]
 800f956:	7d7b      	ldrb	r3, [r7, #21]
 800f958:	4619      	mov	r1, r3
 800f95a:	4b1e      	ldr	r3, [pc, #120]	; (800f9d4 <mix_sub_columns+0x28c>)
 800f95c:	5c5b      	ldrb	r3, [r3, r1]
 800f95e:	4053      	eors	r3, r2
 800f960:	b2da      	uxtb	r2, r3
 800f962:	7abb      	ldrb	r3, [r7, #10]
 800f964:	4619      	mov	r1, r3
 800f966:	4b19      	ldr	r3, [pc, #100]	; (800f9cc <mix_sub_columns+0x284>)
 800f968:	5c5b      	ldrb	r3, [r3, r1]
 800f96a:	4053      	eors	r3, r2
 800f96c:	b2d9      	uxtb	r1, r3
 800f96e:	7bfb      	ldrb	r3, [r7, #15]
 800f970:	461a      	mov	r2, r3
 800f972:	4b17      	ldr	r3, [pc, #92]	; (800f9d0 <mix_sub_columns+0x288>)
 800f974:	5c9a      	ldrb	r2, [r3, r2]
 800f976:	687b      	ldr	r3, [r7, #4]
 800f978:	330a      	adds	r3, #10
 800f97a:	404a      	eors	r2, r1
 800f97c:	b2d2      	uxtb	r2, r2
 800f97e:	701a      	strb	r2, [r3, #0]
    dt[11] = gfm3_sb(st[8]) ^ s_box(st[13]) ^ s_box(st[2]) ^ gfm2_sb(st[7]);
 800f980:	7c3b      	ldrb	r3, [r7, #16]
 800f982:	461a      	mov	r2, r3
 800f984:	4b12      	ldr	r3, [pc, #72]	; (800f9d0 <mix_sub_columns+0x288>)
 800f986:	5c9a      	ldrb	r2, [r3, r2]
 800f988:	7d7b      	ldrb	r3, [r7, #21]
 800f98a:	4619      	mov	r1, r3
 800f98c:	4b11      	ldr	r3, [pc, #68]	; (800f9d4 <mix_sub_columns+0x28c>)
 800f98e:	5c5b      	ldrb	r3, [r3, r1]
 800f990:	4053      	eors	r3, r2
 800f992:	b2da      	uxtb	r2, r3
 800f994:	7abb      	ldrb	r3, [r7, #10]
 800f996:	4619      	mov	r1, r3
 800f998:	4b0e      	ldr	r3, [pc, #56]	; (800f9d4 <mix_sub_columns+0x28c>)
 800f99a:	5c5b      	ldrb	r3, [r3, r1]
 800f99c:	4053      	eors	r3, r2
 800f99e:	b2d9      	uxtb	r1, r3
 800f9a0:	7bfb      	ldrb	r3, [r7, #15]
 800f9a2:	461a      	mov	r2, r3
 800f9a4:	4b09      	ldr	r3, [pc, #36]	; (800f9cc <mix_sub_columns+0x284>)
 800f9a6:	5c9a      	ldrb	r2, [r3, r2]
 800f9a8:	687b      	ldr	r3, [r7, #4]
 800f9aa:	330b      	adds	r3, #11
 800f9ac:	404a      	eors	r2, r1
 800f9ae:	b2d2      	uxtb	r2, r2
 800f9b0:	701a      	strb	r2, [r3, #0]

    dt[12] = gfm2_sb(st[12]) ^ gfm3_sb(st[1]) ^ s_box(st[6]) ^ s_box(st[11]);
 800f9b2:	7d3b      	ldrb	r3, [r7, #20]
 800f9b4:	461a      	mov	r2, r3
 800f9b6:	4b05      	ldr	r3, [pc, #20]	; (800f9cc <mix_sub_columns+0x284>)
 800f9b8:	5c9a      	ldrb	r2, [r3, r2]
 800f9ba:	7a7b      	ldrb	r3, [r7, #9]
 800f9bc:	4619      	mov	r1, r3
 800f9be:	4b04      	ldr	r3, [pc, #16]	; (800f9d0 <mix_sub_columns+0x288>)
 800f9c0:	5c5b      	ldrb	r3, [r3, r1]
 800f9c2:	4053      	eors	r3, r2
 800f9c4:	b2da      	uxtb	r2, r3
 800f9c6:	7bbb      	ldrb	r3, [r7, #14]
 800f9c8:	4619      	mov	r1, r3
 800f9ca:	e005      	b.n	800f9d8 <mix_sub_columns+0x290>
 800f9cc:	08021bb4 	.word	0x08021bb4
 800f9d0:	08021cb4 	.word	0x08021cb4
 800f9d4:	08021ab4 	.word	0x08021ab4
 800f9d8:	4b2d      	ldr	r3, [pc, #180]	; (800fa90 <mix_sub_columns+0x348>)
 800f9da:	5c5b      	ldrb	r3, [r3, r1]
 800f9dc:	4053      	eors	r3, r2
 800f9de:	b2d9      	uxtb	r1, r3
 800f9e0:	7cfb      	ldrb	r3, [r7, #19]
 800f9e2:	461a      	mov	r2, r3
 800f9e4:	4b2a      	ldr	r3, [pc, #168]	; (800fa90 <mix_sub_columns+0x348>)
 800f9e6:	5c9a      	ldrb	r2, [r3, r2]
 800f9e8:	687b      	ldr	r3, [r7, #4]
 800f9ea:	330c      	adds	r3, #12
 800f9ec:	404a      	eors	r2, r1
 800f9ee:	b2d2      	uxtb	r2, r2
 800f9f0:	701a      	strb	r2, [r3, #0]
    dt[13] = s_box(st[12]) ^ gfm2_sb(st[1]) ^ gfm3_sb(st[6]) ^ s_box(st[11]);
 800f9f2:	7d3b      	ldrb	r3, [r7, #20]
 800f9f4:	461a      	mov	r2, r3
 800f9f6:	4b26      	ldr	r3, [pc, #152]	; (800fa90 <mix_sub_columns+0x348>)
 800f9f8:	5c9a      	ldrb	r2, [r3, r2]
 800f9fa:	7a7b      	ldrb	r3, [r7, #9]
 800f9fc:	4619      	mov	r1, r3
 800f9fe:	4b25      	ldr	r3, [pc, #148]	; (800fa94 <mix_sub_columns+0x34c>)
 800fa00:	5c5b      	ldrb	r3, [r3, r1]
 800fa02:	4053      	eors	r3, r2
 800fa04:	b2da      	uxtb	r2, r3
 800fa06:	7bbb      	ldrb	r3, [r7, #14]
 800fa08:	4619      	mov	r1, r3
 800fa0a:	4b23      	ldr	r3, [pc, #140]	; (800fa98 <mix_sub_columns+0x350>)
 800fa0c:	5c5b      	ldrb	r3, [r3, r1]
 800fa0e:	4053      	eors	r3, r2
 800fa10:	b2d9      	uxtb	r1, r3
 800fa12:	7cfb      	ldrb	r3, [r7, #19]
 800fa14:	461a      	mov	r2, r3
 800fa16:	4b1e      	ldr	r3, [pc, #120]	; (800fa90 <mix_sub_columns+0x348>)
 800fa18:	5c9a      	ldrb	r2, [r3, r2]
 800fa1a:	687b      	ldr	r3, [r7, #4]
 800fa1c:	330d      	adds	r3, #13
 800fa1e:	404a      	eors	r2, r1
 800fa20:	b2d2      	uxtb	r2, r2
 800fa22:	701a      	strb	r2, [r3, #0]
    dt[14] = s_box(st[12]) ^ s_box(st[1]) ^ gfm2_sb(st[6]) ^ gfm3_sb(st[11]);
 800fa24:	7d3b      	ldrb	r3, [r7, #20]
 800fa26:	461a      	mov	r2, r3
 800fa28:	4b19      	ldr	r3, [pc, #100]	; (800fa90 <mix_sub_columns+0x348>)
 800fa2a:	5c9a      	ldrb	r2, [r3, r2]
 800fa2c:	7a7b      	ldrb	r3, [r7, #9]
 800fa2e:	4619      	mov	r1, r3
 800fa30:	4b17      	ldr	r3, [pc, #92]	; (800fa90 <mix_sub_columns+0x348>)
 800fa32:	5c5b      	ldrb	r3, [r3, r1]
 800fa34:	4053      	eors	r3, r2
 800fa36:	b2da      	uxtb	r2, r3
 800fa38:	7bbb      	ldrb	r3, [r7, #14]
 800fa3a:	4619      	mov	r1, r3
 800fa3c:	4b15      	ldr	r3, [pc, #84]	; (800fa94 <mix_sub_columns+0x34c>)
 800fa3e:	5c5b      	ldrb	r3, [r3, r1]
 800fa40:	4053      	eors	r3, r2
 800fa42:	b2d9      	uxtb	r1, r3
 800fa44:	7cfb      	ldrb	r3, [r7, #19]
 800fa46:	461a      	mov	r2, r3
 800fa48:	4b13      	ldr	r3, [pc, #76]	; (800fa98 <mix_sub_columns+0x350>)
 800fa4a:	5c9a      	ldrb	r2, [r3, r2]
 800fa4c:	687b      	ldr	r3, [r7, #4]
 800fa4e:	330e      	adds	r3, #14
 800fa50:	404a      	eors	r2, r1
 800fa52:	b2d2      	uxtb	r2, r2
 800fa54:	701a      	strb	r2, [r3, #0]
    dt[15] = gfm3_sb(st[12]) ^ s_box(st[1]) ^ s_box(st[6]) ^ gfm2_sb(st[11]);
 800fa56:	7d3b      	ldrb	r3, [r7, #20]
 800fa58:	461a      	mov	r2, r3
 800fa5a:	4b0f      	ldr	r3, [pc, #60]	; (800fa98 <mix_sub_columns+0x350>)
 800fa5c:	5c9a      	ldrb	r2, [r3, r2]
 800fa5e:	7a7b      	ldrb	r3, [r7, #9]
 800fa60:	4619      	mov	r1, r3
 800fa62:	4b0b      	ldr	r3, [pc, #44]	; (800fa90 <mix_sub_columns+0x348>)
 800fa64:	5c5b      	ldrb	r3, [r3, r1]
 800fa66:	4053      	eors	r3, r2
 800fa68:	b2da      	uxtb	r2, r3
 800fa6a:	7bbb      	ldrb	r3, [r7, #14]
 800fa6c:	4619      	mov	r1, r3
 800fa6e:	4b08      	ldr	r3, [pc, #32]	; (800fa90 <mix_sub_columns+0x348>)
 800fa70:	5c5b      	ldrb	r3, [r3, r1]
 800fa72:	4053      	eors	r3, r2
 800fa74:	b2d9      	uxtb	r1, r3
 800fa76:	7cfb      	ldrb	r3, [r7, #19]
 800fa78:	461a      	mov	r2, r3
 800fa7a:	4b06      	ldr	r3, [pc, #24]	; (800fa94 <mix_sub_columns+0x34c>)
 800fa7c:	5c9a      	ldrb	r2, [r3, r2]
 800fa7e:	687b      	ldr	r3, [r7, #4]
 800fa80:	330f      	adds	r3, #15
 800fa82:	404a      	eors	r2, r1
 800fa84:	b2d2      	uxtb	r2, r2
 800fa86:	701a      	strb	r2, [r3, #0]
  }
 800fa88:	bf00      	nop
 800fa8a:	3718      	adds	r7, #24
 800fa8c:	46bd      	mov	sp, r7
 800fa8e:	bd80      	pop	{r7, pc}
 800fa90:	08021ab4 	.word	0x08021ab4
 800fa94:	08021bb4 	.word	0x08021bb4
 800fa98:	08021cb4 	.word	0x08021cb4

0800fa9c <lorawan_aes_set_key>:
#if defined( AES_ENC_PREKEYED ) || defined( AES_DEC_PREKEYED )

/*  Set the cipher key for the pre-keyed version */

return_type lorawan_aes_set_key( const uint8_t key[], length_type keylen, lorawan_aes_context ctx[1] )
{
 800fa9c:	b580      	push	{r7, lr}
 800fa9e:	b086      	sub	sp, #24
 800faa0:	af00      	add	r7, sp, #0
 800faa2:	60f8      	str	r0, [r7, #12]
 800faa4:	460b      	mov	r3, r1
 800faa6:	607a      	str	r2, [r7, #4]
 800faa8:	72fb      	strb	r3, [r7, #11]
    uint8_t cc, rc, hi;

    switch( keylen )
 800faaa:	7afb      	ldrb	r3, [r7, #11]
 800faac:	3b10      	subs	r3, #16
 800faae:	2b10      	cmp	r3, #16
 800fab0:	bf8c      	ite	hi
 800fab2:	2201      	movhi	r2, #1
 800fab4:	2200      	movls	r2, #0
 800fab6:	b2d2      	uxtb	r2, r2
 800fab8:	2a00      	cmp	r2, #0
 800faba:	d10b      	bne.n	800fad4 <lorawan_aes_set_key+0x38>
 800fabc:	4a64      	ldr	r2, [pc, #400]	; (800fc50 <lorawan_aes_set_key+0x1b4>)
 800fabe:	fa22 f303 	lsr.w	r3, r2, r3
 800fac2:	f003 0301 	and.w	r3, r3, #1
 800fac6:	2b00      	cmp	r3, #0
 800fac8:	bf14      	ite	ne
 800faca:	2301      	movne	r3, #1
 800facc:	2300      	moveq	r3, #0
 800face:	b2db      	uxtb	r3, r3
 800fad0:	2b00      	cmp	r3, #0
 800fad2:	d105      	bne.n	800fae0 <lorawan_aes_set_key+0x44>
    case 16:
    case 24:
    case 32:
        break;
    default:
        ctx->rnd = 0;
 800fad4:	687b      	ldr	r3, [r7, #4]
 800fad6:	2200      	movs	r2, #0
 800fad8:	f883 20f0 	strb.w	r2, [r3, #240]	; 0xf0
        return ( uint8_t )-1;
 800fadc:	23ff      	movs	r3, #255	; 0xff
 800fade:	e0b2      	b.n	800fc46 <lorawan_aes_set_key+0x1aa>
        break;
 800fae0:	bf00      	nop
    }
    block_copy_nn(ctx->ksch, key, keylen);
 800fae2:	687b      	ldr	r3, [r7, #4]
 800fae4:	7afa      	ldrb	r2, [r7, #11]
 800fae6:	68f9      	ldr	r1, [r7, #12]
 800fae8:	4618      	mov	r0, r3
 800faea:	f7ff fbfc 	bl	800f2e6 <copy_block_nn>
    hi = (keylen + 28) << 2;
 800faee:	7afb      	ldrb	r3, [r7, #11]
 800faf0:	331c      	adds	r3, #28
 800faf2:	b2db      	uxtb	r3, r3
 800faf4:	009b      	lsls	r3, r3, #2
 800faf6:	747b      	strb	r3, [r7, #17]
    ctx->rnd = (hi >> 4) - 1;
 800faf8:	7c7b      	ldrb	r3, [r7, #17]
 800fafa:	091b      	lsrs	r3, r3, #4
 800fafc:	b2db      	uxtb	r3, r3
 800fafe:	3b01      	subs	r3, #1
 800fb00:	b2da      	uxtb	r2, r3
 800fb02:	687b      	ldr	r3, [r7, #4]
 800fb04:	f883 20f0 	strb.w	r2, [r3, #240]	; 0xf0
    for( cc = keylen, rc = 1; cc < hi; cc += 4 )
 800fb08:	7afb      	ldrb	r3, [r7, #11]
 800fb0a:	75fb      	strb	r3, [r7, #23]
 800fb0c:	2301      	movs	r3, #1
 800fb0e:	75bb      	strb	r3, [r7, #22]
 800fb10:	e093      	b.n	800fc3a <lorawan_aes_set_key+0x19e>
    {   uint8_t tt, t0, t1, t2, t3;

        t0 = ctx->ksch[cc - 4];
 800fb12:	7dfb      	ldrb	r3, [r7, #23]
 800fb14:	3b04      	subs	r3, #4
 800fb16:	687a      	ldr	r2, [r7, #4]
 800fb18:	5cd3      	ldrb	r3, [r2, r3]
 800fb1a:	757b      	strb	r3, [r7, #21]
        t1 = ctx->ksch[cc - 3];
 800fb1c:	7dfb      	ldrb	r3, [r7, #23]
 800fb1e:	3b03      	subs	r3, #3
 800fb20:	687a      	ldr	r2, [r7, #4]
 800fb22:	5cd3      	ldrb	r3, [r2, r3]
 800fb24:	753b      	strb	r3, [r7, #20]
        t2 = ctx->ksch[cc - 2];
 800fb26:	7dfb      	ldrb	r3, [r7, #23]
 800fb28:	3b02      	subs	r3, #2
 800fb2a:	687a      	ldr	r2, [r7, #4]
 800fb2c:	5cd3      	ldrb	r3, [r2, r3]
 800fb2e:	74fb      	strb	r3, [r7, #19]
        t3 = ctx->ksch[cc - 1];
 800fb30:	7dfb      	ldrb	r3, [r7, #23]
 800fb32:	3b01      	subs	r3, #1
 800fb34:	687a      	ldr	r2, [r7, #4]
 800fb36:	5cd3      	ldrb	r3, [r2, r3]
 800fb38:	74bb      	strb	r3, [r7, #18]
        if( cc % keylen == 0 )
 800fb3a:	7dfb      	ldrb	r3, [r7, #23]
 800fb3c:	7afa      	ldrb	r2, [r7, #11]
 800fb3e:	fbb3 f1f2 	udiv	r1, r3, r2
 800fb42:	fb01 f202 	mul.w	r2, r1, r2
 800fb46:	1a9b      	subs	r3, r3, r2
 800fb48:	b2db      	uxtb	r3, r3
 800fb4a:	2b00      	cmp	r3, #0
 800fb4c:	d127      	bne.n	800fb9e <lorawan_aes_set_key+0x102>
        {
            tt = t0;
 800fb4e:	7d7b      	ldrb	r3, [r7, #21]
 800fb50:	743b      	strb	r3, [r7, #16]
            t0 = s_box(t1) ^ rc;
 800fb52:	7d3b      	ldrb	r3, [r7, #20]
 800fb54:	4a3f      	ldr	r2, [pc, #252]	; (800fc54 <lorawan_aes_set_key+0x1b8>)
 800fb56:	5cd2      	ldrb	r2, [r2, r3]
 800fb58:	7dbb      	ldrb	r3, [r7, #22]
 800fb5a:	4053      	eors	r3, r2
 800fb5c:	757b      	strb	r3, [r7, #21]
            t1 = s_box(t2);
 800fb5e:	7cfb      	ldrb	r3, [r7, #19]
 800fb60:	4a3c      	ldr	r2, [pc, #240]	; (800fc54 <lorawan_aes_set_key+0x1b8>)
 800fb62:	5cd3      	ldrb	r3, [r2, r3]
 800fb64:	753b      	strb	r3, [r7, #20]
            t2 = s_box(t3);
 800fb66:	7cbb      	ldrb	r3, [r7, #18]
 800fb68:	4a3a      	ldr	r2, [pc, #232]	; (800fc54 <lorawan_aes_set_key+0x1b8>)
 800fb6a:	5cd3      	ldrb	r3, [r2, r3]
 800fb6c:	74fb      	strb	r3, [r7, #19]
            t3 = s_box(tt);
 800fb6e:	7c3b      	ldrb	r3, [r7, #16]
 800fb70:	4a38      	ldr	r2, [pc, #224]	; (800fc54 <lorawan_aes_set_key+0x1b8>)
 800fb72:	5cd3      	ldrb	r3, [r2, r3]
 800fb74:	74bb      	strb	r3, [r7, #18]
            rc = f2(rc);
 800fb76:	7dbb      	ldrb	r3, [r7, #22]
 800fb78:	005b      	lsls	r3, r3, #1
 800fb7a:	b25a      	sxtb	r2, r3
 800fb7c:	7dbb      	ldrb	r3, [r7, #22]
 800fb7e:	09db      	lsrs	r3, r3, #7
 800fb80:	b2db      	uxtb	r3, r3
 800fb82:	4619      	mov	r1, r3
 800fb84:	0049      	lsls	r1, r1, #1
 800fb86:	440b      	add	r3, r1
 800fb88:	4619      	mov	r1, r3
 800fb8a:	00c8      	lsls	r0, r1, #3
 800fb8c:	4619      	mov	r1, r3
 800fb8e:	4603      	mov	r3, r0
 800fb90:	440b      	add	r3, r1
 800fb92:	b2db      	uxtb	r3, r3
 800fb94:	b25b      	sxtb	r3, r3
 800fb96:	4053      	eors	r3, r2
 800fb98:	b25b      	sxtb	r3, r3
 800fb9a:	75bb      	strb	r3, [r7, #22]
 800fb9c:	e01c      	b.n	800fbd8 <lorawan_aes_set_key+0x13c>
        }
        else if( keylen > 24 && cc % keylen == 16 )
 800fb9e:	7afb      	ldrb	r3, [r7, #11]
 800fba0:	2b18      	cmp	r3, #24
 800fba2:	d919      	bls.n	800fbd8 <lorawan_aes_set_key+0x13c>
 800fba4:	7dfb      	ldrb	r3, [r7, #23]
 800fba6:	7afa      	ldrb	r2, [r7, #11]
 800fba8:	fbb3 f1f2 	udiv	r1, r3, r2
 800fbac:	fb01 f202 	mul.w	r2, r1, r2
 800fbb0:	1a9b      	subs	r3, r3, r2
 800fbb2:	b2db      	uxtb	r3, r3
 800fbb4:	2b10      	cmp	r3, #16
 800fbb6:	d10f      	bne.n	800fbd8 <lorawan_aes_set_key+0x13c>
        {
            t0 = s_box(t0);
 800fbb8:	7d7b      	ldrb	r3, [r7, #21]
 800fbba:	4a26      	ldr	r2, [pc, #152]	; (800fc54 <lorawan_aes_set_key+0x1b8>)
 800fbbc:	5cd3      	ldrb	r3, [r2, r3]
 800fbbe:	757b      	strb	r3, [r7, #21]
            t1 = s_box(t1);
 800fbc0:	7d3b      	ldrb	r3, [r7, #20]
 800fbc2:	4a24      	ldr	r2, [pc, #144]	; (800fc54 <lorawan_aes_set_key+0x1b8>)
 800fbc4:	5cd3      	ldrb	r3, [r2, r3]
 800fbc6:	753b      	strb	r3, [r7, #20]
            t2 = s_box(t2);
 800fbc8:	7cfb      	ldrb	r3, [r7, #19]
 800fbca:	4a22      	ldr	r2, [pc, #136]	; (800fc54 <lorawan_aes_set_key+0x1b8>)
 800fbcc:	5cd3      	ldrb	r3, [r2, r3]
 800fbce:	74fb      	strb	r3, [r7, #19]
            t3 = s_box(t3);
 800fbd0:	7cbb      	ldrb	r3, [r7, #18]
 800fbd2:	4a20      	ldr	r2, [pc, #128]	; (800fc54 <lorawan_aes_set_key+0x1b8>)
 800fbd4:	5cd3      	ldrb	r3, [r2, r3]
 800fbd6:	74bb      	strb	r3, [r7, #18]
        }
        tt = cc - keylen;
 800fbd8:	7dfa      	ldrb	r2, [r7, #23]
 800fbda:	7afb      	ldrb	r3, [r7, #11]
 800fbdc:	1ad3      	subs	r3, r2, r3
 800fbde:	743b      	strb	r3, [r7, #16]
        ctx->ksch[cc + 0] = ctx->ksch[tt + 0] ^ t0;
 800fbe0:	7c3b      	ldrb	r3, [r7, #16]
 800fbe2:	687a      	ldr	r2, [r7, #4]
 800fbe4:	5cd1      	ldrb	r1, [r2, r3]
 800fbe6:	7dfb      	ldrb	r3, [r7, #23]
 800fbe8:	7d7a      	ldrb	r2, [r7, #21]
 800fbea:	404a      	eors	r2, r1
 800fbec:	b2d1      	uxtb	r1, r2
 800fbee:	687a      	ldr	r2, [r7, #4]
 800fbf0:	54d1      	strb	r1, [r2, r3]
        ctx->ksch[cc + 1] = ctx->ksch[tt + 1] ^ t1;
 800fbf2:	7c3b      	ldrb	r3, [r7, #16]
 800fbf4:	3301      	adds	r3, #1
 800fbf6:	687a      	ldr	r2, [r7, #4]
 800fbf8:	5cd1      	ldrb	r1, [r2, r3]
 800fbfa:	7dfb      	ldrb	r3, [r7, #23]
 800fbfc:	3301      	adds	r3, #1
 800fbfe:	7d3a      	ldrb	r2, [r7, #20]
 800fc00:	404a      	eors	r2, r1
 800fc02:	b2d1      	uxtb	r1, r2
 800fc04:	687a      	ldr	r2, [r7, #4]
 800fc06:	54d1      	strb	r1, [r2, r3]
        ctx->ksch[cc + 2] = ctx->ksch[tt + 2] ^ t2;
 800fc08:	7c3b      	ldrb	r3, [r7, #16]
 800fc0a:	3302      	adds	r3, #2
 800fc0c:	687a      	ldr	r2, [r7, #4]
 800fc0e:	5cd1      	ldrb	r1, [r2, r3]
 800fc10:	7dfb      	ldrb	r3, [r7, #23]
 800fc12:	3302      	adds	r3, #2
 800fc14:	7cfa      	ldrb	r2, [r7, #19]
 800fc16:	404a      	eors	r2, r1
 800fc18:	b2d1      	uxtb	r1, r2
 800fc1a:	687a      	ldr	r2, [r7, #4]
 800fc1c:	54d1      	strb	r1, [r2, r3]
        ctx->ksch[cc + 3] = ctx->ksch[tt + 3] ^ t3;
 800fc1e:	7c3b      	ldrb	r3, [r7, #16]
 800fc20:	3303      	adds	r3, #3
 800fc22:	687a      	ldr	r2, [r7, #4]
 800fc24:	5cd1      	ldrb	r1, [r2, r3]
 800fc26:	7dfb      	ldrb	r3, [r7, #23]
 800fc28:	3303      	adds	r3, #3
 800fc2a:	7cba      	ldrb	r2, [r7, #18]
 800fc2c:	404a      	eors	r2, r1
 800fc2e:	b2d1      	uxtb	r1, r2
 800fc30:	687a      	ldr	r2, [r7, #4]
 800fc32:	54d1      	strb	r1, [r2, r3]
    for( cc = keylen, rc = 1; cc < hi; cc += 4 )
 800fc34:	7dfb      	ldrb	r3, [r7, #23]
 800fc36:	3304      	adds	r3, #4
 800fc38:	75fb      	strb	r3, [r7, #23]
 800fc3a:	7dfa      	ldrb	r2, [r7, #23]
 800fc3c:	7c7b      	ldrb	r3, [r7, #17]
 800fc3e:	429a      	cmp	r2, r3
 800fc40:	f4ff af67 	bcc.w	800fb12 <lorawan_aes_set_key+0x76>
    }
    return 0;
 800fc44:	2300      	movs	r3, #0
}
 800fc46:	4618      	mov	r0, r3
 800fc48:	3718      	adds	r7, #24
 800fc4a:	46bd      	mov	sp, r7
 800fc4c:	bd80      	pop	{r7, pc}
 800fc4e:	bf00      	nop
 800fc50:	00010101 	.word	0x00010101
 800fc54:	08021ab4 	.word	0x08021ab4

0800fc58 <lorawan_aes_encrypt>:
#if defined( AES_ENC_PREKEYED )

/*  Encrypt a single block of 16 bytes */

return_type lorawan_aes_encrypt( const uint8_t in[N_BLOCK], uint8_t  out[N_BLOCK], const lorawan_aes_context ctx[1] )
{
 800fc58:	b580      	push	{r7, lr}
 800fc5a:	b08a      	sub	sp, #40	; 0x28
 800fc5c:	af00      	add	r7, sp, #0
 800fc5e:	60f8      	str	r0, [r7, #12]
 800fc60:	60b9      	str	r1, [r7, #8]
 800fc62:	607a      	str	r2, [r7, #4]
    if( ctx->rnd )
 800fc64:	687b      	ldr	r3, [r7, #4]
 800fc66:	f893 30f0 	ldrb.w	r3, [r3, #240]	; 0xf0
 800fc6a:	2b00      	cmp	r3, #0
 800fc6c:	d038      	beq.n	800fce0 <lorawan_aes_encrypt+0x88>
    {
        uint8_t s1[N_BLOCK], r;
        copy_and_key( s1, in, ctx->ksch );
 800fc6e:	687a      	ldr	r2, [r7, #4]
 800fc70:	f107 0314 	add.w	r3, r7, #20
 800fc74:	68f9      	ldr	r1, [r7, #12]
 800fc76:	4618      	mov	r0, r3
 800fc78:	f7ff fc07 	bl	800f48a <copy_and_key>

        for( r = 1 ; r < ctx->rnd ; ++r )
 800fc7c:	2301      	movs	r3, #1
 800fc7e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800fc82:	e014      	b.n	800fcae <lorawan_aes_encrypt+0x56>
#if defined( VERSION_1 )
        {
            mix_sub_columns( s1 );
 800fc84:	f107 0314 	add.w	r3, r7, #20
 800fc88:	4618      	mov	r0, r3
 800fc8a:	f7ff fd5d 	bl	800f748 <mix_sub_columns>
            add_round_key( s1, ctx->ksch + r * N_BLOCK);
 800fc8e:	687b      	ldr	r3, [r7, #4]
 800fc90:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 800fc94:	0112      	lsls	r2, r2, #4
 800fc96:	441a      	add	r2, r3
 800fc98:	f107 0314 	add.w	r3, r7, #20
 800fc9c:	4611      	mov	r1, r2
 800fc9e:	4618      	mov	r0, r3
 800fca0:	f7ff fcab 	bl	800f5fa <add_round_key>
        for( r = 1 ; r < ctx->rnd ; ++r )
 800fca4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800fca8:	3301      	adds	r3, #1
 800fcaa:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800fcae:	687b      	ldr	r3, [r7, #4]
 800fcb0:	f893 30f0 	ldrb.w	r3, [r3, #240]	; 0xf0
 800fcb4:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 800fcb8:	429a      	cmp	r2, r3
 800fcba:	d3e3      	bcc.n	800fc84 <lorawan_aes_encrypt+0x2c>
        {   uint8_t s2[N_BLOCK];
            mix_sub_columns( s2, s1 );
            copy_and_key( s1, s2, ctx->ksch + r * N_BLOCK);
        }
#endif
        shift_sub_rows( s1 );
 800fcbc:	f107 0314 	add.w	r3, r7, #20
 800fcc0:	4618      	mov	r0, r3
 800fcc2:	f7ff fca7 	bl	800f614 <shift_sub_rows>
        copy_and_key( out, s1, ctx->ksch + r * N_BLOCK );
 800fcc6:	687b      	ldr	r3, [r7, #4]
 800fcc8:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 800fccc:	0112      	lsls	r2, r2, #4
 800fcce:	441a      	add	r2, r3
 800fcd0:	f107 0314 	add.w	r3, r7, #20
 800fcd4:	4619      	mov	r1, r3
 800fcd6:	68b8      	ldr	r0, [r7, #8]
 800fcd8:	f7ff fbd7 	bl	800f48a <copy_and_key>
    }
    else
        return ( uint8_t )-1;
    return 0;
 800fcdc:	2300      	movs	r3, #0
 800fcde:	e000      	b.n	800fce2 <lorawan_aes_encrypt+0x8a>
        return ( uint8_t )-1;
 800fce0:	23ff      	movs	r3, #255	; 0xff
}
 800fce2:	4618      	mov	r0, r3
 800fce4:	3728      	adds	r7, #40	; 0x28
 800fce6:	46bd      	mov	sp, r7
 800fce8:	bd80      	pop	{r7, pc}
	...

0800fcec <PrintKey>:
static SecureElementStatus_t ComputeCmac( uint8_t *micBxBuffer, uint8_t *buffer, uint32_t size, KeyIdentifier_t keyID,
                                          uint32_t *cmac );

/* Private functions ---------------------------------------------------------*/
static void PrintKey( KeyIdentifier_t keyID )
{
 800fcec:	b5f0      	push	{r4, r5, r6, r7, lr}
 800fcee:	b0a1      	sub	sp, #132	; 0x84
 800fcf0:	af12      	add	r7, sp, #72	; 0x48
 800fcf2:	4603      	mov	r3, r0
 800fcf4:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
#if (KEY_EXTRACTABLE == 1)
#if (LORAWAN_KMS == 0)
    Key_t *keyItem;
    if( SECURE_ELEMENT_SUCCESS == SecureElementGetKeyByID( keyID, &keyItem ) )
 800fcf8:	f107 0230 	add.w	r2, r7, #48	; 0x30
 800fcfc:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800fd00:	4611      	mov	r1, r2
 800fd02:	4618      	mov	r0, r3
 800fd04:	f000 fa12 	bl	801012c <SecureElementGetKeyByID>
 800fd08:	4603      	mov	r3, r0
 800fd0a:	2b00      	cmp	r3, #0
 800fd0c:	d174      	bne.n	800fdf8 <PrintKey+0x10c>
#else
    uint8_t extractable_key[SE_KEY_SIZE] = {0};
    if( SECURE_ELEMENT_SUCCESS == SecureElementGetKeyByID( keyID, ( uint8_t * )extractable_key ) )
#endif /* LORAWAN_KMS */
    {
        for( uint8_t i = 0; i < NUM_OF_KEYS; i++ )
 800fd0e:	2300      	movs	r3, #0
 800fd10:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 800fd14:	e06c      	b.n	800fdf0 <PrintKey+0x104>
        {
            if( KeyLabel[i].keyID == keyID )
 800fd16:	f897 2037 	ldrb.w	r2, [r7, #55]	; 0x37
 800fd1a:	4939      	ldr	r1, [pc, #228]	; (800fe00 <PrintKey+0x114>)
 800fd1c:	4613      	mov	r3, r2
 800fd1e:	005b      	lsls	r3, r3, #1
 800fd20:	4413      	add	r3, r2
 800fd22:	009b      	lsls	r3, r3, #2
 800fd24:	440b      	add	r3, r1
 800fd26:	781b      	ldrb	r3, [r3, #0]
 800fd28:	f897 202f 	ldrb.w	r2, [r7, #47]	; 0x2f
 800fd2c:	429a      	cmp	r2, r3
 800fd2e:	d15a      	bne.n	800fde6 <PrintKey+0xfa>
            {
#if (LORAWAN_KMS == 0)
                MW_LOG( TS_OFF, VLEVEL_M,
 800fd30:	f897 2037 	ldrb.w	r2, [r7, #55]	; 0x37
 800fd34:	4932      	ldr	r1, [pc, #200]	; (800fe00 <PrintKey+0x114>)
 800fd36:	4613      	mov	r3, r2
 800fd38:	005b      	lsls	r3, r3, #1
 800fd3a:	4413      	add	r3, r2
 800fd3c:	009b      	lsls	r3, r3, #2
 800fd3e:	440b      	add	r3, r1
 800fd40:	3308      	adds	r3, #8
 800fd42:	6819      	ldr	r1, [r3, #0]
 800fd44:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fd46:	785b      	ldrb	r3, [r3, #1]
 800fd48:	461d      	mov	r5, r3
 800fd4a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fd4c:	789b      	ldrb	r3, [r3, #2]
 800fd4e:	461e      	mov	r6, r3
 800fd50:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fd52:	78db      	ldrb	r3, [r3, #3]
 800fd54:	62bb      	str	r3, [r7, #40]	; 0x28
 800fd56:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fd58:	791b      	ldrb	r3, [r3, #4]
 800fd5a:	627b      	str	r3, [r7, #36]	; 0x24
 800fd5c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fd5e:	795b      	ldrb	r3, [r3, #5]
 800fd60:	623b      	str	r3, [r7, #32]
 800fd62:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fd64:	799b      	ldrb	r3, [r3, #6]
 800fd66:	61fb      	str	r3, [r7, #28]
 800fd68:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fd6a:	79db      	ldrb	r3, [r3, #7]
 800fd6c:	61bb      	str	r3, [r7, #24]
 800fd6e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fd70:	7a1b      	ldrb	r3, [r3, #8]
 800fd72:	617b      	str	r3, [r7, #20]
 800fd74:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fd76:	7a5b      	ldrb	r3, [r3, #9]
 800fd78:	613b      	str	r3, [r7, #16]
 800fd7a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fd7c:	7a9b      	ldrb	r3, [r3, #10]
 800fd7e:	60fb      	str	r3, [r7, #12]
 800fd80:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fd82:	7adb      	ldrb	r3, [r3, #11]
 800fd84:	60bb      	str	r3, [r7, #8]
 800fd86:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fd88:	7b1b      	ldrb	r3, [r3, #12]
 800fd8a:	607b      	str	r3, [r7, #4]
 800fd8c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fd8e:	7b5b      	ldrb	r3, [r3, #13]
 800fd90:	461c      	mov	r4, r3
 800fd92:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fd94:	7b9b      	ldrb	r3, [r3, #14]
 800fd96:	4618      	mov	r0, r3
 800fd98:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fd9a:	7bdb      	ldrb	r3, [r3, #15]
 800fd9c:	461a      	mov	r2, r3
 800fd9e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800fda0:	7c1b      	ldrb	r3, [r3, #16]
 800fda2:	9310      	str	r3, [sp, #64]	; 0x40
 800fda4:	920f      	str	r2, [sp, #60]	; 0x3c
 800fda6:	900e      	str	r0, [sp, #56]	; 0x38
 800fda8:	940d      	str	r4, [sp, #52]	; 0x34
 800fdaa:	687a      	ldr	r2, [r7, #4]
 800fdac:	920c      	str	r2, [sp, #48]	; 0x30
 800fdae:	68ba      	ldr	r2, [r7, #8]
 800fdb0:	920b      	str	r2, [sp, #44]	; 0x2c
 800fdb2:	68fa      	ldr	r2, [r7, #12]
 800fdb4:	920a      	str	r2, [sp, #40]	; 0x28
 800fdb6:	693a      	ldr	r2, [r7, #16]
 800fdb8:	9209      	str	r2, [sp, #36]	; 0x24
 800fdba:	697a      	ldr	r2, [r7, #20]
 800fdbc:	9208      	str	r2, [sp, #32]
 800fdbe:	69ba      	ldr	r2, [r7, #24]
 800fdc0:	9207      	str	r2, [sp, #28]
 800fdc2:	69fa      	ldr	r2, [r7, #28]
 800fdc4:	9206      	str	r2, [sp, #24]
 800fdc6:	6a3a      	ldr	r2, [r7, #32]
 800fdc8:	9205      	str	r2, [sp, #20]
 800fdca:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800fdcc:	9204      	str	r2, [sp, #16]
 800fdce:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800fdd0:	9303      	str	r3, [sp, #12]
 800fdd2:	9602      	str	r6, [sp, #8]
 800fdd4:	9501      	str	r5, [sp, #4]
 800fdd6:	9100      	str	r1, [sp, #0]
 800fdd8:	4b0a      	ldr	r3, [pc, #40]	; (800fe04 <PrintKey+0x118>)
 800fdda:	2200      	movs	r2, #0
 800fddc:	2100      	movs	r1, #0
 800fdde:	2002      	movs	r0, #2
 800fde0:	f010 f944 	bl	802006c <UTIL_ADV_TRACE_COND_FSend>
 800fde4:	e008      	b.n	800fdf8 <PrintKey+0x10c>
        for( uint8_t i = 0; i < NUM_OF_KEYS; i++ )
 800fde6:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800fdea:	3301      	adds	r3, #1
 800fdec:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 800fdf0:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800fdf4:	2b0a      	cmp	r3, #10
 800fdf6:	d98e      	bls.n	800fd16 <PrintKey+0x2a>
                return;
            }
        }
    }
#endif /* KEY_EXTRACTABLE */
}
 800fdf8:	373c      	adds	r7, #60	; 0x3c
 800fdfa:	46bd      	mov	sp, r7
 800fdfc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800fdfe:	bf00      	nop
 800fe00:	08021db4 	.word	0x08021db4
 800fe04:	08021644 	.word	0x08021644

0800fe08 <PrintIds>:

static void PrintIds( ActivationType_t mode )
{
 800fe08:	b5f0      	push	{r4, r5, r6, r7, lr}
 800fe0a:	b091      	sub	sp, #68	; 0x44
 800fe0c:	af08      	add	r7, sp, #32
 800fe0e:	4603      	mov	r3, r0
 800fe10:	71fb      	strb	r3, [r7, #7]
    uint8_t joinEui[SE_EUI_SIZE];
    uint8_t devEui[SE_EUI_SIZE];
    uint32_t devAddr = 0;
 800fe12:	2300      	movs	r3, #0
 800fe14:	60fb      	str	r3, [r7, #12]

    SecureElementGetDevEui( devEui );
 800fe16:	f107 0310 	add.w	r3, r7, #16
 800fe1a:	4618      	mov	r0, r3
 800fe1c:	f000 fbda 	bl	80105d4 <SecureElementGetDevEui>
    MW_LOG( TS_OFF, VLEVEL_M, "###### DevEUI:      %02X:%02X:%02X:%02X:%02X:%02X:%02X:%02X\r\n", HEX8( devEui ) );
 800fe20:	7c3b      	ldrb	r3, [r7, #16]
 800fe22:	7c7a      	ldrb	r2, [r7, #17]
 800fe24:	7cb9      	ldrb	r1, [r7, #18]
 800fe26:	7cf8      	ldrb	r0, [r7, #19]
 800fe28:	7d3c      	ldrb	r4, [r7, #20]
 800fe2a:	7d7d      	ldrb	r5, [r7, #21]
 800fe2c:	7dbe      	ldrb	r6, [r7, #22]
 800fe2e:	f897 c017 	ldrb.w	ip, [r7, #23]
 800fe32:	f8cd c01c 	str.w	ip, [sp, #28]
 800fe36:	9606      	str	r6, [sp, #24]
 800fe38:	9505      	str	r5, [sp, #20]
 800fe3a:	9404      	str	r4, [sp, #16]
 800fe3c:	9003      	str	r0, [sp, #12]
 800fe3e:	9102      	str	r1, [sp, #8]
 800fe40:	9201      	str	r2, [sp, #4]
 800fe42:	9300      	str	r3, [sp, #0]
 800fe44:	4b24      	ldr	r3, [pc, #144]	; (800fed8 <PrintIds+0xd0>)
 800fe46:	2200      	movs	r2, #0
 800fe48:	2100      	movs	r1, #0
 800fe4a:	2002      	movs	r0, #2
 800fe4c:	f010 f90e 	bl	802006c <UTIL_ADV_TRACE_COND_FSend>

    SecureElementGetJoinEui( joinEui );
 800fe50:	f107 0318 	add.w	r3, r7, #24
 800fe54:	4618      	mov	r0, r3
 800fe56:	f000 fbed 	bl	8010634 <SecureElementGetJoinEui>
    MW_LOG( TS_OFF, VLEVEL_M, "###### AppEUI:      %02X:%02X:%02X:%02X:%02X:%02X:%02X:%02X\r\n", HEX8( joinEui ) );
 800fe5a:	7e3b      	ldrb	r3, [r7, #24]
 800fe5c:	7e7a      	ldrb	r2, [r7, #25]
 800fe5e:	7eb9      	ldrb	r1, [r7, #26]
 800fe60:	7ef8      	ldrb	r0, [r7, #27]
 800fe62:	7f3c      	ldrb	r4, [r7, #28]
 800fe64:	7f7d      	ldrb	r5, [r7, #29]
 800fe66:	7fbe      	ldrb	r6, [r7, #30]
 800fe68:	f897 c01f 	ldrb.w	ip, [r7, #31]
 800fe6c:	f8cd c01c 	str.w	ip, [sp, #28]
 800fe70:	9606      	str	r6, [sp, #24]
 800fe72:	9505      	str	r5, [sp, #20]
 800fe74:	9404      	str	r4, [sp, #16]
 800fe76:	9003      	str	r0, [sp, #12]
 800fe78:	9102      	str	r1, [sp, #8]
 800fe7a:	9201      	str	r2, [sp, #4]
 800fe7c:	9300      	str	r3, [sp, #0]
 800fe7e:	4b17      	ldr	r3, [pc, #92]	; (800fedc <PrintIds+0xd4>)
 800fe80:	2200      	movs	r2, #0
 800fe82:	2100      	movs	r1, #0
 800fe84:	2002      	movs	r0, #2
 800fe86:	f010 f8f1 	bl	802006c <UTIL_ADV_TRACE_COND_FSend>

    SecureElementGetDevAddr( mode, &devAddr );
 800fe8a:	f107 020c 	add.w	r2, r7, #12
 800fe8e:	79fb      	ldrb	r3, [r7, #7]
 800fe90:	4611      	mov	r1, r2
 800fe92:	4618      	mov	r0, r3
 800fe94:	f000 fc00 	bl	8010698 <SecureElementGetDevAddr>
    MW_LOG( TS_OFF, VLEVEL_M, "###### DevAddr:     %02X:%02X:%02X:%02X\r\n",
 800fe98:	f107 030c 	add.w	r3, r7, #12
 800fe9c:	3303      	adds	r3, #3
 800fe9e:	781b      	ldrb	r3, [r3, #0]
 800fea0:	461a      	mov	r2, r3
 800fea2:	f107 030c 	add.w	r3, r7, #12
 800fea6:	3302      	adds	r3, #2
 800fea8:	781b      	ldrb	r3, [r3, #0]
 800feaa:	4619      	mov	r1, r3
 800feac:	f107 030c 	add.w	r3, r7, #12
 800feb0:	3301      	adds	r3, #1
 800feb2:	781b      	ldrb	r3, [r3, #0]
 800feb4:	4618      	mov	r0, r3
 800feb6:	f107 030c 	add.w	r3, r7, #12
 800feba:	781b      	ldrb	r3, [r3, #0]
 800febc:	9303      	str	r3, [sp, #12]
 800febe:	9002      	str	r0, [sp, #8]
 800fec0:	9101      	str	r1, [sp, #4]
 800fec2:	9200      	str	r2, [sp, #0]
 800fec4:	4b06      	ldr	r3, [pc, #24]	; (800fee0 <PrintIds+0xd8>)
 800fec6:	2200      	movs	r2, #0
 800fec8:	2100      	movs	r1, #0
 800feca:	2002      	movs	r0, #2
 800fecc:	f010 f8ce 	bl	802006c <UTIL_ADV_TRACE_COND_FSend>
            ( unsigned )( ( unsigned char * )( &devAddr ) )[3],
            ( unsigned )( ( unsigned char * )( &devAddr ) )[2],
            ( unsigned )( ( unsigned char * )( &devAddr ) )[1],
            ( unsigned )( ( unsigned char * )( &devAddr ) )[0] );
}
 800fed0:	bf00      	nop
 800fed2:	3724      	adds	r7, #36	; 0x24
 800fed4:	46bd      	mov	sp, r7
 800fed6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800fed8:	080216a0 	.word	0x080216a0
 800fedc:	080216e0 	.word	0x080216e0
 800fee0:	08021720 	.word	0x08021720

0800fee4 <GetKeyByID>:

#if (LORAWAN_KMS == 0)
static SecureElementStatus_t GetKeyByID( KeyIdentifier_t keyID, Key_t **keyItem )
{
 800fee4:	b480      	push	{r7}
 800fee6:	b085      	sub	sp, #20
 800fee8:	af00      	add	r7, sp, #0
 800feea:	4603      	mov	r3, r0
 800feec:	6039      	str	r1, [r7, #0]
 800feee:	71fb      	strb	r3, [r7, #7]
    for( uint8_t i = 0; i < NUM_OF_KEYS; i++ )
 800fef0:	2300      	movs	r3, #0
 800fef2:	73fb      	strb	r3, [r7, #15]
 800fef4:	e01a      	b.n	800ff2c <GetKeyByID+0x48>
    {
        if( SeNvm->KeyList[i].KeyID == keyID )
 800fef6:	4b12      	ldr	r3, [pc, #72]	; (800ff40 <GetKeyByID+0x5c>)
 800fef8:	6819      	ldr	r1, [r3, #0]
 800fefa:	7bfa      	ldrb	r2, [r7, #15]
 800fefc:	4613      	mov	r3, r2
 800fefe:	011b      	lsls	r3, r3, #4
 800ff00:	4413      	add	r3, r2
 800ff02:	440b      	add	r3, r1
 800ff04:	3318      	adds	r3, #24
 800ff06:	781b      	ldrb	r3, [r3, #0]
 800ff08:	79fa      	ldrb	r2, [r7, #7]
 800ff0a:	429a      	cmp	r2, r3
 800ff0c:	d10b      	bne.n	800ff26 <GetKeyByID+0x42>
        {
            *keyItem = &( SeNvm->KeyList[i] );
 800ff0e:	4b0c      	ldr	r3, [pc, #48]	; (800ff40 <GetKeyByID+0x5c>)
 800ff10:	6819      	ldr	r1, [r3, #0]
 800ff12:	7bfa      	ldrb	r2, [r7, #15]
 800ff14:	4613      	mov	r3, r2
 800ff16:	011b      	lsls	r3, r3, #4
 800ff18:	4413      	add	r3, r2
 800ff1a:	3318      	adds	r3, #24
 800ff1c:	18ca      	adds	r2, r1, r3
 800ff1e:	683b      	ldr	r3, [r7, #0]
 800ff20:	601a      	str	r2, [r3, #0]
            return SECURE_ELEMENT_SUCCESS;
 800ff22:	2300      	movs	r3, #0
 800ff24:	e006      	b.n	800ff34 <GetKeyByID+0x50>
    for( uint8_t i = 0; i < NUM_OF_KEYS; i++ )
 800ff26:	7bfb      	ldrb	r3, [r7, #15]
 800ff28:	3301      	adds	r3, #1
 800ff2a:	73fb      	strb	r3, [r7, #15]
 800ff2c:	7bfb      	ldrb	r3, [r7, #15]
 800ff2e:	2b0a      	cmp	r3, #10
 800ff30:	d9e1      	bls.n	800fef6 <GetKeyByID+0x12>
        }
    }
    return SECURE_ELEMENT_ERROR_INVALID_KEY_ID;
 800ff32:	2303      	movs	r3, #3
}
 800ff34:	4618      	mov	r0, r3
 800ff36:	3714      	adds	r7, #20
 800ff38:	46bd      	mov	sp, r7
 800ff3a:	bc80      	pop	{r7}
 800ff3c:	4770      	bx	lr
 800ff3e:	bf00      	nop
 800ff40:	2000073c 	.word	0x2000073c

0800ff44 <ComputeCmac>:
}
#endif /* LORAWAN_KMS */

static SecureElementStatus_t ComputeCmac( uint8_t *micBxBuffer, uint8_t *buffer, uint32_t size, KeyIdentifier_t keyID,
                                          uint32_t *cmac )
{
 800ff44:	b590      	push	{r4, r7, lr}
 800ff46:	b0d1      	sub	sp, #324	; 0x144
 800ff48:	af00      	add	r7, sp, #0
 800ff4a:	f507 74a0 	add.w	r4, r7, #320	; 0x140
 800ff4e:	f5a4 749a 	sub.w	r4, r4, #308	; 0x134
 800ff52:	6020      	str	r0, [r4, #0]
 800ff54:	f507 70a0 	add.w	r0, r7, #320	; 0x140
 800ff58:	f5a0 709c 	sub.w	r0, r0, #312	; 0x138
 800ff5c:	6001      	str	r1, [r0, #0]
 800ff5e:	f507 71a0 	add.w	r1, r7, #320	; 0x140
 800ff62:	f5a1 719e 	sub.w	r1, r1, #316	; 0x13c
 800ff66:	600a      	str	r2, [r1, #0]
 800ff68:	461a      	mov	r2, r3
 800ff6a:	f507 73a0 	add.w	r3, r7, #320	; 0x140
 800ff6e:	f2a3 133d 	subw	r3, r3, #317	; 0x13d
 800ff72:	701a      	strb	r2, [r3, #0]
    if( ( buffer == NULL ) || ( cmac == NULL ) )
 800ff74:	f507 73a0 	add.w	r3, r7, #320	; 0x140
 800ff78:	f5a3 739c 	sub.w	r3, r3, #312	; 0x138
 800ff7c:	681b      	ldr	r3, [r3, #0]
 800ff7e:	2b00      	cmp	r3, #0
 800ff80:	d003      	beq.n	800ff8a <ComputeCmac+0x46>
 800ff82:	f8d7 3150 	ldr.w	r3, [r7, #336]	; 0x150
 800ff86:	2b00      	cmp	r3, #0
 800ff88:	d101      	bne.n	800ff8e <ComputeCmac+0x4a>
    {
        return SECURE_ELEMENT_ERROR_NPE;
 800ff8a:	2302      	movs	r3, #2
 800ff8c:	e05d      	b.n	801004a <ComputeCmac+0x106>

#if (LORAWAN_KMS == 0)
    uint8_t Cmac[16];
    AES_CMAC_CTX aesCmacCtx[1];

    AES_CMAC_Init( aesCmacCtx );
 800ff8e:	f107 0314 	add.w	r3, r7, #20
 800ff92:	4618      	mov	r0, r3
 800ff94:	f7fe ff02 	bl	800ed9c <AES_CMAC_Init>

    Key_t                *keyItem;
    SecureElementStatus_t retval = GetKeyByID( keyID, &keyItem );
 800ff98:	f107 0210 	add.w	r2, r7, #16
 800ff9c:	f507 73a0 	add.w	r3, r7, #320	; 0x140
 800ffa0:	f2a3 133d 	subw	r3, r3, #317	; 0x13d
 800ffa4:	781b      	ldrb	r3, [r3, #0]
 800ffa6:	4611      	mov	r1, r2
 800ffa8:	4618      	mov	r0, r3
 800ffaa:	f7ff ff9b 	bl	800fee4 <GetKeyByID>
 800ffae:	4603      	mov	r3, r0
 800ffb0:	f887 313f 	strb.w	r3, [r7, #319]	; 0x13f

    if( retval == SECURE_ELEMENT_SUCCESS )
 800ffb4:	f897 313f 	ldrb.w	r3, [r7, #319]	; 0x13f
 800ffb8:	2b00      	cmp	r3, #0
 800ffba:	d144      	bne.n	8010046 <ComputeCmac+0x102>
    {
        AES_CMAC_SetKey( aesCmacCtx, keyItem->KeyValue );
 800ffbc:	f507 73a0 	add.w	r3, r7, #320	; 0x140
 800ffc0:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800ffc4:	681b      	ldr	r3, [r3, #0]
 800ffc6:	1c5a      	adds	r2, r3, #1
 800ffc8:	f107 0314 	add.w	r3, r7, #20
 800ffcc:	4611      	mov	r1, r2
 800ffce:	4618      	mov	r0, r3
 800ffd0:	f7fe fefd 	bl	800edce <AES_CMAC_SetKey>

        if( micBxBuffer != NULL )
 800ffd4:	f507 73a0 	add.w	r3, r7, #320	; 0x140
 800ffd8:	f5a3 739a 	sub.w	r3, r3, #308	; 0x134
 800ffdc:	681b      	ldr	r3, [r3, #0]
 800ffde:	2b00      	cmp	r3, #0
 800ffe0:	d009      	beq.n	800fff6 <ComputeCmac+0xb2>
        {
            AES_CMAC_Update( aesCmacCtx, micBxBuffer, MIC_BLOCK_BX_SIZE );
 800ffe2:	f507 73a0 	add.w	r3, r7, #320	; 0x140
 800ffe6:	f5a3 739a 	sub.w	r3, r3, #308	; 0x134
 800ffea:	f107 0014 	add.w	r0, r7, #20
 800ffee:	2210      	movs	r2, #16
 800fff0:	6819      	ldr	r1, [r3, #0]
 800fff2:	f7fe fefb 	bl	800edec <AES_CMAC_Update>
        }

        AES_CMAC_Update( aesCmacCtx, buffer, size );
 800fff6:	f507 73a0 	add.w	r3, r7, #320	; 0x140
 800fffa:	f5a3 729e 	sub.w	r2, r3, #316	; 0x13c
 800fffe:	f507 73a0 	add.w	r3, r7, #320	; 0x140
 8010002:	f5a3 739c 	sub.w	r3, r3, #312	; 0x138
 8010006:	f107 0014 	add.w	r0, r7, #20
 801000a:	6812      	ldr	r2, [r2, #0]
 801000c:	6819      	ldr	r1, [r3, #0]
 801000e:	f7fe feed 	bl	800edec <AES_CMAC_Update>

        AES_CMAC_Final( Cmac, aesCmacCtx );
 8010012:	f107 0214 	add.w	r2, r7, #20
 8010016:	f507 7396 	add.w	r3, r7, #300	; 0x12c
 801001a:	4611      	mov	r1, r2
 801001c:	4618      	mov	r0, r3
 801001e:	f7fe ffa7 	bl	800ef70 <AES_CMAC_Final>

        /* Bring into the required format */
        *cmac = GET_UINT32_LE( Cmac, 0 );
 8010022:	f897 312c 	ldrb.w	r3, [r7, #300]	; 0x12c
 8010026:	461a      	mov	r2, r3
 8010028:	f897 312d 	ldrb.w	r3, [r7, #301]	; 0x12d
 801002c:	021b      	lsls	r3, r3, #8
 801002e:	431a      	orrs	r2, r3
 8010030:	f897 312e 	ldrb.w	r3, [r7, #302]	; 0x12e
 8010034:	041b      	lsls	r3, r3, #16
 8010036:	431a      	orrs	r2, r3
 8010038:	f897 312f 	ldrb.w	r3, [r7, #303]	; 0x12f
 801003c:	061b      	lsls	r3, r3, #24
 801003e:	431a      	orrs	r2, r3
 8010040:	f8d7 3150 	ldr.w	r3, [r7, #336]	; 0x150
 8010044:	601a      	str	r2, [r3, #0]
    if( rv != CKR_OK )
    {
        retval = SECURE_ELEMENT_ERROR;
    }
#endif /* LORAWAN_KMS */
    return retval;
 8010046:	f897 313f 	ldrb.w	r3, [r7, #319]	; 0x13f
}
 801004a:	4618      	mov	r0, r3
 801004c:	f507 77a2 	add.w	r7, r7, #324	; 0x144
 8010050:	46bd      	mov	sp, r7
 8010052:	bd90      	pop	{r4, r7, pc}

08010054 <SecureElementInit>:
/* Exported functions ---------------------------------------------------------*/
/*
 * API functions
 */
SecureElementStatus_t SecureElementInit( SecureElementNvmData_t *nvm )
{
 8010054:	b580      	push	{r7, lr}
 8010056:	b082      	sub	sp, #8
 8010058:	af00      	add	r7, sp, #0
 801005a:	6078      	str	r0, [r7, #4]
    if( nvm == NULL )
 801005c:	687b      	ldr	r3, [r7, #4]
 801005e:	2b00      	cmp	r3, #0
 8010060:	d101      	bne.n	8010066 <SecureElementInit+0x12>
    {
        return SECURE_ELEMENT_ERROR_NPE;
 8010062:	2302      	movs	r3, #2
 8010064:	e00a      	b.n	801007c <SecureElementInit+0x28>
    }

    /* Initialize nvm pointer */
    SeNvm = nvm;
 8010066:	4a07      	ldr	r2, [pc, #28]	; (8010084 <SecureElementInit+0x30>)
 8010068:	687b      	ldr	r3, [r7, #4]
 801006a:	6013      	str	r3, [r2, #0]

#if (LORAWAN_KMS == 0)
    /* Initialize data */
    memcpy1( ( uint8_t * )SeNvm, ( uint8_t * )&seNvmInit, sizeof( seNvmInit ) );
 801006c:	4b05      	ldr	r3, [pc, #20]	; (8010084 <SecureElementInit+0x30>)
 801006e:	681b      	ldr	r3, [r3, #0]
 8010070:	22d8      	movs	r2, #216	; 0xd8
 8010072:	4905      	ldr	r1, [pc, #20]	; (8010088 <SecureElementInit+0x34>)
 8010074:	4618      	mov	r0, r3
 8010076:	f00b fc34 	bl	801b8e2 <memcpy1>
        ( void )C_CloseSession( session );
    }

#endif /* LORAWAN_KMS */

    return SECURE_ELEMENT_SUCCESS;
 801007a:	2300      	movs	r3, #0
}
 801007c:	4618      	mov	r0, r3
 801007e:	3708      	adds	r7, #8
 8010080:	46bd      	mov	sp, r7
 8010082:	bd80      	pop	{r7, pc}
 8010084:	2000073c 	.word	0x2000073c
 8010088:	08022050 	.word	0x08022050

0801008c <SecureElementInitMcuID>:

SecureElementStatus_t SecureElementInitMcuID( SecureElementGetUniqueId_t seGetUniqueId,
                                              SecureElementGetDevAddr_t seGetDevAddr )
{
 801008c:	b580      	push	{r7, lr}
 801008e:	b086      	sub	sp, #24
 8010090:	af00      	add	r7, sp, #0
 8010092:	6078      	str	r0, [r7, #4]
 8010094:	6039      	str	r1, [r7, #0]
    uint8_t devEui[SE_EUI_SIZE];
    uint32_t devAddrABP = 0;
 8010096:	2300      	movs	r3, #0
 8010098:	60bb      	str	r3, [r7, #8]

    SecureElementGetDevEui( devEui );
 801009a:	f107 030c 	add.w	r3, r7, #12
 801009e:	4618      	mov	r0, r3
 80100a0:	f000 fa98 	bl	80105d4 <SecureElementGetDevEui>
    SecureElementGetDevAddr( ACTIVATION_TYPE_ABP, &devAddrABP );
 80100a4:	f107 0308 	add.w	r3, r7, #8
 80100a8:	4619      	mov	r1, r3
 80100aa:	2001      	movs	r0, #1
 80100ac:	f000 faf4 	bl	8010698 <SecureElementGetDevAddr>

    if( seGetUniqueId != NULL )
 80100b0:	687b      	ldr	r3, [r7, #4]
 80100b2:	2b00      	cmp	r3, #0
 80100b4:	d024      	beq.n	8010100 <SecureElementInitMcuID+0x74>
    {
        bool id_init = false;
 80100b6:	2300      	movs	r3, #0
 80100b8:	75fb      	strb	r3, [r7, #23]
        for( uint8_t index = 0; index < SE_EUI_SIZE; index++ )
 80100ba:	2300      	movs	r3, #0
 80100bc:	75bb      	strb	r3, [r7, #22]
 80100be:	e00c      	b.n	80100da <SecureElementInitMcuID+0x4e>
        {
            if( devEui[index] != 0 )
 80100c0:	7dbb      	ldrb	r3, [r7, #22]
 80100c2:	3318      	adds	r3, #24
 80100c4:	443b      	add	r3, r7
 80100c6:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 80100ca:	2b00      	cmp	r3, #0
 80100cc:	d002      	beq.n	80100d4 <SecureElementInitMcuID+0x48>
            {
                id_init = true;
 80100ce:	2301      	movs	r3, #1
 80100d0:	75fb      	strb	r3, [r7, #23]
                break;
 80100d2:	e005      	b.n	80100e0 <SecureElementInitMcuID+0x54>
        for( uint8_t index = 0; index < SE_EUI_SIZE; index++ )
 80100d4:	7dbb      	ldrb	r3, [r7, #22]
 80100d6:	3301      	adds	r3, #1
 80100d8:	75bb      	strb	r3, [r7, #22]
 80100da:	7dbb      	ldrb	r3, [r7, #22]
 80100dc:	2b07      	cmp	r3, #7
 80100de:	d9ef      	bls.n	80100c0 <SecureElementInitMcuID+0x34>
            }
        }
        if( id_init == false )
 80100e0:	7dfb      	ldrb	r3, [r7, #23]
 80100e2:	f083 0301 	eor.w	r3, r3, #1
 80100e6:	b2db      	uxtb	r3, r3
 80100e8:	2b00      	cmp	r3, #0
 80100ea:	d009      	beq.n	8010100 <SecureElementInitMcuID+0x74>
        {
            /* Get a DevEUI from MCU unique ID */
            seGetUniqueId( devEui );
 80100ec:	f107 020c 	add.w	r2, r7, #12
 80100f0:	687b      	ldr	r3, [r7, #4]
 80100f2:	4610      	mov	r0, r2
 80100f4:	4798      	blx	r3
            SecureElementSetDevEui( devEui );
 80100f6:	f107 030c 	add.w	r3, r7, #12
 80100fa:	4618      	mov	r0, r3
 80100fc:	f000 fa52 	bl	80105a4 <SecureElementSetDevEui>
        }
    }

    if( ( seGetDevAddr != NULL ) && ( devAddrABP == 0 ) )
 8010100:	683b      	ldr	r3, [r7, #0]
 8010102:	2b00      	cmp	r3, #0
 8010104:	d00c      	beq.n	8010120 <SecureElementInitMcuID+0x94>
 8010106:	68bb      	ldr	r3, [r7, #8]
 8010108:	2b00      	cmp	r3, #0
 801010a:	d109      	bne.n	8010120 <SecureElementInitMcuID+0x94>
    {
        /* callback to dynamic DevAddr generation */
        seGetDevAddr( &devAddrABP );
 801010c:	f107 0208 	add.w	r2, r7, #8
 8010110:	683b      	ldr	r3, [r7, #0]
 8010112:	4610      	mov	r0, r2
 8010114:	4798      	blx	r3
        SecureElementSetDevAddr( ACTIVATION_TYPE_ABP, devAddrABP );
 8010116:	68bb      	ldr	r3, [r7, #8]
 8010118:	4619      	mov	r1, r3
 801011a:	2001      	movs	r0, #1
 801011c:	f000 faa2 	bl	8010664 <SecureElementSetDevAddr>
    }

    return SECURE_ELEMENT_SUCCESS;
 8010120:	2300      	movs	r3, #0
}
 8010122:	4618      	mov	r0, r3
 8010124:	3718      	adds	r7, #24
 8010126:	46bd      	mov	sp, r7
 8010128:	bd80      	pop	{r7, pc}
	...

0801012c <SecureElementGetKeyByID>:

#if (LORAWAN_KMS == 0)
SecureElementStatus_t SecureElementGetKeyByID( KeyIdentifier_t keyID, Key_t **keyItem )
{
 801012c:	b480      	push	{r7}
 801012e:	b085      	sub	sp, #20
 8010130:	af00      	add	r7, sp, #0
 8010132:	4603      	mov	r3, r0
 8010134:	6039      	str	r1, [r7, #0]
 8010136:	71fb      	strb	r3, [r7, #7]
#if (KEY_EXTRACTABLE == 1)
    for( uint8_t i = 0; i < NUM_OF_KEYS; i++ )
 8010138:	2300      	movs	r3, #0
 801013a:	73fb      	strb	r3, [r7, #15]
 801013c:	e01a      	b.n	8010174 <SecureElementGetKeyByID+0x48>
    {
        if( SeNvm->KeyList[i].KeyID == keyID )
 801013e:	4b12      	ldr	r3, [pc, #72]	; (8010188 <SecureElementGetKeyByID+0x5c>)
 8010140:	6819      	ldr	r1, [r3, #0]
 8010142:	7bfa      	ldrb	r2, [r7, #15]
 8010144:	4613      	mov	r3, r2
 8010146:	011b      	lsls	r3, r3, #4
 8010148:	4413      	add	r3, r2
 801014a:	440b      	add	r3, r1
 801014c:	3318      	adds	r3, #24
 801014e:	781b      	ldrb	r3, [r3, #0]
 8010150:	79fa      	ldrb	r2, [r7, #7]
 8010152:	429a      	cmp	r2, r3
 8010154:	d10b      	bne.n	801016e <SecureElementGetKeyByID+0x42>
        {
            *keyItem = &( SeNvm->KeyList[i] );
 8010156:	4b0c      	ldr	r3, [pc, #48]	; (8010188 <SecureElementGetKeyByID+0x5c>)
 8010158:	6819      	ldr	r1, [r3, #0]
 801015a:	7bfa      	ldrb	r2, [r7, #15]
 801015c:	4613      	mov	r3, r2
 801015e:	011b      	lsls	r3, r3, #4
 8010160:	4413      	add	r3, r2
 8010162:	3318      	adds	r3, #24
 8010164:	18ca      	adds	r2, r1, r3
 8010166:	683b      	ldr	r3, [r7, #0]
 8010168:	601a      	str	r2, [r3, #0]
            return SECURE_ELEMENT_SUCCESS;
 801016a:	2300      	movs	r3, #0
 801016c:	e006      	b.n	801017c <SecureElementGetKeyByID+0x50>
    for( uint8_t i = 0; i < NUM_OF_KEYS; i++ )
 801016e:	7bfb      	ldrb	r3, [r7, #15]
 8010170:	3301      	adds	r3, #1
 8010172:	73fb      	strb	r3, [r7, #15]
 8010174:	7bfb      	ldrb	r3, [r7, #15]
 8010176:	2b0a      	cmp	r3, #10
 8010178:	d9e1      	bls.n	801013e <SecureElementGetKeyByID+0x12>
        }
    }
#endif /* KEY_EXTRACTABLE */
    return SECURE_ELEMENT_ERROR_INVALID_KEY_ID;
 801017a:	2303      	movs	r3, #3
}
 801017c:	4618      	mov	r0, r3
 801017e:	3714      	adds	r7, #20
 8010180:	46bd      	mov	sp, r7
 8010182:	bc80      	pop	{r7}
 8010184:	4770      	bx	lr
 8010186:	bf00      	nop
 8010188:	2000073c 	.word	0x2000073c

0801018c <SecureElementPrintKeys>:
    return SECURE_ELEMENT_SUCCESS;
}
#endif /* LORAWAN_KMS */

SecureElementStatus_t SecureElementPrintKeys( void )
{
 801018c:	b580      	push	{r7, lr}
 801018e:	af00      	add	r7, sp, #0
    PrintKey( APP_KEY );
 8010190:	2000      	movs	r0, #0
 8010192:	f7ff fdab 	bl	800fcec <PrintKey>
    PrintKey( NWK_KEY );
 8010196:	2001      	movs	r0, #1
 8010198:	f7ff fda8 	bl	800fcec <PrintKey>
    PrintKey( APP_S_KEY );
 801019c:	2009      	movs	r0, #9
 801019e:	f7ff fda5 	bl	800fcec <PrintKey>
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01010100 ))
    PrintKey( F_NWK_S_INT_KEY );
    PrintKey( S_NWK_S_INT_KEY );
    PrintKey( NWK_S_ENC_KEY );
#else
    PrintKey( NWK_S_KEY );
 80101a2:	2008      	movs	r0, #8
 80101a4:	f7ff fda2 	bl	800fcec <PrintKey>
#endif /* LORAMAC_VERSION */
    PrintIds( ACTIVATION_TYPE_NONE );
 80101a8:	2000      	movs	r0, #0
 80101aa:	f7ff fe2d 	bl	800fe08 <PrintIds>

    return SECURE_ELEMENT_SUCCESS;
 80101ae:	2300      	movs	r3, #0
}
 80101b0:	4618      	mov	r0, r3
 80101b2:	bd80      	pop	{r7, pc}

080101b4 <SecureElementPrintSessionKeys>:

SecureElementStatus_t SecureElementPrintSessionKeys( ActivationType_t mode )
{
 80101b4:	b580      	push	{r7, lr}
 80101b6:	b082      	sub	sp, #8
 80101b8:	af00      	add	r7, sp, #0
 80101ba:	4603      	mov	r3, r0
 80101bc:	71fb      	strb	r3, [r7, #7]
    PrintKey( MC_ROOT_KEY );
 80101be:	200b      	movs	r0, #11
 80101c0:	f7ff fd94 	bl	800fcec <PrintKey>
    PrintKey( MC_KE_KEY );
 80101c4:	200c      	movs	r0, #12
 80101c6:	f7ff fd91 	bl	800fcec <PrintKey>
    PrintKey( APP_S_KEY );
 80101ca:	2009      	movs	r0, #9
 80101cc:	f7ff fd8e 	bl	800fcec <PrintKey>
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01010100 ))
    PrintKey( F_NWK_S_INT_KEY );
    PrintKey( S_NWK_S_INT_KEY );
    PrintKey( NWK_S_ENC_KEY );
#else
    PrintKey( NWK_S_KEY );
 80101d0:	2008      	movs	r0, #8
 80101d2:	f7ff fd8b 	bl	800fcec <PrintKey>
#endif /* LORAMAC_VERSION */
    PrintKey( DATABLOCK_INT_KEY );
 80101d6:	200a      	movs	r0, #10
 80101d8:	f7ff fd88 	bl	800fcec <PrintKey>
    PrintIds( mode );
 80101dc:	79fb      	ldrb	r3, [r7, #7]
 80101de:	4618      	mov	r0, r3
 80101e0:	f7ff fe12 	bl	800fe08 <PrintIds>

    return SECURE_ELEMENT_SUCCESS;
 80101e4:	2300      	movs	r3, #0
}
 80101e6:	4618      	mov	r0, r3
 80101e8:	3708      	adds	r7, #8
 80101ea:	46bd      	mov	sp, r7
 80101ec:	bd80      	pop	{r7, pc}
	...

080101f0 <SecureElementSetKey>:
    return SECURE_ELEMENT_ERROR_INVALID_KEY_ID;
#endif /* LORAWAN_KMS */
}

SecureElementStatus_t SecureElementSetKey( KeyIdentifier_t keyID, uint8_t *key )
{
 80101f0:	b580      	push	{r7, lr}
 80101f2:	b088      	sub	sp, #32
 80101f4:	af00      	add	r7, sp, #0
 80101f6:	4603      	mov	r3, r0
 80101f8:	6039      	str	r1, [r7, #0]
 80101fa:	71fb      	strb	r3, [r7, #7]
    if( key == NULL )
 80101fc:	683b      	ldr	r3, [r7, #0]
 80101fe:	2b00      	cmp	r3, #0
 8010200:	d101      	bne.n	8010206 <SecureElementSetKey+0x16>
    {
        return SECURE_ELEMENT_ERROR_NPE;
 8010202:	2302      	movs	r3, #2
 8010204:	e04c      	b.n	80102a0 <SecureElementSetKey+0xb0>
    }

#if (LORAWAN_KMS == 0)
    for( uint8_t i = 0; i < NUM_OF_KEYS; i++ )
 8010206:	2300      	movs	r3, #0
 8010208:	77fb      	strb	r3, [r7, #31]
 801020a:	e045      	b.n	8010298 <SecureElementSetKey+0xa8>
    {
        if( SeNvm->KeyList[i].KeyID == keyID )
 801020c:	4b26      	ldr	r3, [pc, #152]	; (80102a8 <SecureElementSetKey+0xb8>)
 801020e:	6819      	ldr	r1, [r3, #0]
 8010210:	7ffa      	ldrb	r2, [r7, #31]
 8010212:	4613      	mov	r3, r2
 8010214:	011b      	lsls	r3, r3, #4
 8010216:	4413      	add	r3, r2
 8010218:	440b      	add	r3, r1
 801021a:	3318      	adds	r3, #24
 801021c:	781b      	ldrb	r3, [r3, #0]
 801021e:	79fa      	ldrb	r2, [r7, #7]
 8010220:	429a      	cmp	r2, r3
 8010222:	d136      	bne.n	8010292 <SecureElementSetKey+0xa2>
        {
#if ( LORAMAC_MAX_MC_CTX == 1 )
            if( keyID == MC_KEY_0 )
 8010224:	79fb      	ldrb	r3, [r7, #7]
 8010226:	2b0d      	cmp	r3, #13
 8010228:	d123      	bne.n	8010272 <SecureElementSetKey+0x82>
#else /* LORAMAC_MAX_MC_CTX > 1 */
            if( ( keyID == MC_KEY_0 ) || ( keyID == MC_KEY_1 ) || ( keyID == MC_KEY_2 ) || ( keyID == MC_KEY_3 ) )
#endif /* LORAMAC_MAX_MC_CTX */
            {
                /* Decrypt the key if its a Mckey */
                SecureElementStatus_t retval = SECURE_ELEMENT_ERROR;
 801022a:	2306      	movs	r3, #6
 801022c:	77bb      	strb	r3, [r7, #30]
                uint8_t decryptedKey[SE_KEY_SIZE] = { 0 };
 801022e:	2300      	movs	r3, #0
 8010230:	60fb      	str	r3, [r7, #12]
 8010232:	f107 0310 	add.w	r3, r7, #16
 8010236:	2200      	movs	r2, #0
 8010238:	601a      	str	r2, [r3, #0]
 801023a:	605a      	str	r2, [r3, #4]
 801023c:	609a      	str	r2, [r3, #8]

                retval = SecureElementAesEncrypt( key, SE_KEY_SIZE, MC_KE_KEY, decryptedKey );
 801023e:	f107 030c 	add.w	r3, r7, #12
 8010242:	220c      	movs	r2, #12
 8010244:	2110      	movs	r1, #16
 8010246:	6838      	ldr	r0, [r7, #0]
 8010248:	f000 f876 	bl	8010338 <SecureElementAesEncrypt>
 801024c:	4603      	mov	r3, r0
 801024e:	77bb      	strb	r3, [r7, #30]

                memcpy1( SeNvm->KeyList[i].KeyValue, decryptedKey, SE_KEY_SIZE );
 8010250:	4b15      	ldr	r3, [pc, #84]	; (80102a8 <SecureElementSetKey+0xb8>)
 8010252:	6819      	ldr	r1, [r3, #0]
 8010254:	7ffa      	ldrb	r2, [r7, #31]
 8010256:	4613      	mov	r3, r2
 8010258:	011b      	lsls	r3, r3, #4
 801025a:	4413      	add	r3, r2
 801025c:	3318      	adds	r3, #24
 801025e:	440b      	add	r3, r1
 8010260:	3301      	adds	r3, #1
 8010262:	f107 010c 	add.w	r1, r7, #12
 8010266:	2210      	movs	r2, #16
 8010268:	4618      	mov	r0, r3
 801026a:	f00b fb3a 	bl	801b8e2 <memcpy1>
                return retval;
 801026e:	7fbb      	ldrb	r3, [r7, #30]
 8010270:	e016      	b.n	80102a0 <SecureElementSetKey+0xb0>
            }
            else
            {
                memcpy1( SeNvm->KeyList[i].KeyValue, key, SE_KEY_SIZE );
 8010272:	4b0d      	ldr	r3, [pc, #52]	; (80102a8 <SecureElementSetKey+0xb8>)
 8010274:	6819      	ldr	r1, [r3, #0]
 8010276:	7ffa      	ldrb	r2, [r7, #31]
 8010278:	4613      	mov	r3, r2
 801027a:	011b      	lsls	r3, r3, #4
 801027c:	4413      	add	r3, r2
 801027e:	3318      	adds	r3, #24
 8010280:	440b      	add	r3, r1
 8010282:	3301      	adds	r3, #1
 8010284:	2210      	movs	r2, #16
 8010286:	6839      	ldr	r1, [r7, #0]
 8010288:	4618      	mov	r0, r3
 801028a:	f00b fb2a 	bl	801b8e2 <memcpy1>
                return SECURE_ELEMENT_SUCCESS;
 801028e:	2300      	movs	r3, #0
 8010290:	e006      	b.n	80102a0 <SecureElementSetKey+0xb0>
    for( uint8_t i = 0; i < NUM_OF_KEYS; i++ )
 8010292:	7ffb      	ldrb	r3, [r7, #31]
 8010294:	3301      	adds	r3, #1
 8010296:	77fb      	strb	r3, [r7, #31]
 8010298:	7ffb      	ldrb	r3, [r7, #31]
 801029a:	2b0a      	cmp	r3, #10
 801029c:	d9b6      	bls.n	801020c <SecureElementSetKey+0x1c>
            }
        }
    }

    return SECURE_ELEMENT_ERROR_INVALID_KEY_ID;
 801029e:	2303      	movs	r3, #3
    {
        retval = SECURE_ELEMENT_ERROR;
    }
    return retval;
#endif /* LORAWAN_KMS */
}
 80102a0:	4618      	mov	r0, r3
 80102a2:	3720      	adds	r7, #32
 80102a4:	46bd      	mov	sp, r7
 80102a6:	bd80      	pop	{r7, pc}
 80102a8:	2000073c 	.word	0x2000073c

080102ac <SecureElementComputeAesCmac>:
#endif /* LORAWAN_KMS */
}

SecureElementStatus_t SecureElementComputeAesCmac( uint8_t *micBxBuffer, uint8_t *buffer, uint32_t size,
                                                   KeyIdentifier_t keyID, uint32_t *cmac )
{
 80102ac:	b580      	push	{r7, lr}
 80102ae:	b086      	sub	sp, #24
 80102b0:	af02      	add	r7, sp, #8
 80102b2:	60f8      	str	r0, [r7, #12]
 80102b4:	60b9      	str	r1, [r7, #8]
 80102b6:	607a      	str	r2, [r7, #4]
 80102b8:	70fb      	strb	r3, [r7, #3]
    if( keyID >= MC_KE_KEY )
 80102ba:	78fb      	ldrb	r3, [r7, #3]
 80102bc:	2b0b      	cmp	r3, #11
 80102be:	d901      	bls.n	80102c4 <SecureElementComputeAesCmac+0x18>
    {
        /* Never accept multicast key identifier for cmac computation */
        return SECURE_ELEMENT_ERROR_INVALID_KEY_ID;
 80102c0:	2303      	movs	r3, #3
 80102c2:	e009      	b.n	80102d8 <SecureElementComputeAesCmac+0x2c>
    }

    return ComputeCmac( micBxBuffer, buffer, size, keyID, cmac );
 80102c4:	78fa      	ldrb	r2, [r7, #3]
 80102c6:	69bb      	ldr	r3, [r7, #24]
 80102c8:	9300      	str	r3, [sp, #0]
 80102ca:	4613      	mov	r3, r2
 80102cc:	687a      	ldr	r2, [r7, #4]
 80102ce:	68b9      	ldr	r1, [r7, #8]
 80102d0:	68f8      	ldr	r0, [r7, #12]
 80102d2:	f7ff fe37 	bl	800ff44 <ComputeCmac>
 80102d6:	4603      	mov	r3, r0
}
 80102d8:	4618      	mov	r0, r3
 80102da:	3710      	adds	r7, #16
 80102dc:	46bd      	mov	sp, r7
 80102de:	bd80      	pop	{r7, pc}

080102e0 <SecureElementVerifyAesCmac>:

SecureElementStatus_t SecureElementVerifyAesCmac( uint8_t *buffer, uint32_t size, uint32_t expectedCmac,
                                                  KeyIdentifier_t keyID )
{
 80102e0:	b580      	push	{r7, lr}
 80102e2:	b088      	sub	sp, #32
 80102e4:	af02      	add	r7, sp, #8
 80102e6:	60f8      	str	r0, [r7, #12]
 80102e8:	60b9      	str	r1, [r7, #8]
 80102ea:	607a      	str	r2, [r7, #4]
 80102ec:	70fb      	strb	r3, [r7, #3]
    if( buffer == NULL )
 80102ee:	68fb      	ldr	r3, [r7, #12]
 80102f0:	2b00      	cmp	r3, #0
 80102f2:	d101      	bne.n	80102f8 <SecureElementVerifyAesCmac+0x18>
    {
        return SECURE_ELEMENT_ERROR_NPE;
 80102f4:	2302      	movs	r3, #2
 80102f6:	e01b      	b.n	8010330 <SecureElementVerifyAesCmac+0x50>
    }

    SecureElementStatus_t retval   = SECURE_ELEMENT_ERROR;
 80102f8:	2306      	movs	r3, #6
 80102fa:	75fb      	strb	r3, [r7, #23]
#if (LORAWAN_KMS == 0)
    uint32_t              compCmac = 0;
 80102fc:	2300      	movs	r3, #0
 80102fe:	613b      	str	r3, [r7, #16]
    retval                         = ComputeCmac( NULL, buffer, size, keyID, &compCmac );
 8010300:	78fa      	ldrb	r2, [r7, #3]
 8010302:	f107 0310 	add.w	r3, r7, #16
 8010306:	9300      	str	r3, [sp, #0]
 8010308:	4613      	mov	r3, r2
 801030a:	68ba      	ldr	r2, [r7, #8]
 801030c:	68f9      	ldr	r1, [r7, #12]
 801030e:	2000      	movs	r0, #0
 8010310:	f7ff fe18 	bl	800ff44 <ComputeCmac>
 8010314:	4603      	mov	r3, r0
 8010316:	75fb      	strb	r3, [r7, #23]
    if( retval != SECURE_ELEMENT_SUCCESS )
 8010318:	7dfb      	ldrb	r3, [r7, #23]
 801031a:	2b00      	cmp	r3, #0
 801031c:	d001      	beq.n	8010322 <SecureElementVerifyAesCmac+0x42>
    {
        return retval;
 801031e:	7dfb      	ldrb	r3, [r7, #23]
 8010320:	e006      	b.n	8010330 <SecureElementVerifyAesCmac+0x50>
    }

    if( expectedCmac != compCmac )
 8010322:	693b      	ldr	r3, [r7, #16]
 8010324:	687a      	ldr	r2, [r7, #4]
 8010326:	429a      	cmp	r2, r3
 8010328:	d001      	beq.n	801032e <SecureElementVerifyAesCmac+0x4e>
    {
        retval = SECURE_ELEMENT_FAIL_CMAC;
 801032a:	2301      	movs	r3, #1
 801032c:	75fb      	strb	r3, [r7, #23]
        retval = SECURE_ELEMENT_ERROR;
    }

#endif /* LORAWAN_KMS */

    return retval;
 801032e:	7dfb      	ldrb	r3, [r7, #23]
}
 8010330:	4618      	mov	r0, r3
 8010332:	3718      	adds	r7, #24
 8010334:	46bd      	mov	sp, r7
 8010336:	bd80      	pop	{r7, pc}

08010338 <SecureElementAesEncrypt>:

SecureElementStatus_t SecureElementAesEncrypt( uint8_t *buffer, uint32_t size, KeyIdentifier_t keyID,
                                               uint8_t *encBuffer )
{
 8010338:	b580      	push	{r7, lr}
 801033a:	b0c2      	sub	sp, #264	; 0x108
 801033c:	af00      	add	r7, sp, #0
 801033e:	60f8      	str	r0, [r7, #12]
 8010340:	f507 7084 	add.w	r0, r7, #264	; 0x108
 8010344:	f5a0 7080 	sub.w	r0, r0, #256	; 0x100
 8010348:	6001      	str	r1, [r0, #0]
 801034a:	4611      	mov	r1, r2
 801034c:	f507 7284 	add.w	r2, r7, #264	; 0x108
 8010350:	f5a2 7284 	sub.w	r2, r2, #264	; 0x108
 8010354:	6013      	str	r3, [r2, #0]
 8010356:	f507 7384 	add.w	r3, r7, #264	; 0x108
 801035a:	f2a3 1301 	subw	r3, r3, #257	; 0x101
 801035e:	460a      	mov	r2, r1
 8010360:	701a      	strb	r2, [r3, #0]
    if( ( buffer == NULL ) || ( encBuffer == NULL ) )
 8010362:	68fb      	ldr	r3, [r7, #12]
 8010364:	2b00      	cmp	r3, #0
 8010366:	d006      	beq.n	8010376 <SecureElementAesEncrypt+0x3e>
 8010368:	f507 7384 	add.w	r3, r7, #264	; 0x108
 801036c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8010370:	681b      	ldr	r3, [r3, #0]
 8010372:	2b00      	cmp	r3, #0
 8010374:	d101      	bne.n	801037a <SecureElementAesEncrypt+0x42>
    {
        return SECURE_ELEMENT_ERROR_NPE;
 8010376:	2302      	movs	r3, #2
 8010378:	e059      	b.n	801042e <SecureElementAesEncrypt+0xf6>
    }

    /* Check if the size is divisible by 16 */
    if( ( size % 16 ) != 0 )
 801037a:	f507 7384 	add.w	r3, r7, #264	; 0x108
 801037e:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 8010382:	681b      	ldr	r3, [r3, #0]
 8010384:	f003 030f 	and.w	r3, r3, #15
 8010388:	2b00      	cmp	r3, #0
 801038a:	d001      	beq.n	8010390 <SecureElementAesEncrypt+0x58>
    {
        return SECURE_ELEMENT_ERROR_BUF_SIZE;
 801038c:	2305      	movs	r3, #5
 801038e:	e04e      	b.n	801042e <SecureElementAesEncrypt+0xf6>
    }

#if (LORAWAN_KMS == 0)
    lorawan_aes_context aesContext;
    memset1( aesContext.ksch, '\0', 240 );
 8010390:	f107 0314 	add.w	r3, r7, #20
 8010394:	22f0      	movs	r2, #240	; 0xf0
 8010396:	2100      	movs	r1, #0
 8010398:	4618      	mov	r0, r3
 801039a:	f00b fadd 	bl	801b958 <memset1>

    Key_t                *pItem;
    SecureElementStatus_t retval = GetKeyByID( keyID, &pItem );
 801039e:	f107 0210 	add.w	r2, r7, #16
 80103a2:	f507 7384 	add.w	r3, r7, #264	; 0x108
 80103a6:	f2a3 1301 	subw	r3, r3, #257	; 0x101
 80103aa:	781b      	ldrb	r3, [r3, #0]
 80103ac:	4611      	mov	r1, r2
 80103ae:	4618      	mov	r0, r3
 80103b0:	f7ff fd98 	bl	800fee4 <GetKeyByID>
 80103b4:	4603      	mov	r3, r0
 80103b6:	f887 3106 	strb.w	r3, [r7, #262]	; 0x106

    if( retval == SECURE_ELEMENT_SUCCESS )
 80103ba:	f897 3106 	ldrb.w	r3, [r7, #262]	; 0x106
 80103be:	2b00      	cmp	r3, #0
 80103c0:	d133      	bne.n	801042a <SecureElementAesEncrypt+0xf2>
    {
        lorawan_aes_set_key( pItem->KeyValue, SE_KEY_SIZE, &aesContext );
 80103c2:	693b      	ldr	r3, [r7, #16]
 80103c4:	3301      	adds	r3, #1
 80103c6:	f107 0214 	add.w	r2, r7, #20
 80103ca:	2110      	movs	r1, #16
 80103cc:	4618      	mov	r0, r3
 80103ce:	f7ff fb65 	bl	800fa9c <lorawan_aes_set_key>

        uint8_t block = 0;
 80103d2:	2300      	movs	r3, #0
 80103d4:	f887 3107 	strb.w	r3, [r7, #263]	; 0x107

        while( size != 0 )
 80103d8:	e020      	b.n	801041c <SecureElementAesEncrypt+0xe4>
        {
            lorawan_aes_encrypt( &buffer[block], &encBuffer[block], &aesContext );
 80103da:	f897 3107 	ldrb.w	r3, [r7, #263]	; 0x107
 80103de:	68fa      	ldr	r2, [r7, #12]
 80103e0:	18d0      	adds	r0, r2, r3
 80103e2:	f897 3107 	ldrb.w	r3, [r7, #263]	; 0x107
 80103e6:	f507 7284 	add.w	r2, r7, #264	; 0x108
 80103ea:	f5a2 7284 	sub.w	r2, r2, #264	; 0x108
 80103ee:	6812      	ldr	r2, [r2, #0]
 80103f0:	4413      	add	r3, r2
 80103f2:	f107 0214 	add.w	r2, r7, #20
 80103f6:	4619      	mov	r1, r3
 80103f8:	f7ff fc2e 	bl	800fc58 <lorawan_aes_encrypt>
            block = block + 16;
 80103fc:	f897 3107 	ldrb.w	r3, [r7, #263]	; 0x107
 8010400:	3310      	adds	r3, #16
 8010402:	f887 3107 	strb.w	r3, [r7, #263]	; 0x107
            size  = size - 16;
 8010406:	f507 7384 	add.w	r3, r7, #264	; 0x108
 801040a:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 801040e:	f507 7284 	add.w	r2, r7, #264	; 0x108
 8010412:	f5a2 7280 	sub.w	r2, r2, #256	; 0x100
 8010416:	6812      	ldr	r2, [r2, #0]
 8010418:	3a10      	subs	r2, #16
 801041a:	601a      	str	r2, [r3, #0]
        while( size != 0 )
 801041c:	f507 7384 	add.w	r3, r7, #264	; 0x108
 8010420:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 8010424:	681b      	ldr	r3, [r3, #0]
 8010426:	2b00      	cmp	r3, #0
 8010428:	d1d7      	bne.n	80103da <SecureElementAesEncrypt+0xa2>
    {
        retval = SECURE_ELEMENT_ERROR;
    }
#endif /* LORAWAN_KMS */

    return retval;
 801042a:	f897 3106 	ldrb.w	r3, [r7, #262]	; 0x106
}
 801042e:	4618      	mov	r0, r3
 8010430:	f507 7784 	add.w	r7, r7, #264	; 0x108
 8010434:	46bd      	mov	sp, r7
 8010436:	bd80      	pop	{r7, pc}

08010438 <SecureElementDeriveAndStoreKey>:

SecureElementStatus_t SecureElementDeriveAndStoreKey( uint8_t *input, KeyIdentifier_t rootKeyID,
                                                      KeyIdentifier_t targetKeyID )
{
 8010438:	b580      	push	{r7, lr}
 801043a:	b088      	sub	sp, #32
 801043c:	af00      	add	r7, sp, #0
 801043e:	6078      	str	r0, [r7, #4]
 8010440:	460b      	mov	r3, r1
 8010442:	70fb      	strb	r3, [r7, #3]
 8010444:	4613      	mov	r3, r2
 8010446:	70bb      	strb	r3, [r7, #2]
    if( input == NULL )
 8010448:	687b      	ldr	r3, [r7, #4]
 801044a:	2b00      	cmp	r3, #0
 801044c:	d101      	bne.n	8010452 <SecureElementDeriveAndStoreKey+0x1a>
    {
        return SECURE_ELEMENT_ERROR_NPE;
 801044e:	2302      	movs	r3, #2
 8010450:	e02e      	b.n	80104b0 <SecureElementDeriveAndStoreKey+0x78>
    }

    SecureElementStatus_t retval  = SECURE_ELEMENT_ERROR;
 8010452:	2306      	movs	r3, #6
 8010454:	77fb      	strb	r3, [r7, #31]

    /* In case of MC_KE_KEY, only McRootKey can be used as root key */
    if( targetKeyID == MC_KE_KEY )
 8010456:	78bb      	ldrb	r3, [r7, #2]
 8010458:	2b0c      	cmp	r3, #12
 801045a:	d104      	bne.n	8010466 <SecureElementDeriveAndStoreKey+0x2e>
    {
        if( rootKeyID != MC_ROOT_KEY )
 801045c:	78fb      	ldrb	r3, [r7, #3]
 801045e:	2b0b      	cmp	r3, #11
 8010460:	d001      	beq.n	8010466 <SecureElementDeriveAndStoreKey+0x2e>
        {
            return SECURE_ELEMENT_ERROR_INVALID_KEY_ID;
 8010462:	2303      	movs	r3, #3
 8010464:	e024      	b.n	80104b0 <SecureElementDeriveAndStoreKey+0x78>
        }
    }

#if (LORAWAN_KMS == 0)
    uint8_t key[SE_KEY_SIZE] = { 0 };
 8010466:	2300      	movs	r3, #0
 8010468:	60fb      	str	r3, [r7, #12]
 801046a:	f107 0310 	add.w	r3, r7, #16
 801046e:	2200      	movs	r2, #0
 8010470:	601a      	str	r2, [r3, #0]
 8010472:	605a      	str	r2, [r3, #4]
 8010474:	609a      	str	r2, [r3, #8]
    /* Derive key */
    retval = SecureElementAesEncrypt( input, SE_KEY_SIZE, rootKeyID, key );
 8010476:	f107 030c 	add.w	r3, r7, #12
 801047a:	78fa      	ldrb	r2, [r7, #3]
 801047c:	2110      	movs	r1, #16
 801047e:	6878      	ldr	r0, [r7, #4]
 8010480:	f7ff ff5a 	bl	8010338 <SecureElementAesEncrypt>
 8010484:	4603      	mov	r3, r0
 8010486:	77fb      	strb	r3, [r7, #31]
    if( retval != SECURE_ELEMENT_SUCCESS )
 8010488:	7ffb      	ldrb	r3, [r7, #31]
 801048a:	2b00      	cmp	r3, #0
 801048c:	d001      	beq.n	8010492 <SecureElementDeriveAndStoreKey+0x5a>
    {
        return retval;
 801048e:	7ffb      	ldrb	r3, [r7, #31]
 8010490:	e00e      	b.n	80104b0 <SecureElementDeriveAndStoreKey+0x78>
    }

    /* Store key */
    retval = SecureElementSetKey( targetKeyID, key );
 8010492:	f107 020c 	add.w	r2, r7, #12
 8010496:	78bb      	ldrb	r3, [r7, #2]
 8010498:	4611      	mov	r1, r2
 801049a:	4618      	mov	r0, r3
 801049c:	f7ff fea8 	bl	80101f0 <SecureElementSetKey>
 80104a0:	4603      	mov	r3, r0
 80104a2:	77fb      	strb	r3, [r7, #31]
    if( retval != SECURE_ELEMENT_SUCCESS )
 80104a4:	7ffb      	ldrb	r3, [r7, #31]
 80104a6:	2b00      	cmp	r3, #0
 80104a8:	d001      	beq.n	80104ae <SecureElementDeriveAndStoreKey+0x76>
    {
        return retval;
 80104aa:	7ffb      	ldrb	r3, [r7, #31]
 80104ac:	e000      	b.n	80104b0 <SecureElementDeriveAndStoreKey+0x78>
    }

    return SECURE_ELEMENT_SUCCESS;
 80104ae:	2300      	movs	r3, #0
    {
        retval = SECURE_ELEMENT_ERROR;
    }
    return retval;
#endif /* LORAWAN_KMS */
}
 80104b0:	4618      	mov	r0, r3
 80104b2:	3720      	adds	r7, #32
 80104b4:	46bd      	mov	sp, r7
 80104b6:	bd80      	pop	{r7, pc}

080104b8 <SecureElementProcessJoinAccept>:

SecureElementStatus_t SecureElementProcessJoinAccept( JoinReqIdentifier_t joinReqType, uint8_t *joinEui,
                                                      uint16_t devNonce, uint8_t *encJoinAccept,
                                                      uint8_t encJoinAcceptSize, uint8_t *decJoinAccept,
                                                      uint8_t *versionMinor )
{
 80104b8:	b580      	push	{r7, lr}
 80104ba:	b086      	sub	sp, #24
 80104bc:	af00      	add	r7, sp, #0
 80104be:	60b9      	str	r1, [r7, #8]
 80104c0:	607b      	str	r3, [r7, #4]
 80104c2:	4603      	mov	r3, r0
 80104c4:	73fb      	strb	r3, [r7, #15]
 80104c6:	4613      	mov	r3, r2
 80104c8:	81bb      	strh	r3, [r7, #12]
    if( ( encJoinAccept == NULL ) || ( decJoinAccept == NULL ) || ( versionMinor == NULL ) )
 80104ca:	687b      	ldr	r3, [r7, #4]
 80104cc:	2b00      	cmp	r3, #0
 80104ce:	d005      	beq.n	80104dc <SecureElementProcessJoinAccept+0x24>
 80104d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80104d2:	2b00      	cmp	r3, #0
 80104d4:	d002      	beq.n	80104dc <SecureElementProcessJoinAccept+0x24>
 80104d6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80104d8:	2b00      	cmp	r3, #0
 80104da:	d101      	bne.n	80104e0 <SecureElementProcessJoinAccept+0x28>
    {
        return SECURE_ELEMENT_ERROR_NPE;
 80104dc:	2302      	movs	r3, #2
 80104de:	e05c      	b.n	801059a <SecureElementProcessJoinAccept+0xe2>
    }

    /* Check that frame size isn't bigger than a JoinAccept with CFList size */
    if( encJoinAcceptSize > LORAMAC_JOIN_ACCEPT_FRAME_MAX_SIZE )
 80104e0:	f897 3020 	ldrb.w	r3, [r7, #32]
 80104e4:	2b21      	cmp	r3, #33	; 0x21
 80104e6:	d901      	bls.n	80104ec <SecureElementProcessJoinAccept+0x34>
    {
        return SECURE_ELEMENT_ERROR_BUF_SIZE;
 80104e8:	2305      	movs	r3, #5
 80104ea:	e056      	b.n	801059a <SecureElementProcessJoinAccept+0xe2>
    }

    /* Determine decryption key */
    KeyIdentifier_t encKeyID = NWK_KEY;
 80104ec:	2301      	movs	r3, #1
 80104ee:	75fb      	strb	r3, [r7, #23]
    {
        encKeyID = J_S_ENC_KEY;
    }
#endif /* LORAMAC_VERSION */

    memcpy1( decJoinAccept, encJoinAccept, encJoinAcceptSize );
 80104f0:	f897 3020 	ldrb.w	r3, [r7, #32]
 80104f4:	b29b      	uxth	r3, r3
 80104f6:	461a      	mov	r2, r3
 80104f8:	6879      	ldr	r1, [r7, #4]
 80104fa:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80104fc:	f00b f9f1 	bl	801b8e2 <memcpy1>

    /* Decrypt JoinAccept, skip MHDR */
    if( SecureElementAesEncrypt( encJoinAccept + LORAMAC_MHDR_FIELD_SIZE, encJoinAcceptSize - LORAMAC_MHDR_FIELD_SIZE,
 8010500:	687b      	ldr	r3, [r7, #4]
 8010502:	1c58      	adds	r0, r3, #1
 8010504:	f897 3020 	ldrb.w	r3, [r7, #32]
 8010508:	3b01      	subs	r3, #1
 801050a:	4619      	mov	r1, r3
 801050c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801050e:	3301      	adds	r3, #1
 8010510:	7dfa      	ldrb	r2, [r7, #23]
 8010512:	f7ff ff11 	bl	8010338 <SecureElementAesEncrypt>
 8010516:	4603      	mov	r3, r0
 8010518:	2b00      	cmp	r3, #0
 801051a:	d001      	beq.n	8010520 <SecureElementProcessJoinAccept+0x68>
                                 encKeyID, decJoinAccept + LORAMAC_MHDR_FIELD_SIZE ) != SECURE_ELEMENT_SUCCESS )
    {
        return SECURE_ELEMENT_FAIL_ENCRYPT;
 801051c:	2307      	movs	r3, #7
 801051e:	e03c      	b.n	801059a <SecureElementProcessJoinAccept+0xe2>
    }

    *versionMinor = ( ( decJoinAccept[11] & 0x80 ) == 0x80 ) ? 1 : 0;
 8010520:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010522:	330b      	adds	r3, #11
 8010524:	781b      	ldrb	r3, [r3, #0]
 8010526:	09db      	lsrs	r3, r3, #7
 8010528:	b2da      	uxtb	r2, r3
 801052a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801052c:	701a      	strb	r2, [r3, #0]

    uint32_t mic = GET_UINT32_LE( decJoinAccept, encJoinAcceptSize - LORAMAC_MIC_FIELD_SIZE );
 801052e:	f897 3020 	ldrb.w	r3, [r7, #32]
 8010532:	3b04      	subs	r3, #4
 8010534:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8010536:	4413      	add	r3, r2
 8010538:	781b      	ldrb	r3, [r3, #0]
 801053a:	4619      	mov	r1, r3
 801053c:	f897 3020 	ldrb.w	r3, [r7, #32]
 8010540:	3b03      	subs	r3, #3
 8010542:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8010544:	4413      	add	r3, r2
 8010546:	781b      	ldrb	r3, [r3, #0]
 8010548:	021b      	lsls	r3, r3, #8
 801054a:	ea41 0203 	orr.w	r2, r1, r3
 801054e:	f897 3020 	ldrb.w	r3, [r7, #32]
 8010552:	3b02      	subs	r3, #2
 8010554:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8010556:	440b      	add	r3, r1
 8010558:	781b      	ldrb	r3, [r3, #0]
 801055a:	041b      	lsls	r3, r3, #16
 801055c:	431a      	orrs	r2, r3
 801055e:	f897 3020 	ldrb.w	r3, [r7, #32]
 8010562:	3b01      	subs	r3, #1
 8010564:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8010566:	440b      	add	r3, r1
 8010568:	781b      	ldrb	r3, [r3, #0]
 801056a:	061b      	lsls	r3, r3, #24
 801056c:	4313      	orrs	r3, r2
 801056e:	613b      	str	r3, [r7, #16]
     *        - LoRaWAN 1.0.x : micHeader = [MHDR(1)]
     *        - LoRaWAN 1.1.x : micHeader = [JoinReqType(1), JoinEUI(8), DevNonce(2), MHDR(1)]
     */

    /* Verify mic */
    if( *versionMinor == 0 )
 8010570:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8010572:	781b      	ldrb	r3, [r3, #0]
 8010574:	2b00      	cmp	r3, #0
 8010576:	d10d      	bne.n	8010594 <SecureElementProcessJoinAccept+0xdc>
    {
        /* For LoRaWAN 1.0.x
         *   cmac = aes128_cmac(NwkKey, MHDR |  JoinNonce | NetID | DevAddr | DLSettings | RxDelay | CFList |
         *   CFListType)
         */
        if( SecureElementVerifyAesCmac( decJoinAccept, ( encJoinAcceptSize - LORAMAC_MIC_FIELD_SIZE ), mic, NWK_KEY ) !=
 8010578:	f897 3020 	ldrb.w	r3, [r7, #32]
 801057c:	3b04      	subs	r3, #4
 801057e:	4619      	mov	r1, r3
 8010580:	2301      	movs	r3, #1
 8010582:	693a      	ldr	r2, [r7, #16]
 8010584:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8010586:	f7ff feab 	bl	80102e0 <SecureElementVerifyAesCmac>
 801058a:	4603      	mov	r3, r0
 801058c:	2b00      	cmp	r3, #0
 801058e:	d003      	beq.n	8010598 <SecureElementProcessJoinAccept+0xe0>
            SECURE_ELEMENT_SUCCESS )
        {
            return SECURE_ELEMENT_FAIL_CMAC;
 8010590:	2301      	movs	r3, #1
 8010592:	e002      	b.n	801059a <SecureElementProcessJoinAccept+0xe2>
        }
    }
#endif /* LORAMAC_VERSION */
    else
    {
        return SECURE_ELEMENT_ERROR_INVALID_LORAWAM_SPEC_VERSION;
 8010594:	2304      	movs	r3, #4
 8010596:	e000      	b.n	801059a <SecureElementProcessJoinAccept+0xe2>
    }

    return SECURE_ELEMENT_SUCCESS;
 8010598:	2300      	movs	r3, #0
}
 801059a:	4618      	mov	r0, r3
 801059c:	3718      	adds	r7, #24
 801059e:	46bd      	mov	sp, r7
 80105a0:	bd80      	pop	{r7, pc}
	...

080105a4 <SecureElementSetDevEui>:
    return SECURE_ELEMENT_SUCCESS;
}
#endif /* LORAMAC_VERSION */

SecureElementStatus_t SecureElementSetDevEui( uint8_t *devEui )
{
 80105a4:	b580      	push	{r7, lr}
 80105a6:	b082      	sub	sp, #8
 80105a8:	af00      	add	r7, sp, #0
 80105aa:	6078      	str	r0, [r7, #4]
    if( devEui == NULL )
 80105ac:	687b      	ldr	r3, [r7, #4]
 80105ae:	2b00      	cmp	r3, #0
 80105b0:	d101      	bne.n	80105b6 <SecureElementSetDevEui+0x12>
    {
        return SECURE_ELEMENT_ERROR_NPE;
 80105b2:	2302      	movs	r3, #2
 80105b4:	e007      	b.n	80105c6 <SecureElementSetDevEui+0x22>
    }

#if (LORAWAN_KMS == 0)
    memcpy1( SeNvm->SeNvmDevJoinKey.DevEui, devEui, SE_EUI_SIZE );
 80105b6:	4b06      	ldr	r3, [pc, #24]	; (80105d0 <SecureElementSetDevEui+0x2c>)
 80105b8:	681b      	ldr	r3, [r3, #0]
 80105ba:	2208      	movs	r2, #8
 80105bc:	6879      	ldr	r1, [r7, #4]
 80105be:	4618      	mov	r0, r3
 80105c0:	f00b f98f 	bl	801b8e2 <memcpy1>
    return SECURE_ELEMENT_SUCCESS;
 80105c4:	2300      	movs	r3, #0
        memcpy1( KMSKeyBlob.DevEui, devEui, SE_EUI_SIZE );
        status = SecureElementSetID( &KMSKeyBlob );
    }
    return status;
#endif /* LORAWAN_KMS */
}
 80105c6:	4618      	mov	r0, r3
 80105c8:	3708      	adds	r7, #8
 80105ca:	46bd      	mov	sp, r7
 80105cc:	bd80      	pop	{r7, pc}
 80105ce:	bf00      	nop
 80105d0:	2000073c 	.word	0x2000073c

080105d4 <SecureElementGetDevEui>:

SecureElementStatus_t SecureElementGetDevEui( uint8_t *devEui )
{
 80105d4:	b580      	push	{r7, lr}
 80105d6:	b082      	sub	sp, #8
 80105d8:	af00      	add	r7, sp, #0
 80105da:	6078      	str	r0, [r7, #4]
    if( devEui == NULL )
 80105dc:	687b      	ldr	r3, [r7, #4]
 80105de:	2b00      	cmp	r3, #0
 80105e0:	d101      	bne.n	80105e6 <SecureElementGetDevEui+0x12>
    {
        return SECURE_ELEMENT_ERROR_NPE;
 80105e2:	2302      	movs	r3, #2
 80105e4:	e007      	b.n	80105f6 <SecureElementGetDevEui+0x22>
    }

#if (LORAWAN_KMS == 0)
    memcpy1( devEui, SeNvm->SeNvmDevJoinKey.DevEui, SE_EUI_SIZE );
 80105e6:	4b06      	ldr	r3, [pc, #24]	; (8010600 <SecureElementGetDevEui+0x2c>)
 80105e8:	681b      	ldr	r3, [r3, #0]
 80105ea:	2208      	movs	r2, #8
 80105ec:	4619      	mov	r1, r3
 80105ee:	6878      	ldr	r0, [r7, #4]
 80105f0:	f00b f977 	bl	801b8e2 <memcpy1>
    return SECURE_ELEMENT_SUCCESS;
 80105f4:	2300      	movs	r3, #0
        /* get DevEui field in KMSKeyBlob handle */
        memcpy1( devEui, KMSKeyBlob.DevEui, SE_EUI_SIZE );
    }
    return status;
#endif /* LORAWAN_KMS */
}
 80105f6:	4618      	mov	r0, r3
 80105f8:	3708      	adds	r7, #8
 80105fa:	46bd      	mov	sp, r7
 80105fc:	bd80      	pop	{r7, pc}
 80105fe:	bf00      	nop
 8010600:	2000073c 	.word	0x2000073c

08010604 <SecureElementSetJoinEui>:

SecureElementStatus_t SecureElementSetJoinEui( uint8_t *joinEui )
{
 8010604:	b580      	push	{r7, lr}
 8010606:	b082      	sub	sp, #8
 8010608:	af00      	add	r7, sp, #0
 801060a:	6078      	str	r0, [r7, #4]
    if( joinEui == NULL )
 801060c:	687b      	ldr	r3, [r7, #4]
 801060e:	2b00      	cmp	r3, #0
 8010610:	d101      	bne.n	8010616 <SecureElementSetJoinEui+0x12>
    {
        return SECURE_ELEMENT_ERROR_NPE;
 8010612:	2302      	movs	r3, #2
 8010614:	e008      	b.n	8010628 <SecureElementSetJoinEui+0x24>
    }

#if (LORAWAN_KMS == 0)
    memcpy1( SeNvm->SeNvmDevJoinKey.JoinEui, joinEui, SE_EUI_SIZE );
 8010616:	4b06      	ldr	r3, [pc, #24]	; (8010630 <SecureElementSetJoinEui+0x2c>)
 8010618:	681b      	ldr	r3, [r3, #0]
 801061a:	3308      	adds	r3, #8
 801061c:	2208      	movs	r2, #8
 801061e:	6879      	ldr	r1, [r7, #4]
 8010620:	4618      	mov	r0, r3
 8010622:	f00b f95e 	bl	801b8e2 <memcpy1>
    return SECURE_ELEMENT_SUCCESS;
 8010626:	2300      	movs	r3, #0
        memcpy1( KMSKeyBlob.JoinEui, joinEui, SE_EUI_SIZE );
        status = SecureElementSetID( &KMSKeyBlob );
    }
    return status;
#endif /* LORAWAN_KMS */
}
 8010628:	4618      	mov	r0, r3
 801062a:	3708      	adds	r7, #8
 801062c:	46bd      	mov	sp, r7
 801062e:	bd80      	pop	{r7, pc}
 8010630:	2000073c 	.word	0x2000073c

08010634 <SecureElementGetJoinEui>:

SecureElementStatus_t SecureElementGetJoinEui( uint8_t *joinEui )
{
 8010634:	b580      	push	{r7, lr}
 8010636:	b082      	sub	sp, #8
 8010638:	af00      	add	r7, sp, #0
 801063a:	6078      	str	r0, [r7, #4]
    if( joinEui == NULL )
 801063c:	687b      	ldr	r3, [r7, #4]
 801063e:	2b00      	cmp	r3, #0
 8010640:	d101      	bne.n	8010646 <SecureElementGetJoinEui+0x12>
    {
        return SECURE_ELEMENT_ERROR_NPE;
 8010642:	2302      	movs	r3, #2
 8010644:	e008      	b.n	8010658 <SecureElementGetJoinEui+0x24>
    }

#if (LORAWAN_KMS == 0)
    memcpy1( joinEui, SeNvm->SeNvmDevJoinKey.JoinEui, SE_EUI_SIZE );
 8010646:	4b06      	ldr	r3, [pc, #24]	; (8010660 <SecureElementGetJoinEui+0x2c>)
 8010648:	681b      	ldr	r3, [r3, #0]
 801064a:	3308      	adds	r3, #8
 801064c:	2208      	movs	r2, #8
 801064e:	4619      	mov	r1, r3
 8010650:	6878      	ldr	r0, [r7, #4]
 8010652:	f00b f946 	bl	801b8e2 <memcpy1>
    return SECURE_ELEMENT_SUCCESS;
 8010656:	2300      	movs	r3, #0
        /* get JoinEui field from KMSKeyBlob handle */
        memcpy1( joinEui, KMSKeyBlob.JoinEui, SE_EUI_SIZE );
    }
    return status;
#endif /* LORAWAN_KMS */
}
 8010658:	4618      	mov	r0, r3
 801065a:	3708      	adds	r7, #8
 801065c:	46bd      	mov	sp, r7
 801065e:	bd80      	pop	{r7, pc}
 8010660:	2000073c 	.word	0x2000073c

08010664 <SecureElementSetDevAddr>:

SecureElementStatus_t SecureElementSetDevAddr( ActivationType_t mode, uint32_t devAddr )
{
 8010664:	b480      	push	{r7}
 8010666:	b083      	sub	sp, #12
 8010668:	af00      	add	r7, sp, #0
 801066a:	4603      	mov	r3, r0
 801066c:	6039      	str	r1, [r7, #0]
 801066e:	71fb      	strb	r3, [r7, #7]
#if (LORAWAN_KMS == 0)
    if( mode == ACTIVATION_TYPE_OTAA )
 8010670:	79fb      	ldrb	r3, [r7, #7]
 8010672:	2b02      	cmp	r3, #2
 8010674:	d104      	bne.n	8010680 <SecureElementSetDevAddr+0x1c>
    {
        SeNvm->SeNvmDevJoinKey.DevAddrOTAA = devAddr;
 8010676:	4b07      	ldr	r3, [pc, #28]	; (8010694 <SecureElementSetDevAddr+0x30>)
 8010678:	681b      	ldr	r3, [r3, #0]
 801067a:	683a      	ldr	r2, [r7, #0]
 801067c:	611a      	str	r2, [r3, #16]
 801067e:	e003      	b.n	8010688 <SecureElementSetDevAddr+0x24>
    }
    else
    {
        SeNvm->SeNvmDevJoinKey.DevAddrABP = devAddr;
 8010680:	4b04      	ldr	r3, [pc, #16]	; (8010694 <SecureElementSetDevAddr+0x30>)
 8010682:	681b      	ldr	r3, [r3, #0]
 8010684:	683a      	ldr	r2, [r7, #0]
 8010686:	615a      	str	r2, [r3, #20]
    }

    return SECURE_ELEMENT_SUCCESS;
 8010688:	2300      	movs	r3, #0
        }
    }

    return status;
#endif /* LORAWAN_KMS */
}
 801068a:	4618      	mov	r0, r3
 801068c:	370c      	adds	r7, #12
 801068e:	46bd      	mov	sp, r7
 8010690:	bc80      	pop	{r7}
 8010692:	4770      	bx	lr
 8010694:	2000073c 	.word	0x2000073c

08010698 <SecureElementGetDevAddr>:

SecureElementStatus_t SecureElementGetDevAddr( ActivationType_t mode, uint32_t *devAddr )
{
 8010698:	b480      	push	{r7}
 801069a:	b083      	sub	sp, #12
 801069c:	af00      	add	r7, sp, #0
 801069e:	4603      	mov	r3, r0
 80106a0:	6039      	str	r1, [r7, #0]
 80106a2:	71fb      	strb	r3, [r7, #7]
    if( devAddr == NULL )
 80106a4:	683b      	ldr	r3, [r7, #0]
 80106a6:	2b00      	cmp	r3, #0
 80106a8:	d101      	bne.n	80106ae <SecureElementGetDevAddr+0x16>
    {
        return SECURE_ELEMENT_ERROR_NPE;
 80106aa:	2302      	movs	r3, #2
 80106ac:	e00e      	b.n	80106cc <SecureElementGetDevAddr+0x34>
    }
#if (LORAWAN_KMS == 0)
    /* Recover DevAddrABP or DevAddrOTAA depending on mode */
    if( mode == ACTIVATION_TYPE_OTAA )
 80106ae:	79fb      	ldrb	r3, [r7, #7]
 80106b0:	2b02      	cmp	r3, #2
 80106b2:	d105      	bne.n	80106c0 <SecureElementGetDevAddr+0x28>
    {
        *devAddr = SeNvm->SeNvmDevJoinKey.DevAddrOTAA;
 80106b4:	4b08      	ldr	r3, [pc, #32]	; (80106d8 <SecureElementGetDevAddr+0x40>)
 80106b6:	681b      	ldr	r3, [r3, #0]
 80106b8:	691a      	ldr	r2, [r3, #16]
 80106ba:	683b      	ldr	r3, [r7, #0]
 80106bc:	601a      	str	r2, [r3, #0]
 80106be:	e004      	b.n	80106ca <SecureElementGetDevAddr+0x32>
    }
    else
    {
        *devAddr = SeNvm->SeNvmDevJoinKey.DevAddrABP;
 80106c0:	4b05      	ldr	r3, [pc, #20]	; (80106d8 <SecureElementGetDevAddr+0x40>)
 80106c2:	681b      	ldr	r3, [r3, #0]
 80106c4:	695a      	ldr	r2, [r3, #20]
 80106c6:	683b      	ldr	r3, [r7, #0]
 80106c8:	601a      	str	r2, [r3, #0]
    }
    return SECURE_ELEMENT_SUCCESS;
 80106ca:	2300      	movs	r3, #0
        }
    }

    return status;
#endif /* LORAWAN_KMS */
}
 80106cc:	4618      	mov	r0, r3
 80106ce:	370c      	adds	r7, #12
 80106d0:	46bd      	mov	sp, r7
 80106d2:	bc80      	pop	{r7}
 80106d4:	4770      	bx	lr
 80106d6:	bf00      	nop
 80106d8:	2000073c 	.word	0x2000073c

080106dc <LmHandlerInit>:
static void LmHandlerOnPingSlotPeriodicityChanged( uint8_t pingSlotPeriodicity );
#endif /* LORAMAC_VERSION */

/* Exported functions ---------------------------------------------------------*/
LmHandlerErrorStatus_t LmHandlerInit( LmHandlerCallbacks_t *handlerCallbacks, uint32_t fwVersion )
{
 80106dc:	b580      	push	{r7, lr}
 80106de:	b082      	sub	sp, #8
 80106e0:	af00      	add	r7, sp, #0
 80106e2:	6078      	str	r0, [r7, #4]
 80106e4:	6039      	str	r1, [r7, #0]
    LmHandlerCallbacks = handlerCallbacks;
 80106e6:	4a29      	ldr	r2, [pc, #164]	; (801078c <LmHandlerInit+0xb0>)
 80106e8:	687b      	ldr	r3, [r7, #4]
 80106ea:	6013      	str	r3, [r2, #0]

    LoRaMacPrimitives.MacMcpsConfirm = McpsConfirm;
 80106ec:	4b28      	ldr	r3, [pc, #160]	; (8010790 <LmHandlerInit+0xb4>)
 80106ee:	4a29      	ldr	r2, [pc, #164]	; (8010794 <LmHandlerInit+0xb8>)
 80106f0:	601a      	str	r2, [r3, #0]
    LoRaMacPrimitives.MacMcpsIndication = McpsIndication;
 80106f2:	4b27      	ldr	r3, [pc, #156]	; (8010790 <LmHandlerInit+0xb4>)
 80106f4:	4a28      	ldr	r2, [pc, #160]	; (8010798 <LmHandlerInit+0xbc>)
 80106f6:	605a      	str	r2, [r3, #4]
    LoRaMacPrimitives.MacMlmeConfirm = MlmeConfirm;
 80106f8:	4b25      	ldr	r3, [pc, #148]	; (8010790 <LmHandlerInit+0xb4>)
 80106fa:	4a28      	ldr	r2, [pc, #160]	; (801079c <LmHandlerInit+0xc0>)
 80106fc:	609a      	str	r2, [r3, #8]
    LoRaMacPrimitives.MacMlmeIndication = MlmeIndication;
 80106fe:	4b24      	ldr	r3, [pc, #144]	; (8010790 <LmHandlerInit+0xb4>)
 8010700:	4a27      	ldr	r2, [pc, #156]	; (80107a0 <LmHandlerInit+0xc4>)
 8010702:	60da      	str	r2, [r3, #12]
    LoRaMacCallbacks.GetBatteryLevel = LmHandlerCallbacks->GetBatteryLevel;
 8010704:	4b21      	ldr	r3, [pc, #132]	; (801078c <LmHandlerInit+0xb0>)
 8010706:	681b      	ldr	r3, [r3, #0]
 8010708:	681b      	ldr	r3, [r3, #0]
 801070a:	4a26      	ldr	r2, [pc, #152]	; (80107a4 <LmHandlerInit+0xc8>)
 801070c:	6013      	str	r3, [r2, #0]
    LoRaMacCallbacks.GetTemperatureLevel = LmHandlerCallbacks->GetTemperature;
 801070e:	4b1f      	ldr	r3, [pc, #124]	; (801078c <LmHandlerInit+0xb0>)
 8010710:	681b      	ldr	r3, [r3, #0]
 8010712:	685b      	ldr	r3, [r3, #4]
 8010714:	4a23      	ldr	r2, [pc, #140]	; (80107a4 <LmHandlerInit+0xc8>)
 8010716:	6053      	str	r3, [r2, #4]
    LoRaMacCallbacks.GetUniqueId = LmHandlerCallbacks->GetUniqueId;
 8010718:	4b1c      	ldr	r3, [pc, #112]	; (801078c <LmHandlerInit+0xb0>)
 801071a:	681b      	ldr	r3, [r3, #0]
 801071c:	689b      	ldr	r3, [r3, #8]
 801071e:	4a21      	ldr	r2, [pc, #132]	; (80107a4 <LmHandlerInit+0xc8>)
 8010720:	6093      	str	r3, [r2, #8]
    LoRaMacCallbacks.GetDevAddress = LmHandlerCallbacks->GetDevAddr;
 8010722:	4b1a      	ldr	r3, [pc, #104]	; (801078c <LmHandlerInit+0xb0>)
 8010724:	681b      	ldr	r3, [r3, #0]
 8010726:	68db      	ldr	r3, [r3, #12]
 8010728:	4a1e      	ldr	r2, [pc, #120]	; (80107a4 <LmHandlerInit+0xc8>)
 801072a:	60d3      	str	r3, [r2, #12]
    LoRaMacCallbacks.NvmDataChange  = NvmDataMgmtEvent;
 801072c:	4b1d      	ldr	r3, [pc, #116]	; (80107a4 <LmHandlerInit+0xc8>)
 801072e:	4a1e      	ldr	r2, [pc, #120]	; (80107a8 <LmHandlerInit+0xcc>)
 8010730:	611a      	str	r2, [r3, #16]
    LoRaMacCallbacks.MacProcessNotify = LmHandlerCallbacks->OnMacProcess;
 8010732:	4b16      	ldr	r3, [pc, #88]	; (801078c <LmHandlerInit+0xb0>)
 8010734:	681b      	ldr	r3, [r3, #0]
 8010736:	699b      	ldr	r3, [r3, #24]
 8010738:	4a1a      	ldr	r2, [pc, #104]	; (80107a4 <LmHandlerInit+0xc8>)
 801073a:	6153      	str	r3, [r2, #20]

#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    LmhpComplianceParams.FwVersion.Value = fwVersion;
 801073c:	683b      	ldr	r3, [r7, #0]
 801073e:	4a1b      	ldr	r2, [pc, #108]	; (80107ac <LmHandlerInit+0xd0>)
 8010740:	6013      	str	r3, [r2, #0]
    LmhpComplianceParams.OnTxPeriodicityChanged = LmHandlerCallbacks->OnTxPeriodicityChanged;
 8010742:	4b12      	ldr	r3, [pc, #72]	; (801078c <LmHandlerInit+0xb0>)
 8010744:	681b      	ldr	r3, [r3, #0]
 8010746:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8010748:	4a18      	ldr	r2, [pc, #96]	; (80107ac <LmHandlerInit+0xd0>)
 801074a:	6053      	str	r3, [r2, #4]
    LmhpComplianceParams.OnTxFrameCtrlChanged = LmHandlerOnTxFrameCtrlChanged;
 801074c:	4b17      	ldr	r3, [pc, #92]	; (80107ac <LmHandlerInit+0xd0>)
 801074e:	4a18      	ldr	r2, [pc, #96]	; (80107b0 <LmHandlerInit+0xd4>)
 8010750:	609a      	str	r2, [r3, #8]
    LmhpComplianceParams.OnPingSlotPeriodicityChanged = LmHandlerOnPingSlotPeriodicityChanged;
 8010752:	4b16      	ldr	r3, [pc, #88]	; (80107ac <LmHandlerInit+0xd0>)
 8010754:	4a17      	ldr	r2, [pc, #92]	; (80107b4 <LmHandlerInit+0xd8>)
 8010756:	60da      	str	r2, [r3, #12]
#endif /* LORAMAC_VERSION */

    /*The LoRa-Alliance Compliance protocol package should always be initialized and activated.*/
    if( LmHandlerPackageRegister( PACKAGE_ID_COMPLIANCE, &LmhpComplianceParams ) != LORAMAC_HANDLER_SUCCESS )
 8010758:	4914      	ldr	r1, [pc, #80]	; (80107ac <LmHandlerInit+0xd0>)
 801075a:	2000      	movs	r0, #0
 801075c:	f000 fdb4 	bl	80112c8 <LmHandlerPackageRegister>
 8010760:	4603      	mov	r3, r0
 8010762:	2b00      	cmp	r3, #0
 8010764:	d002      	beq.n	801076c <LmHandlerInit+0x90>
    {
        return LORAMAC_HANDLER_ERROR;
 8010766:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 801076a:	e00a      	b.n	8010782 <LmHandlerInit+0xa6>
    }

    if( LmhpPackagesRegistrationInit( ( Version_t * )&fwVersion ) != LORAMAC_HANDLER_SUCCESS )
 801076c:	463b      	mov	r3, r7
 801076e:	4618      	mov	r0, r3
 8010770:	f001 fd2a 	bl	80121c8 <LmhpPackagesRegistrationInit>
 8010774:	4603      	mov	r3, r0
 8010776:	2b00      	cmp	r3, #0
 8010778:	d002      	beq.n	8010780 <LmHandlerInit+0xa4>
    {
        return LORAMAC_HANDLER_ERROR;
 801077a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 801077e:	e000      	b.n	8010782 <LmHandlerInit+0xa6>
    }

    return LORAMAC_HANDLER_SUCCESS;
 8010780:	2300      	movs	r3, #0
}
 8010782:	4618      	mov	r0, r3
 8010784:	3708      	adds	r7, #8
 8010786:	46bd      	mov	sp, r7
 8010788:	bd80      	pop	{r7, pc}
 801078a:	bf00      	nop
 801078c:	20000794 	.word	0x20000794
 8010790:	20000798 	.word	0x20000798
 8010794:	08010fa1 	.word	0x08010fa1
 8010798:	08011015 	.word	0x08011015
 801079c:	080110e5 	.word	0x080110e5
 80107a0:	08011235 	.word	0x08011235
 80107a4:	200007a8 	.word	0x200007a8
 80107a8:	08011775 	.word	0x08011775
 80107ac:	20000758 	.word	0x20000758
 80107b0:	08011589 	.word	0x08011589
 80107b4:	080115c1 	.word	0x080115c1

080107b8 <LmHandlerConfigure>:
        return LORAMAC_HANDLER_BUSY_ERROR;
    }
}

LmHandlerErrorStatus_t LmHandlerConfigure( LmHandlerParams_t *handlerParams )
{
 80107b8:	b580      	push	{r7, lr}
 80107ba:	b092      	sub	sp, #72	; 0x48
 80107bc:	af00      	add	r7, sp, #0
 80107be:	6078      	str	r0, [r7, #4]
    MibRequestConfirm_t mibReq;
    LoraInfo_t *loraInfo;

    memcpy1( ( void * )&LmHandlerParams, ( const void * )handlerParams, sizeof( LmHandlerParams_t ) );
 80107c0:	2218      	movs	r2, #24
 80107c2:	6879      	ldr	r1, [r7, #4]
 80107c4:	4884      	ldr	r0, [pc, #528]	; (80109d8 <LmHandlerConfigure+0x220>)
 80107c6:	f00b f88c 	bl	801b8e2 <memcpy1>

#if ( LORAMAC_CLASSB_ENABLED == 1 )
    IsClassBSwitchPending = false;
#endif /* LORAMAC_CLASSB_ENABLED == 1 */
#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    IsUplinkTxPending = false;
 80107ca:	4b84      	ldr	r3, [pc, #528]	; (80109dc <LmHandlerConfigure+0x224>)
 80107cc:	2200      	movs	r2, #0
 80107ce:	701a      	strb	r2, [r3, #0]
#endif /* LORAMAC_VERSION */

    loraInfo = LoraInfo_GetPtr();
 80107d0:	f7fe faa2 	bl	800ed18 <LoraInfo_GetPtr>
 80107d4:	6478      	str	r0, [r7, #68]	; 0x44

    if( 0U == ( ( 1 << ( LmHandlerParams.ActiveRegion ) ) & ( loraInfo->Region ) ) )
 80107d6:	4b80      	ldr	r3, [pc, #512]	; (80109d8 <LmHandlerConfigure+0x220>)
 80107d8:	781b      	ldrb	r3, [r3, #0]
 80107da:	461a      	mov	r2, r3
 80107dc:	2301      	movs	r3, #1
 80107de:	4093      	lsls	r3, r2
 80107e0:	461a      	mov	r2, r3
 80107e2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80107e4:	685b      	ldr	r3, [r3, #4]
 80107e6:	4013      	ands	r3, r2
 80107e8:	2b00      	cmp	r3, #0
 80107ea:	d106      	bne.n	80107fa <LmHandlerConfigure+0x42>
    {
        MW_LOG( TS_ON, VLEVEL_ALWAYS, "error: Region is not defined in the MW: set lorawan_conf.h accordingly\r\n" );
 80107ec:	4b7c      	ldr	r3, [pc, #496]	; (80109e0 <LmHandlerConfigure+0x228>)
 80107ee:	2201      	movs	r2, #1
 80107f0:	2100      	movs	r1, #0
 80107f2:	2000      	movs	r0, #0
 80107f4:	f00f fc3a 	bl	802006c <UTIL_ADV_TRACE_COND_FSend>
        while( 1 ) {} /* error: Region is not defined in the MW */
 80107f8:	e7fe      	b.n	80107f8 <LmHandlerConfigure+0x40>
    }

    if( LoRaMacInitialization( &LoRaMacPrimitives, &LoRaMacCallbacks, LmHandlerParams.ActiveRegion ) != LORAMAC_STATUS_OK )
 80107fa:	4b77      	ldr	r3, [pc, #476]	; (80109d8 <LmHandlerConfigure+0x220>)
 80107fc:	781b      	ldrb	r3, [r3, #0]
 80107fe:	461a      	mov	r2, r3
 8010800:	4978      	ldr	r1, [pc, #480]	; (80109e4 <LmHandlerConfigure+0x22c>)
 8010802:	4879      	ldr	r0, [pc, #484]	; (80109e8 <LmHandlerConfigure+0x230>)
 8010804:	f004 ffd4 	bl	80157b0 <LoRaMacInitialization>
 8010808:	4603      	mov	r3, r0
 801080a:	2b00      	cmp	r3, #0
 801080c:	d002      	beq.n	8010814 <LmHandlerConfigure+0x5c>
    {
        return LORAMAC_HANDLER_ERROR;
 801080e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8010812:	e0dc      	b.n	80109ce <LmHandlerConfigure+0x216>
    }

#if (defined( CONTEXT_MANAGEMENT_ENABLED ) && ( CONTEXT_MANAGEMENT_ENABLED == 1 ))
    /* Try the restore context from the Backup RAM structure if data retention is available */
    mibReq.Type = MIB_NVM_CTXS;
 8010814:	2327      	movs	r3, #39	; 0x27
 8010816:	763b      	strb	r3, [r7, #24]
    if( LoRaMacMibSetRequestConfirm( &mibReq ) == LORAMAC_STATUS_OK )
 8010818:	f107 0318 	add.w	r3, r7, #24
 801081c:	4618      	mov	r0, r3
 801081e:	f005 fd53 	bl	80162c8 <LoRaMacMibSetRequestConfirm>
 8010822:	4603      	mov	r3, r0
 8010824:	2b00      	cmp	r3, #0
 8010826:	d103      	bne.n	8010830 <LmHandlerConfigure+0x78>
    {
        CtxRestoreDone = true;
 8010828:	4b70      	ldr	r3, [pc, #448]	; (80109ec <LmHandlerConfigure+0x234>)
 801082a:	2201      	movs	r2, #1
 801082c:	701a      	strb	r2, [r3, #0]
 801082e:	e02a      	b.n	8010886 <LmHandlerConfigure+0xce>
    }
    else
    {
        /* Restore context data backup from user callback (stored in FLASH) */
        mibReq.Type = MIB_NVM_BKP_CTXS;
 8010830:	2328      	movs	r3, #40	; 0x28
 8010832:	763b      	strb	r3, [r7, #24]
        if( LmHandlerCallbacks->OnRestoreContextRequest != NULL )
 8010834:	4b6e      	ldr	r3, [pc, #440]	; (80109f0 <LmHandlerConfigure+0x238>)
 8010836:	681b      	ldr	r3, [r3, #0]
 8010838:	691b      	ldr	r3, [r3, #16]
 801083a:	2b00      	cmp	r3, #0
 801083c:	d00c      	beq.n	8010858 <LmHandlerConfigure+0xa0>
        {
            LoRaMacMibGetRequestConfirm( &mibReq );
 801083e:	f107 0318 	add.w	r3, r7, #24
 8010842:	4618      	mov	r0, r3
 8010844:	f005 fb68 	bl	8015f18 <LoRaMacMibGetRequestConfirm>
            LmHandlerCallbacks->OnRestoreContextRequest( mibReq.Param.BackupContexts, sizeof( LoRaMacNvmData_t ) );
 8010848:	4b69      	ldr	r3, [pc, #420]	; (80109f0 <LmHandlerConfigure+0x238>)
 801084a:	681b      	ldr	r3, [r3, #0]
 801084c:	691b      	ldr	r3, [r3, #16]
 801084e:	69fa      	ldr	r2, [r7, #28]
 8010850:	f240 51cc 	movw	r1, #1484	; 0x5cc
 8010854:	4610      	mov	r0, r2
 8010856:	4798      	blx	r3
        }
        /* Restore context data from backup to main nvm structure */
        mibReq.Type = MIB_NVM_CTXS;
 8010858:	2327      	movs	r3, #39	; 0x27
 801085a:	763b      	strb	r3, [r7, #24]
        if( LoRaMacMibSetRequestConfirm( &mibReq ) == LORAMAC_STATUS_OK )
 801085c:	f107 0318 	add.w	r3, r7, #24
 8010860:	4618      	mov	r0, r3
 8010862:	f005 fd31 	bl	80162c8 <LoRaMacMibSetRequestConfirm>
 8010866:	4603      	mov	r3, r0
 8010868:	2b00      	cmp	r3, #0
 801086a:	d10c      	bne.n	8010886 <LmHandlerConfigure+0xce>
        {
            mibReq.Type = MIB_NETWORK_ACTIVATION;
 801086c:	2301      	movs	r3, #1
 801086e:	763b      	strb	r3, [r7, #24]
            LoRaMacMibGetRequestConfirm( &mibReq );
 8010870:	f107 0318 	add.w	r3, r7, #24
 8010874:	4618      	mov	r0, r3
 8010876:	f005 fb4f 	bl	8015f18 <LoRaMacMibGetRequestConfirm>
            if( mibReq.Param.NetworkActivation != ACTIVATION_TYPE_NONE )
 801087a:	7f3b      	ldrb	r3, [r7, #28]
 801087c:	2b00      	cmp	r3, #0
 801087e:	d002      	beq.n	8010886 <LmHandlerConfigure+0xce>
            {
                CtxRestoreDone = true;
 8010880:	4b5a      	ldr	r3, [pc, #360]	; (80109ec <LmHandlerConfigure+0x234>)
 8010882:	2201      	movs	r2, #1
 8010884:	701a      	strb	r2, [r3, #0]
            }
        }
    }

    if( CtxRestoreDone == true )
 8010886:	4b59      	ldr	r3, [pc, #356]	; (80109ec <LmHandlerConfigure+0x234>)
 8010888:	781b      	ldrb	r3, [r3, #0]
 801088a:	2b00      	cmp	r3, #0
 801088c:	d022      	beq.n	80108d4 <LmHandlerConfigure+0x11c>
    {
        if( LmHandlerCallbacks->OnNvmDataChange != NULL )
 801088e:	4b58      	ldr	r3, [pc, #352]	; (80109f0 <LmHandlerConfigure+0x238>)
 8010890:	681b      	ldr	r3, [r3, #0]
 8010892:	69db      	ldr	r3, [r3, #28]
 8010894:	2b00      	cmp	r3, #0
 8010896:	d004      	beq.n	80108a2 <LmHandlerConfigure+0xea>
        {
            LmHandlerCallbacks->OnNvmDataChange( LORAMAC_HANDLER_NVM_RESTORE );
 8010898:	4b55      	ldr	r3, [pc, #340]	; (80109f0 <LmHandlerConfigure+0x238>)
 801089a:	681b      	ldr	r3, [r3, #0]
 801089c:	69db      	ldr	r3, [r3, #28]
 801089e:	2000      	movs	r0, #0
 80108a0:	4798      	blx	r3
        }

        mibReq.Type = MIB_NVM_CTXS;
 80108a2:	2327      	movs	r3, #39	; 0x27
 80108a4:	763b      	strb	r3, [r7, #24]
        LoRaMacMibGetRequestConfirm( &mibReq );
 80108a6:	f107 0318 	add.w	r3, r7, #24
 80108aa:	4618      	mov	r0, r3
 80108ac:	f005 fb34 	bl	8015f18 <LoRaMacMibGetRequestConfirm>
        LoRaMacNvmData_t *current_nvm = mibReq.Param.Contexts;
 80108b0:	69fb      	ldr	r3, [r7, #28]
 80108b2:	643b      	str	r3, [r7, #64]	; 0x40

        LmHandlerParams.ActiveRegion = current_nvm->MacGroup2.Region;
 80108b4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80108b6:	f893 2048 	ldrb.w	r2, [r3, #72]	; 0x48
 80108ba:	4b47      	ldr	r3, [pc, #284]	; (80109d8 <LmHandlerConfigure+0x220>)
 80108bc:	701a      	strb	r2, [r3, #0]
        LmHandlerParams.DefaultClass = current_nvm->MacGroup2.DeviceClass;
 80108be:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80108c0:	f893 2118 	ldrb.w	r2, [r3, #280]	; 0x118
 80108c4:	4b44      	ldr	r3, [pc, #272]	; (80109d8 <LmHandlerConfigure+0x220>)
 80108c6:	705a      	strb	r2, [r3, #1]
        LmHandlerParams.AdrEnable = current_nvm->MacGroup2.AdrCtrlOn;
 80108c8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80108ca:	f893 211a 	ldrb.w	r2, [r3, #282]	; 0x11a
 80108ce:	4b42      	ldr	r3, [pc, #264]	; (80109d8 <LmHandlerConfigure+0x220>)
 80108d0:	709a      	strb	r2, [r3, #2]
 80108d2:	e008      	b.n	80108e6 <LmHandlerConfigure+0x12e>
    }
    else
#endif /* CONTEXT_MANAGEMENT_ENABLED == 1 */
    {
        mibReq.Type = MIB_NET_ID;
 80108d4:	2305      	movs	r3, #5
 80108d6:	763b      	strb	r3, [r7, #24]
        mibReq.Param.NetID = LORAWAN_NETWORK_ID;
 80108d8:	2300      	movs	r3, #0
 80108da:	61fb      	str	r3, [r7, #28]
        LoRaMacMibSetRequestConfirm( &mibReq );
 80108dc:	f107 0318 	add.w	r3, r7, #24
 80108e0:	4618      	mov	r0, r3
 80108e2:	f005 fcf1 	bl	80162c8 <LoRaMacMibSetRequestConfirm>
    }

    /* Restore ID struct from NVM or Init from callbacks */
    if( SecureElementInitMcuID( LoRaMacCallbacks.GetUniqueId, LoRaMacCallbacks.GetDevAddress ) != SECURE_ELEMENT_SUCCESS )
 80108e6:	4b3f      	ldr	r3, [pc, #252]	; (80109e4 <LmHandlerConfigure+0x22c>)
 80108e8:	689b      	ldr	r3, [r3, #8]
 80108ea:	4a3e      	ldr	r2, [pc, #248]	; (80109e4 <LmHandlerConfigure+0x22c>)
 80108ec:	68d2      	ldr	r2, [r2, #12]
 80108ee:	4611      	mov	r1, r2
 80108f0:	4618      	mov	r0, r3
 80108f2:	f7ff fbcb 	bl	801008c <SecureElementInitMcuID>
 80108f6:	4603      	mov	r3, r0
 80108f8:	2b00      	cmp	r3, #0
 80108fa:	d002      	beq.n	8010902 <LmHandlerConfigure+0x14a>
    {
        return LORAMAC_HANDLER_ERROR;
 80108fc:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8010900:	e065      	b.n	80109ce <LmHandlerConfigure+0x216>
    }

    /* Read secure-element DEV_EUI, JOIN_EUI and DEV_ADDR values. */
    mibReq.Type = MIB_DEV_ADDR;
 8010902:	2306      	movs	r3, #6
 8010904:	763b      	strb	r3, [r7, #24]
    LoRaMacMibGetRequestConfirm( &mibReq );
 8010906:	f107 0318 	add.w	r3, r7, #24
 801090a:	4618      	mov	r0, r3
 801090c:	f005 fb04 	bl	8015f18 <LoRaMacMibGetRequestConfirm>
    CommissioningParams.DevAddr = mibReq.Param.DevAddr;
 8010910:	69fb      	ldr	r3, [r7, #28]
 8010912:	4a38      	ldr	r2, [pc, #224]	; (80109f4 <LmHandlerConfigure+0x23c>)
 8010914:	6153      	str	r3, [r2, #20]

    /* Override DevAddress value after init from callbacks */
    LoRaMacMibSetRequestConfirm( &mibReq );
 8010916:	f107 0318 	add.w	r3, r7, #24
 801091a:	4618      	mov	r0, r3
 801091c:	f005 fcd4 	bl	80162c8 <LoRaMacMibSetRequestConfirm>

    mibReq.Type = MIB_DEV_EUI;
 8010920:	2302      	movs	r3, #2
 8010922:	763b      	strb	r3, [r7, #24]
    mibReq.Param.DevEui = CommissioningParams.DevEui;
 8010924:	4b33      	ldr	r3, [pc, #204]	; (80109f4 <LmHandlerConfigure+0x23c>)
 8010926:	61fb      	str	r3, [r7, #28]
    LoRaMacMibGetRequestConfirm( &mibReq );
 8010928:	f107 0318 	add.w	r3, r7, #24
 801092c:	4618      	mov	r0, r3
 801092e:	f005 faf3 	bl	8015f18 <LoRaMacMibGetRequestConfirm>

    mibReq.Type = MIB_JOIN_EUI;
 8010932:	2303      	movs	r3, #3
 8010934:	763b      	strb	r3, [r7, #24]
    mibReq.Param.JoinEui = CommissioningParams.JoinEui;
 8010936:	4b30      	ldr	r3, [pc, #192]	; (80109f8 <LmHandlerConfigure+0x240>)
 8010938:	61fb      	str	r3, [r7, #28]
    LoRaMacMibGetRequestConfirm( &mibReq );
 801093a:	f107 0318 	add.w	r3, r7, #24
 801093e:	4618      	mov	r0, r3
 8010940:	f005 faea 	bl	8015f18 <LoRaMacMibGetRequestConfirm>

    SecureElementPrintKeys();
 8010944:	f7ff fc22 	bl	801018c <SecureElementPrintKeys>

#if (defined (LORAWAN_KMS) && (LORAWAN_KMS == 1))
    MW_LOG( TS_OFF, VLEVEL_L, "###### KMS ENABLED \r\n" );
#endif /* LORAWAN_KMS == 1 */

    mibReq.Type = MIB_PUBLIC_NETWORK;
 8010948:	230f      	movs	r3, #15
 801094a:	763b      	strb	r3, [r7, #24]
    mibReq.Param.EnablePublicNetwork = LORAWAN_PUBLIC_NETWORK;
 801094c:	2301      	movs	r3, #1
 801094e:	773b      	strb	r3, [r7, #28]
    LoRaMacMibSetRequestConfirm( &mibReq );
 8010950:	f107 0318 	add.w	r3, r7, #24
 8010954:	4618      	mov	r0, r3
 8010956:	f005 fcb7 	bl	80162c8 <LoRaMacMibSetRequestConfirm>

    mibReq.Type = MIB_REPEATER_SUPPORT;
 801095a:	2310      	movs	r3, #16
 801095c:	763b      	strb	r3, [r7, #24]
    mibReq.Param.EnableRepeaterSupport = LORAWAN_REPEATER_SUPPORT;
 801095e:	2300      	movs	r3, #0
 8010960:	773b      	strb	r3, [r7, #28]
    LoRaMacMibSetRequestConfirm( &mibReq );
 8010962:	f107 0318 	add.w	r3, r7, #24
 8010966:	4618      	mov	r0, r3
 8010968:	f005 fcae 	bl	80162c8 <LoRaMacMibSetRequestConfirm>

    mibReq.Type = MIB_ADR;
 801096c:	2304      	movs	r3, #4
 801096e:	763b      	strb	r3, [r7, #24]
    mibReq.Param.AdrEnable = LmHandlerParams.AdrEnable;
 8010970:	4b19      	ldr	r3, [pc, #100]	; (80109d8 <LmHandlerConfigure+0x220>)
 8010972:	789b      	ldrb	r3, [r3, #2]
 8010974:	773b      	strb	r3, [r7, #28]
    LoRaMacMibSetRequestConfirm( &mibReq );
 8010976:	f107 0318 	add.w	r3, r7, #24
 801097a:	4618      	mov	r0, r3
 801097c:	f005 fca4 	bl	80162c8 <LoRaMacMibSetRequestConfirm>

    mibReq.Type = MIB_RXB_C_TIMEOUT;
 8010980:	233a      	movs	r3, #58	; 0x3a
 8010982:	763b      	strb	r3, [r7, #24]
    mibReq.Param.RxBCTimeout = LmHandlerParams.RxBCTimeout;
 8010984:	4b14      	ldr	r3, [pc, #80]	; (80109d8 <LmHandlerConfigure+0x220>)
 8010986:	695b      	ldr	r3, [r3, #20]
 8010988:	61fb      	str	r3, [r7, #28]
    LoRaMacMibSetRequestConfirm( &mibReq );
 801098a:	f107 0318 	add.w	r3, r7, #24
 801098e:	4618      	mov	r0, r3
 8010990:	f005 fc9a 	bl	80162c8 <LoRaMacMibSetRequestConfirm>

    GetPhyParams_t getPhy;
    PhyParam_t phyParam;
    getPhy.Attribute = PHY_DUTY_CYCLE;
 8010994:	230f      	movs	r3, #15
 8010996:	743b      	strb	r3, [r7, #16]
    phyParam = RegionGetPhyParam( LmHandlerParams.ActiveRegion, &getPhy );
 8010998:	4b0f      	ldr	r3, [pc, #60]	; (80109d8 <LmHandlerConfigure+0x220>)
 801099a:	781b      	ldrb	r3, [r3, #0]
 801099c:	f107 0210 	add.w	r2, r7, #16
 80109a0:	4611      	mov	r1, r2
 80109a2:	4618      	mov	r0, r3
 80109a4:	f008 fbe5 	bl	8019172 <RegionGetPhyParam>
 80109a8:	4603      	mov	r3, r0
 80109aa:	60fb      	str	r3, [r7, #12]
    LmHandlerParams.DutyCycleEnabled = ( bool ) phyParam.Value;
 80109ac:	68fb      	ldr	r3, [r7, #12]
 80109ae:	2b00      	cmp	r3, #0
 80109b0:	bf14      	ite	ne
 80109b2:	2301      	movne	r3, #1
 80109b4:	2300      	moveq	r3, #0
 80109b6:	b2da      	uxtb	r2, r3
 80109b8:	4b07      	ldr	r3, [pc, #28]	; (80109d8 <LmHandlerConfigure+0x220>)
 80109ba:	71da      	strb	r2, [r3, #7]

    /* Set system maximum tolerated rx error in milliseconds */
    LmHandlerSetSystemMaxRxError( 20 );
 80109bc:	2014      	movs	r0, #20
 80109be:	f000 fad7 	bl	8010f70 <LmHandlerSetSystemMaxRxError>

    /* override previous value if reconfigure new region */
    LoRaMacTestSetDutyCycleOn( LmHandlerParams.DutyCycleEnabled );
 80109c2:	4b05      	ldr	r3, [pc, #20]	; (80109d8 <LmHandlerConfigure+0x220>)
 80109c4:	79db      	ldrb	r3, [r3, #7]
 80109c6:	4618      	mov	r0, r3
 80109c8:	f006 faf8 	bl	8016fbc <LoRaMacTestSetDutyCycleOn>

    return LORAMAC_HANDLER_SUCCESS;
 80109cc:	2300      	movs	r3, #0
}
 80109ce:	4618      	mov	r0, r3
 80109d0:	3748      	adds	r7, #72	; 0x48
 80109d2:	46bd      	mov	sp, r7
 80109d4:	bd80      	pop	{r7, pc}
 80109d6:	bf00      	nop
 80109d8:	2000077c 	.word	0x2000077c
 80109dc:	200007c4 	.word	0x200007c4
 80109e0:	0802174c 	.word	0x0802174c
 80109e4:	200007a8 	.word	0x200007a8
 80109e8:	20000798 	.word	0x20000798
 80109ec:	200008ba 	.word	0x200008ba
 80109f0:	20000794 	.word	0x20000794
 80109f4:	20000740 	.word	0x20000740
 80109f8:	20000748 	.word	0x20000748

080109fc <LmHandlerProcess>:

    return false;
}

void LmHandlerProcess( void )
{
 80109fc:	b580      	push	{r7, lr}
 80109fe:	b082      	sub	sp, #8
 8010a00:	af00      	add	r7, sp, #0
    /* Call at first the LoRaMAC process before to run all package process features */
    /* Processes the LoRaMac events */
    LoRaMacProcess( );
 8010a02:	f002 fe49 	bl	8013698 <LoRaMacProcess>

    /* Call all packages process functions */
    LmHandlerPackagesProcess( );
 8010a06:	f000 fd8b 	bl	8011520 <LmHandlerPackagesProcess>

    /* Check if a package transmission is pending. */
    /* If it is the case exit function earlier */
    if( LmHandlerPackageIsTxPending( ) == true )
 8010a0a:	f000 fd5f 	bl	80114cc <LmHandlerPackageIsTxPending>
 8010a0e:	4603      	mov	r3, r0
 8010a10:	2b00      	cmp	r3, #0
 8010a12:	d117      	bne.n	8010a44 <LmHandlerProcess+0x48>
        return;
    }

#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    /* If a MAC layer scheduled uplink is still pending try to send it. */
    if( IsUplinkTxPending == true )
 8010a14:	4b0d      	ldr	r3, [pc, #52]	; (8010a4c <LmHandlerProcess+0x50>)
 8010a16:	781b      	ldrb	r3, [r3, #0]
 8010a18:	2b00      	cmp	r3, #0
 8010a1a:	d014      	beq.n	8010a46 <LmHandlerProcess+0x4a>
    {
        /* Send an empty message */
        LmHandlerAppData_t appData =
 8010a1c:	2300      	movs	r3, #0
 8010a1e:	703b      	strb	r3, [r7, #0]
 8010a20:	2300      	movs	r3, #0
 8010a22:	707b      	strb	r3, [r7, #1]
 8010a24:	2300      	movs	r3, #0
 8010a26:	607b      	str	r3, [r7, #4]
            .Buffer = NULL,
            .BufferSize = 0,
            .Port = 0,
        };

        if( LmHandlerSend( &appData, LmHandlerParams.IsTxConfirmed, false ) == LORAMAC_HANDLER_SUCCESS )
 8010a28:	4b09      	ldr	r3, [pc, #36]	; (8010a50 <LmHandlerProcess+0x54>)
 8010a2a:	78d9      	ldrb	r1, [r3, #3]
 8010a2c:	463b      	mov	r3, r7
 8010a2e:	2200      	movs	r2, #0
 8010a30:	4618      	mov	r0, r3
 8010a32:	f000 f8d7 	bl	8010be4 <LmHandlerSend>
 8010a36:	4603      	mov	r3, r0
 8010a38:	2b00      	cmp	r3, #0
 8010a3a:	d104      	bne.n	8010a46 <LmHandlerProcess+0x4a>
        {
            IsUplinkTxPending = false;
 8010a3c:	4b03      	ldr	r3, [pc, #12]	; (8010a4c <LmHandlerProcess+0x50>)
 8010a3e:	2200      	movs	r2, #0
 8010a40:	701a      	strb	r2, [r3, #0]
 8010a42:	e000      	b.n	8010a46 <LmHandlerProcess+0x4a>
        return;
 8010a44:	bf00      	nop
        }
    }
#endif /* LORAMAC_VERSION */
}
 8010a46:	3708      	adds	r7, #8
 8010a48:	46bd      	mov	sp, r7
 8010a4a:	bd80      	pop	{r7, pc}
 8010a4c:	200007c4 	.word	0x200007c4
 8010a50:	2000077c 	.word	0x2000077c

08010a54 <LmHandlerGetDutyCycleWaitTime>:

TimerTime_t LmHandlerGetDutyCycleWaitTime( void )
{
 8010a54:	b480      	push	{r7}
 8010a56:	af00      	add	r7, sp, #0
    return DutyCycleWaitTime;
 8010a58:	4b02      	ldr	r3, [pc, #8]	; (8010a64 <LmHandlerGetDutyCycleWaitTime+0x10>)
 8010a5a:	681b      	ldr	r3, [r3, #0]
}
 8010a5c:	4618      	mov	r0, r3
 8010a5e:	46bd      	mov	sp, r7
 8010a60:	bc80      	pop	{r7}
 8010a62:	4770      	bx	lr
 8010a64:	200007c0 	.word	0x200007c0

08010a68 <LmHandlerJoin>:

void LmHandlerJoin( ActivationType_t mode, bool forceRejoin )
{
 8010a68:	b580      	push	{r7, lr}
 8010a6a:	b092      	sub	sp, #72	; 0x48
 8010a6c:	af00      	add	r7, sp, #0
 8010a6e:	4603      	mov	r3, r0
 8010a70:	460a      	mov	r2, r1
 8010a72:	71fb      	strb	r3, [r7, #7]
 8010a74:	4613      	mov	r3, r2
 8010a76:	71bb      	strb	r3, [r7, #6]
    MlmeReq_t mlmeReq;

    mlmeReq.Type = MLME_JOIN;
 8010a78:	2301      	movs	r3, #1
 8010a7a:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34
    mlmeReq.Req.Join.Datarate = LmHandlerParams.TxDatarate;
 8010a7e:	4b46      	ldr	r3, [pc, #280]	; (8010b98 <LmHandlerJoin+0x130>)
 8010a80:	f993 3004 	ldrsb.w	r3, [r3, #4]
 8010a84:	b2db      	uxtb	r3, r3
 8010a86:	f887 3039 	strb.w	r3, [r7, #57]	; 0x39
    mlmeReq.Req.Join.TxPower = LmHandlerParams.TxPower;
 8010a8a:	4b43      	ldr	r3, [pc, #268]	; (8010b98 <LmHandlerJoin+0x130>)
 8010a8c:	f993 3005 	ldrsb.w	r3, [r3, #5]
 8010a90:	f887 303a 	strb.w	r3, [r7, #58]	; 0x3a

    if( mode == ACTIVATION_TYPE_OTAA )
 8010a94:	79fb      	ldrb	r3, [r7, #7]
 8010a96:	2b02      	cmp	r3, #2
 8010a98:	d10b      	bne.n	8010ab2 <LmHandlerJoin+0x4a>
    {
        mlmeReq.Req.Join.NetworkActivation = ACTIVATION_TYPE_OTAA;
 8010a9a:	2302      	movs	r3, #2
 8010a9c:	f887 3038 	strb.w	r3, [r7, #56]	; 0x38
        JoinParams.Mode = ACTIVATION_TYPE_OTAA;
 8010aa0:	4b3e      	ldr	r3, [pc, #248]	; (8010b9c <LmHandlerJoin+0x134>)
 8010aa2:	2202      	movs	r2, #2
 8010aa4:	71da      	strb	r2, [r3, #7]
        JoinParams.forceRejoin = forceRejoin;
 8010aa6:	4a3d      	ldr	r2, [pc, #244]	; (8010b9c <LmHandlerJoin+0x134>)
 8010aa8:	79bb      	ldrb	r3, [r7, #6]
 8010aaa:	7213      	strb	r3, [r2, #8]
        LoRaMacStart();
 8010aac:	f005 f936 	bl	8015d1c <LoRaMacStart>
 8010ab0:	e05c      	b.n	8010b6c <LmHandlerJoin+0x104>
    }
    else
    {
        MibRequestConfirm_t mibReq;

        mlmeReq.Req.Join.NetworkActivation = ACTIVATION_TYPE_ABP;
 8010ab2:	2301      	movs	r3, #1
 8010ab4:	f887 3038 	strb.w	r3, [r7, #56]	; 0x38
        JoinParams.Mode = ACTIVATION_TYPE_ABP;
 8010ab8:	4b38      	ldr	r3, [pc, #224]	; (8010b9c <LmHandlerJoin+0x134>)
 8010aba:	2201      	movs	r2, #1
 8010abc:	71da      	strb	r2, [r3, #7]
        JoinParams.Datarate = LmHandlerParams.TxDatarate;
 8010abe:	4b36      	ldr	r3, [pc, #216]	; (8010b98 <LmHandlerJoin+0x130>)
 8010ac0:	f993 2004 	ldrsb.w	r2, [r3, #4]
 8010ac4:	4b35      	ldr	r3, [pc, #212]	; (8010b9c <LmHandlerJoin+0x134>)
 8010ac6:	711a      	strb	r2, [r3, #4]
        JoinParams.TxPower = LmHandlerParams.TxPower;
 8010ac8:	4b33      	ldr	r3, [pc, #204]	; (8010b98 <LmHandlerJoin+0x130>)
 8010aca:	f993 2005 	ldrsb.w	r2, [r3, #5]
 8010ace:	4b33      	ldr	r3, [pc, #204]	; (8010b9c <LmHandlerJoin+0x134>)
 8010ad0:	715a      	strb	r2, [r3, #5]
        JoinParams.Status = LORAMAC_HANDLER_SUCCESS;
 8010ad2:	4b32      	ldr	r3, [pc, #200]	; (8010b9c <LmHandlerJoin+0x134>)
 8010ad4:	2200      	movs	r2, #0
 8010ad6:	719a      	strb	r2, [r3, #6]
        JoinParams.forceRejoin = forceRejoin;
 8010ad8:	4a30      	ldr	r2, [pc, #192]	; (8010b9c <LmHandlerJoin+0x134>)
 8010ada:	79bb      	ldrb	r3, [r7, #6]
 8010adc:	7213      	strb	r3, [r2, #8]

        if( CtxRestoreDone == false )
 8010ade:	4b30      	ldr	r3, [pc, #192]	; (8010ba0 <LmHandlerJoin+0x138>)
 8010ae0:	781b      	ldrb	r3, [r3, #0]
 8010ae2:	f083 0301 	eor.w	r3, r3, #1
 8010ae6:	b2db      	uxtb	r3, r3
 8010ae8:	2b00      	cmp	r3, #0
 8010aea:	d034      	beq.n	8010b56 <LmHandlerJoin+0xee>
        {
            /* Configure the default datarate */
            mibReq.Type = MIB_CHANNELS_DEFAULT_DATARATE;
 8010aec:	231f      	movs	r3, #31
 8010aee:	733b      	strb	r3, [r7, #12]
            mibReq.Param.ChannelsDefaultDatarate = LmHandlerParams.TxDatarate;
 8010af0:	4b29      	ldr	r3, [pc, #164]	; (8010b98 <LmHandlerJoin+0x130>)
 8010af2:	f993 3004 	ldrsb.w	r3, [r3, #4]
 8010af6:	743b      	strb	r3, [r7, #16]
            LoRaMacMibSetRequestConfirm( &mibReq );
 8010af8:	f107 030c 	add.w	r3, r7, #12
 8010afc:	4618      	mov	r0, r3
 8010afe:	f005 fbe3 	bl	80162c8 <LoRaMacMibSetRequestConfirm>

            mibReq.Type = MIB_CHANNELS_DATARATE;
 8010b02:	2320      	movs	r3, #32
 8010b04:	733b      	strb	r3, [r7, #12]
            mibReq.Param.ChannelsDatarate = LmHandlerParams.TxDatarate;
 8010b06:	4b24      	ldr	r3, [pc, #144]	; (8010b98 <LmHandlerJoin+0x130>)
 8010b08:	f993 3004 	ldrsb.w	r3, [r3, #4]
 8010b0c:	743b      	strb	r3, [r7, #16]
            LoRaMacMibSetRequestConfirm( &mibReq );
 8010b0e:	f107 030c 	add.w	r3, r7, #12
 8010b12:	4618      	mov	r0, r3
 8010b14:	f005 fbd8 	bl	80162c8 <LoRaMacMibSetRequestConfirm>

            /* Configure the default Tx Power */
            mibReq.Type = MIB_CHANNELS_DEFAULT_TX_POWER;
 8010b18:	2322      	movs	r3, #34	; 0x22
 8010b1a:	733b      	strb	r3, [r7, #12]
            mibReq.Param.ChannelsDefaultTxPower = LmHandlerParams.TxPower;
 8010b1c:	4b1e      	ldr	r3, [pc, #120]	; (8010b98 <LmHandlerJoin+0x130>)
 8010b1e:	f993 3005 	ldrsb.w	r3, [r3, #5]
 8010b22:	743b      	strb	r3, [r7, #16]
            LoRaMacMibSetRequestConfirm( &mibReq );
 8010b24:	f107 030c 	add.w	r3, r7, #12
 8010b28:	4618      	mov	r0, r3
 8010b2a:	f005 fbcd 	bl	80162c8 <LoRaMacMibSetRequestConfirm>

            mibReq.Type = MIB_CHANNELS_TX_POWER;
 8010b2e:	2321      	movs	r3, #33	; 0x21
 8010b30:	733b      	strb	r3, [r7, #12]
            mibReq.Param.ChannelsTxPower = LmHandlerParams.TxPower;
 8010b32:	4b19      	ldr	r3, [pc, #100]	; (8010b98 <LmHandlerJoin+0x130>)
 8010b34:	f993 3005 	ldrsb.w	r3, [r3, #5]
 8010b38:	743b      	strb	r3, [r7, #16]
            LoRaMacMibSetRequestConfirm( &mibReq );
 8010b3a:	f107 030c 	add.w	r3, r7, #12
 8010b3e:	4618      	mov	r0, r3
 8010b40:	f005 fbc2 	bl	80162c8 <LoRaMacMibSetRequestConfirm>

            /* Tell the MAC layer which network server version are we connecting too. */
            mibReq.Type = MIB_ABP_LORAWAN_VERSION;
 8010b44:	2329      	movs	r3, #41	; 0x29
 8010b46:	733b      	strb	r3, [r7, #12]
            mibReq.Param.AbpLrWanVersion.Value = ABP_ACTIVATION_LRWAN_VERSION;
 8010b48:	4b16      	ldr	r3, [pc, #88]	; (8010ba4 <LmHandlerJoin+0x13c>)
 8010b4a:	613b      	str	r3, [r7, #16]
            LoRaMacMibSetRequestConfirm( &mibReq );
 8010b4c:	f107 030c 	add.w	r3, r7, #12
 8010b50:	4618      	mov	r0, r3
 8010b52:	f005 fbb9 	bl	80162c8 <LoRaMacMibSetRequestConfirm>
        }

        LoRaMacStart();
 8010b56:	f005 f8e1 	bl	8015d1c <LoRaMacStart>
        mibReq.Type = MIB_NETWORK_ACTIVATION;
 8010b5a:	2301      	movs	r3, #1
 8010b5c:	733b      	strb	r3, [r7, #12]
        mibReq.Param.NetworkActivation = ACTIVATION_TYPE_ABP;
 8010b5e:	2301      	movs	r3, #1
 8010b60:	743b      	strb	r3, [r7, #16]
        LoRaMacMibSetRequestConfirm( &mibReq );
 8010b62:	f107 030c 	add.w	r3, r7, #12
 8010b66:	4618      	mov	r0, r3
 8010b68:	f005 fbae 	bl	80162c8 <LoRaMacMibSetRequestConfirm>
        LmHandlerRequestClass( LmHandlerParams.DefaultClass );
#endif /* LORAMAC_VERSION */
    }

#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    if( ( CtxRestoreDone == false ) || ( forceRejoin == true ) )
 8010b6c:	4b0c      	ldr	r3, [pc, #48]	; (8010ba0 <LmHandlerJoin+0x138>)
 8010b6e:	781b      	ldrb	r3, [r3, #0]
 8010b70:	f083 0301 	eor.w	r3, r3, #1
 8010b74:	b2db      	uxtb	r3, r3
 8010b76:	2b00      	cmp	r3, #0
 8010b78:	d102      	bne.n	8010b80 <LmHandlerJoin+0x118>
 8010b7a:	79bb      	ldrb	r3, [r7, #6]
 8010b7c:	2b00      	cmp	r3, #0
 8010b7e:	d004      	beq.n	8010b8a <LmHandlerJoin+0x122>
    {
        /* Starts the join procedure */
        LoRaMacMlmeRequest( &mlmeReq );
 8010b80:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8010b84:	4618      	mov	r0, r3
 8010b86:	f005 ff49 	bl	8016a1c <LoRaMacMlmeRequest>
    }
    DutyCycleWaitTime = mlmeReq.ReqReturn.DutyCycleWaitTime;
 8010b8a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8010b8c:	4a06      	ldr	r2, [pc, #24]	; (8010ba8 <LmHandlerJoin+0x140>)
 8010b8e:	6013      	str	r3, [r2, #0]
#endif /* LORAMAC_VERSION */
}
 8010b90:	bf00      	nop
 8010b92:	3748      	adds	r7, #72	; 0x48
 8010b94:	46bd      	mov	sp, r7
 8010b96:	bd80      	pop	{r7, pc}
 8010b98:	2000077c 	.word	0x2000077c
 8010b9c:	20000094 	.word	0x20000094
 8010ba0:	200008ba 	.word	0x200008ba
 8010ba4:	01000400 	.word	0x01000400
 8010ba8:	200007c0 	.word	0x200007c0

08010bac <LmHandlerJoinStatus>:

LmHandlerFlagStatus_t LmHandlerJoinStatus( void )
{
 8010bac:	b580      	push	{r7, lr}
 8010bae:	b08c      	sub	sp, #48	; 0x30
 8010bb0:	af00      	add	r7, sp, #0
    MibRequestConfirm_t mibReq;
    LoRaMacStatus_t status;

    mibReq.Type = MIB_NETWORK_ACTIVATION;
 8010bb2:	2301      	movs	r3, #1
 8010bb4:	713b      	strb	r3, [r7, #4]
    status = LoRaMacMibGetRequestConfirm( &mibReq );
 8010bb6:	1d3b      	adds	r3, r7, #4
 8010bb8:	4618      	mov	r0, r3
 8010bba:	f005 f9ad 	bl	8015f18 <LoRaMacMibGetRequestConfirm>
 8010bbe:	4603      	mov	r3, r0
 8010bc0:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

    if( status == LORAMAC_STATUS_OK )
 8010bc4:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8010bc8:	2b00      	cmp	r3, #0
 8010bca:	d106      	bne.n	8010bda <LmHandlerJoinStatus+0x2e>
    {
        if( mibReq.Param.NetworkActivation == ACTIVATION_TYPE_NONE )
 8010bcc:	7a3b      	ldrb	r3, [r7, #8]
 8010bce:	2b00      	cmp	r3, #0
 8010bd0:	d101      	bne.n	8010bd6 <LmHandlerJoinStatus+0x2a>
        {
            return LORAMAC_HANDLER_RESET;
 8010bd2:	2300      	movs	r3, #0
 8010bd4:	e002      	b.n	8010bdc <LmHandlerJoinStatus+0x30>
        }
        else
        {
            return LORAMAC_HANDLER_SET;
 8010bd6:	2301      	movs	r3, #1
 8010bd8:	e000      	b.n	8010bdc <LmHandlerJoinStatus+0x30>
        }
    }
    else
    {
        return LORAMAC_HANDLER_RESET;
 8010bda:	2300      	movs	r3, #0
    }
}
 8010bdc:	4618      	mov	r0, r3
 8010bde:	3730      	adds	r7, #48	; 0x30
 8010be0:	46bd      	mov	sp, r7
 8010be2:	bd80      	pop	{r7, pc}

08010be4 <LmHandlerSend>:

LmHandlerErrorStatus_t LmHandlerSend( LmHandlerAppData_t *appData, LmHandlerMsgTypes_t isTxConfirmed,
                                      bool allowDelayedTx )
{
 8010be4:	b580      	push	{r7, lr}
 8010be6:	b08a      	sub	sp, #40	; 0x28
 8010be8:	af00      	add	r7, sp, #0
 8010bea:	6078      	str	r0, [r7, #4]
 8010bec:	460b      	mov	r3, r1
 8010bee:	70fb      	strb	r3, [r7, #3]
 8010bf0:	4613      	mov	r3, r2
 8010bf2:	70bb      	strb	r3, [r7, #2]
    LoRaMacStatus_t status;
    LmHandlerErrorStatus_t lmhStatus = LORAMAC_HANDLER_ERROR;
 8010bf4:	23ff      	movs	r3, #255	; 0xff
 8010bf6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    McpsReq_t mcpsReq;
    LoRaMacTxInfo_t txInfo;

    if( LoRaMacIsBusy() == true )
 8010bfa:	f002 faa7 	bl	801314c <LoRaMacIsBusy>
 8010bfe:	4603      	mov	r3, r0
 8010c00:	2b00      	cmp	r3, #0
 8010c02:	d002      	beq.n	8010c0a <LmHandlerSend+0x26>
    {
        return LORAMAC_HANDLER_BUSY_ERROR;
 8010c04:	f06f 0301 	mvn.w	r3, #1
 8010c08:	e0ab      	b.n	8010d62 <LmHandlerSend+0x17e>
    }

    if( LoRaMacIsStopped() == true )
 8010c0a:	f002 fac7 	bl	801319c <LoRaMacIsStopped>
 8010c0e:	4603      	mov	r3, r0
 8010c10:	2b00      	cmp	r3, #0
 8010c12:	d002      	beq.n	8010c1a <LmHandlerSend+0x36>
    {
        return LORAMAC_HANDLER_NO_NETWORK_JOINED;
 8010c14:	f06f 0302 	mvn.w	r3, #2
 8010c18:	e0a3      	b.n	8010d62 <LmHandlerSend+0x17e>
    }

    if( LmHandlerJoinStatus( ) != LORAMAC_HANDLER_SET )
 8010c1a:	f7ff ffc7 	bl	8010bac <LmHandlerJoinStatus>
 8010c1e:	4603      	mov	r3, r0
 8010c20:	2b01      	cmp	r3, #1
 8010c22:	d00a      	beq.n	8010c3a <LmHandlerSend+0x56>
    {
        /* The network isn't joined, try again. */
        LmHandlerJoin( JoinParams.Mode, JoinParams.forceRejoin );
 8010c24:	4b51      	ldr	r3, [pc, #324]	; (8010d6c <LmHandlerSend+0x188>)
 8010c26:	79db      	ldrb	r3, [r3, #7]
 8010c28:	4a50      	ldr	r2, [pc, #320]	; (8010d6c <LmHandlerSend+0x188>)
 8010c2a:	7a12      	ldrb	r2, [r2, #8]
 8010c2c:	4611      	mov	r1, r2
 8010c2e:	4618      	mov	r0, r3
 8010c30:	f7ff ff1a 	bl	8010a68 <LmHandlerJoin>
        return LORAMAC_HANDLER_NO_NETWORK_JOINED;
 8010c34:	f06f 0302 	mvn.w	r3, #2
 8010c38:	e093      	b.n	8010d62 <LmHandlerSend+0x17e>
    {
        return LORAMAC_HANDLER_COMPLIANCE_RUNNING;
    }
#endif /* LORAMAC_VERSION */

    TxParams.MsgType = isTxConfirmed;
 8010c3a:	4a4d      	ldr	r2, [pc, #308]	; (8010d70 <LmHandlerSend+0x18c>)
 8010c3c:	78fb      	ldrb	r3, [r7, #3]
 8010c3e:	7213      	strb	r3, [r2, #8]
    mcpsReq.Type = ( isTxConfirmed == LORAMAC_HANDLER_UNCONFIRMED_MSG ) ? MCPS_UNCONFIRMED : MCPS_CONFIRMED;
 8010c40:	78fb      	ldrb	r3, [r7, #3]
 8010c42:	2b00      	cmp	r3, #0
 8010c44:	bf14      	ite	ne
 8010c46:	2301      	movne	r3, #1
 8010c48:	2300      	moveq	r3, #0
 8010c4a:	b2db      	uxtb	r3, r3
 8010c4c:	743b      	strb	r3, [r7, #16]
    mcpsReq.Req.Unconfirmed.Datarate = LmHandlerParams.TxDatarate;
 8010c4e:	4b49      	ldr	r3, [pc, #292]	; (8010d74 <LmHandlerSend+0x190>)
 8010c50:	f993 3004 	ldrsb.w	r3, [r3, #4]
 8010c54:	77bb      	strb	r3, [r7, #30]
    if( LoRaMacQueryTxPossible( appData->BufferSize, &txInfo ) != LORAMAC_STATUS_OK )
 8010c56:	687b      	ldr	r3, [r7, #4]
 8010c58:	785b      	ldrb	r3, [r3, #1]
 8010c5a:	f107 020c 	add.w	r2, r7, #12
 8010c5e:	4611      	mov	r1, r2
 8010c60:	4618      	mov	r0, r3
 8010c62:	f005 f8c9 	bl	8015df8 <LoRaMacQueryTxPossible>
 8010c66:	4603      	mov	r3, r0
 8010c68:	2b00      	cmp	r3, #0
 8010c6a:	d009      	beq.n	8010c80 <LmHandlerSend+0x9c>
    {
        /* Send empty frame in order to flush MAC commands */
        mcpsReq.Type = MCPS_UNCONFIRMED;
 8010c6c:	2300      	movs	r3, #0
 8010c6e:	743b      	strb	r3, [r7, #16]
        mcpsReq.Req.Unconfirmed.fBuffer = NULL;
 8010c70:	2300      	movs	r3, #0
 8010c72:	61bb      	str	r3, [r7, #24]
        mcpsReq.Req.Unconfirmed.fBufferSize = 0;
 8010c74:	2300      	movs	r3, #0
 8010c76:	83bb      	strh	r3, [r7, #28]
        lmhStatus = LORAMAC_HANDLER_PAYLOAD_LENGTH_RESTRICTED;
 8010c78:	23f9      	movs	r3, #249	; 0xf9
 8010c7a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8010c7e:	e009      	b.n	8010c94 <LmHandlerSend+0xb0>
    }
    else
    {
        mcpsReq.Req.Unconfirmed.fPort = appData->Port;
 8010c80:	687b      	ldr	r3, [r7, #4]
 8010c82:	781b      	ldrb	r3, [r3, #0]
 8010c84:	753b      	strb	r3, [r7, #20]
        mcpsReq.Req.Unconfirmed.fBufferSize = appData->BufferSize;
 8010c86:	687b      	ldr	r3, [r7, #4]
 8010c88:	785b      	ldrb	r3, [r3, #1]
 8010c8a:	b29b      	uxth	r3, r3
 8010c8c:	83bb      	strh	r3, [r7, #28]
        mcpsReq.Req.Unconfirmed.fBuffer = appData->Buffer;
 8010c8e:	687b      	ldr	r3, [r7, #4]
 8010c90:	685b      	ldr	r3, [r3, #4]
 8010c92:	61bb      	str	r3, [r7, #24]
    }

    TxParams.AppData = *appData;
 8010c94:	4b36      	ldr	r3, [pc, #216]	; (8010d70 <LmHandlerSend+0x18c>)
 8010c96:	687a      	ldr	r2, [r7, #4]
 8010c98:	3310      	adds	r3, #16
 8010c9a:	e892 0003 	ldmia.w	r2, {r0, r1}
 8010c9e:	e883 0003 	stmia.w	r3, {r0, r1}
    TxParams.Datarate = LmHandlerParams.TxDatarate;
 8010ca2:	4b34      	ldr	r3, [pc, #208]	; (8010d74 <LmHandlerSend+0x190>)
 8010ca4:	f993 2004 	ldrsb.w	r2, [r3, #4]
 8010ca8:	4b31      	ldr	r3, [pc, #196]	; (8010d70 <LmHandlerSend+0x18c>)
 8010caa:	729a      	strb	r2, [r3, #10]

    status = LoRaMacMcpsRequest( &mcpsReq, allowDelayedTx );
 8010cac:	78ba      	ldrb	r2, [r7, #2]
 8010cae:	f107 0310 	add.w	r3, r7, #16
 8010cb2:	4611      	mov	r1, r2
 8010cb4:	4618      	mov	r0, r3
 8010cb6:	f006 f849 	bl	8016d4c <LoRaMacMcpsRequest>
 8010cba:	4603      	mov	r3, r0
 8010cbc:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
    DutyCycleWaitTime = mcpsReq.ReqReturn.DutyCycleWaitTime;
 8010cc0:	6a3b      	ldr	r3, [r7, #32]
 8010cc2:	4a2d      	ldr	r2, [pc, #180]	; (8010d78 <LmHandlerSend+0x194>)
 8010cc4:	6013      	str	r3, [r2, #0]

    switch( status )
 8010cc6:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8010cca:	2b11      	cmp	r3, #17
 8010ccc:	d842      	bhi.n	8010d54 <LmHandlerSend+0x170>
 8010cce:	a201      	add	r2, pc, #4	; (adr r2, 8010cd4 <LmHandlerSend+0xf0>)
 8010cd0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010cd4:	08010d1d 	.word	0x08010d1d
 8010cd8:	08010d35 	.word	0x08010d35
 8010cdc:	08010d55 	.word	0x08010d55
 8010ce0:	08010d55 	.word	0x08010d55
 8010ce4:	08010d55 	.word	0x08010d55
 8010ce8:	08010d55 	.word	0x08010d55
 8010cec:	08010d55 	.word	0x08010d55
 8010cf0:	08010d3d 	.word	0x08010d3d
 8010cf4:	08010d55 	.word	0x08010d55
 8010cf8:	08010d55 	.word	0x08010d55
 8010cfc:	08010d55 	.word	0x08010d55
 8010d00:	08010d4d 	.word	0x08010d4d
 8010d04:	08010d55 	.word	0x08010d55
 8010d08:	08010d55 	.word	0x08010d55
 8010d0c:	08010d35 	.word	0x08010d35
 8010d10:	08010d35 	.word	0x08010d35
 8010d14:	08010d35 	.word	0x08010d35
 8010d18:	08010d45 	.word	0x08010d45
    {
        case LORAMAC_STATUS_OK:
#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
            IsUplinkTxPending = false;
 8010d1c:	4b17      	ldr	r3, [pc, #92]	; (8010d7c <LmHandlerSend+0x198>)
 8010d1e:	2200      	movs	r2, #0
 8010d20:	701a      	strb	r2, [r3, #0]
#endif /* LORAMAC_VERSION */
            if( lmhStatus != LORAMAC_HANDLER_PAYLOAD_LENGTH_RESTRICTED )
 8010d22:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8010d26:	f113 0f07 	cmn.w	r3, #7
 8010d2a:	d017      	beq.n	8010d5c <LmHandlerSend+0x178>
            {
                lmhStatus = LORAMAC_HANDLER_SUCCESS;
 8010d2c:	2300      	movs	r3, #0
 8010d2e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
            }
            break;
 8010d32:	e013      	b.n	8010d5c <LmHandlerSend+0x178>
        case LORAMAC_STATUS_BUSY:
        case LORAMAC_STATUS_BUSY_UPLINK_COLLISION:
        case LORAMAC_STATUS_BUSY_BEACON_RESERVED_TIME:
        case LORAMAC_STATUS_BUSY_PING_SLOT_WINDOW_TIME:
            lmhStatus = LORAMAC_HANDLER_BUSY_ERROR;
 8010d34:	23fe      	movs	r3, #254	; 0xfe
 8010d36:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
            break;
 8010d3a:	e010      	b.n	8010d5e <LmHandlerSend+0x17a>
        case LORAMAC_STATUS_NO_NETWORK_JOINED:
            lmhStatus = LORAMAC_HANDLER_NO_NETWORK_JOINED;
 8010d3c:	23fd      	movs	r3, #253	; 0xfd
 8010d3e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
            break;
 8010d42:	e00c      	b.n	8010d5e <LmHandlerSend+0x17a>
        case LORAMAC_STATUS_CRYPTO_ERROR:
            lmhStatus = LORAMAC_HANDLER_CRYPTO_ERROR;
 8010d44:	23fb      	movs	r3, #251	; 0xfb
 8010d46:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
            break;
 8010d4a:	e008      	b.n	8010d5e <LmHandlerSend+0x17a>
        case LORAMAC_STATUS_DUTYCYCLE_RESTRICTED:
            lmhStatus = LORAMAC_HANDLER_DUTYCYCLE_RESTRICTED;
 8010d4c:	23fa      	movs	r3, #250	; 0xfa
 8010d4e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
            break;
 8010d52:	e004      	b.n	8010d5e <LmHandlerSend+0x17a>
        case LORAMAC_STATUS_REGION_NOT_SUPPORTED:
        case LORAMAC_STATUS_NO_FREE_CHANNEL_FOUND:
        case LORAMAC_STATUS_NO_CHANNEL_FOUND:
        case LORAMAC_STATUS_LENGTH_ERROR:
        default:
            lmhStatus = LORAMAC_HANDLER_ERROR;
 8010d54:	23ff      	movs	r3, #255	; 0xff
 8010d56:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
            break;
 8010d5a:	e000      	b.n	8010d5e <LmHandlerSend+0x17a>
            break;
 8010d5c:	bf00      	nop
    }

    return lmhStatus;
 8010d5e:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
}
 8010d62:	4618      	mov	r0, r3
 8010d64:	3728      	adds	r7, #40	; 0x28
 8010d66:	46bd      	mov	sp, r7
 8010d68:	bd80      	pop	{r7, pc}
 8010d6a:	bf00      	nop
 8010d6c:	20000094 	.word	0x20000094
 8010d70:	200000a0 	.word	0x200000a0
 8010d74:	2000077c 	.word	0x2000077c
 8010d78:	200007c0 	.word	0x200007c0
 8010d7c:	200007c4 	.word	0x200007c4

08010d80 <LmHandlerDeviceTimeReq>:

LmHandlerErrorStatus_t LmHandlerDeviceTimeReq( void )
{
 8010d80:	b580      	push	{r7, lr}
 8010d82:	b086      	sub	sp, #24
 8010d84:	af00      	add	r7, sp, #0
    LoRaMacStatus_t status;
    MlmeReq_t mlmeReq;

    mlmeReq.Type = MLME_DEVICE_TIME;
 8010d86:	2309      	movs	r3, #9
 8010d88:	703b      	strb	r3, [r7, #0]

    status = LoRaMacMlmeRequest( &mlmeReq );
 8010d8a:	463b      	mov	r3, r7
 8010d8c:	4618      	mov	r0, r3
 8010d8e:	f005 fe45 	bl	8016a1c <LoRaMacMlmeRequest>
 8010d92:	4603      	mov	r3, r0
 8010d94:	75fb      	strb	r3, [r7, #23]
    DutyCycleWaitTime = mlmeReq.ReqReturn.DutyCycleWaitTime;
 8010d96:	693b      	ldr	r3, [r7, #16]
 8010d98:	4a06      	ldr	r2, [pc, #24]	; (8010db4 <LmHandlerDeviceTimeReq+0x34>)
 8010d9a:	6013      	str	r3, [r2, #0]

    if( status == LORAMAC_STATUS_OK )
 8010d9c:	7dfb      	ldrb	r3, [r7, #23]
 8010d9e:	2b00      	cmp	r3, #0
 8010da0:	d101      	bne.n	8010da6 <LmHandlerDeviceTimeReq+0x26>
    {
        return LORAMAC_HANDLER_SUCCESS;
 8010da2:	2300      	movs	r3, #0
 8010da4:	e001      	b.n	8010daa <LmHandlerDeviceTimeReq+0x2a>
    }
    else
    {
        return LORAMAC_HANDLER_ERROR;
 8010da6:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
    }
}
 8010daa:	4618      	mov	r0, r3
 8010dac:	3718      	adds	r7, #24
 8010dae:	46bd      	mov	sp, r7
 8010db0:	bd80      	pop	{r7, pc}
 8010db2:	bf00      	nop
 8010db4:	200007c0 	.word	0x200007c0

08010db8 <LmHandlerPingSlotReq>:
    }
}
#endif /* LORAMAC_CLASSB_ENABLED == 1 */

LmHandlerErrorStatus_t LmHandlerPingSlotReq( uint8_t periodicity )
{
 8010db8:	b480      	push	{r7}
 8010dba:	b083      	sub	sp, #12
 8010dbc:	af00      	add	r7, sp, #0
 8010dbe:	4603      	mov	r3, r0
 8010dc0:	71fb      	strb	r3, [r7, #7]
        return LmHandlerSend( &appData, LmHandlerParams.IsTxConfirmed, false );
    }
    else
#endif /* LORAMAC_CLASSB_ENABLED == 1 */
    {
        return LORAMAC_HANDLER_ERROR;
 8010dc2:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
    }
}
 8010dc6:	4618      	mov	r0, r3
 8010dc8:	370c      	adds	r7, #12
 8010dca:	46bd      	mov	sp, r7
 8010dcc:	bc80      	pop	{r7}
 8010dce:	4770      	bx	lr

08010dd0 <LmHandlerRequestClass>:

LmHandlerErrorStatus_t LmHandlerRequestClass( DeviceClass_t newClass )
{
 8010dd0:	b580      	push	{r7, lr}
 8010dd2:	b08e      	sub	sp, #56	; 0x38
 8010dd4:	af00      	add	r7, sp, #0
 8010dd6:	4603      	mov	r3, r0
 8010dd8:	71fb      	strb	r3, [r7, #7]
    MibRequestConfirm_t mibReq;
    DeviceClass_t currentClass;
    LmHandlerErrorStatus_t errorStatus = LORAMAC_HANDLER_SUCCESS;
 8010dda:	2300      	movs	r3, #0
 8010ddc:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37

    if( LoRaMacIsBusy() == true )
 8010de0:	f002 f9b4 	bl	801314c <LoRaMacIsBusy>
 8010de4:	4603      	mov	r3, r0
 8010de6:	2b00      	cmp	r3, #0
 8010de8:	d002      	beq.n	8010df0 <LmHandlerRequestClass+0x20>
    {
        return LORAMAC_HANDLER_BUSY_ERROR;
 8010dea:	f06f 0301 	mvn.w	r3, #1
 8010dee:	e071      	b.n	8010ed4 <LmHandlerRequestClass+0x104>
    }

    if( LmHandlerJoinStatus() != LORAMAC_HANDLER_SET )
 8010df0:	f7ff fedc 	bl	8010bac <LmHandlerJoinStatus>
 8010df4:	4603      	mov	r3, r0
 8010df6:	2b01      	cmp	r3, #1
 8010df8:	d002      	beq.n	8010e00 <LmHandlerRequestClass+0x30>
    {
        return LORAMAC_HANDLER_NO_NETWORK_JOINED;
 8010dfa:	f06f 0302 	mvn.w	r3, #2
 8010dfe:	e069      	b.n	8010ed4 <LmHandlerRequestClass+0x104>
    }

    mibReq.Type = MIB_DEVICE_CLASS;
 8010e00:	2300      	movs	r3, #0
 8010e02:	733b      	strb	r3, [r7, #12]
    if( LoRaMacMibGetRequestConfirm( &mibReq ) != LORAMAC_STATUS_OK )
 8010e04:	f107 030c 	add.w	r3, r7, #12
 8010e08:	4618      	mov	r0, r3
 8010e0a:	f005 f885 	bl	8015f18 <LoRaMacMibGetRequestConfirm>
 8010e0e:	4603      	mov	r3, r0
 8010e10:	2b00      	cmp	r3, #0
 8010e12:	d002      	beq.n	8010e1a <LmHandlerRequestClass+0x4a>
    {
        return LORAMAC_HANDLER_ERROR;
 8010e14:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8010e18:	e05c      	b.n	8010ed4 <LmHandlerRequestClass+0x104>
    }
    currentClass = mibReq.Param.Class;
 8010e1a:	7c3b      	ldrb	r3, [r7, #16]
 8010e1c:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36

    /* Attempt to switch only if class update */
    if( currentClass != newClass )
 8010e20:	f897 2036 	ldrb.w	r2, [r7, #54]	; 0x36
 8010e24:	79fb      	ldrb	r3, [r7, #7]
 8010e26:	429a      	cmp	r2, r3
 8010e28:	d052      	beq.n	8010ed0 <LmHandlerRequestClass+0x100>
    {
        switch( newClass )
 8010e2a:	79fb      	ldrb	r3, [r7, #7]
 8010e2c:	2b02      	cmp	r3, #2
 8010e2e:	d028      	beq.n	8010e82 <LmHandlerRequestClass+0xb2>
 8010e30:	2b02      	cmp	r3, #2
 8010e32:	dc48      	bgt.n	8010ec6 <LmHandlerRequestClass+0xf6>
 8010e34:	2b00      	cmp	r3, #0
 8010e36:	d002      	beq.n	8010e3e <LmHandlerRequestClass+0x6e>
 8010e38:	2b01      	cmp	r3, #1
 8010e3a:	d01e      	beq.n	8010e7a <LmHandlerRequestClass+0xaa>
                        }
                    }
                }
                break;
            default:
                break;
 8010e3c:	e043      	b.n	8010ec6 <LmHandlerRequestClass+0xf6>
                    if( currentClass != CLASS_A )
 8010e3e:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
 8010e42:	2b00      	cmp	r3, #0
 8010e44:	d041      	beq.n	8010eca <LmHandlerRequestClass+0xfa>
                        mibReq.Param.Class = newClass;
 8010e46:	79fb      	ldrb	r3, [r7, #7]
 8010e48:	743b      	strb	r3, [r7, #16]
                        if( LoRaMacMibSetRequestConfirm( &mibReq ) == LORAMAC_STATUS_OK )
 8010e4a:	f107 030c 	add.w	r3, r7, #12
 8010e4e:	4618      	mov	r0, r3
 8010e50:	f005 fa3a 	bl	80162c8 <LoRaMacMibSetRequestConfirm>
 8010e54:	4603      	mov	r3, r0
 8010e56:	2b00      	cmp	r3, #0
 8010e58:	d10b      	bne.n	8010e72 <LmHandlerRequestClass+0xa2>
                            if( LmHandlerCallbacks->OnClassChange != NULL )
 8010e5a:	4b20      	ldr	r3, [pc, #128]	; (8010edc <LmHandlerRequestClass+0x10c>)
 8010e5c:	681b      	ldr	r3, [r3, #0]
 8010e5e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8010e60:	2b00      	cmp	r3, #0
 8010e62:	d032      	beq.n	8010eca <LmHandlerRequestClass+0xfa>
                                LmHandlerCallbacks->OnClassChange( newClass );
 8010e64:	4b1d      	ldr	r3, [pc, #116]	; (8010edc <LmHandlerRequestClass+0x10c>)
 8010e66:	681b      	ldr	r3, [r3, #0]
 8010e68:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8010e6a:	79fa      	ldrb	r2, [r7, #7]
 8010e6c:	4610      	mov	r0, r2
 8010e6e:	4798      	blx	r3
                break;
 8010e70:	e02b      	b.n	8010eca <LmHandlerRequestClass+0xfa>
                            errorStatus = LORAMAC_HANDLER_ERROR;
 8010e72:	23ff      	movs	r3, #255	; 0xff
 8010e74:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
                break;
 8010e78:	e027      	b.n	8010eca <LmHandlerRequestClass+0xfa>
                    errorStatus = LORAMAC_HANDLER_ERROR;
 8010e7a:	23ff      	movs	r3, #255	; 0xff
 8010e7c:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
                break;
 8010e80:	e026      	b.n	8010ed0 <LmHandlerRequestClass+0x100>
                    if( currentClass != CLASS_A )
 8010e82:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
 8010e86:	2b00      	cmp	r3, #0
 8010e88:	d003      	beq.n	8010e92 <LmHandlerRequestClass+0xc2>
                        errorStatus = LORAMAC_HANDLER_ERROR;
 8010e8a:	23ff      	movs	r3, #255	; 0xff
 8010e8c:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
                break;
 8010e90:	e01d      	b.n	8010ece <LmHandlerRequestClass+0xfe>
                        mibReq.Param.Class = newClass;
 8010e92:	79fb      	ldrb	r3, [r7, #7]
 8010e94:	743b      	strb	r3, [r7, #16]
                        if( LoRaMacMibSetRequestConfirm( &mibReq ) == LORAMAC_STATUS_OK )
 8010e96:	f107 030c 	add.w	r3, r7, #12
 8010e9a:	4618      	mov	r0, r3
 8010e9c:	f005 fa14 	bl	80162c8 <LoRaMacMibSetRequestConfirm>
 8010ea0:	4603      	mov	r3, r0
 8010ea2:	2b00      	cmp	r3, #0
 8010ea4:	d10b      	bne.n	8010ebe <LmHandlerRequestClass+0xee>
                            if( LmHandlerCallbacks->OnClassChange != NULL )
 8010ea6:	4b0d      	ldr	r3, [pc, #52]	; (8010edc <LmHandlerRequestClass+0x10c>)
 8010ea8:	681b      	ldr	r3, [r3, #0]
 8010eaa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8010eac:	2b00      	cmp	r3, #0
 8010eae:	d00e      	beq.n	8010ece <LmHandlerRequestClass+0xfe>
                                LmHandlerCallbacks->OnClassChange( newClass );
 8010eb0:	4b0a      	ldr	r3, [pc, #40]	; (8010edc <LmHandlerRequestClass+0x10c>)
 8010eb2:	681b      	ldr	r3, [r3, #0]
 8010eb4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8010eb6:	79fa      	ldrb	r2, [r7, #7]
 8010eb8:	4610      	mov	r0, r2
 8010eba:	4798      	blx	r3
                break;
 8010ebc:	e007      	b.n	8010ece <LmHandlerRequestClass+0xfe>
                            errorStatus = LORAMAC_HANDLER_ERROR;
 8010ebe:	23ff      	movs	r3, #255	; 0xff
 8010ec0:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
                break;
 8010ec4:	e003      	b.n	8010ece <LmHandlerRequestClass+0xfe>
                break;
 8010ec6:	bf00      	nop
 8010ec8:	e002      	b.n	8010ed0 <LmHandlerRequestClass+0x100>
                break;
 8010eca:	bf00      	nop
 8010ecc:	e000      	b.n	8010ed0 <LmHandlerRequestClass+0x100>
                break;
 8010ece:	bf00      	nop
        }
    }
    return errorStatus;
 8010ed0:	f997 3037 	ldrsb.w	r3, [r7, #55]	; 0x37
}
 8010ed4:	4618      	mov	r0, r3
 8010ed6:	3738      	adds	r7, #56	; 0x38
 8010ed8:	46bd      	mov	sp, r7
 8010eda:	bd80      	pop	{r7, pc}
 8010edc:	20000794 	.word	0x20000794

08010ee0 <LmHandlerGetCurrentClass>:

LmHandlerErrorStatus_t LmHandlerGetCurrentClass( DeviceClass_t *deviceClass )
{
 8010ee0:	b580      	push	{r7, lr}
 8010ee2:	b08c      	sub	sp, #48	; 0x30
 8010ee4:	af00      	add	r7, sp, #0
 8010ee6:	6078      	str	r0, [r7, #4]
    MibRequestConfirm_t mibReq;
    if( deviceClass == NULL )
 8010ee8:	687b      	ldr	r3, [r7, #4]
 8010eea:	2b00      	cmp	r3, #0
 8010eec:	d102      	bne.n	8010ef4 <LmHandlerGetCurrentClass+0x14>
    {
        return LORAMAC_HANDLER_ERROR;
 8010eee:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8010ef2:	e010      	b.n	8010f16 <LmHandlerGetCurrentClass+0x36>
    }

    mibReq.Type = MIB_DEVICE_CLASS;
 8010ef4:	2300      	movs	r3, #0
 8010ef6:	723b      	strb	r3, [r7, #8]
    if( LoRaMacMibGetRequestConfirm( &mibReq ) != LORAMAC_STATUS_OK )
 8010ef8:	f107 0308 	add.w	r3, r7, #8
 8010efc:	4618      	mov	r0, r3
 8010efe:	f005 f80b 	bl	8015f18 <LoRaMacMibGetRequestConfirm>
 8010f02:	4603      	mov	r3, r0
 8010f04:	2b00      	cmp	r3, #0
 8010f06:	d002      	beq.n	8010f0e <LmHandlerGetCurrentClass+0x2e>
    {
        return LORAMAC_HANDLER_ERROR;
 8010f08:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8010f0c:	e003      	b.n	8010f16 <LmHandlerGetCurrentClass+0x36>
    }

    *deviceClass = mibReq.Param.Class;
 8010f0e:	7b3a      	ldrb	r2, [r7, #12]
 8010f10:	687b      	ldr	r3, [r7, #4]
 8010f12:	701a      	strb	r2, [r3, #0]
    return LORAMAC_HANDLER_SUCCESS;
 8010f14:	2300      	movs	r3, #0
}
 8010f16:	4618      	mov	r0, r3
 8010f18:	3730      	adds	r7, #48	; 0x30
 8010f1a:	46bd      	mov	sp, r7
 8010f1c:	bd80      	pop	{r7, pc}
	...

08010f20 <LmHandlerGetTxDatarate>:

LmHandlerErrorStatus_t LmHandlerGetTxDatarate( int8_t *txDatarate )
{
 8010f20:	b580      	push	{r7, lr}
 8010f22:	b08c      	sub	sp, #48	; 0x30
 8010f24:	af00      	add	r7, sp, #0
 8010f26:	6078      	str	r0, [r7, #4]
    MibRequestConfirm_t mibGet;
    if( txDatarate == NULL )
 8010f28:	687b      	ldr	r3, [r7, #4]
 8010f2a:	2b00      	cmp	r3, #0
 8010f2c:	d102      	bne.n	8010f34 <LmHandlerGetTxDatarate+0x14>
    {
        return LORAMAC_HANDLER_ERROR;
 8010f2e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8010f32:	e016      	b.n	8010f62 <LmHandlerGetTxDatarate+0x42>
    }

    mibGet.Type = MIB_CHANNELS_DATARATE;
 8010f34:	2320      	movs	r3, #32
 8010f36:	723b      	strb	r3, [r7, #8]
    if( LoRaMacMibGetRequestConfirm( &mibGet ) != LORAMAC_STATUS_OK )
 8010f38:	f107 0308 	add.w	r3, r7, #8
 8010f3c:	4618      	mov	r0, r3
 8010f3e:	f004 ffeb 	bl	8015f18 <LoRaMacMibGetRequestConfirm>
 8010f42:	4603      	mov	r3, r0
 8010f44:	2b00      	cmp	r3, #0
 8010f46:	d002      	beq.n	8010f4e <LmHandlerGetTxDatarate+0x2e>
    {
        return LORAMAC_HANDLER_ERROR;
 8010f48:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8010f4c:	e009      	b.n	8010f62 <LmHandlerGetTxDatarate+0x42>
    }

    *txDatarate = mibGet.Param.ChannelsDatarate;
 8010f4e:	f997 200c 	ldrsb.w	r2, [r7, #12]
 8010f52:	687b      	ldr	r3, [r7, #4]
 8010f54:	701a      	strb	r2, [r3, #0]
    LmHandlerParams.TxDatarate = *txDatarate;
 8010f56:	687b      	ldr	r3, [r7, #4]
 8010f58:	f993 2000 	ldrsb.w	r2, [r3]
 8010f5c:	4b03      	ldr	r3, [pc, #12]	; (8010f6c <LmHandlerGetTxDatarate+0x4c>)
 8010f5e:	711a      	strb	r2, [r3, #4]
    return LORAMAC_HANDLER_SUCCESS;
 8010f60:	2300      	movs	r3, #0
}
 8010f62:	4618      	mov	r0, r3
 8010f64:	3730      	adds	r7, #48	; 0x30
 8010f66:	46bd      	mov	sp, r7
 8010f68:	bd80      	pop	{r7, pc}
 8010f6a:	bf00      	nop
 8010f6c:	2000077c 	.word	0x2000077c

08010f70 <LmHandlerSetSystemMaxRxError>:
    *region = LmHandlerParams.ActiveRegion;
    return LORAMAC_HANDLER_SUCCESS;
}

LmHandlerErrorStatus_t LmHandlerSetSystemMaxRxError( uint32_t maxErrorInMs )
{
 8010f70:	b580      	push	{r7, lr}
 8010f72:	b08c      	sub	sp, #48	; 0x30
 8010f74:	af00      	add	r7, sp, #0
 8010f76:	6078      	str	r0, [r7, #4]
    MibRequestConfirm_t mibReq;

    mibReq.Type = MIB_SYSTEM_MAX_RX_ERROR;
 8010f78:	2323      	movs	r3, #35	; 0x23
 8010f7a:	723b      	strb	r3, [r7, #8]
    mibReq.Param.SystemMaxRxError = maxErrorInMs;
 8010f7c:	687b      	ldr	r3, [r7, #4]
 8010f7e:	60fb      	str	r3, [r7, #12]
    if( LoRaMacMibSetRequestConfirm( &mibReq ) != LORAMAC_STATUS_OK )
 8010f80:	f107 0308 	add.w	r3, r7, #8
 8010f84:	4618      	mov	r0, r3
 8010f86:	f005 f99f 	bl	80162c8 <LoRaMacMibSetRequestConfirm>
 8010f8a:	4603      	mov	r3, r0
 8010f8c:	2b00      	cmp	r3, #0
 8010f8e:	d002      	beq.n	8010f96 <LmHandlerSetSystemMaxRxError+0x26>
    {
        return LORAMAC_HANDLER_ERROR;
 8010f90:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8010f94:	e000      	b.n	8010f98 <LmHandlerSetSystemMaxRxError+0x28>
    }
    return LORAMAC_HANDLER_SUCCESS;
 8010f96:	2300      	movs	r3, #0
}
 8010f98:	4618      	mov	r0, r3
 8010f9a:	3730      	adds	r7, #48	; 0x30
 8010f9c:	46bd      	mov	sp, r7
 8010f9e:	bd80      	pop	{r7, pc}

08010fa0 <McpsConfirm>:
 * LORAMAC NOTIFICATIONS HANDLING
 *=============================================================================
 */

static void McpsConfirm( McpsConfirm_t *mcpsConfirm )
{
 8010fa0:	b580      	push	{r7, lr}
 8010fa2:	b082      	sub	sp, #8
 8010fa4:	af00      	add	r7, sp, #0
 8010fa6:	6078      	str	r0, [r7, #4]
    TxParams.IsMcpsConfirm = 1;
 8010fa8:	4b18      	ldr	r3, [pc, #96]	; (801100c <McpsConfirm+0x6c>)
 8010faa:	2201      	movs	r2, #1
 8010fac:	701a      	strb	r2, [r3, #0]
    TxParams.Status = mcpsConfirm->Status;
 8010fae:	687b      	ldr	r3, [r7, #4]
 8010fb0:	785a      	ldrb	r2, [r3, #1]
 8010fb2:	4b16      	ldr	r3, [pc, #88]	; (801100c <McpsConfirm+0x6c>)
 8010fb4:	705a      	strb	r2, [r3, #1]
    TxParams.Datarate = mcpsConfirm->Datarate;
 8010fb6:	687b      	ldr	r3, [r7, #4]
 8010fb8:	789b      	ldrb	r3, [r3, #2]
 8010fba:	b25a      	sxtb	r2, r3
 8010fbc:	4b13      	ldr	r3, [pc, #76]	; (801100c <McpsConfirm+0x6c>)
 8010fbe:	729a      	strb	r2, [r3, #10]
    TxParams.UplinkCounter = mcpsConfirm->UpLinkCounter;
 8010fc0:	687b      	ldr	r3, [r7, #4]
 8010fc2:	68db      	ldr	r3, [r3, #12]
 8010fc4:	4a11      	ldr	r2, [pc, #68]	; (801100c <McpsConfirm+0x6c>)
 8010fc6:	60d3      	str	r3, [r2, #12]
    TxParams.TxPower = mcpsConfirm->TxPower;
 8010fc8:	687b      	ldr	r3, [r7, #4]
 8010fca:	f993 2003 	ldrsb.w	r2, [r3, #3]
 8010fce:	4b0f      	ldr	r3, [pc, #60]	; (801100c <McpsConfirm+0x6c>)
 8010fd0:	761a      	strb	r2, [r3, #24]
    TxParams.Channel = mcpsConfirm->Channel;
 8010fd2:	687b      	ldr	r3, [r7, #4]
 8010fd4:	691b      	ldr	r3, [r3, #16]
 8010fd6:	b2da      	uxtb	r2, r3
 8010fd8:	4b0c      	ldr	r3, [pc, #48]	; (801100c <McpsConfirm+0x6c>)
 8010fda:	765a      	strb	r2, [r3, #25]
    TxParams.AckReceived = mcpsConfirm->AckReceived;
 8010fdc:	687b      	ldr	r3, [r7, #4]
 8010fde:	791b      	ldrb	r3, [r3, #4]
 8010fe0:	461a      	mov	r2, r3
 8010fe2:	4b0a      	ldr	r3, [pc, #40]	; (801100c <McpsConfirm+0x6c>)
 8010fe4:	725a      	strb	r2, [r3, #9]

    if( LmHandlerCallbacks->OnTxData != NULL )
 8010fe6:	4b0a      	ldr	r3, [pc, #40]	; (8011010 <McpsConfirm+0x70>)
 8010fe8:	681b      	ldr	r3, [r3, #0]
 8010fea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8010fec:	2b00      	cmp	r3, #0
 8010fee:	d004      	beq.n	8010ffa <McpsConfirm+0x5a>
    {
        LmHandlerCallbacks->OnTxData( &TxParams );
 8010ff0:	4b07      	ldr	r3, [pc, #28]	; (8011010 <McpsConfirm+0x70>)
 8010ff2:	681b      	ldr	r3, [r3, #0]
 8010ff4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8010ff6:	4805      	ldr	r0, [pc, #20]	; (801100c <McpsConfirm+0x6c>)
 8010ff8:	4798      	blx	r3
    }

    LmHandlerPackagesNotify( PACKAGE_MCPS_CONFIRM, mcpsConfirm );
 8010ffa:	6879      	ldr	r1, [r7, #4]
 8010ffc:	2000      	movs	r0, #0
 8010ffe:	f000 f9e9 	bl	80113d4 <LmHandlerPackagesNotify>
}
 8011002:	bf00      	nop
 8011004:	3708      	adds	r7, #8
 8011006:	46bd      	mov	sp, r7
 8011008:	bd80      	pop	{r7, pc}
 801100a:	bf00      	nop
 801100c:	200000a0 	.word	0x200000a0
 8011010:	20000794 	.word	0x20000794

08011014 <McpsIndication>:

static void McpsIndication( McpsIndication_t *mcpsIndication, LoRaMacRxStatus_t *rxStatus )
{
 8011014:	b580      	push	{r7, lr}
 8011016:	b086      	sub	sp, #24
 8011018:	af00      	add	r7, sp, #0
 801101a:	6078      	str	r0, [r7, #4]
 801101c:	6039      	str	r1, [r7, #0]
    LmHandlerAppData_t appData;
    DeviceClass_t deviceClass = CLASS_A;
 801101e:	2300      	movs	r3, #0
 8011020:	73fb      	strb	r3, [r7, #15]
    RxParams.IsMcpsIndication = 1;
 8011022:	4b2d      	ldr	r3, [pc, #180]	; (80110d8 <McpsIndication+0xc4>)
 8011024:	2201      	movs	r2, #1
 8011026:	701a      	strb	r2, [r3, #0]
    RxParams.Status = mcpsIndication->Status;
 8011028:	687b      	ldr	r3, [r7, #4]
 801102a:	785a      	ldrb	r2, [r3, #1]
 801102c:	4b2a      	ldr	r3, [pc, #168]	; (80110d8 <McpsIndication+0xc4>)
 801102e:	705a      	strb	r2, [r3, #1]

    if( RxParams.Status != LORAMAC_EVENT_INFO_STATUS_OK )
 8011030:	4b29      	ldr	r3, [pc, #164]	; (80110d8 <McpsIndication+0xc4>)
 8011032:	785b      	ldrb	r3, [r3, #1]
 8011034:	2b00      	cmp	r3, #0
 8011036:	d14b      	bne.n	80110d0 <McpsIndication+0xbc>
    {
        return;
    }

    RxParams.Datarate = mcpsIndication->RxDatarate;
 8011038:	687b      	ldr	r3, [r7, #4]
 801103a:	791b      	ldrb	r3, [r3, #4]
 801103c:	b25a      	sxtb	r2, r3
 801103e:	4b26      	ldr	r3, [pc, #152]	; (80110d8 <McpsIndication+0xc4>)
 8011040:	721a      	strb	r2, [r3, #8]
    RxParams.Rssi = rxStatus->Rssi;
 8011042:	683b      	ldr	r3, [r7, #0]
 8011044:	f9b3 3000 	ldrsh.w	r3, [r3]
 8011048:	b25a      	sxtb	r2, r3
 801104a:	4b23      	ldr	r3, [pc, #140]	; (80110d8 <McpsIndication+0xc4>)
 801104c:	725a      	strb	r2, [r3, #9]
    RxParams.Snr = rxStatus->Snr;
 801104e:	683b      	ldr	r3, [r7, #0]
 8011050:	f993 2002 	ldrsb.w	r2, [r3, #2]
 8011054:	4b20      	ldr	r3, [pc, #128]	; (80110d8 <McpsIndication+0xc4>)
 8011056:	729a      	strb	r2, [r3, #10]
    RxParams.RxSlot = rxStatus->RxSlot;
 8011058:	683b      	ldr	r3, [r7, #0]
 801105a:	78da      	ldrb	r2, [r3, #3]
 801105c:	4b1e      	ldr	r3, [pc, #120]	; (80110d8 <McpsIndication+0xc4>)
 801105e:	741a      	strb	r2, [r3, #16]
    RxParams.DownlinkCounter = mcpsIndication->DownLinkCounter;
 8011060:	687b      	ldr	r3, [r7, #4]
 8011062:	691b      	ldr	r3, [r3, #16]
 8011064:	4a1c      	ldr	r2, [pc, #112]	; (80110d8 <McpsIndication+0xc4>)
 8011066:	60d3      	str	r3, [r2, #12]

    appData.Port = mcpsIndication->Port;
 8011068:	687b      	ldr	r3, [r7, #4]
 801106a:	78db      	ldrb	r3, [r3, #3]
 801106c:	743b      	strb	r3, [r7, #16]
    appData.BufferSize = mcpsIndication->BufferSize;
 801106e:	687b      	ldr	r3, [r7, #4]
 8011070:	7b1b      	ldrb	r3, [r3, #12]
 8011072:	747b      	strb	r3, [r7, #17]
    appData.Buffer = mcpsIndication->Buffer;
 8011074:	687b      	ldr	r3, [r7, #4]
 8011076:	689b      	ldr	r3, [r3, #8]
 8011078:	617b      	str	r3, [r7, #20]

    if( LmHandlerCallbacks->OnRxData != NULL )
 801107a:	4b18      	ldr	r3, [pc, #96]	; (80110dc <McpsIndication+0xc8>)
 801107c:	681b      	ldr	r3, [r3, #0]
 801107e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8011080:	2b00      	cmp	r3, #0
 8011082:	d007      	beq.n	8011094 <McpsIndication+0x80>
    {
        LmHandlerCallbacks->OnRxData( &appData, &RxParams );
 8011084:	4b15      	ldr	r3, [pc, #84]	; (80110dc <McpsIndication+0xc8>)
 8011086:	681b      	ldr	r3, [r3, #0]
 8011088:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801108a:	f107 0210 	add.w	r2, r7, #16
 801108e:	4912      	ldr	r1, [pc, #72]	; (80110d8 <McpsIndication+0xc4>)
 8011090:	4610      	mov	r0, r2
 8011092:	4798      	blx	r3
    }

    if( ( LmHandlerCallbacks->OnSysTimeUpdate != NULL ) && ( mcpsIndication->DeviceTimeAnsReceived == true ) )
 8011094:	4b11      	ldr	r3, [pc, #68]	; (80110dc <McpsIndication+0xc8>)
 8011096:	681b      	ldr	r3, [r3, #0]
 8011098:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 801109a:	2b00      	cmp	r3, #0
 801109c:	d007      	beq.n	80110ae <McpsIndication+0x9a>
 801109e:	687b      	ldr	r3, [r7, #4]
 80110a0:	7e1b      	ldrb	r3, [r3, #24]
 80110a2:	2b00      	cmp	r3, #0
 80110a4:	d003      	beq.n	80110ae <McpsIndication+0x9a>
    {
        LmHandlerCallbacks->OnSysTimeUpdate( );
 80110a6:	4b0d      	ldr	r3, [pc, #52]	; (80110dc <McpsIndication+0xc8>)
 80110a8:	681b      	ldr	r3, [r3, #0]
 80110aa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80110ac:	4798      	blx	r3
    }
    /* Call packages RxProcess function */
    LmHandlerPackagesNotify( PACKAGE_MCPS_INDICATION, mcpsIndication );
 80110ae:	6879      	ldr	r1, [r7, #4]
 80110b0:	2001      	movs	r0, #1
 80110b2:	f000 f98f 	bl	80113d4 <LmHandlerPackagesNotify>

    LmHandlerGetCurrentClass( &deviceClass );
 80110b6:	f107 030f 	add.w	r3, r7, #15
 80110ba:	4618      	mov	r0, r3
 80110bc:	f7ff ff10 	bl	8010ee0 <LmHandlerGetCurrentClass>
            .Port = 0
        };
        LmHandlerSend( &appData, LORAMAC_HANDLER_UNCONFIRMED_MSG, true );
    }
#elif (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    if( mcpsIndication->IsUplinkTxPending != 0 )
 80110c0:	687b      	ldr	r3, [r7, #4]
 80110c2:	795b      	ldrb	r3, [r3, #5]
 80110c4:	2b00      	cmp	r3, #0
 80110c6:	d004      	beq.n	80110d2 <McpsIndication+0xbe>
    {
        /* The server signals that it has pending data to be sent. */
        /* We schedule an uplink as soon as possible to flush the server. */
        IsUplinkTxPending = true;
 80110c8:	4b05      	ldr	r3, [pc, #20]	; (80110e0 <McpsIndication+0xcc>)
 80110ca:	2201      	movs	r2, #1
 80110cc:	701a      	strb	r2, [r3, #0]
 80110ce:	e000      	b.n	80110d2 <McpsIndication+0xbe>
        return;
 80110d0:	bf00      	nop
    }
#endif /* LORAMAC_VERSION */
}
 80110d2:	3718      	adds	r7, #24
 80110d4:	46bd      	mov	sp, r7
 80110d6:	bd80      	pop	{r7, pc}
 80110d8:	200000bc 	.word	0x200000bc
 80110dc:	20000794 	.word	0x20000794
 80110e0:	200007c4 	.word	0x200007c4

080110e4 <MlmeConfirm>:

static void MlmeConfirm( MlmeConfirm_t *mlmeConfirm )
{
 80110e4:	b580      	push	{r7, lr}
 80110e6:	b08c      	sub	sp, #48	; 0x30
 80110e8:	af00      	add	r7, sp, #0
 80110ea:	6078      	str	r0, [r7, #4]
    TxParams.IsMcpsConfirm = 0;
 80110ec:	4b49      	ldr	r3, [pc, #292]	; (8011214 <MlmeConfirm+0x130>)
 80110ee:	2200      	movs	r2, #0
 80110f0:	701a      	strb	r2, [r3, #0]
    TxParams.Status = mlmeConfirm->Status;
 80110f2:	687b      	ldr	r3, [r7, #4]
 80110f4:	785a      	ldrb	r2, [r3, #1]
 80110f6:	4b47      	ldr	r3, [pc, #284]	; (8011214 <MlmeConfirm+0x130>)
 80110f8:	705a      	strb	r2, [r3, #1]
    if( LmHandlerCallbacks->OnTxData != NULL )
 80110fa:	4b47      	ldr	r3, [pc, #284]	; (8011218 <MlmeConfirm+0x134>)
 80110fc:	681b      	ldr	r3, [r3, #0]
 80110fe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8011100:	2b00      	cmp	r3, #0
 8011102:	d004      	beq.n	801110e <MlmeConfirm+0x2a>
    {
        LmHandlerCallbacks->OnTxData( &TxParams );
 8011104:	4b44      	ldr	r3, [pc, #272]	; (8011218 <MlmeConfirm+0x134>)
 8011106:	681b      	ldr	r3, [r3, #0]
 8011108:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 801110a:	4842      	ldr	r0, [pc, #264]	; (8011214 <MlmeConfirm+0x130>)
 801110c:	4798      	blx	r3
    }

    LmHandlerPackagesNotify( PACKAGE_MLME_CONFIRM, mlmeConfirm );
 801110e:	6879      	ldr	r1, [r7, #4]
 8011110:	2002      	movs	r0, #2
 8011112:	f000 f95f 	bl	80113d4 <LmHandlerPackagesNotify>

    switch( mlmeConfirm->MlmeRequest )
 8011116:	687b      	ldr	r3, [r7, #4]
 8011118:	781b      	ldrb	r3, [r3, #0]
 801111a:	3b01      	subs	r3, #1
 801111c:	2b0b      	cmp	r3, #11
 801111e:	d872      	bhi.n	8011206 <MlmeConfirm+0x122>
 8011120:	a201      	add	r2, pc, #4	; (adr r2, 8011128 <MlmeConfirm+0x44>)
 8011122:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8011126:	bf00      	nop
 8011128:	08011159 	.word	0x08011159
 801112c:	08011207 	.word	0x08011207
 8011130:	08011207 	.word	0x08011207
 8011134:	08011207 	.word	0x08011207
 8011138:	080111d5 	.word	0x080111d5
 801113c:	08011207 	.word	0x08011207
 8011140:	08011207 	.word	0x08011207
 8011144:	08011207 	.word	0x08011207
 8011148:	08011207 	.word	0x08011207
 801114c:	08011207 	.word	0x08011207
 8011150:	080111ed 	.word	0x080111ed
 8011154:	08011207 	.word	0x08011207
    {
        case MLME_JOIN:
            {
                MibRequestConfirm_t mibReq;
                mibReq.Type = MIB_DEV_ADDR;
 8011158:	2306      	movs	r3, #6
 801115a:	723b      	strb	r3, [r7, #8]
                LoRaMacMibGetRequestConfirm( &mibReq );
 801115c:	f107 0308 	add.w	r3, r7, #8
 8011160:	4618      	mov	r0, r3
 8011162:	f004 fed9 	bl	8015f18 <LoRaMacMibGetRequestConfirm>
                if( SecureElementSetDevAddr( JoinParams.Mode, mibReq.Param.DevAddr ) == SECURE_ELEMENT_SUCCESS )
 8011166:	4b2d      	ldr	r3, [pc, #180]	; (801121c <MlmeConfirm+0x138>)
 8011168:	79db      	ldrb	r3, [r3, #7]
 801116a:	68fa      	ldr	r2, [r7, #12]
 801116c:	4611      	mov	r1, r2
 801116e:	4618      	mov	r0, r3
 8011170:	f7ff fa78 	bl	8010664 <SecureElementSetDevAddr>
 8011174:	4603      	mov	r3, r0
 8011176:	2b00      	cmp	r3, #0
 8011178:	d102      	bne.n	8011180 <MlmeConfirm+0x9c>
                {
                    CommissioningParams.DevAddr = mibReq.Param.DevAddr;
 801117a:	68fb      	ldr	r3, [r7, #12]
 801117c:	4a28      	ldr	r2, [pc, #160]	; (8011220 <MlmeConfirm+0x13c>)
 801117e:	6153      	str	r3, [r2, #20]
                }
                LmHandlerGetTxDatarate( &JoinParams.Datarate );
 8011180:	4828      	ldr	r0, [pc, #160]	; (8011224 <MlmeConfirm+0x140>)
 8011182:	f7ff fecd 	bl	8010f20 <LmHandlerGetTxDatarate>
                LmHandlerGetTxPower( &JoinParams.TxPower );
 8011186:	4828      	ldr	r0, [pc, #160]	; (8011228 <MlmeConfirm+0x144>)
 8011188:	f000 fa74 	bl	8011674 <LmHandlerGetTxPower>

                if( TxParams.Status == LORAMAC_EVENT_INFO_STATUS_OK )
 801118c:	4b21      	ldr	r3, [pc, #132]	; (8011214 <MlmeConfirm+0x130>)
 801118e:	785b      	ldrb	r3, [r3, #1]
 8011190:	2b00      	cmp	r3, #0
 8011192:	d108      	bne.n	80111a6 <MlmeConfirm+0xc2>
                {
                    /* Status is OK, node has joined the network */
                    JoinParams.Status = LORAMAC_HANDLER_SUCCESS;
 8011194:	4b21      	ldr	r3, [pc, #132]	; (801121c <MlmeConfirm+0x138>)
 8011196:	2200      	movs	r2, #0
 8011198:	719a      	strb	r2, [r3, #6]
                    LmHandlerRequestClass( LmHandlerParams.DefaultClass );
 801119a:	4b24      	ldr	r3, [pc, #144]	; (801122c <MlmeConfirm+0x148>)
 801119c:	785b      	ldrb	r3, [r3, #1]
 801119e:	4618      	mov	r0, r3
 80111a0:	f7ff fe16 	bl	8010dd0 <LmHandlerRequestClass>
 80111a4:	e002      	b.n	80111ac <MlmeConfirm+0xc8>
                }
                else
                {
                    /* Join was not successful. Try to join again */
                    JoinParams.Status = LORAMAC_HANDLER_ERROR;
 80111a6:	4b1d      	ldr	r3, [pc, #116]	; (801121c <MlmeConfirm+0x138>)
 80111a8:	22ff      	movs	r2, #255	; 0xff
 80111aa:	719a      	strb	r2, [r3, #6]
                }
                /* Notify upper layer */
                if( LmHandlerCallbacks->OnJoinRequest != NULL )
 80111ac:	4b1a      	ldr	r3, [pc, #104]	; (8011218 <MlmeConfirm+0x134>)
 80111ae:	681b      	ldr	r3, [r3, #0]
 80111b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80111b2:	2b00      	cmp	r3, #0
 80111b4:	d004      	beq.n	80111c0 <MlmeConfirm+0xdc>
                {
                    LmHandlerCallbacks->OnJoinRequest( &JoinParams );
 80111b6:	4b18      	ldr	r3, [pc, #96]	; (8011218 <MlmeConfirm+0x134>)
 80111b8:	681b      	ldr	r3, [r3, #0]
 80111ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80111bc:	4817      	ldr	r0, [pc, #92]	; (801121c <MlmeConfirm+0x138>)
 80111be:	4798      	blx	r3
                }
                if( TxParams.Status == LORAMAC_EVENT_INFO_STATUS_OK )
 80111c0:	4b14      	ldr	r3, [pc, #80]	; (8011214 <MlmeConfirm+0x130>)
 80111c2:	785b      	ldrb	r3, [r3, #1]
 80111c4:	2b00      	cmp	r3, #0
 80111c6:	d120      	bne.n	801120a <MlmeConfirm+0x126>
                {
                    SecureElementPrintSessionKeys( JoinParams.Mode );
 80111c8:	4b14      	ldr	r3, [pc, #80]	; (801121c <MlmeConfirm+0x138>)
 80111ca:	79db      	ldrb	r3, [r3, #7]
 80111cc:	4618      	mov	r0, r3
 80111ce:	f7fe fff1 	bl	80101b4 <SecureElementPrintSessionKeys>
                }
            }
            break;
 80111d2:	e01a      	b.n	801120a <MlmeConfirm+0x126>
        case MLME_LINK_CHECK:
            {
                RxParams.LinkCheck = true;
 80111d4:	4b16      	ldr	r3, [pc, #88]	; (8011230 <MlmeConfirm+0x14c>)
 80111d6:	2201      	movs	r2, #1
 80111d8:	745a      	strb	r2, [r3, #17]
                RxParams.DemodMargin = mlmeConfirm->DemodMargin;
 80111da:	687b      	ldr	r3, [r7, #4]
 80111dc:	7a1a      	ldrb	r2, [r3, #8]
 80111de:	4b14      	ldr	r3, [pc, #80]	; (8011230 <MlmeConfirm+0x14c>)
 80111e0:	749a      	strb	r2, [r3, #18]
                RxParams.NbGateways = mlmeConfirm->NbGateways;
 80111e2:	687b      	ldr	r3, [r7, #4]
 80111e4:	7a5a      	ldrb	r2, [r3, #9]
 80111e6:	4b12      	ldr	r3, [pc, #72]	; (8011230 <MlmeConfirm+0x14c>)
 80111e8:	74da      	strb	r2, [r3, #19]
            }
            break;
 80111ea:	e00f      	b.n	801120c <MlmeConfirm+0x128>
#endif /* LORAMAC_CLASSB_ENABLED == 1 */
            }
            break;
        case MLME_BEACON_ACQUISITION:
            {
                if( mlmeConfirm->Status == LORAMAC_EVENT_INFO_STATUS_OK )
 80111ec:	687b      	ldr	r3, [r7, #4]
 80111ee:	785b      	ldrb	r3, [r3, #1]
 80111f0:	2b00      	cmp	r3, #0
 80111f2:	d105      	bne.n	8011200 <MlmeConfirm+0x11c>
                {
                    /* Beacon has been acquired */
                    /* Request server for ping slot */
                    LmHandlerPingSlotReq( LmHandlerParams.PingSlotPeriodicity );
 80111f4:	4b0d      	ldr	r3, [pc, #52]	; (801122c <MlmeConfirm+0x148>)
 80111f6:	7c1b      	ldrb	r3, [r3, #16]
 80111f8:	4618      	mov	r0, r3
 80111fa:	f7ff fddd 	bl	8010db8 <LmHandlerPingSlotReq>
                    /* Beacon not acquired */
                    /* Request Device Time again. */
                    LmHandlerDeviceTimeReq( );
                }
            }
            break;
 80111fe:	e005      	b.n	801120c <MlmeConfirm+0x128>
                    LmHandlerDeviceTimeReq( );
 8011200:	f7ff fdbe 	bl	8010d80 <LmHandlerDeviceTimeReq>
            break;
 8011204:	e002      	b.n	801120c <MlmeConfirm+0x128>
                }
#endif /* LORAMAC_CLASSB_ENABLED == 1 */
            }
            break;
        default:
            break;
 8011206:	bf00      	nop
 8011208:	e000      	b.n	801120c <MlmeConfirm+0x128>
            break;
 801120a:	bf00      	nop
    }
}
 801120c:	bf00      	nop
 801120e:	3730      	adds	r7, #48	; 0x30
 8011210:	46bd      	mov	sp, r7
 8011212:	bd80      	pop	{r7, pc}
 8011214:	200000a0 	.word	0x200000a0
 8011218:	20000794 	.word	0x20000794
 801121c:	20000094 	.word	0x20000094
 8011220:	20000740 	.word	0x20000740
 8011224:	20000098 	.word	0x20000098
 8011228:	20000099 	.word	0x20000099
 801122c:	2000077c 	.word	0x2000077c
 8011230:	200000bc 	.word	0x200000bc

08011234 <MlmeIndication>:

static void MlmeIndication( MlmeIndication_t *mlmeIndication, LoRaMacRxStatus_t *rxStatus )
{
 8011234:	b580      	push	{r7, lr}
 8011236:	b082      	sub	sp, #8
 8011238:	af00      	add	r7, sp, #0
 801123a:	6078      	str	r0, [r7, #4]
 801123c:	6039      	str	r1, [r7, #0]
    RxParams.IsMcpsIndication = 0;
 801123e:	4b20      	ldr	r3, [pc, #128]	; (80112c0 <MlmeIndication+0x8c>)
 8011240:	2200      	movs	r2, #0
 8011242:	701a      	strb	r2, [r3, #0]
    RxParams.Status = mlmeIndication->Status;
 8011244:	687b      	ldr	r3, [r7, #4]
 8011246:	785a      	ldrb	r2, [r3, #1]
 8011248:	4b1d      	ldr	r3, [pc, #116]	; (80112c0 <MlmeIndication+0x8c>)
 801124a:	705a      	strb	r2, [r3, #1]
    RxParams.Datarate = mlmeIndication->RxDatarate;
 801124c:	687b      	ldr	r3, [r7, #4]
 801124e:	789b      	ldrb	r3, [r3, #2]
 8011250:	b25a      	sxtb	r2, r3
 8011252:	4b1b      	ldr	r3, [pc, #108]	; (80112c0 <MlmeIndication+0x8c>)
 8011254:	721a      	strb	r2, [r3, #8]
    RxParams.Rssi = rxStatus->Rssi;
 8011256:	683b      	ldr	r3, [r7, #0]
 8011258:	f9b3 3000 	ldrsh.w	r3, [r3]
 801125c:	b25a      	sxtb	r2, r3
 801125e:	4b18      	ldr	r3, [pc, #96]	; (80112c0 <MlmeIndication+0x8c>)
 8011260:	725a      	strb	r2, [r3, #9]
    RxParams.Snr = rxStatus->Snr;
 8011262:	683b      	ldr	r3, [r7, #0]
 8011264:	f993 2002 	ldrsb.w	r2, [r3, #2]
 8011268:	4b15      	ldr	r3, [pc, #84]	; (80112c0 <MlmeIndication+0x8c>)
 801126a:	729a      	strb	r2, [r3, #10]
    RxParams.RxSlot = rxStatus->RxSlot;
 801126c:	683b      	ldr	r3, [r7, #0]
 801126e:	78da      	ldrb	r2, [r3, #3]
 8011270:	4b13      	ldr	r3, [pc, #76]	; (80112c0 <MlmeIndication+0x8c>)
 8011272:	741a      	strb	r2, [r3, #16]
    RxParams.DownlinkCounter = mlmeIndication->DownLinkCounter;
 8011274:	687b      	ldr	r3, [r7, #4]
 8011276:	685b      	ldr	r3, [r3, #4]
 8011278:	4a11      	ldr	r2, [pc, #68]	; (80112c0 <MlmeIndication+0x8c>)
 801127a:	60d3      	str	r3, [r2, #12]
    if( ( LmHandlerCallbacks->OnRxData != NULL ) && ( mlmeIndication->MlmeIndication != MLME_BEACON ) && ( mlmeIndication->MlmeIndication != MLME_BEACON_LOST ) )
 801127c:	4b11      	ldr	r3, [pc, #68]	; (80112c4 <MlmeIndication+0x90>)
 801127e:	681b      	ldr	r3, [r3, #0]
 8011280:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8011282:	2b00      	cmp	r3, #0
 8011284:	d00d      	beq.n	80112a2 <MlmeIndication+0x6e>
 8011286:	687b      	ldr	r3, [r7, #4]
 8011288:	781b      	ldrb	r3, [r3, #0]
 801128a:	2b0a      	cmp	r3, #10
 801128c:	d009      	beq.n	80112a2 <MlmeIndication+0x6e>
 801128e:	687b      	ldr	r3, [r7, #4]
 8011290:	781b      	ldrb	r3, [r3, #0]
 8011292:	2b0e      	cmp	r3, #14
 8011294:	d005      	beq.n	80112a2 <MlmeIndication+0x6e>
    {
        LmHandlerCallbacks->OnRxData( NULL, &RxParams );
 8011296:	4b0b      	ldr	r3, [pc, #44]	; (80112c4 <MlmeIndication+0x90>)
 8011298:	681b      	ldr	r3, [r3, #0]
 801129a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801129c:	4908      	ldr	r1, [pc, #32]	; (80112c0 <MlmeIndication+0x8c>)
 801129e:	2000      	movs	r0, #0
 80112a0:	4798      	blx	r3
    }

    /* Call packages RxProcess function */
    LmHandlerPackagesNotify( PACKAGE_MLME_INDICATION, mlmeIndication );
 80112a2:	6879      	ldr	r1, [r7, #4]
 80112a4:	2003      	movs	r0, #3
 80112a6:	f000 f895 	bl	80113d4 <LmHandlerPackagesNotify>

    switch( mlmeIndication->MlmeIndication )
 80112aa:	687b      	ldr	r3, [r7, #4]
 80112ac:	781b      	ldrb	r3, [r3, #0]
 80112ae:	2b0a      	cmp	r3, #10
 80112b0:	d001      	beq.n	80112b6 <MlmeIndication+0x82>
 80112b2:	2b0e      	cmp	r3, #14
                }
#endif /* LORAMAC_CLASSB_ENABLED == 1 */
            }
            break;
        default:
            break;
 80112b4:	e000      	b.n	80112b8 <MlmeIndication+0x84>
            break;
 80112b6:	bf00      	nop
    }
}
 80112b8:	bf00      	nop
 80112ba:	3708      	adds	r7, #8
 80112bc:	46bd      	mov	sp, r7
 80112be:	bd80      	pop	{r7, pc}
 80112c0:	200000bc 	.word	0x200000bc
 80112c4:	20000794 	.word	0x20000794

080112c8 <LmHandlerPackageRegister>:
 * PACKAGES HANDLING
 *=============================================================================
 */

LmHandlerErrorStatus_t LmHandlerPackageRegister( uint8_t id, void *params )
{
 80112c8:	b580      	push	{r7, lr}
 80112ca:	b084      	sub	sp, #16
 80112cc:	af00      	add	r7, sp, #0
 80112ce:	4603      	mov	r3, r0
 80112d0:	6039      	str	r1, [r7, #0]
 80112d2:	71fb      	strb	r3, [r7, #7]
    LmhPackage_t *package = NULL;
 80112d4:	2300      	movs	r3, #0
 80112d6:	60fb      	str	r3, [r7, #12]
    switch( id )
 80112d8:	79fb      	ldrb	r3, [r7, #7]
 80112da:	2b00      	cmp	r3, #0
 80112dc:	d104      	bne.n	80112e8 <LmHandlerPackageRegister+0x20>
    {
        case PACKAGE_ID_COMPLIANCE:
            {
                package = LmhpCompliancePackageFactory( );
 80112de:	f000 fa8b 	bl	80117f8 <LmhpCompliancePackageFactory>
 80112e2:	4603      	mov	r3, r0
 80112e4:	60fb      	str	r3, [r7, #12]
                break;
 80112e6:	e00d      	b.n	8011304 <LmHandlerPackageRegister+0x3c>
            }
        default:
            {
                if( LORAMAC_HANDLER_SUCCESS != LmhpPackagesRegister( id, &package ) )
 80112e8:	f107 020c 	add.w	r2, r7, #12
 80112ec:	79fb      	ldrb	r3, [r7, #7]
 80112ee:	4611      	mov	r1, r2
 80112f0:	4618      	mov	r0, r3
 80112f2:	f000 ff73 	bl	80121dc <LmhpPackagesRegister>
 80112f6:	4603      	mov	r3, r0
 80112f8:	2b00      	cmp	r3, #0
 80112fa:	d002      	beq.n	8011302 <LmHandlerPackageRegister+0x3a>
                {
                    return LORAMAC_HANDLER_ERROR;
 80112fc:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8011300:	e03b      	b.n	801137a <LmHandlerPackageRegister+0xb2>
                }
                break;
 8011302:	bf00      	nop
            }
    }
    if( package != NULL )
 8011304:	68fb      	ldr	r3, [r7, #12]
 8011306:	2b00      	cmp	r3, #0
 8011308:	d035      	beq.n	8011376 <LmHandlerPackageRegister+0xae>
    {
        LmHandlerPackages[id] = package;
 801130a:	79fb      	ldrb	r3, [r7, #7]
 801130c:	68fa      	ldr	r2, [r7, #12]
 801130e:	491d      	ldr	r1, [pc, #116]	; (8011384 <LmHandlerPackageRegister+0xbc>)
 8011310:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
        LmHandlerPackages[id]->OnJoinRequest = LmHandlerJoin;
 8011314:	79fb      	ldrb	r3, [r7, #7]
 8011316:	4a1b      	ldr	r2, [pc, #108]	; (8011384 <LmHandlerPackageRegister+0xbc>)
 8011318:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 801131c:	4a1a      	ldr	r2, [pc, #104]	; (8011388 <LmHandlerPackageRegister+0xc0>)
 801131e:	629a      	str	r2, [r3, #40]	; 0x28
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
        LmHandlerPackages[id]->OnSendRequest = LmHandlerSend;
#elif (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
        LmHandlerPackages[id]->OnSysTimeUpdate = LmHandlerCallbacks->OnSysTimeUpdate;
 8011320:	4b1a      	ldr	r3, [pc, #104]	; (801138c <LmHandlerPackageRegister+0xc4>)
 8011322:	681a      	ldr	r2, [r3, #0]
 8011324:	79fb      	ldrb	r3, [r7, #7]
 8011326:	4917      	ldr	r1, [pc, #92]	; (8011384 <LmHandlerPackageRegister+0xbc>)
 8011328:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 801132c:	6b92      	ldr	r2, [r2, #56]	; 0x38
 801132e:	631a      	str	r2, [r3, #48]	; 0x30
        LmHandlerPackages[id]->OnSystemReset = LmHandlerCallbacks->OnSystemReset;
 8011330:	4b16      	ldr	r3, [pc, #88]	; (801138c <LmHandlerPackageRegister+0xc4>)
 8011332:	681a      	ldr	r2, [r3, #0]
 8011334:	79fb      	ldrb	r3, [r7, #7]
 8011336:	4913      	ldr	r1, [pc, #76]	; (8011384 <LmHandlerPackageRegister+0xbc>)
 8011338:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 801133c:	6c92      	ldr	r2, [r2, #72]	; 0x48
 801133e:	635a      	str	r2, [r3, #52]	; 0x34
#endif /* LORAMAC_VERSION */
        LmHandlerPackages[id]->OnDeviceTimeRequest = LmHandlerDeviceTimeReq;
 8011340:	79fb      	ldrb	r3, [r7, #7]
 8011342:	4a10      	ldr	r2, [pc, #64]	; (8011384 <LmHandlerPackageRegister+0xbc>)
 8011344:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8011348:	4a11      	ldr	r2, [pc, #68]	; (8011390 <LmHandlerPackageRegister+0xc8>)
 801134a:	62da      	str	r2, [r3, #44]	; 0x2c
        LmHandlerPackages[id]->OnPackageProcessEvent = LmHandlerCallbacks->OnMacProcess;
 801134c:	4b0f      	ldr	r3, [pc, #60]	; (801138c <LmHandlerPackageRegister+0xc4>)
 801134e:	681a      	ldr	r2, [r3, #0]
 8011350:	79fb      	ldrb	r3, [r7, #7]
 8011352:	490c      	ldr	r1, [pc, #48]	; (8011384 <LmHandlerPackageRegister+0xbc>)
 8011354:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8011358:	6992      	ldr	r2, [r2, #24]
 801135a:	615a      	str	r2, [r3, #20]
        LmHandlerPackages[id]->Init( params, AppData.Buffer, AppData.BufferSize );
 801135c:	79fb      	ldrb	r3, [r7, #7]
 801135e:	4a09      	ldr	r2, [pc, #36]	; (8011384 <LmHandlerPackageRegister+0xbc>)
 8011360:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8011364:	685b      	ldr	r3, [r3, #4]
 8011366:	4a0b      	ldr	r2, [pc, #44]	; (8011394 <LmHandlerPackageRegister+0xcc>)
 8011368:	6851      	ldr	r1, [r2, #4]
 801136a:	4a0a      	ldr	r2, [pc, #40]	; (8011394 <LmHandlerPackageRegister+0xcc>)
 801136c:	7852      	ldrb	r2, [r2, #1]
 801136e:	6838      	ldr	r0, [r7, #0]
 8011370:	4798      	blx	r3

        return LORAMAC_HANDLER_SUCCESS;
 8011372:	2300      	movs	r3, #0
 8011374:	e001      	b.n	801137a <LmHandlerPackageRegister+0xb2>
    }
    else
    {
        return LORAMAC_HANDLER_ERROR;
 8011376:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
    }
}
 801137a:	4618      	mov	r0, r3
 801137c:	3710      	adds	r7, #16
 801137e:	46bd      	mov	sp, r7
 8011380:	bd80      	pop	{r7, pc}
 8011382:	bf00      	nop
 8011384:	20000768 	.word	0x20000768
 8011388:	08010a69 	.word	0x08010a69
 801138c:	20000794 	.word	0x20000794
 8011390:	08010d81 	.word	0x08010d81
 8011394:	200000d0 	.word	0x200000d0

08011398 <LmHandlerPackageIsInitialized>:

static bool LmHandlerPackageIsInitialized( uint8_t id )
{
 8011398:	b580      	push	{r7, lr}
 801139a:	b082      	sub	sp, #8
 801139c:	af00      	add	r7, sp, #0
 801139e:	4603      	mov	r3, r0
 80113a0:	71fb      	strb	r3, [r7, #7]
    if( ( id < PKG_MAX_NUMBER ) && ( LmHandlerPackages[id]->IsInitialized != NULL ) )
 80113a2:	79fb      	ldrb	r3, [r7, #7]
 80113a4:	2b04      	cmp	r3, #4
 80113a6:	d80e      	bhi.n	80113c6 <LmHandlerPackageIsInitialized+0x2e>
 80113a8:	79fb      	ldrb	r3, [r7, #7]
 80113aa:	4a09      	ldr	r2, [pc, #36]	; (80113d0 <LmHandlerPackageIsInitialized+0x38>)
 80113ac:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80113b0:	689b      	ldr	r3, [r3, #8]
 80113b2:	2b00      	cmp	r3, #0
 80113b4:	d007      	beq.n	80113c6 <LmHandlerPackageIsInitialized+0x2e>
    {
        return LmHandlerPackages[id]->IsInitialized( );
 80113b6:	79fb      	ldrb	r3, [r7, #7]
 80113b8:	4a05      	ldr	r2, [pc, #20]	; (80113d0 <LmHandlerPackageIsInitialized+0x38>)
 80113ba:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80113be:	689b      	ldr	r3, [r3, #8]
 80113c0:	4798      	blx	r3
 80113c2:	4603      	mov	r3, r0
 80113c4:	e000      	b.n	80113c8 <LmHandlerPackageIsInitialized+0x30>
    }
    else
    {
        return false;
 80113c6:	2300      	movs	r3, #0
    }
}
 80113c8:	4618      	mov	r0, r3
 80113ca:	3708      	adds	r7, #8
 80113cc:	46bd      	mov	sp, r7
 80113ce:	bd80      	pop	{r7, pc}
 80113d0:	20000768 	.word	0x20000768

080113d4 <LmHandlerPackagesNotify>:

static void LmHandlerPackagesNotify( PackageNotifyTypes_t notifyType, void *params )
{
 80113d4:	b580      	push	{r7, lr}
 80113d6:	b084      	sub	sp, #16
 80113d8:	af00      	add	r7, sp, #0
 80113da:	4603      	mov	r3, r0
 80113dc:	6039      	str	r1, [r7, #0]
 80113de:	71fb      	strb	r3, [r7, #7]
    for( int8_t i = 0; i < PKG_MAX_NUMBER; i++ )
 80113e0:	2300      	movs	r3, #0
 80113e2:	73fb      	strb	r3, [r7, #15]
 80113e4:	e067      	b.n	80114b6 <LmHandlerPackagesNotify+0xe2>
    {
        if( LmHandlerPackages[i] != NULL )
 80113e6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80113ea:	4a37      	ldr	r2, [pc, #220]	; (80114c8 <LmHandlerPackagesNotify+0xf4>)
 80113ec:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80113f0:	2b00      	cmp	r3, #0
 80113f2:	d05a      	beq.n	80114aa <LmHandlerPackagesNotify+0xd6>
        {
            switch( notifyType )
 80113f4:	79fb      	ldrb	r3, [r7, #7]
 80113f6:	2b03      	cmp	r3, #3
 80113f8:	d84e      	bhi.n	8011498 <LmHandlerPackagesNotify+0xc4>
 80113fa:	a201      	add	r2, pc, #4	; (adr r2, 8011400 <LmHandlerPackagesNotify+0x2c>)
 80113fc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8011400:	08011411 	.word	0x08011411
 8011404:	08011433 	.word	0x08011433
 8011408:	08011455 	.word	0x08011455
 801140c:	08011477 	.word	0x08011477
            {
                case PACKAGE_MCPS_CONFIRM:
                    {
                        if( LmHandlerPackages[i]->OnMcpsConfirmProcess != NULL )
 8011410:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8011414:	4a2c      	ldr	r2, [pc, #176]	; (80114c8 <LmHandlerPackagesNotify+0xf4>)
 8011416:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 801141a:	699b      	ldr	r3, [r3, #24]
 801141c:	2b00      	cmp	r3, #0
 801141e:	d03d      	beq.n	801149c <LmHandlerPackagesNotify+0xc8>
                        {
                            LmHandlerPackages[i]->OnMcpsConfirmProcess( ( McpsConfirm_t * ) params );
 8011420:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8011424:	4a28      	ldr	r2, [pc, #160]	; (80114c8 <LmHandlerPackagesNotify+0xf4>)
 8011426:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 801142a:	699b      	ldr	r3, [r3, #24]
 801142c:	6838      	ldr	r0, [r7, #0]
 801142e:	4798      	blx	r3
                        }
                        break;
 8011430:	e034      	b.n	801149c <LmHandlerPackagesNotify+0xc8>
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
                        if( ( LmHandlerPackages[i]->OnMcpsIndicationProcess != NULL ) &&
                            ( ( LmHandlerPackages[i]->Port == ( ( McpsIndication_t * )params )->Port ) ||
                              ( ( i == PACKAGE_ID_COMPLIANCE ) && ( LmHandlerPackages[PACKAGE_ID_COMPLIANCE]->IsRunning() ) ) ) )
#elif (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
                        if( LmHandlerPackages[i]->OnMcpsIndicationProcess != NULL )
 8011432:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8011436:	4a24      	ldr	r2, [pc, #144]	; (80114c8 <LmHandlerPackagesNotify+0xf4>)
 8011438:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 801143c:	69db      	ldr	r3, [r3, #28]
 801143e:	2b00      	cmp	r3, #0
 8011440:	d02e      	beq.n	80114a0 <LmHandlerPackagesNotify+0xcc>
#endif /* LORAMAC_VERSION */
                        {
                            LmHandlerPackages[i]->OnMcpsIndicationProcess( ( McpsIndication_t * )params );
 8011442:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8011446:	4a20      	ldr	r2, [pc, #128]	; (80114c8 <LmHandlerPackagesNotify+0xf4>)
 8011448:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 801144c:	69db      	ldr	r3, [r3, #28]
 801144e:	6838      	ldr	r0, [r7, #0]
 8011450:	4798      	blx	r3
                        }
                        break;
 8011452:	e025      	b.n	80114a0 <LmHandlerPackagesNotify+0xcc>
                    }
                case PACKAGE_MLME_CONFIRM:
                    {
                        if( LmHandlerPackages[i]->OnMlmeConfirmProcess != NULL )
 8011454:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8011458:	4a1b      	ldr	r2, [pc, #108]	; (80114c8 <LmHandlerPackagesNotify+0xf4>)
 801145a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 801145e:	6a1b      	ldr	r3, [r3, #32]
 8011460:	2b00      	cmp	r3, #0
 8011462:	d01f      	beq.n	80114a4 <LmHandlerPackagesNotify+0xd0>
                        {
                            LmHandlerPackages[i]->OnMlmeConfirmProcess( ( MlmeConfirm_t * )params );
 8011464:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8011468:	4a17      	ldr	r2, [pc, #92]	; (80114c8 <LmHandlerPackagesNotify+0xf4>)
 801146a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 801146e:	6a1b      	ldr	r3, [r3, #32]
 8011470:	6838      	ldr	r0, [r7, #0]
 8011472:	4798      	blx	r3
                        }
                        break;
 8011474:	e016      	b.n	80114a4 <LmHandlerPackagesNotify+0xd0>
                    }
                case PACKAGE_MLME_INDICATION:
                    {
                        if( LmHandlerPackages[i]->OnMlmeIndicationProcess != NULL )
 8011476:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801147a:	4a13      	ldr	r2, [pc, #76]	; (80114c8 <LmHandlerPackagesNotify+0xf4>)
 801147c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8011480:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8011482:	2b00      	cmp	r3, #0
 8011484:	d010      	beq.n	80114a8 <LmHandlerPackagesNotify+0xd4>
                        {
                            LmHandlerPackages[i]->OnMlmeIndicationProcess( params );
 8011486:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801148a:	4a0f      	ldr	r2, [pc, #60]	; (80114c8 <LmHandlerPackagesNotify+0xf4>)
 801148c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8011490:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8011492:	6838      	ldr	r0, [r7, #0]
 8011494:	4798      	blx	r3
                        }
                        break;
 8011496:	e007      	b.n	80114a8 <LmHandlerPackagesNotify+0xd4>
                    }
                default:
                    {
                        break;
 8011498:	bf00      	nop
 801149a:	e006      	b.n	80114aa <LmHandlerPackagesNotify+0xd6>
                        break;
 801149c:	bf00      	nop
 801149e:	e004      	b.n	80114aa <LmHandlerPackagesNotify+0xd6>
                        break;
 80114a0:	bf00      	nop
 80114a2:	e002      	b.n	80114aa <LmHandlerPackagesNotify+0xd6>
                        break;
 80114a4:	bf00      	nop
 80114a6:	e000      	b.n	80114aa <LmHandlerPackagesNotify+0xd6>
                        break;
 80114a8:	bf00      	nop
    for( int8_t i = 0; i < PKG_MAX_NUMBER; i++ )
 80114aa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80114ae:	b2db      	uxtb	r3, r3
 80114b0:	3301      	adds	r3, #1
 80114b2:	b2db      	uxtb	r3, r3
 80114b4:	73fb      	strb	r3, [r7, #15]
 80114b6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80114ba:	2b04      	cmp	r3, #4
 80114bc:	dd93      	ble.n	80113e6 <LmHandlerPackagesNotify+0x12>
                    }
            }
        }
    }
}
 80114be:	bf00      	nop
 80114c0:	bf00      	nop
 80114c2:	3710      	adds	r7, #16
 80114c4:	46bd      	mov	sp, r7
 80114c6:	bd80      	pop	{r7, pc}
 80114c8:	20000768 	.word	0x20000768

080114cc <LmHandlerPackageIsTxPending>:

static bool LmHandlerPackageIsTxPending( void )
{
 80114cc:	b580      	push	{r7, lr}
 80114ce:	b082      	sub	sp, #8
 80114d0:	af00      	add	r7, sp, #0
    for( int8_t i = 0; i < PKG_MAX_NUMBER; i++ )
 80114d2:	2300      	movs	r3, #0
 80114d4:	71fb      	strb	r3, [r7, #7]
 80114d6:	e018      	b.n	801150a <LmHandlerPackageIsTxPending+0x3e>
    {
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
        if( ( LmHandlerPackages[i] != NULL ) && ( i != PACKAGE_ID_COMPLIANCE ) )
#else
        if( LmHandlerPackages[i] != NULL )
 80114d8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80114dc:	4a0f      	ldr	r2, [pc, #60]	; (801151c <LmHandlerPackageIsTxPending+0x50>)
 80114de:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80114e2:	2b00      	cmp	r3, #0
 80114e4:	d00b      	beq.n	80114fe <LmHandlerPackageIsTxPending+0x32>
#endif /* LORAMAC_VERSION */
        {
            if( LmHandlerPackages[i]->IsTxPending( ) == true )
 80114e6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80114ea:	4a0c      	ldr	r2, [pc, #48]	; (801151c <LmHandlerPackageIsTxPending+0x50>)
 80114ec:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80114f0:	68db      	ldr	r3, [r3, #12]
 80114f2:	4798      	blx	r3
 80114f4:	4603      	mov	r3, r0
 80114f6:	2b00      	cmp	r3, #0
 80114f8:	d001      	beq.n	80114fe <LmHandlerPackageIsTxPending+0x32>
            {
                return true;
 80114fa:	2301      	movs	r3, #1
 80114fc:	e00a      	b.n	8011514 <LmHandlerPackageIsTxPending+0x48>
    for( int8_t i = 0; i < PKG_MAX_NUMBER; i++ )
 80114fe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8011502:	b2db      	uxtb	r3, r3
 8011504:	3301      	adds	r3, #1
 8011506:	b2db      	uxtb	r3, r3
 8011508:	71fb      	strb	r3, [r7, #7]
 801150a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 801150e:	2b04      	cmp	r3, #4
 8011510:	dde2      	ble.n	80114d8 <LmHandlerPackageIsTxPending+0xc>
            }
        }
    }
    return false;
 8011512:	2300      	movs	r3, #0
}
 8011514:	4618      	mov	r0, r3
 8011516:	3708      	adds	r7, #8
 8011518:	46bd      	mov	sp, r7
 801151a:	bd80      	pop	{r7, pc}
 801151c:	20000768 	.word	0x20000768

08011520 <LmHandlerPackagesProcess>:

static void LmHandlerPackagesProcess( void )
{
 8011520:	b580      	push	{r7, lr}
 8011522:	b082      	sub	sp, #8
 8011524:	af00      	add	r7, sp, #0
    for( int8_t i = 0; i < PKG_MAX_NUMBER; i++ )
 8011526:	2300      	movs	r3, #0
 8011528:	71fb      	strb	r3, [r7, #7]
 801152a:	e022      	b.n	8011572 <LmHandlerPackagesProcess+0x52>
    {
        if( ( LmHandlerPackages[i] != NULL ) &&
 801152c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8011530:	4a14      	ldr	r2, [pc, #80]	; (8011584 <LmHandlerPackagesProcess+0x64>)
 8011532:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8011536:	2b00      	cmp	r3, #0
 8011538:	d015      	beq.n	8011566 <LmHandlerPackagesProcess+0x46>
            ( LmHandlerPackages[i]->Process != NULL ) &&
 801153a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 801153e:	4a11      	ldr	r2, [pc, #68]	; (8011584 <LmHandlerPackagesProcess+0x64>)
 8011540:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8011544:	691b      	ldr	r3, [r3, #16]
        if( ( LmHandlerPackages[i] != NULL ) &&
 8011546:	2b00      	cmp	r3, #0
 8011548:	d00d      	beq.n	8011566 <LmHandlerPackagesProcess+0x46>
            ( LmHandlerPackageIsInitialized( i ) != false ) )
 801154a:	79fb      	ldrb	r3, [r7, #7]
 801154c:	4618      	mov	r0, r3
 801154e:	f7ff ff23 	bl	8011398 <LmHandlerPackageIsInitialized>
 8011552:	4603      	mov	r3, r0
            ( LmHandlerPackages[i]->Process != NULL ) &&
 8011554:	2b00      	cmp	r3, #0
 8011556:	d006      	beq.n	8011566 <LmHandlerPackagesProcess+0x46>
        {
            LmHandlerPackages[i]->Process( );
 8011558:	f997 3007 	ldrsb.w	r3, [r7, #7]
 801155c:	4a09      	ldr	r2, [pc, #36]	; (8011584 <LmHandlerPackagesProcess+0x64>)
 801155e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8011562:	691b      	ldr	r3, [r3, #16]
 8011564:	4798      	blx	r3
    for( int8_t i = 0; i < PKG_MAX_NUMBER; i++ )
 8011566:	f997 3007 	ldrsb.w	r3, [r7, #7]
 801156a:	b2db      	uxtb	r3, r3
 801156c:	3301      	adds	r3, #1
 801156e:	b2db      	uxtb	r3, r3
 8011570:	71fb      	strb	r3, [r7, #7]
 8011572:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8011576:	2b04      	cmp	r3, #4
 8011578:	ddd8      	ble.n	801152c <LmHandlerPackagesProcess+0xc>
        }
    }
}
 801157a:	bf00      	nop
 801157c:	bf00      	nop
 801157e:	3708      	adds	r7, #8
 8011580:	46bd      	mov	sp, r7
 8011582:	bd80      	pop	{r7, pc}
 8011584:	20000768 	.word	0x20000768

08011588 <LmHandlerOnTxFrameCtrlChanged>:

#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
static void LmHandlerOnTxFrameCtrlChanged( LmHandlerMsgTypes_t isTxConfirmed )
{
 8011588:	b580      	push	{r7, lr}
 801158a:	b082      	sub	sp, #8
 801158c:	af00      	add	r7, sp, #0
 801158e:	4603      	mov	r3, r0
 8011590:	71fb      	strb	r3, [r7, #7]
    LmHandlerParams.IsTxConfirmed = isTxConfirmed;
 8011592:	4a09      	ldr	r2, [pc, #36]	; (80115b8 <LmHandlerOnTxFrameCtrlChanged+0x30>)
 8011594:	79fb      	ldrb	r3, [r7, #7]
 8011596:	70d3      	strb	r3, [r2, #3]

    if (LmHandlerCallbacks->OnTxFrameCtrlChanged != NULL)
 8011598:	4b08      	ldr	r3, [pc, #32]	; (80115bc <LmHandlerOnTxFrameCtrlChanged+0x34>)
 801159a:	681b      	ldr	r3, [r3, #0]
 801159c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801159e:	2b00      	cmp	r3, #0
 80115a0:	d005      	beq.n	80115ae <LmHandlerOnTxFrameCtrlChanged+0x26>
    {
        LmHandlerCallbacks->OnTxFrameCtrlChanged( isTxConfirmed );
 80115a2:	4b06      	ldr	r3, [pc, #24]	; (80115bc <LmHandlerOnTxFrameCtrlChanged+0x34>)
 80115a4:	681b      	ldr	r3, [r3, #0]
 80115a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80115a8:	79fa      	ldrb	r2, [r7, #7]
 80115aa:	4610      	mov	r0, r2
 80115ac:	4798      	blx	r3
    }
}
 80115ae:	bf00      	nop
 80115b0:	3708      	adds	r7, #8
 80115b2:	46bd      	mov	sp, r7
 80115b4:	bd80      	pop	{r7, pc}
 80115b6:	bf00      	nop
 80115b8:	2000077c 	.word	0x2000077c
 80115bc:	20000794 	.word	0x20000794

080115c0 <LmHandlerOnPingSlotPeriodicityChanged>:

static void LmHandlerOnPingSlotPeriodicityChanged( uint8_t pingSlotPeriodicity )
{
 80115c0:	b580      	push	{r7, lr}
 80115c2:	b082      	sub	sp, #8
 80115c4:	af00      	add	r7, sp, #0
 80115c6:	4603      	mov	r3, r0
 80115c8:	71fb      	strb	r3, [r7, #7]
    LmHandlerParams.PingSlotPeriodicity = pingSlotPeriodicity;
 80115ca:	4a09      	ldr	r2, [pc, #36]	; (80115f0 <LmHandlerOnPingSlotPeriodicityChanged+0x30>)
 80115cc:	79fb      	ldrb	r3, [r7, #7]
 80115ce:	7413      	strb	r3, [r2, #16]

    if (LmHandlerCallbacks->OnPingSlotPeriodicityChanged != NULL)
 80115d0:	4b08      	ldr	r3, [pc, #32]	; (80115f4 <LmHandlerOnPingSlotPeriodicityChanged+0x34>)
 80115d2:	681b      	ldr	r3, [r3, #0]
 80115d4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80115d6:	2b00      	cmp	r3, #0
 80115d8:	d005      	beq.n	80115e6 <LmHandlerOnPingSlotPeriodicityChanged+0x26>
    {
        LmHandlerCallbacks->OnPingSlotPeriodicityChanged( pingSlotPeriodicity );
 80115da:	4b06      	ldr	r3, [pc, #24]	; (80115f4 <LmHandlerOnPingSlotPeriodicityChanged+0x34>)
 80115dc:	681b      	ldr	r3, [r3, #0]
 80115de:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80115e0:	79fa      	ldrb	r2, [r7, #7]
 80115e2:	4610      	mov	r0, r2
 80115e4:	4798      	blx	r3
    }
}
 80115e6:	bf00      	nop
 80115e8:	3708      	adds	r7, #8
 80115ea:	46bd      	mov	sp, r7
 80115ec:	bd80      	pop	{r7, pc}
 80115ee:	bf00      	nop
 80115f0:	2000077c 	.word	0x2000077c
 80115f4:	20000794 	.word	0x20000794

080115f8 <LmHandlerGetVersion>:
 * ST ADDITIONAL FUNCTIONS
 *=============================================================================
 */

LmHandlerErrorStatus_t LmHandlerGetVersion( LmHandlerVersionType_t lmhType, uint32_t *featureVersion )
{
 80115f8:	b480      	push	{r7}
 80115fa:	b083      	sub	sp, #12
 80115fc:	af00      	add	r7, sp, #0
 80115fe:	4603      	mov	r3, r0
 8011600:	6039      	str	r1, [r7, #0]
 8011602:	71fb      	strb	r3, [r7, #7]
    if( featureVersion == NULL )
 8011604:	683b      	ldr	r3, [r7, #0]
 8011606:	2b00      	cmp	r3, #0
 8011608:	d102      	bne.n	8011610 <LmHandlerGetVersion+0x18>
    {
        return LORAMAC_HANDLER_ERROR;
 801160a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 801160e:	e00e      	b.n	801162e <LmHandlerGetVersion+0x36>
    }

    switch( lmhType )
 8011610:	79fb      	ldrb	r3, [r7, #7]
 8011612:	2b00      	cmp	r3, #0
 8011614:	d002      	beq.n	801161c <LmHandlerGetVersion+0x24>
 8011616:	2b01      	cmp	r3, #1
 8011618:	d004      	beq.n	8011624 <LmHandlerGetVersion+0x2c>
            break;
        case LORAMAC_HANDLER_REGION_VERSION:
            *featureVersion = REGION_VERSION;
            break;
        default:
            break;
 801161a:	e007      	b.n	801162c <LmHandlerGetVersion+0x34>
            *featureVersion = LORAMAC_VERSION;
 801161c:	683b      	ldr	r3, [r7, #0]
 801161e:	4a06      	ldr	r2, [pc, #24]	; (8011638 <LmHandlerGetVersion+0x40>)
 8011620:	601a      	str	r2, [r3, #0]
            break;
 8011622:	e003      	b.n	801162c <LmHandlerGetVersion+0x34>
            *featureVersion = REGION_VERSION;
 8011624:	683b      	ldr	r3, [r7, #0]
 8011626:	4a05      	ldr	r2, [pc, #20]	; (801163c <LmHandlerGetVersion+0x44>)
 8011628:	601a      	str	r2, [r3, #0]
            break;
 801162a:	bf00      	nop
    }

    return LORAMAC_HANDLER_SUCCESS;
 801162c:	2300      	movs	r3, #0
}
 801162e:	4618      	mov	r0, r3
 8011630:	370c      	adds	r7, #12
 8011632:	46bd      	mov	sp, r7
 8011634:	bc80      	pop	{r7}
 8011636:	4770      	bx	lr
 8011638:	01000400 	.word	0x01000400
 801163c:	02010001 	.word	0x02010001

08011640 <LmHandlerStop>:

LmHandlerErrorStatus_t LmHandlerStop( void )
{
 8011640:	b580      	push	{r7, lr}
 8011642:	af00      	add	r7, sp, #0
    if( LoRaMacDeInitialization() == LORAMAC_STATUS_OK )
 8011644:	f005 fce0 	bl	8017008 <LoRaMacDeInitialization>
 8011648:	4603      	mov	r3, r0
 801164a:	2b00      	cmp	r3, #0
 801164c:	d101      	bne.n	8011652 <LmHandlerStop+0x12>
    {
        return LORAMAC_HANDLER_SUCCESS;
 801164e:	2300      	movs	r3, #0
 8011650:	e001      	b.n	8011656 <LmHandlerStop+0x16>
    }
    else
    {
        return LORAMAC_HANDLER_BUSY_ERROR;
 8011652:	f06f 0301 	mvn.w	r3, #1
    }
}
 8011656:	4618      	mov	r0, r3
 8011658:	bd80      	pop	{r7, pc}

0801165a <LmHandlerHalt>:

LmHandlerErrorStatus_t LmHandlerHalt( void )
{
 801165a:	b580      	push	{r7, lr}
 801165c:	af00      	add	r7, sp, #0
    if( LoRaMacHalt() == LORAMAC_STATUS_OK )
 801165e:	f004 fb93 	bl	8015d88 <LoRaMacHalt>
 8011662:	4603      	mov	r3, r0
 8011664:	2b00      	cmp	r3, #0
 8011666:	d101      	bne.n	801166c <LmHandlerHalt+0x12>
    {
        return LORAMAC_HANDLER_SUCCESS;
 8011668:	2300      	movs	r3, #0
 801166a:	e001      	b.n	8011670 <LmHandlerHalt+0x16>
    }
    else
    {
        return LORAMAC_HANDLER_BUSY_ERROR;
 801166c:	f06f 0301 	mvn.w	r3, #1
    }
}
 8011670:	4618      	mov	r0, r3
 8011672:	bd80      	pop	{r7, pc}

08011674 <LmHandlerGetTxPower>:
    rxParams->Datarate = mibReq.Param.Rx2Channel.Datarate;
    return LORAMAC_HANDLER_SUCCESS;
}

LmHandlerErrorStatus_t LmHandlerGetTxPower( int8_t *txPower )
{
 8011674:	b580      	push	{r7, lr}
 8011676:	b08c      	sub	sp, #48	; 0x30
 8011678:	af00      	add	r7, sp, #0
 801167a:	6078      	str	r0, [r7, #4]
    MibRequestConfirm_t mibReq;
    if( txPower == NULL )
 801167c:	687b      	ldr	r3, [r7, #4]
 801167e:	2b00      	cmp	r3, #0
 8011680:	d102      	bne.n	8011688 <LmHandlerGetTxPower+0x14>
    {
        return LORAMAC_HANDLER_ERROR;
 8011682:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8011686:	e016      	b.n	80116b6 <LmHandlerGetTxPower+0x42>
    }

    mibReq.Type = MIB_CHANNELS_TX_POWER;
 8011688:	2321      	movs	r3, #33	; 0x21
 801168a:	723b      	strb	r3, [r7, #8]
    if( LoRaMacMibGetRequestConfirm( &mibReq ) != LORAMAC_STATUS_OK )
 801168c:	f107 0308 	add.w	r3, r7, #8
 8011690:	4618      	mov	r0, r3
 8011692:	f004 fc41 	bl	8015f18 <LoRaMacMibGetRequestConfirm>
 8011696:	4603      	mov	r3, r0
 8011698:	2b00      	cmp	r3, #0
 801169a:	d002      	beq.n	80116a2 <LmHandlerGetTxPower+0x2e>
    {
        return LORAMAC_HANDLER_ERROR;
 801169c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80116a0:	e009      	b.n	80116b6 <LmHandlerGetTxPower+0x42>
    }

    *txPower = mibReq.Param.ChannelsTxPower;
 80116a2:	f997 200c 	ldrsb.w	r2, [r7, #12]
 80116a6:	687b      	ldr	r3, [r7, #4]
 80116a8:	701a      	strb	r2, [r3, #0]
    LmHandlerParams.TxPower = *txPower;
 80116aa:	687b      	ldr	r3, [r7, #4]
 80116ac:	f993 2000 	ldrsb.w	r2, [r3]
 80116b0:	4b03      	ldr	r3, [pc, #12]	; (80116c0 <LmHandlerGetTxPower+0x4c>)
 80116b2:	715a      	strb	r2, [r3, #5]
    return LORAMAC_HANDLER_SUCCESS;
 80116b4:	2300      	movs	r3, #0
}
 80116b6:	4618      	mov	r0, r3
 80116b8:	3730      	adds	r7, #48	; 0x30
 80116ba:	46bd      	mov	sp, r7
 80116bc:	bd80      	pop	{r7, pc}
 80116be:	bf00      	nop
 80116c0:	2000077c 	.word	0x2000077c

080116c4 <LmHandlerNvmDataStore>:

    return LORAMAC_HANDLER_SUCCESS;
}

LmHandlerErrorStatus_t LmHandlerNvmDataStore( void )
{
 80116c4:	b580      	push	{r7, lr}
 80116c6:	b08e      	sub	sp, #56	; 0x38
 80116c8:	af00      	add	r7, sp, #0
#if (defined( CONTEXT_MANAGEMENT_ENABLED ) && ( CONTEXT_MANAGEMENT_ENABLED == 1 ))
    LoRaMacNvmData_t *nvm;
    uint32_t nvm_size;
    LmHandlerErrorStatus_t lmhStatus = LORAMAC_HANDLER_SUCCESS;
 80116ca:	2300      	movs	r3, #0
 80116cc:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
    int32_t status = NVM_DATA_OK;
 80116d0:	2300      	movs	r3, #0
 80116d2:	633b      	str	r3, [r7, #48]	; 0x30

    lmhStatus = LmHandlerHalt();
 80116d4:	f7ff ffc1 	bl	801165a <LmHandlerHalt>
 80116d8:	4603      	mov	r3, r0
 80116da:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37

    if( lmhStatus == LORAMAC_HANDLER_SUCCESS )
 80116de:	f997 3037 	ldrsb.w	r3, [r7, #55]	; 0x37
 80116e2:	2b00      	cmp	r3, #0
 80116e4:	d12f      	bne.n	8011746 <LmHandlerNvmDataStore+0x82>
    {
        status = NvmDataMgmtStoreBegin();
 80116e6:	f000 f859 	bl	801179c <NvmDataMgmtStoreBegin>
 80116ea:	6338      	str	r0, [r7, #48]	; 0x30

        if( status == NVM_DATA_NO_UPDATED_DATA )
 80116ec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80116ee:	f113 0f02 	cmn.w	r3, #2
 80116f2:	d103      	bne.n	80116fc <LmHandlerNvmDataStore+0x38>
        {
            lmhStatus = LORAMAC_HANDLER_NVM_DATA_UP_TO_DATE;
 80116f4:	23f8      	movs	r3, #248	; 0xf8
 80116f6:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 80116fa:	e01c      	b.n	8011736 <LmHandlerNvmDataStore+0x72>
        }
        else if( ( status != NVM_DATA_OK ) || ( LmHandlerCallbacks->OnStoreContextRequest == NULL ) )
 80116fc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80116fe:	2b00      	cmp	r3, #0
 8011700:	d104      	bne.n	801170c <LmHandlerNvmDataStore+0x48>
 8011702:	4b1b      	ldr	r3, [pc, #108]	; (8011770 <LmHandlerNvmDataStore+0xac>)
 8011704:	681b      	ldr	r3, [r3, #0]
 8011706:	695b      	ldr	r3, [r3, #20]
 8011708:	2b00      	cmp	r3, #0
 801170a:	d103      	bne.n	8011714 <LmHandlerNvmDataStore+0x50>
        {
            lmhStatus = LORAMAC_HANDLER_ERROR;
 801170c:	23ff      	movs	r3, #255	; 0xff
 801170e:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 8011712:	e010      	b.n	8011736 <LmHandlerNvmDataStore+0x72>
        }
        else
        {
            MibRequestConfirm_t mibReq;
            mibReq.Type = MIB_NVM_CTXS;
 8011714:	2327      	movs	r3, #39	; 0x27
 8011716:	703b      	strb	r3, [r7, #0]
            LoRaMacMibGetRequestConfirm( &mibReq );
 8011718:	463b      	mov	r3, r7
 801171a:	4618      	mov	r0, r3
 801171c:	f004 fbfc 	bl	8015f18 <LoRaMacMibGetRequestConfirm>
            nvm = ( LoRaMacNvmData_t * )mibReq.Param.Contexts;
 8011720:	687b      	ldr	r3, [r7, #4]
 8011722:	62fb      	str	r3, [r7, #44]	; 0x2c
            nvm_size = ( ( sizeof( LoRaMacNvmData_t ) + 7 ) & ~0x07 );
 8011724:	f44f 63ba 	mov.w	r3, #1488	; 0x5d0
 8011728:	62bb      	str	r3, [r7, #40]	; 0x28
            LmHandlerCallbacks->OnStoreContextRequest( nvm, nvm_size );
 801172a:	4b11      	ldr	r3, [pc, #68]	; (8011770 <LmHandlerNvmDataStore+0xac>)
 801172c:	681b      	ldr	r3, [r3, #0]
 801172e:	695b      	ldr	r3, [r3, #20]
 8011730:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8011732:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8011734:	4798      	blx	r3
        }

        if( NvmDataMgmtStoreEnd() != NVM_DATA_OK )
 8011736:	f000 f847 	bl	80117c8 <NvmDataMgmtStoreEnd>
 801173a:	4603      	mov	r3, r0
 801173c:	2b00      	cmp	r3, #0
 801173e:	d002      	beq.n	8011746 <LmHandlerNvmDataStore+0x82>
        {
            lmhStatus = LORAMAC_HANDLER_ERROR;
 8011740:	23ff      	movs	r3, #255	; 0xff
 8011742:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
        }
    }

    if( ( lmhStatus == LORAMAC_HANDLER_SUCCESS ) && ( LmHandlerCallbacks->OnNvmDataChange != NULL ) )
 8011746:	f997 3037 	ldrsb.w	r3, [r7, #55]	; 0x37
 801174a:	2b00      	cmp	r3, #0
 801174c:	d109      	bne.n	8011762 <LmHandlerNvmDataStore+0x9e>
 801174e:	4b08      	ldr	r3, [pc, #32]	; (8011770 <LmHandlerNvmDataStore+0xac>)
 8011750:	681b      	ldr	r3, [r3, #0]
 8011752:	69db      	ldr	r3, [r3, #28]
 8011754:	2b00      	cmp	r3, #0
 8011756:	d004      	beq.n	8011762 <LmHandlerNvmDataStore+0x9e>
    {
        LmHandlerCallbacks->OnNvmDataChange( LORAMAC_HANDLER_NVM_STORE );
 8011758:	4b05      	ldr	r3, [pc, #20]	; (8011770 <LmHandlerNvmDataStore+0xac>)
 801175a:	681b      	ldr	r3, [r3, #0]
 801175c:	69db      	ldr	r3, [r3, #28]
 801175e:	2001      	movs	r0, #1
 8011760:	4798      	blx	r3
    }

    return lmhStatus;
 8011762:	f997 3037 	ldrsb.w	r3, [r7, #55]	; 0x37
#else
    return LORAMAC_HANDLER_ERROR;
#endif /* CONTEXT_MANAGEMENT_ENABLED */
}
 8011766:	4618      	mov	r0, r3
 8011768:	3738      	adds	r7, #56	; 0x38
 801176a:	46bd      	mov	sp, r7
 801176c:	bd80      	pop	{r7, pc}
 801176e:	bf00      	nop
 8011770:	20000794 	.word	0x20000794

08011774 <NvmDataMgmtEvent>:
#if ( CONTEXT_MANAGEMENT_ENABLED == 1 )
static uint16_t NvmNotifyFlags = 0;
#endif /* CONTEXT_MANAGEMENT_ENABLED == 1 */

void NvmDataMgmtEvent( uint16_t notifyFlags )
{
 8011774:	b480      	push	{r7}
 8011776:	b083      	sub	sp, #12
 8011778:	af00      	add	r7, sp, #0
 801177a:	4603      	mov	r3, r0
 801177c:	80fb      	strh	r3, [r7, #6]
#if ( CONTEXT_MANAGEMENT_ENABLED == 1 )
    NvmNotifyFlags |= notifyFlags;
 801177e:	4b06      	ldr	r3, [pc, #24]	; (8011798 <NvmDataMgmtEvent+0x24>)
 8011780:	881a      	ldrh	r2, [r3, #0]
 8011782:	88fb      	ldrh	r3, [r7, #6]
 8011784:	4313      	orrs	r3, r2
 8011786:	b29a      	uxth	r2, r3
 8011788:	4b03      	ldr	r3, [pc, #12]	; (8011798 <NvmDataMgmtEvent+0x24>)
 801178a:	801a      	strh	r2, [r3, #0]
#endif /* CONTEXT_MANAGEMENT_ENABLED == 1 */
}
 801178c:	bf00      	nop
 801178e:	370c      	adds	r7, #12
 8011790:	46bd      	mov	sp, r7
 8011792:	bc80      	pop	{r7}
 8011794:	4770      	bx	lr
 8011796:	bf00      	nop
 8011798:	200008bc 	.word	0x200008bc

0801179c <NvmDataMgmtStoreBegin>:

int32_t NvmDataMgmtStoreBegin( void )
{
 801179c:	b580      	push	{r7, lr}
 801179e:	af00      	add	r7, sp, #0
#if ( CONTEXT_MANAGEMENT_ENABLED == 1 )
    /* Input checks */
    if( NvmNotifyFlags == LORAMAC_NVM_NOTIFY_FLAG_NONE )
 80117a0:	4b08      	ldr	r3, [pc, #32]	; (80117c4 <NvmDataMgmtStoreBegin+0x28>)
 80117a2:	881b      	ldrh	r3, [r3, #0]
 80117a4:	2b00      	cmp	r3, #0
 80117a6:	d102      	bne.n	80117ae <NvmDataMgmtStoreBegin+0x12>
    {
        /* There was no update. */
        return NVM_DATA_NO_UPDATED_DATA;
 80117a8:	f06f 0301 	mvn.w	r3, #1
 80117ac:	e008      	b.n	80117c0 <NvmDataMgmtStoreBegin+0x24>
    }
    if( LoRaMacStop( ) != LORAMAC_STATUS_OK )
 80117ae:	f004 fac3 	bl	8015d38 <LoRaMacStop>
 80117b2:	4603      	mov	r3, r0
 80117b4:	2b00      	cmp	r3, #0
 80117b6:	d002      	beq.n	80117be <NvmDataMgmtStoreBegin+0x22>
    {
        return NVM_DATA_NOT_AVAILABLE;
 80117b8:	f06f 0302 	mvn.w	r3, #2
 80117bc:	e000      	b.n	80117c0 <NvmDataMgmtStoreBegin+0x24>
    }
    return NVM_DATA_OK;
 80117be:	2300      	movs	r3, #0
#else
    return NVM_DATA_DISABLED;
#endif /* CONTEXT_MANAGEMENT_ENABLED */
}
 80117c0:	4618      	mov	r0, r3
 80117c2:	bd80      	pop	{r7, pc}
 80117c4:	200008bc 	.word	0x200008bc

080117c8 <NvmDataMgmtStoreEnd>:

int32_t NvmDataMgmtStoreEnd( void )
{
 80117c8:	b580      	push	{r7, lr}
 80117ca:	af00      	add	r7, sp, #0
#if ( CONTEXT_MANAGEMENT_ENABLED == 1 )
    /* Reset notification flags */
    NvmNotifyFlags = LORAMAC_NVM_NOTIFY_FLAG_NONE;
 80117cc:	4b03      	ldr	r3, [pc, #12]	; (80117dc <NvmDataMgmtStoreEnd+0x14>)
 80117ce:	2200      	movs	r2, #0
 80117d0:	801a      	strh	r2, [r3, #0]

    /* Resume LoRaMac */
    LoRaMacStart( );
 80117d2:	f004 faa3 	bl	8015d1c <LoRaMacStart>
    return NVM_DATA_OK;
 80117d6:	2300      	movs	r3, #0
#else
    return NVM_DATA_DISABLED;
#endif /* CONTEXT_MANAGEMENT_ENABLED */
}
 80117d8:	4618      	mov	r0, r3
 80117da:	bd80      	pop	{r7, pc}
 80117dc:	200008bc 	.word	0x200008bc

080117e0 <ClassBStatusReset>:

/*!
 * Reset Beacon status structure
 */
static inline void ClassBStatusReset( void )
{
 80117e0:	b580      	push	{r7, lr}
 80117e2:	af00      	add	r7, sp, #0
    memset1( ( uint8_t * ) &ComplianceTestState.ClassBStatus, 0, sizeof( ClassBStatus_t ) / sizeof( uint8_t ) );
 80117e4:	2220      	movs	r2, #32
 80117e6:	2100      	movs	r1, #0
 80117e8:	4802      	ldr	r0, [pc, #8]	; (80117f4 <ClassBStatusReset+0x14>)
 80117ea:	f00a f8b5 	bl	801b958 <memset1>
}
 80117ee:	bf00      	nop
 80117f0:	bd80      	pop	{r7, pc}
 80117f2:	bf00      	nop
 80117f4:	200008d4 	.word	0x200008d4

080117f8 <LmhpCompliancePackageFactory>:
    .OnSysTimeUpdate         = NULL,  /* To be initialized by LmHandler */
    .OnSystemReset           = NULL,  /* To be initialized by LmHandler */
};

LmhPackage_t *LmhpCompliancePackageFactory( void )
{
 80117f8:	b480      	push	{r7}
 80117fa:	af00      	add	r7, sp, #0
    return &CompliancePackage;
 80117fc:	4b02      	ldr	r3, [pc, #8]	; (8011808 <LmhpCompliancePackageFactory+0x10>)
}
 80117fe:	4618      	mov	r0, r3
 8011800:	46bd      	mov	sp, r7
 8011802:	bc80      	pop	{r7}
 8011804:	4770      	bx	lr
 8011806:	bf00      	nop
 8011808:	200000d8 	.word	0x200000d8

0801180c <LmhpComplianceInit>:

static void LmhpComplianceInit( void *params, uint8_t *dataBuffer, uint8_t dataBufferMaxSize )
{
 801180c:	b580      	push	{r7, lr}
 801180e:	b086      	sub	sp, #24
 8011810:	af02      	add	r7, sp, #8
 8011812:	60f8      	str	r0, [r7, #12]
 8011814:	60b9      	str	r1, [r7, #8]
 8011816:	4613      	mov	r3, r2
 8011818:	71fb      	strb	r3, [r7, #7]
    if( ( params != NULL ) && ( dataBuffer != NULL ) )
 801181a:	68fb      	ldr	r3, [r7, #12]
 801181c:	2b00      	cmp	r3, #0
 801181e:	d018      	beq.n	8011852 <LmhpComplianceInit+0x46>
 8011820:	68bb      	ldr	r3, [r7, #8]
 8011822:	2b00      	cmp	r3, #0
 8011824:	d015      	beq.n	8011852 <LmhpComplianceInit+0x46>
    {
        ComplianceParams                      = ( LmhpComplianceParams_t * ) params;
 8011826:	4a19      	ldr	r2, [pc, #100]	; (801188c <LmhpComplianceInit+0x80>)
 8011828:	68fb      	ldr	r3, [r7, #12]
 801182a:	6013      	str	r3, [r2, #0]
        ComplianceTestState.DataBuffer        = dataBuffer;
 801182c:	4a18      	ldr	r2, [pc, #96]	; (8011890 <LmhpComplianceInit+0x84>)
 801182e:	68bb      	ldr	r3, [r7, #8]
 8011830:	60d3      	str	r3, [r2, #12]
        ComplianceTestState.DataBufferMaxSize = dataBufferMaxSize;
 8011832:	4a17      	ldr	r2, [pc, #92]	; (8011890 <LmhpComplianceInit+0x84>)
 8011834:	79fb      	ldrb	r3, [r7, #7]
 8011836:	7253      	strb	r3, [r2, #9]
        ComplianceTestState.Initialized       = true;
 8011838:	4b15      	ldr	r3, [pc, #84]	; (8011890 <LmhpComplianceInit+0x84>)
 801183a:	2201      	movs	r2, #1
 801183c:	701a      	strb	r2, [r3, #0]
        TimerInit( &ProcessTimer, OnProcessTimer );
 801183e:	2300      	movs	r3, #0
 8011840:	9300      	str	r3, [sp, #0]
 8011842:	4b14      	ldr	r3, [pc, #80]	; (8011894 <LmhpComplianceInit+0x88>)
 8011844:	2200      	movs	r2, #0
 8011846:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 801184a:	4813      	ldr	r0, [pc, #76]	; (8011898 <LmhpComplianceInit+0x8c>)
 801184c:	f00e f960 	bl	801fb10 <UTIL_TIMER_Create>
 8011850:	e005      	b.n	801185e <LmhpComplianceInit+0x52>
    }
    else
    {
        ComplianceParams                = NULL;
 8011852:	4b0e      	ldr	r3, [pc, #56]	; (801188c <LmhpComplianceInit+0x80>)
 8011854:	2200      	movs	r2, #0
 8011856:	601a      	str	r2, [r3, #0]
        ComplianceTestState.Initialized = false;
 8011858:	4b0d      	ldr	r3, [pc, #52]	; (8011890 <LmhpComplianceInit+0x84>)
 801185a:	2200      	movs	r2, #0
 801185c:	701a      	strb	r2, [r3, #0]
    }
    ComplianceTestState.RxAppCnt = 0;
 801185e:	4b0c      	ldr	r3, [pc, #48]	; (8011890 <LmhpComplianceInit+0x84>)
 8011860:	2200      	movs	r2, #0
 8011862:	821a      	strh	r2, [r3, #16]
    ClassBStatusReset( );
 8011864:	f7ff ffbc 	bl	80117e0 <ClassBStatusReset>
    ComplianceTestState.IsTxPending = false;
 8011868:	4b09      	ldr	r3, [pc, #36]	; (8011890 <LmhpComplianceInit+0x84>)
 801186a:	2200      	movs	r2, #0
 801186c:	705a      	strb	r2, [r3, #1]
    ComplianceTestState.IsBeaconRxStatusIndOn = false;
 801186e:	4b08      	ldr	r3, [pc, #32]	; (8011890 <LmhpComplianceInit+0x84>)
 8011870:	2200      	movs	r2, #0
 8011872:	749a      	strb	r2, [r3, #18]
    ComplianceTestState.IsResetCmdPending = false;
 8011874:	4b06      	ldr	r3, [pc, #24]	; (8011890 <LmhpComplianceInit+0x84>)
 8011876:	2200      	movs	r2, #0
 8011878:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    ComplianceTestState.IsClassReqCmdPending = false;
 801187c:	4b04      	ldr	r3, [pc, #16]	; (8011890 <LmhpComplianceInit+0x84>)
 801187e:	2200      	movs	r2, #0
 8011880:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
}
 8011884:	bf00      	nop
 8011886:	3710      	adds	r7, #16
 8011888:	46bd      	mov	sp, r7
 801188a:	bd80      	pop	{r7, pc}
 801188c:	200008f8 	.word	0x200008f8
 8011890:	200008c0 	.word	0x200008c0
 8011894:	08012195 	.word	0x08012195
 8011898:	200008fc 	.word	0x200008fc

0801189c <LmhpComplianceIsInitialized>:

static bool LmhpComplianceIsInitialized( void )
{
 801189c:	b480      	push	{r7}
 801189e:	af00      	add	r7, sp, #0
    return ComplianceTestState.Initialized;
 80118a0:	4b02      	ldr	r3, [pc, #8]	; (80118ac <LmhpComplianceIsInitialized+0x10>)
 80118a2:	781b      	ldrb	r3, [r3, #0]
}
 80118a4:	4618      	mov	r0, r3
 80118a6:	46bd      	mov	sp, r7
 80118a8:	bc80      	pop	{r7}
 80118aa:	4770      	bx	lr
 80118ac:	200008c0 	.word	0x200008c0

080118b0 <LmhpComplianceIsTxPending>:

static bool LmhpComplianceIsTxPending( void )
{
 80118b0:	b480      	push	{r7}
 80118b2:	af00      	add	r7, sp, #0
    return ComplianceTestState.IsTxPending;
 80118b4:	4b02      	ldr	r3, [pc, #8]	; (80118c0 <LmhpComplianceIsTxPending+0x10>)
 80118b6:	785b      	ldrb	r3, [r3, #1]
}
 80118b8:	4618      	mov	r0, r3
 80118ba:	46bd      	mov	sp, r7
 80118bc:	bc80      	pop	{r7}
 80118be:	4770      	bx	lr
 80118c0:	200008c0 	.word	0x200008c0

080118c4 <LmhpComplianceProcess>:

static void LmhpComplianceProcess( void )
{
 80118c4:	b590      	push	{r4, r7, lr}
 80118c6:	b085      	sub	sp, #20
 80118c8:	af00      	add	r7, sp, #0
    if( ComplianceTestState.IsTxPending == true )
 80118ca:	4b33      	ldr	r3, [pc, #204]	; (8011998 <LmhpComplianceProcess+0xd4>)
 80118cc:	785b      	ldrb	r3, [r3, #1]
 80118ce:	2b00      	cmp	r3, #0
 80118d0:	d03e      	beq.n	8011950 <LmhpComplianceProcess+0x8c>
    {
        TimerTime_t now = TimerGetCurrentTime( );
 80118d2:	f00e fadb 	bl	801fe8c <UTIL_TIMER_GetCurrentTime>
 80118d6:	60f8      	str	r0, [r7, #12]
        if( now > ( ComplianceTestState.TxPendingTimestamp + LmHandlerGetDutyCycleWaitTime( ) ) )
 80118d8:	4b2f      	ldr	r3, [pc, #188]	; (8011998 <LmhpComplianceProcess+0xd4>)
 80118da:	685c      	ldr	r4, [r3, #4]
 80118dc:	f7ff f8ba 	bl	8010a54 <LmHandlerGetDutyCycleWaitTime>
 80118e0:	4603      	mov	r3, r0
 80118e2:	4423      	add	r3, r4
 80118e4:	68fa      	ldr	r2, [r7, #12]
 80118e6:	429a      	cmp	r2, r3
 80118e8:	d941      	bls.n	801196e <LmhpComplianceProcess+0xaa>
        {
            if( ComplianceTestState.DataBufferSize != 0 )
 80118ea:	4b2b      	ldr	r3, [pc, #172]	; (8011998 <LmhpComplianceProcess+0xd4>)
 80118ec:	7a9b      	ldrb	r3, [r3, #10]
 80118ee:	2b00      	cmp	r3, #0
 80118f0:	d03d      	beq.n	801196e <LmhpComplianceProcess+0xaa>
            {
                /* Answer commands */
                LmHandlerAppData_t appData =
 80118f2:	23e0      	movs	r3, #224	; 0xe0
 80118f4:	703b      	strb	r3, [r7, #0]
                {
                    .Buffer     = ComplianceTestState.DataBuffer,
                    .BufferSize = ComplianceTestState.DataBufferSize,
 80118f6:	4b28      	ldr	r3, [pc, #160]	; (8011998 <LmhpComplianceProcess+0xd4>)
 80118f8:	7a9b      	ldrb	r3, [r3, #10]
                LmHandlerAppData_t appData =
 80118fa:	707b      	strb	r3, [r7, #1]
                    .Buffer     = ComplianceTestState.DataBuffer,
 80118fc:	4b26      	ldr	r3, [pc, #152]	; (8011998 <LmhpComplianceProcess+0xd4>)
 80118fe:	68db      	ldr	r3, [r3, #12]
                LmHandlerAppData_t appData =
 8011900:	607b      	str	r3, [r7, #4]
                    .Port       = COMPLIANCE_PORT,
                };

                LmHandlerErrorStatus_t lmhStatus = LORAMAC_HANDLER_ERROR;
 8011902:	23ff      	movs	r3, #255	; 0xff
 8011904:	72fb      	strb	r3, [r7, #11]
                lmhStatus = LmHandlerSend( &appData, ComplianceTestState.IsTxConfirmed, true );
 8011906:	4b24      	ldr	r3, [pc, #144]	; (8011998 <LmhpComplianceProcess+0xd4>)
 8011908:	7a19      	ldrb	r1, [r3, #8]
 801190a:	463b      	mov	r3, r7
 801190c:	2201      	movs	r2, #1
 801190e:	4618      	mov	r0, r3
 8011910:	f7ff f968 	bl	8010be4 <LmHandlerSend>
 8011914:	4603      	mov	r3, r0
 8011916:	72fb      	strb	r3, [r7, #11]
                if( ( lmhStatus == LORAMAC_HANDLER_SUCCESS ) || ( lmhStatus == LORAMAC_HANDLER_PAYLOAD_LENGTH_RESTRICTED ) )
 8011918:	f997 300b 	ldrsb.w	r3, [r7, #11]
 801191c:	2b00      	cmp	r3, #0
 801191e:	d004      	beq.n	801192a <LmhpComplianceProcess+0x66>
 8011920:	f997 300b 	ldrsb.w	r3, [r7, #11]
 8011924:	f113 0f07 	cmn.w	r3, #7
 8011928:	d106      	bne.n	8011938 <LmhpComplianceProcess+0x74>
                {
                    ComplianceTestState.IsTxPending = false;
 801192a:	4b1b      	ldr	r3, [pc, #108]	; (8011998 <LmhpComplianceProcess+0xd4>)
 801192c:	2200      	movs	r2, #0
 801192e:	705a      	strb	r2, [r3, #1]
                    ComplianceTestState.DataBufferSize = 0;
 8011930:	4b19      	ldr	r3, [pc, #100]	; (8011998 <LmhpComplianceProcess+0xd4>)
 8011932:	2200      	movs	r2, #0
 8011934:	729a      	strb	r2, [r3, #10]
 8011936:	e007      	b.n	8011948 <LmhpComplianceProcess+0x84>
                }
                else
                {
                    /* try to send the message again */
                    TimerSetValue( &ProcessTimer, 1500 );
 8011938:	f240 51dc 	movw	r1, #1500	; 0x5dc
 801193c:	4817      	ldr	r0, [pc, #92]	; (801199c <LmhpComplianceProcess+0xd8>)
 801193e:	f00e f9fb 	bl	801fd38 <UTIL_TIMER_SetPeriod>
                    TimerStart( &ProcessTimer );
 8011942:	4816      	ldr	r0, [pc, #88]	; (801199c <LmhpComplianceProcess+0xd8>)
 8011944:	f00e f91a 	bl	801fb7c <UTIL_TIMER_Start>
                }

                ComplianceTestState.TxPendingTimestamp = now;
 8011948:	4a13      	ldr	r2, [pc, #76]	; (8011998 <LmhpComplianceProcess+0xd4>)
 801194a:	68fb      	ldr	r3, [r7, #12]
 801194c:	6053      	str	r3, [r2, #4]
 801194e:	e00e      	b.n	801196e <LmhpComplianceProcess+0xaa>
        }
    }
    else
    {
        /* If no Tx is pending process other commands */
        if( ComplianceTestState.IsClassReqCmdPending == true )
 8011950:	4b11      	ldr	r3, [pc, #68]	; (8011998 <LmhpComplianceProcess+0xd4>)
 8011952:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8011956:	2b00      	cmp	r3, #0
 8011958:	d009      	beq.n	801196e <LmhpComplianceProcess+0xaa>
        {
            ComplianceTestState.IsClassReqCmdPending = false;
 801195a:	4b0f      	ldr	r3, [pc, #60]	; (8011998 <LmhpComplianceProcess+0xd4>)
 801195c:	2200      	movs	r2, #0
 801195e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
            LmHandlerRequestClass( ComplianceTestState.NewClass );
 8011962:	4b0d      	ldr	r3, [pc, #52]	; (8011998 <LmhpComplianceProcess+0xd4>)
 8011964:	f893 3036 	ldrb.w	r3, [r3, #54]	; 0x36
 8011968:	4618      	mov	r0, r3
 801196a:	f7ff fa31 	bl	8010dd0 <LmHandlerRequestClass>
        }
    }

    if( ComplianceTestState.IsResetCmdPending == true )
 801196e:	4b0a      	ldr	r3, [pc, #40]	; (8011998 <LmhpComplianceProcess+0xd4>)
 8011970:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8011974:	2b00      	cmp	r3, #0
 8011976:	d00a      	beq.n	801198e <LmhpComplianceProcess+0xca>
    {
        ComplianceTestState.IsResetCmdPending = false;
 8011978:	4b07      	ldr	r3, [pc, #28]	; (8011998 <LmhpComplianceProcess+0xd4>)
 801197a:	2200      	movs	r2, #0
 801197c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Call platform MCU reset API */
        if( CompliancePackage.OnSystemReset != NULL )
 8011980:	4b07      	ldr	r3, [pc, #28]	; (80119a0 <LmhpComplianceProcess+0xdc>)
 8011982:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8011984:	2b00      	cmp	r3, #0
 8011986:	d002      	beq.n	801198e <LmhpComplianceProcess+0xca>
        {
            CompliancePackage.OnSystemReset( );
 8011988:	4b05      	ldr	r3, [pc, #20]	; (80119a0 <LmhpComplianceProcess+0xdc>)
 801198a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 801198c:	4798      	blx	r3
        }
    }
}
 801198e:	bf00      	nop
 8011990:	3714      	adds	r7, #20
 8011992:	46bd      	mov	sp, r7
 8011994:	bd90      	pop	{r4, r7, pc}
 8011996:	bf00      	nop
 8011998:	200008c0 	.word	0x200008c0
 801199c:	200008fc 	.word	0x200008fc
 80119a0:	200000d8 	.word	0x200000d8

080119a4 <LmhpComplianceOnMcpsIndication>:

static void LmhpComplianceOnMcpsIndication( McpsIndication_t *mcpsIndication )
{
 80119a4:	b5b0      	push	{r4, r5, r7, lr}
 80119a6:	b0a4      	sub	sp, #144	; 0x90
 80119a8:	af00      	add	r7, sp, #0
 80119aa:	6078      	str	r0, [r7, #4]
    uint8_t cmdIndex        = 0;
 80119ac:	2300      	movs	r3, #0
 80119ae:	f887 308f 	strb.w	r3, [r7, #143]	; 0x8f
    MibRequestConfirm_t mibReq;

    if( ComplianceTestState.Initialized == false )
 80119b2:	4bd0      	ldr	r3, [pc, #832]	; (8011cf4 <LmhpComplianceOnMcpsIndication+0x350>)
 80119b4:	781b      	ldrb	r3, [r3, #0]
 80119b6:	f083 0301 	eor.w	r3, r3, #1
 80119ba:	b2db      	uxtb	r3, r3
 80119bc:	2b00      	cmp	r3, #0
 80119be:	f040 83bf 	bne.w	8012140 <LmhpComplianceOnMcpsIndication+0x79c>
        return;
    }

    /* Increment the compliance certification protocol downlink counter */
    /* Not counting downlinks on FPort 0 */
    if( ( mcpsIndication->Port > 0 ) || ( mcpsIndication->AckReceived == true ) )
 80119c2:	687b      	ldr	r3, [r7, #4]
 80119c4:	78db      	ldrb	r3, [r3, #3]
 80119c6:	2b00      	cmp	r3, #0
 80119c8:	d103      	bne.n	80119d2 <LmhpComplianceOnMcpsIndication+0x2e>
 80119ca:	687b      	ldr	r3, [r7, #4]
 80119cc:	7b9b      	ldrb	r3, [r3, #14]
 80119ce:	2b00      	cmp	r3, #0
 80119d0:	d005      	beq.n	80119de <LmhpComplianceOnMcpsIndication+0x3a>
    {
        ComplianceTestState.RxAppCnt++;
 80119d2:	4bc8      	ldr	r3, [pc, #800]	; (8011cf4 <LmhpComplianceOnMcpsIndication+0x350>)
 80119d4:	8a1b      	ldrh	r3, [r3, #16]
 80119d6:	3301      	adds	r3, #1
 80119d8:	b29a      	uxth	r2, r3
 80119da:	4bc6      	ldr	r3, [pc, #792]	; (8011cf4 <LmhpComplianceOnMcpsIndication+0x350>)
 80119dc:	821a      	strh	r2, [r3, #16]
    }

    if( mcpsIndication->RxData == false )
 80119de:	687b      	ldr	r3, [r7, #4]
 80119e0:	7b5b      	ldrb	r3, [r3, #13]
 80119e2:	f083 0301 	eor.w	r3, r3, #1
 80119e6:	b2db      	uxtb	r3, r3
 80119e8:	2b00      	cmp	r3, #0
 80119ea:	f040 83ab 	bne.w	8012144 <LmhpComplianceOnMcpsIndication+0x7a0>
    {
        return;
    }

    if( mcpsIndication->Port != COMPLIANCE_PORT )
 80119ee:	687b      	ldr	r3, [r7, #4]
 80119f0:	78db      	ldrb	r3, [r3, #3]
 80119f2:	2be0      	cmp	r3, #224	; 0xe0
 80119f4:	f040 83a8 	bne.w	8012148 <LmhpComplianceOnMcpsIndication+0x7a4>
    {
        return;
    }

    ComplianceTestState.DataBufferSize = 0;
 80119f8:	4bbe      	ldr	r3, [pc, #760]	; (8011cf4 <LmhpComplianceOnMcpsIndication+0x350>)
 80119fa:	2200      	movs	r2, #0
 80119fc:	729a      	strb	r2, [r3, #10]

    switch( mcpsIndication->Buffer[cmdIndex++] )
 80119fe:	687b      	ldr	r3, [r7, #4]
 8011a00:	689a      	ldr	r2, [r3, #8]
 8011a02:	f897 308f 	ldrb.w	r3, [r7, #143]	; 0x8f
 8011a06:	1c59      	adds	r1, r3, #1
 8011a08:	f887 108f 	strb.w	r1, [r7, #143]	; 0x8f
 8011a0c:	4413      	add	r3, r2
 8011a0e:	781b      	ldrb	r3, [r3, #0]
 8011a10:	2b7f      	cmp	r3, #127	; 0x7f
 8011a12:	f200 8372 	bhi.w	80120fa <LmhpComplianceOnMcpsIndication+0x756>
 8011a16:	a201      	add	r2, pc, #4	; (adr r2, 8011a1c <LmhpComplianceOnMcpsIndication+0x78>)
 8011a18:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8011a1c:	08011c1d 	.word	0x08011c1d
 8011a20:	08011c61 	.word	0x08011c61
 8011a24:	08011c6b 	.word	0x08011c6b
 8011a28:	08011c81 	.word	0x08011c81
 8011a2c:	08011ca3 	.word	0x08011ca3
 8011a30:	08011cd1 	.word	0x08011cd1
 8011a34:	08011cfd 	.word	0x08011cfd
 8011a38:	08011d5b 	.word	0x08011d5b
 8011a3c:	08011db3 	.word	0x08011db3
 8011a40:	08011e1f 	.word	0x08011e1f
 8011a44:	08011e6f 	.word	0x08011e6f
 8011a48:	080120fb 	.word	0x080120fb
 8011a4c:	080120fb 	.word	0x080120fb
 8011a50:	080120fb 	.word	0x080120fb
 8011a54:	080120fb 	.word	0x080120fb
 8011a58:	080120fb 	.word	0x080120fb
 8011a5c:	080120fb 	.word	0x080120fb
 8011a60:	080120fb 	.word	0x080120fb
 8011a64:	080120fb 	.word	0x080120fb
 8011a68:	080120fb 	.word	0x080120fb
 8011a6c:	080120fb 	.word	0x080120fb
 8011a70:	080120fb 	.word	0x080120fb
 8011a74:	080120fb 	.word	0x080120fb
 8011a78:	080120fb 	.word	0x080120fb
 8011a7c:	080120fb 	.word	0x080120fb
 8011a80:	080120fb 	.word	0x080120fb
 8011a84:	080120fb 	.word	0x080120fb
 8011a88:	080120fb 	.word	0x080120fb
 8011a8c:	080120fb 	.word	0x080120fb
 8011a90:	080120fb 	.word	0x080120fb
 8011a94:	080120fb 	.word	0x080120fb
 8011a98:	080120fb 	.word	0x080120fb
 8011a9c:	08011e77 	.word	0x08011e77
 8011aa0:	08011e89 	.word	0x08011e89
 8011aa4:	08011e91 	.word	0x08011e91
 8011aa8:	080120fb 	.word	0x080120fb
 8011aac:	080120fb 	.word	0x080120fb
 8011ab0:	080120fb 	.word	0x080120fb
 8011ab4:	080120fb 	.word	0x080120fb
 8011ab8:	080120fb 	.word	0x080120fb
 8011abc:	080120fb 	.word	0x080120fb
 8011ac0:	080120fb 	.word	0x080120fb
 8011ac4:	080120fb 	.word	0x080120fb
 8011ac8:	080120fb 	.word	0x080120fb
 8011acc:	080120fb 	.word	0x080120fb
 8011ad0:	080120fb 	.word	0x080120fb
 8011ad4:	080120fb 	.word	0x080120fb
 8011ad8:	080120fb 	.word	0x080120fb
 8011adc:	080120fb 	.word	0x080120fb
 8011ae0:	080120fb 	.word	0x080120fb
 8011ae4:	080120fb 	.word	0x080120fb
 8011ae8:	080120fb 	.word	0x080120fb
 8011aec:	080120fb 	.word	0x080120fb
 8011af0:	080120fb 	.word	0x080120fb
 8011af4:	080120fb 	.word	0x080120fb
 8011af8:	080120fb 	.word	0x080120fb
 8011afc:	080120fb 	.word	0x080120fb
 8011b00:	080120fb 	.word	0x080120fb
 8011b04:	080120fb 	.word	0x080120fb
 8011b08:	080120fb 	.word	0x080120fb
 8011b0c:	080120fb 	.word	0x080120fb
 8011b10:	080120fb 	.word	0x080120fb
 8011b14:	080120fb 	.word	0x080120fb
 8011b18:	080120fb 	.word	0x080120fb
 8011b1c:	080120fb 	.word	0x080120fb
 8011b20:	080120fb 	.word	0x080120fb
 8011b24:	080120fb 	.word	0x080120fb
 8011b28:	080120fb 	.word	0x080120fb
 8011b2c:	080120fb 	.word	0x080120fb
 8011b30:	080120fb 	.word	0x080120fb
 8011b34:	080120fb 	.word	0x080120fb
 8011b38:	080120fb 	.word	0x080120fb
 8011b3c:	080120fb 	.word	0x080120fb
 8011b40:	080120fb 	.word	0x080120fb
 8011b44:	080120fb 	.word	0x080120fb
 8011b48:	080120fb 	.word	0x080120fb
 8011b4c:	080120fb 	.word	0x080120fb
 8011b50:	080120fb 	.word	0x080120fb
 8011b54:	080120fb 	.word	0x080120fb
 8011b58:	080120fb 	.word	0x080120fb
 8011b5c:	080120fb 	.word	0x080120fb
 8011b60:	080120fb 	.word	0x080120fb
 8011b64:	080120fb 	.word	0x080120fb
 8011b68:	080120fb 	.word	0x080120fb
 8011b6c:	080120fb 	.word	0x080120fb
 8011b70:	080120fb 	.word	0x080120fb
 8011b74:	080120fb 	.word	0x080120fb
 8011b78:	080120fb 	.word	0x080120fb
 8011b7c:	080120fb 	.word	0x080120fb
 8011b80:	080120fb 	.word	0x080120fb
 8011b84:	080120fb 	.word	0x080120fb
 8011b88:	080120fb 	.word	0x080120fb
 8011b8c:	080120fb 	.word	0x080120fb
 8011b90:	080120fb 	.word	0x080120fb
 8011b94:	080120fb 	.word	0x080120fb
 8011b98:	080120fb 	.word	0x080120fb
 8011b9c:	080120fb 	.word	0x080120fb
 8011ba0:	080120fb 	.word	0x080120fb
 8011ba4:	080120fb 	.word	0x080120fb
 8011ba8:	080120fb 	.word	0x080120fb
 8011bac:	080120fb 	.word	0x080120fb
 8011bb0:	080120fb 	.word	0x080120fb
 8011bb4:	080120fb 	.word	0x080120fb
 8011bb8:	080120fb 	.word	0x080120fb
 8011bbc:	080120fb 	.word	0x080120fb
 8011bc0:	080120fb 	.word	0x080120fb
 8011bc4:	080120fb 	.word	0x080120fb
 8011bc8:	080120fb 	.word	0x080120fb
 8011bcc:	080120fb 	.word	0x080120fb
 8011bd0:	080120fb 	.word	0x080120fb
 8011bd4:	080120fb 	.word	0x080120fb
 8011bd8:	080120fb 	.word	0x080120fb
 8011bdc:	080120fb 	.word	0x080120fb
 8011be0:	080120fb 	.word	0x080120fb
 8011be4:	080120fb 	.word	0x080120fb
 8011be8:	080120fb 	.word	0x080120fb
 8011bec:	080120fb 	.word	0x080120fb
 8011bf0:	080120fb 	.word	0x080120fb
 8011bf4:	080120fb 	.word	0x080120fb
 8011bf8:	080120fb 	.word	0x080120fb
 8011bfc:	080120fb 	.word	0x080120fb
 8011c00:	080120fb 	.word	0x080120fb
 8011c04:	080120fb 	.word	0x080120fb
 8011c08:	080120fb 	.word	0x080120fb
 8011c0c:	080120fb 	.word	0x080120fb
 8011c10:	08011ec3 	.word	0x08011ec3
 8011c14:	08011f73 	.word	0x08011f73
 8011c18:	08011fa5 	.word	0x08011fa5
    {
        case COMPLIANCE_PKG_VERSION_REQ:
            {
                ComplianceTestState.DataBuffer[ComplianceTestState.DataBufferSize++] = COMPLIANCE_PKG_VERSION_ANS;
 8011c1c:	4b35      	ldr	r3, [pc, #212]	; (8011cf4 <LmhpComplianceOnMcpsIndication+0x350>)
 8011c1e:	68da      	ldr	r2, [r3, #12]
 8011c20:	4b34      	ldr	r3, [pc, #208]	; (8011cf4 <LmhpComplianceOnMcpsIndication+0x350>)
 8011c22:	7a9b      	ldrb	r3, [r3, #10]
 8011c24:	1c59      	adds	r1, r3, #1
 8011c26:	b2c8      	uxtb	r0, r1
 8011c28:	4932      	ldr	r1, [pc, #200]	; (8011cf4 <LmhpComplianceOnMcpsIndication+0x350>)
 8011c2a:	7288      	strb	r0, [r1, #10]
 8011c2c:	4413      	add	r3, r2
 8011c2e:	2200      	movs	r2, #0
 8011c30:	701a      	strb	r2, [r3, #0]
                ComplianceTestState.DataBuffer[ComplianceTestState.DataBufferSize++] = COMPLIANCE_ID;
 8011c32:	4b30      	ldr	r3, [pc, #192]	; (8011cf4 <LmhpComplianceOnMcpsIndication+0x350>)
 8011c34:	68da      	ldr	r2, [r3, #12]
 8011c36:	4b2f      	ldr	r3, [pc, #188]	; (8011cf4 <LmhpComplianceOnMcpsIndication+0x350>)
 8011c38:	7a9b      	ldrb	r3, [r3, #10]
 8011c3a:	1c59      	adds	r1, r3, #1
 8011c3c:	b2c8      	uxtb	r0, r1
 8011c3e:	492d      	ldr	r1, [pc, #180]	; (8011cf4 <LmhpComplianceOnMcpsIndication+0x350>)
 8011c40:	7288      	strb	r0, [r1, #10]
 8011c42:	4413      	add	r3, r2
 8011c44:	2206      	movs	r2, #6
 8011c46:	701a      	strb	r2, [r3, #0]
                ComplianceTestState.DataBuffer[ComplianceTestState.DataBufferSize++] = COMPLIANCE_VERSION;
 8011c48:	4b2a      	ldr	r3, [pc, #168]	; (8011cf4 <LmhpComplianceOnMcpsIndication+0x350>)
 8011c4a:	68da      	ldr	r2, [r3, #12]
 8011c4c:	4b29      	ldr	r3, [pc, #164]	; (8011cf4 <LmhpComplianceOnMcpsIndication+0x350>)
 8011c4e:	7a9b      	ldrb	r3, [r3, #10]
 8011c50:	1c59      	adds	r1, r3, #1
 8011c52:	b2c8      	uxtb	r0, r1
 8011c54:	4927      	ldr	r1, [pc, #156]	; (8011cf4 <LmhpComplianceOnMcpsIndication+0x350>)
 8011c56:	7288      	strb	r0, [r1, #10]
 8011c58:	4413      	add	r3, r2
 8011c5a:	2201      	movs	r2, #1
 8011c5c:	701a      	strb	r2, [r3, #0]
                break;
 8011c5e:	e257      	b.n	8012110 <LmhpComplianceOnMcpsIndication+0x76c>
            }
        case COMPLIANCE_DUT_RESET_REQ:
            {
                ComplianceTestState.IsResetCmdPending = true;
 8011c60:	4b24      	ldr	r3, [pc, #144]	; (8011cf4 <LmhpComplianceOnMcpsIndication+0x350>)
 8011c62:	2201      	movs	r2, #1
 8011c64:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
                break;
 8011c68:	e252      	b.n	8012110 <LmhpComplianceOnMcpsIndication+0x76c>
            }
        case COMPLIANCE_DUT_JOIN_REQ:
            {
                if( CompliancePackage.OnJoinRequest != NULL )
 8011c6a:	4b23      	ldr	r3, [pc, #140]	; (8011cf8 <LmhpComplianceOnMcpsIndication+0x354>)
 8011c6c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8011c6e:	2b00      	cmp	r3, #0
 8011c70:	f000 8245 	beq.w	80120fe <LmhpComplianceOnMcpsIndication+0x75a>
                {
                    CompliancePackage.OnJoinRequest( ACTIVATION_TYPE_OTAA, true );
 8011c74:	4b20      	ldr	r3, [pc, #128]	; (8011cf8 <LmhpComplianceOnMcpsIndication+0x354>)
 8011c76:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8011c78:	2101      	movs	r1, #1
 8011c7a:	2002      	movs	r0, #2
 8011c7c:	4798      	blx	r3
                }
                break;
 8011c7e:	e23e      	b.n	80120fe <LmhpComplianceOnMcpsIndication+0x75a>
            }
        case COMPLIANCE_SWITCH_CLASS_REQ:
            {
                /* CLASS_A = 0, CLASS_B = 1, CLASS_C = 2 */
                ComplianceTestState.NewClass = ( DeviceClass_t ) mcpsIndication->Buffer[cmdIndex++];
 8011c80:	687b      	ldr	r3, [r7, #4]
 8011c82:	689a      	ldr	r2, [r3, #8]
 8011c84:	f897 308f 	ldrb.w	r3, [r7, #143]	; 0x8f
 8011c88:	1c59      	adds	r1, r3, #1
 8011c8a:	f887 108f 	strb.w	r1, [r7, #143]	; 0x8f
 8011c8e:	4413      	add	r3, r2
 8011c90:	781a      	ldrb	r2, [r3, #0]
 8011c92:	4b18      	ldr	r3, [pc, #96]	; (8011cf4 <LmhpComplianceOnMcpsIndication+0x350>)
 8011c94:	f883 2036 	strb.w	r2, [r3, #54]	; 0x36
                ComplianceTestState.IsClassReqCmdPending = true;
 8011c98:	4b16      	ldr	r3, [pc, #88]	; (8011cf4 <LmhpComplianceOnMcpsIndication+0x350>)
 8011c9a:	2201      	movs	r2, #1
 8011c9c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
                break;
 8011ca0:	e236      	b.n	8012110 <LmhpComplianceOnMcpsIndication+0x76c>
            }
        case COMPLIANCE_ADR_BIT_CHANGE_REQ:
            {
                MibRequestConfirm_t mibReq;
                mibReq.Type            = MIB_ADR;
 8011ca2:	2304      	movs	r3, #4
 8011ca4:	723b      	strb	r3, [r7, #8]
                mibReq.Param.AdrEnable = mcpsIndication->Buffer[cmdIndex++];
 8011ca6:	687b      	ldr	r3, [r7, #4]
 8011ca8:	689a      	ldr	r2, [r3, #8]
 8011caa:	f897 308f 	ldrb.w	r3, [r7, #143]	; 0x8f
 8011cae:	1c59      	adds	r1, r3, #1
 8011cb0:	f887 108f 	strb.w	r1, [r7, #143]	; 0x8f
 8011cb4:	4413      	add	r3, r2
 8011cb6:	781b      	ldrb	r3, [r3, #0]
 8011cb8:	2b00      	cmp	r3, #0
 8011cba:	bf14      	ite	ne
 8011cbc:	2301      	movne	r3, #1
 8011cbe:	2300      	moveq	r3, #0
 8011cc0:	b2db      	uxtb	r3, r3
 8011cc2:	733b      	strb	r3, [r7, #12]

                LoRaMacMibSetRequestConfirm( &mibReq );
 8011cc4:	f107 0308 	add.w	r3, r7, #8
 8011cc8:	4618      	mov	r0, r3
 8011cca:	f004 fafd 	bl	80162c8 <LoRaMacMibSetRequestConfirm>
                break;
 8011cce:	e21f      	b.n	8012110 <LmhpComplianceOnMcpsIndication+0x76c>
            }
        case COMPLIANCE_REGIONAL_DUTY_CYCLE_CTRL_REQ:
            {
                LoRaMacTestSetDutyCycleOn( mcpsIndication->Buffer[cmdIndex++] );
 8011cd0:	687b      	ldr	r3, [r7, #4]
 8011cd2:	689a      	ldr	r2, [r3, #8]
 8011cd4:	f897 308f 	ldrb.w	r3, [r7, #143]	; 0x8f
 8011cd8:	1c59      	adds	r1, r3, #1
 8011cda:	f887 108f 	strb.w	r1, [r7, #143]	; 0x8f
 8011cde:	4413      	add	r3, r2
 8011ce0:	781b      	ldrb	r3, [r3, #0]
 8011ce2:	2b00      	cmp	r3, #0
 8011ce4:	bf14      	ite	ne
 8011ce6:	2301      	movne	r3, #1
 8011ce8:	2300      	moveq	r3, #0
 8011cea:	b2db      	uxtb	r3, r3
 8011cec:	4618      	mov	r0, r3
 8011cee:	f005 f965 	bl	8016fbc <LoRaMacTestSetDutyCycleOn>
                break;
 8011cf2:	e20d      	b.n	8012110 <LmhpComplianceOnMcpsIndication+0x76c>
 8011cf4:	200008c0 	.word	0x200008c0
 8011cf8:	200000d8 	.word	0x200000d8
            }
        case COMPLIANCE_TX_PERIODICITY_CHANGE_REQ:
            {
                /* Periodicity in milli-seconds */
                uint32_t periodicity[] = { 0, 5000, 10000, 20000, 30000, 40000, 50000, 60000, 120000, 240000, 480000 };
 8011cfc:	4ba5      	ldr	r3, [pc, #660]	; (8011f94 <LmhpComplianceOnMcpsIndication+0x5f0>)
 8011cfe:	f107 0408 	add.w	r4, r7, #8
 8011d02:	461d      	mov	r5, r3
 8011d04:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8011d06:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8011d08:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8011d0a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8011d0c:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8011d10:	e884 0007 	stmia.w	r4, {r0, r1, r2}
                uint8_t  index         = mcpsIndication->Buffer[cmdIndex++];
 8011d14:	687b      	ldr	r3, [r7, #4]
 8011d16:	689a      	ldr	r2, [r3, #8]
 8011d18:	f897 308f 	ldrb.w	r3, [r7, #143]	; 0x8f
 8011d1c:	1c59      	adds	r1, r3, #1
 8011d1e:	f887 108f 	strb.w	r1, [r7, #143]	; 0x8f
 8011d22:	4413      	add	r3, r2
 8011d24:	781b      	ldrb	r3, [r3, #0]
 8011d26:	f887 308c 	strb.w	r3, [r7, #140]	; 0x8c

                if( index < ( sizeof( periodicity ) / sizeof( uint32_t ) ) )
 8011d2a:	f897 308c 	ldrb.w	r3, [r7, #140]	; 0x8c
 8011d2e:	2b0a      	cmp	r3, #10
 8011d30:	f200 81e7 	bhi.w	8012102 <LmhpComplianceOnMcpsIndication+0x75e>
                {
                    if( ComplianceParams->OnTxPeriodicityChanged != NULL )
 8011d34:	4b98      	ldr	r3, [pc, #608]	; (8011f98 <LmhpComplianceOnMcpsIndication+0x5f4>)
 8011d36:	681b      	ldr	r3, [r3, #0]
 8011d38:	685b      	ldr	r3, [r3, #4]
 8011d3a:	2b00      	cmp	r3, #0
 8011d3c:	f000 81e1 	beq.w	8012102 <LmhpComplianceOnMcpsIndication+0x75e>
                    {
                        ComplianceParams->OnTxPeriodicityChanged( periodicity[index] );
 8011d40:	4b95      	ldr	r3, [pc, #596]	; (8011f98 <LmhpComplianceOnMcpsIndication+0x5f4>)
 8011d42:	681b      	ldr	r3, [r3, #0]
 8011d44:	685a      	ldr	r2, [r3, #4]
 8011d46:	f897 308c 	ldrb.w	r3, [r7, #140]	; 0x8c
 8011d4a:	009b      	lsls	r3, r3, #2
 8011d4c:	3390      	adds	r3, #144	; 0x90
 8011d4e:	443b      	add	r3, r7
 8011d50:	f853 3c88 	ldr.w	r3, [r3, #-136]
 8011d54:	4618      	mov	r0, r3
 8011d56:	4790      	blx	r2
                    }
                }
                break;
 8011d58:	e1d3      	b.n	8012102 <LmhpComplianceOnMcpsIndication+0x75e>
            }
        case COMPLIANCE_TX_FRAMES_CTRL_REQ:
            {
                uint8_t frameType = mcpsIndication->Buffer[cmdIndex++];
 8011d5a:	687b      	ldr	r3, [r7, #4]
 8011d5c:	689a      	ldr	r2, [r3, #8]
 8011d5e:	f897 308f 	ldrb.w	r3, [r7, #143]	; 0x8f
 8011d62:	1c59      	adds	r1, r3, #1
 8011d64:	f887 108f 	strb.w	r1, [r7, #143]	; 0x8f
 8011d68:	4413      	add	r3, r2
 8011d6a:	781b      	ldrb	r3, [r3, #0]
 8011d6c:	f887 308d 	strb.w	r3, [r7, #141]	; 0x8d

                if( ( frameType == 1 ) || ( frameType == 2 ) )
 8011d70:	f897 308d 	ldrb.w	r3, [r7, #141]	; 0x8d
 8011d74:	2b01      	cmp	r3, #1
 8011d76:	d004      	beq.n	8011d82 <LmhpComplianceOnMcpsIndication+0x3de>
 8011d78:	f897 308d 	ldrb.w	r3, [r7, #141]	; 0x8d
 8011d7c:	2b02      	cmp	r3, #2
 8011d7e:	f040 81c2 	bne.w	8012106 <LmhpComplianceOnMcpsIndication+0x762>
                {
                    ComplianceTestState.IsTxConfirmed = ( frameType != 1 ) ? LORAMAC_HANDLER_CONFIRMED_MSG : LORAMAC_HANDLER_UNCONFIRMED_MSG;
 8011d82:	f897 308d 	ldrb.w	r3, [r7, #141]	; 0x8d
 8011d86:	2b01      	cmp	r3, #1
 8011d88:	bf14      	ite	ne
 8011d8a:	2301      	movne	r3, #1
 8011d8c:	2300      	moveq	r3, #0
 8011d8e:	b2db      	uxtb	r3, r3
 8011d90:	461a      	mov	r2, r3
 8011d92:	4b82      	ldr	r3, [pc, #520]	; (8011f9c <LmhpComplianceOnMcpsIndication+0x5f8>)
 8011d94:	721a      	strb	r2, [r3, #8]

                    if( ComplianceParams->OnTxFrameCtrlChanged != NULL )
 8011d96:	4b80      	ldr	r3, [pc, #512]	; (8011f98 <LmhpComplianceOnMcpsIndication+0x5f4>)
 8011d98:	681b      	ldr	r3, [r3, #0]
 8011d9a:	689b      	ldr	r3, [r3, #8]
 8011d9c:	2b00      	cmp	r3, #0
 8011d9e:	f000 81b2 	beq.w	8012106 <LmhpComplianceOnMcpsIndication+0x762>
                    {
                        ComplianceParams->OnTxFrameCtrlChanged( ComplianceTestState.IsTxConfirmed );
 8011da2:	4b7d      	ldr	r3, [pc, #500]	; (8011f98 <LmhpComplianceOnMcpsIndication+0x5f4>)
 8011da4:	681b      	ldr	r3, [r3, #0]
 8011da6:	689b      	ldr	r3, [r3, #8]
 8011da8:	4a7c      	ldr	r2, [pc, #496]	; (8011f9c <LmhpComplianceOnMcpsIndication+0x5f8>)
 8011daa:	7a12      	ldrb	r2, [r2, #8]
 8011dac:	4610      	mov	r0, r2
 8011dae:	4798      	blx	r3
                    }
                }
                break;
 8011db0:	e1a9      	b.n	8012106 <LmhpComplianceOnMcpsIndication+0x762>
            }
        case COMPLIANCE_ECHO_PAYLOAD_REQ:
            {
                ComplianceTestState.DataBuffer[ComplianceTestState.DataBufferSize++] = COMPLIANCE_ECHO_PAYLOAD_ANS;
 8011db2:	4b7a      	ldr	r3, [pc, #488]	; (8011f9c <LmhpComplianceOnMcpsIndication+0x5f8>)
 8011db4:	68da      	ldr	r2, [r3, #12]
 8011db6:	4b79      	ldr	r3, [pc, #484]	; (8011f9c <LmhpComplianceOnMcpsIndication+0x5f8>)
 8011db8:	7a9b      	ldrb	r3, [r3, #10]
 8011dba:	1c59      	adds	r1, r3, #1
 8011dbc:	b2c8      	uxtb	r0, r1
 8011dbe:	4977      	ldr	r1, [pc, #476]	; (8011f9c <LmhpComplianceOnMcpsIndication+0x5f8>)
 8011dc0:	7288      	strb	r0, [r1, #10]
 8011dc2:	4413      	add	r3, r2
 8011dc4:	2208      	movs	r2, #8
 8011dc6:	701a      	strb	r2, [r3, #0]

                for( uint8_t i = 1; i < MIN( mcpsIndication->BufferSize, ComplianceTestState.DataBufferMaxSize );
 8011dc8:	2301      	movs	r3, #1
 8011dca:	f887 308e 	strb.w	r3, [r7, #142]	; 0x8e
 8011dce:	e019      	b.n	8011e04 <LmhpComplianceOnMcpsIndication+0x460>
                     i++ )
                {
                    ComplianceTestState.DataBuffer[ComplianceTestState.DataBufferSize++] = mcpsIndication->Buffer[cmdIndex++] + 1;
 8011dd0:	687b      	ldr	r3, [r7, #4]
 8011dd2:	689a      	ldr	r2, [r3, #8]
 8011dd4:	f897 308f 	ldrb.w	r3, [r7, #143]	; 0x8f
 8011dd8:	1c59      	adds	r1, r3, #1
 8011dda:	f887 108f 	strb.w	r1, [r7, #143]	; 0x8f
 8011dde:	4413      	add	r3, r2
 8011de0:	781a      	ldrb	r2, [r3, #0]
 8011de2:	4b6e      	ldr	r3, [pc, #440]	; (8011f9c <LmhpComplianceOnMcpsIndication+0x5f8>)
 8011de4:	68d9      	ldr	r1, [r3, #12]
 8011de6:	4b6d      	ldr	r3, [pc, #436]	; (8011f9c <LmhpComplianceOnMcpsIndication+0x5f8>)
 8011de8:	7a9b      	ldrb	r3, [r3, #10]
 8011dea:	1c58      	adds	r0, r3, #1
 8011dec:	b2c4      	uxtb	r4, r0
 8011dee:	486b      	ldr	r0, [pc, #428]	; (8011f9c <LmhpComplianceOnMcpsIndication+0x5f8>)
 8011df0:	7284      	strb	r4, [r0, #10]
 8011df2:	440b      	add	r3, r1
 8011df4:	3201      	adds	r2, #1
 8011df6:	b2d2      	uxtb	r2, r2
 8011df8:	701a      	strb	r2, [r3, #0]
                     i++ )
 8011dfa:	f897 308e 	ldrb.w	r3, [r7, #142]	; 0x8e
 8011dfe:	3301      	adds	r3, #1
 8011e00:	f887 308e 	strb.w	r3, [r7, #142]	; 0x8e
                for( uint8_t i = 1; i < MIN( mcpsIndication->BufferSize, ComplianceTestState.DataBufferMaxSize );
 8011e04:	4b65      	ldr	r3, [pc, #404]	; (8011f9c <LmhpComplianceOnMcpsIndication+0x5f8>)
 8011e06:	7a5a      	ldrb	r2, [r3, #9]
 8011e08:	687b      	ldr	r3, [r7, #4]
 8011e0a:	7b1b      	ldrb	r3, [r3, #12]
 8011e0c:	4293      	cmp	r3, r2
 8011e0e:	bf28      	it	cs
 8011e10:	4613      	movcs	r3, r2
 8011e12:	b2db      	uxtb	r3, r3
 8011e14:	f897 208e 	ldrb.w	r2, [r7, #142]	; 0x8e
 8011e18:	429a      	cmp	r2, r3
 8011e1a:	d3d9      	bcc.n	8011dd0 <LmhpComplianceOnMcpsIndication+0x42c>
                }
                break;
 8011e1c:	e178      	b.n	8012110 <LmhpComplianceOnMcpsIndication+0x76c>
            }
        case COMPLIANCE_RX_APP_CNT_REQ:
            {
                ComplianceTestState.DataBuffer[ComplianceTestState.DataBufferSize++] = COMPLIANCE_RX_APP_CNT_ANS;
 8011e1e:	4b5f      	ldr	r3, [pc, #380]	; (8011f9c <LmhpComplianceOnMcpsIndication+0x5f8>)
 8011e20:	68da      	ldr	r2, [r3, #12]
 8011e22:	4b5e      	ldr	r3, [pc, #376]	; (8011f9c <LmhpComplianceOnMcpsIndication+0x5f8>)
 8011e24:	7a9b      	ldrb	r3, [r3, #10]
 8011e26:	1c59      	adds	r1, r3, #1
 8011e28:	b2c8      	uxtb	r0, r1
 8011e2a:	495c      	ldr	r1, [pc, #368]	; (8011f9c <LmhpComplianceOnMcpsIndication+0x5f8>)
 8011e2c:	7288      	strb	r0, [r1, #10]
 8011e2e:	4413      	add	r3, r2
 8011e30:	2209      	movs	r2, #9
 8011e32:	701a      	strb	r2, [r3, #0]
                ComplianceTestState.DataBuffer[ComplianceTestState.DataBufferSize++] = ComplianceTestState.RxAppCnt;
 8011e34:	4b59      	ldr	r3, [pc, #356]	; (8011f9c <LmhpComplianceOnMcpsIndication+0x5f8>)
 8011e36:	8a18      	ldrh	r0, [r3, #16]
 8011e38:	4b58      	ldr	r3, [pc, #352]	; (8011f9c <LmhpComplianceOnMcpsIndication+0x5f8>)
 8011e3a:	68da      	ldr	r2, [r3, #12]
 8011e3c:	4b57      	ldr	r3, [pc, #348]	; (8011f9c <LmhpComplianceOnMcpsIndication+0x5f8>)
 8011e3e:	7a9b      	ldrb	r3, [r3, #10]
 8011e40:	1c59      	adds	r1, r3, #1
 8011e42:	b2cc      	uxtb	r4, r1
 8011e44:	4955      	ldr	r1, [pc, #340]	; (8011f9c <LmhpComplianceOnMcpsIndication+0x5f8>)
 8011e46:	728c      	strb	r4, [r1, #10]
 8011e48:	4413      	add	r3, r2
 8011e4a:	b2c2      	uxtb	r2, r0
 8011e4c:	701a      	strb	r2, [r3, #0]
                ComplianceTestState.DataBuffer[ComplianceTestState.DataBufferSize++] = ComplianceTestState.RxAppCnt >> 8;
 8011e4e:	4b53      	ldr	r3, [pc, #332]	; (8011f9c <LmhpComplianceOnMcpsIndication+0x5f8>)
 8011e50:	8a1b      	ldrh	r3, [r3, #16]
 8011e52:	0a1b      	lsrs	r3, r3, #8
 8011e54:	b298      	uxth	r0, r3
 8011e56:	4b51      	ldr	r3, [pc, #324]	; (8011f9c <LmhpComplianceOnMcpsIndication+0x5f8>)
 8011e58:	68da      	ldr	r2, [r3, #12]
 8011e5a:	4b50      	ldr	r3, [pc, #320]	; (8011f9c <LmhpComplianceOnMcpsIndication+0x5f8>)
 8011e5c:	7a9b      	ldrb	r3, [r3, #10]
 8011e5e:	1c59      	adds	r1, r3, #1
 8011e60:	b2cc      	uxtb	r4, r1
 8011e62:	494e      	ldr	r1, [pc, #312]	; (8011f9c <LmhpComplianceOnMcpsIndication+0x5f8>)
 8011e64:	728c      	strb	r4, [r1, #10]
 8011e66:	4413      	add	r3, r2
 8011e68:	b2c2      	uxtb	r2, r0
 8011e6a:	701a      	strb	r2, [r3, #0]
                break;
 8011e6c:	e150      	b.n	8012110 <LmhpComplianceOnMcpsIndication+0x76c>
            }
        case COMPLIANCE_RX_APP_CNT_RESET_REQ:
            {
                ComplianceTestState.RxAppCnt = 0;
 8011e6e:	4b4b      	ldr	r3, [pc, #300]	; (8011f9c <LmhpComplianceOnMcpsIndication+0x5f8>)
 8011e70:	2200      	movs	r2, #0
 8011e72:	821a      	strh	r2, [r3, #16]
                break;
 8011e74:	e14c      	b.n	8012110 <LmhpComplianceOnMcpsIndication+0x76c>
            }
        case COMPLIANCE_LINK_CHECK_REQ:
            {
                MlmeReq_t mlmeReq;
                mlmeReq.Type = MLME_LINK_CHECK;
 8011e76:	2305      	movs	r3, #5
 8011e78:	f887 3050 	strb.w	r3, [r7, #80]	; 0x50

                LoRaMacMlmeRequest( &mlmeReq );
 8011e7c:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8011e80:	4618      	mov	r0, r3
 8011e82:	f004 fdcb 	bl	8016a1c <LoRaMacMlmeRequest>
                break;
 8011e86:	e143      	b.n	8012110 <LmhpComplianceOnMcpsIndication+0x76c>
            }
        case COMPLIANCE_DEVICE_TIME_REQ:
            {
                CompliancePackage.OnDeviceTimeRequest( );
 8011e88:	4b45      	ldr	r3, [pc, #276]	; (8011fa0 <LmhpComplianceOnMcpsIndication+0x5fc>)
 8011e8a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8011e8c:	4798      	blx	r3
                break;
 8011e8e:	e13f      	b.n	8012110 <LmhpComplianceOnMcpsIndication+0x76c>
            }
        case COMPLIANCE_PING_SLOT_INFO_REQ:
            {
                ComplianceTestState.ClassBStatus.PingSlotPeriodicity = mcpsIndication->Buffer[cmdIndex++];
 8011e90:	687b      	ldr	r3, [r7, #4]
 8011e92:	689a      	ldr	r2, [r3, #8]
 8011e94:	f897 308f 	ldrb.w	r3, [r7, #143]	; 0x8f
 8011e98:	1c59      	adds	r1, r3, #1
 8011e9a:	f887 108f 	strb.w	r1, [r7, #143]	; 0x8f
 8011e9e:	4413      	add	r3, r2
 8011ea0:	781a      	ldrb	r2, [r3, #0]
 8011ea2:	4b3e      	ldr	r3, [pc, #248]	; (8011f9c <LmhpComplianceOnMcpsIndication+0x5f8>)
 8011ea4:	755a      	strb	r2, [r3, #21]
                if( ComplianceParams->OnPingSlotPeriodicityChanged != NULL )
 8011ea6:	4b3c      	ldr	r3, [pc, #240]	; (8011f98 <LmhpComplianceOnMcpsIndication+0x5f4>)
 8011ea8:	681b      	ldr	r3, [r3, #0]
 8011eaa:	68db      	ldr	r3, [r3, #12]
 8011eac:	2b00      	cmp	r3, #0
 8011eae:	f000 812c 	beq.w	801210a <LmhpComplianceOnMcpsIndication+0x766>
                {
                    ComplianceParams->OnPingSlotPeriodicityChanged( ComplianceTestState.ClassBStatus.PingSlotPeriodicity );
 8011eb2:	4b39      	ldr	r3, [pc, #228]	; (8011f98 <LmhpComplianceOnMcpsIndication+0x5f4>)
 8011eb4:	681b      	ldr	r3, [r3, #0]
 8011eb6:	68db      	ldr	r3, [r3, #12]
 8011eb8:	4a38      	ldr	r2, [pc, #224]	; (8011f9c <LmhpComplianceOnMcpsIndication+0x5f8>)
 8011eba:	7d52      	ldrb	r2, [r2, #21]
 8011ebc:	4610      	mov	r0, r2
 8011ebe:	4798      	blx	r3
                }
                break;
 8011ec0:	e123      	b.n	801210a <LmhpComplianceOnMcpsIndication+0x766>
            }
#endif /* CLASS_B not available */
        case COMPLIANCE_TX_CW_REQ:
            {
                MlmeReq_t mlmeReq;
                if( mcpsIndication->BufferSize == 7 )
 8011ec2:	687b      	ldr	r3, [r7, #4]
 8011ec4:	7b1b      	ldrb	r3, [r3, #12]
 8011ec6:	2b07      	cmp	r3, #7
 8011ec8:	f040 8121 	bne.w	801210e <LmhpComplianceOnMcpsIndication+0x76a>
                {
                    mlmeReq.Type = MLME_TXCW;
 8011ecc:	2306      	movs	r3, #6
 8011ece:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
                    mlmeReq.Req.TxCw.Timeout =
                        ( uint16_t )( mcpsIndication->Buffer[cmdIndex] | ( mcpsIndication->Buffer[cmdIndex + 1] << 8 ) );
 8011ed2:	687b      	ldr	r3, [r7, #4]
 8011ed4:	689a      	ldr	r2, [r3, #8]
 8011ed6:	f897 308f 	ldrb.w	r3, [r7, #143]	; 0x8f
 8011eda:	4413      	add	r3, r2
 8011edc:	781b      	ldrb	r3, [r3, #0]
 8011ede:	b21a      	sxth	r2, r3
 8011ee0:	687b      	ldr	r3, [r7, #4]
 8011ee2:	6899      	ldr	r1, [r3, #8]
 8011ee4:	f897 308f 	ldrb.w	r3, [r7, #143]	; 0x8f
 8011ee8:	3301      	adds	r3, #1
 8011eea:	440b      	add	r3, r1
 8011eec:	781b      	ldrb	r3, [r3, #0]
 8011eee:	021b      	lsls	r3, r3, #8
 8011ef0:	b21b      	sxth	r3, r3
 8011ef2:	4313      	orrs	r3, r2
 8011ef4:	b21b      	sxth	r3, r3
 8011ef6:	b29b      	uxth	r3, r3
                    mlmeReq.Req.TxCw.Timeout =
 8011ef8:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
                    cmdIndex += 2;
 8011efc:	f897 308f 	ldrb.w	r3, [r7, #143]	; 0x8f
 8011f00:	3302      	adds	r3, #2
 8011f02:	f887 308f 	strb.w	r3, [r7, #143]	; 0x8f
                    mlmeReq.Req.TxCw.Frequency =
                        ( uint32_t )( mcpsIndication->Buffer[cmdIndex] | ( mcpsIndication->Buffer[cmdIndex + 1] << 8 ) |
 8011f06:	687b      	ldr	r3, [r7, #4]
 8011f08:	689a      	ldr	r2, [r3, #8]
 8011f0a:	f897 308f 	ldrb.w	r3, [r7, #143]	; 0x8f
 8011f0e:	4413      	add	r3, r2
 8011f10:	781b      	ldrb	r3, [r3, #0]
 8011f12:	4619      	mov	r1, r3
 8011f14:	687b      	ldr	r3, [r7, #4]
 8011f16:	689a      	ldr	r2, [r3, #8]
 8011f18:	f897 308f 	ldrb.w	r3, [r7, #143]	; 0x8f
 8011f1c:	3301      	adds	r3, #1
 8011f1e:	4413      	add	r3, r2
 8011f20:	781b      	ldrb	r3, [r3, #0]
 8011f22:	021b      	lsls	r3, r3, #8
 8011f24:	ea41 0203 	orr.w	r2, r1, r3
                                      ( mcpsIndication->Buffer[cmdIndex + 2] << 16 ) ) *
 8011f28:	687b      	ldr	r3, [r7, #4]
 8011f2a:	6899      	ldr	r1, [r3, #8]
 8011f2c:	f897 308f 	ldrb.w	r3, [r7, #143]	; 0x8f
 8011f30:	3302      	adds	r3, #2
 8011f32:	440b      	add	r3, r1
 8011f34:	781b      	ldrb	r3, [r3, #0]
 8011f36:	041b      	lsls	r3, r3, #16
                        ( uint32_t )( mcpsIndication->Buffer[cmdIndex] | ( mcpsIndication->Buffer[cmdIndex + 1] << 8 ) |
 8011f38:	4313      	orrs	r3, r2
 8011f3a:	461a      	mov	r2, r3
                                      ( mcpsIndication->Buffer[cmdIndex + 2] << 16 ) ) *
 8011f3c:	2364      	movs	r3, #100	; 0x64
 8011f3e:	fb02 f303 	mul.w	r3, r2, r3
                    mlmeReq.Req.TxCw.Frequency =
 8011f42:	647b      	str	r3, [r7, #68]	; 0x44
                        100;
                    cmdIndex += 3;
 8011f44:	f897 308f 	ldrb.w	r3, [r7, #143]	; 0x8f
 8011f48:	3303      	adds	r3, #3
 8011f4a:	f887 308f 	strb.w	r3, [r7, #143]	; 0x8f
                    mlmeReq.Req.TxCw.Power = mcpsIndication->Buffer[cmdIndex++];
 8011f4e:	687b      	ldr	r3, [r7, #4]
 8011f50:	689a      	ldr	r2, [r3, #8]
 8011f52:	f897 308f 	ldrb.w	r3, [r7, #143]	; 0x8f
 8011f56:	1c59      	adds	r1, r3, #1
 8011f58:	f887 108f 	strb.w	r1, [r7, #143]	; 0x8f
 8011f5c:	4413      	add	r3, r2
 8011f5e:	781b      	ldrb	r3, [r3, #0]
 8011f60:	b25b      	sxtb	r3, r3
 8011f62:	f887 3048 	strb.w	r3, [r7, #72]	; 0x48

                    LoRaMacMlmeRequest( &mlmeReq );
 8011f66:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8011f6a:	4618      	mov	r0, r3
 8011f6c:	f004 fd56 	bl	8016a1c <LoRaMacMlmeRequest>
                }
                break;
 8011f70:	e0cd      	b.n	801210e <LmhpComplianceOnMcpsIndication+0x76a>
            }
        case COMPLIANCE_DUT_FPORT_224_DISABLE_REQ:
            {
                mibReq.Type = MIB_IS_CERT_FPORT_ON;
 8011f72:	233b      	movs	r3, #59	; 0x3b
 8011f74:	f887 3064 	strb.w	r3, [r7, #100]	; 0x64
                mibReq.Param.IsCertPortOn = false;
 8011f78:	2300      	movs	r3, #0
 8011f7a:	f887 3068 	strb.w	r3, [r7, #104]	; 0x68
                LoRaMacMibSetRequestConfirm( &mibReq );
 8011f7e:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8011f82:	4618      	mov	r0, r3
 8011f84:	f004 f9a0 	bl	80162c8 <LoRaMacMibSetRequestConfirm>

                ComplianceTestState.IsResetCmdPending = true;
 8011f88:	4b04      	ldr	r3, [pc, #16]	; (8011f9c <LmhpComplianceOnMcpsIndication+0x5f8>)
 8011f8a:	2201      	movs	r2, #1
 8011f8c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
                break;
 8011f90:	e0be      	b.n	8012110 <LmhpComplianceOnMcpsIndication+0x76c>
 8011f92:	bf00      	nop
 8011f94:	08021798 	.word	0x08021798
 8011f98:	200008f8 	.word	0x200008f8
 8011f9c:	200008c0 	.word	0x200008c0
 8011fa0:	200000d8 	.word	0x200000d8
            {
                Version_t           lrwanVersion;
                Version_t           lrwanRpVersion;
                MibRequestConfirm_t mibReq;

                mibReq.Type = MIB_LORAWAN_VERSION;
 8011fa4:	232a      	movs	r3, #42	; 0x2a
 8011fa6:	723b      	strb	r3, [r7, #8]

                LoRaMacMibGetRequestConfirm( &mibReq );
 8011fa8:	f107 0308 	add.w	r3, r7, #8
 8011fac:	4618      	mov	r0, r3
 8011fae:	f003 ffb3 	bl	8015f18 <LoRaMacMibGetRequestConfirm>
                lrwanVersion   = mibReq.Param.LrWanVersion.LoRaWan;
 8011fb2:	68fb      	ldr	r3, [r7, #12]
 8011fb4:	63bb      	str	r3, [r7, #56]	; 0x38
                lrwanRpVersion = mibReq.Param.LrWanVersion.LoRaWanRegion;
 8011fb6:	693b      	ldr	r3, [r7, #16]
 8011fb8:	637b      	str	r3, [r7, #52]	; 0x34

                ComplianceTestState.DataBuffer[ComplianceTestState.DataBufferSize++] = COMPLIANCE_DUT_VERSION_ANS;
 8011fba:	4b65      	ldr	r3, [pc, #404]	; (8012150 <LmhpComplianceOnMcpsIndication+0x7ac>)
 8011fbc:	68da      	ldr	r2, [r3, #12]
 8011fbe:	4b64      	ldr	r3, [pc, #400]	; (8012150 <LmhpComplianceOnMcpsIndication+0x7ac>)
 8011fc0:	7a9b      	ldrb	r3, [r3, #10]
 8011fc2:	1c59      	adds	r1, r3, #1
 8011fc4:	b2c8      	uxtb	r0, r1
 8011fc6:	4962      	ldr	r1, [pc, #392]	; (8012150 <LmhpComplianceOnMcpsIndication+0x7ac>)
 8011fc8:	7288      	strb	r0, [r1, #10]
 8011fca:	4413      	add	r3, r2
 8011fcc:	227f      	movs	r2, #127	; 0x7f
 8011fce:	701a      	strb	r2, [r3, #0]
                ComplianceTestState.DataBuffer[ComplianceTestState.DataBufferSize++] = ComplianceParams->FwVersion.Fields.Major;
 8011fd0:	4b60      	ldr	r3, [pc, #384]	; (8012154 <LmhpComplianceOnMcpsIndication+0x7b0>)
 8011fd2:	681a      	ldr	r2, [r3, #0]
 8011fd4:	4b5e      	ldr	r3, [pc, #376]	; (8012150 <LmhpComplianceOnMcpsIndication+0x7ac>)
 8011fd6:	68d9      	ldr	r1, [r3, #12]
 8011fd8:	4b5d      	ldr	r3, [pc, #372]	; (8012150 <LmhpComplianceOnMcpsIndication+0x7ac>)
 8011fda:	7a9b      	ldrb	r3, [r3, #10]
 8011fdc:	1c58      	adds	r0, r3, #1
 8011fde:	b2c4      	uxtb	r4, r0
 8011fe0:	485b      	ldr	r0, [pc, #364]	; (8012150 <LmhpComplianceOnMcpsIndication+0x7ac>)
 8011fe2:	7284      	strb	r4, [r0, #10]
 8011fe4:	440b      	add	r3, r1
 8011fe6:	78d2      	ldrb	r2, [r2, #3]
 8011fe8:	701a      	strb	r2, [r3, #0]
                ComplianceTestState.DataBuffer[ComplianceTestState.DataBufferSize++] = ComplianceParams->FwVersion.Fields.Minor;
 8011fea:	4b5a      	ldr	r3, [pc, #360]	; (8012154 <LmhpComplianceOnMcpsIndication+0x7b0>)
 8011fec:	681a      	ldr	r2, [r3, #0]
 8011fee:	4b58      	ldr	r3, [pc, #352]	; (8012150 <LmhpComplianceOnMcpsIndication+0x7ac>)
 8011ff0:	68d9      	ldr	r1, [r3, #12]
 8011ff2:	4b57      	ldr	r3, [pc, #348]	; (8012150 <LmhpComplianceOnMcpsIndication+0x7ac>)
 8011ff4:	7a9b      	ldrb	r3, [r3, #10]
 8011ff6:	1c58      	adds	r0, r3, #1
 8011ff8:	b2c4      	uxtb	r4, r0
 8011ffa:	4855      	ldr	r0, [pc, #340]	; (8012150 <LmhpComplianceOnMcpsIndication+0x7ac>)
 8011ffc:	7284      	strb	r4, [r0, #10]
 8011ffe:	440b      	add	r3, r1
 8012000:	7892      	ldrb	r2, [r2, #2]
 8012002:	701a      	strb	r2, [r3, #0]
                ComplianceTestState.DataBuffer[ComplianceTestState.DataBufferSize++] = ComplianceParams->FwVersion.Fields.Patch;
 8012004:	4b53      	ldr	r3, [pc, #332]	; (8012154 <LmhpComplianceOnMcpsIndication+0x7b0>)
 8012006:	681a      	ldr	r2, [r3, #0]
 8012008:	4b51      	ldr	r3, [pc, #324]	; (8012150 <LmhpComplianceOnMcpsIndication+0x7ac>)
 801200a:	68d9      	ldr	r1, [r3, #12]
 801200c:	4b50      	ldr	r3, [pc, #320]	; (8012150 <LmhpComplianceOnMcpsIndication+0x7ac>)
 801200e:	7a9b      	ldrb	r3, [r3, #10]
 8012010:	1c58      	adds	r0, r3, #1
 8012012:	b2c4      	uxtb	r4, r0
 8012014:	484e      	ldr	r0, [pc, #312]	; (8012150 <LmhpComplianceOnMcpsIndication+0x7ac>)
 8012016:	7284      	strb	r4, [r0, #10]
 8012018:	440b      	add	r3, r1
 801201a:	7852      	ldrb	r2, [r2, #1]
 801201c:	701a      	strb	r2, [r3, #0]
                ComplianceTestState.DataBuffer[ComplianceTestState.DataBufferSize++] = ComplianceParams->FwVersion.Fields.Revision;
 801201e:	4b4d      	ldr	r3, [pc, #308]	; (8012154 <LmhpComplianceOnMcpsIndication+0x7b0>)
 8012020:	681a      	ldr	r2, [r3, #0]
 8012022:	4b4b      	ldr	r3, [pc, #300]	; (8012150 <LmhpComplianceOnMcpsIndication+0x7ac>)
 8012024:	68d9      	ldr	r1, [r3, #12]
 8012026:	4b4a      	ldr	r3, [pc, #296]	; (8012150 <LmhpComplianceOnMcpsIndication+0x7ac>)
 8012028:	7a9b      	ldrb	r3, [r3, #10]
 801202a:	1c58      	adds	r0, r3, #1
 801202c:	b2c4      	uxtb	r4, r0
 801202e:	4848      	ldr	r0, [pc, #288]	; (8012150 <LmhpComplianceOnMcpsIndication+0x7ac>)
 8012030:	7284      	strb	r4, [r0, #10]
 8012032:	440b      	add	r3, r1
 8012034:	7812      	ldrb	r2, [r2, #0]
 8012036:	701a      	strb	r2, [r3, #0]
                ComplianceTestState.DataBuffer[ComplianceTestState.DataBufferSize++] = lrwanVersion.Fields.Major;
 8012038:	4b45      	ldr	r3, [pc, #276]	; (8012150 <LmhpComplianceOnMcpsIndication+0x7ac>)
 801203a:	68da      	ldr	r2, [r3, #12]
 801203c:	4b44      	ldr	r3, [pc, #272]	; (8012150 <LmhpComplianceOnMcpsIndication+0x7ac>)
 801203e:	7a9b      	ldrb	r3, [r3, #10]
 8012040:	1c59      	adds	r1, r3, #1
 8012042:	b2c8      	uxtb	r0, r1
 8012044:	4942      	ldr	r1, [pc, #264]	; (8012150 <LmhpComplianceOnMcpsIndication+0x7ac>)
 8012046:	7288      	strb	r0, [r1, #10]
 8012048:	4413      	add	r3, r2
 801204a:	f897 203b 	ldrb.w	r2, [r7, #59]	; 0x3b
 801204e:	701a      	strb	r2, [r3, #0]
                ComplianceTestState.DataBuffer[ComplianceTestState.DataBufferSize++] = lrwanVersion.Fields.Minor;
 8012050:	4b3f      	ldr	r3, [pc, #252]	; (8012150 <LmhpComplianceOnMcpsIndication+0x7ac>)
 8012052:	68da      	ldr	r2, [r3, #12]
 8012054:	4b3e      	ldr	r3, [pc, #248]	; (8012150 <LmhpComplianceOnMcpsIndication+0x7ac>)
 8012056:	7a9b      	ldrb	r3, [r3, #10]
 8012058:	1c59      	adds	r1, r3, #1
 801205a:	b2c8      	uxtb	r0, r1
 801205c:	493c      	ldr	r1, [pc, #240]	; (8012150 <LmhpComplianceOnMcpsIndication+0x7ac>)
 801205e:	7288      	strb	r0, [r1, #10]
 8012060:	4413      	add	r3, r2
 8012062:	f897 203a 	ldrb.w	r2, [r7, #58]	; 0x3a
 8012066:	701a      	strb	r2, [r3, #0]
                ComplianceTestState.DataBuffer[ComplianceTestState.DataBufferSize++] = lrwanVersion.Fields.Patch;
 8012068:	4b39      	ldr	r3, [pc, #228]	; (8012150 <LmhpComplianceOnMcpsIndication+0x7ac>)
 801206a:	68da      	ldr	r2, [r3, #12]
 801206c:	4b38      	ldr	r3, [pc, #224]	; (8012150 <LmhpComplianceOnMcpsIndication+0x7ac>)
 801206e:	7a9b      	ldrb	r3, [r3, #10]
 8012070:	1c59      	adds	r1, r3, #1
 8012072:	b2c8      	uxtb	r0, r1
 8012074:	4936      	ldr	r1, [pc, #216]	; (8012150 <LmhpComplianceOnMcpsIndication+0x7ac>)
 8012076:	7288      	strb	r0, [r1, #10]
 8012078:	4413      	add	r3, r2
 801207a:	f897 2039 	ldrb.w	r2, [r7, #57]	; 0x39
 801207e:	701a      	strb	r2, [r3, #0]
                ComplianceTestState.DataBuffer[ComplianceTestState.DataBufferSize++] = lrwanVersion.Fields.Revision;
 8012080:	4b33      	ldr	r3, [pc, #204]	; (8012150 <LmhpComplianceOnMcpsIndication+0x7ac>)
 8012082:	68da      	ldr	r2, [r3, #12]
 8012084:	4b32      	ldr	r3, [pc, #200]	; (8012150 <LmhpComplianceOnMcpsIndication+0x7ac>)
 8012086:	7a9b      	ldrb	r3, [r3, #10]
 8012088:	1c59      	adds	r1, r3, #1
 801208a:	b2c8      	uxtb	r0, r1
 801208c:	4930      	ldr	r1, [pc, #192]	; (8012150 <LmhpComplianceOnMcpsIndication+0x7ac>)
 801208e:	7288      	strb	r0, [r1, #10]
 8012090:	4413      	add	r3, r2
 8012092:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 8012096:	701a      	strb	r2, [r3, #0]
                ComplianceTestState.DataBuffer[ComplianceTestState.DataBufferSize++] = lrwanRpVersion.Fields.Major;
 8012098:	4b2d      	ldr	r3, [pc, #180]	; (8012150 <LmhpComplianceOnMcpsIndication+0x7ac>)
 801209a:	68da      	ldr	r2, [r3, #12]
 801209c:	4b2c      	ldr	r3, [pc, #176]	; (8012150 <LmhpComplianceOnMcpsIndication+0x7ac>)
 801209e:	7a9b      	ldrb	r3, [r3, #10]
 80120a0:	1c59      	adds	r1, r3, #1
 80120a2:	b2c8      	uxtb	r0, r1
 80120a4:	492a      	ldr	r1, [pc, #168]	; (8012150 <LmhpComplianceOnMcpsIndication+0x7ac>)
 80120a6:	7288      	strb	r0, [r1, #10]
 80120a8:	4413      	add	r3, r2
 80120aa:	f897 2037 	ldrb.w	r2, [r7, #55]	; 0x37
 80120ae:	701a      	strb	r2, [r3, #0]
                ComplianceTestState.DataBuffer[ComplianceTestState.DataBufferSize++] = lrwanRpVersion.Fields.Minor;
 80120b0:	4b27      	ldr	r3, [pc, #156]	; (8012150 <LmhpComplianceOnMcpsIndication+0x7ac>)
 80120b2:	68da      	ldr	r2, [r3, #12]
 80120b4:	4b26      	ldr	r3, [pc, #152]	; (8012150 <LmhpComplianceOnMcpsIndication+0x7ac>)
 80120b6:	7a9b      	ldrb	r3, [r3, #10]
 80120b8:	1c59      	adds	r1, r3, #1
 80120ba:	b2c8      	uxtb	r0, r1
 80120bc:	4924      	ldr	r1, [pc, #144]	; (8012150 <LmhpComplianceOnMcpsIndication+0x7ac>)
 80120be:	7288      	strb	r0, [r1, #10]
 80120c0:	4413      	add	r3, r2
 80120c2:	f897 2036 	ldrb.w	r2, [r7, #54]	; 0x36
 80120c6:	701a      	strb	r2, [r3, #0]
                ComplianceTestState.DataBuffer[ComplianceTestState.DataBufferSize++] = lrwanRpVersion.Fields.Patch;
 80120c8:	4b21      	ldr	r3, [pc, #132]	; (8012150 <LmhpComplianceOnMcpsIndication+0x7ac>)
 80120ca:	68da      	ldr	r2, [r3, #12]
 80120cc:	4b20      	ldr	r3, [pc, #128]	; (8012150 <LmhpComplianceOnMcpsIndication+0x7ac>)
 80120ce:	7a9b      	ldrb	r3, [r3, #10]
 80120d0:	1c59      	adds	r1, r3, #1
 80120d2:	b2c8      	uxtb	r0, r1
 80120d4:	491e      	ldr	r1, [pc, #120]	; (8012150 <LmhpComplianceOnMcpsIndication+0x7ac>)
 80120d6:	7288      	strb	r0, [r1, #10]
 80120d8:	4413      	add	r3, r2
 80120da:	f897 2035 	ldrb.w	r2, [r7, #53]	; 0x35
 80120de:	701a      	strb	r2, [r3, #0]
                ComplianceTestState.DataBuffer[ComplianceTestState.DataBufferSize++] = lrwanRpVersion.Fields.Revision;
 80120e0:	4b1b      	ldr	r3, [pc, #108]	; (8012150 <LmhpComplianceOnMcpsIndication+0x7ac>)
 80120e2:	68da      	ldr	r2, [r3, #12]
 80120e4:	4b1a      	ldr	r3, [pc, #104]	; (8012150 <LmhpComplianceOnMcpsIndication+0x7ac>)
 80120e6:	7a9b      	ldrb	r3, [r3, #10]
 80120e8:	1c59      	adds	r1, r3, #1
 80120ea:	b2c8      	uxtb	r0, r1
 80120ec:	4918      	ldr	r1, [pc, #96]	; (8012150 <LmhpComplianceOnMcpsIndication+0x7ac>)
 80120ee:	7288      	strb	r0, [r1, #10]
 80120f0:	4413      	add	r3, r2
 80120f2:	f897 2034 	ldrb.w	r2, [r7, #52]	; 0x34
 80120f6:	701a      	strb	r2, [r3, #0]
                break;
 80120f8:	e00a      	b.n	8012110 <LmhpComplianceOnMcpsIndication+0x76c>
            }
        default:
            {
                break;
 80120fa:	bf00      	nop
 80120fc:	e008      	b.n	8012110 <LmhpComplianceOnMcpsIndication+0x76c>
                break;
 80120fe:	bf00      	nop
 8012100:	e006      	b.n	8012110 <LmhpComplianceOnMcpsIndication+0x76c>
                break;
 8012102:	bf00      	nop
 8012104:	e004      	b.n	8012110 <LmhpComplianceOnMcpsIndication+0x76c>
                break;
 8012106:	bf00      	nop
 8012108:	e002      	b.n	8012110 <LmhpComplianceOnMcpsIndication+0x76c>
                break;
 801210a:	bf00      	nop
 801210c:	e000      	b.n	8012110 <LmhpComplianceOnMcpsIndication+0x76c>
                break;
 801210e:	bf00      	nop
            }
    }

    if( ComplianceTestState.DataBufferSize != 0 )
 8012110:	4b0f      	ldr	r3, [pc, #60]	; (8012150 <LmhpComplianceOnMcpsIndication+0x7ac>)
 8012112:	7a9b      	ldrb	r3, [r3, #10]
 8012114:	2b00      	cmp	r3, #0
 8012116:	d00c      	beq.n	8012132 <LmhpComplianceOnMcpsIndication+0x78e>
    {
        if( ProcessTimer.IsRunning == 0U)
 8012118:	4b0f      	ldr	r3, [pc, #60]	; (8012158 <LmhpComplianceOnMcpsIndication+0x7b4>)
 801211a:	7a5b      	ldrb	r3, [r3, #9]
 801211c:	2b00      	cmp	r3, #0
 801211e:	d114      	bne.n	801214a <LmhpComplianceOnMcpsIndication+0x7a6>
        {
            TimerSetValue( &ProcessTimer, 1000 );
 8012120:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8012124:	480c      	ldr	r0, [pc, #48]	; (8012158 <LmhpComplianceOnMcpsIndication+0x7b4>)
 8012126:	f00d fe07 	bl	801fd38 <UTIL_TIMER_SetPeriod>
            TimerStart( &ProcessTimer );
 801212a:	480b      	ldr	r0, [pc, #44]	; (8012158 <LmhpComplianceOnMcpsIndication+0x7b4>)
 801212c:	f00d fd26 	bl	801fb7c <UTIL_TIMER_Start>
 8012130:	e00b      	b.n	801214a <LmhpComplianceOnMcpsIndication+0x7a6>
        }
    }
    else
    {
        /* Abort any pending Tx as a new command has been processed */
        TimerStop( &ProcessTimer );
 8012132:	4809      	ldr	r0, [pc, #36]	; (8012158 <LmhpComplianceOnMcpsIndication+0x7b4>)
 8012134:	f00d fd90 	bl	801fc58 <UTIL_TIMER_Stop>
        ComplianceTestState.IsTxPending = false;
 8012138:	4b05      	ldr	r3, [pc, #20]	; (8012150 <LmhpComplianceOnMcpsIndication+0x7ac>)
 801213a:	2200      	movs	r2, #0
 801213c:	705a      	strb	r2, [r3, #1]
 801213e:	e004      	b.n	801214a <LmhpComplianceOnMcpsIndication+0x7a6>
        return;
 8012140:	bf00      	nop
 8012142:	e002      	b.n	801214a <LmhpComplianceOnMcpsIndication+0x7a6>
        return;
 8012144:	bf00      	nop
 8012146:	e000      	b.n	801214a <LmhpComplianceOnMcpsIndication+0x7a6>
        return;
 8012148:	bf00      	nop
    }
}
 801214a:	3790      	adds	r7, #144	; 0x90
 801214c:	46bd      	mov	sp, r7
 801214e:	bdb0      	pop	{r4, r5, r7, pc}
 8012150:	200008c0 	.word	0x200008c0
 8012154:	200008f8 	.word	0x200008f8
 8012158:	200008fc 	.word	0x200008fc

0801215c <LmhpComplianceOnMlmeConfirm>:

static void LmhpComplianceOnMlmeConfirm( MlmeConfirm_t *mlmeConfirm )
{
 801215c:	b480      	push	{r7}
 801215e:	b083      	sub	sp, #12
 8012160:	af00      	add	r7, sp, #0
 8012162:	6078      	str	r0, [r7, #4]
                }
                break;
            }
#endif /* CLASS_B not available */
        default:
            break;
 8012164:	bf00      	nop
    }
}
 8012166:	bf00      	nop
 8012168:	370c      	adds	r7, #12
 801216a:	46bd      	mov	sp, r7
 801216c:	bc80      	pop	{r7}
 801216e:	4770      	bx	lr

08012170 <LmhpComplianceOnMlmeIndication>:

static void LmhpComplianceOnMlmeIndication( MlmeIndication_t *mlmeIndication )
{
 8012170:	b480      	push	{r7}
 8012172:	b083      	sub	sp, #12
 8012174:	af00      	add	r7, sp, #0
 8012176:	6078      	str	r0, [r7, #4]
    if( ComplianceTestState.Initialized == false )
 8012178:	4b05      	ldr	r3, [pc, #20]	; (8012190 <LmhpComplianceOnMlmeIndication+0x20>)
 801217a:	781b      	ldrb	r3, [r3, #0]
 801217c:	f083 0301 	eor.w	r3, r3, #1
 8012180:	b2db      	uxtb	r3, r3
 8012182:	2b00      	cmp	r3, #0
    {
        return;
 8012184:	bf00      	nop
            }
#endif /* CLASS_B not available */
        default:
            break;
    }
}
 8012186:	370c      	adds	r7, #12
 8012188:	46bd      	mov	sp, r7
 801218a:	bc80      	pop	{r7}
 801218c:	4770      	bx	lr
 801218e:	bf00      	nop
 8012190:	200008c0 	.word	0x200008c0

08012194 <OnProcessTimer>:
    }
}
#endif /* CLASS_B not available */

static void OnProcessTimer( void *context )
{
 8012194:	b580      	push	{r7, lr}
 8012196:	b082      	sub	sp, #8
 8012198:	af00      	add	r7, sp, #0
 801219a:	6078      	str	r0, [r7, #4]
    if( ComplianceTestState.DataBufferSize != 0 )
 801219c:	4b08      	ldr	r3, [pc, #32]	; (80121c0 <OnProcessTimer+0x2c>)
 801219e:	7a9b      	ldrb	r3, [r3, #10]
 80121a0:	2b00      	cmp	r3, #0
 80121a2:	d002      	beq.n	80121aa <OnProcessTimer+0x16>
    {
        ComplianceTestState.IsTxPending = true;
 80121a4:	4b06      	ldr	r3, [pc, #24]	; (80121c0 <OnProcessTimer+0x2c>)
 80121a6:	2201      	movs	r2, #1
 80121a8:	705a      	strb	r2, [r3, #1]
    }
    if( CompliancePackage.OnPackageProcessEvent != NULL )
 80121aa:	4b06      	ldr	r3, [pc, #24]	; (80121c4 <OnProcessTimer+0x30>)
 80121ac:	695b      	ldr	r3, [r3, #20]
 80121ae:	2b00      	cmp	r3, #0
 80121b0:	d002      	beq.n	80121b8 <OnProcessTimer+0x24>
    {
        CompliancePackage.OnPackageProcessEvent();
 80121b2:	4b04      	ldr	r3, [pc, #16]	; (80121c4 <OnProcessTimer+0x30>)
 80121b4:	695b      	ldr	r3, [r3, #20]
 80121b6:	4798      	blx	r3
    }
}
 80121b8:	bf00      	nop
 80121ba:	3708      	adds	r7, #8
 80121bc:	46bd      	mov	sp, r7
 80121be:	bd80      	pop	{r7, pc}
 80121c0:	200008c0 	.word	0x200008c0
 80121c4:	200000d8 	.word	0x200000d8

080121c8 <LmhpPackagesRegistrationInit>:

/* Private variables ---------------------------------------------------------*/

/* Exported functions ---------------------------------------------------------*/
LmHandlerErrorStatus_t LmhpPackagesRegistrationInit( Version_t *fwVersion )
{
 80121c8:	b480      	push	{r7}
 80121ca:	b083      	sub	sp, #12
 80121cc:	af00      	add	r7, sp, #0
 80121ce:	6078      	str	r0, [r7, #4]
        return LORAMAC_HANDLER_ERROR;
    }
#endif /* LORAWAN_PACKAGES_VERSION */
#endif /* LORAWAN_DATA_DISTRIB_MGT */

    return LORAMAC_HANDLER_SUCCESS;
 80121d0:	2300      	movs	r3, #0
}
 80121d2:	4618      	mov	r0, r3
 80121d4:	370c      	adds	r7, #12
 80121d6:	46bd      	mov	sp, r7
 80121d8:	bc80      	pop	{r7}
 80121da:	4770      	bx	lr

080121dc <LmhpPackagesRegister>:

LmHandlerErrorStatus_t LmhpPackagesRegister( uint8_t id, LmhPackage_t **package )
{
 80121dc:	b480      	push	{r7}
 80121de:	b083      	sub	sp, #12
 80121e0:	af00      	add	r7, sp, #0
 80121e2:	4603      	mov	r3, r0
 80121e4:	6039      	str	r1, [r7, #0]
 80121e6:	71fb      	strb	r3, [r7, #7]
                break;
            }
    }
    return LORAMAC_HANDLER_SUCCESS;
#else
    return LORAMAC_HANDLER_ERROR;
 80121e8:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
#endif /* LORAWAN_DATA_DISTRIB_MGT */
}
 80121ec:	4618      	mov	r0, r3
 80121ee:	370c      	adds	r7, #12
 80121f0:	46bd      	mov	sp, r7
 80121f2:	bc80      	pop	{r7}
 80121f4:	4770      	bx	lr
	...

080121f8 <OnRadioTxDone>:
}RxDoneParams_t;

static RxDoneParams_t RxDoneParams;

static void OnRadioTxDone( void )
{
 80121f8:	b590      	push	{r4, r7, lr}
 80121fa:	b083      	sub	sp, #12
 80121fc:	af00      	add	r7, sp, #0
    TxDoneParams.CurTime = TimerGetCurrentTime( );
 80121fe:	f00d fe45 	bl	801fe8c <UTIL_TIMER_GetCurrentTime>
 8012202:	4603      	mov	r3, r0
 8012204:	4a0f      	ldr	r2, [pc, #60]	; (8012244 <OnRadioTxDone+0x4c>)
 8012206:	6013      	str	r3, [r2, #0]
    MacCtx.LastTxSysTime = SysTimeGet( );
 8012208:	4c0f      	ldr	r4, [pc, #60]	; (8012248 <OnRadioTxDone+0x50>)
 801220a:	463b      	mov	r3, r7
 801220c:	4618      	mov	r0, r3
 801220e:	f00c ff9b 	bl	801f148 <SysTimeGet>
 8012212:	f504 734e 	add.w	r3, r4, #824	; 0x338
 8012216:	463a      	mov	r2, r7
 8012218:	e892 0003 	ldmia.w	r2, {r0, r1}
 801221c:	e883 0003 	stmia.w	r3, {r0, r1}

    LoRaMacRadioEvents.Events.TxDone = 1;
 8012220:	4a0a      	ldr	r2, [pc, #40]	; (801224c <OnRadioTxDone+0x54>)
 8012222:	7813      	ldrb	r3, [r2, #0]
 8012224:	f043 0320 	orr.w	r3, r3, #32
 8012228:	7013      	strb	r3, [r2, #0]

    OnMacProcessNotify( );
 801222a:	f003 fa71 	bl	8015710 <OnMacProcessNotify>
    MW_LOG(TS_ON, VLEVEL_M, "MAC txDone\r\n" );
 801222e:	4b08      	ldr	r3, [pc, #32]	; (8012250 <OnRadioTxDone+0x58>)
 8012230:	2201      	movs	r2, #1
 8012232:	2100      	movs	r1, #0
 8012234:	2002      	movs	r0, #2
 8012236:	f00d ff19 	bl	802006c <UTIL_ADV_TRACE_COND_FSend>
}
 801223a:	bf00      	nop
 801223c:	370c      	adds	r7, #12
 801223e:	46bd      	mov	sp, r7
 8012240:	bd90      	pop	{r4, r7, pc}
 8012242:	bf00      	nop
 8012244:	20001a5c 	.word	0x20001a5c
 8012248:	20000914 	.word	0x20000914
 801224c:	20001a58 	.word	0x20001a58
 8012250:	080217c4 	.word	0x080217c4

08012254 <OnRadioRxDone>:

static void OnRadioRxDone( uint8_t *payload, uint16_t size, int16_t rssi, int8_t snr )
{
 8012254:	b580      	push	{r7, lr}
 8012256:	b084      	sub	sp, #16
 8012258:	af00      	add	r7, sp, #0
 801225a:	60f8      	str	r0, [r7, #12]
 801225c:	4608      	mov	r0, r1
 801225e:	4611      	mov	r1, r2
 8012260:	461a      	mov	r2, r3
 8012262:	4603      	mov	r3, r0
 8012264:	817b      	strh	r3, [r7, #10]
 8012266:	460b      	mov	r3, r1
 8012268:	813b      	strh	r3, [r7, #8]
 801226a:	4613      	mov	r3, r2
 801226c:	71fb      	strb	r3, [r7, #7]
    RxDoneParams.LastRxDone = TimerGetCurrentTime( );
 801226e:	f00d fe0d 	bl	801fe8c <UTIL_TIMER_GetCurrentTime>
 8012272:	4603      	mov	r3, r0
 8012274:	4a11      	ldr	r2, [pc, #68]	; (80122bc <OnRadioRxDone+0x68>)
 8012276:	6013      	str	r3, [r2, #0]
    RxDoneParams.Payload = payload;
 8012278:	4a10      	ldr	r2, [pc, #64]	; (80122bc <OnRadioRxDone+0x68>)
 801227a:	68fb      	ldr	r3, [r7, #12]
 801227c:	6053      	str	r3, [r2, #4]
    RxDoneParams.Size = size;
 801227e:	4a0f      	ldr	r2, [pc, #60]	; (80122bc <OnRadioRxDone+0x68>)
 8012280:	897b      	ldrh	r3, [r7, #10]
 8012282:	8113      	strh	r3, [r2, #8]
    RxDoneParams.Rssi = rssi;
 8012284:	4a0d      	ldr	r2, [pc, #52]	; (80122bc <OnRadioRxDone+0x68>)
 8012286:	893b      	ldrh	r3, [r7, #8]
 8012288:	8153      	strh	r3, [r2, #10]
    RxDoneParams.Snr = snr;
 801228a:	4a0c      	ldr	r2, [pc, #48]	; (80122bc <OnRadioRxDone+0x68>)
 801228c:	79fb      	ldrb	r3, [r7, #7]
 801228e:	7313      	strb	r3, [r2, #12]

    LoRaMacRadioEvents.Events.RxDone = 1;
 8012290:	4a0b      	ldr	r2, [pc, #44]	; (80122c0 <OnRadioRxDone+0x6c>)
 8012292:	7813      	ldrb	r3, [r2, #0]
 8012294:	f043 0310 	orr.w	r3, r3, #16
 8012298:	7013      	strb	r3, [r2, #0]
#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    LoRaMacRadioEvents.Events.RxProcessPending = 1;
 801229a:	4a09      	ldr	r2, [pc, #36]	; (80122c0 <OnRadioRxDone+0x6c>)
 801229c:	7813      	ldrb	r3, [r2, #0]
 801229e:	f043 0301 	orr.w	r3, r3, #1
 80122a2:	7013      	strb	r3, [r2, #0]
#endif /* LORAMAC_VERSION */

    OnMacProcessNotify( );
 80122a4:	f003 fa34 	bl	8015710 <OnMacProcessNotify>
    MW_LOG(TS_ON, VLEVEL_M, "MAC rxDone\r\n" );
 80122a8:	4b06      	ldr	r3, [pc, #24]	; (80122c4 <OnRadioRxDone+0x70>)
 80122aa:	2201      	movs	r2, #1
 80122ac:	2100      	movs	r1, #0
 80122ae:	2002      	movs	r0, #2
 80122b0:	f00d fedc 	bl	802006c <UTIL_ADV_TRACE_COND_FSend>
}
 80122b4:	bf00      	nop
 80122b6:	3710      	adds	r7, #16
 80122b8:	46bd      	mov	sp, r7
 80122ba:	bd80      	pop	{r7, pc}
 80122bc:	20001a60 	.word	0x20001a60
 80122c0:	20001a58 	.word	0x20001a58
 80122c4:	080217d4 	.word	0x080217d4

080122c8 <OnRadioTxTimeout>:

static void OnRadioTxTimeout( void )
{
 80122c8:	b580      	push	{r7, lr}
 80122ca:	af00      	add	r7, sp, #0
    LoRaMacRadioEvents.Events.TxTimeout = 1;
 80122cc:	4a07      	ldr	r2, [pc, #28]	; (80122ec <OnRadioTxTimeout+0x24>)
 80122ce:	7813      	ldrb	r3, [r2, #0]
 80122d0:	f043 0308 	orr.w	r3, r3, #8
 80122d4:	7013      	strb	r3, [r2, #0]

    OnMacProcessNotify( );
 80122d6:	f003 fa1b 	bl	8015710 <OnMacProcessNotify>
    MW_LOG(TS_ON, VLEVEL_M, "MAC txTimeOut\r\n" );
 80122da:	4b05      	ldr	r3, [pc, #20]	; (80122f0 <OnRadioTxTimeout+0x28>)
 80122dc:	2201      	movs	r2, #1
 80122de:	2100      	movs	r1, #0
 80122e0:	2002      	movs	r0, #2
 80122e2:	f00d fec3 	bl	802006c <UTIL_ADV_TRACE_COND_FSend>
}
 80122e6:	bf00      	nop
 80122e8:	bd80      	pop	{r7, pc}
 80122ea:	bf00      	nop
 80122ec:	20001a58 	.word	0x20001a58
 80122f0:	080217e4 	.word	0x080217e4

080122f4 <OnRadioRxError>:

static void OnRadioRxError( void )
{
 80122f4:	b580      	push	{r7, lr}
 80122f6:	af00      	add	r7, sp, #0
    LoRaMacRadioEvents.Events.RxError = 1;
 80122f8:	4a04      	ldr	r2, [pc, #16]	; (801230c <OnRadioRxError+0x18>)
 80122fa:	7813      	ldrb	r3, [r2, #0]
 80122fc:	f043 0304 	orr.w	r3, r3, #4
 8012300:	7013      	strb	r3, [r2, #0]

    OnMacProcessNotify( );
 8012302:	f003 fa05 	bl	8015710 <OnMacProcessNotify>
}
 8012306:	bf00      	nop
 8012308:	bd80      	pop	{r7, pc}
 801230a:	bf00      	nop
 801230c:	20001a58 	.word	0x20001a58

08012310 <OnRadioRxTimeout>:

static void OnRadioRxTimeout( void )
{
 8012310:	b580      	push	{r7, lr}
 8012312:	af00      	add	r7, sp, #0
    LoRaMacRadioEvents.Events.RxTimeout = 1;
 8012314:	4a07      	ldr	r2, [pc, #28]	; (8012334 <OnRadioRxTimeout+0x24>)
 8012316:	7813      	ldrb	r3, [r2, #0]
 8012318:	f043 0302 	orr.w	r3, r3, #2
 801231c:	7013      	strb	r3, [r2, #0]

    OnMacProcessNotify( );
 801231e:	f003 f9f7 	bl	8015710 <OnMacProcessNotify>
    MW_LOG(TS_ON, VLEVEL_M, "MAC rxTimeOut\r\n" );
 8012322:	4b05      	ldr	r3, [pc, #20]	; (8012338 <OnRadioRxTimeout+0x28>)
 8012324:	2201      	movs	r2, #1
 8012326:	2100      	movs	r1, #0
 8012328:	2002      	movs	r0, #2
 801232a:	f00d fe9f 	bl	802006c <UTIL_ADV_TRACE_COND_FSend>
}
 801232e:	bf00      	nop
 8012330:	bd80      	pop	{r7, pc}
 8012332:	bf00      	nop
 8012334:	20001a58 	.word	0x20001a58
 8012338:	080217f4 	.word	0x080217f4

0801233c <UpdateRxSlotIdleState>:

static void UpdateRxSlotIdleState( void )
{
 801233c:	b480      	push	{r7}
 801233e:	af00      	add	r7, sp, #0
    if( Nvm.MacGroup2.DeviceClass != CLASS_C )
 8012340:	4b08      	ldr	r3, [pc, #32]	; (8012364 <UpdateRxSlotIdleState+0x28>)
 8012342:	f893 3118 	ldrb.w	r3, [r3, #280]	; 0x118
 8012346:	2b02      	cmp	r3, #2
 8012348:	d004      	beq.n	8012354 <UpdateRxSlotIdleState+0x18>
    {
        MacCtx.RxSlot = RX_SLOT_NONE;
 801234a:	4b07      	ldr	r3, [pc, #28]	; (8012368 <UpdateRxSlotIdleState+0x2c>)
 801234c:	2206      	movs	r2, #6
 801234e:	f883 2490 	strb.w	r2, [r3, #1168]	; 0x490
    }
    else
    {
        MacCtx.RxSlot = RX_SLOT_WIN_CLASS_C;
    }
}
 8012352:	e003      	b.n	801235c <UpdateRxSlotIdleState+0x20>
        MacCtx.RxSlot = RX_SLOT_WIN_CLASS_C;
 8012354:	4b04      	ldr	r3, [pc, #16]	; (8012368 <UpdateRxSlotIdleState+0x2c>)
 8012356:	2202      	movs	r2, #2
 8012358:	f883 2490 	strb.w	r2, [r3, #1168]	; 0x490
}
 801235c:	bf00      	nop
 801235e:	46bd      	mov	sp, r7
 8012360:	bc80      	pop	{r7}
 8012362:	4770      	bx	lr
 8012364:	20000e30 	.word	0x20000e30
 8012368:	20000914 	.word	0x20000914

0801236c <ProcessRadioTxDone>:

static void ProcessRadioTxDone( void )
{
 801236c:	b580      	push	{r7, lr}
 801236e:	b092      	sub	sp, #72	; 0x48
 8012370:	af02      	add	r7, sp, #8
    GetPhyParams_t getPhy;
    PhyParam_t phyParam;
    SetBandTxDoneParams_t txDone;

    if( Nvm.MacGroup2.DeviceClass != CLASS_C )
 8012372:	4b4a      	ldr	r3, [pc, #296]	; (801249c <ProcessRadioTxDone+0x130>)
 8012374:	f893 3118 	ldrb.w	r3, [r3, #280]	; 0x118
 8012378:	2b02      	cmp	r3, #2
 801237a:	d002      	beq.n	8012382 <ProcessRadioTxDone+0x16>
    {
        Radio.Sleep( );
 801237c:	4b48      	ldr	r3, [pc, #288]	; (80124a0 <ProcessRadioTxDone+0x134>)
 801237e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8012380:	4798      	blx	r3
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8012382:	f3ef 8310 	mrs	r3, PRIMASK
 8012386:	633b      	str	r3, [r7, #48]	; 0x30
  return(result);
 8012388:	6b3b      	ldr	r3, [r7, #48]	; 0x30
    }
#if ( !defined(DISABLE_LORAWAN_RX_WINDOW) || (DISABLE_LORAWAN_RX_WINDOW == 0) )
    // Setup timers
    CRITICAL_SECTION_BEGIN( );
 801238a:	63fb      	str	r3, [r7, #60]	; 0x3c
  __ASM volatile ("cpsid i" : : : "memory");
 801238c:	b672      	cpsid	i
}
 801238e:	bf00      	nop
    uint32_t offset = TimerGetCurrentTime( ) - TxDoneParams.CurTime;
 8012390:	f00d fd7c 	bl	801fe8c <UTIL_TIMER_GetCurrentTime>
 8012394:	4602      	mov	r2, r0
 8012396:	4b43      	ldr	r3, [pc, #268]	; (80124a4 <ProcessRadioTxDone+0x138>)
 8012398:	681b      	ldr	r3, [r3, #0]
 801239a:	1ad3      	subs	r3, r2, r3
 801239c:	63bb      	str	r3, [r7, #56]	; 0x38
    TimerSetValue( &MacCtx.RxWindowTimer1, MacCtx.RxWindow1Delay - offset );
 801239e:	4b42      	ldr	r3, [pc, #264]	; (80124a8 <ProcessRadioTxDone+0x13c>)
 80123a0:	f8d3 23b0 	ldr.w	r2, [r3, #944]	; 0x3b0
 80123a4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80123a6:	1ad3      	subs	r3, r2, r3
 80123a8:	4619      	mov	r1, r3
 80123aa:	4840      	ldr	r0, [pc, #256]	; (80124ac <ProcessRadioTxDone+0x140>)
 80123ac:	f00d fcc4 	bl	801fd38 <UTIL_TIMER_SetPeriod>
    TimerStart( &MacCtx.RxWindowTimer1 );
 80123b0:	483e      	ldr	r0, [pc, #248]	; (80124ac <ProcessRadioTxDone+0x140>)
 80123b2:	f00d fbe3 	bl	801fb7c <UTIL_TIMER_Start>
    TimerSetValue( &MacCtx.RxWindowTimer2, MacCtx.RxWindow2Delay - offset );
 80123b6:	4b3c      	ldr	r3, [pc, #240]	; (80124a8 <ProcessRadioTxDone+0x13c>)
 80123b8:	f8d3 23b4 	ldr.w	r2, [r3, #948]	; 0x3b4
 80123bc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80123be:	1ad3      	subs	r3, r2, r3
 80123c0:	4619      	mov	r1, r3
 80123c2:	483b      	ldr	r0, [pc, #236]	; (80124b0 <ProcessRadioTxDone+0x144>)
 80123c4:	f00d fcb8 	bl	801fd38 <UTIL_TIMER_SetPeriod>
    TimerStart( &MacCtx.RxWindowTimer2 );
 80123c8:	4839      	ldr	r0, [pc, #228]	; (80124b0 <ProcessRadioTxDone+0x144>)
 80123ca:	f00d fbd7 	bl	801fb7c <UTIL_TIMER_Start>
 80123ce:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80123d0:	637b      	str	r3, [r7, #52]	; 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80123d2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80123d4:	f383 8810 	msr	PRIMASK, r3
}
 80123d8:	bf00      	nop
        phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
        TimerSetValue( &MacCtx.AckTimeoutTimer, MacCtx.RxWindow2Delay + phyParam.Value );
        TimerStart( &MacCtx.AckTimeoutTimer );
    }
#elif (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    if( MacCtx.NodeAckRequested == true )
 80123da:	4b33      	ldr	r3, [pc, #204]	; (80124a8 <ProcessRadioTxDone+0x13c>)
 80123dc:	f893 341a 	ldrb.w	r3, [r3, #1050]	; 0x41a
 80123e0:	2b00      	cmp	r3, #0
 80123e2:	d01a      	beq.n	801241a <ProcessRadioTxDone+0xae>
    {
        getPhy.Attribute = PHY_RETRANSMIT_TIMEOUT;
 80123e4:	2315      	movs	r3, #21
 80123e6:	f887 3020 	strb.w	r3, [r7, #32]
        phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 80123ea:	4b2c      	ldr	r3, [pc, #176]	; (801249c <ProcessRadioTxDone+0x130>)
 80123ec:	f893 3048 	ldrb.w	r3, [r3, #72]	; 0x48
 80123f0:	f107 0220 	add.w	r2, r7, #32
 80123f4:	4611      	mov	r1, r2
 80123f6:	4618      	mov	r0, r3
 80123f8:	f006 febb 	bl	8019172 <RegionGetPhyParam>
 80123fc:	4603      	mov	r3, r0
 80123fe:	61fb      	str	r3, [r7, #28]
        TimerSetValue( &MacCtx.RetransmitTimeoutTimer, MacCtx.RxWindow2Delay + phyParam.Value );
 8012400:	4b29      	ldr	r3, [pc, #164]	; (80124a8 <ProcessRadioTxDone+0x13c>)
 8012402:	f8d3 23b4 	ldr.w	r2, [r3, #948]	; 0x3b4
 8012406:	69fb      	ldr	r3, [r7, #28]
 8012408:	4413      	add	r3, r2
 801240a:	4619      	mov	r1, r3
 801240c:	4829      	ldr	r0, [pc, #164]	; (80124b4 <ProcessRadioTxDone+0x148>)
 801240e:	f00d fc93 	bl	801fd38 <UTIL_TIMER_SetPeriod>
        TimerStart( &MacCtx.RetransmitTimeoutTimer );
 8012412:	4828      	ldr	r0, [pc, #160]	; (80124b4 <ProcessRadioTxDone+0x148>)
 8012414:	f00d fbb2 	bl	801fb7c <UTIL_TIMER_Start>
 8012418:	e003      	b.n	8012422 <ProcessRadioTxDone+0xb6>
    }
    else
    {
        // Transmission successful, setup status directly
        MacCtx.McpsConfirm.Status = LORAMAC_EVENT_INFO_STATUS_OK;
 801241a:	4b23      	ldr	r3, [pc, #140]	; (80124a8 <ProcessRadioTxDone+0x13c>)
 801241c:	2200      	movs	r2, #0
 801241e:	f883 2441 	strb.w	r2, [r3, #1089]	; 0x441
    }
#endif /* LORAMAC_VERSION */

    // Update Aggregated last tx done time
    Nvm.MacGroup1.LastTxDoneTime = TxDoneParams.CurTime;
 8012422:	4b20      	ldr	r3, [pc, #128]	; (80124a4 <ProcessRadioTxDone+0x138>)
 8012424:	681b      	ldr	r3, [r3, #0]
 8012426:	4a1d      	ldr	r2, [pc, #116]	; (801249c <ProcessRadioTxDone+0x130>)
 8012428:	62d3      	str	r3, [r2, #44]	; 0x2c

    // Update last tx done time for the current channel
    txDone.Channel = MacCtx.Channel;
 801242a:	4b1f      	ldr	r3, [pc, #124]	; (80124a8 <ProcessRadioTxDone+0x13c>)
 801242c:	f893 341b 	ldrb.w	r3, [r3, #1051]	; 0x41b
 8012430:	723b      	strb	r3, [r7, #8]
    txDone.LastTxDoneTime = TxDoneParams.CurTime;
 8012432:	4b1c      	ldr	r3, [pc, #112]	; (80124a4 <ProcessRadioTxDone+0x138>)
 8012434:	681b      	ldr	r3, [r3, #0]
 8012436:	60fb      	str	r3, [r7, #12]
    txDone.ElapsedTimeSinceStartUp = SysTimeSub( SysTimeGetMcuTime( ), Nvm.MacGroup2.InitializationTime );
 8012438:	f107 0328 	add.w	r3, r7, #40	; 0x28
 801243c:	4618      	mov	r0, r3
 801243e:	f00c febb 	bl	801f1b8 <SysTimeGetMcuTime>
 8012442:	4638      	mov	r0, r7
 8012444:	4b15      	ldr	r3, [pc, #84]	; (801249c <ProcessRadioTxDone+0x130>)
 8012446:	f8d3 2128 	ldr.w	r2, [r3, #296]	; 0x128
 801244a:	9200      	str	r2, [sp, #0]
 801244c:	f8d3 3124 	ldr.w	r3, [r3, #292]	; 0x124
 8012450:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8012454:	ca06      	ldmia	r2, {r1, r2}
 8012456:	f00c fe10 	bl	801f07a <SysTimeSub>
 801245a:	f107 0314 	add.w	r3, r7, #20
 801245e:	463a      	mov	r2, r7
 8012460:	e892 0003 	ldmia.w	r2, {r0, r1}
 8012464:	e883 0003 	stmia.w	r3, {r0, r1}
    txDone.LastTxAirTime = MacCtx.TxTimeOnAir;
 8012468:	4b0f      	ldr	r3, [pc, #60]	; (80124a8 <ProcessRadioTxDone+0x13c>)
 801246a:	f8d3 341c 	ldr.w	r3, [r3, #1052]	; 0x41c
 801246e:	613b      	str	r3, [r7, #16]
    txDone.Joined  = true;
 8012470:	2301      	movs	r3, #1
 8012472:	727b      	strb	r3, [r7, #9]
    if( Nvm.MacGroup2.NetworkActivation == ACTIVATION_TYPE_NONE )
 8012474:	4b09      	ldr	r3, [pc, #36]	; (801249c <ProcessRadioTxDone+0x130>)
 8012476:	f893 3130 	ldrb.w	r3, [r3, #304]	; 0x130
 801247a:	2b00      	cmp	r3, #0
 801247c:	d101      	bne.n	8012482 <ProcessRadioTxDone+0x116>
    {
        txDone.Joined  = false;
 801247e:	2300      	movs	r3, #0
 8012480:	727b      	strb	r3, [r7, #9]
    }

    RegionSetBandTxDone( Nvm.MacGroup2.Region, &txDone );
 8012482:	4b06      	ldr	r3, [pc, #24]	; (801249c <ProcessRadioTxDone+0x130>)
 8012484:	f893 3048 	ldrb.w	r3, [r3, #72]	; 0x48
 8012488:	f107 0208 	add.w	r2, r7, #8
 801248c:	4611      	mov	r1, r2
 801248e:	4618      	mov	r0, r3
 8012490:	f006 fe87 	bl	80191a2 <RegionSetBandTxDone>
    if( MacCtx.NodeAckRequested == false )
    {
        MacCtx.McpsConfirm.Status = LORAMAC_EVENT_INFO_STATUS_OK;
    }
#endif /* LORAMAC_VERSION */
}
 8012494:	bf00      	nop
 8012496:	3740      	adds	r7, #64	; 0x40
 8012498:	46bd      	mov	sp, r7
 801249a:	bd80      	pop	{r7, pc}
 801249c:	20000e30 	.word	0x20000e30
 80124a0:	08021ecc 	.word	0x08021ecc
 80124a4:	20001a5c 	.word	0x20001a5c
 80124a8:	20000914 	.word	0x20000914
 80124ac:	20000c94 	.word	0x20000c94
 80124b0:	20000cac 	.word	0x20000cac
 80124b4:	20000d14 	.word	0x20000d14

080124b8 <PrepareRxDoneAbort>:

static void PrepareRxDoneAbort( void )
{
 80124b8:	b580      	push	{r7, lr}
 80124ba:	af00      	add	r7, sp, #0
    MacCtx.MacState |= LORAMAC_RX_ABORT;
 80124bc:	4b10      	ldr	r3, [pc, #64]	; (8012500 <PrepareRxDoneAbort+0x48>)
 80124be:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 80124c2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80124c6:	4a0e      	ldr	r2, [pc, #56]	; (8012500 <PrepareRxDoneAbort+0x48>)
 80124c8:	f8c2 3340 	str.w	r3, [r2, #832]	; 0x340

    if( MacCtx.NodeAckRequested == true )
 80124cc:	4b0c      	ldr	r3, [pc, #48]	; (8012500 <PrepareRxDoneAbort+0x48>)
 80124ce:	f893 341a 	ldrb.w	r3, [r3, #1050]	; 0x41a
 80124d2:	2b00      	cmp	r3, #0
 80124d4:	d002      	beq.n	80124dc <PrepareRxDoneAbort+0x24>
    {
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
        OnAckTimeoutTimerEvent( NULL );
#elif (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
        OnRetransmitTimeoutTimerEvent( NULL );
 80124d6:	2000      	movs	r0, #0
 80124d8:	f001 f9fa 	bl	80138d0 <OnRetransmitTimeoutTimerEvent>
#endif /* LORAMAC_VERSION */
    }

    MacCtx.MacFlags.Bits.McpsInd = 1;
 80124dc:	4a08      	ldr	r2, [pc, #32]	; (8012500 <PrepareRxDoneAbort+0x48>)
 80124de:	f892 3491 	ldrb.w	r3, [r2, #1169]	; 0x491
 80124e2:	f043 0302 	orr.w	r3, r3, #2
 80124e6:	f882 3491 	strb.w	r3, [r2, #1169]	; 0x491
    MacCtx.MacFlags.Bits.MacDone = 1;
 80124ea:	4a05      	ldr	r2, [pc, #20]	; (8012500 <PrepareRxDoneAbort+0x48>)
 80124ec:	f892 3491 	ldrb.w	r3, [r2, #1169]	; 0x491
 80124f0:	f043 0310 	orr.w	r3, r3, #16
 80124f4:	f882 3491 	strb.w	r3, [r2, #1169]	; 0x491

    UpdateRxSlotIdleState( );
 80124f8:	f7ff ff20 	bl	801233c <UpdateRxSlotIdleState>
}
 80124fc:	bf00      	nop
 80124fe:	bd80      	pop	{r7, pc}
 8012500:	20000914 	.word	0x20000914

08012504 <ProcessRadioRxDone>:

static void ProcessRadioRxDone( void )
{
 8012504:	b590      	push	{r4, r7, lr}
 8012506:	b0ab      	sub	sp, #172	; 0xac
 8012508:	af02      	add	r7, sp, #8
    LoRaMacHeader_t macHdr;
    ApplyCFListParams_t applyCFList;
    GetPhyParams_t getPhy;
    PhyParam_t phyParam;
    LoRaMacCryptoStatus_t macCryptoStatus = LORAMAC_CRYPTO_ERROR;
 801250a:	2312      	movs	r3, #18
 801250c:	f887 3098 	strb.w	r3, [r7, #152]	; 0x98

    LoRaMacMessageData_t macMsgData;
    LoRaMacMessageJoinAccept_t macMsgJoinAccept;
    uint8_t *payload = RxDoneParams.Payload;
 8012510:	4b81      	ldr	r3, [pc, #516]	; (8012718 <ProcessRadioRxDone+0x214>)
 8012512:	685b      	ldr	r3, [r3, #4]
 8012514:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
    uint16_t size = RxDoneParams.Size;
 8012518:	4b7f      	ldr	r3, [pc, #508]	; (8012718 <ProcessRadioRxDone+0x214>)
 801251a:	891b      	ldrh	r3, [r3, #8]
 801251c:	f8a7 3092 	strh.w	r3, [r7, #146]	; 0x92
    int16_t rssi = RxDoneParams.Rssi;
 8012520:	4b7d      	ldr	r3, [pc, #500]	; (8012718 <ProcessRadioRxDone+0x214>)
 8012522:	895b      	ldrh	r3, [r3, #10]
 8012524:	f8a7 3090 	strh.w	r3, [r7, #144]	; 0x90
    int8_t snr = RxDoneParams.Snr;
 8012528:	4b7b      	ldr	r3, [pc, #492]	; (8012718 <ProcessRadioRxDone+0x214>)
 801252a:	7b1b      	ldrb	r3, [r3, #12]
 801252c:	f887 308f 	strb.w	r3, [r7, #143]	; 0x8f

    uint8_t pktHeaderLen = 0;
 8012530:	2300      	movs	r3, #0
 8012532:	f887 308e 	strb.w	r3, [r7, #142]	; 0x8e

    uint32_t downLinkCounter = 0;
 8012536:	2300      	movs	r3, #0
 8012538:	617b      	str	r3, [r7, #20]
    uint32_t address = Nvm.MacGroup2.DevAddr;
 801253a:	4b78      	ldr	r3, [pc, #480]	; (801271c <ProcessRadioRxDone+0x218>)
 801253c:	f8d3 30e4 	ldr.w	r3, [r3, #228]	; 0xe4
 8012540:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    uint8_t multicast = 0;
 8012544:	2300      	movs	r3, #0
 8012546:	f887 309b 	strb.w	r3, [r7, #155]	; 0x9b
    AddressIdentifier_t addrID = UNICAST_DEV_ADDR;
 801254a:	2301      	movs	r3, #1
 801254c:	f887 309a 	strb.w	r3, [r7, #154]	; 0x9a
    FCntIdentifier_t fCntID;
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01010100 ))
    uint8_t macCmdPayload[2] = { 0 };
#endif /* LORAMAC_VERSION */
    Mlme_t joinType = MLME_JOIN;
 8012550:	2301      	movs	r3, #1
 8012552:	f887 308d 	strb.w	r3, [r7, #141]	; 0x8d

#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    LoRaMacRadioEvents.Events.RxProcessPending = 0;
 8012556:	4a72      	ldr	r2, [pc, #456]	; (8012720 <ProcessRadioRxDone+0x21c>)
 8012558:	7813      	ldrb	r3, [r2, #0]
 801255a:	f36f 0300 	bfc	r3, #0, #1
 801255e:	7013      	strb	r3, [r2, #0]
#endif /* LORAMAC_VERSION */

    MacCtx.McpsConfirm.AckReceived = false;
 8012560:	4b70      	ldr	r3, [pc, #448]	; (8012724 <ProcessRadioRxDone+0x220>)
 8012562:	2200      	movs	r2, #0
 8012564:	f883 2444 	strb.w	r2, [r3, #1092]	; 0x444
    MacCtx.RxStatus.Rssi = rssi;
 8012568:	4a6e      	ldr	r2, [pc, #440]	; (8012724 <ProcessRadioRxDone+0x220>)
 801256a:	f8b7 3090 	ldrh.w	r3, [r7, #144]	; 0x90
 801256e:	f8a2 348c 	strh.w	r3, [r2, #1164]	; 0x48c
    MacCtx.RxStatus.Snr = snr;
 8012572:	4a6c      	ldr	r2, [pc, #432]	; (8012724 <ProcessRadioRxDone+0x220>)
 8012574:	f897 308f 	ldrb.w	r3, [r7, #143]	; 0x8f
 8012578:	f882 348e 	strb.w	r3, [r2, #1166]	; 0x48e
    MacCtx.RxStatus.RxSlot = MacCtx.RxSlot;
 801257c:	4b69      	ldr	r3, [pc, #420]	; (8012724 <ProcessRadioRxDone+0x220>)
 801257e:	f893 2490 	ldrb.w	r2, [r3, #1168]	; 0x490
 8012582:	4b68      	ldr	r3, [pc, #416]	; (8012724 <ProcessRadioRxDone+0x220>)
 8012584:	f883 248f 	strb.w	r2, [r3, #1167]	; 0x48f
    MacCtx.McpsIndication.Port = 0;
 8012588:	4b66      	ldr	r3, [pc, #408]	; (8012724 <ProcessRadioRxDone+0x220>)
 801258a:	2200      	movs	r2, #0
 801258c:	f883 2423 	strb.w	r2, [r3, #1059]	; 0x423
    MacCtx.McpsIndication.Multicast = 0;
 8012590:	4b64      	ldr	r3, [pc, #400]	; (8012724 <ProcessRadioRxDone+0x220>)
 8012592:	2200      	movs	r2, #0
 8012594:	f883 2422 	strb.w	r2, [r3, #1058]	; 0x422
    MacCtx.McpsIndication.IsUplinkTxPending = 0;
 8012598:	4b62      	ldr	r3, [pc, #392]	; (8012724 <ProcessRadioRxDone+0x220>)
 801259a:	2200      	movs	r2, #0
 801259c:	f883 2425 	strb.w	r2, [r3, #1061]	; 0x425
    MacCtx.McpsIndication.Buffer = NULL;
 80125a0:	4b60      	ldr	r3, [pc, #384]	; (8012724 <ProcessRadioRxDone+0x220>)
 80125a2:	2200      	movs	r2, #0
 80125a4:	f8c3 2428 	str.w	r2, [r3, #1064]	; 0x428
    MacCtx.McpsIndication.BufferSize = 0;
 80125a8:	4b5e      	ldr	r3, [pc, #376]	; (8012724 <ProcessRadioRxDone+0x220>)
 80125aa:	2200      	movs	r2, #0
 80125ac:	f883 242c 	strb.w	r2, [r3, #1068]	; 0x42c
    MacCtx.McpsIndication.RxData = false;
 80125b0:	4b5c      	ldr	r3, [pc, #368]	; (8012724 <ProcessRadioRxDone+0x220>)
 80125b2:	2200      	movs	r2, #0
 80125b4:	f883 242d 	strb.w	r2, [r3, #1069]	; 0x42d
    MacCtx.McpsIndication.AckReceived = false;
 80125b8:	4b5a      	ldr	r3, [pc, #360]	; (8012724 <ProcessRadioRxDone+0x220>)
 80125ba:	2200      	movs	r2, #0
 80125bc:	f883 242e 	strb.w	r2, [r3, #1070]	; 0x42e
    MacCtx.McpsIndication.DownLinkCounter = 0;
 80125c0:	4b58      	ldr	r3, [pc, #352]	; (8012724 <ProcessRadioRxDone+0x220>)
 80125c2:	2200      	movs	r2, #0
 80125c4:	f8c3 2430 	str.w	r2, [r3, #1072]	; 0x430
    MacCtx.McpsIndication.McpsIndication = MCPS_UNCONFIRMED;
 80125c8:	4b56      	ldr	r3, [pc, #344]	; (8012724 <ProcessRadioRxDone+0x220>)
 80125ca:	2200      	movs	r2, #0
 80125cc:	f883 2420 	strb.w	r2, [r3, #1056]	; 0x420
    MacCtx.McpsIndication.DevAddress = 0;
 80125d0:	4b54      	ldr	r3, [pc, #336]	; (8012724 <ProcessRadioRxDone+0x220>)
 80125d2:	2200      	movs	r2, #0
 80125d4:	f8c3 2434 	str.w	r2, [r3, #1076]	; 0x434
    MacCtx.McpsIndication.DeviceTimeAnsReceived = false;
 80125d8:	4b52      	ldr	r3, [pc, #328]	; (8012724 <ProcessRadioRxDone+0x220>)
 80125da:	2200      	movs	r2, #0
 80125dc:	f883 2438 	strb.w	r2, [r3, #1080]	; 0x438
#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    MacCtx.McpsIndication.ResponseTimeout = 0;
 80125e0:	4b50      	ldr	r3, [pc, #320]	; (8012724 <ProcessRadioRxDone+0x220>)
 80125e2:	2200      	movs	r2, #0
 80125e4:	f8c3 243c 	str.w	r2, [r3, #1084]	; 0x43c
#endif /* LORAMAC_VERSION */

    Radio.Sleep( );
 80125e8:	4b4f      	ldr	r3, [pc, #316]	; (8012728 <ProcessRadioRxDone+0x224>)
 80125ea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80125ec:	4798      	blx	r3

#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
    TimerStop( &MacCtx.RxWindowTimer2 );
#elif (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    if( MacCtx.RxStatus.RxSlot == RX_SLOT_WIN_1 )
 80125ee:	4b4d      	ldr	r3, [pc, #308]	; (8012724 <ProcessRadioRxDone+0x220>)
 80125f0:	f893 348f 	ldrb.w	r3, [r3, #1167]	; 0x48f
 80125f4:	2b00      	cmp	r3, #0
 80125f6:	d102      	bne.n	80125fe <ProcessRadioRxDone+0xfa>
    {
        TimerStop( &MacCtx.RxWindowTimer2 );
 80125f8:	484c      	ldr	r0, [pc, #304]	; (801272c <ProcessRadioRxDone+0x228>)
 80125fa:	f00d fb2d 	bl	801fc58 <UTIL_TIMER_Stop>
    }
#endif /* LORAMAC_VERSION */

    // This function must be called even if we are not in class b mode yet.
    if( LoRaMacClassBRxBeacon( payload, size ) == true )
 80125fe:	f8b7 3092 	ldrh.w	r3, [r7, #146]	; 0x92
 8012602:	4619      	mov	r1, r3
 8012604:	f8d7 0094 	ldr.w	r0, [r7, #148]	; 0x94
 8012608:	f004 fe28 	bl	801725c <LoRaMacClassBRxBeacon>
 801260c:	4603      	mov	r3, r0
 801260e:	2b00      	cmp	r3, #0
 8012610:	d00b      	beq.n	801262a <ProcessRadioRxDone+0x126>
    {
        MacCtx.MlmeIndication.BeaconInfo.Rssi = rssi;
 8012612:	4a44      	ldr	r2, [pc, #272]	; (8012724 <ProcessRadioRxDone+0x220>)
 8012614:	f8b7 3090 	ldrh.w	r3, [r7, #144]	; 0x90
 8012618:	f8a2 347e 	strh.w	r3, [r2, #1150]	; 0x47e
        MacCtx.MlmeIndication.BeaconInfo.Snr = snr;
 801261c:	4a41      	ldr	r2, [pc, #260]	; (8012724 <ProcessRadioRxDone+0x220>)
 801261e:	f897 308f 	ldrb.w	r3, [r7, #143]	; 0x8f
 8012622:	f882 3480 	strb.w	r3, [r2, #1152]	; 0x480
        return;
 8012626:	f000 bc75 	b.w	8012f14 <ProcessRadioRxDone+0xa10>
    }
    // Check if we expect a ping or a multicast slot.
    if( Nvm.MacGroup2.DeviceClass == CLASS_B )
 801262a:	4b3c      	ldr	r3, [pc, #240]	; (801271c <ProcessRadioRxDone+0x218>)
 801262c:	f893 3118 	ldrb.w	r3, [r3, #280]	; 0x118
 8012630:	2b01      	cmp	r3, #1
 8012632:	d11e      	bne.n	8012672 <ProcessRadioRxDone+0x16e>
    {
        if( LoRaMacClassBIsPingExpected( ) == true )
 8012634:	f004 fe25 	bl	8017282 <LoRaMacClassBIsPingExpected>
 8012638:	4603      	mov	r3, r0
 801263a:	2b00      	cmp	r3, #0
 801263c:	d00a      	beq.n	8012654 <ProcessRadioRxDone+0x150>
        {
            LoRaMacClassBSetPingSlotState( PINGSLOT_STATE_CALC_PING_OFFSET );
 801263e:	2000      	movs	r0, #0
 8012640:	f004 fdd6 	bl	80171f0 <LoRaMacClassBSetPingSlotState>
            LoRaMacClassBPingSlotTimerEvent( NULL );
 8012644:	2000      	movs	r0, #0
 8012646:	f004 fdf7 	bl	8017238 <LoRaMacClassBPingSlotTimerEvent>
            MacCtx.RxStatus.RxSlot = RX_SLOT_WIN_CLASS_B_PING_SLOT;
 801264a:	4b36      	ldr	r3, [pc, #216]	; (8012724 <ProcessRadioRxDone+0x220>)
 801264c:	2204      	movs	r2, #4
 801264e:	f883 248f 	strb.w	r2, [r3, #1167]	; 0x48f
 8012652:	e00e      	b.n	8012672 <ProcessRadioRxDone+0x16e>
        }
        else if( LoRaMacClassBIsMulticastExpected( ) == true )
 8012654:	f004 fe1c 	bl	8017290 <LoRaMacClassBIsMulticastExpected>
 8012658:	4603      	mov	r3, r0
 801265a:	2b00      	cmp	r3, #0
 801265c:	d009      	beq.n	8012672 <ProcessRadioRxDone+0x16e>
        {
            LoRaMacClassBSetMulticastSlotState( PINGSLOT_STATE_CALC_PING_OFFSET );
 801265e:	2000      	movs	r0, #0
 8012660:	f004 fdd0 	bl	8017204 <LoRaMacClassBSetMulticastSlotState>
            LoRaMacClassBMulticastSlotTimerEvent( NULL );
 8012664:	2000      	movs	r0, #0
 8012666:	f004 fdf0 	bl	801724a <LoRaMacClassBMulticastSlotTimerEvent>
            MacCtx.RxStatus.RxSlot = RX_SLOT_WIN_CLASS_B_MULTICAST_SLOT;
 801266a:	4b2e      	ldr	r3, [pc, #184]	; (8012724 <ProcessRadioRxDone+0x220>)
 801266c:	2205      	movs	r2, #5
 801266e:	f883 248f 	strb.w	r2, [r3, #1167]	; 0x48f
        }
    }

    // Abort on empty radio frames
    if( size == 0 )
 8012672:	f8b7 3092 	ldrh.w	r3, [r7, #146]	; 0x92
 8012676:	2b00      	cmp	r3, #0
 8012678:	d107      	bne.n	801268a <ProcessRadioRxDone+0x186>
    {
        MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 801267a:	4b2a      	ldr	r3, [pc, #168]	; (8012724 <ProcessRadioRxDone+0x220>)
 801267c:	2201      	movs	r2, #1
 801267e:	f883 2421 	strb.w	r2, [r3, #1057]	; 0x421
        PrepareRxDoneAbort( );
 8012682:	f7ff ff19 	bl	80124b8 <PrepareRxDoneAbort>
        return;
 8012686:	f000 bc45 	b.w	8012f14 <ProcessRadioRxDone+0xa10>
    }

    macHdr.Value = payload[pktHeaderLen++];
 801268a:	f897 308e 	ldrb.w	r3, [r7, #142]	; 0x8e
 801268e:	1c5a      	adds	r2, r3, #1
 8012690:	f887 208e 	strb.w	r2, [r7, #142]	; 0x8e
 8012694:	461a      	mov	r2, r3
 8012696:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 801269a:	4413      	add	r3, r2
 801269c:	781b      	ldrb	r3, [r3, #0]
 801269e:	f887 3088 	strb.w	r3, [r7, #136]	; 0x88
        PrepareRxDoneAbort( );
        return;
    }
#endif /* LORAMAC_VERSION */

    switch( macHdr.Bits.MType )
 80126a2:	f897 3088 	ldrb.w	r3, [r7, #136]	; 0x88
 80126a6:	f3c3 1342 	ubfx	r3, r3, #5, #3
 80126aa:	b2db      	uxtb	r3, r3
 80126ac:	3b01      	subs	r3, #1
 80126ae:	2b06      	cmp	r3, #6
 80126b0:	f200 8403 	bhi.w	8012eba <ProcessRadioRxDone+0x9b6>
 80126b4:	a201      	add	r2, pc, #4	; (adr r2, 80126bc <ProcessRadioRxDone+0x1b8>)
 80126b6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80126ba:	bf00      	nop
 80126bc:	080126d9 	.word	0x080126d9
 80126c0:	08012ebb 	.word	0x08012ebb
 80126c4:	080128d7 	.word	0x080128d7
 80126c8:	08012ebb 	.word	0x08012ebb
 80126cc:	080128cf 	.word	0x080128cf
 80126d0:	08012ebb 	.word	0x08012ebb
 80126d4:	08012e5f 	.word	0x08012e5f
    {
        case FRAME_TYPE_JOIN_ACCEPT:
        {
            uint8_t joinEui[SE_EUI_SIZE];
            // Check if the received frame size is valid
            if( size < LORAMAC_JOIN_ACCEPT_FRAME_MIN_SIZE )
 80126d8:	f8b7 3092 	ldrh.w	r3, [r7, #146]	; 0x92
 80126dc:	2b10      	cmp	r3, #16
 80126de:	d807      	bhi.n	80126f0 <ProcessRadioRxDone+0x1ec>
            {
                MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 80126e0:	4b10      	ldr	r3, [pc, #64]	; (8012724 <ProcessRadioRxDone+0x220>)
 80126e2:	2201      	movs	r2, #1
 80126e4:	f883 2421 	strb.w	r2, [r3, #1057]	; 0x421
                PrepareRxDoneAbort( );
 80126e8:	f7ff fee6 	bl	80124b8 <PrepareRxDoneAbort>
                return;
 80126ec:	f000 bc12 	b.w	8012f14 <ProcessRadioRxDone+0xa10>
            }
            macMsgJoinAccept.Buffer = payload;
 80126f0:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 80126f4:	61bb      	str	r3, [r7, #24]
            macMsgJoinAccept.BufSize = size;
 80126f6:	f8b7 3092 	ldrh.w	r3, [r7, #146]	; 0x92
 80126fa:	b2db      	uxtb	r3, r3
 80126fc:	773b      	strb	r3, [r7, #28]

            // Abort in case if the device is already joined and no rejoin request is ongoing.
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01010100 ))
            if( ( Nvm.MacGroup2.NetworkActivation != ACTIVATION_TYPE_NONE ) && ( Nvm.MacGroup2.IsRejoinAcceptPending == false ) )
#else
            if( Nvm.MacGroup2.NetworkActivation != ACTIVATION_TYPE_NONE )
 80126fe:	4b07      	ldr	r3, [pc, #28]	; (801271c <ProcessRadioRxDone+0x218>)
 8012700:	f893 3130 	ldrb.w	r3, [r3, #304]	; 0x130
 8012704:	2b00      	cmp	r3, #0
 8012706:	d013      	beq.n	8012730 <ProcessRadioRxDone+0x22c>
#endif /* LORAMAC_VERSION */
            {
                MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 8012708:	4b06      	ldr	r3, [pc, #24]	; (8012724 <ProcessRadioRxDone+0x220>)
 801270a:	2201      	movs	r2, #1
 801270c:	f883 2421 	strb.w	r2, [r3, #1057]	; 0x421
                PrepareRxDoneAbort( );
 8012710:	f7ff fed2 	bl	80124b8 <PrepareRxDoneAbort>
                return;
 8012714:	e3fe      	b.n	8012f14 <ProcessRadioRxDone+0xa10>
 8012716:	bf00      	nop
 8012718:	20001a60 	.word	0x20001a60
 801271c:	20000e30 	.word	0x20000e30
 8012720:	20001a58 	.word	0x20001a58
 8012724:	20000914 	.word	0x20000914
 8012728:	08021ecc 	.word	0x08021ecc
 801272c:	20000cac 	.word	0x20000cac
            }

            SecureElementGetJoinEui( joinEui );
 8012730:	f107 0308 	add.w	r3, r7, #8
 8012734:	4618      	mov	r0, r3
 8012736:	f7fd ff7d 	bl	8010634 <SecureElementGetJoinEui>
            macCryptoStatus = LoRaMacCryptoHandleJoinAccept( JOIN_REQ, joinEui, &macMsgJoinAccept );
 801273a:	f107 0218 	add.w	r2, r7, #24
 801273e:	f107 0308 	add.w	r3, r7, #8
 8012742:	4619      	mov	r1, r3
 8012744:	20ff      	movs	r0, #255	; 0xff
 8012746:	f005 ff95 	bl	8018674 <LoRaMacCryptoHandleJoinAccept>
 801274a:	4603      	mov	r3, r0
 801274c:	f887 3098 	strb.w	r3, [r7, #152]	; 0x98
                joinType = MLME_REJOIN_2;
            }
#endif /* LORAMAC_VERSION */

            VerifyParams_t verifyRxDr;
            bool rxDrValid = false;
 8012750:	2300      	movs	r3, #0
 8012752:	f887 308c 	strb.w	r3, [r7, #140]	; 0x8c
            verifyRxDr.DatarateParams.Datarate = macMsgJoinAccept.DLSettings.Bits.RX2DataRate;
 8012756:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 801275a:	f3c3 0303 	ubfx	r3, r3, #0, #4
 801275e:	b2db      	uxtb	r3, r3
 8012760:	b25b      	sxtb	r3, r3
 8012762:	713b      	strb	r3, [r7, #4]
            verifyRxDr.DatarateParams.DownlinkDwellTime = Nvm.MacGroup2.MacParams.DownlinkDwellTime;
 8012764:	4bb1      	ldr	r3, [pc, #708]	; (8012a2c <ProcessRadioRxDone+0x528>)
 8012766:	f893 307d 	ldrb.w	r3, [r3, #125]	; 0x7d
 801276a:	717b      	strb	r3, [r7, #5]
            rxDrValid = RegionVerify( Nvm.MacGroup2.Region, &verifyRxDr, PHY_RX_DR );
 801276c:	4baf      	ldr	r3, [pc, #700]	; (8012a2c <ProcessRadioRxDone+0x528>)
 801276e:	f893 3048 	ldrb.w	r3, [r3, #72]	; 0x48
 8012772:	1d39      	adds	r1, r7, #4
 8012774:	2207      	movs	r2, #7
 8012776:	4618      	mov	r0, r3
 8012778:	f006 fd36 	bl	80191e8 <RegionVerify>
 801277c:	4603      	mov	r3, r0
 801277e:	f887 308c 	strb.w	r3, [r7, #140]	; 0x8c

            if( ( LORAMAC_CRYPTO_SUCCESS == macCryptoStatus ) && ( rxDrValid == true ) )
 8012782:	f897 3098 	ldrb.w	r3, [r7, #152]	; 0x98
 8012786:	2b00      	cmp	r3, #0
 8012788:	f040 8095 	bne.w	80128b6 <ProcessRadioRxDone+0x3b2>
 801278c:	f897 308c 	ldrb.w	r3, [r7, #140]	; 0x8c
 8012790:	2b00      	cmp	r3, #0
 8012792:	f000 8090 	beq.w	80128b6 <ProcessRadioRxDone+0x3b2>
            {
                // Network ID
                Nvm.MacGroup2.NetID = ( uint32_t ) macMsgJoinAccept.NetID[0];
 8012796:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 801279a:	461a      	mov	r2, r3
 801279c:	4ba3      	ldr	r3, [pc, #652]	; (8012a2c <ProcessRadioRxDone+0x528>)
 801279e:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
                Nvm.MacGroup2.NetID |= ( ( uint32_t ) macMsgJoinAccept.NetID[1] << 8 );
 80127a2:	4ba2      	ldr	r3, [pc, #648]	; (8012a2c <ProcessRadioRxDone+0x528>)
 80127a4:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 80127a8:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 80127ac:	021b      	lsls	r3, r3, #8
 80127ae:	4313      	orrs	r3, r2
 80127b0:	4a9e      	ldr	r2, [pc, #632]	; (8012a2c <ProcessRadioRxDone+0x528>)
 80127b2:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
                Nvm.MacGroup2.NetID |= ( ( uint32_t ) macMsgJoinAccept.NetID[2] << 16 );
 80127b6:	4b9d      	ldr	r3, [pc, #628]	; (8012a2c <ProcessRadioRxDone+0x528>)
 80127b8:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 80127bc:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80127c0:	041b      	lsls	r3, r3, #16
 80127c2:	4313      	orrs	r3, r2
 80127c4:	4a99      	ldr	r2, [pc, #612]	; (8012a2c <ProcessRadioRxDone+0x528>)
 80127c6:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0

                // Device Address
                Nvm.MacGroup2.DevAddr = macMsgJoinAccept.DevAddr;
 80127ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80127cc:	4a97      	ldr	r2, [pc, #604]	; (8012a2c <ProcessRadioRxDone+0x528>)
 80127ce:	f8c2 30e4 	str.w	r3, [r2, #228]	; 0xe4
                // Update NVM DevAddrOTAA with network value
                SecureElementSetDevAddr( ACTIVATION_TYPE_OTAA, Nvm.MacGroup2.DevAddr );
 80127d2:	4b96      	ldr	r3, [pc, #600]	; (8012a2c <ProcessRadioRxDone+0x528>)
 80127d4:	f8d3 30e4 	ldr.w	r3, [r3, #228]	; 0xe4
 80127d8:	4619      	mov	r1, r3
 80127da:	2002      	movs	r0, #2
 80127dc:	f7fd ff42 	bl	8010664 <SecureElementSetDevAddr>

                // DLSettings
                Nvm.MacGroup2.MacParams.Rx1DrOffset = macMsgJoinAccept.DLSettings.Bits.RX1DRoffset;
 80127e0:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 80127e4:	f3c3 1302 	ubfx	r3, r3, #4, #3
 80127e8:	b2db      	uxtb	r3, r3
 80127ea:	461a      	mov	r2, r3
 80127ec:	4b8f      	ldr	r3, [pc, #572]	; (8012a2c <ProcessRadioRxDone+0x528>)
 80127ee:	f883 2069 	strb.w	r2, [r3, #105]	; 0x69
                Nvm.MacGroup2.MacParams.Rx2Channel.Datarate = macMsgJoinAccept.DLSettings.Bits.RX2DataRate;
 80127f2:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 80127f6:	f3c3 0303 	ubfx	r3, r3, #0, #4
 80127fa:	b2db      	uxtb	r3, r3
 80127fc:	461a      	mov	r2, r3
 80127fe:	4b8b      	ldr	r3, [pc, #556]	; (8012a2c <ProcessRadioRxDone+0x528>)
 8012800:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
                Nvm.MacGroup2.MacParams.RxCChannel.Datarate = macMsgJoinAccept.DLSettings.Bits.RX2DataRate;
 8012804:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8012808:	f3c3 0303 	ubfx	r3, r3, #0, #4
 801280c:	b2db      	uxtb	r3, r3
 801280e:	461a      	mov	r2, r3
 8012810:	4b86      	ldr	r3, [pc, #536]	; (8012a2c <ProcessRadioRxDone+0x528>)
 8012812:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

                // RxDelay
                Nvm.MacGroup2.MacParams.ReceiveDelay1 = macMsgJoinAccept.RxDelay;
 8012816:	f897 3029 	ldrb.w	r3, [r7, #41]	; 0x29
 801281a:	461a      	mov	r2, r3
 801281c:	4b83      	ldr	r3, [pc, #524]	; (8012a2c <ProcessRadioRxDone+0x528>)
 801281e:	659a      	str	r2, [r3, #88]	; 0x58
                if( Nvm.MacGroup2.MacParams.ReceiveDelay1 == 0 )
 8012820:	4b82      	ldr	r3, [pc, #520]	; (8012a2c <ProcessRadioRxDone+0x528>)
 8012822:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8012824:	2b00      	cmp	r3, #0
 8012826:	d102      	bne.n	801282e <ProcessRadioRxDone+0x32a>
                {
                    Nvm.MacGroup2.MacParams.ReceiveDelay1 = 1;
 8012828:	4b80      	ldr	r3, [pc, #512]	; (8012a2c <ProcessRadioRxDone+0x528>)
 801282a:	2201      	movs	r2, #1
 801282c:	659a      	str	r2, [r3, #88]	; 0x58
                }
                Nvm.MacGroup2.MacParams.ReceiveDelay1 *= 1000;
 801282e:	4b7f      	ldr	r3, [pc, #508]	; (8012a2c <ProcessRadioRxDone+0x528>)
 8012830:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8012832:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8012836:	fb02 f303 	mul.w	r3, r2, r3
 801283a:	4a7c      	ldr	r2, [pc, #496]	; (8012a2c <ProcessRadioRxDone+0x528>)
 801283c:	6593      	str	r3, [r2, #88]	; 0x58
                Nvm.MacGroup2.MacParams.ReceiveDelay2 = Nvm.MacGroup2.MacParams.ReceiveDelay1 + 1000;
 801283e:	4b7b      	ldr	r3, [pc, #492]	; (8012a2c <ProcessRadioRxDone+0x528>)
 8012840:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8012842:	f503 737a 	add.w	r3, r3, #1000	; 0x3e8
 8012846:	4a79      	ldr	r2, [pc, #484]	; (8012a2c <ProcessRadioRxDone+0x528>)
 8012848:	65d3      	str	r3, [r2, #92]	; 0x5c

                // Reset NbTrans to default value
                Nvm.MacGroup2.MacParams.ChannelsNbTrans = 1;
 801284a:	4b78      	ldr	r3, [pc, #480]	; (8012a2c <ProcessRadioRxDone+0x528>)
 801284c:	2201      	movs	r2, #1
 801284e:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68
                else
                {
                    Nvm.MacGroup2.Version.Value = LORAMAC_VERSION;
                }
#else
                Nvm.MacGroup2.Version.Fields.Minor = 0;
 8012852:	4b76      	ldr	r3, [pc, #472]	; (8012a2c <ProcessRadioRxDone+0x528>)
 8012854:	2200      	movs	r2, #0
 8012856:	f883 212e 	strb.w	r2, [r3, #302]	; 0x12e
#endif /* LORAMAC_VERSION */

                // Apply CF list
                applyCFList.Payload = macMsgJoinAccept.CFList;
 801285a:	f107 0318 	add.w	r3, r7, #24
 801285e:	3312      	adds	r3, #18
 8012860:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
                // Size of the regular payload is 12. Plus 1 byte MHDR and 4 bytes MIC
                applyCFList.Size = size - 17;
 8012864:	f8b7 3092 	ldrh.w	r3, [r7, #146]	; 0x92
 8012868:	b2db      	uxtb	r3, r3
 801286a:	3b11      	subs	r3, #17
 801286c:	b2db      	uxtb	r3, r3
 801286e:	f887 3084 	strb.w	r3, [r7, #132]	; 0x84
#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
                // Apply the last tx channel
                applyCFList.JoinChannel = MacCtx.Channel;
 8012872:	4b6f      	ldr	r3, [pc, #444]	; (8012a30 <ProcessRadioRxDone+0x52c>)
 8012874:	f893 341b 	ldrb.w	r3, [r3, #1051]	; 0x41b
 8012878:	f887 307c 	strb.w	r3, [r7, #124]	; 0x7c
#endif /* LORAMAC_VERSION */

                RegionApplyCFList( Nvm.MacGroup2.Region, &applyCFList );
 801287c:	4b6b      	ldr	r3, [pc, #428]	; (8012a2c <ProcessRadioRxDone+0x528>)
 801287e:	f893 3048 	ldrb.w	r3, [r3, #72]	; 0x48
 8012882:	f107 027c 	add.w	r2, r7, #124	; 0x7c
 8012886:	4611      	mov	r1, r2
 8012888:	4618      	mov	r0, r3
 801288a:	f006 fcc4 	bl	8019216 <RegionApplyCFList>

                Nvm.MacGroup2.NetworkActivation = ACTIVATION_TYPE_OTAA;
 801288e:	4b67      	ldr	r3, [pc, #412]	; (8012a2c <ProcessRadioRxDone+0x528>)
 8012890:	2202      	movs	r2, #2
 8012892:	f883 2130 	strb.w	r2, [r3, #304]	; 0x130
                    LoRaMacCommandsAddCmd( MOTE_MAC_REKEY_IND, macCmdPayload, 1 );
                }
#endif /* LORAMAC_VERSION */

                // MLME handling
                if( LoRaMacConfirmQueueIsCmdActive( joinType ) == true )
 8012896:	f897 308d 	ldrb.w	r3, [r7, #141]	; 0x8d
 801289a:	4618      	mov	r0, r3
 801289c:	f005 f9f4 	bl	8017c88 <LoRaMacConfirmQueueIsCmdActive>
 80128a0:	4603      	mov	r3, r0
 80128a2:	2b00      	cmp	r3, #0
 80128a4:	f000 8311 	beq.w	8012eca <ProcessRadioRxDone+0x9c6>
                {
                    LoRaMacConfirmQueueSetStatus( LORAMAC_EVENT_INFO_STATUS_OK, joinType );
 80128a8:	f897 308d 	ldrb.w	r3, [r7, #141]	; 0x8d
 80128ac:	4619      	mov	r1, r3
 80128ae:	2000      	movs	r0, #0
 80128b0:	f005 f95e 	bl	8017b70 <LoRaMacConfirmQueueSetStatus>
                if( LoRaMacConfirmQueueIsCmdActive( joinType ) == true )
 80128b4:	e309      	b.n	8012eca <ProcessRadioRxDone+0x9c6>
#endif /* LORAMAC_VERSION */
            }
            else
            {
                // MLME handling
                if( LoRaMacConfirmQueueIsCmdActive( MLME_JOIN ) == true )
 80128b6:	2001      	movs	r0, #1
 80128b8:	f005 f9e6 	bl	8017c88 <LoRaMacConfirmQueueIsCmdActive>
 80128bc:	4603      	mov	r3, r0
 80128be:	2b00      	cmp	r3, #0
 80128c0:	f000 8302 	beq.w	8012ec8 <ProcessRadioRxDone+0x9c4>
                {
                    LoRaMacConfirmQueueSetStatus( LORAMAC_EVENT_INFO_STATUS_JOIN_FAIL, MLME_JOIN );
 80128c4:	2101      	movs	r1, #1
 80128c6:	2007      	movs	r0, #7
 80128c8:	f005 f952 	bl	8017b70 <LoRaMacConfirmQueueSetStatus>
                }
            }

            break;
 80128cc:	e2fc      	b.n	8012ec8 <ProcessRadioRxDone+0x9c4>
        }
        case FRAME_TYPE_DATA_CONFIRMED_DOWN:
            MacCtx.McpsIndication.McpsIndication = MCPS_CONFIRMED;
 80128ce:	4b58      	ldr	r3, [pc, #352]	; (8012a30 <ProcessRadioRxDone+0x52c>)
 80128d0:	2201      	movs	r2, #1
 80128d2:	f883 2420 	strb.w	r2, [r3, #1056]	; 0x420
            // Intentional fall through
        case FRAME_TYPE_DATA_UNCONFIRMED_DOWN:
            // Check if the received payload size is valid
            getPhy.UplinkDwellTime = Nvm.MacGroup2.MacParams.DownlinkDwellTime;
 80128d6:	4b55      	ldr	r3, [pc, #340]	; (8012a2c <ProcessRadioRxDone+0x528>)
 80128d8:	f893 307d 	ldrb.w	r3, [r3, #125]	; 0x7d
 80128dc:	f887 3076 	strb.w	r3, [r7, #118]	; 0x76
            getPhy.Datarate = MacCtx.McpsIndication.RxDatarate;
 80128e0:	4b53      	ldr	r3, [pc, #332]	; (8012a30 <ProcessRadioRxDone+0x52c>)
 80128e2:	f893 3424 	ldrb.w	r3, [r3, #1060]	; 0x424
 80128e6:	b25b      	sxtb	r3, r3
 80128e8:	f887 3075 	strb.w	r3, [r7, #117]	; 0x75
            getPhy.Attribute = PHY_MAX_PAYLOAD;
 80128ec:	230d      	movs	r3, #13
 80128ee:	f887 3074 	strb.w	r3, [r7, #116]	; 0x74

            // Get the maximum payload length
            if( Nvm.MacGroup2.MacParams.RepeaterSupport == true )
 80128f2:	4b4e      	ldr	r3, [pc, #312]	; (8012a2c <ProcessRadioRxDone+0x528>)
 80128f4:	f893 308c 	ldrb.w	r3, [r3, #140]	; 0x8c
 80128f8:	2b00      	cmp	r3, #0
 80128fa:	d002      	beq.n	8012902 <ProcessRadioRxDone+0x3fe>
            {
                getPhy.Attribute = PHY_MAX_PAYLOAD_REPEATER;
 80128fc:	230e      	movs	r3, #14
 80128fe:	f887 3074 	strb.w	r3, [r7, #116]	; 0x74
            }

            phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 8012902:	4b4a      	ldr	r3, [pc, #296]	; (8012a2c <ProcessRadioRxDone+0x528>)
 8012904:	f893 3048 	ldrb.w	r3, [r3, #72]	; 0x48
 8012908:	f107 0274 	add.w	r2, r7, #116	; 0x74
 801290c:	4611      	mov	r1, r2
 801290e:	4618      	mov	r0, r3
 8012910:	f006 fc2f 	bl	8019172 <RegionGetPhyParam>
 8012914:	4603      	mov	r3, r0
 8012916:	673b      	str	r3, [r7, #112]	; 0x70
            if( ( MAX( 0, ( int16_t )( ( int16_t ) size - ( int16_t ) LORAMAC_FRAME_PAYLOAD_OVERHEAD_SIZE ) ) > ( int16_t )phyParam.Value ) ||
 8012918:	f8b7 3092 	ldrh.w	r3, [r7, #146]	; 0x92
 801291c:	3b0d      	subs	r3, #13
 801291e:	b29b      	uxth	r3, r3
 8012920:	b21b      	sxth	r3, r3
 8012922:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8012926:	b21a      	sxth	r2, r3
 8012928:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 801292a:	b21b      	sxth	r3, r3
 801292c:	429a      	cmp	r2, r3
 801292e:	dc03      	bgt.n	8012938 <ProcessRadioRxDone+0x434>
 8012930:	f8b7 3092 	ldrh.w	r3, [r7, #146]	; 0x92
 8012934:	2b0b      	cmp	r3, #11
 8012936:	d806      	bhi.n	8012946 <ProcessRadioRxDone+0x442>
                ( size < LORAMAC_FRAME_PAYLOAD_MIN_SIZE ) )
            {
                MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 8012938:	4b3d      	ldr	r3, [pc, #244]	; (8012a30 <ProcessRadioRxDone+0x52c>)
 801293a:	2201      	movs	r2, #1
 801293c:	f883 2421 	strb.w	r2, [r3, #1057]	; 0x421
                PrepareRxDoneAbort( );
 8012940:	f7ff fdba 	bl	80124b8 <PrepareRxDoneAbort>
                return;
 8012944:	e2e6      	b.n	8012f14 <ProcessRadioRxDone+0xa10>
            }
            macMsgData.Buffer = payload;
 8012946:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 801294a:	643b      	str	r3, [r7, #64]	; 0x40
            macMsgData.BufSize = size;
 801294c:	f8b7 3092 	ldrh.w	r3, [r7, #146]	; 0x92
 8012950:	b2db      	uxtb	r3, r3
 8012952:	f887 3044 	strb.w	r3, [r7, #68]	; 0x44
            macMsgData.FRMPayload = MacCtx.RxPayload;
 8012956:	4b37      	ldr	r3, [pc, #220]	; (8012a34 <ProcessRadioRxDone+0x530>)
 8012958:	667b      	str	r3, [r7, #100]	; 0x64
            macMsgData.FRMPayloadSize = LORAMAC_PHY_MAXPAYLOAD;
 801295a:	23ff      	movs	r3, #255	; 0xff
 801295c:	f887 3068 	strb.w	r3, [r7, #104]	; 0x68

            if( LORAMAC_PARSER_SUCCESS != LoRaMacParserData( &macMsgData ) )
 8012960:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8012964:	4618      	mov	r0, r3
 8012966:	f006 f987 	bl	8018c78 <LoRaMacParserData>
 801296a:	4603      	mov	r3, r0
 801296c:	2b00      	cmp	r3, #0
 801296e:	d006      	beq.n	801297e <ProcessRadioRxDone+0x47a>
            {
                MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 8012970:	4b2f      	ldr	r3, [pc, #188]	; (8012a30 <ProcessRadioRxDone+0x52c>)
 8012972:	2201      	movs	r2, #1
 8012974:	f883 2421 	strb.w	r2, [r3, #1057]	; 0x421
                PrepareRxDoneAbort( );
 8012978:	f7ff fd9e 	bl	80124b8 <PrepareRxDoneAbort>
                return;
 801297c:	e2ca      	b.n	8012f14 <ProcessRadioRxDone+0xa10>
            }

#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
            // Handle Class B
            // Check if we expect a ping or a multicast slot.
            if( Nvm.MacGroup2.DeviceClass == CLASS_B )
 801297e:	4b2b      	ldr	r3, [pc, #172]	; (8012a2c <ProcessRadioRxDone+0x528>)
 8012980:	f893 3118 	ldrb.w	r3, [r3, #280]	; 0x118
 8012984:	2b01      	cmp	r3, #1
 8012986:	d132      	bne.n	80129ee <ProcessRadioRxDone+0x4ea>
            {
                if( LoRaMacClassBIsPingExpected( ) == true )
 8012988:	f004 fc7b 	bl	8017282 <LoRaMacClassBIsPingExpected>
 801298c:	4603      	mov	r3, r0
 801298e:	2b00      	cmp	r3, #0
 8012990:	d014      	beq.n	80129bc <ProcessRadioRxDone+0x4b8>
                {
                    LoRaMacClassBSetPingSlotState( PINGSLOT_STATE_CALC_PING_OFFSET );
 8012992:	2000      	movs	r0, #0
 8012994:	f004 fc2c 	bl	80171f0 <LoRaMacClassBSetPingSlotState>
                    LoRaMacClassBPingSlotTimerEvent( NULL );
 8012998:	2000      	movs	r0, #0
 801299a:	f004 fc4d 	bl	8017238 <LoRaMacClassBPingSlotTimerEvent>
                    MacCtx.RxStatus.RxSlot = RX_SLOT_WIN_CLASS_B_PING_SLOT;
 801299e:	4b24      	ldr	r3, [pc, #144]	; (8012a30 <ProcessRadioRxDone+0x52c>)
 80129a0:	2204      	movs	r2, #4
 80129a2:	f883 248f 	strb.w	r2, [r3, #1167]	; 0x48f
                    LoRaMacClassBSetFPendingBit( macMsgData.FHDR.DevAddr, ( uint8_t ) macMsgData.FHDR.FCtrl.Bits.FPending );
 80129a6:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80129a8:	f897 304c 	ldrb.w	r3, [r7, #76]	; 0x4c
 80129ac:	f3c3 1300 	ubfx	r3, r3, #4, #1
 80129b0:	b2db      	uxtb	r3, r3
 80129b2:	4619      	mov	r1, r3
 80129b4:	4610      	mov	r0, r2
 80129b6:	f004 fced 	bl	8017394 <LoRaMacClassBSetFPendingBit>
 80129ba:	e018      	b.n	80129ee <ProcessRadioRxDone+0x4ea>
                }
                else if( LoRaMacClassBIsMulticastExpected( ) == true )
 80129bc:	f004 fc68 	bl	8017290 <LoRaMacClassBIsMulticastExpected>
 80129c0:	4603      	mov	r3, r0
 80129c2:	2b00      	cmp	r3, #0
 80129c4:	d013      	beq.n	80129ee <ProcessRadioRxDone+0x4ea>
                {
                    LoRaMacClassBSetMulticastSlotState( PINGSLOT_STATE_CALC_PING_OFFSET );
 80129c6:	2000      	movs	r0, #0
 80129c8:	f004 fc1c 	bl	8017204 <LoRaMacClassBSetMulticastSlotState>
                    LoRaMacClassBMulticastSlotTimerEvent( NULL );
 80129cc:	2000      	movs	r0, #0
 80129ce:	f004 fc3c 	bl	801724a <LoRaMacClassBMulticastSlotTimerEvent>
                    MacCtx.RxStatus.RxSlot = RX_SLOT_WIN_CLASS_B_MULTICAST_SLOT;
 80129d2:	4b17      	ldr	r3, [pc, #92]	; (8012a30 <ProcessRadioRxDone+0x52c>)
 80129d4:	2205      	movs	r2, #5
 80129d6:	f883 248f 	strb.w	r2, [r3, #1167]	; 0x48f
                    LoRaMacClassBSetFPendingBit( macMsgData.FHDR.DevAddr, ( uint8_t ) macMsgData.FHDR.FCtrl.Bits.FPending );
 80129da:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80129dc:	f897 304c 	ldrb.w	r3, [r7, #76]	; 0x4c
 80129e0:	f3c3 1300 	ubfx	r3, r3, #4, #1
 80129e4:	b2db      	uxtb	r3, r3
 80129e6:	4619      	mov	r1, r3
 80129e8:	4610      	mov	r0, r2
 80129ea:	f004 fcd3 	bl	8017394 <LoRaMacClassBSetFPendingBit>
                }
            }
#endif /* LORAMAC_VERSION */

            // Store device address
            MacCtx.McpsIndication.DevAddress = macMsgData.FHDR.DevAddr;
 80129ee:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80129f0:	4a0f      	ldr	r2, [pc, #60]	; (8012a30 <ProcessRadioRxDone+0x52c>)
 80129f2:	f8c2 3434 	str.w	r3, [r2, #1076]	; 0x434

            FType_t fType;
            if( LORAMAC_STATUS_OK != DetermineFrameType( &macMsgData, &fType ) )
 80129f6:	f107 0212 	add.w	r2, r7, #18
 80129fa:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80129fe:	4611      	mov	r1, r2
 8012a00:	4618      	mov	r0, r3
 8012a02:	f002 fd81 	bl	8015508 <DetermineFrameType>
 8012a06:	4603      	mov	r3, r0
 8012a08:	2b00      	cmp	r3, #0
 8012a0a:	d006      	beq.n	8012a1a <ProcessRadioRxDone+0x516>
            {
                MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 8012a0c:	4b08      	ldr	r3, [pc, #32]	; (8012a30 <ProcessRadioRxDone+0x52c>)
 8012a0e:	2201      	movs	r2, #1
 8012a10:	f883 2421 	strb.w	r2, [r3, #1057]	; 0x421
                PrepareRxDoneAbort( );
 8012a14:	f7ff fd50 	bl	80124b8 <PrepareRxDoneAbort>
                return;
 8012a18:	e27c      	b.n	8012f14 <ProcessRadioRxDone+0xa10>
            }

            //Check if it is a multicast message
            multicast = 0;
 8012a1a:	2300      	movs	r3, #0
 8012a1c:	f887 309b 	strb.w	r3, [r7, #155]	; 0x9b
            downLinkCounter = 0;
 8012a20:	2300      	movs	r3, #0
 8012a22:	617b      	str	r3, [r7, #20]
            for( uint8_t i = 0; i < LORAMAC_MAX_MC_CTX; i++ )
 8012a24:	2300      	movs	r3, #0
 8012a26:	f887 3099 	strb.w	r3, [r7, #153]	; 0x99
 8012a2a:	e055      	b.n	8012ad8 <ProcessRadioRxDone+0x5d4>
 8012a2c:	20000e30 	.word	0x20000e30
 8012a30:	20000914 	.word	0x20000914
 8012a34:	20000b4c 	.word	0x20000b4c
            {
                if( ( Nvm.MacGroup2.MulticastChannelList[i].ChannelParams.Address == macMsgData.FHDR.DevAddr ) &&
 8012a38:	f897 2099 	ldrb.w	r2, [r7, #153]	; 0x99
 8012a3c:	499f      	ldr	r1, [pc, #636]	; (8012cbc <ProcessRadioRxDone+0x7b8>)
 8012a3e:	4613      	mov	r3, r2
 8012a40:	005b      	lsls	r3, r3, #1
 8012a42:	4413      	add	r3, r2
 8012a44:	011b      	lsls	r3, r3, #4
 8012a46:	440b      	add	r3, r1
 8012a48:	33ec      	adds	r3, #236	; 0xec
 8012a4a:	681a      	ldr	r2, [r3, #0]
 8012a4c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8012a4e:	429a      	cmp	r2, r3
 8012a50:	d13d      	bne.n	8012ace <ProcessRadioRxDone+0x5ca>
                    ( Nvm.MacGroup2.MulticastChannelList[i].ChannelParams.IsEnabled == true ) )
 8012a52:	f897 2099 	ldrb.w	r2, [r7, #153]	; 0x99
 8012a56:	4999      	ldr	r1, [pc, #612]	; (8012cbc <ProcessRadioRxDone+0x7b8>)
 8012a58:	4613      	mov	r3, r2
 8012a5a:	005b      	lsls	r3, r3, #1
 8012a5c:	4413      	add	r3, r2
 8012a5e:	011b      	lsls	r3, r3, #4
 8012a60:	440b      	add	r3, r1
 8012a62:	33e9      	adds	r3, #233	; 0xe9
 8012a64:	781b      	ldrb	r3, [r3, #0]
                if( ( Nvm.MacGroup2.MulticastChannelList[i].ChannelParams.Address == macMsgData.FHDR.DevAddr ) &&
 8012a66:	2b00      	cmp	r3, #0
 8012a68:	d031      	beq.n	8012ace <ProcessRadioRxDone+0x5ca>
                {
                    multicast = 1;
 8012a6a:	2301      	movs	r3, #1
 8012a6c:	f887 309b 	strb.w	r3, [r7, #155]	; 0x9b
                    addrID = Nvm.MacGroup2.MulticastChannelList[i].ChannelParams.GroupID;
 8012a70:	f897 2099 	ldrb.w	r2, [r7, #153]	; 0x99
 8012a74:	4991      	ldr	r1, [pc, #580]	; (8012cbc <ProcessRadioRxDone+0x7b8>)
 8012a76:	4613      	mov	r3, r2
 8012a78:	005b      	lsls	r3, r3, #1
 8012a7a:	4413      	add	r3, r2
 8012a7c:	011b      	lsls	r3, r3, #4
 8012a7e:	440b      	add	r3, r1
 8012a80:	33ea      	adds	r3, #234	; 0xea
 8012a82:	781b      	ldrb	r3, [r3, #0]
 8012a84:	f887 309a 	strb.w	r3, [r7, #154]	; 0x9a
                    downLinkCounter = *( Nvm.MacGroup2.MulticastChannelList[i].DownLinkCounter );
 8012a88:	f897 2099 	ldrb.w	r2, [r7, #153]	; 0x99
 8012a8c:	498b      	ldr	r1, [pc, #556]	; (8012cbc <ProcessRadioRxDone+0x7b8>)
 8012a8e:	4613      	mov	r3, r2
 8012a90:	005b      	lsls	r3, r3, #1
 8012a92:	4413      	add	r3, r2
 8012a94:	011b      	lsls	r3, r3, #4
 8012a96:	440b      	add	r3, r1
 8012a98:	f503 7386 	add.w	r3, r3, #268	; 0x10c
 8012a9c:	681b      	ldr	r3, [r3, #0]
 8012a9e:	681b      	ldr	r3, [r3, #0]
 8012aa0:	617b      	str	r3, [r7, #20]
                    address = Nvm.MacGroup2.MulticastChannelList[i].ChannelParams.Address;
 8012aa2:	f897 2099 	ldrb.w	r2, [r7, #153]	; 0x99
 8012aa6:	4985      	ldr	r1, [pc, #532]	; (8012cbc <ProcessRadioRxDone+0x7b8>)
 8012aa8:	4613      	mov	r3, r2
 8012aaa:	005b      	lsls	r3, r3, #1
 8012aac:	4413      	add	r3, r2
 8012aae:	011b      	lsls	r3, r3, #4
 8012ab0:	440b      	add	r3, r1
 8012ab2:	33ec      	adds	r3, #236	; 0xec
 8012ab4:	681b      	ldr	r3, [r3, #0]
 8012ab6:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
                    if( Nvm.MacGroup2.DeviceClass == CLASS_C )
 8012aba:	4b80      	ldr	r3, [pc, #512]	; (8012cbc <ProcessRadioRxDone+0x7b8>)
 8012abc:	f893 3118 	ldrb.w	r3, [r3, #280]	; 0x118
 8012ac0:	2b02      	cmp	r3, #2
 8012ac2:	d10e      	bne.n	8012ae2 <ProcessRadioRxDone+0x5de>
                    {
                        MacCtx.RxStatus.RxSlot = RX_SLOT_WIN_CLASS_C_MULTICAST;
 8012ac4:	4b7e      	ldr	r3, [pc, #504]	; (8012cc0 <ProcessRadioRxDone+0x7bc>)
 8012ac6:	2203      	movs	r2, #3
 8012ac8:	f883 248f 	strb.w	r2, [r3, #1167]	; 0x48f
                    }
                    break;
 8012acc:	e009      	b.n	8012ae2 <ProcessRadioRxDone+0x5de>
            for( uint8_t i = 0; i < LORAMAC_MAX_MC_CTX; i++ )
 8012ace:	f897 3099 	ldrb.w	r3, [r7, #153]	; 0x99
 8012ad2:	3301      	adds	r3, #1
 8012ad4:	f887 3099 	strb.w	r3, [r7, #153]	; 0x99
 8012ad8:	f897 3099 	ldrb.w	r3, [r7, #153]	; 0x99
 8012adc:	2b00      	cmp	r3, #0
 8012ade:	d0ab      	beq.n	8012a38 <ProcessRadioRxDone+0x534>
 8012ae0:	e000      	b.n	8012ae4 <ProcessRadioRxDone+0x5e0>
                    break;
 8012ae2:	bf00      	nop
                }
            }

            // Filter messages according to multicast downlink exceptions
            if( ( multicast == 1 ) && ( ( fType != FRAME_TYPE_D ) ||
 8012ae4:	f897 309b 	ldrb.w	r3, [r7, #155]	; 0x9b
 8012ae8:	2b01      	cmp	r3, #1
 8012aea:	d117      	bne.n	8012b1c <ProcessRadioRxDone+0x618>
 8012aec:	7cbb      	ldrb	r3, [r7, #18]
 8012aee:	2b03      	cmp	r3, #3
 8012af0:	d10d      	bne.n	8012b0e <ProcessRadioRxDone+0x60a>
                                        ( macMsgData.FHDR.FCtrl.Bits.Ack != 0 ) ||
 8012af2:	f897 304c 	ldrb.w	r3, [r7, #76]	; 0x4c
 8012af6:	f003 0320 	and.w	r3, r3, #32
 8012afa:	b2db      	uxtb	r3, r3
            if( ( multicast == 1 ) && ( ( fType != FRAME_TYPE_D ) ||
 8012afc:	2b00      	cmp	r3, #0
 8012afe:	d106      	bne.n	8012b0e <ProcessRadioRxDone+0x60a>
                                        ( macMsgData.FHDR.FCtrl.Bits.AdrAckReq != 0 ) ) )
 8012b00:	f897 304c 	ldrb.w	r3, [r7, #76]	; 0x4c
 8012b04:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8012b08:	b2db      	uxtb	r3, r3
                                        ( macMsgData.FHDR.FCtrl.Bits.Ack != 0 ) ||
 8012b0a:	2b00      	cmp	r3, #0
 8012b0c:	d006      	beq.n	8012b1c <ProcessRadioRxDone+0x618>
            {
                MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 8012b0e:	4b6c      	ldr	r3, [pc, #432]	; (8012cc0 <ProcessRadioRxDone+0x7bc>)
 8012b10:	2201      	movs	r2, #1
 8012b12:	f883 2421 	strb.w	r2, [r3, #1057]	; 0x421
                PrepareRxDoneAbort( );
 8012b16:	f7ff fccf 	bl	80124b8 <PrepareRxDoneAbort>
                return;
 8012b1a:	e1fb      	b.n	8012f14 <ProcessRadioRxDone+0xa10>
                PrepareRxDoneAbort( );
                return;
            }
#elif (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
            // Get downlink frame counter value
            macCryptoStatus = GetFCntDown( addrID, fType, &macMsgData, Nvm.MacGroup2.Version, &fCntID, &downLinkCounter );
 8012b1c:	7cb9      	ldrb	r1, [r7, #18]
 8012b1e:	4c67      	ldr	r4, [pc, #412]	; (8012cbc <ProcessRadioRxDone+0x7b8>)
 8012b20:	f107 0240 	add.w	r2, r7, #64	; 0x40
 8012b24:	f897 009a 	ldrb.w	r0, [r7, #154]	; 0x9a
 8012b28:	f107 0314 	add.w	r3, r7, #20
 8012b2c:	9301      	str	r3, [sp, #4]
 8012b2e:	f107 0313 	add.w	r3, r7, #19
 8012b32:	9300      	str	r3, [sp, #0]
 8012b34:	f8d4 312c 	ldr.w	r3, [r4, #300]	; 0x12c
 8012b38:	f000 fee4 	bl	8013904 <GetFCntDown>
 8012b3c:	4603      	mov	r3, r0
 8012b3e:	f887 3098 	strb.w	r3, [r7, #152]	; 0x98
            if( macCryptoStatus != LORAMAC_CRYPTO_SUCCESS )
 8012b42:	f897 3098 	ldrb.w	r3, [r7, #152]	; 0x98
 8012b46:	2b00      	cmp	r3, #0
 8012b48:	d017      	beq.n	8012b7a <ProcessRadioRxDone+0x676>
            {
                if( macCryptoStatus == LORAMAC_CRYPTO_FAIL_FCNT_DUPLICATED )
 8012b4a:	f897 3098 	ldrb.w	r3, [r7, #152]	; 0x98
 8012b4e:	2b07      	cmp	r3, #7
 8012b50:	d104      	bne.n	8012b5c <ProcessRadioRxDone+0x658>
                {
                    // Catch the case of repeated downlink frame counter
                    MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_DOWNLINK_REPEATED;
 8012b52:	4b5b      	ldr	r3, [pc, #364]	; (8012cc0 <ProcessRadioRxDone+0x7bc>)
 8012b54:	2208      	movs	r2, #8
 8012b56:	f883 2421 	strb.w	r2, [r3, #1057]	; 0x421
 8012b5a:	e003      	b.n	8012b64 <ProcessRadioRxDone+0x660>
                }
                else
                {
                    // Other errors
                    MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 8012b5c:	4b58      	ldr	r3, [pc, #352]	; (8012cc0 <ProcessRadioRxDone+0x7bc>)
 8012b5e:	2201      	movs	r2, #1
 8012b60:	f883 2421 	strb.w	r2, [r3, #1057]	; 0x421
                }
                MacCtx.McpsIndication.DownLinkCounter = downLinkCounter;
 8012b64:	697b      	ldr	r3, [r7, #20]
 8012b66:	4a56      	ldr	r2, [pc, #344]	; (8012cc0 <ProcessRadioRxDone+0x7bc>)
 8012b68:	f8c2 3430 	str.w	r3, [r2, #1072]	; 0x430
                MacCtx.MlmeIndication.DownLinkCounter = downLinkCounter;
 8012b6c:	697b      	ldr	r3, [r7, #20]
 8012b6e:	4a54      	ldr	r2, [pc, #336]	; (8012cc0 <ProcessRadioRxDone+0x7bc>)
 8012b70:	f8c2 346c 	str.w	r3, [r2, #1132]	; 0x46c
                PrepareRxDoneAbort( );
 8012b74:	f7ff fca0 	bl	80124b8 <PrepareRxDoneAbort>
                return;
 8012b78:	e1cc      	b.n	8012f14 <ProcessRadioRxDone+0xa10>
            }

            macCryptoStatus = LoRaMacCryptoUnsecureMessage( addrID, address, fCntID, downLinkCounter, &macMsgData );
 8012b7a:	7cfa      	ldrb	r2, [r7, #19]
 8012b7c:	6979      	ldr	r1, [r7, #20]
 8012b7e:	f897 009a 	ldrb.w	r0, [r7, #154]	; 0x9a
 8012b82:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8012b86:	9300      	str	r3, [sp, #0]
 8012b88:	460b      	mov	r3, r1
 8012b8a:	f8d7 109c 	ldr.w	r1, [r7, #156]	; 0x9c
 8012b8e:	f005 fed3 	bl	8018938 <LoRaMacCryptoUnsecureMessage>
 8012b92:	4603      	mov	r3, r0
 8012b94:	f887 3098 	strb.w	r3, [r7, #152]	; 0x98
            if( macCryptoStatus != LORAMAC_CRYPTO_SUCCESS )
 8012b98:	f897 3098 	ldrb.w	r3, [r7, #152]	; 0x98
 8012b9c:	2b00      	cmp	r3, #0
 8012b9e:	d00f      	beq.n	8012bc0 <ProcessRadioRxDone+0x6bc>
            {
                if( macCryptoStatus == LORAMAC_CRYPTO_FAIL_ADDRESS )
 8012ba0:	f897 3098 	ldrb.w	r3, [r7, #152]	; 0x98
 8012ba4:	2b02      	cmp	r3, #2
 8012ba6:	d104      	bne.n	8012bb2 <ProcessRadioRxDone+0x6ae>
                {
                    // We are not the destination of this frame.
                    MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_ADDRESS_FAIL;
 8012ba8:	4b45      	ldr	r3, [pc, #276]	; (8012cc0 <ProcessRadioRxDone+0x7bc>)
 8012baa:	220a      	movs	r2, #10
 8012bac:	f883 2421 	strb.w	r2, [r3, #1057]	; 0x421
 8012bb0:	e003      	b.n	8012bba <ProcessRadioRxDone+0x6b6>
                }
                else
                {
                    // MIC calculation fail
                    MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_MIC_FAIL;
 8012bb2:	4b43      	ldr	r3, [pc, #268]	; (8012cc0 <ProcessRadioRxDone+0x7bc>)
 8012bb4:	220b      	movs	r2, #11
 8012bb6:	f883 2421 	strb.w	r2, [r3, #1057]	; 0x421
                }
                PrepareRxDoneAbort( );
 8012bba:	f7ff fc7d 	bl	80124b8 <PrepareRxDoneAbort>
                return;
 8012bbe:	e1a9      	b.n	8012f14 <ProcessRadioRxDone+0xa10>
            }
#endif /* LORAMAC_VERSION */

            MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_OK;
 8012bc0:	4b3f      	ldr	r3, [pc, #252]	; (8012cc0 <ProcessRadioRxDone+0x7bc>)
 8012bc2:	2200      	movs	r2, #0
 8012bc4:	f883 2421 	strb.w	r2, [r3, #1057]	; 0x421
            MacCtx.McpsIndication.Multicast = multicast;
 8012bc8:	4a3d      	ldr	r2, [pc, #244]	; (8012cc0 <ProcessRadioRxDone+0x7bc>)
 8012bca:	f897 309b 	ldrb.w	r3, [r7, #155]	; 0x9b
 8012bce:	f882 3422 	strb.w	r3, [r2, #1058]	; 0x422
            MacCtx.McpsIndication.Buffer = NULL;
 8012bd2:	4b3b      	ldr	r3, [pc, #236]	; (8012cc0 <ProcessRadioRxDone+0x7bc>)
 8012bd4:	2200      	movs	r2, #0
 8012bd6:	f8c3 2428 	str.w	r2, [r3, #1064]	; 0x428
            MacCtx.McpsIndication.BufferSize = 0;
 8012bda:	4b39      	ldr	r3, [pc, #228]	; (8012cc0 <ProcessRadioRxDone+0x7bc>)
 8012bdc:	2200      	movs	r2, #0
 8012bde:	f883 242c 	strb.w	r2, [r3, #1068]	; 0x42c
            MacCtx.McpsIndication.DownLinkCounter = downLinkCounter;
 8012be2:	697b      	ldr	r3, [r7, #20]
 8012be4:	4a36      	ldr	r2, [pc, #216]	; (8012cc0 <ProcessRadioRxDone+0x7bc>)
 8012be6:	f8c2 3430 	str.w	r3, [r2, #1072]	; 0x430
            MacCtx.MlmeIndication.DownLinkCounter = downLinkCounter;
 8012bea:	697b      	ldr	r3, [r7, #20]
 8012bec:	4a34      	ldr	r2, [pc, #208]	; (8012cc0 <ProcessRadioRxDone+0x7bc>)
 8012bee:	f8c2 346c 	str.w	r3, [r2, #1132]	; 0x46c
            MacCtx.McpsIndication.AckReceived = macMsgData.FHDR.FCtrl.Bits.Ack;
 8012bf2:	f897 304c 	ldrb.w	r3, [r7, #76]	; 0x4c
 8012bf6:	f3c3 1340 	ubfx	r3, r3, #5, #1
 8012bfa:	b2db      	uxtb	r3, r3
 8012bfc:	2b00      	cmp	r3, #0
 8012bfe:	bf14      	ite	ne
 8012c00:	2301      	movne	r3, #1
 8012c02:	2300      	moveq	r3, #0
 8012c04:	b2da      	uxtb	r2, r3
 8012c06:	4b2e      	ldr	r3, [pc, #184]	; (8012cc0 <ProcessRadioRxDone+0x7bc>)
 8012c08:	f883 242e 	strb.w	r2, [r3, #1070]	; 0x42e

            MacCtx.McpsConfirm.Status = LORAMAC_EVENT_INFO_STATUS_OK;
 8012c0c:	4b2c      	ldr	r3, [pc, #176]	; (8012cc0 <ProcessRadioRxDone+0x7bc>)
 8012c0e:	2200      	movs	r2, #0
 8012c10:	f883 2441 	strb.w	r2, [r3, #1089]	; 0x441
            MacCtx.McpsConfirm.AckReceived = macMsgData.FHDR.FCtrl.Bits.Ack;
 8012c14:	f897 304c 	ldrb.w	r3, [r7, #76]	; 0x4c
 8012c18:	f3c3 1340 	ubfx	r3, r3, #5, #1
 8012c1c:	b2db      	uxtb	r3, r3
 8012c1e:	2b00      	cmp	r3, #0
 8012c20:	bf14      	ite	ne
 8012c22:	2301      	movne	r3, #1
 8012c24:	2300      	moveq	r3, #0
 8012c26:	b2da      	uxtb	r2, r3
 8012c28:	4b25      	ldr	r3, [pc, #148]	; (8012cc0 <ProcessRadioRxDone+0x7bc>)
 8012c2a:	f883 2444 	strb.w	r2, [r3, #1092]	; 0x444

            // Reset ADR ACK Counter only, when RX1 or RX2 slot
            if( ( MacCtx.RxStatus.RxSlot == RX_SLOT_WIN_1 ) ||
 8012c2e:	4b24      	ldr	r3, [pc, #144]	; (8012cc0 <ProcessRadioRxDone+0x7bc>)
 8012c30:	f893 348f 	ldrb.w	r3, [r3, #1167]	; 0x48f
 8012c34:	2b00      	cmp	r3, #0
 8012c36:	d004      	beq.n	8012c42 <ProcessRadioRxDone+0x73e>
                ( MacCtx.RxStatus.RxSlot == RX_SLOT_WIN_2 ) )
 8012c38:	4b21      	ldr	r3, [pc, #132]	; (8012cc0 <ProcessRadioRxDone+0x7bc>)
 8012c3a:	f893 348f 	ldrb.w	r3, [r3, #1167]	; 0x48f
            if( ( MacCtx.RxStatus.RxSlot == RX_SLOT_WIN_1 ) ||
 8012c3e:	2b01      	cmp	r3, #1
 8012c40:	d106      	bne.n	8012c50 <ProcessRadioRxDone+0x74c>
            {
                Nvm.MacGroup1.AdrAckCounter = 0;
 8012c42:	4b1e      	ldr	r3, [pc, #120]	; (8012cbc <ProcessRadioRxDone+0x7b8>)
 8012c44:	2200      	movs	r2, #0
 8012c46:	629a      	str	r2, [r3, #40]	; 0x28
#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
                Nvm.MacGroup2.DownlinkReceived = true;
 8012c48:	4b1c      	ldr	r3, [pc, #112]	; (8012cbc <ProcessRadioRxDone+0x7b8>)
 8012c4a:	2201      	movs	r2, #1
 8012c4c:	f883 211e 	strb.w	r2, [r3, #286]	; 0x11e
#endif /* LORAMAC_VERSION */
            }

            // MCPS Indication and ack requested handling
            if( multicast == 1 )
 8012c50:	f897 309b 	ldrb.w	r3, [r7, #155]	; 0x9b
 8012c54:	2b01      	cmp	r3, #1
 8012c56:	d104      	bne.n	8012c62 <ProcessRadioRxDone+0x75e>
            {
                MacCtx.McpsIndication.McpsIndication = MCPS_MULTICAST;
 8012c58:	4b19      	ldr	r3, [pc, #100]	; (8012cc0 <ProcessRadioRxDone+0x7bc>)
 8012c5a:	2202      	movs	r2, #2
 8012c5c:	f883 2420 	strb.w	r2, [r3, #1056]	; 0x420
 8012c60:	e03a      	b.n	8012cd8 <ProcessRadioRxDone+0x7d4>
            }
            else
            {
                if( macHdr.Bits.MType == FRAME_TYPE_DATA_CONFIRMED_DOWN )
 8012c62:	f897 3088 	ldrb.w	r3, [r7, #136]	; 0x88
 8012c66:	f023 031f 	bic.w	r3, r3, #31
 8012c6a:	b2db      	uxtb	r3, r3
 8012c6c:	2ba0      	cmp	r3, #160	; 0xa0
 8012c6e:	d12b      	bne.n	8012cc8 <ProcessRadioRxDone+0x7c4>
                {
                    Nvm.MacGroup1.SrvAckRequested = true;
 8012c70:	4b12      	ldr	r3, [pc, #72]	; (8012cbc <ProcessRadioRxDone+0x7b8>)
 8012c72:	2201      	movs	r2, #1
 8012c74:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
                    if( Nvm.MacGroup2.Version.Fields.Minor == 0 )
 8012c78:	4b10      	ldr	r3, [pc, #64]	; (8012cbc <ProcessRadioRxDone+0x7b8>)
 8012c7a:	f893 312e 	ldrb.w	r3, [r3, #302]	; 0x12e
 8012c7e:	2b00      	cmp	r3, #0
 8012c80:	d102      	bne.n	8012c88 <ProcessRadioRxDone+0x784>
                    {
                        Nvm.MacGroup1.LastRxMic = macMsgData.MIC;
 8012c82:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8012c84:	4a0d      	ldr	r2, [pc, #52]	; (8012cbc <ProcessRadioRxDone+0x7b8>)
 8012c86:	6353      	str	r3, [r2, #52]	; 0x34
                    }
                    MacCtx.McpsIndication.McpsIndication = MCPS_CONFIRMED;
 8012c88:	4b0d      	ldr	r3, [pc, #52]	; (8012cc0 <ProcessRadioRxDone+0x7bc>)
 8012c8a:	2201      	movs	r2, #1
 8012c8c:	f883 2420 	strb.w	r2, [r3, #1056]	; 0x420

#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
                    // Handle response timeout for class c and class b downlinks
                    if( ( MacCtx.RxStatus.RxSlot != RX_SLOT_WIN_1 ) &&
 8012c90:	4b0b      	ldr	r3, [pc, #44]	; (8012cc0 <ProcessRadioRxDone+0x7bc>)
 8012c92:	f893 348f 	ldrb.w	r3, [r3, #1167]	; 0x48f
 8012c96:	2b00      	cmp	r3, #0
 8012c98:	d01e      	beq.n	8012cd8 <ProcessRadioRxDone+0x7d4>
                        ( MacCtx.RxStatus.RxSlot != RX_SLOT_WIN_2 ) )
 8012c9a:	4b09      	ldr	r3, [pc, #36]	; (8012cc0 <ProcessRadioRxDone+0x7bc>)
 8012c9c:	f893 348f 	ldrb.w	r3, [r3, #1167]	; 0x48f
                    if( ( MacCtx.RxStatus.RxSlot != RX_SLOT_WIN_1 ) &&
 8012ca0:	2b01      	cmp	r3, #1
 8012ca2:	d019      	beq.n	8012cd8 <ProcessRadioRxDone+0x7d4>
                    {
                        // Calculate timeout
                        MacCtx.McpsIndication.ResponseTimeout = Nvm.MacGroup2.MacParams.RxBCTimeout;
 8012ca4:	4b05      	ldr	r3, [pc, #20]	; (8012cbc <ProcessRadioRxDone+0x7b8>)
 8012ca6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8012caa:	4a05      	ldr	r2, [pc, #20]	; (8012cc0 <ProcessRadioRxDone+0x7bc>)
 8012cac:	f8c2 343c 	str.w	r3, [r2, #1084]	; 0x43c
                        MacCtx.ResponseTimeoutStartTime = RxDoneParams.LastRxDone;
 8012cb0:	4b04      	ldr	r3, [pc, #16]	; (8012cc4 <ProcessRadioRxDone+0x7c0>)
 8012cb2:	681b      	ldr	r3, [r3, #0]
 8012cb4:	4a02      	ldr	r2, [pc, #8]	; (8012cc0 <ProcessRadioRxDone+0x7bc>)
 8012cb6:	f8c2 3498 	str.w	r3, [r2, #1176]	; 0x498
 8012cba:	e00d      	b.n	8012cd8 <ProcessRadioRxDone+0x7d4>
 8012cbc:	20000e30 	.word	0x20000e30
 8012cc0:	20000914 	.word	0x20000914
 8012cc4:	20001a60 	.word	0x20001a60
                    }
#endif /* LORAMAC_VERSION */
                }
                else
                {
                    Nvm.MacGroup1.SrvAckRequested = false;
 8012cc8:	4b94      	ldr	r3, [pc, #592]	; (8012f1c <ProcessRadioRxDone+0xa18>)
 8012cca:	2200      	movs	r2, #0
 8012ccc:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
                    MacCtx.McpsIndication.McpsIndication = MCPS_UNCONFIRMED;
 8012cd0:	4b93      	ldr	r3, [pc, #588]	; (8012f20 <ProcessRadioRxDone+0xa1c>)
 8012cd2:	2200      	movs	r2, #0
 8012cd4:	f883 2420 	strb.w	r2, [r3, #1056]	; 0x420
            }

            // Set the pending status
            /* if( ( ( ( Nvm.MacGroup1.SrvAckRequested == true ) || ( macMsgData.FHDR.FCtrl.Bits.FPending > 0 ) ) && ( Nvm.MacGroup2.DeviceClass == CLASS_A ) ) ||
                ( MacCtx.McpsIndication.ResponseTimeout > 0 ) ) */
            if( ( ( Nvm.MacGroup1.SrvAckRequested == true ) || ( macMsgData.FHDR.FCtrl.Bits.FPending > 0 ) ) && ( Nvm.MacGroup2.DeviceClass == CLASS_A ) )
 8012cd8:	4b90      	ldr	r3, [pc, #576]	; (8012f1c <ProcessRadioRxDone+0xa18>)
 8012cda:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8012cde:	2b00      	cmp	r3, #0
 8012ce0:	d106      	bne.n	8012cf0 <ProcessRadioRxDone+0x7ec>
 8012ce2:	f897 304c 	ldrb.w	r3, [r7, #76]	; 0x4c
 8012ce6:	f003 0310 	and.w	r3, r3, #16
 8012cea:	b2db      	uxtb	r3, r3
 8012cec:	2b00      	cmp	r3, #0
 8012cee:	d008      	beq.n	8012d02 <ProcessRadioRxDone+0x7fe>
 8012cf0:	4b8a      	ldr	r3, [pc, #552]	; (8012f1c <ProcessRadioRxDone+0xa18>)
 8012cf2:	f893 3118 	ldrb.w	r3, [r3, #280]	; 0x118
 8012cf6:	2b00      	cmp	r3, #0
 8012cf8:	d103      	bne.n	8012d02 <ProcessRadioRxDone+0x7fe>
            {
                MacCtx.McpsIndication.IsUplinkTxPending = 1;
 8012cfa:	4b89      	ldr	r3, [pc, #548]	; (8012f20 <ProcessRadioRxDone+0xa1c>)
 8012cfc:	2201      	movs	r2, #1
 8012cfe:	f883 2425 	strb.w	r2, [r3, #1061]	; 0x425
            }

            RemoveMacCommands( MacCtx.RxStatus.RxSlot, macMsgData.FHDR.FCtrl, MacCtx.McpsConfirm.McpsRequest );
 8012d02:	4b87      	ldr	r3, [pc, #540]	; (8012f20 <ProcessRadioRxDone+0xa1c>)
 8012d04:	f893 348f 	ldrb.w	r3, [r3, #1167]	; 0x48f
 8012d08:	4a85      	ldr	r2, [pc, #532]	; (8012f20 <ProcessRadioRxDone+0xa1c>)
 8012d0a:	f892 2440 	ldrb.w	r2, [r2, #1088]	; 0x440
 8012d0e:	f897 104c 	ldrb.w	r1, [r7, #76]	; 0x4c
 8012d12:	4618      	mov	r0, r3
 8012d14:	f001 ff8a 	bl	8014c2c <RemoveMacCommands>

            switch( fType )
 8012d18:	7cbb      	ldrb	r3, [r7, #18]
 8012d1a:	2b03      	cmp	r3, #3
 8012d1c:	d873      	bhi.n	8012e06 <ProcessRadioRxDone+0x902>
 8012d1e:	a201      	add	r2, pc, #4	; (adr r2, 8012d24 <ProcessRadioRxDone+0x820>)
 8012d20:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8012d24:	08012d35 	.word	0x08012d35
 8012d28:	08012d85 	.word	0x08012d85
 8012d2c:	08012dbb 	.word	0x08012dbb
 8012d30:	08012de1 	.word	0x08012de1
                    * |    > 0   |   X  |  > 0  |       X      |
                    * +----------+------+-------+--------------+
                    */

                    // Decode MAC commands in FOpts field
                    ProcessMacCommands( macMsgData.FHDR.FOpts, 0, macMsgData.FHDR.FCtrl.Bits.FOptsLen, snr, MacCtx.RxStatus.RxSlot );
 8012d34:	f897 304c 	ldrb.w	r3, [r7, #76]	; 0x4c
 8012d38:	f3c3 0303 	ubfx	r3, r3, #0, #4
 8012d3c:	b2db      	uxtb	r3, r3
 8012d3e:	461c      	mov	r4, r3
 8012d40:	4b77      	ldr	r3, [pc, #476]	; (8012f20 <ProcessRadioRxDone+0xa1c>)
 8012d42:	f893 348f 	ldrb.w	r3, [r3, #1167]	; 0x48f
 8012d46:	f997 108f 	ldrsb.w	r1, [r7, #143]	; 0x8f
 8012d4a:	f107 0240 	add.w	r2, r7, #64	; 0x40
 8012d4e:	f102 0010 	add.w	r0, r2, #16
 8012d52:	9300      	str	r3, [sp, #0]
 8012d54:	460b      	mov	r3, r1
 8012d56:	4622      	mov	r2, r4
 8012d58:	2100      	movs	r1, #0
 8012d5a:	f000 ff4f 	bl	8013bfc <ProcessMacCommands>
                    MacCtx.McpsIndication.Port = macMsgData.FPort;
 8012d5e:	f897 2060 	ldrb.w	r2, [r7, #96]	; 0x60
 8012d62:	4b6f      	ldr	r3, [pc, #444]	; (8012f20 <ProcessRadioRxDone+0xa1c>)
 8012d64:	f883 2423 	strb.w	r2, [r3, #1059]	; 0x423
                    MacCtx.McpsIndication.Buffer = macMsgData.FRMPayload;
 8012d68:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8012d6a:	4a6d      	ldr	r2, [pc, #436]	; (8012f20 <ProcessRadioRxDone+0xa1c>)
 8012d6c:	f8c2 3428 	str.w	r3, [r2, #1064]	; 0x428
                    MacCtx.McpsIndication.BufferSize = macMsgData.FRMPayloadSize;
 8012d70:	f897 2068 	ldrb.w	r2, [r7, #104]	; 0x68
 8012d74:	4b6a      	ldr	r3, [pc, #424]	; (8012f20 <ProcessRadioRxDone+0xa1c>)
 8012d76:	f883 242c 	strb.w	r2, [r3, #1068]	; 0x42c
                    MacCtx.McpsIndication.RxData = true;
 8012d7a:	4b69      	ldr	r3, [pc, #420]	; (8012f20 <ProcessRadioRxDone+0xa1c>)
 8012d7c:	2201      	movs	r2, #1
 8012d7e:	f883 242d 	strb.w	r2, [r3, #1069]	; 0x42d
                    break;
 8012d82:	e047      	b.n	8012e14 <ProcessRadioRxDone+0x910>
                    * |    > 0   |   X  |   -   |       -      |
                    * +----------+------+-------+--------------+
                    */

                    // Decode MAC commands in FOpts field
                    ProcessMacCommands( macMsgData.FHDR.FOpts, 0, macMsgData.FHDR.FCtrl.Bits.FOptsLen, snr, MacCtx.RxStatus.RxSlot );
 8012d84:	f897 304c 	ldrb.w	r3, [r7, #76]	; 0x4c
 8012d88:	f3c3 0303 	ubfx	r3, r3, #0, #4
 8012d8c:	b2db      	uxtb	r3, r3
 8012d8e:	461c      	mov	r4, r3
 8012d90:	4b63      	ldr	r3, [pc, #396]	; (8012f20 <ProcessRadioRxDone+0xa1c>)
 8012d92:	f893 348f 	ldrb.w	r3, [r3, #1167]	; 0x48f
 8012d96:	f997 108f 	ldrsb.w	r1, [r7, #143]	; 0x8f
 8012d9a:	f107 0240 	add.w	r2, r7, #64	; 0x40
 8012d9e:	f102 0010 	add.w	r0, r2, #16
 8012da2:	9300      	str	r3, [sp, #0]
 8012da4:	460b      	mov	r3, r1
 8012da6:	4622      	mov	r2, r4
 8012da8:	2100      	movs	r1, #0
 8012daa:	f000 ff27 	bl	8013bfc <ProcessMacCommands>
                    MacCtx.McpsIndication.Port = macMsgData.FPort;
 8012dae:	f897 2060 	ldrb.w	r2, [r7, #96]	; 0x60
 8012db2:	4b5b      	ldr	r3, [pc, #364]	; (8012f20 <ProcessRadioRxDone+0xa1c>)
 8012db4:	f883 2423 	strb.w	r2, [r3, #1059]	; 0x423
                    break;
 8012db8:	e02c      	b.n	8012e14 <ProcessRadioRxDone+0x910>
                    * |    = 0   |   -  |  = 0  | MAC commands |
                    * +----------+------+-------+--------------+
                    */

                    // Decode MAC commands in FRMPayload
                    ProcessMacCommands( macMsgData.FRMPayload, 0, macMsgData.FRMPayloadSize, snr, MacCtx.RxStatus.RxSlot );
 8012dba:	6e78      	ldr	r0, [r7, #100]	; 0x64
 8012dbc:	f897 2068 	ldrb.w	r2, [r7, #104]	; 0x68
 8012dc0:	4b57      	ldr	r3, [pc, #348]	; (8012f20 <ProcessRadioRxDone+0xa1c>)
 8012dc2:	f893 348f 	ldrb.w	r3, [r3, #1167]	; 0x48f
 8012dc6:	f997 108f 	ldrsb.w	r1, [r7, #143]	; 0x8f
 8012dca:	9300      	str	r3, [sp, #0]
 8012dcc:	460b      	mov	r3, r1
 8012dce:	2100      	movs	r1, #0
 8012dd0:	f000 ff14 	bl	8013bfc <ProcessMacCommands>
                    MacCtx.McpsIndication.Port = macMsgData.FPort;
 8012dd4:	f897 2060 	ldrb.w	r2, [r7, #96]	; 0x60
 8012dd8:	4b51      	ldr	r3, [pc, #324]	; (8012f20 <ProcessRadioRxDone+0xa1c>)
 8012dda:	f883 2423 	strb.w	r2, [r3, #1059]	; 0x423
                    break;
 8012dde:	e019      	b.n	8012e14 <ProcessRadioRxDone+0x910>
                    * |    = 0   |   -  |  > 0  |       X      |
                    * +----------+------+-------+--------------+
                    */

                    // No MAC commands just application payload
                    MacCtx.McpsIndication.Port = macMsgData.FPort;
 8012de0:	f897 2060 	ldrb.w	r2, [r7, #96]	; 0x60
 8012de4:	4b4e      	ldr	r3, [pc, #312]	; (8012f20 <ProcessRadioRxDone+0xa1c>)
 8012de6:	f883 2423 	strb.w	r2, [r3, #1059]	; 0x423
                    MacCtx.McpsIndication.Buffer = macMsgData.FRMPayload;
 8012dea:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8012dec:	4a4c      	ldr	r2, [pc, #304]	; (8012f20 <ProcessRadioRxDone+0xa1c>)
 8012dee:	f8c2 3428 	str.w	r3, [r2, #1064]	; 0x428
                    MacCtx.McpsIndication.BufferSize = macMsgData.FRMPayloadSize;
 8012df2:	f897 2068 	ldrb.w	r2, [r7, #104]	; 0x68
 8012df6:	4b4a      	ldr	r3, [pc, #296]	; (8012f20 <ProcessRadioRxDone+0xa1c>)
 8012df8:	f883 242c 	strb.w	r2, [r3, #1068]	; 0x42c
                    MacCtx.McpsIndication.RxData = true;
 8012dfc:	4b48      	ldr	r3, [pc, #288]	; (8012f20 <ProcessRadioRxDone+0xa1c>)
 8012dfe:	2201      	movs	r2, #1
 8012e00:	f883 242d 	strb.w	r2, [r3, #1069]	; 0x42d
                    break;
 8012e04:	e006      	b.n	8012e14 <ProcessRadioRxDone+0x910>
                }
                default:
                    MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 8012e06:	4b46      	ldr	r3, [pc, #280]	; (8012f20 <ProcessRadioRxDone+0xa1c>)
 8012e08:	2201      	movs	r2, #1
 8012e0a:	f883 2421 	strb.w	r2, [r3, #1057]	; 0x421
                    PrepareRxDoneAbort( );
 8012e0e:	f7ff fb53 	bl	80124b8 <PrepareRxDoneAbort>
                    break;
 8012e12:	bf00      	nop
                }
            }
#endif /* LORAMAC_VERSION */

#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
            if( ( macMsgData.FPort == LORAMAC_CERT_FPORT ) && ( Nvm.MacGroup2.IsCertPortOn == false ) )
 8012e14:	f897 3060 	ldrb.w	r3, [r7, #96]	; 0x60
 8012e18:	2be0      	cmp	r3, #224	; 0xe0
 8012e1a:	d118      	bne.n	8012e4e <ProcessRadioRxDone+0x94a>
 8012e1c:	4b3f      	ldr	r3, [pc, #252]	; (8012f1c <ProcessRadioRxDone+0xa18>)
 8012e1e:	f893 311f 	ldrb.w	r3, [r3, #287]	; 0x11f
 8012e22:	f083 0301 	eor.w	r3, r3, #1
 8012e26:	b2db      	uxtb	r3, r3
 8012e28:	2b00      	cmp	r3, #0
 8012e2a:	d010      	beq.n	8012e4e <ProcessRadioRxDone+0x94a>
            { // Do not notify the upper layer of data reception on FPort LORAMAC_CERT_FPORT if the port
              // handling is disabled.
                MacCtx.McpsIndication.Port = macMsgData.FPort;
 8012e2c:	f897 2060 	ldrb.w	r2, [r7, #96]	; 0x60
 8012e30:	4b3b      	ldr	r3, [pc, #236]	; (8012f20 <ProcessRadioRxDone+0xa1c>)
 8012e32:	f883 2423 	strb.w	r2, [r3, #1059]	; 0x423
                MacCtx.McpsIndication.Buffer = NULL;
 8012e36:	4b3a      	ldr	r3, [pc, #232]	; (8012f20 <ProcessRadioRxDone+0xa1c>)
 8012e38:	2200      	movs	r2, #0
 8012e3a:	f8c3 2428 	str.w	r2, [r3, #1064]	; 0x428
                MacCtx.McpsIndication.BufferSize = 0;
 8012e3e:	4b38      	ldr	r3, [pc, #224]	; (8012f20 <ProcessRadioRxDone+0xa1c>)
 8012e40:	2200      	movs	r2, #0
 8012e42:	f883 242c 	strb.w	r2, [r3, #1068]	; 0x42c
                MacCtx.McpsIndication.RxData = false;
 8012e46:	4b36      	ldr	r3, [pc, #216]	; (8012f20 <ProcessRadioRxDone+0xa1c>)
 8012e48:	2200      	movs	r2, #0
 8012e4a:	f883 242d 	strb.w	r2, [r3, #1069]	; 0x42d
            }
#endif /* LORAMAC_VERSION */

            // Provide always an indication, skip the callback to the user application,
            // in case of a confirmed downlink retransmission.
            MacCtx.MacFlags.Bits.McpsInd = 1;
 8012e4e:	4a34      	ldr	r2, [pc, #208]	; (8012f20 <ProcessRadioRxDone+0xa1c>)
 8012e50:	f892 3491 	ldrb.w	r3, [r2, #1169]	; 0x491
 8012e54:	f043 0302 	orr.w	r3, r3, #2
 8012e58:	f882 3491 	strb.w	r3, [r2, #1169]	; 0x491

            break;
 8012e5c:	e035      	b.n	8012eca <ProcessRadioRxDone+0x9c6>
        case FRAME_TYPE_PROPRIETARY:
            memcpy1( MacCtx.RxPayload, &payload[pktHeaderLen], size - pktHeaderLen );
 8012e5e:	f897 308e 	ldrb.w	r3, [r7, #142]	; 0x8e
 8012e62:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8012e66:	18d1      	adds	r1, r2, r3
 8012e68:	f897 308e 	ldrb.w	r3, [r7, #142]	; 0x8e
 8012e6c:	b29b      	uxth	r3, r3
 8012e6e:	f8b7 2092 	ldrh.w	r2, [r7, #146]	; 0x92
 8012e72:	1ad3      	subs	r3, r2, r3
 8012e74:	b29b      	uxth	r3, r3
 8012e76:	461a      	mov	r2, r3
 8012e78:	482a      	ldr	r0, [pc, #168]	; (8012f24 <ProcessRadioRxDone+0xa20>)
 8012e7a:	f008 fd32 	bl	801b8e2 <memcpy1>

            MacCtx.McpsIndication.McpsIndication = MCPS_PROPRIETARY;
 8012e7e:	4b28      	ldr	r3, [pc, #160]	; (8012f20 <ProcessRadioRxDone+0xa1c>)
 8012e80:	2203      	movs	r2, #3
 8012e82:	f883 2420 	strb.w	r2, [r3, #1056]	; 0x420
            MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_OK;
 8012e86:	4b26      	ldr	r3, [pc, #152]	; (8012f20 <ProcessRadioRxDone+0xa1c>)
 8012e88:	2200      	movs	r2, #0
 8012e8a:	f883 2421 	strb.w	r2, [r3, #1057]	; 0x421
            MacCtx.McpsIndication.Buffer = MacCtx.RxPayload;
 8012e8e:	4b24      	ldr	r3, [pc, #144]	; (8012f20 <ProcessRadioRxDone+0xa1c>)
 8012e90:	4a24      	ldr	r2, [pc, #144]	; (8012f24 <ProcessRadioRxDone+0xa20>)
 8012e92:	f8c3 2428 	str.w	r2, [r3, #1064]	; 0x428
            MacCtx.McpsIndication.BufferSize = size - pktHeaderLen;
 8012e96:	f8b7 3092 	ldrh.w	r3, [r7, #146]	; 0x92
 8012e9a:	b2da      	uxtb	r2, r3
 8012e9c:	f897 308e 	ldrb.w	r3, [r7, #142]	; 0x8e
 8012ea0:	1ad3      	subs	r3, r2, r3
 8012ea2:	b2da      	uxtb	r2, r3
 8012ea4:	4b1e      	ldr	r3, [pc, #120]	; (8012f20 <ProcessRadioRxDone+0xa1c>)
 8012ea6:	f883 242c 	strb.w	r2, [r3, #1068]	; 0x42c

            MacCtx.MacFlags.Bits.McpsInd = 1;
 8012eaa:	4a1d      	ldr	r2, [pc, #116]	; (8012f20 <ProcessRadioRxDone+0xa1c>)
 8012eac:	f892 3491 	ldrb.w	r3, [r2, #1169]	; 0x491
 8012eb0:	f043 0302 	orr.w	r3, r3, #2
 8012eb4:	f882 3491 	strb.w	r3, [r2, #1169]	; 0x491
            break;
 8012eb8:	e007      	b.n	8012eca <ProcessRadioRxDone+0x9c6>
        default:
            MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 8012eba:	4b19      	ldr	r3, [pc, #100]	; (8012f20 <ProcessRadioRxDone+0xa1c>)
 8012ebc:	2201      	movs	r2, #1
 8012ebe:	f883 2421 	strb.w	r2, [r3, #1057]	; 0x421
            PrepareRxDoneAbort( );
 8012ec2:	f7ff faf9 	bl	80124b8 <PrepareRxDoneAbort>
            break;
 8012ec6:	e000      	b.n	8012eca <ProcessRadioRxDone+0x9c6>
            break;
 8012ec8:	bf00      	nop
    }
    MacCtx.MacFlags.Bits.MacDone = 1;
#elif (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    // Verify if we need to disable the RetransmitTimeoutTimer
    // Only applies if downlink is received on Rx1 or Rx2 windows.
    if( ( MacCtx.RxStatus.RxSlot == RX_SLOT_WIN_1 ) ||
 8012eca:	4b15      	ldr	r3, [pc, #84]	; (8012f20 <ProcessRadioRxDone+0xa1c>)
 8012ecc:	f893 348f 	ldrb.w	r3, [r3, #1167]	; 0x48f
 8012ed0:	2b00      	cmp	r3, #0
 8012ed2:	d004      	beq.n	8012ede <ProcessRadioRxDone+0x9da>
        ( MacCtx.RxStatus.RxSlot == RX_SLOT_WIN_2 ) )
 8012ed4:	4b12      	ldr	r3, [pc, #72]	; (8012f20 <ProcessRadioRxDone+0xa1c>)
 8012ed6:	f893 348f 	ldrb.w	r3, [r3, #1167]	; 0x48f
    if( ( MacCtx.RxStatus.RxSlot == RX_SLOT_WIN_1 ) ||
 8012eda:	2b01      	cmp	r3, #1
 8012edc:	d10c      	bne.n	8012ef8 <ProcessRadioRxDone+0x9f4>
    {
        if( MacCtx.NodeAckRequested == true )
 8012ede:	4b10      	ldr	r3, [pc, #64]	; (8012f20 <ProcessRadioRxDone+0xa1c>)
 8012ee0:	f893 341a 	ldrb.w	r3, [r3, #1050]	; 0x41a
 8012ee4:	2b00      	cmp	r3, #0
 8012ee6:	d007      	beq.n	8012ef8 <ProcessRadioRxDone+0x9f4>
        {
            if( MacCtx.McpsConfirm.AckReceived == true )
 8012ee8:	4b0d      	ldr	r3, [pc, #52]	; (8012f20 <ProcessRadioRxDone+0xa1c>)
 8012eea:	f893 3444 	ldrb.w	r3, [r3, #1092]	; 0x444
 8012eee:	2b00      	cmp	r3, #0
 8012ef0:	d002      	beq.n	8012ef8 <ProcessRadioRxDone+0x9f4>
            {
                OnRetransmitTimeoutTimerEvent( NULL );
 8012ef2:	2000      	movs	r0, #0
 8012ef4:	f000 fcec 	bl	80138d0 <OnRetransmitTimeoutTimerEvent>
            }
        }
    }

    if( MacCtx.RxStatus.RxSlot != RX_SLOT_WIN_CLASS_C )
 8012ef8:	4b09      	ldr	r3, [pc, #36]	; (8012f20 <ProcessRadioRxDone+0xa1c>)
 8012efa:	f893 348f 	ldrb.w	r3, [r3, #1167]	; 0x48f
 8012efe:	2b02      	cmp	r3, #2
 8012f00:	d006      	beq.n	8012f10 <ProcessRadioRxDone+0xa0c>
    {
        MacCtx.MacFlags.Bits.MacDone = 1;
 8012f02:	4a07      	ldr	r2, [pc, #28]	; (8012f20 <ProcessRadioRxDone+0xa1c>)
 8012f04:	f892 3491 	ldrb.w	r3, [r2, #1169]	; 0x491
 8012f08:	f043 0310 	orr.w	r3, r3, #16
 8012f0c:	f882 3491 	strb.w	r3, [r2, #1169]	; 0x491
    }
#endif /* LORAMAC_VERSION */

    UpdateRxSlotIdleState( );
 8012f10:	f7ff fa14 	bl	801233c <UpdateRxSlotIdleState>
}
 8012f14:	37a4      	adds	r7, #164	; 0xa4
 8012f16:	46bd      	mov	sp, r7
 8012f18:	bd90      	pop	{r4, r7, pc}
 8012f1a:	bf00      	nop
 8012f1c:	20000e30 	.word	0x20000e30
 8012f20:	20000914 	.word	0x20000914
 8012f24:	20000b4c 	.word	0x20000b4c

08012f28 <ProcessRadioTxTimeout>:

static void ProcessRadioTxTimeout( void )
{
 8012f28:	b580      	push	{r7, lr}
 8012f2a:	af00      	add	r7, sp, #0
    if( Nvm.MacGroup2.DeviceClass != CLASS_C )
 8012f2c:	4b11      	ldr	r3, [pc, #68]	; (8012f74 <ProcessRadioTxTimeout+0x4c>)
 8012f2e:	f893 3118 	ldrb.w	r3, [r3, #280]	; 0x118
 8012f32:	2b02      	cmp	r3, #2
 8012f34:	d002      	beq.n	8012f3c <ProcessRadioTxTimeout+0x14>
    {
        Radio.Sleep( );
 8012f36:	4b10      	ldr	r3, [pc, #64]	; (8012f78 <ProcessRadioTxTimeout+0x50>)
 8012f38:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8012f3a:	4798      	blx	r3
    }
    UpdateRxSlotIdleState( );
 8012f3c:	f7ff f9fe 	bl	801233c <UpdateRxSlotIdleState>

    MacCtx.McpsConfirm.Status = LORAMAC_EVENT_INFO_STATUS_TX_TIMEOUT;
 8012f40:	4b0e      	ldr	r3, [pc, #56]	; (8012f7c <ProcessRadioTxTimeout+0x54>)
 8012f42:	2202      	movs	r2, #2
 8012f44:	f883 2441 	strb.w	r2, [r3, #1089]	; 0x441
    LoRaMacConfirmQueueSetStatusCmn( LORAMAC_EVENT_INFO_STATUS_TX_TIMEOUT );
 8012f48:	2002      	movs	r0, #2
 8012f4a:	f004 fe69 	bl	8017c20 <LoRaMacConfirmQueueSetStatusCmn>
    if( MacCtx.NodeAckRequested == true )
 8012f4e:	4b0b      	ldr	r3, [pc, #44]	; (8012f7c <ProcessRadioTxTimeout+0x54>)
 8012f50:	f893 341a 	ldrb.w	r3, [r3, #1050]	; 0x41a
 8012f54:	2b00      	cmp	r3, #0
 8012f56:	d003      	beq.n	8012f60 <ProcessRadioTxTimeout+0x38>
    {
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
        MacCtx.AckTimeoutRetry = true;
#elif (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
        MacCtx.RetransmitTimeoutRetry = true;
 8012f58:	4b08      	ldr	r3, [pc, #32]	; (8012f7c <ProcessRadioTxTimeout+0x54>)
 8012f5a:	2201      	movs	r2, #1
 8012f5c:	f883 2419 	strb.w	r2, [r3, #1049]	; 0x419
#endif /* LORAMAC_VERSION */
    }
    MacCtx.MacFlags.Bits.MacDone = 1;
 8012f60:	4a06      	ldr	r2, [pc, #24]	; (8012f7c <ProcessRadioTxTimeout+0x54>)
 8012f62:	f892 3491 	ldrb.w	r3, [r2, #1169]	; 0x491
 8012f66:	f043 0310 	orr.w	r3, r3, #16
 8012f6a:	f882 3491 	strb.w	r3, [r2, #1169]	; 0x491
}
 8012f6e:	bf00      	nop
 8012f70:	bd80      	pop	{r7, pc}
 8012f72:	bf00      	nop
 8012f74:	20000e30 	.word	0x20000e30
 8012f78:	08021ecc 	.word	0x08021ecc
 8012f7c:	20000914 	.word	0x20000914

08012f80 <HandleRadioRxErrorTimeout>:

static void HandleRadioRxErrorTimeout( LoRaMacEventInfoStatus_t rx1EventInfoStatus, LoRaMacEventInfoStatus_t rx2EventInfoStatus )
{
 8012f80:	b580      	push	{r7, lr}
 8012f82:	b084      	sub	sp, #16
 8012f84:	af00      	add	r7, sp, #0
 8012f86:	4603      	mov	r3, r0
 8012f88:	460a      	mov	r2, r1
 8012f8a:	71fb      	strb	r3, [r7, #7]
 8012f8c:	4613      	mov	r3, r2
 8012f8e:	71bb      	strb	r3, [r7, #6]
    bool classBRx = false;
 8012f90:	2300      	movs	r3, #0
 8012f92:	73fb      	strb	r3, [r7, #15]

    if( Nvm.MacGroup2.DeviceClass != CLASS_C )
 8012f94:	4b3d      	ldr	r3, [pc, #244]	; (801308c <HandleRadioRxErrorTimeout+0x10c>)
 8012f96:	f893 3118 	ldrb.w	r3, [r3, #280]	; 0x118
 8012f9a:	2b02      	cmp	r3, #2
 8012f9c:	d002      	beq.n	8012fa4 <HandleRadioRxErrorTimeout+0x24>
    {
        Radio.Sleep( );
 8012f9e:	4b3c      	ldr	r3, [pc, #240]	; (8013090 <HandleRadioRxErrorTimeout+0x110>)
 8012fa0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8012fa2:	4798      	blx	r3
    }

    if( LoRaMacClassBIsBeaconExpected( ) == true )
 8012fa4:	f004 f966 	bl	8017274 <LoRaMacClassBIsBeaconExpected>
 8012fa8:	4603      	mov	r3, r0
 8012faa:	2b00      	cmp	r3, #0
 8012fac:	d007      	beq.n	8012fbe <HandleRadioRxErrorTimeout+0x3e>
    {
        LoRaMacClassBSetBeaconState( BEACON_STATE_TIMEOUT );
 8012fae:	2002      	movs	r0, #2
 8012fb0:	f004 f914 	bl	80171dc <LoRaMacClassBSetBeaconState>
        LoRaMacClassBBeaconTimerEvent( NULL );
 8012fb4:	2000      	movs	r0, #0
 8012fb6:	f004 f936 	bl	8017226 <LoRaMacClassBBeaconTimerEvent>
        classBRx = true;
 8012fba:	2301      	movs	r3, #1
 8012fbc:	73fb      	strb	r3, [r7, #15]
    }
    if( Nvm.MacGroup2.DeviceClass == CLASS_B )
 8012fbe:	4b33      	ldr	r3, [pc, #204]	; (801308c <HandleRadioRxErrorTimeout+0x10c>)
 8012fc0:	f893 3118 	ldrb.w	r3, [r3, #280]	; 0x118
 8012fc4:	2b01      	cmp	r3, #1
 8012fc6:	d119      	bne.n	8012ffc <HandleRadioRxErrorTimeout+0x7c>
    {
        if( LoRaMacClassBIsPingExpected( ) == true )
 8012fc8:	f004 f95b 	bl	8017282 <LoRaMacClassBIsPingExpected>
 8012fcc:	4603      	mov	r3, r0
 8012fce:	2b00      	cmp	r3, #0
 8012fd0:	d007      	beq.n	8012fe2 <HandleRadioRxErrorTimeout+0x62>
        {
            LoRaMacClassBSetPingSlotState( PINGSLOT_STATE_CALC_PING_OFFSET );
 8012fd2:	2000      	movs	r0, #0
 8012fd4:	f004 f90c 	bl	80171f0 <LoRaMacClassBSetPingSlotState>
            LoRaMacClassBPingSlotTimerEvent( NULL );
 8012fd8:	2000      	movs	r0, #0
 8012fda:	f004 f92d 	bl	8017238 <LoRaMacClassBPingSlotTimerEvent>
            classBRx = true;
 8012fde:	2301      	movs	r3, #1
 8012fe0:	73fb      	strb	r3, [r7, #15]
        }
        if( LoRaMacClassBIsMulticastExpected( ) == true )
 8012fe2:	f004 f955 	bl	8017290 <LoRaMacClassBIsMulticastExpected>
 8012fe6:	4603      	mov	r3, r0
 8012fe8:	2b00      	cmp	r3, #0
 8012fea:	d007      	beq.n	8012ffc <HandleRadioRxErrorTimeout+0x7c>
        {
            LoRaMacClassBSetMulticastSlotState( PINGSLOT_STATE_CALC_PING_OFFSET );
 8012fec:	2000      	movs	r0, #0
 8012fee:	f004 f909 	bl	8017204 <LoRaMacClassBSetMulticastSlotState>
            LoRaMacClassBMulticastSlotTimerEvent( NULL );
 8012ff2:	2000      	movs	r0, #0
 8012ff4:	f004 f929 	bl	801724a <LoRaMacClassBMulticastSlotTimerEvent>
            classBRx = true;
 8012ff8:	2301      	movs	r3, #1
 8012ffa:	73fb      	strb	r3, [r7, #15]
        }
    }

    if( classBRx == false )
 8012ffc:	7bfb      	ldrb	r3, [r7, #15]
 8012ffe:	f083 0301 	eor.w	r3, r3, #1
 8013002:	b2db      	uxtb	r3, r3
 8013004:	2b00      	cmp	r3, #0
 8013006:	d03b      	beq.n	8013080 <HandleRadioRxErrorTimeout+0x100>
    {
        if( MacCtx.RxSlot == RX_SLOT_WIN_1 )
 8013008:	4b22      	ldr	r3, [pc, #136]	; (8013094 <HandleRadioRxErrorTimeout+0x114>)
 801300a:	f893 3490 	ldrb.w	r3, [r3, #1168]	; 0x490
 801300e:	2b00      	cmp	r3, #0
 8013010:	d122      	bne.n	8013058 <HandleRadioRxErrorTimeout+0xd8>
        {
            if( MacCtx.NodeAckRequested == true )
 8013012:	4b20      	ldr	r3, [pc, #128]	; (8013094 <HandleRadioRxErrorTimeout+0x114>)
 8013014:	f893 341a 	ldrb.w	r3, [r3, #1050]	; 0x41a
 8013018:	2b00      	cmp	r3, #0
 801301a:	d003      	beq.n	8013024 <HandleRadioRxErrorTimeout+0xa4>
            {
                MacCtx.McpsConfirm.Status = rx1EventInfoStatus;
 801301c:	4a1d      	ldr	r2, [pc, #116]	; (8013094 <HandleRadioRxErrorTimeout+0x114>)
 801301e:	79fb      	ldrb	r3, [r7, #7]
 8013020:	f882 3441 	strb.w	r3, [r2, #1089]	; 0x441
            }
            LoRaMacConfirmQueueSetStatusCmn( rx1EventInfoStatus );
 8013024:	79fb      	ldrb	r3, [r7, #7]
 8013026:	4618      	mov	r0, r3
 8013028:	f004 fdfa 	bl	8017c20 <LoRaMacConfirmQueueSetStatusCmn>

            if( TimerGetElapsedTime( Nvm.MacGroup1.LastTxDoneTime ) >= MacCtx.RxWindow2Delay )
 801302c:	4b17      	ldr	r3, [pc, #92]	; (801308c <HandleRadioRxErrorTimeout+0x10c>)
 801302e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8013030:	4618      	mov	r0, r3
 8013032:	f00c ff3d 	bl	801feb0 <UTIL_TIMER_GetElapsedTime>
 8013036:	4602      	mov	r2, r0
 8013038:	4b16      	ldr	r3, [pc, #88]	; (8013094 <HandleRadioRxErrorTimeout+0x114>)
 801303a:	f8d3 33b4 	ldr.w	r3, [r3, #948]	; 0x3b4
 801303e:	429a      	cmp	r2, r3
 8013040:	d31e      	bcc.n	8013080 <HandleRadioRxErrorTimeout+0x100>
            {
                TimerStop( &MacCtx.RxWindowTimer2 );
 8013042:	4815      	ldr	r0, [pc, #84]	; (8013098 <HandleRadioRxErrorTimeout+0x118>)
 8013044:	f00c fe08 	bl	801fc58 <UTIL_TIMER_Stop>
                MacCtx.MacFlags.Bits.MacDone = 1;
 8013048:	4a12      	ldr	r2, [pc, #72]	; (8013094 <HandleRadioRxErrorTimeout+0x114>)
 801304a:	f892 3491 	ldrb.w	r3, [r2, #1169]	; 0x491
 801304e:	f043 0310 	orr.w	r3, r3, #16
 8013052:	f882 3491 	strb.w	r3, [r2, #1169]	; 0x491
 8013056:	e013      	b.n	8013080 <HandleRadioRxErrorTimeout+0x100>
            }
        }
        else
        {
            if( MacCtx.NodeAckRequested == true )
 8013058:	4b0e      	ldr	r3, [pc, #56]	; (8013094 <HandleRadioRxErrorTimeout+0x114>)
 801305a:	f893 341a 	ldrb.w	r3, [r3, #1050]	; 0x41a
 801305e:	2b00      	cmp	r3, #0
 8013060:	d003      	beq.n	801306a <HandleRadioRxErrorTimeout+0xea>
            {
                MacCtx.McpsConfirm.Status = rx2EventInfoStatus;
 8013062:	4a0c      	ldr	r2, [pc, #48]	; (8013094 <HandleRadioRxErrorTimeout+0x114>)
 8013064:	79bb      	ldrb	r3, [r7, #6]
 8013066:	f882 3441 	strb.w	r3, [r2, #1089]	; 0x441
            }
            LoRaMacConfirmQueueSetStatusCmn( rx2EventInfoStatus );
 801306a:	79bb      	ldrb	r3, [r7, #6]
 801306c:	4618      	mov	r0, r3
 801306e:	f004 fdd7 	bl	8017c20 <LoRaMacConfirmQueueSetStatusCmn>
            if( Nvm.MacGroup2.DeviceClass != CLASS_C )
            {
                MacCtx.MacFlags.Bits.MacDone = 1;
            }
#elif (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
            MacCtx.MacFlags.Bits.MacDone = 1;
 8013072:	4a08      	ldr	r2, [pc, #32]	; (8013094 <HandleRadioRxErrorTimeout+0x114>)
 8013074:	f892 3491 	ldrb.w	r3, [r2, #1169]	; 0x491
 8013078:	f043 0310 	orr.w	r3, r3, #16
 801307c:	f882 3491 	strb.w	r3, [r2, #1169]	; 0x491
#endif /* LORAMAC_VERSION */
        }
    }

    UpdateRxSlotIdleState( );
 8013080:	f7ff f95c 	bl	801233c <UpdateRxSlotIdleState>
}
 8013084:	bf00      	nop
 8013086:	3710      	adds	r7, #16
 8013088:	46bd      	mov	sp, r7
 801308a:	bd80      	pop	{r7, pc}
 801308c:	20000e30 	.word	0x20000e30
 8013090:	08021ecc 	.word	0x08021ecc
 8013094:	20000914 	.word	0x20000914
 8013098:	20000cac 	.word	0x20000cac

0801309c <ProcessRadioRxError>:

static void ProcessRadioRxError( void )
{
 801309c:	b580      	push	{r7, lr}
 801309e:	af00      	add	r7, sp, #0
    HandleRadioRxErrorTimeout( LORAMAC_EVENT_INFO_STATUS_RX1_ERROR, LORAMAC_EVENT_INFO_STATUS_RX2_ERROR );
 80130a0:	2106      	movs	r1, #6
 80130a2:	2005      	movs	r0, #5
 80130a4:	f7ff ff6c 	bl	8012f80 <HandleRadioRxErrorTimeout>
}
 80130a8:	bf00      	nop
 80130aa:	bd80      	pop	{r7, pc}

080130ac <ProcessRadioRxTimeout>:

static void ProcessRadioRxTimeout( void )
{
 80130ac:	b580      	push	{r7, lr}
 80130ae:	af00      	add	r7, sp, #0
    HandleRadioRxErrorTimeout( LORAMAC_EVENT_INFO_STATUS_RX1_TIMEOUT, LORAMAC_EVENT_INFO_STATUS_RX2_TIMEOUT );
 80130b0:	2104      	movs	r1, #4
 80130b2:	2003      	movs	r0, #3
 80130b4:	f7ff ff64 	bl	8012f80 <HandleRadioRxErrorTimeout>
}
 80130b8:	bf00      	nop
 80130ba:	bd80      	pop	{r7, pc}

080130bc <LoRaMacHandleIrqEvents>:

static void LoRaMacHandleIrqEvents( void )
{
 80130bc:	b580      	push	{r7, lr}
 80130be:	b084      	sub	sp, #16
 80130c0:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80130c2:	f3ef 8310 	mrs	r3, PRIMASK
 80130c6:	607b      	str	r3, [r7, #4]
  return(result);
 80130c8:	687b      	ldr	r3, [r7, #4]
    LoRaMacRadioEvents_t events;

    CRITICAL_SECTION_BEGIN( );
 80130ca:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("cpsid i" : : : "memory");
 80130cc:	b672      	cpsid	i
}
 80130ce:	bf00      	nop
    events = LoRaMacRadioEvents;
 80130d0:	4b1d      	ldr	r3, [pc, #116]	; (8013148 <LoRaMacHandleIrqEvents+0x8c>)
 80130d2:	681b      	ldr	r3, [r3, #0]
 80130d4:	603b      	str	r3, [r7, #0]
    LoRaMacRadioEvents.Value = 0;
 80130d6:	4b1c      	ldr	r3, [pc, #112]	; (8013148 <LoRaMacHandleIrqEvents+0x8c>)
 80130d8:	2200      	movs	r2, #0
 80130da:	601a      	str	r2, [r3, #0]
 80130dc:	68fb      	ldr	r3, [r7, #12]
 80130de:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80130e0:	68bb      	ldr	r3, [r7, #8]
 80130e2:	f383 8810 	msr	PRIMASK, r3
}
 80130e6:	bf00      	nop
    CRITICAL_SECTION_END( );

    if( events.Value != 0 )
 80130e8:	683b      	ldr	r3, [r7, #0]
 80130ea:	2b00      	cmp	r3, #0
 80130ec:	d027      	beq.n	801313e <LoRaMacHandleIrqEvents+0x82>
    {
        if( events.Events.TxDone == 1 )
 80130ee:	783b      	ldrb	r3, [r7, #0]
 80130f0:	f003 0320 	and.w	r3, r3, #32
 80130f4:	b2db      	uxtb	r3, r3
 80130f6:	2b00      	cmp	r3, #0
 80130f8:	d001      	beq.n	80130fe <LoRaMacHandleIrqEvents+0x42>
        {
            ProcessRadioTxDone( );
 80130fa:	f7ff f937 	bl	801236c <ProcessRadioTxDone>
        }
        if( events.Events.RxDone == 1 )
 80130fe:	783b      	ldrb	r3, [r7, #0]
 8013100:	f003 0310 	and.w	r3, r3, #16
 8013104:	b2db      	uxtb	r3, r3
 8013106:	2b00      	cmp	r3, #0
 8013108:	d001      	beq.n	801310e <LoRaMacHandleIrqEvents+0x52>
        {
            ProcessRadioRxDone( );
 801310a:	f7ff f9fb 	bl	8012504 <ProcessRadioRxDone>
        }
        if( events.Events.TxTimeout == 1 )
 801310e:	783b      	ldrb	r3, [r7, #0]
 8013110:	f003 0308 	and.w	r3, r3, #8
 8013114:	b2db      	uxtb	r3, r3
 8013116:	2b00      	cmp	r3, #0
 8013118:	d001      	beq.n	801311e <LoRaMacHandleIrqEvents+0x62>
        {
            ProcessRadioTxTimeout( );
 801311a:	f7ff ff05 	bl	8012f28 <ProcessRadioTxTimeout>
        }
        if( events.Events.RxError == 1 )
 801311e:	783b      	ldrb	r3, [r7, #0]
 8013120:	f003 0304 	and.w	r3, r3, #4
 8013124:	b2db      	uxtb	r3, r3
 8013126:	2b00      	cmp	r3, #0
 8013128:	d001      	beq.n	801312e <LoRaMacHandleIrqEvents+0x72>
        {
            ProcessRadioRxError( );
 801312a:	f7ff ffb7 	bl	801309c <ProcessRadioRxError>
        }
        if( events.Events.RxTimeout == 1 )
 801312e:	783b      	ldrb	r3, [r7, #0]
 8013130:	f003 0302 	and.w	r3, r3, #2
 8013134:	b2db      	uxtb	r3, r3
 8013136:	2b00      	cmp	r3, #0
 8013138:	d001      	beq.n	801313e <LoRaMacHandleIrqEvents+0x82>
        {
            ProcessRadioRxTimeout( );
 801313a:	f7ff ffb7 	bl	80130ac <ProcessRadioRxTimeout>
        }
    }
}
 801313e:	bf00      	nop
 8013140:	3710      	adds	r7, #16
 8013142:	46bd      	mov	sp, r7
 8013144:	bd80      	pop	{r7, pc}
 8013146:	bf00      	nop
 8013148:	20001a58 	.word	0x20001a58

0801314c <LoRaMacIsBusy>:

bool LoRaMacIsBusy( void )
{
 801314c:	b480      	push	{r7}
 801314e:	af00      	add	r7, sp, #0
    if( MacCtx.MacState == LORAMAC_STOPPED )
 8013150:	4b10      	ldr	r3, [pc, #64]	; (8013194 <LoRaMacIsBusy+0x48>)
 8013152:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 8013156:	2b01      	cmp	r3, #1
 8013158:	d101      	bne.n	801315e <LoRaMacIsBusy+0x12>
    {
        return false;
 801315a:	2300      	movs	r3, #0
 801315c:	e015      	b.n	801318a <LoRaMacIsBusy+0x3e>
    }

#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    if( LoRaMacRadioEvents.Events.RxProcessPending == 1 )
 801315e:	4b0e      	ldr	r3, [pc, #56]	; (8013198 <LoRaMacIsBusy+0x4c>)
 8013160:	781b      	ldrb	r3, [r3, #0]
 8013162:	f003 0301 	and.w	r3, r3, #1
 8013166:	b2db      	uxtb	r3, r3
 8013168:	2b00      	cmp	r3, #0
 801316a:	d001      	beq.n	8013170 <LoRaMacIsBusy+0x24>
    {
        return true;
 801316c:	2301      	movs	r3, #1
 801316e:	e00c      	b.n	801318a <LoRaMacIsBusy+0x3e>
    }
#endif /* LORAMAC_VERSION */

    if( ( MacCtx.MacState == LORAMAC_IDLE ) &&
 8013170:	4b08      	ldr	r3, [pc, #32]	; (8013194 <LoRaMacIsBusy+0x48>)
 8013172:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 8013176:	2b00      	cmp	r3, #0
 8013178:	d106      	bne.n	8013188 <LoRaMacIsBusy+0x3c>
        ( MacCtx.AllowRequests == LORAMAC_REQUEST_HANDLING_ON ) )
 801317a:	4b06      	ldr	r3, [pc, #24]	; (8013194 <LoRaMacIsBusy+0x48>)
 801317c:	f893 3492 	ldrb.w	r3, [r3, #1170]	; 0x492
    if( ( MacCtx.MacState == LORAMAC_IDLE ) &&
 8013180:	2b01      	cmp	r3, #1
 8013182:	d101      	bne.n	8013188 <LoRaMacIsBusy+0x3c>
    {
        return false;
 8013184:	2300      	movs	r3, #0
 8013186:	e000      	b.n	801318a <LoRaMacIsBusy+0x3e>
    }
    return true;
 8013188:	2301      	movs	r3, #1
}
 801318a:	4618      	mov	r0, r3
 801318c:	46bd      	mov	sp, r7
 801318e:	bc80      	pop	{r7}
 8013190:	4770      	bx	lr
 8013192:	bf00      	nop
 8013194:	20000914 	.word	0x20000914
 8013198:	20001a58 	.word	0x20001a58

0801319c <LoRaMacIsStopped>:

bool LoRaMacIsStopped( void )
{
 801319c:	b480      	push	{r7}
 801319e:	af00      	add	r7, sp, #0
    if( MacCtx.MacState == LORAMAC_STOPPED )
 80131a0:	4b05      	ldr	r3, [pc, #20]	; (80131b8 <LoRaMacIsStopped+0x1c>)
 80131a2:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 80131a6:	2b01      	cmp	r3, #1
 80131a8:	d101      	bne.n	80131ae <LoRaMacIsStopped+0x12>
    {
        return true;
 80131aa:	2301      	movs	r3, #1
 80131ac:	e000      	b.n	80131b0 <LoRaMacIsStopped+0x14>
    }
    return false;
 80131ae:	2300      	movs	r3, #0
}
 80131b0:	4618      	mov	r0, r3
 80131b2:	46bd      	mov	sp, r7
 80131b4:	bc80      	pop	{r7}
 80131b6:	4770      	bx	lr
 80131b8:	20000914 	.word	0x20000914

080131bc <LoRaMacEnableRequests>:

static void LoRaMacEnableRequests( LoRaMacRequestHandling_t requestState )
{
 80131bc:	b480      	push	{r7}
 80131be:	b083      	sub	sp, #12
 80131c0:	af00      	add	r7, sp, #0
 80131c2:	4603      	mov	r3, r0
 80131c4:	71fb      	strb	r3, [r7, #7]
    MacCtx.AllowRequests = requestState;
 80131c6:	4a04      	ldr	r2, [pc, #16]	; (80131d8 <LoRaMacEnableRequests+0x1c>)
 80131c8:	79fb      	ldrb	r3, [r7, #7]
 80131ca:	f882 3492 	strb.w	r3, [r2, #1170]	; 0x492
}
 80131ce:	bf00      	nop
 80131d0:	370c      	adds	r7, #12
 80131d2:	46bd      	mov	sp, r7
 80131d4:	bc80      	pop	{r7}
 80131d6:	4770      	bx	lr
 80131d8:	20000914 	.word	0x20000914

080131dc <LoRaMacHandleRequestEvents>:

static void LoRaMacHandleRequestEvents( void )
{
 80131dc:	b580      	push	{r7, lr}
 80131de:	b082      	sub	sp, #8
 80131e0:	af00      	add	r7, sp, #0
    // Handle events
    LoRaMacFlags_t reqEvents = MacCtx.MacFlags;
 80131e2:	4b2c      	ldr	r3, [pc, #176]	; (8013294 <LoRaMacHandleRequestEvents+0xb8>)
 80131e4:	f893 3491 	ldrb.w	r3, [r3, #1169]	; 0x491
 80131e8:	713b      	strb	r3, [r7, #4]

    if( MacCtx.MacState == LORAMAC_IDLE )
 80131ea:	4b2a      	ldr	r3, [pc, #168]	; (8013294 <LoRaMacHandleRequestEvents+0xb8>)
 80131ec:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 80131f0:	2b00      	cmp	r3, #0
 80131f2:	d14a      	bne.n	801328a <LoRaMacHandleRequestEvents+0xae>
    {
        // Update event bits
        if( MacCtx.MacFlags.Bits.McpsReq == 1 )
 80131f4:	4b27      	ldr	r3, [pc, #156]	; (8013294 <LoRaMacHandleRequestEvents+0xb8>)
 80131f6:	f893 3491 	ldrb.w	r3, [r3, #1169]	; 0x491
 80131fa:	f003 0301 	and.w	r3, r3, #1
 80131fe:	b2db      	uxtb	r3, r3
 8013200:	2b00      	cmp	r3, #0
 8013202:	d006      	beq.n	8013212 <LoRaMacHandleRequestEvents+0x36>
        {
            MacCtx.MacFlags.Bits.McpsReq = 0;
 8013204:	4a23      	ldr	r2, [pc, #140]	; (8013294 <LoRaMacHandleRequestEvents+0xb8>)
 8013206:	f892 3491 	ldrb.w	r3, [r2, #1169]	; 0x491
 801320a:	f36f 0300 	bfc	r3, #0, #1
 801320e:	f882 3491 	strb.w	r3, [r2, #1169]	; 0x491
        }

        if( MacCtx.MacFlags.Bits.MlmeReq == 1 )
 8013212:	4b20      	ldr	r3, [pc, #128]	; (8013294 <LoRaMacHandleRequestEvents+0xb8>)
 8013214:	f893 3491 	ldrb.w	r3, [r3, #1169]	; 0x491
 8013218:	f003 0304 	and.w	r3, r3, #4
 801321c:	b2db      	uxtb	r3, r3
 801321e:	2b00      	cmp	r3, #0
 8013220:	d006      	beq.n	8013230 <LoRaMacHandleRequestEvents+0x54>
        {
            MacCtx.MacFlags.Bits.MlmeReq = 0;
 8013222:	4a1c      	ldr	r2, [pc, #112]	; (8013294 <LoRaMacHandleRequestEvents+0xb8>)
 8013224:	f892 3491 	ldrb.w	r3, [r2, #1169]	; 0x491
 8013228:	f36f 0382 	bfc	r3, #2, #1
 801322c:	f882 3491 	strb.w	r3, [r2, #1169]	; 0x491
        }

        // Allow requests again
        LoRaMacEnableRequests( LORAMAC_REQUEST_HANDLING_ON );
 8013230:	2001      	movs	r0, #1
 8013232:	f7ff ffc3 	bl	80131bc <LoRaMacEnableRequests>

        // Handle callbacks
        if( reqEvents.Bits.McpsReq == 1 )
 8013236:	793b      	ldrb	r3, [r7, #4]
 8013238:	f003 0301 	and.w	r3, r3, #1
 801323c:	b2db      	uxtb	r3, r3
 801323e:	2b00      	cmp	r3, #0
 8013240:	d005      	beq.n	801324e <LoRaMacHandleRequestEvents+0x72>
        {
            MacCtx.MacPrimitives->MacMcpsConfirm( &MacCtx.McpsConfirm );
 8013242:	4b14      	ldr	r3, [pc, #80]	; (8013294 <LoRaMacHandleRequestEvents+0xb8>)
 8013244:	f8d3 3344 	ldr.w	r3, [r3, #836]	; 0x344
 8013248:	681b      	ldr	r3, [r3, #0]
 801324a:	4813      	ldr	r0, [pc, #76]	; (8013298 <LoRaMacHandleRequestEvents+0xbc>)
 801324c:	4798      	blx	r3
        }

        if( reqEvents.Bits.MlmeReq == 1 )
 801324e:	793b      	ldrb	r3, [r7, #4]
 8013250:	f003 0304 	and.w	r3, r3, #4
 8013254:	b2db      	uxtb	r3, r3
 8013256:	2b00      	cmp	r3, #0
 8013258:	d00e      	beq.n	8013278 <LoRaMacHandleRequestEvents+0x9c>
        {
            LoRaMacConfirmQueueHandleCb( &MacCtx.MlmeConfirm );
 801325a:	4810      	ldr	r0, [pc, #64]	; (801329c <LoRaMacHandleRequestEvents+0xc0>)
 801325c:	f004 fd2e 	bl	8017cbc <LoRaMacConfirmQueueHandleCb>
            if( LoRaMacConfirmQueueGetCnt( ) > 0 )
 8013260:	f004 fd7e 	bl	8017d60 <LoRaMacConfirmQueueGetCnt>
 8013264:	4603      	mov	r3, r0
 8013266:	2b00      	cmp	r3, #0
 8013268:	d006      	beq.n	8013278 <LoRaMacHandleRequestEvents+0x9c>
            {
                MacCtx.MacFlags.Bits.MlmeReq = 1;
 801326a:	4a0a      	ldr	r2, [pc, #40]	; (8013294 <LoRaMacHandleRequestEvents+0xb8>)
 801326c:	f892 3491 	ldrb.w	r3, [r2, #1169]	; 0x491
 8013270:	f043 0304 	orr.w	r3, r3, #4
 8013274:	f882 3491 	strb.w	r3, [r2, #1169]	; 0x491
            }
        }

        // Start beaconing again
        LoRaMacClassBResumeBeaconing( );
 8013278:	f004 f828 	bl	80172cc <LoRaMacClassBResumeBeaconing>

        // Procedure done. Reset variables.
        MacCtx.MacFlags.Bits.MacDone = 0;
 801327c:	4a05      	ldr	r2, [pc, #20]	; (8013294 <LoRaMacHandleRequestEvents+0xb8>)
 801327e:	f892 3491 	ldrb.w	r3, [r2, #1169]	; 0x491
 8013282:	f36f 1304 	bfc	r3, #4, #1
 8013286:	f882 3491 	strb.w	r3, [r2, #1169]	; 0x491
    }
}
 801328a:	bf00      	nop
 801328c:	3708      	adds	r7, #8
 801328e:	46bd      	mov	sp, r7
 8013290:	bd80      	pop	{r7, pc}
 8013292:	bf00      	nop
 8013294:	20000914 	.word	0x20000914
 8013298:	20000d54 	.word	0x20000d54
 801329c:	20000d68 	.word	0x20000d68

080132a0 <LoRaMacHandleIndicationEvents>:

static void LoRaMacHandleIndicationEvents( void )
{
 80132a0:	b580      	push	{r7, lr}
 80132a2:	af00      	add	r7, sp, #0
    // Handle MLME indication
    if( MacCtx.MacFlags.Bits.MlmeInd == 1 )
 80132a4:	4b16      	ldr	r3, [pc, #88]	; (8013300 <LoRaMacHandleIndicationEvents+0x60>)
 80132a6:	f893 3491 	ldrb.w	r3, [r3, #1169]	; 0x491
 80132aa:	f003 0308 	and.w	r3, r3, #8
 80132ae:	b2db      	uxtb	r3, r3
 80132b0:	2b00      	cmp	r3, #0
 80132b2:	d00d      	beq.n	80132d0 <LoRaMacHandleIndicationEvents+0x30>
    {
        MacCtx.MacFlags.Bits.MlmeInd = 0;
 80132b4:	4a12      	ldr	r2, [pc, #72]	; (8013300 <LoRaMacHandleIndicationEvents+0x60>)
 80132b6:	f892 3491 	ldrb.w	r3, [r2, #1169]	; 0x491
 80132ba:	f36f 03c3 	bfc	r3, #3, #1
 80132be:	f882 3491 	strb.w	r3, [r2, #1169]	; 0x491
        MacCtx.MacPrimitives->MacMlmeIndication( &MacCtx.MlmeIndication, &MacCtx.RxStatus );
 80132c2:	4b0f      	ldr	r3, [pc, #60]	; (8013300 <LoRaMacHandleIndicationEvents+0x60>)
 80132c4:	f8d3 3344 	ldr.w	r3, [r3, #836]	; 0x344
 80132c8:	68db      	ldr	r3, [r3, #12]
 80132ca:	490e      	ldr	r1, [pc, #56]	; (8013304 <LoRaMacHandleIndicationEvents+0x64>)
 80132cc:	480e      	ldr	r0, [pc, #56]	; (8013308 <LoRaMacHandleIndicationEvents+0x68>)
 80132ce:	4798      	blx	r3
    }

    // Handle MCPS indication
    if( MacCtx.MacFlags.Bits.McpsInd == 1 )
 80132d0:	4b0b      	ldr	r3, [pc, #44]	; (8013300 <LoRaMacHandleIndicationEvents+0x60>)
 80132d2:	f893 3491 	ldrb.w	r3, [r3, #1169]	; 0x491
 80132d6:	f003 0302 	and.w	r3, r3, #2
 80132da:	b2db      	uxtb	r3, r3
 80132dc:	2b00      	cmp	r3, #0
 80132de:	d00d      	beq.n	80132fc <LoRaMacHandleIndicationEvents+0x5c>
    {
        MacCtx.MacFlags.Bits.McpsInd = 0;
 80132e0:	4a07      	ldr	r2, [pc, #28]	; (8013300 <LoRaMacHandleIndicationEvents+0x60>)
 80132e2:	f892 3491 	ldrb.w	r3, [r2, #1169]	; 0x491
 80132e6:	f36f 0341 	bfc	r3, #1, #1
 80132ea:	f882 3491 	strb.w	r3, [r2, #1169]	; 0x491
        MacCtx.MacPrimitives->MacMcpsIndication( &MacCtx.McpsIndication, &MacCtx.RxStatus );
 80132ee:	4b04      	ldr	r3, [pc, #16]	; (8013300 <LoRaMacHandleIndicationEvents+0x60>)
 80132f0:	f8d3 3344 	ldr.w	r3, [r3, #836]	; 0x344
 80132f4:	685b      	ldr	r3, [r3, #4]
 80132f6:	4903      	ldr	r1, [pc, #12]	; (8013304 <LoRaMacHandleIndicationEvents+0x64>)
 80132f8:	4804      	ldr	r0, [pc, #16]	; (801330c <LoRaMacHandleIndicationEvents+0x6c>)
 80132fa:	4798      	blx	r3
    }
}
 80132fc:	bf00      	nop
 80132fe:	bd80      	pop	{r7, pc}
 8013300:	20000914 	.word	0x20000914
 8013304:	20000da0 	.word	0x20000da0
 8013308:	20000d7c 	.word	0x20000d7c
 801330c:	20000d34 	.word	0x20000d34

08013310 <LoRaMacHandleMcpsRequest>:
    }
}
#endif /* LORAMAC_VERSION */

static void LoRaMacHandleMcpsRequest( void )
{
 8013310:	b580      	push	{r7, lr}
 8013312:	b082      	sub	sp, #8
 8013314:	af00      	add	r7, sp, #0
    // Handle MCPS uplinks
    if( MacCtx.MacFlags.Bits.McpsReq == 1 )
 8013316:	4b2a      	ldr	r3, [pc, #168]	; (80133c0 <LoRaMacHandleMcpsRequest+0xb0>)
 8013318:	f893 3491 	ldrb.w	r3, [r3, #1169]	; 0x491
 801331c:	f003 0301 	and.w	r3, r3, #1
 8013320:	b2db      	uxtb	r3, r3
 8013322:	2b00      	cmp	r3, #0
 8013324:	d048      	beq.n	80133b8 <LoRaMacHandleMcpsRequest+0xa8>
    {
        bool stopRetransmission = false;
 8013326:	2300      	movs	r3, #0
 8013328:	71fb      	strb	r3, [r7, #7]
        bool waitForRetransmission = false;
 801332a:	2300      	movs	r3, #0
 801332c:	71bb      	strb	r3, [r7, #6]

        if( ( MacCtx.McpsConfirm.McpsRequest == MCPS_UNCONFIRMED ) ||
 801332e:	4b24      	ldr	r3, [pc, #144]	; (80133c0 <LoRaMacHandleMcpsRequest+0xb0>)
 8013330:	f893 3440 	ldrb.w	r3, [r3, #1088]	; 0x440
 8013334:	2b00      	cmp	r3, #0
 8013336:	d004      	beq.n	8013342 <LoRaMacHandleMcpsRequest+0x32>
            ( MacCtx.McpsConfirm.McpsRequest == MCPS_PROPRIETARY ) )
 8013338:	4b21      	ldr	r3, [pc, #132]	; (80133c0 <LoRaMacHandleMcpsRequest+0xb0>)
 801333a:	f893 3440 	ldrb.w	r3, [r3, #1088]	; 0x440
        if( ( MacCtx.McpsConfirm.McpsRequest == MCPS_UNCONFIRMED ) ||
 801333e:	2b03      	cmp	r3, #3
 8013340:	d104      	bne.n	801334c <LoRaMacHandleMcpsRequest+0x3c>
        {
            stopRetransmission = CheckRetransUnconfirmedUplink( );
 8013342:	f002 f943 	bl	80155cc <CheckRetransUnconfirmedUplink>
 8013346:	4603      	mov	r3, r0
 8013348:	71fb      	strb	r3, [r7, #7]
 801334a:	e010      	b.n	801336e <LoRaMacHandleMcpsRequest+0x5e>
        }
        else if( MacCtx.McpsConfirm.McpsRequest == MCPS_CONFIRMED )
 801334c:	4b1c      	ldr	r3, [pc, #112]	; (80133c0 <LoRaMacHandleMcpsRequest+0xb0>)
 801334e:	f893 3440 	ldrb.w	r3, [r3, #1088]	; 0x440
 8013352:	2b01      	cmp	r3, #1
 8013354:	d10b      	bne.n	801336e <LoRaMacHandleMcpsRequest+0x5e>
            else
            {
                waitForRetransmission = true;
            }
#elif (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
            if( MacCtx.RetransmitTimeoutRetry == true )
 8013356:	4b1a      	ldr	r3, [pc, #104]	; (80133c0 <LoRaMacHandleMcpsRequest+0xb0>)
 8013358:	f893 3419 	ldrb.w	r3, [r3, #1049]	; 0x419
 801335c:	2b00      	cmp	r3, #0
 801335e:	d004      	beq.n	801336a <LoRaMacHandleMcpsRequest+0x5a>
            {
                stopRetransmission = CheckRetransConfirmedUplink( );
 8013360:	f002 f960 	bl	8015624 <CheckRetransConfirmedUplink>
 8013364:	4603      	mov	r3, r0
 8013366:	71fb      	strb	r3, [r7, #7]
 8013368:	e001      	b.n	801336e <LoRaMacHandleMcpsRequest+0x5e>
            }
            else
            {
                waitForRetransmission = true;
 801336a:	2301      	movs	r3, #1
 801336c:	71bb      	strb	r3, [r7, #6]
            }
#endif /* LORAMAC_VERSION */
        }

        if( stopRetransmission == true )
 801336e:	79fb      	ldrb	r3, [r7, #7]
 8013370:	2b00      	cmp	r3, #0
 8013372:	d00d      	beq.n	8013390 <LoRaMacHandleMcpsRequest+0x80>
        {// Stop retransmission
            TimerStop( &MacCtx.TxDelayedTimer );
 8013374:	4813      	ldr	r0, [pc, #76]	; (80133c4 <LoRaMacHandleMcpsRequest+0xb4>)
 8013376:	f00c fc6f 	bl	801fc58 <UTIL_TIMER_Stop>
            MacCtx.MacState &= ~LORAMAC_TX_DELAYED;
 801337a:	4b11      	ldr	r3, [pc, #68]	; (80133c0 <LoRaMacHandleMcpsRequest+0xb0>)
 801337c:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 8013380:	f023 0320 	bic.w	r3, r3, #32
 8013384:	4a0e      	ldr	r2, [pc, #56]	; (80133c0 <LoRaMacHandleMcpsRequest+0xb0>)
 8013386:	f8c2 3340 	str.w	r3, [r2, #832]	; 0x340
            StopRetransmission( );
 801338a:	f002 f985 	bl	8015698 <StopRetransmission>
#endif /* LORAMAC_VERSION */
            // Sends the same frame again
            OnTxDelayedTimerEvent( NULL );
        }
    }
}
 801338e:	e013      	b.n	80133b8 <LoRaMacHandleMcpsRequest+0xa8>
        else if( waitForRetransmission == false )
 8013390:	79bb      	ldrb	r3, [r7, #6]
 8013392:	f083 0301 	eor.w	r3, r3, #1
 8013396:	b2db      	uxtb	r3, r3
 8013398:	2b00      	cmp	r3, #0
 801339a:	d00d      	beq.n	80133b8 <LoRaMacHandleMcpsRequest+0xa8>
            MacCtx.MacFlags.Bits.MacDone = 0;
 801339c:	4a08      	ldr	r2, [pc, #32]	; (80133c0 <LoRaMacHandleMcpsRequest+0xb0>)
 801339e:	f892 3491 	ldrb.w	r3, [r2, #1169]	; 0x491
 80133a2:	f36f 1304 	bfc	r3, #4, #1
 80133a6:	f882 3491 	strb.w	r3, [r2, #1169]	; 0x491
            MacCtx.RetransmitTimeoutRetry = false;
 80133aa:	4b05      	ldr	r3, [pc, #20]	; (80133c0 <LoRaMacHandleMcpsRequest+0xb0>)
 80133ac:	2200      	movs	r2, #0
 80133ae:	f883 2419 	strb.w	r2, [r3, #1049]	; 0x419
            OnTxDelayedTimerEvent( NULL );
 80133b2:	2000      	movs	r0, #0
 80133b4:	f000 f9c8 	bl	8013748 <OnTxDelayedTimerEvent>
}
 80133b8:	bf00      	nop
 80133ba:	3708      	adds	r7, #8
 80133bc:	46bd      	mov	sp, r7
 80133be:	bd80      	pop	{r7, pc}
 80133c0:	20000914 	.word	0x20000914
 80133c4:	20000c7c 	.word	0x20000c7c

080133c8 <LoRaMacHandleMlmeRequest>:

static void LoRaMacHandleMlmeRequest( void )
{
 80133c8:	b580      	push	{r7, lr}
 80133ca:	af00      	add	r7, sp, #0
    // Handle join request
    if( MacCtx.MacFlags.Bits.MlmeReq == 1 )
 80133cc:	4b18      	ldr	r3, [pc, #96]	; (8013430 <LoRaMacHandleMlmeRequest+0x68>)
 80133ce:	f893 3491 	ldrb.w	r3, [r3, #1169]	; 0x491
 80133d2:	f003 0304 	and.w	r3, r3, #4
 80133d6:	b2db      	uxtb	r3, r3
 80133d8:	2b00      	cmp	r3, #0
 80133da:	d026      	beq.n	801342a <LoRaMacHandleMlmeRequest+0x62>
            ( LoRaMacConfirmQueueIsCmdActive( MLME_REJOIN_1 ) == true ) ||
            ( LoRaMacConfirmQueueIsCmdActive( MLME_REJOIN_2 ) == true ) )
        {
            MacCtx.ChannelsNbTransCounter = 0;
#else
        if( LoRaMacConfirmQueueIsCmdActive( MLME_JOIN ) == true )
 80133dc:	2001      	movs	r0, #1
 80133de:	f004 fc53 	bl	8017c88 <LoRaMacConfirmQueueIsCmdActive>
 80133e2:	4603      	mov	r3, r0
 80133e4:	2b00      	cmp	r3, #0
 80133e6:	d012      	beq.n	801340e <LoRaMacHandleMlmeRequest+0x46>
        {
            if( LoRaMacConfirmQueueGetStatus( MLME_JOIN ) == LORAMAC_EVENT_INFO_STATUS_OK )
 80133e8:	2001      	movs	r0, #1
 80133ea:	f004 fbef 	bl	8017bcc <LoRaMacConfirmQueueGetStatus>
 80133ee:	4603      	mov	r3, r0
 80133f0:	2b00      	cmp	r3, #0
 80133f2:	d103      	bne.n	80133fc <LoRaMacHandleMlmeRequest+0x34>
            {// Node joined successfully
                MacCtx.ChannelsNbTransCounter = 0;
 80133f4:	4b0e      	ldr	r3, [pc, #56]	; (8013430 <LoRaMacHandleMlmeRequest+0x68>)
 80133f6:	2200      	movs	r2, #0
 80133f8:	f883 2418 	strb.w	r2, [r3, #1048]	; 0x418
            }
#endif /* LORAMAC_VERSION */
            MacCtx.MacState &= ~LORAMAC_TX_RUNNING;
 80133fc:	4b0c      	ldr	r3, [pc, #48]	; (8013430 <LoRaMacHandleMlmeRequest+0x68>)
 80133fe:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 8013402:	f023 0302 	bic.w	r3, r3, #2
 8013406:	4a0a      	ldr	r2, [pc, #40]	; (8013430 <LoRaMacHandleMlmeRequest+0x68>)
 8013408:	f8c2 3340 	str.w	r3, [r2, #832]	; 0x340
        {
            MacCtx.MacState &= ~LORAMAC_TX_RUNNING;
        }
#endif /* LORAMAC_VERSION */
    }
}
 801340c:	e00d      	b.n	801342a <LoRaMacHandleMlmeRequest+0x62>
        else if( LoRaMacConfirmQueueIsCmdActive( MLME_TXCW ) == true )
 801340e:	2006      	movs	r0, #6
 8013410:	f004 fc3a 	bl	8017c88 <LoRaMacConfirmQueueIsCmdActive>
 8013414:	4603      	mov	r3, r0
 8013416:	2b00      	cmp	r3, #0
 8013418:	d007      	beq.n	801342a <LoRaMacHandleMlmeRequest+0x62>
            MacCtx.MacState &= ~LORAMAC_TX_RUNNING;
 801341a:	4b05      	ldr	r3, [pc, #20]	; (8013430 <LoRaMacHandleMlmeRequest+0x68>)
 801341c:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 8013420:	f023 0302 	bic.w	r3, r3, #2
 8013424:	4a02      	ldr	r2, [pc, #8]	; (8013430 <LoRaMacHandleMlmeRequest+0x68>)
 8013426:	f8c2 3340 	str.w	r3, [r2, #832]	; 0x340
}
 801342a:	bf00      	nop
 801342c:	bd80      	pop	{r7, pc}
 801342e:	bf00      	nop
 8013430:	20000914 	.word	0x20000914

08013434 <LoRaMacCheckForBeaconAcquisition>:

static uint8_t LoRaMacCheckForBeaconAcquisition( void )
{
 8013434:	b580      	push	{r7, lr}
 8013436:	af00      	add	r7, sp, #0
    if( ( LoRaMacConfirmQueueIsCmdActive( MLME_BEACON_ACQUISITION ) == true ) &&
 8013438:	200b      	movs	r0, #11
 801343a:	f004 fc25 	bl	8017c88 <LoRaMacConfirmQueueIsCmdActive>
 801343e:	4603      	mov	r3, r0
 8013440:	2b00      	cmp	r3, #0
 8013442:	d019      	beq.n	8013478 <LoRaMacCheckForBeaconAcquisition+0x44>
        ( MacCtx.MacFlags.Bits.McpsReq == 0 ) )
 8013444:	4b0e      	ldr	r3, [pc, #56]	; (8013480 <LoRaMacCheckForBeaconAcquisition+0x4c>)
 8013446:	f893 3491 	ldrb.w	r3, [r3, #1169]	; 0x491
 801344a:	f003 0301 	and.w	r3, r3, #1
 801344e:	b2db      	uxtb	r3, r3
    if( ( LoRaMacConfirmQueueIsCmdActive( MLME_BEACON_ACQUISITION ) == true ) &&
 8013450:	2b00      	cmp	r3, #0
 8013452:	d111      	bne.n	8013478 <LoRaMacCheckForBeaconAcquisition+0x44>
    {
        if( MacCtx.MacFlags.Bits.MlmeReq == 1 )
 8013454:	4b0a      	ldr	r3, [pc, #40]	; (8013480 <LoRaMacCheckForBeaconAcquisition+0x4c>)
 8013456:	f893 3491 	ldrb.w	r3, [r3, #1169]	; 0x491
 801345a:	f003 0304 	and.w	r3, r3, #4
 801345e:	b2db      	uxtb	r3, r3
 8013460:	2b00      	cmp	r3, #0
 8013462:	d009      	beq.n	8013478 <LoRaMacCheckForBeaconAcquisition+0x44>
        {
            MacCtx.MacState &= ~LORAMAC_TX_RUNNING;
 8013464:	4b06      	ldr	r3, [pc, #24]	; (8013480 <LoRaMacCheckForBeaconAcquisition+0x4c>)
 8013466:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 801346a:	f023 0302 	bic.w	r3, r3, #2
 801346e:	4a04      	ldr	r2, [pc, #16]	; (8013480 <LoRaMacCheckForBeaconAcquisition+0x4c>)
 8013470:	f8c2 3340 	str.w	r3, [r2, #832]	; 0x340
            return 0x01;
 8013474:	2301      	movs	r3, #1
 8013476:	e000      	b.n	801347a <LoRaMacCheckForBeaconAcquisition+0x46>
        }
    }
    return 0x00;
 8013478:	2300      	movs	r3, #0
}
 801347a:	4618      	mov	r0, r3
 801347c:	bd80      	pop	{r7, pc}
 801347e:	bf00      	nop
 8013480:	20000914 	.word	0x20000914

08013484 <CheckForMinimumAbpDatarate>:

#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
static bool CheckForMinimumAbpDatarate( bool adr, ActivationType_t activation, bool datarateChanged )
{
 8013484:	b480      	push	{r7}
 8013486:	b083      	sub	sp, #12
 8013488:	af00      	add	r7, sp, #0
 801348a:	4603      	mov	r3, r0
 801348c:	71fb      	strb	r3, [r7, #7]
 801348e:	460b      	mov	r3, r1
 8013490:	71bb      	strb	r3, [r7, #6]
 8013492:	4613      	mov	r3, r2
 8013494:	717b      	strb	r3, [r7, #5]
    if( ( adr == true ) &&
 8013496:	79fb      	ldrb	r3, [r7, #7]
 8013498:	2b00      	cmp	r3, #0
 801349a:	d00a      	beq.n	80134b2 <CheckForMinimumAbpDatarate+0x2e>
 801349c:	79bb      	ldrb	r3, [r7, #6]
 801349e:	2b01      	cmp	r3, #1
 80134a0:	d107      	bne.n	80134b2 <CheckForMinimumAbpDatarate+0x2e>
        ( activation == ACTIVATION_TYPE_ABP ) &&
        ( datarateChanged == false ) )
 80134a2:	797b      	ldrb	r3, [r7, #5]
 80134a4:	f083 0301 	eor.w	r3, r3, #1
 80134a8:	b2db      	uxtb	r3, r3
        ( activation == ACTIVATION_TYPE_ABP ) &&
 80134aa:	2b00      	cmp	r3, #0
 80134ac:	d001      	beq.n	80134b2 <CheckForMinimumAbpDatarate+0x2e>
    {
        return true;
 80134ae:	2301      	movs	r3, #1
 80134b0:	e000      	b.n	80134b4 <CheckForMinimumAbpDatarate+0x30>
    }
    return false;
 80134b2:	2300      	movs	r3, #0
}
 80134b4:	4618      	mov	r0, r3
 80134b6:	370c      	adds	r7, #12
 80134b8:	46bd      	mov	sp, r7
 80134ba:	bc80      	pop	{r7}
 80134bc:	4770      	bx	lr
	...

080134c0 <LoRaMacCheckForRxAbort>:
#endif /* LORAMAC_VERSION */

static void LoRaMacCheckForRxAbort( void )
{
 80134c0:	b480      	push	{r7}
 80134c2:	af00      	add	r7, sp, #0
    // A error occurs during receiving
    if( ( MacCtx.MacState & LORAMAC_RX_ABORT ) == LORAMAC_RX_ABORT )
 80134c4:	4b0d      	ldr	r3, [pc, #52]	; (80134fc <LoRaMacCheckForRxAbort+0x3c>)
 80134c6:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 80134ca:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80134ce:	2b00      	cmp	r3, #0
 80134d0:	d00f      	beq.n	80134f2 <LoRaMacCheckForRxAbort+0x32>
    {
        MacCtx.MacState &= ~LORAMAC_RX_ABORT;
 80134d2:	4b0a      	ldr	r3, [pc, #40]	; (80134fc <LoRaMacCheckForRxAbort+0x3c>)
 80134d4:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 80134d8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80134dc:	4a07      	ldr	r2, [pc, #28]	; (80134fc <LoRaMacCheckForRxAbort+0x3c>)
 80134de:	f8c2 3340 	str.w	r3, [r2, #832]	; 0x340
        MacCtx.MacState &= ~LORAMAC_TX_RUNNING;
 80134e2:	4b06      	ldr	r3, [pc, #24]	; (80134fc <LoRaMacCheckForRxAbort+0x3c>)
 80134e4:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 80134e8:	f023 0302 	bic.w	r3, r3, #2
 80134ec:	4a03      	ldr	r2, [pc, #12]	; (80134fc <LoRaMacCheckForRxAbort+0x3c>)
 80134ee:	f8c2 3340 	str.w	r3, [r2, #832]	; 0x340
    }
}
 80134f2:	bf00      	nop
 80134f4:	46bd      	mov	sp, r7
 80134f6:	bc80      	pop	{r7}
 80134f8:	4770      	bx	lr
 80134fa:	bf00      	nop
 80134fc:	20000914 	.word	0x20000914

08013500 <LoRaMacHandleNvm>:

static void LoRaMacHandleNvm( LoRaMacNvmData_t* nvmData )
{
 8013500:	b580      	push	{r7, lr}
 8013502:	b084      	sub	sp, #16
 8013504:	af00      	add	r7, sp, #0
 8013506:	6078      	str	r0, [r7, #4]
    uint32_t crc = 0;
 8013508:	2300      	movs	r3, #0
 801350a:	60bb      	str	r3, [r7, #8]
    uint16_t notifyFlags = LORAMAC_NVM_NOTIFY_FLAG_NONE;
 801350c:	2300      	movs	r3, #0
 801350e:	81fb      	strh	r3, [r7, #14]

    if( MacCtx.MacState != LORAMAC_IDLE )
 8013510:	4b51      	ldr	r3, [pc, #324]	; (8013658 <LoRaMacHandleNvm+0x158>)
 8013512:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 8013516:	2b00      	cmp	r3, #0
 8013518:	f040 8099 	bne.w	801364e <LoRaMacHandleNvm+0x14e>
    {
        return;
    }

    // Crypto
    crc = Crc32( ( uint8_t* ) &nvmData->Crypto, sizeof( nvmData->Crypto ) -
 801351c:	687b      	ldr	r3, [r7, #4]
 801351e:	2124      	movs	r1, #36	; 0x24
 8013520:	4618      	mov	r0, r3
 8013522:	f008 fa33 	bl	801b98c <Crc32>
 8013526:	60b8      	str	r0, [r7, #8]
                                                sizeof( nvmData->Crypto.Crc32 ) );
    if( crc != nvmData->Crypto.Crc32 )
 8013528:	687b      	ldr	r3, [r7, #4]
 801352a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801352c:	68ba      	ldr	r2, [r7, #8]
 801352e:	429a      	cmp	r2, r3
 8013530:	d006      	beq.n	8013540 <LoRaMacHandleNvm+0x40>
    {
        nvmData->Crypto.Crc32 = crc;
 8013532:	687b      	ldr	r3, [r7, #4]
 8013534:	68ba      	ldr	r2, [r7, #8]
 8013536:	625a      	str	r2, [r3, #36]	; 0x24
        notifyFlags |= LORAMAC_NVM_NOTIFY_FLAG_CRYPTO;
 8013538:	89fb      	ldrh	r3, [r7, #14]
 801353a:	f043 0301 	orr.w	r3, r3, #1
 801353e:	81fb      	strh	r3, [r7, #14]
    }

    // MacGroup1
    crc = Crc32( ( uint8_t* ) &nvmData->MacGroup1, sizeof( nvmData->MacGroup1 ) -
 8013540:	687b      	ldr	r3, [r7, #4]
 8013542:	3328      	adds	r3, #40	; 0x28
 8013544:	211c      	movs	r1, #28
 8013546:	4618      	mov	r0, r3
 8013548:	f008 fa20 	bl	801b98c <Crc32>
 801354c:	60b8      	str	r0, [r7, #8]
                                                   sizeof( nvmData->MacGroup1.Crc32 ) );
    if( crc != nvmData->MacGroup1.Crc32 )
 801354e:	687b      	ldr	r3, [r7, #4]
 8013550:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8013552:	68ba      	ldr	r2, [r7, #8]
 8013554:	429a      	cmp	r2, r3
 8013556:	d006      	beq.n	8013566 <LoRaMacHandleNvm+0x66>
    {
        nvmData->MacGroup1.Crc32 = crc;
 8013558:	687b      	ldr	r3, [r7, #4]
 801355a:	68ba      	ldr	r2, [r7, #8]
 801355c:	645a      	str	r2, [r3, #68]	; 0x44
        notifyFlags |= LORAMAC_NVM_NOTIFY_FLAG_MAC_GROUP1;
 801355e:	89fb      	ldrh	r3, [r7, #14]
 8013560:	f043 0302 	orr.w	r3, r3, #2
 8013564:	81fb      	strh	r3, [r7, #14]
    }

    // MacGroup2
    crc = Crc32( ( uint8_t* ) &nvmData->MacGroup2, sizeof( nvmData->MacGroup2 ) -
 8013566:	687b      	ldr	r3, [r7, #4]
 8013568:	3348      	adds	r3, #72	; 0x48
 801356a:	f44f 7180 	mov.w	r1, #256	; 0x100
 801356e:	4618      	mov	r0, r3
 8013570:	f008 fa0c 	bl	801b98c <Crc32>
 8013574:	60b8      	str	r0, [r7, #8]
                                                   sizeof( nvmData->MacGroup2.Crc32 ) );
    if( crc != nvmData->MacGroup2.Crc32 )
 8013576:	687b      	ldr	r3, [r7, #4]
 8013578:	f8d3 3148 	ldr.w	r3, [r3, #328]	; 0x148
 801357c:	68ba      	ldr	r2, [r7, #8]
 801357e:	429a      	cmp	r2, r3
 8013580:	d007      	beq.n	8013592 <LoRaMacHandleNvm+0x92>
    {
        nvmData->MacGroup2.Crc32 = crc;
 8013582:	687b      	ldr	r3, [r7, #4]
 8013584:	68ba      	ldr	r2, [r7, #8]
 8013586:	f8c3 2148 	str.w	r2, [r3, #328]	; 0x148
        notifyFlags |= LORAMAC_NVM_NOTIFY_FLAG_MAC_GROUP2;
 801358a:	89fb      	ldrh	r3, [r7, #14]
 801358c:	f043 0304 	orr.w	r3, r3, #4
 8013590:	81fb      	strh	r3, [r7, #14]
    }

    // Secure Element
    crc = Crc32( ( uint8_t* ) &nvmData->SecureElement, sizeof( nvmData->SecureElement ) -
 8013592:	687b      	ldr	r3, [r7, #4]
 8013594:	f503 73a6 	add.w	r3, r3, #332	; 0x14c
 8013598:	21d4      	movs	r1, #212	; 0xd4
 801359a:	4618      	mov	r0, r3
 801359c:	f008 f9f6 	bl	801b98c <Crc32>
 80135a0:	60b8      	str	r0, [r7, #8]
                                                       sizeof( nvmData->SecureElement.Crc32 ) );
    if( crc != nvmData->SecureElement.Crc32 )
 80135a2:	687b      	ldr	r3, [r7, #4]
 80135a4:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 80135a8:	68ba      	ldr	r2, [r7, #8]
 80135aa:	429a      	cmp	r2, r3
 80135ac:	d007      	beq.n	80135be <LoRaMacHandleNvm+0xbe>
    {
        nvmData->SecureElement.Crc32 = crc;
 80135ae:	687b      	ldr	r3, [r7, #4]
 80135b0:	68ba      	ldr	r2, [r7, #8]
 80135b2:	f8c3 2220 	str.w	r2, [r3, #544]	; 0x220
        notifyFlags |= LORAMAC_NVM_NOTIFY_FLAG_SECURE_ELEMENT;
 80135b6:	89fb      	ldrh	r3, [r7, #14]
 80135b8:	f043 0308 	orr.w	r3, r3, #8
 80135bc:	81fb      	strh	r3, [r7, #14]
    }

    // Region
    crc = Crc32( ( uint8_t* ) &nvmData->RegionGroup1, sizeof( nvmData->RegionGroup1 ) -
 80135be:	687b      	ldr	r3, [r7, #4]
 80135c0:	f503 7309 	add.w	r3, r3, #548	; 0x224
 80135c4:	2110      	movs	r1, #16
 80135c6:	4618      	mov	r0, r3
 80135c8:	f008 f9e0 	bl	801b98c <Crc32>
 80135cc:	60b8      	str	r0, [r7, #8]
                                                sizeof( nvmData->RegionGroup1.Crc32 ) );
    if( crc != nvmData->RegionGroup1.Crc32 )
 80135ce:	687b      	ldr	r3, [r7, #4]
 80135d0:	f8d3 3234 	ldr.w	r3, [r3, #564]	; 0x234
 80135d4:	68ba      	ldr	r2, [r7, #8]
 80135d6:	429a      	cmp	r2, r3
 80135d8:	d007      	beq.n	80135ea <LoRaMacHandleNvm+0xea>
    {
        nvmData->RegionGroup1.Crc32 = crc;
 80135da:	687b      	ldr	r3, [r7, #4]
 80135dc:	68ba      	ldr	r2, [r7, #8]
 80135de:	f8c3 2234 	str.w	r2, [r3, #564]	; 0x234
        notifyFlags |= LORAMAC_NVM_NOTIFY_FLAG_REGION_GROUP1;
 80135e2:	89fb      	ldrh	r3, [r7, #14]
 80135e4:	f043 0310 	orr.w	r3, r3, #16
 80135e8:	81fb      	strh	r3, [r7, #14]
    }

    crc = Crc32( ( uint8_t* ) &nvmData->RegionGroup2, sizeof( nvmData->RegionGroup2 ) -
 80135ea:	687b      	ldr	r3, [r7, #4]
 80135ec:	f503 730e 	add.w	r3, r3, #568	; 0x238
 80135f0:	f44f 715e 	mov.w	r1, #888	; 0x378
 80135f4:	4618      	mov	r0, r3
 80135f6:	f008 f9c9 	bl	801b98c <Crc32>
 80135fa:	60b8      	str	r0, [r7, #8]
                                                sizeof( nvmData->RegionGroup2.Crc32 ) );
    if( crc != nvmData->RegionGroup2.Crc32 )
 80135fc:	687b      	ldr	r3, [r7, #4]
 80135fe:	f8d3 35b0 	ldr.w	r3, [r3, #1456]	; 0x5b0
 8013602:	68ba      	ldr	r2, [r7, #8]
 8013604:	429a      	cmp	r2, r3
 8013606:	d007      	beq.n	8013618 <LoRaMacHandleNvm+0x118>
    {
        nvmData->RegionGroup2.Crc32 = crc;
 8013608:	687b      	ldr	r3, [r7, #4]
 801360a:	68ba      	ldr	r2, [r7, #8]
 801360c:	f8c3 25b0 	str.w	r2, [r3, #1456]	; 0x5b0
        notifyFlags |= LORAMAC_NVM_NOTIFY_FLAG_REGION_GROUP2;
 8013610:	89fb      	ldrh	r3, [r7, #14]
 8013612:	f043 0320 	orr.w	r3, r3, #32
 8013616:	81fb      	strh	r3, [r7, #14]
    }

    // ClassB
    crc = Crc32( ( uint8_t* ) &nvmData->ClassB, sizeof( nvmData->ClassB ) -
 8013618:	687b      	ldr	r3, [r7, #4]
 801361a:	f203 53b4 	addw	r3, r3, #1460	; 0x5b4
 801361e:	2114      	movs	r1, #20
 8013620:	4618      	mov	r0, r3
 8013622:	f008 f9b3 	bl	801b98c <Crc32>
 8013626:	60b8      	str	r0, [r7, #8]
                                                sizeof( nvmData->ClassB.Crc32 ) );
    if( crc != nvmData->ClassB.Crc32 )
 8013628:	687b      	ldr	r3, [r7, #4]
 801362a:	f8d3 35c8 	ldr.w	r3, [r3, #1480]	; 0x5c8
 801362e:	68ba      	ldr	r2, [r7, #8]
 8013630:	429a      	cmp	r2, r3
 8013632:	d007      	beq.n	8013644 <LoRaMacHandleNvm+0x144>
    {
        nvmData->ClassB.Crc32 = crc;
 8013634:	687b      	ldr	r3, [r7, #4]
 8013636:	68ba      	ldr	r2, [r7, #8]
 8013638:	f8c3 25c8 	str.w	r2, [r3, #1480]	; 0x5c8
        notifyFlags |= LORAMAC_NVM_NOTIFY_FLAG_CLASS_B;
 801363c:	89fb      	ldrh	r3, [r7, #14]
 801363e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8013642:	81fb      	strh	r3, [r7, #14]
    }

    CallNvmDataChangeCallback( notifyFlags );
 8013644:	89fb      	ldrh	r3, [r7, #14]
 8013646:	4618      	mov	r0, r3
 8013648:	f002 f878 	bl	801573c <CallNvmDataChangeCallback>
 801364c:	e000      	b.n	8013650 <LoRaMacHandleNvm+0x150>
        return;
 801364e:	bf00      	nop
}
 8013650:	3710      	adds	r7, #16
 8013652:	46bd      	mov	sp, r7
 8013654:	bd80      	pop	{r7, pc}
 8013656:	bf00      	nop
 8013658:	20000914 	.word	0x20000914

0801365c <LoRaMacHandleResponseTimeout>:

#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
static bool LoRaMacHandleResponseTimeout( TimerTime_t timeoutInMs, TimerTime_t startTimeInMs )
{
 801365c:	b580      	push	{r7, lr}
 801365e:	b084      	sub	sp, #16
 8013660:	af00      	add	r7, sp, #0
 8013662:	6078      	str	r0, [r7, #4]
 8013664:	6039      	str	r1, [r7, #0]
    if( startTimeInMs != 0 )
 8013666:	683b      	ldr	r3, [r7, #0]
 8013668:	2b00      	cmp	r3, #0
 801366a:	d00d      	beq.n	8013688 <LoRaMacHandleResponseTimeout+0x2c>
    {
        TimerTime_t elapsedTime = TimerGetElapsedTime( startTimeInMs );
 801366c:	6838      	ldr	r0, [r7, #0]
 801366e:	f00c fc1f 	bl	801feb0 <UTIL_TIMER_GetElapsedTime>
 8013672:	60f8      	str	r0, [r7, #12]
        if( elapsedTime > timeoutInMs )
 8013674:	68fa      	ldr	r2, [r7, #12]
 8013676:	687b      	ldr	r3, [r7, #4]
 8013678:	429a      	cmp	r2, r3
 801367a:	d905      	bls.n	8013688 <LoRaMacHandleResponseTimeout+0x2c>
        {
            Nvm.MacGroup1.SrvAckRequested = false;
 801367c:	4b05      	ldr	r3, [pc, #20]	; (8013694 <LoRaMacHandleResponseTimeout+0x38>)
 801367e:	2200      	movs	r2, #0
 8013680:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
            return true;
 8013684:	2301      	movs	r3, #1
 8013686:	e000      	b.n	801368a <LoRaMacHandleResponseTimeout+0x2e>
        }
    }
    return false;
 8013688:	2300      	movs	r3, #0
}
 801368a:	4618      	mov	r0, r3
 801368c:	3710      	adds	r7, #16
 801368e:	46bd      	mov	sp, r7
 8013690:	bd80      	pop	{r7, pc}
 8013692:	bf00      	nop
 8013694:	20000e30 	.word	0x20000e30

08013698 <LoRaMacProcess>:
#endif /* LORAMAC_VERSION */

void LoRaMacProcess( void )
{
 8013698:	b580      	push	{r7, lr}
 801369a:	b082      	sub	sp, #8
 801369c:	af00      	add	r7, sp, #0
    uint8_t noTx = false;
 801369e:	2300      	movs	r3, #0
 80136a0:	71fb      	strb	r3, [r7, #7]

    LoRaMacHandleIrqEvents( );
 80136a2:	f7ff fd0b 	bl	80130bc <LoRaMacHandleIrqEvents>
    LoRaMacClassBProcess( );
 80136a6:	f003 fe80 	bl	80173aa <LoRaMacClassBProcess>

    // MAC proceeded a state and is ready to check
    if( MacCtx.MacFlags.Bits.MacDone == 1 )
 80136aa:	4b25      	ldr	r3, [pc, #148]	; (8013740 <LoRaMacProcess+0xa8>)
 80136ac:	f893 3491 	ldrb.w	r3, [r3, #1169]	; 0x491
 80136b0:	f003 0310 	and.w	r3, r3, #16
 80136b4:	b2db      	uxtb	r3, r3
 80136b6:	2b00      	cmp	r3, #0
 80136b8:	d023      	beq.n	8013702 <LoRaMacProcess+0x6a>
    {
        LoRaMacEnableRequests( LORAMAC_REQUEST_HANDLING_OFF );
 80136ba:	2000      	movs	r0, #0
 80136bc:	f7ff fd7e 	bl	80131bc <LoRaMacEnableRequests>
        LoRaMacCheckForRxAbort( );
 80136c0:	f7ff fefe 	bl	80134c0 <LoRaMacCheckForRxAbort>

        // An error occurs during transmitting
        if( IsRequestPending( ) > 0 )
 80136c4:	f002 f858 	bl	8015778 <IsRequestPending>
 80136c8:	4603      	mov	r3, r0
 80136ca:	2b00      	cmp	r3, #0
 80136cc:	d006      	beq.n	80136dc <LoRaMacProcess+0x44>
        {
            noTx |= LoRaMacCheckForBeaconAcquisition( );
 80136ce:	f7ff feb1 	bl	8013434 <LoRaMacCheckForBeaconAcquisition>
 80136d2:	4603      	mov	r3, r0
 80136d4:	461a      	mov	r2, r3
 80136d6:	79fb      	ldrb	r3, [r7, #7]
 80136d8:	4313      	orrs	r3, r2
 80136da:	71fb      	strb	r3, [r7, #7]
        }

        if( noTx == 0x00 )
 80136dc:	79fb      	ldrb	r3, [r7, #7]
 80136de:	2b00      	cmp	r3, #0
 80136e0:	d103      	bne.n	80136ea <LoRaMacProcess+0x52>
        {
            LoRaMacHandleMlmeRequest( );
 80136e2:	f7ff fe71 	bl	80133c8 <LoRaMacHandleMlmeRequest>
            LoRaMacHandleMcpsRequest( );
 80136e6:	f7ff fe13 	bl	8013310 <LoRaMacHandleMcpsRequest>
        }
        LoRaMacHandleRequestEvents( );
 80136ea:	f7ff fd77 	bl	80131dc <LoRaMacHandleRequestEvents>
        LoRaMacEnableRequests( LORAMAC_REQUEST_HANDLING_ON );
 80136ee:	2001      	movs	r0, #1
 80136f0:	f7ff fd64 	bl	80131bc <LoRaMacEnableRequests>
        MacCtx.MacFlags.Bits.NvmHandle = 1;
 80136f4:	4a12      	ldr	r2, [pc, #72]	; (8013740 <LoRaMacProcess+0xa8>)
 80136f6:	f892 3491 	ldrb.w	r3, [r2, #1169]	; 0x491
 80136fa:	f043 0320 	orr.w	r3, r3, #32
 80136fe:	f882 3491 	strb.w	r3, [r2, #1169]	; 0x491
    }
    LoRaMacHandleIndicationEvents( );
 8013702:	f7ff fdcd 	bl	80132a0 <LoRaMacHandleIndicationEvents>
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01010100 ))
    LoRaMacHandleRejoinEvents( );
#endif /* LORAMAC_VERSION */

    if( MacCtx.RxSlot == RX_SLOT_WIN_CLASS_C )
 8013706:	4b0e      	ldr	r3, [pc, #56]	; (8013740 <LoRaMacProcess+0xa8>)
 8013708:	f893 3490 	ldrb.w	r3, [r3, #1168]	; 0x490
 801370c:	2b02      	cmp	r3, #2
 801370e:	d101      	bne.n	8013714 <LoRaMacProcess+0x7c>
    {
        OpenContinuousRxCWindow( );
 8013710:	f001 fc1a 	bl	8014f48 <OpenContinuousRxCWindow>
    }
    if( MacCtx.MacFlags.Bits.NvmHandle == 1 )
 8013714:	4b0a      	ldr	r3, [pc, #40]	; (8013740 <LoRaMacProcess+0xa8>)
 8013716:	f893 3491 	ldrb.w	r3, [r3, #1169]	; 0x491
 801371a:	f003 0320 	and.w	r3, r3, #32
 801371e:	b2db      	uxtb	r3, r3
 8013720:	2b00      	cmp	r3, #0
 8013722:	d009      	beq.n	8013738 <LoRaMacProcess+0xa0>
    {
        MacCtx.MacFlags.Bits.NvmHandle = 0;
 8013724:	4a06      	ldr	r2, [pc, #24]	; (8013740 <LoRaMacProcess+0xa8>)
 8013726:	f892 3491 	ldrb.w	r3, [r2, #1169]	; 0x491
 801372a:	f36f 1345 	bfc	r3, #5, #1
 801372e:	f882 3491 	strb.w	r3, [r2, #1169]	; 0x491
        LoRaMacHandleNvm( &Nvm );
 8013732:	4804      	ldr	r0, [pc, #16]	; (8013744 <LoRaMacProcess+0xac>)
 8013734:	f7ff fee4 	bl	8013500 <LoRaMacHandleNvm>
    }
}
 8013738:	bf00      	nop
 801373a:	3708      	adds	r7, #8
 801373c:	46bd      	mov	sp, r7
 801373e:	bd80      	pop	{r7, pc}
 8013740:	20000914 	.word	0x20000914
 8013744:	20000e30 	.word	0x20000e30

08013748 <OnTxDelayedTimerEvent>:

static void OnTxDelayedTimerEvent( void* context )
{
 8013748:	b580      	push	{r7, lr}
 801374a:	b082      	sub	sp, #8
 801374c:	af00      	add	r7, sp, #0
 801374e:	6078      	str	r0, [r7, #4]
    TimerStop( &MacCtx.TxDelayedTimer );
 8013750:	481e      	ldr	r0, [pc, #120]	; (80137cc <OnTxDelayedTimerEvent+0x84>)
 8013752:	f00c fa81 	bl	801fc58 <UTIL_TIMER_Stop>
    MacCtx.MacState &= ~LORAMAC_TX_DELAYED;
 8013756:	4b1e      	ldr	r3, [pc, #120]	; (80137d0 <OnTxDelayedTimerEvent+0x88>)
 8013758:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 801375c:	f023 0320 	bic.w	r3, r3, #32
 8013760:	4a1b      	ldr	r2, [pc, #108]	; (80137d0 <OnTxDelayedTimerEvent+0x88>)
 8013762:	f8c2 3340 	str.w	r3, [r2, #832]	; 0x340
#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    if( LoRaMacHandleResponseTimeout( Nvm.MacGroup2.MacParams.RxBCTimeout,
 8013766:	4b1b      	ldr	r3, [pc, #108]	; (80137d4 <OnTxDelayedTimerEvent+0x8c>)
 8013768:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 801376c:	4a18      	ldr	r2, [pc, #96]	; (80137d0 <OnTxDelayedTimerEvent+0x88>)
 801376e:	f8d2 2498 	ldr.w	r2, [r2, #1176]	; 0x498
 8013772:	4611      	mov	r1, r2
 8013774:	4618      	mov	r0, r3
 8013776:	f7ff ff71 	bl	801365c <LoRaMacHandleResponseTimeout>
 801377a:	4603      	mov	r3, r0
 801377c:	2b00      	cmp	r3, #0
 801377e:	d11e      	bne.n	80137be <OnTxDelayedTimerEvent+0x76>
        return;
    }
#endif /* LORAMAC_VERSION */

    // Schedule frame, allow delayed frame transmissions
    switch( ScheduleTx( true ) )
 8013780:	2001      	movs	r0, #1
 8013782:	f001 f92b 	bl	80149dc <ScheduleTx>
 8013786:	4603      	mov	r3, r0
 8013788:	2b00      	cmp	r3, #0
 801378a:	d01a      	beq.n	80137c2 <OnTxDelayedTimerEvent+0x7a>
 801378c:	2b0b      	cmp	r3, #11
 801378e:	d018      	beq.n	80137c2 <OnTxDelayedTimerEvent+0x7a>
            break;
        }
        default:
        {
            // Stop retransmission attempt
            MacCtx.McpsConfirm.Datarate = Nvm.MacGroup1.ChannelsDatarate;
 8013790:	4b10      	ldr	r3, [pc, #64]	; (80137d4 <OnTxDelayedTimerEvent+0x8c>)
 8013792:	f993 3039 	ldrsb.w	r3, [r3, #57]	; 0x39
 8013796:	b2da      	uxtb	r2, r3
 8013798:	4b0d      	ldr	r3, [pc, #52]	; (80137d0 <OnTxDelayedTimerEvent+0x88>)
 801379a:	f883 2442 	strb.w	r2, [r3, #1090]	; 0x442
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
            MacCtx.McpsConfirm.NbRetries = MacCtx.AckTimeoutRetriesCounter;
#elif (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
            MacCtx.McpsConfirm.NbTrans = MacCtx.ChannelsNbTransCounter;
 801379e:	4b0c      	ldr	r3, [pc, #48]	; (80137d0 <OnTxDelayedTimerEvent+0x88>)
 80137a0:	f893 2418 	ldrb.w	r2, [r3, #1048]	; 0x418
 80137a4:	4b0a      	ldr	r3, [pc, #40]	; (80137d0 <OnTxDelayedTimerEvent+0x88>)
 80137a6:	f883 2445 	strb.w	r2, [r3, #1093]	; 0x445
#endif /* LORAMAC_VERSION */
            MacCtx.McpsConfirm.Status = LORAMAC_EVENT_INFO_STATUS_TX_DR_PAYLOAD_SIZE_ERROR;
 80137aa:	4b09      	ldr	r3, [pc, #36]	; (80137d0 <OnTxDelayedTimerEvent+0x88>)
 80137ac:	2209      	movs	r2, #9
 80137ae:	f883 2441 	strb.w	r2, [r3, #1089]	; 0x441
            LoRaMacConfirmQueueSetStatusCmn( LORAMAC_EVENT_INFO_STATUS_TX_DR_PAYLOAD_SIZE_ERROR );
 80137b2:	2009      	movs	r0, #9
 80137b4:	f004 fa34 	bl	8017c20 <LoRaMacConfirmQueueSetStatusCmn>
            StopRetransmission( );
 80137b8:	f001 ff6e 	bl	8015698 <StopRetransmission>
            break;
 80137bc:	e002      	b.n	80137c4 <OnTxDelayedTimerEvent+0x7c>
        return;
 80137be:	bf00      	nop
 80137c0:	e000      	b.n	80137c4 <OnTxDelayedTimerEvent+0x7c>
            break;
 80137c2:	bf00      	nop
        }
    }
}
 80137c4:	3708      	adds	r7, #8
 80137c6:	46bd      	mov	sp, r7
 80137c8:	bd80      	pop	{r7, pc}
 80137ca:	bf00      	nop
 80137cc:	20000c7c 	.word	0x20000c7c
 80137d0:	20000914 	.word	0x20000914
 80137d4:	20000e30 	.word	0x20000e30

080137d8 <OnRxWindow1TimerEvent>:

static void OnRxWindow1TimerEvent( void* context )
{
 80137d8:	b580      	push	{r7, lr}
 80137da:	b082      	sub	sp, #8
 80137dc:	af00      	add	r7, sp, #0
 80137de:	6078      	str	r0, [r7, #4]
    MacCtx.RxWindow1Config.Channel = MacCtx.Channel;
 80137e0:	4b17      	ldr	r3, [pc, #92]	; (8013840 <OnRxWindow1TimerEvent+0x68>)
 80137e2:	f893 241b 	ldrb.w	r2, [r3, #1051]	; 0x41b
 80137e6:	4b16      	ldr	r3, [pc, #88]	; (8013840 <OnRxWindow1TimerEvent+0x68>)
 80137e8:	f883 23b8 	strb.w	r2, [r3, #952]	; 0x3b8
    MacCtx.RxWindow1Config.DrOffset = Nvm.MacGroup2.MacParams.Rx1DrOffset;
 80137ec:	4b15      	ldr	r3, [pc, #84]	; (8013844 <OnRxWindow1TimerEvent+0x6c>)
 80137ee:	f893 3069 	ldrb.w	r3, [r3, #105]	; 0x69
 80137f2:	b25a      	sxtb	r2, r3
 80137f4:	4b12      	ldr	r3, [pc, #72]	; (8013840 <OnRxWindow1TimerEvent+0x68>)
 80137f6:	f883 23bb 	strb.w	r2, [r3, #955]	; 0x3bb
    MacCtx.RxWindow1Config.DownlinkDwellTime = Nvm.MacGroup2.MacParams.DownlinkDwellTime;
 80137fa:	4b12      	ldr	r3, [pc, #72]	; (8013844 <OnRxWindow1TimerEvent+0x6c>)
 80137fc:	f893 207d 	ldrb.w	r2, [r3, #125]	; 0x7d
 8013800:	4b0f      	ldr	r3, [pc, #60]	; (8013840 <OnRxWindow1TimerEvent+0x68>)
 8013802:	f883 23c8 	strb.w	r2, [r3, #968]	; 0x3c8
    MacCtx.RxWindow1Config.RepeaterSupport = Nvm.MacGroup2.MacParams.RepeaterSupport;
 8013806:	4b0f      	ldr	r3, [pc, #60]	; (8013844 <OnRxWindow1TimerEvent+0x6c>)
 8013808:	f893 208c 	ldrb.w	r2, [r3, #140]	; 0x8c
 801380c:	4b0c      	ldr	r3, [pc, #48]	; (8013840 <OnRxWindow1TimerEvent+0x68>)
 801380e:	f883 23c9 	strb.w	r2, [r3, #969]	; 0x3c9
    MacCtx.RxWindow1Config.RxContinuous = false;
 8013812:	4b0b      	ldr	r3, [pc, #44]	; (8013840 <OnRxWindow1TimerEvent+0x68>)
 8013814:	2200      	movs	r2, #0
 8013816:	f883 23ca 	strb.w	r2, [r3, #970]	; 0x3ca
    MacCtx.RxWindow1Config.RxSlot = RX_SLOT_WIN_1;
 801381a:	4b09      	ldr	r3, [pc, #36]	; (8013840 <OnRxWindow1TimerEvent+0x68>)
 801381c:	2200      	movs	r2, #0
 801381e:	f883 23cb 	strb.w	r2, [r3, #971]	; 0x3cb
#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    MacCtx.RxWindow1Config.NetworkActivation = Nvm.MacGroup2.NetworkActivation;
 8013822:	4b08      	ldr	r3, [pc, #32]	; (8013844 <OnRxWindow1TimerEvent+0x6c>)
 8013824:	f893 2130 	ldrb.w	r2, [r3, #304]	; 0x130
 8013828:	4b05      	ldr	r3, [pc, #20]	; (8013840 <OnRxWindow1TimerEvent+0x68>)
 801382a:	f883 23cc 	strb.w	r2, [r3, #972]	; 0x3cc
#endif /* LORAMAC_VERSION */

    RxWindowSetup( &MacCtx.RxWindowTimer1, &MacCtx.RxWindow1Config );
 801382e:	4906      	ldr	r1, [pc, #24]	; (8013848 <OnRxWindow1TimerEvent+0x70>)
 8013830:	4806      	ldr	r0, [pc, #24]	; (801384c <OnRxWindow1TimerEvent+0x74>)
 8013832:	f001 fb55 	bl	8014ee0 <RxWindowSetup>
}
 8013836:	bf00      	nop
 8013838:	3708      	adds	r7, #8
 801383a:	46bd      	mov	sp, r7
 801383c:	bd80      	pop	{r7, pc}
 801383e:	bf00      	nop
 8013840:	20000914 	.word	0x20000914
 8013844:	20000e30 	.word	0x20000e30
 8013848:	20000ccc 	.word	0x20000ccc
 801384c:	20000c94 	.word	0x20000c94

08013850 <OnRxWindow2TimerEvent>:

static void OnRxWindow2TimerEvent( void* context )
{
 8013850:	b580      	push	{r7, lr}
 8013852:	b082      	sub	sp, #8
 8013854:	af00      	add	r7, sp, #0
 8013856:	6078      	str	r0, [r7, #4]
    // Check if we are processing Rx1 window.
    // If yes, we don't setup the Rx2 window.
    if( MacCtx.RxSlot == RX_SLOT_WIN_1 )
 8013858:	4b19      	ldr	r3, [pc, #100]	; (80138c0 <OnRxWindow2TimerEvent+0x70>)
 801385a:	f893 3490 	ldrb.w	r3, [r3, #1168]	; 0x490
 801385e:	2b00      	cmp	r3, #0
 8013860:	d029      	beq.n	80138b6 <OnRxWindow2TimerEvent+0x66>
    {
        return;
    }
    MacCtx.RxWindow2Config.Channel = MacCtx.Channel;
 8013862:	4b17      	ldr	r3, [pc, #92]	; (80138c0 <OnRxWindow2TimerEvent+0x70>)
 8013864:	f893 241b 	ldrb.w	r2, [r3, #1051]	; 0x41b
 8013868:	4b15      	ldr	r3, [pc, #84]	; (80138c0 <OnRxWindow2TimerEvent+0x70>)
 801386a:	f883 23d0 	strb.w	r2, [r3, #976]	; 0x3d0
    MacCtx.RxWindow2Config.Frequency = Nvm.MacGroup2.MacParams.Rx2Channel.Frequency;
 801386e:	4b15      	ldr	r3, [pc, #84]	; (80138c4 <OnRxWindow2TimerEvent+0x74>)
 8013870:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8013872:	4a13      	ldr	r2, [pc, #76]	; (80138c0 <OnRxWindow2TimerEvent+0x70>)
 8013874:	f8c2 33d4 	str.w	r3, [r2, #980]	; 0x3d4
    MacCtx.RxWindow2Config.DownlinkDwellTime = Nvm.MacGroup2.MacParams.DownlinkDwellTime;
 8013878:	4b12      	ldr	r3, [pc, #72]	; (80138c4 <OnRxWindow2TimerEvent+0x74>)
 801387a:	f893 207d 	ldrb.w	r2, [r3, #125]	; 0x7d
 801387e:	4b10      	ldr	r3, [pc, #64]	; (80138c0 <OnRxWindow2TimerEvent+0x70>)
 8013880:	f883 23e0 	strb.w	r2, [r3, #992]	; 0x3e0
    MacCtx.RxWindow2Config.RepeaterSupport = Nvm.MacGroup2.MacParams.RepeaterSupport;
 8013884:	4b0f      	ldr	r3, [pc, #60]	; (80138c4 <OnRxWindow2TimerEvent+0x74>)
 8013886:	f893 208c 	ldrb.w	r2, [r3, #140]	; 0x8c
 801388a:	4b0d      	ldr	r3, [pc, #52]	; (80138c0 <OnRxWindow2TimerEvent+0x70>)
 801388c:	f883 23e1 	strb.w	r2, [r3, #993]	; 0x3e1
    MacCtx.RxWindow2Config.RxContinuous = false;
 8013890:	4b0b      	ldr	r3, [pc, #44]	; (80138c0 <OnRxWindow2TimerEvent+0x70>)
 8013892:	2200      	movs	r2, #0
 8013894:	f883 23e2 	strb.w	r2, [r3, #994]	; 0x3e2
    MacCtx.RxWindow2Config.RxSlot = RX_SLOT_WIN_2;
 8013898:	4b09      	ldr	r3, [pc, #36]	; (80138c0 <OnRxWindow2TimerEvent+0x70>)
 801389a:	2201      	movs	r2, #1
 801389c:	f883 23e3 	strb.w	r2, [r3, #995]	; 0x3e3
#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    MacCtx.RxWindow2Config.NetworkActivation = Nvm.MacGroup2.NetworkActivation;
 80138a0:	4b08      	ldr	r3, [pc, #32]	; (80138c4 <OnRxWindow2TimerEvent+0x74>)
 80138a2:	f893 2130 	ldrb.w	r2, [r3, #304]	; 0x130
 80138a6:	4b06      	ldr	r3, [pc, #24]	; (80138c0 <OnRxWindow2TimerEvent+0x70>)
 80138a8:	f883 23e4 	strb.w	r2, [r3, #996]	; 0x3e4
#endif /* LORAMAC_VERSION */

    RxWindowSetup( &MacCtx.RxWindowTimer2, &MacCtx.RxWindow2Config );
 80138ac:	4906      	ldr	r1, [pc, #24]	; (80138c8 <OnRxWindow2TimerEvent+0x78>)
 80138ae:	4807      	ldr	r0, [pc, #28]	; (80138cc <OnRxWindow2TimerEvent+0x7c>)
 80138b0:	f001 fb16 	bl	8014ee0 <RxWindowSetup>
 80138b4:	e000      	b.n	80138b8 <OnRxWindow2TimerEvent+0x68>
        return;
 80138b6:	bf00      	nop
}
 80138b8:	3708      	adds	r7, #8
 80138ba:	46bd      	mov	sp, r7
 80138bc:	bd80      	pop	{r7, pc}
 80138be:	bf00      	nop
 80138c0:	20000914 	.word	0x20000914
 80138c4:	20000e30 	.word	0x20000e30
 80138c8:	20000ce4 	.word	0x20000ce4
 80138cc:	20000cac 	.word	0x20000cac

080138d0 <OnRetransmitTimeoutTimerEvent>:

    return LoRaMacCryptoGetFCntDown( *fCntID, maxFCntGap, macMsg->FHDR.FCnt, currentDown );
}
#elif (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
static void OnRetransmitTimeoutTimerEvent( void* context )
{
 80138d0:	b580      	push	{r7, lr}
 80138d2:	b082      	sub	sp, #8
 80138d4:	af00      	add	r7, sp, #0
 80138d6:	6078      	str	r0, [r7, #4]
    TimerStop( &MacCtx.RetransmitTimeoutTimer );
 80138d8:	4808      	ldr	r0, [pc, #32]	; (80138fc <OnRetransmitTimeoutTimerEvent+0x2c>)
 80138da:	f00c f9bd 	bl	801fc58 <UTIL_TIMER_Stop>

    if( MacCtx.NodeAckRequested == true )
 80138de:	4b08      	ldr	r3, [pc, #32]	; (8013900 <OnRetransmitTimeoutTimerEvent+0x30>)
 80138e0:	f893 341a 	ldrb.w	r3, [r3, #1050]	; 0x41a
 80138e4:	2b00      	cmp	r3, #0
 80138e6:	d003      	beq.n	80138f0 <OnRetransmitTimeoutTimerEvent+0x20>
    {
        MacCtx.RetransmitTimeoutRetry = true;
 80138e8:	4b05      	ldr	r3, [pc, #20]	; (8013900 <OnRetransmitTimeoutTimerEvent+0x30>)
 80138ea:	2201      	movs	r2, #1
 80138ec:	f883 2419 	strb.w	r2, [r3, #1049]	; 0x419
    }
    OnMacProcessNotify( );
 80138f0:	f001 ff0e 	bl	8015710 <OnMacProcessNotify>
}
 80138f4:	bf00      	nop
 80138f6:	3708      	adds	r7, #8
 80138f8:	46bd      	mov	sp, r7
 80138fa:	bd80      	pop	{r7, pc}
 80138fc:	20000d14 	.word	0x20000d14
 8013900:	20000914 	.word	0x20000914

08013904 <GetFCntDown>:

static LoRaMacCryptoStatus_t GetFCntDown( AddressIdentifier_t addrID, FType_t fType, LoRaMacMessageData_t* macMsg, Version_t lrWanVersion,
                                          FCntIdentifier_t* fCntID, uint32_t* currentDown )
{
 8013904:	b580      	push	{r7, lr}
 8013906:	b084      	sub	sp, #16
 8013908:	af00      	add	r7, sp, #0
 801390a:	60ba      	str	r2, [r7, #8]
 801390c:	607b      	str	r3, [r7, #4]
 801390e:	4603      	mov	r3, r0
 8013910:	73fb      	strb	r3, [r7, #15]
 8013912:	460b      	mov	r3, r1
 8013914:	73bb      	strb	r3, [r7, #14]
    if( ( macMsg == NULL ) || ( fCntID == NULL ) ||
 8013916:	68bb      	ldr	r3, [r7, #8]
 8013918:	2b00      	cmp	r3, #0
 801391a:	d005      	beq.n	8013928 <GetFCntDown+0x24>
 801391c:	69bb      	ldr	r3, [r7, #24]
 801391e:	2b00      	cmp	r3, #0
 8013920:	d002      	beq.n	8013928 <GetFCntDown+0x24>
 8013922:	69fb      	ldr	r3, [r7, #28]
 8013924:	2b00      	cmp	r3, #0
 8013926:	d101      	bne.n	801392c <GetFCntDown+0x28>
        ( currentDown == NULL ) )
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 8013928:	2309      	movs	r3, #9
 801392a:	e028      	b.n	801397e <GetFCntDown+0x7a>
    }

    // Determine the frame counter identifier and choose counter from FCntList
    switch( addrID )
 801392c:	7bfb      	ldrb	r3, [r7, #15]
 801392e:	2b00      	cmp	r3, #0
 8013930:	d016      	beq.n	8013960 <GetFCntDown+0x5c>
 8013932:	2b01      	cmp	r3, #1
 8013934:	d118      	bne.n	8013968 <GetFCntDown+0x64>
    {
        case UNICAST_DEV_ADDR:
            if( lrWanVersion.Fields.Minor == 1 )
 8013936:	79bb      	ldrb	r3, [r7, #6]
 8013938:	2b01      	cmp	r3, #1
 801393a:	d10d      	bne.n	8013958 <GetFCntDown+0x54>
            {
                if( ( fType == FRAME_TYPE_A ) || ( fType == FRAME_TYPE_D ) )
 801393c:	7bbb      	ldrb	r3, [r7, #14]
 801393e:	2b00      	cmp	r3, #0
 8013940:	d002      	beq.n	8013948 <GetFCntDown+0x44>
 8013942:	7bbb      	ldrb	r3, [r7, #14]
 8013944:	2b03      	cmp	r3, #3
 8013946:	d103      	bne.n	8013950 <GetFCntDown+0x4c>
                {
                    *fCntID = A_FCNT_DOWN;
 8013948:	69bb      	ldr	r3, [r7, #24]
 801394a:	2202      	movs	r2, #2
 801394c:	701a      	strb	r2, [r3, #0]
            }
            else
            { // For LoRaWAN 1.0.X
                *fCntID = FCNT_DOWN;
            }
            break;
 801394e:	e00d      	b.n	801396c <GetFCntDown+0x68>
                    *fCntID = N_FCNT_DOWN;
 8013950:	69bb      	ldr	r3, [r7, #24]
 8013952:	2201      	movs	r2, #1
 8013954:	701a      	strb	r2, [r3, #0]
            break;
 8013956:	e009      	b.n	801396c <GetFCntDown+0x68>
                *fCntID = FCNT_DOWN;
 8013958:	69bb      	ldr	r3, [r7, #24]
 801395a:	2203      	movs	r2, #3
 801395c:	701a      	strb	r2, [r3, #0]
            break;
 801395e:	e005      	b.n	801396c <GetFCntDown+0x68>
#if ( LORAMAC_MAX_MC_CTX > 0 )
        case MULTICAST_0_ADDR:
            *fCntID = MC_FCNT_DOWN_0;
 8013960:	69bb      	ldr	r3, [r7, #24]
 8013962:	2204      	movs	r2, #4
 8013964:	701a      	strb	r2, [r3, #0]
            break;
 8013966:	e001      	b.n	801396c <GetFCntDown+0x68>
        case MULTICAST_3_ADDR:
            *fCntID = MC_FCNT_DOWN_3;
            break;
#endif /* LORAMAC_MAX_MC_CTX > 3 */
        default:
            return LORAMAC_CRYPTO_FAIL_FCNT_ID;
 8013968:	2305      	movs	r3, #5
 801396a:	e008      	b.n	801397e <GetFCntDown+0x7a>
    }

    return LoRaMacCryptoGetFCntDown( *fCntID, macMsg->FHDR.FCnt, currentDown );
 801396c:	69bb      	ldr	r3, [r7, #24]
 801396e:	7818      	ldrb	r0, [r3, #0]
 8013970:	68bb      	ldr	r3, [r7, #8]
 8013972:	89db      	ldrh	r3, [r3, #14]
 8013974:	69fa      	ldr	r2, [r7, #28]
 8013976:	4619      	mov	r1, r3
 8013978:	f004 fd90 	bl	801849c <LoRaMacCryptoGetFCntDown>
 801397c:	4603      	mov	r3, r0
}
 801397e:	4618      	mov	r0, r3
 8013980:	3710      	adds	r7, #16
 8013982:	46bd      	mov	sp, r7
 8013984:	bd80      	pop	{r7, pc}
	...

08013988 <SwitchClass>:
#endif /* LORAMAC_VERSION */

static LoRaMacStatus_t SwitchClass( DeviceClass_t deviceClass )
{
 8013988:	b5b0      	push	{r4, r5, r7, lr}
 801398a:	b084      	sub	sp, #16
 801398c:	af00      	add	r7, sp, #0
 801398e:	4603      	mov	r3, r0
 8013990:	71fb      	strb	r3, [r7, #7]
    LoRaMacStatus_t status = LORAMAC_STATUS_PARAMETER_INVALID;
 8013992:	2303      	movs	r3, #3
 8013994:	73fb      	strb	r3, [r7, #15]

    switch( Nvm.MacGroup2.DeviceClass )
 8013996:	4b6e      	ldr	r3, [pc, #440]	; (8013b50 <SwitchClass+0x1c8>)
 8013998:	f893 3118 	ldrb.w	r3, [r3, #280]	; 0x118
 801399c:	2b02      	cmp	r3, #2
 801399e:	f000 80bb 	beq.w	8013b18 <SwitchClass+0x190>
 80139a2:	2b02      	cmp	r3, #2
 80139a4:	f300 80ce 	bgt.w	8013b44 <SwitchClass+0x1bc>
 80139a8:	2b00      	cmp	r3, #0
 80139aa:	d003      	beq.n	80139b4 <SwitchClass+0x2c>
 80139ac:	2b01      	cmp	r3, #1
 80139ae:	f000 80a5 	beq.w	8013afc <SwitchClass+0x174>
 80139b2:	e0c7      	b.n	8013b44 <SwitchClass+0x1bc>
    {
        case CLASS_A:
        {
            if( deviceClass == CLASS_A )
 80139b4:	79fb      	ldrb	r3, [r7, #7]
 80139b6:	2b00      	cmp	r3, #0
 80139b8:	d109      	bne.n	80139ce <SwitchClass+0x46>
            {
                // Revert back RxC parameters
                Nvm.MacGroup2.MacParams.RxCChannel = Nvm.MacGroup2.MacParams.Rx2Channel;
 80139ba:	4b65      	ldr	r3, [pc, #404]	; (8013b50 <SwitchClass+0x1c8>)
 80139bc:	4a64      	ldr	r2, [pc, #400]	; (8013b50 <SwitchClass+0x1c8>)
 80139be:	3374      	adds	r3, #116	; 0x74
 80139c0:	326c      	adds	r2, #108	; 0x6c
 80139c2:	e892 0003 	ldmia.w	r2, {r0, r1}
 80139c6:	e883 0003 	stmia.w	r3, {r0, r1}

                status = LORAMAC_STATUS_OK;
 80139ca:	2300      	movs	r3, #0
 80139cc:	73fb      	strb	r3, [r7, #15]
            }
            if( deviceClass == CLASS_B )
 80139ce:	79fb      	ldrb	r3, [r7, #7]
 80139d0:	2b01      	cmp	r3, #1
 80139d2:	d10c      	bne.n	80139ee <SwitchClass+0x66>
            {
                status = LoRaMacClassBSwitchClass( deviceClass );
 80139d4:	79fb      	ldrb	r3, [r7, #7]
 80139d6:	4618      	mov	r0, r3
 80139d8:	f003 fc7e 	bl	80172d8 <LoRaMacClassBSwitchClass>
 80139dc:	4603      	mov	r3, r0
 80139de:	73fb      	strb	r3, [r7, #15]
                if( status == LORAMAC_STATUS_OK )
 80139e0:	7bfb      	ldrb	r3, [r7, #15]
 80139e2:	2b00      	cmp	r3, #0
 80139e4:	d103      	bne.n	80139ee <SwitchClass+0x66>
                {
                    Nvm.MacGroup2.DeviceClass = deviceClass;
 80139e6:	4a5a      	ldr	r2, [pc, #360]	; (8013b50 <SwitchClass+0x1c8>)
 80139e8:	79fb      	ldrb	r3, [r7, #7]
 80139ea:	f882 3118 	strb.w	r3, [r2, #280]	; 0x118
                }
            }

            if( deviceClass == CLASS_C )
 80139ee:	79fb      	ldrb	r3, [r7, #7]
 80139f0:	2b02      	cmp	r3, #2
 80139f2:	f040 80a2 	bne.w	8013b3a <SwitchClass+0x1b2>
            {
                Nvm.MacGroup2.DeviceClass = deviceClass;
 80139f6:	4a56      	ldr	r2, [pc, #344]	; (8013b50 <SwitchClass+0x1c8>)
 80139f8:	79fb      	ldrb	r3, [r7, #7]
 80139fa:	f882 3118 	strb.w	r3, [r2, #280]	; 0x118

                MacCtx.RxWindowCConfig = MacCtx.RxWindow2Config;
 80139fe:	4a55      	ldr	r2, [pc, #340]	; (8013b54 <SwitchClass+0x1cc>)
 8013a00:	4b54      	ldr	r3, [pc, #336]	; (8013b54 <SwitchClass+0x1cc>)
 8013a02:	f502 747a 	add.w	r4, r2, #1000	; 0x3e8
 8013a06:	f503 7574 	add.w	r5, r3, #976	; 0x3d0
 8013a0a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8013a0c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8013a0e:	e895 0003 	ldmia.w	r5, {r0, r1}
 8013a12:	e884 0003 	stmia.w	r4, {r0, r1}
                MacCtx.RxWindowCConfig.RxSlot = RX_SLOT_WIN_CLASS_C;
 8013a16:	4b4f      	ldr	r3, [pc, #316]	; (8013b54 <SwitchClass+0x1cc>)
 8013a18:	2202      	movs	r2, #2
 8013a1a:	f883 23fb 	strb.w	r2, [r3, #1019]	; 0x3fb

                for( int8_t i = 0; i < LORAMAC_MAX_MC_CTX; i++ )
 8013a1e:	2300      	movs	r3, #0
 8013a20:	73bb      	strb	r3, [r7, #14]
 8013a22:	e05b      	b.n	8013adc <SwitchClass+0x154>
                {
                    if( ( Nvm.MacGroup2.MulticastChannelList[i].ChannelParams.IsEnabled == true ) &&
 8013a24:	f997 200e 	ldrsb.w	r2, [r7, #14]
 8013a28:	4949      	ldr	r1, [pc, #292]	; (8013b50 <SwitchClass+0x1c8>)
 8013a2a:	4613      	mov	r3, r2
 8013a2c:	005b      	lsls	r3, r3, #1
 8013a2e:	4413      	add	r3, r2
 8013a30:	011b      	lsls	r3, r3, #4
 8013a32:	440b      	add	r3, r1
 8013a34:	33e9      	adds	r3, #233	; 0xe9
 8013a36:	781b      	ldrb	r3, [r3, #0]
 8013a38:	2b00      	cmp	r3, #0
 8013a3a:	d049      	beq.n	8013ad0 <SwitchClass+0x148>
                        ( Nvm.MacGroup2.MulticastChannelList[i].ChannelParams.RxParams.Class == CLASS_C ) )
 8013a3c:	f997 200e 	ldrsb.w	r2, [r7, #14]
 8013a40:	4943      	ldr	r1, [pc, #268]	; (8013b50 <SwitchClass+0x1c8>)
 8013a42:	4613      	mov	r3, r2
 8013a44:	005b      	lsls	r3, r3, #1
 8013a46:	4413      	add	r3, r2
 8013a48:	011b      	lsls	r3, r3, #4
 8013a4a:	440b      	add	r3, r1
 8013a4c:	f503 7380 	add.w	r3, r3, #256	; 0x100
 8013a50:	781b      	ldrb	r3, [r3, #0]
                    if( ( Nvm.MacGroup2.MulticastChannelList[i].ChannelParams.IsEnabled == true ) &&
 8013a52:	2b02      	cmp	r3, #2
 8013a54:	d13c      	bne.n	8013ad0 <SwitchClass+0x148>
                    {
                        Nvm.MacGroup2.MacParams.RxCChannel.Frequency = Nvm.MacGroup2.MulticastChannelList[i].ChannelParams.RxParams.Params.ClassC.Frequency;
 8013a56:	f997 200e 	ldrsb.w	r2, [r7, #14]
 8013a5a:	493d      	ldr	r1, [pc, #244]	; (8013b50 <SwitchClass+0x1c8>)
 8013a5c:	4613      	mov	r3, r2
 8013a5e:	005b      	lsls	r3, r3, #1
 8013a60:	4413      	add	r3, r2
 8013a62:	011b      	lsls	r3, r3, #4
 8013a64:	440b      	add	r3, r1
 8013a66:	f503 7382 	add.w	r3, r3, #260	; 0x104
 8013a6a:	681b      	ldr	r3, [r3, #0]
 8013a6c:	4a38      	ldr	r2, [pc, #224]	; (8013b50 <SwitchClass+0x1c8>)
 8013a6e:	6753      	str	r3, [r2, #116]	; 0x74
                        Nvm.MacGroup2.MacParams.RxCChannel.Datarate = Nvm.MacGroup2.MulticastChannelList[i].ChannelParams.RxParams.Params.ClassC.Datarate;
 8013a70:	f997 200e 	ldrsb.w	r2, [r7, #14]
 8013a74:	4936      	ldr	r1, [pc, #216]	; (8013b50 <SwitchClass+0x1c8>)
 8013a76:	4613      	mov	r3, r2
 8013a78:	005b      	lsls	r3, r3, #1
 8013a7a:	4413      	add	r3, r2
 8013a7c:	011b      	lsls	r3, r3, #4
 8013a7e:	440b      	add	r3, r1
 8013a80:	f503 7384 	add.w	r3, r3, #264	; 0x108
 8013a84:	f993 3000 	ldrsb.w	r3, [r3]
 8013a88:	b2da      	uxtb	r2, r3
 8013a8a:	4b31      	ldr	r3, [pc, #196]	; (8013b50 <SwitchClass+0x1c8>)
 8013a8c:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

                        MacCtx.RxWindowCConfig.Channel = MacCtx.Channel;
 8013a90:	4b30      	ldr	r3, [pc, #192]	; (8013b54 <SwitchClass+0x1cc>)
 8013a92:	f893 241b 	ldrb.w	r2, [r3, #1051]	; 0x41b
 8013a96:	4b2f      	ldr	r3, [pc, #188]	; (8013b54 <SwitchClass+0x1cc>)
 8013a98:	f883 23e8 	strb.w	r2, [r3, #1000]	; 0x3e8
                        MacCtx.RxWindowCConfig.Frequency = Nvm.MacGroup2.MacParams.RxCChannel.Frequency;
 8013a9c:	4b2c      	ldr	r3, [pc, #176]	; (8013b50 <SwitchClass+0x1c8>)
 8013a9e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8013aa0:	4a2c      	ldr	r2, [pc, #176]	; (8013b54 <SwitchClass+0x1cc>)
 8013aa2:	f8c2 33ec 	str.w	r3, [r2, #1004]	; 0x3ec
                        MacCtx.RxWindowCConfig.DownlinkDwellTime = Nvm.MacGroup2.MacParams.DownlinkDwellTime;
 8013aa6:	4b2a      	ldr	r3, [pc, #168]	; (8013b50 <SwitchClass+0x1c8>)
 8013aa8:	f893 207d 	ldrb.w	r2, [r3, #125]	; 0x7d
 8013aac:	4b29      	ldr	r3, [pc, #164]	; (8013b54 <SwitchClass+0x1cc>)
 8013aae:	f883 23f8 	strb.w	r2, [r3, #1016]	; 0x3f8
                        MacCtx.RxWindowCConfig.RepeaterSupport = Nvm.MacGroup2.MacParams.RepeaterSupport;
 8013ab2:	4b27      	ldr	r3, [pc, #156]	; (8013b50 <SwitchClass+0x1c8>)
 8013ab4:	f893 208c 	ldrb.w	r2, [r3, #140]	; 0x8c
 8013ab8:	4b26      	ldr	r3, [pc, #152]	; (8013b54 <SwitchClass+0x1cc>)
 8013aba:	f883 23f9 	strb.w	r2, [r3, #1017]	; 0x3f9
                        MacCtx.RxWindowCConfig.RxSlot = RX_SLOT_WIN_CLASS_C_MULTICAST;
 8013abe:	4b25      	ldr	r3, [pc, #148]	; (8013b54 <SwitchClass+0x1cc>)
 8013ac0:	2203      	movs	r2, #3
 8013ac2:	f883 23fb 	strb.w	r2, [r3, #1019]	; 0x3fb
                        MacCtx.RxWindowCConfig.RxContinuous = true;
 8013ac6:	4b23      	ldr	r3, [pc, #140]	; (8013b54 <SwitchClass+0x1cc>)
 8013ac8:	2201      	movs	r2, #1
 8013aca:	f883 23fa 	strb.w	r2, [r3, #1018]	; 0x3fa
                        break;
 8013ace:	e009      	b.n	8013ae4 <SwitchClass+0x15c>
                for( int8_t i = 0; i < LORAMAC_MAX_MC_CTX; i++ )
 8013ad0:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8013ad4:	b2db      	uxtb	r3, r3
 8013ad6:	3301      	adds	r3, #1
 8013ad8:	b2db      	uxtb	r3, r3
 8013ada:	73bb      	strb	r3, [r7, #14]
 8013adc:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8013ae0:	2b00      	cmp	r3, #0
 8013ae2:	dd9f      	ble.n	8013a24 <SwitchClass+0x9c>
                    }
                }

                // Set the NodeAckRequested indicator to default
                MacCtx.NodeAckRequested = false;
 8013ae4:	4b1b      	ldr	r3, [pc, #108]	; (8013b54 <SwitchClass+0x1cc>)
 8013ae6:	2200      	movs	r2, #0
 8013ae8:	f883 241a 	strb.w	r2, [r3, #1050]	; 0x41a
                // Set the radio into sleep mode in case we are still in RX mode
                Radio.Sleep( );
 8013aec:	4b1a      	ldr	r3, [pc, #104]	; (8013b58 <SwitchClass+0x1d0>)
 8013aee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8013af0:	4798      	blx	r3

                OpenContinuousRxCWindow( );
 8013af2:	f001 fa29 	bl	8014f48 <OpenContinuousRxCWindow>
                {
                    LoRaMacCommandsAddCmd( MOTE_MAC_DEVICE_MODE_IND, ( uint8_t* )&Nvm.MacGroup2.DeviceClass, 1 );
                }
#endif /* LORAMAC_VERSION */

                status = LORAMAC_STATUS_OK;
 8013af6:	2300      	movs	r3, #0
 8013af8:	73fb      	strb	r3, [r7, #15]
            }
            break;
 8013afa:	e01e      	b.n	8013b3a <SwitchClass+0x1b2>
        }
        case CLASS_B:
        {
            status = LoRaMacClassBSwitchClass( deviceClass );
 8013afc:	79fb      	ldrb	r3, [r7, #7]
 8013afe:	4618      	mov	r0, r3
 8013b00:	f003 fbea 	bl	80172d8 <LoRaMacClassBSwitchClass>
 8013b04:	4603      	mov	r3, r0
 8013b06:	73fb      	strb	r3, [r7, #15]
            if( status == LORAMAC_STATUS_OK )
 8013b08:	7bfb      	ldrb	r3, [r7, #15]
 8013b0a:	2b00      	cmp	r3, #0
 8013b0c:	d117      	bne.n	8013b3e <SwitchClass+0x1b6>
            {
                Nvm.MacGroup2.DeviceClass = deviceClass;
 8013b0e:	4a10      	ldr	r2, [pc, #64]	; (8013b50 <SwitchClass+0x1c8>)
 8013b10:	79fb      	ldrb	r3, [r7, #7]
 8013b12:	f882 3118 	strb.w	r3, [r2, #280]	; 0x118
            }
            break;
 8013b16:	e012      	b.n	8013b3e <SwitchClass+0x1b6>
        }
        case CLASS_C:
        {
            if( deviceClass == CLASS_A )
 8013b18:	79fb      	ldrb	r3, [r7, #7]
 8013b1a:	2b00      	cmp	r3, #0
 8013b1c:	d111      	bne.n	8013b42 <SwitchClass+0x1ba>
            {
                // Reset RxSlot to NONE
                MacCtx.RxSlot = RX_SLOT_NONE;
 8013b1e:	4b0d      	ldr	r3, [pc, #52]	; (8013b54 <SwitchClass+0x1cc>)
 8013b20:	2206      	movs	r2, #6
 8013b22:	f883 2490 	strb.w	r2, [r3, #1168]	; 0x490

                Nvm.MacGroup2.DeviceClass = deviceClass;
 8013b26:	4a0a      	ldr	r2, [pc, #40]	; (8013b50 <SwitchClass+0x1c8>)
 8013b28:	79fb      	ldrb	r3, [r7, #7]
 8013b2a:	f882 3118 	strb.w	r3, [r2, #280]	; 0x118

                // Set the radio into sleep to setup a defined state
                Radio.Sleep( );
 8013b2e:	4b0a      	ldr	r3, [pc, #40]	; (8013b58 <SwitchClass+0x1d0>)
 8013b30:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8013b32:	4798      	blx	r3

                status = LORAMAC_STATUS_OK;
 8013b34:	2300      	movs	r3, #0
 8013b36:	73fb      	strb	r3, [r7, #15]
                {
                    LoRaMacCommandsAddCmd( MOTE_MAC_DEVICE_MODE_IND, ( uint8_t* )&Nvm.MacGroup2.DeviceClass, 1 );
                }
#endif /* LORAMAC_VERSION */
            }
            break;
 8013b38:	e003      	b.n	8013b42 <SwitchClass+0x1ba>
            break;
 8013b3a:	bf00      	nop
 8013b3c:	e002      	b.n	8013b44 <SwitchClass+0x1bc>
            break;
 8013b3e:	bf00      	nop
 8013b40:	e000      	b.n	8013b44 <SwitchClass+0x1bc>
            break;
 8013b42:	bf00      	nop
        }
    }

    return status;
 8013b44:	7bfb      	ldrb	r3, [r7, #15]
}
 8013b46:	4618      	mov	r0, r3
 8013b48:	3710      	adds	r7, #16
 8013b4a:	46bd      	mov	sp, r7
 8013b4c:	bdb0      	pop	{r4, r5, r7, pc}
 8013b4e:	bf00      	nop
 8013b50:	20000e30 	.word	0x20000e30
 8013b54:	20000914 	.word	0x20000914
 8013b58:	08021ecc 	.word	0x08021ecc

08013b5c <GetMaxAppPayloadWithoutFOptsLength>:

static uint8_t GetMaxAppPayloadWithoutFOptsLength( int8_t datarate )
{
 8013b5c:	b580      	push	{r7, lr}
 8013b5e:	b086      	sub	sp, #24
 8013b60:	af00      	add	r7, sp, #0
 8013b62:	4603      	mov	r3, r0
 8013b64:	71fb      	strb	r3, [r7, #7]
    GetPhyParams_t getPhy;
    PhyParam_t phyParam;

    // Setup PHY request
    getPhy.UplinkDwellTime = Nvm.MacGroup2.MacParams.UplinkDwellTime;
 8013b66:	4b10      	ldr	r3, [pc, #64]	; (8013ba8 <GetMaxAppPayloadWithoutFOptsLength+0x4c>)
 8013b68:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 8013b6c:	74bb      	strb	r3, [r7, #18]
    getPhy.Datarate = datarate;
 8013b6e:	79fb      	ldrb	r3, [r7, #7]
 8013b70:	747b      	strb	r3, [r7, #17]
    getPhy.Attribute = PHY_MAX_PAYLOAD;
 8013b72:	230d      	movs	r3, #13
 8013b74:	743b      	strb	r3, [r7, #16]

    // Get the maximum payload length
    if( Nvm.MacGroup2.MacParams.RepeaterSupport == true )
 8013b76:	4b0c      	ldr	r3, [pc, #48]	; (8013ba8 <GetMaxAppPayloadWithoutFOptsLength+0x4c>)
 8013b78:	f893 308c 	ldrb.w	r3, [r3, #140]	; 0x8c
 8013b7c:	2b00      	cmp	r3, #0
 8013b7e:	d001      	beq.n	8013b84 <GetMaxAppPayloadWithoutFOptsLength+0x28>
    {
        getPhy.Attribute = PHY_MAX_PAYLOAD_REPEATER;
 8013b80:	230e      	movs	r3, #14
 8013b82:	743b      	strb	r3, [r7, #16]
    }
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 8013b84:	4b08      	ldr	r3, [pc, #32]	; (8013ba8 <GetMaxAppPayloadWithoutFOptsLength+0x4c>)
 8013b86:	f893 3048 	ldrb.w	r3, [r3, #72]	; 0x48
 8013b8a:	f107 0210 	add.w	r2, r7, #16
 8013b8e:	4611      	mov	r1, r2
 8013b90:	4618      	mov	r0, r3
 8013b92:	f005 faee 	bl	8019172 <RegionGetPhyParam>
 8013b96:	4603      	mov	r3, r0
 8013b98:	60fb      	str	r3, [r7, #12]

    return phyParam.Value;
 8013b9a:	68fb      	ldr	r3, [r7, #12]
 8013b9c:	b2db      	uxtb	r3, r3
}
 8013b9e:	4618      	mov	r0, r3
 8013ba0:	3718      	adds	r7, #24
 8013ba2:	46bd      	mov	sp, r7
 8013ba4:	bd80      	pop	{r7, pc}
 8013ba6:	bf00      	nop
 8013ba8:	20000e30 	.word	0x20000e30

08013bac <ValidatePayloadLength>:

static bool ValidatePayloadLength( uint8_t lenN, int8_t datarate, uint8_t fOptsLen )
{
 8013bac:	b580      	push	{r7, lr}
 8013bae:	b084      	sub	sp, #16
 8013bb0:	af00      	add	r7, sp, #0
 8013bb2:	4603      	mov	r3, r0
 8013bb4:	71fb      	strb	r3, [r7, #7]
 8013bb6:	460b      	mov	r3, r1
 8013bb8:	71bb      	strb	r3, [r7, #6]
 8013bba:	4613      	mov	r3, r2
 8013bbc:	717b      	strb	r3, [r7, #5]
    uint16_t maxN = 0;
 8013bbe:	2300      	movs	r3, #0
 8013bc0:	81fb      	strh	r3, [r7, #14]
    uint16_t payloadSize = 0;
 8013bc2:	2300      	movs	r3, #0
 8013bc4:	81bb      	strh	r3, [r7, #12]

    maxN = GetMaxAppPayloadWithoutFOptsLength( datarate );
 8013bc6:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8013bca:	4618      	mov	r0, r3
 8013bcc:	f7ff ffc6 	bl	8013b5c <GetMaxAppPayloadWithoutFOptsLength>
 8013bd0:	4603      	mov	r3, r0
 8013bd2:	81fb      	strh	r3, [r7, #14]

    // Calculate the resulting payload size
    payloadSize = ( lenN + fOptsLen );
 8013bd4:	79fb      	ldrb	r3, [r7, #7]
 8013bd6:	b29a      	uxth	r2, r3
 8013bd8:	797b      	ldrb	r3, [r7, #5]
 8013bda:	b29b      	uxth	r3, r3
 8013bdc:	4413      	add	r3, r2
 8013bde:	81bb      	strh	r3, [r7, #12]

    // Validation of the application payload size
    if( ( payloadSize <= maxN ) && ( payloadSize <= LORAMAC_PHY_MAXPAYLOAD ) )
 8013be0:	89ba      	ldrh	r2, [r7, #12]
 8013be2:	89fb      	ldrh	r3, [r7, #14]
 8013be4:	429a      	cmp	r2, r3
 8013be6:	d804      	bhi.n	8013bf2 <ValidatePayloadLength+0x46>
 8013be8:	89bb      	ldrh	r3, [r7, #12]
 8013bea:	2bff      	cmp	r3, #255	; 0xff
 8013bec:	d801      	bhi.n	8013bf2 <ValidatePayloadLength+0x46>
    {
        return true;
 8013bee:	2301      	movs	r3, #1
 8013bf0:	e000      	b.n	8013bf4 <ValidatePayloadLength+0x48>
    }
    return false;
 8013bf2:	2300      	movs	r3, #0
}
 8013bf4:	4618      	mov	r0, r3
 8013bf6:	3710      	adds	r7, #16
 8013bf8:	46bd      	mov	sp, r7
 8013bfa:	bd80      	pop	{r7, pc}

08013bfc <ProcessMacCommands>:

static void ProcessMacCommands( uint8_t *payload, uint8_t macIndex, uint8_t commandsSize, int8_t snr, LoRaMacRxSlot_t rxSlot )
{
 8013bfc:	b590      	push	{r4, r7, lr}
 8013bfe:	b0a5      	sub	sp, #148	; 0x94
 8013c00:	af02      	add	r7, sp, #8
 8013c02:	6078      	str	r0, [r7, #4]
 8013c04:	4608      	mov	r0, r1
 8013c06:	4611      	mov	r1, r2
 8013c08:	461a      	mov	r2, r3
 8013c0a:	4603      	mov	r3, r0
 8013c0c:	70fb      	strb	r3, [r7, #3]
 8013c0e:	460b      	mov	r3, r1
 8013c10:	70bb      	strb	r3, [r7, #2]
 8013c12:	4613      	mov	r3, r2
 8013c14:	707b      	strb	r3, [r7, #1]
    uint8_t status = 0;
 8013c16:	2300      	movs	r3, #0
 8013c18:	f887 306b 	strb.w	r3, [r7, #107]	; 0x6b
    bool adrBlockFound = false;
 8013c1c:	2300      	movs	r3, #0
 8013c1e:	f887 3087 	strb.w	r3, [r7, #135]	; 0x87
    uint8_t macCmdPayload[2] = { 0x00, 0x00 };
 8013c22:	2300      	movs	r3, #0
 8013c24:	f8a7 3068 	strh.w	r3, [r7, #104]	; 0x68
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01010100 ))
    MacCommand_t* macCmd;
#endif /* LORAMAC_VERSION */

#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    if( ( rxSlot != RX_SLOT_WIN_1 ) && ( rxSlot != RX_SLOT_WIN_2 ) )
 8013c28:	f897 3098 	ldrb.w	r3, [r7, #152]	; 0x98
 8013c2c:	2b00      	cmp	r3, #0
 8013c2e:	f000 84ab 	beq.w	8014588 <ProcessMacCommands+0x98c>
 8013c32:	f897 3098 	ldrb.w	r3, [r7, #152]	; 0x98
 8013c36:	2b01      	cmp	r3, #1
 8013c38:	f040 84ac 	bne.w	8014594 <ProcessMacCommands+0x998>
        // Do only parse MAC commands for Class A RX windows
        return;
    }
#endif /* LORAMAC_VERSION */

    while( macIndex < commandsSize )
 8013c3c:	f000 bca4 	b.w	8014588 <ProcessMacCommands+0x98c>
    {
        // Make sure to parse only complete MAC commands
        if( ( LoRaMacCommandsGetCmdSize( payload[macIndex] ) + macIndex ) > commandsSize )
 8013c40:	78fb      	ldrb	r3, [r7, #3]
 8013c42:	687a      	ldr	r2, [r7, #4]
 8013c44:	4413      	add	r3, r2
 8013c46:	781b      	ldrb	r3, [r3, #0]
 8013c48:	4618      	mov	r0, r3
 8013c4a:	f003 fe45 	bl	80178d8 <LoRaMacCommandsGetCmdSize>
 8013c4e:	4603      	mov	r3, r0
 8013c50:	461a      	mov	r2, r3
 8013c52:	78fb      	ldrb	r3, [r7, #3]
 8013c54:	441a      	add	r2, r3
 8013c56:	78bb      	ldrb	r3, [r7, #2]
 8013c58:	429a      	cmp	r2, r3
 8013c5a:	f300 849d 	bgt.w	8014598 <ProcessMacCommands+0x99c>
        {
            return;
        }

        // Decode Frame MAC commands
        switch( payload[macIndex++] )
 8013c5e:	78fb      	ldrb	r3, [r7, #3]
 8013c60:	1c5a      	adds	r2, r3, #1
 8013c62:	70fa      	strb	r2, [r7, #3]
 8013c64:	461a      	mov	r2, r3
 8013c66:	687b      	ldr	r3, [r7, #4]
 8013c68:	4413      	add	r3, r2
 8013c6a:	781b      	ldrb	r3, [r3, #0]
 8013c6c:	3b02      	subs	r3, #2
 8013c6e:	2b11      	cmp	r3, #17
 8013c70:	f200 8494 	bhi.w	801459c <ProcessMacCommands+0x9a0>
 8013c74:	a201      	add	r2, pc, #4	; (adr r2, 8013c7c <ProcessMacCommands+0x80>)
 8013c76:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8013c7a:	bf00      	nop
 8013c7c:	08013cc5 	.word	0x08013cc5
 8013c80:	08013d07 	.word	0x08013d07
 8013c84:	08013e83 	.word	0x08013e83
 8013c88:	08013ec1 	.word	0x08013ec1
 8013c8c:	08013fb9 	.word	0x08013fb9
 8013c90:	08014009 	.word	0x08014009
 8013c94:	080140c5 	.word	0x080140c5
 8013c98:	0801411b 	.word	0x0801411b
 8013c9c:	08014201 	.word	0x08014201
 8013ca0:	0801459d 	.word	0x0801459d
 8013ca4:	0801459d 	.word	0x0801459d
 8013ca8:	080142a9 	.word	0x080142a9
 8013cac:	0801459d 	.word	0x0801459d
 8013cb0:	0801459d 	.word	0x0801459d
 8013cb4:	080143c9 	.word	0x080143c9
 8013cb8:	080143fd 	.word	0x080143fd
 8013cbc:	0801448d 	.word	0x0801448d
 8013cc0:	08014503 	.word	0x08014503
                break;
            }
#endif /* LORAMAC_VERSION */
            case SRV_MAC_LINK_CHECK_ANS:
            {
                if( LoRaMacConfirmQueueIsCmdActive( MLME_LINK_CHECK ) == true )
 8013cc4:	2005      	movs	r0, #5
 8013cc6:	f003 ffdf 	bl	8017c88 <LoRaMacConfirmQueueIsCmdActive>
 8013cca:	4603      	mov	r3, r0
 8013ccc:	2b00      	cmp	r3, #0
 8013cce:	f000 845b 	beq.w	8014588 <ProcessMacCommands+0x98c>
                {
                    LoRaMacConfirmQueueSetStatus( LORAMAC_EVENT_INFO_STATUS_OK, MLME_LINK_CHECK );
 8013cd2:	2105      	movs	r1, #5
 8013cd4:	2000      	movs	r0, #0
 8013cd6:	f003 ff4b 	bl	8017b70 <LoRaMacConfirmQueueSetStatus>
                    MacCtx.MlmeConfirm.DemodMargin = payload[macIndex++];
 8013cda:	78fb      	ldrb	r3, [r7, #3]
 8013cdc:	1c5a      	adds	r2, r3, #1
 8013cde:	70fa      	strb	r2, [r7, #3]
 8013ce0:	461a      	mov	r2, r3
 8013ce2:	687b      	ldr	r3, [r7, #4]
 8013ce4:	4413      	add	r3, r2
 8013ce6:	781a      	ldrb	r2, [r3, #0]
 8013ce8:	4bb0      	ldr	r3, [pc, #704]	; (8013fac <ProcessMacCommands+0x3b0>)
 8013cea:	f883 245c 	strb.w	r2, [r3, #1116]	; 0x45c
                    MacCtx.MlmeConfirm.NbGateways = payload[macIndex++];
 8013cee:	78fb      	ldrb	r3, [r7, #3]
 8013cf0:	1c5a      	adds	r2, r3, #1
 8013cf2:	70fa      	strb	r2, [r7, #3]
 8013cf4:	461a      	mov	r2, r3
 8013cf6:	687b      	ldr	r3, [r7, #4]
 8013cf8:	4413      	add	r3, r2
 8013cfa:	781a      	ldrb	r2, [r3, #0]
 8013cfc:	4bab      	ldr	r3, [pc, #684]	; (8013fac <ProcessMacCommands+0x3b0>)
 8013cfe:	f883 245d 	strb.w	r2, [r3, #1117]	; 0x45d
                }
                break;
 8013d02:	f000 bc41 	b.w	8014588 <ProcessMacCommands+0x98c>
            }
            case SRV_MAC_LINK_ADR_REQ:
            {
                LinkAdrReqParams_t linkAdrReq;
                int8_t linkAdrDatarate = DR_0;
 8013d06:	2300      	movs	r3, #0
 8013d08:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
                int8_t linkAdrTxPower = TX_POWER_0;
 8013d0c:	2300      	movs	r3, #0
 8013d0e:	f887 3056 	strb.w	r3, [r7, #86]	; 0x56
                uint8_t linkAdrNbRep = 0;
 8013d12:	2300      	movs	r3, #0
 8013d14:	f887 3055 	strb.w	r3, [r7, #85]	; 0x55
                uint8_t linkAdrNbBytesParsed = 0;
 8013d18:	2300      	movs	r3, #0
 8013d1a:	f887 3054 	strb.w	r3, [r7, #84]	; 0x54
                    }
                    // Update MAC index
                    macIndex += linkAdrNbBytesParsed - 1;
                }
#elif (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
                if( adrBlockFound == false )
 8013d1e:	f897 3087 	ldrb.w	r3, [r7, #135]	; 0x87
 8013d22:	f083 0301 	eor.w	r3, r3, #1
 8013d26:	b2db      	uxtb	r3, r3
 8013d28:	2b00      	cmp	r3, #0
 8013d2a:	f000 80a5 	beq.w	8013e78 <ProcessMacCommands+0x27c>
                {
                    adrBlockFound = true;
 8013d2e:	2301      	movs	r3, #1
 8013d30:	f887 3087 	strb.w	r3, [r7, #135]	; 0x87

                    do
                    {
                        // Fill parameter structure
                        linkAdrReq.Payload = &payload[macIndex - 1];
 8013d34:	78fb      	ldrb	r3, [r7, #3]
 8013d36:	3b01      	subs	r3, #1
 8013d38:	687a      	ldr	r2, [r7, #4]
 8013d3a:	4413      	add	r3, r2
 8013d3c:	65fb      	str	r3, [r7, #92]	; 0x5c
                        linkAdrReq.AdrEnabled = Nvm.MacGroup2.AdrCtrlOn;
 8013d3e:	4b9c      	ldr	r3, [pc, #624]	; (8013fb0 <ProcessMacCommands+0x3b4>)
 8013d40:	f893 311a 	ldrb.w	r3, [r3, #282]	; 0x11a
 8013d44:	f887 3062 	strb.w	r3, [r7, #98]	; 0x62
                        linkAdrReq.UplinkDwellTime = Nvm.MacGroup2.MacParams.UplinkDwellTime;
 8013d48:	4b99      	ldr	r3, [pc, #612]	; (8013fb0 <ProcessMacCommands+0x3b4>)
 8013d4a:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 8013d4e:	f887 3061 	strb.w	r3, [r7, #97]	; 0x61
                        linkAdrReq.CurrentDatarate = Nvm.MacGroup1.ChannelsDatarate;
 8013d52:	4b97      	ldr	r3, [pc, #604]	; (8013fb0 <ProcessMacCommands+0x3b4>)
 8013d54:	f993 3039 	ldrsb.w	r3, [r3, #57]	; 0x39
 8013d58:	f887 3063 	strb.w	r3, [r7, #99]	; 0x63
                        linkAdrReq.CurrentTxPower = Nvm.MacGroup1.ChannelsTxPower;
 8013d5c:	4b94      	ldr	r3, [pc, #592]	; (8013fb0 <ProcessMacCommands+0x3b4>)
 8013d5e:	f993 3038 	ldrsb.w	r3, [r3, #56]	; 0x38
 8013d62:	f887 3064 	strb.w	r3, [r7, #100]	; 0x64
                        linkAdrReq.CurrentNbRep = Nvm.MacGroup2.MacParams.ChannelsNbTrans;
 8013d66:	4b92      	ldr	r3, [pc, #584]	; (8013fb0 <ProcessMacCommands+0x3b4>)
 8013d68:	f893 3068 	ldrb.w	r3, [r3, #104]	; 0x68
 8013d6c:	f887 3065 	strb.w	r3, [r7, #101]	; 0x65
                        linkAdrReq.Version = Nvm.MacGroup2.Version;
 8013d70:	4b8f      	ldr	r3, [pc, #572]	; (8013fb0 <ProcessMacCommands+0x3b4>)
 8013d72:	f8d3 312c 	ldr.w	r3, [r3, #300]	; 0x12c
 8013d76:	65bb      	str	r3, [r7, #88]	; 0x58

                        // There is a fundamental difference in reporting the status
                        // of the LinkAdrRequests when ADR is on or off. When ADR is on, every
                        // LinkAdrAns contains the same value. This does not hold when ADR is off,
                        // where every LinkAdrAns requires an individual status.
                        if( Nvm.MacGroup2.AdrCtrlOn == true )
 8013d78:	4b8d      	ldr	r3, [pc, #564]	; (8013fb0 <ProcessMacCommands+0x3b4>)
 8013d7a:	f893 311a 	ldrb.w	r3, [r3, #282]	; 0x11a
 8013d7e:	2b00      	cmp	r3, #0
 8013d80:	d008      	beq.n	8013d94 <ProcessMacCommands+0x198>
                        {
                            // When ADR is on, the function RegionLinkAdrReq will take care
                            // about the parsing and interpretation of the LinkAdrRequest block and
                            // it provides one status which shall be applied to every LinkAdrAns
                            linkAdrReq.PayloadSize = commandsSize - ( macIndex - 1 );
 8013d82:	78ba      	ldrb	r2, [r7, #2]
 8013d84:	78fb      	ldrb	r3, [r7, #3]
 8013d86:	1ad3      	subs	r3, r2, r3
 8013d88:	b2db      	uxtb	r3, r3
 8013d8a:	3301      	adds	r3, #1
 8013d8c:	b2db      	uxtb	r3, r3
 8013d8e:	f887 3060 	strb.w	r3, [r7, #96]	; 0x60
 8013d92:	e002      	b.n	8013d9a <ProcessMacCommands+0x19e>
                            // When ADR is off, this function will loop over the individual LinkAdrRequests
                            // and will call RegionLinkAdrReq for each individually, as every request
                            // requires an individual answer.
                            // When ADR is off, the function RegionLinkAdrReq ignores the new values for
                            // ChannelsDatarate, ChannelsTxPower and ChannelsNbTrans.
                            linkAdrReq.PayloadSize = 5;
 8013d94:	2305      	movs	r3, #5
 8013d96:	f887 3060 	strb.w	r3, [r7, #96]	; 0x60
                        }

                        // Process the ADR requests
                        status = RegionLinkAdrReq( Nvm.MacGroup2.Region, &linkAdrReq, &linkAdrDatarate,
 8013d9a:	4b85      	ldr	r3, [pc, #532]	; (8013fb0 <ProcessMacCommands+0x3b4>)
 8013d9c:	f893 0048 	ldrb.w	r0, [r3, #72]	; 0x48
 8013da0:	f107 0456 	add.w	r4, r7, #86	; 0x56
 8013da4:	f107 0257 	add.w	r2, r7, #87	; 0x57
 8013da8:	f107 0158 	add.w	r1, r7, #88	; 0x58
 8013dac:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8013db0:	9301      	str	r3, [sp, #4]
 8013db2:	f107 0355 	add.w	r3, r7, #85	; 0x55
 8013db6:	9300      	str	r3, [sp, #0]
 8013db8:	4623      	mov	r3, r4
 8013dba:	f005 fa97 	bl	80192ec <RegionLinkAdrReq>
 8013dbe:	4603      	mov	r3, r0
 8013dc0:	f887 306b 	strb.w	r3, [r7, #107]	; 0x6b
                                                &linkAdrTxPower, &linkAdrNbRep, &linkAdrNbBytesParsed );

                        if( ( status & 0x07 ) == 0x07 )
 8013dc4:	f897 306b 	ldrb.w	r3, [r7, #107]	; 0x6b
 8013dc8:	f003 0307 	and.w	r3, r3, #7
 8013dcc:	2b07      	cmp	r3, #7
 8013dce:	d119      	bne.n	8013e04 <ProcessMacCommands+0x208>
                        {
                            // Set the status that the datarate has been increased
                            if( linkAdrDatarate > Nvm.MacGroup1.ChannelsDatarate )
 8013dd0:	4b77      	ldr	r3, [pc, #476]	; (8013fb0 <ProcessMacCommands+0x3b4>)
 8013dd2:	f993 2039 	ldrsb.w	r2, [r3, #57]	; 0x39
 8013dd6:	f997 3057 	ldrsb.w	r3, [r7, #87]	; 0x57
 8013dda:	429a      	cmp	r2, r3
 8013ddc:	da03      	bge.n	8013de6 <ProcessMacCommands+0x1ea>
                            {
                                Nvm.MacGroup2.ChannelsDatarateChangedLinkAdrReq = true;
 8013dde:	4b74      	ldr	r3, [pc, #464]	; (8013fb0 <ProcessMacCommands+0x3b4>)
 8013de0:	2201      	movs	r2, #1
 8013de2:	f883 211d 	strb.w	r2, [r3, #285]	; 0x11d
                            }
                            Nvm.MacGroup1.ChannelsDatarate = linkAdrDatarate;
 8013de6:	f997 2057 	ldrsb.w	r2, [r7, #87]	; 0x57
 8013dea:	4b71      	ldr	r3, [pc, #452]	; (8013fb0 <ProcessMacCommands+0x3b4>)
 8013dec:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
                            Nvm.MacGroup1.ChannelsTxPower = linkAdrTxPower;
 8013df0:	f997 2056 	ldrsb.w	r2, [r7, #86]	; 0x56
 8013df4:	4b6e      	ldr	r3, [pc, #440]	; (8013fb0 <ProcessMacCommands+0x3b4>)
 8013df6:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
                            Nvm.MacGroup2.MacParams.ChannelsNbTrans = linkAdrNbRep;
 8013dfa:	f897 2055 	ldrb.w	r2, [r7, #85]	; 0x55
 8013dfe:	4b6c      	ldr	r3, [pc, #432]	; (8013fb0 <ProcessMacCommands+0x3b4>)
 8013e00:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68
                        }

                        // Add the answers to the buffer
                        for( uint8_t i = 0; i < ( linkAdrNbBytesParsed / 5 ); i++ )
 8013e04:	2300      	movs	r3, #0
 8013e06:	f887 3086 	strb.w	r3, [r7, #134]	; 0x86
 8013e0a:	e00b      	b.n	8013e24 <ProcessMacCommands+0x228>
                        {
                            LoRaMacCommandsAddCmd( MOTE_MAC_LINK_ADR_ANS, &status, 1 );
 8013e0c:	f107 036b 	add.w	r3, r7, #107	; 0x6b
 8013e10:	2201      	movs	r2, #1
 8013e12:	4619      	mov	r1, r3
 8013e14:	2003      	movs	r0, #3
 8013e16:	f003 fbff 	bl	8017618 <LoRaMacCommandsAddCmd>
                        for( uint8_t i = 0; i < ( linkAdrNbBytesParsed / 5 ); i++ )
 8013e1a:	f897 3086 	ldrb.w	r3, [r7, #134]	; 0x86
 8013e1e:	3301      	adds	r3, #1
 8013e20:	f887 3086 	strb.w	r3, [r7, #134]	; 0x86
 8013e24:	f897 3054 	ldrb.w	r3, [r7, #84]	; 0x54
 8013e28:	4a62      	ldr	r2, [pc, #392]	; (8013fb4 <ProcessMacCommands+0x3b8>)
 8013e2a:	fba2 2303 	umull	r2, r3, r2, r3
 8013e2e:	089b      	lsrs	r3, r3, #2
 8013e30:	b2db      	uxtb	r3, r3
 8013e32:	f897 2086 	ldrb.w	r2, [r7, #134]	; 0x86
 8013e36:	429a      	cmp	r2, r3
 8013e38:	d3e8      	bcc.n	8013e0c <ProcessMacCommands+0x210>
                        }
                        // Update MAC index
                        macIndex += linkAdrNbBytesParsed - 1;
 8013e3a:	f897 2054 	ldrb.w	r2, [r7, #84]	; 0x54
 8013e3e:	78fb      	ldrb	r3, [r7, #3]
 8013e40:	4413      	add	r3, r2
 8013e42:	b2db      	uxtb	r3, r3
 8013e44:	3b01      	subs	r3, #1
 8013e46:	70fb      	strb	r3, [r7, #3]

                        // Check to prevent invalid access
                        if( macIndex >= commandsSize )
 8013e48:	78fa      	ldrb	r2, [r7, #3]
 8013e4a:	78bb      	ldrb	r3, [r7, #2]
 8013e4c:	429a      	cmp	r2, r3
 8013e4e:	d20a      	bcs.n	8013e66 <ProcessMacCommands+0x26a>
                            break;

                    } while( payload[macIndex++] == SRV_MAC_LINK_ADR_REQ );
 8013e50:	78fb      	ldrb	r3, [r7, #3]
 8013e52:	1c5a      	adds	r2, r3, #1
 8013e54:	70fa      	strb	r2, [r7, #3]
 8013e56:	461a      	mov	r2, r3
 8013e58:	687b      	ldr	r3, [r7, #4]
 8013e5a:	4413      	add	r3, r2
 8013e5c:	781b      	ldrb	r3, [r3, #0]
 8013e5e:	2b03      	cmp	r3, #3
 8013e60:	f43f af68 	beq.w	8013d34 <ProcessMacCommands+0x138>
 8013e64:	e000      	b.n	8013e68 <ProcessMacCommands+0x26c>
                            break;
 8013e66:	bf00      	nop

                    if( macIndex < commandsSize )
 8013e68:	78fa      	ldrb	r2, [r7, #3]
 8013e6a:	78bb      	ldrb	r3, [r7, #2]
 8013e6c:	429a      	cmp	r2, r3
 8013e6e:	d206      	bcs.n	8013e7e <ProcessMacCommands+0x282>
                    {
                        // Decrease the index such that it points to the next MAC command
                        macIndex--;
 8013e70:	78fb      	ldrb	r3, [r7, #3]
 8013e72:	3b01      	subs	r3, #1
 8013e74:	70fb      	strb	r3, [r7, #3]
                {
                    // Increase the index by the MAC command size (without command)
                    macIndex += 4;
                }
#endif /* LORAMAC_VERSION */
                break;
 8013e76:	e002      	b.n	8013e7e <ProcessMacCommands+0x282>
                    macIndex += 4;
 8013e78:	78fb      	ldrb	r3, [r7, #3]
 8013e7a:	3304      	adds	r3, #4
 8013e7c:	70fb      	strb	r3, [r7, #3]
                break;
 8013e7e:	bf00      	nop
 8013e80:	e382      	b.n	8014588 <ProcessMacCommands+0x98c>
            }
            case SRV_MAC_DUTY_CYCLE_REQ:
            {
                Nvm.MacGroup2.MaxDCycle = payload[macIndex++] & 0x0F;
 8013e82:	78fb      	ldrb	r3, [r7, #3]
 8013e84:	1c5a      	adds	r2, r3, #1
 8013e86:	70fa      	strb	r2, [r7, #3]
 8013e88:	461a      	mov	r2, r3
 8013e8a:	687b      	ldr	r3, [r7, #4]
 8013e8c:	4413      	add	r3, r2
 8013e8e:	781b      	ldrb	r3, [r3, #0]
 8013e90:	f003 030f 	and.w	r3, r3, #15
 8013e94:	b2da      	uxtb	r2, r3
 8013e96:	4b46      	ldr	r3, [pc, #280]	; (8013fb0 <ProcessMacCommands+0x3b4>)
 8013e98:	f883 211b 	strb.w	r2, [r3, #283]	; 0x11b
                Nvm.MacGroup2.AggregatedDCycle = 1 << Nvm.MacGroup2.MaxDCycle;
 8013e9c:	4b44      	ldr	r3, [pc, #272]	; (8013fb0 <ProcessMacCommands+0x3b4>)
 8013e9e:	f893 311b 	ldrb.w	r3, [r3, #283]	; 0x11b
 8013ea2:	461a      	mov	r2, r3
 8013ea4:	2301      	movs	r3, #1
 8013ea6:	4093      	lsls	r3, r2
 8013ea8:	b29a      	uxth	r2, r3
 8013eaa:	4b41      	ldr	r3, [pc, #260]	; (8013fb0 <ProcessMacCommands+0x3b4>)
 8013eac:	f8a3 2120 	strh.w	r2, [r3, #288]	; 0x120
                LoRaMacCommandsAddCmd( MOTE_MAC_DUTY_CYCLE_ANS, macCmdPayload, 0 );
 8013eb0:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8013eb4:	2200      	movs	r2, #0
 8013eb6:	4619      	mov	r1, r3
 8013eb8:	2004      	movs	r0, #4
 8013eba:	f003 fbad 	bl	8017618 <LoRaMacCommandsAddCmd>
                break;
 8013ebe:	e363      	b.n	8014588 <ProcessMacCommands+0x98c>
            }
            case SRV_MAC_RX_PARAM_SETUP_REQ:
            {
                RxParamSetupReqParams_t rxParamSetupReq;
                status = 0x07;
 8013ec0:	2307      	movs	r3, #7
 8013ec2:	f887 306b 	strb.w	r3, [r7, #107]	; 0x6b

                rxParamSetupReq.DrOffset = ( payload[macIndex] >> 4 ) & 0x07;
 8013ec6:	78fb      	ldrb	r3, [r7, #3]
 8013ec8:	687a      	ldr	r2, [r7, #4]
 8013eca:	4413      	add	r3, r2
 8013ecc:	781b      	ldrb	r3, [r3, #0]
 8013ece:	091b      	lsrs	r3, r3, #4
 8013ed0:	b2db      	uxtb	r3, r3
 8013ed2:	b25b      	sxtb	r3, r3
 8013ed4:	f003 0307 	and.w	r3, r3, #7
 8013ed8:	b25b      	sxtb	r3, r3
 8013eda:	f887 304d 	strb.w	r3, [r7, #77]	; 0x4d
                rxParamSetupReq.Datarate = payload[macIndex] & 0x0F;
 8013ede:	78fb      	ldrb	r3, [r7, #3]
 8013ee0:	687a      	ldr	r2, [r7, #4]
 8013ee2:	4413      	add	r3, r2
 8013ee4:	781b      	ldrb	r3, [r3, #0]
 8013ee6:	b25b      	sxtb	r3, r3
 8013ee8:	f003 030f 	and.w	r3, r3, #15
 8013eec:	b25b      	sxtb	r3, r3
 8013eee:	f887 304c 	strb.w	r3, [r7, #76]	; 0x4c
                macIndex++;
 8013ef2:	78fb      	ldrb	r3, [r7, #3]
 8013ef4:	3301      	adds	r3, #1
 8013ef6:	70fb      	strb	r3, [r7, #3]

                rxParamSetupReq.Frequency = ( uint32_t ) payload[macIndex++];
 8013ef8:	78fb      	ldrb	r3, [r7, #3]
 8013efa:	1c5a      	adds	r2, r3, #1
 8013efc:	70fa      	strb	r2, [r7, #3]
 8013efe:	461a      	mov	r2, r3
 8013f00:	687b      	ldr	r3, [r7, #4]
 8013f02:	4413      	add	r3, r2
 8013f04:	781b      	ldrb	r3, [r3, #0]
 8013f06:	653b      	str	r3, [r7, #80]	; 0x50
                rxParamSetupReq.Frequency |= ( uint32_t ) payload[macIndex++] << 8;
 8013f08:	78fb      	ldrb	r3, [r7, #3]
 8013f0a:	1c5a      	adds	r2, r3, #1
 8013f0c:	70fa      	strb	r2, [r7, #3]
 8013f0e:	461a      	mov	r2, r3
 8013f10:	687b      	ldr	r3, [r7, #4]
 8013f12:	4413      	add	r3, r2
 8013f14:	781b      	ldrb	r3, [r3, #0]
 8013f16:	021a      	lsls	r2, r3, #8
 8013f18:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8013f1a:	4313      	orrs	r3, r2
 8013f1c:	653b      	str	r3, [r7, #80]	; 0x50
                rxParamSetupReq.Frequency |= ( uint32_t ) payload[macIndex++] << 16;
 8013f1e:	78fb      	ldrb	r3, [r7, #3]
 8013f20:	1c5a      	adds	r2, r3, #1
 8013f22:	70fa      	strb	r2, [r7, #3]
 8013f24:	461a      	mov	r2, r3
 8013f26:	687b      	ldr	r3, [r7, #4]
 8013f28:	4413      	add	r3, r2
 8013f2a:	781b      	ldrb	r3, [r3, #0]
 8013f2c:	041a      	lsls	r2, r3, #16
 8013f2e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8013f30:	4313      	orrs	r3, r2
 8013f32:	653b      	str	r3, [r7, #80]	; 0x50
                rxParamSetupReq.Frequency *= 100;
 8013f34:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8013f36:	2264      	movs	r2, #100	; 0x64
 8013f38:	fb02 f303 	mul.w	r3, r2, r3
 8013f3c:	653b      	str	r3, [r7, #80]	; 0x50

                // Perform request on region
                status = RegionRxParamSetupReq( Nvm.MacGroup2.Region, &rxParamSetupReq );
 8013f3e:	4b1c      	ldr	r3, [pc, #112]	; (8013fb0 <ProcessMacCommands+0x3b4>)
 8013f40:	f893 3048 	ldrb.w	r3, [r3, #72]	; 0x48
 8013f44:	f107 024c 	add.w	r2, r7, #76	; 0x4c
 8013f48:	4611      	mov	r1, r2
 8013f4a:	4618      	mov	r0, r3
 8013f4c:	f005 f9e8 	bl	8019320 <RegionRxParamSetupReq>
 8013f50:	4603      	mov	r3, r0
 8013f52:	f887 306b 	strb.w	r3, [r7, #107]	; 0x6b

                if( ( status & 0x07 ) == 0x07 )
 8013f56:	f897 306b 	ldrb.w	r3, [r7, #107]	; 0x6b
 8013f5a:	f003 0307 	and.w	r3, r3, #7
 8013f5e:	2b07      	cmp	r3, #7
 8013f60:	d117      	bne.n	8013f92 <ProcessMacCommands+0x396>
                {
                    Nvm.MacGroup2.MacParams.Rx2Channel.Datarate = rxParamSetupReq.Datarate;
 8013f62:	f997 304c 	ldrsb.w	r3, [r7, #76]	; 0x4c
 8013f66:	b2da      	uxtb	r2, r3
 8013f68:	4b11      	ldr	r3, [pc, #68]	; (8013fb0 <ProcessMacCommands+0x3b4>)
 8013f6a:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
                    Nvm.MacGroup2.MacParams.RxCChannel.Datarate = rxParamSetupReq.Datarate;
 8013f6e:	f997 304c 	ldrsb.w	r3, [r7, #76]	; 0x4c
 8013f72:	b2da      	uxtb	r2, r3
 8013f74:	4b0e      	ldr	r3, [pc, #56]	; (8013fb0 <ProcessMacCommands+0x3b4>)
 8013f76:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78
                    Nvm.MacGroup2.MacParams.Rx2Channel.Frequency = rxParamSetupReq.Frequency;
 8013f7a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8013f7c:	4a0c      	ldr	r2, [pc, #48]	; (8013fb0 <ProcessMacCommands+0x3b4>)
 8013f7e:	66d3      	str	r3, [r2, #108]	; 0x6c
                    Nvm.MacGroup2.MacParams.RxCChannel.Frequency = rxParamSetupReq.Frequency;
 8013f80:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8013f82:	4a0b      	ldr	r2, [pc, #44]	; (8013fb0 <ProcessMacCommands+0x3b4>)
 8013f84:	6753      	str	r3, [r2, #116]	; 0x74
                    Nvm.MacGroup2.MacParams.Rx1DrOffset = rxParamSetupReq.DrOffset;
 8013f86:	f997 304d 	ldrsb.w	r3, [r7, #77]	; 0x4d
 8013f8a:	b2da      	uxtb	r2, r3
 8013f8c:	4b08      	ldr	r3, [pc, #32]	; (8013fb0 <ProcessMacCommands+0x3b4>)
 8013f8e:	f883 2069 	strb.w	r2, [r3, #105]	; 0x69
                }
                macCmdPayload[0] = status;
 8013f92:	f897 306b 	ldrb.w	r3, [r7, #107]	; 0x6b
 8013f96:	f887 3068 	strb.w	r3, [r7, #104]	; 0x68
                LoRaMacCommandsAddCmd( MOTE_MAC_RX_PARAM_SETUP_ANS, macCmdPayload, 1 );
 8013f9a:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8013f9e:	2201      	movs	r2, #1
 8013fa0:	4619      	mov	r1, r3
 8013fa2:	2005      	movs	r0, #5
 8013fa4:	f003 fb38 	bl	8017618 <LoRaMacCommandsAddCmd>
                break;
 8013fa8:	bf00      	nop
 8013faa:	e2ed      	b.n	8014588 <ProcessMacCommands+0x98c>
 8013fac:	20000914 	.word	0x20000914
 8013fb0:	20000e30 	.word	0x20000e30
 8013fb4:	cccccccd 	.word	0xcccccccd
            }
            case SRV_MAC_DEV_STATUS_REQ:
            {
                uint8_t batteryLevel = BAT_LEVEL_NO_MEASURE;
 8013fb8:	23ff      	movs	r3, #255	; 0xff
 8013fba:	f887 3085 	strb.w	r3, [r7, #133]	; 0x85
                if( ( MacCtx.MacCallbacks != NULL ) && ( MacCtx.MacCallbacks->GetBatteryLevel != NULL ) )
 8013fbe:	4bb7      	ldr	r3, [pc, #732]	; (801429c <ProcessMacCommands+0x6a0>)
 8013fc0:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 8013fc4:	2b00      	cmp	r3, #0
 8013fc6:	d00d      	beq.n	8013fe4 <ProcessMacCommands+0x3e8>
 8013fc8:	4bb4      	ldr	r3, [pc, #720]	; (801429c <ProcessMacCommands+0x6a0>)
 8013fca:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 8013fce:	681b      	ldr	r3, [r3, #0]
 8013fd0:	2b00      	cmp	r3, #0
 8013fd2:	d007      	beq.n	8013fe4 <ProcessMacCommands+0x3e8>
                {
                    batteryLevel = MacCtx.MacCallbacks->GetBatteryLevel( );
 8013fd4:	4bb1      	ldr	r3, [pc, #708]	; (801429c <ProcessMacCommands+0x6a0>)
 8013fd6:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 8013fda:	681b      	ldr	r3, [r3, #0]
 8013fdc:	4798      	blx	r3
 8013fde:	4603      	mov	r3, r0
 8013fe0:	f887 3085 	strb.w	r3, [r7, #133]	; 0x85
                }
                macCmdPayload[0] = batteryLevel;
 8013fe4:	f897 3085 	ldrb.w	r3, [r7, #133]	; 0x85
 8013fe8:	f887 3068 	strb.w	r3, [r7, #104]	; 0x68
                macCmdPayload[1] = ( uint8_t )( snr & 0x3F );
 8013fec:	787b      	ldrb	r3, [r7, #1]
 8013fee:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8013ff2:	b2db      	uxtb	r3, r3
 8013ff4:	f887 3069 	strb.w	r3, [r7, #105]	; 0x69
                LoRaMacCommandsAddCmd( MOTE_MAC_DEV_STATUS_ANS, macCmdPayload, 2 );
 8013ff8:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8013ffc:	2202      	movs	r2, #2
 8013ffe:	4619      	mov	r1, r3
 8014000:	2006      	movs	r0, #6
 8014002:	f003 fb09 	bl	8017618 <LoRaMacCommandsAddCmd>
                break;
 8014006:	e2bf      	b.n	8014588 <ProcessMacCommands+0x98c>
            }
            case SRV_MAC_NEW_CHANNEL_REQ:
            {
                NewChannelReqParams_t newChannelReq;
                ChannelParams_t chParam;
                status = 0x03;
 8014008:	2303      	movs	r3, #3
 801400a:	f887 306b 	strb.w	r3, [r7, #107]	; 0x6b

                newChannelReq.ChannelId = payload[macIndex++];
 801400e:	78fb      	ldrb	r3, [r7, #3]
 8014010:	1c5a      	adds	r2, r3, #1
 8014012:	70fa      	strb	r2, [r7, #3]
 8014014:	461a      	mov	r2, r3
 8014016:	687b      	ldr	r3, [r7, #4]
 8014018:	4413      	add	r3, r2
 801401a:	781b      	ldrb	r3, [r3, #0]
 801401c:	b25b      	sxtb	r3, r3
 801401e:	f887 3048 	strb.w	r3, [r7, #72]	; 0x48
                newChannelReq.NewChannel = &chParam;
 8014022:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8014026:	647b      	str	r3, [r7, #68]	; 0x44

                chParam.Frequency = ( uint32_t ) payload[macIndex++];
 8014028:	78fb      	ldrb	r3, [r7, #3]
 801402a:	1c5a      	adds	r2, r3, #1
 801402c:	70fa      	strb	r2, [r7, #3]
 801402e:	461a      	mov	r2, r3
 8014030:	687b      	ldr	r3, [r7, #4]
 8014032:	4413      	add	r3, r2
 8014034:	781b      	ldrb	r3, [r3, #0]
 8014036:	63bb      	str	r3, [r7, #56]	; 0x38
                chParam.Frequency |= ( uint32_t ) payload[macIndex++] << 8;
 8014038:	78fb      	ldrb	r3, [r7, #3]
 801403a:	1c5a      	adds	r2, r3, #1
 801403c:	70fa      	strb	r2, [r7, #3]
 801403e:	461a      	mov	r2, r3
 8014040:	687b      	ldr	r3, [r7, #4]
 8014042:	4413      	add	r3, r2
 8014044:	781b      	ldrb	r3, [r3, #0]
 8014046:	021a      	lsls	r2, r3, #8
 8014048:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801404a:	4313      	orrs	r3, r2
 801404c:	63bb      	str	r3, [r7, #56]	; 0x38
                chParam.Frequency |= ( uint32_t ) payload[macIndex++] << 16;
 801404e:	78fb      	ldrb	r3, [r7, #3]
 8014050:	1c5a      	adds	r2, r3, #1
 8014052:	70fa      	strb	r2, [r7, #3]
 8014054:	461a      	mov	r2, r3
 8014056:	687b      	ldr	r3, [r7, #4]
 8014058:	4413      	add	r3, r2
 801405a:	781b      	ldrb	r3, [r3, #0]
 801405c:	041a      	lsls	r2, r3, #16
 801405e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014060:	4313      	orrs	r3, r2
 8014062:	63bb      	str	r3, [r7, #56]	; 0x38
                chParam.Frequency *= 100;
 8014064:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8014066:	2264      	movs	r2, #100	; 0x64
 8014068:	fb02 f303 	mul.w	r3, r2, r3
 801406c:	63bb      	str	r3, [r7, #56]	; 0x38
                chParam.Rx1Frequency = 0;
 801406e:	2300      	movs	r3, #0
 8014070:	63fb      	str	r3, [r7, #60]	; 0x3c
                chParam.DrRange.Value = payload[macIndex++];
 8014072:	78fb      	ldrb	r3, [r7, #3]
 8014074:	1c5a      	adds	r2, r3, #1
 8014076:	70fa      	strb	r2, [r7, #3]
 8014078:	461a      	mov	r2, r3
 801407a:	687b      	ldr	r3, [r7, #4]
 801407c:	4413      	add	r3, r2
 801407e:	781b      	ldrb	r3, [r3, #0]
 8014080:	b25b      	sxtb	r3, r3
 8014082:	f887 3040 	strb.w	r3, [r7, #64]	; 0x40

                status = ( uint8_t )RegionNewChannelReq( Nvm.MacGroup2.Region, &newChannelReq );
 8014086:	4b86      	ldr	r3, [pc, #536]	; (80142a0 <ProcessMacCommands+0x6a4>)
 8014088:	f893 3048 	ldrb.w	r3, [r3, #72]	; 0x48
 801408c:	f107 0244 	add.w	r2, r7, #68	; 0x44
 8014090:	4611      	mov	r1, r2
 8014092:	4618      	mov	r0, r3
 8014094:	f005 f957 	bl	8019346 <RegionNewChannelReq>
 8014098:	4603      	mov	r3, r0
 801409a:	b2db      	uxtb	r3, r3
 801409c:	f887 306b 	strb.w	r3, [r7, #107]	; 0x6b

                if( ( int8_t )status >= 0 )
 80140a0:	f897 306b 	ldrb.w	r3, [r7, #107]	; 0x6b
 80140a4:	b25b      	sxtb	r3, r3
 80140a6:	2b00      	cmp	r3, #0
 80140a8:	db0a      	blt.n	80140c0 <ProcessMacCommands+0x4c4>
                {
                    macCmdPayload[0] = status;
 80140aa:	f897 306b 	ldrb.w	r3, [r7, #107]	; 0x6b
 80140ae:	f887 3068 	strb.w	r3, [r7, #104]	; 0x68
                    LoRaMacCommandsAddCmd( MOTE_MAC_NEW_CHANNEL_ANS, macCmdPayload, 1 );
 80140b2:	f107 0368 	add.w	r3, r7, #104	; 0x68
 80140b6:	2201      	movs	r2, #1
 80140b8:	4619      	mov	r1, r3
 80140ba:	2007      	movs	r0, #7
 80140bc:	f003 faac 	bl	8017618 <LoRaMacCommandsAddCmd>
                }
                break;
 80140c0:	bf00      	nop
 80140c2:	e261      	b.n	8014588 <ProcessMacCommands+0x98c>
            }
            case SRV_MAC_RX_TIMING_SETUP_REQ:
            {
                uint8_t delay = payload[macIndex++] & 0x0F;
 80140c4:	78fb      	ldrb	r3, [r7, #3]
 80140c6:	1c5a      	adds	r2, r3, #1
 80140c8:	70fa      	strb	r2, [r7, #3]
 80140ca:	461a      	mov	r2, r3
 80140cc:	687b      	ldr	r3, [r7, #4]
 80140ce:	4413      	add	r3, r2
 80140d0:	781b      	ldrb	r3, [r3, #0]
 80140d2:	f003 030f 	and.w	r3, r3, #15
 80140d6:	f887 3084 	strb.w	r3, [r7, #132]	; 0x84

                if( delay == 0 )
 80140da:	f897 3084 	ldrb.w	r3, [r7, #132]	; 0x84
 80140de:	2b00      	cmp	r3, #0
 80140e0:	d104      	bne.n	80140ec <ProcessMacCommands+0x4f0>
                {
                    delay++;
 80140e2:	f897 3084 	ldrb.w	r3, [r7, #132]	; 0x84
 80140e6:	3301      	adds	r3, #1
 80140e8:	f887 3084 	strb.w	r3, [r7, #132]	; 0x84
                }
                Nvm.MacGroup2.MacParams.ReceiveDelay1 = delay * 1000;
 80140ec:	f897 3084 	ldrb.w	r3, [r7, #132]	; 0x84
 80140f0:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80140f4:	fb02 f303 	mul.w	r3, r2, r3
 80140f8:	461a      	mov	r2, r3
 80140fa:	4b69      	ldr	r3, [pc, #420]	; (80142a0 <ProcessMacCommands+0x6a4>)
 80140fc:	659a      	str	r2, [r3, #88]	; 0x58
                Nvm.MacGroup2.MacParams.ReceiveDelay2 = Nvm.MacGroup2.MacParams.ReceiveDelay1 + 1000;
 80140fe:	4b68      	ldr	r3, [pc, #416]	; (80142a0 <ProcessMacCommands+0x6a4>)
 8014100:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8014102:	f503 737a 	add.w	r3, r3, #1000	; 0x3e8
 8014106:	4a66      	ldr	r2, [pc, #408]	; (80142a0 <ProcessMacCommands+0x6a4>)
 8014108:	65d3      	str	r3, [r2, #92]	; 0x5c
                LoRaMacCommandsAddCmd( MOTE_MAC_RX_TIMING_SETUP_ANS, macCmdPayload, 0 );
 801410a:	f107 0368 	add.w	r3, r7, #104	; 0x68
 801410e:	2200      	movs	r2, #0
 8014110:	4619      	mov	r1, r3
 8014112:	2008      	movs	r0, #8
 8014114:	f003 fa80 	bl	8017618 <LoRaMacCommandsAddCmd>
                break;
 8014118:	e236      	b.n	8014588 <ProcessMacCommands+0x98c>
            case SRV_MAC_TX_PARAM_SETUP_REQ:
            {
                TxParamSetupReqParams_t txParamSetupReq;
                GetPhyParams_t getPhy;
                PhyParam_t phyParam;
                uint8_t eirpDwellTime = payload[macIndex++];
 801411a:	78fb      	ldrb	r3, [r7, #3]
 801411c:	1c5a      	adds	r2, r3, #1
 801411e:	70fa      	strb	r2, [r7, #3]
 8014120:	461a      	mov	r2, r3
 8014122:	687b      	ldr	r3, [r7, #4]
 8014124:	4413      	add	r3, r2
 8014126:	781b      	ldrb	r3, [r3, #0]
 8014128:	f887 3076 	strb.w	r3, [r7, #118]	; 0x76

                txParamSetupReq.UplinkDwellTime = 0;
 801412c:	2300      	movs	r3, #0
 801412e:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34
                txParamSetupReq.DownlinkDwellTime = 0;
 8014132:	2300      	movs	r3, #0
 8014134:	f887 3035 	strb.w	r3, [r7, #53]	; 0x35

                if( ( eirpDwellTime & 0x20 ) == 0x20 )
 8014138:	f897 3076 	ldrb.w	r3, [r7, #118]	; 0x76
 801413c:	f003 0320 	and.w	r3, r3, #32
 8014140:	2b00      	cmp	r3, #0
 8014142:	d002      	beq.n	801414a <ProcessMacCommands+0x54e>
                {
                    txParamSetupReq.DownlinkDwellTime = 1;
 8014144:	2301      	movs	r3, #1
 8014146:	f887 3035 	strb.w	r3, [r7, #53]	; 0x35
                }
                if( ( eirpDwellTime & 0x10 ) == 0x10 )
 801414a:	f897 3076 	ldrb.w	r3, [r7, #118]	; 0x76
 801414e:	f003 0310 	and.w	r3, r3, #16
 8014152:	2b00      	cmp	r3, #0
 8014154:	d002      	beq.n	801415c <ProcessMacCommands+0x560>
                {
                    txParamSetupReq.UplinkDwellTime = 1;
 8014156:	2301      	movs	r3, #1
 8014158:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34
                }
                txParamSetupReq.MaxEirp = eirpDwellTime & 0x0F;
 801415c:	f897 3076 	ldrb.w	r3, [r7, #118]	; 0x76
 8014160:	f003 030f 	and.w	r3, r3, #15
 8014164:	b2db      	uxtb	r3, r3
 8014166:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36

                // Check the status for correctness
                if( RegionTxParamSetupReq( Nvm.MacGroup2.Region, &txParamSetupReq ) != -1 )
 801416a:	4b4d      	ldr	r3, [pc, #308]	; (80142a0 <ProcessMacCommands+0x6a4>)
 801416c:	f893 3048 	ldrb.w	r3, [r3, #72]	; 0x48
 8014170:	f107 0234 	add.w	r2, r7, #52	; 0x34
 8014174:	4611      	mov	r1, r2
 8014176:	4618      	mov	r0, r3
 8014178:	f005 f8f8 	bl	801936c <RegionTxParamSetupReq>
 801417c:	4603      	mov	r3, r0
 801417e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8014182:	d03b      	beq.n	80141fc <ProcessMacCommands+0x600>
                {
                    // Accept command
                    Nvm.MacGroup2.MacParams.UplinkDwellTime = txParamSetupReq.UplinkDwellTime;
 8014184:	f897 2034 	ldrb.w	r2, [r7, #52]	; 0x34
 8014188:	4b45      	ldr	r3, [pc, #276]	; (80142a0 <ProcessMacCommands+0x6a4>)
 801418a:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c
                    Nvm.MacGroup2.MacParams.DownlinkDwellTime = txParamSetupReq.DownlinkDwellTime;
 801418e:	f897 2035 	ldrb.w	r2, [r7, #53]	; 0x35
 8014192:	4b43      	ldr	r3, [pc, #268]	; (80142a0 <ProcessMacCommands+0x6a4>)
 8014194:	f883 207d 	strb.w	r2, [r3, #125]	; 0x7d
                    Nvm.MacGroup2.MacParams.MaxEirp = LoRaMacMaxEirpTable[txParamSetupReq.MaxEirp];
 8014198:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
 801419c:	461a      	mov	r2, r3
 801419e:	4b41      	ldr	r3, [pc, #260]	; (80142a4 <ProcessMacCommands+0x6a8>)
 80141a0:	5c9b      	ldrb	r3, [r3, r2]
 80141a2:	4618      	mov	r0, r3
 80141a4:	f7ec fdc8 	bl	8000d38 <__aeabi_ui2f>
 80141a8:	4603      	mov	r3, r0
 80141aa:	4a3d      	ldr	r2, [pc, #244]	; (80142a0 <ProcessMacCommands+0x6a4>)
 80141ac:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
                    // Update the datarate in case of the new configuration limits it
                    getPhy.Attribute = PHY_MIN_TX_DR;
 80141b0:	2302      	movs	r3, #2
 80141b2:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
                    getPhy.UplinkDwellTime = Nvm.MacGroup2.MacParams.UplinkDwellTime;
 80141b6:	4b3a      	ldr	r3, [pc, #232]	; (80142a0 <ProcessMacCommands+0x6a4>)
 80141b8:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 80141bc:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
                    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 80141c0:	4b37      	ldr	r3, [pc, #220]	; (80142a0 <ProcessMacCommands+0x6a4>)
 80141c2:	f893 3048 	ldrb.w	r3, [r3, #72]	; 0x48
 80141c6:	f107 022c 	add.w	r2, r7, #44	; 0x2c
 80141ca:	4611      	mov	r1, r2
 80141cc:	4618      	mov	r0, r3
 80141ce:	f004 ffd0 	bl	8019172 <RegionGetPhyParam>
 80141d2:	4603      	mov	r3, r0
 80141d4:	62bb      	str	r3, [r7, #40]	; 0x28
                    Nvm.MacGroup1.ChannelsDatarate = MAX( Nvm.MacGroup1.ChannelsDatarate, ( int8_t )phyParam.Value );
 80141d6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80141d8:	b25a      	sxtb	r2, r3
 80141da:	4b31      	ldr	r3, [pc, #196]	; (80142a0 <ProcessMacCommands+0x6a4>)
 80141dc:	f993 3039 	ldrsb.w	r3, [r3, #57]	; 0x39
 80141e0:	4293      	cmp	r3, r2
 80141e2:	bfb8      	it	lt
 80141e4:	4613      	movlt	r3, r2
 80141e6:	b25a      	sxtb	r2, r3
 80141e8:	4b2d      	ldr	r3, [pc, #180]	; (80142a0 <ProcessMacCommands+0x6a4>)
 80141ea:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

                    // Add command response
                    LoRaMacCommandsAddCmd( MOTE_MAC_TX_PARAM_SETUP_ANS, macCmdPayload, 0 );
 80141ee:	f107 0368 	add.w	r3, r7, #104	; 0x68
 80141f2:	2200      	movs	r2, #0
 80141f4:	4619      	mov	r1, r3
 80141f6:	2009      	movs	r0, #9
 80141f8:	f003 fa0e 	bl	8017618 <LoRaMacCommandsAddCmd>
                }
                break;
 80141fc:	bf00      	nop
 80141fe:	e1c3      	b.n	8014588 <ProcessMacCommands+0x98c>
            }
#endif /* LORAMAC_VERSION */
            case SRV_MAC_DL_CHANNEL_REQ:
            {
                DlChannelReqParams_t dlChannelReq;
                status = 0x03;
 8014200:	2303      	movs	r3, #3
 8014202:	f887 306b 	strb.w	r3, [r7, #107]	; 0x6b

                dlChannelReq.ChannelId = payload[macIndex++];
 8014206:	78fb      	ldrb	r3, [r7, #3]
 8014208:	1c5a      	adds	r2, r3, #1
 801420a:	70fa      	strb	r2, [r7, #3]
 801420c:	461a      	mov	r2, r3
 801420e:	687b      	ldr	r3, [r7, #4]
 8014210:	4413      	add	r3, r2
 8014212:	781b      	ldrb	r3, [r3, #0]
 8014214:	f887 3020 	strb.w	r3, [r7, #32]
                dlChannelReq.Rx1Frequency = ( uint32_t ) payload[macIndex++];
 8014218:	78fb      	ldrb	r3, [r7, #3]
 801421a:	1c5a      	adds	r2, r3, #1
 801421c:	70fa      	strb	r2, [r7, #3]
 801421e:	461a      	mov	r2, r3
 8014220:	687b      	ldr	r3, [r7, #4]
 8014222:	4413      	add	r3, r2
 8014224:	781b      	ldrb	r3, [r3, #0]
 8014226:	627b      	str	r3, [r7, #36]	; 0x24
                dlChannelReq.Rx1Frequency |= ( uint32_t ) payload[macIndex++] << 8;
 8014228:	78fb      	ldrb	r3, [r7, #3]
 801422a:	1c5a      	adds	r2, r3, #1
 801422c:	70fa      	strb	r2, [r7, #3]
 801422e:	461a      	mov	r2, r3
 8014230:	687b      	ldr	r3, [r7, #4]
 8014232:	4413      	add	r3, r2
 8014234:	781b      	ldrb	r3, [r3, #0]
 8014236:	021a      	lsls	r2, r3, #8
 8014238:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801423a:	4313      	orrs	r3, r2
 801423c:	627b      	str	r3, [r7, #36]	; 0x24
                dlChannelReq.Rx1Frequency |= ( uint32_t ) payload[macIndex++] << 16;
 801423e:	78fb      	ldrb	r3, [r7, #3]
 8014240:	1c5a      	adds	r2, r3, #1
 8014242:	70fa      	strb	r2, [r7, #3]
 8014244:	461a      	mov	r2, r3
 8014246:	687b      	ldr	r3, [r7, #4]
 8014248:	4413      	add	r3, r2
 801424a:	781b      	ldrb	r3, [r3, #0]
 801424c:	041a      	lsls	r2, r3, #16
 801424e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8014250:	4313      	orrs	r3, r2
 8014252:	627b      	str	r3, [r7, #36]	; 0x24
                dlChannelReq.Rx1Frequency *= 100;
 8014254:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8014256:	2264      	movs	r2, #100	; 0x64
 8014258:	fb02 f303 	mul.w	r3, r2, r3
 801425c:	627b      	str	r3, [r7, #36]	; 0x24

                status = ( uint8_t )RegionDlChannelReq( Nvm.MacGroup2.Region, &dlChannelReq );
 801425e:	4b10      	ldr	r3, [pc, #64]	; (80142a0 <ProcessMacCommands+0x6a4>)
 8014260:	f893 3048 	ldrb.w	r3, [r3, #72]	; 0x48
 8014264:	f107 0220 	add.w	r2, r7, #32
 8014268:	4611      	mov	r1, r2
 801426a:	4618      	mov	r0, r3
 801426c:	f005 f891 	bl	8019392 <RegionDlChannelReq>
 8014270:	4603      	mov	r3, r0
 8014272:	b2db      	uxtb	r3, r3
 8014274:	f887 306b 	strb.w	r3, [r7, #107]	; 0x6b

                if( ( int8_t )status >= 0 )
 8014278:	f897 306b 	ldrb.w	r3, [r7, #107]	; 0x6b
 801427c:	b25b      	sxtb	r3, r3
 801427e:	2b00      	cmp	r3, #0
 8014280:	db0a      	blt.n	8014298 <ProcessMacCommands+0x69c>
                {
                    macCmdPayload[0] = status;
 8014282:	f897 306b 	ldrb.w	r3, [r7, #107]	; 0x6b
 8014286:	f887 3068 	strb.w	r3, [r7, #104]	; 0x68
                    LoRaMacCommandsAddCmd( MOTE_MAC_DL_CHANNEL_ANS, macCmdPayload, 1 );
 801428a:	f107 0368 	add.w	r3, r7, #104	; 0x68
 801428e:	2201      	movs	r2, #1
 8014290:	4619      	mov	r1, r3
 8014292:	200a      	movs	r0, #10
 8014294:	f003 f9c0 	bl	8017618 <LoRaMacCommandsAddCmd>
                }
                break;
 8014298:	bf00      	nop
 801429a:	e175      	b.n	8014588 <ProcessMacCommands+0x98c>
 801429c:	20000914 	.word	0x20000914
 80142a0:	20000e30 	.word	0x20000e30
 80142a4:	08021e38 	.word	0x08021e38
#endif /* LORAMAC_VERSION */
            case SRV_MAC_DEVICE_TIME_ANS:
            {
                // The mote time can be updated only when the time is received in classA
                // receive windows only.
                if( LoRaMacConfirmQueueIsCmdActive( MLME_DEVICE_TIME ) == true )
 80142a8:	2009      	movs	r0, #9
 80142aa:	f003 fced 	bl	8017c88 <LoRaMacConfirmQueueIsCmdActive>
 80142ae:	4603      	mov	r3, r0
 80142b0:	2b00      	cmp	r3, #0
 80142b2:	f000 8084 	beq.w	80143be <ProcessMacCommands+0x7c2>
                {
                    LoRaMacConfirmQueueSetStatus( LORAMAC_EVENT_INFO_STATUS_OK, MLME_DEVICE_TIME );
 80142b6:	2109      	movs	r1, #9
 80142b8:	2000      	movs	r0, #0
 80142ba:	f003 fc59 	bl	8017b70 <LoRaMacConfirmQueueSetStatus>

                    SysTime_t gpsEpochTime = { 0 };
 80142be:	f107 0318 	add.w	r3, r7, #24
 80142c2:	2200      	movs	r2, #0
 80142c4:	601a      	str	r2, [r3, #0]
 80142c6:	605a      	str	r2, [r3, #4]
                    SysTime_t sysTime = { 0 };
 80142c8:	f107 0310 	add.w	r3, r7, #16
 80142cc:	2200      	movs	r2, #0
 80142ce:	601a      	str	r2, [r3, #0]
 80142d0:	605a      	str	r2, [r3, #4]
                    SysTime_t sysTimeCurrent = { 0 };
 80142d2:	f107 0308 	add.w	r3, r7, #8
 80142d6:	2200      	movs	r2, #0
 80142d8:	601a      	str	r2, [r3, #0]
 80142da:	605a      	str	r2, [r3, #4]

                    gpsEpochTime.Seconds = ( uint32_t )payload[macIndex++];
 80142dc:	78fb      	ldrb	r3, [r7, #3]
 80142de:	1c5a      	adds	r2, r3, #1
 80142e0:	70fa      	strb	r2, [r7, #3]
 80142e2:	461a      	mov	r2, r3
 80142e4:	687b      	ldr	r3, [r7, #4]
 80142e6:	4413      	add	r3, r2
 80142e8:	781b      	ldrb	r3, [r3, #0]
 80142ea:	61bb      	str	r3, [r7, #24]
                    gpsEpochTime.Seconds |= ( uint32_t )payload[macIndex++] << 8;
 80142ec:	78fb      	ldrb	r3, [r7, #3]
 80142ee:	1c5a      	adds	r2, r3, #1
 80142f0:	70fa      	strb	r2, [r7, #3]
 80142f2:	461a      	mov	r2, r3
 80142f4:	687b      	ldr	r3, [r7, #4]
 80142f6:	4413      	add	r3, r2
 80142f8:	781b      	ldrb	r3, [r3, #0]
 80142fa:	021a      	lsls	r2, r3, #8
 80142fc:	69bb      	ldr	r3, [r7, #24]
 80142fe:	4313      	orrs	r3, r2
 8014300:	61bb      	str	r3, [r7, #24]
                    gpsEpochTime.Seconds |= ( uint32_t )payload[macIndex++] << 16;
 8014302:	78fb      	ldrb	r3, [r7, #3]
 8014304:	1c5a      	adds	r2, r3, #1
 8014306:	70fa      	strb	r2, [r7, #3]
 8014308:	461a      	mov	r2, r3
 801430a:	687b      	ldr	r3, [r7, #4]
 801430c:	4413      	add	r3, r2
 801430e:	781b      	ldrb	r3, [r3, #0]
 8014310:	041a      	lsls	r2, r3, #16
 8014312:	69bb      	ldr	r3, [r7, #24]
 8014314:	4313      	orrs	r3, r2
 8014316:	61bb      	str	r3, [r7, #24]
                    gpsEpochTime.Seconds |= ( uint32_t )payload[macIndex++] << 24;
 8014318:	78fb      	ldrb	r3, [r7, #3]
 801431a:	1c5a      	adds	r2, r3, #1
 801431c:	70fa      	strb	r2, [r7, #3]
 801431e:	461a      	mov	r2, r3
 8014320:	687b      	ldr	r3, [r7, #4]
 8014322:	4413      	add	r3, r2
 8014324:	781b      	ldrb	r3, [r3, #0]
 8014326:	061a      	lsls	r2, r3, #24
 8014328:	69bb      	ldr	r3, [r7, #24]
 801432a:	4313      	orrs	r3, r2
 801432c:	61bb      	str	r3, [r7, #24]
                    gpsEpochTime.SubSeconds = payload[macIndex++];
 801432e:	78fb      	ldrb	r3, [r7, #3]
 8014330:	1c5a      	adds	r2, r3, #1
 8014332:	70fa      	strb	r2, [r7, #3]
 8014334:	461a      	mov	r2, r3
 8014336:	687b      	ldr	r3, [r7, #4]
 8014338:	4413      	add	r3, r2
 801433a:	781b      	ldrb	r3, [r3, #0]
 801433c:	b21b      	sxth	r3, r3
 801433e:	83bb      	strh	r3, [r7, #28]

                    // Convert the fractional second received in ms
                    // round( pow( 0.5, 8.0 ) * 1000 ) = 3.90625
                    gpsEpochTime.SubSeconds = ( int16_t )( ( ( int32_t )gpsEpochTime.SubSeconds * 1000 ) >> 8 );
 8014340:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 8014344:	461a      	mov	r2, r3
 8014346:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 801434a:	fb02 f303 	mul.w	r3, r2, r3
 801434e:	121b      	asrs	r3, r3, #8
 8014350:	b21b      	sxth	r3, r3
 8014352:	83bb      	strh	r3, [r7, #28]

                    // Copy received GPS Epoch time into system time
                    sysTime = gpsEpochTime;
 8014354:	f107 0310 	add.w	r3, r7, #16
 8014358:	f107 0218 	add.w	r2, r7, #24
 801435c:	e892 0003 	ldmia.w	r2, {r0, r1}
 8014360:	e883 0003 	stmia.w	r3, {r0, r1}
                    // Add Unix to Gps epoch offset. The system time is based on Unix time.
                    sysTime.Seconds += UNIX_GPS_EPOCH_OFFSET;
 8014364:	693a      	ldr	r2, [r7, #16]
 8014366:	4b8f      	ldr	r3, [pc, #572]	; (80145a4 <ProcessMacCommands+0x9a8>)
 8014368:	4413      	add	r3, r2
 801436a:	613b      	str	r3, [r7, #16]

                    // Compensate time difference between Tx Done time and now
                    sysTimeCurrent = SysTimeGet( );
 801436c:	f107 0308 	add.w	r3, r7, #8
 8014370:	4618      	mov	r0, r3
 8014372:	f00a fee9 	bl	801f148 <SysTimeGet>
                    sysTime = SysTimeAdd( sysTimeCurrent, SysTimeSub( sysTime, MacCtx.LastTxSysTime ) );
 8014376:	f107 006c 	add.w	r0, r7, #108	; 0x6c
 801437a:	4b8b      	ldr	r3, [pc, #556]	; (80145a8 <ProcessMacCommands+0x9ac>)
 801437c:	f8d3 233c 	ldr.w	r2, [r3, #828]	; 0x33c
 8014380:	9200      	str	r2, [sp, #0]
 8014382:	f8d3 3338 	ldr.w	r3, [r3, #824]	; 0x338
 8014386:	f107 0210 	add.w	r2, r7, #16
 801438a:	ca06      	ldmia	r2, {r1, r2}
 801438c:	f00a fe75 	bl	801f07a <SysTimeSub>
 8014390:	f107 0010 	add.w	r0, r7, #16
 8014394:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8014396:	9300      	str	r3, [sp, #0]
 8014398:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 801439a:	f107 0208 	add.w	r2, r7, #8
 801439e:	ca06      	ldmia	r2, {r1, r2}
 80143a0:	f00a fe32 	bl	801f008 <SysTimeAdd>

                    // Apply the new system time.
                    SysTimeSet( sysTime );
 80143a4:	f107 0310 	add.w	r3, r7, #16
 80143a8:	e893 0003 	ldmia.w	r3, {r0, r1}
 80143ac:	f00a fe9e 	bl	801f0ec <SysTimeSet>
                    LoRaMacClassBDeviceTimeAns( );
 80143b0:	f002 ffd0 	bl	8017354 <LoRaMacClassBDeviceTimeAns>
                    MacCtx.McpsIndication.DeviceTimeAnsReceived = true;
 80143b4:	4b7c      	ldr	r3, [pc, #496]	; (80145a8 <ProcessMacCommands+0x9ac>)
 80143b6:	2201      	movs	r2, #1
 80143b8:	f883 2438 	strb.w	r2, [r3, #1080]	; 0x438
 80143bc:	e0e4      	b.n	8014588 <ProcessMacCommands+0x98c>
                }
                else
                {
#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
                    // In case of other receive windows the Device Time Answer is not received.
                    MacCtx.McpsIndication.DeviceTimeAnsReceived = false;
 80143be:	4b7a      	ldr	r3, [pc, #488]	; (80145a8 <ProcessMacCommands+0x9ac>)
 80143c0:	2200      	movs	r2, #0
 80143c2:	f883 2438 	strb.w	r2, [r3, #1080]	; 0x438
#endif /* LORAMAC_VERSION */
                }
                break;
 80143c6:	e0df      	b.n	8014588 <ProcessMacCommands+0x98c>
            }
            case SRV_MAC_PING_SLOT_INFO_ANS:
            {
                if( LoRaMacConfirmQueueIsCmdActive( MLME_PING_SLOT_INFO ) == true )
 80143c8:	200c      	movs	r0, #12
 80143ca:	f003 fc5d 	bl	8017c88 <LoRaMacConfirmQueueIsCmdActive>
 80143ce:	4603      	mov	r3, r0
 80143d0:	2b00      	cmp	r3, #0
 80143d2:	f000 80d9 	beq.w	8014588 <ProcessMacCommands+0x98c>
                {
                    LoRaMacConfirmQueueSetStatus( LORAMAC_EVENT_INFO_STATUS_OK, MLME_PING_SLOT_INFO );
 80143d6:	210c      	movs	r1, #12
 80143d8:	2000      	movs	r0, #0
 80143da:	f003 fbc9 	bl	8017b70 <LoRaMacConfirmQueueSetStatus>
                    // According to the specification, it is not allowed to process this answer in
                    // a ping or multicast slot
                    if( ( MacCtx.RxSlot != RX_SLOT_WIN_CLASS_B_PING_SLOT ) && ( MacCtx.RxSlot != RX_SLOT_WIN_CLASS_B_MULTICAST_SLOT ) )
 80143de:	4b72      	ldr	r3, [pc, #456]	; (80145a8 <ProcessMacCommands+0x9ac>)
 80143e0:	f893 3490 	ldrb.w	r3, [r3, #1168]	; 0x490
 80143e4:	2b04      	cmp	r3, #4
 80143e6:	f000 80cf 	beq.w	8014588 <ProcessMacCommands+0x98c>
 80143ea:	4b6f      	ldr	r3, [pc, #444]	; (80145a8 <ProcessMacCommands+0x9ac>)
 80143ec:	f893 3490 	ldrb.w	r3, [r3, #1168]	; 0x490
 80143f0:	2b05      	cmp	r3, #5
 80143f2:	f000 80c9 	beq.w	8014588 <ProcessMacCommands+0x98c>
                    {
                        LoRaMacClassBPingSlotInfoAns( );
 80143f6:	f002 ff8e 	bl	8017316 <LoRaMacClassBPingSlotInfoAns>
                    }
                }
                break;
 80143fa:	e0c5      	b.n	8014588 <ProcessMacCommands+0x98c>
            }
            case SRV_MAC_PING_SLOT_CHANNEL_REQ:
            {
                uint8_t status = 0x03;
 80143fc:	2303      	movs	r3, #3
 80143fe:	f887 307c 	strb.w	r3, [r7, #124]	; 0x7c
                uint32_t frequency = 0;
 8014402:	2300      	movs	r3, #0
 8014404:	67bb      	str	r3, [r7, #120]	; 0x78
                uint8_t datarate;

                frequency = ( uint32_t )payload[macIndex++];
 8014406:	78fb      	ldrb	r3, [r7, #3]
 8014408:	1c5a      	adds	r2, r3, #1
 801440a:	70fa      	strb	r2, [r7, #3]
 801440c:	461a      	mov	r2, r3
 801440e:	687b      	ldr	r3, [r7, #4]
 8014410:	4413      	add	r3, r2
 8014412:	781b      	ldrb	r3, [r3, #0]
 8014414:	67bb      	str	r3, [r7, #120]	; 0x78
                frequency |= ( uint32_t )payload[macIndex++] << 8;
 8014416:	78fb      	ldrb	r3, [r7, #3]
 8014418:	1c5a      	adds	r2, r3, #1
 801441a:	70fa      	strb	r2, [r7, #3]
 801441c:	461a      	mov	r2, r3
 801441e:	687b      	ldr	r3, [r7, #4]
 8014420:	4413      	add	r3, r2
 8014422:	781b      	ldrb	r3, [r3, #0]
 8014424:	021b      	lsls	r3, r3, #8
 8014426:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8014428:	4313      	orrs	r3, r2
 801442a:	67bb      	str	r3, [r7, #120]	; 0x78
                frequency |= ( uint32_t )payload[macIndex++] << 16;
 801442c:	78fb      	ldrb	r3, [r7, #3]
 801442e:	1c5a      	adds	r2, r3, #1
 8014430:	70fa      	strb	r2, [r7, #3]
 8014432:	461a      	mov	r2, r3
 8014434:	687b      	ldr	r3, [r7, #4]
 8014436:	4413      	add	r3, r2
 8014438:	781b      	ldrb	r3, [r3, #0]
 801443a:	041b      	lsls	r3, r3, #16
 801443c:	6fba      	ldr	r2, [r7, #120]	; 0x78
 801443e:	4313      	orrs	r3, r2
 8014440:	67bb      	str	r3, [r7, #120]	; 0x78
                frequency *= 100;
 8014442:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8014444:	2264      	movs	r2, #100	; 0x64
 8014446:	fb02 f303 	mul.w	r3, r2, r3
 801444a:	67bb      	str	r3, [r7, #120]	; 0x78
                datarate = payload[macIndex++] & 0x0F;
 801444c:	78fb      	ldrb	r3, [r7, #3]
 801444e:	1c5a      	adds	r2, r3, #1
 8014450:	70fa      	strb	r2, [r7, #3]
 8014452:	461a      	mov	r2, r3
 8014454:	687b      	ldr	r3, [r7, #4]
 8014456:	4413      	add	r3, r2
 8014458:	781b      	ldrb	r3, [r3, #0]
 801445a:	f003 030f 	and.w	r3, r3, #15
 801445e:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77

                status = LoRaMacClassBPingSlotChannelReq( datarate, frequency );
 8014462:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 8014466:	6fb9      	ldr	r1, [r7, #120]	; 0x78
 8014468:	4618      	mov	r0, r3
 801446a:	f002 ff5a 	bl	8017322 <LoRaMacClassBPingSlotChannelReq>
 801446e:	4603      	mov	r3, r0
 8014470:	f887 307c 	strb.w	r3, [r7, #124]	; 0x7c
                macCmdPayload[0] = status;
 8014474:	f897 307c 	ldrb.w	r3, [r7, #124]	; 0x7c
 8014478:	f887 3068 	strb.w	r3, [r7, #104]	; 0x68
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
                LoRaMacCommandsAddCmd( MOTE_MAC_PING_SLOT_FREQ_ANS, macCmdPayload, 1 );
#elif (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
                LoRaMacCommandsAddCmd( MOTE_MAC_PING_SLOT_CHANNEL_ANS, macCmdPayload, 1 );
 801447c:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8014480:	2201      	movs	r2, #1
 8014482:	4619      	mov	r1, r3
 8014484:	2011      	movs	r0, #17
 8014486:	f003 f8c7 	bl	8017618 <LoRaMacCommandsAddCmd>
#endif /* LORAMAC_VERSION */
                break;
 801448a:	e07d      	b.n	8014588 <ProcessMacCommands+0x98c>
            }
            case SRV_MAC_BEACON_TIMING_ANS:
            {
                if( LoRaMacConfirmQueueIsCmdActive( MLME_BEACON_TIMING ) == true )
 801448c:	200d      	movs	r0, #13
 801448e:	f003 fbfb 	bl	8017c88 <LoRaMacConfirmQueueIsCmdActive>
 8014492:	4603      	mov	r3, r0
 8014494:	2b00      	cmp	r3, #0
 8014496:	d077      	beq.n	8014588 <ProcessMacCommands+0x98c>
                {
                    LoRaMacConfirmQueueSetStatus( LORAMAC_EVENT_INFO_STATUS_OK, MLME_BEACON_TIMING );
 8014498:	210d      	movs	r1, #13
 801449a:	2000      	movs	r0, #0
 801449c:	f003 fb68 	bl	8017b70 <LoRaMacConfirmQueueSetStatus>
                    uint16_t beaconTimingDelay = 0;
 80144a0:	2300      	movs	r3, #0
 80144a2:	f8a7 307e 	strh.w	r3, [r7, #126]	; 0x7e
                    uint8_t beaconTimingChannel = 0;
 80144a6:	2300      	movs	r3, #0
 80144a8:	f887 307d 	strb.w	r3, [r7, #125]	; 0x7d

                    beaconTimingDelay = ( uint16_t )payload[macIndex++];
 80144ac:	78fb      	ldrb	r3, [r7, #3]
 80144ae:	1c5a      	adds	r2, r3, #1
 80144b0:	70fa      	strb	r2, [r7, #3]
 80144b2:	461a      	mov	r2, r3
 80144b4:	687b      	ldr	r3, [r7, #4]
 80144b6:	4413      	add	r3, r2
 80144b8:	781b      	ldrb	r3, [r3, #0]
 80144ba:	f8a7 307e 	strh.w	r3, [r7, #126]	; 0x7e
                    beaconTimingDelay |= ( uint16_t )payload[macIndex++] << 8;
 80144be:	78fb      	ldrb	r3, [r7, #3]
 80144c0:	1c5a      	adds	r2, r3, #1
 80144c2:	70fa      	strb	r2, [r7, #3]
 80144c4:	461a      	mov	r2, r3
 80144c6:	687b      	ldr	r3, [r7, #4]
 80144c8:	4413      	add	r3, r2
 80144ca:	781b      	ldrb	r3, [r3, #0]
 80144cc:	021b      	lsls	r3, r3, #8
 80144ce:	b21a      	sxth	r2, r3
 80144d0:	f9b7 307e 	ldrsh.w	r3, [r7, #126]	; 0x7e
 80144d4:	4313      	orrs	r3, r2
 80144d6:	b21b      	sxth	r3, r3
 80144d8:	f8a7 307e 	strh.w	r3, [r7, #126]	; 0x7e
                    beaconTimingChannel = payload[macIndex++];
 80144dc:	78fb      	ldrb	r3, [r7, #3]
 80144de:	1c5a      	adds	r2, r3, #1
 80144e0:	70fa      	strb	r2, [r7, #3]
 80144e2:	461a      	mov	r2, r3
 80144e4:	687b      	ldr	r3, [r7, #4]
 80144e6:	4413      	add	r3, r2
 80144e8:	781b      	ldrb	r3, [r3, #0]
 80144ea:	f887 307d 	strb.w	r3, [r7, #125]	; 0x7d

                    LoRaMacClassBBeaconTimingAns( beaconTimingDelay, beaconTimingChannel, RxDoneParams.LastRxDone );
 80144ee:	4b2f      	ldr	r3, [pc, #188]	; (80145ac <ProcessMacCommands+0x9b0>)
 80144f0:	681a      	ldr	r2, [r3, #0]
 80144f2:	f897 107d 	ldrb.w	r1, [r7, #125]	; 0x7d
 80144f6:	f8b7 307e 	ldrh.w	r3, [r7, #126]	; 0x7e
 80144fa:	4618      	mov	r0, r3
 80144fc:	f002 ff1d 	bl	801733a <LoRaMacClassBBeaconTimingAns>
                }
                break;
 8014500:	e042      	b.n	8014588 <ProcessMacCommands+0x98c>
            }
            case SRV_MAC_BEACON_FREQ_REQ:
                {
                    uint32_t frequency = 0;
 8014502:	2300      	movs	r3, #0
 8014504:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80

                    frequency = ( uint32_t )payload[macIndex++];
 8014508:	78fb      	ldrb	r3, [r7, #3]
 801450a:	1c5a      	adds	r2, r3, #1
 801450c:	70fa      	strb	r2, [r7, #3]
 801450e:	461a      	mov	r2, r3
 8014510:	687b      	ldr	r3, [r7, #4]
 8014512:	4413      	add	r3, r2
 8014514:	781b      	ldrb	r3, [r3, #0]
 8014516:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
                    frequency |= ( uint32_t )payload[macIndex++] << 8;
 801451a:	78fb      	ldrb	r3, [r7, #3]
 801451c:	1c5a      	adds	r2, r3, #1
 801451e:	70fa      	strb	r2, [r7, #3]
 8014520:	461a      	mov	r2, r3
 8014522:	687b      	ldr	r3, [r7, #4]
 8014524:	4413      	add	r3, r2
 8014526:	781b      	ldrb	r3, [r3, #0]
 8014528:	021b      	lsls	r3, r3, #8
 801452a:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 801452e:	4313      	orrs	r3, r2
 8014530:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
                    frequency |= ( uint32_t )payload[macIndex++] << 16;
 8014534:	78fb      	ldrb	r3, [r7, #3]
 8014536:	1c5a      	adds	r2, r3, #1
 8014538:	70fa      	strb	r2, [r7, #3]
 801453a:	461a      	mov	r2, r3
 801453c:	687b      	ldr	r3, [r7, #4]
 801453e:	4413      	add	r3, r2
 8014540:	781b      	ldrb	r3, [r3, #0]
 8014542:	041b      	lsls	r3, r3, #16
 8014544:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8014548:	4313      	orrs	r3, r2
 801454a:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
                    frequency *= 100;
 801454e:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8014552:	2264      	movs	r2, #100	; 0x64
 8014554:	fb02 f303 	mul.w	r3, r2, r3
 8014558:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80

                    if( LoRaMacClassBBeaconFreqReq( frequency ) == true )
 801455c:	f8d7 0080 	ldr.w	r0, [r7, #128]	; 0x80
 8014560:	f002 fefe 	bl	8017360 <LoRaMacClassBBeaconFreqReq>
 8014564:	4603      	mov	r3, r0
 8014566:	2b00      	cmp	r3, #0
 8014568:	d003      	beq.n	8014572 <ProcessMacCommands+0x976>
                    {
                        macCmdPayload[0] = 1;
 801456a:	2301      	movs	r3, #1
 801456c:	f887 3068 	strb.w	r3, [r7, #104]	; 0x68
 8014570:	e002      	b.n	8014578 <ProcessMacCommands+0x97c>
                    }
                    else
                    {
                        macCmdPayload[0] = 0;
 8014572:	2300      	movs	r3, #0
 8014574:	f887 3068 	strb.w	r3, [r7, #104]	; 0x68
                    }
                    LoRaMacCommandsAddCmd( MOTE_MAC_BEACON_FREQ_ANS, macCmdPayload, 1 );
 8014578:	f107 0368 	add.w	r3, r7, #104	; 0x68
 801457c:	2201      	movs	r2, #1
 801457e:	4619      	mov	r1, r3
 8014580:	2013      	movs	r0, #19
 8014582:	f003 f849 	bl	8017618 <LoRaMacCommandsAddCmd>
                }
                break;
 8014586:	bf00      	nop
    while( macIndex < commandsSize )
 8014588:	78fa      	ldrb	r2, [r7, #3]
 801458a:	78bb      	ldrb	r3, [r7, #2]
 801458c:	429a      	cmp	r2, r3
 801458e:	f4ff ab57 	bcc.w	8013c40 <ProcessMacCommands+0x44>
 8014592:	e004      	b.n	801459e <ProcessMacCommands+0x9a2>
        return;
 8014594:	bf00      	nop
 8014596:	e002      	b.n	801459e <ProcessMacCommands+0x9a2>
            return;
 8014598:	bf00      	nop
 801459a:	e000      	b.n	801459e <ProcessMacCommands+0x9a2>
            default:
                // Unknown command. ABORT MAC commands processing
                return;
 801459c:	bf00      	nop
        }
    }
}
 801459e:	378c      	adds	r7, #140	; 0x8c
 80145a0:	46bd      	mov	sp, r7
 80145a2:	bd90      	pop	{r4, r7, pc}
 80145a4:	12d53d80 	.word	0x12d53d80
 80145a8:	20000914 	.word	0x20000914
 80145ac:	20001a60 	.word	0x20001a60

080145b0 <Send>:

static LoRaMacStatus_t Send( LoRaMacHeader_t* macHdr, uint8_t fPort, void* fBuffer, uint16_t fBufferSize, bool allowDelayedTx )
{
 80145b0:	b580      	push	{r7, lr}
 80145b2:	b08e      	sub	sp, #56	; 0x38
 80145b4:	af02      	add	r7, sp, #8
 80145b6:	60f8      	str	r0, [r7, #12]
 80145b8:	607a      	str	r2, [r7, #4]
 80145ba:	461a      	mov	r2, r3
 80145bc:	460b      	mov	r3, r1
 80145be:	72fb      	strb	r3, [r7, #11]
 80145c0:	4613      	mov	r3, r2
 80145c2:	813b      	strh	r3, [r7, #8]
    LoRaMacFrameCtrl_t fCtrl;
    LoRaMacStatus_t status = LORAMAC_STATUS_PARAMETER_INVALID;
 80145c4:	2303      	movs	r3, #3
 80145c6:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    int8_t datarate = Nvm.MacGroup1.ChannelsDatarate;
 80145ca:	4b66      	ldr	r3, [pc, #408]	; (8014764 <Send+0x1b4>)
 80145cc:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80145d0:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
    int8_t txPower = Nvm.MacGroup1.ChannelsTxPower;
 80145d4:	4b63      	ldr	r3, [pc, #396]	; (8014764 <Send+0x1b4>)
 80145d6:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80145da:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
    uint32_t adrAckCounter = Nvm.MacGroup1.AdrAckCounter;
 80145de:	4b61      	ldr	r3, [pc, #388]	; (8014764 <Send+0x1b4>)
 80145e0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80145e2:	62bb      	str	r3, [r7, #40]	; 0x28
    CalcNextAdrParams_t adrNext;

    // Check if we are joined
    if( Nvm.MacGroup2.NetworkActivation == ACTIVATION_TYPE_NONE )
 80145e4:	4b5f      	ldr	r3, [pc, #380]	; (8014764 <Send+0x1b4>)
 80145e6:	f893 3130 	ldrb.w	r3, [r3, #304]	; 0x130
 80145ea:	2b00      	cmp	r3, #0
 80145ec:	d101      	bne.n	80145f2 <Send+0x42>
    {
        return LORAMAC_STATUS_NO_NETWORK_JOINED;
 80145ee:	2307      	movs	r3, #7
 80145f0:	e0b4      	b.n	801475c <Send+0x1ac>
    }
    if( Nvm.MacGroup2.MaxDCycle == 0 )
 80145f2:	4b5c      	ldr	r3, [pc, #368]	; (8014764 <Send+0x1b4>)
 80145f4:	f893 311b 	ldrb.w	r3, [r3, #283]	; 0x11b
 80145f8:	2b00      	cmp	r3, #0
 80145fa:	d102      	bne.n	8014602 <Send+0x52>
    {
        Nvm.MacGroup1.AggregatedTimeOff = 0;
 80145fc:	4b59      	ldr	r3, [pc, #356]	; (8014764 <Send+0x1b4>)
 80145fe:	2200      	movs	r2, #0
 8014600:	631a      	str	r2, [r3, #48]	; 0x30
    }

    fCtrl.Value = 0;
 8014602:	2300      	movs	r3, #0
 8014604:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
    fCtrl.Bits.FOptsLen      = 0;
 8014608:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 801460c:	f36f 0303 	bfc	r3, #0, #4
 8014610:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
    fCtrl.Bits.Adr           = Nvm.MacGroup2.AdrCtrlOn;
 8014614:	4b53      	ldr	r3, [pc, #332]	; (8014764 <Send+0x1b4>)
 8014616:	f893 211a 	ldrb.w	r2, [r3, #282]	; 0x11a
 801461a:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 801461e:	f362 13c7 	bfi	r3, r2, #7, #1
 8014622:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c

    // Check class b
    if( Nvm.MacGroup2.DeviceClass == CLASS_B )
 8014626:	4b4f      	ldr	r3, [pc, #316]	; (8014764 <Send+0x1b4>)
 8014628:	f893 3118 	ldrb.w	r3, [r3, #280]	; 0x118
 801462c:	2b01      	cmp	r3, #1
 801462e:	d106      	bne.n	801463e <Send+0x8e>
    {
        fCtrl.Bits.FPending      = 1;
 8014630:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8014634:	f043 0310 	orr.w	r3, r3, #16
 8014638:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
 801463c:	e005      	b.n	801464a <Send+0x9a>
    }
    else
    {
        fCtrl.Bits.FPending      = 0;
 801463e:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8014642:	f36f 1304 	bfc	r3, #4, #1
 8014646:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
    }

    // Check server ack
    if( Nvm.MacGroup1.SrvAckRequested == true )
 801464a:	4b46      	ldr	r3, [pc, #280]	; (8014764 <Send+0x1b4>)
 801464c:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8014650:	2b00      	cmp	r3, #0
 8014652:	d005      	beq.n	8014660 <Send+0xb0>
    {
        fCtrl.Bits.Ack = 1;
 8014654:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8014658:	f043 0320 	orr.w	r3, r3, #32
 801465c:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
    }

    // ADR next request
    adrNext.UpdateChanMask = true;
 8014660:	2301      	movs	r3, #1
 8014662:	753b      	strb	r3, [r7, #20]
    adrNext.AdrEnabled = fCtrl.Bits.Adr;
 8014664:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8014668:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 801466c:	b2db      	uxtb	r3, r3
 801466e:	2b00      	cmp	r3, #0
 8014670:	bf14      	ite	ne
 8014672:	2301      	movne	r3, #1
 8014674:	2300      	moveq	r3, #0
 8014676:	b2db      	uxtb	r3, r3
 8014678:	757b      	strb	r3, [r7, #21]
    adrNext.AdrAckCounter = Nvm.MacGroup1.AdrAckCounter;
 801467a:	4b3a      	ldr	r3, [pc, #232]	; (8014764 <Send+0x1b4>)
 801467c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 801467e:	61bb      	str	r3, [r7, #24]
    adrNext.AdrAckLimit = Nvm.MacGroup2.MacParams.AdrAckLimit;
 8014680:	4b38      	ldr	r3, [pc, #224]	; (8014764 <Send+0x1b4>)
 8014682:	f8b3 3088 	ldrh.w	r3, [r3, #136]	; 0x88
 8014686:	83bb      	strh	r3, [r7, #28]
    adrNext.AdrAckDelay = Nvm.MacGroup2.MacParams.AdrAckDelay;
 8014688:	4b36      	ldr	r3, [pc, #216]	; (8014764 <Send+0x1b4>)
 801468a:	f8b3 308a 	ldrh.w	r3, [r3, #138]	; 0x8a
 801468e:	83fb      	strh	r3, [r7, #30]
    adrNext.Datarate = Nvm.MacGroup1.ChannelsDatarate;
 8014690:	4b34      	ldr	r3, [pc, #208]	; (8014764 <Send+0x1b4>)
 8014692:	f993 3039 	ldrsb.w	r3, [r3, #57]	; 0x39
 8014696:	f887 3020 	strb.w	r3, [r7, #32]
    adrNext.TxPower = Nvm.MacGroup1.ChannelsTxPower;
 801469a:	4b32      	ldr	r3, [pc, #200]	; (8014764 <Send+0x1b4>)
 801469c:	f993 3038 	ldrsb.w	r3, [r3, #56]	; 0x38
 80146a0:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
    adrNext.UplinkDwellTime =  Nvm.MacGroup2.MacParams.UplinkDwellTime;
 80146a4:	4b2f      	ldr	r3, [pc, #188]	; (8014764 <Send+0x1b4>)
 80146a6:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 80146aa:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    adrNext.Region = Nvm.MacGroup2.Region;
 80146ae:	4b2d      	ldr	r3, [pc, #180]	; (8014764 <Send+0x1b4>)
 80146b0:	f893 3048 	ldrb.w	r3, [r3, #72]	; 0x48
 80146b4:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
    adrNext.Version = Nvm.MacGroup2.Version;
    fCtrl.Bits.AdrAckReq = LoRaMacAdrCalcNext( &adrNext, &Nvm.MacGroup1.ChannelsDatarate,
                                               &Nvm.MacGroup1.ChannelsTxPower, &adrAckCounter );
#elif (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    adrNext.NbTrans = Nvm.MacGroup2.MacParams.ChannelsNbTrans;
 80146b8:	4b2a      	ldr	r3, [pc, #168]	; (8014764 <Send+0x1b4>)
 80146ba:	f893 3068 	ldrb.w	r3, [r3, #104]	; 0x68
 80146be:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
    fCtrl.Bits.AdrAckReq = LoRaMacAdrCalcNext( &adrNext, &Nvm.MacGroup1.ChannelsDatarate,
 80146c2:	f107 0014 	add.w	r0, r7, #20
 80146c6:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80146ca:	9300      	str	r3, [sp, #0]
 80146cc:	4b26      	ldr	r3, [pc, #152]	; (8014768 <Send+0x1b8>)
 80146ce:	4a27      	ldr	r2, [pc, #156]	; (801476c <Send+0x1bc>)
 80146d0:	4927      	ldr	r1, [pc, #156]	; (8014770 <Send+0x1c0>)
 80146d2:	f002 fcbf 	bl	8017054 <LoRaMacAdrCalcNext>
 80146d6:	4603      	mov	r3, r0
 80146d8:	461a      	mov	r2, r3
 80146da:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 80146de:	f362 1386 	bfi	r3, r2, #6, #1
 80146e2:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
                                               &Nvm.MacGroup1.ChannelsTxPower,
                                               &Nvm.MacGroup2.MacParams.ChannelsNbTrans, &adrAckCounter );
#endif /* LORAMAC_VERSION */

    // Prepare the frame
    status = PrepareFrame( macHdr, &fCtrl, fPort, fBuffer, fBufferSize );
 80146e6:	7afa      	ldrb	r2, [r7, #11]
 80146e8:	f107 012c 	add.w	r1, r7, #44	; 0x2c
 80146ec:	893b      	ldrh	r3, [r7, #8]
 80146ee:	9300      	str	r3, [sp, #0]
 80146f0:	687b      	ldr	r3, [r7, #4]
 80146f2:	68f8      	ldr	r0, [r7, #12]
 80146f4:	f000 fc72 	bl	8014fdc <PrepareFrame>
 80146f8:	4603      	mov	r3, r0
 80146fa:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

    // Validate status
    if( ( status == LORAMAC_STATUS_OK ) || ( status == LORAMAC_STATUS_SKIPPED_APP_DATA ) )
 80146fe:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8014702:	2b00      	cmp	r3, #0
 8014704:	d003      	beq.n	801470e <Send+0x15e>
 8014706:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 801470a:	2b0a      	cmp	r3, #10
 801470c:	d107      	bne.n	801471e <Send+0x16e>
    {
        // Schedule frame, do not allow delayed transmissions
        status = ScheduleTx( allowDelayedTx );
 801470e:	f897 3038 	ldrb.w	r3, [r7, #56]	; 0x38
 8014712:	4618      	mov	r0, r3
 8014714:	f000 f962 	bl	80149dc <ScheduleTx>
 8014718:	4603      	mov	r3, r0
 801471a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    }

    // Post processing
    if( status != LORAMAC_STATUS_OK )
 801471e:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8014722:	2b00      	cmp	r3, #0
 8014724:	d00a      	beq.n	801473c <Send+0x18c>
    {
        // Bad case - restore
        // Store local variables
        Nvm.MacGroup1.ChannelsDatarate = datarate;
 8014726:	4a0f      	ldr	r2, [pc, #60]	; (8014764 <Send+0x1b4>)
 8014728:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 801472c:	f882 3039 	strb.w	r3, [r2, #57]	; 0x39
        Nvm.MacGroup1.ChannelsTxPower = txPower;
 8014730:	4a0c      	ldr	r2, [pc, #48]	; (8014764 <Send+0x1b4>)
 8014732:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 8014736:	f882 3038 	strb.w	r3, [r2, #56]	; 0x38
 801473a:	e00d      	b.n	8014758 <Send+0x1a8>
    }
    else
    {
        // Good case
        Nvm.MacGroup1.SrvAckRequested = false;
 801473c:	4b09      	ldr	r3, [pc, #36]	; (8014764 <Send+0x1b4>)
 801473e:	2200      	movs	r2, #0
 8014740:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
        Nvm.MacGroup1.AdrAckCounter = adrAckCounter;
 8014744:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8014746:	4a07      	ldr	r2, [pc, #28]	; (8014764 <Send+0x1b4>)
 8014748:	6293      	str	r3, [r2, #40]	; 0x28
        // Remove all none sticky MAC commands
        if( LoRaMacCommandsRemoveNoneStickyCmds( ) != LORAMAC_COMMANDS_SUCCESS )
 801474a:	f003 f80b 	bl	8017764 <LoRaMacCommandsRemoveNoneStickyCmds>
 801474e:	4603      	mov	r3, r0
 8014750:	2b00      	cmp	r3, #0
 8014752:	d001      	beq.n	8014758 <Send+0x1a8>
        {
            return LORAMAC_STATUS_MAC_COMMAD_ERROR;
 8014754:	2313      	movs	r3, #19
 8014756:	e001      	b.n	801475c <Send+0x1ac>
        }
    }
    return status;
 8014758:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 801475c:	4618      	mov	r0, r3
 801475e:	3730      	adds	r7, #48	; 0x30
 8014760:	46bd      	mov	sp, r7
 8014762:	bd80      	pop	{r7, pc}
 8014764:	20000e30 	.word	0x20000e30
 8014768:	20000e98 	.word	0x20000e98
 801476c:	20000e68 	.word	0x20000e68
 8014770:	20000e69 	.word	0x20000e69

08014774 <SendReJoinReq>:

static LoRaMacStatus_t SendReJoinReq( JoinReqIdentifier_t joinReqType )
{
 8014774:	b580      	push	{r7, lr}
 8014776:	b084      	sub	sp, #16
 8014778:	af00      	add	r7, sp, #0
 801477a:	4603      	mov	r3, r0
 801477c:	71fb      	strb	r3, [r7, #7]
    LoRaMacStatus_t status = LORAMAC_STATUS_OK;
 801477e:	2300      	movs	r3, #0
 8014780:	73bb      	strb	r3, [r7, #14]
    LoRaMacHeader_t macHdr;
    macHdr.Value = 0;
 8014782:	2300      	movs	r3, #0
 8014784:	733b      	strb	r3, [r7, #12]
    bool allowDelayedTx = true;
 8014786:	2301      	movs	r3, #1
 8014788:	73fb      	strb	r3, [r7, #15]

    // Setup join/rejoin message
    switch( joinReqType )
 801478a:	79fb      	ldrb	r3, [r7, #7]
 801478c:	2bff      	cmp	r3, #255	; 0xff
 801478e:	d11f      	bne.n	80147d0 <SendReJoinReq+0x5c>
            break;
        }
#endif /* LORAMAC_VERSION */
        case JOIN_REQ:
        {
            SwitchClass( CLASS_A );
 8014790:	2000      	movs	r0, #0
 8014792:	f7ff f8f9 	bl	8013988 <SwitchClass>

            MacCtx.TxMsg.Type = LORAMAC_MSG_TYPE_JOIN_REQUEST;
 8014796:	4b15      	ldr	r3, [pc, #84]	; (80147ec <SendReJoinReq+0x78>)
 8014798:	2200      	movs	r2, #0
 801479a:	f883 2104 	strb.w	r2, [r3, #260]	; 0x104
            MacCtx.TxMsg.Message.JoinReq.Buffer = MacCtx.PktBuffer;
 801479e:	4b13      	ldr	r3, [pc, #76]	; (80147ec <SendReJoinReq+0x78>)
 80147a0:	4a13      	ldr	r2, [pc, #76]	; (80147f0 <SendReJoinReq+0x7c>)
 80147a2:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
            MacCtx.TxMsg.Message.JoinReq.BufSize = LORAMAC_PHY_MAXPAYLOAD;
 80147a6:	4b11      	ldr	r3, [pc, #68]	; (80147ec <SendReJoinReq+0x78>)
 80147a8:	22ff      	movs	r2, #255	; 0xff
 80147aa:	f883 210c 	strb.w	r2, [r3, #268]	; 0x10c

            macHdr.Bits.MType = FRAME_TYPE_JOIN_REQ;
 80147ae:	7b3b      	ldrb	r3, [r7, #12]
 80147b0:	f36f 1347 	bfc	r3, #5, #3
 80147b4:	733b      	strb	r3, [r7, #12]
            MacCtx.TxMsg.Message.JoinReq.MHDR.Value = macHdr.Value;
 80147b6:	7b3a      	ldrb	r2, [r7, #12]
 80147b8:	4b0c      	ldr	r3, [pc, #48]	; (80147ec <SendReJoinReq+0x78>)
 80147ba:	f883 210d 	strb.w	r2, [r3, #269]	; 0x10d

            SecureElementGetJoinEui( MacCtx.TxMsg.Message.JoinReq.JoinEUI );
 80147be:	480d      	ldr	r0, [pc, #52]	; (80147f4 <SendReJoinReq+0x80>)
 80147c0:	f7fb ff38 	bl	8010634 <SecureElementGetJoinEui>
            SecureElementGetDevEui( MacCtx.TxMsg.Message.JoinReq.DevEUI );
 80147c4:	480c      	ldr	r0, [pc, #48]	; (80147f8 <SendReJoinReq+0x84>)
 80147c6:	f7fb ff05 	bl	80105d4 <SecureElementGetDevEui>

            allowDelayedTx = false;
 80147ca:	2300      	movs	r3, #0
 80147cc:	73fb      	strb	r3, [r7, #15]

            break;
 80147ce:	e002      	b.n	80147d6 <SendReJoinReq+0x62>
        }
        default:
            status = LORAMAC_STATUS_SERVICE_UNKNOWN;
 80147d0:	2302      	movs	r3, #2
 80147d2:	73bb      	strb	r3, [r7, #14]
            break;
 80147d4:	bf00      	nop
    }

    // Schedule frame
    status = ScheduleTx( allowDelayedTx );
 80147d6:	7bfb      	ldrb	r3, [r7, #15]
 80147d8:	4618      	mov	r0, r3
 80147da:	f000 f8ff 	bl	80149dc <ScheduleTx>
 80147de:	4603      	mov	r3, r0
 80147e0:	73bb      	strb	r3, [r7, #14]
    return status;
 80147e2:	7bbb      	ldrb	r3, [r7, #14]
}
 80147e4:	4618      	mov	r0, r3
 80147e6:	3710      	adds	r7, #16
 80147e8:	46bd      	mov	sp, r7
 80147ea:	bd80      	pop	{r7, pc}
 80147ec:	20000914 	.word	0x20000914
 80147f0:	20000916 	.word	0x20000916
 80147f4:	20000a22 	.word	0x20000a22
 80147f8:	20000a2a 	.word	0x20000a2a

080147fc <CheckForClassBCollision>:

static LoRaMacStatus_t CheckForClassBCollision( void )
{
 80147fc:	b580      	push	{r7, lr}
 80147fe:	af00      	add	r7, sp, #0
    if( LoRaMacClassBIsBeaconExpected( ) == true )
 8014800:	f002 fd38 	bl	8017274 <LoRaMacClassBIsBeaconExpected>
 8014804:	4603      	mov	r3, r0
 8014806:	2b00      	cmp	r3, #0
 8014808:	d001      	beq.n	801480e <CheckForClassBCollision+0x12>
    {
        return LORAMAC_STATUS_BUSY_BEACON_RESERVED_TIME;
 801480a:	230e      	movs	r3, #14
 801480c:	e013      	b.n	8014836 <CheckForClassBCollision+0x3a>
    }

    if( Nvm.MacGroup2.DeviceClass == CLASS_B )
 801480e:	4b0b      	ldr	r3, [pc, #44]	; (801483c <CheckForClassBCollision+0x40>)
 8014810:	f893 3118 	ldrb.w	r3, [r3, #280]	; 0x118
 8014814:	2b01      	cmp	r3, #1
 8014816:	d10d      	bne.n	8014834 <CheckForClassBCollision+0x38>
    {
        if( LoRaMacClassBIsPingExpected( ) == true )
 8014818:	f002 fd33 	bl	8017282 <LoRaMacClassBIsPingExpected>
 801481c:	4603      	mov	r3, r0
 801481e:	2b00      	cmp	r3, #0
 8014820:	d001      	beq.n	8014826 <CheckForClassBCollision+0x2a>
        {
            return LORAMAC_STATUS_BUSY_PING_SLOT_WINDOW_TIME;
 8014822:	230f      	movs	r3, #15
 8014824:	e007      	b.n	8014836 <CheckForClassBCollision+0x3a>
        }
        else if( LoRaMacClassBIsMulticastExpected( ) == true )
 8014826:	f002 fd33 	bl	8017290 <LoRaMacClassBIsMulticastExpected>
 801482a:	4603      	mov	r3, r0
 801482c:	2b00      	cmp	r3, #0
 801482e:	d001      	beq.n	8014834 <CheckForClassBCollision+0x38>
        {
            return LORAMAC_STATUS_BUSY_PING_SLOT_WINDOW_TIME;
 8014830:	230f      	movs	r3, #15
 8014832:	e000      	b.n	8014836 <CheckForClassBCollision+0x3a>
        }
    }
    return LORAMAC_STATUS_OK;
 8014834:	2300      	movs	r3, #0
}
 8014836:	4618      	mov	r0, r3
 8014838:	bd80      	pop	{r7, pc}
 801483a:	bf00      	nop
 801483c:	20000e30 	.word	0x20000e30

08014840 <ComputeRxWindowParameters>:

static void ComputeRxWindowParameters( void )
{
 8014840:	b590      	push	{r4, r7, lr}
 8014842:	b083      	sub	sp, #12
 8014844:	af02      	add	r7, sp, #8
    // Compute Rx1 windows parameters
    RegionComputeRxWindowParameters( Nvm.MacGroup2.Region,
 8014846:	4b2d      	ldr	r3, [pc, #180]	; (80148fc <ComputeRxWindowParameters+0xbc>)
 8014848:	f893 4048 	ldrb.w	r4, [r3, #72]	; 0x48
                                     RegionApplyDrOffset( Nvm.MacGroup2.Region,
 801484c:	4b2b      	ldr	r3, [pc, #172]	; (80148fc <ComputeRxWindowParameters+0xbc>)
 801484e:	f893 0048 	ldrb.w	r0, [r3, #72]	; 0x48
 8014852:	4b2a      	ldr	r3, [pc, #168]	; (80148fc <ComputeRxWindowParameters+0xbc>)
 8014854:	f893 107d 	ldrb.w	r1, [r3, #125]	; 0x7d
 8014858:	4b28      	ldr	r3, [pc, #160]	; (80148fc <ComputeRxWindowParameters+0xbc>)
 801485a:	f993 2039 	ldrsb.w	r2, [r3, #57]	; 0x39
                                                          Nvm.MacGroup2.MacParams.DownlinkDwellTime,
                                                          Nvm.MacGroup1.ChannelsDatarate,
                                                          Nvm.MacGroup2.MacParams.Rx1DrOffset ),
 801485e:	4b27      	ldr	r3, [pc, #156]	; (80148fc <ComputeRxWindowParameters+0xbc>)
 8014860:	f893 3069 	ldrb.w	r3, [r3, #105]	; 0x69
                                     RegionApplyDrOffset( Nvm.MacGroup2.Region,
 8014864:	b25b      	sxtb	r3, r3
 8014866:	f004 fdd9 	bl	801941c <RegionApplyDrOffset>
 801486a:	4603      	mov	r3, r0
    RegionComputeRxWindowParameters( Nvm.MacGroup2.Region,
 801486c:	b259      	sxtb	r1, r3
 801486e:	4b23      	ldr	r3, [pc, #140]	; (80148fc <ComputeRxWindowParameters+0xbc>)
 8014870:	f893 2050 	ldrb.w	r2, [r3, #80]	; 0x50
 8014874:	4b21      	ldr	r3, [pc, #132]	; (80148fc <ComputeRxWindowParameters+0xbc>)
 8014876:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8014878:	4821      	ldr	r0, [pc, #132]	; (8014900 <ComputeRxWindowParameters+0xc0>)
 801487a:	9000      	str	r0, [sp, #0]
 801487c:	4620      	mov	r0, r4
 801487e:	f004 fcef 	bl	8019260 <RegionComputeRxWindowParameters>
                                     Nvm.MacGroup2.MacParams.MinRxSymbols,
                                     Nvm.MacGroup2.MacParams.SystemMaxRxError,
                                     &MacCtx.RxWindow1Config );
    // Compute Rx2 windows parameters
    RegionComputeRxWindowParameters( Nvm.MacGroup2.Region,
 8014882:	4b1e      	ldr	r3, [pc, #120]	; (80148fc <ComputeRxWindowParameters+0xbc>)
 8014884:	f893 0048 	ldrb.w	r0, [r3, #72]	; 0x48
                                     Nvm.MacGroup2.MacParams.Rx2Channel.Datarate,
 8014888:	4b1c      	ldr	r3, [pc, #112]	; (80148fc <ComputeRxWindowParameters+0xbc>)
 801488a:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
    RegionComputeRxWindowParameters( Nvm.MacGroup2.Region,
 801488e:	b259      	sxtb	r1, r3
 8014890:	4b1a      	ldr	r3, [pc, #104]	; (80148fc <ComputeRxWindowParameters+0xbc>)
 8014892:	f893 2050 	ldrb.w	r2, [r3, #80]	; 0x50
 8014896:	4b19      	ldr	r3, [pc, #100]	; (80148fc <ComputeRxWindowParameters+0xbc>)
 8014898:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 801489a:	4c1a      	ldr	r4, [pc, #104]	; (8014904 <ComputeRxWindowParameters+0xc4>)
 801489c:	9400      	str	r4, [sp, #0]
 801489e:	f004 fcdf 	bl	8019260 <RegionComputeRxWindowParameters>
                                     Nvm.MacGroup2.MacParams.MinRxSymbols,
                                     Nvm.MacGroup2.MacParams.SystemMaxRxError,
                                     &MacCtx.RxWindow2Config );

    // Default setup, in case the device joined
    MacCtx.RxWindow1Delay = Nvm.MacGroup2.MacParams.ReceiveDelay1 + MacCtx.RxWindow1Config.WindowOffset;
 80148a2:	4b16      	ldr	r3, [pc, #88]	; (80148fc <ComputeRxWindowParameters+0xbc>)
 80148a4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80148a6:	4a18      	ldr	r2, [pc, #96]	; (8014908 <ComputeRxWindowParameters+0xc8>)
 80148a8:	f8d2 23c4 	ldr.w	r2, [r2, #964]	; 0x3c4
 80148ac:	4413      	add	r3, r2
 80148ae:	4a16      	ldr	r2, [pc, #88]	; (8014908 <ComputeRxWindowParameters+0xc8>)
 80148b0:	f8c2 33b0 	str.w	r3, [r2, #944]	; 0x3b0
    MacCtx.RxWindow2Delay = Nvm.MacGroup2.MacParams.ReceiveDelay2 + MacCtx.RxWindow2Config.WindowOffset;
 80148b4:	4b11      	ldr	r3, [pc, #68]	; (80148fc <ComputeRxWindowParameters+0xbc>)
 80148b6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80148b8:	4a13      	ldr	r2, [pc, #76]	; (8014908 <ComputeRxWindowParameters+0xc8>)
 80148ba:	f8d2 23dc 	ldr.w	r2, [r2, #988]	; 0x3dc
 80148be:	4413      	add	r3, r2
 80148c0:	4a11      	ldr	r2, [pc, #68]	; (8014908 <ComputeRxWindowParameters+0xc8>)
 80148c2:	f8c2 33b4 	str.w	r3, [r2, #948]	; 0x3b4

    if( MacCtx.TxMsg.Type != LORAMAC_MSG_TYPE_DATA )
 80148c6:	4b10      	ldr	r3, [pc, #64]	; (8014908 <ComputeRxWindowParameters+0xc8>)
 80148c8:	f893 3104 	ldrb.w	r3, [r3, #260]	; 0x104
 80148cc:	2b04      	cmp	r3, #4
 80148ce:	d011      	beq.n	80148f4 <ComputeRxWindowParameters+0xb4>
    {
        MacCtx.RxWindow1Delay = Nvm.MacGroup2.MacParams.JoinAcceptDelay1 + MacCtx.RxWindow1Config.WindowOffset;
 80148d0:	4b0a      	ldr	r3, [pc, #40]	; (80148fc <ComputeRxWindowParameters+0xbc>)
 80148d2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80148d4:	4a0c      	ldr	r2, [pc, #48]	; (8014908 <ComputeRxWindowParameters+0xc8>)
 80148d6:	f8d2 23c4 	ldr.w	r2, [r2, #964]	; 0x3c4
 80148da:	4413      	add	r3, r2
 80148dc:	4a0a      	ldr	r2, [pc, #40]	; (8014908 <ComputeRxWindowParameters+0xc8>)
 80148de:	f8c2 33b0 	str.w	r3, [r2, #944]	; 0x3b0
        MacCtx.RxWindow2Delay = Nvm.MacGroup2.MacParams.JoinAcceptDelay2 + MacCtx.RxWindow2Config.WindowOffset;
 80148e2:	4b06      	ldr	r3, [pc, #24]	; (80148fc <ComputeRxWindowParameters+0xbc>)
 80148e4:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80148e6:	4a08      	ldr	r2, [pc, #32]	; (8014908 <ComputeRxWindowParameters+0xc8>)
 80148e8:	f8d2 23dc 	ldr.w	r2, [r2, #988]	; 0x3dc
 80148ec:	4413      	add	r3, r2
 80148ee:	4a06      	ldr	r2, [pc, #24]	; (8014908 <ComputeRxWindowParameters+0xc8>)
 80148f0:	f8c2 33b4 	str.w	r3, [r2, #948]	; 0x3b4
    }
}
 80148f4:	bf00      	nop
 80148f6:	3704      	adds	r7, #4
 80148f8:	46bd      	mov	sp, r7
 80148fa:	bd90      	pop	{r4, r7, pc}
 80148fc:	20000e30 	.word	0x20000e30
 8014900:	20000ccc 	.word	0x20000ccc
 8014904:	20000ce4 	.word	0x20000ce4
 8014908:	20000914 	.word	0x20000914

0801490c <VerifyTxFrame>:

static LoRaMacStatus_t VerifyTxFrame( void )
{
 801490c:	b580      	push	{r7, lr}
 801490e:	b082      	sub	sp, #8
 8014910:	af00      	add	r7, sp, #0
    size_t macCmdsSize = 0;
 8014912:	2300      	movs	r3, #0
 8014914:	607b      	str	r3, [r7, #4]

    if( Nvm.MacGroup2.NetworkActivation != ACTIVATION_TYPE_NONE )
 8014916:	4b13      	ldr	r3, [pc, #76]	; (8014964 <VerifyTxFrame+0x58>)
 8014918:	f893 3130 	ldrb.w	r3, [r3, #304]	; 0x130
 801491c:	2b00      	cmp	r3, #0
 801491e:	d01b      	beq.n	8014958 <VerifyTxFrame+0x4c>
    {
        if( LoRaMacCommandsGetSizeSerializedCmds( &macCmdsSize ) != LORAMAC_COMMANDS_SUCCESS )
 8014920:	1d3b      	adds	r3, r7, #4
 8014922:	4618      	mov	r0, r3
 8014924:	f002 ff6e 	bl	8017804 <LoRaMacCommandsGetSizeSerializedCmds>
 8014928:	4603      	mov	r3, r0
 801492a:	2b00      	cmp	r3, #0
 801492c:	d001      	beq.n	8014932 <VerifyTxFrame+0x26>
        {
            return LORAMAC_STATUS_MAC_COMMAD_ERROR;
 801492e:	2313      	movs	r3, #19
 8014930:	e013      	b.n	801495a <VerifyTxFrame+0x4e>
        }

        if( ValidatePayloadLength( MacCtx.AppDataSize, Nvm.MacGroup1.ChannelsDatarate, macCmdsSize ) == false )
 8014932:	4b0d      	ldr	r3, [pc, #52]	; (8014968 <VerifyTxFrame+0x5c>)
 8014934:	f893 3237 	ldrb.w	r3, [r3, #567]	; 0x237
 8014938:	4a0a      	ldr	r2, [pc, #40]	; (8014964 <VerifyTxFrame+0x58>)
 801493a:	f992 1039 	ldrsb.w	r1, [r2, #57]	; 0x39
 801493e:	687a      	ldr	r2, [r7, #4]
 8014940:	b2d2      	uxtb	r2, r2
 8014942:	4618      	mov	r0, r3
 8014944:	f7ff f932 	bl	8013bac <ValidatePayloadLength>
 8014948:	4603      	mov	r3, r0
 801494a:	f083 0301 	eor.w	r3, r3, #1
 801494e:	b2db      	uxtb	r3, r3
 8014950:	2b00      	cmp	r3, #0
 8014952:	d001      	beq.n	8014958 <VerifyTxFrame+0x4c>
        {
            return LORAMAC_STATUS_LENGTH_ERROR;
 8014954:	2308      	movs	r3, #8
 8014956:	e000      	b.n	801495a <VerifyTxFrame+0x4e>
        }
    }
    return LORAMAC_STATUS_OK;
 8014958:	2300      	movs	r3, #0
}
 801495a:	4618      	mov	r0, r3
 801495c:	3708      	adds	r7, #8
 801495e:	46bd      	mov	sp, r7
 8014960:	bd80      	pop	{r7, pc}
 8014962:	bf00      	nop
 8014964:	20000e30 	.word	0x20000e30
 8014968:	20000914 	.word	0x20000914

0801496c <SerializeTxFrame>:

static LoRaMacStatus_t SerializeTxFrame( void )
{
 801496c:	b580      	push	{r7, lr}
 801496e:	b082      	sub	sp, #8
 8014970:	af00      	add	r7, sp, #0
    LoRaMacSerializerStatus_t serializeStatus;

    switch( MacCtx.TxMsg.Type )
 8014972:	4b18      	ldr	r3, [pc, #96]	; (80149d4 <SerializeTxFrame+0x68>)
 8014974:	f893 3104 	ldrb.w	r3, [r3, #260]	; 0x104
 8014978:	2b00      	cmp	r3, #0
 801497a:	d002      	beq.n	8014982 <SerializeTxFrame+0x16>
 801497c:	2b04      	cmp	r3, #4
 801497e:	d011      	beq.n	80149a4 <SerializeTxFrame+0x38>
 8014980:	e021      	b.n	80149c6 <SerializeTxFrame+0x5a>
    {
        case LORAMAC_MSG_TYPE_JOIN_REQUEST:
            serializeStatus = LoRaMacSerializerJoinRequest( &MacCtx.TxMsg.Message.JoinReq );
 8014982:	4815      	ldr	r0, [pc, #84]	; (80149d8 <SerializeTxFrame+0x6c>)
 8014984:	f004 fa6c 	bl	8018e60 <LoRaMacSerializerJoinRequest>
 8014988:	4603      	mov	r3, r0
 801498a:	71fb      	strb	r3, [r7, #7]
            if( LORAMAC_SERIALIZER_SUCCESS != serializeStatus )
 801498c:	79fb      	ldrb	r3, [r7, #7]
 801498e:	2b00      	cmp	r3, #0
 8014990:	d001      	beq.n	8014996 <SerializeTxFrame+0x2a>
            {
                return LORAMAC_STATUS_CRYPTO_ERROR;
 8014992:	2311      	movs	r3, #17
 8014994:	e01a      	b.n	80149cc <SerializeTxFrame+0x60>
            }
            MacCtx.PktBufferLen = MacCtx.TxMsg.Message.JoinReq.BufSize;
 8014996:	4b0f      	ldr	r3, [pc, #60]	; (80149d4 <SerializeTxFrame+0x68>)
 8014998:	f893 310c 	ldrb.w	r3, [r3, #268]	; 0x10c
 801499c:	b29a      	uxth	r2, r3
 801499e:	4b0d      	ldr	r3, [pc, #52]	; (80149d4 <SerializeTxFrame+0x68>)
 80149a0:	801a      	strh	r2, [r3, #0]
            break;
 80149a2:	e012      	b.n	80149ca <SerializeTxFrame+0x5e>
            }
            MacCtx.PktBufferLen = MacCtx.TxMsg.Message.ReJoin0or2.BufSize;
            break;
#endif /* LORAMAC_VERSION */
        case LORAMAC_MSG_TYPE_DATA:
            serializeStatus = LoRaMacSerializerData( &MacCtx.TxMsg.Message.Data );
 80149a4:	480c      	ldr	r0, [pc, #48]	; (80149d8 <SerializeTxFrame+0x6c>)
 80149a6:	f004 fadd 	bl	8018f64 <LoRaMacSerializerData>
 80149aa:	4603      	mov	r3, r0
 80149ac:	71fb      	strb	r3, [r7, #7]
            if( LORAMAC_SERIALIZER_SUCCESS != serializeStatus )
 80149ae:	79fb      	ldrb	r3, [r7, #7]
 80149b0:	2b00      	cmp	r3, #0
 80149b2:	d001      	beq.n	80149b8 <SerializeTxFrame+0x4c>
            {
                return LORAMAC_STATUS_CRYPTO_ERROR;
 80149b4:	2311      	movs	r3, #17
 80149b6:	e009      	b.n	80149cc <SerializeTxFrame+0x60>
            }
            MacCtx.PktBufferLen = MacCtx.TxMsg.Message.Data.BufSize;
 80149b8:	4b06      	ldr	r3, [pc, #24]	; (80149d4 <SerializeTxFrame+0x68>)
 80149ba:	f893 310c 	ldrb.w	r3, [r3, #268]	; 0x10c
 80149be:	b29a      	uxth	r2, r3
 80149c0:	4b04      	ldr	r3, [pc, #16]	; (80149d4 <SerializeTxFrame+0x68>)
 80149c2:	801a      	strh	r2, [r3, #0]
            break;
 80149c4:	e001      	b.n	80149ca <SerializeTxFrame+0x5e>
        case LORAMAC_MSG_TYPE_JOIN_ACCEPT:
        case LORAMAC_MSG_TYPE_UNDEF:
        default:
            return LORAMAC_STATUS_PARAMETER_INVALID;
 80149c6:	2303      	movs	r3, #3
 80149c8:	e000      	b.n	80149cc <SerializeTxFrame+0x60>
    }
    return LORAMAC_STATUS_OK;
 80149ca:	2300      	movs	r3, #0
}
 80149cc:	4618      	mov	r0, r3
 80149ce:	3708      	adds	r7, #8
 80149d0:	46bd      	mov	sp, r7
 80149d2:	bd80      	pop	{r7, pc}
 80149d4:	20000914 	.word	0x20000914
 80149d8:	20000a1c 	.word	0x20000a1c

080149dc <ScheduleTx>:

static LoRaMacStatus_t ScheduleTx( bool allowDelayedTx )
{
 80149dc:	b580      	push	{r7, lr}
 80149de:	b090      	sub	sp, #64	; 0x40
 80149e0:	af02      	add	r7, sp, #8
 80149e2:	4603      	mov	r3, r0
 80149e4:	73fb      	strb	r3, [r7, #15]
    LoRaMacStatus_t status = LORAMAC_STATUS_PARAMETER_INVALID;
 80149e6:	2303      	movs	r3, #3
 80149e8:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
    NextChanParams_t nextChan;

    // Check class b collisions
    status = CheckForClassBCollision( );
 80149ec:	f7ff ff06 	bl	80147fc <CheckForClassBCollision>
 80149f0:	4603      	mov	r3, r0
 80149f2:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
    if( status != LORAMAC_STATUS_OK )
 80149f6:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80149fa:	2b00      	cmp	r3, #0
 80149fc:	d002      	beq.n	8014a04 <ScheduleTx+0x28>
    {
        return status;
 80149fe:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8014a02:	e092      	b.n	8014b2a <ScheduleTx+0x14e>
    }

    // Update back-off
    CalculateBackOff( );
 8014a04:	f000 f8f8 	bl	8014bf8 <CalculateBackOff>

    // Serialize frame
    status = SerializeTxFrame( );
 8014a08:	f7ff ffb0 	bl	801496c <SerializeTxFrame>
 8014a0c:	4603      	mov	r3, r0
 8014a0e:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
    if( status != LORAMAC_STATUS_OK )
 8014a12:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8014a16:	2b00      	cmp	r3, #0
 8014a18:	d002      	beq.n	8014a20 <ScheduleTx+0x44>
    {
        return status;
 8014a1a:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8014a1e:	e084      	b.n	8014b2a <ScheduleTx+0x14e>
    }

    nextChan.AggrTimeOff = Nvm.MacGroup1.AggregatedTimeOff;
 8014a20:	4b44      	ldr	r3, [pc, #272]	; (8014b34 <ScheduleTx+0x158>)
 8014a22:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8014a24:	617b      	str	r3, [r7, #20]
    nextChan.Datarate = Nvm.MacGroup1.ChannelsDatarate;
 8014a26:	4b43      	ldr	r3, [pc, #268]	; (8014b34 <ScheduleTx+0x158>)
 8014a28:	f993 3039 	ldrsb.w	r3, [r3, #57]	; 0x39
 8014a2c:	773b      	strb	r3, [r7, #28]
    nextChan.DutyCycleEnabled = Nvm.MacGroup2.DutyCycleOn;
 8014a2e:	4b41      	ldr	r3, [pc, #260]	; (8014b34 <ScheduleTx+0x158>)
 8014a30:	f893 311c 	ldrb.w	r3, [r3, #284]	; 0x11c
 8014a34:	77bb      	strb	r3, [r7, #30]
    nextChan.ElapsedTimeSinceStartUp = SysTimeSub( SysTimeGetMcuTime( ), Nvm.MacGroup2.InitializationTime );
 8014a36:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8014a3a:	4618      	mov	r0, r3
 8014a3c:	f00a fbbc 	bl	801f1b8 <SysTimeGetMcuTime>
 8014a40:	4638      	mov	r0, r7
 8014a42:	4b3c      	ldr	r3, [pc, #240]	; (8014b34 <ScheduleTx+0x158>)
 8014a44:	f8d3 2128 	ldr.w	r2, [r3, #296]	; 0x128
 8014a48:	9200      	str	r2, [sp, #0]
 8014a4a:	f8d3 3124 	ldr.w	r3, [r3, #292]	; 0x124
 8014a4e:	f107 022c 	add.w	r2, r7, #44	; 0x2c
 8014a52:	ca06      	ldmia	r2, {r1, r2}
 8014a54:	f00a fb11 	bl	801f07a <SysTimeSub>
 8014a58:	f107 0320 	add.w	r3, r7, #32
 8014a5c:	463a      	mov	r2, r7
 8014a5e:	e892 0003 	ldmia.w	r2, {r0, r1}
 8014a62:	e883 0003 	stmia.w	r3, {r0, r1}
    nextChan.LastAggrTx = Nvm.MacGroup1.LastTxDoneTime;
 8014a66:	4b33      	ldr	r3, [pc, #204]	; (8014b34 <ScheduleTx+0x158>)
 8014a68:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8014a6a:	61bb      	str	r3, [r7, #24]
    nextChan.LastTxIsJoinRequest = false;
 8014a6c:	2300      	movs	r3, #0
 8014a6e:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
    nextChan.Joined = true;
 8014a72:	2301      	movs	r3, #1
 8014a74:	777b      	strb	r3, [r7, #29]
    nextChan.PktLen = MacCtx.PktBufferLen;
 8014a76:	4b30      	ldr	r3, [pc, #192]	; (8014b38 <ScheduleTx+0x15c>)
 8014a78:	881b      	ldrh	r3, [r3, #0]
 8014a7a:	857b      	strh	r3, [r7, #42]	; 0x2a

    // Setup the parameters based on the join status
    if( Nvm.MacGroup2.NetworkActivation == ACTIVATION_TYPE_NONE )
 8014a7c:	4b2d      	ldr	r3, [pc, #180]	; (8014b34 <ScheduleTx+0x158>)
 8014a7e:	f893 3130 	ldrb.w	r3, [r3, #304]	; 0x130
 8014a82:	2b00      	cmp	r3, #0
 8014a84:	d104      	bne.n	8014a90 <ScheduleTx+0xb4>
    {
        nextChan.LastTxIsJoinRequest = true;
 8014a86:	2301      	movs	r3, #1
 8014a88:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
        nextChan.Joined = false;
 8014a8c:	2300      	movs	r3, #0
 8014a8e:	777b      	strb	r3, [r7, #29]
    }

    // Select channel
    status = RegionNextChannel( Nvm.MacGroup2.Region, &nextChan, &MacCtx.Channel, &MacCtx.DutyCycleWaitTime, &Nvm.MacGroup1.AggregatedTimeOff );
 8014a90:	4b28      	ldr	r3, [pc, #160]	; (8014b34 <ScheduleTx+0x158>)
 8014a92:	f893 0048 	ldrb.w	r0, [r3, #72]	; 0x48
 8014a96:	f107 0114 	add.w	r1, r7, #20
 8014a9a:	4b28      	ldr	r3, [pc, #160]	; (8014b3c <ScheduleTx+0x160>)
 8014a9c:	9300      	str	r3, [sp, #0]
 8014a9e:	4b28      	ldr	r3, [pc, #160]	; (8014b40 <ScheduleTx+0x164>)
 8014aa0:	4a28      	ldr	r2, [pc, #160]	; (8014b44 <ScheduleTx+0x168>)
 8014aa2:	f004 fca3 	bl	80193ec <RegionNextChannel>
 8014aa6:	4603      	mov	r3, r0
 8014aa8:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37

    if( status != LORAMAC_STATUS_OK )
 8014aac:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8014ab0:	2b00      	cmp	r3, #0
 8014ab2:	d025      	beq.n	8014b00 <ScheduleTx+0x124>
    {
        if( status == LORAMAC_STATUS_DUTYCYCLE_RESTRICTED )
 8014ab4:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8014ab8:	2b0b      	cmp	r3, #11
 8014aba:	d11e      	bne.n	8014afa <ScheduleTx+0x11e>
        {
            if( MacCtx.DutyCycleWaitTime != 0 )
 8014abc:	4b1e      	ldr	r3, [pc, #120]	; (8014b38 <ScheduleTx+0x15c>)
 8014abe:	f8d3 3494 	ldr.w	r3, [r3, #1172]	; 0x494
 8014ac2:	2b00      	cmp	r3, #0
 8014ac4:	d01c      	beq.n	8014b00 <ScheduleTx+0x124>
            {
                if( allowDelayedTx == true )
 8014ac6:	7bfb      	ldrb	r3, [r7, #15]
 8014ac8:	2b00      	cmp	r3, #0
 8014aca:	d013      	beq.n	8014af4 <ScheduleTx+0x118>
                {
                    // Allow delayed transmissions. We have to allow it in case
                    // the MAC must retransmit a frame with the frame repetitions
                    MacCtx.MacState |= LORAMAC_TX_DELAYED;
 8014acc:	4b1a      	ldr	r3, [pc, #104]	; (8014b38 <ScheduleTx+0x15c>)
 8014ace:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 8014ad2:	f043 0320 	orr.w	r3, r3, #32
 8014ad6:	4a18      	ldr	r2, [pc, #96]	; (8014b38 <ScheduleTx+0x15c>)
 8014ad8:	f8c2 3340 	str.w	r3, [r2, #832]	; 0x340
                    TimerSetValue( &MacCtx.TxDelayedTimer, MacCtx.DutyCycleWaitTime );
 8014adc:	4b16      	ldr	r3, [pc, #88]	; (8014b38 <ScheduleTx+0x15c>)
 8014ade:	f8d3 3494 	ldr.w	r3, [r3, #1172]	; 0x494
 8014ae2:	4619      	mov	r1, r3
 8014ae4:	4818      	ldr	r0, [pc, #96]	; (8014b48 <ScheduleTx+0x16c>)
 8014ae6:	f00b f927 	bl	801fd38 <UTIL_TIMER_SetPeriod>
                    TimerStart( &MacCtx.TxDelayedTimer );
 8014aea:	4817      	ldr	r0, [pc, #92]	; (8014b48 <ScheduleTx+0x16c>)
 8014aec:	f00b f846 	bl	801fb7c <UTIL_TIMER_Start>
                    return LORAMAC_STATUS_OK;
 8014af0:	2300      	movs	r3, #0
 8014af2:	e01a      	b.n	8014b2a <ScheduleTx+0x14e>
                }
                // Need to delay, but allowDelayedTx does not allow it
                return status;
 8014af4:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8014af8:	e017      	b.n	8014b2a <ScheduleTx+0x14e>
            }
        }
        else
        {// State where the MAC cannot send a frame
            return status;
 8014afa:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8014afe:	e014      	b.n	8014b2a <ScheduleTx+0x14e>
        }
    }

    // Compute window parameters, offsets, rx symbols, system errors etc.
    ComputeRxWindowParameters( );
 8014b00:	f7ff fe9e 	bl	8014840 <ComputeRxWindowParameters>

    // Verify TX frame
    status = VerifyTxFrame( );
 8014b04:	f7ff ff02 	bl	801490c <VerifyTxFrame>
 8014b08:	4603      	mov	r3, r0
 8014b0a:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
    if( status != LORAMAC_STATUS_OK )
 8014b0e:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8014b12:	2b00      	cmp	r3, #0
 8014b14:	d002      	beq.n	8014b1c <ScheduleTx+0x140>
    {
        return status;
 8014b16:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8014b1a:	e006      	b.n	8014b2a <ScheduleTx+0x14e>
    }

    // Try to send now
    return SendFrameOnChannel( MacCtx.Channel );
 8014b1c:	4b06      	ldr	r3, [pc, #24]	; (8014b38 <ScheduleTx+0x15c>)
 8014b1e:	f893 341b 	ldrb.w	r3, [r3, #1051]	; 0x41b
 8014b22:	4618      	mov	r0, r3
 8014b24:	f000 fb76 	bl	8015214 <SendFrameOnChannel>
 8014b28:	4603      	mov	r3, r0
}
 8014b2a:	4618      	mov	r0, r3
 8014b2c:	3738      	adds	r7, #56	; 0x38
 8014b2e:	46bd      	mov	sp, r7
 8014b30:	bd80      	pop	{r7, pc}
 8014b32:	bf00      	nop
 8014b34:	20000e30 	.word	0x20000e30
 8014b38:	20000914 	.word	0x20000914
 8014b3c:	20000e60 	.word	0x20000e60
 8014b40:	20000da8 	.word	0x20000da8
 8014b44:	20000d2f 	.word	0x20000d2f
 8014b48:	20000c7c 	.word	0x20000c7c

08014b4c <SecureFrame>:

static LoRaMacStatus_t SecureFrame( uint8_t txDr, uint8_t txCh )
{
 8014b4c:	b580      	push	{r7, lr}
 8014b4e:	b084      	sub	sp, #16
 8014b50:	af00      	add	r7, sp, #0
 8014b52:	4603      	mov	r3, r0
 8014b54:	460a      	mov	r2, r1
 8014b56:	71fb      	strb	r3, [r7, #7]
 8014b58:	4613      	mov	r3, r2
 8014b5a:	71bb      	strb	r3, [r7, #6]
    LoRaMacCryptoStatus_t macCryptoStatus = LORAMAC_CRYPTO_ERROR;
 8014b5c:	2312      	movs	r3, #18
 8014b5e:	73fb      	strb	r3, [r7, #15]
    uint32_t fCntUp = 0;
 8014b60:	2300      	movs	r3, #0
 8014b62:	60bb      	str	r3, [r7, #8]

    switch( MacCtx.TxMsg.Type )
 8014b64:	4b22      	ldr	r3, [pc, #136]	; (8014bf0 <SecureFrame+0xa4>)
 8014b66:	f893 3104 	ldrb.w	r3, [r3, #260]	; 0x104
 8014b6a:	2b00      	cmp	r3, #0
 8014b6c:	d002      	beq.n	8014b74 <SecureFrame+0x28>
 8014b6e:	2b04      	cmp	r3, #4
 8014b70:	d011      	beq.n	8014b96 <SecureFrame+0x4a>
 8014b72:	e036      	b.n	8014be2 <SecureFrame+0x96>
    {
        case LORAMAC_MSG_TYPE_JOIN_REQUEST:
            macCryptoStatus = LoRaMacCryptoPrepareJoinRequest( &MacCtx.TxMsg.Message.JoinReq );
 8014b74:	481f      	ldr	r0, [pc, #124]	; (8014bf4 <SecureFrame+0xa8>)
 8014b76:	f003 fd3f 	bl	80185f8 <LoRaMacCryptoPrepareJoinRequest>
 8014b7a:	4603      	mov	r3, r0
 8014b7c:	73fb      	strb	r3, [r7, #15]
            if( LORAMAC_CRYPTO_SUCCESS != macCryptoStatus )
 8014b7e:	7bfb      	ldrb	r3, [r7, #15]
 8014b80:	2b00      	cmp	r3, #0
 8014b82:	d001      	beq.n	8014b88 <SecureFrame+0x3c>
            {
                return LORAMAC_STATUS_CRYPTO_ERROR;
 8014b84:	2311      	movs	r3, #17
 8014b86:	e02f      	b.n	8014be8 <SecureFrame+0x9c>
            }
            MacCtx.PktBufferLen = MacCtx.TxMsg.Message.JoinReq.BufSize;
 8014b88:	4b19      	ldr	r3, [pc, #100]	; (8014bf0 <SecureFrame+0xa4>)
 8014b8a:	f893 310c 	ldrb.w	r3, [r3, #268]	; 0x10c
 8014b8e:	b29a      	uxth	r2, r3
 8014b90:	4b17      	ldr	r3, [pc, #92]	; (8014bf0 <SecureFrame+0xa4>)
 8014b92:	801a      	strh	r2, [r3, #0]
            break;
 8014b94:	e027      	b.n	8014be6 <SecureFrame+0x9a>
            MacCtx.PktBufferLen = MacCtx.TxMsg.Message.ReJoin0or2.BufSize;
            break;
#endif /* LORAMAC_VERSION */
        case LORAMAC_MSG_TYPE_DATA:

            if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoGetFCntUp( &fCntUp ) )
 8014b96:	f107 0308 	add.w	r3, r7, #8
 8014b9a:	4618      	mov	r0, r3
 8014b9c:	f003 fc66 	bl	801846c <LoRaMacCryptoGetFCntUp>
 8014ba0:	4603      	mov	r3, r0
 8014ba2:	2b00      	cmp	r3, #0
 8014ba4:	d001      	beq.n	8014baa <SecureFrame+0x5e>
            {
                return LORAMAC_STATUS_FCNT_HANDLER_ERROR;
 8014ba6:	2312      	movs	r3, #18
 8014ba8:	e01e      	b.n	8014be8 <SecureFrame+0x9c>
            }

#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
            if( ( MacCtx.ChannelsNbTransCounter >= 1 ) || ( MacCtx.AckTimeoutRetriesCounter > 1 ) )
#elif (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
            if( MacCtx.ChannelsNbTransCounter >= 1 )
 8014baa:	4b11      	ldr	r3, [pc, #68]	; (8014bf0 <SecureFrame+0xa4>)
 8014bac:	f893 3418 	ldrb.w	r3, [r3, #1048]	; 0x418
 8014bb0:	2b00      	cmp	r3, #0
 8014bb2:	d002      	beq.n	8014bba <SecureFrame+0x6e>
#endif /* LORAMAC_VERSION */
            {
                fCntUp -= 1;
 8014bb4:	68bb      	ldr	r3, [r7, #8]
 8014bb6:	3b01      	subs	r3, #1
 8014bb8:	60bb      	str	r3, [r7, #8]
            }

            macCryptoStatus = LoRaMacCryptoSecureMessage( fCntUp, txDr, txCh, &MacCtx.TxMsg.Message.Data );
 8014bba:	68b8      	ldr	r0, [r7, #8]
 8014bbc:	79ba      	ldrb	r2, [r7, #6]
 8014bbe:	79f9      	ldrb	r1, [r7, #7]
 8014bc0:	4b0c      	ldr	r3, [pc, #48]	; (8014bf4 <SecureFrame+0xa8>)
 8014bc2:	f003 fe41 	bl	8018848 <LoRaMacCryptoSecureMessage>
 8014bc6:	4603      	mov	r3, r0
 8014bc8:	73fb      	strb	r3, [r7, #15]
            if( LORAMAC_CRYPTO_SUCCESS != macCryptoStatus )
 8014bca:	7bfb      	ldrb	r3, [r7, #15]
 8014bcc:	2b00      	cmp	r3, #0
 8014bce:	d001      	beq.n	8014bd4 <SecureFrame+0x88>
            {
                return LORAMAC_STATUS_CRYPTO_ERROR;
 8014bd0:	2311      	movs	r3, #17
 8014bd2:	e009      	b.n	8014be8 <SecureFrame+0x9c>
            }
            MacCtx.PktBufferLen = MacCtx.TxMsg.Message.Data.BufSize;
 8014bd4:	4b06      	ldr	r3, [pc, #24]	; (8014bf0 <SecureFrame+0xa4>)
 8014bd6:	f893 310c 	ldrb.w	r3, [r3, #268]	; 0x10c
 8014bda:	b29a      	uxth	r2, r3
 8014bdc:	4b04      	ldr	r3, [pc, #16]	; (8014bf0 <SecureFrame+0xa4>)
 8014bde:	801a      	strh	r2, [r3, #0]
            break;
 8014be0:	e001      	b.n	8014be6 <SecureFrame+0x9a>
        case LORAMAC_MSG_TYPE_JOIN_ACCEPT:
        case LORAMAC_MSG_TYPE_UNDEF:
        default:
            return LORAMAC_STATUS_PARAMETER_INVALID;
 8014be2:	2303      	movs	r3, #3
 8014be4:	e000      	b.n	8014be8 <SecureFrame+0x9c>
    }
    return LORAMAC_STATUS_OK;
 8014be6:	2300      	movs	r3, #0
}
 8014be8:	4618      	mov	r0, r3
 8014bea:	3710      	adds	r7, #16
 8014bec:	46bd      	mov	sp, r7
 8014bee:	bd80      	pop	{r7, pc}
 8014bf0:	20000914 	.word	0x20000914
 8014bf4:	20000a1c 	.word	0x20000a1c

08014bf8 <CalculateBackOff>:

static void CalculateBackOff( void )
{
 8014bf8:	b480      	push	{r7}
 8014bfa:	af00      	add	r7, sp, #0
    // Make sure that the calculation of the backoff time for the aggregated time off will only be done in
    // case the value is zero. It will be set to zero in the function RegionNextChannel.
    if( Nvm.MacGroup1.AggregatedTimeOff == 0 )
 8014bfc:	4b09      	ldr	r3, [pc, #36]	; (8014c24 <CalculateBackOff+0x2c>)
 8014bfe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8014c00:	2b00      	cmp	r3, #0
 8014c02:	d10a      	bne.n	8014c1a <CalculateBackOff+0x22>
    {
        // Update aggregated time-off. This must be an assignment and no incremental
        // update as we do only calculate the time-off based on the last transmission
        Nvm.MacGroup1.AggregatedTimeOff = ( MacCtx.TxTimeOnAir * Nvm.MacGroup2.AggregatedDCycle - MacCtx.TxTimeOnAir );
 8014c04:	4b07      	ldr	r3, [pc, #28]	; (8014c24 <CalculateBackOff+0x2c>)
 8014c06:	f8b3 3120 	ldrh.w	r3, [r3, #288]	; 0x120
 8014c0a:	3b01      	subs	r3, #1
 8014c0c:	4a06      	ldr	r2, [pc, #24]	; (8014c28 <CalculateBackOff+0x30>)
 8014c0e:	f8d2 241c 	ldr.w	r2, [r2, #1052]	; 0x41c
 8014c12:	fb02 f303 	mul.w	r3, r2, r3
 8014c16:	4a03      	ldr	r2, [pc, #12]	; (8014c24 <CalculateBackOff+0x2c>)
 8014c18:	6313      	str	r3, [r2, #48]	; 0x30
    }
}
 8014c1a:	bf00      	nop
 8014c1c:	46bd      	mov	sp, r7
 8014c1e:	bc80      	pop	{r7}
 8014c20:	4770      	bx	lr
 8014c22:	bf00      	nop
 8014c24:	20000e30 	.word	0x20000e30
 8014c28:	20000914 	.word	0x20000914

08014c2c <RemoveMacCommands>:

static void RemoveMacCommands( LoRaMacRxSlot_t rxSlot, LoRaMacFrameCtrl_t fCtrl, Mcps_t request )
{
 8014c2c:	b580      	push	{r7, lr}
 8014c2e:	b082      	sub	sp, #8
 8014c30:	af00      	add	r7, sp, #0
 8014c32:	4603      	mov	r3, r0
 8014c34:	7139      	strb	r1, [r7, #4]
 8014c36:	71fb      	strb	r3, [r7, #7]
 8014c38:	4613      	mov	r3, r2
 8014c3a:	71bb      	strb	r3, [r7, #6]
    if( rxSlot == RX_SLOT_WIN_1 || rxSlot == RX_SLOT_WIN_2  )
 8014c3c:	79fb      	ldrb	r3, [r7, #7]
 8014c3e:	2b00      	cmp	r3, #0
 8014c40:	d002      	beq.n	8014c48 <RemoveMacCommands+0x1c>
 8014c42:	79fb      	ldrb	r3, [r7, #7]
 8014c44:	2b01      	cmp	r3, #1
 8014c46:	d10d      	bne.n	8014c64 <RemoveMacCommands+0x38>
    {
        // Remove all sticky MAC commands answers since we can assume
        // that they have been received by the server.
        if( request == MCPS_CONFIRMED )
 8014c48:	79bb      	ldrb	r3, [r7, #6]
 8014c4a:	2b01      	cmp	r3, #1
 8014c4c:	d108      	bne.n	8014c60 <RemoveMacCommands+0x34>
        {
            if( fCtrl.Bits.Ack == 1 )
 8014c4e:	793b      	ldrb	r3, [r7, #4]
 8014c50:	f003 0320 	and.w	r3, r3, #32
 8014c54:	b2db      	uxtb	r3, r3
 8014c56:	2b00      	cmp	r3, #0
 8014c58:	d004      	beq.n	8014c64 <RemoveMacCommands+0x38>
            {  // For confirmed uplinks only if we have received an ACK.
                LoRaMacCommandsRemoveStickyAnsCmds( );
 8014c5a:	f002 fda7 	bl	80177ac <LoRaMacCommandsRemoveStickyAnsCmds>
        else
        {
            LoRaMacCommandsRemoveStickyAnsCmds( );
        }
    }
}
 8014c5e:	e001      	b.n	8014c64 <RemoveMacCommands+0x38>
            LoRaMacCommandsRemoveStickyAnsCmds( );
 8014c60:	f002 fda4 	bl	80177ac <LoRaMacCommandsRemoveStickyAnsCmds>
}
 8014c64:	bf00      	nop
 8014c66:	3708      	adds	r7, #8
 8014c68:	46bd      	mov	sp, r7
 8014c6a:	bd80      	pop	{r7, pc}

08014c6c <ResetMacParameters>:

static void ResetMacParameters( bool isRejoin )
{
 8014c6c:	b5b0      	push	{r4, r5, r7, lr}
 8014c6e:	b092      	sub	sp, #72	; 0x48
 8014c70:	af00      	add	r7, sp, #0
 8014c72:	4603      	mov	r3, r0
 8014c74:	71fb      	strb	r3, [r7, #7]
    LoRaMacClassBCallback_t classBCallbacks;
    LoRaMacClassBParams_t classBParams;

    if( isRejoin == false )
 8014c76:	79fb      	ldrb	r3, [r7, #7]
 8014c78:	f083 0301 	eor.w	r3, r3, #1
 8014c7c:	b2db      	uxtb	r3, r3
 8014c7e:	2b00      	cmp	r3, #0
 8014c80:	d003      	beq.n	8014c8a <ResetMacParameters+0x1e>
    {
        Nvm.MacGroup2.NetworkActivation = ACTIVATION_TYPE_NONE;
 8014c82:	4b88      	ldr	r3, [pc, #544]	; (8014ea4 <ResetMacParameters+0x238>)
 8014c84:	2200      	movs	r2, #0
 8014c86:	f883 2130 	strb.w	r2, [r3, #304]	; 0x130
    }

    // ADR counter
    Nvm.MacGroup1.AdrAckCounter = 0;
 8014c8a:	4b86      	ldr	r3, [pc, #536]	; (8014ea4 <ResetMacParameters+0x238>)
 8014c8c:	2200      	movs	r2, #0
 8014c8e:	629a      	str	r2, [r3, #40]	; 0x28

    MacCtx.ChannelsNbTransCounter = 0;
 8014c90:	4b85      	ldr	r3, [pc, #532]	; (8014ea8 <ResetMacParameters+0x23c>)
 8014c92:	2200      	movs	r2, #0
 8014c94:	f883 2418 	strb.w	r2, [r3, #1048]	; 0x418
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
    MacCtx.AckTimeoutRetries = 1;
    MacCtx.AckTimeoutRetriesCounter = 1;
    MacCtx.AckTimeoutRetry = false;
#elif (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    MacCtx.RetransmitTimeoutRetry = false;
 8014c98:	4b83      	ldr	r3, [pc, #524]	; (8014ea8 <ResetMacParameters+0x23c>)
 8014c9a:	2200      	movs	r2, #0
 8014c9c:	f883 2419 	strb.w	r2, [r3, #1049]	; 0x419
    MacCtx.ResponseTimeoutStartTime = 0;
 8014ca0:	4b81      	ldr	r3, [pc, #516]	; (8014ea8 <ResetMacParameters+0x23c>)
 8014ca2:	2200      	movs	r2, #0
 8014ca4:	f8c3 2498 	str.w	r2, [r3, #1176]	; 0x498
#endif /* LORAMAC_VERSION */

    Nvm.MacGroup2.MaxDCycle = 0;
 8014ca8:	4b7e      	ldr	r3, [pc, #504]	; (8014ea4 <ResetMacParameters+0x238>)
 8014caa:	2200      	movs	r2, #0
 8014cac:	f883 211b 	strb.w	r2, [r3, #283]	; 0x11b
    Nvm.MacGroup2.AggregatedDCycle = 1;
 8014cb0:	4b7c      	ldr	r3, [pc, #496]	; (8014ea4 <ResetMacParameters+0x238>)
 8014cb2:	2201      	movs	r2, #1
 8014cb4:	f8a3 2120 	strh.w	r2, [r3, #288]	; 0x120

    Nvm.MacGroup1.ChannelsTxPower = Nvm.MacGroup2.ChannelsTxPowerDefault;
 8014cb8:	4b7a      	ldr	r3, [pc, #488]	; (8014ea4 <ResetMacParameters+0x238>)
 8014cba:	f993 20dc 	ldrsb.w	r2, [r3, #220]	; 0xdc
 8014cbe:	4b79      	ldr	r3, [pc, #484]	; (8014ea4 <ResetMacParameters+0x238>)
 8014cc0:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
    Nvm.MacGroup1.ChannelsDatarate = Nvm.MacGroup2.ChannelsDatarateDefault;
 8014cc4:	4b77      	ldr	r3, [pc, #476]	; (8014ea4 <ResetMacParameters+0x238>)
 8014cc6:	f993 20dd 	ldrsb.w	r2, [r3, #221]	; 0xdd
 8014cca:	4b76      	ldr	r3, [pc, #472]	; (8014ea4 <ResetMacParameters+0x238>)
 8014ccc:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
    Nvm.MacGroup2.MacParams.Rx1DrOffset = Nvm.MacGroup2.MacParamsDefaults.Rx1DrOffset;
 8014cd0:	4b74      	ldr	r3, [pc, #464]	; (8014ea4 <ResetMacParameters+0x238>)
 8014cd2:	f893 20b1 	ldrb.w	r2, [r3, #177]	; 0xb1
 8014cd6:	4b73      	ldr	r3, [pc, #460]	; (8014ea4 <ResetMacParameters+0x238>)
 8014cd8:	f883 2069 	strb.w	r2, [r3, #105]	; 0x69
    Nvm.MacGroup2.MacParams.Rx2Channel = Nvm.MacGroup2.MacParamsDefaults.Rx2Channel;
 8014cdc:	4b71      	ldr	r3, [pc, #452]	; (8014ea4 <ResetMacParameters+0x238>)
 8014cde:	4a71      	ldr	r2, [pc, #452]	; (8014ea4 <ResetMacParameters+0x238>)
 8014ce0:	336c      	adds	r3, #108	; 0x6c
 8014ce2:	32b4      	adds	r2, #180	; 0xb4
 8014ce4:	e892 0003 	ldmia.w	r2, {r0, r1}
 8014ce8:	e883 0003 	stmia.w	r3, {r0, r1}
    Nvm.MacGroup2.MacParams.RxCChannel = Nvm.MacGroup2.MacParamsDefaults.RxCChannel;
 8014cec:	4b6d      	ldr	r3, [pc, #436]	; (8014ea4 <ResetMacParameters+0x238>)
 8014cee:	4a6d      	ldr	r2, [pc, #436]	; (8014ea4 <ResetMacParameters+0x238>)
 8014cf0:	3374      	adds	r3, #116	; 0x74
 8014cf2:	32bc      	adds	r2, #188	; 0xbc
 8014cf4:	e892 0003 	ldmia.w	r2, {r0, r1}
 8014cf8:	e883 0003 	stmia.w	r3, {r0, r1}
    Nvm.MacGroup2.MacParams.UplinkDwellTime = Nvm.MacGroup2.MacParamsDefaults.UplinkDwellTime;
 8014cfc:	4b69      	ldr	r3, [pc, #420]	; (8014ea4 <ResetMacParameters+0x238>)
 8014cfe:	f893 20c4 	ldrb.w	r2, [r3, #196]	; 0xc4
 8014d02:	4b68      	ldr	r3, [pc, #416]	; (8014ea4 <ResetMacParameters+0x238>)
 8014d04:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c
    Nvm.MacGroup2.MacParams.DownlinkDwellTime = Nvm.MacGroup2.MacParamsDefaults.DownlinkDwellTime;
 8014d08:	4b66      	ldr	r3, [pc, #408]	; (8014ea4 <ResetMacParameters+0x238>)
 8014d0a:	f893 20c5 	ldrb.w	r2, [r3, #197]	; 0xc5
 8014d0e:	4b65      	ldr	r3, [pc, #404]	; (8014ea4 <ResetMacParameters+0x238>)
 8014d10:	f883 207d 	strb.w	r2, [r3, #125]	; 0x7d
    Nvm.MacGroup2.MacParams.MaxEirp = Nvm.MacGroup2.MacParamsDefaults.MaxEirp;
 8014d14:	4b63      	ldr	r3, [pc, #396]	; (8014ea4 <ResetMacParameters+0x238>)
 8014d16:	f8d3 30c8 	ldr.w	r3, [r3, #200]	; 0xc8
 8014d1a:	4a62      	ldr	r2, [pc, #392]	; (8014ea4 <ResetMacParameters+0x238>)
 8014d1c:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
    Nvm.MacGroup2.MacParams.AntennaGain = Nvm.MacGroup2.MacParamsDefaults.AntennaGain;
 8014d20:	4b60      	ldr	r3, [pc, #384]	; (8014ea4 <ResetMacParameters+0x238>)
 8014d22:	f8d3 30cc 	ldr.w	r3, [r3, #204]	; 0xcc
 8014d26:	4a5f      	ldr	r2, [pc, #380]	; (8014ea4 <ResetMacParameters+0x238>)
 8014d28:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
    Nvm.MacGroup2.MacParams.AdrAckLimit = Nvm.MacGroup2.MacParamsDefaults.AdrAckLimit;
 8014d2c:	4b5d      	ldr	r3, [pc, #372]	; (8014ea4 <ResetMacParameters+0x238>)
 8014d2e:	f8b3 20d0 	ldrh.w	r2, [r3, #208]	; 0xd0
 8014d32:	4b5c      	ldr	r3, [pc, #368]	; (8014ea4 <ResetMacParameters+0x238>)
 8014d34:	f8a3 2088 	strh.w	r2, [r3, #136]	; 0x88
    Nvm.MacGroup2.MacParams.AdrAckDelay = Nvm.MacGroup2.MacParamsDefaults.AdrAckDelay;
 8014d38:	4b5a      	ldr	r3, [pc, #360]	; (8014ea4 <ResetMacParameters+0x238>)
 8014d3a:	f8b3 20d2 	ldrh.w	r2, [r3, #210]	; 0xd2
 8014d3e:	4b59      	ldr	r3, [pc, #356]	; (8014ea4 <ResetMacParameters+0x238>)
 8014d40:	f8a3 208a 	strh.w	r2, [r3, #138]	; 0x8a

    MacCtx.NodeAckRequested = false;
 8014d44:	4b58      	ldr	r3, [pc, #352]	; (8014ea8 <ResetMacParameters+0x23c>)
 8014d46:	2200      	movs	r2, #0
 8014d48:	f883 241a 	strb.w	r2, [r3, #1050]	; 0x41a
    Nvm.MacGroup1.SrvAckRequested = false;
 8014d4c:	4b55      	ldr	r3, [pc, #340]	; (8014ea4 <ResetMacParameters+0x238>)
 8014d4e:	2200      	movs	r2, #0
 8014d50:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    Nvm.MacGroup2.ChannelsDatarateChangedLinkAdrReq = false;
 8014d54:	4b53      	ldr	r3, [pc, #332]	; (8014ea4 <ResetMacParameters+0x238>)
 8014d56:	2200      	movs	r2, #0
 8014d58:	f883 211d 	strb.w	r2, [r3, #285]	; 0x11d
    Nvm.MacGroup2.DownlinkReceived = false;
 8014d5c:	4b51      	ldr	r3, [pc, #324]	; (8014ea4 <ResetMacParameters+0x238>)
 8014d5e:	2200      	movs	r2, #0
 8014d60:	f883 211e 	strb.w	r2, [r3, #286]	; 0x11e
#endif /* LORAMAC_VERSION */

    Nvm.MacGroup2.Rejoin0UplinksLimit = 0;
 8014d64:	4b4f      	ldr	r3, [pc, #316]	; (8014ea4 <ResetMacParameters+0x238>)
 8014d66:	2200      	movs	r2, #0
 8014d68:	f8c3 2134 	str.w	r2, [r3, #308]	; 0x134
    Nvm.MacGroup2.ForceRejoinMaxRetries = 0;
 8014d6c:	4b4d      	ldr	r3, [pc, #308]	; (8014ea4 <ResetMacParameters+0x238>)
 8014d6e:	2200      	movs	r2, #0
 8014d70:	f883 2138 	strb.w	r2, [r3, #312]	; 0x138
    Nvm.MacGroup2.ForceRejoinType = 0;
 8014d74:	4b4b      	ldr	r3, [pc, #300]	; (8014ea4 <ResetMacParameters+0x238>)
 8014d76:	2200      	movs	r2, #0
 8014d78:	f883 2139 	strb.w	r2, [r3, #313]	; 0x139
    Nvm.MacGroup2.Rejoin0CycleInSec = 0;
 8014d7c:	4b49      	ldr	r3, [pc, #292]	; (8014ea4 <ResetMacParameters+0x238>)
 8014d7e:	2200      	movs	r2, #0
 8014d80:	f8c3 213c 	str.w	r2, [r3, #316]	; 0x13c
    Nvm.MacGroup2.Rejoin1CycleInSec = 0;
 8014d84:	4b47      	ldr	r3, [pc, #284]	; (8014ea4 <ResetMacParameters+0x238>)
 8014d86:	2200      	movs	r2, #0
 8014d88:	f8c3 2140 	str.w	r2, [r3, #320]	; 0x140
    Nvm.MacGroup2.IsRejoin0RequestQueued = 0;
 8014d8c:	4b45      	ldr	r3, [pc, #276]	; (8014ea4 <ResetMacParameters+0x238>)
 8014d8e:	2200      	movs	r2, #0
 8014d90:	f883 2145 	strb.w	r2, [r3, #325]	; 0x145
    Nvm.MacGroup2.IsRejoin1RequestQueued = 0;
 8014d94:	4b43      	ldr	r3, [pc, #268]	; (8014ea4 <ResetMacParameters+0x238>)
 8014d96:	2200      	movs	r2, #0
 8014d98:	f883 2146 	strb.w	r2, [r3, #326]	; 0x146
    Nvm.MacGroup2.IsRejoin2RequestQueued = 0;
 8014d9c:	4b41      	ldr	r3, [pc, #260]	; (8014ea4 <ResetMacParameters+0x238>)
 8014d9e:	2200      	movs	r2, #0
 8014da0:	f883 2147 	strb.w	r2, [r3, #327]	; 0x147

    // Reset to application defaults
    InitDefaultsParams_t params;
    params.Type = INIT_TYPE_RESET_TO_DEFAULT_CHANNELS;
 8014da4:	2301      	movs	r3, #1
 8014da6:	763b      	strb	r3, [r7, #24]
    params.NvmGroup1 = &Nvm.RegionGroup1;
 8014da8:	4b40      	ldr	r3, [pc, #256]	; (8014eac <ResetMacParameters+0x240>)
 8014daa:	60fb      	str	r3, [r7, #12]
    params.NvmGroup2 = &Nvm.RegionGroup2;
 8014dac:	4b40      	ldr	r3, [pc, #256]	; (8014eb0 <ResetMacParameters+0x244>)
 8014dae:	613b      	str	r3, [r7, #16]
#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    params.Bands = &RegionBands;
 8014db0:	4b40      	ldr	r3, [pc, #256]	; (8014eb4 <ResetMacParameters+0x248>)
 8014db2:	617b      	str	r3, [r7, #20]
#endif /* LORAMAC_VERSION */
    RegionInitDefaults( Nvm.MacGroup2.Region, &params );
 8014db4:	4b3b      	ldr	r3, [pc, #236]	; (8014ea4 <ResetMacParameters+0x238>)
 8014db6:	f893 3048 	ldrb.w	r3, [r3, #72]	; 0x48
 8014dba:	f107 020c 	add.w	r2, r7, #12
 8014dbe:	4611      	mov	r1, r2
 8014dc0:	4618      	mov	r0, r3
 8014dc2:	f004 f9ff 	bl	80191c4 <RegionInitDefaults>

    // Initialize channel index.
    MacCtx.Channel = 0;
 8014dc6:	4b38      	ldr	r3, [pc, #224]	; (8014ea8 <ResetMacParameters+0x23c>)
 8014dc8:	2200      	movs	r2, #0
 8014dca:	f883 241b 	strb.w	r2, [r3, #1051]	; 0x41b

    // Initialize Rx2 config parameters.
    MacCtx.RxWindow2Config.Channel = MacCtx.Channel;
 8014dce:	4b36      	ldr	r3, [pc, #216]	; (8014ea8 <ResetMacParameters+0x23c>)
 8014dd0:	f893 241b 	ldrb.w	r2, [r3, #1051]	; 0x41b
 8014dd4:	4b34      	ldr	r3, [pc, #208]	; (8014ea8 <ResetMacParameters+0x23c>)
 8014dd6:	f883 23d0 	strb.w	r2, [r3, #976]	; 0x3d0
    MacCtx.RxWindow2Config.Frequency = Nvm.MacGroup2.MacParams.Rx2Channel.Frequency;
 8014dda:	4b32      	ldr	r3, [pc, #200]	; (8014ea4 <ResetMacParameters+0x238>)
 8014ddc:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8014dde:	4a32      	ldr	r2, [pc, #200]	; (8014ea8 <ResetMacParameters+0x23c>)
 8014de0:	f8c2 33d4 	str.w	r3, [r2, #980]	; 0x3d4
    MacCtx.RxWindow2Config.DownlinkDwellTime = Nvm.MacGroup2.MacParams.DownlinkDwellTime;
 8014de4:	4b2f      	ldr	r3, [pc, #188]	; (8014ea4 <ResetMacParameters+0x238>)
 8014de6:	f893 207d 	ldrb.w	r2, [r3, #125]	; 0x7d
 8014dea:	4b2f      	ldr	r3, [pc, #188]	; (8014ea8 <ResetMacParameters+0x23c>)
 8014dec:	f883 23e0 	strb.w	r2, [r3, #992]	; 0x3e0
    MacCtx.RxWindow2Config.RepeaterSupport = Nvm.MacGroup2.MacParams.RepeaterSupport;
 8014df0:	4b2c      	ldr	r3, [pc, #176]	; (8014ea4 <ResetMacParameters+0x238>)
 8014df2:	f893 208c 	ldrb.w	r2, [r3, #140]	; 0x8c
 8014df6:	4b2c      	ldr	r3, [pc, #176]	; (8014ea8 <ResetMacParameters+0x23c>)
 8014df8:	f883 23e1 	strb.w	r2, [r3, #993]	; 0x3e1
    MacCtx.RxWindow2Config.RxContinuous = false;
 8014dfc:	4b2a      	ldr	r3, [pc, #168]	; (8014ea8 <ResetMacParameters+0x23c>)
 8014dfe:	2200      	movs	r2, #0
 8014e00:	f883 23e2 	strb.w	r2, [r3, #994]	; 0x3e2
    MacCtx.RxWindow2Config.RxSlot = RX_SLOT_WIN_2;
 8014e04:	4b28      	ldr	r3, [pc, #160]	; (8014ea8 <ResetMacParameters+0x23c>)
 8014e06:	2201      	movs	r2, #1
 8014e08:	f883 23e3 	strb.w	r2, [r3, #995]	; 0x3e3
#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    MacCtx.RxWindow2Config.NetworkActivation = Nvm.MacGroup2.NetworkActivation;
 8014e0c:	4b25      	ldr	r3, [pc, #148]	; (8014ea4 <ResetMacParameters+0x238>)
 8014e0e:	f893 2130 	ldrb.w	r2, [r3, #304]	; 0x130
 8014e12:	4b25      	ldr	r3, [pc, #148]	; (8014ea8 <ResetMacParameters+0x23c>)
 8014e14:	f883 23e4 	strb.w	r2, [r3, #996]	; 0x3e4
#endif /* LORAMAC_VERSION */

    // Initialize RxC config parameters.
    MacCtx.RxWindowCConfig = MacCtx.RxWindow2Config;
 8014e18:	4a23      	ldr	r2, [pc, #140]	; (8014ea8 <ResetMacParameters+0x23c>)
 8014e1a:	4b23      	ldr	r3, [pc, #140]	; (8014ea8 <ResetMacParameters+0x23c>)
 8014e1c:	f502 747a 	add.w	r4, r2, #1000	; 0x3e8
 8014e20:	f503 7574 	add.w	r5, r3, #976	; 0x3d0
 8014e24:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8014e26:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8014e28:	e895 0003 	ldmia.w	r5, {r0, r1}
 8014e2c:	e884 0003 	stmia.w	r4, {r0, r1}
    MacCtx.RxWindowCConfig.RxContinuous = true;
 8014e30:	4b1d      	ldr	r3, [pc, #116]	; (8014ea8 <ResetMacParameters+0x23c>)
 8014e32:	2201      	movs	r2, #1
 8014e34:	f883 23fa 	strb.w	r2, [r3, #1018]	; 0x3fa
    MacCtx.RxWindowCConfig.RxSlot = RX_SLOT_WIN_CLASS_C;
 8014e38:	4b1b      	ldr	r3, [pc, #108]	; (8014ea8 <ResetMacParameters+0x23c>)
 8014e3a:	2202      	movs	r2, #2
 8014e3c:	f883 23fb 	strb.w	r2, [r3, #1019]	; 0x3fb

    // Initialize class b
    // Apply callback
    classBCallbacks.GetTemperatureLevel = NULL;
 8014e40:	2300      	movs	r3, #0
 8014e42:	643b      	str	r3, [r7, #64]	; 0x40
    classBCallbacks.MacProcessNotify = NULL;
 8014e44:	2300      	movs	r3, #0
 8014e46:	647b      	str	r3, [r7, #68]	; 0x44

    if( MacCtx.MacCallbacks != NULL )
 8014e48:	4b17      	ldr	r3, [pc, #92]	; (8014ea8 <ResetMacParameters+0x23c>)
 8014e4a:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 8014e4e:	2b00      	cmp	r3, #0
 8014e50:	d009      	beq.n	8014e66 <ResetMacParameters+0x1fa>
    {
        classBCallbacks.GetTemperatureLevel = MacCtx.MacCallbacks->GetTemperatureLevel;
 8014e52:	4b15      	ldr	r3, [pc, #84]	; (8014ea8 <ResetMacParameters+0x23c>)
 8014e54:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 8014e58:	685b      	ldr	r3, [r3, #4]
 8014e5a:	643b      	str	r3, [r7, #64]	; 0x40
        classBCallbacks.MacProcessNotify = MacCtx.MacCallbacks->MacProcessNotify;
 8014e5c:	4b12      	ldr	r3, [pc, #72]	; (8014ea8 <ResetMacParameters+0x23c>)
 8014e5e:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 8014e62:	695b      	ldr	r3, [r3, #20]
 8014e64:	647b      	str	r3, [r7, #68]	; 0x44
    }

    // Must all be static. Don't use local references.
    classBParams.MlmeIndication = &MacCtx.MlmeIndication;
 8014e66:	4b14      	ldr	r3, [pc, #80]	; (8014eb8 <ResetMacParameters+0x24c>)
 8014e68:	61fb      	str	r3, [r7, #28]
    classBParams.McpsIndication = &MacCtx.McpsIndication;
 8014e6a:	4b14      	ldr	r3, [pc, #80]	; (8014ebc <ResetMacParameters+0x250>)
 8014e6c:	623b      	str	r3, [r7, #32]
    classBParams.MlmeConfirm = &MacCtx.MlmeConfirm;
 8014e6e:	4b14      	ldr	r3, [pc, #80]	; (8014ec0 <ResetMacParameters+0x254>)
 8014e70:	627b      	str	r3, [r7, #36]	; 0x24
    classBParams.LoRaMacFlags = &MacCtx.MacFlags;
 8014e72:	4b14      	ldr	r3, [pc, #80]	; (8014ec4 <ResetMacParameters+0x258>)
 8014e74:	62bb      	str	r3, [r7, #40]	; 0x28
    classBParams.LoRaMacDevAddr = &Nvm.MacGroup2.DevAddr;
 8014e76:	4b14      	ldr	r3, [pc, #80]	; (8014ec8 <ResetMacParameters+0x25c>)
 8014e78:	62fb      	str	r3, [r7, #44]	; 0x2c
    classBParams.LoRaMacRegion = &Nvm.MacGroup2.Region;
 8014e7a:	4b14      	ldr	r3, [pc, #80]	; (8014ecc <ResetMacParameters+0x260>)
 8014e7c:	633b      	str	r3, [r7, #48]	; 0x30
    classBParams.LoRaMacParams = &Nvm.MacGroup2.MacParams;
 8014e7e:	4b14      	ldr	r3, [pc, #80]	; (8014ed0 <ResetMacParameters+0x264>)
 8014e80:	637b      	str	r3, [r7, #52]	; 0x34
    classBParams.MulticastChannels = &Nvm.MacGroup2.MulticastChannelList[0];
 8014e82:	4b14      	ldr	r3, [pc, #80]	; (8014ed4 <ResetMacParameters+0x268>)
 8014e84:	63bb      	str	r3, [r7, #56]	; 0x38
#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    classBParams.NetworkActivation = &Nvm.MacGroup2.NetworkActivation;
 8014e86:	4b14      	ldr	r3, [pc, #80]	; (8014ed8 <ResetMacParameters+0x26c>)
 8014e88:	63fb      	str	r3, [r7, #60]	; 0x3c
#endif /* LORAMAC_VERSION */

    LoRaMacClassBInit( &classBParams, &classBCallbacks, &Nvm.ClassB );
 8014e8a:	f107 0140 	add.w	r1, r7, #64	; 0x40
 8014e8e:	f107 031c 	add.w	r3, r7, #28
 8014e92:	4a12      	ldr	r2, [pc, #72]	; (8014edc <ResetMacParameters+0x270>)
 8014e94:	4618      	mov	r0, r3
 8014e96:	f002 f996 	bl	80171c6 <LoRaMacClassBInit>
}
 8014e9a:	bf00      	nop
 8014e9c:	3748      	adds	r7, #72	; 0x48
 8014e9e:	46bd      	mov	sp, r7
 8014ea0:	bdb0      	pop	{r4, r5, r7, pc}
 8014ea2:	bf00      	nop
 8014ea4:	20000e30 	.word	0x20000e30
 8014ea8:	20000914 	.word	0x20000914
 8014eac:	20001054 	.word	0x20001054
 8014eb0:	20001068 	.word	0x20001068
 8014eb4:	200019c8 	.word	0x200019c8
 8014eb8:	20000d7c 	.word	0x20000d7c
 8014ebc:	20000d34 	.word	0x20000d34
 8014ec0:	20000d68 	.word	0x20000d68
 8014ec4:	20000da5 	.word	0x20000da5
 8014ec8:	20000f14 	.word	0x20000f14
 8014ecc:	20000e78 	.word	0x20000e78
 8014ed0:	20000e7c 	.word	0x20000e7c
 8014ed4:	20000f18 	.word	0x20000f18
 8014ed8:	20000f60 	.word	0x20000f60
 8014edc:	200013e4 	.word	0x200013e4

08014ee0 <RxWindowSetup>:
 *
 * \param [in] rxTimer  Window timer to be topped.
 * \param [in] rxConfig Window parameters to be setup
 */
static void RxWindowSetup( TimerEvent_t* rxTimer, RxConfigParams_t* rxConfig )
{
 8014ee0:	b580      	push	{r7, lr}
 8014ee2:	b082      	sub	sp, #8
 8014ee4:	af00      	add	r7, sp, #0
 8014ee6:	6078      	str	r0, [r7, #4]
 8014ee8:	6039      	str	r1, [r7, #0]
    TimerStop( rxTimer );
 8014eea:	6878      	ldr	r0, [r7, #4]
 8014eec:	f00a feb4 	bl	801fc58 <UTIL_TIMER_Stop>

    // Ensure the radio is Idle
    Radio.Standby( );
 8014ef0:	4b11      	ldr	r3, [pc, #68]	; (8014f38 <RxWindowSetup+0x58>)
 8014ef2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8014ef4:	4798      	blx	r3

    if( RegionRxConfig( Nvm.MacGroup2.Region, rxConfig, ( int8_t* )&MacCtx.McpsIndication.RxDatarate ) == true )
 8014ef6:	4b11      	ldr	r3, [pc, #68]	; (8014f3c <RxWindowSetup+0x5c>)
 8014ef8:	f893 3048 	ldrb.w	r3, [r3, #72]	; 0x48
 8014efc:	4a10      	ldr	r2, [pc, #64]	; (8014f40 <RxWindowSetup+0x60>)
 8014efe:	6839      	ldr	r1, [r7, #0]
 8014f00:	4618      	mov	r0, r3
 8014f02:	f004 f9c7 	bl	8019294 <RegionRxConfig>
 8014f06:	4603      	mov	r3, r0
 8014f08:	2b00      	cmp	r3, #0
 8014f0a:	d010      	beq.n	8014f2e <RxWindowSetup+0x4e>
    {
        MacCtx.MlmeIndication.RxDatarate = MacCtx.McpsIndication.RxDatarate;
 8014f0c:	4b0d      	ldr	r3, [pc, #52]	; (8014f44 <RxWindowSetup+0x64>)
 8014f0e:	f893 2424 	ldrb.w	r2, [r3, #1060]	; 0x424
 8014f12:	4b0c      	ldr	r3, [pc, #48]	; (8014f44 <RxWindowSetup+0x64>)
 8014f14:	f883 246a 	strb.w	r2, [r3, #1130]	; 0x46a
        Radio.Rx( Nvm.MacGroup2.MacParams.MaxRxWindow );
 8014f18:	4b07      	ldr	r3, [pc, #28]	; (8014f38 <RxWindowSetup+0x58>)
 8014f1a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8014f1c:	4a07      	ldr	r2, [pc, #28]	; (8014f3c <RxWindowSetup+0x5c>)
 8014f1e:	6d52      	ldr	r2, [r2, #84]	; 0x54
 8014f20:	4610      	mov	r0, r2
 8014f22:	4798      	blx	r3
        MacCtx.RxSlot = rxConfig->RxSlot;
 8014f24:	683b      	ldr	r3, [r7, #0]
 8014f26:	7cda      	ldrb	r2, [r3, #19]
 8014f28:	4b06      	ldr	r3, [pc, #24]	; (8014f44 <RxWindowSetup+0x64>)
 8014f2a:	f883 2490 	strb.w	r2, [r3, #1168]	; 0x490
    }
}
 8014f2e:	bf00      	nop
 8014f30:	3708      	adds	r7, #8
 8014f32:	46bd      	mov	sp, r7
 8014f34:	bd80      	pop	{r7, pc}
 8014f36:	bf00      	nop
 8014f38:	08021ecc 	.word	0x08021ecc
 8014f3c:	20000e30 	.word	0x20000e30
 8014f40:	20000d38 	.word	0x20000d38
 8014f44:	20000914 	.word	0x20000914

08014f48 <OpenContinuousRxCWindow>:

static void OpenContinuousRxCWindow( void )
{
 8014f48:	b590      	push	{r4, r7, lr}
 8014f4a:	b083      	sub	sp, #12
 8014f4c:	af02      	add	r7, sp, #8
    // Compute RxC windows parameters
    RegionComputeRxWindowParameters( Nvm.MacGroup2.Region,
 8014f4e:	4b1e      	ldr	r3, [pc, #120]	; (8014fc8 <OpenContinuousRxCWindow+0x80>)
 8014f50:	f893 0048 	ldrb.w	r0, [r3, #72]	; 0x48
                                     Nvm.MacGroup2.MacParams.RxCChannel.Datarate,
 8014f54:	4b1c      	ldr	r3, [pc, #112]	; (8014fc8 <OpenContinuousRxCWindow+0x80>)
 8014f56:	f893 3078 	ldrb.w	r3, [r3, #120]	; 0x78
    RegionComputeRxWindowParameters( Nvm.MacGroup2.Region,
 8014f5a:	b259      	sxtb	r1, r3
 8014f5c:	4b1a      	ldr	r3, [pc, #104]	; (8014fc8 <OpenContinuousRxCWindow+0x80>)
 8014f5e:	f893 2050 	ldrb.w	r2, [r3, #80]	; 0x50
 8014f62:	4b19      	ldr	r3, [pc, #100]	; (8014fc8 <OpenContinuousRxCWindow+0x80>)
 8014f64:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8014f66:	4c19      	ldr	r4, [pc, #100]	; (8014fcc <OpenContinuousRxCWindow+0x84>)
 8014f68:	9400      	str	r4, [sp, #0]
 8014f6a:	f004 f979 	bl	8019260 <RegionComputeRxWindowParameters>
                                     Nvm.MacGroup2.MacParams.MinRxSymbols,
                                     Nvm.MacGroup2.MacParams.SystemMaxRxError,
                                     &MacCtx.RxWindowCConfig );

    MacCtx.RxWindowCConfig.RxSlot = RX_SLOT_WIN_CLASS_C;
 8014f6e:	4b18      	ldr	r3, [pc, #96]	; (8014fd0 <OpenContinuousRxCWindow+0x88>)
 8014f70:	2202      	movs	r2, #2
 8014f72:	f883 23fb 	strb.w	r2, [r3, #1019]	; 0x3fb
#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    MacCtx.RxWindowCConfig.NetworkActivation = Nvm.MacGroup2.NetworkActivation;
 8014f76:	4b14      	ldr	r3, [pc, #80]	; (8014fc8 <OpenContinuousRxCWindow+0x80>)
 8014f78:	f893 2130 	ldrb.w	r2, [r3, #304]	; 0x130
 8014f7c:	4b14      	ldr	r3, [pc, #80]	; (8014fd0 <OpenContinuousRxCWindow+0x88>)
 8014f7e:	f883 23fc 	strb.w	r2, [r3, #1020]	; 0x3fc
#endif /* LORAMAC_VERSION */
    // Setup continuous listening
    MacCtx.RxWindowCConfig.RxContinuous = true;
 8014f82:	4b13      	ldr	r3, [pc, #76]	; (8014fd0 <OpenContinuousRxCWindow+0x88>)
 8014f84:	2201      	movs	r2, #1
 8014f86:	f883 23fa 	strb.w	r2, [r3, #1018]	; 0x3fa

    // At this point the Radio should be idle.
    // Thus, there is no need to set the radio in standby mode.
    if( RegionRxConfig( Nvm.MacGroup2.Region, &MacCtx.RxWindowCConfig, ( int8_t* )&MacCtx.McpsIndication.RxDatarate ) == true )
 8014f8a:	4b0f      	ldr	r3, [pc, #60]	; (8014fc8 <OpenContinuousRxCWindow+0x80>)
 8014f8c:	f893 3048 	ldrb.w	r3, [r3, #72]	; 0x48
 8014f90:	4a10      	ldr	r2, [pc, #64]	; (8014fd4 <OpenContinuousRxCWindow+0x8c>)
 8014f92:	490e      	ldr	r1, [pc, #56]	; (8014fcc <OpenContinuousRxCWindow+0x84>)
 8014f94:	4618      	mov	r0, r3
 8014f96:	f004 f97d 	bl	8019294 <RegionRxConfig>
 8014f9a:	4603      	mov	r3, r0
 8014f9c:	2b00      	cmp	r3, #0
 8014f9e:	d00f      	beq.n	8014fc0 <OpenContinuousRxCWindow+0x78>
    {
        MacCtx.MlmeIndication.RxDatarate = MacCtx.McpsIndication.RxDatarate;
 8014fa0:	4b0b      	ldr	r3, [pc, #44]	; (8014fd0 <OpenContinuousRxCWindow+0x88>)
 8014fa2:	f893 2424 	ldrb.w	r2, [r3, #1060]	; 0x424
 8014fa6:	4b0a      	ldr	r3, [pc, #40]	; (8014fd0 <OpenContinuousRxCWindow+0x88>)
 8014fa8:	f883 246a 	strb.w	r2, [r3, #1130]	; 0x46a
        Radio.Rx( 0 ); // Continuous mode
 8014fac:	4b0a      	ldr	r3, [pc, #40]	; (8014fd8 <OpenContinuousRxCWindow+0x90>)
 8014fae:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8014fb0:	2000      	movs	r0, #0
 8014fb2:	4798      	blx	r3
        MacCtx.RxSlot = MacCtx.RxWindowCConfig.RxSlot;
 8014fb4:	4b06      	ldr	r3, [pc, #24]	; (8014fd0 <OpenContinuousRxCWindow+0x88>)
 8014fb6:	f893 23fb 	ldrb.w	r2, [r3, #1019]	; 0x3fb
 8014fba:	4b05      	ldr	r3, [pc, #20]	; (8014fd0 <OpenContinuousRxCWindow+0x88>)
 8014fbc:	f883 2490 	strb.w	r2, [r3, #1168]	; 0x490
    }
}
 8014fc0:	bf00      	nop
 8014fc2:	3704      	adds	r7, #4
 8014fc4:	46bd      	mov	sp, r7
 8014fc6:	bd90      	pop	{r4, r7, pc}
 8014fc8:	20000e30 	.word	0x20000e30
 8014fcc:	20000cfc 	.word	0x20000cfc
 8014fd0:	20000914 	.word	0x20000914
 8014fd4:	20000d38 	.word	0x20000d38
 8014fd8:	08021ecc 	.word	0x08021ecc

08014fdc <PrepareFrame>:

static LoRaMacStatus_t PrepareFrame( LoRaMacHeader_t* macHdr, LoRaMacFrameCtrl_t* fCtrl, uint8_t fPort, void* fBuffer, uint16_t fBufferSize )
{
 8014fdc:	b580      	push	{r7, lr}
 8014fde:	b088      	sub	sp, #32
 8014fe0:	af00      	add	r7, sp, #0
 8014fe2:	60f8      	str	r0, [r7, #12]
 8014fe4:	60b9      	str	r1, [r7, #8]
 8014fe6:	603b      	str	r3, [r7, #0]
 8014fe8:	4613      	mov	r3, r2
 8014fea:	71fb      	strb	r3, [r7, #7]
    MacCtx.PktBufferLen = 0;
 8014fec:	4b82      	ldr	r3, [pc, #520]	; (80151f8 <PrepareFrame+0x21c>)
 8014fee:	2200      	movs	r2, #0
 8014ff0:	801a      	strh	r2, [r3, #0]
    MacCtx.NodeAckRequested = false;
 8014ff2:	4b81      	ldr	r3, [pc, #516]	; (80151f8 <PrepareFrame+0x21c>)
 8014ff4:	2200      	movs	r2, #0
 8014ff6:	f883 241a 	strb.w	r2, [r3, #1050]	; 0x41a
    uint32_t fCntUp = 0;
 8014ffa:	2300      	movs	r3, #0
 8014ffc:	61bb      	str	r3, [r7, #24]
    size_t macCmdsSize = 0;
 8014ffe:	2300      	movs	r3, #0
 8015000:	617b      	str	r3, [r7, #20]
    uint8_t availableSize = 0;
 8015002:	2300      	movs	r3, #0
 8015004:	77fb      	strb	r3, [r7, #31]

    if( fBuffer == NULL )
 8015006:	683b      	ldr	r3, [r7, #0]
 8015008:	2b00      	cmp	r3, #0
 801500a:	d101      	bne.n	8015010 <PrepareFrame+0x34>
    {
        fBufferSize = 0;
 801500c:	2300      	movs	r3, #0
 801500e:	853b      	strh	r3, [r7, #40]	; 0x28
    }

    memcpy1( MacCtx.AppData, ( uint8_t* ) fBuffer, fBufferSize );
 8015010:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8015012:	461a      	mov	r2, r3
 8015014:	6839      	ldr	r1, [r7, #0]
 8015016:	4879      	ldr	r0, [pc, #484]	; (80151fc <PrepareFrame+0x220>)
 8015018:	f006 fc63 	bl	801b8e2 <memcpy1>
    MacCtx.AppDataSize = fBufferSize;
 801501c:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 801501e:	b2da      	uxtb	r2, r3
 8015020:	4b75      	ldr	r3, [pc, #468]	; (80151f8 <PrepareFrame+0x21c>)
 8015022:	f883 2237 	strb.w	r2, [r3, #567]	; 0x237
    MacCtx.PktBuffer[0] = macHdr->Value;
 8015026:	68fb      	ldr	r3, [r7, #12]
 8015028:	781a      	ldrb	r2, [r3, #0]
 801502a:	4b73      	ldr	r3, [pc, #460]	; (80151f8 <PrepareFrame+0x21c>)
 801502c:	709a      	strb	r2, [r3, #2]

    switch( macHdr->Bits.MType )
 801502e:	68fb      	ldr	r3, [r7, #12]
 8015030:	781b      	ldrb	r3, [r3, #0]
 8015032:	f3c3 1342 	ubfx	r3, r3, #5, #3
 8015036:	b2db      	uxtb	r3, r3
 8015038:	2b07      	cmp	r3, #7
 801503a:	f000 80b9 	beq.w	80151b0 <PrepareFrame+0x1d4>
 801503e:	2b07      	cmp	r3, #7
 8015040:	f300 80d0 	bgt.w	80151e4 <PrepareFrame+0x208>
 8015044:	2b02      	cmp	r3, #2
 8015046:	d006      	beq.n	8015056 <PrepareFrame+0x7a>
 8015048:	2b04      	cmp	r3, #4
 801504a:	f040 80cb 	bne.w	80151e4 <PrepareFrame+0x208>
    {
        case FRAME_TYPE_DATA_CONFIRMED_UP:
            MacCtx.NodeAckRequested = true;
 801504e:	4b6a      	ldr	r3, [pc, #424]	; (80151f8 <PrepareFrame+0x21c>)
 8015050:	2201      	movs	r2, #1
 8015052:	f883 241a 	strb.w	r2, [r3, #1050]	; 0x41a
            // Intentional fall through
        case FRAME_TYPE_DATA_UNCONFIRMED_UP:
            MacCtx.TxMsg.Type = LORAMAC_MSG_TYPE_DATA;
 8015056:	4b68      	ldr	r3, [pc, #416]	; (80151f8 <PrepareFrame+0x21c>)
 8015058:	2204      	movs	r2, #4
 801505a:	f883 2104 	strb.w	r2, [r3, #260]	; 0x104
            MacCtx.TxMsg.Message.Data.Buffer = MacCtx.PktBuffer;
 801505e:	4b66      	ldr	r3, [pc, #408]	; (80151f8 <PrepareFrame+0x21c>)
 8015060:	4a67      	ldr	r2, [pc, #412]	; (8015200 <PrepareFrame+0x224>)
 8015062:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
            MacCtx.TxMsg.Message.Data.BufSize = LORAMAC_PHY_MAXPAYLOAD;
 8015066:	4b64      	ldr	r3, [pc, #400]	; (80151f8 <PrepareFrame+0x21c>)
 8015068:	22ff      	movs	r2, #255	; 0xff
 801506a:	f883 210c 	strb.w	r2, [r3, #268]	; 0x10c
            MacCtx.TxMsg.Message.Data.MHDR.Value = macHdr->Value;
 801506e:	68fb      	ldr	r3, [r7, #12]
 8015070:	781a      	ldrb	r2, [r3, #0]
 8015072:	4b61      	ldr	r3, [pc, #388]	; (80151f8 <PrepareFrame+0x21c>)
 8015074:	f883 210d 	strb.w	r2, [r3, #269]	; 0x10d
            MacCtx.TxMsg.Message.Data.FPort = fPort;
 8015078:	4a5f      	ldr	r2, [pc, #380]	; (80151f8 <PrepareFrame+0x21c>)
 801507a:	79fb      	ldrb	r3, [r7, #7]
 801507c:	f882 3128 	strb.w	r3, [r2, #296]	; 0x128
            MacCtx.TxMsg.Message.Data.FHDR.DevAddr = Nvm.MacGroup2.DevAddr;
 8015080:	4b60      	ldr	r3, [pc, #384]	; (8015204 <PrepareFrame+0x228>)
 8015082:	f8d3 30e4 	ldr.w	r3, [r3, #228]	; 0xe4
 8015086:	4a5c      	ldr	r2, [pc, #368]	; (80151f8 <PrepareFrame+0x21c>)
 8015088:	f8c2 3110 	str.w	r3, [r2, #272]	; 0x110
            MacCtx.TxMsg.Message.Data.FHDR.FCtrl.Value = fCtrl->Value;
 801508c:	68bb      	ldr	r3, [r7, #8]
 801508e:	781a      	ldrb	r2, [r3, #0]
 8015090:	4b59      	ldr	r3, [pc, #356]	; (80151f8 <PrepareFrame+0x21c>)
 8015092:	f883 2114 	strb.w	r2, [r3, #276]	; 0x114
            MacCtx.TxMsg.Message.Data.FRMPayloadSize = MacCtx.AppDataSize;
 8015096:	4b58      	ldr	r3, [pc, #352]	; (80151f8 <PrepareFrame+0x21c>)
 8015098:	f893 2237 	ldrb.w	r2, [r3, #567]	; 0x237
 801509c:	4b56      	ldr	r3, [pc, #344]	; (80151f8 <PrepareFrame+0x21c>)
 801509e:	f883 2130 	strb.w	r2, [r3, #304]	; 0x130
            MacCtx.TxMsg.Message.Data.FRMPayload = MacCtx.AppData;
 80150a2:	4b55      	ldr	r3, [pc, #340]	; (80151f8 <PrepareFrame+0x21c>)
 80150a4:	4a55      	ldr	r2, [pc, #340]	; (80151fc <PrepareFrame+0x220>)
 80150a6:	f8c3 212c 	str.w	r2, [r3, #300]	; 0x12c

            if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoGetFCntUp( &fCntUp ) )
 80150aa:	f107 0318 	add.w	r3, r7, #24
 80150ae:	4618      	mov	r0, r3
 80150b0:	f003 f9dc 	bl	801846c <LoRaMacCryptoGetFCntUp>
 80150b4:	4603      	mov	r3, r0
 80150b6:	2b00      	cmp	r3, #0
 80150b8:	d001      	beq.n	80150be <PrepareFrame+0xe2>
            {
                return LORAMAC_STATUS_FCNT_HANDLER_ERROR;
 80150ba:	2312      	movs	r3, #18
 80150bc:	e098      	b.n	80151f0 <PrepareFrame+0x214>
            }
            MacCtx.TxMsg.Message.Data.FHDR.FCnt = ( uint16_t )fCntUp;
 80150be:	69bb      	ldr	r3, [r7, #24]
 80150c0:	b29a      	uxth	r2, r3
 80150c2:	4b4d      	ldr	r3, [pc, #308]	; (80151f8 <PrepareFrame+0x21c>)
 80150c4:	f8a3 2116 	strh.w	r2, [r3, #278]	; 0x116

            // Reset confirm parameters
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
            MacCtx.McpsConfirm.NbRetries = 0;
#elif (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
            MacCtx.McpsConfirm.NbTrans = 0;
 80150c8:	4b4b      	ldr	r3, [pc, #300]	; (80151f8 <PrepareFrame+0x21c>)
 80150ca:	2200      	movs	r2, #0
 80150cc:	f883 2445 	strb.w	r2, [r3, #1093]	; 0x445
#endif /* LORAMAC_VERSION */
            MacCtx.McpsConfirm.AckReceived = false;
 80150d0:	4b49      	ldr	r3, [pc, #292]	; (80151f8 <PrepareFrame+0x21c>)
 80150d2:	2200      	movs	r2, #0
 80150d4:	f883 2444 	strb.w	r2, [r3, #1092]	; 0x444
            MacCtx.McpsConfirm.UpLinkCounter = fCntUp;
 80150d8:	69bb      	ldr	r3, [r7, #24]
 80150da:	4a47      	ldr	r2, [pc, #284]	; (80151f8 <PrepareFrame+0x21c>)
 80150dc:	f8c2 344c 	str.w	r3, [r2, #1100]	; 0x44c

            // Handle the MAC commands if there are any available
            if( LoRaMacCommandsGetSizeSerializedCmds( &macCmdsSize ) != LORAMAC_COMMANDS_SUCCESS )
 80150e0:	f107 0314 	add.w	r3, r7, #20
 80150e4:	4618      	mov	r0, r3
 80150e6:	f002 fb8d 	bl	8017804 <LoRaMacCommandsGetSizeSerializedCmds>
 80150ea:	4603      	mov	r3, r0
 80150ec:	2b00      	cmp	r3, #0
 80150ee:	d001      	beq.n	80150f4 <PrepareFrame+0x118>
            {
                return LORAMAC_STATUS_MAC_COMMAD_ERROR;
 80150f0:	2313      	movs	r3, #19
 80150f2:	e07d      	b.n	80151f0 <PrepareFrame+0x214>
            }

            if( macCmdsSize > 0 )
 80150f4:	697b      	ldr	r3, [r7, #20]
 80150f6:	2b00      	cmp	r3, #0
 80150f8:	d076      	beq.n	80151e8 <PrepareFrame+0x20c>
            {
                availableSize = GetMaxAppPayloadWithoutFOptsLength( Nvm.MacGroup1.ChannelsDatarate );
 80150fa:	4b42      	ldr	r3, [pc, #264]	; (8015204 <PrepareFrame+0x228>)
 80150fc:	f993 3039 	ldrsb.w	r3, [r3, #57]	; 0x39
 8015100:	4618      	mov	r0, r3
 8015102:	f7fe fd2b 	bl	8013b5c <GetMaxAppPayloadWithoutFOptsLength>
 8015106:	4603      	mov	r3, r0
 8015108:	77fb      	strb	r3, [r7, #31]

                // There is application payload available and the MAC commands fit into FOpts field.
                if( ( MacCtx.AppDataSize > 0 ) && ( macCmdsSize <= LORA_MAC_COMMAND_MAX_FOPTS_LENGTH ) )
 801510a:	4b3b      	ldr	r3, [pc, #236]	; (80151f8 <PrepareFrame+0x21c>)
 801510c:	f893 3237 	ldrb.w	r3, [r3, #567]	; 0x237
 8015110:	2b00      	cmp	r3, #0
 8015112:	d01d      	beq.n	8015150 <PrepareFrame+0x174>
 8015114:	697b      	ldr	r3, [r7, #20]
 8015116:	2b0f      	cmp	r3, #15
 8015118:	d81a      	bhi.n	8015150 <PrepareFrame+0x174>
                {
                    if( LoRaMacCommandsSerializeCmds( LORA_MAC_COMMAND_MAX_FOPTS_LENGTH, &macCmdsSize, MacCtx.TxMsg.Message.Data.FHDR.FOpts ) != LORAMAC_COMMANDS_SUCCESS )
 801511a:	f107 0314 	add.w	r3, r7, #20
 801511e:	4a3a      	ldr	r2, [pc, #232]	; (8015208 <PrepareFrame+0x22c>)
 8015120:	4619      	mov	r1, r3
 8015122:	200f      	movs	r0, #15
 8015124:	f002 fb84 	bl	8017830 <LoRaMacCommandsSerializeCmds>
 8015128:	4603      	mov	r3, r0
 801512a:	2b00      	cmp	r3, #0
 801512c:	d001      	beq.n	8015132 <PrepareFrame+0x156>
                    {
                        return LORAMAC_STATUS_MAC_COMMAD_ERROR;
 801512e:	2313      	movs	r3, #19
 8015130:	e05e      	b.n	80151f0 <PrepareFrame+0x214>
                    }
                    fCtrl->Bits.FOptsLen = macCmdsSize;
 8015132:	697b      	ldr	r3, [r7, #20]
 8015134:	f003 030f 	and.w	r3, r3, #15
 8015138:	b2d9      	uxtb	r1, r3
 801513a:	68ba      	ldr	r2, [r7, #8]
 801513c:	7813      	ldrb	r3, [r2, #0]
 801513e:	f361 0303 	bfi	r3, r1, #0, #4
 8015142:	7013      	strb	r3, [r2, #0]
                    // Update FCtrl field with new value of FOptionsLength
                    MacCtx.TxMsg.Message.Data.FHDR.FCtrl.Value = fCtrl->Value;
 8015144:	68bb      	ldr	r3, [r7, #8]
 8015146:	781a      	ldrb	r2, [r3, #0]
 8015148:	4b2b      	ldr	r3, [pc, #172]	; (80151f8 <PrepareFrame+0x21c>)
 801514a:	f883 2114 	strb.w	r2, [r3, #276]	; 0x114
                    MacCtx.TxMsg.Message.Data.FRMPayload = MacCtx.MacCommandsBuffer;
                    MacCtx.TxMsg.Message.Data.FRMPayloadSize = macCmdsSize;
                }
            }

            break;
 801514e:	e04b      	b.n	80151e8 <PrepareFrame+0x20c>
                else if( ( MacCtx.AppDataSize > 0 ) && ( macCmdsSize > LORA_MAC_COMMAND_MAX_FOPTS_LENGTH ) )
 8015150:	4b29      	ldr	r3, [pc, #164]	; (80151f8 <PrepareFrame+0x21c>)
 8015152:	f893 3237 	ldrb.w	r3, [r3, #567]	; 0x237
 8015156:	2b00      	cmp	r3, #0
 8015158:	d010      	beq.n	801517c <PrepareFrame+0x1a0>
 801515a:	697b      	ldr	r3, [r7, #20]
 801515c:	2b0f      	cmp	r3, #15
 801515e:	d90d      	bls.n	801517c <PrepareFrame+0x1a0>
                    if( LoRaMacCommandsSerializeCmds( availableSize, &macCmdsSize, MacCtx.MacCommandsBuffer ) != LORAMAC_COMMANDS_SUCCESS )
 8015160:	7ffb      	ldrb	r3, [r7, #31]
 8015162:	f107 0114 	add.w	r1, r7, #20
 8015166:	4a29      	ldr	r2, [pc, #164]	; (801520c <PrepareFrame+0x230>)
 8015168:	4618      	mov	r0, r3
 801516a:	f002 fb61 	bl	8017830 <LoRaMacCommandsSerializeCmds>
 801516e:	4603      	mov	r3, r0
 8015170:	2b00      	cmp	r3, #0
 8015172:	d001      	beq.n	8015178 <PrepareFrame+0x19c>
                        return LORAMAC_STATUS_MAC_COMMAD_ERROR;
 8015174:	2313      	movs	r3, #19
 8015176:	e03b      	b.n	80151f0 <PrepareFrame+0x214>
                    return LORAMAC_STATUS_SKIPPED_APP_DATA;
 8015178:	230a      	movs	r3, #10
 801517a:	e039      	b.n	80151f0 <PrepareFrame+0x214>
                    if( LoRaMacCommandsSerializeCmds( availableSize, &macCmdsSize, MacCtx.MacCommandsBuffer ) != LORAMAC_COMMANDS_SUCCESS )
 801517c:	7ffb      	ldrb	r3, [r7, #31]
 801517e:	f107 0114 	add.w	r1, r7, #20
 8015182:	4a22      	ldr	r2, [pc, #136]	; (801520c <PrepareFrame+0x230>)
 8015184:	4618      	mov	r0, r3
 8015186:	f002 fb53 	bl	8017830 <LoRaMacCommandsSerializeCmds>
 801518a:	4603      	mov	r3, r0
 801518c:	2b00      	cmp	r3, #0
 801518e:	d001      	beq.n	8015194 <PrepareFrame+0x1b8>
                        return LORAMAC_STATUS_MAC_COMMAD_ERROR;
 8015190:	2313      	movs	r3, #19
 8015192:	e02d      	b.n	80151f0 <PrepareFrame+0x214>
                    MacCtx.TxMsg.Message.Data.FPort = 0;
 8015194:	4b18      	ldr	r3, [pc, #96]	; (80151f8 <PrepareFrame+0x21c>)
 8015196:	2200      	movs	r2, #0
 8015198:	f883 2128 	strb.w	r2, [r3, #296]	; 0x128
                    MacCtx.TxMsg.Message.Data.FRMPayload = MacCtx.MacCommandsBuffer;
 801519c:	4b16      	ldr	r3, [pc, #88]	; (80151f8 <PrepareFrame+0x21c>)
 801519e:	4a1b      	ldr	r2, [pc, #108]	; (801520c <PrepareFrame+0x230>)
 80151a0:	f8c3 212c 	str.w	r2, [r3, #300]	; 0x12c
                    MacCtx.TxMsg.Message.Data.FRMPayloadSize = macCmdsSize;
 80151a4:	697b      	ldr	r3, [r7, #20]
 80151a6:	b2da      	uxtb	r2, r3
 80151a8:	4b13      	ldr	r3, [pc, #76]	; (80151f8 <PrepareFrame+0x21c>)
 80151aa:	f883 2130 	strb.w	r2, [r3, #304]	; 0x130
            break;
 80151ae:	e01b      	b.n	80151e8 <PrepareFrame+0x20c>
        case FRAME_TYPE_PROPRIETARY:
            if( ( fBuffer != NULL ) && ( MacCtx.AppDataSize > 0 ) )
 80151b0:	683b      	ldr	r3, [r7, #0]
 80151b2:	2b00      	cmp	r3, #0
 80151b4:	d01a      	beq.n	80151ec <PrepareFrame+0x210>
 80151b6:	4b10      	ldr	r3, [pc, #64]	; (80151f8 <PrepareFrame+0x21c>)
 80151b8:	f893 3237 	ldrb.w	r3, [r3, #567]	; 0x237
 80151bc:	2b00      	cmp	r3, #0
 80151be:	d015      	beq.n	80151ec <PrepareFrame+0x210>
            {
                memcpy1( MacCtx.PktBuffer + LORAMAC_MHDR_FIELD_SIZE, ( uint8_t* ) fBuffer, MacCtx.AppDataSize );
 80151c0:	4813      	ldr	r0, [pc, #76]	; (8015210 <PrepareFrame+0x234>)
 80151c2:	4b0d      	ldr	r3, [pc, #52]	; (80151f8 <PrepareFrame+0x21c>)
 80151c4:	f893 3237 	ldrb.w	r3, [r3, #567]	; 0x237
 80151c8:	b29b      	uxth	r3, r3
 80151ca:	461a      	mov	r2, r3
 80151cc:	6839      	ldr	r1, [r7, #0]
 80151ce:	f006 fb88 	bl	801b8e2 <memcpy1>
                MacCtx.PktBufferLen = LORAMAC_MHDR_FIELD_SIZE + MacCtx.AppDataSize;
 80151d2:	4b09      	ldr	r3, [pc, #36]	; (80151f8 <PrepareFrame+0x21c>)
 80151d4:	f893 3237 	ldrb.w	r3, [r3, #567]	; 0x237
 80151d8:	b29b      	uxth	r3, r3
 80151da:	3301      	adds	r3, #1
 80151dc:	b29a      	uxth	r2, r3
 80151de:	4b06      	ldr	r3, [pc, #24]	; (80151f8 <PrepareFrame+0x21c>)
 80151e0:	801a      	strh	r2, [r3, #0]
            }
            break;
 80151e2:	e003      	b.n	80151ec <PrepareFrame+0x210>
        default:
            return LORAMAC_STATUS_SERVICE_UNKNOWN;
 80151e4:	2302      	movs	r3, #2
 80151e6:	e003      	b.n	80151f0 <PrepareFrame+0x214>
            break;
 80151e8:	bf00      	nop
 80151ea:	e000      	b.n	80151ee <PrepareFrame+0x212>
            break;
 80151ec:	bf00      	nop
    }

    return LORAMAC_STATUS_OK;
 80151ee:	2300      	movs	r3, #0
}
 80151f0:	4618      	mov	r0, r3
 80151f2:	3720      	adds	r7, #32
 80151f4:	46bd      	mov	sp, r7
 80151f6:	bd80      	pop	{r7, pc}
 80151f8:	20000914 	.word	0x20000914
 80151fc:	20000a4c 	.word	0x20000a4c
 8015200:	20000916 	.word	0x20000916
 8015204:	20000e30 	.word	0x20000e30
 8015208:	20000a2c 	.word	0x20000a2c
 801520c:	20000db0 	.word	0x20000db0
 8015210:	20000917 	.word	0x20000917

08015214 <SendFrameOnChannel>:

static LoRaMacStatus_t SendFrameOnChannel( uint8_t channel )
{
 8015214:	b580      	push	{r7, lr}
 8015216:	b08a      	sub	sp, #40	; 0x28
 8015218:	af00      	add	r7, sp, #0
 801521a:	4603      	mov	r3, r0
 801521c:	71fb      	strb	r3, [r7, #7]
    LoRaMacStatus_t status = LORAMAC_STATUS_PARAMETER_INVALID;
 801521e:	2303      	movs	r3, #3
 8015220:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    TxConfigParams_t txConfig;
    int8_t txPower = 0;
 8015224:	2300      	movs	r3, #0
 8015226:	73fb      	strb	r3, [r7, #15]

    txConfig.Channel = channel;
 8015228:	79fb      	ldrb	r3, [r7, #7]
 801522a:	743b      	strb	r3, [r7, #16]
    txConfig.Datarate = Nvm.MacGroup1.ChannelsDatarate;
 801522c:	4b4b      	ldr	r3, [pc, #300]	; (801535c <SendFrameOnChannel+0x148>)
 801522e:	f993 3039 	ldrsb.w	r3, [r3, #57]	; 0x39
 8015232:	747b      	strb	r3, [r7, #17]
    txConfig.TxPower = Nvm.MacGroup1.ChannelsTxPower;
 8015234:	4b49      	ldr	r3, [pc, #292]	; (801535c <SendFrameOnChannel+0x148>)
 8015236:	f993 3038 	ldrsb.w	r3, [r3, #56]	; 0x38
 801523a:	74bb      	strb	r3, [r7, #18]
    txConfig.MaxEirp = Nvm.MacGroup2.MacParams.MaxEirp;
 801523c:	4b47      	ldr	r3, [pc, #284]	; (801535c <SendFrameOnChannel+0x148>)
 801523e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8015242:	617b      	str	r3, [r7, #20]
    txConfig.AntennaGain = Nvm.MacGroup2.MacParams.AntennaGain;
 8015244:	4b45      	ldr	r3, [pc, #276]	; (801535c <SendFrameOnChannel+0x148>)
 8015246:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 801524a:	61bb      	str	r3, [r7, #24]
    txConfig.PktLen = MacCtx.PktBufferLen;
 801524c:	4b44      	ldr	r3, [pc, #272]	; (8015360 <SendFrameOnChannel+0x14c>)
 801524e:	881b      	ldrh	r3, [r3, #0]
 8015250:	83bb      	strh	r3, [r7, #28]
#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    txConfig.NetworkActivation = Nvm.MacGroup2.NetworkActivation;
 8015252:	4b42      	ldr	r3, [pc, #264]	; (801535c <SendFrameOnChannel+0x148>)
 8015254:	f893 3130 	ldrb.w	r3, [r3, #304]	; 0x130
 8015258:	77bb      	strb	r3, [r7, #30]
#endif /* LORAMAC_VERSION */

    RegionTxConfig( Nvm.MacGroup2.Region, &txConfig, &txPower, &MacCtx.TxTimeOnAir );
 801525a:	4b40      	ldr	r3, [pc, #256]	; (801535c <SendFrameOnChannel+0x148>)
 801525c:	f893 0048 	ldrb.w	r0, [r3, #72]	; 0x48
 8015260:	f107 020f 	add.w	r2, r7, #15
 8015264:	f107 0110 	add.w	r1, r7, #16
 8015268:	4b3e      	ldr	r3, [pc, #248]	; (8015364 <SendFrameOnChannel+0x150>)
 801526a:	f004 f828 	bl	80192be <RegionTxConfig>

    MacCtx.McpsConfirm.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 801526e:	4b3c      	ldr	r3, [pc, #240]	; (8015360 <SendFrameOnChannel+0x14c>)
 8015270:	2201      	movs	r2, #1
 8015272:	f883 2441 	strb.w	r2, [r3, #1089]	; 0x441
    MacCtx.McpsConfirm.Datarate = Nvm.MacGroup1.ChannelsDatarate;
 8015276:	4b39      	ldr	r3, [pc, #228]	; (801535c <SendFrameOnChannel+0x148>)
 8015278:	f993 3039 	ldrsb.w	r3, [r3, #57]	; 0x39
 801527c:	b2da      	uxtb	r2, r3
 801527e:	4b38      	ldr	r3, [pc, #224]	; (8015360 <SendFrameOnChannel+0x14c>)
 8015280:	f883 2442 	strb.w	r2, [r3, #1090]	; 0x442
    MacCtx.McpsConfirm.TxPower = txPower;
 8015284:	f997 200f 	ldrsb.w	r2, [r7, #15]
 8015288:	4b35      	ldr	r3, [pc, #212]	; (8015360 <SendFrameOnChannel+0x14c>)
 801528a:	f883 2443 	strb.w	r2, [r3, #1091]	; 0x443
    MacCtx.McpsConfirm.Channel = channel;
 801528e:	79fb      	ldrb	r3, [r7, #7]
 8015290:	4a33      	ldr	r2, [pc, #204]	; (8015360 <SendFrameOnChannel+0x14c>)
 8015292:	f8c2 3450 	str.w	r3, [r2, #1104]	; 0x450

    // Store the time on air
    MacCtx.McpsConfirm.TxTimeOnAir = MacCtx.TxTimeOnAir;
 8015296:	4b32      	ldr	r3, [pc, #200]	; (8015360 <SendFrameOnChannel+0x14c>)
 8015298:	f8d3 341c 	ldr.w	r3, [r3, #1052]	; 0x41c
 801529c:	4a30      	ldr	r2, [pc, #192]	; (8015360 <SendFrameOnChannel+0x14c>)
 801529e:	f8c2 3448 	str.w	r3, [r2, #1096]	; 0x448
    MacCtx.MlmeConfirm.TxTimeOnAir = MacCtx.TxTimeOnAir;
 80152a2:	4b2f      	ldr	r3, [pc, #188]	; (8015360 <SendFrameOnChannel+0x14c>)
 80152a4:	f8d3 341c 	ldr.w	r3, [r3, #1052]	; 0x41c
 80152a8:	4a2d      	ldr	r2, [pc, #180]	; (8015360 <SendFrameOnChannel+0x14c>)
 80152aa:	f8c2 3458 	str.w	r3, [r2, #1112]	; 0x458

    if( LoRaMacClassBIsBeaconModeActive( ) == true )
 80152ae:	f001 fff6 	bl	801729e <LoRaMacClassBIsBeaconModeActive>
 80152b2:	4603      	mov	r3, r0
 80152b4:	2b00      	cmp	r3, #0
 80152b6:	d00b      	beq.n	80152d0 <SendFrameOnChannel+0xbc>
    {
        // Currently, the Time-On-Air can only be computed when the radio is configured with
        // the TX configuration
        TimerTime_t collisionTime = LoRaMacClassBIsUplinkCollision( MacCtx.TxTimeOnAir );
 80152b8:	4b29      	ldr	r3, [pc, #164]	; (8015360 <SendFrameOnChannel+0x14c>)
 80152ba:	f8d3 341c 	ldr.w	r3, [r3, #1052]	; 0x41c
 80152be:	4618      	mov	r0, r3
 80152c0:	f002 f858 	bl	8017374 <LoRaMacClassBIsUplinkCollision>
 80152c4:	6238      	str	r0, [r7, #32]

        if( collisionTime > 0 )
 80152c6:	6a3b      	ldr	r3, [r7, #32]
 80152c8:	2b00      	cmp	r3, #0
 80152ca:	d001      	beq.n	80152d0 <SendFrameOnChannel+0xbc>
        {
            return LORAMAC_STATUS_BUSY_UPLINK_COLLISION;
 80152cc:	2310      	movs	r3, #16
 80152ce:	e040      	b.n	8015352 <SendFrameOnChannel+0x13e>
        }
    }

    if( Nvm.MacGroup2.DeviceClass == CLASS_B )
 80152d0:	4b22      	ldr	r3, [pc, #136]	; (801535c <SendFrameOnChannel+0x148>)
 80152d2:	f893 3118 	ldrb.w	r3, [r3, #280]	; 0x118
 80152d6:	2b01      	cmp	r3, #1
 80152d8:	d101      	bne.n	80152de <SendFrameOnChannel+0xca>
    {
        // Stop slots for class b
        LoRaMacClassBStopRxSlots( );
 80152da:	f002 f855 	bl	8017388 <LoRaMacClassBStopRxSlots>
    }

    LoRaMacClassBHaltBeaconing( );
 80152de:	f001 ffef 	bl	80172c0 <LoRaMacClassBHaltBeaconing>

    // Secure frame
    status = SecureFrame( Nvm.MacGroup1.ChannelsDatarate, MacCtx.Channel );
 80152e2:	4b1e      	ldr	r3, [pc, #120]	; (801535c <SendFrameOnChannel+0x148>)
 80152e4:	f993 3039 	ldrsb.w	r3, [r3, #57]	; 0x39
 80152e8:	b2db      	uxtb	r3, r3
 80152ea:	4a1d      	ldr	r2, [pc, #116]	; (8015360 <SendFrameOnChannel+0x14c>)
 80152ec:	f892 241b 	ldrb.w	r2, [r2, #1051]	; 0x41b
 80152f0:	4611      	mov	r1, r2
 80152f2:	4618      	mov	r0, r3
 80152f4:	f7ff fc2a 	bl	8014b4c <SecureFrame>
 80152f8:	4603      	mov	r3, r0
 80152fa:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    if( status != LORAMAC_STATUS_OK )
 80152fe:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8015302:	2b00      	cmp	r3, #0
 8015304:	d002      	beq.n	801530c <SendFrameOnChannel+0xf8>
    {
        return status;
 8015306:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 801530a:	e022      	b.n	8015352 <SendFrameOnChannel+0x13e>
    }

    MacCtx.MacState |= LORAMAC_TX_RUNNING;
 801530c:	4b14      	ldr	r3, [pc, #80]	; (8015360 <SendFrameOnChannel+0x14c>)
 801530e:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 8015312:	f043 0302 	orr.w	r3, r3, #2
 8015316:	4a12      	ldr	r2, [pc, #72]	; (8015360 <SendFrameOnChannel+0x14c>)
 8015318:	f8c2 3340 	str.w	r3, [r2, #832]	; 0x340
    if( MacCtx.NodeAckRequested == false )
    {
        MacCtx.ChannelsNbTransCounter++;
    }
#elif (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    MacCtx.ChannelsNbTransCounter++;
 801531c:	4b10      	ldr	r3, [pc, #64]	; (8015360 <SendFrameOnChannel+0x14c>)
 801531e:	f893 3418 	ldrb.w	r3, [r3, #1048]	; 0x418
 8015322:	3301      	adds	r3, #1
 8015324:	b2da      	uxtb	r2, r3
 8015326:	4b0e      	ldr	r3, [pc, #56]	; (8015360 <SendFrameOnChannel+0x14c>)
 8015328:	f883 2418 	strb.w	r2, [r3, #1048]	; 0x418
    MacCtx.McpsConfirm.NbTrans = MacCtx.ChannelsNbTransCounter;
 801532c:	4b0c      	ldr	r3, [pc, #48]	; (8015360 <SendFrameOnChannel+0x14c>)
 801532e:	f893 2418 	ldrb.w	r2, [r3, #1048]	; 0x418
 8015332:	4b0b      	ldr	r3, [pc, #44]	; (8015360 <SendFrameOnChannel+0x14c>)
 8015334:	f883 2445 	strb.w	r2, [r3, #1093]	; 0x445
    MacCtx.ResponseTimeoutStartTime = 0;
 8015338:	4b09      	ldr	r3, [pc, #36]	; (8015360 <SendFrameOnChannel+0x14c>)
 801533a:	2200      	movs	r2, #0
 801533c:	f8c3 2498 	str.w	r2, [r3, #1176]	; 0x498
#endif /* LORAMAC_VERSION */

    // Send now
    Radio.Send( MacCtx.PktBuffer, MacCtx.PktBufferLen );
 8015340:	4b09      	ldr	r3, [pc, #36]	; (8015368 <SendFrameOnChannel+0x154>)
 8015342:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8015344:	4a06      	ldr	r2, [pc, #24]	; (8015360 <SendFrameOnChannel+0x14c>)
 8015346:	8812      	ldrh	r2, [r2, #0]
 8015348:	b2d2      	uxtb	r2, r2
 801534a:	4611      	mov	r1, r2
 801534c:	4807      	ldr	r0, [pc, #28]	; (801536c <SendFrameOnChannel+0x158>)
 801534e:	4798      	blx	r3

    return LORAMAC_STATUS_OK;
 8015350:	2300      	movs	r3, #0
}
 8015352:	4618      	mov	r0, r3
 8015354:	3728      	adds	r7, #40	; 0x28
 8015356:	46bd      	mov	sp, r7
 8015358:	bd80      	pop	{r7, pc}
 801535a:	bf00      	nop
 801535c:	20000e30 	.word	0x20000e30
 8015360:	20000914 	.word	0x20000914
 8015364:	20000d30 	.word	0x20000d30
 8015368:	08021ecc 	.word	0x08021ecc
 801536c:	20000916 	.word	0x20000916

08015370 <SetTxContinuousWave>:

    return LORAMAC_STATUS_OK;
}
#elif (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
static LoRaMacStatus_t SetTxContinuousWave( uint16_t timeout, uint32_t frequency, uint8_t power )
{
 8015370:	b580      	push	{r7, lr}
 8015372:	b082      	sub	sp, #8
 8015374:	af00      	add	r7, sp, #0
 8015376:	4603      	mov	r3, r0
 8015378:	6039      	str	r1, [r7, #0]
 801537a:	80fb      	strh	r3, [r7, #6]
 801537c:	4613      	mov	r3, r2
 801537e:	717b      	strb	r3, [r7, #5]
    Radio.SetTxContinuousWave( frequency, power, timeout );
 8015380:	4b09      	ldr	r3, [pc, #36]	; (80153a8 <SetTxContinuousWave+0x38>)
 8015382:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8015384:	f997 1005 	ldrsb.w	r1, [r7, #5]
 8015388:	88fa      	ldrh	r2, [r7, #6]
 801538a:	6838      	ldr	r0, [r7, #0]
 801538c:	4798      	blx	r3

    MacCtx.MacState |= LORAMAC_TX_RUNNING;
 801538e:	4b07      	ldr	r3, [pc, #28]	; (80153ac <SetTxContinuousWave+0x3c>)
 8015390:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 8015394:	f043 0302 	orr.w	r3, r3, #2
 8015398:	4a04      	ldr	r2, [pc, #16]	; (80153ac <SetTxContinuousWave+0x3c>)
 801539a:	f8c2 3340 	str.w	r3, [r2, #832]	; 0x340

    return LORAMAC_STATUS_OK;
 801539e:	2300      	movs	r3, #0
}
 80153a0:	4618      	mov	r0, r3
 80153a2:	3708      	adds	r7, #8
 80153a4:	46bd      	mov	sp, r7
 80153a6:	bd80      	pop	{r7, pc}
 80153a8:	08021ecc 	.word	0x08021ecc
 80153ac:	20000914 	.word	0x20000914

080153b0 <RestoreNvmData>:
#endif /* LORAMAC_VERSION */

static LoRaMacStatus_t RestoreNvmData( void )
{
 80153b0:	b580      	push	{r7, lr}
 80153b2:	b082      	sub	sp, #8
 80153b4:	af00      	add	r7, sp, #0
#if (defined( CONTEXT_MANAGEMENT_ENABLED ) && ( CONTEXT_MANAGEMENT_ENABLED == 1 ))
    uint32_t crc = 0;
 80153b6:	2300      	movs	r3, #0
 80153b8:	607b      	str	r3, [r7, #4]

    // Status and parameter validation
    if( MacCtx.MacState != LORAMAC_STOPPED )
 80153ba:	4b49      	ldr	r3, [pc, #292]	; (80154e0 <RestoreNvmData+0x130>)
 80153bc:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 80153c0:	2b01      	cmp	r3, #1
 80153c2:	d001      	beq.n	80153c8 <RestoreNvmData+0x18>
    {
        return LORAMAC_STATUS_BUSY;
 80153c4:	2301      	movs	r3, #1
 80153c6:	e087      	b.n	80154d8 <RestoreNvmData+0x128>
    }

    // Crypto
    crc = Crc32( ( uint8_t* ) &(NvmBackup.Crypto), sizeof( NvmBackup.Crypto ) -
 80153c8:	2124      	movs	r1, #36	; 0x24
 80153ca:	4846      	ldr	r0, [pc, #280]	; (80154e4 <RestoreNvmData+0x134>)
 80153cc:	f006 fade 	bl	801b98c <Crc32>
 80153d0:	6078      	str	r0, [r7, #4]
                                            sizeof( NvmBackup.Crypto.Crc32 ) );
    if( crc != NvmBackup.Crypto.Crc32 )
 80153d2:	4b44      	ldr	r3, [pc, #272]	; (80154e4 <RestoreNvmData+0x134>)
 80153d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80153d6:	687a      	ldr	r2, [r7, #4]
 80153d8:	429a      	cmp	r2, r3
 80153da:	d001      	beq.n	80153e0 <RestoreNvmData+0x30>
    {
        return LORAMAC_STATUS_NVM_DATA_INCONSISTENT;
 80153dc:	2317      	movs	r3, #23
 80153de:	e07b      	b.n	80154d8 <RestoreNvmData+0x128>
    }

    // MacGroup1
    crc = Crc32( ( uint8_t* ) &(NvmBackup.MacGroup1), sizeof( NvmBackup.MacGroup1 ) -
 80153e0:	211c      	movs	r1, #28
 80153e2:	4841      	ldr	r0, [pc, #260]	; (80154e8 <RestoreNvmData+0x138>)
 80153e4:	f006 fad2 	bl	801b98c <Crc32>
 80153e8:	6078      	str	r0, [r7, #4]
                                               sizeof( NvmBackup.MacGroup1.Crc32 ) );
    if( crc != NvmBackup.MacGroup1.Crc32 )
 80153ea:	4b3e      	ldr	r3, [pc, #248]	; (80154e4 <RestoreNvmData+0x134>)
 80153ec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80153ee:	687a      	ldr	r2, [r7, #4]
 80153f0:	429a      	cmp	r2, r3
 80153f2:	d001      	beq.n	80153f8 <RestoreNvmData+0x48>
    {
        return LORAMAC_STATUS_NVM_DATA_INCONSISTENT;
 80153f4:	2317      	movs	r3, #23
 80153f6:	e06f      	b.n	80154d8 <RestoreNvmData+0x128>
    }

    // MacGroup2
    crc = Crc32( ( uint8_t* ) &(NvmBackup.MacGroup2), sizeof( NvmBackup.MacGroup2 ) -
 80153f8:	f44f 7180 	mov.w	r1, #256	; 0x100
 80153fc:	483b      	ldr	r0, [pc, #236]	; (80154ec <RestoreNvmData+0x13c>)
 80153fe:	f006 fac5 	bl	801b98c <Crc32>
 8015402:	6078      	str	r0, [r7, #4]
                                               sizeof( NvmBackup.MacGroup2.Crc32 ) );
    if( crc != NvmBackup.MacGroup2.Crc32 )
 8015404:	4b37      	ldr	r3, [pc, #220]	; (80154e4 <RestoreNvmData+0x134>)
 8015406:	f8d3 3148 	ldr.w	r3, [r3, #328]	; 0x148
 801540a:	687a      	ldr	r2, [r7, #4]
 801540c:	429a      	cmp	r2, r3
 801540e:	d001      	beq.n	8015414 <RestoreNvmData+0x64>
    {
        return LORAMAC_STATUS_NVM_DATA_INCONSISTENT;
 8015410:	2317      	movs	r3, #23
 8015412:	e061      	b.n	80154d8 <RestoreNvmData+0x128>
    }

    // Secure Element
    crc = Crc32( ( uint8_t* ) &(NvmBackup.SecureElement), sizeof( NvmBackup.SecureElement ) -
 8015414:	21d4      	movs	r1, #212	; 0xd4
 8015416:	4836      	ldr	r0, [pc, #216]	; (80154f0 <RestoreNvmData+0x140>)
 8015418:	f006 fab8 	bl	801b98c <Crc32>
 801541c:	6078      	str	r0, [r7, #4]
                                                   sizeof( NvmBackup.SecureElement.Crc32 ) );
    if( crc != NvmBackup.SecureElement.Crc32 )
 801541e:	4b31      	ldr	r3, [pc, #196]	; (80154e4 <RestoreNvmData+0x134>)
 8015420:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 8015424:	687a      	ldr	r2, [r7, #4]
 8015426:	429a      	cmp	r2, r3
 8015428:	d001      	beq.n	801542e <RestoreNvmData+0x7e>
    {
        return LORAMAC_STATUS_NVM_DATA_INCONSISTENT;
 801542a:	2317      	movs	r3, #23
 801542c:	e054      	b.n	80154d8 <RestoreNvmData+0x128>
    }

    // RegionGroup1
    crc = Crc32( ( uint8_t* ) &(NvmBackup.RegionGroup1), sizeof( NvmBackup.RegionGroup1 ) -
 801542e:	2110      	movs	r1, #16
 8015430:	4830      	ldr	r0, [pc, #192]	; (80154f4 <RestoreNvmData+0x144>)
 8015432:	f006 faab 	bl	801b98c <Crc32>
 8015436:	6078      	str	r0, [r7, #4]
                                            sizeof( NvmBackup.RegionGroup1.Crc32 ) );
    if( crc != NvmBackup.RegionGroup1.Crc32 )
 8015438:	4b2a      	ldr	r3, [pc, #168]	; (80154e4 <RestoreNvmData+0x134>)
 801543a:	f8d3 3234 	ldr.w	r3, [r3, #564]	; 0x234
 801543e:	687a      	ldr	r2, [r7, #4]
 8015440:	429a      	cmp	r2, r3
 8015442:	d001      	beq.n	8015448 <RestoreNvmData+0x98>
    {
        return LORAMAC_STATUS_NVM_DATA_INCONSISTENT;
 8015444:	2317      	movs	r3, #23
 8015446:	e047      	b.n	80154d8 <RestoreNvmData+0x128>
    }

    // RegionGroup2
    crc = Crc32( ( uint8_t* ) &(NvmBackup.RegionGroup2), sizeof( NvmBackup.RegionGroup2 ) -
 8015448:	f44f 715e 	mov.w	r1, #888	; 0x378
 801544c:	482a      	ldr	r0, [pc, #168]	; (80154f8 <RestoreNvmData+0x148>)
 801544e:	f006 fa9d 	bl	801b98c <Crc32>
 8015452:	6078      	str	r0, [r7, #4]
                                            sizeof( NvmBackup.RegionGroup2.Crc32 ) );
    if( crc != NvmBackup.RegionGroup2.Crc32 )
 8015454:	4b23      	ldr	r3, [pc, #140]	; (80154e4 <RestoreNvmData+0x134>)
 8015456:	f8d3 35b0 	ldr.w	r3, [r3, #1456]	; 0x5b0
 801545a:	687a      	ldr	r2, [r7, #4]
 801545c:	429a      	cmp	r2, r3
 801545e:	d001      	beq.n	8015464 <RestoreNvmData+0xb4>
    {
        return LORAMAC_STATUS_NVM_DATA_INCONSISTENT;
 8015460:	2317      	movs	r3, #23
 8015462:	e039      	b.n	80154d8 <RestoreNvmData+0x128>
    }

    crc = Crc32( ( uint8_t* ) &(NvmBackup.ClassB), sizeof( NvmBackup.ClassB ) -
 8015464:	2114      	movs	r1, #20
 8015466:	4825      	ldr	r0, [pc, #148]	; (80154fc <RestoreNvmData+0x14c>)
 8015468:	f006 fa90 	bl	801b98c <Crc32>
 801546c:	6078      	str	r0, [r7, #4]
                                            sizeof( NvmBackup.ClassB.Crc32 ) );
    if( crc != NvmBackup.ClassB.Crc32 )
 801546e:	4b1d      	ldr	r3, [pc, #116]	; (80154e4 <RestoreNvmData+0x134>)
 8015470:	f8d3 35c8 	ldr.w	r3, [r3, #1480]	; 0x5c8
 8015474:	687a      	ldr	r2, [r7, #4]
 8015476:	429a      	cmp	r2, r3
 8015478:	d001      	beq.n	801547e <RestoreNvmData+0xce>
    {
        return LORAMAC_STATUS_NVM_DATA_INCONSISTENT;
 801547a:	2317      	movs	r3, #23
 801547c:	e02c      	b.n	80154d8 <RestoreNvmData+0x128>
    }

    memcpy1( ( uint8_t* ) &Nvm, ( uint8_t* ) &NvmBackup, sizeof( LoRaMacNvmData_t ) );
 801547e:	f240 52cc 	movw	r2, #1484	; 0x5cc
 8015482:	4918      	ldr	r1, [pc, #96]	; (80154e4 <RestoreNvmData+0x134>)
 8015484:	481e      	ldr	r0, [pc, #120]	; (8015500 <RestoreNvmData+0x150>)
 8015486:	f006 fa2c 	bl	801b8e2 <memcpy1>
    memset1( ( uint8_t* ) &NvmBackup, 0, sizeof( LoRaMacNvmData_t ) );
 801548a:	f240 52cc 	movw	r2, #1484	; 0x5cc
 801548e:	2100      	movs	r1, #0
 8015490:	4814      	ldr	r0, [pc, #80]	; (80154e4 <RestoreNvmData+0x134>)
 8015492:	f006 fa61 	bl	801b958 <memset1>

    // Initialize RxC config parameters.
    MacCtx.RxWindowCConfig.Channel = MacCtx.Channel;
 8015496:	4b12      	ldr	r3, [pc, #72]	; (80154e0 <RestoreNvmData+0x130>)
 8015498:	f893 241b 	ldrb.w	r2, [r3, #1051]	; 0x41b
 801549c:	4b10      	ldr	r3, [pc, #64]	; (80154e0 <RestoreNvmData+0x130>)
 801549e:	f883 23e8 	strb.w	r2, [r3, #1000]	; 0x3e8
    MacCtx.RxWindowCConfig.Frequency = Nvm.MacGroup2.MacParams.RxCChannel.Frequency;
 80154a2:	4b17      	ldr	r3, [pc, #92]	; (8015500 <RestoreNvmData+0x150>)
 80154a4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80154a6:	4a0e      	ldr	r2, [pc, #56]	; (80154e0 <RestoreNvmData+0x130>)
 80154a8:	f8c2 33ec 	str.w	r3, [r2, #1004]	; 0x3ec
    MacCtx.RxWindowCConfig.DownlinkDwellTime = Nvm.MacGroup2.MacParams.DownlinkDwellTime;
 80154ac:	4b14      	ldr	r3, [pc, #80]	; (8015500 <RestoreNvmData+0x150>)
 80154ae:	f893 207d 	ldrb.w	r2, [r3, #125]	; 0x7d
 80154b2:	4b0b      	ldr	r3, [pc, #44]	; (80154e0 <RestoreNvmData+0x130>)
 80154b4:	f883 23f8 	strb.w	r2, [r3, #1016]	; 0x3f8
    MacCtx.RxWindowCConfig.RxContinuous = true;
 80154b8:	4b09      	ldr	r3, [pc, #36]	; (80154e0 <RestoreNvmData+0x130>)
 80154ba:	2201      	movs	r2, #1
 80154bc:	f883 23fa 	strb.w	r2, [r3, #1018]	; 0x3fa
    MacCtx.RxWindowCConfig.RxSlot = RX_SLOT_WIN_CLASS_C;
 80154c0:	4b07      	ldr	r3, [pc, #28]	; (80154e0 <RestoreNvmData+0x130>)
 80154c2:	2202      	movs	r2, #2
 80154c4:	f883 23fb 	strb.w	r2, [r3, #1019]	; 0x3fb

    // The public/private network flag may change upon reloading MacGroup2
    // from NVM and we thus need to synchronize the radio. The same function
    // is invoked in LoRaMacInitialization.
    Radio.SetPublicNetwork( Nvm.MacGroup2.PublicNetwork );
 80154c8:	4b0e      	ldr	r3, [pc, #56]	; (8015504 <RestoreNvmData+0x154>)
 80154ca:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80154cc:	4a0c      	ldr	r2, [pc, #48]	; (8015500 <RestoreNvmData+0x150>)
 80154ce:	f892 2119 	ldrb.w	r2, [r2, #281]	; 0x119
 80154d2:	4610      	mov	r0, r2
 80154d4:	4798      	blx	r3
#endif /* CONTEXT_MANAGEMENT_ENABLED == 1 */

    return LORAMAC_STATUS_OK;
 80154d6:	2300      	movs	r3, #0
}
 80154d8:	4618      	mov	r0, r3
 80154da:	3708      	adds	r7, #8
 80154dc:	46bd      	mov	sp, r7
 80154de:	bd80      	pop	{r7, pc}
 80154e0:	20000914 	.word	0x20000914
 80154e4:	200013fc 	.word	0x200013fc
 80154e8:	20001424 	.word	0x20001424
 80154ec:	20001444 	.word	0x20001444
 80154f0:	20001548 	.word	0x20001548
 80154f4:	20001620 	.word	0x20001620
 80154f8:	20001634 	.word	0x20001634
 80154fc:	200019b0 	.word	0x200019b0
 8015500:	20000e30 	.word	0x20000e30
 8015504:	08021ecc 	.word	0x08021ecc

08015508 <DetermineFrameType>:

static LoRaMacStatus_t DetermineFrameType( LoRaMacMessageData_t* macMsg, FType_t* fType )
{
 8015508:	b480      	push	{r7}
 801550a:	b083      	sub	sp, #12
 801550c:	af00      	add	r7, sp, #0
 801550e:	6078      	str	r0, [r7, #4]
 8015510:	6039      	str	r1, [r7, #0]
    if( ( macMsg == NULL ) || ( fType == NULL ) )
 8015512:	687b      	ldr	r3, [r7, #4]
 8015514:	2b00      	cmp	r3, #0
 8015516:	d002      	beq.n	801551e <DetermineFrameType+0x16>
 8015518:	683b      	ldr	r3, [r7, #0]
 801551a:	2b00      	cmp	r3, #0
 801551c:	d101      	bne.n	8015522 <DetermineFrameType+0x1a>
    {
        return LORAMAC_STATUS_PARAMETER_INVALID;
 801551e:	2303      	movs	r3, #3
 8015520:	e03b      	b.n	801559a <DetermineFrameType+0x92>
     * +-------+  +----------+------+-------+--------------+
     * |   D   |  |    = 0   |   -  |  > 0  |       X      |
     * +-------+  +----------+------+-------+--------------+
     */

    if( ( macMsg->FHDR.FCtrl.Bits.FOptsLen > 0 ) && ( macMsg->FPort > 0 ) )
 8015522:	687b      	ldr	r3, [r7, #4]
 8015524:	7b1b      	ldrb	r3, [r3, #12]
 8015526:	f003 030f 	and.w	r3, r3, #15
 801552a:	b2db      	uxtb	r3, r3
 801552c:	2b00      	cmp	r3, #0
 801552e:	d008      	beq.n	8015542 <DetermineFrameType+0x3a>
 8015530:	687b      	ldr	r3, [r7, #4]
 8015532:	f893 3020 	ldrb.w	r3, [r3, #32]
 8015536:	2b00      	cmp	r3, #0
 8015538:	d003      	beq.n	8015542 <DetermineFrameType+0x3a>
    {
        *fType = FRAME_TYPE_A;
 801553a:	683b      	ldr	r3, [r7, #0]
 801553c:	2200      	movs	r2, #0
 801553e:	701a      	strb	r2, [r3, #0]
 8015540:	e02a      	b.n	8015598 <DetermineFrameType+0x90>
    }
    else if( macMsg->FRMPayloadSize == 0 )
 8015542:	687b      	ldr	r3, [r7, #4]
 8015544:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8015548:	2b00      	cmp	r3, #0
 801554a:	d103      	bne.n	8015554 <DetermineFrameType+0x4c>
    {
        *fType = FRAME_TYPE_B;
 801554c:	683b      	ldr	r3, [r7, #0]
 801554e:	2201      	movs	r2, #1
 8015550:	701a      	strb	r2, [r3, #0]
 8015552:	e021      	b.n	8015598 <DetermineFrameType+0x90>
    }
    else if( ( macMsg->FHDR.FCtrl.Bits.FOptsLen == 0 ) && ( macMsg->FPort == 0 ) )
 8015554:	687b      	ldr	r3, [r7, #4]
 8015556:	7b1b      	ldrb	r3, [r3, #12]
 8015558:	f003 030f 	and.w	r3, r3, #15
 801555c:	b2db      	uxtb	r3, r3
 801555e:	2b00      	cmp	r3, #0
 8015560:	d108      	bne.n	8015574 <DetermineFrameType+0x6c>
 8015562:	687b      	ldr	r3, [r7, #4]
 8015564:	f893 3020 	ldrb.w	r3, [r3, #32]
 8015568:	2b00      	cmp	r3, #0
 801556a:	d103      	bne.n	8015574 <DetermineFrameType+0x6c>
    {
        *fType = FRAME_TYPE_C;
 801556c:	683b      	ldr	r3, [r7, #0]
 801556e:	2202      	movs	r2, #2
 8015570:	701a      	strb	r2, [r3, #0]
 8015572:	e011      	b.n	8015598 <DetermineFrameType+0x90>
    }
    else if( ( macMsg->FHDR.FCtrl.Bits.FOptsLen == 0 ) && ( macMsg->FPort > 0 ) )
 8015574:	687b      	ldr	r3, [r7, #4]
 8015576:	7b1b      	ldrb	r3, [r3, #12]
 8015578:	f003 030f 	and.w	r3, r3, #15
 801557c:	b2db      	uxtb	r3, r3
 801557e:	2b00      	cmp	r3, #0
 8015580:	d108      	bne.n	8015594 <DetermineFrameType+0x8c>
 8015582:	687b      	ldr	r3, [r7, #4]
 8015584:	f893 3020 	ldrb.w	r3, [r3, #32]
 8015588:	2b00      	cmp	r3, #0
 801558a:	d003      	beq.n	8015594 <DetermineFrameType+0x8c>
    {
        *fType = FRAME_TYPE_D;
 801558c:	683b      	ldr	r3, [r7, #0]
 801558e:	2203      	movs	r2, #3
 8015590:	701a      	strb	r2, [r3, #0]
 8015592:	e001      	b.n	8015598 <DetermineFrameType+0x90>
    }
    else
    {
        // Should never happen.
        return LORAMAC_STATUS_ERROR;
 8015594:	2318      	movs	r3, #24
 8015596:	e000      	b.n	801559a <DetermineFrameType+0x92>
    }

    return LORAMAC_STATUS_OK;
 8015598:	2300      	movs	r3, #0
}
 801559a:	4618      	mov	r0, r3
 801559c:	370c      	adds	r7, #12
 801559e:	46bd      	mov	sp, r7
 80155a0:	bc80      	pop	{r7}
 80155a2:	4770      	bx	lr

080155a4 <CheckRetrans>:
    }
    return false;
}
#elif (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
static bool CheckRetrans( uint8_t counter, uint8_t limit )
{
 80155a4:	b480      	push	{r7}
 80155a6:	b083      	sub	sp, #12
 80155a8:	af00      	add	r7, sp, #0
 80155aa:	4603      	mov	r3, r0
 80155ac:	460a      	mov	r2, r1
 80155ae:	71fb      	strb	r3, [r7, #7]
 80155b0:	4613      	mov	r3, r2
 80155b2:	71bb      	strb	r3, [r7, #6]
    if( counter >= limit )
 80155b4:	79fa      	ldrb	r2, [r7, #7]
 80155b6:	79bb      	ldrb	r3, [r7, #6]
 80155b8:	429a      	cmp	r2, r3
 80155ba:	d301      	bcc.n	80155c0 <CheckRetrans+0x1c>
    {
        return true;
 80155bc:	2301      	movs	r3, #1
 80155be:	e000      	b.n	80155c2 <CheckRetrans+0x1e>
    }
    return false;
 80155c0:	2300      	movs	r3, #0
}
 80155c2:	4618      	mov	r0, r3
 80155c4:	370c      	adds	r7, #12
 80155c6:	46bd      	mov	sp, r7
 80155c8:	bc80      	pop	{r7}
 80155ca:	4770      	bx	lr

080155cc <CheckRetransUnconfirmedUplink>:

static bool CheckRetransUnconfirmedUplink( void )
{
 80155cc:	b580      	push	{r7, lr}
 80155ce:	af00      	add	r7, sp, #0
    // Verify, if the max number of retransmissions have been reached
    if( CheckRetrans( MacCtx.ChannelsNbTransCounter,
 80155d0:	4b12      	ldr	r3, [pc, #72]	; (801561c <CheckRetransUnconfirmedUplink+0x50>)
 80155d2:	f893 3418 	ldrb.w	r3, [r3, #1048]	; 0x418
 80155d6:	4a12      	ldr	r2, [pc, #72]	; (8015620 <CheckRetransUnconfirmedUplink+0x54>)
 80155d8:	f892 2068 	ldrb.w	r2, [r2, #104]	; 0x68
 80155dc:	4611      	mov	r1, r2
 80155de:	4618      	mov	r0, r3
 80155e0:	f7ff ffe0 	bl	80155a4 <CheckRetrans>
 80155e4:	4603      	mov	r3, r0
 80155e6:	2b00      	cmp	r3, #0
 80155e8:	d001      	beq.n	80155ee <CheckRetransUnconfirmedUplink+0x22>
                      Nvm.MacGroup2.MacParams.ChannelsNbTrans ) == true )
    {
        return true;
 80155ea:	2301      	movs	r3, #1
 80155ec:	e014      	b.n	8015618 <CheckRetransUnconfirmedUplink+0x4c>
    }

    if( MacCtx.MacFlags.Bits.McpsInd == 1 )
 80155ee:	4b0b      	ldr	r3, [pc, #44]	; (801561c <CheckRetransUnconfirmedUplink+0x50>)
 80155f0:	f893 3491 	ldrb.w	r3, [r3, #1169]	; 0x491
 80155f4:	f003 0302 	and.w	r3, r3, #2
 80155f8:	b2db      	uxtb	r3, r3
 80155fa:	2b00      	cmp	r3, #0
 80155fc:	d00b      	beq.n	8015616 <CheckRetransUnconfirmedUplink+0x4a>
    {
        // Stop the retransmissions, if a valid downlink is received
        // a class A RX window. This holds also for class B and C.
        if( ( MacCtx.RxStatus.RxSlot == RX_SLOT_WIN_1 ) ||
 80155fe:	4b07      	ldr	r3, [pc, #28]	; (801561c <CheckRetransUnconfirmedUplink+0x50>)
 8015600:	f893 348f 	ldrb.w	r3, [r3, #1167]	; 0x48f
 8015604:	2b00      	cmp	r3, #0
 8015606:	d004      	beq.n	8015612 <CheckRetransUnconfirmedUplink+0x46>
            ( MacCtx.RxStatus.RxSlot == RX_SLOT_WIN_2 ) )
 8015608:	4b04      	ldr	r3, [pc, #16]	; (801561c <CheckRetransUnconfirmedUplink+0x50>)
 801560a:	f893 348f 	ldrb.w	r3, [r3, #1167]	; 0x48f
        if( ( MacCtx.RxStatus.RxSlot == RX_SLOT_WIN_1 ) ||
 801560e:	2b01      	cmp	r3, #1
 8015610:	d101      	bne.n	8015616 <CheckRetransUnconfirmedUplink+0x4a>
        {
            return true;
 8015612:	2301      	movs	r3, #1
 8015614:	e000      	b.n	8015618 <CheckRetransUnconfirmedUplink+0x4c>
        }
    }
    return false;
 8015616:	2300      	movs	r3, #0
}
 8015618:	4618      	mov	r0, r3
 801561a:	bd80      	pop	{r7, pc}
 801561c:	20000914 	.word	0x20000914
 8015620:	20000e30 	.word	0x20000e30

08015624 <CheckRetransConfirmedUplink>:

static bool CheckRetransConfirmedUplink( void )
{
 8015624:	b580      	push	{r7, lr}
 8015626:	af00      	add	r7, sp, #0
    // Verify, if the max number of retransmissions have been reached
    if( CheckRetrans( MacCtx.ChannelsNbTransCounter,
 8015628:	4b10      	ldr	r3, [pc, #64]	; (801566c <CheckRetransConfirmedUplink+0x48>)
 801562a:	f893 3418 	ldrb.w	r3, [r3, #1048]	; 0x418
 801562e:	4a10      	ldr	r2, [pc, #64]	; (8015670 <CheckRetransConfirmedUplink+0x4c>)
 8015630:	f892 2068 	ldrb.w	r2, [r2, #104]	; 0x68
 8015634:	4611      	mov	r1, r2
 8015636:	4618      	mov	r0, r3
 8015638:	f7ff ffb4 	bl	80155a4 <CheckRetrans>
 801563c:	4603      	mov	r3, r0
 801563e:	2b00      	cmp	r3, #0
 8015640:	d001      	beq.n	8015646 <CheckRetransConfirmedUplink+0x22>
                      Nvm.MacGroup2.MacParams.ChannelsNbTrans ) == true )
    {
        return true;
 8015642:	2301      	movs	r3, #1
 8015644:	e00f      	b.n	8015666 <CheckRetransConfirmedUplink+0x42>
    }

    if( MacCtx.MacFlags.Bits.McpsInd == 1 )
 8015646:	4b09      	ldr	r3, [pc, #36]	; (801566c <CheckRetransConfirmedUplink+0x48>)
 8015648:	f893 3491 	ldrb.w	r3, [r3, #1169]	; 0x491
 801564c:	f003 0302 	and.w	r3, r3, #2
 8015650:	b2db      	uxtb	r3, r3
 8015652:	2b00      	cmp	r3, #0
 8015654:	d006      	beq.n	8015664 <CheckRetransConfirmedUplink+0x40>
    {
        if( MacCtx.McpsConfirm.AckReceived == true )
 8015656:	4b05      	ldr	r3, [pc, #20]	; (801566c <CheckRetransConfirmedUplink+0x48>)
 8015658:	f893 3444 	ldrb.w	r3, [r3, #1092]	; 0x444
 801565c:	2b00      	cmp	r3, #0
 801565e:	d001      	beq.n	8015664 <CheckRetransConfirmedUplink+0x40>
        {
            return true;
 8015660:	2301      	movs	r3, #1
 8015662:	e000      	b.n	8015666 <CheckRetransConfirmedUplink+0x42>
        }
    }
    return false;
 8015664:	2300      	movs	r3, #0
}
 8015666:	4618      	mov	r0, r3
 8015668:	bd80      	pop	{r7, pc}
 801566a:	bf00      	nop
 801566c:	20000914 	.word	0x20000914
 8015670:	20000e30 	.word	0x20000e30

08015674 <IncreaseAdrAckCounter>:

static uint32_t IncreaseAdrAckCounter( uint32_t counter )
{
 8015674:	b480      	push	{r7}
 8015676:	b083      	sub	sp, #12
 8015678:	af00      	add	r7, sp, #0
 801567a:	6078      	str	r0, [r7, #4]
    if( counter < ADR_ACK_COUNTER_MAX )
 801567c:	687b      	ldr	r3, [r7, #4]
 801567e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8015682:	d002      	beq.n	801568a <IncreaseAdrAckCounter+0x16>
    {
        counter++;
 8015684:	687b      	ldr	r3, [r7, #4]
 8015686:	3301      	adds	r3, #1
 8015688:	607b      	str	r3, [r7, #4]
    }
    return counter;
 801568a:	687b      	ldr	r3, [r7, #4]
}
 801568c:	4618      	mov	r0, r3
 801568e:	370c      	adds	r7, #12
 8015690:	46bd      	mov	sp, r7
 8015692:	bc80      	pop	{r7}
 8015694:	4770      	bx	lr
	...

08015698 <StopRetransmission>:
#endif /* LORAMAC_VERSION */

static bool StopRetransmission( void )
{
 8015698:	b580      	push	{r7, lr}
 801569a:	af00      	add	r7, sp, #0
            }
        }
    }
#endif /* LORAMAC_VERSION */

    if( ( MacCtx.MacFlags.Bits.McpsInd == 0 ) ||
 801569c:	4b1a      	ldr	r3, [pc, #104]	; (8015708 <StopRetransmission+0x70>)
 801569e:	f893 3491 	ldrb.w	r3, [r3, #1169]	; 0x491
 80156a2:	f003 0302 	and.w	r3, r3, #2
 80156a6:	b2db      	uxtb	r3, r3
 80156a8:	2b00      	cmp	r3, #0
 80156aa:	d009      	beq.n	80156c0 <StopRetransmission+0x28>
        ( ( MacCtx.RxStatus.RxSlot != RX_SLOT_WIN_1 ) &&
 80156ac:	4b16      	ldr	r3, [pc, #88]	; (8015708 <StopRetransmission+0x70>)
 80156ae:	f893 348f 	ldrb.w	r3, [r3, #1167]	; 0x48f
    if( ( MacCtx.MacFlags.Bits.McpsInd == 0 ) ||
 80156b2:	2b00      	cmp	r3, #0
 80156b4:	d011      	beq.n	80156da <StopRetransmission+0x42>
          ( MacCtx.RxStatus.RxSlot != RX_SLOT_WIN_2 ) ) )
 80156b6:	4b14      	ldr	r3, [pc, #80]	; (8015708 <StopRetransmission+0x70>)
 80156b8:	f893 348f 	ldrb.w	r3, [r3, #1167]	; 0x48f
        ( ( MacCtx.RxStatus.RxSlot != RX_SLOT_WIN_1 ) &&
 80156bc:	2b01      	cmp	r3, #1
 80156be:	d00c      	beq.n	80156da <StopRetransmission+0x42>
    {   // Maximum repetitions without downlink. Increase ADR Ack counter.
        // Only process the case when the MAC did not receive a downlink.
        if( Nvm.MacGroup2.AdrCtrlOn == true )
 80156c0:	4b12      	ldr	r3, [pc, #72]	; (801570c <StopRetransmission+0x74>)
 80156c2:	f893 311a 	ldrb.w	r3, [r3, #282]	; 0x11a
 80156c6:	2b00      	cmp	r3, #0
 80156c8:	d007      	beq.n	80156da <StopRetransmission+0x42>
        {
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
            Nvm.MacGroup1.AdrAckCounter++;
#elif (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
            Nvm.MacGroup1.AdrAckCounter = IncreaseAdrAckCounter( Nvm.MacGroup1.AdrAckCounter );
 80156ca:	4b10      	ldr	r3, [pc, #64]	; (801570c <StopRetransmission+0x74>)
 80156cc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80156ce:	4618      	mov	r0, r3
 80156d0:	f7ff ffd0 	bl	8015674 <IncreaseAdrAckCounter>
 80156d4:	4603      	mov	r3, r0
 80156d6:	4a0d      	ldr	r2, [pc, #52]	; (801570c <StopRetransmission+0x74>)
 80156d8:	6293      	str	r3, [r2, #40]	; 0x28
#endif /* LORAMAC_VERSION */
        }
    }

    MacCtx.ChannelsNbTransCounter = 0;
 80156da:	4b0b      	ldr	r3, [pc, #44]	; (8015708 <StopRetransmission+0x70>)
 80156dc:	2200      	movs	r2, #0
 80156de:	f883 2418 	strb.w	r2, [r3, #1048]	; 0x418
    MacCtx.NodeAckRequested = false;
 80156e2:	4b09      	ldr	r3, [pc, #36]	; (8015708 <StopRetransmission+0x70>)
 80156e4:	2200      	movs	r2, #0
 80156e6:	f883 241a 	strb.w	r2, [r3, #1050]	; 0x41a
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
    MacCtx.AckTimeoutRetry = false;
#elif (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    MacCtx.RetransmitTimeoutRetry = false;
 80156ea:	4b07      	ldr	r3, [pc, #28]	; (8015708 <StopRetransmission+0x70>)
 80156ec:	2200      	movs	r2, #0
 80156ee:	f883 2419 	strb.w	r2, [r3, #1049]	; 0x419
#endif /* LORAMAC_VERSION */
    MacCtx.MacState &= ~LORAMAC_TX_RUNNING;
 80156f2:	4b05      	ldr	r3, [pc, #20]	; (8015708 <StopRetransmission+0x70>)
 80156f4:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 80156f8:	f023 0302 	bic.w	r3, r3, #2
 80156fc:	4a02      	ldr	r2, [pc, #8]	; (8015708 <StopRetransmission+0x70>)
 80156fe:	f8c2 3340 	str.w	r3, [r2, #832]	; 0x340

    return true;
 8015702:	2301      	movs	r3, #1
}
 8015704:	4618      	mov	r0, r3
 8015706:	bd80      	pop	{r7, pc}
 8015708:	20000914 	.word	0x20000914
 801570c:	20000e30 	.word	0x20000e30

08015710 <OnMacProcessNotify>:

static void OnMacProcessNotify( void )
{
 8015710:	b580      	push	{r7, lr}
 8015712:	af00      	add	r7, sp, #0
    if( ( MacCtx.MacCallbacks != NULL ) && ( MacCtx.MacCallbacks->MacProcessNotify != NULL ) )
 8015714:	4b08      	ldr	r3, [pc, #32]	; (8015738 <OnMacProcessNotify+0x28>)
 8015716:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 801571a:	2b00      	cmp	r3, #0
 801571c:	d00a      	beq.n	8015734 <OnMacProcessNotify+0x24>
 801571e:	4b06      	ldr	r3, [pc, #24]	; (8015738 <OnMacProcessNotify+0x28>)
 8015720:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 8015724:	695b      	ldr	r3, [r3, #20]
 8015726:	2b00      	cmp	r3, #0
 8015728:	d004      	beq.n	8015734 <OnMacProcessNotify+0x24>
    {
        MacCtx.MacCallbacks->MacProcessNotify( );
 801572a:	4b03      	ldr	r3, [pc, #12]	; (8015738 <OnMacProcessNotify+0x28>)
 801572c:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 8015730:	695b      	ldr	r3, [r3, #20]
 8015732:	4798      	blx	r3
    }
}
 8015734:	bf00      	nop
 8015736:	bd80      	pop	{r7, pc}
 8015738:	20000914 	.word	0x20000914

0801573c <CallNvmDataChangeCallback>:

static void CallNvmDataChangeCallback( uint16_t notifyFlags )
{
 801573c:	b580      	push	{r7, lr}
 801573e:	b082      	sub	sp, #8
 8015740:	af00      	add	r7, sp, #0
 8015742:	4603      	mov	r3, r0
 8015744:	80fb      	strh	r3, [r7, #6]
    if( ( MacCtx.MacCallbacks != NULL ) && ( MacCtx.MacCallbacks->NvmDataChange  != NULL ) )
 8015746:	4b0b      	ldr	r3, [pc, #44]	; (8015774 <CallNvmDataChangeCallback+0x38>)
 8015748:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 801574c:	2b00      	cmp	r3, #0
 801574e:	d00c      	beq.n	801576a <CallNvmDataChangeCallback+0x2e>
 8015750:	4b08      	ldr	r3, [pc, #32]	; (8015774 <CallNvmDataChangeCallback+0x38>)
 8015752:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 8015756:	691b      	ldr	r3, [r3, #16]
 8015758:	2b00      	cmp	r3, #0
 801575a:	d006      	beq.n	801576a <CallNvmDataChangeCallback+0x2e>
    {
        MacCtx.MacCallbacks->NvmDataChange ( notifyFlags );
 801575c:	4b05      	ldr	r3, [pc, #20]	; (8015774 <CallNvmDataChangeCallback+0x38>)
 801575e:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 8015762:	691b      	ldr	r3, [r3, #16]
 8015764:	88fa      	ldrh	r2, [r7, #6]
 8015766:	4610      	mov	r0, r2
 8015768:	4798      	blx	r3
    }
}
 801576a:	bf00      	nop
 801576c:	3708      	adds	r7, #8
 801576e:	46bd      	mov	sp, r7
 8015770:	bd80      	pop	{r7, pc}
 8015772:	bf00      	nop
 8015774:	20000914 	.word	0x20000914

08015778 <IsRequestPending>:
    MacCtx.McpsConfirm.NbRetries = MacCtx.AckTimeoutRetriesCounter;
}
#endif /* LORAMAC_VERSION */

static uint8_t IsRequestPending( void )
{
 8015778:	b480      	push	{r7}
 801577a:	af00      	add	r7, sp, #0
    if( ( MacCtx.MacFlags.Bits.MlmeReq == 1 ) ||
 801577c:	4b0b      	ldr	r3, [pc, #44]	; (80157ac <IsRequestPending+0x34>)
 801577e:	f893 3491 	ldrb.w	r3, [r3, #1169]	; 0x491
 8015782:	f003 0304 	and.w	r3, r3, #4
 8015786:	b2db      	uxtb	r3, r3
 8015788:	2b00      	cmp	r3, #0
 801578a:	d107      	bne.n	801579c <IsRequestPending+0x24>
        ( MacCtx.MacFlags.Bits.McpsReq == 1 ) )
 801578c:	4b07      	ldr	r3, [pc, #28]	; (80157ac <IsRequestPending+0x34>)
 801578e:	f893 3491 	ldrb.w	r3, [r3, #1169]	; 0x491
 8015792:	f003 0301 	and.w	r3, r3, #1
 8015796:	b2db      	uxtb	r3, r3
    if( ( MacCtx.MacFlags.Bits.MlmeReq == 1 ) ||
 8015798:	2b00      	cmp	r3, #0
 801579a:	d001      	beq.n	80157a0 <IsRequestPending+0x28>
    {
        return 1;
 801579c:	2301      	movs	r3, #1
 801579e:	e000      	b.n	80157a2 <IsRequestPending+0x2a>
    }
    return 0;
 80157a0:	2300      	movs	r3, #0
}
 80157a2:	4618      	mov	r0, r3
 80157a4:	46bd      	mov	sp, r7
 80157a6:	bc80      	pop	{r7}
 80157a8:	4770      	bx	lr
 80157aa:	bf00      	nop
 80157ac:	20000914 	.word	0x20000914

080157b0 <LoRaMacInitialization>:

LoRaMacStatus_t LoRaMacInitialization( LoRaMacPrimitives_t* primitives, LoRaMacCallback_t* callbacks, LoRaMacRegion_t region )
{
 80157b0:	b590      	push	{r4, r7, lr}
 80157b2:	b091      	sub	sp, #68	; 0x44
 80157b4:	af02      	add	r7, sp, #8
 80157b6:	6178      	str	r0, [r7, #20]
 80157b8:	6139      	str	r1, [r7, #16]
 80157ba:	4613      	mov	r3, r2
 80157bc:	73fb      	strb	r3, [r7, #15]
    GetPhyParams_t getPhy;
    PhyParam_t phyParam;

    if( ( primitives == NULL ) ||
 80157be:	697b      	ldr	r3, [r7, #20]
 80157c0:	2b00      	cmp	r3, #0
 80157c2:	d002      	beq.n	80157ca <LoRaMacInitialization+0x1a>
 80157c4:	693b      	ldr	r3, [r7, #16]
 80157c6:	2b00      	cmp	r3, #0
 80157c8:	d101      	bne.n	80157ce <LoRaMacInitialization+0x1e>
        ( callbacks == NULL ) )
    {
        return LORAMAC_STATUS_PARAMETER_INVALID;
 80157ca:	2303      	movs	r3, #3
 80157cc:	e27a      	b.n	8015cc4 <LoRaMacInitialization+0x514>
    }

    if( ( primitives->MacMcpsConfirm == NULL ) ||
 80157ce:	697b      	ldr	r3, [r7, #20]
 80157d0:	681b      	ldr	r3, [r3, #0]
 80157d2:	2b00      	cmp	r3, #0
 80157d4:	d00b      	beq.n	80157ee <LoRaMacInitialization+0x3e>
        ( primitives->MacMcpsIndication == NULL ) ||
 80157d6:	697b      	ldr	r3, [r7, #20]
 80157d8:	685b      	ldr	r3, [r3, #4]
    if( ( primitives->MacMcpsConfirm == NULL ) ||
 80157da:	2b00      	cmp	r3, #0
 80157dc:	d007      	beq.n	80157ee <LoRaMacInitialization+0x3e>
        ( primitives->MacMlmeConfirm == NULL ) ||
 80157de:	697b      	ldr	r3, [r7, #20]
 80157e0:	689b      	ldr	r3, [r3, #8]
        ( primitives->MacMcpsIndication == NULL ) ||
 80157e2:	2b00      	cmp	r3, #0
 80157e4:	d003      	beq.n	80157ee <LoRaMacInitialization+0x3e>
        ( primitives->MacMlmeIndication == NULL ) )
 80157e6:	697b      	ldr	r3, [r7, #20]
 80157e8:	68db      	ldr	r3, [r3, #12]
        ( primitives->MacMlmeConfirm == NULL ) ||
 80157ea:	2b00      	cmp	r3, #0
 80157ec:	d101      	bne.n	80157f2 <LoRaMacInitialization+0x42>
    {
        return LORAMAC_STATUS_PARAMETER_INVALID;
 80157ee:	2303      	movs	r3, #3
 80157f0:	e268      	b.n	8015cc4 <LoRaMacInitialization+0x514>
    }
    // Verify if the region is supported
    if( RegionIsActive( region ) == false )
 80157f2:	7bfb      	ldrb	r3, [r7, #15]
 80157f4:	4618      	mov	r0, r3
 80157f6:	f003 fcac 	bl	8019152 <RegionIsActive>
 80157fa:	4603      	mov	r3, r0
 80157fc:	f083 0301 	eor.w	r3, r3, #1
 8015800:	b2db      	uxtb	r3, r3
 8015802:	2b00      	cmp	r3, #0
 8015804:	d001      	beq.n	801580a <LoRaMacInitialization+0x5a>
    {
        return LORAMAC_STATUS_REGION_NOT_SUPPORTED;
 8015806:	2309      	movs	r3, #9
 8015808:	e25c      	b.n	8015cc4 <LoRaMacInitialization+0x514>
    }

    // Confirm queue reset
    LoRaMacConfirmQueueInit( primitives );
 801580a:	6978      	ldr	r0, [r7, #20]
 801580c:	f002 f932 	bl	8017a74 <LoRaMacConfirmQueueInit>

    // Initialize the module context with zeros
    memset1( ( uint8_t* ) &Nvm, 0x00, sizeof( LoRaMacNvmData_t ) );
 8015810:	f240 52cc 	movw	r2, #1484	; 0x5cc
 8015814:	2100      	movs	r1, #0
 8015816:	48c7      	ldr	r0, [pc, #796]	; (8015b34 <LoRaMacInitialization+0x384>)
 8015818:	f006 f89e 	bl	801b958 <memset1>
    memset1( ( uint8_t* ) &MacCtx, 0x00, sizeof( LoRaMacCtx_t ) );
 801581c:	f240 521c 	movw	r2, #1308	; 0x51c
 8015820:	2100      	movs	r1, #0
 8015822:	48c5      	ldr	r0, [pc, #788]	; (8015b38 <LoRaMacInitialization+0x388>)
 8015824:	f006 f898 	bl	801b958 <memset1>
    // Set non zero variables to its default value
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
    MacCtx.AckTimeoutRetriesCounter = 1;
    MacCtx.AckTimeoutRetries = 1;
#endif /* LORAMAC_VERSION */
    Nvm.MacGroup2.Region = region;
 8015828:	4ac2      	ldr	r2, [pc, #776]	; (8015b34 <LoRaMacInitialization+0x384>)
 801582a:	7bfb      	ldrb	r3, [r7, #15]
 801582c:	f882 3048 	strb.w	r3, [r2, #72]	; 0x48
    Nvm.MacGroup2.DeviceClass = CLASS_A;
 8015830:	4bc0      	ldr	r3, [pc, #768]	; (8015b34 <LoRaMacInitialization+0x384>)
 8015832:	2200      	movs	r2, #0
 8015834:	f883 2118 	strb.w	r2, [r3, #280]	; 0x118
    Nvm.MacGroup2.MacParams.RepeaterSupport = false;
 8015838:	4bbe      	ldr	r3, [pc, #760]	; (8015b34 <LoRaMacInitialization+0x384>)
 801583a:	2200      	movs	r2, #0
 801583c:	f883 208c 	strb.w	r2, [r3, #140]	; 0x8c

    // Setup version
    Nvm.MacGroup2.Version.Value = LORAMAC_VERSION;
 8015840:	4bbc      	ldr	r3, [pc, #752]	; (8015b34 <LoRaMacInitialization+0x384>)
 8015842:	4abe      	ldr	r2, [pc, #760]	; (8015b3c <LoRaMacInitialization+0x38c>)
 8015844:	f8c3 212c 	str.w	r2, [r3, #300]	; 0x12c
#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    InitDefaultsParams_t params;
    params.Type = INIT_TYPE_DEFAULTS;
 8015848:	2300      	movs	r3, #0
 801584a:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
    params.NvmGroup1 = &Nvm.RegionGroup1;
 801584e:	4bbc      	ldr	r3, [pc, #752]	; (8015b40 <LoRaMacInitialization+0x390>)
 8015850:	61fb      	str	r3, [r7, #28]
    params.NvmGroup2 = &Nvm.RegionGroup2;
 8015852:	4bbc      	ldr	r3, [pc, #752]	; (8015b44 <LoRaMacInitialization+0x394>)
 8015854:	623b      	str	r3, [r7, #32]
    params.Bands = &RegionBands;
 8015856:	4bbc      	ldr	r3, [pc, #752]	; (8015b48 <LoRaMacInitialization+0x398>)
 8015858:	627b      	str	r3, [r7, #36]	; 0x24
    RegionInitDefaults( Nvm.MacGroup2.Region, &params );
 801585a:	4bb6      	ldr	r3, [pc, #728]	; (8015b34 <LoRaMacInitialization+0x384>)
 801585c:	f893 3048 	ldrb.w	r3, [r3, #72]	; 0x48
 8015860:	f107 021c 	add.w	r2, r7, #28
 8015864:	4611      	mov	r1, r2
 8015866:	4618      	mov	r0, r3
 8015868:	f003 fcac 	bl	80191c4 <RegionInitDefaults>
#endif /* LORAMAC_VERSION */

    // Reset to defaults
    getPhy.Attribute = PHY_DUTY_CYCLE;
 801586c:	230f      	movs	r3, #15
 801586e:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 8015872:	4bb0      	ldr	r3, [pc, #704]	; (8015b34 <LoRaMacInitialization+0x384>)
 8015874:	f893 3048 	ldrb.w	r3, [r3, #72]	; 0x48
 8015878:	f107 0230 	add.w	r2, r7, #48	; 0x30
 801587c:	4611      	mov	r1, r2
 801587e:	4618      	mov	r0, r3
 8015880:	f003 fc77 	bl	8019172 <RegionGetPhyParam>
 8015884:	4603      	mov	r3, r0
 8015886:	62fb      	str	r3, [r7, #44]	; 0x2c
    Nvm.MacGroup2.DutyCycleOn = ( bool ) phyParam.Value;
 8015888:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801588a:	2b00      	cmp	r3, #0
 801588c:	bf14      	ite	ne
 801588e:	2301      	movne	r3, #1
 8015890:	2300      	moveq	r3, #0
 8015892:	b2da      	uxtb	r2, r3
 8015894:	4ba7      	ldr	r3, [pc, #668]	; (8015b34 <LoRaMacInitialization+0x384>)
 8015896:	f883 211c 	strb.w	r2, [r3, #284]	; 0x11c

    getPhy.Attribute = PHY_DEF_TX_POWER;
 801589a:	230a      	movs	r3, #10
 801589c:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 80158a0:	4ba4      	ldr	r3, [pc, #656]	; (8015b34 <LoRaMacInitialization+0x384>)
 80158a2:	f893 3048 	ldrb.w	r3, [r3, #72]	; 0x48
 80158a6:	f107 0230 	add.w	r2, r7, #48	; 0x30
 80158aa:	4611      	mov	r1, r2
 80158ac:	4618      	mov	r0, r3
 80158ae:	f003 fc60 	bl	8019172 <RegionGetPhyParam>
 80158b2:	4603      	mov	r3, r0
 80158b4:	62fb      	str	r3, [r7, #44]	; 0x2c
    Nvm.MacGroup2.ChannelsTxPowerDefault = phyParam.Value;
 80158b6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80158b8:	b25a      	sxtb	r2, r3
 80158ba:	4b9e      	ldr	r3, [pc, #632]	; (8015b34 <LoRaMacInitialization+0x384>)
 80158bc:	f883 20dc 	strb.w	r2, [r3, #220]	; 0xdc

    getPhy.Attribute = PHY_DEF_TX_DR;
 80158c0:	2306      	movs	r3, #6
 80158c2:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 80158c6:	4b9b      	ldr	r3, [pc, #620]	; (8015b34 <LoRaMacInitialization+0x384>)
 80158c8:	f893 3048 	ldrb.w	r3, [r3, #72]	; 0x48
 80158cc:	f107 0230 	add.w	r2, r7, #48	; 0x30
 80158d0:	4611      	mov	r1, r2
 80158d2:	4618      	mov	r0, r3
 80158d4:	f003 fc4d 	bl	8019172 <RegionGetPhyParam>
 80158d8:	4603      	mov	r3, r0
 80158da:	62fb      	str	r3, [r7, #44]	; 0x2c
    Nvm.MacGroup2.ChannelsDatarateDefault = phyParam.Value;
 80158dc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80158de:	b25a      	sxtb	r2, r3
 80158e0:	4b94      	ldr	r3, [pc, #592]	; (8015b34 <LoRaMacInitialization+0x384>)
 80158e2:	f883 20dd 	strb.w	r2, [r3, #221]	; 0xdd

    getPhy.Attribute = PHY_MAX_RX_WINDOW;
 80158e6:	2310      	movs	r3, #16
 80158e8:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 80158ec:	4b91      	ldr	r3, [pc, #580]	; (8015b34 <LoRaMacInitialization+0x384>)
 80158ee:	f893 3048 	ldrb.w	r3, [r3, #72]	; 0x48
 80158f2:	f107 0230 	add.w	r2, r7, #48	; 0x30
 80158f6:	4611      	mov	r1, r2
 80158f8:	4618      	mov	r0, r3
 80158fa:	f003 fc3a 	bl	8019172 <RegionGetPhyParam>
 80158fe:	4603      	mov	r3, r0
 8015900:	62fb      	str	r3, [r7, #44]	; 0x2c
    Nvm.MacGroup2.MacParamsDefaults.MaxRxWindow = phyParam.Value;
 8015902:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8015904:	4a8b      	ldr	r2, [pc, #556]	; (8015b34 <LoRaMacInitialization+0x384>)
 8015906:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c

    getPhy.Attribute = PHY_RECEIVE_DELAY1;
 801590a:	2311      	movs	r3, #17
 801590c:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 8015910:	4b88      	ldr	r3, [pc, #544]	; (8015b34 <LoRaMacInitialization+0x384>)
 8015912:	f893 3048 	ldrb.w	r3, [r3, #72]	; 0x48
 8015916:	f107 0230 	add.w	r2, r7, #48	; 0x30
 801591a:	4611      	mov	r1, r2
 801591c:	4618      	mov	r0, r3
 801591e:	f003 fc28 	bl	8019172 <RegionGetPhyParam>
 8015922:	4603      	mov	r3, r0
 8015924:	62fb      	str	r3, [r7, #44]	; 0x2c
    Nvm.MacGroup2.MacParamsDefaults.ReceiveDelay1 = phyParam.Value;
 8015926:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8015928:	4a82      	ldr	r2, [pc, #520]	; (8015b34 <LoRaMacInitialization+0x384>)
 801592a:	f8c2 30a0 	str.w	r3, [r2, #160]	; 0xa0

    getPhy.Attribute = PHY_RECEIVE_DELAY2;
 801592e:	2312      	movs	r3, #18
 8015930:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 8015934:	4b7f      	ldr	r3, [pc, #508]	; (8015b34 <LoRaMacInitialization+0x384>)
 8015936:	f893 3048 	ldrb.w	r3, [r3, #72]	; 0x48
 801593a:	f107 0230 	add.w	r2, r7, #48	; 0x30
 801593e:	4611      	mov	r1, r2
 8015940:	4618      	mov	r0, r3
 8015942:	f003 fc16 	bl	8019172 <RegionGetPhyParam>
 8015946:	4603      	mov	r3, r0
 8015948:	62fb      	str	r3, [r7, #44]	; 0x2c
    Nvm.MacGroup2.MacParamsDefaults.ReceiveDelay2 = phyParam.Value;
 801594a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801594c:	4a79      	ldr	r2, [pc, #484]	; (8015b34 <LoRaMacInitialization+0x384>)
 801594e:	f8c2 30a4 	str.w	r3, [r2, #164]	; 0xa4

    getPhy.Attribute = PHY_JOIN_ACCEPT_DELAY1;
 8015952:	2313      	movs	r3, #19
 8015954:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 8015958:	4b76      	ldr	r3, [pc, #472]	; (8015b34 <LoRaMacInitialization+0x384>)
 801595a:	f893 3048 	ldrb.w	r3, [r3, #72]	; 0x48
 801595e:	f107 0230 	add.w	r2, r7, #48	; 0x30
 8015962:	4611      	mov	r1, r2
 8015964:	4618      	mov	r0, r3
 8015966:	f003 fc04 	bl	8019172 <RegionGetPhyParam>
 801596a:	4603      	mov	r3, r0
 801596c:	62fb      	str	r3, [r7, #44]	; 0x2c
    Nvm.MacGroup2.MacParamsDefaults.JoinAcceptDelay1 = phyParam.Value;
 801596e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8015970:	4a70      	ldr	r2, [pc, #448]	; (8015b34 <LoRaMacInitialization+0x384>)
 8015972:	f8c2 30a8 	str.w	r3, [r2, #168]	; 0xa8

    getPhy.Attribute = PHY_JOIN_ACCEPT_DELAY2;
 8015976:	2314      	movs	r3, #20
 8015978:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 801597c:	4b6d      	ldr	r3, [pc, #436]	; (8015b34 <LoRaMacInitialization+0x384>)
 801597e:	f893 3048 	ldrb.w	r3, [r3, #72]	; 0x48
 8015982:	f107 0230 	add.w	r2, r7, #48	; 0x30
 8015986:	4611      	mov	r1, r2
 8015988:	4618      	mov	r0, r3
 801598a:	f003 fbf2 	bl	8019172 <RegionGetPhyParam>
 801598e:	4603      	mov	r3, r0
 8015990:	62fb      	str	r3, [r7, #44]	; 0x2c
    Nvm.MacGroup2.MacParamsDefaults.JoinAcceptDelay2 = phyParam.Value;
 8015992:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8015994:	4a67      	ldr	r2, [pc, #412]	; (8015b34 <LoRaMacInitialization+0x384>)
 8015996:	f8c2 30ac 	str.w	r3, [r2, #172]	; 0xac

    getPhy.Attribute = PHY_DEF_DR1_OFFSET;
 801599a:	2316      	movs	r3, #22
 801599c:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 80159a0:	4b64      	ldr	r3, [pc, #400]	; (8015b34 <LoRaMacInitialization+0x384>)
 80159a2:	f893 3048 	ldrb.w	r3, [r3, #72]	; 0x48
 80159a6:	f107 0230 	add.w	r2, r7, #48	; 0x30
 80159aa:	4611      	mov	r1, r2
 80159ac:	4618      	mov	r0, r3
 80159ae:	f003 fbe0 	bl	8019172 <RegionGetPhyParam>
 80159b2:	4603      	mov	r3, r0
 80159b4:	62fb      	str	r3, [r7, #44]	; 0x2c
    Nvm.MacGroup2.MacParamsDefaults.Rx1DrOffset = phyParam.Value;
 80159b6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80159b8:	b2da      	uxtb	r2, r3
 80159ba:	4b5e      	ldr	r3, [pc, #376]	; (8015b34 <LoRaMacInitialization+0x384>)
 80159bc:	f883 20b1 	strb.w	r2, [r3, #177]	; 0xb1

    getPhy.Attribute = PHY_DEF_RX2_FREQUENCY;
 80159c0:	2317      	movs	r3, #23
 80159c2:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 80159c6:	4b5b      	ldr	r3, [pc, #364]	; (8015b34 <LoRaMacInitialization+0x384>)
 80159c8:	f893 3048 	ldrb.w	r3, [r3, #72]	; 0x48
 80159cc:	f107 0230 	add.w	r2, r7, #48	; 0x30
 80159d0:	4611      	mov	r1, r2
 80159d2:	4618      	mov	r0, r3
 80159d4:	f003 fbcd 	bl	8019172 <RegionGetPhyParam>
 80159d8:	4603      	mov	r3, r0
 80159da:	62fb      	str	r3, [r7, #44]	; 0x2c
    Nvm.MacGroup2.MacParamsDefaults.Rx2Channel.Frequency = phyParam.Value;
 80159dc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80159de:	4a55      	ldr	r2, [pc, #340]	; (8015b34 <LoRaMacInitialization+0x384>)
 80159e0:	f8c2 30b4 	str.w	r3, [r2, #180]	; 0xb4
    Nvm.MacGroup2.MacParamsDefaults.RxCChannel.Frequency = phyParam.Value;
 80159e4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80159e6:	4a53      	ldr	r2, [pc, #332]	; (8015b34 <LoRaMacInitialization+0x384>)
 80159e8:	f8c2 30bc 	str.w	r3, [r2, #188]	; 0xbc

    getPhy.Attribute = PHY_DEF_RX2_DR;
 80159ec:	2318      	movs	r3, #24
 80159ee:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 80159f2:	4b50      	ldr	r3, [pc, #320]	; (8015b34 <LoRaMacInitialization+0x384>)
 80159f4:	f893 3048 	ldrb.w	r3, [r3, #72]	; 0x48
 80159f8:	f107 0230 	add.w	r2, r7, #48	; 0x30
 80159fc:	4611      	mov	r1, r2
 80159fe:	4618      	mov	r0, r3
 8015a00:	f003 fbb7 	bl	8019172 <RegionGetPhyParam>
 8015a04:	4603      	mov	r3, r0
 8015a06:	62fb      	str	r3, [r7, #44]	; 0x2c
    Nvm.MacGroup2.MacParamsDefaults.Rx2Channel.Datarate = phyParam.Value;
 8015a08:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8015a0a:	b2da      	uxtb	r2, r3
 8015a0c:	4b49      	ldr	r3, [pc, #292]	; (8015b34 <LoRaMacInitialization+0x384>)
 8015a0e:	f883 20b8 	strb.w	r2, [r3, #184]	; 0xb8
    Nvm.MacGroup2.MacParamsDefaults.RxCChannel.Datarate = phyParam.Value;
 8015a12:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8015a14:	b2da      	uxtb	r2, r3
 8015a16:	4b47      	ldr	r3, [pc, #284]	; (8015b34 <LoRaMacInitialization+0x384>)
 8015a18:	f883 20c0 	strb.w	r2, [r3, #192]	; 0xc0

    getPhy.Attribute = PHY_DEF_UPLINK_DWELL_TIME;
 8015a1c:	231d      	movs	r3, #29
 8015a1e:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 8015a22:	4b44      	ldr	r3, [pc, #272]	; (8015b34 <LoRaMacInitialization+0x384>)
 8015a24:	f893 3048 	ldrb.w	r3, [r3, #72]	; 0x48
 8015a28:	f107 0230 	add.w	r2, r7, #48	; 0x30
 8015a2c:	4611      	mov	r1, r2
 8015a2e:	4618      	mov	r0, r3
 8015a30:	f003 fb9f 	bl	8019172 <RegionGetPhyParam>
 8015a34:	4603      	mov	r3, r0
 8015a36:	62fb      	str	r3, [r7, #44]	; 0x2c
    Nvm.MacGroup2.MacParamsDefaults.UplinkDwellTime = phyParam.Value;
 8015a38:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8015a3a:	b2da      	uxtb	r2, r3
 8015a3c:	4b3d      	ldr	r3, [pc, #244]	; (8015b34 <LoRaMacInitialization+0x384>)
 8015a3e:	f883 20c4 	strb.w	r2, [r3, #196]	; 0xc4

    getPhy.Attribute = PHY_DEF_DOWNLINK_DWELL_TIME;
 8015a42:	231e      	movs	r3, #30
 8015a44:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 8015a48:	4b3a      	ldr	r3, [pc, #232]	; (8015b34 <LoRaMacInitialization+0x384>)
 8015a4a:	f893 3048 	ldrb.w	r3, [r3, #72]	; 0x48
 8015a4e:	f107 0230 	add.w	r2, r7, #48	; 0x30
 8015a52:	4611      	mov	r1, r2
 8015a54:	4618      	mov	r0, r3
 8015a56:	f003 fb8c 	bl	8019172 <RegionGetPhyParam>
 8015a5a:	4603      	mov	r3, r0
 8015a5c:	62fb      	str	r3, [r7, #44]	; 0x2c
    Nvm.MacGroup2.MacParamsDefaults.DownlinkDwellTime = phyParam.Value;
 8015a5e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8015a60:	b2da      	uxtb	r2, r3
 8015a62:	4b34      	ldr	r3, [pc, #208]	; (8015b34 <LoRaMacInitialization+0x384>)
 8015a64:	f883 20c5 	strb.w	r2, [r3, #197]	; 0xc5

    getPhy.Attribute = PHY_DEF_MAX_EIRP;
 8015a68:	231f      	movs	r3, #31
 8015a6a:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 8015a6e:	4b31      	ldr	r3, [pc, #196]	; (8015b34 <LoRaMacInitialization+0x384>)
 8015a70:	f893 3048 	ldrb.w	r3, [r3, #72]	; 0x48
 8015a74:	f107 0230 	add.w	r2, r7, #48	; 0x30
 8015a78:	4611      	mov	r1, r2
 8015a7a:	4618      	mov	r0, r3
 8015a7c:	f003 fb79 	bl	8019172 <RegionGetPhyParam>
 8015a80:	4603      	mov	r3, r0
 8015a82:	62fb      	str	r3, [r7, #44]	; 0x2c
    Nvm.MacGroup2.MacParamsDefaults.MaxEirp = phyParam.fValue;
 8015a84:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8015a86:	4a2b      	ldr	r2, [pc, #172]	; (8015b34 <LoRaMacInitialization+0x384>)
 8015a88:	f8c2 30c8 	str.w	r3, [r2, #200]	; 0xc8

    getPhy.Attribute = PHY_DEF_ANTENNA_GAIN;
 8015a8c:	2320      	movs	r3, #32
 8015a8e:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 8015a92:	4b28      	ldr	r3, [pc, #160]	; (8015b34 <LoRaMacInitialization+0x384>)
 8015a94:	f893 3048 	ldrb.w	r3, [r3, #72]	; 0x48
 8015a98:	f107 0230 	add.w	r2, r7, #48	; 0x30
 8015a9c:	4611      	mov	r1, r2
 8015a9e:	4618      	mov	r0, r3
 8015aa0:	f003 fb67 	bl	8019172 <RegionGetPhyParam>
 8015aa4:	4603      	mov	r3, r0
 8015aa6:	62fb      	str	r3, [r7, #44]	; 0x2c
    Nvm.MacGroup2.MacParamsDefaults.AntennaGain = phyParam.fValue;
 8015aa8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8015aaa:	4a22      	ldr	r2, [pc, #136]	; (8015b34 <LoRaMacInitialization+0x384>)
 8015aac:	f8c2 30cc 	str.w	r3, [r2, #204]	; 0xcc

    getPhy.Attribute = PHY_DEF_ADR_ACK_LIMIT;
 8015ab0:	230b      	movs	r3, #11
 8015ab2:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 8015ab6:	4b1f      	ldr	r3, [pc, #124]	; (8015b34 <LoRaMacInitialization+0x384>)
 8015ab8:	f893 3048 	ldrb.w	r3, [r3, #72]	; 0x48
 8015abc:	f107 0230 	add.w	r2, r7, #48	; 0x30
 8015ac0:	4611      	mov	r1, r2
 8015ac2:	4618      	mov	r0, r3
 8015ac4:	f003 fb55 	bl	8019172 <RegionGetPhyParam>
 8015ac8:	4603      	mov	r3, r0
 8015aca:	62fb      	str	r3, [r7, #44]	; 0x2c
    Nvm.MacGroup2.MacParamsDefaults.AdrAckLimit = phyParam.Value;
 8015acc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8015ace:	b29a      	uxth	r2, r3
 8015ad0:	4b18      	ldr	r3, [pc, #96]	; (8015b34 <LoRaMacInitialization+0x384>)
 8015ad2:	f8a3 20d0 	strh.w	r2, [r3, #208]	; 0xd0

    getPhy.Attribute = PHY_DEF_ADR_ACK_DELAY;
 8015ad6:	230c      	movs	r3, #12
 8015ad8:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 8015adc:	4b15      	ldr	r3, [pc, #84]	; (8015b34 <LoRaMacInitialization+0x384>)
 8015ade:	f893 3048 	ldrb.w	r3, [r3, #72]	; 0x48
 8015ae2:	f107 0230 	add.w	r2, r7, #48	; 0x30
 8015ae6:	4611      	mov	r1, r2
 8015ae8:	4618      	mov	r0, r3
 8015aea:	f003 fb42 	bl	8019172 <RegionGetPhyParam>
 8015aee:	4603      	mov	r3, r0
 8015af0:	62fb      	str	r3, [r7, #44]	; 0x2c
    Nvm.MacGroup2.MacParamsDefaults.AdrAckDelay = phyParam.Value;
 8015af2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8015af4:	b29a      	uxth	r2, r3
 8015af6:	4b0f      	ldr	r3, [pc, #60]	; (8015b34 <LoRaMacInitialization+0x384>)
 8015af8:	f8a3 20d2 	strh.w	r2, [r3, #210]	; 0xd2

    // Init parameters which are not set in function ResetMacParameters
    Nvm.MacGroup2.MacParamsDefaults.ChannelsNbTrans = 1;
 8015afc:	4b0d      	ldr	r3, [pc, #52]	; (8015b34 <LoRaMacInitialization+0x384>)
 8015afe:	2201      	movs	r2, #1
 8015b00:	f883 20b0 	strb.w	r2, [r3, #176]	; 0xb0
    Nvm.MacGroup2.MacParamsDefaults.SystemMaxRxError = 10;
 8015b04:	4b0b      	ldr	r3, [pc, #44]	; (8015b34 <LoRaMacInitialization+0x384>)
 8015b06:	220a      	movs	r2, #10
 8015b08:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
    Nvm.MacGroup2.MacParamsDefaults.MinRxSymbols = 6;
 8015b0c:	4b09      	ldr	r3, [pc, #36]	; (8015b34 <LoRaMacInitialization+0x384>)
 8015b0e:	2206      	movs	r2, #6
 8015b10:	f883 2098 	strb.w	r2, [r3, #152]	; 0x98

    Nvm.MacGroup2.MacParams.SystemMaxRxError = Nvm.MacGroup2.MacParamsDefaults.SystemMaxRxError;
 8015b14:	4b07      	ldr	r3, [pc, #28]	; (8015b34 <LoRaMacInitialization+0x384>)
 8015b16:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8015b1a:	4a06      	ldr	r2, [pc, #24]	; (8015b34 <LoRaMacInitialization+0x384>)
 8015b1c:	64d3      	str	r3, [r2, #76]	; 0x4c
    Nvm.MacGroup2.MacParams.MinRxSymbols = Nvm.MacGroup2.MacParamsDefaults.MinRxSymbols;
 8015b1e:	4b05      	ldr	r3, [pc, #20]	; (8015b34 <LoRaMacInitialization+0x384>)
 8015b20:	f893 2098 	ldrb.w	r2, [r3, #152]	; 0x98
 8015b24:	4b03      	ldr	r3, [pc, #12]	; (8015b34 <LoRaMacInitialization+0x384>)
 8015b26:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
    Nvm.MacGroup2.MacParams.MaxRxWindow = Nvm.MacGroup2.MacParamsDefaults.MaxRxWindow;
 8015b2a:	4b02      	ldr	r3, [pc, #8]	; (8015b34 <LoRaMacInitialization+0x384>)
 8015b2c:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8015b30:	e00c      	b.n	8015b4c <LoRaMacInitialization+0x39c>
 8015b32:	bf00      	nop
 8015b34:	20000e30 	.word	0x20000e30
 8015b38:	20000914 	.word	0x20000914
 8015b3c:	01000400 	.word	0x01000400
 8015b40:	20001054 	.word	0x20001054
 8015b44:	20001068 	.word	0x20001068
 8015b48:	200019c8 	.word	0x200019c8
 8015b4c:	4a5f      	ldr	r2, [pc, #380]	; (8015ccc <LoRaMacInitialization+0x51c>)
 8015b4e:	6553      	str	r3, [r2, #84]	; 0x54
    Nvm.MacGroup2.MacParams.ReceiveDelay1 = Nvm.MacGroup2.MacParamsDefaults.ReceiveDelay1;
 8015b50:	4b5e      	ldr	r3, [pc, #376]	; (8015ccc <LoRaMacInitialization+0x51c>)
 8015b52:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 8015b56:	4a5d      	ldr	r2, [pc, #372]	; (8015ccc <LoRaMacInitialization+0x51c>)
 8015b58:	6593      	str	r3, [r2, #88]	; 0x58
    Nvm.MacGroup2.MacParams.ReceiveDelay2 = Nvm.MacGroup2.MacParamsDefaults.ReceiveDelay2;
 8015b5a:	4b5c      	ldr	r3, [pc, #368]	; (8015ccc <LoRaMacInitialization+0x51c>)
 8015b5c:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8015b60:	4a5a      	ldr	r2, [pc, #360]	; (8015ccc <LoRaMacInitialization+0x51c>)
 8015b62:	65d3      	str	r3, [r2, #92]	; 0x5c
    Nvm.MacGroup2.MacParams.JoinAcceptDelay1 = Nvm.MacGroup2.MacParamsDefaults.JoinAcceptDelay1;
 8015b64:	4b59      	ldr	r3, [pc, #356]	; (8015ccc <LoRaMacInitialization+0x51c>)
 8015b66:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 8015b6a:	4a58      	ldr	r2, [pc, #352]	; (8015ccc <LoRaMacInitialization+0x51c>)
 8015b6c:	6613      	str	r3, [r2, #96]	; 0x60
    Nvm.MacGroup2.MacParams.JoinAcceptDelay2 = Nvm.MacGroup2.MacParamsDefaults.JoinAcceptDelay2;
 8015b6e:	4b57      	ldr	r3, [pc, #348]	; (8015ccc <LoRaMacInitialization+0x51c>)
 8015b70:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 8015b74:	4a55      	ldr	r2, [pc, #340]	; (8015ccc <LoRaMacInitialization+0x51c>)
 8015b76:	6653      	str	r3, [r2, #100]	; 0x64
    Nvm.MacGroup2.MacParams.ChannelsNbTrans = Nvm.MacGroup2.MacParamsDefaults.ChannelsNbTrans;
 8015b78:	4b54      	ldr	r3, [pc, #336]	; (8015ccc <LoRaMacInitialization+0x51c>)
 8015b7a:	f893 20b0 	ldrb.w	r2, [r3, #176]	; 0xb0
 8015b7e:	4b53      	ldr	r3, [pc, #332]	; (8015ccc <LoRaMacInitialization+0x51c>)
 8015b80:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68
    params.NvmGroup1 = &Nvm.RegionGroup1;
    params.NvmGroup2 = &Nvm.RegionGroup2;
    RegionInitDefaults( Nvm.MacGroup2.Region, &params );
#elif (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    // FPort 224 is enabled by default.
    Nvm.MacGroup2.IsCertPortOn = true;
 8015b84:	4b51      	ldr	r3, [pc, #324]	; (8015ccc <LoRaMacInitialization+0x51c>)
 8015b86:	2201      	movs	r2, #1
 8015b88:	f883 211f 	strb.w	r2, [r3, #287]	; 0x11f
#endif /* LORAMAC_VERSION */

    MacCtx.MacCallbacks = callbacks;
 8015b8c:	4a50      	ldr	r2, [pc, #320]	; (8015cd0 <LoRaMacInitialization+0x520>)
 8015b8e:	693b      	ldr	r3, [r7, #16]
 8015b90:	f8c2 3348 	str.w	r3, [r2, #840]	; 0x348
    ResetMacParameters( false );
 8015b94:	2000      	movs	r0, #0
 8015b96:	f7ff f869 	bl	8014c6c <ResetMacParameters>

    Nvm.MacGroup2.PublicNetwork = true;
 8015b9a:	4b4c      	ldr	r3, [pc, #304]	; (8015ccc <LoRaMacInitialization+0x51c>)
 8015b9c:	2201      	movs	r2, #1
 8015b9e:	f883 2119 	strb.w	r2, [r3, #281]	; 0x119

    MacCtx.MacPrimitives = primitives;
 8015ba2:	4a4b      	ldr	r2, [pc, #300]	; (8015cd0 <LoRaMacInitialization+0x520>)
 8015ba4:	697b      	ldr	r3, [r7, #20]
 8015ba6:	f8c2 3344 	str.w	r3, [r2, #836]	; 0x344
    MacCtx.MacFlags.Value = 0;
 8015baa:	4b49      	ldr	r3, [pc, #292]	; (8015cd0 <LoRaMacInitialization+0x520>)
 8015bac:	2200      	movs	r2, #0
 8015bae:	f883 2491 	strb.w	r2, [r3, #1169]	; 0x491
    MacCtx.MacState = LORAMAC_STOPPED;
 8015bb2:	4b47      	ldr	r3, [pc, #284]	; (8015cd0 <LoRaMacInitialization+0x520>)
 8015bb4:	2201      	movs	r2, #1
 8015bb6:	f8c3 2340 	str.w	r2, [r3, #832]	; 0x340

    // Reset duty cycle times
    Nvm.MacGroup1.LastTxDoneTime = 0;
 8015bba:	4b44      	ldr	r3, [pc, #272]	; (8015ccc <LoRaMacInitialization+0x51c>)
 8015bbc:	2200      	movs	r2, #0
 8015bbe:	62da      	str	r2, [r3, #44]	; 0x2c
    Nvm.MacGroup1.AggregatedTimeOff = 0;
 8015bc0:	4b42      	ldr	r3, [pc, #264]	; (8015ccc <LoRaMacInitialization+0x51c>)
 8015bc2:	2200      	movs	r2, #0
 8015bc4:	631a      	str	r2, [r3, #48]	; 0x30

    // Initialize timers
    TimerInit( &MacCtx.TxDelayedTimer, OnTxDelayedTimerEvent );
 8015bc6:	2300      	movs	r3, #0
 8015bc8:	9300      	str	r3, [sp, #0]
 8015bca:	4b42      	ldr	r3, [pc, #264]	; (8015cd4 <LoRaMacInitialization+0x524>)
 8015bcc:	2200      	movs	r2, #0
 8015bce:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8015bd2:	4841      	ldr	r0, [pc, #260]	; (8015cd8 <LoRaMacInitialization+0x528>)
 8015bd4:	f009 ff9c 	bl	801fb10 <UTIL_TIMER_Create>
    TimerInit( &MacCtx.RxWindowTimer1, OnRxWindow1TimerEvent );
 8015bd8:	2300      	movs	r3, #0
 8015bda:	9300      	str	r3, [sp, #0]
 8015bdc:	4b3f      	ldr	r3, [pc, #252]	; (8015cdc <LoRaMacInitialization+0x52c>)
 8015bde:	2200      	movs	r2, #0
 8015be0:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8015be4:	483e      	ldr	r0, [pc, #248]	; (8015ce0 <LoRaMacInitialization+0x530>)
 8015be6:	f009 ff93 	bl	801fb10 <UTIL_TIMER_Create>
    TimerInit( &MacCtx.RxWindowTimer2, OnRxWindow2TimerEvent );
 8015bea:	2300      	movs	r3, #0
 8015bec:	9300      	str	r3, [sp, #0]
 8015bee:	4b3d      	ldr	r3, [pc, #244]	; (8015ce4 <LoRaMacInitialization+0x534>)
 8015bf0:	2200      	movs	r2, #0
 8015bf2:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8015bf6:	483c      	ldr	r0, [pc, #240]	; (8015ce8 <LoRaMacInitialization+0x538>)
 8015bf8:	f009 ff8a 	bl	801fb10 <UTIL_TIMER_Create>
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
    TimerInit( &MacCtx.AckTimeoutTimer, OnAckTimeoutTimerEvent );
#elif (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    TimerInit( &MacCtx.RetransmitTimeoutTimer, OnRetransmitTimeoutTimerEvent );
 8015bfc:	2300      	movs	r3, #0
 8015bfe:	9300      	str	r3, [sp, #0]
 8015c00:	4b3a      	ldr	r3, [pc, #232]	; (8015cec <LoRaMacInitialization+0x53c>)
 8015c02:	2200      	movs	r2, #0
 8015c04:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8015c08:	4839      	ldr	r0, [pc, #228]	; (8015cf0 <LoRaMacInitialization+0x540>)
 8015c0a:	f009 ff81 	bl	801fb10 <UTIL_TIMER_Create>
    TimerInit( &MacCtx.Rejoin1CycleTimer, OnRejoin1CycleTimerEvent );
    TimerInit( &MacCtx.ForceRejoinReqCycleTimer, OnForceRejoinReqCycleTimerEvent );
#endif /* LORAMAC_VERSION */

    // Store the current initialization time
    Nvm.MacGroup2.InitializationTime = SysTimeGetMcuTime( );
 8015c0e:	4c2f      	ldr	r4, [pc, #188]	; (8015ccc <LoRaMacInitialization+0x51c>)
 8015c10:	463b      	mov	r3, r7
 8015c12:	4618      	mov	r0, r3
 8015c14:	f009 fad0 	bl	801f1b8 <SysTimeGetMcuTime>
 8015c18:	f504 7392 	add.w	r3, r4, #292	; 0x124
 8015c1c:	463a      	mov	r2, r7
 8015c1e:	e892 0003 	ldmia.w	r2, {r0, r1}
 8015c22:	e883 0003 	stmia.w	r3, {r0, r1}

#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    // Initialize MAC radio events
    LoRaMacRadioEvents.Value = 0;
 8015c26:	4b33      	ldr	r3, [pc, #204]	; (8015cf4 <LoRaMacInitialization+0x544>)
 8015c28:	2200      	movs	r2, #0
 8015c2a:	601a      	str	r2, [r3, #0]
#endif /* LORAMAC_VERSION */

    // Initialize Radio driver
    MacCtx.RadioEvents.TxDone = OnRadioTxDone;
 8015c2c:	4b28      	ldr	r3, [pc, #160]	; (8015cd0 <LoRaMacInitialization+0x520>)
 8015c2e:	4a32      	ldr	r2, [pc, #200]	; (8015cf8 <LoRaMacInitialization+0x548>)
 8015c30:	f8c3 234c 	str.w	r2, [r3, #844]	; 0x34c
    MacCtx.RadioEvents.RxDone = OnRadioRxDone;
 8015c34:	4b26      	ldr	r3, [pc, #152]	; (8015cd0 <LoRaMacInitialization+0x520>)
 8015c36:	4a31      	ldr	r2, [pc, #196]	; (8015cfc <LoRaMacInitialization+0x54c>)
 8015c38:	f8c3 2354 	str.w	r2, [r3, #852]	; 0x354
    MacCtx.RadioEvents.RxError = OnRadioRxError;
 8015c3c:	4b24      	ldr	r3, [pc, #144]	; (8015cd0 <LoRaMacInitialization+0x520>)
 8015c3e:	4a30      	ldr	r2, [pc, #192]	; (8015d00 <LoRaMacInitialization+0x550>)
 8015c40:	f8c3 235c 	str.w	r2, [r3, #860]	; 0x35c
    MacCtx.RadioEvents.TxTimeout = OnRadioTxTimeout;
 8015c44:	4b22      	ldr	r3, [pc, #136]	; (8015cd0 <LoRaMacInitialization+0x520>)
 8015c46:	4a2f      	ldr	r2, [pc, #188]	; (8015d04 <LoRaMacInitialization+0x554>)
 8015c48:	f8c3 2350 	str.w	r2, [r3, #848]	; 0x350
    MacCtx.RadioEvents.RxTimeout = OnRadioRxTimeout;
 8015c4c:	4b20      	ldr	r3, [pc, #128]	; (8015cd0 <LoRaMacInitialization+0x520>)
 8015c4e:	4a2e      	ldr	r2, [pc, #184]	; (8015d08 <LoRaMacInitialization+0x558>)
 8015c50:	f8c3 2358 	str.w	r2, [r3, #856]	; 0x358
    Radio.Init( &MacCtx.RadioEvents );
 8015c54:	4b2d      	ldr	r3, [pc, #180]	; (8015d0c <LoRaMacInitialization+0x55c>)
 8015c56:	681b      	ldr	r3, [r3, #0]
 8015c58:	482d      	ldr	r0, [pc, #180]	; (8015d10 <LoRaMacInitialization+0x560>)
 8015c5a:	4798      	blx	r3

    // Initialize the Secure Element driver
    if( SecureElementInit( &Nvm.SecureElement ) != SECURE_ELEMENT_SUCCESS )
 8015c5c:	482d      	ldr	r0, [pc, #180]	; (8015d14 <LoRaMacInitialization+0x564>)
 8015c5e:	f7fa f9f9 	bl	8010054 <SecureElementInit>
 8015c62:	4603      	mov	r3, r0
 8015c64:	2b00      	cmp	r3, #0
 8015c66:	d001      	beq.n	8015c6c <LoRaMacInitialization+0x4bc>
    {
        return LORAMAC_STATUS_CRYPTO_ERROR;
 8015c68:	2311      	movs	r3, #17
 8015c6a:	e02b      	b.n	8015cc4 <LoRaMacInitialization+0x514>
    }

    // Initialize Crypto module
    if( LoRaMacCryptoInit( &Nvm.Crypto ) != LORAMAC_CRYPTO_SUCCESS )
 8015c6c:	4817      	ldr	r0, [pc, #92]	; (8015ccc <LoRaMacInitialization+0x51c>)
 8015c6e:	f002 fbc1 	bl	80183f4 <LoRaMacCryptoInit>
 8015c72:	4603      	mov	r3, r0
 8015c74:	2b00      	cmp	r3, #0
 8015c76:	d001      	beq.n	8015c7c <LoRaMacInitialization+0x4cc>
    {
        return LORAMAC_STATUS_CRYPTO_ERROR;
 8015c78:	2311      	movs	r3, #17
 8015c7a:	e023      	b.n	8015cc4 <LoRaMacInitialization+0x514>
    }

    // Initialize MAC commands module
    if( LoRaMacCommandsInit( ) != LORAMAC_COMMANDS_SUCCESS )
 8015c7c:	f001 fcbc 	bl	80175f8 <LoRaMacCommandsInit>
 8015c80:	4603      	mov	r3, r0
 8015c82:	2b00      	cmp	r3, #0
 8015c84:	d001      	beq.n	8015c8a <LoRaMacInitialization+0x4da>
    {
        return LORAMAC_STATUS_MAC_COMMAD_ERROR;
 8015c86:	2313      	movs	r3, #19
 8015c88:	e01c      	b.n	8015cc4 <LoRaMacInitialization+0x514>
    }

    // Set multicast downlink counter reference
    if( LoRaMacCryptoSetMulticastReference( Nvm.MacGroup2.MulticastChannelList ) != LORAMAC_CRYPTO_SUCCESS )
 8015c8a:	4823      	ldr	r0, [pc, #140]	; (8015d18 <LoRaMacInitialization+0x568>)
 8015c8c:	f002 fc52 	bl	8018534 <LoRaMacCryptoSetMulticastReference>
 8015c90:	4603      	mov	r3, r0
 8015c92:	2b00      	cmp	r3, #0
 8015c94:	d001      	beq.n	8015c9a <LoRaMacInitialization+0x4ea>
    {
        return LORAMAC_STATUS_CRYPTO_ERROR;
 8015c96:	2311      	movs	r3, #17
 8015c98:	e014      	b.n	8015cc4 <LoRaMacInitialization+0x514>
    }

    // Random seed initialization
    srand1( Radio.Random( ) );
 8015c9a:	4b1c      	ldr	r3, [pc, #112]	; (8015d0c <LoRaMacInitialization+0x55c>)
 8015c9c:	695b      	ldr	r3, [r3, #20]
 8015c9e:	4798      	blx	r3
 8015ca0:	4603      	mov	r3, r0
 8015ca2:	4618      	mov	r0, r3
 8015ca4:	f005 fdf8 	bl	801b898 <srand1>

    Radio.SetPublicNetwork( Nvm.MacGroup2.PublicNetwork );
 8015ca8:	4b18      	ldr	r3, [pc, #96]	; (8015d0c <LoRaMacInitialization+0x55c>)
 8015caa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8015cac:	4a07      	ldr	r2, [pc, #28]	; (8015ccc <LoRaMacInitialization+0x51c>)
 8015cae:	f892 2119 	ldrb.w	r2, [r2, #281]	; 0x119
 8015cb2:	4610      	mov	r0, r2
 8015cb4:	4798      	blx	r3
    Radio.Sleep( );
 8015cb6:	4b15      	ldr	r3, [pc, #84]	; (8015d0c <LoRaMacInitialization+0x55c>)
 8015cb8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8015cba:	4798      	blx	r3

    LoRaMacEnableRequests( LORAMAC_REQUEST_HANDLING_ON );
 8015cbc:	2001      	movs	r0, #1
 8015cbe:	f7fd fa7d 	bl	80131bc <LoRaMacEnableRequests>

    return LORAMAC_STATUS_OK;
 8015cc2:	2300      	movs	r3, #0
}
 8015cc4:	4618      	mov	r0, r3
 8015cc6:	373c      	adds	r7, #60	; 0x3c
 8015cc8:	46bd      	mov	sp, r7
 8015cca:	bd90      	pop	{r4, r7, pc}
 8015ccc:	20000e30 	.word	0x20000e30
 8015cd0:	20000914 	.word	0x20000914
 8015cd4:	08013749 	.word	0x08013749
 8015cd8:	20000c7c 	.word	0x20000c7c
 8015cdc:	080137d9 	.word	0x080137d9
 8015ce0:	20000c94 	.word	0x20000c94
 8015ce4:	08013851 	.word	0x08013851
 8015ce8:	20000cac 	.word	0x20000cac
 8015cec:	080138d1 	.word	0x080138d1
 8015cf0:	20000d14 	.word	0x20000d14
 8015cf4:	20001a58 	.word	0x20001a58
 8015cf8:	080121f9 	.word	0x080121f9
 8015cfc:	08012255 	.word	0x08012255
 8015d00:	080122f5 	.word	0x080122f5
 8015d04:	080122c9 	.word	0x080122c9
 8015d08:	08012311 	.word	0x08012311
 8015d0c:	08021ecc 	.word	0x08021ecc
 8015d10:	20000c60 	.word	0x20000c60
 8015d14:	20000f7c 	.word	0x20000f7c
 8015d18:	20000f18 	.word	0x20000f18

08015d1c <LoRaMacStart>:

LoRaMacStatus_t LoRaMacStart( void )
{
 8015d1c:	b580      	push	{r7, lr}
 8015d1e:	af00      	add	r7, sp, #0
    MacCtx.MacState = LORAMAC_IDLE;
 8015d20:	4b04      	ldr	r3, [pc, #16]	; (8015d34 <LoRaMacStart+0x18>)
 8015d22:	2200      	movs	r2, #0
 8015d24:	f8c3 2340 	str.w	r2, [r3, #832]	; 0x340
    UpdateRxSlotIdleState();
 8015d28:	f7fc fb08 	bl	801233c <UpdateRxSlotIdleState>
    return LORAMAC_STATUS_OK;
 8015d2c:	2300      	movs	r3, #0
}
 8015d2e:	4618      	mov	r0, r3
 8015d30:	bd80      	pop	{r7, pc}
 8015d32:	bf00      	nop
 8015d34:	20000914 	.word	0x20000914

08015d38 <LoRaMacStop>:

LoRaMacStatus_t LoRaMacStop( void )
{
 8015d38:	b580      	push	{r7, lr}
 8015d3a:	af00      	add	r7, sp, #0
    if( LoRaMacIsBusy( ) == false )
 8015d3c:	f7fd fa06 	bl	801314c <LoRaMacIsBusy>
 8015d40:	4603      	mov	r3, r0
 8015d42:	f083 0301 	eor.w	r3, r3, #1
 8015d46:	b2db      	uxtb	r3, r3
 8015d48:	2b00      	cmp	r3, #0
 8015d4a:	d00d      	beq.n	8015d68 <LoRaMacStop+0x30>
    {
        if( Nvm.MacGroup2.DeviceClass == CLASS_C )
 8015d4c:	4b0b      	ldr	r3, [pc, #44]	; (8015d7c <LoRaMacStop+0x44>)
 8015d4e:	f893 3118 	ldrb.w	r3, [r3, #280]	; 0x118
 8015d52:	2b02      	cmp	r3, #2
 8015d54:	d102      	bne.n	8015d5c <LoRaMacStop+0x24>
        {
            Radio.Sleep( );
 8015d56:	4b0a      	ldr	r3, [pc, #40]	; (8015d80 <LoRaMacStop+0x48>)
 8015d58:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8015d5a:	4798      	blx	r3
        }
        MacCtx.MacState = LORAMAC_STOPPED;
 8015d5c:	4b09      	ldr	r3, [pc, #36]	; (8015d84 <LoRaMacStop+0x4c>)
 8015d5e:	2201      	movs	r2, #1
 8015d60:	f8c3 2340 	str.w	r2, [r3, #832]	; 0x340
        return LORAMAC_STATUS_OK;
 8015d64:	2300      	movs	r3, #0
 8015d66:	e007      	b.n	8015d78 <LoRaMacStop+0x40>
    }
    else if(  MacCtx.MacState == LORAMAC_STOPPED )
 8015d68:	4b06      	ldr	r3, [pc, #24]	; (8015d84 <LoRaMacStop+0x4c>)
 8015d6a:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 8015d6e:	2b01      	cmp	r3, #1
 8015d70:	d101      	bne.n	8015d76 <LoRaMacStop+0x3e>
    {
        return LORAMAC_STATUS_OK;
 8015d72:	2300      	movs	r3, #0
 8015d74:	e000      	b.n	8015d78 <LoRaMacStop+0x40>
    }
    return LORAMAC_STATUS_BUSY;
 8015d76:	2301      	movs	r3, #1
}
 8015d78:	4618      	mov	r0, r3
 8015d7a:	bd80      	pop	{r7, pc}
 8015d7c:	20000e30 	.word	0x20000e30
 8015d80:	08021ecc 	.word	0x08021ecc
 8015d84:	20000914 	.word	0x20000914

08015d88 <LoRaMacHalt>:

LoRaMacStatus_t LoRaMacHalt( void )
{
 8015d88:	b580      	push	{r7, lr}
 8015d8a:	af00      	add	r7, sp, #0
    // Stop Timers
    TimerStop( &MacCtx.TxDelayedTimer );
 8015d8c:	4812      	ldr	r0, [pc, #72]	; (8015dd8 <LoRaMacHalt+0x50>)
 8015d8e:	f009 ff63 	bl	801fc58 <UTIL_TIMER_Stop>
    TimerStop( &MacCtx.RxWindowTimer1 );
 8015d92:	4812      	ldr	r0, [pc, #72]	; (8015ddc <LoRaMacHalt+0x54>)
 8015d94:	f009 ff60 	bl	801fc58 <UTIL_TIMER_Stop>
    TimerStop( &MacCtx.RxWindowTimer2 );
 8015d98:	4811      	ldr	r0, [pc, #68]	; (8015de0 <LoRaMacHalt+0x58>)
 8015d9a:	f009 ff5d 	bl	801fc58 <UTIL_TIMER_Stop>
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
    TimerStop( &MacCtx.AckTimeoutTimer );
#elif (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    TimerStop( &MacCtx.RetransmitTimeoutTimer );
 8015d9e:	4811      	ldr	r0, [pc, #68]	; (8015de4 <LoRaMacHalt+0x5c>)
 8015da0:	f009 ff5a 	bl	801fc58 <UTIL_TIMER_Stop>
#endif /* LORAMAC_VERSION */

    // Take care about class B
    LoRaMacClassBHaltBeaconing( );
 8015da4:	f001 fa8c 	bl	80172c0 <LoRaMacClassBHaltBeaconing>

    // Switch off Radio
    Radio.Sleep( );
 8015da8:	4b0f      	ldr	r3, [pc, #60]	; (8015de8 <LoRaMacHalt+0x60>)
 8015daa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8015dac:	4798      	blx	r3

    MacCtx.MacState = LORAMAC_IDLE;
 8015dae:	4b0f      	ldr	r3, [pc, #60]	; (8015dec <LoRaMacHalt+0x64>)
 8015db0:	2200      	movs	r2, #0
 8015db2:	f8c3 2340 	str.w	r2, [r3, #832]	; 0x340

#if (defined( CONTEXT_MANAGEMENT_ENABLED ) && ( CONTEXT_MANAGEMENT_ENABLED == 1 ))
    LoRaMacHandleNvm( &Nvm );
 8015db6:	480e      	ldr	r0, [pc, #56]	; (8015df0 <LoRaMacHalt+0x68>)
 8015db8:	f7fd fba2 	bl	8013500 <LoRaMacHandleNvm>

    // Preserve the Nvm context if data retention
    memcpy1( ( uint8_t* ) &NvmBackup, ( uint8_t* ) &Nvm, sizeof( LoRaMacNvmData_t ) );
 8015dbc:	f240 52cc 	movw	r2, #1484	; 0x5cc
 8015dc0:	490b      	ldr	r1, [pc, #44]	; (8015df0 <LoRaMacHalt+0x68>)
 8015dc2:	480c      	ldr	r0, [pc, #48]	; (8015df4 <LoRaMacHalt+0x6c>)
 8015dc4:	f005 fd8d 	bl	801b8e2 <memcpy1>
#endif /* CONTEXT_MANAGEMENT_ENABLED */

    MacCtx.MacState = LORAMAC_STOPPED;
 8015dc8:	4b08      	ldr	r3, [pc, #32]	; (8015dec <LoRaMacHalt+0x64>)
 8015dca:	2201      	movs	r2, #1
 8015dcc:	f8c3 2340 	str.w	r2, [r3, #832]	; 0x340

    return LORAMAC_STATUS_OK;
 8015dd0:	2300      	movs	r3, #0
}
 8015dd2:	4618      	mov	r0, r3
 8015dd4:	bd80      	pop	{r7, pc}
 8015dd6:	bf00      	nop
 8015dd8:	20000c7c 	.word	0x20000c7c
 8015ddc:	20000c94 	.word	0x20000c94
 8015de0:	20000cac 	.word	0x20000cac
 8015de4:	20000d14 	.word	0x20000d14
 8015de8:	08021ecc 	.word	0x08021ecc
 8015dec:	20000914 	.word	0x20000914
 8015df0:	20000e30 	.word	0x20000e30
 8015df4:	200013fc 	.word	0x200013fc

08015df8 <LoRaMacQueryTxPossible>:

LoRaMacStatus_t LoRaMacQueryTxPossible( uint8_t size, LoRaMacTxInfo_t* txInfo )
{
 8015df8:	b590      	push	{r4, r7, lr}
 8015dfa:	b08d      	sub	sp, #52	; 0x34
 8015dfc:	af02      	add	r7, sp, #8
 8015dfe:	4603      	mov	r3, r0
 8015e00:	6039      	str	r1, [r7, #0]
 8015e02:	71fb      	strb	r3, [r7, #7]
    CalcNextAdrParams_t adrNext;
    uint32_t adrAckCounter = Nvm.MacGroup1.AdrAckCounter;
 8015e04:	4b42      	ldr	r3, [pc, #264]	; (8015f10 <LoRaMacQueryTxPossible+0x118>)
 8015e06:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8015e08:	613b      	str	r3, [r7, #16]
    int8_t datarate = Nvm.MacGroup2.ChannelsDatarateDefault;
 8015e0a:	4b41      	ldr	r3, [pc, #260]	; (8015f10 <LoRaMacQueryTxPossible+0x118>)
 8015e0c:	f993 30dd 	ldrsb.w	r3, [r3, #221]	; 0xdd
 8015e10:	73fb      	strb	r3, [r7, #15]
    int8_t txPower = Nvm.MacGroup2.ChannelsTxPowerDefault;
 8015e12:	4b3f      	ldr	r3, [pc, #252]	; (8015f10 <LoRaMacQueryTxPossible+0x118>)
 8015e14:	f993 30dc 	ldrsb.w	r3, [r3, #220]	; 0xdc
 8015e18:	73bb      	strb	r3, [r7, #14]
#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    uint8_t nbTrans = MacCtx.ChannelsNbTransCounter;
 8015e1a:	4b3e      	ldr	r3, [pc, #248]	; (8015f14 <LoRaMacQueryTxPossible+0x11c>)
 8015e1c:	f893 3418 	ldrb.w	r3, [r3, #1048]	; 0x418
 8015e20:	737b      	strb	r3, [r7, #13]
#endif /* LORAMAC_VERSION */
    size_t macCmdsSize = 0;
 8015e22:	2300      	movs	r3, #0
 8015e24:	60bb      	str	r3, [r7, #8]

    if( txInfo == NULL )
 8015e26:	683b      	ldr	r3, [r7, #0]
 8015e28:	2b00      	cmp	r3, #0
 8015e2a:	d101      	bne.n	8015e30 <LoRaMacQueryTxPossible+0x38>
    {
        return LORAMAC_STATUS_PARAMETER_INVALID;
 8015e2c:	2303      	movs	r3, #3
 8015e2e:	e06b      	b.n	8015f08 <LoRaMacQueryTxPossible+0x110>

    // Setup ADR request
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
    adrNext.Version = Nvm.MacGroup2.Version;
#endif /* LORAMAC_VERSION */
    adrNext.UpdateChanMask = false;
 8015e30:	2300      	movs	r3, #0
 8015e32:	753b      	strb	r3, [r7, #20]
    adrNext.AdrEnabled = Nvm.MacGroup2.AdrCtrlOn;
 8015e34:	4b36      	ldr	r3, [pc, #216]	; (8015f10 <LoRaMacQueryTxPossible+0x118>)
 8015e36:	f893 311a 	ldrb.w	r3, [r3, #282]	; 0x11a
 8015e3a:	757b      	strb	r3, [r7, #21]
    adrNext.AdrAckCounter = Nvm.MacGroup1.AdrAckCounter;
 8015e3c:	4b34      	ldr	r3, [pc, #208]	; (8015f10 <LoRaMacQueryTxPossible+0x118>)
 8015e3e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8015e40:	61bb      	str	r3, [r7, #24]
    adrNext.AdrAckLimit = Nvm.MacGroup2.MacParams.AdrAckLimit;
 8015e42:	4b33      	ldr	r3, [pc, #204]	; (8015f10 <LoRaMacQueryTxPossible+0x118>)
 8015e44:	f8b3 3088 	ldrh.w	r3, [r3, #136]	; 0x88
 8015e48:	83bb      	strh	r3, [r7, #28]
    adrNext.AdrAckDelay = Nvm.MacGroup2.MacParams.AdrAckDelay;
 8015e4a:	4b31      	ldr	r3, [pc, #196]	; (8015f10 <LoRaMacQueryTxPossible+0x118>)
 8015e4c:	f8b3 308a 	ldrh.w	r3, [r3, #138]	; 0x8a
 8015e50:	83fb      	strh	r3, [r7, #30]
    adrNext.Datarate = Nvm.MacGroup1.ChannelsDatarate;
 8015e52:	4b2f      	ldr	r3, [pc, #188]	; (8015f10 <LoRaMacQueryTxPossible+0x118>)
 8015e54:	f993 3039 	ldrsb.w	r3, [r3, #57]	; 0x39
 8015e58:	f887 3020 	strb.w	r3, [r7, #32]
    adrNext.TxPower = Nvm.MacGroup1.ChannelsTxPower;
 8015e5c:	4b2c      	ldr	r3, [pc, #176]	; (8015f10 <LoRaMacQueryTxPossible+0x118>)
 8015e5e:	f993 3038 	ldrsb.w	r3, [r3, #56]	; 0x38
 8015e62:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    adrNext.NbTrans = MacCtx.ChannelsNbTransCounter;
 8015e66:	4b2b      	ldr	r3, [pc, #172]	; (8015f14 <LoRaMacQueryTxPossible+0x11c>)
 8015e68:	f893 3418 	ldrb.w	r3, [r3, #1048]	; 0x418
 8015e6c:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
#endif /* LORAMAC_VERSION */
    adrNext.UplinkDwellTime = Nvm.MacGroup2.MacParams.UplinkDwellTime;
 8015e70:	4b27      	ldr	r3, [pc, #156]	; (8015f10 <LoRaMacQueryTxPossible+0x118>)
 8015e72:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 8015e76:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    adrNext.Region = Nvm.MacGroup2.Region;
 8015e7a:	4b25      	ldr	r3, [pc, #148]	; (8015f10 <LoRaMacQueryTxPossible+0x118>)
 8015e7c:	f893 3048 	ldrb.w	r3, [r3, #72]	; 0x48
 8015e80:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
    // We call the function for information purposes only. We don't want to
    // apply the datarate, the tx power and the ADR ack counter.
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
    LoRaMacAdrCalcNext( &adrNext, &datarate, &txPower, &adrAckCounter );
#elif (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    LoRaMacAdrCalcNext( &adrNext, &datarate, &txPower, &nbTrans, &adrAckCounter );
 8015e84:	f107 040d 	add.w	r4, r7, #13
 8015e88:	f107 020e 	add.w	r2, r7, #14
 8015e8c:	f107 010f 	add.w	r1, r7, #15
 8015e90:	f107 0014 	add.w	r0, r7, #20
 8015e94:	f107 0310 	add.w	r3, r7, #16
 8015e98:	9300      	str	r3, [sp, #0]
 8015e9a:	4623      	mov	r3, r4
 8015e9c:	f001 f8da 	bl	8017054 <LoRaMacAdrCalcNext>
#endif /* LORAMAC_VERSION */

    txInfo->CurrentPossiblePayloadSize = GetMaxAppPayloadWithoutFOptsLength( datarate );
 8015ea0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8015ea4:	4618      	mov	r0, r3
 8015ea6:	f7fd fe59 	bl	8013b5c <GetMaxAppPayloadWithoutFOptsLength>
 8015eaa:	4603      	mov	r3, r0
 8015eac:	461a      	mov	r2, r3
 8015eae:	683b      	ldr	r3, [r7, #0]
 8015eb0:	705a      	strb	r2, [r3, #1]

    if( LoRaMacCommandsGetSizeSerializedCmds( &macCmdsSize ) != LORAMAC_COMMANDS_SUCCESS )
 8015eb2:	f107 0308 	add.w	r3, r7, #8
 8015eb6:	4618      	mov	r0, r3
 8015eb8:	f001 fca4 	bl	8017804 <LoRaMacCommandsGetSizeSerializedCmds>
 8015ebc:	4603      	mov	r3, r0
 8015ebe:	2b00      	cmp	r3, #0
 8015ec0:	d001      	beq.n	8015ec6 <LoRaMacQueryTxPossible+0xce>
    {
        return LORAMAC_STATUS_MAC_COMMAD_ERROR;
 8015ec2:	2313      	movs	r3, #19
 8015ec4:	e020      	b.n	8015f08 <LoRaMacQueryTxPossible+0x110>
    }

    // Verify if the MAC commands fit into the FOpts and into the maximum payload.
    if( ( LORA_MAC_COMMAND_MAX_FOPTS_LENGTH >= macCmdsSize ) && ( txInfo->CurrentPossiblePayloadSize >= macCmdsSize ) )
 8015ec6:	68bb      	ldr	r3, [r7, #8]
 8015ec8:	2b0f      	cmp	r3, #15
 8015eca:	d819      	bhi.n	8015f00 <LoRaMacQueryTxPossible+0x108>
 8015ecc:	683b      	ldr	r3, [r7, #0]
 8015ece:	785b      	ldrb	r3, [r3, #1]
 8015ed0:	461a      	mov	r2, r3
 8015ed2:	68bb      	ldr	r3, [r7, #8]
 8015ed4:	429a      	cmp	r2, r3
 8015ed6:	d313      	bcc.n	8015f00 <LoRaMacQueryTxPossible+0x108>
    {
        txInfo->MaxPossibleApplicationDataSize = txInfo->CurrentPossiblePayloadSize - macCmdsSize;
 8015ed8:	683b      	ldr	r3, [r7, #0]
 8015eda:	785a      	ldrb	r2, [r3, #1]
 8015edc:	68bb      	ldr	r3, [r7, #8]
 8015ede:	b2db      	uxtb	r3, r3
 8015ee0:	1ad3      	subs	r3, r2, r3
 8015ee2:	b2da      	uxtb	r2, r3
 8015ee4:	683b      	ldr	r3, [r7, #0]
 8015ee6:	701a      	strb	r2, [r3, #0]

        // Verify if the application data together with MAC command fit into the maximum payload.
        if( txInfo->CurrentPossiblePayloadSize >= ( macCmdsSize + size ) )
 8015ee8:	683b      	ldr	r3, [r7, #0]
 8015eea:	785b      	ldrb	r3, [r3, #1]
 8015eec:	4619      	mov	r1, r3
 8015eee:	79fa      	ldrb	r2, [r7, #7]
 8015ef0:	68bb      	ldr	r3, [r7, #8]
 8015ef2:	4413      	add	r3, r2
 8015ef4:	4299      	cmp	r1, r3
 8015ef6:	d301      	bcc.n	8015efc <LoRaMacQueryTxPossible+0x104>
        {
            return LORAMAC_STATUS_OK;
 8015ef8:	2300      	movs	r3, #0
 8015efa:	e005      	b.n	8015f08 <LoRaMacQueryTxPossible+0x110>
        }
        else
        {
           return LORAMAC_STATUS_LENGTH_ERROR;
 8015efc:	2308      	movs	r3, #8
 8015efe:	e003      	b.n	8015f08 <LoRaMacQueryTxPossible+0x110>
        }
    }
    else
    {
        txInfo->MaxPossibleApplicationDataSize = 0;
 8015f00:	683b      	ldr	r3, [r7, #0]
 8015f02:	2200      	movs	r2, #0
 8015f04:	701a      	strb	r2, [r3, #0]
        return LORAMAC_STATUS_LENGTH_ERROR;
 8015f06:	2308      	movs	r3, #8
    }
}
 8015f08:	4618      	mov	r0, r3
 8015f0a:	372c      	adds	r7, #44	; 0x2c
 8015f0c:	46bd      	mov	sp, r7
 8015f0e:	bd90      	pop	{r4, r7, pc}
 8015f10:	20000e30 	.word	0x20000e30
 8015f14:	20000914 	.word	0x20000914

08015f18 <LoRaMacMibGetRequestConfirm>:

LoRaMacStatus_t LoRaMacMibGetRequestConfirm( MibRequestConfirm_t* mibGet )
{
 8015f18:	b590      	push	{r4, r7, lr}
 8015f1a:	b087      	sub	sp, #28
 8015f1c:	af00      	add	r7, sp, #0
 8015f1e:	6078      	str	r0, [r7, #4]
    LoRaMacStatus_t status = LORAMAC_STATUS_OK;
 8015f20:	2300      	movs	r3, #0
 8015f22:	75fb      	strb	r3, [r7, #23]
    GetPhyParams_t getPhy;
    PhyParam_t phyParam;

    if( mibGet == NULL )
 8015f24:	687b      	ldr	r3, [r7, #4]
 8015f26:	2b00      	cmp	r3, #0
 8015f28:	d101      	bne.n	8015f2e <LoRaMacMibGetRequestConfirm+0x16>
    {
        return LORAMAC_STATUS_PARAMETER_INVALID;
 8015f2a:	2303      	movs	r3, #3
 8015f2c:	e1c4      	b.n	80162b8 <LoRaMacMibGetRequestConfirm+0x3a0>
    }

    switch( mibGet->Type )
 8015f2e:	687b      	ldr	r3, [r7, #4]
 8015f30:	781b      	ldrb	r3, [r3, #0]
 8015f32:	2b41      	cmp	r3, #65	; 0x41
 8015f34:	f200 81b9 	bhi.w	80162aa <LoRaMacMibGetRequestConfirm+0x392>
 8015f38:	a201      	add	r2, pc, #4	; (adr r2, 8015f40 <LoRaMacMibGetRequestConfirm+0x28>)
 8015f3a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8015f3e:	bf00      	nop
 8015f40:	08016049 	.word	0x08016049
 8015f44:	08016055 	.word	0x08016055
 8015f48:	08016061 	.word	0x08016061
 8015f4c:	0801606d 	.word	0x0801606d
 8015f50:	08016079 	.word	0x08016079
 8015f54:	08016085 	.word	0x08016085
 8015f58:	08016091 	.word	0x08016091
 8015f5c:	080162ab 	.word	0x080162ab
 8015f60:	080162ab 	.word	0x080162ab
 8015f64:	080162ab 	.word	0x080162ab
 8015f68:	080162ab 	.word	0x080162ab
 8015f6c:	080162ab 	.word	0x080162ab
 8015f70:	080162ab 	.word	0x080162ab
 8015f74:	080162ab 	.word	0x080162ab
 8015f78:	080162ab 	.word	0x080162ab
 8015f7c:	080160a5 	.word	0x080160a5
 8015f80:	080160b1 	.word	0x080160b1
 8015f84:	080160bd 	.word	0x080160bd
 8015f88:	080160df 	.word	0x080160df
 8015f8c:	080160f1 	.word	0x080160f1
 8015f90:	08016103 	.word	0x08016103
 8015f94:	08016115 	.word	0x08016115
 8015f98:	08016149 	.word	0x08016149
 8015f9c:	08016127 	.word	0x08016127
 8015fa0:	0801616b 	.word	0x0801616b
 8015fa4:	08016177 	.word	0x08016177
 8015fa8:	08016181 	.word	0x08016181
 8015fac:	0801618b 	.word	0x0801618b
 8015fb0:	08016195 	.word	0x08016195
 8015fb4:	0801619f 	.word	0x0801619f
 8015fb8:	080161a9 	.word	0x080161a9
 8015fbc:	080161d5 	.word	0x080161d5
 8015fc0:	080161e1 	.word	0x080161e1
 8015fc4:	080161f9 	.word	0x080161f9
 8015fc8:	080161ed 	.word	0x080161ed
 8015fcc:	08016205 	.word	0x08016205
 8015fd0:	0801620f 	.word	0x0801620f
 8015fd4:	0801621b 	.word	0x0801621b
 8015fd8:	08016237 	.word	0x08016237
 8015fdc:	08016227 	.word	0x08016227
 8015fe0:	0801622f 	.word	0x0801622f
 8015fe4:	080162ab 	.word	0x080162ab
 8015fe8:	08016243 	.word	0x08016243
 8015fec:	080162ab 	.word	0x080162ab
 8015ff0:	080162ab 	.word	0x080162ab
 8015ff4:	080162ab 	.word	0x080162ab
 8015ff8:	080162ab 	.word	0x080162ab
 8015ffc:	080162ab 	.word	0x080162ab
 8016000:	080162ab 	.word	0x080162ab
 8016004:	080162ab 	.word	0x080162ab
 8016008:	080162ab 	.word	0x080162ab
 801600c:	080162ab 	.word	0x080162ab
 8016010:	080162ab 	.word	0x080162ab
 8016014:	080162ab 	.word	0x080162ab
 8016018:	080162ab 	.word	0x080162ab
 801601c:	080162ab 	.word	0x080162ab
 8016020:	080162ab 	.word	0x080162ab
 8016024:	080162ab 	.word	0x080162ab
 8016028:	08016257 	.word	0x08016257
 801602c:	08016263 	.word	0x08016263
 8016030:	0801626f 	.word	0x0801626f
 8016034:	0801627b 	.word	0x0801627b
 8016038:	08016287 	.word	0x08016287
 801603c:	08016293 	.word	0x08016293
 8016040:	0801629f 	.word	0x0801629f
 8016044:	080162a5 	.word	0x080162a5
    {
        case MIB_DEVICE_CLASS:
        {
            mibGet->Param.Class = Nvm.MacGroup2.DeviceClass;
 8016048:	4b9d      	ldr	r3, [pc, #628]	; (80162c0 <LoRaMacMibGetRequestConfirm+0x3a8>)
 801604a:	f893 2118 	ldrb.w	r2, [r3, #280]	; 0x118
 801604e:	687b      	ldr	r3, [r7, #4]
 8016050:	711a      	strb	r2, [r3, #4]
            break;
 8016052:	e130      	b.n	80162b6 <LoRaMacMibGetRequestConfirm+0x39e>
        }
        case MIB_NETWORK_ACTIVATION:
        {
            mibGet->Param.NetworkActivation = Nvm.MacGroup2.NetworkActivation;
 8016054:	4b9a      	ldr	r3, [pc, #616]	; (80162c0 <LoRaMacMibGetRequestConfirm+0x3a8>)
 8016056:	f893 2130 	ldrb.w	r2, [r3, #304]	; 0x130
 801605a:	687b      	ldr	r3, [r7, #4]
 801605c:	711a      	strb	r2, [r3, #4]
            break;
 801605e:	e12a      	b.n	80162b6 <LoRaMacMibGetRequestConfirm+0x39e>
        }
        case MIB_DEV_EUI:
        {
            SecureElementGetDevEui( mibGet->Param.DevEui );
 8016060:	687b      	ldr	r3, [r7, #4]
 8016062:	685b      	ldr	r3, [r3, #4]
 8016064:	4618      	mov	r0, r3
 8016066:	f7fa fab5 	bl	80105d4 <SecureElementGetDevEui>
            break;
 801606a:	e124      	b.n	80162b6 <LoRaMacMibGetRequestConfirm+0x39e>
        }
        case MIB_JOIN_EUI:
        {
             SecureElementGetJoinEui( mibGet->Param.JoinEui );
 801606c:	687b      	ldr	r3, [r7, #4]
 801606e:	685b      	ldr	r3, [r3, #4]
 8016070:	4618      	mov	r0, r3
 8016072:	f7fa fadf 	bl	8010634 <SecureElementGetJoinEui>
            break;
 8016076:	e11e      	b.n	80162b6 <LoRaMacMibGetRequestConfirm+0x39e>
        }
        case MIB_ADR:
        {
            mibGet->Param.AdrEnable = Nvm.MacGroup2.AdrCtrlOn;
 8016078:	4b91      	ldr	r3, [pc, #580]	; (80162c0 <LoRaMacMibGetRequestConfirm+0x3a8>)
 801607a:	f893 211a 	ldrb.w	r2, [r3, #282]	; 0x11a
 801607e:	687b      	ldr	r3, [r7, #4]
 8016080:	711a      	strb	r2, [r3, #4]
            break;
 8016082:	e118      	b.n	80162b6 <LoRaMacMibGetRequestConfirm+0x39e>
        }
        case MIB_NET_ID:
        {
            mibGet->Param.NetID = Nvm.MacGroup2.NetID;
 8016084:	4b8e      	ldr	r3, [pc, #568]	; (80162c0 <LoRaMacMibGetRequestConfirm+0x3a8>)
 8016086:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 801608a:	687b      	ldr	r3, [r7, #4]
 801608c:	605a      	str	r2, [r3, #4]
            break;
 801608e:	e112      	b.n	80162b6 <LoRaMacMibGetRequestConfirm+0x39e>
        }
        case MIB_DEV_ADDR:
        {
            SecureElementGetDevAddr( Nvm.MacGroup2.NetworkActivation, &mibGet->Param.DevAddr );
 8016090:	4b8b      	ldr	r3, [pc, #556]	; (80162c0 <LoRaMacMibGetRequestConfirm+0x3a8>)
 8016092:	f893 2130 	ldrb.w	r2, [r3, #304]	; 0x130
 8016096:	687b      	ldr	r3, [r7, #4]
 8016098:	3304      	adds	r3, #4
 801609a:	4619      	mov	r1, r3
 801609c:	4610      	mov	r0, r2
 801609e:	f7fa fafb 	bl	8010698 <SecureElementGetDevAddr>
            break;
 80160a2:	e108      	b.n	80162b6 <LoRaMacMibGetRequestConfirm+0x39e>
        }
        case MIB_PUBLIC_NETWORK:
        {
            mibGet->Param.EnablePublicNetwork = Nvm.MacGroup2.PublicNetwork;
 80160a4:	4b86      	ldr	r3, [pc, #536]	; (80162c0 <LoRaMacMibGetRequestConfirm+0x3a8>)
 80160a6:	f893 2119 	ldrb.w	r2, [r3, #281]	; 0x119
 80160aa:	687b      	ldr	r3, [r7, #4]
 80160ac:	711a      	strb	r2, [r3, #4]
            break;
 80160ae:	e102      	b.n	80162b6 <LoRaMacMibGetRequestConfirm+0x39e>
        }
        case MIB_REPEATER_SUPPORT:
        {
            mibGet->Param.EnableRepeaterSupport = Nvm.MacGroup2.MacParams.RepeaterSupport;
 80160b0:	4b83      	ldr	r3, [pc, #524]	; (80162c0 <LoRaMacMibGetRequestConfirm+0x3a8>)
 80160b2:	f893 208c 	ldrb.w	r2, [r3, #140]	; 0x8c
 80160b6:	687b      	ldr	r3, [r7, #4]
 80160b8:	711a      	strb	r2, [r3, #4]
            break;
 80160ba:	e0fc      	b.n	80162b6 <LoRaMacMibGetRequestConfirm+0x39e>
        }
        case MIB_CHANNELS:
        {
            getPhy.Attribute = PHY_CHANNELS;
 80160bc:	231c      	movs	r3, #28
 80160be:	743b      	strb	r3, [r7, #16]
            phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 80160c0:	4b7f      	ldr	r3, [pc, #508]	; (80162c0 <LoRaMacMibGetRequestConfirm+0x3a8>)
 80160c2:	f893 3048 	ldrb.w	r3, [r3, #72]	; 0x48
 80160c6:	f107 0210 	add.w	r2, r7, #16
 80160ca:	4611      	mov	r1, r2
 80160cc:	4618      	mov	r0, r3
 80160ce:	f003 f850 	bl	8019172 <RegionGetPhyParam>
 80160d2:	4603      	mov	r3, r0
 80160d4:	60fb      	str	r3, [r7, #12]

            mibGet->Param.ChannelList = phyParam.Channels;
 80160d6:	68fa      	ldr	r2, [r7, #12]
 80160d8:	687b      	ldr	r3, [r7, #4]
 80160da:	605a      	str	r2, [r3, #4]
            break;
 80160dc:	e0eb      	b.n	80162b6 <LoRaMacMibGetRequestConfirm+0x39e>
        }
        case MIB_RX2_CHANNEL:
        {
            mibGet->Param.Rx2Channel = Nvm.MacGroup2.MacParams.Rx2Channel;
 80160de:	687b      	ldr	r3, [r7, #4]
 80160e0:	4a77      	ldr	r2, [pc, #476]	; (80162c0 <LoRaMacMibGetRequestConfirm+0x3a8>)
 80160e2:	3304      	adds	r3, #4
 80160e4:	326c      	adds	r2, #108	; 0x6c
 80160e6:	e892 0003 	ldmia.w	r2, {r0, r1}
 80160ea:	e883 0003 	stmia.w	r3, {r0, r1}
            break;
 80160ee:	e0e2      	b.n	80162b6 <LoRaMacMibGetRequestConfirm+0x39e>
        }
        case MIB_RX2_DEFAULT_CHANNEL:
        {
            mibGet->Param.Rx2Channel = Nvm.MacGroup2.MacParamsDefaults.Rx2Channel;
 80160f0:	687b      	ldr	r3, [r7, #4]
 80160f2:	4a73      	ldr	r2, [pc, #460]	; (80162c0 <LoRaMacMibGetRequestConfirm+0x3a8>)
 80160f4:	3304      	adds	r3, #4
 80160f6:	32b4      	adds	r2, #180	; 0xb4
 80160f8:	e892 0003 	ldmia.w	r2, {r0, r1}
 80160fc:	e883 0003 	stmia.w	r3, {r0, r1}
            break;
 8016100:	e0d9      	b.n	80162b6 <LoRaMacMibGetRequestConfirm+0x39e>
        }
        case MIB_RXC_CHANNEL:
        {
            mibGet->Param.RxCChannel = Nvm.MacGroup2.MacParams.RxCChannel;
 8016102:	687b      	ldr	r3, [r7, #4]
 8016104:	4a6e      	ldr	r2, [pc, #440]	; (80162c0 <LoRaMacMibGetRequestConfirm+0x3a8>)
 8016106:	3304      	adds	r3, #4
 8016108:	3274      	adds	r2, #116	; 0x74
 801610a:	e892 0003 	ldmia.w	r2, {r0, r1}
 801610e:	e883 0003 	stmia.w	r3, {r0, r1}
            break;
 8016112:	e0d0      	b.n	80162b6 <LoRaMacMibGetRequestConfirm+0x39e>
        }
        case MIB_RXC_DEFAULT_CHANNEL:
        {
            mibGet->Param.RxCChannel = Nvm.MacGroup2.MacParamsDefaults.RxCChannel;
 8016114:	687b      	ldr	r3, [r7, #4]
 8016116:	4a6a      	ldr	r2, [pc, #424]	; (80162c0 <LoRaMacMibGetRequestConfirm+0x3a8>)
 8016118:	3304      	adds	r3, #4
 801611a:	32bc      	adds	r2, #188	; 0xbc
 801611c:	e892 0003 	ldmia.w	r2, {r0, r1}
 8016120:	e883 0003 	stmia.w	r3, {r0, r1}
            break;
 8016124:	e0c7      	b.n	80162b6 <LoRaMacMibGetRequestConfirm+0x39e>
        }
        case MIB_CHANNELS_DEFAULT_MASK:
        {
            getPhy.Attribute = PHY_CHANNELS_DEFAULT_MASK;
 8016126:	231a      	movs	r3, #26
 8016128:	743b      	strb	r3, [r7, #16]
            phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 801612a:	4b65      	ldr	r3, [pc, #404]	; (80162c0 <LoRaMacMibGetRequestConfirm+0x3a8>)
 801612c:	f893 3048 	ldrb.w	r3, [r3, #72]	; 0x48
 8016130:	f107 0210 	add.w	r2, r7, #16
 8016134:	4611      	mov	r1, r2
 8016136:	4618      	mov	r0, r3
 8016138:	f003 f81b 	bl	8019172 <RegionGetPhyParam>
 801613c:	4603      	mov	r3, r0
 801613e:	60fb      	str	r3, [r7, #12]

            mibGet->Param.ChannelsDefaultMask = phyParam.ChannelsMask;
 8016140:	68fa      	ldr	r2, [r7, #12]
 8016142:	687b      	ldr	r3, [r7, #4]
 8016144:	605a      	str	r2, [r3, #4]
            break;
 8016146:	e0b6      	b.n	80162b6 <LoRaMacMibGetRequestConfirm+0x39e>
        }
        case MIB_CHANNELS_MASK:
        {
            getPhy.Attribute = PHY_CHANNELS_MASK;
 8016148:	2319      	movs	r3, #25
 801614a:	743b      	strb	r3, [r7, #16]
            phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 801614c:	4b5c      	ldr	r3, [pc, #368]	; (80162c0 <LoRaMacMibGetRequestConfirm+0x3a8>)
 801614e:	f893 3048 	ldrb.w	r3, [r3, #72]	; 0x48
 8016152:	f107 0210 	add.w	r2, r7, #16
 8016156:	4611      	mov	r1, r2
 8016158:	4618      	mov	r0, r3
 801615a:	f003 f80a 	bl	8019172 <RegionGetPhyParam>
 801615e:	4603      	mov	r3, r0
 8016160:	60fb      	str	r3, [r7, #12]

            mibGet->Param.ChannelsMask = phyParam.ChannelsMask;
 8016162:	68fa      	ldr	r2, [r7, #12]
 8016164:	687b      	ldr	r3, [r7, #4]
 8016166:	605a      	str	r2, [r3, #4]
            break;
 8016168:	e0a5      	b.n	80162b6 <LoRaMacMibGetRequestConfirm+0x39e>
        }
        case MIB_CHANNELS_NB_TRANS:
        {
            mibGet->Param.ChannelsNbTrans = Nvm.MacGroup2.MacParams.ChannelsNbTrans;
 801616a:	4b55      	ldr	r3, [pc, #340]	; (80162c0 <LoRaMacMibGetRequestConfirm+0x3a8>)
 801616c:	f893 2068 	ldrb.w	r2, [r3, #104]	; 0x68
 8016170:	687b      	ldr	r3, [r7, #4]
 8016172:	711a      	strb	r2, [r3, #4]
            break;
 8016174:	e09f      	b.n	80162b6 <LoRaMacMibGetRequestConfirm+0x39e>
        }
        case MIB_MAX_RX_WINDOW_DURATION:
        {
            mibGet->Param.MaxRxWindow = Nvm.MacGroup2.MacParams.MaxRxWindow;
 8016176:	4b52      	ldr	r3, [pc, #328]	; (80162c0 <LoRaMacMibGetRequestConfirm+0x3a8>)
 8016178:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 801617a:	687b      	ldr	r3, [r7, #4]
 801617c:	605a      	str	r2, [r3, #4]
            break;
 801617e:	e09a      	b.n	80162b6 <LoRaMacMibGetRequestConfirm+0x39e>
        }
        case MIB_RECEIVE_DELAY_1:
        {
            mibGet->Param.ReceiveDelay1 = Nvm.MacGroup2.MacParams.ReceiveDelay1;
 8016180:	4b4f      	ldr	r3, [pc, #316]	; (80162c0 <LoRaMacMibGetRequestConfirm+0x3a8>)
 8016182:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8016184:	687b      	ldr	r3, [r7, #4]
 8016186:	605a      	str	r2, [r3, #4]
            break;
 8016188:	e095      	b.n	80162b6 <LoRaMacMibGetRequestConfirm+0x39e>
        }
        case MIB_RECEIVE_DELAY_2:
        {
            mibGet->Param.ReceiveDelay2 = Nvm.MacGroup2.MacParams.ReceiveDelay2;
 801618a:	4b4d      	ldr	r3, [pc, #308]	; (80162c0 <LoRaMacMibGetRequestConfirm+0x3a8>)
 801618c:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 801618e:	687b      	ldr	r3, [r7, #4]
 8016190:	605a      	str	r2, [r3, #4]
            break;
 8016192:	e090      	b.n	80162b6 <LoRaMacMibGetRequestConfirm+0x39e>
        }
        case MIB_JOIN_ACCEPT_DELAY_1:
        {
            mibGet->Param.JoinAcceptDelay1 = Nvm.MacGroup2.MacParams.JoinAcceptDelay1;
 8016194:	4b4a      	ldr	r3, [pc, #296]	; (80162c0 <LoRaMacMibGetRequestConfirm+0x3a8>)
 8016196:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8016198:	687b      	ldr	r3, [r7, #4]
 801619a:	605a      	str	r2, [r3, #4]
            break;
 801619c:	e08b      	b.n	80162b6 <LoRaMacMibGetRequestConfirm+0x39e>
        }
        case MIB_JOIN_ACCEPT_DELAY_2:
        {
            mibGet->Param.JoinAcceptDelay2 = Nvm.MacGroup2.MacParams.JoinAcceptDelay2;
 801619e:	4b48      	ldr	r3, [pc, #288]	; (80162c0 <LoRaMacMibGetRequestConfirm+0x3a8>)
 80161a0:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 80161a2:	687b      	ldr	r3, [r7, #4]
 80161a4:	605a      	str	r2, [r3, #4]
            break;
 80161a6:	e086      	b.n	80162b6 <LoRaMacMibGetRequestConfirm+0x39e>
        }
#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
        case MIB_CHANNELS_MIN_TX_DATARATE:
        {
            getPhy.Attribute = PHY_MIN_TX_DR;
 80161a8:	2302      	movs	r3, #2
 80161aa:	743b      	strb	r3, [r7, #16]
            getPhy.UplinkDwellTime = Nvm.MacGroup2.MacParams.UplinkDwellTime;
 80161ac:	4b44      	ldr	r3, [pc, #272]	; (80162c0 <LoRaMacMibGetRequestConfirm+0x3a8>)
 80161ae:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 80161b2:	74bb      	strb	r3, [r7, #18]
            phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 80161b4:	4b42      	ldr	r3, [pc, #264]	; (80162c0 <LoRaMacMibGetRequestConfirm+0x3a8>)
 80161b6:	f893 3048 	ldrb.w	r3, [r3, #72]	; 0x48
 80161ba:	f107 0210 	add.w	r2, r7, #16
 80161be:	4611      	mov	r1, r2
 80161c0:	4618      	mov	r0, r3
 80161c2:	f002 ffd6 	bl	8019172 <RegionGetPhyParam>
 80161c6:	4603      	mov	r3, r0
 80161c8:	60fb      	str	r3, [r7, #12]

            mibGet->Param.ChannelsMinTxDatarate = phyParam.Value;
 80161ca:	68fb      	ldr	r3, [r7, #12]
 80161cc:	b25a      	sxtb	r2, r3
 80161ce:	687b      	ldr	r3, [r7, #4]
 80161d0:	711a      	strb	r2, [r3, #4]
            break;
 80161d2:	e070      	b.n	80162b6 <LoRaMacMibGetRequestConfirm+0x39e>
        }
#endif /* LORAMAC_VERSION */
        case MIB_CHANNELS_DEFAULT_DATARATE:
        {
            mibGet->Param.ChannelsDefaultDatarate = Nvm.MacGroup2.ChannelsDatarateDefault;
 80161d4:	4b3a      	ldr	r3, [pc, #232]	; (80162c0 <LoRaMacMibGetRequestConfirm+0x3a8>)
 80161d6:	f993 20dd 	ldrsb.w	r2, [r3, #221]	; 0xdd
 80161da:	687b      	ldr	r3, [r7, #4]
 80161dc:	711a      	strb	r2, [r3, #4]
            break;
 80161de:	e06a      	b.n	80162b6 <LoRaMacMibGetRequestConfirm+0x39e>
        }
        case MIB_CHANNELS_DATARATE:
        {
            mibGet->Param.ChannelsDatarate = Nvm.MacGroup1.ChannelsDatarate;
 80161e0:	4b37      	ldr	r3, [pc, #220]	; (80162c0 <LoRaMacMibGetRequestConfirm+0x3a8>)
 80161e2:	f993 2039 	ldrsb.w	r2, [r3, #57]	; 0x39
 80161e6:	687b      	ldr	r3, [r7, #4]
 80161e8:	711a      	strb	r2, [r3, #4]
            break;
 80161ea:	e064      	b.n	80162b6 <LoRaMacMibGetRequestConfirm+0x39e>
        }
        case MIB_CHANNELS_DEFAULT_TX_POWER:
        {
            mibGet->Param.ChannelsDefaultTxPower = Nvm.MacGroup2.ChannelsTxPowerDefault;
 80161ec:	4b34      	ldr	r3, [pc, #208]	; (80162c0 <LoRaMacMibGetRequestConfirm+0x3a8>)
 80161ee:	f993 20dc 	ldrsb.w	r2, [r3, #220]	; 0xdc
 80161f2:	687b      	ldr	r3, [r7, #4]
 80161f4:	711a      	strb	r2, [r3, #4]
            break;
 80161f6:	e05e      	b.n	80162b6 <LoRaMacMibGetRequestConfirm+0x39e>
        }
        case MIB_CHANNELS_TX_POWER:
        {
            mibGet->Param.ChannelsTxPower = Nvm.MacGroup1.ChannelsTxPower;
 80161f8:	4b31      	ldr	r3, [pc, #196]	; (80162c0 <LoRaMacMibGetRequestConfirm+0x3a8>)
 80161fa:	f993 2038 	ldrsb.w	r2, [r3, #56]	; 0x38
 80161fe:	687b      	ldr	r3, [r7, #4]
 8016200:	711a      	strb	r2, [r3, #4]
            break;
 8016202:	e058      	b.n	80162b6 <LoRaMacMibGetRequestConfirm+0x39e>
        }
        case MIB_SYSTEM_MAX_RX_ERROR:
        {
            mibGet->Param.SystemMaxRxError = Nvm.MacGroup2.MacParams.SystemMaxRxError;
 8016204:	4b2e      	ldr	r3, [pc, #184]	; (80162c0 <LoRaMacMibGetRequestConfirm+0x3a8>)
 8016206:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8016208:	687b      	ldr	r3, [r7, #4]
 801620a:	605a      	str	r2, [r3, #4]
            break;
 801620c:	e053      	b.n	80162b6 <LoRaMacMibGetRequestConfirm+0x39e>
        }
        case MIB_MIN_RX_SYMBOLS:
        {
            mibGet->Param.MinRxSymbols = Nvm.MacGroup2.MacParams.MinRxSymbols;
 801620e:	4b2c      	ldr	r3, [pc, #176]	; (80162c0 <LoRaMacMibGetRequestConfirm+0x3a8>)
 8016210:	f893 2050 	ldrb.w	r2, [r3, #80]	; 0x50
 8016214:	687b      	ldr	r3, [r7, #4]
 8016216:	711a      	strb	r2, [r3, #4]
            break;
 8016218:	e04d      	b.n	80162b6 <LoRaMacMibGetRequestConfirm+0x39e>
        }
        case MIB_ANTENNA_GAIN:
        {
            mibGet->Param.AntennaGain = Nvm.MacGroup2.MacParams.AntennaGain;
 801621a:	4b29      	ldr	r3, [pc, #164]	; (80162c0 <LoRaMacMibGetRequestConfirm+0x3a8>)
 801621c:	f8d3 2084 	ldr.w	r2, [r3, #132]	; 0x84
 8016220:	687b      	ldr	r3, [r7, #4]
 8016222:	605a      	str	r2, [r3, #4]
            break;
 8016224:	e047      	b.n	80162b6 <LoRaMacMibGetRequestConfirm+0x39e>
        }
        case MIB_NVM_CTXS:
        {
            mibGet->Param.Contexts = &Nvm;
 8016226:	687b      	ldr	r3, [r7, #4]
 8016228:	4a25      	ldr	r2, [pc, #148]	; (80162c0 <LoRaMacMibGetRequestConfirm+0x3a8>)
 801622a:	605a      	str	r2, [r3, #4]
            break;
 801622c:	e043      	b.n	80162b6 <LoRaMacMibGetRequestConfirm+0x39e>
        }
        case MIB_NVM_BKP_CTXS:
        {
#if (defined( CONTEXT_MANAGEMENT_ENABLED ) && ( CONTEXT_MANAGEMENT_ENABLED == 1 ))
            mibGet->Param.BackupContexts = &NvmBackup;
 801622e:	687b      	ldr	r3, [r7, #4]
 8016230:	4a24      	ldr	r2, [pc, #144]	; (80162c4 <LoRaMacMibGetRequestConfirm+0x3ac>)
 8016232:	605a      	str	r2, [r3, #4]
#else
            mibGet->Param.BackupContexts = NULL;
#endif /* CONTEXT_MANAGEMENT_ENABLED */
            break;
 8016234:	e03f      	b.n	80162b6 <LoRaMacMibGetRequestConfirm+0x39e>
        }
        case MIB_DEFAULT_ANTENNA_GAIN:
        {
            mibGet->Param.DefaultAntennaGain = Nvm.MacGroup2.MacParamsDefaults.AntennaGain;
 8016236:	4b22      	ldr	r3, [pc, #136]	; (80162c0 <LoRaMacMibGetRequestConfirm+0x3a8>)
 8016238:	f8d3 20cc 	ldr.w	r2, [r3, #204]	; 0xcc
 801623c:	687b      	ldr	r3, [r7, #4]
 801623e:	605a      	str	r2, [r3, #4]
            break;
 8016240:	e039      	b.n	80162b6 <LoRaMacMibGetRequestConfirm+0x39e>
        }
        case MIB_LORAWAN_VERSION:
        {
            mibGet->Param.LrWanVersion.LoRaWan = Nvm.MacGroup2.Version;
 8016242:	687b      	ldr	r3, [r7, #4]
 8016244:	4a1e      	ldr	r2, [pc, #120]	; (80162c0 <LoRaMacMibGetRequestConfirm+0x3a8>)
 8016246:	f8d2 212c 	ldr.w	r2, [r2, #300]	; 0x12c
 801624a:	605a      	str	r2, [r3, #4]
            mibGet->Param.LrWanVersion.LoRaWanRegion = RegionGetVersion( );
 801624c:	687c      	ldr	r4, [r7, #4]
 801624e:	f003 f907 	bl	8019460 <RegionGetVersion>
 8016252:	60a0      	str	r0, [r4, #8]
            break;
 8016254:	e02f      	b.n	80162b6 <LoRaMacMibGetRequestConfirm+0x39e>
        }
    case MIB_RXB_C_TIMEOUT:
        {
            mibGet->Param.RxBCTimeout = Nvm.MacGroup2.MacParams.RxBCTimeout;
 8016256:	4b1a      	ldr	r3, [pc, #104]	; (80162c0 <LoRaMacMibGetRequestConfirm+0x3a8>)
 8016258:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 801625c:	687b      	ldr	r3, [r7, #4]
 801625e:	605a      	str	r2, [r3, #4]
            break;
 8016260:	e029      	b.n	80162b6 <LoRaMacMibGetRequestConfirm+0x39e>
        }
#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
        case MIB_IS_CERT_FPORT_ON:
        {
            mibGet->Param.IsCertPortOn = Nvm.MacGroup2.IsCertPortOn;
 8016262:	4b17      	ldr	r3, [pc, #92]	; (80162c0 <LoRaMacMibGetRequestConfirm+0x3a8>)
 8016264:	f893 211f 	ldrb.w	r2, [r3, #287]	; 0x11f
 8016268:	687b      	ldr	r3, [r7, #4]
 801626a:	711a      	strb	r2, [r3, #4]
            break;
 801626c:	e023      	b.n	80162b6 <LoRaMacMibGetRequestConfirm+0x39e>
            break;
        }
#endif /* LORAMAC_VERSION */
        case MIB_ADR_ACK_LIMIT:
        {
            mibGet->Param.AdrAckLimit = Nvm.MacGroup2.MacParams.AdrAckLimit;
 801626e:	4b14      	ldr	r3, [pc, #80]	; (80162c0 <LoRaMacMibGetRequestConfirm+0x3a8>)
 8016270:	f8b3 2088 	ldrh.w	r2, [r3, #136]	; 0x88
 8016274:	687b      	ldr	r3, [r7, #4]
 8016276:	809a      	strh	r2, [r3, #4]
            break;
 8016278:	e01d      	b.n	80162b6 <LoRaMacMibGetRequestConfirm+0x39e>
        }
        case MIB_ADR_ACK_DELAY:
        {
            mibGet->Param.AdrAckDelay = Nvm.MacGroup2.MacParams.AdrAckDelay;
 801627a:	4b11      	ldr	r3, [pc, #68]	; (80162c0 <LoRaMacMibGetRequestConfirm+0x3a8>)
 801627c:	f8b3 208a 	ldrh.w	r2, [r3, #138]	; 0x8a
 8016280:	687b      	ldr	r3, [r7, #4]
 8016282:	809a      	strh	r2, [r3, #4]
            break;
 8016284:	e017      	b.n	80162b6 <LoRaMacMibGetRequestConfirm+0x39e>
        }
        case MIB_ADR_ACK_DEFAULT_LIMIT:
        {
            mibGet->Param.AdrAckLimit = Nvm.MacGroup2.MacParamsDefaults.AdrAckLimit;
 8016286:	4b0e      	ldr	r3, [pc, #56]	; (80162c0 <LoRaMacMibGetRequestConfirm+0x3a8>)
 8016288:	f8b3 20d0 	ldrh.w	r2, [r3, #208]	; 0xd0
 801628c:	687b      	ldr	r3, [r7, #4]
 801628e:	809a      	strh	r2, [r3, #4]
            break;
 8016290:	e011      	b.n	80162b6 <LoRaMacMibGetRequestConfirm+0x39e>
        }
        case MIB_ADR_ACK_DEFAULT_DELAY:
        {
            mibGet->Param.AdrAckDelay = Nvm.MacGroup2.MacParamsDefaults.AdrAckDelay;
 8016292:	4b0b      	ldr	r3, [pc, #44]	; (80162c0 <LoRaMacMibGetRequestConfirm+0x3a8>)
 8016294:	f8b3 20d2 	ldrh.w	r2, [r3, #210]	; 0xd2
 8016298:	687b      	ldr	r3, [r7, #4]
 801629a:	809a      	strh	r2, [r3, #4]
            break;
 801629c:	e00b      	b.n	80162b6 <LoRaMacMibGetRequestConfirm+0x39e>
            else
            {
                mibGet->Param.RssiFreeThreshold = Nvm.RegionGroup2.RssiFreeThreshold;
            }
#else
            status = LORAMAC_STATUS_ERROR;
 801629e:	2318      	movs	r3, #24
 80162a0:	75fb      	strb	r3, [r7, #23]
#endif
            break;
 80162a2:	e008      	b.n	80162b6 <LoRaMacMibGetRequestConfirm+0x39e>
            else
            {
                mibGet->Param.CarrierSenseTime = Nvm.RegionGroup2.CarrierSenseTime;
            }
#else
            status = LORAMAC_STATUS_ERROR;
 80162a4:	2318      	movs	r3, #24
 80162a6:	75fb      	strb	r3, [r7, #23]
#endif
            break;
 80162a8:	e005      	b.n	80162b6 <LoRaMacMibGetRequestConfirm+0x39e>
        }
        default:
        {
            status = LoRaMacClassBMibGetRequestConfirm( mibGet );
 80162aa:	6878      	ldr	r0, [r7, #4]
 80162ac:	f001 f81f 	bl	80172ee <LoRaMacClassBMibGetRequestConfirm>
 80162b0:	4603      	mov	r3, r0
 80162b2:	75fb      	strb	r3, [r7, #23]
            break;
 80162b4:	bf00      	nop
        }
    }
    return status;
 80162b6:	7dfb      	ldrb	r3, [r7, #23]
}
 80162b8:	4618      	mov	r0, r3
 80162ba:	371c      	adds	r7, #28
 80162bc:	46bd      	mov	sp, r7
 80162be:	bd90      	pop	{r4, r7, pc}
 80162c0:	20000e30 	.word	0x20000e30
 80162c4:	200013fc 	.word	0x200013fc

080162c8 <LoRaMacMibSetRequestConfirm>:

LoRaMacStatus_t LoRaMacMibSetRequestConfirm( MibRequestConfirm_t* mibSet )
{
 80162c8:	b580      	push	{r7, lr}
 80162ca:	b086      	sub	sp, #24
 80162cc:	af00      	add	r7, sp, #0
 80162ce:	6078      	str	r0, [r7, #4]
    LoRaMacStatus_t status = LORAMAC_STATUS_OK;
 80162d0:	2300      	movs	r3, #0
 80162d2:	75fb      	strb	r3, [r7, #23]
    ChanMaskSetParams_t chanMaskSet;
    VerifyParams_t verify;

    if( mibSet == NULL )
 80162d4:	687b      	ldr	r3, [r7, #4]
 80162d6:	2b00      	cmp	r3, #0
 80162d8:	d101      	bne.n	80162de <LoRaMacMibSetRequestConfirm+0x16>
    {
        return LORAMAC_STATUS_PARAMETER_INVALID;
 80162da:	2303      	movs	r3, #3
 80162dc:	e396      	b.n	8016a0c <LoRaMacMibSetRequestConfirm+0x744>
    }
    if( ( MacCtx.MacState & LORAMAC_TX_RUNNING ) == LORAMAC_TX_RUNNING )
 80162de:	4bbd      	ldr	r3, [pc, #756]	; (80165d4 <LoRaMacMibSetRequestConfirm+0x30c>)
 80162e0:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 80162e4:	f003 0302 	and.w	r3, r3, #2
 80162e8:	2b00      	cmp	r3, #0
 80162ea:	d001      	beq.n	80162f0 <LoRaMacMibSetRequestConfirm+0x28>
    {
        return LORAMAC_STATUS_BUSY;
 80162ec:	2301      	movs	r3, #1
 80162ee:	e38d      	b.n	8016a0c <LoRaMacMibSetRequestConfirm+0x744>
    }

    switch( mibSet->Type )
 80162f0:	687b      	ldr	r3, [r7, #4]
 80162f2:	781b      	ldrb	r3, [r3, #0]
 80162f4:	2b41      	cmp	r3, #65	; 0x41
 80162f6:	f200 835d 	bhi.w	80169b4 <LoRaMacMibSetRequestConfirm+0x6ec>
 80162fa:	a201      	add	r2, pc, #4	; (adr r2, 8016300 <LoRaMacMibSetRequestConfirm+0x38>)
 80162fc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8016300:	08016409 	.word	0x08016409
 8016304:	08016419 	.word	0x08016419
 8016308:	08016433 	.word	0x08016433
 801630c:	0801644b 	.word	0x0801644b
 8016310:	08016463 	.word	0x08016463
 8016314:	0801646f 	.word	0x0801646f
 8016318:	0801647b 	.word	0x0801647b
 801631c:	080164a5 	.word	0x080164a5
 8016320:	080164cb 	.word	0x080164cb
 8016324:	080164f1 	.word	0x080164f1
 8016328:	08016517 	.word	0x08016517
 801632c:	0801653d 	.word	0x0801653d
 8016330:	08016563 	.word	0x08016563
 8016334:	08016589 	.word	0x08016589
 8016338:	080165af 	.word	0x080165af
 801633c:	080165dd 	.word	0x080165dd
 8016340:	080165fd 	.word	0x080165fd
 8016344:	080169b5 	.word	0x080169b5
 8016348:	08016609 	.word	0x08016609
 801634c:	08016679 	.word	0x08016679
 8016350:	080166b9 	.word	0x080166b9
 8016354:	0801671b 	.word	0x0801671b
 8016358:	0801678b 	.word	0x0801678b
 801635c:	0801675b 	.word	0x0801675b
 8016360:	080167bb 	.word	0x080167bb
 8016364:	080167dd 	.word	0x080167dd
 8016368:	080167e7 	.word	0x080167e7
 801636c:	080167f1 	.word	0x080167f1
 8016370:	080167fb 	.word	0x080167fb
 8016374:	08016805 	.word	0x08016805
 8016378:	080169b5 	.word	0x080169b5
 801637c:	0801680f 	.word	0x0801680f
 8016380:	08016841 	.word	0x08016841
 8016384:	080168b5 	.word	0x080168b5
 8016388:	0801687b 	.word	0x0801687b
 801638c:	080168e7 	.word	0x080168e7
 8016390:	080168fd 	.word	0x080168fd
 8016394:	08016915 	.word	0x08016915
 8016398:	08016921 	.word	0x08016921
 801639c:	0801692d 	.word	0x0801692d
 80163a0:	080169b5 	.word	0x080169b5
 80163a4:	08016937 	.word	0x08016937
 80163a8:	080169b5 	.word	0x080169b5
 80163ac:	080169b5 	.word	0x080169b5
 80163b0:	080169b5 	.word	0x080169b5
 80163b4:	080169b5 	.word	0x080169b5
 80163b8:	080169b5 	.word	0x080169b5
 80163bc:	080169b5 	.word	0x080169b5
 80163c0:	080169b5 	.word	0x080169b5
 80163c4:	080169b5 	.word	0x080169b5
 80163c8:	080169b5 	.word	0x080169b5
 80163cc:	080169b5 	.word	0x080169b5
 80163d0:	080169b5 	.word	0x080169b5
 80163d4:	080169b5 	.word	0x080169b5
 80163d8:	080169b5 	.word	0x080169b5
 80163dc:	080169b5 	.word	0x080169b5
 80163e0:	080169b5 	.word	0x080169b5
 80163e4:	080169b5 	.word	0x080169b5
 80163e8:	08016961 	.word	0x08016961
 80163ec:	0801696d 	.word	0x0801696d
 80163f0:	08016979 	.word	0x08016979
 80163f4:	08016985 	.word	0x08016985
 80163f8:	08016991 	.word	0x08016991
 80163fc:	0801699d 	.word	0x0801699d
 8016400:	080169a9 	.word	0x080169a9
 8016404:	080169af 	.word	0x080169af
    {
        case MIB_DEVICE_CLASS:
        {
            status = SwitchClass( mibSet->Param.Class );
 8016408:	687b      	ldr	r3, [r7, #4]
 801640a:	791b      	ldrb	r3, [r3, #4]
 801640c:	4618      	mov	r0, r3
 801640e:	f7fd fabb 	bl	8013988 <SwitchClass>
 8016412:	4603      	mov	r3, r0
 8016414:	75fb      	strb	r3, [r7, #23]
            break;
 8016416:	e2ee      	b.n	80169f6 <LoRaMacMibSetRequestConfirm+0x72e>
        }
        case MIB_NETWORK_ACTIVATION:
        {
            if( mibSet->Param.NetworkActivation != ACTIVATION_TYPE_OTAA  )
 8016418:	687b      	ldr	r3, [r7, #4]
 801641a:	791b      	ldrb	r3, [r3, #4]
 801641c:	2b02      	cmp	r3, #2
 801641e:	d005      	beq.n	801642c <LoRaMacMibSetRequestConfirm+0x164>
            {
                Nvm.MacGroup2.NetworkActivation = mibSet->Param.NetworkActivation;
 8016420:	687b      	ldr	r3, [r7, #4]
 8016422:	791a      	ldrb	r2, [r3, #4]
 8016424:	4b6c      	ldr	r3, [pc, #432]	; (80165d8 <LoRaMacMibSetRequestConfirm+0x310>)
 8016426:	f883 2130 	strb.w	r2, [r3, #304]	; 0x130
            }
            else
            {   // Do not allow to set ACTIVATION_TYPE_OTAA since the MAC will set it automatically after a successful join process.
                status = LORAMAC_STATUS_PARAMETER_INVALID;
            }
            break;
 801642a:	e2e4      	b.n	80169f6 <LoRaMacMibSetRequestConfirm+0x72e>
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 801642c:	2303      	movs	r3, #3
 801642e:	75fb      	strb	r3, [r7, #23]
            break;
 8016430:	e2e1      	b.n	80169f6 <LoRaMacMibSetRequestConfirm+0x72e>
        }
        case MIB_DEV_EUI:
        {
            if( SecureElementSetDevEui( mibSet->Param.DevEui ) != SECURE_ELEMENT_SUCCESS )
 8016432:	687b      	ldr	r3, [r7, #4]
 8016434:	685b      	ldr	r3, [r3, #4]
 8016436:	4618      	mov	r0, r3
 8016438:	f7fa f8b4 	bl	80105a4 <SecureElementSetDevEui>
 801643c:	4603      	mov	r3, r0
 801643e:	2b00      	cmp	r3, #0
 8016440:	f000 82be 	beq.w	80169c0 <LoRaMacMibSetRequestConfirm+0x6f8>
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 8016444:	2303      	movs	r3, #3
 8016446:	75fb      	strb	r3, [r7, #23]
            }
            break;
 8016448:	e2ba      	b.n	80169c0 <LoRaMacMibSetRequestConfirm+0x6f8>
        }
        case MIB_JOIN_EUI:
        {
            if( SecureElementSetJoinEui( mibSet->Param.JoinEui ) != SECURE_ELEMENT_SUCCESS )
 801644a:	687b      	ldr	r3, [r7, #4]
 801644c:	685b      	ldr	r3, [r3, #4]
 801644e:	4618      	mov	r0, r3
 8016450:	f7fa f8d8 	bl	8010604 <SecureElementSetJoinEui>
 8016454:	4603      	mov	r3, r0
 8016456:	2b00      	cmp	r3, #0
 8016458:	f000 82b4 	beq.w	80169c4 <LoRaMacMibSetRequestConfirm+0x6fc>
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 801645c:	2303      	movs	r3, #3
 801645e:	75fb      	strb	r3, [r7, #23]
            }
            break;
 8016460:	e2b0      	b.n	80169c4 <LoRaMacMibSetRequestConfirm+0x6fc>
        }
        case MIB_ADR:
        {
            Nvm.MacGroup2.AdrCtrlOn = mibSet->Param.AdrEnable;
 8016462:	687b      	ldr	r3, [r7, #4]
 8016464:	791a      	ldrb	r2, [r3, #4]
 8016466:	4b5c      	ldr	r3, [pc, #368]	; (80165d8 <LoRaMacMibSetRequestConfirm+0x310>)
 8016468:	f883 211a 	strb.w	r2, [r3, #282]	; 0x11a
            break;
 801646c:	e2c3      	b.n	80169f6 <LoRaMacMibSetRequestConfirm+0x72e>
        }
        case MIB_NET_ID:
        {
            Nvm.MacGroup2.NetID = mibSet->Param.NetID;
 801646e:	687b      	ldr	r3, [r7, #4]
 8016470:	685b      	ldr	r3, [r3, #4]
 8016472:	4a59      	ldr	r2, [pc, #356]	; (80165d8 <LoRaMacMibSetRequestConfirm+0x310>)
 8016474:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
            break;
 8016478:	e2bd      	b.n	80169f6 <LoRaMacMibSetRequestConfirm+0x72e>
        }
        case MIB_DEV_ADDR:
        {
            if(SecureElementSetDevAddr( Nvm.MacGroup2.NetworkActivation, mibSet->Param.DevAddr ) != SECURE_ELEMENT_SUCCESS )
 801647a:	4b57      	ldr	r3, [pc, #348]	; (80165d8 <LoRaMacMibSetRequestConfirm+0x310>)
 801647c:	f893 2130 	ldrb.w	r2, [r3, #304]	; 0x130
 8016480:	687b      	ldr	r3, [r7, #4]
 8016482:	685b      	ldr	r3, [r3, #4]
 8016484:	4619      	mov	r1, r3
 8016486:	4610      	mov	r0, r2
 8016488:	f7fa f8ec 	bl	8010664 <SecureElementSetDevAddr>
 801648c:	4603      	mov	r3, r0
 801648e:	2b00      	cmp	r3, #0
 8016490:	d002      	beq.n	8016498 <LoRaMacMibSetRequestConfirm+0x1d0>
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 8016492:	2303      	movs	r3, #3
 8016494:	75fb      	strb	r3, [r7, #23]
            else
            {
                /* Update Nvm.MacGroup2.devAdr to handle set/get sequence */
                Nvm.MacGroup2.DevAddr = mibSet->Param.DevAddr;
            }
            break;
 8016496:	e2ae      	b.n	80169f6 <LoRaMacMibSetRequestConfirm+0x72e>
                Nvm.MacGroup2.DevAddr = mibSet->Param.DevAddr;
 8016498:	687b      	ldr	r3, [r7, #4]
 801649a:	685b      	ldr	r3, [r3, #4]
 801649c:	4a4e      	ldr	r2, [pc, #312]	; (80165d8 <LoRaMacMibSetRequestConfirm+0x310>)
 801649e:	f8c2 30e4 	str.w	r3, [r2, #228]	; 0xe4
            break;
 80164a2:	e2a8      	b.n	80169f6 <LoRaMacMibSetRequestConfirm+0x72e>
        }
        case MIB_APP_KEY:
        {
            if( mibSet->Param.AppKey != NULL )
 80164a4:	687b      	ldr	r3, [r7, #4]
 80164a6:	685b      	ldr	r3, [r3, #4]
 80164a8:	2b00      	cmp	r3, #0
 80164aa:	d00b      	beq.n	80164c4 <LoRaMacMibSetRequestConfirm+0x1fc>
            {
                if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoSetKey( APP_KEY, mibSet->Param.AppKey ) )
 80164ac:	687b      	ldr	r3, [r7, #4]
 80164ae:	685b      	ldr	r3, [r3, #4]
 80164b0:	4619      	mov	r1, r3
 80164b2:	2000      	movs	r0, #0
 80164b4:	f002 f868 	bl	8018588 <LoRaMacCryptoSetKey>
 80164b8:	4603      	mov	r3, r0
 80164ba:	2b00      	cmp	r3, #0
 80164bc:	f000 8284 	beq.w	80169c8 <LoRaMacMibSetRequestConfirm+0x700>
                {
                    return LORAMAC_STATUS_CRYPTO_ERROR;
 80164c0:	2311      	movs	r3, #17
 80164c2:	e2a3      	b.n	8016a0c <LoRaMacMibSetRequestConfirm+0x744>
                }
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 80164c4:	2303      	movs	r3, #3
 80164c6:	75fb      	strb	r3, [r7, #23]
            }
            break;
 80164c8:	e27e      	b.n	80169c8 <LoRaMacMibSetRequestConfirm+0x700>
        }
        case MIB_NWK_KEY:
        {
            if( mibSet->Param.NwkKey != NULL )
 80164ca:	687b      	ldr	r3, [r7, #4]
 80164cc:	685b      	ldr	r3, [r3, #4]
 80164ce:	2b00      	cmp	r3, #0
 80164d0:	d00b      	beq.n	80164ea <LoRaMacMibSetRequestConfirm+0x222>
            {
                if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoSetKey( NWK_KEY, mibSet->Param.NwkKey ) )
 80164d2:	687b      	ldr	r3, [r7, #4]
 80164d4:	685b      	ldr	r3, [r3, #4]
 80164d6:	4619      	mov	r1, r3
 80164d8:	2001      	movs	r0, #1
 80164da:	f002 f855 	bl	8018588 <LoRaMacCryptoSetKey>
 80164de:	4603      	mov	r3, r0
 80164e0:	2b00      	cmp	r3, #0
 80164e2:	f000 8273 	beq.w	80169cc <LoRaMacMibSetRequestConfirm+0x704>
                {
                    return LORAMAC_STATUS_CRYPTO_ERROR;
 80164e6:	2311      	movs	r3, #17
 80164e8:	e290      	b.n	8016a0c <LoRaMacMibSetRequestConfirm+0x744>
                }
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 80164ea:	2303      	movs	r3, #3
 80164ec:	75fb      	strb	r3, [r7, #23]
            }
            break;
 80164ee:	e26d      	b.n	80169cc <LoRaMacMibSetRequestConfirm+0x704>
            break;
        }
#else
        case MIB_NWK_S_KEY:
        {
            if( mibSet->Param.NwkSKey != NULL )
 80164f0:	687b      	ldr	r3, [r7, #4]
 80164f2:	685b      	ldr	r3, [r3, #4]
 80164f4:	2b00      	cmp	r3, #0
 80164f6:	d00b      	beq.n	8016510 <LoRaMacMibSetRequestConfirm+0x248>
            {
                if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoSetKey( NWK_S_KEY, mibSet->Param.NwkSKey ) )
 80164f8:	687b      	ldr	r3, [r7, #4]
 80164fa:	685b      	ldr	r3, [r3, #4]
 80164fc:	4619      	mov	r1, r3
 80164fe:	2008      	movs	r0, #8
 8016500:	f002 f842 	bl	8018588 <LoRaMacCryptoSetKey>
 8016504:	4603      	mov	r3, r0
 8016506:	2b00      	cmp	r3, #0
 8016508:	f000 8262 	beq.w	80169d0 <LoRaMacMibSetRequestConfirm+0x708>
                {
                    return LORAMAC_STATUS_CRYPTO_ERROR;
 801650c:	2311      	movs	r3, #17
 801650e:	e27d      	b.n	8016a0c <LoRaMacMibSetRequestConfirm+0x744>
                }
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 8016510:	2303      	movs	r3, #3
 8016512:	75fb      	strb	r3, [r7, #23]
            }
            break;
 8016514:	e25c      	b.n	80169d0 <LoRaMacMibSetRequestConfirm+0x708>
        }
#endif /* LORAMAC_VERSION */
        case MIB_APP_S_KEY:
        {
            if( mibSet->Param.AppSKey != NULL )
 8016516:	687b      	ldr	r3, [r7, #4]
 8016518:	685b      	ldr	r3, [r3, #4]
 801651a:	2b00      	cmp	r3, #0
 801651c:	d00b      	beq.n	8016536 <LoRaMacMibSetRequestConfirm+0x26e>
            {
                if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoSetKey( APP_S_KEY, mibSet->Param.AppSKey ) )
 801651e:	687b      	ldr	r3, [r7, #4]
 8016520:	685b      	ldr	r3, [r3, #4]
 8016522:	4619      	mov	r1, r3
 8016524:	2009      	movs	r0, #9
 8016526:	f002 f82f 	bl	8018588 <LoRaMacCryptoSetKey>
 801652a:	4603      	mov	r3, r0
 801652c:	2b00      	cmp	r3, #0
 801652e:	f000 8251 	beq.w	80169d4 <LoRaMacMibSetRequestConfirm+0x70c>
                {
                    return LORAMAC_STATUS_CRYPTO_ERROR;
 8016532:	2311      	movs	r3, #17
 8016534:	e26a      	b.n	8016a0c <LoRaMacMibSetRequestConfirm+0x744>
                }
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 8016536:	2303      	movs	r3, #3
 8016538:	75fb      	strb	r3, [r7, #23]
            }
            break;
 801653a:	e24b      	b.n	80169d4 <LoRaMacMibSetRequestConfirm+0x70c>
        }
        case MIB_MC_KE_KEY:
        {
            if( mibSet->Param.McKEKey != NULL )
 801653c:	687b      	ldr	r3, [r7, #4]
 801653e:	685b      	ldr	r3, [r3, #4]
 8016540:	2b00      	cmp	r3, #0
 8016542:	d00b      	beq.n	801655c <LoRaMacMibSetRequestConfirm+0x294>
            {
                if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoSetKey( MC_KE_KEY, mibSet->Param.McKEKey ) )
 8016544:	687b      	ldr	r3, [r7, #4]
 8016546:	685b      	ldr	r3, [r3, #4]
 8016548:	4619      	mov	r1, r3
 801654a:	200c      	movs	r0, #12
 801654c:	f002 f81c 	bl	8018588 <LoRaMacCryptoSetKey>
 8016550:	4603      	mov	r3, r0
 8016552:	2b00      	cmp	r3, #0
 8016554:	f000 8240 	beq.w	80169d8 <LoRaMacMibSetRequestConfirm+0x710>
                {
                    return LORAMAC_STATUS_CRYPTO_ERROR;
 8016558:	2311      	movs	r3, #17
 801655a:	e257      	b.n	8016a0c <LoRaMacMibSetRequestConfirm+0x744>
                }
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 801655c:	2303      	movs	r3, #3
 801655e:	75fb      	strb	r3, [r7, #23]
            }
            break;
 8016560:	e23a      	b.n	80169d8 <LoRaMacMibSetRequestConfirm+0x710>
        }
#if ( LORAMAC_MAX_MC_CTX > 0 )
        case MIB_MC_KEY_0:
        {
            if( mibSet->Param.McKey0 != NULL )
 8016562:	687b      	ldr	r3, [r7, #4]
 8016564:	685b      	ldr	r3, [r3, #4]
 8016566:	2b00      	cmp	r3, #0
 8016568:	d00b      	beq.n	8016582 <LoRaMacMibSetRequestConfirm+0x2ba>
            {
                if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoSetKey( MC_KEY_0, mibSet->Param.McKey0 ) )
 801656a:	687b      	ldr	r3, [r7, #4]
 801656c:	685b      	ldr	r3, [r3, #4]
 801656e:	4619      	mov	r1, r3
 8016570:	200d      	movs	r0, #13
 8016572:	f002 f809 	bl	8018588 <LoRaMacCryptoSetKey>
 8016576:	4603      	mov	r3, r0
 8016578:	2b00      	cmp	r3, #0
 801657a:	f000 822f 	beq.w	80169dc <LoRaMacMibSetRequestConfirm+0x714>
                {
                    return LORAMAC_STATUS_CRYPTO_ERROR;
 801657e:	2311      	movs	r3, #17
 8016580:	e244      	b.n	8016a0c <LoRaMacMibSetRequestConfirm+0x744>
                }
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 8016582:	2303      	movs	r3, #3
 8016584:	75fb      	strb	r3, [r7, #23]
            }
            break;
 8016586:	e229      	b.n	80169dc <LoRaMacMibSetRequestConfirm+0x714>
        }
        case MIB_MC_APP_S_KEY_0:
        {
            if( mibSet->Param.McAppSKey0 != NULL )
 8016588:	687b      	ldr	r3, [r7, #4]
 801658a:	685b      	ldr	r3, [r3, #4]
 801658c:	2b00      	cmp	r3, #0
 801658e:	d00b      	beq.n	80165a8 <LoRaMacMibSetRequestConfirm+0x2e0>
            {
                if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoSetKey( MC_APP_S_KEY_0, mibSet->Param.McAppSKey0 ) )
 8016590:	687b      	ldr	r3, [r7, #4]
 8016592:	685b      	ldr	r3, [r3, #4]
 8016594:	4619      	mov	r1, r3
 8016596:	200e      	movs	r0, #14
 8016598:	f001 fff6 	bl	8018588 <LoRaMacCryptoSetKey>
 801659c:	4603      	mov	r3, r0
 801659e:	2b00      	cmp	r3, #0
 80165a0:	f000 821e 	beq.w	80169e0 <LoRaMacMibSetRequestConfirm+0x718>
                {
                    return LORAMAC_STATUS_CRYPTO_ERROR;
 80165a4:	2311      	movs	r3, #17
 80165a6:	e231      	b.n	8016a0c <LoRaMacMibSetRequestConfirm+0x744>
                }
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 80165a8:	2303      	movs	r3, #3
 80165aa:	75fb      	strb	r3, [r7, #23]
            }
            break;
 80165ac:	e218      	b.n	80169e0 <LoRaMacMibSetRequestConfirm+0x718>
        }
        case MIB_MC_NWK_S_KEY_0:
        {
            if( mibSet->Param.McNwkSKey0 != NULL )
 80165ae:	687b      	ldr	r3, [r7, #4]
 80165b0:	685b      	ldr	r3, [r3, #4]
 80165b2:	2b00      	cmp	r3, #0
 80165b4:	d00b      	beq.n	80165ce <LoRaMacMibSetRequestConfirm+0x306>
            {
                if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoSetKey( MC_NWK_S_KEY_0, mibSet->Param.McNwkSKey0 ) )
 80165b6:	687b      	ldr	r3, [r7, #4]
 80165b8:	685b      	ldr	r3, [r3, #4]
 80165ba:	4619      	mov	r1, r3
 80165bc:	200f      	movs	r0, #15
 80165be:	f001 ffe3 	bl	8018588 <LoRaMacCryptoSetKey>
 80165c2:	4603      	mov	r3, r0
 80165c4:	2b00      	cmp	r3, #0
 80165c6:	f000 820d 	beq.w	80169e4 <LoRaMacMibSetRequestConfirm+0x71c>
                {
                    return LORAMAC_STATUS_CRYPTO_ERROR;
 80165ca:	2311      	movs	r3, #17
 80165cc:	e21e      	b.n	8016a0c <LoRaMacMibSetRequestConfirm+0x744>
                }
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 80165ce:	2303      	movs	r3, #3
 80165d0:	75fb      	strb	r3, [r7, #23]
            }
            break;
 80165d2:	e207      	b.n	80169e4 <LoRaMacMibSetRequestConfirm+0x71c>
 80165d4:	20000914 	.word	0x20000914
 80165d8:	20000e30 	.word	0x20000e30
            break;
        }
#endif /* LORAMAC_MAX_MC_CTX > 3 */
        case MIB_PUBLIC_NETWORK:
        {
            Nvm.MacGroup2.PublicNetwork = mibSet->Param.EnablePublicNetwork;
 80165dc:	687b      	ldr	r3, [r7, #4]
 80165de:	791a      	ldrb	r2, [r3, #4]
 80165e0:	4bb2      	ldr	r3, [pc, #712]	; (80168ac <LoRaMacMibSetRequestConfirm+0x5e4>)
 80165e2:	f883 2119 	strb.w	r2, [r3, #281]	; 0x119
            Radio.SetPublicNetwork( Nvm.MacGroup2.PublicNetwork );
 80165e6:	4bb2      	ldr	r3, [pc, #712]	; (80168b0 <LoRaMacMibSetRequestConfirm+0x5e8>)
 80165e8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80165ea:	4ab0      	ldr	r2, [pc, #704]	; (80168ac <LoRaMacMibSetRequestConfirm+0x5e4>)
 80165ec:	f892 2119 	ldrb.w	r2, [r2, #281]	; 0x119
 80165f0:	4610      	mov	r0, r2
 80165f2:	4798      	blx	r3
            Radio.Sleep( );
 80165f4:	4bae      	ldr	r3, [pc, #696]	; (80168b0 <LoRaMacMibSetRequestConfirm+0x5e8>)
 80165f6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80165f8:	4798      	blx	r3
            break;
 80165fa:	e1fc      	b.n	80169f6 <LoRaMacMibSetRequestConfirm+0x72e>
        }
        case MIB_REPEATER_SUPPORT:
        {
            Nvm.MacGroup2.MacParams.RepeaterSupport = mibSet->Param.EnableRepeaterSupport;
 80165fc:	687b      	ldr	r3, [r7, #4]
 80165fe:	791a      	ldrb	r2, [r3, #4]
 8016600:	4baa      	ldr	r3, [pc, #680]	; (80168ac <LoRaMacMibSetRequestConfirm+0x5e4>)
 8016602:	f883 208c 	strb.w	r2, [r3, #140]	; 0x8c
            break;
 8016606:	e1f6      	b.n	80169f6 <LoRaMacMibSetRequestConfirm+0x72e>
        }
        case MIB_RX2_CHANNEL:
        {
            verify.DatarateParams.Datarate = mibSet->Param.Rx2Channel.Datarate;
 8016608:	687b      	ldr	r3, [r7, #4]
 801660a:	7a1b      	ldrb	r3, [r3, #8]
 801660c:	b25b      	sxtb	r3, r3
 801660e:	723b      	strb	r3, [r7, #8]
            verify.DatarateParams.DownlinkDwellTime = Nvm.MacGroup2.MacParams.DownlinkDwellTime;
 8016610:	4ba6      	ldr	r3, [pc, #664]	; (80168ac <LoRaMacMibSetRequestConfirm+0x5e4>)
 8016612:	f893 307d 	ldrb.w	r3, [r3, #125]	; 0x7d
 8016616:	727b      	strb	r3, [r7, #9]
            if( RegionVerify( Nvm.MacGroup2.Region, &verify, PHY_RX_DR ) != true )
 8016618:	4ba4      	ldr	r3, [pc, #656]	; (80168ac <LoRaMacMibSetRequestConfirm+0x5e4>)
 801661a:	f893 3048 	ldrb.w	r3, [r3, #72]	; 0x48
 801661e:	f107 0108 	add.w	r1, r7, #8
 8016622:	2207      	movs	r2, #7
 8016624:	4618      	mov	r0, r3
 8016626:	f002 fddf 	bl	80191e8 <RegionVerify>
 801662a:	4603      	mov	r3, r0
 801662c:	f083 0301 	eor.w	r3, r3, #1
 8016630:	b2db      	uxtb	r3, r3
 8016632:	2b00      	cmp	r3, #0
 8016634:	d002      	beq.n	801663c <LoRaMacMibSetRequestConfirm+0x374>
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 8016636:	2303      	movs	r3, #3
 8016638:	75fb      	strb	r3, [r7, #23]
                else
                {
                    Nvm.MacGroup2.MacParams.Rx2Channel = mibSet->Param.Rx2Channel;
                }
            }
            break;
 801663a:	e1dc      	b.n	80169f6 <LoRaMacMibSetRequestConfirm+0x72e>
                verify.Frequency = mibSet->Param.Rx2Channel.Frequency;
 801663c:	687b      	ldr	r3, [r7, #4]
 801663e:	685b      	ldr	r3, [r3, #4]
 8016640:	60bb      	str	r3, [r7, #8]
                if( RegionVerify( Nvm.MacGroup2.Region, &verify, PHY_FREQUENCY ) != true )
 8016642:	4b9a      	ldr	r3, [pc, #616]	; (80168ac <LoRaMacMibSetRequestConfirm+0x5e4>)
 8016644:	f893 3048 	ldrb.w	r3, [r3, #72]	; 0x48
 8016648:	f107 0108 	add.w	r1, r7, #8
 801664c:	2200      	movs	r2, #0
 801664e:	4618      	mov	r0, r3
 8016650:	f002 fdca 	bl	80191e8 <RegionVerify>
 8016654:	4603      	mov	r3, r0
 8016656:	f083 0301 	eor.w	r3, r3, #1
 801665a:	b2db      	uxtb	r3, r3
 801665c:	2b00      	cmp	r3, #0
 801665e:	d002      	beq.n	8016666 <LoRaMacMibSetRequestConfirm+0x39e>
                    status = LORAMAC_STATUS_PARAMETER_INVALID;
 8016660:	2303      	movs	r3, #3
 8016662:	75fb      	strb	r3, [r7, #23]
            break;
 8016664:	e1c7      	b.n	80169f6 <LoRaMacMibSetRequestConfirm+0x72e>
                    Nvm.MacGroup2.MacParams.Rx2Channel = mibSet->Param.Rx2Channel;
 8016666:	4b91      	ldr	r3, [pc, #580]	; (80168ac <LoRaMacMibSetRequestConfirm+0x5e4>)
 8016668:	687a      	ldr	r2, [r7, #4]
 801666a:	336c      	adds	r3, #108	; 0x6c
 801666c:	3204      	adds	r2, #4
 801666e:	e892 0003 	ldmia.w	r2, {r0, r1}
 8016672:	e883 0003 	stmia.w	r3, {r0, r1}
            break;
 8016676:	e1be      	b.n	80169f6 <LoRaMacMibSetRequestConfirm+0x72e>
        }
        case MIB_RX2_DEFAULT_CHANNEL:
        {
            verify.DatarateParams.Datarate = mibSet->Param.Rx2Channel.Datarate;
 8016678:	687b      	ldr	r3, [r7, #4]
 801667a:	7a1b      	ldrb	r3, [r3, #8]
 801667c:	b25b      	sxtb	r3, r3
 801667e:	723b      	strb	r3, [r7, #8]
            verify.DatarateParams.DownlinkDwellTime = Nvm.MacGroup2.MacParams.DownlinkDwellTime;
 8016680:	4b8a      	ldr	r3, [pc, #552]	; (80168ac <LoRaMacMibSetRequestConfirm+0x5e4>)
 8016682:	f893 307d 	ldrb.w	r3, [r3, #125]	; 0x7d
 8016686:	727b      	strb	r3, [r7, #9]

            if( RegionVerify( Nvm.MacGroup2.Region, &verify, PHY_RX_DR ) == true )
 8016688:	4b88      	ldr	r3, [pc, #544]	; (80168ac <LoRaMacMibSetRequestConfirm+0x5e4>)
 801668a:	f893 3048 	ldrb.w	r3, [r3, #72]	; 0x48
 801668e:	f107 0108 	add.w	r1, r7, #8
 8016692:	2207      	movs	r2, #7
 8016694:	4618      	mov	r0, r3
 8016696:	f002 fda7 	bl	80191e8 <RegionVerify>
 801669a:	4603      	mov	r3, r0
 801669c:	2b00      	cmp	r3, #0
 801669e:	d008      	beq.n	80166b2 <LoRaMacMibSetRequestConfirm+0x3ea>
            {
                Nvm.MacGroup2.MacParamsDefaults.Rx2Channel = mibSet->Param.Rx2DefaultChannel;
 80166a0:	4b82      	ldr	r3, [pc, #520]	; (80168ac <LoRaMacMibSetRequestConfirm+0x5e4>)
 80166a2:	687a      	ldr	r2, [r7, #4]
 80166a4:	33b4      	adds	r3, #180	; 0xb4
 80166a6:	3204      	adds	r2, #4
 80166a8:	e892 0003 	ldmia.w	r2, {r0, r1}
 80166ac:	e883 0003 	stmia.w	r3, {r0, r1}
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
            }
            break;
 80166b0:	e1a1      	b.n	80169f6 <LoRaMacMibSetRequestConfirm+0x72e>
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 80166b2:	2303      	movs	r3, #3
 80166b4:	75fb      	strb	r3, [r7, #23]
            break;
 80166b6:	e19e      	b.n	80169f6 <LoRaMacMibSetRequestConfirm+0x72e>
        }
        case MIB_RXC_CHANNEL:
        {
            verify.DatarateParams.Datarate = mibSet->Param.RxCChannel.Datarate;
 80166b8:	687b      	ldr	r3, [r7, #4]
 80166ba:	7a1b      	ldrb	r3, [r3, #8]
 80166bc:	b25b      	sxtb	r3, r3
 80166be:	723b      	strb	r3, [r7, #8]
            verify.DatarateParams.DownlinkDwellTime = Nvm.MacGroup2.MacParams.DownlinkDwellTime;
 80166c0:	4b7a      	ldr	r3, [pc, #488]	; (80168ac <LoRaMacMibSetRequestConfirm+0x5e4>)
 80166c2:	f893 307d 	ldrb.w	r3, [r3, #125]	; 0x7d
 80166c6:	727b      	strb	r3, [r7, #9]

            if( RegionVerify( Nvm.MacGroup2.Region, &verify, PHY_RX_DR ) == true )
 80166c8:	4b78      	ldr	r3, [pc, #480]	; (80168ac <LoRaMacMibSetRequestConfirm+0x5e4>)
 80166ca:	f893 3048 	ldrb.w	r3, [r3, #72]	; 0x48
 80166ce:	f107 0108 	add.w	r1, r7, #8
 80166d2:	2207      	movs	r2, #7
 80166d4:	4618      	mov	r0, r3
 80166d6:	f002 fd87 	bl	80191e8 <RegionVerify>
 80166da:	4603      	mov	r3, r0
 80166dc:	2b00      	cmp	r3, #0
 80166de:	d019      	beq.n	8016714 <LoRaMacMibSetRequestConfirm+0x44c>
            {
                Nvm.MacGroup2.MacParams.RxCChannel = mibSet->Param.RxCChannel;
 80166e0:	4b72      	ldr	r3, [pc, #456]	; (80168ac <LoRaMacMibSetRequestConfirm+0x5e4>)
 80166e2:	687a      	ldr	r2, [r7, #4]
 80166e4:	3374      	adds	r3, #116	; 0x74
 80166e6:	3204      	adds	r2, #4
 80166e8:	e892 0003 	ldmia.w	r2, {r0, r1}
 80166ec:	e883 0003 	stmia.w	r3, {r0, r1}

                if( ( Nvm.MacGroup2.DeviceClass == CLASS_C ) && ( Nvm.MacGroup2.NetworkActivation != ACTIVATION_TYPE_NONE ) )
 80166f0:	4b6e      	ldr	r3, [pc, #440]	; (80168ac <LoRaMacMibSetRequestConfirm+0x5e4>)
 80166f2:	f893 3118 	ldrb.w	r3, [r3, #280]	; 0x118
 80166f6:	2b02      	cmp	r3, #2
 80166f8:	f040 8176 	bne.w	80169e8 <LoRaMacMibSetRequestConfirm+0x720>
 80166fc:	4b6b      	ldr	r3, [pc, #428]	; (80168ac <LoRaMacMibSetRequestConfirm+0x5e4>)
 80166fe:	f893 3130 	ldrb.w	r3, [r3, #304]	; 0x130
 8016702:	2b00      	cmp	r3, #0
 8016704:	f000 8170 	beq.w	80169e8 <LoRaMacMibSetRequestConfirm+0x720>
                {
                    // We can only compute the RX window parameters directly, if we are already
                    // in class c mode and joined. We cannot setup an RX window in case of any other
                    // class type.
                    // Set the radio into sleep mode in case we are still in RX mode
                    Radio.Sleep( );
 8016708:	4b69      	ldr	r3, [pc, #420]	; (80168b0 <LoRaMacMibSetRequestConfirm+0x5e8>)
 801670a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801670c:	4798      	blx	r3

                    OpenContinuousRxCWindow( );
 801670e:	f7fe fc1b 	bl	8014f48 <OpenContinuousRxCWindow>
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
            }
            break;
 8016712:	e169      	b.n	80169e8 <LoRaMacMibSetRequestConfirm+0x720>
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 8016714:	2303      	movs	r3, #3
 8016716:	75fb      	strb	r3, [r7, #23]
            break;
 8016718:	e166      	b.n	80169e8 <LoRaMacMibSetRequestConfirm+0x720>
        }
        case MIB_RXC_DEFAULT_CHANNEL:
        {
            verify.DatarateParams.Datarate = mibSet->Param.RxCChannel.Datarate;
 801671a:	687b      	ldr	r3, [r7, #4]
 801671c:	7a1b      	ldrb	r3, [r3, #8]
 801671e:	b25b      	sxtb	r3, r3
 8016720:	723b      	strb	r3, [r7, #8]
            verify.DatarateParams.DownlinkDwellTime = Nvm.MacGroup2.MacParams.DownlinkDwellTime;
 8016722:	4b62      	ldr	r3, [pc, #392]	; (80168ac <LoRaMacMibSetRequestConfirm+0x5e4>)
 8016724:	f893 307d 	ldrb.w	r3, [r3, #125]	; 0x7d
 8016728:	727b      	strb	r3, [r7, #9]

            if( RegionVerify( Nvm.MacGroup2.Region, &verify, PHY_RX_DR ) == true )
 801672a:	4b60      	ldr	r3, [pc, #384]	; (80168ac <LoRaMacMibSetRequestConfirm+0x5e4>)
 801672c:	f893 3048 	ldrb.w	r3, [r3, #72]	; 0x48
 8016730:	f107 0108 	add.w	r1, r7, #8
 8016734:	2207      	movs	r2, #7
 8016736:	4618      	mov	r0, r3
 8016738:	f002 fd56 	bl	80191e8 <RegionVerify>
 801673c:	4603      	mov	r3, r0
 801673e:	2b00      	cmp	r3, #0
 8016740:	d008      	beq.n	8016754 <LoRaMacMibSetRequestConfirm+0x48c>
            {
                Nvm.MacGroup2.MacParamsDefaults.RxCChannel = mibSet->Param.RxCDefaultChannel;
 8016742:	4b5a      	ldr	r3, [pc, #360]	; (80168ac <LoRaMacMibSetRequestConfirm+0x5e4>)
 8016744:	687a      	ldr	r2, [r7, #4]
 8016746:	33bc      	adds	r3, #188	; 0xbc
 8016748:	3204      	adds	r2, #4
 801674a:	e892 0003 	ldmia.w	r2, {r0, r1}
 801674e:	e883 0003 	stmia.w	r3, {r0, r1}
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
            }
            break;
 8016752:	e150      	b.n	80169f6 <LoRaMacMibSetRequestConfirm+0x72e>
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 8016754:	2303      	movs	r3, #3
 8016756:	75fb      	strb	r3, [r7, #23]
            break;
 8016758:	e14d      	b.n	80169f6 <LoRaMacMibSetRequestConfirm+0x72e>
        }
        case MIB_CHANNELS_DEFAULT_MASK:
        {
            chanMaskSet.ChannelsMaskIn = mibSet->Param.ChannelsDefaultMask;
 801675a:	687b      	ldr	r3, [r7, #4]
 801675c:	685b      	ldr	r3, [r3, #4]
 801675e:	60fb      	str	r3, [r7, #12]
            chanMaskSet.ChannelsMaskType = CHANNELS_DEFAULT_MASK;
 8016760:	2301      	movs	r3, #1
 8016762:	743b      	strb	r3, [r7, #16]

            if( RegionChanMaskSet( Nvm.MacGroup2.Region, &chanMaskSet ) == false )
 8016764:	4b51      	ldr	r3, [pc, #324]	; (80168ac <LoRaMacMibSetRequestConfirm+0x5e4>)
 8016766:	f893 3048 	ldrb.w	r3, [r3, #72]	; 0x48
 801676a:	f107 020c 	add.w	r2, r7, #12
 801676e:	4611      	mov	r1, r2
 8016770:	4618      	mov	r0, r3
 8016772:	f002 fd62 	bl	801923a <RegionChanMaskSet>
 8016776:	4603      	mov	r3, r0
 8016778:	f083 0301 	eor.w	r3, r3, #1
 801677c:	b2db      	uxtb	r3, r3
 801677e:	2b00      	cmp	r3, #0
 8016780:	f000 8134 	beq.w	80169ec <LoRaMacMibSetRequestConfirm+0x724>
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 8016784:	2303      	movs	r3, #3
 8016786:	75fb      	strb	r3, [r7, #23]
            }
            break;
 8016788:	e130      	b.n	80169ec <LoRaMacMibSetRequestConfirm+0x724>
        }
        case MIB_CHANNELS_MASK:
        {
            chanMaskSet.ChannelsMaskIn = mibSet->Param.ChannelsMask;
 801678a:	687b      	ldr	r3, [r7, #4]
 801678c:	685b      	ldr	r3, [r3, #4]
 801678e:	60fb      	str	r3, [r7, #12]
            chanMaskSet.ChannelsMaskType = CHANNELS_MASK;
 8016790:	2300      	movs	r3, #0
 8016792:	743b      	strb	r3, [r7, #16]

            if( RegionChanMaskSet( Nvm.MacGroup2.Region, &chanMaskSet ) == false )
 8016794:	4b45      	ldr	r3, [pc, #276]	; (80168ac <LoRaMacMibSetRequestConfirm+0x5e4>)
 8016796:	f893 3048 	ldrb.w	r3, [r3, #72]	; 0x48
 801679a:	f107 020c 	add.w	r2, r7, #12
 801679e:	4611      	mov	r1, r2
 80167a0:	4618      	mov	r0, r3
 80167a2:	f002 fd4a 	bl	801923a <RegionChanMaskSet>
 80167a6:	4603      	mov	r3, r0
 80167a8:	f083 0301 	eor.w	r3, r3, #1
 80167ac:	b2db      	uxtb	r3, r3
 80167ae:	2b00      	cmp	r3, #0
 80167b0:	f000 811e 	beq.w	80169f0 <LoRaMacMibSetRequestConfirm+0x728>
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 80167b4:	2303      	movs	r3, #3
 80167b6:	75fb      	strb	r3, [r7, #23]
            }
            break;
 80167b8:	e11a      	b.n	80169f0 <LoRaMacMibSetRequestConfirm+0x728>
        }
        case MIB_CHANNELS_NB_TRANS:
        {
            if( ( mibSet->Param.ChannelsNbTrans >= 1 ) &&
 80167ba:	687b      	ldr	r3, [r7, #4]
 80167bc:	791b      	ldrb	r3, [r3, #4]
 80167be:	2b00      	cmp	r3, #0
 80167c0:	d009      	beq.n	80167d6 <LoRaMacMibSetRequestConfirm+0x50e>
                ( mibSet->Param.ChannelsNbTrans <= 15 ) )
 80167c2:	687b      	ldr	r3, [r7, #4]
 80167c4:	791b      	ldrb	r3, [r3, #4]
            if( ( mibSet->Param.ChannelsNbTrans >= 1 ) &&
 80167c6:	2b0f      	cmp	r3, #15
 80167c8:	d805      	bhi.n	80167d6 <LoRaMacMibSetRequestConfirm+0x50e>
            {
                Nvm.MacGroup2.MacParams.ChannelsNbTrans = mibSet->Param.ChannelsNbTrans;
 80167ca:	687b      	ldr	r3, [r7, #4]
 80167cc:	791a      	ldrb	r2, [r3, #4]
 80167ce:	4b37      	ldr	r3, [pc, #220]	; (80168ac <LoRaMacMibSetRequestConfirm+0x5e4>)
 80167d0:	f883 2068 	strb.w	r2, [r3, #104]	; 0x68
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
            }
            break;
 80167d4:	e10f      	b.n	80169f6 <LoRaMacMibSetRequestConfirm+0x72e>
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 80167d6:	2303      	movs	r3, #3
 80167d8:	75fb      	strb	r3, [r7, #23]
            break;
 80167da:	e10c      	b.n	80169f6 <LoRaMacMibSetRequestConfirm+0x72e>
        }
        case MIB_MAX_RX_WINDOW_DURATION:
        {
            Nvm.MacGroup2.MacParams.MaxRxWindow = mibSet->Param.MaxRxWindow;
 80167dc:	687b      	ldr	r3, [r7, #4]
 80167de:	685b      	ldr	r3, [r3, #4]
 80167e0:	4a32      	ldr	r2, [pc, #200]	; (80168ac <LoRaMacMibSetRequestConfirm+0x5e4>)
 80167e2:	6553      	str	r3, [r2, #84]	; 0x54
            break;
 80167e4:	e107      	b.n	80169f6 <LoRaMacMibSetRequestConfirm+0x72e>
        }
        case MIB_RECEIVE_DELAY_1:
        {
            Nvm.MacGroup2.MacParams.ReceiveDelay1 = mibSet->Param.ReceiveDelay1;
 80167e6:	687b      	ldr	r3, [r7, #4]
 80167e8:	685b      	ldr	r3, [r3, #4]
 80167ea:	4a30      	ldr	r2, [pc, #192]	; (80168ac <LoRaMacMibSetRequestConfirm+0x5e4>)
 80167ec:	6593      	str	r3, [r2, #88]	; 0x58
            break;
 80167ee:	e102      	b.n	80169f6 <LoRaMacMibSetRequestConfirm+0x72e>
        }
        case MIB_RECEIVE_DELAY_2:
        {
            Nvm.MacGroup2.MacParams.ReceiveDelay2 = mibSet->Param.ReceiveDelay2;
 80167f0:	687b      	ldr	r3, [r7, #4]
 80167f2:	685b      	ldr	r3, [r3, #4]
 80167f4:	4a2d      	ldr	r2, [pc, #180]	; (80168ac <LoRaMacMibSetRequestConfirm+0x5e4>)
 80167f6:	65d3      	str	r3, [r2, #92]	; 0x5c
            break;
 80167f8:	e0fd      	b.n	80169f6 <LoRaMacMibSetRequestConfirm+0x72e>
        }
        case MIB_JOIN_ACCEPT_DELAY_1:
        {
            Nvm.MacGroup2.MacParams.JoinAcceptDelay1 = mibSet->Param.JoinAcceptDelay1;
 80167fa:	687b      	ldr	r3, [r7, #4]
 80167fc:	685b      	ldr	r3, [r3, #4]
 80167fe:	4a2b      	ldr	r2, [pc, #172]	; (80168ac <LoRaMacMibSetRequestConfirm+0x5e4>)
 8016800:	6613      	str	r3, [r2, #96]	; 0x60
            break;
 8016802:	e0f8      	b.n	80169f6 <LoRaMacMibSetRequestConfirm+0x72e>
        }
        case MIB_JOIN_ACCEPT_DELAY_2:
        {
            Nvm.MacGroup2.MacParams.JoinAcceptDelay2 = mibSet->Param.JoinAcceptDelay2;
 8016804:	687b      	ldr	r3, [r7, #4]
 8016806:	685b      	ldr	r3, [r3, #4]
 8016808:	4a28      	ldr	r2, [pc, #160]	; (80168ac <LoRaMacMibSetRequestConfirm+0x5e4>)
 801680a:	6653      	str	r3, [r2, #100]	; 0x64
            break;
 801680c:	e0f3      	b.n	80169f6 <LoRaMacMibSetRequestConfirm+0x72e>
        }
        case MIB_CHANNELS_DEFAULT_DATARATE:
        {
            verify.DatarateParams.Datarate = mibSet->Param.ChannelsDefaultDatarate;
 801680e:	687b      	ldr	r3, [r7, #4]
 8016810:	f993 3004 	ldrsb.w	r3, [r3, #4]
 8016814:	723b      	strb	r3, [r7, #8]

            if( RegionVerify( Nvm.MacGroup2.Region, &verify, PHY_DEF_TX_DR ) == true )
 8016816:	4b25      	ldr	r3, [pc, #148]	; (80168ac <LoRaMacMibSetRequestConfirm+0x5e4>)
 8016818:	f893 3048 	ldrb.w	r3, [r3, #72]	; 0x48
 801681c:	f107 0108 	add.w	r1, r7, #8
 8016820:	2206      	movs	r2, #6
 8016822:	4618      	mov	r0, r3
 8016824:	f002 fce0 	bl	80191e8 <RegionVerify>
 8016828:	4603      	mov	r3, r0
 801682a:	2b00      	cmp	r3, #0
 801682c:	d005      	beq.n	801683a <LoRaMacMibSetRequestConfirm+0x572>
            {
                Nvm.MacGroup2.ChannelsDatarateDefault = verify.DatarateParams.Datarate;
 801682e:	f997 2008 	ldrsb.w	r2, [r7, #8]
 8016832:	4b1e      	ldr	r3, [pc, #120]	; (80168ac <LoRaMacMibSetRequestConfirm+0x5e4>)
 8016834:	f883 20dd 	strb.w	r2, [r3, #221]	; 0xdd
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
            }
            break;
 8016838:	e0dd      	b.n	80169f6 <LoRaMacMibSetRequestConfirm+0x72e>
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 801683a:	2303      	movs	r3, #3
 801683c:	75fb      	strb	r3, [r7, #23]
            break;
 801683e:	e0da      	b.n	80169f6 <LoRaMacMibSetRequestConfirm+0x72e>
        }
        case MIB_CHANNELS_DATARATE:
        {
            verify.DatarateParams.Datarate = mibSet->Param.ChannelsDatarate;
 8016840:	687b      	ldr	r3, [r7, #4]
 8016842:	f993 3004 	ldrsb.w	r3, [r3, #4]
 8016846:	723b      	strb	r3, [r7, #8]
            verify.DatarateParams.UplinkDwellTime = Nvm.MacGroup2.MacParams.UplinkDwellTime;
 8016848:	4b18      	ldr	r3, [pc, #96]	; (80168ac <LoRaMacMibSetRequestConfirm+0x5e4>)
 801684a:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 801684e:	72bb      	strb	r3, [r7, #10]

            if( RegionVerify( Nvm.MacGroup2.Region, &verify, PHY_TX_DR ) == true )
 8016850:	4b16      	ldr	r3, [pc, #88]	; (80168ac <LoRaMacMibSetRequestConfirm+0x5e4>)
 8016852:	f893 3048 	ldrb.w	r3, [r3, #72]	; 0x48
 8016856:	f107 0108 	add.w	r1, r7, #8
 801685a:	2205      	movs	r2, #5
 801685c:	4618      	mov	r0, r3
 801685e:	f002 fcc3 	bl	80191e8 <RegionVerify>
 8016862:	4603      	mov	r3, r0
 8016864:	2b00      	cmp	r3, #0
 8016866:	d005      	beq.n	8016874 <LoRaMacMibSetRequestConfirm+0x5ac>
            {
                Nvm.MacGroup1.ChannelsDatarate = verify.DatarateParams.Datarate;
 8016868:	f997 2008 	ldrsb.w	r2, [r7, #8]
 801686c:	4b0f      	ldr	r3, [pc, #60]	; (80168ac <LoRaMacMibSetRequestConfirm+0x5e4>)
 801686e:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
            }
            break;
 8016872:	e0c0      	b.n	80169f6 <LoRaMacMibSetRequestConfirm+0x72e>
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 8016874:	2303      	movs	r3, #3
 8016876:	75fb      	strb	r3, [r7, #23]
            break;
 8016878:	e0bd      	b.n	80169f6 <LoRaMacMibSetRequestConfirm+0x72e>
        }
        case MIB_CHANNELS_DEFAULT_TX_POWER:
        {
            verify.TxPower = mibSet->Param.ChannelsDefaultTxPower;
 801687a:	687b      	ldr	r3, [r7, #4]
 801687c:	f993 3004 	ldrsb.w	r3, [r3, #4]
 8016880:	723b      	strb	r3, [r7, #8]

            if( RegionVerify( Nvm.MacGroup2.Region, &verify, PHY_DEF_TX_POWER ) == true )
 8016882:	4b0a      	ldr	r3, [pc, #40]	; (80168ac <LoRaMacMibSetRequestConfirm+0x5e4>)
 8016884:	f893 3048 	ldrb.w	r3, [r3, #72]	; 0x48
 8016888:	f107 0108 	add.w	r1, r7, #8
 801688c:	220a      	movs	r2, #10
 801688e:	4618      	mov	r0, r3
 8016890:	f002 fcaa 	bl	80191e8 <RegionVerify>
 8016894:	4603      	mov	r3, r0
 8016896:	2b00      	cmp	r3, #0
 8016898:	d005      	beq.n	80168a6 <LoRaMacMibSetRequestConfirm+0x5de>
            {
                Nvm.MacGroup2.ChannelsTxPowerDefault = verify.TxPower;
 801689a:	f997 2008 	ldrsb.w	r2, [r7, #8]
 801689e:	4b03      	ldr	r3, [pc, #12]	; (80168ac <LoRaMacMibSetRequestConfirm+0x5e4>)
 80168a0:	f883 20dc 	strb.w	r2, [r3, #220]	; 0xdc
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
            }
            break;
 80168a4:	e0a7      	b.n	80169f6 <LoRaMacMibSetRequestConfirm+0x72e>
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 80168a6:	2303      	movs	r3, #3
 80168a8:	75fb      	strb	r3, [r7, #23]
            break;
 80168aa:	e0a4      	b.n	80169f6 <LoRaMacMibSetRequestConfirm+0x72e>
 80168ac:	20000e30 	.word	0x20000e30
 80168b0:	08021ecc 	.word	0x08021ecc
        }
        case MIB_CHANNELS_TX_POWER:
        {
            verify.TxPower = mibSet->Param.ChannelsTxPower;
 80168b4:	687b      	ldr	r3, [r7, #4]
 80168b6:	f993 3004 	ldrsb.w	r3, [r3, #4]
 80168ba:	723b      	strb	r3, [r7, #8]

            if( RegionVerify( Nvm.MacGroup2.Region, &verify, PHY_TX_POWER ) == true )
 80168bc:	4b55      	ldr	r3, [pc, #340]	; (8016a14 <LoRaMacMibSetRequestConfirm+0x74c>)
 80168be:	f893 3048 	ldrb.w	r3, [r3, #72]	; 0x48
 80168c2:	f107 0108 	add.w	r1, r7, #8
 80168c6:	2209      	movs	r2, #9
 80168c8:	4618      	mov	r0, r3
 80168ca:	f002 fc8d 	bl	80191e8 <RegionVerify>
 80168ce:	4603      	mov	r3, r0
 80168d0:	2b00      	cmp	r3, #0
 80168d2:	d005      	beq.n	80168e0 <LoRaMacMibSetRequestConfirm+0x618>
            {
                Nvm.MacGroup1.ChannelsTxPower = verify.TxPower;
 80168d4:	f997 2008 	ldrsb.w	r2, [r7, #8]
 80168d8:	4b4e      	ldr	r3, [pc, #312]	; (8016a14 <LoRaMacMibSetRequestConfirm+0x74c>)
 80168da:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
            }
            break;
 80168de:	e08a      	b.n	80169f6 <LoRaMacMibSetRequestConfirm+0x72e>
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 80168e0:	2303      	movs	r3, #3
 80168e2:	75fb      	strb	r3, [r7, #23]
            break;
 80168e4:	e087      	b.n	80169f6 <LoRaMacMibSetRequestConfirm+0x72e>
        }
        case MIB_SYSTEM_MAX_RX_ERROR:
        {
            Nvm.MacGroup2.MacParams.SystemMaxRxError = Nvm.MacGroup2.MacParamsDefaults.SystemMaxRxError = mibSet->Param.SystemMaxRxError;
 80168e6:	687b      	ldr	r3, [r7, #4]
 80168e8:	685b      	ldr	r3, [r3, #4]
 80168ea:	4a4a      	ldr	r2, [pc, #296]	; (8016a14 <LoRaMacMibSetRequestConfirm+0x74c>)
 80168ec:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
 80168f0:	4b48      	ldr	r3, [pc, #288]	; (8016a14 <LoRaMacMibSetRequestConfirm+0x74c>)
 80168f2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80168f6:	4a47      	ldr	r2, [pc, #284]	; (8016a14 <LoRaMacMibSetRequestConfirm+0x74c>)
 80168f8:	64d3      	str	r3, [r2, #76]	; 0x4c
            break;
 80168fa:	e07c      	b.n	80169f6 <LoRaMacMibSetRequestConfirm+0x72e>
        }
        case MIB_MIN_RX_SYMBOLS:
        {
            Nvm.MacGroup2.MacParams.MinRxSymbols = Nvm.MacGroup2.MacParamsDefaults.MinRxSymbols = mibSet->Param.MinRxSymbols;
 80168fc:	687b      	ldr	r3, [r7, #4]
 80168fe:	791a      	ldrb	r2, [r3, #4]
 8016900:	4b44      	ldr	r3, [pc, #272]	; (8016a14 <LoRaMacMibSetRequestConfirm+0x74c>)
 8016902:	f883 2098 	strb.w	r2, [r3, #152]	; 0x98
 8016906:	4b43      	ldr	r3, [pc, #268]	; (8016a14 <LoRaMacMibSetRequestConfirm+0x74c>)
 8016908:	f893 2098 	ldrb.w	r2, [r3, #152]	; 0x98
 801690c:	4b41      	ldr	r3, [pc, #260]	; (8016a14 <LoRaMacMibSetRequestConfirm+0x74c>)
 801690e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
            break;
 8016912:	e070      	b.n	80169f6 <LoRaMacMibSetRequestConfirm+0x72e>
        }
        case MIB_ANTENNA_GAIN:
        {
            Nvm.MacGroup2.MacParams.AntennaGain = mibSet->Param.AntennaGain;
 8016914:	687b      	ldr	r3, [r7, #4]
 8016916:	685b      	ldr	r3, [r3, #4]
 8016918:	4a3e      	ldr	r2, [pc, #248]	; (8016a14 <LoRaMacMibSetRequestConfirm+0x74c>)
 801691a:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
            break;
 801691e:	e06a      	b.n	80169f6 <LoRaMacMibSetRequestConfirm+0x72e>
        }
        case MIB_DEFAULT_ANTENNA_GAIN:
        {
            Nvm.MacGroup2.MacParamsDefaults.AntennaGain = mibSet->Param.DefaultAntennaGain;
 8016920:	687b      	ldr	r3, [r7, #4]
 8016922:	685b      	ldr	r3, [r3, #4]
 8016924:	4a3b      	ldr	r2, [pc, #236]	; (8016a14 <LoRaMacMibSetRequestConfirm+0x74c>)
 8016926:	f8c2 30cc 	str.w	r3, [r2, #204]	; 0xcc
            break;
 801692a:	e064      	b.n	80169f6 <LoRaMacMibSetRequestConfirm+0x72e>
        }
        case MIB_NVM_CTXS:
        {
            status = RestoreNvmData( );
 801692c:	f7fe fd40 	bl	80153b0 <RestoreNvmData>
 8016930:	4603      	mov	r3, r0
 8016932:	75fb      	strb	r3, [r7, #23]
            break;
 8016934:	e05f      	b.n	80169f6 <LoRaMacMibSetRequestConfirm+0x72e>
        }
        case MIB_ABP_LORAWAN_VERSION:
        {
            if( mibSet->Param.AbpLrWanVersion.Fields.Minor <= 1 )
 8016936:	687b      	ldr	r3, [r7, #4]
 8016938:	799b      	ldrb	r3, [r3, #6]
 801693a:	2b01      	cmp	r3, #1
 801693c:	d80d      	bhi.n	801695a <LoRaMacMibSetRequestConfirm+0x692>
            {
                Nvm.MacGroup2.Version = mibSet->Param.AbpLrWanVersion;
 801693e:	4a35      	ldr	r2, [pc, #212]	; (8016a14 <LoRaMacMibSetRequestConfirm+0x74c>)
 8016940:	687b      	ldr	r3, [r7, #4]
 8016942:	685b      	ldr	r3, [r3, #4]
 8016944:	f8c2 312c 	str.w	r3, [r2, #300]	; 0x12c

                if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoSetLrWanVersion( mibSet->Param.AbpLrWanVersion ) )
 8016948:	687b      	ldr	r3, [r7, #4]
 801694a:	6858      	ldr	r0, [r3, #4]
 801694c:	f001 fd7e 	bl	801844c <LoRaMacCryptoSetLrWanVersion>
 8016950:	4603      	mov	r3, r0
 8016952:	2b00      	cmp	r3, #0
 8016954:	d04e      	beq.n	80169f4 <LoRaMacMibSetRequestConfirm+0x72c>
                {
                    return LORAMAC_STATUS_CRYPTO_ERROR;
 8016956:	2311      	movs	r3, #17
 8016958:	e058      	b.n	8016a0c <LoRaMacMibSetRequestConfirm+0x744>
                }
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 801695a:	2303      	movs	r3, #3
 801695c:	75fb      	strb	r3, [r7, #23]
            }
            break;
 801695e:	e049      	b.n	80169f4 <LoRaMacMibSetRequestConfirm+0x72c>
        }
        case MIB_RXB_C_TIMEOUT:
        {
            Nvm.MacGroup2.MacParams.RxBCTimeout = mibSet->Param.RxBCTimeout;
 8016960:	687b      	ldr	r3, [r7, #4]
 8016962:	685b      	ldr	r3, [r3, #4]
 8016964:	4a2b      	ldr	r2, [pc, #172]	; (8016a14 <LoRaMacMibSetRequestConfirm+0x74c>)
 8016966:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
            break;
 801696a:	e044      	b.n	80169f6 <LoRaMacMibSetRequestConfirm+0x72e>
        }
#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
        case MIB_IS_CERT_FPORT_ON:
        {
            Nvm.MacGroup2.IsCertPortOn = mibSet->Param.IsCertPortOn;
 801696c:	687b      	ldr	r3, [r7, #4]
 801696e:	791a      	ldrb	r2, [r3, #4]
 8016970:	4b28      	ldr	r3, [pc, #160]	; (8016a14 <LoRaMacMibSetRequestConfirm+0x74c>)
 8016972:	f883 211f 	strb.w	r2, [r3, #287]	; 0x11f
            break;
 8016976:	e03e      	b.n	80169f6 <LoRaMacMibSetRequestConfirm+0x72e>
            break;
        }
#endif /* LORAMAC_VERSION */
        case MIB_ADR_ACK_LIMIT:
        {
            Nvm.MacGroup2.MacParams.AdrAckLimit = mibSet->Param.AdrAckLimit;
 8016978:	687b      	ldr	r3, [r7, #4]
 801697a:	889a      	ldrh	r2, [r3, #4]
 801697c:	4b25      	ldr	r3, [pc, #148]	; (8016a14 <LoRaMacMibSetRequestConfirm+0x74c>)
 801697e:	f8a3 2088 	strh.w	r2, [r3, #136]	; 0x88
            break;
 8016982:	e038      	b.n	80169f6 <LoRaMacMibSetRequestConfirm+0x72e>
        }
        case MIB_ADR_ACK_DELAY:
        {
            Nvm.MacGroup2.MacParams.AdrAckDelay = mibSet->Param.AdrAckDelay;
 8016984:	687b      	ldr	r3, [r7, #4]
 8016986:	889a      	ldrh	r2, [r3, #4]
 8016988:	4b22      	ldr	r3, [pc, #136]	; (8016a14 <LoRaMacMibSetRequestConfirm+0x74c>)
 801698a:	f8a3 208a 	strh.w	r2, [r3, #138]	; 0x8a
            break;
 801698e:	e032      	b.n	80169f6 <LoRaMacMibSetRequestConfirm+0x72e>
        }
        case MIB_ADR_ACK_DEFAULT_LIMIT:
        {
            Nvm.MacGroup2.MacParamsDefaults.AdrAckLimit = mibSet->Param.AdrAckLimit;
 8016990:	687b      	ldr	r3, [r7, #4]
 8016992:	889a      	ldrh	r2, [r3, #4]
 8016994:	4b1f      	ldr	r3, [pc, #124]	; (8016a14 <LoRaMacMibSetRequestConfirm+0x74c>)
 8016996:	f8a3 20d0 	strh.w	r2, [r3, #208]	; 0xd0
            break;
 801699a:	e02c      	b.n	80169f6 <LoRaMacMibSetRequestConfirm+0x72e>
        }
        case MIB_ADR_ACK_DEFAULT_DELAY:
        {
            Nvm.MacGroup2.MacParamsDefaults.AdrAckDelay = mibSet->Param.AdrAckDelay;
 801699c:	687b      	ldr	r3, [r7, #4]
 801699e:	889a      	ldrh	r2, [r3, #4]
 80169a0:	4b1c      	ldr	r3, [pc, #112]	; (8016a14 <LoRaMacMibSetRequestConfirm+0x74c>)
 80169a2:	f8a3 20d2 	strh.w	r2, [r3, #210]	; 0xd2
            break;
 80169a6:	e026      	b.n	80169f6 <LoRaMacMibSetRequestConfirm+0x72e>
            else
            {
                Nvm.RegionGroup2.RssiFreeThreshold = mibSet->Param.RssiFreeThreshold;
            }
#else
            status = LORAMAC_STATUS_ERROR;
 80169a8:	2318      	movs	r3, #24
 80169aa:	75fb      	strb	r3, [r7, #23]
#endif
            break;
 80169ac:	e023      	b.n	80169f6 <LoRaMacMibSetRequestConfirm+0x72e>
            else
            {
                Nvm.RegionGroup2.CarrierSenseTime = mibSet->Param.CarrierSenseTime;
            }
#else
            status = LORAMAC_STATUS_ERROR;
 80169ae:	2318      	movs	r3, #24
 80169b0:	75fb      	strb	r3, [r7, #23]
#endif
            break;
 80169b2:	e020      	b.n	80169f6 <LoRaMacMibSetRequestConfirm+0x72e>
        }
        default:
        {
            status = LoRaMacMibClassBSetRequestConfirm( mibSet );
 80169b4:	6878      	ldr	r0, [r7, #4]
 80169b6:	f000 fca4 	bl	8017302 <LoRaMacMibClassBSetRequestConfirm>
 80169ba:	4603      	mov	r3, r0
 80169bc:	75fb      	strb	r3, [r7, #23]
            break;
 80169be:	e01a      	b.n	80169f6 <LoRaMacMibSetRequestConfirm+0x72e>
            break;
 80169c0:	bf00      	nop
 80169c2:	e018      	b.n	80169f6 <LoRaMacMibSetRequestConfirm+0x72e>
            break;
 80169c4:	bf00      	nop
 80169c6:	e016      	b.n	80169f6 <LoRaMacMibSetRequestConfirm+0x72e>
            break;
 80169c8:	bf00      	nop
 80169ca:	e014      	b.n	80169f6 <LoRaMacMibSetRequestConfirm+0x72e>
            break;
 80169cc:	bf00      	nop
 80169ce:	e012      	b.n	80169f6 <LoRaMacMibSetRequestConfirm+0x72e>
            break;
 80169d0:	bf00      	nop
 80169d2:	e010      	b.n	80169f6 <LoRaMacMibSetRequestConfirm+0x72e>
            break;
 80169d4:	bf00      	nop
 80169d6:	e00e      	b.n	80169f6 <LoRaMacMibSetRequestConfirm+0x72e>
            break;
 80169d8:	bf00      	nop
 80169da:	e00c      	b.n	80169f6 <LoRaMacMibSetRequestConfirm+0x72e>
            break;
 80169dc:	bf00      	nop
 80169de:	e00a      	b.n	80169f6 <LoRaMacMibSetRequestConfirm+0x72e>
            break;
 80169e0:	bf00      	nop
 80169e2:	e008      	b.n	80169f6 <LoRaMacMibSetRequestConfirm+0x72e>
            break;
 80169e4:	bf00      	nop
 80169e6:	e006      	b.n	80169f6 <LoRaMacMibSetRequestConfirm+0x72e>
            break;
 80169e8:	bf00      	nop
 80169ea:	e004      	b.n	80169f6 <LoRaMacMibSetRequestConfirm+0x72e>
            break;
 80169ec:	bf00      	nop
 80169ee:	e002      	b.n	80169f6 <LoRaMacMibSetRequestConfirm+0x72e>
            break;
 80169f0:	bf00      	nop
 80169f2:	e000      	b.n	80169f6 <LoRaMacMibSetRequestConfirm+0x72e>
            break;
 80169f4:	bf00      	nop
        }
    }

#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    if( status == LORAMAC_STATUS_OK )
 80169f6:	7dfb      	ldrb	r3, [r7, #23]
 80169f8:	2b00      	cmp	r3, #0
 80169fa:	d106      	bne.n	8016a0a <LoRaMacMibSetRequestConfirm+0x742>
    {
        // Handle NVM potential changes
        MacCtx.MacFlags.Bits.NvmHandle = 1;
 80169fc:	4a06      	ldr	r2, [pc, #24]	; (8016a18 <LoRaMacMibSetRequestConfirm+0x750>)
 80169fe:	f892 3491 	ldrb.w	r3, [r2, #1169]	; 0x491
 8016a02:	f043 0320 	orr.w	r3, r3, #32
 8016a06:	f882 3491 	strb.w	r3, [r2, #1169]	; 0x491
    }
#endif /* LORAMAC_VERSION */
    return status;
 8016a0a:	7dfb      	ldrb	r3, [r7, #23]
}
 8016a0c:	4618      	mov	r0, r3
 8016a0e:	3718      	adds	r7, #24
 8016a10:	46bd      	mov	sp, r7
 8016a12:	bd80      	pop	{r7, pc}
 8016a14:	20000e30 	.word	0x20000e30
 8016a18:	20000914 	.word	0x20000914

08016a1c <LoRaMacMlmeRequest>:

    return LORAMAC_STATUS_OK;
}

LoRaMacStatus_t LoRaMacMlmeRequest( MlmeReq_t* mlmeRequest )
{
 8016a1c:	b580      	push	{r7, lr}
 8016a1e:	b08a      	sub	sp, #40	; 0x28
 8016a20:	af00      	add	r7, sp, #0
 8016a22:	6078      	str	r0, [r7, #4]
    LoRaMacStatus_t status = LORAMAC_STATUS_SERVICE_UNKNOWN;
 8016a24:	2302      	movs	r3, #2
 8016a26:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    MlmeConfirmQueue_t queueElement;
    uint8_t macCmdPayload[2] = { 0x00, 0x00 };
 8016a2a:	2300      	movs	r3, #0
 8016a2c:	83bb      	strh	r3, [r7, #28]

    if( mlmeRequest == NULL )
 8016a2e:	687b      	ldr	r3, [r7, #4]
 8016a30:	2b00      	cmp	r3, #0
 8016a32:	d101      	bne.n	8016a38 <LoRaMacMlmeRequest+0x1c>
    {
        return LORAMAC_STATUS_PARAMETER_INVALID;
 8016a34:	2303      	movs	r3, #3
 8016a36:	e17e      	b.n	8016d36 <LoRaMacMlmeRequest+0x31a>
    }
#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    // Initialize mlmeRequest->ReqReturn.DutyCycleWaitTime to 0 in order to
    // return a valid value in case the MAC is busy.
    mlmeRequest->ReqReturn.DutyCycleWaitTime = 0;
 8016a38:	687b      	ldr	r3, [r7, #4]
 8016a3a:	2200      	movs	r2, #0
 8016a3c:	611a      	str	r2, [r3, #16]
#endif /* LORAMAC_VERSION */

    if( LoRaMacIsBusy( ) == true )
 8016a3e:	f7fc fb85 	bl	801314c <LoRaMacIsBusy>
 8016a42:	4603      	mov	r3, r0
 8016a44:	2b00      	cmp	r3, #0
 8016a46:	d001      	beq.n	8016a4c <LoRaMacMlmeRequest+0x30>
    {
        return LORAMAC_STATUS_BUSY;
 8016a48:	2301      	movs	r3, #1
 8016a4a:	e174      	b.n	8016d36 <LoRaMacMlmeRequest+0x31a>
    }
    if( LoRaMacConfirmQueueIsFull( ) == true )
 8016a4c:	f001 f994 	bl	8017d78 <LoRaMacConfirmQueueIsFull>
 8016a50:	4603      	mov	r3, r0
 8016a52:	2b00      	cmp	r3, #0
 8016a54:	d001      	beq.n	8016a5a <LoRaMacMlmeRequest+0x3e>
    {
        return LORAMAC_STATUS_BUSY;
 8016a56:	2301      	movs	r3, #1
 8016a58:	e16d      	b.n	8016d36 <LoRaMacMlmeRequest+0x31a>
    }

    if( LoRaMacConfirmQueueGetCnt( ) == 0 )
 8016a5a:	f001 f981 	bl	8017d60 <LoRaMacConfirmQueueGetCnt>
 8016a5e:	4603      	mov	r3, r0
 8016a60:	2b00      	cmp	r3, #0
 8016a62:	d104      	bne.n	8016a6e <LoRaMacMlmeRequest+0x52>
    {
        memset1( ( uint8_t* ) &MacCtx.MlmeConfirm, 0, sizeof( MacCtx.MlmeConfirm ) );
 8016a64:	2214      	movs	r2, #20
 8016a66:	2100      	movs	r1, #0
 8016a68:	48b5      	ldr	r0, [pc, #724]	; (8016d40 <LoRaMacMlmeRequest+0x324>)
 8016a6a:	f004 ff75 	bl	801b958 <memset1>
    }
    MacCtx.MlmeConfirm.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 8016a6e:	4bb5      	ldr	r3, [pc, #724]	; (8016d44 <LoRaMacMlmeRequest+0x328>)
 8016a70:	2201      	movs	r2, #1
 8016a72:	f883 2455 	strb.w	r2, [r3, #1109]	; 0x455

    MacCtx.MacFlags.Bits.MlmeReq = 1;
 8016a76:	4ab3      	ldr	r2, [pc, #716]	; (8016d44 <LoRaMacMlmeRequest+0x328>)
 8016a78:	f892 3491 	ldrb.w	r3, [r2, #1169]	; 0x491
 8016a7c:	f043 0304 	orr.w	r3, r3, #4
 8016a80:	f882 3491 	strb.w	r3, [r2, #1169]	; 0x491
    queueElement.Request = mlmeRequest->Type;
 8016a84:	687b      	ldr	r3, [r7, #4]
 8016a86:	781b      	ldrb	r3, [r3, #0]
 8016a88:	f887 3020 	strb.w	r3, [r7, #32]
    queueElement.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 8016a8c:	2301      	movs	r3, #1
 8016a8e:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
    queueElement.RestrictCommonReadyToHandle = false;
 8016a92:	2300      	movs	r3, #0
 8016a94:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    queueElement.ReadyToHandle = false;
 8016a98:	2300      	movs	r3, #0
 8016a9a:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
#endif /* LORAMAC_VERSION */

    switch( mlmeRequest->Type )
 8016a9e:	687b      	ldr	r3, [r7, #4]
 8016aa0:	781b      	ldrb	r3, [r3, #0]
 8016aa2:	3b01      	subs	r3, #1
 8016aa4:	2b0c      	cmp	r3, #12
 8016aa6:	f200 811a 	bhi.w	8016cde <LoRaMacMlmeRequest+0x2c2>
 8016aaa:	a201      	add	r2, pc, #4	; (adr r2, 8016ab0 <LoRaMacMlmeRequest+0x94>)
 8016aac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8016ab0:	08016ae5 	.word	0x08016ae5
 8016ab4:	08016cdf 	.word	0x08016cdf
 8016ab8:	08016cdf 	.word	0x08016cdf
 8016abc:	08016cdf 	.word	0x08016cdf
 8016ac0:	08016bc3 	.word	0x08016bc3
 8016ac4:	08016be7 	.word	0x08016be7
 8016ac8:	08016cdf 	.word	0x08016cdf
 8016acc:	08016cdf 	.word	0x08016cdf
 8016ad0:	08016c05 	.word	0x08016c05
 8016ad4:	08016cdf 	.word	0x08016cdf
 8016ad8:	08016cad 	.word	0x08016cad
 8016adc:	08016c41 	.word	0x08016c41
 8016ae0:	08016c8b 	.word	0x08016c8b
    {
        case MLME_JOIN:
        {
            if( ( MacCtx.MacState & LORAMAC_TX_DELAYED ) == LORAMAC_TX_DELAYED )
 8016ae4:	4b97      	ldr	r3, [pc, #604]	; (8016d44 <LoRaMacMlmeRequest+0x328>)
 8016ae6:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 8016aea:	f003 0320 	and.w	r3, r3, #32
 8016aee:	2b00      	cmp	r3, #0
 8016af0:	d001      	beq.n	8016af6 <LoRaMacMlmeRequest+0xda>
            {
                return LORAMAC_STATUS_BUSY;
 8016af2:	2301      	movs	r3, #1
 8016af4:	e11f      	b.n	8016d36 <LoRaMacMlmeRequest+0x31a>
            {
                // Revert back the previous datarate ( mainly used for US915 like regions )
                Nvm.MacGroup1.ChannelsDatarate = RegionAlternateDr( Nvm.MacGroup2.Region, mlmeRequest->Req.Join.Datarate, ALTERNATE_DR_RESTORE );
            }
#elif (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
            if( mlmeRequest->Req.Join.NetworkActivation == ACTIVATION_TYPE_OTAA )
 8016af6:	687b      	ldr	r3, [r7, #4]
 8016af8:	791b      	ldrb	r3, [r3, #4]
 8016afa:	2b02      	cmp	r3, #2
 8016afc:	d135      	bne.n	8016b6a <LoRaMacMlmeRequest+0x14e>
            {
                ResetMacParameters( false );
 8016afe:	2000      	movs	r0, #0
 8016b00:	f7fe f8b4 	bl	8014c6c <ResetMacParameters>

                Nvm.MacGroup1.ChannelsDatarate = RegionAlternateDr( Nvm.MacGroup2.Region, mlmeRequest->Req.Join.Datarate, ALTERNATE_DR );
 8016b04:	4b90      	ldr	r3, [pc, #576]	; (8016d48 <LoRaMacMlmeRequest+0x32c>)
 8016b06:	f893 0048 	ldrb.w	r0, [r3, #72]	; 0x48
 8016b0a:	687b      	ldr	r3, [r7, #4]
 8016b0c:	795b      	ldrb	r3, [r3, #5]
 8016b0e:	b25b      	sxtb	r3, r3
 8016b10:	2200      	movs	r2, #0
 8016b12:	4619      	mov	r1, r3
 8016b14:	f002 fc50 	bl	80193b8 <RegionAlternateDr>
 8016b18:	4603      	mov	r3, r0
 8016b1a:	461a      	mov	r2, r3
 8016b1c:	4b8a      	ldr	r3, [pc, #552]	; (8016d48 <LoRaMacMlmeRequest+0x32c>)
 8016b1e:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
                Nvm.MacGroup1.ChannelsTxPower = mlmeRequest->Req.Join.TxPower;
 8016b22:	687b      	ldr	r3, [r7, #4]
 8016b24:	f993 2006 	ldrsb.w	r2, [r3, #6]
 8016b28:	4b87      	ldr	r3, [pc, #540]	; (8016d48 <LoRaMacMlmeRequest+0x32c>)
 8016b2a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

                queueElement.Status = LORAMAC_EVENT_INFO_STATUS_JOIN_FAIL;
 8016b2e:	2307      	movs	r3, #7
 8016b30:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21

                status = SendReJoinReq( JOIN_REQ );
 8016b34:	20ff      	movs	r0, #255	; 0xff
 8016b36:	f7fd fe1d 	bl	8014774 <SendReJoinReq>
 8016b3a:	4603      	mov	r3, r0
 8016b3c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

                if( status != LORAMAC_STATUS_OK )
 8016b40:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8016b44:	2b00      	cmp	r3, #0
 8016b46:	f000 80cc 	beq.w	8016ce2 <LoRaMacMlmeRequest+0x2c6>
                {
                    // Revert back the previous datarate ( mainly used for US915 like regions )
                    Nvm.MacGroup1.ChannelsDatarate = RegionAlternateDr( Nvm.MacGroup2.Region, mlmeRequest->Req.Join.Datarate, ALTERNATE_DR_RESTORE );
 8016b4a:	4b7f      	ldr	r3, [pc, #508]	; (8016d48 <LoRaMacMlmeRequest+0x32c>)
 8016b4c:	f893 0048 	ldrb.w	r0, [r3, #72]	; 0x48
 8016b50:	687b      	ldr	r3, [r7, #4]
 8016b52:	795b      	ldrb	r3, [r3, #5]
 8016b54:	b25b      	sxtb	r3, r3
 8016b56:	2201      	movs	r2, #1
 8016b58:	4619      	mov	r1, r3
 8016b5a:	f002 fc2d 	bl	80193b8 <RegionAlternateDr>
 8016b5e:	4603      	mov	r3, r0
 8016b60:	461a      	mov	r2, r3
 8016b62:	4b79      	ldr	r3, [pc, #484]	; (8016d48 <LoRaMacMlmeRequest+0x32c>)
 8016b64:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
                OnMacProcessNotify( );
                MacCtx.MacFlags.Bits.MacDone = 1;
                status = LORAMAC_STATUS_OK;
            }
#endif /* LORAMAC_VERSION */
            break;
 8016b68:	e0bb      	b.n	8016ce2 <LoRaMacMlmeRequest+0x2c6>
            else if( mlmeRequest->Req.Join.NetworkActivation == ACTIVATION_TYPE_ABP )
 8016b6a:	687b      	ldr	r3, [r7, #4]
 8016b6c:	791b      	ldrb	r3, [r3, #4]
 8016b6e:	2b01      	cmp	r3, #1
 8016b70:	f040 80b7 	bne.w	8016ce2 <LoRaMacMlmeRequest+0x2c6>
                Nvm.MacGroup2.ChannelsDatarateChangedLinkAdrReq = false;
 8016b74:	4b74      	ldr	r3, [pc, #464]	; (8016d48 <LoRaMacMlmeRequest+0x32c>)
 8016b76:	2200      	movs	r2, #0
 8016b78:	f883 211d 	strb.w	r2, [r3, #285]	; 0x11d
                params.Type = INIT_TYPE_ACTIVATE_DEFAULT_CHANNELS;
 8016b7c:	2302      	movs	r3, #2
 8016b7e:	763b      	strb	r3, [r7, #24]
                RegionInitDefaults( Nvm.MacGroup2.Region, &params );
 8016b80:	4b71      	ldr	r3, [pc, #452]	; (8016d48 <LoRaMacMlmeRequest+0x32c>)
 8016b82:	f893 3048 	ldrb.w	r3, [r3, #72]	; 0x48
 8016b86:	f107 020c 	add.w	r2, r7, #12
 8016b8a:	4611      	mov	r1, r2
 8016b8c:	4618      	mov	r0, r3
 8016b8e:	f002 fb19 	bl	80191c4 <RegionInitDefaults>
                Nvm.MacGroup2.NetworkActivation = mlmeRequest->Req.Join.NetworkActivation;
 8016b92:	687b      	ldr	r3, [r7, #4]
 8016b94:	791a      	ldrb	r2, [r3, #4]
 8016b96:	4b6c      	ldr	r3, [pc, #432]	; (8016d48 <LoRaMacMlmeRequest+0x32c>)
 8016b98:	f883 2130 	strb.w	r2, [r3, #304]	; 0x130
                queueElement.Status = LORAMAC_EVENT_INFO_STATUS_OK;
 8016b9c:	2300      	movs	r3, #0
 8016b9e:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
                queueElement.ReadyToHandle = true;
 8016ba2:	2301      	movs	r3, #1
 8016ba4:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
                OnMacProcessNotify( );
 8016ba8:	f7fe fdb2 	bl	8015710 <OnMacProcessNotify>
                MacCtx.MacFlags.Bits.MacDone = 1;
 8016bac:	4a65      	ldr	r2, [pc, #404]	; (8016d44 <LoRaMacMlmeRequest+0x328>)
 8016bae:	f892 3491 	ldrb.w	r3, [r2, #1169]	; 0x491
 8016bb2:	f043 0310 	orr.w	r3, r3, #16
 8016bb6:	f882 3491 	strb.w	r3, [r2, #1169]	; 0x491
                status = LORAMAC_STATUS_OK;
 8016bba:	2300      	movs	r3, #0
 8016bbc:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
            break;
 8016bc0:	e08f      	b.n	8016ce2 <LoRaMacMlmeRequest+0x2c6>
        }
#endif /* LORAMAC_VERSION */
        case MLME_LINK_CHECK:
        {
            // LoRaMac will send this command piggy-pack
            status = LORAMAC_STATUS_OK;
 8016bc2:	2300      	movs	r3, #0
 8016bc4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
            if( LoRaMacCommandsAddCmd( MOTE_MAC_LINK_CHECK_REQ, macCmdPayload, 0 ) != LORAMAC_COMMANDS_SUCCESS )
 8016bc8:	f107 031c 	add.w	r3, r7, #28
 8016bcc:	2200      	movs	r2, #0
 8016bce:	4619      	mov	r1, r3
 8016bd0:	2002      	movs	r0, #2
 8016bd2:	f000 fd21 	bl	8017618 <LoRaMacCommandsAddCmd>
 8016bd6:	4603      	mov	r3, r0
 8016bd8:	2b00      	cmp	r3, #0
 8016bda:	f000 8084 	beq.w	8016ce6 <LoRaMacMlmeRequest+0x2ca>
            {
                status = LORAMAC_STATUS_MAC_COMMAD_ERROR;
 8016bde:	2313      	movs	r3, #19
 8016be0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
            }
            break;
 8016be4:	e07f      	b.n	8016ce6 <LoRaMacMlmeRequest+0x2ca>
            break;
        }
#elif (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
        case MLME_TXCW:
        {
            status = SetTxContinuousWave( mlmeRequest->Req.TxCw.Timeout, mlmeRequest->Req.TxCw.Frequency, mlmeRequest->Req.TxCw.Power );
 8016be6:	687b      	ldr	r3, [r7, #4]
 8016be8:	8898      	ldrh	r0, [r3, #4]
 8016bea:	687b      	ldr	r3, [r7, #4]
 8016bec:	6899      	ldr	r1, [r3, #8]
 8016bee:	687b      	ldr	r3, [r7, #4]
 8016bf0:	f993 300c 	ldrsb.w	r3, [r3, #12]
 8016bf4:	b2db      	uxtb	r3, r3
 8016bf6:	461a      	mov	r2, r3
 8016bf8:	f7fe fbba 	bl	8015370 <SetTxContinuousWave>
 8016bfc:	4603      	mov	r3, r0
 8016bfe:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
            break;
 8016c02:	e077      	b.n	8016cf4 <LoRaMacMlmeRequest+0x2d8>
        }
#endif /* LORAMAC_VERSION */
        case MLME_DEVICE_TIME:
        {
            // LoRaMac will send this command piggy-pack
            status = LORAMAC_STATUS_OK;
 8016c04:	2300      	movs	r3, #0
 8016c06:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
            MacCommand_t* newCmd;
            /* ST_CODE Begin: Add MAC command condition to prevent some duplicated request */
            if (LoRaMacCommandsGetCmd( MOTE_MAC_DEVICE_TIME_REQ, &newCmd ) == LORAMAC_COMMANDS_SUCCESS)
 8016c0a:	f107 0308 	add.w	r3, r7, #8
 8016c0e:	4619      	mov	r1, r3
 8016c10:	200d      	movs	r0, #13
 8016c12:	f000 fd81 	bl	8017718 <LoRaMacCommandsGetCmd>
 8016c16:	4603      	mov	r3, r0
 8016c18:	2b00      	cmp	r3, #0
 8016c1a:	d103      	bne.n	8016c24 <LoRaMacMlmeRequest+0x208>
            {
                status = LORAMAC_STATUS_OK;
 8016c1c:	2300      	movs	r3, #0
 8016c1e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
            /* ST_CODE End */
            else if( LoRaMacCommandsAddCmd( MOTE_MAC_DEVICE_TIME_REQ, macCmdPayload, 0 ) != LORAMAC_COMMANDS_SUCCESS )
            {
                status = LORAMAC_STATUS_MAC_COMMAD_ERROR;
            }
            break;
 8016c22:	e062      	b.n	8016cea <LoRaMacMlmeRequest+0x2ce>
            else if( LoRaMacCommandsAddCmd( MOTE_MAC_DEVICE_TIME_REQ, macCmdPayload, 0 ) != LORAMAC_COMMANDS_SUCCESS )
 8016c24:	f107 031c 	add.w	r3, r7, #28
 8016c28:	2200      	movs	r2, #0
 8016c2a:	4619      	mov	r1, r3
 8016c2c:	200d      	movs	r0, #13
 8016c2e:	f000 fcf3 	bl	8017618 <LoRaMacCommandsAddCmd>
 8016c32:	4603      	mov	r3, r0
 8016c34:	2b00      	cmp	r3, #0
 8016c36:	d058      	beq.n	8016cea <LoRaMacMlmeRequest+0x2ce>
                status = LORAMAC_STATUS_MAC_COMMAD_ERROR;
 8016c38:	2313      	movs	r3, #19
 8016c3a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
            break;
 8016c3e:	e054      	b.n	8016cea <LoRaMacMlmeRequest+0x2ce>
        }
        case MLME_PING_SLOT_INFO:
        {
            if( Nvm.MacGroup2.DeviceClass == CLASS_A )
 8016c40:	4b41      	ldr	r3, [pc, #260]	; (8016d48 <LoRaMacMlmeRequest+0x32c>)
 8016c42:	f893 3118 	ldrb.w	r3, [r3, #280]	; 0x118
 8016c46:	2b00      	cmp	r3, #0
 8016c48:	d151      	bne.n	8016cee <LoRaMacMlmeRequest+0x2d2>
            {
                uint8_t value = mlmeRequest->Req.PingSlotInfo.PingSlot.Value;
 8016c4a:	687b      	ldr	r3, [r7, #4]
 8016c4c:	791b      	ldrb	r3, [r3, #4]
 8016c4e:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26

                // LoRaMac will send this command piggy-pack
                LoRaMacClassBSetPingSlotInfo( mlmeRequest->Req.PingSlotInfo.PingSlot.Fields.Periodicity );
 8016c52:	687b      	ldr	r3, [r7, #4]
 8016c54:	791b      	ldrb	r3, [r3, #4]
 8016c56:	f3c3 0302 	ubfx	r3, r3, #0, #3
 8016c5a:	b2db      	uxtb	r3, r3
 8016c5c:	4618      	mov	r0, r3
 8016c5e:	f000 fb25 	bl	80172ac <LoRaMacClassBSetPingSlotInfo>
                macCmdPayload[0] = value;
 8016c62:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8016c66:	773b      	strb	r3, [r7, #28]
                status = LORAMAC_STATUS_OK;
 8016c68:	2300      	movs	r3, #0
 8016c6a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
                if( LoRaMacCommandsAddCmd( MOTE_MAC_PING_SLOT_INFO_REQ, macCmdPayload, 1 ) != LORAMAC_COMMANDS_SUCCESS )
 8016c6e:	f107 031c 	add.w	r3, r7, #28
 8016c72:	2201      	movs	r2, #1
 8016c74:	4619      	mov	r1, r3
 8016c76:	2010      	movs	r0, #16
 8016c78:	f000 fcce 	bl	8017618 <LoRaMacCommandsAddCmd>
 8016c7c:	4603      	mov	r3, r0
 8016c7e:	2b00      	cmp	r3, #0
 8016c80:	d035      	beq.n	8016cee <LoRaMacMlmeRequest+0x2d2>
                {
                    status = LORAMAC_STATUS_MAC_COMMAD_ERROR;
 8016c82:	2313      	movs	r3, #19
 8016c84:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
                }
            }
            break;
 8016c88:	e031      	b.n	8016cee <LoRaMacMlmeRequest+0x2d2>
        }
        case MLME_BEACON_TIMING:
        {
            // LoRaMac will send this command piggy-pack
            status = LORAMAC_STATUS_OK;
 8016c8a:	2300      	movs	r3, #0
 8016c8c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
            if( LoRaMacCommandsAddCmd( MOTE_MAC_BEACON_TIMING_REQ, macCmdPayload, 0 ) != LORAMAC_COMMANDS_SUCCESS )
 8016c90:	f107 031c 	add.w	r3, r7, #28
 8016c94:	2200      	movs	r2, #0
 8016c96:	4619      	mov	r1, r3
 8016c98:	2012      	movs	r0, #18
 8016c9a:	f000 fcbd 	bl	8017618 <LoRaMacCommandsAddCmd>
 8016c9e:	4603      	mov	r3, r0
 8016ca0:	2b00      	cmp	r3, #0
 8016ca2:	d026      	beq.n	8016cf2 <LoRaMacMlmeRequest+0x2d6>
            {
                status = LORAMAC_STATUS_MAC_COMMAD_ERROR;
 8016ca4:	2313      	movs	r3, #19
 8016ca6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
            }
            break;
 8016caa:	e022      	b.n	8016cf2 <LoRaMacMlmeRequest+0x2d6>
        }
        case MLME_BEACON_ACQUISITION:
        {
            // Apply the request
            queueElement.RestrictCommonReadyToHandle = true;
 8016cac:	2301      	movs	r3, #1
 8016cae:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

            if( LoRaMacClassBIsAcquisitionInProgress( ) == false )
 8016cb2:	f000 fab1 	bl	8017218 <LoRaMacClassBIsAcquisitionInProgress>
 8016cb6:	4603      	mov	r3, r0
 8016cb8:	f083 0301 	eor.w	r3, r3, #1
 8016cbc:	b2db      	uxtb	r3, r3
 8016cbe:	2b00      	cmp	r3, #0
 8016cc0:	d009      	beq.n	8016cd6 <LoRaMacMlmeRequest+0x2ba>
            {
                // Start class B algorithm
                LoRaMacClassBSetBeaconState( BEACON_STATE_ACQUISITION );
 8016cc2:	2000      	movs	r0, #0
 8016cc4:	f000 fa8a 	bl	80171dc <LoRaMacClassBSetBeaconState>
                LoRaMacClassBBeaconTimerEvent( NULL );
 8016cc8:	2000      	movs	r0, #0
 8016cca:	f000 faac 	bl	8017226 <LoRaMacClassBBeaconTimerEvent>

                status = LORAMAC_STATUS_OK;
 8016cce:	2300      	movs	r3, #0
 8016cd0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
            }
            else
            {
                status = LORAMAC_STATUS_BUSY;
            }
            break;
 8016cd4:	e00e      	b.n	8016cf4 <LoRaMacMlmeRequest+0x2d8>
                status = LORAMAC_STATUS_BUSY;
 8016cd6:	2301      	movs	r3, #1
 8016cd8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
            break;
 8016cdc:	e00a      	b.n	8016cf4 <LoRaMacMlmeRequest+0x2d8>
        }
        default:
            break;
 8016cde:	bf00      	nop
 8016ce0:	e008      	b.n	8016cf4 <LoRaMacMlmeRequest+0x2d8>
            break;
 8016ce2:	bf00      	nop
 8016ce4:	e006      	b.n	8016cf4 <LoRaMacMlmeRequest+0x2d8>
            break;
 8016ce6:	bf00      	nop
 8016ce8:	e004      	b.n	8016cf4 <LoRaMacMlmeRequest+0x2d8>
            break;
 8016cea:	bf00      	nop
 8016cec:	e002      	b.n	8016cf4 <LoRaMacMlmeRequest+0x2d8>
            break;
 8016cee:	bf00      	nop
 8016cf0:	e000      	b.n	8016cf4 <LoRaMacMlmeRequest+0x2d8>
            break;
 8016cf2:	bf00      	nop
    }

    // Fill return structure
    mlmeRequest->ReqReturn.DutyCycleWaitTime = MacCtx.DutyCycleWaitTime;
 8016cf4:	4b13      	ldr	r3, [pc, #76]	; (8016d44 <LoRaMacMlmeRequest+0x328>)
 8016cf6:	f8d3 2494 	ldr.w	r2, [r3, #1172]	; 0x494
 8016cfa:	687b      	ldr	r3, [r7, #4]
 8016cfc:	611a      	str	r2, [r3, #16]

    if( status != LORAMAC_STATUS_OK )
 8016cfe:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8016d02:	2b00      	cmp	r3, #0
 8016d04:	d010      	beq.n	8016d28 <LoRaMacMlmeRequest+0x30c>
    {
        if( LoRaMacConfirmQueueGetCnt( ) == 0 )
 8016d06:	f001 f82b 	bl	8017d60 <LoRaMacConfirmQueueGetCnt>
 8016d0a:	4603      	mov	r3, r0
 8016d0c:	2b00      	cmp	r3, #0
 8016d0e:	d110      	bne.n	8016d32 <LoRaMacMlmeRequest+0x316>
        {
            MacCtx.NodeAckRequested = false;
 8016d10:	4b0c      	ldr	r3, [pc, #48]	; (8016d44 <LoRaMacMlmeRequest+0x328>)
 8016d12:	2200      	movs	r2, #0
 8016d14:	f883 241a 	strb.w	r2, [r3, #1050]	; 0x41a
            MacCtx.MacFlags.Bits.MlmeReq = 0;
 8016d18:	4a0a      	ldr	r2, [pc, #40]	; (8016d44 <LoRaMacMlmeRequest+0x328>)
 8016d1a:	f892 3491 	ldrb.w	r3, [r2, #1169]	; 0x491
 8016d1e:	f36f 0382 	bfc	r3, #2, #1
 8016d22:	f882 3491 	strb.w	r3, [r2, #1169]	; 0x491
 8016d26:	e004      	b.n	8016d32 <LoRaMacMlmeRequest+0x316>
        }
    }
    else
    {
        LoRaMacConfirmQueueAdd( &queueElement );
 8016d28:	f107 0320 	add.w	r3, r7, #32
 8016d2c:	4618      	mov	r0, r3
 8016d2e:	f000 fec3 	bl	8017ab8 <LoRaMacConfirmQueueAdd>
    }
    return status;
 8016d32:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 8016d36:	4618      	mov	r0, r3
 8016d38:	3728      	adds	r7, #40	; 0x28
 8016d3a:	46bd      	mov	sp, r7
 8016d3c:	bd80      	pop	{r7, pc}
 8016d3e:	bf00      	nop
 8016d40:	20000d68 	.word	0x20000d68
 8016d44:	20000914 	.word	0x20000914
 8016d48:	20000e30 	.word	0x20000e30

08016d4c <LoRaMacMcpsRequest>:

LoRaMacStatus_t LoRaMacMcpsRequest( McpsReq_t* mcpsRequest, bool allowDelayedTx )
{
 8016d4c:	b5b0      	push	{r4, r5, r7, lr}
 8016d4e:	b092      	sub	sp, #72	; 0x48
 8016d50:	af02      	add	r7, sp, #8
 8016d52:	6078      	str	r0, [r7, #4]
 8016d54:	460b      	mov	r3, r1
 8016d56:	70fb      	strb	r3, [r7, #3]
    GetPhyParams_t getPhy;
    PhyParam_t phyParam;
    LoRaMacStatus_t status = LORAMAC_STATUS_SERVICE_UNKNOWN;
 8016d58:	2302      	movs	r3, #2
 8016d5a:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
    LoRaMacHeader_t macHdr;
    VerifyParams_t verify;
    uint8_t fPort = 0;
 8016d5e:	2300      	movs	r3, #0
 8016d60:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
    void* fBuffer = NULL;
 8016d64:	2300      	movs	r3, #0
 8016d66:	63bb      	str	r3, [r7, #56]	; 0x38
    uint16_t fBufferSize;
    int8_t datarate = DR_0;
 8016d68:	2300      	movs	r3, #0
 8016d6a:	f887 3035 	strb.w	r3, [r7, #53]	; 0x35
    bool readyToSend = false;
 8016d6e:	2300      	movs	r3, #0
 8016d70:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34

    if( mcpsRequest == NULL )
 8016d74:	687b      	ldr	r3, [r7, #4]
 8016d76:	2b00      	cmp	r3, #0
 8016d78:	d101      	bne.n	8016d7e <LoRaMacMcpsRequest+0x32>
    {
        return LORAMAC_STATUS_PARAMETER_INVALID;
 8016d7a:	2303      	movs	r3, #3
 8016d7c:	e113      	b.n	8016fa6 <LoRaMacMcpsRequest+0x25a>
        }
    }
#elif (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    // Initialize mcpsRequest->ReqReturn.DutyCycleWaitTime to 0 in order to
    // return a valid value in case the MAC is busy.
    mcpsRequest->ReqReturn.DutyCycleWaitTime = 0;
 8016d7e:	687b      	ldr	r3, [r7, #4]
 8016d80:	2200      	movs	r2, #0
 8016d82:	611a      	str	r2, [r3, #16]

    if( LoRaMacIsBusy( ) == true )
 8016d84:	f7fc f9e2 	bl	801314c <LoRaMacIsBusy>
 8016d88:	4603      	mov	r3, r0
 8016d8a:	2b00      	cmp	r3, #0
 8016d8c:	d001      	beq.n	8016d92 <LoRaMacMcpsRequest+0x46>
    {
        return LORAMAC_STATUS_BUSY;
 8016d8e:	2301      	movs	r3, #1
 8016d90:	e109      	b.n	8016fa6 <LoRaMacMcpsRequest+0x25a>
    }

    McpsReq_t request = *mcpsRequest;
 8016d92:	687b      	ldr	r3, [r7, #4]
 8016d94:	f107 040c 	add.w	r4, r7, #12
 8016d98:	461d      	mov	r5, r3
 8016d9a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8016d9c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8016d9e:	682b      	ldr	r3, [r5, #0]
 8016da0:	6023      	str	r3, [r4, #0]

    macHdr.Value = 0;
 8016da2:	2300      	movs	r3, #0
 8016da4:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
    memset1( ( uint8_t* ) &MacCtx.McpsConfirm, 0, sizeof( MacCtx.McpsConfirm ) );
 8016da8:	2214      	movs	r2, #20
 8016daa:	2100      	movs	r1, #0
 8016dac:	4880      	ldr	r0, [pc, #512]	; (8016fb0 <LoRaMacMcpsRequest+0x264>)
 8016dae:	f004 fdd3 	bl	801b958 <memset1>
    MacCtx.McpsConfirm.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 8016db2:	4b80      	ldr	r3, [pc, #512]	; (8016fb4 <LoRaMacMcpsRequest+0x268>)
 8016db4:	2201      	movs	r2, #1
 8016db6:	f883 2441 	strb.w	r2, [r3, #1089]	; 0x441

    // Apply confirmed downlinks, if the device has not received a valid
    // downlink after a join accept.
    if( ( Nvm.MacGroup2.NetworkActivation == ACTIVATION_TYPE_OTAA ) &&
 8016dba:	4b7f      	ldr	r3, [pc, #508]	; (8016fb8 <LoRaMacMcpsRequest+0x26c>)
 8016dbc:	f893 3130 	ldrb.w	r3, [r3, #304]	; 0x130
 8016dc0:	2b02      	cmp	r3, #2
 8016dc2:	d111      	bne.n	8016de8 <LoRaMacMcpsRequest+0x9c>
        ( Nvm.MacGroup2.DeviceClass == CLASS_C ) &&
 8016dc4:	4b7c      	ldr	r3, [pc, #496]	; (8016fb8 <LoRaMacMcpsRequest+0x26c>)
 8016dc6:	f893 3118 	ldrb.w	r3, [r3, #280]	; 0x118
    if( ( Nvm.MacGroup2.NetworkActivation == ACTIVATION_TYPE_OTAA ) &&
 8016dca:	2b02      	cmp	r3, #2
 8016dcc:	d10c      	bne.n	8016de8 <LoRaMacMcpsRequest+0x9c>
        ( Nvm.MacGroup2.DownlinkReceived == false ) &&
 8016dce:	4b7a      	ldr	r3, [pc, #488]	; (8016fb8 <LoRaMacMcpsRequest+0x26c>)
 8016dd0:	f893 311e 	ldrb.w	r3, [r3, #286]	; 0x11e
 8016dd4:	f083 0301 	eor.w	r3, r3, #1
 8016dd8:	b2db      	uxtb	r3, r3
        ( Nvm.MacGroup2.DeviceClass == CLASS_C ) &&
 8016dda:	2b00      	cmp	r3, #0
 8016ddc:	d004      	beq.n	8016de8 <LoRaMacMcpsRequest+0x9c>
        ( request.Type == MCPS_UNCONFIRMED ) )
 8016dde:	7b3b      	ldrb	r3, [r7, #12]
        ( Nvm.MacGroup2.DownlinkReceived == false ) &&
 8016de0:	2b00      	cmp	r3, #0
 8016de2:	d101      	bne.n	8016de8 <LoRaMacMcpsRequest+0x9c>
    {
        request.Type = MCPS_CONFIRMED;
 8016de4:	2301      	movs	r3, #1
 8016de6:	733b      	strb	r3, [r7, #12]
    }

    switch( request.Type )
 8016de8:	7b3b      	ldrb	r3, [r7, #12]
 8016dea:	2b03      	cmp	r3, #3
 8016dec:	d030      	beq.n	8016e50 <LoRaMacMcpsRequest+0x104>
 8016dee:	2b03      	cmp	r3, #3
 8016df0:	dc3f      	bgt.n	8016e72 <LoRaMacMcpsRequest+0x126>
 8016df2:	2b00      	cmp	r3, #0
 8016df4:	d002      	beq.n	8016dfc <LoRaMacMcpsRequest+0xb0>
 8016df6:	2b01      	cmp	r3, #1
 8016df8:	d015      	beq.n	8016e26 <LoRaMacMcpsRequest+0xda>
            fBufferSize = request.Req.Proprietary.fBufferSize;
            datarate = request.Req.Proprietary.Datarate;
            break;
        }
        default:
            break;
 8016dfa:	e03a      	b.n	8016e72 <LoRaMacMcpsRequest+0x126>
            readyToSend = true;
 8016dfc:	2301      	movs	r3, #1
 8016dfe:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34
            macHdr.Bits.MType = FRAME_TYPE_DATA_UNCONFIRMED_UP;
 8016e02:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8016e06:	2202      	movs	r2, #2
 8016e08:	f362 1347 	bfi	r3, r2, #5, #3
 8016e0c:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
            fPort = request.Req.Unconfirmed.fPort;
 8016e10:	7c3b      	ldrb	r3, [r7, #16]
 8016e12:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
            fBuffer = request.Req.Unconfirmed.fBuffer;
 8016e16:	697b      	ldr	r3, [r7, #20]
 8016e18:	63bb      	str	r3, [r7, #56]	; 0x38
            fBufferSize = request.Req.Unconfirmed.fBufferSize;
 8016e1a:	8b3b      	ldrh	r3, [r7, #24]
 8016e1c:	86fb      	strh	r3, [r7, #54]	; 0x36
            datarate = request.Req.Unconfirmed.Datarate;
 8016e1e:	7ebb      	ldrb	r3, [r7, #26]
 8016e20:	f887 3035 	strb.w	r3, [r7, #53]	; 0x35
            break;
 8016e24:	e026      	b.n	8016e74 <LoRaMacMcpsRequest+0x128>
            readyToSend = true;
 8016e26:	2301      	movs	r3, #1
 8016e28:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34
            macHdr.Bits.MType = FRAME_TYPE_DATA_CONFIRMED_UP;
 8016e2c:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8016e30:	2204      	movs	r2, #4
 8016e32:	f362 1347 	bfi	r3, r2, #5, #3
 8016e36:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
            fPort = request.Req.Confirmed.fPort;
 8016e3a:	7c3b      	ldrb	r3, [r7, #16]
 8016e3c:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
            fBuffer = request.Req.Confirmed.fBuffer;
 8016e40:	697b      	ldr	r3, [r7, #20]
 8016e42:	63bb      	str	r3, [r7, #56]	; 0x38
            fBufferSize = request.Req.Confirmed.fBufferSize;
 8016e44:	8b3b      	ldrh	r3, [r7, #24]
 8016e46:	86fb      	strh	r3, [r7, #54]	; 0x36
            datarate = request.Req.Confirmed.Datarate;
 8016e48:	7ebb      	ldrb	r3, [r7, #26]
 8016e4a:	f887 3035 	strb.w	r3, [r7, #53]	; 0x35
            break;
 8016e4e:	e011      	b.n	8016e74 <LoRaMacMcpsRequest+0x128>
            readyToSend = true;
 8016e50:	2301      	movs	r3, #1
 8016e52:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34
            macHdr.Bits.MType = FRAME_TYPE_PROPRIETARY;
 8016e56:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8016e5a:	f043 03e0 	orr.w	r3, r3, #224	; 0xe0
 8016e5e:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
            fBuffer = request.Req.Proprietary.fBuffer;
 8016e62:	693b      	ldr	r3, [r7, #16]
 8016e64:	63bb      	str	r3, [r7, #56]	; 0x38
            fBufferSize = request.Req.Proprietary.fBufferSize;
 8016e66:	8abb      	ldrh	r3, [r7, #20]
 8016e68:	86fb      	strh	r3, [r7, #54]	; 0x36
            datarate = request.Req.Proprietary.Datarate;
 8016e6a:	7dbb      	ldrb	r3, [r7, #22]
 8016e6c:	f887 3035 	strb.w	r3, [r7, #53]	; 0x35
            break;
 8016e70:	e000      	b.n	8016e74 <LoRaMacMcpsRequest+0x128>
            break;
 8016e72:	bf00      	nop
    }

    // Make sure that the input datarate is compliant
    // to the regional specification.
    getPhy.Attribute = PHY_MIN_TX_DR;
 8016e74:	2302      	movs	r3, #2
 8016e76:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
    getPhy.UplinkDwellTime = Nvm.MacGroup2.MacParams.UplinkDwellTime;
 8016e7a:	4b4f      	ldr	r3, [pc, #316]	; (8016fb8 <LoRaMacMcpsRequest+0x26c>)
 8016e7c:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 8016e80:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 8016e84:	4b4c      	ldr	r3, [pc, #304]	; (8016fb8 <LoRaMacMcpsRequest+0x26c>)
 8016e86:	f893 3048 	ldrb.w	r3, [r3, #72]	; 0x48
 8016e8a:	f107 022c 	add.w	r2, r7, #44	; 0x2c
 8016e8e:	4611      	mov	r1, r2
 8016e90:	4618      	mov	r0, r3
 8016e92:	f002 f96e 	bl	8019172 <RegionGetPhyParam>
 8016e96:	4603      	mov	r3, r0
 8016e98:	62bb      	str	r3, [r7, #40]	; 0x28
    // Apply the minimum possible datarate.
    // Some regions have limitations for the minimum datarate.
    datarate = MAX( datarate, ( int8_t )phyParam.Value );
 8016e9a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8016e9c:	b25b      	sxtb	r3, r3
 8016e9e:	f997 2035 	ldrsb.w	r2, [r7, #53]	; 0x35
 8016ea2:	4293      	cmp	r3, r2
 8016ea4:	bfb8      	it	lt
 8016ea6:	4613      	movlt	r3, r2
 8016ea8:	f887 3035 	strb.w	r3, [r7, #53]	; 0x35

    // Apply minimum datarate in this special case.
    if( CheckForMinimumAbpDatarate( Nvm.MacGroup2.AdrCtrlOn, Nvm.MacGroup2.NetworkActivation,
 8016eac:	4b42      	ldr	r3, [pc, #264]	; (8016fb8 <LoRaMacMcpsRequest+0x26c>)
 8016eae:	f893 311a 	ldrb.w	r3, [r3, #282]	; 0x11a
 8016eb2:	4a41      	ldr	r2, [pc, #260]	; (8016fb8 <LoRaMacMcpsRequest+0x26c>)
 8016eb4:	f892 1130 	ldrb.w	r1, [r2, #304]	; 0x130
 8016eb8:	4a3f      	ldr	r2, [pc, #252]	; (8016fb8 <LoRaMacMcpsRequest+0x26c>)
 8016eba:	f892 211d 	ldrb.w	r2, [r2, #285]	; 0x11d
 8016ebe:	4618      	mov	r0, r3
 8016ec0:	f7fc fae0 	bl	8013484 <CheckForMinimumAbpDatarate>
 8016ec4:	4603      	mov	r3, r0
 8016ec6:	2b00      	cmp	r3, #0
 8016ec8:	d002      	beq.n	8016ed0 <LoRaMacMcpsRequest+0x184>
                                    Nvm.MacGroup2.ChannelsDatarateChangedLinkAdrReq ) == true )
    {
        datarate = ( int8_t )phyParam.Value;
 8016eca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8016ecc:	f887 3035 	strb.w	r3, [r7, #53]	; 0x35
    }

    if( readyToSend == true )
 8016ed0:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 8016ed4:	2b00      	cmp	r3, #0
 8016ed6:	d05f      	beq.n	8016f98 <LoRaMacMcpsRequest+0x24c>
    {
        if( ( Nvm.MacGroup2.AdrCtrlOn == false ) ||
 8016ed8:	4b37      	ldr	r3, [pc, #220]	; (8016fb8 <LoRaMacMcpsRequest+0x26c>)
 8016eda:	f893 311a 	ldrb.w	r3, [r3, #282]	; 0x11a
 8016ede:	f083 0301 	eor.w	r3, r3, #1
 8016ee2:	b2db      	uxtb	r3, r3
 8016ee4:	2b00      	cmp	r3, #0
 8016ee6:	d10e      	bne.n	8016f06 <LoRaMacMcpsRequest+0x1ba>
            ( CheckForMinimumAbpDatarate( Nvm.MacGroup2.AdrCtrlOn, Nvm.MacGroup2.NetworkActivation,
 8016ee8:	4b33      	ldr	r3, [pc, #204]	; (8016fb8 <LoRaMacMcpsRequest+0x26c>)
 8016eea:	f893 311a 	ldrb.w	r3, [r3, #282]	; 0x11a
 8016eee:	4a32      	ldr	r2, [pc, #200]	; (8016fb8 <LoRaMacMcpsRequest+0x26c>)
 8016ef0:	f892 1130 	ldrb.w	r1, [r2, #304]	; 0x130
 8016ef4:	4a30      	ldr	r2, [pc, #192]	; (8016fb8 <LoRaMacMcpsRequest+0x26c>)
 8016ef6:	f892 211d 	ldrb.w	r2, [r2, #285]	; 0x11d
 8016efa:	4618      	mov	r0, r3
 8016efc:	f7fc fac2 	bl	8013484 <CheckForMinimumAbpDatarate>
 8016f00:	4603      	mov	r3, r0
        if( ( Nvm.MacGroup2.AdrCtrlOn == false ) ||
 8016f02:	2b00      	cmp	r3, #0
 8016f04:	d01c      	beq.n	8016f40 <LoRaMacMcpsRequest+0x1f4>
                                          Nvm.MacGroup2.ChannelsDatarateChangedLinkAdrReq ) == true ) )
        {
            verify.DatarateParams.Datarate = datarate;
 8016f06:	f897 3035 	ldrb.w	r3, [r7, #53]	; 0x35
 8016f0a:	f887 3020 	strb.w	r3, [r7, #32]
            verify.DatarateParams.UplinkDwellTime = Nvm.MacGroup2.MacParams.UplinkDwellTime;
 8016f0e:	4b2a      	ldr	r3, [pc, #168]	; (8016fb8 <LoRaMacMcpsRequest+0x26c>)
 8016f10:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 8016f14:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22

            if( RegionVerify( Nvm.MacGroup2.Region, &verify, PHY_TX_DR ) == true )
 8016f18:	4b27      	ldr	r3, [pc, #156]	; (8016fb8 <LoRaMacMcpsRequest+0x26c>)
 8016f1a:	f893 3048 	ldrb.w	r3, [r3, #72]	; 0x48
 8016f1e:	f107 0120 	add.w	r1, r7, #32
 8016f22:	2205      	movs	r2, #5
 8016f24:	4618      	mov	r0, r3
 8016f26:	f002 f95f 	bl	80191e8 <RegionVerify>
 8016f2a:	4603      	mov	r3, r0
 8016f2c:	2b00      	cmp	r3, #0
 8016f2e:	d005      	beq.n	8016f3c <LoRaMacMcpsRequest+0x1f0>
            {
                Nvm.MacGroup1.ChannelsDatarate = verify.DatarateParams.Datarate;
 8016f30:	f997 2020 	ldrsb.w	r2, [r7, #32]
 8016f34:	4b20      	ldr	r3, [pc, #128]	; (8016fb8 <LoRaMacMcpsRequest+0x26c>)
 8016f36:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
 8016f3a:	e001      	b.n	8016f40 <LoRaMacMcpsRequest+0x1f4>
            }
            else
            {
                return LORAMAC_STATUS_PARAMETER_INVALID;
 8016f3c:	2303      	movs	r3, #3
 8016f3e:	e032      	b.n	8016fa6 <LoRaMacMcpsRequest+0x25a>
            }
        }

        // Verification of response timeout for class b and class c
        LoRaMacHandleResponseTimeout( Nvm.MacGroup2.MacParams.RxBCTimeout,
 8016f40:	4b1d      	ldr	r3, [pc, #116]	; (8016fb8 <LoRaMacMcpsRequest+0x26c>)
 8016f42:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8016f46:	4a1b      	ldr	r2, [pc, #108]	; (8016fb4 <LoRaMacMcpsRequest+0x268>)
 8016f48:	f8d2 2498 	ldr.w	r2, [r2, #1176]	; 0x498
 8016f4c:	4611      	mov	r1, r2
 8016f4e:	4618      	mov	r0, r3
 8016f50:	f7fc fb84 	bl	801365c <LoRaMacHandleResponseTimeout>
                                      MacCtx.ResponseTimeoutStartTime );

        status = Send( &macHdr, fPort, fBuffer, fBufferSize, allowDelayedTx );
 8016f54:	8efa      	ldrh	r2, [r7, #54]	; 0x36
 8016f56:	f897 103e 	ldrb.w	r1, [r7, #62]	; 0x3e
 8016f5a:	f107 0024 	add.w	r0, r7, #36	; 0x24
 8016f5e:	78fb      	ldrb	r3, [r7, #3]
 8016f60:	9300      	str	r3, [sp, #0]
 8016f62:	4613      	mov	r3, r2
 8016f64:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8016f66:	f7fd fb23 	bl	80145b0 <Send>
 8016f6a:	4603      	mov	r3, r0
 8016f6c:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
        if( status == LORAMAC_STATUS_OK )
 8016f70:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8016f74:	2b00      	cmp	r3, #0
 8016f76:	d10b      	bne.n	8016f90 <LoRaMacMcpsRequest+0x244>
        {
            MacCtx.McpsConfirm.McpsRequest = request.Type;
 8016f78:	7b3a      	ldrb	r2, [r7, #12]
 8016f7a:	4b0e      	ldr	r3, [pc, #56]	; (8016fb4 <LoRaMacMcpsRequest+0x268>)
 8016f7c:	f883 2440 	strb.w	r2, [r3, #1088]	; 0x440
            MacCtx.MacFlags.Bits.McpsReq = 1;
 8016f80:	4a0c      	ldr	r2, [pc, #48]	; (8016fb4 <LoRaMacMcpsRequest+0x268>)
 8016f82:	f892 3491 	ldrb.w	r3, [r2, #1169]	; 0x491
 8016f86:	f043 0301 	orr.w	r3, r3, #1
 8016f8a:	f882 3491 	strb.w	r3, [r2, #1169]	; 0x491
 8016f8e:	e003      	b.n	8016f98 <LoRaMacMcpsRequest+0x24c>
        }
        else
        {
            MacCtx.NodeAckRequested = false;
 8016f90:	4b08      	ldr	r3, [pc, #32]	; (8016fb4 <LoRaMacMcpsRequest+0x268>)
 8016f92:	2200      	movs	r2, #0
 8016f94:	f883 241a 	strb.w	r2, [r3, #1050]	; 0x41a
        }
    }
#endif /* LORAMAC_VERSION */

    // Fill return structure
    mcpsRequest->ReqReturn.DutyCycleWaitTime = MacCtx.DutyCycleWaitTime;
 8016f98:	4b06      	ldr	r3, [pc, #24]	; (8016fb4 <LoRaMacMcpsRequest+0x268>)
 8016f9a:	f8d3 2494 	ldr.w	r2, [r3, #1172]	; 0x494
 8016f9e:	687b      	ldr	r3, [r7, #4]
 8016fa0:	611a      	str	r2, [r3, #16]

    return status;
 8016fa2:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
}
 8016fa6:	4618      	mov	r0, r3
 8016fa8:	3740      	adds	r7, #64	; 0x40
 8016faa:	46bd      	mov	sp, r7
 8016fac:	bdb0      	pop	{r4, r5, r7, pc}
 8016fae:	bf00      	nop
 8016fb0:	20000d54 	.word	0x20000d54
 8016fb4:	20000914 	.word	0x20000914
 8016fb8:	20000e30 	.word	0x20000e30

08016fbc <LoRaMacTestSetDutyCycleOn>:
    OnMacProcessNotify( );
}
#endif /* LORAMAC_VERSION */

void LoRaMacTestSetDutyCycleOn( bool enable )
{
 8016fbc:	b580      	push	{r7, lr}
 8016fbe:	b084      	sub	sp, #16
 8016fc0:	af00      	add	r7, sp, #0
 8016fc2:	4603      	mov	r3, r0
 8016fc4:	71fb      	strb	r3, [r7, #7]
    VerifyParams_t verify;

    verify.DutyCycle = enable;
 8016fc6:	79fb      	ldrb	r3, [r7, #7]
 8016fc8:	733b      	strb	r3, [r7, #12]

    if( RegionVerify( Nvm.MacGroup2.Region, &verify, PHY_DUTY_CYCLE ) == true )
 8016fca:	4b0d      	ldr	r3, [pc, #52]	; (8017000 <LoRaMacTestSetDutyCycleOn+0x44>)
 8016fcc:	f893 3048 	ldrb.w	r3, [r3, #72]	; 0x48
 8016fd0:	f107 010c 	add.w	r1, r7, #12
 8016fd4:	220f      	movs	r2, #15
 8016fd6:	4618      	mov	r0, r3
 8016fd8:	f002 f906 	bl	80191e8 <RegionVerify>
 8016fdc:	4603      	mov	r3, r0
 8016fde:	2b00      	cmp	r3, #0
 8016fe0:	d00a      	beq.n	8016ff8 <LoRaMacTestSetDutyCycleOn+0x3c>
    {
        Nvm.MacGroup2.DutyCycleOn = enable;
 8016fe2:	4a07      	ldr	r2, [pc, #28]	; (8017000 <LoRaMacTestSetDutyCycleOn+0x44>)
 8016fe4:	79fb      	ldrb	r3, [r7, #7]
 8016fe6:	f882 311c 	strb.w	r3, [r2, #284]	; 0x11c
        // Handle NVM potential changes
        MacCtx.MacFlags.Bits.NvmHandle = 1;
 8016fea:	4a06      	ldr	r2, [pc, #24]	; (8017004 <LoRaMacTestSetDutyCycleOn+0x48>)
 8016fec:	f892 3491 	ldrb.w	r3, [r2, #1169]	; 0x491
 8016ff0:	f043 0320 	orr.w	r3, r3, #32
 8016ff4:	f882 3491 	strb.w	r3, [r2, #1169]	; 0x491
    }
}
 8016ff8:	bf00      	nop
 8016ffa:	3710      	adds	r7, #16
 8016ffc:	46bd      	mov	sp, r7
 8016ffe:	bd80      	pop	{r7, pc}
 8017000:	20000e30 	.word	0x20000e30
 8017004:	20000914 	.word	0x20000914

08017008 <LoRaMacDeInitialization>:

LoRaMacStatus_t LoRaMacDeInitialization( void )
{
 8017008:	b580      	push	{r7, lr}
 801700a:	af00      	add	r7, sp, #0
    // Check the current state of the LoRaMac
    if ( LoRaMacStop( ) == LORAMAC_STATUS_OK )
 801700c:	f7fe fe94 	bl	8015d38 <LoRaMacStop>
 8017010:	4603      	mov	r3, r0
 8017012:	2b00      	cmp	r3, #0
 8017014:	d112      	bne.n	801703c <LoRaMacDeInitialization+0x34>
    {
        // Stop Timers
        TimerStop( &MacCtx.TxDelayedTimer );
 8017016:	480b      	ldr	r0, [pc, #44]	; (8017044 <LoRaMacDeInitialization+0x3c>)
 8017018:	f008 fe1e 	bl	801fc58 <UTIL_TIMER_Stop>
        TimerStop( &MacCtx.RxWindowTimer1 );
 801701c:	480a      	ldr	r0, [pc, #40]	; (8017048 <LoRaMacDeInitialization+0x40>)
 801701e:	f008 fe1b 	bl	801fc58 <UTIL_TIMER_Stop>
        TimerStop( &MacCtx.RxWindowTimer2 );
 8017022:	480a      	ldr	r0, [pc, #40]	; (801704c <LoRaMacDeInitialization+0x44>)
 8017024:	f008 fe18 	bl	801fc58 <UTIL_TIMER_Stop>
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
        TimerStop( &MacCtx.AckTimeoutTimer );
#endif /* LORAMAC_VERSION */

        // Take care about class B
        LoRaMacClassBHaltBeaconing( );
 8017028:	f000 f94a 	bl	80172c0 <LoRaMacClassBHaltBeaconing>

        // Reset Mac parameters
        ResetMacParameters( false );
 801702c:	2000      	movs	r0, #0
 801702e:	f7fd fe1d 	bl	8014c6c <ResetMacParameters>

        // Switch off Radio
        Radio.Sleep( );
 8017032:	4b07      	ldr	r3, [pc, #28]	; (8017050 <LoRaMacDeInitialization+0x48>)
 8017034:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8017036:	4798      	blx	r3

        // Return success
        return LORAMAC_STATUS_OK;
 8017038:	2300      	movs	r3, #0
 801703a:	e000      	b.n	801703e <LoRaMacDeInitialization+0x36>
    }
    else
    {
        return LORAMAC_STATUS_BUSY;
 801703c:	2301      	movs	r3, #1
    }
}
 801703e:	4618      	mov	r0, r3
 8017040:	bd80      	pop	{r7, pc}
 8017042:	bf00      	nop
 8017044:	20000c7c 	.word	0x20000c7c
 8017048:	20000c94 	.word	0x20000c94
 801704c:	20000cac 	.word	0x20000cac
 8017050:	08021ecc 	.word	0x08021ecc

08017054 <LoRaMacAdrCalcNext>:
    return false;
}
#elif (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
bool LoRaMacAdrCalcNext( CalcNextAdrParams_t* adrNext, int8_t* drOut, int8_t* txPowOut,
                         uint8_t* nbTransOut, uint32_t* adrAckCounter )
{
 8017054:	b580      	push	{r7, lr}
 8017056:	b08c      	sub	sp, #48	; 0x30
 8017058:	af00      	add	r7, sp, #0
 801705a:	60f8      	str	r0, [r7, #12]
 801705c:	60b9      	str	r1, [r7, #8]
 801705e:	607a      	str	r2, [r7, #4]
 8017060:	603b      	str	r3, [r7, #0]
    bool adrAckReq = false;
 8017062:	2300      	movs	r3, #0
 8017064:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    int8_t datarate = adrNext->Datarate;
 8017068:	68fb      	ldr	r3, [r7, #12]
 801706a:	7b1b      	ldrb	r3, [r3, #12]
 801706c:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
    int8_t txPower = adrNext->TxPower;
 8017070:	68fb      	ldr	r3, [r7, #12]
 8017072:	7b5b      	ldrb	r3, [r3, #13]
 8017074:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
    uint8_t nbTrans = adrNext->NbTrans;
 8017078:	68fb      	ldr	r3, [r7, #12]
 801707a:	7b9b      	ldrb	r3, [r3, #14]
 801707c:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
    int8_t minTxDatarate;
    GetPhyParams_t getPhy;
    PhyParam_t phyParam;

    // Report back the adr ack counter
    *adrAckCounter = adrNext->AdrAckCounter;
 8017080:	68fb      	ldr	r3, [r7, #12]
 8017082:	685a      	ldr	r2, [r3, #4]
 8017084:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8017086:	601a      	str	r2, [r3, #0]

    if( adrNext->AdrEnabled == true )
 8017088:	68fb      	ldr	r3, [r7, #12]
 801708a:	785b      	ldrb	r3, [r3, #1]
 801708c:	2b00      	cmp	r3, #0
 801708e:	f000 8088 	beq.w	80171a2 <LoRaMacAdrCalcNext+0x14e>
    {
        // Query minimum TX Datarate
        getPhy.Attribute = PHY_MIN_TX_DR;
 8017092:	2302      	movs	r3, #2
 8017094:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
        getPhy.UplinkDwellTime = adrNext->UplinkDwellTime;
 8017098:	68fb      	ldr	r3, [r7, #12]
 801709a:	7bdb      	ldrb	r3, [r3, #15]
 801709c:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
        phyParam = RegionGetPhyParam( adrNext->Region, &getPhy );
 80170a0:	68fb      	ldr	r3, [r7, #12]
 80170a2:	7c1b      	ldrb	r3, [r3, #16]
 80170a4:	f107 0224 	add.w	r2, r7, #36	; 0x24
 80170a8:	4611      	mov	r1, r2
 80170aa:	4618      	mov	r0, r3
 80170ac:	f002 f861 	bl	8019172 <RegionGetPhyParam>
 80170b0:	4603      	mov	r3, r0
 80170b2:	623b      	str	r3, [r7, #32]
        minTxDatarate = phyParam.Value;
 80170b4:	6a3b      	ldr	r3, [r7, #32]
 80170b6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        datarate = MAX( datarate, minTxDatarate );
 80170ba:	f997 202b 	ldrsb.w	r2, [r7, #43]	; 0x2b
 80170be:	f997 302e 	ldrsb.w	r3, [r7, #46]	; 0x2e
 80170c2:	4293      	cmp	r3, r2
 80170c4:	bfb8      	it	lt
 80170c6:	4613      	movlt	r3, r2
 80170c8:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e

        // Verify if ADR ack req bit needs to be set.
        if( adrNext->AdrAckCounter >= adrNext->AdrAckLimit )
 80170cc:	68fb      	ldr	r3, [r7, #12]
 80170ce:	685b      	ldr	r3, [r3, #4]
 80170d0:	68fa      	ldr	r2, [r7, #12]
 80170d2:	8912      	ldrh	r2, [r2, #8]
 80170d4:	4293      	cmp	r3, r2
 80170d6:	d302      	bcc.n	80170de <LoRaMacAdrCalcNext+0x8a>
        {
            adrAckReq = true;
 80170d8:	2301      	movs	r3, #1
 80170da:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
        }

        // Verify, if we need to set the TX power to default
        if( adrNext->AdrAckCounter >= ( adrNext->AdrAckLimit + adrNext->AdrAckDelay ) )
 80170de:	68fb      	ldr	r3, [r7, #12]
 80170e0:	685b      	ldr	r3, [r3, #4]
 80170e2:	68fa      	ldr	r2, [r7, #12]
 80170e4:	8912      	ldrh	r2, [r2, #8]
 80170e6:	4611      	mov	r1, r2
 80170e8:	68fa      	ldr	r2, [r7, #12]
 80170ea:	8952      	ldrh	r2, [r2, #10]
 80170ec:	440a      	add	r2, r1
 80170ee:	4293      	cmp	r3, r2
 80170f0:	d30f      	bcc.n	8017112 <LoRaMacAdrCalcNext+0xbe>
        {
            // Set TX Power to default
            getPhy.Attribute = PHY_DEF_TX_POWER;
 80170f2:	230a      	movs	r3, #10
 80170f4:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
            phyParam = RegionGetPhyParam( adrNext->Region, &getPhy );
 80170f8:	68fb      	ldr	r3, [r7, #12]
 80170fa:	7c1b      	ldrb	r3, [r3, #16]
 80170fc:	f107 0224 	add.w	r2, r7, #36	; 0x24
 8017100:	4611      	mov	r1, r2
 8017102:	4618      	mov	r0, r3
 8017104:	f002 f835 	bl	8019172 <RegionGetPhyParam>
 8017108:	4603      	mov	r3, r0
 801710a:	623b      	str	r3, [r7, #32]
            txPower = phyParam.Value;
 801710c:	6a3b      	ldr	r3, [r7, #32]
 801710e:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
        }

        // Verify, if we need to decrease the data rate
        if( adrNext->AdrAckCounter >= ( uint32_t )( adrNext->AdrAckLimit + ( adrNext->AdrAckDelay << 1 ) ) )
 8017112:	68fb      	ldr	r3, [r7, #12]
 8017114:	685b      	ldr	r3, [r3, #4]
 8017116:	68fa      	ldr	r2, [r7, #12]
 8017118:	8912      	ldrh	r2, [r2, #8]
 801711a:	4611      	mov	r1, r2
 801711c:	68fa      	ldr	r2, [r7, #12]
 801711e:	8952      	ldrh	r2, [r2, #10]
 8017120:	0052      	lsls	r2, r2, #1
 8017122:	440a      	add	r2, r1
 8017124:	4293      	cmp	r3, r2
 8017126:	d33c      	bcc.n	80171a2 <LoRaMacAdrCalcNext+0x14e>
        {
            // Perform actions with every adrNext->AdrAckDelay only
            if( ( ( adrNext->AdrAckCounter - adrNext->AdrAckLimit ) % adrNext->AdrAckDelay ) == 0 )
 8017128:	68fb      	ldr	r3, [r7, #12]
 801712a:	685b      	ldr	r3, [r3, #4]
 801712c:	68fa      	ldr	r2, [r7, #12]
 801712e:	8912      	ldrh	r2, [r2, #8]
 8017130:	1a9b      	subs	r3, r3, r2
 8017132:	68fa      	ldr	r2, [r7, #12]
 8017134:	8952      	ldrh	r2, [r2, #10]
 8017136:	fbb3 f1f2 	udiv	r1, r3, r2
 801713a:	fb01 f202 	mul.w	r2, r1, r2
 801713e:	1a9b      	subs	r3, r3, r2
 8017140:	2b00      	cmp	r3, #0
 8017142:	d12e      	bne.n	80171a2 <LoRaMacAdrCalcNext+0x14e>
            {
                if( datarate == minTxDatarate )
 8017144:	f997 202e 	ldrsb.w	r2, [r7, #46]	; 0x2e
 8017148:	f997 302b 	ldrsb.w	r3, [r7, #43]	; 0x2b
 801714c:	429a      	cmp	r2, r3
 801714e:	d110      	bne.n	8017172 <LoRaMacAdrCalcNext+0x11e>
                {
                    // Restore the channel mask
                    if( adrNext->UpdateChanMask == true )
 8017150:	68fb      	ldr	r3, [r7, #12]
 8017152:	781b      	ldrb	r3, [r3, #0]
 8017154:	2b00      	cmp	r3, #0
 8017156:	d009      	beq.n	801716c <LoRaMacAdrCalcNext+0x118>
                    {
                        InitDefaultsParams_t params;
                        params.Type = INIT_TYPE_ACTIVATE_DEFAULT_CHANNELS;
 8017158:	2302      	movs	r3, #2
 801715a:	773b      	strb	r3, [r7, #28]
                        RegionInitDefaults( adrNext->Region, &params );
 801715c:	68fb      	ldr	r3, [r7, #12]
 801715e:	7c1b      	ldrb	r3, [r3, #16]
 8017160:	f107 0210 	add.w	r2, r7, #16
 8017164:	4611      	mov	r1, r2
 8017166:	4618      	mov	r0, r3
 8017168:	f002 f82c 	bl	80191c4 <RegionInitDefaults>
                    }

                    // Restore NbTrans
                    nbTrans = 1;
 801716c:	2301      	movs	r3, #1
 801716e:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
                }

                // Decrease the datarate
                getPhy.Attribute = PHY_NEXT_LOWER_TX_DR;
 8017172:	2321      	movs	r3, #33	; 0x21
 8017174:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
                getPhy.Datarate = datarate;
 8017178:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 801717c:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
                getPhy.UplinkDwellTime = adrNext->UplinkDwellTime;
 8017180:	68fb      	ldr	r3, [r7, #12]
 8017182:	7bdb      	ldrb	r3, [r3, #15]
 8017184:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
                phyParam = RegionGetPhyParam( adrNext->Region, &getPhy );
 8017188:	68fb      	ldr	r3, [r7, #12]
 801718a:	7c1b      	ldrb	r3, [r3, #16]
 801718c:	f107 0224 	add.w	r2, r7, #36	; 0x24
 8017190:	4611      	mov	r1, r2
 8017192:	4618      	mov	r0, r3
 8017194:	f001 ffed 	bl	8019172 <RegionGetPhyParam>
 8017198:	4603      	mov	r3, r0
 801719a:	623b      	str	r3, [r7, #32]
                datarate = phyParam.Value;
 801719c:	6a3b      	ldr	r3, [r7, #32]
 801719e:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
            }
        }
    }

    *drOut = datarate;
 80171a2:	68bb      	ldr	r3, [r7, #8]
 80171a4:	f897 202e 	ldrb.w	r2, [r7, #46]	; 0x2e
 80171a8:	701a      	strb	r2, [r3, #0]
    *txPowOut = txPower;
 80171aa:	687b      	ldr	r3, [r7, #4]
 80171ac:	f897 202d 	ldrb.w	r2, [r7, #45]	; 0x2d
 80171b0:	701a      	strb	r2, [r3, #0]
    *nbTransOut = nbTrans;
 80171b2:	683b      	ldr	r3, [r7, #0]
 80171b4:	f897 202c 	ldrb.w	r2, [r7, #44]	; 0x2c
 80171b8:	701a      	strb	r2, [r3, #0]
    return adrAckReq;
 80171ba:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 80171be:	4618      	mov	r0, r3
 80171c0:	3730      	adds	r7, #48	; 0x30
 80171c2:	46bd      	mov	sp, r7
 80171c4:	bd80      	pop	{r7, pc}

080171c6 <LoRaMacClassBInit>:
#endif /* LORAMAC_VERSION */

#endif /* LORAMAC_CLASSB_ENABLED */

void LoRaMacClassBInit( LoRaMacClassBParams_t *classBParams, LoRaMacClassBCallback_t *callbacks, LoRaMacClassBNvmData_t* nvm )
{
 80171c6:	b480      	push	{r7}
 80171c8:	b085      	sub	sp, #20
 80171ca:	af00      	add	r7, sp, #0
 80171cc:	60f8      	str	r0, [r7, #12]
 80171ce:	60b9      	str	r1, [r7, #8]
 80171d0:	607a      	str	r2, [r7, #4]
    TimerInit( &Ctx.PingSlotTimer, LoRaMacClassBPingSlotTimerEvent );
    TimerInit( &Ctx.MulticastSlotTimer, LoRaMacClassBMulticastSlotTimerEvent );

    InitClassB( );
#endif /* LORAMAC_CLASSB_ENABLED */
}
 80171d2:	bf00      	nop
 80171d4:	3714      	adds	r7, #20
 80171d6:	46bd      	mov	sp, r7
 80171d8:	bc80      	pop	{r7}
 80171da:	4770      	bx	lr

080171dc <LoRaMacClassBSetBeaconState>:

void LoRaMacClassBSetBeaconState( BeaconState_t beaconState )
{
 80171dc:	b480      	push	{r7}
 80171de:	b083      	sub	sp, #12
 80171e0:	af00      	add	r7, sp, #0
 80171e2:	4603      	mov	r3, r0
 80171e4:	71fb      	strb	r3, [r7, #7]
        {
            Ctx.BeaconState = beaconState;
        }
    }
#endif /* LORAMAC_CLASSB_ENABLED */
}
 80171e6:	bf00      	nop
 80171e8:	370c      	adds	r7, #12
 80171ea:	46bd      	mov	sp, r7
 80171ec:	bc80      	pop	{r7}
 80171ee:	4770      	bx	lr

080171f0 <LoRaMacClassBSetPingSlotState>:

void LoRaMacClassBSetPingSlotState( PingSlotState_t pingSlotState )
{
 80171f0:	b480      	push	{r7}
 80171f2:	b083      	sub	sp, #12
 80171f4:	af00      	add	r7, sp, #0
 80171f6:	4603      	mov	r3, r0
 80171f8:	71fb      	strb	r3, [r7, #7]
#if ( LORAMAC_CLASSB_ENABLED == 1 )
    Ctx.PingSlotState = pingSlotState;
#endif /* LORAMAC_CLASSB_ENABLED */
}
 80171fa:	bf00      	nop
 80171fc:	370c      	adds	r7, #12
 80171fe:	46bd      	mov	sp, r7
 8017200:	bc80      	pop	{r7}
 8017202:	4770      	bx	lr

08017204 <LoRaMacClassBSetMulticastSlotState>:

void LoRaMacClassBSetMulticastSlotState( PingSlotState_t multicastSlotState )
{
 8017204:	b480      	push	{r7}
 8017206:	b083      	sub	sp, #12
 8017208:	af00      	add	r7, sp, #0
 801720a:	4603      	mov	r3, r0
 801720c:	71fb      	strb	r3, [r7, #7]
#if ( LORAMAC_CLASSB_ENABLED == 1 )
    Ctx.MulticastSlotState = multicastSlotState;
#endif /* LORAMAC_CLASSB_ENABLED */
}
 801720e:	bf00      	nop
 8017210:	370c      	adds	r7, #12
 8017212:	46bd      	mov	sp, r7
 8017214:	bc80      	pop	{r7}
 8017216:	4770      	bx	lr

08017218 <LoRaMacClassBIsAcquisitionInProgress>:

bool LoRaMacClassBIsAcquisitionInProgress( void )
{
 8017218:	b480      	push	{r7}
 801721a:	af00      	add	r7, sp, #0
        // searches for a beacon.
        return true;
    }
    return false;
#else
    return false;
 801721c:	2300      	movs	r3, #0
#endif /* LORAMAC_CLASSB_ENABLED */
}
 801721e:	4618      	mov	r0, r3
 8017220:	46bd      	mov	sp, r7
 8017222:	bc80      	pop	{r7}
 8017224:	4770      	bx	lr

08017226 <LoRaMacClassBBeaconTimerEvent>:

void LoRaMacClassBBeaconTimerEvent( void* context )
{
 8017226:	b480      	push	{r7}
 8017228:	b083      	sub	sp, #12
 801722a:	af00      	add	r7, sp, #0
 801722c:	6078      	str	r0, [r7, #4]
    Ctx.BeaconCtx.TimeStamp = TimerGetCurrentTime( );
    TimerStop( &Ctx.BeaconTimer );
    LoRaMacClassBEvents.Events.Beacon = 1;
    OnClassBMacProcessNotify( );
#endif /* LORAMAC_CLASSB_ENABLED */
}
 801722e:	bf00      	nop
 8017230:	370c      	adds	r7, #12
 8017232:	46bd      	mov	sp, r7
 8017234:	bc80      	pop	{r7}
 8017236:	4770      	bx	lr

08017238 <LoRaMacClassBPingSlotTimerEvent>:
    }
}
#endif /* LORAMAC_CLASSB_ENABLED */

void LoRaMacClassBPingSlotTimerEvent( void* context )
{
 8017238:	b480      	push	{r7}
 801723a:	b083      	sub	sp, #12
 801723c:	af00      	add	r7, sp, #0
 801723e:	6078      	str	r0, [r7, #4]
#if ( LORAMAC_CLASSB_ENABLED == 1 )
    LoRaMacClassBEvents.Events.PingSlot = 1;

    OnClassBMacProcessNotify( );
#endif /* LORAMAC_CLASSB_ENABLED */
}
 8017240:	bf00      	nop
 8017242:	370c      	adds	r7, #12
 8017244:	46bd      	mov	sp, r7
 8017246:	bc80      	pop	{r7}
 8017248:	4770      	bx	lr

0801724a <LoRaMacClassBMulticastSlotTimerEvent>:
    }
}
#endif /* LORAMAC_CLASSB_ENABLED */

void LoRaMacClassBMulticastSlotTimerEvent( void* context )
{
 801724a:	b480      	push	{r7}
 801724c:	b083      	sub	sp, #12
 801724e:	af00      	add	r7, sp, #0
 8017250:	6078      	str	r0, [r7, #4]
#if ( LORAMAC_CLASSB_ENABLED == 1 )
    LoRaMacClassBEvents.Events.MulticastSlot = 1;

    OnClassBMacProcessNotify( );
#endif /* LORAMAC_CLASSB_ENABLED */
}
 8017252:	bf00      	nop
 8017254:	370c      	adds	r7, #12
 8017256:	46bd      	mov	sp, r7
 8017258:	bc80      	pop	{r7}
 801725a:	4770      	bx	lr

0801725c <LoRaMacClassBRxBeacon>:
    }
}
#endif /* LORAMAC_CLASSB_ENABLED */

bool LoRaMacClassBRxBeacon( uint8_t *payload, uint16_t size )
{
 801725c:	b480      	push	{r7}
 801725e:	b083      	sub	sp, #12
 8017260:	af00      	add	r7, sp, #0
 8017262:	6078      	str	r0, [r7, #4]
 8017264:	460b      	mov	r3, r1
 8017266:	807b      	strh	r3, [r7, #2]
        // valid beacon has been received.
        beaconProcessed = true;
    }
    return beaconProcessed;
#else
    return false;
 8017268:	2300      	movs	r3, #0
#endif /* LORAMAC_CLASSB_ENABLED */
}
 801726a:	4618      	mov	r0, r3
 801726c:	370c      	adds	r7, #12
 801726e:	46bd      	mov	sp, r7
 8017270:	bc80      	pop	{r7}
 8017272:	4770      	bx	lr

08017274 <LoRaMacClassBIsBeaconExpected>:

bool LoRaMacClassBIsBeaconExpected( void )
{
 8017274:	b480      	push	{r7}
 8017276:	af00      	add	r7, sp, #0
    {
        return true;
    }
    return false;
#else
    return false;
 8017278:	2300      	movs	r3, #0
#endif /* LORAMAC_CLASSB_ENABLED */
}
 801727a:	4618      	mov	r0, r3
 801727c:	46bd      	mov	sp, r7
 801727e:	bc80      	pop	{r7}
 8017280:	4770      	bx	lr

08017282 <LoRaMacClassBIsPingExpected>:

bool LoRaMacClassBIsPingExpected( void )
{
 8017282:	b480      	push	{r7}
 8017284:	af00      	add	r7, sp, #0
    {
        return true;
    }
    return false;
#else
    return false;
 8017286:	2300      	movs	r3, #0
#endif /* LORAMAC_CLASSB_ENABLED */
}
 8017288:	4618      	mov	r0, r3
 801728a:	46bd      	mov	sp, r7
 801728c:	bc80      	pop	{r7}
 801728e:	4770      	bx	lr

08017290 <LoRaMacClassBIsMulticastExpected>:

bool LoRaMacClassBIsMulticastExpected( void )
{
 8017290:	b480      	push	{r7}
 8017292:	af00      	add	r7, sp, #0
    {
        return true;
    }
    return false;
#else
    return false;
 8017294:	2300      	movs	r3, #0
#endif /* LORAMAC_CLASSB_ENABLED */
}
 8017296:	4618      	mov	r0, r3
 8017298:	46bd      	mov	sp, r7
 801729a:	bc80      	pop	{r7}
 801729c:	4770      	bx	lr

0801729e <LoRaMacClassBIsBeaconModeActive>:
    return false;
#endif /* LORAMAC_CLASSB_ENABLED */
}

bool LoRaMacClassBIsBeaconModeActive( void )
{
 801729e:	b480      	push	{r7}
 80172a0:	af00      	add	r7, sp, #0
    {
        return true;
    }
    return false;
#else
    return false;
 80172a2:	2300      	movs	r3, #0
#endif /* LORAMAC_CLASSB_ENABLED */
}
 80172a4:	4618      	mov	r0, r3
 80172a6:	46bd      	mov	sp, r7
 80172a8:	bc80      	pop	{r7}
 80172aa:	4770      	bx	lr

080172ac <LoRaMacClassBSetPingSlotInfo>:

void LoRaMacClassBSetPingSlotInfo( uint8_t periodicity )
{
 80172ac:	b480      	push	{r7}
 80172ae:	b083      	sub	sp, #12
 80172b0:	af00      	add	r7, sp, #0
 80172b2:	4603      	mov	r3, r0
 80172b4:	71fb      	strb	r3, [r7, #7]
#if ( LORAMAC_CLASSB_ENABLED == 1 )
    ClassBNvm->PingSlotCtx.PingNb = CalcPingNb( periodicity );
    ClassBNvm->PingSlotCtx.PingPeriod = CalcPingPeriod( ClassBNvm->PingSlotCtx.PingNb );
#endif /* LORAMAC_CLASSB_ENABLED */
}
 80172b6:	bf00      	nop
 80172b8:	370c      	adds	r7, #12
 80172ba:	46bd      	mov	sp, r7
 80172bc:	bc80      	pop	{r7}
 80172be:	4770      	bx	lr

080172c0 <LoRaMacClassBHaltBeaconing>:

void LoRaMacClassBHaltBeaconing( void )
{
 80172c0:	b480      	push	{r7}
 80172c2:	af00      	add	r7, sp, #0

        // Halt ping and multicast slot state machines
        LoRaMacClassBStopRxSlots( );
    }
#endif /* LORAMAC_CLASSB_ENABLED */
}
 80172c4:	bf00      	nop
 80172c6:	46bd      	mov	sp, r7
 80172c8:	bc80      	pop	{r7}
 80172ca:	4770      	bx	lr

080172cc <LoRaMacClassBResumeBeaconing>:

void LoRaMacClassBResumeBeaconing( void )
{
 80172cc:	b480      	push	{r7}
 80172ce:	af00      	add	r7, sp, #0
        }

        LoRaMacClassBBeaconTimerEvent( NULL );
    }
#endif /* LORAMAC_CLASSB_ENABLED */
}
 80172d0:	bf00      	nop
 80172d2:	46bd      	mov	sp, r7
 80172d4:	bc80      	pop	{r7}
 80172d6:	4770      	bx	lr

080172d8 <LoRaMacClassBSwitchClass>:

LoRaMacStatus_t LoRaMacClassBSwitchClass( DeviceClass_t nextClass )
{
 80172d8:	b480      	push	{r7}
 80172da:	b083      	sub	sp, #12
 80172dc:	af00      	add	r7, sp, #0
 80172de:	4603      	mov	r3, r0
 80172e0:	71fb      	strb	r3, [r7, #7]

        return LORAMAC_STATUS_OK;
    }
    return LORAMAC_STATUS_SERVICE_UNKNOWN;
#else
    return LORAMAC_STATUS_SERVICE_UNKNOWN;
 80172e2:	2302      	movs	r3, #2
#endif /* LORAMAC_CLASSB_ENABLED */
}
 80172e4:	4618      	mov	r0, r3
 80172e6:	370c      	adds	r7, #12
 80172e8:	46bd      	mov	sp, r7
 80172ea:	bc80      	pop	{r7}
 80172ec:	4770      	bx	lr

080172ee <LoRaMacClassBMibGetRequestConfirm>:

LoRaMacStatus_t LoRaMacClassBMibGetRequestConfirm( MibRequestConfirm_t *mibGet )
{
 80172ee:	b480      	push	{r7}
 80172f0:	b083      	sub	sp, #12
 80172f2:	af00      	add	r7, sp, #0
 80172f4:	6078      	str	r0, [r7, #4]
            break;
        }
    }
    return status;
#else
    return LORAMAC_STATUS_SERVICE_UNKNOWN;
 80172f6:	2302      	movs	r3, #2
#endif /* LORAMAC_CLASSB_ENABLED */
}
 80172f8:	4618      	mov	r0, r3
 80172fa:	370c      	adds	r7, #12
 80172fc:	46bd      	mov	sp, r7
 80172fe:	bc80      	pop	{r7}
 8017300:	4770      	bx	lr

08017302 <LoRaMacMibClassBSetRequestConfirm>:

LoRaMacStatus_t LoRaMacMibClassBSetRequestConfirm( MibRequestConfirm_t *mibSet )
{
 8017302:	b480      	push	{r7}
 8017304:	b083      	sub	sp, #12
 8017306:	af00      	add	r7, sp, #0
 8017308:	6078      	str	r0, [r7, #4]
            break;
        }
    }
    return status;
#else
    return LORAMAC_STATUS_SERVICE_UNKNOWN;
 801730a:	2302      	movs	r3, #2
#endif /* LORAMAC_CLASSB_ENABLED */
}
 801730c:	4618      	mov	r0, r3
 801730e:	370c      	adds	r7, #12
 8017310:	46bd      	mov	sp, r7
 8017312:	bc80      	pop	{r7}
 8017314:	4770      	bx	lr

08017316 <LoRaMacClassBPingSlotInfoAns>:

void LoRaMacClassBPingSlotInfoAns( void )
{
 8017316:	b480      	push	{r7}
 8017318:	af00      	add	r7, sp, #0
    {
        LoRaMacConfirmQueueSetStatus( LORAMAC_EVENT_INFO_STATUS_OK, MLME_PING_SLOT_INFO );
        ClassBNvm->PingSlotCtx.Ctrl.Assigned = 1;
    }
#endif /* LORAMAC_CLASSB_ENABLED */
}
 801731a:	bf00      	nop
 801731c:	46bd      	mov	sp, r7
 801731e:	bc80      	pop	{r7}
 8017320:	4770      	bx	lr

08017322 <LoRaMacClassBPingSlotChannelReq>:

uint8_t LoRaMacClassBPingSlotChannelReq( uint8_t datarate, uint32_t frequency )
{
 8017322:	b480      	push	{r7}
 8017324:	b083      	sub	sp, #12
 8017326:	af00      	add	r7, sp, #0
 8017328:	4603      	mov	r3, r0
 801732a:	6039      	str	r1, [r7, #0]
 801732c:	71fb      	strb	r3, [r7, #7]
        ClassBNvm->PingSlotCtx.Datarate = datarate;
    }

    return status;
#else
    return 0;
 801732e:	2300      	movs	r3, #0
#endif /* LORAMAC_CLASSB_ENABLED */
}
 8017330:	4618      	mov	r0, r3
 8017332:	370c      	adds	r7, #12
 8017334:	46bd      	mov	sp, r7
 8017336:	bc80      	pop	{r7}
 8017338:	4770      	bx	lr

0801733a <LoRaMacClassBBeaconTimingAns>:

void LoRaMacClassBBeaconTimingAns( uint16_t beaconTimingDelay, uint8_t beaconTimingChannel, TimerTime_t lastRxDone )
{
 801733a:	b480      	push	{r7}
 801733c:	b083      	sub	sp, #12
 801733e:	af00      	add	r7, sp, #0
 8017340:	4603      	mov	r3, r0
 8017342:	603a      	str	r2, [r7, #0]
 8017344:	80fb      	strh	r3, [r7, #6]
 8017346:	460b      	mov	r3, r1
 8017348:	717b      	strb	r3, [r7, #5]

        Ctx.LoRaMacClassBParams.MlmeConfirm->BeaconTimingDelay = Ctx.BeaconCtx.BeaconTimingDelay;
        Ctx.LoRaMacClassBParams.MlmeConfirm->BeaconTimingChannel = Ctx.BeaconCtx.BeaconTimingChannel;
    }
#endif /* LORAMAC_CLASSB_ENABLED */
}
 801734a:	bf00      	nop
 801734c:	370c      	adds	r7, #12
 801734e:	46bd      	mov	sp, r7
 8017350:	bc80      	pop	{r7}
 8017352:	4770      	bx	lr

08017354 <LoRaMacClassBDeviceTimeAns>:

void LoRaMacClassBDeviceTimeAns( void )
{
 8017354:	b480      	push	{r7}
 8017356:	af00      	add	r7, sp, #0
            Ctx.BeaconCtx.BeaconTime.SubSeconds = 0;
            LoRaMacConfirmQueueSetStatus( LORAMAC_EVENT_INFO_STATUS_OK, MLME_DEVICE_TIME );
        }
    }
#endif /* LORAMAC_CLASSB_ENABLED */
}
 8017358:	bf00      	nop
 801735a:	46bd      	mov	sp, r7
 801735c:	bc80      	pop	{r7}
 801735e:	4770      	bx	lr

08017360 <LoRaMacClassBBeaconFreqReq>:

bool LoRaMacClassBBeaconFreqReq( uint32_t frequency )
{
 8017360:	b480      	push	{r7}
 8017362:	b083      	sub	sp, #12
 8017364:	af00      	add	r7, sp, #0
 8017366:	6078      	str	r0, [r7, #4]
        ClassBNvm->BeaconCtx.Ctrl.CustomFreq = 0;
        return true;
    }
    return false;
#else
    return false;
 8017368:	2300      	movs	r3, #0
#endif /* LORAMAC_CLASSB_ENABLED */
}
 801736a:	4618      	mov	r0, r3
 801736c:	370c      	adds	r7, #12
 801736e:	46bd      	mov	sp, r7
 8017370:	bc80      	pop	{r7}
 8017372:	4770      	bx	lr

08017374 <LoRaMacClassBIsUplinkCollision>:

TimerTime_t LoRaMacClassBIsUplinkCollision( TimerTime_t txTimeOnAir )
{
 8017374:	b480      	push	{r7}
 8017376:	b083      	sub	sp, #12
 8017378:	af00      	add	r7, sp, #0
 801737a:	6078      	str	r0, [r7, #4]
    {// Next beacon will be sent during the next uplink.
        return CLASSB_BEACON_RESERVED;
    }
    return 0;
#else
    return 0;
 801737c:	2300      	movs	r3, #0
#endif /* LORAMAC_CLASSB_ENABLED */
}
 801737e:	4618      	mov	r0, r3
 8017380:	370c      	adds	r7, #12
 8017382:	46bd      	mov	sp, r7
 8017384:	bc80      	pop	{r7}
 8017386:	4770      	bx	lr

08017388 <LoRaMacClassBStopRxSlots>:

void LoRaMacClassBStopRxSlots( void )
{
 8017388:	b480      	push	{r7}
 801738a:	af00      	add	r7, sp, #0
    CRITICAL_SECTION_BEGIN( );
    LoRaMacClassBEvents.Events.PingSlot = 0;
    LoRaMacClassBEvents.Events.MulticastSlot = 0;
    CRITICAL_SECTION_END( );
#endif /* LORAMAC_CLASSB_ENABLED */
}
 801738c:	bf00      	nop
 801738e:	46bd      	mov	sp, r7
 8017390:	bc80      	pop	{r7}
 8017392:	4770      	bx	lr

08017394 <LoRaMacClassBSetFPendingBit>:
#endif /* LORAMAC_CLASSB_ENABLED */
}

#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
void LoRaMacClassBSetFPendingBit( uint32_t address, uint8_t fPendingSet )
{
 8017394:	b480      	push	{r7}
 8017396:	b083      	sub	sp, #12
 8017398:	af00      	add	r7, sp, #0
 801739a:	6078      	str	r0, [r7, #4]
 801739c:	460b      	mov	r3, r1
 801739e:	70fb      	strb	r3, [r7, #3]
            }
            cur++;
        }
    }
#endif /* LORAMAC_CLASSB_ENABLED */
}
 80173a0:	bf00      	nop
 80173a2:	370c      	adds	r7, #12
 80173a4:	46bd      	mov	sp, r7
 80173a6:	bc80      	pop	{r7}
 80173a8:	4770      	bx	lr

080173aa <LoRaMacClassBProcess>:
#endif /* LORAMAC_VERSION */

void LoRaMacClassBProcess( void )
{
 80173aa:	b480      	push	{r7}
 80173ac:	af00      	add	r7, sp, #0
        {
            LoRaMacClassBProcessMulticastSlot( );
        }
    }
#endif /* LORAMAC_CLASSB_ENABLED */
}
 80173ae:	bf00      	nop
 80173b0:	46bd      	mov	sp, r7
 80173b2:	bc80      	pop	{r7}
 80173b4:	4770      	bx	lr

080173b6 <IsSlotFree>:
 *
 * \param [in]    slot           - Slot to check
 * \retval                       - Status of the operation
 */
static bool IsSlotFree( const MacCommand_t* slot )
{
 80173b6:	b480      	push	{r7}
 80173b8:	b085      	sub	sp, #20
 80173ba:	af00      	add	r7, sp, #0
 80173bc:	6078      	str	r0, [r7, #4]
    uint8_t* mem = ( uint8_t* )slot;
 80173be:	687b      	ldr	r3, [r7, #4]
 80173c0:	60bb      	str	r3, [r7, #8]

    for( uint16_t size = 0; size < sizeof( MacCommand_t ); size++ )
 80173c2:	2300      	movs	r3, #0
 80173c4:	81fb      	strh	r3, [r7, #14]
 80173c6:	e00a      	b.n	80173de <IsSlotFree+0x28>
    {
        if( mem[size] != 0x00 )
 80173c8:	89fb      	ldrh	r3, [r7, #14]
 80173ca:	68ba      	ldr	r2, [r7, #8]
 80173cc:	4413      	add	r3, r2
 80173ce:	781b      	ldrb	r3, [r3, #0]
 80173d0:	2b00      	cmp	r3, #0
 80173d2:	d001      	beq.n	80173d8 <IsSlotFree+0x22>
        {
            return false;
 80173d4:	2300      	movs	r3, #0
 80173d6:	e006      	b.n	80173e6 <IsSlotFree+0x30>
    for( uint16_t size = 0; size < sizeof( MacCommand_t ); size++ )
 80173d8:	89fb      	ldrh	r3, [r7, #14]
 80173da:	3301      	adds	r3, #1
 80173dc:	81fb      	strh	r3, [r7, #14]
 80173de:	89fb      	ldrh	r3, [r7, #14]
 80173e0:	2b0f      	cmp	r3, #15
 80173e2:	d9f1      	bls.n	80173c8 <IsSlotFree+0x12>
        }
    }
    return true;
 80173e4:	2301      	movs	r3, #1
}
 80173e6:	4618      	mov	r0, r3
 80173e8:	3714      	adds	r7, #20
 80173ea:	46bd      	mov	sp, r7
 80173ec:	bc80      	pop	{r7}
 80173ee:	4770      	bx	lr

080173f0 <MallocNewMacCommandSlot>:
 * \brief Allocates a new MAC command memory slot
 *
 * \retval                       - Pointer to slot
 */
static MacCommand_t* MallocNewMacCommandSlot( void )
{
 80173f0:	b580      	push	{r7, lr}
 80173f2:	b082      	sub	sp, #8
 80173f4:	af00      	add	r7, sp, #0
    uint8_t itr = 0;
 80173f6:	2300      	movs	r3, #0
 80173f8:	71fb      	strb	r3, [r7, #7]

    while( IsSlotFree( ( const MacCommand_t* )&CommandsCtx.MacCommandSlots[itr] ) == false )
 80173fa:	e007      	b.n	801740c <MallocNewMacCommandSlot+0x1c>
    {
        itr++;
 80173fc:	79fb      	ldrb	r3, [r7, #7]
 80173fe:	3301      	adds	r3, #1
 8017400:	71fb      	strb	r3, [r7, #7]
        if( itr == NUM_OF_MAC_COMMANDS )
 8017402:	79fb      	ldrb	r3, [r7, #7]
 8017404:	2b20      	cmp	r3, #32
 8017406:	d101      	bne.n	801740c <MallocNewMacCommandSlot+0x1c>
        {
            return NULL;
 8017408:	2300      	movs	r3, #0
 801740a:	e012      	b.n	8017432 <MallocNewMacCommandSlot+0x42>
    while( IsSlotFree( ( const MacCommand_t* )&CommandsCtx.MacCommandSlots[itr] ) == false )
 801740c:	79fb      	ldrb	r3, [r7, #7]
 801740e:	011b      	lsls	r3, r3, #4
 8017410:	3308      	adds	r3, #8
 8017412:	4a0a      	ldr	r2, [pc, #40]	; (801743c <MallocNewMacCommandSlot+0x4c>)
 8017414:	4413      	add	r3, r2
 8017416:	4618      	mov	r0, r3
 8017418:	f7ff ffcd 	bl	80173b6 <IsSlotFree>
 801741c:	4603      	mov	r3, r0
 801741e:	f083 0301 	eor.w	r3, r3, #1
 8017422:	b2db      	uxtb	r3, r3
 8017424:	2b00      	cmp	r3, #0
 8017426:	d1e9      	bne.n	80173fc <MallocNewMacCommandSlot+0xc>
        }
    }

    return &CommandsCtx.MacCommandSlots[itr];
 8017428:	79fb      	ldrb	r3, [r7, #7]
 801742a:	011b      	lsls	r3, r3, #4
 801742c:	3308      	adds	r3, #8
 801742e:	4a03      	ldr	r2, [pc, #12]	; (801743c <MallocNewMacCommandSlot+0x4c>)
 8017430:	4413      	add	r3, r2
}
 8017432:	4618      	mov	r0, r3
 8017434:	3708      	adds	r7, #8
 8017436:	46bd      	mov	sp, r7
 8017438:	bd80      	pop	{r7, pc}
 801743a:	bf00      	nop
 801743c:	20001a70 	.word	0x20001a70

08017440 <FreeMacCommandSlot>:
 * \param [in]    slot           - Slot to free
 *
 * \retval                       - Status of the operation
 */
static bool FreeMacCommandSlot( MacCommand_t* slot )
{
 8017440:	b580      	push	{r7, lr}
 8017442:	b082      	sub	sp, #8
 8017444:	af00      	add	r7, sp, #0
 8017446:	6078      	str	r0, [r7, #4]
    if( slot == NULL )
 8017448:	687b      	ldr	r3, [r7, #4]
 801744a:	2b00      	cmp	r3, #0
 801744c:	d101      	bne.n	8017452 <FreeMacCommandSlot+0x12>
    {
        return false;
 801744e:	2300      	movs	r3, #0
 8017450:	e005      	b.n	801745e <FreeMacCommandSlot+0x1e>
    }

    memset1( ( uint8_t* )slot, 0x00, sizeof( MacCommand_t ) );
 8017452:	2210      	movs	r2, #16
 8017454:	2100      	movs	r1, #0
 8017456:	6878      	ldr	r0, [r7, #4]
 8017458:	f004 fa7e 	bl	801b958 <memset1>

    return true;
 801745c:	2301      	movs	r3, #1
}
 801745e:	4618      	mov	r0, r3
 8017460:	3708      	adds	r7, #8
 8017462:	46bd      	mov	sp, r7
 8017464:	bd80      	pop	{r7, pc}

08017466 <LinkedListInit>:
 *
 * \param [in]    list           - List that shall be initialized
 * \retval                       - Status of the operation
 */
static bool LinkedListInit( MacCommandsList_t* list )
{
 8017466:	b480      	push	{r7}
 8017468:	b083      	sub	sp, #12
 801746a:	af00      	add	r7, sp, #0
 801746c:	6078      	str	r0, [r7, #4]
    if( list == NULL )
 801746e:	687b      	ldr	r3, [r7, #4]
 8017470:	2b00      	cmp	r3, #0
 8017472:	d101      	bne.n	8017478 <LinkedListInit+0x12>
    {
        return false;
 8017474:	2300      	movs	r3, #0
 8017476:	e006      	b.n	8017486 <LinkedListInit+0x20>
    }

    list->First = NULL;
 8017478:	687b      	ldr	r3, [r7, #4]
 801747a:	2200      	movs	r2, #0
 801747c:	601a      	str	r2, [r3, #0]
    list->Last = NULL;
 801747e:	687b      	ldr	r3, [r7, #4]
 8017480:	2200      	movs	r2, #0
 8017482:	605a      	str	r2, [r3, #4]

    return true;
 8017484:	2301      	movs	r3, #1
}
 8017486:	4618      	mov	r0, r3
 8017488:	370c      	adds	r7, #12
 801748a:	46bd      	mov	sp, r7
 801748c:	bc80      	pop	{r7}
 801748e:	4770      	bx	lr

08017490 <LinkedListAdd>:
 * \param [in]    list           - List where the element shall be added.
 * \param [in]    element        - Element to add
 * \retval                       - Status of the operation
 */
static bool LinkedListAdd( MacCommandsList_t* list, MacCommand_t* element )
{
 8017490:	b480      	push	{r7}
 8017492:	b083      	sub	sp, #12
 8017494:	af00      	add	r7, sp, #0
 8017496:	6078      	str	r0, [r7, #4]
 8017498:	6039      	str	r1, [r7, #0]
    if( ( list == NULL ) || ( element == NULL ) )
 801749a:	687b      	ldr	r3, [r7, #4]
 801749c:	2b00      	cmp	r3, #0
 801749e:	d002      	beq.n	80174a6 <LinkedListAdd+0x16>
 80174a0:	683b      	ldr	r3, [r7, #0]
 80174a2:	2b00      	cmp	r3, #0
 80174a4:	d101      	bne.n	80174aa <LinkedListAdd+0x1a>
    {
        return false;
 80174a6:	2300      	movs	r3, #0
 80174a8:	e015      	b.n	80174d6 <LinkedListAdd+0x46>
    }

    // Check if this is the first entry to enter the list.
    if( list->First == NULL )
 80174aa:	687b      	ldr	r3, [r7, #4]
 80174ac:	681b      	ldr	r3, [r3, #0]
 80174ae:	2b00      	cmp	r3, #0
 80174b0:	d102      	bne.n	80174b8 <LinkedListAdd+0x28>
    {
        list->First = element;
 80174b2:	687b      	ldr	r3, [r7, #4]
 80174b4:	683a      	ldr	r2, [r7, #0]
 80174b6:	601a      	str	r2, [r3, #0]
    }

    // Check if the last entry exists and update its next point.
    if( list->Last )
 80174b8:	687b      	ldr	r3, [r7, #4]
 80174ba:	685b      	ldr	r3, [r3, #4]
 80174bc:	2b00      	cmp	r3, #0
 80174be:	d003      	beq.n	80174c8 <LinkedListAdd+0x38>
    {
        list->Last->Next = element;
 80174c0:	687b      	ldr	r3, [r7, #4]
 80174c2:	685b      	ldr	r3, [r3, #4]
 80174c4:	683a      	ldr	r2, [r7, #0]
 80174c6:	601a      	str	r2, [r3, #0]
    }

    // Update the next point of this entry.
    element->Next = NULL;
 80174c8:	683b      	ldr	r3, [r7, #0]
 80174ca:	2200      	movs	r2, #0
 80174cc:	601a      	str	r2, [r3, #0]

    // Update the last entry of the list.
    list->Last = element;
 80174ce:	687b      	ldr	r3, [r7, #4]
 80174d0:	683a      	ldr	r2, [r7, #0]
 80174d2:	605a      	str	r2, [r3, #4]

    return true;
 80174d4:	2301      	movs	r3, #1
}
 80174d6:	4618      	mov	r0, r3
 80174d8:	370c      	adds	r7, #12
 80174da:	46bd      	mov	sp, r7
 80174dc:	bc80      	pop	{r7}
 80174de:	4770      	bx	lr

080174e0 <LinkedListGetPrevious>:
 * \param [in]    list           - List
 * \param [in]    element        - Element where the previous element shall be searched
 * \retval                       - Status of the operation
 */
static MacCommand_t* LinkedListGetPrevious( MacCommandsList_t* list, MacCommand_t* element )
{
 80174e0:	b480      	push	{r7}
 80174e2:	b085      	sub	sp, #20
 80174e4:	af00      	add	r7, sp, #0
 80174e6:	6078      	str	r0, [r7, #4]
 80174e8:	6039      	str	r1, [r7, #0]
    if( ( list == NULL ) || ( element == NULL ) )
 80174ea:	687b      	ldr	r3, [r7, #4]
 80174ec:	2b00      	cmp	r3, #0
 80174ee:	d002      	beq.n	80174f6 <LinkedListGetPrevious+0x16>
 80174f0:	683b      	ldr	r3, [r7, #0]
 80174f2:	2b00      	cmp	r3, #0
 80174f4:	d101      	bne.n	80174fa <LinkedListGetPrevious+0x1a>
    {
        return NULL;
 80174f6:	2300      	movs	r3, #0
 80174f8:	e016      	b.n	8017528 <LinkedListGetPrevious+0x48>
    }

    MacCommand_t* curElement;

    // Start at the head of the list
    curElement = list->First;
 80174fa:	687b      	ldr	r3, [r7, #4]
 80174fc:	681b      	ldr	r3, [r3, #0]
 80174fe:	60fb      	str	r3, [r7, #12]

    // When current element is the first of the list, there's no previous element so we can return NULL immediately.
    if( element != curElement )
 8017500:	683a      	ldr	r2, [r7, #0]
 8017502:	68fb      	ldr	r3, [r7, #12]
 8017504:	429a      	cmp	r2, r3
 8017506:	d00c      	beq.n	8017522 <LinkedListGetPrevious+0x42>
    {
        // Loop through all elements until the end is reached or the next of current is the current element.
        while( ( curElement != NULL ) && ( curElement->Next != element ) )
 8017508:	e002      	b.n	8017510 <LinkedListGetPrevious+0x30>
        {
            curElement = curElement->Next;
 801750a:	68fb      	ldr	r3, [r7, #12]
 801750c:	681b      	ldr	r3, [r3, #0]
 801750e:	60fb      	str	r3, [r7, #12]
        while( ( curElement != NULL ) && ( curElement->Next != element ) )
 8017510:	68fb      	ldr	r3, [r7, #12]
 8017512:	2b00      	cmp	r3, #0
 8017514:	d007      	beq.n	8017526 <LinkedListGetPrevious+0x46>
 8017516:	68fb      	ldr	r3, [r7, #12]
 8017518:	681b      	ldr	r3, [r3, #0]
 801751a:	683a      	ldr	r2, [r7, #0]
 801751c:	429a      	cmp	r2, r3
 801751e:	d1f4      	bne.n	801750a <LinkedListGetPrevious+0x2a>
 8017520:	e001      	b.n	8017526 <LinkedListGetPrevious+0x46>
        }
    }
    else
    {
        curElement = NULL;
 8017522:	2300      	movs	r3, #0
 8017524:	60fb      	str	r3, [r7, #12]
    }

    return curElement;
 8017526:	68fb      	ldr	r3, [r7, #12]
}
 8017528:	4618      	mov	r0, r3
 801752a:	3714      	adds	r7, #20
 801752c:	46bd      	mov	sp, r7
 801752e:	bc80      	pop	{r7}
 8017530:	4770      	bx	lr

08017532 <LinkedListRemove>:
 * \param [in]    list           - List where the element shall be removed from.
 * \param [in]    element        - Element to remove
 * \retval                       - Status of the operation
 */
static bool LinkedListRemove( MacCommandsList_t* list, MacCommand_t* element )
{
 8017532:	b580      	push	{r7, lr}
 8017534:	b084      	sub	sp, #16
 8017536:	af00      	add	r7, sp, #0
 8017538:	6078      	str	r0, [r7, #4]
 801753a:	6039      	str	r1, [r7, #0]
    if( ( list == NULL ) || ( element == NULL ) )
 801753c:	687b      	ldr	r3, [r7, #4]
 801753e:	2b00      	cmp	r3, #0
 8017540:	d002      	beq.n	8017548 <LinkedListRemove+0x16>
 8017542:	683b      	ldr	r3, [r7, #0]
 8017544:	2b00      	cmp	r3, #0
 8017546:	d101      	bne.n	801754c <LinkedListRemove+0x1a>
    {
        return false;
 8017548:	2300      	movs	r3, #0
 801754a:	e020      	b.n	801758e <LinkedListRemove+0x5c>
    }

    MacCommand_t* PrevElement = LinkedListGetPrevious( list, element );
 801754c:	6839      	ldr	r1, [r7, #0]
 801754e:	6878      	ldr	r0, [r7, #4]
 8017550:	f7ff ffc6 	bl	80174e0 <LinkedListGetPrevious>
 8017554:	60f8      	str	r0, [r7, #12]

    if( list->First == element )
 8017556:	687b      	ldr	r3, [r7, #4]
 8017558:	681b      	ldr	r3, [r3, #0]
 801755a:	683a      	ldr	r2, [r7, #0]
 801755c:	429a      	cmp	r2, r3
 801755e:	d103      	bne.n	8017568 <LinkedListRemove+0x36>
    {
        list->First = element->Next;
 8017560:	683b      	ldr	r3, [r7, #0]
 8017562:	681a      	ldr	r2, [r3, #0]
 8017564:	687b      	ldr	r3, [r7, #4]
 8017566:	601a      	str	r2, [r3, #0]
    }

    if( list->Last == element )
 8017568:	687b      	ldr	r3, [r7, #4]
 801756a:	685b      	ldr	r3, [r3, #4]
 801756c:	683a      	ldr	r2, [r7, #0]
 801756e:	429a      	cmp	r2, r3
 8017570:	d102      	bne.n	8017578 <LinkedListRemove+0x46>
    {
        list->Last = PrevElement;
 8017572:	687b      	ldr	r3, [r7, #4]
 8017574:	68fa      	ldr	r2, [r7, #12]
 8017576:	605a      	str	r2, [r3, #4]
    }

    if( PrevElement != NULL )
 8017578:	68fb      	ldr	r3, [r7, #12]
 801757a:	2b00      	cmp	r3, #0
 801757c:	d003      	beq.n	8017586 <LinkedListRemove+0x54>
    {
        PrevElement->Next = element->Next;
 801757e:	683b      	ldr	r3, [r7, #0]
 8017580:	681a      	ldr	r2, [r3, #0]
 8017582:	68fb      	ldr	r3, [r7, #12]
 8017584:	601a      	str	r2, [r3, #0]
    }

    element->Next = NULL;
 8017586:	683b      	ldr	r3, [r7, #0]
 8017588:	2200      	movs	r2, #0
 801758a:	601a      	str	r2, [r3, #0]

    return true;
 801758c:	2301      	movs	r3, #1
}
 801758e:	4618      	mov	r0, r3
 8017590:	3710      	adds	r7, #16
 8017592:	46bd      	mov	sp, r7
 8017594:	bd80      	pop	{r7, pc}
	...

08017598 <IsSticky>:
 * \param[IN]   cid            - MAC command identifier
 *
 * \retval                     - Status of the operation
 */
static bool IsSticky( uint8_t cid )
{
 8017598:	b480      	push	{r7}
 801759a:	b083      	sub	sp, #12
 801759c:	af00      	add	r7, sp, #0
 801759e:	4603      	mov	r3, r0
 80175a0:	71fb      	strb	r3, [r7, #7]
    switch( cid )
 80175a2:	79fb      	ldrb	r3, [r7, #7]
 80175a4:	2b11      	cmp	r3, #17
 80175a6:	bf8c      	ite	hi
 80175a8:	2201      	movhi	r2, #1
 80175aa:	2200      	movls	r2, #0
 80175ac:	b2d2      	uxtb	r2, r2
 80175ae:	2a00      	cmp	r2, #0
 80175b0:	d10d      	bne.n	80175ce <IsSticky+0x36>
 80175b2:	4a0a      	ldr	r2, [pc, #40]	; (80175dc <IsSticky+0x44>)
 80175b4:	fa22 f303 	lsr.w	r3, r2, r3
 80175b8:	f003 0301 	and.w	r3, r3, #1
 80175bc:	2b00      	cmp	r3, #0
 80175be:	bf14      	ite	ne
 80175c0:	2301      	movne	r3, #1
 80175c2:	2300      	moveq	r3, #0
 80175c4:	b2db      	uxtb	r3, r3
 80175c6:	2b00      	cmp	r3, #0
 80175c8:	d001      	beq.n	80175ce <IsSticky+0x36>
        case MOTE_MAC_RX_TIMING_SETUP_ANS:
        case MOTE_MAC_TX_PARAM_SETUP_ANS:
#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
        case MOTE_MAC_PING_SLOT_CHANNEL_ANS:
#endif /* LORAMAC_VERSION */
            return true;
 80175ca:	2301      	movs	r3, #1
 80175cc:	e000      	b.n	80175d0 <IsSticky+0x38>
        default:
            return false;
 80175ce:	2300      	movs	r3, #0
    }
}
 80175d0:	4618      	mov	r0, r3
 80175d2:	370c      	adds	r7, #12
 80175d4:	46bd      	mov	sp, r7
 80175d6:	bc80      	pop	{r7}
 80175d8:	4770      	bx	lr
 80175da:	bf00      	nop
 80175dc:	00020720 	.word	0x00020720

080175e0 <IsConfirmationRequired>:
 * \param[IN]   cid            - MAC command identifier
 *
 * \retval                     - Status of the operation
 */
static bool IsConfirmationRequired( uint8_t cid )
{
 80175e0:	b480      	push	{r7}
 80175e2:	b083      	sub	sp, #12
 80175e4:	af00      	add	r7, sp, #0
 80175e6:	4603      	mov	r3, r0
 80175e8:	71fb      	strb	r3, [r7, #7]
        case MOTE_MAC_REKEY_IND:
        case MOTE_MAC_DEVICE_MODE_IND:
            return true;
#endif /* LORAMAC_VERSION */
        default:
            return false;
 80175ea:	2300      	movs	r3, #0
    }
}
 80175ec:	4618      	mov	r0, r3
 80175ee:	370c      	adds	r7, #12
 80175f0:	46bd      	mov	sp, r7
 80175f2:	bc80      	pop	{r7}
 80175f4:	4770      	bx	lr
	...

080175f8 <LoRaMacCommandsInit>:

LoRaMacCommandStatus_t LoRaMacCommandsInit( void )
{
 80175f8:	b580      	push	{r7, lr}
 80175fa:	af00      	add	r7, sp, #0
    // Initialize with default
    memset1( ( uint8_t* )&CommandsCtx, 0, sizeof( CommandsCtx ) );
 80175fc:	f44f 7203 	mov.w	r2, #524	; 0x20c
 8017600:	2100      	movs	r1, #0
 8017602:	4804      	ldr	r0, [pc, #16]	; (8017614 <LoRaMacCommandsInit+0x1c>)
 8017604:	f004 f9a8 	bl	801b958 <memset1>

    LinkedListInit( &CommandsCtx.MacCommandList );
 8017608:	4802      	ldr	r0, [pc, #8]	; (8017614 <LoRaMacCommandsInit+0x1c>)
 801760a:	f7ff ff2c 	bl	8017466 <LinkedListInit>

    return LORAMAC_COMMANDS_SUCCESS;
 801760e:	2300      	movs	r3, #0
}
 8017610:	4618      	mov	r0, r3
 8017612:	bd80      	pop	{r7, pc}
 8017614:	20001a70 	.word	0x20001a70

08017618 <LoRaMacCommandsAddCmd>:

LoRaMacCommandStatus_t LoRaMacCommandsAddCmd( uint8_t cid, uint8_t* payload, size_t payloadSize )
{
 8017618:	b580      	push	{r7, lr}
 801761a:	b086      	sub	sp, #24
 801761c:	af00      	add	r7, sp, #0
 801761e:	4603      	mov	r3, r0
 8017620:	60b9      	str	r1, [r7, #8]
 8017622:	607a      	str	r2, [r7, #4]
 8017624:	73fb      	strb	r3, [r7, #15]
    if( payload == NULL )
 8017626:	68bb      	ldr	r3, [r7, #8]
 8017628:	2b00      	cmp	r3, #0
 801762a:	d101      	bne.n	8017630 <LoRaMacCommandsAddCmd+0x18>
    {
        return LORAMAC_COMMANDS_ERROR_NPE;
 801762c:	2301      	movs	r3, #1
 801762e:	e03b      	b.n	80176a8 <LoRaMacCommandsAddCmd+0x90>
    }
    MacCommand_t* newCmd;

    // Allocate a memory slot
    newCmd = MallocNewMacCommandSlot( );
 8017630:	f7ff fede 	bl	80173f0 <MallocNewMacCommandSlot>
 8017634:	6178      	str	r0, [r7, #20]

    if( newCmd == NULL )
 8017636:	697b      	ldr	r3, [r7, #20]
 8017638:	2b00      	cmp	r3, #0
 801763a:	d101      	bne.n	8017640 <LoRaMacCommandsAddCmd+0x28>
    {
        return LORAMAC_COMMANDS_ERROR_MEMORY;
 801763c:	2302      	movs	r3, #2
 801763e:	e033      	b.n	80176a8 <LoRaMacCommandsAddCmd+0x90>
    }

    // Add it to the list of Mac commands
    if( LinkedListAdd( &CommandsCtx.MacCommandList, newCmd ) == false )
 8017640:	6979      	ldr	r1, [r7, #20]
 8017642:	481b      	ldr	r0, [pc, #108]	; (80176b0 <LoRaMacCommandsAddCmd+0x98>)
 8017644:	f7ff ff24 	bl	8017490 <LinkedListAdd>
 8017648:	4603      	mov	r3, r0
 801764a:	f083 0301 	eor.w	r3, r3, #1
 801764e:	b2db      	uxtb	r3, r3
 8017650:	2b00      	cmp	r3, #0
 8017652:	d001      	beq.n	8017658 <LoRaMacCommandsAddCmd+0x40>
    {
        return LORAMAC_COMMANDS_ERROR;
 8017654:	2305      	movs	r3, #5
 8017656:	e027      	b.n	80176a8 <LoRaMacCommandsAddCmd+0x90>
    }

    // Set Values
    newCmd->CID = cid;
 8017658:	697b      	ldr	r3, [r7, #20]
 801765a:	7bfa      	ldrb	r2, [r7, #15]
 801765c:	711a      	strb	r2, [r3, #4]
    newCmd->PayloadSize = payloadSize;
 801765e:	697b      	ldr	r3, [r7, #20]
 8017660:	687a      	ldr	r2, [r7, #4]
 8017662:	609a      	str	r2, [r3, #8]
    memcpy1( ( uint8_t* )newCmd->Payload, payload, payloadSize );
 8017664:	697b      	ldr	r3, [r7, #20]
 8017666:	3305      	adds	r3, #5
 8017668:	687a      	ldr	r2, [r7, #4]
 801766a:	b292      	uxth	r2, r2
 801766c:	68b9      	ldr	r1, [r7, #8]
 801766e:	4618      	mov	r0, r3
 8017670:	f004 f937 	bl	801b8e2 <memcpy1>
    newCmd->IsSticky = IsSticky( cid );
 8017674:	7bfb      	ldrb	r3, [r7, #15]
 8017676:	4618      	mov	r0, r3
 8017678:	f7ff ff8e 	bl	8017598 <IsSticky>
 801767c:	4603      	mov	r3, r0
 801767e:	461a      	mov	r2, r3
 8017680:	697b      	ldr	r3, [r7, #20]
 8017682:	731a      	strb	r2, [r3, #12]
    newCmd->IsConfirmationRequired = IsConfirmationRequired( cid );
 8017684:	7bfb      	ldrb	r3, [r7, #15]
 8017686:	4618      	mov	r0, r3
 8017688:	f7ff ffaa 	bl	80175e0 <IsConfirmationRequired>
 801768c:	4603      	mov	r3, r0
 801768e:	461a      	mov	r2, r3
 8017690:	697b      	ldr	r3, [r7, #20]
 8017692:	735a      	strb	r2, [r3, #13]

    CommandsCtx.SerializedCmdsSize += ( CID_FIELD_SIZE + payloadSize );
 8017694:	4b06      	ldr	r3, [pc, #24]	; (80176b0 <LoRaMacCommandsAddCmd+0x98>)
 8017696:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
 801769a:	687b      	ldr	r3, [r7, #4]
 801769c:	4413      	add	r3, r2
 801769e:	3301      	adds	r3, #1
 80176a0:	4a03      	ldr	r2, [pc, #12]	; (80176b0 <LoRaMacCommandsAddCmd+0x98>)
 80176a2:	f8c2 3208 	str.w	r3, [r2, #520]	; 0x208

    return LORAMAC_COMMANDS_SUCCESS;
 80176a6:	2300      	movs	r3, #0
}
 80176a8:	4618      	mov	r0, r3
 80176aa:	3718      	adds	r7, #24
 80176ac:	46bd      	mov	sp, r7
 80176ae:	bd80      	pop	{r7, pc}
 80176b0:	20001a70 	.word	0x20001a70

080176b4 <LoRaMacCommandsRemoveCmd>:

LoRaMacCommandStatus_t LoRaMacCommandsRemoveCmd( MacCommand_t* macCmd )
{
 80176b4:	b580      	push	{r7, lr}
 80176b6:	b082      	sub	sp, #8
 80176b8:	af00      	add	r7, sp, #0
 80176ba:	6078      	str	r0, [r7, #4]
    if( macCmd == NULL )
 80176bc:	687b      	ldr	r3, [r7, #4]
 80176be:	2b00      	cmp	r3, #0
 80176c0:	d101      	bne.n	80176c6 <LoRaMacCommandsRemoveCmd+0x12>
    {
        return LORAMAC_COMMANDS_ERROR_NPE;
 80176c2:	2301      	movs	r3, #1
 80176c4:	e021      	b.n	801770a <LoRaMacCommandsRemoveCmd+0x56>
    }

    // Remove the Mac command element from MacCommandList
    if( LinkedListRemove( &CommandsCtx.MacCommandList, macCmd ) == false )
 80176c6:	6879      	ldr	r1, [r7, #4]
 80176c8:	4812      	ldr	r0, [pc, #72]	; (8017714 <LoRaMacCommandsRemoveCmd+0x60>)
 80176ca:	f7ff ff32 	bl	8017532 <LinkedListRemove>
 80176ce:	4603      	mov	r3, r0
 80176d0:	f083 0301 	eor.w	r3, r3, #1
 80176d4:	b2db      	uxtb	r3, r3
 80176d6:	2b00      	cmp	r3, #0
 80176d8:	d001      	beq.n	80176de <LoRaMacCommandsRemoveCmd+0x2a>
    {
        return LORAMAC_COMMANDS_ERROR_CMD_NOT_FOUND;
 80176da:	2303      	movs	r3, #3
 80176dc:	e015      	b.n	801770a <LoRaMacCommandsRemoveCmd+0x56>
    }

    CommandsCtx.SerializedCmdsSize -= ( CID_FIELD_SIZE + macCmd->PayloadSize );
 80176de:	4b0d      	ldr	r3, [pc, #52]	; (8017714 <LoRaMacCommandsRemoveCmd+0x60>)
 80176e0:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
 80176e4:	687b      	ldr	r3, [r7, #4]
 80176e6:	689b      	ldr	r3, [r3, #8]
 80176e8:	1ad3      	subs	r3, r2, r3
 80176ea:	3b01      	subs	r3, #1
 80176ec:	4a09      	ldr	r2, [pc, #36]	; (8017714 <LoRaMacCommandsRemoveCmd+0x60>)
 80176ee:	f8c2 3208 	str.w	r3, [r2, #520]	; 0x208

    // Free the MacCommand Slot
    if( FreeMacCommandSlot( macCmd ) == false )
 80176f2:	6878      	ldr	r0, [r7, #4]
 80176f4:	f7ff fea4 	bl	8017440 <FreeMacCommandSlot>
 80176f8:	4603      	mov	r3, r0
 80176fa:	f083 0301 	eor.w	r3, r3, #1
 80176fe:	b2db      	uxtb	r3, r3
 8017700:	2b00      	cmp	r3, #0
 8017702:	d001      	beq.n	8017708 <LoRaMacCommandsRemoveCmd+0x54>
    {
        return LORAMAC_COMMANDS_ERROR;
 8017704:	2305      	movs	r3, #5
 8017706:	e000      	b.n	801770a <LoRaMacCommandsRemoveCmd+0x56>
    }

    return LORAMAC_COMMANDS_SUCCESS;
 8017708:	2300      	movs	r3, #0
}
 801770a:	4618      	mov	r0, r3
 801770c:	3708      	adds	r7, #8
 801770e:	46bd      	mov	sp, r7
 8017710:	bd80      	pop	{r7, pc}
 8017712:	bf00      	nop
 8017714:	20001a70 	.word	0x20001a70

08017718 <LoRaMacCommandsGetCmd>:

LoRaMacCommandStatus_t LoRaMacCommandsGetCmd( uint8_t cid, MacCommand_t** macCmd )
{
 8017718:	b480      	push	{r7}
 801771a:	b085      	sub	sp, #20
 801771c:	af00      	add	r7, sp, #0
 801771e:	4603      	mov	r3, r0
 8017720:	6039      	str	r1, [r7, #0]
 8017722:	71fb      	strb	r3, [r7, #7]
    MacCommand_t* curElement;

    // Start at the head of the list
    curElement = CommandsCtx.MacCommandList.First;
 8017724:	4b0e      	ldr	r3, [pc, #56]	; (8017760 <LoRaMacCommandsGetCmd+0x48>)
 8017726:	681b      	ldr	r3, [r3, #0]
 8017728:	60fb      	str	r3, [r7, #12]

    // Loop through all elements until we find the element with the given CID
    while( ( curElement != NULL ) && ( curElement->CID != cid ) )
 801772a:	e002      	b.n	8017732 <LoRaMacCommandsGetCmd+0x1a>
    {
        curElement = curElement->Next;
 801772c:	68fb      	ldr	r3, [r7, #12]
 801772e:	681b      	ldr	r3, [r3, #0]
 8017730:	60fb      	str	r3, [r7, #12]
    while( ( curElement != NULL ) && ( curElement->CID != cid ) )
 8017732:	68fb      	ldr	r3, [r7, #12]
 8017734:	2b00      	cmp	r3, #0
 8017736:	d004      	beq.n	8017742 <LoRaMacCommandsGetCmd+0x2a>
 8017738:	68fb      	ldr	r3, [r7, #12]
 801773a:	791b      	ldrb	r3, [r3, #4]
 801773c:	79fa      	ldrb	r2, [r7, #7]
 801773e:	429a      	cmp	r2, r3
 8017740:	d1f4      	bne.n	801772c <LoRaMacCommandsGetCmd+0x14>
    }

    // Update the pointer anyway
    *macCmd = curElement;
 8017742:	683b      	ldr	r3, [r7, #0]
 8017744:	68fa      	ldr	r2, [r7, #12]
 8017746:	601a      	str	r2, [r3, #0]

    // Handle error in case if we reached the end without finding it.
    if( curElement == NULL )
 8017748:	68fb      	ldr	r3, [r7, #12]
 801774a:	2b00      	cmp	r3, #0
 801774c:	d101      	bne.n	8017752 <LoRaMacCommandsGetCmd+0x3a>
    {
        return LORAMAC_COMMANDS_ERROR_CMD_NOT_FOUND;
 801774e:	2303      	movs	r3, #3
 8017750:	e000      	b.n	8017754 <LoRaMacCommandsGetCmd+0x3c>
    }
    return LORAMAC_COMMANDS_SUCCESS;
 8017752:	2300      	movs	r3, #0
}
 8017754:	4618      	mov	r0, r3
 8017756:	3714      	adds	r7, #20
 8017758:	46bd      	mov	sp, r7
 801775a:	bc80      	pop	{r7}
 801775c:	4770      	bx	lr
 801775e:	bf00      	nop
 8017760:	20001a70 	.word	0x20001a70

08017764 <LoRaMacCommandsRemoveNoneStickyCmds>:

LoRaMacCommandStatus_t LoRaMacCommandsRemoveNoneStickyCmds( void )
{
 8017764:	b580      	push	{r7, lr}
 8017766:	b082      	sub	sp, #8
 8017768:	af00      	add	r7, sp, #0
    MacCommand_t* curElement;
    MacCommand_t* nexElement;

    // Start at the head of the list
    curElement = CommandsCtx.MacCommandList.First;
 801776a:	4b0f      	ldr	r3, [pc, #60]	; (80177a8 <LoRaMacCommandsRemoveNoneStickyCmds+0x44>)
 801776c:	681b      	ldr	r3, [r3, #0]
 801776e:	607b      	str	r3, [r7, #4]

    // Loop through all elements
    while( curElement != NULL )
 8017770:	e012      	b.n	8017798 <LoRaMacCommandsRemoveNoneStickyCmds+0x34>
    {
        if( curElement->IsSticky == false )
 8017772:	687b      	ldr	r3, [r7, #4]
 8017774:	7b1b      	ldrb	r3, [r3, #12]
 8017776:	f083 0301 	eor.w	r3, r3, #1
 801777a:	b2db      	uxtb	r3, r3
 801777c:	2b00      	cmp	r3, #0
 801777e:	d008      	beq.n	8017792 <LoRaMacCommandsRemoveNoneStickyCmds+0x2e>
        {
            nexElement = curElement->Next;
 8017780:	687b      	ldr	r3, [r7, #4]
 8017782:	681b      	ldr	r3, [r3, #0]
 8017784:	603b      	str	r3, [r7, #0]
            LoRaMacCommandsRemoveCmd( curElement );
 8017786:	6878      	ldr	r0, [r7, #4]
 8017788:	f7ff ff94 	bl	80176b4 <LoRaMacCommandsRemoveCmd>
            curElement = nexElement;
 801778c:	683b      	ldr	r3, [r7, #0]
 801778e:	607b      	str	r3, [r7, #4]
 8017790:	e002      	b.n	8017798 <LoRaMacCommandsRemoveNoneStickyCmds+0x34>
        }
        else
        {
            curElement = curElement->Next;
 8017792:	687b      	ldr	r3, [r7, #4]
 8017794:	681b      	ldr	r3, [r3, #0]
 8017796:	607b      	str	r3, [r7, #4]
    while( curElement != NULL )
 8017798:	687b      	ldr	r3, [r7, #4]
 801779a:	2b00      	cmp	r3, #0
 801779c:	d1e9      	bne.n	8017772 <LoRaMacCommandsRemoveNoneStickyCmds+0xe>
        }
    }

    return LORAMAC_COMMANDS_SUCCESS;
 801779e:	2300      	movs	r3, #0
}
 80177a0:	4618      	mov	r0, r3
 80177a2:	3708      	adds	r7, #8
 80177a4:	46bd      	mov	sp, r7
 80177a6:	bd80      	pop	{r7, pc}
 80177a8:	20001a70 	.word	0x20001a70

080177ac <LoRaMacCommandsRemoveStickyAnsCmds>:

LoRaMacCommandStatus_t LoRaMacCommandsRemoveStickyAnsCmds( void )
{
 80177ac:	b580      	push	{r7, lr}
 80177ae:	b082      	sub	sp, #8
 80177b0:	af00      	add	r7, sp, #0
    MacCommand_t* curElement;
    MacCommand_t* nexElement;

    // Start at the head of the list
    curElement = CommandsCtx.MacCommandList.First;
 80177b2:	4b13      	ldr	r3, [pc, #76]	; (8017800 <LoRaMacCommandsRemoveStickyAnsCmds+0x54>)
 80177b4:	681b      	ldr	r3, [r3, #0]
 80177b6:	607b      	str	r3, [r7, #4]

    // Loop through all elements
    while( curElement != NULL )
 80177b8:	e01a      	b.n	80177f0 <LoRaMacCommandsRemoveStickyAnsCmds+0x44>
    {
        nexElement = curElement->Next;
 80177ba:	687b      	ldr	r3, [r7, #4]
 80177bc:	681b      	ldr	r3, [r3, #0]
 80177be:	603b      	str	r3, [r7, #0]
        if( ( IsSticky( curElement->CID ) == true ) &&
 80177c0:	687b      	ldr	r3, [r7, #4]
 80177c2:	791b      	ldrb	r3, [r3, #4]
 80177c4:	4618      	mov	r0, r3
 80177c6:	f7ff fee7 	bl	8017598 <IsSticky>
 80177ca:	4603      	mov	r3, r0
 80177cc:	2b00      	cmp	r3, #0
 80177ce:	d00d      	beq.n	80177ec <LoRaMacCommandsRemoveStickyAnsCmds+0x40>
            ( IsConfirmationRequired( curElement->CID ) == false ) )
 80177d0:	687b      	ldr	r3, [r7, #4]
 80177d2:	791b      	ldrb	r3, [r3, #4]
 80177d4:	4618      	mov	r0, r3
 80177d6:	f7ff ff03 	bl	80175e0 <IsConfirmationRequired>
 80177da:	4603      	mov	r3, r0
 80177dc:	f083 0301 	eor.w	r3, r3, #1
 80177e0:	b2db      	uxtb	r3, r3
        if( ( IsSticky( curElement->CID ) == true ) &&
 80177e2:	2b00      	cmp	r3, #0
 80177e4:	d002      	beq.n	80177ec <LoRaMacCommandsRemoveStickyAnsCmds+0x40>
        {
            LoRaMacCommandsRemoveCmd( curElement );
 80177e6:	6878      	ldr	r0, [r7, #4]
 80177e8:	f7ff ff64 	bl	80176b4 <LoRaMacCommandsRemoveCmd>
        }
        curElement = nexElement;
 80177ec:	683b      	ldr	r3, [r7, #0]
 80177ee:	607b      	str	r3, [r7, #4]
    while( curElement != NULL )
 80177f0:	687b      	ldr	r3, [r7, #4]
 80177f2:	2b00      	cmp	r3, #0
 80177f4:	d1e1      	bne.n	80177ba <LoRaMacCommandsRemoveStickyAnsCmds+0xe>
    }

    return LORAMAC_COMMANDS_SUCCESS;
 80177f6:	2300      	movs	r3, #0
}
 80177f8:	4618      	mov	r0, r3
 80177fa:	3708      	adds	r7, #8
 80177fc:	46bd      	mov	sp, r7
 80177fe:	bd80      	pop	{r7, pc}
 8017800:	20001a70 	.word	0x20001a70

08017804 <LoRaMacCommandsGetSizeSerializedCmds>:

LoRaMacCommandStatus_t LoRaMacCommandsGetSizeSerializedCmds( size_t* size )
{
 8017804:	b480      	push	{r7}
 8017806:	b083      	sub	sp, #12
 8017808:	af00      	add	r7, sp, #0
 801780a:	6078      	str	r0, [r7, #4]
    if( size == NULL )
 801780c:	687b      	ldr	r3, [r7, #4]
 801780e:	2b00      	cmp	r3, #0
 8017810:	d101      	bne.n	8017816 <LoRaMacCommandsGetSizeSerializedCmds+0x12>
    {
        return LORAMAC_COMMANDS_ERROR_NPE;
 8017812:	2301      	movs	r3, #1
 8017814:	e005      	b.n	8017822 <LoRaMacCommandsGetSizeSerializedCmds+0x1e>
    }
    *size = CommandsCtx.SerializedCmdsSize;
 8017816:	4b05      	ldr	r3, [pc, #20]	; (801782c <LoRaMacCommandsGetSizeSerializedCmds+0x28>)
 8017818:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
 801781c:	687b      	ldr	r3, [r7, #4]
 801781e:	601a      	str	r2, [r3, #0]
    return LORAMAC_COMMANDS_SUCCESS;
 8017820:	2300      	movs	r3, #0
}
 8017822:	4618      	mov	r0, r3
 8017824:	370c      	adds	r7, #12
 8017826:	46bd      	mov	sp, r7
 8017828:	bc80      	pop	{r7}
 801782a:	4770      	bx	lr
 801782c:	20001a70 	.word	0x20001a70

08017830 <LoRaMacCommandsSerializeCmds>:

LoRaMacCommandStatus_t LoRaMacCommandsSerializeCmds( size_t availableSize, size_t* effectiveSize, uint8_t* buffer )
{
 8017830:	b580      	push	{r7, lr}
 8017832:	b088      	sub	sp, #32
 8017834:	af00      	add	r7, sp, #0
 8017836:	60f8      	str	r0, [r7, #12]
 8017838:	60b9      	str	r1, [r7, #8]
 801783a:	607a      	str	r2, [r7, #4]
    MacCommand_t* curElement = CommandsCtx.MacCommandList.First;
 801783c:	4b25      	ldr	r3, [pc, #148]	; (80178d4 <LoRaMacCommandsSerializeCmds+0xa4>)
 801783e:	681b      	ldr	r3, [r3, #0]
 8017840:	61fb      	str	r3, [r7, #28]
    MacCommand_t* nextElement;
    uint8_t itr = 0;
 8017842:	2300      	movs	r3, #0
 8017844:	76fb      	strb	r3, [r7, #27]

    if( ( buffer == NULL ) || ( effectiveSize == NULL ) )
 8017846:	687b      	ldr	r3, [r7, #4]
 8017848:	2b00      	cmp	r3, #0
 801784a:	d002      	beq.n	8017852 <LoRaMacCommandsSerializeCmds+0x22>
 801784c:	68bb      	ldr	r3, [r7, #8]
 801784e:	2b00      	cmp	r3, #0
 8017850:	d126      	bne.n	80178a0 <LoRaMacCommandsSerializeCmds+0x70>
    {
        return LORAMAC_COMMANDS_ERROR_NPE;
 8017852:	2301      	movs	r3, #1
 8017854:	e039      	b.n	80178ca <LoRaMacCommandsSerializeCmds+0x9a>

    // Loop through all elements which fits into the buffer
    while( curElement != NULL )
    {
        // If the next MAC command still fits into the buffer, add it.
        if( ( availableSize - itr ) >= ( CID_FIELD_SIZE + curElement->PayloadSize ) )
 8017856:	7efb      	ldrb	r3, [r7, #27]
 8017858:	68fa      	ldr	r2, [r7, #12]
 801785a:	1ad2      	subs	r2, r2, r3
 801785c:	69fb      	ldr	r3, [r7, #28]
 801785e:	689b      	ldr	r3, [r3, #8]
 8017860:	3301      	adds	r3, #1
 8017862:	429a      	cmp	r2, r3
 8017864:	d320      	bcc.n	80178a8 <LoRaMacCommandsSerializeCmds+0x78>
        {
            buffer[itr++] = curElement->CID;
 8017866:	7efb      	ldrb	r3, [r7, #27]
 8017868:	1c5a      	adds	r2, r3, #1
 801786a:	76fa      	strb	r2, [r7, #27]
 801786c:	461a      	mov	r2, r3
 801786e:	687b      	ldr	r3, [r7, #4]
 8017870:	4413      	add	r3, r2
 8017872:	69fa      	ldr	r2, [r7, #28]
 8017874:	7912      	ldrb	r2, [r2, #4]
 8017876:	701a      	strb	r2, [r3, #0]
            memcpy1( &buffer[itr], curElement->Payload, curElement->PayloadSize );
 8017878:	7efb      	ldrb	r3, [r7, #27]
 801787a:	687a      	ldr	r2, [r7, #4]
 801787c:	18d0      	adds	r0, r2, r3
 801787e:	69fb      	ldr	r3, [r7, #28]
 8017880:	1d59      	adds	r1, r3, #5
 8017882:	69fb      	ldr	r3, [r7, #28]
 8017884:	689b      	ldr	r3, [r3, #8]
 8017886:	b29b      	uxth	r3, r3
 8017888:	461a      	mov	r2, r3
 801788a:	f004 f82a 	bl	801b8e2 <memcpy1>
            itr += curElement->PayloadSize;
 801788e:	69fb      	ldr	r3, [r7, #28]
 8017890:	689b      	ldr	r3, [r3, #8]
 8017892:	b2da      	uxtb	r2, r3
 8017894:	7efb      	ldrb	r3, [r7, #27]
 8017896:	4413      	add	r3, r2
 8017898:	76fb      	strb	r3, [r7, #27]
        }
        else
        {
            break;
        }
        curElement = curElement->Next;
 801789a:	69fb      	ldr	r3, [r7, #28]
 801789c:	681b      	ldr	r3, [r3, #0]
 801789e:	61fb      	str	r3, [r7, #28]
    while( curElement != NULL )
 80178a0:	69fb      	ldr	r3, [r7, #28]
 80178a2:	2b00      	cmp	r3, #0
 80178a4:	d1d7      	bne.n	8017856 <LoRaMacCommandsSerializeCmds+0x26>
 80178a6:	e009      	b.n	80178bc <LoRaMacCommandsSerializeCmds+0x8c>
            break;
 80178a8:	bf00      	nop
    }

    // Remove all commands which do not fit into the buffer
    while( curElement != NULL )
 80178aa:	e007      	b.n	80178bc <LoRaMacCommandsSerializeCmds+0x8c>
    {
        // Store the next element before removing the current one
        nextElement = curElement->Next;
 80178ac:	69fb      	ldr	r3, [r7, #28]
 80178ae:	681b      	ldr	r3, [r3, #0]
 80178b0:	617b      	str	r3, [r7, #20]
        LoRaMacCommandsRemoveCmd( curElement );
 80178b2:	69f8      	ldr	r0, [r7, #28]
 80178b4:	f7ff fefe 	bl	80176b4 <LoRaMacCommandsRemoveCmd>
        curElement = nextElement;
 80178b8:	697b      	ldr	r3, [r7, #20]
 80178ba:	61fb      	str	r3, [r7, #28]
    while( curElement != NULL )
 80178bc:	69fb      	ldr	r3, [r7, #28]
 80178be:	2b00      	cmp	r3, #0
 80178c0:	d1f4      	bne.n	80178ac <LoRaMacCommandsSerializeCmds+0x7c>
    }

    // Fetch the effective size of the mac commands
    LoRaMacCommandsGetSizeSerializedCmds( effectiveSize );
 80178c2:	68b8      	ldr	r0, [r7, #8]
 80178c4:	f7ff ff9e 	bl	8017804 <LoRaMacCommandsGetSizeSerializedCmds>

    return LORAMAC_COMMANDS_SUCCESS;
 80178c8:	2300      	movs	r3, #0
}
 80178ca:	4618      	mov	r0, r3
 80178cc:	3720      	adds	r7, #32
 80178ce:	46bd      	mov	sp, r7
 80178d0:	bd80      	pop	{r7, pc}
 80178d2:	bf00      	nop
 80178d4:	20001a70 	.word	0x20001a70

080178d8 <LoRaMacCommandsGetCmdSize>:

uint8_t LoRaMacCommandsGetCmdSize( uint8_t cid )
{
 80178d8:	b480      	push	{r7}
 80178da:	b085      	sub	sp, #20
 80178dc:	af00      	add	r7, sp, #0
 80178de:	4603      	mov	r3, r0
 80178e0:	71fb      	strb	r3, [r7, #7]
    uint8_t cidSize = 0;
 80178e2:	2300      	movs	r3, #0
 80178e4:	73fb      	strb	r3, [r7, #15]

    // Decode Frame MAC commands
    switch( cid )
 80178e6:	79fb      	ldrb	r3, [r7, #7]
 80178e8:	3b02      	subs	r3, #2
 80178ea:	2b11      	cmp	r3, #17
 80178ec:	d850      	bhi.n	8017990 <LoRaMacCommandsGetCmdSize+0xb8>
 80178ee:	a201      	add	r2, pc, #4	; (adr r2, 80178f4 <LoRaMacCommandsGetCmdSize+0x1c>)
 80178f0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80178f4:	0801793d 	.word	0x0801793d
 80178f8:	08017943 	.word	0x08017943
 80178fc:	08017949 	.word	0x08017949
 8017900:	0801794f 	.word	0x0801794f
 8017904:	08017955 	.word	0x08017955
 8017908:	0801795b 	.word	0x0801795b
 801790c:	08017961 	.word	0x08017961
 8017910:	08017967 	.word	0x08017967
 8017914:	0801796d 	.word	0x0801796d
 8017918:	08017991 	.word	0x08017991
 801791c:	08017991 	.word	0x08017991
 8017920:	08017973 	.word	0x08017973
 8017924:	08017991 	.word	0x08017991
 8017928:	08017991 	.word	0x08017991
 801792c:	08017979 	.word	0x08017979
 8017930:	0801797f 	.word	0x0801797f
 8017934:	08017985 	.word	0x08017985
 8017938:	0801798b 	.word	0x0801798b
        }
#endif /* LORAMAC_VERSION */
        case SRV_MAC_LINK_CHECK_ANS:
        {
            // cid + Margin + GwCnt
            cidSize = 3;
 801793c:	2303      	movs	r3, #3
 801793e:	73fb      	strb	r3, [r7, #15]
            break;
 8017940:	e027      	b.n	8017992 <LoRaMacCommandsGetCmdSize+0xba>
        }
        case SRV_MAC_LINK_ADR_REQ:
        {
            // cid + DataRate_TXPower + ChMask (2) + Redundancy
            cidSize = 5;
 8017942:	2305      	movs	r3, #5
 8017944:	73fb      	strb	r3, [r7, #15]
            break;
 8017946:	e024      	b.n	8017992 <LoRaMacCommandsGetCmdSize+0xba>
        }
        case SRV_MAC_DUTY_CYCLE_REQ:
        {
            // cid + DutyCyclePL
            cidSize = 2;
 8017948:	2302      	movs	r3, #2
 801794a:	73fb      	strb	r3, [r7, #15]
            break;
 801794c:	e021      	b.n	8017992 <LoRaMacCommandsGetCmdSize+0xba>
        }
        case SRV_MAC_RX_PARAM_SETUP_REQ:
        {
            // cid + DLsettings + Frequency (3)
            cidSize = 5;
 801794e:	2305      	movs	r3, #5
 8017950:	73fb      	strb	r3, [r7, #15]
            break;
 8017952:	e01e      	b.n	8017992 <LoRaMacCommandsGetCmdSize+0xba>
        }
        case SRV_MAC_DEV_STATUS_REQ:
        {
            // cid
            cidSize = 1;
 8017954:	2301      	movs	r3, #1
 8017956:	73fb      	strb	r3, [r7, #15]
            break;
 8017958:	e01b      	b.n	8017992 <LoRaMacCommandsGetCmdSize+0xba>
        }
        case SRV_MAC_NEW_CHANNEL_REQ:
        {
            // cid + ChIndex + Frequency (3) + DrRange
            cidSize = 6;
 801795a:	2306      	movs	r3, #6
 801795c:	73fb      	strb	r3, [r7, #15]
            break;
 801795e:	e018      	b.n	8017992 <LoRaMacCommandsGetCmdSize+0xba>
        }
        case SRV_MAC_RX_TIMING_SETUP_REQ:
        {
            // cid + Settings
            cidSize = 2;
 8017960:	2302      	movs	r3, #2
 8017962:	73fb      	strb	r3, [r7, #15]
            break;
 8017964:	e015      	b.n	8017992 <LoRaMacCommandsGetCmdSize+0xba>
        }
        case SRV_MAC_TX_PARAM_SETUP_REQ:
        {
            // cid + EIRP_DwellTime
            cidSize = 2;
 8017966:	2302      	movs	r3, #2
 8017968:	73fb      	strb	r3, [r7, #15]
            break;
 801796a:	e012      	b.n	8017992 <LoRaMacCommandsGetCmdSize+0xba>
        }
        case SRV_MAC_DL_CHANNEL_REQ:
        {
            // cid + ChIndex + Frequency (3)
            cidSize = 5;
 801796c:	2305      	movs	r3, #5
 801796e:	73fb      	strb	r3, [r7, #15]
            break;
 8017970:	e00f      	b.n	8017992 <LoRaMacCommandsGetCmdSize+0xba>
        }
#endif /* LORAMAC_VERSION */
        case SRV_MAC_DEVICE_TIME_ANS:
        {
            // cid + Seconds (4) + Fractional seconds (1)
            cidSize = 6;
 8017972:	2306      	movs	r3, #6
 8017974:	73fb      	strb	r3, [r7, #15]
            break;
 8017976:	e00c      	b.n	8017992 <LoRaMacCommandsGetCmdSize+0xba>
        }
        case SRV_MAC_PING_SLOT_INFO_ANS:
        {
            // cid
            cidSize = 1;
 8017978:	2301      	movs	r3, #1
 801797a:	73fb      	strb	r3, [r7, #15]
            break;
 801797c:	e009      	b.n	8017992 <LoRaMacCommandsGetCmdSize+0xba>
        }
        case SRV_MAC_PING_SLOT_CHANNEL_REQ:
        {
            // cid + Frequency (3) + DR
            cidSize = 5;
 801797e:	2305      	movs	r3, #5
 8017980:	73fb      	strb	r3, [r7, #15]
            break;
 8017982:	e006      	b.n	8017992 <LoRaMacCommandsGetCmdSize+0xba>
        }
        case SRV_MAC_BEACON_TIMING_ANS:
        {
            // cid + TimingDelay (2) + Channel
            cidSize = 4;
 8017984:	2304      	movs	r3, #4
 8017986:	73fb      	strb	r3, [r7, #15]
            break;
 8017988:	e003      	b.n	8017992 <LoRaMacCommandsGetCmdSize+0xba>
        }
        case SRV_MAC_BEACON_FREQ_REQ:
        {
            // cid + Frequency (3)
            cidSize = 4;
 801798a:	2304      	movs	r3, #4
 801798c:	73fb      	strb	r3, [r7, #15]
            break;
 801798e:	e000      	b.n	8017992 <LoRaMacCommandsGetCmdSize+0xba>
        }
        default:
        {
            // Unknown command. ABORT MAC commands processing
            break;
 8017990:	bf00      	nop
        }
    }
    return cidSize;
 8017992:	7bfb      	ldrb	r3, [r7, #15]
}
 8017994:	4618      	mov	r0, r3
 8017996:	3714      	adds	r7, #20
 8017998:	46bd      	mov	sp, r7
 801799a:	bc80      	pop	{r7}
 801799c:	4770      	bx	lr
 801799e:	bf00      	nop

080179a0 <IncreaseBufferPointer>:
 * Module context.
 */
static LoRaMacConfirmQueueCtx_t ConfirmQueueCtx;

static MlmeConfirmQueue_t* IncreaseBufferPointer( MlmeConfirmQueue_t* bufferPointer )
{
 80179a0:	b480      	push	{r7}
 80179a2:	b083      	sub	sp, #12
 80179a4:	af00      	add	r7, sp, #0
 80179a6:	6078      	str	r0, [r7, #4]
    if( bufferPointer == &ConfirmQueueCtx.Nvm.MlmeConfirmQueue[LORA_MAC_MLME_CONFIRM_QUEUE_LEN - 1] )
 80179a8:	687b      	ldr	r3, [r7, #4]
 80179aa:	4a07      	ldr	r2, [pc, #28]	; (80179c8 <IncreaseBufferPointer+0x28>)
 80179ac:	4293      	cmp	r3, r2
 80179ae:	d102      	bne.n	80179b6 <IncreaseBufferPointer+0x16>
    {
        // Reset to the first element
        bufferPointer = ConfirmQueueCtx.Nvm.MlmeConfirmQueue;
 80179b0:	4b06      	ldr	r3, [pc, #24]	; (80179cc <IncreaseBufferPointer+0x2c>)
 80179b2:	607b      	str	r3, [r7, #4]
 80179b4:	e002      	b.n	80179bc <IncreaseBufferPointer+0x1c>
    }
    else
    {
        // Increase
        bufferPointer++;
 80179b6:	687b      	ldr	r3, [r7, #4]
 80179b8:	3304      	adds	r3, #4
 80179ba:	607b      	str	r3, [r7, #4]
    }
    return bufferPointer;
 80179bc:	687b      	ldr	r3, [r7, #4]
}
 80179be:	4618      	mov	r0, r3
 80179c0:	370c      	adds	r7, #12
 80179c2:	46bd      	mov	sp, r7
 80179c4:	bc80      	pop	{r7}
 80179c6:	4770      	bx	lr
 80179c8:	20001c98 	.word	0x20001c98
 80179cc:	20001c88 	.word	0x20001c88

080179d0 <IsListEmpty>:
    }
    return bufferPointer;
}

static bool IsListEmpty( uint8_t count )
{
 80179d0:	b480      	push	{r7}
 80179d2:	b083      	sub	sp, #12
 80179d4:	af00      	add	r7, sp, #0
 80179d6:	4603      	mov	r3, r0
 80179d8:	71fb      	strb	r3, [r7, #7]
    if( count == 0 )
 80179da:	79fb      	ldrb	r3, [r7, #7]
 80179dc:	2b00      	cmp	r3, #0
 80179de:	d101      	bne.n	80179e4 <IsListEmpty+0x14>
    {
        return true;
 80179e0:	2301      	movs	r3, #1
 80179e2:	e000      	b.n	80179e6 <IsListEmpty+0x16>
    }
    return false;
 80179e4:	2300      	movs	r3, #0
}
 80179e6:	4618      	mov	r0, r3
 80179e8:	370c      	adds	r7, #12
 80179ea:	46bd      	mov	sp, r7
 80179ec:	bc80      	pop	{r7}
 80179ee:	4770      	bx	lr

080179f0 <IsListFull>:

static bool IsListFull( uint8_t count )
{
 80179f0:	b480      	push	{r7}
 80179f2:	b083      	sub	sp, #12
 80179f4:	af00      	add	r7, sp, #0
 80179f6:	4603      	mov	r3, r0
 80179f8:	71fb      	strb	r3, [r7, #7]
    if( count >= LORA_MAC_MLME_CONFIRM_QUEUE_LEN )
 80179fa:	79fb      	ldrb	r3, [r7, #7]
 80179fc:	2b04      	cmp	r3, #4
 80179fe:	d901      	bls.n	8017a04 <IsListFull+0x14>
    {
        return true;
 8017a00:	2301      	movs	r3, #1
 8017a02:	e000      	b.n	8017a06 <IsListFull+0x16>
    }
    return false;
 8017a04:	2300      	movs	r3, #0
}
 8017a06:	4618      	mov	r0, r3
 8017a08:	370c      	adds	r7, #12
 8017a0a:	46bd      	mov	sp, r7
 8017a0c:	bc80      	pop	{r7}
 8017a0e:	4770      	bx	lr

08017a10 <GetElement>:

static MlmeConfirmQueue_t* GetElement( Mlme_t request, MlmeConfirmQueue_t* bufferStart, MlmeConfirmQueue_t* bufferEnd )
{
 8017a10:	b580      	push	{r7, lr}
 8017a12:	b086      	sub	sp, #24
 8017a14:	af00      	add	r7, sp, #0
 8017a16:	4603      	mov	r3, r0
 8017a18:	60b9      	str	r1, [r7, #8]
 8017a1a:	607a      	str	r2, [r7, #4]
 8017a1c:	73fb      	strb	r3, [r7, #15]
    MlmeConfirmQueue_t* element = bufferStart;
 8017a1e:	68bb      	ldr	r3, [r7, #8]
 8017a20:	617b      	str	r3, [r7, #20]

    if( IsListEmpty( ConfirmQueueCtx.Nvm.MlmeConfirmQueueCnt ) == true )
 8017a22:	4b13      	ldr	r3, [pc, #76]	; (8017a70 <GetElement+0x60>)
 8017a24:	f893 3020 	ldrb.w	r3, [r3, #32]
 8017a28:	4618      	mov	r0, r3
 8017a2a:	f7ff ffd1 	bl	80179d0 <IsListEmpty>
 8017a2e:	4603      	mov	r3, r0
 8017a30:	2b00      	cmp	r3, #0
 8017a32:	d001      	beq.n	8017a38 <GetElement+0x28>
    {
        return NULL;
 8017a34:	2300      	movs	r3, #0
 8017a36:	e017      	b.n	8017a68 <GetElement+0x58>
    }

    for( uint8_t elementCnt = 0; elementCnt < ConfirmQueueCtx.Nvm.MlmeConfirmQueueCnt; elementCnt++ )
 8017a38:	2300      	movs	r3, #0
 8017a3a:	74fb      	strb	r3, [r7, #19]
 8017a3c:	e00d      	b.n	8017a5a <GetElement+0x4a>
    {
        if( element->Request == request )
 8017a3e:	697b      	ldr	r3, [r7, #20]
 8017a40:	781b      	ldrb	r3, [r3, #0]
 8017a42:	7bfa      	ldrb	r2, [r7, #15]
 8017a44:	429a      	cmp	r2, r3
 8017a46:	d101      	bne.n	8017a4c <GetElement+0x3c>
        {
            // We have found the element
            return element;
 8017a48:	697b      	ldr	r3, [r7, #20]
 8017a4a:	e00d      	b.n	8017a68 <GetElement+0x58>
        }
        element = IncreaseBufferPointer( element );
 8017a4c:	6978      	ldr	r0, [r7, #20]
 8017a4e:	f7ff ffa7 	bl	80179a0 <IncreaseBufferPointer>
 8017a52:	6178      	str	r0, [r7, #20]
    for( uint8_t elementCnt = 0; elementCnt < ConfirmQueueCtx.Nvm.MlmeConfirmQueueCnt; elementCnt++ )
 8017a54:	7cfb      	ldrb	r3, [r7, #19]
 8017a56:	3301      	adds	r3, #1
 8017a58:	74fb      	strb	r3, [r7, #19]
 8017a5a:	4b05      	ldr	r3, [pc, #20]	; (8017a70 <GetElement+0x60>)
 8017a5c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8017a60:	7cfa      	ldrb	r2, [r7, #19]
 8017a62:	429a      	cmp	r2, r3
 8017a64:	d3eb      	bcc.n	8017a3e <GetElement+0x2e>
    }

    return NULL;
 8017a66:	2300      	movs	r3, #0
}
 8017a68:	4618      	mov	r0, r3
 8017a6a:	3718      	adds	r7, #24
 8017a6c:	46bd      	mov	sp, r7
 8017a6e:	bd80      	pop	{r7, pc}
 8017a70:	20001c7c 	.word	0x20001c7c

08017a74 <LoRaMacConfirmQueueInit>:

void LoRaMacConfirmQueueInit( LoRaMacPrimitives_t* primitives )
{
 8017a74:	b580      	push	{r7, lr}
 8017a76:	b082      	sub	sp, #8
 8017a78:	af00      	add	r7, sp, #0
 8017a7a:	6078      	str	r0, [r7, #4]
    ConfirmQueueCtx.Primitives = primitives;
 8017a7c:	4a0c      	ldr	r2, [pc, #48]	; (8017ab0 <LoRaMacConfirmQueueInit+0x3c>)
 8017a7e:	687b      	ldr	r3, [r7, #4]
 8017a80:	6013      	str	r3, [r2, #0]

    // Init counter
    ConfirmQueueCtx.Nvm.MlmeConfirmQueueCnt = 0;
 8017a82:	4b0b      	ldr	r3, [pc, #44]	; (8017ab0 <LoRaMacConfirmQueueInit+0x3c>)
 8017a84:	2200      	movs	r2, #0
 8017a86:	f883 2020 	strb.w	r2, [r3, #32]

    // Init buffer
    ConfirmQueueCtx.BufferStart = ConfirmQueueCtx.Nvm.MlmeConfirmQueue;
 8017a8a:	4b09      	ldr	r3, [pc, #36]	; (8017ab0 <LoRaMacConfirmQueueInit+0x3c>)
 8017a8c:	4a09      	ldr	r2, [pc, #36]	; (8017ab4 <LoRaMacConfirmQueueInit+0x40>)
 8017a8e:	605a      	str	r2, [r3, #4]
    ConfirmQueueCtx.BufferEnd = ConfirmQueueCtx.Nvm.MlmeConfirmQueue;
 8017a90:	4b07      	ldr	r3, [pc, #28]	; (8017ab0 <LoRaMacConfirmQueueInit+0x3c>)
 8017a92:	4a08      	ldr	r2, [pc, #32]	; (8017ab4 <LoRaMacConfirmQueueInit+0x40>)
 8017a94:	609a      	str	r2, [r3, #8]

    memset1( ( uint8_t* )ConfirmQueueCtx.Nvm.MlmeConfirmQueue, 0xFF, sizeof( ConfirmQueueCtx.Nvm.MlmeConfirmQueue ) );
 8017a96:	2214      	movs	r2, #20
 8017a98:	21ff      	movs	r1, #255	; 0xff
 8017a9a:	4806      	ldr	r0, [pc, #24]	; (8017ab4 <LoRaMacConfirmQueueInit+0x40>)
 8017a9c:	f003 ff5c 	bl	801b958 <memset1>

    // Common status
    ConfirmQueueCtx.Nvm.CommonStatus = LORAMAC_EVENT_INFO_STATUS_ERROR;
 8017aa0:	4b03      	ldr	r3, [pc, #12]	; (8017ab0 <LoRaMacConfirmQueueInit+0x3c>)
 8017aa2:	2201      	movs	r2, #1
 8017aa4:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
}
 8017aa8:	bf00      	nop
 8017aaa:	3708      	adds	r7, #8
 8017aac:	46bd      	mov	sp, r7
 8017aae:	bd80      	pop	{r7, pc}
 8017ab0:	20001c7c 	.word	0x20001c7c
 8017ab4:	20001c88 	.word	0x20001c88

08017ab8 <LoRaMacConfirmQueueAdd>:

bool LoRaMacConfirmQueueAdd( MlmeConfirmQueue_t* mlmeConfirm )
{
 8017ab8:	b580      	push	{r7, lr}
 8017aba:	b082      	sub	sp, #8
 8017abc:	af00      	add	r7, sp, #0
 8017abe:	6078      	str	r0, [r7, #4]
    if( IsListFull( ConfirmQueueCtx.Nvm.MlmeConfirmQueueCnt ) == true )
 8017ac0:	4b19      	ldr	r3, [pc, #100]	; (8017b28 <LoRaMacConfirmQueueAdd+0x70>)
 8017ac2:	f893 3020 	ldrb.w	r3, [r3, #32]
 8017ac6:	4618      	mov	r0, r3
 8017ac8:	f7ff ff92 	bl	80179f0 <IsListFull>
 8017acc:	4603      	mov	r3, r0
 8017ace:	2b00      	cmp	r3, #0
 8017ad0:	d001      	beq.n	8017ad6 <LoRaMacConfirmQueueAdd+0x1e>
    {
        // Protect the buffer against overwrites
        return false;
 8017ad2:	2300      	movs	r3, #0
 8017ad4:	e024      	b.n	8017b20 <LoRaMacConfirmQueueAdd+0x68>
    }

    // Add the element to the ring buffer
    ConfirmQueueCtx.BufferEnd->Request = mlmeConfirm->Request;
 8017ad6:	4b14      	ldr	r3, [pc, #80]	; (8017b28 <LoRaMacConfirmQueueAdd+0x70>)
 8017ad8:	689b      	ldr	r3, [r3, #8]
 8017ada:	687a      	ldr	r2, [r7, #4]
 8017adc:	7812      	ldrb	r2, [r2, #0]
 8017ade:	701a      	strb	r2, [r3, #0]
    ConfirmQueueCtx.BufferEnd->Status = mlmeConfirm->Status;
 8017ae0:	4b11      	ldr	r3, [pc, #68]	; (8017b28 <LoRaMacConfirmQueueAdd+0x70>)
 8017ae2:	689b      	ldr	r3, [r3, #8]
 8017ae4:	687a      	ldr	r2, [r7, #4]
 8017ae6:	7852      	ldrb	r2, [r2, #1]
 8017ae8:	705a      	strb	r2, [r3, #1]
    ConfirmQueueCtx.BufferEnd->RestrictCommonReadyToHandle = mlmeConfirm->RestrictCommonReadyToHandle;
 8017aea:	4b0f      	ldr	r3, [pc, #60]	; (8017b28 <LoRaMacConfirmQueueAdd+0x70>)
 8017aec:	689b      	ldr	r3, [r3, #8]
 8017aee:	687a      	ldr	r2, [r7, #4]
 8017af0:	78d2      	ldrb	r2, [r2, #3]
 8017af2:	70da      	strb	r2, [r3, #3]
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
    ConfirmQueueCtx.BufferEnd->ReadyToHandle = false;
#elif (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    ConfirmQueueCtx.BufferEnd->ReadyToHandle = mlmeConfirm->ReadyToHandle;
 8017af4:	4b0c      	ldr	r3, [pc, #48]	; (8017b28 <LoRaMacConfirmQueueAdd+0x70>)
 8017af6:	689b      	ldr	r3, [r3, #8]
 8017af8:	687a      	ldr	r2, [r7, #4]
 8017afa:	7892      	ldrb	r2, [r2, #2]
 8017afc:	709a      	strb	r2, [r3, #2]
#endif /* LORAMAC_VERSION */
    // Increase counter
    ConfirmQueueCtx.Nvm.MlmeConfirmQueueCnt++;
 8017afe:	4b0a      	ldr	r3, [pc, #40]	; (8017b28 <LoRaMacConfirmQueueAdd+0x70>)
 8017b00:	f893 3020 	ldrb.w	r3, [r3, #32]
 8017b04:	3301      	adds	r3, #1
 8017b06:	b2da      	uxtb	r2, r3
 8017b08:	4b07      	ldr	r3, [pc, #28]	; (8017b28 <LoRaMacConfirmQueueAdd+0x70>)
 8017b0a:	f883 2020 	strb.w	r2, [r3, #32]
    // Update end pointer
    ConfirmQueueCtx.BufferEnd = IncreaseBufferPointer( ConfirmQueueCtx.BufferEnd );
 8017b0e:	4b06      	ldr	r3, [pc, #24]	; (8017b28 <LoRaMacConfirmQueueAdd+0x70>)
 8017b10:	689b      	ldr	r3, [r3, #8]
 8017b12:	4618      	mov	r0, r3
 8017b14:	f7ff ff44 	bl	80179a0 <IncreaseBufferPointer>
 8017b18:	4603      	mov	r3, r0
 8017b1a:	4a03      	ldr	r2, [pc, #12]	; (8017b28 <LoRaMacConfirmQueueAdd+0x70>)
 8017b1c:	6093      	str	r3, [r2, #8]

    return true;
 8017b1e:	2301      	movs	r3, #1
}
 8017b20:	4618      	mov	r0, r3
 8017b22:	3708      	adds	r7, #8
 8017b24:	46bd      	mov	sp, r7
 8017b26:	bd80      	pop	{r7, pc}
 8017b28:	20001c7c 	.word	0x20001c7c

08017b2c <LoRaMacConfirmQueueRemoveFirst>:

    return true;
}

bool LoRaMacConfirmQueueRemoveFirst( void )
{
 8017b2c:	b580      	push	{r7, lr}
 8017b2e:	af00      	add	r7, sp, #0
    if( IsListEmpty( ConfirmQueueCtx.Nvm.MlmeConfirmQueueCnt ) == true )
 8017b30:	4b0e      	ldr	r3, [pc, #56]	; (8017b6c <LoRaMacConfirmQueueRemoveFirst+0x40>)
 8017b32:	f893 3020 	ldrb.w	r3, [r3, #32]
 8017b36:	4618      	mov	r0, r3
 8017b38:	f7ff ff4a 	bl	80179d0 <IsListEmpty>
 8017b3c:	4603      	mov	r3, r0
 8017b3e:	2b00      	cmp	r3, #0
 8017b40:	d001      	beq.n	8017b46 <LoRaMacConfirmQueueRemoveFirst+0x1a>
    {
        return false;
 8017b42:	2300      	movs	r3, #0
 8017b44:	e010      	b.n	8017b68 <LoRaMacConfirmQueueRemoveFirst+0x3c>
    }

    // Increase counter
    ConfirmQueueCtx.Nvm.MlmeConfirmQueueCnt--;
 8017b46:	4b09      	ldr	r3, [pc, #36]	; (8017b6c <LoRaMacConfirmQueueRemoveFirst+0x40>)
 8017b48:	f893 3020 	ldrb.w	r3, [r3, #32]
 8017b4c:	3b01      	subs	r3, #1
 8017b4e:	b2da      	uxtb	r2, r3
 8017b50:	4b06      	ldr	r3, [pc, #24]	; (8017b6c <LoRaMacConfirmQueueRemoveFirst+0x40>)
 8017b52:	f883 2020 	strb.w	r2, [r3, #32]
    // Update start pointer
    ConfirmQueueCtx.BufferStart = IncreaseBufferPointer( ConfirmQueueCtx.BufferStart );
 8017b56:	4b05      	ldr	r3, [pc, #20]	; (8017b6c <LoRaMacConfirmQueueRemoveFirst+0x40>)
 8017b58:	685b      	ldr	r3, [r3, #4]
 8017b5a:	4618      	mov	r0, r3
 8017b5c:	f7ff ff20 	bl	80179a0 <IncreaseBufferPointer>
 8017b60:	4603      	mov	r3, r0
 8017b62:	4a02      	ldr	r2, [pc, #8]	; (8017b6c <LoRaMacConfirmQueueRemoveFirst+0x40>)
 8017b64:	6053      	str	r3, [r2, #4]

    return true;
 8017b66:	2301      	movs	r3, #1
}
 8017b68:	4618      	mov	r0, r3
 8017b6a:	bd80      	pop	{r7, pc}
 8017b6c:	20001c7c 	.word	0x20001c7c

08017b70 <LoRaMacConfirmQueueSetStatus>:

void LoRaMacConfirmQueueSetStatus( LoRaMacEventInfoStatus_t status, Mlme_t request )
{
 8017b70:	b580      	push	{r7, lr}
 8017b72:	b084      	sub	sp, #16
 8017b74:	af00      	add	r7, sp, #0
 8017b76:	4603      	mov	r3, r0
 8017b78:	460a      	mov	r2, r1
 8017b7a:	71fb      	strb	r3, [r7, #7]
 8017b7c:	4613      	mov	r3, r2
 8017b7e:	71bb      	strb	r3, [r7, #6]
    MlmeConfirmQueue_t* element = NULL;
 8017b80:	2300      	movs	r3, #0
 8017b82:	60fb      	str	r3, [r7, #12]

    if( IsListEmpty( ConfirmQueueCtx.Nvm.MlmeConfirmQueueCnt ) == false )
 8017b84:	4b10      	ldr	r3, [pc, #64]	; (8017bc8 <LoRaMacConfirmQueueSetStatus+0x58>)
 8017b86:	f893 3020 	ldrb.w	r3, [r3, #32]
 8017b8a:	4618      	mov	r0, r3
 8017b8c:	f7ff ff20 	bl	80179d0 <IsListEmpty>
 8017b90:	4603      	mov	r3, r0
 8017b92:	f083 0301 	eor.w	r3, r3, #1
 8017b96:	b2db      	uxtb	r3, r3
 8017b98:	2b00      	cmp	r3, #0
 8017b9a:	d011      	beq.n	8017bc0 <LoRaMacConfirmQueueSetStatus+0x50>
    {
        element = GetElement( request, ConfirmQueueCtx.BufferStart, ConfirmQueueCtx.BufferEnd );
 8017b9c:	4b0a      	ldr	r3, [pc, #40]	; (8017bc8 <LoRaMacConfirmQueueSetStatus+0x58>)
 8017b9e:	6859      	ldr	r1, [r3, #4]
 8017ba0:	4b09      	ldr	r3, [pc, #36]	; (8017bc8 <LoRaMacConfirmQueueSetStatus+0x58>)
 8017ba2:	689a      	ldr	r2, [r3, #8]
 8017ba4:	79bb      	ldrb	r3, [r7, #6]
 8017ba6:	4618      	mov	r0, r3
 8017ba8:	f7ff ff32 	bl	8017a10 <GetElement>
 8017bac:	60f8      	str	r0, [r7, #12]
        if( element != NULL )
 8017bae:	68fb      	ldr	r3, [r7, #12]
 8017bb0:	2b00      	cmp	r3, #0
 8017bb2:	d005      	beq.n	8017bc0 <LoRaMacConfirmQueueSetStatus+0x50>
        {
            element->Status = status;
 8017bb4:	68fb      	ldr	r3, [r7, #12]
 8017bb6:	79fa      	ldrb	r2, [r7, #7]
 8017bb8:	705a      	strb	r2, [r3, #1]
            element->ReadyToHandle = true;
 8017bba:	68fb      	ldr	r3, [r7, #12]
 8017bbc:	2201      	movs	r2, #1
 8017bbe:	709a      	strb	r2, [r3, #2]
        }
    }
}
 8017bc0:	bf00      	nop
 8017bc2:	3710      	adds	r7, #16
 8017bc4:	46bd      	mov	sp, r7
 8017bc6:	bd80      	pop	{r7, pc}
 8017bc8:	20001c7c 	.word	0x20001c7c

08017bcc <LoRaMacConfirmQueueGetStatus>:

LoRaMacEventInfoStatus_t LoRaMacConfirmQueueGetStatus( Mlme_t request )
{
 8017bcc:	b580      	push	{r7, lr}
 8017bce:	b084      	sub	sp, #16
 8017bd0:	af00      	add	r7, sp, #0
 8017bd2:	4603      	mov	r3, r0
 8017bd4:	71fb      	strb	r3, [r7, #7]
    MlmeConfirmQueue_t* element = NULL;
 8017bd6:	2300      	movs	r3, #0
 8017bd8:	60fb      	str	r3, [r7, #12]

    if( IsListEmpty( ConfirmQueueCtx.Nvm.MlmeConfirmQueueCnt ) == false )
 8017bda:	4b10      	ldr	r3, [pc, #64]	; (8017c1c <LoRaMacConfirmQueueGetStatus+0x50>)
 8017bdc:	f893 3020 	ldrb.w	r3, [r3, #32]
 8017be0:	4618      	mov	r0, r3
 8017be2:	f7ff fef5 	bl	80179d0 <IsListEmpty>
 8017be6:	4603      	mov	r3, r0
 8017be8:	f083 0301 	eor.w	r3, r3, #1
 8017bec:	b2db      	uxtb	r3, r3
 8017bee:	2b00      	cmp	r3, #0
 8017bf0:	d00e      	beq.n	8017c10 <LoRaMacConfirmQueueGetStatus+0x44>
    {
        element = GetElement( request, ConfirmQueueCtx.BufferStart, ConfirmQueueCtx.BufferEnd );
 8017bf2:	4b0a      	ldr	r3, [pc, #40]	; (8017c1c <LoRaMacConfirmQueueGetStatus+0x50>)
 8017bf4:	6859      	ldr	r1, [r3, #4]
 8017bf6:	4b09      	ldr	r3, [pc, #36]	; (8017c1c <LoRaMacConfirmQueueGetStatus+0x50>)
 8017bf8:	689a      	ldr	r2, [r3, #8]
 8017bfa:	79fb      	ldrb	r3, [r7, #7]
 8017bfc:	4618      	mov	r0, r3
 8017bfe:	f7ff ff07 	bl	8017a10 <GetElement>
 8017c02:	60f8      	str	r0, [r7, #12]
        if( element != NULL )
 8017c04:	68fb      	ldr	r3, [r7, #12]
 8017c06:	2b00      	cmp	r3, #0
 8017c08:	d002      	beq.n	8017c10 <LoRaMacConfirmQueueGetStatus+0x44>
        {
            return element->Status;
 8017c0a:	68fb      	ldr	r3, [r7, #12]
 8017c0c:	785b      	ldrb	r3, [r3, #1]
 8017c0e:	e000      	b.n	8017c12 <LoRaMacConfirmQueueGetStatus+0x46>
        }
    }
    return LORAMAC_EVENT_INFO_STATUS_ERROR;
 8017c10:	2301      	movs	r3, #1
}
 8017c12:	4618      	mov	r0, r3
 8017c14:	3710      	adds	r7, #16
 8017c16:	46bd      	mov	sp, r7
 8017c18:	bd80      	pop	{r7, pc}
 8017c1a:	bf00      	nop
 8017c1c:	20001c7c 	.word	0x20001c7c

08017c20 <LoRaMacConfirmQueueSetStatusCmn>:

void LoRaMacConfirmQueueSetStatusCmn( LoRaMacEventInfoStatus_t status )
{
 8017c20:	b580      	push	{r7, lr}
 8017c22:	b084      	sub	sp, #16
 8017c24:	af00      	add	r7, sp, #0
 8017c26:	4603      	mov	r3, r0
 8017c28:	71fb      	strb	r3, [r7, #7]
    MlmeConfirmQueue_t* element = ConfirmQueueCtx.BufferStart;
 8017c2a:	4b16      	ldr	r3, [pc, #88]	; (8017c84 <LoRaMacConfirmQueueSetStatusCmn+0x64>)
 8017c2c:	685b      	ldr	r3, [r3, #4]
 8017c2e:	60fb      	str	r3, [r7, #12]

    ConfirmQueueCtx.Nvm.CommonStatus = status;
 8017c30:	4a14      	ldr	r2, [pc, #80]	; (8017c84 <LoRaMacConfirmQueueSetStatusCmn+0x64>)
 8017c32:	79fb      	ldrb	r3, [r7, #7]
 8017c34:	f882 3021 	strb.w	r3, [r2, #33]	; 0x21

    if( IsListEmpty( ConfirmQueueCtx.Nvm.MlmeConfirmQueueCnt ) == false )
 8017c38:	4b12      	ldr	r3, [pc, #72]	; (8017c84 <LoRaMacConfirmQueueSetStatusCmn+0x64>)
 8017c3a:	f893 3020 	ldrb.w	r3, [r3, #32]
 8017c3e:	4618      	mov	r0, r3
 8017c40:	f7ff fec6 	bl	80179d0 <IsListEmpty>
 8017c44:	4603      	mov	r3, r0
 8017c46:	f083 0301 	eor.w	r3, r3, #1
 8017c4a:	b2db      	uxtb	r3, r3
 8017c4c:	2b00      	cmp	r3, #0
 8017c4e:	d015      	beq.n	8017c7c <LoRaMacConfirmQueueSetStatusCmn+0x5c>
    {
        do
        {
            element->Status = status;
 8017c50:	68fb      	ldr	r3, [r7, #12]
 8017c52:	79fa      	ldrb	r2, [r7, #7]
 8017c54:	705a      	strb	r2, [r3, #1]
            // Set the status if it is allowed to set it with a call to
            // LoRaMacConfirmQueueSetStatusCmn.
            if( element->RestrictCommonReadyToHandle == false )
 8017c56:	68fb      	ldr	r3, [r7, #12]
 8017c58:	78db      	ldrb	r3, [r3, #3]
 8017c5a:	f083 0301 	eor.w	r3, r3, #1
 8017c5e:	b2db      	uxtb	r3, r3
 8017c60:	2b00      	cmp	r3, #0
 8017c62:	d002      	beq.n	8017c6a <LoRaMacConfirmQueueSetStatusCmn+0x4a>
            {
                element->ReadyToHandle = true;
 8017c64:	68fb      	ldr	r3, [r7, #12]
 8017c66:	2201      	movs	r2, #1
 8017c68:	709a      	strb	r2, [r3, #2]
            }
            element = IncreaseBufferPointer( element );
 8017c6a:	68f8      	ldr	r0, [r7, #12]
 8017c6c:	f7ff fe98 	bl	80179a0 <IncreaseBufferPointer>
 8017c70:	60f8      	str	r0, [r7, #12]
        }while( element != ConfirmQueueCtx.BufferEnd );
 8017c72:	4b04      	ldr	r3, [pc, #16]	; (8017c84 <LoRaMacConfirmQueueSetStatusCmn+0x64>)
 8017c74:	689b      	ldr	r3, [r3, #8]
 8017c76:	68fa      	ldr	r2, [r7, #12]
 8017c78:	429a      	cmp	r2, r3
 8017c7a:	d1e9      	bne.n	8017c50 <LoRaMacConfirmQueueSetStatusCmn+0x30>
    }
}
 8017c7c:	bf00      	nop
 8017c7e:	3710      	adds	r7, #16
 8017c80:	46bd      	mov	sp, r7
 8017c82:	bd80      	pop	{r7, pc}
 8017c84:	20001c7c 	.word	0x20001c7c

08017c88 <LoRaMacConfirmQueueIsCmdActive>:
{
    return ConfirmQueueCtx.Nvm.CommonStatus;
}

bool LoRaMacConfirmQueueIsCmdActive( Mlme_t request )
{
 8017c88:	b580      	push	{r7, lr}
 8017c8a:	b082      	sub	sp, #8
 8017c8c:	af00      	add	r7, sp, #0
 8017c8e:	4603      	mov	r3, r0
 8017c90:	71fb      	strb	r3, [r7, #7]
    if( GetElement( request, ConfirmQueueCtx.BufferStart, ConfirmQueueCtx.BufferEnd ) != NULL )
 8017c92:	4b09      	ldr	r3, [pc, #36]	; (8017cb8 <LoRaMacConfirmQueueIsCmdActive+0x30>)
 8017c94:	6859      	ldr	r1, [r3, #4]
 8017c96:	4b08      	ldr	r3, [pc, #32]	; (8017cb8 <LoRaMacConfirmQueueIsCmdActive+0x30>)
 8017c98:	689a      	ldr	r2, [r3, #8]
 8017c9a:	79fb      	ldrb	r3, [r7, #7]
 8017c9c:	4618      	mov	r0, r3
 8017c9e:	f7ff feb7 	bl	8017a10 <GetElement>
 8017ca2:	4603      	mov	r3, r0
 8017ca4:	2b00      	cmp	r3, #0
 8017ca6:	d001      	beq.n	8017cac <LoRaMacConfirmQueueIsCmdActive+0x24>
    {
        return true;
 8017ca8:	2301      	movs	r3, #1
 8017caa:	e000      	b.n	8017cae <LoRaMacConfirmQueueIsCmdActive+0x26>
    }
    return false;
 8017cac:	2300      	movs	r3, #0
}
 8017cae:	4618      	mov	r0, r3
 8017cb0:	3708      	adds	r7, #8
 8017cb2:	46bd      	mov	sp, r7
 8017cb4:	bd80      	pop	{r7, pc}
 8017cb6:	bf00      	nop
 8017cb8:	20001c7c 	.word	0x20001c7c

08017cbc <LoRaMacConfirmQueueHandleCb>:

void LoRaMacConfirmQueueHandleCb( MlmeConfirm_t* mlmeConfirm )
{
 8017cbc:	b580      	push	{r7, lr}
 8017cbe:	b084      	sub	sp, #16
 8017cc0:	af00      	add	r7, sp, #0
 8017cc2:	6078      	str	r0, [r7, #4]
    uint8_t nbElements = ConfirmQueueCtx.Nvm.MlmeConfirmQueueCnt;
 8017cc4:	4b25      	ldr	r3, [pc, #148]	; (8017d5c <LoRaMacConfirmQueueHandleCb+0xa0>)
 8017cc6:	f893 3020 	ldrb.w	r3, [r3, #32]
 8017cca:	73bb      	strb	r3, [r7, #14]
    bool readyToHandle = false;
 8017ccc:	2300      	movs	r3, #0
 8017cce:	737b      	strb	r3, [r7, #13]
    MlmeConfirmQueue_t mlmeConfirmToStore;

    memset1( ( uint8_t* ) &mlmeConfirmToStore, 0, sizeof( MlmeConfirmQueue_t ) );
 8017cd0:	f107 0308 	add.w	r3, r7, #8
 8017cd4:	2204      	movs	r2, #4
 8017cd6:	2100      	movs	r1, #0
 8017cd8:	4618      	mov	r0, r3
 8017cda:	f003 fe3d 	bl	801b958 <memset1>

    for( uint8_t i = 0; i < nbElements; i++ )
 8017cde:	2300      	movs	r3, #0
 8017ce0:	73fb      	strb	r3, [r7, #15]
 8017ce2:	e032      	b.n	8017d4a <LoRaMacConfirmQueueHandleCb+0x8e>
    {
        mlmeConfirm->MlmeRequest = ConfirmQueueCtx.BufferStart->Request;
 8017ce4:	4b1d      	ldr	r3, [pc, #116]	; (8017d5c <LoRaMacConfirmQueueHandleCb+0xa0>)
 8017ce6:	685b      	ldr	r3, [r3, #4]
 8017ce8:	781a      	ldrb	r2, [r3, #0]
 8017cea:	687b      	ldr	r3, [r7, #4]
 8017cec:	701a      	strb	r2, [r3, #0]
        mlmeConfirm->Status = ConfirmQueueCtx.BufferStart->Status;
 8017cee:	4b1b      	ldr	r3, [pc, #108]	; (8017d5c <LoRaMacConfirmQueueHandleCb+0xa0>)
 8017cf0:	685b      	ldr	r3, [r3, #4]
 8017cf2:	785a      	ldrb	r2, [r3, #1]
 8017cf4:	687b      	ldr	r3, [r7, #4]
 8017cf6:	705a      	strb	r2, [r3, #1]
        readyToHandle = ConfirmQueueCtx.BufferStart->ReadyToHandle;
 8017cf8:	4b18      	ldr	r3, [pc, #96]	; (8017d5c <LoRaMacConfirmQueueHandleCb+0xa0>)
 8017cfa:	685b      	ldr	r3, [r3, #4]
 8017cfc:	789b      	ldrb	r3, [r3, #2]
 8017cfe:	737b      	strb	r3, [r7, #13]

        if( readyToHandle == true )
 8017d00:	7b7b      	ldrb	r3, [r7, #13]
 8017d02:	2b00      	cmp	r3, #0
 8017d04:	d005      	beq.n	8017d12 <LoRaMacConfirmQueueHandleCb+0x56>
        {
            ConfirmQueueCtx.Primitives->MacMlmeConfirm( mlmeConfirm );
 8017d06:	4b15      	ldr	r3, [pc, #84]	; (8017d5c <LoRaMacConfirmQueueHandleCb+0xa0>)
 8017d08:	681b      	ldr	r3, [r3, #0]
 8017d0a:	689b      	ldr	r3, [r3, #8]
 8017d0c:	6878      	ldr	r0, [r7, #4]
 8017d0e:	4798      	blx	r3
 8017d10:	e00b      	b.n	8017d2a <LoRaMacConfirmQueueHandleCb+0x6e>
        }
        else
        {
            // The request is not processed yet. Store the state.
            mlmeConfirmToStore.Request = ConfirmQueueCtx.BufferStart->Request;
 8017d12:	4b12      	ldr	r3, [pc, #72]	; (8017d5c <LoRaMacConfirmQueueHandleCb+0xa0>)
 8017d14:	685b      	ldr	r3, [r3, #4]
 8017d16:	781b      	ldrb	r3, [r3, #0]
 8017d18:	723b      	strb	r3, [r7, #8]
            mlmeConfirmToStore.Status = ConfirmQueueCtx.BufferStart->Status;
 8017d1a:	4b10      	ldr	r3, [pc, #64]	; (8017d5c <LoRaMacConfirmQueueHandleCb+0xa0>)
 8017d1c:	685b      	ldr	r3, [r3, #4]
 8017d1e:	785b      	ldrb	r3, [r3, #1]
 8017d20:	727b      	strb	r3, [r7, #9]
            mlmeConfirmToStore.RestrictCommonReadyToHandle = ConfirmQueueCtx.BufferStart->RestrictCommonReadyToHandle;
 8017d22:	4b0e      	ldr	r3, [pc, #56]	; (8017d5c <LoRaMacConfirmQueueHandleCb+0xa0>)
 8017d24:	685b      	ldr	r3, [r3, #4]
 8017d26:	78db      	ldrb	r3, [r3, #3]
 8017d28:	72fb      	strb	r3, [r7, #11]
        }

        // Increase the pointer afterwards to prevent overwrites
        LoRaMacConfirmQueueRemoveFirst( );
 8017d2a:	f7ff feff 	bl	8017b2c <LoRaMacConfirmQueueRemoveFirst>

        if( readyToHandle == false )
 8017d2e:	7b7b      	ldrb	r3, [r7, #13]
 8017d30:	f083 0301 	eor.w	r3, r3, #1
 8017d34:	b2db      	uxtb	r3, r3
 8017d36:	2b00      	cmp	r3, #0
 8017d38:	d004      	beq.n	8017d44 <LoRaMacConfirmQueueHandleCb+0x88>
        {
            // Add a request which has not been finished again to the queue
            LoRaMacConfirmQueueAdd( &mlmeConfirmToStore );
 8017d3a:	f107 0308 	add.w	r3, r7, #8
 8017d3e:	4618      	mov	r0, r3
 8017d40:	f7ff feba 	bl	8017ab8 <LoRaMacConfirmQueueAdd>
    for( uint8_t i = 0; i < nbElements; i++ )
 8017d44:	7bfb      	ldrb	r3, [r7, #15]
 8017d46:	3301      	adds	r3, #1
 8017d48:	73fb      	strb	r3, [r7, #15]
 8017d4a:	7bfa      	ldrb	r2, [r7, #15]
 8017d4c:	7bbb      	ldrb	r3, [r7, #14]
 8017d4e:	429a      	cmp	r2, r3
 8017d50:	d3c8      	bcc.n	8017ce4 <LoRaMacConfirmQueueHandleCb+0x28>
        }
    }
}
 8017d52:	bf00      	nop
 8017d54:	bf00      	nop
 8017d56:	3710      	adds	r7, #16
 8017d58:	46bd      	mov	sp, r7
 8017d5a:	bd80      	pop	{r7, pc}
 8017d5c:	20001c7c 	.word	0x20001c7c

08017d60 <LoRaMacConfirmQueueGetCnt>:

uint8_t LoRaMacConfirmQueueGetCnt( void )
{
 8017d60:	b480      	push	{r7}
 8017d62:	af00      	add	r7, sp, #0
    return ConfirmQueueCtx.Nvm.MlmeConfirmQueueCnt;
 8017d64:	4b03      	ldr	r3, [pc, #12]	; (8017d74 <LoRaMacConfirmQueueGetCnt+0x14>)
 8017d66:	f893 3020 	ldrb.w	r3, [r3, #32]
}
 8017d6a:	4618      	mov	r0, r3
 8017d6c:	46bd      	mov	sp, r7
 8017d6e:	bc80      	pop	{r7}
 8017d70:	4770      	bx	lr
 8017d72:	bf00      	nop
 8017d74:	20001c7c 	.word	0x20001c7c

08017d78 <LoRaMacConfirmQueueIsFull>:

bool LoRaMacConfirmQueueIsFull( void )
{
 8017d78:	b580      	push	{r7, lr}
 8017d7a:	af00      	add	r7, sp, #0
    if( IsListFull( ConfirmQueueCtx.Nvm.MlmeConfirmQueueCnt ) == true )
 8017d7c:	4b06      	ldr	r3, [pc, #24]	; (8017d98 <LoRaMacConfirmQueueIsFull+0x20>)
 8017d7e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8017d82:	4618      	mov	r0, r3
 8017d84:	f7ff fe34 	bl	80179f0 <IsListFull>
 8017d88:	4603      	mov	r3, r0
 8017d8a:	2b00      	cmp	r3, #0
 8017d8c:	d001      	beq.n	8017d92 <LoRaMacConfirmQueueIsFull+0x1a>
    {
        return true;
 8017d8e:	2301      	movs	r3, #1
 8017d90:	e000      	b.n	8017d94 <LoRaMacConfirmQueueIsFull+0x1c>
    }
    else
    {
        return false;
 8017d92:	2300      	movs	r3, #0
    }
}
 8017d94:	4618      	mov	r0, r3
 8017d96:	bd80      	pop	{r7, pc}
 8017d98:	20001c7c 	.word	0x20001c7c

08017d9c <PayloadEncrypt>:
 * \param [in] size             - Size of data
 * \param [in,out] buffer       - Data buffer
 * \retval                      - Status of the operation
 */
static LoRaMacCryptoStatus_t PayloadEncrypt( uint8_t* buffer, int16_t size, KeyIdentifier_t keyID, uint32_t address, uint8_t dir, uint32_t frameCounter )
{
 8017d9c:	b580      	push	{r7, lr}
 8017d9e:	b08e      	sub	sp, #56	; 0x38
 8017da0:	af00      	add	r7, sp, #0
 8017da2:	60f8      	str	r0, [r7, #12]
 8017da4:	607b      	str	r3, [r7, #4]
 8017da6:	460b      	mov	r3, r1
 8017da8:	817b      	strh	r3, [r7, #10]
 8017daa:	4613      	mov	r3, r2
 8017dac:	727b      	strb	r3, [r7, #9]
    if( buffer == 0 )
 8017dae:	68fb      	ldr	r3, [r7, #12]
 8017db0:	2b00      	cmp	r3, #0
 8017db2:	d101      	bne.n	8017db8 <PayloadEncrypt+0x1c>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 8017db4:	2309      	movs	r3, #9
 8017db6:	e086      	b.n	8017ec6 <PayloadEncrypt+0x12a>
    }

    uint8_t bufferIndex = 0;
 8017db8:	2300      	movs	r3, #0
 8017dba:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
    uint16_t ctr = 1;
 8017dbe:	2301      	movs	r3, #1
 8017dc0:	86bb      	strh	r3, [r7, #52]	; 0x34
    uint8_t sBlock[16] = { 0 };
 8017dc2:	2300      	movs	r3, #0
 8017dc4:	623b      	str	r3, [r7, #32]
 8017dc6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8017dca:	2200      	movs	r2, #0
 8017dcc:	601a      	str	r2, [r3, #0]
 8017dce:	605a      	str	r2, [r3, #4]
 8017dd0:	609a      	str	r2, [r3, #8]
    uint8_t aBlock[16] = { 0 };
 8017dd2:	2300      	movs	r3, #0
 8017dd4:	613b      	str	r3, [r7, #16]
 8017dd6:	f107 0314 	add.w	r3, r7, #20
 8017dda:	2200      	movs	r2, #0
 8017ddc:	601a      	str	r2, [r3, #0]
 8017dde:	605a      	str	r2, [r3, #4]
 8017de0:	609a      	str	r2, [r3, #8]

    aBlock[0] = 0x01;
 8017de2:	2301      	movs	r3, #1
 8017de4:	743b      	strb	r3, [r7, #16]

    aBlock[5] = dir;
 8017de6:	f897 3040 	ldrb.w	r3, [r7, #64]	; 0x40
 8017dea:	757b      	strb	r3, [r7, #21]

    aBlock[6] = address & 0xFF;
 8017dec:	687b      	ldr	r3, [r7, #4]
 8017dee:	b2db      	uxtb	r3, r3
 8017df0:	75bb      	strb	r3, [r7, #22]
    aBlock[7] = ( address >> 8 ) & 0xFF;
 8017df2:	687b      	ldr	r3, [r7, #4]
 8017df4:	0a1b      	lsrs	r3, r3, #8
 8017df6:	b2db      	uxtb	r3, r3
 8017df8:	75fb      	strb	r3, [r7, #23]
    aBlock[8] = ( address >> 16 ) & 0xFF;
 8017dfa:	687b      	ldr	r3, [r7, #4]
 8017dfc:	0c1b      	lsrs	r3, r3, #16
 8017dfe:	b2db      	uxtb	r3, r3
 8017e00:	763b      	strb	r3, [r7, #24]
    aBlock[9] = ( address >> 24 ) & 0xFF;
 8017e02:	687b      	ldr	r3, [r7, #4]
 8017e04:	0e1b      	lsrs	r3, r3, #24
 8017e06:	b2db      	uxtb	r3, r3
 8017e08:	767b      	strb	r3, [r7, #25]

    aBlock[10] = frameCounter & 0xFF;
 8017e0a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8017e0c:	b2db      	uxtb	r3, r3
 8017e0e:	76bb      	strb	r3, [r7, #26]
    aBlock[11] = ( frameCounter >> 8 ) & 0xFF;
 8017e10:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8017e12:	0a1b      	lsrs	r3, r3, #8
 8017e14:	b2db      	uxtb	r3, r3
 8017e16:	76fb      	strb	r3, [r7, #27]
    aBlock[12] = ( frameCounter >> 16 ) & 0xFF;
 8017e18:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8017e1a:	0c1b      	lsrs	r3, r3, #16
 8017e1c:	b2db      	uxtb	r3, r3
 8017e1e:	773b      	strb	r3, [r7, #28]
    aBlock[13] = ( frameCounter >> 24 ) & 0xFF;
 8017e20:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8017e22:	0e1b      	lsrs	r3, r3, #24
 8017e24:	b2db      	uxtb	r3, r3
 8017e26:	777b      	strb	r3, [r7, #29]

    while( size > 0 )
 8017e28:	e048      	b.n	8017ebc <PayloadEncrypt+0x120>
    {
        aBlock[15] = ctr & 0xFF;
 8017e2a:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 8017e2c:	b2db      	uxtb	r3, r3
 8017e2e:	77fb      	strb	r3, [r7, #31]
        ctr++;
 8017e30:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 8017e32:	3301      	adds	r3, #1
 8017e34:	86bb      	strh	r3, [r7, #52]	; 0x34
        if( SecureElementAesEncrypt( aBlock, 16, keyID, sBlock ) != SECURE_ELEMENT_SUCCESS )
 8017e36:	f107 0320 	add.w	r3, r7, #32
 8017e3a:	7a7a      	ldrb	r2, [r7, #9]
 8017e3c:	f107 0010 	add.w	r0, r7, #16
 8017e40:	2110      	movs	r1, #16
 8017e42:	f7f8 fa79 	bl	8010338 <SecureElementAesEncrypt>
 8017e46:	4603      	mov	r3, r0
 8017e48:	2b00      	cmp	r3, #0
 8017e4a:	d001      	beq.n	8017e50 <PayloadEncrypt+0xb4>
        {
            return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 8017e4c:	230e      	movs	r3, #14
 8017e4e:	e03a      	b.n	8017ec6 <PayloadEncrypt+0x12a>
        }

        for( uint8_t i = 0; i < ( ( size > 16 ) ? 16 : size ); i++ )
 8017e50:	2300      	movs	r3, #0
 8017e52:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8017e56:	e01e      	b.n	8017e96 <PayloadEncrypt+0xfa>
        {
            buffer[bufferIndex + i] = buffer[bufferIndex + i] ^ sBlock[i];
 8017e58:	f897 2037 	ldrb.w	r2, [r7, #55]	; 0x37
 8017e5c:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8017e60:	4413      	add	r3, r2
 8017e62:	461a      	mov	r2, r3
 8017e64:	68fb      	ldr	r3, [r7, #12]
 8017e66:	4413      	add	r3, r2
 8017e68:	7819      	ldrb	r1, [r3, #0]
 8017e6a:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8017e6e:	3338      	adds	r3, #56	; 0x38
 8017e70:	443b      	add	r3, r7
 8017e72:	f813 2c18 	ldrb.w	r2, [r3, #-24]
 8017e76:	f897 0037 	ldrb.w	r0, [r7, #55]	; 0x37
 8017e7a:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8017e7e:	4403      	add	r3, r0
 8017e80:	4618      	mov	r0, r3
 8017e82:	68fb      	ldr	r3, [r7, #12]
 8017e84:	4403      	add	r3, r0
 8017e86:	404a      	eors	r2, r1
 8017e88:	b2d2      	uxtb	r2, r2
 8017e8a:	701a      	strb	r2, [r3, #0]
        for( uint8_t i = 0; i < ( ( size > 16 ) ? 16 : size ); i++ )
 8017e8c:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8017e90:	3301      	adds	r3, #1
 8017e92:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8017e96:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8017e9a:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 8017e9e:	2a10      	cmp	r2, #16
 8017ea0:	bfa8      	it	ge
 8017ea2:	2210      	movge	r2, #16
 8017ea4:	b212      	sxth	r2, r2
 8017ea6:	4293      	cmp	r3, r2
 8017ea8:	dbd6      	blt.n	8017e58 <PayloadEncrypt+0xbc>
        }
        size -= 16;
 8017eaa:	897b      	ldrh	r3, [r7, #10]
 8017eac:	3b10      	subs	r3, #16
 8017eae:	b29b      	uxth	r3, r3
 8017eb0:	817b      	strh	r3, [r7, #10]
        bufferIndex += 16;
 8017eb2:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8017eb6:	3310      	adds	r3, #16
 8017eb8:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
    while( size > 0 )
 8017ebc:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8017ec0:	2b00      	cmp	r3, #0
 8017ec2:	dcb2      	bgt.n	8017e2a <PayloadEncrypt+0x8e>
    }

    return LORAMAC_CRYPTO_SUCCESS;
 8017ec4:	2300      	movs	r3, #0
}
 8017ec6:	4618      	mov	r0, r3
 8017ec8:	3738      	adds	r7, #56	; 0x38
 8017eca:	46bd      	mov	sp, r7
 8017ecc:	bd80      	pop	{r7, pc}

08017ece <PrepareB0>:
 * \param [in] fCnt           - Frame counter
 * \param [in,out] b0         - B0 block
 * \retval                    - Status of the operation
 */
static LoRaMacCryptoStatus_t PrepareB0( uint16_t msgLen, KeyIdentifier_t keyID, bool isAck, uint8_t dir, uint32_t devAddr, uint32_t fCnt, uint8_t* b0 )
{
 8017ece:	b490      	push	{r4, r7}
 8017ed0:	b082      	sub	sp, #8
 8017ed2:	af00      	add	r7, sp, #0
 8017ed4:	4604      	mov	r4, r0
 8017ed6:	4608      	mov	r0, r1
 8017ed8:	4611      	mov	r1, r2
 8017eda:	461a      	mov	r2, r3
 8017edc:	4623      	mov	r3, r4
 8017ede:	80fb      	strh	r3, [r7, #6]
 8017ee0:	4603      	mov	r3, r0
 8017ee2:	717b      	strb	r3, [r7, #5]
 8017ee4:	460b      	mov	r3, r1
 8017ee6:	713b      	strb	r3, [r7, #4]
 8017ee8:	4613      	mov	r3, r2
 8017eea:	70fb      	strb	r3, [r7, #3]
    if( b0 == 0 )
 8017eec:	69bb      	ldr	r3, [r7, #24]
 8017eee:	2b00      	cmp	r3, #0
 8017ef0:	d101      	bne.n	8017ef6 <PrepareB0+0x28>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 8017ef2:	2309      	movs	r3, #9
 8017ef4:	e04e      	b.n	8017f94 <PrepareB0+0xc6>
    }

    b0[0] = 0x49;
 8017ef6:	69bb      	ldr	r3, [r7, #24]
 8017ef8:	2249      	movs	r2, #73	; 0x49
 8017efa:	701a      	strb	r2, [r3, #0]
        b0[2] = ( confFCnt >> 8 ) & 0xFF;
    }
    else
#endif /* LORAMAC_VERSION */
    {
        b0[1] = 0x00;
 8017efc:	69bb      	ldr	r3, [r7, #24]
 8017efe:	3301      	adds	r3, #1
 8017f00:	2200      	movs	r2, #0
 8017f02:	701a      	strb	r2, [r3, #0]
        b0[2] = 0x00;
 8017f04:	69bb      	ldr	r3, [r7, #24]
 8017f06:	3302      	adds	r3, #2
 8017f08:	2200      	movs	r2, #0
 8017f0a:	701a      	strb	r2, [r3, #0]
    }

    b0[3] = 0x00;
 8017f0c:	69bb      	ldr	r3, [r7, #24]
 8017f0e:	3303      	adds	r3, #3
 8017f10:	2200      	movs	r2, #0
 8017f12:	701a      	strb	r2, [r3, #0]
    b0[4] = 0x00;
 8017f14:	69bb      	ldr	r3, [r7, #24]
 8017f16:	3304      	adds	r3, #4
 8017f18:	2200      	movs	r2, #0
 8017f1a:	701a      	strb	r2, [r3, #0]

    b0[5] = dir;
 8017f1c:	69bb      	ldr	r3, [r7, #24]
 8017f1e:	3305      	adds	r3, #5
 8017f20:	78fa      	ldrb	r2, [r7, #3]
 8017f22:	701a      	strb	r2, [r3, #0]

    b0[6] = devAddr & 0xFF;
 8017f24:	69bb      	ldr	r3, [r7, #24]
 8017f26:	3306      	adds	r3, #6
 8017f28:	693a      	ldr	r2, [r7, #16]
 8017f2a:	b2d2      	uxtb	r2, r2
 8017f2c:	701a      	strb	r2, [r3, #0]
    b0[7] = ( devAddr >> 8 ) & 0xFF;
 8017f2e:	693b      	ldr	r3, [r7, #16]
 8017f30:	0a1a      	lsrs	r2, r3, #8
 8017f32:	69bb      	ldr	r3, [r7, #24]
 8017f34:	3307      	adds	r3, #7
 8017f36:	b2d2      	uxtb	r2, r2
 8017f38:	701a      	strb	r2, [r3, #0]
    b0[8] = ( devAddr >> 16 ) & 0xFF;
 8017f3a:	693b      	ldr	r3, [r7, #16]
 8017f3c:	0c1a      	lsrs	r2, r3, #16
 8017f3e:	69bb      	ldr	r3, [r7, #24]
 8017f40:	3308      	adds	r3, #8
 8017f42:	b2d2      	uxtb	r2, r2
 8017f44:	701a      	strb	r2, [r3, #0]
    b0[9] = ( devAddr >> 24 ) & 0xFF;
 8017f46:	693b      	ldr	r3, [r7, #16]
 8017f48:	0e1a      	lsrs	r2, r3, #24
 8017f4a:	69bb      	ldr	r3, [r7, #24]
 8017f4c:	3309      	adds	r3, #9
 8017f4e:	b2d2      	uxtb	r2, r2
 8017f50:	701a      	strb	r2, [r3, #0]

    b0[10] = fCnt & 0xFF;
 8017f52:	69bb      	ldr	r3, [r7, #24]
 8017f54:	330a      	adds	r3, #10
 8017f56:	697a      	ldr	r2, [r7, #20]
 8017f58:	b2d2      	uxtb	r2, r2
 8017f5a:	701a      	strb	r2, [r3, #0]
    b0[11] = ( fCnt >> 8 ) & 0xFF;
 8017f5c:	697b      	ldr	r3, [r7, #20]
 8017f5e:	0a1a      	lsrs	r2, r3, #8
 8017f60:	69bb      	ldr	r3, [r7, #24]
 8017f62:	330b      	adds	r3, #11
 8017f64:	b2d2      	uxtb	r2, r2
 8017f66:	701a      	strb	r2, [r3, #0]
    b0[12] = ( fCnt >> 16 ) & 0xFF;
 8017f68:	697b      	ldr	r3, [r7, #20]
 8017f6a:	0c1a      	lsrs	r2, r3, #16
 8017f6c:	69bb      	ldr	r3, [r7, #24]
 8017f6e:	330c      	adds	r3, #12
 8017f70:	b2d2      	uxtb	r2, r2
 8017f72:	701a      	strb	r2, [r3, #0]
    b0[13] = ( fCnt >> 24 ) & 0xFF;
 8017f74:	697b      	ldr	r3, [r7, #20]
 8017f76:	0e1a      	lsrs	r2, r3, #24
 8017f78:	69bb      	ldr	r3, [r7, #24]
 8017f7a:	330d      	adds	r3, #13
 8017f7c:	b2d2      	uxtb	r2, r2
 8017f7e:	701a      	strb	r2, [r3, #0]

    b0[14] = 0x00;
 8017f80:	69bb      	ldr	r3, [r7, #24]
 8017f82:	330e      	adds	r3, #14
 8017f84:	2200      	movs	r2, #0
 8017f86:	701a      	strb	r2, [r3, #0]

    b0[15] = msgLen & 0xFF;
 8017f88:	69bb      	ldr	r3, [r7, #24]
 8017f8a:	330f      	adds	r3, #15
 8017f8c:	88fa      	ldrh	r2, [r7, #6]
 8017f8e:	b2d2      	uxtb	r2, r2
 8017f90:	701a      	strb	r2, [r3, #0]

    return LORAMAC_CRYPTO_SUCCESS;
 8017f92:	2300      	movs	r3, #0
}
 8017f94:	4618      	mov	r0, r3
 8017f96:	3708      	adds	r7, #8
 8017f98:	46bd      	mov	sp, r7
 8017f9a:	bc90      	pop	{r4, r7}
 8017f9c:	4770      	bx	lr

08017f9e <ComputeCmacB0>:
 * \param [in] fCnt           - Frame counter
 * \param [out] cmac          - Computed cmac
 * \retval                    - Status of the operation
 */
static LoRaMacCryptoStatus_t ComputeCmacB0( uint8_t* msg, uint16_t len, KeyIdentifier_t keyID, bool isAck, uint8_t dir, uint32_t devAddr, uint32_t fCnt, uint32_t* cmac )
{
 8017f9e:	b590      	push	{r4, r7, lr}
 8017fa0:	b08b      	sub	sp, #44	; 0x2c
 8017fa2:	af04      	add	r7, sp, #16
 8017fa4:	6078      	str	r0, [r7, #4]
 8017fa6:	4608      	mov	r0, r1
 8017fa8:	4611      	mov	r1, r2
 8017faa:	461a      	mov	r2, r3
 8017fac:	4603      	mov	r3, r0
 8017fae:	807b      	strh	r3, [r7, #2]
 8017fb0:	460b      	mov	r3, r1
 8017fb2:	707b      	strb	r3, [r7, #1]
 8017fb4:	4613      	mov	r3, r2
 8017fb6:	703b      	strb	r3, [r7, #0]
    if( ( msg == 0 ) || ( cmac == 0 ) )
 8017fb8:	687b      	ldr	r3, [r7, #4]
 8017fba:	2b00      	cmp	r3, #0
 8017fbc:	d002      	beq.n	8017fc4 <ComputeCmacB0+0x26>
 8017fbe:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8017fc0:	2b00      	cmp	r3, #0
 8017fc2:	d101      	bne.n	8017fc8 <ComputeCmacB0+0x2a>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 8017fc4:	2309      	movs	r3, #9
 8017fc6:	e024      	b.n	8018012 <ComputeCmacB0+0x74>
    }
    if( len > CRYPTO_MAXMESSAGE_SIZE )
 8017fc8:	887b      	ldrh	r3, [r7, #2]
 8017fca:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8017fce:	d901      	bls.n	8017fd4 <ComputeCmacB0+0x36>
    {
        return LORAMAC_CRYPTO_ERROR_BUF_SIZE;
 8017fd0:	230d      	movs	r3, #13
 8017fd2:	e01e      	b.n	8018012 <ComputeCmacB0+0x74>
    }

    uint8_t micBuff[MIC_BLOCK_BX_SIZE] ALIGN(4);

    // Initialize the first Block
    PrepareB0( len, keyID, isAck, dir, devAddr, fCnt, micBuff );
 8017fd4:	f897 4028 	ldrb.w	r4, [r7, #40]	; 0x28
 8017fd8:	783a      	ldrb	r2, [r7, #0]
 8017fda:	7879      	ldrb	r1, [r7, #1]
 8017fdc:	8878      	ldrh	r0, [r7, #2]
 8017fde:	f107 0308 	add.w	r3, r7, #8
 8017fe2:	9302      	str	r3, [sp, #8]
 8017fe4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8017fe6:	9301      	str	r3, [sp, #4]
 8017fe8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8017fea:	9300      	str	r3, [sp, #0]
 8017fec:	4623      	mov	r3, r4
 8017fee:	f7ff ff6e 	bl	8017ece <PrepareB0>

    if( SecureElementComputeAesCmac( micBuff, msg, len, keyID, cmac ) != SECURE_ELEMENT_SUCCESS )
 8017ff2:	887a      	ldrh	r2, [r7, #2]
 8017ff4:	7879      	ldrb	r1, [r7, #1]
 8017ff6:	f107 0008 	add.w	r0, r7, #8
 8017ffa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8017ffc:	9300      	str	r3, [sp, #0]
 8017ffe:	460b      	mov	r3, r1
 8018000:	6879      	ldr	r1, [r7, #4]
 8018002:	f7f8 f953 	bl	80102ac <SecureElementComputeAesCmac>
 8018006:	4603      	mov	r3, r0
 8018008:	2b00      	cmp	r3, #0
 801800a:	d001      	beq.n	8018010 <ComputeCmacB0+0x72>
    {
        return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 801800c:	230e      	movs	r3, #14
 801800e:	e000      	b.n	8018012 <ComputeCmacB0+0x74>
    }
    return LORAMAC_CRYPTO_SUCCESS;
 8018010:	2300      	movs	r3, #0
}
 8018012:	4618      	mov	r0, r3
 8018014:	371c      	adds	r7, #28
 8018016:	46bd      	mov	sp, r7
 8018018:	bd90      	pop	{r4, r7, pc}

0801801a <VerifyCmacB0>:
 * \param [in] fCnt           - Frame counter
 * \param [in] expectedCmac   - Expected cmac
 * \retval                    - Status of the operation
 */
static LoRaMacCryptoStatus_t VerifyCmacB0( uint8_t* msg, uint16_t len, KeyIdentifier_t keyID, bool isAck, uint8_t dir, uint32_t devAddr, uint32_t fCnt, uint32_t expectedCmac )
{
 801801a:	b590      	push	{r4, r7, lr}
 801801c:	b0cd      	sub	sp, #308	; 0x134
 801801e:	af04      	add	r7, sp, #16
 8018020:	f507 7490 	add.w	r4, r7, #288	; 0x120
 8018024:	f5a4 748e 	sub.w	r4, r4, #284	; 0x11c
 8018028:	6020      	str	r0, [r4, #0]
 801802a:	460c      	mov	r4, r1
 801802c:	4610      	mov	r0, r2
 801802e:	4619      	mov	r1, r3
 8018030:	f507 7390 	add.w	r3, r7, #288	; 0x120
 8018034:	f5a3 738f 	sub.w	r3, r3, #286	; 0x11e
 8018038:	4622      	mov	r2, r4
 801803a:	801a      	strh	r2, [r3, #0]
 801803c:	f507 7390 	add.w	r3, r7, #288	; 0x120
 8018040:	f2a3 131f 	subw	r3, r3, #287	; 0x11f
 8018044:	4602      	mov	r2, r0
 8018046:	701a      	strb	r2, [r3, #0]
 8018048:	f507 7390 	add.w	r3, r7, #288	; 0x120
 801804c:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 8018050:	460a      	mov	r2, r1
 8018052:	701a      	strb	r2, [r3, #0]
    if( msg == 0 )
 8018054:	f507 7390 	add.w	r3, r7, #288	; 0x120
 8018058:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 801805c:	681b      	ldr	r3, [r3, #0]
 801805e:	2b00      	cmp	r3, #0
 8018060:	d101      	bne.n	8018066 <VerifyCmacB0+0x4c>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 8018062:	2309      	movs	r3, #9
 8018064:	e063      	b.n	801812e <VerifyCmacB0+0x114>
    }
    if( len > CRYPTO_MAXMESSAGE_SIZE )
 8018066:	f507 7390 	add.w	r3, r7, #288	; 0x120
 801806a:	f5a3 738f 	sub.w	r3, r3, #286	; 0x11e
 801806e:	881b      	ldrh	r3, [r3, #0]
 8018070:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8018074:	d901      	bls.n	801807a <VerifyCmacB0+0x60>
    {
        return LORAMAC_CRYPTO_ERROR_BUF_SIZE;
 8018076:	230d      	movs	r3, #13
 8018078:	e059      	b.n	801812e <VerifyCmacB0+0x114>
    }

    uint8_t micBuff[CRYPTO_BUFFER_SIZE];
    memset1( micBuff, 0, CRYPTO_BUFFER_SIZE );
 801807a:	f107 030c 	add.w	r3, r7, #12
 801807e:	f44f 7288 	mov.w	r2, #272	; 0x110
 8018082:	2100      	movs	r1, #0
 8018084:	4618      	mov	r0, r3
 8018086:	f003 fc67 	bl	801b958 <memset1>

    // Initialize the first Block
    PrepareB0( len, keyID, isAck, dir, devAddr, fCnt, micBuff );
 801808a:	f897 4130 	ldrb.w	r4, [r7, #304]	; 0x130
 801808e:	f507 7390 	add.w	r3, r7, #288	; 0x120
 8018092:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 8018096:	781a      	ldrb	r2, [r3, #0]
 8018098:	f507 7390 	add.w	r3, r7, #288	; 0x120
 801809c:	f2a3 131f 	subw	r3, r3, #287	; 0x11f
 80180a0:	7819      	ldrb	r1, [r3, #0]
 80180a2:	f507 7390 	add.w	r3, r7, #288	; 0x120
 80180a6:	f5a3 738f 	sub.w	r3, r3, #286	; 0x11e
 80180aa:	8818      	ldrh	r0, [r3, #0]
 80180ac:	f107 030c 	add.w	r3, r7, #12
 80180b0:	9302      	str	r3, [sp, #8]
 80180b2:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
 80180b6:	9301      	str	r3, [sp, #4]
 80180b8:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 80180bc:	9300      	str	r3, [sp, #0]
 80180be:	4623      	mov	r3, r4
 80180c0:	f7ff ff05 	bl	8017ece <PrepareB0>

    // Copy the given data to the mic computation buffer
    memcpy1( ( micBuff + MIC_BLOCK_BX_SIZE ), msg, len );
 80180c4:	f107 030c 	add.w	r3, r7, #12
 80180c8:	3310      	adds	r3, #16
 80180ca:	f507 7290 	add.w	r2, r7, #288	; 0x120
 80180ce:	f5a2 728f 	sub.w	r2, r2, #286	; 0x11e
 80180d2:	8812      	ldrh	r2, [r2, #0]
 80180d4:	f507 7190 	add.w	r1, r7, #288	; 0x120
 80180d8:	f5a1 718e 	sub.w	r1, r1, #284	; 0x11c
 80180dc:	6809      	ldr	r1, [r1, #0]
 80180de:	4618      	mov	r0, r3
 80180e0:	f003 fbff 	bl	801b8e2 <memcpy1>

    SecureElementStatus_t retval = SECURE_ELEMENT_ERROR;
 80180e4:	2306      	movs	r3, #6
 80180e6:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
    retval = SecureElementVerifyAesCmac( micBuff, ( len + MIC_BLOCK_BX_SIZE ), expectedCmac, keyID );
 80180ea:	f507 7390 	add.w	r3, r7, #288	; 0x120
 80180ee:	f5a3 738f 	sub.w	r3, r3, #286	; 0x11e
 80180f2:	881b      	ldrh	r3, [r3, #0]
 80180f4:	3310      	adds	r3, #16
 80180f6:	4619      	mov	r1, r3
 80180f8:	f507 7390 	add.w	r3, r7, #288	; 0x120
 80180fc:	f2a3 131f 	subw	r3, r3, #287	; 0x11f
 8018100:	781b      	ldrb	r3, [r3, #0]
 8018102:	f107 000c 	add.w	r0, r7, #12
 8018106:	f8d7 213c 	ldr.w	r2, [r7, #316]	; 0x13c
 801810a:	f7f8 f8e9 	bl	80102e0 <SecureElementVerifyAesCmac>
 801810e:	4603      	mov	r3, r0
 8018110:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f

    if( retval == SECURE_ELEMENT_SUCCESS )
 8018114:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 8018118:	2b00      	cmp	r3, #0
 801811a:	d101      	bne.n	8018120 <VerifyCmacB0+0x106>
    {
        return LORAMAC_CRYPTO_SUCCESS;
 801811c:	2300      	movs	r3, #0
 801811e:	e006      	b.n	801812e <VerifyCmacB0+0x114>
    }
    else if( retval == SECURE_ELEMENT_FAIL_CMAC )
 8018120:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 8018124:	2b01      	cmp	r3, #1
 8018126:	d101      	bne.n	801812c <VerifyCmacB0+0x112>
    {
        return LORAMAC_CRYPTO_FAIL_MIC;
 8018128:	2301      	movs	r3, #1
 801812a:	e000      	b.n	801812e <VerifyCmacB0+0x114>
    }

    return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 801812c:	230e      	movs	r3, #14
}
 801812e:	4618      	mov	r0, r3
 8018130:	f507 7792 	add.w	r7, r7, #292	; 0x124
 8018134:	46bd      	mov	sp, r7
 8018136:	bd90      	pop	{r4, r7, pc}

08018138 <GetKeyAddrItem>:
 * \param [in] addrID         - Address identifier
 * \param [out] keyItem       - Key item reference
 * \retval                    - Status of the operation
 */
static LoRaMacCryptoStatus_t GetKeyAddrItem( AddressIdentifier_t addrID, KeyAddr_t** item )
{
 8018138:	b480      	push	{r7}
 801813a:	b085      	sub	sp, #20
 801813c:	af00      	add	r7, sp, #0
 801813e:	4603      	mov	r3, r0
 8018140:	6039      	str	r1, [r7, #0]
 8018142:	71fb      	strb	r3, [r7, #7]
    for( uint8_t i = 0; i < NUM_OF_SEC_CTX; i++ )
 8018144:	2300      	movs	r3, #0
 8018146:	73fb      	strb	r3, [r7, #15]
 8018148:	e011      	b.n	801816e <GetKeyAddrItem+0x36>
    {
        if( KeyAddrList[i].AddrID == addrID )
 801814a:	7bfb      	ldrb	r3, [r7, #15]
 801814c:	4a0c      	ldr	r2, [pc, #48]	; (8018180 <GetKeyAddrItem+0x48>)
 801814e:	f812 3023 	ldrb.w	r3, [r2, r3, lsl #2]
 8018152:	79fa      	ldrb	r2, [r7, #7]
 8018154:	429a      	cmp	r2, r3
 8018156:	d107      	bne.n	8018168 <GetKeyAddrItem+0x30>
        {
            *item = &( KeyAddrList[i] );
 8018158:	7bfb      	ldrb	r3, [r7, #15]
 801815a:	009b      	lsls	r3, r3, #2
 801815c:	4a08      	ldr	r2, [pc, #32]	; (8018180 <GetKeyAddrItem+0x48>)
 801815e:	441a      	add	r2, r3
 8018160:	683b      	ldr	r3, [r7, #0]
 8018162:	601a      	str	r2, [r3, #0]
            return LORAMAC_CRYPTO_SUCCESS;
 8018164:	2300      	movs	r3, #0
 8018166:	e006      	b.n	8018176 <GetKeyAddrItem+0x3e>
    for( uint8_t i = 0; i < NUM_OF_SEC_CTX; i++ )
 8018168:	7bfb      	ldrb	r3, [r7, #15]
 801816a:	3301      	adds	r3, #1
 801816c:	73fb      	strb	r3, [r7, #15]
 801816e:	7bfb      	ldrb	r3, [r7, #15]
 8018170:	2b01      	cmp	r3, #1
 8018172:	d9ea      	bls.n	801814a <GetKeyAddrItem+0x12>
        }
    }
    return LORAMAC_CRYPTO_ERROR_INVALID_ADDR_ID;
 8018174:	230b      	movs	r3, #11
}
 8018176:	4618      	mov	r0, r3
 8018178:	3714      	adds	r7, #20
 801817a:	46bd      	mov	sp, r7
 801817c:	bc80      	pop	{r7}
 801817e:	4770      	bx	lr
 8018180:	20000110 	.word	0x20000110

08018184 <DeriveSessionKey10x>:
 * \param [in] netID          - Network Identifier
 * \param [in] deviceNonce    - Device nonce
 * \retval                    - Status of the operation
 */
static LoRaMacCryptoStatus_t DeriveSessionKey10x( KeyIdentifier_t keyID, uint32_t joinNonce, uint32_t netID, uint16_t devNonce )
{
 8018184:	b580      	push	{r7, lr}
 8018186:	b088      	sub	sp, #32
 8018188:	af00      	add	r7, sp, #0
 801818a:	60b9      	str	r1, [r7, #8]
 801818c:	607a      	str	r2, [r7, #4]
 801818e:	461a      	mov	r2, r3
 8018190:	4603      	mov	r3, r0
 8018192:	73fb      	strb	r3, [r7, #15]
 8018194:	4613      	mov	r3, r2
 8018196:	81bb      	strh	r3, [r7, #12]
    uint8_t compBase[16] = { 0 };
 8018198:	2300      	movs	r3, #0
 801819a:	613b      	str	r3, [r7, #16]
 801819c:	f107 0314 	add.w	r3, r7, #20
 80181a0:	2200      	movs	r2, #0
 80181a2:	601a      	str	r2, [r3, #0]
 80181a4:	605a      	str	r2, [r3, #4]
 80181a6:	609a      	str	r2, [r3, #8]

    switch( keyID )
 80181a8:	7bfb      	ldrb	r3, [r7, #15]
 80181aa:	2b08      	cmp	r3, #8
 80181ac:	d002      	beq.n	80181b4 <DeriveSessionKey10x+0x30>
 80181ae:	2b09      	cmp	r3, #9
 80181b0:	d003      	beq.n	80181ba <DeriveSessionKey10x+0x36>
 80181b2:	e005      	b.n	80181c0 <DeriveSessionKey10x+0x3c>
        case S_NWK_S_INT_KEY:
        case NWK_S_ENC_KEY:
#else
        case NWK_S_KEY:
#endif /* LORAMAC_VERSION */
            compBase[0] = 0x01;
 80181b4:	2301      	movs	r3, #1
 80181b6:	743b      	strb	r3, [r7, #16]
            break;
 80181b8:	e004      	b.n	80181c4 <DeriveSessionKey10x+0x40>
        case APP_S_KEY:
            compBase[0] = 0x02;
 80181ba:	2302      	movs	r3, #2
 80181bc:	743b      	strb	r3, [r7, #16]
            break;
 80181be:	e001      	b.n	80181c4 <DeriveSessionKey10x+0x40>
        default:
            return LORAMAC_CRYPTO_ERROR_INVALID_KEY_ID;
 80181c0:	230a      	movs	r3, #10
 80181c2:	e02a      	b.n	801821a <DeriveSessionKey10x+0x96>
    }

    compBase[1] = ( uint8_t )( ( joinNonce >> 0 ) & 0xFF );
 80181c4:	68bb      	ldr	r3, [r7, #8]
 80181c6:	b2db      	uxtb	r3, r3
 80181c8:	747b      	strb	r3, [r7, #17]
    compBase[2] = ( uint8_t )( ( joinNonce >> 8 ) & 0xFF );
 80181ca:	68bb      	ldr	r3, [r7, #8]
 80181cc:	0a1b      	lsrs	r3, r3, #8
 80181ce:	b2db      	uxtb	r3, r3
 80181d0:	74bb      	strb	r3, [r7, #18]
    compBase[3] = ( uint8_t )( ( joinNonce >> 16 ) & 0xFF );
 80181d2:	68bb      	ldr	r3, [r7, #8]
 80181d4:	0c1b      	lsrs	r3, r3, #16
 80181d6:	b2db      	uxtb	r3, r3
 80181d8:	74fb      	strb	r3, [r7, #19]

    compBase[4] = ( uint8_t )( ( netID >> 0 ) & 0xFF );
 80181da:	687b      	ldr	r3, [r7, #4]
 80181dc:	b2db      	uxtb	r3, r3
 80181de:	753b      	strb	r3, [r7, #20]
    compBase[5] = ( uint8_t )( ( netID >> 8 ) & 0xFF );
 80181e0:	687b      	ldr	r3, [r7, #4]
 80181e2:	0a1b      	lsrs	r3, r3, #8
 80181e4:	b2db      	uxtb	r3, r3
 80181e6:	757b      	strb	r3, [r7, #21]
    compBase[6] = ( uint8_t )( ( netID >> 16 ) & 0xFF );
 80181e8:	687b      	ldr	r3, [r7, #4]
 80181ea:	0c1b      	lsrs	r3, r3, #16
 80181ec:	b2db      	uxtb	r3, r3
 80181ee:	75bb      	strb	r3, [r7, #22]

    compBase[7] = ( uint8_t )( ( devNonce >> 0 ) & 0xFF );
 80181f0:	89bb      	ldrh	r3, [r7, #12]
 80181f2:	b2db      	uxtb	r3, r3
 80181f4:	75fb      	strb	r3, [r7, #23]
    compBase[8] = ( uint8_t )( ( devNonce >> 8 ) & 0xFF );
 80181f6:	89bb      	ldrh	r3, [r7, #12]
 80181f8:	0a1b      	lsrs	r3, r3, #8
 80181fa:	b29b      	uxth	r3, r3
 80181fc:	b2db      	uxtb	r3, r3
 80181fe:	763b      	strb	r3, [r7, #24]

    if( SecureElementDeriveAndStoreKey( compBase, NWK_KEY, keyID ) != SECURE_ELEMENT_SUCCESS )
 8018200:	7bfa      	ldrb	r2, [r7, #15]
 8018202:	f107 0310 	add.w	r3, r7, #16
 8018206:	2101      	movs	r1, #1
 8018208:	4618      	mov	r0, r3
 801820a:	f7f8 f915 	bl	8010438 <SecureElementDeriveAndStoreKey>
 801820e:	4603      	mov	r3, r0
 8018210:	2b00      	cmp	r3, #0
 8018212:	d001      	beq.n	8018218 <DeriveSessionKey10x+0x94>
    {
        return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 8018214:	230e      	movs	r3, #14
 8018216:	e000      	b.n	801821a <DeriveSessionKey10x+0x96>
    }

    return LORAMAC_CRYPTO_SUCCESS;
 8018218:	2300      	movs	r3, #0
}
 801821a:	4618      	mov	r0, r3
 801821c:	3720      	adds	r7, #32
 801821e:	46bd      	mov	sp, r7
 8018220:	bd80      	pop	{r7, pc}
	...

08018224 <GetLastFcntDown>:
 * \param [in]    lastDown     - Last downlink counter value
 *
 * \retval                     - Status of the operation
 */
static LoRaMacCryptoStatus_t GetLastFcntDown( FCntIdentifier_t fCntID, uint32_t* lastDown )
{
 8018224:	b480      	push	{r7}
 8018226:	b083      	sub	sp, #12
 8018228:	af00      	add	r7, sp, #0
 801822a:	4603      	mov	r3, r0
 801822c:	6039      	str	r1, [r7, #0]
 801822e:	71fb      	strb	r3, [r7, #7]
    if( lastDown == NULL )
 8018230:	683b      	ldr	r3, [r7, #0]
 8018232:	2b00      	cmp	r3, #0
 8018234:	d101      	bne.n	801823a <GetLastFcntDown+0x16>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 8018236:	2309      	movs	r3, #9
 8018238:	e029      	b.n	801828e <GetLastFcntDown+0x6a>
    }
    switch( fCntID )
 801823a:	79fb      	ldrb	r3, [r7, #7]
 801823c:	3b01      	subs	r3, #1
 801823e:	2b03      	cmp	r3, #3
 8018240:	d822      	bhi.n	8018288 <GetLastFcntDown+0x64>
 8018242:	a201      	add	r2, pc, #4	; (adr r2, 8018248 <GetLastFcntDown+0x24>)
 8018244:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8018248:	08018259 	.word	0x08018259
 801824c:	08018265 	.word	0x08018265
 8018250:	08018271 	.word	0x08018271
 8018254:	0801827d 	.word	0x0801827d
    {
        case N_FCNT_DOWN:
            *lastDown = CryptoNvm->FCntList.NFCntDown;
 8018258:	4b0f      	ldr	r3, [pc, #60]	; (8018298 <GetLastFcntDown+0x74>)
 801825a:	681b      	ldr	r3, [r3, #0]
 801825c:	691a      	ldr	r2, [r3, #16]
 801825e:	683b      	ldr	r3, [r7, #0]
 8018260:	601a      	str	r2, [r3, #0]
            break;
 8018262:	e013      	b.n	801828c <GetLastFcntDown+0x68>
        case A_FCNT_DOWN:
            *lastDown = CryptoNvm->FCntList.AFCntDown;
 8018264:	4b0c      	ldr	r3, [pc, #48]	; (8018298 <GetLastFcntDown+0x74>)
 8018266:	681b      	ldr	r3, [r3, #0]
 8018268:	695a      	ldr	r2, [r3, #20]
 801826a:	683b      	ldr	r3, [r7, #0]
 801826c:	601a      	str	r2, [r3, #0]
            break;
 801826e:	e00d      	b.n	801828c <GetLastFcntDown+0x68>
        case FCNT_DOWN:
            *lastDown = CryptoNvm->FCntList.FCntDown;
 8018270:	4b09      	ldr	r3, [pc, #36]	; (8018298 <GetLastFcntDown+0x74>)
 8018272:	681b      	ldr	r3, [r3, #0]
 8018274:	699a      	ldr	r2, [r3, #24]
 8018276:	683b      	ldr	r3, [r7, #0]
 8018278:	601a      	str	r2, [r3, #0]
            break;
 801827a:	e007      	b.n	801828c <GetLastFcntDown+0x68>
#if ( LORAMAC_MAX_MC_CTX > 0 )
        case MC_FCNT_DOWN_0:
            *lastDown = CryptoNvm->FCntList.McFCntDown[0];
 801827c:	4b06      	ldr	r3, [pc, #24]	; (8018298 <GetLastFcntDown+0x74>)
 801827e:	681b      	ldr	r3, [r3, #0]
 8018280:	69da      	ldr	r2, [r3, #28]
 8018282:	683b      	ldr	r3, [r7, #0]
 8018284:	601a      	str	r2, [r3, #0]
            break;
 8018286:	e001      	b.n	801828c <GetLastFcntDown+0x68>
        case MC_FCNT_DOWN_3:
            *lastDown = CryptoNvm->FCntList.McFCntDown[3];
            break;
#endif /* LORAMAC_MAX_MC_CTX > 3 */
        default:
            return LORAMAC_CRYPTO_FAIL_FCNT_ID;
 8018288:	2305      	movs	r3, #5
 801828a:	e000      	b.n	801828e <GetLastFcntDown+0x6a>
    }
    return LORAMAC_CRYPTO_SUCCESS;
 801828c:	2300      	movs	r3, #0
}
 801828e:	4618      	mov	r0, r3
 8018290:	370c      	adds	r7, #12
 8018292:	46bd      	mov	sp, r7
 8018294:	bc80      	pop	{r7}
 8018296:	4770      	bx	lr
 8018298:	20001ca0 	.word	0x20001ca0

0801829c <CheckFCntDown>:
 * \param [in]    currentDown  - Current downlink counter value
 *
 * \retval                     - Status of the operation
 */
static bool CheckFCntDown( FCntIdentifier_t fCntID, uint32_t currentDown )
{
 801829c:	b580      	push	{r7, lr}
 801829e:	b084      	sub	sp, #16
 80182a0:	af00      	add	r7, sp, #0
 80182a2:	4603      	mov	r3, r0
 80182a4:	6039      	str	r1, [r7, #0]
 80182a6:	71fb      	strb	r3, [r7, #7]
    uint32_t lastDown = 0;
 80182a8:	2300      	movs	r3, #0
 80182aa:	60fb      	str	r3, [r7, #12]
    if( GetLastFcntDown( fCntID, &lastDown ) != LORAMAC_CRYPTO_SUCCESS )
 80182ac:	f107 020c 	add.w	r2, r7, #12
 80182b0:	79fb      	ldrb	r3, [r7, #7]
 80182b2:	4611      	mov	r1, r2
 80182b4:	4618      	mov	r0, r3
 80182b6:	f7ff ffb5 	bl	8018224 <GetLastFcntDown>
 80182ba:	4603      	mov	r3, r0
 80182bc:	2b00      	cmp	r3, #0
 80182be:	d001      	beq.n	80182c4 <CheckFCntDown+0x28>
    {
        return false;
 80182c0:	2300      	movs	r3, #0
 80182c2:	e00a      	b.n	80182da <CheckFCntDown+0x3e>
    }
    if( ( currentDown > lastDown ) ||
 80182c4:	68fb      	ldr	r3, [r7, #12]
 80182c6:	683a      	ldr	r2, [r7, #0]
 80182c8:	429a      	cmp	r2, r3
 80182ca:	d803      	bhi.n	80182d4 <CheckFCntDown+0x38>
        // For LoRaWAN 1.0.X only. Allow downlink frames of 0
        ( lastDown == FCNT_DOWN_INITIAL_VALUE ) )
 80182cc:	68fb      	ldr	r3, [r7, #12]
    if( ( currentDown > lastDown ) ||
 80182ce:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80182d2:	d101      	bne.n	80182d8 <CheckFCntDown+0x3c>
    {
        return true;
 80182d4:	2301      	movs	r3, #1
 80182d6:	e000      	b.n	80182da <CheckFCntDown+0x3e>
    }
    else
    {
        return false;
 80182d8:	2300      	movs	r3, #0
    }
}
 80182da:	4618      	mov	r0, r3
 80182dc:	3710      	adds	r7, #16
 80182de:	46bd      	mov	sp, r7
 80182e0:	bd80      	pop	{r7, pc}
	...

080182e4 <UpdateFCntDown>:
 * \param [in]    currentDown   - Current downlink counter value
 *
 * \retval                     - Status of the operation
 */
static void UpdateFCntDown( FCntIdentifier_t fCntID, uint32_t currentDown )
{
 80182e4:	b480      	push	{r7}
 80182e6:	b083      	sub	sp, #12
 80182e8:	af00      	add	r7, sp, #0
 80182ea:	4603      	mov	r3, r0
 80182ec:	6039      	str	r1, [r7, #0]
 80182ee:	71fb      	strb	r3, [r7, #7]
    switch( fCntID )
 80182f0:	79fb      	ldrb	r3, [r7, #7]
 80182f2:	3b01      	subs	r3, #1
 80182f4:	2b03      	cmp	r3, #3
 80182f6:	d82b      	bhi.n	8018350 <UpdateFCntDown+0x6c>
 80182f8:	a201      	add	r2, pc, #4	; (adr r2, 8018300 <UpdateFCntDown+0x1c>)
 80182fa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80182fe:	bf00      	nop
 8018300:	08018311 	.word	0x08018311
 8018304:	08018323 	.word	0x08018323
 8018308:	08018335 	.word	0x08018335
 801830c:	08018347 	.word	0x08018347
    {
        case N_FCNT_DOWN:
            CryptoNvm->FCntList.NFCntDown = currentDown;
 8018310:	4b12      	ldr	r3, [pc, #72]	; (801835c <UpdateFCntDown+0x78>)
 8018312:	681b      	ldr	r3, [r3, #0]
 8018314:	683a      	ldr	r2, [r7, #0]
 8018316:	611a      	str	r2, [r3, #16]
            CryptoNvm->LastDownFCnt = currentDown;
 8018318:	4b10      	ldr	r3, [pc, #64]	; (801835c <UpdateFCntDown+0x78>)
 801831a:	681b      	ldr	r3, [r3, #0]
 801831c:	683a      	ldr	r2, [r7, #0]
 801831e:	621a      	str	r2, [r3, #32]
            break;
 8018320:	e017      	b.n	8018352 <UpdateFCntDown+0x6e>
        case A_FCNT_DOWN:
            CryptoNvm->FCntList.AFCntDown = currentDown;
 8018322:	4b0e      	ldr	r3, [pc, #56]	; (801835c <UpdateFCntDown+0x78>)
 8018324:	681b      	ldr	r3, [r3, #0]
 8018326:	683a      	ldr	r2, [r7, #0]
 8018328:	615a      	str	r2, [r3, #20]
            CryptoNvm->LastDownFCnt = currentDown;
 801832a:	4b0c      	ldr	r3, [pc, #48]	; (801835c <UpdateFCntDown+0x78>)
 801832c:	681b      	ldr	r3, [r3, #0]
 801832e:	683a      	ldr	r2, [r7, #0]
 8018330:	621a      	str	r2, [r3, #32]
            break;
 8018332:	e00e      	b.n	8018352 <UpdateFCntDown+0x6e>
        case FCNT_DOWN:
            CryptoNvm->FCntList.FCntDown = currentDown;
 8018334:	4b09      	ldr	r3, [pc, #36]	; (801835c <UpdateFCntDown+0x78>)
 8018336:	681b      	ldr	r3, [r3, #0]
 8018338:	683a      	ldr	r2, [r7, #0]
 801833a:	619a      	str	r2, [r3, #24]
            CryptoNvm->LastDownFCnt = currentDown;
 801833c:	4b07      	ldr	r3, [pc, #28]	; (801835c <UpdateFCntDown+0x78>)
 801833e:	681b      	ldr	r3, [r3, #0]
 8018340:	683a      	ldr	r2, [r7, #0]
 8018342:	621a      	str	r2, [r3, #32]
            break;
 8018344:	e005      	b.n	8018352 <UpdateFCntDown+0x6e>
#if ( LORAMAC_MAX_MC_CTX > 0 )
        case MC_FCNT_DOWN_0:
            CryptoNvm->FCntList.McFCntDown[0] = currentDown;
 8018346:	4b05      	ldr	r3, [pc, #20]	; (801835c <UpdateFCntDown+0x78>)
 8018348:	681b      	ldr	r3, [r3, #0]
 801834a:	683a      	ldr	r2, [r7, #0]
 801834c:	61da      	str	r2, [r3, #28]
            break;
 801834e:	e000      	b.n	8018352 <UpdateFCntDown+0x6e>
        case MC_FCNT_DOWN_3:
            CryptoNvm->FCntList.McFCntDown[3] = currentDown;
            break;
#endif /* LORAMAC_MAX_MC_CTX > 3 */
        default:
            break;
 8018350:	bf00      	nop
    }
}
 8018352:	bf00      	nop
 8018354:	370c      	adds	r7, #12
 8018356:	46bd      	mov	sp, r7
 8018358:	bc80      	pop	{r7}
 801835a:	4770      	bx	lr
 801835c:	20001ca0 	.word	0x20001ca0

08018360 <ResetFCnts>:

/*!
 * Resets the frame counters
 */
static void ResetFCnts( void )
{
 8018360:	b480      	push	{r7}
 8018362:	b083      	sub	sp, #12
 8018364:	af00      	add	r7, sp, #0
    CryptoNvm->FCntList.FCntUp = 0;
 8018366:	4b18      	ldr	r3, [pc, #96]	; (80183c8 <ResetFCnts+0x68>)
 8018368:	681b      	ldr	r3, [r3, #0]
 801836a:	2200      	movs	r2, #0
 801836c:	60da      	str	r2, [r3, #12]
    CryptoNvm->FCntList.NFCntDown = FCNT_DOWN_INITIAL_VALUE;
 801836e:	4b16      	ldr	r3, [pc, #88]	; (80183c8 <ResetFCnts+0x68>)
 8018370:	681b      	ldr	r3, [r3, #0]
 8018372:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8018376:	611a      	str	r2, [r3, #16]
    CryptoNvm->FCntList.AFCntDown = FCNT_DOWN_INITIAL_VALUE;
 8018378:	4b13      	ldr	r3, [pc, #76]	; (80183c8 <ResetFCnts+0x68>)
 801837a:	681b      	ldr	r3, [r3, #0]
 801837c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8018380:	615a      	str	r2, [r3, #20]
    CryptoNvm->FCntList.FCntDown = FCNT_DOWN_INITIAL_VALUE;
 8018382:	4b11      	ldr	r3, [pc, #68]	; (80183c8 <ResetFCnts+0x68>)
 8018384:	681b      	ldr	r3, [r3, #0]
 8018386:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 801838a:	619a      	str	r2, [r3, #24]
    CryptoNvm->LastDownFCnt = CryptoNvm->FCntList.FCntDown;
 801838c:	4b0e      	ldr	r3, [pc, #56]	; (80183c8 <ResetFCnts+0x68>)
 801838e:	681a      	ldr	r2, [r3, #0]
 8018390:	4b0d      	ldr	r3, [pc, #52]	; (80183c8 <ResetFCnts+0x68>)
 8018392:	681b      	ldr	r3, [r3, #0]
 8018394:	6992      	ldr	r2, [r2, #24]
 8018396:	621a      	str	r2, [r3, #32]

    for( int32_t i = 0; i < LORAMAC_MAX_MC_CTX; i++ )
 8018398:	2300      	movs	r3, #0
 801839a:	607b      	str	r3, [r7, #4]
 801839c:	e00b      	b.n	80183b6 <ResetFCnts+0x56>
    {
        CryptoNvm->FCntList.McFCntDown[i] = FCNT_DOWN_INITIAL_VALUE;
 801839e:	4b0a      	ldr	r3, [pc, #40]	; (80183c8 <ResetFCnts+0x68>)
 80183a0:	681a      	ldr	r2, [r3, #0]
 80183a2:	687b      	ldr	r3, [r7, #4]
 80183a4:	3306      	adds	r3, #6
 80183a6:	009b      	lsls	r3, r3, #2
 80183a8:	4413      	add	r3, r2
 80183aa:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80183ae:	605a      	str	r2, [r3, #4]
    for( int32_t i = 0; i < LORAMAC_MAX_MC_CTX; i++ )
 80183b0:	687b      	ldr	r3, [r7, #4]
 80183b2:	3301      	adds	r3, #1
 80183b4:	607b      	str	r3, [r7, #4]
 80183b6:	687b      	ldr	r3, [r7, #4]
 80183b8:	2b00      	cmp	r3, #0
 80183ba:	ddf0      	ble.n	801839e <ResetFCnts+0x3e>
    }
}
 80183bc:	bf00      	nop
 80183be:	bf00      	nop
 80183c0:	370c      	adds	r7, #12
 80183c2:	46bd      	mov	sp, r7
 80183c4:	bc80      	pop	{r7}
 80183c6:	4770      	bx	lr
 80183c8:	20001ca0 	.word	0x20001ca0

080183cc <IsJoinNonce10xOk>:

static bool IsJoinNonce10xOk( uint32_t joinNonce )
{
 80183cc:	b480      	push	{r7}
 80183ce:	b083      	sub	sp, #12
 80183d0:	af00      	add	r7, sp, #0
 80183d2:	6078      	str	r0, [r7, #4]
#if( USE_10X_JOIN_NONCE_COUNTER_CHECK == 1 )
    // Check if the JoinNonce is greater as the previous one
    return ( joinNonce > CryptoNvm->JoinNonce ) ? true : false;
 80183d4:	4b06      	ldr	r3, [pc, #24]	; (80183f0 <IsJoinNonce10xOk+0x24>)
 80183d6:	681b      	ldr	r3, [r3, #0]
 80183d8:	689b      	ldr	r3, [r3, #8]
 80183da:	687a      	ldr	r2, [r7, #4]
 80183dc:	429a      	cmp	r2, r3
 80183de:	bf8c      	ite	hi
 80183e0:	2301      	movhi	r3, #1
 80183e2:	2300      	movls	r3, #0
 80183e4:	b2db      	uxtb	r3, r3
#else
    // Check if the JoinNonce is different from the previous one
    return( joinNonce != CryptoNvm->JoinNonce ) ? true : false;
#endif
}
 80183e6:	4618      	mov	r0, r3
 80183e8:	370c      	adds	r7, #12
 80183ea:	46bd      	mov	sp, r7
 80183ec:	bc80      	pop	{r7}
 80183ee:	4770      	bx	lr
 80183f0:	20001ca0 	.word	0x20001ca0

080183f4 <LoRaMacCryptoInit>:

/*
 *  API functions
 */
LoRaMacCryptoStatus_t LoRaMacCryptoInit( LoRaMacCryptoNvmData_t* nvm )
{
 80183f4:	b580      	push	{r7, lr}
 80183f6:	b082      	sub	sp, #8
 80183f8:	af00      	add	r7, sp, #0
 80183fa:	6078      	str	r0, [r7, #4]
    if( nvm == NULL )
 80183fc:	687b      	ldr	r3, [r7, #4]
 80183fe:	2b00      	cmp	r3, #0
 8018400:	d101      	bne.n	8018406 <LoRaMacCryptoInit+0x12>
    {
        return LORAMAC_CRYPTO_FAIL_PARAM;
 8018402:	2308      	movs	r3, #8
 8018404:	e01c      	b.n	8018440 <LoRaMacCryptoInit+0x4c>
    }

    // Assign non volatile context
    CryptoNvm = nvm;
 8018406:	4a10      	ldr	r2, [pc, #64]	; (8018448 <LoRaMacCryptoInit+0x54>)
 8018408:	687b      	ldr	r3, [r7, #4]
 801840a:	6013      	str	r3, [r2, #0]

    // Initialize with default
    memset1( ( uint8_t* )CryptoNvm, 0, sizeof( LoRaMacCryptoNvmData_t ) );
 801840c:	4b0e      	ldr	r3, [pc, #56]	; (8018448 <LoRaMacCryptoInit+0x54>)
 801840e:	681b      	ldr	r3, [r3, #0]
 8018410:	2228      	movs	r2, #40	; 0x28
 8018412:	2100      	movs	r1, #0
 8018414:	4618      	mov	r0, r3
 8018416:	f003 fa9f 	bl	801b958 <memset1>

    // Set default LoRaWAN version
    CryptoNvm->LrWanVersion.Fields.Major = 1;
 801841a:	4b0b      	ldr	r3, [pc, #44]	; (8018448 <LoRaMacCryptoInit+0x54>)
 801841c:	681b      	ldr	r3, [r3, #0]
 801841e:	2201      	movs	r2, #1
 8018420:	70da      	strb	r2, [r3, #3]
    CryptoNvm->LrWanVersion.Fields.Minor = 1;
 8018422:	4b09      	ldr	r3, [pc, #36]	; (8018448 <LoRaMacCryptoInit+0x54>)
 8018424:	681b      	ldr	r3, [r3, #0]
 8018426:	2201      	movs	r2, #1
 8018428:	709a      	strb	r2, [r3, #2]
    CryptoNvm->LrWanVersion.Fields.Patch = 1;
 801842a:	4b07      	ldr	r3, [pc, #28]	; (8018448 <LoRaMacCryptoInit+0x54>)
 801842c:	681b      	ldr	r3, [r3, #0]
 801842e:	2201      	movs	r2, #1
 8018430:	705a      	strb	r2, [r3, #1]
    CryptoNvm->LrWanVersion.Fields.Revision = 0;
 8018432:	4b05      	ldr	r3, [pc, #20]	; (8018448 <LoRaMacCryptoInit+0x54>)
 8018434:	681b      	ldr	r3, [r3, #0]
 8018436:	2200      	movs	r2, #0
 8018438:	701a      	strb	r2, [r3, #0]

    // Reset frame counters
    ResetFCnts( );
 801843a:	f7ff ff91 	bl	8018360 <ResetFCnts>

    return LORAMAC_CRYPTO_SUCCESS;
 801843e:	2300      	movs	r3, #0
}
 8018440:	4618      	mov	r0, r3
 8018442:	3708      	adds	r7, #8
 8018444:	46bd      	mov	sp, r7
 8018446:	bd80      	pop	{r7, pc}
 8018448:	20001ca0 	.word	0x20001ca0

0801844c <LoRaMacCryptoSetLrWanVersion>:

LoRaMacCryptoStatus_t LoRaMacCryptoSetLrWanVersion( Version_t version )
{
 801844c:	b480      	push	{r7}
 801844e:	b083      	sub	sp, #12
 8018450:	af00      	add	r7, sp, #0
 8018452:	6078      	str	r0, [r7, #4]
    CryptoNvm->LrWanVersion = version;
 8018454:	4b04      	ldr	r3, [pc, #16]	; (8018468 <LoRaMacCryptoSetLrWanVersion+0x1c>)
 8018456:	681b      	ldr	r3, [r3, #0]
 8018458:	687a      	ldr	r2, [r7, #4]
 801845a:	601a      	str	r2, [r3, #0]
    return LORAMAC_CRYPTO_SUCCESS;
 801845c:	2300      	movs	r3, #0
}
 801845e:	4618      	mov	r0, r3
 8018460:	370c      	adds	r7, #12
 8018462:	46bd      	mov	sp, r7
 8018464:	bc80      	pop	{r7}
 8018466:	4770      	bx	lr
 8018468:	20001ca0 	.word	0x20001ca0

0801846c <LoRaMacCryptoGetFCntUp>:

LoRaMacCryptoStatus_t LoRaMacCryptoGetFCntUp( uint32_t* currentUp )
{
 801846c:	b480      	push	{r7}
 801846e:	b083      	sub	sp, #12
 8018470:	af00      	add	r7, sp, #0
 8018472:	6078      	str	r0, [r7, #4]
    if( currentUp == NULL )
 8018474:	687b      	ldr	r3, [r7, #4]
 8018476:	2b00      	cmp	r3, #0
 8018478:	d101      	bne.n	801847e <LoRaMacCryptoGetFCntUp+0x12>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 801847a:	2309      	movs	r3, #9
 801847c:	e006      	b.n	801848c <LoRaMacCryptoGetFCntUp+0x20>
    }

    *currentUp = CryptoNvm->FCntList.FCntUp + 1;
 801847e:	4b06      	ldr	r3, [pc, #24]	; (8018498 <LoRaMacCryptoGetFCntUp+0x2c>)
 8018480:	681b      	ldr	r3, [r3, #0]
 8018482:	68db      	ldr	r3, [r3, #12]
 8018484:	1c5a      	adds	r2, r3, #1
 8018486:	687b      	ldr	r3, [r7, #4]
 8018488:	601a      	str	r2, [r3, #0]

    return LORAMAC_CRYPTO_SUCCESS;
 801848a:	2300      	movs	r3, #0
}
 801848c:	4618      	mov	r0, r3
 801848e:	370c      	adds	r7, #12
 8018490:	46bd      	mov	sp, r7
 8018492:	bc80      	pop	{r7}
 8018494:	4770      	bx	lr
 8018496:	bf00      	nop
 8018498:	20001ca0 	.word	0x20001ca0

0801849c <LoRaMacCryptoGetFCntDown>:

    return LORAMAC_CRYPTO_SUCCESS;
}
#elif (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
LoRaMacCryptoStatus_t LoRaMacCryptoGetFCntDown( FCntIdentifier_t fCntID, uint32_t frameFcnt, uint32_t* currentDown )
{
 801849c:	b580      	push	{r7, lr}
 801849e:	b088      	sub	sp, #32
 80184a0:	af00      	add	r7, sp, #0
 80184a2:	4603      	mov	r3, r0
 80184a4:	60b9      	str	r1, [r7, #8]
 80184a6:	607a      	str	r2, [r7, #4]
 80184a8:	73fb      	strb	r3, [r7, #15]
    uint32_t lastDown = 0;
 80184aa:	2300      	movs	r3, #0
 80184ac:	617b      	str	r3, [r7, #20]
    int32_t fCntDiff = 0;
 80184ae:	2300      	movs	r3, #0
 80184b0:	61fb      	str	r3, [r7, #28]
    LoRaMacCryptoStatus_t cryptoStatus = LORAMAC_CRYPTO_ERROR;
 80184b2:	2312      	movs	r3, #18
 80184b4:	76fb      	strb	r3, [r7, #27]

    if( currentDown == NULL )
 80184b6:	687b      	ldr	r3, [r7, #4]
 80184b8:	2b00      	cmp	r3, #0
 80184ba:	d101      	bne.n	80184c0 <LoRaMacCryptoGetFCntDown+0x24>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 80184bc:	2309      	movs	r3, #9
 80184be:	e035      	b.n	801852c <LoRaMacCryptoGetFCntDown+0x90>
    }

    cryptoStatus = GetLastFcntDown( fCntID, &lastDown );
 80184c0:	f107 0214 	add.w	r2, r7, #20
 80184c4:	7bfb      	ldrb	r3, [r7, #15]
 80184c6:	4611      	mov	r1, r2
 80184c8:	4618      	mov	r0, r3
 80184ca:	f7ff feab 	bl	8018224 <GetLastFcntDown>
 80184ce:	4603      	mov	r3, r0
 80184d0:	76fb      	strb	r3, [r7, #27]
    if( cryptoStatus != LORAMAC_CRYPTO_SUCCESS )
 80184d2:	7efb      	ldrb	r3, [r7, #27]
 80184d4:	2b00      	cmp	r3, #0
 80184d6:	d001      	beq.n	80184dc <LoRaMacCryptoGetFCntDown+0x40>
    {
        return cryptoStatus;
 80184d8:	7efb      	ldrb	r3, [r7, #27]
 80184da:	e027      	b.n	801852c <LoRaMacCryptoGetFCntDown+0x90>
    }

    // For LoRaWAN 1.0.X only, allow downlink frames of 0
    if( lastDown == FCNT_DOWN_INITIAL_VALUE )
 80184dc:	697b      	ldr	r3, [r7, #20]
 80184de:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80184e2:	d103      	bne.n	80184ec <LoRaMacCryptoGetFCntDown+0x50>
    {
        *currentDown = frameFcnt;
 80184e4:	687b      	ldr	r3, [r7, #4]
 80184e6:	68ba      	ldr	r2, [r7, #8]
 80184e8:	601a      	str	r2, [r3, #0]
 80184ea:	e01e      	b.n	801852a <LoRaMacCryptoGetFCntDown+0x8e>
    }
    else
    {
        // Add difference, consider roll-over
        fCntDiff = ( int32_t )( ( int64_t )frameFcnt - ( int64_t )( lastDown & 0x0000FFFF ) );
 80184ec:	697b      	ldr	r3, [r7, #20]
 80184ee:	b29b      	uxth	r3, r3
 80184f0:	68ba      	ldr	r2, [r7, #8]
 80184f2:	1ad3      	subs	r3, r2, r3
 80184f4:	61fb      	str	r3, [r7, #28]

        if( fCntDiff > 0 )
 80184f6:	69fb      	ldr	r3, [r7, #28]
 80184f8:	2b00      	cmp	r3, #0
 80184fa:	dd05      	ble.n	8018508 <LoRaMacCryptoGetFCntDown+0x6c>
        {  // Positive difference
            *currentDown = lastDown + fCntDiff;
 80184fc:	697a      	ldr	r2, [r7, #20]
 80184fe:	69fb      	ldr	r3, [r7, #28]
 8018500:	441a      	add	r2, r3
 8018502:	687b      	ldr	r3, [r7, #4]
 8018504:	601a      	str	r2, [r3, #0]
 8018506:	e010      	b.n	801852a <LoRaMacCryptoGetFCntDown+0x8e>
        }
        else if( fCntDiff == 0 )
 8018508:	69fb      	ldr	r3, [r7, #28]
 801850a:	2b00      	cmp	r3, #0
 801850c:	d104      	bne.n	8018518 <LoRaMacCryptoGetFCntDown+0x7c>
        {  // Duplicate FCnt value, keep the current value.
            *currentDown = lastDown;
 801850e:	697a      	ldr	r2, [r7, #20]
 8018510:	687b      	ldr	r3, [r7, #4]
 8018512:	601a      	str	r2, [r3, #0]
            return LORAMAC_CRYPTO_FAIL_FCNT_DUPLICATED;
 8018514:	2307      	movs	r3, #7
 8018516:	e009      	b.n	801852c <LoRaMacCryptoGetFCntDown+0x90>
        }
        else
        {  // Negative difference, assume a roll-over of one uint16_t
            *currentDown = ( lastDown & 0xFFFF0000 ) + 0x10000 + frameFcnt;
 8018518:	697b      	ldr	r3, [r7, #20]
 801851a:	0c1b      	lsrs	r3, r3, #16
 801851c:	041b      	lsls	r3, r3, #16
 801851e:	68ba      	ldr	r2, [r7, #8]
 8018520:	4413      	add	r3, r2
 8018522:	f503 3280 	add.w	r2, r3, #65536	; 0x10000
 8018526:	687b      	ldr	r3, [r7, #4]
 8018528:	601a      	str	r2, [r3, #0]
        }
    }

    return LORAMAC_CRYPTO_SUCCESS;
 801852a:	2300      	movs	r3, #0
}
 801852c:	4618      	mov	r0, r3
 801852e:	3720      	adds	r7, #32
 8018530:	46bd      	mov	sp, r7
 8018532:	bd80      	pop	{r7, pc}

08018534 <LoRaMacCryptoSetMulticastReference>:
    return LORAMAC_CRYPTO_ERROR;
#endif /* LORAMAC_VERSION */
}

LoRaMacCryptoStatus_t LoRaMacCryptoSetMulticastReference( MulticastCtx_t* multicastList )
{
 8018534:	b480      	push	{r7}
 8018536:	b085      	sub	sp, #20
 8018538:	af00      	add	r7, sp, #0
 801853a:	6078      	str	r0, [r7, #4]
    if( multicastList == NULL )
 801853c:	687b      	ldr	r3, [r7, #4]
 801853e:	2b00      	cmp	r3, #0
 8018540:	d101      	bne.n	8018546 <LoRaMacCryptoSetMulticastReference+0x12>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 8018542:	2309      	movs	r3, #9
 8018544:	e019      	b.n	801857a <LoRaMacCryptoSetMulticastReference+0x46>
    }

    for( int32_t i = 0; i < LORAMAC_MAX_MC_CTX; i++ )
 8018546:	2300      	movs	r3, #0
 8018548:	60fb      	str	r3, [r7, #12]
 801854a:	e012      	b.n	8018572 <LoRaMacCryptoSetMulticastReference+0x3e>
    {
        multicastList[i].DownLinkCounter = &CryptoNvm->FCntList.McFCntDown[i];
 801854c:	4b0d      	ldr	r3, [pc, #52]	; (8018584 <LoRaMacCryptoSetMulticastReference+0x50>)
 801854e:	6819      	ldr	r1, [r3, #0]
 8018550:	68fa      	ldr	r2, [r7, #12]
 8018552:	4613      	mov	r3, r2
 8018554:	005b      	lsls	r3, r3, #1
 8018556:	4413      	add	r3, r2
 8018558:	011b      	lsls	r3, r3, #4
 801855a:	461a      	mov	r2, r3
 801855c:	687b      	ldr	r3, [r7, #4]
 801855e:	4413      	add	r3, r2
 8018560:	68fa      	ldr	r2, [r7, #12]
 8018562:	3206      	adds	r2, #6
 8018564:	0092      	lsls	r2, r2, #2
 8018566:	440a      	add	r2, r1
 8018568:	3204      	adds	r2, #4
 801856a:	625a      	str	r2, [r3, #36]	; 0x24
    for( int32_t i = 0; i < LORAMAC_MAX_MC_CTX; i++ )
 801856c:	68fb      	ldr	r3, [r7, #12]
 801856e:	3301      	adds	r3, #1
 8018570:	60fb      	str	r3, [r7, #12]
 8018572:	68fb      	ldr	r3, [r7, #12]
 8018574:	2b00      	cmp	r3, #0
 8018576:	dde9      	ble.n	801854c <LoRaMacCryptoSetMulticastReference+0x18>
    }

    return LORAMAC_CRYPTO_SUCCESS;
 8018578:	2300      	movs	r3, #0
}
 801857a:	4618      	mov	r0, r3
 801857c:	3714      	adds	r7, #20
 801857e:	46bd      	mov	sp, r7
 8018580:	bc80      	pop	{r7}
 8018582:	4770      	bx	lr
 8018584:	20001ca0 	.word	0x20001ca0

08018588 <LoRaMacCryptoSetKey>:

LoRaMacCryptoStatus_t LoRaMacCryptoSetKey( KeyIdentifier_t keyID, uint8_t* key )
{
 8018588:	b580      	push	{r7, lr}
 801858a:	b082      	sub	sp, #8
 801858c:	af00      	add	r7, sp, #0
 801858e:	4603      	mov	r3, r0
 8018590:	6039      	str	r1, [r7, #0]
 8018592:	71fb      	strb	r3, [r7, #7]
    if( SecureElementSetKey( keyID, key ) != SECURE_ELEMENT_SUCCESS )
 8018594:	79fb      	ldrb	r3, [r7, #7]
 8018596:	6839      	ldr	r1, [r7, #0]
 8018598:	4618      	mov	r0, r3
 801859a:	f7f7 fe29 	bl	80101f0 <SecureElementSetKey>
 801859e:	4603      	mov	r3, r0
 80185a0:	2b00      	cmp	r3, #0
 80185a2:	d001      	beq.n	80185a8 <LoRaMacCryptoSetKey+0x20>
    {
        return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 80185a4:	230e      	movs	r3, #14
 80185a6:	e021      	b.n	80185ec <LoRaMacCryptoSetKey+0x64>
    }
    if( keyID == APP_KEY )
 80185a8:	79fb      	ldrb	r3, [r7, #7]
 80185aa:	2b00      	cmp	r3, #0
 80185ac:	d11d      	bne.n	80185ea <LoRaMacCryptoSetKey+0x62>
    {
        // Derive lifetime keys
        if( LoRaMacCryptoDeriveLifeTimeKey( CryptoNvm->LrWanVersion.Fields.Minor, MC_ROOT_KEY ) != LORAMAC_CRYPTO_SUCCESS )
 80185ae:	4b11      	ldr	r3, [pc, #68]	; (80185f4 <LoRaMacCryptoSetKey+0x6c>)
 80185b0:	681b      	ldr	r3, [r3, #0]
 80185b2:	789b      	ldrb	r3, [r3, #2]
 80185b4:	210b      	movs	r1, #11
 80185b6:	4618      	mov	r0, r3
 80185b8:	f000 fa58 	bl	8018a6c <LoRaMacCryptoDeriveLifeTimeKey>
 80185bc:	4603      	mov	r3, r0
 80185be:	2b00      	cmp	r3, #0
 80185c0:	d001      	beq.n	80185c6 <LoRaMacCryptoSetKey+0x3e>
        {
            return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 80185c2:	230e      	movs	r3, #14
 80185c4:	e012      	b.n	80185ec <LoRaMacCryptoSetKey+0x64>
        }
        if( LoRaMacCryptoDeriveLifeTimeKey( 0, MC_KE_KEY ) != LORAMAC_CRYPTO_SUCCESS )
 80185c6:	210c      	movs	r1, #12
 80185c8:	2000      	movs	r0, #0
 80185ca:	f000 fa4f 	bl	8018a6c <LoRaMacCryptoDeriveLifeTimeKey>
 80185ce:	4603      	mov	r3, r0
 80185d0:	2b00      	cmp	r3, #0
 80185d2:	d001      	beq.n	80185d8 <LoRaMacCryptoSetKey+0x50>
        {
            return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 80185d4:	230e      	movs	r3, #14
 80185d6:	e009      	b.n	80185ec <LoRaMacCryptoSetKey+0x64>
        }
        if( LoRaMacCryptoDeriveLifeTimeKey( 0, DATABLOCK_INT_KEY ) != LORAMAC_CRYPTO_SUCCESS )
 80185d8:	210a      	movs	r1, #10
 80185da:	2000      	movs	r0, #0
 80185dc:	f000 fa46 	bl	8018a6c <LoRaMacCryptoDeriveLifeTimeKey>
 80185e0:	4603      	mov	r3, r0
 80185e2:	2b00      	cmp	r3, #0
 80185e4:	d001      	beq.n	80185ea <LoRaMacCryptoSetKey+0x62>
        {
            return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 80185e6:	230e      	movs	r3, #14
 80185e8:	e000      	b.n	80185ec <LoRaMacCryptoSetKey+0x64>
        }
    }
    return LORAMAC_CRYPTO_SUCCESS;
 80185ea:	2300      	movs	r3, #0
}
 80185ec:	4618      	mov	r0, r3
 80185ee:	3708      	adds	r7, #8
 80185f0:	46bd      	mov	sp, r7
 80185f2:	bd80      	pop	{r7, pc}
 80185f4:	20001ca0 	.word	0x20001ca0

080185f8 <LoRaMacCryptoPrepareJoinRequest>:

LoRaMacCryptoStatus_t LoRaMacCryptoPrepareJoinRequest( LoRaMacMessageJoinRequest_t* macMsg )
{
 80185f8:	b580      	push	{r7, lr}
 80185fa:	b086      	sub	sp, #24
 80185fc:	af02      	add	r7, sp, #8
 80185fe:	6078      	str	r0, [r7, #4]
    if( macMsg == 0 )
 8018600:	687b      	ldr	r3, [r7, #4]
 8018602:	2b00      	cmp	r3, #0
 8018604:	d101      	bne.n	801860a <LoRaMacCryptoPrepareJoinRequest+0x12>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 8018606:	2309      	movs	r3, #9
 8018608:	e02d      	b.n	8018666 <LoRaMacCryptoPrepareJoinRequest+0x6e>
    }
    KeyIdentifier_t micComputationKeyID = NWK_KEY;
 801860a:	2301      	movs	r3, #1
 801860c:	73fb      	strb	r3, [r7, #15]
#if ( USE_RANDOM_DEV_NONCE == 1 )
    uint32_t devNonce = 0;
    SecureElementRandomNumber( &devNonce );
    CryptoNvm->DevNonce = devNonce;
#else
    CryptoNvm->DevNonce++;
 801860e:	4b18      	ldr	r3, [pc, #96]	; (8018670 <LoRaMacCryptoPrepareJoinRequest+0x78>)
 8018610:	681b      	ldr	r3, [r3, #0]
 8018612:	889a      	ldrh	r2, [r3, #4]
 8018614:	3201      	adds	r2, #1
 8018616:	b292      	uxth	r2, r2
 8018618:	809a      	strh	r2, [r3, #4]
#endif /* USE_RANDOM_DEV_NONCE */
    macMsg->DevNonce = CryptoNvm->DevNonce;
 801861a:	4b15      	ldr	r3, [pc, #84]	; (8018670 <LoRaMacCryptoPrepareJoinRequest+0x78>)
 801861c:	681b      	ldr	r3, [r3, #0]
 801861e:	889a      	ldrh	r2, [r3, #4]
 8018620:	687b      	ldr	r3, [r7, #4]
 8018622:	82da      	strh	r2, [r3, #22]
        return LORAMAC_CRYPTO_ERROR;
    }
#endif /* LORAMAC_VERSION */

    // Serialize message
    if( LoRaMacSerializerJoinRequest( macMsg ) != LORAMAC_SERIALIZER_SUCCESS )
 8018624:	6878      	ldr	r0, [r7, #4]
 8018626:	f000 fc1b 	bl	8018e60 <LoRaMacSerializerJoinRequest>
 801862a:	4603      	mov	r3, r0
 801862c:	2b00      	cmp	r3, #0
 801862e:	d001      	beq.n	8018634 <LoRaMacCryptoPrepareJoinRequest+0x3c>
    {
        return LORAMAC_CRYPTO_ERROR_SERIALIZER;
 8018630:	2310      	movs	r3, #16
 8018632:	e018      	b.n	8018666 <LoRaMacCryptoPrepareJoinRequest+0x6e>
    }

    // Compute mic
    if( SecureElementComputeAesCmac( NULL, macMsg->Buffer, ( LORAMAC_JOIN_REQ_MSG_SIZE - LORAMAC_MIC_FIELD_SIZE ), micComputationKeyID, &macMsg->MIC ) != SECURE_ELEMENT_SUCCESS )
 8018634:	687b      	ldr	r3, [r7, #4]
 8018636:	6819      	ldr	r1, [r3, #0]
 8018638:	687b      	ldr	r3, [r7, #4]
 801863a:	3318      	adds	r3, #24
 801863c:	7bfa      	ldrb	r2, [r7, #15]
 801863e:	9300      	str	r3, [sp, #0]
 8018640:	4613      	mov	r3, r2
 8018642:	2213      	movs	r2, #19
 8018644:	2000      	movs	r0, #0
 8018646:	f7f7 fe31 	bl	80102ac <SecureElementComputeAesCmac>
 801864a:	4603      	mov	r3, r0
 801864c:	2b00      	cmp	r3, #0
 801864e:	d001      	beq.n	8018654 <LoRaMacCryptoPrepareJoinRequest+0x5c>
    {
        return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 8018650:	230e      	movs	r3, #14
 8018652:	e008      	b.n	8018666 <LoRaMacCryptoPrepareJoinRequest+0x6e>
    }

    // Reserialize message to add the MIC
    if( LoRaMacSerializerJoinRequest( macMsg ) != LORAMAC_SERIALIZER_SUCCESS )
 8018654:	6878      	ldr	r0, [r7, #4]
 8018656:	f000 fc03 	bl	8018e60 <LoRaMacSerializerJoinRequest>
 801865a:	4603      	mov	r3, r0
 801865c:	2b00      	cmp	r3, #0
 801865e:	d001      	beq.n	8018664 <LoRaMacCryptoPrepareJoinRequest+0x6c>
    {
        return LORAMAC_CRYPTO_ERROR_SERIALIZER;
 8018660:	2310      	movs	r3, #16
 8018662:	e000      	b.n	8018666 <LoRaMacCryptoPrepareJoinRequest+0x6e>
    }

    return LORAMAC_CRYPTO_SUCCESS;
 8018664:	2300      	movs	r3, #0
}
 8018666:	4618      	mov	r0, r3
 8018668:	3710      	adds	r7, #16
 801866a:	46bd      	mov	sp, r7
 801866c:	bd80      	pop	{r7, pc}
 801866e:	bf00      	nop
 8018670:	20001ca0 	.word	0x20001ca0

08018674 <LoRaMacCryptoHandleJoinAccept>:
    return LORAMAC_CRYPTO_ERROR;
#endif /* LORAMAC_VERSION */
}

LoRaMacCryptoStatus_t LoRaMacCryptoHandleJoinAccept( JoinReqIdentifier_t joinReqType, uint8_t* joinEUI, LoRaMacMessageJoinAccept_t* macMsg )
{
 8018674:	b590      	push	{r4, r7, lr}
 8018676:	b097      	sub	sp, #92	; 0x5c
 8018678:	af04      	add	r7, sp, #16
 801867a:	4603      	mov	r3, r0
 801867c:	60b9      	str	r1, [r7, #8]
 801867e:	607a      	str	r2, [r7, #4]
 8018680:	73fb      	strb	r3, [r7, #15]
    if( ( macMsg == 0 ) || ( joinEUI == 0 ) )
 8018682:	687b      	ldr	r3, [r7, #4]
 8018684:	2b00      	cmp	r3, #0
 8018686:	d002      	beq.n	801868e <LoRaMacCryptoHandleJoinAccept+0x1a>
 8018688:	68bb      	ldr	r3, [r7, #8]
 801868a:	2b00      	cmp	r3, #0
 801868c:	d101      	bne.n	8018692 <LoRaMacCryptoHandleJoinAccept+0x1e>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 801868e:	2309      	movs	r3, #9
 8018690:	e0d3      	b.n	801883a <LoRaMacCryptoHandleJoinAccept+0x1c6>
    }

    LoRaMacCryptoStatus_t retval = LORAMAC_CRYPTO_ERROR;
 8018692:	2312      	movs	r3, #18
 8018694:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    uint8_t decJoinAccept[LORAMAC_JOIN_ACCEPT_FRAME_MAX_SIZE] = { 0 };
 8018698:	2300      	movs	r3, #0
 801869a:	617b      	str	r3, [r7, #20]
 801869c:	f107 0318 	add.w	r3, r7, #24
 80186a0:	221d      	movs	r2, #29
 80186a2:	2100      	movs	r1, #0
 80186a4:	4618      	mov	r0, r3
 80186a6:	f007 fffb 	bl	80206a0 <memset>
    uint8_t versionMinor         = 0;
 80186aa:	2300      	movs	r3, #0
 80186ac:	74fb      	strb	r3, [r7, #19]
    uint16_t nonce               = CryptoNvm->DevNonce;
 80186ae:	4b65      	ldr	r3, [pc, #404]	; (8018844 <LoRaMacCryptoHandleJoinAccept+0x1d0>)
 80186b0:	681b      	ldr	r3, [r3, #0]
 80186b2:	889b      	ldrh	r3, [r3, #4]
 80186b4:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
            nonce = CryptoNvm->FCntList.RJcount1;
        }
    }
#endif /* LORAMAC_VERSION */

    if( SecureElementProcessJoinAccept( joinReqType, joinEUI, nonce, macMsg->Buffer,
 80186b8:	687b      	ldr	r3, [r7, #4]
 80186ba:	681c      	ldr	r4, [r3, #0]
 80186bc:	687b      	ldr	r3, [r7, #4]
 80186be:	791b      	ldrb	r3, [r3, #4]
 80186c0:	f8b7 1044 	ldrh.w	r1, [r7, #68]	; 0x44
 80186c4:	7bf8      	ldrb	r0, [r7, #15]
 80186c6:	f107 0213 	add.w	r2, r7, #19
 80186ca:	9202      	str	r2, [sp, #8]
 80186cc:	f107 0214 	add.w	r2, r7, #20
 80186d0:	9201      	str	r2, [sp, #4]
 80186d2:	9300      	str	r3, [sp, #0]
 80186d4:	4623      	mov	r3, r4
 80186d6:	460a      	mov	r2, r1
 80186d8:	68b9      	ldr	r1, [r7, #8]
 80186da:	f7f7 feed 	bl	80104b8 <SecureElementProcessJoinAccept>
 80186de:	4603      	mov	r3, r0
 80186e0:	2b00      	cmp	r3, #0
 80186e2:	d001      	beq.n	80186e8 <LoRaMacCryptoHandleJoinAccept+0x74>
                                        macMsg->BufSize, decJoinAccept,
                                        &versionMinor ) != SECURE_ELEMENT_SUCCESS )
    {
        return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 80186e4:	230e      	movs	r3, #14
 80186e6:	e0a8      	b.n	801883a <LoRaMacCryptoHandleJoinAccept+0x1c6>
    }

    memcpy1( macMsg->Buffer, decJoinAccept, macMsg->BufSize );
 80186e8:	687b      	ldr	r3, [r7, #4]
 80186ea:	6818      	ldr	r0, [r3, #0]
 80186ec:	687b      	ldr	r3, [r7, #4]
 80186ee:	791b      	ldrb	r3, [r3, #4]
 80186f0:	b29a      	uxth	r2, r3
 80186f2:	f107 0314 	add.w	r3, r7, #20
 80186f6:	4619      	mov	r1, r3
 80186f8:	f003 f8f3 	bl	801b8e2 <memcpy1>

    // Parse the message
    if( LoRaMacParserJoinAccept( macMsg ) != LORAMAC_PARSER_SUCCESS )
 80186fc:	6878      	ldr	r0, [r7, #4]
 80186fe:	f000 f9f0 	bl	8018ae2 <LoRaMacParserJoinAccept>
 8018702:	4603      	mov	r3, r0
 8018704:	2b00      	cmp	r3, #0
 8018706:	d001      	beq.n	801870c <LoRaMacCryptoHandleJoinAccept+0x98>
    {
        return LORAMAC_CRYPTO_ERROR_PARSER;
 8018708:	230f      	movs	r3, #15
 801870a:	e096      	b.n	801883a <LoRaMacCryptoHandleJoinAccept+0x1c6>
    }

    uint32_t currentJoinNonce;
    bool isJoinNonceOk = false;
 801870c:	2300      	movs	r3, #0
 801870e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43

    currentJoinNonce = ( uint32_t )macMsg->JoinNonce[0];
 8018712:	687b      	ldr	r3, [r7, #4]
 8018714:	799b      	ldrb	r3, [r3, #6]
 8018716:	63fb      	str	r3, [r7, #60]	; 0x3c
    currentJoinNonce |= ( ( uint32_t )macMsg->JoinNonce[1] << 8 );
 8018718:	687b      	ldr	r3, [r7, #4]
 801871a:	79db      	ldrb	r3, [r3, #7]
 801871c:	021b      	lsls	r3, r3, #8
 801871e:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8018720:	4313      	orrs	r3, r2
 8018722:	63fb      	str	r3, [r7, #60]	; 0x3c
    currentJoinNonce |= ( ( uint32_t )macMsg->JoinNonce[2] << 16 );
 8018724:	687b      	ldr	r3, [r7, #4]
 8018726:	7a1b      	ldrb	r3, [r3, #8]
 8018728:	041b      	lsls	r3, r3, #16
 801872a:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 801872c:	4313      	orrs	r3, r2
 801872e:	63fb      	str	r3, [r7, #60]	; 0x3c
        isJoinNonceOk = IsJoinNonce11xOk( currentJoinNonce );
    }
    else
#endif /* LORAMAC_VERSION */
    {
        isJoinNonceOk = IsJoinNonce10xOk( currentJoinNonce );
 8018730:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 8018732:	f7ff fe4b 	bl	80183cc <IsJoinNonce10xOk>
 8018736:	4603      	mov	r3, r0
 8018738:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
    }

    if( isJoinNonceOk == true )
 801873c:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 8018740:	2b00      	cmp	r3, #0
 8018742:	d010      	beq.n	8018766 <LoRaMacCryptoHandleJoinAccept+0xf2>
    {
        CryptoNvm->JoinNonce = currentJoinNonce;
 8018744:	4b3f      	ldr	r3, [pc, #252]	; (8018844 <LoRaMacCryptoHandleJoinAccept+0x1d0>)
 8018746:	681b      	ldr	r3, [r3, #0]
 8018748:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 801874a:	609a      	str	r2, [r3, #8]
    {
        return LORAMAC_CRYPTO_FAIL_JOIN_NONCE;
    }

    // Derive lifetime keys
    retval = LoRaMacCryptoDeriveLifeTimeKey( versionMinor, MC_ROOT_KEY );
 801874c:	7cfb      	ldrb	r3, [r7, #19]
 801874e:	210b      	movs	r1, #11
 8018750:	4618      	mov	r0, r3
 8018752:	f000 f98b 	bl	8018a6c <LoRaMacCryptoDeriveLifeTimeKey>
 8018756:	4603      	mov	r3, r0
 8018758:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    if( retval != LORAMAC_CRYPTO_SUCCESS )
 801875c:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8018760:	2b00      	cmp	r3, #0
 8018762:	d005      	beq.n	8018770 <LoRaMacCryptoHandleJoinAccept+0xfc>
 8018764:	e001      	b.n	801876a <LoRaMacCryptoHandleJoinAccept+0xf6>
        return LORAMAC_CRYPTO_FAIL_JOIN_NONCE;
 8018766:	2303      	movs	r3, #3
 8018768:	e067      	b.n	801883a <LoRaMacCryptoHandleJoinAccept+0x1c6>
    {
        return retval;
 801876a:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 801876e:	e064      	b.n	801883a <LoRaMacCryptoHandleJoinAccept+0x1c6>
    }

    retval = LoRaMacCryptoDeriveLifeTimeKey( 0, MC_KE_KEY );
 8018770:	210c      	movs	r1, #12
 8018772:	2000      	movs	r0, #0
 8018774:	f000 f97a 	bl	8018a6c <LoRaMacCryptoDeriveLifeTimeKey>
 8018778:	4603      	mov	r3, r0
 801877a:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    if( retval != LORAMAC_CRYPTO_SUCCESS )
 801877e:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8018782:	2b00      	cmp	r3, #0
 8018784:	d002      	beq.n	801878c <LoRaMacCryptoHandleJoinAccept+0x118>
    {
        return retval;
 8018786:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 801878a:	e056      	b.n	801883a <LoRaMacCryptoHandleJoinAccept+0x1c6>
    }

    retval = LoRaMacCryptoDeriveLifeTimeKey( 0, DATABLOCK_INT_KEY );
 801878c:	210a      	movs	r1, #10
 801878e:	2000      	movs	r0, #0
 8018790:	f000 f96c 	bl	8018a6c <LoRaMacCryptoDeriveLifeTimeKey>
 8018794:	4603      	mov	r3, r0
 8018796:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    if( retval != LORAMAC_CRYPTO_SUCCESS )
 801879a:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 801879e:	2b00      	cmp	r3, #0
 80187a0:	d002      	beq.n	80187a8 <LoRaMacCryptoHandleJoinAccept+0x134>
    {
        return retval;
 80187a2:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 80187a6:	e048      	b.n	801883a <LoRaMacCryptoHandleJoinAccept+0x1c6>
    {
        // Operating in LoRaWAN 1.0.x mode

        uint32_t netID;

        netID = ( uint32_t )macMsg->NetID[0];
 80187a8:	687b      	ldr	r3, [r7, #4]
 80187aa:	7a5b      	ldrb	r3, [r3, #9]
 80187ac:	63bb      	str	r3, [r7, #56]	; 0x38
        netID |= ( ( uint32_t )macMsg->NetID[1] << 8 );
 80187ae:	687b      	ldr	r3, [r7, #4]
 80187b0:	7a9b      	ldrb	r3, [r3, #10]
 80187b2:	021b      	lsls	r3, r3, #8
 80187b4:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80187b6:	4313      	orrs	r3, r2
 80187b8:	63bb      	str	r3, [r7, #56]	; 0x38
        netID |= ( ( uint32_t )macMsg->NetID[2] << 16 );
 80187ba:	687b      	ldr	r3, [r7, #4]
 80187bc:	7adb      	ldrb	r3, [r3, #11]
 80187be:	041b      	lsls	r3, r3, #16
 80187c0:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80187c2:	4313      	orrs	r3, r2
 80187c4:	63bb      	str	r3, [r7, #56]	; 0x38

        retval = DeriveSessionKey10x( APP_S_KEY, currentJoinNonce, netID, nonce );
 80187c6:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 80187ca:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80187cc:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80187ce:	2009      	movs	r0, #9
 80187d0:	f7ff fcd8 	bl	8018184 <DeriveSessionKey10x>
 80187d4:	4603      	mov	r3, r0
 80187d6:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
        if( retval != LORAMAC_CRYPTO_SUCCESS )
 80187da:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 80187de:	2b00      	cmp	r3, #0
 80187e0:	d002      	beq.n	80187e8 <LoRaMacCryptoHandleJoinAccept+0x174>
        {
            return retval;
 80187e2:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 80187e6:	e028      	b.n	801883a <LoRaMacCryptoHandleJoinAccept+0x1c6>
            return retval;
        }

        retval = DeriveSessionKey10x( S_NWK_S_INT_KEY, currentJoinNonce, netID, nonce );
#else
        retval = DeriveSessionKey10x( NWK_S_KEY, currentJoinNonce, netID, nonce );
 80187e8:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 80187ec:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80187ee:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80187f0:	2008      	movs	r0, #8
 80187f2:	f7ff fcc7 	bl	8018184 <DeriveSessionKey10x>
 80187f6:	4603      	mov	r3, r0
 80187f8:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
#endif /* LORAMAC_VERSION */
        if( retval != LORAMAC_CRYPTO_SUCCESS )
 80187fc:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8018800:	2b00      	cmp	r3, #0
 8018802:	d002      	beq.n	801880a <LoRaMacCryptoHandleJoinAccept+0x196>
        {
            return retval;
 8018804:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8018808:	e017      	b.n	801883a <LoRaMacCryptoHandleJoinAccept+0x1c6>
        }
    }

    // Join-Accept is successfully processed
    // Save LoRaWAN specification version
    CryptoNvm->LrWanVersion.Fields.Minor = versionMinor;
 801880a:	4b0e      	ldr	r3, [pc, #56]	; (8018844 <LoRaMacCryptoHandleJoinAccept+0x1d0>)
 801880c:	681b      	ldr	r3, [r3, #0]
 801880e:	7cfa      	ldrb	r2, [r7, #19]
 8018810:	709a      	strb	r2, [r3, #2]

    // Reset frame counters
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01010100 ))
    RJcount0 = 0;
#endif /* LORAMAC_VERSION */
    CryptoNvm->FCntList.FCntUp = 0;
 8018812:	4b0c      	ldr	r3, [pc, #48]	; (8018844 <LoRaMacCryptoHandleJoinAccept+0x1d0>)
 8018814:	681b      	ldr	r3, [r3, #0]
 8018816:	2200      	movs	r2, #0
 8018818:	60da      	str	r2, [r3, #12]
    CryptoNvm->FCntList.FCntDown = FCNT_DOWN_INITIAL_VALUE;
 801881a:	4b0a      	ldr	r3, [pc, #40]	; (8018844 <LoRaMacCryptoHandleJoinAccept+0x1d0>)
 801881c:	681b      	ldr	r3, [r3, #0]
 801881e:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8018822:	619a      	str	r2, [r3, #24]
    CryptoNvm->FCntList.NFCntDown = FCNT_DOWN_INITIAL_VALUE;
 8018824:	4b07      	ldr	r3, [pc, #28]	; (8018844 <LoRaMacCryptoHandleJoinAccept+0x1d0>)
 8018826:	681b      	ldr	r3, [r3, #0]
 8018828:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 801882c:	611a      	str	r2, [r3, #16]
    CryptoNvm->FCntList.AFCntDown = FCNT_DOWN_INITIAL_VALUE;
 801882e:	4b05      	ldr	r3, [pc, #20]	; (8018844 <LoRaMacCryptoHandleJoinAccept+0x1d0>)
 8018830:	681b      	ldr	r3, [r3, #0]
 8018832:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8018836:	615a      	str	r2, [r3, #20]

    return LORAMAC_CRYPTO_SUCCESS;
 8018838:	2300      	movs	r3, #0
}
 801883a:	4618      	mov	r0, r3
 801883c:	374c      	adds	r7, #76	; 0x4c
 801883e:	46bd      	mov	sp, r7
 8018840:	bd90      	pop	{r4, r7, pc}
 8018842:	bf00      	nop
 8018844:	20001ca0 	.word	0x20001ca0

08018848 <LoRaMacCryptoSecureMessage>:

LoRaMacCryptoStatus_t LoRaMacCryptoSecureMessage( uint32_t fCntUp, uint8_t txDr, uint8_t txCh, LoRaMacMessageData_t* macMsg )
{
 8018848:	b590      	push	{r4, r7, lr}
 801884a:	b08b      	sub	sp, #44	; 0x2c
 801884c:	af04      	add	r7, sp, #16
 801884e:	60f8      	str	r0, [r7, #12]
 8018850:	607b      	str	r3, [r7, #4]
 8018852:	460b      	mov	r3, r1
 8018854:	72fb      	strb	r3, [r7, #11]
 8018856:	4613      	mov	r3, r2
 8018858:	72bb      	strb	r3, [r7, #10]
    LoRaMacCryptoStatus_t retval = LORAMAC_CRYPTO_ERROR;
 801885a:	2312      	movs	r3, #18
 801885c:	75bb      	strb	r3, [r7, #22]
    KeyIdentifier_t payloadDecryptionKeyID = APP_S_KEY;
 801885e:	2309      	movs	r3, #9
 8018860:	75fb      	strb	r3, [r7, #23]

    if( macMsg == NULL )
 8018862:	687b      	ldr	r3, [r7, #4]
 8018864:	2b00      	cmp	r3, #0
 8018866:	d101      	bne.n	801886c <LoRaMacCryptoSecureMessage+0x24>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 8018868:	2309      	movs	r3, #9
 801886a:	e05f      	b.n	801892c <LoRaMacCryptoSecureMessage+0xe4>
    }

    if( fCntUp < CryptoNvm->FCntList.FCntUp )
 801886c:	4b31      	ldr	r3, [pc, #196]	; (8018934 <LoRaMacCryptoSecureMessage+0xec>)
 801886e:	681b      	ldr	r3, [r3, #0]
 8018870:	68db      	ldr	r3, [r3, #12]
 8018872:	68fa      	ldr	r2, [r7, #12]
 8018874:	429a      	cmp	r2, r3
 8018876:	d201      	bcs.n	801887c <LoRaMacCryptoSecureMessage+0x34>
    {
        return LORAMAC_CRYPTO_FAIL_FCNT_SMALLER;
 8018878:	2306      	movs	r3, #6
 801887a:	e057      	b.n	801892c <LoRaMacCryptoSecureMessage+0xe4>
    }

    // Encrypt payload
    if( macMsg->FPort == 0 )
 801887c:	687b      	ldr	r3, [r7, #4]
 801887e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8018882:	2b00      	cmp	r3, #0
 8018884:	d101      	bne.n	801888a <LoRaMacCryptoSecureMessage+0x42>
    {
        // Use network session key
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01010100 ))
        payloadDecryptionKeyID = NWK_S_ENC_KEY;
#else
        payloadDecryptionKeyID = NWK_S_KEY;
 8018886:	2308      	movs	r3, #8
 8018888:	75fb      	strb	r3, [r7, #23]
#endif /* LORAMAC_VERSION */
    }

    if( fCntUp > CryptoNvm->FCntList.FCntUp )
 801888a:	4b2a      	ldr	r3, [pc, #168]	; (8018934 <LoRaMacCryptoSecureMessage+0xec>)
 801888c:	681b      	ldr	r3, [r3, #0]
 801888e:	68db      	ldr	r3, [r3, #12]
 8018890:	68fa      	ldr	r2, [r7, #12]
 8018892:	429a      	cmp	r2, r3
 8018894:	d916      	bls.n	80188c4 <LoRaMacCryptoSecureMessage+0x7c>
    {
        retval = PayloadEncrypt( macMsg->FRMPayload, macMsg->FRMPayloadSize, payloadDecryptionKeyID, macMsg->FHDR.DevAddr, UPLINK, fCntUp );
 8018896:	687b      	ldr	r3, [r7, #4]
 8018898:	6a58      	ldr	r0, [r3, #36]	; 0x24
 801889a:	687b      	ldr	r3, [r7, #4]
 801889c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80188a0:	b219      	sxth	r1, r3
 80188a2:	687b      	ldr	r3, [r7, #4]
 80188a4:	689c      	ldr	r4, [r3, #8]
 80188a6:	7dfa      	ldrb	r2, [r7, #23]
 80188a8:	68fb      	ldr	r3, [r7, #12]
 80188aa:	9301      	str	r3, [sp, #4]
 80188ac:	2300      	movs	r3, #0
 80188ae:	9300      	str	r3, [sp, #0]
 80188b0:	4623      	mov	r3, r4
 80188b2:	f7ff fa73 	bl	8017d9c <PayloadEncrypt>
 80188b6:	4603      	mov	r3, r0
 80188b8:	75bb      	strb	r3, [r7, #22]
        if( retval != LORAMAC_CRYPTO_SUCCESS )
 80188ba:	7dbb      	ldrb	r3, [r7, #22]
 80188bc:	2b00      	cmp	r3, #0
 80188be:	d001      	beq.n	80188c4 <LoRaMacCryptoSecureMessage+0x7c>
        {
            return retval;
 80188c0:	7dbb      	ldrb	r3, [r7, #22]
 80188c2:	e033      	b.n	801892c <LoRaMacCryptoSecureMessage+0xe4>
        }
#endif /* LORAMAC_VERSION */
    }

    // Serialize message
    if( LoRaMacSerializerData( macMsg ) != LORAMAC_SERIALIZER_SUCCESS )
 80188c4:	6878      	ldr	r0, [r7, #4]
 80188c6:	f000 fb4d 	bl	8018f64 <LoRaMacSerializerData>
 80188ca:	4603      	mov	r3, r0
 80188cc:	2b00      	cmp	r3, #0
 80188ce:	d001      	beq.n	80188d4 <LoRaMacCryptoSecureMessage+0x8c>
    {
        return LORAMAC_CRYPTO_ERROR_SERIALIZER;
 80188d0:	2310      	movs	r3, #16
 80188d2:	e02b      	b.n	801892c <LoRaMacCryptoSecureMessage+0xe4>
    {
        // Use network session key
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01010100 ))
        payloadDecryptionKeyID = NWK_S_ENC_KEY;
#else
        payloadDecryptionKeyID = NWK_S_KEY;
 80188d4:	2308      	movs	r3, #8
 80188d6:	75fb      	strb	r3, [r7, #23]
#endif /* LORAMAC_VERSION */
        // MIC = cmacF[0..3]
        // The IsAck parameter is every time false since the ConfFCnt field is not used in legacy mode.
        retval = ComputeCmacB0( macMsg->Buffer, ( macMsg->BufSize - LORAMAC_MIC_FIELD_SIZE ), payloadDecryptionKeyID, false, UPLINK, macMsg->FHDR.DevAddr, fCntUp, &macMsg->MIC );
 80188d8:	687b      	ldr	r3, [r7, #4]
 80188da:	6818      	ldr	r0, [r3, #0]
 80188dc:	687b      	ldr	r3, [r7, #4]
 80188de:	791b      	ldrb	r3, [r3, #4]
 80188e0:	b29b      	uxth	r3, r3
 80188e2:	3b04      	subs	r3, #4
 80188e4:	b299      	uxth	r1, r3
 80188e6:	687b      	ldr	r3, [r7, #4]
 80188e8:	689b      	ldr	r3, [r3, #8]
 80188ea:	687a      	ldr	r2, [r7, #4]
 80188ec:	322c      	adds	r2, #44	; 0x2c
 80188ee:	7dfc      	ldrb	r4, [r7, #23]
 80188f0:	9203      	str	r2, [sp, #12]
 80188f2:	68fa      	ldr	r2, [r7, #12]
 80188f4:	9202      	str	r2, [sp, #8]
 80188f6:	9301      	str	r3, [sp, #4]
 80188f8:	2300      	movs	r3, #0
 80188fa:	9300      	str	r3, [sp, #0]
 80188fc:	2300      	movs	r3, #0
 80188fe:	4622      	mov	r2, r4
 8018900:	f7ff fb4d 	bl	8017f9e <ComputeCmacB0>
 8018904:	4603      	mov	r3, r0
 8018906:	75bb      	strb	r3, [r7, #22]
        if( retval != LORAMAC_CRYPTO_SUCCESS )
 8018908:	7dbb      	ldrb	r3, [r7, #22]
 801890a:	2b00      	cmp	r3, #0
 801890c:	d001      	beq.n	8018912 <LoRaMacCryptoSecureMessage+0xca>
        {
            return retval;
 801890e:	7dbb      	ldrb	r3, [r7, #22]
 8018910:	e00c      	b.n	801892c <LoRaMacCryptoSecureMessage+0xe4>
        }
    }

    // Re-serialize message to add the MIC
    if( LoRaMacSerializerData( macMsg ) != LORAMAC_SERIALIZER_SUCCESS )
 8018912:	6878      	ldr	r0, [r7, #4]
 8018914:	f000 fb26 	bl	8018f64 <LoRaMacSerializerData>
 8018918:	4603      	mov	r3, r0
 801891a:	2b00      	cmp	r3, #0
 801891c:	d001      	beq.n	8018922 <LoRaMacCryptoSecureMessage+0xda>
    {
        return LORAMAC_CRYPTO_ERROR_SERIALIZER;
 801891e:	2310      	movs	r3, #16
 8018920:	e004      	b.n	801892c <LoRaMacCryptoSecureMessage+0xe4>
    }

    CryptoNvm->FCntList.FCntUp = fCntUp;
 8018922:	4b04      	ldr	r3, [pc, #16]	; (8018934 <LoRaMacCryptoSecureMessage+0xec>)
 8018924:	681b      	ldr	r3, [r3, #0]
 8018926:	68fa      	ldr	r2, [r7, #12]
 8018928:	60da      	str	r2, [r3, #12]

    return LORAMAC_CRYPTO_SUCCESS;
 801892a:	2300      	movs	r3, #0
}
 801892c:	4618      	mov	r0, r3
 801892e:	371c      	adds	r7, #28
 8018930:	46bd      	mov	sp, r7
 8018932:	bd90      	pop	{r4, r7, pc}
 8018934:	20001ca0 	.word	0x20001ca0

08018938 <LoRaMacCryptoUnsecureMessage>:

LoRaMacCryptoStatus_t LoRaMacCryptoUnsecureMessage( AddressIdentifier_t addrID, uint32_t address, FCntIdentifier_t fCntID, uint32_t fCntDown, LoRaMacMessageData_t* macMsg )
{
 8018938:	b590      	push	{r4, r7, lr}
 801893a:	b08b      	sub	sp, #44	; 0x2c
 801893c:	af04      	add	r7, sp, #16
 801893e:	60b9      	str	r1, [r7, #8]
 8018940:	607b      	str	r3, [r7, #4]
 8018942:	4603      	mov	r3, r0
 8018944:	73fb      	strb	r3, [r7, #15]
 8018946:	4613      	mov	r3, r2
 8018948:	73bb      	strb	r3, [r7, #14]
    if( macMsg == 0 )
 801894a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801894c:	2b00      	cmp	r3, #0
 801894e:	d101      	bne.n	8018954 <LoRaMacCryptoUnsecureMessage+0x1c>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 8018950:	2309      	movs	r3, #9
 8018952:	e084      	b.n	8018a5e <LoRaMacCryptoUnsecureMessage+0x126>
    }

    if( CheckFCntDown( fCntID, fCntDown ) == false )
 8018954:	7bbb      	ldrb	r3, [r7, #14]
 8018956:	6879      	ldr	r1, [r7, #4]
 8018958:	4618      	mov	r0, r3
 801895a:	f7ff fc9f 	bl	801829c <CheckFCntDown>
 801895e:	4603      	mov	r3, r0
 8018960:	f083 0301 	eor.w	r3, r3, #1
 8018964:	b2db      	uxtb	r3, r3
 8018966:	2b00      	cmp	r3, #0
 8018968:	d001      	beq.n	801896e <LoRaMacCryptoUnsecureMessage+0x36>
    {
        return LORAMAC_CRYPTO_FAIL_FCNT_SMALLER;
 801896a:	2306      	movs	r3, #6
 801896c:	e077      	b.n	8018a5e <LoRaMacCryptoUnsecureMessage+0x126>
    }

    LoRaMacCryptoStatus_t retval = LORAMAC_CRYPTO_ERROR;
 801896e:	2312      	movs	r3, #18
 8018970:	757b      	strb	r3, [r7, #21]
    KeyIdentifier_t payloadDecryptionKeyID = APP_S_KEY;
 8018972:	2309      	movs	r3, #9
 8018974:	75fb      	strb	r3, [r7, #23]
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01010100 ))
    KeyIdentifier_t micComputationKeyID = S_NWK_S_INT_KEY;
#else
    KeyIdentifier_t micComputationKeyID = NWK_S_KEY;
 8018976:	2308      	movs	r3, #8
 8018978:	753b      	strb	r3, [r7, #20]
#endif /* LORAMAC_VERSION */
    KeyAddr_t* curItem;

    // Parse the message
    if( LoRaMacParserData( macMsg ) != LORAMAC_PARSER_SUCCESS )
 801897a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 801897c:	f000 f97c 	bl	8018c78 <LoRaMacParserData>
 8018980:	4603      	mov	r3, r0
 8018982:	2b00      	cmp	r3, #0
 8018984:	d001      	beq.n	801898a <LoRaMacCryptoUnsecureMessage+0x52>
    {
        return LORAMAC_CRYPTO_ERROR_PARSER;
 8018986:	230f      	movs	r3, #15
 8018988:	e069      	b.n	8018a5e <LoRaMacCryptoUnsecureMessage+0x126>
    }

    // Determine current security context
    retval = GetKeyAddrItem( addrID, &curItem );
 801898a:	f107 0210 	add.w	r2, r7, #16
 801898e:	7bfb      	ldrb	r3, [r7, #15]
 8018990:	4611      	mov	r1, r2
 8018992:	4618      	mov	r0, r3
 8018994:	f7ff fbd0 	bl	8018138 <GetKeyAddrItem>
 8018998:	4603      	mov	r3, r0
 801899a:	757b      	strb	r3, [r7, #21]
    if( retval != LORAMAC_CRYPTO_SUCCESS )
 801899c:	7d7b      	ldrb	r3, [r7, #21]
 801899e:	2b00      	cmp	r3, #0
 80189a0:	d001      	beq.n	80189a6 <LoRaMacCryptoUnsecureMessage+0x6e>
    {
        return retval;
 80189a2:	7d7b      	ldrb	r3, [r7, #21]
 80189a4:	e05b      	b.n	8018a5e <LoRaMacCryptoUnsecureMessage+0x126>
    }

    payloadDecryptionKeyID = curItem->AppSkey;
 80189a6:	693b      	ldr	r3, [r7, #16]
 80189a8:	785b      	ldrb	r3, [r3, #1]
 80189aa:	75fb      	strb	r3, [r7, #23]
    micComputationKeyID = curItem->NwkSkey;
 80189ac:	693b      	ldr	r3, [r7, #16]
 80189ae:	789b      	ldrb	r3, [r3, #2]
 80189b0:	753b      	strb	r3, [r7, #20]

    // Check if it is our address
    if( address != macMsg->FHDR.DevAddr )
 80189b2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80189b4:	689b      	ldr	r3, [r3, #8]
 80189b6:	68ba      	ldr	r2, [r7, #8]
 80189b8:	429a      	cmp	r2, r3
 80189ba:	d001      	beq.n	80189c0 <LoRaMacCryptoUnsecureMessage+0x88>
    {
        return LORAMAC_CRYPTO_FAIL_ADDRESS;
 80189bc:	2302      	movs	r3, #2
 80189be:	e04e      	b.n	8018a5e <LoRaMacCryptoUnsecureMessage+0x126>
    }

    // Compute mic
    bool isAck = macMsg->FHDR.FCtrl.Bits.Ack;
 80189c0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80189c2:	7b1b      	ldrb	r3, [r3, #12]
 80189c4:	f3c3 1340 	ubfx	r3, r3, #5, #1
 80189c8:	b2db      	uxtb	r3, r3
 80189ca:	2b00      	cmp	r3, #0
 80189cc:	bf14      	ite	ne
 80189ce:	2301      	movne	r3, #1
 80189d0:	2300      	moveq	r3, #0
 80189d2:	75bb      	strb	r3, [r7, #22]
    if( CryptoNvm->LrWanVersion.Fields.Minor == 0 )
 80189d4:	4b24      	ldr	r3, [pc, #144]	; (8018a68 <LoRaMacCryptoUnsecureMessage+0x130>)
 80189d6:	681b      	ldr	r3, [r3, #0]
 80189d8:	789b      	ldrb	r3, [r3, #2]
 80189da:	2b00      	cmp	r3, #0
 80189dc:	d101      	bne.n	80189e2 <LoRaMacCryptoUnsecureMessage+0xaa>
    {
        // In legacy mode the IsAck parameter is forced to be false since the ConfFCnt field is not used.
        isAck = false;
 80189de:	2300      	movs	r3, #0
 80189e0:	75bb      	strb	r3, [r7, #22]
    }

    // Verify mic
    retval = VerifyCmacB0( macMsg->Buffer, ( macMsg->BufSize - LORAMAC_MIC_FIELD_SIZE ), micComputationKeyID, isAck, DOWNLINK, address, fCntDown, macMsg->MIC );
 80189e2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80189e4:	6818      	ldr	r0, [r3, #0]
 80189e6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80189e8:	791b      	ldrb	r3, [r3, #4]
 80189ea:	b29b      	uxth	r3, r3
 80189ec:	3b04      	subs	r3, #4
 80189ee:	b299      	uxth	r1, r3
 80189f0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80189f2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80189f4:	7dbc      	ldrb	r4, [r7, #22]
 80189f6:	7d3a      	ldrb	r2, [r7, #20]
 80189f8:	9303      	str	r3, [sp, #12]
 80189fa:	687b      	ldr	r3, [r7, #4]
 80189fc:	9302      	str	r3, [sp, #8]
 80189fe:	68bb      	ldr	r3, [r7, #8]
 8018a00:	9301      	str	r3, [sp, #4]
 8018a02:	2301      	movs	r3, #1
 8018a04:	9300      	str	r3, [sp, #0]
 8018a06:	4623      	mov	r3, r4
 8018a08:	f7ff fb07 	bl	801801a <VerifyCmacB0>
 8018a0c:	4603      	mov	r3, r0
 8018a0e:	757b      	strb	r3, [r7, #21]
    if( retval != LORAMAC_CRYPTO_SUCCESS )
 8018a10:	7d7b      	ldrb	r3, [r7, #21]
 8018a12:	2b00      	cmp	r3, #0
 8018a14:	d001      	beq.n	8018a1a <LoRaMacCryptoUnsecureMessage+0xe2>
    {
        return retval;
 8018a16:	7d7b      	ldrb	r3, [r7, #21]
 8018a18:	e021      	b.n	8018a5e <LoRaMacCryptoUnsecureMessage+0x126>
    }

    // Decrypt payload
    if( macMsg->FPort == 0 )
 8018a1a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8018a1c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8018a20:	2b00      	cmp	r3, #0
 8018a22:	d101      	bne.n	8018a28 <LoRaMacCryptoUnsecureMessage+0xf0>
    {
        // Use network session encryption key
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01010100 ))
        payloadDecryptionKeyID = NWK_S_ENC_KEY;
#else
        payloadDecryptionKeyID = NWK_S_KEY;
 8018a24:	2308      	movs	r3, #8
 8018a26:	75fb      	strb	r3, [r7, #23]
#endif /* LORAMAC_VERSION */
    }
    retval = PayloadEncrypt( macMsg->FRMPayload, macMsg->FRMPayloadSize, payloadDecryptionKeyID, address, DOWNLINK, fCntDown );
 8018a28:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8018a2a:	6a58      	ldr	r0, [r3, #36]	; 0x24
 8018a2c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8018a2e:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8018a32:	b219      	sxth	r1, r3
 8018a34:	7dfa      	ldrb	r2, [r7, #23]
 8018a36:	687b      	ldr	r3, [r7, #4]
 8018a38:	9301      	str	r3, [sp, #4]
 8018a3a:	2301      	movs	r3, #1
 8018a3c:	9300      	str	r3, [sp, #0]
 8018a3e:	68bb      	ldr	r3, [r7, #8]
 8018a40:	f7ff f9ac 	bl	8017d9c <PayloadEncrypt>
 8018a44:	4603      	mov	r3, r0
 8018a46:	757b      	strb	r3, [r7, #21]
    if( retval != LORAMAC_CRYPTO_SUCCESS )
 8018a48:	7d7b      	ldrb	r3, [r7, #21]
 8018a4a:	2b00      	cmp	r3, #0
 8018a4c:	d001      	beq.n	8018a52 <LoRaMacCryptoUnsecureMessage+0x11a>
    {
        return retval;
 8018a4e:	7d7b      	ldrb	r3, [r7, #21]
 8018a50:	e005      	b.n	8018a5e <LoRaMacCryptoUnsecureMessage+0x126>
            }
        }
    }
#endif /* LORAMAC_VERSION */

    UpdateFCntDown( fCntID, fCntDown );
 8018a52:	7bbb      	ldrb	r3, [r7, #14]
 8018a54:	6879      	ldr	r1, [r7, #4]
 8018a56:	4618      	mov	r0, r3
 8018a58:	f7ff fc44 	bl	80182e4 <UpdateFCntDown>

    return LORAMAC_CRYPTO_SUCCESS;
 8018a5c:	2300      	movs	r3, #0
}
 8018a5e:	4618      	mov	r0, r3
 8018a60:	371c      	adds	r7, #28
 8018a62:	46bd      	mov	sp, r7
 8018a64:	bd90      	pop	{r4, r7, pc}
 8018a66:	bf00      	nop
 8018a68:	20001ca0 	.word	0x20001ca0

08018a6c <LoRaMacCryptoDeriveLifeTimeKey>:

    return LORAMAC_CRYPTO_SUCCESS;
}

LoRaMacCryptoStatus_t LoRaMacCryptoDeriveLifeTimeKey( uint8_t versionMinor, KeyIdentifier_t keyID )
{
 8018a6c:	b580      	push	{r7, lr}
 8018a6e:	b088      	sub	sp, #32
 8018a70:	af00      	add	r7, sp, #0
 8018a72:	4603      	mov	r3, r0
 8018a74:	460a      	mov	r2, r1
 8018a76:	71fb      	strb	r3, [r7, #7]
 8018a78:	4613      	mov	r3, r2
 8018a7a:	71bb      	strb	r3, [r7, #6]
    uint8_t compBase[16] = { 0 };
 8018a7c:	2300      	movs	r3, #0
 8018a7e:	60fb      	str	r3, [r7, #12]
 8018a80:	f107 0310 	add.w	r3, r7, #16
 8018a84:	2200      	movs	r2, #0
 8018a86:	601a      	str	r2, [r3, #0]
 8018a88:	605a      	str	r2, [r3, #4]
 8018a8a:	609a      	str	r2, [r3, #8]
    KeyIdentifier_t rootKeyId = APP_KEY;
 8018a8c:	2300      	movs	r3, #0
 8018a8e:	77fb      	strb	r3, [r7, #31]
    switch( keyID )
 8018a90:	79bb      	ldrb	r3, [r7, #6]
 8018a92:	2b0c      	cmp	r3, #12
 8018a94:	d00b      	beq.n	8018aae <LoRaMacCryptoDeriveLifeTimeKey+0x42>
 8018a96:	2b0c      	cmp	r3, #12
 8018a98:	dc0f      	bgt.n	8018aba <LoRaMacCryptoDeriveLifeTimeKey+0x4e>
 8018a9a:	2b0a      	cmp	r3, #10
 8018a9c:	d00a      	beq.n	8018ab4 <LoRaMacCryptoDeriveLifeTimeKey+0x48>
 8018a9e:	2b0b      	cmp	r3, #11
 8018aa0:	d10b      	bne.n	8018aba <LoRaMacCryptoDeriveLifeTimeKey+0x4e>
    {
        case MC_ROOT_KEY:
            if( versionMinor == 1 )
 8018aa2:	79fb      	ldrb	r3, [r7, #7]
 8018aa4:	2b01      	cmp	r3, #1
 8018aa6:	d10a      	bne.n	8018abe <LoRaMacCryptoDeriveLifeTimeKey+0x52>
            {
                compBase[0] = 0x20;
 8018aa8:	2320      	movs	r3, #32
 8018aaa:	733b      	strb	r3, [r7, #12]
            }
            break;
 8018aac:	e007      	b.n	8018abe <LoRaMacCryptoDeriveLifeTimeKey+0x52>
        case MC_KE_KEY:
            rootKeyId = MC_ROOT_KEY;
 8018aae:	230b      	movs	r3, #11
 8018ab0:	77fb      	strb	r3, [r7, #31]
            break;
 8018ab2:	e005      	b.n	8018ac0 <LoRaMacCryptoDeriveLifeTimeKey+0x54>
        case DATABLOCK_INT_KEY:
            compBase[0] = 0x30;
 8018ab4:	2330      	movs	r3, #48	; 0x30
 8018ab6:	733b      	strb	r3, [r7, #12]
            break;
 8018ab8:	e002      	b.n	8018ac0 <LoRaMacCryptoDeriveLifeTimeKey+0x54>
        default:
            return LORAMAC_CRYPTO_ERROR_INVALID_KEY_ID;
 8018aba:	230a      	movs	r3, #10
 8018abc:	e00d      	b.n	8018ada <LoRaMacCryptoDeriveLifeTimeKey+0x6e>
            break;
 8018abe:	bf00      	nop
    }

    if( SecureElementDeriveAndStoreKey( compBase, rootKeyId, keyID ) != SECURE_ELEMENT_SUCCESS )
 8018ac0:	79ba      	ldrb	r2, [r7, #6]
 8018ac2:	7ff9      	ldrb	r1, [r7, #31]
 8018ac4:	f107 030c 	add.w	r3, r7, #12
 8018ac8:	4618      	mov	r0, r3
 8018aca:	f7f7 fcb5 	bl	8010438 <SecureElementDeriveAndStoreKey>
 8018ace:	4603      	mov	r3, r0
 8018ad0:	2b00      	cmp	r3, #0
 8018ad2:	d001      	beq.n	8018ad8 <LoRaMacCryptoDeriveLifeTimeKey+0x6c>
    {
        return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 8018ad4:	230e      	movs	r3, #14
 8018ad6:	e000      	b.n	8018ada <LoRaMacCryptoDeriveLifeTimeKey+0x6e>
    }

    return LORAMAC_CRYPTO_SUCCESS;
 8018ad8:	2300      	movs	r3, #0
}
 8018ada:	4618      	mov	r0, r3
 8018adc:	3720      	adds	r7, #32
 8018ade:	46bd      	mov	sp, r7
 8018ae0:	bd80      	pop	{r7, pc}

08018ae2 <LoRaMacParserJoinAccept>:
 */
#include "LoRaMacParser.h"
#include "utilities.h"

LoRaMacParserStatus_t LoRaMacParserJoinAccept( LoRaMacMessageJoinAccept_t* macMsg )
{
 8018ae2:	b580      	push	{r7, lr}
 8018ae4:	b084      	sub	sp, #16
 8018ae6:	af00      	add	r7, sp, #0
 8018ae8:	6078      	str	r0, [r7, #4]
    if( ( macMsg == 0 ) || ( macMsg->Buffer == 0 ) )
 8018aea:	687b      	ldr	r3, [r7, #4]
 8018aec:	2b00      	cmp	r3, #0
 8018aee:	d003      	beq.n	8018af8 <LoRaMacParserJoinAccept+0x16>
 8018af0:	687b      	ldr	r3, [r7, #4]
 8018af2:	681b      	ldr	r3, [r3, #0]
 8018af4:	2b00      	cmp	r3, #0
 8018af6:	d101      	bne.n	8018afc <LoRaMacParserJoinAccept+0x1a>
    {
        return LORAMAC_PARSER_ERROR_NPE;
 8018af8:	2302      	movs	r3, #2
 8018afa:	e0b9      	b.n	8018c70 <LoRaMacParserJoinAccept+0x18e>
    }

    uint16_t bufItr = 0;
 8018afc:	2300      	movs	r3, #0
 8018afe:	81fb      	strh	r3, [r7, #14]

    macMsg->MHDR.Value = macMsg->Buffer[bufItr++];
 8018b00:	687b      	ldr	r3, [r7, #4]
 8018b02:	681a      	ldr	r2, [r3, #0]
 8018b04:	89fb      	ldrh	r3, [r7, #14]
 8018b06:	1c59      	adds	r1, r3, #1
 8018b08:	81f9      	strh	r1, [r7, #14]
 8018b0a:	4413      	add	r3, r2
 8018b0c:	781a      	ldrb	r2, [r3, #0]
 8018b0e:	687b      	ldr	r3, [r7, #4]
 8018b10:	715a      	strb	r2, [r3, #5]

    memcpy1( macMsg->JoinNonce, &macMsg->Buffer[bufItr], 3 );
 8018b12:	687b      	ldr	r3, [r7, #4]
 8018b14:	1d98      	adds	r0, r3, #6
 8018b16:	687b      	ldr	r3, [r7, #4]
 8018b18:	681a      	ldr	r2, [r3, #0]
 8018b1a:	89fb      	ldrh	r3, [r7, #14]
 8018b1c:	4413      	add	r3, r2
 8018b1e:	2203      	movs	r2, #3
 8018b20:	4619      	mov	r1, r3
 8018b22:	f002 fede 	bl	801b8e2 <memcpy1>
    bufItr = bufItr + 3;
 8018b26:	89fb      	ldrh	r3, [r7, #14]
 8018b28:	3303      	adds	r3, #3
 8018b2a:	81fb      	strh	r3, [r7, #14]

    memcpy1( macMsg->NetID, &macMsg->Buffer[bufItr], 3 );
 8018b2c:	687b      	ldr	r3, [r7, #4]
 8018b2e:	f103 0009 	add.w	r0, r3, #9
 8018b32:	687b      	ldr	r3, [r7, #4]
 8018b34:	681a      	ldr	r2, [r3, #0]
 8018b36:	89fb      	ldrh	r3, [r7, #14]
 8018b38:	4413      	add	r3, r2
 8018b3a:	2203      	movs	r2, #3
 8018b3c:	4619      	mov	r1, r3
 8018b3e:	f002 fed0 	bl	801b8e2 <memcpy1>
    bufItr = bufItr + 3;
 8018b42:	89fb      	ldrh	r3, [r7, #14]
 8018b44:	3303      	adds	r3, #3
 8018b46:	81fb      	strh	r3, [r7, #14]

    macMsg->DevAddr = ( uint32_t ) macMsg->Buffer[bufItr++];
 8018b48:	687b      	ldr	r3, [r7, #4]
 8018b4a:	681a      	ldr	r2, [r3, #0]
 8018b4c:	89fb      	ldrh	r3, [r7, #14]
 8018b4e:	1c59      	adds	r1, r3, #1
 8018b50:	81f9      	strh	r1, [r7, #14]
 8018b52:	4413      	add	r3, r2
 8018b54:	781b      	ldrb	r3, [r3, #0]
 8018b56:	461a      	mov	r2, r3
 8018b58:	687b      	ldr	r3, [r7, #4]
 8018b5a:	60da      	str	r2, [r3, #12]
    macMsg->DevAddr |= ( ( uint32_t ) macMsg->Buffer[bufItr++] << 8 );
 8018b5c:	687b      	ldr	r3, [r7, #4]
 8018b5e:	681a      	ldr	r2, [r3, #0]
 8018b60:	89fb      	ldrh	r3, [r7, #14]
 8018b62:	1c59      	adds	r1, r3, #1
 8018b64:	81f9      	strh	r1, [r7, #14]
 8018b66:	4413      	add	r3, r2
 8018b68:	781b      	ldrb	r3, [r3, #0]
 8018b6a:	021a      	lsls	r2, r3, #8
 8018b6c:	687b      	ldr	r3, [r7, #4]
 8018b6e:	68db      	ldr	r3, [r3, #12]
 8018b70:	431a      	orrs	r2, r3
 8018b72:	687b      	ldr	r3, [r7, #4]
 8018b74:	60da      	str	r2, [r3, #12]
    macMsg->DevAddr |= ( ( uint32_t ) macMsg->Buffer[bufItr++] << 16 );
 8018b76:	687b      	ldr	r3, [r7, #4]
 8018b78:	681a      	ldr	r2, [r3, #0]
 8018b7a:	89fb      	ldrh	r3, [r7, #14]
 8018b7c:	1c59      	adds	r1, r3, #1
 8018b7e:	81f9      	strh	r1, [r7, #14]
 8018b80:	4413      	add	r3, r2
 8018b82:	781b      	ldrb	r3, [r3, #0]
 8018b84:	041a      	lsls	r2, r3, #16
 8018b86:	687b      	ldr	r3, [r7, #4]
 8018b88:	68db      	ldr	r3, [r3, #12]
 8018b8a:	431a      	orrs	r2, r3
 8018b8c:	687b      	ldr	r3, [r7, #4]
 8018b8e:	60da      	str	r2, [r3, #12]
    macMsg->DevAddr |= ( ( uint32_t ) macMsg->Buffer[bufItr++] << 24 );
 8018b90:	687b      	ldr	r3, [r7, #4]
 8018b92:	681a      	ldr	r2, [r3, #0]
 8018b94:	89fb      	ldrh	r3, [r7, #14]
 8018b96:	1c59      	adds	r1, r3, #1
 8018b98:	81f9      	strh	r1, [r7, #14]
 8018b9a:	4413      	add	r3, r2
 8018b9c:	781b      	ldrb	r3, [r3, #0]
 8018b9e:	061a      	lsls	r2, r3, #24
 8018ba0:	687b      	ldr	r3, [r7, #4]
 8018ba2:	68db      	ldr	r3, [r3, #12]
 8018ba4:	431a      	orrs	r2, r3
 8018ba6:	687b      	ldr	r3, [r7, #4]
 8018ba8:	60da      	str	r2, [r3, #12]

    macMsg->DLSettings.Value = macMsg->Buffer[bufItr++];
 8018baa:	687b      	ldr	r3, [r7, #4]
 8018bac:	681a      	ldr	r2, [r3, #0]
 8018bae:	89fb      	ldrh	r3, [r7, #14]
 8018bb0:	1c59      	adds	r1, r3, #1
 8018bb2:	81f9      	strh	r1, [r7, #14]
 8018bb4:	4413      	add	r3, r2
 8018bb6:	781a      	ldrb	r2, [r3, #0]
 8018bb8:	687b      	ldr	r3, [r7, #4]
 8018bba:	741a      	strb	r2, [r3, #16]

    macMsg->RxDelay = macMsg->Buffer[bufItr++];
 8018bbc:	687b      	ldr	r3, [r7, #4]
 8018bbe:	681a      	ldr	r2, [r3, #0]
 8018bc0:	89fb      	ldrh	r3, [r7, #14]
 8018bc2:	1c59      	adds	r1, r3, #1
 8018bc4:	81f9      	strh	r1, [r7, #14]
 8018bc6:	4413      	add	r3, r2
 8018bc8:	781a      	ldrb	r2, [r3, #0]
 8018bca:	687b      	ldr	r3, [r7, #4]
 8018bcc:	745a      	strb	r2, [r3, #17]

    if( ( macMsg->BufSize - LORAMAC_MIC_FIELD_SIZE - bufItr ) == LORAMAC_CF_LIST_FIELD_SIZE )
 8018bce:	687b      	ldr	r3, [r7, #4]
 8018bd0:	791b      	ldrb	r3, [r3, #4]
 8018bd2:	1f1a      	subs	r2, r3, #4
 8018bd4:	89fb      	ldrh	r3, [r7, #14]
 8018bd6:	1ad3      	subs	r3, r2, r3
 8018bd8:	2b10      	cmp	r3, #16
 8018bda:	d10e      	bne.n	8018bfa <LoRaMacParserJoinAccept+0x118>
    {
        memcpy1( macMsg->CFList, &macMsg->Buffer[bufItr], LORAMAC_CF_LIST_FIELD_SIZE );
 8018bdc:	687b      	ldr	r3, [r7, #4]
 8018bde:	f103 0012 	add.w	r0, r3, #18
 8018be2:	687b      	ldr	r3, [r7, #4]
 8018be4:	681a      	ldr	r2, [r3, #0]
 8018be6:	89fb      	ldrh	r3, [r7, #14]
 8018be8:	4413      	add	r3, r2
 8018bea:	2210      	movs	r2, #16
 8018bec:	4619      	mov	r1, r3
 8018bee:	f002 fe78 	bl	801b8e2 <memcpy1>
        bufItr = bufItr + LORAMAC_CF_LIST_FIELD_SIZE;
 8018bf2:	89fb      	ldrh	r3, [r7, #14]
 8018bf4:	3310      	adds	r3, #16
 8018bf6:	81fb      	strh	r3, [r7, #14]
 8018bf8:	e008      	b.n	8018c0c <LoRaMacParserJoinAccept+0x12a>
    }
    else if( ( macMsg->BufSize - LORAMAC_MIC_FIELD_SIZE - bufItr ) > 0 )
 8018bfa:	687b      	ldr	r3, [r7, #4]
 8018bfc:	791b      	ldrb	r3, [r3, #4]
 8018bfe:	1f1a      	subs	r2, r3, #4
 8018c00:	89fb      	ldrh	r3, [r7, #14]
 8018c02:	1ad3      	subs	r3, r2, r3
 8018c04:	2b00      	cmp	r3, #0
 8018c06:	dd01      	ble.n	8018c0c <LoRaMacParserJoinAccept+0x12a>
    {
        return LORAMAC_PARSER_FAIL;
 8018c08:	2301      	movs	r3, #1
 8018c0a:	e031      	b.n	8018c70 <LoRaMacParserJoinAccept+0x18e>
    }

    macMsg->MIC = ( uint32_t ) macMsg->Buffer[bufItr++];
 8018c0c:	687b      	ldr	r3, [r7, #4]
 8018c0e:	681a      	ldr	r2, [r3, #0]
 8018c10:	89fb      	ldrh	r3, [r7, #14]
 8018c12:	1c59      	adds	r1, r3, #1
 8018c14:	81f9      	strh	r1, [r7, #14]
 8018c16:	4413      	add	r3, r2
 8018c18:	781b      	ldrb	r3, [r3, #0]
 8018c1a:	461a      	mov	r2, r3
 8018c1c:	687b      	ldr	r3, [r7, #4]
 8018c1e:	625a      	str	r2, [r3, #36]	; 0x24
    macMsg->MIC |= ( ( uint32_t ) macMsg->Buffer[bufItr++] << 8 );
 8018c20:	687b      	ldr	r3, [r7, #4]
 8018c22:	681a      	ldr	r2, [r3, #0]
 8018c24:	89fb      	ldrh	r3, [r7, #14]
 8018c26:	1c59      	adds	r1, r3, #1
 8018c28:	81f9      	strh	r1, [r7, #14]
 8018c2a:	4413      	add	r3, r2
 8018c2c:	781b      	ldrb	r3, [r3, #0]
 8018c2e:	021a      	lsls	r2, r3, #8
 8018c30:	687b      	ldr	r3, [r7, #4]
 8018c32:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8018c34:	431a      	orrs	r2, r3
 8018c36:	687b      	ldr	r3, [r7, #4]
 8018c38:	625a      	str	r2, [r3, #36]	; 0x24
    macMsg->MIC |= ( ( uint32_t ) macMsg->Buffer[bufItr++] << 16 );
 8018c3a:	687b      	ldr	r3, [r7, #4]
 8018c3c:	681a      	ldr	r2, [r3, #0]
 8018c3e:	89fb      	ldrh	r3, [r7, #14]
 8018c40:	1c59      	adds	r1, r3, #1
 8018c42:	81f9      	strh	r1, [r7, #14]
 8018c44:	4413      	add	r3, r2
 8018c46:	781b      	ldrb	r3, [r3, #0]
 8018c48:	041a      	lsls	r2, r3, #16
 8018c4a:	687b      	ldr	r3, [r7, #4]
 8018c4c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8018c4e:	431a      	orrs	r2, r3
 8018c50:	687b      	ldr	r3, [r7, #4]
 8018c52:	625a      	str	r2, [r3, #36]	; 0x24
    macMsg->MIC |= ( ( uint32_t ) macMsg->Buffer[bufItr++] << 24 );
 8018c54:	687b      	ldr	r3, [r7, #4]
 8018c56:	681a      	ldr	r2, [r3, #0]
 8018c58:	89fb      	ldrh	r3, [r7, #14]
 8018c5a:	1c59      	adds	r1, r3, #1
 8018c5c:	81f9      	strh	r1, [r7, #14]
 8018c5e:	4413      	add	r3, r2
 8018c60:	781b      	ldrb	r3, [r3, #0]
 8018c62:	061a      	lsls	r2, r3, #24
 8018c64:	687b      	ldr	r3, [r7, #4]
 8018c66:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8018c68:	431a      	orrs	r2, r3
 8018c6a:	687b      	ldr	r3, [r7, #4]
 8018c6c:	625a      	str	r2, [r3, #36]	; 0x24

    return LORAMAC_PARSER_SUCCESS;
 8018c6e:	2300      	movs	r3, #0
}
 8018c70:	4618      	mov	r0, r3
 8018c72:	3710      	adds	r7, #16
 8018c74:	46bd      	mov	sp, r7
 8018c76:	bd80      	pop	{r7, pc}

08018c78 <LoRaMacParserData>:

LoRaMacParserStatus_t LoRaMacParserData( LoRaMacMessageData_t* macMsg )
{
 8018c78:	b580      	push	{r7, lr}
 8018c7a:	b084      	sub	sp, #16
 8018c7c:	af00      	add	r7, sp, #0
 8018c7e:	6078      	str	r0, [r7, #4]
    if( ( macMsg == 0 ) || ( macMsg->Buffer == 0 ) )
 8018c80:	687b      	ldr	r3, [r7, #4]
 8018c82:	2b00      	cmp	r3, #0
 8018c84:	d003      	beq.n	8018c8e <LoRaMacParserData+0x16>
 8018c86:	687b      	ldr	r3, [r7, #4]
 8018c88:	681b      	ldr	r3, [r3, #0]
 8018c8a:	2b00      	cmp	r3, #0
 8018c8c:	d101      	bne.n	8018c92 <LoRaMacParserData+0x1a>
    {
        return LORAMAC_PARSER_ERROR_NPE;
 8018c8e:	2302      	movs	r3, #2
 8018c90:	e0e2      	b.n	8018e58 <LoRaMacParserData+0x1e0>
    }

    uint16_t bufItr = 0;
 8018c92:	2300      	movs	r3, #0
 8018c94:	81fb      	strh	r3, [r7, #14]

    macMsg->MHDR.Value = macMsg->Buffer[bufItr++];
 8018c96:	687b      	ldr	r3, [r7, #4]
 8018c98:	681a      	ldr	r2, [r3, #0]
 8018c9a:	89fb      	ldrh	r3, [r7, #14]
 8018c9c:	1c59      	adds	r1, r3, #1
 8018c9e:	81f9      	strh	r1, [r7, #14]
 8018ca0:	4413      	add	r3, r2
 8018ca2:	781a      	ldrb	r2, [r3, #0]
 8018ca4:	687b      	ldr	r3, [r7, #4]
 8018ca6:	715a      	strb	r2, [r3, #5]

    macMsg->FHDR.DevAddr = macMsg->Buffer[bufItr++];
 8018ca8:	687b      	ldr	r3, [r7, #4]
 8018caa:	681a      	ldr	r2, [r3, #0]
 8018cac:	89fb      	ldrh	r3, [r7, #14]
 8018cae:	1c59      	adds	r1, r3, #1
 8018cb0:	81f9      	strh	r1, [r7, #14]
 8018cb2:	4413      	add	r3, r2
 8018cb4:	781b      	ldrb	r3, [r3, #0]
 8018cb6:	461a      	mov	r2, r3
 8018cb8:	687b      	ldr	r3, [r7, #4]
 8018cba:	609a      	str	r2, [r3, #8]
    macMsg->FHDR.DevAddr |= ( ( uint32_t ) macMsg->Buffer[bufItr++] << 8 );
 8018cbc:	687b      	ldr	r3, [r7, #4]
 8018cbe:	681a      	ldr	r2, [r3, #0]
 8018cc0:	89fb      	ldrh	r3, [r7, #14]
 8018cc2:	1c59      	adds	r1, r3, #1
 8018cc4:	81f9      	strh	r1, [r7, #14]
 8018cc6:	4413      	add	r3, r2
 8018cc8:	781b      	ldrb	r3, [r3, #0]
 8018cca:	021a      	lsls	r2, r3, #8
 8018ccc:	687b      	ldr	r3, [r7, #4]
 8018cce:	689b      	ldr	r3, [r3, #8]
 8018cd0:	431a      	orrs	r2, r3
 8018cd2:	687b      	ldr	r3, [r7, #4]
 8018cd4:	609a      	str	r2, [r3, #8]
    macMsg->FHDR.DevAddr |= ( ( uint32_t ) macMsg->Buffer[bufItr++] << 16 );
 8018cd6:	687b      	ldr	r3, [r7, #4]
 8018cd8:	681a      	ldr	r2, [r3, #0]
 8018cda:	89fb      	ldrh	r3, [r7, #14]
 8018cdc:	1c59      	adds	r1, r3, #1
 8018cde:	81f9      	strh	r1, [r7, #14]
 8018ce0:	4413      	add	r3, r2
 8018ce2:	781b      	ldrb	r3, [r3, #0]
 8018ce4:	041a      	lsls	r2, r3, #16
 8018ce6:	687b      	ldr	r3, [r7, #4]
 8018ce8:	689b      	ldr	r3, [r3, #8]
 8018cea:	431a      	orrs	r2, r3
 8018cec:	687b      	ldr	r3, [r7, #4]
 8018cee:	609a      	str	r2, [r3, #8]
    macMsg->FHDR.DevAddr |= ( ( uint32_t ) macMsg->Buffer[bufItr++] << 24 );
 8018cf0:	687b      	ldr	r3, [r7, #4]
 8018cf2:	681a      	ldr	r2, [r3, #0]
 8018cf4:	89fb      	ldrh	r3, [r7, #14]
 8018cf6:	1c59      	adds	r1, r3, #1
 8018cf8:	81f9      	strh	r1, [r7, #14]
 8018cfa:	4413      	add	r3, r2
 8018cfc:	781b      	ldrb	r3, [r3, #0]
 8018cfe:	061a      	lsls	r2, r3, #24
 8018d00:	687b      	ldr	r3, [r7, #4]
 8018d02:	689b      	ldr	r3, [r3, #8]
 8018d04:	431a      	orrs	r2, r3
 8018d06:	687b      	ldr	r3, [r7, #4]
 8018d08:	609a      	str	r2, [r3, #8]

    macMsg->FHDR.FCtrl.Value = macMsg->Buffer[bufItr++];
 8018d0a:	687b      	ldr	r3, [r7, #4]
 8018d0c:	681a      	ldr	r2, [r3, #0]
 8018d0e:	89fb      	ldrh	r3, [r7, #14]
 8018d10:	1c59      	adds	r1, r3, #1
 8018d12:	81f9      	strh	r1, [r7, #14]
 8018d14:	4413      	add	r3, r2
 8018d16:	781a      	ldrb	r2, [r3, #0]
 8018d18:	687b      	ldr	r3, [r7, #4]
 8018d1a:	731a      	strb	r2, [r3, #12]

    macMsg->FHDR.FCnt = macMsg->Buffer[bufItr++];
 8018d1c:	687b      	ldr	r3, [r7, #4]
 8018d1e:	681a      	ldr	r2, [r3, #0]
 8018d20:	89fb      	ldrh	r3, [r7, #14]
 8018d22:	1c59      	adds	r1, r3, #1
 8018d24:	81f9      	strh	r1, [r7, #14]
 8018d26:	4413      	add	r3, r2
 8018d28:	781b      	ldrb	r3, [r3, #0]
 8018d2a:	b29a      	uxth	r2, r3
 8018d2c:	687b      	ldr	r3, [r7, #4]
 8018d2e:	81da      	strh	r2, [r3, #14]
    macMsg->FHDR.FCnt |= macMsg->Buffer[bufItr++] << 8;
 8018d30:	687b      	ldr	r3, [r7, #4]
 8018d32:	681a      	ldr	r2, [r3, #0]
 8018d34:	89fb      	ldrh	r3, [r7, #14]
 8018d36:	1c59      	adds	r1, r3, #1
 8018d38:	81f9      	strh	r1, [r7, #14]
 8018d3a:	4413      	add	r3, r2
 8018d3c:	781b      	ldrb	r3, [r3, #0]
 8018d3e:	0219      	lsls	r1, r3, #8
 8018d40:	687b      	ldr	r3, [r7, #4]
 8018d42:	89db      	ldrh	r3, [r3, #14]
 8018d44:	b21a      	sxth	r2, r3
 8018d46:	b20b      	sxth	r3, r1
 8018d48:	4313      	orrs	r3, r2
 8018d4a:	b21b      	sxth	r3, r3
 8018d4c:	b29a      	uxth	r2, r3
 8018d4e:	687b      	ldr	r3, [r7, #4]
 8018d50:	81da      	strh	r2, [r3, #14]

    memcpy1( macMsg->FHDR.FOpts, &macMsg->Buffer[bufItr], macMsg->FHDR.FCtrl.Bits.FOptsLen );
 8018d52:	687b      	ldr	r3, [r7, #4]
 8018d54:	f103 0010 	add.w	r0, r3, #16
 8018d58:	687b      	ldr	r3, [r7, #4]
 8018d5a:	681a      	ldr	r2, [r3, #0]
 8018d5c:	89fb      	ldrh	r3, [r7, #14]
 8018d5e:	18d1      	adds	r1, r2, r3
 8018d60:	687b      	ldr	r3, [r7, #4]
 8018d62:	7b1b      	ldrb	r3, [r3, #12]
 8018d64:	f3c3 0303 	ubfx	r3, r3, #0, #4
 8018d68:	b2db      	uxtb	r3, r3
 8018d6a:	b29b      	uxth	r3, r3
 8018d6c:	461a      	mov	r2, r3
 8018d6e:	f002 fdb8 	bl	801b8e2 <memcpy1>
    bufItr = bufItr + macMsg->FHDR.FCtrl.Bits.FOptsLen;
 8018d72:	687b      	ldr	r3, [r7, #4]
 8018d74:	7b1b      	ldrb	r3, [r3, #12]
 8018d76:	f3c3 0303 	ubfx	r3, r3, #0, #4
 8018d7a:	b2db      	uxtb	r3, r3
 8018d7c:	b29a      	uxth	r2, r3
 8018d7e:	89fb      	ldrh	r3, [r7, #14]
 8018d80:	4413      	add	r3, r2
 8018d82:	81fb      	strh	r3, [r7, #14]

    // Initialize anyway with zero.
    macMsg->FPort = 0;
 8018d84:	687b      	ldr	r3, [r7, #4]
 8018d86:	2200      	movs	r2, #0
 8018d88:	f883 2020 	strb.w	r2, [r3, #32]
    macMsg->FRMPayloadSize = 0;
 8018d8c:	687b      	ldr	r3, [r7, #4]
 8018d8e:	2200      	movs	r2, #0
 8018d90:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28

    if( ( macMsg->BufSize - bufItr - LORAMAC_MIC_FIELD_SIZE ) > 0 )
 8018d94:	687b      	ldr	r3, [r7, #4]
 8018d96:	791b      	ldrb	r3, [r3, #4]
 8018d98:	461a      	mov	r2, r3
 8018d9a:	89fb      	ldrh	r3, [r7, #14]
 8018d9c:	1ad3      	subs	r3, r2, r3
 8018d9e:	2b04      	cmp	r3, #4
 8018da0:	dd28      	ble.n	8018df4 <LoRaMacParserData+0x17c>
    {
        macMsg->FPort = macMsg->Buffer[bufItr++];
 8018da2:	687b      	ldr	r3, [r7, #4]
 8018da4:	681a      	ldr	r2, [r3, #0]
 8018da6:	89fb      	ldrh	r3, [r7, #14]
 8018da8:	1c59      	adds	r1, r3, #1
 8018daa:	81f9      	strh	r1, [r7, #14]
 8018dac:	4413      	add	r3, r2
 8018dae:	781a      	ldrb	r2, [r3, #0]
 8018db0:	687b      	ldr	r3, [r7, #4]
 8018db2:	f883 2020 	strb.w	r2, [r3, #32]

        macMsg->FRMPayloadSize = ( macMsg->BufSize - bufItr - LORAMAC_MIC_FIELD_SIZE );
 8018db6:	687b      	ldr	r3, [r7, #4]
 8018db8:	791a      	ldrb	r2, [r3, #4]
 8018dba:	89fb      	ldrh	r3, [r7, #14]
 8018dbc:	b2db      	uxtb	r3, r3
 8018dbe:	1ad3      	subs	r3, r2, r3
 8018dc0:	b2db      	uxtb	r3, r3
 8018dc2:	3b04      	subs	r3, #4
 8018dc4:	b2da      	uxtb	r2, r3
 8018dc6:	687b      	ldr	r3, [r7, #4]
 8018dc8:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
        memcpy1( macMsg->FRMPayload, &macMsg->Buffer[bufItr], macMsg->FRMPayloadSize );
 8018dcc:	687b      	ldr	r3, [r7, #4]
 8018dce:	6a58      	ldr	r0, [r3, #36]	; 0x24
 8018dd0:	687b      	ldr	r3, [r7, #4]
 8018dd2:	681a      	ldr	r2, [r3, #0]
 8018dd4:	89fb      	ldrh	r3, [r7, #14]
 8018dd6:	18d1      	adds	r1, r2, r3
 8018dd8:	687b      	ldr	r3, [r7, #4]
 8018dda:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8018dde:	b29b      	uxth	r3, r3
 8018de0:	461a      	mov	r2, r3
 8018de2:	f002 fd7e 	bl	801b8e2 <memcpy1>
        bufItr = bufItr + macMsg->FRMPayloadSize;
 8018de6:	687b      	ldr	r3, [r7, #4]
 8018de8:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8018dec:	b29a      	uxth	r2, r3
 8018dee:	89fb      	ldrh	r3, [r7, #14]
 8018df0:	4413      	add	r3, r2
 8018df2:	81fb      	strh	r3, [r7, #14]
    }

    macMsg->MIC = ( uint32_t ) macMsg->Buffer[( macMsg->BufSize - LORAMAC_MIC_FIELD_SIZE )];
 8018df4:	687b      	ldr	r3, [r7, #4]
 8018df6:	681a      	ldr	r2, [r3, #0]
 8018df8:	687b      	ldr	r3, [r7, #4]
 8018dfa:	791b      	ldrb	r3, [r3, #4]
 8018dfc:	3b04      	subs	r3, #4
 8018dfe:	4413      	add	r3, r2
 8018e00:	781b      	ldrb	r3, [r3, #0]
 8018e02:	461a      	mov	r2, r3
 8018e04:	687b      	ldr	r3, [r7, #4]
 8018e06:	62da      	str	r2, [r3, #44]	; 0x2c
    macMsg->MIC |= ( ( uint32_t ) macMsg->Buffer[( macMsg->BufSize - LORAMAC_MIC_FIELD_SIZE ) + 1] << 8 );
 8018e08:	687b      	ldr	r3, [r7, #4]
 8018e0a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8018e0c:	687b      	ldr	r3, [r7, #4]
 8018e0e:	6819      	ldr	r1, [r3, #0]
 8018e10:	687b      	ldr	r3, [r7, #4]
 8018e12:	791b      	ldrb	r3, [r3, #4]
 8018e14:	3b03      	subs	r3, #3
 8018e16:	440b      	add	r3, r1
 8018e18:	781b      	ldrb	r3, [r3, #0]
 8018e1a:	021b      	lsls	r3, r3, #8
 8018e1c:	431a      	orrs	r2, r3
 8018e1e:	687b      	ldr	r3, [r7, #4]
 8018e20:	62da      	str	r2, [r3, #44]	; 0x2c
    macMsg->MIC |= ( ( uint32_t ) macMsg->Buffer[( macMsg->BufSize - LORAMAC_MIC_FIELD_SIZE ) + 2] << 16 );
 8018e22:	687b      	ldr	r3, [r7, #4]
 8018e24:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8018e26:	687b      	ldr	r3, [r7, #4]
 8018e28:	6819      	ldr	r1, [r3, #0]
 8018e2a:	687b      	ldr	r3, [r7, #4]
 8018e2c:	791b      	ldrb	r3, [r3, #4]
 8018e2e:	3b02      	subs	r3, #2
 8018e30:	440b      	add	r3, r1
 8018e32:	781b      	ldrb	r3, [r3, #0]
 8018e34:	041b      	lsls	r3, r3, #16
 8018e36:	431a      	orrs	r2, r3
 8018e38:	687b      	ldr	r3, [r7, #4]
 8018e3a:	62da      	str	r2, [r3, #44]	; 0x2c
    macMsg->MIC |= ( ( uint32_t ) macMsg->Buffer[( macMsg->BufSize - LORAMAC_MIC_FIELD_SIZE ) + 3] << 24 );
 8018e3c:	687b      	ldr	r3, [r7, #4]
 8018e3e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8018e40:	687b      	ldr	r3, [r7, #4]
 8018e42:	6819      	ldr	r1, [r3, #0]
 8018e44:	687b      	ldr	r3, [r7, #4]
 8018e46:	791b      	ldrb	r3, [r3, #4]
 8018e48:	3b01      	subs	r3, #1
 8018e4a:	440b      	add	r3, r1
 8018e4c:	781b      	ldrb	r3, [r3, #0]
 8018e4e:	061b      	lsls	r3, r3, #24
 8018e50:	431a      	orrs	r2, r3
 8018e52:	687b      	ldr	r3, [r7, #4]
 8018e54:	62da      	str	r2, [r3, #44]	; 0x2c

    return LORAMAC_PARSER_SUCCESS;
 8018e56:	2300      	movs	r3, #0
}
 8018e58:	4618      	mov	r0, r3
 8018e5a:	3710      	adds	r7, #16
 8018e5c:	46bd      	mov	sp, r7
 8018e5e:	bd80      	pop	{r7, pc}

08018e60 <LoRaMacSerializerJoinRequest>:
 */
#include "LoRaMacSerializer.h"
#include "utilities.h"

LoRaMacSerializerStatus_t LoRaMacSerializerJoinRequest( LoRaMacMessageJoinRequest_t* macMsg )
{
 8018e60:	b580      	push	{r7, lr}
 8018e62:	b084      	sub	sp, #16
 8018e64:	af00      	add	r7, sp, #0
 8018e66:	6078      	str	r0, [r7, #4]
    if( ( macMsg == 0 ) || ( macMsg->Buffer == 0 ) )
 8018e68:	687b      	ldr	r3, [r7, #4]
 8018e6a:	2b00      	cmp	r3, #0
 8018e6c:	d003      	beq.n	8018e76 <LoRaMacSerializerJoinRequest+0x16>
 8018e6e:	687b      	ldr	r3, [r7, #4]
 8018e70:	681b      	ldr	r3, [r3, #0]
 8018e72:	2b00      	cmp	r3, #0
 8018e74:	d101      	bne.n	8018e7a <LoRaMacSerializerJoinRequest+0x1a>
    {
        return LORAMAC_SERIALIZER_ERROR_NPE;
 8018e76:	2301      	movs	r3, #1
 8018e78:	e070      	b.n	8018f5c <LoRaMacSerializerJoinRequest+0xfc>
    }

    uint16_t bufItr = 0;
 8018e7a:	2300      	movs	r3, #0
 8018e7c:	81fb      	strh	r3, [r7, #14]

    // Check macMsg->BufSize
    if( macMsg->BufSize < LORAMAC_JOIN_REQ_MSG_SIZE )
 8018e7e:	687b      	ldr	r3, [r7, #4]
 8018e80:	791b      	ldrb	r3, [r3, #4]
 8018e82:	2b16      	cmp	r3, #22
 8018e84:	d801      	bhi.n	8018e8a <LoRaMacSerializerJoinRequest+0x2a>
    {
        return LORAMAC_SERIALIZER_ERROR_BUF_SIZE;
 8018e86:	2302      	movs	r3, #2
 8018e88:	e068      	b.n	8018f5c <LoRaMacSerializerJoinRequest+0xfc>
    }

    macMsg->Buffer[bufItr++] = macMsg->MHDR.Value;
 8018e8a:	687b      	ldr	r3, [r7, #4]
 8018e8c:	681a      	ldr	r2, [r3, #0]
 8018e8e:	89fb      	ldrh	r3, [r7, #14]
 8018e90:	1c59      	adds	r1, r3, #1
 8018e92:	81f9      	strh	r1, [r7, #14]
 8018e94:	4413      	add	r3, r2
 8018e96:	687a      	ldr	r2, [r7, #4]
 8018e98:	7952      	ldrb	r2, [r2, #5]
 8018e9a:	701a      	strb	r2, [r3, #0]

    memcpyr( &macMsg->Buffer[bufItr], macMsg->JoinEUI, LORAMAC_JOIN_EUI_FIELD_SIZE );
 8018e9c:	687b      	ldr	r3, [r7, #4]
 8018e9e:	681a      	ldr	r2, [r3, #0]
 8018ea0:	89fb      	ldrh	r3, [r7, #14]
 8018ea2:	18d0      	adds	r0, r2, r3
 8018ea4:	687b      	ldr	r3, [r7, #4]
 8018ea6:	3306      	adds	r3, #6
 8018ea8:	2208      	movs	r2, #8
 8018eaa:	4619      	mov	r1, r3
 8018eac:	f002 fd34 	bl	801b918 <memcpyr>
    bufItr += LORAMAC_JOIN_EUI_FIELD_SIZE;
 8018eb0:	89fb      	ldrh	r3, [r7, #14]
 8018eb2:	3308      	adds	r3, #8
 8018eb4:	81fb      	strh	r3, [r7, #14]

    memcpyr( &macMsg->Buffer[bufItr], macMsg->DevEUI, LORAMAC_DEV_EUI_FIELD_SIZE );
 8018eb6:	687b      	ldr	r3, [r7, #4]
 8018eb8:	681a      	ldr	r2, [r3, #0]
 8018eba:	89fb      	ldrh	r3, [r7, #14]
 8018ebc:	18d0      	adds	r0, r2, r3
 8018ebe:	687b      	ldr	r3, [r7, #4]
 8018ec0:	330e      	adds	r3, #14
 8018ec2:	2208      	movs	r2, #8
 8018ec4:	4619      	mov	r1, r3
 8018ec6:	f002 fd27 	bl	801b918 <memcpyr>
    bufItr += LORAMAC_DEV_EUI_FIELD_SIZE;
 8018eca:	89fb      	ldrh	r3, [r7, #14]
 8018ecc:	3308      	adds	r3, #8
 8018ece:	81fb      	strh	r3, [r7, #14]

    macMsg->Buffer[bufItr++] = macMsg->DevNonce & 0xFF;
 8018ed0:	687b      	ldr	r3, [r7, #4]
 8018ed2:	8ad9      	ldrh	r1, [r3, #22]
 8018ed4:	687b      	ldr	r3, [r7, #4]
 8018ed6:	681a      	ldr	r2, [r3, #0]
 8018ed8:	89fb      	ldrh	r3, [r7, #14]
 8018eda:	1c58      	adds	r0, r3, #1
 8018edc:	81f8      	strh	r0, [r7, #14]
 8018ede:	4413      	add	r3, r2
 8018ee0:	b2ca      	uxtb	r2, r1
 8018ee2:	701a      	strb	r2, [r3, #0]
    macMsg->Buffer[bufItr++] = ( macMsg->DevNonce >> 8 ) & 0xFF;
 8018ee4:	687b      	ldr	r3, [r7, #4]
 8018ee6:	8adb      	ldrh	r3, [r3, #22]
 8018ee8:	0a1b      	lsrs	r3, r3, #8
 8018eea:	b299      	uxth	r1, r3
 8018eec:	687b      	ldr	r3, [r7, #4]
 8018eee:	681a      	ldr	r2, [r3, #0]
 8018ef0:	89fb      	ldrh	r3, [r7, #14]
 8018ef2:	1c58      	adds	r0, r3, #1
 8018ef4:	81f8      	strh	r0, [r7, #14]
 8018ef6:	4413      	add	r3, r2
 8018ef8:	b2ca      	uxtb	r2, r1
 8018efa:	701a      	strb	r2, [r3, #0]

    macMsg->Buffer[bufItr++] = macMsg->MIC & 0xFF;
 8018efc:	687b      	ldr	r3, [r7, #4]
 8018efe:	6999      	ldr	r1, [r3, #24]
 8018f00:	687b      	ldr	r3, [r7, #4]
 8018f02:	681a      	ldr	r2, [r3, #0]
 8018f04:	89fb      	ldrh	r3, [r7, #14]
 8018f06:	1c58      	adds	r0, r3, #1
 8018f08:	81f8      	strh	r0, [r7, #14]
 8018f0a:	4413      	add	r3, r2
 8018f0c:	b2ca      	uxtb	r2, r1
 8018f0e:	701a      	strb	r2, [r3, #0]
    macMsg->Buffer[bufItr++] = ( macMsg->MIC >> 8 ) & 0xFF;
 8018f10:	687b      	ldr	r3, [r7, #4]
 8018f12:	699b      	ldr	r3, [r3, #24]
 8018f14:	0a19      	lsrs	r1, r3, #8
 8018f16:	687b      	ldr	r3, [r7, #4]
 8018f18:	681a      	ldr	r2, [r3, #0]
 8018f1a:	89fb      	ldrh	r3, [r7, #14]
 8018f1c:	1c58      	adds	r0, r3, #1
 8018f1e:	81f8      	strh	r0, [r7, #14]
 8018f20:	4413      	add	r3, r2
 8018f22:	b2ca      	uxtb	r2, r1
 8018f24:	701a      	strb	r2, [r3, #0]
    macMsg->Buffer[bufItr++] = ( macMsg->MIC >> 16 ) & 0xFF;
 8018f26:	687b      	ldr	r3, [r7, #4]
 8018f28:	699b      	ldr	r3, [r3, #24]
 8018f2a:	0c19      	lsrs	r1, r3, #16
 8018f2c:	687b      	ldr	r3, [r7, #4]
 8018f2e:	681a      	ldr	r2, [r3, #0]
 8018f30:	89fb      	ldrh	r3, [r7, #14]
 8018f32:	1c58      	adds	r0, r3, #1
 8018f34:	81f8      	strh	r0, [r7, #14]
 8018f36:	4413      	add	r3, r2
 8018f38:	b2ca      	uxtb	r2, r1
 8018f3a:	701a      	strb	r2, [r3, #0]
    macMsg->Buffer[bufItr++] = ( macMsg->MIC >> 24 ) & 0xFF;
 8018f3c:	687b      	ldr	r3, [r7, #4]
 8018f3e:	699b      	ldr	r3, [r3, #24]
 8018f40:	0e19      	lsrs	r1, r3, #24
 8018f42:	687b      	ldr	r3, [r7, #4]
 8018f44:	681a      	ldr	r2, [r3, #0]
 8018f46:	89fb      	ldrh	r3, [r7, #14]
 8018f48:	1c58      	adds	r0, r3, #1
 8018f4a:	81f8      	strh	r0, [r7, #14]
 8018f4c:	4413      	add	r3, r2
 8018f4e:	b2ca      	uxtb	r2, r1
 8018f50:	701a      	strb	r2, [r3, #0]

    macMsg->BufSize = bufItr;
 8018f52:	89fb      	ldrh	r3, [r7, #14]
 8018f54:	b2da      	uxtb	r2, r3
 8018f56:	687b      	ldr	r3, [r7, #4]
 8018f58:	711a      	strb	r2, [r3, #4]

    return LORAMAC_SERIALIZER_SUCCESS;
 8018f5a:	2300      	movs	r3, #0
}
 8018f5c:	4618      	mov	r0, r3
 8018f5e:	3710      	adds	r7, #16
 8018f60:	46bd      	mov	sp, r7
 8018f62:	bd80      	pop	{r7, pc}

08018f64 <LoRaMacSerializerData>:

    return LORAMAC_SERIALIZER_SUCCESS;
}

LoRaMacSerializerStatus_t LoRaMacSerializerData( LoRaMacMessageData_t* macMsg )
{
 8018f64:	b580      	push	{r7, lr}
 8018f66:	b084      	sub	sp, #16
 8018f68:	af00      	add	r7, sp, #0
 8018f6a:	6078      	str	r0, [r7, #4]
    if( ( macMsg == 0 ) || ( macMsg->Buffer == 0 ) )
 8018f6c:	687b      	ldr	r3, [r7, #4]
 8018f6e:	2b00      	cmp	r3, #0
 8018f70:	d003      	beq.n	8018f7a <LoRaMacSerializerData+0x16>
 8018f72:	687b      	ldr	r3, [r7, #4]
 8018f74:	681b      	ldr	r3, [r3, #0]
 8018f76:	2b00      	cmp	r3, #0
 8018f78:	d101      	bne.n	8018f7e <LoRaMacSerializerData+0x1a>
    {
        return LORAMAC_SERIALIZER_ERROR_NPE;
 8018f7a:	2301      	movs	r3, #1
 8018f7c:	e0e5      	b.n	801914a <LoRaMacSerializerData+0x1e6>
    }

    uint16_t bufItr = 0;
 8018f7e:	2300      	movs	r3, #0
 8018f80:	81fb      	strh	r3, [r7, #14]

    // Check macMsg->BufSize
    uint16_t computedBufSize =   LORAMAC_MHDR_FIELD_SIZE
 8018f82:	2308      	movs	r3, #8
 8018f84:	81bb      	strh	r3, [r7, #12]
                               + LORAMAC_FHDR_DEV_ADDR_FIELD_SIZE
                               + LORAMAC_FHDR_F_CTRL_FIELD_SIZE
                               + LORAMAC_FHDR_F_CNT_FIELD_SIZE;

    computedBufSize += macMsg->FHDR.FCtrl.Bits.FOptsLen;
 8018f86:	687b      	ldr	r3, [r7, #4]
 8018f88:	7b1b      	ldrb	r3, [r3, #12]
 8018f8a:	f3c3 0303 	ubfx	r3, r3, #0, #4
 8018f8e:	b2db      	uxtb	r3, r3
 8018f90:	b29a      	uxth	r2, r3
 8018f92:	89bb      	ldrh	r3, [r7, #12]
 8018f94:	4413      	add	r3, r2
 8018f96:	81bb      	strh	r3, [r7, #12]

    if( macMsg->FRMPayloadSize > 0 )
 8018f98:	687b      	ldr	r3, [r7, #4]
 8018f9a:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8018f9e:	2b00      	cmp	r3, #0
 8018fa0:	d002      	beq.n	8018fa8 <LoRaMacSerializerData+0x44>
    {
        computedBufSize += LORAMAC_F_PORT_FIELD_SIZE;
 8018fa2:	89bb      	ldrh	r3, [r7, #12]
 8018fa4:	3301      	adds	r3, #1
 8018fa6:	81bb      	strh	r3, [r7, #12]
    }

    computedBufSize += macMsg->FRMPayloadSize;
 8018fa8:	687b      	ldr	r3, [r7, #4]
 8018faa:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8018fae:	b29a      	uxth	r2, r3
 8018fb0:	89bb      	ldrh	r3, [r7, #12]
 8018fb2:	4413      	add	r3, r2
 8018fb4:	81bb      	strh	r3, [r7, #12]
    computedBufSize += LORAMAC_MIC_FIELD_SIZE;
 8018fb6:	89bb      	ldrh	r3, [r7, #12]
 8018fb8:	3304      	adds	r3, #4
 8018fba:	81bb      	strh	r3, [r7, #12]

    if( macMsg->BufSize < computedBufSize )
 8018fbc:	687b      	ldr	r3, [r7, #4]
 8018fbe:	791b      	ldrb	r3, [r3, #4]
 8018fc0:	b29b      	uxth	r3, r3
 8018fc2:	89ba      	ldrh	r2, [r7, #12]
 8018fc4:	429a      	cmp	r2, r3
 8018fc6:	d901      	bls.n	8018fcc <LoRaMacSerializerData+0x68>
    {
        return LORAMAC_SERIALIZER_ERROR_BUF_SIZE;
 8018fc8:	2302      	movs	r3, #2
 8018fca:	e0be      	b.n	801914a <LoRaMacSerializerData+0x1e6>
    }

    macMsg->Buffer[bufItr++] = macMsg->MHDR.Value;
 8018fcc:	687b      	ldr	r3, [r7, #4]
 8018fce:	681a      	ldr	r2, [r3, #0]
 8018fd0:	89fb      	ldrh	r3, [r7, #14]
 8018fd2:	1c59      	adds	r1, r3, #1
 8018fd4:	81f9      	strh	r1, [r7, #14]
 8018fd6:	4413      	add	r3, r2
 8018fd8:	687a      	ldr	r2, [r7, #4]
 8018fda:	7952      	ldrb	r2, [r2, #5]
 8018fdc:	701a      	strb	r2, [r3, #0]

    macMsg->Buffer[bufItr++] = ( macMsg->FHDR.DevAddr ) & 0xFF;
 8018fde:	687b      	ldr	r3, [r7, #4]
 8018fe0:	6899      	ldr	r1, [r3, #8]
 8018fe2:	687b      	ldr	r3, [r7, #4]
 8018fe4:	681a      	ldr	r2, [r3, #0]
 8018fe6:	89fb      	ldrh	r3, [r7, #14]
 8018fe8:	1c58      	adds	r0, r3, #1
 8018fea:	81f8      	strh	r0, [r7, #14]
 8018fec:	4413      	add	r3, r2
 8018fee:	b2ca      	uxtb	r2, r1
 8018ff0:	701a      	strb	r2, [r3, #0]
    macMsg->Buffer[bufItr++] = ( macMsg->FHDR.DevAddr >> 8 ) & 0xFF;
 8018ff2:	687b      	ldr	r3, [r7, #4]
 8018ff4:	689b      	ldr	r3, [r3, #8]
 8018ff6:	0a19      	lsrs	r1, r3, #8
 8018ff8:	687b      	ldr	r3, [r7, #4]
 8018ffa:	681a      	ldr	r2, [r3, #0]
 8018ffc:	89fb      	ldrh	r3, [r7, #14]
 8018ffe:	1c58      	adds	r0, r3, #1
 8019000:	81f8      	strh	r0, [r7, #14]
 8019002:	4413      	add	r3, r2
 8019004:	b2ca      	uxtb	r2, r1
 8019006:	701a      	strb	r2, [r3, #0]
    macMsg->Buffer[bufItr++] = ( macMsg->FHDR.DevAddr >> 16 ) & 0xFF;
 8019008:	687b      	ldr	r3, [r7, #4]
 801900a:	689b      	ldr	r3, [r3, #8]
 801900c:	0c19      	lsrs	r1, r3, #16
 801900e:	687b      	ldr	r3, [r7, #4]
 8019010:	681a      	ldr	r2, [r3, #0]
 8019012:	89fb      	ldrh	r3, [r7, #14]
 8019014:	1c58      	adds	r0, r3, #1
 8019016:	81f8      	strh	r0, [r7, #14]
 8019018:	4413      	add	r3, r2
 801901a:	b2ca      	uxtb	r2, r1
 801901c:	701a      	strb	r2, [r3, #0]
    macMsg->Buffer[bufItr++] = ( macMsg->FHDR.DevAddr >> 24 ) & 0xFF;
 801901e:	687b      	ldr	r3, [r7, #4]
 8019020:	689b      	ldr	r3, [r3, #8]
 8019022:	0e19      	lsrs	r1, r3, #24
 8019024:	687b      	ldr	r3, [r7, #4]
 8019026:	681a      	ldr	r2, [r3, #0]
 8019028:	89fb      	ldrh	r3, [r7, #14]
 801902a:	1c58      	adds	r0, r3, #1
 801902c:	81f8      	strh	r0, [r7, #14]
 801902e:	4413      	add	r3, r2
 8019030:	b2ca      	uxtb	r2, r1
 8019032:	701a      	strb	r2, [r3, #0]

    macMsg->Buffer[bufItr++] = macMsg->FHDR.FCtrl.Value;
 8019034:	687b      	ldr	r3, [r7, #4]
 8019036:	681a      	ldr	r2, [r3, #0]
 8019038:	89fb      	ldrh	r3, [r7, #14]
 801903a:	1c59      	adds	r1, r3, #1
 801903c:	81f9      	strh	r1, [r7, #14]
 801903e:	4413      	add	r3, r2
 8019040:	687a      	ldr	r2, [r7, #4]
 8019042:	7b12      	ldrb	r2, [r2, #12]
 8019044:	701a      	strb	r2, [r3, #0]

    macMsg->Buffer[bufItr++] = macMsg->FHDR.FCnt & 0xFF;
 8019046:	687b      	ldr	r3, [r7, #4]
 8019048:	89d9      	ldrh	r1, [r3, #14]
 801904a:	687b      	ldr	r3, [r7, #4]
 801904c:	681a      	ldr	r2, [r3, #0]
 801904e:	89fb      	ldrh	r3, [r7, #14]
 8019050:	1c58      	adds	r0, r3, #1
 8019052:	81f8      	strh	r0, [r7, #14]
 8019054:	4413      	add	r3, r2
 8019056:	b2ca      	uxtb	r2, r1
 8019058:	701a      	strb	r2, [r3, #0]
    macMsg->Buffer[bufItr++] = ( macMsg->FHDR.FCnt >> 8 ) & 0xFF;
 801905a:	687b      	ldr	r3, [r7, #4]
 801905c:	89db      	ldrh	r3, [r3, #14]
 801905e:	0a1b      	lsrs	r3, r3, #8
 8019060:	b299      	uxth	r1, r3
 8019062:	687b      	ldr	r3, [r7, #4]
 8019064:	681a      	ldr	r2, [r3, #0]
 8019066:	89fb      	ldrh	r3, [r7, #14]
 8019068:	1c58      	adds	r0, r3, #1
 801906a:	81f8      	strh	r0, [r7, #14]
 801906c:	4413      	add	r3, r2
 801906e:	b2ca      	uxtb	r2, r1
 8019070:	701a      	strb	r2, [r3, #0]

    memcpy1( &macMsg->Buffer[bufItr], macMsg->FHDR.FOpts, macMsg->FHDR.FCtrl.Bits.FOptsLen );
 8019072:	687b      	ldr	r3, [r7, #4]
 8019074:	681a      	ldr	r2, [r3, #0]
 8019076:	89fb      	ldrh	r3, [r7, #14]
 8019078:	18d0      	adds	r0, r2, r3
 801907a:	687b      	ldr	r3, [r7, #4]
 801907c:	f103 0110 	add.w	r1, r3, #16
 8019080:	687b      	ldr	r3, [r7, #4]
 8019082:	7b1b      	ldrb	r3, [r3, #12]
 8019084:	f3c3 0303 	ubfx	r3, r3, #0, #4
 8019088:	b2db      	uxtb	r3, r3
 801908a:	b29b      	uxth	r3, r3
 801908c:	461a      	mov	r2, r3
 801908e:	f002 fc28 	bl	801b8e2 <memcpy1>
    bufItr = bufItr + macMsg->FHDR.FCtrl.Bits.FOptsLen;
 8019092:	687b      	ldr	r3, [r7, #4]
 8019094:	7b1b      	ldrb	r3, [r3, #12]
 8019096:	f3c3 0303 	ubfx	r3, r3, #0, #4
 801909a:	b2db      	uxtb	r3, r3
 801909c:	b29a      	uxth	r2, r3
 801909e:	89fb      	ldrh	r3, [r7, #14]
 80190a0:	4413      	add	r3, r2
 80190a2:	81fb      	strh	r3, [r7, #14]

    if( macMsg->FRMPayloadSize > 0 )
 80190a4:	687b      	ldr	r3, [r7, #4]
 80190a6:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80190aa:	2b00      	cmp	r3, #0
 80190ac:	d009      	beq.n	80190c2 <LoRaMacSerializerData+0x15e>
    {
        macMsg->Buffer[bufItr++] = macMsg->FPort;
 80190ae:	687b      	ldr	r3, [r7, #4]
 80190b0:	681a      	ldr	r2, [r3, #0]
 80190b2:	89fb      	ldrh	r3, [r7, #14]
 80190b4:	1c59      	adds	r1, r3, #1
 80190b6:	81f9      	strh	r1, [r7, #14]
 80190b8:	4413      	add	r3, r2
 80190ba:	687a      	ldr	r2, [r7, #4]
 80190bc:	f892 2020 	ldrb.w	r2, [r2, #32]
 80190c0:	701a      	strb	r2, [r3, #0]
    }

    memcpy1( &macMsg->Buffer[bufItr], macMsg->FRMPayload, macMsg->FRMPayloadSize );
 80190c2:	687b      	ldr	r3, [r7, #4]
 80190c4:	681a      	ldr	r2, [r3, #0]
 80190c6:	89fb      	ldrh	r3, [r7, #14]
 80190c8:	18d0      	adds	r0, r2, r3
 80190ca:	687b      	ldr	r3, [r7, #4]
 80190cc:	6a59      	ldr	r1, [r3, #36]	; 0x24
 80190ce:	687b      	ldr	r3, [r7, #4]
 80190d0:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80190d4:	b29b      	uxth	r3, r3
 80190d6:	461a      	mov	r2, r3
 80190d8:	f002 fc03 	bl	801b8e2 <memcpy1>
    bufItr = bufItr + macMsg->FRMPayloadSize;
 80190dc:	687b      	ldr	r3, [r7, #4]
 80190de:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80190e2:	b29a      	uxth	r2, r3
 80190e4:	89fb      	ldrh	r3, [r7, #14]
 80190e6:	4413      	add	r3, r2
 80190e8:	81fb      	strh	r3, [r7, #14]

    macMsg->Buffer[bufItr++] = macMsg->MIC & 0xFF;
 80190ea:	687b      	ldr	r3, [r7, #4]
 80190ec:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80190ee:	687b      	ldr	r3, [r7, #4]
 80190f0:	681a      	ldr	r2, [r3, #0]
 80190f2:	89fb      	ldrh	r3, [r7, #14]
 80190f4:	1c58      	adds	r0, r3, #1
 80190f6:	81f8      	strh	r0, [r7, #14]
 80190f8:	4413      	add	r3, r2
 80190fa:	b2ca      	uxtb	r2, r1
 80190fc:	701a      	strb	r2, [r3, #0]
    macMsg->Buffer[bufItr++] = ( macMsg->MIC >> 8 ) & 0xFF;
 80190fe:	687b      	ldr	r3, [r7, #4]
 8019100:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8019102:	0a19      	lsrs	r1, r3, #8
 8019104:	687b      	ldr	r3, [r7, #4]
 8019106:	681a      	ldr	r2, [r3, #0]
 8019108:	89fb      	ldrh	r3, [r7, #14]
 801910a:	1c58      	adds	r0, r3, #1
 801910c:	81f8      	strh	r0, [r7, #14]
 801910e:	4413      	add	r3, r2
 8019110:	b2ca      	uxtb	r2, r1
 8019112:	701a      	strb	r2, [r3, #0]
    macMsg->Buffer[bufItr++] = ( macMsg->MIC >> 16 ) & 0xFF;
 8019114:	687b      	ldr	r3, [r7, #4]
 8019116:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8019118:	0c19      	lsrs	r1, r3, #16
 801911a:	687b      	ldr	r3, [r7, #4]
 801911c:	681a      	ldr	r2, [r3, #0]
 801911e:	89fb      	ldrh	r3, [r7, #14]
 8019120:	1c58      	adds	r0, r3, #1
 8019122:	81f8      	strh	r0, [r7, #14]
 8019124:	4413      	add	r3, r2
 8019126:	b2ca      	uxtb	r2, r1
 8019128:	701a      	strb	r2, [r3, #0]
    macMsg->Buffer[bufItr++] = ( macMsg->MIC >> 24 ) & 0xFF;
 801912a:	687b      	ldr	r3, [r7, #4]
 801912c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801912e:	0e19      	lsrs	r1, r3, #24
 8019130:	687b      	ldr	r3, [r7, #4]
 8019132:	681a      	ldr	r2, [r3, #0]
 8019134:	89fb      	ldrh	r3, [r7, #14]
 8019136:	1c58      	adds	r0, r3, #1
 8019138:	81f8      	strh	r0, [r7, #14]
 801913a:	4413      	add	r3, r2
 801913c:	b2ca      	uxtb	r2, r1
 801913e:	701a      	strb	r2, [r3, #0]

    macMsg->BufSize = bufItr;
 8019140:	89fb      	ldrh	r3, [r7, #14]
 8019142:	b2da      	uxtb	r2, r3
 8019144:	687b      	ldr	r3, [r7, #4]
 8019146:	711a      	strb	r2, [r3, #4]

    return LORAMAC_SERIALIZER_SUCCESS;
 8019148:	2300      	movs	r3, #0
}
 801914a:	4618      	mov	r0, r3
 801914c:	3710      	adds	r7, #16
 801914e:	46bd      	mov	sp, r7
 8019150:	bd80      	pop	{r7, pc}

08019152 <RegionIsActive>:
#define RU864_APPLY_DR_OFFSET( )
#define RU864_RX_BEACON_SETUP( )
#endif

bool RegionIsActive( LoRaMacRegion_t region )
{
 8019152:	b480      	push	{r7}
 8019154:	b083      	sub	sp, #12
 8019156:	af00      	add	r7, sp, #0
 8019158:	4603      	mov	r3, r0
 801915a:	71fb      	strb	r3, [r7, #7]
    switch( region )
 801915c:	79fb      	ldrb	r3, [r7, #7]
 801915e:	2b08      	cmp	r3, #8
 8019160:	d101      	bne.n	8019166 <RegionIsActive+0x14>
        CN779_IS_ACTIVE( );
        EU433_IS_ACTIVE( );
        EU868_IS_ACTIVE( );
        KR920_IS_ACTIVE( );
        IN865_IS_ACTIVE( );
        US915_IS_ACTIVE( );
 8019162:	2301      	movs	r3, #1
 8019164:	e000      	b.n	8019168 <RegionIsActive+0x16>
        RU864_IS_ACTIVE( );
        default:
        {
            return false;
 8019166:	2300      	movs	r3, #0
        }
    }
}
 8019168:	4618      	mov	r0, r3
 801916a:	370c      	adds	r7, #12
 801916c:	46bd      	mov	sp, r7
 801916e:	bc80      	pop	{r7}
 8019170:	4770      	bx	lr

08019172 <RegionGetPhyParam>:

PhyParam_t RegionGetPhyParam( LoRaMacRegion_t region, GetPhyParams_t* getPhy )
{
 8019172:	b580      	push	{r7, lr}
 8019174:	b084      	sub	sp, #16
 8019176:	af00      	add	r7, sp, #0
 8019178:	4603      	mov	r3, r0
 801917a:	6039      	str	r1, [r7, #0]
 801917c:	71fb      	strb	r3, [r7, #7]
    PhyParam_t phyParam = { 0 };
 801917e:	2300      	movs	r3, #0
 8019180:	60bb      	str	r3, [r7, #8]
    switch( region )
 8019182:	79fb      	ldrb	r3, [r7, #7]
 8019184:	2b08      	cmp	r3, #8
 8019186:	d105      	bne.n	8019194 <RegionGetPhyParam+0x22>
        CN779_GET_PHY_PARAM( );
        EU433_GET_PHY_PARAM( );
        EU868_GET_PHY_PARAM( );
        KR920_GET_PHY_PARAM( );
        IN865_GET_PHY_PARAM( );
        US915_GET_PHY_PARAM( );
 8019188:	6838      	ldr	r0, [r7, #0]
 801918a:	f001 fa11 	bl	801a5b0 <RegionUS915GetPhyParam>
 801918e:	4603      	mov	r3, r0
 8019190:	60fb      	str	r3, [r7, #12]
 8019192:	e001      	b.n	8019198 <RegionGetPhyParam+0x26>
        RU864_GET_PHY_PARAM( );
        default:
        {
            return phyParam;
 8019194:	68bb      	ldr	r3, [r7, #8]
 8019196:	60fb      	str	r3, [r7, #12]
        }
    }
}
 8019198:	68fb      	ldr	r3, [r7, #12]
 801919a:	4618      	mov	r0, r3
 801919c:	3710      	adds	r7, #16
 801919e:	46bd      	mov	sp, r7
 80191a0:	bd80      	pop	{r7, pc}

080191a2 <RegionSetBandTxDone>:

void RegionSetBandTxDone( LoRaMacRegion_t region, SetBandTxDoneParams_t* txDone )
{
 80191a2:	b580      	push	{r7, lr}
 80191a4:	b082      	sub	sp, #8
 80191a6:	af00      	add	r7, sp, #0
 80191a8:	4603      	mov	r3, r0
 80191aa:	6039      	str	r1, [r7, #0]
 80191ac:	71fb      	strb	r3, [r7, #7]
    switch( region )
 80191ae:	79fb      	ldrb	r3, [r7, #7]
 80191b0:	2b08      	cmp	r3, #8
 80191b2:	d103      	bne.n	80191bc <RegionSetBandTxDone+0x1a>
        CN779_SET_BAND_TX_DONE( );
        EU433_SET_BAND_TX_DONE( );
        EU868_SET_BAND_TX_DONE( );
        KR920_SET_BAND_TX_DONE( );
        IN865_SET_BAND_TX_DONE( );
        US915_SET_BAND_TX_DONE( );
 80191b4:	6838      	ldr	r0, [r7, #0]
 80191b6:	f001 fb57 	bl	801a868 <RegionUS915SetBandTxDone>
 80191ba:	e000      	b.n	80191be <RegionSetBandTxDone+0x1c>
        RU864_SET_BAND_TX_DONE( );
        default:
        {
            return;
 80191bc:	bf00      	nop
        }
    }
}
 80191be:	3708      	adds	r7, #8
 80191c0:	46bd      	mov	sp, r7
 80191c2:	bd80      	pop	{r7, pc}

080191c4 <RegionInitDefaults>:

void RegionInitDefaults( LoRaMacRegion_t region, InitDefaultsParams_t* params )
{
 80191c4:	b580      	push	{r7, lr}
 80191c6:	b082      	sub	sp, #8
 80191c8:	af00      	add	r7, sp, #0
 80191ca:	4603      	mov	r3, r0
 80191cc:	6039      	str	r1, [r7, #0]
 80191ce:	71fb      	strb	r3, [r7, #7]
    switch( region )
 80191d0:	79fb      	ldrb	r3, [r7, #7]
 80191d2:	2b08      	cmp	r3, #8
 80191d4:	d103      	bne.n	80191de <RegionInitDefaults+0x1a>
        CN779_INIT_DEFAULTS( );
        EU433_INIT_DEFAULTS( );
        EU868_INIT_DEFAULTS( );
        KR920_INIT_DEFAULTS( );
        IN865_INIT_DEFAULTS( );
        US915_INIT_DEFAULTS( );
 80191d6:	6838      	ldr	r0, [r7, #0]
 80191d8:	f001 fb72 	bl	801a8c0 <RegionUS915InitDefaults>
 80191dc:	e000      	b.n	80191e0 <RegionInitDefaults+0x1c>
        RU864_INIT_DEFAULTS( );
        default:
        {
            break;
 80191de:	bf00      	nop
        }
    }
}
 80191e0:	bf00      	nop
 80191e2:	3708      	adds	r7, #8
 80191e4:	46bd      	mov	sp, r7
 80191e6:	bd80      	pop	{r7, pc}

080191e8 <RegionVerify>:

bool RegionVerify( LoRaMacRegion_t region, VerifyParams_t* verify, PhyAttribute_t phyAttribute )
{
 80191e8:	b580      	push	{r7, lr}
 80191ea:	b082      	sub	sp, #8
 80191ec:	af00      	add	r7, sp, #0
 80191ee:	4603      	mov	r3, r0
 80191f0:	6039      	str	r1, [r7, #0]
 80191f2:	71fb      	strb	r3, [r7, #7]
 80191f4:	4613      	mov	r3, r2
 80191f6:	71bb      	strb	r3, [r7, #6]
    switch( region )
 80191f8:	79fb      	ldrb	r3, [r7, #7]
 80191fa:	2b08      	cmp	r3, #8
 80191fc:	d106      	bne.n	801920c <RegionVerify+0x24>
        CN779_VERIFY( );
        EU433_VERIFY( );
        EU868_VERIFY( );
        KR920_VERIFY( );
        IN865_VERIFY( );
        US915_VERIFY( );
 80191fe:	79bb      	ldrb	r3, [r7, #6]
 8019200:	4619      	mov	r1, r3
 8019202:	6838      	ldr	r0, [r7, #0]
 8019204:	f001 fc8e 	bl	801ab24 <RegionUS915Verify>
 8019208:	4603      	mov	r3, r0
 801920a:	e000      	b.n	801920e <RegionVerify+0x26>
        RU864_VERIFY( );
        default:
        {
            return false;
 801920c:	2300      	movs	r3, #0
        }
    }
}
 801920e:	4618      	mov	r0, r3
 8019210:	3708      	adds	r7, #8
 8019212:	46bd      	mov	sp, r7
 8019214:	bd80      	pop	{r7, pc}

08019216 <RegionApplyCFList>:

void RegionApplyCFList( LoRaMacRegion_t region, ApplyCFListParams_t* applyCFList )
{
 8019216:	b580      	push	{r7, lr}
 8019218:	b082      	sub	sp, #8
 801921a:	af00      	add	r7, sp, #0
 801921c:	4603      	mov	r3, r0
 801921e:	6039      	str	r1, [r7, #0]
 8019220:	71fb      	strb	r3, [r7, #7]
    switch( region )
 8019222:	79fb      	ldrb	r3, [r7, #7]
 8019224:	2b08      	cmp	r3, #8
 8019226:	d103      	bne.n	8019230 <RegionApplyCFList+0x1a>
        CN779_APPLY_CF_LIST( );
        EU433_APPLY_CF_LIST( );
        EU868_APPLY_CF_LIST( );
        KR920_APPLY_CF_LIST( );
        IN865_APPLY_CF_LIST( );
        US915_APPLY_CF_LIST( );
 8019228:	6838      	ldr	r0, [r7, #0]
 801922a:	f001 fcf1 	bl	801ac10 <RegionUS915ApplyCFList>
 801922e:	e000      	b.n	8019232 <RegionApplyCFList+0x1c>
        RU864_APPLY_CF_LIST( );
        default:
        {
            break;
 8019230:	bf00      	nop
        }
    }
}
 8019232:	bf00      	nop
 8019234:	3708      	adds	r7, #8
 8019236:	46bd      	mov	sp, r7
 8019238:	bd80      	pop	{r7, pc}

0801923a <RegionChanMaskSet>:

bool RegionChanMaskSet( LoRaMacRegion_t region, ChanMaskSetParams_t* chanMaskSet )
{
 801923a:	b580      	push	{r7, lr}
 801923c:	b082      	sub	sp, #8
 801923e:	af00      	add	r7, sp, #0
 8019240:	4603      	mov	r3, r0
 8019242:	6039      	str	r1, [r7, #0]
 8019244:	71fb      	strb	r3, [r7, #7]
    switch( region )
 8019246:	79fb      	ldrb	r3, [r7, #7]
 8019248:	2b08      	cmp	r3, #8
 801924a:	d104      	bne.n	8019256 <RegionChanMaskSet+0x1c>
        CN779_CHAN_MASK_SET( );
        EU433_CHAN_MASK_SET( );
        EU868_CHAN_MASK_SET( );
        KR920_CHAN_MASK_SET( );
        IN865_CHAN_MASK_SET( );
        US915_CHAN_MASK_SET( );
 801924c:	6838      	ldr	r0, [r7, #0]
 801924e:	f001 fd53 	bl	801acf8 <RegionUS915ChanMaskSet>
 8019252:	4603      	mov	r3, r0
 8019254:	e000      	b.n	8019258 <RegionChanMaskSet+0x1e>
        RU864_CHAN_MASK_SET( );
        default:
        {
            return false;
 8019256:	2300      	movs	r3, #0
        }
    }
}
 8019258:	4618      	mov	r0, r3
 801925a:	3708      	adds	r7, #8
 801925c:	46bd      	mov	sp, r7
 801925e:	bd80      	pop	{r7, pc}

08019260 <RegionComputeRxWindowParameters>:

void RegionComputeRxWindowParameters( LoRaMacRegion_t region, int8_t datarate, uint8_t minRxSymbols, uint32_t rxError, RxConfigParams_t *rxConfigParams )
{
 8019260:	b580      	push	{r7, lr}
 8019262:	b082      	sub	sp, #8
 8019264:	af00      	add	r7, sp, #0
 8019266:	603b      	str	r3, [r7, #0]
 8019268:	4603      	mov	r3, r0
 801926a:	71fb      	strb	r3, [r7, #7]
 801926c:	460b      	mov	r3, r1
 801926e:	71bb      	strb	r3, [r7, #6]
 8019270:	4613      	mov	r3, r2
 8019272:	717b      	strb	r3, [r7, #5]
    switch( region )
 8019274:	79fb      	ldrb	r3, [r7, #7]
 8019276:	2b08      	cmp	r3, #8
 8019278:	d107      	bne.n	801928a <RegionComputeRxWindowParameters+0x2a>
        CN779_COMPUTE_RX_WINDOW_PARAMETERS( );
        EU433_COMPUTE_RX_WINDOW_PARAMETERS( );
        EU868_COMPUTE_RX_WINDOW_PARAMETERS( );
        KR920_COMPUTE_RX_WINDOW_PARAMETERS( );
        IN865_COMPUTE_RX_WINDOW_PARAMETERS( );
        US915_COMPUTE_RX_WINDOW_PARAMETERS( );
 801927a:	7979      	ldrb	r1, [r7, #5]
 801927c:	f997 0006 	ldrsb.w	r0, [r7, #6]
 8019280:	693b      	ldr	r3, [r7, #16]
 8019282:	683a      	ldr	r2, [r7, #0]
 8019284:	f001 fda0 	bl	801adc8 <RegionUS915ComputeRxWindowParameters>
 8019288:	e000      	b.n	801928c <RegionComputeRxWindowParameters+0x2c>
        RU864_COMPUTE_RX_WINDOW_PARAMETERS( );
        default:
        {
            break;
 801928a:	bf00      	nop
        }
    }
}
 801928c:	bf00      	nop
 801928e:	3708      	adds	r7, #8
 8019290:	46bd      	mov	sp, r7
 8019292:	bd80      	pop	{r7, pc}

08019294 <RegionRxConfig>:

bool RegionRxConfig( LoRaMacRegion_t region, RxConfigParams_t* rxConfig, int8_t* datarate )
{
 8019294:	b580      	push	{r7, lr}
 8019296:	b084      	sub	sp, #16
 8019298:	af00      	add	r7, sp, #0
 801929a:	4603      	mov	r3, r0
 801929c:	60b9      	str	r1, [r7, #8]
 801929e:	607a      	str	r2, [r7, #4]
 80192a0:	73fb      	strb	r3, [r7, #15]
    switch( region )
 80192a2:	7bfb      	ldrb	r3, [r7, #15]
 80192a4:	2b08      	cmp	r3, #8
 80192a6:	d105      	bne.n	80192b4 <RegionRxConfig+0x20>
        CN779_RX_CONFIG( );
        EU433_RX_CONFIG( );
        EU868_RX_CONFIG( );
        KR920_RX_CONFIG( );
        IN865_RX_CONFIG( );
        US915_RX_CONFIG( );
 80192a8:	6879      	ldr	r1, [r7, #4]
 80192aa:	68b8      	ldr	r0, [r7, #8]
 80192ac:	f001 fdd6 	bl	801ae5c <RegionUS915RxConfig>
 80192b0:	4603      	mov	r3, r0
 80192b2:	e000      	b.n	80192b6 <RegionRxConfig+0x22>
        RU864_RX_CONFIG( );
        default:
        {
            return false;
 80192b4:	2300      	movs	r3, #0
        }
    }
}
 80192b6:	4618      	mov	r0, r3
 80192b8:	3710      	adds	r7, #16
 80192ba:	46bd      	mov	sp, r7
 80192bc:	bd80      	pop	{r7, pc}

080192be <RegionTxConfig>:

bool RegionTxConfig( LoRaMacRegion_t region, TxConfigParams_t* txConfig, int8_t* txPower, TimerTime_t* txTimeOnAir )
{
 80192be:	b580      	push	{r7, lr}
 80192c0:	b084      	sub	sp, #16
 80192c2:	af00      	add	r7, sp, #0
 80192c4:	60b9      	str	r1, [r7, #8]
 80192c6:	607a      	str	r2, [r7, #4]
 80192c8:	603b      	str	r3, [r7, #0]
 80192ca:	4603      	mov	r3, r0
 80192cc:	73fb      	strb	r3, [r7, #15]
    switch( region )
 80192ce:	7bfb      	ldrb	r3, [r7, #15]
 80192d0:	2b08      	cmp	r3, #8
 80192d2:	d106      	bne.n	80192e2 <RegionTxConfig+0x24>
        CN779_TX_CONFIG( );
        EU433_TX_CONFIG( );
        EU868_TX_CONFIG( );
        KR920_TX_CONFIG( );
        IN865_TX_CONFIG( );
        US915_TX_CONFIG( );
 80192d4:	683a      	ldr	r2, [r7, #0]
 80192d6:	6879      	ldr	r1, [r7, #4]
 80192d8:	68b8      	ldr	r0, [r7, #8]
 80192da:	f001 fe43 	bl	801af64 <RegionUS915TxConfig>
 80192de:	4603      	mov	r3, r0
 80192e0:	e000      	b.n	80192e4 <RegionTxConfig+0x26>
        RU864_TX_CONFIG( );
        default:
        {
            return false;
 80192e2:	2300      	movs	r3, #0
        }
    }
}
 80192e4:	4618      	mov	r0, r3
 80192e6:	3710      	adds	r7, #16
 80192e8:	46bd      	mov	sp, r7
 80192ea:	bd80      	pop	{r7, pc}

080192ec <RegionLinkAdrReq>:

uint8_t RegionLinkAdrReq( LoRaMacRegion_t region, LinkAdrReqParams_t* linkAdrReq, int8_t* drOut, int8_t* txPowOut, uint8_t* nbRepOut, uint8_t* nbBytesParsed )
{
 80192ec:	b580      	push	{r7, lr}
 80192ee:	b086      	sub	sp, #24
 80192f0:	af02      	add	r7, sp, #8
 80192f2:	60b9      	str	r1, [r7, #8]
 80192f4:	607a      	str	r2, [r7, #4]
 80192f6:	603b      	str	r3, [r7, #0]
 80192f8:	4603      	mov	r3, r0
 80192fa:	73fb      	strb	r3, [r7, #15]
    switch( region )
 80192fc:	7bfb      	ldrb	r3, [r7, #15]
 80192fe:	2b08      	cmp	r3, #8
 8019300:	d109      	bne.n	8019316 <RegionLinkAdrReq+0x2a>
        CN779_LINK_ADR_REQ( );
        EU433_LINK_ADR_REQ( );
        EU868_LINK_ADR_REQ( );
        KR920_LINK_ADR_REQ( );
        IN865_LINK_ADR_REQ( );
        US915_LINK_ADR_REQ( );
 8019302:	69fb      	ldr	r3, [r7, #28]
 8019304:	9300      	str	r3, [sp, #0]
 8019306:	69bb      	ldr	r3, [r7, #24]
 8019308:	683a      	ldr	r2, [r7, #0]
 801930a:	6879      	ldr	r1, [r7, #4]
 801930c:	68b8      	ldr	r0, [r7, #8]
 801930e:	f001 fed3 	bl	801b0b8 <RegionUS915LinkAdrReq>
 8019312:	4603      	mov	r3, r0
 8019314:	e000      	b.n	8019318 <RegionLinkAdrReq+0x2c>
        RU864_LINK_ADR_REQ( );
        default:
        {
            return 0;
 8019316:	2300      	movs	r3, #0
        }
    }
}
 8019318:	4618      	mov	r0, r3
 801931a:	3710      	adds	r7, #16
 801931c:	46bd      	mov	sp, r7
 801931e:	bd80      	pop	{r7, pc}

08019320 <RegionRxParamSetupReq>:

uint8_t RegionRxParamSetupReq( LoRaMacRegion_t region, RxParamSetupReqParams_t* rxParamSetupReq )
{
 8019320:	b580      	push	{r7, lr}
 8019322:	b082      	sub	sp, #8
 8019324:	af00      	add	r7, sp, #0
 8019326:	4603      	mov	r3, r0
 8019328:	6039      	str	r1, [r7, #0]
 801932a:	71fb      	strb	r3, [r7, #7]
    switch( region )
 801932c:	79fb      	ldrb	r3, [r7, #7]
 801932e:	2b08      	cmp	r3, #8
 8019330:	d104      	bne.n	801933c <RegionRxParamSetupReq+0x1c>
        CN779_RX_PARAM_SETUP_REQ( );
        EU433_RX_PARAM_SETUP_REQ( );
        EU868_RX_PARAM_SETUP_REQ( );
        KR920_RX_PARAM_SETUP_REQ( );
        IN865_RX_PARAM_SETUP_REQ( );
        US915_RX_PARAM_SETUP_REQ( );
 8019332:	6838      	ldr	r0, [r7, #0]
 8019334:	f002 f8da 	bl	801b4ec <RegionUS915RxParamSetupReq>
 8019338:	4603      	mov	r3, r0
 801933a:	e000      	b.n	801933e <RegionRxParamSetupReq+0x1e>
        RU864_RX_PARAM_SETUP_REQ( );
        default:
        {
            return 0;
 801933c:	2300      	movs	r3, #0
        }
    }
}
 801933e:	4618      	mov	r0, r3
 8019340:	3708      	adds	r7, #8
 8019342:	46bd      	mov	sp, r7
 8019344:	bd80      	pop	{r7, pc}

08019346 <RegionNewChannelReq>:

int8_t RegionNewChannelReq( LoRaMacRegion_t region, NewChannelReqParams_t* newChannelReq )
{
 8019346:	b580      	push	{r7, lr}
 8019348:	b082      	sub	sp, #8
 801934a:	af00      	add	r7, sp, #0
 801934c:	4603      	mov	r3, r0
 801934e:	6039      	str	r1, [r7, #0]
 8019350:	71fb      	strb	r3, [r7, #7]
    switch( region )
 8019352:	79fb      	ldrb	r3, [r7, #7]
 8019354:	2b08      	cmp	r3, #8
 8019356:	d104      	bne.n	8019362 <RegionNewChannelReq+0x1c>
        CN779_NEW_CHANNEL_REQ( );
        EU433_NEW_CHANNEL_REQ( );
        EU868_NEW_CHANNEL_REQ( );
        KR920_NEW_CHANNEL_REQ( );
        IN865_NEW_CHANNEL_REQ( );
        US915_NEW_CHANNEL_REQ( );
 8019358:	6838      	ldr	r0, [r7, #0]
 801935a:	f002 f913 	bl	801b584 <RegionUS915NewChannelReq>
 801935e:	4603      	mov	r3, r0
 8019360:	e000      	b.n	8019364 <RegionNewChannelReq+0x1e>
        RU864_NEW_CHANNEL_REQ( );
        default:
        {
            return 0;
 8019362:	2300      	movs	r3, #0
        }
    }
}
 8019364:	4618      	mov	r0, r3
 8019366:	3708      	adds	r7, #8
 8019368:	46bd      	mov	sp, r7
 801936a:	bd80      	pop	{r7, pc}

0801936c <RegionTxParamSetupReq>:

int8_t RegionTxParamSetupReq( LoRaMacRegion_t region, TxParamSetupReqParams_t* txParamSetupReq )
{
 801936c:	b580      	push	{r7, lr}
 801936e:	b082      	sub	sp, #8
 8019370:	af00      	add	r7, sp, #0
 8019372:	4603      	mov	r3, r0
 8019374:	6039      	str	r1, [r7, #0]
 8019376:	71fb      	strb	r3, [r7, #7]
    switch( region )
 8019378:	79fb      	ldrb	r3, [r7, #7]
 801937a:	2b08      	cmp	r3, #8
 801937c:	d104      	bne.n	8019388 <RegionTxParamSetupReq+0x1c>
        CN779_TX_PARAM_SETUP_REQ( );
        EU433_TX_PARAM_SETUP_REQ( );
        EU868_TX_PARAM_SETUP_REQ( );
        KR920_TX_PARAM_SETUP_REQ( );
        IN865_TX_PARAM_SETUP_REQ( );
        US915_TX_PARAM_SETUP_REQ( );
 801937e:	6838      	ldr	r0, [r7, #0]
 8019380:	f002 f90b 	bl	801b59a <RegionUS915TxParamSetupReq>
 8019384:	4603      	mov	r3, r0
 8019386:	e000      	b.n	801938a <RegionTxParamSetupReq+0x1e>
        RU864_TX_PARAM_SETUP_REQ( );
        default:
        {
            return 0;
 8019388:	2300      	movs	r3, #0
        }
    }
}
 801938a:	4618      	mov	r0, r3
 801938c:	3708      	adds	r7, #8
 801938e:	46bd      	mov	sp, r7
 8019390:	bd80      	pop	{r7, pc}

08019392 <RegionDlChannelReq>:

int8_t RegionDlChannelReq( LoRaMacRegion_t region, DlChannelReqParams_t* dlChannelReq )
{
 8019392:	b580      	push	{r7, lr}
 8019394:	b082      	sub	sp, #8
 8019396:	af00      	add	r7, sp, #0
 8019398:	4603      	mov	r3, r0
 801939a:	6039      	str	r1, [r7, #0]
 801939c:	71fb      	strb	r3, [r7, #7]
    switch( region )
 801939e:	79fb      	ldrb	r3, [r7, #7]
 80193a0:	2b08      	cmp	r3, #8
 80193a2:	d104      	bne.n	80193ae <RegionDlChannelReq+0x1c>
        CN779_DL_CHANNEL_REQ( );
        EU433_DL_CHANNEL_REQ( );
        EU868_DL_CHANNEL_REQ( );
        KR920_DL_CHANNEL_REQ( );
        IN865_DL_CHANNEL_REQ( );
        US915_DL_CHANNEL_REQ( );
 80193a4:	6838      	ldr	r0, [r7, #0]
 80193a6:	f002 f903 	bl	801b5b0 <RegionUS915DlChannelReq>
 80193aa:	4603      	mov	r3, r0
 80193ac:	e000      	b.n	80193b0 <RegionDlChannelReq+0x1e>
        RU864_DL_CHANNEL_REQ( );
        default:
        {
            return 0;
 80193ae:	2300      	movs	r3, #0
        }
    }
}
 80193b0:	4618      	mov	r0, r3
 80193b2:	3708      	adds	r7, #8
 80193b4:	46bd      	mov	sp, r7
 80193b6:	bd80      	pop	{r7, pc}

080193b8 <RegionAlternateDr>:

int8_t RegionAlternateDr( LoRaMacRegion_t region, int8_t currentDr, AlternateDrType_t type )
{
 80193b8:	b580      	push	{r7, lr}
 80193ba:	b082      	sub	sp, #8
 80193bc:	af00      	add	r7, sp, #0
 80193be:	4603      	mov	r3, r0
 80193c0:	71fb      	strb	r3, [r7, #7]
 80193c2:	460b      	mov	r3, r1
 80193c4:	71bb      	strb	r3, [r7, #6]
 80193c6:	4613      	mov	r3, r2
 80193c8:	717b      	strb	r3, [r7, #5]
    switch( region )
 80193ca:	79fb      	ldrb	r3, [r7, #7]
 80193cc:	2b08      	cmp	r3, #8
 80193ce:	d108      	bne.n	80193e2 <RegionAlternateDr+0x2a>
        CN779_ALTERNATE_DR( );
        EU433_ALTERNATE_DR( );
        EU868_ALTERNATE_DR( );
        KR920_ALTERNATE_DR( );
        IN865_ALTERNATE_DR( );
        US915_ALTERNATE_DR( );
 80193d0:	797a      	ldrb	r2, [r7, #5]
 80193d2:	f997 3006 	ldrsb.w	r3, [r7, #6]
 80193d6:	4611      	mov	r1, r2
 80193d8:	4618      	mov	r0, r3
 80193da:	f002 f8f5 	bl	801b5c8 <RegionUS915AlternateDr>
 80193de:	4603      	mov	r3, r0
 80193e0:	e000      	b.n	80193e4 <RegionAlternateDr+0x2c>
        RU864_ALTERNATE_DR( );
        default:
        {
            return 0;
 80193e2:	2300      	movs	r3, #0
        }
    }
}
 80193e4:	4618      	mov	r0, r3
 80193e6:	3708      	adds	r7, #8
 80193e8:	46bd      	mov	sp, r7
 80193ea:	bd80      	pop	{r7, pc}

080193ec <RegionNextChannel>:

LoRaMacStatus_t RegionNextChannel( LoRaMacRegion_t region, NextChanParams_t* nextChanParams, uint8_t* channel, TimerTime_t* time, TimerTime_t* aggregatedTimeOff )
{
 80193ec:	b580      	push	{r7, lr}
 80193ee:	b084      	sub	sp, #16
 80193f0:	af00      	add	r7, sp, #0
 80193f2:	60b9      	str	r1, [r7, #8]
 80193f4:	607a      	str	r2, [r7, #4]
 80193f6:	603b      	str	r3, [r7, #0]
 80193f8:	4603      	mov	r3, r0
 80193fa:	73fb      	strb	r3, [r7, #15]
    switch( region )
 80193fc:	7bfb      	ldrb	r3, [r7, #15]
 80193fe:	2b08      	cmp	r3, #8
 8019400:	d107      	bne.n	8019412 <RegionNextChannel+0x26>
        CN779_NEXT_CHANNEL( );
        EU433_NEXT_CHANNEL( );
        EU868_NEXT_CHANNEL( );
        KR920_NEXT_CHANNEL( );
        IN865_NEXT_CHANNEL( );
        US915_NEXT_CHANNEL( );
 8019402:	69bb      	ldr	r3, [r7, #24]
 8019404:	683a      	ldr	r2, [r7, #0]
 8019406:	6879      	ldr	r1, [r7, #4]
 8019408:	68b8      	ldr	r0, [r7, #8]
 801940a:	f002 f913 	bl	801b634 <RegionUS915NextChannel>
 801940e:	4603      	mov	r3, r0
 8019410:	e000      	b.n	8019414 <RegionNextChannel+0x28>
        RU864_NEXT_CHANNEL( );
        default:
        {
            return LORAMAC_STATUS_REGION_NOT_SUPPORTED;
 8019412:	2309      	movs	r3, #9
        }
    }
}
 8019414:	4618      	mov	r0, r3
 8019416:	3710      	adds	r7, #16
 8019418:	46bd      	mov	sp, r7
 801941a:	bd80      	pop	{r7, pc}

0801941c <RegionApplyDrOffset>:
    }
}
#endif /* REGION_VERSION */

uint8_t RegionApplyDrOffset( LoRaMacRegion_t region, uint8_t downlinkDwellTime, int8_t dr, int8_t drOffset )
{
 801941c:	b590      	push	{r4, r7, lr}
 801941e:	b083      	sub	sp, #12
 8019420:	af00      	add	r7, sp, #0
 8019422:	4604      	mov	r4, r0
 8019424:	4608      	mov	r0, r1
 8019426:	4611      	mov	r1, r2
 8019428:	461a      	mov	r2, r3
 801942a:	4623      	mov	r3, r4
 801942c:	71fb      	strb	r3, [r7, #7]
 801942e:	4603      	mov	r3, r0
 8019430:	71bb      	strb	r3, [r7, #6]
 8019432:	460b      	mov	r3, r1
 8019434:	717b      	strb	r3, [r7, #5]
 8019436:	4613      	mov	r3, r2
 8019438:	713b      	strb	r3, [r7, #4]
    switch( region )
 801943a:	79fb      	ldrb	r3, [r7, #7]
 801943c:	2b08      	cmp	r3, #8
 801943e:	d109      	bne.n	8019454 <RegionApplyDrOffset+0x38>
        CN779_APPLY_DR_OFFSET( );
        EU433_APPLY_DR_OFFSET( );
        EU868_APPLY_DR_OFFSET( );
        KR920_APPLY_DR_OFFSET( );
        IN865_APPLY_DR_OFFSET( );
        US915_APPLY_DR_OFFSET( );
 8019440:	f997 2004 	ldrsb.w	r2, [r7, #4]
 8019444:	f997 1005 	ldrsb.w	r1, [r7, #5]
 8019448:	79bb      	ldrb	r3, [r7, #6]
 801944a:	4618      	mov	r0, r3
 801944c:	f002 f9e0 	bl	801b810 <RegionUS915ApplyDrOffset>
 8019450:	4603      	mov	r3, r0
 8019452:	e000      	b.n	8019456 <RegionApplyDrOffset+0x3a>
        RU864_APPLY_DR_OFFSET( );
        default:
        {
            return dr;
 8019454:	797b      	ldrb	r3, [r7, #5]
        }
    }
}
 8019456:	4618      	mov	r0, r3
 8019458:	370c      	adds	r7, #12
 801945a:	46bd      	mov	sp, r7
 801945c:	bd90      	pop	{r4, r7, pc}
	...

08019460 <RegionGetVersion>:
        }
    }
}

Version_t RegionGetVersion( void )
{
 8019460:	b480      	push	{r7}
 8019462:	b083      	sub	sp, #12
 8019464:	af00      	add	r7, sp, #0
    Version_t version;

    version.Value = REGION_VERSION;
 8019466:	4b04      	ldr	r3, [pc, #16]	; (8019478 <RegionGetVersion+0x18>)
 8019468:	607b      	str	r3, [r7, #4]

    return version;
 801946a:	687b      	ldr	r3, [r7, #4]
}
 801946c:	4618      	mov	r0, r3
 801946e:	370c      	adds	r7, #12
 8019470:	46bd      	mov	sp, r7
 8019472:	bc80      	pop	{r7}
 8019474:	4770      	bx	lr
 8019476:	bf00      	nop
 8019478:	02010001 	.word	0x02010001

0801947c <FindAvailable125kHzChannels>:
 *
 * \retval Status
 */
static LoRaMacStatus_t FindAvailable125kHzChannels( uint16_t currentChannelMaskLeft,
                                                    uint8_t* findAvailableChannelsIndex, uint8_t* availableChannels )
{
 801947c:	b480      	push	{r7}
 801947e:	b087      	sub	sp, #28
 8019480:	af00      	add	r7, sp, #0
 8019482:	4603      	mov	r3, r0
 8019484:	60b9      	str	r1, [r7, #8]
 8019486:	607a      	str	r2, [r7, #4]
 8019488:	81fb      	strh	r3, [r7, #14]
    // Nullpointer check
    if( findAvailableChannelsIndex == NULL || availableChannels == NULL )
 801948a:	68bb      	ldr	r3, [r7, #8]
 801948c:	2b00      	cmp	r3, #0
 801948e:	d002      	beq.n	8019496 <FindAvailable125kHzChannels+0x1a>
 8019490:	687b      	ldr	r3, [r7, #4]
 8019492:	2b00      	cmp	r3, #0
 8019494:	d101      	bne.n	801949a <FindAvailable125kHzChannels+0x1e>
    {
        return LORAMAC_STATUS_PARAMETER_INVALID;
 8019496:	2303      	movs	r3, #3
 8019498:	e021      	b.n	80194de <FindAvailable125kHzChannels+0x62>
    }

    // Initialize counter
    *availableChannels = 0;
 801949a:	687b      	ldr	r3, [r7, #4]
 801949c:	2200      	movs	r2, #0
 801949e:	701a      	strb	r2, [r3, #0]
    for( uint8_t i = 0; i < 8; i++ )
 80194a0:	2300      	movs	r3, #0
 80194a2:	75fb      	strb	r3, [r7, #23]
 80194a4:	e017      	b.n	80194d6 <FindAvailable125kHzChannels+0x5a>
    {
        // Find available channels
        if( ( currentChannelMaskLeft & ( 1 << i ) ) != 0 )
 80194a6:	89fa      	ldrh	r2, [r7, #14]
 80194a8:	7dfb      	ldrb	r3, [r7, #23]
 80194aa:	fa42 f303 	asr.w	r3, r2, r3
 80194ae:	f003 0301 	and.w	r3, r3, #1
 80194b2:	2b00      	cmp	r3, #0
 80194b4:	d00c      	beq.n	80194d0 <FindAvailable125kHzChannels+0x54>
        {
            // Save available channel index
            findAvailableChannelsIndex[*availableChannels] = i;
 80194b6:	687b      	ldr	r3, [r7, #4]
 80194b8:	781b      	ldrb	r3, [r3, #0]
 80194ba:	461a      	mov	r2, r3
 80194bc:	68bb      	ldr	r3, [r7, #8]
 80194be:	4413      	add	r3, r2
 80194c0:	7dfa      	ldrb	r2, [r7, #23]
 80194c2:	701a      	strb	r2, [r3, #0]
            // Increment counter of available channels if the current channel is available
            ( *availableChannels )++;
 80194c4:	687b      	ldr	r3, [r7, #4]
 80194c6:	781b      	ldrb	r3, [r3, #0]
 80194c8:	3301      	adds	r3, #1
 80194ca:	b2da      	uxtb	r2, r3
 80194cc:	687b      	ldr	r3, [r7, #4]
 80194ce:	701a      	strb	r2, [r3, #0]
    for( uint8_t i = 0; i < 8; i++ )
 80194d0:	7dfb      	ldrb	r3, [r7, #23]
 80194d2:	3301      	adds	r3, #1
 80194d4:	75fb      	strb	r3, [r7, #23]
 80194d6:	7dfb      	ldrb	r3, [r7, #23]
 80194d8:	2b07      	cmp	r3, #7
 80194da:	d9e4      	bls.n	80194a6 <FindAvailable125kHzChannels+0x2a>
        }
    }

    return LORAMAC_STATUS_OK;
 80194dc:	2300      	movs	r3, #0
}
 80194de:	4618      	mov	r0, r3
 80194e0:	371c      	adds	r7, #28
 80194e2:	46bd      	mov	sp, r7
 80194e4:	bc80      	pop	{r7}
 80194e6:	4770      	bx	lr

080194e8 <RegionBaseUSComputeNext125kHzJoinChannel>:

LoRaMacStatus_t RegionBaseUSComputeNext125kHzJoinChannel( uint16_t* channelsMaskRemaining,
                                                          uint8_t* groupsCurrentIndex, uint8_t* newChannelIndex )
{
 80194e8:	b590      	push	{r4, r7, lr}
 80194ea:	b089      	sub	sp, #36	; 0x24
 80194ec:	af00      	add	r7, sp, #0
 80194ee:	60f8      	str	r0, [r7, #12]
 80194f0:	60b9      	str	r1, [r7, #8]
 80194f2:	607a      	str	r2, [r7, #4]
    uint8_t currentChannelMaskLeftIndex;
    uint16_t currentChannelMaskLeft;
    uint8_t findAvailableChannelsIndex[8] = { 0 };
 80194f4:	2300      	movs	r3, #0
 80194f6:	617b      	str	r3, [r7, #20]
 80194f8:	2300      	movs	r3, #0
 80194fa:	61bb      	str	r3, [r7, #24]
    uint8_t availableChannels = 0;
 80194fc:	2300      	movs	r3, #0
 80194fe:	74fb      	strb	r3, [r7, #19]
    uint8_t startIndex;

    // Null pointer check
    if( channelsMaskRemaining == NULL || groupsCurrentIndex == NULL || newChannelIndex == NULL )
 8019500:	68fb      	ldr	r3, [r7, #12]
 8019502:	2b00      	cmp	r3, #0
 8019504:	d005      	beq.n	8019512 <RegionBaseUSComputeNext125kHzJoinChannel+0x2a>
 8019506:	68bb      	ldr	r3, [r7, #8]
 8019508:	2b00      	cmp	r3, #0
 801950a:	d002      	beq.n	8019512 <RegionBaseUSComputeNext125kHzJoinChannel+0x2a>
 801950c:	687b      	ldr	r3, [r7, #4]
 801950e:	2b00      	cmp	r3, #0
 8019510:	d101      	bne.n	8019516 <RegionBaseUSComputeNext125kHzJoinChannel+0x2e>
    {
        return LORAMAC_STATUS_PARAMETER_INVALID;
 8019512:	2303      	movs	r3, #3
 8019514:	e055      	b.n	80195c2 <RegionBaseUSComputeNext125kHzJoinChannel+0xda>
    }

    // copy the current index.
    startIndex = *groupsCurrentIndex;
 8019516:	68bb      	ldr	r3, [r7, #8]
 8019518:	781b      	ldrb	r3, [r3, #0]
 801951a:	777b      	strb	r3, [r7, #29]

    do
    {
        // Current ChannelMaskRemaining, two groups per channel mask. For example Group 0 and 1 (8 bit) are ChannelMaskRemaining 0 (16 bit), etc.
        currentChannelMaskLeftIndex = (uint8_t) startIndex / 2;
 801951c:	7f7b      	ldrb	r3, [r7, #29]
 801951e:	085b      	lsrs	r3, r3, #1
 8019520:	773b      	strb	r3, [r7, #28]

        // For even numbers we need the 8 LSBs and for uneven the 8 MSBs
        if( ( startIndex % 2 ) == 0 )
 8019522:	7f7b      	ldrb	r3, [r7, #29]
 8019524:	f003 0301 	and.w	r3, r3, #1
 8019528:	b2db      	uxtb	r3, r3
 801952a:	2b00      	cmp	r3, #0
 801952c:	d107      	bne.n	801953e <RegionBaseUSComputeNext125kHzJoinChannel+0x56>
        {
            currentChannelMaskLeft = ( channelsMaskRemaining[currentChannelMaskLeftIndex] & 0x00FF );
 801952e:	7f3b      	ldrb	r3, [r7, #28]
 8019530:	005b      	lsls	r3, r3, #1
 8019532:	68fa      	ldr	r2, [r7, #12]
 8019534:	4413      	add	r3, r2
 8019536:	881b      	ldrh	r3, [r3, #0]
 8019538:	b2db      	uxtb	r3, r3
 801953a:	83fb      	strh	r3, [r7, #30]
 801953c:	e006      	b.n	801954c <RegionBaseUSComputeNext125kHzJoinChannel+0x64>
        }
        else
        {
            currentChannelMaskLeft = ( ( channelsMaskRemaining[currentChannelMaskLeftIndex] >> 8 ) & 0x00FF );
 801953e:	7f3b      	ldrb	r3, [r7, #28]
 8019540:	005b      	lsls	r3, r3, #1
 8019542:	68fa      	ldr	r2, [r7, #12]
 8019544:	4413      	add	r3, r2
 8019546:	881b      	ldrh	r3, [r3, #0]
 8019548:	0a1b      	lsrs	r3, r3, #8
 801954a:	83fb      	strh	r3, [r7, #30]
        }

        if( FindAvailable125kHzChannels( currentChannelMaskLeft, findAvailableChannelsIndex, &availableChannels ) == LORAMAC_STATUS_PARAMETER_INVALID )
 801954c:	f107 0213 	add.w	r2, r7, #19
 8019550:	f107 0114 	add.w	r1, r7, #20
 8019554:	8bfb      	ldrh	r3, [r7, #30]
 8019556:	4618      	mov	r0, r3
 8019558:	f7ff ff90 	bl	801947c <FindAvailable125kHzChannels>
 801955c:	4603      	mov	r3, r0
 801955e:	2b03      	cmp	r3, #3
 8019560:	d101      	bne.n	8019566 <RegionBaseUSComputeNext125kHzJoinChannel+0x7e>
        {
            return LORAMAC_STATUS_PARAMETER_INVALID;
 8019562:	2303      	movs	r3, #3
 8019564:	e02d      	b.n	80195c2 <RegionBaseUSComputeNext125kHzJoinChannel+0xda>
        }

        if ( availableChannels > 0 )
 8019566:	7cfb      	ldrb	r3, [r7, #19]
 8019568:	2b00      	cmp	r3, #0
 801956a:	d011      	beq.n	8019590 <RegionBaseUSComputeNext125kHzJoinChannel+0xa8>
        {
            // Choose randomly a free channel 125kHz
            *newChannelIndex = ( startIndex * 8 ) + findAvailableChannelsIndex[randr( 0, ( availableChannels - 1 ) )];
 801956c:	7f7b      	ldrb	r3, [r7, #29]
 801956e:	00db      	lsls	r3, r3, #3
 8019570:	b2dc      	uxtb	r4, r3
 8019572:	7cfb      	ldrb	r3, [r7, #19]
 8019574:	3b01      	subs	r3, #1
 8019576:	4619      	mov	r1, r3
 8019578:	2000      	movs	r0, #0
 801957a:	f002 f99b 	bl	801b8b4 <randr>
 801957e:	4603      	mov	r3, r0
 8019580:	3320      	adds	r3, #32
 8019582:	443b      	add	r3, r7
 8019584:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 8019588:	4423      	add	r3, r4
 801958a:	b2da      	uxtb	r2, r3
 801958c:	687b      	ldr	r3, [r7, #4]
 801958e:	701a      	strb	r2, [r3, #0]
        }

        // Increment start index
        startIndex++;
 8019590:	7f7b      	ldrb	r3, [r7, #29]
 8019592:	3301      	adds	r3, #1
 8019594:	777b      	strb	r3, [r7, #29]
        if ( startIndex > 7 )
 8019596:	7f7b      	ldrb	r3, [r7, #29]
 8019598:	2b07      	cmp	r3, #7
 801959a:	d901      	bls.n	80195a0 <RegionBaseUSComputeNext125kHzJoinChannel+0xb8>
        {
            startIndex = 0;
 801959c:	2300      	movs	r3, #0
 801959e:	777b      	strb	r3, [r7, #29]
        }
    } while( ( availableChannels == 0 ) && ( startIndex != *groupsCurrentIndex ) );
 80195a0:	7cfb      	ldrb	r3, [r7, #19]
 80195a2:	2b00      	cmp	r3, #0
 80195a4:	d104      	bne.n	80195b0 <RegionBaseUSComputeNext125kHzJoinChannel+0xc8>
 80195a6:	68bb      	ldr	r3, [r7, #8]
 80195a8:	781b      	ldrb	r3, [r3, #0]
 80195aa:	7f7a      	ldrb	r2, [r7, #29]
 80195ac:	429a      	cmp	r2, r3
 80195ae:	d1b5      	bne.n	801951c <RegionBaseUSComputeNext125kHzJoinChannel+0x34>

    if ( availableChannels > 0 )
 80195b0:	7cfb      	ldrb	r3, [r7, #19]
 80195b2:	2b00      	cmp	r3, #0
 80195b4:	d004      	beq.n	80195c0 <RegionBaseUSComputeNext125kHzJoinChannel+0xd8>
    {
        *groupsCurrentIndex = startIndex;
 80195b6:	68bb      	ldr	r3, [r7, #8]
 80195b8:	7f7a      	ldrb	r2, [r7, #29]
 80195ba:	701a      	strb	r2, [r3, #0]
        return LORAMAC_STATUS_OK;
 80195bc:	2300      	movs	r3, #0
 80195be:	e000      	b.n	80195c2 <RegionBaseUSComputeNext125kHzJoinChannel+0xda>
    }

    return LORAMAC_STATUS_PARAMETER_INVALID;
 80195c0:	2303      	movs	r3, #3
}
 80195c2:	4618      	mov	r0, r3
 80195c4:	3724      	adds	r7, #36	; 0x24
 80195c6:	46bd      	mov	sp, r7
 80195c8:	bd90      	pop	{r4, r7, pc}

080195ca <RegionBaseUSCalcDownlinkFrequency>:
    return true;
}

uint32_t RegionBaseUSCalcDownlinkFrequency( uint8_t channel, uint32_t frequency,
                                            uint32_t stepwidth )
{
 80195ca:	b480      	push	{r7}
 80195cc:	b085      	sub	sp, #20
 80195ce:	af00      	add	r7, sp, #0
 80195d0:	4603      	mov	r3, r0
 80195d2:	60b9      	str	r1, [r7, #8]
 80195d4:	607a      	str	r2, [r7, #4]
 80195d6:	73fb      	strb	r3, [r7, #15]
    // Calculate the frequency
    return frequency + ( channel * stepwidth );
 80195d8:	7bfb      	ldrb	r3, [r7, #15]
 80195da:	687a      	ldr	r2, [r7, #4]
 80195dc:	fb03 f202 	mul.w	r2, r3, r2
 80195e0:	68bb      	ldr	r3, [r7, #8]
 80195e2:	4413      	add	r3, r2
}
 80195e4:	4618      	mov	r0, r3
 80195e6:	3714      	adds	r7, #20
 80195e8:	46bd      	mov	sp, r7
 80195ea:	bc80      	pop	{r7}
 80195ec:	4770      	bx	lr

080195ee <GetDutyCycle>:
#ifdef MW_LOG_ENABLED
static const char *EventRXSlotStrings[] = { "1", "2", "C", "Multi_C", "P", "Multi_P" };
#endif

static uint16_t GetDutyCycle( Band_t* band, bool joined, SysTime_t elapsedTimeSinceStartup )
{
 80195ee:	b480      	push	{r7}
 80195f0:	b087      	sub	sp, #28
 80195f2:	af00      	add	r7, sp, #0
 80195f4:	60f8      	str	r0, [r7, #12]
 80195f6:	4608      	mov	r0, r1
 80195f8:	4639      	mov	r1, r7
 80195fa:	e881 000c 	stmia.w	r1, {r2, r3}
 80195fe:	4603      	mov	r3, r0
 8019600:	72fb      	strb	r3, [r7, #11]
    uint16_t dutyCycle = band->DCycle;
 8019602:	68fb      	ldr	r3, [r7, #12]
 8019604:	881b      	ldrh	r3, [r3, #0]
 8019606:	82fb      	strh	r3, [r7, #22]

    if( joined == false )
 8019608:	7afb      	ldrb	r3, [r7, #11]
 801960a:	f083 0301 	eor.w	r3, r3, #1
 801960e:	b2db      	uxtb	r3, r3
 8019610:	2b00      	cmp	r3, #0
 8019612:	d01b      	beq.n	801964c <GetDutyCycle+0x5e>
    {
        uint16_t joinDutyCycle = BACKOFF_DC_24_HOURS;
 8019614:	f242 7310 	movw	r3, #10000	; 0x2710
 8019618:	82bb      	strh	r3, [r7, #20]

        if( elapsedTimeSinceStartup.Seconds < BACKOFF_DUTY_CYCLE_1_HOUR_IN_S )
 801961a:	683b      	ldr	r3, [r7, #0]
 801961c:	f5b3 6f61 	cmp.w	r3, #3600	; 0xe10
 8019620:	d202      	bcs.n	8019628 <GetDutyCycle+0x3a>
        {
            joinDutyCycle = BACKOFF_DC_1_HOUR;
 8019622:	2364      	movs	r3, #100	; 0x64
 8019624:	82bb      	strh	r3, [r7, #20]
 8019626:	e00b      	b.n	8019640 <GetDutyCycle+0x52>
        }
        else if( elapsedTimeSinceStartup.Seconds < BACKOFF_DUTY_CYCLE_10_HOURS_IN_S )
 8019628:	683b      	ldr	r3, [r7, #0]
 801962a:	f649 22af 	movw	r2, #39599	; 0x9aaf
 801962e:	4293      	cmp	r3, r2
 8019630:	d803      	bhi.n	801963a <GetDutyCycle+0x4c>
        {
            joinDutyCycle = BACKOFF_DC_10_HOURS;
 8019632:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8019636:	82bb      	strh	r3, [r7, #20]
 8019638:	e002      	b.n	8019640 <GetDutyCycle+0x52>
        }
        else
        {
            joinDutyCycle = BACKOFF_DC_24_HOURS;
 801963a:	f242 7310 	movw	r3, #10000	; 0x2710
 801963e:	82bb      	strh	r3, [r7, #20]
        }
        // Take the most restrictive duty cycle
        dutyCycle = MAX( dutyCycle, joinDutyCycle );
 8019640:	8aba      	ldrh	r2, [r7, #20]
 8019642:	8afb      	ldrh	r3, [r7, #22]
 8019644:	4293      	cmp	r3, r2
 8019646:	bf38      	it	cc
 8019648:	4613      	movcc	r3, r2
 801964a:	82fb      	strh	r3, [r7, #22]
    }

    // Prevent value of 0
    if( dutyCycle == 0 )
 801964c:	8afb      	ldrh	r3, [r7, #22]
 801964e:	2b00      	cmp	r3, #0
 8019650:	d101      	bne.n	8019656 <GetDutyCycle+0x68>
    {
        dutyCycle = 1;
 8019652:	2301      	movs	r3, #1
 8019654:	82fb      	strh	r3, [r7, #22]
    }

    return dutyCycle;
 8019656:	8afb      	ldrh	r3, [r7, #22]
}
 8019658:	4618      	mov	r0, r3
 801965a:	371c      	adds	r7, #28
 801965c:	46bd      	mov	sp, r7
 801965e:	bc80      	pop	{r7}
 8019660:	4770      	bx	lr
	...

08019664 <SetMaxTimeCredits>:

static uint16_t SetMaxTimeCredits( Band_t* band, bool joined, SysTime_t elapsedTimeSinceStartup,
                                   bool dutyCycleEnabled, bool lastTxIsJoinRequest )
{
 8019664:	b580      	push	{r7, lr}
 8019666:	b08e      	sub	sp, #56	; 0x38
 8019668:	af02      	add	r7, sp, #8
 801966a:	60f8      	str	r0, [r7, #12]
 801966c:	4608      	mov	r0, r1
 801966e:	4639      	mov	r1, r7
 8019670:	e881 000c 	stmia.w	r1, {r2, r3}
 8019674:	4603      	mov	r3, r0
 8019676:	72fb      	strb	r3, [r7, #11]
    uint16_t dutyCycle = band->DCycle;
 8019678:	68fb      	ldr	r3, [r7, #12]
 801967a:	881b      	ldrh	r3, [r3, #0]
 801967c:	857b      	strh	r3, [r7, #42]	; 0x2a
    TimerTime_t maxCredits = DUTY_CYCLE_TIME_PERIOD;
 801967e:	4b4b      	ldr	r3, [pc, #300]	; (80197ac <SetMaxTimeCredits+0x148>)
 8019680:	62fb      	str	r3, [r7, #44]	; 0x2c
    TimerTime_t elapsedTime = SysTimeToMs( elapsedTimeSinceStartup );
 8019682:	463b      	mov	r3, r7
 8019684:	e893 0003 	ldmia.w	r3, {r0, r1}
 8019688:	f005 fdb6 	bl	801f1f8 <SysTimeToMs>
 801968c:	6278      	str	r0, [r7, #36]	; 0x24
    SysTime_t timeDiff = { 0 };
 801968e:	f107 0314 	add.w	r3, r7, #20
 8019692:	2200      	movs	r2, #0
 8019694:	601a      	str	r2, [r3, #0]
 8019696:	605a      	str	r2, [r3, #4]

    // Get the band duty cycle. If not joined, the function either returns the join duty cycle
    // or the band duty cycle, whichever is more restrictive.
    dutyCycle = GetDutyCycle( band, joined, elapsedTimeSinceStartup );
 8019698:	7af9      	ldrb	r1, [r7, #11]
 801969a:	463b      	mov	r3, r7
 801969c:	cb0c      	ldmia	r3, {r2, r3}
 801969e:	68f8      	ldr	r0, [r7, #12]
 80196a0:	f7ff ffa5 	bl	80195ee <GetDutyCycle>
 80196a4:	4603      	mov	r3, r0
 80196a6:	857b      	strh	r3, [r7, #42]	; 0x2a

    if( joined == false )
 80196a8:	7afb      	ldrb	r3, [r7, #11]
 80196aa:	f083 0301 	eor.w	r3, r3, #1
 80196ae:	b2db      	uxtb	r3, r3
 80196b0:	2b00      	cmp	r3, #0
 80196b2:	d062      	beq.n	801977a <SetMaxTimeCredits+0x116>
    {
        if( dutyCycle == BACKOFF_DC_1_HOUR )
 80196b4:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 80196b6:	2b64      	cmp	r3, #100	; 0x64
 80196b8:	d105      	bne.n	80196c6 <SetMaxTimeCredits+0x62>
        {
            maxCredits = DUTY_CYCLE_TIME_PERIOD;
 80196ba:	4b3c      	ldr	r3, [pc, #240]	; (80197ac <SetMaxTimeCredits+0x148>)
 80196bc:	62fb      	str	r3, [r7, #44]	; 0x2c
            band->LastMaxCreditAssignTime = elapsedTime;
 80196be:	68fb      	ldr	r3, [r7, #12]
 80196c0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80196c2:	609a      	str	r2, [r3, #8]
 80196c4:	e00b      	b.n	80196de <SetMaxTimeCredits+0x7a>
        }
        else if( dutyCycle == BACKOFF_DC_10_HOURS )
 80196c6:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 80196c8:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80196cc:	d105      	bne.n	80196da <SetMaxTimeCredits+0x76>
        {
            maxCredits = DUTY_CYCLE_TIME_PERIOD * 10;
 80196ce:	4b38      	ldr	r3, [pc, #224]	; (80197b0 <SetMaxTimeCredits+0x14c>)
 80196d0:	62fb      	str	r3, [r7, #44]	; 0x2c
            band->LastMaxCreditAssignTime = elapsedTime;
 80196d2:	68fb      	ldr	r3, [r7, #12]
 80196d4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80196d6:	609a      	str	r2, [r3, #8]
 80196d8:	e001      	b.n	80196de <SetMaxTimeCredits+0x7a>
        }
        else
        {
            maxCredits = DUTY_CYCLE_TIME_PERIOD * 24;
 80196da:	4b36      	ldr	r3, [pc, #216]	; (80197b4 <SetMaxTimeCredits+0x150>)
 80196dc:	62fb      	str	r3, [r7, #44]	; 0x2c
        }

        timeDiff = SysTimeSub( elapsedTimeSinceStartup, SysTimeFromMs( band->LastMaxCreditAssignTime ) );
 80196de:	68fb      	ldr	r3, [r7, #12]
 80196e0:	689a      	ldr	r2, [r3, #8]
 80196e2:	f107 031c 	add.w	r3, r7, #28
 80196e6:	4611      	mov	r1, r2
 80196e8:	4618      	mov	r0, r3
 80196ea:	f005 fdad 	bl	801f248 <SysTimeFromMs>
 80196ee:	f107 0014 	add.w	r0, r7, #20
 80196f2:	6a3b      	ldr	r3, [r7, #32]
 80196f4:	9300      	str	r3, [sp, #0]
 80196f6:	69fb      	ldr	r3, [r7, #28]
 80196f8:	463a      	mov	r2, r7
 80196fa:	ca06      	ldmia	r2, {r1, r2}
 80196fc:	f005 fcbd 	bl	801f07a <SysTimeSub>

        // Verify if we have to assign the maximum credits in cases
        // of the preconditions have changed.
        if( ( ( dutyCycleEnabled == false ) && ( lastTxIsJoinRequest == false ) ) ||
 8019700:	f897 3038 	ldrb.w	r3, [r7, #56]	; 0x38
 8019704:	f083 0301 	eor.w	r3, r3, #1
 8019708:	b2db      	uxtb	r3, r3
 801970a:	2b00      	cmp	r3, #0
 801970c:	d006      	beq.n	801971c <SetMaxTimeCredits+0xb8>
 801970e:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 8019712:	f083 0301 	eor.w	r3, r3, #1
 8019716:	b2db      	uxtb	r3, r3
 8019718:	2b00      	cmp	r3, #0
 801971a:	d108      	bne.n	801972e <SetMaxTimeCredits+0xca>
            ( band->MaxTimeCredits != maxCredits ) ||
 801971c:	68fb      	ldr	r3, [r7, #12]
 801971e:	691b      	ldr	r3, [r3, #16]
        if( ( ( dutyCycleEnabled == false ) && ( lastTxIsJoinRequest == false ) ) ||
 8019720:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8019722:	429a      	cmp	r2, r3
 8019724:	d103      	bne.n	801972e <SetMaxTimeCredits+0xca>
            ( timeDiff.Seconds >= BACKOFF_24_HOURS_IN_S ) )
 8019726:	697b      	ldr	r3, [r7, #20]
            ( band->MaxTimeCredits != maxCredits ) ||
 8019728:	4a23      	ldr	r2, [pc, #140]	; (80197b8 <SetMaxTimeCredits+0x154>)
 801972a:	4293      	cmp	r3, r2
 801972c:	d92f      	bls.n	801978e <SetMaxTimeCredits+0x12a>
        {
            band->TimeCredits = maxCredits;
 801972e:	68fb      	ldr	r3, [r7, #12]
 8019730:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8019732:	60da      	str	r2, [r3, #12]

            if( elapsedTimeSinceStartup.Seconds >= BACKOFF_DUTY_CYCLE_24_HOURS_IN_S )
 8019734:	683b      	ldr	r3, [r7, #0]
 8019736:	4a21      	ldr	r2, [pc, #132]	; (80197bc <SetMaxTimeCredits+0x158>)
 8019738:	4293      	cmp	r3, r2
 801973a:	d928      	bls.n	801978e <SetMaxTimeCredits+0x12a>
            {
                timeDiff.Seconds = ( elapsedTimeSinceStartup.Seconds - BACKOFF_DUTY_CYCLE_24_HOURS_IN_S ) / BACKOFF_24_HOURS_IN_S;
 801973c:	683b      	ldr	r3, [r7, #0]
 801973e:	f5a3 33f6 	sub.w	r3, r3, #125952	; 0x1ec00
 8019742:	3b30      	subs	r3, #48	; 0x30
 8019744:	4a1e      	ldr	r2, [pc, #120]	; (80197c0 <SetMaxTimeCredits+0x15c>)
 8019746:	fba2 2303 	umull	r2, r3, r2, r3
 801974a:	0c1b      	lsrs	r3, r3, #16
 801974c:	617b      	str	r3, [r7, #20]
                timeDiff.Seconds *= BACKOFF_24_HOURS_IN_S;
 801974e:	697b      	ldr	r3, [r7, #20]
 8019750:	4a1c      	ldr	r2, [pc, #112]	; (80197c4 <SetMaxTimeCredits+0x160>)
 8019752:	fb02 f303 	mul.w	r3, r2, r3
 8019756:	617b      	str	r3, [r7, #20]
                timeDiff.Seconds += BACKOFF_DUTY_CYCLE_24_HOURS_IN_S;
 8019758:	697b      	ldr	r3, [r7, #20]
 801975a:	f503 33f6 	add.w	r3, r3, #125952	; 0x1ec00
 801975e:	3330      	adds	r3, #48	; 0x30
 8019760:	617b      	str	r3, [r7, #20]
                timeDiff.SubSeconds = 0;
 8019762:	2300      	movs	r3, #0
 8019764:	833b      	strh	r3, [r7, #24]
                band->LastMaxCreditAssignTime = SysTimeToMs( timeDiff );
 8019766:	f107 0314 	add.w	r3, r7, #20
 801976a:	e893 0003 	ldmia.w	r3, {r0, r1}
 801976e:	f005 fd43 	bl	801f1f8 <SysTimeToMs>
 8019772:	4602      	mov	r2, r0
 8019774:	68fb      	ldr	r3, [r7, #12]
 8019776:	609a      	str	r2, [r3, #8]
 8019778:	e009      	b.n	801978e <SetMaxTimeCredits+0x12a>
            }
        }
    }
    else
    {
        if( dutyCycleEnabled == false )
 801977a:	f897 3038 	ldrb.w	r3, [r7, #56]	; 0x38
 801977e:	f083 0301 	eor.w	r3, r3, #1
 8019782:	b2db      	uxtb	r3, r3
 8019784:	2b00      	cmp	r3, #0
 8019786:	d002      	beq.n	801978e <SetMaxTimeCredits+0x12a>
        {
            // Assign max credits when the duty cycle is disabled.
            band->TimeCredits = maxCredits;
 8019788:	68fb      	ldr	r3, [r7, #12]
 801978a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 801978c:	60da      	str	r2, [r3, #12]
        }
    }

    // Assign the max credits if its the first time
    if( band->LastBandUpdateTime == 0 )
 801978e:	68fb      	ldr	r3, [r7, #12]
 8019790:	685b      	ldr	r3, [r3, #4]
 8019792:	2b00      	cmp	r3, #0
 8019794:	d102      	bne.n	801979c <SetMaxTimeCredits+0x138>
    {
        band->TimeCredits = maxCredits;
 8019796:	68fb      	ldr	r3, [r7, #12]
 8019798:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 801979a:	60da      	str	r2, [r3, #12]
    }

    // Setup the maximum allowed credits. We can assign them
    // safely all the time.
    band->MaxTimeCredits = maxCredits;
 801979c:	68fb      	ldr	r3, [r7, #12]
 801979e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80197a0:	611a      	str	r2, [r3, #16]

    return dutyCycle;
 80197a2:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
}
 80197a4:	4618      	mov	r0, r3
 80197a6:	3730      	adds	r7, #48	; 0x30
 80197a8:	46bd      	mov	sp, r7
 80197aa:	bd80      	pop	{r7, pc}
 80197ac:	001b7740 	.word	0x001b7740
 80197b0:	0112a880 	.word	0x0112a880
 80197b4:	02932e00 	.word	0x02932e00
 80197b8:	0001517f 	.word	0x0001517f
 80197bc:	0001ec2f 	.word	0x0001ec2f
 80197c0:	c22e4507 	.word	0xc22e4507
 80197c4:	00015180 	.word	0x00015180

080197c8 <UpdateTimeCredits>:

static uint16_t UpdateTimeCredits( Band_t* band, bool joined, bool dutyCycleEnabled,
                                   bool lastTxIsJoinRequest, SysTime_t elapsedTimeSinceStartup,
                                   TimerTime_t currentTime )
{
 80197c8:	b580      	push	{r7, lr}
 80197ca:	b086      	sub	sp, #24
 80197cc:	af02      	add	r7, sp, #8
 80197ce:	6078      	str	r0, [r7, #4]
 80197d0:	4608      	mov	r0, r1
 80197d2:	4611      	mov	r1, r2
 80197d4:	461a      	mov	r2, r3
 80197d6:	4603      	mov	r3, r0
 80197d8:	70fb      	strb	r3, [r7, #3]
 80197da:	460b      	mov	r3, r1
 80197dc:	70bb      	strb	r3, [r7, #2]
 80197de:	4613      	mov	r3, r2
 80197e0:	707b      	strb	r3, [r7, #1]
    uint16_t dutyCycle = SetMaxTimeCredits( band, joined, elapsedTimeSinceStartup,
 80197e2:	78f9      	ldrb	r1, [r7, #3]
 80197e4:	787b      	ldrb	r3, [r7, #1]
 80197e6:	9301      	str	r3, [sp, #4]
 80197e8:	78bb      	ldrb	r3, [r7, #2]
 80197ea:	9300      	str	r3, [sp, #0]
 80197ec:	f107 0318 	add.w	r3, r7, #24
 80197f0:	cb0c      	ldmia	r3, {r2, r3}
 80197f2:	6878      	ldr	r0, [r7, #4]
 80197f4:	f7ff ff36 	bl	8019664 <SetMaxTimeCredits>
 80197f8:	4603      	mov	r3, r0
 80197fa:	81fb      	strh	r3, [r7, #14]
                                            dutyCycleEnabled, lastTxIsJoinRequest );

    if( joined == true )
 80197fc:	78fb      	ldrb	r3, [r7, #3]
 80197fe:	2b00      	cmp	r3, #0
 8019800:	d00a      	beq.n	8019818 <UpdateTimeCredits+0x50>
    {
        // Apply a sliding window for the duty cycle with collection and speding
        // credits.
        band->TimeCredits += TimerGetElapsedTime( band->LastBandUpdateTime );
 8019802:	687b      	ldr	r3, [r7, #4]
 8019804:	685b      	ldr	r3, [r3, #4]
 8019806:	4618      	mov	r0, r3
 8019808:	f006 fb52 	bl	801feb0 <UTIL_TIMER_GetElapsedTime>
 801980c:	4602      	mov	r2, r0
 801980e:	687b      	ldr	r3, [r7, #4]
 8019810:	68db      	ldr	r3, [r3, #12]
 8019812:	441a      	add	r2, r3
 8019814:	687b      	ldr	r3, [r7, #4]
 8019816:	60da      	str	r2, [r3, #12]
    }

    // Limit band credits to maximum
    if( band->TimeCredits > band->MaxTimeCredits )
 8019818:	687b      	ldr	r3, [r7, #4]
 801981a:	68da      	ldr	r2, [r3, #12]
 801981c:	687b      	ldr	r3, [r7, #4]
 801981e:	691b      	ldr	r3, [r3, #16]
 8019820:	429a      	cmp	r2, r3
 8019822:	d903      	bls.n	801982c <UpdateTimeCredits+0x64>
    {
        band->TimeCredits = band->MaxTimeCredits;
 8019824:	687b      	ldr	r3, [r7, #4]
 8019826:	691a      	ldr	r2, [r3, #16]
 8019828:	687b      	ldr	r3, [r7, #4]
 801982a:	60da      	str	r2, [r3, #12]
    }

    // Synchronize update time
    band->LastBandUpdateTime = currentTime;
 801982c:	687b      	ldr	r3, [r7, #4]
 801982e:	6a3a      	ldr	r2, [r7, #32]
 8019830:	605a      	str	r2, [r3, #4]

    return dutyCycle;
 8019832:	89fb      	ldrh	r3, [r7, #14]
}
 8019834:	4618      	mov	r0, r3
 8019836:	3710      	adds	r7, #16
 8019838:	46bd      	mov	sp, r7
 801983a:	bd80      	pop	{r7, pc}

0801983c <CountChannels>:

static uint8_t CountChannels( uint16_t mask, uint8_t nbBits )
{
 801983c:	b480      	push	{r7}
 801983e:	b085      	sub	sp, #20
 8019840:	af00      	add	r7, sp, #0
 8019842:	4603      	mov	r3, r0
 8019844:	460a      	mov	r2, r1
 8019846:	80fb      	strh	r3, [r7, #6]
 8019848:	4613      	mov	r3, r2
 801984a:	717b      	strb	r3, [r7, #5]
    uint8_t nbActiveBits = 0;
 801984c:	2300      	movs	r3, #0
 801984e:	73fb      	strb	r3, [r7, #15]

    for( uint8_t j = 0; j < nbBits; j++ )
 8019850:	2300      	movs	r3, #0
 8019852:	73bb      	strb	r3, [r7, #14]
 8019854:	e011      	b.n	801987a <CountChannels+0x3e>
    {
        if( ( mask & ( 1 << j ) ) == ( 1 << j ) )
 8019856:	88fa      	ldrh	r2, [r7, #6]
 8019858:	7bbb      	ldrb	r3, [r7, #14]
 801985a:	2101      	movs	r1, #1
 801985c:	fa01 f303 	lsl.w	r3, r1, r3
 8019860:	401a      	ands	r2, r3
 8019862:	7bbb      	ldrb	r3, [r7, #14]
 8019864:	2101      	movs	r1, #1
 8019866:	fa01 f303 	lsl.w	r3, r1, r3
 801986a:	429a      	cmp	r2, r3
 801986c:	d102      	bne.n	8019874 <CountChannels+0x38>
        {
            nbActiveBits++;
 801986e:	7bfb      	ldrb	r3, [r7, #15]
 8019870:	3301      	adds	r3, #1
 8019872:	73fb      	strb	r3, [r7, #15]
    for( uint8_t j = 0; j < nbBits; j++ )
 8019874:	7bbb      	ldrb	r3, [r7, #14]
 8019876:	3301      	adds	r3, #1
 8019878:	73bb      	strb	r3, [r7, #14]
 801987a:	7bba      	ldrb	r2, [r7, #14]
 801987c:	797b      	ldrb	r3, [r7, #5]
 801987e:	429a      	cmp	r2, r3
 8019880:	d3e9      	bcc.n	8019856 <CountChannels+0x1a>
        }
    }
    return nbActiveBits;
 8019882:	7bfb      	ldrb	r3, [r7, #15]
}
 8019884:	4618      	mov	r0, r3
 8019886:	3714      	adds	r7, #20
 8019888:	46bd      	mov	sp, r7
 801988a:	bc80      	pop	{r7}
 801988c:	4770      	bx	lr

0801988e <RegionCommonChanVerifyDr>:

bool RegionCommonChanVerifyDr( uint8_t nbChannels, uint16_t* channelsMask, int8_t dr, int8_t minDr, int8_t maxDr, ChannelParams_t* channels )
{
 801988e:	b580      	push	{r7, lr}
 8019890:	b084      	sub	sp, #16
 8019892:	af00      	add	r7, sp, #0
 8019894:	6039      	str	r1, [r7, #0]
 8019896:	4611      	mov	r1, r2
 8019898:	461a      	mov	r2, r3
 801989a:	4603      	mov	r3, r0
 801989c:	71fb      	strb	r3, [r7, #7]
 801989e:	460b      	mov	r3, r1
 80198a0:	71bb      	strb	r3, [r7, #6]
 80198a2:	4613      	mov	r3, r2
 80198a4:	717b      	strb	r3, [r7, #5]
    if( RegionCommonValueInRange( dr, minDr, maxDr ) == 0 )
 80198a6:	f997 2018 	ldrsb.w	r2, [r7, #24]
 80198aa:	f997 1005 	ldrsb.w	r1, [r7, #5]
 80198ae:	f997 3006 	ldrsb.w	r3, [r7, #6]
 80198b2:	4618      	mov	r0, r3
 80198b4:	f000 f85d 	bl	8019972 <RegionCommonValueInRange>
 80198b8:	4603      	mov	r3, r0
 80198ba:	2b00      	cmp	r3, #0
 80198bc:	d101      	bne.n	80198c2 <RegionCommonChanVerifyDr+0x34>
    {
        return false;
 80198be:	2300      	movs	r3, #0
 80198c0:	e053      	b.n	801996a <RegionCommonChanVerifyDr+0xdc>
    }

    for( uint8_t i = 0, k = 0; i < nbChannels; i += 16, k++ )
 80198c2:	2300      	movs	r3, #0
 80198c4:	73fb      	strb	r3, [r7, #15]
 80198c6:	2300      	movs	r3, #0
 80198c8:	73bb      	strb	r3, [r7, #14]
 80198ca:	e049      	b.n	8019960 <RegionCommonChanVerifyDr+0xd2>
    {
        for( uint8_t j = 0; j < 16; j++ )
 80198cc:	2300      	movs	r3, #0
 80198ce:	737b      	strb	r3, [r7, #13]
 80198d0:	e03d      	b.n	801994e <RegionCommonChanVerifyDr+0xc0>
        {
            if( ( ( channelsMask[k] & ( 1 << j ) ) != 0 ) )
 80198d2:	7bbb      	ldrb	r3, [r7, #14]
 80198d4:	005b      	lsls	r3, r3, #1
 80198d6:	683a      	ldr	r2, [r7, #0]
 80198d8:	4413      	add	r3, r2
 80198da:	881b      	ldrh	r3, [r3, #0]
 80198dc:	461a      	mov	r2, r3
 80198de:	7b7b      	ldrb	r3, [r7, #13]
 80198e0:	fa42 f303 	asr.w	r3, r2, r3
 80198e4:	f003 0301 	and.w	r3, r3, #1
 80198e8:	2b00      	cmp	r3, #0
 80198ea:	d02d      	beq.n	8019948 <RegionCommonChanVerifyDr+0xba>
            {// Check datarate validity for enabled channels
                if( RegionCommonValueInRange( dr, ( channels[i + j].DrRange.Fields.Min & 0x0F ),
 80198ec:	7bfa      	ldrb	r2, [r7, #15]
 80198ee:	7b7b      	ldrb	r3, [r7, #13]
 80198f0:	4413      	add	r3, r2
 80198f2:	461a      	mov	r2, r3
 80198f4:	4613      	mov	r3, r2
 80198f6:	005b      	lsls	r3, r3, #1
 80198f8:	4413      	add	r3, r2
 80198fa:	009b      	lsls	r3, r3, #2
 80198fc:	461a      	mov	r2, r3
 80198fe:	69fb      	ldr	r3, [r7, #28]
 8019900:	4413      	add	r3, r2
 8019902:	7a1b      	ldrb	r3, [r3, #8]
 8019904:	f343 0303 	sbfx	r3, r3, #0, #4
 8019908:	b25b      	sxtb	r3, r3
 801990a:	f003 030f 	and.w	r3, r3, #15
 801990e:	b259      	sxtb	r1, r3
                                                  ( channels[i + j].DrRange.Fields.Max & 0x0F ) ) == 1 )
 8019910:	7bfa      	ldrb	r2, [r7, #15]
 8019912:	7b7b      	ldrb	r3, [r7, #13]
 8019914:	4413      	add	r3, r2
 8019916:	461a      	mov	r2, r3
 8019918:	4613      	mov	r3, r2
 801991a:	005b      	lsls	r3, r3, #1
 801991c:	4413      	add	r3, r2
 801991e:	009b      	lsls	r3, r3, #2
 8019920:	461a      	mov	r2, r3
 8019922:	69fb      	ldr	r3, [r7, #28]
 8019924:	4413      	add	r3, r2
 8019926:	7a1b      	ldrb	r3, [r3, #8]
 8019928:	f343 1303 	sbfx	r3, r3, #4, #4
 801992c:	b25b      	sxtb	r3, r3
                if( RegionCommonValueInRange( dr, ( channels[i + j].DrRange.Fields.Min & 0x0F ),
 801992e:	f003 030f 	and.w	r3, r3, #15
 8019932:	b25a      	sxtb	r2, r3
 8019934:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8019938:	4618      	mov	r0, r3
 801993a:	f000 f81a 	bl	8019972 <RegionCommonValueInRange>
 801993e:	4603      	mov	r3, r0
 8019940:	2b01      	cmp	r3, #1
 8019942:	d101      	bne.n	8019948 <RegionCommonChanVerifyDr+0xba>
                {
                    // At least 1 channel has been found we can return OK.
                    return true;
 8019944:	2301      	movs	r3, #1
 8019946:	e010      	b.n	801996a <RegionCommonChanVerifyDr+0xdc>
        for( uint8_t j = 0; j < 16; j++ )
 8019948:	7b7b      	ldrb	r3, [r7, #13]
 801994a:	3301      	adds	r3, #1
 801994c:	737b      	strb	r3, [r7, #13]
 801994e:	7b7b      	ldrb	r3, [r7, #13]
 8019950:	2b0f      	cmp	r3, #15
 8019952:	d9be      	bls.n	80198d2 <RegionCommonChanVerifyDr+0x44>
    for( uint8_t i = 0, k = 0; i < nbChannels; i += 16, k++ )
 8019954:	7bfb      	ldrb	r3, [r7, #15]
 8019956:	3310      	adds	r3, #16
 8019958:	73fb      	strb	r3, [r7, #15]
 801995a:	7bbb      	ldrb	r3, [r7, #14]
 801995c:	3301      	adds	r3, #1
 801995e:	73bb      	strb	r3, [r7, #14]
 8019960:	7bfa      	ldrb	r2, [r7, #15]
 8019962:	79fb      	ldrb	r3, [r7, #7]
 8019964:	429a      	cmp	r2, r3
 8019966:	d3b1      	bcc.n	80198cc <RegionCommonChanVerifyDr+0x3e>
                }
            }
        }
    }
    return false;
 8019968:	2300      	movs	r3, #0
}
 801996a:	4618      	mov	r0, r3
 801996c:	3710      	adds	r7, #16
 801996e:	46bd      	mov	sp, r7
 8019970:	bd80      	pop	{r7, pc}

08019972 <RegionCommonValueInRange>:

uint8_t RegionCommonValueInRange( int8_t value, int8_t min, int8_t max )
{
 8019972:	b480      	push	{r7}
 8019974:	b083      	sub	sp, #12
 8019976:	af00      	add	r7, sp, #0
 8019978:	4603      	mov	r3, r0
 801997a:	71fb      	strb	r3, [r7, #7]
 801997c:	460b      	mov	r3, r1
 801997e:	71bb      	strb	r3, [r7, #6]
 8019980:	4613      	mov	r3, r2
 8019982:	717b      	strb	r3, [r7, #5]
    if( ( value >= min ) && ( value <= max ) )
 8019984:	f997 2007 	ldrsb.w	r2, [r7, #7]
 8019988:	f997 3006 	ldrsb.w	r3, [r7, #6]
 801998c:	429a      	cmp	r2, r3
 801998e:	db07      	blt.n	80199a0 <RegionCommonValueInRange+0x2e>
 8019990:	f997 2007 	ldrsb.w	r2, [r7, #7]
 8019994:	f997 3005 	ldrsb.w	r3, [r7, #5]
 8019998:	429a      	cmp	r2, r3
 801999a:	dc01      	bgt.n	80199a0 <RegionCommonValueInRange+0x2e>
    {
        return 1;
 801999c:	2301      	movs	r3, #1
 801999e:	e000      	b.n	80199a2 <RegionCommonValueInRange+0x30>
    }
    return 0;
 80199a0:	2300      	movs	r3, #0
}
 80199a2:	4618      	mov	r0, r3
 80199a4:	370c      	adds	r7, #12
 80199a6:	46bd      	mov	sp, r7
 80199a8:	bc80      	pop	{r7}
 80199aa:	4770      	bx	lr

080199ac <RegionCommonChanDisable>:

bool RegionCommonChanDisable( uint16_t* channelsMask, uint8_t id, uint8_t maxChannels )
{
 80199ac:	b480      	push	{r7}
 80199ae:	b085      	sub	sp, #20
 80199b0:	af00      	add	r7, sp, #0
 80199b2:	6078      	str	r0, [r7, #4]
 80199b4:	460b      	mov	r3, r1
 80199b6:	70fb      	strb	r3, [r7, #3]
 80199b8:	4613      	mov	r3, r2
 80199ba:	70bb      	strb	r3, [r7, #2]
    uint8_t index = id / 16;
 80199bc:	78fb      	ldrb	r3, [r7, #3]
 80199be:	091b      	lsrs	r3, r3, #4
 80199c0:	73fb      	strb	r3, [r7, #15]

    if( ( index > ( maxChannels / 16 ) ) || ( id >= maxChannels ) )
 80199c2:	78bb      	ldrb	r3, [r7, #2]
 80199c4:	091b      	lsrs	r3, r3, #4
 80199c6:	b2db      	uxtb	r3, r3
 80199c8:	7bfa      	ldrb	r2, [r7, #15]
 80199ca:	429a      	cmp	r2, r3
 80199cc:	d803      	bhi.n	80199d6 <RegionCommonChanDisable+0x2a>
 80199ce:	78fa      	ldrb	r2, [r7, #3]
 80199d0:	78bb      	ldrb	r3, [r7, #2]
 80199d2:	429a      	cmp	r2, r3
 80199d4:	d301      	bcc.n	80199da <RegionCommonChanDisable+0x2e>
    {
        return false;
 80199d6:	2300      	movs	r3, #0
 80199d8:	e017      	b.n	8019a0a <RegionCommonChanDisable+0x5e>
    }

    // Deactivate channel
    channelsMask[index] &= ~( 1 << ( id % 16 ) );
 80199da:	7bfb      	ldrb	r3, [r7, #15]
 80199dc:	005b      	lsls	r3, r3, #1
 80199de:	687a      	ldr	r2, [r7, #4]
 80199e0:	4413      	add	r3, r2
 80199e2:	881b      	ldrh	r3, [r3, #0]
 80199e4:	b21a      	sxth	r2, r3
 80199e6:	78fb      	ldrb	r3, [r7, #3]
 80199e8:	f003 030f 	and.w	r3, r3, #15
 80199ec:	2101      	movs	r1, #1
 80199ee:	fa01 f303 	lsl.w	r3, r1, r3
 80199f2:	b21b      	sxth	r3, r3
 80199f4:	43db      	mvns	r3, r3
 80199f6:	b21b      	sxth	r3, r3
 80199f8:	4013      	ands	r3, r2
 80199fa:	b219      	sxth	r1, r3
 80199fc:	7bfb      	ldrb	r3, [r7, #15]
 80199fe:	005b      	lsls	r3, r3, #1
 8019a00:	687a      	ldr	r2, [r7, #4]
 8019a02:	4413      	add	r3, r2
 8019a04:	b28a      	uxth	r2, r1
 8019a06:	801a      	strh	r2, [r3, #0]

    return true;
 8019a08:	2301      	movs	r3, #1
}
 8019a0a:	4618      	mov	r0, r3
 8019a0c:	3714      	adds	r7, #20
 8019a0e:	46bd      	mov	sp, r7
 8019a10:	bc80      	pop	{r7}
 8019a12:	4770      	bx	lr

08019a14 <RegionCommonCountChannels>:

uint8_t RegionCommonCountChannels( uint16_t* channelsMask, uint8_t startIdx, uint8_t stopIdx )
{
 8019a14:	b580      	push	{r7, lr}
 8019a16:	b084      	sub	sp, #16
 8019a18:	af00      	add	r7, sp, #0
 8019a1a:	6078      	str	r0, [r7, #4]
 8019a1c:	460b      	mov	r3, r1
 8019a1e:	70fb      	strb	r3, [r7, #3]
 8019a20:	4613      	mov	r3, r2
 8019a22:	70bb      	strb	r3, [r7, #2]
    uint8_t nbChannels = 0;
 8019a24:	2300      	movs	r3, #0
 8019a26:	73fb      	strb	r3, [r7, #15]

    if( channelsMask == NULL )
 8019a28:	687b      	ldr	r3, [r7, #4]
 8019a2a:	2b00      	cmp	r3, #0
 8019a2c:	d101      	bne.n	8019a32 <RegionCommonCountChannels+0x1e>
    {
        return 0;
 8019a2e:	2300      	movs	r3, #0
 8019a30:	e018      	b.n	8019a64 <RegionCommonCountChannels+0x50>
    }

    for( uint8_t i = startIdx; i < stopIdx; i++ )
 8019a32:	78fb      	ldrb	r3, [r7, #3]
 8019a34:	73bb      	strb	r3, [r7, #14]
 8019a36:	e010      	b.n	8019a5a <RegionCommonCountChannels+0x46>
    {
        nbChannels += CountChannels( channelsMask[i], 16 );
 8019a38:	7bbb      	ldrb	r3, [r7, #14]
 8019a3a:	005b      	lsls	r3, r3, #1
 8019a3c:	687a      	ldr	r2, [r7, #4]
 8019a3e:	4413      	add	r3, r2
 8019a40:	881b      	ldrh	r3, [r3, #0]
 8019a42:	2110      	movs	r1, #16
 8019a44:	4618      	mov	r0, r3
 8019a46:	f7ff fef9 	bl	801983c <CountChannels>
 8019a4a:	4603      	mov	r3, r0
 8019a4c:	461a      	mov	r2, r3
 8019a4e:	7bfb      	ldrb	r3, [r7, #15]
 8019a50:	4413      	add	r3, r2
 8019a52:	73fb      	strb	r3, [r7, #15]
    for( uint8_t i = startIdx; i < stopIdx; i++ )
 8019a54:	7bbb      	ldrb	r3, [r7, #14]
 8019a56:	3301      	adds	r3, #1
 8019a58:	73bb      	strb	r3, [r7, #14]
 8019a5a:	7bba      	ldrb	r2, [r7, #14]
 8019a5c:	78bb      	ldrb	r3, [r7, #2]
 8019a5e:	429a      	cmp	r2, r3
 8019a60:	d3ea      	bcc.n	8019a38 <RegionCommonCountChannels+0x24>
    }

    return nbChannels;
 8019a62:	7bfb      	ldrb	r3, [r7, #15]
}
 8019a64:	4618      	mov	r0, r3
 8019a66:	3710      	adds	r7, #16
 8019a68:	46bd      	mov	sp, r7
 8019a6a:	bd80      	pop	{r7, pc}

08019a6c <RegionCommonChanMaskCopy>:

void RegionCommonChanMaskCopy( uint16_t* channelsMaskDest, uint16_t* channelsMaskSrc, uint8_t len )
{
 8019a6c:	b480      	push	{r7}
 8019a6e:	b087      	sub	sp, #28
 8019a70:	af00      	add	r7, sp, #0
 8019a72:	60f8      	str	r0, [r7, #12]
 8019a74:	60b9      	str	r1, [r7, #8]
 8019a76:	4613      	mov	r3, r2
 8019a78:	71fb      	strb	r3, [r7, #7]
    if( ( channelsMaskDest != NULL ) && ( channelsMaskSrc != NULL ) )
 8019a7a:	68fb      	ldr	r3, [r7, #12]
 8019a7c:	2b00      	cmp	r3, #0
 8019a7e:	d016      	beq.n	8019aae <RegionCommonChanMaskCopy+0x42>
 8019a80:	68bb      	ldr	r3, [r7, #8]
 8019a82:	2b00      	cmp	r3, #0
 8019a84:	d013      	beq.n	8019aae <RegionCommonChanMaskCopy+0x42>
    {
        for( uint8_t i = 0; i < len; i++ )
 8019a86:	2300      	movs	r3, #0
 8019a88:	75fb      	strb	r3, [r7, #23]
 8019a8a:	e00c      	b.n	8019aa6 <RegionCommonChanMaskCopy+0x3a>
        {
            channelsMaskDest[i] = channelsMaskSrc[i];
 8019a8c:	7dfb      	ldrb	r3, [r7, #23]
 8019a8e:	005b      	lsls	r3, r3, #1
 8019a90:	68ba      	ldr	r2, [r7, #8]
 8019a92:	441a      	add	r2, r3
 8019a94:	7dfb      	ldrb	r3, [r7, #23]
 8019a96:	005b      	lsls	r3, r3, #1
 8019a98:	68f9      	ldr	r1, [r7, #12]
 8019a9a:	440b      	add	r3, r1
 8019a9c:	8812      	ldrh	r2, [r2, #0]
 8019a9e:	801a      	strh	r2, [r3, #0]
        for( uint8_t i = 0; i < len; i++ )
 8019aa0:	7dfb      	ldrb	r3, [r7, #23]
 8019aa2:	3301      	adds	r3, #1
 8019aa4:	75fb      	strb	r3, [r7, #23]
 8019aa6:	7dfa      	ldrb	r2, [r7, #23]
 8019aa8:	79fb      	ldrb	r3, [r7, #7]
 8019aaa:	429a      	cmp	r2, r3
 8019aac:	d3ee      	bcc.n	8019a8c <RegionCommonChanMaskCopy+0x20>
        }
    }
}
 8019aae:	bf00      	nop
 8019ab0:	371c      	adds	r7, #28
 8019ab2:	46bd      	mov	sp, r7
 8019ab4:	bc80      	pop	{r7}
 8019ab6:	4770      	bx	lr

08019ab8 <RegionCommonSetBandTxDone>:

void RegionCommonSetBandTxDone( Band_t* band, TimerTime_t lastTxAirTime, bool joined, SysTime_t elapsedTimeSinceStartup )
{
 8019ab8:	b082      	sub	sp, #8
 8019aba:	b580      	push	{r7, lr}
 8019abc:	b086      	sub	sp, #24
 8019abe:	af00      	add	r7, sp, #0
 8019ac0:	60f8      	str	r0, [r7, #12]
 8019ac2:	60b9      	str	r1, [r7, #8]
 8019ac4:	627b      	str	r3, [r7, #36]	; 0x24
 8019ac6:	4613      	mov	r3, r2
 8019ac8:	71fb      	strb	r3, [r7, #7]
    // Get the band duty cycle. If not joined, the function either returns the join duty cycle
    // or the band duty cycle, whichever is more restrictive.
    uint16_t dutyCycle = GetDutyCycle( band, joined, elapsedTimeSinceStartup );
 8019aca:	79f9      	ldrb	r1, [r7, #7]
 8019acc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8019ad0:	cb0c      	ldmia	r3, {r2, r3}
 8019ad2:	68f8      	ldr	r0, [r7, #12]
 8019ad4:	f7ff fd8b 	bl	80195ee <GetDutyCycle>
 8019ad8:	4603      	mov	r3, r0
 8019ada:	82fb      	strh	r3, [r7, #22]

    // Reduce with transmission time
    if( band->TimeCredits > ( lastTxAirTime * dutyCycle ) )
 8019adc:	68fb      	ldr	r3, [r7, #12]
 8019ade:	68da      	ldr	r2, [r3, #12]
 8019ae0:	8afb      	ldrh	r3, [r7, #22]
 8019ae2:	68b9      	ldr	r1, [r7, #8]
 8019ae4:	fb01 f303 	mul.w	r3, r1, r3
 8019ae8:	429a      	cmp	r2, r3
 8019aea:	d909      	bls.n	8019b00 <RegionCommonSetBandTxDone+0x48>
    {
        // Reduce time credits by the time of air
        band->TimeCredits -= ( lastTxAirTime * dutyCycle );
 8019aec:	68fb      	ldr	r3, [r7, #12]
 8019aee:	68da      	ldr	r2, [r3, #12]
 8019af0:	8afb      	ldrh	r3, [r7, #22]
 8019af2:	68b9      	ldr	r1, [r7, #8]
 8019af4:	fb01 f303 	mul.w	r3, r1, r3
 8019af8:	1ad2      	subs	r2, r2, r3
 8019afa:	68fb      	ldr	r3, [r7, #12]
 8019afc:	60da      	str	r2, [r3, #12]
    }
    else
    {
        band->TimeCredits = 0;
    }
}
 8019afe:	e002      	b.n	8019b06 <RegionCommonSetBandTxDone+0x4e>
        band->TimeCredits = 0;
 8019b00:	68fb      	ldr	r3, [r7, #12]
 8019b02:	2200      	movs	r2, #0
 8019b04:	60da      	str	r2, [r3, #12]
}
 8019b06:	bf00      	nop
 8019b08:	3718      	adds	r7, #24
 8019b0a:	46bd      	mov	sp, r7
 8019b0c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8019b10:	b002      	add	sp, #8
 8019b12:	4770      	bx	lr

08019b14 <RegionCommonUpdateBandTimeOff>:

TimerTime_t RegionCommonUpdateBandTimeOff( bool joined, Band_t* bands,
                                           uint8_t nbBands, bool dutyCycleEnabled,
                                           bool lastTxIsJoinRequest, SysTime_t elapsedTimeSinceStartup,
                                           TimerTime_t expectedTimeOnAir )
{
 8019b14:	b5f0      	push	{r4, r5, r6, r7, lr}
 8019b16:	b08f      	sub	sp, #60	; 0x3c
 8019b18:	af04      	add	r7, sp, #16
 8019b1a:	6039      	str	r1, [r7, #0]
 8019b1c:	4611      	mov	r1, r2
 8019b1e:	461a      	mov	r2, r3
 8019b20:	4603      	mov	r3, r0
 8019b22:	71fb      	strb	r3, [r7, #7]
 8019b24:	460b      	mov	r3, r1
 8019b26:	71bb      	strb	r3, [r7, #6]
 8019b28:	4613      	mov	r3, r2
 8019b2a:	717b      	strb	r3, [r7, #5]
    TimerTime_t minTimeToWait = TIMERTIME_T_MAX;
 8019b2c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8019b30:	627b      	str	r3, [r7, #36]	; 0x24
    TimerTime_t currentTime = TimerGetCurrentTime( );
 8019b32:	f006 f9ab 	bl	801fe8c <UTIL_TIMER_GetCurrentTime>
 8019b36:	61f8      	str	r0, [r7, #28]
    TimerTime_t creditCosts = 0;
 8019b38:	2300      	movs	r3, #0
 8019b3a:	61bb      	str	r3, [r7, #24]
    uint16_t dutyCycle = 1;
 8019b3c:	2301      	movs	r3, #1
 8019b3e:	82fb      	strh	r3, [r7, #22]
    uint8_t validBands = 0;
 8019b40:	2300      	movs	r3, #0
 8019b42:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

    for( uint8_t i = 0; i < nbBands; i++ )
 8019b46:	2300      	movs	r3, #0
 8019b48:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8019b4c:	e0ba      	b.n	8019cc4 <RegionCommonUpdateBandTimeOff+0x1b0>
    {
        // Synchronization of bands and credits
        dutyCycle = UpdateTimeCredits( &bands[i], joined, dutyCycleEnabled,
 8019b4e:	f897 2022 	ldrb.w	r2, [r7, #34]	; 0x22
 8019b52:	4613      	mov	r3, r2
 8019b54:	005b      	lsls	r3, r3, #1
 8019b56:	4413      	add	r3, r2
 8019b58:	00db      	lsls	r3, r3, #3
 8019b5a:	461a      	mov	r2, r3
 8019b5c:	683b      	ldr	r3, [r7, #0]
 8019b5e:	189c      	adds	r4, r3, r2
 8019b60:	f897 6040 	ldrb.w	r6, [r7, #64]	; 0x40
 8019b64:	797a      	ldrb	r2, [r7, #5]
 8019b66:	79fd      	ldrb	r5, [r7, #7]
 8019b68:	69fb      	ldr	r3, [r7, #28]
 8019b6a:	9302      	str	r3, [sp, #8]
 8019b6c:	46ec      	mov	ip, sp
 8019b6e:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8019b72:	e893 0003 	ldmia.w	r3, {r0, r1}
 8019b76:	e88c 0003 	stmia.w	ip, {r0, r1}
 8019b7a:	4633      	mov	r3, r6
 8019b7c:	4629      	mov	r1, r5
 8019b7e:	4620      	mov	r0, r4
 8019b80:	f7ff fe22 	bl	80197c8 <UpdateTimeCredits>
 8019b84:	4603      	mov	r3, r0
 8019b86:	82fb      	strh	r3, [r7, #22]
                                       lastTxIsJoinRequest, elapsedTimeSinceStartup,
                                       currentTime );

        // Calculate the credit costs for the next transmission
        // with the duty cycle and the expected time on air
        creditCosts = expectedTimeOnAir * dutyCycle;
 8019b88:	8afa      	ldrh	r2, [r7, #22]
 8019b8a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8019b8c:	fb02 f303 	mul.w	r3, r2, r3
 8019b90:	61bb      	str	r3, [r7, #24]

        // Check if the band is ready for transmission. Its ready,
        // when the duty cycle is off, or the TimeCredits of the band
        // is higher than the credit costs for the transmission.
        if( ( bands[i].TimeCredits >= creditCosts ) ||
 8019b92:	f897 2022 	ldrb.w	r2, [r7, #34]	; 0x22
 8019b96:	4613      	mov	r3, r2
 8019b98:	005b      	lsls	r3, r3, #1
 8019b9a:	4413      	add	r3, r2
 8019b9c:	00db      	lsls	r3, r3, #3
 8019b9e:	461a      	mov	r2, r3
 8019ba0:	683b      	ldr	r3, [r7, #0]
 8019ba2:	4413      	add	r3, r2
 8019ba4:	68db      	ldr	r3, [r3, #12]
 8019ba6:	69ba      	ldr	r2, [r7, #24]
 8019ba8:	429a      	cmp	r2, r3
 8019baa:	d908      	bls.n	8019bbe <RegionCommonUpdateBandTimeOff+0xaa>
            ( ( dutyCycleEnabled == false ) && ( joined == true ) ) )
 8019bac:	797b      	ldrb	r3, [r7, #5]
 8019bae:	f083 0301 	eor.w	r3, r3, #1
 8019bb2:	b2db      	uxtb	r3, r3
        if( ( bands[i].TimeCredits >= creditCosts ) ||
 8019bb4:	2b00      	cmp	r3, #0
 8019bb6:	d013      	beq.n	8019be0 <RegionCommonUpdateBandTimeOff+0xcc>
            ( ( dutyCycleEnabled == false ) && ( joined == true ) ) )
 8019bb8:	79fb      	ldrb	r3, [r7, #7]
 8019bba:	2b00      	cmp	r3, #0
 8019bbc:	d010      	beq.n	8019be0 <RegionCommonUpdateBandTimeOff+0xcc>
        {
            bands[i].ReadyForTransmission = true;
 8019bbe:	f897 2022 	ldrb.w	r2, [r7, #34]	; 0x22
 8019bc2:	4613      	mov	r3, r2
 8019bc4:	005b      	lsls	r3, r3, #1
 8019bc6:	4413      	add	r3, r2
 8019bc8:	00db      	lsls	r3, r3, #3
 8019bca:	461a      	mov	r2, r3
 8019bcc:	683b      	ldr	r3, [r7, #0]
 8019bce:	4413      	add	r3, r2
 8019bd0:	2201      	movs	r2, #1
 8019bd2:	751a      	strb	r2, [r3, #20]
            // This band is a potential candidate for an
            // upcoming transmission, so increase the counter.
            validBands++;
 8019bd4:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8019bd8:	3301      	adds	r3, #1
 8019bda:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8019bde:	e06c      	b.n	8019cba <RegionCommonUpdateBandTimeOff+0x1a6>
        }
        else
        {
            // In this case, the band has not enough credits
            // for the next transmission.
            bands[i].ReadyForTransmission = false;
 8019be0:	f897 2022 	ldrb.w	r2, [r7, #34]	; 0x22
 8019be4:	4613      	mov	r3, r2
 8019be6:	005b      	lsls	r3, r3, #1
 8019be8:	4413      	add	r3, r2
 8019bea:	00db      	lsls	r3, r3, #3
 8019bec:	461a      	mov	r2, r3
 8019bee:	683b      	ldr	r3, [r7, #0]
 8019bf0:	4413      	add	r3, r2
 8019bf2:	2200      	movs	r2, #0
 8019bf4:	751a      	strb	r2, [r3, #20]

            if( bands[i].MaxTimeCredits >= creditCosts )
 8019bf6:	f897 2022 	ldrb.w	r2, [r7, #34]	; 0x22
 8019bfa:	4613      	mov	r3, r2
 8019bfc:	005b      	lsls	r3, r3, #1
 8019bfe:	4413      	add	r3, r2
 8019c00:	00db      	lsls	r3, r3, #3
 8019c02:	461a      	mov	r2, r3
 8019c04:	683b      	ldr	r3, [r7, #0]
 8019c06:	4413      	add	r3, r2
 8019c08:	691b      	ldr	r3, [r3, #16]
 8019c0a:	69ba      	ldr	r2, [r7, #24]
 8019c0c:	429a      	cmp	r2, r3
 8019c0e:	d815      	bhi.n	8019c3c <RegionCommonUpdateBandTimeOff+0x128>
                // The band can only be taken into account, if the maximum credits
                // of the band are higher than the credit costs.
                // We calculate the minTimeToWait among the bands which are not
                // ready for transmission and which are potentially available
                // for a transmission in the future.
                minTimeToWait = MIN( minTimeToWait, ( creditCosts - bands[i].TimeCredits ) );
 8019c10:	f897 2022 	ldrb.w	r2, [r7, #34]	; 0x22
 8019c14:	4613      	mov	r3, r2
 8019c16:	005b      	lsls	r3, r3, #1
 8019c18:	4413      	add	r3, r2
 8019c1a:	00db      	lsls	r3, r3, #3
 8019c1c:	461a      	mov	r2, r3
 8019c1e:	683b      	ldr	r3, [r7, #0]
 8019c20:	4413      	add	r3, r2
 8019c22:	68db      	ldr	r3, [r3, #12]
 8019c24:	69ba      	ldr	r2, [r7, #24]
 8019c26:	1ad3      	subs	r3, r2, r3
 8019c28:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8019c2a:	4293      	cmp	r3, r2
 8019c2c:	bf28      	it	cs
 8019c2e:	4613      	movcs	r3, r2
 8019c30:	627b      	str	r3, [r7, #36]	; 0x24
                // This band is a potential candidate for an
                // upcoming transmission (even if its time credits are not enough
                // at the moment), so increase the counter.
                validBands++;
 8019c32:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8019c36:	3301      	adds	r3, #1
 8019c38:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
            }

            // Apply a special calculation if the device is not joined.
            if( joined == false )
 8019c3c:	79fb      	ldrb	r3, [r7, #7]
 8019c3e:	f083 0301 	eor.w	r3, r3, #1
 8019c42:	b2db      	uxtb	r3, r3
 8019c44:	2b00      	cmp	r3, #0
 8019c46:	d038      	beq.n	8019cba <RegionCommonUpdateBandTimeOff+0x1a6>
            {
                SysTime_t backoffTimeRange = {
 8019c48:	2300      	movs	r3, #0
 8019c4a:	60fb      	str	r3, [r7, #12]
 8019c4c:	2300      	movs	r3, #0
 8019c4e:	823b      	strh	r3, [r7, #16]
                    .Seconds    = 0,
                    .SubSeconds = 0,
                };
                // Get the backoff time range based on the duty cycle definition
                if( dutyCycle == BACKOFF_DC_1_HOUR )
 8019c50:	8afb      	ldrh	r3, [r7, #22]
 8019c52:	2b64      	cmp	r3, #100	; 0x64
 8019c54:	d103      	bne.n	8019c5e <RegionCommonUpdateBandTimeOff+0x14a>
                {
                    backoffTimeRange.Seconds = BACKOFF_DUTY_CYCLE_1_HOUR_IN_S;
 8019c56:	f44f 6361 	mov.w	r3, #3600	; 0xe10
 8019c5a:	60fb      	str	r3, [r7, #12]
 8019c5c:	e009      	b.n	8019c72 <RegionCommonUpdateBandTimeOff+0x15e>
                }
                else if( dutyCycle == BACKOFF_DC_10_HOURS )
 8019c5e:	8afb      	ldrh	r3, [r7, #22]
 8019c60:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8019c64:	d103      	bne.n	8019c6e <RegionCommonUpdateBandTimeOff+0x15a>
                {
                    backoffTimeRange.Seconds = BACKOFF_DUTY_CYCLE_10_HOURS_IN_S;
 8019c66:	f649 23b0 	movw	r3, #39600	; 0x9ab0
 8019c6a:	60fb      	str	r3, [r7, #12]
 8019c6c:	e001      	b.n	8019c72 <RegionCommonUpdateBandTimeOff+0x15e>
                }
                else
                {
                    backoffTimeRange.Seconds = BACKOFF_DUTY_CYCLE_24_HOURS_IN_S;
 8019c6e:	4b1e      	ldr	r3, [pc, #120]	; (8019ce8 <RegionCommonUpdateBandTimeOff+0x1d4>)
 8019c70:	60fb      	str	r3, [r7, #12]
                }
                // Calculate the time to wait.
                if( elapsedTimeSinceStartup.Seconds > BACKOFF_DUTY_CYCLE_24_HOURS_IN_S )
 8019c72:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8019c74:	4a1c      	ldr	r2, [pc, #112]	; (8019ce8 <RegionCommonUpdateBandTimeOff+0x1d4>)
 8019c76:	4293      	cmp	r3, r2
 8019c78:	d90e      	bls.n	8019c98 <RegionCommonUpdateBandTimeOff+0x184>
                {
                    backoffTimeRange.Seconds += BACKOFF_24_HOURS_IN_S * ( ( ( elapsedTimeSinceStartup.Seconds - BACKOFF_DUTY_CYCLE_24_HOURS_IN_S ) / BACKOFF_24_HOURS_IN_S ) + 1 );
 8019c7a:	68fa      	ldr	r2, [r7, #12]
 8019c7c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8019c7e:	f5a3 33f6 	sub.w	r3, r3, #125952	; 0x1ec00
 8019c82:	3b30      	subs	r3, #48	; 0x30
 8019c84:	4919      	ldr	r1, [pc, #100]	; (8019cec <RegionCommonUpdateBandTimeOff+0x1d8>)
 8019c86:	fba1 1303 	umull	r1, r3, r1, r3
 8019c8a:	0c1b      	lsrs	r3, r3, #16
 8019c8c:	3301      	adds	r3, #1
 8019c8e:	4918      	ldr	r1, [pc, #96]	; (8019cf0 <RegionCommonUpdateBandTimeOff+0x1dc>)
 8019c90:	fb01 f303 	mul.w	r3, r1, r3
 8019c94:	4413      	add	r3, r2
 8019c96:	60fb      	str	r3, [r7, #12]
                }
                // Calculate the time difference between now and the next range
                backoffTimeRange  = SysTimeSub( backoffTimeRange, elapsedTimeSinceStartup );
 8019c98:	f107 000c 	add.w	r0, r7, #12
 8019c9c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8019c9e:	9300      	str	r3, [sp, #0]
 8019ca0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8019ca2:	f107 020c 	add.w	r2, r7, #12
 8019ca6:	ca06      	ldmia	r2, {r1, r2}
 8019ca8:	f005 f9e7 	bl	801f07a <SysTimeSub>
                minTimeToWait = SysTimeToMs( backoffTimeRange );
 8019cac:	f107 030c 	add.w	r3, r7, #12
 8019cb0:	e893 0003 	ldmia.w	r3, {r0, r1}
 8019cb4:	f005 faa0 	bl	801f1f8 <SysTimeToMs>
 8019cb8:	6278      	str	r0, [r7, #36]	; 0x24
    for( uint8_t i = 0; i < nbBands; i++ )
 8019cba:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
 8019cbe:	3301      	adds	r3, #1
 8019cc0:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8019cc4:	f897 2022 	ldrb.w	r2, [r7, #34]	; 0x22
 8019cc8:	79bb      	ldrb	r3, [r7, #6]
 8019cca:	429a      	cmp	r2, r3
 8019ccc:	f4ff af3f 	bcc.w	8019b4e <RegionCommonUpdateBandTimeOff+0x3a>
            }
        }
    }

    if( validBands == 0 )
 8019cd0:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8019cd4:	2b00      	cmp	r3, #0
 8019cd6:	d102      	bne.n	8019cde <RegionCommonUpdateBandTimeOff+0x1ca>
    {
        // There is no valid band available to handle a transmission
        // in the given DUTY_CYCLE_TIME_PERIOD.
        return TIMERTIME_T_MAX;
 8019cd8:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8019cdc:	e000      	b.n	8019ce0 <RegionCommonUpdateBandTimeOff+0x1cc>
    }
    return minTimeToWait;
 8019cde:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8019ce0:	4618      	mov	r0, r3
 8019ce2:	372c      	adds	r7, #44	; 0x2c
 8019ce4:	46bd      	mov	sp, r7
 8019ce6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8019ce8:	0001ec30 	.word	0x0001ec30
 8019cec:	c22e4507 	.word	0xc22e4507
 8019cf0:	00015180 	.word	0x00015180

08019cf4 <RegionCommonParseLinkAdrReq>:

uint8_t RegionCommonParseLinkAdrReq( uint8_t* payload, RegionCommonLinkAdrParams_t* linkAdrParams )
{
 8019cf4:	b480      	push	{r7}
 8019cf6:	b085      	sub	sp, #20
 8019cf8:	af00      	add	r7, sp, #0
 8019cfa:	6078      	str	r0, [r7, #4]
 8019cfc:	6039      	str	r1, [r7, #0]
    uint8_t retIndex = 0;
 8019cfe:	2300      	movs	r3, #0
 8019d00:	73fb      	strb	r3, [r7, #15]

    if( payload[0] == SRV_MAC_LINK_ADR_REQ )
 8019d02:	687b      	ldr	r3, [r7, #4]
 8019d04:	781b      	ldrb	r3, [r3, #0]
 8019d06:	2b03      	cmp	r3, #3
 8019d08:	d13f      	bne.n	8019d8a <RegionCommonParseLinkAdrReq+0x96>
    {
        // Parse datarate and tx power
        linkAdrParams->Datarate = payload[1];
 8019d0a:	687b      	ldr	r3, [r7, #4]
 8019d0c:	3301      	adds	r3, #1
 8019d0e:	781b      	ldrb	r3, [r3, #0]
 8019d10:	b25a      	sxtb	r2, r3
 8019d12:	683b      	ldr	r3, [r7, #0]
 8019d14:	705a      	strb	r2, [r3, #1]
        linkAdrParams->TxPower = linkAdrParams->Datarate & 0x0F;
 8019d16:	683b      	ldr	r3, [r7, #0]
 8019d18:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8019d1c:	f003 030f 	and.w	r3, r3, #15
 8019d20:	b25a      	sxtb	r2, r3
 8019d22:	683b      	ldr	r3, [r7, #0]
 8019d24:	709a      	strb	r2, [r3, #2]
        linkAdrParams->Datarate = ( linkAdrParams->Datarate >> 4 ) & 0x0F;
 8019d26:	683b      	ldr	r3, [r7, #0]
 8019d28:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8019d2c:	b2db      	uxtb	r3, r3
 8019d2e:	091b      	lsrs	r3, r3, #4
 8019d30:	b2db      	uxtb	r3, r3
 8019d32:	b25a      	sxtb	r2, r3
 8019d34:	683b      	ldr	r3, [r7, #0]
 8019d36:	705a      	strb	r2, [r3, #1]
        // Parse ChMask
        linkAdrParams->ChMask = ( uint16_t )payload[2];
 8019d38:	687b      	ldr	r3, [r7, #4]
 8019d3a:	3302      	adds	r3, #2
 8019d3c:	781b      	ldrb	r3, [r3, #0]
 8019d3e:	b29a      	uxth	r2, r3
 8019d40:	683b      	ldr	r3, [r7, #0]
 8019d42:	809a      	strh	r2, [r3, #4]
        linkAdrParams->ChMask |= ( uint16_t )payload[3] << 8;
 8019d44:	683b      	ldr	r3, [r7, #0]
 8019d46:	889b      	ldrh	r3, [r3, #4]
 8019d48:	b21a      	sxth	r2, r3
 8019d4a:	687b      	ldr	r3, [r7, #4]
 8019d4c:	3303      	adds	r3, #3
 8019d4e:	781b      	ldrb	r3, [r3, #0]
 8019d50:	021b      	lsls	r3, r3, #8
 8019d52:	b21b      	sxth	r3, r3
 8019d54:	4313      	orrs	r3, r2
 8019d56:	b21b      	sxth	r3, r3
 8019d58:	b29a      	uxth	r2, r3
 8019d5a:	683b      	ldr	r3, [r7, #0]
 8019d5c:	809a      	strh	r2, [r3, #4]
        // Parse ChMaskCtrl and nbRep
        linkAdrParams->NbRep = payload[4];
 8019d5e:	687b      	ldr	r3, [r7, #4]
 8019d60:	791a      	ldrb	r2, [r3, #4]
 8019d62:	683b      	ldr	r3, [r7, #0]
 8019d64:	701a      	strb	r2, [r3, #0]
        linkAdrParams->ChMaskCtrl = ( linkAdrParams->NbRep >> 4 ) & 0x07;
 8019d66:	683b      	ldr	r3, [r7, #0]
 8019d68:	781b      	ldrb	r3, [r3, #0]
 8019d6a:	091b      	lsrs	r3, r3, #4
 8019d6c:	b2db      	uxtb	r3, r3
 8019d6e:	f003 0307 	and.w	r3, r3, #7
 8019d72:	b2da      	uxtb	r2, r3
 8019d74:	683b      	ldr	r3, [r7, #0]
 8019d76:	70da      	strb	r2, [r3, #3]
        linkAdrParams->NbRep &= 0x0F;
 8019d78:	683b      	ldr	r3, [r7, #0]
 8019d7a:	781b      	ldrb	r3, [r3, #0]
 8019d7c:	f003 030f 	and.w	r3, r3, #15
 8019d80:	b2da      	uxtb	r2, r3
 8019d82:	683b      	ldr	r3, [r7, #0]
 8019d84:	701a      	strb	r2, [r3, #0]

        // LinkAdrReq has 4 bytes length + 1 byte CMD
        retIndex = 5;
 8019d86:	2305      	movs	r3, #5
 8019d88:	73fb      	strb	r3, [r7, #15]
    }
    return retIndex;
 8019d8a:	7bfb      	ldrb	r3, [r7, #15]
}
 8019d8c:	4618      	mov	r0, r3
 8019d8e:	3714      	adds	r7, #20
 8019d90:	46bd      	mov	sp, r7
 8019d92:	bc80      	pop	{r7}
 8019d94:	4770      	bx	lr

08019d96 <RegionCommonLinkAdrReqVerifyParams>:

uint8_t RegionCommonLinkAdrReqVerifyParams( RegionCommonLinkAdrReqVerifyParams_t* verifyParams, int8_t* dr, int8_t* txPow, uint8_t* nbRep )
{
 8019d96:	b5b0      	push	{r4, r5, r7, lr}
 8019d98:	b088      	sub	sp, #32
 8019d9a:	af02      	add	r7, sp, #8
 8019d9c:	60f8      	str	r0, [r7, #12]
 8019d9e:	60b9      	str	r1, [r7, #8]
 8019da0:	607a      	str	r2, [r7, #4]
 8019da2:	603b      	str	r3, [r7, #0]
    uint8_t status = verifyParams->Status;
 8019da4:	68fb      	ldr	r3, [r7, #12]
 8019da6:	791b      	ldrb	r3, [r3, #4]
 8019da8:	75fb      	strb	r3, [r7, #23]
    int8_t datarate = verifyParams->Datarate;
 8019daa:	68fb      	ldr	r3, [r7, #12]
 8019dac:	799b      	ldrb	r3, [r3, #6]
 8019dae:	75bb      	strb	r3, [r7, #22]
    int8_t txPower = verifyParams->TxPower;
 8019db0:	68fb      	ldr	r3, [r7, #12]
 8019db2:	79db      	ldrb	r3, [r3, #7]
 8019db4:	757b      	strb	r3, [r7, #21]
    int8_t nbRepetitions = verifyParams->NbRep;
 8019db6:	68fb      	ldr	r3, [r7, #12]
 8019db8:	7a1b      	ldrb	r3, [r3, #8]
 8019dba:	753b      	strb	r3, [r7, #20]

    // Handle the case when ADR is off.
    if( verifyParams->AdrEnabled == false )
 8019dbc:	68fb      	ldr	r3, [r7, #12]
 8019dbe:	795b      	ldrb	r3, [r3, #5]
 8019dc0:	f083 0301 	eor.w	r3, r3, #1
 8019dc4:	b2db      	uxtb	r3, r3
 8019dc6:	2b00      	cmp	r3, #0
 8019dc8:	d008      	beq.n	8019ddc <RegionCommonLinkAdrReqVerifyParams+0x46>
    {
        // When ADR is off, we are allowed to change the channels mask
        nbRepetitions = verifyParams->CurrentNbRep;
 8019dca:	68fb      	ldr	r3, [r7, #12]
 8019dcc:	7adb      	ldrb	r3, [r3, #11]
 8019dce:	753b      	strb	r3, [r7, #20]
        datarate =  verifyParams->CurrentDatarate;
 8019dd0:	68fb      	ldr	r3, [r7, #12]
 8019dd2:	7a5b      	ldrb	r3, [r3, #9]
 8019dd4:	75bb      	strb	r3, [r7, #22]
        txPower =  verifyParams->CurrentTxPower;
 8019dd6:	68fb      	ldr	r3, [r7, #12]
 8019dd8:	7a9b      	ldrb	r3, [r3, #10]
 8019dda:	757b      	strb	r3, [r7, #21]
    }

    if( status != 0 )
 8019ddc:	7dfb      	ldrb	r3, [r7, #23]
 8019dde:	2b00      	cmp	r3, #0
 8019de0:	d04a      	beq.n	8019e78 <RegionCommonLinkAdrReqVerifyParams+0xe2>
    {
        // Verify datarate. The variable phyParam. Value contains the minimum allowed datarate.
        if( datarate == 0x0F )
 8019de2:	f997 3016 	ldrsb.w	r3, [r7, #22]
 8019de6:	2b0f      	cmp	r3, #15
 8019de8:	d103      	bne.n	8019df2 <RegionCommonLinkAdrReqVerifyParams+0x5c>
        { // 0xF means that the device MUST ignore that field, and keep the current parameter value.
            datarate =  verifyParams->CurrentDatarate;
 8019dea:	68fb      	ldr	r3, [r7, #12]
 8019dec:	7a5b      	ldrb	r3, [r3, #9]
 8019dee:	75bb      	strb	r3, [r7, #22]
 8019df0:	e01d      	b.n	8019e2e <RegionCommonLinkAdrReqVerifyParams+0x98>
        }
        else if( RegionCommonChanVerifyDr( verifyParams->NbChannels, verifyParams->ChannelsMask, datarate,
 8019df2:	68fb      	ldr	r3, [r7, #12]
 8019df4:	7b18      	ldrb	r0, [r3, #12]
 8019df6:	68fb      	ldr	r3, [r7, #12]
 8019df8:	6919      	ldr	r1, [r3, #16]
 8019dfa:	68fb      	ldr	r3, [r7, #12]
 8019dfc:	f993 5014 	ldrsb.w	r5, [r3, #20]
 8019e00:	68fb      	ldr	r3, [r7, #12]
 8019e02:	f993 3015 	ldrsb.w	r3, [r3, #21]
 8019e06:	68fa      	ldr	r2, [r7, #12]
 8019e08:	6992      	ldr	r2, [r2, #24]
 8019e0a:	f997 4016 	ldrsb.w	r4, [r7, #22]
 8019e0e:	9201      	str	r2, [sp, #4]
 8019e10:	9300      	str	r3, [sp, #0]
 8019e12:	462b      	mov	r3, r5
 8019e14:	4622      	mov	r2, r4
 8019e16:	f7ff fd3a 	bl	801988e <RegionCommonChanVerifyDr>
 8019e1a:	4603      	mov	r3, r0
                                      verifyParams->MinDatarate, verifyParams->MaxDatarate, verifyParams->Channels  ) == false )
 8019e1c:	f083 0301 	eor.w	r3, r3, #1
 8019e20:	b2db      	uxtb	r3, r3
        else if( RegionCommonChanVerifyDr( verifyParams->NbChannels, verifyParams->ChannelsMask, datarate,
 8019e22:	2b00      	cmp	r3, #0
 8019e24:	d003      	beq.n	8019e2e <RegionCommonLinkAdrReqVerifyParams+0x98>
        {
            status &= 0xFD; // Datarate KO
 8019e26:	7dfb      	ldrb	r3, [r7, #23]
 8019e28:	f023 0302 	bic.w	r3, r3, #2
 8019e2c:	75fb      	strb	r3, [r7, #23]
        }

        // Verify tx power
        if( txPower == 0x0F )
 8019e2e:	f997 3015 	ldrsb.w	r3, [r7, #21]
 8019e32:	2b0f      	cmp	r3, #15
 8019e34:	d103      	bne.n	8019e3e <RegionCommonLinkAdrReqVerifyParams+0xa8>
        { // 0xF means that the device MUST ignore that field, and keep the current parameter value.
            txPower =  verifyParams->CurrentTxPower;
 8019e36:	68fb      	ldr	r3, [r7, #12]
 8019e38:	7a9b      	ldrb	r3, [r3, #10]
 8019e3a:	757b      	strb	r3, [r7, #21]
 8019e3c:	e01c      	b.n	8019e78 <RegionCommonLinkAdrReqVerifyParams+0xe2>
        }
        else if( RegionCommonValueInRange( txPower, verifyParams->MaxTxPower, verifyParams->MinTxPower ) == 0 )
 8019e3e:	68fb      	ldr	r3, [r7, #12]
 8019e40:	f993 101d 	ldrsb.w	r1, [r3, #29]
 8019e44:	68fb      	ldr	r3, [r7, #12]
 8019e46:	f993 201c 	ldrsb.w	r2, [r3, #28]
 8019e4a:	f997 3015 	ldrsb.w	r3, [r7, #21]
 8019e4e:	4618      	mov	r0, r3
 8019e50:	f7ff fd8f 	bl	8019972 <RegionCommonValueInRange>
 8019e54:	4603      	mov	r3, r0
 8019e56:	2b00      	cmp	r3, #0
 8019e58:	d10e      	bne.n	8019e78 <RegionCommonLinkAdrReqVerifyParams+0xe2>
        {
            // Verify if the maximum TX power is exceeded
            if( verifyParams->MaxTxPower > txPower )
 8019e5a:	68fb      	ldr	r3, [r7, #12]
 8019e5c:	f993 301d 	ldrsb.w	r3, [r3, #29]
 8019e60:	f997 2015 	ldrsb.w	r2, [r7, #21]
 8019e64:	429a      	cmp	r2, r3
 8019e66:	da03      	bge.n	8019e70 <RegionCommonLinkAdrReqVerifyParams+0xda>
            { // Apply maximum TX power. Accept TX power.
                txPower = verifyParams->MaxTxPower;
 8019e68:	68fb      	ldr	r3, [r7, #12]
 8019e6a:	7f5b      	ldrb	r3, [r3, #29]
 8019e6c:	757b      	strb	r3, [r7, #21]
 8019e6e:	e003      	b.n	8019e78 <RegionCommonLinkAdrReqVerifyParams+0xe2>
            }
            else
            {
                status &= 0xFB; // TxPower KO
 8019e70:	7dfb      	ldrb	r3, [r7, #23]
 8019e72:	f023 0304 	bic.w	r3, r3, #4
 8019e76:	75fb      	strb	r3, [r7, #23]
            }
        }
    }

    // If the status is ok, verify the NbRep
    if( status == 0x07 )
 8019e78:	7dfb      	ldrb	r3, [r7, #23]
 8019e7a:	2b07      	cmp	r3, #7
 8019e7c:	d105      	bne.n	8019e8a <RegionCommonLinkAdrReqVerifyParams+0xf4>
    {
        if( nbRepetitions == 0 )
 8019e7e:	f997 3014 	ldrsb.w	r3, [r7, #20]
 8019e82:	2b00      	cmp	r3, #0
 8019e84:	d101      	bne.n	8019e8a <RegionCommonLinkAdrReqVerifyParams+0xf4>
        { // Set nbRep to the default value of 1.
            nbRepetitions = 1;
 8019e86:	2301      	movs	r3, #1
 8019e88:	753b      	strb	r3, [r7, #20]
        }
    }

    // Apply changes
    *dr = datarate;
 8019e8a:	68bb      	ldr	r3, [r7, #8]
 8019e8c:	7dba      	ldrb	r2, [r7, #22]
 8019e8e:	701a      	strb	r2, [r3, #0]
    *txPow = txPower;
 8019e90:	687b      	ldr	r3, [r7, #4]
 8019e92:	7d7a      	ldrb	r2, [r7, #21]
 8019e94:	701a      	strb	r2, [r3, #0]
    *nbRep = nbRepetitions;
 8019e96:	7d3a      	ldrb	r2, [r7, #20]
 8019e98:	683b      	ldr	r3, [r7, #0]
 8019e9a:	701a      	strb	r2, [r3, #0]

    return status;
 8019e9c:	7dfb      	ldrb	r3, [r7, #23]
}
 8019e9e:	4618      	mov	r0, r3
 8019ea0:	3718      	adds	r7, #24
 8019ea2:	46bd      	mov	sp, r7
 8019ea4:	bdb0      	pop	{r4, r5, r7, pc}
	...

08019ea8 <RegionCommonComputeSymbolTimeLoRa>:

uint32_t RegionCommonComputeSymbolTimeLoRa( uint8_t phyDr, uint32_t bandwidthInHz )
{
 8019ea8:	b480      	push	{r7}
 8019eaa:	b083      	sub	sp, #12
 8019eac:	af00      	add	r7, sp, #0
 8019eae:	4603      	mov	r3, r0
 8019eb0:	6039      	str	r1, [r7, #0]
 8019eb2:	71fb      	strb	r3, [r7, #7]
    return ( 1 << phyDr ) * 1000000 / bandwidthInHz;
 8019eb4:	79fb      	ldrb	r3, [r7, #7]
 8019eb6:	4a06      	ldr	r2, [pc, #24]	; (8019ed0 <RegionCommonComputeSymbolTimeLoRa+0x28>)
 8019eb8:	fa02 f303 	lsl.w	r3, r2, r3
 8019ebc:	461a      	mov	r2, r3
 8019ebe:	683b      	ldr	r3, [r7, #0]
 8019ec0:	fbb2 f3f3 	udiv	r3, r2, r3
}
 8019ec4:	4618      	mov	r0, r3
 8019ec6:	370c      	adds	r7, #12
 8019ec8:	46bd      	mov	sp, r7
 8019eca:	bc80      	pop	{r7}
 8019ecc:	4770      	bx	lr
 8019ece:	bf00      	nop
 8019ed0:	000f4240 	.word	0x000f4240

08019ed4 <RegionCommonComputeRxWindowParameters>:
{
    return 8000 / ( uint32_t )phyDrInKbps; // 1 symbol equals 1 byte
}

void RegionCommonComputeRxWindowParameters( uint32_t tSymbolInUs, uint8_t minRxSymbols, uint32_t rxErrorInMs, uint32_t wakeUpTimeInMs, uint32_t* windowTimeoutInSymbols, int32_t* windowOffsetInMs )
{
 8019ed4:	b480      	push	{r7}
 8019ed6:	b085      	sub	sp, #20
 8019ed8:	af00      	add	r7, sp, #0
 8019eda:	60f8      	str	r0, [r7, #12]
 8019edc:	607a      	str	r2, [r7, #4]
 8019ede:	603b      	str	r3, [r7, #0]
 8019ee0:	460b      	mov	r3, r1
 8019ee2:	72fb      	strb	r3, [r7, #11]
    *windowTimeoutInSymbols = MAX( DIV_CEIL( ( ( 2 * minRxSymbols - 8 ) * tSymbolInUs + 2 * ( rxErrorInMs * 1000 ) ),  tSymbolInUs ), minRxSymbols ); // Computed number of symbols
 8019ee4:	7afa      	ldrb	r2, [r7, #11]
 8019ee6:	7afb      	ldrb	r3, [r7, #11]
 8019ee8:	3b04      	subs	r3, #4
 8019eea:	4619      	mov	r1, r3
 8019eec:	68fb      	ldr	r3, [r7, #12]
 8019eee:	fb03 f101 	mul.w	r1, r3, r1
 8019ef2:	687b      	ldr	r3, [r7, #4]
 8019ef4:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8019ef8:	fb00 f303 	mul.w	r3, r0, r3
 8019efc:	440b      	add	r3, r1
 8019efe:	005b      	lsls	r3, r3, #1
 8019f00:	2b00      	cmp	r3, #0
 8019f02:	d013      	beq.n	8019f2c <RegionCommonComputeRxWindowParameters+0x58>
 8019f04:	7afb      	ldrb	r3, [r7, #11]
 8019f06:	3b04      	subs	r3, #4
 8019f08:	4619      	mov	r1, r3
 8019f0a:	68fb      	ldr	r3, [r7, #12]
 8019f0c:	fb03 f101 	mul.w	r1, r3, r1
 8019f10:	687b      	ldr	r3, [r7, #4]
 8019f12:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8019f16:	fb00 f303 	mul.w	r3, r0, r3
 8019f1a:	440b      	add	r3, r1
 8019f1c:	0059      	lsls	r1, r3, #1
 8019f1e:	68fb      	ldr	r3, [r7, #12]
 8019f20:	440b      	add	r3, r1
 8019f22:	1e59      	subs	r1, r3, #1
 8019f24:	68fb      	ldr	r3, [r7, #12]
 8019f26:	fbb1 f3f3 	udiv	r3, r1, r3
 8019f2a:	e00f      	b.n	8019f4c <RegionCommonComputeRxWindowParameters+0x78>
 8019f2c:	7afb      	ldrb	r3, [r7, #11]
 8019f2e:	3b04      	subs	r3, #4
 8019f30:	4619      	mov	r1, r3
 8019f32:	68fb      	ldr	r3, [r7, #12]
 8019f34:	fb03 f101 	mul.w	r1, r3, r1
 8019f38:	687b      	ldr	r3, [r7, #4]
 8019f3a:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8019f3e:	fb00 f303 	mul.w	r3, r0, r3
 8019f42:	440b      	add	r3, r1
 8019f44:	0059      	lsls	r1, r3, #1
 8019f46:	68fb      	ldr	r3, [r7, #12]
 8019f48:	fbb1 f3f3 	udiv	r3, r1, r3
 8019f4c:	429a      	cmp	r2, r3
 8019f4e:	bf38      	it	cc
 8019f50:	461a      	movcc	r2, r3
 8019f52:	69bb      	ldr	r3, [r7, #24]
 8019f54:	601a      	str	r2, [r3, #0]
    *windowOffsetInMs = ( int32_t )DIV_CEIL( ( int32_t )( 4 * tSymbolInUs ) -
 8019f56:	68fb      	ldr	r3, [r7, #12]
 8019f58:	009b      	lsls	r3, r3, #2
 8019f5a:	4619      	mov	r1, r3
 8019f5c:	69bb      	ldr	r3, [r7, #24]
 8019f5e:	681b      	ldr	r3, [r3, #0]
 8019f60:	68fa      	ldr	r2, [r7, #12]
 8019f62:	fb02 f303 	mul.w	r3, r2, r3
 8019f66:	2b00      	cmp	r3, #0
 8019f68:	d007      	beq.n	8019f7a <RegionCommonComputeRxWindowParameters+0xa6>
 8019f6a:	69bb      	ldr	r3, [r7, #24]
 8019f6c:	681b      	ldr	r3, [r3, #0]
 8019f6e:	68fa      	ldr	r2, [r7, #12]
 8019f70:	fb02 f303 	mul.w	r3, r2, r3
 8019f74:	3301      	adds	r3, #1
 8019f76:	085b      	lsrs	r3, r3, #1
 8019f78:	e005      	b.n	8019f86 <RegionCommonComputeRxWindowParameters+0xb2>
 8019f7a:	69bb      	ldr	r3, [r7, #24]
 8019f7c:	681b      	ldr	r3, [r3, #0]
 8019f7e:	68fa      	ldr	r2, [r7, #12]
 8019f80:	fb02 f303 	mul.w	r3, r2, r3
 8019f84:	085b      	lsrs	r3, r3, #1
 8019f86:	1acb      	subs	r3, r1, r3
 8019f88:	683a      	ldr	r2, [r7, #0]
 8019f8a:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8019f8e:	fb01 f202 	mul.w	r2, r1, r2
 8019f92:	1a9b      	subs	r3, r3, r2
 8019f94:	2b00      	cmp	r3, #0
 8019f96:	dd27      	ble.n	8019fe8 <RegionCommonComputeRxWindowParameters+0x114>
 8019f98:	68fb      	ldr	r3, [r7, #12]
 8019f9a:	009b      	lsls	r3, r3, #2
 8019f9c:	4619      	mov	r1, r3
 8019f9e:	69bb      	ldr	r3, [r7, #24]
 8019fa0:	681b      	ldr	r3, [r3, #0]
 8019fa2:	68fa      	ldr	r2, [r7, #12]
 8019fa4:	fb02 f303 	mul.w	r3, r2, r3
 8019fa8:	2b00      	cmp	r3, #0
 8019faa:	d007      	beq.n	8019fbc <RegionCommonComputeRxWindowParameters+0xe8>
 8019fac:	69bb      	ldr	r3, [r7, #24]
 8019fae:	681b      	ldr	r3, [r3, #0]
 8019fb0:	68fa      	ldr	r2, [r7, #12]
 8019fb2:	fb02 f303 	mul.w	r3, r2, r3
 8019fb6:	3301      	adds	r3, #1
 8019fb8:	085b      	lsrs	r3, r3, #1
 8019fba:	e005      	b.n	8019fc8 <RegionCommonComputeRxWindowParameters+0xf4>
 8019fbc:	69bb      	ldr	r3, [r7, #24]
 8019fbe:	681b      	ldr	r3, [r3, #0]
 8019fc0:	68fa      	ldr	r2, [r7, #12]
 8019fc2:	fb02 f303 	mul.w	r3, r2, r3
 8019fc6:	085b      	lsrs	r3, r3, #1
 8019fc8:	1acb      	subs	r3, r1, r3
 8019fca:	683a      	ldr	r2, [r7, #0]
 8019fcc:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8019fd0:	fb01 f202 	mul.w	r2, r1, r2
 8019fd4:	1a9b      	subs	r3, r3, r2
 8019fd6:	f203 33e7 	addw	r3, r3, #999	; 0x3e7
 8019fda:	4a19      	ldr	r2, [pc, #100]	; (801a040 <RegionCommonComputeRxWindowParameters+0x16c>)
 8019fdc:	fb82 1203 	smull	r1, r2, r2, r3
 8019fe0:	1192      	asrs	r2, r2, #6
 8019fe2:	17db      	asrs	r3, r3, #31
 8019fe4:	1ad3      	subs	r3, r2, r3
 8019fe6:	e024      	b.n	801a032 <RegionCommonComputeRxWindowParameters+0x15e>
 8019fe8:	68fb      	ldr	r3, [r7, #12]
 8019fea:	009b      	lsls	r3, r3, #2
 8019fec:	4619      	mov	r1, r3
 8019fee:	69bb      	ldr	r3, [r7, #24]
 8019ff0:	681b      	ldr	r3, [r3, #0]
 8019ff2:	68fa      	ldr	r2, [r7, #12]
 8019ff4:	fb02 f303 	mul.w	r3, r2, r3
 8019ff8:	2b00      	cmp	r3, #0
 8019ffa:	d007      	beq.n	801a00c <RegionCommonComputeRxWindowParameters+0x138>
 8019ffc:	69bb      	ldr	r3, [r7, #24]
 8019ffe:	681b      	ldr	r3, [r3, #0]
 801a000:	68fa      	ldr	r2, [r7, #12]
 801a002:	fb02 f303 	mul.w	r3, r2, r3
 801a006:	3301      	adds	r3, #1
 801a008:	085b      	lsrs	r3, r3, #1
 801a00a:	e005      	b.n	801a018 <RegionCommonComputeRxWindowParameters+0x144>
 801a00c:	69bb      	ldr	r3, [r7, #24]
 801a00e:	681b      	ldr	r3, [r3, #0]
 801a010:	68fa      	ldr	r2, [r7, #12]
 801a012:	fb02 f303 	mul.w	r3, r2, r3
 801a016:	085b      	lsrs	r3, r3, #1
 801a018:	1acb      	subs	r3, r1, r3
 801a01a:	683a      	ldr	r2, [r7, #0]
 801a01c:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 801a020:	fb01 f202 	mul.w	r2, r1, r2
 801a024:	1a9b      	subs	r3, r3, r2
 801a026:	4a06      	ldr	r2, [pc, #24]	; (801a040 <RegionCommonComputeRxWindowParameters+0x16c>)
 801a028:	fb82 1203 	smull	r1, r2, r2, r3
 801a02c:	1192      	asrs	r2, r2, #6
 801a02e:	17db      	asrs	r3, r3, #31
 801a030:	1ad3      	subs	r3, r2, r3
 801a032:	69fa      	ldr	r2, [r7, #28]
 801a034:	6013      	str	r3, [r2, #0]
                                               ( int32_t )DIV_CEIL( ( *windowTimeoutInSymbols * tSymbolInUs ), 2 ) -
                                               ( int32_t )( wakeUpTimeInMs * 1000 ), 1000 );
}
 801a036:	bf00      	nop
 801a038:	3714      	adds	r7, #20
 801a03a:	46bd      	mov	sp, r7
 801a03c:	bc80      	pop	{r7}
 801a03e:	4770      	bx	lr
 801a040:	10624dd3 	.word	0x10624dd3

0801a044 <RegionCommonComputeTxPower>:

int8_t RegionCommonComputeTxPower( int8_t txPowerIndex, float maxEirp, float antennaGain )
{
 801a044:	b580      	push	{r7, lr}
 801a046:	b086      	sub	sp, #24
 801a048:	af00      	add	r7, sp, #0
 801a04a:	4603      	mov	r3, r0
 801a04c:	60b9      	str	r1, [r7, #8]
 801a04e:	607a      	str	r2, [r7, #4]
 801a050:	73fb      	strb	r3, [r7, #15]
    int8_t phyTxPower = 0;
 801a052:	2300      	movs	r3, #0
 801a054:	75fb      	strb	r3, [r7, #23]

    phyTxPower = ( int8_t )floor( ( maxEirp - ( txPowerIndex * 2U ) ) - antennaGain );
 801a056:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801a05a:	005b      	lsls	r3, r3, #1
 801a05c:	4618      	mov	r0, r3
 801a05e:	f7e6 fe6b 	bl	8000d38 <__aeabi_ui2f>
 801a062:	4603      	mov	r3, r0
 801a064:	4619      	mov	r1, r3
 801a066:	68b8      	ldr	r0, [r7, #8]
 801a068:	f7e6 fdb4 	bl	8000bd4 <__aeabi_fsub>
 801a06c:	4603      	mov	r3, r0
 801a06e:	6879      	ldr	r1, [r7, #4]
 801a070:	4618      	mov	r0, r3
 801a072:	f7e6 fdaf 	bl	8000bd4 <__aeabi_fsub>
 801a076:	4603      	mov	r3, r0
 801a078:	4618      	mov	r0, r3
 801a07a:	f7e6 fa3d 	bl	80004f8 <__aeabi_f2d>
 801a07e:	4602      	mov	r2, r0
 801a080:	460b      	mov	r3, r1
 801a082:	4610      	mov	r0, r2
 801a084:	4619      	mov	r1, r3
 801a086:	f006 fa6b 	bl	8020560 <floor>
 801a08a:	4602      	mov	r2, r0
 801a08c:	460b      	mov	r3, r1
 801a08e:	4610      	mov	r0, r2
 801a090:	4619      	mov	r1, r3
 801a092:	f7e6 fd23 	bl	8000adc <__aeabi_d2iz>
 801a096:	4603      	mov	r3, r0
 801a098:	75fb      	strb	r3, [r7, #23]

    return phyTxPower;
 801a09a:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 801a09e:	4618      	mov	r0, r3
 801a0a0:	3718      	adds	r7, #24
 801a0a2:	46bd      	mov	sp, r7
 801a0a4:	bd80      	pop	{r7, pc}

0801a0a6 <RegionCommonCountNbOfEnabledChannels>:
    MW_LOG(TS_ON, VLEVEL_M, "RX_BC on freq %d Hz at DR %d\r\n", rxBeaconSetupParams->Frequency, rxBeaconSetupParams->BeaconDatarate );
}

void RegionCommonCountNbOfEnabledChannels( RegionCommonCountNbOfEnabledChannelsParams_t* countNbOfEnabledChannelsParams,
                                           uint8_t* enabledChannels, uint8_t* nbEnabledChannels, uint8_t* nbRestrictedChannels )
{
 801a0a6:	b590      	push	{r4, r7, lr}
 801a0a8:	b087      	sub	sp, #28
 801a0aa:	af00      	add	r7, sp, #0
 801a0ac:	60f8      	str	r0, [r7, #12]
 801a0ae:	60b9      	str	r1, [r7, #8]
 801a0b0:	607a      	str	r2, [r7, #4]
 801a0b2:	603b      	str	r3, [r7, #0]
    uint8_t nbChannelCount = 0;
 801a0b4:	2300      	movs	r3, #0
 801a0b6:	75fb      	strb	r3, [r7, #23]
    uint8_t nbRestrictedChannelsCount = 0;
 801a0b8:	2300      	movs	r3, #0
 801a0ba:	75bb      	strb	r3, [r7, #22]

    for( uint8_t i = 0, k = 0; i < countNbOfEnabledChannelsParams->MaxNbChannels; i += 16, k++ )
 801a0bc:	2300      	movs	r3, #0
 801a0be:	757b      	strb	r3, [r7, #21]
 801a0c0:	2300      	movs	r3, #0
 801a0c2:	753b      	strb	r3, [r7, #20]
 801a0c4:	e09c      	b.n	801a200 <RegionCommonCountNbOfEnabledChannels+0x15a>
    {
        for( uint8_t j = 0; j < 16; j++ )
 801a0c6:	2300      	movs	r3, #0
 801a0c8:	74fb      	strb	r3, [r7, #19]
 801a0ca:	e08f      	b.n	801a1ec <RegionCommonCountNbOfEnabledChannels+0x146>
        {
            if( ( countNbOfEnabledChannelsParams->ChannelsMask[k] & ( 1 << j ) ) != 0 )
 801a0cc:	68fb      	ldr	r3, [r7, #12]
 801a0ce:	685a      	ldr	r2, [r3, #4]
 801a0d0:	7d3b      	ldrb	r3, [r7, #20]
 801a0d2:	005b      	lsls	r3, r3, #1
 801a0d4:	4413      	add	r3, r2
 801a0d6:	881b      	ldrh	r3, [r3, #0]
 801a0d8:	461a      	mov	r2, r3
 801a0da:	7cfb      	ldrb	r3, [r7, #19]
 801a0dc:	fa42 f303 	asr.w	r3, r2, r3
 801a0e0:	f003 0301 	and.w	r3, r3, #1
 801a0e4:	2b00      	cmp	r3, #0
 801a0e6:	d07e      	beq.n	801a1e6 <RegionCommonCountNbOfEnabledChannels+0x140>
            {
                if( countNbOfEnabledChannelsParams->Channels[i + j].Frequency == 0 )
 801a0e8:	68fb      	ldr	r3, [r7, #12]
 801a0ea:	689a      	ldr	r2, [r3, #8]
 801a0ec:	7d79      	ldrb	r1, [r7, #21]
 801a0ee:	7cfb      	ldrb	r3, [r7, #19]
 801a0f0:	440b      	add	r3, r1
 801a0f2:	4619      	mov	r1, r3
 801a0f4:	460b      	mov	r3, r1
 801a0f6:	005b      	lsls	r3, r3, #1
 801a0f8:	440b      	add	r3, r1
 801a0fa:	009b      	lsls	r3, r3, #2
 801a0fc:	4413      	add	r3, r2
 801a0fe:	681b      	ldr	r3, [r3, #0]
 801a100:	2b00      	cmp	r3, #0
 801a102:	d06b      	beq.n	801a1dc <RegionCommonCountNbOfEnabledChannels+0x136>
                { // Check if the channel is enabled
                    continue;
                }
                if( ( countNbOfEnabledChannelsParams->Joined == false ) &&
 801a104:	68fb      	ldr	r3, [r7, #12]
 801a106:	781b      	ldrb	r3, [r3, #0]
 801a108:	f083 0301 	eor.w	r3, r3, #1
 801a10c:	b2db      	uxtb	r3, r3
 801a10e:	2b00      	cmp	r3, #0
 801a110:	d011      	beq.n	801a136 <RegionCommonCountNbOfEnabledChannels+0x90>
                    ( countNbOfEnabledChannelsParams->JoinChannels != NULL ) )
 801a112:	68fb      	ldr	r3, [r7, #12]
 801a114:	695b      	ldr	r3, [r3, #20]
                if( ( countNbOfEnabledChannelsParams->Joined == false ) &&
 801a116:	2b00      	cmp	r3, #0
 801a118:	d00d      	beq.n	801a136 <RegionCommonCountNbOfEnabledChannels+0x90>
                {
                    if( ( countNbOfEnabledChannelsParams->JoinChannels[k] & ( 1 << j ) ) == 0 )
 801a11a:	68fb      	ldr	r3, [r7, #12]
 801a11c:	695a      	ldr	r2, [r3, #20]
 801a11e:	7d3b      	ldrb	r3, [r7, #20]
 801a120:	005b      	lsls	r3, r3, #1
 801a122:	4413      	add	r3, r2
 801a124:	881b      	ldrh	r3, [r3, #0]
 801a126:	461a      	mov	r2, r3
 801a128:	7cfb      	ldrb	r3, [r7, #19]
 801a12a:	fa42 f303 	asr.w	r3, r2, r3
 801a12e:	f003 0301 	and.w	r3, r3, #1
 801a132:	2b00      	cmp	r3, #0
 801a134:	d054      	beq.n	801a1e0 <RegionCommonCountNbOfEnabledChannels+0x13a>
                    {
                        continue;
                    }
                }
                if( RegionCommonValueInRange( countNbOfEnabledChannelsParams->Datarate,
 801a136:	68fb      	ldr	r3, [r7, #12]
 801a138:	785b      	ldrb	r3, [r3, #1]
 801a13a:	b258      	sxtb	r0, r3
                                              countNbOfEnabledChannelsParams->Channels[i + j].DrRange.Fields.Min,
 801a13c:	68fb      	ldr	r3, [r7, #12]
 801a13e:	689a      	ldr	r2, [r3, #8]
 801a140:	7d79      	ldrb	r1, [r7, #21]
 801a142:	7cfb      	ldrb	r3, [r7, #19]
 801a144:	440b      	add	r3, r1
 801a146:	4619      	mov	r1, r3
 801a148:	460b      	mov	r3, r1
 801a14a:	005b      	lsls	r3, r3, #1
 801a14c:	440b      	add	r3, r1
 801a14e:	009b      	lsls	r3, r3, #2
 801a150:	4413      	add	r3, r2
 801a152:	7a1b      	ldrb	r3, [r3, #8]
 801a154:	f343 0303 	sbfx	r3, r3, #0, #4
 801a158:	b25b      	sxtb	r3, r3
                if( RegionCommonValueInRange( countNbOfEnabledChannelsParams->Datarate,
 801a15a:	461c      	mov	r4, r3
                                              countNbOfEnabledChannelsParams->Channels[i + j].DrRange.Fields.Max ) == false )
 801a15c:	68fb      	ldr	r3, [r7, #12]
 801a15e:	689a      	ldr	r2, [r3, #8]
 801a160:	7d79      	ldrb	r1, [r7, #21]
 801a162:	7cfb      	ldrb	r3, [r7, #19]
 801a164:	440b      	add	r3, r1
 801a166:	4619      	mov	r1, r3
 801a168:	460b      	mov	r3, r1
 801a16a:	005b      	lsls	r3, r3, #1
 801a16c:	440b      	add	r3, r1
 801a16e:	009b      	lsls	r3, r3, #2
 801a170:	4413      	add	r3, r2
 801a172:	7a1b      	ldrb	r3, [r3, #8]
 801a174:	f343 1303 	sbfx	r3, r3, #4, #4
 801a178:	b25b      	sxtb	r3, r3
                if( RegionCommonValueInRange( countNbOfEnabledChannelsParams->Datarate,
 801a17a:	461a      	mov	r2, r3
 801a17c:	4621      	mov	r1, r4
 801a17e:	f7ff fbf8 	bl	8019972 <RegionCommonValueInRange>
 801a182:	4603      	mov	r3, r0
 801a184:	2b00      	cmp	r3, #0
 801a186:	d02d      	beq.n	801a1e4 <RegionCommonCountNbOfEnabledChannels+0x13e>
                { // Check if the current channel selection supports the given datarate
                    continue;
                }
                if( countNbOfEnabledChannelsParams->Bands[countNbOfEnabledChannelsParams->Channels[i + j].Band].ReadyForTransmission == false )
 801a188:	68fb      	ldr	r3, [r7, #12]
 801a18a:	68da      	ldr	r2, [r3, #12]
 801a18c:	68fb      	ldr	r3, [r7, #12]
 801a18e:	6899      	ldr	r1, [r3, #8]
 801a190:	7d78      	ldrb	r0, [r7, #21]
 801a192:	7cfb      	ldrb	r3, [r7, #19]
 801a194:	4403      	add	r3, r0
 801a196:	4618      	mov	r0, r3
 801a198:	4603      	mov	r3, r0
 801a19a:	005b      	lsls	r3, r3, #1
 801a19c:	4403      	add	r3, r0
 801a19e:	009b      	lsls	r3, r3, #2
 801a1a0:	440b      	add	r3, r1
 801a1a2:	7a5b      	ldrb	r3, [r3, #9]
 801a1a4:	4619      	mov	r1, r3
 801a1a6:	460b      	mov	r3, r1
 801a1a8:	005b      	lsls	r3, r3, #1
 801a1aa:	440b      	add	r3, r1
 801a1ac:	00db      	lsls	r3, r3, #3
 801a1ae:	4413      	add	r3, r2
 801a1b0:	7d1b      	ldrb	r3, [r3, #20]
 801a1b2:	f083 0301 	eor.w	r3, r3, #1
 801a1b6:	b2db      	uxtb	r3, r3
 801a1b8:	2b00      	cmp	r3, #0
 801a1ba:	d003      	beq.n	801a1c4 <RegionCommonCountNbOfEnabledChannels+0x11e>
                { // Check if the band is available for transmission
                    nbRestrictedChannelsCount++;
 801a1bc:	7dbb      	ldrb	r3, [r7, #22]
 801a1be:	3301      	adds	r3, #1
 801a1c0:	75bb      	strb	r3, [r7, #22]
                    continue;
 801a1c2:	e010      	b.n	801a1e6 <RegionCommonCountNbOfEnabledChannels+0x140>
                }
                enabledChannels[nbChannelCount++] = i + j;
 801a1c4:	7dfb      	ldrb	r3, [r7, #23]
 801a1c6:	1c5a      	adds	r2, r3, #1
 801a1c8:	75fa      	strb	r2, [r7, #23]
 801a1ca:	461a      	mov	r2, r3
 801a1cc:	68bb      	ldr	r3, [r7, #8]
 801a1ce:	4413      	add	r3, r2
 801a1d0:	7d79      	ldrb	r1, [r7, #21]
 801a1d2:	7cfa      	ldrb	r2, [r7, #19]
 801a1d4:	440a      	add	r2, r1
 801a1d6:	b2d2      	uxtb	r2, r2
 801a1d8:	701a      	strb	r2, [r3, #0]
 801a1da:	e004      	b.n	801a1e6 <RegionCommonCountNbOfEnabledChannels+0x140>
                    continue;
 801a1dc:	bf00      	nop
 801a1de:	e002      	b.n	801a1e6 <RegionCommonCountNbOfEnabledChannels+0x140>
                        continue;
 801a1e0:	bf00      	nop
 801a1e2:	e000      	b.n	801a1e6 <RegionCommonCountNbOfEnabledChannels+0x140>
                    continue;
 801a1e4:	bf00      	nop
        for( uint8_t j = 0; j < 16; j++ )
 801a1e6:	7cfb      	ldrb	r3, [r7, #19]
 801a1e8:	3301      	adds	r3, #1
 801a1ea:	74fb      	strb	r3, [r7, #19]
 801a1ec:	7cfb      	ldrb	r3, [r7, #19]
 801a1ee:	2b0f      	cmp	r3, #15
 801a1f0:	f67f af6c 	bls.w	801a0cc <RegionCommonCountNbOfEnabledChannels+0x26>
    for( uint8_t i = 0, k = 0; i < countNbOfEnabledChannelsParams->MaxNbChannels; i += 16, k++ )
 801a1f4:	7d7b      	ldrb	r3, [r7, #21]
 801a1f6:	3310      	adds	r3, #16
 801a1f8:	757b      	strb	r3, [r7, #21]
 801a1fa:	7d3b      	ldrb	r3, [r7, #20]
 801a1fc:	3301      	adds	r3, #1
 801a1fe:	753b      	strb	r3, [r7, #20]
 801a200:	7d7b      	ldrb	r3, [r7, #21]
 801a202:	b29a      	uxth	r2, r3
 801a204:	68fb      	ldr	r3, [r7, #12]
 801a206:	8a1b      	ldrh	r3, [r3, #16]
 801a208:	429a      	cmp	r2, r3
 801a20a:	f4ff af5c 	bcc.w	801a0c6 <RegionCommonCountNbOfEnabledChannels+0x20>
            }
        }
    }
    *nbEnabledChannels = nbChannelCount;
 801a20e:	687b      	ldr	r3, [r7, #4]
 801a210:	7dfa      	ldrb	r2, [r7, #23]
 801a212:	701a      	strb	r2, [r3, #0]
    *nbRestrictedChannels = nbRestrictedChannelsCount;
 801a214:	683b      	ldr	r3, [r7, #0]
 801a216:	7dba      	ldrb	r2, [r7, #22]
 801a218:	701a      	strb	r2, [r3, #0]
}
 801a21a:	bf00      	nop
 801a21c:	371c      	adds	r7, #28
 801a21e:	46bd      	mov	sp, r7
 801a220:	bd90      	pop	{r4, r7, pc}

0801a222 <RegionCommonIdentifyChannels>:

LoRaMacStatus_t RegionCommonIdentifyChannels( RegionCommonIdentifyChannelsParam_t* identifyChannelsParam,
                                              TimerTime_t* aggregatedTimeOff, uint8_t* enabledChannels,
                                              uint8_t* nbEnabledChannels, uint8_t* nbRestrictedChannels,
                                              TimerTime_t* nextTxDelay )
{
 801a222:	b5f0      	push	{r4, r5, r6, r7, lr}
 801a224:	b08b      	sub	sp, #44	; 0x2c
 801a226:	af04      	add	r7, sp, #16
 801a228:	60f8      	str	r0, [r7, #12]
 801a22a:	60b9      	str	r1, [r7, #8]
 801a22c:	607a      	str	r2, [r7, #4]
 801a22e:	603b      	str	r3, [r7, #0]
    TimerTime_t elapsed = TimerGetElapsedTime( identifyChannelsParam->LastAggrTx );
 801a230:	68fb      	ldr	r3, [r7, #12]
 801a232:	685b      	ldr	r3, [r3, #4]
 801a234:	4618      	mov	r0, r3
 801a236:	f005 fe3b 	bl	801feb0 <UTIL_TIMER_GetElapsedTime>
 801a23a:	6178      	str	r0, [r7, #20]
    *nextTxDelay = identifyChannelsParam->AggrTimeOff - elapsed;
 801a23c:	68fb      	ldr	r3, [r7, #12]
 801a23e:	681a      	ldr	r2, [r3, #0]
 801a240:	697b      	ldr	r3, [r7, #20]
 801a242:	1ad2      	subs	r2, r2, r3
 801a244:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801a246:	601a      	str	r2, [r3, #0]
    *nbRestrictedChannels = 1;
 801a248:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801a24a:	2201      	movs	r2, #1
 801a24c:	701a      	strb	r2, [r3, #0]
    *nbEnabledChannels = 0;
 801a24e:	683b      	ldr	r3, [r7, #0]
 801a250:	2200      	movs	r2, #0
 801a252:	701a      	strb	r2, [r3, #0]

    if( ( identifyChannelsParam->LastAggrTx == 0 ) ||
 801a254:	68fb      	ldr	r3, [r7, #12]
 801a256:	685b      	ldr	r3, [r3, #4]
 801a258:	2b00      	cmp	r3, #0
 801a25a:	d004      	beq.n	801a266 <RegionCommonIdentifyChannels+0x44>
        ( identifyChannelsParam->AggrTimeOff <= elapsed ) )
 801a25c:	68fb      	ldr	r3, [r7, #12]
 801a25e:	681b      	ldr	r3, [r3, #0]
    if( ( identifyChannelsParam->LastAggrTx == 0 ) ||
 801a260:	697a      	ldr	r2, [r7, #20]
 801a262:	429a      	cmp	r2, r3
 801a264:	d32b      	bcc.n	801a2be <RegionCommonIdentifyChannels+0x9c>
    {
        // Reset Aggregated time off
        *aggregatedTimeOff = 0;
 801a266:	68bb      	ldr	r3, [r7, #8]
 801a268:	2200      	movs	r2, #0
 801a26a:	601a      	str	r2, [r3, #0]

        // Update bands Time OFF
        *nextTxDelay = RegionCommonUpdateBandTimeOff( identifyChannelsParam->CountNbOfEnabledChannelsParam->Joined,
 801a26c:	68fb      	ldr	r3, [r7, #12]
 801a26e:	69db      	ldr	r3, [r3, #28]
 801a270:	781c      	ldrb	r4, [r3, #0]
                                                      identifyChannelsParam->CountNbOfEnabledChannelsParam->Bands,
 801a272:	68fb      	ldr	r3, [r7, #12]
 801a274:	69db      	ldr	r3, [r3, #28]
        *nextTxDelay = RegionCommonUpdateBandTimeOff( identifyChannelsParam->CountNbOfEnabledChannelsParam->Joined,
 801a276:	68dd      	ldr	r5, [r3, #12]
 801a278:	68fb      	ldr	r3, [r7, #12]
 801a27a:	7a5e      	ldrb	r6, [r3, #9]
 801a27c:	68fb      	ldr	r3, [r7, #12]
 801a27e:	f893 c008 	ldrb.w	ip, [r3, #8]
 801a282:	68fb      	ldr	r3, [r7, #12]
 801a284:	7d1b      	ldrb	r3, [r3, #20]
 801a286:	68fa      	ldr	r2, [r7, #12]
 801a288:	6992      	ldr	r2, [r2, #24]
 801a28a:	9203      	str	r2, [sp, #12]
 801a28c:	68fa      	ldr	r2, [r7, #12]
 801a28e:	f10d 0e04 	add.w	lr, sp, #4
 801a292:	320c      	adds	r2, #12
 801a294:	e892 0003 	ldmia.w	r2, {r0, r1}
 801a298:	e88e 0003 	stmia.w	lr, {r0, r1}
 801a29c:	9300      	str	r3, [sp, #0]
 801a29e:	4663      	mov	r3, ip
 801a2a0:	4632      	mov	r2, r6
 801a2a2:	4629      	mov	r1, r5
 801a2a4:	4620      	mov	r0, r4
 801a2a6:	f7ff fc35 	bl	8019b14 <RegionCommonUpdateBandTimeOff>
 801a2aa:	4602      	mov	r2, r0
 801a2ac:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801a2ae:	601a      	str	r2, [r3, #0]
                                                      identifyChannelsParam->DutyCycleEnabled,
                                                      identifyChannelsParam->LastTxIsJoinRequest,
                                                      identifyChannelsParam->ElapsedTimeSinceStartUp,
                                                      identifyChannelsParam->ExpectedTimeOnAir );

        RegionCommonCountNbOfEnabledChannels( identifyChannelsParam->CountNbOfEnabledChannelsParam, enabledChannels,
 801a2b0:	68fb      	ldr	r3, [r7, #12]
 801a2b2:	69d8      	ldr	r0, [r3, #28]
 801a2b4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801a2b6:	683a      	ldr	r2, [r7, #0]
 801a2b8:	6879      	ldr	r1, [r7, #4]
 801a2ba:	f7ff fef4 	bl	801a0a6 <RegionCommonCountNbOfEnabledChannels>
                                              nbEnabledChannels, nbRestrictedChannels );
    }

    if( *nbEnabledChannels > 0 )
 801a2be:	683b      	ldr	r3, [r7, #0]
 801a2c0:	781b      	ldrb	r3, [r3, #0]
 801a2c2:	2b00      	cmp	r3, #0
 801a2c4:	d004      	beq.n	801a2d0 <RegionCommonIdentifyChannels+0xae>
    {
        *nextTxDelay = 0;
 801a2c6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801a2c8:	2200      	movs	r2, #0
 801a2ca:	601a      	str	r2, [r3, #0]
        return LORAMAC_STATUS_OK;
 801a2cc:	2300      	movs	r3, #0
 801a2ce:	e006      	b.n	801a2de <RegionCommonIdentifyChannels+0xbc>
    }
    else if( *nbRestrictedChannels > 0 )
 801a2d0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801a2d2:	781b      	ldrb	r3, [r3, #0]
 801a2d4:	2b00      	cmp	r3, #0
 801a2d6:	d001      	beq.n	801a2dc <RegionCommonIdentifyChannels+0xba>
    {
        return LORAMAC_STATUS_DUTYCYCLE_RESTRICTED;
 801a2d8:	230b      	movs	r3, #11
 801a2da:	e000      	b.n	801a2de <RegionCommonIdentifyChannels+0xbc>
    }
    else
    {
        return LORAMAC_STATUS_NO_CHANNEL_FOUND;
 801a2dc:	230c      	movs	r3, #12
    }
}
 801a2de:	4618      	mov	r0, r3
 801a2e0:	371c      	adds	r7, #28
 801a2e2:	46bd      	mov	sp, r7
 801a2e4:	bdf0      	pop	{r4, r5, r6, r7, pc}

0801a2e6 <RegionCommonGetNextLowerTxDr>:

int8_t RegionCommonGetNextLowerTxDr( RegionCommonGetNextLowerTxDrParams_t *params )
{
 801a2e6:	b5b0      	push	{r4, r5, r7, lr}
 801a2e8:	b086      	sub	sp, #24
 801a2ea:	af02      	add	r7, sp, #8
 801a2ec:	6078      	str	r0, [r7, #4]
    int8_t drLocal = params->CurrentDr;
 801a2ee:	687b      	ldr	r3, [r7, #4]
 801a2f0:	781b      	ldrb	r3, [r3, #0]
 801a2f2:	73fb      	strb	r3, [r7, #15]

    if( params->CurrentDr == params->MinDr )
 801a2f4:	687b      	ldr	r3, [r7, #4]
 801a2f6:	f993 2000 	ldrsb.w	r2, [r3]
 801a2fa:	687b      	ldr	r3, [r7, #4]
 801a2fc:	f993 3002 	ldrsb.w	r3, [r3, #2]
 801a300:	429a      	cmp	r2, r3
 801a302:	d103      	bne.n	801a30c <RegionCommonGetNextLowerTxDr+0x26>
    {
        return params->MinDr;
 801a304:	687b      	ldr	r3, [r7, #4]
 801a306:	f993 3002 	ldrsb.w	r3, [r3, #2]
 801a30a:	e026      	b.n	801a35a <RegionCommonGetNextLowerTxDr+0x74>
    }
    else
    {
        do
        {
            drLocal = ( drLocal - 1 );
 801a30c:	7bfb      	ldrb	r3, [r7, #15]
 801a30e:	3b01      	subs	r3, #1
 801a310:	b2db      	uxtb	r3, r3
 801a312:	73fb      	strb	r3, [r7, #15]
        } while( ( drLocal != params->MinDr ) &&
 801a314:	687b      	ldr	r3, [r7, #4]
 801a316:	f993 3002 	ldrsb.w	r3, [r3, #2]
 801a31a:	f997 200f 	ldrsb.w	r2, [r7, #15]
 801a31e:	429a      	cmp	r2, r3
 801a320:	d019      	beq.n	801a356 <RegionCommonGetNextLowerTxDr+0x70>
                 ( RegionCommonChanVerifyDr( params->NbChannels, params->ChannelsMask, drLocal, params->MinDr, params->MaxDr, params->Channels  ) == false ) );
 801a322:	687b      	ldr	r3, [r7, #4]
 801a324:	78d8      	ldrb	r0, [r3, #3]
 801a326:	687b      	ldr	r3, [r7, #4]
 801a328:	6859      	ldr	r1, [r3, #4]
 801a32a:	687b      	ldr	r3, [r7, #4]
 801a32c:	f993 5002 	ldrsb.w	r5, [r3, #2]
 801a330:	687b      	ldr	r3, [r7, #4]
 801a332:	f993 3001 	ldrsb.w	r3, [r3, #1]
 801a336:	687a      	ldr	r2, [r7, #4]
 801a338:	6892      	ldr	r2, [r2, #8]
 801a33a:	f997 400f 	ldrsb.w	r4, [r7, #15]
 801a33e:	9201      	str	r2, [sp, #4]
 801a340:	9300      	str	r3, [sp, #0]
 801a342:	462b      	mov	r3, r5
 801a344:	4622      	mov	r2, r4
 801a346:	f7ff faa2 	bl	801988e <RegionCommonChanVerifyDr>
 801a34a:	4603      	mov	r3, r0
 801a34c:	f083 0301 	eor.w	r3, r3, #1
 801a350:	b2db      	uxtb	r3, r3
        } while( ( drLocal != params->MinDr ) &&
 801a352:	2b00      	cmp	r3, #0
 801a354:	d1da      	bne.n	801a30c <RegionCommonGetNextLowerTxDr+0x26>

        return drLocal;
 801a356:	f997 300f 	ldrsb.w	r3, [r7, #15]
    }
}
 801a35a:	4618      	mov	r0, r3
 801a35c:	3710      	adds	r7, #16
 801a35e:	46bd      	mov	sp, r7
 801a360:	bdb0      	pop	{r4, r5, r7, pc}

0801a362 <RegionCommonLimitTxPower>:

int8_t RegionCommonLimitTxPower( int8_t txPower, int8_t maxBandTxPower )
{
 801a362:	b480      	push	{r7}
 801a364:	b083      	sub	sp, #12
 801a366:	af00      	add	r7, sp, #0
 801a368:	4603      	mov	r3, r0
 801a36a:	460a      	mov	r2, r1
 801a36c:	71fb      	strb	r3, [r7, #7]
 801a36e:	4613      	mov	r3, r2
 801a370:	71bb      	strb	r3, [r7, #6]
    // Limit tx power to the band max
    return MAX( txPower, maxBandTxPower );
 801a372:	f997 2006 	ldrsb.w	r2, [r7, #6]
 801a376:	f997 3007 	ldrsb.w	r3, [r7, #7]
 801a37a:	4293      	cmp	r3, r2
 801a37c:	bfb8      	it	lt
 801a37e:	4613      	movlt	r3, r2
 801a380:	b25b      	sxtb	r3, r3
}
 801a382:	4618      	mov	r0, r3
 801a384:	370c      	adds	r7, #12
 801a386:	46bd      	mov	sp, r7
 801a388:	bc80      	pop	{r7}
 801a38a:	4770      	bx	lr

0801a38c <RegionCommonGetBandwidth>:

uint32_t RegionCommonGetBandwidth( uint32_t drIndex, const uint32_t* bandwidths )
{
 801a38c:	b480      	push	{r7}
 801a38e:	b083      	sub	sp, #12
 801a390:	af00      	add	r7, sp, #0
 801a392:	6078      	str	r0, [r7, #4]
 801a394:	6039      	str	r1, [r7, #0]
    switch( bandwidths[drIndex] )
 801a396:	687b      	ldr	r3, [r7, #4]
 801a398:	009b      	lsls	r3, r3, #2
 801a39a:	683a      	ldr	r2, [r7, #0]
 801a39c:	4413      	add	r3, r2
 801a39e:	681b      	ldr	r3, [r3, #0]
 801a3a0:	4a07      	ldr	r2, [pc, #28]	; (801a3c0 <RegionCommonGetBandwidth+0x34>)
 801a3a2:	4293      	cmp	r3, r2
 801a3a4:	d004      	beq.n	801a3b0 <RegionCommonGetBandwidth+0x24>
 801a3a6:	4a07      	ldr	r2, [pc, #28]	; (801a3c4 <RegionCommonGetBandwidth+0x38>)
 801a3a8:	4293      	cmp	r3, r2
 801a3aa:	d003      	beq.n	801a3b4 <RegionCommonGetBandwidth+0x28>
    {
        default:
        case 125000:
            return 0;
 801a3ac:	2300      	movs	r3, #0
 801a3ae:	e002      	b.n	801a3b6 <RegionCommonGetBandwidth+0x2a>
        case 250000:
            return 1;
 801a3b0:	2301      	movs	r3, #1
 801a3b2:	e000      	b.n	801a3b6 <RegionCommonGetBandwidth+0x2a>
        case 500000:
            return 2;
 801a3b4:	2302      	movs	r3, #2
    }
}
 801a3b6:	4618      	mov	r0, r3
 801a3b8:	370c      	adds	r7, #12
 801a3ba:	46bd      	mov	sp, r7
 801a3bc:	bc80      	pop	{r7}
 801a3be:	4770      	bx	lr
 801a3c0:	0003d090 	.word	0x0003d090
 801a3c4:	0007a120 	.word	0x0007a120

0801a3c8 <RegionCommonRxConfigPrint>:

void RegionCommonRxConfigPrint(LoRaMacRxSlot_t rxSlot, uint32_t frequency, int8_t dr)
{
 801a3c8:	b580      	push	{r7, lr}
 801a3ca:	b086      	sub	sp, #24
 801a3cc:	af04      	add	r7, sp, #16
 801a3ce:	4603      	mov	r3, r0
 801a3d0:	6039      	str	r1, [r7, #0]
 801a3d2:	71fb      	strb	r3, [r7, #7]
 801a3d4:	4613      	mov	r3, r2
 801a3d6:	71bb      	strb	r3, [r7, #6]
    if ( rxSlot < RX_SLOT_NONE )
 801a3d8:	79fb      	ldrb	r3, [r7, #7]
 801a3da:	2b05      	cmp	r3, #5
 801a3dc:	d810      	bhi.n	801a400 <RegionCommonRxConfigPrint+0x38>
    {
        MW_LOG(TS_ON, VLEVEL_M,  "RX_%s on freq %d Hz at DR %d\r\n", EventRXSlotStrings[rxSlot], frequency, dr );
 801a3de:	79fb      	ldrb	r3, [r7, #7]
 801a3e0:	4a0f      	ldr	r2, [pc, #60]	; (801a420 <RegionCommonRxConfigPrint+0x58>)
 801a3e2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 801a3e6:	f997 2006 	ldrsb.w	r2, [r7, #6]
 801a3ea:	9202      	str	r2, [sp, #8]
 801a3ec:	683a      	ldr	r2, [r7, #0]
 801a3ee:	9201      	str	r2, [sp, #4]
 801a3f0:	9300      	str	r3, [sp, #0]
 801a3f2:	4b0c      	ldr	r3, [pc, #48]	; (801a424 <RegionCommonRxConfigPrint+0x5c>)
 801a3f4:	2201      	movs	r2, #1
 801a3f6:	2100      	movs	r1, #0
 801a3f8:	2002      	movs	r0, #2
 801a3fa:	f005 fe37 	bl	802006c <UTIL_ADV_TRACE_COND_FSend>
    }
    else
    {
        MW_LOG(TS_ON, VLEVEL_M,  "RX on freq %d Hz at DR %d\r\n", frequency, dr );
    }
}
 801a3fe:	e00a      	b.n	801a416 <RegionCommonRxConfigPrint+0x4e>
        MW_LOG(TS_ON, VLEVEL_M,  "RX on freq %d Hz at DR %d\r\n", frequency, dr );
 801a400:	f997 3006 	ldrsb.w	r3, [r7, #6]
 801a404:	9301      	str	r3, [sp, #4]
 801a406:	683b      	ldr	r3, [r7, #0]
 801a408:	9300      	str	r3, [sp, #0]
 801a40a:	4b07      	ldr	r3, [pc, #28]	; (801a428 <RegionCommonRxConfigPrint+0x60>)
 801a40c:	2201      	movs	r2, #1
 801a40e:	2100      	movs	r1, #0
 801a410:	2002      	movs	r0, #2
 801a412:	f005 fe2b 	bl	802006c <UTIL_ADV_TRACE_COND_FSend>
}
 801a416:	bf00      	nop
 801a418:	3708      	adds	r7, #8
 801a41a:	46bd      	mov	sp, r7
 801a41c:	bd80      	pop	{r7, pc}
 801a41e:	bf00      	nop
 801a420:	20000118 	.word	0x20000118
 801a424:	08021844 	.word	0x08021844
 801a428:	08021864 	.word	0x08021864

0801a42c <RegionCommonTxConfigPrint>:

void RegionCommonTxConfigPrint(uint32_t frequency, int8_t dr)
{
 801a42c:	b580      	push	{r7, lr}
 801a42e:	b084      	sub	sp, #16
 801a430:	af02      	add	r7, sp, #8
 801a432:	6078      	str	r0, [r7, #4]
 801a434:	460b      	mov	r3, r1
 801a436:	70fb      	strb	r3, [r7, #3]
    MW_LOG(TS_ON, VLEVEL_M,  "TX on freq %d Hz at DR %d\r\n", frequency, dr );
 801a438:	f997 3003 	ldrsb.w	r3, [r7, #3]
 801a43c:	9301      	str	r3, [sp, #4]
 801a43e:	687b      	ldr	r3, [r7, #4]
 801a440:	9300      	str	r3, [sp, #0]
 801a442:	4b05      	ldr	r3, [pc, #20]	; (801a458 <RegionCommonTxConfigPrint+0x2c>)
 801a444:	2201      	movs	r2, #1
 801a446:	2100      	movs	r1, #0
 801a448:	2002      	movs	r0, #2
 801a44a:	f005 fe0f 	bl	802006c <UTIL_ADV_TRACE_COND_FSend>
}
 801a44e:	bf00      	nop
 801a450:	3708      	adds	r7, #8
 801a452:	46bd      	mov	sp, r7
 801a454:	bd80      	pop	{r7, pc}
 801a456:	bf00      	nop
 801a458:	08021880 	.word	0x08021880

0801a45c <LimitTxPower>:
#if (defined( REGION_VERSION ) && ( REGION_VERSION == 0x02010001 ))
static Band_t* RegionBands;
#endif /* REGION_VERSION */

static int8_t LimitTxPower( int8_t txPower, int8_t maxBandTxPower, int8_t datarate, uint16_t* channelsMask )
{
 801a45c:	b580      	push	{r7, lr}
 801a45e:	b084      	sub	sp, #16
 801a460:	af00      	add	r7, sp, #0
 801a462:	603b      	str	r3, [r7, #0]
 801a464:	4603      	mov	r3, r0
 801a466:	71fb      	strb	r3, [r7, #7]
 801a468:	460b      	mov	r3, r1
 801a46a:	71bb      	strb	r3, [r7, #6]
 801a46c:	4613      	mov	r3, r2
 801a46e:	717b      	strb	r3, [r7, #5]
    int8_t txPowerResult = txPower;
 801a470:	79fb      	ldrb	r3, [r7, #7]
 801a472:	73fb      	strb	r3, [r7, #15]

    // Limit tx power to the band max
    txPowerResult =  RegionCommonLimitTxPower( txPower, maxBandTxPower );
 801a474:	f997 2006 	ldrsb.w	r2, [r7, #6]
 801a478:	f997 3007 	ldrsb.w	r3, [r7, #7]
 801a47c:	4611      	mov	r1, r2
 801a47e:	4618      	mov	r0, r3
 801a480:	f7ff ff6f 	bl	801a362 <RegionCommonLimitTxPower>
 801a484:	4603      	mov	r3, r0
 801a486:	73fb      	strb	r3, [r7, #15]

    if( datarate == DR_4 )
 801a488:	f997 3005 	ldrsb.w	r3, [r7, #5]
 801a48c:	2b04      	cmp	r3, #4
 801a48e:	d106      	bne.n	801a49e <LimitTxPower+0x42>
    {// Limit tx power to max 26dBm
        txPowerResult = MAX( txPower, TX_POWER_2 );
 801a490:	f997 3007 	ldrsb.w	r3, [r7, #7]
 801a494:	2b02      	cmp	r3, #2
 801a496:	bfb8      	it	lt
 801a498:	2302      	movlt	r3, #2
 801a49a:	73fb      	strb	r3, [r7, #15]
 801a49c:	e00d      	b.n	801a4ba <LimitTxPower+0x5e>
    }
    else
    {
        if( RegionCommonCountChannels( channelsMask, 0, 4 ) < 50 )
 801a49e:	2204      	movs	r2, #4
 801a4a0:	2100      	movs	r1, #0
 801a4a2:	6838      	ldr	r0, [r7, #0]
 801a4a4:	f7ff fab6 	bl	8019a14 <RegionCommonCountChannels>
 801a4a8:	4603      	mov	r3, r0
 801a4aa:	2b31      	cmp	r3, #49	; 0x31
 801a4ac:	d805      	bhi.n	801a4ba <LimitTxPower+0x5e>
        {// Limit tx power to max 21dBm
            txPowerResult = MAX( txPower, TX_POWER_5 );
 801a4ae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 801a4b2:	2b05      	cmp	r3, #5
 801a4b4:	bfb8      	it	lt
 801a4b6:	2305      	movlt	r3, #5
 801a4b8:	73fb      	strb	r3, [r7, #15]
        }
    }
    return txPowerResult;
 801a4ba:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 801a4be:	4618      	mov	r0, r3
 801a4c0:	3710      	adds	r7, #16
 801a4c2:	46bd      	mov	sp, r7
 801a4c4:	bd80      	pop	{r7, pc}
	...

0801a4c8 <VerifyRfFreq>:

static bool VerifyRfFreq( uint32_t freq )
{
 801a4c8:	b580      	push	{r7, lr}
 801a4ca:	b082      	sub	sp, #8
 801a4cc:	af00      	add	r7, sp, #0
 801a4ce:	6078      	str	r0, [r7, #4]
    // Check radio driver support
    if( Radio.CheckRfFrequency( freq ) == false )
 801a4d0:	4b18      	ldr	r3, [pc, #96]	; (801a534 <VerifyRfFreq+0x6c>)
 801a4d2:	6a1b      	ldr	r3, [r3, #32]
 801a4d4:	6878      	ldr	r0, [r7, #4]
 801a4d6:	4798      	blx	r3
 801a4d8:	4603      	mov	r3, r0
 801a4da:	f083 0301 	eor.w	r3, r3, #1
 801a4de:	b2db      	uxtb	r3, r3
 801a4e0:	2b00      	cmp	r3, #0
 801a4e2:	d001      	beq.n	801a4e8 <VerifyRfFreq+0x20>
    {
        return false;
 801a4e4:	2300      	movs	r3, #0
 801a4e6:	e021      	b.n	801a52c <VerifyRfFreq+0x64>
    }

    // Rx frequencies
    if( ( freq < US915_FIRST_RX1_CHANNEL ) ||
 801a4e8:	687b      	ldr	r3, [r7, #4]
 801a4ea:	4a13      	ldr	r2, [pc, #76]	; (801a538 <VerifyRfFreq+0x70>)
 801a4ec:	4293      	cmp	r3, r2
 801a4ee:	d910      	bls.n	801a512 <VerifyRfFreq+0x4a>
 801a4f0:	687b      	ldr	r3, [r7, #4]
 801a4f2:	4a12      	ldr	r2, [pc, #72]	; (801a53c <VerifyRfFreq+0x74>)
 801a4f4:	4293      	cmp	r3, r2
 801a4f6:	d80c      	bhi.n	801a512 <VerifyRfFreq+0x4a>
        ( freq > US915_LAST_RX1_CHANNEL ) ||
        ( ( ( freq - ( uint32_t ) US915_FIRST_RX1_CHANNEL ) % ( uint32_t ) US915_STEPWIDTH_RX1_CHANNEL ) != 0 ) )
 801a4f8:	687a      	ldr	r2, [r7, #4]
 801a4fa:	4b11      	ldr	r3, [pc, #68]	; (801a540 <VerifyRfFreq+0x78>)
 801a4fc:	4413      	add	r3, r2
 801a4fe:	4a11      	ldr	r2, [pc, #68]	; (801a544 <VerifyRfFreq+0x7c>)
 801a500:	fba2 1203 	umull	r1, r2, r2, r3
 801a504:	0c92      	lsrs	r2, r2, #18
 801a506:	4910      	ldr	r1, [pc, #64]	; (801a548 <VerifyRfFreq+0x80>)
 801a508:	fb01 f202 	mul.w	r2, r1, r2
 801a50c:	1a9a      	subs	r2, r3, r2
        ( freq > US915_LAST_RX1_CHANNEL ) ||
 801a50e:	2a00      	cmp	r2, #0
 801a510:	d001      	beq.n	801a516 <VerifyRfFreq+0x4e>
    {
        return false;
 801a512:	2300      	movs	r3, #0
 801a514:	e00a      	b.n	801a52c <VerifyRfFreq+0x64>
    }

    // Test for frequency range - take RX and TX frequencies into account
    if( ( freq < 902300000 ) ||  ( freq > 927500000 ) )
 801a516:	687b      	ldr	r3, [r7, #4]
 801a518:	4a0c      	ldr	r2, [pc, #48]	; (801a54c <VerifyRfFreq+0x84>)
 801a51a:	4293      	cmp	r3, r2
 801a51c:	d903      	bls.n	801a526 <VerifyRfFreq+0x5e>
 801a51e:	687b      	ldr	r3, [r7, #4]
 801a520:	4a06      	ldr	r2, [pc, #24]	; (801a53c <VerifyRfFreq+0x74>)
 801a522:	4293      	cmp	r3, r2
 801a524:	d901      	bls.n	801a52a <VerifyRfFreq+0x62>
    {
        return false;
 801a526:	2300      	movs	r3, #0
 801a528:	e000      	b.n	801a52c <VerifyRfFreq+0x64>
    }
    return true;
 801a52a:	2301      	movs	r3, #1
}
 801a52c:	4618      	mov	r0, r3
 801a52e:	3708      	adds	r7, #8
 801a530:	46bd      	mov	sp, r7
 801a532:	bd80      	pop	{r7, pc}
 801a534:	08021ecc 	.word	0x08021ecc
 801a538:	3708709f 	.word	0x3708709f
 801a53c:	374886e0 	.word	0x374886e0
 801a540:	c8f78f60 	.word	0xc8f78f60
 801a544:	6fd91d85 	.word	0x6fd91d85
 801a548:	000927c0 	.word	0x000927c0
 801a54c:	35c8015f 	.word	0x35c8015f

0801a550 <GetTimeOnAir>:

static TimerTime_t GetTimeOnAir( int8_t datarate, uint16_t pktLen )
{
 801a550:	b590      	push	{r4, r7, lr}
 801a552:	b089      	sub	sp, #36	; 0x24
 801a554:	af04      	add	r7, sp, #16
 801a556:	4603      	mov	r3, r0
 801a558:	460a      	mov	r2, r1
 801a55a:	71fb      	strb	r3, [r7, #7]
 801a55c:	4613      	mov	r3, r2
 801a55e:	80bb      	strh	r3, [r7, #4]
    int8_t phyDr = DataratesUS915[datarate];
 801a560:	f997 3007 	ldrsb.w	r3, [r7, #7]
 801a564:	4a0f      	ldr	r2, [pc, #60]	; (801a5a4 <GetTimeOnAir+0x54>)
 801a566:	5cd3      	ldrb	r3, [r2, r3]
 801a568:	73fb      	strb	r3, [r7, #15]
    uint32_t bandwidth = RegionCommonGetBandwidth( datarate, BandwidthsUS915 );
 801a56a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 801a56e:	490e      	ldr	r1, [pc, #56]	; (801a5a8 <GetTimeOnAir+0x58>)
 801a570:	4618      	mov	r0, r3
 801a572:	f7ff ff0b 	bl	801a38c <RegionCommonGetBandwidth>
 801a576:	60b8      	str	r0, [r7, #8]

    return Radio.TimeOnAir( MODEM_LORA, bandwidth, phyDr, 1, 8, false, pktLen, true );
 801a578:	4b0c      	ldr	r3, [pc, #48]	; (801a5ac <GetTimeOnAir+0x5c>)
 801a57a:	6a5c      	ldr	r4, [r3, #36]	; 0x24
 801a57c:	f997 200f 	ldrsb.w	r2, [r7, #15]
 801a580:	88bb      	ldrh	r3, [r7, #4]
 801a582:	b2db      	uxtb	r3, r3
 801a584:	2101      	movs	r1, #1
 801a586:	9103      	str	r1, [sp, #12]
 801a588:	9302      	str	r3, [sp, #8]
 801a58a:	2300      	movs	r3, #0
 801a58c:	9301      	str	r3, [sp, #4]
 801a58e:	2308      	movs	r3, #8
 801a590:	9300      	str	r3, [sp, #0]
 801a592:	2301      	movs	r3, #1
 801a594:	68b9      	ldr	r1, [r7, #8]
 801a596:	2001      	movs	r0, #1
 801a598:	47a0      	blx	r4
 801a59a:	4603      	mov	r3, r0
}
 801a59c:	4618      	mov	r0, r3
 801a59e:	3714      	adds	r7, #20
 801a5a0:	46bd      	mov	sp, r7
 801a5a2:	bd90      	pop	{r4, r7, pc}
 801a5a4:	08021e48 	.word	0x08021e48
 801a5a8:	08021e58 	.word	0x08021e58
 801a5ac:	08021ecc 	.word	0x08021ecc

0801a5b0 <RegionUS915GetPhyParam>:
#endif /* REGION_US915 */

PhyParam_t RegionUS915GetPhyParam( GetPhyParams_t* getPhy )
{
 801a5b0:	b580      	push	{r7, lr}
 801a5b2:	b088      	sub	sp, #32
 801a5b4:	af00      	add	r7, sp, #0
 801a5b6:	6078      	str	r0, [r7, #4]
    PhyParam_t phyParam = { 0 };
 801a5b8:	2300      	movs	r3, #0
 801a5ba:	61bb      	str	r3, [r7, #24]

#if defined( REGION_US915 )
    switch( getPhy->Attribute )
 801a5bc:	687b      	ldr	r3, [r7, #4]
 801a5be:	781b      	ldrb	r3, [r3, #0]
 801a5c0:	3b01      	subs	r3, #1
 801a5c2:	2b37      	cmp	r3, #55	; 0x37
 801a5c4:	f200 8136 	bhi.w	801a834 <RegionUS915GetPhyParam+0x284>
 801a5c8:	a201      	add	r2, pc, #4	; (adr r2, 801a5d0 <RegionUS915GetPhyParam+0x20>)
 801a5ca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801a5ce:	bf00      	nop
 801a5d0:	0801a6b1 	.word	0x0801a6b1
 801a5d4:	0801a6b7 	.word	0x0801a6b7
 801a5d8:	0801a835 	.word	0x0801a835
 801a5dc:	0801a835 	.word	0x0801a835
 801a5e0:	0801a835 	.word	0x0801a835
 801a5e4:	0801a6bd 	.word	0x0801a6bd
 801a5e8:	0801a835 	.word	0x0801a835
 801a5ec:	0801a6f7 	.word	0x0801a6f7
 801a5f0:	0801a835 	.word	0x0801a835
 801a5f4:	0801a6fd 	.word	0x0801a6fd
 801a5f8:	0801a703 	.word	0x0801a703
 801a5fc:	0801a709 	.word	0x0801a709
 801a600:	0801a70f 	.word	0x0801a70f
 801a604:	0801a71f 	.word	0x0801a71f
 801a608:	0801a72f 	.word	0x0801a72f
 801a60c:	0801a735 	.word	0x0801a735
 801a610:	0801a73d 	.word	0x0801a73d
 801a614:	0801a745 	.word	0x0801a745
 801a618:	0801a74d 	.word	0x0801a74d
 801a61c:	0801a755 	.word	0x0801a755
 801a620:	0801a75d 	.word	0x0801a75d
 801a624:	0801a771 	.word	0x0801a771
 801a628:	0801a777 	.word	0x0801a777
 801a62c:	0801a77d 	.word	0x0801a77d
 801a630:	0801a783 	.word	0x0801a783
 801a634:	0801a78f 	.word	0x0801a78f
 801a638:	0801a79b 	.word	0x0801a79b
 801a63c:	0801a7a1 	.word	0x0801a7a1
 801a640:	0801a7a9 	.word	0x0801a7a9
 801a644:	0801a7af 	.word	0x0801a7af
 801a648:	0801a7b5 	.word	0x0801a7b5
 801a64c:	0801a7bb 	.word	0x0801a7bb
 801a650:	0801a6c3 	.word	0x0801a6c3
 801a654:	0801a835 	.word	0x0801a835
 801a658:	0801a835 	.word	0x0801a835
 801a65c:	0801a835 	.word	0x0801a835
 801a660:	0801a835 	.word	0x0801a835
 801a664:	0801a835 	.word	0x0801a835
 801a668:	0801a835 	.word	0x0801a835
 801a66c:	0801a835 	.word	0x0801a835
 801a670:	0801a835 	.word	0x0801a835
 801a674:	0801a835 	.word	0x0801a835
 801a678:	0801a835 	.word	0x0801a835
 801a67c:	0801a835 	.word	0x0801a835
 801a680:	0801a835 	.word	0x0801a835
 801a684:	0801a835 	.word	0x0801a835
 801a688:	0801a7c3 	.word	0x0801a7c3
 801a68c:	0801a7d7 	.word	0x0801a7d7
 801a690:	0801a7e5 	.word	0x0801a7e5
 801a694:	0801a7eb 	.word	0x0801a7eb
 801a698:	0801a835 	.word	0x0801a835
 801a69c:	0801a7f1 	.word	0x0801a7f1
 801a6a0:	0801a805 	.word	0x0801a805
 801a6a4:	0801a80b 	.word	0x0801a80b
 801a6a8:	0801a811 	.word	0x0801a811
 801a6ac:	0801a821 	.word	0x0801a821
    {
        case PHY_MIN_RX_DR:
        {
            phyParam.Value = US915_RX_MIN_DATARATE;
 801a6b0:	2308      	movs	r3, #8
 801a6b2:	61bb      	str	r3, [r7, #24]
            break;
 801a6b4:	e0bf      	b.n	801a836 <RegionUS915GetPhyParam+0x286>
        }
        case PHY_MIN_TX_DR:
        {
            phyParam.Value = US915_TX_MIN_DATARATE;
 801a6b6:	2300      	movs	r3, #0
 801a6b8:	61bb      	str	r3, [r7, #24]
            break;
 801a6ba:	e0bc      	b.n	801a836 <RegionUS915GetPhyParam+0x286>
        }
        case PHY_DEF_TX_DR:
        {
            phyParam.Value = US915_DEFAULT_DATARATE;
 801a6bc:	2300      	movs	r3, #0
 801a6be:	61bb      	str	r3, [r7, #24]
            break;
 801a6c0:	e0b9      	b.n	801a836 <RegionUS915GetPhyParam+0x286>
        }
        case PHY_NEXT_LOWER_TX_DR:
        {
            RegionCommonGetNextLowerTxDrParams_t nextLowerTxDrParams =
            {
                .CurrentDr = getPhy->Datarate,
 801a6c2:	687b      	ldr	r3, [r7, #4]
 801a6c4:	f993 3001 	ldrsb.w	r3, [r3, #1]
            RegionCommonGetNextLowerTxDrParams_t nextLowerTxDrParams =
 801a6c8:	733b      	strb	r3, [r7, #12]
 801a6ca:	2304      	movs	r3, #4
 801a6cc:	737b      	strb	r3, [r7, #13]
 801a6ce:	2300      	movs	r3, #0
 801a6d0:	73bb      	strb	r3, [r7, #14]
 801a6d2:	2348      	movs	r3, #72	; 0x48
 801a6d4:	73fb      	strb	r3, [r7, #15]
                .MaxDr = ( int8_t )US915_TX_MAX_DATARATE,
                .MinDr = ( int8_t )US915_TX_MIN_DATARATE,
                .NbChannels = US915_MAX_NB_CHANNELS,
                .ChannelsMask = RegionNvmGroup2->ChannelsMask,
 801a6d6:	4b5b      	ldr	r3, [pc, #364]	; (801a844 <RegionUS915GetPhyParam+0x294>)
 801a6d8:	681b      	ldr	r3, [r3, #0]
 801a6da:	f503 7358 	add.w	r3, r3, #864	; 0x360
            RegionCommonGetNextLowerTxDrParams_t nextLowerTxDrParams =
 801a6de:	613b      	str	r3, [r7, #16]
                .Channels = RegionNvmGroup2->Channels,
 801a6e0:	4b58      	ldr	r3, [pc, #352]	; (801a844 <RegionUS915GetPhyParam+0x294>)
 801a6e2:	681b      	ldr	r3, [r3, #0]
            RegionCommonGetNextLowerTxDrParams_t nextLowerTxDrParams =
 801a6e4:	617b      	str	r3, [r7, #20]
            };
            phyParam.Value = RegionCommonGetNextLowerTxDr( &nextLowerTxDrParams );
 801a6e6:	f107 030c 	add.w	r3, r7, #12
 801a6ea:	4618      	mov	r0, r3
 801a6ec:	f7ff fdfb 	bl	801a2e6 <RegionCommonGetNextLowerTxDr>
 801a6f0:	4603      	mov	r3, r0
 801a6f2:	61bb      	str	r3, [r7, #24]
            break;
 801a6f4:	e09f      	b.n	801a836 <RegionUS915GetPhyParam+0x286>
        }
        case PHY_MAX_TX_POWER:
        {
            phyParam.Value = US915_MAX_TX_POWER;
 801a6f6:	2300      	movs	r3, #0
 801a6f8:	61bb      	str	r3, [r7, #24]
            break;
 801a6fa:	e09c      	b.n	801a836 <RegionUS915GetPhyParam+0x286>
        }
        case PHY_DEF_TX_POWER:
        {
            phyParam.Value = US915_DEFAULT_TX_POWER;
 801a6fc:	2300      	movs	r3, #0
 801a6fe:	61bb      	str	r3, [r7, #24]
            break;
 801a700:	e099      	b.n	801a836 <RegionUS915GetPhyParam+0x286>
        }
        case PHY_DEF_ADR_ACK_LIMIT:
        {
            phyParam.Value = REGION_COMMON_DEFAULT_ADR_ACK_LIMIT;
 801a702:	2340      	movs	r3, #64	; 0x40
 801a704:	61bb      	str	r3, [r7, #24]
            break;
 801a706:	e096      	b.n	801a836 <RegionUS915GetPhyParam+0x286>
        }
        case PHY_DEF_ADR_ACK_DELAY:
        {
            phyParam.Value = REGION_COMMON_DEFAULT_ADR_ACK_DELAY;
 801a708:	2320      	movs	r3, #32
 801a70a:	61bb      	str	r3, [r7, #24]
            break;
 801a70c:	e093      	b.n	801a836 <RegionUS915GetPhyParam+0x286>
        }
        case PHY_MAX_PAYLOAD:
        {
            phyParam.Value = MaxPayloadOfDatarateUS915[getPhy->Datarate];
 801a70e:	687b      	ldr	r3, [r7, #4]
 801a710:	f993 3001 	ldrsb.w	r3, [r3, #1]
 801a714:	461a      	mov	r2, r3
 801a716:	4b4c      	ldr	r3, [pc, #304]	; (801a848 <RegionUS915GetPhyParam+0x298>)
 801a718:	5c9b      	ldrb	r3, [r3, r2]
 801a71a:	61bb      	str	r3, [r7, #24]
            break;
 801a71c:	e08b      	b.n	801a836 <RegionUS915GetPhyParam+0x286>
        }
        case PHY_MAX_PAYLOAD_REPEATER:
        {
            phyParam.Value = MaxPayloadOfDatarateRepeaterUS915[getPhy->Datarate];
 801a71e:	687b      	ldr	r3, [r7, #4]
 801a720:	f993 3001 	ldrsb.w	r3, [r3, #1]
 801a724:	461a      	mov	r2, r3
 801a726:	4b49      	ldr	r3, [pc, #292]	; (801a84c <RegionUS915GetPhyParam+0x29c>)
 801a728:	5c9b      	ldrb	r3, [r3, r2]
 801a72a:	61bb      	str	r3, [r7, #24]
            break;
 801a72c:	e083      	b.n	801a836 <RegionUS915GetPhyParam+0x286>
        }
        case PHY_DUTY_CYCLE:
        {
            phyParam.Value = US915_DUTY_CYCLE_ENABLED;
 801a72e:	2300      	movs	r3, #0
 801a730:	61bb      	str	r3, [r7, #24]
            break;
 801a732:	e080      	b.n	801a836 <RegionUS915GetPhyParam+0x286>
        }
        case PHY_MAX_RX_WINDOW:
        {
            phyParam.Value = US915_MAX_RX_WINDOW;
 801a734:	f640 33b8 	movw	r3, #3000	; 0xbb8
 801a738:	61bb      	str	r3, [r7, #24]
            break;
 801a73a:	e07c      	b.n	801a836 <RegionUS915GetPhyParam+0x286>
        }
        case PHY_RECEIVE_DELAY1:
        {
            phyParam.Value = REGION_COMMON_DEFAULT_RECEIVE_DELAY1;
 801a73c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 801a740:	61bb      	str	r3, [r7, #24]
            break;
 801a742:	e078      	b.n	801a836 <RegionUS915GetPhyParam+0x286>
        }
        case PHY_RECEIVE_DELAY2:
        {
            phyParam.Value = REGION_COMMON_DEFAULT_RECEIVE_DELAY2;
 801a744:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 801a748:	61bb      	str	r3, [r7, #24]
            break;
 801a74a:	e074      	b.n	801a836 <RegionUS915GetPhyParam+0x286>
        }
        case PHY_JOIN_ACCEPT_DELAY1:
        {
            phyParam.Value = REGION_COMMON_DEFAULT_JOIN_ACCEPT_DELAY1;
 801a74c:	f241 3388 	movw	r3, #5000	; 0x1388
 801a750:	61bb      	str	r3, [r7, #24]
            break;
 801a752:	e070      	b.n	801a836 <RegionUS915GetPhyParam+0x286>
        }
        case PHY_JOIN_ACCEPT_DELAY2:
        {
            phyParam.Value = REGION_COMMON_DEFAULT_JOIN_ACCEPT_DELAY2;
 801a754:	f241 7370 	movw	r3, #6000	; 0x1770
 801a758:	61bb      	str	r3, [r7, #24]
            break;
 801a75a:	e06c      	b.n	801a836 <RegionUS915GetPhyParam+0x286>
            break;
        }
#elif (defined( REGION_VERSION ) && ( REGION_VERSION == 0x02010001 ))
        case PHY_RETRANSMIT_TIMEOUT:
        {
            phyParam.Value = ( REGION_COMMON_DEFAULT_RETRANSMIT_TIMEOUT + randr( -REGION_COMMON_DEFAULT_RETRANSMIT_TIMEOUT_RND, REGION_COMMON_DEFAULT_RETRANSMIT_TIMEOUT_RND ) );
 801a75c:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 801a760:	483b      	ldr	r0, [pc, #236]	; (801a850 <RegionUS915GetPhyParam+0x2a0>)
 801a762:	f001 f8a7 	bl	801b8b4 <randr>
 801a766:	4603      	mov	r3, r0
 801a768:	f503 63fa 	add.w	r3, r3, #2000	; 0x7d0
 801a76c:	61bb      	str	r3, [r7, #24]
            break;
 801a76e:	e062      	b.n	801a836 <RegionUS915GetPhyParam+0x286>
        }
#endif /* REGION_VERSION */
        case PHY_DEF_DR1_OFFSET:
        {
            phyParam.Value = REGION_COMMON_DEFAULT_RX1_DR_OFFSET;
 801a770:	2300      	movs	r3, #0
 801a772:	61bb      	str	r3, [r7, #24]
            break;
 801a774:	e05f      	b.n	801a836 <RegionUS915GetPhyParam+0x286>
        }
        case PHY_DEF_RX2_FREQUENCY:
        {
            phyParam.Value = US915_RX_WND_2_FREQ;
 801a776:	4b37      	ldr	r3, [pc, #220]	; (801a854 <RegionUS915GetPhyParam+0x2a4>)
 801a778:	61bb      	str	r3, [r7, #24]
            break;
 801a77a:	e05c      	b.n	801a836 <RegionUS915GetPhyParam+0x286>
        }
        case PHY_DEF_RX2_DR:
        {
            phyParam.Value = US915_RX_WND_2_DR;
 801a77c:	2308      	movs	r3, #8
 801a77e:	61bb      	str	r3, [r7, #24]
            break;
 801a780:	e059      	b.n	801a836 <RegionUS915GetPhyParam+0x286>
        }
        case PHY_CHANNELS_MASK:
        {
            phyParam.ChannelsMask = RegionNvmGroup2->ChannelsMask;
 801a782:	4b30      	ldr	r3, [pc, #192]	; (801a844 <RegionUS915GetPhyParam+0x294>)
 801a784:	681b      	ldr	r3, [r3, #0]
 801a786:	f503 7358 	add.w	r3, r3, #864	; 0x360
 801a78a:	61bb      	str	r3, [r7, #24]
            break;
 801a78c:	e053      	b.n	801a836 <RegionUS915GetPhyParam+0x286>
        }
        case PHY_CHANNELS_DEFAULT_MASK:
        {
            phyParam.ChannelsMask = RegionNvmGroup2->ChannelsDefaultMask;
 801a78e:	4b2d      	ldr	r3, [pc, #180]	; (801a844 <RegionUS915GetPhyParam+0x294>)
 801a790:	681b      	ldr	r3, [r3, #0]
 801a792:	f503 735b 	add.w	r3, r3, #876	; 0x36c
 801a796:	61bb      	str	r3, [r7, #24]
            break;
 801a798:	e04d      	b.n	801a836 <RegionUS915GetPhyParam+0x286>
        }
        case PHY_MAX_NB_CHANNELS:
        {
            phyParam.Value = US915_MAX_NB_CHANNELS;
 801a79a:	2348      	movs	r3, #72	; 0x48
 801a79c:	61bb      	str	r3, [r7, #24]
            break;
 801a79e:	e04a      	b.n	801a836 <RegionUS915GetPhyParam+0x286>
        }
        case PHY_CHANNELS:
        {
            phyParam.Channels = RegionNvmGroup2->Channels;
 801a7a0:	4b28      	ldr	r3, [pc, #160]	; (801a844 <RegionUS915GetPhyParam+0x294>)
 801a7a2:	681b      	ldr	r3, [r3, #0]
 801a7a4:	61bb      	str	r3, [r7, #24]
            break;
 801a7a6:	e046      	b.n	801a836 <RegionUS915GetPhyParam+0x286>
        }
        case PHY_DEF_UPLINK_DWELL_TIME:
        {
            phyParam.Value = US915_DEFAULT_UPLINK_DWELL_TIME;
 801a7a8:	2300      	movs	r3, #0
 801a7aa:	61bb      	str	r3, [r7, #24]
            break;
 801a7ac:	e043      	b.n	801a836 <RegionUS915GetPhyParam+0x286>
        }
        case PHY_DEF_DOWNLINK_DWELL_TIME:
        {
            phyParam.Value = REGION_COMMON_DEFAULT_DOWNLINK_DWELL_TIME;
 801a7ae:	2300      	movs	r3, #0
 801a7b0:	61bb      	str	r3, [r7, #24]
            break;
 801a7b2:	e040      	b.n	801a836 <RegionUS915GetPhyParam+0x286>
        }
        case PHY_DEF_MAX_EIRP:
        {
            phyParam.fValue = US915_DEFAULT_MAX_ERP + 2.15f;
 801a7b4:	4b28      	ldr	r3, [pc, #160]	; (801a858 <RegionUS915GetPhyParam+0x2a8>)
 801a7b6:	61bb      	str	r3, [r7, #24]
            break;
 801a7b8:	e03d      	b.n	801a836 <RegionUS915GetPhyParam+0x286>
        }
        case PHY_DEF_ANTENNA_GAIN:
        {
            phyParam.fValue = 0;
 801a7ba:	f04f 0300 	mov.w	r3, #0
 801a7be:	61bb      	str	r3, [r7, #24]
            break;
 801a7c0:	e039      	b.n	801a836 <RegionUS915GetPhyParam+0x286>
        }
        case PHY_BEACON_CHANNEL_FREQ:
        {
            phyParam.Value = RegionBaseUSCalcDownlinkFrequency( getPhy->Channel,
 801a7c2:	687b      	ldr	r3, [r7, #4]
 801a7c4:	791b      	ldrb	r3, [r3, #4]
 801a7c6:	4a25      	ldr	r2, [pc, #148]	; (801a85c <RegionUS915GetPhyParam+0x2ac>)
 801a7c8:	4922      	ldr	r1, [pc, #136]	; (801a854 <RegionUS915GetPhyParam+0x2a4>)
 801a7ca:	4618      	mov	r0, r3
 801a7cc:	f7fe fefd 	bl	80195ca <RegionBaseUSCalcDownlinkFrequency>
 801a7d0:	4603      	mov	r3, r0
 801a7d2:	61bb      	str	r3, [r7, #24]
                                                                US915_BEACON_CHANNEL_FREQ,
                                                                US915_BEACON_CHANNEL_STEPWIDTH );
            break;
 801a7d4:	e02f      	b.n	801a836 <RegionUS915GetPhyParam+0x286>
        }
        case PHY_BEACON_FORMAT:
        {
            phyParam.BeaconFormat.BeaconSize = US915_BEACON_SIZE;
 801a7d6:	2317      	movs	r3, #23
 801a7d8:	763b      	strb	r3, [r7, #24]
            phyParam.BeaconFormat.Rfu1Size = US915_RFU1_SIZE;
 801a7da:	2304      	movs	r3, #4
 801a7dc:	767b      	strb	r3, [r7, #25]
            phyParam.BeaconFormat.Rfu2Size = US915_RFU2_SIZE;
 801a7de:	2303      	movs	r3, #3
 801a7e0:	76bb      	strb	r3, [r7, #26]
            break;
 801a7e2:	e028      	b.n	801a836 <RegionUS915GetPhyParam+0x286>
        }
        case PHY_BEACON_CHANNEL_DR:
        {
            phyParam.Value = US915_BEACON_CHANNEL_DR;
 801a7e4:	2308      	movs	r3, #8
 801a7e6:	61bb      	str	r3, [r7, #24]
            break;
 801a7e8:	e025      	b.n	801a836 <RegionUS915GetPhyParam+0x286>
        }
        case PHY_BEACON_NB_CHANNELS:
        {
            phyParam.Value = US915_BEACON_NB_CHANNELS;
 801a7ea:	2308      	movs	r3, #8
 801a7ec:	61bb      	str	r3, [r7, #24]
            break;
 801a7ee:	e022      	b.n	801a836 <RegionUS915GetPhyParam+0x286>
        }
        case PHY_PING_SLOT_CHANNEL_FREQ:
        {
            phyParam.Value = RegionBaseUSCalcDownlinkFrequency( getPhy->Channel,
 801a7f0:	687b      	ldr	r3, [r7, #4]
 801a7f2:	791b      	ldrb	r3, [r3, #4]
 801a7f4:	4a19      	ldr	r2, [pc, #100]	; (801a85c <RegionUS915GetPhyParam+0x2ac>)
 801a7f6:	4917      	ldr	r1, [pc, #92]	; (801a854 <RegionUS915GetPhyParam+0x2a4>)
 801a7f8:	4618      	mov	r0, r3
 801a7fa:	f7fe fee6 	bl	80195ca <RegionBaseUSCalcDownlinkFrequency>
 801a7fe:	4603      	mov	r3, r0
 801a800:	61bb      	str	r3, [r7, #24]
                                                                US915_PING_SLOT_CHANNEL_FREQ,
                                                                US915_BEACON_CHANNEL_STEPWIDTH );
            break;
 801a802:	e018      	b.n	801a836 <RegionUS915GetPhyParam+0x286>
        }
        case PHY_PING_SLOT_CHANNEL_DR:
        {
            phyParam.Value = US915_PING_SLOT_CHANNEL_DR;
 801a804:	2308      	movs	r3, #8
 801a806:	61bb      	str	r3, [r7, #24]
            break;
 801a808:	e015      	b.n	801a836 <RegionUS915GetPhyParam+0x286>
        }
        case PHY_PING_SLOT_NB_CHANNELS:
        {
            phyParam.Value = US915_BEACON_NB_CHANNELS;
 801a80a:	2308      	movs	r3, #8
 801a80c:	61bb      	str	r3, [r7, #24]
            break;
 801a80e:	e012      	b.n	801a836 <RegionUS915GetPhyParam+0x286>
        }
        case PHY_SF_FROM_DR:
        {
            phyParam.Value = DataratesUS915[getPhy->Datarate];
 801a810:	687b      	ldr	r3, [r7, #4]
 801a812:	f993 3001 	ldrsb.w	r3, [r3, #1]
 801a816:	461a      	mov	r2, r3
 801a818:	4b11      	ldr	r3, [pc, #68]	; (801a860 <RegionUS915GetPhyParam+0x2b0>)
 801a81a:	5c9b      	ldrb	r3, [r3, r2]
 801a81c:	61bb      	str	r3, [r7, #24]
            break;
 801a81e:	e00a      	b.n	801a836 <RegionUS915GetPhyParam+0x286>
        }
        case PHY_BW_FROM_DR:
        {
            phyParam.Value = RegionCommonGetBandwidth( getPhy->Datarate, BandwidthsUS915 );
 801a820:	687b      	ldr	r3, [r7, #4]
 801a822:	f993 3001 	ldrsb.w	r3, [r3, #1]
 801a826:	490f      	ldr	r1, [pc, #60]	; (801a864 <RegionUS915GetPhyParam+0x2b4>)
 801a828:	4618      	mov	r0, r3
 801a82a:	f7ff fdaf 	bl	801a38c <RegionCommonGetBandwidth>
 801a82e:	4603      	mov	r3, r0
 801a830:	61bb      	str	r3, [r7, #24]
            break;
 801a832:	e000      	b.n	801a836 <RegionUS915GetPhyParam+0x286>
        }
        default:
        {
            break;
 801a834:	bf00      	nop
        }
    }

#endif /* REGION_US915 */
    return phyParam;
 801a836:	69bb      	ldr	r3, [r7, #24]
 801a838:	61fb      	str	r3, [r7, #28]
 801a83a:	69fb      	ldr	r3, [r7, #28]
}
 801a83c:	4618      	mov	r0, r3
 801a83e:	3720      	adds	r7, #32
 801a840:	46bd      	mov	sp, r7
 801a842:	bd80      	pop	{r7, pc}
 801a844:	20001ca8 	.word	0x20001ca8
 801a848:	08021eac 	.word	0x08021eac
 801a84c:	08021ebc 	.word	0x08021ebc
 801a850:	fffffc18 	.word	0xfffffc18
 801a854:	370870a0 	.word	0x370870a0
 801a858:	4200999a 	.word	0x4200999a
 801a85c:	000927c0 	.word	0x000927c0
 801a860:	08021e48 	.word	0x08021e48
 801a864:	08021e58 	.word	0x08021e58

0801a868 <RegionUS915SetBandTxDone>:

void RegionUS915SetBandTxDone( SetBandTxDoneParams_t* txDone )
{
 801a868:	b590      	push	{r4, r7, lr}
 801a86a:	b085      	sub	sp, #20
 801a86c:	af02      	add	r7, sp, #8
 801a86e:	6078      	str	r0, [r7, #4]
#if defined( REGION_US915 )
#if (defined( REGION_VERSION ) && ( REGION_VERSION == 0x01010003 ))
    RegionCommonSetBandTxDone( &RegionNvmGroup1->Bands[RegionNvmGroup2->Channels[txDone->Channel].Band],
                               txDone->LastTxAirTime, txDone->Joined, txDone->ElapsedTimeSinceStartUp );
#elif (defined( REGION_VERSION ) && ( REGION_VERSION == 0x02010001 ))
    RegionCommonSetBandTxDone( &RegionBands[RegionNvmGroup2->Channels[txDone->Channel].Band],
 801a870:	4b11      	ldr	r3, [pc, #68]	; (801a8b8 <RegionUS915SetBandTxDone+0x50>)
 801a872:	681a      	ldr	r2, [r3, #0]
 801a874:	4b11      	ldr	r3, [pc, #68]	; (801a8bc <RegionUS915SetBandTxDone+0x54>)
 801a876:	6819      	ldr	r1, [r3, #0]
 801a878:	687b      	ldr	r3, [r7, #4]
 801a87a:	781b      	ldrb	r3, [r3, #0]
 801a87c:	4618      	mov	r0, r3
 801a87e:	4603      	mov	r3, r0
 801a880:	005b      	lsls	r3, r3, #1
 801a882:	4403      	add	r3, r0
 801a884:	009b      	lsls	r3, r3, #2
 801a886:	440b      	add	r3, r1
 801a888:	3309      	adds	r3, #9
 801a88a:	781b      	ldrb	r3, [r3, #0]
 801a88c:	4619      	mov	r1, r3
 801a88e:	460b      	mov	r3, r1
 801a890:	005b      	lsls	r3, r3, #1
 801a892:	440b      	add	r3, r1
 801a894:	00db      	lsls	r3, r3, #3
 801a896:	18d0      	adds	r0, r2, r3
 801a898:	687b      	ldr	r3, [r7, #4]
 801a89a:	6899      	ldr	r1, [r3, #8]
 801a89c:	687b      	ldr	r3, [r7, #4]
 801a89e:	785c      	ldrb	r4, [r3, #1]
 801a8a0:	687b      	ldr	r3, [r7, #4]
 801a8a2:	691a      	ldr	r2, [r3, #16]
 801a8a4:	9200      	str	r2, [sp, #0]
 801a8a6:	68db      	ldr	r3, [r3, #12]
 801a8a8:	4622      	mov	r2, r4
 801a8aa:	f7ff f905 	bl	8019ab8 <RegionCommonSetBandTxDone>
                               txDone->LastTxAirTime, txDone->Joined, txDone->ElapsedTimeSinceStartUp );
#endif /* REGION_VERSION */
#endif /* REGION_US915 */
}
 801a8ae:	bf00      	nop
 801a8b0:	370c      	adds	r7, #12
 801a8b2:	46bd      	mov	sp, r7
 801a8b4:	bd90      	pop	{r4, r7, pc}
 801a8b6:	bf00      	nop
 801a8b8:	20001cac 	.word	0x20001cac
 801a8bc:	20001ca8 	.word	0x20001ca8

0801a8c0 <RegionUS915InitDefaults>:

void RegionUS915InitDefaults( InitDefaultsParams_t* params )
{
 801a8c0:	b580      	push	{r7, lr}
 801a8c2:	b08a      	sub	sp, #40	; 0x28
 801a8c4:	af00      	add	r7, sp, #0
 801a8c6:	6078      	str	r0, [r7, #4]
#if defined( REGION_US915 )
    Band_t bands[US915_MAX_NB_BANDS] =
 801a8c8:	2301      	movs	r3, #1
 801a8ca:	81bb      	strh	r3, [r7, #12]
 801a8cc:	2300      	movs	r3, #0
 801a8ce:	73bb      	strb	r3, [r7, #14]
 801a8d0:	2300      	movs	r3, #0
 801a8d2:	613b      	str	r3, [r7, #16]
 801a8d4:	2300      	movs	r3, #0
 801a8d6:	617b      	str	r3, [r7, #20]
 801a8d8:	2300      	movs	r3, #0
 801a8da:	61bb      	str	r3, [r7, #24]
 801a8dc:	2300      	movs	r3, #0
 801a8de:	61fb      	str	r3, [r7, #28]
 801a8e0:	2300      	movs	r3, #0
 801a8e2:	f887 3020 	strb.w	r3, [r7, #32]
    {
       US915_BAND0
    };

    switch( params->Type )
 801a8e6:	687b      	ldr	r3, [r7, #4]
 801a8e8:	7b1b      	ldrb	r3, [r3, #12]
 801a8ea:	2b00      	cmp	r3, #0
 801a8ec:	d007      	beq.n	801a8fe <RegionUS915InitDefaults+0x3e>
 801a8ee:	2b00      	cmp	r3, #0
 801a8f0:	f2c0 8104 	blt.w	801aafc <RegionUS915InitDefaults+0x23c>
 801a8f4:	3b01      	subs	r3, #1
 801a8f6:	2b01      	cmp	r3, #1
 801a8f8:	f200 8100 	bhi.w	801aafc <RegionUS915InitDefaults+0x23c>
 801a8fc:	e0ce      	b.n	801aa9c <RegionUS915InitDefaults+0x1dc>
    {
        case INIT_TYPE_DEFAULTS:
        {
            if( ( params->NvmGroup1 == NULL ) || ( params->NvmGroup2 == NULL ) )
 801a8fe:	687b      	ldr	r3, [r7, #4]
 801a900:	681b      	ldr	r3, [r3, #0]
 801a902:	2b00      	cmp	r3, #0
 801a904:	f000 80fc 	beq.w	801ab00 <RegionUS915InitDefaults+0x240>
 801a908:	687b      	ldr	r3, [r7, #4]
 801a90a:	685b      	ldr	r3, [r3, #4]
 801a90c:	2b00      	cmp	r3, #0
 801a90e:	f000 80f7 	beq.w	801ab00 <RegionUS915InitDefaults+0x240>
            {
                return;
            }

            RegionNvmGroup1 = (RegionNvmDataGroup1_t*) params->NvmGroup1;
 801a912:	687b      	ldr	r3, [r7, #4]
 801a914:	681b      	ldr	r3, [r3, #0]
 801a916:	4a7c      	ldr	r2, [pc, #496]	; (801ab08 <RegionUS915InitDefaults+0x248>)
 801a918:	6013      	str	r3, [r2, #0]
            RegionNvmGroup2 = (RegionNvmDataGroup2_t*) params->NvmGroup2;
 801a91a:	687b      	ldr	r3, [r7, #4]
 801a91c:	685b      	ldr	r3, [r3, #4]
 801a91e:	4a7b      	ldr	r2, [pc, #492]	; (801ab0c <RegionUS915InitDefaults+0x24c>)
 801a920:	6013      	str	r3, [r2, #0]
            RegionNvmGroup1->JoinTrialsCounter = 0;

            // Default bands
            memcpy1( ( uint8_t* )RegionNvmGroup1->Bands, ( uint8_t* )bands, sizeof( Band_t ) * US915_MAX_NB_BANDS );
#elif (defined( REGION_VERSION ) && ( REGION_VERSION == 0x02010001 ))
            RegionBands = (Band_t*) params->Bands;
 801a922:	687b      	ldr	r3, [r7, #4]
 801a924:	689b      	ldr	r3, [r3, #8]
 801a926:	4a7a      	ldr	r2, [pc, #488]	; (801ab10 <RegionUS915InitDefaults+0x250>)
 801a928:	6013      	str	r3, [r2, #0]

            // Initialize 8 bit channel groups index
            RegionNvmGroup1->JoinChannelGroupsCurrentIndex = 0;
 801a92a:	4b77      	ldr	r3, [pc, #476]	; (801ab08 <RegionUS915InitDefaults+0x248>)
 801a92c:	681b      	ldr	r3, [r3, #0]
 801a92e:	2200      	movs	r2, #0
 801a930:	731a      	strb	r2, [r3, #12]

            // Initialize the join trials counter
            RegionNvmGroup1->JoinTrialsCounter = 0;
 801a932:	4b75      	ldr	r3, [pc, #468]	; (801ab08 <RegionUS915InitDefaults+0x248>)
 801a934:	681b      	ldr	r3, [r3, #0]
 801a936:	2200      	movs	r2, #0
 801a938:	735a      	strb	r2, [r3, #13]

            // Default bands
            memcpy1( ( uint8_t* )RegionBands, ( uint8_t* )bands, sizeof( Band_t ) * US915_MAX_NB_BANDS );
 801a93a:	4b75      	ldr	r3, [pc, #468]	; (801ab10 <RegionUS915InitDefaults+0x250>)
 801a93c:	681b      	ldr	r3, [r3, #0]
 801a93e:	f107 010c 	add.w	r1, r7, #12
 801a942:	2218      	movs	r2, #24
 801a944:	4618      	mov	r0, r3
 801a946:	f000 ffcc 	bl	801b8e2 <memcpy1>
#endif /* REGION_VERSION */

            // Default channels
            for( uint8_t i = 0; i < US915_MAX_NB_CHANNELS - 8; i++ )
 801a94a:	2300      	movs	r3, #0
 801a94c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 801a950:	e02e      	b.n	801a9b0 <RegionUS915InitDefaults+0xf0>
            {
                // 125 kHz channels
                RegionNvmGroup2->Channels[i].Frequency = 902300000 + i * 200000;
 801a952:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 801a956:	4a6f      	ldr	r2, [pc, #444]	; (801ab14 <RegionUS915InitDefaults+0x254>)
 801a958:	fb03 f202 	mul.w	r2, r3, r2
 801a95c:	4b6e      	ldr	r3, [pc, #440]	; (801ab18 <RegionUS915InitDefaults+0x258>)
 801a95e:	4413      	add	r3, r2
 801a960:	4a6a      	ldr	r2, [pc, #424]	; (801ab0c <RegionUS915InitDefaults+0x24c>)
 801a962:	6811      	ldr	r1, [r2, #0]
 801a964:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 801a968:	4618      	mov	r0, r3
 801a96a:	4613      	mov	r3, r2
 801a96c:	005b      	lsls	r3, r3, #1
 801a96e:	4413      	add	r3, r2
 801a970:	009b      	lsls	r3, r3, #2
 801a972:	440b      	add	r3, r1
 801a974:	6018      	str	r0, [r3, #0]
                RegionNvmGroup2->Channels[i].DrRange.Value = ( DR_3 << 4 ) | DR_0;
 801a976:	4b65      	ldr	r3, [pc, #404]	; (801ab0c <RegionUS915InitDefaults+0x24c>)
 801a978:	6819      	ldr	r1, [r3, #0]
 801a97a:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 801a97e:	4613      	mov	r3, r2
 801a980:	005b      	lsls	r3, r3, #1
 801a982:	4413      	add	r3, r2
 801a984:	009b      	lsls	r3, r3, #2
 801a986:	440b      	add	r3, r1
 801a988:	3308      	adds	r3, #8
 801a98a:	2230      	movs	r2, #48	; 0x30
 801a98c:	701a      	strb	r2, [r3, #0]
                RegionNvmGroup2->Channels[i].Band = 0;
 801a98e:	4b5f      	ldr	r3, [pc, #380]	; (801ab0c <RegionUS915InitDefaults+0x24c>)
 801a990:	6819      	ldr	r1, [r3, #0]
 801a992:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 801a996:	4613      	mov	r3, r2
 801a998:	005b      	lsls	r3, r3, #1
 801a99a:	4413      	add	r3, r2
 801a99c:	009b      	lsls	r3, r3, #2
 801a99e:	440b      	add	r3, r1
 801a9a0:	3309      	adds	r3, #9
 801a9a2:	2200      	movs	r2, #0
 801a9a4:	701a      	strb	r2, [r3, #0]
            for( uint8_t i = 0; i < US915_MAX_NB_CHANNELS - 8; i++ )
 801a9a6:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 801a9aa:	3301      	adds	r3, #1
 801a9ac:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 801a9b0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 801a9b4:	2b3f      	cmp	r3, #63	; 0x3f
 801a9b6:	d9cc      	bls.n	801a952 <RegionUS915InitDefaults+0x92>
            }
            for( uint8_t i = US915_MAX_NB_CHANNELS - 8; i < US915_MAX_NB_CHANNELS; i++ )
 801a9b8:	2340      	movs	r3, #64	; 0x40
 801a9ba:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 801a9be:	e02f      	b.n	801aa20 <RegionUS915InitDefaults+0x160>
            {
                // 500 kHz channels
                RegionNvmGroup2->Channels[i].Frequency = 903000000 + ( i - ( US915_MAX_NB_CHANNELS - 8 ) ) * 1600000;
 801a9c0:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 801a9c4:	3b40      	subs	r3, #64	; 0x40
 801a9c6:	4a55      	ldr	r2, [pc, #340]	; (801ab1c <RegionUS915InitDefaults+0x25c>)
 801a9c8:	fb03 f202 	mul.w	r2, r3, r2
 801a9cc:	4b54      	ldr	r3, [pc, #336]	; (801ab20 <RegionUS915InitDefaults+0x260>)
 801a9ce:	4413      	add	r3, r2
 801a9d0:	4a4e      	ldr	r2, [pc, #312]	; (801ab0c <RegionUS915InitDefaults+0x24c>)
 801a9d2:	6811      	ldr	r1, [r2, #0]
 801a9d4:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 801a9d8:	4618      	mov	r0, r3
 801a9da:	4613      	mov	r3, r2
 801a9dc:	005b      	lsls	r3, r3, #1
 801a9de:	4413      	add	r3, r2
 801a9e0:	009b      	lsls	r3, r3, #2
 801a9e2:	440b      	add	r3, r1
 801a9e4:	6018      	str	r0, [r3, #0]
                RegionNvmGroup2->Channels[i].DrRange.Value = ( DR_4 << 4 ) | DR_4;
 801a9e6:	4b49      	ldr	r3, [pc, #292]	; (801ab0c <RegionUS915InitDefaults+0x24c>)
 801a9e8:	6819      	ldr	r1, [r3, #0]
 801a9ea:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 801a9ee:	4613      	mov	r3, r2
 801a9f0:	005b      	lsls	r3, r3, #1
 801a9f2:	4413      	add	r3, r2
 801a9f4:	009b      	lsls	r3, r3, #2
 801a9f6:	440b      	add	r3, r1
 801a9f8:	3308      	adds	r3, #8
 801a9fa:	2244      	movs	r2, #68	; 0x44
 801a9fc:	701a      	strb	r2, [r3, #0]
                RegionNvmGroup2->Channels[i].Band = 0;
 801a9fe:	4b43      	ldr	r3, [pc, #268]	; (801ab0c <RegionUS915InitDefaults+0x24c>)
 801aa00:	6819      	ldr	r1, [r3, #0]
 801aa02:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 801aa06:	4613      	mov	r3, r2
 801aa08:	005b      	lsls	r3, r3, #1
 801aa0a:	4413      	add	r3, r2
 801aa0c:	009b      	lsls	r3, r3, #2
 801aa0e:	440b      	add	r3, r1
 801aa10:	3309      	adds	r3, #9
 801aa12:	2200      	movs	r2, #0
 801aa14:	701a      	strb	r2, [r3, #0]
            for( uint8_t i = US915_MAX_NB_CHANNELS - 8; i < US915_MAX_NB_CHANNELS; i++ )
 801aa16:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 801aa1a:	3301      	adds	r3, #1
 801aa1c:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 801aa20:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 801aa24:	2b47      	cmp	r3, #71	; 0x47
 801aa26:	d9cb      	bls.n	801a9c0 <RegionUS915InitDefaults+0x100>
            RegionNvmGroup2->ChannelsDefaultMask[2] = HYBRID_DEFAULT_MASK2;
            RegionNvmGroup2->ChannelsDefaultMask[3] = HYBRID_DEFAULT_MASK3;
            RegionNvmGroup2->ChannelsDefaultMask[4] = HYBRID_DEFAULT_MASK4;
            RegionNvmGroup2->ChannelsDefaultMask[5] = 0x0000;
#else
            RegionNvmGroup2->ChannelsDefaultMask[0] = 0xFFFF;
 801aa28:	4b38      	ldr	r3, [pc, #224]	; (801ab0c <RegionUS915InitDefaults+0x24c>)
 801aa2a:	681b      	ldr	r3, [r3, #0]
 801aa2c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 801aa30:	f8a3 236c 	strh.w	r2, [r3, #876]	; 0x36c
            RegionNvmGroup2->ChannelsDefaultMask[1] = 0xFFFF;
 801aa34:	4b35      	ldr	r3, [pc, #212]	; (801ab0c <RegionUS915InitDefaults+0x24c>)
 801aa36:	681b      	ldr	r3, [r3, #0]
 801aa38:	f64f 72ff 	movw	r2, #65535	; 0xffff
 801aa3c:	f8a3 236e 	strh.w	r2, [r3, #878]	; 0x36e
            RegionNvmGroup2->ChannelsDefaultMask[2] = 0xFFFF;
 801aa40:	4b32      	ldr	r3, [pc, #200]	; (801ab0c <RegionUS915InitDefaults+0x24c>)
 801aa42:	681b      	ldr	r3, [r3, #0]
 801aa44:	f64f 72ff 	movw	r2, #65535	; 0xffff
 801aa48:	f8a3 2370 	strh.w	r2, [r3, #880]	; 0x370
            RegionNvmGroup2->ChannelsDefaultMask[3] = 0xFFFF;
 801aa4c:	4b2f      	ldr	r3, [pc, #188]	; (801ab0c <RegionUS915InitDefaults+0x24c>)
 801aa4e:	681b      	ldr	r3, [r3, #0]
 801aa50:	f64f 72ff 	movw	r2, #65535	; 0xffff
 801aa54:	f8a3 2372 	strh.w	r2, [r3, #882]	; 0x372
            RegionNvmGroup2->ChannelsDefaultMask[4] = 0x00FF;
 801aa58:	4b2c      	ldr	r3, [pc, #176]	; (801ab0c <RegionUS915InitDefaults+0x24c>)
 801aa5a:	681b      	ldr	r3, [r3, #0]
 801aa5c:	22ff      	movs	r2, #255	; 0xff
 801aa5e:	f8a3 2374 	strh.w	r2, [r3, #884]	; 0x374
            RegionNvmGroup2->ChannelsDefaultMask[5] = 0x0000;
 801aa62:	4b2a      	ldr	r3, [pc, #168]	; (801ab0c <RegionUS915InitDefaults+0x24c>)
 801aa64:	681b      	ldr	r3, [r3, #0]
 801aa66:	2200      	movs	r2, #0
 801aa68:	f8a3 2376 	strh.w	r2, [r3, #886]	; 0x376
#endif /* HYBRID_ENABLED == 1 */

            // Copy channels default mask
            RegionCommonChanMaskCopy( RegionNvmGroup2->ChannelsMask, RegionNvmGroup2->ChannelsDefaultMask, CHANNELS_MASK_SIZE );
 801aa6c:	4b27      	ldr	r3, [pc, #156]	; (801ab0c <RegionUS915InitDefaults+0x24c>)
 801aa6e:	681b      	ldr	r3, [r3, #0]
 801aa70:	f503 7058 	add.w	r0, r3, #864	; 0x360
 801aa74:	4b25      	ldr	r3, [pc, #148]	; (801ab0c <RegionUS915InitDefaults+0x24c>)
 801aa76:	681b      	ldr	r3, [r3, #0]
 801aa78:	f503 735b 	add.w	r3, r3, #876	; 0x36c
 801aa7c:	2206      	movs	r2, #6
 801aa7e:	4619      	mov	r1, r3
 801aa80:	f7fe fff4 	bl	8019a6c <RegionCommonChanMaskCopy>

            // Copy into channels mask remaining
            RegionCommonChanMaskCopy( RegionNvmGroup1->ChannelsMaskRemaining, RegionNvmGroup2->ChannelsMask, CHANNELS_MASK_SIZE );
 801aa84:	4b20      	ldr	r3, [pc, #128]	; (801ab08 <RegionUS915InitDefaults+0x248>)
 801aa86:	681b      	ldr	r3, [r3, #0]
 801aa88:	4618      	mov	r0, r3
 801aa8a:	4b20      	ldr	r3, [pc, #128]	; (801ab0c <RegionUS915InitDefaults+0x24c>)
 801aa8c:	681b      	ldr	r3, [r3, #0]
 801aa8e:	f503 7358 	add.w	r3, r3, #864	; 0x360
 801aa92:	2206      	movs	r2, #6
 801aa94:	4619      	mov	r1, r3
 801aa96:	f7fe ffe9 	bl	8019a6c <RegionCommonChanMaskCopy>
            break;
 801aa9a:	e032      	b.n	801ab02 <RegionUS915InitDefaults+0x242>
            // Intentional fallthrough
        }
        case INIT_TYPE_ACTIVATE_DEFAULT_CHANNELS:
        {
            // Copy channels default mask
            RegionCommonChanMaskCopy( RegionNvmGroup2->ChannelsMask, RegionNvmGroup2->ChannelsDefaultMask, CHANNELS_MASK_SIZE );
 801aa9c:	4b1b      	ldr	r3, [pc, #108]	; (801ab0c <RegionUS915InitDefaults+0x24c>)
 801aa9e:	681b      	ldr	r3, [r3, #0]
 801aaa0:	f503 7058 	add.w	r0, r3, #864	; 0x360
 801aaa4:	4b19      	ldr	r3, [pc, #100]	; (801ab0c <RegionUS915InitDefaults+0x24c>)
 801aaa6:	681b      	ldr	r3, [r3, #0]
 801aaa8:	f503 735b 	add.w	r3, r3, #876	; 0x36c
 801aaac:	2206      	movs	r2, #6
 801aaae:	4619      	mov	r1, r3
 801aab0:	f7fe ffdc 	bl	8019a6c <RegionCommonChanMaskCopy>

#if (defined( REGION_VERSION ) && ( REGION_VERSION == 0x01010003 ))
            for( uint8_t i = 0; i < CHANNELS_MASK_SIZE; i++ )
#elif (defined( REGION_VERSION ) && ( REGION_VERSION == 0x02010001 ))
            for( uint8_t i = 0; i < 6; i++ )
 801aab4:	2300      	movs	r3, #0
 801aab6:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
 801aaba:	e01a      	b.n	801aaf2 <RegionUS915InitDefaults+0x232>
#endif /* REGION_VERSION */
            { // Copy-And the channels mask
                RegionNvmGroup1->ChannelsMaskRemaining[i] &= RegionNvmGroup2->ChannelsMask[i];
 801aabc:	4b12      	ldr	r3, [pc, #72]	; (801ab08 <RegionUS915InitDefaults+0x248>)
 801aabe:	681b      	ldr	r3, [r3, #0]
 801aac0:	f897 2025 	ldrb.w	r2, [r7, #37]	; 0x25
 801aac4:	f833 0012 	ldrh.w	r0, [r3, r2, lsl #1]
 801aac8:	4b10      	ldr	r3, [pc, #64]	; (801ab0c <RegionUS915InitDefaults+0x24c>)
 801aaca:	681b      	ldr	r3, [r3, #0]
 801aacc:	f897 2025 	ldrb.w	r2, [r7, #37]	; 0x25
 801aad0:	f502 72d8 	add.w	r2, r2, #432	; 0x1b0
 801aad4:	f833 1012 	ldrh.w	r1, [r3, r2, lsl #1]
 801aad8:	4b0b      	ldr	r3, [pc, #44]	; (801ab08 <RegionUS915InitDefaults+0x248>)
 801aada:	681b      	ldr	r3, [r3, #0]
 801aadc:	f897 2025 	ldrb.w	r2, [r7, #37]	; 0x25
 801aae0:	4001      	ands	r1, r0
 801aae2:	b289      	uxth	r1, r1
 801aae4:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
            for( uint8_t i = 0; i < 6; i++ )
 801aae8:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 801aaec:	3301      	adds	r3, #1
 801aaee:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
 801aaf2:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 801aaf6:	2b05      	cmp	r3, #5
 801aaf8:	d9e0      	bls.n	801aabc <RegionUS915InitDefaults+0x1fc>
            }
            break;
 801aafa:	e002      	b.n	801ab02 <RegionUS915InitDefaults+0x242>
        }
        default:
        {
            break;
 801aafc:	bf00      	nop
 801aafe:	e000      	b.n	801ab02 <RegionUS915InitDefaults+0x242>
                return;
 801ab00:	bf00      	nop
        }
    }
#endif /* REGION_US915 */
}
 801ab02:	3728      	adds	r7, #40	; 0x28
 801ab04:	46bd      	mov	sp, r7
 801ab06:	bd80      	pop	{r7, pc}
 801ab08:	20001ca4 	.word	0x20001ca4
 801ab0c:	20001ca8 	.word	0x20001ca8
 801ab10:	20001cac 	.word	0x20001cac
 801ab14:	00030d40 	.word	0x00030d40
 801ab18:	35c80160 	.word	0x35c80160
 801ab1c:	00186a00 	.word	0x00186a00
 801ab20:	35d2afc0 	.word	0x35d2afc0

0801ab24 <RegionUS915Verify>:

bool RegionUS915Verify( VerifyParams_t* verify, PhyAttribute_t phyAttribute )
{
 801ab24:	b580      	push	{r7, lr}
 801ab26:	b082      	sub	sp, #8
 801ab28:	af00      	add	r7, sp, #0
 801ab2a:	6078      	str	r0, [r7, #4]
 801ab2c:	460b      	mov	r3, r1
 801ab2e:	70fb      	strb	r3, [r7, #3]
#if defined( REGION_US915 )
    switch( phyAttribute )
 801ab30:	78fb      	ldrb	r3, [r7, #3]
 801ab32:	2b0f      	cmp	r3, #15
 801ab34:	d867      	bhi.n	801ac06 <RegionUS915Verify+0xe2>
 801ab36:	a201      	add	r2, pc, #4	; (adr r2, 801ab3c <RegionUS915Verify+0x18>)
 801ab38:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801ab3c:	0801ab7d 	.word	0x0801ab7d
 801ab40:	0801ac07 	.word	0x0801ac07
 801ab44:	0801ac07 	.word	0x0801ac07
 801ab48:	0801ac07 	.word	0x0801ac07
 801ab4c:	0801ac07 	.word	0x0801ac07
 801ab50:	0801ab8b 	.word	0x0801ab8b
 801ab54:	0801aba9 	.word	0x0801aba9
 801ab58:	0801abc7 	.word	0x0801abc7
 801ab5c:	0801ac07 	.word	0x0801ac07
 801ab60:	0801abe5 	.word	0x0801abe5
 801ab64:	0801abe5 	.word	0x0801abe5
 801ab68:	0801ac07 	.word	0x0801ac07
 801ab6c:	0801ac07 	.word	0x0801ac07
 801ab70:	0801ac07 	.word	0x0801ac07
 801ab74:	0801ac07 	.word	0x0801ac07
 801ab78:	0801ac03 	.word	0x0801ac03
    {
        case PHY_FREQUENCY:
        {
            return VerifyRfFreq( verify->Frequency );
 801ab7c:	687b      	ldr	r3, [r7, #4]
 801ab7e:	681b      	ldr	r3, [r3, #0]
 801ab80:	4618      	mov	r0, r3
 801ab82:	f7ff fca1 	bl	801a4c8 <VerifyRfFreq>
 801ab86:	4603      	mov	r3, r0
 801ab88:	e03e      	b.n	801ac08 <RegionUS915Verify+0xe4>
            return RegionCommonValueInRange( verify->DatarateParams.Datarate, US915_TX_MIN_DATARATE, US915_TX_MAX_DATARATE );
        }
#elif (defined( REGION_VERSION ) && ( REGION_VERSION == 0x02010001 ))
        case PHY_TX_DR:
        {
            return RegionCommonValueInRange( verify->DatarateParams.Datarate, US915_TX_MIN_DATARATE, US915_TX_MAX_DATARATE );
 801ab8a:	687b      	ldr	r3, [r7, #4]
 801ab8c:	f993 3000 	ldrsb.w	r3, [r3]
 801ab90:	2204      	movs	r2, #4
 801ab92:	2100      	movs	r1, #0
 801ab94:	4618      	mov	r0, r3
 801ab96:	f7fe feec 	bl	8019972 <RegionCommonValueInRange>
 801ab9a:	4603      	mov	r3, r0
 801ab9c:	2b00      	cmp	r3, #0
 801ab9e:	bf14      	ite	ne
 801aba0:	2301      	movne	r3, #1
 801aba2:	2300      	moveq	r3, #0
 801aba4:	b2db      	uxtb	r3, r3
 801aba6:	e02f      	b.n	801ac08 <RegionUS915Verify+0xe4>
        }
        case PHY_DEF_TX_DR:
        {
            return RegionCommonValueInRange( verify->DatarateParams.Datarate, DR_0, DR_5 );
 801aba8:	687b      	ldr	r3, [r7, #4]
 801abaa:	f993 3000 	ldrsb.w	r3, [r3]
 801abae:	2205      	movs	r2, #5
 801abb0:	2100      	movs	r1, #0
 801abb2:	4618      	mov	r0, r3
 801abb4:	f7fe fedd 	bl	8019972 <RegionCommonValueInRange>
 801abb8:	4603      	mov	r3, r0
 801abba:	2b00      	cmp	r3, #0
 801abbc:	bf14      	ite	ne
 801abbe:	2301      	movne	r3, #1
 801abc0:	2300      	moveq	r3, #0
 801abc2:	b2db      	uxtb	r3, r3
 801abc4:	e020      	b.n	801ac08 <RegionUS915Verify+0xe4>
        }
#endif /* REGION_VERSION */
        case PHY_RX_DR:
        {
            return RegionCommonValueInRange( verify->DatarateParams.Datarate, US915_RX_MIN_DATARATE, US915_RX_MAX_DATARATE );
 801abc6:	687b      	ldr	r3, [r7, #4]
 801abc8:	f993 3000 	ldrsb.w	r3, [r3]
 801abcc:	220d      	movs	r2, #13
 801abce:	2108      	movs	r1, #8
 801abd0:	4618      	mov	r0, r3
 801abd2:	f7fe fece 	bl	8019972 <RegionCommonValueInRange>
 801abd6:	4603      	mov	r3, r0
 801abd8:	2b00      	cmp	r3, #0
 801abda:	bf14      	ite	ne
 801abdc:	2301      	movne	r3, #1
 801abde:	2300      	moveq	r3, #0
 801abe0:	b2db      	uxtb	r3, r3
 801abe2:	e011      	b.n	801ac08 <RegionUS915Verify+0xe4>
        }
        case PHY_DEF_TX_POWER:
        case PHY_TX_POWER:
        {
            // Remark: switched min and max!
            return RegionCommonValueInRange( verify->TxPower, US915_MAX_TX_POWER, US915_MIN_TX_POWER );
 801abe4:	687b      	ldr	r3, [r7, #4]
 801abe6:	f993 3000 	ldrsb.w	r3, [r3]
 801abea:	220e      	movs	r2, #14
 801abec:	2100      	movs	r1, #0
 801abee:	4618      	mov	r0, r3
 801abf0:	f7fe febf 	bl	8019972 <RegionCommonValueInRange>
 801abf4:	4603      	mov	r3, r0
 801abf6:	2b00      	cmp	r3, #0
 801abf8:	bf14      	ite	ne
 801abfa:	2301      	movne	r3, #1
 801abfc:	2300      	moveq	r3, #0
 801abfe:	b2db      	uxtb	r3, r3
 801ac00:	e002      	b.n	801ac08 <RegionUS915Verify+0xe4>
        }
        case PHY_DUTY_CYCLE:
        {
            return US915_DUTY_CYCLE_ENABLED;
 801ac02:	2300      	movs	r3, #0
 801ac04:	e000      	b.n	801ac08 <RegionUS915Verify+0xe4>
        }
        default:
            return false;
 801ac06:	2300      	movs	r3, #0
    }
#else
    return false;
#endif /* REGION_US915 */
}
 801ac08:	4618      	mov	r0, r3
 801ac0a:	3708      	adds	r7, #8
 801ac0c:	46bd      	mov	sp, r7
 801ac0e:	bd80      	pop	{r7, pc}

0801ac10 <RegionUS915ApplyCFList>:

void RegionUS915ApplyCFList( ApplyCFListParams_t* applyCFList )
{
 801ac10:	b480      	push	{r7}
 801ac12:	b085      	sub	sp, #20
 801ac14:	af00      	add	r7, sp, #0
 801ac16:	6078      	str	r0, [r7, #4]
#if defined( REGION_US915 )
    // Size of the optional CF list must be 16 byte
    if( applyCFList->Size != 16 )
 801ac18:	687b      	ldr	r3, [r7, #4]
 801ac1a:	7a1b      	ldrb	r3, [r3, #8]
 801ac1c:	2b10      	cmp	r3, #16
 801ac1e:	d160      	bne.n	801ace2 <RegionUS915ApplyCFList+0xd2>
    {
        return;
    }

    // Last byte CFListType must be 0x01 to indicate the CFList contains a series of ChMask fields
    if( applyCFList->Payload[15] != 0x01 )
 801ac20:	687b      	ldr	r3, [r7, #4]
 801ac22:	685b      	ldr	r3, [r3, #4]
 801ac24:	330f      	adds	r3, #15
 801ac26:	781b      	ldrb	r3, [r3, #0]
 801ac28:	2b01      	cmp	r3, #1
 801ac2a:	d15c      	bne.n	801ace6 <RegionUS915ApplyCFList+0xd6>
    {
        return;
    }

    // ChMask0 - ChMask4 must be set (every ChMask has 16 bit)
    for( uint8_t chMaskItr = 0, cntPayload = 0; chMaskItr <= 4; chMaskItr++, cntPayload+=2 )
 801ac2c:	2300      	movs	r3, #0
 801ac2e:	73fb      	strb	r3, [r7, #15]
 801ac30:	2300      	movs	r3, #0
 801ac32:	73bb      	strb	r3, [r7, #14]
 801ac34:	e051      	b.n	801acda <RegionUS915ApplyCFList+0xca>
    {
        RegionNvmGroup2->ChannelsMask[chMaskItr] = (uint16_t) (0x00FF & applyCFList->Payload[cntPayload]);
 801ac36:	687b      	ldr	r3, [r7, #4]
 801ac38:	685a      	ldr	r2, [r3, #4]
 801ac3a:	7bbb      	ldrb	r3, [r7, #14]
 801ac3c:	4413      	add	r3, r2
 801ac3e:	7819      	ldrb	r1, [r3, #0]
 801ac40:	4b2b      	ldr	r3, [pc, #172]	; (801acf0 <RegionUS915ApplyCFList+0xe0>)
 801ac42:	681b      	ldr	r3, [r3, #0]
 801ac44:	7bfa      	ldrb	r2, [r7, #15]
 801ac46:	b289      	uxth	r1, r1
 801ac48:	f502 72d8 	add.w	r2, r2, #432	; 0x1b0
 801ac4c:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
        RegionNvmGroup2->ChannelsMask[chMaskItr] |= (uint16_t) (applyCFList->Payload[cntPayload+1] << 8);
 801ac50:	4b27      	ldr	r3, [pc, #156]	; (801acf0 <RegionUS915ApplyCFList+0xe0>)
 801ac52:	681b      	ldr	r3, [r3, #0]
 801ac54:	7bfa      	ldrb	r2, [r7, #15]
 801ac56:	f502 72d8 	add.w	r2, r2, #432	; 0x1b0
 801ac5a:	f833 0012 	ldrh.w	r0, [r3, r2, lsl #1]
 801ac5e:	687b      	ldr	r3, [r7, #4]
 801ac60:	685a      	ldr	r2, [r3, #4]
 801ac62:	7bbb      	ldrb	r3, [r7, #14]
 801ac64:	3301      	adds	r3, #1
 801ac66:	4413      	add	r3, r2
 801ac68:	781b      	ldrb	r3, [r3, #0]
 801ac6a:	b29b      	uxth	r3, r3
 801ac6c:	021b      	lsls	r3, r3, #8
 801ac6e:	b299      	uxth	r1, r3
 801ac70:	4b1f      	ldr	r3, [pc, #124]	; (801acf0 <RegionUS915ApplyCFList+0xe0>)
 801ac72:	681b      	ldr	r3, [r3, #0]
 801ac74:	7bfa      	ldrb	r2, [r7, #15]
 801ac76:	4301      	orrs	r1, r0
 801ac78:	b289      	uxth	r1, r1
 801ac7a:	f502 72d8 	add.w	r2, r2, #432	; 0x1b0
 801ac7e:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
        if( chMaskItr == 4 )
 801ac82:	7bfb      	ldrb	r3, [r7, #15]
 801ac84:	2b04      	cmp	r3, #4
 801ac86:	d10f      	bne.n	801aca8 <RegionUS915ApplyCFList+0x98>
        {
            RegionNvmGroup2->ChannelsMask[chMaskItr] = RegionNvmGroup2->ChannelsMask[chMaskItr] & CHANNELS_MASK_500KHZ_MASK;
 801ac88:	4b19      	ldr	r3, [pc, #100]	; (801acf0 <RegionUS915ApplyCFList+0xe0>)
 801ac8a:	681b      	ldr	r3, [r3, #0]
 801ac8c:	7bfa      	ldrb	r2, [r7, #15]
 801ac8e:	f502 72d8 	add.w	r2, r2, #432	; 0x1b0
 801ac92:	f833 1012 	ldrh.w	r1, [r3, r2, lsl #1]
 801ac96:	4b16      	ldr	r3, [pc, #88]	; (801acf0 <RegionUS915ApplyCFList+0xe0>)
 801ac98:	681b      	ldr	r3, [r3, #0]
 801ac9a:	7bfa      	ldrb	r2, [r7, #15]
 801ac9c:	b2c9      	uxtb	r1, r1
 801ac9e:	b289      	uxth	r1, r1
 801aca0:	f502 72d8 	add.w	r2, r2, #432	; 0x1b0
 801aca4:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
        }
        // Set the channel mask to the remaining
        RegionNvmGroup1->ChannelsMaskRemaining[chMaskItr] &= RegionNvmGroup2->ChannelsMask[chMaskItr];
 801aca8:	4b12      	ldr	r3, [pc, #72]	; (801acf4 <RegionUS915ApplyCFList+0xe4>)
 801acaa:	681b      	ldr	r3, [r3, #0]
 801acac:	7bfa      	ldrb	r2, [r7, #15]
 801acae:	f833 0012 	ldrh.w	r0, [r3, r2, lsl #1]
 801acb2:	4b0f      	ldr	r3, [pc, #60]	; (801acf0 <RegionUS915ApplyCFList+0xe0>)
 801acb4:	681b      	ldr	r3, [r3, #0]
 801acb6:	7bfa      	ldrb	r2, [r7, #15]
 801acb8:	f502 72d8 	add.w	r2, r2, #432	; 0x1b0
 801acbc:	f833 1012 	ldrh.w	r1, [r3, r2, lsl #1]
 801acc0:	4b0c      	ldr	r3, [pc, #48]	; (801acf4 <RegionUS915ApplyCFList+0xe4>)
 801acc2:	681b      	ldr	r3, [r3, #0]
 801acc4:	7bfa      	ldrb	r2, [r7, #15]
 801acc6:	4001      	ands	r1, r0
 801acc8:	b289      	uxth	r1, r1
 801acca:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
    for( uint8_t chMaskItr = 0, cntPayload = 0; chMaskItr <= 4; chMaskItr++, cntPayload+=2 )
 801acce:	7bfb      	ldrb	r3, [r7, #15]
 801acd0:	3301      	adds	r3, #1
 801acd2:	73fb      	strb	r3, [r7, #15]
 801acd4:	7bbb      	ldrb	r3, [r7, #14]
 801acd6:	3302      	adds	r3, #2
 801acd8:	73bb      	strb	r3, [r7, #14]
 801acda:	7bfb      	ldrb	r3, [r7, #15]
 801acdc:	2b04      	cmp	r3, #4
 801acde:	d9aa      	bls.n	801ac36 <RegionUS915ApplyCFList+0x26>
 801ace0:	e002      	b.n	801ace8 <RegionUS915ApplyCFList+0xd8>
        return;
 801ace2:	bf00      	nop
 801ace4:	e000      	b.n	801ace8 <RegionUS915ApplyCFList+0xd8>
        return;
 801ace6:	bf00      	nop
    }
#endif /* REGION_US915 */
}
 801ace8:	3714      	adds	r7, #20
 801acea:	46bd      	mov	sp, r7
 801acec:	bc80      	pop	{r7}
 801acee:	4770      	bx	lr
 801acf0:	20001ca8 	.word	0x20001ca8
 801acf4:	20001ca4 	.word	0x20001ca4

0801acf8 <RegionUS915ChanMaskSet>:

bool RegionUS915ChanMaskSet( ChanMaskSetParams_t* chanMaskSet )
{
 801acf8:	b580      	push	{r7, lr}
 801acfa:	b084      	sub	sp, #16
 801acfc:	af00      	add	r7, sp, #0
 801acfe:	6078      	str	r0, [r7, #4]
#if defined( REGION_US915 )
    uint8_t nbChannels = RegionCommonCountChannels( chanMaskSet->ChannelsMaskIn, 0, 4 );
 801ad00:	687b      	ldr	r3, [r7, #4]
 801ad02:	681b      	ldr	r3, [r3, #0]
 801ad04:	2204      	movs	r2, #4
 801ad06:	2100      	movs	r1, #0
 801ad08:	4618      	mov	r0, r3
 801ad0a:	f7fe fe83 	bl	8019a14 <RegionCommonCountChannels>
 801ad0e:	4603      	mov	r3, r0
 801ad10:	73bb      	strb	r3, [r7, #14]

    // Check the number of active channels
    if( ( nbChannels < 2 ) &&
 801ad12:	7bbb      	ldrb	r3, [r7, #14]
 801ad14:	2b01      	cmp	r3, #1
 801ad16:	d804      	bhi.n	801ad22 <RegionUS915ChanMaskSet+0x2a>
 801ad18:	7bbb      	ldrb	r3, [r7, #14]
 801ad1a:	2b00      	cmp	r3, #0
 801ad1c:	d001      	beq.n	801ad22 <RegionUS915ChanMaskSet+0x2a>
        ( nbChannels > 0 ) )
    {
        return false;
 801ad1e:	2300      	movs	r3, #0
 801ad20:	e04a      	b.n	801adb8 <RegionUS915ChanMaskSet+0xc0>
    }

    switch( chanMaskSet->ChannelsMaskType )
 801ad22:	687b      	ldr	r3, [r7, #4]
 801ad24:	791b      	ldrb	r3, [r3, #4]
 801ad26:	2b00      	cmp	r3, #0
 801ad28:	d002      	beq.n	801ad30 <RegionUS915ChanMaskSet+0x38>
 801ad2a:	2b01      	cmp	r3, #1
 801ad2c:	d036      	beq.n	801ad9c <RegionUS915ChanMaskSet+0xa4>
 801ad2e:	e040      	b.n	801adb2 <RegionUS915ChanMaskSet+0xba>
    {
        case CHANNELS_MASK:
        {
            RegionCommonChanMaskCopy( RegionNvmGroup2->ChannelsMask, chanMaskSet->ChannelsMaskIn, CHANNELS_MASK_SIZE );
 801ad30:	4b23      	ldr	r3, [pc, #140]	; (801adc0 <RegionUS915ChanMaskSet+0xc8>)
 801ad32:	681b      	ldr	r3, [r3, #0]
 801ad34:	f503 7058 	add.w	r0, r3, #864	; 0x360
 801ad38:	687b      	ldr	r3, [r7, #4]
 801ad3a:	681b      	ldr	r3, [r3, #0]
 801ad3c:	2206      	movs	r2, #6
 801ad3e:	4619      	mov	r1, r3
 801ad40:	f7fe fe94 	bl	8019a6c <RegionCommonChanMaskCopy>

            RegionNvmGroup2->ChannelsDefaultMask[4] = RegionNvmGroup2->ChannelsDefaultMask[4] & CHANNELS_MASK_500KHZ_MASK;
 801ad44:	4b1e      	ldr	r3, [pc, #120]	; (801adc0 <RegionUS915ChanMaskSet+0xc8>)
 801ad46:	681b      	ldr	r3, [r3, #0]
 801ad48:	f8b3 2374 	ldrh.w	r2, [r3, #884]	; 0x374
 801ad4c:	4b1c      	ldr	r3, [pc, #112]	; (801adc0 <RegionUS915ChanMaskSet+0xc8>)
 801ad4e:	681b      	ldr	r3, [r3, #0]
 801ad50:	b2d2      	uxtb	r2, r2
 801ad52:	b292      	uxth	r2, r2
 801ad54:	f8a3 2374 	strh.w	r2, [r3, #884]	; 0x374
            RegionNvmGroup2->ChannelsDefaultMask[5] = 0x0000;
 801ad58:	4b19      	ldr	r3, [pc, #100]	; (801adc0 <RegionUS915ChanMaskSet+0xc8>)
 801ad5a:	681b      	ldr	r3, [r3, #0]
 801ad5c:	2200      	movs	r2, #0
 801ad5e:	f8a3 2376 	strh.w	r2, [r3, #886]	; 0x376

            for( uint8_t i = 0; i < CHANNELS_MASK_SIZE; i++ )
 801ad62:	2300      	movs	r3, #0
 801ad64:	73fb      	strb	r3, [r7, #15]
 801ad66:	e015      	b.n	801ad94 <RegionUS915ChanMaskSet+0x9c>
            { // Copy-And the channels mask
                RegionNvmGroup1->ChannelsMaskRemaining[i] &= RegionNvmGroup2->ChannelsMask[i];
 801ad68:	4b16      	ldr	r3, [pc, #88]	; (801adc4 <RegionUS915ChanMaskSet+0xcc>)
 801ad6a:	681b      	ldr	r3, [r3, #0]
 801ad6c:	7bfa      	ldrb	r2, [r7, #15]
 801ad6e:	f833 0012 	ldrh.w	r0, [r3, r2, lsl #1]
 801ad72:	4b13      	ldr	r3, [pc, #76]	; (801adc0 <RegionUS915ChanMaskSet+0xc8>)
 801ad74:	681b      	ldr	r3, [r3, #0]
 801ad76:	7bfa      	ldrb	r2, [r7, #15]
 801ad78:	f502 72d8 	add.w	r2, r2, #432	; 0x1b0
 801ad7c:	f833 1012 	ldrh.w	r1, [r3, r2, lsl #1]
 801ad80:	4b10      	ldr	r3, [pc, #64]	; (801adc4 <RegionUS915ChanMaskSet+0xcc>)
 801ad82:	681b      	ldr	r3, [r3, #0]
 801ad84:	7bfa      	ldrb	r2, [r7, #15]
 801ad86:	4001      	ands	r1, r0
 801ad88:	b289      	uxth	r1, r1
 801ad8a:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
            for( uint8_t i = 0; i < CHANNELS_MASK_SIZE; i++ )
 801ad8e:	7bfb      	ldrb	r3, [r7, #15]
 801ad90:	3301      	adds	r3, #1
 801ad92:	73fb      	strb	r3, [r7, #15]
 801ad94:	7bfb      	ldrb	r3, [r7, #15]
 801ad96:	2b05      	cmp	r3, #5
 801ad98:	d9e6      	bls.n	801ad68 <RegionUS915ChanMaskSet+0x70>
            }
            break;
 801ad9a:	e00c      	b.n	801adb6 <RegionUS915ChanMaskSet+0xbe>
        }
        case CHANNELS_DEFAULT_MASK:
        {
            RegionCommonChanMaskCopy( RegionNvmGroup2->ChannelsDefaultMask, chanMaskSet->ChannelsMaskIn, CHANNELS_MASK_SIZE );
 801ad9c:	4b08      	ldr	r3, [pc, #32]	; (801adc0 <RegionUS915ChanMaskSet+0xc8>)
 801ad9e:	681b      	ldr	r3, [r3, #0]
 801ada0:	f503 705b 	add.w	r0, r3, #876	; 0x36c
 801ada4:	687b      	ldr	r3, [r7, #4]
 801ada6:	681b      	ldr	r3, [r3, #0]
 801ada8:	2206      	movs	r2, #6
 801adaa:	4619      	mov	r1, r3
 801adac:	f7fe fe5e 	bl	8019a6c <RegionCommonChanMaskCopy>
            break;
 801adb0:	e001      	b.n	801adb6 <RegionUS915ChanMaskSet+0xbe>
        }
        default:
            return false;
 801adb2:	2300      	movs	r3, #0
 801adb4:	e000      	b.n	801adb8 <RegionUS915ChanMaskSet+0xc0>
    }
    return true;
 801adb6:	2301      	movs	r3, #1
#else
    return false;
#endif /* REGION_US915 */
}
 801adb8:	4618      	mov	r0, r3
 801adba:	3710      	adds	r7, #16
 801adbc:	46bd      	mov	sp, r7
 801adbe:	bd80      	pop	{r7, pc}
 801adc0:	20001ca8 	.word	0x20001ca8
 801adc4:	20001ca4 	.word	0x20001ca4

0801adc8 <RegionUS915ComputeRxWindowParameters>:

void RegionUS915ComputeRxWindowParameters( int8_t datarate, uint8_t minRxSymbols, uint32_t rxError, RxConfigParams_t *rxConfigParams )
{
 801adc8:	b580      	push	{r7, lr}
 801adca:	b088      	sub	sp, #32
 801adcc:	af02      	add	r7, sp, #8
 801adce:	60ba      	str	r2, [r7, #8]
 801add0:	607b      	str	r3, [r7, #4]
 801add2:	4603      	mov	r3, r0
 801add4:	73fb      	strb	r3, [r7, #15]
 801add6:	460b      	mov	r3, r1
 801add8:	73bb      	strb	r3, [r7, #14]
#if defined( REGION_US915 )
    uint32_t tSymbolInUs = 0;
 801adda:	2300      	movs	r3, #0
 801addc:	617b      	str	r3, [r7, #20]

    // Get the datarate, perform a boundary check
    rxConfigParams->Datarate = MIN( datarate, US915_RX_MAX_DATARATE );
 801adde:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801ade2:	2b0d      	cmp	r3, #13
 801ade4:	bfa8      	it	ge
 801ade6:	230d      	movge	r3, #13
 801ade8:	b25a      	sxtb	r2, r3
 801adea:	687b      	ldr	r3, [r7, #4]
 801adec:	705a      	strb	r2, [r3, #1]
    rxConfigParams->Bandwidth = RegionCommonGetBandwidth( rxConfigParams->Datarate, BandwidthsUS915 );
 801adee:	687b      	ldr	r3, [r7, #4]
 801adf0:	f993 3001 	ldrsb.w	r3, [r3, #1]
 801adf4:	4916      	ldr	r1, [pc, #88]	; (801ae50 <RegionUS915ComputeRxWindowParameters+0x88>)
 801adf6:	4618      	mov	r0, r3
 801adf8:	f7ff fac8 	bl	801a38c <RegionCommonGetBandwidth>
 801adfc:	4603      	mov	r3, r0
 801adfe:	b2da      	uxtb	r2, r3
 801ae00:	687b      	ldr	r3, [r7, #4]
 801ae02:	709a      	strb	r2, [r3, #2]

    tSymbolInUs = RegionCommonComputeSymbolTimeLoRa( DataratesUS915[rxConfigParams->Datarate], BandwidthsUS915[rxConfigParams->Datarate] );
 801ae04:	687b      	ldr	r3, [r7, #4]
 801ae06:	f993 3001 	ldrsb.w	r3, [r3, #1]
 801ae0a:	461a      	mov	r2, r3
 801ae0c:	4b11      	ldr	r3, [pc, #68]	; (801ae54 <RegionUS915ComputeRxWindowParameters+0x8c>)
 801ae0e:	5c9a      	ldrb	r2, [r3, r2]
 801ae10:	687b      	ldr	r3, [r7, #4]
 801ae12:	f993 3001 	ldrsb.w	r3, [r3, #1]
 801ae16:	4619      	mov	r1, r3
 801ae18:	4b0d      	ldr	r3, [pc, #52]	; (801ae50 <RegionUS915ComputeRxWindowParameters+0x88>)
 801ae1a:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 801ae1e:	4619      	mov	r1, r3
 801ae20:	4610      	mov	r0, r2
 801ae22:	f7ff f841 	bl	8019ea8 <RegionCommonComputeSymbolTimeLoRa>
 801ae26:	6178      	str	r0, [r7, #20]

    RegionCommonComputeRxWindowParameters( tSymbolInUs, minRxSymbols, rxError, Radio.GetWakeupTime( ), &rxConfigParams->WindowTimeout, &rxConfigParams->WindowOffset );
 801ae28:	4b0b      	ldr	r3, [pc, #44]	; (801ae58 <RegionUS915ComputeRxWindowParameters+0x90>)
 801ae2a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 801ae2c:	4798      	blx	r3
 801ae2e:	687b      	ldr	r3, [r7, #4]
 801ae30:	3308      	adds	r3, #8
 801ae32:	687a      	ldr	r2, [r7, #4]
 801ae34:	320c      	adds	r2, #12
 801ae36:	7bb9      	ldrb	r1, [r7, #14]
 801ae38:	9201      	str	r2, [sp, #4]
 801ae3a:	9300      	str	r3, [sp, #0]
 801ae3c:	4603      	mov	r3, r0
 801ae3e:	68ba      	ldr	r2, [r7, #8]
 801ae40:	6978      	ldr	r0, [r7, #20]
 801ae42:	f7ff f847 	bl	8019ed4 <RegionCommonComputeRxWindowParameters>
#endif /* REGION_US915 */
}
 801ae46:	bf00      	nop
 801ae48:	3718      	adds	r7, #24
 801ae4a:	46bd      	mov	sp, r7
 801ae4c:	bd80      	pop	{r7, pc}
 801ae4e:	bf00      	nop
 801ae50:	08021e58 	.word	0x08021e58
 801ae54:	08021e48 	.word	0x08021e48
 801ae58:	08021ecc 	.word	0x08021ecc

0801ae5c <RegionUS915RxConfig>:

bool RegionUS915RxConfig( RxConfigParams_t* rxConfig, int8_t* datarate )
{
 801ae5c:	b590      	push	{r4, r7, lr}
 801ae5e:	b091      	sub	sp, #68	; 0x44
 801ae60:	af0a      	add	r7, sp, #40	; 0x28
 801ae62:	6078      	str	r0, [r7, #4]
 801ae64:	6039      	str	r1, [r7, #0]
#if defined( REGION_US915 )
    int8_t dr = rxConfig->Datarate;
 801ae66:	687b      	ldr	r3, [r7, #4]
 801ae68:	785b      	ldrb	r3, [r3, #1]
 801ae6a:	73fb      	strb	r3, [r7, #15]
    uint8_t maxPayload = 0;
 801ae6c:	2300      	movs	r3, #0
 801ae6e:	75fb      	strb	r3, [r7, #23]
    int8_t phyDr = 0;
 801ae70:	2300      	movs	r3, #0
 801ae72:	73bb      	strb	r3, [r7, #14]
    uint32_t frequency = rxConfig->Frequency;
 801ae74:	687b      	ldr	r3, [r7, #4]
 801ae76:	685b      	ldr	r3, [r3, #4]
 801ae78:	613b      	str	r3, [r7, #16]

    if( Radio.GetStatus( ) != RF_IDLE )
 801ae7a:	4b34      	ldr	r3, [pc, #208]	; (801af4c <RegionUS915RxConfig+0xf0>)
 801ae7c:	685b      	ldr	r3, [r3, #4]
 801ae7e:	4798      	blx	r3
 801ae80:	4603      	mov	r3, r0
 801ae82:	2b00      	cmp	r3, #0
 801ae84:	d001      	beq.n	801ae8a <RegionUS915RxConfig+0x2e>
    {
        return false;
 801ae86:	2300      	movs	r3, #0
 801ae88:	e05c      	b.n	801af44 <RegionUS915RxConfig+0xe8>
    }

    if( rxConfig->RxSlot == RX_SLOT_WIN_1 )
 801ae8a:	687b      	ldr	r3, [r7, #4]
 801ae8c:	7cdb      	ldrb	r3, [r3, #19]
 801ae8e:	2b00      	cmp	r3, #0
 801ae90:	d109      	bne.n	801aea6 <RegionUS915RxConfig+0x4a>
    {
        // Apply window 1 frequency
        frequency = US915_FIRST_RX1_CHANNEL + ( rxConfig->Channel % 8 ) * US915_STEPWIDTH_RX1_CHANNEL;
 801ae92:	687b      	ldr	r3, [r7, #4]
 801ae94:	781b      	ldrb	r3, [r3, #0]
 801ae96:	f003 0307 	and.w	r3, r3, #7
 801ae9a:	4a2d      	ldr	r2, [pc, #180]	; (801af50 <RegionUS915RxConfig+0xf4>)
 801ae9c:	fb03 f202 	mul.w	r2, r3, r2
 801aea0:	4b2c      	ldr	r3, [pc, #176]	; (801af54 <RegionUS915RxConfig+0xf8>)
 801aea2:	4413      	add	r3, r2
 801aea4:	613b      	str	r3, [r7, #16]
    }

    // Read the physical datarate from the datarates table
    phyDr = DataratesUS915[dr];
 801aea6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801aeaa:	4a2b      	ldr	r2, [pc, #172]	; (801af58 <RegionUS915RxConfig+0xfc>)
 801aeac:	5cd3      	ldrb	r3, [r2, r3]
 801aeae:	73bb      	strb	r3, [r7, #14]

    Radio.SetChannel( frequency );
 801aeb0:	4b26      	ldr	r3, [pc, #152]	; (801af4c <RegionUS915RxConfig+0xf0>)
 801aeb2:	68db      	ldr	r3, [r3, #12]
 801aeb4:	6938      	ldr	r0, [r7, #16]
 801aeb6:	4798      	blx	r3

    // Radio configuration
    Radio.SetRxConfig( MODEM_LORA, rxConfig->Bandwidth, phyDr, 1, 0, 8, rxConfig->WindowTimeout, false, 0, false, 0, 0, true, rxConfig->RxContinuous );
 801aeb8:	4b24      	ldr	r3, [pc, #144]	; (801af4c <RegionUS915RxConfig+0xf0>)
 801aeba:	699c      	ldr	r4, [r3, #24]
 801aebc:	687b      	ldr	r3, [r7, #4]
 801aebe:	789b      	ldrb	r3, [r3, #2]
 801aec0:	4618      	mov	r0, r3
 801aec2:	f997 100e 	ldrsb.w	r1, [r7, #14]
 801aec6:	687b      	ldr	r3, [r7, #4]
 801aec8:	689b      	ldr	r3, [r3, #8]
 801aeca:	b29b      	uxth	r3, r3
 801aecc:	687a      	ldr	r2, [r7, #4]
 801aece:	7c92      	ldrb	r2, [r2, #18]
 801aed0:	9209      	str	r2, [sp, #36]	; 0x24
 801aed2:	2201      	movs	r2, #1
 801aed4:	9208      	str	r2, [sp, #32]
 801aed6:	2200      	movs	r2, #0
 801aed8:	9207      	str	r2, [sp, #28]
 801aeda:	2200      	movs	r2, #0
 801aedc:	9206      	str	r2, [sp, #24]
 801aede:	2200      	movs	r2, #0
 801aee0:	9205      	str	r2, [sp, #20]
 801aee2:	2200      	movs	r2, #0
 801aee4:	9204      	str	r2, [sp, #16]
 801aee6:	2200      	movs	r2, #0
 801aee8:	9203      	str	r2, [sp, #12]
 801aeea:	9302      	str	r3, [sp, #8]
 801aeec:	2308      	movs	r3, #8
 801aeee:	9301      	str	r3, [sp, #4]
 801aef0:	2300      	movs	r3, #0
 801aef2:	9300      	str	r3, [sp, #0]
 801aef4:	2301      	movs	r3, #1
 801aef6:	460a      	mov	r2, r1
 801aef8:	4601      	mov	r1, r0
 801aefa:	2001      	movs	r0, #1
 801aefc:	47a0      	blx	r4

    if( rxConfig->RepeaterSupport == true )
 801aefe:	687b      	ldr	r3, [r7, #4]
 801af00:	7c5b      	ldrb	r3, [r3, #17]
 801af02:	2b00      	cmp	r3, #0
 801af04:	d005      	beq.n	801af12 <RegionUS915RxConfig+0xb6>
    {
        maxPayload = MaxPayloadOfDatarateRepeaterUS915[dr];
 801af06:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801af0a:	4a14      	ldr	r2, [pc, #80]	; (801af5c <RegionUS915RxConfig+0x100>)
 801af0c:	5cd3      	ldrb	r3, [r2, r3]
 801af0e:	75fb      	strb	r3, [r7, #23]
 801af10:	e004      	b.n	801af1c <RegionUS915RxConfig+0xc0>
    }
    else
    {
        maxPayload = MaxPayloadOfDatarateUS915[dr];
 801af12:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801af16:	4a12      	ldr	r2, [pc, #72]	; (801af60 <RegionUS915RxConfig+0x104>)
 801af18:	5cd3      	ldrb	r3, [r2, r3]
 801af1a:	75fb      	strb	r3, [r7, #23]
    }

    Radio.SetMaxPayloadLength( MODEM_LORA, maxPayload + LORAMAC_FRAME_PAYLOAD_OVERHEAD_SIZE );
 801af1c:	4b0b      	ldr	r3, [pc, #44]	; (801af4c <RegionUS915RxConfig+0xf0>)
 801af1e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 801af20:	7dfa      	ldrb	r2, [r7, #23]
 801af22:	320d      	adds	r2, #13
 801af24:	b2d2      	uxtb	r2, r2
 801af26:	4611      	mov	r1, r2
 801af28:	2001      	movs	r0, #1
 801af2a:	4798      	blx	r3

    RegionCommonRxConfigPrint(rxConfig->RxSlot, frequency, dr);
 801af2c:	687b      	ldr	r3, [r7, #4]
 801af2e:	7cdb      	ldrb	r3, [r3, #19]
 801af30:	f997 200f 	ldrsb.w	r2, [r7, #15]
 801af34:	6939      	ldr	r1, [r7, #16]
 801af36:	4618      	mov	r0, r3
 801af38:	f7ff fa46 	bl	801a3c8 <RegionCommonRxConfigPrint>

    *datarate = (uint8_t) dr;
 801af3c:	683b      	ldr	r3, [r7, #0]
 801af3e:	7bfa      	ldrb	r2, [r7, #15]
 801af40:	701a      	strb	r2, [r3, #0]
    return true;
 801af42:	2301      	movs	r3, #1
#else
    return false;
#endif /* REGION_US915 */
}
 801af44:	4618      	mov	r0, r3
 801af46:	371c      	adds	r7, #28
 801af48:	46bd      	mov	sp, r7
 801af4a:	bd90      	pop	{r4, r7, pc}
 801af4c:	08021ecc 	.word	0x08021ecc
 801af50:	000927c0 	.word	0x000927c0
 801af54:	370870a0 	.word	0x370870a0
 801af58:	08021e48 	.word	0x08021e48
 801af5c:	08021ebc 	.word	0x08021ebc
 801af60:	08021eac 	.word	0x08021eac

0801af64 <RegionUS915TxConfig>:

bool RegionUS915TxConfig( TxConfigParams_t* txConfig, int8_t* txPower, TimerTime_t* txTimeOnAir )
{
 801af64:	b590      	push	{r4, r7, lr}
 801af66:	b093      	sub	sp, #76	; 0x4c
 801af68:	af0a      	add	r7, sp, #40	; 0x28
 801af6a:	60f8      	str	r0, [r7, #12]
 801af6c:	60b9      	str	r1, [r7, #8]
 801af6e:	607a      	str	r2, [r7, #4]
#if defined( REGION_US915 )
    int8_t phyDr = DataratesUS915[txConfig->Datarate];
 801af70:	68fb      	ldr	r3, [r7, #12]
 801af72:	f993 3001 	ldrsb.w	r3, [r3, #1]
 801af76:	461a      	mov	r2, r3
 801af78:	4b49      	ldr	r3, [pc, #292]	; (801b0a0 <RegionUS915TxConfig+0x13c>)
 801af7a:	5c9b      	ldrb	r3, [r3, r2]
 801af7c:	77fb      	strb	r3, [r7, #31]
#if (defined( REGION_VERSION ) && ( REGION_VERSION == 0x01010003 ))
    int8_t txPowerLimited = LimitTxPower( txConfig->TxPower, RegionNvmGroup1->Bands[RegionNvmGroup2->Channels[txConfig->Channel].Band].TxMaxPower, txConfig->Datarate, RegionNvmGroup2->ChannelsMask );
#elif (defined( REGION_VERSION ) && ( REGION_VERSION == 0x02010001 ))
    int8_t txPowerLimited = LimitTxPower( txConfig->TxPower, RegionBands[RegionNvmGroup2->Channels[txConfig->Channel].Band].TxMaxPower, txConfig->Datarate, RegionNvmGroup2->ChannelsMask );
 801af7e:	68fb      	ldr	r3, [r7, #12]
 801af80:	f993 0002 	ldrsb.w	r0, [r3, #2]
 801af84:	4b47      	ldr	r3, [pc, #284]	; (801b0a4 <RegionUS915TxConfig+0x140>)
 801af86:	681a      	ldr	r2, [r3, #0]
 801af88:	4b47      	ldr	r3, [pc, #284]	; (801b0a8 <RegionUS915TxConfig+0x144>)
 801af8a:	6819      	ldr	r1, [r3, #0]
 801af8c:	68fb      	ldr	r3, [r7, #12]
 801af8e:	781b      	ldrb	r3, [r3, #0]
 801af90:	461c      	mov	r4, r3
 801af92:	4623      	mov	r3, r4
 801af94:	005b      	lsls	r3, r3, #1
 801af96:	4423      	add	r3, r4
 801af98:	009b      	lsls	r3, r3, #2
 801af9a:	440b      	add	r3, r1
 801af9c:	3309      	adds	r3, #9
 801af9e:	781b      	ldrb	r3, [r3, #0]
 801afa0:	4619      	mov	r1, r3
 801afa2:	460b      	mov	r3, r1
 801afa4:	005b      	lsls	r3, r3, #1
 801afa6:	440b      	add	r3, r1
 801afa8:	00db      	lsls	r3, r3, #3
 801afaa:	4413      	add	r3, r2
 801afac:	f993 1002 	ldrsb.w	r1, [r3, #2]
 801afb0:	68fb      	ldr	r3, [r7, #12]
 801afb2:	f993 2001 	ldrsb.w	r2, [r3, #1]
 801afb6:	4b3c      	ldr	r3, [pc, #240]	; (801b0a8 <RegionUS915TxConfig+0x144>)
 801afb8:	681b      	ldr	r3, [r3, #0]
 801afba:	f503 7358 	add.w	r3, r3, #864	; 0x360
 801afbe:	f7ff fa4d 	bl	801a45c <LimitTxPower>
 801afc2:	4603      	mov	r3, r0
 801afc4:	77bb      	strb	r3, [r7, #30]
#endif /* REGION_VERSION */

    uint32_t bandwidth = RegionCommonGetBandwidth( txConfig->Datarate, BandwidthsUS915 );
 801afc6:	68fb      	ldr	r3, [r7, #12]
 801afc8:	f993 3001 	ldrsb.w	r3, [r3, #1]
 801afcc:	4937      	ldr	r1, [pc, #220]	; (801b0ac <RegionUS915TxConfig+0x148>)
 801afce:	4618      	mov	r0, r3
 801afd0:	f7ff f9dc 	bl	801a38c <RegionCommonGetBandwidth>
 801afd4:	61b8      	str	r0, [r7, #24]
    int8_t phyTxPower = 0;
 801afd6:	2300      	movs	r3, #0
 801afd8:	75fb      	strb	r3, [r7, #23]

    // Calculate physical TX power
    phyTxPower = RegionCommonComputeTxPower( txPowerLimited, US915_DEFAULT_MAX_ERP, 0 );
 801afda:	f997 301e 	ldrsb.w	r3, [r7, #30]
 801afde:	f04f 0200 	mov.w	r2, #0
 801afe2:	4933      	ldr	r1, [pc, #204]	; (801b0b0 <RegionUS915TxConfig+0x14c>)
 801afe4:	4618      	mov	r0, r3
 801afe6:	f7ff f82d 	bl	801a044 <RegionCommonComputeTxPower>
 801afea:	4603      	mov	r3, r0
 801afec:	75fb      	strb	r3, [r7, #23]

    // Setup the radio frequency
    Radio.SetChannel( RegionNvmGroup2->Channels[txConfig->Channel].Frequency );
 801afee:	4b31      	ldr	r3, [pc, #196]	; (801b0b4 <RegionUS915TxConfig+0x150>)
 801aff0:	68da      	ldr	r2, [r3, #12]
 801aff2:	4b2d      	ldr	r3, [pc, #180]	; (801b0a8 <RegionUS915TxConfig+0x144>)
 801aff4:	6819      	ldr	r1, [r3, #0]
 801aff6:	68fb      	ldr	r3, [r7, #12]
 801aff8:	781b      	ldrb	r3, [r3, #0]
 801affa:	4618      	mov	r0, r3
 801affc:	4603      	mov	r3, r0
 801affe:	005b      	lsls	r3, r3, #1
 801b000:	4403      	add	r3, r0
 801b002:	009b      	lsls	r3, r3, #2
 801b004:	440b      	add	r3, r1
 801b006:	681b      	ldr	r3, [r3, #0]
 801b008:	4618      	mov	r0, r3
 801b00a:	4790      	blx	r2

    Radio.SetTxConfig( MODEM_LORA, phyTxPower, 0, bandwidth, phyDr, 1, 8, false, true, 0, 0, false, 4000 );
 801b00c:	4b29      	ldr	r3, [pc, #164]	; (801b0b4 <RegionUS915TxConfig+0x150>)
 801b00e:	69dc      	ldr	r4, [r3, #28]
 801b010:	f997 301f 	ldrsb.w	r3, [r7, #31]
 801b014:	f997 1017 	ldrsb.w	r1, [r7, #23]
 801b018:	f44f 627a 	mov.w	r2, #4000	; 0xfa0
 801b01c:	9208      	str	r2, [sp, #32]
 801b01e:	2200      	movs	r2, #0
 801b020:	9207      	str	r2, [sp, #28]
 801b022:	2200      	movs	r2, #0
 801b024:	9206      	str	r2, [sp, #24]
 801b026:	2200      	movs	r2, #0
 801b028:	9205      	str	r2, [sp, #20]
 801b02a:	2201      	movs	r2, #1
 801b02c:	9204      	str	r2, [sp, #16]
 801b02e:	2200      	movs	r2, #0
 801b030:	9203      	str	r2, [sp, #12]
 801b032:	2208      	movs	r2, #8
 801b034:	9202      	str	r2, [sp, #8]
 801b036:	2201      	movs	r2, #1
 801b038:	9201      	str	r2, [sp, #4]
 801b03a:	9300      	str	r3, [sp, #0]
 801b03c:	69bb      	ldr	r3, [r7, #24]
 801b03e:	2200      	movs	r2, #0
 801b040:	2001      	movs	r0, #1
 801b042:	47a0      	blx	r4
    RegionCommonTxConfigPrint(RegionNvmGroup2->Channels[txConfig->Channel].Frequency, txConfig->Datarate);
 801b044:	4b18      	ldr	r3, [pc, #96]	; (801b0a8 <RegionUS915TxConfig+0x144>)
 801b046:	681a      	ldr	r2, [r3, #0]
 801b048:	68fb      	ldr	r3, [r7, #12]
 801b04a:	781b      	ldrb	r3, [r3, #0]
 801b04c:	4619      	mov	r1, r3
 801b04e:	460b      	mov	r3, r1
 801b050:	005b      	lsls	r3, r3, #1
 801b052:	440b      	add	r3, r1
 801b054:	009b      	lsls	r3, r3, #2
 801b056:	4413      	add	r3, r2
 801b058:	681a      	ldr	r2, [r3, #0]
 801b05a:	68fb      	ldr	r3, [r7, #12]
 801b05c:	f993 3001 	ldrsb.w	r3, [r3, #1]
 801b060:	4619      	mov	r1, r3
 801b062:	4610      	mov	r0, r2
 801b064:	f7ff f9e2 	bl	801a42c <RegionCommonTxConfigPrint>

    // Setup maximum payload length of the radio driver
    Radio.SetMaxPayloadLength( MODEM_LORA, txConfig->PktLen );
 801b068:	4b12      	ldr	r3, [pc, #72]	; (801b0b4 <RegionUS915TxConfig+0x150>)
 801b06a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 801b06c:	68fa      	ldr	r2, [r7, #12]
 801b06e:	8992      	ldrh	r2, [r2, #12]
 801b070:	b2d2      	uxtb	r2, r2
 801b072:	4611      	mov	r1, r2
 801b074:	2001      	movs	r0, #1
 801b076:	4798      	blx	r3

    // Update time-on-air
    *txTimeOnAir = GetTimeOnAir( txConfig->Datarate, txConfig->PktLen );
 801b078:	68fb      	ldr	r3, [r7, #12]
 801b07a:	f993 2001 	ldrsb.w	r2, [r3, #1]
 801b07e:	68fb      	ldr	r3, [r7, #12]
 801b080:	899b      	ldrh	r3, [r3, #12]
 801b082:	4619      	mov	r1, r3
 801b084:	4610      	mov	r0, r2
 801b086:	f7ff fa63 	bl	801a550 <GetTimeOnAir>
 801b08a:	4602      	mov	r2, r0
 801b08c:	687b      	ldr	r3, [r7, #4]
 801b08e:	601a      	str	r2, [r3, #0]

    *txPower = txPowerLimited;
 801b090:	68bb      	ldr	r3, [r7, #8]
 801b092:	7fba      	ldrb	r2, [r7, #30]
 801b094:	701a      	strb	r2, [r3, #0]
    return true;
 801b096:	2301      	movs	r3, #1
#else
    return false;
#endif /* REGION_US915 */
}
 801b098:	4618      	mov	r0, r3
 801b09a:	3724      	adds	r7, #36	; 0x24
 801b09c:	46bd      	mov	sp, r7
 801b09e:	bd90      	pop	{r4, r7, pc}
 801b0a0:	08021e48 	.word	0x08021e48
 801b0a4:	20001cac 	.word	0x20001cac
 801b0a8:	20001ca8 	.word	0x20001ca8
 801b0ac:	08021e58 	.word	0x08021e58
 801b0b0:	41f00000 	.word	0x41f00000
 801b0b4:	08021ecc 	.word	0x08021ecc

0801b0b8 <RegionUS915LinkAdrReq>:

uint8_t RegionUS915LinkAdrReq( LinkAdrReqParams_t* linkAdrReq, int8_t* drOut, int8_t* txPowOut, uint8_t* nbRepOut, uint8_t* nbBytesParsed )
{
 801b0b8:	b590      	push	{r4, r7, lr}
 801b0ba:	b097      	sub	sp, #92	; 0x5c
 801b0bc:	af00      	add	r7, sp, #0
 801b0be:	60f8      	str	r0, [r7, #12]
 801b0c0:	60b9      	str	r1, [r7, #8]
 801b0c2:	607a      	str	r2, [r7, #4]
 801b0c4:	603b      	str	r3, [r7, #0]
    uint8_t status = 0x07;
 801b0c6:	2307      	movs	r3, #7
 801b0c8:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
#if defined( REGION_US915 )
    RegionCommonLinkAdrParams_t linkAdrParams = { 0 };
 801b0cc:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 801b0d0:	2200      	movs	r2, #0
 801b0d2:	601a      	str	r2, [r3, #0]
 801b0d4:	809a      	strh	r2, [r3, #4]
    uint8_t nextIndex = 0;
 801b0d6:	2300      	movs	r3, #0
 801b0d8:	f887 3053 	strb.w	r3, [r7, #83]	; 0x53
    uint8_t bytesProcessed = 0;
 801b0dc:	2300      	movs	r3, #0
 801b0de:	f887 3056 	strb.w	r3, [r7, #86]	; 0x56
#if (defined( REGION_VERSION ) && ( REGION_VERSION == 0x01010003 ))
    uint16_t channelsMask[CHANNELS_MASK_SIZE] = { 0, 0, 0, 0, 0, 0 };
#elif (defined( REGION_VERSION ) && ( REGION_VERSION == 0x02010001 ))
    uint16_t channelsMask[6] = { 0, 0, 0, 0, 0, 0 };
 801b0e2:	f107 0340 	add.w	r3, r7, #64	; 0x40
 801b0e6:	2200      	movs	r2, #0
 801b0e8:	601a      	str	r2, [r3, #0]
 801b0ea:	605a      	str	r2, [r3, #4]
 801b0ec:	609a      	str	r2, [r3, #8]
    GetPhyParams_t getPhy;
    PhyParam_t phyParam;
    RegionCommonLinkAdrReqVerifyParams_t linkAdrVerifyParams;

    // Initialize local copy of channels mask
    RegionCommonChanMaskCopy( channelsMask, RegionNvmGroup2->ChannelsMask, CHANNELS_MASK_SIZE );
 801b0ee:	4b97      	ldr	r3, [pc, #604]	; (801b34c <RegionUS915LinkAdrReq+0x294>)
 801b0f0:	681b      	ldr	r3, [r3, #0]
 801b0f2:	f503 7158 	add.w	r1, r3, #864	; 0x360
 801b0f6:	f107 0340 	add.w	r3, r7, #64	; 0x40
 801b0fa:	2206      	movs	r2, #6
 801b0fc:	4618      	mov	r0, r3
 801b0fe:	f7fe fcb5 	bl	8019a6c <RegionCommonChanMaskCopy>

    while( bytesProcessed < linkAdrReq->PayloadSize )
 801b102:	e11b      	b.n	801b33c <RegionUS915LinkAdrReq+0x284>
    {
        nextIndex = RegionCommonParseLinkAdrReq( &( linkAdrReq->Payload[bytesProcessed] ), &linkAdrParams );
 801b104:	68fb      	ldr	r3, [r7, #12]
 801b106:	685a      	ldr	r2, [r3, #4]
 801b108:	f897 3056 	ldrb.w	r3, [r7, #86]	; 0x56
 801b10c:	4413      	add	r3, r2
 801b10e:	f107 024c 	add.w	r2, r7, #76	; 0x4c
 801b112:	4611      	mov	r1, r2
 801b114:	4618      	mov	r0, r3
 801b116:	f7fe fded 	bl	8019cf4 <RegionCommonParseLinkAdrReq>
 801b11a:	4603      	mov	r3, r0
 801b11c:	f887 3053 	strb.w	r3, [r7, #83]	; 0x53

        if( nextIndex == 0 )
 801b120:	f897 3053 	ldrb.w	r3, [r7, #83]	; 0x53
 801b124:	2b00      	cmp	r3, #0
 801b126:	f000 8113 	beq.w	801b350 <RegionUS915LinkAdrReq+0x298>
            break; // break loop, since no more request has been found

        // Update bytes processed
        bytesProcessed += nextIndex;
 801b12a:	f897 2056 	ldrb.w	r2, [r7, #86]	; 0x56
 801b12e:	f897 3053 	ldrb.w	r3, [r7, #83]	; 0x53
 801b132:	4413      	add	r3, r2
 801b134:	f887 3056 	strb.w	r3, [r7, #86]	; 0x56

        // Revert status, as we only check the last ADR request for the channel mask KO
        status = 0x07;
 801b138:	2307      	movs	r3, #7
 801b13a:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

        if( linkAdrParams.ChMaskCtrl == 6 )
 801b13e:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 801b142:	2b06      	cmp	r3, #6
 801b144:	d116      	bne.n	801b174 <RegionUS915LinkAdrReq+0xbc>
        {
            // Enable all 125 kHz channels
            channelsMask[0] = 0xFFFF;
 801b146:	f64f 73ff 	movw	r3, #65535	; 0xffff
 801b14a:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
            channelsMask[1] = 0xFFFF;
 801b14e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 801b152:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
            channelsMask[2] = 0xFFFF;
 801b156:	f64f 73ff 	movw	r3, #65535	; 0xffff
 801b15a:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
            channelsMask[3] = 0xFFFF;
 801b15e:	f64f 73ff 	movw	r3, #65535	; 0xffff
 801b162:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46
            // Apply chMask to channels 64 to 71
            channelsMask[4] = linkAdrParams.ChMask & CHANNELS_MASK_500KHZ_MASK;
 801b166:	f8b7 3050 	ldrh.w	r3, [r7, #80]	; 0x50
 801b16a:	b2db      	uxtb	r3, r3
 801b16c:	b29b      	uxth	r3, r3
 801b16e:	f8a7 3048 	strh.w	r3, [r7, #72]	; 0x48
 801b172:	e0e3      	b.n	801b33c <RegionUS915LinkAdrReq+0x284>
        }
        else if( linkAdrParams.ChMaskCtrl == 7 )
 801b174:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 801b178:	2b07      	cmp	r3, #7
 801b17a:	d112      	bne.n	801b1a2 <RegionUS915LinkAdrReq+0xea>
        {
            // Disable all 125 kHz channels
            channelsMask[0] = 0x0000;
 801b17c:	2300      	movs	r3, #0
 801b17e:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
            channelsMask[1] = 0x0000;
 801b182:	2300      	movs	r3, #0
 801b184:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
            channelsMask[2] = 0x0000;
 801b188:	2300      	movs	r3, #0
 801b18a:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
            channelsMask[3] = 0x0000;
 801b18e:	2300      	movs	r3, #0
 801b190:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46
            // Apply chMask to channels 64 to 71
            channelsMask[4] = linkAdrParams.ChMask & CHANNELS_MASK_500KHZ_MASK;
 801b194:	f8b7 3050 	ldrh.w	r3, [r7, #80]	; 0x50
 801b198:	b2db      	uxtb	r3, r3
 801b19a:	b29b      	uxth	r3, r3
 801b19c:	f8a7 3048 	strh.w	r3, [r7, #72]	; 0x48
 801b1a0:	e0cc      	b.n	801b33c <RegionUS915LinkAdrReq+0x284>
        }
        else if( linkAdrParams.ChMaskCtrl == 5 )
 801b1a2:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 801b1a6:	2b05      	cmp	r3, #5
 801b1a8:	f040 80bf 	bne.w	801b32a <RegionUS915LinkAdrReq+0x272>
        {
            // Start value for comparison
            uint8_t bitMask = 1;
 801b1ac:	2301      	movs	r3, #1
 801b1ae:	f887 3052 	strb.w	r3, [r7, #82]	; 0x52

            // cntChannelMask for channelsMask[0] until channelsMask[3]
            uint8_t cntChannelMask = 0;
 801b1b2:	2300      	movs	r3, #0
 801b1b4:	f887 3055 	strb.w	r3, [r7, #85]	; 0x55

            // i will be 1, 2, 3, ..., 7
            for( uint8_t i = 0; i <= 7; i++ )
 801b1b8:	2300      	movs	r3, #0
 801b1ba:	f887 3054 	strb.w	r3, [r7, #84]	; 0x54
 801b1be:	e0ae      	b.n	801b31e <RegionUS915LinkAdrReq+0x266>
            {
                // 8 MSBs of ChMask are RFU
                // Checking if the ChMask is set, then true
                if( ( ( linkAdrParams.ChMask & 0x00FF ) & ( bitMask << i ) ) != 0 )
 801b1c0:	f8b7 3050 	ldrh.w	r3, [r7, #80]	; 0x50
 801b1c4:	b2da      	uxtb	r2, r3
 801b1c6:	f897 1052 	ldrb.w	r1, [r7, #82]	; 0x52
 801b1ca:	f897 3054 	ldrb.w	r3, [r7, #84]	; 0x54
 801b1ce:	fa01 f303 	lsl.w	r3, r1, r3
 801b1d2:	4013      	ands	r3, r2
 801b1d4:	2b00      	cmp	r3, #0
 801b1d6:	d04d      	beq.n	801b274 <RegionUS915LinkAdrReq+0x1bc>
                {
                    if( ( i % 2 ) == 0 )
 801b1d8:	f897 3054 	ldrb.w	r3, [r7, #84]	; 0x54
 801b1dc:	f003 0301 	and.w	r3, r3, #1
 801b1e0:	b2db      	uxtb	r3, r3
 801b1e2:	2b00      	cmp	r3, #0
 801b1e4:	d120      	bne.n	801b228 <RegionUS915LinkAdrReq+0x170>
                    {
                        // Enable a bank of 8 125kHz channels, 8 LSBs
                        channelsMask[cntChannelMask] |= 0x00FF;
 801b1e6:	f897 3055 	ldrb.w	r3, [r7, #85]	; 0x55
 801b1ea:	005b      	lsls	r3, r3, #1
 801b1ec:	3358      	adds	r3, #88	; 0x58
 801b1ee:	443b      	add	r3, r7
 801b1f0:	f833 2c18 	ldrh.w	r2, [r3, #-24]
 801b1f4:	f897 3055 	ldrb.w	r3, [r7, #85]	; 0x55
 801b1f8:	f042 02ff 	orr.w	r2, r2, #255	; 0xff
 801b1fc:	b292      	uxth	r2, r2
 801b1fe:	005b      	lsls	r3, r3, #1
 801b200:	3358      	adds	r3, #88	; 0x58
 801b202:	443b      	add	r3, r7
 801b204:	f823 2c18 	strh.w	r2, [r3, #-24]
                        // Enable the corresponding 500kHz channel
                        channelsMask[4] |= ( bitMask << i );
 801b208:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 801b20c:	b21a      	sxth	r2, r3
 801b20e:	f897 1052 	ldrb.w	r1, [r7, #82]	; 0x52
 801b212:	f897 3054 	ldrb.w	r3, [r7, #84]	; 0x54
 801b216:	fa01 f303 	lsl.w	r3, r1, r3
 801b21a:	b21b      	sxth	r3, r3
 801b21c:	4313      	orrs	r3, r2
 801b21e:	b21b      	sxth	r3, r3
 801b220:	b29b      	uxth	r3, r3
 801b222:	f8a7 3048 	strh.w	r3, [r7, #72]	; 0x48
 801b226:	e075      	b.n	801b314 <RegionUS915LinkAdrReq+0x25c>
                    }
                    else
                    {
                        // Enable a bank of 8 125kHz channels, 8 MSBs
                        channelsMask[cntChannelMask] |= 0xFF00;
 801b228:	f897 3055 	ldrb.w	r3, [r7, #85]	; 0x55
 801b22c:	005b      	lsls	r3, r3, #1
 801b22e:	3358      	adds	r3, #88	; 0x58
 801b230:	443b      	add	r3, r7
 801b232:	f833 2c18 	ldrh.w	r2, [r3, #-24]
 801b236:	f897 3055 	ldrb.w	r3, [r7, #85]	; 0x55
 801b23a:	f062 02ff 	orn	r2, r2, #255	; 0xff
 801b23e:	b292      	uxth	r2, r2
 801b240:	005b      	lsls	r3, r3, #1
 801b242:	3358      	adds	r3, #88	; 0x58
 801b244:	443b      	add	r3, r7
 801b246:	f823 2c18 	strh.w	r2, [r3, #-24]
                        // Enable the corresponding 500kHz channel
                        channelsMask[4] |= ( bitMask << i );
 801b24a:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 801b24e:	b21a      	sxth	r2, r3
 801b250:	f897 1052 	ldrb.w	r1, [r7, #82]	; 0x52
 801b254:	f897 3054 	ldrb.w	r3, [r7, #84]	; 0x54
 801b258:	fa01 f303 	lsl.w	r3, r1, r3
 801b25c:	b21b      	sxth	r3, r3
 801b25e:	4313      	orrs	r3, r2
 801b260:	b21b      	sxth	r3, r3
 801b262:	b29b      	uxth	r3, r3
 801b264:	f8a7 3048 	strh.w	r3, [r7, #72]	; 0x48
                        // cntChannelMask increment for uneven i
                        cntChannelMask++;
 801b268:	f897 3055 	ldrb.w	r3, [r7, #85]	; 0x55
 801b26c:	3301      	adds	r3, #1
 801b26e:	f887 3055 	strb.w	r3, [r7, #85]	; 0x55
 801b272:	e04f      	b.n	801b314 <RegionUS915LinkAdrReq+0x25c>
                    }
                }
                // ChMask is not set
                else
                {
                    if( ( i % 2 ) == 0 )
 801b274:	f897 3054 	ldrb.w	r3, [r7, #84]	; 0x54
 801b278:	f003 0301 	and.w	r3, r3, #1
 801b27c:	b2db      	uxtb	r3, r3
 801b27e:	2b00      	cmp	r3, #0
 801b280:	d122      	bne.n	801b2c8 <RegionUS915LinkAdrReq+0x210>
                    {
                        // Disable a bank of 8 125kHz channels, 8 LSBs
                        channelsMask[cntChannelMask] &= 0xFF00;
 801b282:	f897 3055 	ldrb.w	r3, [r7, #85]	; 0x55
 801b286:	005b      	lsls	r3, r3, #1
 801b288:	3358      	adds	r3, #88	; 0x58
 801b28a:	443b      	add	r3, r7
 801b28c:	f833 2c18 	ldrh.w	r2, [r3, #-24]
 801b290:	f897 3055 	ldrb.w	r3, [r7, #85]	; 0x55
 801b294:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 801b298:	b292      	uxth	r2, r2
 801b29a:	005b      	lsls	r3, r3, #1
 801b29c:	3358      	adds	r3, #88	; 0x58
 801b29e:	443b      	add	r3, r7
 801b2a0:	f823 2c18 	strh.w	r2, [r3, #-24]
                        // Disable the corresponding 500kHz channel
                        channelsMask[4] &= ~( bitMask << i );
 801b2a4:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 801b2a8:	b21a      	sxth	r2, r3
 801b2aa:	f897 1052 	ldrb.w	r1, [r7, #82]	; 0x52
 801b2ae:	f897 3054 	ldrb.w	r3, [r7, #84]	; 0x54
 801b2b2:	fa01 f303 	lsl.w	r3, r1, r3
 801b2b6:	b21b      	sxth	r3, r3
 801b2b8:	43db      	mvns	r3, r3
 801b2ba:	b21b      	sxth	r3, r3
 801b2bc:	4013      	ands	r3, r2
 801b2be:	b21b      	sxth	r3, r3
 801b2c0:	b29b      	uxth	r3, r3
 801b2c2:	f8a7 3048 	strh.w	r3, [r7, #72]	; 0x48
 801b2c6:	e025      	b.n	801b314 <RegionUS915LinkAdrReq+0x25c>
                    }
                    else
                    {
                        // Enable a bank of 8 125kHz channels, 8 MSBs
                        channelsMask[cntChannelMask] &= 0x00FF;
 801b2c8:	f897 3055 	ldrb.w	r3, [r7, #85]	; 0x55
 801b2cc:	005b      	lsls	r3, r3, #1
 801b2ce:	3358      	adds	r3, #88	; 0x58
 801b2d0:	443b      	add	r3, r7
 801b2d2:	f833 2c18 	ldrh.w	r2, [r3, #-24]
 801b2d6:	f897 3055 	ldrb.w	r3, [r7, #85]	; 0x55
 801b2da:	b2d2      	uxtb	r2, r2
 801b2dc:	b292      	uxth	r2, r2
 801b2de:	005b      	lsls	r3, r3, #1
 801b2e0:	3358      	adds	r3, #88	; 0x58
 801b2e2:	443b      	add	r3, r7
 801b2e4:	f823 2c18 	strh.w	r2, [r3, #-24]
                        // Disable the corresponding 500kHz channel
                        channelsMask[4] &= ~( bitMask << i );
 801b2e8:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 801b2ec:	b21a      	sxth	r2, r3
 801b2ee:	f897 1052 	ldrb.w	r1, [r7, #82]	; 0x52
 801b2f2:	f897 3054 	ldrb.w	r3, [r7, #84]	; 0x54
 801b2f6:	fa01 f303 	lsl.w	r3, r1, r3
 801b2fa:	b21b      	sxth	r3, r3
 801b2fc:	43db      	mvns	r3, r3
 801b2fe:	b21b      	sxth	r3, r3
 801b300:	4013      	ands	r3, r2
 801b302:	b21b      	sxth	r3, r3
 801b304:	b29b      	uxth	r3, r3
 801b306:	f8a7 3048 	strh.w	r3, [r7, #72]	; 0x48
                        // cntChannelMask increment for uneven i
                        cntChannelMask++;
 801b30a:	f897 3055 	ldrb.w	r3, [r7, #85]	; 0x55
 801b30e:	3301      	adds	r3, #1
 801b310:	f887 3055 	strb.w	r3, [r7, #85]	; 0x55
            for( uint8_t i = 0; i <= 7; i++ )
 801b314:	f897 3054 	ldrb.w	r3, [r7, #84]	; 0x54
 801b318:	3301      	adds	r3, #1
 801b31a:	f887 3054 	strb.w	r3, [r7, #84]	; 0x54
 801b31e:	f897 3054 	ldrb.w	r3, [r7, #84]	; 0x54
 801b322:	2b07      	cmp	r3, #7
 801b324:	f67f af4c 	bls.w	801b1c0 <RegionUS915LinkAdrReq+0x108>
 801b328:	e008      	b.n	801b33c <RegionUS915LinkAdrReq+0x284>
                }
            }
        }
        else
        {
            channelsMask[linkAdrParams.ChMaskCtrl] = linkAdrParams.ChMask;
 801b32a:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 801b32e:	f8b7 2050 	ldrh.w	r2, [r7, #80]	; 0x50
 801b332:	005b      	lsls	r3, r3, #1
 801b334:	3358      	adds	r3, #88	; 0x58
 801b336:	443b      	add	r3, r7
 801b338:	f823 2c18 	strh.w	r2, [r3, #-24]
    while( bytesProcessed < linkAdrReq->PayloadSize )
 801b33c:	68fb      	ldr	r3, [r7, #12]
 801b33e:	7a1b      	ldrb	r3, [r3, #8]
 801b340:	f897 2056 	ldrb.w	r2, [r7, #86]	; 0x56
 801b344:	429a      	cmp	r2, r3
 801b346:	f4ff aedd 	bcc.w	801b104 <RegionUS915LinkAdrReq+0x4c>
 801b34a:	e002      	b.n	801b352 <RegionUS915LinkAdrReq+0x29a>
 801b34c:	20001ca8 	.word	0x20001ca8
            break; // break loop, since no more request has been found
 801b350:	bf00      	nop
        }
    }

    // FCC 15.247 paragraph F mandates to hop on at least 2 125 kHz channels
    if( ( linkAdrParams.Datarate < DR_4 ) && ( RegionCommonCountChannels( channelsMask, 0, 4 ) < 2 ) )
 801b352:	f997 304d 	ldrsb.w	r3, [r7, #77]	; 0x4d
 801b356:	2b03      	cmp	r3, #3
 801b358:	dc0f      	bgt.n	801b37a <RegionUS915LinkAdrReq+0x2c2>
 801b35a:	f107 0340 	add.w	r3, r7, #64	; 0x40
 801b35e:	2204      	movs	r2, #4
 801b360:	2100      	movs	r1, #0
 801b362:	4618      	mov	r0, r3
 801b364:	f7fe fb56 	bl	8019a14 <RegionCommonCountChannels>
 801b368:	4603      	mov	r3, r0
 801b36a:	2b01      	cmp	r3, #1
 801b36c:	d805      	bhi.n	801b37a <RegionUS915LinkAdrReq+0x2c2>
    {
        status &= 0xFE; // Channel mask KO
 801b36e:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 801b372:	f023 0301 	bic.w	r3, r3, #1
 801b376:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
    }

    // Get the minimum possible datarate
    getPhy.Attribute = PHY_MIN_TX_DR;
 801b37a:	2302      	movs	r3, #2
 801b37c:	f887 3038 	strb.w	r3, [r7, #56]	; 0x38
    getPhy.UplinkDwellTime = linkAdrReq->UplinkDwellTime;
 801b380:	68fb      	ldr	r3, [r7, #12]
 801b382:	7a5b      	ldrb	r3, [r3, #9]
 801b384:	f887 303a 	strb.w	r3, [r7, #58]	; 0x3a
    phyParam = RegionUS915GetPhyParam( &getPhy );
 801b388:	f107 0338 	add.w	r3, r7, #56	; 0x38
 801b38c:	4618      	mov	r0, r3
 801b38e:	f7ff f90f 	bl	801a5b0 <RegionUS915GetPhyParam>
 801b392:	4603      	mov	r3, r0
 801b394:	637b      	str	r3, [r7, #52]	; 0x34

    linkAdrVerifyParams.Status = status;
 801b396:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 801b39a:	763b      	strb	r3, [r7, #24]
    linkAdrVerifyParams.AdrEnabled = linkAdrReq->AdrEnabled;
 801b39c:	68fb      	ldr	r3, [r7, #12]
 801b39e:	7a9b      	ldrb	r3, [r3, #10]
 801b3a0:	767b      	strb	r3, [r7, #25]
    linkAdrVerifyParams.Datarate = linkAdrParams.Datarate;
 801b3a2:	f997 304d 	ldrsb.w	r3, [r7, #77]	; 0x4d
 801b3a6:	76bb      	strb	r3, [r7, #26]
    linkAdrVerifyParams.TxPower = linkAdrParams.TxPower;
 801b3a8:	f997 304e 	ldrsb.w	r3, [r7, #78]	; 0x4e
 801b3ac:	76fb      	strb	r3, [r7, #27]
    linkAdrVerifyParams.NbRep = linkAdrParams.NbRep;
 801b3ae:	f897 304c 	ldrb.w	r3, [r7, #76]	; 0x4c
 801b3b2:	773b      	strb	r3, [r7, #28]
    linkAdrVerifyParams.CurrentDatarate = linkAdrReq->CurrentDatarate;
 801b3b4:	68fb      	ldr	r3, [r7, #12]
 801b3b6:	f993 300b 	ldrsb.w	r3, [r3, #11]
 801b3ba:	777b      	strb	r3, [r7, #29]
    linkAdrVerifyParams.CurrentTxPower = linkAdrReq->CurrentTxPower;
 801b3bc:	68fb      	ldr	r3, [r7, #12]
 801b3be:	f993 300c 	ldrsb.w	r3, [r3, #12]
 801b3c2:	77bb      	strb	r3, [r7, #30]
    linkAdrVerifyParams.CurrentNbRep = linkAdrReq->CurrentNbRep;
 801b3c4:	68fb      	ldr	r3, [r7, #12]
 801b3c6:	7b5b      	ldrb	r3, [r3, #13]
 801b3c8:	b25b      	sxtb	r3, r3
 801b3ca:	77fb      	strb	r3, [r7, #31]
    linkAdrVerifyParams.NbChannels = US915_MAX_NB_CHANNELS;
 801b3cc:	2348      	movs	r3, #72	; 0x48
 801b3ce:	f887 3020 	strb.w	r3, [r7, #32]
    linkAdrVerifyParams.ChannelsMask = channelsMask;
 801b3d2:	f107 0340 	add.w	r3, r7, #64	; 0x40
 801b3d6:	627b      	str	r3, [r7, #36]	; 0x24
    linkAdrVerifyParams.MinDatarate = ( int8_t )phyParam.Value;
 801b3d8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801b3da:	b25b      	sxtb	r3, r3
 801b3dc:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
    linkAdrVerifyParams.MaxDatarate = US915_TX_MAX_DATARATE;
 801b3e0:	2304      	movs	r3, #4
 801b3e2:	f887 3029 	strb.w	r3, [r7, #41]	; 0x29
    linkAdrVerifyParams.Channels = RegionNvmGroup2->Channels;
 801b3e6:	4b3f      	ldr	r3, [pc, #252]	; (801b4e4 <RegionUS915LinkAdrReq+0x42c>)
 801b3e8:	681b      	ldr	r3, [r3, #0]
 801b3ea:	62fb      	str	r3, [r7, #44]	; 0x2c
    linkAdrVerifyParams.MinTxPower = US915_MIN_TX_POWER;
 801b3ec:	230e      	movs	r3, #14
 801b3ee:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
    linkAdrVerifyParams.MaxTxPower = US915_MAX_TX_POWER;
 801b3f2:	2300      	movs	r3, #0
 801b3f4:	f887 3031 	strb.w	r3, [r7, #49]	; 0x31
    linkAdrVerifyParams.Version = linkAdrReq->Version;
 801b3f8:	68fb      	ldr	r3, [r7, #12]
 801b3fa:	681b      	ldr	r3, [r3, #0]
 801b3fc:	617b      	str	r3, [r7, #20]

    // Verify the parameters and update, if necessary
    status = RegionCommonLinkAdrReqVerifyParams( &linkAdrVerifyParams, &linkAdrParams.Datarate, &linkAdrParams.TxPower, &linkAdrParams.NbRep );
 801b3fe:	f107 044c 	add.w	r4, r7, #76	; 0x4c
 801b402:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 801b406:	1c9a      	adds	r2, r3, #2
 801b408:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 801b40c:	1c59      	adds	r1, r3, #1
 801b40e:	f107 0014 	add.w	r0, r7, #20
 801b412:	4623      	mov	r3, r4
 801b414:	f7fe fcbf 	bl	8019d96 <RegionCommonLinkAdrReqVerifyParams>
 801b418:	4603      	mov	r3, r0
 801b41a:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

    // Update channelsMask if everything is correct
    if( status == 0x07 )
 801b41e:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 801b422:	2b07      	cmp	r3, #7
 801b424:	d147      	bne.n	801b4b6 <RegionUS915LinkAdrReq+0x3fe>
    {
        // Copy Mask
        RegionCommonChanMaskCopy( RegionNvmGroup2->ChannelsMask, channelsMask, 6 );
 801b426:	4b2f      	ldr	r3, [pc, #188]	; (801b4e4 <RegionUS915LinkAdrReq+0x42c>)
 801b428:	681b      	ldr	r3, [r3, #0]
 801b42a:	f503 7358 	add.w	r3, r3, #864	; 0x360
 801b42e:	f107 0140 	add.w	r1, r7, #64	; 0x40
 801b432:	2206      	movs	r2, #6
 801b434:	4618      	mov	r0, r3
 801b436:	f7fe fb19 	bl	8019a6c <RegionCommonChanMaskCopy>

        RegionNvmGroup1->ChannelsMaskRemaining[0] &= RegionNvmGroup2->ChannelsMask[0];
 801b43a:	4b2b      	ldr	r3, [pc, #172]	; (801b4e8 <RegionUS915LinkAdrReq+0x430>)
 801b43c:	681b      	ldr	r3, [r3, #0]
 801b43e:	8819      	ldrh	r1, [r3, #0]
 801b440:	4b28      	ldr	r3, [pc, #160]	; (801b4e4 <RegionUS915LinkAdrReq+0x42c>)
 801b442:	681b      	ldr	r3, [r3, #0]
 801b444:	f8b3 2360 	ldrh.w	r2, [r3, #864]	; 0x360
 801b448:	4b27      	ldr	r3, [pc, #156]	; (801b4e8 <RegionUS915LinkAdrReq+0x430>)
 801b44a:	681b      	ldr	r3, [r3, #0]
 801b44c:	400a      	ands	r2, r1
 801b44e:	b292      	uxth	r2, r2
 801b450:	801a      	strh	r2, [r3, #0]
        RegionNvmGroup1->ChannelsMaskRemaining[1] &= RegionNvmGroup2->ChannelsMask[1];
 801b452:	4b25      	ldr	r3, [pc, #148]	; (801b4e8 <RegionUS915LinkAdrReq+0x430>)
 801b454:	681b      	ldr	r3, [r3, #0]
 801b456:	8859      	ldrh	r1, [r3, #2]
 801b458:	4b22      	ldr	r3, [pc, #136]	; (801b4e4 <RegionUS915LinkAdrReq+0x42c>)
 801b45a:	681b      	ldr	r3, [r3, #0]
 801b45c:	f8b3 2362 	ldrh.w	r2, [r3, #866]	; 0x362
 801b460:	4b21      	ldr	r3, [pc, #132]	; (801b4e8 <RegionUS915LinkAdrReq+0x430>)
 801b462:	681b      	ldr	r3, [r3, #0]
 801b464:	400a      	ands	r2, r1
 801b466:	b292      	uxth	r2, r2
 801b468:	805a      	strh	r2, [r3, #2]
        RegionNvmGroup1->ChannelsMaskRemaining[2] &= RegionNvmGroup2->ChannelsMask[2];
 801b46a:	4b1f      	ldr	r3, [pc, #124]	; (801b4e8 <RegionUS915LinkAdrReq+0x430>)
 801b46c:	681b      	ldr	r3, [r3, #0]
 801b46e:	8899      	ldrh	r1, [r3, #4]
 801b470:	4b1c      	ldr	r3, [pc, #112]	; (801b4e4 <RegionUS915LinkAdrReq+0x42c>)
 801b472:	681b      	ldr	r3, [r3, #0]
 801b474:	f8b3 2364 	ldrh.w	r2, [r3, #868]	; 0x364
 801b478:	4b1b      	ldr	r3, [pc, #108]	; (801b4e8 <RegionUS915LinkAdrReq+0x430>)
 801b47a:	681b      	ldr	r3, [r3, #0]
 801b47c:	400a      	ands	r2, r1
 801b47e:	b292      	uxth	r2, r2
 801b480:	809a      	strh	r2, [r3, #4]
        RegionNvmGroup1->ChannelsMaskRemaining[3] &= RegionNvmGroup2->ChannelsMask[3];
 801b482:	4b19      	ldr	r3, [pc, #100]	; (801b4e8 <RegionUS915LinkAdrReq+0x430>)
 801b484:	681b      	ldr	r3, [r3, #0]
 801b486:	88d9      	ldrh	r1, [r3, #6]
 801b488:	4b16      	ldr	r3, [pc, #88]	; (801b4e4 <RegionUS915LinkAdrReq+0x42c>)
 801b48a:	681b      	ldr	r3, [r3, #0]
 801b48c:	f8b3 2366 	ldrh.w	r2, [r3, #870]	; 0x366
 801b490:	4b15      	ldr	r3, [pc, #84]	; (801b4e8 <RegionUS915LinkAdrReq+0x430>)
 801b492:	681b      	ldr	r3, [r3, #0]
 801b494:	400a      	ands	r2, r1
 801b496:	b292      	uxth	r2, r2
 801b498:	80da      	strh	r2, [r3, #6]
        RegionNvmGroup1->ChannelsMaskRemaining[4] = RegionNvmGroup2->ChannelsMask[4];
 801b49a:	4b12      	ldr	r3, [pc, #72]	; (801b4e4 <RegionUS915LinkAdrReq+0x42c>)
 801b49c:	681a      	ldr	r2, [r3, #0]
 801b49e:	4b12      	ldr	r3, [pc, #72]	; (801b4e8 <RegionUS915LinkAdrReq+0x430>)
 801b4a0:	681b      	ldr	r3, [r3, #0]
 801b4a2:	f8b2 2368 	ldrh.w	r2, [r2, #872]	; 0x368
 801b4a6:	811a      	strh	r2, [r3, #8]
        RegionNvmGroup1->ChannelsMaskRemaining[5] = RegionNvmGroup2->ChannelsMask[5];
 801b4a8:	4b0e      	ldr	r3, [pc, #56]	; (801b4e4 <RegionUS915LinkAdrReq+0x42c>)
 801b4aa:	681a      	ldr	r2, [r3, #0]
 801b4ac:	4b0e      	ldr	r3, [pc, #56]	; (801b4e8 <RegionUS915LinkAdrReq+0x430>)
 801b4ae:	681b      	ldr	r3, [r3, #0]
 801b4b0:	f8b2 236a 	ldrh.w	r2, [r2, #874]	; 0x36a
 801b4b4:	815a      	strh	r2, [r3, #10]
    }

    // Update status variables
    *drOut = linkAdrParams.Datarate;
 801b4b6:	f997 204d 	ldrsb.w	r2, [r7, #77]	; 0x4d
 801b4ba:	68bb      	ldr	r3, [r7, #8]
 801b4bc:	701a      	strb	r2, [r3, #0]
    *txPowOut = linkAdrParams.TxPower;
 801b4be:	f997 204e 	ldrsb.w	r2, [r7, #78]	; 0x4e
 801b4c2:	687b      	ldr	r3, [r7, #4]
 801b4c4:	701a      	strb	r2, [r3, #0]
    *nbRepOut = linkAdrParams.NbRep;
 801b4c6:	f897 204c 	ldrb.w	r2, [r7, #76]	; 0x4c
 801b4ca:	683b      	ldr	r3, [r7, #0]
 801b4cc:	701a      	strb	r2, [r3, #0]
    *nbBytesParsed = bytesProcessed;
 801b4ce:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 801b4d0:	f897 2056 	ldrb.w	r2, [r7, #86]	; 0x56
 801b4d4:	701a      	strb	r2, [r3, #0]

#endif /* REGION_US915 */
    return status;
 801b4d6:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
}
 801b4da:	4618      	mov	r0, r3
 801b4dc:	375c      	adds	r7, #92	; 0x5c
 801b4de:	46bd      	mov	sp, r7
 801b4e0:	bd90      	pop	{r4, r7, pc}
 801b4e2:	bf00      	nop
 801b4e4:	20001ca8 	.word	0x20001ca8
 801b4e8:	20001ca4 	.word	0x20001ca4

0801b4ec <RegionUS915RxParamSetupReq>:

uint8_t RegionUS915RxParamSetupReq( RxParamSetupReqParams_t* rxParamSetupReq )
{
 801b4ec:	b580      	push	{r7, lr}
 801b4ee:	b084      	sub	sp, #16
 801b4f0:	af00      	add	r7, sp, #0
 801b4f2:	6078      	str	r0, [r7, #4]
    uint8_t status = 0x07;
 801b4f4:	2307      	movs	r3, #7
 801b4f6:	73fb      	strb	r3, [r7, #15]
#if defined( REGION_US915 )

    // Verify radio frequency
    if( VerifyRfFreq( rxParamSetupReq->Frequency ) == false )
 801b4f8:	687b      	ldr	r3, [r7, #4]
 801b4fa:	685b      	ldr	r3, [r3, #4]
 801b4fc:	4618      	mov	r0, r3
 801b4fe:	f7fe ffe3 	bl	801a4c8 <VerifyRfFreq>
 801b502:	4603      	mov	r3, r0
 801b504:	f083 0301 	eor.w	r3, r3, #1
 801b508:	b2db      	uxtb	r3, r3
 801b50a:	2b00      	cmp	r3, #0
 801b50c:	d003      	beq.n	801b516 <RegionUS915RxParamSetupReq+0x2a>
    {
        status &= 0xFE; // Channel frequency KO
 801b50e:	7bfb      	ldrb	r3, [r7, #15]
 801b510:	f023 0301 	bic.w	r3, r3, #1
 801b514:	73fb      	strb	r3, [r7, #15]
    }

    // Verify datarate
    if( RegionCommonValueInRange( rxParamSetupReq->Datarate, US915_RX_MIN_DATARATE, US915_RX_MAX_DATARATE ) == false )
 801b516:	687b      	ldr	r3, [r7, #4]
 801b518:	f993 3000 	ldrsb.w	r3, [r3]
 801b51c:	220d      	movs	r2, #13
 801b51e:	2108      	movs	r1, #8
 801b520:	4618      	mov	r0, r3
 801b522:	f7fe fa26 	bl	8019972 <RegionCommonValueInRange>
 801b526:	4603      	mov	r3, r0
 801b528:	2b00      	cmp	r3, #0
 801b52a:	d103      	bne.n	801b534 <RegionUS915RxParamSetupReq+0x48>
    {
        status &= 0xFD; // Datarate KO
 801b52c:	7bfb      	ldrb	r3, [r7, #15]
 801b52e:	f023 0302 	bic.w	r3, r3, #2
 801b532:	73fb      	strb	r3, [r7, #15]
    }
    if( ( RegionCommonValueInRange( rxParamSetupReq->Datarate, DR_5, DR_7 ) == true ) ||
 801b534:	687b      	ldr	r3, [r7, #4]
 801b536:	f993 3000 	ldrsb.w	r3, [r3]
 801b53a:	2207      	movs	r2, #7
 801b53c:	2105      	movs	r1, #5
 801b53e:	4618      	mov	r0, r3
 801b540:	f7fe fa17 	bl	8019972 <RegionCommonValueInRange>
 801b544:	4603      	mov	r3, r0
 801b546:	2b01      	cmp	r3, #1
 801b548:	d004      	beq.n	801b554 <RegionUS915RxParamSetupReq+0x68>
        ( rxParamSetupReq->Datarate > DR_13 ) )
 801b54a:	687b      	ldr	r3, [r7, #4]
 801b54c:	f993 3000 	ldrsb.w	r3, [r3]
    if( ( RegionCommonValueInRange( rxParamSetupReq->Datarate, DR_5, DR_7 ) == true ) ||
 801b550:	2b0d      	cmp	r3, #13
 801b552:	dd03      	ble.n	801b55c <RegionUS915RxParamSetupReq+0x70>
    {
        status &= 0xFD; // Datarate KO
 801b554:	7bfb      	ldrb	r3, [r7, #15]
 801b556:	f023 0302 	bic.w	r3, r3, #2
 801b55a:	73fb      	strb	r3, [r7, #15]
    }

    // Verify datarate offset
    if( RegionCommonValueInRange( rxParamSetupReq->DrOffset, US915_MIN_RX1_DR_OFFSET, US915_MAX_RX1_DR_OFFSET ) == false )
 801b55c:	687b      	ldr	r3, [r7, #4]
 801b55e:	f993 3001 	ldrsb.w	r3, [r3, #1]
 801b562:	2203      	movs	r2, #3
 801b564:	2100      	movs	r1, #0
 801b566:	4618      	mov	r0, r3
 801b568:	f7fe fa03 	bl	8019972 <RegionCommonValueInRange>
 801b56c:	4603      	mov	r3, r0
 801b56e:	2b00      	cmp	r3, #0
 801b570:	d103      	bne.n	801b57a <RegionUS915RxParamSetupReq+0x8e>
    {
        status &= 0xFB; // Rx1DrOffset range KO
 801b572:	7bfb      	ldrb	r3, [r7, #15]
 801b574:	f023 0304 	bic.w	r3, r3, #4
 801b578:	73fb      	strb	r3, [r7, #15]
    }

#endif /* REGION_US915 */
    return status;
 801b57a:	7bfb      	ldrb	r3, [r7, #15]
}
 801b57c:	4618      	mov	r0, r3
 801b57e:	3710      	adds	r7, #16
 801b580:	46bd      	mov	sp, r7
 801b582:	bd80      	pop	{r7, pc}

0801b584 <RegionUS915NewChannelReq>:

int8_t RegionUS915NewChannelReq( NewChannelReqParams_t* newChannelReq )
{
 801b584:	b480      	push	{r7}
 801b586:	b083      	sub	sp, #12
 801b588:	af00      	add	r7, sp, #0
 801b58a:	6078      	str	r0, [r7, #4]
    // Do not accept the request
    return -1;
 801b58c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 801b590:	4618      	mov	r0, r3
 801b592:	370c      	adds	r7, #12
 801b594:	46bd      	mov	sp, r7
 801b596:	bc80      	pop	{r7}
 801b598:	4770      	bx	lr

0801b59a <RegionUS915TxParamSetupReq>:

int8_t RegionUS915TxParamSetupReq( TxParamSetupReqParams_t* txParamSetupReq )
{
 801b59a:	b480      	push	{r7}
 801b59c:	b083      	sub	sp, #12
 801b59e:	af00      	add	r7, sp, #0
 801b5a0:	6078      	str	r0, [r7, #4]
    // Do not accept the request
    return -1;
 801b5a2:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 801b5a6:	4618      	mov	r0, r3
 801b5a8:	370c      	adds	r7, #12
 801b5aa:	46bd      	mov	sp, r7
 801b5ac:	bc80      	pop	{r7}
 801b5ae:	4770      	bx	lr

0801b5b0 <RegionUS915DlChannelReq>:

int8_t RegionUS915DlChannelReq( DlChannelReqParams_t* dlChannelReq )
{
 801b5b0:	b480      	push	{r7}
 801b5b2:	b083      	sub	sp, #12
 801b5b4:	af00      	add	r7, sp, #0
 801b5b6:	6078      	str	r0, [r7, #4]
    // Do not accept the request
    return -1;
 801b5b8:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 801b5bc:	4618      	mov	r0, r3
 801b5be:	370c      	adds	r7, #12
 801b5c0:	46bd      	mov	sp, r7
 801b5c2:	bc80      	pop	{r7}
 801b5c4:	4770      	bx	lr
	...

0801b5c8 <RegionUS915AlternateDr>:

int8_t RegionUS915AlternateDr( int8_t currentDr, AlternateDrType_t type )
{
 801b5c8:	b480      	push	{r7}
 801b5ca:	b083      	sub	sp, #12
 801b5cc:	af00      	add	r7, sp, #0
 801b5ce:	4603      	mov	r3, r0
 801b5d0:	460a      	mov	r2, r1
 801b5d2:	71fb      	strb	r3, [r7, #7]
 801b5d4:	4613      	mov	r3, r2
 801b5d6:	71bb      	strb	r3, [r7, #6]
#if defined( REGION_US915 )
    // Alternates the data rate according to the channel sequence:
    // Eight times a 125kHz DR_0 and then one 500kHz DR_4 channel
    if( type == ALTERNATE_DR )
 801b5d8:	79bb      	ldrb	r3, [r7, #6]
 801b5da:	2b00      	cmp	r3, #0
 801b5dc:	d106      	bne.n	801b5ec <RegionUS915AlternateDr+0x24>
    {
        RegionNvmGroup1->JoinTrialsCounter++;
 801b5de:	4b13      	ldr	r3, [pc, #76]	; (801b62c <RegionUS915AlternateDr+0x64>)
 801b5e0:	681b      	ldr	r3, [r3, #0]
 801b5e2:	7b5a      	ldrb	r2, [r3, #13]
 801b5e4:	3201      	adds	r2, #1
 801b5e6:	b2d2      	uxtb	r2, r2
 801b5e8:	735a      	strb	r2, [r3, #13]
 801b5ea:	e005      	b.n	801b5f8 <RegionUS915AlternateDr+0x30>
    }
    else
    {
        RegionNvmGroup1->JoinTrialsCounter--;
 801b5ec:	4b0f      	ldr	r3, [pc, #60]	; (801b62c <RegionUS915AlternateDr+0x64>)
 801b5ee:	681b      	ldr	r3, [r3, #0]
 801b5f0:	7b5a      	ldrb	r2, [r3, #13]
 801b5f2:	3a01      	subs	r2, #1
 801b5f4:	b2d2      	uxtb	r2, r2
 801b5f6:	735a      	strb	r2, [r3, #13]
    }

    if( RegionNvmGroup1->JoinTrialsCounter % 9 == 0 )
 801b5f8:	4b0c      	ldr	r3, [pc, #48]	; (801b62c <RegionUS915AlternateDr+0x64>)
 801b5fa:	681b      	ldr	r3, [r3, #0]
 801b5fc:	7b5a      	ldrb	r2, [r3, #13]
 801b5fe:	4b0c      	ldr	r3, [pc, #48]	; (801b630 <RegionUS915AlternateDr+0x68>)
 801b600:	fba3 1302 	umull	r1, r3, r3, r2
 801b604:	0859      	lsrs	r1, r3, #1
 801b606:	460b      	mov	r3, r1
 801b608:	00db      	lsls	r3, r3, #3
 801b60a:	440b      	add	r3, r1
 801b60c:	1ad3      	subs	r3, r2, r3
 801b60e:	b2db      	uxtb	r3, r3
 801b610:	2b00      	cmp	r3, #0
 801b612:	d102      	bne.n	801b61a <RegionUS915AlternateDr+0x52>
    {
        // Use DR_4 every 9th times.
        currentDr = DR_4;
 801b614:	2304      	movs	r3, #4
 801b616:	71fb      	strb	r3, [r7, #7]
 801b618:	e001      	b.n	801b61e <RegionUS915AlternateDr+0x56>
    }
    else
    {
        currentDr = DR_0;
 801b61a:	2300      	movs	r3, #0
 801b61c:	71fb      	strb	r3, [r7, #7]
    }
    return currentDr;
 801b61e:	f997 3007 	ldrsb.w	r3, [r7, #7]
#else
    return -1;
#endif /* REGION_US915 */
}
 801b622:	4618      	mov	r0, r3
 801b624:	370c      	adds	r7, #12
 801b626:	46bd      	mov	sp, r7
 801b628:	bc80      	pop	{r7}
 801b62a:	4770      	bx	lr
 801b62c:	20001ca4 	.word	0x20001ca4
 801b630:	38e38e39 	.word	0x38e38e39

0801b634 <RegionUS915NextChannel>:

LoRaMacStatus_t RegionUS915NextChannel( NextChanParams_t* nextChanParams, uint8_t* channel, TimerTime_t* time, TimerTime_t* aggregatedTimeOff )
{
 801b634:	b580      	push	{r7, lr}
 801b636:	b0a8      	sub	sp, #160	; 0xa0
 801b638:	af02      	add	r7, sp, #8
 801b63a:	60f8      	str	r0, [r7, #12]
 801b63c:	60b9      	str	r1, [r7, #8]
 801b63e:	607a      	str	r2, [r7, #4]
 801b640:	603b      	str	r3, [r7, #0]
#if defined( REGION_US915 )
    uint8_t nbEnabledChannels = 0;
 801b642:	2300      	movs	r3, #0
 801b644:	f887 3095 	strb.w	r3, [r7, #149]	; 0x95
    uint8_t nbRestrictedChannels = 0;
 801b648:	2300      	movs	r3, #0
 801b64a:	f887 3094 	strb.w	r3, [r7, #148]	; 0x94
    uint8_t enabledChannels[US915_MAX_NB_CHANNELS] = { 0 };
 801b64e:	2300      	movs	r3, #0
 801b650:	64fb      	str	r3, [r7, #76]	; 0x4c
 801b652:	f107 0350 	add.w	r3, r7, #80	; 0x50
 801b656:	2244      	movs	r2, #68	; 0x44
 801b658:	2100      	movs	r1, #0
 801b65a:	4618      	mov	r0, r3
 801b65c:	f005 f820 	bl	80206a0 <memset>
    RegionCommonIdentifyChannelsParam_t identifyChannelsParam;
    RegionCommonCountNbOfEnabledChannelsParams_t countChannelsParams;
    LoRaMacStatus_t status = LORAMAC_STATUS_NO_CHANNEL_FOUND;
 801b660:	230c      	movs	r3, #12
 801b662:	f887 3096 	strb.w	r3, [r7, #150]	; 0x96

    // Count 125kHz channels
    if( RegionCommonCountChannels( RegionNvmGroup1->ChannelsMaskRemaining, 0, 4 ) == 0 )
 801b666:	4b67      	ldr	r3, [pc, #412]	; (801b804 <RegionUS915NextChannel+0x1d0>)
 801b668:	681b      	ldr	r3, [r3, #0]
 801b66a:	2204      	movs	r2, #4
 801b66c:	2100      	movs	r1, #0
 801b66e:	4618      	mov	r0, r3
 801b670:	f7fe f9d0 	bl	8019a14 <RegionCommonCountChannels>
 801b674:	4603      	mov	r3, r0
 801b676:	2b00      	cmp	r3, #0
 801b678:	d10e      	bne.n	801b698 <RegionUS915NextChannel+0x64>
    { // Reactivate default channels
        RegionCommonChanMaskCopy( RegionNvmGroup1->ChannelsMaskRemaining, RegionNvmGroup2->ChannelsMask, 4  );
 801b67a:	4b62      	ldr	r3, [pc, #392]	; (801b804 <RegionUS915NextChannel+0x1d0>)
 801b67c:	681b      	ldr	r3, [r3, #0]
 801b67e:	4618      	mov	r0, r3
 801b680:	4b61      	ldr	r3, [pc, #388]	; (801b808 <RegionUS915NextChannel+0x1d4>)
 801b682:	681b      	ldr	r3, [r3, #0]
 801b684:	f503 7358 	add.w	r3, r3, #864	; 0x360
 801b688:	2204      	movs	r2, #4
 801b68a:	4619      	mov	r1, r3
 801b68c:	f7fe f9ee 	bl	8019a6c <RegionCommonChanMaskCopy>

        RegionNvmGroup1->JoinChannelGroupsCurrentIndex = 0;
 801b690:	4b5c      	ldr	r3, [pc, #368]	; (801b804 <RegionUS915NextChannel+0x1d0>)
 801b692:	681b      	ldr	r3, [r3, #0]
 801b694:	2200      	movs	r2, #0
 801b696:	731a      	strb	r2, [r3, #12]
    }
    // Check other channels
    if( nextChanParams->Datarate >= DR_4 )
 801b698:	68fb      	ldr	r3, [r7, #12]
 801b69a:	f993 3008 	ldrsb.w	r3, [r3, #8]
 801b69e:	2b03      	cmp	r3, #3
 801b6a0:	dd0c      	ble.n	801b6bc <RegionUS915NextChannel+0x88>
    {
        if( ( RegionNvmGroup1->ChannelsMaskRemaining[4] & CHANNELS_MASK_500KHZ_MASK ) == 0 )
 801b6a2:	4b58      	ldr	r3, [pc, #352]	; (801b804 <RegionUS915NextChannel+0x1d0>)
 801b6a4:	681b      	ldr	r3, [r3, #0]
 801b6a6:	891b      	ldrh	r3, [r3, #8]
 801b6a8:	b2db      	uxtb	r3, r3
 801b6aa:	2b00      	cmp	r3, #0
 801b6ac:	d106      	bne.n	801b6bc <RegionUS915NextChannel+0x88>
        {
            RegionNvmGroup1->ChannelsMaskRemaining[4] = RegionNvmGroup2->ChannelsMask[4];
 801b6ae:	4b56      	ldr	r3, [pc, #344]	; (801b808 <RegionUS915NextChannel+0x1d4>)
 801b6b0:	681a      	ldr	r2, [r3, #0]
 801b6b2:	4b54      	ldr	r3, [pc, #336]	; (801b804 <RegionUS915NextChannel+0x1d0>)
 801b6b4:	681b      	ldr	r3, [r3, #0]
 801b6b6:	f8b2 2368 	ldrh.w	r2, [r2, #872]	; 0x368
 801b6ba:	811a      	strh	r2, [r3, #8]
        }
    }

    // Search how many channels are enabled
    countChannelsParams.Joined = nextChanParams->Joined;
 801b6bc:	68fb      	ldr	r3, [r7, #12]
 801b6be:	7a5b      	ldrb	r3, [r3, #9]
 801b6c0:	753b      	strb	r3, [r7, #20]
    countChannelsParams.Datarate = nextChanParams->Datarate;
 801b6c2:	68fb      	ldr	r3, [r7, #12]
 801b6c4:	f993 3008 	ldrsb.w	r3, [r3, #8]
 801b6c8:	b2db      	uxtb	r3, r3
 801b6ca:	757b      	strb	r3, [r7, #21]
    countChannelsParams.ChannelsMask = RegionNvmGroup1->ChannelsMaskRemaining;
 801b6cc:	4b4d      	ldr	r3, [pc, #308]	; (801b804 <RegionUS915NextChannel+0x1d0>)
 801b6ce:	681b      	ldr	r3, [r3, #0]
 801b6d0:	61bb      	str	r3, [r7, #24]
    countChannelsParams.Channels = RegionNvmGroup2->Channels;
 801b6d2:	4b4d      	ldr	r3, [pc, #308]	; (801b808 <RegionUS915NextChannel+0x1d4>)
 801b6d4:	681b      	ldr	r3, [r3, #0]
 801b6d6:	61fb      	str	r3, [r7, #28]
#if (defined( REGION_VERSION ) && ( REGION_VERSION == 0x01010003 ))
    countChannelsParams.Bands = RegionNvmGroup1->Bands;
#elif (defined( REGION_VERSION ) && ( REGION_VERSION == 0x02010001 ))
    countChannelsParams.Bands = RegionBands;
 801b6d8:	4b4c      	ldr	r3, [pc, #304]	; (801b80c <RegionUS915NextChannel+0x1d8>)
 801b6da:	681b      	ldr	r3, [r3, #0]
 801b6dc:	623b      	str	r3, [r7, #32]
#endif /* REGION_VERSION */
    countChannelsParams.MaxNbChannels = US915_MAX_NB_CHANNELS;
 801b6de:	2348      	movs	r3, #72	; 0x48
 801b6e0:	84bb      	strh	r3, [r7, #36]	; 0x24
    countChannelsParams.JoinChannels = NULL;
 801b6e2:	2300      	movs	r3, #0
 801b6e4:	62bb      	str	r3, [r7, #40]	; 0x28

    identifyChannelsParam.AggrTimeOff = nextChanParams->AggrTimeOff;
 801b6e6:	68fb      	ldr	r3, [r7, #12]
 801b6e8:	681b      	ldr	r3, [r3, #0]
 801b6ea:	62fb      	str	r3, [r7, #44]	; 0x2c
    identifyChannelsParam.LastAggrTx = nextChanParams->LastAggrTx;
 801b6ec:	68fb      	ldr	r3, [r7, #12]
 801b6ee:	685b      	ldr	r3, [r3, #4]
 801b6f0:	633b      	str	r3, [r7, #48]	; 0x30
    identifyChannelsParam.DutyCycleEnabled = nextChanParams->DutyCycleEnabled;
 801b6f2:	68fb      	ldr	r3, [r7, #12]
 801b6f4:	7a9b      	ldrb	r3, [r3, #10]
 801b6f6:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34
    identifyChannelsParam.MaxBands = US915_MAX_NB_BANDS;
 801b6fa:	2301      	movs	r3, #1
 801b6fc:	f887 3035 	strb.w	r3, [r7, #53]	; 0x35
    identifyChannelsParam.LastTxIsJoinRequest = nextChanParams->LastTxIsJoinRequest;
    identifyChannelsParam.ExpectedTimeOnAir = GetTimeOnAir( nextChanParams->Datarate, nextChanParams->PktLen );

    identifyChannelsParam.CountNbOfEnabledChannelsParam = &countChannelsParams;
#elif (defined( REGION_VERSION ) && ( REGION_VERSION == 0x02010001 ))
    identifyChannelsParam.CountNbOfEnabledChannelsParam = &countChannelsParams;
 801b700:	f107 0314 	add.w	r3, r7, #20
 801b704:	64bb      	str	r3, [r7, #72]	; 0x48

    identifyChannelsParam.ElapsedTimeSinceStartUp = nextChanParams->ElapsedTimeSinceStartUp;
 801b706:	68fa      	ldr	r2, [r7, #12]
 801b708:	f107 0338 	add.w	r3, r7, #56	; 0x38
 801b70c:	320c      	adds	r2, #12
 801b70e:	e892 0003 	ldmia.w	r2, {r0, r1}
 801b712:	e883 0003 	stmia.w	r3, {r0, r1}
    identifyChannelsParam.LastTxIsJoinRequest = nextChanParams->LastTxIsJoinRequest;
 801b716:	68fb      	ldr	r3, [r7, #12]
 801b718:	7d1b      	ldrb	r3, [r3, #20]
 801b71a:	f887 3040 	strb.w	r3, [r7, #64]	; 0x40
    identifyChannelsParam.ExpectedTimeOnAir = GetTimeOnAir( nextChanParams->Datarate, nextChanParams->PktLen );
 801b71e:	68fb      	ldr	r3, [r7, #12]
 801b720:	f993 2008 	ldrsb.w	r2, [r3, #8]
 801b724:	68fb      	ldr	r3, [r7, #12]
 801b726:	8adb      	ldrh	r3, [r3, #22]
 801b728:	4619      	mov	r1, r3
 801b72a:	4610      	mov	r0, r2
 801b72c:	f7fe ff10 	bl	801a550 <GetTimeOnAir>
 801b730:	4603      	mov	r3, r0
 801b732:	647b      	str	r3, [r7, #68]	; 0x44
#endif /* REGION_VERSION */

    status = RegionCommonIdentifyChannels( &identifyChannelsParam, aggregatedTimeOff, enabledChannels,
 801b734:	f107 0195 	add.w	r1, r7, #149	; 0x95
 801b738:	f107 024c 	add.w	r2, r7, #76	; 0x4c
 801b73c:	f107 002c 	add.w	r0, r7, #44	; 0x2c
 801b740:	687b      	ldr	r3, [r7, #4]
 801b742:	9301      	str	r3, [sp, #4]
 801b744:	f107 0394 	add.w	r3, r7, #148	; 0x94
 801b748:	9300      	str	r3, [sp, #0]
 801b74a:	460b      	mov	r3, r1
 801b74c:	6839      	ldr	r1, [r7, #0]
 801b74e:	f7fe fd68 	bl	801a222 <RegionCommonIdentifyChannels>
 801b752:	4603      	mov	r3, r0
 801b754:	f887 3096 	strb.w	r3, [r7, #150]	; 0x96
                                           &nbEnabledChannels, &nbRestrictedChannels, time );

    if( status == LORAMAC_STATUS_OK )
 801b758:	f897 3096 	ldrb.w	r3, [r7, #150]	; 0x96
 801b75c:	2b00      	cmp	r3, #0
 801b75e:	d14a      	bne.n	801b7f6 <RegionUS915NextChannel+0x1c2>
    {
        if( nextChanParams->Joined == true )
 801b760:	68fb      	ldr	r3, [r7, #12]
 801b762:	7a5b      	ldrb	r3, [r3, #9]
 801b764:	2b00      	cmp	r3, #0
 801b766:	d00e      	beq.n	801b786 <RegionUS915NextChannel+0x152>
        {
            // Choose randomly on of the remaining channels
            *channel = enabledChannels[randr( 0, nbEnabledChannels - 1 )];
 801b768:	f897 3095 	ldrb.w	r3, [r7, #149]	; 0x95
 801b76c:	3b01      	subs	r3, #1
 801b76e:	4619      	mov	r1, r3
 801b770:	2000      	movs	r0, #0
 801b772:	f000 f89f 	bl	801b8b4 <randr>
 801b776:	4603      	mov	r3, r0
 801b778:	3398      	adds	r3, #152	; 0x98
 801b77a:	443b      	add	r3, r7
 801b77c:	f813 2c4c 	ldrb.w	r2, [r3, #-76]
 801b780:	68bb      	ldr	r3, [r7, #8]
 801b782:	701a      	strb	r2, [r3, #0]
 801b784:	e02e      	b.n	801b7e4 <RegionUS915NextChannel+0x1b0>
            // follow a random channel selection sequence. It probes alternating one out of a
            // group of eight 125 kHz channels followed by probing one 500 kHz channel each pass.
            // Each time a 125 kHz channel will be selected from another group.

            // 125kHz Channels (0 - 63) DR0
            if( nextChanParams->Datarate == DR_0 )
 801b786:	68fb      	ldr	r3, [r7, #12]
 801b788:	f993 3008 	ldrsb.w	r3, [r3, #8]
 801b78c:	2b00      	cmp	r3, #0
 801b78e:	d10e      	bne.n	801b7ae <RegionUS915NextChannel+0x17a>
            {
                if( RegionBaseUSComputeNext125kHzJoinChannel( ( uint16_t* ) RegionNvmGroup1->ChannelsMaskRemaining,
 801b790:	4b1c      	ldr	r3, [pc, #112]	; (801b804 <RegionUS915NextChannel+0x1d0>)
 801b792:	681b      	ldr	r3, [r3, #0]
 801b794:	4618      	mov	r0, r3
                    &RegionNvmGroup1->JoinChannelGroupsCurrentIndex, channel ) == LORAMAC_STATUS_PARAMETER_INVALID )
 801b796:	4b1b      	ldr	r3, [pc, #108]	; (801b804 <RegionUS915NextChannel+0x1d0>)
 801b798:	681b      	ldr	r3, [r3, #0]
                if( RegionBaseUSComputeNext125kHzJoinChannel( ( uint16_t* ) RegionNvmGroup1->ChannelsMaskRemaining,
 801b79a:	330c      	adds	r3, #12
 801b79c:	68ba      	ldr	r2, [r7, #8]
 801b79e:	4619      	mov	r1, r3
 801b7a0:	f7fd fea2 	bl	80194e8 <RegionBaseUSComputeNext125kHzJoinChannel>
 801b7a4:	4603      	mov	r3, r0
 801b7a6:	2b03      	cmp	r3, #3
 801b7a8:	d11c      	bne.n	801b7e4 <RegionUS915NextChannel+0x1b0>
                {
                    return LORAMAC_STATUS_PARAMETER_INVALID;
 801b7aa:	2303      	movs	r3, #3
 801b7ac:	e025      	b.n	801b7fa <RegionUS915NextChannel+0x1c6>
            }
            // 500kHz Channels (64 - 71) DR4
            else
            {
                // Choose the next available channel
                uint8_t i = 0;
 801b7ae:	2300      	movs	r3, #0
 801b7b0:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
                while( ( ( RegionNvmGroup1->ChannelsMaskRemaining[4] & CHANNELS_MASK_500KHZ_MASK ) & ( 1 << i ) ) == 0 )
 801b7b4:	e004      	b.n	801b7c0 <RegionUS915NextChannel+0x18c>
                {
                    i++;
 801b7b6:	f897 3097 	ldrb.w	r3, [r7, #151]	; 0x97
 801b7ba:	3301      	adds	r3, #1
 801b7bc:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
                while( ( ( RegionNvmGroup1->ChannelsMaskRemaining[4] & CHANNELS_MASK_500KHZ_MASK ) & ( 1 << i ) ) == 0 )
 801b7c0:	4b10      	ldr	r3, [pc, #64]	; (801b804 <RegionUS915NextChannel+0x1d0>)
 801b7c2:	681b      	ldr	r3, [r3, #0]
 801b7c4:	891b      	ldrh	r3, [r3, #8]
 801b7c6:	b2da      	uxtb	r2, r3
 801b7c8:	f897 3097 	ldrb.w	r3, [r7, #151]	; 0x97
 801b7cc:	fa42 f303 	asr.w	r3, r2, r3
 801b7d0:	f003 0301 	and.w	r3, r3, #1
 801b7d4:	2b00      	cmp	r3, #0
 801b7d6:	d0ee      	beq.n	801b7b6 <RegionUS915NextChannel+0x182>
                }
                *channel = 64 + i;
 801b7d8:	f897 3097 	ldrb.w	r3, [r7, #151]	; 0x97
 801b7dc:	3340      	adds	r3, #64	; 0x40
 801b7de:	b2da      	uxtb	r2, r3
 801b7e0:	68bb      	ldr	r3, [r7, #8]
 801b7e2:	701a      	strb	r2, [r3, #0]
            }
        }

        // Disable the channel in the mask
        RegionCommonChanDisable( RegionNvmGroup1->ChannelsMaskRemaining, *channel, US915_MAX_NB_CHANNELS );
 801b7e4:	4b07      	ldr	r3, [pc, #28]	; (801b804 <RegionUS915NextChannel+0x1d0>)
 801b7e6:	681b      	ldr	r3, [r3, #0]
 801b7e8:	4618      	mov	r0, r3
 801b7ea:	68bb      	ldr	r3, [r7, #8]
 801b7ec:	781b      	ldrb	r3, [r3, #0]
 801b7ee:	2248      	movs	r2, #72	; 0x48
 801b7f0:	4619      	mov	r1, r3
 801b7f2:	f7fe f8db 	bl	80199ac <RegionCommonChanDisable>
    }
    return status;
 801b7f6:	f897 3096 	ldrb.w	r3, [r7, #150]	; 0x96
#else
    return LORAMAC_STATUS_NO_CHANNEL_FOUND;
#endif /* REGION_US915 */
}
 801b7fa:	4618      	mov	r0, r3
 801b7fc:	3798      	adds	r7, #152	; 0x98
 801b7fe:	46bd      	mov	sp, r7
 801b800:	bd80      	pop	{r7, pc}
 801b802:	bf00      	nop
 801b804:	20001ca4 	.word	0x20001ca4
 801b808:	20001ca8 	.word	0x20001ca8
 801b80c:	20001cac 	.word	0x20001cac

0801b810 <RegionUS915ApplyDrOffset>:
#endif /* REGION_US915 */
}
#endif /* REGION_VERSION */

uint8_t RegionUS915ApplyDrOffset( uint8_t downlinkDwellTime, int8_t dr, int8_t drOffset )
{
 801b810:	b480      	push	{r7}
 801b812:	b085      	sub	sp, #20
 801b814:	af00      	add	r7, sp, #0
 801b816:	4603      	mov	r3, r0
 801b818:	71fb      	strb	r3, [r7, #7]
 801b81a:	460b      	mov	r3, r1
 801b81c:	71bb      	strb	r3, [r7, #6]
 801b81e:	4613      	mov	r3, r2
 801b820:	717b      	strb	r3, [r7, #5]
#if defined( REGION_US915 )
    int8_t datarate = DatarateOffsetsUS915[dr][drOffset];
 801b822:	f997 2006 	ldrsb.w	r2, [r7, #6]
 801b826:	f997 3005 	ldrsb.w	r3, [r7, #5]
 801b82a:	4909      	ldr	r1, [pc, #36]	; (801b850 <RegionUS915ApplyDrOffset+0x40>)
 801b82c:	0092      	lsls	r2, r2, #2
 801b82e:	440a      	add	r2, r1
 801b830:	4413      	add	r3, r2
 801b832:	781b      	ldrb	r3, [r3, #0]
 801b834:	73fb      	strb	r3, [r7, #15]

    if( datarate < 0 )
 801b836:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801b83a:	2b00      	cmp	r3, #0
 801b83c:	da01      	bge.n	801b842 <RegionUS915ApplyDrOffset+0x32>
    {
        datarate = DR_0;
 801b83e:	2300      	movs	r3, #0
 801b840:	73fb      	strb	r3, [r7, #15]
    }
    return datarate;
 801b842:	7bfb      	ldrb	r3, [r7, #15]
#else
    return 0;
#endif /* REGION_US915 */
}
 801b844:	4618      	mov	r0, r3
 801b846:	3714      	adds	r7, #20
 801b848:	46bd      	mov	sp, r7
 801b84a:	bc80      	pop	{r7}
 801b84c:	4770      	bx	lr
 801b84e:	bf00      	nop
 801b850:	08021e98 	.word	0x08021e98

0801b854 <rand1>:
static uint32_t next = 1;

static int32_t rand1( void );

static int32_t rand1( void )
{
 801b854:	b480      	push	{r7}
 801b856:	af00      	add	r7, sp, #0
    return ( ( next = next * 1103515245L + 12345L ) % RAND_LOCAL_MAX );
 801b858:	4b0d      	ldr	r3, [pc, #52]	; (801b890 <rand1+0x3c>)
 801b85a:	681b      	ldr	r3, [r3, #0]
 801b85c:	4a0d      	ldr	r2, [pc, #52]	; (801b894 <rand1+0x40>)
 801b85e:	fb02 f303 	mul.w	r3, r2, r3
 801b862:	f503 5340 	add.w	r3, r3, #12288	; 0x3000
 801b866:	3339      	adds	r3, #57	; 0x39
 801b868:	4a09      	ldr	r2, [pc, #36]	; (801b890 <rand1+0x3c>)
 801b86a:	6013      	str	r3, [r2, #0]
 801b86c:	4b08      	ldr	r3, [pc, #32]	; (801b890 <rand1+0x3c>)
 801b86e:	681a      	ldr	r2, [r3, #0]
 801b870:	2303      	movs	r3, #3
 801b872:	fba3 1302 	umull	r1, r3, r3, r2
 801b876:	1ad1      	subs	r1, r2, r3
 801b878:	0849      	lsrs	r1, r1, #1
 801b87a:	440b      	add	r3, r1
 801b87c:	0f99      	lsrs	r1, r3, #30
 801b87e:	460b      	mov	r3, r1
 801b880:	07db      	lsls	r3, r3, #31
 801b882:	1a5b      	subs	r3, r3, r1
 801b884:	1ad1      	subs	r1, r2, r3
 801b886:	460b      	mov	r3, r1
}
 801b888:	4618      	mov	r0, r3
 801b88a:	46bd      	mov	sp, r7
 801b88c:	bc80      	pop	{r7}
 801b88e:	4770      	bx	lr
 801b890:	20000130 	.word	0x20000130
 801b894:	41c64e6d 	.word	0x41c64e6d

0801b898 <srand1>:

void srand1( uint32_t seed )
{
 801b898:	b480      	push	{r7}
 801b89a:	b083      	sub	sp, #12
 801b89c:	af00      	add	r7, sp, #0
 801b89e:	6078      	str	r0, [r7, #4]
    next = seed;
 801b8a0:	4a03      	ldr	r2, [pc, #12]	; (801b8b0 <srand1+0x18>)
 801b8a2:	687b      	ldr	r3, [r7, #4]
 801b8a4:	6013      	str	r3, [r2, #0]
}
 801b8a6:	bf00      	nop
 801b8a8:	370c      	adds	r7, #12
 801b8aa:	46bd      	mov	sp, r7
 801b8ac:	bc80      	pop	{r7}
 801b8ae:	4770      	bx	lr
 801b8b0:	20000130 	.word	0x20000130

0801b8b4 <randr>:
// Standard random functions redefinition end

int32_t randr( int32_t min, int32_t max )
{
 801b8b4:	b580      	push	{r7, lr}
 801b8b6:	b082      	sub	sp, #8
 801b8b8:	af00      	add	r7, sp, #0
 801b8ba:	6078      	str	r0, [r7, #4]
 801b8bc:	6039      	str	r1, [r7, #0]
    return ( int32_t )rand1( ) % ( max - min + 1 ) + min;
 801b8be:	f7ff ffc9 	bl	801b854 <rand1>
 801b8c2:	4602      	mov	r2, r0
 801b8c4:	6839      	ldr	r1, [r7, #0]
 801b8c6:	687b      	ldr	r3, [r7, #4]
 801b8c8:	1acb      	subs	r3, r1, r3
 801b8ca:	3301      	adds	r3, #1
 801b8cc:	fb92 f1f3 	sdiv	r1, r2, r3
 801b8d0:	fb01 f303 	mul.w	r3, r1, r3
 801b8d4:	1ad2      	subs	r2, r2, r3
 801b8d6:	687b      	ldr	r3, [r7, #4]
 801b8d8:	4413      	add	r3, r2
}
 801b8da:	4618      	mov	r0, r3
 801b8dc:	3708      	adds	r7, #8
 801b8de:	46bd      	mov	sp, r7
 801b8e0:	bd80      	pop	{r7, pc}

0801b8e2 <memcpy1>:

void memcpy1( uint8_t *dst, const uint8_t *src, uint16_t size )
{
 801b8e2:	b480      	push	{r7}
 801b8e4:	b085      	sub	sp, #20
 801b8e6:	af00      	add	r7, sp, #0
 801b8e8:	60f8      	str	r0, [r7, #12]
 801b8ea:	60b9      	str	r1, [r7, #8]
 801b8ec:	4613      	mov	r3, r2
 801b8ee:	80fb      	strh	r3, [r7, #6]
    while( size-- )
 801b8f0:	e007      	b.n	801b902 <memcpy1+0x20>
    {
        *dst++ = *src++;
 801b8f2:	68ba      	ldr	r2, [r7, #8]
 801b8f4:	1c53      	adds	r3, r2, #1
 801b8f6:	60bb      	str	r3, [r7, #8]
 801b8f8:	68fb      	ldr	r3, [r7, #12]
 801b8fa:	1c59      	adds	r1, r3, #1
 801b8fc:	60f9      	str	r1, [r7, #12]
 801b8fe:	7812      	ldrb	r2, [r2, #0]
 801b900:	701a      	strb	r2, [r3, #0]
    while( size-- )
 801b902:	88fb      	ldrh	r3, [r7, #6]
 801b904:	1e5a      	subs	r2, r3, #1
 801b906:	80fa      	strh	r2, [r7, #6]
 801b908:	2b00      	cmp	r3, #0
 801b90a:	d1f2      	bne.n	801b8f2 <memcpy1+0x10>
    }
}
 801b90c:	bf00      	nop
 801b90e:	bf00      	nop
 801b910:	3714      	adds	r7, #20
 801b912:	46bd      	mov	sp, r7
 801b914:	bc80      	pop	{r7}
 801b916:	4770      	bx	lr

0801b918 <memcpyr>:

void memcpyr( uint8_t *dst, const uint8_t *src, uint16_t size )
{
 801b918:	b480      	push	{r7}
 801b91a:	b085      	sub	sp, #20
 801b91c:	af00      	add	r7, sp, #0
 801b91e:	60f8      	str	r0, [r7, #12]
 801b920:	60b9      	str	r1, [r7, #8]
 801b922:	4613      	mov	r3, r2
 801b924:	80fb      	strh	r3, [r7, #6]
    dst = dst + ( size - 1 );
 801b926:	88fb      	ldrh	r3, [r7, #6]
 801b928:	3b01      	subs	r3, #1
 801b92a:	68fa      	ldr	r2, [r7, #12]
 801b92c:	4413      	add	r3, r2
 801b92e:	60fb      	str	r3, [r7, #12]
    while( size-- )
 801b930:	e007      	b.n	801b942 <memcpyr+0x2a>
    {
        *dst-- = *src++;
 801b932:	68ba      	ldr	r2, [r7, #8]
 801b934:	1c53      	adds	r3, r2, #1
 801b936:	60bb      	str	r3, [r7, #8]
 801b938:	68fb      	ldr	r3, [r7, #12]
 801b93a:	1e59      	subs	r1, r3, #1
 801b93c:	60f9      	str	r1, [r7, #12]
 801b93e:	7812      	ldrb	r2, [r2, #0]
 801b940:	701a      	strb	r2, [r3, #0]
    while( size-- )
 801b942:	88fb      	ldrh	r3, [r7, #6]
 801b944:	1e5a      	subs	r2, r3, #1
 801b946:	80fa      	strh	r2, [r7, #6]
 801b948:	2b00      	cmp	r3, #0
 801b94a:	d1f2      	bne.n	801b932 <memcpyr+0x1a>
    }
}
 801b94c:	bf00      	nop
 801b94e:	bf00      	nop
 801b950:	3714      	adds	r7, #20
 801b952:	46bd      	mov	sp, r7
 801b954:	bc80      	pop	{r7}
 801b956:	4770      	bx	lr

0801b958 <memset1>:

void memset1( uint8_t *dst, uint8_t value, uint16_t size )
{
 801b958:	b480      	push	{r7}
 801b95a:	b083      	sub	sp, #12
 801b95c:	af00      	add	r7, sp, #0
 801b95e:	6078      	str	r0, [r7, #4]
 801b960:	460b      	mov	r3, r1
 801b962:	70fb      	strb	r3, [r7, #3]
 801b964:	4613      	mov	r3, r2
 801b966:	803b      	strh	r3, [r7, #0]
    while( size-- )
 801b968:	e004      	b.n	801b974 <memset1+0x1c>
    {
        *dst++ = value;
 801b96a:	687b      	ldr	r3, [r7, #4]
 801b96c:	1c5a      	adds	r2, r3, #1
 801b96e:	607a      	str	r2, [r7, #4]
 801b970:	78fa      	ldrb	r2, [r7, #3]
 801b972:	701a      	strb	r2, [r3, #0]
    while( size-- )
 801b974:	883b      	ldrh	r3, [r7, #0]
 801b976:	1e5a      	subs	r2, r3, #1
 801b978:	803a      	strh	r2, [r7, #0]
 801b97a:	2b00      	cmp	r3, #0
 801b97c:	d1f5      	bne.n	801b96a <memset1+0x12>
    }
}
 801b97e:	bf00      	nop
 801b980:	bf00      	nop
 801b982:	370c      	adds	r7, #12
 801b984:	46bd      	mov	sp, r7
 801b986:	bc80      	pop	{r7}
 801b988:	4770      	bx	lr
	...

0801b98c <Crc32>:
        return '?';
    }
}

uint32_t Crc32( uint8_t *buffer, uint16_t length )
{
 801b98c:	b480      	push	{r7}
 801b98e:	b085      	sub	sp, #20
 801b990:	af00      	add	r7, sp, #0
 801b992:	6078      	str	r0, [r7, #4]
 801b994:	460b      	mov	r3, r1
 801b996:	807b      	strh	r3, [r7, #2]
    // CRC initial value
    uint32_t crc = 0xFFFFFFFF;
 801b998:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 801b99c:	60fb      	str	r3, [r7, #12]

    if( buffer == NULL )
 801b99e:	687b      	ldr	r3, [r7, #4]
 801b9a0:	2b00      	cmp	r3, #0
 801b9a2:	d101      	bne.n	801b9a8 <Crc32+0x1c>
    {
        return 0;
 801b9a4:	2300      	movs	r3, #0
 801b9a6:	e026      	b.n	801b9f6 <Crc32+0x6a>
    }

    for( uint16_t i = 0; i < length; ++i )
 801b9a8:	2300      	movs	r3, #0
 801b9aa:	817b      	strh	r3, [r7, #10]
 801b9ac:	e01d      	b.n	801b9ea <Crc32+0x5e>
    {
        crc ^= ( uint32_t )buffer[i];
 801b9ae:	897b      	ldrh	r3, [r7, #10]
 801b9b0:	687a      	ldr	r2, [r7, #4]
 801b9b2:	4413      	add	r3, r2
 801b9b4:	781b      	ldrb	r3, [r3, #0]
 801b9b6:	461a      	mov	r2, r3
 801b9b8:	68fb      	ldr	r3, [r7, #12]
 801b9ba:	4053      	eors	r3, r2
 801b9bc:	60fb      	str	r3, [r7, #12]
        for( uint16_t i = 0; i < 8; i++ )
 801b9be:	2300      	movs	r3, #0
 801b9c0:	813b      	strh	r3, [r7, #8]
 801b9c2:	e00c      	b.n	801b9de <Crc32+0x52>
        {
            crc = ( crc >> 1 ) ^ ( reversedPolynom & ~( ( crc & 0x01 ) - 1 ) );
 801b9c4:	68fb      	ldr	r3, [r7, #12]
 801b9c6:	085a      	lsrs	r2, r3, #1
 801b9c8:	68fb      	ldr	r3, [r7, #12]
 801b9ca:	f003 0301 	and.w	r3, r3, #1
 801b9ce:	425b      	negs	r3, r3
 801b9d0:	490b      	ldr	r1, [pc, #44]	; (801ba00 <Crc32+0x74>)
 801b9d2:	400b      	ands	r3, r1
 801b9d4:	4053      	eors	r3, r2
 801b9d6:	60fb      	str	r3, [r7, #12]
        for( uint16_t i = 0; i < 8; i++ )
 801b9d8:	893b      	ldrh	r3, [r7, #8]
 801b9da:	3301      	adds	r3, #1
 801b9dc:	813b      	strh	r3, [r7, #8]
 801b9de:	893b      	ldrh	r3, [r7, #8]
 801b9e0:	2b07      	cmp	r3, #7
 801b9e2:	d9ef      	bls.n	801b9c4 <Crc32+0x38>
    for( uint16_t i = 0; i < length; ++i )
 801b9e4:	897b      	ldrh	r3, [r7, #10]
 801b9e6:	3301      	adds	r3, #1
 801b9e8:	817b      	strh	r3, [r7, #10]
 801b9ea:	897a      	ldrh	r2, [r7, #10]
 801b9ec:	887b      	ldrh	r3, [r7, #2]
 801b9ee:	429a      	cmp	r2, r3
 801b9f0:	d3dd      	bcc.n	801b9ae <Crc32+0x22>
        }
    }

    return ~crc;
 801b9f2:	68fb      	ldr	r3, [r7, #12]
 801b9f4:	43db      	mvns	r3, r3
}
 801b9f6:	4618      	mov	r0, r3
 801b9f8:	3714      	adds	r7, #20
 801b9fa:	46bd      	mov	sp, r7
 801b9fc:	bc80      	pop	{r7}
 801b9fe:	4770      	bx	lr
 801ba00:	edb88320 	.word	0xedb88320

0801ba04 <RadioInit>:
TimerEvent_t RxTimeoutTimer;

/* Private  functions ---------------------------------------------------------*/

static void RadioInit( RadioEvents_t *events )
{
 801ba04:	b580      	push	{r7, lr}
 801ba06:	b084      	sub	sp, #16
 801ba08:	af02      	add	r7, sp, #8
 801ba0a:	6078      	str	r0, [r7, #4]
    RadioEvents = events;
 801ba0c:	4a24      	ldr	r2, [pc, #144]	; (801baa0 <RadioInit+0x9c>)
 801ba0e:	687b      	ldr	r3, [r7, #4]
 801ba10:	6013      	str	r3, [r2, #0]

    SubgRf.RxContinuous = false;
 801ba12:	4b24      	ldr	r3, [pc, #144]	; (801baa4 <RadioInit+0xa0>)
 801ba14:	2200      	movs	r2, #0
 801ba16:	705a      	strb	r2, [r3, #1]
    SubgRf.TxTimeout = 0;
 801ba18:	4b22      	ldr	r3, [pc, #136]	; (801baa4 <RadioInit+0xa0>)
 801ba1a:	2200      	movs	r2, #0
 801ba1c:	605a      	str	r2, [r3, #4]
    SubgRf.RxTimeout = 0;
 801ba1e:	4b21      	ldr	r3, [pc, #132]	; (801baa4 <RadioInit+0xa0>)
 801ba20:	2200      	movs	r2, #0
 801ba22:	609a      	str	r2, [r3, #8]
    /*See STM32WL Errata: RadioSetRxDutyCycle*/
    SubgRf.RxDcPreambleDetectTimeout = 0;
 801ba24:	4b1f      	ldr	r3, [pc, #124]	; (801baa4 <RadioInit+0xa0>)
 801ba26:	2200      	movs	r2, #0
 801ba28:	659a      	str	r2, [r3, #88]	; 0x58
#if( RADIO_LR_FHSS_IS_ON == 1 )
    SubgRf.lr_fhss.is_lr_fhss_on = false;
#endif /* RADIO_LR_FHSS_IS_ON == 1 */
    SUBGRF_Init( RadioOnDioIrq );
 801ba2a:	481f      	ldr	r0, [pc, #124]	; (801baa8 <RadioInit+0xa4>)
 801ba2c:	f001 ffc2 	bl	801d9b4 <SUBGRF_Init>
    /*SubgRf.publicNetwork set to false*/
    SubgRf.PublicNetwork.Current = false;
 801ba30:	4b1c      	ldr	r3, [pc, #112]	; (801baa4 <RadioInit+0xa0>)
 801ba32:	2200      	movs	r2, #0
 801ba34:	735a      	strb	r2, [r3, #13]
    SubgRf.PublicNetwork.Previous = false;
 801ba36:	4b1b      	ldr	r3, [pc, #108]	; (801baa4 <RadioInit+0xa0>)
 801ba38:	2200      	movs	r2, #0
 801ba3a:	731a      	strb	r2, [r3, #12]

    RADIO_IRQ_PROCESS_INIT();

    SUBGRF_SetRegulatorMode( );
 801ba3c:	f002 fa56 	bl	801deec <SUBGRF_SetRegulatorMode>

    SUBGRF_SetBufferBaseAddress( 0x00, 0x00 );
 801ba40:	2100      	movs	r1, #0
 801ba42:	2000      	movs	r0, #0
 801ba44:	f002 fe22 	bl	801e68c <SUBGRF_SetBufferBaseAddress>
    SUBGRF_SetTxParams( RFO_LP, 0, RADIO_RAMP_200_US );
 801ba48:	2204      	movs	r2, #4
 801ba4a:	2100      	movs	r1, #0
 801ba4c:	2001      	movs	r0, #1
 801ba4e:	f002 fbdf 	bl	801e210 <SUBGRF_SetTxParams>
    SUBGRF_SetDioIrqParams( IRQ_RADIO_ALL, IRQ_RADIO_ALL, IRQ_RADIO_NONE, IRQ_RADIO_NONE );
 801ba52:	2300      	movs	r3, #0
 801ba54:	2200      	movs	r2, #0
 801ba56:	f64f 71ff 	movw	r1, #65535	; 0xffff
 801ba5a:	f64f 70ff 	movw	r0, #65535	; 0xffff
 801ba5e:	f002 fb0f 	bl	801e080 <SUBGRF_SetDioIrqParams>

    RadioSleep();
 801ba62:	f000 fe99 	bl	801c798 <RadioSleep>
    // Initialize driver timeout timers
    TimerInit( &TxTimeoutTimer, RadioOnTxTimeoutIrq );
 801ba66:	2300      	movs	r3, #0
 801ba68:	9300      	str	r3, [sp, #0]
 801ba6a:	4b10      	ldr	r3, [pc, #64]	; (801baac <RadioInit+0xa8>)
 801ba6c:	2200      	movs	r2, #0
 801ba6e:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 801ba72:	480f      	ldr	r0, [pc, #60]	; (801bab0 <RadioInit+0xac>)
 801ba74:	f004 f84c 	bl	801fb10 <UTIL_TIMER_Create>
    TimerInit( &RxTimeoutTimer, RadioOnRxTimeoutIrq );
 801ba78:	2300      	movs	r3, #0
 801ba7a:	9300      	str	r3, [sp, #0]
 801ba7c:	4b0d      	ldr	r3, [pc, #52]	; (801bab4 <RadioInit+0xb0>)
 801ba7e:	2200      	movs	r2, #0
 801ba80:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 801ba84:	480c      	ldr	r0, [pc, #48]	; (801bab8 <RadioInit+0xb4>)
 801ba86:	f004 f843 	bl	801fb10 <UTIL_TIMER_Create>
    TimerStop( &TxTimeoutTimer );
 801ba8a:	4809      	ldr	r0, [pc, #36]	; (801bab0 <RadioInit+0xac>)
 801ba8c:	f004 f8e4 	bl	801fc58 <UTIL_TIMER_Stop>
    TimerStop( &RxTimeoutTimer );
 801ba90:	4809      	ldr	r0, [pc, #36]	; (801bab8 <RadioInit+0xb4>)
 801ba92:	f004 f8e1 	bl	801fc58 <UTIL_TIMER_Stop>
}
 801ba96:	bf00      	nop
 801ba98:	3708      	adds	r7, #8
 801ba9a:	46bd      	mov	sp, r7
 801ba9c:	bd80      	pop	{r7, pc}
 801ba9e:	bf00      	nop
 801baa0:	20001db0 	.word	0x20001db0
 801baa4:	20001db4 	.word	0x20001db4
 801baa8:	0801cb91 	.word	0x0801cb91
 801baac:	0801cb19 	.word	0x0801cb19
 801bab0:	20001e10 	.word	0x20001e10
 801bab4:	0801cb2d 	.word	0x0801cb2d
 801bab8:	20001e28 	.word	0x20001e28

0801babc <RadioGetStatus>:

static RadioState_t RadioGetStatus( void )
{
 801babc:	b580      	push	{r7, lr}
 801babe:	af00      	add	r7, sp, #0
    switch( SUBGRF_GetOperatingMode( ) )
 801bac0:	f001 ffc0 	bl	801da44 <SUBGRF_GetOperatingMode>
 801bac4:	4603      	mov	r3, r0
 801bac6:	2b07      	cmp	r3, #7
 801bac8:	d00a      	beq.n	801bae0 <RadioGetStatus+0x24>
 801baca:	2b07      	cmp	r3, #7
 801bacc:	dc0a      	bgt.n	801bae4 <RadioGetStatus+0x28>
 801bace:	2b04      	cmp	r3, #4
 801bad0:	d002      	beq.n	801bad8 <RadioGetStatus+0x1c>
 801bad2:	2b05      	cmp	r3, #5
 801bad4:	d002      	beq.n	801badc <RadioGetStatus+0x20>
 801bad6:	e005      	b.n	801bae4 <RadioGetStatus+0x28>
    {
        case MODE_TX:
            return RF_TX_RUNNING;
 801bad8:	2302      	movs	r3, #2
 801bada:	e004      	b.n	801bae6 <RadioGetStatus+0x2a>
        case MODE_RX:
            return RF_RX_RUNNING;
 801badc:	2301      	movs	r3, #1
 801bade:	e002      	b.n	801bae6 <RadioGetStatus+0x2a>
        case MODE_CAD:
            return RF_CAD;
 801bae0:	2303      	movs	r3, #3
 801bae2:	e000      	b.n	801bae6 <RadioGetStatus+0x2a>
        default:
            return RF_IDLE;
 801bae4:	2300      	movs	r3, #0
    }
}
 801bae6:	4618      	mov	r0, r3
 801bae8:	bd80      	pop	{r7, pc}
	...

0801baec <RadioSetModem>:

static void RadioSetModem( RadioModems_t modem )
{
 801baec:	b580      	push	{r7, lr}
 801baee:	b082      	sub	sp, #8
 801baf0:	af00      	add	r7, sp, #0
 801baf2:	4603      	mov	r3, r0
 801baf4:	71fb      	strb	r3, [r7, #7]
    SubgRf.Modem = modem;
 801baf6:	4a2a      	ldr	r2, [pc, #168]	; (801bba0 <RadioSetModem+0xb4>)
 801baf8:	79fb      	ldrb	r3, [r7, #7]
 801bafa:	7013      	strb	r3, [r2, #0]
    RFW_SetRadioModem( modem );
 801bafc:	79fb      	ldrb	r3, [r7, #7]
 801bafe:	4618      	mov	r0, r3
 801bb00:	f003 f997 	bl	801ee32 <RFW_SetRadioModem>
    switch( modem )
 801bb04:	79fb      	ldrb	r3, [r7, #7]
 801bb06:	2b05      	cmp	r3, #5
 801bb08:	d80e      	bhi.n	801bb28 <RadioSetModem+0x3c>
 801bb0a:	a201      	add	r2, pc, #4	; (adr r2, 801bb10 <RadioSetModem+0x24>)
 801bb0c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801bb10:	0801bb37 	.word	0x0801bb37
 801bb14:	0801bb45 	.word	0x0801bb45
 801bb18:	0801bb29 	.word	0x0801bb29
 801bb1c:	0801bb6b 	.word	0x0801bb6b
 801bb20:	0801bb79 	.word	0x0801bb79
 801bb24:	0801bb87 	.word	0x0801bb87
    {
    default:
    case MODEM_MSK:
        SUBGRF_SetPacketType( PACKET_TYPE_GMSK );
 801bb28:	2003      	movs	r0, #3
 801bb2a:	f002 fb4b 	bl	801e1c4 <SUBGRF_SetPacketType>
        // When switching to GFSK mode the LoRa SyncWord register value is reset
        // Thus, we also reset the RadioPublicNetwork variable
        SubgRf.PublicNetwork.Current = false;
 801bb2e:	4b1c      	ldr	r3, [pc, #112]	; (801bba0 <RadioSetModem+0xb4>)
 801bb30:	2200      	movs	r2, #0
 801bb32:	735a      	strb	r2, [r3, #13]
        break;
 801bb34:	e02f      	b.n	801bb96 <RadioSetModem+0xaa>
    case MODEM_FSK:
        SUBGRF_SetPacketType( PACKET_TYPE_GFSK );
 801bb36:	2000      	movs	r0, #0
 801bb38:	f002 fb44 	bl	801e1c4 <SUBGRF_SetPacketType>
        // When switching to GFSK mode the LoRa SyncWord register value is reset
        // Thus, we also reset the RadioPublicNetwork variable
        SubgRf.PublicNetwork.Current = false;
 801bb3c:	4b18      	ldr	r3, [pc, #96]	; (801bba0 <RadioSetModem+0xb4>)
 801bb3e:	2200      	movs	r2, #0
 801bb40:	735a      	strb	r2, [r3, #13]
        break;
 801bb42:	e028      	b.n	801bb96 <RadioSetModem+0xaa>
    case MODEM_LORA:
        SUBGRF_SetPacketType( PACKET_TYPE_LORA );
 801bb44:	2001      	movs	r0, #1
 801bb46:	f002 fb3d 	bl	801e1c4 <SUBGRF_SetPacketType>
        // Public/Private network register is reset when switching modems
        if( SubgRf.PublicNetwork.Current != SubgRf.PublicNetwork.Previous )
 801bb4a:	4b15      	ldr	r3, [pc, #84]	; (801bba0 <RadioSetModem+0xb4>)
 801bb4c:	7b5a      	ldrb	r2, [r3, #13]
 801bb4e:	4b14      	ldr	r3, [pc, #80]	; (801bba0 <RadioSetModem+0xb4>)
 801bb50:	7b1b      	ldrb	r3, [r3, #12]
 801bb52:	429a      	cmp	r2, r3
 801bb54:	d01e      	beq.n	801bb94 <RadioSetModem+0xa8>
        {
            SubgRf.PublicNetwork.Current = SubgRf.PublicNetwork.Previous;
 801bb56:	4b12      	ldr	r3, [pc, #72]	; (801bba0 <RadioSetModem+0xb4>)
 801bb58:	7b1a      	ldrb	r2, [r3, #12]
 801bb5a:	4b11      	ldr	r3, [pc, #68]	; (801bba0 <RadioSetModem+0xb4>)
 801bb5c:	735a      	strb	r2, [r3, #13]
            RadioSetPublicNetwork( SubgRf.PublicNetwork.Current );
 801bb5e:	4b10      	ldr	r3, [pc, #64]	; (801bba0 <RadioSetModem+0xb4>)
 801bb60:	7b5b      	ldrb	r3, [r3, #13]
 801bb62:	4618      	mov	r0, r3
 801bb64:	f000 ffa2 	bl	801caac <RadioSetPublicNetwork>
        }
        break;
 801bb68:	e014      	b.n	801bb94 <RadioSetModem+0xa8>
    case MODEM_BPSK:
        SUBGRF_SetPacketType( PACKET_TYPE_BPSK );
 801bb6a:	2002      	movs	r0, #2
 801bb6c:	f002 fb2a 	bl	801e1c4 <SUBGRF_SetPacketType>
        // When switching to BPSK mode the LoRa SyncWord register value is reset
        // Thus, we also reset the RadioPublicNetwork variable
        SubgRf.PublicNetwork.Current = false;
 801bb70:	4b0b      	ldr	r3, [pc, #44]	; (801bba0 <RadioSetModem+0xb4>)
 801bb72:	2200      	movs	r2, #0
 801bb74:	735a      	strb	r2, [r3, #13]
        break;
 801bb76:	e00e      	b.n	801bb96 <RadioSetModem+0xaa>
#if (RADIO_SIGFOX_ENABLE == 1)
    case MODEM_SIGFOX_TX:
        SUBGRF_SetPacketType( PACKET_TYPE_BPSK );
 801bb78:	2002      	movs	r0, #2
 801bb7a:	f002 fb23 	bl	801e1c4 <SUBGRF_SetPacketType>
        // When switching to BPSK mode the LoRa SyncWord register value is reset
        // Thus, we also reset the RadioPublicNetwork variable
        SubgRf.PublicNetwork.Current = false;
 801bb7e:	4b08      	ldr	r3, [pc, #32]	; (801bba0 <RadioSetModem+0xb4>)
 801bb80:	2200      	movs	r2, #0
 801bb82:	735a      	strb	r2, [r3, #13]
        break;
 801bb84:	e007      	b.n	801bb96 <RadioSetModem+0xaa>
    case MODEM_SIGFOX_RX:
        SUBGRF_SetPacketType( PACKET_TYPE_GFSK );
 801bb86:	2000      	movs	r0, #0
 801bb88:	f002 fb1c 	bl	801e1c4 <SUBGRF_SetPacketType>
        // When switching to GFSK mode the LoRa SyncWord register value is reset
        // Thus, we also reset the RadioPublicNetwork variable
        SubgRf.PublicNetwork.Current = false;
 801bb8c:	4b04      	ldr	r3, [pc, #16]	; (801bba0 <RadioSetModem+0xb4>)
 801bb8e:	2200      	movs	r2, #0
 801bb90:	735a      	strb	r2, [r3, #13]
        break;
 801bb92:	e000      	b.n	801bb96 <RadioSetModem+0xaa>
        break;
 801bb94:	bf00      	nop
#endif /*RADIO_SIGFOX_ENABLE == 1*/
    }
}
 801bb96:	bf00      	nop
 801bb98:	3708      	adds	r7, #8
 801bb9a:	46bd      	mov	sp, r7
 801bb9c:	bd80      	pop	{r7, pc}
 801bb9e:	bf00      	nop
 801bba0:	20001db4 	.word	0x20001db4

0801bba4 <RadioSetChannel>:

static void RadioSetChannel( uint32_t freq )
{
 801bba4:	b580      	push	{r7, lr}
 801bba6:	b082      	sub	sp, #8
 801bba8:	af00      	add	r7, sp, #0
 801bbaa:	6078      	str	r0, [r7, #4]
    SUBGRF_SetRfFrequency( freq );
 801bbac:	6878      	ldr	r0, [r7, #4]
 801bbae:	f002 fac3 	bl	801e138 <SUBGRF_SetRfFrequency>
}
 801bbb2:	bf00      	nop
 801bbb4:	3708      	adds	r7, #8
 801bbb6:	46bd      	mov	sp, r7
 801bbb8:	bd80      	pop	{r7, pc}

0801bbba <RadioIsChannelFree>:

static bool RadioIsChannelFree( uint32_t freq, uint32_t rxBandwidth, int16_t rssiThresh, uint32_t maxCarrierSenseTime )
{
 801bbba:	b580      	push	{r7, lr}
 801bbbc:	b090      	sub	sp, #64	; 0x40
 801bbbe:	af0a      	add	r7, sp, #40	; 0x28
 801bbc0:	60f8      	str	r0, [r7, #12]
 801bbc2:	60b9      	str	r1, [r7, #8]
 801bbc4:	603b      	str	r3, [r7, #0]
 801bbc6:	4613      	mov	r3, r2
 801bbc8:	80fb      	strh	r3, [r7, #6]
    bool status = true;
 801bbca:	2301      	movs	r3, #1
 801bbcc:	75fb      	strb	r3, [r7, #23]
    int16_t rssi = 0;
 801bbce:	2300      	movs	r3, #0
 801bbd0:	82bb      	strh	r3, [r7, #20]
    uint32_t carrierSenseTime = 0;
 801bbd2:	2300      	movs	r3, #0
 801bbd4:	613b      	str	r3, [r7, #16]

    RadioStandby( );
 801bbd6:	f000 fdf2 	bl	801c7be <RadioStandby>

    RadioSetModem( MODEM_FSK );
 801bbda:	2000      	movs	r0, #0
 801bbdc:	f7ff ff86 	bl	801baec <RadioSetModem>

    RadioSetChannel( freq );
 801bbe0:	68f8      	ldr	r0, [r7, #12]
 801bbe2:	f7ff ffdf 	bl	801bba4 <RadioSetChannel>

    // Set Rx bandwidth. Other parameters are not used.
    RadioSetRxConfig( MODEM_FSK, rxBandwidth, 600, 0, rxBandwidth, 3, 0, false,
 801bbe6:	2301      	movs	r3, #1
 801bbe8:	9309      	str	r3, [sp, #36]	; 0x24
 801bbea:	2300      	movs	r3, #0
 801bbec:	9308      	str	r3, [sp, #32]
 801bbee:	2300      	movs	r3, #0
 801bbf0:	9307      	str	r3, [sp, #28]
 801bbf2:	2300      	movs	r3, #0
 801bbf4:	9306      	str	r3, [sp, #24]
 801bbf6:	2300      	movs	r3, #0
 801bbf8:	9305      	str	r3, [sp, #20]
 801bbfa:	2300      	movs	r3, #0
 801bbfc:	9304      	str	r3, [sp, #16]
 801bbfe:	2300      	movs	r3, #0
 801bc00:	9303      	str	r3, [sp, #12]
 801bc02:	2300      	movs	r3, #0
 801bc04:	9302      	str	r3, [sp, #8]
 801bc06:	2303      	movs	r3, #3
 801bc08:	9301      	str	r3, [sp, #4]
 801bc0a:	68bb      	ldr	r3, [r7, #8]
 801bc0c:	9300      	str	r3, [sp, #0]
 801bc0e:	2300      	movs	r3, #0
 801bc10:	f44f 7216 	mov.w	r2, #600	; 0x258
 801bc14:	68b9      	ldr	r1, [r7, #8]
 801bc16:	2000      	movs	r0, #0
 801bc18:	f000 f83c 	bl	801bc94 <RadioSetRxConfig>
                      0, false, 0, 0, false, true );
    RadioRx( 0 );
 801bc1c:	2000      	movs	r0, #0
 801bc1e:	f000 fdd5 	bl	801c7cc <RadioRx>

    RADIO_DELAY_MS( RadioGetWakeupTime( ) );
 801bc22:	f000 ff71 	bl	801cb08 <RadioGetWakeupTime>
 801bc26:	4603      	mov	r3, r0
 801bc28:	4618      	mov	r0, r3
 801bc2a:	f7e6 fe35 	bl	8002898 <HAL_Delay>

    carrierSenseTime = TimerGetCurrentTime( );
 801bc2e:	f004 f92d 	bl	801fe8c <UTIL_TIMER_GetCurrentTime>
 801bc32:	6138      	str	r0, [r7, #16]

    // Perform carrier sense for maxCarrierSenseTime
    while( TimerGetElapsedTime( carrierSenseTime ) < maxCarrierSenseTime )
 801bc34:	e00d      	b.n	801bc52 <RadioIsChannelFree+0x98>
    {
        rssi = RadioRssi( MODEM_FSK );
 801bc36:	2000      	movs	r0, #0
 801bc38:	f000 feb6 	bl	801c9a8 <RadioRssi>
 801bc3c:	4603      	mov	r3, r0
 801bc3e:	82bb      	strh	r3, [r7, #20]

        if( rssi > rssiThresh )
 801bc40:	f9b7 2014 	ldrsh.w	r2, [r7, #20]
 801bc44:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 801bc48:	429a      	cmp	r2, r3
 801bc4a:	dd02      	ble.n	801bc52 <RadioIsChannelFree+0x98>
        {
            status = false;
 801bc4c:	2300      	movs	r3, #0
 801bc4e:	75fb      	strb	r3, [r7, #23]
            break;
 801bc50:	e006      	b.n	801bc60 <RadioIsChannelFree+0xa6>
    while( TimerGetElapsedTime( carrierSenseTime ) < maxCarrierSenseTime )
 801bc52:	6938      	ldr	r0, [r7, #16]
 801bc54:	f004 f92c 	bl	801feb0 <UTIL_TIMER_GetElapsedTime>
 801bc58:	4602      	mov	r2, r0
 801bc5a:	683b      	ldr	r3, [r7, #0]
 801bc5c:	4293      	cmp	r3, r2
 801bc5e:	d8ea      	bhi.n	801bc36 <RadioIsChannelFree+0x7c>
        }
    }
    RadioStandby( );
 801bc60:	f000 fdad 	bl	801c7be <RadioStandby>

    return status;
 801bc64:	7dfb      	ldrb	r3, [r7, #23]
}
 801bc66:	4618      	mov	r0, r3
 801bc68:	3718      	adds	r7, #24
 801bc6a:	46bd      	mov	sp, r7
 801bc6c:	bd80      	pop	{r7, pc}

0801bc6e <RadioRandom>:

static uint32_t RadioRandom( void )
{
 801bc6e:	b580      	push	{r7, lr}
 801bc70:	b082      	sub	sp, #8
 801bc72:	af00      	add	r7, sp, #0
    uint32_t rnd = 0;
 801bc74:	2300      	movs	r3, #0
 801bc76:	607b      	str	r3, [r7, #4]

    /*
     * Radio setup for random number generation
     */
    // Disable modem interrupts
    SUBGRF_SetDioIrqParams( IRQ_RADIO_NONE, IRQ_RADIO_NONE, IRQ_RADIO_NONE, IRQ_RADIO_NONE );
 801bc78:	2300      	movs	r3, #0
 801bc7a:	2200      	movs	r2, #0
 801bc7c:	2100      	movs	r1, #0
 801bc7e:	2000      	movs	r0, #0
 801bc80:	f002 f9fe 	bl	801e080 <SUBGRF_SetDioIrqParams>

    rnd = SUBGRF_GetRandom();
 801bc84:	f001 ffaf 	bl	801dbe6 <SUBGRF_GetRandom>
 801bc88:	6078      	str	r0, [r7, #4]

    return rnd;
 801bc8a:	687b      	ldr	r3, [r7, #4]
}
 801bc8c:	4618      	mov	r0, r3
 801bc8e:	3708      	adds	r7, #8
 801bc90:	46bd      	mov	sp, r7
 801bc92:	bd80      	pop	{r7, pc}

0801bc94 <RadioSetRxConfig>:
                              uint32_t bandwidthAfc, uint16_t preambleLen,
                              uint16_t symbTimeout, bool fixLen,
                              uint8_t payloadLen,
                              bool crcOn, bool freqHopOn, uint8_t hopPeriod,
                              bool iqInverted, bool rxContinuous )
{
 801bc94:	b580      	push	{r7, lr}
 801bc96:	b08a      	sub	sp, #40	; 0x28
 801bc98:	af00      	add	r7, sp, #0
 801bc9a:	60b9      	str	r1, [r7, #8]
 801bc9c:	607a      	str	r2, [r7, #4]
 801bc9e:	461a      	mov	r2, r3
 801bca0:	4603      	mov	r3, r0
 801bca2:	73fb      	strb	r3, [r7, #15]
 801bca4:	4613      	mov	r3, r2
 801bca6:	73bb      	strb	r3, [r7, #14]
#if (RADIO_SIGFOX_ENABLE == 1)
    uint8_t modReg;
#endif
    SubgRf.RxContinuous = rxContinuous;
 801bca8:	4ab9      	ldr	r2, [pc, #740]	; (801bf90 <RadioSetRxConfig+0x2fc>)
 801bcaa:	f897 3054 	ldrb.w	r3, [r7, #84]	; 0x54
 801bcae:	7053      	strb	r3, [r2, #1]
    RFW_DeInit();
 801bcb0:	f003 f87d 	bl	801edae <RFW_DeInit>
    if( rxContinuous == true )
 801bcb4:	f897 3054 	ldrb.w	r3, [r7, #84]	; 0x54
 801bcb8:	2b00      	cmp	r3, #0
 801bcba:	d001      	beq.n	801bcc0 <RadioSetRxConfig+0x2c>
    {
        symbTimeout = 0;
 801bcbc:	2300      	movs	r3, #0
 801bcbe:	873b      	strh	r3, [r7, #56]	; 0x38
    }
    if( fixLen == true )
 801bcc0:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 801bcc4:	2b00      	cmp	r3, #0
 801bcc6:	d004      	beq.n	801bcd2 <RadioSetRxConfig+0x3e>
    {
        MaxPayloadLength = payloadLen;
 801bcc8:	4ab2      	ldr	r2, [pc, #712]	; (801bf94 <RadioSetRxConfig+0x300>)
 801bcca:	f897 3040 	ldrb.w	r3, [r7, #64]	; 0x40
 801bcce:	7013      	strb	r3, [r2, #0]
 801bcd0:	e002      	b.n	801bcd8 <RadioSetRxConfig+0x44>
    }
    else
    {
        MaxPayloadLength = 0xFF;
 801bcd2:	4bb0      	ldr	r3, [pc, #704]	; (801bf94 <RadioSetRxConfig+0x300>)
 801bcd4:	22ff      	movs	r2, #255	; 0xff
 801bcd6:	701a      	strb	r2, [r3, #0]
    }

    switch( modem )
 801bcd8:	7bfb      	ldrb	r3, [r7, #15]
 801bcda:	2b05      	cmp	r3, #5
 801bcdc:	d009      	beq.n	801bcf2 <RadioSetRxConfig+0x5e>
 801bcde:	2b05      	cmp	r3, #5
 801bce0:	f300 81d7 	bgt.w	801c092 <RadioSetRxConfig+0x3fe>
 801bce4:	2b00      	cmp	r3, #0
 801bce6:	f000 80bf 	beq.w	801be68 <RadioSetRxConfig+0x1d4>
 801bcea:	2b01      	cmp	r3, #1
 801bcec:	f000 8124 	beq.w	801bf38 <RadioSetRxConfig+0x2a4>
            // Timeout Max, Timeout handled directly in SetRx function
            SubgRf.RxTimeout = 0xFFFF;

            break;
        default:
            break;
 801bcf0:	e1cf      	b.n	801c092 <RadioSetRxConfig+0x3fe>
            SUBGRF_SetStopRxTimerOnPreambleDetect( true );
 801bcf2:	2001      	movs	r0, #1
 801bcf4:	f002 f8bc 	bl	801de70 <SUBGRF_SetStopRxTimerOnPreambleDetect>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_GFSK;
 801bcf8:	4ba5      	ldr	r3, [pc, #660]	; (801bf90 <RadioSetRxConfig+0x2fc>)
 801bcfa:	2200      	movs	r2, #0
 801bcfc:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
            SubgRf.ModulationParams.Params.Gfsk.BitRate = datarate;
 801bd00:	4aa3      	ldr	r2, [pc, #652]	; (801bf90 <RadioSetRxConfig+0x2fc>)
 801bd02:	687b      	ldr	r3, [r7, #4]
 801bd04:	63d3      	str	r3, [r2, #60]	; 0x3c
            SubgRf.ModulationParams.Params.Gfsk.ModulationShaping = MOD_SHAPING_G_BT_05;
 801bd06:	4ba2      	ldr	r3, [pc, #648]	; (801bf90 <RadioSetRxConfig+0x2fc>)
 801bd08:	2209      	movs	r2, #9
 801bd0a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
            SubgRf.ModulationParams.Params.Gfsk.Fdev = 800;
 801bd0e:	4ba0      	ldr	r3, [pc, #640]	; (801bf90 <RadioSetRxConfig+0x2fc>)
 801bd10:	f44f 7248 	mov.w	r2, #800	; 0x320
 801bd14:	641a      	str	r2, [r3, #64]	; 0x40
            SubgRf.ModulationParams.Params.Gfsk.Bandwidth = SUBGRF_GetFskBandwidthRegValue( bandwidth );
 801bd16:	68b8      	ldr	r0, [r7, #8]
 801bd18:	f002 ff7c 	bl	801ec14 <SUBGRF_GetFskBandwidthRegValue>
 801bd1c:	4603      	mov	r3, r0
 801bd1e:	461a      	mov	r2, r3
 801bd20:	4b9b      	ldr	r3, [pc, #620]	; (801bf90 <RadioSetRxConfig+0x2fc>)
 801bd22:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
            SubgRf.PacketParams.PacketType = PACKET_TYPE_GFSK;
 801bd26:	4b9a      	ldr	r3, [pc, #616]	; (801bf90 <RadioSetRxConfig+0x2fc>)
 801bd28:	2200      	movs	r2, #0
 801bd2a:	739a      	strb	r2, [r3, #14]
            SubgRf.PacketParams.Params.Gfsk.PreambleLength = ( preambleLen << 3 ); // convert byte into bit
 801bd2c:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 801bd2e:	00db      	lsls	r3, r3, #3
 801bd30:	b29a      	uxth	r2, r3
 801bd32:	4b97      	ldr	r3, [pc, #604]	; (801bf90 <RadioSetRxConfig+0x2fc>)
 801bd34:	821a      	strh	r2, [r3, #16]
            SubgRf.PacketParams.Params.Gfsk.PreambleMinDetect = RADIO_PREAMBLE_DETECTOR_OFF;
 801bd36:	4b96      	ldr	r3, [pc, #600]	; (801bf90 <RadioSetRxConfig+0x2fc>)
 801bd38:	2200      	movs	r2, #0
 801bd3a:	749a      	strb	r2, [r3, #18]
            SubgRf.PacketParams.Params.Gfsk.SyncWordLength = 2 << 3; // convert byte into bit
 801bd3c:	4b94      	ldr	r3, [pc, #592]	; (801bf90 <RadioSetRxConfig+0x2fc>)
 801bd3e:	2210      	movs	r2, #16
 801bd40:	74da      	strb	r2, [r3, #19]
            SubgRf.PacketParams.Params.Gfsk.AddrComp = RADIO_ADDRESSCOMP_FILT_OFF;
 801bd42:	4b93      	ldr	r3, [pc, #588]	; (801bf90 <RadioSetRxConfig+0x2fc>)
 801bd44:	2200      	movs	r2, #0
 801bd46:	751a      	strb	r2, [r3, #20]
            SubgRf.PacketParams.Params.Gfsk.HeaderType = RADIO_PACKET_FIXED_LENGTH;
 801bd48:	4b91      	ldr	r3, [pc, #580]	; (801bf90 <RadioSetRxConfig+0x2fc>)
 801bd4a:	2200      	movs	r2, #0
 801bd4c:	755a      	strb	r2, [r3, #21]
            SubgRf.PacketParams.Params.Gfsk.PayloadLength = MaxPayloadLength;
 801bd4e:	4b91      	ldr	r3, [pc, #580]	; (801bf94 <RadioSetRxConfig+0x300>)
 801bd50:	781a      	ldrb	r2, [r3, #0]
 801bd52:	4b8f      	ldr	r3, [pc, #572]	; (801bf90 <RadioSetRxConfig+0x2fc>)
 801bd54:	759a      	strb	r2, [r3, #22]
            SubgRf.PacketParams.Params.Gfsk.CrcLength = RADIO_CRC_OFF;
 801bd56:	4b8e      	ldr	r3, [pc, #568]	; (801bf90 <RadioSetRxConfig+0x2fc>)
 801bd58:	2201      	movs	r2, #1
 801bd5a:	75da      	strb	r2, [r3, #23]
            SubgRf.PacketParams.Params.Gfsk.DcFree = RADIO_DC_FREE_OFF;
 801bd5c:	4b8c      	ldr	r3, [pc, #560]	; (801bf90 <RadioSetRxConfig+0x2fc>)
 801bd5e:	2200      	movs	r2, #0
 801bd60:	761a      	strb	r2, [r3, #24]
            RadioSetModem( MODEM_SIGFOX_RX );
 801bd62:	2005      	movs	r0, #5
 801bd64:	f7ff fec2 	bl	801baec <RadioSetModem>
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 801bd68:	488b      	ldr	r0, [pc, #556]	; (801bf98 <RadioSetRxConfig+0x304>)
 801bd6a:	f002 fb1f 	bl	801e3ac <SUBGRF_SetModulationParams>
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 801bd6e:	488b      	ldr	r0, [pc, #556]	; (801bf9c <RadioSetRxConfig+0x308>)
 801bd70:	f002 fbee 	bl	801e550 <SUBGRF_SetPacketParams>
            SUBGRF_SetSyncWord( ( uint8_t[] ){0xB2, 0x27, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00 } );
 801bd74:	4a8a      	ldr	r2, [pc, #552]	; (801bfa0 <RadioSetRxConfig+0x30c>)
 801bd76:	f107 031c 	add.w	r3, r7, #28
 801bd7a:	e892 0003 	ldmia.w	r2, {r0, r1}
 801bd7e:	e883 0003 	stmia.w	r3, {r0, r1}
 801bd82:	f107 031c 	add.w	r3, r7, #28
 801bd86:	4618      	mov	r0, r3
 801bd88:	f001 feab 	bl	801dae2 <SUBGRF_SetSyncWord>
            SUBGRF_SetWhiteningSeed( 0x01FF );
 801bd8c:	f240 10ff 	movw	r0, #511	; 0x1ff
 801bd90:	f001 fef6 	bl	801db80 <SUBGRF_SetWhiteningSeed>
            modReg= RadioRead(SUBGHZ_AGCGFORSTCFGR);
 801bd94:	f640 00b8 	movw	r0, #2232	; 0x8b8
 801bd98:	f000 fe25 	bl	801c9e6 <RadioRead>
 801bd9c:	4603      	mov	r3, r0
 801bd9e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
            modReg&=RADIO_BIT_MASK(4);
 801bda2:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 801bda6:	f023 0310 	bic.w	r3, r3, #16
 801bdaa:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
            RadioWrite(SUBGHZ_AGCGFORSTCFGR, modReg);
 801bdae:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 801bdb2:	4619      	mov	r1, r3
 801bdb4:	f640 00b8 	movw	r0, #2232	; 0x8b8
 801bdb8:	f000 fe03 	bl	801c9c2 <RadioWrite>
            RadioWrite(SUBGHZ_AGCGFORSTPOWTHR, 0x4 );
 801bdbc:	2104      	movs	r1, #4
 801bdbe:	f640 00b9 	movw	r0, #2233	; 0x8b9
 801bdc2:	f000 fdfe 	bl	801c9c2 <RadioWrite>
            modReg= RadioRead(SUBGHZ_AGCRSSICTL0R);
 801bdc6:	f640 009b 	movw	r0, #2203	; 0x89b
 801bdca:	f000 fe0c 	bl	801c9e6 <RadioRead>
 801bdce:	4603      	mov	r3, r0
 801bdd0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
            modReg&=( RADIO_BIT_MASK(2) & RADIO_BIT_MASK(3) & RADIO_BIT_MASK(4) );
 801bdd4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 801bdd8:	f023 031c 	bic.w	r3, r3, #28
 801bddc:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
            RadioWrite(SUBGHZ_AGCRSSICTL0R, (modReg| (0x1<<3) ) );
 801bde0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 801bde4:	f043 0308 	orr.w	r3, r3, #8
 801bde8:	b2db      	uxtb	r3, r3
 801bdea:	4619      	mov	r1, r3
 801bdec:	f640 009b 	movw	r0, #2203	; 0x89b
 801bdf0:	f000 fde7 	bl	801c9c2 <RadioWrite>
            modReg= RadioRead(SUBGHZ_GAFCR);
 801bdf4:	f240 60d1 	movw	r0, #1745	; 0x6d1
 801bdf8:	f000 fdf5 	bl	801c9e6 <RadioRead>
 801bdfc:	4603      	mov	r3, r0
 801bdfe:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
            modReg&=( RADIO_BIT_MASK(3) & RADIO_BIT_MASK(4) );
 801be02:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 801be06:	f023 0318 	bic.w	r3, r3, #24
 801be0a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
            RadioWrite(SUBGHZ_GAFCR, (modReg| (0x3<<3) ));
 801be0e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 801be12:	f043 0318 	orr.w	r3, r3, #24
 801be16:	b2db      	uxtb	r3, r3
 801be18:	4619      	mov	r1, r3
 801be1a:	f240 60d1 	movw	r0, #1745	; 0x6d1
 801be1e:	f000 fdd0 	bl	801c9c2 <RadioWrite>
            modReg= RadioRead(SUBGHZ_GBSYNCR);
 801be22:	f240 60ac 	movw	r0, #1708	; 0x6ac
 801be26:	f000 fdde 	bl	801c9e6 <RadioRead>
 801be2a:	4603      	mov	r3, r0
 801be2c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
            modReg&=( RADIO_BIT_MASK(4) & RADIO_BIT_MASK(5) & RADIO_BIT_MASK(6) );
 801be30:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 801be34:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 801be38:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
            RadioWrite(SUBGHZ_GBSYNCR, (modReg| (0x5<<4) ));
 801be3c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 801be40:	f043 0350 	orr.w	r3, r3, #80	; 0x50
 801be44:	b2db      	uxtb	r3, r3
 801be46:	4619      	mov	r1, r3
 801be48:	f240 60ac 	movw	r0, #1708	; 0x6ac
 801be4c:	f000 fdb9 	bl	801c9c2 <RadioWrite>
            SubgRf.RxTimeout = ( uint32_t )(( symbTimeout * 8 * 1000 ) /datarate);
 801be50:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 801be52:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 801be56:	fb02 f303 	mul.w	r3, r2, r3
 801be5a:	461a      	mov	r2, r3
 801be5c:	687b      	ldr	r3, [r7, #4]
 801be5e:	fbb2 f3f3 	udiv	r3, r2, r3
 801be62:	4a4b      	ldr	r2, [pc, #300]	; (801bf90 <RadioSetRxConfig+0x2fc>)
 801be64:	6093      	str	r3, [r2, #8]
            break;
 801be66:	e115      	b.n	801c094 <RadioSetRxConfig+0x400>
            SUBGRF_SetStopRxTimerOnPreambleDetect( false );
 801be68:	2000      	movs	r0, #0
 801be6a:	f002 f801 	bl	801de70 <SUBGRF_SetStopRxTimerOnPreambleDetect>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_GFSK;
 801be6e:	4b48      	ldr	r3, [pc, #288]	; (801bf90 <RadioSetRxConfig+0x2fc>)
 801be70:	2200      	movs	r2, #0
 801be72:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
            SubgRf.ModulationParams.Params.Gfsk.BitRate = datarate;
 801be76:	4a46      	ldr	r2, [pc, #280]	; (801bf90 <RadioSetRxConfig+0x2fc>)
 801be78:	687b      	ldr	r3, [r7, #4]
 801be7a:	63d3      	str	r3, [r2, #60]	; 0x3c
            SubgRf.ModulationParams.Params.Gfsk.ModulationShaping = MOD_SHAPING_G_BT_1;
 801be7c:	4b44      	ldr	r3, [pc, #272]	; (801bf90 <RadioSetRxConfig+0x2fc>)
 801be7e:	220b      	movs	r2, #11
 801be80:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
            SubgRf.ModulationParams.Params.Gfsk.Bandwidth = SUBGRF_GetFskBandwidthRegValue( bandwidth );
 801be84:	68b8      	ldr	r0, [r7, #8]
 801be86:	f002 fec5 	bl	801ec14 <SUBGRF_GetFskBandwidthRegValue>
 801be8a:	4603      	mov	r3, r0
 801be8c:	461a      	mov	r2, r3
 801be8e:	4b40      	ldr	r3, [pc, #256]	; (801bf90 <RadioSetRxConfig+0x2fc>)
 801be90:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
            SubgRf.PacketParams.PacketType = PACKET_TYPE_GFSK;
 801be94:	4b3e      	ldr	r3, [pc, #248]	; (801bf90 <RadioSetRxConfig+0x2fc>)
 801be96:	2200      	movs	r2, #0
 801be98:	739a      	strb	r2, [r3, #14]
            SubgRf.PacketParams.Params.Gfsk.PreambleLength = ( preambleLen << 3 ); // convert byte into bit
 801be9a:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 801be9c:	00db      	lsls	r3, r3, #3
 801be9e:	b29a      	uxth	r2, r3
 801bea0:	4b3b      	ldr	r3, [pc, #236]	; (801bf90 <RadioSetRxConfig+0x2fc>)
 801bea2:	821a      	strh	r2, [r3, #16]
            SubgRf.PacketParams.Params.Gfsk.PreambleMinDetect = RADIO_PREAMBLE_DETECTOR_08_BITS;
 801bea4:	4b3a      	ldr	r3, [pc, #232]	; (801bf90 <RadioSetRxConfig+0x2fc>)
 801bea6:	2204      	movs	r2, #4
 801bea8:	749a      	strb	r2, [r3, #18]
            SubgRf.PacketParams.Params.Gfsk.SyncWordLength = 3 << 3; // convert byte into bit
 801beaa:	4b39      	ldr	r3, [pc, #228]	; (801bf90 <RadioSetRxConfig+0x2fc>)
 801beac:	2218      	movs	r2, #24
 801beae:	74da      	strb	r2, [r3, #19]
            SubgRf.PacketParams.Params.Gfsk.AddrComp = RADIO_ADDRESSCOMP_FILT_OFF;
 801beb0:	4b37      	ldr	r3, [pc, #220]	; (801bf90 <RadioSetRxConfig+0x2fc>)
 801beb2:	2200      	movs	r2, #0
 801beb4:	751a      	strb	r2, [r3, #20]
            SubgRf.PacketParams.Params.Gfsk.HeaderType = ( fixLen == true ) ? RADIO_PACKET_FIXED_LENGTH : RADIO_PACKET_VARIABLE_LENGTH;
 801beb6:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 801beba:	f083 0301 	eor.w	r3, r3, #1
 801bebe:	b2db      	uxtb	r3, r3
 801bec0:	461a      	mov	r2, r3
 801bec2:	4b33      	ldr	r3, [pc, #204]	; (801bf90 <RadioSetRxConfig+0x2fc>)
 801bec4:	755a      	strb	r2, [r3, #21]
            SubgRf.PacketParams.Params.Gfsk.PayloadLength = MaxPayloadLength;
 801bec6:	4b33      	ldr	r3, [pc, #204]	; (801bf94 <RadioSetRxConfig+0x300>)
 801bec8:	781a      	ldrb	r2, [r3, #0]
 801beca:	4b31      	ldr	r3, [pc, #196]	; (801bf90 <RadioSetRxConfig+0x2fc>)
 801becc:	759a      	strb	r2, [r3, #22]
            if( crcOn == true )
 801bece:	f897 3044 	ldrb.w	r3, [r7, #68]	; 0x44
 801bed2:	2b00      	cmp	r3, #0
 801bed4:	d003      	beq.n	801bede <RadioSetRxConfig+0x24a>
                SubgRf.PacketParams.Params.Gfsk.CrcLength = RADIO_CRC_2_BYTES_CCIT;
 801bed6:	4b2e      	ldr	r3, [pc, #184]	; (801bf90 <RadioSetRxConfig+0x2fc>)
 801bed8:	22f2      	movs	r2, #242	; 0xf2
 801beda:	75da      	strb	r2, [r3, #23]
 801bedc:	e002      	b.n	801bee4 <RadioSetRxConfig+0x250>
                SubgRf.PacketParams.Params.Gfsk.CrcLength = RADIO_CRC_OFF;
 801bede:	4b2c      	ldr	r3, [pc, #176]	; (801bf90 <RadioSetRxConfig+0x2fc>)
 801bee0:	2201      	movs	r2, #1
 801bee2:	75da      	strb	r2, [r3, #23]
            SubgRf.PacketParams.Params.Gfsk.DcFree = RADIO_DC_FREEWHITENING;
 801bee4:	4b2a      	ldr	r3, [pc, #168]	; (801bf90 <RadioSetRxConfig+0x2fc>)
 801bee6:	2201      	movs	r2, #1
 801bee8:	761a      	strb	r2, [r3, #24]
            RadioStandby( );
 801beea:	f000 fc68 	bl	801c7be <RadioStandby>
            RadioSetModem( MODEM_FSK );
 801beee:	2000      	movs	r0, #0
 801bef0:	f7ff fdfc 	bl	801baec <RadioSetModem>
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 801bef4:	4828      	ldr	r0, [pc, #160]	; (801bf98 <RadioSetRxConfig+0x304>)
 801bef6:	f002 fa59 	bl	801e3ac <SUBGRF_SetModulationParams>
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 801befa:	4828      	ldr	r0, [pc, #160]	; (801bf9c <RadioSetRxConfig+0x308>)
 801befc:	f002 fb28 	bl	801e550 <SUBGRF_SetPacketParams>
            SUBGRF_SetSyncWord( ( uint8_t[] ){ 0xC1, 0x94, 0xC1, 0x00, 0x00, 0x00, 0x00, 0x00 } );
 801bf00:	4a28      	ldr	r2, [pc, #160]	; (801bfa4 <RadioSetRxConfig+0x310>)
 801bf02:	f107 0314 	add.w	r3, r7, #20
 801bf06:	e892 0003 	ldmia.w	r2, {r0, r1}
 801bf0a:	e883 0003 	stmia.w	r3, {r0, r1}
 801bf0e:	f107 0314 	add.w	r3, r7, #20
 801bf12:	4618      	mov	r0, r3
 801bf14:	f001 fde5 	bl	801dae2 <SUBGRF_SetSyncWord>
            SUBGRF_SetWhiteningSeed( 0x01FF );
 801bf18:	f240 10ff 	movw	r0, #511	; 0x1ff
 801bf1c:	f001 fe30 	bl	801db80 <SUBGRF_SetWhiteningSeed>
            SubgRf.RxTimeout = ( uint32_t )(( symbTimeout * 8 * 1000 ) /datarate);
 801bf20:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 801bf22:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 801bf26:	fb02 f303 	mul.w	r3, r2, r3
 801bf2a:	461a      	mov	r2, r3
 801bf2c:	687b      	ldr	r3, [r7, #4]
 801bf2e:	fbb2 f3f3 	udiv	r3, r2, r3
 801bf32:	4a17      	ldr	r2, [pc, #92]	; (801bf90 <RadioSetRxConfig+0x2fc>)
 801bf34:	6093      	str	r3, [r2, #8]
            break;
 801bf36:	e0ad      	b.n	801c094 <RadioSetRxConfig+0x400>
            SUBGRF_SetStopRxTimerOnPreambleDetect( false );
 801bf38:	2000      	movs	r0, #0
 801bf3a:	f001 ff99 	bl	801de70 <SUBGRF_SetStopRxTimerOnPreambleDetect>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_LORA;
 801bf3e:	4b14      	ldr	r3, [pc, #80]	; (801bf90 <RadioSetRxConfig+0x2fc>)
 801bf40:	2201      	movs	r2, #1
 801bf42:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
            SubgRf.ModulationParams.Params.LoRa.SpreadingFactor = ( RadioLoRaSpreadingFactors_t )datarate;
 801bf46:	687b      	ldr	r3, [r7, #4]
 801bf48:	b2da      	uxtb	r2, r3
 801bf4a:	4b11      	ldr	r3, [pc, #68]	; (801bf90 <RadioSetRxConfig+0x2fc>)
 801bf4c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
            SubgRf.ModulationParams.Params.LoRa.Bandwidth = Bandwidths[bandwidth];
 801bf50:	4a15      	ldr	r2, [pc, #84]	; (801bfa8 <RadioSetRxConfig+0x314>)
 801bf52:	68bb      	ldr	r3, [r7, #8]
 801bf54:	4413      	add	r3, r2
 801bf56:	781a      	ldrb	r2, [r3, #0]
 801bf58:	4b0d      	ldr	r3, [pc, #52]	; (801bf90 <RadioSetRxConfig+0x2fc>)
 801bf5a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
            SubgRf.ModulationParams.Params.LoRa.CodingRate = ( RadioLoRaCodingRates_t )coderate;
 801bf5e:	4a0c      	ldr	r2, [pc, #48]	; (801bf90 <RadioSetRxConfig+0x2fc>)
 801bf60:	7bbb      	ldrb	r3, [r7, #14]
 801bf62:	f882 3052 	strb.w	r3, [r2, #82]	; 0x52
            if( ( ( bandwidth == 0 ) && ( ( datarate == 11 ) || ( datarate == 12 ) ) ) ||
 801bf66:	68bb      	ldr	r3, [r7, #8]
 801bf68:	2b00      	cmp	r3, #0
 801bf6a:	d105      	bne.n	801bf78 <RadioSetRxConfig+0x2e4>
 801bf6c:	687b      	ldr	r3, [r7, #4]
 801bf6e:	2b0b      	cmp	r3, #11
 801bf70:	d008      	beq.n	801bf84 <RadioSetRxConfig+0x2f0>
 801bf72:	687b      	ldr	r3, [r7, #4]
 801bf74:	2b0c      	cmp	r3, #12
 801bf76:	d005      	beq.n	801bf84 <RadioSetRxConfig+0x2f0>
 801bf78:	68bb      	ldr	r3, [r7, #8]
 801bf7a:	2b01      	cmp	r3, #1
 801bf7c:	d116      	bne.n	801bfac <RadioSetRxConfig+0x318>
                ( ( bandwidth == 1 ) && ( datarate == 12 ) ) )
 801bf7e:	687b      	ldr	r3, [r7, #4]
 801bf80:	2b0c      	cmp	r3, #12
 801bf82:	d113      	bne.n	801bfac <RadioSetRxConfig+0x318>
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0x01;
 801bf84:	4b02      	ldr	r3, [pc, #8]	; (801bf90 <RadioSetRxConfig+0x2fc>)
 801bf86:	2201      	movs	r2, #1
 801bf88:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
 801bf8c:	e012      	b.n	801bfb4 <RadioSetRxConfig+0x320>
 801bf8e:	bf00      	nop
 801bf90:	20001db4 	.word	0x20001db4
 801bf94:	20000134 	.word	0x20000134
 801bf98:	20001dec 	.word	0x20001dec
 801bf9c:	20001dc2 	.word	0x20001dc2
 801bfa0:	0802189c 	.word	0x0802189c
 801bfa4:	080218a4 	.word	0x080218a4
 801bfa8:	08021f58 	.word	0x08021f58
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0x00;
 801bfac:	4b3b      	ldr	r3, [pc, #236]	; (801c09c <RadioSetRxConfig+0x408>)
 801bfae:	2200      	movs	r2, #0
 801bfb0:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
            SubgRf.PacketParams.PacketType = PACKET_TYPE_LORA;
 801bfb4:	4b39      	ldr	r3, [pc, #228]	; (801c09c <RadioSetRxConfig+0x408>)
 801bfb6:	2201      	movs	r2, #1
 801bfb8:	739a      	strb	r2, [r3, #14]
            if( ( SubgRf.ModulationParams.Params.LoRa.SpreadingFactor == LORA_SF5 ) ||
 801bfba:	4b38      	ldr	r3, [pc, #224]	; (801c09c <RadioSetRxConfig+0x408>)
 801bfbc:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 801bfc0:	2b05      	cmp	r3, #5
 801bfc2:	d004      	beq.n	801bfce <RadioSetRxConfig+0x33a>
                ( SubgRf.ModulationParams.Params.LoRa.SpreadingFactor == LORA_SF6 ) )
 801bfc4:	4b35      	ldr	r3, [pc, #212]	; (801c09c <RadioSetRxConfig+0x408>)
 801bfc6:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
            if( ( SubgRf.ModulationParams.Params.LoRa.SpreadingFactor == LORA_SF5 ) ||
 801bfca:	2b06      	cmp	r3, #6
 801bfcc:	d10a      	bne.n	801bfe4 <RadioSetRxConfig+0x350>
                if( preambleLen < 12 )
 801bfce:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 801bfd0:	2b0b      	cmp	r3, #11
 801bfd2:	d803      	bhi.n	801bfdc <RadioSetRxConfig+0x348>
                    SubgRf.PacketParams.Params.LoRa.PreambleLength = 12;
 801bfd4:	4b31      	ldr	r3, [pc, #196]	; (801c09c <RadioSetRxConfig+0x408>)
 801bfd6:	220c      	movs	r2, #12
 801bfd8:	839a      	strh	r2, [r3, #28]
                if( preambleLen < 12 )
 801bfda:	e006      	b.n	801bfea <RadioSetRxConfig+0x356>
                    SubgRf.PacketParams.Params.LoRa.PreambleLength = preambleLen;
 801bfdc:	4a2f      	ldr	r2, [pc, #188]	; (801c09c <RadioSetRxConfig+0x408>)
 801bfde:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 801bfe0:	8393      	strh	r3, [r2, #28]
                if( preambleLen < 12 )
 801bfe2:	e002      	b.n	801bfea <RadioSetRxConfig+0x356>
                SubgRf.PacketParams.Params.LoRa.PreambleLength = preambleLen;
 801bfe4:	4a2d      	ldr	r2, [pc, #180]	; (801c09c <RadioSetRxConfig+0x408>)
 801bfe6:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 801bfe8:	8393      	strh	r3, [r2, #28]
            SubgRf.PacketParams.Params.LoRa.HeaderType = ( RadioLoRaPacketLengthsMode_t )fixLen;
 801bfea:	f897 203c 	ldrb.w	r2, [r7, #60]	; 0x3c
 801bfee:	4b2b      	ldr	r3, [pc, #172]	; (801c09c <RadioSetRxConfig+0x408>)
 801bff0:	779a      	strb	r2, [r3, #30]
            SubgRf.PacketParams.Params.LoRa.PayloadLength = MaxPayloadLength;
 801bff2:	4b2b      	ldr	r3, [pc, #172]	; (801c0a0 <RadioSetRxConfig+0x40c>)
 801bff4:	781a      	ldrb	r2, [r3, #0]
 801bff6:	4b29      	ldr	r3, [pc, #164]	; (801c09c <RadioSetRxConfig+0x408>)
 801bff8:	77da      	strb	r2, [r3, #31]
            SubgRf.PacketParams.Params.LoRa.CrcMode = ( RadioLoRaCrcModes_t )crcOn;
 801bffa:	f897 2044 	ldrb.w	r2, [r7, #68]	; 0x44
 801bffe:	4b27      	ldr	r3, [pc, #156]	; (801c09c <RadioSetRxConfig+0x408>)
 801c000:	f883 2020 	strb.w	r2, [r3, #32]
            SubgRf.PacketParams.Params.LoRa.InvertIQ = ( RadioLoRaIQModes_t )iqInverted;
 801c004:	f897 2050 	ldrb.w	r2, [r7, #80]	; 0x50
 801c008:	4b24      	ldr	r3, [pc, #144]	; (801c09c <RadioSetRxConfig+0x408>)
 801c00a:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
            RadioStandby( );
 801c00e:	f000 fbd6 	bl	801c7be <RadioStandby>
            RadioSetModem( MODEM_LORA );
 801c012:	2001      	movs	r0, #1
 801c014:	f7ff fd6a 	bl	801baec <RadioSetModem>
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 801c018:	4822      	ldr	r0, [pc, #136]	; (801c0a4 <RadioSetRxConfig+0x410>)
 801c01a:	f002 f9c7 	bl	801e3ac <SUBGRF_SetModulationParams>
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 801c01e:	4822      	ldr	r0, [pc, #136]	; (801c0a8 <RadioSetRxConfig+0x414>)
 801c020:	f002 fa96 	bl	801e550 <SUBGRF_SetPacketParams>
            SUBGRF_SetLoRaSymbNumTimeout( symbTimeout );
 801c024:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 801c026:	b2db      	uxtb	r3, r3
 801c028:	4618      	mov	r0, r3
 801c02a:	f001 ff30 	bl	801de8e <SUBGRF_SetLoRaSymbNumTimeout>
            SUBGRF_WriteRegister(SUBGHZ_AGCCFG,SUBGRF_ReadRegister(SUBGHZ_AGCCFG)&0x1);
 801c02e:	f640 00a3 	movw	r0, #2211	; 0x8a3
 801c032:	f002 fbe9 	bl	801e808 <SUBGRF_ReadRegister>
 801c036:	4603      	mov	r3, r0
 801c038:	f003 0301 	and.w	r3, r3, #1
 801c03c:	b2db      	uxtb	r3, r3
 801c03e:	4619      	mov	r1, r3
 801c040:	f640 00a3 	movw	r0, #2211	; 0x8a3
 801c044:	f002 fbcc 	bl	801e7e0 <SUBGRF_WriteRegister>
            if( SubgRf.PacketParams.Params.LoRa.InvertIQ == LORA_IQ_INVERTED )
 801c048:	4b14      	ldr	r3, [pc, #80]	; (801c09c <RadioSetRxConfig+0x408>)
 801c04a:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 801c04e:	2b01      	cmp	r3, #1
 801c050:	d10d      	bne.n	801c06e <RadioSetRxConfig+0x3da>
                SUBGRF_WriteRegister( SUBGHZ_LIQPOLR, SUBGRF_ReadRegister( SUBGHZ_LIQPOLR ) & ~( 1 << 2 ) );
 801c052:	f240 7036 	movw	r0, #1846	; 0x736
 801c056:	f002 fbd7 	bl	801e808 <SUBGRF_ReadRegister>
 801c05a:	4603      	mov	r3, r0
 801c05c:	f023 0304 	bic.w	r3, r3, #4
 801c060:	b2db      	uxtb	r3, r3
 801c062:	4619      	mov	r1, r3
 801c064:	f240 7036 	movw	r0, #1846	; 0x736
 801c068:	f002 fbba 	bl	801e7e0 <SUBGRF_WriteRegister>
 801c06c:	e00c      	b.n	801c088 <RadioSetRxConfig+0x3f4>
                SUBGRF_WriteRegister( SUBGHZ_LIQPOLR, SUBGRF_ReadRegister( SUBGHZ_LIQPOLR ) | ( 1 << 2 ) );
 801c06e:	f240 7036 	movw	r0, #1846	; 0x736
 801c072:	f002 fbc9 	bl	801e808 <SUBGRF_ReadRegister>
 801c076:	4603      	mov	r3, r0
 801c078:	f043 0304 	orr.w	r3, r3, #4
 801c07c:	b2db      	uxtb	r3, r3
 801c07e:	4619      	mov	r1, r3
 801c080:	f240 7036 	movw	r0, #1846	; 0x736
 801c084:	f002 fbac 	bl	801e7e0 <SUBGRF_WriteRegister>
            SubgRf.RxTimeout = 0xFFFF;
 801c088:	4b04      	ldr	r3, [pc, #16]	; (801c09c <RadioSetRxConfig+0x408>)
 801c08a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 801c08e:	609a      	str	r2, [r3, #8]
            break;
 801c090:	e000      	b.n	801c094 <RadioSetRxConfig+0x400>
            break;
 801c092:	bf00      	nop
    }
}
 801c094:	bf00      	nop
 801c096:	3728      	adds	r7, #40	; 0x28
 801c098:	46bd      	mov	sp, r7
 801c09a:	bd80      	pop	{r7, pc}
 801c09c:	20001db4 	.word	0x20001db4
 801c0a0:	20000134 	.word	0x20000134
 801c0a4:	20001dec 	.word	0x20001dec
 801c0a8:	20001dc2 	.word	0x20001dc2

0801c0ac <RadioSetTxConfig>:
static void RadioSetTxConfig( RadioModems_t modem, int8_t power, uint32_t fdev,
                              uint32_t bandwidth, uint32_t datarate,
                              uint8_t coderate, uint16_t preambleLen,
                              bool fixLen, bool crcOn, bool freqHopOn,
                              uint8_t hopPeriod, bool iqInverted, uint32_t timeout )
{
 801c0ac:	b580      	push	{r7, lr}
 801c0ae:	b086      	sub	sp, #24
 801c0b0:	af00      	add	r7, sp, #0
 801c0b2:	60ba      	str	r2, [r7, #8]
 801c0b4:	607b      	str	r3, [r7, #4]
 801c0b6:	4603      	mov	r3, r0
 801c0b8:	73fb      	strb	r3, [r7, #15]
 801c0ba:	460b      	mov	r3, r1
 801c0bc:	73bb      	strb	r3, [r7, #14]
#if( RADIO_LR_FHSS_IS_ON == 1 )
    /*disable LrFhss*/
    SubgRf.lr_fhss.is_lr_fhss_on = false;
#endif /* RADIO_LR_FHSS_IS_ON == 1 */
    RFW_DeInit();
 801c0be:	f002 fe76 	bl	801edae <RFW_DeInit>
    switch( modem )
 801c0c2:	7bfb      	ldrb	r3, [r7, #15]
 801c0c4:	2b04      	cmp	r3, #4
 801c0c6:	f000 80c7 	beq.w	801c258 <RadioSetTxConfig+0x1ac>
 801c0ca:	2b04      	cmp	r3, #4
 801c0cc:	f300 80d6 	bgt.w	801c27c <RadioSetTxConfig+0x1d0>
 801c0d0:	2b00      	cmp	r3, #0
 801c0d2:	d002      	beq.n	801c0da <RadioSetTxConfig+0x2e>
 801c0d4:	2b01      	cmp	r3, #1
 801c0d6:	d059      	beq.n	801c18c <RadioSetTxConfig+0xe0>
            SubgRf.ModulationParams.Params.Bpsk.ModulationShaping = MOD_SHAPING_DBPSK;
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
            break;
#endif /*RADIO_SIGFOX_ENABLE == 1*/
        default:
            break;
 801c0d8:	e0d0      	b.n	801c27c <RadioSetTxConfig+0x1d0>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_GFSK;
 801c0da:	4b77      	ldr	r3, [pc, #476]	; (801c2b8 <RadioSetTxConfig+0x20c>)
 801c0dc:	2200      	movs	r2, #0
 801c0de:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
            SubgRf.ModulationParams.Params.Gfsk.BitRate = datarate;
 801c0e2:	4a75      	ldr	r2, [pc, #468]	; (801c2b8 <RadioSetTxConfig+0x20c>)
 801c0e4:	6a3b      	ldr	r3, [r7, #32]
 801c0e6:	63d3      	str	r3, [r2, #60]	; 0x3c
            SubgRf.ModulationParams.Params.Gfsk.ModulationShaping = MOD_SHAPING_G_BT_1;
 801c0e8:	4b73      	ldr	r3, [pc, #460]	; (801c2b8 <RadioSetTxConfig+0x20c>)
 801c0ea:	220b      	movs	r2, #11
 801c0ec:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
            SubgRf.ModulationParams.Params.Gfsk.Bandwidth = SUBGRF_GetFskBandwidthRegValue( bandwidth );
 801c0f0:	6878      	ldr	r0, [r7, #4]
 801c0f2:	f002 fd8f 	bl	801ec14 <SUBGRF_GetFskBandwidthRegValue>
 801c0f6:	4603      	mov	r3, r0
 801c0f8:	461a      	mov	r2, r3
 801c0fa:	4b6f      	ldr	r3, [pc, #444]	; (801c2b8 <RadioSetTxConfig+0x20c>)
 801c0fc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
            SubgRf.ModulationParams.Params.Gfsk.Fdev = fdev;
 801c100:	4a6d      	ldr	r2, [pc, #436]	; (801c2b8 <RadioSetTxConfig+0x20c>)
 801c102:	68bb      	ldr	r3, [r7, #8]
 801c104:	6413      	str	r3, [r2, #64]	; 0x40
            SubgRf.PacketParams.PacketType = PACKET_TYPE_GFSK;
 801c106:	4b6c      	ldr	r3, [pc, #432]	; (801c2b8 <RadioSetTxConfig+0x20c>)
 801c108:	2200      	movs	r2, #0
 801c10a:	739a      	strb	r2, [r3, #14]
            SubgRf.PacketParams.Params.Gfsk.PreambleLength = ( preambleLen << 3 ); // convert byte into bit
 801c10c:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 801c10e:	00db      	lsls	r3, r3, #3
 801c110:	b29a      	uxth	r2, r3
 801c112:	4b69      	ldr	r3, [pc, #420]	; (801c2b8 <RadioSetTxConfig+0x20c>)
 801c114:	821a      	strh	r2, [r3, #16]
            SubgRf.PacketParams.Params.Gfsk.PreambleMinDetect = RADIO_PREAMBLE_DETECTOR_08_BITS;
 801c116:	4b68      	ldr	r3, [pc, #416]	; (801c2b8 <RadioSetTxConfig+0x20c>)
 801c118:	2204      	movs	r2, #4
 801c11a:	749a      	strb	r2, [r3, #18]
            SubgRf.PacketParams.Params.Gfsk.SyncWordLength = 3 << 3 ; // convert byte into bit
 801c11c:	4b66      	ldr	r3, [pc, #408]	; (801c2b8 <RadioSetTxConfig+0x20c>)
 801c11e:	2218      	movs	r2, #24
 801c120:	74da      	strb	r2, [r3, #19]
            SubgRf.PacketParams.Params.Gfsk.AddrComp = RADIO_ADDRESSCOMP_FILT_OFF;
 801c122:	4b65      	ldr	r3, [pc, #404]	; (801c2b8 <RadioSetTxConfig+0x20c>)
 801c124:	2200      	movs	r2, #0
 801c126:	751a      	strb	r2, [r3, #20]
            SubgRf.PacketParams.Params.Gfsk.HeaderType = ( fixLen == true ) ? RADIO_PACKET_FIXED_LENGTH : RADIO_PACKET_VARIABLE_LENGTH;
 801c128:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 801c12c:	f083 0301 	eor.w	r3, r3, #1
 801c130:	b2db      	uxtb	r3, r3
 801c132:	461a      	mov	r2, r3
 801c134:	4b60      	ldr	r3, [pc, #384]	; (801c2b8 <RadioSetTxConfig+0x20c>)
 801c136:	755a      	strb	r2, [r3, #21]
            if( crcOn == true )
 801c138:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 801c13c:	2b00      	cmp	r3, #0
 801c13e:	d003      	beq.n	801c148 <RadioSetTxConfig+0x9c>
                SubgRf.PacketParams.Params.Gfsk.CrcLength = RADIO_CRC_2_BYTES_CCIT;
 801c140:	4b5d      	ldr	r3, [pc, #372]	; (801c2b8 <RadioSetTxConfig+0x20c>)
 801c142:	22f2      	movs	r2, #242	; 0xf2
 801c144:	75da      	strb	r2, [r3, #23]
 801c146:	e002      	b.n	801c14e <RadioSetTxConfig+0xa2>
                SubgRf.PacketParams.Params.Gfsk.CrcLength = RADIO_CRC_OFF;
 801c148:	4b5b      	ldr	r3, [pc, #364]	; (801c2b8 <RadioSetTxConfig+0x20c>)
 801c14a:	2201      	movs	r2, #1
 801c14c:	75da      	strb	r2, [r3, #23]
            SubgRf.PacketParams.Params.Gfsk.DcFree = RADIO_DC_FREEWHITENING;
 801c14e:	4b5a      	ldr	r3, [pc, #360]	; (801c2b8 <RadioSetTxConfig+0x20c>)
 801c150:	2201      	movs	r2, #1
 801c152:	761a      	strb	r2, [r3, #24]
            RadioStandby( );
 801c154:	f000 fb33 	bl	801c7be <RadioStandby>
            RadioSetModem(  MODEM_FSK  );
 801c158:	2000      	movs	r0, #0
 801c15a:	f7ff fcc7 	bl	801baec <RadioSetModem>
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 801c15e:	4857      	ldr	r0, [pc, #348]	; (801c2bc <RadioSetTxConfig+0x210>)
 801c160:	f002 f924 	bl	801e3ac <SUBGRF_SetModulationParams>
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 801c164:	4856      	ldr	r0, [pc, #344]	; (801c2c0 <RadioSetTxConfig+0x214>)
 801c166:	f002 f9f3 	bl	801e550 <SUBGRF_SetPacketParams>
            SUBGRF_SetSyncWord( ( uint8_t[] ){ 0xC1, 0x94, 0xC1, 0x00, 0x00, 0x00, 0x00, 0x00 } );
 801c16a:	4a56      	ldr	r2, [pc, #344]	; (801c2c4 <RadioSetTxConfig+0x218>)
 801c16c:	f107 0310 	add.w	r3, r7, #16
 801c170:	e892 0003 	ldmia.w	r2, {r0, r1}
 801c174:	e883 0003 	stmia.w	r3, {r0, r1}
 801c178:	f107 0310 	add.w	r3, r7, #16
 801c17c:	4618      	mov	r0, r3
 801c17e:	f001 fcb0 	bl	801dae2 <SUBGRF_SetSyncWord>
            SUBGRF_SetWhiteningSeed( 0x01FF );
 801c182:	f240 10ff 	movw	r0, #511	; 0x1ff
 801c186:	f001 fcfb 	bl	801db80 <SUBGRF_SetWhiteningSeed>
            break;
 801c18a:	e078      	b.n	801c27e <RadioSetTxConfig+0x1d2>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_LORA;
 801c18c:	4b4a      	ldr	r3, [pc, #296]	; (801c2b8 <RadioSetTxConfig+0x20c>)
 801c18e:	2201      	movs	r2, #1
 801c190:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
            SubgRf.ModulationParams.Params.LoRa.SpreadingFactor = ( RadioLoRaSpreadingFactors_t ) datarate;
 801c194:	6a3b      	ldr	r3, [r7, #32]
 801c196:	b2da      	uxtb	r2, r3
 801c198:	4b47      	ldr	r3, [pc, #284]	; (801c2b8 <RadioSetTxConfig+0x20c>)
 801c19a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
            SubgRf.ModulationParams.Params.LoRa.Bandwidth =  Bandwidths[bandwidth];
 801c19e:	4a4a      	ldr	r2, [pc, #296]	; (801c2c8 <RadioSetTxConfig+0x21c>)
 801c1a0:	687b      	ldr	r3, [r7, #4]
 801c1a2:	4413      	add	r3, r2
 801c1a4:	781a      	ldrb	r2, [r3, #0]
 801c1a6:	4b44      	ldr	r3, [pc, #272]	; (801c2b8 <RadioSetTxConfig+0x20c>)
 801c1a8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
            SubgRf.ModulationParams.Params.LoRa.CodingRate= ( RadioLoRaCodingRates_t )coderate;
 801c1ac:	4a42      	ldr	r2, [pc, #264]	; (801c2b8 <RadioSetTxConfig+0x20c>)
 801c1ae:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 801c1b2:	f882 3052 	strb.w	r3, [r2, #82]	; 0x52
            if( ( ( bandwidth == 0 ) && ( ( datarate == 11 ) || ( datarate == 12 ) ) ) ||
 801c1b6:	687b      	ldr	r3, [r7, #4]
 801c1b8:	2b00      	cmp	r3, #0
 801c1ba:	d105      	bne.n	801c1c8 <RadioSetTxConfig+0x11c>
 801c1bc:	6a3b      	ldr	r3, [r7, #32]
 801c1be:	2b0b      	cmp	r3, #11
 801c1c0:	d008      	beq.n	801c1d4 <RadioSetTxConfig+0x128>
 801c1c2:	6a3b      	ldr	r3, [r7, #32]
 801c1c4:	2b0c      	cmp	r3, #12
 801c1c6:	d005      	beq.n	801c1d4 <RadioSetTxConfig+0x128>
 801c1c8:	687b      	ldr	r3, [r7, #4]
 801c1ca:	2b01      	cmp	r3, #1
 801c1cc:	d107      	bne.n	801c1de <RadioSetTxConfig+0x132>
                ( ( bandwidth == 1 ) && ( datarate == 12 ) ) )
 801c1ce:	6a3b      	ldr	r3, [r7, #32]
 801c1d0:	2b0c      	cmp	r3, #12
 801c1d2:	d104      	bne.n	801c1de <RadioSetTxConfig+0x132>
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0x01;
 801c1d4:	4b38      	ldr	r3, [pc, #224]	; (801c2b8 <RadioSetTxConfig+0x20c>)
 801c1d6:	2201      	movs	r2, #1
 801c1d8:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
 801c1dc:	e003      	b.n	801c1e6 <RadioSetTxConfig+0x13a>
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0x00;
 801c1de:	4b36      	ldr	r3, [pc, #216]	; (801c2b8 <RadioSetTxConfig+0x20c>)
 801c1e0:	2200      	movs	r2, #0
 801c1e2:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
            SubgRf.PacketParams.PacketType = PACKET_TYPE_LORA;
 801c1e6:	4b34      	ldr	r3, [pc, #208]	; (801c2b8 <RadioSetTxConfig+0x20c>)
 801c1e8:	2201      	movs	r2, #1
 801c1ea:	739a      	strb	r2, [r3, #14]
            if( ( SubgRf.ModulationParams.Params.LoRa.SpreadingFactor == LORA_SF5 ) ||
 801c1ec:	4b32      	ldr	r3, [pc, #200]	; (801c2b8 <RadioSetTxConfig+0x20c>)
 801c1ee:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 801c1f2:	2b05      	cmp	r3, #5
 801c1f4:	d004      	beq.n	801c200 <RadioSetTxConfig+0x154>
                ( SubgRf.ModulationParams.Params.LoRa.SpreadingFactor == LORA_SF6 ) )
 801c1f6:	4b30      	ldr	r3, [pc, #192]	; (801c2b8 <RadioSetTxConfig+0x20c>)
 801c1f8:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
            if( ( SubgRf.ModulationParams.Params.LoRa.SpreadingFactor == LORA_SF5 ) ||
 801c1fc:	2b06      	cmp	r3, #6
 801c1fe:	d10a      	bne.n	801c216 <RadioSetTxConfig+0x16a>
                if( preambleLen < 12 )
 801c200:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 801c202:	2b0b      	cmp	r3, #11
 801c204:	d803      	bhi.n	801c20e <RadioSetTxConfig+0x162>
                    SubgRf.PacketParams.Params.LoRa.PreambleLength = 12;
 801c206:	4b2c      	ldr	r3, [pc, #176]	; (801c2b8 <RadioSetTxConfig+0x20c>)
 801c208:	220c      	movs	r2, #12
 801c20a:	839a      	strh	r2, [r3, #28]
                if( preambleLen < 12 )
 801c20c:	e006      	b.n	801c21c <RadioSetTxConfig+0x170>
                    SubgRf.PacketParams.Params.LoRa.PreambleLength = preambleLen;
 801c20e:	4a2a      	ldr	r2, [pc, #168]	; (801c2b8 <RadioSetTxConfig+0x20c>)
 801c210:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 801c212:	8393      	strh	r3, [r2, #28]
                if( preambleLen < 12 )
 801c214:	e002      	b.n	801c21c <RadioSetTxConfig+0x170>
                SubgRf.PacketParams.Params.LoRa.PreambleLength = preambleLen;
 801c216:	4a28      	ldr	r2, [pc, #160]	; (801c2b8 <RadioSetTxConfig+0x20c>)
 801c218:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 801c21a:	8393      	strh	r3, [r2, #28]
            SubgRf.PacketParams.Params.LoRa.HeaderType = ( RadioLoRaPacketLengthsMode_t )fixLen;
 801c21c:	f897 202c 	ldrb.w	r2, [r7, #44]	; 0x2c
 801c220:	4b25      	ldr	r3, [pc, #148]	; (801c2b8 <RadioSetTxConfig+0x20c>)
 801c222:	779a      	strb	r2, [r3, #30]
            SubgRf.PacketParams.Params.LoRa.PayloadLength = MaxPayloadLength;
 801c224:	4b29      	ldr	r3, [pc, #164]	; (801c2cc <RadioSetTxConfig+0x220>)
 801c226:	781a      	ldrb	r2, [r3, #0]
 801c228:	4b23      	ldr	r3, [pc, #140]	; (801c2b8 <RadioSetTxConfig+0x20c>)
 801c22a:	77da      	strb	r2, [r3, #31]
            SubgRf.PacketParams.Params.LoRa.CrcMode = ( RadioLoRaCrcModes_t )crcOn;
 801c22c:	f897 2030 	ldrb.w	r2, [r7, #48]	; 0x30
 801c230:	4b21      	ldr	r3, [pc, #132]	; (801c2b8 <RadioSetTxConfig+0x20c>)
 801c232:	f883 2020 	strb.w	r2, [r3, #32]
            SubgRf.PacketParams.Params.LoRa.InvertIQ = ( RadioLoRaIQModes_t )iqInverted;
 801c236:	f897 203c 	ldrb.w	r2, [r7, #60]	; 0x3c
 801c23a:	4b1f      	ldr	r3, [pc, #124]	; (801c2b8 <RadioSetTxConfig+0x20c>)
 801c23c:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
            RadioStandby( );
 801c240:	f000 fabd 	bl	801c7be <RadioStandby>
            RadioSetModem( MODEM_LORA );
 801c244:	2001      	movs	r0, #1
 801c246:	f7ff fc51 	bl	801baec <RadioSetModem>
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 801c24a:	481c      	ldr	r0, [pc, #112]	; (801c2bc <RadioSetTxConfig+0x210>)
 801c24c:	f002 f8ae 	bl	801e3ac <SUBGRF_SetModulationParams>
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 801c250:	481b      	ldr	r0, [pc, #108]	; (801c2c0 <RadioSetTxConfig+0x214>)
 801c252:	f002 f97d 	bl	801e550 <SUBGRF_SetPacketParams>
            break;
 801c256:	e012      	b.n	801c27e <RadioSetTxConfig+0x1d2>
            RadioSetModem(MODEM_SIGFOX_TX);
 801c258:	2004      	movs	r0, #4
 801c25a:	f7ff fc47 	bl	801baec <RadioSetModem>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_BPSK;
 801c25e:	4b16      	ldr	r3, [pc, #88]	; (801c2b8 <RadioSetTxConfig+0x20c>)
 801c260:	2202      	movs	r2, #2
 801c262:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
            SubgRf.ModulationParams.Params.Bpsk.BitRate           = datarate;
 801c266:	4a14      	ldr	r2, [pc, #80]	; (801c2b8 <RadioSetTxConfig+0x20c>)
 801c268:	6a3b      	ldr	r3, [r7, #32]
 801c26a:	6493      	str	r3, [r2, #72]	; 0x48
            SubgRf.ModulationParams.Params.Bpsk.ModulationShaping = MOD_SHAPING_DBPSK;
 801c26c:	4b12      	ldr	r3, [pc, #72]	; (801c2b8 <RadioSetTxConfig+0x20c>)
 801c26e:	2216      	movs	r2, #22
 801c270:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 801c274:	4811      	ldr	r0, [pc, #68]	; (801c2bc <RadioSetTxConfig+0x210>)
 801c276:	f002 f899 	bl	801e3ac <SUBGRF_SetModulationParams>
            break;
 801c27a:	e000      	b.n	801c27e <RadioSetTxConfig+0x1d2>
            break;
 801c27c:	bf00      	nop
    }

    SubgRf.AntSwitchPaSelect = SUBGRF_SetRfTxPower( power );
 801c27e:	f997 300e 	ldrsb.w	r3, [r7, #14]
 801c282:	4618      	mov	r0, r3
 801c284:	f002 fbc8 	bl	801ea18 <SUBGRF_SetRfTxPower>
 801c288:	4603      	mov	r3, r0
 801c28a:	461a      	mov	r2, r3
 801c28c:	4b0a      	ldr	r3, [pc, #40]	; (801c2b8 <RadioSetTxConfig+0x20c>)
 801c28e:	f883 2056 	strb.w	r2, [r3, #86]	; 0x56
    /* WORKAROUND - Trimming the output voltage power_ldo to 3.3V */
    SUBGRF_WriteRegister(REG_DRV_CTRL, 0x7 << 1);
 801c292:	210e      	movs	r1, #14
 801c294:	f640 101f 	movw	r0, #2335	; 0x91f
 801c298:	f002 faa2 	bl	801e7e0 <SUBGRF_WriteRegister>
    RFW_SetAntSwitch( SubgRf.AntSwitchPaSelect );
 801c29c:	4b06      	ldr	r3, [pc, #24]	; (801c2b8 <RadioSetTxConfig+0x20c>)
 801c29e:	f893 3056 	ldrb.w	r3, [r3, #86]	; 0x56
 801c2a2:	4618      	mov	r0, r3
 801c2a4:	f002 fd97 	bl	801edd6 <RFW_SetAntSwitch>
    SubgRf.TxTimeout = timeout;
 801c2a8:	4a03      	ldr	r2, [pc, #12]	; (801c2b8 <RadioSetTxConfig+0x20c>)
 801c2aa:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 801c2ac:	6053      	str	r3, [r2, #4]
}
 801c2ae:	bf00      	nop
 801c2b0:	3718      	adds	r7, #24
 801c2b2:	46bd      	mov	sp, r7
 801c2b4:	bd80      	pop	{r7, pc}
 801c2b6:	bf00      	nop
 801c2b8:	20001db4 	.word	0x20001db4
 801c2bc:	20001dec 	.word	0x20001dec
 801c2c0:	20001dc2 	.word	0x20001dc2
 801c2c4:	080218a4 	.word	0x080218a4
 801c2c8:	08021f58 	.word	0x08021f58
 801c2cc:	20000134 	.word	0x20000134

0801c2d0 <RadioCheckRfFrequency>:

static bool RadioCheckRfFrequency( uint32_t frequency )
{
 801c2d0:	b480      	push	{r7}
 801c2d2:	b083      	sub	sp, #12
 801c2d4:	af00      	add	r7, sp, #0
 801c2d6:	6078      	str	r0, [r7, #4]
    return true;
 801c2d8:	2301      	movs	r3, #1
}
 801c2da:	4618      	mov	r0, r3
 801c2dc:	370c      	adds	r7, #12
 801c2de:	46bd      	mov	sp, r7
 801c2e0:	bc80      	pop	{r7}
 801c2e2:	4770      	bx	lr

0801c2e4 <RadioGetLoRaBandwidthInHz>:

static uint32_t RadioGetLoRaBandwidthInHz( RadioLoRaBandwidths_t bw )
{
 801c2e4:	b480      	push	{r7}
 801c2e6:	b085      	sub	sp, #20
 801c2e8:	af00      	add	r7, sp, #0
 801c2ea:	4603      	mov	r3, r0
 801c2ec:	71fb      	strb	r3, [r7, #7]
    uint32_t bandwidthInHz = 0;
 801c2ee:	2300      	movs	r3, #0
 801c2f0:	60fb      	str	r3, [r7, #12]

    switch( bw )
 801c2f2:	79fb      	ldrb	r3, [r7, #7]
 801c2f4:	2b0a      	cmp	r3, #10
 801c2f6:	d83e      	bhi.n	801c376 <RadioGetLoRaBandwidthInHz+0x92>
 801c2f8:	a201      	add	r2, pc, #4	; (adr r2, 801c300 <RadioGetLoRaBandwidthInHz+0x1c>)
 801c2fa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801c2fe:	bf00      	nop
 801c300:	0801c32d 	.word	0x0801c32d
 801c304:	0801c33d 	.word	0x0801c33d
 801c308:	0801c34d 	.word	0x0801c34d
 801c30c:	0801c35d 	.word	0x0801c35d
 801c310:	0801c365 	.word	0x0801c365
 801c314:	0801c36b 	.word	0x0801c36b
 801c318:	0801c371 	.word	0x0801c371
 801c31c:	0801c377 	.word	0x0801c377
 801c320:	0801c335 	.word	0x0801c335
 801c324:	0801c345 	.word	0x0801c345
 801c328:	0801c355 	.word	0x0801c355
    {
    case LORA_BW_007:
        bandwidthInHz = 7812UL;
 801c32c:	f641 6384 	movw	r3, #7812	; 0x1e84
 801c330:	60fb      	str	r3, [r7, #12]
        break;
 801c332:	e020      	b.n	801c376 <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_010:
        bandwidthInHz = 10417UL;
 801c334:	f642 03b1 	movw	r3, #10417	; 0x28b1
 801c338:	60fb      	str	r3, [r7, #12]
        break;
 801c33a:	e01c      	b.n	801c376 <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_015:
        bandwidthInHz = 15625UL;
 801c33c:	f643 5309 	movw	r3, #15625	; 0x3d09
 801c340:	60fb      	str	r3, [r7, #12]
        break;
 801c342:	e018      	b.n	801c376 <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_020:
        bandwidthInHz = 20833UL;
 801c344:	f245 1361 	movw	r3, #20833	; 0x5161
 801c348:	60fb      	str	r3, [r7, #12]
        break;
 801c34a:	e014      	b.n	801c376 <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_031:
        bandwidthInHz = 31250UL;
 801c34c:	f647 2312 	movw	r3, #31250	; 0x7a12
 801c350:	60fb      	str	r3, [r7, #12]
        break;
 801c352:	e010      	b.n	801c376 <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_041:
        bandwidthInHz = 41667UL;
 801c354:	f24a 23c3 	movw	r3, #41667	; 0xa2c3
 801c358:	60fb      	str	r3, [r7, #12]
        break;
 801c35a:	e00c      	b.n	801c376 <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_062:
        bandwidthInHz = 62500UL;
 801c35c:	f24f 4324 	movw	r3, #62500	; 0xf424
 801c360:	60fb      	str	r3, [r7, #12]
        break;
 801c362:	e008      	b.n	801c376 <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_125:
        bandwidthInHz = 125000UL;
 801c364:	4b07      	ldr	r3, [pc, #28]	; (801c384 <RadioGetLoRaBandwidthInHz+0xa0>)
 801c366:	60fb      	str	r3, [r7, #12]
        break;
 801c368:	e005      	b.n	801c376 <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_250:
        bandwidthInHz = 250000UL;
 801c36a:	4b07      	ldr	r3, [pc, #28]	; (801c388 <RadioGetLoRaBandwidthInHz+0xa4>)
 801c36c:	60fb      	str	r3, [r7, #12]
        break;
 801c36e:	e002      	b.n	801c376 <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_500:
        bandwidthInHz = 500000UL;
 801c370:	4b06      	ldr	r3, [pc, #24]	; (801c38c <RadioGetLoRaBandwidthInHz+0xa8>)
 801c372:	60fb      	str	r3, [r7, #12]
        break;
 801c374:	bf00      	nop
    }

    return bandwidthInHz;
 801c376:	68fb      	ldr	r3, [r7, #12]
}
 801c378:	4618      	mov	r0, r3
 801c37a:	3714      	adds	r7, #20
 801c37c:	46bd      	mov	sp, r7
 801c37e:	bc80      	pop	{r7}
 801c380:	4770      	bx	lr
 801c382:	bf00      	nop
 801c384:	0001e848 	.word	0x0001e848
 801c388:	0003d090 	.word	0x0003d090
 801c38c:	0007a120 	.word	0x0007a120

0801c390 <RadioGetGfskTimeOnAirNumerator>:

static uint32_t RadioGetGfskTimeOnAirNumerator( uint32_t datarate, uint8_t coderate,
                                                uint16_t preambleLen, bool fixLen, uint8_t payloadLen,
                                                bool crcOn )
{
 801c390:	b480      	push	{r7}
 801c392:	b083      	sub	sp, #12
 801c394:	af00      	add	r7, sp, #0
 801c396:	6078      	str	r0, [r7, #4]
 801c398:	4608      	mov	r0, r1
 801c39a:	4611      	mov	r1, r2
 801c39c:	461a      	mov	r2, r3
 801c39e:	4603      	mov	r3, r0
 801c3a0:	70fb      	strb	r3, [r7, #3]
 801c3a2:	460b      	mov	r3, r1
 801c3a4:	803b      	strh	r3, [r7, #0]
 801c3a6:	4613      	mov	r3, r2
 801c3a8:	70bb      	strb	r3, [r7, #2]
    return ( preambleLen << 3 ) +
 801c3aa:	883b      	ldrh	r3, [r7, #0]
 801c3ac:	00db      	lsls	r3, r3, #3
           ( ( fixLen == false ) ? 8 : 0 ) + 24 +
 801c3ae:	78ba      	ldrb	r2, [r7, #2]
 801c3b0:	f082 0201 	eor.w	r2, r2, #1
 801c3b4:	b2d2      	uxtb	r2, r2
 801c3b6:	2a00      	cmp	r2, #0
 801c3b8:	d001      	beq.n	801c3be <RadioGetGfskTimeOnAirNumerator+0x2e>
 801c3ba:	2208      	movs	r2, #8
 801c3bc:	e000      	b.n	801c3c0 <RadioGetGfskTimeOnAirNumerator+0x30>
 801c3be:	2200      	movs	r2, #0
    return ( preambleLen << 3 ) +
 801c3c0:	4413      	add	r3, r2
           ( ( fixLen == false ) ? 8 : 0 ) + 24 +
 801c3c2:	f103 0218 	add.w	r2, r3, #24
           ( ( payloadLen + ( ( crcOn == true ) ? 2 : 0 ) ) << 3 );
 801c3c6:	7c3b      	ldrb	r3, [r7, #16]
 801c3c8:	7d39      	ldrb	r1, [r7, #20]
 801c3ca:	2900      	cmp	r1, #0
 801c3cc:	d001      	beq.n	801c3d2 <RadioGetGfskTimeOnAirNumerator+0x42>
 801c3ce:	2102      	movs	r1, #2
 801c3d0:	e000      	b.n	801c3d4 <RadioGetGfskTimeOnAirNumerator+0x44>
 801c3d2:	2100      	movs	r1, #0
 801c3d4:	440b      	add	r3, r1
 801c3d6:	00db      	lsls	r3, r3, #3
           ( ( fixLen == false ) ? 8 : 0 ) + 24 +
 801c3d8:	4413      	add	r3, r2
}
 801c3da:	4618      	mov	r0, r3
 801c3dc:	370c      	adds	r7, #12
 801c3de:	46bd      	mov	sp, r7
 801c3e0:	bc80      	pop	{r7}
 801c3e2:	4770      	bx	lr

0801c3e4 <RadioGetLoRaTimeOnAirNumerator>:

static uint32_t RadioGetLoRaTimeOnAirNumerator( uint32_t bandwidth,
                                                uint32_t datarate, uint8_t coderate,
                                                uint16_t preambleLen, bool fixLen, uint8_t payloadLen,
                                                bool crcOn )
{
 801c3e4:	b480      	push	{r7}
 801c3e6:	b08b      	sub	sp, #44	; 0x2c
 801c3e8:	af00      	add	r7, sp, #0
 801c3ea:	60f8      	str	r0, [r7, #12]
 801c3ec:	60b9      	str	r1, [r7, #8]
 801c3ee:	4611      	mov	r1, r2
 801c3f0:	461a      	mov	r2, r3
 801c3f2:	460b      	mov	r3, r1
 801c3f4:	71fb      	strb	r3, [r7, #7]
 801c3f6:	4613      	mov	r3, r2
 801c3f8:	80bb      	strh	r3, [r7, #4]
    int32_t crDenom           = coderate + 4;
 801c3fa:	79fb      	ldrb	r3, [r7, #7]
 801c3fc:	3304      	adds	r3, #4
 801c3fe:	617b      	str	r3, [r7, #20]
    bool    lowDatareOptimize = false;
 801c400:	2300      	movs	r3, #0
 801c402:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

    // Ensure that the preamble length is at least 12 symbols when using SF5 or SF6
    if( ( datarate == 5 ) || ( datarate == 6 ) )
 801c406:	68bb      	ldr	r3, [r7, #8]
 801c408:	2b05      	cmp	r3, #5
 801c40a:	d002      	beq.n	801c412 <RadioGetLoRaTimeOnAirNumerator+0x2e>
 801c40c:	68bb      	ldr	r3, [r7, #8]
 801c40e:	2b06      	cmp	r3, #6
 801c410:	d104      	bne.n	801c41c <RadioGetLoRaTimeOnAirNumerator+0x38>
    {
        if( preambleLen < 12 )
 801c412:	88bb      	ldrh	r3, [r7, #4]
 801c414:	2b0b      	cmp	r3, #11
 801c416:	d801      	bhi.n	801c41c <RadioGetLoRaTimeOnAirNumerator+0x38>
        {
            preambleLen = 12;
 801c418:	230c      	movs	r3, #12
 801c41a:	80bb      	strh	r3, [r7, #4]
        }
    }

    if( ( ( bandwidth == 0 ) && ( ( datarate == 11 ) || ( datarate == 12 ) ) ) ||
 801c41c:	68fb      	ldr	r3, [r7, #12]
 801c41e:	2b00      	cmp	r3, #0
 801c420:	d105      	bne.n	801c42e <RadioGetLoRaTimeOnAirNumerator+0x4a>
 801c422:	68bb      	ldr	r3, [r7, #8]
 801c424:	2b0b      	cmp	r3, #11
 801c426:	d008      	beq.n	801c43a <RadioGetLoRaTimeOnAirNumerator+0x56>
 801c428:	68bb      	ldr	r3, [r7, #8]
 801c42a:	2b0c      	cmp	r3, #12
 801c42c:	d005      	beq.n	801c43a <RadioGetLoRaTimeOnAirNumerator+0x56>
 801c42e:	68fb      	ldr	r3, [r7, #12]
 801c430:	2b01      	cmp	r3, #1
 801c432:	d105      	bne.n	801c440 <RadioGetLoRaTimeOnAirNumerator+0x5c>
        ( ( bandwidth == 1 ) && ( datarate == 12 ) ) )
 801c434:	68bb      	ldr	r3, [r7, #8]
 801c436:	2b0c      	cmp	r3, #12
 801c438:	d102      	bne.n	801c440 <RadioGetLoRaTimeOnAirNumerator+0x5c>
    {
        lowDatareOptimize = true;
 801c43a:	2301      	movs	r3, #1
 801c43c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    }

    int32_t ceilDenominator;
    int32_t ceilNumerator = ( payloadLen << 3 ) +
 801c440:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 801c444:	00db      	lsls	r3, r3, #3
                            ( crcOn ? 16 : 0 ) -
 801c446:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 801c44a:	2a00      	cmp	r2, #0
 801c44c:	d001      	beq.n	801c452 <RadioGetLoRaTimeOnAirNumerator+0x6e>
 801c44e:	2210      	movs	r2, #16
 801c450:	e000      	b.n	801c454 <RadioGetLoRaTimeOnAirNumerator+0x70>
 801c452:	2200      	movs	r2, #0
    int32_t ceilNumerator = ( payloadLen << 3 ) +
 801c454:	4413      	add	r3, r2
 801c456:	461a      	mov	r2, r3
                            ( 4 * datarate ) +
 801c458:	68bb      	ldr	r3, [r7, #8]
 801c45a:	009b      	lsls	r3, r3, #2
                            ( crcOn ? 16 : 0 ) -
 801c45c:	1ad3      	subs	r3, r2, r3
                            ( fixLen ? 0 : 20 );
 801c45e:	f897 2030 	ldrb.w	r2, [r7, #48]	; 0x30
 801c462:	2a00      	cmp	r2, #0
 801c464:	d001      	beq.n	801c46a <RadioGetLoRaTimeOnAirNumerator+0x86>
 801c466:	2200      	movs	r2, #0
 801c468:	e000      	b.n	801c46c <RadioGetLoRaTimeOnAirNumerator+0x88>
 801c46a:	2214      	movs	r2, #20
                            ( 4 * datarate ) +
 801c46c:	4413      	add	r3, r2
    int32_t ceilNumerator = ( payloadLen << 3 ) +
 801c46e:	61fb      	str	r3, [r7, #28]

    if( datarate <= 6 )
 801c470:	68bb      	ldr	r3, [r7, #8]
 801c472:	2b06      	cmp	r3, #6
 801c474:	d803      	bhi.n	801c47e <RadioGetLoRaTimeOnAirNumerator+0x9a>
    {
        ceilDenominator = 4 * datarate;
 801c476:	68bb      	ldr	r3, [r7, #8]
 801c478:	009b      	lsls	r3, r3, #2
 801c47a:	623b      	str	r3, [r7, #32]
 801c47c:	e00e      	b.n	801c49c <RadioGetLoRaTimeOnAirNumerator+0xb8>
    }
    else
    {
        ceilNumerator += 8;
 801c47e:	69fb      	ldr	r3, [r7, #28]
 801c480:	3308      	adds	r3, #8
 801c482:	61fb      	str	r3, [r7, #28]

        if( lowDatareOptimize == true )
 801c484:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 801c488:	2b00      	cmp	r3, #0
 801c48a:	d004      	beq.n	801c496 <RadioGetLoRaTimeOnAirNumerator+0xb2>
        {
            ceilDenominator = 4 * ( datarate - 2 );
 801c48c:	68bb      	ldr	r3, [r7, #8]
 801c48e:	3b02      	subs	r3, #2
 801c490:	009b      	lsls	r3, r3, #2
 801c492:	623b      	str	r3, [r7, #32]
 801c494:	e002      	b.n	801c49c <RadioGetLoRaTimeOnAirNumerator+0xb8>
        }
        else
        {
            ceilDenominator = 4 * datarate;
 801c496:	68bb      	ldr	r3, [r7, #8]
 801c498:	009b      	lsls	r3, r3, #2
 801c49a:	623b      	str	r3, [r7, #32]
        }
    }

    if( ceilNumerator < 0 )
 801c49c:	69fb      	ldr	r3, [r7, #28]
 801c49e:	2b00      	cmp	r3, #0
 801c4a0:	da01      	bge.n	801c4a6 <RadioGetLoRaTimeOnAirNumerator+0xc2>
    {
        ceilNumerator = 0;
 801c4a2:	2300      	movs	r3, #0
 801c4a4:	61fb      	str	r3, [r7, #28]
    }

    // Perform integral ceil()
    int32_t intermediate =
        ( ( ceilNumerator + ceilDenominator - 1 ) / ceilDenominator ) * crDenom + preambleLen + 12;
 801c4a6:	69fa      	ldr	r2, [r7, #28]
 801c4a8:	6a3b      	ldr	r3, [r7, #32]
 801c4aa:	4413      	add	r3, r2
 801c4ac:	1e5a      	subs	r2, r3, #1
 801c4ae:	6a3b      	ldr	r3, [r7, #32]
 801c4b0:	fb92 f3f3 	sdiv	r3, r2, r3
 801c4b4:	697a      	ldr	r2, [r7, #20]
 801c4b6:	fb03 f202 	mul.w	r2, r3, r2
 801c4ba:	88bb      	ldrh	r3, [r7, #4]
 801c4bc:	4413      	add	r3, r2
    int32_t intermediate =
 801c4be:	330c      	adds	r3, #12
 801c4c0:	61bb      	str	r3, [r7, #24]

    if( datarate <= 6 )
 801c4c2:	68bb      	ldr	r3, [r7, #8]
 801c4c4:	2b06      	cmp	r3, #6
 801c4c6:	d802      	bhi.n	801c4ce <RadioGetLoRaTimeOnAirNumerator+0xea>
    {
        intermediate += 2;
 801c4c8:	69bb      	ldr	r3, [r7, #24]
 801c4ca:	3302      	adds	r3, #2
 801c4cc:	61bb      	str	r3, [r7, #24]
    }

    return ( uint32_t )( ( 4 * intermediate + 1 ) * ( 1 << ( datarate - 2 ) ) );
 801c4ce:	69bb      	ldr	r3, [r7, #24]
 801c4d0:	009b      	lsls	r3, r3, #2
 801c4d2:	1c5a      	adds	r2, r3, #1
 801c4d4:	68bb      	ldr	r3, [r7, #8]
 801c4d6:	3b02      	subs	r3, #2
 801c4d8:	fa02 f303 	lsl.w	r3, r2, r3
}
 801c4dc:	4618      	mov	r0, r3
 801c4de:	372c      	adds	r7, #44	; 0x2c
 801c4e0:	46bd      	mov	sp, r7
 801c4e2:	bc80      	pop	{r7}
 801c4e4:	4770      	bx	lr
	...

0801c4e8 <RadioTimeOnAir>:

static uint32_t RadioTimeOnAir( RadioModems_t modem, uint32_t bandwidth,
                                uint32_t datarate, uint8_t coderate,
                                uint16_t preambleLen, bool fixLen, uint8_t payloadLen,
                                bool crcOn )
{
 801c4e8:	b580      	push	{r7, lr}
 801c4ea:	b08a      	sub	sp, #40	; 0x28
 801c4ec:	af04      	add	r7, sp, #16
 801c4ee:	60b9      	str	r1, [r7, #8]
 801c4f0:	607a      	str	r2, [r7, #4]
 801c4f2:	461a      	mov	r2, r3
 801c4f4:	4603      	mov	r3, r0
 801c4f6:	73fb      	strb	r3, [r7, #15]
 801c4f8:	4613      	mov	r3, r2
 801c4fa:	73bb      	strb	r3, [r7, #14]
    uint32_t numerator = 0;
 801c4fc:	2300      	movs	r3, #0
 801c4fe:	617b      	str	r3, [r7, #20]
    uint32_t denominator = 1;
 801c500:	2301      	movs	r3, #1
 801c502:	613b      	str	r3, [r7, #16]

    switch( modem )
 801c504:	7bfb      	ldrb	r3, [r7, #15]
 801c506:	2b00      	cmp	r3, #0
 801c508:	d002      	beq.n	801c510 <RadioTimeOnAir+0x28>
 801c50a:	2b01      	cmp	r3, #1
 801c50c:	d017      	beq.n	801c53e <RadioTimeOnAir+0x56>
                                                                  fixLen, payloadLen, crcOn );
            denominator = RadioGetLoRaBandwidthInHz( Bandwidths[bandwidth] );
        }
        break;
    default:
        break;
 801c50e:	e035      	b.n	801c57c <RadioTimeOnAir+0x94>
            numerator   = 1000U * RadioGetGfskTimeOnAirNumerator( datarate, coderate,
 801c510:	f897 0024 	ldrb.w	r0, [r7, #36]	; 0x24
 801c514:	8c3a      	ldrh	r2, [r7, #32]
 801c516:	7bb9      	ldrb	r1, [r7, #14]
 801c518:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 801c51c:	9301      	str	r3, [sp, #4]
 801c51e:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 801c522:	9300      	str	r3, [sp, #0]
 801c524:	4603      	mov	r3, r0
 801c526:	6878      	ldr	r0, [r7, #4]
 801c528:	f7ff ff32 	bl	801c390 <RadioGetGfskTimeOnAirNumerator>
 801c52c:	4603      	mov	r3, r0
 801c52e:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 801c532:	fb02 f303 	mul.w	r3, r2, r3
 801c536:	617b      	str	r3, [r7, #20]
            denominator = datarate;
 801c538:	687b      	ldr	r3, [r7, #4]
 801c53a:	613b      	str	r3, [r7, #16]
        break;
 801c53c:	e01e      	b.n	801c57c <RadioTimeOnAir+0x94>
            numerator   = 1000U * RadioGetLoRaTimeOnAirNumerator( bandwidth, datarate,
 801c53e:	8c39      	ldrh	r1, [r7, #32]
 801c540:	7bba      	ldrb	r2, [r7, #14]
 801c542:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 801c546:	9302      	str	r3, [sp, #8]
 801c548:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 801c54c:	9301      	str	r3, [sp, #4]
 801c54e:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 801c552:	9300      	str	r3, [sp, #0]
 801c554:	460b      	mov	r3, r1
 801c556:	6879      	ldr	r1, [r7, #4]
 801c558:	68b8      	ldr	r0, [r7, #8]
 801c55a:	f7ff ff43 	bl	801c3e4 <RadioGetLoRaTimeOnAirNumerator>
 801c55e:	4603      	mov	r3, r0
 801c560:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 801c564:	fb02 f303 	mul.w	r3, r2, r3
 801c568:	617b      	str	r3, [r7, #20]
            denominator = RadioGetLoRaBandwidthInHz( Bandwidths[bandwidth] );
 801c56a:	4a0a      	ldr	r2, [pc, #40]	; (801c594 <RadioTimeOnAir+0xac>)
 801c56c:	68bb      	ldr	r3, [r7, #8]
 801c56e:	4413      	add	r3, r2
 801c570:	781b      	ldrb	r3, [r3, #0]
 801c572:	4618      	mov	r0, r3
 801c574:	f7ff feb6 	bl	801c2e4 <RadioGetLoRaBandwidthInHz>
 801c578:	6138      	str	r0, [r7, #16]
        break;
 801c57a:	bf00      	nop
    }
    // Perform integral ceil()
    return DIVC( numerator, denominator );
 801c57c:	697a      	ldr	r2, [r7, #20]
 801c57e:	693b      	ldr	r3, [r7, #16]
 801c580:	4413      	add	r3, r2
 801c582:	1e5a      	subs	r2, r3, #1
 801c584:	693b      	ldr	r3, [r7, #16]
 801c586:	fbb2 f3f3 	udiv	r3, r2, r3
}
 801c58a:	4618      	mov	r0, r3
 801c58c:	3718      	adds	r7, #24
 801c58e:	46bd      	mov	sp, r7
 801c590:	bd80      	pop	{r7, pc}
 801c592:	bf00      	nop
 801c594:	08021f58 	.word	0x08021f58

0801c598 <RadioSend>:

static radio_status_t RadioSend( uint8_t *buffer, uint8_t size )
{
 801c598:	b580      	push	{r7, lr}
 801c59a:	b084      	sub	sp, #16
 801c59c:	af00      	add	r7, sp, #0
 801c59e:	6078      	str	r0, [r7, #4]
 801c5a0:	460b      	mov	r3, r1
 801c5a2:	70fb      	strb	r3, [r7, #3]
    SUBGRF_SetDioIrqParams( IRQ_TX_DONE | IRQ_RX_TX_TIMEOUT | IRQ_TX_DBG,
 801c5a4:	2300      	movs	r3, #0
 801c5a6:	2200      	movs	r2, #0
 801c5a8:	f240 2101 	movw	r1, #513	; 0x201
 801c5ac:	f240 2001 	movw	r0, #513	; 0x201
 801c5b0:	f001 fd66 	bl	801e080 <SUBGRF_SetDioIrqParams>

    /* Set DBG pin */
    DBG_GPIO_RADIO_TX( SET );

    /* Set RF switch */
    SUBGRF_SetSwitch( SubgRf.AntSwitchPaSelect, RFSWITCH_TX );
 801c5b4:	4b73      	ldr	r3, [pc, #460]	; (801c784 <RadioSend+0x1ec>)
 801c5b6:	f893 3056 	ldrb.w	r3, [r3, #86]	; 0x56
 801c5ba:	2101      	movs	r1, #1
 801c5bc:	4618      	mov	r0, r3
 801c5be:	f002 fa03 	bl	801e9c8 <SUBGRF_SetSwitch>
    /* WORKAROUND - Modulation Quality with 500 kHz LoRaTM Bandwidth*/
    /* RegTxModulation = @address 0x0889 */
    if( ( SubgRf.Modem == MODEM_LORA ) && ( SubgRf.ModulationParams.Params.LoRa.Bandwidth == LORA_BW_500 ) )
 801c5c2:	4b70      	ldr	r3, [pc, #448]	; (801c784 <RadioSend+0x1ec>)
 801c5c4:	781b      	ldrb	r3, [r3, #0]
 801c5c6:	2b01      	cmp	r3, #1
 801c5c8:	d112      	bne.n	801c5f0 <RadioSend+0x58>
 801c5ca:	4b6e      	ldr	r3, [pc, #440]	; (801c784 <RadioSend+0x1ec>)
 801c5cc:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 801c5d0:	2b06      	cmp	r3, #6
 801c5d2:	d10d      	bne.n	801c5f0 <RadioSend+0x58>
    {
        SUBGRF_WriteRegister( SUBGHZ_SDCFG0R, SUBGRF_ReadRegister( SUBGHZ_SDCFG0R ) & ~( 1 << 2 ) );
 801c5d4:	f640 0089 	movw	r0, #2185	; 0x889
 801c5d8:	f002 f916 	bl	801e808 <SUBGRF_ReadRegister>
 801c5dc:	4603      	mov	r3, r0
 801c5de:	f023 0304 	bic.w	r3, r3, #4
 801c5e2:	b2db      	uxtb	r3, r3
 801c5e4:	4619      	mov	r1, r3
 801c5e6:	f640 0089 	movw	r0, #2185	; 0x889
 801c5ea:	f002 f8f9 	bl	801e7e0 <SUBGRF_WriteRegister>
 801c5ee:	e00c      	b.n	801c60a <RadioSend+0x72>
    }
    else
    {
        SUBGRF_WriteRegister( SUBGHZ_SDCFG0R, SUBGRF_ReadRegister( SUBGHZ_SDCFG0R ) | ( 1 << 2 ) );
 801c5f0:	f640 0089 	movw	r0, #2185	; 0x889
 801c5f4:	f002 f908 	bl	801e808 <SUBGRF_ReadRegister>
 801c5f8:	4603      	mov	r3, r0
 801c5fa:	f043 0304 	orr.w	r3, r3, #4
 801c5fe:	b2db      	uxtb	r3, r3
 801c600:	4619      	mov	r1, r3
 801c602:	f640 0089 	movw	r0, #2185	; 0x889
 801c606:	f002 f8eb 	bl	801e7e0 <SUBGRF_WriteRegister>
    }
    else
#endif /* RADIO_LR_FHSS_IS_ON == 1 */
    {
        /* WORKAROUND END */
        switch( SubgRf.Modem )
 801c60a:	4b5e      	ldr	r3, [pc, #376]	; (801c784 <RadioSend+0x1ec>)
 801c60c:	781b      	ldrb	r3, [r3, #0]
 801c60e:	2b04      	cmp	r3, #4
 801c610:	f200 80a8 	bhi.w	801c764 <RadioSend+0x1cc>
 801c614:	a201      	add	r2, pc, #4	; (adr r2, 801c61c <RadioSend+0x84>)
 801c616:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801c61a:	bf00      	nop
 801c61c:	0801c64b 	.word	0x0801c64b
 801c620:	0801c631 	.word	0x0801c631
 801c624:	0801c64b 	.word	0x0801c64b
 801c628:	0801c6ad 	.word	0x0801c6ad
 801c62c:	0801c6cd 	.word	0x0801c6cd
        {
        case MODEM_LORA:
        {
            SubgRf.PacketParams.Params.LoRa.PayloadLength = size;
 801c630:	4a54      	ldr	r2, [pc, #336]	; (801c784 <RadioSend+0x1ec>)
 801c632:	78fb      	ldrb	r3, [r7, #3]
 801c634:	77d3      	strb	r3, [r2, #31]
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 801c636:	4854      	ldr	r0, [pc, #336]	; (801c788 <RadioSend+0x1f0>)
 801c638:	f001 ff8a 	bl	801e550 <SUBGRF_SetPacketParams>
            SUBGRF_SendPayload( buffer, size, 0 );
 801c63c:	78fb      	ldrb	r3, [r7, #3]
 801c63e:	2200      	movs	r2, #0
 801c640:	4619      	mov	r1, r3
 801c642:	6878      	ldr	r0, [r7, #4]
 801c644:	f001 fa3a 	bl	801dabc <SUBGRF_SendPayload>
            break;
 801c648:	e08d      	b.n	801c766 <RadioSend+0x1ce>
        }
        case MODEM_MSK:
        case MODEM_FSK:
        {
            if ( 1UL == RFW_Is_Init( ) )
 801c64a:	f002 fbb6 	bl	801edba <RFW_Is_Init>
 801c64e:	4603      	mov	r3, r0
 801c650:	2b01      	cmp	r3, #1
 801c652:	d11e      	bne.n	801c692 <RadioSend+0xfa>
            {
                uint8_t outsize;
                if ( 0UL == RFW_TransmitInit( buffer,size, &outsize ) )
 801c654:	f107 020d 	add.w	r2, r7, #13
 801c658:	78fb      	ldrb	r3, [r7, #3]
 801c65a:	4619      	mov	r1, r3
 801c65c:	6878      	ldr	r0, [r7, #4]
 801c65e:	f002 fbc4 	bl	801edea <RFW_TransmitInit>
 801c662:	4603      	mov	r3, r0
 801c664:	2b00      	cmp	r3, #0
 801c666:	d10c      	bne.n	801c682 <RadioSend+0xea>
                {
                    SubgRf.PacketParams.Params.Gfsk.PayloadLength = outsize;
 801c668:	7b7a      	ldrb	r2, [r7, #13]
 801c66a:	4b46      	ldr	r3, [pc, #280]	; (801c784 <RadioSend+0x1ec>)
 801c66c:	759a      	strb	r2, [r3, #22]
                    SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 801c66e:	4846      	ldr	r0, [pc, #280]	; (801c788 <RadioSend+0x1f0>)
 801c670:	f001 ff6e 	bl	801e550 <SUBGRF_SetPacketParams>
                    SUBGRF_SendPayload( buffer, outsize, 0 );
 801c674:	7b7b      	ldrb	r3, [r7, #13]
 801c676:	2200      	movs	r2, #0
 801c678:	4619      	mov	r1, r3
 801c67a:	6878      	ldr	r0, [r7, #4]
 801c67c:	f001 fa1e 	bl	801dabc <SUBGRF_SendPayload>
            {
                SubgRf.PacketParams.Params.Gfsk.PayloadLength = size;
                SUBGRF_SetPacketParams( &SubgRf.PacketParams );
                SUBGRF_SendPayload( buffer, size, 0 );
            }
            break;
 801c680:	e071      	b.n	801c766 <RadioSend+0x1ce>
                    MW_LOG( TS_ON, VLEVEL_M, "RadioSend Oversize\r\n" );
 801c682:	4b42      	ldr	r3, [pc, #264]	; (801c78c <RadioSend+0x1f4>)
 801c684:	2201      	movs	r2, #1
 801c686:	2100      	movs	r1, #0
 801c688:	2002      	movs	r0, #2
 801c68a:	f003 fcef 	bl	802006c <UTIL_ADV_TRACE_COND_FSend>
                    return RADIO_STATUS_ERROR;
 801c68e:	2303      	movs	r3, #3
 801c690:	e073      	b.n	801c77a <RadioSend+0x1e2>
                SubgRf.PacketParams.Params.Gfsk.PayloadLength = size;
 801c692:	4a3c      	ldr	r2, [pc, #240]	; (801c784 <RadioSend+0x1ec>)
 801c694:	78fb      	ldrb	r3, [r7, #3]
 801c696:	7593      	strb	r3, [r2, #22]
                SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 801c698:	483b      	ldr	r0, [pc, #236]	; (801c788 <RadioSend+0x1f0>)
 801c69a:	f001 ff59 	bl	801e550 <SUBGRF_SetPacketParams>
                SUBGRF_SendPayload( buffer, size, 0 );
 801c69e:	78fb      	ldrb	r3, [r7, #3]
 801c6a0:	2200      	movs	r2, #0
 801c6a2:	4619      	mov	r1, r3
 801c6a4:	6878      	ldr	r0, [r7, #4]
 801c6a6:	f001 fa09 	bl	801dabc <SUBGRF_SendPayload>
            break;
 801c6aa:	e05c      	b.n	801c766 <RadioSend+0x1ce>
        }
        case MODEM_BPSK:
        {
            SubgRf.PacketParams.PacketType = PACKET_TYPE_BPSK;
 801c6ac:	4b35      	ldr	r3, [pc, #212]	; (801c784 <RadioSend+0x1ec>)
 801c6ae:	2202      	movs	r2, #2
 801c6b0:	739a      	strb	r2, [r3, #14]
            SubgRf.PacketParams.Params.Bpsk.PayloadLength = size;
 801c6b2:	4a34      	ldr	r2, [pc, #208]	; (801c784 <RadioSend+0x1ec>)
 801c6b4:	78fb      	ldrb	r3, [r7, #3]
 801c6b6:	7693      	strb	r3, [r2, #26]
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 801c6b8:	4833      	ldr	r0, [pc, #204]	; (801c788 <RadioSend+0x1f0>)
 801c6ba:	f001 ff49 	bl	801e550 <SUBGRF_SetPacketParams>
            SUBGRF_SendPayload( buffer, size, 0 );
 801c6be:	78fb      	ldrb	r3, [r7, #3]
 801c6c0:	2200      	movs	r2, #0
 801c6c2:	4619      	mov	r1, r3
 801c6c4:	6878      	ldr	r0, [r7, #4]
 801c6c6:	f001 f9f9 	bl	801dabc <SUBGRF_SendPayload>
            break;
 801c6ca:	e04c      	b.n	801c766 <RadioSend+0x1ce>
        case MODEM_SIGFOX_TX:
        {
            /* from bpsk to dbpsk */
            /* first 1 bit duplicated */
            /* RadioBuffer is 1 bytes more */
            payload_integration( RadioBuffer, buffer, size );
 801c6cc:	78fb      	ldrb	r3, [r7, #3]
 801c6ce:	461a      	mov	r2, r3
 801c6d0:	6879      	ldr	r1, [r7, #4]
 801c6d2:	482f      	ldr	r0, [pc, #188]	; (801c790 <RadioSend+0x1f8>)
 801c6d4:	f000 fccc 	bl	801d070 <payload_integration>

            SubgRf.PacketParams.PacketType = PACKET_TYPE_BPSK;
 801c6d8:	4b2a      	ldr	r3, [pc, #168]	; (801c784 <RadioSend+0x1ec>)
 801c6da:	2202      	movs	r2, #2
 801c6dc:	739a      	strb	r2, [r3, #14]
            SubgRf.PacketParams.Params.Bpsk.PayloadLength = size + 1;
 801c6de:	78fb      	ldrb	r3, [r7, #3]
 801c6e0:	3301      	adds	r3, #1
 801c6e2:	b2da      	uxtb	r2, r3
 801c6e4:	4b27      	ldr	r3, [pc, #156]	; (801c784 <RadioSend+0x1ec>)
 801c6e6:	769a      	strb	r2, [r3, #26]
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 801c6e8:	4827      	ldr	r0, [pc, #156]	; (801c788 <RadioSend+0x1f0>)
 801c6ea:	f001 ff31 	bl	801e550 <SUBGRF_SetPacketParams>

            RadioWrite( SUBGHZ_RAM_RAMPUPL, 0 ); // clean start-up LSB
 801c6ee:	2100      	movs	r1, #0
 801c6f0:	20f1      	movs	r0, #241	; 0xf1
 801c6f2:	f000 f966 	bl	801c9c2 <RadioWrite>
            RadioWrite( SUBGHZ_RAM_RAMPUPH, 0 ); // clean start-up MSB
 801c6f6:	2100      	movs	r1, #0
 801c6f8:	20f0      	movs	r0, #240	; 0xf0
 801c6fa:	f000 f962 	bl	801c9c2 <RadioWrite>
            if( SubgRf.ModulationParams.Params.Bpsk.BitRate == 100 )
 801c6fe:	4b21      	ldr	r3, [pc, #132]	; (801c784 <RadioSend+0x1ec>)
 801c700:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 801c702:	2b64      	cmp	r3, #100	; 0x64
 801c704:	d108      	bne.n	801c718 <RadioSend+0x180>
            {
                RadioWrite( SUBGHZ_RAM_RAMPDNL, 0x70 ); // clean end of frame LSB
 801c706:	2170      	movs	r1, #112	; 0x70
 801c708:	20f3      	movs	r0, #243	; 0xf3
 801c70a:	f000 f95a 	bl	801c9c2 <RadioWrite>
                RadioWrite( SUBGHZ_RAM_RAMPDNH, 0x1D ); // clean end of frame MSB
 801c70e:	211d      	movs	r1, #29
 801c710:	20f2      	movs	r0, #242	; 0xf2
 801c712:	f000 f956 	bl	801c9c2 <RadioWrite>
 801c716:	e007      	b.n	801c728 <RadioSend+0x190>
            }
            else // 600 bps
            {
                RadioWrite( SUBGHZ_RAM_RAMPDNL, 0xE1 ); // clean end of frame LSB
 801c718:	21e1      	movs	r1, #225	; 0xe1
 801c71a:	20f3      	movs	r0, #243	; 0xf3
 801c71c:	f000 f951 	bl	801c9c2 <RadioWrite>
                RadioWrite( SUBGHZ_RAM_RAMPDNH, 0x04 ); // clean end of frame MSB
 801c720:	2104      	movs	r1, #4
 801c722:	20f2      	movs	r0, #242	; 0xf2
 801c724:	f000 f94d 	bl	801c9c2 <RadioWrite>
            }

            uint16_t bitNum = ( size * 8 ) + 2;
 801c728:	78fb      	ldrb	r3, [r7, #3]
 801c72a:	b29b      	uxth	r3, r3
 801c72c:	00db      	lsls	r3, r3, #3
 801c72e:	b29b      	uxth	r3, r3
 801c730:	3302      	adds	r3, #2
 801c732:	81fb      	strh	r3, [r7, #14]
            RadioWrite( SUBGHZ_RAM_FRAMELIMH, ( bitNum >> 8 ) & 0x00FF );    // limit frame
 801c734:	89fb      	ldrh	r3, [r7, #14]
 801c736:	0a1b      	lsrs	r3, r3, #8
 801c738:	b29b      	uxth	r3, r3
 801c73a:	b2db      	uxtb	r3, r3
 801c73c:	4619      	mov	r1, r3
 801c73e:	20f4      	movs	r0, #244	; 0xf4
 801c740:	f000 f93f 	bl	801c9c2 <RadioWrite>
            RadioWrite( SUBGHZ_RAM_FRAMELIML, bitNum & 0x00FF );             // limit frame
 801c744:	89fb      	ldrh	r3, [r7, #14]
 801c746:	b2db      	uxtb	r3, r3
 801c748:	4619      	mov	r1, r3
 801c74a:	20f5      	movs	r0, #245	; 0xf5
 801c74c:	f000 f939 	bl	801c9c2 <RadioWrite>
            SUBGRF_SendPayload( RadioBuffer, size + 1, 0xFFFFFF );
 801c750:	78fb      	ldrb	r3, [r7, #3]
 801c752:	3301      	adds	r3, #1
 801c754:	b2db      	uxtb	r3, r3
 801c756:	f06f 427f 	mvn.w	r2, #4278190080	; 0xff000000
 801c75a:	4619      	mov	r1, r3
 801c75c:	480c      	ldr	r0, [pc, #48]	; (801c790 <RadioSend+0x1f8>)
 801c75e:	f001 f9ad 	bl	801dabc <SUBGRF_SendPayload>
            break;
 801c762:	e000      	b.n	801c766 <RadioSend+0x1ce>
        }
#endif /*RADIO_SIGFOX_ENABLE == 1*/
        default:
            break;
 801c764:	bf00      	nop
        }

        TimerSetValue( &TxTimeoutTimer, SubgRf.TxTimeout );
 801c766:	4b07      	ldr	r3, [pc, #28]	; (801c784 <RadioSend+0x1ec>)
 801c768:	685b      	ldr	r3, [r3, #4]
 801c76a:	4619      	mov	r1, r3
 801c76c:	4809      	ldr	r0, [pc, #36]	; (801c794 <RadioSend+0x1fc>)
 801c76e:	f003 fae3 	bl	801fd38 <UTIL_TIMER_SetPeriod>
        TimerStart( &TxTimeoutTimer );
 801c772:	4808      	ldr	r0, [pc, #32]	; (801c794 <RadioSend+0x1fc>)
 801c774:	f003 fa02 	bl	801fb7c <UTIL_TIMER_Start>
    }

    return RADIO_STATUS_OK;
 801c778:	2300      	movs	r3, #0
}
 801c77a:	4618      	mov	r0, r3
 801c77c:	3710      	adds	r7, #16
 801c77e:	46bd      	mov	sp, r7
 801c780:	bd80      	pop	{r7, pc}
 801c782:	bf00      	nop
 801c784:	20001db4 	.word	0x20001db4
 801c788:	20001dc2 	.word	0x20001dc2
 801c78c:	080218ac 	.word	0x080218ac
 801c790:	20001cb0 	.word	0x20001cb0
 801c794:	20001e10 	.word	0x20001e10

0801c798 <RadioSleep>:

static void RadioSleep( void )
{
 801c798:	b580      	push	{r7, lr}
 801c79a:	b082      	sub	sp, #8
 801c79c:	af00      	add	r7, sp, #0
    SleepParams_t params = { 0 };
 801c79e:	2300      	movs	r3, #0
 801c7a0:	713b      	strb	r3, [r7, #4]

    params.Fields.WarmStart = 1;
 801c7a2:	793b      	ldrb	r3, [r7, #4]
 801c7a4:	f043 0304 	orr.w	r3, r3, #4
 801c7a8:	713b      	strb	r3, [r7, #4]
    SUBGRF_SetSleep( params );
 801c7aa:	7938      	ldrb	r0, [r7, #4]
 801c7ac:	f001 fa62 	bl	801dc74 <SUBGRF_SetSleep>

    RADIO_DELAY_MS( 2 );
 801c7b0:	2002      	movs	r0, #2
 801c7b2:	f7e6 f871 	bl	8002898 <HAL_Delay>
}
 801c7b6:	bf00      	nop
 801c7b8:	3708      	adds	r7, #8
 801c7ba:	46bd      	mov	sp, r7
 801c7bc:	bd80      	pop	{r7, pc}

0801c7be <RadioStandby>:

static void RadioStandby( void )
{
 801c7be:	b580      	push	{r7, lr}
 801c7c0:	af00      	add	r7, sp, #0
    SUBGRF_SetStandby( STDBY_RC );
 801c7c2:	2000      	movs	r0, #0
 801c7c4:	f001 fa88 	bl	801dcd8 <SUBGRF_SetStandby>
}
 801c7c8:	bf00      	nop
 801c7ca:	bd80      	pop	{r7, pc}

0801c7cc <RadioRx>:

static void RadioRx( uint32_t timeout )
{
 801c7cc:	b580      	push	{r7, lr}
 801c7ce:	b082      	sub	sp, #8
 801c7d0:	af00      	add	r7, sp, #0
 801c7d2:	6078      	str	r0, [r7, #4]
    if( SubgRf.lr_fhss.is_lr_fhss_on == true )
    {
        //return LORAMAC_RADIO_STATUS_ERROR;
    }
#endif /* RADIO_LR_FHSS_IS_ON == 1 */
    if( 1UL == RFW_Is_Init( ) )
 801c7d4:	f002 faf1 	bl	801edba <RFW_Is_Init>
 801c7d8:	4603      	mov	r3, r0
 801c7da:	2b01      	cmp	r3, #1
 801c7dc:	d102      	bne.n	801c7e4 <RadioRx+0x18>
    {
        RFW_ReceiveInit( );
 801c7de:	f002 fb14 	bl	801ee0a <RFW_ReceiveInit>
 801c7e2:	e007      	b.n	801c7f4 <RadioRx+0x28>
    }
    else
    {
        SUBGRF_SetDioIrqParams( IRQ_RX_DONE | IRQ_RX_TX_TIMEOUT | IRQ_CRC_ERROR | IRQ_HEADER_ERROR | IRQ_RX_DBG,
 801c7e4:	2300      	movs	r3, #0
 801c7e6:	2200      	movs	r2, #0
 801c7e8:	f240 2162 	movw	r1, #610	; 0x262
 801c7ec:	f240 2062 	movw	r0, #610	; 0x262
 801c7f0:	f001 fc46 	bl	801e080 <SUBGRF_SetDioIrqParams>
                                IRQ_RX_DONE | IRQ_RX_TX_TIMEOUT | IRQ_CRC_ERROR | IRQ_HEADER_ERROR | IRQ_RX_DBG,
                                IRQ_RADIO_NONE,
                                IRQ_RADIO_NONE );
    }

    if( timeout != 0 )
 801c7f4:	687b      	ldr	r3, [r7, #4]
 801c7f6:	2b00      	cmp	r3, #0
 801c7f8:	d006      	beq.n	801c808 <RadioRx+0x3c>
    {
        TimerSetValue( &RxTimeoutTimer, timeout );
 801c7fa:	6879      	ldr	r1, [r7, #4]
 801c7fc:	4811      	ldr	r0, [pc, #68]	; (801c844 <RadioRx+0x78>)
 801c7fe:	f003 fa9b 	bl	801fd38 <UTIL_TIMER_SetPeriod>
        TimerStart( &RxTimeoutTimer );
 801c802:	4810      	ldr	r0, [pc, #64]	; (801c844 <RadioRx+0x78>)
 801c804:	f003 f9ba 	bl	801fb7c <UTIL_TIMER_Start>
    }
    /* switch off RxDcPreambleDetect See STM32WL Errata: RadioSetRxDutyCycle*/
    SubgRf.RxDcPreambleDetectTimeout = 0;
 801c808:	4b0f      	ldr	r3, [pc, #60]	; (801c848 <RadioRx+0x7c>)
 801c80a:	2200      	movs	r2, #0
 801c80c:	659a      	str	r2, [r3, #88]	; 0x58
    /* Set DBG pin */
    DBG_GPIO_RADIO_RX( SET );
    /* RF switch configuration */
    SUBGRF_SetSwitch( SubgRf.AntSwitchPaSelect, RFSWITCH_RX );
 801c80e:	4b0e      	ldr	r3, [pc, #56]	; (801c848 <RadioRx+0x7c>)
 801c810:	f893 3056 	ldrb.w	r3, [r3, #86]	; 0x56
 801c814:	2100      	movs	r1, #0
 801c816:	4618      	mov	r0, r3
 801c818:	f002 f8d6 	bl	801e9c8 <SUBGRF_SetSwitch>

    if( SubgRf.RxContinuous == true )
 801c81c:	4b0a      	ldr	r3, [pc, #40]	; (801c848 <RadioRx+0x7c>)
 801c81e:	785b      	ldrb	r3, [r3, #1]
 801c820:	2b00      	cmp	r3, #0
 801c822:	d004      	beq.n	801c82e <RadioRx+0x62>
    {
        SUBGRF_SetRx( 0xFFFFFF ); // Rx Continuous
 801c824:	f06f 407f 	mvn.w	r0, #4278190080	; 0xff000000
 801c828:	f001 fa92 	bl	801dd50 <SUBGRF_SetRx>
    }
    else
    {
        SUBGRF_SetRx( SubgRf.RxTimeout << 6 );
    }
}
 801c82c:	e005      	b.n	801c83a <RadioRx+0x6e>
        SUBGRF_SetRx( SubgRf.RxTimeout << 6 );
 801c82e:	4b06      	ldr	r3, [pc, #24]	; (801c848 <RadioRx+0x7c>)
 801c830:	689b      	ldr	r3, [r3, #8]
 801c832:	019b      	lsls	r3, r3, #6
 801c834:	4618      	mov	r0, r3
 801c836:	f001 fa8b 	bl	801dd50 <SUBGRF_SetRx>
}
 801c83a:	bf00      	nop
 801c83c:	3708      	adds	r7, #8
 801c83e:	46bd      	mov	sp, r7
 801c840:	bd80      	pop	{r7, pc}
 801c842:	bf00      	nop
 801c844:	20001e28 	.word	0x20001e28
 801c848:	20001db4 	.word	0x20001db4

0801c84c <RadioRxBoosted>:

static void RadioRxBoosted( uint32_t timeout )
{
 801c84c:	b580      	push	{r7, lr}
 801c84e:	b082      	sub	sp, #8
 801c850:	af00      	add	r7, sp, #0
 801c852:	6078      	str	r0, [r7, #4]
    if( SubgRf.lr_fhss.is_lr_fhss_on == true )
    {
        //return LORAMAC_RADIO_STATUS_ERROR;
    }
#endif /* RADIO_LR_FHSS_IS_ON == 1 */
    if( 1UL == RFW_Is_Init() )
 801c854:	f002 fab1 	bl	801edba <RFW_Is_Init>
 801c858:	4603      	mov	r3, r0
 801c85a:	2b01      	cmp	r3, #1
 801c85c:	d102      	bne.n	801c864 <RadioRxBoosted+0x18>
    {
        RFW_ReceiveInit();
 801c85e:	f002 fad4 	bl	801ee0a <RFW_ReceiveInit>
 801c862:	e007      	b.n	801c874 <RadioRxBoosted+0x28>
    }
    else
    {
        SUBGRF_SetDioIrqParams( IRQ_RX_DONE | IRQ_RX_TX_TIMEOUT | IRQ_CRC_ERROR | IRQ_HEADER_ERROR | IRQ_RX_DBG,
 801c864:	2300      	movs	r3, #0
 801c866:	2200      	movs	r2, #0
 801c868:	f240 2162 	movw	r1, #610	; 0x262
 801c86c:	f240 2062 	movw	r0, #610	; 0x262
 801c870:	f001 fc06 	bl	801e080 <SUBGRF_SetDioIrqParams>
                                IRQ_RX_DONE | IRQ_RX_TX_TIMEOUT | IRQ_CRC_ERROR | IRQ_HEADER_ERROR | IRQ_RX_DBG,
                                IRQ_RADIO_NONE,
                                IRQ_RADIO_NONE );
    }
    if( timeout != 0 )
 801c874:	687b      	ldr	r3, [r7, #4]
 801c876:	2b00      	cmp	r3, #0
 801c878:	d006      	beq.n	801c888 <RadioRxBoosted+0x3c>
    {
        TimerSetValue( &RxTimeoutTimer, timeout );
 801c87a:	6879      	ldr	r1, [r7, #4]
 801c87c:	4811      	ldr	r0, [pc, #68]	; (801c8c4 <RadioRxBoosted+0x78>)
 801c87e:	f003 fa5b 	bl	801fd38 <UTIL_TIMER_SetPeriod>
        TimerStart( &RxTimeoutTimer );
 801c882:	4810      	ldr	r0, [pc, #64]	; (801c8c4 <RadioRxBoosted+0x78>)
 801c884:	f003 f97a 	bl	801fb7c <UTIL_TIMER_Start>
    }
    /* switch off RxDcPreambleDetect See STM32WL Errata: RadioSetRxDutyCycle*/
    SubgRf.RxDcPreambleDetectTimeout = 0;
 801c888:	4b0f      	ldr	r3, [pc, #60]	; (801c8c8 <RadioRxBoosted+0x7c>)
 801c88a:	2200      	movs	r2, #0
 801c88c:	659a      	str	r2, [r3, #88]	; 0x58
    /* Set DBG pin */
    DBG_GPIO_RADIO_RX( SET );
    /* RF switch configuration */
    SUBGRF_SetSwitch( SubgRf.AntSwitchPaSelect, RFSWITCH_RX );
 801c88e:	4b0e      	ldr	r3, [pc, #56]	; (801c8c8 <RadioRxBoosted+0x7c>)
 801c890:	f893 3056 	ldrb.w	r3, [r3, #86]	; 0x56
 801c894:	2100      	movs	r1, #0
 801c896:	4618      	mov	r0, r3
 801c898:	f002 f896 	bl	801e9c8 <SUBGRF_SetSwitch>

    if( SubgRf.RxContinuous == true )
 801c89c:	4b0a      	ldr	r3, [pc, #40]	; (801c8c8 <RadioRxBoosted+0x7c>)
 801c89e:	785b      	ldrb	r3, [r3, #1]
 801c8a0:	2b00      	cmp	r3, #0
 801c8a2:	d004      	beq.n	801c8ae <RadioRxBoosted+0x62>
    {
        SUBGRF_SetRxBoosted( 0xFFFFFF ); // Rx Continuous
 801c8a4:	f06f 407f 	mvn.w	r0, #4278190080	; 0xff000000
 801c8a8:	f001 fa72 	bl	801dd90 <SUBGRF_SetRxBoosted>
    }
    else
    {
        SUBGRF_SetRxBoosted( SubgRf.RxTimeout << 6 );
    }
}
 801c8ac:	e005      	b.n	801c8ba <RadioRxBoosted+0x6e>
        SUBGRF_SetRxBoosted( SubgRf.RxTimeout << 6 );
 801c8ae:	4b06      	ldr	r3, [pc, #24]	; (801c8c8 <RadioRxBoosted+0x7c>)
 801c8b0:	689b      	ldr	r3, [r3, #8]
 801c8b2:	019b      	lsls	r3, r3, #6
 801c8b4:	4618      	mov	r0, r3
 801c8b6:	f001 fa6b 	bl	801dd90 <SUBGRF_SetRxBoosted>
}
 801c8ba:	bf00      	nop
 801c8bc:	3708      	adds	r7, #8
 801c8be:	46bd      	mov	sp, r7
 801c8c0:	bd80      	pop	{r7, pc}
 801c8c2:	bf00      	nop
 801c8c4:	20001e28 	.word	0x20001e28
 801c8c8:	20001db4 	.word	0x20001db4

0801c8cc <RadioSetRxDutyCycle>:

static void RadioSetRxDutyCycle( uint32_t rxTime, uint32_t sleepTime )
{
 801c8cc:	b580      	push	{r7, lr}
 801c8ce:	b082      	sub	sp, #8
 801c8d0:	af00      	add	r7, sp, #0
 801c8d2:	6078      	str	r0, [r7, #4]
 801c8d4:	6039      	str	r1, [r7, #0]
    /*See STM32WL Errata: RadioSetRxDutyCycle*/
    SubgRf.RxDcPreambleDetectTimeout = 2 * rxTime + sleepTime;
 801c8d6:	687b      	ldr	r3, [r7, #4]
 801c8d8:	005a      	lsls	r2, r3, #1
 801c8da:	683b      	ldr	r3, [r7, #0]
 801c8dc:	4413      	add	r3, r2
 801c8de:	4a0c      	ldr	r2, [pc, #48]	; (801c910 <RadioSetRxDutyCycle+0x44>)
 801c8e0:	6593      	str	r3, [r2, #88]	; 0x58
    /*Enable also the IRQ_PREAMBLE_DETECTED*/
    SUBGRF_SetDioIrqParams( IRQ_RADIO_ALL, IRQ_RADIO_ALL, IRQ_RADIO_NONE, IRQ_RADIO_NONE );
 801c8e2:	2300      	movs	r3, #0
 801c8e4:	2200      	movs	r2, #0
 801c8e6:	f64f 71ff 	movw	r1, #65535	; 0xffff
 801c8ea:	f64f 70ff 	movw	r0, #65535	; 0xffff
 801c8ee:	f001 fbc7 	bl	801e080 <SUBGRF_SetDioIrqParams>
    /* RF switch configuration */
    SUBGRF_SetSwitch( SubgRf.AntSwitchPaSelect, RFSWITCH_RX );
 801c8f2:	4b07      	ldr	r3, [pc, #28]	; (801c910 <RadioSetRxDutyCycle+0x44>)
 801c8f4:	f893 3056 	ldrb.w	r3, [r3, #86]	; 0x56
 801c8f8:	2100      	movs	r1, #0
 801c8fa:	4618      	mov	r0, r3
 801c8fc:	f002 f864 	bl	801e9c8 <SUBGRF_SetSwitch>
    /* Start Rx DutyCycle*/
    SUBGRF_SetRxDutyCycle( rxTime, sleepTime );
 801c900:	6839      	ldr	r1, [r7, #0]
 801c902:	6878      	ldr	r0, [r7, #4]
 801c904:	f001 fa68 	bl	801ddd8 <SUBGRF_SetRxDutyCycle>
}
 801c908:	bf00      	nop
 801c90a:	3708      	adds	r7, #8
 801c90c:	46bd      	mov	sp, r7
 801c90e:	bd80      	pop	{r7, pc}
 801c910:	20001db4 	.word	0x20001db4

0801c914 <RadioStartCad>:

static void RadioStartCad( void )
{
 801c914:	b580      	push	{r7, lr}
 801c916:	af00      	add	r7, sp, #0
    /* RF switch configuration */
    SUBGRF_SetSwitch( SubgRf.AntSwitchPaSelect, RFSWITCH_RX );
 801c918:	4b09      	ldr	r3, [pc, #36]	; (801c940 <RadioStartCad+0x2c>)
 801c91a:	f893 3056 	ldrb.w	r3, [r3, #86]	; 0x56
 801c91e:	2100      	movs	r1, #0
 801c920:	4618      	mov	r0, r3
 801c922:	f002 f851 	bl	801e9c8 <SUBGRF_SetSwitch>

    SUBGRF_SetDioIrqParams( IRQ_CAD_CLEAR | IRQ_CAD_DETECTED,
 801c926:	2300      	movs	r3, #0
 801c928:	2200      	movs	r2, #0
 801c92a:	f44f 71c0 	mov.w	r1, #384	; 0x180
 801c92e:	f44f 70c0 	mov.w	r0, #384	; 0x180
 801c932:	f001 fba5 	bl	801e080 <SUBGRF_SetDioIrqParams>
                            IRQ_CAD_CLEAR | IRQ_CAD_DETECTED,
                            IRQ_RADIO_NONE,
                            IRQ_RADIO_NONE );
    SUBGRF_SetCad( );
 801c936:	f001 fa7b 	bl	801de30 <SUBGRF_SetCad>
}
 801c93a:	bf00      	nop
 801c93c:	bd80      	pop	{r7, pc}
 801c93e:	bf00      	nop
 801c940:	20001db4 	.word	0x20001db4

0801c944 <RadioSetTxContinuousWave>:

static void RadioSetTxContinuousWave( uint32_t freq, int8_t power, uint16_t time )
{
 801c944:	b580      	push	{r7, lr}
 801c946:	b084      	sub	sp, #16
 801c948:	af00      	add	r7, sp, #0
 801c94a:	6078      	str	r0, [r7, #4]
 801c94c:	460b      	mov	r3, r1
 801c94e:	70fb      	strb	r3, [r7, #3]
 801c950:	4613      	mov	r3, r2
 801c952:	803b      	strh	r3, [r7, #0]
    if( SubgRf.lr_fhss.is_lr_fhss_on == true )
    {
        //return LORAMAC_RADIO_STATUS_ERROR;
    }
#endif /* RADIO_LR_FHSS_IS_ON == 1 */
    uint32_t timeout = ( uint32_t )time * 1000;
 801c954:	883b      	ldrh	r3, [r7, #0]
 801c956:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 801c95a:	fb02 f303 	mul.w	r3, r2, r3
 801c95e:	60fb      	str	r3, [r7, #12]
    uint8_t antswitchpow;

    SUBGRF_SetRfFrequency( freq );
 801c960:	6878      	ldr	r0, [r7, #4]
 801c962:	f001 fbe9 	bl	801e138 <SUBGRF_SetRfFrequency>

    antswitchpow = SUBGRF_SetRfTxPower( power );
 801c966:	f997 3003 	ldrsb.w	r3, [r7, #3]
 801c96a:	4618      	mov	r0, r3
 801c96c:	f002 f854 	bl	801ea18 <SUBGRF_SetRfTxPower>
 801c970:	4603      	mov	r3, r0
 801c972:	72fb      	strb	r3, [r7, #11]

    /* WORKAROUND - Trimming the output voltage power_ldo to 3.3V */
    SUBGRF_WriteRegister(REG_DRV_CTRL, 0x7 << 1);
 801c974:	210e      	movs	r1, #14
 801c976:	f640 101f 	movw	r0, #2335	; 0x91f
 801c97a:	f001 ff31 	bl	801e7e0 <SUBGRF_WriteRegister>

    /* Set RF switch */
    SUBGRF_SetSwitch( antswitchpow, RFSWITCH_TX );
 801c97e:	7afb      	ldrb	r3, [r7, #11]
 801c980:	2101      	movs	r1, #1
 801c982:	4618      	mov	r0, r3
 801c984:	f002 f820 	bl	801e9c8 <SUBGRF_SetSwitch>

    SUBGRF_SetTxContinuousWave( );
 801c988:	f001 fa60 	bl	801de4c <SUBGRF_SetTxContinuousWave>

    TimerSetValue( &TxTimeoutTimer, timeout );
 801c98c:	68f9      	ldr	r1, [r7, #12]
 801c98e:	4805      	ldr	r0, [pc, #20]	; (801c9a4 <RadioSetTxContinuousWave+0x60>)
 801c990:	f003 f9d2 	bl	801fd38 <UTIL_TIMER_SetPeriod>
    TimerStart( &TxTimeoutTimer );
 801c994:	4803      	ldr	r0, [pc, #12]	; (801c9a4 <RadioSetTxContinuousWave+0x60>)
 801c996:	f003 f8f1 	bl	801fb7c <UTIL_TIMER_Start>
}
 801c99a:	bf00      	nop
 801c99c:	3710      	adds	r7, #16
 801c99e:	46bd      	mov	sp, r7
 801c9a0:	bd80      	pop	{r7, pc}
 801c9a2:	bf00      	nop
 801c9a4:	20001e10 	.word	0x20001e10

0801c9a8 <RadioRssi>:

static int16_t RadioRssi( RadioModems_t modem )
{
 801c9a8:	b580      	push	{r7, lr}
 801c9aa:	b082      	sub	sp, #8
 801c9ac:	af00      	add	r7, sp, #0
 801c9ae:	4603      	mov	r3, r0
 801c9b0:	71fb      	strb	r3, [r7, #7]
    return SUBGRF_GetRssiInst( );
 801c9b2:	f001 fe82 	bl	801e6ba <SUBGRF_GetRssiInst>
 801c9b6:	4603      	mov	r3, r0
 801c9b8:	b21b      	sxth	r3, r3
}
 801c9ba:	4618      	mov	r0, r3
 801c9bc:	3708      	adds	r7, #8
 801c9be:	46bd      	mov	sp, r7
 801c9c0:	bd80      	pop	{r7, pc}

0801c9c2 <RadioWrite>:

static void RadioWrite( uint16_t addr, uint8_t data )
{
 801c9c2:	b580      	push	{r7, lr}
 801c9c4:	b082      	sub	sp, #8
 801c9c6:	af00      	add	r7, sp, #0
 801c9c8:	4603      	mov	r3, r0
 801c9ca:	460a      	mov	r2, r1
 801c9cc:	80fb      	strh	r3, [r7, #6]
 801c9ce:	4613      	mov	r3, r2
 801c9d0:	717b      	strb	r3, [r7, #5]
    SUBGRF_WriteRegister( addr, data );
 801c9d2:	797a      	ldrb	r2, [r7, #5]
 801c9d4:	88fb      	ldrh	r3, [r7, #6]
 801c9d6:	4611      	mov	r1, r2
 801c9d8:	4618      	mov	r0, r3
 801c9da:	f001 ff01 	bl	801e7e0 <SUBGRF_WriteRegister>
}
 801c9de:	bf00      	nop
 801c9e0:	3708      	adds	r7, #8
 801c9e2:	46bd      	mov	sp, r7
 801c9e4:	bd80      	pop	{r7, pc}

0801c9e6 <RadioRead>:

static uint8_t RadioRead( uint16_t addr )
{
 801c9e6:	b580      	push	{r7, lr}
 801c9e8:	b082      	sub	sp, #8
 801c9ea:	af00      	add	r7, sp, #0
 801c9ec:	4603      	mov	r3, r0
 801c9ee:	80fb      	strh	r3, [r7, #6]
    return SUBGRF_ReadRegister( addr );
 801c9f0:	88fb      	ldrh	r3, [r7, #6]
 801c9f2:	4618      	mov	r0, r3
 801c9f4:	f001 ff08 	bl	801e808 <SUBGRF_ReadRegister>
 801c9f8:	4603      	mov	r3, r0
}
 801c9fa:	4618      	mov	r0, r3
 801c9fc:	3708      	adds	r7, #8
 801c9fe:	46bd      	mov	sp, r7
 801ca00:	bd80      	pop	{r7, pc}

0801ca02 <RadioWriteRegisters>:

static void RadioWriteRegisters( uint16_t addr, uint8_t *buffer, uint8_t size )
{
 801ca02:	b580      	push	{r7, lr}
 801ca04:	b082      	sub	sp, #8
 801ca06:	af00      	add	r7, sp, #0
 801ca08:	4603      	mov	r3, r0
 801ca0a:	6039      	str	r1, [r7, #0]
 801ca0c:	80fb      	strh	r3, [r7, #6]
 801ca0e:	4613      	mov	r3, r2
 801ca10:	717b      	strb	r3, [r7, #5]
    SUBGRF_WriteRegisters( addr, buffer, size );
 801ca12:	797b      	ldrb	r3, [r7, #5]
 801ca14:	b29a      	uxth	r2, r3
 801ca16:	88fb      	ldrh	r3, [r7, #6]
 801ca18:	6839      	ldr	r1, [r7, #0]
 801ca1a:	4618      	mov	r0, r3
 801ca1c:	f001 ff08 	bl	801e830 <SUBGRF_WriteRegisters>
}
 801ca20:	bf00      	nop
 801ca22:	3708      	adds	r7, #8
 801ca24:	46bd      	mov	sp, r7
 801ca26:	bd80      	pop	{r7, pc}

0801ca28 <RadioReadRegisters>:

static void RadioReadRegisters( uint16_t addr, uint8_t *buffer, uint8_t size )
{
 801ca28:	b580      	push	{r7, lr}
 801ca2a:	b082      	sub	sp, #8
 801ca2c:	af00      	add	r7, sp, #0
 801ca2e:	4603      	mov	r3, r0
 801ca30:	6039      	str	r1, [r7, #0]
 801ca32:	80fb      	strh	r3, [r7, #6]
 801ca34:	4613      	mov	r3, r2
 801ca36:	717b      	strb	r3, [r7, #5]
    SUBGRF_ReadRegisters( addr, buffer, size );
 801ca38:	797b      	ldrb	r3, [r7, #5]
 801ca3a:	b29a      	uxth	r2, r3
 801ca3c:	88fb      	ldrh	r3, [r7, #6]
 801ca3e:	6839      	ldr	r1, [r7, #0]
 801ca40:	4618      	mov	r0, r3
 801ca42:	f001 ff17 	bl	801e874 <SUBGRF_ReadRegisters>
}
 801ca46:	bf00      	nop
 801ca48:	3708      	adds	r7, #8
 801ca4a:	46bd      	mov	sp, r7
 801ca4c:	bd80      	pop	{r7, pc}
	...

0801ca50 <RadioSetMaxPayloadLength>:

static void RadioSetMaxPayloadLength( RadioModems_t modem, uint8_t max )
{
 801ca50:	b580      	push	{r7, lr}
 801ca52:	b082      	sub	sp, #8
 801ca54:	af00      	add	r7, sp, #0
 801ca56:	4603      	mov	r3, r0
 801ca58:	460a      	mov	r2, r1
 801ca5a:	71fb      	strb	r3, [r7, #7]
 801ca5c:	4613      	mov	r3, r2
 801ca5e:	71bb      	strb	r3, [r7, #6]
    if( modem == MODEM_LORA )
 801ca60:	79fb      	ldrb	r3, [r7, #7]
 801ca62:	2b01      	cmp	r3, #1
 801ca64:	d10a      	bne.n	801ca7c <RadioSetMaxPayloadLength+0x2c>
    {
        SubgRf.PacketParams.Params.LoRa.PayloadLength = MaxPayloadLength = max;
 801ca66:	4a0e      	ldr	r2, [pc, #56]	; (801caa0 <RadioSetMaxPayloadLength+0x50>)
 801ca68:	79bb      	ldrb	r3, [r7, #6]
 801ca6a:	7013      	strb	r3, [r2, #0]
 801ca6c:	4b0c      	ldr	r3, [pc, #48]	; (801caa0 <RadioSetMaxPayloadLength+0x50>)
 801ca6e:	781a      	ldrb	r2, [r3, #0]
 801ca70:	4b0c      	ldr	r3, [pc, #48]	; (801caa4 <RadioSetMaxPayloadLength+0x54>)
 801ca72:	77da      	strb	r2, [r3, #31]
        SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 801ca74:	480c      	ldr	r0, [pc, #48]	; (801caa8 <RadioSetMaxPayloadLength+0x58>)
 801ca76:	f001 fd6b 	bl	801e550 <SUBGRF_SetPacketParams>
        {
            SubgRf.PacketParams.Params.Gfsk.PayloadLength = MaxPayloadLength = max;
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
        }
    }
}
 801ca7a:	e00d      	b.n	801ca98 <RadioSetMaxPayloadLength+0x48>
        if( SubgRf.PacketParams.Params.Gfsk.HeaderType == RADIO_PACKET_VARIABLE_LENGTH )
 801ca7c:	4b09      	ldr	r3, [pc, #36]	; (801caa4 <RadioSetMaxPayloadLength+0x54>)
 801ca7e:	7d5b      	ldrb	r3, [r3, #21]
 801ca80:	2b01      	cmp	r3, #1
 801ca82:	d109      	bne.n	801ca98 <RadioSetMaxPayloadLength+0x48>
            SubgRf.PacketParams.Params.Gfsk.PayloadLength = MaxPayloadLength = max;
 801ca84:	4a06      	ldr	r2, [pc, #24]	; (801caa0 <RadioSetMaxPayloadLength+0x50>)
 801ca86:	79bb      	ldrb	r3, [r7, #6]
 801ca88:	7013      	strb	r3, [r2, #0]
 801ca8a:	4b05      	ldr	r3, [pc, #20]	; (801caa0 <RadioSetMaxPayloadLength+0x50>)
 801ca8c:	781a      	ldrb	r2, [r3, #0]
 801ca8e:	4b05      	ldr	r3, [pc, #20]	; (801caa4 <RadioSetMaxPayloadLength+0x54>)
 801ca90:	759a      	strb	r2, [r3, #22]
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 801ca92:	4805      	ldr	r0, [pc, #20]	; (801caa8 <RadioSetMaxPayloadLength+0x58>)
 801ca94:	f001 fd5c 	bl	801e550 <SUBGRF_SetPacketParams>
}
 801ca98:	bf00      	nop
 801ca9a:	3708      	adds	r7, #8
 801ca9c:	46bd      	mov	sp, r7
 801ca9e:	bd80      	pop	{r7, pc}
 801caa0:	20000134 	.word	0x20000134
 801caa4:	20001db4 	.word	0x20001db4
 801caa8:	20001dc2 	.word	0x20001dc2

0801caac <RadioSetPublicNetwork>:

static void RadioSetPublicNetwork( bool enable )
{
 801caac:	b580      	push	{r7, lr}
 801caae:	b082      	sub	sp, #8
 801cab0:	af00      	add	r7, sp, #0
 801cab2:	4603      	mov	r3, r0
 801cab4:	71fb      	strb	r3, [r7, #7]
    SubgRf.PublicNetwork.Current = SubgRf.PublicNetwork.Previous = enable;
 801cab6:	4a13      	ldr	r2, [pc, #76]	; (801cb04 <RadioSetPublicNetwork+0x58>)
 801cab8:	79fb      	ldrb	r3, [r7, #7]
 801caba:	7313      	strb	r3, [r2, #12]
 801cabc:	4b11      	ldr	r3, [pc, #68]	; (801cb04 <RadioSetPublicNetwork+0x58>)
 801cabe:	7b1a      	ldrb	r2, [r3, #12]
 801cac0:	4b10      	ldr	r3, [pc, #64]	; (801cb04 <RadioSetPublicNetwork+0x58>)
 801cac2:	735a      	strb	r2, [r3, #13]

    RadioSetModem( MODEM_LORA );
 801cac4:	2001      	movs	r0, #1
 801cac6:	f7ff f811 	bl	801baec <RadioSetModem>
    if( enable == true )
 801caca:	79fb      	ldrb	r3, [r7, #7]
 801cacc:	2b00      	cmp	r3, #0
 801cace:	d00a      	beq.n	801cae6 <RadioSetPublicNetwork+0x3a>
    {
        // Change LoRa modem SyncWord
        SUBGRF_WriteRegister( REG_LR_SYNCWORD, ( LORA_MAC_PUBLIC_SYNCWORD >> 8 ) & 0xFF );
 801cad0:	2134      	movs	r1, #52	; 0x34
 801cad2:	f44f 60e8 	mov.w	r0, #1856	; 0x740
 801cad6:	f001 fe83 	bl	801e7e0 <SUBGRF_WriteRegister>
        SUBGRF_WriteRegister( REG_LR_SYNCWORD + 1, LORA_MAC_PUBLIC_SYNCWORD & 0xFF );
 801cada:	2144      	movs	r1, #68	; 0x44
 801cadc:	f240 7041 	movw	r0, #1857	; 0x741
 801cae0:	f001 fe7e 	bl	801e7e0 <SUBGRF_WriteRegister>
    {
        // Change LoRa modem SyncWord
        SUBGRF_WriteRegister( REG_LR_SYNCWORD, ( LORA_MAC_PRIVATE_SYNCWORD >> 8 ) & 0xFF );
        SUBGRF_WriteRegister( REG_LR_SYNCWORD + 1, LORA_MAC_PRIVATE_SYNCWORD & 0xFF );
    }
}
 801cae4:	e009      	b.n	801cafa <RadioSetPublicNetwork+0x4e>
        SUBGRF_WriteRegister( REG_LR_SYNCWORD, ( LORA_MAC_PRIVATE_SYNCWORD >> 8 ) & 0xFF );
 801cae6:	2114      	movs	r1, #20
 801cae8:	f44f 60e8 	mov.w	r0, #1856	; 0x740
 801caec:	f001 fe78 	bl	801e7e0 <SUBGRF_WriteRegister>
        SUBGRF_WriteRegister( REG_LR_SYNCWORD + 1, LORA_MAC_PRIVATE_SYNCWORD & 0xFF );
 801caf0:	2124      	movs	r1, #36	; 0x24
 801caf2:	f240 7041 	movw	r0, #1857	; 0x741
 801caf6:	f001 fe73 	bl	801e7e0 <SUBGRF_WriteRegister>
}
 801cafa:	bf00      	nop
 801cafc:	3708      	adds	r7, #8
 801cafe:	46bd      	mov	sp, r7
 801cb00:	bd80      	pop	{r7, pc}
 801cb02:	bf00      	nop
 801cb04:	20001db4 	.word	0x20001db4

0801cb08 <RadioGetWakeupTime>:

static uint32_t RadioGetWakeupTime( void )
{
 801cb08:	b580      	push	{r7, lr}
 801cb0a:	af00      	add	r7, sp, #0
    return SUBGRF_GetRadioWakeUpTime() + RADIO_WAKEUP_TIME;
 801cb0c:	f001 ffb8 	bl	801ea80 <SUBGRF_GetRadioWakeUpTime>
 801cb10:	4603      	mov	r3, r0
 801cb12:	3303      	adds	r3, #3
}
 801cb14:	4618      	mov	r0, r3
 801cb16:	bd80      	pop	{r7, pc}

0801cb18 <RadioOnTxTimeoutIrq>:

static void RadioOnTxTimeoutIrq( void *context )
{
 801cb18:	b580      	push	{r7, lr}
 801cb1a:	b082      	sub	sp, #8
 801cb1c:	af00      	add	r7, sp, #0
 801cb1e:	6078      	str	r0, [r7, #4]
    RADIO_TX_TIMEOUT_PROCESS();
 801cb20:	f000 f80e 	bl	801cb40 <RadioOnTxTimeoutProcess>
}
 801cb24:	bf00      	nop
 801cb26:	3708      	adds	r7, #8
 801cb28:	46bd      	mov	sp, r7
 801cb2a:	bd80      	pop	{r7, pc}

0801cb2c <RadioOnRxTimeoutIrq>:

static void RadioOnRxTimeoutIrq( void *context )
{
 801cb2c:	b580      	push	{r7, lr}
 801cb2e:	b082      	sub	sp, #8
 801cb30:	af00      	add	r7, sp, #0
 801cb32:	6078      	str	r0, [r7, #4]
    RADIO_RX_TIMEOUT_PROCESS();
 801cb34:	f000 f818 	bl	801cb68 <RadioOnRxTimeoutProcess>
}
 801cb38:	bf00      	nop
 801cb3a:	3708      	adds	r7, #8
 801cb3c:	46bd      	mov	sp, r7
 801cb3e:	bd80      	pop	{r7, pc}

0801cb40 <RadioOnTxTimeoutProcess>:

static void RadioOnTxTimeoutProcess( void )
{
 801cb40:	b580      	push	{r7, lr}
 801cb42:	af00      	add	r7, sp, #0
    DBG_GPIO_RADIO_TX( RST );

    if( ( RadioEvents != NULL ) && ( RadioEvents->TxTimeout != NULL ) )
 801cb44:	4b07      	ldr	r3, [pc, #28]	; (801cb64 <RadioOnTxTimeoutProcess+0x24>)
 801cb46:	681b      	ldr	r3, [r3, #0]
 801cb48:	2b00      	cmp	r3, #0
 801cb4a:	d008      	beq.n	801cb5e <RadioOnTxTimeoutProcess+0x1e>
 801cb4c:	4b05      	ldr	r3, [pc, #20]	; (801cb64 <RadioOnTxTimeoutProcess+0x24>)
 801cb4e:	681b      	ldr	r3, [r3, #0]
 801cb50:	685b      	ldr	r3, [r3, #4]
 801cb52:	2b00      	cmp	r3, #0
 801cb54:	d003      	beq.n	801cb5e <RadioOnTxTimeoutProcess+0x1e>
    {
        RadioEvents->TxTimeout( );
 801cb56:	4b03      	ldr	r3, [pc, #12]	; (801cb64 <RadioOnTxTimeoutProcess+0x24>)
 801cb58:	681b      	ldr	r3, [r3, #0]
 801cb5a:	685b      	ldr	r3, [r3, #4]
 801cb5c:	4798      	blx	r3
    }
}
 801cb5e:	bf00      	nop
 801cb60:	bd80      	pop	{r7, pc}
 801cb62:	bf00      	nop
 801cb64:	20001db0 	.word	0x20001db0

0801cb68 <RadioOnRxTimeoutProcess>:

static void RadioOnRxTimeoutProcess( void )
{
 801cb68:	b580      	push	{r7, lr}
 801cb6a:	af00      	add	r7, sp, #0
    DBG_GPIO_RADIO_RX( RST );

    if( ( RadioEvents != NULL ) && ( RadioEvents->RxTimeout != NULL ) )
 801cb6c:	4b07      	ldr	r3, [pc, #28]	; (801cb8c <RadioOnRxTimeoutProcess+0x24>)
 801cb6e:	681b      	ldr	r3, [r3, #0]
 801cb70:	2b00      	cmp	r3, #0
 801cb72:	d008      	beq.n	801cb86 <RadioOnRxTimeoutProcess+0x1e>
 801cb74:	4b05      	ldr	r3, [pc, #20]	; (801cb8c <RadioOnRxTimeoutProcess+0x24>)
 801cb76:	681b      	ldr	r3, [r3, #0]
 801cb78:	68db      	ldr	r3, [r3, #12]
 801cb7a:	2b00      	cmp	r3, #0
 801cb7c:	d003      	beq.n	801cb86 <RadioOnRxTimeoutProcess+0x1e>
    {
        RadioEvents->RxTimeout( );
 801cb7e:	4b03      	ldr	r3, [pc, #12]	; (801cb8c <RadioOnRxTimeoutProcess+0x24>)
 801cb80:	681b      	ldr	r3, [r3, #0]
 801cb82:	68db      	ldr	r3, [r3, #12]
 801cb84:	4798      	blx	r3
    }
}
 801cb86:	bf00      	nop
 801cb88:	bd80      	pop	{r7, pc}
 801cb8a:	bf00      	nop
 801cb8c:	20001db0 	.word	0x20001db0

0801cb90 <RadioOnDioIrq>:

static void RadioOnDioIrq( RadioIrqMasks_t radioIrq )
{
 801cb90:	b580      	push	{r7, lr}
 801cb92:	b082      	sub	sp, #8
 801cb94:	af00      	add	r7, sp, #0
 801cb96:	4603      	mov	r3, r0
 801cb98:	80fb      	strh	r3, [r7, #6]
    SubgRf.RadioIrq = radioIrq;
 801cb9a:	4a05      	ldr	r2, [pc, #20]	; (801cbb0 <RadioOnDioIrq+0x20>)
 801cb9c:	88fb      	ldrh	r3, [r7, #6]
 801cb9e:	f8a2 3054 	strh.w	r3, [r2, #84]	; 0x54

    RADIO_IRQ_PROCESS();
 801cba2:	f000 f807 	bl	801cbb4 <RadioIrqProcess>
}
 801cba6:	bf00      	nop
 801cba8:	3708      	adds	r7, #8
 801cbaa:	46bd      	mov	sp, r7
 801cbac:	bd80      	pop	{r7, pc}
 801cbae:	bf00      	nop
 801cbb0:	20001db4 	.word	0x20001db4

0801cbb4 <RadioIrqProcess>:

static void RadioIrqProcess( void )
{
 801cbb4:	b5b0      	push	{r4, r5, r7, lr}
 801cbb6:	b082      	sub	sp, #8
 801cbb8:	af00      	add	r7, sp, #0
    uint8_t size = 0;
 801cbba:	2300      	movs	r3, #0
 801cbbc:	71fb      	strb	r3, [r7, #7]
    int32_t cfo = 0;
 801cbbe:	2300      	movs	r3, #0
 801cbc0:	603b      	str	r3, [r7, #0]

    switch( SubgRf.RadioIrq )
 801cbc2:	4ba8      	ldr	r3, [pc, #672]	; (801ce64 <RadioIrqProcess+0x2b0>)
 801cbc4:	f8b3 3054 	ldrh.w	r3, [r3, #84]	; 0x54
 801cbc8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 801cbcc:	f000 810d 	beq.w	801cdea <RadioIrqProcess+0x236>
 801cbd0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 801cbd4:	f300 81e8 	bgt.w	801cfa8 <RadioIrqProcess+0x3f4>
 801cbd8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 801cbdc:	f000 80f1 	beq.w	801cdc2 <RadioIrqProcess+0x20e>
 801cbe0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 801cbe4:	f300 81e0 	bgt.w	801cfa8 <RadioIrqProcess+0x3f4>
 801cbe8:	2b80      	cmp	r3, #128	; 0x80
 801cbea:	f000 80d6 	beq.w	801cd9a <RadioIrqProcess+0x1e6>
 801cbee:	2b80      	cmp	r3, #128	; 0x80
 801cbf0:	f300 81da 	bgt.w	801cfa8 <RadioIrqProcess+0x3f4>
 801cbf4:	2b20      	cmp	r3, #32
 801cbf6:	dc49      	bgt.n	801cc8c <RadioIrqProcess+0xd8>
 801cbf8:	2b00      	cmp	r3, #0
 801cbfa:	f340 81d5 	ble.w	801cfa8 <RadioIrqProcess+0x3f4>
 801cbfe:	3b01      	subs	r3, #1
 801cc00:	2b1f      	cmp	r3, #31
 801cc02:	f200 81d1 	bhi.w	801cfa8 <RadioIrqProcess+0x3f4>
 801cc06:	a201      	add	r2, pc, #4	; (adr r2, 801cc0c <RadioIrqProcess+0x58>)
 801cc08:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801cc0c:	0801cc95 	.word	0x0801cc95
 801cc10:	0801cccf 	.word	0x0801cccf
 801cc14:	0801cfa9 	.word	0x0801cfa9
 801cc18:	0801ce85 	.word	0x0801ce85
 801cc1c:	0801cfa9 	.word	0x0801cfa9
 801cc20:	0801cfa9 	.word	0x0801cfa9
 801cc24:	0801cfa9 	.word	0x0801cfa9
 801cc28:	0801cf01 	.word	0x0801cf01
 801cc2c:	0801cfa9 	.word	0x0801cfa9
 801cc30:	0801cfa9 	.word	0x0801cfa9
 801cc34:	0801cfa9 	.word	0x0801cfa9
 801cc38:	0801cfa9 	.word	0x0801cfa9
 801cc3c:	0801cfa9 	.word	0x0801cfa9
 801cc40:	0801cfa9 	.word	0x0801cfa9
 801cc44:	0801cfa9 	.word	0x0801cfa9
 801cc48:	0801cf1d 	.word	0x0801cf1d
 801cc4c:	0801cfa9 	.word	0x0801cfa9
 801cc50:	0801cfa9 	.word	0x0801cfa9
 801cc54:	0801cfa9 	.word	0x0801cfa9
 801cc58:	0801cfa9 	.word	0x0801cfa9
 801cc5c:	0801cfa9 	.word	0x0801cfa9
 801cc60:	0801cfa9 	.word	0x0801cfa9
 801cc64:	0801cfa9 	.word	0x0801cfa9
 801cc68:	0801cfa9 	.word	0x0801cfa9
 801cc6c:	0801cfa9 	.word	0x0801cfa9
 801cc70:	0801cfa9 	.word	0x0801cfa9
 801cc74:	0801cfa9 	.word	0x0801cfa9
 801cc78:	0801cfa9 	.word	0x0801cfa9
 801cc7c:	0801cfa9 	.word	0x0801cfa9
 801cc80:	0801cfa9 	.word	0x0801cfa9
 801cc84:	0801cfa9 	.word	0x0801cfa9
 801cc88:	0801cf2b 	.word	0x0801cf2b
 801cc8c:	2b40      	cmp	r3, #64	; 0x40
 801cc8e:	f000 816d 	beq.w	801cf6c <RadioIrqProcess+0x3b8>
        MW_LOG( TS_ON, VLEVEL_M,  "HOP\r\n" );
        break;
    }
#endif /* RADIO_LR_FHSS_IS_ON == 1 */
    default:
        break;
 801cc92:	e189      	b.n	801cfa8 <RadioIrqProcess+0x3f4>
        TimerStop( &TxTimeoutTimer );
 801cc94:	4874      	ldr	r0, [pc, #464]	; (801ce68 <RadioIrqProcess+0x2b4>)
 801cc96:	f002 ffdf 	bl	801fc58 <UTIL_TIMER_Stop>
        SUBGRF_SetStandby( STDBY_RC );
 801cc9a:	2000      	movs	r0, #0
 801cc9c:	f001 f81c 	bl	801dcd8 <SUBGRF_SetStandby>
        if( RFW_Is_LongPacketModeEnabled() == 1 )
 801cca0:	f002 f892 	bl	801edc8 <RFW_Is_LongPacketModeEnabled>
 801cca4:	4603      	mov	r3, r0
 801cca6:	2b01      	cmp	r3, #1
 801cca8:	d101      	bne.n	801ccae <RadioIrqProcess+0xfa>
            RFW_DeInit_TxLongPacket( );
 801ccaa:	f002 f8b6 	bl	801ee1a <RFW_DeInit_TxLongPacket>
        if( ( RadioEvents != NULL ) && ( RadioEvents->TxDone != NULL ) )
 801ccae:	4b6f      	ldr	r3, [pc, #444]	; (801ce6c <RadioIrqProcess+0x2b8>)
 801ccb0:	681b      	ldr	r3, [r3, #0]
 801ccb2:	2b00      	cmp	r3, #0
 801ccb4:	f000 817a 	beq.w	801cfac <RadioIrqProcess+0x3f8>
 801ccb8:	4b6c      	ldr	r3, [pc, #432]	; (801ce6c <RadioIrqProcess+0x2b8>)
 801ccba:	681b      	ldr	r3, [r3, #0]
 801ccbc:	681b      	ldr	r3, [r3, #0]
 801ccbe:	2b00      	cmp	r3, #0
 801ccc0:	f000 8174 	beq.w	801cfac <RadioIrqProcess+0x3f8>
            RadioEvents->TxDone( );
 801ccc4:	4b69      	ldr	r3, [pc, #420]	; (801ce6c <RadioIrqProcess+0x2b8>)
 801ccc6:	681b      	ldr	r3, [r3, #0]
 801ccc8:	681b      	ldr	r3, [r3, #0]
 801ccca:	4798      	blx	r3
        break;
 801cccc:	e16e      	b.n	801cfac <RadioIrqProcess+0x3f8>
        TimerStop( &RxTimeoutTimer );
 801ccce:	4868      	ldr	r0, [pc, #416]	; (801ce70 <RadioIrqProcess+0x2bc>)
 801ccd0:	f002 ffc2 	bl	801fc58 <UTIL_TIMER_Stop>
        if( SubgRf.RxContinuous == false )
 801ccd4:	4b63      	ldr	r3, [pc, #396]	; (801ce64 <RadioIrqProcess+0x2b0>)
 801ccd6:	785b      	ldrb	r3, [r3, #1]
 801ccd8:	f083 0301 	eor.w	r3, r3, #1
 801ccdc:	b2db      	uxtb	r3, r3
 801ccde:	2b00      	cmp	r3, #0
 801cce0:	d014      	beq.n	801cd0c <RadioIrqProcess+0x158>
            SUBGRF_SetStandby( STDBY_RC );
 801cce2:	2000      	movs	r0, #0
 801cce4:	f000 fff8 	bl	801dcd8 <SUBGRF_SetStandby>
            SUBGRF_WriteRegister( SUBGHZ_RTCCTLR, 0x00 );
 801cce8:	2100      	movs	r1, #0
 801ccea:	f640 1002 	movw	r0, #2306	; 0x902
 801ccee:	f001 fd77 	bl	801e7e0 <SUBGRF_WriteRegister>
            SUBGRF_WriteRegister( SUBGHZ_EVENTMASKR, SUBGRF_ReadRegister( SUBGHZ_EVENTMASKR ) | ( 1 << 1 ) );
 801ccf2:	f640 1044 	movw	r0, #2372	; 0x944
 801ccf6:	f001 fd87 	bl	801e808 <SUBGRF_ReadRegister>
 801ccfa:	4603      	mov	r3, r0
 801ccfc:	f043 0302 	orr.w	r3, r3, #2
 801cd00:	b2db      	uxtb	r3, r3
 801cd02:	4619      	mov	r1, r3
 801cd04:	f640 1044 	movw	r0, #2372	; 0x944
 801cd08:	f001 fd6a 	bl	801e7e0 <SUBGRF_WriteRegister>
        SUBGRF_GetPayload( RadioBuffer, &size, 255 );
 801cd0c:	1dfb      	adds	r3, r7, #7
 801cd0e:	22ff      	movs	r2, #255	; 0xff
 801cd10:	4619      	mov	r1, r3
 801cd12:	4858      	ldr	r0, [pc, #352]	; (801ce74 <RadioIrqProcess+0x2c0>)
 801cd14:	f000 feb0 	bl	801da78 <SUBGRF_GetPayload>
        SUBGRF_GetPacketStatus( &( SubgRf.PacketStatus ) );
 801cd18:	4857      	ldr	r0, [pc, #348]	; (801ce78 <RadioIrqProcess+0x2c4>)
 801cd1a:	f001 fd0f 	bl	801e73c <SUBGRF_GetPacketStatus>
        if( ( RadioEvents != NULL ) && ( RadioEvents->RxDone != NULL ) )
 801cd1e:	4b53      	ldr	r3, [pc, #332]	; (801ce6c <RadioIrqProcess+0x2b8>)
 801cd20:	681b      	ldr	r3, [r3, #0]
 801cd22:	2b00      	cmp	r3, #0
 801cd24:	f000 8144 	beq.w	801cfb0 <RadioIrqProcess+0x3fc>
 801cd28:	4b50      	ldr	r3, [pc, #320]	; (801ce6c <RadioIrqProcess+0x2b8>)
 801cd2a:	681b      	ldr	r3, [r3, #0]
 801cd2c:	689b      	ldr	r3, [r3, #8]
 801cd2e:	2b00      	cmp	r3, #0
 801cd30:	f000 813e 	beq.w	801cfb0 <RadioIrqProcess+0x3fc>
            switch( SubgRf.PacketStatus.packetType )
 801cd34:	4b4b      	ldr	r3, [pc, #300]	; (801ce64 <RadioIrqProcess+0x2b0>)
 801cd36:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 801cd3a:	2b01      	cmp	r3, #1
 801cd3c:	d10e      	bne.n	801cd5c <RadioIrqProcess+0x1a8>
                RadioEvents->RxDone( RadioBuffer, size, SubgRf.PacketStatus.Params.LoRa.RssiPkt,
 801cd3e:	4b4b      	ldr	r3, [pc, #300]	; (801ce6c <RadioIrqProcess+0x2b8>)
 801cd40:	681b      	ldr	r3, [r3, #0]
 801cd42:	689c      	ldr	r4, [r3, #8]
 801cd44:	79fb      	ldrb	r3, [r7, #7]
 801cd46:	b299      	uxth	r1, r3
 801cd48:	4b46      	ldr	r3, [pc, #280]	; (801ce64 <RadioIrqProcess+0x2b0>)
 801cd4a:	f993 3030 	ldrsb.w	r3, [r3, #48]	; 0x30
 801cd4e:	b21a      	sxth	r2, r3
 801cd50:	4b44      	ldr	r3, [pc, #272]	; (801ce64 <RadioIrqProcess+0x2b0>)
 801cd52:	f993 3031 	ldrsb.w	r3, [r3, #49]	; 0x31
 801cd56:	4847      	ldr	r0, [pc, #284]	; (801ce74 <RadioIrqProcess+0x2c0>)
 801cd58:	47a0      	blx	r4
                break;
 801cd5a:	e01d      	b.n	801cd98 <RadioIrqProcess+0x1e4>
                SUBGRF_GetCFO( SubgRf.ModulationParams.Params.Gfsk.BitRate, &cfo );
 801cd5c:	4b41      	ldr	r3, [pc, #260]	; (801ce64 <RadioIrqProcess+0x2b0>)
 801cd5e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 801cd60:	463a      	mov	r2, r7
 801cd62:	4611      	mov	r1, r2
 801cd64:	4618      	mov	r0, r3
 801cd66:	f001 ff7d 	bl	801ec64 <SUBGRF_GetCFO>
                RadioEvents->RxDone( RadioBuffer, size, SubgRf.PacketStatus.Params.Gfsk.RssiAvg, ( int8_t ) DIVR( cfo, 1000 ) );
 801cd6a:	4b40      	ldr	r3, [pc, #256]	; (801ce6c <RadioIrqProcess+0x2b8>)
 801cd6c:	681b      	ldr	r3, [r3, #0]
 801cd6e:	689c      	ldr	r4, [r3, #8]
 801cd70:	79fb      	ldrb	r3, [r7, #7]
 801cd72:	b299      	uxth	r1, r3
 801cd74:	4b3b      	ldr	r3, [pc, #236]	; (801ce64 <RadioIrqProcess+0x2b0>)
 801cd76:	f993 3029 	ldrsb.w	r3, [r3, #41]	; 0x29
 801cd7a:	b218      	sxth	r0, r3
 801cd7c:	683b      	ldr	r3, [r7, #0]
 801cd7e:	f503 73fa 	add.w	r3, r3, #500	; 0x1f4
 801cd82:	4a3e      	ldr	r2, [pc, #248]	; (801ce7c <RadioIrqProcess+0x2c8>)
 801cd84:	fb82 5203 	smull	r5, r2, r2, r3
 801cd88:	1192      	asrs	r2, r2, #6
 801cd8a:	17db      	asrs	r3, r3, #31
 801cd8c:	1ad3      	subs	r3, r2, r3
 801cd8e:	b25b      	sxtb	r3, r3
 801cd90:	4602      	mov	r2, r0
 801cd92:	4838      	ldr	r0, [pc, #224]	; (801ce74 <RadioIrqProcess+0x2c0>)
 801cd94:	47a0      	blx	r4
                break;
 801cd96:	bf00      	nop
        break;
 801cd98:	e10a      	b.n	801cfb0 <RadioIrqProcess+0x3fc>
        SUBGRF_SetStandby( STDBY_RC );
 801cd9a:	2000      	movs	r0, #0
 801cd9c:	f000 ff9c 	bl	801dcd8 <SUBGRF_SetStandby>
        if( ( RadioEvents != NULL ) && ( RadioEvents->CadDone != NULL ) )
 801cda0:	4b32      	ldr	r3, [pc, #200]	; (801ce6c <RadioIrqProcess+0x2b8>)
 801cda2:	681b      	ldr	r3, [r3, #0]
 801cda4:	2b00      	cmp	r3, #0
 801cda6:	f000 8105 	beq.w	801cfb4 <RadioIrqProcess+0x400>
 801cdaa:	4b30      	ldr	r3, [pc, #192]	; (801ce6c <RadioIrqProcess+0x2b8>)
 801cdac:	681b      	ldr	r3, [r3, #0]
 801cdae:	699b      	ldr	r3, [r3, #24]
 801cdb0:	2b00      	cmp	r3, #0
 801cdb2:	f000 80ff 	beq.w	801cfb4 <RadioIrqProcess+0x400>
            RadioEvents->CadDone( false );
 801cdb6:	4b2d      	ldr	r3, [pc, #180]	; (801ce6c <RadioIrqProcess+0x2b8>)
 801cdb8:	681b      	ldr	r3, [r3, #0]
 801cdba:	699b      	ldr	r3, [r3, #24]
 801cdbc:	2000      	movs	r0, #0
 801cdbe:	4798      	blx	r3
        break;
 801cdc0:	e0f8      	b.n	801cfb4 <RadioIrqProcess+0x400>
        SUBGRF_SetStandby( STDBY_RC );
 801cdc2:	2000      	movs	r0, #0
 801cdc4:	f000 ff88 	bl	801dcd8 <SUBGRF_SetStandby>
        if( ( RadioEvents != NULL ) && ( RadioEvents->CadDone != NULL ) )
 801cdc8:	4b28      	ldr	r3, [pc, #160]	; (801ce6c <RadioIrqProcess+0x2b8>)
 801cdca:	681b      	ldr	r3, [r3, #0]
 801cdcc:	2b00      	cmp	r3, #0
 801cdce:	f000 80f3 	beq.w	801cfb8 <RadioIrqProcess+0x404>
 801cdd2:	4b26      	ldr	r3, [pc, #152]	; (801ce6c <RadioIrqProcess+0x2b8>)
 801cdd4:	681b      	ldr	r3, [r3, #0]
 801cdd6:	699b      	ldr	r3, [r3, #24]
 801cdd8:	2b00      	cmp	r3, #0
 801cdda:	f000 80ed 	beq.w	801cfb8 <RadioIrqProcess+0x404>
            RadioEvents->CadDone( true );
 801cdde:	4b23      	ldr	r3, [pc, #140]	; (801ce6c <RadioIrqProcess+0x2b8>)
 801cde0:	681b      	ldr	r3, [r3, #0]
 801cde2:	699b      	ldr	r3, [r3, #24]
 801cde4:	2001      	movs	r0, #1
 801cde6:	4798      	blx	r3
        break;
 801cde8:	e0e6      	b.n	801cfb8 <RadioIrqProcess+0x404>
        MW_LOG( TS_ON, VLEVEL_M,  "IRQ_RX_TX_TIMEOUT\r\n" );
 801cdea:	4b25      	ldr	r3, [pc, #148]	; (801ce80 <RadioIrqProcess+0x2cc>)
 801cdec:	2201      	movs	r2, #1
 801cdee:	2100      	movs	r1, #0
 801cdf0:	2002      	movs	r0, #2
 801cdf2:	f003 f93b 	bl	802006c <UTIL_ADV_TRACE_COND_FSend>
        if( SUBGRF_GetOperatingMode( ) == MODE_TX )
 801cdf6:	f000 fe25 	bl	801da44 <SUBGRF_GetOperatingMode>
 801cdfa:	4603      	mov	r3, r0
 801cdfc:	2b04      	cmp	r3, #4
 801cdfe:	d115      	bne.n	801ce2c <RadioIrqProcess+0x278>
            TimerStop( &TxTimeoutTimer );
 801ce00:	4819      	ldr	r0, [pc, #100]	; (801ce68 <RadioIrqProcess+0x2b4>)
 801ce02:	f002 ff29 	bl	801fc58 <UTIL_TIMER_Stop>
            SUBGRF_SetStandby( STDBY_RC );
 801ce06:	2000      	movs	r0, #0
 801ce08:	f000 ff66 	bl	801dcd8 <SUBGRF_SetStandby>
            if( ( RadioEvents != NULL ) && ( RadioEvents->TxTimeout != NULL ) )
 801ce0c:	4b17      	ldr	r3, [pc, #92]	; (801ce6c <RadioIrqProcess+0x2b8>)
 801ce0e:	681b      	ldr	r3, [r3, #0]
 801ce10:	2b00      	cmp	r3, #0
 801ce12:	f000 80d3 	beq.w	801cfbc <RadioIrqProcess+0x408>
 801ce16:	4b15      	ldr	r3, [pc, #84]	; (801ce6c <RadioIrqProcess+0x2b8>)
 801ce18:	681b      	ldr	r3, [r3, #0]
 801ce1a:	685b      	ldr	r3, [r3, #4]
 801ce1c:	2b00      	cmp	r3, #0
 801ce1e:	f000 80cd 	beq.w	801cfbc <RadioIrqProcess+0x408>
                RadioEvents->TxTimeout( );
 801ce22:	4b12      	ldr	r3, [pc, #72]	; (801ce6c <RadioIrqProcess+0x2b8>)
 801ce24:	681b      	ldr	r3, [r3, #0]
 801ce26:	685b      	ldr	r3, [r3, #4]
 801ce28:	4798      	blx	r3
        break;
 801ce2a:	e0c7      	b.n	801cfbc <RadioIrqProcess+0x408>
        else if( SUBGRF_GetOperatingMode( ) == MODE_RX )
 801ce2c:	f000 fe0a 	bl	801da44 <SUBGRF_GetOperatingMode>
 801ce30:	4603      	mov	r3, r0
 801ce32:	2b05      	cmp	r3, #5
 801ce34:	f040 80c2 	bne.w	801cfbc <RadioIrqProcess+0x408>
            TimerStop( &RxTimeoutTimer );
 801ce38:	480d      	ldr	r0, [pc, #52]	; (801ce70 <RadioIrqProcess+0x2bc>)
 801ce3a:	f002 ff0d 	bl	801fc58 <UTIL_TIMER_Stop>
            SUBGRF_SetStandby( STDBY_RC );
 801ce3e:	2000      	movs	r0, #0
 801ce40:	f000 ff4a 	bl	801dcd8 <SUBGRF_SetStandby>
            if( ( RadioEvents != NULL ) && ( RadioEvents->RxTimeout != NULL ) )
 801ce44:	4b09      	ldr	r3, [pc, #36]	; (801ce6c <RadioIrqProcess+0x2b8>)
 801ce46:	681b      	ldr	r3, [r3, #0]
 801ce48:	2b00      	cmp	r3, #0
 801ce4a:	f000 80b7 	beq.w	801cfbc <RadioIrqProcess+0x408>
 801ce4e:	4b07      	ldr	r3, [pc, #28]	; (801ce6c <RadioIrqProcess+0x2b8>)
 801ce50:	681b      	ldr	r3, [r3, #0]
 801ce52:	68db      	ldr	r3, [r3, #12]
 801ce54:	2b00      	cmp	r3, #0
 801ce56:	f000 80b1 	beq.w	801cfbc <RadioIrqProcess+0x408>
                RadioEvents->RxTimeout( );
 801ce5a:	4b04      	ldr	r3, [pc, #16]	; (801ce6c <RadioIrqProcess+0x2b8>)
 801ce5c:	681b      	ldr	r3, [r3, #0]
 801ce5e:	68db      	ldr	r3, [r3, #12]
 801ce60:	4798      	blx	r3
        break;
 801ce62:	e0ab      	b.n	801cfbc <RadioIrqProcess+0x408>
 801ce64:	20001db4 	.word	0x20001db4
 801ce68:	20001e10 	.word	0x20001e10
 801ce6c:	20001db0 	.word	0x20001db0
 801ce70:	20001e28 	.word	0x20001e28
 801ce74:	20001cb0 	.word	0x20001cb0
 801ce78:	20001dd8 	.word	0x20001dd8
 801ce7c:	10624dd3 	.word	0x10624dd3
 801ce80:	080218c4 	.word	0x080218c4
        MW_LOG( TS_ON, VLEVEL_M,  "PRE OK\r\n" );
 801ce84:	4b54      	ldr	r3, [pc, #336]	; (801cfd8 <RadioIrqProcess+0x424>)
 801ce86:	2201      	movs	r2, #1
 801ce88:	2100      	movs	r1, #0
 801ce8a:	2002      	movs	r0, #2
 801ce8c:	f003 f8ee 	bl	802006c <UTIL_ADV_TRACE_COND_FSend>
        if( SubgRf.RxDcPreambleDetectTimeout != 0 )
 801ce90:	4b52      	ldr	r3, [pc, #328]	; (801cfdc <RadioIrqProcess+0x428>)
 801ce92:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 801ce94:	2b00      	cmp	r3, #0
 801ce96:	f000 8093 	beq.w	801cfc0 <RadioIrqProcess+0x40c>
            Radio.Write( SUBGHZ_RTCPRDR2, ( SubgRf.RxDcPreambleDetectTimeout >> 16 ) & 0xFF ); /*Update Radio RTC Period MSB*/
 801ce9a:	4a51      	ldr	r2, [pc, #324]	; (801cfe0 <RadioIrqProcess+0x42c>)
 801ce9c:	4b4f      	ldr	r3, [pc, #316]	; (801cfdc <RadioIrqProcess+0x428>)
 801ce9e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 801cea0:	0c1b      	lsrs	r3, r3, #16
 801cea2:	b2db      	uxtb	r3, r3
 801cea4:	4619      	mov	r1, r3
 801cea6:	f640 1003 	movw	r0, #2307	; 0x903
 801ceaa:	4790      	blx	r2
            Radio.Write( SUBGHZ_RTCPRDR1, ( SubgRf.RxDcPreambleDetectTimeout >> 8 ) & 0xFF ); /*Update Radio RTC Period MidByte*/
 801ceac:	4a4c      	ldr	r2, [pc, #304]	; (801cfe0 <RadioIrqProcess+0x42c>)
 801ceae:	4b4b      	ldr	r3, [pc, #300]	; (801cfdc <RadioIrqProcess+0x428>)
 801ceb0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 801ceb2:	0a1b      	lsrs	r3, r3, #8
 801ceb4:	b2db      	uxtb	r3, r3
 801ceb6:	4619      	mov	r1, r3
 801ceb8:	f640 1004 	movw	r0, #2308	; 0x904
 801cebc:	4790      	blx	r2
            Radio.Write( SUBGHZ_RTCPRDR0, ( SubgRf.RxDcPreambleDetectTimeout ) & 0xFF ); /*Update Radio RTC Period lsb*/
 801cebe:	4a48      	ldr	r2, [pc, #288]	; (801cfe0 <RadioIrqProcess+0x42c>)
 801cec0:	4b46      	ldr	r3, [pc, #280]	; (801cfdc <RadioIrqProcess+0x428>)
 801cec2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 801cec4:	b2db      	uxtb	r3, r3
 801cec6:	4619      	mov	r1, r3
 801cec8:	f640 1005 	movw	r0, #2309	; 0x905
 801cecc:	4790      	blx	r2
            Radio.Write( SUBGHZ_RTCCTLR, Radio.Read( SUBGHZ_RTCCTLR ) | 0x1 ); /*restart Radio RTC*/
 801cece:	4c44      	ldr	r4, [pc, #272]	; (801cfe0 <RadioIrqProcess+0x42c>)
 801ced0:	4b44      	ldr	r3, [pc, #272]	; (801cfe4 <RadioIrqProcess+0x430>)
 801ced2:	f640 1002 	movw	r0, #2306	; 0x902
 801ced6:	4798      	blx	r3
 801ced8:	4603      	mov	r3, r0
 801ceda:	f043 0301 	orr.w	r3, r3, #1
 801cede:	b2db      	uxtb	r3, r3
 801cee0:	4619      	mov	r1, r3
 801cee2:	f640 1002 	movw	r0, #2306	; 0x902
 801cee6:	47a0      	blx	r4
            SubgRf.RxDcPreambleDetectTimeout = 0;
 801cee8:	4b3c      	ldr	r3, [pc, #240]	; (801cfdc <RadioIrqProcess+0x428>)
 801ceea:	2200      	movs	r2, #0
 801ceec:	659a      	str	r2, [r3, #88]	; 0x58
            SUBGRF_SetDioIrqParams( IRQ_RX_DONE | IRQ_RX_TX_TIMEOUT | IRQ_CRC_ERROR | IRQ_HEADER_ERROR | IRQ_RX_DBG,
 801ceee:	2300      	movs	r3, #0
 801cef0:	2200      	movs	r2, #0
 801cef2:	f240 2162 	movw	r1, #610	; 0x262
 801cef6:	f240 2062 	movw	r0, #610	; 0x262
 801cefa:	f001 f8c1 	bl	801e080 <SUBGRF_SetDioIrqParams>
        break;
 801cefe:	e05f      	b.n	801cfc0 <RadioIrqProcess+0x40c>
        MW_LOG( TS_ON, VLEVEL_M,  "SYNC OK\r\n" );
 801cf00:	4b39      	ldr	r3, [pc, #228]	; (801cfe8 <RadioIrqProcess+0x434>)
 801cf02:	2201      	movs	r2, #1
 801cf04:	2100      	movs	r1, #0
 801cf06:	2002      	movs	r0, #2
 801cf08:	f003 f8b0 	bl	802006c <UTIL_ADV_TRACE_COND_FSend>
        if( 1UL == RFW_Is_Init( ) )
 801cf0c:	f001 ff55 	bl	801edba <RFW_Is_Init>
 801cf10:	4603      	mov	r3, r0
 801cf12:	2b01      	cmp	r3, #1
 801cf14:	d156      	bne.n	801cfc4 <RadioIrqProcess+0x410>
            RFW_ReceivePayload( );
 801cf16:	f001 ff86 	bl	801ee26 <RFW_ReceivePayload>
        break;
 801cf1a:	e053      	b.n	801cfc4 <RadioIrqProcess+0x410>
        MW_LOG( TS_ON, VLEVEL_M,  "HDR OK\r\n" );
 801cf1c:	4b33      	ldr	r3, [pc, #204]	; (801cfec <RadioIrqProcess+0x438>)
 801cf1e:	2201      	movs	r2, #1
 801cf20:	2100      	movs	r1, #0
 801cf22:	2002      	movs	r0, #2
 801cf24:	f003 f8a2 	bl	802006c <UTIL_ADV_TRACE_COND_FSend>
        break;
 801cf28:	e051      	b.n	801cfce <RadioIrqProcess+0x41a>
        TimerStop( &RxTimeoutTimer );
 801cf2a:	4831      	ldr	r0, [pc, #196]	; (801cff0 <RadioIrqProcess+0x43c>)
 801cf2c:	f002 fe94 	bl	801fc58 <UTIL_TIMER_Stop>
        if( SubgRf.RxContinuous == false )
 801cf30:	4b2a      	ldr	r3, [pc, #168]	; (801cfdc <RadioIrqProcess+0x428>)
 801cf32:	785b      	ldrb	r3, [r3, #1]
 801cf34:	f083 0301 	eor.w	r3, r3, #1
 801cf38:	b2db      	uxtb	r3, r3
 801cf3a:	2b00      	cmp	r3, #0
 801cf3c:	d002      	beq.n	801cf44 <RadioIrqProcess+0x390>
            SUBGRF_SetStandby( STDBY_RC );
 801cf3e:	2000      	movs	r0, #0
 801cf40:	f000 feca 	bl	801dcd8 <SUBGRF_SetStandby>
        if( ( RadioEvents != NULL ) && ( RadioEvents->RxTimeout != NULL ) )
 801cf44:	4b2b      	ldr	r3, [pc, #172]	; (801cff4 <RadioIrqProcess+0x440>)
 801cf46:	681b      	ldr	r3, [r3, #0]
 801cf48:	2b00      	cmp	r3, #0
 801cf4a:	d03d      	beq.n	801cfc8 <RadioIrqProcess+0x414>
 801cf4c:	4b29      	ldr	r3, [pc, #164]	; (801cff4 <RadioIrqProcess+0x440>)
 801cf4e:	681b      	ldr	r3, [r3, #0]
 801cf50:	68db      	ldr	r3, [r3, #12]
 801cf52:	2b00      	cmp	r3, #0
 801cf54:	d038      	beq.n	801cfc8 <RadioIrqProcess+0x414>
            RadioEvents->RxTimeout( );
 801cf56:	4b27      	ldr	r3, [pc, #156]	; (801cff4 <RadioIrqProcess+0x440>)
 801cf58:	681b      	ldr	r3, [r3, #0]
 801cf5a:	68db      	ldr	r3, [r3, #12]
 801cf5c:	4798      	blx	r3
            MW_LOG( TS_ON, VLEVEL_M,  "HDR KO\r\n" );
 801cf5e:	4b26      	ldr	r3, [pc, #152]	; (801cff8 <RadioIrqProcess+0x444>)
 801cf60:	2201      	movs	r2, #1
 801cf62:	2100      	movs	r1, #0
 801cf64:	2002      	movs	r0, #2
 801cf66:	f003 f881 	bl	802006c <UTIL_ADV_TRACE_COND_FSend>
        break;
 801cf6a:	e02d      	b.n	801cfc8 <RadioIrqProcess+0x414>
        MW_LOG( TS_ON, VLEVEL_M,  "IRQ_CRC_ERROR\r\n" );
 801cf6c:	4b23      	ldr	r3, [pc, #140]	; (801cffc <RadioIrqProcess+0x448>)
 801cf6e:	2201      	movs	r2, #1
 801cf70:	2100      	movs	r1, #0
 801cf72:	2002      	movs	r0, #2
 801cf74:	f003 f87a 	bl	802006c <UTIL_ADV_TRACE_COND_FSend>
        if( SubgRf.RxContinuous == false )
 801cf78:	4b18      	ldr	r3, [pc, #96]	; (801cfdc <RadioIrqProcess+0x428>)
 801cf7a:	785b      	ldrb	r3, [r3, #1]
 801cf7c:	f083 0301 	eor.w	r3, r3, #1
 801cf80:	b2db      	uxtb	r3, r3
 801cf82:	2b00      	cmp	r3, #0
 801cf84:	d002      	beq.n	801cf8c <RadioIrqProcess+0x3d8>
            SUBGRF_SetStandby( STDBY_RC );
 801cf86:	2000      	movs	r0, #0
 801cf88:	f000 fea6 	bl	801dcd8 <SUBGRF_SetStandby>
        if( ( RadioEvents != NULL ) && ( RadioEvents->RxError ) )
 801cf8c:	4b19      	ldr	r3, [pc, #100]	; (801cff4 <RadioIrqProcess+0x440>)
 801cf8e:	681b      	ldr	r3, [r3, #0]
 801cf90:	2b00      	cmp	r3, #0
 801cf92:	d01b      	beq.n	801cfcc <RadioIrqProcess+0x418>
 801cf94:	4b17      	ldr	r3, [pc, #92]	; (801cff4 <RadioIrqProcess+0x440>)
 801cf96:	681b      	ldr	r3, [r3, #0]
 801cf98:	691b      	ldr	r3, [r3, #16]
 801cf9a:	2b00      	cmp	r3, #0
 801cf9c:	d016      	beq.n	801cfcc <RadioIrqProcess+0x418>
            RadioEvents->RxError( );
 801cf9e:	4b15      	ldr	r3, [pc, #84]	; (801cff4 <RadioIrqProcess+0x440>)
 801cfa0:	681b      	ldr	r3, [r3, #0]
 801cfa2:	691b      	ldr	r3, [r3, #16]
 801cfa4:	4798      	blx	r3
        break;
 801cfa6:	e011      	b.n	801cfcc <RadioIrqProcess+0x418>
        break;
 801cfa8:	bf00      	nop
 801cfaa:	e010      	b.n	801cfce <RadioIrqProcess+0x41a>
        break;
 801cfac:	bf00      	nop
 801cfae:	e00e      	b.n	801cfce <RadioIrqProcess+0x41a>
        break;
 801cfb0:	bf00      	nop
 801cfb2:	e00c      	b.n	801cfce <RadioIrqProcess+0x41a>
        break;
 801cfb4:	bf00      	nop
 801cfb6:	e00a      	b.n	801cfce <RadioIrqProcess+0x41a>
        break;
 801cfb8:	bf00      	nop
 801cfba:	e008      	b.n	801cfce <RadioIrqProcess+0x41a>
        break;
 801cfbc:	bf00      	nop
 801cfbe:	e006      	b.n	801cfce <RadioIrqProcess+0x41a>
        break;
 801cfc0:	bf00      	nop
 801cfc2:	e004      	b.n	801cfce <RadioIrqProcess+0x41a>
        break;
 801cfc4:	bf00      	nop
 801cfc6:	e002      	b.n	801cfce <RadioIrqProcess+0x41a>
        break;
 801cfc8:	bf00      	nop
 801cfca:	e000      	b.n	801cfce <RadioIrqProcess+0x41a>
        break;
 801cfcc:	bf00      	nop
    }
}
 801cfce:	bf00      	nop
 801cfd0:	3708      	adds	r7, #8
 801cfd2:	46bd      	mov	sp, r7
 801cfd4:	bdb0      	pop	{r4, r5, r7, pc}
 801cfd6:	bf00      	nop
 801cfd8:	080218d8 	.word	0x080218d8
 801cfdc:	20001db4 	.word	0x20001db4
 801cfe0:	0801c9c3 	.word	0x0801c9c3
 801cfe4:	0801c9e7 	.word	0x0801c9e7
 801cfe8:	080218e4 	.word	0x080218e4
 801cfec:	080218f0 	.word	0x080218f0
 801cff0:	20001e28 	.word	0x20001e28
 801cff4:	20001db0 	.word	0x20001db0
 801cff8:	080218fc 	.word	0x080218fc
 801cffc:	08021908 	.word	0x08021908

0801d000 <RadioTxPrbs>:

static void RadioTxPrbs( void )
{
 801d000:	b580      	push	{r7, lr}
 801d002:	af00      	add	r7, sp, #0
    SUBGRF_SetSwitch( SubgRf.AntSwitchPaSelect, RFSWITCH_TX );
 801d004:	4b09      	ldr	r3, [pc, #36]	; (801d02c <RadioTxPrbs+0x2c>)
 801d006:	f893 3056 	ldrb.w	r3, [r3, #86]	; 0x56
 801d00a:	2101      	movs	r1, #1
 801d00c:	4618      	mov	r0, r3
 801d00e:	f001 fcdb 	bl	801e9c8 <SUBGRF_SetSwitch>
    Radio.Write( SUBGHZ_GPKTCTL1AR, 0x2d );  // sel mode prbs9 instead of preamble
 801d012:	4b07      	ldr	r3, [pc, #28]	; (801d030 <RadioTxPrbs+0x30>)
 801d014:	212d      	movs	r1, #45	; 0x2d
 801d016:	f44f 60d7 	mov.w	r0, #1720	; 0x6b8
 801d01a:	4798      	blx	r3
    SUBGRF_SetTxInfinitePreamble( );
 801d01c:	f000 ff1f 	bl	801de5e <SUBGRF_SetTxInfinitePreamble>
    SUBGRF_SetTx( 0x0fffff );
 801d020:	4804      	ldr	r0, [pc, #16]	; (801d034 <RadioTxPrbs+0x34>)
 801d022:	f000 fe75 	bl	801dd10 <SUBGRF_SetTx>
}
 801d026:	bf00      	nop
 801d028:	bd80      	pop	{r7, pc}
 801d02a:	bf00      	nop
 801d02c:	20001db4 	.word	0x20001db4
 801d030:	0801c9c3 	.word	0x0801c9c3
 801d034:	000fffff 	.word	0x000fffff

0801d038 <RadioTxCw>:

static void RadioTxCw( int8_t power )
{
 801d038:	b580      	push	{r7, lr}
 801d03a:	b084      	sub	sp, #16
 801d03c:	af00      	add	r7, sp, #0
 801d03e:	4603      	mov	r3, r0
 801d040:	71fb      	strb	r3, [r7, #7]
    uint8_t paselect = SUBGRF_SetRfTxPower( power );
 801d042:	f997 3007 	ldrsb.w	r3, [r7, #7]
 801d046:	4618      	mov	r0, r3
 801d048:	f001 fce6 	bl	801ea18 <SUBGRF_SetRfTxPower>
 801d04c:	4603      	mov	r3, r0
 801d04e:	73fb      	strb	r3, [r7, #15]
    /* WORKAROUND - Trimming the output voltage power_ldo to 3.3V */
    SUBGRF_WriteRegister(REG_DRV_CTRL, 0x7 << 1);
 801d050:	210e      	movs	r1, #14
 801d052:	f640 101f 	movw	r0, #2335	; 0x91f
 801d056:	f001 fbc3 	bl	801e7e0 <SUBGRF_WriteRegister>
    SUBGRF_SetSwitch( paselect, RFSWITCH_TX );
 801d05a:	7bfb      	ldrb	r3, [r7, #15]
 801d05c:	2101      	movs	r1, #1
 801d05e:	4618      	mov	r0, r3
 801d060:	f001 fcb2 	bl	801e9c8 <SUBGRF_SetSwitch>
    SUBGRF_SetTxContinuousWave( );
 801d064:	f000 fef2 	bl	801de4c <SUBGRF_SetTxContinuousWave>
}
 801d068:	bf00      	nop
 801d06a:	3710      	adds	r7, #16
 801d06c:	46bd      	mov	sp, r7
 801d06e:	bd80      	pop	{r7, pc}

0801d070 <payload_integration>:

#if (RADIO_SIGFOX_ENABLE == 1)
static void payload_integration( uint8_t *outBuffer, uint8_t *inBuffer, uint8_t size )
{
 801d070:	b480      	push	{r7}
 801d072:	b089      	sub	sp, #36	; 0x24
 801d074:	af00      	add	r7, sp, #0
 801d076:	60f8      	str	r0, [r7, #12]
 801d078:	60b9      	str	r1, [r7, #8]
 801d07a:	4613      	mov	r3, r2
 801d07c:	71fb      	strb	r3, [r7, #7]
    uint8_t prevInt = 0;
 801d07e:	2300      	movs	r3, #0
 801d080:	77fb      	strb	r3, [r7, #31]
    uint8_t currBit;
    uint8_t index_bit;
    uint8_t index_byte;
    uint8_t index_bit_out;
    uint8_t index_byte_out;
    int32_t i = 0;
 801d082:	2300      	movs	r3, #0
 801d084:	61bb      	str	r3, [r7, #24]

    for( i = 0; i < size; i++ )
 801d086:	2300      	movs	r3, #0
 801d088:	61bb      	str	r3, [r7, #24]
 801d08a:	e011      	b.n	801d0b0 <payload_integration+0x40>
    {
        /* reverse all inputs */
        inBuffer[i] = ~inBuffer[i];
 801d08c:	69bb      	ldr	r3, [r7, #24]
 801d08e:	68ba      	ldr	r2, [r7, #8]
 801d090:	4413      	add	r3, r2
 801d092:	781a      	ldrb	r2, [r3, #0]
 801d094:	69bb      	ldr	r3, [r7, #24]
 801d096:	68b9      	ldr	r1, [r7, #8]
 801d098:	440b      	add	r3, r1
 801d09a:	43d2      	mvns	r2, r2
 801d09c:	b2d2      	uxtb	r2, r2
 801d09e:	701a      	strb	r2, [r3, #0]
        /* init outBuffer */
        outBuffer[i] = 0;
 801d0a0:	69bb      	ldr	r3, [r7, #24]
 801d0a2:	68fa      	ldr	r2, [r7, #12]
 801d0a4:	4413      	add	r3, r2
 801d0a6:	2200      	movs	r2, #0
 801d0a8:	701a      	strb	r2, [r3, #0]
    for( i = 0; i < size; i++ )
 801d0aa:	69bb      	ldr	r3, [r7, #24]
 801d0ac:	3301      	adds	r3, #1
 801d0ae:	61bb      	str	r3, [r7, #24]
 801d0b0:	79fb      	ldrb	r3, [r7, #7]
 801d0b2:	69ba      	ldr	r2, [r7, #24]
 801d0b4:	429a      	cmp	r2, r3
 801d0b6:	dbe9      	blt.n	801d08c <payload_integration+0x1c>
    }

    for( i = 0; i < ( size * 8 ); i++ )
 801d0b8:	2300      	movs	r3, #0
 801d0ba:	61bb      	str	r3, [r7, #24]
 801d0bc:	e049      	b.n	801d152 <payload_integration+0xe2>
    {
        /* index to take bit in inBuffer */
        index_bit = 7 - ( i % 8 );
 801d0be:	69bb      	ldr	r3, [r7, #24]
 801d0c0:	425a      	negs	r2, r3
 801d0c2:	f003 0307 	and.w	r3, r3, #7
 801d0c6:	f002 0207 	and.w	r2, r2, #7
 801d0ca:	bf58      	it	pl
 801d0cc:	4253      	negpl	r3, r2
 801d0ce:	b2db      	uxtb	r3, r3
 801d0d0:	f1c3 0307 	rsb	r3, r3, #7
 801d0d4:	75fb      	strb	r3, [r7, #23]
        index_byte = i / 8;
 801d0d6:	69bb      	ldr	r3, [r7, #24]
 801d0d8:	2b00      	cmp	r3, #0
 801d0da:	da00      	bge.n	801d0de <payload_integration+0x6e>
 801d0dc:	3307      	adds	r3, #7
 801d0de:	10db      	asrs	r3, r3, #3
 801d0e0:	75bb      	strb	r3, [r7, #22]
        /* index to place bit in outBuffer is shifted 1 bit right */
        index_bit_out = 7 - ( ( i + 1 ) % 8 );
 801d0e2:	69bb      	ldr	r3, [r7, #24]
 801d0e4:	3301      	adds	r3, #1
 801d0e6:	425a      	negs	r2, r3
 801d0e8:	f003 0307 	and.w	r3, r3, #7
 801d0ec:	f002 0207 	and.w	r2, r2, #7
 801d0f0:	bf58      	it	pl
 801d0f2:	4253      	negpl	r3, r2
 801d0f4:	b2db      	uxtb	r3, r3
 801d0f6:	f1c3 0307 	rsb	r3, r3, #7
 801d0fa:	757b      	strb	r3, [r7, #21]
        index_byte_out = ( i + 1 ) / 8;
 801d0fc:	69bb      	ldr	r3, [r7, #24]
 801d0fe:	3301      	adds	r3, #1
 801d100:	2b00      	cmp	r3, #0
 801d102:	da00      	bge.n	801d106 <payload_integration+0x96>
 801d104:	3307      	adds	r3, #7
 801d106:	10db      	asrs	r3, r3, #3
 801d108:	753b      	strb	r3, [r7, #20]
        /* extract current bit from input */
        currBit = ( inBuffer[index_byte] >> index_bit ) & 0x01;
 801d10a:	7dbb      	ldrb	r3, [r7, #22]
 801d10c:	68ba      	ldr	r2, [r7, #8]
 801d10e:	4413      	add	r3, r2
 801d110:	781b      	ldrb	r3, [r3, #0]
 801d112:	461a      	mov	r2, r3
 801d114:	7dfb      	ldrb	r3, [r7, #23]
 801d116:	fa42 f303 	asr.w	r3, r2, r3
 801d11a:	b2db      	uxtb	r3, r3
 801d11c:	f003 0301 	and.w	r3, r3, #1
 801d120:	74fb      	strb	r3, [r7, #19]
        /* integration */
        prevInt ^= currBit;
 801d122:	7ffa      	ldrb	r2, [r7, #31]
 801d124:	7cfb      	ldrb	r3, [r7, #19]
 801d126:	4053      	eors	r3, r2
 801d128:	77fb      	strb	r3, [r7, #31]
        /* write result integration in output */
        outBuffer[index_byte_out] |= ( prevInt << index_bit_out );
 801d12a:	7d3b      	ldrb	r3, [r7, #20]
 801d12c:	68fa      	ldr	r2, [r7, #12]
 801d12e:	4413      	add	r3, r2
 801d130:	781b      	ldrb	r3, [r3, #0]
 801d132:	b25a      	sxtb	r2, r3
 801d134:	7ff9      	ldrb	r1, [r7, #31]
 801d136:	7d7b      	ldrb	r3, [r7, #21]
 801d138:	fa01 f303 	lsl.w	r3, r1, r3
 801d13c:	b25b      	sxtb	r3, r3
 801d13e:	4313      	orrs	r3, r2
 801d140:	b259      	sxtb	r1, r3
 801d142:	7d3b      	ldrb	r3, [r7, #20]
 801d144:	68fa      	ldr	r2, [r7, #12]
 801d146:	4413      	add	r3, r2
 801d148:	b2ca      	uxtb	r2, r1
 801d14a:	701a      	strb	r2, [r3, #0]
    for( i = 0; i < ( size * 8 ); i++ )
 801d14c:	69bb      	ldr	r3, [r7, #24]
 801d14e:	3301      	adds	r3, #1
 801d150:	61bb      	str	r3, [r7, #24]
 801d152:	79fb      	ldrb	r3, [r7, #7]
 801d154:	00db      	lsls	r3, r3, #3
 801d156:	69ba      	ldr	r2, [r7, #24]
 801d158:	429a      	cmp	r2, r3
 801d15a:	dbb0      	blt.n	801d0be <payload_integration+0x4e>
    }

    outBuffer[size] = ( prevInt << 7 ) | ( prevInt << 6 ) | ( ( ( !prevInt ) & 0x01 ) << 5 ) ;
 801d15c:	7ffb      	ldrb	r3, [r7, #31]
 801d15e:	01db      	lsls	r3, r3, #7
 801d160:	b25a      	sxtb	r2, r3
 801d162:	7ffb      	ldrb	r3, [r7, #31]
 801d164:	019b      	lsls	r3, r3, #6
 801d166:	b25b      	sxtb	r3, r3
 801d168:	4313      	orrs	r3, r2
 801d16a:	b25b      	sxtb	r3, r3
 801d16c:	7ffa      	ldrb	r2, [r7, #31]
 801d16e:	2a00      	cmp	r2, #0
 801d170:	d101      	bne.n	801d176 <payload_integration+0x106>
 801d172:	2220      	movs	r2, #32
 801d174:	e000      	b.n	801d178 <payload_integration+0x108>
 801d176:	2200      	movs	r2, #0
 801d178:	4313      	orrs	r3, r2
 801d17a:	b259      	sxtb	r1, r3
 801d17c:	79fb      	ldrb	r3, [r7, #7]
 801d17e:	68fa      	ldr	r2, [r7, #12]
 801d180:	4413      	add	r3, r2
 801d182:	b2ca      	uxtb	r2, r1
 801d184:	701a      	strb	r2, [r3, #0]
}
 801d186:	bf00      	nop
 801d188:	3724      	adds	r7, #36	; 0x24
 801d18a:	46bd      	mov	sp, r7
 801d18c:	bc80      	pop	{r7}
 801d18e:	4770      	bx	lr

0801d190 <RadioSetRxGenericConfig>:
#endif /*RADIO_SIGFOX_ENABLE == 1*/

static int32_t RadioSetRxGenericConfig( GenericModems_t modem, RxConfigGeneric_t *config, uint32_t rxContinuous,
                                        uint32_t symbTimeout )
{
 801d190:	b580      	push	{r7, lr}
 801d192:	b08c      	sub	sp, #48	; 0x30
 801d194:	af00      	add	r7, sp, #0
 801d196:	60b9      	str	r1, [r7, #8]
 801d198:	607a      	str	r2, [r7, #4]
 801d19a:	603b      	str	r3, [r7, #0]
 801d19c:	4603      	mov	r3, r0
 801d19e:	73fb      	strb	r3, [r7, #15]
#if (RADIO_GENERIC_CONFIG_ENABLE == 1)
    int32_t status = 0;
 801d1a0:	2300      	movs	r3, #0
 801d1a2:	62bb      	str	r3, [r7, #40]	; 0x28
    uint8_t syncword[8] = {0};
 801d1a4:	2300      	movs	r3, #0
 801d1a6:	623b      	str	r3, [r7, #32]
 801d1a8:	2300      	movs	r3, #0
 801d1aa:	627b      	str	r3, [r7, #36]	; 0x24
    uint8_t MaxPayloadLength;

    RFW_DeInit( ); /* switch Off FwPacketDecoding by default */
 801d1ac:	f001 fdff 	bl	801edae <RFW_DeInit>

    if( rxContinuous != 0 )
 801d1b0:	687b      	ldr	r3, [r7, #4]
 801d1b2:	2b00      	cmp	r3, #0
 801d1b4:	d001      	beq.n	801d1ba <RadioSetRxGenericConfig+0x2a>
    {
        symbTimeout = 0;
 801d1b6:	2300      	movs	r3, #0
 801d1b8:	603b      	str	r3, [r7, #0]
    }
    SubgRf.RxContinuous = ( rxContinuous == 0 ) ? false : true;
 801d1ba:	687b      	ldr	r3, [r7, #4]
 801d1bc:	2b00      	cmp	r3, #0
 801d1be:	bf14      	ite	ne
 801d1c0:	2301      	movne	r3, #1
 801d1c2:	2300      	moveq	r3, #0
 801d1c4:	b2da      	uxtb	r2, r3
 801d1c6:	4ba3      	ldr	r3, [pc, #652]	; (801d454 <RadioSetRxGenericConfig+0x2c4>)
 801d1c8:	705a      	strb	r2, [r3, #1]

    switch( modem )
 801d1ca:	7bfb      	ldrb	r3, [r7, #15]
 801d1cc:	2b00      	cmp	r3, #0
 801d1ce:	d003      	beq.n	801d1d8 <RadioSetRxGenericConfig+0x48>
 801d1d0:	2b01      	cmp	r3, #1
 801d1d2:	f000 80dc 	beq.w	801d38e <RadioSetRxGenericConfig+0x1fe>

        // Timeout Max, Timeout handled directly in SetRx function
        SubgRf.RxTimeout = 0xFFFF;
        break;
    default:
        break;
 801d1d6:	e194      	b.n	801d502 <RadioSetRxGenericConfig+0x372>
        if( ( config->fsk.BitRate == 0 ) || ( config->fsk.PreambleLen == 0 ) )
 801d1d8:	68bb      	ldr	r3, [r7, #8]
 801d1da:	689b      	ldr	r3, [r3, #8]
 801d1dc:	2b00      	cmp	r3, #0
 801d1de:	d003      	beq.n	801d1e8 <RadioSetRxGenericConfig+0x58>
 801d1e0:	68bb      	ldr	r3, [r7, #8]
 801d1e2:	68db      	ldr	r3, [r3, #12]
 801d1e4:	2b00      	cmp	r3, #0
 801d1e6:	d102      	bne.n	801d1ee <RadioSetRxGenericConfig+0x5e>
            return -1;
 801d1e8:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 801d1ec:	e18a      	b.n	801d504 <RadioSetRxGenericConfig+0x374>
        if( config->fsk.SyncWordLength > 8 )
 801d1ee:	68bb      	ldr	r3, [r7, #8]
 801d1f0:	7f9b      	ldrb	r3, [r3, #30]
 801d1f2:	2b08      	cmp	r3, #8
 801d1f4:	d902      	bls.n	801d1fc <RadioSetRxGenericConfig+0x6c>
            return -1;
 801d1f6:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 801d1fa:	e183      	b.n	801d504 <RadioSetRxGenericConfig+0x374>
            RADIO_MEMCPY8( syncword, config->fsk.SyncWord, config->fsk.SyncWordLength );
 801d1fc:	68bb      	ldr	r3, [r7, #8]
 801d1fe:	6919      	ldr	r1, [r3, #16]
 801d200:	68bb      	ldr	r3, [r7, #8]
 801d202:	7f9b      	ldrb	r3, [r3, #30]
 801d204:	b29a      	uxth	r2, r3
 801d206:	f107 0320 	add.w	r3, r7, #32
 801d20a:	4618      	mov	r0, r3
 801d20c:	f001 fec2 	bl	801ef94 <UTIL_MEM_cpy_8>
        SUBGRF_SetStopRxTimerOnPreambleDetect( ( config->fsk.StopTimerOnPreambleDetect == 0 ) ? false : true );
 801d210:	68bb      	ldr	r3, [r7, #8]
 801d212:	681b      	ldr	r3, [r3, #0]
 801d214:	2b00      	cmp	r3, #0
 801d216:	bf14      	ite	ne
 801d218:	2301      	movne	r3, #1
 801d21a:	2300      	moveq	r3, #0
 801d21c:	b2db      	uxtb	r3, r3
 801d21e:	4618      	mov	r0, r3
 801d220:	f000 fe26 	bl	801de70 <SUBGRF_SetStopRxTimerOnPreambleDetect>
        SubgRf.ModulationParams.PacketType = PACKET_TYPE_GFSK;
 801d224:	4b8b      	ldr	r3, [pc, #556]	; (801d454 <RadioSetRxGenericConfig+0x2c4>)
 801d226:	2200      	movs	r2, #0
 801d228:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
        SubgRf.ModulationParams.Params.Gfsk.BitRate = config->fsk.BitRate;
 801d22c:	68bb      	ldr	r3, [r7, #8]
 801d22e:	689b      	ldr	r3, [r3, #8]
 801d230:	4a88      	ldr	r2, [pc, #544]	; (801d454 <RadioSetRxGenericConfig+0x2c4>)
 801d232:	63d3      	str	r3, [r2, #60]	; 0x3c
        SubgRf.ModulationParams.Params.Gfsk.ModulationShaping = ( RadioModShapings_t ) config->fsk.ModulationShaping;
 801d234:	68bb      	ldr	r3, [r7, #8]
 801d236:	f893 2020 	ldrb.w	r2, [r3, #32]
 801d23a:	4b86      	ldr	r3, [pc, #536]	; (801d454 <RadioSetRxGenericConfig+0x2c4>)
 801d23c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
        SubgRf.ModulationParams.Params.Gfsk.Bandwidth = SUBGRF_GetFskBandwidthRegValue( config->fsk.Bandwidth );
 801d240:	68bb      	ldr	r3, [r7, #8]
 801d242:	685b      	ldr	r3, [r3, #4]
 801d244:	4618      	mov	r0, r3
 801d246:	f001 fce5 	bl	801ec14 <SUBGRF_GetFskBandwidthRegValue>
 801d24a:	4603      	mov	r3, r0
 801d24c:	461a      	mov	r2, r3
 801d24e:	4b81      	ldr	r3, [pc, #516]	; (801d454 <RadioSetRxGenericConfig+0x2c4>)
 801d250:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
        SubgRf.PacketParams.PacketType = PACKET_TYPE_GFSK;
 801d254:	4b7f      	ldr	r3, [pc, #508]	; (801d454 <RadioSetRxGenericConfig+0x2c4>)
 801d256:	2200      	movs	r2, #0
 801d258:	739a      	strb	r2, [r3, #14]
        SubgRf.PacketParams.Params.Gfsk.PreambleLength = ( config->fsk.PreambleLen ) << 3 ; // convert byte into bit
 801d25a:	68bb      	ldr	r3, [r7, #8]
 801d25c:	68db      	ldr	r3, [r3, #12]
 801d25e:	b29b      	uxth	r3, r3
 801d260:	00db      	lsls	r3, r3, #3
 801d262:	b29a      	uxth	r2, r3
 801d264:	4b7b      	ldr	r3, [pc, #492]	; (801d454 <RadioSetRxGenericConfig+0x2c4>)
 801d266:	821a      	strh	r2, [r3, #16]
        SubgRf.PacketParams.Params.Gfsk.PreambleMinDetect = ( RadioPreambleDetection_t ) config->fsk.PreambleMinDetect;
 801d268:	68bb      	ldr	r3, [r7, #8]
 801d26a:	7fda      	ldrb	r2, [r3, #31]
 801d26c:	4b79      	ldr	r3, [pc, #484]	; (801d454 <RadioSetRxGenericConfig+0x2c4>)
 801d26e:	749a      	strb	r2, [r3, #18]
        SubgRf.PacketParams.Params.Gfsk.SyncWordLength = ( config->fsk.SyncWordLength ) << 3; // convert byte into bit
 801d270:	68bb      	ldr	r3, [r7, #8]
 801d272:	7f9b      	ldrb	r3, [r3, #30]
 801d274:	00db      	lsls	r3, r3, #3
 801d276:	b2da      	uxtb	r2, r3
 801d278:	4b76      	ldr	r3, [pc, #472]	; (801d454 <RadioSetRxGenericConfig+0x2c4>)
 801d27a:	74da      	strb	r2, [r3, #19]
        SubgRf.PacketParams.Params.Gfsk.AddrComp = ( RadioAddressComp_t ) config->fsk.AddrComp;
 801d27c:	68bb      	ldr	r3, [r7, #8]
 801d27e:	f893 2021 	ldrb.w	r2, [r3, #33]	; 0x21
 801d282:	4b74      	ldr	r3, [pc, #464]	; (801d454 <RadioSetRxGenericConfig+0x2c4>)
 801d284:	751a      	strb	r2, [r3, #20]
        if( config->fsk.LengthMode == RADIO_FSK_PACKET_FIXED_LENGTH )
 801d286:	68bb      	ldr	r3, [r7, #8]
 801d288:	f893 3022 	ldrb.w	r3, [r3, #34]	; 0x22
 801d28c:	2b00      	cmp	r3, #0
 801d28e:	d105      	bne.n	801d29c <RadioSetRxGenericConfig+0x10c>
            SubgRf.PacketParams.Params.Gfsk.PayloadLength = config->fsk.MaxPayloadLength;
 801d290:	68bb      	ldr	r3, [r7, #8]
 801d292:	695b      	ldr	r3, [r3, #20]
 801d294:	b2da      	uxtb	r2, r3
 801d296:	4b6f      	ldr	r3, [pc, #444]	; (801d454 <RadioSetRxGenericConfig+0x2c4>)
 801d298:	759a      	strb	r2, [r3, #22]
 801d29a:	e00b      	b.n	801d2b4 <RadioSetRxGenericConfig+0x124>
        else if( config->fsk.LengthMode == RADIO_FSK_PACKET_2BYTES_LENGTH )
 801d29c:	68bb      	ldr	r3, [r7, #8]
 801d29e:	f893 3022 	ldrb.w	r3, [r3, #34]	; 0x22
 801d2a2:	2b02      	cmp	r3, #2
 801d2a4:	d103      	bne.n	801d2ae <RadioSetRxGenericConfig+0x11e>
            SubgRf.PacketParams.Params.Gfsk.PayloadLength = 0xFF;
 801d2a6:	4b6b      	ldr	r3, [pc, #428]	; (801d454 <RadioSetRxGenericConfig+0x2c4>)
 801d2a8:	22ff      	movs	r2, #255	; 0xff
 801d2aa:	759a      	strb	r2, [r3, #22]
 801d2ac:	e002      	b.n	801d2b4 <RadioSetRxGenericConfig+0x124>
            SubgRf.PacketParams.Params.Gfsk.PayloadLength = 0xFF;
 801d2ae:	4b69      	ldr	r3, [pc, #420]	; (801d454 <RadioSetRxGenericConfig+0x2c4>)
 801d2b0:	22ff      	movs	r2, #255	; 0xff
 801d2b2:	759a      	strb	r2, [r3, #22]
        if( ( config->fsk.Whitening == RADIO_FSK_DC_IBM_WHITENING )
 801d2b4:	68bb      	ldr	r3, [r7, #8]
 801d2b6:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 801d2ba:	2b02      	cmp	r3, #2
 801d2bc:	d004      	beq.n	801d2c8 <RadioSetRxGenericConfig+0x138>
            || ( config->fsk.LengthMode == RADIO_FSK_PACKET_2BYTES_LENGTH ) )
 801d2be:	68bb      	ldr	r3, [r7, #8]
 801d2c0:	f893 3022 	ldrb.w	r3, [r3, #34]	; 0x22
 801d2c4:	2b02      	cmp	r3, #2
 801d2c6:	d12d      	bne.n	801d324 <RadioSetRxGenericConfig+0x194>
            if( ( config->fsk.CrcLength != RADIO_FSK_CRC_2_BYTES_IBM ) && ( config->fsk.CrcLength != RADIO_FSK_CRC_2_BYTES_CCIT )
 801d2c8:	68bb      	ldr	r3, [r7, #8]
 801d2ca:	f893 3023 	ldrb.w	r3, [r3, #35]	; 0x23
 801d2ce:	2bf1      	cmp	r3, #241	; 0xf1
 801d2d0:	d00c      	beq.n	801d2ec <RadioSetRxGenericConfig+0x15c>
 801d2d2:	68bb      	ldr	r3, [r7, #8]
 801d2d4:	f893 3023 	ldrb.w	r3, [r3, #35]	; 0x23
 801d2d8:	2bf2      	cmp	r3, #242	; 0xf2
 801d2da:	d007      	beq.n	801d2ec <RadioSetRxGenericConfig+0x15c>
                && ( config->fsk.CrcLength != RADIO_FSK_CRC_OFF ) )
 801d2dc:	68bb      	ldr	r3, [r7, #8]
 801d2de:	f893 3023 	ldrb.w	r3, [r3, #35]	; 0x23
 801d2e2:	2b01      	cmp	r3, #1
 801d2e4:	d002      	beq.n	801d2ec <RadioSetRxGenericConfig+0x15c>
                return -1;
 801d2e6:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 801d2ea:	e10b      	b.n	801d504 <RadioSetRxGenericConfig+0x374>
            ConfigGeneric.rtx = CONFIG_RX;
 801d2ec:	2300      	movs	r3, #0
 801d2ee:	773b      	strb	r3, [r7, #28]
            ConfigGeneric.RxConfig = config;
 801d2f0:	68bb      	ldr	r3, [r7, #8]
 801d2f2:	61bb      	str	r3, [r7, #24]
            if( 0UL != RFW_Init( &ConfigGeneric, RadioEvents, &RxTimeoutTimer ) )
 801d2f4:	4b58      	ldr	r3, [pc, #352]	; (801d458 <RadioSetRxGenericConfig+0x2c8>)
 801d2f6:	6819      	ldr	r1, [r3, #0]
 801d2f8:	f107 0314 	add.w	r3, r7, #20
 801d2fc:	4a57      	ldr	r2, [pc, #348]	; (801d45c <RadioSetRxGenericConfig+0x2cc>)
 801d2fe:	4618      	mov	r0, r3
 801d300:	f001 fd48 	bl	801ed94 <RFW_Init>
 801d304:	4603      	mov	r3, r0
 801d306:	2b00      	cmp	r3, #0
 801d308:	d002      	beq.n	801d310 <RadioSetRxGenericConfig+0x180>
                return -1;
 801d30a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 801d30e:	e0f9      	b.n	801d504 <RadioSetRxGenericConfig+0x374>
            SubgRf.PacketParams.Params.Gfsk.DcFree = ( RadioDcFree_t ) RADIO_FSK_DC_FREE_OFF;
 801d310:	4b50      	ldr	r3, [pc, #320]	; (801d454 <RadioSetRxGenericConfig+0x2c4>)
 801d312:	2200      	movs	r2, #0
 801d314:	761a      	strb	r2, [r3, #24]
            SubgRf.PacketParams.Params.Gfsk.CrcLength = ( RadioCrcTypes_t ) RADIO_CRC_OFF;
 801d316:	4b4f      	ldr	r3, [pc, #316]	; (801d454 <RadioSetRxGenericConfig+0x2c4>)
 801d318:	2201      	movs	r2, #1
 801d31a:	75da      	strb	r2, [r3, #23]
            SubgRf.PacketParams.Params.Gfsk.HeaderType = ( RadioPacketLengthModes_t ) RADIO_PACKET_FIXED_LENGTH;
 801d31c:	4b4d      	ldr	r3, [pc, #308]	; (801d454 <RadioSetRxGenericConfig+0x2c4>)
 801d31e:	2200      	movs	r2, #0
 801d320:	755a      	strb	r2, [r3, #21]
        {
 801d322:	e00e      	b.n	801d342 <RadioSetRxGenericConfig+0x1b2>
            SubgRf.PacketParams.Params.Gfsk.CrcLength = ( RadioCrcTypes_t ) config->fsk.CrcLength;
 801d324:	68bb      	ldr	r3, [r7, #8]
 801d326:	f893 2023 	ldrb.w	r2, [r3, #35]	; 0x23
 801d32a:	4b4a      	ldr	r3, [pc, #296]	; (801d454 <RadioSetRxGenericConfig+0x2c4>)
 801d32c:	75da      	strb	r2, [r3, #23]
            SubgRf.PacketParams.Params.Gfsk.DcFree = ( RadioDcFree_t ) config->fsk.Whitening;
 801d32e:	68bb      	ldr	r3, [r7, #8]
 801d330:	f893 2024 	ldrb.w	r2, [r3, #36]	; 0x24
 801d334:	4b47      	ldr	r3, [pc, #284]	; (801d454 <RadioSetRxGenericConfig+0x2c4>)
 801d336:	761a      	strb	r2, [r3, #24]
            SubgRf.PacketParams.Params.Gfsk.HeaderType = ( RadioPacketLengthModes_t ) config->fsk.LengthMode;
 801d338:	68bb      	ldr	r3, [r7, #8]
 801d33a:	f893 2022 	ldrb.w	r2, [r3, #34]	; 0x22
 801d33e:	4b45      	ldr	r3, [pc, #276]	; (801d454 <RadioSetRxGenericConfig+0x2c4>)
 801d340:	755a      	strb	r2, [r3, #21]
        RadioStandby( );
 801d342:	f7ff fa3c 	bl	801c7be <RadioStandby>
        RadioSetModem( MODEM_FSK );
 801d346:	2000      	movs	r0, #0
 801d348:	f7fe fbd0 	bl	801baec <RadioSetModem>
        SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 801d34c:	4844      	ldr	r0, [pc, #272]	; (801d460 <RadioSetRxGenericConfig+0x2d0>)
 801d34e:	f001 f82d 	bl	801e3ac <SUBGRF_SetModulationParams>
        SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 801d352:	4844      	ldr	r0, [pc, #272]	; (801d464 <RadioSetRxGenericConfig+0x2d4>)
 801d354:	f001 f8fc 	bl	801e550 <SUBGRF_SetPacketParams>
        SUBGRF_SetSyncWord( syncword );
 801d358:	f107 0320 	add.w	r3, r7, #32
 801d35c:	4618      	mov	r0, r3
 801d35e:	f000 fbc0 	bl	801dae2 <SUBGRF_SetSyncWord>
        SUBGRF_SetWhiteningSeed( config->fsk.whiteSeed );
 801d362:	68bb      	ldr	r3, [r7, #8]
 801d364:	8b9b      	ldrh	r3, [r3, #28]
 801d366:	4618      	mov	r0, r3
 801d368:	f000 fc0a 	bl	801db80 <SUBGRF_SetWhiteningSeed>
        SUBGRF_SetCrcPolynomial( config->fsk.CrcPolynomial );
 801d36c:	68bb      	ldr	r3, [r7, #8]
 801d36e:	8b1b      	ldrh	r3, [r3, #24]
 801d370:	4618      	mov	r0, r3
 801d372:	f000 fbe5 	bl	801db40 <SUBGRF_SetCrcPolynomial>
        SubgRf.RxTimeout = ( uint32_t )( ( symbTimeout * 1000 * 8 ) / config->fsk.BitRate );
 801d376:	683b      	ldr	r3, [r7, #0]
 801d378:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 801d37c:	fb03 f202 	mul.w	r2, r3, r2
 801d380:	68bb      	ldr	r3, [r7, #8]
 801d382:	689b      	ldr	r3, [r3, #8]
 801d384:	fbb2 f3f3 	udiv	r3, r2, r3
 801d388:	4a32      	ldr	r2, [pc, #200]	; (801d454 <RadioSetRxGenericConfig+0x2c4>)
 801d38a:	6093      	str	r3, [r2, #8]
        break;
 801d38c:	e0b9      	b.n	801d502 <RadioSetRxGenericConfig+0x372>
        if( config->lora.PreambleLen == 0 )
 801d38e:	68bb      	ldr	r3, [r7, #8]
 801d390:	8e1b      	ldrh	r3, [r3, #48]	; 0x30
 801d392:	2b00      	cmp	r3, #0
 801d394:	d102      	bne.n	801d39c <RadioSetRxGenericConfig+0x20c>
            return -1;
 801d396:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 801d39a:	e0b3      	b.n	801d504 <RadioSetRxGenericConfig+0x374>
        if( config->lora.LengthMode == RADIO_LORA_PACKET_FIXED_LENGTH )
 801d39c:	68bb      	ldr	r3, [r7, #8]
 801d39e:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
 801d3a2:	2b01      	cmp	r3, #1
 801d3a4:	d104      	bne.n	801d3b0 <RadioSetRxGenericConfig+0x220>
            MaxPayloadLength = config->fsk.MaxPayloadLength;
 801d3a6:	68bb      	ldr	r3, [r7, #8]
 801d3a8:	695b      	ldr	r3, [r3, #20]
 801d3aa:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 801d3ae:	e002      	b.n	801d3b6 <RadioSetRxGenericConfig+0x226>
            MaxPayloadLength = 0xFF;
 801d3b0:	23ff      	movs	r3, #255	; 0xff
 801d3b2:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
        SUBGRF_SetStopRxTimerOnPreambleDetect( ( config->lora.StopTimerOnPreambleDetect == 0 ) ? false : true );
 801d3b6:	68bb      	ldr	r3, [r7, #8]
 801d3b8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 801d3ba:	2b00      	cmp	r3, #0
 801d3bc:	bf14      	ite	ne
 801d3be:	2301      	movne	r3, #1
 801d3c0:	2300      	moveq	r3, #0
 801d3c2:	b2db      	uxtb	r3, r3
 801d3c4:	4618      	mov	r0, r3
 801d3c6:	f000 fd53 	bl	801de70 <SUBGRF_SetStopRxTimerOnPreambleDetect>
        SUBGRF_SetLoRaSymbNumTimeout( symbTimeout );
 801d3ca:	683b      	ldr	r3, [r7, #0]
 801d3cc:	b2db      	uxtb	r3, r3
 801d3ce:	4618      	mov	r0, r3
 801d3d0:	f000 fd5d 	bl	801de8e <SUBGRF_SetLoRaSymbNumTimeout>
        SubgRf.ModulationParams.PacketType = PACKET_TYPE_LORA;
 801d3d4:	4b1f      	ldr	r3, [pc, #124]	; (801d454 <RadioSetRxGenericConfig+0x2c4>)
 801d3d6:	2201      	movs	r2, #1
 801d3d8:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
        SubgRf.ModulationParams.Params.LoRa.SpreadingFactor = ( RadioLoRaSpreadingFactors_t ) config->lora.SpreadingFactor;
 801d3dc:	68bb      	ldr	r3, [r7, #8]
 801d3de:	f893 202c 	ldrb.w	r2, [r3, #44]	; 0x2c
 801d3e2:	4b1c      	ldr	r3, [pc, #112]	; (801d454 <RadioSetRxGenericConfig+0x2c4>)
 801d3e4:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
        SubgRf.ModulationParams.Params.LoRa.Bandwidth = ( RadioLoRaBandwidths_t ) config->lora.Bandwidth;
 801d3e8:	68bb      	ldr	r3, [r7, #8]
 801d3ea:	f893 202d 	ldrb.w	r2, [r3, #45]	; 0x2d
 801d3ee:	4b19      	ldr	r3, [pc, #100]	; (801d454 <RadioSetRxGenericConfig+0x2c4>)
 801d3f0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
        SubgRf.ModulationParams.Params.LoRa.CodingRate = ( RadioLoRaCodingRates_t ) config->lora.Coderate;
 801d3f4:	68bb      	ldr	r3, [r7, #8]
 801d3f6:	f893 202e 	ldrb.w	r2, [r3, #46]	; 0x2e
 801d3fa:	4b16      	ldr	r3, [pc, #88]	; (801d454 <RadioSetRxGenericConfig+0x2c4>)
 801d3fc:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52
        switch( config->lora.LowDatarateOptimize )
 801d400:	68bb      	ldr	r3, [r7, #8]
 801d402:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 801d406:	2b02      	cmp	r3, #2
 801d408:	d010      	beq.n	801d42c <RadioSetRxGenericConfig+0x29c>
 801d40a:	2b02      	cmp	r3, #2
 801d40c:	dc2c      	bgt.n	801d468 <RadioSetRxGenericConfig+0x2d8>
 801d40e:	2b00      	cmp	r3, #0
 801d410:	d002      	beq.n	801d418 <RadioSetRxGenericConfig+0x288>
 801d412:	2b01      	cmp	r3, #1
 801d414:	d005      	beq.n	801d422 <RadioSetRxGenericConfig+0x292>
            break;
 801d416:	e027      	b.n	801d468 <RadioSetRxGenericConfig+0x2d8>
            SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0;
 801d418:	4b0e      	ldr	r3, [pc, #56]	; (801d454 <RadioSetRxGenericConfig+0x2c4>)
 801d41a:	2200      	movs	r2, #0
 801d41c:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
            break;
 801d420:	e023      	b.n	801d46a <RadioSetRxGenericConfig+0x2da>
            SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 1;
 801d422:	4b0c      	ldr	r3, [pc, #48]	; (801d454 <RadioSetRxGenericConfig+0x2c4>)
 801d424:	2201      	movs	r2, #1
 801d426:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
            break;
 801d42a:	e01e      	b.n	801d46a <RadioSetRxGenericConfig+0x2da>
            if( ( config->lora.SpreadingFactor == RADIO_LORA_SF11 ) || ( config->lora.SpreadingFactor == RADIO_LORA_SF12 ) )
 801d42c:	68bb      	ldr	r3, [r7, #8]
 801d42e:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 801d432:	2b0b      	cmp	r3, #11
 801d434:	d004      	beq.n	801d440 <RadioSetRxGenericConfig+0x2b0>
 801d436:	68bb      	ldr	r3, [r7, #8]
 801d438:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 801d43c:	2b0c      	cmp	r3, #12
 801d43e:	d104      	bne.n	801d44a <RadioSetRxGenericConfig+0x2ba>
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 1;
 801d440:	4b04      	ldr	r3, [pc, #16]	; (801d454 <RadioSetRxGenericConfig+0x2c4>)
 801d442:	2201      	movs	r2, #1
 801d444:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
            break;
 801d448:	e00f      	b.n	801d46a <RadioSetRxGenericConfig+0x2da>
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0;
 801d44a:	4b02      	ldr	r3, [pc, #8]	; (801d454 <RadioSetRxGenericConfig+0x2c4>)
 801d44c:	2200      	movs	r2, #0
 801d44e:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
            break;
 801d452:	e00a      	b.n	801d46a <RadioSetRxGenericConfig+0x2da>
 801d454:	20001db4 	.word	0x20001db4
 801d458:	20001db0 	.word	0x20001db0
 801d45c:	20001e28 	.word	0x20001e28
 801d460:	20001dec 	.word	0x20001dec
 801d464:	20001dc2 	.word	0x20001dc2
            break;
 801d468:	bf00      	nop
        SubgRf.PacketParams.PacketType = PACKET_TYPE_LORA;
 801d46a:	4b28      	ldr	r3, [pc, #160]	; (801d50c <RadioSetRxGenericConfig+0x37c>)
 801d46c:	2201      	movs	r2, #1
 801d46e:	739a      	strb	r2, [r3, #14]
        SubgRf.PacketParams.Params.LoRa.PreambleLength = config->lora.PreambleLen;
 801d470:	68bb      	ldr	r3, [r7, #8]
 801d472:	8e1a      	ldrh	r2, [r3, #48]	; 0x30
 801d474:	4b25      	ldr	r3, [pc, #148]	; (801d50c <RadioSetRxGenericConfig+0x37c>)
 801d476:	839a      	strh	r2, [r3, #28]
        SubgRf.PacketParams.Params.LoRa.HeaderType = ( RadioLoRaPacketLengthsMode_t ) config->lora.LengthMode;
 801d478:	68bb      	ldr	r3, [r7, #8]
 801d47a:	f893 2032 	ldrb.w	r2, [r3, #50]	; 0x32
 801d47e:	4b23      	ldr	r3, [pc, #140]	; (801d50c <RadioSetRxGenericConfig+0x37c>)
 801d480:	779a      	strb	r2, [r3, #30]
        SubgRf.PacketParams.Params.LoRa.PayloadLength = MaxPayloadLength;
 801d482:	4a22      	ldr	r2, [pc, #136]	; (801d50c <RadioSetRxGenericConfig+0x37c>)
 801d484:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 801d488:	77d3      	strb	r3, [r2, #31]
        SubgRf.PacketParams.Params.LoRa.CrcMode = ( RadioLoRaCrcModes_t ) config->lora.CrcMode;
 801d48a:	68bb      	ldr	r3, [r7, #8]
 801d48c:	f893 2034 	ldrb.w	r2, [r3, #52]	; 0x34
 801d490:	4b1e      	ldr	r3, [pc, #120]	; (801d50c <RadioSetRxGenericConfig+0x37c>)
 801d492:	f883 2020 	strb.w	r2, [r3, #32]
        SubgRf.PacketParams.Params.LoRa.InvertIQ = ( RadioLoRaIQModes_t ) config->lora.IqInverted;
 801d496:	68bb      	ldr	r3, [r7, #8]
 801d498:	f893 2035 	ldrb.w	r2, [r3, #53]	; 0x35
 801d49c:	4b1b      	ldr	r3, [pc, #108]	; (801d50c <RadioSetRxGenericConfig+0x37c>)
 801d49e:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
        RadioStandby( );
 801d4a2:	f7ff f98c 	bl	801c7be <RadioStandby>
        RadioSetModem( MODEM_LORA );
 801d4a6:	2001      	movs	r0, #1
 801d4a8:	f7fe fb20 	bl	801baec <RadioSetModem>
        SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 801d4ac:	4818      	ldr	r0, [pc, #96]	; (801d510 <RadioSetRxGenericConfig+0x380>)
 801d4ae:	f000 ff7d 	bl	801e3ac <SUBGRF_SetModulationParams>
        SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 801d4b2:	4818      	ldr	r0, [pc, #96]	; (801d514 <RadioSetRxGenericConfig+0x384>)
 801d4b4:	f001 f84c 	bl	801e550 <SUBGRF_SetPacketParams>
        if( SubgRf.PacketParams.Params.LoRa.InvertIQ == LORA_IQ_INVERTED )
 801d4b8:	4b14      	ldr	r3, [pc, #80]	; (801d50c <RadioSetRxGenericConfig+0x37c>)
 801d4ba:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 801d4be:	2b01      	cmp	r3, #1
 801d4c0:	d10d      	bne.n	801d4de <RadioSetRxGenericConfig+0x34e>
            SUBGRF_WriteRegister( SUBGHZ_LIQPOLR, SUBGRF_ReadRegister( SUBGHZ_LIQPOLR ) & ~( 1 << 2 ) );
 801d4c2:	f240 7036 	movw	r0, #1846	; 0x736
 801d4c6:	f001 f99f 	bl	801e808 <SUBGRF_ReadRegister>
 801d4ca:	4603      	mov	r3, r0
 801d4cc:	f023 0304 	bic.w	r3, r3, #4
 801d4d0:	b2db      	uxtb	r3, r3
 801d4d2:	4619      	mov	r1, r3
 801d4d4:	f240 7036 	movw	r0, #1846	; 0x736
 801d4d8:	f001 f982 	bl	801e7e0 <SUBGRF_WriteRegister>
 801d4dc:	e00c      	b.n	801d4f8 <RadioSetRxGenericConfig+0x368>
            SUBGRF_WriteRegister( SUBGHZ_LIQPOLR, SUBGRF_ReadRegister( SUBGHZ_LIQPOLR ) | ( 1 << 2 ) );
 801d4de:	f240 7036 	movw	r0, #1846	; 0x736
 801d4e2:	f001 f991 	bl	801e808 <SUBGRF_ReadRegister>
 801d4e6:	4603      	mov	r3, r0
 801d4e8:	f043 0304 	orr.w	r3, r3, #4
 801d4ec:	b2db      	uxtb	r3, r3
 801d4ee:	4619      	mov	r1, r3
 801d4f0:	f240 7036 	movw	r0, #1846	; 0x736
 801d4f4:	f001 f974 	bl	801e7e0 <SUBGRF_WriteRegister>
        SubgRf.RxTimeout = 0xFFFF;
 801d4f8:	4b04      	ldr	r3, [pc, #16]	; (801d50c <RadioSetRxGenericConfig+0x37c>)
 801d4fa:	f64f 72ff 	movw	r2, #65535	; 0xffff
 801d4fe:	609a      	str	r2, [r3, #8]
        break;
 801d500:	bf00      	nop
    }
    return status;
 801d502:	6abb      	ldr	r3, [r7, #40]	; 0x28
#else /* RADIO_GENERIC_CONFIG_ENABLE == 1*/
    return -1;
#endif /* RADIO_GENERIC_CONFIG_ENABLE == 0*/
}
 801d504:	4618      	mov	r0, r3
 801d506:	3730      	adds	r7, #48	; 0x30
 801d508:	46bd      	mov	sp, r7
 801d50a:	bd80      	pop	{r7, pc}
 801d50c:	20001db4 	.word	0x20001db4
 801d510:	20001dec 	.word	0x20001dec
 801d514:	20001dc2 	.word	0x20001dc2

0801d518 <RadioSetTxGenericConfig>:

static int32_t RadioSetTxGenericConfig( GenericModems_t modem, TxConfigGeneric_t *config, int8_t power,
                                        uint32_t timeout )
{
 801d518:	b580      	push	{r7, lr}
 801d51a:	b08e      	sub	sp, #56	; 0x38
 801d51c:	af00      	add	r7, sp, #0
 801d51e:	60b9      	str	r1, [r7, #8]
 801d520:	607b      	str	r3, [r7, #4]
 801d522:	4603      	mov	r3, r0
 801d524:	73fb      	strb	r3, [r7, #15]
 801d526:	4613      	mov	r3, r2
 801d528:	73bb      	strb	r3, [r7, #14]
#if( RADIO_LR_FHSS_IS_ON == 1 )
    /*disable LrFhss*/
    SubgRf.lr_fhss.is_lr_fhss_on = false;
#endif /* RADIO_LR_FHSS_IS_ON == 1 */
#if (RADIO_GENERIC_CONFIG_ENABLE == 1)
    uint8_t syncword[8] = {0};
 801d52a:	2300      	movs	r3, #0
 801d52c:	62fb      	str	r3, [r7, #44]	; 0x2c
 801d52e:	2300      	movs	r3, #0
 801d530:	633b      	str	r3, [r7, #48]	; 0x30
    RadioModems_t radio_modem;
    RFW_DeInit( ); /* switch Off FwPacketDecoding by default */
 801d532:	f001 fc3c 	bl	801edae <RFW_DeInit>
    switch( modem )
 801d536:	7bfb      	ldrb	r3, [r7, #15]
 801d538:	2b03      	cmp	r3, #3
 801d53a:	f200 8204 	bhi.w	801d946 <RadioSetTxGenericConfig+0x42e>
 801d53e:	a201      	add	r2, pc, #4	; (adr r2, 801d544 <RadioSetTxGenericConfig+0x2c>)
 801d540:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801d544:	0801d6c9 	.word	0x0801d6c9
 801d548:	0801d811 	.word	0x0801d811
 801d54c:	0801d909 	.word	0x0801d909
 801d550:	0801d555 	.word	0x0801d555
    {
    case GENERIC_MSK:
        if( config->msk.SyncWordLength > 8 )
 801d554:	68bb      	ldr	r3, [r7, #8]
 801d556:	7c9b      	ldrb	r3, [r3, #18]
 801d558:	2b08      	cmp	r3, #8
 801d55a:	d902      	bls.n	801d562 <RadioSetTxGenericConfig+0x4a>
        {
            return -1;
 801d55c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 801d560:	e206      	b.n	801d970 <RadioSetTxGenericConfig+0x458>
        }
        else
        {
            RADIO_MEMCPY8( syncword, config->msk.SyncWord, config->msk.SyncWordLength );
 801d562:	68bb      	ldr	r3, [r7, #8]
 801d564:	6899      	ldr	r1, [r3, #8]
 801d566:	68bb      	ldr	r3, [r7, #8]
 801d568:	7c9b      	ldrb	r3, [r3, #18]
 801d56a:	b29a      	uxth	r2, r3
 801d56c:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 801d570:	4618      	mov	r0, r3
 801d572:	f001 fd0f 	bl	801ef94 <UTIL_MEM_cpy_8>
        }
        if( ( config->msk.BitRate == 0 ) )
 801d576:	68bb      	ldr	r3, [r7, #8]
 801d578:	681b      	ldr	r3, [r3, #0]
 801d57a:	2b00      	cmp	r3, #0
 801d57c:	d102      	bne.n	801d584 <RadioSetTxGenericConfig+0x6c>
        {
            return -1;
 801d57e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 801d582:	e1f5      	b.n	801d970 <RadioSetTxGenericConfig+0x458>
        }
        else if( config->msk.BitRate <= 10000 )
 801d584:	68bb      	ldr	r3, [r7, #8]
 801d586:	681b      	ldr	r3, [r3, #0]
 801d588:	f242 7210 	movw	r2, #10000	; 0x2710
 801d58c:	4293      	cmp	r3, r2
 801d58e:	d813      	bhi.n	801d5b8 <RadioSetTxGenericConfig+0xa0>
        {
            /*max msk modulator datarate is 10kbps*/
            radio_modem = MODEM_MSK;
 801d590:	2302      	movs	r3, #2
 801d592:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
            SubgRf.PacketParams.PacketType = PACKET_TYPE_GMSK;
 801d596:	4b99      	ldr	r3, [pc, #612]	; (801d7fc <RadioSetTxGenericConfig+0x2e4>)
 801d598:	2203      	movs	r2, #3
 801d59a:	739a      	strb	r2, [r3, #14]
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_GMSK;
 801d59c:	4b97      	ldr	r3, [pc, #604]	; (801d7fc <RadioSetTxGenericConfig+0x2e4>)
 801d59e:	2203      	movs	r2, #3
 801d5a0:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
            SubgRf.ModulationParams.Params.Gfsk.BitRate = config->msk.BitRate;
 801d5a4:	68bb      	ldr	r3, [r7, #8]
 801d5a6:	681b      	ldr	r3, [r3, #0]
 801d5a8:	4a94      	ldr	r2, [pc, #592]	; (801d7fc <RadioSetTxGenericConfig+0x2e4>)
 801d5aa:	63d3      	str	r3, [r2, #60]	; 0x3c
            SubgRf.ModulationParams.Params.Gfsk.ModulationShaping = ( RadioModShapings_t ) config->msk.ModulationShaping;
 801d5ac:	68bb      	ldr	r3, [r7, #8]
 801d5ae:	7cda      	ldrb	r2, [r3, #19]
 801d5b0:	4b92      	ldr	r3, [pc, #584]	; (801d7fc <RadioSetTxGenericConfig+0x2e4>)
 801d5b2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 801d5b6:	e017      	b.n	801d5e8 <RadioSetTxGenericConfig+0xd0>
        }
        else
        {
            radio_modem = MODEM_FSK;
 801d5b8:	2300      	movs	r3, #0
 801d5ba:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
            SubgRf.PacketParams.PacketType = PACKET_TYPE_GFSK;
 801d5be:	4b8f      	ldr	r3, [pc, #572]	; (801d7fc <RadioSetTxGenericConfig+0x2e4>)
 801d5c0:	2200      	movs	r2, #0
 801d5c2:	739a      	strb	r2, [r3, #14]
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_GFSK;
 801d5c4:	4b8d      	ldr	r3, [pc, #564]	; (801d7fc <RadioSetTxGenericConfig+0x2e4>)
 801d5c6:	2200      	movs	r2, #0
 801d5c8:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
            SubgRf.ModulationParams.Params.Gfsk.BitRate = config->msk.BitRate;
 801d5cc:	68bb      	ldr	r3, [r7, #8]
 801d5ce:	681b      	ldr	r3, [r3, #0]
 801d5d0:	4a8a      	ldr	r2, [pc, #552]	; (801d7fc <RadioSetTxGenericConfig+0x2e4>)
 801d5d2:	63d3      	str	r3, [r2, #60]	; 0x3c
            SubgRf.ModulationParams.Params.Gfsk.ModulationShaping = ( RadioModShapings_t ) config->msk.ModulationShaping;
 801d5d4:	68bb      	ldr	r3, [r7, #8]
 801d5d6:	7cda      	ldrb	r2, [r3, #19]
 801d5d8:	4b88      	ldr	r3, [pc, #544]	; (801d7fc <RadioSetTxGenericConfig+0x2e4>)
 801d5da:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
            /*do msk with gfsk modulator*/
            SubgRf.ModulationParams.Params.Gfsk.Fdev = config->msk.BitRate / 4;
 801d5de:	68bb      	ldr	r3, [r7, #8]
 801d5e0:	681b      	ldr	r3, [r3, #0]
 801d5e2:	089b      	lsrs	r3, r3, #2
 801d5e4:	4a85      	ldr	r2, [pc, #532]	; (801d7fc <RadioSetTxGenericConfig+0x2e4>)
 801d5e6:	6413      	str	r3, [r2, #64]	; 0x40
        }

        SubgRf.PacketParams.Params.Gfsk.PreambleLength = ( config->msk.PreambleLen ) << 3; // convert byte into bit
 801d5e8:	68bb      	ldr	r3, [r7, #8]
 801d5ea:	685b      	ldr	r3, [r3, #4]
 801d5ec:	b29b      	uxth	r3, r3
 801d5ee:	00db      	lsls	r3, r3, #3
 801d5f0:	b29a      	uxth	r2, r3
 801d5f2:	4b82      	ldr	r3, [pc, #520]	; (801d7fc <RadioSetTxGenericConfig+0x2e4>)
 801d5f4:	821a      	strh	r2, [r3, #16]
        SubgRf.PacketParams.Params.Gfsk.PreambleMinDetect = RADIO_PREAMBLE_DETECTOR_08_BITS; // don't care in tx
 801d5f6:	4b81      	ldr	r3, [pc, #516]	; (801d7fc <RadioSetTxGenericConfig+0x2e4>)
 801d5f8:	2204      	movs	r2, #4
 801d5fa:	749a      	strb	r2, [r3, #18]
        SubgRf.PacketParams.Params.Gfsk.SyncWordLength = ( config->msk.SyncWordLength ) << 3; // convert byte into bit
 801d5fc:	68bb      	ldr	r3, [r7, #8]
 801d5fe:	7c9b      	ldrb	r3, [r3, #18]
 801d600:	00db      	lsls	r3, r3, #3
 801d602:	b2da      	uxtb	r2, r3
 801d604:	4b7d      	ldr	r3, [pc, #500]	; (801d7fc <RadioSetTxGenericConfig+0x2e4>)
 801d606:	74da      	strb	r2, [r3, #19]
        SubgRf.PacketParams.Params.Gfsk.AddrComp = RADIO_ADDRESSCOMP_FILT_OFF; // don't care in tx
 801d608:	4b7c      	ldr	r3, [pc, #496]	; (801d7fc <RadioSetTxGenericConfig+0x2e4>)
 801d60a:	2200      	movs	r2, #0
 801d60c:	751a      	strb	r2, [r3, #20]

        if( ( config->msk.Whitening == RADIO_FSK_DC_IBM_WHITENING )
 801d60e:	68bb      	ldr	r3, [r7, #8]
 801d610:	7d9b      	ldrb	r3, [r3, #22]
 801d612:	2b02      	cmp	r3, #2
 801d614:	d003      	beq.n	801d61e <RadioSetTxGenericConfig+0x106>
            || ( config->msk.HeaderType == RADIO_FSK_PACKET_2BYTES_LENGTH ) )
 801d616:	68bb      	ldr	r3, [r7, #8]
 801d618:	7d1b      	ldrb	r3, [r3, #20]
 801d61a:	2b02      	cmp	r3, #2
 801d61c:	d12b      	bne.n	801d676 <RadioSetTxGenericConfig+0x15e>
        {
            /* Supports only RADIO_FSK_CRC_2_BYTES_IBM or RADIO_FSK_CRC_2_BYTES_CCIT */
            if( ( config->msk.CrcLength != RADIO_FSK_CRC_2_BYTES_IBM ) && ( config->msk.CrcLength != RADIO_FSK_CRC_2_BYTES_CCIT )
 801d61e:	68bb      	ldr	r3, [r7, #8]
 801d620:	7d5b      	ldrb	r3, [r3, #21]
 801d622:	2bf1      	cmp	r3, #241	; 0xf1
 801d624:	d00a      	beq.n	801d63c <RadioSetTxGenericConfig+0x124>
 801d626:	68bb      	ldr	r3, [r7, #8]
 801d628:	7d5b      	ldrb	r3, [r3, #21]
 801d62a:	2bf2      	cmp	r3, #242	; 0xf2
 801d62c:	d006      	beq.n	801d63c <RadioSetTxGenericConfig+0x124>
                && ( config->msk.CrcLength != RADIO_FSK_CRC_OFF ) )
 801d62e:	68bb      	ldr	r3, [r7, #8]
 801d630:	7d5b      	ldrb	r3, [r3, #21]
 801d632:	2b01      	cmp	r3, #1
 801d634:	d002      	beq.n	801d63c <RadioSetTxGenericConfig+0x124>
            {
                return -1;
 801d636:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 801d63a:	e199      	b.n	801d970 <RadioSetTxGenericConfig+0x458>
            }
            ConfigGeneric_t ConfigGeneric;
            /*msk and fsk are union, no need for copy as fsk/msk struct are on same address*/
            ConfigGeneric.TxConfig = config;
 801d63c:	68bb      	ldr	r3, [r7, #8]
 801d63e:	623b      	str	r3, [r7, #32]
            ConfigGeneric.rtx = CONFIG_TX;
 801d640:	2301      	movs	r3, #1
 801d642:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
            if( 0UL != RFW_Init( &ConfigGeneric, RadioEvents, &TxTimeoutTimer ) )
 801d646:	4b6e      	ldr	r3, [pc, #440]	; (801d800 <RadioSetTxGenericConfig+0x2e8>)
 801d648:	6819      	ldr	r1, [r3, #0]
 801d64a:	f107 0320 	add.w	r3, r7, #32
 801d64e:	4a6d      	ldr	r2, [pc, #436]	; (801d804 <RadioSetTxGenericConfig+0x2ec>)
 801d650:	4618      	mov	r0, r3
 801d652:	f001 fb9f 	bl	801ed94 <RFW_Init>
 801d656:	4603      	mov	r3, r0
 801d658:	2b00      	cmp	r3, #0
 801d65a:	d002      	beq.n	801d662 <RadioSetTxGenericConfig+0x14a>
            {
                return -1;
 801d65c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 801d660:	e186      	b.n	801d970 <RadioSetTxGenericConfig+0x458>
            }
            /* whitening off, will be processed by FW, switch off built-in radio whitening */
            SubgRf.PacketParams.Params.Gfsk.DcFree = ( RadioDcFree_t ) RADIO_FSK_DC_FREE_OFF;
 801d662:	4b66      	ldr	r3, [pc, #408]	; (801d7fc <RadioSetTxGenericConfig+0x2e4>)
 801d664:	2200      	movs	r2, #0
 801d666:	761a      	strb	r2, [r3, #24]
            /* Crc processed by FW, switch off built-in radio Crc */
            SubgRf.PacketParams.Params.Gfsk.CrcLength = ( RadioCrcTypes_t ) RADIO_CRC_OFF;
 801d668:	4b64      	ldr	r3, [pc, #400]	; (801d7fc <RadioSetTxGenericConfig+0x2e4>)
 801d66a:	2201      	movs	r2, #1
 801d66c:	75da      	strb	r2, [r3, #23]
            /* length contained in Tx, but will be processed by FW after de-whitening */
            SubgRf.PacketParams.Params.Gfsk.HeaderType = ( RadioPacketLengthModes_t ) RADIO_PACKET_FIXED_LENGTH;
 801d66e:	4b63      	ldr	r3, [pc, #396]	; (801d7fc <RadioSetTxGenericConfig+0x2e4>)
 801d670:	2200      	movs	r2, #0
 801d672:	755a      	strb	r2, [r3, #21]
        {
 801d674:	e00b      	b.n	801d68e <RadioSetTxGenericConfig+0x176>
        }
        else
        {
            SubgRf.PacketParams.Params.Gfsk.CrcLength = ( RadioCrcTypes_t ) config->msk.CrcLength;
 801d676:	68bb      	ldr	r3, [r7, #8]
 801d678:	7d5a      	ldrb	r2, [r3, #21]
 801d67a:	4b60      	ldr	r3, [pc, #384]	; (801d7fc <RadioSetTxGenericConfig+0x2e4>)
 801d67c:	75da      	strb	r2, [r3, #23]
            SubgRf.PacketParams.Params.Gfsk.DcFree = ( RadioDcFree_t ) config->msk.Whitening;
 801d67e:	68bb      	ldr	r3, [r7, #8]
 801d680:	7d9a      	ldrb	r2, [r3, #22]
 801d682:	4b5e      	ldr	r3, [pc, #376]	; (801d7fc <RadioSetTxGenericConfig+0x2e4>)
 801d684:	761a      	strb	r2, [r3, #24]
            SubgRf.PacketParams.Params.Gfsk.HeaderType = ( RadioPacketLengthModes_t ) config->msk.HeaderType;
 801d686:	68bb      	ldr	r3, [r7, #8]
 801d688:	7d1a      	ldrb	r2, [r3, #20]
 801d68a:	4b5c      	ldr	r3, [pc, #368]	; (801d7fc <RadioSetTxGenericConfig+0x2e4>)
 801d68c:	755a      	strb	r2, [r3, #21]
        }

        RadioStandby( );
 801d68e:	f7ff f896 	bl	801c7be <RadioStandby>
        RadioSetModem( radio_modem );
 801d692:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 801d696:	4618      	mov	r0, r3
 801d698:	f7fe fa28 	bl	801baec <RadioSetModem>

        SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 801d69c:	485a      	ldr	r0, [pc, #360]	; (801d808 <RadioSetTxGenericConfig+0x2f0>)
 801d69e:	f000 fe85 	bl	801e3ac <SUBGRF_SetModulationParams>
        SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 801d6a2:	485a      	ldr	r0, [pc, #360]	; (801d80c <RadioSetTxGenericConfig+0x2f4>)
 801d6a4:	f000 ff54 	bl	801e550 <SUBGRF_SetPacketParams>
        SUBGRF_SetSyncWord( syncword );
 801d6a8:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 801d6ac:	4618      	mov	r0, r3
 801d6ae:	f000 fa18 	bl	801dae2 <SUBGRF_SetSyncWord>
        SUBGRF_SetWhiteningSeed( config->msk.whiteSeed );
 801d6b2:	68bb      	ldr	r3, [r7, #8]
 801d6b4:	8a1b      	ldrh	r3, [r3, #16]
 801d6b6:	4618      	mov	r0, r3
 801d6b8:	f000 fa62 	bl	801db80 <SUBGRF_SetWhiteningSeed>
        SUBGRF_SetCrcPolynomial( config->msk.CrcPolynomial );
 801d6bc:	68bb      	ldr	r3, [r7, #8]
 801d6be:	899b      	ldrh	r3, [r3, #12]
 801d6c0:	4618      	mov	r0, r3
 801d6c2:	f000 fa3d 	bl	801db40 <SUBGRF_SetCrcPolynomial>
        break;
 801d6c6:	e13f      	b.n	801d948 <RadioSetTxGenericConfig+0x430>
    case GENERIC_FSK:
        if( config->fsk.BitRate == 0 )
 801d6c8:	68bb      	ldr	r3, [r7, #8]
 801d6ca:	681b      	ldr	r3, [r3, #0]
 801d6cc:	2b00      	cmp	r3, #0
 801d6ce:	d102      	bne.n	801d6d6 <RadioSetTxGenericConfig+0x1be>
        {
            return -1;
 801d6d0:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 801d6d4:	e14c      	b.n	801d970 <RadioSetTxGenericConfig+0x458>
        }
        if( config->fsk.SyncWordLength > 8 )
 801d6d6:	68bb      	ldr	r3, [r7, #8]
 801d6d8:	7c9b      	ldrb	r3, [r3, #18]
 801d6da:	2b08      	cmp	r3, #8
 801d6dc:	d902      	bls.n	801d6e4 <RadioSetTxGenericConfig+0x1cc>
        {
            return -1;
 801d6de:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 801d6e2:	e145      	b.n	801d970 <RadioSetTxGenericConfig+0x458>
        }
        else
        {
            RADIO_MEMCPY8( syncword, config->fsk.SyncWord, config->fsk.SyncWordLength );
 801d6e4:	68bb      	ldr	r3, [r7, #8]
 801d6e6:	6899      	ldr	r1, [r3, #8]
 801d6e8:	68bb      	ldr	r3, [r7, #8]
 801d6ea:	7c9b      	ldrb	r3, [r3, #18]
 801d6ec:	b29a      	uxth	r2, r3
 801d6ee:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 801d6f2:	4618      	mov	r0, r3
 801d6f4:	f001 fc4e 	bl	801ef94 <UTIL_MEM_cpy_8>
        }
        SubgRf.ModulationParams.PacketType = PACKET_TYPE_GFSK;
 801d6f8:	4b40      	ldr	r3, [pc, #256]	; (801d7fc <RadioSetTxGenericConfig+0x2e4>)
 801d6fa:	2200      	movs	r2, #0
 801d6fc:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
        SubgRf.ModulationParams.Params.Gfsk.BitRate = config->fsk.BitRate;
 801d700:	68bb      	ldr	r3, [r7, #8]
 801d702:	681b      	ldr	r3, [r3, #0]
 801d704:	4a3d      	ldr	r2, [pc, #244]	; (801d7fc <RadioSetTxGenericConfig+0x2e4>)
 801d706:	63d3      	str	r3, [r2, #60]	; 0x3c
        SubgRf.ModulationParams.Params.Gfsk.ModulationShaping = ( RadioModShapings_t ) config->fsk.ModulationShaping;
 801d708:	68bb      	ldr	r3, [r7, #8]
 801d70a:	7cda      	ldrb	r2, [r3, #19]
 801d70c:	4b3b      	ldr	r3, [pc, #236]	; (801d7fc <RadioSetTxGenericConfig+0x2e4>)
 801d70e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
        SubgRf.ModulationParams.Params.Gfsk.Fdev = config->fsk.FrequencyDeviation;
 801d712:	68bb      	ldr	r3, [r7, #8]
 801d714:	699b      	ldr	r3, [r3, #24]
 801d716:	4a39      	ldr	r2, [pc, #228]	; (801d7fc <RadioSetTxGenericConfig+0x2e4>)
 801d718:	6413      	str	r3, [r2, #64]	; 0x40

        SubgRf.PacketParams.PacketType = PACKET_TYPE_GFSK;
 801d71a:	4b38      	ldr	r3, [pc, #224]	; (801d7fc <RadioSetTxGenericConfig+0x2e4>)
 801d71c:	2200      	movs	r2, #0
 801d71e:	739a      	strb	r2, [r3, #14]
        SubgRf.PacketParams.Params.Gfsk.PreambleLength = ( config->fsk.PreambleLen ) << 3; // convert byte into bit
 801d720:	68bb      	ldr	r3, [r7, #8]
 801d722:	685b      	ldr	r3, [r3, #4]
 801d724:	b29b      	uxth	r3, r3
 801d726:	00db      	lsls	r3, r3, #3
 801d728:	b29a      	uxth	r2, r3
 801d72a:	4b34      	ldr	r3, [pc, #208]	; (801d7fc <RadioSetTxGenericConfig+0x2e4>)
 801d72c:	821a      	strh	r2, [r3, #16]
        SubgRf.PacketParams.Params.Gfsk.PreambleMinDetect = RADIO_PREAMBLE_DETECTOR_08_BITS; // don't care in tx
 801d72e:	4b33      	ldr	r3, [pc, #204]	; (801d7fc <RadioSetTxGenericConfig+0x2e4>)
 801d730:	2204      	movs	r2, #4
 801d732:	749a      	strb	r2, [r3, #18]
        SubgRf.PacketParams.Params.Gfsk.SyncWordLength = ( config->fsk.SyncWordLength ) << 3; // convert byte into bit
 801d734:	68bb      	ldr	r3, [r7, #8]
 801d736:	7c9b      	ldrb	r3, [r3, #18]
 801d738:	00db      	lsls	r3, r3, #3
 801d73a:	b2da      	uxtb	r2, r3
 801d73c:	4b2f      	ldr	r3, [pc, #188]	; (801d7fc <RadioSetTxGenericConfig+0x2e4>)
 801d73e:	74da      	strb	r2, [r3, #19]
        SubgRf.PacketParams.Params.Gfsk.AddrComp = RADIO_ADDRESSCOMP_FILT_OFF; // don't care in tx
 801d740:	4b2e      	ldr	r3, [pc, #184]	; (801d7fc <RadioSetTxGenericConfig+0x2e4>)
 801d742:	2200      	movs	r2, #0
 801d744:	751a      	strb	r2, [r3, #20]

        if( ( config->fsk.Whitening == RADIO_FSK_DC_IBM_WHITENING )
 801d746:	68bb      	ldr	r3, [r7, #8]
 801d748:	7d9b      	ldrb	r3, [r3, #22]
 801d74a:	2b02      	cmp	r3, #2
 801d74c:	d003      	beq.n	801d756 <RadioSetTxGenericConfig+0x23e>
            || ( config->fsk.HeaderType == RADIO_FSK_PACKET_2BYTES_LENGTH ) )
 801d74e:	68bb      	ldr	r3, [r7, #8]
 801d750:	7d1b      	ldrb	r3, [r3, #20]
 801d752:	2b02      	cmp	r3, #2
 801d754:	d12a      	bne.n	801d7ac <RadioSetTxGenericConfig+0x294>
        {
            /* Supports only RADIO_FSK_CRC_2_BYTES_IBM or RADIO_FSK_CRC_2_BYTES_CCIT */
            if( ( config->fsk.CrcLength != RADIO_FSK_CRC_2_BYTES_IBM ) && ( config->fsk.CrcLength != RADIO_FSK_CRC_2_BYTES_CCIT )
 801d756:	68bb      	ldr	r3, [r7, #8]
 801d758:	7d5b      	ldrb	r3, [r3, #21]
 801d75a:	2bf1      	cmp	r3, #241	; 0xf1
 801d75c:	d00a      	beq.n	801d774 <RadioSetTxGenericConfig+0x25c>
 801d75e:	68bb      	ldr	r3, [r7, #8]
 801d760:	7d5b      	ldrb	r3, [r3, #21]
 801d762:	2bf2      	cmp	r3, #242	; 0xf2
 801d764:	d006      	beq.n	801d774 <RadioSetTxGenericConfig+0x25c>
                && ( config->fsk.CrcLength != RADIO_FSK_CRC_OFF ) )
 801d766:	68bb      	ldr	r3, [r7, #8]
 801d768:	7d5b      	ldrb	r3, [r3, #21]
 801d76a:	2b01      	cmp	r3, #1
 801d76c:	d002      	beq.n	801d774 <RadioSetTxGenericConfig+0x25c>
            {
                return -1;
 801d76e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 801d772:	e0fd      	b.n	801d970 <RadioSetTxGenericConfig+0x458>
            }
            ConfigGeneric_t ConfigGeneric;
            ConfigGeneric.rtx = CONFIG_TX;
 801d774:	2301      	movs	r3, #1
 801d776:	773b      	strb	r3, [r7, #28]
            ConfigGeneric.TxConfig = config;
 801d778:	68bb      	ldr	r3, [r7, #8]
 801d77a:	617b      	str	r3, [r7, #20]
            if( 0UL != RFW_Init( &ConfigGeneric, RadioEvents, &TxTimeoutTimer ) )
 801d77c:	4b20      	ldr	r3, [pc, #128]	; (801d800 <RadioSetTxGenericConfig+0x2e8>)
 801d77e:	6819      	ldr	r1, [r3, #0]
 801d780:	f107 0314 	add.w	r3, r7, #20
 801d784:	4a1f      	ldr	r2, [pc, #124]	; (801d804 <RadioSetTxGenericConfig+0x2ec>)
 801d786:	4618      	mov	r0, r3
 801d788:	f001 fb04 	bl	801ed94 <RFW_Init>
 801d78c:	4603      	mov	r3, r0
 801d78e:	2b00      	cmp	r3, #0
 801d790:	d002      	beq.n	801d798 <RadioSetTxGenericConfig+0x280>
            {
                return -1;
 801d792:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 801d796:	e0eb      	b.n	801d970 <RadioSetTxGenericConfig+0x458>
            }
            /* whitening off, will be processed by FW, switch off built-in radio whitening */
            SubgRf.PacketParams.Params.Gfsk.DcFree = ( RadioDcFree_t ) RADIO_FSK_DC_FREE_OFF;
 801d798:	4b18      	ldr	r3, [pc, #96]	; (801d7fc <RadioSetTxGenericConfig+0x2e4>)
 801d79a:	2200      	movs	r2, #0
 801d79c:	761a      	strb	r2, [r3, #24]
            /* Crc processed by FW, switch off built-in radio Crc */
            SubgRf.PacketParams.Params.Gfsk.CrcLength = ( RadioCrcTypes_t ) RADIO_CRC_OFF;
 801d79e:	4b17      	ldr	r3, [pc, #92]	; (801d7fc <RadioSetTxGenericConfig+0x2e4>)
 801d7a0:	2201      	movs	r2, #1
 801d7a2:	75da      	strb	r2, [r3, #23]
            /* length contained in Tx, but will be processed by FW after de-whitening */
            SubgRf.PacketParams.Params.Gfsk.HeaderType = ( RadioPacketLengthModes_t ) RADIO_PACKET_FIXED_LENGTH;
 801d7a4:	4b15      	ldr	r3, [pc, #84]	; (801d7fc <RadioSetTxGenericConfig+0x2e4>)
 801d7a6:	2200      	movs	r2, #0
 801d7a8:	755a      	strb	r2, [r3, #21]
        {
 801d7aa:	e00b      	b.n	801d7c4 <RadioSetTxGenericConfig+0x2ac>
        }
        else
        {
            SubgRf.PacketParams.Params.Gfsk.CrcLength = ( RadioCrcTypes_t ) config->fsk.CrcLength;
 801d7ac:	68bb      	ldr	r3, [r7, #8]
 801d7ae:	7d5a      	ldrb	r2, [r3, #21]
 801d7b0:	4b12      	ldr	r3, [pc, #72]	; (801d7fc <RadioSetTxGenericConfig+0x2e4>)
 801d7b2:	75da      	strb	r2, [r3, #23]
            SubgRf.PacketParams.Params.Gfsk.DcFree = ( RadioDcFree_t ) config->fsk.Whitening;
 801d7b4:	68bb      	ldr	r3, [r7, #8]
 801d7b6:	7d9a      	ldrb	r2, [r3, #22]
 801d7b8:	4b10      	ldr	r3, [pc, #64]	; (801d7fc <RadioSetTxGenericConfig+0x2e4>)
 801d7ba:	761a      	strb	r2, [r3, #24]
            SubgRf.PacketParams.Params.Gfsk.HeaderType = ( RadioPacketLengthModes_t ) config->fsk.HeaderType;
 801d7bc:	68bb      	ldr	r3, [r7, #8]
 801d7be:	7d1a      	ldrb	r2, [r3, #20]
 801d7c0:	4b0e      	ldr	r3, [pc, #56]	; (801d7fc <RadioSetTxGenericConfig+0x2e4>)
 801d7c2:	755a      	strb	r2, [r3, #21]
        }

        RadioStandby( );
 801d7c4:	f7fe fffb 	bl	801c7be <RadioStandby>
        RadioSetModem( MODEM_FSK );
 801d7c8:	2000      	movs	r0, #0
 801d7ca:	f7fe f98f 	bl	801baec <RadioSetModem>
        SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 801d7ce:	480e      	ldr	r0, [pc, #56]	; (801d808 <RadioSetTxGenericConfig+0x2f0>)
 801d7d0:	f000 fdec 	bl	801e3ac <SUBGRF_SetModulationParams>
        SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 801d7d4:	480d      	ldr	r0, [pc, #52]	; (801d80c <RadioSetTxGenericConfig+0x2f4>)
 801d7d6:	f000 febb 	bl	801e550 <SUBGRF_SetPacketParams>
        SUBGRF_SetSyncWord( syncword );
 801d7da:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 801d7de:	4618      	mov	r0, r3
 801d7e0:	f000 f97f 	bl	801dae2 <SUBGRF_SetSyncWord>
        SUBGRF_SetWhiteningSeed( config->fsk.whiteSeed );
 801d7e4:	68bb      	ldr	r3, [r7, #8]
 801d7e6:	8a1b      	ldrh	r3, [r3, #16]
 801d7e8:	4618      	mov	r0, r3
 801d7ea:	f000 f9c9 	bl	801db80 <SUBGRF_SetWhiteningSeed>
        SUBGRF_SetCrcPolynomial( config->fsk.CrcPolynomial );
 801d7ee:	68bb      	ldr	r3, [r7, #8]
 801d7f0:	899b      	ldrh	r3, [r3, #12]
 801d7f2:	4618      	mov	r0, r3
 801d7f4:	f000 f9a4 	bl	801db40 <SUBGRF_SetCrcPolynomial>
        break;
 801d7f8:	e0a6      	b.n	801d948 <RadioSetTxGenericConfig+0x430>
 801d7fa:	bf00      	nop
 801d7fc:	20001db4 	.word	0x20001db4
 801d800:	20001db0 	.word	0x20001db0
 801d804:	20001e10 	.word	0x20001e10
 801d808:	20001dec 	.word	0x20001dec
 801d80c:	20001dc2 	.word	0x20001dc2
    case GENERIC_LORA:
        SubgRf.ModulationParams.PacketType = PACKET_TYPE_LORA;
 801d810:	4b59      	ldr	r3, [pc, #356]	; (801d978 <RadioSetTxGenericConfig+0x460>)
 801d812:	2201      	movs	r2, #1
 801d814:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
        SubgRf.ModulationParams.Params.LoRa.SpreadingFactor = ( RadioLoRaSpreadingFactors_t ) config->lora.SpreadingFactor;
 801d818:	68bb      	ldr	r3, [r7, #8]
 801d81a:	781a      	ldrb	r2, [r3, #0]
 801d81c:	4b56      	ldr	r3, [pc, #344]	; (801d978 <RadioSetTxGenericConfig+0x460>)
 801d81e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
        SubgRf.ModulationParams.Params.LoRa.Bandwidth = ( RadioLoRaBandwidths_t ) config->lora.Bandwidth;
 801d822:	68bb      	ldr	r3, [r7, #8]
 801d824:	785a      	ldrb	r2, [r3, #1]
 801d826:	4b54      	ldr	r3, [pc, #336]	; (801d978 <RadioSetTxGenericConfig+0x460>)
 801d828:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
        SubgRf.ModulationParams.Params.LoRa.CodingRate = ( RadioLoRaCodingRates_t ) config->lora.Coderate;
 801d82c:	68bb      	ldr	r3, [r7, #8]
 801d82e:	789a      	ldrb	r2, [r3, #2]
 801d830:	4b51      	ldr	r3, [pc, #324]	; (801d978 <RadioSetTxGenericConfig+0x460>)
 801d832:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52
        switch( config->lora.LowDatarateOptimize )
 801d836:	68bb      	ldr	r3, [r7, #8]
 801d838:	78db      	ldrb	r3, [r3, #3]
 801d83a:	2b02      	cmp	r3, #2
 801d83c:	d010      	beq.n	801d860 <RadioSetTxGenericConfig+0x348>
 801d83e:	2b02      	cmp	r3, #2
 801d840:	dc20      	bgt.n	801d884 <RadioSetTxGenericConfig+0x36c>
 801d842:	2b00      	cmp	r3, #0
 801d844:	d002      	beq.n	801d84c <RadioSetTxGenericConfig+0x334>
 801d846:	2b01      	cmp	r3, #1
 801d848:	d005      	beq.n	801d856 <RadioSetTxGenericConfig+0x33e>
            {
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0;
            }
            break;
        default:
            break;
 801d84a:	e01b      	b.n	801d884 <RadioSetTxGenericConfig+0x36c>
            SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0;
 801d84c:	4b4a      	ldr	r3, [pc, #296]	; (801d978 <RadioSetTxGenericConfig+0x460>)
 801d84e:	2200      	movs	r2, #0
 801d850:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
            break;
 801d854:	e017      	b.n	801d886 <RadioSetTxGenericConfig+0x36e>
            SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 1;
 801d856:	4b48      	ldr	r3, [pc, #288]	; (801d978 <RadioSetTxGenericConfig+0x460>)
 801d858:	2201      	movs	r2, #1
 801d85a:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
            break;
 801d85e:	e012      	b.n	801d886 <RadioSetTxGenericConfig+0x36e>
            if( ( config->lora.SpreadingFactor == RADIO_LORA_SF11 ) || ( config->lora.SpreadingFactor == RADIO_LORA_SF12 ) )
 801d860:	68bb      	ldr	r3, [r7, #8]
 801d862:	781b      	ldrb	r3, [r3, #0]
 801d864:	2b0b      	cmp	r3, #11
 801d866:	d003      	beq.n	801d870 <RadioSetTxGenericConfig+0x358>
 801d868:	68bb      	ldr	r3, [r7, #8]
 801d86a:	781b      	ldrb	r3, [r3, #0]
 801d86c:	2b0c      	cmp	r3, #12
 801d86e:	d104      	bne.n	801d87a <RadioSetTxGenericConfig+0x362>
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 1;
 801d870:	4b41      	ldr	r3, [pc, #260]	; (801d978 <RadioSetTxGenericConfig+0x460>)
 801d872:	2201      	movs	r2, #1
 801d874:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
            break;
 801d878:	e005      	b.n	801d886 <RadioSetTxGenericConfig+0x36e>
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0;
 801d87a:	4b3f      	ldr	r3, [pc, #252]	; (801d978 <RadioSetTxGenericConfig+0x460>)
 801d87c:	2200      	movs	r2, #0
 801d87e:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
            break;
 801d882:	e000      	b.n	801d886 <RadioSetTxGenericConfig+0x36e>
            break;
 801d884:	bf00      	nop
        }

        SubgRf.PacketParams.PacketType = PACKET_TYPE_LORA;
 801d886:	4b3c      	ldr	r3, [pc, #240]	; (801d978 <RadioSetTxGenericConfig+0x460>)
 801d888:	2201      	movs	r2, #1
 801d88a:	739a      	strb	r2, [r3, #14]
        SubgRf.PacketParams.Params.LoRa.PreambleLength = config->lora.PreambleLen;
 801d88c:	68bb      	ldr	r3, [r7, #8]
 801d88e:	889a      	ldrh	r2, [r3, #4]
 801d890:	4b39      	ldr	r3, [pc, #228]	; (801d978 <RadioSetTxGenericConfig+0x460>)
 801d892:	839a      	strh	r2, [r3, #28]
        SubgRf.PacketParams.Params.LoRa.HeaderType = ( RadioLoRaPacketLengthsMode_t ) config->lora.LengthMode;
 801d894:	68bb      	ldr	r3, [r7, #8]
 801d896:	799a      	ldrb	r2, [r3, #6]
 801d898:	4b37      	ldr	r3, [pc, #220]	; (801d978 <RadioSetTxGenericConfig+0x460>)
 801d89a:	779a      	strb	r2, [r3, #30]
        SubgRf.PacketParams.Params.LoRa.CrcMode = ( RadioLoRaCrcModes_t ) config->lora.CrcMode;
 801d89c:	68bb      	ldr	r3, [r7, #8]
 801d89e:	79da      	ldrb	r2, [r3, #7]
 801d8a0:	4b35      	ldr	r3, [pc, #212]	; (801d978 <RadioSetTxGenericConfig+0x460>)
 801d8a2:	f883 2020 	strb.w	r2, [r3, #32]
        SubgRf.PacketParams.Params.LoRa.InvertIQ = ( RadioLoRaIQModes_t ) config->lora.IqInverted;
 801d8a6:	68bb      	ldr	r3, [r7, #8]
 801d8a8:	7a1a      	ldrb	r2, [r3, #8]
 801d8aa:	4b33      	ldr	r3, [pc, #204]	; (801d978 <RadioSetTxGenericConfig+0x460>)
 801d8ac:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

        RadioStandby( );
 801d8b0:	f7fe ff85 	bl	801c7be <RadioStandby>
        RadioSetModem( MODEM_LORA );
 801d8b4:	2001      	movs	r0, #1
 801d8b6:	f7fe f919 	bl	801baec <RadioSetModem>
        SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 801d8ba:	4830      	ldr	r0, [pc, #192]	; (801d97c <RadioSetTxGenericConfig+0x464>)
 801d8bc:	f000 fd76 	bl	801e3ac <SUBGRF_SetModulationParams>
        SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 801d8c0:	482f      	ldr	r0, [pc, #188]	; (801d980 <RadioSetTxGenericConfig+0x468>)
 801d8c2:	f000 fe45 	bl	801e550 <SUBGRF_SetPacketParams>

        /* WORKAROUND - Modulation Quality with 500 kHz LoRa Bandwidth, see STM32WL Erratasheet */
        if( SubgRf.ModulationParams.Params.LoRa.Bandwidth == LORA_BW_500 )
 801d8c6:	4b2c      	ldr	r3, [pc, #176]	; (801d978 <RadioSetTxGenericConfig+0x460>)
 801d8c8:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 801d8cc:	2b06      	cmp	r3, #6
 801d8ce:	d10d      	bne.n	801d8ec <RadioSetTxGenericConfig+0x3d4>
        {
            // RegTxModulation = @address 0x0889
            SUBGRF_WriteRegister( SUBGHZ_SDCFG0R, SUBGRF_ReadRegister( SUBGHZ_SDCFG0R ) & ~( 1 << 2 ) );
 801d8d0:	f640 0089 	movw	r0, #2185	; 0x889
 801d8d4:	f000 ff98 	bl	801e808 <SUBGRF_ReadRegister>
 801d8d8:	4603      	mov	r3, r0
 801d8da:	f023 0304 	bic.w	r3, r3, #4
 801d8de:	b2db      	uxtb	r3, r3
 801d8e0:	4619      	mov	r1, r3
 801d8e2:	f640 0089 	movw	r0, #2185	; 0x889
 801d8e6:	f000 ff7b 	bl	801e7e0 <SUBGRF_WriteRegister>
        {
            // RegTxModulation = @address 0x0889
            SUBGRF_WriteRegister( SUBGHZ_SDCFG0R, SUBGRF_ReadRegister( SUBGHZ_SDCFG0R ) | ( 1 << 2 ) );
        }
        /* WORKAROUND END */
        break;
 801d8ea:	e02d      	b.n	801d948 <RadioSetTxGenericConfig+0x430>
            SUBGRF_WriteRegister( SUBGHZ_SDCFG0R, SUBGRF_ReadRegister( SUBGHZ_SDCFG0R ) | ( 1 << 2 ) );
 801d8ec:	f640 0089 	movw	r0, #2185	; 0x889
 801d8f0:	f000 ff8a 	bl	801e808 <SUBGRF_ReadRegister>
 801d8f4:	4603      	mov	r3, r0
 801d8f6:	f043 0304 	orr.w	r3, r3, #4
 801d8fa:	b2db      	uxtb	r3, r3
 801d8fc:	4619      	mov	r1, r3
 801d8fe:	f640 0089 	movw	r0, #2185	; 0x889
 801d902:	f000 ff6d 	bl	801e7e0 <SUBGRF_WriteRegister>
        break;
 801d906:	e01f      	b.n	801d948 <RadioSetTxGenericConfig+0x430>
    case GENERIC_BPSK:
        if( ( config->bpsk.BitRate == 0 ) || ( config->bpsk.BitRate > 1000 ) )
 801d908:	68bb      	ldr	r3, [r7, #8]
 801d90a:	681b      	ldr	r3, [r3, #0]
 801d90c:	2b00      	cmp	r3, #0
 801d90e:	d004      	beq.n	801d91a <RadioSetTxGenericConfig+0x402>
 801d910:	68bb      	ldr	r3, [r7, #8]
 801d912:	681b      	ldr	r3, [r3, #0]
 801d914:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 801d918:	d902      	bls.n	801d920 <RadioSetTxGenericConfig+0x408>
        {
            return -1;
 801d91a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 801d91e:	e027      	b.n	801d970 <RadioSetTxGenericConfig+0x458>
        }
        RadioSetModem( MODEM_BPSK );
 801d920:	2003      	movs	r0, #3
 801d922:	f7fe f8e3 	bl	801baec <RadioSetModem>
        SubgRf.ModulationParams.PacketType = PACKET_TYPE_BPSK;
 801d926:	4b14      	ldr	r3, [pc, #80]	; (801d978 <RadioSetTxGenericConfig+0x460>)
 801d928:	2202      	movs	r2, #2
 801d92a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
        SubgRf.ModulationParams.Params.Bpsk.BitRate = config->bpsk.BitRate;
 801d92e:	68bb      	ldr	r3, [r7, #8]
 801d930:	681b      	ldr	r3, [r3, #0]
 801d932:	4a11      	ldr	r2, [pc, #68]	; (801d978 <RadioSetTxGenericConfig+0x460>)
 801d934:	6493      	str	r3, [r2, #72]	; 0x48
        SubgRf.ModulationParams.Params.Bpsk.ModulationShaping = MOD_SHAPING_DBPSK;
 801d936:	4b10      	ldr	r3, [pc, #64]	; (801d978 <RadioSetTxGenericConfig+0x460>)
 801d938:	2216      	movs	r2, #22
 801d93a:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
        SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 801d93e:	480f      	ldr	r0, [pc, #60]	; (801d97c <RadioSetTxGenericConfig+0x464>)
 801d940:	f000 fd34 	bl	801e3ac <SUBGRF_SetModulationParams>
        break;
 801d944:	e000      	b.n	801d948 <RadioSetTxGenericConfig+0x430>
    default:
        break;
 801d946:	bf00      	nop
    }

    SubgRf.AntSwitchPaSelect = SUBGRF_SetRfTxPower( power );
 801d948:	f997 300e 	ldrsb.w	r3, [r7, #14]
 801d94c:	4618      	mov	r0, r3
 801d94e:	f001 f863 	bl	801ea18 <SUBGRF_SetRfTxPower>
 801d952:	4603      	mov	r3, r0
 801d954:	461a      	mov	r2, r3
 801d956:	4b08      	ldr	r3, [pc, #32]	; (801d978 <RadioSetTxGenericConfig+0x460>)
 801d958:	f883 2056 	strb.w	r2, [r3, #86]	; 0x56
    RFW_SetAntSwitch( SubgRf.AntSwitchPaSelect );
 801d95c:	4b06      	ldr	r3, [pc, #24]	; (801d978 <RadioSetTxGenericConfig+0x460>)
 801d95e:	f893 3056 	ldrb.w	r3, [r3, #86]	; 0x56
 801d962:	4618      	mov	r0, r3
 801d964:	f001 fa37 	bl	801edd6 <RFW_SetAntSwitch>
    SubgRf.TxTimeout = timeout;
 801d968:	4a03      	ldr	r2, [pc, #12]	; (801d978 <RadioSetTxGenericConfig+0x460>)
 801d96a:	687b      	ldr	r3, [r7, #4]
 801d96c:	6053      	str	r3, [r2, #4]
    return 0;
 801d96e:	2300      	movs	r3, #0
#else /* RADIO_GENERIC_CONFIG_ENABLE == 1*/
    return -1;
#endif /* RADIO_GENERIC_CONFIG_ENABLE == 0*/
}
 801d970:	4618      	mov	r0, r3
 801d972:	3738      	adds	r7, #56	; 0x38
 801d974:	46bd      	mov	sp, r7
 801d976:	bd80      	pop	{r7, pc}
 801d978:	20001db4 	.word	0x20001db4
 801d97c:	20001dec 	.word	0x20001dec
 801d980:	20001dc2 	.word	0x20001dc2

0801d984 <RadioLrFhssSetCfg>:
    return ( prbs31_val - 1 ) % ( max );
}
#endif /* RADIO_LR_FHSS_IS_ON == 1 */

static radio_status_t RadioLrFhssSetCfg( const radio_lr_fhss_cfg_params_t *cfg_params )
{
 801d984:	b480      	push	{r7}
 801d986:	b085      	sub	sp, #20
 801d988:	af00      	add	r7, sp, #0
 801d98a:	6078      	str	r0, [r7, #4]
    radio_status_t status = RADIO_STATUS_UNSUPPORTED_FEATURE;
 801d98c:	2301      	movs	r3, #1
 801d98e:	73fb      	strb	r3, [r7, #15]
    {
        return status;
    }
    SubgRf.lr_fhss.is_lr_fhss_on = true;
#endif /* RADIO_LR_FHSS_IS_ON == 1 */
    return  status;
 801d990:	7bfb      	ldrb	r3, [r7, #15]
}
 801d992:	4618      	mov	r0, r3
 801d994:	3714      	adds	r7, #20
 801d996:	46bd      	mov	sp, r7
 801d998:	bc80      	pop	{r7}
 801d99a:	4770      	bx	lr

0801d99c <RadioLrFhssGetTimeOnAirInMs>:

static radio_status_t RadioLrFhssGetTimeOnAirInMs( const radio_lr_fhss_time_on_air_params_t *params,
                                                    uint32_t *time_on_air_in_ms )
{
 801d99c:	b480      	push	{r7}
 801d99e:	b083      	sub	sp, #12
 801d9a0:	af00      	add	r7, sp, #0
 801d9a2:	6078      	str	r0, [r7, #4]
 801d9a4:	6039      	str	r1, [r7, #0]
    *time_on_air_in_ms = lr_fhss_get_time_on_air_in_ms( &params->radio_lr_fhss_params.lr_fhss_params,
                                                        params->pld_len_in_bytes );

    return RADIO_STATUS_OK;
#else
    return RADIO_STATUS_UNSUPPORTED_FEATURE;
 801d9a6:	2301      	movs	r3, #1
#endif /* RADIO_LR_FHSS_IS_ON */
 801d9a8:	4618      	mov	r0, r3
 801d9aa:	370c      	adds	r7, #12
 801d9ac:	46bd      	mov	sp, r7
 801d9ae:	bc80      	pop	{r7}
 801d9b0:	4770      	bx	lr
	...

0801d9b4 <SUBGRF_Init>:
 */
static DioIrqHandler RadioOnDioIrqCb;

/* Exported functions ---------------------------------------------------------*/
void SUBGRF_Init( DioIrqHandler dioIrq )
{
 801d9b4:	b580      	push	{r7, lr}
 801d9b6:	b084      	sub	sp, #16
 801d9b8:	af00      	add	r7, sp, #0
 801d9ba:	6078      	str	r0, [r7, #4]
    if ( dioIrq != NULL)
 801d9bc:	687b      	ldr	r3, [r7, #4]
 801d9be:	2b00      	cmp	r3, #0
 801d9c0:	d002      	beq.n	801d9c8 <SUBGRF_Init+0x14>
    {
        RadioOnDioIrqCb = dioIrq;
 801d9c2:	4a1d      	ldr	r2, [pc, #116]	; (801da38 <SUBGRF_Init+0x84>)
 801d9c4:	687b      	ldr	r3, [r7, #4]
 801d9c6:	6013      	str	r3, [r2, #0]
    }

    RADIO_INIT();
 801d9c8:	f7e4 fd98 	bl	80024fc <MX_SUBGHZ_Init>

    /* set default SMPS current drive to default*/
    Radio_SMPS_Set(SMPS_DRIVE_SETTING_DEFAULT);
 801d9cc:	2002      	movs	r0, #2
 801d9ce:	f001 f8ff 	bl	801ebd0 <Radio_SMPS_Set>

    ImageCalibrated = false;
 801d9d2:	4b1a      	ldr	r3, [pc, #104]	; (801da3c <SUBGRF_Init+0x88>)
 801d9d4:	2200      	movs	r2, #0
 801d9d6:	701a      	strb	r2, [r3, #0]

    SUBGRF_SetStandby( STDBY_RC );
 801d9d8:	2000      	movs	r0, #0
 801d9da:	f000 f97d 	bl	801dcd8 <SUBGRF_SetStandby>

    // Initialize TCXO control
    if (1U == RBI_IsTCXO() )
 801d9de:	f7f1 f9c1 	bl	800ed64 <RBI_IsTCXO>
 801d9e2:	4603      	mov	r3, r0
 801d9e4:	2b01      	cmp	r3, #1
 801d9e6:	d10e      	bne.n	801da06 <SUBGRF_Init+0x52>
    {
        SUBGRF_SetTcxoMode( TCXO_CTRL_VOLTAGE, RF_WAKEUP_TIME << 6 );// 100 ms
 801d9e8:	2140      	movs	r1, #64	; 0x40
 801d9ea:	2001      	movs	r0, #1
 801d9ec:	f000 fb82 	bl	801e0f4 <SUBGRF_SetTcxoMode>
        SUBGRF_WriteRegister( REG_XTA_TRIM, 0x00 );
 801d9f0:	2100      	movs	r1, #0
 801d9f2:	f640 1011 	movw	r0, #2321	; 0x911
 801d9f6:	f000 fef3 	bl	801e7e0 <SUBGRF_WriteRegister>

        /*enable calibration for cut1.1 and later*/
        CalibrationParams_t calibParam;
        calibParam.Value = 0x7F;
 801d9fa:	237f      	movs	r3, #127	; 0x7f
 801d9fc:	733b      	strb	r3, [r7, #12]
        SUBGRF_Calibrate( calibParam );
 801d9fe:	7b38      	ldrb	r0, [r7, #12]
 801da00:	f000 fa8b 	bl	801df1a <SUBGRF_Calibrate>
 801da04:	e009      	b.n	801da1a <SUBGRF_Init+0x66>
    }
    else
    {
        SUBGRF_WriteRegister( REG_XTA_TRIM, XTAL_DEFAULT_CAP_VALUE );
 801da06:	2120      	movs	r1, #32
 801da08:	f640 1011 	movw	r0, #2321	; 0x911
 801da0c:	f000 fee8 	bl	801e7e0 <SUBGRF_WriteRegister>
        SUBGRF_WriteRegister( REG_XTB_TRIM, XTAL_DEFAULT_CAP_VALUE );
 801da10:	2120      	movs	r1, #32
 801da12:	f640 1012 	movw	r0, #2322	; 0x912
 801da16:	f000 fee3 	bl	801e7e0 <SUBGRF_WriteRegister>
    }

    /* WORKAROUND - Trimming the output voltage power_ldo to 3.3V */
    SUBGRF_WriteRegister(REG_DRV_CTRL, 0x7 << 1);
 801da1a:	210e      	movs	r1, #14
 801da1c:	f640 101f 	movw	r0, #2335	; 0x91f
 801da20:	f000 fede 	bl	801e7e0 <SUBGRF_WriteRegister>

    /* Init RF Switch */
    RBI_Init();
 801da24:	f7f1 f982 	bl	800ed2c <RBI_Init>

    OperatingMode = MODE_STDBY_RC;
 801da28:	4b05      	ldr	r3, [pc, #20]	; (801da40 <SUBGRF_Init+0x8c>)
 801da2a:	2201      	movs	r2, #1
 801da2c:	701a      	strb	r2, [r3, #0]
}
 801da2e:	bf00      	nop
 801da30:	3710      	adds	r7, #16
 801da32:	46bd      	mov	sp, r7
 801da34:	bd80      	pop	{r7, pc}
 801da36:	bf00      	nop
 801da38:	20001e4c 	.word	0x20001e4c
 801da3c:	20001e48 	.word	0x20001e48
 801da40:	20001e40 	.word	0x20001e40

0801da44 <SUBGRF_GetOperatingMode>:

RadioOperatingModes_t SUBGRF_GetOperatingMode( void )
{
 801da44:	b480      	push	{r7}
 801da46:	af00      	add	r7, sp, #0
    return OperatingMode;
 801da48:	4b02      	ldr	r3, [pc, #8]	; (801da54 <SUBGRF_GetOperatingMode+0x10>)
 801da4a:	781b      	ldrb	r3, [r3, #0]
}
 801da4c:	4618      	mov	r0, r3
 801da4e:	46bd      	mov	sp, r7
 801da50:	bc80      	pop	{r7}
 801da52:	4770      	bx	lr
 801da54:	20001e40 	.word	0x20001e40

0801da58 <SUBGRF_SetPayload>:

void SUBGRF_SetPayload( uint8_t *payload, uint8_t size )
{
 801da58:	b580      	push	{r7, lr}
 801da5a:	b082      	sub	sp, #8
 801da5c:	af00      	add	r7, sp, #0
 801da5e:	6078      	str	r0, [r7, #4]
 801da60:	460b      	mov	r3, r1
 801da62:	70fb      	strb	r3, [r7, #3]
    SUBGRF_WriteBuffer( 0x00, payload, size );
 801da64:	78fb      	ldrb	r3, [r7, #3]
 801da66:	461a      	mov	r2, r3
 801da68:	6879      	ldr	r1, [r7, #4]
 801da6a:	2000      	movs	r0, #0
 801da6c:	f000 ff24 	bl	801e8b8 <SUBGRF_WriteBuffer>
}
 801da70:	bf00      	nop
 801da72:	3708      	adds	r7, #8
 801da74:	46bd      	mov	sp, r7
 801da76:	bd80      	pop	{r7, pc}

0801da78 <SUBGRF_GetPayload>:

uint8_t SUBGRF_GetPayload( uint8_t *buffer, uint8_t *size,  uint8_t maxSize )
{
 801da78:	b580      	push	{r7, lr}
 801da7a:	b086      	sub	sp, #24
 801da7c:	af00      	add	r7, sp, #0
 801da7e:	60f8      	str	r0, [r7, #12]
 801da80:	60b9      	str	r1, [r7, #8]
 801da82:	4613      	mov	r3, r2
 801da84:	71fb      	strb	r3, [r7, #7]
    uint8_t offset = 0;
 801da86:	2300      	movs	r3, #0
 801da88:	75fb      	strb	r3, [r7, #23]

    SUBGRF_GetRxBufferStatus( size, &offset );
 801da8a:	f107 0317 	add.w	r3, r7, #23
 801da8e:	4619      	mov	r1, r3
 801da90:	68b8      	ldr	r0, [r7, #8]
 801da92:	f000 fe27 	bl	801e6e4 <SUBGRF_GetRxBufferStatus>
    if( *size > maxSize )
 801da96:	68bb      	ldr	r3, [r7, #8]
 801da98:	781b      	ldrb	r3, [r3, #0]
 801da9a:	79fa      	ldrb	r2, [r7, #7]
 801da9c:	429a      	cmp	r2, r3
 801da9e:	d201      	bcs.n	801daa4 <SUBGRF_GetPayload+0x2c>
    {
        return 1;
 801daa0:	2301      	movs	r3, #1
 801daa2:	e007      	b.n	801dab4 <SUBGRF_GetPayload+0x3c>
    }
    SUBGRF_ReadBuffer( offset, buffer, *size );
 801daa4:	7df8      	ldrb	r0, [r7, #23]
 801daa6:	68bb      	ldr	r3, [r7, #8]
 801daa8:	781b      	ldrb	r3, [r3, #0]
 801daaa:	461a      	mov	r2, r3
 801daac:	68f9      	ldr	r1, [r7, #12]
 801daae:	f000 ff25 	bl	801e8fc <SUBGRF_ReadBuffer>

    return 0;
 801dab2:	2300      	movs	r3, #0
}
 801dab4:	4618      	mov	r0, r3
 801dab6:	3718      	adds	r7, #24
 801dab8:	46bd      	mov	sp, r7
 801daba:	bd80      	pop	{r7, pc}

0801dabc <SUBGRF_SendPayload>:

void SUBGRF_SendPayload( uint8_t *payload, uint8_t size, uint32_t timeout)
{
 801dabc:	b580      	push	{r7, lr}
 801dabe:	b084      	sub	sp, #16
 801dac0:	af00      	add	r7, sp, #0
 801dac2:	60f8      	str	r0, [r7, #12]
 801dac4:	460b      	mov	r3, r1
 801dac6:	607a      	str	r2, [r7, #4]
 801dac8:	72fb      	strb	r3, [r7, #11]
    SUBGRF_SetPayload( payload, size );
 801daca:	7afb      	ldrb	r3, [r7, #11]
 801dacc:	4619      	mov	r1, r3
 801dace:	68f8      	ldr	r0, [r7, #12]
 801dad0:	f7ff ffc2 	bl	801da58 <SUBGRF_SetPayload>
    SUBGRF_SetTx( timeout );
 801dad4:	6878      	ldr	r0, [r7, #4]
 801dad6:	f000 f91b 	bl	801dd10 <SUBGRF_SetTx>
}
 801dada:	bf00      	nop
 801dadc:	3710      	adds	r7, #16
 801dade:	46bd      	mov	sp, r7
 801dae0:	bd80      	pop	{r7, pc}

0801dae2 <SUBGRF_SetSyncWord>:

uint8_t SUBGRF_SetSyncWord( uint8_t *syncWord )
{
 801dae2:	b580      	push	{r7, lr}
 801dae4:	b082      	sub	sp, #8
 801dae6:	af00      	add	r7, sp, #0
 801dae8:	6078      	str	r0, [r7, #4]
    SUBGRF_WriteRegisters( REG_LR_SYNCWORDBASEADDRESS, syncWord, 8 );
 801daea:	2208      	movs	r2, #8
 801daec:	6879      	ldr	r1, [r7, #4]
 801daee:	f44f 60d8 	mov.w	r0, #1728	; 0x6c0
 801daf2:	f000 fe9d 	bl	801e830 <SUBGRF_WriteRegisters>
    return 0;
 801daf6:	2300      	movs	r3, #0
}
 801daf8:	4618      	mov	r0, r3
 801dafa:	3708      	adds	r7, #8
 801dafc:	46bd      	mov	sp, r7
 801dafe:	bd80      	pop	{r7, pc}

0801db00 <SUBGRF_SetCrcSeed>:

void SUBGRF_SetCrcSeed( uint16_t seed )
{
 801db00:	b580      	push	{r7, lr}
 801db02:	b084      	sub	sp, #16
 801db04:	af00      	add	r7, sp, #0
 801db06:	4603      	mov	r3, r0
 801db08:	80fb      	strh	r3, [r7, #6]
    uint8_t buf[2];

    buf[0] = ( uint8_t )( ( seed >> 8 ) & 0xFF );
 801db0a:	88fb      	ldrh	r3, [r7, #6]
 801db0c:	0a1b      	lsrs	r3, r3, #8
 801db0e:	b29b      	uxth	r3, r3
 801db10:	b2db      	uxtb	r3, r3
 801db12:	733b      	strb	r3, [r7, #12]
    buf[1] = ( uint8_t )( seed & 0xFF );
 801db14:	88fb      	ldrh	r3, [r7, #6]
 801db16:	b2db      	uxtb	r3, r3
 801db18:	737b      	strb	r3, [r7, #13]

    switch( SUBGRF_GetPacketType( ) )
 801db1a:	f000 fb6f 	bl	801e1fc <SUBGRF_GetPacketType>
 801db1e:	4603      	mov	r3, r0
 801db20:	2b00      	cmp	r3, #0
 801db22:	d108      	bne.n	801db36 <SUBGRF_SetCrcSeed+0x36>
    {
        case PACKET_TYPE_GFSK:
            SUBGRF_WriteRegisters( REG_LR_CRCSEEDBASEADDR, buf, 2 );
 801db24:	f107 030c 	add.w	r3, r7, #12
 801db28:	2202      	movs	r2, #2
 801db2a:	4619      	mov	r1, r3
 801db2c:	f240 60bc 	movw	r0, #1724	; 0x6bc
 801db30:	f000 fe7e 	bl	801e830 <SUBGRF_WriteRegisters>
            break;
 801db34:	e000      	b.n	801db38 <SUBGRF_SetCrcSeed+0x38>

        default:
            break;
 801db36:	bf00      	nop
    }
}
 801db38:	bf00      	nop
 801db3a:	3710      	adds	r7, #16
 801db3c:	46bd      	mov	sp, r7
 801db3e:	bd80      	pop	{r7, pc}

0801db40 <SUBGRF_SetCrcPolynomial>:

void SUBGRF_SetCrcPolynomial( uint16_t polynomial )
{
 801db40:	b580      	push	{r7, lr}
 801db42:	b084      	sub	sp, #16
 801db44:	af00      	add	r7, sp, #0
 801db46:	4603      	mov	r3, r0
 801db48:	80fb      	strh	r3, [r7, #6]
    uint8_t buf[2];

    buf[0] = ( uint8_t )( ( polynomial >> 8 ) & 0xFF );
 801db4a:	88fb      	ldrh	r3, [r7, #6]
 801db4c:	0a1b      	lsrs	r3, r3, #8
 801db4e:	b29b      	uxth	r3, r3
 801db50:	b2db      	uxtb	r3, r3
 801db52:	733b      	strb	r3, [r7, #12]
    buf[1] = ( uint8_t )( polynomial & 0xFF );
 801db54:	88fb      	ldrh	r3, [r7, #6]
 801db56:	b2db      	uxtb	r3, r3
 801db58:	737b      	strb	r3, [r7, #13]

    switch( SUBGRF_GetPacketType( ) )
 801db5a:	f000 fb4f 	bl	801e1fc <SUBGRF_GetPacketType>
 801db5e:	4603      	mov	r3, r0
 801db60:	2b00      	cmp	r3, #0
 801db62:	d108      	bne.n	801db76 <SUBGRF_SetCrcPolynomial+0x36>
    {
        case PACKET_TYPE_GFSK:
            SUBGRF_WriteRegisters( REG_LR_CRCPOLYBASEADDR, buf, 2 );
 801db64:	f107 030c 	add.w	r3, r7, #12
 801db68:	2202      	movs	r2, #2
 801db6a:	4619      	mov	r1, r3
 801db6c:	f240 60be 	movw	r0, #1726	; 0x6be
 801db70:	f000 fe5e 	bl	801e830 <SUBGRF_WriteRegisters>
            break;
 801db74:	e000      	b.n	801db78 <SUBGRF_SetCrcPolynomial+0x38>

        default:
            break;
 801db76:	bf00      	nop
    }
}
 801db78:	bf00      	nop
 801db7a:	3710      	adds	r7, #16
 801db7c:	46bd      	mov	sp, r7
 801db7e:	bd80      	pop	{r7, pc}

0801db80 <SUBGRF_SetWhiteningSeed>:

void SUBGRF_SetWhiteningSeed( uint16_t seed )
{
 801db80:	b580      	push	{r7, lr}
 801db82:	b084      	sub	sp, #16
 801db84:	af00      	add	r7, sp, #0
 801db86:	4603      	mov	r3, r0
 801db88:	80fb      	strh	r3, [r7, #6]
    uint8_t regValue = 0;
 801db8a:	2300      	movs	r3, #0
 801db8c:	73fb      	strb	r3, [r7, #15]

    switch( SUBGRF_GetPacketType( ) )
 801db8e:	f000 fb35 	bl	801e1fc <SUBGRF_GetPacketType>
 801db92:	4603      	mov	r3, r0
 801db94:	2b00      	cmp	r3, #0
 801db96:	d121      	bne.n	801dbdc <SUBGRF_SetWhiteningSeed+0x5c>
    {
        case PACKET_TYPE_GFSK:
            regValue = SUBGRF_ReadRegister( REG_LR_WHITSEEDBASEADDR_MSB ) & 0xFE;
 801db98:	f44f 60d7 	mov.w	r0, #1720	; 0x6b8
 801db9c:	f000 fe34 	bl	801e808 <SUBGRF_ReadRegister>
 801dba0:	4603      	mov	r3, r0
 801dba2:	f023 0301 	bic.w	r3, r3, #1
 801dba6:	73fb      	strb	r3, [r7, #15]
            regValue = ( ( seed >> 8 ) & 0x01 ) | regValue;
 801dba8:	88fb      	ldrh	r3, [r7, #6]
 801dbaa:	0a1b      	lsrs	r3, r3, #8
 801dbac:	b29b      	uxth	r3, r3
 801dbae:	b25b      	sxtb	r3, r3
 801dbb0:	f003 0301 	and.w	r3, r3, #1
 801dbb4:	b25a      	sxtb	r2, r3
 801dbb6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801dbba:	4313      	orrs	r3, r2
 801dbbc:	b25b      	sxtb	r3, r3
 801dbbe:	73fb      	strb	r3, [r7, #15]
            SUBGRF_WriteRegister( REG_LR_WHITSEEDBASEADDR_MSB, regValue ); // only 1 bit.
 801dbc0:	7bfb      	ldrb	r3, [r7, #15]
 801dbc2:	4619      	mov	r1, r3
 801dbc4:	f44f 60d7 	mov.w	r0, #1720	; 0x6b8
 801dbc8:	f000 fe0a 	bl	801e7e0 <SUBGRF_WriteRegister>
            SUBGRF_WriteRegister( REG_LR_WHITSEEDBASEADDR_LSB, (uint8_t)seed );
 801dbcc:	88fb      	ldrh	r3, [r7, #6]
 801dbce:	b2db      	uxtb	r3, r3
 801dbd0:	4619      	mov	r1, r3
 801dbd2:	f240 60b9 	movw	r0, #1721	; 0x6b9
 801dbd6:	f000 fe03 	bl	801e7e0 <SUBGRF_WriteRegister>
            break;
 801dbda:	e000      	b.n	801dbde <SUBGRF_SetWhiteningSeed+0x5e>

        default:
            break;
 801dbdc:	bf00      	nop
    }
}
 801dbde:	bf00      	nop
 801dbe0:	3710      	adds	r7, #16
 801dbe2:	46bd      	mov	sp, r7
 801dbe4:	bd80      	pop	{r7, pc}

0801dbe6 <SUBGRF_GetRandom>:

uint32_t SUBGRF_GetRandom( void )
{
 801dbe6:	b580      	push	{r7, lr}
 801dbe8:	b082      	sub	sp, #8
 801dbea:	af00      	add	r7, sp, #0
    uint32_t number = 0;
 801dbec:	2300      	movs	r3, #0
 801dbee:	603b      	str	r3, [r7, #0]
    uint8_t regAnaLna = 0;
 801dbf0:	2300      	movs	r3, #0
 801dbf2:	71fb      	strb	r3, [r7, #7]
    uint8_t regAnaMixer = 0;
 801dbf4:	2300      	movs	r3, #0
 801dbf6:	71bb      	strb	r3, [r7, #6]

    regAnaLna = SUBGRF_ReadRegister( REG_ANA_LNA );
 801dbf8:	f640 00e2 	movw	r0, #2274	; 0x8e2
 801dbfc:	f000 fe04 	bl	801e808 <SUBGRF_ReadRegister>
 801dc00:	4603      	mov	r3, r0
 801dc02:	71fb      	strb	r3, [r7, #7]
    SUBGRF_WriteRegister( REG_ANA_LNA, regAnaLna & ~( 1 << 0 ) );
 801dc04:	79fb      	ldrb	r3, [r7, #7]
 801dc06:	f023 0301 	bic.w	r3, r3, #1
 801dc0a:	b2db      	uxtb	r3, r3
 801dc0c:	4619      	mov	r1, r3
 801dc0e:	f640 00e2 	movw	r0, #2274	; 0x8e2
 801dc12:	f000 fde5 	bl	801e7e0 <SUBGRF_WriteRegister>

    regAnaMixer = SUBGRF_ReadRegister( REG_ANA_MIXER );
 801dc16:	f640 00e5 	movw	r0, #2277	; 0x8e5
 801dc1a:	f000 fdf5 	bl	801e808 <SUBGRF_ReadRegister>
 801dc1e:	4603      	mov	r3, r0
 801dc20:	71bb      	strb	r3, [r7, #6]
    SUBGRF_WriteRegister( REG_ANA_MIXER, regAnaMixer & ~( 1 << 7 ) );
 801dc22:	79bb      	ldrb	r3, [r7, #6]
 801dc24:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 801dc28:	b2db      	uxtb	r3, r3
 801dc2a:	4619      	mov	r1, r3
 801dc2c:	f640 00e5 	movw	r0, #2277	; 0x8e5
 801dc30:	f000 fdd6 	bl	801e7e0 <SUBGRF_WriteRegister>

    // Set radio in continuous reception
    SUBGRF_SetRx( 0xFFFFFF ); // Rx Continuous
 801dc34:	f06f 407f 	mvn.w	r0, #4278190080	; 0xff000000
 801dc38:	f000 f88a 	bl	801dd50 <SUBGRF_SetRx>

    SUBGRF_ReadRegisters( RANDOM_NUMBER_GENERATORBASEADDR, ( uint8_t* )&number, 4 );
 801dc3c:	463b      	mov	r3, r7
 801dc3e:	2204      	movs	r2, #4
 801dc40:	4619      	mov	r1, r3
 801dc42:	f640 0019 	movw	r0, #2073	; 0x819
 801dc46:	f000 fe15 	bl	801e874 <SUBGRF_ReadRegisters>

    SUBGRF_SetStandby( STDBY_RC );
 801dc4a:	2000      	movs	r0, #0
 801dc4c:	f000 f844 	bl	801dcd8 <SUBGRF_SetStandby>

    SUBGRF_WriteRegister( REG_ANA_LNA, regAnaLna );
 801dc50:	79fb      	ldrb	r3, [r7, #7]
 801dc52:	4619      	mov	r1, r3
 801dc54:	f640 00e2 	movw	r0, #2274	; 0x8e2
 801dc58:	f000 fdc2 	bl	801e7e0 <SUBGRF_WriteRegister>
    SUBGRF_WriteRegister( REG_ANA_MIXER, regAnaMixer );
 801dc5c:	79bb      	ldrb	r3, [r7, #6]
 801dc5e:	4619      	mov	r1, r3
 801dc60:	f640 00e5 	movw	r0, #2277	; 0x8e5
 801dc64:	f000 fdbc 	bl	801e7e0 <SUBGRF_WriteRegister>

    return number;
 801dc68:	683b      	ldr	r3, [r7, #0]
}
 801dc6a:	4618      	mov	r0, r3
 801dc6c:	3708      	adds	r7, #8
 801dc6e:	46bd      	mov	sp, r7
 801dc70:	bd80      	pop	{r7, pc}
	...

0801dc74 <SUBGRF_SetSleep>:

void SUBGRF_SetSleep( SleepParams_t sleepConfig )
{
 801dc74:	b580      	push	{r7, lr}
 801dc76:	b084      	sub	sp, #16
 801dc78:	af00      	add	r7, sp, #0
 801dc7a:	7138      	strb	r0, [r7, #4]
    /* switch the antenna OFF by SW */
    RBI_ConfigRFSwitch(RBI_SWITCH_OFF);
 801dc7c:	2000      	movs	r0, #0
 801dc7e:	f7f1 f85c 	bl	800ed3a <RBI_ConfigRFSwitch>

    Radio_SMPS_Set(SMPS_DRIVE_SETTING_DEFAULT);
 801dc82:	2002      	movs	r0, #2
 801dc84:	f000 ffa4 	bl	801ebd0 <Radio_SMPS_Set>

    uint8_t value = ( ( ( uint8_t )sleepConfig.Fields.WarmStart << 2 ) |
 801dc88:	793b      	ldrb	r3, [r7, #4]
 801dc8a:	f3c3 0380 	ubfx	r3, r3, #2, #1
 801dc8e:	b2db      	uxtb	r3, r3
 801dc90:	009b      	lsls	r3, r3, #2
 801dc92:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )sleepConfig.Fields.Reset << 1 ) |
 801dc94:	793b      	ldrb	r3, [r7, #4]
 801dc96:	f3c3 0340 	ubfx	r3, r3, #1, #1
 801dc9a:	b2db      	uxtb	r3, r3
 801dc9c:	005b      	lsls	r3, r3, #1
    uint8_t value = ( ( ( uint8_t )sleepConfig.Fields.WarmStart << 2 ) |
 801dc9e:	b25b      	sxtb	r3, r3
 801dca0:	4313      	orrs	r3, r2
 801dca2:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )sleepConfig.Fields.WakeUpRTC ) );
 801dca4:	793b      	ldrb	r3, [r7, #4]
 801dca6:	f3c3 0300 	ubfx	r3, r3, #0, #1
 801dcaa:	b2db      	uxtb	r3, r3
 801dcac:	b25b      	sxtb	r3, r3
                      ( ( uint8_t )sleepConfig.Fields.Reset << 1 ) |
 801dcae:	4313      	orrs	r3, r2
 801dcb0:	b25b      	sxtb	r3, r3
 801dcb2:	b2db      	uxtb	r3, r3
    uint8_t value = ( ( ( uint8_t )sleepConfig.Fields.WarmStart << 2 ) |
 801dcb4:	73fb      	strb	r3, [r7, #15]
    SUBGRF_WriteCommand( RADIO_SET_SLEEP, &value, 1 );
 801dcb6:	f107 030f 	add.w	r3, r7, #15
 801dcba:	2201      	movs	r2, #1
 801dcbc:	4619      	mov	r1, r3
 801dcbe:	2084      	movs	r0, #132	; 0x84
 801dcc0:	f000 fe3e 	bl	801e940 <SUBGRF_WriteCommand>
    OperatingMode = MODE_SLEEP;
 801dcc4:	4b03      	ldr	r3, [pc, #12]	; (801dcd4 <SUBGRF_SetSleep+0x60>)
 801dcc6:	2200      	movs	r2, #0
 801dcc8:	701a      	strb	r2, [r3, #0]
}
 801dcca:	bf00      	nop
 801dccc:	3710      	adds	r7, #16
 801dcce:	46bd      	mov	sp, r7
 801dcd0:	bd80      	pop	{r7, pc}
 801dcd2:	bf00      	nop
 801dcd4:	20001e40 	.word	0x20001e40

0801dcd8 <SUBGRF_SetStandby>:

void SUBGRF_SetStandby( RadioStandbyModes_t standbyConfig )
{
 801dcd8:	b580      	push	{r7, lr}
 801dcda:	b082      	sub	sp, #8
 801dcdc:	af00      	add	r7, sp, #0
 801dcde:	4603      	mov	r3, r0
 801dce0:	71fb      	strb	r3, [r7, #7]
    SUBGRF_WriteCommand( RADIO_SET_STANDBY, ( uint8_t* )&standbyConfig, 1 );
 801dce2:	1dfb      	adds	r3, r7, #7
 801dce4:	2201      	movs	r2, #1
 801dce6:	4619      	mov	r1, r3
 801dce8:	2080      	movs	r0, #128	; 0x80
 801dcea:	f000 fe29 	bl	801e940 <SUBGRF_WriteCommand>
    if( standbyConfig == STDBY_RC )
 801dcee:	79fb      	ldrb	r3, [r7, #7]
 801dcf0:	2b00      	cmp	r3, #0
 801dcf2:	d103      	bne.n	801dcfc <SUBGRF_SetStandby+0x24>
    {
        OperatingMode = MODE_STDBY_RC;
 801dcf4:	4b05      	ldr	r3, [pc, #20]	; (801dd0c <SUBGRF_SetStandby+0x34>)
 801dcf6:	2201      	movs	r2, #1
 801dcf8:	701a      	strb	r2, [r3, #0]
    }
    else
    {
        OperatingMode = MODE_STDBY_XOSC;
    }
}
 801dcfa:	e002      	b.n	801dd02 <SUBGRF_SetStandby+0x2a>
        OperatingMode = MODE_STDBY_XOSC;
 801dcfc:	4b03      	ldr	r3, [pc, #12]	; (801dd0c <SUBGRF_SetStandby+0x34>)
 801dcfe:	2202      	movs	r2, #2
 801dd00:	701a      	strb	r2, [r3, #0]
}
 801dd02:	bf00      	nop
 801dd04:	3708      	adds	r7, #8
 801dd06:	46bd      	mov	sp, r7
 801dd08:	bd80      	pop	{r7, pc}
 801dd0a:	bf00      	nop
 801dd0c:	20001e40 	.word	0x20001e40

0801dd10 <SUBGRF_SetTx>:
    SUBGRF_WriteCommand( RADIO_SET_FS, 0, 0 );
    OperatingMode = MODE_FS;
}

void SUBGRF_SetTx( uint32_t timeout )
{
 801dd10:	b580      	push	{r7, lr}
 801dd12:	b084      	sub	sp, #16
 801dd14:	af00      	add	r7, sp, #0
 801dd16:	6078      	str	r0, [r7, #4]
    uint8_t buf[3];

    OperatingMode = MODE_TX;
 801dd18:	4b0c      	ldr	r3, [pc, #48]	; (801dd4c <SUBGRF_SetTx+0x3c>)
 801dd1a:	2204      	movs	r2, #4
 801dd1c:	701a      	strb	r2, [r3, #0]

    buf[0] = ( uint8_t )( ( timeout >> 16 ) & 0xFF );
 801dd1e:	687b      	ldr	r3, [r7, #4]
 801dd20:	0c1b      	lsrs	r3, r3, #16
 801dd22:	b2db      	uxtb	r3, r3
 801dd24:	733b      	strb	r3, [r7, #12]
    buf[1] = ( uint8_t )( ( timeout >> 8 ) & 0xFF );
 801dd26:	687b      	ldr	r3, [r7, #4]
 801dd28:	0a1b      	lsrs	r3, r3, #8
 801dd2a:	b2db      	uxtb	r3, r3
 801dd2c:	737b      	strb	r3, [r7, #13]
    buf[2] = ( uint8_t )( timeout & 0xFF );
 801dd2e:	687b      	ldr	r3, [r7, #4]
 801dd30:	b2db      	uxtb	r3, r3
 801dd32:	73bb      	strb	r3, [r7, #14]
    SUBGRF_WriteCommand( RADIO_SET_TX, buf, 3 );
 801dd34:	f107 030c 	add.w	r3, r7, #12
 801dd38:	2203      	movs	r2, #3
 801dd3a:	4619      	mov	r1, r3
 801dd3c:	2083      	movs	r0, #131	; 0x83
 801dd3e:	f000 fdff 	bl	801e940 <SUBGRF_WriteCommand>
}
 801dd42:	bf00      	nop
 801dd44:	3710      	adds	r7, #16
 801dd46:	46bd      	mov	sp, r7
 801dd48:	bd80      	pop	{r7, pc}
 801dd4a:	bf00      	nop
 801dd4c:	20001e40 	.word	0x20001e40

0801dd50 <SUBGRF_SetRx>:

void SUBGRF_SetRx( uint32_t timeout )
{
 801dd50:	b580      	push	{r7, lr}
 801dd52:	b084      	sub	sp, #16
 801dd54:	af00      	add	r7, sp, #0
 801dd56:	6078      	str	r0, [r7, #4]
    uint8_t buf[3];

    OperatingMode = MODE_RX;
 801dd58:	4b0c      	ldr	r3, [pc, #48]	; (801dd8c <SUBGRF_SetRx+0x3c>)
 801dd5a:	2205      	movs	r2, #5
 801dd5c:	701a      	strb	r2, [r3, #0]

    buf[0] = ( uint8_t )( ( timeout >> 16 ) & 0xFF );
 801dd5e:	687b      	ldr	r3, [r7, #4]
 801dd60:	0c1b      	lsrs	r3, r3, #16
 801dd62:	b2db      	uxtb	r3, r3
 801dd64:	733b      	strb	r3, [r7, #12]
    buf[1] = ( uint8_t )( ( timeout >> 8 ) & 0xFF );
 801dd66:	687b      	ldr	r3, [r7, #4]
 801dd68:	0a1b      	lsrs	r3, r3, #8
 801dd6a:	b2db      	uxtb	r3, r3
 801dd6c:	737b      	strb	r3, [r7, #13]
    buf[2] = ( uint8_t )( timeout & 0xFF );
 801dd6e:	687b      	ldr	r3, [r7, #4]
 801dd70:	b2db      	uxtb	r3, r3
 801dd72:	73bb      	strb	r3, [r7, #14]
    SUBGRF_WriteCommand( RADIO_SET_RX, buf, 3 );
 801dd74:	f107 030c 	add.w	r3, r7, #12
 801dd78:	2203      	movs	r2, #3
 801dd7a:	4619      	mov	r1, r3
 801dd7c:	2082      	movs	r0, #130	; 0x82
 801dd7e:	f000 fddf 	bl	801e940 <SUBGRF_WriteCommand>
}
 801dd82:	bf00      	nop
 801dd84:	3710      	adds	r7, #16
 801dd86:	46bd      	mov	sp, r7
 801dd88:	bd80      	pop	{r7, pc}
 801dd8a:	bf00      	nop
 801dd8c:	20001e40 	.word	0x20001e40

0801dd90 <SUBGRF_SetRxBoosted>:

void SUBGRF_SetRxBoosted( uint32_t timeout )
{
 801dd90:	b580      	push	{r7, lr}
 801dd92:	b084      	sub	sp, #16
 801dd94:	af00      	add	r7, sp, #0
 801dd96:	6078      	str	r0, [r7, #4]
    uint8_t buf[3];

    OperatingMode = MODE_RX;
 801dd98:	4b0e      	ldr	r3, [pc, #56]	; (801ddd4 <SUBGRF_SetRxBoosted+0x44>)
 801dd9a:	2205      	movs	r2, #5
 801dd9c:	701a      	strb	r2, [r3, #0]

    SUBGRF_WriteRegister( REG_RX_GAIN, 0x97 ); // max LNA gain, increase current by ~2mA for around ~3dB in sensitivity
 801dd9e:	2197      	movs	r1, #151	; 0x97
 801dda0:	f640 00ac 	movw	r0, #2220	; 0x8ac
 801dda4:	f000 fd1c 	bl	801e7e0 <SUBGRF_WriteRegister>

    buf[0] = ( uint8_t )( ( timeout >> 16 ) & 0xFF );
 801dda8:	687b      	ldr	r3, [r7, #4]
 801ddaa:	0c1b      	lsrs	r3, r3, #16
 801ddac:	b2db      	uxtb	r3, r3
 801ddae:	733b      	strb	r3, [r7, #12]
    buf[1] = ( uint8_t )( ( timeout >> 8 ) & 0xFF );
 801ddb0:	687b      	ldr	r3, [r7, #4]
 801ddb2:	0a1b      	lsrs	r3, r3, #8
 801ddb4:	b2db      	uxtb	r3, r3
 801ddb6:	737b      	strb	r3, [r7, #13]
    buf[2] = ( uint8_t )( timeout & 0xFF );
 801ddb8:	687b      	ldr	r3, [r7, #4]
 801ddba:	b2db      	uxtb	r3, r3
 801ddbc:	73bb      	strb	r3, [r7, #14]
    SUBGRF_WriteCommand( RADIO_SET_RX, buf, 3 );
 801ddbe:	f107 030c 	add.w	r3, r7, #12
 801ddc2:	2203      	movs	r2, #3
 801ddc4:	4619      	mov	r1, r3
 801ddc6:	2082      	movs	r0, #130	; 0x82
 801ddc8:	f000 fdba 	bl	801e940 <SUBGRF_WriteCommand>
}
 801ddcc:	bf00      	nop
 801ddce:	3710      	adds	r7, #16
 801ddd0:	46bd      	mov	sp, r7
 801ddd2:	bd80      	pop	{r7, pc}
 801ddd4:	20001e40 	.word	0x20001e40

0801ddd8 <SUBGRF_SetRxDutyCycle>:

void SUBGRF_SetRxDutyCycle( uint32_t rxTime, uint32_t sleepTime )
{
 801ddd8:	b580      	push	{r7, lr}
 801ddda:	b084      	sub	sp, #16
 801dddc:	af00      	add	r7, sp, #0
 801ddde:	6078      	str	r0, [r7, #4]
 801dde0:	6039      	str	r1, [r7, #0]
    uint8_t buf[6];

    buf[0] = ( uint8_t )( ( rxTime >> 16 ) & 0xFF );
 801dde2:	687b      	ldr	r3, [r7, #4]
 801dde4:	0c1b      	lsrs	r3, r3, #16
 801dde6:	b2db      	uxtb	r3, r3
 801dde8:	723b      	strb	r3, [r7, #8]
    buf[1] = ( uint8_t )( ( rxTime >> 8 ) & 0xFF );
 801ddea:	687b      	ldr	r3, [r7, #4]
 801ddec:	0a1b      	lsrs	r3, r3, #8
 801ddee:	b2db      	uxtb	r3, r3
 801ddf0:	727b      	strb	r3, [r7, #9]
    buf[2] = ( uint8_t )( rxTime & 0xFF );
 801ddf2:	687b      	ldr	r3, [r7, #4]
 801ddf4:	b2db      	uxtb	r3, r3
 801ddf6:	72bb      	strb	r3, [r7, #10]
    buf[3] = ( uint8_t )( ( sleepTime >> 16 ) & 0xFF );
 801ddf8:	683b      	ldr	r3, [r7, #0]
 801ddfa:	0c1b      	lsrs	r3, r3, #16
 801ddfc:	b2db      	uxtb	r3, r3
 801ddfe:	72fb      	strb	r3, [r7, #11]
    buf[4] = ( uint8_t )( ( sleepTime >> 8 ) & 0xFF );
 801de00:	683b      	ldr	r3, [r7, #0]
 801de02:	0a1b      	lsrs	r3, r3, #8
 801de04:	b2db      	uxtb	r3, r3
 801de06:	733b      	strb	r3, [r7, #12]
    buf[5] = ( uint8_t )( sleepTime & 0xFF );
 801de08:	683b      	ldr	r3, [r7, #0]
 801de0a:	b2db      	uxtb	r3, r3
 801de0c:	737b      	strb	r3, [r7, #13]
    SUBGRF_WriteCommand( RADIO_SET_RXDUTYCYCLE, buf, 6 );
 801de0e:	f107 0308 	add.w	r3, r7, #8
 801de12:	2206      	movs	r2, #6
 801de14:	4619      	mov	r1, r3
 801de16:	2094      	movs	r0, #148	; 0x94
 801de18:	f000 fd92 	bl	801e940 <SUBGRF_WriteCommand>
    OperatingMode = MODE_RX_DC;
 801de1c:	4b03      	ldr	r3, [pc, #12]	; (801de2c <SUBGRF_SetRxDutyCycle+0x54>)
 801de1e:	2206      	movs	r2, #6
 801de20:	701a      	strb	r2, [r3, #0]
}
 801de22:	bf00      	nop
 801de24:	3710      	adds	r7, #16
 801de26:	46bd      	mov	sp, r7
 801de28:	bd80      	pop	{r7, pc}
 801de2a:	bf00      	nop
 801de2c:	20001e40 	.word	0x20001e40

0801de30 <SUBGRF_SetCad>:

void SUBGRF_SetCad( void )
{
 801de30:	b580      	push	{r7, lr}
 801de32:	af00      	add	r7, sp, #0
    SUBGRF_WriteCommand( RADIO_SET_CAD, 0, 0 );
 801de34:	2200      	movs	r2, #0
 801de36:	2100      	movs	r1, #0
 801de38:	20c5      	movs	r0, #197	; 0xc5
 801de3a:	f000 fd81 	bl	801e940 <SUBGRF_WriteCommand>
    OperatingMode = MODE_CAD;
 801de3e:	4b02      	ldr	r3, [pc, #8]	; (801de48 <SUBGRF_SetCad+0x18>)
 801de40:	2207      	movs	r2, #7
 801de42:	701a      	strb	r2, [r3, #0]
}
 801de44:	bf00      	nop
 801de46:	bd80      	pop	{r7, pc}
 801de48:	20001e40 	.word	0x20001e40

0801de4c <SUBGRF_SetTxContinuousWave>:

void SUBGRF_SetTxContinuousWave( void )
{
 801de4c:	b580      	push	{r7, lr}
 801de4e:	af00      	add	r7, sp, #0
    SUBGRF_WriteCommand( RADIO_SET_TXCONTINUOUSWAVE, 0, 0 );
 801de50:	2200      	movs	r2, #0
 801de52:	2100      	movs	r1, #0
 801de54:	20d1      	movs	r0, #209	; 0xd1
 801de56:	f000 fd73 	bl	801e940 <SUBGRF_WriteCommand>
}
 801de5a:	bf00      	nop
 801de5c:	bd80      	pop	{r7, pc}

0801de5e <SUBGRF_SetTxInfinitePreamble>:

void SUBGRF_SetTxInfinitePreamble( void )
{
 801de5e:	b580      	push	{r7, lr}
 801de60:	af00      	add	r7, sp, #0
    SUBGRF_WriteCommand( RADIO_SET_TXCONTINUOUSPREAMBLE, 0, 0 );
 801de62:	2200      	movs	r2, #0
 801de64:	2100      	movs	r1, #0
 801de66:	20d2      	movs	r0, #210	; 0xd2
 801de68:	f000 fd6a 	bl	801e940 <SUBGRF_WriteCommand>
}
 801de6c:	bf00      	nop
 801de6e:	bd80      	pop	{r7, pc}

0801de70 <SUBGRF_SetStopRxTimerOnPreambleDetect>:

void SUBGRF_SetStopRxTimerOnPreambleDetect( bool enable )
{
 801de70:	b580      	push	{r7, lr}
 801de72:	b082      	sub	sp, #8
 801de74:	af00      	add	r7, sp, #0
 801de76:	4603      	mov	r3, r0
 801de78:	71fb      	strb	r3, [r7, #7]
    SUBGRF_WriteCommand( RADIO_SET_STOPRXTIMERONPREAMBLE, ( uint8_t* )&enable, 1 );
 801de7a:	1dfb      	adds	r3, r7, #7
 801de7c:	2201      	movs	r2, #1
 801de7e:	4619      	mov	r1, r3
 801de80:	209f      	movs	r0, #159	; 0x9f
 801de82:	f000 fd5d 	bl	801e940 <SUBGRF_WriteCommand>
}
 801de86:	bf00      	nop
 801de88:	3708      	adds	r7, #8
 801de8a:	46bd      	mov	sp, r7
 801de8c:	bd80      	pop	{r7, pc}

0801de8e <SUBGRF_SetLoRaSymbNumTimeout>:

void SUBGRF_SetLoRaSymbNumTimeout( uint8_t symbNum )
{
 801de8e:	b580      	push	{r7, lr}
 801de90:	b084      	sub	sp, #16
 801de92:	af00      	add	r7, sp, #0
 801de94:	4603      	mov	r3, r0
 801de96:	71fb      	strb	r3, [r7, #7]
    SUBGRF_WriteCommand( RADIO_SET_LORASYMBTIMEOUT, &symbNum, 1 );
 801de98:	1dfb      	adds	r3, r7, #7
 801de9a:	2201      	movs	r2, #1
 801de9c:	4619      	mov	r1, r3
 801de9e:	20a0      	movs	r0, #160	; 0xa0
 801dea0:	f000 fd4e 	bl	801e940 <SUBGRF_WriteCommand>

    if( symbNum >= 64 )
 801dea4:	79fb      	ldrb	r3, [r7, #7]
 801dea6:	2b3f      	cmp	r3, #63	; 0x3f
 801dea8:	d91c      	bls.n	801dee4 <SUBGRF_SetLoRaSymbNumTimeout+0x56>
    {
        uint8_t mant = symbNum >> 1;
 801deaa:	79fb      	ldrb	r3, [r7, #7]
 801deac:	085b      	lsrs	r3, r3, #1
 801deae:	73fb      	strb	r3, [r7, #15]
        uint8_t exp  = 0;
 801deb0:	2300      	movs	r3, #0
 801deb2:	73bb      	strb	r3, [r7, #14]
        uint8_t reg  = 0;
 801deb4:	2300      	movs	r3, #0
 801deb6:	737b      	strb	r3, [r7, #13]

        while( mant > 31 )
 801deb8:	e005      	b.n	801dec6 <SUBGRF_SetLoRaSymbNumTimeout+0x38>
        {
            mant >>= 2;
 801deba:	7bfb      	ldrb	r3, [r7, #15]
 801debc:	089b      	lsrs	r3, r3, #2
 801debe:	73fb      	strb	r3, [r7, #15]
            exp++;
 801dec0:	7bbb      	ldrb	r3, [r7, #14]
 801dec2:	3301      	adds	r3, #1
 801dec4:	73bb      	strb	r3, [r7, #14]
        while( mant > 31 )
 801dec6:	7bfb      	ldrb	r3, [r7, #15]
 801dec8:	2b1f      	cmp	r3, #31
 801deca:	d8f6      	bhi.n	801deba <SUBGRF_SetLoRaSymbNumTimeout+0x2c>
        }

        reg = exp + ( mant << 3 );
 801decc:	7bfb      	ldrb	r3, [r7, #15]
 801dece:	00db      	lsls	r3, r3, #3
 801ded0:	b2da      	uxtb	r2, r3
 801ded2:	7bbb      	ldrb	r3, [r7, #14]
 801ded4:	4413      	add	r3, r2
 801ded6:	737b      	strb	r3, [r7, #13]
        SUBGRF_WriteRegister( REG_LR_SYNCH_TIMEOUT, reg );
 801ded8:	7b7b      	ldrb	r3, [r7, #13]
 801deda:	4619      	mov	r1, r3
 801dedc:	f240 7006 	movw	r0, #1798	; 0x706
 801dee0:	f000 fc7e 	bl	801e7e0 <SUBGRF_WriteRegister>
    }
}
 801dee4:	bf00      	nop
 801dee6:	3710      	adds	r7, #16
 801dee8:	46bd      	mov	sp, r7
 801deea:	bd80      	pop	{r7, pc}

0801deec <SUBGRF_SetRegulatorMode>:

void SUBGRF_SetRegulatorMode( void )
{
 801deec:	b580      	push	{r7, lr}
 801deee:	b082      	sub	sp, #8
 801def0:	af00      	add	r7, sp, #0
    RadioRegulatorMode_t mode;

    if ( ( 1UL == RBI_IsDCDC() ) && ( 1UL == DCDC_ENABLE ) )
 801def2:	f7f0 ff3e 	bl	800ed72 <RBI_IsDCDC>
 801def6:	4603      	mov	r3, r0
 801def8:	2b01      	cmp	r3, #1
 801defa:	d102      	bne.n	801df02 <SUBGRF_SetRegulatorMode+0x16>
    {
        mode = USE_DCDC ;
 801defc:	2301      	movs	r3, #1
 801defe:	71fb      	strb	r3, [r7, #7]
 801df00:	e001      	b.n	801df06 <SUBGRF_SetRegulatorMode+0x1a>
    }
    else
    {
        mode = USE_LDO ;
 801df02:	2300      	movs	r3, #0
 801df04:	71fb      	strb	r3, [r7, #7]
    }
    SUBGRF_WriteCommand( RADIO_SET_REGULATORMODE, ( uint8_t* )&mode, 1 );
 801df06:	1dfb      	adds	r3, r7, #7
 801df08:	2201      	movs	r2, #1
 801df0a:	4619      	mov	r1, r3
 801df0c:	2096      	movs	r0, #150	; 0x96
 801df0e:	f000 fd17 	bl	801e940 <SUBGRF_WriteCommand>
}
 801df12:	bf00      	nop
 801df14:	3708      	adds	r7, #8
 801df16:	46bd      	mov	sp, r7
 801df18:	bd80      	pop	{r7, pc}

0801df1a <SUBGRF_Calibrate>:

void SUBGRF_Calibrate( CalibrationParams_t calibParam )
{
 801df1a:	b580      	push	{r7, lr}
 801df1c:	b084      	sub	sp, #16
 801df1e:	af00      	add	r7, sp, #0
 801df20:	7138      	strb	r0, [r7, #4]
    uint8_t value = ( ( ( uint8_t )calibParam.Fields.ImgEnable << 6 ) |
 801df22:	793b      	ldrb	r3, [r7, #4]
 801df24:	f3c3 1380 	ubfx	r3, r3, #6, #1
 801df28:	b2db      	uxtb	r3, r3
 801df2a:	019b      	lsls	r3, r3, #6
 801df2c:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )calibParam.Fields.ADCBulkPEnable << 5 ) |
 801df2e:	793b      	ldrb	r3, [r7, #4]
 801df30:	f3c3 1340 	ubfx	r3, r3, #5, #1
 801df34:	b2db      	uxtb	r3, r3
 801df36:	015b      	lsls	r3, r3, #5
    uint8_t value = ( ( ( uint8_t )calibParam.Fields.ImgEnable << 6 ) |
 801df38:	b25b      	sxtb	r3, r3
 801df3a:	4313      	orrs	r3, r2
 801df3c:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )calibParam.Fields.ADCBulkNEnable << 4 ) |
 801df3e:	793b      	ldrb	r3, [r7, #4]
 801df40:	f3c3 1300 	ubfx	r3, r3, #4, #1
 801df44:	b2db      	uxtb	r3, r3
 801df46:	011b      	lsls	r3, r3, #4
                      ( ( uint8_t )calibParam.Fields.ADCBulkPEnable << 5 ) |
 801df48:	b25b      	sxtb	r3, r3
 801df4a:	4313      	orrs	r3, r2
 801df4c:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )calibParam.Fields.ADCPulseEnable << 3 ) |
 801df4e:	793b      	ldrb	r3, [r7, #4]
 801df50:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 801df54:	b2db      	uxtb	r3, r3
 801df56:	00db      	lsls	r3, r3, #3
                      ( ( uint8_t )calibParam.Fields.ADCBulkNEnable << 4 ) |
 801df58:	b25b      	sxtb	r3, r3
 801df5a:	4313      	orrs	r3, r2
 801df5c:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )calibParam.Fields.PLLEnable << 2 ) |
 801df5e:	793b      	ldrb	r3, [r7, #4]
 801df60:	f3c3 0380 	ubfx	r3, r3, #2, #1
 801df64:	b2db      	uxtb	r3, r3
 801df66:	009b      	lsls	r3, r3, #2
                      ( ( uint8_t )calibParam.Fields.ADCPulseEnable << 3 ) |
 801df68:	b25b      	sxtb	r3, r3
 801df6a:	4313      	orrs	r3, r2
 801df6c:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )calibParam.Fields.RC13MEnable << 1 ) |
 801df6e:	793b      	ldrb	r3, [r7, #4]
 801df70:	f3c3 0340 	ubfx	r3, r3, #1, #1
 801df74:	b2db      	uxtb	r3, r3
 801df76:	005b      	lsls	r3, r3, #1
                      ( ( uint8_t )calibParam.Fields.PLLEnable << 2 ) |
 801df78:	b25b      	sxtb	r3, r3
 801df7a:	4313      	orrs	r3, r2
 801df7c:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )calibParam.Fields.RC64KEnable ) );
 801df7e:	793b      	ldrb	r3, [r7, #4]
 801df80:	f3c3 0300 	ubfx	r3, r3, #0, #1
 801df84:	b2db      	uxtb	r3, r3
 801df86:	b25b      	sxtb	r3, r3
                      ( ( uint8_t )calibParam.Fields.RC13MEnable << 1 ) |
 801df88:	4313      	orrs	r3, r2
 801df8a:	b25b      	sxtb	r3, r3
 801df8c:	b2db      	uxtb	r3, r3
    uint8_t value = ( ( ( uint8_t )calibParam.Fields.ImgEnable << 6 ) |
 801df8e:	73fb      	strb	r3, [r7, #15]

    SUBGRF_WriteCommand( RADIO_CALIBRATE, &value, 1 );
 801df90:	f107 030f 	add.w	r3, r7, #15
 801df94:	2201      	movs	r2, #1
 801df96:	4619      	mov	r1, r3
 801df98:	2089      	movs	r0, #137	; 0x89
 801df9a:	f000 fcd1 	bl	801e940 <SUBGRF_WriteCommand>
}
 801df9e:	bf00      	nop
 801dfa0:	3710      	adds	r7, #16
 801dfa2:	46bd      	mov	sp, r7
 801dfa4:	bd80      	pop	{r7, pc}
	...

0801dfa8 <SUBGRF_CalibrateImage>:

void SUBGRF_CalibrateImage( uint32_t freq )
{
 801dfa8:	b580      	push	{r7, lr}
 801dfaa:	b084      	sub	sp, #16
 801dfac:	af00      	add	r7, sp, #0
 801dfae:	6078      	str	r0, [r7, #4]
    uint8_t calFreq[2];

    if( freq > 900000000 )
 801dfb0:	687b      	ldr	r3, [r7, #4]
 801dfb2:	4a1d      	ldr	r2, [pc, #116]	; (801e028 <SUBGRF_CalibrateImage+0x80>)
 801dfb4:	4293      	cmp	r3, r2
 801dfb6:	d904      	bls.n	801dfc2 <SUBGRF_CalibrateImage+0x1a>
    {
        calFreq[0] = 0xE1;
 801dfb8:	23e1      	movs	r3, #225	; 0xe1
 801dfba:	733b      	strb	r3, [r7, #12]
        calFreq[1] = 0xE9;
 801dfbc:	23e9      	movs	r3, #233	; 0xe9
 801dfbe:	737b      	strb	r3, [r7, #13]
 801dfc0:	e027      	b.n	801e012 <SUBGRF_CalibrateImage+0x6a>
    }
    else if( freq > 850000000 )
 801dfc2:	687b      	ldr	r3, [r7, #4]
 801dfc4:	4a19      	ldr	r2, [pc, #100]	; (801e02c <SUBGRF_CalibrateImage+0x84>)
 801dfc6:	4293      	cmp	r3, r2
 801dfc8:	d904      	bls.n	801dfd4 <SUBGRF_CalibrateImage+0x2c>
    {
        calFreq[0] = 0xD7;
 801dfca:	23d7      	movs	r3, #215	; 0xd7
 801dfcc:	733b      	strb	r3, [r7, #12]
        calFreq[1] = 0xDB;
 801dfce:	23db      	movs	r3, #219	; 0xdb
 801dfd0:	737b      	strb	r3, [r7, #13]
 801dfd2:	e01e      	b.n	801e012 <SUBGRF_CalibrateImage+0x6a>
    }
    else if( freq > 770000000 )
 801dfd4:	687b      	ldr	r3, [r7, #4]
 801dfd6:	4a16      	ldr	r2, [pc, #88]	; (801e030 <SUBGRF_CalibrateImage+0x88>)
 801dfd8:	4293      	cmp	r3, r2
 801dfda:	d904      	bls.n	801dfe6 <SUBGRF_CalibrateImage+0x3e>
    {
        calFreq[0] = 0xC1;
 801dfdc:	23c1      	movs	r3, #193	; 0xc1
 801dfde:	733b      	strb	r3, [r7, #12]
        calFreq[1] = 0xC5;
 801dfe0:	23c5      	movs	r3, #197	; 0xc5
 801dfe2:	737b      	strb	r3, [r7, #13]
 801dfe4:	e015      	b.n	801e012 <SUBGRF_CalibrateImage+0x6a>
    }
    else if( freq > 460000000 )
 801dfe6:	687b      	ldr	r3, [r7, #4]
 801dfe8:	4a12      	ldr	r2, [pc, #72]	; (801e034 <SUBGRF_CalibrateImage+0x8c>)
 801dfea:	4293      	cmp	r3, r2
 801dfec:	d904      	bls.n	801dff8 <SUBGRF_CalibrateImage+0x50>
    {
        calFreq[0] = 0x75;
 801dfee:	2375      	movs	r3, #117	; 0x75
 801dff0:	733b      	strb	r3, [r7, #12]
        calFreq[1] = 0x81;
 801dff2:	2381      	movs	r3, #129	; 0x81
 801dff4:	737b      	strb	r3, [r7, #13]
 801dff6:	e00c      	b.n	801e012 <SUBGRF_CalibrateImage+0x6a>
    }
    else if( freq > 425000000 )
 801dff8:	687b      	ldr	r3, [r7, #4]
 801dffa:	4a0f      	ldr	r2, [pc, #60]	; (801e038 <SUBGRF_CalibrateImage+0x90>)
 801dffc:	4293      	cmp	r3, r2
 801dffe:	d904      	bls.n	801e00a <SUBGRF_CalibrateImage+0x62>
    {
        calFreq[0] = 0x6B;
 801e000:	236b      	movs	r3, #107	; 0x6b
 801e002:	733b      	strb	r3, [r7, #12]
        calFreq[1] = 0x6F;
 801e004:	236f      	movs	r3, #111	; 0x6f
 801e006:	737b      	strb	r3, [r7, #13]
 801e008:	e003      	b.n	801e012 <SUBGRF_CalibrateImage+0x6a>
    }
    else /* freq <= 425000000*/
    {
        /* [ 156MHz - 171MHz ] */
        calFreq[0] = 0x29;
 801e00a:	2329      	movs	r3, #41	; 0x29
 801e00c:	733b      	strb	r3, [r7, #12]
        calFreq[1] = 0x2B ;
 801e00e:	232b      	movs	r3, #43	; 0x2b
 801e010:	737b      	strb	r3, [r7, #13]
    }
    SUBGRF_WriteCommand( RADIO_CALIBRATEIMAGE, calFreq, 2 );
 801e012:	f107 030c 	add.w	r3, r7, #12
 801e016:	2202      	movs	r2, #2
 801e018:	4619      	mov	r1, r3
 801e01a:	2098      	movs	r0, #152	; 0x98
 801e01c:	f000 fc90 	bl	801e940 <SUBGRF_WriteCommand>
}
 801e020:	bf00      	nop
 801e022:	3710      	adds	r7, #16
 801e024:	46bd      	mov	sp, r7
 801e026:	bd80      	pop	{r7, pc}
 801e028:	35a4e900 	.word	0x35a4e900
 801e02c:	32a9f880 	.word	0x32a9f880
 801e030:	2de54480 	.word	0x2de54480
 801e034:	1b6b0b00 	.word	0x1b6b0b00
 801e038:	1954fc40 	.word	0x1954fc40

0801e03c <SUBGRF_SetPaConfig>:

void SUBGRF_SetPaConfig( uint8_t paDutyCycle, uint8_t hpMax, uint8_t deviceSel, uint8_t paLut )
{
 801e03c:	b590      	push	{r4, r7, lr}
 801e03e:	b085      	sub	sp, #20
 801e040:	af00      	add	r7, sp, #0
 801e042:	4604      	mov	r4, r0
 801e044:	4608      	mov	r0, r1
 801e046:	4611      	mov	r1, r2
 801e048:	461a      	mov	r2, r3
 801e04a:	4623      	mov	r3, r4
 801e04c:	71fb      	strb	r3, [r7, #7]
 801e04e:	4603      	mov	r3, r0
 801e050:	71bb      	strb	r3, [r7, #6]
 801e052:	460b      	mov	r3, r1
 801e054:	717b      	strb	r3, [r7, #5]
 801e056:	4613      	mov	r3, r2
 801e058:	713b      	strb	r3, [r7, #4]
    uint8_t buf[4];

    buf[0] = paDutyCycle;
 801e05a:	79fb      	ldrb	r3, [r7, #7]
 801e05c:	733b      	strb	r3, [r7, #12]
    buf[1] = hpMax;
 801e05e:	79bb      	ldrb	r3, [r7, #6]
 801e060:	737b      	strb	r3, [r7, #13]
    buf[2] = deviceSel;
 801e062:	797b      	ldrb	r3, [r7, #5]
 801e064:	73bb      	strb	r3, [r7, #14]
    buf[3] = paLut;
 801e066:	793b      	ldrb	r3, [r7, #4]
 801e068:	73fb      	strb	r3, [r7, #15]
    SUBGRF_WriteCommand( RADIO_SET_PACONFIG, buf, 4 );
 801e06a:	f107 030c 	add.w	r3, r7, #12
 801e06e:	2204      	movs	r2, #4
 801e070:	4619      	mov	r1, r3
 801e072:	2095      	movs	r0, #149	; 0x95
 801e074:	f000 fc64 	bl	801e940 <SUBGRF_WriteCommand>
}
 801e078:	bf00      	nop
 801e07a:	3714      	adds	r7, #20
 801e07c:	46bd      	mov	sp, r7
 801e07e:	bd90      	pop	{r4, r7, pc}

0801e080 <SUBGRF_SetDioIrqParams>:
{
    SUBGRF_WriteCommand( RADIO_SET_TXFALLBACKMODE, &fallbackMode, 1 );
}

void SUBGRF_SetDioIrqParams( uint16_t irqMask, uint16_t dio1Mask, uint16_t dio2Mask, uint16_t dio3Mask )
{
 801e080:	b590      	push	{r4, r7, lr}
 801e082:	b085      	sub	sp, #20
 801e084:	af00      	add	r7, sp, #0
 801e086:	4604      	mov	r4, r0
 801e088:	4608      	mov	r0, r1
 801e08a:	4611      	mov	r1, r2
 801e08c:	461a      	mov	r2, r3
 801e08e:	4623      	mov	r3, r4
 801e090:	80fb      	strh	r3, [r7, #6]
 801e092:	4603      	mov	r3, r0
 801e094:	80bb      	strh	r3, [r7, #4]
 801e096:	460b      	mov	r3, r1
 801e098:	807b      	strh	r3, [r7, #2]
 801e09a:	4613      	mov	r3, r2
 801e09c:	803b      	strh	r3, [r7, #0]
    uint8_t buf[8];

    buf[0] = ( uint8_t )( ( irqMask >> 8 ) & 0x00FF );
 801e09e:	88fb      	ldrh	r3, [r7, #6]
 801e0a0:	0a1b      	lsrs	r3, r3, #8
 801e0a2:	b29b      	uxth	r3, r3
 801e0a4:	b2db      	uxtb	r3, r3
 801e0a6:	723b      	strb	r3, [r7, #8]
    buf[1] = ( uint8_t )( irqMask & 0x00FF );
 801e0a8:	88fb      	ldrh	r3, [r7, #6]
 801e0aa:	b2db      	uxtb	r3, r3
 801e0ac:	727b      	strb	r3, [r7, #9]
    buf[2] = ( uint8_t )( ( dio1Mask >> 8 ) & 0x00FF );
 801e0ae:	88bb      	ldrh	r3, [r7, #4]
 801e0b0:	0a1b      	lsrs	r3, r3, #8
 801e0b2:	b29b      	uxth	r3, r3
 801e0b4:	b2db      	uxtb	r3, r3
 801e0b6:	72bb      	strb	r3, [r7, #10]
    buf[3] = ( uint8_t )( dio1Mask & 0x00FF );
 801e0b8:	88bb      	ldrh	r3, [r7, #4]
 801e0ba:	b2db      	uxtb	r3, r3
 801e0bc:	72fb      	strb	r3, [r7, #11]
    buf[4] = ( uint8_t )( ( dio2Mask >> 8 ) & 0x00FF );
 801e0be:	887b      	ldrh	r3, [r7, #2]
 801e0c0:	0a1b      	lsrs	r3, r3, #8
 801e0c2:	b29b      	uxth	r3, r3
 801e0c4:	b2db      	uxtb	r3, r3
 801e0c6:	733b      	strb	r3, [r7, #12]
    buf[5] = ( uint8_t )( dio2Mask & 0x00FF );
 801e0c8:	887b      	ldrh	r3, [r7, #2]
 801e0ca:	b2db      	uxtb	r3, r3
 801e0cc:	737b      	strb	r3, [r7, #13]
    buf[6] = ( uint8_t )( ( dio3Mask >> 8 ) & 0x00FF );
 801e0ce:	883b      	ldrh	r3, [r7, #0]
 801e0d0:	0a1b      	lsrs	r3, r3, #8
 801e0d2:	b29b      	uxth	r3, r3
 801e0d4:	b2db      	uxtb	r3, r3
 801e0d6:	73bb      	strb	r3, [r7, #14]
    buf[7] = ( uint8_t )( dio3Mask & 0x00FF );
 801e0d8:	883b      	ldrh	r3, [r7, #0]
 801e0da:	b2db      	uxtb	r3, r3
 801e0dc:	73fb      	strb	r3, [r7, #15]
    SUBGRF_WriteCommand( RADIO_CFG_DIOIRQ, buf, 8 );
 801e0de:	f107 0308 	add.w	r3, r7, #8
 801e0e2:	2208      	movs	r2, #8
 801e0e4:	4619      	mov	r1, r3
 801e0e6:	2008      	movs	r0, #8
 801e0e8:	f000 fc2a 	bl	801e940 <SUBGRF_WriteCommand>
}
 801e0ec:	bf00      	nop
 801e0ee:	3714      	adds	r7, #20
 801e0f0:	46bd      	mov	sp, r7
 801e0f2:	bd90      	pop	{r4, r7, pc}

0801e0f4 <SUBGRF_SetTcxoMode>:
    SUBGRF_ReadCommand( RADIO_GET_IRQSTATUS, irqStatus, 2 );
    return ( irqStatus[0] << 8 ) | irqStatus[1];
}

void SUBGRF_SetTcxoMode (RadioTcxoCtrlVoltage_t tcxoVoltage, uint32_t timeout )
{
 801e0f4:	b580      	push	{r7, lr}
 801e0f6:	b084      	sub	sp, #16
 801e0f8:	af00      	add	r7, sp, #0
 801e0fa:	4603      	mov	r3, r0
 801e0fc:	6039      	str	r1, [r7, #0]
 801e0fe:	71fb      	strb	r3, [r7, #7]
    uint8_t buf[4];

    buf[0] = tcxoVoltage & 0x07;
 801e100:	79fb      	ldrb	r3, [r7, #7]
 801e102:	f003 0307 	and.w	r3, r3, #7
 801e106:	b2db      	uxtb	r3, r3
 801e108:	733b      	strb	r3, [r7, #12]
    buf[1] = ( uint8_t )( ( timeout >> 16 ) & 0xFF );
 801e10a:	683b      	ldr	r3, [r7, #0]
 801e10c:	0c1b      	lsrs	r3, r3, #16
 801e10e:	b2db      	uxtb	r3, r3
 801e110:	737b      	strb	r3, [r7, #13]
    buf[2] = ( uint8_t )( ( timeout >> 8 ) & 0xFF );
 801e112:	683b      	ldr	r3, [r7, #0]
 801e114:	0a1b      	lsrs	r3, r3, #8
 801e116:	b2db      	uxtb	r3, r3
 801e118:	73bb      	strb	r3, [r7, #14]
    buf[3] = ( uint8_t )( timeout & 0xFF );
 801e11a:	683b      	ldr	r3, [r7, #0]
 801e11c:	b2db      	uxtb	r3, r3
 801e11e:	73fb      	strb	r3, [r7, #15]

    SUBGRF_WriteCommand( RADIO_SET_TCXOMODE, buf, 4 );
 801e120:	f107 030c 	add.w	r3, r7, #12
 801e124:	2204      	movs	r2, #4
 801e126:	4619      	mov	r1, r3
 801e128:	2097      	movs	r0, #151	; 0x97
 801e12a:	f000 fc09 	bl	801e940 <SUBGRF_WriteCommand>
}
 801e12e:	bf00      	nop
 801e130:	3710      	adds	r7, #16
 801e132:	46bd      	mov	sp, r7
 801e134:	bd80      	pop	{r7, pc}
	...

0801e138 <SUBGRF_SetRfFrequency>:

void SUBGRF_SetRfFrequency( uint32_t frequency )
{
 801e138:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 801e13c:	b084      	sub	sp, #16
 801e13e:	af00      	add	r7, sp, #0
 801e140:	6078      	str	r0, [r7, #4]
    uint8_t buf[4];
    uint32_t chan = 0;
 801e142:	2300      	movs	r3, #0
 801e144:	60fb      	str	r3, [r7, #12]

    if( ImageCalibrated == false )
 801e146:	4b1d      	ldr	r3, [pc, #116]	; (801e1bc <SUBGRF_SetRfFrequency+0x84>)
 801e148:	781b      	ldrb	r3, [r3, #0]
 801e14a:	f083 0301 	eor.w	r3, r3, #1
 801e14e:	b2db      	uxtb	r3, r3
 801e150:	2b00      	cmp	r3, #0
 801e152:	d005      	beq.n	801e160 <SUBGRF_SetRfFrequency+0x28>
    {
        SUBGRF_CalibrateImage( frequency );
 801e154:	6878      	ldr	r0, [r7, #4]
 801e156:	f7ff ff27 	bl	801dfa8 <SUBGRF_CalibrateImage>
        ImageCalibrated = true;
 801e15a:	4b18      	ldr	r3, [pc, #96]	; (801e1bc <SUBGRF_SetRfFrequency+0x84>)
 801e15c:	2201      	movs	r2, #1
 801e15e:	701a      	strb	r2, [r3, #0]
    }
    SX_FREQ_TO_CHANNEL(chan, frequency);
 801e160:	687b      	ldr	r3, [r7, #4]
 801e162:	2200      	movs	r2, #0
 801e164:	461c      	mov	r4, r3
 801e166:	4615      	mov	r5, r2
 801e168:	ea4f 19d4 	mov.w	r9, r4, lsr #7
 801e16c:	ea4f 6844 	mov.w	r8, r4, lsl #25
 801e170:	4a13      	ldr	r2, [pc, #76]	; (801e1c0 <SUBGRF_SetRfFrequency+0x88>)
 801e172:	f04f 0300 	mov.w	r3, #0
 801e176:	4640      	mov	r0, r8
 801e178:	4649      	mov	r1, r9
 801e17a:	f7e2 ffcb 	bl	8001114 <__aeabi_uldivmod>
 801e17e:	4602      	mov	r2, r0
 801e180:	460b      	mov	r3, r1
 801e182:	4613      	mov	r3, r2
 801e184:	60fb      	str	r3, [r7, #12]
    buf[0] = ( uint8_t )( ( chan >> 24 ) & 0xFF );
 801e186:	68fb      	ldr	r3, [r7, #12]
 801e188:	0e1b      	lsrs	r3, r3, #24
 801e18a:	b2db      	uxtb	r3, r3
 801e18c:	723b      	strb	r3, [r7, #8]
    buf[1] = ( uint8_t )( ( chan >> 16 ) & 0xFF );
 801e18e:	68fb      	ldr	r3, [r7, #12]
 801e190:	0c1b      	lsrs	r3, r3, #16
 801e192:	b2db      	uxtb	r3, r3
 801e194:	727b      	strb	r3, [r7, #9]
    buf[2] = ( uint8_t )( ( chan >> 8 ) & 0xFF );
 801e196:	68fb      	ldr	r3, [r7, #12]
 801e198:	0a1b      	lsrs	r3, r3, #8
 801e19a:	b2db      	uxtb	r3, r3
 801e19c:	72bb      	strb	r3, [r7, #10]
    buf[3] = ( uint8_t )( chan & 0xFF );
 801e19e:	68fb      	ldr	r3, [r7, #12]
 801e1a0:	b2db      	uxtb	r3, r3
 801e1a2:	72fb      	strb	r3, [r7, #11]
    SUBGRF_WriteCommand( RADIO_SET_RFFREQUENCY, buf, 4 );
 801e1a4:	f107 0308 	add.w	r3, r7, #8
 801e1a8:	2204      	movs	r2, #4
 801e1aa:	4619      	mov	r1, r3
 801e1ac:	2086      	movs	r0, #134	; 0x86
 801e1ae:	f000 fbc7 	bl	801e940 <SUBGRF_WriteCommand>
}
 801e1b2:	bf00      	nop
 801e1b4:	3710      	adds	r7, #16
 801e1b6:	46bd      	mov	sp, r7
 801e1b8:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 801e1bc:	20001e48 	.word	0x20001e48
 801e1c0:	01e84800 	.word	0x01e84800

0801e1c4 <SUBGRF_SetPacketType>:

void SUBGRF_SetPacketType( RadioPacketTypes_t packetType )
{
 801e1c4:	b580      	push	{r7, lr}
 801e1c6:	b082      	sub	sp, #8
 801e1c8:	af00      	add	r7, sp, #0
 801e1ca:	4603      	mov	r3, r0
 801e1cc:	71fb      	strb	r3, [r7, #7]
    // Save packet type internally to avoid questioning the radio
    PacketType = packetType;
 801e1ce:	79fa      	ldrb	r2, [r7, #7]
 801e1d0:	4b09      	ldr	r3, [pc, #36]	; (801e1f8 <SUBGRF_SetPacketType+0x34>)
 801e1d2:	701a      	strb	r2, [r3, #0]

    if( packetType == PACKET_TYPE_GFSK )
 801e1d4:	79fb      	ldrb	r3, [r7, #7]
 801e1d6:	2b00      	cmp	r3, #0
 801e1d8:	d104      	bne.n	801e1e4 <SUBGRF_SetPacketType+0x20>
    {
        SUBGRF_WriteRegister( REG_BIT_SYNC, 0x00 );
 801e1da:	2100      	movs	r1, #0
 801e1dc:	f240 60ac 	movw	r0, #1708	; 0x6ac
 801e1e0:	f000 fafe 	bl	801e7e0 <SUBGRF_WriteRegister>
    }
    SUBGRF_WriteCommand( RADIO_SET_PACKETTYPE, ( uint8_t* )&packetType, 1 );
 801e1e4:	1dfb      	adds	r3, r7, #7
 801e1e6:	2201      	movs	r2, #1
 801e1e8:	4619      	mov	r1, r3
 801e1ea:	208a      	movs	r0, #138	; 0x8a
 801e1ec:	f000 fba8 	bl	801e940 <SUBGRF_WriteCommand>
}
 801e1f0:	bf00      	nop
 801e1f2:	3708      	adds	r7, #8
 801e1f4:	46bd      	mov	sp, r7
 801e1f6:	bd80      	pop	{r7, pc}
 801e1f8:	20001e41 	.word	0x20001e41

0801e1fc <SUBGRF_GetPacketType>:

RadioPacketTypes_t SUBGRF_GetPacketType( void )
{
 801e1fc:	b480      	push	{r7}
 801e1fe:	af00      	add	r7, sp, #0
    return PacketType;
 801e200:	4b02      	ldr	r3, [pc, #8]	; (801e20c <SUBGRF_GetPacketType+0x10>)
 801e202:	781b      	ldrb	r3, [r3, #0]
}
 801e204:	4618      	mov	r0, r3
 801e206:	46bd      	mov	sp, r7
 801e208:	bc80      	pop	{r7}
 801e20a:	4770      	bx	lr
 801e20c:	20001e41 	.word	0x20001e41

0801e210 <SUBGRF_SetTxParams>:

void SUBGRF_SetTxParams( uint8_t paSelect, int8_t power, RadioRampTimes_t rampTime )
{
 801e210:	b580      	push	{r7, lr}
 801e212:	b084      	sub	sp, #16
 801e214:	af00      	add	r7, sp, #0
 801e216:	4603      	mov	r3, r0
 801e218:	71fb      	strb	r3, [r7, #7]
 801e21a:	460b      	mov	r3, r1
 801e21c:	71bb      	strb	r3, [r7, #6]
 801e21e:	4613      	mov	r3, r2
 801e220:	717b      	strb	r3, [r7, #5]
    uint8_t buf[2];
    int32_t max_power;

    if (paSelect == RFO_LP)
 801e222:	79fb      	ldrb	r3, [r7, #7]
 801e224:	2b01      	cmp	r3, #1
 801e226:	d149      	bne.n	801e2bc <SUBGRF_SetTxParams+0xac>
    {
        max_power = RBI_GetRFOMaxPowerConfig(RBI_RFO_LP_MAXPOWER);
 801e228:	2000      	movs	r0, #0
 801e22a:	f7f0 fda9 	bl	800ed80 <RBI_GetRFOMaxPowerConfig>
 801e22e:	60f8      	str	r0, [r7, #12]
        if (power >  max_power)
 801e230:	f997 3006 	ldrsb.w	r3, [r7, #6]
 801e234:	68fa      	ldr	r2, [r7, #12]
 801e236:	429a      	cmp	r2, r3
 801e238:	da01      	bge.n	801e23e <SUBGRF_SetTxParams+0x2e>
        {
          power = max_power;
 801e23a:	68fb      	ldr	r3, [r7, #12]
 801e23c:	71bb      	strb	r3, [r7, #6]
        }
        if (max_power == 14)
 801e23e:	68fb      	ldr	r3, [r7, #12]
 801e240:	2b0e      	cmp	r3, #14
 801e242:	d10e      	bne.n	801e262 <SUBGRF_SetTxParams+0x52>
        {
            SUBGRF_SetPaConfig(0x04, 0x00, 0x01, 0x01);
 801e244:	2301      	movs	r3, #1
 801e246:	2201      	movs	r2, #1
 801e248:	2100      	movs	r1, #0
 801e24a:	2004      	movs	r0, #4
 801e24c:	f7ff fef6 	bl	801e03c <SUBGRF_SetPaConfig>
            power = 0x0E - (max_power - power);
 801e250:	79ba      	ldrb	r2, [r7, #6]
 801e252:	68fb      	ldr	r3, [r7, #12]
 801e254:	b2db      	uxtb	r3, r3
 801e256:	1ad3      	subs	r3, r2, r3
 801e258:	b2db      	uxtb	r3, r3
 801e25a:	330e      	adds	r3, #14
 801e25c:	b2db      	uxtb	r3, r3
 801e25e:	71bb      	strb	r3, [r7, #6]
 801e260:	e01f      	b.n	801e2a2 <SUBGRF_SetTxParams+0x92>
        }
        else if (max_power == 10)
 801e262:	68fb      	ldr	r3, [r7, #12]
 801e264:	2b0a      	cmp	r3, #10
 801e266:	d10e      	bne.n	801e286 <SUBGRF_SetTxParams+0x76>
        {
            SUBGRF_SetPaConfig(0x01, 0x00, 0x01, 0x01);
 801e268:	2301      	movs	r3, #1
 801e26a:	2201      	movs	r2, #1
 801e26c:	2100      	movs	r1, #0
 801e26e:	2001      	movs	r0, #1
 801e270:	f7ff fee4 	bl	801e03c <SUBGRF_SetPaConfig>
            power = 0x0D - (max_power - power);
 801e274:	79ba      	ldrb	r2, [r7, #6]
 801e276:	68fb      	ldr	r3, [r7, #12]
 801e278:	b2db      	uxtb	r3, r3
 801e27a:	1ad3      	subs	r3, r2, r3
 801e27c:	b2db      	uxtb	r3, r3
 801e27e:	330d      	adds	r3, #13
 801e280:	b2db      	uxtb	r3, r3
 801e282:	71bb      	strb	r3, [r7, #6]
 801e284:	e00d      	b.n	801e2a2 <SUBGRF_SetTxParams+0x92>
        }
        else /*default 15dBm*/
        {
            SUBGRF_SetPaConfig(0x07, 0x00, 0x01, 0x01);
 801e286:	2301      	movs	r3, #1
 801e288:	2201      	movs	r2, #1
 801e28a:	2100      	movs	r1, #0
 801e28c:	2007      	movs	r0, #7
 801e28e:	f7ff fed5 	bl	801e03c <SUBGRF_SetPaConfig>
            power = 0x0E - (max_power - power);
 801e292:	79ba      	ldrb	r2, [r7, #6]
 801e294:	68fb      	ldr	r3, [r7, #12]
 801e296:	b2db      	uxtb	r3, r3
 801e298:	1ad3      	subs	r3, r2, r3
 801e29a:	b2db      	uxtb	r3, r3
 801e29c:	330e      	adds	r3, #14
 801e29e:	b2db      	uxtb	r3, r3
 801e2a0:	71bb      	strb	r3, [r7, #6]
        }
        if (power < -17)
 801e2a2:	f997 3006 	ldrsb.w	r3, [r7, #6]
 801e2a6:	f113 0f11 	cmn.w	r3, #17
 801e2aa:	da01      	bge.n	801e2b0 <SUBGRF_SetTxParams+0xa0>
        {
            power = -17;
 801e2ac:	23ef      	movs	r3, #239	; 0xef
 801e2ae:	71bb      	strb	r3, [r7, #6]
        }
        SUBGRF_WriteRegister(REG_OCP, 0x18);   /* current max is 80 mA for the whole device*/
 801e2b0:	2118      	movs	r1, #24
 801e2b2:	f640 00e7 	movw	r0, #2279	; 0x8e7
 801e2b6:	f000 fa93 	bl	801e7e0 <SUBGRF_WriteRegister>
 801e2ba:	e067      	b.n	801e38c <SUBGRF_SetTxParams+0x17c>
    }
    else /* rfo_hp*/
    {
        /* WORKAROUND - Better Resistance of the RFO High Power Tx to Antenna Mismatch, see STM32WL Erratasheet*/
        SUBGRF_WriteRegister(REG_TX_CLAMP, SUBGRF_ReadRegister(REG_TX_CLAMP) | (0x0F << 1));
 801e2bc:	f640 00d8 	movw	r0, #2264	; 0x8d8
 801e2c0:	f000 faa2 	bl	801e808 <SUBGRF_ReadRegister>
 801e2c4:	4603      	mov	r3, r0
 801e2c6:	f043 031e 	orr.w	r3, r3, #30
 801e2ca:	b2db      	uxtb	r3, r3
 801e2cc:	4619      	mov	r1, r3
 801e2ce:	f640 00d8 	movw	r0, #2264	; 0x8d8
 801e2d2:	f000 fa85 	bl	801e7e0 <SUBGRF_WriteRegister>
        /* WORKAROUND END*/
        max_power = RBI_GetRFOMaxPowerConfig(RBI_RFO_HP_MAXPOWER);
 801e2d6:	2001      	movs	r0, #1
 801e2d8:	f7f0 fd52 	bl	800ed80 <RBI_GetRFOMaxPowerConfig>
 801e2dc:	60f8      	str	r0, [r7, #12]
        if (power > max_power)
 801e2de:	f997 3006 	ldrsb.w	r3, [r7, #6]
 801e2e2:	68fa      	ldr	r2, [r7, #12]
 801e2e4:	429a      	cmp	r2, r3
 801e2e6:	da01      	bge.n	801e2ec <SUBGRF_SetTxParams+0xdc>
        {
            power = max_power;
 801e2e8:	68fb      	ldr	r3, [r7, #12]
 801e2ea:	71bb      	strb	r3, [r7, #6]
        }
        if (max_power == 20)
 801e2ec:	68fb      	ldr	r3, [r7, #12]
 801e2ee:	2b14      	cmp	r3, #20
 801e2f0:	d10e      	bne.n	801e310 <SUBGRF_SetTxParams+0x100>
        {
            SUBGRF_SetPaConfig(0x03, 0x05, 0x00, 0x01);
 801e2f2:	2301      	movs	r3, #1
 801e2f4:	2200      	movs	r2, #0
 801e2f6:	2105      	movs	r1, #5
 801e2f8:	2003      	movs	r0, #3
 801e2fa:	f7ff fe9f 	bl	801e03c <SUBGRF_SetPaConfig>
            power = 0x16 - (max_power - power);
 801e2fe:	79ba      	ldrb	r2, [r7, #6]
 801e300:	68fb      	ldr	r3, [r7, #12]
 801e302:	b2db      	uxtb	r3, r3
 801e304:	1ad3      	subs	r3, r2, r3
 801e306:	b2db      	uxtb	r3, r3
 801e308:	3316      	adds	r3, #22
 801e30a:	b2db      	uxtb	r3, r3
 801e30c:	71bb      	strb	r3, [r7, #6]
 801e30e:	e031      	b.n	801e374 <SUBGRF_SetTxParams+0x164>
        }
        else if (max_power == 17)
 801e310:	68fb      	ldr	r3, [r7, #12]
 801e312:	2b11      	cmp	r3, #17
 801e314:	d10e      	bne.n	801e334 <SUBGRF_SetTxParams+0x124>
        {
            SUBGRF_SetPaConfig(0x02, 0x03, 0x00, 0x01);
 801e316:	2301      	movs	r3, #1
 801e318:	2200      	movs	r2, #0
 801e31a:	2103      	movs	r1, #3
 801e31c:	2002      	movs	r0, #2
 801e31e:	f7ff fe8d 	bl	801e03c <SUBGRF_SetPaConfig>
            power = 0x16 - (max_power - power);
 801e322:	79ba      	ldrb	r2, [r7, #6]
 801e324:	68fb      	ldr	r3, [r7, #12]
 801e326:	b2db      	uxtb	r3, r3
 801e328:	1ad3      	subs	r3, r2, r3
 801e32a:	b2db      	uxtb	r3, r3
 801e32c:	3316      	adds	r3, #22
 801e32e:	b2db      	uxtb	r3, r3
 801e330:	71bb      	strb	r3, [r7, #6]
 801e332:	e01f      	b.n	801e374 <SUBGRF_SetTxParams+0x164>
        }
        else if (max_power == 14)
 801e334:	68fb      	ldr	r3, [r7, #12]
 801e336:	2b0e      	cmp	r3, #14
 801e338:	d10e      	bne.n	801e358 <SUBGRF_SetTxParams+0x148>
        {
            SUBGRF_SetPaConfig(0x02, 0x02, 0x00, 0x01);
 801e33a:	2301      	movs	r3, #1
 801e33c:	2200      	movs	r2, #0
 801e33e:	2102      	movs	r1, #2
 801e340:	2002      	movs	r0, #2
 801e342:	f7ff fe7b 	bl	801e03c <SUBGRF_SetPaConfig>
            power = 0x0E - (max_power - power);
 801e346:	79ba      	ldrb	r2, [r7, #6]
 801e348:	68fb      	ldr	r3, [r7, #12]
 801e34a:	b2db      	uxtb	r3, r3
 801e34c:	1ad3      	subs	r3, r2, r3
 801e34e:	b2db      	uxtb	r3, r3
 801e350:	330e      	adds	r3, #14
 801e352:	b2db      	uxtb	r3, r3
 801e354:	71bb      	strb	r3, [r7, #6]
 801e356:	e00d      	b.n	801e374 <SUBGRF_SetTxParams+0x164>
        }
        else /*22dBm*/
        {
            SUBGRF_SetPaConfig(0x04, 0x07, 0x00, 0x01);
 801e358:	2301      	movs	r3, #1
 801e35a:	2200      	movs	r2, #0
 801e35c:	2107      	movs	r1, #7
 801e35e:	2004      	movs	r0, #4
 801e360:	f7ff fe6c 	bl	801e03c <SUBGRF_SetPaConfig>
            power = 0x16 - (max_power - power);
 801e364:	79ba      	ldrb	r2, [r7, #6]
 801e366:	68fb      	ldr	r3, [r7, #12]
 801e368:	b2db      	uxtb	r3, r3
 801e36a:	1ad3      	subs	r3, r2, r3
 801e36c:	b2db      	uxtb	r3, r3
 801e36e:	3316      	adds	r3, #22
 801e370:	b2db      	uxtb	r3, r3
 801e372:	71bb      	strb	r3, [r7, #6]
        }
        if (power < -9)
 801e374:	f997 3006 	ldrsb.w	r3, [r7, #6]
 801e378:	f113 0f09 	cmn.w	r3, #9
 801e37c:	da01      	bge.n	801e382 <SUBGRF_SetTxParams+0x172>
        {
            power = -9;
 801e37e:	23f7      	movs	r3, #247	; 0xf7
 801e380:	71bb      	strb	r3, [r7, #6]
        }
        SUBGRF_WriteRegister(REG_OCP, 0x38);   /*current max 160mA for the whole device*/
 801e382:	2138      	movs	r1, #56	; 0x38
 801e384:	f640 00e7 	movw	r0, #2279	; 0x8e7
 801e388:	f000 fa2a 	bl	801e7e0 <SUBGRF_WriteRegister>
    }
    buf[0] = power;
 801e38c:	79bb      	ldrb	r3, [r7, #6]
 801e38e:	723b      	strb	r3, [r7, #8]
    buf[1] = (uint8_t)rampTime;
 801e390:	797b      	ldrb	r3, [r7, #5]
 801e392:	727b      	strb	r3, [r7, #9]
    SUBGRF_WriteCommand(RADIO_SET_TXPARAMS, buf, 2);
 801e394:	f107 0308 	add.w	r3, r7, #8
 801e398:	2202      	movs	r2, #2
 801e39a:	4619      	mov	r1, r3
 801e39c:	208e      	movs	r0, #142	; 0x8e
 801e39e:	f000 facf 	bl	801e940 <SUBGRF_WriteCommand>
}
 801e3a2:	bf00      	nop
 801e3a4:	3710      	adds	r7, #16
 801e3a6:	46bd      	mov	sp, r7
 801e3a8:	bd80      	pop	{r7, pc}
	...

0801e3ac <SUBGRF_SetModulationParams>:

void SUBGRF_SetModulationParams( ModulationParams_t *modulationParams )
{
 801e3ac:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 801e3b0:	b086      	sub	sp, #24
 801e3b2:	af00      	add	r7, sp, #0
 801e3b4:	6078      	str	r0, [r7, #4]
    uint8_t n;
    uint32_t tempVal = 0;
 801e3b6:	2300      	movs	r3, #0
 801e3b8:	617b      	str	r3, [r7, #20]
    uint8_t buf[8] = { 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00 };
 801e3ba:	4a61      	ldr	r2, [pc, #388]	; (801e540 <SUBGRF_SetModulationParams+0x194>)
 801e3bc:	f107 0308 	add.w	r3, r7, #8
 801e3c0:	e892 0003 	ldmia.w	r2, {r0, r1}
 801e3c4:	e883 0003 	stmia.w	r3, {r0, r1}

    // Check if required configuration corresponds to the stored packet type
    // If not, silently update radio packet type
    if( PacketType != modulationParams->PacketType )
 801e3c8:	687b      	ldr	r3, [r7, #4]
 801e3ca:	781a      	ldrb	r2, [r3, #0]
 801e3cc:	4b5d      	ldr	r3, [pc, #372]	; (801e544 <SUBGRF_SetModulationParams+0x198>)
 801e3ce:	781b      	ldrb	r3, [r3, #0]
 801e3d0:	429a      	cmp	r2, r3
 801e3d2:	d004      	beq.n	801e3de <SUBGRF_SetModulationParams+0x32>
    {
        SUBGRF_SetPacketType( modulationParams->PacketType );
 801e3d4:	687b      	ldr	r3, [r7, #4]
 801e3d6:	781b      	ldrb	r3, [r3, #0]
 801e3d8:	4618      	mov	r0, r3
 801e3da:	f7ff fef3 	bl	801e1c4 <SUBGRF_SetPacketType>
    }

    switch( modulationParams->PacketType )
 801e3de:	687b      	ldr	r3, [r7, #4]
 801e3e0:	781b      	ldrb	r3, [r3, #0]
 801e3e2:	2b03      	cmp	r3, #3
 801e3e4:	f200 80a5 	bhi.w	801e532 <SUBGRF_SetModulationParams+0x186>
 801e3e8:	a201      	add	r2, pc, #4	; (adr r2, 801e3f0 <SUBGRF_SetModulationParams+0x44>)
 801e3ea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801e3ee:	bf00      	nop
 801e3f0:	0801e401 	.word	0x0801e401
 801e3f4:	0801e4c1 	.word	0x0801e4c1
 801e3f8:	0801e483 	.word	0x0801e483
 801e3fc:	0801e4ef 	.word	0x0801e4ef
    {
    case PACKET_TYPE_GFSK:
        n = 8;
 801e400:	2308      	movs	r3, #8
 801e402:	74fb      	strb	r3, [r7, #19]
        tempVal = ( uint32_t )(( 32 * XTAL_FREQ ) / modulationParams->Params.Gfsk.BitRate );
 801e404:	687b      	ldr	r3, [r7, #4]
 801e406:	685b      	ldr	r3, [r3, #4]
 801e408:	4a4f      	ldr	r2, [pc, #316]	; (801e548 <SUBGRF_SetModulationParams+0x19c>)
 801e40a:	fbb2 f3f3 	udiv	r3, r2, r3
 801e40e:	617b      	str	r3, [r7, #20]
        buf[0] = ( tempVal >> 16 ) & 0xFF;
 801e410:	697b      	ldr	r3, [r7, #20]
 801e412:	0c1b      	lsrs	r3, r3, #16
 801e414:	b2db      	uxtb	r3, r3
 801e416:	723b      	strb	r3, [r7, #8]
        buf[1] = ( tempVal >> 8 ) & 0xFF;
 801e418:	697b      	ldr	r3, [r7, #20]
 801e41a:	0a1b      	lsrs	r3, r3, #8
 801e41c:	b2db      	uxtb	r3, r3
 801e41e:	727b      	strb	r3, [r7, #9]
        buf[2] = tempVal & 0xFF;
 801e420:	697b      	ldr	r3, [r7, #20]
 801e422:	b2db      	uxtb	r3, r3
 801e424:	72bb      	strb	r3, [r7, #10]
        buf[3] = modulationParams->Params.Gfsk.ModulationShaping;
 801e426:	687b      	ldr	r3, [r7, #4]
 801e428:	7b1b      	ldrb	r3, [r3, #12]
 801e42a:	72fb      	strb	r3, [r7, #11]
        buf[4] = modulationParams->Params.Gfsk.Bandwidth;
 801e42c:	687b      	ldr	r3, [r7, #4]
 801e42e:	7b5b      	ldrb	r3, [r3, #13]
 801e430:	733b      	strb	r3, [r7, #12]
        SX_FREQ_TO_CHANNEL(tempVal, modulationParams->Params.Gfsk.Fdev);
 801e432:	687b      	ldr	r3, [r7, #4]
 801e434:	689b      	ldr	r3, [r3, #8]
 801e436:	2200      	movs	r2, #0
 801e438:	461c      	mov	r4, r3
 801e43a:	4615      	mov	r5, r2
 801e43c:	ea4f 19d4 	mov.w	r9, r4, lsr #7
 801e440:	ea4f 6844 	mov.w	r8, r4, lsl #25
 801e444:	4a41      	ldr	r2, [pc, #260]	; (801e54c <SUBGRF_SetModulationParams+0x1a0>)
 801e446:	f04f 0300 	mov.w	r3, #0
 801e44a:	4640      	mov	r0, r8
 801e44c:	4649      	mov	r1, r9
 801e44e:	f7e2 fe61 	bl	8001114 <__aeabi_uldivmod>
 801e452:	4602      	mov	r2, r0
 801e454:	460b      	mov	r3, r1
 801e456:	4613      	mov	r3, r2
 801e458:	617b      	str	r3, [r7, #20]
        buf[5] = ( tempVal >> 16 ) & 0xFF;
 801e45a:	697b      	ldr	r3, [r7, #20]
 801e45c:	0c1b      	lsrs	r3, r3, #16
 801e45e:	b2db      	uxtb	r3, r3
 801e460:	737b      	strb	r3, [r7, #13]
        buf[6] = ( tempVal >> 8 ) & 0xFF;
 801e462:	697b      	ldr	r3, [r7, #20]
 801e464:	0a1b      	lsrs	r3, r3, #8
 801e466:	b2db      	uxtb	r3, r3
 801e468:	73bb      	strb	r3, [r7, #14]
        buf[7] = ( tempVal& 0xFF );
 801e46a:	697b      	ldr	r3, [r7, #20]
 801e46c:	b2db      	uxtb	r3, r3
 801e46e:	73fb      	strb	r3, [r7, #15]
        SUBGRF_WriteCommand( RADIO_SET_MODULATIONPARAMS, buf, n );
 801e470:	7cfb      	ldrb	r3, [r7, #19]
 801e472:	b29a      	uxth	r2, r3
 801e474:	f107 0308 	add.w	r3, r7, #8
 801e478:	4619      	mov	r1, r3
 801e47a:	208b      	movs	r0, #139	; 0x8b
 801e47c:	f000 fa60 	bl	801e940 <SUBGRF_WriteCommand>
        break;
 801e480:	e058      	b.n	801e534 <SUBGRF_SetModulationParams+0x188>
    case PACKET_TYPE_BPSK:
        n = 4;
 801e482:	2304      	movs	r3, #4
 801e484:	74fb      	strb	r3, [r7, #19]
        tempVal = ( uint32_t ) (( 32 * XTAL_FREQ) / modulationParams->Params.Bpsk.BitRate );
 801e486:	687b      	ldr	r3, [r7, #4]
 801e488:	691b      	ldr	r3, [r3, #16]
 801e48a:	4a2f      	ldr	r2, [pc, #188]	; (801e548 <SUBGRF_SetModulationParams+0x19c>)
 801e48c:	fbb2 f3f3 	udiv	r3, r2, r3
 801e490:	617b      	str	r3, [r7, #20]
        buf[0] = ( tempVal >> 16 ) & 0xFF;
 801e492:	697b      	ldr	r3, [r7, #20]
 801e494:	0c1b      	lsrs	r3, r3, #16
 801e496:	b2db      	uxtb	r3, r3
 801e498:	723b      	strb	r3, [r7, #8]
        buf[1] = ( tempVal >> 8 ) & 0xFF;
 801e49a:	697b      	ldr	r3, [r7, #20]
 801e49c:	0a1b      	lsrs	r3, r3, #8
 801e49e:	b2db      	uxtb	r3, r3
 801e4a0:	727b      	strb	r3, [r7, #9]
        buf[2] = tempVal & 0xFF;
 801e4a2:	697b      	ldr	r3, [r7, #20]
 801e4a4:	b2db      	uxtb	r3, r3
 801e4a6:	72bb      	strb	r3, [r7, #10]
        buf[3] = modulationParams->Params.Bpsk.ModulationShaping;
 801e4a8:	687b      	ldr	r3, [r7, #4]
 801e4aa:	7d1b      	ldrb	r3, [r3, #20]
 801e4ac:	72fb      	strb	r3, [r7, #11]
        SUBGRF_WriteCommand( RADIO_SET_MODULATIONPARAMS, buf, n );
 801e4ae:	7cfb      	ldrb	r3, [r7, #19]
 801e4b0:	b29a      	uxth	r2, r3
 801e4b2:	f107 0308 	add.w	r3, r7, #8
 801e4b6:	4619      	mov	r1, r3
 801e4b8:	208b      	movs	r0, #139	; 0x8b
 801e4ba:	f000 fa41 	bl	801e940 <SUBGRF_WriteCommand>
        break;
 801e4be:	e039      	b.n	801e534 <SUBGRF_SetModulationParams+0x188>
    case PACKET_TYPE_LORA:
        n = 4;
 801e4c0:	2304      	movs	r3, #4
 801e4c2:	74fb      	strb	r3, [r7, #19]
        buf[0] = modulationParams->Params.LoRa.SpreadingFactor;
 801e4c4:	687b      	ldr	r3, [r7, #4]
 801e4c6:	7e1b      	ldrb	r3, [r3, #24]
 801e4c8:	723b      	strb	r3, [r7, #8]
        buf[1] = modulationParams->Params.LoRa.Bandwidth;
 801e4ca:	687b      	ldr	r3, [r7, #4]
 801e4cc:	7e5b      	ldrb	r3, [r3, #25]
 801e4ce:	727b      	strb	r3, [r7, #9]
        buf[2] = modulationParams->Params.LoRa.CodingRate;
 801e4d0:	687b      	ldr	r3, [r7, #4]
 801e4d2:	7e9b      	ldrb	r3, [r3, #26]
 801e4d4:	72bb      	strb	r3, [r7, #10]
        buf[3] = modulationParams->Params.LoRa.LowDatarateOptimize;
 801e4d6:	687b      	ldr	r3, [r7, #4]
 801e4d8:	7edb      	ldrb	r3, [r3, #27]
 801e4da:	72fb      	strb	r3, [r7, #11]

        SUBGRF_WriteCommand( RADIO_SET_MODULATIONPARAMS, buf, n );
 801e4dc:	7cfb      	ldrb	r3, [r7, #19]
 801e4de:	b29a      	uxth	r2, r3
 801e4e0:	f107 0308 	add.w	r3, r7, #8
 801e4e4:	4619      	mov	r1, r3
 801e4e6:	208b      	movs	r0, #139	; 0x8b
 801e4e8:	f000 fa2a 	bl	801e940 <SUBGRF_WriteCommand>

        break;
 801e4ec:	e022      	b.n	801e534 <SUBGRF_SetModulationParams+0x188>
    case PACKET_TYPE_GMSK:
        n = 5;
 801e4ee:	2305      	movs	r3, #5
 801e4f0:	74fb      	strb	r3, [r7, #19]
        tempVal = ( uint32_t )(( 32 *XTAL_FREQ) / modulationParams->Params.Gfsk.BitRate );
 801e4f2:	687b      	ldr	r3, [r7, #4]
 801e4f4:	685b      	ldr	r3, [r3, #4]
 801e4f6:	4a14      	ldr	r2, [pc, #80]	; (801e548 <SUBGRF_SetModulationParams+0x19c>)
 801e4f8:	fbb2 f3f3 	udiv	r3, r2, r3
 801e4fc:	617b      	str	r3, [r7, #20]
        buf[0] = ( tempVal >> 16 ) & 0xFF;
 801e4fe:	697b      	ldr	r3, [r7, #20]
 801e500:	0c1b      	lsrs	r3, r3, #16
 801e502:	b2db      	uxtb	r3, r3
 801e504:	723b      	strb	r3, [r7, #8]
        buf[1] = ( tempVal >> 8 ) & 0xFF;
 801e506:	697b      	ldr	r3, [r7, #20]
 801e508:	0a1b      	lsrs	r3, r3, #8
 801e50a:	b2db      	uxtb	r3, r3
 801e50c:	727b      	strb	r3, [r7, #9]
        buf[2] = tempVal & 0xFF;
 801e50e:	697b      	ldr	r3, [r7, #20]
 801e510:	b2db      	uxtb	r3, r3
 801e512:	72bb      	strb	r3, [r7, #10]
        buf[3] = modulationParams->Params.Gfsk.ModulationShaping;
 801e514:	687b      	ldr	r3, [r7, #4]
 801e516:	7b1b      	ldrb	r3, [r3, #12]
 801e518:	72fb      	strb	r3, [r7, #11]
        buf[4] = modulationParams->Params.Gfsk.Bandwidth;
 801e51a:	687b      	ldr	r3, [r7, #4]
 801e51c:	7b5b      	ldrb	r3, [r3, #13]
 801e51e:	733b      	strb	r3, [r7, #12]
        SUBGRF_WriteCommand( RADIO_SET_MODULATIONPARAMS, buf, n );
 801e520:	7cfb      	ldrb	r3, [r7, #19]
 801e522:	b29a      	uxth	r2, r3
 801e524:	f107 0308 	add.w	r3, r7, #8
 801e528:	4619      	mov	r1, r3
 801e52a:	208b      	movs	r0, #139	; 0x8b
 801e52c:	f000 fa08 	bl	801e940 <SUBGRF_WriteCommand>
        break;
 801e530:	e000      	b.n	801e534 <SUBGRF_SetModulationParams+0x188>
    default:
    case PACKET_TYPE_NONE:
      break;
 801e532:	bf00      	nop
    }
}
 801e534:	bf00      	nop
 801e536:	3718      	adds	r7, #24
 801e538:	46bd      	mov	sp, r7
 801e53a:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 801e53e:	bf00      	nop
 801e540:	08021918 	.word	0x08021918
 801e544:	20001e41 	.word	0x20001e41
 801e548:	3d090000 	.word	0x3d090000
 801e54c:	01e84800 	.word	0x01e84800

0801e550 <SUBGRF_SetPacketParams>:

void SUBGRF_SetPacketParams( PacketParams_t *packetParams )
{
 801e550:	b580      	push	{r7, lr}
 801e552:	b086      	sub	sp, #24
 801e554:	af00      	add	r7, sp, #0
 801e556:	6078      	str	r0, [r7, #4]
    uint8_t n;
    uint8_t crcVal = 0;
 801e558:	2300      	movs	r3, #0
 801e55a:	75bb      	strb	r3, [r7, #22]
    uint8_t buf[9] = { 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00 };
 801e55c:	4a48      	ldr	r2, [pc, #288]	; (801e680 <SUBGRF_SetPacketParams+0x130>)
 801e55e:	f107 030c 	add.w	r3, r7, #12
 801e562:	ca07      	ldmia	r2, {r0, r1, r2}
 801e564:	c303      	stmia	r3!, {r0, r1}
 801e566:	701a      	strb	r2, [r3, #0]

    // Check if required configuration corresponds to the stored packet type
    // If not, silently update radio packet type
    if( PacketType != packetParams->PacketType )
 801e568:	687b      	ldr	r3, [r7, #4]
 801e56a:	781a      	ldrb	r2, [r3, #0]
 801e56c:	4b45      	ldr	r3, [pc, #276]	; (801e684 <SUBGRF_SetPacketParams+0x134>)
 801e56e:	781b      	ldrb	r3, [r3, #0]
 801e570:	429a      	cmp	r2, r3
 801e572:	d004      	beq.n	801e57e <SUBGRF_SetPacketParams+0x2e>
    {
        SUBGRF_SetPacketType( packetParams->PacketType );
 801e574:	687b      	ldr	r3, [r7, #4]
 801e576:	781b      	ldrb	r3, [r3, #0]
 801e578:	4618      	mov	r0, r3
 801e57a:	f7ff fe23 	bl	801e1c4 <SUBGRF_SetPacketType>
    }

    switch( packetParams->PacketType )
 801e57e:	687b      	ldr	r3, [r7, #4]
 801e580:	781b      	ldrb	r3, [r3, #0]
 801e582:	2b03      	cmp	r3, #3
 801e584:	d878      	bhi.n	801e678 <SUBGRF_SetPacketParams+0x128>
 801e586:	a201      	add	r2, pc, #4	; (adr r2, 801e58c <SUBGRF_SetPacketParams+0x3c>)
 801e588:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801e58c:	0801e59d 	.word	0x0801e59d
 801e590:	0801e62d 	.word	0x0801e62d
 801e594:	0801e621 	.word	0x0801e621
 801e598:	0801e59d 	.word	0x0801e59d
    {
    case PACKET_TYPE_GMSK:
    case PACKET_TYPE_GFSK:
        if( packetParams->Params.Gfsk.CrcLength == RADIO_CRC_2_BYTES_IBM )
 801e59c:	687b      	ldr	r3, [r7, #4]
 801e59e:	7a5b      	ldrb	r3, [r3, #9]
 801e5a0:	2bf1      	cmp	r3, #241	; 0xf1
 801e5a2:	d10a      	bne.n	801e5ba <SUBGRF_SetPacketParams+0x6a>
        {
            SUBGRF_SetCrcSeed( CRC_IBM_SEED );
 801e5a4:	f64f 70ff 	movw	r0, #65535	; 0xffff
 801e5a8:	f7ff faaa 	bl	801db00 <SUBGRF_SetCrcSeed>
            SUBGRF_SetCrcPolynomial( CRC_POLYNOMIAL_IBM );
 801e5ac:	f248 0005 	movw	r0, #32773	; 0x8005
 801e5b0:	f7ff fac6 	bl	801db40 <SUBGRF_SetCrcPolynomial>
            crcVal = RADIO_CRC_2_BYTES;
 801e5b4:	2302      	movs	r3, #2
 801e5b6:	75bb      	strb	r3, [r7, #22]
 801e5b8:	e011      	b.n	801e5de <SUBGRF_SetPacketParams+0x8e>
        }
        else if( packetParams->Params.Gfsk.CrcLength == RADIO_CRC_2_BYTES_CCIT )
 801e5ba:	687b      	ldr	r3, [r7, #4]
 801e5bc:	7a5b      	ldrb	r3, [r3, #9]
 801e5be:	2bf2      	cmp	r3, #242	; 0xf2
 801e5c0:	d10a      	bne.n	801e5d8 <SUBGRF_SetPacketParams+0x88>
        {
            SUBGRF_SetCrcSeed( CRC_CCITT_SEED );
 801e5c2:	f641 500f 	movw	r0, #7439	; 0x1d0f
 801e5c6:	f7ff fa9b 	bl	801db00 <SUBGRF_SetCrcSeed>
            SUBGRF_SetCrcPolynomial( CRC_POLYNOMIAL_CCITT );
 801e5ca:	f241 0021 	movw	r0, #4129	; 0x1021
 801e5ce:	f7ff fab7 	bl	801db40 <SUBGRF_SetCrcPolynomial>
            crcVal = RADIO_CRC_2_BYTES_INV;
 801e5d2:	2306      	movs	r3, #6
 801e5d4:	75bb      	strb	r3, [r7, #22]
 801e5d6:	e002      	b.n	801e5de <SUBGRF_SetPacketParams+0x8e>
        }
        else
        {
            crcVal = packetParams->Params.Gfsk.CrcLength;
 801e5d8:	687b      	ldr	r3, [r7, #4]
 801e5da:	7a5b      	ldrb	r3, [r3, #9]
 801e5dc:	75bb      	strb	r3, [r7, #22]
        }
        n = 9;
 801e5de:	2309      	movs	r3, #9
 801e5e0:	75fb      	strb	r3, [r7, #23]
        buf[0] = ( packetParams->Params.Gfsk.PreambleLength >> 8 ) & 0xFF;
 801e5e2:	687b      	ldr	r3, [r7, #4]
 801e5e4:	885b      	ldrh	r3, [r3, #2]
 801e5e6:	0a1b      	lsrs	r3, r3, #8
 801e5e8:	b29b      	uxth	r3, r3
 801e5ea:	b2db      	uxtb	r3, r3
 801e5ec:	733b      	strb	r3, [r7, #12]
        buf[1] = packetParams->Params.Gfsk.PreambleLength;
 801e5ee:	687b      	ldr	r3, [r7, #4]
 801e5f0:	885b      	ldrh	r3, [r3, #2]
 801e5f2:	b2db      	uxtb	r3, r3
 801e5f4:	737b      	strb	r3, [r7, #13]
        buf[2] = packetParams->Params.Gfsk.PreambleMinDetect;
 801e5f6:	687b      	ldr	r3, [r7, #4]
 801e5f8:	791b      	ldrb	r3, [r3, #4]
 801e5fa:	73bb      	strb	r3, [r7, #14]
        buf[3] = ( packetParams->Params.Gfsk.SyncWordLength /*<< 3*/ ); // convert from byte to bit
 801e5fc:	687b      	ldr	r3, [r7, #4]
 801e5fe:	795b      	ldrb	r3, [r3, #5]
 801e600:	73fb      	strb	r3, [r7, #15]
        buf[4] = packetParams->Params.Gfsk.AddrComp;
 801e602:	687b      	ldr	r3, [r7, #4]
 801e604:	799b      	ldrb	r3, [r3, #6]
 801e606:	743b      	strb	r3, [r7, #16]
        buf[5] = packetParams->Params.Gfsk.HeaderType;
 801e608:	687b      	ldr	r3, [r7, #4]
 801e60a:	79db      	ldrb	r3, [r3, #7]
 801e60c:	747b      	strb	r3, [r7, #17]
        buf[6] = packetParams->Params.Gfsk.PayloadLength;
 801e60e:	687b      	ldr	r3, [r7, #4]
 801e610:	7a1b      	ldrb	r3, [r3, #8]
 801e612:	74bb      	strb	r3, [r7, #18]
        buf[7] = crcVal;
 801e614:	7dbb      	ldrb	r3, [r7, #22]
 801e616:	74fb      	strb	r3, [r7, #19]
        buf[8] = packetParams->Params.Gfsk.DcFree;
 801e618:	687b      	ldr	r3, [r7, #4]
 801e61a:	7a9b      	ldrb	r3, [r3, #10]
 801e61c:	753b      	strb	r3, [r7, #20]
        break;
 801e61e:	e022      	b.n	801e666 <SUBGRF_SetPacketParams+0x116>
    case PACKET_TYPE_BPSK:
        n = 1;
 801e620:	2301      	movs	r3, #1
 801e622:	75fb      	strb	r3, [r7, #23]
        buf[0] = packetParams->Params.Bpsk.PayloadLength;
 801e624:	687b      	ldr	r3, [r7, #4]
 801e626:	7b1b      	ldrb	r3, [r3, #12]
 801e628:	733b      	strb	r3, [r7, #12]
        break;
 801e62a:	e01c      	b.n	801e666 <SUBGRF_SetPacketParams+0x116>
    case PACKET_TYPE_LORA:
        n = 6;
 801e62c:	2306      	movs	r3, #6
 801e62e:	75fb      	strb	r3, [r7, #23]
        buf[0] = ( packetParams->Params.LoRa.PreambleLength >> 8 ) & 0xFF;
 801e630:	687b      	ldr	r3, [r7, #4]
 801e632:	89db      	ldrh	r3, [r3, #14]
 801e634:	0a1b      	lsrs	r3, r3, #8
 801e636:	b29b      	uxth	r3, r3
 801e638:	b2db      	uxtb	r3, r3
 801e63a:	733b      	strb	r3, [r7, #12]
        buf[1] = packetParams->Params.LoRa.PreambleLength;
 801e63c:	687b      	ldr	r3, [r7, #4]
 801e63e:	89db      	ldrh	r3, [r3, #14]
 801e640:	b2db      	uxtb	r3, r3
 801e642:	737b      	strb	r3, [r7, #13]
        buf[2] = LoRaHeaderType = packetParams->Params.LoRa.HeaderType;
 801e644:	687b      	ldr	r3, [r7, #4]
 801e646:	7c1a      	ldrb	r2, [r3, #16]
 801e648:	4b0f      	ldr	r3, [pc, #60]	; (801e688 <SUBGRF_SetPacketParams+0x138>)
 801e64a:	4611      	mov	r1, r2
 801e64c:	7019      	strb	r1, [r3, #0]
 801e64e:	4613      	mov	r3, r2
 801e650:	73bb      	strb	r3, [r7, #14]
        buf[3] = packetParams->Params.LoRa.PayloadLength;
 801e652:	687b      	ldr	r3, [r7, #4]
 801e654:	7c5b      	ldrb	r3, [r3, #17]
 801e656:	73fb      	strb	r3, [r7, #15]
        buf[4] = packetParams->Params.LoRa.CrcMode;
 801e658:	687b      	ldr	r3, [r7, #4]
 801e65a:	7c9b      	ldrb	r3, [r3, #18]
 801e65c:	743b      	strb	r3, [r7, #16]
        buf[5] = packetParams->Params.LoRa.InvertIQ;
 801e65e:	687b      	ldr	r3, [r7, #4]
 801e660:	7cdb      	ldrb	r3, [r3, #19]
 801e662:	747b      	strb	r3, [r7, #17]
        break;
 801e664:	bf00      	nop
    default:
    case PACKET_TYPE_NONE:
        return;
    }
    SUBGRF_WriteCommand( RADIO_SET_PACKETPARAMS, buf, n );
 801e666:	7dfb      	ldrb	r3, [r7, #23]
 801e668:	b29a      	uxth	r2, r3
 801e66a:	f107 030c 	add.w	r3, r7, #12
 801e66e:	4619      	mov	r1, r3
 801e670:	208c      	movs	r0, #140	; 0x8c
 801e672:	f000 f965 	bl	801e940 <SUBGRF_WriteCommand>
 801e676:	e000      	b.n	801e67a <SUBGRF_SetPacketParams+0x12a>
        return;
 801e678:	bf00      	nop
}
 801e67a:	3718      	adds	r7, #24
 801e67c:	46bd      	mov	sp, r7
 801e67e:	bd80      	pop	{r7, pc}
 801e680:	08021920 	.word	0x08021920
 801e684:	20001e41 	.word	0x20001e41
 801e688:	20001e42 	.word	0x20001e42

0801e68c <SUBGRF_SetBufferBaseAddress>:
    SUBGRF_WriteCommand( RADIO_SET_CADPARAMS, buf, 7 );
    OperatingMode = MODE_CAD;
}

void SUBGRF_SetBufferBaseAddress( uint8_t txBaseAddress, uint8_t rxBaseAddress )
{
 801e68c:	b580      	push	{r7, lr}
 801e68e:	b084      	sub	sp, #16
 801e690:	af00      	add	r7, sp, #0
 801e692:	4603      	mov	r3, r0
 801e694:	460a      	mov	r2, r1
 801e696:	71fb      	strb	r3, [r7, #7]
 801e698:	4613      	mov	r3, r2
 801e69a:	71bb      	strb	r3, [r7, #6]
    uint8_t buf[2];

    buf[0] = txBaseAddress;
 801e69c:	79fb      	ldrb	r3, [r7, #7]
 801e69e:	733b      	strb	r3, [r7, #12]
    buf[1] = rxBaseAddress;
 801e6a0:	79bb      	ldrb	r3, [r7, #6]
 801e6a2:	737b      	strb	r3, [r7, #13]
    SUBGRF_WriteCommand( RADIO_SET_BUFFERBASEADDRESS, buf, 2 );
 801e6a4:	f107 030c 	add.w	r3, r7, #12
 801e6a8:	2202      	movs	r2, #2
 801e6aa:	4619      	mov	r1, r3
 801e6ac:	208f      	movs	r0, #143	; 0x8f
 801e6ae:	f000 f947 	bl	801e940 <SUBGRF_WriteCommand>
}
 801e6b2:	bf00      	nop
 801e6b4:	3710      	adds	r7, #16
 801e6b6:	46bd      	mov	sp, r7
 801e6b8:	bd80      	pop	{r7, pc}

0801e6ba <SUBGRF_GetRssiInst>:
    status.Fields.ChipMode = ( stat & ( 0x07 << 4 ) ) >> 4;
    return status;
}

int8_t SUBGRF_GetRssiInst( void )
{
 801e6ba:	b580      	push	{r7, lr}
 801e6bc:	b082      	sub	sp, #8
 801e6be:	af00      	add	r7, sp, #0
    uint8_t buf[1];
    int8_t rssi = 0;
 801e6c0:	2300      	movs	r3, #0
 801e6c2:	71fb      	strb	r3, [r7, #7]

    SUBGRF_ReadCommand( RADIO_GET_RSSIINST, buf, 1 );
 801e6c4:	1d3b      	adds	r3, r7, #4
 801e6c6:	2201      	movs	r2, #1
 801e6c8:	4619      	mov	r1, r3
 801e6ca:	2015      	movs	r0, #21
 801e6cc:	f000 f95a 	bl	801e984 <SUBGRF_ReadCommand>
    rssi = -buf[0] >> 1;
 801e6d0:	793b      	ldrb	r3, [r7, #4]
 801e6d2:	425b      	negs	r3, r3
 801e6d4:	105b      	asrs	r3, r3, #1
 801e6d6:	71fb      	strb	r3, [r7, #7]
    return rssi;
 801e6d8:	f997 3007 	ldrsb.w	r3, [r7, #7]
}
 801e6dc:	4618      	mov	r0, r3
 801e6de:	3708      	adds	r7, #8
 801e6e0:	46bd      	mov	sp, r7
 801e6e2:	bd80      	pop	{r7, pc}

0801e6e4 <SUBGRF_GetRxBufferStatus>:

void SUBGRF_GetRxBufferStatus( uint8_t *payloadLength, uint8_t *rxStartBufferPointer )
{
 801e6e4:	b580      	push	{r7, lr}
 801e6e6:	b084      	sub	sp, #16
 801e6e8:	af00      	add	r7, sp, #0
 801e6ea:	6078      	str	r0, [r7, #4]
 801e6ec:	6039      	str	r1, [r7, #0]
    uint8_t status[2];

    SUBGRF_ReadCommand( RADIO_GET_RXBUFFERSTATUS, status, 2 );
 801e6ee:	f107 030c 	add.w	r3, r7, #12
 801e6f2:	2202      	movs	r2, #2
 801e6f4:	4619      	mov	r1, r3
 801e6f6:	2013      	movs	r0, #19
 801e6f8:	f000 f944 	bl	801e984 <SUBGRF_ReadCommand>

    // In case of LORA fixed header, the payloadLength is obtained by reading
    // the register REG_LR_PAYLOADLENGTH
    if( ( SUBGRF_GetPacketType( ) == PACKET_TYPE_LORA ) && ( LoRaHeaderType == LORA_PACKET_FIXED_LENGTH ) )
 801e6fc:	f7ff fd7e 	bl	801e1fc <SUBGRF_GetPacketType>
 801e700:	4603      	mov	r3, r0
 801e702:	2b01      	cmp	r3, #1
 801e704:	d10d      	bne.n	801e722 <SUBGRF_GetRxBufferStatus+0x3e>
 801e706:	4b0c      	ldr	r3, [pc, #48]	; (801e738 <SUBGRF_GetRxBufferStatus+0x54>)
 801e708:	781b      	ldrb	r3, [r3, #0]
 801e70a:	b2db      	uxtb	r3, r3
 801e70c:	2b01      	cmp	r3, #1
 801e70e:	d108      	bne.n	801e722 <SUBGRF_GetRxBufferStatus+0x3e>
    {
        *payloadLength = SUBGRF_ReadRegister( REG_LR_PAYLOADLENGTH );
 801e710:	f240 7002 	movw	r0, #1794	; 0x702
 801e714:	f000 f878 	bl	801e808 <SUBGRF_ReadRegister>
 801e718:	4603      	mov	r3, r0
 801e71a:	461a      	mov	r2, r3
 801e71c:	687b      	ldr	r3, [r7, #4]
 801e71e:	701a      	strb	r2, [r3, #0]
 801e720:	e002      	b.n	801e728 <SUBGRF_GetRxBufferStatus+0x44>
    }
    else
    {
        *payloadLength = status[0];
 801e722:	7b3a      	ldrb	r2, [r7, #12]
 801e724:	687b      	ldr	r3, [r7, #4]
 801e726:	701a      	strb	r2, [r3, #0]
    }
    *rxStartBufferPointer = status[1];
 801e728:	7b7a      	ldrb	r2, [r7, #13]
 801e72a:	683b      	ldr	r3, [r7, #0]
 801e72c:	701a      	strb	r2, [r3, #0]
}
 801e72e:	bf00      	nop
 801e730:	3710      	adds	r7, #16
 801e732:	46bd      	mov	sp, r7
 801e734:	bd80      	pop	{r7, pc}
 801e736:	bf00      	nop
 801e738:	20001e42 	.word	0x20001e42

0801e73c <SUBGRF_GetPacketStatus>:

void SUBGRF_GetPacketStatus( PacketStatus_t *pktStatus )
{
 801e73c:	b580      	push	{r7, lr}
 801e73e:	b084      	sub	sp, #16
 801e740:	af00      	add	r7, sp, #0
 801e742:	6078      	str	r0, [r7, #4]
    uint8_t status[3];

    SUBGRF_ReadCommand( RADIO_GET_PACKETSTATUS, status, 3 );
 801e744:	f107 030c 	add.w	r3, r7, #12
 801e748:	2203      	movs	r2, #3
 801e74a:	4619      	mov	r1, r3
 801e74c:	2014      	movs	r0, #20
 801e74e:	f000 f919 	bl	801e984 <SUBGRF_ReadCommand>

    pktStatus->packetType = SUBGRF_GetPacketType( );
 801e752:	f7ff fd53 	bl	801e1fc <SUBGRF_GetPacketType>
 801e756:	4603      	mov	r3, r0
 801e758:	461a      	mov	r2, r3
 801e75a:	687b      	ldr	r3, [r7, #4]
 801e75c:	701a      	strb	r2, [r3, #0]
    switch( pktStatus->packetType )
 801e75e:	687b      	ldr	r3, [r7, #4]
 801e760:	781b      	ldrb	r3, [r3, #0]
 801e762:	2b00      	cmp	r3, #0
 801e764:	d002      	beq.n	801e76c <SUBGRF_GetPacketStatus+0x30>
 801e766:	2b01      	cmp	r3, #1
 801e768:	d013      	beq.n	801e792 <SUBGRF_GetPacketStatus+0x56>
 801e76a:	e02a      	b.n	801e7c2 <SUBGRF_GetPacketStatus+0x86>
    {
        case PACKET_TYPE_GFSK:
            pktStatus->Params.Gfsk.RxStatus = status[0];
 801e76c:	7b3a      	ldrb	r2, [r7, #12]
 801e76e:	687b      	ldr	r3, [r7, #4]
 801e770:	711a      	strb	r2, [r3, #4]
            pktStatus->Params.Gfsk.RssiSync = -status[1] >> 1;
 801e772:	7b7b      	ldrb	r3, [r7, #13]
 801e774:	425b      	negs	r3, r3
 801e776:	105b      	asrs	r3, r3, #1
 801e778:	b25a      	sxtb	r2, r3
 801e77a:	687b      	ldr	r3, [r7, #4]
 801e77c:	719a      	strb	r2, [r3, #6]
            pktStatus->Params.Gfsk.RssiAvg = -status[2] >> 1;
 801e77e:	7bbb      	ldrb	r3, [r7, #14]
 801e780:	425b      	negs	r3, r3
 801e782:	105b      	asrs	r3, r3, #1
 801e784:	b25a      	sxtb	r2, r3
 801e786:	687b      	ldr	r3, [r7, #4]
 801e788:	715a      	strb	r2, [r3, #5]
            pktStatus->Params.Gfsk.FreqError = 0;
 801e78a:	687b      	ldr	r3, [r7, #4]
 801e78c:	2200      	movs	r2, #0
 801e78e:	609a      	str	r2, [r3, #8]
            break;
 801e790:	e020      	b.n	801e7d4 <SUBGRF_GetPacketStatus+0x98>

        case PACKET_TYPE_LORA:
            pktStatus->Params.LoRa.RssiPkt = -status[0] >> 1;
 801e792:	7b3b      	ldrb	r3, [r7, #12]
 801e794:	425b      	negs	r3, r3
 801e796:	105b      	asrs	r3, r3, #1
 801e798:	b25a      	sxtb	r2, r3
 801e79a:	687b      	ldr	r3, [r7, #4]
 801e79c:	731a      	strb	r2, [r3, #12]
            // Returns SNR value [dB] rounded to the nearest integer value
            pktStatus->Params.LoRa.SnrPkt = ( ( ( int8_t )status[1] ) + 2 ) >> 2;
 801e79e:	7b7b      	ldrb	r3, [r7, #13]
 801e7a0:	b25b      	sxtb	r3, r3
 801e7a2:	3302      	adds	r3, #2
 801e7a4:	109b      	asrs	r3, r3, #2
 801e7a6:	b25a      	sxtb	r2, r3
 801e7a8:	687b      	ldr	r3, [r7, #4]
 801e7aa:	735a      	strb	r2, [r3, #13]
            pktStatus->Params.LoRa.SignalRssiPkt = -status[2] >> 1;
 801e7ac:	7bbb      	ldrb	r3, [r7, #14]
 801e7ae:	425b      	negs	r3, r3
 801e7b0:	105b      	asrs	r3, r3, #1
 801e7b2:	b25a      	sxtb	r2, r3
 801e7b4:	687b      	ldr	r3, [r7, #4]
 801e7b6:	739a      	strb	r2, [r3, #14]
            pktStatus->Params.LoRa.FreqError = FrequencyError;
 801e7b8:	4b08      	ldr	r3, [pc, #32]	; (801e7dc <SUBGRF_GetPacketStatus+0xa0>)
 801e7ba:	681a      	ldr	r2, [r3, #0]
 801e7bc:	687b      	ldr	r3, [r7, #4]
 801e7be:	611a      	str	r2, [r3, #16]
            break;
 801e7c0:	e008      	b.n	801e7d4 <SUBGRF_GetPacketStatus+0x98>

        default:
        case PACKET_TYPE_NONE:
            // In that specific case, we set everything in the pktStatus to zeros
            // and reset the packet type accordingly
            RADIO_MEMSET8( pktStatus, 0, sizeof( PacketStatus_t ) );
 801e7c2:	2214      	movs	r2, #20
 801e7c4:	2100      	movs	r1, #0
 801e7c6:	6878      	ldr	r0, [r7, #4]
 801e7c8:	f000 fc03 	bl	801efd2 <UTIL_MEM_set_8>
            pktStatus->packetType = PACKET_TYPE_NONE;
 801e7cc:	687b      	ldr	r3, [r7, #4]
 801e7ce:	220f      	movs	r2, #15
 801e7d0:	701a      	strb	r2, [r3, #0]
            break;
 801e7d2:	bf00      	nop
    }
}
 801e7d4:	bf00      	nop
 801e7d6:	3710      	adds	r7, #16
 801e7d8:	46bd      	mov	sp, r7
 801e7da:	bd80      	pop	{r7, pc}
 801e7dc:	20001e44 	.word	0x20001e44

0801e7e0 <SUBGRF_WriteRegister>:
    buf[1] = ( uint8_t )( ( uint16_t )irq & 0x00FF );
    SUBGRF_WriteCommand( RADIO_CLR_IRQSTATUS, buf, 2 );
}

void SUBGRF_WriteRegister( uint16_t addr, uint8_t data )
{
 801e7e0:	b580      	push	{r7, lr}
 801e7e2:	b082      	sub	sp, #8
 801e7e4:	af00      	add	r7, sp, #0
 801e7e6:	4603      	mov	r3, r0
 801e7e8:	460a      	mov	r2, r1
 801e7ea:	80fb      	strh	r3, [r7, #6]
 801e7ec:	4613      	mov	r3, r2
 801e7ee:	717b      	strb	r3, [r7, #5]
    HAL_SUBGHZ_WriteRegisters( &hsubghz, addr, (uint8_t*)&data, 1 );
 801e7f0:	1d7a      	adds	r2, r7, #5
 801e7f2:	88f9      	ldrh	r1, [r7, #6]
 801e7f4:	2301      	movs	r3, #1
 801e7f6:	4803      	ldr	r0, [pc, #12]	; (801e804 <SUBGRF_WriteRegister+0x24>)
 801e7f8:	f7ec fcc8 	bl	800b18c <HAL_SUBGHZ_WriteRegisters>
}
 801e7fc:	bf00      	nop
 801e7fe:	3708      	adds	r7, #8
 801e800:	46bd      	mov	sp, r7
 801e802:	bd80      	pop	{r7, pc}
 801e804:	20000488 	.word	0x20000488

0801e808 <SUBGRF_ReadRegister>:

uint8_t SUBGRF_ReadRegister( uint16_t addr )
{
 801e808:	b580      	push	{r7, lr}
 801e80a:	b084      	sub	sp, #16
 801e80c:	af00      	add	r7, sp, #0
 801e80e:	4603      	mov	r3, r0
 801e810:	80fb      	strh	r3, [r7, #6]
    uint8_t data;
    HAL_SUBGHZ_ReadRegisters( &hsubghz, addr, &data, 1 );
 801e812:	f107 020f 	add.w	r2, r7, #15
 801e816:	88f9      	ldrh	r1, [r7, #6]
 801e818:	2301      	movs	r3, #1
 801e81a:	4804      	ldr	r0, [pc, #16]	; (801e82c <SUBGRF_ReadRegister+0x24>)
 801e81c:	f7ec fd15 	bl	800b24a <HAL_SUBGHZ_ReadRegisters>
    return data;
 801e820:	7bfb      	ldrb	r3, [r7, #15]
}
 801e822:	4618      	mov	r0, r3
 801e824:	3710      	adds	r7, #16
 801e826:	46bd      	mov	sp, r7
 801e828:	bd80      	pop	{r7, pc}
 801e82a:	bf00      	nop
 801e82c:	20000488 	.word	0x20000488

0801e830 <SUBGRF_WriteRegisters>:

void SUBGRF_WriteRegisters( uint16_t address, uint8_t *buffer, uint16_t size )
{
 801e830:	b580      	push	{r7, lr}
 801e832:	b086      	sub	sp, #24
 801e834:	af00      	add	r7, sp, #0
 801e836:	4603      	mov	r3, r0
 801e838:	6039      	str	r1, [r7, #0]
 801e83a:	80fb      	strh	r3, [r7, #6]
 801e83c:	4613      	mov	r3, r2
 801e83e:	80bb      	strh	r3, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801e840:	f3ef 8310 	mrs	r3, PRIMASK
 801e844:	60fb      	str	r3, [r7, #12]
  return(result);
 801e846:	68fb      	ldr	r3, [r7, #12]
    CRITICAL_SECTION_BEGIN();
 801e848:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 801e84a:	b672      	cpsid	i
}
 801e84c:	bf00      	nop
    HAL_SUBGHZ_WriteRegisters( &hsubghz, address, buffer, size );
 801e84e:	88bb      	ldrh	r3, [r7, #4]
 801e850:	88f9      	ldrh	r1, [r7, #6]
 801e852:	683a      	ldr	r2, [r7, #0]
 801e854:	4806      	ldr	r0, [pc, #24]	; (801e870 <SUBGRF_WriteRegisters+0x40>)
 801e856:	f7ec fc99 	bl	800b18c <HAL_SUBGHZ_WriteRegisters>
 801e85a:	697b      	ldr	r3, [r7, #20]
 801e85c:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801e85e:	693b      	ldr	r3, [r7, #16]
 801e860:	f383 8810 	msr	PRIMASK, r3
}
 801e864:	bf00      	nop
    CRITICAL_SECTION_END();
}
 801e866:	bf00      	nop
 801e868:	3718      	adds	r7, #24
 801e86a:	46bd      	mov	sp, r7
 801e86c:	bd80      	pop	{r7, pc}
 801e86e:	bf00      	nop
 801e870:	20000488 	.word	0x20000488

0801e874 <SUBGRF_ReadRegisters>:

void SUBGRF_ReadRegisters( uint16_t address, uint8_t *buffer, uint16_t size )
{
 801e874:	b580      	push	{r7, lr}
 801e876:	b086      	sub	sp, #24
 801e878:	af00      	add	r7, sp, #0
 801e87a:	4603      	mov	r3, r0
 801e87c:	6039      	str	r1, [r7, #0]
 801e87e:	80fb      	strh	r3, [r7, #6]
 801e880:	4613      	mov	r3, r2
 801e882:	80bb      	strh	r3, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801e884:	f3ef 8310 	mrs	r3, PRIMASK
 801e888:	60fb      	str	r3, [r7, #12]
  return(result);
 801e88a:	68fb      	ldr	r3, [r7, #12]
    CRITICAL_SECTION_BEGIN();
 801e88c:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 801e88e:	b672      	cpsid	i
}
 801e890:	bf00      	nop
    HAL_SUBGHZ_ReadRegisters( &hsubghz, address, buffer, size );
 801e892:	88bb      	ldrh	r3, [r7, #4]
 801e894:	88f9      	ldrh	r1, [r7, #6]
 801e896:	683a      	ldr	r2, [r7, #0]
 801e898:	4806      	ldr	r0, [pc, #24]	; (801e8b4 <SUBGRF_ReadRegisters+0x40>)
 801e89a:	f7ec fcd6 	bl	800b24a <HAL_SUBGHZ_ReadRegisters>
 801e89e:	697b      	ldr	r3, [r7, #20]
 801e8a0:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801e8a2:	693b      	ldr	r3, [r7, #16]
 801e8a4:	f383 8810 	msr	PRIMASK, r3
}
 801e8a8:	bf00      	nop
    CRITICAL_SECTION_END();
}
 801e8aa:	bf00      	nop
 801e8ac:	3718      	adds	r7, #24
 801e8ae:	46bd      	mov	sp, r7
 801e8b0:	bd80      	pop	{r7, pc}
 801e8b2:	bf00      	nop
 801e8b4:	20000488 	.word	0x20000488

0801e8b8 <SUBGRF_WriteBuffer>:

void SUBGRF_WriteBuffer( uint8_t offset, uint8_t *buffer, uint8_t size )
{
 801e8b8:	b580      	push	{r7, lr}
 801e8ba:	b086      	sub	sp, #24
 801e8bc:	af00      	add	r7, sp, #0
 801e8be:	4603      	mov	r3, r0
 801e8c0:	6039      	str	r1, [r7, #0]
 801e8c2:	71fb      	strb	r3, [r7, #7]
 801e8c4:	4613      	mov	r3, r2
 801e8c6:	71bb      	strb	r3, [r7, #6]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801e8c8:	f3ef 8310 	mrs	r3, PRIMASK
 801e8cc:	60fb      	str	r3, [r7, #12]
  return(result);
 801e8ce:	68fb      	ldr	r3, [r7, #12]
    CRITICAL_SECTION_BEGIN();
 801e8d0:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 801e8d2:	b672      	cpsid	i
}
 801e8d4:	bf00      	nop
    HAL_SUBGHZ_WriteBuffer( &hsubghz, offset, buffer, size );
 801e8d6:	79bb      	ldrb	r3, [r7, #6]
 801e8d8:	b29b      	uxth	r3, r3
 801e8da:	79f9      	ldrb	r1, [r7, #7]
 801e8dc:	683a      	ldr	r2, [r7, #0]
 801e8de:	4806      	ldr	r0, [pc, #24]	; (801e8f8 <SUBGRF_WriteBuffer+0x40>)
 801e8e0:	f7ec fdc7 	bl	800b472 <HAL_SUBGHZ_WriteBuffer>
 801e8e4:	697b      	ldr	r3, [r7, #20]
 801e8e6:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801e8e8:	693b      	ldr	r3, [r7, #16]
 801e8ea:	f383 8810 	msr	PRIMASK, r3
}
 801e8ee:	bf00      	nop
    CRITICAL_SECTION_END();
}
 801e8f0:	bf00      	nop
 801e8f2:	3718      	adds	r7, #24
 801e8f4:	46bd      	mov	sp, r7
 801e8f6:	bd80      	pop	{r7, pc}
 801e8f8:	20000488 	.word	0x20000488

0801e8fc <SUBGRF_ReadBuffer>:

void SUBGRF_ReadBuffer( uint8_t offset, uint8_t *buffer, uint8_t size )
{
 801e8fc:	b580      	push	{r7, lr}
 801e8fe:	b086      	sub	sp, #24
 801e900:	af00      	add	r7, sp, #0
 801e902:	4603      	mov	r3, r0
 801e904:	6039      	str	r1, [r7, #0]
 801e906:	71fb      	strb	r3, [r7, #7]
 801e908:	4613      	mov	r3, r2
 801e90a:	71bb      	strb	r3, [r7, #6]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801e90c:	f3ef 8310 	mrs	r3, PRIMASK
 801e910:	60fb      	str	r3, [r7, #12]
  return(result);
 801e912:	68fb      	ldr	r3, [r7, #12]
    CRITICAL_SECTION_BEGIN();
 801e914:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 801e916:	b672      	cpsid	i
}
 801e918:	bf00      	nop
    HAL_SUBGHZ_ReadBuffer( &hsubghz, offset, buffer, size );
 801e91a:	79bb      	ldrb	r3, [r7, #6]
 801e91c:	b29b      	uxth	r3, r3
 801e91e:	79f9      	ldrb	r1, [r7, #7]
 801e920:	683a      	ldr	r2, [r7, #0]
 801e922:	4806      	ldr	r0, [pc, #24]	; (801e93c <SUBGRF_ReadBuffer+0x40>)
 801e924:	f7ec fdf8 	bl	800b518 <HAL_SUBGHZ_ReadBuffer>
 801e928:	697b      	ldr	r3, [r7, #20]
 801e92a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801e92c:	693b      	ldr	r3, [r7, #16]
 801e92e:	f383 8810 	msr	PRIMASK, r3
}
 801e932:	bf00      	nop
    CRITICAL_SECTION_END();
}
 801e934:	bf00      	nop
 801e936:	3718      	adds	r7, #24
 801e938:	46bd      	mov	sp, r7
 801e93a:	bd80      	pop	{r7, pc}
 801e93c:	20000488 	.word	0x20000488

0801e940 <SUBGRF_WriteCommand>:

void SUBGRF_WriteCommand( SUBGHZ_RadioSetCmd_t Command, uint8_t *pBuffer,
                                        uint16_t Size )
{
 801e940:	b580      	push	{r7, lr}
 801e942:	b086      	sub	sp, #24
 801e944:	af00      	add	r7, sp, #0
 801e946:	4603      	mov	r3, r0
 801e948:	6039      	str	r1, [r7, #0]
 801e94a:	71fb      	strb	r3, [r7, #7]
 801e94c:	4613      	mov	r3, r2
 801e94e:	80bb      	strh	r3, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801e950:	f3ef 8310 	mrs	r3, PRIMASK
 801e954:	60fb      	str	r3, [r7, #12]
  return(result);
 801e956:	68fb      	ldr	r3, [r7, #12]
    CRITICAL_SECTION_BEGIN();
 801e958:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 801e95a:	b672      	cpsid	i
}
 801e95c:	bf00      	nop
    HAL_SUBGHZ_ExecSetCmd( &hsubghz, Command, pBuffer, Size );
 801e95e:	88bb      	ldrh	r3, [r7, #4]
 801e960:	79f9      	ldrb	r1, [r7, #7]
 801e962:	683a      	ldr	r2, [r7, #0]
 801e964:	4806      	ldr	r0, [pc, #24]	; (801e980 <SUBGRF_WriteCommand+0x40>)
 801e966:	f7ec fcd1 	bl	800b30c <HAL_SUBGHZ_ExecSetCmd>
 801e96a:	697b      	ldr	r3, [r7, #20]
 801e96c:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801e96e:	693b      	ldr	r3, [r7, #16]
 801e970:	f383 8810 	msr	PRIMASK, r3
}
 801e974:	bf00      	nop
    CRITICAL_SECTION_END();
}
 801e976:	bf00      	nop
 801e978:	3718      	adds	r7, #24
 801e97a:	46bd      	mov	sp, r7
 801e97c:	bd80      	pop	{r7, pc}
 801e97e:	bf00      	nop
 801e980:	20000488 	.word	0x20000488

0801e984 <SUBGRF_ReadCommand>:

void SUBGRF_ReadCommand( SUBGHZ_RadioGetCmd_t Command, uint8_t *pBuffer,
                                        uint16_t Size )
{
 801e984:	b580      	push	{r7, lr}
 801e986:	b086      	sub	sp, #24
 801e988:	af00      	add	r7, sp, #0
 801e98a:	4603      	mov	r3, r0
 801e98c:	6039      	str	r1, [r7, #0]
 801e98e:	71fb      	strb	r3, [r7, #7]
 801e990:	4613      	mov	r3, r2
 801e992:	80bb      	strh	r3, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801e994:	f3ef 8310 	mrs	r3, PRIMASK
 801e998:	60fb      	str	r3, [r7, #12]
  return(result);
 801e99a:	68fb      	ldr	r3, [r7, #12]
    CRITICAL_SECTION_BEGIN();
 801e99c:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 801e99e:	b672      	cpsid	i
}
 801e9a0:	bf00      	nop
    HAL_SUBGHZ_ExecGetCmd( &hsubghz, Command, pBuffer, Size );
 801e9a2:	88bb      	ldrh	r3, [r7, #4]
 801e9a4:	79f9      	ldrb	r1, [r7, #7]
 801e9a6:	683a      	ldr	r2, [r7, #0]
 801e9a8:	4806      	ldr	r0, [pc, #24]	; (801e9c4 <SUBGRF_ReadCommand+0x40>)
 801e9aa:	f7ec fd0e 	bl	800b3ca <HAL_SUBGHZ_ExecGetCmd>
 801e9ae:	697b      	ldr	r3, [r7, #20]
 801e9b0:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801e9b2:	693b      	ldr	r3, [r7, #16]
 801e9b4:	f383 8810 	msr	PRIMASK, r3
}
 801e9b8:	bf00      	nop
    CRITICAL_SECTION_END();
}
 801e9ba:	bf00      	nop
 801e9bc:	3718      	adds	r7, #24
 801e9be:	46bd      	mov	sp, r7
 801e9c0:	bd80      	pop	{r7, pc}
 801e9c2:	bf00      	nop
 801e9c4:	20000488 	.word	0x20000488

0801e9c8 <SUBGRF_SetSwitch>:

void SUBGRF_SetSwitch( uint8_t paSelect, RFState_t rxtx )
{
 801e9c8:	b580      	push	{r7, lr}
 801e9ca:	b084      	sub	sp, #16
 801e9cc:	af00      	add	r7, sp, #0
 801e9ce:	4603      	mov	r3, r0
 801e9d0:	460a      	mov	r2, r1
 801e9d2:	71fb      	strb	r3, [r7, #7]
 801e9d4:	4613      	mov	r3, r2
 801e9d6:	71bb      	strb	r3, [r7, #6]
    RBI_Switch_TypeDef state = RBI_SWITCH_RX;
 801e9d8:	2301      	movs	r3, #1
 801e9da:	73fb      	strb	r3, [r7, #15]

    if (rxtx == RFSWITCH_TX)
 801e9dc:	79bb      	ldrb	r3, [r7, #6]
 801e9de:	2b01      	cmp	r3, #1
 801e9e0:	d10d      	bne.n	801e9fe <SUBGRF_SetSwitch+0x36>
    {
        if (paSelect == RFO_LP)
 801e9e2:	79fb      	ldrb	r3, [r7, #7]
 801e9e4:	2b01      	cmp	r3, #1
 801e9e6:	d104      	bne.n	801e9f2 <SUBGRF_SetSwitch+0x2a>
        {
            state = RBI_SWITCH_RFO_LP;
 801e9e8:	2302      	movs	r3, #2
 801e9ea:	73fb      	strb	r3, [r7, #15]
            Radio_SMPS_Set(SMPS_DRIVE_SETTING_MAX);
 801e9ec:	2004      	movs	r0, #4
 801e9ee:	f000 f8ef 	bl	801ebd0 <Radio_SMPS_Set>
        }
        if (paSelect == RFO_HP)
 801e9f2:	79fb      	ldrb	r3, [r7, #7]
 801e9f4:	2b02      	cmp	r3, #2
 801e9f6:	d107      	bne.n	801ea08 <SUBGRF_SetSwitch+0x40>
        {
            state = RBI_SWITCH_RFO_HP;
 801e9f8:	2303      	movs	r3, #3
 801e9fa:	73fb      	strb	r3, [r7, #15]
 801e9fc:	e004      	b.n	801ea08 <SUBGRF_SetSwitch+0x40>
        }
    }
    else
    {
        if (rxtx == RFSWITCH_RX)
 801e9fe:	79bb      	ldrb	r3, [r7, #6]
 801ea00:	2b00      	cmp	r3, #0
 801ea02:	d101      	bne.n	801ea08 <SUBGRF_SetSwitch+0x40>
        {
            state = RBI_SWITCH_RX;
 801ea04:	2301      	movs	r3, #1
 801ea06:	73fb      	strb	r3, [r7, #15]
        }
    }
    RBI_ConfigRFSwitch(state);
 801ea08:	7bfb      	ldrb	r3, [r7, #15]
 801ea0a:	4618      	mov	r0, r3
 801ea0c:	f7f0 f995 	bl	800ed3a <RBI_ConfigRFSwitch>
}
 801ea10:	bf00      	nop
 801ea12:	3710      	adds	r7, #16
 801ea14:	46bd      	mov	sp, r7
 801ea16:	bd80      	pop	{r7, pc}

0801ea18 <SUBGRF_SetRfTxPower>:

uint8_t SUBGRF_SetRfTxPower( int8_t power )
{
 801ea18:	b580      	push	{r7, lr}
 801ea1a:	b084      	sub	sp, #16
 801ea1c:	af00      	add	r7, sp, #0
 801ea1e:	4603      	mov	r3, r0
 801ea20:	71fb      	strb	r3, [r7, #7]
    uint8_t paSelect= RFO_LP;
 801ea22:	2301      	movs	r3, #1
 801ea24:	73fb      	strb	r3, [r7, #15]

    int32_t TxConfig = RBI_GetTxConfig();
 801ea26:	f7f0 f996 	bl	800ed56 <RBI_GetTxConfig>
 801ea2a:	60b8      	str	r0, [r7, #8]

    switch (TxConfig)
 801ea2c:	68bb      	ldr	r3, [r7, #8]
 801ea2e:	2b02      	cmp	r3, #2
 801ea30:	d016      	beq.n	801ea60 <SUBGRF_SetRfTxPower+0x48>
 801ea32:	68bb      	ldr	r3, [r7, #8]
 801ea34:	2b02      	cmp	r3, #2
 801ea36:	dc16      	bgt.n	801ea66 <SUBGRF_SetRfTxPower+0x4e>
 801ea38:	68bb      	ldr	r3, [r7, #8]
 801ea3a:	2b00      	cmp	r3, #0
 801ea3c:	d003      	beq.n	801ea46 <SUBGRF_SetRfTxPower+0x2e>
 801ea3e:	68bb      	ldr	r3, [r7, #8]
 801ea40:	2b01      	cmp	r3, #1
 801ea42:	d00a      	beq.n	801ea5a <SUBGRF_SetRfTxPower+0x42>
        {
            paSelect = RFO_HP;
            break;
        }
        default:
            break;
 801ea44:	e00f      	b.n	801ea66 <SUBGRF_SetRfTxPower+0x4e>
            if (power > 15)
 801ea46:	f997 3007 	ldrsb.w	r3, [r7, #7]
 801ea4a:	2b0f      	cmp	r3, #15
 801ea4c:	dd02      	ble.n	801ea54 <SUBGRF_SetRfTxPower+0x3c>
                paSelect = RFO_HP;
 801ea4e:	2302      	movs	r3, #2
 801ea50:	73fb      	strb	r3, [r7, #15]
            break;
 801ea52:	e009      	b.n	801ea68 <SUBGRF_SetRfTxPower+0x50>
                paSelect = RFO_LP;
 801ea54:	2301      	movs	r3, #1
 801ea56:	73fb      	strb	r3, [r7, #15]
            break;
 801ea58:	e006      	b.n	801ea68 <SUBGRF_SetRfTxPower+0x50>
            paSelect = RFO_LP;
 801ea5a:	2301      	movs	r3, #1
 801ea5c:	73fb      	strb	r3, [r7, #15]
            break;
 801ea5e:	e003      	b.n	801ea68 <SUBGRF_SetRfTxPower+0x50>
            paSelect = RFO_HP;
 801ea60:	2302      	movs	r3, #2
 801ea62:	73fb      	strb	r3, [r7, #15]
            break;
 801ea64:	e000      	b.n	801ea68 <SUBGRF_SetRfTxPower+0x50>
            break;
 801ea66:	bf00      	nop
    }

    SUBGRF_SetTxParams( paSelect, power, RADIO_RAMP_40_US );
 801ea68:	f997 1007 	ldrsb.w	r1, [r7, #7]
 801ea6c:	7bfb      	ldrb	r3, [r7, #15]
 801ea6e:	2202      	movs	r2, #2
 801ea70:	4618      	mov	r0, r3
 801ea72:	f7ff fbcd 	bl	801e210 <SUBGRF_SetTxParams>

    return paSelect;
 801ea76:	7bfb      	ldrb	r3, [r7, #15]
}
 801ea78:	4618      	mov	r0, r3
 801ea7a:	3710      	adds	r7, #16
 801ea7c:	46bd      	mov	sp, r7
 801ea7e:	bd80      	pop	{r7, pc}

0801ea80 <SUBGRF_GetRadioWakeUpTime>:

uint32_t SUBGRF_GetRadioWakeUpTime( void )
{
 801ea80:	b480      	push	{r7}
 801ea82:	af00      	add	r7, sp, #0
    return RF_WAKEUP_TIME;
 801ea84:	2301      	movs	r3, #1
}
 801ea86:	4618      	mov	r0, r3
 801ea88:	46bd      	mov	sp, r7
 801ea8a:	bc80      	pop	{r7}
 801ea8c:	4770      	bx	lr
	...

0801ea90 <HAL_SUBGHZ_TxCpltCallback>:

/* HAL_SUBGHz Callbacks definitions */
void HAL_SUBGHZ_TxCpltCallback(SUBGHZ_HandleTypeDef *hsubghz)
{
 801ea90:	b580      	push	{r7, lr}
 801ea92:	b082      	sub	sp, #8
 801ea94:	af00      	add	r7, sp, #0
 801ea96:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_TX_DONE );
 801ea98:	4b03      	ldr	r3, [pc, #12]	; (801eaa8 <HAL_SUBGHZ_TxCpltCallback+0x18>)
 801ea9a:	681b      	ldr	r3, [r3, #0]
 801ea9c:	2001      	movs	r0, #1
 801ea9e:	4798      	blx	r3
}
 801eaa0:	bf00      	nop
 801eaa2:	3708      	adds	r7, #8
 801eaa4:	46bd      	mov	sp, r7
 801eaa6:	bd80      	pop	{r7, pc}
 801eaa8:	20001e4c 	.word	0x20001e4c

0801eaac <HAL_SUBGHZ_RxCpltCallback>:

void HAL_SUBGHZ_RxCpltCallback(SUBGHZ_HandleTypeDef *hsubghz)
{
 801eaac:	b580      	push	{r7, lr}
 801eaae:	b082      	sub	sp, #8
 801eab0:	af00      	add	r7, sp, #0
 801eab2:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_RX_DONE );
 801eab4:	4b03      	ldr	r3, [pc, #12]	; (801eac4 <HAL_SUBGHZ_RxCpltCallback+0x18>)
 801eab6:	681b      	ldr	r3, [r3, #0]
 801eab8:	2002      	movs	r0, #2
 801eaba:	4798      	blx	r3
}
 801eabc:	bf00      	nop
 801eabe:	3708      	adds	r7, #8
 801eac0:	46bd      	mov	sp, r7
 801eac2:	bd80      	pop	{r7, pc}
 801eac4:	20001e4c 	.word	0x20001e4c

0801eac8 <HAL_SUBGHZ_CRCErrorCallback>:

void HAL_SUBGHZ_CRCErrorCallback (SUBGHZ_HandleTypeDef *hsubghz)
{
 801eac8:	b580      	push	{r7, lr}
 801eaca:	b082      	sub	sp, #8
 801eacc:	af00      	add	r7, sp, #0
 801eace:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_CRC_ERROR);
 801ead0:	4b03      	ldr	r3, [pc, #12]	; (801eae0 <HAL_SUBGHZ_CRCErrorCallback+0x18>)
 801ead2:	681b      	ldr	r3, [r3, #0]
 801ead4:	2040      	movs	r0, #64	; 0x40
 801ead6:	4798      	blx	r3
}
 801ead8:	bf00      	nop
 801eada:	3708      	adds	r7, #8
 801eadc:	46bd      	mov	sp, r7
 801eade:	bd80      	pop	{r7, pc}
 801eae0:	20001e4c 	.word	0x20001e4c

0801eae4 <HAL_SUBGHZ_CADStatusCallback>:

void HAL_SUBGHZ_CADStatusCallback(SUBGHZ_HandleTypeDef *hsubghz, HAL_SUBGHZ_CadStatusTypeDef cadstatus)
{
 801eae4:	b580      	push	{r7, lr}
 801eae6:	b082      	sub	sp, #8
 801eae8:	af00      	add	r7, sp, #0
 801eaea:	6078      	str	r0, [r7, #4]
 801eaec:	460b      	mov	r3, r1
 801eaee:	70fb      	strb	r3, [r7, #3]
    switch (cadstatus)
 801eaf0:	78fb      	ldrb	r3, [r7, #3]
 801eaf2:	2b00      	cmp	r3, #0
 801eaf4:	d002      	beq.n	801eafc <HAL_SUBGHZ_CADStatusCallback+0x18>
 801eaf6:	2b01      	cmp	r3, #1
 801eaf8:	d005      	beq.n	801eb06 <HAL_SUBGHZ_CADStatusCallback+0x22>
            break;
        case HAL_SUBGHZ_CAD_DETECTED:
            RadioOnDioIrqCb( IRQ_CAD_DETECTED);
            break;
        default:
            break;
 801eafa:	e00a      	b.n	801eb12 <HAL_SUBGHZ_CADStatusCallback+0x2e>
            RadioOnDioIrqCb( IRQ_CAD_CLEAR);
 801eafc:	4b07      	ldr	r3, [pc, #28]	; (801eb1c <HAL_SUBGHZ_CADStatusCallback+0x38>)
 801eafe:	681b      	ldr	r3, [r3, #0]
 801eb00:	2080      	movs	r0, #128	; 0x80
 801eb02:	4798      	blx	r3
            break;
 801eb04:	e005      	b.n	801eb12 <HAL_SUBGHZ_CADStatusCallback+0x2e>
            RadioOnDioIrqCb( IRQ_CAD_DETECTED);
 801eb06:	4b05      	ldr	r3, [pc, #20]	; (801eb1c <HAL_SUBGHZ_CADStatusCallback+0x38>)
 801eb08:	681b      	ldr	r3, [r3, #0]
 801eb0a:	f44f 7080 	mov.w	r0, #256	; 0x100
 801eb0e:	4798      	blx	r3
            break;
 801eb10:	bf00      	nop
    }
}
 801eb12:	bf00      	nop
 801eb14:	3708      	adds	r7, #8
 801eb16:	46bd      	mov	sp, r7
 801eb18:	bd80      	pop	{r7, pc}
 801eb1a:	bf00      	nop
 801eb1c:	20001e4c 	.word	0x20001e4c

0801eb20 <HAL_SUBGHZ_RxTxTimeoutCallback>:

void HAL_SUBGHZ_RxTxTimeoutCallback(SUBGHZ_HandleTypeDef *hsubghz)
{
 801eb20:	b580      	push	{r7, lr}
 801eb22:	b082      	sub	sp, #8
 801eb24:	af00      	add	r7, sp, #0
 801eb26:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_RX_TX_TIMEOUT );
 801eb28:	4b04      	ldr	r3, [pc, #16]	; (801eb3c <HAL_SUBGHZ_RxTxTimeoutCallback+0x1c>)
 801eb2a:	681b      	ldr	r3, [r3, #0]
 801eb2c:	f44f 7000 	mov.w	r0, #512	; 0x200
 801eb30:	4798      	blx	r3
}
 801eb32:	bf00      	nop
 801eb34:	3708      	adds	r7, #8
 801eb36:	46bd      	mov	sp, r7
 801eb38:	bd80      	pop	{r7, pc}
 801eb3a:	bf00      	nop
 801eb3c:	20001e4c 	.word	0x20001e4c

0801eb40 <HAL_SUBGHZ_HeaderErrorCallback>:

void HAL_SUBGHZ_HeaderErrorCallback(SUBGHZ_HandleTypeDef *hsubghz)
{
 801eb40:	b580      	push	{r7, lr}
 801eb42:	b082      	sub	sp, #8
 801eb44:	af00      	add	r7, sp, #0
 801eb46:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_HEADER_ERROR );
 801eb48:	4b03      	ldr	r3, [pc, #12]	; (801eb58 <HAL_SUBGHZ_HeaderErrorCallback+0x18>)
 801eb4a:	681b      	ldr	r3, [r3, #0]
 801eb4c:	2020      	movs	r0, #32
 801eb4e:	4798      	blx	r3
}
 801eb50:	bf00      	nop
 801eb52:	3708      	adds	r7, #8
 801eb54:	46bd      	mov	sp, r7
 801eb56:	bd80      	pop	{r7, pc}
 801eb58:	20001e4c 	.word	0x20001e4c

0801eb5c <HAL_SUBGHZ_PreambleDetectedCallback>:

void HAL_SUBGHZ_PreambleDetectedCallback(SUBGHZ_HandleTypeDef *hsubghz)
{
 801eb5c:	b580      	push	{r7, lr}
 801eb5e:	b082      	sub	sp, #8
 801eb60:	af00      	add	r7, sp, #0
 801eb62:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_PREAMBLE_DETECTED );
 801eb64:	4b03      	ldr	r3, [pc, #12]	; (801eb74 <HAL_SUBGHZ_PreambleDetectedCallback+0x18>)
 801eb66:	681b      	ldr	r3, [r3, #0]
 801eb68:	2004      	movs	r0, #4
 801eb6a:	4798      	blx	r3
}
 801eb6c:	bf00      	nop
 801eb6e:	3708      	adds	r7, #8
 801eb70:	46bd      	mov	sp, r7
 801eb72:	bd80      	pop	{r7, pc}
 801eb74:	20001e4c 	.word	0x20001e4c

0801eb78 <HAL_SUBGHZ_SyncWordValidCallback>:

void HAL_SUBGHZ_SyncWordValidCallback(SUBGHZ_HandleTypeDef *hsubghz)
{
 801eb78:	b580      	push	{r7, lr}
 801eb7a:	b082      	sub	sp, #8
 801eb7c:	af00      	add	r7, sp, #0
 801eb7e:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_SYNCWORD_VALID );
 801eb80:	4b03      	ldr	r3, [pc, #12]	; (801eb90 <HAL_SUBGHZ_SyncWordValidCallback+0x18>)
 801eb82:	681b      	ldr	r3, [r3, #0]
 801eb84:	2008      	movs	r0, #8
 801eb86:	4798      	blx	r3
}
 801eb88:	bf00      	nop
 801eb8a:	3708      	adds	r7, #8
 801eb8c:	46bd      	mov	sp, r7
 801eb8e:	bd80      	pop	{r7, pc}
 801eb90:	20001e4c 	.word	0x20001e4c

0801eb94 <HAL_SUBGHZ_HeaderValidCallback>:

void HAL_SUBGHZ_HeaderValidCallback(SUBGHZ_HandleTypeDef *hsubghz)
{
 801eb94:	b580      	push	{r7, lr}
 801eb96:	b082      	sub	sp, #8
 801eb98:	af00      	add	r7, sp, #0
 801eb9a:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_HEADER_VALID );
 801eb9c:	4b03      	ldr	r3, [pc, #12]	; (801ebac <HAL_SUBGHZ_HeaderValidCallback+0x18>)
 801eb9e:	681b      	ldr	r3, [r3, #0]
 801eba0:	2010      	movs	r0, #16
 801eba2:	4798      	blx	r3
}
 801eba4:	bf00      	nop
 801eba6:	3708      	adds	r7, #8
 801eba8:	46bd      	mov	sp, r7
 801ebaa:	bd80      	pop	{r7, pc}
 801ebac:	20001e4c 	.word	0x20001e4c

0801ebb0 <HAL_SUBGHZ_LrFhssHopCallback>:

void HAL_SUBGHZ_LrFhssHopCallback(SUBGHZ_HandleTypeDef *hsubghz)
{
 801ebb0:	b580      	push	{r7, lr}
 801ebb2:	b082      	sub	sp, #8
 801ebb4:	af00      	add	r7, sp, #0
 801ebb6:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_LR_FHSS_HOP );
 801ebb8:	4b04      	ldr	r3, [pc, #16]	; (801ebcc <HAL_SUBGHZ_LrFhssHopCallback+0x1c>)
 801ebba:	681b      	ldr	r3, [r3, #0]
 801ebbc:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 801ebc0:	4798      	blx	r3
}
 801ebc2:	bf00      	nop
 801ebc4:	3708      	adds	r7, #8
 801ebc6:	46bd      	mov	sp, r7
 801ebc8:	bd80      	pop	{r7, pc}
 801ebca:	bf00      	nop
 801ebcc:	20001e4c 	.word	0x20001e4c

0801ebd0 <Radio_SMPS_Set>:

static void Radio_SMPS_Set(uint8_t level)
{
 801ebd0:	b580      	push	{r7, lr}
 801ebd2:	b084      	sub	sp, #16
 801ebd4:	af00      	add	r7, sp, #0
 801ebd6:	4603      	mov	r3, r0
 801ebd8:	71fb      	strb	r3, [r7, #7]
  if ( 1U == RBI_IsDCDC() )
 801ebda:	f7f0 f8ca 	bl	800ed72 <RBI_IsDCDC>
 801ebde:	4603      	mov	r3, r0
 801ebe0:	2b01      	cmp	r3, #1
 801ebe2:	d112      	bne.n	801ec0a <Radio_SMPS_Set+0x3a>
  {
    uint8_t modReg;
    modReg= SUBGRF_ReadRegister(SUBGHZ_SMPSC2R);
 801ebe4:	f640 1023 	movw	r0, #2339	; 0x923
 801ebe8:	f7ff fe0e 	bl	801e808 <SUBGRF_ReadRegister>
 801ebec:	4603      	mov	r3, r0
 801ebee:	73fb      	strb	r3, [r7, #15]
    modReg&= (~SMPS_DRV_MASK);
 801ebf0:	7bfb      	ldrb	r3, [r7, #15]
 801ebf2:	f023 0306 	bic.w	r3, r3, #6
 801ebf6:	73fb      	strb	r3, [r7, #15]
    SUBGRF_WriteRegister(SUBGHZ_SMPSC2R, modReg | level);
 801ebf8:	7bfa      	ldrb	r2, [r7, #15]
 801ebfa:	79fb      	ldrb	r3, [r7, #7]
 801ebfc:	4313      	orrs	r3, r2
 801ebfe:	b2db      	uxtb	r3, r3
 801ec00:	4619      	mov	r1, r3
 801ec02:	f640 1023 	movw	r0, #2339	; 0x923
 801ec06:	f7ff fdeb 	bl	801e7e0 <SUBGRF_WriteRegister>
  }
}
 801ec0a:	bf00      	nop
 801ec0c:	3710      	adds	r7, #16
 801ec0e:	46bd      	mov	sp, r7
 801ec10:	bd80      	pop	{r7, pc}
	...

0801ec14 <SUBGRF_GetFskBandwidthRegValue>:

uint8_t SUBGRF_GetFskBandwidthRegValue( uint32_t bandwidth )
{
 801ec14:	b480      	push	{r7}
 801ec16:	b085      	sub	sp, #20
 801ec18:	af00      	add	r7, sp, #0
 801ec1a:	6078      	str	r0, [r7, #4]
    uint8_t i;

    if( bandwidth == 0 )
 801ec1c:	687b      	ldr	r3, [r7, #4]
 801ec1e:	2b00      	cmp	r3, #0
 801ec20:	d101      	bne.n	801ec26 <SUBGRF_GetFskBandwidthRegValue+0x12>
    {
        return( 0x1F );
 801ec22:	231f      	movs	r3, #31
 801ec24:	e016      	b.n	801ec54 <SUBGRF_GetFskBandwidthRegValue+0x40>
    }

    for( i = 0; i < ( sizeof( FskBandwidths ) / sizeof( FskBandwidth_t ) ); i++ )
 801ec26:	2300      	movs	r3, #0
 801ec28:	73fb      	strb	r3, [r7, #15]
 801ec2a:	e00f      	b.n	801ec4c <SUBGRF_GetFskBandwidthRegValue+0x38>
    {
        if ( bandwidth < FskBandwidths[i].bandwidth )
 801ec2c:	7bfb      	ldrb	r3, [r7, #15]
 801ec2e:	4a0c      	ldr	r2, [pc, #48]	; (801ec60 <SUBGRF_GetFskBandwidthRegValue+0x4c>)
 801ec30:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 801ec34:	687a      	ldr	r2, [r7, #4]
 801ec36:	429a      	cmp	r2, r3
 801ec38:	d205      	bcs.n	801ec46 <SUBGRF_GetFskBandwidthRegValue+0x32>
        {
            return FskBandwidths[i].RegValue;
 801ec3a:	7bfb      	ldrb	r3, [r7, #15]
 801ec3c:	4a08      	ldr	r2, [pc, #32]	; (801ec60 <SUBGRF_GetFskBandwidthRegValue+0x4c>)
 801ec3e:	00db      	lsls	r3, r3, #3
 801ec40:	4413      	add	r3, r2
 801ec42:	791b      	ldrb	r3, [r3, #4]
 801ec44:	e006      	b.n	801ec54 <SUBGRF_GetFskBandwidthRegValue+0x40>
    for( i = 0; i < ( sizeof( FskBandwidths ) / sizeof( FskBandwidth_t ) ); i++ )
 801ec46:	7bfb      	ldrb	r3, [r7, #15]
 801ec48:	3301      	adds	r3, #1
 801ec4a:	73fb      	strb	r3, [r7, #15]
 801ec4c:	7bfb      	ldrb	r3, [r7, #15]
 801ec4e:	2b15      	cmp	r3, #21
 801ec50:	d9ec      	bls.n	801ec2c <SUBGRF_GetFskBandwidthRegValue+0x18>
        }
    }
    // ERROR: Value not found
    while( 1 );
 801ec52:	e7fe      	b.n	801ec52 <SUBGRF_GetFskBandwidthRegValue+0x3e>
}
 801ec54:	4618      	mov	r0, r3
 801ec56:	3714      	adds	r7, #20
 801ec58:	46bd      	mov	sp, r7
 801ec5a:	bc80      	pop	{r7}
 801ec5c:	4770      	bx	lr
 801ec5e:	bf00      	nop
 801ec60:	08021f5c 	.word	0x08021f5c

0801ec64 <SUBGRF_GetCFO>:
void SUBGRF_GetCFO( uint32_t bitRate, int32_t *cfo)
{
 801ec64:	b580      	push	{r7, lr}
 801ec66:	b08a      	sub	sp, #40	; 0x28
 801ec68:	af00      	add	r7, sp, #0
 801ec6a:	6078      	str	r0, [r7, #4]
 801ec6c:	6039      	str	r1, [r7, #0]
  uint8_t BwMant[] = {4, 8, 10, 12};
 801ec6e:	4b35      	ldr	r3, [pc, #212]	; (801ed44 <SUBGRF_GetCFO+0xe0>)
 801ec70:	60fb      	str	r3, [r7, #12]
  /* read demod bandwidth: mant bit4:3, exp bits 2:0 */
  uint8_t reg = (SUBGRF_ReadRegister( SUBGHZ_BWSELR ));
 801ec72:	f640 0007 	movw	r0, #2055	; 0x807
 801ec76:	f7ff fdc7 	bl	801e808 <SUBGRF_ReadRegister>
 801ec7a:	4603      	mov	r3, r0
 801ec7c:	77fb      	strb	r3, [r7, #31]
  uint8_t bandwidth_mant = BwMant[( reg >> 3 ) & 0x3];
 801ec7e:	7ffb      	ldrb	r3, [r7, #31]
 801ec80:	08db      	lsrs	r3, r3, #3
 801ec82:	b2db      	uxtb	r3, r3
 801ec84:	f003 0303 	and.w	r3, r3, #3
 801ec88:	3328      	adds	r3, #40	; 0x28
 801ec8a:	443b      	add	r3, r7
 801ec8c:	f813 3c1c 	ldrb.w	r3, [r3, #-28]
 801ec90:	77bb      	strb	r3, [r7, #30]
  uint8_t bandwidth_exp = reg & 0x7;
 801ec92:	7ffb      	ldrb	r3, [r7, #31]
 801ec94:	f003 0307 	and.w	r3, r3, #7
 801ec98:	777b      	strb	r3, [r7, #29]
  uint32_t cf_fs = XTAL_FREQ / ( bandwidth_mant * ( 1 << ( bandwidth_exp + 1 )));
 801ec9a:	7fba      	ldrb	r2, [r7, #30]
 801ec9c:	7f7b      	ldrb	r3, [r7, #29]
 801ec9e:	3301      	adds	r3, #1
 801eca0:	fa02 f303 	lsl.w	r3, r2, r3
 801eca4:	461a      	mov	r2, r3
 801eca6:	4b28      	ldr	r3, [pc, #160]	; (801ed48 <SUBGRF_GetCFO+0xe4>)
 801eca8:	fbb3 f3f2 	udiv	r3, r3, r2
 801ecac:	61bb      	str	r3, [r7, #24]
  uint32_t cf_osr = cf_fs / bitRate;
 801ecae:	69ba      	ldr	r2, [r7, #24]
 801ecb0:	687b      	ldr	r3, [r7, #4]
 801ecb2:	fbb2 f3f3 	udiv	r3, r2, r3
 801ecb6:	617b      	str	r3, [r7, #20]
  uint8_t interp = 1;
 801ecb8:	2301      	movs	r3, #1
 801ecba:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  /* calculate demod interpolation factor */
  if (cf_osr * interp < 8)
 801ecbe:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 801ecc2:	697a      	ldr	r2, [r7, #20]
 801ecc4:	fb02 f303 	mul.w	r3, r2, r3
 801ecc8:	2b07      	cmp	r3, #7
 801ecca:	d802      	bhi.n	801ecd2 <SUBGRF_GetCFO+0x6e>
  {
    interp = 2;
 801eccc:	2302      	movs	r3, #2
 801ecce:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }
  if (cf_osr * interp < 4)
 801ecd2:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 801ecd6:	697a      	ldr	r2, [r7, #20]
 801ecd8:	fb02 f303 	mul.w	r3, r2, r3
 801ecdc:	2b03      	cmp	r3, #3
 801ecde:	d802      	bhi.n	801ece6 <SUBGRF_GetCFO+0x82>
  {
    interp = 4;
 801ece0:	2304      	movs	r3, #4
 801ece2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }
  /* calculate demod sampling frequency */
  uint32_t fs = cf_fs* interp;
 801ece6:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 801ecea:	69bb      	ldr	r3, [r7, #24]
 801ecec:	fb02 f303 	mul.w	r3, r2, r3
 801ecf0:	613b      	str	r3, [r7, #16]
  /* get the cfo registers */
  int32_t cfo_bin = ( SUBGRF_ReadRegister( SUBGHZ_GCFORH ) & 0xF ) << 8;
 801ecf2:	f44f 60d6 	mov.w	r0, #1712	; 0x6b0
 801ecf6:	f7ff fd87 	bl	801e808 <SUBGRF_ReadRegister>
 801ecfa:	4603      	mov	r3, r0
 801ecfc:	021b      	lsls	r3, r3, #8
 801ecfe:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 801ed02:	623b      	str	r3, [r7, #32]
  cfo_bin |= SUBGRF_ReadRegister( SUBGHZ_GCFORL );
 801ed04:	f240 60b1 	movw	r0, #1713	; 0x6b1
 801ed08:	f7ff fd7e 	bl	801e808 <SUBGRF_ReadRegister>
 801ed0c:	4603      	mov	r3, r0
 801ed0e:	461a      	mov	r2, r3
 801ed10:	6a3b      	ldr	r3, [r7, #32]
 801ed12:	4313      	orrs	r3, r2
 801ed14:	623b      	str	r3, [r7, #32]
  /* negate if 12 bits sign bit is 1 */
  if (( cfo_bin & 0x800 ) == 0x800 )
 801ed16:	6a3b      	ldr	r3, [r7, #32]
 801ed18:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 801ed1c:	2b00      	cmp	r3, #0
 801ed1e:	d005      	beq.n	801ed2c <SUBGRF_GetCFO+0xc8>
  {
    cfo_bin |= 0xFFFFF000;
 801ed20:	6a3b      	ldr	r3, [r7, #32]
 801ed22:	ea6f 5303 	mvn.w	r3, r3, lsl #20
 801ed26:	ea6f 5313 	mvn.w	r3, r3, lsr #20
 801ed2a:	623b      	str	r3, [r7, #32]
  }
  /* calculate cfo in Hz */
  /* shift by 5 first to not saturate, cfo_bin on 12bits */
  *cfo = ((int32_t)( cfo_bin * ( fs >> 5 ))) >> ( 12 - 5 );
 801ed2c:	693b      	ldr	r3, [r7, #16]
 801ed2e:	095b      	lsrs	r3, r3, #5
 801ed30:	6a3a      	ldr	r2, [r7, #32]
 801ed32:	fb02 f303 	mul.w	r3, r2, r3
 801ed36:	11da      	asrs	r2, r3, #7
 801ed38:	683b      	ldr	r3, [r7, #0]
 801ed3a:	601a      	str	r2, [r3, #0]
}
 801ed3c:	bf00      	nop
 801ed3e:	3728      	adds	r7, #40	; 0x28
 801ed40:	46bd      	mov	sp, r7
 801ed42:	bd80      	pop	{r7, pc}
 801ed44:	0c0a0804 	.word	0x0c0a0804
 801ed48:	01e84800 	.word	0x01e84800

0801ed4c <RFW_TransmitLongPacket>:
#endif /* RFW_ENABLE == 1 */

/* Exported functions --------------------------------------------------------*/
int32_t RFW_TransmitLongPacket( uint16_t payload_size, uint32_t timeout,
                                void ( *TxLongPacketGetNextChunkCb )( uint8_t **buffer, uint8_t buffer_size ) )
{
 801ed4c:	b480      	push	{r7}
 801ed4e:	b087      	sub	sp, #28
 801ed50:	af00      	add	r7, sp, #0
 801ed52:	4603      	mov	r3, r0
 801ed54:	60b9      	str	r1, [r7, #8]
 801ed56:	607a      	str	r2, [r7, #4]
 801ed58:	81fb      	strh	r3, [r7, #14]
    int32_t status = 0;
 801ed5a:	2300      	movs	r3, #0
 801ed5c:	617b      	str	r3, [r7, #20]
        default:
            break;
        }
    }
#else
    status = -1;
 801ed5e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 801ed62:	617b      	str	r3, [r7, #20]
#endif /* RFW_LONGPACKET_ENABLE == 1 */
    return status;
 801ed64:	697b      	ldr	r3, [r7, #20]
}
 801ed66:	4618      	mov	r0, r3
 801ed68:	371c      	adds	r7, #28
 801ed6a:	46bd      	mov	sp, r7
 801ed6c:	bc80      	pop	{r7}
 801ed6e:	4770      	bx	lr

0801ed70 <RFW_ReceiveLongPacket>:

int32_t RFW_ReceiveLongPacket( uint8_t boosted_mode, uint32_t timeout,
                               void ( *RxLongPacketStoreChunkCb )( uint8_t *buffer, uint8_t chunk_size ) )
{
 801ed70:	b480      	push	{r7}
 801ed72:	b087      	sub	sp, #28
 801ed74:	af00      	add	r7, sp, #0
 801ed76:	4603      	mov	r3, r0
 801ed78:	60b9      	str	r1, [r7, #8]
 801ed7a:	607a      	str	r2, [r7, #4]
 801ed7c:	73fb      	strb	r3, [r7, #15]
    int32_t status = 0;
 801ed7e:	2300      	movs	r3, #0
 801ed80:	617b      	str	r3, [r7, #20]
        {
            SUBGRF_SetRx( 0xFFFFFF ); /* Rx Continuous */
        }
    }
#else
    status = -1;
 801ed82:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 801ed86:	617b      	str	r3, [r7, #20]
#endif /* RFW_LONGPACKET_ENABLE == 1 */
    return status;
 801ed88:	697b      	ldr	r3, [r7, #20]
}
 801ed8a:	4618      	mov	r0, r3
 801ed8c:	371c      	adds	r7, #28
 801ed8e:	46bd      	mov	sp, r7
 801ed90:	bc80      	pop	{r7}
 801ed92:	4770      	bx	lr

0801ed94 <RFW_Init>:

int32_t RFW_Init( ConfigGeneric_t *config, RadioEvents_t *RadioEvents, TimerEvent_t *TimeoutTimerEvent )
{
 801ed94:	b480      	push	{r7}
 801ed96:	b085      	sub	sp, #20
 801ed98:	af00      	add	r7, sp, #0
 801ed9a:	60f8      	str	r0, [r7, #12]
 801ed9c:	60b9      	str	r1, [r7, #8]
 801ed9e:	607a      	str	r2, [r7, #4]
    RFWPacket.Init.Enable = 1;
    /* Initialize Timer for end of fixed packet, started at sync*/
    TimerInit( &RFWPacket.Timer, RFW_GetPayloadTimerEvent );
    return 0;
#else
    return -1;
 801eda0:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
#endif /* RFW_ENABLE == 1 */
}
 801eda4:	4618      	mov	r0, r3
 801eda6:	3714      	adds	r7, #20
 801eda8:	46bd      	mov	sp, r7
 801edaa:	bc80      	pop	{r7}
 801edac:	4770      	bx	lr

0801edae <RFW_DeInit>:

void RFW_DeInit( void )
{
 801edae:	b480      	push	{r7}
 801edb0:	af00      	add	r7, sp, #0
#if (RFW_ENABLE == 1 )
    RFWPacket.Init.Enable = 0; /*Disable the RFWPacket decoding*/
#endif /* RFW_ENABLE == 1 */
}
 801edb2:	bf00      	nop
 801edb4:	46bd      	mov	sp, r7
 801edb6:	bc80      	pop	{r7}
 801edb8:	4770      	bx	lr

0801edba <RFW_Is_Init>:

uint8_t RFW_Is_Init( void )
{
 801edba:	b480      	push	{r7}
 801edbc:	af00      	add	r7, sp, #0
#if (RFW_ENABLE == 1 )
    return RFWPacket.Init.Enable;
#else
    return 0;
 801edbe:	2300      	movs	r3, #0
#endif /* RFW_ENABLE == 1 */
}
 801edc0:	4618      	mov	r0, r3
 801edc2:	46bd      	mov	sp, r7
 801edc4:	bc80      	pop	{r7}
 801edc6:	4770      	bx	lr

0801edc8 <RFW_Is_LongPacketModeEnabled>:

uint8_t RFW_Is_LongPacketModeEnabled( void )
{
 801edc8:	b480      	push	{r7}
 801edca:	af00      	add	r7, sp, #0
#if (RFW_ENABLE == 1 )
    return RFWPacket.LongPacketModeEnable;
#else
    return 0;
 801edcc:	2300      	movs	r3, #0
#endif /* RFW_ENABLE == 1 */
}
 801edce:	4618      	mov	r0, r3
 801edd0:	46bd      	mov	sp, r7
 801edd2:	bc80      	pop	{r7}
 801edd4:	4770      	bx	lr

0801edd6 <RFW_SetAntSwitch>:

void RFW_SetAntSwitch( uint8_t AntSwitch )
{
 801edd6:	b480      	push	{r7}
 801edd8:	b083      	sub	sp, #12
 801edda:	af00      	add	r7, sp, #0
 801eddc:	4603      	mov	r3, r0
 801edde:	71fb      	strb	r3, [r7, #7]
#if (RFW_ENABLE == 1 )
    RFWPacket.AntSwitchPaSelect = AntSwitch;
#endif /* RFW_ENABLE == 1 */
}
 801ede0:	bf00      	nop
 801ede2:	370c      	adds	r7, #12
 801ede4:	46bd      	mov	sp, r7
 801ede6:	bc80      	pop	{r7}
 801ede8:	4770      	bx	lr

0801edea <RFW_TransmitInit>:

int32_t RFW_TransmitInit( uint8_t *inOutBuffer, uint8_t size, uint8_t *outSize )
{
 801edea:	b480      	push	{r7}
 801edec:	b087      	sub	sp, #28
 801edee:	af00      	add	r7, sp, #0
 801edf0:	60f8      	str	r0, [r7, #12]
 801edf2:	460b      	mov	r3, r1
 801edf4:	607a      	str	r2, [r7, #4]
 801edf6:	72fb      	strb	r3, [r7, #11]
    int32_t status = -1;
 801edf8:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 801edfc:	617b      	str	r3, [r7, #20]
        RFWPacket.LongPacketModeEnable = 0;

        status = 0;
    }
#endif /* RFW_ENABLE == 1 */
    return status;
 801edfe:	697b      	ldr	r3, [r7, #20]
}
 801ee00:	4618      	mov	r0, r3
 801ee02:	371c      	adds	r7, #28
 801ee04:	46bd      	mov	sp, r7
 801ee06:	bc80      	pop	{r7}
 801ee08:	4770      	bx	lr

0801ee0a <RFW_ReceiveInit>:

int32_t RFW_ReceiveInit( void )
{
 801ee0a:	b480      	push	{r7}
 801ee0c:	af00      	add	r7, sp, #0
    RFWPacket.RxPayloadOffset = 0;

    RFWPacket.LongPacketModeEnable = 0;
    return 0;
#else
    return -1;
 801ee0e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
#endif /* RFW_ENABLE == 1 */
}
 801ee12:	4618      	mov	r0, r3
 801ee14:	46bd      	mov	sp, r7
 801ee16:	bc80      	pop	{r7}
 801ee18:	4770      	bx	lr

0801ee1a <RFW_DeInit_TxLongPacket>:

void RFW_DeInit_TxLongPacket( void )
{
 801ee1a:	b480      	push	{r7}
 801ee1c:	af00      	add	r7, sp, #0
    /*long packet WA*/
    uint8_t reg = SUBGRF_ReadRegister( SUBGHZ_GPKTCTL1AR );
    SUBGRF_WriteRegister( SUBGHZ_GPKTCTL1AR, reg & ~0x02 ); /* clear infinite_sequence bit */
    SUBGRF_WriteRegister( SUBGHZ_GRTXPLDLEN, 0xFF ); /* RxTxPldLen: reset to 0xFF */
#endif /* RFW_LONGPACKET_ENABLE == 1 */
}
 801ee1e:	bf00      	nop
 801ee20:	46bd      	mov	sp, r7
 801ee22:	bc80      	pop	{r7}
 801ee24:	4770      	bx	lr

0801ee26 <RFW_ReceivePayload>:

void RFW_ReceivePayload( void )
{
 801ee26:	b480      	push	{r7}
 801ee28:	af00      	add	r7, sp, #0
        /*timeout*/
        SUBGRF_SetStandby( STDBY_RC );
        RFWPacket.Init.RadioEvents->RxTimeout( );
    }
#endif /* RFW_ENABLE == 1 */
}
 801ee2a:	bf00      	nop
 801ee2c:	46bd      	mov	sp, r7
 801ee2e:	bc80      	pop	{r7}
 801ee30:	4770      	bx	lr

0801ee32 <RFW_SetRadioModem>:

void RFW_SetRadioModem( RadioModems_t Modem )
{
 801ee32:	b480      	push	{r7}
 801ee34:	b083      	sub	sp, #12
 801ee36:	af00      	add	r7, sp, #0
 801ee38:	4603      	mov	r3, r0
 801ee3a:	71fb      	strb	r3, [r7, #7]
#if (RFW_ENABLE == 1 )
    RFWPacket.Init.Modem = Modem;
#endif /* RFW_ENABLE == 1 */
}
 801ee3c:	bf00      	nop
 801ee3e:	370c      	adds	r7, #12
 801ee40:	46bd      	mov	sp, r7
 801ee42:	bc80      	pop	{r7}
 801ee44:	4770      	bx	lr
	...

0801ee48 <UTIL_LPM_Init>:

/** @addtogroup TINY_LPM_Exported_function
  * @{
  */
void UTIL_LPM_Init( void )
{
 801ee48:	b480      	push	{r7}
 801ee4a:	af00      	add	r7, sp, #0
  StopModeDisable = UTIL_LPM_NO_BIT_SET;
 801ee4c:	4b04      	ldr	r3, [pc, #16]	; (801ee60 <UTIL_LPM_Init+0x18>)
 801ee4e:	2200      	movs	r2, #0
 801ee50:	601a      	str	r2, [r3, #0]
  OffModeDisable = UTIL_LPM_NO_BIT_SET;
 801ee52:	4b04      	ldr	r3, [pc, #16]	; (801ee64 <UTIL_LPM_Init+0x1c>)
 801ee54:	2200      	movs	r2, #0
 801ee56:	601a      	str	r2, [r3, #0]
  UTIL_LPM_INIT_CRITICAL_SECTION( );
}
 801ee58:	bf00      	nop
 801ee5a:	46bd      	mov	sp, r7
 801ee5c:	bc80      	pop	{r7}
 801ee5e:	4770      	bx	lr
 801ee60:	20001e50 	.word	0x20001e50
 801ee64:	20001e54 	.word	0x20001e54

0801ee68 <UTIL_LPM_SetStopMode>:
void UTIL_LPM_DeInit( void )
{
}

void UTIL_LPM_SetStopMode( UTIL_LPM_bm_t lpm_id_bm, UTIL_LPM_State_t state )
{
 801ee68:	b480      	push	{r7}
 801ee6a:	b087      	sub	sp, #28
 801ee6c:	af00      	add	r7, sp, #0
 801ee6e:	6078      	str	r0, [r7, #4]
 801ee70:	460b      	mov	r3, r1
 801ee72:	70fb      	strb	r3, [r7, #3]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801ee74:	f3ef 8310 	mrs	r3, PRIMASK
 801ee78:	613b      	str	r3, [r7, #16]
  return(result);
 801ee7a:	693b      	ldr	r3, [r7, #16]
  UTIL_LPM_ENTER_CRITICAL_SECTION( );
 801ee7c:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 801ee7e:	b672      	cpsid	i
}
 801ee80:	bf00      	nop
  
  switch( state )
 801ee82:	78fb      	ldrb	r3, [r7, #3]
 801ee84:	2b00      	cmp	r3, #0
 801ee86:	d008      	beq.n	801ee9a <UTIL_LPM_SetStopMode+0x32>
 801ee88:	2b01      	cmp	r3, #1
 801ee8a:	d10e      	bne.n	801eeaa <UTIL_LPM_SetStopMode+0x42>
  {
  case UTIL_LPM_DISABLE:
    {
      StopModeDisable |= lpm_id_bm;
 801ee8c:	4b0d      	ldr	r3, [pc, #52]	; (801eec4 <UTIL_LPM_SetStopMode+0x5c>)
 801ee8e:	681a      	ldr	r2, [r3, #0]
 801ee90:	687b      	ldr	r3, [r7, #4]
 801ee92:	4313      	orrs	r3, r2
 801ee94:	4a0b      	ldr	r2, [pc, #44]	; (801eec4 <UTIL_LPM_SetStopMode+0x5c>)
 801ee96:	6013      	str	r3, [r2, #0]
      break;
 801ee98:	e008      	b.n	801eeac <UTIL_LPM_SetStopMode+0x44>
    }
  case UTIL_LPM_ENABLE:
    {
      StopModeDisable &= ( ~lpm_id_bm );
 801ee9a:	687b      	ldr	r3, [r7, #4]
 801ee9c:	43da      	mvns	r2, r3
 801ee9e:	4b09      	ldr	r3, [pc, #36]	; (801eec4 <UTIL_LPM_SetStopMode+0x5c>)
 801eea0:	681b      	ldr	r3, [r3, #0]
 801eea2:	4013      	ands	r3, r2
 801eea4:	4a07      	ldr	r2, [pc, #28]	; (801eec4 <UTIL_LPM_SetStopMode+0x5c>)
 801eea6:	6013      	str	r3, [r2, #0]
      break;
 801eea8:	e000      	b.n	801eeac <UTIL_LPM_SetStopMode+0x44>
    }
  default :
    {
      break;
 801eeaa:	bf00      	nop
 801eeac:	697b      	ldr	r3, [r7, #20]
 801eeae:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801eeb0:	68fb      	ldr	r3, [r7, #12]
 801eeb2:	f383 8810 	msr	PRIMASK, r3
}
 801eeb6:	bf00      	nop
    }
  }
  
  UTIL_LPM_EXIT_CRITICAL_SECTION( );
}
 801eeb8:	bf00      	nop
 801eeba:	371c      	adds	r7, #28
 801eebc:	46bd      	mov	sp, r7
 801eebe:	bc80      	pop	{r7}
 801eec0:	4770      	bx	lr
 801eec2:	bf00      	nop
 801eec4:	20001e50 	.word	0x20001e50

0801eec8 <UTIL_LPM_SetOffMode>:

void UTIL_LPM_SetOffMode( UTIL_LPM_bm_t lpm_id_bm, UTIL_LPM_State_t state )
{
 801eec8:	b480      	push	{r7}
 801eeca:	b087      	sub	sp, #28
 801eecc:	af00      	add	r7, sp, #0
 801eece:	6078      	str	r0, [r7, #4]
 801eed0:	460b      	mov	r3, r1
 801eed2:	70fb      	strb	r3, [r7, #3]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801eed4:	f3ef 8310 	mrs	r3, PRIMASK
 801eed8:	613b      	str	r3, [r7, #16]
  return(result);
 801eeda:	693b      	ldr	r3, [r7, #16]
  UTIL_LPM_ENTER_CRITICAL_SECTION( );
 801eedc:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 801eede:	b672      	cpsid	i
}
 801eee0:	bf00      	nop
  
  switch(state)
 801eee2:	78fb      	ldrb	r3, [r7, #3]
 801eee4:	2b00      	cmp	r3, #0
 801eee6:	d008      	beq.n	801eefa <UTIL_LPM_SetOffMode+0x32>
 801eee8:	2b01      	cmp	r3, #1
 801eeea:	d10e      	bne.n	801ef0a <UTIL_LPM_SetOffMode+0x42>
  {
  case UTIL_LPM_DISABLE:
    {
      OffModeDisable |= lpm_id_bm;
 801eeec:	4b0d      	ldr	r3, [pc, #52]	; (801ef24 <UTIL_LPM_SetOffMode+0x5c>)
 801eeee:	681a      	ldr	r2, [r3, #0]
 801eef0:	687b      	ldr	r3, [r7, #4]
 801eef2:	4313      	orrs	r3, r2
 801eef4:	4a0b      	ldr	r2, [pc, #44]	; (801ef24 <UTIL_LPM_SetOffMode+0x5c>)
 801eef6:	6013      	str	r3, [r2, #0]
      break;
 801eef8:	e008      	b.n	801ef0c <UTIL_LPM_SetOffMode+0x44>
    }
  case UTIL_LPM_ENABLE:
    {
      OffModeDisable &= ( ~lpm_id_bm );
 801eefa:	687b      	ldr	r3, [r7, #4]
 801eefc:	43da      	mvns	r2, r3
 801eefe:	4b09      	ldr	r3, [pc, #36]	; (801ef24 <UTIL_LPM_SetOffMode+0x5c>)
 801ef00:	681b      	ldr	r3, [r3, #0]
 801ef02:	4013      	ands	r3, r2
 801ef04:	4a07      	ldr	r2, [pc, #28]	; (801ef24 <UTIL_LPM_SetOffMode+0x5c>)
 801ef06:	6013      	str	r3, [r2, #0]
      break;
 801ef08:	e000      	b.n	801ef0c <UTIL_LPM_SetOffMode+0x44>
    }
  default :
    {
      break;
 801ef0a:	bf00      	nop
 801ef0c:	697b      	ldr	r3, [r7, #20]
 801ef0e:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801ef10:	68fb      	ldr	r3, [r7, #12]
 801ef12:	f383 8810 	msr	PRIMASK, r3
}
 801ef16:	bf00      	nop
    }
  }
  
  UTIL_LPM_EXIT_CRITICAL_SECTION( );
}
 801ef18:	bf00      	nop
 801ef1a:	371c      	adds	r7, #28
 801ef1c:	46bd      	mov	sp, r7
 801ef1e:	bc80      	pop	{r7}
 801ef20:	4770      	bx	lr
 801ef22:	bf00      	nop
 801ef24:	20001e54 	.word	0x20001e54

0801ef28 <UTIL_LPM_EnterLowPower>:

  return mode_selected;
}

void UTIL_LPM_EnterLowPower( void )
{
 801ef28:	b580      	push	{r7, lr}
 801ef2a:	b084      	sub	sp, #16
 801ef2c:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801ef2e:	f3ef 8310 	mrs	r3, PRIMASK
 801ef32:	60bb      	str	r3, [r7, #8]
  return(result);
 801ef34:	68bb      	ldr	r3, [r7, #8]
  UTIL_LPM_ENTER_CRITICAL_SECTION_ELP( );
 801ef36:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("cpsid i" : : : "memory");
 801ef38:	b672      	cpsid	i
}
 801ef3a:	bf00      	nop

  if( StopModeDisable != UTIL_LPM_NO_BIT_SET )
 801ef3c:	4b12      	ldr	r3, [pc, #72]	; (801ef88 <UTIL_LPM_EnterLowPower+0x60>)
 801ef3e:	681b      	ldr	r3, [r3, #0]
 801ef40:	2b00      	cmp	r3, #0
 801ef42:	d006      	beq.n	801ef52 <UTIL_LPM_EnterLowPower+0x2a>
  {
    /**
     * At least one user disallows Stop Mode
     * SLEEP mode is required
     */
      UTIL_PowerDriver.EnterSleepMode( );
 801ef44:	4b11      	ldr	r3, [pc, #68]	; (801ef8c <UTIL_LPM_EnterLowPower+0x64>)
 801ef46:	681b      	ldr	r3, [r3, #0]
 801ef48:	4798      	blx	r3
      UTIL_PowerDriver.ExitSleepMode( );
 801ef4a:	4b10      	ldr	r3, [pc, #64]	; (801ef8c <UTIL_LPM_EnterLowPower+0x64>)
 801ef4c:	685b      	ldr	r3, [r3, #4]
 801ef4e:	4798      	blx	r3
 801ef50:	e010      	b.n	801ef74 <UTIL_LPM_EnterLowPower+0x4c>
  }
  else
  { 
    if( OffModeDisable != UTIL_LPM_NO_BIT_SET )
 801ef52:	4b0f      	ldr	r3, [pc, #60]	; (801ef90 <UTIL_LPM_EnterLowPower+0x68>)
 801ef54:	681b      	ldr	r3, [r3, #0]
 801ef56:	2b00      	cmp	r3, #0
 801ef58:	d006      	beq.n	801ef68 <UTIL_LPM_EnterLowPower+0x40>
    {
      /**
       * At least one user disallows Off Mode
       * STOP mode is required
       */
        UTIL_PowerDriver.EnterStopMode( );
 801ef5a:	4b0c      	ldr	r3, [pc, #48]	; (801ef8c <UTIL_LPM_EnterLowPower+0x64>)
 801ef5c:	689b      	ldr	r3, [r3, #8]
 801ef5e:	4798      	blx	r3
        UTIL_PowerDriver.ExitStopMode( );
 801ef60:	4b0a      	ldr	r3, [pc, #40]	; (801ef8c <UTIL_LPM_EnterLowPower+0x64>)
 801ef62:	68db      	ldr	r3, [r3, #12]
 801ef64:	4798      	blx	r3
 801ef66:	e005      	b.n	801ef74 <UTIL_LPM_EnterLowPower+0x4c>
    else
    {
      /**
       * OFF mode is required
       */
      UTIL_PowerDriver.EnterOffMode( );
 801ef68:	4b08      	ldr	r3, [pc, #32]	; (801ef8c <UTIL_LPM_EnterLowPower+0x64>)
 801ef6a:	691b      	ldr	r3, [r3, #16]
 801ef6c:	4798      	blx	r3
      UTIL_PowerDriver.ExitOffMode( );
 801ef6e:	4b07      	ldr	r3, [pc, #28]	; (801ef8c <UTIL_LPM_EnterLowPower+0x64>)
 801ef70:	695b      	ldr	r3, [r3, #20]
 801ef72:	4798      	blx	r3
 801ef74:	68fb      	ldr	r3, [r7, #12]
 801ef76:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801ef78:	687b      	ldr	r3, [r7, #4]
 801ef7a:	f383 8810 	msr	PRIMASK, r3
}
 801ef7e:	bf00      	nop
    }
  }
  
  UTIL_LPM_EXIT_CRITICAL_SECTION_ELP( );
}
 801ef80:	bf00      	nop
 801ef82:	3710      	adds	r7, #16
 801ef84:	46bd      	mov	sp, r7
 801ef86:	bd80      	pop	{r7, pc}
 801ef88:	20001e50 	.word	0x20001e50
 801ef8c:	08021984 	.word	0x08021984
 801ef90:	20001e54 	.word	0x20001e54

0801ef94 <UTIL_MEM_cpy_8>:
/* Global variables ----------------------------------------------------------*/
/* Private function prototypes -----------------------------------------------*/
/* Functions Definition ------------------------------------------------------*/

void UTIL_MEM_cpy_8( void *dst, const void *src, uint16_t size )
{
 801ef94:	b480      	push	{r7}
 801ef96:	b087      	sub	sp, #28
 801ef98:	af00      	add	r7, sp, #0
 801ef9a:	60f8      	str	r0, [r7, #12]
 801ef9c:	60b9      	str	r1, [r7, #8]
 801ef9e:	4613      	mov	r3, r2
 801efa0:	80fb      	strh	r3, [r7, #6]
  uint8_t* dst8= (uint8_t *) dst;
 801efa2:	68fb      	ldr	r3, [r7, #12]
 801efa4:	617b      	str	r3, [r7, #20]
  uint8_t* src8= (uint8_t *) src;
 801efa6:	68bb      	ldr	r3, [r7, #8]
 801efa8:	613b      	str	r3, [r7, #16]

  while( size-- )
 801efaa:	e007      	b.n	801efbc <UTIL_MEM_cpy_8+0x28>
    {
        *dst8++ = *src8++;
 801efac:	693a      	ldr	r2, [r7, #16]
 801efae:	1c53      	adds	r3, r2, #1
 801efb0:	613b      	str	r3, [r7, #16]
 801efb2:	697b      	ldr	r3, [r7, #20]
 801efb4:	1c59      	adds	r1, r3, #1
 801efb6:	6179      	str	r1, [r7, #20]
 801efb8:	7812      	ldrb	r2, [r2, #0]
 801efba:	701a      	strb	r2, [r3, #0]
  while( size-- )
 801efbc:	88fb      	ldrh	r3, [r7, #6]
 801efbe:	1e5a      	subs	r2, r3, #1
 801efc0:	80fa      	strh	r2, [r7, #6]
 801efc2:	2b00      	cmp	r3, #0
 801efc4:	d1f2      	bne.n	801efac <UTIL_MEM_cpy_8+0x18>
    }
}
 801efc6:	bf00      	nop
 801efc8:	bf00      	nop
 801efca:	371c      	adds	r7, #28
 801efcc:	46bd      	mov	sp, r7
 801efce:	bc80      	pop	{r7}
 801efd0:	4770      	bx	lr

0801efd2 <UTIL_MEM_set_8>:
        *dst8-- = *src8++;
    }
}

void UTIL_MEM_set_8( void *dst, uint8_t value, uint16_t size )
{
 801efd2:	b480      	push	{r7}
 801efd4:	b085      	sub	sp, #20
 801efd6:	af00      	add	r7, sp, #0
 801efd8:	6078      	str	r0, [r7, #4]
 801efda:	460b      	mov	r3, r1
 801efdc:	70fb      	strb	r3, [r7, #3]
 801efde:	4613      	mov	r3, r2
 801efe0:	803b      	strh	r3, [r7, #0]
  uint8_t* dst8= (uint8_t *) dst;
 801efe2:	687b      	ldr	r3, [r7, #4]
 801efe4:	60fb      	str	r3, [r7, #12]
  while( size-- )
 801efe6:	e004      	b.n	801eff2 <UTIL_MEM_set_8+0x20>
  {
    *dst8++ = value;
 801efe8:	68fb      	ldr	r3, [r7, #12]
 801efea:	1c5a      	adds	r2, r3, #1
 801efec:	60fa      	str	r2, [r7, #12]
 801efee:	78fa      	ldrb	r2, [r7, #3]
 801eff0:	701a      	strb	r2, [r3, #0]
  while( size-- )
 801eff2:	883b      	ldrh	r3, [r7, #0]
 801eff4:	1e5a      	subs	r2, r3, #1
 801eff6:	803a      	strh	r2, [r7, #0]
 801eff8:	2b00      	cmp	r3, #0
 801effa:	d1f5      	bne.n	801efe8 <UTIL_MEM_set_8+0x16>
  }
}
 801effc:	bf00      	nop
 801effe:	bf00      	nop
 801f000:	3714      	adds	r7, #20
 801f002:	46bd      	mov	sp, r7
 801f004:	bc80      	pop	{r7}
 801f006:	4770      	bx	lr

0801f008 <SysTimeAdd>:
  * @addtogroup SYSTIME_exported_function
  *  @{
  */

SysTime_t SysTimeAdd( SysTime_t a, SysTime_t b )
{
 801f008:	b082      	sub	sp, #8
 801f00a:	b480      	push	{r7}
 801f00c:	b087      	sub	sp, #28
 801f00e:	af00      	add	r7, sp, #0
 801f010:	60f8      	str	r0, [r7, #12]
 801f012:	1d38      	adds	r0, r7, #4
 801f014:	e880 0006 	stmia.w	r0, {r1, r2}
 801f018:	627b      	str	r3, [r7, #36]	; 0x24
  SysTime_t c =  { .Seconds = 0, .SubSeconds = 0 };
 801f01a:	2300      	movs	r3, #0
 801f01c:	613b      	str	r3, [r7, #16]
 801f01e:	2300      	movs	r3, #0
 801f020:	82bb      	strh	r3, [r7, #20]

  c.Seconds = a.Seconds + b.Seconds;
 801f022:	687a      	ldr	r2, [r7, #4]
 801f024:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801f026:	4413      	add	r3, r2
 801f028:	613b      	str	r3, [r7, #16]
  c.SubSeconds = a.SubSeconds + b.SubSeconds;
 801f02a:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 801f02e:	b29a      	uxth	r2, r3
 801f030:	f9b7 3028 	ldrsh.w	r3, [r7, #40]	; 0x28
 801f034:	b29b      	uxth	r3, r3
 801f036:	4413      	add	r3, r2
 801f038:	b29b      	uxth	r3, r3
 801f03a:	b21b      	sxth	r3, r3
 801f03c:	82bb      	strh	r3, [r7, #20]
  if( c.SubSeconds >= 1000 )
 801f03e:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 801f042:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 801f046:	db0a      	blt.n	801f05e <SysTimeAdd+0x56>
  {
    c.Seconds++;
 801f048:	693b      	ldr	r3, [r7, #16]
 801f04a:	3301      	adds	r3, #1
 801f04c:	613b      	str	r3, [r7, #16]
    c.SubSeconds -= 1000;
 801f04e:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 801f052:	b29b      	uxth	r3, r3
 801f054:	f5a3 737a 	sub.w	r3, r3, #1000	; 0x3e8
 801f058:	b29b      	uxth	r3, r3
 801f05a:	b21b      	sxth	r3, r3
 801f05c:	82bb      	strh	r3, [r7, #20]
  }
  return c;
 801f05e:	68fb      	ldr	r3, [r7, #12]
 801f060:	461a      	mov	r2, r3
 801f062:	f107 0310 	add.w	r3, r7, #16
 801f066:	e893 0003 	ldmia.w	r3, {r0, r1}
 801f06a:	e882 0003 	stmia.w	r2, {r0, r1}
}
 801f06e:	68f8      	ldr	r0, [r7, #12]
 801f070:	371c      	adds	r7, #28
 801f072:	46bd      	mov	sp, r7
 801f074:	bc80      	pop	{r7}
 801f076:	b002      	add	sp, #8
 801f078:	4770      	bx	lr

0801f07a <SysTimeSub>:

SysTime_t SysTimeSub( SysTime_t a, SysTime_t b )
{
 801f07a:	b082      	sub	sp, #8
 801f07c:	b480      	push	{r7}
 801f07e:	b087      	sub	sp, #28
 801f080:	af00      	add	r7, sp, #0
 801f082:	60f8      	str	r0, [r7, #12]
 801f084:	1d38      	adds	r0, r7, #4
 801f086:	e880 0006 	stmia.w	r0, {r1, r2}
 801f08a:	627b      	str	r3, [r7, #36]	; 0x24
  SysTime_t c = { .Seconds = 0, .SubSeconds = 0 };
 801f08c:	2300      	movs	r3, #0
 801f08e:	613b      	str	r3, [r7, #16]
 801f090:	2300      	movs	r3, #0
 801f092:	82bb      	strh	r3, [r7, #20]

  c.Seconds = a.Seconds - b.Seconds;
 801f094:	687a      	ldr	r2, [r7, #4]
 801f096:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801f098:	1ad3      	subs	r3, r2, r3
 801f09a:	613b      	str	r3, [r7, #16]
  c.SubSeconds = a.SubSeconds - b.SubSeconds;
 801f09c:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 801f0a0:	b29a      	uxth	r2, r3
 801f0a2:	f9b7 3028 	ldrsh.w	r3, [r7, #40]	; 0x28
 801f0a6:	b29b      	uxth	r3, r3
 801f0a8:	1ad3      	subs	r3, r2, r3
 801f0aa:	b29b      	uxth	r3, r3
 801f0ac:	b21b      	sxth	r3, r3
 801f0ae:	82bb      	strh	r3, [r7, #20]
  if( c.SubSeconds < 0 )
 801f0b0:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 801f0b4:	2b00      	cmp	r3, #0
 801f0b6:	da0a      	bge.n	801f0ce <SysTimeSub+0x54>
  {
    c.Seconds--;
 801f0b8:	693b      	ldr	r3, [r7, #16]
 801f0ba:	3b01      	subs	r3, #1
 801f0bc:	613b      	str	r3, [r7, #16]
    c.SubSeconds += 1000;
 801f0be:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 801f0c2:	b29b      	uxth	r3, r3
 801f0c4:	f503 737a 	add.w	r3, r3, #1000	; 0x3e8
 801f0c8:	b29b      	uxth	r3, r3
 801f0ca:	b21b      	sxth	r3, r3
 801f0cc:	82bb      	strh	r3, [r7, #20]
  }
  return c;
 801f0ce:	68fb      	ldr	r3, [r7, #12]
 801f0d0:	461a      	mov	r2, r3
 801f0d2:	f107 0310 	add.w	r3, r7, #16
 801f0d6:	e893 0003 	ldmia.w	r3, {r0, r1}
 801f0da:	e882 0003 	stmia.w	r2, {r0, r1}
}
 801f0de:	68f8      	ldr	r0, [r7, #12]
 801f0e0:	371c      	adds	r7, #28
 801f0e2:	46bd      	mov	sp, r7
 801f0e4:	bc80      	pop	{r7}
 801f0e6:	b002      	add	sp, #8
 801f0e8:	4770      	bx	lr
	...

0801f0ec <SysTimeSet>:

void SysTimeSet( SysTime_t sysTime )
{
 801f0ec:	b580      	push	{r7, lr}
 801f0ee:	b088      	sub	sp, #32
 801f0f0:	af02      	add	r7, sp, #8
 801f0f2:	463b      	mov	r3, r7
 801f0f4:	e883 0003 	stmia.w	r3, {r0, r1}
  SysTime_t DeltaTime;

  SysTime_t calendarTime = { .Seconds = 0, .SubSeconds = 0 };
 801f0f8:	2300      	movs	r3, #0
 801f0fa:	60bb      	str	r3, [r7, #8]
 801f0fc:	2300      	movs	r3, #0
 801f0fe:	81bb      	strh	r3, [r7, #12]

  calendarTime.Seconds = UTIL_SYSTIMDriver.GetCalendarTime( ( uint16_t* )&calendarTime.SubSeconds );
 801f100:	4b10      	ldr	r3, [pc, #64]	; (801f144 <SysTimeSet+0x58>)
 801f102:	691b      	ldr	r3, [r3, #16]
 801f104:	f107 0208 	add.w	r2, r7, #8
 801f108:	3204      	adds	r2, #4
 801f10a:	4610      	mov	r0, r2
 801f10c:	4798      	blx	r3
 801f10e:	4603      	mov	r3, r0
 801f110:	60bb      	str	r3, [r7, #8]

  // sysTime is UNIX epoch
  DeltaTime = SysTimeSub( sysTime, calendarTime );
 801f112:	f107 0010 	add.w	r0, r7, #16
 801f116:	68fb      	ldr	r3, [r7, #12]
 801f118:	9300      	str	r3, [sp, #0]
 801f11a:	68bb      	ldr	r3, [r7, #8]
 801f11c:	463a      	mov	r2, r7
 801f11e:	ca06      	ldmia	r2, {r1, r2}
 801f120:	f7ff ffab 	bl	801f07a <SysTimeSub>

  UTIL_SYSTIMDriver.BKUPWrite_Seconds( DeltaTime.Seconds );
 801f124:	4b07      	ldr	r3, [pc, #28]	; (801f144 <SysTimeSet+0x58>)
 801f126:	681b      	ldr	r3, [r3, #0]
 801f128:	693a      	ldr	r2, [r7, #16]
 801f12a:	4610      	mov	r0, r2
 801f12c:	4798      	blx	r3
  UTIL_SYSTIMDriver.BKUPWrite_SubSeconds( ( uint32_t ) DeltaTime.SubSeconds );
 801f12e:	4b05      	ldr	r3, [pc, #20]	; (801f144 <SysTimeSet+0x58>)
 801f130:	689b      	ldr	r3, [r3, #8]
 801f132:	f9b7 2014 	ldrsh.w	r2, [r7, #20]
 801f136:	4610      	mov	r0, r2
 801f138:	4798      	blx	r3
}
 801f13a:	bf00      	nop
 801f13c:	3718      	adds	r7, #24
 801f13e:	46bd      	mov	sp, r7
 801f140:	bd80      	pop	{r7, pc}
 801f142:	bf00      	nop
 801f144:	08021a68 	.word	0x08021a68

0801f148 <SysTimeGet>:

SysTime_t SysTimeGet( void )
{
 801f148:	b580      	push	{r7, lr}
 801f14a:	b08a      	sub	sp, #40	; 0x28
 801f14c:	af02      	add	r7, sp, #8
 801f14e:	6078      	str	r0, [r7, #4]
  SysTime_t calendarTime = { .Seconds = 0, .SubSeconds = 0 };
 801f150:	2300      	movs	r3, #0
 801f152:	61bb      	str	r3, [r7, #24]
 801f154:	2300      	movs	r3, #0
 801f156:	83bb      	strh	r3, [r7, #28]
  SysTime_t sysTime = { .Seconds = 0, .SubSeconds = 0 };
 801f158:	2300      	movs	r3, #0
 801f15a:	613b      	str	r3, [r7, #16]
 801f15c:	2300      	movs	r3, #0
 801f15e:	82bb      	strh	r3, [r7, #20]
  SysTime_t DeltaTime;

  calendarTime.Seconds = UTIL_SYSTIMDriver.GetCalendarTime( ( uint16_t* )&calendarTime.SubSeconds );
 801f160:	4b14      	ldr	r3, [pc, #80]	; (801f1b4 <SysTimeGet+0x6c>)
 801f162:	691b      	ldr	r3, [r3, #16]
 801f164:	f107 0218 	add.w	r2, r7, #24
 801f168:	3204      	adds	r2, #4
 801f16a:	4610      	mov	r0, r2
 801f16c:	4798      	blx	r3
 801f16e:	4603      	mov	r3, r0
 801f170:	61bb      	str	r3, [r7, #24]

  DeltaTime.SubSeconds = (int16_t)UTIL_SYSTIMDriver.BKUPRead_SubSeconds();
 801f172:	4b10      	ldr	r3, [pc, #64]	; (801f1b4 <SysTimeGet+0x6c>)
 801f174:	68db      	ldr	r3, [r3, #12]
 801f176:	4798      	blx	r3
 801f178:	4603      	mov	r3, r0
 801f17a:	b21b      	sxth	r3, r3
 801f17c:	81bb      	strh	r3, [r7, #12]
  DeltaTime.Seconds = UTIL_SYSTIMDriver.BKUPRead_Seconds();
 801f17e:	4b0d      	ldr	r3, [pc, #52]	; (801f1b4 <SysTimeGet+0x6c>)
 801f180:	685b      	ldr	r3, [r3, #4]
 801f182:	4798      	blx	r3
 801f184:	4603      	mov	r3, r0
 801f186:	60bb      	str	r3, [r7, #8]

  sysTime = SysTimeAdd( DeltaTime, calendarTime );
 801f188:	f107 0010 	add.w	r0, r7, #16
 801f18c:	69fb      	ldr	r3, [r7, #28]
 801f18e:	9300      	str	r3, [sp, #0]
 801f190:	69bb      	ldr	r3, [r7, #24]
 801f192:	f107 0208 	add.w	r2, r7, #8
 801f196:	ca06      	ldmia	r2, {r1, r2}
 801f198:	f7ff ff36 	bl	801f008 <SysTimeAdd>

  return sysTime;
 801f19c:	687b      	ldr	r3, [r7, #4]
 801f19e:	461a      	mov	r2, r3
 801f1a0:	f107 0310 	add.w	r3, r7, #16
 801f1a4:	e893 0003 	ldmia.w	r3, {r0, r1}
 801f1a8:	e882 0003 	stmia.w	r2, {r0, r1}
}
 801f1ac:	6878      	ldr	r0, [r7, #4]
 801f1ae:	3720      	adds	r7, #32
 801f1b0:	46bd      	mov	sp, r7
 801f1b2:	bd80      	pop	{r7, pc}
 801f1b4:	08021a68 	.word	0x08021a68

0801f1b8 <SysTimeGetMcuTime>:


SysTime_t SysTimeGetMcuTime( void )
{
 801f1b8:	b580      	push	{r7, lr}
 801f1ba:	b084      	sub	sp, #16
 801f1bc:	af00      	add	r7, sp, #0
 801f1be:	6078      	str	r0, [r7, #4]
  SysTime_t calendarTime = { .Seconds = 0, .SubSeconds = 0 };
 801f1c0:	2300      	movs	r3, #0
 801f1c2:	60bb      	str	r3, [r7, #8]
 801f1c4:	2300      	movs	r3, #0
 801f1c6:	81bb      	strh	r3, [r7, #12]

  calendarTime.Seconds = UTIL_SYSTIMDriver.GetCalendarTime( ( uint16_t* )&calendarTime.SubSeconds );
 801f1c8:	4b0a      	ldr	r3, [pc, #40]	; (801f1f4 <SysTimeGetMcuTime+0x3c>)
 801f1ca:	691b      	ldr	r3, [r3, #16]
 801f1cc:	f107 0208 	add.w	r2, r7, #8
 801f1d0:	3204      	adds	r2, #4
 801f1d2:	4610      	mov	r0, r2
 801f1d4:	4798      	blx	r3
 801f1d6:	4603      	mov	r3, r0
 801f1d8:	60bb      	str	r3, [r7, #8]

  return calendarTime;
 801f1da:	687b      	ldr	r3, [r7, #4]
 801f1dc:	461a      	mov	r2, r3
 801f1de:	f107 0308 	add.w	r3, r7, #8
 801f1e2:	e893 0003 	ldmia.w	r3, {r0, r1}
 801f1e6:	e882 0003 	stmia.w	r2, {r0, r1}
}
 801f1ea:	6878      	ldr	r0, [r7, #4]
 801f1ec:	3710      	adds	r7, #16
 801f1ee:	46bd      	mov	sp, r7
 801f1f0:	bd80      	pop	{r7, pc}
 801f1f2:	bf00      	nop
 801f1f4:	08021a68 	.word	0x08021a68

0801f1f8 <SysTimeToMs>:

uint32_t SysTimeToMs( SysTime_t sysTime )
{
 801f1f8:	b580      	push	{r7, lr}
 801f1fa:	b088      	sub	sp, #32
 801f1fc:	af02      	add	r7, sp, #8
 801f1fe:	463b      	mov	r3, r7
 801f200:	e883 0003 	stmia.w	r3, {r0, r1}
  SysTime_t DeltaTime;
  DeltaTime.SubSeconds = (int16_t)UTIL_SYSTIMDriver.BKUPRead_SubSeconds();
 801f204:	4b0f      	ldr	r3, [pc, #60]	; (801f244 <SysTimeToMs+0x4c>)
 801f206:	68db      	ldr	r3, [r3, #12]
 801f208:	4798      	blx	r3
 801f20a:	4603      	mov	r3, r0
 801f20c:	b21b      	sxth	r3, r3
 801f20e:	82bb      	strh	r3, [r7, #20]
  DeltaTime.Seconds = UTIL_SYSTIMDriver.BKUPRead_Seconds();
 801f210:	4b0c      	ldr	r3, [pc, #48]	; (801f244 <SysTimeToMs+0x4c>)
 801f212:	685b      	ldr	r3, [r3, #4]
 801f214:	4798      	blx	r3
 801f216:	4603      	mov	r3, r0
 801f218:	613b      	str	r3, [r7, #16]

  SysTime_t calendarTime = SysTimeSub( sysTime, DeltaTime );
 801f21a:	f107 0008 	add.w	r0, r7, #8
 801f21e:	697b      	ldr	r3, [r7, #20]
 801f220:	9300      	str	r3, [sp, #0]
 801f222:	693b      	ldr	r3, [r7, #16]
 801f224:	463a      	mov	r2, r7
 801f226:	ca06      	ldmia	r2, {r1, r2}
 801f228:	f7ff ff27 	bl	801f07a <SysTimeSub>
  return calendarTime.Seconds * 1000 + calendarTime.SubSeconds;
 801f22c:	68bb      	ldr	r3, [r7, #8]
 801f22e:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 801f232:	fb02 f303 	mul.w	r3, r2, r3
 801f236:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 801f23a:	4413      	add	r3, r2
}
 801f23c:	4618      	mov	r0, r3
 801f23e:	3718      	adds	r7, #24
 801f240:	46bd      	mov	sp, r7
 801f242:	bd80      	pop	{r7, pc}
 801f244:	08021a68 	.word	0x08021a68

0801f248 <SysTimeFromMs>:

SysTime_t SysTimeFromMs( uint32_t timeMs )
{
 801f248:	b580      	push	{r7, lr}
 801f24a:	b08a      	sub	sp, #40	; 0x28
 801f24c:	af02      	add	r7, sp, #8
 801f24e:	6078      	str	r0, [r7, #4]
 801f250:	6039      	str	r1, [r7, #0]
  uint32_t seconds = timeMs / 1000;
 801f252:	683b      	ldr	r3, [r7, #0]
 801f254:	4a19      	ldr	r2, [pc, #100]	; (801f2bc <SysTimeFromMs+0x74>)
 801f256:	fba2 2303 	umull	r2, r3, r2, r3
 801f25a:	099b      	lsrs	r3, r3, #6
 801f25c:	61fb      	str	r3, [r7, #28]
  SysTime_t sysTime = { .Seconds = seconds, .SubSeconds =  timeMs - seconds * 1000 };
 801f25e:	69fb      	ldr	r3, [r7, #28]
 801f260:	617b      	str	r3, [r7, #20]
 801f262:	683b      	ldr	r3, [r7, #0]
 801f264:	b29a      	uxth	r2, r3
 801f266:	69fb      	ldr	r3, [r7, #28]
 801f268:	b29b      	uxth	r3, r3
 801f26a:	4619      	mov	r1, r3
 801f26c:	0149      	lsls	r1, r1, #5
 801f26e:	1ac9      	subs	r1, r1, r3
 801f270:	0089      	lsls	r1, r1, #2
 801f272:	440b      	add	r3, r1
 801f274:	00db      	lsls	r3, r3, #3
 801f276:	b29b      	uxth	r3, r3
 801f278:	1ad3      	subs	r3, r2, r3
 801f27a:	b29b      	uxth	r3, r3
 801f27c:	b21b      	sxth	r3, r3
 801f27e:	833b      	strh	r3, [r7, #24]
  SysTime_t DeltaTime = { 0 };
 801f280:	f107 030c 	add.w	r3, r7, #12
 801f284:	2200      	movs	r2, #0
 801f286:	601a      	str	r2, [r3, #0]
 801f288:	605a      	str	r2, [r3, #4]

  DeltaTime.SubSeconds = (int16_t)UTIL_SYSTIMDriver.BKUPRead_SubSeconds();
 801f28a:	4b0d      	ldr	r3, [pc, #52]	; (801f2c0 <SysTimeFromMs+0x78>)
 801f28c:	68db      	ldr	r3, [r3, #12]
 801f28e:	4798      	blx	r3
 801f290:	4603      	mov	r3, r0
 801f292:	b21b      	sxth	r3, r3
 801f294:	823b      	strh	r3, [r7, #16]
  DeltaTime.Seconds = UTIL_SYSTIMDriver.BKUPRead_Seconds();
 801f296:	4b0a      	ldr	r3, [pc, #40]	; (801f2c0 <SysTimeFromMs+0x78>)
 801f298:	685b      	ldr	r3, [r3, #4]
 801f29a:	4798      	blx	r3
 801f29c:	4603      	mov	r3, r0
 801f29e:	60fb      	str	r3, [r7, #12]
  return SysTimeAdd( sysTime, DeltaTime );
 801f2a0:	6878      	ldr	r0, [r7, #4]
 801f2a2:	693b      	ldr	r3, [r7, #16]
 801f2a4:	9300      	str	r3, [sp, #0]
 801f2a6:	68fb      	ldr	r3, [r7, #12]
 801f2a8:	f107 0214 	add.w	r2, r7, #20
 801f2ac:	ca06      	ldmia	r2, {r1, r2}
 801f2ae:	f7ff feab 	bl	801f008 <SysTimeAdd>
}
 801f2b2:	6878      	ldr	r0, [r7, #4]
 801f2b4:	3720      	adds	r7, #32
 801f2b6:	46bd      	mov	sp, r7
 801f2b8:	bd80      	pop	{r7, pc}
 801f2ba:	bf00      	nop
 801f2bc:	10624dd3 	.word	0x10624dd3
 801f2c0:	08021a68 	.word	0x08021a68

0801f2c4 <ee_skip_atoi>:
  return sc - s;
}
#endif

static int ee_skip_atoi(const char **s)
{
 801f2c4:	b480      	push	{r7}
 801f2c6:	b085      	sub	sp, #20
 801f2c8:	af00      	add	r7, sp, #0
 801f2ca:	6078      	str	r0, [r7, #4]
  int i = 0;
 801f2cc:	2300      	movs	r3, #0
 801f2ce:	60fb      	str	r3, [r7, #12]
  while (is_digit(**s)) i = i*10 + *((*s)++) - '0';
 801f2d0:	e00e      	b.n	801f2f0 <ee_skip_atoi+0x2c>
 801f2d2:	68fa      	ldr	r2, [r7, #12]
 801f2d4:	4613      	mov	r3, r2
 801f2d6:	009b      	lsls	r3, r3, #2
 801f2d8:	4413      	add	r3, r2
 801f2da:	005b      	lsls	r3, r3, #1
 801f2dc:	4618      	mov	r0, r3
 801f2de:	687b      	ldr	r3, [r7, #4]
 801f2e0:	681b      	ldr	r3, [r3, #0]
 801f2e2:	1c59      	adds	r1, r3, #1
 801f2e4:	687a      	ldr	r2, [r7, #4]
 801f2e6:	6011      	str	r1, [r2, #0]
 801f2e8:	781b      	ldrb	r3, [r3, #0]
 801f2ea:	4403      	add	r3, r0
 801f2ec:	3b30      	subs	r3, #48	; 0x30
 801f2ee:	60fb      	str	r3, [r7, #12]
 801f2f0:	687b      	ldr	r3, [r7, #4]
 801f2f2:	681b      	ldr	r3, [r3, #0]
 801f2f4:	781b      	ldrb	r3, [r3, #0]
 801f2f6:	2b2f      	cmp	r3, #47	; 0x2f
 801f2f8:	d904      	bls.n	801f304 <ee_skip_atoi+0x40>
 801f2fa:	687b      	ldr	r3, [r7, #4]
 801f2fc:	681b      	ldr	r3, [r3, #0]
 801f2fe:	781b      	ldrb	r3, [r3, #0]
 801f300:	2b39      	cmp	r3, #57	; 0x39
 801f302:	d9e6      	bls.n	801f2d2 <ee_skip_atoi+0xe>
  return i;
 801f304:	68fb      	ldr	r3, [r7, #12]
}
 801f306:	4618      	mov	r0, r3
 801f308:	3714      	adds	r7, #20
 801f30a:	46bd      	mov	sp, r7
 801f30c:	bc80      	pop	{r7}
 801f30e:	4770      	bx	lr

0801f310 <ee_number>:

#define ASSIGN_STR(_c)  do { *str++ = (_c); max_size--; if (max_size == 0) return str; } while (0)

static char *ee_number(char *str, int max_size, long num, int base, int size, int precision, int type)
{
 801f310:	b480      	push	{r7}
 801f312:	b099      	sub	sp, #100	; 0x64
 801f314:	af00      	add	r7, sp, #0
 801f316:	60f8      	str	r0, [r7, #12]
 801f318:	60b9      	str	r1, [r7, #8]
 801f31a:	607a      	str	r2, [r7, #4]
 801f31c:	603b      	str	r3, [r7, #0]
  char c;
  char sign, tmp[66];
  char *dig = lower_digits;
 801f31e:	4b71      	ldr	r3, [pc, #452]	; (801f4e4 <ee_number+0x1d4>)
 801f320:	681b      	ldr	r3, [r3, #0]
 801f322:	65bb      	str	r3, [r7, #88]	; 0x58
  int i;

  if (type & UPPERCASE)  dig = upper_digits;
 801f324:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 801f326:	f003 0340 	and.w	r3, r3, #64	; 0x40
 801f32a:	2b00      	cmp	r3, #0
 801f32c:	d002      	beq.n	801f334 <ee_number+0x24>
 801f32e:	4b6e      	ldr	r3, [pc, #440]	; (801f4e8 <ee_number+0x1d8>)
 801f330:	681b      	ldr	r3, [r3, #0]
 801f332:	65bb      	str	r3, [r7, #88]	; 0x58
#ifdef TINY_PRINTF
#else
  if (type & LEFT) type &= ~ZEROPAD;
#endif
  if (base < 2 || base > 36) return 0;
 801f334:	683b      	ldr	r3, [r7, #0]
 801f336:	2b01      	cmp	r3, #1
 801f338:	dd02      	ble.n	801f340 <ee_number+0x30>
 801f33a:	683b      	ldr	r3, [r7, #0]
 801f33c:	2b24      	cmp	r3, #36	; 0x24
 801f33e:	dd01      	ble.n	801f344 <ee_number+0x34>
 801f340:	2300      	movs	r3, #0
 801f342:	e0ca      	b.n	801f4da <ee_number+0x1ca>

  c = (type & ZEROPAD) ? '0' : ' ';
 801f344:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 801f346:	f003 0301 	and.w	r3, r3, #1
 801f34a:	2b00      	cmp	r3, #0
 801f34c:	d001      	beq.n	801f352 <ee_number+0x42>
 801f34e:	2330      	movs	r3, #48	; 0x30
 801f350:	e000      	b.n	801f354 <ee_number+0x44>
 801f352:	2320      	movs	r3, #32
 801f354:	f887 3053 	strb.w	r3, [r7, #83]	; 0x53
  sign = 0;
 801f358:	2300      	movs	r3, #0
 801f35a:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
  if (type & SIGN)
 801f35e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 801f360:	f003 0302 	and.w	r3, r3, #2
 801f364:	2b00      	cmp	r3, #0
 801f366:	d00b      	beq.n	801f380 <ee_number+0x70>
  {
    if (num < 0)
 801f368:	687b      	ldr	r3, [r7, #4]
 801f36a:	2b00      	cmp	r3, #0
 801f36c:	da08      	bge.n	801f380 <ee_number+0x70>
    {
      sign = '-';
 801f36e:	232d      	movs	r3, #45	; 0x2d
 801f370:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
      num = -num;
 801f374:	687b      	ldr	r3, [r7, #4]
 801f376:	425b      	negs	r3, r3
 801f378:	607b      	str	r3, [r7, #4]
      size--;
 801f37a:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 801f37c:	3b01      	subs	r3, #1
 801f37e:	66bb      	str	r3, [r7, #104]	; 0x68
    else if (base == 8)
      size--;
  }
#endif

  i = 0;
 801f380:	2300      	movs	r3, #0
 801f382:	657b      	str	r3, [r7, #84]	; 0x54

  if (num == 0)
 801f384:	687b      	ldr	r3, [r7, #4]
 801f386:	2b00      	cmp	r3, #0
 801f388:	d11e      	bne.n	801f3c8 <ee_number+0xb8>
    tmp[i++] = '0';
 801f38a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 801f38c:	1c5a      	adds	r2, r3, #1
 801f38e:	657a      	str	r2, [r7, #84]	; 0x54
 801f390:	3360      	adds	r3, #96	; 0x60
 801f392:	443b      	add	r3, r7
 801f394:	2230      	movs	r2, #48	; 0x30
 801f396:	f803 2c50 	strb.w	r2, [r3, #-80]
 801f39a:	e018      	b.n	801f3ce <ee_number+0xbe>
  else
  {
    while (num != 0)
    {
      tmp[i++] = dig[((unsigned long) num) % (unsigned) base];
 801f39c:	687b      	ldr	r3, [r7, #4]
 801f39e:	683a      	ldr	r2, [r7, #0]
 801f3a0:	fbb3 f1f2 	udiv	r1, r3, r2
 801f3a4:	fb01 f202 	mul.w	r2, r1, r2
 801f3a8:	1a9b      	subs	r3, r3, r2
 801f3aa:	6dba      	ldr	r2, [r7, #88]	; 0x58
 801f3ac:	441a      	add	r2, r3
 801f3ae:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 801f3b0:	1c59      	adds	r1, r3, #1
 801f3b2:	6579      	str	r1, [r7, #84]	; 0x54
 801f3b4:	7812      	ldrb	r2, [r2, #0]
 801f3b6:	3360      	adds	r3, #96	; 0x60
 801f3b8:	443b      	add	r3, r7
 801f3ba:	f803 2c50 	strb.w	r2, [r3, #-80]
      num = ((unsigned long) num) / (unsigned) base;
 801f3be:	687a      	ldr	r2, [r7, #4]
 801f3c0:	683b      	ldr	r3, [r7, #0]
 801f3c2:	fbb2 f3f3 	udiv	r3, r2, r3
 801f3c6:	607b      	str	r3, [r7, #4]
    while (num != 0)
 801f3c8:	687b      	ldr	r3, [r7, #4]
 801f3ca:	2b00      	cmp	r3, #0
 801f3cc:	d1e6      	bne.n	801f39c <ee_number+0x8c>
    }
  }

  if (i > precision) precision = i;
 801f3ce:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 801f3d0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 801f3d2:	429a      	cmp	r2, r3
 801f3d4:	dd01      	ble.n	801f3da <ee_number+0xca>
 801f3d6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 801f3d8:	66fb      	str	r3, [r7, #108]	; 0x6c
  size -= precision;
 801f3da:	6eba      	ldr	r2, [r7, #104]	; 0x68
 801f3dc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 801f3de:	1ad3      	subs	r3, r2, r3
 801f3e0:	66bb      	str	r3, [r7, #104]	; 0x68
  if (!(type & (ZEROPAD /* TINY option   | LEFT */))) while (size-- > 0) ASSIGN_STR(' ');
 801f3e2:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 801f3e4:	f003 0301 	and.w	r3, r3, #1
 801f3e8:	2b00      	cmp	r3, #0
 801f3ea:	d112      	bne.n	801f412 <ee_number+0x102>
 801f3ec:	e00c      	b.n	801f408 <ee_number+0xf8>
 801f3ee:	68fb      	ldr	r3, [r7, #12]
 801f3f0:	1c5a      	adds	r2, r3, #1
 801f3f2:	60fa      	str	r2, [r7, #12]
 801f3f4:	2220      	movs	r2, #32
 801f3f6:	701a      	strb	r2, [r3, #0]
 801f3f8:	68bb      	ldr	r3, [r7, #8]
 801f3fa:	3b01      	subs	r3, #1
 801f3fc:	60bb      	str	r3, [r7, #8]
 801f3fe:	68bb      	ldr	r3, [r7, #8]
 801f400:	2b00      	cmp	r3, #0
 801f402:	d101      	bne.n	801f408 <ee_number+0xf8>
 801f404:	68fb      	ldr	r3, [r7, #12]
 801f406:	e068      	b.n	801f4da <ee_number+0x1ca>
 801f408:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 801f40a:	1e5a      	subs	r2, r3, #1
 801f40c:	66ba      	str	r2, [r7, #104]	; 0x68
 801f40e:	2b00      	cmp	r3, #0
 801f410:	dced      	bgt.n	801f3ee <ee_number+0xde>
  if (sign) ASSIGN_STR(sign);
 801f412:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 801f416:	2b00      	cmp	r3, #0
 801f418:	d01b      	beq.n	801f452 <ee_number+0x142>
 801f41a:	68fb      	ldr	r3, [r7, #12]
 801f41c:	1c5a      	adds	r2, r3, #1
 801f41e:	60fa      	str	r2, [r7, #12]
 801f420:	f897 205f 	ldrb.w	r2, [r7, #95]	; 0x5f
 801f424:	701a      	strb	r2, [r3, #0]
 801f426:	68bb      	ldr	r3, [r7, #8]
 801f428:	3b01      	subs	r3, #1
 801f42a:	60bb      	str	r3, [r7, #8]
 801f42c:	68bb      	ldr	r3, [r7, #8]
 801f42e:	2b00      	cmp	r3, #0
 801f430:	d10f      	bne.n	801f452 <ee_number+0x142>
 801f432:	68fb      	ldr	r3, [r7, #12]
 801f434:	e051      	b.n	801f4da <ee_number+0x1ca>
    }
  }
#endif

#ifdef TINY_PRINTF
  while (size-- > 0) ASSIGN_STR(c);
 801f436:	68fb      	ldr	r3, [r7, #12]
 801f438:	1c5a      	adds	r2, r3, #1
 801f43a:	60fa      	str	r2, [r7, #12]
 801f43c:	f897 2053 	ldrb.w	r2, [r7, #83]	; 0x53
 801f440:	701a      	strb	r2, [r3, #0]
 801f442:	68bb      	ldr	r3, [r7, #8]
 801f444:	3b01      	subs	r3, #1
 801f446:	60bb      	str	r3, [r7, #8]
 801f448:	68bb      	ldr	r3, [r7, #8]
 801f44a:	2b00      	cmp	r3, #0
 801f44c:	d101      	bne.n	801f452 <ee_number+0x142>
 801f44e:	68fb      	ldr	r3, [r7, #12]
 801f450:	e043      	b.n	801f4da <ee_number+0x1ca>
 801f452:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 801f454:	1e5a      	subs	r2, r3, #1
 801f456:	66ba      	str	r2, [r7, #104]	; 0x68
 801f458:	2b00      	cmp	r3, #0
 801f45a:	dcec      	bgt.n	801f436 <ee_number+0x126>
#else
  if (!(type & LEFT)) while (size-- > 0) ASSIGN_STR(c);
#endif
  while (i < precision--) ASSIGN_STR('0');
 801f45c:	e00c      	b.n	801f478 <ee_number+0x168>
 801f45e:	68fb      	ldr	r3, [r7, #12]
 801f460:	1c5a      	adds	r2, r3, #1
 801f462:	60fa      	str	r2, [r7, #12]
 801f464:	2230      	movs	r2, #48	; 0x30
 801f466:	701a      	strb	r2, [r3, #0]
 801f468:	68bb      	ldr	r3, [r7, #8]
 801f46a:	3b01      	subs	r3, #1
 801f46c:	60bb      	str	r3, [r7, #8]
 801f46e:	68bb      	ldr	r3, [r7, #8]
 801f470:	2b00      	cmp	r3, #0
 801f472:	d101      	bne.n	801f478 <ee_number+0x168>
 801f474:	68fb      	ldr	r3, [r7, #12]
 801f476:	e030      	b.n	801f4da <ee_number+0x1ca>
 801f478:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 801f47a:	1e5a      	subs	r2, r3, #1
 801f47c:	66fa      	str	r2, [r7, #108]	; 0x6c
 801f47e:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 801f480:	429a      	cmp	r2, r3
 801f482:	dbec      	blt.n	801f45e <ee_number+0x14e>
  while (i-- > 0) ASSIGN_STR(tmp[i]);
 801f484:	e010      	b.n	801f4a8 <ee_number+0x198>
 801f486:	68fb      	ldr	r3, [r7, #12]
 801f488:	1c5a      	adds	r2, r3, #1
 801f48a:	60fa      	str	r2, [r7, #12]
 801f48c:	f107 0110 	add.w	r1, r7, #16
 801f490:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 801f492:	440a      	add	r2, r1
 801f494:	7812      	ldrb	r2, [r2, #0]
 801f496:	701a      	strb	r2, [r3, #0]
 801f498:	68bb      	ldr	r3, [r7, #8]
 801f49a:	3b01      	subs	r3, #1
 801f49c:	60bb      	str	r3, [r7, #8]
 801f49e:	68bb      	ldr	r3, [r7, #8]
 801f4a0:	2b00      	cmp	r3, #0
 801f4a2:	d101      	bne.n	801f4a8 <ee_number+0x198>
 801f4a4:	68fb      	ldr	r3, [r7, #12]
 801f4a6:	e018      	b.n	801f4da <ee_number+0x1ca>
 801f4a8:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 801f4aa:	1e5a      	subs	r2, r3, #1
 801f4ac:	657a      	str	r2, [r7, #84]	; 0x54
 801f4ae:	2b00      	cmp	r3, #0
 801f4b0:	dce9      	bgt.n	801f486 <ee_number+0x176>
  while (size-- > 0) ASSIGN_STR(' ');
 801f4b2:	e00c      	b.n	801f4ce <ee_number+0x1be>
 801f4b4:	68fb      	ldr	r3, [r7, #12]
 801f4b6:	1c5a      	adds	r2, r3, #1
 801f4b8:	60fa      	str	r2, [r7, #12]
 801f4ba:	2220      	movs	r2, #32
 801f4bc:	701a      	strb	r2, [r3, #0]
 801f4be:	68bb      	ldr	r3, [r7, #8]
 801f4c0:	3b01      	subs	r3, #1
 801f4c2:	60bb      	str	r3, [r7, #8]
 801f4c4:	68bb      	ldr	r3, [r7, #8]
 801f4c6:	2b00      	cmp	r3, #0
 801f4c8:	d101      	bne.n	801f4ce <ee_number+0x1be>
 801f4ca:	68fb      	ldr	r3, [r7, #12]
 801f4cc:	e005      	b.n	801f4da <ee_number+0x1ca>
 801f4ce:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 801f4d0:	1e5a      	subs	r2, r3, #1
 801f4d2:	66ba      	str	r2, [r7, #104]	; 0x68
 801f4d4:	2b00      	cmp	r3, #0
 801f4d6:	dced      	bgt.n	801f4b4 <ee_number+0x1a4>

  return str;
 801f4d8:	68fb      	ldr	r3, [r7, #12]
}
 801f4da:	4618      	mov	r0, r3
 801f4dc:	3764      	adds	r7, #100	; 0x64
 801f4de:	46bd      	mov	sp, r7
 801f4e0:	bc80      	pop	{r7}
 801f4e2:	4770      	bx	lr
 801f4e4:	20000138 	.word	0x20000138
 801f4e8:	2000013c 	.word	0x2000013c

0801f4ec <tiny_vsnprintf_like>:

#define CHECK_STR_SIZE(_buf, _str, _size) \
  if ((((_str) - (_buf)) >= ((_size)-1))) { break; }

int tiny_vsnprintf_like(char *buf, const int size, const char *fmt, va_list args)
{
 801f4ec:	b580      	push	{r7, lr}
 801f4ee:	b092      	sub	sp, #72	; 0x48
 801f4f0:	af04      	add	r7, sp, #16
 801f4f2:	60f8      	str	r0, [r7, #12]
 801f4f4:	60b9      	str	r1, [r7, #8]
 801f4f6:	607a      	str	r2, [r7, #4]
 801f4f8:	603b      	str	r3, [r7, #0]

  int field_width;      // Width of output field
  int precision;        // Min. # of digits for integers; max number of chars for from string
  int qualifier;        // 'h', 'l', or 'L' for integer fields

  if (size <= 0)
 801f4fa:	68bb      	ldr	r3, [r7, #8]
 801f4fc:	2b00      	cmp	r3, #0
 801f4fe:	dc01      	bgt.n	801f504 <tiny_vsnprintf_like+0x18>
  {
    return 0;
 801f500:	2300      	movs	r3, #0
 801f502:	e13e      	b.n	801f782 <tiny_vsnprintf_like+0x296>
  }

  for (str = buf; *fmt || ((str - buf) >= size-1); fmt++)
 801f504:	68fb      	ldr	r3, [r7, #12]
 801f506:	62fb      	str	r3, [r7, #44]	; 0x2c
 801f508:	e128      	b.n	801f75c <tiny_vsnprintf_like+0x270>
  {
    CHECK_STR_SIZE(buf, str, size);
 801f50a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 801f50c:	68fb      	ldr	r3, [r7, #12]
 801f50e:	1ad2      	subs	r2, r2, r3
 801f510:	68bb      	ldr	r3, [r7, #8]
 801f512:	3b01      	subs	r3, #1
 801f514:	429a      	cmp	r2, r3
 801f516:	f280 812e 	bge.w	801f776 <tiny_vsnprintf_like+0x28a>

    if (*fmt != '%')
 801f51a:	687b      	ldr	r3, [r7, #4]
 801f51c:	781b      	ldrb	r3, [r3, #0]
 801f51e:	2b25      	cmp	r3, #37	; 0x25
 801f520:	d006      	beq.n	801f530 <tiny_vsnprintf_like+0x44>
    {
      *str++ = *fmt;
 801f522:	687a      	ldr	r2, [r7, #4]
 801f524:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801f526:	1c59      	adds	r1, r3, #1
 801f528:	62f9      	str	r1, [r7, #44]	; 0x2c
 801f52a:	7812      	ldrb	r2, [r2, #0]
 801f52c:	701a      	strb	r2, [r3, #0]
      continue;
 801f52e:	e112      	b.n	801f756 <tiny_vsnprintf_like+0x26a>
    }

    // Process flags
    flags = 0;
 801f530:	2300      	movs	r3, #0
 801f532:	623b      	str	r3, [r7, #32]
#ifdef TINY_PRINTF
    /* Support %0, but not %-, %+, %space and %# */
    fmt++;
 801f534:	687b      	ldr	r3, [r7, #4]
 801f536:	3301      	adds	r3, #1
 801f538:	607b      	str	r3, [r7, #4]
    if (*fmt == '0')
 801f53a:	687b      	ldr	r3, [r7, #4]
 801f53c:	781b      	ldrb	r3, [r3, #0]
 801f53e:	2b30      	cmp	r3, #48	; 0x30
 801f540:	d103      	bne.n	801f54a <tiny_vsnprintf_like+0x5e>
    {
      flags |= ZEROPAD;
 801f542:	6a3b      	ldr	r3, [r7, #32]
 801f544:	f043 0301 	orr.w	r3, r3, #1
 801f548:	623b      	str	r3, [r7, #32]
      case '0': flags |= ZEROPAD; goto repeat;
    }
#endif

    // Get field width
    field_width = -1;
 801f54a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 801f54e:	61fb      	str	r3, [r7, #28]
    if (is_digit(*fmt))
 801f550:	687b      	ldr	r3, [r7, #4]
 801f552:	781b      	ldrb	r3, [r3, #0]
 801f554:	2b2f      	cmp	r3, #47	; 0x2f
 801f556:	d908      	bls.n	801f56a <tiny_vsnprintf_like+0x7e>
 801f558:	687b      	ldr	r3, [r7, #4]
 801f55a:	781b      	ldrb	r3, [r3, #0]
 801f55c:	2b39      	cmp	r3, #57	; 0x39
 801f55e:	d804      	bhi.n	801f56a <tiny_vsnprintf_like+0x7e>
      field_width = ee_skip_atoi(&fmt);
 801f560:	1d3b      	adds	r3, r7, #4
 801f562:	4618      	mov	r0, r3
 801f564:	f7ff feae 	bl	801f2c4 <ee_skip_atoi>
 801f568:	61f8      	str	r0, [r7, #28]
      }
    }
#endif

    // Get the precision
    precision = -1;
 801f56a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 801f56e:	61bb      	str	r3, [r7, #24]
      if (precision < 0) precision = 0;
    }
#endif

    // Get the conversion qualifier
    qualifier = -1;
 801f570:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 801f574:	617b      	str	r3, [r7, #20]
      fmt++;
    }
#endif

    // Default base
    base = 10;
 801f576:	230a      	movs	r3, #10
 801f578:	633b      	str	r3, [r7, #48]	; 0x30

    switch (*fmt)
 801f57a:	687b      	ldr	r3, [r7, #4]
 801f57c:	781b      	ldrb	r3, [r3, #0]
 801f57e:	3b58      	subs	r3, #88	; 0x58
 801f580:	2b20      	cmp	r3, #32
 801f582:	f200 8094 	bhi.w	801f6ae <tiny_vsnprintf_like+0x1c2>
 801f586:	a201      	add	r2, pc, #4	; (adr r2, 801f58c <tiny_vsnprintf_like+0xa0>)
 801f588:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801f58c:	0801f697 	.word	0x0801f697
 801f590:	0801f6af 	.word	0x0801f6af
 801f594:	0801f6af 	.word	0x0801f6af
 801f598:	0801f6af 	.word	0x0801f6af
 801f59c:	0801f6af 	.word	0x0801f6af
 801f5a0:	0801f6af 	.word	0x0801f6af
 801f5a4:	0801f6af 	.word	0x0801f6af
 801f5a8:	0801f6af 	.word	0x0801f6af
 801f5ac:	0801f6af 	.word	0x0801f6af
 801f5b0:	0801f6af 	.word	0x0801f6af
 801f5b4:	0801f6af 	.word	0x0801f6af
 801f5b8:	0801f61b 	.word	0x0801f61b
 801f5bc:	0801f6a5 	.word	0x0801f6a5
 801f5c0:	0801f6af 	.word	0x0801f6af
 801f5c4:	0801f6af 	.word	0x0801f6af
 801f5c8:	0801f6af 	.word	0x0801f6af
 801f5cc:	0801f6af 	.word	0x0801f6af
 801f5d0:	0801f6a5 	.word	0x0801f6a5
 801f5d4:	0801f6af 	.word	0x0801f6af
 801f5d8:	0801f6af 	.word	0x0801f6af
 801f5dc:	0801f6af 	.word	0x0801f6af
 801f5e0:	0801f6af 	.word	0x0801f6af
 801f5e4:	0801f6af 	.word	0x0801f6af
 801f5e8:	0801f6af 	.word	0x0801f6af
 801f5ec:	0801f6af 	.word	0x0801f6af
 801f5f0:	0801f6af 	.word	0x0801f6af
 801f5f4:	0801f6af 	.word	0x0801f6af
 801f5f8:	0801f63b 	.word	0x0801f63b
 801f5fc:	0801f6af 	.word	0x0801f6af
 801f600:	0801f6fb 	.word	0x0801f6fb
 801f604:	0801f6af 	.word	0x0801f6af
 801f608:	0801f6af 	.word	0x0801f6af
 801f60c:	0801f69f 	.word	0x0801f69f
      case 'c':
#ifdef TINY_PRINTF
#else
        if (!(flags & LEFT))
#endif
          while (--field_width > 0) *str++ = ' ';
 801f610:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801f612:	1c5a      	adds	r2, r3, #1
 801f614:	62fa      	str	r2, [r7, #44]	; 0x2c
 801f616:	2220      	movs	r2, #32
 801f618:	701a      	strb	r2, [r3, #0]
 801f61a:	69fb      	ldr	r3, [r7, #28]
 801f61c:	3b01      	subs	r3, #1
 801f61e:	61fb      	str	r3, [r7, #28]
 801f620:	69fb      	ldr	r3, [r7, #28]
 801f622:	2b00      	cmp	r3, #0
 801f624:	dcf4      	bgt.n	801f610 <tiny_vsnprintf_like+0x124>
        *str++ = (unsigned char) va_arg(args, int);
 801f626:	683b      	ldr	r3, [r7, #0]
 801f628:	1d1a      	adds	r2, r3, #4
 801f62a:	603a      	str	r2, [r7, #0]
 801f62c:	6819      	ldr	r1, [r3, #0]
 801f62e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801f630:	1c5a      	adds	r2, r3, #1
 801f632:	62fa      	str	r2, [r7, #44]	; 0x2c
 801f634:	b2ca      	uxtb	r2, r1
 801f636:	701a      	strb	r2, [r3, #0]
#ifdef TINY_PRINTF
#else
        while (--field_width > 0) *str++ = ' ';
#endif
        continue;
 801f638:	e08d      	b.n	801f756 <tiny_vsnprintf_like+0x26a>

      case 's':
        s = va_arg(args, char *);
 801f63a:	683b      	ldr	r3, [r7, #0]
 801f63c:	1d1a      	adds	r2, r3, #4
 801f63e:	603a      	str	r2, [r7, #0]
 801f640:	681b      	ldr	r3, [r3, #0]
 801f642:	627b      	str	r3, [r7, #36]	; 0x24
        if (!s) s = "<NULL>";
 801f644:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801f646:	2b00      	cmp	r3, #0
 801f648:	d101      	bne.n	801f64e <tiny_vsnprintf_like+0x162>
 801f64a:	4b50      	ldr	r3, [pc, #320]	; (801f78c <tiny_vsnprintf_like+0x2a0>)
 801f64c:	627b      	str	r3, [r7, #36]	; 0x24
#ifdef TINY_PRINTF
        len = strlen(s);
 801f64e:	6a78      	ldr	r0, [r7, #36]	; 0x24
 801f650:	f7e0 fd96 	bl	8000180 <strlen>
 801f654:	4603      	mov	r3, r0
 801f656:	613b      	str	r3, [r7, #16]
#else
        len = strnlen(s, precision);
        if (!(flags & LEFT))
#endif
          while (len < field_width--) *str++ = ' ';
 801f658:	e004      	b.n	801f664 <tiny_vsnprintf_like+0x178>
 801f65a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801f65c:	1c5a      	adds	r2, r3, #1
 801f65e:	62fa      	str	r2, [r7, #44]	; 0x2c
 801f660:	2220      	movs	r2, #32
 801f662:	701a      	strb	r2, [r3, #0]
 801f664:	69fb      	ldr	r3, [r7, #28]
 801f666:	1e5a      	subs	r2, r3, #1
 801f668:	61fa      	str	r2, [r7, #28]
 801f66a:	693a      	ldr	r2, [r7, #16]
 801f66c:	429a      	cmp	r2, r3
 801f66e:	dbf4      	blt.n	801f65a <tiny_vsnprintf_like+0x16e>
        for (i = 0; i < len; ++i) *str++ = *s++;
 801f670:	2300      	movs	r3, #0
 801f672:	62bb      	str	r3, [r7, #40]	; 0x28
 801f674:	e00a      	b.n	801f68c <tiny_vsnprintf_like+0x1a0>
 801f676:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 801f678:	1c53      	adds	r3, r2, #1
 801f67a:	627b      	str	r3, [r7, #36]	; 0x24
 801f67c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801f67e:	1c59      	adds	r1, r3, #1
 801f680:	62f9      	str	r1, [r7, #44]	; 0x2c
 801f682:	7812      	ldrb	r2, [r2, #0]
 801f684:	701a      	strb	r2, [r3, #0]
 801f686:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801f688:	3301      	adds	r3, #1
 801f68a:	62bb      	str	r3, [r7, #40]	; 0x28
 801f68c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 801f68e:	693b      	ldr	r3, [r7, #16]
 801f690:	429a      	cmp	r2, r3
 801f692:	dbf0      	blt.n	801f676 <tiny_vsnprintf_like+0x18a>
#ifdef TINY_PRINTF
#else
        while (len < field_width--) *str++ = ' ';
#endif
        continue;
 801f694:	e05f      	b.n	801f756 <tiny_vsnprintf_like+0x26a>
        base = 8;
        break;
#endif

      case 'X':
        flags |= UPPERCASE;
 801f696:	6a3b      	ldr	r3, [r7, #32]
 801f698:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801f69c:	623b      	str	r3, [r7, #32]

      case 'x':
        base = 16;
 801f69e:	2310      	movs	r3, #16
 801f6a0:	633b      	str	r3, [r7, #48]	; 0x30
        break;
 801f6a2:	e02b      	b.n	801f6fc <tiny_vsnprintf_like+0x210>

      case 'd':
      case 'i':
        flags |= SIGN;
 801f6a4:	6a3b      	ldr	r3, [r7, #32]
 801f6a6:	f043 0302 	orr.w	r3, r3, #2
 801f6aa:	623b      	str	r3, [r7, #32]

      case 'u':
        break;
 801f6ac:	e025      	b.n	801f6fa <tiny_vsnprintf_like+0x20e>
        continue;

#endif

      default:
        if (*fmt != '%') *str++ = '%';
 801f6ae:	687b      	ldr	r3, [r7, #4]
 801f6b0:	781b      	ldrb	r3, [r3, #0]
 801f6b2:	2b25      	cmp	r3, #37	; 0x25
 801f6b4:	d004      	beq.n	801f6c0 <tiny_vsnprintf_like+0x1d4>
 801f6b6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801f6b8:	1c5a      	adds	r2, r3, #1
 801f6ba:	62fa      	str	r2, [r7, #44]	; 0x2c
 801f6bc:	2225      	movs	r2, #37	; 0x25
 801f6be:	701a      	strb	r2, [r3, #0]
        CHECK_STR_SIZE(buf, str, size);
 801f6c0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 801f6c2:	68fb      	ldr	r3, [r7, #12]
 801f6c4:	1ad2      	subs	r2, r2, r3
 801f6c6:	68bb      	ldr	r3, [r7, #8]
 801f6c8:	3b01      	subs	r3, #1
 801f6ca:	429a      	cmp	r2, r3
 801f6cc:	da16      	bge.n	801f6fc <tiny_vsnprintf_like+0x210>
        if (*fmt)
 801f6ce:	687b      	ldr	r3, [r7, #4]
 801f6d0:	781b      	ldrb	r3, [r3, #0]
 801f6d2:	2b00      	cmp	r3, #0
 801f6d4:	d006      	beq.n	801f6e4 <tiny_vsnprintf_like+0x1f8>
          *str++ = *fmt;
 801f6d6:	687a      	ldr	r2, [r7, #4]
 801f6d8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801f6da:	1c59      	adds	r1, r3, #1
 801f6dc:	62f9      	str	r1, [r7, #44]	; 0x2c
 801f6de:	7812      	ldrb	r2, [r2, #0]
 801f6e0:	701a      	strb	r2, [r3, #0]
 801f6e2:	e002      	b.n	801f6ea <tiny_vsnprintf_like+0x1fe>
        else
          --fmt;
 801f6e4:	687b      	ldr	r3, [r7, #4]
 801f6e6:	3b01      	subs	r3, #1
 801f6e8:	607b      	str	r3, [r7, #4]
        CHECK_STR_SIZE(buf, str, size);
 801f6ea:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 801f6ec:	68fb      	ldr	r3, [r7, #12]
 801f6ee:	1ad2      	subs	r2, r2, r3
 801f6f0:	68bb      	ldr	r3, [r7, #8]
 801f6f2:	3b01      	subs	r3, #1
 801f6f4:	429a      	cmp	r2, r3
 801f6f6:	db2d      	blt.n	801f754 <tiny_vsnprintf_like+0x268>
 801f6f8:	e000      	b.n	801f6fc <tiny_vsnprintf_like+0x210>
        break;
 801f6fa:	bf00      	nop
        continue;
    }

    if (qualifier == 'l')
 801f6fc:	697b      	ldr	r3, [r7, #20]
 801f6fe:	2b6c      	cmp	r3, #108	; 0x6c
 801f700:	d105      	bne.n	801f70e <tiny_vsnprintf_like+0x222>
      num = va_arg(args, unsigned long);
 801f702:	683b      	ldr	r3, [r7, #0]
 801f704:	1d1a      	adds	r2, r3, #4
 801f706:	603a      	str	r2, [r7, #0]
 801f708:	681b      	ldr	r3, [r3, #0]
 801f70a:	637b      	str	r3, [r7, #52]	; 0x34
 801f70c:	e00f      	b.n	801f72e <tiny_vsnprintf_like+0x242>
    else if (flags & SIGN)
 801f70e:	6a3b      	ldr	r3, [r7, #32]
 801f710:	f003 0302 	and.w	r3, r3, #2
 801f714:	2b00      	cmp	r3, #0
 801f716:	d005      	beq.n	801f724 <tiny_vsnprintf_like+0x238>
      num = va_arg(args, int);
 801f718:	683b      	ldr	r3, [r7, #0]
 801f71a:	1d1a      	adds	r2, r3, #4
 801f71c:	603a      	str	r2, [r7, #0]
 801f71e:	681b      	ldr	r3, [r3, #0]
 801f720:	637b      	str	r3, [r7, #52]	; 0x34
 801f722:	e004      	b.n	801f72e <tiny_vsnprintf_like+0x242>
    else
      num = va_arg(args, unsigned int);
 801f724:	683b      	ldr	r3, [r7, #0]
 801f726:	1d1a      	adds	r2, r3, #4
 801f728:	603a      	str	r2, [r7, #0]
 801f72a:	681b      	ldr	r3, [r3, #0]
 801f72c:	637b      	str	r3, [r7, #52]	; 0x34

    str = ee_number(str, ((size - 1) - (str - buf)), num, base, field_width, precision, flags);
 801f72e:	68bb      	ldr	r3, [r7, #8]
 801f730:	1e5a      	subs	r2, r3, #1
 801f732:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 801f734:	68fb      	ldr	r3, [r7, #12]
 801f736:	1acb      	subs	r3, r1, r3
 801f738:	1ad1      	subs	r1, r2, r3
 801f73a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 801f73c:	6a3b      	ldr	r3, [r7, #32]
 801f73e:	9302      	str	r3, [sp, #8]
 801f740:	69bb      	ldr	r3, [r7, #24]
 801f742:	9301      	str	r3, [sp, #4]
 801f744:	69fb      	ldr	r3, [r7, #28]
 801f746:	9300      	str	r3, [sp, #0]
 801f748:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801f74a:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 801f74c:	f7ff fde0 	bl	801f310 <ee_number>
 801f750:	62f8      	str	r0, [r7, #44]	; 0x2c
 801f752:	e000      	b.n	801f756 <tiny_vsnprintf_like+0x26a>
        continue;
 801f754:	bf00      	nop
  for (str = buf; *fmt || ((str - buf) >= size-1); fmt++)
 801f756:	687b      	ldr	r3, [r7, #4]
 801f758:	3301      	adds	r3, #1
 801f75a:	607b      	str	r3, [r7, #4]
 801f75c:	687b      	ldr	r3, [r7, #4]
 801f75e:	781b      	ldrb	r3, [r3, #0]
 801f760:	2b00      	cmp	r3, #0
 801f762:	f47f aed2 	bne.w	801f50a <tiny_vsnprintf_like+0x1e>
 801f766:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 801f768:	68fb      	ldr	r3, [r7, #12]
 801f76a:	1ad2      	subs	r2, r2, r3
 801f76c:	68bb      	ldr	r3, [r7, #8]
 801f76e:	3b01      	subs	r3, #1
 801f770:	429a      	cmp	r2, r3
 801f772:	f6bf aeca 	bge.w	801f50a <tiny_vsnprintf_like+0x1e>
  }

  *str = '\0';
 801f776:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801f778:	2200      	movs	r2, #0
 801f77a:	701a      	strb	r2, [r3, #0]
  return str - buf;
 801f77c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 801f77e:	68fb      	ldr	r3, [r7, #12]
 801f780:	1ad3      	subs	r3, r2, r3
}
 801f782:	4618      	mov	r0, r3
 801f784:	3738      	adds	r7, #56	; 0x38
 801f786:	46bd      	mov	sp, r7
 801f788:	bd80      	pop	{r7, pc}
 801f78a:	bf00      	nop
 801f78c:	0802197c 	.word	0x0802197c

0801f790 <UTIL_SEQ_Run>:
 * That is the reason why many variables that are used only in that function are declared static.
 * Note: These variables could have been declared static in the function.
 *
 */
void UTIL_SEQ_Run( UTIL_SEQ_bm_t Mask_bm )
{
 801f790:	b580      	push	{r7, lr}
 801f792:	b090      	sub	sp, #64	; 0x40
 801f794:	af00      	add	r7, sp, #0
 801f796:	6078      	str	r0, [r7, #4]
  /*
   * When this function is nested, the mask to be applied cannot be larger than the first call
   * The mask is always getting smaller and smaller
   * A copy is made of the mask set by UTIL_SEQ_Run() in case it is called again in the task
   */
  super_mask_backup = SuperMask;
 801f798:	4b73      	ldr	r3, [pc, #460]	; (801f968 <UTIL_SEQ_Run+0x1d8>)
 801f79a:	681b      	ldr	r3, [r3, #0]
 801f79c:	62bb      	str	r3, [r7, #40]	; 0x28
  SuperMask &= Mask_bm;
 801f79e:	4b72      	ldr	r3, [pc, #456]	; (801f968 <UTIL_SEQ_Run+0x1d8>)
 801f7a0:	681a      	ldr	r2, [r3, #0]
 801f7a2:	687b      	ldr	r3, [r7, #4]
 801f7a4:	4013      	ands	r3, r2
 801f7a6:	4a70      	ldr	r2, [pc, #448]	; (801f968 <UTIL_SEQ_Run+0x1d8>)
 801f7a8:	6013      	str	r3, [r2, #0]
   * TaskMask that comes from UTIL_SEQ_PauseTask() / UTIL_SEQ_ResumeTask
   * SuperMask that comes from UTIL_SEQ_Run
   * If the waited event is there, exit from  UTIL_SEQ_Run() to return to the
   * waiting task
   */
  local_taskset = TaskSet;
 801f7aa:	4b70      	ldr	r3, [pc, #448]	; (801f96c <UTIL_SEQ_Run+0x1dc>)
 801f7ac:	681b      	ldr	r3, [r3, #0]
 801f7ae:	63bb      	str	r3, [r7, #56]	; 0x38
  local_evtset = EvtSet;
 801f7b0:	4b6f      	ldr	r3, [pc, #444]	; (801f970 <UTIL_SEQ_Run+0x1e0>)
 801f7b2:	681b      	ldr	r3, [r3, #0]
 801f7b4:	637b      	str	r3, [r7, #52]	; 0x34
  local_taskmask = TaskMask;
 801f7b6:	4b6f      	ldr	r3, [pc, #444]	; (801f974 <UTIL_SEQ_Run+0x1e4>)
 801f7b8:	681b      	ldr	r3, [r3, #0]
 801f7ba:	633b      	str	r3, [r7, #48]	; 0x30
  local_evtwaited =  EvtWaited;
 801f7bc:	4b6e      	ldr	r3, [pc, #440]	; (801f978 <UTIL_SEQ_Run+0x1e8>)
 801f7be:	681b      	ldr	r3, [r3, #0]
 801f7c0:	62fb      	str	r3, [r7, #44]	; 0x2c
  while(((local_taskset & local_taskmask & SuperMask) != 0U) && ((local_evtset & local_evtwaited)==0U))
 801f7c2:	e08d      	b.n	801f8e0 <UTIL_SEQ_Run+0x150>
  {
    counter = 0U;
 801f7c4:	2300      	movs	r3, #0
 801f7c6:	63fb      	str	r3, [r7, #60]	; 0x3c
    /*
     * When a flag is set, the associated bit is set in TaskPrio[counter].priority mask depending
     * on the priority parameter given from UTIL_SEQ_SetTask()
     * The while loop is looking for a flag set from the highest priority maskr to the lower
     */
    while((TaskPrio[counter].priority & local_taskmask & SuperMask)== 0U)
 801f7c8:	e002      	b.n	801f7d0 <UTIL_SEQ_Run+0x40>
    {
      counter++;
 801f7ca:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 801f7cc:	3301      	adds	r3, #1
 801f7ce:	63fb      	str	r3, [r7, #60]	; 0x3c
    while((TaskPrio[counter].priority & local_taskmask & SuperMask)== 0U)
 801f7d0:	4a6a      	ldr	r2, [pc, #424]	; (801f97c <UTIL_SEQ_Run+0x1ec>)
 801f7d2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 801f7d4:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 801f7d8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801f7da:	401a      	ands	r2, r3
 801f7dc:	4b62      	ldr	r3, [pc, #392]	; (801f968 <UTIL_SEQ_Run+0x1d8>)
 801f7de:	681b      	ldr	r3, [r3, #0]
 801f7e0:	4013      	ands	r3, r2
 801f7e2:	2b00      	cmp	r3, #0
 801f7e4:	d0f1      	beq.n	801f7ca <UTIL_SEQ_Run+0x3a>
    }

    current_task_set = TaskPrio[counter].priority & local_taskmask & SuperMask;
 801f7e6:	4a65      	ldr	r2, [pc, #404]	; (801f97c <UTIL_SEQ_Run+0x1ec>)
 801f7e8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 801f7ea:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 801f7ee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801f7f0:	401a      	ands	r2, r3
 801f7f2:	4b5d      	ldr	r3, [pc, #372]	; (801f968 <UTIL_SEQ_Run+0x1d8>)
 801f7f4:	681b      	ldr	r3, [r3, #0]
 801f7f6:	4013      	ands	r3, r2
 801f7f8:	627b      	str	r3, [r7, #36]	; 0x24
     * so that the second one can be executed.
     * Note that the first flag is not removed from the list of pending task but just masked by the round_robin mask
     *
     * In the check below, the round_robin mask is reinitialize in case all pending tasks haven been executed at least once
     */
    if ((TaskPrio[counter].round_robin & current_task_set) == 0U)
 801f7fa:	4a60      	ldr	r2, [pc, #384]	; (801f97c <UTIL_SEQ_Run+0x1ec>)
 801f7fc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 801f7fe:	00db      	lsls	r3, r3, #3
 801f800:	4413      	add	r3, r2
 801f802:	685a      	ldr	r2, [r3, #4]
 801f804:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801f806:	4013      	ands	r3, r2
 801f808:	2b00      	cmp	r3, #0
 801f80a:	d106      	bne.n	801f81a <UTIL_SEQ_Run+0x8a>
    {
      TaskPrio[counter].round_robin = UTIL_SEQ_ALL_BIT_SET;
 801f80c:	4a5b      	ldr	r2, [pc, #364]	; (801f97c <UTIL_SEQ_Run+0x1ec>)
 801f80e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 801f810:	00db      	lsls	r3, r3, #3
 801f812:	4413      	add	r3, r2
 801f814:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 801f818:	605a      	str	r2, [r3, #4]
  /*
   * Read the flag index of the task to be executed
	 * Once the index is read, the associated task will be executed even though a higher priority stack is requested
	 * before task execution.
	 */
    CurrentTaskIdx = (SEQ_BitPosition(current_task_set & TaskPrio[counter].round_robin));
 801f81a:	4a58      	ldr	r2, [pc, #352]	; (801f97c <UTIL_SEQ_Run+0x1ec>)
 801f81c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 801f81e:	00db      	lsls	r3, r3, #3
 801f820:	4413      	add	r3, r2
 801f822:	685a      	ldr	r2, [r3, #4]
 801f824:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801f826:	4013      	ands	r3, r2
 801f828:	4618      	mov	r0, r3
 801f82a:	f000 f927 	bl	801fa7c <SEQ_BitPosition>
 801f82e:	4603      	mov	r3, r0
 801f830:	461a      	mov	r2, r3
 801f832:	4b53      	ldr	r3, [pc, #332]	; (801f980 <UTIL_SEQ_Run+0x1f0>)
 801f834:	601a      	str	r2, [r3, #0]

    /*
     * remove from the roun_robin mask the task that has been selected to be executed
     */
    TaskPrio[counter].round_robin &= ~(1U << CurrentTaskIdx);
 801f836:	4a51      	ldr	r2, [pc, #324]	; (801f97c <UTIL_SEQ_Run+0x1ec>)
 801f838:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 801f83a:	00db      	lsls	r3, r3, #3
 801f83c:	4413      	add	r3, r2
 801f83e:	685a      	ldr	r2, [r3, #4]
 801f840:	4b4f      	ldr	r3, [pc, #316]	; (801f980 <UTIL_SEQ_Run+0x1f0>)
 801f842:	681b      	ldr	r3, [r3, #0]
 801f844:	2101      	movs	r1, #1
 801f846:	fa01 f303 	lsl.w	r3, r1, r3
 801f84a:	43db      	mvns	r3, r3
 801f84c:	401a      	ands	r2, r3
 801f84e:	494b      	ldr	r1, [pc, #300]	; (801f97c <UTIL_SEQ_Run+0x1ec>)
 801f850:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 801f852:	00db      	lsls	r3, r3, #3
 801f854:	440b      	add	r3, r1
 801f856:	605a      	str	r2, [r3, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801f858:	f3ef 8310 	mrs	r3, PRIMASK
 801f85c:	61bb      	str	r3, [r7, #24]
  return(result);
 801f85e:	69bb      	ldr	r3, [r7, #24]

    UTIL_SEQ_ENTER_CRITICAL_SECTION( );
 801f860:	623b      	str	r3, [r7, #32]
  __ASM volatile ("cpsid i" : : : "memory");
 801f862:	b672      	cpsid	i
}
 801f864:	bf00      	nop
    /* remove from the list or pending task the one that has been selected to be executed */
    TaskSet &= ~(1U << CurrentTaskIdx);
 801f866:	4b46      	ldr	r3, [pc, #280]	; (801f980 <UTIL_SEQ_Run+0x1f0>)
 801f868:	681b      	ldr	r3, [r3, #0]
 801f86a:	2201      	movs	r2, #1
 801f86c:	fa02 f303 	lsl.w	r3, r2, r3
 801f870:	43da      	mvns	r2, r3
 801f872:	4b3e      	ldr	r3, [pc, #248]	; (801f96c <UTIL_SEQ_Run+0x1dc>)
 801f874:	681b      	ldr	r3, [r3, #0]
 801f876:	4013      	ands	r3, r2
 801f878:	4a3c      	ldr	r2, [pc, #240]	; (801f96c <UTIL_SEQ_Run+0x1dc>)
 801f87a:	6013      	str	r3, [r2, #0]
    /* remove from all priority mask the task that has been selected to be executed */
    for (counter = UTIL_SEQ_CONF_PRIO_NBR; counter != 0U; counter--)
 801f87c:	2301      	movs	r3, #1
 801f87e:	63fb      	str	r3, [r7, #60]	; 0x3c
 801f880:	e013      	b.n	801f8aa <UTIL_SEQ_Run+0x11a>
    {
      TaskPrio[counter - 1U].priority &= ~(1U << CurrentTaskIdx);
 801f882:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 801f884:	3b01      	subs	r3, #1
 801f886:	4a3d      	ldr	r2, [pc, #244]	; (801f97c <UTIL_SEQ_Run+0x1ec>)
 801f888:	f852 1033 	ldr.w	r1, [r2, r3, lsl #3]
 801f88c:	4b3c      	ldr	r3, [pc, #240]	; (801f980 <UTIL_SEQ_Run+0x1f0>)
 801f88e:	681b      	ldr	r3, [r3, #0]
 801f890:	2201      	movs	r2, #1
 801f892:	fa02 f303 	lsl.w	r3, r2, r3
 801f896:	43da      	mvns	r2, r3
 801f898:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 801f89a:	3b01      	subs	r3, #1
 801f89c:	400a      	ands	r2, r1
 801f89e:	4937      	ldr	r1, [pc, #220]	; (801f97c <UTIL_SEQ_Run+0x1ec>)
 801f8a0:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
    for (counter = UTIL_SEQ_CONF_PRIO_NBR; counter != 0U; counter--)
 801f8a4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 801f8a6:	3b01      	subs	r3, #1
 801f8a8:	63fb      	str	r3, [r7, #60]	; 0x3c
 801f8aa:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 801f8ac:	2b00      	cmp	r3, #0
 801f8ae:	d1e8      	bne.n	801f882 <UTIL_SEQ_Run+0xf2>
 801f8b0:	6a3b      	ldr	r3, [r7, #32]
 801f8b2:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801f8b4:	697b      	ldr	r3, [r7, #20]
 801f8b6:	f383 8810 	msr	PRIMASK, r3
}
 801f8ba:	bf00      	nop
    }
    UTIL_SEQ_EXIT_CRITICAL_SECTION( );

    /* Execute the task */
    TaskCb[CurrentTaskIdx]( );
 801f8bc:	4b30      	ldr	r3, [pc, #192]	; (801f980 <UTIL_SEQ_Run+0x1f0>)
 801f8be:	681b      	ldr	r3, [r3, #0]
 801f8c0:	4a30      	ldr	r2, [pc, #192]	; (801f984 <UTIL_SEQ_Run+0x1f4>)
 801f8c2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 801f8c6:	4798      	blx	r3

    local_taskset = TaskSet;
 801f8c8:	4b28      	ldr	r3, [pc, #160]	; (801f96c <UTIL_SEQ_Run+0x1dc>)
 801f8ca:	681b      	ldr	r3, [r3, #0]
 801f8cc:	63bb      	str	r3, [r7, #56]	; 0x38
    local_evtset = EvtSet;
 801f8ce:	4b28      	ldr	r3, [pc, #160]	; (801f970 <UTIL_SEQ_Run+0x1e0>)
 801f8d0:	681b      	ldr	r3, [r3, #0]
 801f8d2:	637b      	str	r3, [r7, #52]	; 0x34
    local_taskmask = TaskMask;
 801f8d4:	4b27      	ldr	r3, [pc, #156]	; (801f974 <UTIL_SEQ_Run+0x1e4>)
 801f8d6:	681b      	ldr	r3, [r3, #0]
 801f8d8:	633b      	str	r3, [r7, #48]	; 0x30
    local_evtwaited = EvtWaited;
 801f8da:	4b27      	ldr	r3, [pc, #156]	; (801f978 <UTIL_SEQ_Run+0x1e8>)
 801f8dc:	681b      	ldr	r3, [r3, #0]
 801f8de:	62fb      	str	r3, [r7, #44]	; 0x2c
  while(((local_taskset & local_taskmask & SuperMask) != 0U) && ((local_evtset & local_evtwaited)==0U))
 801f8e0:	6bba      	ldr	r2, [r7, #56]	; 0x38
 801f8e2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801f8e4:	401a      	ands	r2, r3
 801f8e6:	4b20      	ldr	r3, [pc, #128]	; (801f968 <UTIL_SEQ_Run+0x1d8>)
 801f8e8:	681b      	ldr	r3, [r3, #0]
 801f8ea:	4013      	ands	r3, r2
 801f8ec:	2b00      	cmp	r3, #0
 801f8ee:	d005      	beq.n	801f8fc <UTIL_SEQ_Run+0x16c>
 801f8f0:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 801f8f2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801f8f4:	4013      	ands	r3, r2
 801f8f6:	2b00      	cmp	r3, #0
 801f8f8:	f43f af64 	beq.w	801f7c4 <UTIL_SEQ_Run+0x34>
  }

  /* the set of CurrentTaskIdx to no task running allows to call WaitEvt in the Pre/Post ilde context */
  CurrentTaskIdx = UTIL_SEQ_NOTASKRUNNING;
 801f8fc:	4b20      	ldr	r3, [pc, #128]	; (801f980 <UTIL_SEQ_Run+0x1f0>)
 801f8fe:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 801f902:	601a      	str	r2, [r3, #0]
  UTIL_SEQ_PreIdle( );
 801f904:	f000 f8ae 	bl	801fa64 <UTIL_SEQ_PreIdle>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801f908:	f3ef 8310 	mrs	r3, PRIMASK
 801f90c:	613b      	str	r3, [r7, #16]
  return(result);
 801f90e:	693b      	ldr	r3, [r7, #16]

  UTIL_SEQ_ENTER_CRITICAL_SECTION_IDLE( );
 801f910:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("cpsid i" : : : "memory");
 801f912:	b672      	cpsid	i
}
 801f914:	bf00      	nop
  local_taskset = TaskSet;
 801f916:	4b15      	ldr	r3, [pc, #84]	; (801f96c <UTIL_SEQ_Run+0x1dc>)
 801f918:	681b      	ldr	r3, [r3, #0]
 801f91a:	63bb      	str	r3, [r7, #56]	; 0x38
  local_evtset = EvtSet;
 801f91c:	4b14      	ldr	r3, [pc, #80]	; (801f970 <UTIL_SEQ_Run+0x1e0>)
 801f91e:	681b      	ldr	r3, [r3, #0]
 801f920:	637b      	str	r3, [r7, #52]	; 0x34
  local_taskmask = TaskMask;
 801f922:	4b14      	ldr	r3, [pc, #80]	; (801f974 <UTIL_SEQ_Run+0x1e4>)
 801f924:	681b      	ldr	r3, [r3, #0]
 801f926:	633b      	str	r3, [r7, #48]	; 0x30
  if ((local_taskset & local_taskmask & SuperMask) == 0U)
 801f928:	6bba      	ldr	r2, [r7, #56]	; 0x38
 801f92a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801f92c:	401a      	ands	r2, r3
 801f92e:	4b0e      	ldr	r3, [pc, #56]	; (801f968 <UTIL_SEQ_Run+0x1d8>)
 801f930:	681b      	ldr	r3, [r3, #0]
 801f932:	4013      	ands	r3, r2
 801f934:	2b00      	cmp	r3, #0
 801f936:	d107      	bne.n	801f948 <UTIL_SEQ_Run+0x1b8>
  {
    if ((local_evtset & EvtWaited)== 0U)
 801f938:	4b0f      	ldr	r3, [pc, #60]	; (801f978 <UTIL_SEQ_Run+0x1e8>)
 801f93a:	681a      	ldr	r2, [r3, #0]
 801f93c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801f93e:	4013      	ands	r3, r2
 801f940:	2b00      	cmp	r3, #0
 801f942:	d101      	bne.n	801f948 <UTIL_SEQ_Run+0x1b8>
    {
      UTIL_SEQ_Idle( );
 801f944:	f7e2 fe5e 	bl	8002604 <UTIL_SEQ_Idle>
 801f948:	69fb      	ldr	r3, [r7, #28]
 801f94a:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801f94c:	68fb      	ldr	r3, [r7, #12]
 801f94e:	f383 8810 	msr	PRIMASK, r3
}
 801f952:	bf00      	nop
    }
  }
  UTIL_SEQ_EXIT_CRITICAL_SECTION_IDLE( );

  UTIL_SEQ_PostIdle( );
 801f954:	f000 f88c 	bl	801fa70 <UTIL_SEQ_PostIdle>

  /* restore the mask from UTIL_SEQ_Run() */
  SuperMask = super_mask_backup;
 801f958:	4a03      	ldr	r2, [pc, #12]	; (801f968 <UTIL_SEQ_Run+0x1d8>)
 801f95a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801f95c:	6013      	str	r3, [r2, #0]

  return;
 801f95e:	bf00      	nop
}
 801f960:	3740      	adds	r7, #64	; 0x40
 801f962:	46bd      	mov	sp, r7
 801f964:	bd80      	pop	{r7, pc}
 801f966:	bf00      	nop
 801f968:	20000144 	.word	0x20000144
 801f96c:	20001e58 	.word	0x20001e58
 801f970:	20001e5c 	.word	0x20001e5c
 801f974:	20000140 	.word	0x20000140
 801f978:	20001e60 	.word	0x20001e60
 801f97c:	20001e78 	.word	0x20001e78
 801f980:	20001e64 	.word	0x20001e64
 801f984:	20001e68 	.word	0x20001e68

0801f988 <UTIL_SEQ_RegTask>:

void UTIL_SEQ_RegTask(UTIL_SEQ_bm_t TaskId_bm, uint32_t Flags, void (*Task)( void ))
{
 801f988:	b580      	push	{r7, lr}
 801f98a:	b088      	sub	sp, #32
 801f98c:	af00      	add	r7, sp, #0
 801f98e:	60f8      	str	r0, [r7, #12]
 801f990:	60b9      	str	r1, [r7, #8]
 801f992:	607a      	str	r2, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801f994:	f3ef 8310 	mrs	r3, PRIMASK
 801f998:	617b      	str	r3, [r7, #20]
  return(result);
 801f99a:	697b      	ldr	r3, [r7, #20]
  (void)Flags;
  UTIL_SEQ_ENTER_CRITICAL_SECTION();
 801f99c:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("cpsid i" : : : "memory");
 801f99e:	b672      	cpsid	i
}
 801f9a0:	bf00      	nop

  TaskCb[SEQ_BitPosition(TaskId_bm)] = Task;
 801f9a2:	68f8      	ldr	r0, [r7, #12]
 801f9a4:	f000 f86a 	bl	801fa7c <SEQ_BitPosition>
 801f9a8:	4603      	mov	r3, r0
 801f9aa:	4619      	mov	r1, r3
 801f9ac:	4a06      	ldr	r2, [pc, #24]	; (801f9c8 <UTIL_SEQ_RegTask+0x40>)
 801f9ae:	687b      	ldr	r3, [r7, #4]
 801f9b0:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
 801f9b4:	69fb      	ldr	r3, [r7, #28]
 801f9b6:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801f9b8:	69bb      	ldr	r3, [r7, #24]
 801f9ba:	f383 8810 	msr	PRIMASK, r3
}
 801f9be:	bf00      	nop

  UTIL_SEQ_EXIT_CRITICAL_SECTION();

  return;
 801f9c0:	bf00      	nop
}
 801f9c2:	3720      	adds	r7, #32
 801f9c4:	46bd      	mov	sp, r7
 801f9c6:	bd80      	pop	{r7, pc}
 801f9c8:	20001e68 	.word	0x20001e68

0801f9cc <UTIL_SEQ_SetTask>:

void UTIL_SEQ_SetTask( UTIL_SEQ_bm_t TaskId_bm , uint32_t Task_Prio )
{
 801f9cc:	b480      	push	{r7}
 801f9ce:	b087      	sub	sp, #28
 801f9d0:	af00      	add	r7, sp, #0
 801f9d2:	6078      	str	r0, [r7, #4]
 801f9d4:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801f9d6:	f3ef 8310 	mrs	r3, PRIMASK
 801f9da:	60fb      	str	r3, [r7, #12]
  return(result);
 801f9dc:	68fb      	ldr	r3, [r7, #12]
  UTIL_SEQ_ENTER_CRITICAL_SECTION( );
 801f9de:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 801f9e0:	b672      	cpsid	i
}
 801f9e2:	bf00      	nop

  TaskSet |= TaskId_bm;
 801f9e4:	4b0d      	ldr	r3, [pc, #52]	; (801fa1c <UTIL_SEQ_SetTask+0x50>)
 801f9e6:	681a      	ldr	r2, [r3, #0]
 801f9e8:	687b      	ldr	r3, [r7, #4]
 801f9ea:	4313      	orrs	r3, r2
 801f9ec:	4a0b      	ldr	r2, [pc, #44]	; (801fa1c <UTIL_SEQ_SetTask+0x50>)
 801f9ee:	6013      	str	r3, [r2, #0]
  TaskPrio[Task_Prio].priority |= TaskId_bm;
 801f9f0:	4a0b      	ldr	r2, [pc, #44]	; (801fa20 <UTIL_SEQ_SetTask+0x54>)
 801f9f2:	683b      	ldr	r3, [r7, #0]
 801f9f4:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 801f9f8:	687b      	ldr	r3, [r7, #4]
 801f9fa:	431a      	orrs	r2, r3
 801f9fc:	4908      	ldr	r1, [pc, #32]	; (801fa20 <UTIL_SEQ_SetTask+0x54>)
 801f9fe:	683b      	ldr	r3, [r7, #0]
 801fa00:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
 801fa04:	697b      	ldr	r3, [r7, #20]
 801fa06:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801fa08:	693b      	ldr	r3, [r7, #16]
 801fa0a:	f383 8810 	msr	PRIMASK, r3
}
 801fa0e:	bf00      	nop

  UTIL_SEQ_EXIT_CRITICAL_SECTION( );

  return;
 801fa10:	bf00      	nop
}
 801fa12:	371c      	adds	r7, #28
 801fa14:	46bd      	mov	sp, r7
 801fa16:	bc80      	pop	{r7}
 801fa18:	4770      	bx	lr
 801fa1a:	bf00      	nop
 801fa1c:	20001e58 	.word	0x20001e58
 801fa20:	20001e78 	.word	0x20001e78

0801fa24 <UTIL_SEQ_PauseTask>:
  UTIL_SEQ_EXIT_CRITICAL_SECTION();
  return _status;
}

void UTIL_SEQ_PauseTask( UTIL_SEQ_bm_t TaskId_bm )
{
 801fa24:	b480      	push	{r7}
 801fa26:	b087      	sub	sp, #28
 801fa28:	af00      	add	r7, sp, #0
 801fa2a:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801fa2c:	f3ef 8310 	mrs	r3, PRIMASK
 801fa30:	60fb      	str	r3, [r7, #12]
  return(result);
 801fa32:	68fb      	ldr	r3, [r7, #12]
  UTIL_SEQ_ENTER_CRITICAL_SECTION( );
 801fa34:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 801fa36:	b672      	cpsid	i
}
 801fa38:	bf00      	nop

  TaskMask &= (~TaskId_bm);
 801fa3a:	687b      	ldr	r3, [r7, #4]
 801fa3c:	43da      	mvns	r2, r3
 801fa3e:	4b08      	ldr	r3, [pc, #32]	; (801fa60 <UTIL_SEQ_PauseTask+0x3c>)
 801fa40:	681b      	ldr	r3, [r3, #0]
 801fa42:	4013      	ands	r3, r2
 801fa44:	4a06      	ldr	r2, [pc, #24]	; (801fa60 <UTIL_SEQ_PauseTask+0x3c>)
 801fa46:	6013      	str	r3, [r2, #0]
 801fa48:	697b      	ldr	r3, [r7, #20]
 801fa4a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801fa4c:	693b      	ldr	r3, [r7, #16]
 801fa4e:	f383 8810 	msr	PRIMASK, r3
}
 801fa52:	bf00      	nop

  UTIL_SEQ_EXIT_CRITICAL_SECTION( );

  return;
 801fa54:	bf00      	nop
}
 801fa56:	371c      	adds	r7, #28
 801fa58:	46bd      	mov	sp, r7
 801fa5a:	bc80      	pop	{r7}
 801fa5c:	4770      	bx	lr
 801fa5e:	bf00      	nop
 801fa60:	20000140 	.word	0x20000140

0801fa64 <UTIL_SEQ_PreIdle>:
{
  return;
}

__WEAK void UTIL_SEQ_PreIdle( void )
{
 801fa64:	b480      	push	{r7}
 801fa66:	af00      	add	r7, sp, #0
  /*
   * Unless specified by the application, there is nothing to be done
   */
  return;
 801fa68:	bf00      	nop
}
 801fa6a:	46bd      	mov	sp, r7
 801fa6c:	bc80      	pop	{r7}
 801fa6e:	4770      	bx	lr

0801fa70 <UTIL_SEQ_PostIdle>:

__WEAK void UTIL_SEQ_PostIdle( void )
{
 801fa70:	b480      	push	{r7}
 801fa72:	af00      	add	r7, sp, #0
  /*
   * Unless specified by the application, there is nothing to be done
   */
  return;
 801fa74:	bf00      	nop
}
 801fa76:	46bd      	mov	sp, r7
 801fa78:	bc80      	pop	{r7}
 801fa7a:	4770      	bx	lr

0801fa7c <SEQ_BitPosition>:
 * @brief return the position of the first bit set to 1
 * @param Value 32 bit value
 * @retval bit position
 */
uint8_t SEQ_BitPosition(uint32_t Value)
{
 801fa7c:	b480      	push	{r7}
 801fa7e:	b085      	sub	sp, #20
 801fa80:	af00      	add	r7, sp, #0
 801fa82:	6078      	str	r0, [r7, #4]
uint8_t n = 0U;
 801fa84:	2300      	movs	r3, #0
 801fa86:	73fb      	strb	r3, [r7, #15]
uint32_t lvalue = Value;
 801fa88:	687b      	ldr	r3, [r7, #4]
 801fa8a:	60bb      	str	r3, [r7, #8]

  if ((lvalue & 0xFFFF0000U) == 0U)  { n  = 16U; lvalue <<= 16U;  }
 801fa8c:	68bb      	ldr	r3, [r7, #8]
 801fa8e:	0c1b      	lsrs	r3, r3, #16
 801fa90:	041b      	lsls	r3, r3, #16
 801fa92:	2b00      	cmp	r3, #0
 801fa94:	d104      	bne.n	801faa0 <SEQ_BitPosition+0x24>
 801fa96:	2310      	movs	r3, #16
 801fa98:	73fb      	strb	r3, [r7, #15]
 801fa9a:	68bb      	ldr	r3, [r7, #8]
 801fa9c:	041b      	lsls	r3, r3, #16
 801fa9e:	60bb      	str	r3, [r7, #8]
  if ((lvalue & 0xFF000000U) == 0U)  { n +=  8U; lvalue <<=  8U;  }
 801faa0:	68bb      	ldr	r3, [r7, #8]
 801faa2:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 801faa6:	2b00      	cmp	r3, #0
 801faa8:	d105      	bne.n	801fab6 <SEQ_BitPosition+0x3a>
 801faaa:	7bfb      	ldrb	r3, [r7, #15]
 801faac:	3308      	adds	r3, #8
 801faae:	73fb      	strb	r3, [r7, #15]
 801fab0:	68bb      	ldr	r3, [r7, #8]
 801fab2:	021b      	lsls	r3, r3, #8
 801fab4:	60bb      	str	r3, [r7, #8]
  if ((lvalue & 0xF0000000U) == 0U)  { n +=  4U; lvalue <<=  4U;  }
 801fab6:	68bb      	ldr	r3, [r7, #8]
 801fab8:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 801fabc:	2b00      	cmp	r3, #0
 801fabe:	d105      	bne.n	801facc <SEQ_BitPosition+0x50>
 801fac0:	7bfb      	ldrb	r3, [r7, #15]
 801fac2:	3304      	adds	r3, #4
 801fac4:	73fb      	strb	r3, [r7, #15]
 801fac6:	68bb      	ldr	r3, [r7, #8]
 801fac8:	011b      	lsls	r3, r3, #4
 801faca:	60bb      	str	r3, [r7, #8]

  n += SEQ_clz_table_4bit[lvalue >> (32-4)];
 801facc:	68bb      	ldr	r3, [r7, #8]
 801face:	0f1b      	lsrs	r3, r3, #28
 801fad0:	4a06      	ldr	r2, [pc, #24]	; (801faec <SEQ_BitPosition+0x70>)
 801fad2:	5cd2      	ldrb	r2, [r2, r3]
 801fad4:	7bfb      	ldrb	r3, [r7, #15]
 801fad6:	4413      	add	r3, r2
 801fad8:	73fb      	strb	r3, [r7, #15]

  return (uint8_t)(31U-n);
 801fada:	7bfb      	ldrb	r3, [r7, #15]
 801fadc:	f1c3 031f 	rsb	r3, r3, #31
 801fae0:	b2db      	uxtb	r3, r3
}
 801fae2:	4618      	mov	r0, r3
 801fae4:	3714      	adds	r7, #20
 801fae6:	46bd      	mov	sp, r7
 801fae8:	bc80      	pop	{r7}
 801faea:	4770      	bx	lr
 801faec:	0802200c 	.word	0x0802200c

0801faf0 <UTIL_TIMER_Init>:
  * @addtogroup TIMER_SERVER_exported_function
  *  @{
  */

UTIL_TIMER_Status_t UTIL_TIMER_Init(void)
{
 801faf0:	b580      	push	{r7, lr}
 801faf2:	af00      	add	r7, sp, #0
  UTIL_TIMER_INIT_CRITICAL_SECTION();
  TimerListHead = NULL;
 801faf4:	4b04      	ldr	r3, [pc, #16]	; (801fb08 <UTIL_TIMER_Init+0x18>)
 801faf6:	2200      	movs	r2, #0
 801faf8:	601a      	str	r2, [r3, #0]
  return UTIL_TimerDriver.InitTimer();
 801fafa:	4b04      	ldr	r3, [pc, #16]	; (801fb0c <UTIL_TIMER_Init+0x1c>)
 801fafc:	681b      	ldr	r3, [r3, #0]
 801fafe:	4798      	blx	r3
 801fb00:	4603      	mov	r3, r0
}
 801fb02:	4618      	mov	r0, r3
 801fb04:	bd80      	pop	{r7, pc}
 801fb06:	bf00      	nop
 801fb08:	20001e80 	.word	0x20001e80
 801fb0c:	08021a3c 	.word	0x08021a3c

0801fb10 <UTIL_TIMER_Create>:
{
  return UTIL_TimerDriver.DeInitTimer();
}

UTIL_TIMER_Status_t UTIL_TIMER_Create( UTIL_TIMER_Object_t *TimerObject, uint32_t PeriodValue, UTIL_TIMER_Mode_t Mode, void ( *Callback )( void *), void *Argument)
{
 801fb10:	b580      	push	{r7, lr}
 801fb12:	b084      	sub	sp, #16
 801fb14:	af00      	add	r7, sp, #0
 801fb16:	60f8      	str	r0, [r7, #12]
 801fb18:	60b9      	str	r1, [r7, #8]
 801fb1a:	603b      	str	r3, [r7, #0]
 801fb1c:	4613      	mov	r3, r2
 801fb1e:	71fb      	strb	r3, [r7, #7]
  if((TimerObject != NULL) && (Callback != NULL))
 801fb20:	68fb      	ldr	r3, [r7, #12]
 801fb22:	2b00      	cmp	r3, #0
 801fb24:	d023      	beq.n	801fb6e <UTIL_TIMER_Create+0x5e>
 801fb26:	683b      	ldr	r3, [r7, #0]
 801fb28:	2b00      	cmp	r3, #0
 801fb2a:	d020      	beq.n	801fb6e <UTIL_TIMER_Create+0x5e>
  {
    TimerObject->Timestamp = 0U;
 801fb2c:	68fb      	ldr	r3, [r7, #12]
 801fb2e:	2200      	movs	r2, #0
 801fb30:	601a      	str	r2, [r3, #0]
    TimerObject->ReloadValue = UTIL_TimerDriver.ms2Tick(PeriodValue);
 801fb32:	4b11      	ldr	r3, [pc, #68]	; (801fb78 <UTIL_TIMER_Create+0x68>)
 801fb34:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801fb36:	68b8      	ldr	r0, [r7, #8]
 801fb38:	4798      	blx	r3
 801fb3a:	4602      	mov	r2, r0
 801fb3c:	68fb      	ldr	r3, [r7, #12]
 801fb3e:	605a      	str	r2, [r3, #4]
    TimerObject->IsPending = 0U;
 801fb40:	68fb      	ldr	r3, [r7, #12]
 801fb42:	2200      	movs	r2, #0
 801fb44:	721a      	strb	r2, [r3, #8]
    TimerObject->IsRunning = 0U;
 801fb46:	68fb      	ldr	r3, [r7, #12]
 801fb48:	2200      	movs	r2, #0
 801fb4a:	725a      	strb	r2, [r3, #9]
    TimerObject->IsReloadStopped = 0U;
 801fb4c:	68fb      	ldr	r3, [r7, #12]
 801fb4e:	2200      	movs	r2, #0
 801fb50:	729a      	strb	r2, [r3, #10]
    TimerObject->Callback = Callback;
 801fb52:	68fb      	ldr	r3, [r7, #12]
 801fb54:	683a      	ldr	r2, [r7, #0]
 801fb56:	60da      	str	r2, [r3, #12]
    TimerObject->argument = Argument;
 801fb58:	68fb      	ldr	r3, [r7, #12]
 801fb5a:	69ba      	ldr	r2, [r7, #24]
 801fb5c:	611a      	str	r2, [r3, #16]
    TimerObject->Mode = Mode;
 801fb5e:	68fb      	ldr	r3, [r7, #12]
 801fb60:	79fa      	ldrb	r2, [r7, #7]
 801fb62:	72da      	strb	r2, [r3, #11]
    TimerObject->Next = NULL;
 801fb64:	68fb      	ldr	r3, [r7, #12]
 801fb66:	2200      	movs	r2, #0
 801fb68:	615a      	str	r2, [r3, #20]
    return UTIL_TIMER_OK;
 801fb6a:	2300      	movs	r3, #0
 801fb6c:	e000      	b.n	801fb70 <UTIL_TIMER_Create+0x60>
  }
  else
  {
    return UTIL_TIMER_INVALID_PARAM;
 801fb6e:	2301      	movs	r3, #1
  }
}
 801fb70:	4618      	mov	r0, r3
 801fb72:	3710      	adds	r7, #16
 801fb74:	46bd      	mov	sp, r7
 801fb76:	bd80      	pop	{r7, pc}
 801fb78:	08021a3c 	.word	0x08021a3c

0801fb7c <UTIL_TIMER_Start>:

UTIL_TIMER_Status_t UTIL_TIMER_Start( UTIL_TIMER_Object_t *TimerObject)
{
 801fb7c:	b580      	push	{r7, lr}
 801fb7e:	b08a      	sub	sp, #40	; 0x28
 801fb80:	af00      	add	r7, sp, #0
 801fb82:	6078      	str	r0, [r7, #4]
  UTIL_TIMER_Status_t  ret = UTIL_TIMER_OK;
 801fb84:	2300      	movs	r3, #0
 801fb86:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint32_t elapsedTime;
  uint32_t minValue;
  uint32_t ticks;
    
  if(( TimerObject != NULL ) && ( TimerExists( TimerObject ) == false ) && (TimerObject->IsRunning == 0U))
 801fb8a:	687b      	ldr	r3, [r7, #4]
 801fb8c:	2b00      	cmp	r3, #0
 801fb8e:	d056      	beq.n	801fc3e <UTIL_TIMER_Start+0xc2>
 801fb90:	6878      	ldr	r0, [r7, #4]
 801fb92:	f000 f9a9 	bl	801fee8 <TimerExists>
 801fb96:	4603      	mov	r3, r0
 801fb98:	f083 0301 	eor.w	r3, r3, #1
 801fb9c:	b2db      	uxtb	r3, r3
 801fb9e:	2b00      	cmp	r3, #0
 801fba0:	d04d      	beq.n	801fc3e <UTIL_TIMER_Start+0xc2>
 801fba2:	687b      	ldr	r3, [r7, #4]
 801fba4:	7a5b      	ldrb	r3, [r3, #9]
 801fba6:	2b00      	cmp	r3, #0
 801fba8:	d149      	bne.n	801fc3e <UTIL_TIMER_Start+0xc2>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801fbaa:	f3ef 8310 	mrs	r3, PRIMASK
 801fbae:	613b      	str	r3, [r7, #16]
  return(result);
 801fbb0:	693b      	ldr	r3, [r7, #16]
  {
    UTIL_TIMER_ENTER_CRITICAL_SECTION();
 801fbb2:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("cpsid i" : : : "memory");
 801fbb4:	b672      	cpsid	i
}
 801fbb6:	bf00      	nop
    ticks = TimerObject->ReloadValue;
 801fbb8:	687b      	ldr	r3, [r7, #4]
 801fbba:	685b      	ldr	r3, [r3, #4]
 801fbbc:	623b      	str	r3, [r7, #32]
    minValue = UTIL_TimerDriver.GetMinimumTimeout( );
 801fbbe:	4b24      	ldr	r3, [pc, #144]	; (801fc50 <UTIL_TIMER_Start+0xd4>)
 801fbc0:	6a1b      	ldr	r3, [r3, #32]
 801fbc2:	4798      	blx	r3
 801fbc4:	61b8      	str	r0, [r7, #24]
    
    if( ticks < minValue )
 801fbc6:	6a3a      	ldr	r2, [r7, #32]
 801fbc8:	69bb      	ldr	r3, [r7, #24]
 801fbca:	429a      	cmp	r2, r3
 801fbcc:	d201      	bcs.n	801fbd2 <UTIL_TIMER_Start+0x56>
    {
      ticks = minValue;
 801fbce:	69bb      	ldr	r3, [r7, #24]
 801fbd0:	623b      	str	r3, [r7, #32]
    }
    
    TimerObject->Timestamp = ticks;
 801fbd2:	687b      	ldr	r3, [r7, #4]
 801fbd4:	6a3a      	ldr	r2, [r7, #32]
 801fbd6:	601a      	str	r2, [r3, #0]
    TimerObject->IsPending = 0U;
 801fbd8:	687b      	ldr	r3, [r7, #4]
 801fbda:	2200      	movs	r2, #0
 801fbdc:	721a      	strb	r2, [r3, #8]
    TimerObject->IsRunning = 1U;
 801fbde:	687b      	ldr	r3, [r7, #4]
 801fbe0:	2201      	movs	r2, #1
 801fbe2:	725a      	strb	r2, [r3, #9]
    TimerObject->IsReloadStopped = 0U;
 801fbe4:	687b      	ldr	r3, [r7, #4]
 801fbe6:	2200      	movs	r2, #0
 801fbe8:	729a      	strb	r2, [r3, #10]
    if( TimerListHead == NULL )
 801fbea:	4b1a      	ldr	r3, [pc, #104]	; (801fc54 <UTIL_TIMER_Start+0xd8>)
 801fbec:	681b      	ldr	r3, [r3, #0]
 801fbee:	2b00      	cmp	r3, #0
 801fbf0:	d106      	bne.n	801fc00 <UTIL_TIMER_Start+0x84>
    {
      UTIL_TimerDriver.SetTimerContext();
 801fbf2:	4b17      	ldr	r3, [pc, #92]	; (801fc50 <UTIL_TIMER_Start+0xd4>)
 801fbf4:	691b      	ldr	r3, [r3, #16]
 801fbf6:	4798      	blx	r3
      TimerInsertNewHeadTimer( TimerObject ); /* insert a timeout at now+obj->Timestamp */
 801fbf8:	6878      	ldr	r0, [r7, #4]
 801fbfa:	f000 f9eb 	bl	801ffd4 <TimerInsertNewHeadTimer>
 801fbfe:	e017      	b.n	801fc30 <UTIL_TIMER_Start+0xb4>
    }
    else 
    {
      elapsedTime = UTIL_TimerDriver.GetTimerElapsedTime( );
 801fc00:	4b13      	ldr	r3, [pc, #76]	; (801fc50 <UTIL_TIMER_Start+0xd4>)
 801fc02:	699b      	ldr	r3, [r3, #24]
 801fc04:	4798      	blx	r3
 801fc06:	6178      	str	r0, [r7, #20]
      TimerObject->Timestamp += elapsedTime;
 801fc08:	687b      	ldr	r3, [r7, #4]
 801fc0a:	681a      	ldr	r2, [r3, #0]
 801fc0c:	697b      	ldr	r3, [r7, #20]
 801fc0e:	441a      	add	r2, r3
 801fc10:	687b      	ldr	r3, [r7, #4]
 801fc12:	601a      	str	r2, [r3, #0]
      
      if( TimerObject->Timestamp < TimerListHead->Timestamp )
 801fc14:	687b      	ldr	r3, [r7, #4]
 801fc16:	681a      	ldr	r2, [r3, #0]
 801fc18:	4b0e      	ldr	r3, [pc, #56]	; (801fc54 <UTIL_TIMER_Start+0xd8>)
 801fc1a:	681b      	ldr	r3, [r3, #0]
 801fc1c:	681b      	ldr	r3, [r3, #0]
 801fc1e:	429a      	cmp	r2, r3
 801fc20:	d203      	bcs.n	801fc2a <UTIL_TIMER_Start+0xae>
      {
        TimerInsertNewHeadTimer( TimerObject);
 801fc22:	6878      	ldr	r0, [r7, #4]
 801fc24:	f000 f9d6 	bl	801ffd4 <TimerInsertNewHeadTimer>
 801fc28:	e002      	b.n	801fc30 <UTIL_TIMER_Start+0xb4>
      }
      else
      {
        TimerInsertTimer( TimerObject);
 801fc2a:	6878      	ldr	r0, [r7, #4]
 801fc2c:	f000 f9a2 	bl	801ff74 <TimerInsertTimer>
 801fc30:	69fb      	ldr	r3, [r7, #28]
 801fc32:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801fc34:	68fb      	ldr	r3, [r7, #12]
 801fc36:	f383 8810 	msr	PRIMASK, r3
}
 801fc3a:	bf00      	nop
  {
 801fc3c:	e002      	b.n	801fc44 <UTIL_TIMER_Start+0xc8>
    }
    UTIL_TIMER_EXIT_CRITICAL_SECTION();
  }
  else
  {
    ret =  UTIL_TIMER_INVALID_PARAM;
 801fc3e:	2301      	movs	r3, #1
 801fc40:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }
  return ret;
 801fc44:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 801fc48:	4618      	mov	r0, r3
 801fc4a:	3728      	adds	r7, #40	; 0x28
 801fc4c:	46bd      	mov	sp, r7
 801fc4e:	bd80      	pop	{r7, pc}
 801fc50:	08021a3c 	.word	0x08021a3c
 801fc54:	20001e80 	.word	0x20001e80

0801fc58 <UTIL_TIMER_Stop>:
  }
  return ret;
}

UTIL_TIMER_Status_t UTIL_TIMER_Stop( UTIL_TIMER_Object_t *TimerObject )
{
 801fc58:	b580      	push	{r7, lr}
 801fc5a:	b088      	sub	sp, #32
 801fc5c:	af00      	add	r7, sp, #0
 801fc5e:	6078      	str	r0, [r7, #4]
  UTIL_TIMER_Status_t  ret = UTIL_TIMER_OK;
 801fc60:	2300      	movs	r3, #0
 801fc62:	77fb      	strb	r3, [r7, #31]

  if (NULL != TimerObject)
 801fc64:	687b      	ldr	r3, [r7, #4]
 801fc66:	2b00      	cmp	r3, #0
 801fc68:	d05b      	beq.n	801fd22 <UTIL_TIMER_Stop+0xca>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801fc6a:	f3ef 8310 	mrs	r3, PRIMASK
 801fc6e:	60fb      	str	r3, [r7, #12]
  return(result);
 801fc70:	68fb      	ldr	r3, [r7, #12]
  {
    UTIL_TIMER_ENTER_CRITICAL_SECTION();
 801fc72:	613b      	str	r3, [r7, #16]
  __ASM volatile ("cpsid i" : : : "memory");
 801fc74:	b672      	cpsid	i
}
 801fc76:	bf00      	nop
    UTIL_TIMER_Object_t* prev = TimerListHead;
 801fc78:	4b2d      	ldr	r3, [pc, #180]	; (801fd30 <UTIL_TIMER_Stop+0xd8>)
 801fc7a:	681b      	ldr	r3, [r3, #0]
 801fc7c:	61bb      	str	r3, [r7, #24]
    UTIL_TIMER_Object_t* cur = TimerListHead;
 801fc7e:	4b2c      	ldr	r3, [pc, #176]	; (801fd30 <UTIL_TIMER_Stop+0xd8>)
 801fc80:	681b      	ldr	r3, [r3, #0]
 801fc82:	617b      	str	r3, [r7, #20]
    TimerObject->IsReloadStopped = 1U;
 801fc84:	687b      	ldr	r3, [r7, #4]
 801fc86:	2201      	movs	r2, #1
 801fc88:	729a      	strb	r2, [r3, #10]
    
    /* List is empty or the Obj to stop does not exist  */
    if(NULL != TimerListHead)
 801fc8a:	4b29      	ldr	r3, [pc, #164]	; (801fd30 <UTIL_TIMER_Stop+0xd8>)
 801fc8c:	681b      	ldr	r3, [r3, #0]
 801fc8e:	2b00      	cmp	r3, #0
 801fc90:	d041      	beq.n	801fd16 <UTIL_TIMER_Stop+0xbe>
    {
      TimerObject->IsRunning = 0U;
 801fc92:	687b      	ldr	r3, [r7, #4]
 801fc94:	2200      	movs	r2, #0
 801fc96:	725a      	strb	r2, [r3, #9]
      
      if( TimerListHead == TimerObject ) /* Stop the Head */
 801fc98:	4b25      	ldr	r3, [pc, #148]	; (801fd30 <UTIL_TIMER_Stop+0xd8>)
 801fc9a:	681b      	ldr	r3, [r3, #0]
 801fc9c:	687a      	ldr	r2, [r7, #4]
 801fc9e:	429a      	cmp	r2, r3
 801fca0:	d134      	bne.n	801fd0c <UTIL_TIMER_Stop+0xb4>
      {
          TimerListHead->IsPending = 0;
 801fca2:	4b23      	ldr	r3, [pc, #140]	; (801fd30 <UTIL_TIMER_Stop+0xd8>)
 801fca4:	681b      	ldr	r3, [r3, #0]
 801fca6:	2200      	movs	r2, #0
 801fca8:	721a      	strb	r2, [r3, #8]
          if( TimerListHead->Next != NULL )
 801fcaa:	4b21      	ldr	r3, [pc, #132]	; (801fd30 <UTIL_TIMER_Stop+0xd8>)
 801fcac:	681b      	ldr	r3, [r3, #0]
 801fcae:	695b      	ldr	r3, [r3, #20]
 801fcb0:	2b00      	cmp	r3, #0
 801fcb2:	d00a      	beq.n	801fcca <UTIL_TIMER_Stop+0x72>
          {
            TimerListHead = TimerListHead->Next;
 801fcb4:	4b1e      	ldr	r3, [pc, #120]	; (801fd30 <UTIL_TIMER_Stop+0xd8>)
 801fcb6:	681b      	ldr	r3, [r3, #0]
 801fcb8:	695b      	ldr	r3, [r3, #20]
 801fcba:	4a1d      	ldr	r2, [pc, #116]	; (801fd30 <UTIL_TIMER_Stop+0xd8>)
 801fcbc:	6013      	str	r3, [r2, #0]
            TimerSetTimeout( TimerListHead );
 801fcbe:	4b1c      	ldr	r3, [pc, #112]	; (801fd30 <UTIL_TIMER_Stop+0xd8>)
 801fcc0:	681b      	ldr	r3, [r3, #0]
 801fcc2:	4618      	mov	r0, r3
 801fcc4:	f000 f92c 	bl	801ff20 <TimerSetTimeout>
 801fcc8:	e023      	b.n	801fd12 <UTIL_TIMER_Stop+0xba>
          }
          else
          {
            UTIL_TimerDriver.StopTimerEvt( );
 801fcca:	4b1a      	ldr	r3, [pc, #104]	; (801fd34 <UTIL_TIMER_Stop+0xdc>)
 801fccc:	68db      	ldr	r3, [r3, #12]
 801fcce:	4798      	blx	r3
            TimerListHead = NULL;
 801fcd0:	4b17      	ldr	r3, [pc, #92]	; (801fd30 <UTIL_TIMER_Stop+0xd8>)
 801fcd2:	2200      	movs	r2, #0
 801fcd4:	601a      	str	r2, [r3, #0]
 801fcd6:	e01c      	b.n	801fd12 <UTIL_TIMER_Stop+0xba>
      }
      else /* Stop an object within the list */
      {      
        while( cur != NULL )
        {
          if( cur == TimerObject )
 801fcd8:	697a      	ldr	r2, [r7, #20]
 801fcda:	687b      	ldr	r3, [r7, #4]
 801fcdc:	429a      	cmp	r2, r3
 801fcde:	d110      	bne.n	801fd02 <UTIL_TIMER_Stop+0xaa>
          {
            if( cur->Next != NULL )
 801fce0:	697b      	ldr	r3, [r7, #20]
 801fce2:	695b      	ldr	r3, [r3, #20]
 801fce4:	2b00      	cmp	r3, #0
 801fce6:	d006      	beq.n	801fcf6 <UTIL_TIMER_Stop+0x9e>
            {
              cur = cur->Next;
 801fce8:	697b      	ldr	r3, [r7, #20]
 801fcea:	695b      	ldr	r3, [r3, #20]
 801fcec:	617b      	str	r3, [r7, #20]
              prev->Next = cur;
 801fcee:	69bb      	ldr	r3, [r7, #24]
 801fcf0:	697a      	ldr	r2, [r7, #20]
 801fcf2:	615a      	str	r2, [r3, #20]
            else
            {
              cur = NULL;
              prev->Next = cur;
            }
            break;
 801fcf4:	e00d      	b.n	801fd12 <UTIL_TIMER_Stop+0xba>
              cur = NULL;
 801fcf6:	2300      	movs	r3, #0
 801fcf8:	617b      	str	r3, [r7, #20]
              prev->Next = cur;
 801fcfa:	69bb      	ldr	r3, [r7, #24]
 801fcfc:	697a      	ldr	r2, [r7, #20]
 801fcfe:	615a      	str	r2, [r3, #20]
            break;
 801fd00:	e007      	b.n	801fd12 <UTIL_TIMER_Stop+0xba>
          }
          else
          {
            prev = cur;
 801fd02:	697b      	ldr	r3, [r7, #20]
 801fd04:	61bb      	str	r3, [r7, #24]
            cur = cur->Next;
 801fd06:	697b      	ldr	r3, [r7, #20]
 801fd08:	695b      	ldr	r3, [r3, #20]
 801fd0a:	617b      	str	r3, [r7, #20]
        while( cur != NULL )
 801fd0c:	697b      	ldr	r3, [r7, #20]
 801fd0e:	2b00      	cmp	r3, #0
 801fd10:	d1e2      	bne.n	801fcd8 <UTIL_TIMER_Stop+0x80>
          }
        }   
      }
      ret = UTIL_TIMER_OK;
 801fd12:	2300      	movs	r3, #0
 801fd14:	77fb      	strb	r3, [r7, #31]
 801fd16:	693b      	ldr	r3, [r7, #16]
 801fd18:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801fd1a:	68bb      	ldr	r3, [r7, #8]
 801fd1c:	f383 8810 	msr	PRIMASK, r3
}
 801fd20:	e001      	b.n	801fd26 <UTIL_TIMER_Stop+0xce>
    }
    UTIL_TIMER_EXIT_CRITICAL_SECTION();
  }
  else
  {
    ret = UTIL_TIMER_INVALID_PARAM;
 801fd22:	2301      	movs	r3, #1
 801fd24:	77fb      	strb	r3, [r7, #31]
  }
  return ret;
 801fd26:	7ffb      	ldrb	r3, [r7, #31]
}
 801fd28:	4618      	mov	r0, r3
 801fd2a:	3720      	adds	r7, #32
 801fd2c:	46bd      	mov	sp, r7
 801fd2e:	bd80      	pop	{r7, pc}
 801fd30:	20001e80 	.word	0x20001e80
 801fd34:	08021a3c 	.word	0x08021a3c

0801fd38 <UTIL_TIMER_SetPeriod>:

UTIL_TIMER_Status_t UTIL_TIMER_SetPeriod(UTIL_TIMER_Object_t *TimerObject, uint32_t NewPeriodValue)
{
 801fd38:	b580      	push	{r7, lr}
 801fd3a:	b084      	sub	sp, #16
 801fd3c:	af00      	add	r7, sp, #0
 801fd3e:	6078      	str	r0, [r7, #4]
 801fd40:	6039      	str	r1, [r7, #0]
  UTIL_TIMER_Status_t  ret = UTIL_TIMER_OK;
 801fd42:	2300      	movs	r3, #0
 801fd44:	73fb      	strb	r3, [r7, #15]
  
  if(NULL == TimerObject)
 801fd46:	687b      	ldr	r3, [r7, #4]
 801fd48:	2b00      	cmp	r3, #0
 801fd4a:	d102      	bne.n	801fd52 <UTIL_TIMER_SetPeriod+0x1a>
  {
	  ret = UTIL_TIMER_INVALID_PARAM;
 801fd4c:	2301      	movs	r3, #1
 801fd4e:	73fb      	strb	r3, [r7, #15]
 801fd50:	e014      	b.n	801fd7c <UTIL_TIMER_SetPeriod+0x44>
  }
  else
  {
    TimerObject->ReloadValue = UTIL_TimerDriver.ms2Tick(NewPeriodValue);
 801fd52:	4b0d      	ldr	r3, [pc, #52]	; (801fd88 <UTIL_TIMER_SetPeriod+0x50>)
 801fd54:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801fd56:	6838      	ldr	r0, [r7, #0]
 801fd58:	4798      	blx	r3
 801fd5a:	4602      	mov	r2, r0
 801fd5c:	687b      	ldr	r3, [r7, #4]
 801fd5e:	605a      	str	r2, [r3, #4]
    if(TimerExists(TimerObject))
 801fd60:	6878      	ldr	r0, [r7, #4]
 801fd62:	f000 f8c1 	bl	801fee8 <TimerExists>
 801fd66:	4603      	mov	r3, r0
 801fd68:	2b00      	cmp	r3, #0
 801fd6a:	d007      	beq.n	801fd7c <UTIL_TIMER_SetPeriod+0x44>
    {
      (void)UTIL_TIMER_Stop(TimerObject);
 801fd6c:	6878      	ldr	r0, [r7, #4]
 801fd6e:	f7ff ff73 	bl	801fc58 <UTIL_TIMER_Stop>
      ret = UTIL_TIMER_Start(TimerObject);
 801fd72:	6878      	ldr	r0, [r7, #4]
 801fd74:	f7ff ff02 	bl	801fb7c <UTIL_TIMER_Start>
 801fd78:	4603      	mov	r3, r0
 801fd7a:	73fb      	strb	r3, [r7, #15]
    }
  }
  return ret;
 801fd7c:	7bfb      	ldrb	r3, [r7, #15]
}
 801fd7e:	4618      	mov	r0, r3
 801fd80:	3710      	adds	r7, #16
 801fd82:	46bd      	mov	sp, r7
 801fd84:	bd80      	pop	{r7, pc}
 801fd86:	bf00      	nop
 801fd88:	08021a3c 	.word	0x08021a3c

0801fd8c <UTIL_TIMER_IRQ_Handler>:
	}
	return NextTimer;
}

void UTIL_TIMER_IRQ_Handler( void )
{
 801fd8c:	b590      	push	{r4, r7, lr}
 801fd8e:	b089      	sub	sp, #36	; 0x24
 801fd90:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801fd92:	f3ef 8310 	mrs	r3, PRIMASK
 801fd96:	60bb      	str	r3, [r7, #8]
  return(result);
 801fd98:	68bb      	ldr	r3, [r7, #8]
  UTIL_TIMER_Object_t* cur;
  uint32_t old, now, DeltaContext;

  UTIL_TIMER_ENTER_CRITICAL_SECTION();
 801fd9a:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("cpsid i" : : : "memory");
 801fd9c:	b672      	cpsid	i
}
 801fd9e:	bf00      	nop

  old  =  UTIL_TimerDriver.GetTimerContext( );
 801fda0:	4b38      	ldr	r3, [pc, #224]	; (801fe84 <UTIL_TIMER_IRQ_Handler+0xf8>)
 801fda2:	695b      	ldr	r3, [r3, #20]
 801fda4:	4798      	blx	r3
 801fda6:	6178      	str	r0, [r7, #20]
  now  =  UTIL_TimerDriver.SetTimerContext( );
 801fda8:	4b36      	ldr	r3, [pc, #216]	; (801fe84 <UTIL_TIMER_IRQ_Handler+0xf8>)
 801fdaa:	691b      	ldr	r3, [r3, #16]
 801fdac:	4798      	blx	r3
 801fdae:	6138      	str	r0, [r7, #16]

  DeltaContext = now  - old; /*intentional wrap around */
 801fdb0:	693a      	ldr	r2, [r7, #16]
 801fdb2:	697b      	ldr	r3, [r7, #20]
 801fdb4:	1ad3      	subs	r3, r2, r3
 801fdb6:	60fb      	str	r3, [r7, #12]
  
  /* update timeStamp based upon new Time Reference*/
  /* because delta context should never exceed 2^32*/
  if ( TimerListHead != NULL )
 801fdb8:	4b33      	ldr	r3, [pc, #204]	; (801fe88 <UTIL_TIMER_IRQ_Handler+0xfc>)
 801fdba:	681b      	ldr	r3, [r3, #0]
 801fdbc:	2b00      	cmp	r3, #0
 801fdbe:	d037      	beq.n	801fe30 <UTIL_TIMER_IRQ_Handler+0xa4>
  {
    cur = TimerListHead;
 801fdc0:	4b31      	ldr	r3, [pc, #196]	; (801fe88 <UTIL_TIMER_IRQ_Handler+0xfc>)
 801fdc2:	681b      	ldr	r3, [r3, #0]
 801fdc4:	61fb      	str	r3, [r7, #28]
	do {
      if (cur->Timestamp > DeltaContext)
 801fdc6:	69fb      	ldr	r3, [r7, #28]
 801fdc8:	681b      	ldr	r3, [r3, #0]
 801fdca:	68fa      	ldr	r2, [r7, #12]
 801fdcc:	429a      	cmp	r2, r3
 801fdce:	d206      	bcs.n	801fdde <UTIL_TIMER_IRQ_Handler+0x52>
      {
        cur->Timestamp -= DeltaContext;
 801fdd0:	69fb      	ldr	r3, [r7, #28]
 801fdd2:	681a      	ldr	r2, [r3, #0]
 801fdd4:	68fb      	ldr	r3, [r7, #12]
 801fdd6:	1ad2      	subs	r2, r2, r3
 801fdd8:	69fb      	ldr	r3, [r7, #28]
 801fdda:	601a      	str	r2, [r3, #0]
 801fddc:	e002      	b.n	801fde4 <UTIL_TIMER_IRQ_Handler+0x58>
      }
      else
      {
        cur->Timestamp = 0;
 801fdde:	69fb      	ldr	r3, [r7, #28]
 801fde0:	2200      	movs	r2, #0
 801fde2:	601a      	str	r2, [r3, #0]
      }
      cur = cur->Next;
 801fde4:	69fb      	ldr	r3, [r7, #28]
 801fde6:	695b      	ldr	r3, [r3, #20]
 801fde8:	61fb      	str	r3, [r7, #28]
    } while(cur != NULL);
 801fdea:	69fb      	ldr	r3, [r7, #28]
 801fdec:	2b00      	cmp	r3, #0
 801fdee:	d1ea      	bne.n	801fdc6 <UTIL_TIMER_IRQ_Handler+0x3a>
  }

  /* Execute expired timer and update the list */
  while ((TimerListHead != NULL) && ((TimerListHead->Timestamp == 0U) || (TimerListHead->Timestamp < UTIL_TimerDriver.GetTimerElapsedTime(  ))))
 801fdf0:	e01e      	b.n	801fe30 <UTIL_TIMER_IRQ_Handler+0xa4>
  {
      cur = TimerListHead;
 801fdf2:	4b25      	ldr	r3, [pc, #148]	; (801fe88 <UTIL_TIMER_IRQ_Handler+0xfc>)
 801fdf4:	681b      	ldr	r3, [r3, #0]
 801fdf6:	61fb      	str	r3, [r7, #28]
      TimerListHead = TimerListHead->Next;
 801fdf8:	4b23      	ldr	r3, [pc, #140]	; (801fe88 <UTIL_TIMER_IRQ_Handler+0xfc>)
 801fdfa:	681b      	ldr	r3, [r3, #0]
 801fdfc:	695b      	ldr	r3, [r3, #20]
 801fdfe:	4a22      	ldr	r2, [pc, #136]	; (801fe88 <UTIL_TIMER_IRQ_Handler+0xfc>)
 801fe00:	6013      	str	r3, [r2, #0]
      cur->IsPending = 0;
 801fe02:	69fb      	ldr	r3, [r7, #28]
 801fe04:	2200      	movs	r2, #0
 801fe06:	721a      	strb	r2, [r3, #8]
      cur->IsRunning = 0;
 801fe08:	69fb      	ldr	r3, [r7, #28]
 801fe0a:	2200      	movs	r2, #0
 801fe0c:	725a      	strb	r2, [r3, #9]
      cur->Callback(cur->argument);
 801fe0e:	69fb      	ldr	r3, [r7, #28]
 801fe10:	68db      	ldr	r3, [r3, #12]
 801fe12:	69fa      	ldr	r2, [r7, #28]
 801fe14:	6912      	ldr	r2, [r2, #16]
 801fe16:	4610      	mov	r0, r2
 801fe18:	4798      	blx	r3
      if(( cur->Mode == UTIL_TIMER_PERIODIC) && (cur->IsReloadStopped == 0U))
 801fe1a:	69fb      	ldr	r3, [r7, #28]
 801fe1c:	7adb      	ldrb	r3, [r3, #11]
 801fe1e:	2b01      	cmp	r3, #1
 801fe20:	d106      	bne.n	801fe30 <UTIL_TIMER_IRQ_Handler+0xa4>
 801fe22:	69fb      	ldr	r3, [r7, #28]
 801fe24:	7a9b      	ldrb	r3, [r3, #10]
 801fe26:	2b00      	cmp	r3, #0
 801fe28:	d102      	bne.n	801fe30 <UTIL_TIMER_IRQ_Handler+0xa4>
      {
        (void)UTIL_TIMER_Start(cur);
 801fe2a:	69f8      	ldr	r0, [r7, #28]
 801fe2c:	f7ff fea6 	bl	801fb7c <UTIL_TIMER_Start>
  while ((TimerListHead != NULL) && ((TimerListHead->Timestamp == 0U) || (TimerListHead->Timestamp < UTIL_TimerDriver.GetTimerElapsedTime(  ))))
 801fe30:	4b15      	ldr	r3, [pc, #84]	; (801fe88 <UTIL_TIMER_IRQ_Handler+0xfc>)
 801fe32:	681b      	ldr	r3, [r3, #0]
 801fe34:	2b00      	cmp	r3, #0
 801fe36:	d00d      	beq.n	801fe54 <UTIL_TIMER_IRQ_Handler+0xc8>
 801fe38:	4b13      	ldr	r3, [pc, #76]	; (801fe88 <UTIL_TIMER_IRQ_Handler+0xfc>)
 801fe3a:	681b      	ldr	r3, [r3, #0]
 801fe3c:	681b      	ldr	r3, [r3, #0]
 801fe3e:	2b00      	cmp	r3, #0
 801fe40:	d0d7      	beq.n	801fdf2 <UTIL_TIMER_IRQ_Handler+0x66>
 801fe42:	4b11      	ldr	r3, [pc, #68]	; (801fe88 <UTIL_TIMER_IRQ_Handler+0xfc>)
 801fe44:	681b      	ldr	r3, [r3, #0]
 801fe46:	681c      	ldr	r4, [r3, #0]
 801fe48:	4b0e      	ldr	r3, [pc, #56]	; (801fe84 <UTIL_TIMER_IRQ_Handler+0xf8>)
 801fe4a:	699b      	ldr	r3, [r3, #24]
 801fe4c:	4798      	blx	r3
 801fe4e:	4603      	mov	r3, r0
 801fe50:	429c      	cmp	r4, r3
 801fe52:	d3ce      	bcc.n	801fdf2 <UTIL_TIMER_IRQ_Handler+0x66>
      }
  }

  /* start the next TimerListHead if it exists and it is not pending*/
  if(( TimerListHead != NULL ) && (TimerListHead->IsPending == 0U))
 801fe54:	4b0c      	ldr	r3, [pc, #48]	; (801fe88 <UTIL_TIMER_IRQ_Handler+0xfc>)
 801fe56:	681b      	ldr	r3, [r3, #0]
 801fe58:	2b00      	cmp	r3, #0
 801fe5a:	d009      	beq.n	801fe70 <UTIL_TIMER_IRQ_Handler+0xe4>
 801fe5c:	4b0a      	ldr	r3, [pc, #40]	; (801fe88 <UTIL_TIMER_IRQ_Handler+0xfc>)
 801fe5e:	681b      	ldr	r3, [r3, #0]
 801fe60:	7a1b      	ldrb	r3, [r3, #8]
 801fe62:	2b00      	cmp	r3, #0
 801fe64:	d104      	bne.n	801fe70 <UTIL_TIMER_IRQ_Handler+0xe4>
  {
    TimerSetTimeout( TimerListHead );
 801fe66:	4b08      	ldr	r3, [pc, #32]	; (801fe88 <UTIL_TIMER_IRQ_Handler+0xfc>)
 801fe68:	681b      	ldr	r3, [r3, #0]
 801fe6a:	4618      	mov	r0, r3
 801fe6c:	f000 f858 	bl	801ff20 <TimerSetTimeout>
 801fe70:	69bb      	ldr	r3, [r7, #24]
 801fe72:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801fe74:	687b      	ldr	r3, [r7, #4]
 801fe76:	f383 8810 	msr	PRIMASK, r3
}
 801fe7a:	bf00      	nop
  }
  UTIL_TIMER_EXIT_CRITICAL_SECTION();
}
 801fe7c:	bf00      	nop
 801fe7e:	3724      	adds	r7, #36	; 0x24
 801fe80:	46bd      	mov	sp, r7
 801fe82:	bd90      	pop	{r4, r7, pc}
 801fe84:	08021a3c 	.word	0x08021a3c
 801fe88:	20001e80 	.word	0x20001e80

0801fe8c <UTIL_TIMER_GetCurrentTime>:

UTIL_TIMER_Time_t UTIL_TIMER_GetCurrentTime(void)
{
 801fe8c:	b580      	push	{r7, lr}
 801fe8e:	b082      	sub	sp, #8
 801fe90:	af00      	add	r7, sp, #0
  uint32_t now = UTIL_TimerDriver.GetTimerValue( );
 801fe92:	4b06      	ldr	r3, [pc, #24]	; (801feac <UTIL_TIMER_GetCurrentTime+0x20>)
 801fe94:	69db      	ldr	r3, [r3, #28]
 801fe96:	4798      	blx	r3
 801fe98:	6078      	str	r0, [r7, #4]
  return  UTIL_TimerDriver.Tick2ms(now);
 801fe9a:	4b04      	ldr	r3, [pc, #16]	; (801feac <UTIL_TIMER_GetCurrentTime+0x20>)
 801fe9c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 801fe9e:	6878      	ldr	r0, [r7, #4]
 801fea0:	4798      	blx	r3
 801fea2:	4603      	mov	r3, r0
}
 801fea4:	4618      	mov	r0, r3
 801fea6:	3708      	adds	r7, #8
 801fea8:	46bd      	mov	sp, r7
 801feaa:	bd80      	pop	{r7, pc}
 801feac:	08021a3c 	.word	0x08021a3c

0801feb0 <UTIL_TIMER_GetElapsedTime>:

UTIL_TIMER_Time_t UTIL_TIMER_GetElapsedTime(UTIL_TIMER_Time_t past )
{
 801feb0:	b580      	push	{r7, lr}
 801feb2:	b084      	sub	sp, #16
 801feb4:	af00      	add	r7, sp, #0
 801feb6:	6078      	str	r0, [r7, #4]
  uint32_t nowInTicks = UTIL_TimerDriver.GetTimerValue( );
 801feb8:	4b0a      	ldr	r3, [pc, #40]	; (801fee4 <UTIL_TIMER_GetElapsedTime+0x34>)
 801feba:	69db      	ldr	r3, [r3, #28]
 801febc:	4798      	blx	r3
 801febe:	60f8      	str	r0, [r7, #12]
  uint32_t pastInTicks = UTIL_TimerDriver.ms2Tick( past );
 801fec0:	4b08      	ldr	r3, [pc, #32]	; (801fee4 <UTIL_TIMER_GetElapsedTime+0x34>)
 801fec2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801fec4:	6878      	ldr	r0, [r7, #4]
 801fec6:	4798      	blx	r3
 801fec8:	60b8      	str	r0, [r7, #8]
  /* intentional wrap around. Works Ok if tick duation below 1ms */
  return UTIL_TimerDriver.Tick2ms( nowInTicks- pastInTicks );
 801feca:	4b06      	ldr	r3, [pc, #24]	; (801fee4 <UTIL_TIMER_GetElapsedTime+0x34>)
 801fecc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 801fece:	68f9      	ldr	r1, [r7, #12]
 801fed0:	68ba      	ldr	r2, [r7, #8]
 801fed2:	1a8a      	subs	r2, r1, r2
 801fed4:	4610      	mov	r0, r2
 801fed6:	4798      	blx	r3
 801fed8:	4603      	mov	r3, r0
}
 801feda:	4618      	mov	r0, r3
 801fedc:	3710      	adds	r7, #16
 801fede:	46bd      	mov	sp, r7
 801fee0:	bd80      	pop	{r7, pc}
 801fee2:	bf00      	nop
 801fee4:	08021a3c 	.word	0x08021a3c

0801fee8 <TimerExists>:
 *
 * @param TimerObject Structure containing the timer object parameters
 * @retval 1 (the object is already in the list) or 0
 */
bool TimerExists( UTIL_TIMER_Object_t *TimerObject )
{
 801fee8:	b480      	push	{r7}
 801feea:	b085      	sub	sp, #20
 801feec:	af00      	add	r7, sp, #0
 801feee:	6078      	str	r0, [r7, #4]
  UTIL_TIMER_Object_t* cur = TimerListHead;
 801fef0:	4b0a      	ldr	r3, [pc, #40]	; (801ff1c <TimerExists+0x34>)
 801fef2:	681b      	ldr	r3, [r3, #0]
 801fef4:	60fb      	str	r3, [r7, #12]

  while( cur != NULL )
 801fef6:	e008      	b.n	801ff0a <TimerExists+0x22>
  {
    if( cur == TimerObject )
 801fef8:	68fa      	ldr	r2, [r7, #12]
 801fefa:	687b      	ldr	r3, [r7, #4]
 801fefc:	429a      	cmp	r2, r3
 801fefe:	d101      	bne.n	801ff04 <TimerExists+0x1c>
    {
      return true;
 801ff00:	2301      	movs	r3, #1
 801ff02:	e006      	b.n	801ff12 <TimerExists+0x2a>
    }
    cur = cur->Next;
 801ff04:	68fb      	ldr	r3, [r7, #12]
 801ff06:	695b      	ldr	r3, [r3, #20]
 801ff08:	60fb      	str	r3, [r7, #12]
  while( cur != NULL )
 801ff0a:	68fb      	ldr	r3, [r7, #12]
 801ff0c:	2b00      	cmp	r3, #0
 801ff0e:	d1f3      	bne.n	801fef8 <TimerExists+0x10>
  }
  return false;
 801ff10:	2300      	movs	r3, #0
}
 801ff12:	4618      	mov	r0, r3
 801ff14:	3714      	adds	r7, #20
 801ff16:	46bd      	mov	sp, r7
 801ff18:	bc80      	pop	{r7}
 801ff1a:	4770      	bx	lr
 801ff1c:	20001e80 	.word	0x20001e80

0801ff20 <TimerSetTimeout>:
 * @brief Sets a timeout with the duration "timestamp"
 *
 * @param TimerObject Structure containing the timer object parameters
 */
void TimerSetTimeout( UTIL_TIMER_Object_t *TimerObject )
{
 801ff20:	b590      	push	{r4, r7, lr}
 801ff22:	b085      	sub	sp, #20
 801ff24:	af00      	add	r7, sp, #0
 801ff26:	6078      	str	r0, [r7, #4]
  uint32_t minTicks= UTIL_TimerDriver.GetMinimumTimeout( );
 801ff28:	4b11      	ldr	r3, [pc, #68]	; (801ff70 <TimerSetTimeout+0x50>)
 801ff2a:	6a1b      	ldr	r3, [r3, #32]
 801ff2c:	4798      	blx	r3
 801ff2e:	60f8      	str	r0, [r7, #12]
  TimerObject->IsPending = 1;
 801ff30:	687b      	ldr	r3, [r7, #4]
 801ff32:	2201      	movs	r2, #1
 801ff34:	721a      	strb	r2, [r3, #8]

  /* In case deadline too soon */
  if(TimerObject->Timestamp  < (UTIL_TimerDriver.GetTimerElapsedTime(  ) + minTicks) )
 801ff36:	687b      	ldr	r3, [r7, #4]
 801ff38:	681c      	ldr	r4, [r3, #0]
 801ff3a:	4b0d      	ldr	r3, [pc, #52]	; (801ff70 <TimerSetTimeout+0x50>)
 801ff3c:	699b      	ldr	r3, [r3, #24]
 801ff3e:	4798      	blx	r3
 801ff40:	4602      	mov	r2, r0
 801ff42:	68fb      	ldr	r3, [r7, #12]
 801ff44:	4413      	add	r3, r2
 801ff46:	429c      	cmp	r4, r3
 801ff48:	d207      	bcs.n	801ff5a <TimerSetTimeout+0x3a>
  {
	  TimerObject->Timestamp = UTIL_TimerDriver.GetTimerElapsedTime(  ) + minTicks;
 801ff4a:	4b09      	ldr	r3, [pc, #36]	; (801ff70 <TimerSetTimeout+0x50>)
 801ff4c:	699b      	ldr	r3, [r3, #24]
 801ff4e:	4798      	blx	r3
 801ff50:	4602      	mov	r2, r0
 801ff52:	68fb      	ldr	r3, [r7, #12]
 801ff54:	441a      	add	r2, r3
 801ff56:	687b      	ldr	r3, [r7, #4]
 801ff58:	601a      	str	r2, [r3, #0]
  }
  UTIL_TimerDriver.StartTimerEvt( TimerObject->Timestamp );
 801ff5a:	4b05      	ldr	r3, [pc, #20]	; (801ff70 <TimerSetTimeout+0x50>)
 801ff5c:	689b      	ldr	r3, [r3, #8]
 801ff5e:	687a      	ldr	r2, [r7, #4]
 801ff60:	6812      	ldr	r2, [r2, #0]
 801ff62:	4610      	mov	r0, r2
 801ff64:	4798      	blx	r3
}
 801ff66:	bf00      	nop
 801ff68:	3714      	adds	r7, #20
 801ff6a:	46bd      	mov	sp, r7
 801ff6c:	bd90      	pop	{r4, r7, pc}
 801ff6e:	bf00      	nop
 801ff70:	08021a3c 	.word	0x08021a3c

0801ff74 <TimerInsertTimer>:
 *     next timer to expire.
 *
 * @param TimerObject Structure containing the timer object parameters
 */
void TimerInsertTimer( UTIL_TIMER_Object_t *TimerObject)
{
 801ff74:	b480      	push	{r7}
 801ff76:	b085      	sub	sp, #20
 801ff78:	af00      	add	r7, sp, #0
 801ff7a:	6078      	str	r0, [r7, #4]
  UTIL_TIMER_Object_t* cur = TimerListHead;
 801ff7c:	4b14      	ldr	r3, [pc, #80]	; (801ffd0 <TimerInsertTimer+0x5c>)
 801ff7e:	681b      	ldr	r3, [r3, #0]
 801ff80:	60fb      	str	r3, [r7, #12]
  UTIL_TIMER_Object_t* next = TimerListHead->Next;
 801ff82:	4b13      	ldr	r3, [pc, #76]	; (801ffd0 <TimerInsertTimer+0x5c>)
 801ff84:	681b      	ldr	r3, [r3, #0]
 801ff86:	695b      	ldr	r3, [r3, #20]
 801ff88:	60bb      	str	r3, [r7, #8]

  while (cur->Next != NULL )
 801ff8a:	e012      	b.n	801ffb2 <TimerInsertTimer+0x3e>
  {  
    if( TimerObject->Timestamp  > next->Timestamp )
 801ff8c:	687b      	ldr	r3, [r7, #4]
 801ff8e:	681a      	ldr	r2, [r3, #0]
 801ff90:	68bb      	ldr	r3, [r7, #8]
 801ff92:	681b      	ldr	r3, [r3, #0]
 801ff94:	429a      	cmp	r2, r3
 801ff96:	d905      	bls.n	801ffa4 <TimerInsertTimer+0x30>
    {
        cur = next;
 801ff98:	68bb      	ldr	r3, [r7, #8]
 801ff9a:	60fb      	str	r3, [r7, #12]
        next = next->Next;
 801ff9c:	68bb      	ldr	r3, [r7, #8]
 801ff9e:	695b      	ldr	r3, [r3, #20]
 801ffa0:	60bb      	str	r3, [r7, #8]
 801ffa2:	e006      	b.n	801ffb2 <TimerInsertTimer+0x3e>
    }
    else
    {
        cur->Next = TimerObject;
 801ffa4:	68fb      	ldr	r3, [r7, #12]
 801ffa6:	687a      	ldr	r2, [r7, #4]
 801ffa8:	615a      	str	r2, [r3, #20]
        TimerObject->Next = next;
 801ffaa:	687b      	ldr	r3, [r7, #4]
 801ffac:	68ba      	ldr	r2, [r7, #8]
 801ffae:	615a      	str	r2, [r3, #20]
        return;
 801ffb0:	e009      	b.n	801ffc6 <TimerInsertTimer+0x52>
  while (cur->Next != NULL )
 801ffb2:	68fb      	ldr	r3, [r7, #12]
 801ffb4:	695b      	ldr	r3, [r3, #20]
 801ffb6:	2b00      	cmp	r3, #0
 801ffb8:	d1e8      	bne.n	801ff8c <TimerInsertTimer+0x18>

    }
  }
  cur->Next = TimerObject;
 801ffba:	68fb      	ldr	r3, [r7, #12]
 801ffbc:	687a      	ldr	r2, [r7, #4]
 801ffbe:	615a      	str	r2, [r3, #20]
  TimerObject->Next = NULL;
 801ffc0:	687b      	ldr	r3, [r7, #4]
 801ffc2:	2200      	movs	r2, #0
 801ffc4:	615a      	str	r2, [r3, #20]
}
 801ffc6:	3714      	adds	r7, #20
 801ffc8:	46bd      	mov	sp, r7
 801ffca:	bc80      	pop	{r7}
 801ffcc:	4770      	bx	lr
 801ffce:	bf00      	nop
 801ffd0:	20001e80 	.word	0x20001e80

0801ffd4 <TimerInsertNewHeadTimer>:
 *
 * @remark The list is automatically sorted. The list head always contains the
 *         next timer to expire.
 */
void TimerInsertNewHeadTimer( UTIL_TIMER_Object_t *TimerObject )
{
 801ffd4:	b580      	push	{r7, lr}
 801ffd6:	b084      	sub	sp, #16
 801ffd8:	af00      	add	r7, sp, #0
 801ffda:	6078      	str	r0, [r7, #4]
  UTIL_TIMER_Object_t* cur = TimerListHead;
 801ffdc:	4b0b      	ldr	r3, [pc, #44]	; (802000c <TimerInsertNewHeadTimer+0x38>)
 801ffde:	681b      	ldr	r3, [r3, #0]
 801ffe0:	60fb      	str	r3, [r7, #12]

  if( cur != NULL )
 801ffe2:	68fb      	ldr	r3, [r7, #12]
 801ffe4:	2b00      	cmp	r3, #0
 801ffe6:	d002      	beq.n	801ffee <TimerInsertNewHeadTimer+0x1a>
  {
    cur->IsPending = 0;
 801ffe8:	68fb      	ldr	r3, [r7, #12]
 801ffea:	2200      	movs	r2, #0
 801ffec:	721a      	strb	r2, [r3, #8]
  }

  TimerObject->Next = cur;
 801ffee:	687b      	ldr	r3, [r7, #4]
 801fff0:	68fa      	ldr	r2, [r7, #12]
 801fff2:	615a      	str	r2, [r3, #20]
  TimerListHead = TimerObject;
 801fff4:	4a05      	ldr	r2, [pc, #20]	; (802000c <TimerInsertNewHeadTimer+0x38>)
 801fff6:	687b      	ldr	r3, [r7, #4]
 801fff8:	6013      	str	r3, [r2, #0]
  TimerSetTimeout( TimerListHead );
 801fffa:	4b04      	ldr	r3, [pc, #16]	; (802000c <TimerInsertNewHeadTimer+0x38>)
 801fffc:	681b      	ldr	r3, [r3, #0]
 801fffe:	4618      	mov	r0, r3
 8020000:	f7ff ff8e 	bl	801ff20 <TimerSetTimeout>
}
 8020004:	bf00      	nop
 8020006:	3710      	adds	r7, #16
 8020008:	46bd      	mov	sp, r7
 802000a:	bd80      	pop	{r7, pc}
 802000c:	20001e80 	.word	0x20001e80

08020010 <UTIL_ADV_TRACE_Init>:

/** @addtogroup ADV_TRACE_exported_function
 *  @{
 */
UTIL_ADV_TRACE_Status_t UTIL_ADV_TRACE_Init(void)
{
 8020010:	b580      	push	{r7, lr}
 8020012:	af00      	add	r7, sp, #0
  /* initialize the Ptr for Read/Write */
  (void)UTIL_ADV_TRACE_MEMSET8(&ADV_TRACE_Ctx, 0x0, sizeof(ADV_TRACE_Context));
 8020014:	2218      	movs	r2, #24
 8020016:	2100      	movs	r1, #0
 8020018:	4807      	ldr	r0, [pc, #28]	; (8020038 <UTIL_ADV_TRACE_Init+0x28>)
 802001a:	f7fe ffda 	bl	801efd2 <UTIL_MEM_set_8>
  (void)UTIL_ADV_TRACE_MEMSET8(&ADV_TRACE_Buffer, 0x0, sizeof(ADV_TRACE_Buffer));
 802001e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8020022:	2100      	movs	r1, #0
 8020024:	4805      	ldr	r0, [pc, #20]	; (802003c <UTIL_ADV_TRACE_Init+0x2c>)
 8020026:	f7fe ffd4 	bl	801efd2 <UTIL_MEM_set_8>
#endif
  /* Allocate Lock resource */
  UTIL_ADV_TRACE_INIT_CRITICAL_SECTION();

  /* Initialize the Low Level interface */
  return UTIL_TraceDriver.Init(TRACE_TxCpltCallback);
 802002a:	4b05      	ldr	r3, [pc, #20]	; (8020040 <UTIL_ADV_TRACE_Init+0x30>)
 802002c:	681b      	ldr	r3, [r3, #0]
 802002e:	4805      	ldr	r0, [pc, #20]	; (8020044 <UTIL_ADV_TRACE_Init+0x34>)
 8020030:	4798      	blx	r3
 8020032:	4603      	mov	r3, r0
}
 8020034:	4618      	mov	r0, r3
 8020036:	bd80      	pop	{r7, pc}
 8020038:	20001e84 	.word	0x20001e84
 802003c:	20001e9c 	.word	0x20001e9c
 8020040:	08021a7c 	.word	0x08021a7c
 8020044:	080202b1 	.word	0x080202b1

08020048 <UTIL_ADV_TRACE_IsBufferEmpty>:
  /* Un-initialize the Low Level interface */
  return UTIL_TraceDriver.DeInit();
}

uint8_t UTIL_ADV_TRACE_IsBufferEmpty(void)
{
 8020048:	b480      	push	{r7}
 802004a:	af00      	add	r7, sp, #0
  /* check of the buffer is empty */
  if(ADV_TRACE_Ctx.TraceWrPtr == ADV_TRACE_Ctx.TraceRdPtr)
 802004c:	4b06      	ldr	r3, [pc, #24]	; (8020068 <UTIL_ADV_TRACE_IsBufferEmpty+0x20>)
 802004e:	8a5a      	ldrh	r2, [r3, #18]
 8020050:	4b05      	ldr	r3, [pc, #20]	; (8020068 <UTIL_ADV_TRACE_IsBufferEmpty+0x20>)
 8020052:	8a1b      	ldrh	r3, [r3, #16]
 8020054:	429a      	cmp	r2, r3
 8020056:	d101      	bne.n	802005c <UTIL_ADV_TRACE_IsBufferEmpty+0x14>
    return 1;
 8020058:	2301      	movs	r3, #1
 802005a:	e000      	b.n	802005e <UTIL_ADV_TRACE_IsBufferEmpty+0x16>
  return 0;
 802005c:	2300      	movs	r3, #0
}
 802005e:	4618      	mov	r0, r3
 8020060:	46bd      	mov	sp, r7
 8020062:	bc80      	pop	{r7}
 8020064:	4770      	bx	lr
 8020066:	bf00      	nop
 8020068:	20001e84 	.word	0x20001e84

0802006c <UTIL_ADV_TRACE_COND_FSend>:
  return UTIL_TraceDriver.StartRx(UserCallback);
}

#if defined(UTIL_ADV_TRACE_CONDITIONNAL)
UTIL_ADV_TRACE_Status_t UTIL_ADV_TRACE_COND_FSend(uint32_t VerboseLevel, uint32_t Region, uint32_t TimeStampState, const char *strFormat, ...)
{
 802006c:	b408      	push	{r3}
 802006e:	b580      	push	{r7, lr}
 8020070:	b08d      	sub	sp, #52	; 0x34
 8020072:	af00      	add	r7, sp, #0
 8020074:	60f8      	str	r0, [r7, #12]
 8020076:	60b9      	str	r1, [r7, #8]
 8020078:	607a      	str	r2, [r7, #4]
  va_list vaArgs;
#if defined(UTIL_ADV_TRACE_UNCHUNK_MODE)
  uint8_t buf[UTIL_ADV_TRACE_TMP_MAX_TIMESTMAP_SIZE];
  uint16_t timestamp_size = 0u;
 802007a:	2300      	movs	r3, #0
 802007c:	82fb      	strh	r3, [r7, #22]
  uint16_t writepos;
  uint16_t idx;
#else
  uint8_t buf[UTIL_ADV_TRACE_TMP_BUF_SIZE+UTIL_ADV_TRACE_TMP_MAX_TIMESTMAP_SIZE];
#endif
  uint16_t buff_size = 0u;
 802007e:	2300      	movs	r3, #0
 8020080:	85bb      	strh	r3, [r7, #44]	; 0x2c

  /* check verbose level */
  if(!(ADV_TRACE_Ctx.CurrentVerboseLevel >= VerboseLevel))
 8020082:	4b37      	ldr	r3, [pc, #220]	; (8020160 <UTIL_ADV_TRACE_COND_FSend+0xf4>)
 8020084:	7a1b      	ldrb	r3, [r3, #8]
 8020086:	461a      	mov	r2, r3
 8020088:	68fb      	ldr	r3, [r7, #12]
 802008a:	4293      	cmp	r3, r2
 802008c:	d902      	bls.n	8020094 <UTIL_ADV_TRACE_COND_FSend+0x28>
  {
    return UTIL_ADV_TRACE_GIVEUP;
 802008e:	f06f 0304 	mvn.w	r3, #4
 8020092:	e05e      	b.n	8020152 <UTIL_ADV_TRACE_COND_FSend+0xe6>
  }

  if((Region & ADV_TRACE_Ctx.RegionMask) != Region)
 8020094:	4b32      	ldr	r3, [pc, #200]	; (8020160 <UTIL_ADV_TRACE_COND_FSend+0xf4>)
 8020096:	68da      	ldr	r2, [r3, #12]
 8020098:	68bb      	ldr	r3, [r7, #8]
 802009a:	4013      	ands	r3, r2
 802009c:	68ba      	ldr	r2, [r7, #8]
 802009e:	429a      	cmp	r2, r3
 80200a0:	d002      	beq.n	80200a8 <UTIL_ADV_TRACE_COND_FSend+0x3c>
  {
    return UTIL_ADV_TRACE_REGIONMASKED;
 80200a2:	f06f 0305 	mvn.w	r3, #5
 80200a6:	e054      	b.n	8020152 <UTIL_ADV_TRACE_COND_FSend+0xe6>
  }

#if defined(UTIL_ADV_TRACE_UNCHUNK_MODE)
  if((ADV_TRACE_Ctx.timestamp_func != NULL) && (TimeStampState != 0u))
 80200a8:	4b2d      	ldr	r3, [pc, #180]	; (8020160 <UTIL_ADV_TRACE_COND_FSend+0xf4>)
 80200aa:	685b      	ldr	r3, [r3, #4]
 80200ac:	2b00      	cmp	r3, #0
 80200ae:	d00a      	beq.n	80200c6 <UTIL_ADV_TRACE_COND_FSend+0x5a>
 80200b0:	687b      	ldr	r3, [r7, #4]
 80200b2:	2b00      	cmp	r3, #0
 80200b4:	d007      	beq.n	80200c6 <UTIL_ADV_TRACE_COND_FSend+0x5a>
  {
    ADV_TRACE_Ctx.timestamp_func(buf,&timestamp_size);
 80200b6:	4b2a      	ldr	r3, [pc, #168]	; (8020160 <UTIL_ADV_TRACE_COND_FSend+0xf4>)
 80200b8:	685b      	ldr	r3, [r3, #4]
 80200ba:	f107 0116 	add.w	r1, r7, #22
 80200be:	f107 0218 	add.w	r2, r7, #24
 80200c2:	4610      	mov	r0, r2
 80200c4:	4798      	blx	r3
  }

  va_start( vaArgs, strFormat);
 80200c6:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80200ca:	62bb      	str	r3, [r7, #40]	; 0x28
  buff_size =(uint16_t)UTIL_ADV_TRACE_VSNPRINTF((char *)sztmp,UTIL_ADV_TRACE_TMP_BUF_SIZE, strFormat, vaArgs);
 80200cc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80200ce:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80200d0:	f44f 7100 	mov.w	r1, #512	; 0x200
 80200d4:	4823      	ldr	r0, [pc, #140]	; (8020164 <UTIL_ADV_TRACE_COND_FSend+0xf8>)
 80200d6:	f7ff fa09 	bl	801f4ec <tiny_vsnprintf_like>
 80200da:	4603      	mov	r3, r0
 80200dc:	85bb      	strh	r3, [r7, #44]	; 0x2c

  TRACE_Lock();
 80200de:	f000 f9f1 	bl	80204c4 <TRACE_Lock>

  /* if allocation is ok, write data into the buffer */
  if (TRACE_AllocateBufer((buff_size+timestamp_size),&writepos) != -1)
 80200e2:	8afa      	ldrh	r2, [r7, #22]
 80200e4:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 80200e6:	4413      	add	r3, r2
 80200e8:	b29b      	uxth	r3, r3
 80200ea:	f107 0214 	add.w	r2, r7, #20
 80200ee:	4611      	mov	r1, r2
 80200f0:	4618      	mov	r0, r3
 80200f2:	f000 f969 	bl	80203c8 <TRACE_AllocateBufer>
 80200f6:	4603      	mov	r3, r0
 80200f8:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80200fc:	d025      	beq.n	802014a <UTIL_ADV_TRACE_COND_FSend+0xde>
    }
    UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION();
#endif

    /* copy the timestamp */
    for (idx = 0u; idx < timestamp_size; idx++)
 80200fe:	2300      	movs	r3, #0
 8020100:	85fb      	strh	r3, [r7, #46]	; 0x2e
 8020102:	e00e      	b.n	8020122 <UTIL_ADV_TRACE_COND_FSend+0xb6>
    {
      ADV_TRACE_Buffer[writepos] = buf[idx];
 8020104:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8020106:	8aba      	ldrh	r2, [r7, #20]
 8020108:	3330      	adds	r3, #48	; 0x30
 802010a:	443b      	add	r3, r7
 802010c:	f813 1c18 	ldrb.w	r1, [r3, #-24]
 8020110:	4b15      	ldr	r3, [pc, #84]	; (8020168 <UTIL_ADV_TRACE_COND_FSend+0xfc>)
 8020112:	5499      	strb	r1, [r3, r2]
      writepos = writepos + 1u;
 8020114:	8abb      	ldrh	r3, [r7, #20]
 8020116:	3301      	adds	r3, #1
 8020118:	b29b      	uxth	r3, r3
 802011a:	82bb      	strh	r3, [r7, #20]
    for (idx = 0u; idx < timestamp_size; idx++)
 802011c:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 802011e:	3301      	adds	r3, #1
 8020120:	85fb      	strh	r3, [r7, #46]	; 0x2e
 8020122:	8afb      	ldrh	r3, [r7, #22]
 8020124:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 8020126:	429a      	cmp	r2, r3
 8020128:	d3ec      	bcc.n	8020104 <UTIL_ADV_TRACE_COND_FSend+0x98>
    }

    /* copy the data */
    (void)UTIL_ADV_TRACE_VSNPRINTF((char *)(&ADV_TRACE_Buffer[writepos]), UTIL_ADV_TRACE_TMP_BUF_SIZE, strFormat, vaArgs);
 802012a:	8abb      	ldrh	r3, [r7, #20]
 802012c:	461a      	mov	r2, r3
 802012e:	4b0e      	ldr	r3, [pc, #56]	; (8020168 <UTIL_ADV_TRACE_COND_FSend+0xfc>)
 8020130:	18d0      	adds	r0, r2, r3
 8020132:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8020134:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8020136:	f44f 7100 	mov.w	r1, #512	; 0x200
 802013a:	f7ff f9d7 	bl	801f4ec <tiny_vsnprintf_like>
    va_end(vaArgs);

    TRACE_UnLock();
 802013e:	f000 f9df 	bl	8020500 <TRACE_UnLock>

    return TRACE_Send();
 8020142:	f000 f831 	bl	80201a8 <TRACE_Send>
 8020146:	4603      	mov	r3, r0
 8020148:	e003      	b.n	8020152 <UTIL_ADV_TRACE_COND_FSend+0xe6>
  }

  va_end(vaArgs);
  TRACE_UnLock();
 802014a:	f000 f9d9 	bl	8020500 <TRACE_UnLock>
    ADV_TRACE_Ctx.OverRunStatus = TRACE_OVERRUN_INDICATION;
  }
  UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION();
#endif

  return UTIL_ADV_TRACE_MEM_FULL;
 802014e:	f06f 0302 	mvn.w	r3, #2
  buff_size += (uint16_t) UTIL_ADV_TRACE_VSNPRINTF((char* )(buf + buff_size), UTIL_ADV_TRACE_TMP_BUF_SIZE, strFormat, vaArgs);
  va_end(vaArgs);

  return UTIL_ADV_TRACE_Send(buf, buff_size);
#endif
}
 8020152:	4618      	mov	r0, r3
 8020154:	3734      	adds	r7, #52	; 0x34
 8020156:	46bd      	mov	sp, r7
 8020158:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 802015c:	b001      	add	sp, #4
 802015e:	4770      	bx	lr
 8020160:	20001e84 	.word	0x20001e84
 8020164:	2000229c 	.word	0x2000229c
 8020168:	20001e9c 	.word	0x20001e9c

0802016c <UTIL_ADV_TRACE_RegisterTimeStampFunction>:
}
#endif

#if defined(UTIL_ADV_TRACE_CONDITIONNAL)
void UTIL_ADV_TRACE_RegisterTimeStampFunction(cb_timestamp *cb)
{
 802016c:	b480      	push	{r7}
 802016e:	b083      	sub	sp, #12
 8020170:	af00      	add	r7, sp, #0
 8020172:	6078      	str	r0, [r7, #4]
  ADV_TRACE_Ctx.timestamp_func = *cb;
 8020174:	4a03      	ldr	r2, [pc, #12]	; (8020184 <UTIL_ADV_TRACE_RegisterTimeStampFunction+0x18>)
 8020176:	687b      	ldr	r3, [r7, #4]
 8020178:	6053      	str	r3, [r2, #4]
}
 802017a:	bf00      	nop
 802017c:	370c      	adds	r7, #12
 802017e:	46bd      	mov	sp, r7
 8020180:	bc80      	pop	{r7}
 8020182:	4770      	bx	lr
 8020184:	20001e84 	.word	0x20001e84

08020188 <UTIL_ADV_TRACE_SetVerboseLevel>:

void UTIL_ADV_TRACE_SetVerboseLevel(uint8_t Level)
{
 8020188:	b480      	push	{r7}
 802018a:	b083      	sub	sp, #12
 802018c:	af00      	add	r7, sp, #0
 802018e:	4603      	mov	r3, r0
 8020190:	71fb      	strb	r3, [r7, #7]
  ADV_TRACE_Ctx.CurrentVerboseLevel = Level;
 8020192:	4a04      	ldr	r2, [pc, #16]	; (80201a4 <UTIL_ADV_TRACE_SetVerboseLevel+0x1c>)
 8020194:	79fb      	ldrb	r3, [r7, #7]
 8020196:	7213      	strb	r3, [r2, #8]
}
 8020198:	bf00      	nop
 802019a:	370c      	adds	r7, #12
 802019c:	46bd      	mov	sp, r7
 802019e:	bc80      	pop	{r7}
 80201a0:	4770      	bx	lr
 80201a2:	bf00      	nop
 80201a4:	20001e84 	.word	0x20001e84

080201a8 <TRACE_Send>:
/**
 * @brief send the data of the trace to low layer
 * @retval Status based on @ref UTIL_ADV_TRACE_Status_t
 */
static UTIL_ADV_TRACE_Status_t TRACE_Send(void)
{
 80201a8:	b580      	push	{r7, lr}
 80201aa:	b088      	sub	sp, #32
 80201ac:	af00      	add	r7, sp, #0
  UTIL_ADV_TRACE_Status_t ret = UTIL_ADV_TRACE_OK;
 80201ae:	2300      	movs	r3, #0
 80201b0:	77fb      	strb	r3, [r7, #31]
  uint8_t *ptr = NULL;
 80201b2:	2300      	movs	r3, #0
 80201b4:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80201b6:	f3ef 8310 	mrs	r3, PRIMASK
 80201ba:	613b      	str	r3, [r7, #16]
  return(result);
 80201bc:	693b      	ldr	r3, [r7, #16]

  UTIL_ADV_TRACE_ENTER_CRITICAL_SECTION();
 80201be:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 80201c0:	b672      	cpsid	i
}
 80201c2:	bf00      	nop

  if(TRACE_IsLocked() == 0u)
 80201c4:	f000 f9ba 	bl	802053c <TRACE_IsLocked>
 80201c8:	4603      	mov	r3, r0
 80201ca:	2b00      	cmp	r3, #0
 80201cc:	d15d      	bne.n	802028a <TRACE_Send+0xe2>
  {
    TRACE_Lock();
 80201ce:	f000 f979 	bl	80204c4 <TRACE_Lock>

    if(ADV_TRACE_Ctx.TraceRdPtr != ADV_TRACE_Ctx.TraceWrPtr)
 80201d2:	4b34      	ldr	r3, [pc, #208]	; (80202a4 <TRACE_Send+0xfc>)
 80201d4:	8a1a      	ldrh	r2, [r3, #16]
 80201d6:	4b33      	ldr	r3, [pc, #204]	; (80202a4 <TRACE_Send+0xfc>)
 80201d8:	8a5b      	ldrh	r3, [r3, #18]
 80201da:	429a      	cmp	r2, r3
 80201dc:	d04d      	beq.n	802027a <TRACE_Send+0xd2>
    {
#ifdef UTIL_ADV_TRACE_UNCHUNK_MODE
      if(TRACE_UNCHUNK_DETECTED == ADV_TRACE_Ctx.unchunk_status)
 80201de:	4b31      	ldr	r3, [pc, #196]	; (80202a4 <TRACE_Send+0xfc>)
 80201e0:	789b      	ldrb	r3, [r3, #2]
 80201e2:	2b01      	cmp	r3, #1
 80201e4:	d117      	bne.n	8020216 <TRACE_Send+0x6e>
      {
        ADV_TRACE_Ctx.TraceSentSize = (uint16_t) (ADV_TRACE_Ctx.unchunk_enabled - ADV_TRACE_Ctx.TraceRdPtr);
 80201e6:	4b2f      	ldr	r3, [pc, #188]	; (80202a4 <TRACE_Send+0xfc>)
 80201e8:	881a      	ldrh	r2, [r3, #0]
 80201ea:	4b2e      	ldr	r3, [pc, #184]	; (80202a4 <TRACE_Send+0xfc>)
 80201ec:	8a1b      	ldrh	r3, [r3, #16]
 80201ee:	1ad3      	subs	r3, r2, r3
 80201f0:	b29a      	uxth	r2, r3
 80201f2:	4b2c      	ldr	r3, [pc, #176]	; (80202a4 <TRACE_Send+0xfc>)
 80201f4:	829a      	strh	r2, [r3, #20]
        ADV_TRACE_Ctx.unchunk_status = TRACE_UNCHUNK_TRANSFER;
 80201f6:	4b2b      	ldr	r3, [pc, #172]	; (80202a4 <TRACE_Send+0xfc>)
 80201f8:	2202      	movs	r2, #2
 80201fa:	709a      	strb	r2, [r3, #2]
        ADV_TRACE_Ctx.unchunk_enabled = 0;
 80201fc:	4b29      	ldr	r3, [pc, #164]	; (80202a4 <TRACE_Send+0xfc>)
 80201fe:	2200      	movs	r2, #0
 8020200:	801a      	strh	r2, [r3, #0]

        UTIL_ADV_TRACE_DEBUG("\nTRACE_TxCpltCallback::unchunk start(%d,%d)\n", ADV_TRACE_Ctx.unchunk_enabled, ADV_TRACE_Ctx.TraceRdPtr);

        if(0u == ADV_TRACE_Ctx.TraceSentSize)
 8020202:	4b28      	ldr	r3, [pc, #160]	; (80202a4 <TRACE_Send+0xfc>)
 8020204:	8a9b      	ldrh	r3, [r3, #20]
 8020206:	2b00      	cmp	r3, #0
 8020208:	d105      	bne.n	8020216 <TRACE_Send+0x6e>
        {
          ADV_TRACE_Ctx.unchunk_status = TRACE_UNCHUNK_NONE;
 802020a:	4b26      	ldr	r3, [pc, #152]	; (80202a4 <TRACE_Send+0xfc>)
 802020c:	2200      	movs	r2, #0
 802020e:	709a      	strb	r2, [r3, #2]
          ADV_TRACE_Ctx.TraceRdPtr = 0;
 8020210:	4b24      	ldr	r3, [pc, #144]	; (80202a4 <TRACE_Send+0xfc>)
 8020212:	2200      	movs	r2, #0
 8020214:	821a      	strh	r2, [r3, #16]
        }
      }

      if(TRACE_UNCHUNK_NONE == ADV_TRACE_Ctx.unchunk_status)
 8020216:	4b23      	ldr	r3, [pc, #140]	; (80202a4 <TRACE_Send+0xfc>)
 8020218:	789b      	ldrb	r3, [r3, #2]
 802021a:	2b00      	cmp	r3, #0
 802021c:	d115      	bne.n	802024a <TRACE_Send+0xa2>
      {
#endif
        if(ADV_TRACE_Ctx.TraceWrPtr > ADV_TRACE_Ctx.TraceRdPtr)
 802021e:	4b21      	ldr	r3, [pc, #132]	; (80202a4 <TRACE_Send+0xfc>)
 8020220:	8a5a      	ldrh	r2, [r3, #18]
 8020222:	4b20      	ldr	r3, [pc, #128]	; (80202a4 <TRACE_Send+0xfc>)
 8020224:	8a1b      	ldrh	r3, [r3, #16]
 8020226:	429a      	cmp	r2, r3
 8020228:	d908      	bls.n	802023c <TRACE_Send+0x94>
        {
          ADV_TRACE_Ctx.TraceSentSize = ADV_TRACE_Ctx.TraceWrPtr - ADV_TRACE_Ctx.TraceRdPtr;
 802022a:	4b1e      	ldr	r3, [pc, #120]	; (80202a4 <TRACE_Send+0xfc>)
 802022c:	8a5a      	ldrh	r2, [r3, #18]
 802022e:	4b1d      	ldr	r3, [pc, #116]	; (80202a4 <TRACE_Send+0xfc>)
 8020230:	8a1b      	ldrh	r3, [r3, #16]
 8020232:	1ad3      	subs	r3, r2, r3
 8020234:	b29a      	uxth	r2, r3
 8020236:	4b1b      	ldr	r3, [pc, #108]	; (80202a4 <TRACE_Send+0xfc>)
 8020238:	829a      	strh	r2, [r3, #20]
 802023a:	e006      	b.n	802024a <TRACE_Send+0xa2>
        }
        else /* TraceRdPtr > TraceWrPtr */
        {
          ADV_TRACE_Ctx.TraceSentSize = UTIL_ADV_TRACE_FIFO_SIZE - ADV_TRACE_Ctx.TraceRdPtr;
 802023c:	4b19      	ldr	r3, [pc, #100]	; (80202a4 <TRACE_Send+0xfc>)
 802023e:	8a1b      	ldrh	r3, [r3, #16]
 8020240:	f5c3 6380 	rsb	r3, r3, #1024	; 0x400
 8020244:	b29a      	uxth	r2, r3
 8020246:	4b17      	ldr	r3, [pc, #92]	; (80202a4 <TRACE_Send+0xfc>)
 8020248:	829a      	strh	r2, [r3, #20]

        }
#ifdef UTIL_ADV_TRACE_UNCHUNK_MODE
      }
#endif
      ptr = &ADV_TRACE_Buffer[ADV_TRACE_Ctx.TraceRdPtr];
 802024a:	4b16      	ldr	r3, [pc, #88]	; (80202a4 <TRACE_Send+0xfc>)
 802024c:	8a1b      	ldrh	r3, [r3, #16]
 802024e:	461a      	mov	r2, r3
 8020250:	4b15      	ldr	r3, [pc, #84]	; (80202a8 <TRACE_Send+0x100>)
 8020252:	4413      	add	r3, r2
 8020254:	61bb      	str	r3, [r7, #24]
 8020256:	697b      	ldr	r3, [r7, #20]
 8020258:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 802025a:	68fb      	ldr	r3, [r7, #12]
 802025c:	f383 8810 	msr	PRIMASK, r3
}
 8020260:	bf00      	nop

      UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION();
      UTIL_ADV_TRACE_PreSendHook();
 8020262:	f7e2 fad5 	bl	8002810 <UTIL_ADV_TRACE_PreSendHook>

      UTIL_ADV_TRACE_DEBUG("\n--TRACE_Send(%d-%d)--\n", ADV_TRACE_Ctx.TraceRdPtr, ADV_TRACE_Ctx.TraceSentSize);
      ret = UTIL_TraceDriver.Send(ptr, ADV_TRACE_Ctx.TraceSentSize);
 8020266:	4b11      	ldr	r3, [pc, #68]	; (80202ac <TRACE_Send+0x104>)
 8020268:	68db      	ldr	r3, [r3, #12]
 802026a:	4a0e      	ldr	r2, [pc, #56]	; (80202a4 <TRACE_Send+0xfc>)
 802026c:	8a92      	ldrh	r2, [r2, #20]
 802026e:	4611      	mov	r1, r2
 8020270:	69b8      	ldr	r0, [r7, #24]
 8020272:	4798      	blx	r3
 8020274:	4603      	mov	r3, r0
 8020276:	77fb      	strb	r3, [r7, #31]
 8020278:	e00d      	b.n	8020296 <TRACE_Send+0xee>
    }
    else
    {
      TRACE_UnLock();
 802027a:	f000 f941 	bl	8020500 <TRACE_UnLock>
 802027e:	697b      	ldr	r3, [r7, #20]
 8020280:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8020282:	68bb      	ldr	r3, [r7, #8]
 8020284:	f383 8810 	msr	PRIMASK, r3
}
 8020288:	e005      	b.n	8020296 <TRACE_Send+0xee>
 802028a:	697b      	ldr	r3, [r7, #20]
 802028c:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 802028e:	687b      	ldr	r3, [r7, #4]
 8020290:	f383 8810 	msr	PRIMASK, r3
}
 8020294:	bf00      	nop
  else
  {
    UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION();
  }

  return ret;
 8020296:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 802029a:	4618      	mov	r0, r3
 802029c:	3720      	adds	r7, #32
 802029e:	46bd      	mov	sp, r7
 80202a0:	bd80      	pop	{r7, pc}
 80202a2:	bf00      	nop
 80202a4:	20001e84 	.word	0x20001e84
 80202a8:	20001e9c 	.word	0x20001e9c
 80202ac:	08021a7c 	.word	0x08021a7c

080202b0 <TRACE_TxCpltCallback>:
 * @brief Tx callback called by the low layer level to inform a transfer complete
 * @param Ptr pointer not used only for HAL compatibility
 * @retval none
 */
static void TRACE_TxCpltCallback(void *Ptr)
{
 80202b0:	b580      	push	{r7, lr}
 80202b2:	b088      	sub	sp, #32
 80202b4:	af00      	add	r7, sp, #0
 80202b6:	6078      	str	r0, [r7, #4]
  uint8_t *ptr = NULL;
 80202b8:	2300      	movs	r3, #0
 80202ba:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80202bc:	f3ef 8310 	mrs	r3, PRIMASK
 80202c0:	617b      	str	r3, [r7, #20]
  return(result);
 80202c2:	697b      	ldr	r3, [r7, #20]
  UTIL_ADV_TRACE_ENTER_CRITICAL_SECTION();
 80202c4:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("cpsid i" : : : "memory");
 80202c6:	b672      	cpsid	i
}
 80202c8:	bf00      	nop
    ADV_TRACE_Ctx.TraceSentSize = 0u;
  }
#endif

#if defined(UTIL_ADV_TRACE_UNCHUNK_MODE)
  if(TRACE_UNCHUNK_TRANSFER == ADV_TRACE_Ctx.unchunk_status)
 80202ca:	4b3c      	ldr	r3, [pc, #240]	; (80203bc <TRACE_TxCpltCallback+0x10c>)
 80202cc:	789b      	ldrb	r3, [r3, #2]
 80202ce:	2b02      	cmp	r3, #2
 80202d0:	d106      	bne.n	80202e0 <TRACE_TxCpltCallback+0x30>
  {
    ADV_TRACE_Ctx.unchunk_status = TRACE_UNCHUNK_NONE;
 80202d2:	4b3a      	ldr	r3, [pc, #232]	; (80203bc <TRACE_TxCpltCallback+0x10c>)
 80202d4:	2200      	movs	r2, #0
 80202d6:	709a      	strb	r2, [r3, #2]
    ADV_TRACE_Ctx.TraceRdPtr = 0;
 80202d8:	4b38      	ldr	r3, [pc, #224]	; (80203bc <TRACE_TxCpltCallback+0x10c>)
 80202da:	2200      	movs	r2, #0
 80202dc:	821a      	strh	r2, [r3, #16]
 80202de:	e00a      	b.n	80202f6 <TRACE_TxCpltCallback+0x46>
    UTIL_ADV_TRACE_DEBUG("\nTRACE_TxCpltCallback::unchunk complete\n");
  }
  else
  {
    ADV_TRACE_Ctx.TraceRdPtr = (ADV_TRACE_Ctx.TraceRdPtr + ADV_TRACE_Ctx.TraceSentSize) % UTIL_ADV_TRACE_FIFO_SIZE;
 80202e0:	4b36      	ldr	r3, [pc, #216]	; (80203bc <TRACE_TxCpltCallback+0x10c>)
 80202e2:	8a1a      	ldrh	r2, [r3, #16]
 80202e4:	4b35      	ldr	r3, [pc, #212]	; (80203bc <TRACE_TxCpltCallback+0x10c>)
 80202e6:	8a9b      	ldrh	r3, [r3, #20]
 80202e8:	4413      	add	r3, r2
 80202ea:	b29b      	uxth	r3, r3
 80202ec:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80202f0:	b29a      	uxth	r2, r3
 80202f2:	4b32      	ldr	r3, [pc, #200]	; (80203bc <TRACE_TxCpltCallback+0x10c>)
 80202f4:	821a      	strh	r2, [r3, #16]
    UTIL_TraceDriver.Send(ptr, ADV_TRACE_Ctx.TraceSentSize);
    return;
  }
#endif

  if((ADV_TRACE_Ctx.TraceRdPtr != ADV_TRACE_Ctx.TraceWrPtr) && (1u == ADV_TRACE_Ctx.TraceLock))
 80202f6:	4b31      	ldr	r3, [pc, #196]	; (80203bc <TRACE_TxCpltCallback+0x10c>)
 80202f8:	8a1a      	ldrh	r2, [r3, #16]
 80202fa:	4b30      	ldr	r3, [pc, #192]	; (80203bc <TRACE_TxCpltCallback+0x10c>)
 80202fc:	8a5b      	ldrh	r3, [r3, #18]
 80202fe:	429a      	cmp	r2, r3
 8020300:	d04d      	beq.n	802039e <TRACE_TxCpltCallback+0xee>
 8020302:	4b2e      	ldr	r3, [pc, #184]	; (80203bc <TRACE_TxCpltCallback+0x10c>)
 8020304:	8adb      	ldrh	r3, [r3, #22]
 8020306:	2b01      	cmp	r3, #1
 8020308:	d149      	bne.n	802039e <TRACE_TxCpltCallback+0xee>
  {
#ifdef UTIL_ADV_TRACE_UNCHUNK_MODE
    if(TRACE_UNCHUNK_DETECTED == ADV_TRACE_Ctx.unchunk_status)
 802030a:	4b2c      	ldr	r3, [pc, #176]	; (80203bc <TRACE_TxCpltCallback+0x10c>)
 802030c:	789b      	ldrb	r3, [r3, #2]
 802030e:	2b01      	cmp	r3, #1
 8020310:	d117      	bne.n	8020342 <TRACE_TxCpltCallback+0x92>
    {
      ADV_TRACE_Ctx.TraceSentSize = ADV_TRACE_Ctx.unchunk_enabled - ADV_TRACE_Ctx.TraceRdPtr;
 8020312:	4b2a      	ldr	r3, [pc, #168]	; (80203bc <TRACE_TxCpltCallback+0x10c>)
 8020314:	881a      	ldrh	r2, [r3, #0]
 8020316:	4b29      	ldr	r3, [pc, #164]	; (80203bc <TRACE_TxCpltCallback+0x10c>)
 8020318:	8a1b      	ldrh	r3, [r3, #16]
 802031a:	1ad3      	subs	r3, r2, r3
 802031c:	b29a      	uxth	r2, r3
 802031e:	4b27      	ldr	r3, [pc, #156]	; (80203bc <TRACE_TxCpltCallback+0x10c>)
 8020320:	829a      	strh	r2, [r3, #20]
      ADV_TRACE_Ctx.unchunk_status = TRACE_UNCHUNK_TRANSFER;
 8020322:	4b26      	ldr	r3, [pc, #152]	; (80203bc <TRACE_TxCpltCallback+0x10c>)
 8020324:	2202      	movs	r2, #2
 8020326:	709a      	strb	r2, [r3, #2]
      ADV_TRACE_Ctx.unchunk_enabled = 0;
 8020328:	4b24      	ldr	r3, [pc, #144]	; (80203bc <TRACE_TxCpltCallback+0x10c>)
 802032a:	2200      	movs	r2, #0
 802032c:	801a      	strh	r2, [r3, #0]

      UTIL_ADV_TRACE_DEBUG("\nTRACE_TxCpltCallback::unchunk start(%d,%d)\n", ADV_TRACE_Ctx.unchunk_enabled, ADV_TRACE_Ctx.TraceRdPtr);

      if(0u == ADV_TRACE_Ctx.TraceSentSize)
 802032e:	4b23      	ldr	r3, [pc, #140]	; (80203bc <TRACE_TxCpltCallback+0x10c>)
 8020330:	8a9b      	ldrh	r3, [r3, #20]
 8020332:	2b00      	cmp	r3, #0
 8020334:	d105      	bne.n	8020342 <TRACE_TxCpltCallback+0x92>
      {
        /* this case occurs when an ongoing write aligned the Rd position with chunk position */
        /* in that case the unchunk is forgot */
        ADV_TRACE_Ctx.unchunk_status = TRACE_UNCHUNK_NONE;
 8020336:	4b21      	ldr	r3, [pc, #132]	; (80203bc <TRACE_TxCpltCallback+0x10c>)
 8020338:	2200      	movs	r2, #0
 802033a:	709a      	strb	r2, [r3, #2]
        ADV_TRACE_Ctx.TraceRdPtr = 0;
 802033c:	4b1f      	ldr	r3, [pc, #124]	; (80203bc <TRACE_TxCpltCallback+0x10c>)
 802033e:	2200      	movs	r2, #0
 8020340:	821a      	strh	r2, [r3, #16]
      }
    }

    if(TRACE_UNCHUNK_NONE == ADV_TRACE_Ctx.unchunk_status)
 8020342:	4b1e      	ldr	r3, [pc, #120]	; (80203bc <TRACE_TxCpltCallback+0x10c>)
 8020344:	789b      	ldrb	r3, [r3, #2]
 8020346:	2b00      	cmp	r3, #0
 8020348:	d115      	bne.n	8020376 <TRACE_TxCpltCallback+0xc6>
    {
#endif
      if(ADV_TRACE_Ctx.TraceWrPtr > ADV_TRACE_Ctx.TraceRdPtr)
 802034a:	4b1c      	ldr	r3, [pc, #112]	; (80203bc <TRACE_TxCpltCallback+0x10c>)
 802034c:	8a5a      	ldrh	r2, [r3, #18]
 802034e:	4b1b      	ldr	r3, [pc, #108]	; (80203bc <TRACE_TxCpltCallback+0x10c>)
 8020350:	8a1b      	ldrh	r3, [r3, #16]
 8020352:	429a      	cmp	r2, r3
 8020354:	d908      	bls.n	8020368 <TRACE_TxCpltCallback+0xb8>
      {
        ADV_TRACE_Ctx.TraceSentSize = ADV_TRACE_Ctx.TraceWrPtr - ADV_TRACE_Ctx.TraceRdPtr;
 8020356:	4b19      	ldr	r3, [pc, #100]	; (80203bc <TRACE_TxCpltCallback+0x10c>)
 8020358:	8a5a      	ldrh	r2, [r3, #18]
 802035a:	4b18      	ldr	r3, [pc, #96]	; (80203bc <TRACE_TxCpltCallback+0x10c>)
 802035c:	8a1b      	ldrh	r3, [r3, #16]
 802035e:	1ad3      	subs	r3, r2, r3
 8020360:	b29a      	uxth	r2, r3
 8020362:	4b16      	ldr	r3, [pc, #88]	; (80203bc <TRACE_TxCpltCallback+0x10c>)
 8020364:	829a      	strh	r2, [r3, #20]
 8020366:	e006      	b.n	8020376 <TRACE_TxCpltCallback+0xc6>
      }
      else /* TraceRdPtr > TraceWrPtr */
      {
        ADV_TRACE_Ctx.TraceSentSize = UTIL_ADV_TRACE_FIFO_SIZE - ADV_TRACE_Ctx.TraceRdPtr;
 8020368:	4b14      	ldr	r3, [pc, #80]	; (80203bc <TRACE_TxCpltCallback+0x10c>)
 802036a:	8a1b      	ldrh	r3, [r3, #16]
 802036c:	f5c3 6380 	rsb	r3, r3, #1024	; 0x400
 8020370:	b29a      	uxth	r2, r3
 8020372:	4b12      	ldr	r3, [pc, #72]	; (80203bc <TRACE_TxCpltCallback+0x10c>)
 8020374:	829a      	strh	r2, [r3, #20]
      }
#ifdef UTIL_ADV_TRACE_UNCHUNK_MODE
    }
#endif
    ptr = &ADV_TRACE_Buffer[ADV_TRACE_Ctx.TraceRdPtr];
 8020376:	4b11      	ldr	r3, [pc, #68]	; (80203bc <TRACE_TxCpltCallback+0x10c>)
 8020378:	8a1b      	ldrh	r3, [r3, #16]
 802037a:	461a      	mov	r2, r3
 802037c:	4b10      	ldr	r3, [pc, #64]	; (80203c0 <TRACE_TxCpltCallback+0x110>)
 802037e:	4413      	add	r3, r2
 8020380:	61fb      	str	r3, [r7, #28]
 8020382:	69bb      	ldr	r3, [r7, #24]
 8020384:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8020386:	693b      	ldr	r3, [r7, #16]
 8020388:	f383 8810 	msr	PRIMASK, r3
}
 802038c:	bf00      	nop
    UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION();
    UTIL_ADV_TRACE_DEBUG("\n--TRACE_Send(%d-%d)--\n", ADV_TRACE_Ctx.TraceRdPtr, ADV_TRACE_Ctx.TraceSentSize);
    UTIL_TraceDriver.Send(ptr, ADV_TRACE_Ctx.TraceSentSize);
 802038e:	4b0d      	ldr	r3, [pc, #52]	; (80203c4 <TRACE_TxCpltCallback+0x114>)
 8020390:	68db      	ldr	r3, [r3, #12]
 8020392:	4a0a      	ldr	r2, [pc, #40]	; (80203bc <TRACE_TxCpltCallback+0x10c>)
 8020394:	8a92      	ldrh	r2, [r2, #20]
 8020396:	4611      	mov	r1, r2
 8020398:	69f8      	ldr	r0, [r7, #28]
 802039a:	4798      	blx	r3
 802039c:	e00a      	b.n	80203b4 <TRACE_TxCpltCallback+0x104>
 802039e:	69bb      	ldr	r3, [r7, #24]
 80203a0:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80203a2:	68fb      	ldr	r3, [r7, #12]
 80203a4:	f383 8810 	msr	PRIMASK, r3
}
 80203a8:	bf00      	nop
  }
  else
  {
    UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION();
    UTIL_ADV_TRACE_PostSendHook();
 80203aa:	f7e2 fa39 	bl	8002820 <UTIL_ADV_TRACE_PostSendHook>
    TRACE_UnLock();
 80203ae:	f000 f8a7 	bl	8020500 <TRACE_UnLock>
  }
}
 80203b2:	bf00      	nop
 80203b4:	bf00      	nop
 80203b6:	3720      	adds	r7, #32
 80203b8:	46bd      	mov	sp, r7
 80203ba:	bd80      	pop	{r7, pc}
 80203bc:	20001e84 	.word	0x20001e84
 80203c0:	20001e9c 	.word	0x20001e9c
 80203c4:	08021a7c 	.word	0x08021a7c

080203c8 <TRACE_AllocateBufer>:
 * @param  Size to allocate within fifo
 * @param  Pos position within the fifo
 * @retval write position inside the buffer is -1 no space available.
 */
static int16_t TRACE_AllocateBufer(uint16_t Size, uint16_t *Pos)
{
 80203c8:	b480      	push	{r7}
 80203ca:	b087      	sub	sp, #28
 80203cc:	af00      	add	r7, sp, #0
 80203ce:	4603      	mov	r3, r0
 80203d0:	6039      	str	r1, [r7, #0]
 80203d2:	80fb      	strh	r3, [r7, #6]
  uint16_t freesize;
  int16_t ret = -1;
 80203d4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80203d8:	82bb      	strh	r3, [r7, #20]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80203da:	f3ef 8310 	mrs	r3, PRIMASK
 80203de:	60fb      	str	r3, [r7, #12]
  return(result);
 80203e0:	68fb      	ldr	r3, [r7, #12]

  UTIL_ADV_TRACE_ENTER_CRITICAL_SECTION();
 80203e2:	613b      	str	r3, [r7, #16]
  __ASM volatile ("cpsid i" : : : "memory");
 80203e4:	b672      	cpsid	i
}
 80203e6:	bf00      	nop

  if(ADV_TRACE_Ctx.TraceWrPtr == ADV_TRACE_Ctx.TraceRdPtr)
 80203e8:	4b35      	ldr	r3, [pc, #212]	; (80204c0 <TRACE_AllocateBufer+0xf8>)
 80203ea:	8a5a      	ldrh	r2, [r3, #18]
 80203ec:	4b34      	ldr	r3, [pc, #208]	; (80204c0 <TRACE_AllocateBufer+0xf8>)
 80203ee:	8a1b      	ldrh	r3, [r3, #16]
 80203f0:	429a      	cmp	r2, r3
 80203f2:	d11b      	bne.n	802042c <TRACE_AllocateBufer+0x64>
  {
#ifdef UTIL_ADV_TRACE_UNCHUNK_MODE
    freesize = (uint16_t)(UTIL_ADV_TRACE_FIFO_SIZE - ADV_TRACE_Ctx.TraceWrPtr);
 80203f4:	4b32      	ldr	r3, [pc, #200]	; (80204c0 <TRACE_AllocateBufer+0xf8>)
 80203f6:	8a5b      	ldrh	r3, [r3, #18]
 80203f8:	f5c3 6380 	rsb	r3, r3, #1024	; 0x400
 80203fc:	82fb      	strh	r3, [r7, #22]
    if((Size >= freesize) && (ADV_TRACE_Ctx.TraceRdPtr > Size))
 80203fe:	88fa      	ldrh	r2, [r7, #6]
 8020400:	8afb      	ldrh	r3, [r7, #22]
 8020402:	429a      	cmp	r2, r3
 8020404:	d33a      	bcc.n	802047c <TRACE_AllocateBufer+0xb4>
 8020406:	4b2e      	ldr	r3, [pc, #184]	; (80204c0 <TRACE_AllocateBufer+0xf8>)
 8020408:	8a1b      	ldrh	r3, [r3, #16]
 802040a:	88fa      	ldrh	r2, [r7, #6]
 802040c:	429a      	cmp	r2, r3
 802040e:	d235      	bcs.n	802047c <TRACE_AllocateBufer+0xb4>
    {
      ADV_TRACE_Ctx.unchunk_status = TRACE_UNCHUNK_DETECTED;
 8020410:	4b2b      	ldr	r3, [pc, #172]	; (80204c0 <TRACE_AllocateBufer+0xf8>)
 8020412:	2201      	movs	r2, #1
 8020414:	709a      	strb	r2, [r3, #2]
      ADV_TRACE_Ctx.unchunk_enabled = ADV_TRACE_Ctx.TraceWrPtr;
 8020416:	4b2a      	ldr	r3, [pc, #168]	; (80204c0 <TRACE_AllocateBufer+0xf8>)
 8020418:	8a5a      	ldrh	r2, [r3, #18]
 802041a:	4b29      	ldr	r3, [pc, #164]	; (80204c0 <TRACE_AllocateBufer+0xf8>)
 802041c:	801a      	strh	r2, [r3, #0]
      freesize = ADV_TRACE_Ctx.TraceRdPtr;
 802041e:	4b28      	ldr	r3, [pc, #160]	; (80204c0 <TRACE_AllocateBufer+0xf8>)
 8020420:	8a1b      	ldrh	r3, [r3, #16]
 8020422:	82fb      	strh	r3, [r7, #22]
      ADV_TRACE_Ctx.TraceWrPtr = 0;
 8020424:	4b26      	ldr	r3, [pc, #152]	; (80204c0 <TRACE_AllocateBufer+0xf8>)
 8020426:	2200      	movs	r2, #0
 8020428:	825a      	strh	r2, [r3, #18]
 802042a:	e027      	b.n	802047c <TRACE_AllocateBufer+0xb4>
#endif
  }
  else
  {
#ifdef UTIL_ADV_TRACE_UNCHUNK_MODE
    if (ADV_TRACE_Ctx.TraceWrPtr > ADV_TRACE_Ctx.TraceRdPtr)
 802042c:	4b24      	ldr	r3, [pc, #144]	; (80204c0 <TRACE_AllocateBufer+0xf8>)
 802042e:	8a5a      	ldrh	r2, [r3, #18]
 8020430:	4b23      	ldr	r3, [pc, #140]	; (80204c0 <TRACE_AllocateBufer+0xf8>)
 8020432:	8a1b      	ldrh	r3, [r3, #16]
 8020434:	429a      	cmp	r2, r3
 8020436:	d91b      	bls.n	8020470 <TRACE_AllocateBufer+0xa8>
    {
      freesize = (uint16_t)(UTIL_ADV_TRACE_FIFO_SIZE - ADV_TRACE_Ctx.TraceWrPtr);
 8020438:	4b21      	ldr	r3, [pc, #132]	; (80204c0 <TRACE_AllocateBufer+0xf8>)
 802043a:	8a5b      	ldrh	r3, [r3, #18]
 802043c:	f5c3 6380 	rsb	r3, r3, #1024	; 0x400
 8020440:	82fb      	strh	r3, [r7, #22]
      if((Size >= freesize) && (ADV_TRACE_Ctx.TraceRdPtr > Size)) 
 8020442:	88fa      	ldrh	r2, [r7, #6]
 8020444:	8afb      	ldrh	r3, [r7, #22]
 8020446:	429a      	cmp	r2, r3
 8020448:	d318      	bcc.n	802047c <TRACE_AllocateBufer+0xb4>
 802044a:	4b1d      	ldr	r3, [pc, #116]	; (80204c0 <TRACE_AllocateBufer+0xf8>)
 802044c:	8a1b      	ldrh	r3, [r3, #16]
 802044e:	88fa      	ldrh	r2, [r7, #6]
 8020450:	429a      	cmp	r2, r3
 8020452:	d213      	bcs.n	802047c <TRACE_AllocateBufer+0xb4>
      {
        ADV_TRACE_Ctx.unchunk_status = TRACE_UNCHUNK_DETECTED;
 8020454:	4b1a      	ldr	r3, [pc, #104]	; (80204c0 <TRACE_AllocateBufer+0xf8>)
 8020456:	2201      	movs	r2, #1
 8020458:	709a      	strb	r2, [r3, #2]
        ADV_TRACE_Ctx.unchunk_enabled = ADV_TRACE_Ctx.TraceWrPtr;
 802045a:	4b19      	ldr	r3, [pc, #100]	; (80204c0 <TRACE_AllocateBufer+0xf8>)
 802045c:	8a5a      	ldrh	r2, [r3, #18]
 802045e:	4b18      	ldr	r3, [pc, #96]	; (80204c0 <TRACE_AllocateBufer+0xf8>)
 8020460:	801a      	strh	r2, [r3, #0]
        freesize = ADV_TRACE_Ctx.TraceRdPtr;
 8020462:	4b17      	ldr	r3, [pc, #92]	; (80204c0 <TRACE_AllocateBufer+0xf8>)
 8020464:	8a1b      	ldrh	r3, [r3, #16]
 8020466:	82fb      	strh	r3, [r7, #22]
        ADV_TRACE_Ctx.TraceWrPtr = 0;
 8020468:	4b15      	ldr	r3, [pc, #84]	; (80204c0 <TRACE_AllocateBufer+0xf8>)
 802046a:	2200      	movs	r2, #0
 802046c:	825a      	strh	r2, [r3, #18]
 802046e:	e005      	b.n	802047c <TRACE_AllocateBufer+0xb4>
      }
    }
    else
    {
      freesize = (uint16_t)(ADV_TRACE_Ctx.TraceRdPtr - ADV_TRACE_Ctx.TraceWrPtr);
 8020470:	4b13      	ldr	r3, [pc, #76]	; (80204c0 <TRACE_AllocateBufer+0xf8>)
 8020472:	8a1a      	ldrh	r2, [r3, #16]
 8020474:	4b12      	ldr	r3, [pc, #72]	; (80204c0 <TRACE_AllocateBufer+0xf8>)
 8020476:	8a5b      	ldrh	r3, [r3, #18]
 8020478:	1ad3      	subs	r3, r2, r3
 802047a:	82fb      	strh	r3, [r7, #22]
      freesize = ADV_TRACE_Ctx.TraceRdPtr - ADV_TRACE_Ctx.TraceWrPtr;
    }
#endif
  }

  if(freesize > Size)
 802047c:	8afa      	ldrh	r2, [r7, #22]
 802047e:	88fb      	ldrh	r3, [r7, #6]
 8020480:	429a      	cmp	r2, r3
 8020482:	d90f      	bls.n	80204a4 <TRACE_AllocateBufer+0xdc>
  {
    *Pos = ADV_TRACE_Ctx.TraceWrPtr;
 8020484:	4b0e      	ldr	r3, [pc, #56]	; (80204c0 <TRACE_AllocateBufer+0xf8>)
 8020486:	8a5a      	ldrh	r2, [r3, #18]
 8020488:	683b      	ldr	r3, [r7, #0]
 802048a:	801a      	strh	r2, [r3, #0]
    ADV_TRACE_Ctx.TraceWrPtr = (ADV_TRACE_Ctx.TraceWrPtr + Size) % UTIL_ADV_TRACE_FIFO_SIZE;
 802048c:	4b0c      	ldr	r3, [pc, #48]	; (80204c0 <TRACE_AllocateBufer+0xf8>)
 802048e:	8a5a      	ldrh	r2, [r3, #18]
 8020490:	88fb      	ldrh	r3, [r7, #6]
 8020492:	4413      	add	r3, r2
 8020494:	b29b      	uxth	r3, r3
 8020496:	f3c3 0309 	ubfx	r3, r3, #0, #10
 802049a:	b29a      	uxth	r2, r3
 802049c:	4b08      	ldr	r3, [pc, #32]	; (80204c0 <TRACE_AllocateBufer+0xf8>)
 802049e:	825a      	strh	r2, [r3, #18]
    ret = 0;
 80204a0:	2300      	movs	r3, #0
 80204a2:	82bb      	strh	r3, [r7, #20]
 80204a4:	693b      	ldr	r3, [r7, #16]
 80204a6:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80204a8:	68bb      	ldr	r3, [r7, #8]
 80204aa:	f383 8810 	msr	PRIMASK, r3
}
 80204ae:	bf00      	nop
    }
  }
#endif

  UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION();
  return ret;
 80204b0:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
}
 80204b4:	4618      	mov	r0, r3
 80204b6:	371c      	adds	r7, #28
 80204b8:	46bd      	mov	sp, r7
 80204ba:	bc80      	pop	{r7}
 80204bc:	4770      	bx	lr
 80204be:	bf00      	nop
 80204c0:	20001e84 	.word	0x20001e84

080204c4 <TRACE_Lock>:
/**
 * @brief  Lock the trace buffer.
 * @retval None.
 */
static void TRACE_Lock(void)
{
 80204c4:	b480      	push	{r7}
 80204c6:	b085      	sub	sp, #20
 80204c8:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80204ca:	f3ef 8310 	mrs	r3, PRIMASK
 80204ce:	607b      	str	r3, [r7, #4]
  return(result);
 80204d0:	687b      	ldr	r3, [r7, #4]
  UTIL_ADV_TRACE_ENTER_CRITICAL_SECTION();
 80204d2:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("cpsid i" : : : "memory");
 80204d4:	b672      	cpsid	i
}
 80204d6:	bf00      	nop
  ADV_TRACE_Ctx.TraceLock++;
 80204d8:	4b08      	ldr	r3, [pc, #32]	; (80204fc <TRACE_Lock+0x38>)
 80204da:	8adb      	ldrh	r3, [r3, #22]
 80204dc:	3301      	adds	r3, #1
 80204de:	b29a      	uxth	r2, r3
 80204e0:	4b06      	ldr	r3, [pc, #24]	; (80204fc <TRACE_Lock+0x38>)
 80204e2:	82da      	strh	r2, [r3, #22]
 80204e4:	68fb      	ldr	r3, [r7, #12]
 80204e6:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80204e8:	68bb      	ldr	r3, [r7, #8]
 80204ea:	f383 8810 	msr	PRIMASK, r3
}
 80204ee:	bf00      	nop
  UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION();
}
 80204f0:	bf00      	nop
 80204f2:	3714      	adds	r7, #20
 80204f4:	46bd      	mov	sp, r7
 80204f6:	bc80      	pop	{r7}
 80204f8:	4770      	bx	lr
 80204fa:	bf00      	nop
 80204fc:	20001e84 	.word	0x20001e84

08020500 <TRACE_UnLock>:
/**
 * @brief  UnLock the trace buffer.
 * @retval None.
 */
static void TRACE_UnLock(void)
{
 8020500:	b480      	push	{r7}
 8020502:	b085      	sub	sp, #20
 8020504:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8020506:	f3ef 8310 	mrs	r3, PRIMASK
 802050a:	607b      	str	r3, [r7, #4]
  return(result);
 802050c:	687b      	ldr	r3, [r7, #4]
  UTIL_ADV_TRACE_ENTER_CRITICAL_SECTION();
 802050e:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("cpsid i" : : : "memory");
 8020510:	b672      	cpsid	i
}
 8020512:	bf00      	nop
  ADV_TRACE_Ctx.TraceLock--;
 8020514:	4b08      	ldr	r3, [pc, #32]	; (8020538 <TRACE_UnLock+0x38>)
 8020516:	8adb      	ldrh	r3, [r3, #22]
 8020518:	3b01      	subs	r3, #1
 802051a:	b29a      	uxth	r2, r3
 802051c:	4b06      	ldr	r3, [pc, #24]	; (8020538 <TRACE_UnLock+0x38>)
 802051e:	82da      	strh	r2, [r3, #22]
 8020520:	68fb      	ldr	r3, [r7, #12]
 8020522:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8020524:	68bb      	ldr	r3, [r7, #8]
 8020526:	f383 8810 	msr	PRIMASK, r3
}
 802052a:	bf00      	nop
  UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION();
}
 802052c:	bf00      	nop
 802052e:	3714      	adds	r7, #20
 8020530:	46bd      	mov	sp, r7
 8020532:	bc80      	pop	{r7}
 8020534:	4770      	bx	lr
 8020536:	bf00      	nop
 8020538:	20001e84 	.word	0x20001e84

0802053c <TRACE_IsLocked>:
/**
 * @brief  UnLock the trace buffer.
 * @retval None.
 */
static uint32_t TRACE_IsLocked(void)
{
 802053c:	b480      	push	{r7}
 802053e:	af00      	add	r7, sp, #0
  return (ADV_TRACE_Ctx.TraceLock == 0u? 0u: 1u);
 8020540:	4b05      	ldr	r3, [pc, #20]	; (8020558 <TRACE_IsLocked+0x1c>)
 8020542:	8adb      	ldrh	r3, [r3, #22]
 8020544:	2b00      	cmp	r3, #0
 8020546:	bf14      	ite	ne
 8020548:	2301      	movne	r3, #1
 802054a:	2300      	moveq	r3, #0
 802054c:	b2db      	uxtb	r3, r3
}
 802054e:	4618      	mov	r0, r3
 8020550:	46bd      	mov	sp, r7
 8020552:	bc80      	pop	{r7}
 8020554:	4770      	bx	lr
 8020556:	bf00      	nop
 8020558:	20001e84 	.word	0x20001e84
 802055c:	00000000 	.word	0x00000000

08020560 <floor>:
 8020560:	f3c1 520a 	ubfx	r2, r1, #20, #11
 8020564:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8020568:	f2a2 36ff 	subw	r6, r2, #1023	; 0x3ff
 802056c:	2e13      	cmp	r6, #19
 802056e:	460b      	mov	r3, r1
 8020570:	4607      	mov	r7, r0
 8020572:	460c      	mov	r4, r1
 8020574:	4605      	mov	r5, r0
 8020576:	dc32      	bgt.n	80205de <floor+0x7e>
 8020578:	2e00      	cmp	r6, #0
 802057a:	da14      	bge.n	80205a6 <floor+0x46>
 802057c:	a334      	add	r3, pc, #208	; (adr r3, 8020650 <floor+0xf0>)
 802057e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8020582:	f7df fe5b 	bl	800023c <__adddf3>
 8020586:	2200      	movs	r2, #0
 8020588:	2300      	movs	r3, #0
 802058a:	f7e0 fa9d 	bl	8000ac8 <__aeabi_dcmpgt>
 802058e:	b138      	cbz	r0, 80205a0 <floor+0x40>
 8020590:	2c00      	cmp	r4, #0
 8020592:	da56      	bge.n	8020642 <floor+0xe2>
 8020594:	f024 4400 	bic.w	r4, r4, #2147483648	; 0x80000000
 8020598:	4325      	orrs	r5, r4
 802059a:	d055      	beq.n	8020648 <floor+0xe8>
 802059c:	4c2e      	ldr	r4, [pc, #184]	; (8020658 <floor+0xf8>)
 802059e:	2500      	movs	r5, #0
 80205a0:	4623      	mov	r3, r4
 80205a2:	462f      	mov	r7, r5
 80205a4:	e025      	b.n	80205f2 <floor+0x92>
 80205a6:	4a2d      	ldr	r2, [pc, #180]	; (802065c <floor+0xfc>)
 80205a8:	fa42 f806 	asr.w	r8, r2, r6
 80205ac:	ea01 0208 	and.w	r2, r1, r8
 80205b0:	4302      	orrs	r2, r0
 80205b2:	d01e      	beq.n	80205f2 <floor+0x92>
 80205b4:	a326      	add	r3, pc, #152	; (adr r3, 8020650 <floor+0xf0>)
 80205b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80205ba:	f7df fe3f 	bl	800023c <__adddf3>
 80205be:	2200      	movs	r2, #0
 80205c0:	2300      	movs	r3, #0
 80205c2:	f7e0 fa81 	bl	8000ac8 <__aeabi_dcmpgt>
 80205c6:	2800      	cmp	r0, #0
 80205c8:	d0ea      	beq.n	80205a0 <floor+0x40>
 80205ca:	2c00      	cmp	r4, #0
 80205cc:	bfbe      	ittt	lt
 80205ce:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 80205d2:	4133      	asrlt	r3, r6
 80205d4:	18e4      	addlt	r4, r4, r3
 80205d6:	ea24 0408 	bic.w	r4, r4, r8
 80205da:	2500      	movs	r5, #0
 80205dc:	e7e0      	b.n	80205a0 <floor+0x40>
 80205de:	2e33      	cmp	r6, #51	; 0x33
 80205e0:	dd0b      	ble.n	80205fa <floor+0x9a>
 80205e2:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 80205e6:	d104      	bne.n	80205f2 <floor+0x92>
 80205e8:	4602      	mov	r2, r0
 80205ea:	f7df fe27 	bl	800023c <__adddf3>
 80205ee:	4607      	mov	r7, r0
 80205f0:	460b      	mov	r3, r1
 80205f2:	4638      	mov	r0, r7
 80205f4:	4619      	mov	r1, r3
 80205f6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80205fa:	f2a2 4213 	subw	r2, r2, #1043	; 0x413
 80205fe:	f04f 38ff 	mov.w	r8, #4294967295	; 0xffffffff
 8020602:	fa28 f802 	lsr.w	r8, r8, r2
 8020606:	ea10 0f08 	tst.w	r0, r8
 802060a:	d0f2      	beq.n	80205f2 <floor+0x92>
 802060c:	a310      	add	r3, pc, #64	; (adr r3, 8020650 <floor+0xf0>)
 802060e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8020612:	f7df fe13 	bl	800023c <__adddf3>
 8020616:	2200      	movs	r2, #0
 8020618:	2300      	movs	r3, #0
 802061a:	f7e0 fa55 	bl	8000ac8 <__aeabi_dcmpgt>
 802061e:	2800      	cmp	r0, #0
 8020620:	d0be      	beq.n	80205a0 <floor+0x40>
 8020622:	2c00      	cmp	r4, #0
 8020624:	da0a      	bge.n	802063c <floor+0xdc>
 8020626:	2e14      	cmp	r6, #20
 8020628:	d101      	bne.n	802062e <floor+0xce>
 802062a:	3401      	adds	r4, #1
 802062c:	e006      	b.n	802063c <floor+0xdc>
 802062e:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 8020632:	2301      	movs	r3, #1
 8020634:	40b3      	lsls	r3, r6
 8020636:	441d      	add	r5, r3
 8020638:	42af      	cmp	r7, r5
 802063a:	d8f6      	bhi.n	802062a <floor+0xca>
 802063c:	ea25 0508 	bic.w	r5, r5, r8
 8020640:	e7ae      	b.n	80205a0 <floor+0x40>
 8020642:	2500      	movs	r5, #0
 8020644:	462c      	mov	r4, r5
 8020646:	e7ab      	b.n	80205a0 <floor+0x40>
 8020648:	f04f 4400 	mov.w	r4, #2147483648	; 0x80000000
 802064c:	e7a8      	b.n	80205a0 <floor+0x40>
 802064e:	bf00      	nop
 8020650:	8800759c 	.word	0x8800759c
 8020654:	7e37e43c 	.word	0x7e37e43c
 8020658:	bff00000 	.word	0xbff00000
 802065c:	000fffff 	.word	0x000fffff

08020660 <siprintf>:
 8020660:	b40e      	push	{r1, r2, r3}
 8020662:	b500      	push	{lr}
 8020664:	b09c      	sub	sp, #112	; 0x70
 8020666:	ab1d      	add	r3, sp, #116	; 0x74
 8020668:	9002      	str	r0, [sp, #8]
 802066a:	9006      	str	r0, [sp, #24]
 802066c:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8020670:	4809      	ldr	r0, [pc, #36]	; (8020698 <siprintf+0x38>)
 8020672:	9107      	str	r1, [sp, #28]
 8020674:	9104      	str	r1, [sp, #16]
 8020676:	4909      	ldr	r1, [pc, #36]	; (802069c <siprintf+0x3c>)
 8020678:	f853 2b04 	ldr.w	r2, [r3], #4
 802067c:	9105      	str	r1, [sp, #20]
 802067e:	6800      	ldr	r0, [r0, #0]
 8020680:	9301      	str	r3, [sp, #4]
 8020682:	a902      	add	r1, sp, #8
 8020684:	f000 f99e 	bl	80209c4 <_svfiprintf_r>
 8020688:	9b02      	ldr	r3, [sp, #8]
 802068a:	2200      	movs	r2, #0
 802068c:	701a      	strb	r2, [r3, #0]
 802068e:	b01c      	add	sp, #112	; 0x70
 8020690:	f85d eb04 	ldr.w	lr, [sp], #4
 8020694:	b003      	add	sp, #12
 8020696:	4770      	bx	lr
 8020698:	20000194 	.word	0x20000194
 802069c:	ffff0208 	.word	0xffff0208

080206a0 <memset>:
 80206a0:	4402      	add	r2, r0
 80206a2:	4603      	mov	r3, r0
 80206a4:	4293      	cmp	r3, r2
 80206a6:	d100      	bne.n	80206aa <memset+0xa>
 80206a8:	4770      	bx	lr
 80206aa:	f803 1b01 	strb.w	r1, [r3], #1
 80206ae:	e7f9      	b.n	80206a4 <memset+0x4>

080206b0 <__errno>:
 80206b0:	4b01      	ldr	r3, [pc, #4]	; (80206b8 <__errno+0x8>)
 80206b2:	6818      	ldr	r0, [r3, #0]
 80206b4:	4770      	bx	lr
 80206b6:	bf00      	nop
 80206b8:	20000194 	.word	0x20000194

080206bc <__libc_init_array>:
 80206bc:	b570      	push	{r4, r5, r6, lr}
 80206be:	4d0d      	ldr	r5, [pc, #52]	; (80206f4 <__libc_init_array+0x38>)
 80206c0:	4c0d      	ldr	r4, [pc, #52]	; (80206f8 <__libc_init_array+0x3c>)
 80206c2:	1b64      	subs	r4, r4, r5
 80206c4:	10a4      	asrs	r4, r4, #2
 80206c6:	2600      	movs	r6, #0
 80206c8:	42a6      	cmp	r6, r4
 80206ca:	d109      	bne.n	80206e0 <__libc_init_array+0x24>
 80206cc:	4d0b      	ldr	r5, [pc, #44]	; (80206fc <__libc_init_array+0x40>)
 80206ce:	4c0c      	ldr	r4, [pc, #48]	; (8020700 <__libc_init_array+0x44>)
 80206d0:	f000 fc68 	bl	8020fa4 <_init>
 80206d4:	1b64      	subs	r4, r4, r5
 80206d6:	10a4      	asrs	r4, r4, #2
 80206d8:	2600      	movs	r6, #0
 80206da:	42a6      	cmp	r6, r4
 80206dc:	d105      	bne.n	80206ea <__libc_init_array+0x2e>
 80206de:	bd70      	pop	{r4, r5, r6, pc}
 80206e0:	f855 3b04 	ldr.w	r3, [r5], #4
 80206e4:	4798      	blx	r3
 80206e6:	3601      	adds	r6, #1
 80206e8:	e7ee      	b.n	80206c8 <__libc_init_array+0xc>
 80206ea:	f855 3b04 	ldr.w	r3, [r5], #4
 80206ee:	4798      	blx	r3
 80206f0:	3601      	adds	r6, #1
 80206f2:	e7f2      	b.n	80206da <__libc_init_array+0x1e>
 80206f4:	08022130 	.word	0x08022130
 80206f8:	08022130 	.word	0x08022130
 80206fc:	08022130 	.word	0x08022130
 8020700:	08022138 	.word	0x08022138

08020704 <__retarget_lock_acquire_recursive>:
 8020704:	4770      	bx	lr

08020706 <__retarget_lock_release_recursive>:
 8020706:	4770      	bx	lr

08020708 <memcpy>:
 8020708:	440a      	add	r2, r1
 802070a:	4291      	cmp	r1, r2
 802070c:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8020710:	d100      	bne.n	8020714 <memcpy+0xc>
 8020712:	4770      	bx	lr
 8020714:	b510      	push	{r4, lr}
 8020716:	f811 4b01 	ldrb.w	r4, [r1], #1
 802071a:	f803 4f01 	strb.w	r4, [r3, #1]!
 802071e:	4291      	cmp	r1, r2
 8020720:	d1f9      	bne.n	8020716 <memcpy+0xe>
 8020722:	bd10      	pop	{r4, pc}

08020724 <_free_r>:
 8020724:	b538      	push	{r3, r4, r5, lr}
 8020726:	4605      	mov	r5, r0
 8020728:	2900      	cmp	r1, #0
 802072a:	d041      	beq.n	80207b0 <_free_r+0x8c>
 802072c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8020730:	1f0c      	subs	r4, r1, #4
 8020732:	2b00      	cmp	r3, #0
 8020734:	bfb8      	it	lt
 8020736:	18e4      	addlt	r4, r4, r3
 8020738:	f000 f8de 	bl	80208f8 <__malloc_lock>
 802073c:	4a1d      	ldr	r2, [pc, #116]	; (80207b4 <_free_r+0x90>)
 802073e:	6813      	ldr	r3, [r2, #0]
 8020740:	b933      	cbnz	r3, 8020750 <_free_r+0x2c>
 8020742:	6063      	str	r3, [r4, #4]
 8020744:	6014      	str	r4, [r2, #0]
 8020746:	4628      	mov	r0, r5
 8020748:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 802074c:	f000 b8da 	b.w	8020904 <__malloc_unlock>
 8020750:	42a3      	cmp	r3, r4
 8020752:	d908      	bls.n	8020766 <_free_r+0x42>
 8020754:	6820      	ldr	r0, [r4, #0]
 8020756:	1821      	adds	r1, r4, r0
 8020758:	428b      	cmp	r3, r1
 802075a:	bf01      	itttt	eq
 802075c:	6819      	ldreq	r1, [r3, #0]
 802075e:	685b      	ldreq	r3, [r3, #4]
 8020760:	1809      	addeq	r1, r1, r0
 8020762:	6021      	streq	r1, [r4, #0]
 8020764:	e7ed      	b.n	8020742 <_free_r+0x1e>
 8020766:	461a      	mov	r2, r3
 8020768:	685b      	ldr	r3, [r3, #4]
 802076a:	b10b      	cbz	r3, 8020770 <_free_r+0x4c>
 802076c:	42a3      	cmp	r3, r4
 802076e:	d9fa      	bls.n	8020766 <_free_r+0x42>
 8020770:	6811      	ldr	r1, [r2, #0]
 8020772:	1850      	adds	r0, r2, r1
 8020774:	42a0      	cmp	r0, r4
 8020776:	d10b      	bne.n	8020790 <_free_r+0x6c>
 8020778:	6820      	ldr	r0, [r4, #0]
 802077a:	4401      	add	r1, r0
 802077c:	1850      	adds	r0, r2, r1
 802077e:	4283      	cmp	r3, r0
 8020780:	6011      	str	r1, [r2, #0]
 8020782:	d1e0      	bne.n	8020746 <_free_r+0x22>
 8020784:	6818      	ldr	r0, [r3, #0]
 8020786:	685b      	ldr	r3, [r3, #4]
 8020788:	6053      	str	r3, [r2, #4]
 802078a:	4408      	add	r0, r1
 802078c:	6010      	str	r0, [r2, #0]
 802078e:	e7da      	b.n	8020746 <_free_r+0x22>
 8020790:	d902      	bls.n	8020798 <_free_r+0x74>
 8020792:	230c      	movs	r3, #12
 8020794:	602b      	str	r3, [r5, #0]
 8020796:	e7d6      	b.n	8020746 <_free_r+0x22>
 8020798:	6820      	ldr	r0, [r4, #0]
 802079a:	1821      	adds	r1, r4, r0
 802079c:	428b      	cmp	r3, r1
 802079e:	bf04      	itt	eq
 80207a0:	6819      	ldreq	r1, [r3, #0]
 80207a2:	685b      	ldreq	r3, [r3, #4]
 80207a4:	6063      	str	r3, [r4, #4]
 80207a6:	bf04      	itt	eq
 80207a8:	1809      	addeq	r1, r1, r0
 80207aa:	6021      	streq	r1, [r4, #0]
 80207ac:	6054      	str	r4, [r2, #4]
 80207ae:	e7ca      	b.n	8020746 <_free_r+0x22>
 80207b0:	bd38      	pop	{r3, r4, r5, pc}
 80207b2:	bf00      	nop
 80207b4:	200025dc 	.word	0x200025dc

080207b8 <sbrk_aligned>:
 80207b8:	b570      	push	{r4, r5, r6, lr}
 80207ba:	4e0e      	ldr	r6, [pc, #56]	; (80207f4 <sbrk_aligned+0x3c>)
 80207bc:	460c      	mov	r4, r1
 80207be:	6831      	ldr	r1, [r6, #0]
 80207c0:	4605      	mov	r5, r0
 80207c2:	b911      	cbnz	r1, 80207ca <sbrk_aligned+0x12>
 80207c4:	f000 fba6 	bl	8020f14 <_sbrk_r>
 80207c8:	6030      	str	r0, [r6, #0]
 80207ca:	4621      	mov	r1, r4
 80207cc:	4628      	mov	r0, r5
 80207ce:	f000 fba1 	bl	8020f14 <_sbrk_r>
 80207d2:	1c43      	adds	r3, r0, #1
 80207d4:	d00a      	beq.n	80207ec <sbrk_aligned+0x34>
 80207d6:	1cc4      	adds	r4, r0, #3
 80207d8:	f024 0403 	bic.w	r4, r4, #3
 80207dc:	42a0      	cmp	r0, r4
 80207de:	d007      	beq.n	80207f0 <sbrk_aligned+0x38>
 80207e0:	1a21      	subs	r1, r4, r0
 80207e2:	4628      	mov	r0, r5
 80207e4:	f000 fb96 	bl	8020f14 <_sbrk_r>
 80207e8:	3001      	adds	r0, #1
 80207ea:	d101      	bne.n	80207f0 <sbrk_aligned+0x38>
 80207ec:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 80207f0:	4620      	mov	r0, r4
 80207f2:	bd70      	pop	{r4, r5, r6, pc}
 80207f4:	200025e0 	.word	0x200025e0

080207f8 <_malloc_r>:
 80207f8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80207fc:	1ccd      	adds	r5, r1, #3
 80207fe:	f025 0503 	bic.w	r5, r5, #3
 8020802:	3508      	adds	r5, #8
 8020804:	2d0c      	cmp	r5, #12
 8020806:	bf38      	it	cc
 8020808:	250c      	movcc	r5, #12
 802080a:	2d00      	cmp	r5, #0
 802080c:	4607      	mov	r7, r0
 802080e:	db01      	blt.n	8020814 <_malloc_r+0x1c>
 8020810:	42a9      	cmp	r1, r5
 8020812:	d905      	bls.n	8020820 <_malloc_r+0x28>
 8020814:	230c      	movs	r3, #12
 8020816:	603b      	str	r3, [r7, #0]
 8020818:	2600      	movs	r6, #0
 802081a:	4630      	mov	r0, r6
 802081c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8020820:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 80208f4 <_malloc_r+0xfc>
 8020824:	f000 f868 	bl	80208f8 <__malloc_lock>
 8020828:	f8d8 3000 	ldr.w	r3, [r8]
 802082c:	461c      	mov	r4, r3
 802082e:	bb5c      	cbnz	r4, 8020888 <_malloc_r+0x90>
 8020830:	4629      	mov	r1, r5
 8020832:	4638      	mov	r0, r7
 8020834:	f7ff ffc0 	bl	80207b8 <sbrk_aligned>
 8020838:	1c43      	adds	r3, r0, #1
 802083a:	4604      	mov	r4, r0
 802083c:	d155      	bne.n	80208ea <_malloc_r+0xf2>
 802083e:	f8d8 4000 	ldr.w	r4, [r8]
 8020842:	4626      	mov	r6, r4
 8020844:	2e00      	cmp	r6, #0
 8020846:	d145      	bne.n	80208d4 <_malloc_r+0xdc>
 8020848:	2c00      	cmp	r4, #0
 802084a:	d048      	beq.n	80208de <_malloc_r+0xe6>
 802084c:	6823      	ldr	r3, [r4, #0]
 802084e:	4631      	mov	r1, r6
 8020850:	4638      	mov	r0, r7
 8020852:	eb04 0903 	add.w	r9, r4, r3
 8020856:	f000 fb5d 	bl	8020f14 <_sbrk_r>
 802085a:	4581      	cmp	r9, r0
 802085c:	d13f      	bne.n	80208de <_malloc_r+0xe6>
 802085e:	6821      	ldr	r1, [r4, #0]
 8020860:	1a6d      	subs	r5, r5, r1
 8020862:	4629      	mov	r1, r5
 8020864:	4638      	mov	r0, r7
 8020866:	f7ff ffa7 	bl	80207b8 <sbrk_aligned>
 802086a:	3001      	adds	r0, #1
 802086c:	d037      	beq.n	80208de <_malloc_r+0xe6>
 802086e:	6823      	ldr	r3, [r4, #0]
 8020870:	442b      	add	r3, r5
 8020872:	6023      	str	r3, [r4, #0]
 8020874:	f8d8 3000 	ldr.w	r3, [r8]
 8020878:	2b00      	cmp	r3, #0
 802087a:	d038      	beq.n	80208ee <_malloc_r+0xf6>
 802087c:	685a      	ldr	r2, [r3, #4]
 802087e:	42a2      	cmp	r2, r4
 8020880:	d12b      	bne.n	80208da <_malloc_r+0xe2>
 8020882:	2200      	movs	r2, #0
 8020884:	605a      	str	r2, [r3, #4]
 8020886:	e00f      	b.n	80208a8 <_malloc_r+0xb0>
 8020888:	6822      	ldr	r2, [r4, #0]
 802088a:	1b52      	subs	r2, r2, r5
 802088c:	d41f      	bmi.n	80208ce <_malloc_r+0xd6>
 802088e:	2a0b      	cmp	r2, #11
 8020890:	d917      	bls.n	80208c2 <_malloc_r+0xca>
 8020892:	1961      	adds	r1, r4, r5
 8020894:	42a3      	cmp	r3, r4
 8020896:	6025      	str	r5, [r4, #0]
 8020898:	bf18      	it	ne
 802089a:	6059      	strne	r1, [r3, #4]
 802089c:	6863      	ldr	r3, [r4, #4]
 802089e:	bf08      	it	eq
 80208a0:	f8c8 1000 	streq.w	r1, [r8]
 80208a4:	5162      	str	r2, [r4, r5]
 80208a6:	604b      	str	r3, [r1, #4]
 80208a8:	4638      	mov	r0, r7
 80208aa:	f104 060b 	add.w	r6, r4, #11
 80208ae:	f000 f829 	bl	8020904 <__malloc_unlock>
 80208b2:	f026 0607 	bic.w	r6, r6, #7
 80208b6:	1d23      	adds	r3, r4, #4
 80208b8:	1af2      	subs	r2, r6, r3
 80208ba:	d0ae      	beq.n	802081a <_malloc_r+0x22>
 80208bc:	1b9b      	subs	r3, r3, r6
 80208be:	50a3      	str	r3, [r4, r2]
 80208c0:	e7ab      	b.n	802081a <_malloc_r+0x22>
 80208c2:	42a3      	cmp	r3, r4
 80208c4:	6862      	ldr	r2, [r4, #4]
 80208c6:	d1dd      	bne.n	8020884 <_malloc_r+0x8c>
 80208c8:	f8c8 2000 	str.w	r2, [r8]
 80208cc:	e7ec      	b.n	80208a8 <_malloc_r+0xb0>
 80208ce:	4623      	mov	r3, r4
 80208d0:	6864      	ldr	r4, [r4, #4]
 80208d2:	e7ac      	b.n	802082e <_malloc_r+0x36>
 80208d4:	4634      	mov	r4, r6
 80208d6:	6876      	ldr	r6, [r6, #4]
 80208d8:	e7b4      	b.n	8020844 <_malloc_r+0x4c>
 80208da:	4613      	mov	r3, r2
 80208dc:	e7cc      	b.n	8020878 <_malloc_r+0x80>
 80208de:	230c      	movs	r3, #12
 80208e0:	603b      	str	r3, [r7, #0]
 80208e2:	4638      	mov	r0, r7
 80208e4:	f000 f80e 	bl	8020904 <__malloc_unlock>
 80208e8:	e797      	b.n	802081a <_malloc_r+0x22>
 80208ea:	6025      	str	r5, [r4, #0]
 80208ec:	e7dc      	b.n	80208a8 <_malloc_r+0xb0>
 80208ee:	605b      	str	r3, [r3, #4]
 80208f0:	deff      	udf	#255	; 0xff
 80208f2:	bf00      	nop
 80208f4:	200025dc 	.word	0x200025dc

080208f8 <__malloc_lock>:
 80208f8:	4801      	ldr	r0, [pc, #4]	; (8020900 <__malloc_lock+0x8>)
 80208fa:	f7ff bf03 	b.w	8020704 <__retarget_lock_acquire_recursive>
 80208fe:	bf00      	nop
 8020900:	200025d8 	.word	0x200025d8

08020904 <__malloc_unlock>:
 8020904:	4801      	ldr	r0, [pc, #4]	; (802090c <__malloc_unlock+0x8>)
 8020906:	f7ff befe 	b.w	8020706 <__retarget_lock_release_recursive>
 802090a:	bf00      	nop
 802090c:	200025d8 	.word	0x200025d8

08020910 <__ssputs_r>:
 8020910:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8020914:	688e      	ldr	r6, [r1, #8]
 8020916:	461f      	mov	r7, r3
 8020918:	42be      	cmp	r6, r7
 802091a:	680b      	ldr	r3, [r1, #0]
 802091c:	4682      	mov	sl, r0
 802091e:	460c      	mov	r4, r1
 8020920:	4690      	mov	r8, r2
 8020922:	d82c      	bhi.n	802097e <__ssputs_r+0x6e>
 8020924:	898a      	ldrh	r2, [r1, #12]
 8020926:	f412 6f90 	tst.w	r2, #1152	; 0x480
 802092a:	d026      	beq.n	802097a <__ssputs_r+0x6a>
 802092c:	6965      	ldr	r5, [r4, #20]
 802092e:	6909      	ldr	r1, [r1, #16]
 8020930:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8020934:	eba3 0901 	sub.w	r9, r3, r1
 8020938:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 802093c:	1c7b      	adds	r3, r7, #1
 802093e:	444b      	add	r3, r9
 8020940:	106d      	asrs	r5, r5, #1
 8020942:	429d      	cmp	r5, r3
 8020944:	bf38      	it	cc
 8020946:	461d      	movcc	r5, r3
 8020948:	0553      	lsls	r3, r2, #21
 802094a:	d527      	bpl.n	802099c <__ssputs_r+0x8c>
 802094c:	4629      	mov	r1, r5
 802094e:	f7ff ff53 	bl	80207f8 <_malloc_r>
 8020952:	4606      	mov	r6, r0
 8020954:	b360      	cbz	r0, 80209b0 <__ssputs_r+0xa0>
 8020956:	6921      	ldr	r1, [r4, #16]
 8020958:	464a      	mov	r2, r9
 802095a:	f7ff fed5 	bl	8020708 <memcpy>
 802095e:	89a3      	ldrh	r3, [r4, #12]
 8020960:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8020964:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8020968:	81a3      	strh	r3, [r4, #12]
 802096a:	6126      	str	r6, [r4, #16]
 802096c:	6165      	str	r5, [r4, #20]
 802096e:	444e      	add	r6, r9
 8020970:	eba5 0509 	sub.w	r5, r5, r9
 8020974:	6026      	str	r6, [r4, #0]
 8020976:	60a5      	str	r5, [r4, #8]
 8020978:	463e      	mov	r6, r7
 802097a:	42be      	cmp	r6, r7
 802097c:	d900      	bls.n	8020980 <__ssputs_r+0x70>
 802097e:	463e      	mov	r6, r7
 8020980:	6820      	ldr	r0, [r4, #0]
 8020982:	4632      	mov	r2, r6
 8020984:	4641      	mov	r1, r8
 8020986:	f000 faab 	bl	8020ee0 <memmove>
 802098a:	68a3      	ldr	r3, [r4, #8]
 802098c:	1b9b      	subs	r3, r3, r6
 802098e:	60a3      	str	r3, [r4, #8]
 8020990:	6823      	ldr	r3, [r4, #0]
 8020992:	4433      	add	r3, r6
 8020994:	6023      	str	r3, [r4, #0]
 8020996:	2000      	movs	r0, #0
 8020998:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 802099c:	462a      	mov	r2, r5
 802099e:	f000 fac9 	bl	8020f34 <_realloc_r>
 80209a2:	4606      	mov	r6, r0
 80209a4:	2800      	cmp	r0, #0
 80209a6:	d1e0      	bne.n	802096a <__ssputs_r+0x5a>
 80209a8:	6921      	ldr	r1, [r4, #16]
 80209aa:	4650      	mov	r0, sl
 80209ac:	f7ff feba 	bl	8020724 <_free_r>
 80209b0:	230c      	movs	r3, #12
 80209b2:	f8ca 3000 	str.w	r3, [sl]
 80209b6:	89a3      	ldrh	r3, [r4, #12]
 80209b8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80209bc:	81a3      	strh	r3, [r4, #12]
 80209be:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80209c2:	e7e9      	b.n	8020998 <__ssputs_r+0x88>

080209c4 <_svfiprintf_r>:
 80209c4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80209c8:	4698      	mov	r8, r3
 80209ca:	898b      	ldrh	r3, [r1, #12]
 80209cc:	061b      	lsls	r3, r3, #24
 80209ce:	b09d      	sub	sp, #116	; 0x74
 80209d0:	4607      	mov	r7, r0
 80209d2:	460d      	mov	r5, r1
 80209d4:	4614      	mov	r4, r2
 80209d6:	d50e      	bpl.n	80209f6 <_svfiprintf_r+0x32>
 80209d8:	690b      	ldr	r3, [r1, #16]
 80209da:	b963      	cbnz	r3, 80209f6 <_svfiprintf_r+0x32>
 80209dc:	2140      	movs	r1, #64	; 0x40
 80209de:	f7ff ff0b 	bl	80207f8 <_malloc_r>
 80209e2:	6028      	str	r0, [r5, #0]
 80209e4:	6128      	str	r0, [r5, #16]
 80209e6:	b920      	cbnz	r0, 80209f2 <_svfiprintf_r+0x2e>
 80209e8:	230c      	movs	r3, #12
 80209ea:	603b      	str	r3, [r7, #0]
 80209ec:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80209f0:	e0d0      	b.n	8020b94 <_svfiprintf_r+0x1d0>
 80209f2:	2340      	movs	r3, #64	; 0x40
 80209f4:	616b      	str	r3, [r5, #20]
 80209f6:	2300      	movs	r3, #0
 80209f8:	9309      	str	r3, [sp, #36]	; 0x24
 80209fa:	2320      	movs	r3, #32
 80209fc:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8020a00:	f8cd 800c 	str.w	r8, [sp, #12]
 8020a04:	2330      	movs	r3, #48	; 0x30
 8020a06:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8020bac <_svfiprintf_r+0x1e8>
 8020a0a:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8020a0e:	f04f 0901 	mov.w	r9, #1
 8020a12:	4623      	mov	r3, r4
 8020a14:	469a      	mov	sl, r3
 8020a16:	f813 2b01 	ldrb.w	r2, [r3], #1
 8020a1a:	b10a      	cbz	r2, 8020a20 <_svfiprintf_r+0x5c>
 8020a1c:	2a25      	cmp	r2, #37	; 0x25
 8020a1e:	d1f9      	bne.n	8020a14 <_svfiprintf_r+0x50>
 8020a20:	ebba 0b04 	subs.w	fp, sl, r4
 8020a24:	d00b      	beq.n	8020a3e <_svfiprintf_r+0x7a>
 8020a26:	465b      	mov	r3, fp
 8020a28:	4622      	mov	r2, r4
 8020a2a:	4629      	mov	r1, r5
 8020a2c:	4638      	mov	r0, r7
 8020a2e:	f7ff ff6f 	bl	8020910 <__ssputs_r>
 8020a32:	3001      	adds	r0, #1
 8020a34:	f000 80a9 	beq.w	8020b8a <_svfiprintf_r+0x1c6>
 8020a38:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8020a3a:	445a      	add	r2, fp
 8020a3c:	9209      	str	r2, [sp, #36]	; 0x24
 8020a3e:	f89a 3000 	ldrb.w	r3, [sl]
 8020a42:	2b00      	cmp	r3, #0
 8020a44:	f000 80a1 	beq.w	8020b8a <_svfiprintf_r+0x1c6>
 8020a48:	2300      	movs	r3, #0
 8020a4a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8020a4e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8020a52:	f10a 0a01 	add.w	sl, sl, #1
 8020a56:	9304      	str	r3, [sp, #16]
 8020a58:	9307      	str	r3, [sp, #28]
 8020a5a:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8020a5e:	931a      	str	r3, [sp, #104]	; 0x68
 8020a60:	4654      	mov	r4, sl
 8020a62:	2205      	movs	r2, #5
 8020a64:	f814 1b01 	ldrb.w	r1, [r4], #1
 8020a68:	4850      	ldr	r0, [pc, #320]	; (8020bac <_svfiprintf_r+0x1e8>)
 8020a6a:	f7df fb91 	bl	8000190 <memchr>
 8020a6e:	9a04      	ldr	r2, [sp, #16]
 8020a70:	b9d8      	cbnz	r0, 8020aaa <_svfiprintf_r+0xe6>
 8020a72:	06d0      	lsls	r0, r2, #27
 8020a74:	bf44      	itt	mi
 8020a76:	2320      	movmi	r3, #32
 8020a78:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8020a7c:	0711      	lsls	r1, r2, #28
 8020a7e:	bf44      	itt	mi
 8020a80:	232b      	movmi	r3, #43	; 0x2b
 8020a82:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8020a86:	f89a 3000 	ldrb.w	r3, [sl]
 8020a8a:	2b2a      	cmp	r3, #42	; 0x2a
 8020a8c:	d015      	beq.n	8020aba <_svfiprintf_r+0xf6>
 8020a8e:	9a07      	ldr	r2, [sp, #28]
 8020a90:	4654      	mov	r4, sl
 8020a92:	2000      	movs	r0, #0
 8020a94:	f04f 0c0a 	mov.w	ip, #10
 8020a98:	4621      	mov	r1, r4
 8020a9a:	f811 3b01 	ldrb.w	r3, [r1], #1
 8020a9e:	3b30      	subs	r3, #48	; 0x30
 8020aa0:	2b09      	cmp	r3, #9
 8020aa2:	d94d      	bls.n	8020b40 <_svfiprintf_r+0x17c>
 8020aa4:	b1b0      	cbz	r0, 8020ad4 <_svfiprintf_r+0x110>
 8020aa6:	9207      	str	r2, [sp, #28]
 8020aa8:	e014      	b.n	8020ad4 <_svfiprintf_r+0x110>
 8020aaa:	eba0 0308 	sub.w	r3, r0, r8
 8020aae:	fa09 f303 	lsl.w	r3, r9, r3
 8020ab2:	4313      	orrs	r3, r2
 8020ab4:	9304      	str	r3, [sp, #16]
 8020ab6:	46a2      	mov	sl, r4
 8020ab8:	e7d2      	b.n	8020a60 <_svfiprintf_r+0x9c>
 8020aba:	9b03      	ldr	r3, [sp, #12]
 8020abc:	1d19      	adds	r1, r3, #4
 8020abe:	681b      	ldr	r3, [r3, #0]
 8020ac0:	9103      	str	r1, [sp, #12]
 8020ac2:	2b00      	cmp	r3, #0
 8020ac4:	bfbb      	ittet	lt
 8020ac6:	425b      	neglt	r3, r3
 8020ac8:	f042 0202 	orrlt.w	r2, r2, #2
 8020acc:	9307      	strge	r3, [sp, #28]
 8020ace:	9307      	strlt	r3, [sp, #28]
 8020ad0:	bfb8      	it	lt
 8020ad2:	9204      	strlt	r2, [sp, #16]
 8020ad4:	7823      	ldrb	r3, [r4, #0]
 8020ad6:	2b2e      	cmp	r3, #46	; 0x2e
 8020ad8:	d10c      	bne.n	8020af4 <_svfiprintf_r+0x130>
 8020ada:	7863      	ldrb	r3, [r4, #1]
 8020adc:	2b2a      	cmp	r3, #42	; 0x2a
 8020ade:	d134      	bne.n	8020b4a <_svfiprintf_r+0x186>
 8020ae0:	9b03      	ldr	r3, [sp, #12]
 8020ae2:	1d1a      	adds	r2, r3, #4
 8020ae4:	681b      	ldr	r3, [r3, #0]
 8020ae6:	9203      	str	r2, [sp, #12]
 8020ae8:	2b00      	cmp	r3, #0
 8020aea:	bfb8      	it	lt
 8020aec:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8020af0:	3402      	adds	r4, #2
 8020af2:	9305      	str	r3, [sp, #20]
 8020af4:	f8df a0b8 	ldr.w	sl, [pc, #184]	; 8020bb0 <_svfiprintf_r+0x1ec>
 8020af8:	7821      	ldrb	r1, [r4, #0]
 8020afa:	2203      	movs	r2, #3
 8020afc:	4650      	mov	r0, sl
 8020afe:	f7df fb47 	bl	8000190 <memchr>
 8020b02:	b138      	cbz	r0, 8020b14 <_svfiprintf_r+0x150>
 8020b04:	9b04      	ldr	r3, [sp, #16]
 8020b06:	eba0 000a 	sub.w	r0, r0, sl
 8020b0a:	2240      	movs	r2, #64	; 0x40
 8020b0c:	4082      	lsls	r2, r0
 8020b0e:	4313      	orrs	r3, r2
 8020b10:	3401      	adds	r4, #1
 8020b12:	9304      	str	r3, [sp, #16]
 8020b14:	f814 1b01 	ldrb.w	r1, [r4], #1
 8020b18:	4826      	ldr	r0, [pc, #152]	; (8020bb4 <_svfiprintf_r+0x1f0>)
 8020b1a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8020b1e:	2206      	movs	r2, #6
 8020b20:	f7df fb36 	bl	8000190 <memchr>
 8020b24:	2800      	cmp	r0, #0
 8020b26:	d038      	beq.n	8020b9a <_svfiprintf_r+0x1d6>
 8020b28:	4b23      	ldr	r3, [pc, #140]	; (8020bb8 <_svfiprintf_r+0x1f4>)
 8020b2a:	bb1b      	cbnz	r3, 8020b74 <_svfiprintf_r+0x1b0>
 8020b2c:	9b03      	ldr	r3, [sp, #12]
 8020b2e:	3307      	adds	r3, #7
 8020b30:	f023 0307 	bic.w	r3, r3, #7
 8020b34:	3308      	adds	r3, #8
 8020b36:	9303      	str	r3, [sp, #12]
 8020b38:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8020b3a:	4433      	add	r3, r6
 8020b3c:	9309      	str	r3, [sp, #36]	; 0x24
 8020b3e:	e768      	b.n	8020a12 <_svfiprintf_r+0x4e>
 8020b40:	fb0c 3202 	mla	r2, ip, r2, r3
 8020b44:	460c      	mov	r4, r1
 8020b46:	2001      	movs	r0, #1
 8020b48:	e7a6      	b.n	8020a98 <_svfiprintf_r+0xd4>
 8020b4a:	2300      	movs	r3, #0
 8020b4c:	3401      	adds	r4, #1
 8020b4e:	9305      	str	r3, [sp, #20]
 8020b50:	4619      	mov	r1, r3
 8020b52:	f04f 0c0a 	mov.w	ip, #10
 8020b56:	4620      	mov	r0, r4
 8020b58:	f810 2b01 	ldrb.w	r2, [r0], #1
 8020b5c:	3a30      	subs	r2, #48	; 0x30
 8020b5e:	2a09      	cmp	r2, #9
 8020b60:	d903      	bls.n	8020b6a <_svfiprintf_r+0x1a6>
 8020b62:	2b00      	cmp	r3, #0
 8020b64:	d0c6      	beq.n	8020af4 <_svfiprintf_r+0x130>
 8020b66:	9105      	str	r1, [sp, #20]
 8020b68:	e7c4      	b.n	8020af4 <_svfiprintf_r+0x130>
 8020b6a:	fb0c 2101 	mla	r1, ip, r1, r2
 8020b6e:	4604      	mov	r4, r0
 8020b70:	2301      	movs	r3, #1
 8020b72:	e7f0      	b.n	8020b56 <_svfiprintf_r+0x192>
 8020b74:	ab03      	add	r3, sp, #12
 8020b76:	9300      	str	r3, [sp, #0]
 8020b78:	462a      	mov	r2, r5
 8020b7a:	4b10      	ldr	r3, [pc, #64]	; (8020bbc <_svfiprintf_r+0x1f8>)
 8020b7c:	a904      	add	r1, sp, #16
 8020b7e:	4638      	mov	r0, r7
 8020b80:	f3af 8000 	nop.w
 8020b84:	1c42      	adds	r2, r0, #1
 8020b86:	4606      	mov	r6, r0
 8020b88:	d1d6      	bne.n	8020b38 <_svfiprintf_r+0x174>
 8020b8a:	89ab      	ldrh	r3, [r5, #12]
 8020b8c:	065b      	lsls	r3, r3, #25
 8020b8e:	f53f af2d 	bmi.w	80209ec <_svfiprintf_r+0x28>
 8020b92:	9809      	ldr	r0, [sp, #36]	; 0x24
 8020b94:	b01d      	add	sp, #116	; 0x74
 8020b96:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8020b9a:	ab03      	add	r3, sp, #12
 8020b9c:	9300      	str	r3, [sp, #0]
 8020b9e:	462a      	mov	r2, r5
 8020ba0:	4b06      	ldr	r3, [pc, #24]	; (8020bbc <_svfiprintf_r+0x1f8>)
 8020ba2:	a904      	add	r1, sp, #16
 8020ba4:	4638      	mov	r0, r7
 8020ba6:	f000 f879 	bl	8020c9c <_printf_i>
 8020baa:	e7eb      	b.n	8020b84 <_svfiprintf_r+0x1c0>
 8020bac:	0802201c 	.word	0x0802201c
 8020bb0:	08022022 	.word	0x08022022
 8020bb4:	08022026 	.word	0x08022026
 8020bb8:	00000000 	.word	0x00000000
 8020bbc:	08020911 	.word	0x08020911

08020bc0 <_printf_common>:
 8020bc0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8020bc4:	4616      	mov	r6, r2
 8020bc6:	4699      	mov	r9, r3
 8020bc8:	688a      	ldr	r2, [r1, #8]
 8020bca:	690b      	ldr	r3, [r1, #16]
 8020bcc:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8020bd0:	4293      	cmp	r3, r2
 8020bd2:	bfb8      	it	lt
 8020bd4:	4613      	movlt	r3, r2
 8020bd6:	6033      	str	r3, [r6, #0]
 8020bd8:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8020bdc:	4607      	mov	r7, r0
 8020bde:	460c      	mov	r4, r1
 8020be0:	b10a      	cbz	r2, 8020be6 <_printf_common+0x26>
 8020be2:	3301      	adds	r3, #1
 8020be4:	6033      	str	r3, [r6, #0]
 8020be6:	6823      	ldr	r3, [r4, #0]
 8020be8:	0699      	lsls	r1, r3, #26
 8020bea:	bf42      	ittt	mi
 8020bec:	6833      	ldrmi	r3, [r6, #0]
 8020bee:	3302      	addmi	r3, #2
 8020bf0:	6033      	strmi	r3, [r6, #0]
 8020bf2:	6825      	ldr	r5, [r4, #0]
 8020bf4:	f015 0506 	ands.w	r5, r5, #6
 8020bf8:	d106      	bne.n	8020c08 <_printf_common+0x48>
 8020bfa:	f104 0a19 	add.w	sl, r4, #25
 8020bfe:	68e3      	ldr	r3, [r4, #12]
 8020c00:	6832      	ldr	r2, [r6, #0]
 8020c02:	1a9b      	subs	r3, r3, r2
 8020c04:	42ab      	cmp	r3, r5
 8020c06:	dc26      	bgt.n	8020c56 <_printf_common+0x96>
 8020c08:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8020c0c:	1e13      	subs	r3, r2, #0
 8020c0e:	6822      	ldr	r2, [r4, #0]
 8020c10:	bf18      	it	ne
 8020c12:	2301      	movne	r3, #1
 8020c14:	0692      	lsls	r2, r2, #26
 8020c16:	d42b      	bmi.n	8020c70 <_printf_common+0xb0>
 8020c18:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8020c1c:	4649      	mov	r1, r9
 8020c1e:	4638      	mov	r0, r7
 8020c20:	47c0      	blx	r8
 8020c22:	3001      	adds	r0, #1
 8020c24:	d01e      	beq.n	8020c64 <_printf_common+0xa4>
 8020c26:	6823      	ldr	r3, [r4, #0]
 8020c28:	6922      	ldr	r2, [r4, #16]
 8020c2a:	f003 0306 	and.w	r3, r3, #6
 8020c2e:	2b04      	cmp	r3, #4
 8020c30:	bf02      	ittt	eq
 8020c32:	68e5      	ldreq	r5, [r4, #12]
 8020c34:	6833      	ldreq	r3, [r6, #0]
 8020c36:	1aed      	subeq	r5, r5, r3
 8020c38:	68a3      	ldr	r3, [r4, #8]
 8020c3a:	bf0c      	ite	eq
 8020c3c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8020c40:	2500      	movne	r5, #0
 8020c42:	4293      	cmp	r3, r2
 8020c44:	bfc4      	itt	gt
 8020c46:	1a9b      	subgt	r3, r3, r2
 8020c48:	18ed      	addgt	r5, r5, r3
 8020c4a:	2600      	movs	r6, #0
 8020c4c:	341a      	adds	r4, #26
 8020c4e:	42b5      	cmp	r5, r6
 8020c50:	d11a      	bne.n	8020c88 <_printf_common+0xc8>
 8020c52:	2000      	movs	r0, #0
 8020c54:	e008      	b.n	8020c68 <_printf_common+0xa8>
 8020c56:	2301      	movs	r3, #1
 8020c58:	4652      	mov	r2, sl
 8020c5a:	4649      	mov	r1, r9
 8020c5c:	4638      	mov	r0, r7
 8020c5e:	47c0      	blx	r8
 8020c60:	3001      	adds	r0, #1
 8020c62:	d103      	bne.n	8020c6c <_printf_common+0xac>
 8020c64:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8020c68:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8020c6c:	3501      	adds	r5, #1
 8020c6e:	e7c6      	b.n	8020bfe <_printf_common+0x3e>
 8020c70:	18e1      	adds	r1, r4, r3
 8020c72:	1c5a      	adds	r2, r3, #1
 8020c74:	2030      	movs	r0, #48	; 0x30
 8020c76:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8020c7a:	4422      	add	r2, r4
 8020c7c:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8020c80:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8020c84:	3302      	adds	r3, #2
 8020c86:	e7c7      	b.n	8020c18 <_printf_common+0x58>
 8020c88:	2301      	movs	r3, #1
 8020c8a:	4622      	mov	r2, r4
 8020c8c:	4649      	mov	r1, r9
 8020c8e:	4638      	mov	r0, r7
 8020c90:	47c0      	blx	r8
 8020c92:	3001      	adds	r0, #1
 8020c94:	d0e6      	beq.n	8020c64 <_printf_common+0xa4>
 8020c96:	3601      	adds	r6, #1
 8020c98:	e7d9      	b.n	8020c4e <_printf_common+0x8e>
	...

08020c9c <_printf_i>:
 8020c9c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8020ca0:	7e0f      	ldrb	r7, [r1, #24]
 8020ca2:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8020ca4:	2f78      	cmp	r7, #120	; 0x78
 8020ca6:	4691      	mov	r9, r2
 8020ca8:	4680      	mov	r8, r0
 8020caa:	460c      	mov	r4, r1
 8020cac:	469a      	mov	sl, r3
 8020cae:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8020cb2:	d807      	bhi.n	8020cc4 <_printf_i+0x28>
 8020cb4:	2f62      	cmp	r7, #98	; 0x62
 8020cb6:	d80a      	bhi.n	8020cce <_printf_i+0x32>
 8020cb8:	2f00      	cmp	r7, #0
 8020cba:	f000 80d4 	beq.w	8020e66 <_printf_i+0x1ca>
 8020cbe:	2f58      	cmp	r7, #88	; 0x58
 8020cc0:	f000 80c0 	beq.w	8020e44 <_printf_i+0x1a8>
 8020cc4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8020cc8:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8020ccc:	e03a      	b.n	8020d44 <_printf_i+0xa8>
 8020cce:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8020cd2:	2b15      	cmp	r3, #21
 8020cd4:	d8f6      	bhi.n	8020cc4 <_printf_i+0x28>
 8020cd6:	a101      	add	r1, pc, #4	; (adr r1, 8020cdc <_printf_i+0x40>)
 8020cd8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8020cdc:	08020d35 	.word	0x08020d35
 8020ce0:	08020d49 	.word	0x08020d49
 8020ce4:	08020cc5 	.word	0x08020cc5
 8020ce8:	08020cc5 	.word	0x08020cc5
 8020cec:	08020cc5 	.word	0x08020cc5
 8020cf0:	08020cc5 	.word	0x08020cc5
 8020cf4:	08020d49 	.word	0x08020d49
 8020cf8:	08020cc5 	.word	0x08020cc5
 8020cfc:	08020cc5 	.word	0x08020cc5
 8020d00:	08020cc5 	.word	0x08020cc5
 8020d04:	08020cc5 	.word	0x08020cc5
 8020d08:	08020e4d 	.word	0x08020e4d
 8020d0c:	08020d75 	.word	0x08020d75
 8020d10:	08020e07 	.word	0x08020e07
 8020d14:	08020cc5 	.word	0x08020cc5
 8020d18:	08020cc5 	.word	0x08020cc5
 8020d1c:	08020e6f 	.word	0x08020e6f
 8020d20:	08020cc5 	.word	0x08020cc5
 8020d24:	08020d75 	.word	0x08020d75
 8020d28:	08020cc5 	.word	0x08020cc5
 8020d2c:	08020cc5 	.word	0x08020cc5
 8020d30:	08020e0f 	.word	0x08020e0f
 8020d34:	682b      	ldr	r3, [r5, #0]
 8020d36:	1d1a      	adds	r2, r3, #4
 8020d38:	681b      	ldr	r3, [r3, #0]
 8020d3a:	602a      	str	r2, [r5, #0]
 8020d3c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8020d40:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8020d44:	2301      	movs	r3, #1
 8020d46:	e09f      	b.n	8020e88 <_printf_i+0x1ec>
 8020d48:	6820      	ldr	r0, [r4, #0]
 8020d4a:	682b      	ldr	r3, [r5, #0]
 8020d4c:	0607      	lsls	r7, r0, #24
 8020d4e:	f103 0104 	add.w	r1, r3, #4
 8020d52:	6029      	str	r1, [r5, #0]
 8020d54:	d501      	bpl.n	8020d5a <_printf_i+0xbe>
 8020d56:	681e      	ldr	r6, [r3, #0]
 8020d58:	e003      	b.n	8020d62 <_printf_i+0xc6>
 8020d5a:	0646      	lsls	r6, r0, #25
 8020d5c:	d5fb      	bpl.n	8020d56 <_printf_i+0xba>
 8020d5e:	f9b3 6000 	ldrsh.w	r6, [r3]
 8020d62:	2e00      	cmp	r6, #0
 8020d64:	da03      	bge.n	8020d6e <_printf_i+0xd2>
 8020d66:	232d      	movs	r3, #45	; 0x2d
 8020d68:	4276      	negs	r6, r6
 8020d6a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8020d6e:	485a      	ldr	r0, [pc, #360]	; (8020ed8 <_printf_i+0x23c>)
 8020d70:	230a      	movs	r3, #10
 8020d72:	e012      	b.n	8020d9a <_printf_i+0xfe>
 8020d74:	682b      	ldr	r3, [r5, #0]
 8020d76:	6820      	ldr	r0, [r4, #0]
 8020d78:	1d19      	adds	r1, r3, #4
 8020d7a:	6029      	str	r1, [r5, #0]
 8020d7c:	0605      	lsls	r5, r0, #24
 8020d7e:	d501      	bpl.n	8020d84 <_printf_i+0xe8>
 8020d80:	681e      	ldr	r6, [r3, #0]
 8020d82:	e002      	b.n	8020d8a <_printf_i+0xee>
 8020d84:	0641      	lsls	r1, r0, #25
 8020d86:	d5fb      	bpl.n	8020d80 <_printf_i+0xe4>
 8020d88:	881e      	ldrh	r6, [r3, #0]
 8020d8a:	4853      	ldr	r0, [pc, #332]	; (8020ed8 <_printf_i+0x23c>)
 8020d8c:	2f6f      	cmp	r7, #111	; 0x6f
 8020d8e:	bf0c      	ite	eq
 8020d90:	2308      	moveq	r3, #8
 8020d92:	230a      	movne	r3, #10
 8020d94:	2100      	movs	r1, #0
 8020d96:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8020d9a:	6865      	ldr	r5, [r4, #4]
 8020d9c:	60a5      	str	r5, [r4, #8]
 8020d9e:	2d00      	cmp	r5, #0
 8020da0:	bfa2      	ittt	ge
 8020da2:	6821      	ldrge	r1, [r4, #0]
 8020da4:	f021 0104 	bicge.w	r1, r1, #4
 8020da8:	6021      	strge	r1, [r4, #0]
 8020daa:	b90e      	cbnz	r6, 8020db0 <_printf_i+0x114>
 8020dac:	2d00      	cmp	r5, #0
 8020dae:	d04b      	beq.n	8020e48 <_printf_i+0x1ac>
 8020db0:	4615      	mov	r5, r2
 8020db2:	fbb6 f1f3 	udiv	r1, r6, r3
 8020db6:	fb03 6711 	mls	r7, r3, r1, r6
 8020dba:	5dc7      	ldrb	r7, [r0, r7]
 8020dbc:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8020dc0:	4637      	mov	r7, r6
 8020dc2:	42bb      	cmp	r3, r7
 8020dc4:	460e      	mov	r6, r1
 8020dc6:	d9f4      	bls.n	8020db2 <_printf_i+0x116>
 8020dc8:	2b08      	cmp	r3, #8
 8020dca:	d10b      	bne.n	8020de4 <_printf_i+0x148>
 8020dcc:	6823      	ldr	r3, [r4, #0]
 8020dce:	07de      	lsls	r6, r3, #31
 8020dd0:	d508      	bpl.n	8020de4 <_printf_i+0x148>
 8020dd2:	6923      	ldr	r3, [r4, #16]
 8020dd4:	6861      	ldr	r1, [r4, #4]
 8020dd6:	4299      	cmp	r1, r3
 8020dd8:	bfde      	ittt	le
 8020dda:	2330      	movle	r3, #48	; 0x30
 8020ddc:	f805 3c01 	strble.w	r3, [r5, #-1]
 8020de0:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 8020de4:	1b52      	subs	r2, r2, r5
 8020de6:	6122      	str	r2, [r4, #16]
 8020de8:	f8cd a000 	str.w	sl, [sp]
 8020dec:	464b      	mov	r3, r9
 8020dee:	aa03      	add	r2, sp, #12
 8020df0:	4621      	mov	r1, r4
 8020df2:	4640      	mov	r0, r8
 8020df4:	f7ff fee4 	bl	8020bc0 <_printf_common>
 8020df8:	3001      	adds	r0, #1
 8020dfa:	d14a      	bne.n	8020e92 <_printf_i+0x1f6>
 8020dfc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8020e00:	b004      	add	sp, #16
 8020e02:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8020e06:	6823      	ldr	r3, [r4, #0]
 8020e08:	f043 0320 	orr.w	r3, r3, #32
 8020e0c:	6023      	str	r3, [r4, #0]
 8020e0e:	4833      	ldr	r0, [pc, #204]	; (8020edc <_printf_i+0x240>)
 8020e10:	2778      	movs	r7, #120	; 0x78
 8020e12:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8020e16:	6823      	ldr	r3, [r4, #0]
 8020e18:	6829      	ldr	r1, [r5, #0]
 8020e1a:	061f      	lsls	r7, r3, #24
 8020e1c:	f851 6b04 	ldr.w	r6, [r1], #4
 8020e20:	d402      	bmi.n	8020e28 <_printf_i+0x18c>
 8020e22:	065f      	lsls	r7, r3, #25
 8020e24:	bf48      	it	mi
 8020e26:	b2b6      	uxthmi	r6, r6
 8020e28:	07df      	lsls	r7, r3, #31
 8020e2a:	bf48      	it	mi
 8020e2c:	f043 0320 	orrmi.w	r3, r3, #32
 8020e30:	6029      	str	r1, [r5, #0]
 8020e32:	bf48      	it	mi
 8020e34:	6023      	strmi	r3, [r4, #0]
 8020e36:	b91e      	cbnz	r6, 8020e40 <_printf_i+0x1a4>
 8020e38:	6823      	ldr	r3, [r4, #0]
 8020e3a:	f023 0320 	bic.w	r3, r3, #32
 8020e3e:	6023      	str	r3, [r4, #0]
 8020e40:	2310      	movs	r3, #16
 8020e42:	e7a7      	b.n	8020d94 <_printf_i+0xf8>
 8020e44:	4824      	ldr	r0, [pc, #144]	; (8020ed8 <_printf_i+0x23c>)
 8020e46:	e7e4      	b.n	8020e12 <_printf_i+0x176>
 8020e48:	4615      	mov	r5, r2
 8020e4a:	e7bd      	b.n	8020dc8 <_printf_i+0x12c>
 8020e4c:	682b      	ldr	r3, [r5, #0]
 8020e4e:	6826      	ldr	r6, [r4, #0]
 8020e50:	6961      	ldr	r1, [r4, #20]
 8020e52:	1d18      	adds	r0, r3, #4
 8020e54:	6028      	str	r0, [r5, #0]
 8020e56:	0635      	lsls	r5, r6, #24
 8020e58:	681b      	ldr	r3, [r3, #0]
 8020e5a:	d501      	bpl.n	8020e60 <_printf_i+0x1c4>
 8020e5c:	6019      	str	r1, [r3, #0]
 8020e5e:	e002      	b.n	8020e66 <_printf_i+0x1ca>
 8020e60:	0670      	lsls	r0, r6, #25
 8020e62:	d5fb      	bpl.n	8020e5c <_printf_i+0x1c0>
 8020e64:	8019      	strh	r1, [r3, #0]
 8020e66:	2300      	movs	r3, #0
 8020e68:	6123      	str	r3, [r4, #16]
 8020e6a:	4615      	mov	r5, r2
 8020e6c:	e7bc      	b.n	8020de8 <_printf_i+0x14c>
 8020e6e:	682b      	ldr	r3, [r5, #0]
 8020e70:	1d1a      	adds	r2, r3, #4
 8020e72:	602a      	str	r2, [r5, #0]
 8020e74:	681d      	ldr	r5, [r3, #0]
 8020e76:	6862      	ldr	r2, [r4, #4]
 8020e78:	2100      	movs	r1, #0
 8020e7a:	4628      	mov	r0, r5
 8020e7c:	f7df f988 	bl	8000190 <memchr>
 8020e80:	b108      	cbz	r0, 8020e86 <_printf_i+0x1ea>
 8020e82:	1b40      	subs	r0, r0, r5
 8020e84:	6060      	str	r0, [r4, #4]
 8020e86:	6863      	ldr	r3, [r4, #4]
 8020e88:	6123      	str	r3, [r4, #16]
 8020e8a:	2300      	movs	r3, #0
 8020e8c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8020e90:	e7aa      	b.n	8020de8 <_printf_i+0x14c>
 8020e92:	6923      	ldr	r3, [r4, #16]
 8020e94:	462a      	mov	r2, r5
 8020e96:	4649      	mov	r1, r9
 8020e98:	4640      	mov	r0, r8
 8020e9a:	47d0      	blx	sl
 8020e9c:	3001      	adds	r0, #1
 8020e9e:	d0ad      	beq.n	8020dfc <_printf_i+0x160>
 8020ea0:	6823      	ldr	r3, [r4, #0]
 8020ea2:	079b      	lsls	r3, r3, #30
 8020ea4:	d413      	bmi.n	8020ece <_printf_i+0x232>
 8020ea6:	68e0      	ldr	r0, [r4, #12]
 8020ea8:	9b03      	ldr	r3, [sp, #12]
 8020eaa:	4298      	cmp	r0, r3
 8020eac:	bfb8      	it	lt
 8020eae:	4618      	movlt	r0, r3
 8020eb0:	e7a6      	b.n	8020e00 <_printf_i+0x164>
 8020eb2:	2301      	movs	r3, #1
 8020eb4:	4632      	mov	r2, r6
 8020eb6:	4649      	mov	r1, r9
 8020eb8:	4640      	mov	r0, r8
 8020eba:	47d0      	blx	sl
 8020ebc:	3001      	adds	r0, #1
 8020ebe:	d09d      	beq.n	8020dfc <_printf_i+0x160>
 8020ec0:	3501      	adds	r5, #1
 8020ec2:	68e3      	ldr	r3, [r4, #12]
 8020ec4:	9903      	ldr	r1, [sp, #12]
 8020ec6:	1a5b      	subs	r3, r3, r1
 8020ec8:	42ab      	cmp	r3, r5
 8020eca:	dcf2      	bgt.n	8020eb2 <_printf_i+0x216>
 8020ecc:	e7eb      	b.n	8020ea6 <_printf_i+0x20a>
 8020ece:	2500      	movs	r5, #0
 8020ed0:	f104 0619 	add.w	r6, r4, #25
 8020ed4:	e7f5      	b.n	8020ec2 <_printf_i+0x226>
 8020ed6:	bf00      	nop
 8020ed8:	0802202d 	.word	0x0802202d
 8020edc:	0802203e 	.word	0x0802203e

08020ee0 <memmove>:
 8020ee0:	4288      	cmp	r0, r1
 8020ee2:	b510      	push	{r4, lr}
 8020ee4:	eb01 0402 	add.w	r4, r1, r2
 8020ee8:	d902      	bls.n	8020ef0 <memmove+0x10>
 8020eea:	4284      	cmp	r4, r0
 8020eec:	4623      	mov	r3, r4
 8020eee:	d807      	bhi.n	8020f00 <memmove+0x20>
 8020ef0:	1e43      	subs	r3, r0, #1
 8020ef2:	42a1      	cmp	r1, r4
 8020ef4:	d008      	beq.n	8020f08 <memmove+0x28>
 8020ef6:	f811 2b01 	ldrb.w	r2, [r1], #1
 8020efa:	f803 2f01 	strb.w	r2, [r3, #1]!
 8020efe:	e7f8      	b.n	8020ef2 <memmove+0x12>
 8020f00:	4402      	add	r2, r0
 8020f02:	4601      	mov	r1, r0
 8020f04:	428a      	cmp	r2, r1
 8020f06:	d100      	bne.n	8020f0a <memmove+0x2a>
 8020f08:	bd10      	pop	{r4, pc}
 8020f0a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8020f0e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8020f12:	e7f7      	b.n	8020f04 <memmove+0x24>

08020f14 <_sbrk_r>:
 8020f14:	b538      	push	{r3, r4, r5, lr}
 8020f16:	4d06      	ldr	r5, [pc, #24]	; (8020f30 <_sbrk_r+0x1c>)
 8020f18:	2300      	movs	r3, #0
 8020f1a:	4604      	mov	r4, r0
 8020f1c:	4608      	mov	r0, r1
 8020f1e:	602b      	str	r3, [r5, #0]
 8020f20:	f7e1 fd1e 	bl	8002960 <_sbrk>
 8020f24:	1c43      	adds	r3, r0, #1
 8020f26:	d102      	bne.n	8020f2e <_sbrk_r+0x1a>
 8020f28:	682b      	ldr	r3, [r5, #0]
 8020f2a:	b103      	cbz	r3, 8020f2e <_sbrk_r+0x1a>
 8020f2c:	6023      	str	r3, [r4, #0]
 8020f2e:	bd38      	pop	{r3, r4, r5, pc}
 8020f30:	200025d4 	.word	0x200025d4

08020f34 <_realloc_r>:
 8020f34:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8020f38:	4680      	mov	r8, r0
 8020f3a:	4614      	mov	r4, r2
 8020f3c:	460e      	mov	r6, r1
 8020f3e:	b921      	cbnz	r1, 8020f4a <_realloc_r+0x16>
 8020f40:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8020f44:	4611      	mov	r1, r2
 8020f46:	f7ff bc57 	b.w	80207f8 <_malloc_r>
 8020f4a:	b92a      	cbnz	r2, 8020f58 <_realloc_r+0x24>
 8020f4c:	f7ff fbea 	bl	8020724 <_free_r>
 8020f50:	4625      	mov	r5, r4
 8020f52:	4628      	mov	r0, r5
 8020f54:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8020f58:	f000 f81b 	bl	8020f92 <_malloc_usable_size_r>
 8020f5c:	4284      	cmp	r4, r0
 8020f5e:	4607      	mov	r7, r0
 8020f60:	d802      	bhi.n	8020f68 <_realloc_r+0x34>
 8020f62:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8020f66:	d812      	bhi.n	8020f8e <_realloc_r+0x5a>
 8020f68:	4621      	mov	r1, r4
 8020f6a:	4640      	mov	r0, r8
 8020f6c:	f7ff fc44 	bl	80207f8 <_malloc_r>
 8020f70:	4605      	mov	r5, r0
 8020f72:	2800      	cmp	r0, #0
 8020f74:	d0ed      	beq.n	8020f52 <_realloc_r+0x1e>
 8020f76:	42bc      	cmp	r4, r7
 8020f78:	4622      	mov	r2, r4
 8020f7a:	4631      	mov	r1, r6
 8020f7c:	bf28      	it	cs
 8020f7e:	463a      	movcs	r2, r7
 8020f80:	f7ff fbc2 	bl	8020708 <memcpy>
 8020f84:	4631      	mov	r1, r6
 8020f86:	4640      	mov	r0, r8
 8020f88:	f7ff fbcc 	bl	8020724 <_free_r>
 8020f8c:	e7e1      	b.n	8020f52 <_realloc_r+0x1e>
 8020f8e:	4635      	mov	r5, r6
 8020f90:	e7df      	b.n	8020f52 <_realloc_r+0x1e>

08020f92 <_malloc_usable_size_r>:
 8020f92:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8020f96:	1f18      	subs	r0, r3, #4
 8020f98:	2b00      	cmp	r3, #0
 8020f9a:	bfbc      	itt	lt
 8020f9c:	580b      	ldrlt	r3, [r1, r0]
 8020f9e:	18c0      	addlt	r0, r0, r3
 8020fa0:	4770      	bx	lr
	...

08020fa4 <_init>:
 8020fa4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8020fa6:	bf00      	nop
 8020fa8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8020faa:	bc08      	pop	{r3}
 8020fac:	469e      	mov	lr, r3
 8020fae:	4770      	bx	lr

08020fb0 <_fini>:
 8020fb0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8020fb2:	bf00      	nop
 8020fb4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8020fb6:	bc08      	pop	{r3}
 8020fb8:	469e      	mov	lr, r3
 8020fba:	4770      	bx	lr
