

================================================================
== Vitis HLS Report for 'RNI'
================================================================
* Date:           Sat Feb 17 17:22:09 2024

* Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
* Project:        RNI_hls
* Solution:       RNI (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- LAYERS_LOOP     |        ?|        ?|         ?|          -|          -|     2|        no|
        | + NEURONES_LOOP  |        ?|        ?|         ?|          -|          -|     ?|        no|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 25
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 18 3 
3 --> 4 2 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 3 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 26 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 27 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%spectopmodule_ln14 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_7" [RNI_hls/apc/src/RNI_v3.c:14]   --->   Operation 28 'spectopmodule' 'spectopmodule_ln14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty_10, i32 0, i32 0, void @empty_9, i32 0, i32 4, void @empty_8, void @empty_12, void @empty_9, i32 16, i32 16, i32 16, i32 16, void @empty_9, void @empty_9, i32 4294967295, i32 0"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem"   --->   Operation 30 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %input_r, void @empty_13, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_3, void @empty_4, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_2, i32 4294967295, i32 0"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %input_r, void @empty_6, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_2, i32 4294967295, i32 0"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %output_r, void @empty_13, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_3, void @empty_5, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_2, i32 4294967295, i32 0"   --->   Operation 33 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %output_r, void @empty_6, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_9, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_2, i32 4294967295, i32 0"   --->   Operation 34 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_13, i32 0, i32 0, void @empty_9, i32 0, i32 0, void @empty_3, void @empty_9, void @empty_9, i32 0, i32 0, i32 0, i32 0, void @empty_9, void @empty_9, i32 4294967295, i32 0"   --->   Operation 35 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (1.00ns)   --->   "%output_r_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %output_r" [RNI_hls/apc/src/RNI_v3.c:14]   --->   Operation 36 'read' 'output_r_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 37 [1/1] (1.00ns)   --->   "%input_r_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %input_r" [RNI_hls/apc/src/RNI_v3.c:14]   --->   Operation 37 'read' 'input_r_read' <Predicate = true> <Delay = 1.00> <CoreInst = "s_axilite">   --->   Core 114 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%n_i_load = load i32 %n_i" [RNI_hls/apc/src/RNI_v3.c:71]   --->   Operation 38 'load' 'n_i_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %input_r_read, i32 2, i32 63" [RNI_hls/apc/src/RNI_v3.c:31]   --->   Operation 39 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%sext_ln31 = sext i62 %trunc_ln" [RNI_hls/apc/src/RNI_v3.c:31]   --->   Operation 40 'sext' 'sext_ln31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i32 %gmem, i64 %sext_ln31" [RNI_hls/apc/src/RNI_v3.c:31]   --->   Operation 41 'getelementptr' 'gmem_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (1.58ns)   --->   "%store_ln27 = store i2 0, i2 %i" [RNI_hls/apc/src/RNI_v3.c:27]   --->   Operation 42 'store' 'store_ln27' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 43 [1/1] (1.58ns)   --->   "%store_ln27 = store i32 %n_i_load, i32 %j" [RNI_hls/apc/src/RNI_v3.c:27]   --->   Operation 43 'store' 'store_ln27' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln27 = br void %NEURONES_LOOP" [RNI_hls/apc/src/RNI_v3.c:27]   --->   Operation 44 'br' 'br_ln27' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 6.08>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%i_1 = load i2 %i"   --->   Operation 45 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (1.56ns)   --->   "%icmp_ln27 = icmp_eq  i2 %i_1, i2 2" [RNI_hls/apc/src/RNI_v3.c:27]   --->   Operation 46 'icmp' 'icmp_ln27' <Predicate = true> <Delay = 1.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (1.56ns)   --->   "%add_ln27 = add i2 %i_1, i2 1" [RNI_hls/apc/src/RNI_v3.c:27]   --->   Operation 47 'add' 'add_ln27' <Predicate = true> <Delay = 1.56> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln27 = br i1 %icmp_ln27, void %NEURONES_LOOP.split, void %VITIS_LOOP_76_1" [RNI_hls/apc/src/RNI_v3.c:27]   --->   Operation 48 'br' 'br_ln27' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%j_load_1 = load i32 %j"   --->   Operation 49 'load' 'j_load_1' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%speclooptripcount_ln27 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2" [RNI_hls/apc/src/RNI_v3.c:27]   --->   Operation 50 'speclooptripcount' 'speclooptripcount_ln27' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%specloopname_ln27 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [RNI_hls/apc/src/RNI_v3.c:27]   --->   Operation 51 'specloopname' 'specloopname_ln27' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node add)   --->   "%empty = trunc i2 %i_1"   --->   Operation 52 'trunc' 'empty' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node add)   --->   "%LAYERS_load_phi_cast_cast = select i1 %empty, i32 10, i32 4"   --->   Operation 53 'select' 'LAYERS_load_phi_cast_cast' <Predicate = (!icmp_ln27)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (2.55ns) (out node of the LUT)   --->   "%add = add i32 %LAYERS_load_phi_cast_cast, i32 %j_load_1"   --->   Operation 54 'add' 'add' <Predicate = (!icmp_ln27)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (1.56ns)   --->   "%cmp12 = icmp_eq  i2 %i_1, i2 0"   --->   Operation 55 'icmp' 'cmp12' <Predicate = (!icmp_ln27)> <Delay = 1.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (2.55ns)   --->   "%icmp_ln29 = icmp_slt  i32 %j_load_1, i32 %add" [RNI_hls/apc/src/RNI_v3.c:29]   --->   Operation 56 'icmp' 'icmp_ln29' <Predicate = (!icmp_ln27)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln29 = br i1 %icmp_ln29, void %for.inc56, void %for.body4.lr.ph2" [RNI_hls/apc/src/RNI_v3.c:29]   --->   Operation 57 'br' 'br_ln29' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%w_i_load = load i32 %w_i" [RNI_hls/apc/src/RNI_v3.c:69]   --->   Operation 58 'load' 'w_i_load' <Predicate = (!icmp_ln27 & icmp_ln29)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%sext_ln29 = sext i32 %j_load_1" [RNI_hls/apc/src/RNI_v3.c:29]   --->   Operation 59 'sext' 'sext_ln29' <Predicate = (!icmp_ln27 & icmp_ln29)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%trunc_ln29 = trunc i32 %j_load_1" [RNI_hls/apc/src/RNI_v3.c:29]   --->   Operation 60 'trunc' 'trunc_ln29' <Predicate = (!icmp_ln27 & icmp_ln29)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%sext_ln29_1 = sext i32 %add" [RNI_hls/apc/src/RNI_v3.c:29]   --->   Operation 61 'sext' 'sext_ln29_1' <Predicate = (!icmp_ln27 & icmp_ln29)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (1.58ns)   --->   "%br_ln29 = br void %WEIGHTS_LOOP" [RNI_hls/apc/src/RNI_v3.c:29]   --->   Operation 62 'br' 'br_ln29' <Predicate = (!icmp_ln27 & icmp_ln29)> <Delay = 1.58>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %output_r_read, i32 2, i32 63" [RNI_hls/apc/src/RNI_v3.c:76]   --->   Operation 63 'partselect' 'trunc_ln1' <Predicate = (icmp_ln27)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 5.10>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%j_2 = phi i64 %add_ln29, void %for.inc50, i64 %sext_ln29, void %for.body4.lr.ph2" [RNI_hls/apc/src/RNI_v3.c:29]   --->   Operation 64 'phi' 'j_2' <Predicate = (icmp_ln29)> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%k = phi i32 %add8, void %for.inc50, i32 %w_i_load, void %for.body4.lr.ph2" [RNI_hls/apc/src/RNI_v3.c:29]   --->   Operation 65 'phi' 'k' <Predicate = (icmp_ln29)> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%trunc_ln29_1 = trunc i64 %j_2" [RNI_hls/apc/src/RNI_v3.c:29]   --->   Operation 66 'trunc' 'trunc_ln29_1' <Predicate = (icmp_ln29)> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (3.52ns)   --->   "%icmp_ln29_1 = icmp_eq  i64 %j_2, i64 %sext_ln29_1" [RNI_hls/apc/src/RNI_v3.c:29]   --->   Operation 67 'icmp' 'icmp_ln29_1' <Predicate = (icmp_ln29)> <Delay = 3.52> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%br_ln29 = br i1 %icmp_ln29_1, void %WEIGHTS_LOOP.split, void %for.inc56.loopexit" [RNI_hls/apc/src/RNI_v3.c:29]   --->   Operation 68 'br' 'br_ln29' <Predicate = (icmp_ln29)> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%NEURONS_addr = getelementptr i3 %NEURONS, i64 0, i64 %j_2" [RNI_hls/apc/src/RNI_v3.c:29]   --->   Operation 69 'getelementptr' 'NEURONS_addr' <Predicate = (icmp_ln29 & !icmp_ln29_1)> <Delay = 0.00>
ST_3 : Operation 70 [2/2] (2.32ns)   --->   "%NEURONS_load = load i4 %NEURONS_addr" [RNI_hls/apc/src/RNI_v3.c:29]   --->   Operation 70 'load' 'NEURONS_load' <Predicate = (icmp_ln29 & !icmp_ln29_1)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 3> <Depth = 14> <ROM>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%store_ln69 = store i32 %k, i32 %w_i" [RNI_hls/apc/src/RNI_v3.c:69]   --->   Operation 71 'store' 'store_ln69' <Predicate = (icmp_ln29 & icmp_ln29_1)> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%br_ln71 = br void %for.inc56" [RNI_hls/apc/src/RNI_v3.c:71]   --->   Operation 72 'br' 'br_ln71' <Predicate = (icmp_ln29 & icmp_ln29_1)> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (1.58ns)   --->   "%store_ln27 = store i2 %add_ln27, i2 %i" [RNI_hls/apc/src/RNI_v3.c:27]   --->   Operation 73 'store' 'store_ln27' <Predicate = (icmp_ln29_1) | (!icmp_ln29)> <Delay = 1.58>
ST_3 : Operation 74 [1/1] (1.58ns)   --->   "%store_ln27 = store i32 %add, i32 %j" [RNI_hls/apc/src/RNI_v3.c:27]   --->   Operation 74 'store' 'store_ln27' <Predicate = (icmp_ln29_1) | (!icmp_ln29)> <Delay = 1.58>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%br_ln27 = br void %NEURONES_LOOP" [RNI_hls/apc/src/RNI_v3.c:27]   --->   Operation 75 'br' 'br_ln27' <Predicate = (icmp_ln29_1) | (!icmp_ln29)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 2.32>
ST_4 : Operation 76 [1/2] (2.32ns)   --->   "%NEURONS_load = load i4 %NEURONS_addr" [RNI_hls/apc/src/RNI_v3.c:29]   --->   Operation 76 'load' 'NEURONS_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 3> <Depth = 14> <ROM>

State 5 <SV = 4> <Delay = 6.08>
ST_5 : Operation 77 [1/1] (0.00ns)   --->   "%NEURONS_load_cast = zext i3 %NEURONS_load" [RNI_hls/apc/src/RNI_v3.c:29]   --->   Operation 77 'zext' 'NEURONS_load_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 78 [1/1] (2.55ns)   --->   "%add8 = add i32 %NEURONS_load_cast, i32 %k" [RNI_hls/apc/src/RNI_v3.c:29]   --->   Operation 78 'add' 'add8' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 79 [1/1] (2.55ns)   --->   "%icmp_ln31 = icmp_slt  i32 %k, i32 %add8" [RNI_hls/apc/src/RNI_v3.c:31]   --->   Operation 79 'icmp' 'icmp_ln31' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node empty_23)   --->   "%select_ln31 = select i1 %cmp12, i3 %NEURONS_load, i3 0" [RNI_hls/apc/src/RNI_v3.c:31]   --->   Operation 80 'select' 'select_ln31' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 81 [1/1] (0.98ns) (out node of the LUT)   --->   "%empty_23 = select i1 %icmp_ln31, i3 %select_ln31, i3 0" [RNI_hls/apc/src/RNI_v3.c:31]   --->   Operation 81 'select' 'empty_23' <Predicate = true> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 82 [1/1] (0.00ns)   --->   "%zext_ln31 = zext i3 %empty_23" [RNI_hls/apc/src/RNI_v3.c:31]   --->   Operation 82 'zext' 'zext_ln31' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 83 [8/8] (7.30ns)   --->   "%empty_24 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %zext_ln31" [RNI_hls/apc/src/RNI_v3.c:31]   --->   Operation 83 'readreq' 'empty_24' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 84 [7/8] (7.30ns)   --->   "%empty_24 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %zext_ln31" [RNI_hls/apc/src/RNI_v3.c:31]   --->   Operation 84 'readreq' 'empty_24' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 85 [6/8] (7.30ns)   --->   "%empty_24 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %zext_ln31" [RNI_hls/apc/src/RNI_v3.c:31]   --->   Operation 85 'readreq' 'empty_24' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 86 [5/8] (7.30ns)   --->   "%empty_24 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %zext_ln31" [RNI_hls/apc/src/RNI_v3.c:31]   --->   Operation 86 'readreq' 'empty_24' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 87 [4/8] (7.30ns)   --->   "%empty_24 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %zext_ln31" [RNI_hls/apc/src/RNI_v3.c:31]   --->   Operation 87 'readreq' 'empty_24' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 88 [3/8] (7.30ns)   --->   "%empty_24 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %zext_ln31" [RNI_hls/apc/src/RNI_v3.c:31]   --->   Operation 88 'readreq' 'empty_24' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 7.30>
ST_12 : Operation 89 [2/8] (7.30ns)   --->   "%empty_24 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %zext_ln31" [RNI_hls/apc/src/RNI_v3.c:31]   --->   Operation 89 'readreq' 'empty_24' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 7.30>
ST_13 : Operation 90 [1/8] (7.30ns)   --->   "%empty_24 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %zext_ln31" [RNI_hls/apc/src/RNI_v3.c:31]   --->   Operation 90 'readreq' 'empty_24' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 1.58>
ST_14 : Operation 91 [1/1] (0.00ns)   --->   "%trunc_ln31 = trunc i32 %k" [RNI_hls/apc/src/RNI_v3.c:31]   --->   Operation 91 'trunc' 'trunc_ln31' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 92 [2/2] (1.58ns)   --->   "%call_ln29 = call void @RNI_Pipeline_WEIGHTS_LOOP, i32 %k, i32 %gmem, i4 %trunc_ln29_1, i62 %trunc_ln, i32 %add8, i1 %cmp12, i4 %trunc_ln31, i4 %trunc_ln29, i8 %WEIGHTS, i32 %NEURONS_MEM, i1 %NEURONS_STATE" [RNI_hls/apc/src/RNI_v3.c:29]   --->   Operation 92 'call' 'call_ln29' <Predicate = true> <Delay = 1.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 14> <Delay = 0.00>
ST_15 : Operation 93 [1/2] (0.00ns)   --->   "%call_ln29 = call void @RNI_Pipeline_WEIGHTS_LOOP, i32 %k, i32 %gmem, i4 %trunc_ln29_1, i62 %trunc_ln, i32 %add8, i1 %cmp12, i4 %trunc_ln31, i4 %trunc_ln29, i8 %WEIGHTS, i32 %NEURONS_MEM, i1 %NEURONS_STATE" [RNI_hls/apc/src/RNI_v3.c:29]   --->   Operation 93 'call' 'call_ln29' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 15> <Delay = 2.32>
ST_16 : Operation 94 [1/1] (0.00ns)   --->   "%NEURONS_MEM_addr = getelementptr i32 %NEURONS_MEM, i64 0, i64 %j_2" [RNI_hls/apc/src/RNI_v3.c:29]   --->   Operation 94 'getelementptr' 'NEURONS_MEM_addr' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 95 [2/2] (2.32ns)   --->   "%NEURONS_MEM_load_1 = load i4 %NEURONS_MEM_addr" [RNI_hls/apc/src/RNI_v3.c:57]   --->   Operation 95 'load' 'NEURONS_MEM_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 14> <RAM>

State 17 <SV = 16> <Delay = 6.98>
ST_17 : Operation 96 [1/1] (0.00ns)   --->   "%specloopname_ln29 = specloopname void @_ssdm_op_SpecLoopName, void @empty" [RNI_hls/apc/src/RNI_v3.c:29]   --->   Operation 96 'specloopname' 'specloopname_ln29' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 97 [1/2] (2.32ns)   --->   "%NEURONS_MEM_load_1 = load i4 %NEURONS_MEM_addr" [RNI_hls/apc/src/RNI_v3.c:57]   --->   Operation 97 'load' 'NEURONS_MEM_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 14> <RAM>
ST_17 : Operation 98 [1/1] (0.00ns)   --->   "%tmp = partselect i25 @_ssdm_op_PartSelect.i25.i32.i32.i32, i32 %NEURONS_MEM_load_1, i32 7, i32 31" [RNI_hls/apc/src/RNI_v3.c:57]   --->   Operation 98 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 99 [1/1] (2.34ns)   --->   "%icmp_ln57 = icmp_sgt  i25 %tmp, i25 0" [RNI_hls/apc/src/RNI_v3.c:57]   --->   Operation 99 'icmp' 'icmp_ln57' <Predicate = true> <Delay = 2.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 100 [1/1] (0.00ns)   --->   "%br_ln57 = br i1 %icmp_ln57, void %for.inc50, void %if.then39" [RNI_hls/apc/src/RNI_v3.c:57]   --->   Operation 100 'br' 'br_ln57' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 101 [1/1] (0.00ns)   --->   "%NEURONS_STATE_addr = getelementptr i1 %NEURONS_STATE, i64 0, i64 %j_2" [RNI_hls/apc/src/RNI_v3.c:59]   --->   Operation 101 'getelementptr' 'NEURONS_STATE_addr' <Predicate = (icmp_ln57)> <Delay = 0.00>
ST_17 : Operation 102 [1/1] (2.32ns)   --->   "%store_ln59 = store i1 1, i4 %NEURONS_STATE_addr" [RNI_hls/apc/src/RNI_v3.c:59]   --->   Operation 102 'store' 'store_ln59' <Predicate = (icmp_ln57)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 14> <RAM>
ST_17 : Operation 103 [1/1] (2.32ns)   --->   "%store_ln60 = store i32 0, i4 %NEURONS_MEM_addr" [RNI_hls/apc/src/RNI_v3.c:60]   --->   Operation 103 'store' 'store_ln60' <Predicate = (icmp_ln57)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 14> <RAM>
ST_17 : Operation 104 [1/1] (0.00ns)   --->   "%br_ln61 = br void %for.inc50" [RNI_hls/apc/src/RNI_v3.c:61]   --->   Operation 104 'br' 'br_ln61' <Predicate = (icmp_ln57)> <Delay = 0.00>
ST_17 : Operation 105 [1/1] (3.52ns)   --->   "%add_ln29 = add i64 %j_2, i64 1" [RNI_hls/apc/src/RNI_v3.c:29]   --->   Operation 105 'add' 'add_ln29' <Predicate = true> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 106 [1/1] (0.00ns)   --->   "%br_ln29 = br void %WEIGHTS_LOOP" [RNI_hls/apc/src/RNI_v3.c:29]   --->   Operation 106 'br' 'br_ln29' <Predicate = true> <Delay = 0.00>

State 18 <SV = 2> <Delay = 7.30>
ST_18 : Operation 107 [1/1] (0.00ns)   --->   "%sext_ln76 = sext i62 %trunc_ln1" [RNI_hls/apc/src/RNI_v3.c:76]   --->   Operation 107 'sext' 'sext_ln76' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 108 [1/1] (0.00ns)   --->   "%gmem_addr_1 = getelementptr i32 %gmem, i64 %sext_ln76" [RNI_hls/apc/src/RNI_v3.c:76]   --->   Operation 108 'getelementptr' 'gmem_addr_1' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 109 [1/1] (7.30ns)   --->   "%empty_25 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i32 %gmem_addr_1, i32 10" [RNI_hls/apc/src/RNI_v3.c:76]   --->   Operation 109 'writereq' 'empty_25' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 3> <Delay = 0.00>
ST_19 : Operation 110 [2/2] (0.00ns)   --->   "%call_ln76 = call void @RNI_Pipeline_VITIS_LOOP_76_1, i32 %gmem, i62 %trunc_ln1, i32 %NEURONS_MEM" [RNI_hls/apc/src/RNI_v3.c:76]   --->   Operation 110 'call' 'call_ln76' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 20 <SV = 4> <Delay = 0.00>
ST_20 : Operation 111 [1/2] (0.00ns)   --->   "%call_ln76 = call void @RNI_Pipeline_VITIS_LOOP_76_1, i32 %gmem, i62 %trunc_ln1, i32 %NEURONS_MEM" [RNI_hls/apc/src/RNI_v3.c:76]   --->   Operation 111 'call' 'call_ln76' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 21 <SV = 5> <Delay = 7.30>
ST_21 : Operation 112 [5/5] (7.30ns)   --->   "%empty_26 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_1" [RNI_hls/apc/src/RNI_v3.c:80]   --->   Operation 112 'writeresp' 'empty_26' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 22 <SV = 6> <Delay = 7.30>
ST_22 : Operation 113 [4/5] (7.30ns)   --->   "%empty_26 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_1" [RNI_hls/apc/src/RNI_v3.c:80]   --->   Operation 113 'writeresp' 'empty_26' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 23 <SV = 7> <Delay = 7.30>
ST_23 : Operation 114 [3/5] (7.30ns)   --->   "%empty_26 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_1" [RNI_hls/apc/src/RNI_v3.c:80]   --->   Operation 114 'writeresp' 'empty_26' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 8> <Delay = 7.30>
ST_24 : Operation 115 [2/5] (7.30ns)   --->   "%empty_26 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_1" [RNI_hls/apc/src/RNI_v3.c:80]   --->   Operation 115 'writeresp' 'empty_26' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 9> <Delay = 7.30>
ST_25 : Operation 116 [1/1] (0.00ns)   --->   "%j_load = load i32 %j" [RNI_hls/apc/src/RNI_v3.c:71]   --->   Operation 116 'load' 'j_load' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 117 [1/1] (0.00ns)   --->   "%store_ln71 = store i32 %j_load, i32 %n_i" [RNI_hls/apc/src/RNI_v3.c:71]   --->   Operation 117 'store' 'store_ln71' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 118 [1/5] (7.30ns)   --->   "%empty_26 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem_addr_1" [RNI_hls/apc/src/RNI_v3.c:80]   --->   Operation 118 'writeresp' 'empty_26' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 119 [1/1] (0.00ns)   --->   "%ret_ln80 = ret" [RNI_hls/apc/src/RNI_v3.c:80]   --->   Operation 119 'ret' 'ret_ln80' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 1.588ns
The critical path consists of the following:
	'alloca' operation ('i') [11]  (0.000 ns)
	'store' operation ('store_ln27', RNI_hls/apc/src/RNI_v3.c:27) of constant 0 on local variable 'i' [26]  (1.588 ns)

 <State 2>: 6.082ns
The critical path consists of the following:
	'load' operation ('i') on local variable 'i' [30]  (0.000 ns)
	'select' operation ('LAYERS_load_phi_cast_cast') [39]  (0.000 ns)
	'add' operation ('add') [40]  (2.552 ns)
	'icmp' operation ('icmp_ln29', RNI_hls/apc/src/RNI_v3.c:29) [42]  (2.552 ns)
	blocking operation 0.978 ns on control path)

 <State 3>: 5.108ns
The critical path consists of the following:
	'phi' operation ('j', RNI_hls/apc/src/RNI_v3.c:29) with incoming values : ('sext_ln29', RNI_hls/apc/src/RNI_v3.c:29) ('add_ln29', RNI_hls/apc/src/RNI_v3.c:29) [51]  (0.000 ns)
	'icmp' operation ('icmp_ln29_1', RNI_hls/apc/src/RNI_v3.c:29) [54]  (3.520 ns)
	blocking operation 1.588 ns on control path)

 <State 4>: 2.322ns
The critical path consists of the following:
	'load' operation ('NEURONS_load', RNI_hls/apc/src/RNI_v3.c:29) on array 'NEURONS' [59]  (2.322 ns)

 <State 5>: 6.084ns
The critical path consists of the following:
	'add' operation ('add8', RNI_hls/apc/src/RNI_v3.c:29) [61]  (2.552 ns)
	'icmp' operation ('icmp_ln31', RNI_hls/apc/src/RNI_v3.c:31) [63]  (2.552 ns)
	'select' operation ('empty_23', RNI_hls/apc/src/RNI_v3.c:31) [66]  (0.980 ns)

 <State 6>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_24', RNI_hls/apc/src/RNI_v3.c:31) on port 'gmem' (RNI_hls/apc/src/RNI_v3.c:31) [68]  (7.300 ns)

 <State 7>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_24', RNI_hls/apc/src/RNI_v3.c:31) on port 'gmem' (RNI_hls/apc/src/RNI_v3.c:31) [68]  (7.300 ns)

 <State 8>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_24', RNI_hls/apc/src/RNI_v3.c:31) on port 'gmem' (RNI_hls/apc/src/RNI_v3.c:31) [68]  (7.300 ns)

 <State 9>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_24', RNI_hls/apc/src/RNI_v3.c:31) on port 'gmem' (RNI_hls/apc/src/RNI_v3.c:31) [68]  (7.300 ns)

 <State 10>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_24', RNI_hls/apc/src/RNI_v3.c:31) on port 'gmem' (RNI_hls/apc/src/RNI_v3.c:31) [68]  (7.300 ns)

 <State 11>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_24', RNI_hls/apc/src/RNI_v3.c:31) on port 'gmem' (RNI_hls/apc/src/RNI_v3.c:31) [68]  (7.300 ns)

 <State 12>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_24', RNI_hls/apc/src/RNI_v3.c:31) on port 'gmem' (RNI_hls/apc/src/RNI_v3.c:31) [68]  (7.300 ns)

 <State 13>: 7.300ns
The critical path consists of the following:
	bus request operation ('empty_24', RNI_hls/apc/src/RNI_v3.c:31) on port 'gmem' (RNI_hls/apc/src/RNI_v3.c:31) [68]  (7.300 ns)

 <State 14>: 1.588ns
The critical path consists of the following:
	'call' operation ('call_ln29', RNI_hls/apc/src/RNI_v3.c:29) to 'RNI_Pipeline_WEIGHTS_LOOP' [69]  (1.588 ns)

 <State 15>: 0.000ns
The critical path consists of the following:

 <State 16>: 2.322ns
The critical path consists of the following:
	'getelementptr' operation ('NEURONS_MEM_addr', RNI_hls/apc/src/RNI_v3.c:29) [62]  (0.000 ns)
	'load' operation ('NEURONS_MEM_load_1', RNI_hls/apc/src/RNI_v3.c:57) on array 'NEURONS_MEM' [70]  (2.322 ns)

 <State 17>: 6.988ns
The critical path consists of the following:
	'load' operation ('NEURONS_MEM_load_1', RNI_hls/apc/src/RNI_v3.c:57) on array 'NEURONS_MEM' [70]  (2.322 ns)
	'icmp' operation ('icmp_ln57', RNI_hls/apc/src/RNI_v3.c:57) [72]  (2.344 ns)
	blocking operation 2.322 ns on control path)

 <State 18>: 7.300ns
The critical path consists of the following:
	'getelementptr' operation ('gmem_addr_1', RNI_hls/apc/src/RNI_v3.c:76) [94]  (0.000 ns)
	bus request operation ('empty_25', RNI_hls/apc/src/RNI_v3.c:76) on port 'gmem' (RNI_hls/apc/src/RNI_v3.c:76) [95]  (7.300 ns)

 <State 19>: 0.000ns
The critical path consists of the following:

 <State 20>: 0.000ns
The critical path consists of the following:

 <State 21>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_26', RNI_hls/apc/src/RNI_v3.c:80) on port 'gmem' (RNI_hls/apc/src/RNI_v3.c:80) [97]  (7.300 ns)

 <State 22>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_26', RNI_hls/apc/src/RNI_v3.c:80) on port 'gmem' (RNI_hls/apc/src/RNI_v3.c:80) [97]  (7.300 ns)

 <State 23>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_26', RNI_hls/apc/src/RNI_v3.c:80) on port 'gmem' (RNI_hls/apc/src/RNI_v3.c:80) [97]  (7.300 ns)

 <State 24>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_26', RNI_hls/apc/src/RNI_v3.c:80) on port 'gmem' (RNI_hls/apc/src/RNI_v3.c:80) [97]  (7.300 ns)

 <State 25>: 7.300ns
The critical path consists of the following:
	bus response operation ('empty_26', RNI_hls/apc/src/RNI_v3.c:80) on port 'gmem' (RNI_hls/apc/src/RNI_v3.c:80) [97]  (7.300 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
