============================================================
   Tang Dynasty, V5.6.71036
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = D:/Chang/software/TD/bin/td.exe
   Built at =   20:34:38 Mar 21 2023
   Run by =     Admin
   Run Date =   Sat Sep  7 17:12:47 2024

   Run on =     DZ-CHANGRENWEI
============================================================
RUN-1002 : start command "open_project biss_test.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../01_src/03_ip/mypll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../01_src/03_ip/mypll.v(78)
HDL-1007 : analyze verilog file ../../01_src/01_rtl/biss_test.v
HDL-1007 : analyze verilog file ../../01_src/01_rtl/biss_control.v
RUN-1001 : Project manager successfully analyzed 3 source files.
RUN-1002 : start command "import_device eagle_20.db -package EG4X20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/M14  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/biss_test_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1002 : start command "read_sdc ../../01_src/04_pin/biss_test.sdc"
RUN-1002 : start command "get_ports sys_clk"
RUN-1002 : start command "create_clock -name clk_50MHz -period 20 -waveform 10 20 "
RUN-1102 : create_clock: clock name: clk_50MHz, type: 0, period: 20000, rise: 10000, fall: 0.
RUN-1002 : start command "derive_pll_clocks"
USR-1002 : Gen clock cmd:  create_generated_clock -name {U1_pll/pll_inst.clkc[0]} -source [get_ports {sys_clk}] -master_clock {clk_50MHz} -multiply_by 4.0000 [get_pins {U1_pll/pll_inst.clkc[0]}]
RUN-1002 : start command "get_ports sys_clk"
RUN-1002 : start command "get_pins U1_pll/pll_inst.clkc[0]"
RUN-1002 : start command "create_generated_clock -name U1_pll/pll_inst.clkc[0] -source  -master_clock clk_50MHz -multiply_by 4.0000 "
USR-1002 : Gen clock cmd:  create_generated_clock -name {U1_pll/pll_inst.clkc[1]} -source [get_ports {sys_clk}] -master_clock {clk_50MHz} -divide_by 10.0000 [get_pins {U1_pll/pll_inst.clkc[1]}]
RUN-1002 : start command "get_ports sys_clk"
RUN-1002 : start command "get_pins U1_pll/pll_inst.clkc[1]"
RUN-1002 : start command "create_generated_clock -name U1_pll/pll_inst.clkc[1] -source  -master_clock clk_50MHz -divide_by 10.0000 "
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/Chang/software/TD/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 16 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model biss_test
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net U2_control/clk driven by BUFG (220 clock/control pins, 1 other pins).
SYN-4027 : Net U2_control/clk_5M is clkc1 of pll U1_pll/pll_inst.
SYN-4019 : Net sys_clk_dup_1 is refclk of pll U1_pll/pll_inst.
SYN-4020 : Net sys_clk_dup_1 is fbclk of pll U1_pll/pll_inst.
SYN-4025 : Tag rtl::Net U2_control/clk as clock net
SYN-4025 : Tag rtl::Net U2_control/clk_5M as clock net
SYN-4025 : Tag rtl::Net sys_clk_dup_1 as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
PHY-1001 : Populate physical database on model biss_test.
RUN-1001 : There are total 656 instances
RUN-0007 : 330 luts, 231 seqs, 47 mslices, 36 lslices, 7 pads, 0 brams, 0 dsps
RUN-1001 : There are total 857 nets
RUN-1001 : 600 nets have 2 pins
RUN-1001 : 229 nets have [3 - 5] pins
RUN-1001 : 8 nets have [6 - 10] pins
RUN-1001 : 7 nets have [11 - 20] pins
RUN-1001 : 9 nets have [21 - 99] pins
RUN-1001 : 4 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |      0      
RUN-1001 :   No   |  No   |  Yes  |     231     
RUN-1001 :   No   |  Yes  |  No   |      0      
RUN-1001 :   Yes  |  No   |  No   |      0      
RUN-1001 :   Yes  |  No   |  Yes  |      0      
RUN-1001 :   Yes  |  Yes  |  No   |      0      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    2    |   1   |     2      
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 2
PHY-3001 : Initial placement ...
PHY-3001 : design contains 654 instances, 330 luts, 231 seqs, 83 slices, 8 macros(83 instances: 47 mslices 36 lslices)
PHY-0007 : Cell area utilization is 2%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model biss_test.
TMR-2506 : Build timing graph completely. Port num: 7, tpin num: 3197, tnet num: 855, tinst num: 654, tnode num: 3899, tedge num: 5331.
TMR-2508 : Levelizing timing graph completed, there are 39 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 855 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 3 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.067491s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (115.8%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 295165
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 654.
PHY-3001 : End clustering;  0.000013s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 2%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 224126, overlap = 0
PHY-3002 : Step(2): len = 184758, overlap = 0
PHY-3002 : Step(3): len = 160432, overlap = 0
PHY-3002 : Step(4): len = 141842, overlap = 0
PHY-3002 : Step(5): len = 124925, overlap = 0
PHY-3002 : Step(6): len = 105899, overlap = 0
PHY-3002 : Step(7): len = 89582, overlap = 0
PHY-3002 : Step(8): len = 78298.4, overlap = 0
PHY-3002 : Step(9): len = 63998.2, overlap = 0
PHY-3002 : Step(10): len = 52899.2, overlap = 0
PHY-3002 : Step(11): len = 44935.9, overlap = 0
PHY-3002 : Step(12): len = 35873.1, overlap = 0
PHY-3002 : Step(13): len = 28823.8, overlap = 0
PHY-3002 : Step(14): len = 24413.7, overlap = 0
PHY-3002 : Step(15): len = 20401.4, overlap = 0
PHY-3002 : Step(16): len = 17820.9, overlap = 0
PHY-3002 : Step(17): len = 15618.5, overlap = 0
PHY-3002 : Step(18): len = 13679.4, overlap = 0
PHY-3002 : Step(19): len = 12672.9, overlap = 0
PHY-3002 : Step(20): len = 10950.8, overlap = 0
PHY-3002 : Step(21): len = 10543.3, overlap = 0
PHY-3002 : Step(22): len = 9887.3, overlap = 0
PHY-3002 : Step(23): len = 9887.3, overlap = 0
PHY-3002 : Step(24): len = 9528.8, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.003906s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (400.0%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 3%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 855 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.019387s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (80.6%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(25): len = 9316, overlap = 2.25
PHY-3002 : Step(26): len = 9484.6, overlap = 2.625
PHY-3002 : Step(27): len = 9194.6, overlap = 2.875
PHY-3002 : Step(28): len = 8837.4, overlap = 3.1875
PHY-3002 : Step(29): len = 8749.8, overlap = 2.96875
PHY-3002 : Step(30): len = 8721.8, overlap = 2.875
PHY-3002 : Step(31): len = 8700.6, overlap = 3.65625
PHY-3002 : Step(32): len = 8701.5, overlap = 3.8125
PHY-3002 : Step(33): len = 8652.4, overlap = 3.9375
PHY-3002 : Step(34): len = 8211.8, overlap = 3.9375
PHY-3002 : Step(35): len = 8127.1, overlap = 4.15625
PHY-3002 : Step(36): len = 7873.5, overlap = 5.125
PHY-3002 : Step(37): len = 7663.3, overlap = 5.84375
PHY-3002 : Step(38): len = 7514.6, overlap = 6.34375
PHY-3002 : Step(39): len = 7528.2, overlap = 6.59375
PHY-3002 : Step(40): len = 7360, overlap = 6.84375
PHY-3002 : Step(41): len = 7302.8, overlap = 6.84375
PHY-3002 : Step(42): len = 7235.4, overlap = 5.90625
PHY-3002 : Step(43): len = 7032.6, overlap = 6.84375
PHY-3002 : Step(44): len = 7057.3, overlap = 7.375
PHY-3002 : Step(45): len = 6894.1, overlap = 7.625
PHY-3002 : Step(46): len = 6871, overlap = 7.53125
PHY-3002 : Step(47): len = 6883.4, overlap = 7.625
PHY-3002 : Step(48): len = 6749.7, overlap = 7.625
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00188607
PHY-3002 : Step(49): len = 6654.7, overlap = 7.625
PHY-3002 : Step(50): len = 6654.7, overlap = 7.625
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00377214
PHY-3002 : Step(51): len = 6603.9, overlap = 7.625
PHY-3002 : Step(52): len = 6603.9, overlap = 7.625
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 855 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.019287s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (162.0%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.98146e-05
PHY-3002 : Step(53): len = 6713.7, overlap = 17.7812
PHY-3002 : Step(54): len = 6713.7, overlap = 17.7812
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000119629
PHY-3002 : Step(55): len = 6869.5, overlap = 17.25
PHY-3002 : Step(56): len = 6944.1, overlap = 17.2188
PHY-3002 : Step(57): len = 7645.7, overlap = 13.8125
PHY-3002 : Step(58): len = 7585.5, overlap = 13
PHY-3002 : Step(59): len = 7503.4, overlap = 13.0938
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000239258
PHY-3002 : Step(60): len = 7431, overlap = 12.8125
PHY-3002 : Step(61): len = 7425.1, overlap = 12.6875
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model biss_test.
TMR-2506 : Build timing graph completely. Port num: 7, tpin num: 3197, tnet num: 855, tinst num: 654, tnode num: 3899, tedge num: 5331.
TMR-2508 : Levelizing timing graph completed, there are 39 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 44.28 peak overflow 2.69
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/857.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 8312, over cnt = 59(0%), over = 167, worst = 11
PHY-1001 : End global iterations;  0.042684s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (73.2%)

PHY-1001 : Congestion index: top1 = 18.41, top5 = 6.75, top10 = 3.39, top15 = 2.27.
PHY-1001 : End incremental global routing;  0.091683s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (102.3%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 855 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 3 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.020749s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (75.3%)

OPT-1001 : 2 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model biss_test.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 7 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 642 has valid locations, 8 needs to be replaced
PHY-3001 : design contains 660 instances, 330 luts, 237 seqs, 83 slices, 8 macros(83 instances: 47 mslices 36 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 7643.2
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 3%
PHY-3001 : Update timing in Manhattan mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model biss_test.
TMR-2506 : Build timing graph completely. Port num: 7, tpin num: 3221, tnet num: 861, tinst num: 660, tnode num: 3941, tedge num: 5367.
TMR-2508 : Levelizing timing graph completed, there are 39 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 861 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 3 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.085545s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (109.6%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(62): len = 7644, overlap = 4.25
PHY-3002 : Step(63): len = 7623.7, overlap = 4.25
PHY-3002 : Step(64): len = 7598, overlap = 4.25
PHY-3002 : Step(65): len = 7600, overlap = 4.25
PHY-3002 : Step(66): len = 7595.2, overlap = 4.25
PHY-3002 : Step(67): len = 7597.5, overlap = 4.25
PHY-3002 : Step(68): len = 7597.5, overlap = 4.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 861 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.018864s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (82.8%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(69): len = 7598.8, overlap = 12.6875
PHY-3002 : Step(70): len = 7598.8, overlap = 12.6875
PHY-3001 : Final: Len = 7598.8, Over = 12.6875
PHY-3001 : End incremental placement;  0.283436s wall, 0.234375s user + 0.265625s system = 0.500000s CPU (176.4%)

OPT-1001 : Total overflow 44.53 peak overflow 2.69
OPT-1001 : End high-fanout net optimization;  0.414650s wall, 0.359375s user + 0.265625s system = 0.625000s CPU (150.7%)

OPT-1001 : Current memory(MB): used = 152, reserve = 126, peak = 152.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 416/863.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 8512, over cnt = 59(0%), over = 155, worst = 9
PHY-1002 : len = 9560, over cnt = 42(0%), over = 74, worst = 6
PHY-1002 : len = 10304, over cnt = 15(0%), over = 20, worst = 3
PHY-1002 : len = 10640, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.024403s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (128.1%)

PHY-1001 : Congestion index: top1 = 18.58, top5 = 7.86, top10 = 4.08, top15 = 2.72.
OPT-1001 : End congestion update;  0.063484s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (98.5%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 861 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.015683s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (99.6%)

OPT-0007 : Start: WNS 1193 TNS 0 NUM_FEPS 0
OPT-0007 : Iter 1: improved WNS 1293 TNS 0 NUM_FEPS 0 with 7 cells processed and 100 slack improved
OPT-0007 : Iter 2: improved WNS 1293 TNS 0 NUM_FEPS 0 with 0 cells processed and 0 slack improved
OPT-1001 : End global optimization;  0.080794s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (96.7%)

OPT-1001 : Current memory(MB): used = 150, reserve = 124, peak = 152.
OPT-1001 : End physical optimization;  0.573788s wall, 0.500000s user + 0.265625s system = 0.765625s CPU (133.4%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 330 LUT to BLE ...
SYN-4008 : Packed 330 LUT and 225 SEQ to BLE.
SYN-4003 : Packing 12 remaining SEQ's ...
SYN-4005 : Packed 6 SEQ with LUT/SLICE
SYN-4006 : 100 single LUT's are left
SYN-4006 : 6 single SEQ's are left
SYN-4011 : Packing model "biss_test" (AL_USER_NORMAL) with 336/431 primitive instances ...
PHY-3001 : End packing;  0.013633s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (114.6%)

PHY-1001 : Populate physical database on model biss_test.
RUN-1001 : There are total 292 instances
RUN-1001 : 140 mslices, 140 lslices, 7 pads, 0 brams, 0 dsps
RUN-1001 : There are total 641 nets
RUN-1001 : 329 nets have 2 pins
RUN-1001 : 278 nets have [3 - 5] pins
RUN-1001 : 9 nets have [6 - 10] pins
RUN-1001 : 7 nets have [11 - 20] pins
RUN-1001 : 15 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-3001 : design contains 290 instances, 280 slices, 8 macros(83 instances: 47 mslices 36 lslices)
PHY-3001 : Cell area utilization is 3%
PHY-3001 : After packing: Len = 7241.8, Over = 20.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%
PHY-3001 : Update timing in Manhattan mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model biss_test.
TMR-2506 : Build timing graph completely. Port num: 7, tpin num: 2790, tnet num: 639, tinst num: 290, tnode num: 3358, tedge num: 5032.
TMR-2508 : Levelizing timing graph completed, there are 37 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 639 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 3 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.078090s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (100.0%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.22234e-05
PHY-3002 : Step(71): len = 7064.5, overlap = 21.75
PHY-3002 : Step(72): len = 7139.7, overlap = 21.5
PHY-3002 : Step(73): len = 7121.8, overlap = 20.5
PHY-3002 : Step(74): len = 7139.3, overlap = 20.25
PHY-3002 : Step(75): len = 7086.6, overlap = 20
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000104447
PHY-3002 : Step(76): len = 7465.3, overlap = 20
PHY-3002 : Step(77): len = 7660, overlap = 19.5
PHY-3002 : Step(78): len = 7974.8, overlap = 19.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000208894
PHY-3002 : Step(79): len = 8304.8, overlap = 19.75
PHY-3002 : Step(80): len = 8426.3, overlap = 20.25
PHY-3002 : Step(81): len = 8490.2, overlap = 21.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.061240s wall, 0.031250s user + 0.109375s system = 0.140625s CPU (229.6%)

PHY-3001 : Trial Legalized: Len = 15687.7
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 3%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 639 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.017586s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (88.8%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00515128
PHY-3002 : Step(82): len = 13863.7, overlap = 2.75
PHY-3002 : Step(83): len = 13043.9, overlap = 5.25
PHY-3002 : Step(84): len = 11336.2, overlap = 6.25
PHY-3002 : Step(85): len = 10634.8, overlap = 8
PHY-3002 : Step(86): len = 10063.8, overlap = 9.25
PHY-3002 : Step(87): len = 9917.3, overlap = 9.75
PHY-3002 : Step(88): len = 9676.2, overlap = 10.25
PHY-3002 : Step(89): len = 9532, overlap = 10.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00886558
PHY-3002 : Step(90): len = 9563.3, overlap = 10.25
PHY-3002 : Step(91): len = 9553.2, overlap = 10.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.0177312
PHY-3002 : Step(92): len = 9562.7, overlap = 10.25
PHY-3002 : Step(93): len = 9549.9, overlap = 10.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006149s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (254.1%)

PHY-3001 : Legalized: Len = 12907, Over = 0
PHY-3001 : End spreading;  0.003302s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Final: Len = 12907, Over = 0
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model biss_test.
TMR-2506 : Build timing graph completely. Port num: 7, tpin num: 2790, tnet num: 639, tinst num: 290, tnode num: 3358, tedge num: 5032.
TMR-2508 : Levelizing timing graph completed, there are 37 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 13/641.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 15880, over cnt = 64(0%), over = 81, worst = 3
PHY-1002 : len = 16168, over cnt = 34(0%), over = 40, worst = 3
PHY-1002 : len = 16552, over cnt = 10(0%), over = 10, worst = 1
PHY-1002 : len = 16680, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.090312s wall, 0.109375s user + 0.031250s system = 0.140625s CPU (155.7%)

PHY-1001 : Congestion index: top1 = 19.29, top5 = 11.97, top10 = 6.53, top15 = 4.36.
PHY-1001 : End incremental global routing;  0.129848s wall, 0.125000s user + 0.046875s system = 0.171875s CPU (132.4%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 639 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 3 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.012339s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (126.6%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.151018s wall, 0.140625s user + 0.046875s system = 0.187500s CPU (124.2%)

OPT-1001 : Current memory(MB): used = 150, reserve = 124, peak = 152.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 561/641.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 16680, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.002295s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 19.29, top5 = 11.97, top10 = 6.53, top15 = 4.36.
OPT-1001 : End congestion update;  0.042820s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (109.5%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 639 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.017204s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (90.8%)

OPT-0007 : Start: WNS 1517 TNS 0 NUM_FEPS 0
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model biss_test.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 7 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 280 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 290 instances, 280 slices, 8 macros(83 instances: 47 mslices 36 lslices)
PHY-3001 : Cell area utilization is 3%
PHY-3001 : Initial: Len = 12893.8, Over = 0
PHY-3001 : End spreading;  0.003125s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (500.0%)

PHY-3001 : Final: Len = 12893.8, Over = 0
PHY-3001 : End incremental legalization;  0.022267s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (140.3%)

OPT-0007 : Iter 1: improved WNS 1517 TNS 0 NUM_FEPS 0 with 2 cells processed and 100 slack improved
OPT-0007 : Iter 2: improved WNS 1517 TNS 0 NUM_FEPS 0 with 0 cells processed and 0 slack improved
OPT-1001 : End path based optimization;  0.089403s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (104.9%)

OPT-1001 : Current memory(MB): used = 153, reserve = 128, peak = 153.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 639 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.016951s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (92.2%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 555/641.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 16688, over cnt = 2(0%), over = 3, worst = 2
PHY-1002 : len = 16696, over cnt = 1(0%), over = 1, worst = 1
PHY-1002 : len = 16712, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.012240s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 19.44, top5 = 11.96, top10 = 6.55, top15 = 4.37.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 639 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.017447s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (89.6%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 1517 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 19.000000
RUN-1001 :   Top critical paths
RUN-1001 :       #1 path slack 1517ps with logic level 3 and starts from PAD
OPT-1001 : End physical optimization;  0.418016s wall, 0.421875s user + 0.046875s system = 0.468750s CPU (112.1%)

RUN-1003 : finish command "place" in  3.434663s wall, 3.656250s user + 4.859375s system = 8.515625s CPU (247.9%)

RUN-1004 : used memory is 134 MB, reserved memory is 107 MB, peak memory is 153 MB
RUN-1002 : start command "export_db biss_test_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/Chang/software/TD/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 16 thread(s)
RUN-1001 : There are total 292 instances
RUN-1001 : 140 mslices, 140 lslices, 7 pads, 0 brams, 0 dsps
RUN-1001 : There are total 641 nets
RUN-1001 : 329 nets have 2 pins
RUN-1001 : 278 nets have [3 - 5] pins
RUN-1001 : 9 nets have [6 - 10] pins
RUN-1001 : 7 nets have [11 - 20] pins
RUN-1001 : 15 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model biss_test.
TMR-2506 : Build timing graph completely. Port num: 7, tpin num: 2790, tnet num: 639, tinst num: 290, tnode num: 3358, tedge num: 5032.
TMR-2508 : Levelizing timing graph completed, there are 37 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 140 mslices, 140 lslices, 7 pads, 0 brams, 0 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 639 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 3 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 15544, over cnt = 66(0%), over = 82, worst = 3
PHY-1002 : len = 15824, over cnt = 39(0%), over = 44, worst = 2
PHY-1002 : len = 16248, over cnt = 12(0%), over = 12, worst = 1
PHY-1002 : len = 16408, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.076082s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (102.7%)

PHY-1001 : Congestion index: top1 = 19.53, top5 = 11.95, top10 = 6.47, top15 = 4.32.
PHY-1001 : End global routing;  0.107828s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (101.4%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 171, reserve = 145, peak = 187.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net sys_clk_dup_1 will be routed on clock mesh
PHY-1001 : net U2_control/clk_5M will be routed on clock mesh
PHY-1001 : clock net U2_control/clk will be merged with clock U1_pll/clk0_buf
PHY-1001 : Current memory(MB): used = 439, reserve = 418, peak = 439.
PHY-1001 : End build detailed router design. 3.455658s wall, 3.390625s user + 0.062500s system = 3.453125s CPU (99.9%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 14688, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 0.599293s wall, 0.578125s user + 0.000000s system = 0.578125s CPU (96.5%)

PHY-1001 : Current memory(MB): used = 471, reserve = 451, peak = 471.
PHY-1001 : End phase 1; 0.607005s wall, 0.593750s user + 0.000000s system = 0.593750s CPU (97.8%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 23% nets.
PHY-1001 : Routed 28% nets.
PHY-1001 : Routed 39% nets.
PHY-1001 : Routed 59% nets.
PHY-1001 : Routed 86% nets.
PHY-1022 : len = 88488, over cnt = 2(0%), over = 2, worst = 1, crit = 0
PHY-1001 : Current memory(MB): used = 472, reserve = 452, peak = 472.
PHY-1001 : End initial routed; 0.338328s wall, 0.437500s user + 0.109375s system = 0.546875s CPU (161.6%)

PHY-1001 : Update timing.....
PHY-1001 : 0/557(0%) critical/total net(s).
RUN-1001 : --------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)  |  FEP  
RUN-1001 : --------------------------------------
RUN-1001 :   Setup  |   0.005   |   0.000   |   0   
RUN-1001 :   Hold   |   0.397   |   0.000   |   0   
RUN-1001 : --------------------------------------
PHY-1001 : End update timing; 0.097122s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (96.5%)

PHY-1001 : Current memory(MB): used = 473, reserve = 453, peak = 473.
PHY-1001 : End phase 2; 0.435526s wall, 0.531250s user + 0.109375s system = 0.640625s CPU (147.1%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1022 : len = 88488, over cnt = 2(0%), over = 2, worst = 1, crit = 0
PHY-1001 : End optimize timing; 0.008581s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 88424, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 1; 0.013112s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (119.2%)

PHY-1001 : Update timing.....
PHY-1001 : 0/557(0%) critical/total net(s).
RUN-1001 : --------------------------------------
RUN-1001 :   Type   |  WNS(ns)  |  TNS(ns)  |  FEP  
RUN-1001 : --------------------------------------
RUN-1001 :   Setup  |   0.005   |   0.000   |   0   
RUN-1001 :   Hold   |   0.397   |   0.000   |   0   
RUN-1001 : --------------------------------------
PHY-1001 : End update timing; 0.121694s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (102.7%)

PHY-1001 : Commit to database.....
PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : End commit to database; 0.074899s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (104.3%)

PHY-1001 : Current memory(MB): used = 484, reserve = 463, peak = 484.
PHY-1001 : End phase 3; 0.330881s wall, 0.328125s user + 0.000000s system = 0.328125s CPU (99.2%)

PHY-1003 : Routed, final wirelength = 88424
PHY-1001 : Current memory(MB): used = 484, reserve = 463, peak = 484.
PHY-1001 : End export database. 0.005809s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : End detail routing;  5.018123s wall, 5.015625s user + 0.187500s system = 5.203125s CPU (103.7%)

RUN-1003 : finish command "route" in  5.278534s wall, 5.281250s user + 0.187500s system = 5.468750s CPU (103.6%)

RUN-1004 : used memory is 424 MB, reserved memory is 402 MB, peak memory is 484 MB
RUN-1002 : start command "report_area -io_info -file biss_test_phy.area"
RUN-1001 : standard
***Report Model: biss_test Device: EG4X20BG256***

IO Statistics
#IO                         7
  #input                    4
  #output                   3
  #inout                    0

Utilization Statistics
#lut                      538   out of  19600    2.74%
#reg                      237   out of  19600    1.21%
#le                       544
  #lut only               307   out of    544   56.43%
  #reg only                 6   out of    544    1.10%
  #lut&reg                231   out of    544   42.46%
#dsp                        0   out of     29    0.00%
#bram                       0   out of     64    0.00%
  #bram9k                   0
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                        7   out of    188    3.72%
  #ireg                     2
  #oreg                     1
  #treg                     0
#pll                        1   out of      4   25.00%
#gclk                       1   out of     16    6.25%

Clock Resource Statistics
Index     ClockNet             Type               DriverType         Driver                   Fanout
#1        U1_pll/clk0_buf      GCLK               pll                U1_pll/pll_inst.clkc0    156
#2        U2_control/clk_5M    GCLK               pll                U1_pll/pll_inst.clkc1    8
#3        sys_clk_dup_1        GeneralRouting     io                 sys_clk_syn_2.di         1


Detailed IO Report

    Name       Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
     key         INPUT         D3        LVCMOS25          N/A          PULLUP      IREG    
     sl          INPUT        M15        LVCMOS25          N/A          PULLUP      IREG    
   sys_clk       INPUT         T8        LVCMOS25          N/A          PULLUP      NONE    
  sys_rst_n      INPUT         C3        LVCMOS25          N/A          PULLUP      NONE    
     de         OUTPUT        T14        LVCMOS25           8            NONE       NONE    
     ma         OUTPUT        K16        LVCMOS25           8            NONE       OREG    
     re         OUTPUT        R15        LVCMOS25           8            NONE       NONE    

Report Hierarchy Area:
+--------------------------------------------------------------------------------+
|Instance     |Module       |le     |lut     |ripple  |seq     |bram    |dsp     |
+--------------------------------------------------------------------------------+
|top          |biss_test    |544    |455     |83      |240     |0       |0       |
|  U1_pll     |mypll        |0      |0       |0       |0       |0       |0       |
|  U2_control |biss_control |544    |455     |83      |237     |0       |0       |
+--------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       321   
    #2          2        64   
    #3          3       197   
    #4          4        17   
    #5        5-10       10   
    #6        11-50      19   
    #7       101-500     1    
  Average     3.14            

RUN-1002 : start command "export_db biss_test_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model biss_test.
TMR-2506 : Build timing graph completely. Port num: 7, tpin num: 2790, tnet num: 639, tinst num: 290, tnode num: 3358, tedge num: 5032.
TMR-2508 : Levelizing timing graph completed, there are 37 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -rpt_autogen true -file biss_test_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
TMR-2504 : Update delay of 639 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 3 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : Number of clock constraints = 3. Number of clock nets = 3 (0 unconstrainted).
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in biss_test_phy.timing, timing summary in biss_test_phy.tsm.
RUN-1002 : start command "export_bid biss_test_inst.bid"
RUN-1002 : start command "bitgen -bit biss_test.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 16 threads.
BIT-1002 : Init instances completely, inst num: 290
BIT-1002 : Init pips with 16 threads.
BIT-1002 : Init pips completely, net num: 641, pip num: 6192
BIT-1003 : Multithreading accelaration with 16 threads.
BIT-1003 : Generate bitstream completely, there are 723 valid insts, and 17465 bits set as '1'.
BIT-1004 : PLL setting string = 0010
BIT-1004 : Generate bits file biss_test.bit.
RUN-1003 : finish command "bitgen -bit biss_test.bit" in  1.380662s wall, 7.812500s user + 0.078125s system = 7.890625s CPU (571.5%)

RUN-1004 : used memory is 436 MB, reserved memory is 421 MB, peak memory is 628 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20240907_171247.log"
