

================================================================
== Vitis HLS Report for 'node7'
================================================================
* Date:           Tue Oct  1 18:34:32 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        hls_k7mmseq_balanced
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.615 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   262160|   262160|  0.873 ms|  0.873 ms|  262160|  262160|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                        |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |        Loop Name       |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +------------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- loop20_loop21_loop22  |   262158|   262158|        16|          1|          1|  262144|       yes|
        +------------------------+---------+---------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      330|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     5|      461|      276|    -|
|Memory               |        0|     -|        0|        0|    1|
|Multiplexer          |        -|     -|        -|      117|    -|
|Register             |        -|     -|      622|      160|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     5|     1083|      883|    1|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|       ~0|   ~0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|    ~0|       ~0|       ~0|   ~0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |              Instance             |             Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |fadd_32ns_32ns_32_7_full_dsp_1_U1  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U2   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |Total                              |                                |        0|   5|  461|  276|    0|
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +--------+--------------------------+---------+---+----+-----+------+-----+------+-------------+
    | Memory |          Module          | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------+--------------------------+---------+---+----+-----+------+-----+------+-------------+
    |v105_U  |node7_v105_RAM_AUTO_1R1W  |        0|  0|   0|    1|  4096|   32|     1|       131072|
    +--------+--------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total   |                          |        0|  0|   0|    1|  4096|   32|     1|       131072|
    +--------+--------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------+----------+----+---+----+------------+------------+
    |            Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+----+---+----+------------+------------+
    |add_ln255_1_fu_201_p2               |         +|   0|  0|  26|          19|           1|
    |add_ln255_fu_246_p2                 |         +|   0|  0|  14|           7|           1|
    |add_ln256_1_fu_213_p2               |         +|   0|  0|  21|          14|           1|
    |add_ln256_fu_292_p2                 |         +|   0|  0|  14|           7|           1|
    |add_ln257_fu_329_p2                 |         +|   0|  0|  14|           7|           1|
    |add_ln261_fu_391_p2                 |         +|   0|  0|  19|          12|          12|
    |add_ln265_fu_402_p2                 |         +|   0|  0|  19|          12|          12|
    |empty_7_fu_360_p2                   |         +|   0|  0|  19|          12|          12|
    |and_ln255_fu_275_p2                 |       and|   0|  0|   2|           1|           1|
    |ap_block_state16_pp0_stage0_iter15  |       and|   0|  0|   2|           1|           1|
    |ap_condition_282                    |       and|   0|  0|   2|           1|           1|
    |ap_condition_304                    |       and|   0|  0|   2|           1|           1|
    |cmp15_fu_378_p2                     |      icmp|   0|  0|  14|           7|           1|
    |cmp28_fu_383_p2                     |      icmp|   0|  0|  13|           6|           2|
    |icmp_ln255_fu_195_p2                |      icmp|   0|  0|  27|          19|          20|
    |icmp_ln256_fu_207_p2                |      icmp|   0|  0|  21|          14|          13|
    |icmp_ln257_fu_269_p2                |      icmp|   0|  0|  15|           7|           8|
    |ap_block_pp0_stage0_01001           |        or|   0|  0|   2|           1|           1|
    |or_ln255_fu_259_p2                  |        or|   0|  0|   2|           1|           1|
    |or_ln256_1_fu_304_p2                |        or|   0|  0|   2|           1|           1|
    |or_ln256_fu_298_p2                  |        or|   0|  0|   2|           1|           1|
    |select_ln255_1_fu_281_p3            |    select|   0|  0|   7|           1|           7|
    |select_ln255_fu_252_p3              |    select|   0|  0|   7|           1|           1|
    |select_ln256_1_fu_317_p3            |    select|   0|  0|   7|           1|           7|
    |select_ln256_2_fu_219_p3            |    select|   0|  0|  14|           1|           1|
    |select_ln256_fu_309_p3              |    select|   0|  0|   7|           1|           1|
    |v111_fu_429_p3                      |    select|   0|  0|  32|           1|           1|
    |ap_enable_pp0                       |       xor|   0|  0|   2|           1|           2|
    |xor_ln255_fu_264_p2                 |       xor|   0|  0|   2|           1|           2|
    +------------------------------------+----------+----+---+----+------------+------------+
    |Total                               |          |   0|  0| 330|         159|         115|
    +------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2                 |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten15_load  |   9|          2|   19|         38|
    |ap_sig_allocacmp_indvar_flatten_load    |   9|          2|   14|         28|
    |ap_sig_allocacmp_v106_load              |   9|          2|    7|         14|
    |ap_sig_allocacmp_v107_load              |   9|          2|    7|         14|
    |ap_sig_allocacmp_v108_load              |   9|          2|    7|         14|
    |indvar_flatten15_fu_82                  |   9|          2|   19|         38|
    |indvar_flatten_fu_74                    |   9|          2|   14|         28|
    |v106_fu_78                              |   9|          2|    7|         14|
    |v107_fu_70                              |   9|          2|    7|         14|
    |v108_fu_66                              |   9|          2|    7|         14|
    |v130_blk_n                              |   9|          2|    1|          2|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   | 117|         26|  111|        222|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |add_ln265_reg_539                  |  12|   0|   12|          0|
    |ap_CS_fsm                          |   1|   0|    1|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter12_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter13_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter14_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg   |   1|   0|    1|          0|
    |ap_loop_init_pp0_iter1_reg         |   1|   0|    1|          0|
    |cmp15_reg_525                      |   1|   0|    1|          0|
    |cmp28_reg_530                      |   1|   0|    1|          0|
    |empty_reg_514                      |   6|   0|    6|          0|
    |icmp_ln255_reg_481                 |   1|   0|    1|          0|
    |icmp_ln256_reg_485                 |   1|   0|    1|          0|
    |indvar_flatten15_fu_82             |  19|   0|   19|          0|
    |indvar_flatten_fu_74               |  14|   0|   14|          0|
    |or_ln256_reg_499                   |   1|   0|    1|          0|
    |or_ln256_reg_499_pp0_iter2_reg     |   1|   0|    1|          0|
    |select_ln256_1_reg_508             |   7|   0|    7|          0|
    |select_ln256_reg_503               |   7|   0|    7|          0|
    |trunc_ln256_reg_494                |   6|   0|    6|          0|
    |v105_addr_reg_559                  |  12|   0|   12|          0|
    |v106_fu_78                         |   7|   0|    7|          0|
    |v107_fu_70                         |   7|   0|    7|          0|
    |v108_fu_66                         |   7|   0|    7|          0|
    |v111_reg_565                       |  32|   0|   32|          0|
    |v112_reg_570                       |  32|   0|   32|          0|
    |v113_reg_575                       |  32|   0|   32|          0|
    |v115_load1_fu_86                   |  32|   0|   32|          0|
    |v116_load_reg_544                  |  32|   0|   32|          0|
    |add_ln265_reg_539                  |  64|  32|   12|          0|
    |cmp15_reg_525                      |  64|  32|    1|          0|
    |cmp28_reg_530                      |  64|  32|    1|          0|
    |icmp_ln255_reg_481                 |  64|  32|    1|          0|
    |v105_addr_reg_559                  |  64|  32|   12|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 622| 160|  329|          0|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------+-----+-----+------------+--------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|         node7|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|         node7|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|         node7|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|         node7|  return value|
|ap_continue          |   in|    1|  ap_ctrl_hs|         node7|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|         node7|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|         node7|  return value|
|v130_din             |  out|   32|     ap_fifo|          v130|       pointer|
|v130_num_data_valid  |   in|   13|     ap_fifo|          v130|       pointer|
|v130_fifo_cap        |   in|   13|     ap_fifo|          v130|       pointer|
|v130_full_n          |   in|    1|     ap_fifo|          v130|       pointer|
|v130_write           |  out|    1|     ap_fifo|          v130|       pointer|
|v115_address0        |  out|   12|   ap_memory|          v115|         array|
|v115_ce0             |  out|    1|   ap_memory|          v115|         array|
|v115_q0              |   in|   32|   ap_memory|          v115|         array|
|v116_address0        |  out|   12|   ap_memory|          v116|         array|
|v116_ce0             |  out|    1|   ap_memory|          v116|         array|
|v116_q0              |   in|   32|   ap_memory|          v116|         array|
+---------------------+-----+-----+------------+--------------+--------------+

