vendor_name = ModelSim
source_file = 1, D:/leahyvasquez/Documents/ISEM2020/TallerDisenoLogico/Laboratorio3/GitHub/TallerLogico-Lab3/Problema1/and_.sv
source_file = 1, D:/leahyvasquez/Documents/ISEM2020/TallerDisenoLogico/Laboratorio3/GitHub/TallerLogico-Lab3/Problema1/or_.sv
source_file = 1, D:/leahyvasquez/Documents/ISEM2020/TallerDisenoLogico/Laboratorio3/GitHub/TallerLogico-Lab3/Problema1/xor_.sv
source_file = 1, D:/leahyvasquez/Documents/ISEM2020/TallerDisenoLogico/Laboratorio3/GitHub/TallerLogico-Lab3/Problema1/not_.sv
source_file = 1, D:/leahyvasquez/Documents/ISEM2020/TallerDisenoLogico/Laboratorio3/GitHub/TallerLogico-Lab3/Problema1/testbench.sv
source_file = 1, D:/leahyvasquez/Documents/ISEM2020/TallerDisenoLogico/Laboratorio3/GitHub/TallerLogico-Lab3/Problema1/mux_N.sv
source_file = 1, D:/leahyvasquez/Documents/ISEM2020/TallerDisenoLogico/Laboratorio3/GitHub/TallerLogico-Lab3/Problema1/shift_left_logical.sv
source_file = 1, D:/leahyvasquez/Documents/ISEM2020/TallerDisenoLogico/Laboratorio3/GitHub/TallerLogico-Lab3/Problema1/shift_right_logical.sv
source_file = 1, D:/leahyvasquez/Documents/ISEM2020/TallerDisenoLogico/Laboratorio3/GitHub/TallerLogico-Lab3/Problema1/ALU.sv
source_file = 1, D:/leahyvasquez/Documents/ISEM2020/TallerDisenoLogico/Laboratorio3/GitHub/TallerLogico-Lab3/Problema1/aritm_shift_right.sv
source_file = 1, D:/leahyvasquez/Documents/ISEM2020/TallerDisenoLogico/Laboratorio3/GitHub/TallerLogico-Lab3/Problema1/flag_Negativo.sv
source_file = 1, D:/leahyvasquez/Documents/ISEM2020/TallerDisenoLogico/Laboratorio3/GitHub/TallerLogico-Lab3/Problema1/flag_Zero.sv
source_file = 1, D:/leahyvasquez/Documents/ISEM2020/TallerDisenoLogico/Laboratorio3/GitHub/TallerLogico-Lab3/Problema1/sum_rest.sv
source_file = 1, D:/leahyvasquez/Documents/ISEM2020/TallerDisenoLogico/Laboratorio3/GitHub/TallerLogico-Lab3/Problema1/flag_Overflow.sv
source_file = 1, D:/leahyvasquez/Documents/ISEM2020/TallerDisenoLogico/Laboratorio3/GitHub/TallerLogico-Lab3/Problema1/flagMux.sv
source_file = 1, D:/leahyvasquez/Documents/ISEM2020/TallerDisenoLogico/Laboratorio3/GitHub/TallerLogico-Lab3/Problema1/db/ALU.cbx.xml
design_name = ALU
instance = comp, \outALU[0]~output , outALU[0]~output, ALU, 1
instance = comp, \outALU[1]~output , outALU[1]~output, ALU, 1
instance = comp, \outALU[2]~output , outALU[2]~output, ALU, 1
instance = comp, \outALU[3]~output , outALU[3]~output, ALU, 1
instance = comp, \outFlag[0]~output , outFlag[0]~output, ALU, 1
instance = comp, \outFlag[1]~output , outFlag[1]~output, ALU, 1
instance = comp, \outFlag[2]~output , outFlag[2]~output, ALU, 1
instance = comp, \outFlag[3]~output , outFlag[3]~output, ALU, 1
instance = comp, \selectCase[0]~input , selectCase[0]~input, ALU, 1
instance = comp, \selectCase[1]~input , selectCase[1]~input, ALU, 1
instance = comp, \b[0]~input , b[0]~input, ALU, 1
instance = comp, \a[0]~input , a[0]~input, ALU, 1
instance = comp, \srALU|result[0] , srALU|result[0], ALU, 1
instance = comp, \mux_NALU|Mux3~0 , mux_NALU|Mux3~0, ALU, 1
instance = comp, \selectCase[2]~input , selectCase[2]~input, ALU, 1
instance = comp, \a[3]~input , a[3]~input, ALU, 1
instance = comp, \mux_NALU|Mux3~1 , mux_NALU|Mux3~1, ALU, 1
instance = comp, \a[1]~input , a[1]~input, ALU, 1
instance = comp, \a[2]~input , a[2]~input, ALU, 1
instance = comp, \b[1]~input , b[1]~input, ALU, 1
instance = comp, \asr|ShiftRight0~0 , asr|ShiftRight0~0, ALU, 1
instance = comp, \b[3]~input , b[3]~input, ALU, 1
instance = comp, \b[2]~input , b[2]~input, ALU, 1
instance = comp, \sll|ShiftLeft0~1 , sll|ShiftLeft0~1, ALU, 1
instance = comp, \mux_NALU|Mux3~2 , mux_NALU|Mux3~2, ALU, 1
instance = comp, \selectCase[3]~input , selectCase[3]~input, ALU, 1
instance = comp, \sll|ShiftLeft0~0 , sll|ShiftLeft0~0, ALU, 1
instance = comp, \mux_NALU|Mux3~4 , mux_NALU|Mux3~4, ALU, 1
instance = comp, \mux_NALU|Mux3~3 , mux_NALU|Mux3~3, ALU, 1
instance = comp, \srALU|result[1] , srALU|result[1], ALU, 1
instance = comp, \mux_NALU|Mux2~0 , mux_NALU|Mux2~0, ALU, 1
instance = comp, \mux_NALU|Mux2~2 , mux_NALU|Mux2~2, ALU, 1
instance = comp, \mux_NALU|Mux2~3 , mux_NALU|Mux2~3, ALU, 1
instance = comp, \sll|ShiftLeft0~2 , sll|ShiftLeft0~2, ALU, 1
instance = comp, \srl|ShiftRight0~0 , srl|ShiftRight0~0, ALU, 1
instance = comp, \mux_NALU|Mux2~1 , mux_NALU|Mux2~1, ALU, 1
instance = comp, \mux_NALU|Mux2~4 , mux_NALU|Mux2~4, ALU, 1
instance = comp, \srALU|result[2] , srALU|result[2], ALU, 1
instance = comp, \mux_NALU|Mux1~2 , mux_NALU|Mux1~2, ALU, 1
instance = comp, \mux_NALU|Mux1~0 , mux_NALU|Mux1~0, ALU, 1
instance = comp, \sll|ShiftLeft0~3 , sll|ShiftLeft0~3, ALU, 1
instance = comp, \srl|ShiftRight0~1 , srl|ShiftRight0~1, ALU, 1
instance = comp, \mux_NALU|Mux1~1 , mux_NALU|Mux1~1, ALU, 1
instance = comp, \mux_NALU|Mux1~3 , mux_NALU|Mux1~3, ALU, 1
instance = comp, \sll|ShiftLeft0~4 , sll|ShiftLeft0~4, ALU, 1
instance = comp, \mux_NALU|Mux0~0 , mux_NALU|Mux0~0, ALU, 1
instance = comp, \srALU|result[3] , srALU|result[3], ALU, 1
instance = comp, \mux_NALU|Mux0~2 , mux_NALU|Mux0~2, ALU, 1
instance = comp, \mux_NALU|Mux0~1 , mux_NALU|Mux0~1, ALU, 1
instance = comp, \isFlagMux|out[2]~0 , isFlagMux|out[2]~0, ALU, 1
instance = comp, \isFlagMux|out[0]~1 , isFlagMux|out[0]~1, ALU, 1
instance = comp, \isFlagMux|out[1]~2 , isFlagMux|out[1]~2, ALU, 1
instance = comp, \srALU|cout , srALU|cout, ALU, 1
instance = comp, \isFlagMux|out[2]~3 , isFlagMux|out[2]~3, ALU, 1
instance = comp, \isFlagMux|out[3]~4 , isFlagMux|out[3]~4, ALU, 1
instance = comp, \~QUARTUS_CREATED_GND~I , ~QUARTUS_CREATED_GND~I, ALU, 1
