#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_0000014a4346ddb0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0000014a4388ecb0 .scope package, "snn_soc_pkg" "snn_soc_pkg" 3 34;
 .timescale -9 -12;
P_0000014a439c3370 .param/l "ADC_BITS" 0 3 66, +C4<00000000000000000000000000001000>;
P_0000014a439c33a8 .param/l "ADC_CHANNELS" 0 3 59, +C4<00000000000000000000000000010100>;
P_0000014a439c33e0 .param/l "ADC_MUX_SETTLE_CYCLES" 0 3 113, +C4<00000000000000000000000000000010>;
P_0000014a439c3418 .param/l "ADC_SAMPLE_CYCLES" 0 3 114, +C4<00000000000000000000000000000011>;
P_0000014a439c3450 .param/l "ADDR_DATA_BASE" 1 3 143, C4<00000000000000010000000000000000>;
P_0000014a439c3488 .param/l "ADDR_DATA_END" 1 3 144, C4<00000000000000010011111111111111>;
P_0000014a439c34c0 .param/l "ADDR_DMA_BASE" 1 3 157, C4<01000000000000000000000100000000>;
P_0000014a439c34f8 .param/l "ADDR_DMA_END" 1 3 158, C4<01000000000000000000000111111111>;
P_0000014a439c3530 .param/l "ADDR_FIFO_BASE" 1 3 169, C4<01000000000000000000010000000000>;
P_0000014a439c3568 .param/l "ADDR_FIFO_END" 1 3 170, C4<01000000000000000000010011111111>;
P_0000014a439c35a0 .param/l "ADDR_INSTR_BASE" 1 3 138, C4<00000000000000000000000000000000>;
P_0000014a439c35d8 .param/l "ADDR_INSTR_END" 1 3 139, C4<00000000000000000011111111111111>;
P_0000014a439c3610 .param/l "ADDR_REG_BASE" 1 3 153, C4<01000000000000000000000000000000>;
P_0000014a439c3648 .param/l "ADDR_REG_END" 1 3 154, C4<01000000000000000000000011111111>;
P_0000014a439c3680 .param/l "ADDR_SPI_BASE" 1 3 165, C4<01000000000000000000001100000000>;
P_0000014a439c36b8 .param/l "ADDR_SPI_END" 1 3 166, C4<01000000000000000000001111111111>;
P_0000014a439c36f0 .param/l "ADDR_UART_BASE" 1 3 161, C4<01000000000000000000001000000000>;
P_0000014a439c3728 .param/l "ADDR_UART_END" 1 3 162, C4<01000000000000000000001011111111>;
P_0000014a439c3760 .param/l "ADDR_WEIGHT_BASE" 1 3 148, C4<00000000000000110000000000000000>;
P_0000014a439c3798 .param/l "ADDR_WEIGHT_END" 1 3 149, C4<00000000000000110011111111111111>;
P_0000014a439c37d0 .param/l "CIM_LATENCY_CYCLES" 0 3 111, +C4<00000000000000000000000000001010>;
P_0000014a439c3808 .param/l "DAC_LATENCY_CYCLES" 0 3 110, +C4<00000000000000000000000000000101>;
P_0000014a439c3840 .param/l "DATA_SRAM_BYTES" 1 3 134, C4<00000000000000000100000000000000>;
P_0000014a439c3878 .param/l "INPUT_FIFO_DEPTH" 0 3 104, +C4<00000000000000000000000100000000>;
P_0000014a439c38b0 .param/l "INSTR_SRAM_BYTES" 1 3 133, C4<00000000000000000100000000000000>;
P_0000014a439c38e8 .param/l "LIF_MEM_WIDTH" 0 3 78, +C4<00000000000000000000000000100000>;
P_0000014a439c3920 .param/l "NEURON_DATA_WIDTH" 0 3 71, +C4<00000000000000000000000000001001>;
P_0000014a439c3958 .param/l "NUM_INPUTS" 0 3 42, +C4<00000000000000000000000001000000>;
P_0000014a439c3990 .param/l "NUM_OUTPUTS" 0 3 45, +C4<00000000000000000000000000001010>;
P_0000014a439c39c8 .param/l "OUTPUT_FIFO_DEPTH" 0 3 105, +C4<00000000000000000000000100000000>;
P_0000014a439c3a00 .param/l "PIXEL_BITS" 0 3 62, +C4<00000000000000000000000000001000>;
P_0000014a439c3a38 .param/l "THRESHOLD_DEFAULT" 0 3 95, +C4<00000000000000000010011111011000>;
P_0000014a439c3a70 .param/l "THRESHOLD_RATIO_DEFAULT" 0 3 86, +C4<00000000000000000000000000000100>;
P_0000014a439c3aa8 .param/l "TIMESTEPS_DEFAULT" 0 3 90, +C4<00000000000000000000000000001010>;
P_0000014a439c3ae0 .param/l "WEIGHT_SRAM_BYTES" 1 3 135, C4<00000000000000000100000000000000>;
P_0000014a439c3b18 .param/l "WL_GROUP_COUNT" 0 3 53, +C4<00000000000000000000000000001000>;
P_0000014a439c3b50 .param/l "WL_GROUP_WIDTH" 0 3 52, +C4<00000000000000000000000000001000>;
S_0000014a4388ee40 .scope module, "chip_top" "chip_top" 4 28;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_pad";
    .port_info 1 /INPUT 1 "rst_n_pad";
    .port_info 2 /INPUT 1 "uart_rx_pad";
    .port_info 3 /OUTPUT 1 "uart_tx_pad";
    .port_info 4 /OUTPUT 1 "spi_cs_n_pad";
    .port_info 5 /OUTPUT 1 "spi_sck_pad";
    .port_info 6 /OUTPUT 1 "spi_mosi_pad";
    .port_info 7 /INPUT 1 "spi_miso_pad";
    .port_info 8 /INPUT 1 "jtag_tck_pad";
    .port_info 9 /INPUT 1 "jtag_tms_pad";
    .port_info 10 /INPUT 1 "jtag_tdi_pad";
    .port_info 11 /OUTPUT 1 "jtag_tdo_pad";
    .port_info 12 /OUTPUT 8 "wl_data_pad";
    .port_info 13 /OUTPUT 3 "wl_group_sel_pad";
    .port_info 14 /OUTPUT 1 "wl_latch_pad";
    .port_info 15 /OUTPUT 1 "cim_start_pad";
    .port_info 16 /INPUT 1 "cim_done_pad";
    .port_info 17 /OUTPUT 5 "bl_sel_pad";
    .port_info 18 /INPUT 8 "bl_data_pad";
o0000014a439cb068 .functor BUFZ 1, C4<z>; HiZ drive
L_0000014a43979040 .functor XOR 1, o0000014a439cb068, L_0000014a43a41440, C4<0>, C4<0>;
v0000014a43a3bb60_0 .net *"_ivl_11", 0 0, L_0000014a43a41440;  1 drivers
v0000014a43a3d320_0 .net "_unused_chip_top", 0 0, L_0000014a43979040;  1 drivers
o0000014a439cb008 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0000014a43a3c240_0 .net "bl_data_pad", 7 0, o0000014a439cb008;  0 drivers
L_0000014a43a50e98 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000014a43a3bf20_0 .net "bl_sel_pad", 4 0, L_0000014a43a50e98;  1 drivers
v0000014a43a3bfc0_0 .net "cim_done_pad", 0 0, o0000014a439cb068;  0 drivers
L_0000014a43a50e50 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000014a43a3ce20_0 .net "cim_start_pad", 0 0, L_0000014a43a50e50;  1 drivers
o0000014a439c3bc8 .functor BUFZ 1, C4<z>; HiZ drive
v0000014a43a3cce0_0 .net "clk_pad", 0 0, o0000014a439c3bc8;  0 drivers
o0000014a439c8128 .functor BUFZ 1, C4<z>; HiZ drive
v0000014a43a3c7e0_0 .net "jtag_tck_pad", 0 0, o0000014a439c8128;  0 drivers
o0000014a439c8158 .functor BUFZ 1, C4<z>; HiZ drive
v0000014a43a3d640_0 .net "jtag_tdi_pad", 0 0, o0000014a439c8158;  0 drivers
L_0000014a43a50d30 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000014a43a3df00_0 .net "jtag_tdo_pad", 0 0, L_0000014a43a50d30;  1 drivers
o0000014a439c81b8 .functor BUFZ 1, C4<z>; HiZ drive
v0000014a43a3cf60_0 .net "jtag_tms_pad", 0 0, o0000014a439c81b8;  0 drivers
o0000014a439c3fb8 .functor BUFZ 1, C4<z>; HiZ drive
v0000014a43a3dc80_0 .net "rst_n_pad", 0 0, o0000014a439c3fb8;  0 drivers
L_0000014a43a50c58 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000014a43a3cd80_0 .net "spi_cs_n_pad", 0 0, L_0000014a43a50c58;  1 drivers
o0000014a439c9c28 .functor BUFZ 1, C4<z>; HiZ drive
v0000014a43a3db40_0 .net "spi_miso_pad", 0 0, o0000014a439c9c28;  0 drivers
L_0000014a43a50ce8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000014a43a3cb00_0 .net "spi_mosi_pad", 0 0, L_0000014a43a50ce8;  1 drivers
L_0000014a43a50ca0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000014a43a3b8e0_0 .net "spi_sck_pad", 0 0, L_0000014a43a50ca0;  1 drivers
o0000014a439ca108 .functor BUFZ 1, C4<z>; HiZ drive
v0000014a43a3dfa0_0 .net "uart_rx_pad", 0 0, o0000014a439ca108;  0 drivers
L_0000014a43a50bc8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000014a43a3c560_0 .net "uart_tx_pad", 0 0, L_0000014a43a50bc8;  1 drivers
L_0000014a43a50d78 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0000014a43a3cec0_0 .net "wl_data_pad", 7 0, L_0000014a43a50d78;  1 drivers
L_0000014a43a50dc0 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0000014a43a3c740_0 .net "wl_group_sel_pad", 2 0, L_0000014a43a50dc0;  1 drivers
L_0000014a43a50e08 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000014a43a3b980_0 .net "wl_latch_pad", 0 0, L_0000014a43a50e08;  1 drivers
L_0000014a43a41440 .reduce/xor o0000014a439cb008;
S_0000014a4348e1d0 .scope module, "u_soc_core" "snn_soc_top" 4 55, 5 56 0, S_0000014a4388ee40;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "uart_rx";
    .port_info 3 /OUTPUT 1 "uart_tx";
    .port_info 4 /OUTPUT 1 "spi_cs_n";
    .port_info 5 /OUTPUT 1 "spi_sck";
    .port_info 6 /OUTPUT 1 "spi_mosi";
    .port_info 7 /INPUT 1 "spi_miso";
    .port_info 8 /INPUT 1 "jtag_tck";
    .port_info 9 /INPUT 1 "jtag_tms";
    .port_info 10 /INPUT 1 "jtag_tdi";
    .port_info 11 /OUTPUT 1 "jtag_tdo";
L_0000014a43976560 .functor XOR 1, L_0000014a43977670, L_0000014a43a3d960, C4<0>, C4<0>;
L_0000014a43976100 .functor XOR 1, L_0000014a43976560, v0000014a43a18f30_0, C4<0>, C4<0>;
L_0000014a43976d40 .functor XOR 1, L_0000014a43976100, v0000014a43a18530_0, C4<0>, C4<0>;
L_0000014a439766b0 .functor XOR 1, L_0000014a43976d40, v0000014a43a1ba60_0, C4<0>, C4<0>;
L_0000014a43975990 .functor XOR 1, L_0000014a439766b0, v0000014a43a1c500_0, C4<0>, C4<0>;
L_0000014a43977130 .functor XOR 1, L_0000014a43a3da00, L_0000014a43a3c420, C4<0>, C4<0>;
L_0000014a43975d10 .functor XOR 1, L_0000014a43977130, L_0000014a43a484c0, C4<0>, C4<0>;
L_0000014a43976790 .functor XOR 1, L_0000014a43975d10, v0000014a43a29e50_0, C4<0>, C4<0>;
v0000014a43a29ef0_0 .net *"_ivl_1", 0 0, L_0000014a43a3d960;  1 drivers
v0000014a43a29630_0 .net *"_ivl_13", 0 0, L_0000014a43a3da00;  1 drivers
v0000014a43a2b750_0 .net *"_ivl_15", 0 0, L_0000014a43a3c420;  1 drivers
v0000014a43a2a030_0 .net *"_ivl_16", 0 0, L_0000014a43977130;  1 drivers
v0000014a43a2b250_0 .net *"_ivl_18", 0 0, L_0000014a43975d10;  1 drivers
v0000014a43a2a5d0_0 .net *"_ivl_2", 0 0, L_0000014a43976560;  1 drivers
L_0000014a43a50b38 .functor BUFT 1, C4<01010>, C4<0>, C4<0>, C4<0>;
v0000014a43a296d0_0 .net/2u *"_ivl_26", 4 0, L_0000014a43a50b38;  1 drivers
v0000014a43a2adf0_0 .net *"_ivl_28", 0 0, L_0000014a43a48740;  1 drivers
v0000014a43a29950_0 .net *"_ivl_30", 7 0, L_0000014a43a486a0;  1 drivers
v0000014a43a2a350_0 .net *"_ivl_4", 0 0, L_0000014a43976100;  1 drivers
v0000014a43a29810_0 .net *"_ivl_6", 0 0, L_0000014a43976d40;  1 drivers
v0000014a43a2a670_0 .net *"_ivl_8", 0 0, L_0000014a439766b0;  1 drivers
v0000014a43a298b0_0 .net "_unused_top", 0 0, L_0000014a43975990;  1 drivers
v0000014a43a29270_0 .net "_unused_wl_mux", 0 0, L_0000014a43976790;  1 drivers
v0000014a43a2b2f0_0 .net "adc_done", 0 0, L_0000014a43a48240;  1 drivers
v0000014a43a2a3f0_0 .net "adc_done_hw", 0 0, v0000014a43a1d400_0;  1 drivers
v0000014a43a29590_0 .var "adc_done_test", 0 0;
v0000014a43a2a850_0 .net "adc_kick_pulse", 0 0, v0000014a43a12f00_0;  1 drivers
v0000014a43a2a8f0_0 .net "adc_sat_high", 15 0, v0000014a439b8890_0;  1 drivers
v0000014a43a2a990_0 .net "adc_sat_low", 15 0, v0000014a439b9b50_0;  1 drivers
v0000014a43a2aad0_0 .net "adc_start", 0 0, v0000014a439b9510_0;  1 drivers
v0000014a43a2b610_0 .net "bitplane_shift", 2 0, v0000014a43a12fa0_0;  1 drivers
v0000014a43a2b110_0 .net "bl_data", 7 0, L_0000014a43a41bc0;  1 drivers
v0000014a43a2ac10_0 .net "bl_data_hw", 7 0, v0000014a43a1c280_0;  1 drivers
v0000014a43a29310_0 .net "bl_sel", 4 0, v0000014a439b9650_0;  1 drivers
v0000014a43a2acb0_0 .net "cim_done", 0 0, L_0000014a43a48380;  1 drivers
v0000014a43a2b390_0 .net "cim_done_hw", 0 0, v0000014a43a1cd20_0;  1 drivers
v0000014a43a28ff0_0 .var "cim_done_test", 0 0;
v0000014a43a2b430_0 .net "cim_start_pulse", 0 0, v0000014a43a12640_0;  1 drivers
v0000014a43a29090_0 .net "cim_test_data_neg", 7 0, v0000014a43a1e260_0;  1 drivers
v0000014a43a293b0_0 .net "cim_test_data_pos", 7 0, v0000014a43a1dcc0_0;  1 drivers
v0000014a43a37340_0 .net "cim_test_mode", 0 0, v0000014a43a1da40_0;  1 drivers
v0000014a43a37de0_0 .net "clk", 0 0, o0000014a439c3bc8;  alias, 0 drivers
v0000014a43a38c40_0 .net "dac_done_pulse", 0 0, v0000014a43a14470_0;  1 drivers
v0000014a43a37980_0 .net "dac_valid", 0 0, v0000014a43a14830_0;  1 drivers
v0000014a43a372a0_0 .net "data_rdata", 31 0, L_0000014a43978010;  1 drivers
v0000014a43a370c0_0 .net "data_req_addr", 31 0, L_0000014a43a3d500;  1 drivers
v0000014a43a37660_0 .net "data_req_valid", 0 0, L_0000014a439768e0;  1 drivers
v0000014a43a39640_0 .net "data_req_wdata", 31 0, L_0000014a439778a0;  1 drivers
v0000014a43a37e80_0 .net "data_req_write", 0 0, L_0000014a43975a00;  1 drivers
v0000014a43a38420_0 .net "data_req_wstrb", 3 0, L_0000014a439785c0;  1 drivers
v0000014a43a378e0_0 .var "dbg_cim_cycle_cnt", 15 0;
v0000014a43a37d40_0 .var "dbg_dma_frame_cnt", 15 0;
v0000014a43a384c0_0 .var "dbg_spike_cnt", 15 0;
v0000014a43a373e0_0 .var "dbg_wl_stall_cnt", 15 0;
v0000014a43a38600_0 .net "dma_rd_addr", 31 0, v0000014a43a12c80_0;  1 drivers
v0000014a43a37ac0_0 .net "dma_rd_data", 31 0, L_0000014a43a3ea40;  1 drivers
v0000014a43a37700_0 .net "dma_rd_en", 0 0, v0000014a43a17380_0;  1 drivers
v0000014a43a37a20_0 .net "dma_rdata", 31 0, v0000014a43a160c0_0;  1 drivers
v0000014a43a37160_0 .net "dma_req_addr", 31 0, L_0000014a43a3c9c0;  1 drivers
v0000014a43a37b60_0 .net "dma_req_valid", 0 0, L_0000014a43976250;  1 drivers
v0000014a43a37c00_0 .net "dma_req_wdata", 31 0, L_0000014a439779f0;  1 drivers
v0000014a43a37200_0 .net "dma_req_write", 0 0, L_0000014a43977c90;  1 drivers
v0000014a43a38880_0 .net "dma_req_wstrb", 3 0, L_0000014a43978a90;  1 drivers
v0000014a43a37ca0_0 .net "fifo_rdata", 31 0, v0000014a43a15f80_0;  1 drivers
v0000014a43a37020_0 .net "fifo_req_addr", 31 0, L_0000014a43a3d000;  1 drivers
v0000014a43a38920_0 .net "fifo_req_valid", 0 0, L_0000014a43977440;  1 drivers
v0000014a43a38560_0 .net "fifo_req_wdata", 31 0, L_0000014a439786a0;  1 drivers
v0000014a43a37480_0 .net "fifo_req_write", 0 0, L_0000014a43978cc0;  1 drivers
v0000014a43a39320_0 .net "fifo_req_wstrb", 3 0, L_0000014a43977e50;  1 drivers
v0000014a43a38060_0 .net "in_fifo_count", 8 0, v0000014a43a192f0_0;  1 drivers
v0000014a43a382e0_0 .net "in_fifo_empty", 0 0, L_0000014a43a3f120;  1 drivers
v0000014a43a37520_0 .net "in_fifo_full", 0 0, L_0000014a43a3f300;  1 drivers
v0000014a43a39780_0 .net "in_fifo_overflow", 0 0, v0000014a43a18f30_0;  1 drivers
v0000014a43a375c0_0 .net "in_fifo_pop", 0 0, v0000014a43a123c0_0;  1 drivers
v0000014a43a377a0_0 .net "in_fifo_push", 0 0, v0000014a43a16160_0;  1 drivers
v0000014a43a37840_0 .net "in_fifo_rdata", 63 0, L_0000014a43978080;  1 drivers
v0000014a43a39280_0 .net "in_fifo_underflow", 0 0, v0000014a43a18530_0;  1 drivers
v0000014a43a38100_0 .net "in_fifo_wdata", 63 0, v0000014a43a16980_0;  1 drivers
v0000014a43a38740_0 .net "instr_rdata", 31 0, L_0000014a43978860;  1 drivers
v0000014a43a38d80_0 .net "instr_req_addr", 31 0, L_0000014a43a3c4c0;  1 drivers
v0000014a43a386a0_0 .net "instr_req_valid", 0 0, L_0000014a43975df0;  1 drivers
v0000014a43a37f20_0 .net "instr_req_wdata", 31 0, L_0000014a439789b0;  1 drivers
v0000014a43a37fc0_0 .net "instr_req_write", 0 0, L_0000014a439774b0;  1 drivers
v0000014a43a38e20_0 .net "instr_req_wstrb", 3 0, L_0000014a43978160;  1 drivers
v0000014a43a381a0_0 .net "jtag_tck", 0 0, o0000014a439c8128;  alias, 0 drivers
v0000014a43a38240_0 .net "jtag_tdi", 0 0, o0000014a439c8158;  alias, 0 drivers
v0000014a43a38380_0 .net "jtag_tdo", 0 0, L_0000014a43a50d30;  alias, 1 drivers
v0000014a43a387e0_0 .net "jtag_tms", 0 0, o0000014a439c81b8;  alias, 0 drivers
v0000014a43a389c0_0 .net "neuron_in_data", 89 0, v0000014a439b9bf0_0;  1 drivers
v0000014a43a38a60_0 .net "neuron_in_valid", 0 0, v0000014a439b8930_0;  1 drivers
v0000014a43a38b00_0 .net "neuron_threshold", 31 0, v0000014a43a1ebc0_0;  1 drivers
v0000014a43a38ba0_0 .net "out_fifo_count", 8 0, v0000014a43a1b920_0;  1 drivers
v0000014a43a396e0_0 .net "out_fifo_empty", 0 0, L_0000014a43a3e5e0;  1 drivers
v0000014a43a390a0_0 .net "out_fifo_full", 0 0, L_0000014a43a3e0e0;  1 drivers
v0000014a43a38ce0_0 .net "out_fifo_overflow", 0 0, v0000014a43a1ba60_0;  1 drivers
v0000014a43a38ec0_0 .net "out_fifo_pop", 0 0, v0000014a43a1ea80_0;  1 drivers
v0000014a43a38f60_0 .net "out_fifo_push", 0 0, v0000014a43a1c140_0;  1 drivers
v0000014a43a39000_0 .net "out_fifo_rdata", 3 0, L_0000014a43978be0;  1 drivers
v0000014a43a395a0_0 .net "out_fifo_underflow", 0 0, v0000014a43a1c500_0;  1 drivers
v0000014a43a39140_0 .net "out_fifo_wdata", 3 0, v0000014a43a1c320_0;  1 drivers
v0000014a43a391e0_0 .net "reg_rdata", 31 0, v0000014a43a1ec60_0;  1 drivers
v0000014a43a393c0_0 .net "reg_req_addr", 31 0, L_0000014a43a3bc00;  1 drivers
v0000014a43a39500_0 .net "reg_req_valid", 0 0, L_0000014a439772f0;  1 drivers
v0000014a43a39460_0 .net "reg_req_wdata", 31 0, L_0000014a439782b0;  1 drivers
v0000014a43a3a7c0_0 .net "reg_req_write", 0 0, L_0000014a439764f0;  1 drivers
v0000014a43a39f00_0 .net "reg_req_wstrb", 3 0, L_0000014a43978da0;  1 drivers
v0000014a43a3acc0_0 .net "reg_resp_addr", 31 0, L_0000014a43978630;  1 drivers
v0000014a43a39be0_0 .net "reg_resp_read_pulse", 0 0, L_0000014a43977670;  1 drivers
v0000014a43a3a5e0_0 .net "reset_mode", 0 0, v0000014a43a1ed00_0;  1 drivers
v0000014a43a39e60_0 .net "rst_n", 0 0, o0000014a439c3fb8;  alias, 0 drivers
v0000014a43a3a0e0_0 .net "snn_busy", 0 0, v0000014a43a139a0_0;  1 drivers
v0000014a43a3ac20_0 .net "snn_done_pulse", 0 0, v0000014a43a12000_0;  1 drivers
v0000014a43a3ad60_0 .net "snn_soft_reset_pulse", 0 0, v0000014a43a1e620_0;  1 drivers
v0000014a43a39fa0_0 .net "snn_start_pulse", 0 0, v0000014a43a1d900_0;  1 drivers
v0000014a43a3a360_0 .net "spi_cs_n", 0 0, L_0000014a43a50c58;  alias, 1 drivers
v0000014a43a39c80_0 .net "spi_miso", 0 0, o0000014a439c9c28;  alias, 0 drivers
v0000014a43a3a900_0 .net "spi_mosi", 0 0, L_0000014a43a50ce8;  alias, 1 drivers
v0000014a43a3ae00_0 .net "spi_rdata", 31 0, v0000014a43a2be30_0;  1 drivers
v0000014a43a3a220_0 .net "spi_req_addr", 31 0, L_0000014a43a3d6e0;  1 drivers
v0000014a43a39dc0_0 .net "spi_req_valid", 0 0, L_0000014a439763a0;  1 drivers
v0000014a43a39d20_0 .net "spi_req_wdata", 31 0, L_0000014a43977d00;  1 drivers
v0000014a43a3a4a0_0 .net "spi_req_write", 0 0, L_0000014a43978550;  1 drivers
v0000014a43a3aa40_0 .net "spi_req_wstrb", 3 0, L_0000014a43978b70;  1 drivers
v0000014a43a398c0_0 .net "spi_sck", 0 0, L_0000014a43a50ca0;  alias, 1 drivers
v0000014a43a3aea0_0 .var "test_adc_busy", 0 0;
v0000014a43a3a040_0 .var "test_adc_cnt", 3 0;
v0000014a43a3a2c0_0 .var "test_cim_busy", 0 0;
v0000014a43a3a180_0 .var "test_cim_cnt", 3 0;
v0000014a43a39b40_0 .net "timestep_counter", 7 0, v0000014a43a13220_0;  1 drivers
v0000014a43a3a400_0 .net "timesteps", 7 0, v0000014a43a1ee40_0;  1 drivers
v0000014a43a3ab80_0 .net "uart_rdata", 31 0, v0000014a43a2b930_0;  1 drivers
v0000014a43a3a540_0 .net "uart_req_addr", 31 0, L_0000014a43a3ba20;  1 drivers
v0000014a43a3a680_0 .net "uart_req_valid", 0 0, L_0000014a43977360;  1 drivers
v0000014a43a3a860_0 .net "uart_req_wdata", 31 0, L_0000014a43977980;  1 drivers
v0000014a43a3a720_0 .net "uart_req_write", 0 0, L_0000014a43976640;  1 drivers
v0000014a43a3a9a0_0 .net "uart_req_wstrb", 3 0, L_0000014a43977a60;  1 drivers
v0000014a43a39820_0 .net "uart_rx", 0 0, o0000014a439ca108;  alias, 0 drivers
v0000014a43a3aae0_0 .net "uart_tx", 0 0, L_0000014a43a50bc8;  alias, 1 drivers
v0000014a43a39960_0 .net "weight_rdata", 31 0, L_0000014a43978ef0;  1 drivers
v0000014a43a39a00_0 .net "weight_req_addr", 31 0, L_0000014a43a3dd20;  1 drivers
v0000014a43a39aa0_0 .net "weight_req_valid", 0 0, L_0000014a43976410;  1 drivers
v0000014a43a3d8c0_0 .net "weight_req_wdata", 31 0, L_0000014a43977c20;  1 drivers
v0000014a43a3c600_0 .net "weight_req_write", 0 0, L_0000014a43976480;  1 drivers
v0000014a43a3d280_0 .net "weight_req_wstrb", 3 0, L_0000014a43978320;  1 drivers
v0000014a43a3c100_0 .net "wl_bitmap", 63 0, L_0000014a43978780;  1 drivers
v0000014a43a3c380_0 .net "wl_bitmap_wrapped", 63 0, L_0000014a439788d0;  1 drivers
v0000014a43a3de60_0 .net "wl_data", 7 0, v0000014a43a2ab70_0;  1 drivers
v0000014a43a3c6a0_0 .net "wl_group_sel", 2 0, v0000014a43a29a90_0;  1 drivers
v0000014a43a3d820_0 .net "wl_latch", 0 0, L_0000014a43a484c0;  1 drivers
v0000014a43a3c1a0_0 .net "wl_mux_busy", 0 0, v0000014a43a29e50_0;  1 drivers
v0000014a43a3be80_0 .net "wl_spike", 63 0, L_0000014a43977bb0;  1 drivers
v0000014a43a3cc40_0 .net "wl_valid_pulse", 0 0, v0000014a43a13ed0_0;  1 drivers
v0000014a43a3d1e0_0 .net "wl_valid_pulse_wrapped", 0 0, v0000014a43a2af30_0;  1 drivers
L_0000014a43a3d960 .reduce/and L_0000014a43978630;
L_0000014a43a3da00 .reduce/xor v0000014a43a2ab70_0;
L_0000014a43a3c420 .reduce/xor v0000014a43a29a90_0;
L_0000014a43a48380 .functor MUXZ 1, v0000014a43a1cd20_0, v0000014a43a28ff0_0, v0000014a43a1da40_0, C4<>;
L_0000014a43a48240 .functor MUXZ 1, v0000014a43a1d400_0, v0000014a43a29590_0, v0000014a43a1da40_0, C4<>;
L_0000014a43a48740 .cmp/gt 5, L_0000014a43a50b38, v0000014a439b9650_0;
L_0000014a43a486a0 .functor MUXZ 8, v0000014a43a1e260_0, v0000014a43a1dcc0_0, L_0000014a43a48740, C4<>;
L_0000014a43a41bc0 .functor MUXZ 8, v0000014a43a1c280_0, L_0000014a43a486a0, v0000014a43a1da40_0, C4<>;
S_0000014a4348e360 .scope module, "bus_if" "bus_simple_if" 5 94, 6 47 0, S_0000014a4348e1d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
L_0000014a43975f40 .functor BUFZ 1, o0000014a439c3bc8, C4<0>, C4<0>, C4<0>;
v0000014a439b8610_0 .net "_unused_clk", 0 0, L_0000014a43975f40;  1 drivers
v0000014a439b86b0_0 .net "clk", 0 0, o0000014a439c3bc8;  alias, 0 drivers
v0000014a439b8750_0 .var "m_addr", 31 0;
v0000014a439b91f0_0 .net "m_rdata", 31 0, L_0000014a43977ec0;  1 drivers
v0000014a439b8b10_0 .net "m_ready", 0 0, L_0000014a43978f60;  1 drivers
v0000014a439b9290_0 .net "m_rvalid", 0 0, L_0000014a43978b00;  1 drivers
v0000014a439b8cf0_0 .var "m_valid", 0 0;
v0000014a439b8e30_0 .var "m_wdata", 31 0;
v0000014a439b87f0_0 .var "m_write", 0 0;
v0000014a439b9c90_0 .var "m_wstrb", 3 0;
S_0000014a434882f0 .scope module, "u_adc" "adc_ctrl" 5 740, 7 40 0, S_0000014a4348e1d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "adc_kick_pulse";
    .port_info 3 /OUTPUT 1 "adc_start";
    .port_info 4 /INPUT 1 "adc_done";
    .port_info 5 /INPUT 8 "bl_data";
    .port_info 6 /OUTPUT 5 "bl_sel";
    .port_info 7 /OUTPUT 1 "neuron_in_valid";
    .port_info 8 /OUTPUT 90 "neuron_in_data";
    .port_info 9 /OUTPUT 16 "adc_sat_high";
    .port_info 10 /OUTPUT 16 "adc_sat_low";
P_0000014a438af110 .param/l "BL_SEL_MAX" 1 7 66, C4<10011>;
P_0000014a438af148 .param/l "BL_SEL_WIDTH" 1 7 61, +C4<00000000000000000000000000000101>;
P_0000014a438af180 .param/l "SETTLE_CNT_W" 1 7 87, +C4<00000000000000000000000000000010>;
enum0000014a4340bc60 .enum4 (2)
   "ST_IDLE" 2'b00,
   "ST_SEL" 2'b01,
   "ST_WAIT" 2'b10,
   "ST_DONE" 2'b11
 ;
v0000014a439b8c50_0 .net "adc_done", 0 0, L_0000014a43a48240;  alias, 1 drivers
v0000014a439b9470_0 .net "adc_kick_pulse", 0 0, v0000014a43a12f00_0;  alias, 1 drivers
v0000014a439b8890_0 .var "adc_sat_high", 15 0;
v0000014a439b9b50_0 .var "adc_sat_low", 15 0;
v0000014a439b9510_0 .var "adc_start", 0 0;
v0000014a439b95b0_0 .net "bl_data", 7 0, L_0000014a43a41bc0;  alias, 1 drivers
v0000014a439b9650_0 .var "bl_sel", 4 0;
v0000014a439b9830_0 .net "clk", 0 0, o0000014a439c3bc8;  alias, 0 drivers
v0000014a439b9bf0_0 .var "neuron_in_data", 89 0;
v0000014a439b8930_0 .var "neuron_in_valid", 0 0;
v0000014a43987690_0 .var "raw_data", 159 0;
v0000014a43986ab0_0 .net "rst_n", 0 0, o0000014a439c3fb8;  alias, 0 drivers
v0000014a43987870_0 .var "sel_idx", 4 0;
v0000014a43985e30_0 .var "settle_cnt", 1 0;
v0000014a439879b0_0 .var "state", 1 0;
E_0000014a4395ba20 .event posedge, v0000014a439b86b0_0;
E_0000014a4395b0e0/0 .event negedge, v0000014a43986ab0_0;
E_0000014a4395b0e0/1 .event posedge, v0000014a439b86b0_0;
E_0000014a4395b0e0 .event/or E_0000014a4395b0e0/0, E_0000014a4395b0e0/1;
S_0000014a43488480 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 7 227, 7 227 0, S_0000014a434882f0;
 .timescale -9 -12;
v0000014a439b93d0_0 .var/2s "i", 31 0;
S_0000014a4389d160 .scope module, "u_bus_interconnect" "bus_interconnect" 5 364, 8 72 0, S_0000014a4348e1d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "m_valid";
    .port_info 3 /INPUT 1 "m_write";
    .port_info 4 /INPUT 32 "m_addr";
    .port_info 5 /INPUT 32 "m_wdata";
    .port_info 6 /INPUT 4 "m_wstrb";
    .port_info 7 /OUTPUT 1 "m_ready";
    .port_info 8 /OUTPUT 32 "m_rdata";
    .port_info 9 /OUTPUT 1 "m_rvalid";
    .port_info 10 /OUTPUT 1 "instr_req_valid";
    .port_info 11 /OUTPUT 1 "instr_req_write";
    .port_info 12 /OUTPUT 32 "instr_req_addr";
    .port_info 13 /OUTPUT 32 "instr_req_wdata";
    .port_info 14 /OUTPUT 4 "instr_req_wstrb";
    .port_info 15 /INPUT 32 "instr_rdata";
    .port_info 16 /OUTPUT 1 "data_req_valid";
    .port_info 17 /OUTPUT 1 "data_req_write";
    .port_info 18 /OUTPUT 32 "data_req_addr";
    .port_info 19 /OUTPUT 32 "data_req_wdata";
    .port_info 20 /OUTPUT 4 "data_req_wstrb";
    .port_info 21 /INPUT 32 "data_rdata";
    .port_info 22 /OUTPUT 1 "weight_req_valid";
    .port_info 23 /OUTPUT 1 "weight_req_write";
    .port_info 24 /OUTPUT 32 "weight_req_addr";
    .port_info 25 /OUTPUT 32 "weight_req_wdata";
    .port_info 26 /OUTPUT 4 "weight_req_wstrb";
    .port_info 27 /INPUT 32 "weight_rdata";
    .port_info 28 /OUTPUT 1 "reg_req_valid";
    .port_info 29 /OUTPUT 1 "reg_req_write";
    .port_info 30 /OUTPUT 32 "reg_req_addr";
    .port_info 31 /OUTPUT 32 "reg_req_wdata";
    .port_info 32 /OUTPUT 4 "reg_req_wstrb";
    .port_info 33 /INPUT 32 "reg_rdata";
    .port_info 34 /OUTPUT 1 "reg_resp_read_pulse";
    .port_info 35 /OUTPUT 32 "reg_resp_addr";
    .port_info 36 /OUTPUT 1 "dma_req_valid";
    .port_info 37 /OUTPUT 1 "dma_req_write";
    .port_info 38 /OUTPUT 32 "dma_req_addr";
    .port_info 39 /OUTPUT 32 "dma_req_wdata";
    .port_info 40 /OUTPUT 4 "dma_req_wstrb";
    .port_info 41 /INPUT 32 "dma_rdata";
    .port_info 42 /OUTPUT 1 "uart_req_valid";
    .port_info 43 /OUTPUT 1 "uart_req_write";
    .port_info 44 /OUTPUT 32 "uart_req_addr";
    .port_info 45 /OUTPUT 32 "uart_req_wdata";
    .port_info 46 /OUTPUT 4 "uart_req_wstrb";
    .port_info 47 /INPUT 32 "uart_rdata";
    .port_info 48 /OUTPUT 1 "spi_req_valid";
    .port_info 49 /OUTPUT 1 "spi_req_write";
    .port_info 50 /OUTPUT 32 "spi_req_addr";
    .port_info 51 /OUTPUT 32 "spi_req_wdata";
    .port_info 52 /OUTPUT 4 "spi_req_wstrb";
    .port_info 53 /INPUT 32 "spi_rdata";
    .port_info 54 /OUTPUT 1 "fifo_req_valid";
    .port_info 55 /OUTPUT 1 "fifo_req_write";
    .port_info 56 /OUTPUT 32 "fifo_req_addr";
    .port_info 57 /OUTPUT 32 "fifo_req_wdata";
    .port_info 58 /OUTPUT 4 "fifo_req_wstrb";
    .port_info 59 /INPUT 32 "fifo_rdata";
P_0000014a4389d2f0 .param/l "SEL_DATA" 1 8 211, C4<0010>;
P_0000014a4389d328 .param/l "SEL_DMA" 1 8 214, C4<0101>;
P_0000014a4389d360 .param/l "SEL_FIFO" 1 8 217, C4<1000>;
P_0000014a4389d398 .param/l "SEL_INSTR" 1 8 210, C4<0001>;
P_0000014a4389d3d0 .param/l "SEL_NONE" 1 8 209, C4<0000>;
P_0000014a4389d408 .param/l "SEL_REG" 1 8 213, C4<0100>;
P_0000014a4389d440 .param/l "SEL_SPI" 1 8 216, C4<0111>;
P_0000014a4389d478 .param/l "SEL_UART" 1 8 215, C4<0110>;
P_0000014a4389d4b0 .param/l "SEL_WEIGHT" 1 8 212, C4<0011>;
L_0000014a43975df0 .functor AND 1, v0000014a43a13860_0, L_0000014a43a3c880, C4<1>, C4<1>;
L_0000014a439768e0 .functor AND 1, v0000014a43a13860_0, L_0000014a43a3d3c0, C4<1>, C4<1>;
L_0000014a43976410 .functor AND 1, v0000014a43a13860_0, L_0000014a43a3ddc0, C4<1>, C4<1>;
L_0000014a439772f0 .functor AND 1, v0000014a43a13860_0, L_0000014a43a3b840, C4<1>, C4<1>;
L_0000014a43976250 .functor AND 1, v0000014a43a13860_0, L_0000014a43a3c060, C4<1>, C4<1>;
L_0000014a43977360 .functor AND 1, v0000014a43a13860_0, L_0000014a43a3c920, C4<1>, C4<1>;
L_0000014a439763a0 .functor AND 1, v0000014a43a13860_0, L_0000014a43a3c2e0, C4<1>, C4<1>;
L_0000014a43977440 .functor AND 1, v0000014a43a13860_0, L_0000014a43a3d460, C4<1>, C4<1>;
L_0000014a439774b0 .functor BUFZ 1, v0000014a43a12be0_0, C4<0>, C4<0>, C4<0>;
L_0000014a43975a00 .functor BUFZ 1, v0000014a43a12be0_0, C4<0>, C4<0>, C4<0>;
L_0000014a43976480 .functor BUFZ 1, v0000014a43a12be0_0, C4<0>, C4<0>, C4<0>;
L_0000014a439764f0 .functor BUFZ 1, v0000014a43a12be0_0, C4<0>, C4<0>, C4<0>;
L_0000014a43977c90 .functor BUFZ 1, v0000014a43a12be0_0, C4<0>, C4<0>, C4<0>;
L_0000014a43976640 .functor BUFZ 1, v0000014a43a12be0_0, C4<0>, C4<0>, C4<0>;
L_0000014a43978550 .functor BUFZ 1, v0000014a43a12be0_0, C4<0>, C4<0>, C4<0>;
L_0000014a43978cc0 .functor BUFZ 1, v0000014a43a12be0_0, C4<0>, C4<0>, C4<0>;
L_0000014a439789b0 .functor BUFZ 32, v0000014a43a12960_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000014a439778a0 .functor BUFZ 32, v0000014a43a12960_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000014a43977c20 .functor BUFZ 32, v0000014a43a12960_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000014a439782b0 .functor BUFZ 32, v0000014a43a12960_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000014a439779f0 .functor BUFZ 32, v0000014a43a12960_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000014a43977980 .functor BUFZ 32, v0000014a43a12960_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000014a43977d00 .functor BUFZ 32, v0000014a43a12960_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000014a439786a0 .functor BUFZ 32, v0000014a43a12960_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000014a43978160 .functor BUFZ 4, v0000014a43a11c40_0, C4<0000>, C4<0000>, C4<0000>;
L_0000014a439785c0 .functor BUFZ 4, v0000014a43a11c40_0, C4<0000>, C4<0000>, C4<0000>;
L_0000014a43978320 .functor BUFZ 4, v0000014a43a11c40_0, C4<0000>, C4<0000>, C4<0000>;
L_0000014a43978da0 .functor BUFZ 4, v0000014a43a11c40_0, C4<0000>, C4<0000>, C4<0000>;
L_0000014a43978a90 .functor BUFZ 4, v0000014a43a11c40_0, C4<0000>, C4<0000>, C4<0000>;
L_0000014a43977a60 .functor BUFZ 4, v0000014a43a11c40_0, C4<0000>, C4<0000>, C4<0000>;
L_0000014a43978b70 .functor BUFZ 4, v0000014a43a11c40_0, C4<0000>, C4<0000>, C4<0000>;
L_0000014a43977e50 .functor BUFZ 4, v0000014a43a11c40_0, C4<0000>, C4<0000>, C4<0000>;
L_0000014a43978f60 .functor AND 1, v0000014a43a13860_0, v0000014a43a12be0_0, C4<1>, C4<1>;
L_0000014a43978b00 .functor AND 1, v0000014a43a13860_0, L_0000014a43a3ca60, C4<1>, C4<1>;
L_0000014a43977ec0 .functor BUFZ 32, v0000014a43a13400_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000014a43978fd0 .functor AND 1, v0000014a43a13860_0, L_0000014a43a3daa0, C4<1>, C4<1>;
L_0000014a43977670 .functor AND 1, L_0000014a43978fd0, L_0000014a43a3bac0, C4<1>, C4<1>;
L_0000014a43978630 .functor BUFZ 32, v0000014a43a128c0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000014a43a50088 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0000014a43986a10_0 .net/2u *"_ivl_0", 3 0, L_0000014a43a50088;  1 drivers
L_0000014a43a50118 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0000014a43986150_0 .net/2u *"_ivl_12", 3 0, L_0000014a43a50118;  1 drivers
v0000014a43986330_0 .net *"_ivl_131", 0 0, L_0000014a43a3ca60;  1 drivers
v0000014a439863d0_0 .net *"_ivl_137", 0 0, L_0000014a43a3daa0;  1 drivers
v0000014a43986830_0 .net *"_ivl_139", 0 0, L_0000014a43978fd0;  1 drivers
v0000014a43986bf0_0 .net *"_ivl_14", 0 0, L_0000014a43a3ddc0;  1 drivers
L_0000014a43a50508 .functor BUFT 1, C4<0100>, C4<0>, C4<0>, C4<0>;
v0000014a43987050_0 .net/2u *"_ivl_140", 3 0, L_0000014a43a50508;  1 drivers
v0000014a43987910_0 .net *"_ivl_142", 0 0, L_0000014a43a3bac0;  1 drivers
L_0000014a43a50160 .functor BUFT 1, C4<0100>, C4<0>, C4<0>, C4<0>;
v0000014a43986c90_0 .net/2u *"_ivl_18", 3 0, L_0000014a43a50160;  1 drivers
v0000014a43986d30_0 .net *"_ivl_2", 0 0, L_0000014a43a3c880;  1 drivers
v0000014a439870f0_0 .net *"_ivl_20", 0 0, L_0000014a43a3b840;  1 drivers
L_0000014a43a501a8 .functor BUFT 1, C4<0101>, C4<0>, C4<0>, C4<0>;
v0000014a439604c0_0 .net/2u *"_ivl_24", 3 0, L_0000014a43a501a8;  1 drivers
v0000014a4395fb60_0 .net *"_ivl_26", 0 0, L_0000014a43a3c060;  1 drivers
L_0000014a43a501f0 .functor BUFT 1, C4<0110>, C4<0>, C4<0>, C4<0>;
v0000014a439602e0_0 .net/2u *"_ivl_30", 3 0, L_0000014a43a501f0;  1 drivers
v0000014a43960740_0 .net *"_ivl_32", 0 0, L_0000014a43a3c920;  1 drivers
L_0000014a43a50238 .functor BUFT 1, C4<0111>, C4<0>, C4<0>, C4<0>;
v0000014a43960920_0 .net/2u *"_ivl_36", 3 0, L_0000014a43a50238;  1 drivers
v0000014a439609c0_0 .net *"_ivl_38", 0 0, L_0000014a43a3c2e0;  1 drivers
L_0000014a43a50280 .functor BUFT 1, C4<1000>, C4<0>, C4<0>, C4<0>;
v0000014a43960ba0_0 .net/2u *"_ivl_42", 3 0, L_0000014a43a50280;  1 drivers
v0000014a43960c40_0 .net *"_ivl_44", 0 0, L_0000014a43a3d460;  1 drivers
L_0000014a43a500d0 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0000014a43960d80_0 .net/2u *"_ivl_6", 3 0, L_0000014a43a500d0;  1 drivers
L_0000014a43a502c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000014a43a10d10_0 .net/2u *"_ivl_64", 31 0, L_0000014a43a502c8;  1 drivers
L_0000014a43a50310 .functor BUFT 1, C4<00000000000000010000000000000000>, C4<0>, C4<0>, C4<0>;
v0000014a43a101d0_0 .net/2u *"_ivl_68", 31 0, L_0000014a43a50310;  1 drivers
L_0000014a43a50358 .functor BUFT 1, C4<00000000000000110000000000000000>, C4<0>, C4<0>, C4<0>;
v0000014a43a10bd0_0 .net/2u *"_ivl_72", 31 0, L_0000014a43a50358;  1 drivers
L_0000014a43a503a0 .functor BUFT 1, C4<01000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000014a43a10630_0 .net/2u *"_ivl_76", 31 0, L_0000014a43a503a0;  1 drivers
v0000014a43a10ef0_0 .net *"_ivl_8", 0 0, L_0000014a43a3d3c0;  1 drivers
L_0000014a43a503e8 .functor BUFT 1, C4<01000000000000000000000100000000>, C4<0>, C4<0>, C4<0>;
v0000014a43a10810_0 .net/2u *"_ivl_80", 31 0, L_0000014a43a503e8;  1 drivers
L_0000014a43a50430 .functor BUFT 1, C4<01000000000000000000001000000000>, C4<0>, C4<0>, C4<0>;
v0000014a43a10270_0 .net/2u *"_ivl_84", 31 0, L_0000014a43a50430;  1 drivers
L_0000014a43a50478 .functor BUFT 1, C4<01000000000000000000001100000000>, C4<0>, C4<0>, C4<0>;
v0000014a43a11210_0 .net/2u *"_ivl_88", 31 0, L_0000014a43a50478;  1 drivers
L_0000014a43a504c0 .functor BUFT 1, C4<01000000000000000000010000000000>, C4<0>, C4<0>, C4<0>;
v0000014a43a11030_0 .net/2u *"_ivl_92", 31 0, L_0000014a43a504c0;  1 drivers
v0000014a43a10310_0 .net "clk", 0 0, o0000014a439c3bc8;  alias, 0 drivers
v0000014a43a10b30_0 .net "data_rdata", 31 0, L_0000014a43978010;  alias, 1 drivers
v0000014a43a11170_0 .net "data_req_addr", 31 0, L_0000014a43a3d500;  alias, 1 drivers
v0000014a43a108b0_0 .net "data_req_valid", 0 0, L_0000014a439768e0;  alias, 1 drivers
v0000014a43a10f90_0 .net "data_req_wdata", 31 0, L_0000014a439778a0;  alias, 1 drivers
v0000014a43a0fc30_0 .net "data_req_write", 0 0, L_0000014a43975a00;  alias, 1 drivers
v0000014a43a11350_0 .net "data_req_wstrb", 3 0, L_0000014a439785c0;  alias, 1 drivers
v0000014a43a0fff0_0 .net "dma_rdata", 31 0, v0000014a43a160c0_0;  alias, 1 drivers
v0000014a43a11490_0 .net "dma_req_addr", 31 0, L_0000014a43a3c9c0;  alias, 1 drivers
v0000014a43a11850_0 .net "dma_req_valid", 0 0, L_0000014a43976250;  alias, 1 drivers
v0000014a43a10db0_0 .net "dma_req_wdata", 31 0, L_0000014a439779f0;  alias, 1 drivers
v0000014a43a11670_0 .net "dma_req_write", 0 0, L_0000014a43977c90;  alias, 1 drivers
v0000014a43a0ff50_0 .net "dma_req_wstrb", 3 0, L_0000014a43978a90;  alias, 1 drivers
v0000014a43a103b0_0 .net "fifo_rdata", 31 0, v0000014a43a15f80_0;  alias, 1 drivers
v0000014a43a10590_0 .net "fifo_req_addr", 31 0, L_0000014a43a3d000;  alias, 1 drivers
v0000014a43a11a30_0 .net "fifo_req_valid", 0 0, L_0000014a43977440;  alias, 1 drivers
v0000014a43a112b0_0 .net "fifo_req_wdata", 31 0, L_0000014a439786a0;  alias, 1 drivers
v0000014a43a10c70_0 .net "fifo_req_write", 0 0, L_0000014a43978cc0;  alias, 1 drivers
v0000014a43a10090_0 .net "fifo_req_wstrb", 3 0, L_0000014a43977e50;  alias, 1 drivers
v0000014a43a10950_0 .net "instr_rdata", 31 0, L_0000014a43978860;  alias, 1 drivers
v0000014a43a117b0_0 .net "instr_req_addr", 31 0, L_0000014a43a3c4c0;  alias, 1 drivers
v0000014a43a113f0_0 .net "instr_req_valid", 0 0, L_0000014a43975df0;  alias, 1 drivers
v0000014a43a10e50_0 .net "instr_req_wdata", 31 0, L_0000014a439789b0;  alias, 1 drivers
v0000014a43a11530_0 .net "instr_req_write", 0 0, L_0000014a439774b0;  alias, 1 drivers
v0000014a43a110d0_0 .net "instr_req_wstrb", 3 0, L_0000014a43978160;  alias, 1 drivers
v0000014a43a10130_0 .net "m_addr", 31 0, v0000014a439b8750_0;  1 drivers
v0000014a43a109f0_0 .net "m_rdata", 31 0, L_0000014a43977ec0;  alias, 1 drivers
v0000014a43a118f0_0 .net "m_ready", 0 0, L_0000014a43978f60;  alias, 1 drivers
v0000014a43a11710_0 .net "m_rvalid", 0 0, L_0000014a43978b00;  alias, 1 drivers
v0000014a43a115d0_0 .net "m_valid", 0 0, v0000014a439b8cf0_0;  1 drivers
v0000014a43a10450_0 .net "m_wdata", 31 0, v0000014a439b8e30_0;  1 drivers
v0000014a43a11990_0 .net "m_write", 0 0, v0000014a439b87f0_0;  1 drivers
v0000014a43a11ad0_0 .net "m_wstrb", 3 0, v0000014a439b9c90_0;  1 drivers
v0000014a43a104f0_0 .net "reg_rdata", 31 0, v0000014a43a1ec60_0;  alias, 1 drivers
v0000014a43a106d0_0 .net "reg_req_addr", 31 0, L_0000014a43a3bc00;  alias, 1 drivers
v0000014a43a0fcd0_0 .net "reg_req_valid", 0 0, L_0000014a439772f0;  alias, 1 drivers
v0000014a43a10770_0 .net "reg_req_wdata", 31 0, L_0000014a439782b0;  alias, 1 drivers
v0000014a43a0fd70_0 .net "reg_req_write", 0 0, L_0000014a439764f0;  alias, 1 drivers
v0000014a43a10a90_0 .net "reg_req_wstrb", 3 0, L_0000014a43978da0;  alias, 1 drivers
v0000014a43a0fe10_0 .net "reg_resp_addr", 31 0, L_0000014a43978630;  alias, 1 drivers
v0000014a43a0feb0_0 .net "reg_resp_read_pulse", 0 0, L_0000014a43977670;  alias, 1 drivers
v0000014a43a128c0_0 .var "req_addr", 31 0;
v0000014a43a13400_0 .var "req_rdata", 31 0;
v0000014a43a12b40_0 .var "req_sel", 3 0;
v0000014a43a13860_0 .var "req_valid", 0 0;
v0000014a43a12960_0 .var "req_wdata", 31 0;
v0000014a43a12be0_0 .var "req_write", 0 0;
v0000014a43a11c40_0 .var "req_wstrb", 3 0;
v0000014a43a135e0_0 .net "rst_n", 0 0, o0000014a439c3fb8;  alias, 0 drivers
v0000014a43a126e0_0 .net "spi_rdata", 31 0, v0000014a43a2be30_0;  alias, 1 drivers
v0000014a43a13a40_0 .net "spi_req_addr", 31 0, L_0000014a43a3d6e0;  alias, 1 drivers
v0000014a43a13680_0 .net "spi_req_valid", 0 0, L_0000014a439763a0;  alias, 1 drivers
v0000014a43a12e60_0 .net "spi_req_wdata", 31 0, L_0000014a43977d00;  alias, 1 drivers
v0000014a43a125a0_0 .net "spi_req_write", 0 0, L_0000014a43978550;  alias, 1 drivers
v0000014a43a11e20_0 .net "spi_req_wstrb", 3 0, L_0000014a43978b70;  alias, 1 drivers
v0000014a43a11ce0_0 .net "uart_rdata", 31 0, v0000014a43a2b930_0;  alias, 1 drivers
v0000014a43a11d80_0 .net "uart_req_addr", 31 0, L_0000014a43a3ba20;  alias, 1 drivers
v0000014a43a12a00_0 .net "uart_req_valid", 0 0, L_0000014a43977360;  alias, 1 drivers
v0000014a43a11ec0_0 .net "uart_req_wdata", 31 0, L_0000014a43977980;  alias, 1 drivers
v0000014a43a134a0_0 .net "uart_req_write", 0 0, L_0000014a43976640;  alias, 1 drivers
v0000014a43a12320_0 .net "uart_req_wstrb", 3 0, L_0000014a43977a60;  alias, 1 drivers
v0000014a43a11f60_0 .net "weight_rdata", 31 0, L_0000014a43978ef0;  alias, 1 drivers
v0000014a43a13720_0 .net "weight_req_addr", 31 0, L_0000014a43a3dd20;  alias, 1 drivers
v0000014a43a121e0_0 .net "weight_req_valid", 0 0, L_0000014a43976410;  alias, 1 drivers
v0000014a43a12aa0_0 .net "weight_req_wdata", 31 0, L_0000014a43977c20;  alias, 1 drivers
v0000014a43a137c0_0 .net "weight_req_write", 0 0, L_0000014a43976480;  alias, 1 drivers
v0000014a43a13540_0 .net "weight_req_wstrb", 3 0, L_0000014a43978320;  alias, 1 drivers
E_0000014a4395b160/0 .event anyedge, v0000014a43a12b40_0, v0000014a43a10950_0, v0000014a43a10b30_0, v0000014a43a11f60_0;
E_0000014a4395b160/1 .event anyedge, v0000014a43a104f0_0, v0000014a43a0fff0_0, v0000014a43a11ce0_0, v0000014a43a126e0_0;
E_0000014a4395b160/2 .event anyedge, v0000014a43a103b0_0;
E_0000014a4395b160 .event/or E_0000014a4395b160/0, E_0000014a4395b160/1, E_0000014a4395b160/2;
E_0000014a4395b760 .event anyedge, v0000014a43a128c0_0;
L_0000014a43a3c880 .cmp/eq 4, v0000014a43a12b40_0, L_0000014a43a50088;
L_0000014a43a3d3c0 .cmp/eq 4, v0000014a43a12b40_0, L_0000014a43a500d0;
L_0000014a43a3ddc0 .cmp/eq 4, v0000014a43a12b40_0, L_0000014a43a50118;
L_0000014a43a3b840 .cmp/eq 4, v0000014a43a12b40_0, L_0000014a43a50160;
L_0000014a43a3c060 .cmp/eq 4, v0000014a43a12b40_0, L_0000014a43a501a8;
L_0000014a43a3c920 .cmp/eq 4, v0000014a43a12b40_0, L_0000014a43a501f0;
L_0000014a43a3c2e0 .cmp/eq 4, v0000014a43a12b40_0, L_0000014a43a50238;
L_0000014a43a3d460 .cmp/eq 4, v0000014a43a12b40_0, L_0000014a43a50280;
L_0000014a43a3c4c0 .arith/sub 32, v0000014a43a128c0_0, L_0000014a43a502c8;
L_0000014a43a3d500 .arith/sub 32, v0000014a43a128c0_0, L_0000014a43a50310;
L_0000014a43a3dd20 .arith/sub 32, v0000014a43a128c0_0, L_0000014a43a50358;
L_0000014a43a3bc00 .arith/sub 32, v0000014a43a128c0_0, L_0000014a43a503a0;
L_0000014a43a3c9c0 .arith/sub 32, v0000014a43a128c0_0, L_0000014a43a503e8;
L_0000014a43a3ba20 .arith/sub 32, v0000014a43a128c0_0, L_0000014a43a50430;
L_0000014a43a3d6e0 .arith/sub 32, v0000014a43a128c0_0, L_0000014a43a50478;
L_0000014a43a3d000 .arith/sub 32, v0000014a43a128c0_0, L_0000014a43a504c0;
L_0000014a43a3ca60 .reduce/nor v0000014a43a12be0_0;
L_0000014a43a3daa0 .reduce/nor v0000014a43a12be0_0;
L_0000014a43a3bac0 .cmp/eq 4, v0000014a43a12b40_0, L_0000014a43a50508;
S_0000014a434a2680 .scope autofunction.vec4.s1, "in_range" "in_range" 8 252, 8 252 0, S_0000014a4389d160;
 .timescale -9 -12;
v0000014a43987370_0 .var "addr", 31 0;
v0000014a43987410_0 .var "base", 31 0;
; Variable in_range is vec4 return value of scope S_0000014a434a2680
v0000014a439868d0_0 .var "last", 31 0;
TD_chip_top.u_soc_core.u_bus_interconnect.in_range ;
    %load/vec4 v0000014a43987410_0;
    %load/vec4 v0000014a43987370_0;
    %cmp/u;
    %flag_or 5, 4;
    %flag_get/vec4 5;
    %jmp/0 T_0.0, 5;
    %load/vec4 v0000014a43987370_0;
    %load/vec4 v0000014a439868d0_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_0.0;
    %ret/vec4 0, 0, 1;  Assign to in_range (store_vec4_to_lval)
    %end;
S_0000014a434a2490 .scope module, "u_cim_ctrl" "cim_array_ctrl" 5 656, 9 54 0, S_0000014a4348e1d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "soft_reset_pulse";
    .port_info 3 /INPUT 1 "start_pulse";
    .port_info 4 /INPUT 8 "timesteps";
    .port_info 5 /INPUT 64 "in_fifo_rdata";
    .port_info 6 /INPUT 1 "in_fifo_empty";
    .port_info 7 /OUTPUT 1 "in_fifo_pop";
    .port_info 8 /OUTPUT 64 "wl_bitmap";
    .port_info 9 /OUTPUT 1 "wl_valid_pulse";
    .port_info 10 /INPUT 1 "dac_done_pulse";
    .port_info 11 /OUTPUT 1 "cim_start_pulse";
    .port_info 12 /INPUT 1 "cim_done";
    .port_info 13 /OUTPUT 1 "adc_kick_pulse";
    .port_info 14 /INPUT 1 "neuron_in_valid";
    .port_info 15 /OUTPUT 1 "busy";
    .port_info 16 /OUTPUT 1 "done_pulse";
    .port_info 17 /OUTPUT 8 "timestep_counter";
    .port_info 18 /OUTPUT 3 "bitplane_shift";
P_0000014a438f7d30 .param/l "BITPLANE_MAX" 1 9 94, C4<111>;
P_0000014a438f7d68 .param/l "BITPLANE_W" 1 9 90, +C4<00000000000000000000000000000011>;
enum0000014a438f85d0 .enum4 (3)
   "ST_IDLE" 3'b000,
   "ST_FETCH" 3'b001,
   "ST_DAC" 3'b010,
   "ST_CIM" 3'b011,
   "ST_ADC" 3'b100,
   "ST_INC" 3'b101,
   "ST_DONE" 3'b110
 ;
L_0000014a43978780 .functor BUFZ 64, v0000014a43a13360_0, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>;
v0000014a43a12f00_0 .var "adc_kick_pulse", 0 0;
v0000014a43a13900_0 .var "adc_sent", 0 0;
v0000014a43a12fa0_0 .var "bitplane_shift", 2 0;
v0000014a43a139a0_0 .var "busy", 0 0;
v0000014a43a120a0_0 .net "cim_done", 0 0, L_0000014a43a48380;  alias, 1 drivers
v0000014a43a12d20_0 .var "cim_sent", 0 0;
v0000014a43a12640_0 .var "cim_start_pulse", 0 0;
v0000014a43a12780_0 .net "clk", 0 0, o0000014a439c3bc8;  alias, 0 drivers
v0000014a43a12500_0 .net "dac_done_pulse", 0 0, v0000014a43a14470_0;  alias, 1 drivers
v0000014a43a13ae0_0 .var "dac_sent", 0 0;
v0000014a43a12000_0 .var "done_pulse", 0 0;
v0000014a43a12dc0_0 .net "in_fifo_empty", 0 0, L_0000014a43a3f120;  alias, 1 drivers
v0000014a43a123c0_0 .var "in_fifo_pop", 0 0;
v0000014a43a13040_0 .net "in_fifo_rdata", 63 0, L_0000014a43978080;  alias, 1 drivers
v0000014a43a130e0_0 .net "neuron_in_valid", 0 0, v0000014a439b8930_0;  alias, 1 drivers
v0000014a43a13180_0 .net "rst_n", 0 0, o0000014a439c3fb8;  alias, 0 drivers
v0000014a43a12140_0 .net "soft_reset_pulse", 0 0, v0000014a43a1e620_0;  alias, 1 drivers
v0000014a43a12280_0 .net "start_pulse", 0 0, v0000014a43a1d900_0;  alias, 1 drivers
v0000014a43a12460_0 .var "state", 2 0;
v0000014a43a13220_0 .var "timestep_counter", 7 0;
v0000014a43a12820_0 .net "timesteps", 7 0, v0000014a43a1ee40_0;  alias, 1 drivers
v0000014a43a132c0_0 .net "wl_bitmap", 63 0, L_0000014a43978780;  alias, 1 drivers
v0000014a43a13360_0 .var "wl_reg", 63 0;
v0000014a43a13ed0_0 .var "wl_valid_pulse", 0 0;
S_0000014a438af7f0 .scope module, "u_dac" "dac_ctrl" 5 704, 10 58 0, S_0000014a4348e1d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 64 "wl_bitmap";
    .port_info 3 /INPUT 1 "wl_valid_pulse";
    .port_info 4 /OUTPUT 64 "wl_spike";
    .port_info 5 /OUTPUT 1 "dac_valid";
    .port_info 6 /OUTPUT 1 "dac_done_pulse";
enum0000014a4340bbc0 .enum4 (1)
   "ST_IDLE" 1'b0,
   "ST_LAT" 1'b1
 ;
L_0000014a43977bb0 .functor BUFZ 64, v0000014a43a15190_0, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>;
v0000014a43a13e30_0 .net "clk", 0 0, o0000014a439c3bc8;  alias, 0 drivers
v0000014a43a14470_0 .var "dac_done_pulse", 0 0;
v0000014a43a14830_0 .var "dac_valid", 0 0;
v0000014a43a14510_0 .var "lat_cnt", 7 0;
v0000014a43a14dd0_0 .net "rst_n", 0 0, o0000014a439c3fb8;  alias, 0 drivers
v0000014a43a15af0_0 .var "state", 0 0;
v0000014a43a155f0_0 .net "wl_bitmap", 63 0, L_0000014a439788d0;  alias, 1 drivers
v0000014a43a15190_0 .var "wl_reg", 63 0;
v0000014a43a15730_0 .net "wl_spike", 63 0, L_0000014a43977bb0;  alias, 1 drivers
v0000014a43a13c50_0 .net "wl_valid_pulse", 0 0, v0000014a43a2af30_0;  alias, 1 drivers
S_0000014a43a15c10 .scope module, "u_data_sram" "sram_simple_dp" 5 463, 11 56 0, S_0000014a4348e1d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "req_valid";
    .port_info 3 /INPUT 1 "req_write";
    .port_info 4 /INPUT 32 "req_addr";
    .port_info 5 /INPUT 32 "req_wdata";
    .port_info 6 /INPUT 4 "req_wstrb";
    .port_info 7 /OUTPUT 32 "rdata";
    .port_info 8 /INPUT 1 "dma_rd_en";
    .port_info 9 /INPUT 32 "dma_rd_addr";
    .port_info 10 /OUTPUT 32 "dma_rdata";
P_0000014a438ade80 .param/l "ADDR_BITS" 1 11 82, +C4<00000000000000000000000000001100>;
P_0000014a438adeb8 .param/l "MEM_BYTES" 0 11 57, +C4<00000000000000000100000000000000>;
P_0000014a438adef0 .param/l "WORDS" 1 11 81, +C4<00000000000000000001000000000000>;
L_0000014a43978010 .functor BUFZ 32, L_0000014a43a3e720, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000014a43a14c90_0 .net *"_ivl_10", 31 0, L_0000014a43a3e720;  1 drivers
v0000014a43a13d90_0 .net *"_ivl_12", 13 0, L_0000014a43a3e360;  1 drivers
L_0000014a43a50628 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000014a43a148d0_0 .net *"_ivl_15", 1 0, L_0000014a43a50628;  1 drivers
v0000014a43a141f0_0 .net *"_ivl_18", 31 0, L_0000014a43a3f440;  1 drivers
v0000014a43a15550_0 .net *"_ivl_20", 13 0, L_0000014a43a3f6c0;  1 drivers
L_0000014a43a50670 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000014a43a145b0_0 .net *"_ivl_23", 1 0, L_0000014a43a50670;  1 drivers
L_0000014a43a506b8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000014a43a14bf0_0 .net/2u *"_ivl_24", 31 0, L_0000014a43a506b8;  1 drivers
L_0000014a43a505e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000014a43a15230_0 .net/2u *"_ivl_4", 0 0, L_0000014a43a505e0;  1 drivers
v0000014a43a14970_0 .net *"_ivl_6", 65 0, L_0000014a43a3f1c0;  1 drivers
v0000014a43a14290_0 .net "_unused", 0 0, L_0000014a43a3e180;  1 drivers
v0000014a43a13cf0_0 .net "bus_word_addr", 11 0, L_0000014a43a3bca0;  1 drivers
v0000014a43a14fb0_0 .net "clk", 0 0, o0000014a439c3bc8;  alias, 0 drivers
v0000014a43a14330_0 .net "dma_rd_addr", 31 0, v0000014a43a12c80_0;  alias, 1 drivers
v0000014a43a157d0_0 .net "dma_rd_en", 0 0, v0000014a43a17380_0;  alias, 1 drivers
v0000014a43a15690_0 .net "dma_rdata", 31 0, L_0000014a43a3ea40;  alias, 1 drivers
v0000014a43a14f10_0 .net "dma_word_addr", 11 0, L_0000014a43a3bde0;  1 drivers
v0000014a43a14010 .array "mem", 4095 0, 31 0;
v0000014a43a143d0_0 .net "rdata", 31 0, L_0000014a43978010;  alias, 1 drivers
v0000014a43a14150_0 .net "req_addr", 31 0, L_0000014a43a3d500;  alias, 1 drivers
v0000014a43a14650_0 .net "req_valid", 0 0, L_0000014a439768e0;  alias, 1 drivers
v0000014a43a140b0_0 .net "req_wdata", 31 0, L_0000014a439778a0;  alias, 1 drivers
v0000014a43a152d0_0 .net "req_write", 0 0, L_0000014a43975a00;  alias, 1 drivers
v0000014a43a15870_0 .net "req_wstrb", 3 0, L_0000014a439785c0;  alias, 1 drivers
v0000014a43a14e70_0 .net "rst_n", 0 0, o0000014a439c3fb8;  alias, 0 drivers
L_0000014a43a3bca0 .part L_0000014a43a3d500, 2, 12;
L_0000014a43a3bde0 .part v0000014a43a12c80_0, 2, 12;
L_0000014a43a3f1c0 .concat [ 32 32 1 1], v0000014a43a12c80_0, L_0000014a43a3d500, o0000014a439c3fb8, L_0000014a43a505e0;
L_0000014a43a3e180 .reduce/and L_0000014a43a3f1c0;
L_0000014a43a3e720 .array/port v0000014a43a14010, L_0000014a43a3e360;
L_0000014a43a3e360 .concat [ 12 2 0 0], L_0000014a43a3bca0, L_0000014a43a50628;
L_0000014a43a3f440 .array/port v0000014a43a14010, L_0000014a43a3f6c0;
L_0000014a43a3f6c0 .concat [ 12 2 0 0], L_0000014a43a3bde0, L_0000014a43a50670;
L_0000014a43a3ea40 .functor MUXZ 32, L_0000014a43a506b8, L_0000014a43a3f440, v0000014a43a17380_0, C4<>;
S_0000014a43a15da0 .scope module, "u_dma" "dma_engine" 5 503, 12 64 0, S_0000014a4348e1d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "req_valid";
    .port_info 3 /INPUT 1 "req_write";
    .port_info 4 /INPUT 32 "req_addr";
    .port_info 5 /INPUT 32 "req_wdata";
    .port_info 6 /INPUT 4 "req_wstrb";
    .port_info 7 /OUTPUT 32 "rdata";
    .port_info 8 /OUTPUT 1 "dma_rd_en";
    .port_info 9 /OUTPUT 32 "dma_rd_addr";
    .port_info 10 /INPUT 32 "dma_rd_data";
    .port_info 11 /OUTPUT 1 "in_fifo_push";
    .port_info 12 /OUTPUT 64 "in_fifo_wdata";
    .port_info 13 /INPUT 1 "in_fifo_full";
P_0000014a438adf30 .param/l "REG_DMA_CTRL" 1 12 99, C4<00001000>;
P_0000014a438adf68 .param/l "REG_LEN_WORDS" 1 12 98, C4<00000100>;
P_0000014a438adfa0 .param/l "REG_SRC_ADDR" 1 12 97, C4<00000000>;
enum0000014a43409db0 .enum4 (3)
   "ST_IDLE" 3'b000,
   "ST_SETUP" 3'b001,
   "ST_RD0" 3'b010,
   "ST_RD1" 3'b011,
   "ST_PUSH" 3'b100
 ;
L_0000014a43978390 .functor AND 1, L_0000014a43976250, L_0000014a43977c90, C4<1>, C4<1>;
v0000014a43a150f0_0 .net *"_ivl_14", 29 0, L_0000014a43a3f3a0;  1 drivers
L_0000014a43a507d8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000014a43a15910_0 .net *"_ivl_16", 1 0, L_0000014a43a507d8;  1 drivers
v0000014a43a146f0_0 .net *"_ivl_18", 31 0, L_0000014a43a3e860;  1 drivers
L_0000014a43a50820 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000014a43a14790_0 .net/2u *"_ivl_20", 31 0, L_0000014a43a50820;  1 drivers
v0000014a43a159b0_0 .net *"_ivl_25", 1 0, L_0000014a43a3e540;  1 drivers
L_0000014a43a50868 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000014a43a15a50_0 .net/2u *"_ivl_26", 1 0, L_0000014a43a50868;  1 drivers
L_0000014a43a50790 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000014a43a15050_0 .net/2u *"_ivl_4", 0 0, L_0000014a43a50790;  1 drivers
v0000014a43a14a10_0 .net *"_ivl_7", 23 0, L_0000014a43a3e040;  1 drivers
v0000014a43a14ab0_0 .net *"_ivl_8", 24 0, L_0000014a43a3eea0;  1 drivers
v0000014a43a14b50_0 .net "_unused", 0 0, L_0000014a43a3ec20;  1 drivers
v0000014a43a14d30_0 .net "addr_align_ok", 0 0, L_0000014a43a3f080;  1 drivers
v0000014a43a15370_0 .net "addr_offset", 7 0, L_0000014a43a3eb80;  1 drivers
v0000014a43a15410_0 .var "addr_ptr", 31 0;
v0000014a43a154b0_0 .net "clk", 0 0, o0000014a439c3bc8;  alias, 0 drivers
v0000014a43a12c80_0 .var "dma_rd_addr", 31 0;
v0000014a43a17560_0 .net "dma_rd_data", 31 0, L_0000014a43a3ea40;  alias, 1 drivers
v0000014a43a17380_0 .var "dma_rd_en", 0 0;
v0000014a43a165c0_0 .var "done_sticky", 0 0;
v0000014a43a16340_0 .net "end_addr", 31 0, L_0000014a43a3ef40;  1 drivers
v0000014a43a17e20_0 .net "end_overflow", 0 0, L_0000014a43a3ed60;  1 drivers
v0000014a43a17100_0 .var "err_sticky", 0 0;
v0000014a43a17600_0 .net "in_fifo_full", 0 0, L_0000014a43a3f300;  alias, 1 drivers
v0000014a43a16160_0 .var "in_fifo_push", 0 0;
v0000014a43a16980_0 .var "in_fifo_wdata", 63 0;
v0000014a43a176a0_0 .net "len_bytes", 31 0, L_0000014a43a3efe0;  1 drivers
v0000014a43a16020_0 .var "len_words_reg", 31 0;
v0000014a43a160c0_0 .var "rdata", 31 0;
v0000014a43a16c00_0 .net "req_addr", 31 0, L_0000014a43a3c9c0;  alias, 1 drivers
v0000014a43a17d80_0 .net "req_valid", 0 0, L_0000014a43976250;  alias, 1 drivers
v0000014a43a179c0_0 .net "req_wdata", 31 0, L_0000014a439779f0;  alias, 1 drivers
v0000014a43a16ac0_0 .net "req_write", 0 0, L_0000014a43977c90;  alias, 1 drivers
v0000014a43a177e0_0 .net "req_wstrb", 3 0, L_0000014a43978a90;  alias, 1 drivers
v0000014a43a16200_0 .net "rst_n", 0 0, o0000014a439c3fb8;  alias, 0 drivers
v0000014a43a167a0_0 .var "src_addr_reg", 31 0;
v0000014a43a162a0_0 .var "state", 2 0;
v0000014a43a16a20_0 .var "word0_reg", 31 0;
v0000014a43a17ba0_0 .var "word1_reg", 31 0;
v0000014a43a16480_0 .var "words_rem", 31 0;
v0000014a43a17920_0 .net "write_en", 0 0, L_0000014a43978390;  1 drivers
E_0000014a4395b1e0/0 .event anyedge, v0000014a43a15370_0, v0000014a43a167a0_0, v0000014a43a16020_0, v0000014a43a165c0_0;
E_0000014a4395b1e0/1 .event anyedge, v0000014a43a17100_0, v0000014a43a162a0_0;
E_0000014a4395b1e0 .event/or E_0000014a4395b1e0/0, E_0000014a4395b1e0/1;
E_0000014a4395b6a0 .event anyedge, v0000014a43a162a0_0, v0000014a43a17600_0, v0000014a43a17ba0_0, v0000014a43a16a20_0;
E_0000014a4395afe0 .event anyedge, v0000014a43a15410_0, v0000014a43a162a0_0;
L_0000014a43a3eb80 .part L_0000014a43a3c9c0, 0, 8;
L_0000014a43a3e040 .part L_0000014a43a3c9c0, 8, 24;
L_0000014a43a3eea0 .concat [ 24 1 0 0], L_0000014a43a3e040, L_0000014a43a50790;
L_0000014a43a3ec20 .reduce/and L_0000014a43a3eea0;
L_0000014a43a3f3a0 .part v0000014a43a16020_0, 0, 30;
L_0000014a43a3efe0 .concat [ 2 30 0 0], L_0000014a43a507d8, L_0000014a43a3f3a0;
L_0000014a43a3e860 .arith/sum 32, v0000014a43a167a0_0, L_0000014a43a3efe0;
L_0000014a43a3ef40 .arith/sub 32, L_0000014a43a3e860, L_0000014a43a50820;
L_0000014a43a3e540 .part v0000014a43a167a0_0, 0, 2;
L_0000014a43a3f080 .cmp/eq 2, L_0000014a43a3e540, L_0000014a43a50868;
L_0000014a43a3ed60 .cmp/gt 32, v0000014a43a167a0_0, L_0000014a43a3ef40;
S_0000014a434bdac0 .scope module, "u_fifo_regs" "fifo_regs" 5 620, 13 39 0, S_0000014a4348e1d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "req_valid";
    .port_info 1 /INPUT 1 "req_write";
    .port_info 2 /INPUT 32 "req_addr";
    .port_info 3 /INPUT 32 "req_wdata";
    .port_info 4 /INPUT 4 "req_wstrb";
    .port_info 5 /OUTPUT 32 "rdata";
    .port_info 6 /INPUT 9 "in_fifo_count";
    .port_info 7 /INPUT 9 "out_fifo_count";
    .port_info 8 /INPUT 1 "in_fifo_empty";
    .port_info 9 /INPUT 1 "in_fifo_full";
    .port_info 10 /INPUT 1 "out_fifo_empty";
    .port_info 11 /INPUT 1 "out_fifo_full";
P_0000014a438ae400 .param/l "REG_IN_COUNT" 1 13 61, C4<00000000>;
P_0000014a438ae438 .param/l "REG_OUT_COUNT" 1 13 62, C4<00000100>;
P_0000014a438ae470 .param/l "REG_STATUS" 1 13 63, C4<00001000>;
L_0000014a43a50aa8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000014a43a16f20_0 .net/2u *"_ivl_2", 0 0, L_0000014a43a50aa8;  1 drivers
v0000014a43a163e0_0 .net *"_ivl_5", 23 0, L_0000014a43a481a0;  1 drivers
v0000014a43a16b60_0 .net *"_ivl_6", 62 0, L_0000014a43a48560;  1 drivers
v0000014a43a16520_0 .net "_unused", 0 0, L_0000014a43a482e0;  1 drivers
v0000014a43a17740_0 .net "addr_offset", 7 0, L_0000014a43a48100;  1 drivers
v0000014a43a172e0_0 .net "in_fifo_count", 8 0, v0000014a43a192f0_0;  alias, 1 drivers
v0000014a43a16660_0 .net "in_fifo_empty", 0 0, L_0000014a43a3f120;  alias, 1 drivers
v0000014a43a16d40_0 .net "in_fifo_full", 0 0, L_0000014a43a3f300;  alias, 1 drivers
v0000014a43a174c0_0 .net "out_fifo_count", 8 0, v0000014a43a1b920_0;  alias, 1 drivers
v0000014a43a16840_0 .net "out_fifo_empty", 0 0, L_0000014a43a3e5e0;  alias, 1 drivers
v0000014a43a17a60_0 .net "out_fifo_full", 0 0, L_0000014a43a3e0e0;  alias, 1 drivers
v0000014a43a15f80_0 .var "rdata", 31 0;
v0000014a43a17b00_0 .net "req_addr", 31 0, L_0000014a43a3d000;  alias, 1 drivers
v0000014a43a16700_0 .net "req_valid", 0 0, L_0000014a43977440;  alias, 1 drivers
v0000014a43a168e0_0 .net "req_wdata", 31 0, L_0000014a439786a0;  alias, 1 drivers
v0000014a43a16ca0_0 .net "req_write", 0 0, L_0000014a43978cc0;  alias, 1 drivers
v0000014a43a17ce0_0 .net "req_wstrb", 3 0, L_0000014a43977e50;  alias, 1 drivers
E_0000014a4395b020/0 .event anyedge, v0000014a43a17740_0, v0000014a43a172e0_0, v0000014a43a174c0_0, v0000014a43a12dc0_0;
E_0000014a4395b020/1 .event anyedge, v0000014a43a17600_0, v0000014a43a16840_0, v0000014a43a17a60_0;
E_0000014a4395b020 .event/or E_0000014a4395b020/0, E_0000014a4395b020/1;
L_0000014a43a48100 .part L_0000014a43a3d000, 0, 8;
L_0000014a43a481a0 .part L_0000014a43a3d000, 8, 24;
LS_0000014a43a48560_0_0 .concat [ 4 32 24 1], L_0000014a43977e50, L_0000014a439786a0, L_0000014a43a481a0, L_0000014a43978cc0;
LS_0000014a43a48560_0_4 .concat [ 1 1 0 0], L_0000014a43977440, L_0000014a43a50aa8;
L_0000014a43a48560 .concat [ 61 2 0 0], LS_0000014a43a48560_0_0, LS_0000014a43a48560_0_4;
L_0000014a43a482e0 .reduce/and L_0000014a43a48560;
S_0000014a434c65f0 .scope module, "u_input_fifo" "fifo_sync" 5 531, 14 86 0, S_0000014a4348e1d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "push";
    .port_info 3 /INPUT 64 "push_data";
    .port_info 4 /INPUT 1 "pop";
    .port_info 5 /OUTPUT 64 "rd_data";
    .port_info 6 /OUTPUT 1 "empty";
    .port_info 7 /OUTPUT 1 "full";
    .port_info 8 /OUTPUT 9 "count";
    .port_info 9 /OUTPUT 1 "overflow";
    .port_info 10 /OUTPUT 1 "underflow";
P_0000014a4398e850 .param/l "ADDR_BITS" 1 14 112, +C4<00000000000000000000000000001000>;
P_0000014a4398e888 .param/l "COUNT_W" 1 14 113, +C4<00000000000000000000000000001001>;
P_0000014a4398e8c0 .param/l "DEPTH" 0 14 88, +C4<00000000000000000000000100000000>;
P_0000014a4398e8f8 .param/l "DEPTH_VAL" 1 14 114, C4<100000000>;
P_0000014a4398e930 .param/l "WIDTH" 0 14 87, +C4<00000000000000000000000001000000>;
L_0000014a43977910 .functor OR 1, L_0000014a43a3ecc0, v0000014a43a123c0_0, C4<0>, C4<0>;
L_0000014a43977d70 .functor AND 1, v0000014a43a16160_0, L_0000014a43977910, C4<1>, C4<1>;
L_0000014a43977de0 .functor AND 1, v0000014a43a123c0_0, L_0000014a43a3ee00, C4<1>, C4<1>;
L_0000014a43978080 .functor BUFZ 64, L_0000014a43a3e900, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>;
v0000014a43a16de0_0 .net *"_ivl_1", 0 0, L_0000014a43a3ecc0;  1 drivers
L_0000014a43a508b0 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0000014a43a17880_0 .net/2u *"_ivl_10", 8 0, L_0000014a43a508b0;  1 drivers
L_0000014a43a508f8 .functor BUFT 1, C4<100000000>, C4<0>, C4<0>, C4<0>;
v0000014a43a16e80_0 .net/2u *"_ivl_14", 8 0, L_0000014a43a508f8;  1 drivers
v0000014a43a16fc0_0 .net *"_ivl_18", 63 0, L_0000014a43a3e900;  1 drivers
v0000014a43a17c40_0 .net *"_ivl_20", 9 0, L_0000014a43a3f4e0;  1 drivers
L_0000014a43a50940 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000014a43a17060_0 .net *"_ivl_23", 1 0, L_0000014a43a50940;  1 drivers
v0000014a43a171a0_0 .net *"_ivl_3", 0 0, L_0000014a43977910;  1 drivers
v0000014a43a17240_0 .net *"_ivl_7", 0 0, L_0000014a43a3ee00;  1 drivers
v0000014a43a17420_0 .net "clk", 0 0, o0000014a439c3bc8;  alias, 0 drivers
v0000014a43a192f0_0 .var "count", 8 0;
v0000014a43a18d50_0 .net "empty", 0 0, L_0000014a43a3f120;  alias, 1 drivers
v0000014a43a18210_0 .net "full", 0 0, L_0000014a43a3f300;  alias, 1 drivers
v0000014a43a19b10 .array "mem", 255 0, 63 0;
v0000014a43a18f30_0 .var "overflow", 0 0;
v0000014a43a19a70_0 .net "pop", 0 0, v0000014a43a123c0_0;  alias, 1 drivers
v0000014a43a18e90_0 .net "pop_fire", 0 0, L_0000014a43977de0;  1 drivers
v0000014a43a17f90_0 .net "push", 0 0, v0000014a43a16160_0;  alias, 1 drivers
v0000014a43a19930_0 .net "push_data", 63 0, v0000014a43a16980_0;  alias, 1 drivers
v0000014a43a19430_0 .net "push_fire", 0 0, L_0000014a43977d70;  1 drivers
v0000014a43a19d90_0 .net "rd_data", 63 0, L_0000014a43978080;  alias, 1 drivers
v0000014a43a199d0_0 .var "rd_ptr", 7 0;
v0000014a43a196b0_0 .net "rst_n", 0 0, o0000014a439c3fb8;  alias, 0 drivers
v0000014a43a18530_0 .var "underflow", 0 0;
v0000014a43a19bb0_0 .var "wr_ptr", 7 0;
L_0000014a43a3ecc0 .reduce/nor L_0000014a43a3f300;
L_0000014a43a3ee00 .reduce/nor L_0000014a43a3f120;
L_0000014a43a3f120 .cmp/eq 9, v0000014a43a192f0_0, L_0000014a43a508b0;
L_0000014a43a3f300 .cmp/eq 9, v0000014a43a192f0_0, L_0000014a43a508f8;
L_0000014a43a3e900 .array/port v0000014a43a19b10, L_0000014a43a3f4e0;
L_0000014a43a3f4e0 .concat [ 8 2 0 0], v0000014a43a199d0_0, L_0000014a43a50940;
S_0000014a434c6780 .scope module, "u_instr_sram" "sram_simple" 5 448, 15 55 0, S_0000014a4348e1d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "req_valid";
    .port_info 3 /INPUT 1 "req_write";
    .port_info 4 /INPUT 32 "req_addr";
    .port_info 5 /INPUT 32 "req_wdata";
    .port_info 6 /INPUT 4 "req_wstrb";
    .port_info 7 /OUTPUT 32 "rdata";
P_0000014a438ae6c0 .param/l "ADDR_BITS" 1 15 73, +C4<00000000000000000000000000001100>;
P_0000014a438ae6f8 .param/l "MEM_BYTES" 0 15 58, +C4<00000000000000000100000000000000>;
P_0000014a438ae730 .param/l "WORDS" 1 15 72, +C4<00000000000000000001000000000000>;
L_0000014a43978860 .functor BUFZ 32, L_0000014a43a3d140, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000014a43a18a30_0 .net *"_ivl_10", 13 0, L_0000014a43a3dbe0;  1 drivers
L_0000014a43a50598 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000014a43a18fd0_0 .net *"_ivl_13", 1 0, L_0000014a43a50598;  1 drivers
L_0000014a43a50550 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000014a43a18850_0 .net/2u *"_ivl_2", 0 0, L_0000014a43a50550;  1 drivers
v0000014a43a18cb0_0 .net *"_ivl_4", 69 0, L_0000014a43a3d0a0;  1 drivers
v0000014a43a19e30_0 .net *"_ivl_8", 31 0, L_0000014a43a3d140;  1 drivers
v0000014a43a19750_0 .net "_unused", 0 0, L_0000014a43a3cba0;  1 drivers
v0000014a43a187b0_0 .net "clk", 0 0, o0000014a439c3bc8;  alias, 0 drivers
v0000014a43a19570 .array "mem", 4095 0, 31 0;
v0000014a43a18030_0 .net "rdata", 31 0, L_0000014a43978860;  alias, 1 drivers
v0000014a43a18990_0 .net "req_addr", 31 0, L_0000014a43a3c4c0;  alias, 1 drivers
v0000014a43a180d0_0 .net "req_valid", 0 0, L_0000014a43975df0;  alias, 1 drivers
v0000014a43a19250_0 .net "req_wdata", 31 0, L_0000014a439789b0;  alias, 1 drivers
v0000014a43a197f0_0 .net "req_write", 0 0, L_0000014a439774b0;  alias, 1 drivers
v0000014a43a18350_0 .net "req_wstrb", 3 0, L_0000014a43978160;  alias, 1 drivers
v0000014a43a194d0_0 .net "rst_n", 0 0, o0000014a439c3fb8;  alias, 0 drivers
v0000014a43a18ad0_0 .net "word_addr", 11 0, L_0000014a43a3d780;  1 drivers
L_0000014a43a3d780 .part L_0000014a43a3c4c0, 2, 12;
LS_0000014a43a3d0a0_0_0 .concat [ 4 32 32 1], L_0000014a43978160, L_0000014a439789b0, L_0000014a43a3c4c0, o0000014a439c3fb8;
LS_0000014a43a3d0a0_0_4 .concat [ 1 0 0 0], L_0000014a43a50550;
L_0000014a43a3d0a0 .concat [ 69 1 0 0], LS_0000014a43a3d0a0_0_0, LS_0000014a43a3d0a0_0_4;
L_0000014a43a3cba0 .reduce/and L_0000014a43a3d0a0;
L_0000014a43a3d140 .array/port v0000014a43a19570, L_0000014a43a3dbe0;
L_0000014a43a3dbe0 .concat [ 12 2 0 0], L_0000014a43a3d780, L_0000014a43a50598;
S_0000014a434e7620 .scope module, "u_jtag" "jtag_stub" 5 946, 16 36 0, S_0000014a4348e1d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "jtag_tck";
    .port_info 1 /INPUT 1 "jtag_tms";
    .port_info 2 /INPUT 1 "jtag_tdi";
    .port_info 3 /OUTPUT 1 "jtag_tdo";
L_0000014a43977b40 .functor XOR 1, o0000014a439c8128, o0000014a439c81b8, C4<0>, C4<0>;
L_0000014a43977fa0 .functor XOR 1, L_0000014a43977b40, o0000014a439c8158, C4<0>, C4<0>;
v0000014a43a19c50_0 .net *"_ivl_0", 0 0, L_0000014a43977b40;  1 drivers
v0000014a43a188f0_0 .net "_unused", 0 0, L_0000014a43977fa0;  1 drivers
v0000014a43a18b70_0 .net "jtag_tck", 0 0, o0000014a439c8128;  alias, 0 drivers
v0000014a43a18170_0 .net "jtag_tdi", 0 0, o0000014a439c8158;  alias, 0 drivers
v0000014a43a18c10_0 .net "jtag_tdo", 0 0, L_0000014a43a50d30;  alias, 1 drivers
v0000014a43a182b0_0 .net "jtag_tms", 0 0, o0000014a439c81b8;  alias, 0 drivers
S_0000014a43a1a2c0 .scope module, "u_lif" "lif_neurons" 5 764, 17 59 0, S_0000014a4348e1d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "soft_reset_pulse";
    .port_info 3 /INPUT 1 "neuron_in_valid";
    .port_info 4 /INPUT 90 "neuron_in_data";
    .port_info 5 /INPUT 3 "bitplane_shift";
    .port_info 6 /INPUT 32 "threshold";
    .port_info 7 /INPUT 1 "reset_mode";
    .port_info 8 /OUTPUT 1 "out_fifo_push";
    .port_info 9 /OUTPUT 4 "out_fifo_wdata";
    .port_info 10 /INPUT 1 "out_fifo_full";
P_0000014a4398d770 .param/l "BITPLANE_MAX" 1 17 89, C4<111>;
P_0000014a4398d7a8 .param/l "BITPLANE_W" 1 17 87, +C4<00000000000000000000000000000011>;
P_0000014a4398d7e0 .param/l "MEM_W" 1 17 86, +C4<00000000000000000000000000100000>;
P_0000014a4398d818 .param/l "QADDR_BITS" 1 17 120, +C4<00000000000000000000000000000101>;
P_0000014a4398d850 .param/l "QDEPTH" 1 17 119, +C4<00000000000000000000000000100000>;
L_0000014a43978470 .functor BUFZ 1, v0000014a43a1b740_0, C4<0>, C4<0>, C4<0>;
v0000014a43a19cf0_0 .net "_unused_queue_overflow", 0 0, L_0000014a43978470;  1 drivers
v0000014a43a183f0_0 .net "bitplane_shift", 2 0, v0000014a43a12fa0_0;  alias, 1 drivers
v0000014a43a18490_0 .net "clk", 0 0, o0000014a439c3bc8;  alias, 0 drivers
v0000014a43a185d0_0 .var/i "i", 31 0;
v0000014a43a18670 .array/s "membrane", 9 0, 31 0;
v0000014a43a18710_0 .net "neuron_in_data", 89 0, v0000014a439b9bf0_0;  alias, 1 drivers
v0000014a43a1d540_0 .net "neuron_in_valid", 0 0, v0000014a439b8930_0;  alias, 1 drivers
v0000014a43a1d0e0_0 .net "out_fifo_full", 0 0, L_0000014a43a3e0e0;  alias, 1 drivers
v0000014a43a1c140_0 .var "out_fifo_push", 0 0;
v0000014a43a1c320_0 .var "out_fifo_wdata", 3 0;
v0000014a43a1bb00_0 .var "q_count", 5 0;
v0000014a43a1b740_0 .var "queue_overflow", 0 0;
v0000014a43a1d5e0_0 .var "rd_ptr", 4 0;
v0000014a43a1c3c0_0 .net "reset_mode", 0 0, v0000014a43a1ed00_0;  alias, 1 drivers
v0000014a43a1d680_0 .net "rst_n", 0 0, o0000014a439c3fb8;  alias, 0 drivers
v0000014a43a1ce60_0 .net "soft_reset_pulse", 0 0, v0000014a43a1e620_0;  alias, 1 drivers
v0000014a43a1cbe0 .array "spike_q", 31 0, 3 0;
v0000014a43a1c460_0 .net "threshold", 31 0, v0000014a43a1ebc0_0;  alias, 1 drivers
v0000014a43a1d720_0 .net/s "threshold_ext", 31 0, L_0000014a43a48600;  1 drivers
v0000014a43a1b240_0 .var "wr_ptr", 4 0;
L_0000014a43a48600 .concat [ 32 0 0 0], v0000014a43a1ebc0_0;
S_0000014a43a19fa0 .scope begin, "lif_ff" "lif_ff" 17 139, 17 139 0, S_0000014a43a1a2c0;
 .timescale -9 -12;
v0000014a43a19610_0 .var/s "addend", 31 0;
v0000014a43a19070_0 .var/s "new_mem", 31 0;
v0000014a43a18df0_0 .var/s "signed_in", 8 0;
v0000014a43a19110_0 .var "spike", 0 0;
v0000014a43a191b0_0 .var/2s "temp_count", 31 0;
v0000014a43a19890_0 .var/2s "temp_rd_ptr", 31 0;
v0000014a43a19390_0 .var/2s "temp_wr_ptr", 31 0;
S_0000014a43a1a130 .scope module, "u_macro" "cim_macro_blackbox" 5 720, 18 103 0, S_0000014a4348e1d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 64 "wl_spike";
    .port_info 3 /INPUT 1 "dac_valid";
    .port_info 4 /INPUT 1 "cim_start";
    .port_info 5 /OUTPUT 1 "cim_done";
    .port_info 6 /INPUT 1 "adc_start";
    .port_info 7 /OUTPUT 1 "adc_done";
    .port_info 8 /INPUT 5 "bl_sel";
    .port_info 9 /OUTPUT 8 "bl_data";
P_0000014a4348e4f0 .param/l "ADC_CH_MAX" 1 18 141, C4<10100>;
P_0000014a4348e528 .param/l "BL_SEL_W" 1 18 135, +C4<00000000000000000000000000000101>;
P_0000014a4348e560 .param/l "P_ADC_CHANNELS" 0 18 105, +C4<00000000000000000000000000010100>;
P_0000014a4348e598 .param/l "P_NUM_INPUTS" 0 18 104, +C4<00000000000000000000000001000000>;
v0000014a43a1cdc0_0 .var "adc_busy", 0 0;
v0000014a43a1b100_0 .var "adc_cnt", 7 0;
v0000014a43a1d400_0 .var "adc_done", 0 0;
v0000014a43a1d2c0_0 .net "adc_start", 0 0, v0000014a439b9510_0;  alias, 1 drivers
v0000014a43a1c280_0 .var "bl_data", 7 0;
v0000014a43a1b1a0_0 .var "bl_data_internal", 159 0;
v0000014a43a1bce0_0 .net "bl_sel", 4 0, v0000014a439b9650_0;  alias, 1 drivers
v0000014a43a1b2e0_0 .var "cim_busy", 0 0;
v0000014a43a1b6a0_0 .var "cim_cnt", 7 0;
v0000014a43a1cd20_0 .var "cim_done", 0 0;
v0000014a43a1bc40_0 .net "cim_start", 0 0, v0000014a43a12640_0;  alias, 1 drivers
v0000014a43a1b380_0 .net "clk", 0 0, o0000014a439c3bc8;  alias, 0 drivers
v0000014a43a1b9c0_0 .net "dac_valid", 0 0, v0000014a43a14830_0;  alias, 1 drivers
v0000014a43a1b420_0 .var "pop_count", 7 0;
v0000014a43a1b4c0_0 .net "rst_n", 0 0, o0000014a439c3fb8;  alias, 0 drivers
v0000014a43a1b560_0 .var "wl_latched", 63 0;
v0000014a43a1cb40_0 .net "wl_spike", 63 0, L_0000014a43977bb0;  alias, 1 drivers
E_0000014a4395b260 .event anyedge, v0000014a439b9650_0, v0000014a43a1b1a0_0;
E_0000014a4395afa0 .event anyedge, v0000014a43a1b560_0;
S_0000014a43a1a450 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 18 288, 18 288 0, S_0000014a43a1a130;
 .timescale -9 -12;
v0000014a43a1bba0_0 .var/2s "j", 31 0;
S_0000014a43a1a900 .scope autofunction.vec4.s8, "popcount_fn" "popcount_fn" 18 172, 18 172 0, S_0000014a43a1a130;
 .timescale -9 -12;
v0000014a43a1b060_0 .var/i "k", 31 0;
; Variable popcount_fn is vec4 return value of scope S_0000014a43a1a900
v0000014a43a1afc0_0 .var "v", 63 0;
TD_chip_top.u_soc_core.u_macro.popcount_fn ;
    %pushi/vec4 0, 0, 8;
    %ret/vec4 0, 0, 8;  Assign to popcount_fn (store_vec4_to_lval)
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000014a43a1b060_0, 0, 32;
T_1.1 ;
    %load/vec4 v0000014a43a1b060_0;
    %cmpi/s 64, 0, 32;
    %jmp/0xz T_1.2, 5;
    %retload/vec4 0; Load popcount_fn (draw_signal_vec4)
    %load/vec4 v0000014a43a1afc0_0;
    %load/vec4 v0000014a43a1b060_0;
    %part/s 1;
    %pad/u 8;
    %add;
    %ret/vec4 0, 0, 8;  Assign to popcount_fn (store_vec4_to_lval)
    %load/vec4 v0000014a43a1b060_0;
    %addi 1, 0, 32;
    %store/vec4 v0000014a43a1b060_0, 0, 32;
    %jmp T_1.1;
T_1.2 ;
    %end;
S_0000014a43a1a5e0 .scope module, "u_output_fifo" "fifo_sync" 5 548, 14 86 0, S_0000014a4348e1d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "push";
    .port_info 3 /INPUT 4 "push_data";
    .port_info 4 /INPUT 1 "pop";
    .port_info 5 /OUTPUT 4 "rd_data";
    .port_info 6 /OUTPUT 1 "empty";
    .port_info 7 /OUTPUT 1 "full";
    .port_info 8 /OUTPUT 9 "count";
    .port_info 9 /OUTPUT 1 "overflow";
    .port_info 10 /OUTPUT 1 "underflow";
P_0000014a4398d0b0 .param/l "ADDR_BITS" 1 14 112, +C4<00000000000000000000000000001000>;
P_0000014a4398d0e8 .param/l "COUNT_W" 1 14 113, +C4<00000000000000000000000000001001>;
P_0000014a4398d120 .param/l "DEPTH" 0 14 88, +C4<00000000000000000000000100000000>;
P_0000014a4398d158 .param/l "DEPTH_VAL" 1 14 114, C4<100000000>;
P_0000014a4398d190 .param/l "WIDTH" 0 14 87, +C4<00000000000000000000000000000100>;
L_0000014a439790b0 .functor OR 1, L_0000014a43a3f580, v0000014a43a1ea80_0, C4<0>, C4<0>;
L_0000014a43978400 .functor AND 1, v0000014a43a1c140_0, L_0000014a439790b0, C4<1>, C4<1>;
L_0000014a43978e10 .functor AND 1, v0000014a43a1ea80_0, L_0000014a43a3f620, C4<1>, C4<1>;
L_0000014a43978be0 .functor BUFZ 4, L_0000014a43a3e220, C4<0000>, C4<0000>, C4<0000>;
v0000014a43a1c6e0_0 .net *"_ivl_1", 0 0, L_0000014a43a3f580;  1 drivers
L_0000014a43a50988 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0000014a43a1cf00_0 .net/2u *"_ivl_10", 8 0, L_0000014a43a50988;  1 drivers
L_0000014a43a509d0 .functor BUFT 1, C4<100000000>, C4<0>, C4<0>, C4<0>;
v0000014a43a1b7e0_0 .net/2u *"_ivl_14", 8 0, L_0000014a43a509d0;  1 drivers
v0000014a43a1b880_0 .net *"_ivl_18", 3 0, L_0000014a43a3e220;  1 drivers
v0000014a43a1cfa0_0 .net *"_ivl_20", 9 0, L_0000014a43a3e680;  1 drivers
L_0000014a43a50a18 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000014a43a1bd80_0 .net *"_ivl_23", 1 0, L_0000014a43a50a18;  1 drivers
v0000014a43a1cc80_0 .net *"_ivl_3", 0 0, L_0000014a439790b0;  1 drivers
v0000014a43a1c960_0 .net *"_ivl_7", 0 0, L_0000014a43a3f620;  1 drivers
v0000014a43a1be20_0 .net "clk", 0 0, o0000014a439c3bc8;  alias, 0 drivers
v0000014a43a1b920_0 .var "count", 8 0;
v0000014a43a1c000_0 .net "empty", 0 0, L_0000014a43a3e5e0;  alias, 1 drivers
v0000014a43a1c780_0 .net "full", 0 0, L_0000014a43a3e0e0;  alias, 1 drivers
v0000014a43a1d040 .array "mem", 255 0, 3 0;
v0000014a43a1ba60_0 .var "overflow", 0 0;
v0000014a43a1bec0_0 .net "pop", 0 0, v0000014a43a1ea80_0;  alias, 1 drivers
v0000014a43a1c8c0_0 .net "pop_fire", 0 0, L_0000014a43978e10;  1 drivers
v0000014a43a1bf60_0 .net "push", 0 0, v0000014a43a1c140_0;  alias, 1 drivers
v0000014a43a1c0a0_0 .net "push_data", 3 0, v0000014a43a1c320_0;  alias, 1 drivers
v0000014a43a1ca00_0 .net "push_fire", 0 0, L_0000014a43978400;  1 drivers
v0000014a43a1c1e0_0 .net "rd_data", 3 0, L_0000014a43978be0;  alias, 1 drivers
v0000014a43a1d180_0 .var "rd_ptr", 7 0;
v0000014a43a1d4a0_0 .net "rst_n", 0 0, o0000014a439c3fb8;  alias, 0 drivers
v0000014a43a1c500_0 .var "underflow", 0 0;
v0000014a43a1c5a0_0 .var "wr_ptr", 7 0;
L_0000014a43a3f580 .reduce/nor L_0000014a43a3e0e0;
L_0000014a43a3f620 .reduce/nor L_0000014a43a3e5e0;
L_0000014a43a3e5e0 .cmp/eq 9, v0000014a43a1b920_0, L_0000014a43a50988;
L_0000014a43a3e0e0 .cmp/eq 9, v0000014a43a1b920_0, L_0000014a43a509d0;
L_0000014a43a3e220 .array/port v0000014a43a1d040, L_0000014a43a3e680;
L_0000014a43a3e680 .concat [ 8 2 0 0], v0000014a43a1d180_0, L_0000014a43a50a18;
S_0000014a43a1ac20 .scope module, "u_reg_bank" "reg_bank" 5 577, 19 96 0, S_0000014a4348e1d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "req_valid";
    .port_info 3 /INPUT 1 "req_write";
    .port_info 4 /INPUT 32 "req_addr";
    .port_info 5 /INPUT 32 "req_wdata";
    .port_info 6 /INPUT 4 "req_wstrb";
    .port_info 7 /OUTPUT 32 "rdata";
    .port_info 8 /INPUT 1 "snn_busy";
    .port_info 9 /INPUT 1 "snn_done_pulse";
    .port_info 10 /INPUT 8 "timestep_counter";
    .port_info 11 /INPUT 1 "in_fifo_empty";
    .port_info 12 /INPUT 1 "in_fifo_full";
    .port_info 13 /INPUT 1 "out_fifo_empty";
    .port_info 14 /INPUT 1 "out_fifo_full";
    .port_info 15 /INPUT 4 "out_fifo_rdata";
    .port_info 16 /INPUT 9 "out_fifo_count";
    .port_info 17 /INPUT 16 "adc_sat_high";
    .port_info 18 /INPUT 16 "adc_sat_low";
    .port_info 19 /INPUT 16 "dbg_dma_frame_cnt";
    .port_info 20 /INPUT 16 "dbg_cim_cycle_cnt";
    .port_info 21 /INPUT 16 "dbg_spike_cnt";
    .port_info 22 /INPUT 16 "dbg_wl_stall_cnt";
    .port_info 23 /OUTPUT 32 "neuron_threshold";
    .port_info 24 /OUTPUT 8 "timesteps";
    .port_info 25 /OUTPUT 1 "reset_mode";
    .port_info 26 /OUTPUT 1 "start_pulse";
    .port_info 27 /OUTPUT 1 "soft_reset_pulse";
    .port_info 28 /OUTPUT 1 "cim_test_mode";
    .port_info 29 /OUTPUT 8 "cim_test_data_pos";
    .port_info 30 /OUTPUT 8 "cim_test_data_neg";
    .port_info 31 /OUTPUT 1 "out_fifo_pop";
P_0000014a4350dd00 .param/l "REG_ADC_SAT_COUNT" 1 19 176, C4<00101000>;
P_0000014a4350dd38 .param/l "REG_CIM_CTRL" 1 19 165, C4<00010100>;
P_0000014a4350dd70 .param/l "REG_CIM_TEST" 1 19 178, C4<00101100>;
P_0000014a4350dda8 .param/l "REG_DBG_CNT_0" 1 19 180, C4<00110000>;
P_0000014a4350dde0 .param/l "REG_DBG_CNT_1" 1 19 181, C4<00110100>;
P_0000014a4350de18 .param/l "REG_NUM_INPUTS" 1 19 162, C4<00001000>;
P_0000014a4350de50 .param/l "REG_NUM_OUTPUTS" 1 19 163, C4<00001100>;
P_0000014a4350de88 .param/l "REG_OUT_COUNT" 1 19 168, C4<00100000>;
P_0000014a4350dec0 .param/l "REG_OUT_DATA" 1 19 167, C4<00011100>;
P_0000014a4350def8 .param/l "REG_RESET_MODE" 1 19 164, C4<00010000>;
P_0000014a4350df30 .param/l "REG_STATUS" 1 19 166, C4<00011000>;
P_0000014a4350df68 .param/l "REG_THRESHOLD" 1 19 160, C4<00000000>;
P_0000014a4350dfa0 .param/l "REG_THRESHOLD_RATIO" 1 19 174, C4<00100100>;
P_0000014a4350dfd8 .param/l "REG_TIMESTEPS" 1 19 161, C4<00000100>;
L_0000014a43978710 .functor AND 1, L_0000014a439772f0, L_0000014a439764f0, C4<1>, C4<1>;
v0000014a43a1d220_0 .net *"_ivl_10", 25 0, L_0000014a43a48420;  1 drivers
L_0000014a43a50a60 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000014a43a1c640_0 .net/2u *"_ivl_4", 0 0, L_0000014a43a50a60;  1 drivers
v0000014a43a1c820_0 .net *"_ivl_7", 23 0, L_0000014a43a3e9a0;  1 drivers
v0000014a43a1d360_0 .net *"_ivl_9", 0 0, L_0000014a439ba0f0;  1 drivers
v0000014a43a1caa0_0 .net "_unused", 0 0, L_0000014a43a48060;  1 drivers
v0000014a43a1e300_0 .net "adc_sat_high", 15 0, v0000014a439b8890_0;  alias, 1 drivers
v0000014a43a1eb20_0 .net "adc_sat_low", 15 0, v0000014a439b9b50_0;  alias, 1 drivers
v0000014a43a1e800_0 .net "addr_offset", 7 0, L_0000014a43a3e2c0;  1 drivers
v0000014a43a1e260_0 .var "cim_test_data_neg", 7 0;
v0000014a43a1dcc0_0 .var "cim_test_data_pos", 7 0;
v0000014a43a1da40_0 .var "cim_test_mode", 0 0;
v0000014a43a1d860_0 .net "clk", 0 0, o0000014a439c3bc8;  alias, 0 drivers
v0000014a43a1db80_0 .net "dbg_cim_cycle_cnt", 15 0, v0000014a43a378e0_0;  1 drivers
v0000014a43a1dea0_0 .net "dbg_dma_frame_cnt", 15 0, v0000014a43a37d40_0;  1 drivers
v0000014a43a1e6c0_0 .net "dbg_spike_cnt", 15 0, v0000014a43a384c0_0;  1 drivers
v0000014a43a1e3a0_0 .net "dbg_wl_stall_cnt", 15 0, v0000014a43a373e0_0;  1 drivers
v0000014a43a1dd60_0 .var "done_sticky", 0 0;
v0000014a43a1e9e0_0 .net "in_fifo_empty", 0 0, L_0000014a43a3f120;  alias, 1 drivers
v0000014a43a1e1c0_0 .net "in_fifo_full", 0 0, L_0000014a43a3f300;  alias, 1 drivers
v0000014a43a1ebc0_0 .var "neuron_threshold", 31 0;
v0000014a43a1e8a0_0 .net "out_fifo_count", 8 0, v0000014a43a1b920_0;  alias, 1 drivers
v0000014a43a1dae0_0 .net "out_fifo_empty", 0 0, L_0000014a43a3e5e0;  alias, 1 drivers
v0000014a43a1df40_0 .net "out_fifo_full", 0 0, L_0000014a43a3e0e0;  alias, 1 drivers
v0000014a43a1ea80_0 .var "out_fifo_pop", 0 0;
v0000014a43a1e440_0 .net "out_fifo_rdata", 3 0, L_0000014a43978be0;  alias, 1 drivers
v0000014a43a1dc20_0 .var "pop_pending", 0 0;
v0000014a43a1ec60_0 .var "rdata", 31 0;
v0000014a43a1de00_0 .net "req_addr", 31 0, L_0000014a43a3bc00;  alias, 1 drivers
v0000014a43a1dfe0_0 .net "req_valid", 0 0, L_0000014a439772f0;  alias, 1 drivers
v0000014a43a1e4e0_0 .net "req_wdata", 31 0, L_0000014a439782b0;  alias, 1 drivers
v0000014a43a1e080_0 .net "req_write", 0 0, L_0000014a439764f0;  alias, 1 drivers
v0000014a43a1e120_0 .net "req_wstrb", 3 0, L_0000014a43978da0;  alias, 1 drivers
v0000014a43a1ed00_0 .var "reset_mode", 0 0;
v0000014a43a1d7c0_0 .net "rst_n", 0 0, o0000014a439c3fb8;  alias, 0 drivers
v0000014a43a1e580_0 .net "snn_busy", 0 0, v0000014a43a139a0_0;  alias, 1 drivers
v0000014a43a1e760_0 .net "snn_done_pulse", 0 0, v0000014a43a12000_0;  alias, 1 drivers
v0000014a43a1e620_0 .var "soft_reset_pulse", 0 0;
v0000014a43a1d900_0 .var "start_pulse", 0 0;
v0000014a43a1e940_0 .var "threshold_ratio", 7 0;
v0000014a43a1eda0_0 .net "timestep_counter", 7 0, v0000014a43a13220_0;  alias, 1 drivers
v0000014a43a1ee40_0 .var "timesteps", 7 0;
v0000014a43a1d9a0_0 .net "write_en", 0 0, L_0000014a43978710;  1 drivers
E_0000014a4395bb20/0 .event anyedge, v0000014a43a1e800_0, v0000014a43a1c460_0, v0000014a43a12820_0, v0000014a43a1c3c0_0;
E_0000014a4395bb20/1 .event anyedge, v0000014a43a1dd60_0, v0000014a43a139a0_0, v0000014a43a12dc0_0, v0000014a43a17600_0;
E_0000014a4395bb20/2 .event anyedge, v0000014a43a16840_0, v0000014a43a17a60_0, v0000014a43a13220_0, v0000014a43a1c1e0_0;
E_0000014a4395bb20/3 .event anyedge, v0000014a43a174c0_0, v0000014a43a1e940_0, v0000014a439b9b50_0, v0000014a439b8890_0;
E_0000014a4395bb20/4 .event anyedge, v0000014a43a1e260_0, v0000014a43a1dcc0_0, v0000014a43a1da40_0, v0000014a43a1db80_0;
E_0000014a4395bb20/5 .event anyedge, v0000014a43a1dea0_0, v0000014a43a1e3a0_0, v0000014a43a1e6c0_0;
E_0000014a4395bb20 .event/or E_0000014a4395bb20/0, E_0000014a4395bb20/1, E_0000014a4395bb20/2, E_0000014a4395bb20/3, E_0000014a4395bb20/4, E_0000014a4395bb20/5;
L_0000014a43a3e2c0 .part L_0000014a43a3bc00, 0, 8;
L_0000014a43a3e9a0 .part L_0000014a43a3bc00, 8, 24;
L_0000014a439ba0f0 .part L_0000014a43978da0, 3, 1;
L_0000014a43a48420 .concat [ 1 24 1 0], L_0000014a439ba0f0, L_0000014a43a3e9a0, L_0000014a43a50a60;
L_0000014a43a48060 .reduce/and L_0000014a43a48420;
S_0000014a43a1aa90 .scope module, "u_spi" "spi_stub" 5 928, 20 41 0, S_0000014a4348e1d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "req_valid";
    .port_info 3 /INPUT 1 "req_write";
    .port_info 4 /INPUT 32 "req_addr";
    .port_info 5 /INPUT 32 "req_wdata";
    .port_info 6 /INPUT 4 "req_wstrb";
    .port_info 7 /OUTPUT 32 "rdata";
    .port_info 8 /OUTPUT 1 "spi_cs_n";
    .port_info 9 /OUTPUT 1 "spi_sck";
    .port_info 10 /OUTPUT 1 "spi_mosi";
    .port_info 11 /INPUT 1 "spi_miso";
P_0000014a4345ca10 .param/l "REG_CTRL" 1 20 61, C4<00000000>;
P_0000014a4345ca48 .param/l "REG_RXDATA" 1 20 64, C4<00001100>;
P_0000014a4345ca80 .param/l "REG_STATUS" 1 20 62, C4<00000100>;
P_0000014a4345cab8 .param/l "REG_TXDATA" 1 20 63, C4<00001000>;
L_0000014a43977ad0 .functor AND 1, L_0000014a439763a0, L_0000014a43978550, C4<1>, C4<1>;
L_0000014a43a50c10 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000014a43a2bbb0_0 .net/2u *"_ivl_4", 0 0, L_0000014a43a50c10;  1 drivers
v0000014a43a2bb10_0 .net *"_ivl_7", 23 0, L_0000014a43a41c60;  1 drivers
v0000014a43a2c470_0 .net *"_ivl_8", 29 0, L_0000014a43a411c0;  1 drivers
v0000014a43a2c3d0_0 .net "_unused", 0 0, L_0000014a43a42200;  1 drivers
v0000014a43a2bc50_0 .net "addr_offset", 7 0, L_0000014a43a41120;  1 drivers
v0000014a43a2b9d0_0 .net "clk", 0 0, o0000014a439c3bc8;  alias, 0 drivers
v0000014a43a2b890_0 .var "ctrl_reg", 31 0;
v0000014a43a2be30_0 .var "rdata", 31 0;
v0000014a43a2c510_0 .net "req_addr", 31 0, L_0000014a43a3d6e0;  alias, 1 drivers
v0000014a43a2c5b0_0 .net "req_valid", 0 0, L_0000014a439763a0;  alias, 1 drivers
v0000014a43a2bcf0_0 .net "req_wdata", 31 0, L_0000014a43977d00;  alias, 1 drivers
v0000014a43a2c650_0 .net "req_write", 0 0, L_0000014a43978550;  alias, 1 drivers
v0000014a43a2c6f0_0 .net "req_wstrb", 3 0, L_0000014a43978b70;  alias, 1 drivers
v0000014a43a2c8d0_0 .net "rst_n", 0 0, o0000014a439c3fb8;  alias, 0 drivers
v0000014a43a2c790_0 .net "spi_cs_n", 0 0, L_0000014a43a50c58;  alias, 1 drivers
v0000014a43a2cdd0_0 .net "spi_miso", 0 0, o0000014a439c9c28;  alias, 0 drivers
v0000014a43a2c830_0 .net "spi_mosi", 0 0, L_0000014a43a50ce8;  alias, 1 drivers
v0000014a43a2c330_0 .net "spi_sck", 0 0, L_0000014a43a50ca0;  alias, 1 drivers
v0000014a43a2cbf0_0 .var "status_reg", 31 0;
v0000014a43a2c970_0 .var "txdata_reg", 31 0;
v0000014a43a2ce70_0 .net "write_en", 0 0, L_0000014a43977ad0;  1 drivers
E_0000014a4395b0a0 .event anyedge, v0000014a43a2bc50_0, v0000014a43a2b890_0, v0000014a43a2cbf0_0, v0000014a43a2c970_0;
L_0000014a43a41120 .part L_0000014a43a3d6e0, 0, 8;
L_0000014a43a41c60 .part L_0000014a43a3d6e0, 8, 24;
L_0000014a43a411c0 .concat [ 1 4 24 1], o0000014a439c9c28, L_0000014a43978b70, L_0000014a43a41c60, L_0000014a43a50c10;
L_0000014a43a42200 .reduce/and L_0000014a43a411c0;
S_0000014a43a1a770 .scope module, "u_uart" "uart_stub" 5 913, 21 33 0, S_0000014a4348e1d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "req_valid";
    .port_info 3 /INPUT 1 "req_write";
    .port_info 4 /INPUT 32 "req_addr";
    .port_info 5 /INPUT 32 "req_wdata";
    .port_info 6 /INPUT 4 "req_wstrb";
    .port_info 7 /OUTPUT 32 "rdata";
    .port_info 8 /INPUT 1 "uart_rx";
    .port_info 9 /OUTPUT 1 "uart_tx";
P_0000014a4345e6c0 .param/l "REG_CTRL" 1 21 56, C4<00001100>;
P_0000014a4345e6f8 .param/l "REG_RXDATA" 1 21 54, C4<00000100>;
P_0000014a4345e730 .param/l "REG_STATUS" 1 21 55, C4<00001000>;
P_0000014a4345e768 .param/l "REG_TXDATA" 1 21 53, C4<00000000>;
L_0000014a43977590 .functor AND 1, L_0000014a43977360, L_0000014a43976640, C4<1>, C4<1>;
L_0000014a43a50b80 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000014a43a2b7f0_0 .net/2u *"_ivl_4", 0 0, L_0000014a43a50b80;  1 drivers
v0000014a43a2cab0_0 .net *"_ivl_7", 23 0, L_0000014a43a42e80;  1 drivers
v0000014a43a2ca10_0 .net *"_ivl_8", 29 0, L_0000014a43a422a0;  1 drivers
v0000014a43a2cb50_0 .net "_unused", 0 0, L_0000014a43a428e0;  1 drivers
v0000014a43a2c010_0 .net "addr_offset", 7 0, L_0000014a43a413a0;  1 drivers
v0000014a43a2cc90_0 .net "clk", 0 0, o0000014a439c3bc8;  alias, 0 drivers
v0000014a43a2c290_0 .var "ctrl_reg", 31 0;
v0000014a43a2b930_0 .var "rdata", 31 0;
v0000014a43a2ba70_0 .net "req_addr", 31 0, L_0000014a43a3ba20;  alias, 1 drivers
v0000014a43a2cd30_0 .net "req_valid", 0 0, L_0000014a43977360;  alias, 1 drivers
v0000014a43a2bd90_0 .net "req_wdata", 31 0, L_0000014a43977980;  alias, 1 drivers
v0000014a43a2bed0_0 .net "req_write", 0 0, L_0000014a43976640;  alias, 1 drivers
v0000014a43a2bf70_0 .net "req_wstrb", 3 0, L_0000014a43977a60;  alias, 1 drivers
v0000014a43a2c0b0_0 .net "rst_n", 0 0, o0000014a439c3fb8;  alias, 0 drivers
v0000014a43a2c150_0 .var "status_reg", 31 0;
v0000014a43a2c1f0_0 .var "txdata_reg", 31 0;
v0000014a43a2a170_0 .net "uart_rx", 0 0, o0000014a439ca108;  alias, 0 drivers
v0000014a43a29b30_0 .net "uart_tx", 0 0, L_0000014a43a50bc8;  alias, 1 drivers
v0000014a43a29f90_0 .net "write_en", 0 0, L_0000014a43977590;  1 drivers
E_0000014a4395ade0 .event anyedge, v0000014a43a2c010_0, v0000014a43a2c1f0_0, v0000014a43a2c150_0, v0000014a43a2c290_0;
L_0000014a43a413a0 .part L_0000014a43a3ba20, 0, 8;
L_0000014a43a42e80 .part L_0000014a43a3ba20, 8, 24;
L_0000014a43a422a0 .concat [ 1 4 24 1], o0000014a439ca108, L_0000014a43977a60, L_0000014a43a42e80, L_0000014a43a50b80;
L_0000014a43a428e0 .reduce/and L_0000014a43a422a0;
S_0000014a43a1adb0 .scope module, "u_weight_sram" "sram_simple" 5 482, 15 55 0, S_0000014a4348e1d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "req_valid";
    .port_info 3 /INPUT 1 "req_write";
    .port_info 4 /INPUT 32 "req_addr";
    .port_info 5 /INPUT 32 "req_wdata";
    .port_info 6 /INPUT 4 "req_wstrb";
    .port_info 7 /OUTPUT 32 "rdata";
P_0000014a438adfe0 .param/l "ADDR_BITS" 1 15 73, +C4<00000000000000000000000000001100>;
P_0000014a438ae018 .param/l "MEM_BYTES" 0 15 58, +C4<00000000000000000100000000000000>;
P_0000014a438ae050 .param/l "WORDS" 1 15 72, +C4<00000000000000000001000000000000>;
L_0000014a43978ef0 .functor BUFZ 32, L_0000014a43a3eae0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000014a43a294f0_0 .net *"_ivl_10", 13 0, L_0000014a43a3e400;  1 drivers
L_0000014a43a50748 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000014a43a299f0_0 .net *"_ivl_13", 1 0, L_0000014a43a50748;  1 drivers
L_0000014a43a50700 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000014a43a29d10_0 .net/2u *"_ivl_2", 0 0, L_0000014a43a50700;  1 drivers
v0000014a43a29770_0 .net *"_ivl_4", 69 0, L_0000014a43a3f260;  1 drivers
v0000014a43a2a490_0 .net *"_ivl_8", 31 0, L_0000014a43a3eae0;  1 drivers
v0000014a43a29130_0 .net "_unused", 0 0, L_0000014a43a3e7c0;  1 drivers
v0000014a43a2a210_0 .net "clk", 0 0, o0000014a439c3bc8;  alias, 0 drivers
v0000014a43a2a2b0 .array "mem", 4095 0, 31 0;
v0000014a43a2afd0_0 .net "rdata", 31 0, L_0000014a43978ef0;  alias, 1 drivers
v0000014a43a2a0d0_0 .net "req_addr", 31 0, L_0000014a43a3dd20;  alias, 1 drivers
v0000014a43a29450_0 .net "req_valid", 0 0, L_0000014a43976410;  alias, 1 drivers
v0000014a43a2b4d0_0 .net "req_wdata", 31 0, L_0000014a43977c20;  alias, 1 drivers
v0000014a43a2b070_0 .net "req_write", 0 0, L_0000014a43976480;  alias, 1 drivers
v0000014a43a2aa30_0 .net "req_wstrb", 3 0, L_0000014a43978320;  alias, 1 drivers
v0000014a43a2a530_0 .net "rst_n", 0 0, o0000014a439c3fb8;  alias, 0 drivers
v0000014a43a2b570_0 .net "word_addr", 11 0, L_0000014a43a3e4a0;  1 drivers
L_0000014a43a3e4a0 .part L_0000014a43a3dd20, 2, 12;
LS_0000014a43a3f260_0_0 .concat [ 4 32 32 1], L_0000014a43978320, L_0000014a43977c20, L_0000014a43a3dd20, o0000014a439c3fb8;
LS_0000014a43a3f260_0_4 .concat [ 1 0 0 0], L_0000014a43a50700;
L_0000014a43a3f260 .concat [ 69 1 0 0], LS_0000014a43a3f260_0_0, LS_0000014a43a3f260_0_4;
L_0000014a43a3e7c0 .reduce/and L_0000014a43a3f260;
L_0000014a43a3eae0 .array/port v0000014a43a2a2b0, L_0000014a43a3e400;
L_0000014a43a3e400 .concat [ 12 2 0 0], L_0000014a43a3e4a0, L_0000014a43a50748;
S_0000014a43a35960 .scope module, "u_wl_mux_wrapper" "wl_mux_wrapper" 5 686, 22 103 0, S_0000014a4348e1d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 64 "wl_bitmap_in";
    .port_info 3 /INPUT 1 "wl_valid_pulse_in";
    .port_info 4 /OUTPUT 64 "wl_bitmap_out";
    .port_info 5 /OUTPUT 1 "wl_valid_pulse_out";
    .port_info 6 /OUTPUT 8 "wl_data";
    .port_info 7 /OUTPUT 3 "wl_group_sel";
    .port_info 8 /OUTPUT 1 "wl_latch";
    .port_info 9 /OUTPUT 1 "wl_busy";
P_0000014a4345e7b0 .param/l "GROUPS" 1 22 137, +C4<00000000000000000000000000001000>;
P_0000014a4345e7e8 .param/l "GROUP_W_SEL" 1 22 138, +C4<00000000000000000000000000000011>;
P_0000014a4345e820 .param/l "P_GROUP_W" 0 22 105, +C4<00000000000000000000000000001000>;
P_0000014a4345e858 .param/l "P_NUM_INPUTS" 0 22 104, +C4<00000000000000000000000001000000>;
enum0000014a4340bb20 .enum4 (2)
   "ST_IDLE" 2'b00,
   "ST_SEND" 2'b01,
   "ST_DONE" 2'b10
 ;
L_0000014a439788d0 .functor BUFZ 64, v0000014a43a2b1b0_0, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000>;
L_0000014a43a50af0 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0000014a43a2ad50_0 .net/2u *"_ivl_4", 1 0, L_0000014a43a50af0;  1 drivers
v0000014a43a29c70_0 .net "clk", 0 0, o0000014a439c3bc8;  alias, 0 drivers
v0000014a43a29a90_0 .var "grp_idx", 2 0;
v0000014a43a291d0_0 .net "rst_n", 0 0, o0000014a439c3fb8;  alias, 0 drivers
v0000014a43a29db0_0 .var "state", 1 0;
v0000014a43a2ae90_0 .net "wl_bitmap_in", 63 0, L_0000014a43978780;  alias, 1 drivers
v0000014a43a2a710_0 .net "wl_bitmap_out", 63 0, L_0000014a439788d0;  alias, 1 drivers
v0000014a43a2b1b0_0 .var "wl_buf", 63 0;
v0000014a43a29e50_0 .var "wl_busy", 0 0;
v0000014a43a2ab70_0 .var "wl_data", 7 0;
v0000014a43a2a7b0_0 .net "wl_group_sel", 2 0, v0000014a43a29a90_0;  alias, 1 drivers
v0000014a43a29bd0_0 .net "wl_latch", 0 0, L_0000014a43a484c0;  alias, 1 drivers
v0000014a43a2b6b0_0 .net "wl_valid_pulse_in", 0 0, v0000014a43a13ed0_0;  alias, 1 drivers
v0000014a43a2af30_0 .var "wl_valid_pulse_out", 0 0;
E_0000014a4395bce0 .event anyedge, v0000014a43a29a90_0, v0000014a43a2b1b0_0;
L_0000014a43a484c0 .cmp/eq 2, v0000014a43a29db0_0, L_0000014a43a50af0;
    .scope S_0000014a4389d160;
T_2 ;
Ewait_0 .event/or E_0000014a4395b760, E_0x0;
    %wait Ewait_0;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000014a43a12b40_0, 0, 4;
    %alloc S_0000014a434a2680;
    %load/vec4 v0000014a43a128c0_0;
    %pushi/vec4 0, 0, 32;
    %pushi/vec4 16383, 0, 32;
    %store/vec4 v0000014a439868d0_0, 0, 32;
    %store/vec4 v0000014a43987410_0, 0, 32;
    %store/vec4 v0000014a43987370_0, 0, 32;
    %callf/vec4 TD_chip_top.u_soc_core.u_bus_interconnect.in_range, S_0000014a434a2680;
    %free S_0000014a434a2680;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0000014a43a12b40_0, 0, 4;
    %jmp T_2.1;
T_2.0 ;
    %alloc S_0000014a434a2680;
    %load/vec4 v0000014a43a128c0_0;
    %pushi/vec4 65536, 0, 32;
    %pushi/vec4 81919, 0, 32;
    %store/vec4 v0000014a439868d0_0, 0, 32;
    %store/vec4 v0000014a43987410_0, 0, 32;
    %store/vec4 v0000014a43987370_0, 0, 32;
    %callf/vec4 TD_chip_top.u_soc_core.u_bus_interconnect.in_range, S_0000014a434a2680;
    %free S_0000014a434a2680;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000014a43a12b40_0, 0, 4;
    %jmp T_2.3;
T_2.2 ;
    %alloc S_0000014a434a2680;
    %load/vec4 v0000014a43a128c0_0;
    %pushi/vec4 196608, 0, 32;
    %pushi/vec4 212991, 0, 32;
    %store/vec4 v0000014a439868d0_0, 0, 32;
    %store/vec4 v0000014a43987410_0, 0, 32;
    %store/vec4 v0000014a43987370_0, 0, 32;
    %callf/vec4 TD_chip_top.u_soc_core.u_bus_interconnect.in_range, S_0000014a434a2680;
    %free S_0000014a434a2680;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0000014a43a12b40_0, 0, 4;
    %jmp T_2.5;
T_2.4 ;
    %alloc S_0000014a434a2680;
    %load/vec4 v0000014a43a128c0_0;
    %pushi/vec4 1073741824, 0, 32;
    %pushi/vec4 1073742079, 0, 32;
    %store/vec4 v0000014a439868d0_0, 0, 32;
    %store/vec4 v0000014a43987410_0, 0, 32;
    %store/vec4 v0000014a43987370_0, 0, 32;
    %callf/vec4 TD_chip_top.u_soc_core.u_bus_interconnect.in_range, S_0000014a434a2680;
    %free S_0000014a434a2680;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.6, 8;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0000014a43a12b40_0, 0, 4;
    %jmp T_2.7;
T_2.6 ;
    %alloc S_0000014a434a2680;
    %load/vec4 v0000014a43a128c0_0;
    %pushi/vec4 1073742080, 0, 32;
    %pushi/vec4 1073742335, 0, 32;
    %store/vec4 v0000014a439868d0_0, 0, 32;
    %store/vec4 v0000014a43987410_0, 0, 32;
    %store/vec4 v0000014a43987370_0, 0, 32;
    %callf/vec4 TD_chip_top.u_soc_core.u_bus_interconnect.in_range, S_0000014a434a2680;
    %free S_0000014a434a2680;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.8, 8;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0000014a43a12b40_0, 0, 4;
    %jmp T_2.9;
T_2.8 ;
    %alloc S_0000014a434a2680;
    %load/vec4 v0000014a43a128c0_0;
    %pushi/vec4 1073742336, 0, 32;
    %pushi/vec4 1073742591, 0, 32;
    %store/vec4 v0000014a439868d0_0, 0, 32;
    %store/vec4 v0000014a43987410_0, 0, 32;
    %store/vec4 v0000014a43987370_0, 0, 32;
    %callf/vec4 TD_chip_top.u_soc_core.u_bus_interconnect.in_range, S_0000014a434a2680;
    %free S_0000014a434a2680;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.10, 8;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0000014a43a12b40_0, 0, 4;
    %jmp T_2.11;
T_2.10 ;
    %alloc S_0000014a434a2680;
    %load/vec4 v0000014a43a128c0_0;
    %pushi/vec4 1073742592, 0, 32;
    %pushi/vec4 1073742847, 0, 32;
    %store/vec4 v0000014a439868d0_0, 0, 32;
    %store/vec4 v0000014a43987410_0, 0, 32;
    %store/vec4 v0000014a43987370_0, 0, 32;
    %callf/vec4 TD_chip_top.u_soc_core.u_bus_interconnect.in_range, S_0000014a434a2680;
    %free S_0000014a434a2680;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.12, 8;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0000014a43a12b40_0, 0, 4;
    %jmp T_2.13;
T_2.12 ;
    %alloc S_0000014a434a2680;
    %load/vec4 v0000014a43a128c0_0;
    %pushi/vec4 1073742848, 0, 32;
    %pushi/vec4 1073743103, 0, 32;
    %store/vec4 v0000014a439868d0_0, 0, 32;
    %store/vec4 v0000014a43987410_0, 0, 32;
    %store/vec4 v0000014a43987370_0, 0, 32;
    %callf/vec4 TD_chip_top.u_soc_core.u_bus_interconnect.in_range, S_0000014a434a2680;
    %free S_0000014a434a2680;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.14, 8;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0000014a43a12b40_0, 0, 4;
T_2.14 ;
T_2.13 ;
T_2.11 ;
T_2.9 ;
T_2.7 ;
T_2.5 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0000014a4389d160;
T_3 ;
    %wait E_0000014a4395b0e0;
    %load/vec4 v0000014a43a135e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000014a43a13860_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000014a43a12be0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000014a43a128c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000014a43a12960_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000014a43a11c40_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0000014a43a115d0_0;
    %assign/vec4 v0000014a43a13860_0, 0;
    %load/vec4 v0000014a43a115d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0000014a43a11990_0;
    %assign/vec4 v0000014a43a12be0_0, 0;
    %load/vec4 v0000014a43a10130_0;
    %assign/vec4 v0000014a43a128c0_0, 0;
    %load/vec4 v0000014a43a10450_0;
    %assign/vec4 v0000014a43a12960_0, 0;
    %load/vec4 v0000014a43a11ad0_0;
    %assign/vec4 v0000014a43a11c40_0, 0;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0000014a4389d160;
T_4 ;
Ewait_1 .event/or E_0000014a4395b160, E_0x0;
    %wait Ewait_1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000014a43a13400_0, 0, 32;
    %load/vec4 v0000014a43a12b40_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000014a43a13400_0, 0, 32;
    %jmp T_4.9;
T_4.0 ;
    %load/vec4 v0000014a43a10950_0;
    %store/vec4 v0000014a43a13400_0, 0, 32;
    %jmp T_4.9;
T_4.1 ;
    %load/vec4 v0000014a43a10b30_0;
    %store/vec4 v0000014a43a13400_0, 0, 32;
    %jmp T_4.9;
T_4.2 ;
    %load/vec4 v0000014a43a11f60_0;
    %store/vec4 v0000014a43a13400_0, 0, 32;
    %jmp T_4.9;
T_4.3 ;
    %load/vec4 v0000014a43a104f0_0;
    %store/vec4 v0000014a43a13400_0, 0, 32;
    %jmp T_4.9;
T_4.4 ;
    %load/vec4 v0000014a43a0fff0_0;
    %store/vec4 v0000014a43a13400_0, 0, 32;
    %jmp T_4.9;
T_4.5 ;
    %load/vec4 v0000014a43a11ce0_0;
    %store/vec4 v0000014a43a13400_0, 0, 32;
    %jmp T_4.9;
T_4.6 ;
    %load/vec4 v0000014a43a126e0_0;
    %store/vec4 v0000014a43a13400_0, 0, 32;
    %jmp T_4.9;
T_4.7 ;
    %load/vec4 v0000014a43a103b0_0;
    %store/vec4 v0000014a43a13400_0, 0, 32;
    %jmp T_4.9;
T_4.9 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0000014a434c6780;
T_5 ;
    %wait E_0000014a4395ba20;
    %load/vec4 v0000014a43a180d0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.2, 9;
    %load/vec4 v0000014a43a197f0_0;
    %and;
T_5.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0000014a43a18350_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.3, 8;
    %load/vec4 v0000014a43a19250_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0000014a43a18ad0_0;
    %pad/u 14;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014a43a19570, 0, 4;
T_5.3 ;
    %load/vec4 v0000014a43a18350_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %load/vec4 v0000014a43a19250_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0000014a43a18ad0_0;
    %pad/u 14;
    %ix/vec4 3;
    %ix/load 4, 8, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0000014a43a19570, 4, 5;
T_5.5 ;
    %load/vec4 v0000014a43a18350_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.7, 8;
    %load/vec4 v0000014a43a19250_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0000014a43a18ad0_0;
    %pad/u 14;
    %ix/vec4 3;
    %ix/load 4, 16, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0000014a43a19570, 4, 5;
T_5.7 ;
    %load/vec4 v0000014a43a18350_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.9, 8;
    %load/vec4 v0000014a43a19250_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0000014a43a18ad0_0;
    %pad/u 14;
    %ix/vec4 3;
    %ix/load 4, 24, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0000014a43a19570, 4, 5;
T_5.9 ;
T_5.0 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0000014a43a15c10;
T_6 ;
    %wait E_0000014a4395ba20;
    %load/vec4 v0000014a43a14650_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_6.2, 9;
    %load/vec4 v0000014a43a152d0_0;
    %and;
T_6.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0000014a43a15870_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.3, 8;
    %load/vec4 v0000014a43a140b0_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0000014a43a13cf0_0;
    %pad/u 14;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014a43a14010, 0, 4;
T_6.3 ;
    %load/vec4 v0000014a43a15870_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.5, 8;
    %load/vec4 v0000014a43a140b0_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0000014a43a13cf0_0;
    %pad/u 14;
    %ix/vec4 3;
    %ix/load 4, 8, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0000014a43a14010, 4, 5;
T_6.5 ;
    %load/vec4 v0000014a43a15870_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.7, 8;
    %load/vec4 v0000014a43a140b0_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0000014a43a13cf0_0;
    %pad/u 14;
    %ix/vec4 3;
    %ix/load 4, 16, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0000014a43a14010, 4, 5;
T_6.7 ;
    %load/vec4 v0000014a43a15870_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.9, 8;
    %load/vec4 v0000014a43a140b0_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0000014a43a13cf0_0;
    %pad/u 14;
    %ix/vec4 3;
    %ix/load 4, 24, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0000014a43a14010, 4, 5;
T_6.9 ;
T_6.0 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0000014a43a1adb0;
T_7 ;
    %wait E_0000014a4395ba20;
    %load/vec4 v0000014a43a29450_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_7.2, 9;
    %load/vec4 v0000014a43a2b070_0;
    %and;
T_7.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0000014a43a2aa30_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.3, 8;
    %load/vec4 v0000014a43a2b4d0_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0000014a43a2b570_0;
    %pad/u 14;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014a43a2a2b0, 0, 4;
T_7.3 ;
    %load/vec4 v0000014a43a2aa30_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.5, 8;
    %load/vec4 v0000014a43a2b4d0_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0000014a43a2b570_0;
    %pad/u 14;
    %ix/vec4 3;
    %ix/load 4, 8, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0000014a43a2a2b0, 4, 5;
T_7.5 ;
    %load/vec4 v0000014a43a2aa30_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.7, 8;
    %load/vec4 v0000014a43a2b4d0_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0000014a43a2b570_0;
    %pad/u 14;
    %ix/vec4 3;
    %ix/load 4, 16, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0000014a43a2a2b0, 4, 5;
T_7.7 ;
    %load/vec4 v0000014a43a2aa30_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.9, 8;
    %load/vec4 v0000014a43a2b4d0_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0000014a43a2b570_0;
    %pad/u 14;
    %ix/vec4 3;
    %ix/load 4, 24, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v0000014a43a2a2b0, 4, 5;
T_7.9 ;
T_7.0 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0000014a43a15da0;
T_8 ;
    %wait E_0000014a4395b0e0;
    %load/vec4 v0000014a43a16200_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000014a43a167a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000014a43a16020_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0000014a43a17920_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0000014a43a15370_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %jmp T_8.7;
T_8.4 ;
    %load/vec4 v0000014a43a177e0_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.8, 8;
    %load/vec4 v0000014a43a179c0_0;
    %parti/s 8, 0, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000014a43a167a0_0, 4, 5;
T_8.8 ;
    %load/vec4 v0000014a43a177e0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.10, 8;
    %load/vec4 v0000014a43a179c0_0;
    %parti/s 8, 8, 5;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000014a43a167a0_0, 4, 5;
T_8.10 ;
    %load/vec4 v0000014a43a177e0_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.12, 8;
    %load/vec4 v0000014a43a179c0_0;
    %parti/s 8, 16, 6;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000014a43a167a0_0, 4, 5;
T_8.12 ;
    %load/vec4 v0000014a43a177e0_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.14, 8;
    %load/vec4 v0000014a43a179c0_0;
    %parti/s 8, 24, 6;
    %ix/load 4, 24, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000014a43a167a0_0, 4, 5;
T_8.14 ;
    %jmp T_8.7;
T_8.5 ;
    %load/vec4 v0000014a43a177e0_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.16, 8;
    %load/vec4 v0000014a43a179c0_0;
    %parti/s 8, 0, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000014a43a16020_0, 4, 5;
T_8.16 ;
    %load/vec4 v0000014a43a177e0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.18, 8;
    %load/vec4 v0000014a43a179c0_0;
    %parti/s 8, 8, 5;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000014a43a16020_0, 4, 5;
T_8.18 ;
    %load/vec4 v0000014a43a177e0_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.20, 8;
    %load/vec4 v0000014a43a179c0_0;
    %parti/s 8, 16, 6;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000014a43a16020_0, 4, 5;
T_8.20 ;
    %load/vec4 v0000014a43a177e0_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.22, 8;
    %load/vec4 v0000014a43a179c0_0;
    %parti/s 8, 24, 6;
    %ix/load 4, 24, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000014a43a16020_0, 4, 5;
T_8.22 ;
    %jmp T_8.7;
T_8.7 ;
    %pop/vec4 1;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0000014a43a15da0;
T_9 ;
    %wait E_0000014a4395b0e0;
    %load/vec4 v0000014a43a16200_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000014a43a162a0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000014a43a15410_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000014a43a16480_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000014a43a16a20_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000014a43a17ba0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000014a43a165c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000014a43a17100_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0000014a43a17920_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_9.4, 9;
    %load/vec4 v0000014a43a15370_0;
    %pushi/vec4 8, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_9.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0000014a43a179c0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.5, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000014a43a165c0_0, 0;
T_9.5 ;
    %load/vec4 v0000014a43a179c0_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.7, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000014a43a17100_0, 0;
T_9.7 ;
T_9.2 ;
    %load/vec4 v0000014a43a162a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_9.9, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_9.10, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_9.11, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_9.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_9.13, 6;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000014a43a162a0_0, 0;
    %jmp T_9.15;
T_9.9 ;
    %load/vec4 v0000014a43a17920_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_9.19, 10;
    %load/vec4 v0000014a43a15370_0;
    %pushi/vec4 8, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_9.19;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_9.18, 9;
    %load/vec4 v0000014a43a179c0_0;
    %parti/s 1, 0, 2;
    %and;
T_9.18;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.16, 8;
    %load/vec4 v0000014a43a16020_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.20, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000014a43a17100_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000014a43a165c0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000014a43a162a0_0, 0;
    %jmp T_9.21;
T_9.20 ;
    %load/vec4 v0000014a43a16020_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.22, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000014a43a165c0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000014a43a162a0_0, 0;
    %jmp T_9.23;
T_9.22 ;
    %load/vec4 v0000014a43a14d30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.24, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000014a43a17100_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000014a43a165c0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000014a43a162a0_0, 0;
    %jmp T_9.25;
T_9.24 ;
    %load/vec4 v0000014a43a167a0_0;
    %cmpi/u 65536, 0, 32;
    %jmp/1 T_9.29, 5;
    %flag_mov 8, 5;
    %load/vec4 v0000014a43a17e20_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %flag_mov 5, 9;
T_9.29;
    %jmp/1 T_9.28, 5;
    %flag_mov 8, 5;
    %load/vec4 v0000014a43a16340_0;
    %cmpi/u 81919, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_or 5, 8;
T_9.28;
    %jmp/0xz  T_9.26, 5;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000014a43a17100_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000014a43a165c0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000014a43a162a0_0, 0;
    %jmp T_9.27;
T_9.26 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000014a43a165c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000014a43a17100_0, 0;
    %load/vec4 v0000014a43a167a0_0;
    %subi 65536, 0, 32;
    %assign/vec4 v0000014a43a15410_0, 0;
    %load/vec4 v0000014a43a16020_0;
    %assign/vec4 v0000014a43a16480_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0000014a43a162a0_0, 0;
T_9.27 ;
T_9.25 ;
T_9.23 ;
T_9.21 ;
T_9.16 ;
    %jmp T_9.15;
T_9.10 ;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0000014a43a162a0_0, 0;
    %jmp T_9.15;
T_9.11 ;
    %load/vec4 v0000014a43a17560_0;
    %assign/vec4 v0000014a43a16a20_0, 0;
    %load/vec4 v0000014a43a15410_0;
    %addi 4, 0, 32;
    %assign/vec4 v0000014a43a15410_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0000014a43a162a0_0, 0;
    %jmp T_9.15;
T_9.12 ;
    %load/vec4 v0000014a43a17560_0;
    %assign/vec4 v0000014a43a17ba0_0, 0;
    %load/vec4 v0000014a43a15410_0;
    %addi 4, 0, 32;
    %assign/vec4 v0000014a43a15410_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0000014a43a162a0_0, 0;
    %jmp T_9.15;
T_9.13 ;
    %load/vec4 v0000014a43a17600_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.30, 8;
    %load/vec4 v0000014a43a16480_0;
    %subi 2, 0, 32;
    %assign/vec4 v0000014a43a16480_0, 0;
    %load/vec4 v0000014a43a16480_0;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_9.32, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000014a43a165c0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000014a43a162a0_0, 0;
    %jmp T_9.33;
T_9.32 ;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0000014a43a162a0_0, 0;
T_9.33 ;
T_9.30 ;
    %jmp T_9.15;
T_9.15 ;
    %pop/vec4 1;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0000014a43a15da0;
T_10 ;
Ewait_2 .event/or E_0000014a4395afe0, E_0x0;
    %wait Ewait_2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000014a43a17380_0, 0, 1;
    %load/vec4 v0000014a43a15410_0;
    %store/vec4 v0000014a43a12c80_0, 0, 32;
    %load/vec4 v0000014a43a162a0_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000014a43a17380_0, 0, 1;
    %jmp T_10.3;
T_10.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000014a43a17380_0, 0, 1;
    %load/vec4 v0000014a43a15410_0;
    %store/vec4 v0000014a43a12c80_0, 0, 32;
    %jmp T_10.3;
T_10.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000014a43a17380_0, 0, 1;
    %load/vec4 v0000014a43a15410_0;
    %store/vec4 v0000014a43a12c80_0, 0, 32;
    %jmp T_10.3;
T_10.3 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0000014a43a15da0;
T_11 ;
Ewait_3 .event/or E_0000014a4395b6a0, E_0x0;
    %wait Ewait_3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000014a43a16160_0, 0, 1;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0000014a43a16980_0, 0, 64;
    %load/vec4 v0000014a43a162a0_0;
    %cmpi/e 4, 0, 3;
    %flag_get/vec4 4;
    %jmp/0 T_11.2, 4;
    %load/vec4 v0000014a43a17600_0;
    %nor/r;
    %and;
T_11.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000014a43a16160_0, 0, 1;
    %load/vec4 v0000014a43a17ba0_0;
    %load/vec4 v0000014a43a16a20_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000014a43a16980_0, 0, 64;
T_11.0 ;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0000014a43a15da0;
T_12 ;
Ewait_4 .event/or E_0000014a4395b1e0, E_0x0;
    %wait Ewait_4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000014a43a160c0_0, 0, 32;
    %load/vec4 v0000014a43a15370_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_12.0, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_12.1, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 8;
    %cmp/u;
    %jmp/1 T_12.2, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000014a43a160c0_0, 0, 32;
    %jmp T_12.4;
T_12.0 ;
    %load/vec4 v0000014a43a167a0_0;
    %store/vec4 v0000014a43a160c0_0, 0, 32;
    %jmp T_12.4;
T_12.1 ;
    %load/vec4 v0000014a43a16020_0;
    %store/vec4 v0000014a43a160c0_0, 0, 32;
    %jmp T_12.4;
T_12.2 ;
    %load/vec4 v0000014a43a165c0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000014a43a160c0_0, 4, 1;
    %load/vec4 v0000014a43a17100_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000014a43a160c0_0, 4, 1;
    %load/vec4 v0000014a43a162a0_0;
    %pushi/vec4 0, 0, 3;
    %cmp/ne;
    %flag_get/vec4 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000014a43a160c0_0, 4, 1;
    %jmp T_12.4;
T_12.4 ;
    %pop/vec4 1;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0000014a434c65f0;
T_13 ;
    %end;
    .thread T_13;
    .scope S_0000014a434c65f0;
T_14 ;
    %wait E_0000014a4395b0e0;
    %load/vec4 v0000014a43a196b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000014a43a199d0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000014a43a19bb0_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0000014a43a192f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000014a43a18f30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000014a43a18530_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0000014a43a17f90_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_14.3, 9;
    %load/vec4 v0000014a43a18210_0;
    %and;
T_14.3;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_14.2, 8;
    %load/vec4 v0000014a43a19a70_0;
    %nor/r;
    %and;
T_14.2;
    %assign/vec4 v0000014a43a18f30_0, 0;
    %load/vec4 v0000014a43a19a70_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_14.5, 9;
    %load/vec4 v0000014a43a18d50_0;
    %and;
T_14.5;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_14.4, 8;
    %load/vec4 v0000014a43a17f90_0;
    %nor/r;
    %and;
T_14.4;
    %assign/vec4 v0000014a43a18530_0, 0;
    %load/vec4 v0000014a43a19430_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.6, 8;
    %load/vec4 v0000014a43a19930_0;
    %load/vec4 v0000014a43a19bb0_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014a43a19b10, 0, 4;
    %load/vec4 v0000014a43a19bb0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0000014a43a19bb0_0, 0;
T_14.6 ;
    %load/vec4 v0000014a43a18e90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.8, 8;
    %load/vec4 v0000014a43a199d0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0000014a43a199d0_0, 0;
T_14.8 ;
    %load/vec4 v0000014a43a19430_0;
    %load/vec4 v0000014a43a18e90_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_14.10, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_14.11, 6;
    %load/vec4 v0000014a43a192f0_0;
    %assign/vec4 v0000014a43a192f0_0, 0;
    %jmp T_14.13;
T_14.10 ;
    %load/vec4 v0000014a43a192f0_0;
    %addi 1, 0, 9;
    %assign/vec4 v0000014a43a192f0_0, 0;
    %jmp T_14.13;
T_14.11 ;
    %load/vec4 v0000014a43a192f0_0;
    %subi 1, 0, 9;
    %assign/vec4 v0000014a43a192f0_0, 0;
    %jmp T_14.13;
T_14.13 ;
    %pop/vec4 1;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0000014a43a1a5e0;
T_15 ;
    %end;
    .thread T_15;
    .scope S_0000014a43a1a5e0;
T_16 ;
    %wait E_0000014a4395b0e0;
    %load/vec4 v0000014a43a1d4a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000014a43a1d180_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000014a43a1c5a0_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0000014a43a1b920_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000014a43a1ba60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000014a43a1c500_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0000014a43a1bf60_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_16.3, 9;
    %load/vec4 v0000014a43a1c780_0;
    %and;
T_16.3;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_16.2, 8;
    %load/vec4 v0000014a43a1bec0_0;
    %nor/r;
    %and;
T_16.2;
    %assign/vec4 v0000014a43a1ba60_0, 0;
    %load/vec4 v0000014a43a1bec0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_16.5, 9;
    %load/vec4 v0000014a43a1c000_0;
    %and;
T_16.5;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_16.4, 8;
    %load/vec4 v0000014a43a1bf60_0;
    %nor/r;
    %and;
T_16.4;
    %assign/vec4 v0000014a43a1c500_0, 0;
    %load/vec4 v0000014a43a1ca00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.6, 8;
    %load/vec4 v0000014a43a1c0a0_0;
    %load/vec4 v0000014a43a1c5a0_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014a43a1d040, 0, 4;
    %load/vec4 v0000014a43a1c5a0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0000014a43a1c5a0_0, 0;
T_16.6 ;
    %load/vec4 v0000014a43a1c8c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.8, 8;
    %load/vec4 v0000014a43a1d180_0;
    %addi 1, 0, 8;
    %assign/vec4 v0000014a43a1d180_0, 0;
T_16.8 ;
    %load/vec4 v0000014a43a1ca00_0;
    %load/vec4 v0000014a43a1c8c0_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_16.10, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_16.11, 6;
    %load/vec4 v0000014a43a1b920_0;
    %assign/vec4 v0000014a43a1b920_0, 0;
    %jmp T_16.13;
T_16.10 ;
    %load/vec4 v0000014a43a1b920_0;
    %addi 1, 0, 9;
    %assign/vec4 v0000014a43a1b920_0, 0;
    %jmp T_16.13;
T_16.11 ;
    %load/vec4 v0000014a43a1b920_0;
    %subi 1, 0, 9;
    %assign/vec4 v0000014a43a1b920_0, 0;
    %jmp T_16.13;
T_16.13 ;
    %pop/vec4 1;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0000014a43a1ac20;
T_17 ;
    %wait E_0000014a4395b0e0;
    %load/vec4 v0000014a43a1d7c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 10200, 0, 32;
    %assign/vec4 v0000014a43a1ebc0_0, 0;
    %pushi/vec4 10, 0, 8;
    %assign/vec4 v0000014a43a1ee40_0, 0;
    %pushi/vec4 4, 0, 8;
    %assign/vec4 v0000014a43a1e940_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000014a43a1ed00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000014a43a1d900_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000014a43a1e620_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000014a43a1dd60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000014a43a1da40_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000014a43a1dcc0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000014a43a1e260_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000014a43a1d900_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000014a43a1e620_0, 0;
    %load/vec4 v0000014a43a1e760_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000014a43a1dd60_0, 0;
T_17.2 ;
    %load/vec4 v0000014a43a1d9a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.4, 8;
    %load/vec4 v0000014a43a1e800_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_17.6, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_17.7, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_17.8, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 8;
    %cmp/u;
    %jmp/1 T_17.9, 6;
    %dup/vec4;
    %pushi/vec4 44, 0, 8;
    %cmp/u;
    %jmp/1 T_17.10, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 8;
    %cmp/u;
    %jmp/1 T_17.11, 6;
    %jmp T_17.13;
T_17.6 ;
    %load/vec4 v0000014a43a1e120_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.14, 8;
    %load/vec4 v0000014a43a1e4e0_0;
    %parti/s 8, 0, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000014a43a1ebc0_0, 4, 5;
T_17.14 ;
    %load/vec4 v0000014a43a1e120_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.16, 8;
    %load/vec4 v0000014a43a1e4e0_0;
    %parti/s 8, 8, 5;
    %ix/load 4, 8, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000014a43a1ebc0_0, 4, 5;
T_17.16 ;
    %load/vec4 v0000014a43a1e120_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.18, 8;
    %load/vec4 v0000014a43a1e4e0_0;
    %parti/s 8, 16, 6;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000014a43a1ebc0_0, 4, 5;
T_17.18 ;
    %load/vec4 v0000014a43a1e120_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.20, 8;
    %load/vec4 v0000014a43a1e4e0_0;
    %parti/s 8, 24, 6;
    %ix/load 4, 24, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000014a43a1ebc0_0, 4, 5;
T_17.20 ;
    %jmp T_17.13;
T_17.7 ;
    %load/vec4 v0000014a43a1e120_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.22, 8;
    %load/vec4 v0000014a43a1e4e0_0;
    %parti/s 8, 0, 2;
    %assign/vec4 v0000014a43a1ee40_0, 0;
T_17.22 ;
    %jmp T_17.13;
T_17.8 ;
    %load/vec4 v0000014a43a1e120_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.24, 8;
    %load/vec4 v0000014a43a1e4e0_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v0000014a43a1ed00_0, 0;
T_17.24 ;
    %jmp T_17.13;
T_17.9 ;
    %load/vec4 v0000014a43a1e120_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.26, 8;
    %load/vec4 v0000014a43a1e4e0_0;
    %parti/s 8, 0, 2;
    %assign/vec4 v0000014a43a1e940_0, 0;
T_17.26 ;
    %jmp T_17.13;
T_17.10 ;
    %load/vec4 v0000014a43a1e120_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.28, 8;
    %load/vec4 v0000014a43a1e4e0_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v0000014a43a1da40_0, 0;
T_17.28 ;
    %load/vec4 v0000014a43a1e120_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.30, 8;
    %load/vec4 v0000014a43a1e4e0_0;
    %parti/s 8, 8, 5;
    %assign/vec4 v0000014a43a1dcc0_0, 0;
T_17.30 ;
    %load/vec4 v0000014a43a1e120_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.32, 8;
    %load/vec4 v0000014a43a1e4e0_0;
    %parti/s 8, 16, 6;
    %assign/vec4 v0000014a43a1e260_0, 0;
T_17.32 ;
    %jmp T_17.13;
T_17.11 ;
    %load/vec4 v0000014a43a1e4e0_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.34, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000014a43a1d900_0, 0;
T_17.34 ;
    %load/vec4 v0000014a43a1e4e0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.36, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000014a43a1e620_0, 0;
T_17.36 ;
    %load/vec4 v0000014a43a1e4e0_0;
    %parti/s 1, 7, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.38, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000014a43a1dd60_0, 0;
T_17.38 ;
    %jmp T_17.13;
T_17.13 ;
    %pop/vec4 1;
T_17.4 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0000014a43a1ac20;
T_18 ;
    %wait E_0000014a4395b0e0;
    %load/vec4 v0000014a43a1d7c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000014a43a1dc20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000014a43a1ea80_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0000014a43a1dc20_0;
    %assign/vec4 v0000014a43a1ea80_0, 0;
    %load/vec4 v0000014a43a1dfe0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_18.4, 10;
    %load/vec4 v0000014a43a1e080_0;
    %nor/r;
    %and;
T_18.4;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_18.3, 9;
    %load/vec4 v0000014a43a1e800_0;
    %pushi/vec4 28, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_18.3;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_18.2, 8;
    %load/vec4 v0000014a43a1dae0_0;
    %nor/r;
    %and;
T_18.2;
    %assign/vec4 v0000014a43a1dc20_0, 0;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0000014a43a1ac20;
T_19 ;
Ewait_5 .event/or E_0000014a4395bb20, E_0x0;
    %wait Ewait_5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000014a43a1ec60_0, 0, 32;
    %load/vec4 v0000014a43a1e800_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_19.0, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_19.1, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 8;
    %cmp/u;
    %jmp/1 T_19.2, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 8;
    %cmp/u;
    %jmp/1 T_19.3, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_19.4, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 8;
    %cmp/u;
    %jmp/1 T_19.5, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 8;
    %cmp/u;
    %jmp/1 T_19.6, 6;
    %dup/vec4;
    %pushi/vec4 28, 0, 8;
    %cmp/u;
    %jmp/1 T_19.7, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 8;
    %cmp/u;
    %jmp/1 T_19.8, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 8;
    %cmp/u;
    %jmp/1 T_19.9, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 8;
    %cmp/u;
    %jmp/1 T_19.10, 6;
    %dup/vec4;
    %pushi/vec4 44, 0, 8;
    %cmp/u;
    %jmp/1 T_19.11, 6;
    %dup/vec4;
    %pushi/vec4 48, 0, 8;
    %cmp/u;
    %jmp/1 T_19.12, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 8;
    %cmp/u;
    %jmp/1 T_19.13, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000014a43a1ec60_0, 0, 32;
    %jmp T_19.15;
T_19.0 ;
    %load/vec4 v0000014a43a1ebc0_0;
    %store/vec4 v0000014a43a1ec60_0, 0, 32;
    %jmp T_19.15;
T_19.1 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0000014a43a1ee40_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000014a43a1ec60_0, 0, 32;
    %jmp T_19.15;
T_19.2 ;
    %pushi/vec4 64, 0, 32;
    %store/vec4 v0000014a43a1ec60_0, 0, 32;
    %jmp T_19.15;
T_19.3 ;
    %pushi/vec4 10, 0, 32;
    %store/vec4 v0000014a43a1ec60_0, 0, 32;
    %jmp T_19.15;
T_19.4 ;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0000014a43a1ed00_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000014a43a1ec60_0, 0, 32;
    %jmp T_19.15;
T_19.5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000014a43a1ec60_0, 0, 32;
    %load/vec4 v0000014a43a1dd60_0;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000014a43a1ec60_0, 4, 1;
    %jmp T_19.15;
T_19.6 ;
    %load/vec4 v0000014a43a1e580_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000014a43a1ec60_0, 4, 1;
    %load/vec4 v0000014a43a1e9e0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000014a43a1ec60_0, 4, 1;
    %load/vec4 v0000014a43a1e1c0_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000014a43a1ec60_0, 4, 1;
    %load/vec4 v0000014a43a1dae0_0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000014a43a1ec60_0, 4, 1;
    %load/vec4 v0000014a43a1df40_0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000014a43a1ec60_0, 4, 1;
    %load/vec4 v0000014a43a1eda0_0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000014a43a1ec60_0, 4, 8;
    %jmp T_19.15;
T_19.7 ;
    %load/vec4 v0000014a43a1dae0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.16, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000014a43a1ec60_0, 0, 32;
    %jmp T_19.17;
T_19.16 ;
    %pushi/vec4 0, 0, 28;
    %load/vec4 v0000014a43a1e440_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000014a43a1ec60_0, 0, 32;
T_19.17 ;
    %jmp T_19.15;
T_19.8 ;
    %pushi/vec4 0, 0, 23;
    %load/vec4 v0000014a43a1e8a0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000014a43a1ec60_0, 0, 32;
    %jmp T_19.15;
T_19.9 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0000014a43a1e940_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000014a43a1ec60_0, 0, 32;
    %jmp T_19.15;
T_19.10 ;
    %load/vec4 v0000014a43a1eb20_0;
    %load/vec4 v0000014a43a1e300_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000014a43a1ec60_0, 0, 32;
    %jmp T_19.15;
T_19.11 ;
    %pushi/vec4 0, 0, 8;
    %load/vec4 v0000014a43a1e260_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000014a43a1dcc0_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 7;
    %load/vec4 v0000014a43a1da40_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000014a43a1ec60_0, 0, 32;
    %jmp T_19.15;
T_19.12 ;
    %load/vec4 v0000014a43a1db80_0;
    %load/vec4 v0000014a43a1dea0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000014a43a1ec60_0, 0, 32;
    %jmp T_19.15;
T_19.13 ;
    %load/vec4 v0000014a43a1e3a0_0;
    %load/vec4 v0000014a43a1e6c0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000014a43a1ec60_0, 0, 32;
    %jmp T_19.15;
T_19.15 ;
    %pop/vec4 1;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_0000014a434bdac0;
T_20 ;
Ewait_6 .event/or E_0000014a4395b020, E_0x0;
    %wait Ewait_6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000014a43a15f80_0, 0, 32;
    %load/vec4 v0000014a43a17740_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_20.0, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_20.1, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 8;
    %cmp/u;
    %jmp/1 T_20.2, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000014a43a15f80_0, 0, 32;
    %jmp T_20.4;
T_20.0 ;
    %pushi/vec4 0, 0, 23;
    %load/vec4 v0000014a43a172e0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000014a43a15f80_0, 0, 32;
    %jmp T_20.4;
T_20.1 ;
    %pushi/vec4 0, 0, 23;
    %load/vec4 v0000014a43a174c0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000014a43a15f80_0, 0, 32;
    %jmp T_20.4;
T_20.2 ;
    %load/vec4 v0000014a43a16660_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000014a43a15f80_0, 4, 1;
    %load/vec4 v0000014a43a16d40_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000014a43a15f80_0, 4, 1;
    %load/vec4 v0000014a43a16840_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000014a43a15f80_0, 4, 1;
    %load/vec4 v0000014a43a17a60_0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000014a43a15f80_0, 4, 1;
    %jmp T_20.4;
T_20.4 ;
    %pop/vec4 1;
    %jmp T_20;
    .thread T_20, $push;
    .scope S_0000014a434a2490;
T_21 ;
    %end;
    .thread T_21;
    .scope S_0000014a434a2490;
T_22 ;
    %wait E_0000014a4395ba20;
    %load/vec4 v0000014a43a13180_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_22.2, 9;
    %load/vec4 v0000014a43a139a0_0;
    %and;
T_22.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
T_22.0 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0000014a434a2490;
T_23 ;
    %wait E_0000014a4395b0e0;
    %load/vec4 v0000014a43a13180_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000014a43a12460_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0000014a43a13360_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000014a43a13ed0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000014a43a12640_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000014a43a12f00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000014a43a123c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000014a43a139a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000014a43a12000_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000014a43a13220_0, 0;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0000014a43a12fa0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000014a43a13ae0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000014a43a12d20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000014a43a13900_0, 0;
    %jmp T_23.1;
T_23.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000014a43a13ed0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000014a43a12640_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000014a43a12f00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000014a43a123c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000014a43a12000_0, 0;
    %load/vec4 v0000014a43a12140_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.2, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000014a43a12460_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000014a43a139a0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000014a43a13220_0, 0;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0000014a43a12fa0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000014a43a13ae0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000014a43a12d20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000014a43a13900_0, 0;
    %jmp T_23.3;
T_23.2 ;
    %load/vec4 v0000014a43a12460_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_23.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_23.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_23.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_23.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_23.8, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_23.9, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_23.10, 6;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000014a43a12460_0, 0;
    %jmp T_23.12;
T_23.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000014a43a139a0_0, 0;
    %load/vec4 v0000014a43a12280_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.13, 8;
    %load/vec4 v0000014a43a12820_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_23.15, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000014a43a139a0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000014a43a13220_0, 0;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0000014a43a12fa0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000014a43a12000_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000014a43a12460_0, 0;
    %jmp T_23.16;
T_23.15 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000014a43a139a0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000014a43a13220_0, 0;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0000014a43a12fa0_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0000014a43a12460_0, 0;
T_23.16 ;
T_23.13 ;
    %jmp T_23.12;
T_23.5 ;
    %load/vec4 v0000014a43a12dc0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.17, 8;
    %load/vec4 v0000014a43a13040_0;
    %assign/vec4 v0000014a43a13360_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000014a43a123c0_0, 0;
    %jmp T_23.18;
T_23.17 ;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0000014a43a13360_0, 0;
T_23.18 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000014a43a13ae0_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0000014a43a12460_0, 0;
    %jmp T_23.12;
T_23.6 ;
    %load/vec4 v0000014a43a13ae0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.19, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000014a43a13ed0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000014a43a13ae0_0, 0;
T_23.19 ;
    %load/vec4 v0000014a43a12500_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.21, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000014a43a12d20_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0000014a43a12460_0, 0;
T_23.21 ;
    %jmp T_23.12;
T_23.7 ;
    %load/vec4 v0000014a43a12d20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.23, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000014a43a12640_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000014a43a12d20_0, 0;
T_23.23 ;
    %load/vec4 v0000014a43a120a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.25, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000014a43a13900_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0000014a43a12460_0, 0;
T_23.25 ;
    %jmp T_23.12;
T_23.8 ;
    %load/vec4 v0000014a43a13900_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.27, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000014a43a12f00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000014a43a13900_0, 0;
T_23.27 ;
    %load/vec4 v0000014a43a130e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.29, 8;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0000014a43a12460_0, 0;
T_23.29 ;
    %jmp T_23.12;
T_23.9 ;
    %load/vec4 v0000014a43a12fa0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_23.31, 4;
    %load/vec4 v0000014a43a12820_0;
    %pad/u 32;
    %load/vec4 v0000014a43a13220_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_23.33, 5;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0000014a43a12460_0, 0;
    %jmp T_23.34;
T_23.33 ;
    %load/vec4 v0000014a43a13220_0;
    %addi 1, 0, 8;
    %assign/vec4 v0000014a43a13220_0, 0;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0000014a43a12fa0_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0000014a43a12460_0, 0;
T_23.34 ;
    %jmp T_23.32;
T_23.31 ;
    %load/vec4 v0000014a43a12fa0_0;
    %subi 1, 0, 3;
    %assign/vec4 v0000014a43a12fa0_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0000014a43a12460_0, 0;
T_23.32 ;
    %jmp T_23.12;
T_23.10 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000014a43a139a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000014a43a12000_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000014a43a12460_0, 0;
    %jmp T_23.12;
T_23.12 ;
    %pop/vec4 1;
T_23.3 ;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0000014a43a35960;
T_24 ;
Ewait_7 .event/or E_0000014a4395bce0, E_0x0;
    %wait Ewait_7;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000014a43a2ab70_0, 0, 8;
    %load/vec4 v0000014a43a2b1b0_0;
    %load/vec4 v0000014a43a29a90_0;
    %pad/u 32;
    %muli 8, 0, 32;
    %part/u 8;
    %store/vec4 v0000014a43a2ab70_0, 0, 8;
    %jmp T_24;
    .thread T_24, $push;
    .scope S_0000014a43a35960;
T_25 ;
    %wait E_0000014a4395b0e0;
    %load/vec4 v0000014a43a291d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000014a43a29db0_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0000014a43a2b1b0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000014a43a29a90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000014a43a2af30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000014a43a29e50_0, 0;
    %jmp T_25.1;
T_25.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000014a43a2af30_0, 0;
    %load/vec4 v0000014a43a29db0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_25.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_25.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_25.4, 6;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000014a43a29db0_0, 0;
    %jmp T_25.6;
T_25.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000014a43a29e50_0, 0;
    %load/vec4 v0000014a43a2b6b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.7, 8;
    %load/vec4 v0000014a43a2ae90_0;
    %assign/vec4 v0000014a43a2b1b0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000014a43a29a90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000014a43a29e50_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000014a43a29db0_0, 0;
T_25.7 ;
    %jmp T_25.6;
T_25.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000014a43a29e50_0, 0;
    %load/vec4 v0000014a43a29a90_0;
    %cmpi/e 7, 0, 3;
    %jmp/0xz  T_25.9, 4;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0000014a43a29db0_0, 0;
    %jmp T_25.10;
T_25.9 ;
    %load/vec4 v0000014a43a29a90_0;
    %addi 1, 0, 3;
    %assign/vec4 v0000014a43a29a90_0, 0;
T_25.10 ;
    %jmp T_25.6;
T_25.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000014a43a29e50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000014a43a2af30_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000014a43a29db0_0, 0;
    %jmp T_25.6;
T_25.6 ;
    %pop/vec4 1;
    %load/vec4 v0000014a43a2b6b0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_25.13, 9;
    %load/vec4 v0000014a43a29db0_0;
    %pushi/vec4 0, 0, 2;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_25.13;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.11, 8;
    %vpi_call/w 22 248 "$warning", "[wl_mux_wrapper] \346\224\266\345\210\260\351\207\215\345\205\245 wl_valid_pulse_in\357\274\214\345\275\223\345\211\215\345\270\247\345\260\232\346\234\252\345\256\214\346\210\220\345\217\221\351\200\201" {0 0 0};
T_25.11 ;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0000014a43a35960;
T_26 ;
    %end;
    .thread T_26;
    .scope S_0000014a438af7f0;
T_27 ;
    %wait E_0000014a4395b0e0;
    %load/vec4 v0000014a43a14dd0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000014a43a15af0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000014a43a14830_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000014a43a14470_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000014a43a14510_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0000014a43a15190_0, 0;
    %jmp T_27.1;
T_27.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000014a43a14470_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000014a43a14830_0, 0;
    %load/vec4 v0000014a43a15af0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_27.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_27.3, 6;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000014a43a15af0_0, 0;
    %jmp T_27.5;
T_27.2 ;
    %load/vec4 v0000014a43a13c50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.6, 8;
    %load/vec4 v0000014a43a155f0_0;
    %assign/vec4 v0000014a43a15190_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000014a43a14830_0, 0;
    %pushi/vec4 4, 0, 8;
    %assign/vec4 v0000014a43a14510_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000014a43a15af0_0, 0;
T_27.6 ;
    %jmp T_27.5;
T_27.3 ;
    %load/vec4 v0000014a43a14510_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_27.8, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000014a43a14470_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000014a43a15af0_0, 0;
    %jmp T_27.9;
T_27.8 ;
    %load/vec4 v0000014a43a14510_0;
    %subi 1, 0, 8;
    %assign/vec4 v0000014a43a14510_0, 0;
T_27.9 ;
    %jmp T_27.5;
T_27.5 ;
    %pop/vec4 1;
T_27.1 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0000014a43a1a130;
T_28 ;
Ewait_8 .event/or E_0000014a4395afa0, E_0x0;
    %wait Ewait_8;
    %alloc S_0000014a43a1a900;
    %load/vec4 v0000014a43a1b560_0;
    %store/vec4 v0000014a43a1afc0_0, 0, 64;
    %callf/vec4 TD_chip_top.u_soc_core.u_macro.popcount_fn, S_0000014a43a1a900;
    %free S_0000014a43a1a900;
    %store/vec4 v0000014a43a1b420_0, 0, 8;
    %jmp T_28;
    .thread T_28, $push;
    .scope S_0000014a43a1a130;
T_29 ;
Ewait_9 .event/or E_0000014a4395b260, E_0x0;
    %wait Ewait_9;
    %load/vec4 v0000014a43a1bce0_0;
    %cmpi/u 20, 0, 5;
    %jmp/0xz  T_29.0, 5;
    %load/vec4 v0000014a43a1b1a0_0;
    %load/vec4 v0000014a43a1bce0_0;
    %pad/u 8;
    %muli 8, 0, 8;
    %part/u 8;
    %store/vec4 v0000014a43a1c280_0, 0, 8;
    %jmp T_29.1;
T_29.0 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000014a43a1c280_0, 0, 8;
T_29.1 ;
    %jmp T_29;
    .thread T_29, $push;
    .scope S_0000014a43a1a130;
T_30 ;
    %wait E_0000014a4395b0e0;
    %load/vec4 v0000014a43a1b4c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.0, 8;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0000014a43a1b560_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000014a43a1cd20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000014a43a1d400_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000014a43a1b6a0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000014a43a1b100_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000014a43a1b2e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000014a43a1cdc0_0, 0;
    %pushi/vec4 0, 0, 160;
    %assign/vec4 v0000014a43a1b1a0_0, 0;
    %jmp T_30.1;
T_30.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000014a43a1cd20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000014a43a1d400_0, 0;
    %load/vec4 v0000014a43a1b9c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.2, 8;
    %load/vec4 v0000014a43a1cb40_0;
    %assign/vec4 v0000014a43a1b560_0, 0;
T_30.2 ;
    %load/vec4 v0000014a43a1bc40_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_30.6, 9;
    %load/vec4 v0000014a43a1b2e0_0;
    %nor/r;
    %and;
T_30.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000014a43a1b2e0_0, 0;
    %pushi/vec4 9, 0, 8;
    %assign/vec4 v0000014a43a1b6a0_0, 0;
T_30.4 ;
    %load/vec4 v0000014a43a1b2e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.7, 8;
    %load/vec4 v0000014a43a1b6a0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_30.9, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000014a43a1cd20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000014a43a1b2e0_0, 0;
    %jmp T_30.10;
T_30.9 ;
    %load/vec4 v0000014a43a1b6a0_0;
    %subi 1, 0, 8;
    %assign/vec4 v0000014a43a1b6a0_0, 0;
T_30.10 ;
T_30.7 ;
    %load/vec4 v0000014a43a1d2c0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_30.13, 9;
    %load/vec4 v0000014a43a1cdc0_0;
    %nor/r;
    %and;
T_30.13;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.11, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000014a43a1cdc0_0, 0;
    %pushi/vec4 2, 0, 8;
    %assign/vec4 v0000014a43a1b100_0, 0;
T_30.11 ;
    %load/vec4 v0000014a43a1cdc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.14, 8;
    %load/vec4 v0000014a43a1b100_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_30.16, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000014a43a1d400_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000014a43a1cdc0_0, 0;
    %fork t_1, S_0000014a43a1a450;
    %jmp t_0;
    .scope S_0000014a43a1a450;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000014a43a1bba0_0, 0, 32;
T_30.18 ;
    %load/vec4 v0000014a43a1bba0_0;
    %cmpi/s 20, 0, 32;
    %jmp/0xz T_30.19, 5;
    %load/vec4 v0000014a43a1bba0_0;
    %cmpi/s 10, 0, 32;
    %jmp/0xz  T_30.20, 5;
    %load/vec4 v0000014a43a1b420_0;
    %pad/u 32;
    %muli 2, 0, 32;
    %load/vec4 v0000014a43a1bba0_0;
    %add;
    %pad/u 8;
    %ix/load 5, 0, 0;
    %load/vec4 v0000014a43a1bba0_0;
    %pad/s 35;
    %muli 8, 0, 35;
    %ix/vec4/s 4;
    %assign/vec4/off/d v0000014a43a1b1a0_0, 4, 5;
    %jmp T_30.21;
T_30.20 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0000014a43a1b420_0;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %load/vec4 v0000014a43a1bba0_0;
    %subi 10, 0, 32;
    %add;
    %pad/u 8;
    %ix/load 5, 0, 0;
    %load/vec4 v0000014a43a1bba0_0;
    %pad/s 35;
    %muli 8, 0, 35;
    %ix/vec4/s 4;
    %assign/vec4/off/d v0000014a43a1b1a0_0, 4, 5;
T_30.21 ;
    %load/vec4 v0000014a43a1bba0_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0000014a43a1bba0_0, 0, 32;
    %jmp T_30.18;
T_30.19 ;
    %end;
    .scope S_0000014a43a1a130;
t_0 %join;
    %jmp T_30.17;
T_30.16 ;
    %load/vec4 v0000014a43a1b100_0;
    %subi 1, 0, 8;
    %assign/vec4 v0000014a43a1b100_0, 0;
T_30.17 ;
T_30.14 ;
T_30.1 ;
    %jmp T_30;
    .thread T_30;
    .scope S_0000014a43a1a130;
T_31 ;
    %wait E_0000014a4395ba20;
    %vpi_func 18 318 "$isunknown" 1, v0000014a43a1bce0_0 {0 0 0};
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.0, 8;
T_31.0 ;
    %jmp T_31;
    .thread T_31;
    .scope S_0000014a434882f0;
T_32 ;
    %wait E_0000014a4395b0e0;
    %load/vec4 v0000014a43986ab0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000014a439879b0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000014a43987870_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000014a439b9650_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000014a43985e30_0, 0;
    %pushi/vec4 0, 0, 160;
    %assign/vec4 v0000014a43987690_0, 0;
    %pushi/vec4 0, 0, 90;
    %assign/vec4 v0000014a439b9bf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000014a439b8930_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000014a439b9510_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000014a439b8890_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000014a439b9b50_0, 0;
    %jmp T_32.1;
T_32.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000014a439b9510_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000014a439b8930_0, 0;
    %load/vec4 v0000014a43987870_0;
    %assign/vec4 v0000014a439b9650_0, 0;
    %load/vec4 v0000014a439879b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_32.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_32.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_32.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_32.5, 6;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000014a439879b0_0, 0;
    %jmp T_32.7;
T_32.2 ;
    %load/vec4 v0000014a439b9470_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.8, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000014a43987870_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000014a439b9650_0, 0;
    %pushi/vec4 0, 0, 160;
    %assign/vec4 v0000014a43987690_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000014a439b8890_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000014a439b9b50_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000014a43985e30_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000014a439879b0_0, 0;
T_32.8 ;
    %jmp T_32.7;
T_32.3 ;
    %load/vec4 v0000014a43987870_0;
    %assign/vec4 v0000014a439b9650_0, 0;
    %load/vec4 v0000014a43985e30_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_32.10, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000014a439b9510_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0000014a439879b0_0, 0;
    %jmp T_32.11;
T_32.10 ;
    %load/vec4 v0000014a43985e30_0;
    %subi 1, 0, 2;
    %assign/vec4 v0000014a43985e30_0, 0;
T_32.11 ;
    %jmp T_32.7;
T_32.4 ;
    %load/vec4 v0000014a43987870_0;
    %assign/vec4 v0000014a439b9650_0, 0;
    %load/vec4 v0000014a439b8c50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.12, 8;
    %load/vec4 v0000014a439b95b0_0;
    %ix/load 5, 0, 0;
    %load/vec4 v0000014a43987870_0;
    %pad/u 8;
    %muli 8, 0, 8;
    %ix/vec4 4;
    %assign/vec4/off/d v0000014a43987690_0, 4, 5;
    %load/vec4 v0000014a439b95b0_0;
    %cmpi/e 255, 0, 8;
    %jmp/0xz  T_32.14, 4;
    %load/vec4 v0000014a439b8890_0;
    %addi 1, 0, 16;
    %assign/vec4 v0000014a439b8890_0, 0;
T_32.14 ;
    %load/vec4 v0000014a439b95b0_0;
    %cmpi/e 0, 0, 8;
    %jmp/0xz  T_32.16, 4;
    %load/vec4 v0000014a439b9b50_0;
    %addi 1, 0, 16;
    %assign/vec4 v0000014a439b9b50_0, 0;
T_32.16 ;
    %load/vec4 v0000014a43987870_0;
    %cmpi/e 19, 0, 5;
    %jmp/0xz  T_32.18, 4;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0000014a439879b0_0, 0;
    %jmp T_32.19;
T_32.18 ;
    %load/vec4 v0000014a43987870_0;
    %addi 1, 0, 5;
    %assign/vec4 v0000014a43987870_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000014a43985e30_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000014a439879b0_0, 0;
T_32.19 ;
T_32.12 ;
    %jmp T_32.7;
T_32.5 ;
    %fork t_3, S_0000014a43488480;
    %jmp t_2;
    .scope S_0000014a43488480;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000014a439b93d0_0, 0, 32;
T_32.20 ;
    %load/vec4 v0000014a439b93d0_0;
    %cmpi/s 10, 0, 32;
    %jmp/0xz T_32.21, 5;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0000014a43987690_0;
    %load/vec4 v0000014a439b93d0_0;
    %pad/s 35;
    %muli 8, 0, 35;
    %part/s 8;
    %concat/vec4; draw_concat_vec4
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0000014a43987690_0;
    %load/vec4 v0000014a439b93d0_0;
    %addi 10, 0, 32;
    %pad/s 35;
    %muli 8, 0, 35;
    %part/s 8;
    %concat/vec4; draw_concat_vec4
    %sub;
    %ix/load 5, 0, 0;
    %load/vec4 v0000014a439b93d0_0;
    %pad/s 36;
    %muli 9, 0, 36;
    %ix/vec4/s 4;
    %assign/vec4/off/d v0000014a439b9bf0_0, 4, 5;
    %load/vec4 v0000014a439b93d0_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0000014a439b93d0_0, 0, 32;
    %jmp T_32.20;
T_32.21 ;
    %end;
    .scope S_0000014a434882f0;
t_2 %join;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000014a439b8930_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000014a439879b0_0, 0;
    %jmp T_32.7;
T_32.7 ;
    %pop/vec4 1;
T_32.1 ;
    %jmp T_32;
    .thread T_32;
    .scope S_0000014a434882f0;
T_33 ;
    %wait E_0000014a4395ba20;
    %vpi_func 7 252 "$isunknown" 1, v0000014a43987870_0 {0 0 0};
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.0, 8;
T_33.0 ;
    %vpi_func 7 259 "$isunknown" 1, v0000014a439b9650_0 {0 0 0};
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.2, 8;
T_33.2 ;
    %load/vec4 v0000014a439b8930_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.4, 8;
T_33.4 ;
    %load/vec4 v0000014a439b8c50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.6, 8;
T_33.6 ;
    %jmp T_33;
    .thread T_33;
    .scope S_0000014a43a1a2c0;
T_34 ;
    %end;
    .thread T_34;
    .scope S_0000014a43a1a2c0;
T_35 ;
    %wait E_0000014a4395b0e0;
    %fork t_5, S_0000014a43a19fa0;
    %jmp t_4;
    .scope S_0000014a43a19fa0;
t_5 ;
    %load/vec4 v0000014a43a1d680_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000014a43a185d0_0, 0, 32;
T_35.2 ;
    %load/vec4 v0000014a43a185d0_0;
    %cmpi/s 10, 0, 32;
    %jmp/0xz T_35.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000014a43a185d0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014a43a18670, 0, 4;
    %load/vec4 v0000014a43a185d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000014a43a185d0_0, 0, 32;
    %jmp T_35.2;
T_35.3 ;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000014a43a1d5e0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000014a43a1b240_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0000014a43a1bb00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000014a43a1c140_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000014a43a1c320_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000014a43a1b740_0, 0;
    %jmp T_35.1;
T_35.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000014a43a1c140_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000014a43a1b740_0, 0;
    %load/vec4 v0000014a43a1ce60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.4, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000014a43a185d0_0, 0, 32;
T_35.6 ;
    %load/vec4 v0000014a43a185d0_0;
    %cmpi/s 10, 0, 32;
    %jmp/0xz T_35.7, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000014a43a185d0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014a43a18670, 0, 4;
    %load/vec4 v0000014a43a185d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000014a43a185d0_0, 0, 32;
    %jmp T_35.6;
T_35.7 ;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000014a43a1d5e0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000014a43a1b240_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0000014a43a1bb00_0, 0;
    %jmp T_35.5;
T_35.4 ;
    %load/vec4 v0000014a43a1bb00_0;
    %pad/u 32;
    %cast2;
    %store/vec4 v0000014a43a191b0_0, 0, 32;
    %load/vec4 v0000014a43a1d5e0_0;
    %pad/u 32;
    %cast2;
    %store/vec4 v0000014a43a19890_0, 0, 32;
    %load/vec4 v0000014a43a1b240_0;
    %pad/u 32;
    %cast2;
    %store/vec4 v0000014a43a19390_0, 0, 32;
    %load/vec4 v0000014a43a191b0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_get/vec4 5;
    %jmp/0 T_35.10, 5;
    %load/vec4 v0000014a43a1d0e0_0;
    %nor/r;
    %and;
T_35.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.8, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000014a43a1c140_0, 0;
    %ix/getv/s 4, v0000014a43a19890_0;
    %load/vec4a v0000014a43a1cbe0, 4;
    %assign/vec4 v0000014a43a1c320_0, 0;
    %load/vec4 v0000014a43a19890_0;
    %cmpi/e 31, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_35.11, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_35.12, 8;
T_35.11 ; End of true expr.
    %load/vec4 v0000014a43a19890_0;
    %addi 1, 0, 32;
    %jmp/0 T_35.12, 8;
 ; End of false expr.
    %blend;
T_35.12;
    %cast2;
    %store/vec4 v0000014a43a19890_0, 0, 32;
    %load/vec4 v0000014a43a191b0_0;
    %subi 1, 0, 32;
    %cast2;
    %store/vec4 v0000014a43a191b0_0, 0, 32;
T_35.8 ;
    %load/vec4 v0000014a43a1d540_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.13, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000014a43a185d0_0, 0, 32;
T_35.15 ;
    %load/vec4 v0000014a43a185d0_0;
    %cmpi/s 10, 0, 32;
    %jmp/0xz T_35.16, 5;
    %load/vec4 v0000014a43a18710_0;
    %load/vec4 v0000014a43a185d0_0;
    %pad/s 36;
    %muli 9, 0, 36;
    %part/s 9;
    %store/vec4 v0000014a43a18df0_0, 0, 9;
    %load/vec4 v0000014a43a18df0_0;
    %pad/s 32;
    %ix/getv 4, v0000014a43a183f0_0;
    %shiftl 4;
    %store/vec4 v0000014a43a19610_0, 0, 32;
    %ix/getv/s 4, v0000014a43a185d0_0;
    %load/vec4a v0000014a43a18670, 4;
    %load/vec4 v0000014a43a19610_0;
    %add;
    %store/vec4 v0000014a43a19070_0, 0, 32;
    %load/vec4 v0000014a43a1d720_0;
    %load/vec4 v0000014a43a19070_0;
    %cmp/s;
    %flag_or 5, 4;
    %jmp/0xz  T_35.17, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000014a43a19110_0, 0, 1;
    %load/vec4 v0000014a43a1c3c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.19, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000014a43a19070_0, 0, 32;
    %jmp T_35.20;
T_35.19 ;
    %load/vec4 v0000014a43a19070_0;
    %load/vec4 v0000014a43a1d720_0;
    %sub;
    %store/vec4 v0000014a43a19070_0, 0, 32;
T_35.20 ;
    %jmp T_35.18;
T_35.17 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000014a43a19110_0, 0, 1;
T_35.18 ;
    %load/vec4 v0000014a43a19070_0;
    %ix/getv/s 3, v0000014a43a185d0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014a43a18670, 0, 4;
    %load/vec4 v0000014a43a19110_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.21, 8;
    %load/vec4 v0000014a43a191b0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz  T_35.23, 5;
    %load/vec4 v0000014a43a185d0_0;
    %parti/s 4, 0, 2;
    %ix/getv/s 3, v0000014a43a19390_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000014a43a1cbe0, 0, 4;
    %load/vec4 v0000014a43a19390_0;
    %cmpi/e 31, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_35.25, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_35.26, 8;
T_35.25 ; End of true expr.
    %load/vec4 v0000014a43a19390_0;
    %addi 1, 0, 32;
    %jmp/0 T_35.26, 8;
 ; End of false expr.
    %blend;
T_35.26;
    %cast2;
    %store/vec4 v0000014a43a19390_0, 0, 32;
    %load/vec4 v0000014a43a191b0_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0000014a43a191b0_0, 0, 32;
    %jmp T_35.24;
T_35.23 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000014a43a1b740_0, 0;
T_35.24 ;
T_35.21 ;
    %load/vec4 v0000014a43a185d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000014a43a185d0_0, 0, 32;
    %jmp T_35.15;
T_35.16 ;
T_35.13 ;
    %load/vec4 v0000014a43a19890_0;
    %parti/s 5, 0, 2;
    %assign/vec4 v0000014a43a1d5e0_0, 0;
    %load/vec4 v0000014a43a19390_0;
    %parti/s 5, 0, 2;
    %assign/vec4 v0000014a43a1b240_0, 0;
    %load/vec4 v0000014a43a191b0_0;
    %parti/s 6, 0, 2;
    %assign/vec4 v0000014a43a1bb00_0, 0;
T_35.5 ;
T_35.1 ;
    %end;
    .scope S_0000014a43a1a2c0;
t_4 %join;
    %jmp T_35;
    .thread T_35;
    .scope S_0000014a43a1a770;
T_36 ;
    %wait E_0000014a4395b0e0;
    %load/vec4 v0000014a43a2c0b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000014a43a2c1f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000014a43a2c290_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000014a43a2c150_0, 0;
    %jmp T_36.1;
T_36.0 ;
    %load/vec4 v0000014a43a29f90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.2, 8;
    %load/vec4 v0000014a43a2c010_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_36.4, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 8;
    %cmp/u;
    %jmp/1 T_36.5, 6;
    %jmp T_36.7;
T_36.4 ;
    %load/vec4 v0000014a43a2bd90_0;
    %assign/vec4 v0000014a43a2c1f0_0, 0;
    %jmp T_36.7;
T_36.5 ;
    %load/vec4 v0000014a43a2bd90_0;
    %assign/vec4 v0000014a43a2c290_0, 0;
    %jmp T_36.7;
T_36.7 ;
    %pop/vec4 1;
T_36.2 ;
T_36.1 ;
    %jmp T_36;
    .thread T_36;
    .scope S_0000014a43a1a770;
T_37 ;
Ewait_10 .event/or E_0000014a4395ade0, E_0x0;
    %wait Ewait_10;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000014a43a2b930_0, 0, 32;
    %load/vec4 v0000014a43a2c010_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_37.0, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_37.1, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 8;
    %cmp/u;
    %jmp/1 T_37.2, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 8;
    %cmp/u;
    %jmp/1 T_37.3, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000014a43a2b930_0, 0, 32;
    %jmp T_37.5;
T_37.0 ;
    %load/vec4 v0000014a43a2c1f0_0;
    %store/vec4 v0000014a43a2b930_0, 0, 32;
    %jmp T_37.5;
T_37.1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000014a43a2b930_0, 0, 32;
    %jmp T_37.5;
T_37.2 ;
    %load/vec4 v0000014a43a2c150_0;
    %store/vec4 v0000014a43a2b930_0, 0, 32;
    %jmp T_37.5;
T_37.3 ;
    %load/vec4 v0000014a43a2c290_0;
    %store/vec4 v0000014a43a2b930_0, 0, 32;
    %jmp T_37.5;
T_37.5 ;
    %pop/vec4 1;
    %jmp T_37;
    .thread T_37, $push;
    .scope S_0000014a43a1aa90;
T_38 ;
    %wait E_0000014a4395b0e0;
    %load/vec4 v0000014a43a2c8d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000014a43a2b890_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000014a43a2cbf0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000014a43a2c970_0, 0;
    %jmp T_38.1;
T_38.0 ;
    %load/vec4 v0000014a43a2ce70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.2, 8;
    %load/vec4 v0000014a43a2bc50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_38.4, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 8;
    %cmp/u;
    %jmp/1 T_38.5, 6;
    %jmp T_38.7;
T_38.4 ;
    %load/vec4 v0000014a43a2bcf0_0;
    %assign/vec4 v0000014a43a2b890_0, 0;
    %jmp T_38.7;
T_38.5 ;
    %load/vec4 v0000014a43a2bcf0_0;
    %assign/vec4 v0000014a43a2c970_0, 0;
    %jmp T_38.7;
T_38.7 ;
    %pop/vec4 1;
T_38.2 ;
T_38.1 ;
    %jmp T_38;
    .thread T_38;
    .scope S_0000014a43a1aa90;
T_39 ;
Ewait_11 .event/or E_0000014a4395b0a0, E_0x0;
    %wait Ewait_11;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000014a43a2be30_0, 0, 32;
    %load/vec4 v0000014a43a2bc50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_39.0, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_39.1, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 8;
    %cmp/u;
    %jmp/1 T_39.2, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 8;
    %cmp/u;
    %jmp/1 T_39.3, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000014a43a2be30_0, 0, 32;
    %jmp T_39.5;
T_39.0 ;
    %load/vec4 v0000014a43a2b890_0;
    %store/vec4 v0000014a43a2be30_0, 0, 32;
    %jmp T_39.5;
T_39.1 ;
    %load/vec4 v0000014a43a2cbf0_0;
    %store/vec4 v0000014a43a2be30_0, 0, 32;
    %jmp T_39.5;
T_39.2 ;
    %load/vec4 v0000014a43a2c970_0;
    %store/vec4 v0000014a43a2be30_0, 0, 32;
    %jmp T_39.5;
T_39.3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000014a43a2be30_0, 0, 32;
    %jmp T_39.5;
T_39.5 ;
    %pop/vec4 1;
    %jmp T_39;
    .thread T_39, $push;
    .scope S_0000014a4348e1d0;
T_40 ;
    %wait E_0000014a4395b0e0;
    %load/vec4 v0000014a43a39e60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000014a43a28ff0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000014a43a29590_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000014a43a3a180_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000014a43a3a2c0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000014a43a3a040_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000014a43a3aea0_0, 0;
    %jmp T_40.1;
T_40.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000014a43a28ff0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000014a43a29590_0, 0;
    %load/vec4 v0000014a43a2b430_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_40.4, 9;
    %load/vec4 v0000014a43a3a2c0_0;
    %nor/r;
    %and;
T_40.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000014a43a3a2c0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000014a43a3a180_0, 0;
    %jmp T_40.3;
T_40.2 ;
    %load/vec4 v0000014a43a3a2c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.5, 8;
    %load/vec4 v0000014a43a3a180_0;
    %cmpi/e 0, 0, 4;
    %jmp/0xz  T_40.7, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000014a43a28ff0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000014a43a3a2c0_0, 0;
    %jmp T_40.8;
T_40.7 ;
    %load/vec4 v0000014a43a3a180_0;
    %subi 1, 0, 4;
    %assign/vec4 v0000014a43a3a180_0, 0;
T_40.8 ;
T_40.5 ;
T_40.3 ;
    %load/vec4 v0000014a43a2aad0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_40.11, 9;
    %load/vec4 v0000014a43a3aea0_0;
    %nor/r;
    %and;
T_40.11;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.9, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000014a43a3aea0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000014a43a3a040_0, 0;
    %jmp T_40.10;
T_40.9 ;
    %load/vec4 v0000014a43a3aea0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_40.12, 8;
    %load/vec4 v0000014a43a3a040_0;
    %cmpi/e 0, 0, 4;
    %jmp/0xz  T_40.14, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000014a43a29590_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000014a43a3aea0_0, 0;
    %jmp T_40.15;
T_40.14 ;
    %load/vec4 v0000014a43a3a040_0;
    %subi 1, 0, 4;
    %assign/vec4 v0000014a43a3a040_0, 0;
T_40.15 ;
T_40.12 ;
T_40.10 ;
T_40.1 ;
    %jmp T_40;
    .thread T_40;
    .scope S_0000014a4348e1d0;
T_41 ;
    %wait E_0000014a4395b0e0;
    %load/vec4 v0000014a43a39e60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000014a43a37d40_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000014a43a378e0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000014a43a384c0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000014a43a373e0_0, 0;
    %jmp T_41.1;
T_41.0 ;
    %load/vec4 v0000014a43a377a0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_41.4, 9;
    %load/vec4 v0000014a43a37d40_0;
    %and/r;
    %nor/r;
    %and;
T_41.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.2, 8;
    %load/vec4 v0000014a43a37d40_0;
    %addi 1, 0, 16;
    %assign/vec4 v0000014a43a37d40_0, 0;
T_41.2 ;
    %load/vec4 v0000014a43a3a0e0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_41.7, 9;
    %load/vec4 v0000014a43a378e0_0;
    %and/r;
    %nor/r;
    %and;
T_41.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.5, 8;
    %load/vec4 v0000014a43a378e0_0;
    %addi 1, 0, 16;
    %assign/vec4 v0000014a43a378e0_0, 0;
T_41.5 ;
    %load/vec4 v0000014a43a38f60_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_41.10, 9;
    %load/vec4 v0000014a43a384c0_0;
    %and/r;
    %nor/r;
    %and;
T_41.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.8, 8;
    %load/vec4 v0000014a43a384c0_0;
    %addi 1, 0, 16;
    %assign/vec4 v0000014a43a384c0_0, 0;
T_41.8 ;
    %load/vec4 v0000014a43a3cc40_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_41.14, 10;
    %load/vec4 v0000014a43a3c1a0_0;
    %and;
T_41.14;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_41.13, 9;
    %load/vec4 v0000014a43a373e0_0;
    %and/r;
    %nor/r;
    %and;
T_41.13;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.11, 8;
    %load/vec4 v0000014a43a373e0_0;
    %addi 1, 0, 16;
    %assign/vec4 v0000014a43a373e0_0, 0;
T_41.11 ;
T_41.1 ;
    %jmp T_41;
    .thread T_41;
# The file index is used to find the file name in the following table.
:file_names 23;
    "N/A";
    "<interactive>";
    "-";
    "../rtl/top/snn_soc_pkg.sv";
    "../rtl/top/chip_top.sv";
    "../rtl/top/snn_soc_top.sv";
    "../rtl/bus/bus_simple_if.sv";
    "../rtl/snn/adc_ctrl.sv";
    "../rtl/bus/bus_interconnect.sv";
    "../rtl/snn/cim_array_ctrl.sv";
    "../rtl/snn/dac_ctrl.sv";
    "../rtl/mem/sram_simple_dp.sv";
    "../rtl/dma/dma_engine.sv";
    "../rtl/reg/fifo_regs.sv";
    "../rtl/mem/fifo_sync.sv";
    "../rtl/mem/sram_simple.sv";
    "../rtl/periph/jtag_stub.sv";
    "../rtl/snn/lif_neurons.sv";
    "../rtl/snn/cim_macro_blackbox.sv";
    "../rtl/reg/reg_bank.sv";
    "../rtl/periph/spi_stub.sv";
    "../rtl/periph/uart_stub.sv";
    "../rtl/snn/wl_mux_wrapper.sv";
