(S (NP (DT An) (ADJP (NN area) (JJ efficient)) (JJ row-parallel) (NN architecture)) (VP (VBZ is) (VP (VBN proposed) (PP (IN for) (NP (NP (DT the) (JJ real-time) (NN implementation)) (PP (IN of) (NP (NP (NN bivariate) (NNS algebraic) (NN integer) (PRN (-LRB- -LRB-) (NNP AI) (-RRB- -RRB-)) (VBD encoded) (JJ 2-D) (JJ discrete) (NN cosine) (NN transform)) (PRN (-LRB- -LRB-) (NP (NNP DCT)) (-RRB- -RRB-)) (PP (IN for) (NP (NN image) (CC and) (NN video) (NN processing))))))))) (. .))
(S (NP (NP (DT An) (JJ improved) (NN fast) (NN algorithm)) (PP (IN for) (NP (ADJP (NNP AI) (VBN based)) (JJ 1-D) (NNP DCT) (NN computation)))) (VP (VBZ is) (VP (VBN proposed) (ADVP (IN along) (PP (IN with) (NP (DT a) (JJ single) (NN channel) (JJ 2-D) (NNP DCT) (NN architecture)))))) (. .))
(S (NP (DT The) (NN design)) (VP (VBZ improves) (PP (IN on) (NP (NP (DT the) (JJ 4-channel) (NNP AI) (NNP DCT) (NN architecture)) (SBAR (WHNP (WDT that)) (S (VP (VBD was) (VP (VBN published) (ADVP (RB recently)))))))) (PP (IN by) (S (VP (VP (VBG reducing) (NP (NP (DT the) (NN number)) (PP (IN of) (NP (NN integer) (NNS channels)))) (PP (TO to) (NP (CD one)))) (CC and) (VP (NP (NP (DT the) (NN number)) (PP (IN of) (NP (JJ 8-point) (JJ 1-D) (NNP DCT) (NNS cores)))) (PP (IN from) (NP (CD 5))) (ADVP (RB down) (PP (TO to) (NP (CD 2))))))))) (. .))
(S (NP (NP (NNP Prototype) (NNS circuits)) (VP (VBG corresponding) (PP (TO to) (NP (NP (NNP FRS) (NNS blocks)) (VP (VBN based) (PP (IN on) (NP (CD two) (NN expansion) (NNS factors)))))))) (VP (VBP are) (VP (VBN realized) (, ,) (VBN tested) (, ,) (CC and) (VBD verified) (PP (IN on) (NP (NNP FPGA-chip))) (, ,) (S (VP (VBG using) (NP (DT a) (JJ Xilinx) (NNP Virtex-6) (NNP XC6VLX240T) (NN device)))))) (. .))
(S (NP (RBS Post) (JJ place-and-route) (NNS results)) (VP (VBP show) (NP (NP (DT a) (ADJP (CD 20) (NN %)) (NN reduction)) (PP (IN in) (NP (NP (NNS terms)) (PP (IN of) (NP (NN area))))) (PP (VBN compared) (PP (TO to) (NP (NP (DT the) (JJ 2-D) (NNP DCT) (NN architecture)) (VP (VBG requiring) (NP (CD five) (JJ 1-D) (NNP AI) (NNS cores)))))))) (. .))
(S (NP (DT The) (UCP (JJ area-time) (CC and) (JJ area-time)) (ADJP ($ $) (-LRB- -LCB-) (-RRB- -RCB-) (VB ^2) ($ $)) (NN complexity) (NNS metrics)) (VP (VBP are) (ADVP (RB also)) (VP (VBN reduced) (PP (IN by) (NP (NP (CD 23) (NN %) (CC and) (CD 22) (NN %)) (ADVP (RB respectively)))) (PP (IN for) (NP (NP (NNS designs)) (PP (IN with) (NP (JJ 8-bit) (NN input) (NN word) (NN length))))))) (. .))
(S (NP (DT The) (JJ digital) (NNS realizations)) (VP (VBP are) (VP (VBN simulated) (PP (PP (IN up) (PP (TO to) (NP (NN place) (CC and) (NN route)))) (PP (IN for) (NP (NNP ASICs)))) (S (VP (VBG using) (NP (ADJP (CD 45) (JJ nm)) (NNP CMOS) (NN standard) (NNS cells)))))) (. .))
