{
    "identifiers": [
        "argparse",
        "os",
        "subprocess",
        "migen",
        "migen",
        "genlib",
        "cdc",
        "MultiReg",
        "misoc",
        "interconnect",
        "csr",
        "misoc",
        "cores",
        "gpio",
        "misoc",
        "cores",
        "a7_gtp",
        "misoc",
        "targets",
        "sayma_rtm",
        "BaseSoC",
        "misoc",
        "integration",
        "builder",
        "Builder",
        "builder_args",
        "builder_argdict",
        "artiq",
        "gateware",
        "rtio",
        "artiq",
        "gateware",
        "rtio",
        "phy",
        "ttl_serdes_7series",
        "artiq",
        "gateware",
        "drtio",
        "transceiver",
        "gtp_7series",
        "artiq",
        "gateware",
        "drtio",
        "siphaser",
        "SiPhaser7Series",
        "artiq",
        "gateware",
        "drtio",
        "rx_synchronizer",
        "XilinxRXSynchronizer",
        "artiq",
        "gateware",
        "drtio",
        "artiq",
        "build_soc",
        "add_identifier",
        "artiq",
        "__artiq_dir__",
        "artiq_dir",
        "platform",
        "platform",
        "add_platform_command",
        "Module",
        "AutoCSR",
        "rtio_clk_freq",
        "CSRStorage",
        "reset",
        "CSRStatus",
        "clock_domains",
        "ClockDomain",
        "reset_less",
        "Signal",
        "Signal",
        "Signal",
        "Signal",
        "specials",
        "Instance",
        "p_CLKIN1_PERIOD",
        "rtio_clk_freq",
        "i_CLKIN1",
        "ClockSignal",
        "i_RST",
        "pll_reset",
        "storage",
        "o_LOCKED",
        "pll_locked",
        "p_CLKFBOUT_MULT_F",
        "p_DIVCLK_DIVIDE",
        "o_CLKFBOUT",
        "clkfbout",
        "i_CLKFBIN",
        "clkfbin",
        "p_CLKOUT0_DIVIDE_F",
        "o_CLKOUT0",
        "rtiox4_clk",
        "Instance",
        "i_I",
        "clkfbout",
        "o_O",
        "clkfbin",
        "Instance",
        "i_I",
        "rtiox4_clk",
        "o_O",
        "cd_rtiox4",
        "clk",
        "MultiReg",
        "pll_locked",
        "pll_locked",
        "status",
        "BaseSoC",
        "mem_map",
        "update",
        "BaseSoC",
        "mem_map",
        "rtio_clk_freq",
        "kwargs",
        "BaseSoC",
        "cpu_type",
        "kwargs",
        "add_identifier",
        "platform",
        "Signal",
        "reset",
        "disable_si5324_ibuf",
        "attr",
        "add",
        "platform",
        "request",
        "Signal",
        "specials",
        "Instance",
        "i_CEB",
        "disable_si5324_ibuf",
        "i_I",
        "si5324_clkout",
        "p",
        "i_IB",
        "si5324_clkout",
        "n",
        "o_O",
        "si5324_clkout_buf",
        "QPLLSettings",
        "refclksel",
        "fbdiv",
        "fbdiv_45",
        "refclk_div",
        "QPLL",
        "si5324_clkout_buf",
        "qpll_drtio_settings",
        "submodules",
        "qpll",
        "submodules",
        "gtp_7series",
        "GTP",
        "qpll_channel",
        "qpll",
        "channels",
        "data_pads",
        "platform",
        "request",
        "sys_clk_freq",
        "clk_freq",
        "rtio_clk_freq",
        "rtio_clk_freq",
        "csr_devices",
        "append",
        "sync",
        "disable_si5324_ibuf",
        "eq",
        "drtio_transceiver",
        "stable_clkin",
        "storage",
        "submodules",
        "rtio",
        "TSC",
        "glbl_fine_ts_width",
        "ClockDomainsRenamer",
        "submodules",
        "cdr",
        "XilinxRXSynchronizer",
        "cdr",
        "DRTIOSatellite",
        "rtio_tsc",
        "drtio_transceiver",
        "channels",
        "rx_synchronizer",
        "submodules",
        "core",
        "csr_devices",
        "append",
        "cdr",
        "DRTIOAuxController",
        "core",
        "link_layer",
        "submodules",
        "coreaux",
        "csr_devices",
        "append",
        "mem_map",
        "add_wb_slave",
        "memory_address",
        "coreaux",
        "bus",
        "add_memory_region",
        "memory_address",
        "shadow_base",
        "config",
        "add_csr_group",
        "add_memory_group",
        "config",
        "rtio_clk_freq",
        "submodules",
        "SiPhaser7Series",
        "si5324_clkin",
        "platform",
        "request",
        "rx_synchronizer",
        "rx_synchronizer",
        "ref_clk",
        "crg",
        "cd_sys",
        "clk",
        "ref_div2",
        "rtio_clk_freq",
        "rtio_clk_freq",
        "platform",
        "add_false_path_constraints",
        "crg",
        "cd_sys",
        "clk",
        "siphaser",
        "mmcm_freerun_output",
        "csr_devices",
        "append",
        "submodules",
        "gpio",
        "GPIOOut",
        "platform",
        "request",
        "csr_devices",
        "append",
        "platform",
        "request",
        "submodules",
        "gpio",
        "GPIOTristate",
        "i2c",
        "scl",
        "i2c",
        "sda",
        "csr_devices",
        "append",
        "config",
        "config",
        "rtio_clk_freq",
        "drtio_transceiver",
        "gtps",
        "platform",
        "add_period_constraint",
        "gtp",
        "txoutclk",
        "rtio_clk_period",
        "platform",
        "add_period_constraint",
        "gtp",
        "rxoutclk",
        "rtio_clk_period",
        "platform",
        "add_false_path_constraints",
        "crg",
        "cd_sys",
        "clk",
        "gtp",
        "txoutclk",
        "gtp",
        "rxoutclk",
        "submodules",
        "_RTIOClockMultiplier",
        "rtio_clk_freq",
        "csr_devices",
        "append",
        "fix_serdes_timing_path",
        "platform",
        "rtio_channels",
        "submodules",
        "rtio",
        "MonInj",
        "rtio_channels",
        "csr_devices",
        "append",
        "submodules",
        "SyncRTIO",
        "rtio_tsc",
        "rtio_channels",
        "comb",
        "drtiosat",
        "async_errors",
        "eq",
        "local_io",
        "async_errors",
        "comb",
        "drtiosat",
        "cri",
        "connect",
        "local_io",
        "cri",
        "_SatelliteBase",
        "kwargs",
        "_SatelliteBase",
        "kwargs",
        "ttl_serdes_7series",
        "Output_8X",
        "platform",
        "request",
        "submodules",
        "phy",
        "rtio_channels",
        "append",
        "rtio",
        "Channel",
        "from_phy",
        "phy",
        "ttl_serdes_7series",
        "Output_8X",
        "platform",
        "request",
        "submodules",
        "phy",
        "rtio_channels",
        "append",
        "rtio",
        "Channel",
        "from_phy",
        "phy",
        "add_rtio",
        "rtio_channels",
        "Builder",
        "args",
        "kwargs",
        "Builder",
        "args",
        "kwargs",
        "os",
        "path",
        "join",
        "artiq_dir",
        "add_software_package",
        "os",
        "path",
        "join",
        "firmware_dir",
        "os",
        "path",
        "join",
        "output_dir",
        "open",
        "satman",
        "boot_file",
        "boot_file",
        "read",
        "w",
        "boot_data",
        "append",
        "unpack",
        "unpack_endian",
        "w",
        "soc",
        "main_ram",
        "mem",
        "boot_data",
        "argparse",
        "ArgumentParser",
        "description",
        "builder_args",
        "parser",
        "parser",
        "set_defaults",
        "output_dir",
        "parser",
        "parse_args",
        "Satellite",
        "SatmanSoCBuilder",
        "soc",
        "builder_argdict",
        "args",
        "builder",
        "build",
        "subprocess",
        "CalledProcessError",
        "e",
        "SystemExit",
        "format",
        "join",
        "e",
        "cmd",
        "main"
    ],
    "literals": [
        "\"set_false_path -quiet \"",
        "\"-through [get_pins -filter {{REF_PIN_NAME == OQ || REF_PIN_NAME == TQ}} \"",
        "\"-of [get_cells -filter {{REF_NAME == OSERDESE2}}]] \"",
        "\"-to [get_pins -filter {{REF_PIN_NAME == D}} \"",
        "\"-of [get_cells -filter {{REF_NAME == ISERDESE2}}]]\"",
        "\"MMCME2_BASE\"",
        "\"rtio\"",
        "\"BUFG\"",
        "\"BUFG\"",
        "\"drtioaux\"",
        "\"or1k\"",
        "\"no_retiming\"",
        "\"si5324_clkout\"",
        "\"IBUFDS_GTE2\"",
        "\"sata\"",
        "\"drtio_transceiver\"",
        "\"sync\"",
        "\"rtio_rx\"",
        "\"rtio_rx0\"",
        "\"drtiosat\"",
        "\"drtioaux0\"",
        "\"drtioaux\"",
        "\"drtioaux0_mem\"",
        "\"HAS_DRTIO\"",
        "\"drtioaux\"",
        "\"drtioaux0\"",
        "\"drtioaux_mem\"",
        "\"drtioaux0_mem\"",
        "\"RTIO_FREQUENCY\"",
        "\"si5324_clkin\"",
        "\"siphaser\"",
        "\"hmc7043_reset\"",
        "\"si5324_rst_n\"",
        "\"i2c\"",
        "\"i2c\"",
        "\"I2C_BUS_COUNT\"",
        "\"HAS_SI5324\"",
        "\"rtio_crg\"",
        "\"rtio_moninj\"",
        "\"allaki0_rfsw0\"",
        "\"allaki0_rfsw1\"",
        "\"firmware\"",
        "\"satman\"",
        "\"satman\"",
        "\"software\"",
        "\"satman\"",
        "\"satman.bin\"",
        "\"rb\"",
        "\">I\"",
        "\"ARTIQ device binary builder for Kasli systems\"",
        "\"artiq_sayma_rtm\"",
        "\"Command {} failed\"",
        "\" \"",
        "\"__main__\""
    ],
    "variables": [
        "pll_reset",
        "pll_locked",
        "cd_rtiox4",
        "clkfbout",
        "clkfbin",
        "rtiox4_clk",
        "pll_locked",
        "mem_map",
        "platform",
        "disable_si5324_ibuf",
        "si5324_clkout",
        "si5324_clkout_buf",
        "qpll_drtio_settings",
        "qpll",
        "drtio_transceiver",
        "rtio_tsc",
        "cdr",
        "rx_synchronizer",
        "core",
        "drtiosat",
        "coreaux",
        "drtioaux0",
        "memory_address",
        "siphaser",
        "si5324_rst_n",
        "i2c",
        "i2c",
        "rtio_clk_period",
        "gtp",
        "rtio_crg",
        "rtio_moninj",
        "local_io",
        "rtio_channels",
        "phy",
        "phy",
        "firmware_dir",
        "software_packages",
        "satman",
        "boot_data",
        "unpack_endian",
        "w",
        "init",
        "parser",
        "args",
        "soc",
        "builder"
    ],
    "comments": [
        "!/usr/bin/env python3",
        "ignore timing of path from OSERDESE2 through the pad to ISERDESE2",
        "See \"Global Clock Network Deskew Using Two BUFGs\" in ug472."
    ],
    "docstrings": [],
    "functions": [
        "fix_serdes_timing_path",
        "add_rtio",
        "initialize_memory",
        "main"
    ],
    "classes": [
        "_RTIOClockMultiplier",
        "_SatelliteBase",
        "Satellite",
        "SatmanSoCBuilder"
    ]
}