Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Sat Jun  3 21:34:28 2023
| Host         : LAPTOP-JNSJ8DCA running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file openmips_min_sopc_control_sets_placed.rpt
| Design       : openmips_min_sopc
| Device       : xc7a100t
----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   365 |
|    Minimum number of control sets                        |   333 |
|    Addition due to synthesis replication                 |    32 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   828 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   365 |
| >= 0 to < 4        |    11 |
| >= 4 to < 6        |    74 |
| >= 6 to < 8        |    27 |
| >= 8 to < 10       |    43 |
| >= 10 to < 12      |     8 |
| >= 12 to < 14      |    11 |
| >= 14 to < 16      |     2 |
| >= 16              |   189 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            1829 |          603 |
| No           | No                    | Yes                    |             511 |          188 |
| No           | Yes                   | No                     |            1971 |         1061 |
| Yes          | No                    | No                     |             875 |          273 |
| Yes          | No                    | Yes                    |             799 |          278 |
| Yes          | Yes                   | No                     |            4603 |         1746 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                           Clock Signal                           |                                                                                                                      Enable Signal                                                                                                                      |                                                                                        Set/Reset Signal                                                                                       | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][0][5]_i_1_n_0                                                                                  | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__4_0[1]                                                                                                   |                1 |              1 |         1.00 |
|  clk_in_IBUF                                                     | flash_rom/sck_en_i_1_n_8                                                                                                                                                                                                                                | openmips0/tlb0/SR[0]                                                                                                                                                                          |                1 |              1 |         1.00 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state_init                                                                                                                    | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep_0                                                                                                         |                1 |              1 |         1.00 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/first_fail_detect                                                                                         | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__8_0                                                                                                      |                1 |              1 |         1.00 |
|  clk_in_IBUF                                                     | flash_rom/sdo_i_1_n_8                                                                                                                                                                                                                                   | openmips0/tlb0/SR[0]                                                                                                                                                                          |                1 |              1 |         1.00 |
|  clk_BUFG                                                        | openmips0/div0/cnt[5]_i_2_n_8                                                                                                                                                                                                                           | openmips0/div0/cnt[5]_i_1_n_8                                                                                                                                                                 |                1 |              2 |         2.00 |
|  ps2_keyboard_driver/clk3                                        |                                                                                                                                                                                                                                                         |                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_cmd0/E[0]                                                                                                                                                                           |                                                                                                                                                                                               |                2 |              2 |         1.00 |
|                                                                  |                                                                                                                                                                                                                                                         | openmips0/tlb0/SR[0]                                                                                                                                                                          |                1 |              2 |         2.00 |
|  DDR2/clk_1/inst/clk_out2                                        |                                                                                                                                                                                                                                                         |                                                                                                                                                                                               |                1 |              3 |         3.00 |
|  clk_BUFG                                                        | openmips0/div0/cnt[5]_i_2_n_8                                                                                                                                                                                                                           |                                                                                                                                                                                               |                1 |              3 |         3.00 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_reads_dec[3]_i_1_n_0                                                                                                         | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__4_0[0]                                                                                                   |                2 |              4 |         2.00 |
|  openmips0/mem_wb0/wb_cp0_reg_write_addr_reg[3]_0[0]             |                                                                                                                                                                                                                                                         | openmips0/tlb0/SR[0]                                                                                                                                                                          |                2 |              4 |         2.00 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/detect_rd_cnt0                                                                                            | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/detect_rd_cnt[3]_i_1_n_0                        |                2 |              4 |         2.00 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                         | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/granted_col_r_reg                                                            |                1 |              4 |         4.00 |
|  clk_BUFG                                                        | uart_top0/regs/transmitter/fifo_tx/top[3]_i_1__0_n_8                                                                                                                                                                                                    | openmips0/tlb0/SR[0]                                                                                                                                                                          |                1 |              4 |         4.00 |
|  clk_BUFG                                                        | uart_top0/regs/transmitter/fifo_tx/bottom[3]_i_1__0_n_8                                                                                                                                                                                                 | openmips0/tlb0/SR[0]                                                                                                                                                                          |                1 |              4 |         4.00 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/idle_r_lcl_reg_0[0]                                                                                                                   |                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/FSM_sequential_fine_adj_state_r[3]_i_1_n_0                                                                | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__6_0[0]                                                                                                   |                3 |              4 |         1.33 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | DDR2/Ram/mem_wdf_data                                                                                                                                                                                                                                   | DDR2/Ram/mem_wdf_mask[3]_i_1_n_8                                                                                                                                                              |                1 |              4 |         4.00 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                         | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/ocal_act_wait_cnt[3]_i_1_n_0                                                   |                1 |              4 |         4.00 |
|  clk_BUFG                                                        | openmips0/mem_wb0/data2[0]                                                                                                                                                                                                                              | openmips0/tlb0/SR[0]                                                                                                                                                                          |                2 |              4 |         2.00 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_data_control.wr_data_addr_le                                                                                                                                         | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/reset_reg_n_0                                                                                                                         |                1 |              4 |         4.00 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | DDR2/Ram/mem_wdf_data                                                                                                                                                                                                                                   | DDR2/Ram/mem_wdf_mask[11]_i_1_n_8                                                                                                                                                             |                1 |              4 |         4.00 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/E[0]                                                                                                                                    | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__13_2[0]                                                                                                  |                1 |              4 |         4.00 |
|  clk_BUFG                                                        | openmips0/ex_mem0/mem_excepttype_reg[10]_1                                                                                                                                                                                                              | openmips0/tlb0/SR[0]                                                                                                                                                                          |                2 |              4 |         2.00 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/idle_r_lcl_reg_0[0]                                                                                                                   |                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  clk_BUFG                                                        | uart_top0/regs/receiver/fifo_rx/bottom[3]_i_1_n_8                                                                                                                                                                                                       | openmips0/tlb0/SR[0]                                                                                                                                                                          |                1 |              4 |         4.00 |
|  clk_BUFG                                                        | uart_top0/regs/receiver/fifo_rx/top[3]_i_1_n_8                                                                                                                                                                                                          | openmips0/tlb0/SR[0]                                                                                                                                                                          |                3 |              4 |         1.33 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_wr_cnt[3]_i_2_n_0                                                                                                                  | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_wr_cnt[3]_i_1_n_0                                                        |                2 |              4 |         2.00 |
|  clk_BUFG                                                        | uart_top0/regs/receiver/rcounter16[3]_i_1_n_8                                                                                                                                                                                                           | openmips0/tlb0/SR[0]                                                                                                                                                                          |                2 |              4 |         2.00 |
|  clk_BUFG                                                        | uart_top0/wb_interface/lcr_reg[7]_1[0]                                                                                                                                                                                                                  | openmips0/tlb0/SR[0]                                                                                                                                                                          |                1 |              4 |         4.00 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/wait_cnt_r0                                                                                                           | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/SS[0]                                                                                                                             |                1 |              4 |         4.00 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/idle_r_lcl_reg_0[0]                                                                                                                   |                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  clk_in_IBUF                                                     | flash_rom/sdo_count[3]_i_1_n_8                                                                                                                                                                                                                          | openmips0/tlb0/SR[0]                                                                                                                                                                          |                2 |              4 |         2.00 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/idle_r_lcl_reg_0[0]                                                                                                                   |                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                         | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ififo_rst |                1 |              4 |         4.00 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/sel                                                                                                                                                      | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/maint_prescaler.maint_prescaler_r0_0                                                           |                1 |              4 |         4.00 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/sync_cntr[3]_i_2_n_0                                                                                                                                                                   | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__14_1[0]                                                                                                  |                1 |              4 |         4.00 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/E[0]                                                                                                                                                                             | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/reset_reg_n_0                                                                                                                         |                1 |              4 |         4.00 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_cmd0/wr_accepted                                                                                                                                                                    | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/reset_reg_n_0                                                                                                                         |                1 |              4 |         4.00 |
|  clk_0                                                           | ps2_keyboard_driver/FSM_sequential_num[3]_i_1_n_8                                                                                                                                                                                                       | ps2_keyboard_driver/FSM_sequential_num[3]_i_3_n_8                                                                                                                                             |                2 |              4 |         2.00 |
|  clk_BUFG                                                        | uart_top0/regs/receiver/FSM_sequential_rstate[3]_i_1_n_8                                                                                                                                                                                                | openmips0/tlb0/SR[0]                                                                                                                                                                          |                2 |              4 |         2.00 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                         | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/tap_inc_wait_cnt[3]_i_1_n_0                                                   |                1 |              4 |         4.00 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/reg_ctrl_cnt_r[3]_i_2_n_0                                                                                                                | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/ddr2_pre_flag_r                                                                |                1 |              4 |         4.00 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                         | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_wait_cnt[3]_i_1_n_0                                                    |                1 |              4 |         4.00 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                         | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/calib_data_offset_0[5]_i_1_n_0                                                 |                1 |              4 |         4.00 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/p_0_in0_in                                                                                                                               | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/oclk_wr_cnt[3]_i_1_n_0                                                         |                1 |              4 |         4.00 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                         | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ififo_rst |                2 |              4 |         2.00 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/num_refresh0                                                                                                                             | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/num_refresh[3]_i_1_n_0                                                         |                1 |              4 |         4.00 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/cal2_state_r                                                                                                                            | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__6_0[0]                                                                                                   |                2 |              4 |         2.00 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt_ocal                                                                                                                     | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt_ocal0                                                          |                1 |              4 |         4.00 |
|  openmips0/id_ex0/E[0]                                           |                                                                                                                                                                                                                                                         |                                                                                                                                                                                               |                3 |              5 |         1.67 |
|  clk_BUFG                                                        | uart_top0/regs/transmitter/counter[4]_i_1_n_8                                                                                                                                                                                                           | openmips0/tlb0/SR[0]                                                                                                                                                                          |                3 |              5 |         1.67 |
|  clk_BUFG                                                        | uart_top0/regs/transmitter/fifo_tx/count[4]_i_1__0_n_8                                                                                                                                                                                                  | openmips0/tlb0/SR[0]                                                                                                                                                                          |                2 |              5 |         2.50 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/E[0]                                                                                                                                   | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__8_0                                                                                                      |                1 |              5 |         5.00 |
|  clk_BUFG                                                        | uart_top0/wb_interface/wb_adr_is_reg[4]_0[0]                                                                                                                                                                                                            | openmips0/tlb0/SR[0]                                                                                                                                                                          |                1 |              5 |         5.00 |
|  clk_in_IBUF                                                     |                                                                                                                                                                                                                                                         | wb_conmax_top0/s0/msel/arb1/SR[0]                                                                                                                                                             |                1 |              5 |         5.00 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                         | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cal1_wait_cnt_r[4]_i_1_n_0                                  |                1 |              5 |         5.00 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][0][5]_i_1_n_0                                                                                  | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__4_0[0]                                                                                                   |                1 |              5 |         5.00 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_2_n_0                                                                | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_1_n_0      |                1 |              5 |         5.00 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pb_cnt_eye_size_r                                                                                                     | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_1_n_0      |                2 |              5 |         2.50 |
|  clk_in_IBUF                                                     | DDR2/FSM_onehot_next_state[4]_i_1_n_8                                                                                                                                                                                                                   |                                                                                                                                                                                               |                1 |              5 |         5.00 |
|  clk_in_IBUF                                                     | flash_rom/next_state                                                                                                                                                                                                                                    | openmips0/tlb0/SR[0]                                                                                                                                                                          |                2 |              5 |         2.50 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1_n_0              | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst |                1 |              5 |         5.00 |
|  clk_BUFG                                                        | openmips0/mem_wb0/wb_cp0_reg_write_addr_reg[0]_0[0]                                                                                                                                                                                                     | openmips0/tlb0/SR[0]                                                                                                                                                                          |                3 |              5 |         1.67 |
|  clk_BUFG                                                        | openmips0/mem_wb0/p_1_out[0]                                                                                                                                                                                                                            | openmips0/tlb0/SR[0]                                                                                                                                                                          |                3 |              5 |         1.67 |
|  clk_in_IBUF                                                     | wb_conmax_top0/s3/msel/arb1/state18_out                                                                                                                                                                                                                 | openmips0/tlb0/SR[0]                                                                                                                                                                          |                2 |              5 |         2.50 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_2_n_0                                                                | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_1_n_0      |                2 |              5 |         2.50 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idel_dec_cnt[4]_i_1_n_0                                                                                               | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__4_0[1]                                                                                                   |                2 |              5 |         2.50 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_2_n_0                                                                | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_1_n_0      |                2 |              5 |         2.50 |
|  clk_BUFG                                                        | uart_top0/regs/receiver/fifo_rx/count[4]_i_1_n_8                                                                                                                                                                                                        | openmips0/tlb0/SR[0]                                                                                                                                                                          |                2 |              5 |         2.50 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_2_n_0                                                                | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_1_n_0      |                1 |              5 |         5.00 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_writes_dec[4]_i_2_n_0                                                                                                        | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row0_rd_done1                                                          |                2 |              5 |         2.50 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/idelay_ld_reg_0[0]                                                                                                                      |                                                                                                                                                                                               |                2 |              5 |         2.50 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt                                                                                                                          | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/row_cnt_victim_rotate.complex_row_cnt[4]_i_1_n_0                               |                2 |              5 |         2.50 |
|  clk_BUFG                                                        | uart_top0/regs/receiver/rshift[4]_i_1_n_8                                                                                                                                                                                                               | openmips0/tlb0/SR[0]                                                                                                                                                                          |                2 |              5 |         2.50 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_2_n_0                                                                | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_1_n_0      |                2 |              5 |         2.50 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_2_n_0                                                                | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_1_n_0      |                2 |              5 |         2.50 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                         | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/not_empty_wait_cnt[4]_i_1_n_0                                                 |                1 |              5 |         5.00 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_2_n_0                                                                | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_1_n_0      |                2 |              5 |         2.50 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1__0_n_0           | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst |                1 |              5 |         5.00 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idelay_tap_cnt_r[0][0][4]_i_1_n_0                                                                                     |                                                                                                                                                                                               |                2 |              5 |         2.50 |
|  clk_0                                                           |                                                                                                                                                                                                                                                         |                                                                                                                                                                                               |                2 |              5 |         2.50 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/rd_buf_indx.ram_init_done_r_lcl_reg_inv_0                                                                                                                                  | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/reset_reg_n_0                                                                                                                         |                2 |              5 |         2.50 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/final_data_offset_mc                                                                                      |                                                                                                                                                                                               |                1 |              6 |         6.00 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/inc_cnt[5]_i_1_n_0                                                                                        | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/ui_clk_sync_rst                                                                                                                   |                4 |              6 |         1.50 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/first_fail_detect                                                                                         | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__6_0[0]                                                                                                   |                2 |              6 |         3.00 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/dec_cnt[5]_i_1_n_0                                                                                        | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__6_0[0]                                                                                                   |                4 |              6 |         1.50 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                         | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pi_stg2_reg_l_timing[5]_i_1_n_0                             |                1 |              6 |         6.00 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                         | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__7_0[0]                                                                                                   |                4 |              6 |         1.50 |
|  clk_in_IBUF                                                     | GraphicsController/lineNow[5]_i_2_n_8                                                                                                                                                                                                                   | GraphicsController/screenlinebuf                                                                                                                                                              |                2 |              6 |         3.00 |
|  clk_in_IBUF                                                     | GraphicsController/display/E[0]                                                                                                                                                                                                                         |                                                                                                                                                                                               |                1 |              6 |         6.00 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/tap_cnt_cpt_r                                                                                                         | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__13_1[0]                                                                                                  |                2 |              6 |         3.00 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/second_edge_taps_r[5]_i_2_n_0                                                                                         | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/second_edge_taps_r[5]_i_1_n_0                               |                1 |              6 |         6.00 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/right_edge_taps_r[5]_i_1_n_0                                                                                          | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__4_0[1]                                                                                                   |                2 |              6 |         3.00 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pi_rdval_cnt[5]_i_1_n_0                                                                                               | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__4_0[1]                                                                                                   |                3 |              6 |         2.00 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cnt_idel_dec_cpt_r[5]_i_1_n_0                                                                                         |                                                                                                                                                                                               |                4 |              6 |         1.50 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/first_edge_taps_r[5]_i_2_n_0                                                                                          | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/first_edge_taps_r[5]_i_1_n_0                                |                3 |              6 |         2.00 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r                                                                                                   | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__5_0                                                                                                      |                1 |              6 |         6.00 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | DDR2/Ram/FSM_onehot_cState[5]_i_1_n_8                                                                                                                                                                                                                   | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/ui_clk_sync_rst                                                                                                                   |                1 |              6 |         6.00 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_off.u_phy_wrlvl_off_delay/po_delay_cnt_r0                                                                                                      | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_off.u_phy_wrlvl_off_delay/po_delay_cnt_r[5]_i_1_n_0                                  |                1 |              6 |         6.00 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/refresh_timer.refresh_timer_r0_1                                                                                                                         | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/refresh_timer.refresh_timer_r[5]_i_1_n_0                                                       |                2 |              6 |         3.00 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_off.u_phy_wrlvl_off_delay/delay_cnt_r0                                                                                                         | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_off.u_phy_wrlvl_off_delay/delay_cnt_r[5]_i_1_n_0                                     |                2 |              6 |         3.00 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/stable_pass_cnt[5]_i_1_n_0                                                                                | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/ui_clk_sync_rst                                                                                                                   |                2 |              6 |         3.00 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rd_byte_data_offset                                                                                       | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/rd_byte_data_offset[0][5]_i_1_n_0               |                2 |              6 |         3.00 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/p_44_out                                                                                                  | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__6_0[0]                                                                                                   |                1 |              6 |         6.00 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_left.u_ddr_phy_dqs_found_cal_hr/init_dec_cnt                                                                                              | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/ui_clk_sync_rst                                                                                                                   |                2 |              6 |         3.00 |
|  clk_in_IBUF                                                     | GraphicsController/AsciiAddr[6]_i_1_n_8                                                                                                                                                                                                                 |                                                                                                                                                                                               |                1 |              7 |         7.00 |
|  ps2_keyboard_driver/ps2_asci_reg[6]_i_2_n_8                     |                                                                                                                                                                                                                                                         |                                                                                                                                                                                               |                7 |              7 |         1.00 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                         | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_cmd_r[6]_i_1_n_0                                                           |                2 |              7 |         3.50 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/init_state_r[6]_i_1_n_0                                                                                                                  | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__4_0[0]                                                                                                   |                5 |              7 |         1.40 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0__0                        | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst |                2 |              8 |         4.00 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1_n_0          | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst |                3 |              8 |         2.67 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                         | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/reset_reg_n_0                                                                                                                         |                3 |              8 |         2.67 |
|  clk_BUFG                                                        | openmips0/iwishbone_bus_if/wishbone_we_o_reg[0]                                                                                                                                                                                                         | openmips0/tlb0/SR[0]                                                                                                                                                                          |                2 |              8 |         4.00 |
|  clk_BUFG                                                        | openmips0/iwishbone_bus_if/wishbone_we_o_reg[1]                                                                                                                                                                                                         | openmips0/tlb0/SR[0]                                                                                                                                                                          |                2 |              8 |         4.00 |
|  clk_BUFG                                                        | openmips0/mem_wb0/tlb_typeM_reg[1]_2[0]                                                                                                                                                                                                                 | openmips0/tlb0/SR[0]                                                                                                                                                                          |                5 |              8 |         1.60 |
|  clk_in_IBUF                                                     | flash_rom/dataout[7]_i_1_n_8                                                                                                                                                                                                                            | openmips0/tlb0/SR[0]                                                                                                                                                                          |                4 |              8 |         2.00 |
|  clk_BUFG                                                        | openmips0/iwishbone_bus_if/wishbone_we_o_reg[3]                                                                                                                                                                                                         | openmips0/tlb0/SR[0]                                                                                                                                                                          |                1 |              8 |         8.00 |
|  clk_BUFG                                                        | openmips0/iwishbone_bus_if/wishbone_we_o_reg_0[0]                                                                                                                                                                                                       | openmips0/tlb0/SR[0]                                                                                                                                                                          |                2 |              8 |         4.00 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__0_n_0       | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst |                2 |              8 |         4.00 |
|  clk_BUFG                                                        | openmips0/iwishbone_bus_if/wishbone_we_o_reg_0[3]                                                                                                                                                                                                       | openmips0/tlb0/SR[0]                                                                                                                                                                          |                3 |              8 |         2.67 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                           | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst |                2 |              8 |         4.00 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0__0                        | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst |                2 |              8 |         4.00 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__2_n_0       | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst |                3 |              8 |         2.67 |
|  clk_BUFG                                                        | uart_top0/wb_interface/lcr_reg[7][0]                                                                                                                                                                                                                    | openmips0/tlb0/SR[0]                                                                                                                                                                          |                2 |              8 |         4.00 |
|  clk_BUFG                                                        | uart_top0/regs/i_uart_sync_flops/E[0]                                                                                                                                                                                                                   | openmips0/tlb0/SR[0]                                                                                                                                                                          |                3 |              8 |         2.67 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_stg1_done_int_reg_1[0]                                                                                          |                                                                                                                                                                                               |                1 |              8 |         8.00 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/mpr_rd_rise0_prev_r0                                                                                                  |                                                                                                                                                                                               |                2 |              8 |         4.00 |
|  clk_BUFG                                                        | openmips0/iwishbone_bus_if/E[1]                                                                                                                                                                                                                         | openmips0/tlb0/SR[0]                                                                                                                                                                          |                2 |              8 |         4.00 |
|  clk_BUFG                                                        | uart_top0/wb_interface/wre_reg_1[0]                                                                                                                                                                                                                     | openmips0/tlb0/SR[0]                                                                                                                                                                          |                1 |              8 |         8.00 |
|  clk_BUFG                                                        | openmips0/iwishbone_bus_if/E[0]                                                                                                                                                                                                                         | openmips0/tlb0/SR[0]                                                                                                                                                                          |                1 |              8 |         8.00 |
|  clk_BUFG                                                        | openmips0/iwishbone_bus_if/wishbone_addr_o_reg[3]_2[2]                                                                                                                                                                                                  | openmips0/tlb0/SR[0]                                                                                                                                                                          |                2 |              8 |         4.00 |
|  clk_BUFG                                                        | openmips0/iwishbone_bus_if/E[2]                                                                                                                                                                                                                         | openmips0/tlb0/SR[0]                                                                                                                                                                          |                1 |              8 |         8.00 |
|  seg80/clk                                                       | seg80/dtube_data[7]_i_1_n_8                                                                                                                                                                                                                             | openmips0/tlb0/SR[0]                                                                                                                                                                          |                4 |              8 |         2.00 |
|  clk_BUFG                                                        | uart_top0/wb_interface/E[0]                                                                                                                                                                                                                             | openmips0/tlb0/SR[0]                                                                                                                                                                          |                3 |              8 |         2.67 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_common0/rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[7]_i_1_n_0                                                                                                       |                                                                                                                                                                                               |                3 |              8 |         2.67 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__1_n_0       | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst |                3 |              8 |         2.67 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                           | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst |                2 |              8 |         4.00 |
|  clk_BUFG                                                        | uart_top0/regs/block_cnt[7]_i_1_n_8                                                                                                                                                                                                                     | openmips0/tlb0/SR[0]                                                                                                                                                                          |                3 |              8 |         2.67 |
|  clk_BUFG                                                        | uart_top0/wb_interface/wre_reg_0[0]                                                                                                                                                                                                                     | openmips0/tlb0/SR[0]                                                                                                                                                                          |                2 |              8 |         4.00 |
|  clk_BUFG                                                        | openmips0/iwishbone_bus_if/wishbone_we_o_reg_0[1]                                                                                                                                                                                                       | openmips0/tlb0/SR[0]                                                                                                                                                                          |                1 |              8 |         8.00 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_reads[7]_i_2_n_0                                                                                                                   | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_reads05_out                                                              |                3 |              8 |         2.67 |
|  clk_BUFG                                                        | openmips0/iwishbone_bus_if/wishbone_we_o_reg[2]                                                                                                                                                                                                         | openmips0/tlb0/SR[0]                                                                                                                                                                          |                3 |              8 |         2.67 |
|  clk_BUFG                                                        | openmips0/iwishbone_bus_if/wishbone_we_o_reg_0[2]                                                                                                                                                                                                       | openmips0/tlb0/SR[0]                                                                                                                                                                          |                2 |              8 |         4.00 |
|  clk_BUFG                                                        | openmips0/iwishbone_bus_if/wishbone_addr_o_reg[3]_2[1]                                                                                                                                                                                                  | openmips0/tlb0/SR[0]                                                                                                                                                                          |                2 |              8 |         4.00 |
|  clk_BUFG                                                        | openmips0/iwishbone_bus_if/E[3]                                                                                                                                                                                                                         | openmips0/tlb0/SR[0]                                                                                                                                                                          |                2 |              8 |         4.00 |
|  clk_BUFG                                                        | openmips0/iwishbone_bus_if/wishbone_addr_o_reg[3]_2[3]                                                                                                                                                                                                  | openmips0/tlb0/SR[0]                                                                                                                                                                          |                2 |              8 |         4.00 |
|  clk_BUFG                                                        | openmips0/iwishbone_bus_if/wishbone_addr_o_reg[3]_2[0]                                                                                                                                                                                                  | openmips0/tlb0/SR[0]                                                                                                                                                                          |                2 |              8 |         4.00 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/pwron_ce_r                                                                                                                               | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__9_0                                                                                                      |                2 |              9 |         4.50 |
|  clk_BUFG                                                        | uart_top0/regs/transmitter/bit_counter[2]_i_1_n_8                                                                                                                                                                                                       | openmips0/tlb0/SR[0]                                                                                                                                                                          |                2 |              9 |         4.50 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/stg1_wr_rd_cnt[8]_i_1_n_0                                                                                                                |                                                                                                                                                                                               |                3 |              9 |         3.00 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                         | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_dllk_zqinit_r                                                              |                3 |              9 |         3.00 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                         | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/clear                                                                          |                2 |              9 |         4.50 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_address0                                                                                                                         | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__4_0[1]                                                                                                   |                4 |             10 |         2.50 |
|  clk_BUFG                                                        | uart_top0/regs/receiver/fifo_rx/E[0]                                                                                                                                                                                                                    | openmips0/tlb0/SR[0]                                                                                                                                                                          |                4 |             10 |         2.50 |
|  clk_in_IBUF                                                     | sel                                                                                                                                                                                                                                                     |                                                                                                                                                                                               |                2 |             10 |         5.00 |
|  clk_in_IBUF                                                     | GraphicsController/display/v_count[10]_i_2_n_8                                                                                                                                                                                                          | GraphicsController/display/v_count[10]_i_1_n_8                                                                                                                                                |                4 |             11 |         2.75 |
|  clk_in_IBUF                                                     | flash_rom/read_count[10]__0_i_1_n_8                                                                                                                                                                                                                     |                                                                                                                                                                                               |                4 |             11 |         2.75 |
|  clk_in_IBUF                                                     | GraphicsController/pix_stb                                                                                                                                                                                                                              | GraphicsController/display/h_count                                                                                                                                                            |                3 |             11 |         3.67 |
|  clk_BUFG                                                        | uart_top0/regs/receiver/rf_data_in[10]_i_1_n_8                                                                                                                                                                                                          | openmips0/tlb0/SR[0]                                                                                                                                                                          |                3 |             11 |         3.67 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state[10]_i_1_n_0                                                                                                             | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__0_0                                                                                                      |                6 |             11 |         1.83 |
|  clk_BUFG                                                        | openmips0/mem_wb0/tlb_typeM_reg[1][0]                                                                                                                                                                                                                   | openmips0/tlb0/SR[0]                                                                                                                                                                          |                3 |             12 |         4.00 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_r[11]_i_1_n_0                                                                                                                                                              |                                                                                                                                                                                               |               12 |             12 |         1.00 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/samp_edge_cnt1_en_r                                                                                                   | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__13_3                                                                                                     |                3 |             12 |         4.00 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/sr_valid_r2                                                                                                           | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__13_3                                                                                                     |                3 |             12 |         4.00 |
|  clk_BUFG                                                        | uart_top0/regs/receiver/fifo_rx/rfifo/rf_push_pulse                                                                                                                                                                                                     |                                                                                                                                                                                               |                2 |             12 |         6.00 |
|  seg80/clk                                                       |                                                                                                                                                                                                                                                         | openmips0/tlb0/SR[0]                                                                                                                                                                          |                5 |             12 |         2.40 |
|  clk_BUFG                                                        | uart_top0/regs/tf_push_reg_n_8                                                                                                                                                                                                                          |                                                                                                                                                                                               |                2 |             12 |         6.00 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_full[1]_i_1_n_0    | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ififo_rst |                4 |             12 |         3.00 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state_init                                                                                                                    | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__0_0                                                                                                      |                5 |             12 |         2.40 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_full[1]_i_1__0_n_0 | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ififo_rst |                4 |             12 |         3.00 |
|  clk_in_IBUF                                                     | GraphicsController/vgaAddrShowRam[12]_i_1_n_8                                                                                                                                                                                                           |                                                                                                                                                                                               |                3 |             13 |         4.33 |
|  DDR2/clk_1/inst/clk_out2                                        |                                                                                                                                                                                                                                                         | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_iodelay_ctrl/AS[0]                                                                                                                                    |                4 |             15 |         3.75 |
|  clk_0                                                           | ps2_keyboard_driver/wb_dat_o[6]_i_1__0_n_8                                                                                                                                                                                                              |                                                                                                                                                                                               |                3 |             15 |         5.00 |
|  clk_BUFG                                                        | openmips0/iwishbone_bus_if/rf_we_reg_1[0]                                                                                                                                                                                                               | openmips0/tlb0/SR[0]                                                                                                                                                                          |                4 |             16 |         4.00 |
|  clk_BUFG                                                        | openmips0/iwishbone_bus_if/rf_we_reg_14[0]                                                                                                                                                                                                              | openmips0/tlb0/SR[0]                                                                                                                                                                          |                4 |             16 |         4.00 |
|  clk_BUFG                                                        | openmips0/iwishbone_bus_if/rf_we_reg_10[0]                                                                                                                                                                                                              | openmips0/tlb0/SR[0]                                                                                                                                                                          |                7 |             16 |         2.29 |
|  clk_BUFG                                                        | openmips0/iwishbone_bus_if/rf_we_reg_9[0]                                                                                                                                                                                                               | openmips0/tlb0/SR[0]                                                                                                                                                                          |                8 |             16 |         2.00 |
|  clk_BUFG                                                        | openmips0/iwishbone_bus_if/rf_we_reg_13[0]                                                                                                                                                                                                              | openmips0/tlb0/SR[0]                                                                                                                                                                          |                5 |             16 |         3.20 |
|  clk_BUFG                                                        | openmips0/iwishbone_bus_if/rf_we_reg_2[0]                                                                                                                                                                                                               | openmips0/tlb0/SR[0]                                                                                                                                                                          |                4 |             16 |         4.00 |
|  clk_BUFG                                                        | openmips0/iwishbone_bus_if/rf_we_reg_12[0]                                                                                                                                                                                                              | openmips0/tlb0/SR[0]                                                                                                                                                                          |                4 |             16 |         4.00 |
|  clk_in_IBUF                                                     | DDR2/wait_count[15]_i_2_n_8                                                                                                                                                                                                                             | DDR2/wait_count[15]_i_1_n_8                                                                                                                                                                   |                5 |             16 |         3.20 |
|  clk_in_IBUF                                                     | flash_rom/datain_shift[7]_i_1_n_8                                                                                                                                                                                                                       | openmips0/tlb0/SR[0]                                                                                                                                                                          |                5 |             16 |         3.20 |
|  clk_in_IBUF                                                     | flash_rom/page_count[15]_i_1_n_8                                                                                                                                                                                                                        | openmips0/tlb0/SR[0]                                                                                                                                                                          |                5 |             16 |         3.20 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                         | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[0].prev_sr_diff_r[0]_i_1_n_0 |                5 |             16 |         3.20 |
|  clk_BUFG                                                        |                                                                                                                                                                                                                                                         | openmips0/dwishbone_bus_if/rf_we_i_2_0[0]                                                                                                                                                     |               12 |             16 |         1.33 |
|  clk_BUFG                                                        | openmips0/iwishbone_bus_if/rf_we_reg_3[0]                                                                                                                                                                                                               | openmips0/tlb0/SR[0]                                                                                                                                                                          |                5 |             16 |         3.20 |
|  clk_BUFG                                                        | openmips0/iwishbone_bus_if/rf_we_reg_5[0]                                                                                                                                                                                                               | openmips0/tlb0/SR[0]                                                                                                                                                                          |                3 |             16 |         5.33 |
|  clk_BUFG                                                        | openmips0/iwishbone_bus_if/rf_we_reg_8[0]                                                                                                                                                                                                               | openmips0/tlb0/SR[0]                                                                                                                                                                          |                6 |             16 |         2.67 |
|  clk_BUFG                                                        | openmips0/iwishbone_bus_if/rf_we_reg[0]                                                                                                                                                                                                                 | openmips0/tlb0/SR[0]                                                                                                                                                                          |                4 |             16 |         4.00 |
|  clk_BUFG                                                        | openmips0/iwishbone_bus_if/rf_we_reg_7[0]                                                                                                                                                                                                               | openmips0/tlb0/SR[0]                                                                                                                                                                          |                5 |             16 |         3.20 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/pointer_ram.pointer_we                                                                                                                                                           |                                                                                                                                                                                               |                2 |             16 |         8.00 |
|  clk_BUFG                                                        | openmips0/iwishbone_bus_if/rf_we_reg_4[0]                                                                                                                                                                                                               | openmips0/tlb0/SR[0]                                                                                                                                                                          |                6 |             16 |         2.67 |
|  clk_BUFG                                                        | openmips0/iwishbone_bus_if/rf_we_reg_6[0]                                                                                                                                                                                                               | openmips0/tlb0/SR[0]                                                                                                                                                                          |                6 |             16 |         2.67 |
|  clk_BUFG                                                        | openmips0/iwishbone_bus_if/rf_we_reg_0[0]                                                                                                                                                                                                               | openmips0/tlb0/SR[0]                                                                                                                                                                          |                6 |             16 |         2.67 |
|  clk_BUFG                                                        | openmips0/iwishbone_bus_if/rf_we_reg_11[0]                                                                                                                                                                                                              | openmips0/tlb0/SR[0]                                                                                                                                                                          |                7 |             16 |         2.29 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/occupied_counter.occ_cnt[15]_i_1_n_0                                                                                                                                       | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/reset_reg_n_0                                                                                                                         |                4 |             16 |         4.00 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                         | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__5_0                                                                                                      |                7 |             18 |         2.57 |
|  clk_BUFG                                                        | openmips0/ex_mem0/mem_excepttype_reg[10]_0[0]                                                                                                                                                                                                           | openmips0/tlb0/SR[0]                                                                                                                                                                          |                5 |             19 |         3.80 |
|  clk_in_IBUF                                                     | GraphicsController/display/state_reg[0]_1024                                                                                                                                                                                                            |                                                                                                                                                                                               |                7 |             20 |         2.86 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                         | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__4_0[1]                                                                                                   |                8 |             20 |         2.50 |
|  clk_in_IBUF                                                     | wb_conmax_top0/s4/msel/arb2/E[0]                                                                                                                                                                                                                        |                                                                                                                                                                                               |                6 |             21 |         3.50 |
|  clk_BUFG                                                        | openmips0/cp0_reg0/tlb_typeM_reg[2]_44[0]                                                                                                                                                                                                               | openmips0/tlb0/SR[0]                                                                                                                                                                          |                9 |             22 |         2.44 |
|  clk_BUFG                                                        | openmips0/cp0_reg0/tlb_typeM_reg[2]_37[0]                                                                                                                                                                                                               | openmips0/tlb0/SR[0]                                                                                                                                                                          |               12 |             22 |         1.83 |
|  clk_BUFG                                                        | openmips0/cp0_reg0/tlb_typeM_reg[2]_34[0]                                                                                                                                                                                                               | openmips0/tlb0/SR[0]                                                                                                                                                                          |               11 |             22 |         2.00 |
|  clk_BUFG                                                        | openmips0/cp0_reg0/tlb_typeM_reg[2]_32[0]                                                                                                                                                                                                               | openmips0/tlb0/SR[0]                                                                                                                                                                          |               11 |             22 |         2.00 |
|  clk_BUFG                                                        | openmips0/cp0_reg0/tlb_typeM_reg[2]_45[0]                                                                                                                                                                                                               | openmips0/tlb0/SR[0]                                                                                                                                                                          |               10 |             22 |         2.20 |
|  clk_BUFG                                                        | openmips0/cp0_reg0/tlb_typeM_reg[2]_39[0]                                                                                                                                                                                                               | openmips0/tlb0/SR[0]                                                                                                                                                                          |                6 |             22 |         3.67 |
|  clk_BUFG                                                        | openmips0/cp0_reg0/tlb_typeM_reg[2]_42[0]                                                                                                                                                                                                               | openmips0/tlb0/SR[0]                                                                                                                                                                          |               10 |             22 |         2.20 |
|  clk_BUFG                                                        | openmips0/cp0_reg0/tlb_typeM_reg[2]_46[0]                                                                                                                                                                                                               | openmips0/tlb0/SR[0]                                                                                                                                                                          |                8 |             22 |         2.75 |
|  clk_BUFG                                                        | openmips0/cp0_reg0/tlb_typeM_reg[2]_41[0]                                                                                                                                                                                                               | openmips0/tlb0/SR[0]                                                                                                                                                                          |                9 |             22 |         2.44 |
|  clk_BUFG                                                        | openmips0/cp0_reg0/tlb_typeM_reg[2]_31[0]                                                                                                                                                                                                               | openmips0/tlb0/SR[0]                                                                                                                                                                          |                9 |             22 |         2.44 |
|  clk_BUFG                                                        | openmips0/cp0_reg0/tlb_typeM_reg[2]_26[0]                                                                                                                                                                                                               | openmips0/tlb0/SR[0]                                                                                                                                                                          |                9 |             22 |         2.44 |
|  clk_BUFG                                                        | openmips0/cp0_reg0/tlb_typeM_reg[2]_33[0]                                                                                                                                                                                                               | openmips0/tlb0/SR[0]                                                                                                                                                                          |               13 |             22 |         1.69 |
|  clk_BUFG                                                        | openmips0/cp0_reg0/tlb_typeM_reg[2]_40[0]                                                                                                                                                                                                               | openmips0/tlb0/SR[0]                                                                                                                                                                          |                8 |             22 |         2.75 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                         | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__6_0[0]                                                                                                   |               13 |             22 |         1.69 |
|  clk_BUFG                                                        | openmips0/cp0_reg0/tlb_typeM_reg[2]_29[0]                                                                                                                                                                                                               | openmips0/tlb0/SR[0]                                                                                                                                                                          |               12 |             22 |         1.83 |
|  clk_BUFG                                                        | openmips0/cp0_reg0/tlb_typeM_reg[2]_27[0]                                                                                                                                                                                                               | openmips0/tlb0/SR[0]                                                                                                                                                                          |                9 |             22 |         2.44 |
|  clk_BUFG                                                        | openmips0/cp0_reg0/tlb_typeM_reg[2]_30[0]                                                                                                                                                                                                               | openmips0/tlb0/SR[0]                                                                                                                                                                          |               11 |             22 |         2.00 |
|  clk_BUFG                                                        | openmips0/cp0_reg0/tlb_typeM_reg[2]_23[0]                                                                                                                                                                                                               | openmips0/tlb0/SR[0]                                                                                                                                                                          |                5 |             22 |         4.40 |
|  clk_BUFG                                                        | openmips0/cp0_reg0/tlb_typeM_reg[2]_25[0]                                                                                                                                                                                                               | openmips0/tlb0/SR[0]                                                                                                                                                                          |               13 |             22 |         1.69 |
|  clk_BUFG                                                        | openmips0/cp0_reg0/tlb_typeM_reg[2]_38[0]                                                                                                                                                                                                               | openmips0/tlb0/SR[0]                                                                                                                                                                          |               11 |             22 |         2.00 |
|  clk_BUFG                                                        | openmips0/cp0_reg0/tlb_typeM_reg[2]_48[0]                                                                                                                                                                                                               | openmips0/tlb0/SR[0]                                                                                                                                                                          |                7 |             22 |         3.14 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_cmd0/E[0]                                                                                                                                                                           | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/reset_reg_n_0                                                                                                                         |                6 |             23 |         3.83 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_cmd0/app_addr_r10                                                                                                                                                                   | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/reset_reg_n_0                                                                                                                         |                8 |             23 |         2.88 |
|  clk_in_IBUF                                                     |                                                                                                                                                                                                                                                         | openmips0/tlb0/SR[0]                                                                                                                                                                          |               12 |             23 |         1.92 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/FSM_onehot_cal1_state_r[34]_i_1_n_0                                                                                   | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__5_0                                                                                                      |               10 |             24 |         2.40 |
|  clk_in_IBUF                                                     | flash_rom/addr[23]_i_1_n_8                                                                                                                                                                                                                              | openmips0/tlb0/SR[0]                                                                                                                                                                          |               10 |             24 |         2.40 |
|  clk_in_IBUF                                                     | DDR2/mem_a                                                                                                                                                                                                                                              |                                                                                                                                                                                               |               10 |             24 |         2.40 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                         | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/FSM_onehot_cal1_state_r_reg_n_0_[16]                        |               17 |             25 |         1.47 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                         | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__0_0                                                                                                      |                9 |             25 |         2.78 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/E[0]                                                                                                                                  |                                                                                                                                                                                               |                7 |             26 |         3.71 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/E[0]                                                                                                                                  |                                                                                                                                                                                               |                8 |             26 |         3.25 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/E[0]                                                                                                                                  |                                                                                                                                                                                               |                6 |             26 |         4.33 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/E[0]                                                                                                                                  |                                                                                                                                                                                               |                6 |             26 |         4.33 |
|  clk_BUFG                                                        | openmips0/mem_wb0/tlb_typeM_reg[1]_1[0]                                                                                                                                                                                                                 | openmips0/tlb0/SR[0]                                                                                                                                                                          |               18 |             26 |         1.44 |
|  clk_BUFG                                                        | openmips0/mem_wb0/tlb_typeM_reg[1]_0[0]                                                                                                                                                                                                                 | openmips0/tlb0/SR[0]                                                                                                                                                                          |               11 |             26 |         2.36 |
|  clk_BUFG                                                        | openmips0/cp0_reg0/tlb_typeM_reg[2]_15[0]                                                                                                                                                                                                               | openmips0/tlb0/SR[0]                                                                                                                                                                          |                9 |             28 |         3.11 |
|  clk_BUFG                                                        | openmips0/cp0_reg0/E[0]                                                                                                                                                                                                                                 | openmips0/tlb0/SR[0]                                                                                                                                                                          |                8 |             28 |         3.50 |
|  clk_BUFG                                                        | openmips0/cp0_reg0/tlb_typeM_reg[2]_8[0]                                                                                                                                                                                                                | openmips0/tlb0/SR[0]                                                                                                                                                                          |               10 |             28 |         2.80 |
|  clk_BUFG                                                        | openmips0/cp0_reg0/tlb_typeM_reg[2]_0[0]                                                                                                                                                                                                                | openmips0/tlb0/SR[0]                                                                                                                                                                          |                9 |             28 |         3.11 |
|  clk_BUFG                                                        | openmips0/cp0_reg0/tlb_typeM_reg[2]_2[0]                                                                                                                                                                                                                | openmips0/tlb0/SR[0]                                                                                                                                                                          |                9 |             28 |         3.11 |
|  clk_BUFG                                                        | openmips0/cp0_reg0/tlb_typeM_reg[2]_17[0]                                                                                                                                                                                                               | openmips0/tlb0/SR[0]                                                                                                                                                                          |                8 |             28 |         3.50 |
|  clk_BUFG                                                        | openmips0/cp0_reg0/tlb_typeM_reg[2]_6[0]                                                                                                                                                                                                                | openmips0/tlb0/SR[0]                                                                                                                                                                          |               10 |             28 |         2.80 |
|  clk_BUFG                                                        | openmips0/cp0_reg0/tlb_typeM_reg[2]_3[0]                                                                                                                                                                                                                | openmips0/tlb0/SR[0]                                                                                                                                                                          |                7 |             28 |         4.00 |
|  clk_BUFG                                                        | openmips0/cp0_reg0/tlb_typeM_reg[2]_5[0]                                                                                                                                                                                                                | openmips0/tlb0/SR[0]                                                                                                                                                                          |                7 |             28 |         4.00 |
|  clk_BUFG                                                        | openmips0/cp0_reg0/tlb_typeM_reg[2][0]                                                                                                                                                                                                                  | openmips0/tlb0/SR[0]                                                                                                                                                                          |                8 |             28 |         3.50 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                         | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/ui_clk_sync_rst                                                                                                                   |               11 |             28 |         2.55 |
|  clk_BUFG                                                        | openmips0/cp0_reg0/tlb_typeM_reg[2]_4[0]                                                                                                                                                                                                                | openmips0/tlb0/SR[0]                                                                                                                                                                          |               11 |             28 |         2.55 |
|  clk_BUFG                                                        | openmips0/cp0_reg0/tlb_typeM_reg[2]_14[0]                                                                                                                                                                                                               | openmips0/tlb0/SR[0]                                                                                                                                                                          |                8 |             28 |         3.50 |
|  clk_BUFG                                                        | openmips0/cp0_reg0/tlb_typeM_reg[2]_9[0]                                                                                                                                                                                                                | openmips0/tlb0/SR[0]                                                                                                                                                                          |                8 |             28 |         3.50 |
|  clk_BUFG                                                        | openmips0/cp0_reg0/tlb_typeM_reg[2]_13[0]                                                                                                                                                                                                               | openmips0/tlb0/SR[0]                                                                                                                                                                          |                8 |             28 |         3.50 |
|  clk_BUFG                                                        | openmips0/cp0_reg0/tlb_typeM_reg[2]_7[0]                                                                                                                                                                                                                | openmips0/tlb0/SR[0]                                                                                                                                                                          |                8 |             28 |         3.50 |
|  clk_BUFG                                                        | openmips0/cp0_reg0/tlb_typeM_reg[2]_1[0]                                                                                                                                                                                                                | openmips0/tlb0/SR[0]                                                                                                                                                                          |                8 |             28 |         3.50 |
|  clk_BUFG                                                        | openmips0/cp0_reg0/tlb_typeM_reg[2]_10[0]                                                                                                                                                                                                               | openmips0/tlb0/SR[0]                                                                                                                                                                          |                7 |             28 |         4.00 |
|  clk_BUFG                                                        | openmips0/cp0_reg0/tlb_typeM_reg[2]_11[0]                                                                                                                                                                                                               | openmips0/tlb0/SR[0]                                                                                                                                                                          |                9 |             28 |         3.11 |
|  clk_BUFG                                                        | openmips0/cp0_reg0/tlb_typeM_reg[2]_16[0]                                                                                                                                                                                                               | openmips0/tlb0/SR[0]                                                                                                                                                                          |                8 |             28 |         3.50 |
|  clk_BUFG                                                        | openmips0/cp0_reg0/tlb_typeM_reg[2]_12[0]                                                                                                                                                                                                               | openmips0/tlb0/SR[0]                                                                                                                                                                          |                7 |             28 |         4.00 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                         | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_iodelay_ctrl/rst_tmp                                                                                                                                  |               12 |             29 |         2.42 |
|  clk_0                                                           |                                                                                                                                                                                                                                                         | ps2_keyboard_driver/FSM_sequential_num[3]_i_3_n_8                                                                                                                                             |                9 |             29 |         3.22 |
|  clk_BUFG                                                        |                                                                                                                                                                                                                                                         |                                                                                                                                                                                               |               15 |             30 |         2.00 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                         | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__8_0                                                                                                      |               16 |             30 |         1.88 |
|  clk_BUFG                                                        | openmips0/mem_wb0/wb_cp0_reg_write_addr_reg[4]_0                                                                                                                                                                                                        | openmips0/tlb0/SR[0]                                                                                                                                                                          |               17 |             31 |         1.82 |
|  clk_BUFG                                                        | openmips0/dwishbone_bus_if/rd_buf[31]_i_1__0_n_8                                                                                                                                                                                                        | openmips0/tlb0/SR[0]                                                                                                                                                                          |               15 |             32 |         2.13 |
|  clk_in_IBUF                                                     | DDR2/wb_dat_o[31]_i_1__1_n_8                                                                                                                                                                                                                            |                                                                                                                                                                                               |                7 |             32 |         4.57 |
|  clk_in_IBUF                                                     | flash_rom/read_data[31]_i_1_n_8                                                                                                                                                                                                                         | openmips0/tlb0/SR[0]                                                                                                                                                                          |                9 |             32 |         3.56 |
|  clk_BUFG                                                        | openmips0/mem_wb0/wb_cp0_reg_write_addr_reg[0]_1[0]                                                                                                                                                                                                     | openmips0/tlb0/SR[0]                                                                                                                                                                          |               11 |             32 |         2.91 |
|  clk_BUFG                                                        | openmips0/mem_wb0/wb_cp0_reg_write_addr_reg[2]_0[0]                                                                                                                                                                                                     | openmips0/tlb0/SR[0]                                                                                                                                                                          |               11 |             32 |         2.91 |
|  clk_BUFG                                                        | openmips0/div0/dividend[64]_i_1_n_8                                                                                                                                                                                                                     |                                                                                                                                                                                               |               11 |             32 |         2.91 |
|  clk_BUFG                                                        | openmips0/div0/dividend[31]_i_1_n_8                                                                                                                                                                                                                     |                                                                                                                                                                                               |               17 |             32 |         1.88 |
|  clk_BUFG                                                        | uart_top0/wb_interface/re_o                                                                                                                                                                                                                             | openmips0/tlb0/SR[0]                                                                                                                                                                          |               15 |             32 |         2.13 |
|  n_7_11269_BUFG                                                  |                                                                                                                                                                                                                                                         | openmips0/tlb0/SR[0]                                                                                                                                                                          |               13 |             32 |         2.46 |
|  n_1_4069_BUFG                                                   |                                                                                                                                                                                                                                                         | openmips0/tlb0/SR[0]                                                                                                                                                                          |               15 |             32 |         2.13 |
|  n_2_4024_BUFG                                                   |                                                                                                                                                                                                                                                         | openmips0/tlb0/SR[0]                                                                                                                                                                          |               18 |             32 |         1.78 |
|  n_4_3642_BUFG                                                   |                                                                                                                                                                                                                                                         | openmips0/tlb0/SR[0]                                                                                                                                                                          |               13 |             32 |         2.46 |
|  n_3_1513_BUFG                                                   |                                                                                                                                                                                                                                                         | openmips0/tlb0/SR[0]                                                                                                                                                                          |               12 |             32 |         2.67 |
|  n_6_4420_BUFG                                                   |                                                                                                                                                                                                                                                         | openmips0/tlb0/SR[0]                                                                                                                                                                          |               14 |             32 |         2.29 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                         | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__9_0                                                                                                      |               11 |             32 |         2.91 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                         | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__4_0[0]                                                                                                   |               18 |             32 |         1.78 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | DDR2/Ram/ram_dq_o[31]_i_1_n_8                                                                                                                                                                                                                           |                                                                                                                                                                                               |                7 |             32 |         4.57 |
|  n_5_1753_BUFG                                                   |                                                                                                                                                                                                                                                         | openmips0/tlb0/SR[0]                                                                                                                                                                          |               17 |             32 |         1.88 |
|  clk_BUFG                                                        | openmips0/div0/divisor[31]_i_1_n_8                                                                                                                                                                                                                      |                                                                                                                                                                                               |                8 |             32 |         4.00 |
|  clk_BUFG                                                        | openmips0/ex_mem0/rst_n_in_reg_rep_5[0]                                                                                                                                                                                                                 | openmips0/pc_reg0/p_0_in                                                                                                                                                                      |               12 |             32 |         2.67 |
|  clk_BUFG                                                        |                                                                                                                                                                                                                                                         | openmips0/mem_wb0/rst_n_in_reg_3                                                                                                                                                              |                8 |             32 |         4.00 |
|  clk_BUFG                                                        | openmips0/iwishbone_bus_if/rd_buf[31]_i_1_n_8                                                                                                                                                                                                           | openmips0/tlb0/SR[0]                                                                                                                                                                          |               11 |             32 |         2.91 |
|  clk_in_IBUF                                                     | DDR2/mem_dq_i                                                                                                                                                                                                                                           | DDR2/mem_dq_i[31]_i_1_n_8                                                                                                                                                                     |                7 |             32 |         4.57 |
|  clk_BUFG                                                        | openmips0/dwishbone_bus_if/rgpio_ctrl_reg[0][0]                                                                                                                                                                                                         | openmips0/tlb0/SR[0]                                                                                                                                                                          |               13 |             32 |         2.46 |
|  clk_BUFG                                                        | openmips0/iwishbone_bus_if/wishbone_addr_o[31]_i_1_n_8                                                                                                                                                                                                  | openmips0/tlb0/SR[0]                                                                                                                                                                          |                8 |             34 |         4.25 |
|  clk_BUFG                                                        | openmips0/cp0_reg0/tlb_typeM_reg[2]_67[0]                                                                                                                                                                                                               | openmips0/tlb0/SR[0]                                                                                                                                                                          |               20 |             40 |         2.00 |
|  clk_BUFG                                                        | openmips0/cp0_reg0/tlb_typeM_reg[2]_76[0]                                                                                                                                                                                                               | openmips0/tlb0/SR[0]                                                                                                                                                                          |               16 |             40 |         2.50 |
|  clk_BUFG                                                        | openmips0/cp0_reg0/tlb_typeM_reg[2]_75[0]                                                                                                                                                                                                               | openmips0/tlb0/SR[0]                                                                                                                                                                          |               15 |             40 |         2.67 |
|  clk_BUFG                                                        | openmips0/cp0_reg0/tlb_typeM_reg[2]_66[0]                                                                                                                                                                                                               | openmips0/tlb0/SR[0]                                                                                                                                                                          |               16 |             40 |         2.50 |
|  clk_BUFG                                                        | openmips0/cp0_reg0/tlb_typeM_reg[2]_61[0]                                                                                                                                                                                                               | openmips0/tlb0/SR[0]                                                                                                                                                                          |               15 |             40 |         2.67 |
|  clk_BUFG                                                        | openmips0/cp0_reg0/tlb_typeM_reg[2]_78[0]                                                                                                                                                                                                               | openmips0/tlb0/SR[0]                                                                                                                                                                          |               13 |             40 |         3.08 |
|  clk_BUFG                                                        | openmips0/cp0_reg0/tlb_typeM_reg[2]_64[0]                                                                                                                                                                                                               | openmips0/tlb0/SR[0]                                                                                                                                                                          |               11 |             40 |         3.64 |
|  clk_BUFG                                                        | openmips0/cp0_reg0/tlb_typeM_reg[2]_60[0]                                                                                                                                                                                                               | openmips0/tlb0/SR[0]                                                                                                                                                                          |               13 |             40 |         3.08 |
|  clk_BUFG                                                        | openmips0/cp0_reg0/tlb_typeM_reg[2]_56[0]                                                                                                                                                                                                               | openmips0/tlb0/SR[0]                                                                                                                                                                          |               12 |             40 |         3.33 |
|  clk_BUFG                                                        | openmips0/cp0_reg0/tlb_typeM_reg[2]_81[0]                                                                                                                                                                                                               | openmips0/tlb0/SR[0]                                                                                                                                                                          |               16 |             40 |         2.50 |
|  clk_BUFG                                                        | openmips0/cp0_reg0/tlb_typeM_reg[2]_68[0]                                                                                                                                                                                                               | openmips0/tlb0/SR[0]                                                                                                                                                                          |               19 |             40 |         2.11 |
|  clk_BUFG                                                        | openmips0/cp0_reg0/tlb_typeM_reg[2]_59[0]                                                                                                                                                                                                               | openmips0/tlb0/SR[0]                                                                                                                                                                          |               14 |             40 |         2.86 |
|  clk_BUFG                                                        | openmips0/cp0_reg0/tlb_typeM_reg[2]_79[0]                                                                                                                                                                                                               | openmips0/tlb0/SR[0]                                                                                                                                                                          |               11 |             40 |         3.64 |
|  clk_BUFG                                                        | openmips0/cp0_reg0/tlb_typeM_reg[2]_74[0]                                                                                                                                                                                                               | openmips0/tlb0/SR[0]                                                                                                                                                                          |               19 |             40 |         2.11 |
|  clk_BUFG                                                        | openmips0/cp0_reg0/tlb_typeM_reg[2]_63[0]                                                                                                                                                                                                               | openmips0/tlb0/SR[0]                                                                                                                                                                          |                9 |             40 |         4.44 |
|  clk_BUFG                                                        | openmips0/cp0_reg0/tlb_typeM_reg[2]_80[0]                                                                                                                                                                                                               | openmips0/tlb0/SR[0]                                                                                                                                                                          |               12 |             40 |         3.33 |
|  clk_BUFG                                                        | openmips0/cp0_reg0/tlb_typeM_reg[2]_72[0]                                                                                                                                                                                                               | openmips0/tlb0/SR[0]                                                                                                                                                                          |               25 |             40 |         1.60 |
|  clk_BUFG                                                        | openmips0/cp0_reg0/tlb_typeM_reg[2]_69[0]                                                                                                                                                                                                               | openmips0/tlb0/SR[0]                                                                                                                                                                          |               12 |             40 |         3.33 |
|  clk_BUFG                                                        | openmips0/cp0_reg0/tlb_typeM_reg[2]_73[0]                                                                                                                                                                                                               | openmips0/tlb0/SR[0]                                                                                                                                                                          |               15 |             40 |         2.67 |
|  clk_BUFG                                                        | openmips0/cp0_reg0/tlb_typeM_reg[2]_71[0]                                                                                                                                                                                                               | openmips0/tlb0/SR[0]                                                                                                                                                                          |               13 |             40 |         3.08 |
|  clk_BUFG                                                        | openmips0/cp0_reg0/tlb_typeM_reg[2]_57[0]                                                                                                                                                                                                               | openmips0/tlb0/SR[0]                                                                                                                                                                          |               21 |             40 |         1.90 |
|  clk_BUFG                                                        | openmips0/cp0_reg0/tlb_typeM_reg[2]_55[0]                                                                                                                                                                                                               | openmips0/tlb0/SR[0]                                                                                                                                                                          |               21 |             40 |         1.90 |
|  clk_BUFG                                                        | openmips0/cp0_reg0/tlb_typeM_reg[2]_54[0]                                                                                                                                                                                                               | openmips0/tlb0/SR[0]                                                                                                                                                                          |               18 |             40 |         2.22 |
|  clk_BUFG                                                        | openmips0/cp0_reg0/tlb_typeM_reg[2]_62[0]                                                                                                                                                                                                               | openmips0/tlb0/SR[0]                                                                                                                                                                          |               12 |             40 |         3.33 |
|  clk_BUFG                                                        | openmips0/cp0_reg0/tlb_typeM_reg[2]_53[0]                                                                                                                                                                                                               | openmips0/tlb0/SR[0]                                                                                                                                                                          |               13 |             40 |         3.08 |
|  clk_BUFG                                                        | openmips0/cp0_reg0/tlb_typeM_reg[2]_52[0]                                                                                                                                                                                                               | openmips0/tlb0/SR[0]                                                                                                                                                                          |               19 |             40 |         2.11 |
|  clk_BUFG                                                        | openmips0/cp0_reg0/tlb_typeM_reg[2]_58[0]                                                                                                                                                                                                               | openmips0/tlb0/SR[0]                                                                                                                                                                          |               20 |             40 |         2.00 |
|  clk_BUFG                                                        | openmips0/cp0_reg0/tlb_typeM_reg[2]_51[0]                                                                                                                                                                                                               | openmips0/tlb0/SR[0]                                                                                                                                                                          |               21 |             40 |         1.90 |
|  clk_BUFG                                                        | openmips0/cp0_reg0/tlb_typeM_reg[2]_50[0]                                                                                                                                                                                                               | openmips0/tlb0/SR[0]                                                                                                                                                                          |               22 |             40 |         1.82 |
|  clk_BUFG                                                        | openmips0/cp0_reg0/tlb_typeM_reg[2]_77[0]                                                                                                                                                                                                               | openmips0/tlb0/SR[0]                                                                                                                                                                          |               12 |             40 |         3.33 |
|  clk_BUFG                                                        | openmips0/cp0_reg0/tlb_typeM_reg[2]_65[0]                                                                                                                                                                                                               | openmips0/tlb0/SR[0]                                                                                                                                                                          |               13 |             40 |         3.08 |
|  clk_BUFG                                                        | openmips0/cp0_reg0/tlb_typeM_reg[2]_70[0]                                                                                                                                                                                                               | openmips0/tlb0/SR[0]                                                                                                                                                                          |               16 |             40 |         2.50 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                         | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep_0                                                                                                         |               15 |             47 |         3.13 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                         | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__1_0[0]                                                                                                   |               15 |             48 |         3.20 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                         | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/rstdiv0_sync_r1_reg_rep__2_0                                                                                                      |               18 |             48 |         2.67 |
|  clk_BUFG                                                        | openmips0/cp0_reg0/tlb_typeM_reg[2]_43[0]                                                                                                                                                                                                               | openmips0/tlb0/SR[0]                                                                                                                                                                          |               20 |             50 |         2.50 |
|  clk_BUFG                                                        | openmips0/cp0_reg0/tlb_typeM_reg[2]_28[0]                                                                                                                                                                                                               | openmips0/tlb0/SR[0]                                                                                                                                                                          |               21 |             50 |         2.38 |
|  clk_BUFG                                                        | openmips0/cp0_reg0/tlb_typeM_reg[2]_36[0]                                                                                                                                                                                                               | openmips0/tlb0/SR[0]                                                                                                                                                                          |               16 |             50 |         3.12 |
|  clk_BUFG                                                        | openmips0/cp0_reg0/tlb_typeM_reg[2]_47[0]                                                                                                                                                                                                               | openmips0/tlb0/SR[0]                                                                                                                                                                          |               18 |             50 |         2.78 |
|  clk_BUFG                                                        | openmips0/cp0_reg0/tlb_typeM_reg[2]_19[0]                                                                                                                                                                                                               | openmips0/tlb0/SR[0]                                                                                                                                                                          |               19 |             50 |         2.63 |
|  clk_BUFG                                                        | openmips0/cp0_reg0/tlb_typeM_reg[2]_18[0]                                                                                                                                                                                                               | openmips0/tlb0/SR[0]                                                                                                                                                                          |               17 |             50 |         2.94 |
|  clk_BUFG                                                        | openmips0/cp0_reg0/tlb_typeM_reg[2]_20[0]                                                                                                                                                                                                               | openmips0/tlb0/SR[0]                                                                                                                                                                          |               15 |             50 |         3.33 |
|  clk_BUFG                                                        | openmips0/cp0_reg0/tlb_typeM_reg[2]_35[0]                                                                                                                                                                                                               | openmips0/tlb0/SR[0]                                                                                                                                                                          |               19 |             50 |         2.63 |
|  clk_BUFG                                                        | openmips0/cp0_reg0/tlb_typeM_reg[2]_22[0]                                                                                                                                                                                                               | openmips0/tlb0/SR[0]                                                                                                                                                                          |               21 |             50 |         2.38 |
|  clk_BUFG                                                        | openmips0/cp0_reg0/tlb_typeM_reg[2]_24[0]                                                                                                                                                                                                               | openmips0/tlb0/SR[0]                                                                                                                                                                          |               16 |             50 |         3.12 |
|  clk_BUFG                                                        | openmips0/cp0_reg0/tlb_typeM_reg[2]_49[0]                                                                                                                                                                                                               | openmips0/tlb0/SR[0]                                                                                                                                                                          |               17 |             50 |         2.94 |
|  clk_BUFG                                                        | openmips0/cp0_reg0/tlb_typeM_reg[2]_21[0]                                                                                                                                                                                                               | openmips0/tlb0/SR[0]                                                                                                                                                                          |               16 |             50 |         3.12 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | DDR2/Ram/mem_wdf_data                                                                                                                                                                                                                                   |                                                                                                                                                                                               |               16 |             55 |         3.44 |
|  clk_BUFG                                                        | openmips0/dwishbone_bus_if/E[0]                                                                                                                                                                                                                         | openmips0/ex_mem0/rst_n_in_reg_rep_2[0]                                                                                                                                                       |               32 |             63 |         1.97 |
|  clk_BUFG                                                        | openmips0/if_id0/E[0]                                                                                                                                                                                                                                   | openmips0/ex_mem0/rst_n_in_reg_rep_2[0]                                                                                                                                                       |               26 |             64 |         2.46 |
|  ex0/hilo_temp1__0                                               |                                                                                                                                                                                                                                                         |                                                                                                                                                                                               |               22 |             64 |         2.91 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/sr_valid_r_reg_n_0                                                                                                    |                                                                                                                                                                                               |               26 |             64 |         2.46 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/store_sr_r0                                                                                                           |                                                                                                                                                                                               |               24 |             64 |         2.67 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/E[0]                                                                                                                                    |                                                                                                                                                                                               |               18 |             64 |         3.56 |
|  clk_BUFG                                                        | openmips0/mem_wb0/wb_whilo_reg_0[0]                                                                                                                                                                                                                     | openmips0/tlb0/SR[0]                                                                                                                                                                          |               27 |             64 |         2.37 |
|  clk_BUFG                                                        | openmips0/div0/result_o[63]_i_1_n_8                                                                                                                                                                                                                     | openmips0/tlb0/SR[0]                                                                                                                                                                          |               18 |             65 |         3.61 |
|  n_0_2495_BUFG                                                   |                                                                                                                                                                                                                                                         | openmips0/tlb0/SR[0]                                                                                                                                                                          |               30 |             66 |         2.20 |
|  clk_BUFG                                                        |                                                                                                                                                                                                                                                         | openmips0/ex_mem0/rst_n_in_reg_rep_2[0]                                                                                                                                                       |               19 |             66 |         3.47 |
|  clk_BUFG                                                        | openmips0/dwishbone_bus_if/wishbone_we_o_i_1_n_8                                                                                                                                                                                                        | openmips0/tlb0/SR[0]                                                                                                                                                                          |               17 |             70 |         4.12 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                             |                                                                                                                                                                                               |                9 |             72 |         8.00 |
|  clk_in_IBUF                                                     |                                                                                                                                                                                                                                                         |                                                                                                                                                                                               |               41 |             73 |         1.78 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en                 |                                                                                                                                                                                               |               11 |             88 |         8.00 |
|  clk_BUFG                                                        | openmips0/mem_wb0/rst_n_in_reg_rep                                                                                                                                                                                                                      |                                                                                                                                                                                               |               11 |             88 |         8.00 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en_5                           |                                                                                                                                                                                               |               11 |             88 |         8.00 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en_2               |                                                                                                                                                                                               |               12 |             92 |         7.67 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en_3                           |                                                                                                                                                                                               |               13 |            100 |         7.69 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en_4                           |                                                                                                                                                                                               |               13 |            100 |         7.69 |
|  clk_BUFG                                                        | openmips0/ex_mem0/rst_n_in_reg_rep                                                                                                                                                                                                                      | openmips0/ex_mem0/rst_n_in_reg_rep_4[0]                                                                                                                                                       |               63 |            141 |         2.24 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_rdy_r_copy2                                                                                                                                                        |                                                                                                                                                                                               |               37 |            144 |         3.89 |
|  clk_BUFG                                                        | openmips0/if_id0/E[0]                                                                                                                                                                                                                                   | openmips0/if_id0/rst_n_in_reg_rep_11                                                                                                                                                          |               68 |            173 |         2.54 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK | DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/wdf_rdy_ns                                                                                                                                                                 |                                                                                                                                                                                               |               24 |            192 |         8.00 |
|  clk_BUFG                                                        | openmips0/dwishbone_bus_if/E[0]                                                                                                                                                                                                                         | openmips0/dwishbone_bus_if/rst_n_in_reg_rep[0]                                                                                                                                                |              128 |            255 |         1.99 |
|  clk_BUFG                                                        |                                                                                                                                                                                                                                                         | openmips0/tlb0/SR[0]                                                                                                                                                                          |              174 |            461 |         2.65 |
|  clk_in_IBUF                                                     |                                                                                                                                                                                                                                                         | GraphicsController/screenlinebuf                                                                                                                                                              |              670 |           1024 |         1.53 |
|  DDR2/Ram/Inst_DDR/u_mig_7series_0_mig/u_ddr2_infrastructure/CLK |                                                                                                                                                                                                                                                         |                                                                                                                                                                                               |              512 |           1664 |         3.25 |
+------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


