
*** Running vivado
    with args -log Fib_LFSR_v1_0.vds -m64 -mode batch -messageDb vivado.pb -notrace -source Fib_LFSR_v1_0.tcl


****** Vivado v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source Fib_LFSR_v1_0.tcl -notrace
create_project: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 214.070 ; gain = 7.695
Command: synth_design -top Fib_LFSR_v1_0 -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 14492 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:24 ; elapsed = 00:01:06 . Memory (MB): peak = 294.102 ; gain = 87.727
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Fib_LFSR_v1_0' [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/warmup_demo/IPs/ip_repo/Fib_LFSR_1.0/hdl/Fib_LFSR_v1_0.v:4]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-638] synthesizing module 'Fib_LFSR_v1_0_S00_AXI' [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/warmup_demo/IPs/ip_repo/Fib_LFSR_1.0/hdl/Fib_LFSR_v1_0_S00_AXI.v:4]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter ADDR_LSB bound to: 2 - type: integer 
	Parameter OPT_MEM_ADDR_BITS bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'Fibonacci_LFSR' [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/warmup_demo/IPs/ip_repo/Fib_LFSR_1.0/hdl/Fibonacci_LFSR.v:3]
INFO: [Synth 8-256] done synthesizing module 'Fibonacci_LFSR' (1#1) [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/warmup_demo/IPs/ip_repo/Fib_LFSR_1.0/hdl/Fibonacci_LFSR.v:3]
INFO: [Synth 8-256] done synthesizing module 'Fib_LFSR_v1_0_S00_AXI' (2#1) [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/warmup_demo/IPs/ip_repo/Fib_LFSR_1.0/hdl/Fib_LFSR_v1_0_S00_AXI.v:4]
INFO: [Synth 8-256] done synthesizing module 'Fib_LFSR_v1_0' (3#1) [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/warmup_demo/IPs/ip_repo/Fib_LFSR_1.0/hdl/Fib_LFSR_v1_0.v:4]
WARNING: [Synth 8-3331] design Fib_LFSR_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design Fib_LFSR_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design Fib_LFSR_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design Fib_LFSR_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design Fib_LFSR_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design Fib_LFSR_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[0]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:28 ; elapsed = 00:01:17 . Memory (MB): peak = 331.570 ; gain = 125.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:28 ; elapsed = 00:01:18 . Memory (MB): peak = 331.570 ; gain = 125.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:28 ; elapsed = 00:01:18 . Memory (MB): peak = 331.570 ; gain = 125.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:30 ; elapsed = 00:01:22 . Memory (MB): peak = 359.984 ; gain = 153.609
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---XORs : 
	   4 Input     16 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 5     
	               16 Bit    Registers := 2     
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
	   4 Input     32 Bit        Muxes := 3     
	   2 Input     16 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Fibonacci_LFSR 
Detailed RTL Component Info : 
+---XORs : 
	   4 Input     16 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module Fib_LFSR_v1_0_S00_AXI 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 5     
	               16 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 7     
	   4 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:41 ; elapsed = 00:01:49 . Memory (MB): peak = 459.938 ; gain = 253.563
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3331] design Fib_LFSR_v1_0 has unconnected port s00_axi_awprot[2]
WARNING: [Synth 8-3331] design Fib_LFSR_v1_0 has unconnected port s00_axi_awprot[1]
WARNING: [Synth 8-3331] design Fib_LFSR_v1_0 has unconnected port s00_axi_awprot[0]
WARNING: [Synth 8-3331] design Fib_LFSR_v1_0 has unconnected port s00_axi_arprot[2]
WARNING: [Synth 8-3331] design Fib_LFSR_v1_0 has unconnected port s00_axi_arprot[1]
WARNING: [Synth 8-3331] design Fib_LFSR_v1_0 has unconnected port s00_axi_arprot[0]
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:42 ; elapsed = 00:01:54 . Memory (MB): peak = 461.234 ; gain = 254.859
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:42 ; elapsed = 00:01:54 . Memory (MB): peak = 461.234 ; gain = 254.859

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'Fib_LFSR_v1_0_S00_AXI_inst/axi_rresp_reg[0]' (FDRE) to 'Fib_LFSR_v1_0_S00_AXI_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Fib_LFSR_v1_0_S00_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'Fib_LFSR_v1_0_S00_AXI_inst/axi_bresp_reg[0]' (FDRE) to 'Fib_LFSR_v1_0_S00_AXI_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Fib_LFSR_v1_0_S00_AXI_inst/axi_bresp_reg[1] )
WARNING: [Synth 8-3332] Sequential element (Fib_LFSR_v1_0_S00_AXI_inst/axi_bresp_reg[1]) is unused and will be removed from module Fib_LFSR_v1_0.
WARNING: [Synth 8-3332] Sequential element (Fib_LFSR_v1_0_S00_AXI_inst/axi_bresp_reg[0]) is unused and will be removed from module Fib_LFSR_v1_0.
WARNING: [Synth 8-3332] Sequential element (Fib_LFSR_v1_0_S00_AXI_inst/axi_awaddr_reg[1]) is unused and will be removed from module Fib_LFSR_v1_0.
WARNING: [Synth 8-3332] Sequential element (Fib_LFSR_v1_0_S00_AXI_inst/axi_awaddr_reg[0]) is unused and will be removed from module Fib_LFSR_v1_0.
WARNING: [Synth 8-3332] Sequential element (Fib_LFSR_v1_0_S00_AXI_inst/axi_araddr_reg[1]) is unused and will be removed from module Fib_LFSR_v1_0.
WARNING: [Synth 8-3332] Sequential element (Fib_LFSR_v1_0_S00_AXI_inst/axi_araddr_reg[0]) is unused and will be removed from module Fib_LFSR_v1_0.
WARNING: [Synth 8-3332] Sequential element (Fib_LFSR_v1_0_S00_AXI_inst/axi_rresp_reg[1]) is unused and will be removed from module Fib_LFSR_v1_0.
WARNING: [Synth 8-3332] Sequential element (Fib_LFSR_v1_0_S00_AXI_inst/axi_rresp_reg[0]) is unused and will be removed from module Fib_LFSR_v1_0.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:45 ; elapsed = 00:02:27 . Memory (MB): peak = 482.426 ; gain = 276.051
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:45 ; elapsed = 00:02:27 . Memory (MB): peak = 482.426 ; gain = 276.051

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:45 ; elapsed = 00:02:27 . Memory (MB): peak = 482.426 ; gain = 276.051
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:45 ; elapsed = 00:02:30 . Memory (MB): peak = 482.426 ; gain = 276.051
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:00:45 ; elapsed = 00:02:30 . Memory (MB): peak = 482.426 ; gain = 276.051

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:45 ; elapsed = 00:02:30 . Memory (MB): peak = 482.426 ; gain = 276.051
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:48 ; elapsed = 00:02:34 . Memory (MB): peak = 482.426 ; gain = 276.051
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:48 ; elapsed = 00:02:34 . Memory (MB): peak = 482.426 ; gain = 276.051
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:48 ; elapsed = 00:02:35 . Memory (MB): peak = 482.426 ; gain = 276.051
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:48 ; elapsed = 00:02:35 . Memory (MB): peak = 482.426 ; gain = 276.051
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:49 ; elapsed = 00:02:35 . Memory (MB): peak = 482.426 ; gain = 276.051
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:49 ; elapsed = 00:02:35 . Memory (MB): peak = 482.426 ; gain = 276.051
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     8|
|3     |LUT1   |    32|
|4     |LUT2   |    17|
|5     |LUT3   |    18|
|6     |LUT4   |    11|
|7     |LUT5   |    41|
|8     |LUT6   |    77|
|9     |FDRE   |   203|
|10    |IBUF   |    49|
|11    |OBUF   |    57|
+------+-------+------+

Report Instance Areas: 
+------+-----------------------------+----------------------+------+
|      |Instance                     |Module                |Cells |
+------+-----------------------------+----------------------+------+
|1     |top                          |                      |   514|
|2     |  Fib_LFSR_v1_0_S00_AXI_inst |Fib_LFSR_v1_0_S00_AXI |   407|
|3     |    LFSR_module              |Fibonacci_LFSR        |    63|
+------+-----------------------------+----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:49 ; elapsed = 00:02:35 . Memory (MB): peak = 482.426 ; gain = 276.051
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 20 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:38 ; elapsed = 00:01:57 . Memory (MB): peak = 482.426 ; gain = 265.359
Synthesis Optimization Complete : Time (s): cpu = 00:00:49 ; elapsed = 00:02:36 . Memory (MB): peak = 482.426 ; gain = 276.051
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 57 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
19 Infos, 20 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:48 ; elapsed = 00:02:46 . Memory (MB): peak = 547.410 ; gain = 333.340
report_utilization: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.480 . Memory (MB): peak = 547.410 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Feb 01 23:25:13 2017...
