// Seed: 1613094107
module module_0 #(
    parameter id_2 = 32'd10
) ();
  wire id_1;
  wire _id_2;
  ;
  wire id_3;
  assign id_1 = id_1;
  wire [id_2 : -1] id_4;
  logic id_5;
  ;
  wire id_6;
endmodule
module module_1 #(
    parameter id_14 = 32'd67,
    parameter id_9  = 32'd29
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    _id_9
);
  input wire _id_9;
  inout wire id_8;
  output wire id_7;
  inout wire id_6;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  module_0 modCall_1 ();
  input wire id_2;
  input wire id_1;
  parameter id_10 = 1'h0;
  wire id_11 = id_3;
  uwire id_12, id_13, _id_14, id_15, id_16, id_17, id_18, id_19, id_20;
  wire id_21;
  wire id_22;
  assign id_16 = 1;
  logic [id_9 : id_14] id_23;
  ;
  logic id_24;
endmodule
