TimeQuest Timing Analyzer report for DEMO_A
Mon Apr 17 12:54:00 2017
Quartus II 64-Bit Version 12.1 Build 177 11/07/2012 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Slow 1200mV 85C Model Setup Summary
  7. Slow 1200mV 85C Model Hold Summary
  8. Slow 1200mV 85C Model Recovery Summary
  9. Slow 1200mV 85C Model Removal Summary
 10. Slow 1200mV 85C Model Minimum Pulse Width Summary
 11. Slow 1200mV 85C Model Setup: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]'
 12. Slow 1200mV 85C Model Setup: 'rtc_test:u1|clkdiv:u0|clkout'
 13. Slow 1200mV 85C Model Setup: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]'
 14. Slow 1200mV 85C Model Setup: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4]'
 15. Slow 1200mV 85C Model Setup: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3]'
 16. Slow 1200mV 85C Model Hold: 'rtc_test:u1|clkdiv:u0|clkout'
 17. Slow 1200mV 85C Model Hold: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4]'
 18. Slow 1200mV 85C Model Hold: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]'
 19. Slow 1200mV 85C Model Hold: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3]'
 20. Slow 1200mV 85C Model Hold: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]'
 21. Slow 1200mV 85C Model Recovery: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]'
 22. Slow 1200mV 85C Model Recovery: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3]'
 23. Slow 1200mV 85C Model Recovery: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4]'
 24. Slow 1200mV 85C Model Recovery: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]'
 25. Slow 1200mV 85C Model Removal: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]'
 26. Slow 1200mV 85C Model Removal: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]'
 27. Slow 1200mV 85C Model Removal: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4]'
 28. Slow 1200mV 85C Model Removal: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3]'
 29. Slow 1200mV 85C Model Minimum Pulse Width: 'rtc_test:u1|clkdiv:u0|clkout'
 30. Slow 1200mV 85C Model Minimum Pulse Width: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]'
 31. Slow 1200mV 85C Model Minimum Pulse Width: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]'
 32. Slow 1200mV 85C Model Minimum Pulse Width: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4]'
 33. Slow 1200mV 85C Model Minimum Pulse Width: 'CLK_50M'
 34. Slow 1200mV 85C Model Minimum Pulse Width: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3]'
 35. Setup Times
 36. Hold Times
 37. Clock to Output Times
 38. Minimum Clock to Output Times
 39. Output Enable Times
 40. Minimum Output Enable Times
 41. Output Disable Times
 42. Minimum Output Disable Times
 43. Slow 1200mV 85C Model Metastability Report
 44. Slow 1200mV 0C Model Fmax Summary
 45. Slow 1200mV 0C Model Setup Summary
 46. Slow 1200mV 0C Model Hold Summary
 47. Slow 1200mV 0C Model Recovery Summary
 48. Slow 1200mV 0C Model Removal Summary
 49. Slow 1200mV 0C Model Minimum Pulse Width Summary
 50. Slow 1200mV 0C Model Setup: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]'
 51. Slow 1200mV 0C Model Setup: 'rtc_test:u1|clkdiv:u0|clkout'
 52. Slow 1200mV 0C Model Setup: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]'
 53. Slow 1200mV 0C Model Setup: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4]'
 54. Slow 1200mV 0C Model Setup: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3]'
 55. Slow 1200mV 0C Model Hold: 'rtc_test:u1|clkdiv:u0|clkout'
 56. Slow 1200mV 0C Model Hold: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4]'
 57. Slow 1200mV 0C Model Hold: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]'
 58. Slow 1200mV 0C Model Hold: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3]'
 59. Slow 1200mV 0C Model Hold: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]'
 60. Slow 1200mV 0C Model Recovery: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]'
 61. Slow 1200mV 0C Model Recovery: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3]'
 62. Slow 1200mV 0C Model Recovery: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4]'
 63. Slow 1200mV 0C Model Recovery: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]'
 64. Slow 1200mV 0C Model Removal: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]'
 65. Slow 1200mV 0C Model Removal: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]'
 66. Slow 1200mV 0C Model Removal: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4]'
 67. Slow 1200mV 0C Model Removal: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3]'
 68. Slow 1200mV 0C Model Minimum Pulse Width: 'rtc_test:u1|clkdiv:u0|clkout'
 69. Slow 1200mV 0C Model Minimum Pulse Width: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]'
 70. Slow 1200mV 0C Model Minimum Pulse Width: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]'
 71. Slow 1200mV 0C Model Minimum Pulse Width: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4]'
 72. Slow 1200mV 0C Model Minimum Pulse Width: 'CLK_50M'
 73. Slow 1200mV 0C Model Minimum Pulse Width: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3]'
 74. Setup Times
 75. Hold Times
 76. Clock to Output Times
 77. Minimum Clock to Output Times
 78. Output Enable Times
 79. Minimum Output Enable Times
 80. Output Disable Times
 81. Minimum Output Disable Times
 82. Slow 1200mV 0C Model Metastability Report
 83. Fast 1200mV 0C Model Setup Summary
 84. Fast 1200mV 0C Model Hold Summary
 85. Fast 1200mV 0C Model Recovery Summary
 86. Fast 1200mV 0C Model Removal Summary
 87. Fast 1200mV 0C Model Minimum Pulse Width Summary
 88. Fast 1200mV 0C Model Setup: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]'
 89. Fast 1200mV 0C Model Setup: 'rtc_test:u1|clkdiv:u0|clkout'
 90. Fast 1200mV 0C Model Setup: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]'
 91. Fast 1200mV 0C Model Setup: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4]'
 92. Fast 1200mV 0C Model Setup: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3]'
 93. Fast 1200mV 0C Model Hold: 'rtc_test:u1|clkdiv:u0|clkout'
 94. Fast 1200mV 0C Model Hold: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4]'
 95. Fast 1200mV 0C Model Hold: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3]'
 96. Fast 1200mV 0C Model Hold: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]'
 97. Fast 1200mV 0C Model Hold: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]'
 98. Fast 1200mV 0C Model Recovery: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]'
 99. Fast 1200mV 0C Model Recovery: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]'
100. Fast 1200mV 0C Model Recovery: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4]'
101. Fast 1200mV 0C Model Recovery: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3]'
102. Fast 1200mV 0C Model Removal: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]'
103. Fast 1200mV 0C Model Removal: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]'
104. Fast 1200mV 0C Model Removal: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4]'
105. Fast 1200mV 0C Model Removal: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3]'
106. Fast 1200mV 0C Model Minimum Pulse Width: 'rtc_test:u1|clkdiv:u0|clkout'
107. Fast 1200mV 0C Model Minimum Pulse Width: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]'
108. Fast 1200mV 0C Model Minimum Pulse Width: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]'
109. Fast 1200mV 0C Model Minimum Pulse Width: 'CLK_50M'
110. Fast 1200mV 0C Model Minimum Pulse Width: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4]'
111. Fast 1200mV 0C Model Minimum Pulse Width: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3]'
112. Setup Times
113. Hold Times
114. Clock to Output Times
115. Minimum Clock to Output Times
116. Output Enable Times
117. Minimum Output Enable Times
118. Output Disable Times
119. Minimum Output Disable Times
120. Fast 1200mV 0C Model Metastability Report
121. Multicorner Timing Analysis Summary
122. Setup Times
123. Hold Times
124. Clock to Output Times
125. Minimum Clock to Output Times
126. Board Trace Model Assignments
127. Input Transition Times
128. Signal Integrity Metrics (Slow 1200mv 0c Model)
129. Signal Integrity Metrics (Slow 1200mv 85c Model)
130. Signal Integrity Metrics (Fast 1200mv 0c Model)
131. Setup Transfers
132. Hold Transfers
133. Recovery Transfers
134. Removal Transfers
135. Report TCCS
136. Report RSKM
137. Unconstrained Paths
138. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2012 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                      ;
+--------------------+---------------------------------------------------+
; Quartus II Version ; Version 12.1 Build 177 11/07/2012 SJ Full Version ;
; Revision Name      ; DEMO_A                                            ;
; Device Family      ; Cyclone IV E                                      ;
; Device Name        ; EP4CE6F17C8                                       ;
; Timing Models      ; Final                                             ;
; Delay Model        ; Combined                                          ;
; Rise/Fall Delays   ; Enabled                                           ;
+--------------------+---------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ; < 0.1%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                                               ;
+-----------------------------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+-------------------------------------------------------------------------+---------------------------------------------------------------------------+
; Clock Name                                                            ; Type      ; Period ; Frequency  ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master  ; Source                                                                  ; Targets                                                                   ;
+-----------------------------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+-------------------------------------------------------------------------+---------------------------------------------------------------------------+
; CLK_50M                                                               ; Base      ; 20.000 ; 50.0 MHz   ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                                                         ; { CLK_50M }                                                               ;
; rtc_test:u1|clkdiv:u0|clkout                                          ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                                                         ; { rtc_test:u1|clkdiv:u0|clkout }                                          ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 15.384 ; 65.0 MHz   ; 0.000 ; 7.692  ; 50.00      ; 10        ; 13          ;       ;        ;           ;            ; false    ; CLK_50M ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|inclk[0] ; { u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] } ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Generated ; 10.000 ; 100.0 MHz  ; 0.000 ; 5.000  ; 50.00      ; 1         ; 2           ;       ;        ;           ;            ; false    ; CLK_50M ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|inclk[0] ; { u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] } ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ; Generated ; 10.000 ; 100.0 MHz  ; 0.000 ; 5.000  ; 50.00      ; 1         ; 2           ;       ;        ;           ;            ; false    ; CLK_50M ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|inclk[0] ; { u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] } ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Generated ; 40.000 ; 25.0 MHz   ; 0.000 ; 20.000 ; 50.00      ; 2         ; 1           ;       ;        ;           ;            ; false    ; CLK_50M ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|inclk[0] ; { u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] } ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; Generated ; 20.000 ; 50.0 MHz   ; 0.000 ; 10.000 ; 50.00      ; 1         ; 1           ;       ;        ;           ;            ; false    ; CLK_50M ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|inclk[0] ; { u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] } ;
+-----------------------------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+-------------------------------------------------------------------------+---------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                          ;
+------------+-----------------+-----------------------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                                            ; Note ;
+------------+-----------------+-----------------------------------------------------------------------+------+
; 65.13 MHz  ; 65.13 MHz       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ;      ;
; 65.75 MHz  ; 65.75 MHz       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 118.36 MHz ; 118.36 MHz      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;      ;
; 144.32 MHz ; 144.32 MHz      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ;      ;
; 211.28 MHz ; 211.28 MHz      ; rtc_test:u1|clkdiv:u0|clkout                                          ;      ;
+------------+-----------------+-----------------------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                                            ;
+-----------------------------------------------------------------------+--------+---------------+
; Clock                                                                 ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------+--------+---------------+
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -4.245 ; -65.090       ;
; rtc_test:u1|clkdiv:u0|clkout                                          ; -3.733 ; -162.977      ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; -2.163 ; -6.755        ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; -1.437 ; -28.917       ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 5.788  ; 0.000         ;
+-----------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                                             ;
+-----------------------------------------------------------------------+--------+---------------+
; Clock                                                                 ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------+--------+---------------+
; rtc_test:u1|clkdiv:u0|clkout                                          ; -0.751 ; -20.005       ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; -0.133 ; -0.133        ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.431  ; 0.000         ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.435  ; 0.000         ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.453  ; 0.000         ;
+-----------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                                         ;
+-----------------------------------------------------------------------+--------+---------------+
; Clock                                                                 ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------+--------+---------------+
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; -4.003 ; -905.078      ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; -2.859 ; -71.589       ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; -2.851 ; -724.027      ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -2.749 ; -110.013      ;
+-----------------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                                         ;
+-----------------------------------------------------------------------+-------+---------------+
; Clock                                                                 ; Slack ; End Point TNS ;
+-----------------------------------------------------------------------+-------+---------------+
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 2.190 ; 0.000         ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.607 ; 0.000         ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 3.009 ; 0.000         ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 3.111 ; 0.000         ;
+-----------------------------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                              ;
+-----------------------------------------------------------------------+--------+---------------+
; Clock                                                                 ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------+--------+---------------+
; rtc_test:u1|clkdiv:u0|clkout                                          ; -1.487 ; -86.246       ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 4.695  ; 0.000         ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 7.389  ; 0.000         ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 9.687  ; 0.000         ;
; CLK_50M                                                               ; 9.858  ; 0.000         ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 19.689 ; 0.000         ;
+-----------------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                     ; To Node                                                                                                                                                                                            ; Launch Clock                                                          ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; -4.245 ; key_test:u6|temp_value[2]                                                                                                                                                                                     ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_out_reg[0]                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.532        ; -0.224     ; 5.421      ;
; -4.245 ; key_test:u6|temp_value[2]                                                                                                                                                                                     ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_out_reg[3]                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.532        ; -0.230     ; 5.418      ;
; -4.172 ; key_test:u6|temp_value[2]                                                                                                                                                                                     ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_out_reg[9]                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.532        ; -0.236     ; 5.336      ;
; -4.171 ; key_test:u6|temp_value[2]                                                                                                                                                                                     ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_out_reg[13]                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.532        ; -0.236     ; 5.335      ;
; -4.135 ; key_test:u6|temp_value[0]                                                                                                                                                                                     ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_out_reg[0]                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.532        ; -0.224     ; 5.311      ;
; -4.135 ; key_test:u6|temp_value[0]                                                                                                                                                                                     ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_out_reg[3]                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.532        ; -0.230     ; 5.308      ;
; -4.062 ; key_test:u6|temp_value[0]                                                                                                                                                                                     ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_out_reg[9]                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.532        ; -0.236     ; 5.226      ;
; -4.061 ; key_test:u6|temp_value[0]                                                                                                                                                                                     ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_out_reg[13]                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.532        ; -0.236     ; 5.225      ;
; -4.012 ; key_test:u6|temp_value[2]                                                                                                                                                                                     ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_out_reg[2]                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.532        ; -0.224     ; 5.188      ;
; -3.995 ; key_test:u6|temp_value[0]                                                                                                                                                                                     ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_out_reg[7]                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.532        ; -0.226     ; 5.169      ;
; -3.981 ; key_test:u6|temp_value[2]                                                                                                                                                                                     ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_out_reg[6]                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.532        ; -0.235     ; 5.149      ;
; -3.980 ; key_test:u6|temp_value[2]                                                                                                                                                                                     ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_out_reg[8]                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.532        ; -0.235     ; 5.145      ;
; -3.911 ; key_test:u6|temp_value[2]                                                                                                                                                                                     ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_out_reg[7]                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.532        ; -0.226     ; 5.085      ;
; -3.902 ; key_test:u6|temp_value[0]                                                                                                                                                                                     ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_out_reg[2]                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.532        ; -0.224     ; 5.078      ;
; -3.874 ; key_test:u6|temp_value[0]                                                                                                                                                                                     ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_out_reg[8]                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.532        ; -0.235     ; 5.039      ;
; -3.871 ; key_test:u6|temp_value[0]                                                                                                                                                                                     ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_out_reg[6]                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.532        ; -0.235     ; 5.039      ;
; -3.863 ; key_test:u6|temp_value[0]                                                                                                                                                                                     ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_out_reg[1]                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.532        ; -0.230     ; 5.036      ;
; -3.857 ; key_test:u6|temp_value[1]                                                                                                                                                                                     ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_out_reg[0]                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.532        ; -0.224     ; 5.033      ;
; -3.857 ; key_test:u6|temp_value[1]                                                                                                                                                                                     ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_out_reg[3]                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.532        ; -0.230     ; 5.030      ;
; -3.783 ; key_test:u6|temp_value[1]                                                                                                                                                                                     ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_out_reg[9]                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.532        ; -0.236     ; 4.947      ;
; -3.778 ; key_test:u6|temp_value[2]                                                                                                                                                                                     ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_out_reg[1]                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.532        ; -0.230     ; 4.951      ;
; -3.777 ; key_test:u6|temp_value[1]                                                                                                                                                                                     ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_out_reg[13]                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.532        ; -0.236     ; 4.941      ;
; -3.746 ; key_test:u6|temp_value[0]                                                                                                                                                                                     ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_out_reg[4]                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.532        ; -0.226     ; 4.920      ;
; -3.680 ; key_test:u6|temp_value[2]                                                                                                                                                                                     ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_out_reg[4]                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.532        ; -0.226     ; 4.854      ;
; -3.633 ; key_test:u6|temp_value[1]                                                                                                                                                                                     ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_out_reg[7]                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.532        ; -0.226     ; 4.807      ;
; -3.623 ; key_test:u6|temp_value[1]                                                                                                                                                                                     ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_out_reg[2]                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.532        ; -0.224     ; 4.799      ;
; -3.607 ; key_test:u6|temp_value[1]                                                                                                                                                                                     ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_out_reg[8]                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.532        ; -0.235     ; 4.772      ;
; -3.587 ; key_test:u6|temp_value[1]                                                                                                                                                                                     ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_out_reg[6]                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.532        ; -0.235     ; 4.755      ;
; -3.574 ; key_test:u6|temp_value[2]                                                                                                                                                                                     ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_out_reg[11]                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.532        ; -0.243     ; 4.734      ;
; -3.561 ; key_test:u6|temp_value[1]                                                                                                                                                                                     ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_out_reg[5]                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.532        ; -0.230     ; 4.734      ;
; -3.501 ; key_test:u6|temp_value[1]                                                                                                                                                                                     ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_out_reg[1]                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.532        ; -0.230     ; 4.674      ;
; -3.464 ; key_test:u6|temp_value[0]                                                                                                                                                                                     ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_out_reg[11]                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.532        ; -0.243     ; 4.624      ;
; -3.446 ; key_test:u6|temp_value[0]                                                                                                                                                                                     ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_out_reg[15]                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.532        ; -0.246     ; 4.603      ;
; -3.440 ; key_test:u6|temp_value[2]                                                                                                                                                                                     ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_out_reg[5]                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.532        ; -0.230     ; 4.613      ;
; -3.425 ; key_test:u6|temp_value[0]                                                                                                                                                                                     ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_out_reg[12]                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.532        ; -0.246     ; 4.582      ;
; -3.384 ; key_test:u6|temp_value[1]                                                                                                                                                                                     ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_out_reg[4]                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.532        ; -0.226     ; 4.558      ;
; -3.323 ; key_test:u6|temp_value[0]                                                                                                                                                                                     ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_out_reg[14]                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.532        ; -0.245     ; 4.481      ;
; -3.301 ; key_test:u6|temp_value[2]                                                                                                                                                                                     ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_out_reg[12]                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.532        ; -0.246     ; 4.458      ;
; -3.291 ; key_test:u6|temp_value[2]                                                                                                                                                                                     ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_out_reg[15]                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.532        ; -0.246     ; 4.448      ;
; -3.214 ; key_test:u6|temp_value[2]                                                                                                                                                                                     ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_out_reg[14]                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.532        ; -0.245     ; 4.372      ;
; -3.180 ; key_test:u6|temp_value[1]                                                                                                                                                                                     ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_out_reg[11]                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.532        ; -0.243     ; 4.340      ;
; -3.124 ; key_test:u6|temp_value[1]                                                                                                                                                                                     ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_out_reg[10]                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.532        ; -0.241     ; 4.286      ;
; -3.094 ; key_test:u6|temp_value[2]                                                                                                                                                                                     ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_out_reg[10]                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.532        ; -0.241     ; 4.256      ;
; -3.084 ; key_test:u6|temp_value[1]                                                                                                                                                                                     ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_out_reg[15]                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.532        ; -0.246     ; 4.241      ;
; -3.063 ; key_test:u6|temp_value[1]                                                                                                                                                                                     ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_out_reg[12]                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.532        ; -0.246     ; 4.220      ;
; -2.967 ; key_test:u6|temp_value[1]                                                                                                                                                                                     ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_out_reg[14]                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.532        ; -0.245     ; 4.125      ;
; -2.920 ; key_test:u6|temp_value[0]                                                                                                                                                                                     ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_out_reg[5]                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.532        ; -0.230     ; 4.093      ;
; -2.435 ; key_test:u6|temp_value[0]                                                                                                                                                                                     ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_out_reg[10]                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.532        ; -0.241     ; 3.597      ;
; -2.201 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|delayed_wrptr_g[3]               ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|rdemp_eq_comp_lsb_aeb ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.181     ; 2.789      ;
; -2.026 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|delayed_wrptr_g[8]               ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|rdemp_eq_comp_msb_aeb ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.182     ; 2.613      ;
; -1.797 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|delayed_wrptr_g[4]               ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|rdemp_eq_comp_lsb_aeb ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.181     ; 2.385      ;
; -1.756 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|delayed_wrptr_g[2]               ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|rdemp_eq_comp_lsb_aeb ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.181     ; 2.344      ;
; -1.745 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|delayed_wrptr_g[7]               ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|rdemp_eq_comp_msb_aeb ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.182     ; 2.332      ;
; -1.686 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|delayed_wrptr_g[0]               ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|rdemp_eq_comp_lsb_aeb ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.181     ; 2.274      ;
; -1.681 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|delayed_wrptr_g[5]               ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|rdemp_eq_comp_msb_aeb ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.182     ; 2.268      ;
; -1.646 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|delayed_wrptr_g[6]               ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|rdemp_eq_comp_msb_aeb ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.182     ; 2.233      ;
; -1.621 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|delayed_wrptr_g[9]               ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|rdemp_eq_comp_msb_aeb ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.182     ; 2.208      ;
; -1.282 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|delayed_wrptr_g[1]               ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|rdemp_eq_comp_lsb_aeb ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.181     ; 1.870      ;
; 0.087  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[5]                                                                                                               ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_out_reg[5]                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.139     ; 7.337      ;
; 0.145  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[4]                                                                                                               ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_out_reg[5]                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.140     ; 7.278      ;
; 0.149  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[6]                                                                                                               ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_out_reg[5]                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.139     ; 7.275      ;
; 0.164  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[3]                                                                                                               ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_out_reg[5]                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.140     ; 7.259      ;
; 0.278  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[4]                                                                                                               ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_out_reg[5]                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.139     ; 7.146      ;
; 0.314  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[0]                                                                                                               ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_out_reg[5]                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.140     ; 7.109      ;
; 0.362  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[6]                                                                                                               ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_out_reg[5]                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.140     ; 7.061      ;
; 0.411  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[3]                                                                                                               ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_out_reg[5]                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.139     ; 7.013      ;
; 0.550  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[5]                                                                                                               ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_out_reg[5]                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.140     ; 6.873      ;
; 0.550  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[7]                                                                                                               ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_out_reg[5]                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.139     ; 6.874      ;
; 0.574  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[10]                                                                                                              ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_out_reg[5]                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.139     ; 6.850      ;
; 0.618  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[1]                                                                                                               ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_out_reg[5]                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.140     ; 6.805      ;
; 0.628  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[8]                                                                                                               ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_out_reg[5]                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.139     ; 6.796      ;
; 0.634  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[9]                                                                                                               ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_out_reg[5]                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.139     ; 6.790      ;
; 0.743  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[7]                                                                                                               ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_out_reg[5]                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.140     ; 6.680      ;
; 0.813  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[2]                                                                                                               ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_out_reg[5]                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.140     ; 6.610      ;
; 1.342  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[4]                                                                                                               ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_out_reg[3]                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.140     ; 6.081      ;
; 1.348  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[4]                                                                                                               ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_out_reg[0]                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.134     ; 6.078      ;
; 1.349  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[10]                                                                                                              ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_out_reg[5]                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.140     ; 6.074      ;
; 1.361  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[3]                                                                                                               ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_out_reg[3]                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.140     ; 6.062      ;
; 1.367  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[3]                                                                                                               ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_out_reg[0]                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.134     ; 6.059      ;
; 1.386  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[4]                                                                                                               ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_out_reg[10]                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.143     ; 6.034      ;
; 1.405  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[3]                                                                                                               ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_out_reg[10]                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.143     ; 6.015      ;
; 1.407  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|q_b[13] ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_out_reg[13]                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.441     ; 5.712      ;
; 1.428  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[4]                                                                                                               ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_out_reg[9]                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.138     ; 5.994      ;
; 1.432  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[8]                                                                                                               ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_out_reg[5]                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.140     ; 5.991      ;
; 1.447  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[3]                                                                                                               ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_out_reg[9]                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.138     ; 5.975      ;
; 1.500  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[4]                                                                                                               ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_out_reg[1]                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.140     ; 5.923      ;
; 1.511  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[0]                                                                                                               ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_out_reg[3]                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.140     ; 5.912      ;
; 1.517  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[0]                                                                                                               ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_out_reg[0]                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.134     ; 5.909      ;
; 1.519  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[3]                                                                                                               ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_out_reg[1]                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.140     ; 5.904      ;
; 1.528  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[6]                                                                                                               ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_out_reg[3]                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.140     ; 5.895      ;
; 1.535  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[4]                                                                                                               ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_out_reg[7]                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.136     ; 5.889      ;
; 1.537  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[4]                                                                                                               ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_out_reg[2]                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.134     ; 5.889      ;
; 1.554  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[3]                                                                                                               ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_out_reg[7]                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.136     ; 5.870      ;
; 1.555  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[0]                                                                                                               ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_out_reg[10]                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.143     ; 5.865      ;
; 1.556  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[3]                                                                                                               ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_out_reg[2]                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.134     ; 5.870      ;
; 1.560  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[6]                                                                                                               ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_out_reg[0]                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.134     ; 5.866      ;
; 1.571  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|bar_data[5]                                                                                                           ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_out_reg[9]                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.137     ; 5.852      ;
; 1.597  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[0]                                                                                                               ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_out_reg[9]                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.138     ; 5.825      ;
; 1.603  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[6]                                                                                                               ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_out_reg[10]                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.143     ; 5.817      ;
; 1.622  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|q_b[5]  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_out_reg[5]                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.443     ; 5.498      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'rtc_test:u1|clkdiv:u0|clkout'                                                                                                          ;
+--------+--------------------------+---------------------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack  ; From Node                ; To Node                   ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------+---------------------------+------------------------------+------------------------------+--------------+------------+------------+
; -3.733 ; rtc_test:u1|k[2]         ; rtc_test:u1|txdata[3]     ; rtc_test:u1|clkdiv:u0|clkout ; rtc_test:u1|clkdiv:u0|clkout ; 1.000        ; -0.082     ; 4.652      ;
; -3.638 ; rtc_test:u1|uart_cnt[14] ; rtc_test:u1|uart_cnt[0]   ; rtc_test:u1|clkdiv:u0|clkout ; rtc_test:u1|clkdiv:u0|clkout ; 1.000        ; -0.081     ; 4.558      ;
; -3.638 ; rtc_test:u1|uart_cnt[14] ; rtc_test:u1|uart_cnt[1]   ; rtc_test:u1|clkdiv:u0|clkout ; rtc_test:u1|clkdiv:u0|clkout ; 1.000        ; -0.081     ; 4.558      ;
; -3.638 ; rtc_test:u1|uart_cnt[14] ; rtc_test:u1|uart_cnt[2]   ; rtc_test:u1|clkdiv:u0|clkout ; rtc_test:u1|clkdiv:u0|clkout ; 1.000        ; -0.081     ; 4.558      ;
; -3.638 ; rtc_test:u1|uart_cnt[14] ; rtc_test:u1|uart_cnt[3]   ; rtc_test:u1|clkdiv:u0|clkout ; rtc_test:u1|clkdiv:u0|clkout ; 1.000        ; -0.081     ; 4.558      ;
; -3.638 ; rtc_test:u1|uart_cnt[14] ; rtc_test:u1|uart_cnt[4]   ; rtc_test:u1|clkdiv:u0|clkout ; rtc_test:u1|clkdiv:u0|clkout ; 1.000        ; -0.081     ; 4.558      ;
; -3.638 ; rtc_test:u1|uart_cnt[14] ; rtc_test:u1|uart_cnt[5]   ; rtc_test:u1|clkdiv:u0|clkout ; rtc_test:u1|clkdiv:u0|clkout ; 1.000        ; -0.081     ; 4.558      ;
; -3.638 ; rtc_test:u1|uart_cnt[14] ; rtc_test:u1|uart_cnt[6]   ; rtc_test:u1|clkdiv:u0|clkout ; rtc_test:u1|clkdiv:u0|clkout ; 1.000        ; -0.081     ; 4.558      ;
; -3.638 ; rtc_test:u1|uart_cnt[14] ; rtc_test:u1|uart_cnt[7]   ; rtc_test:u1|clkdiv:u0|clkout ; rtc_test:u1|clkdiv:u0|clkout ; 1.000        ; -0.081     ; 4.558      ;
; -3.638 ; rtc_test:u1|uart_cnt[14] ; rtc_test:u1|uart_cnt[8]   ; rtc_test:u1|clkdiv:u0|clkout ; rtc_test:u1|clkdiv:u0|clkout ; 1.000        ; -0.081     ; 4.558      ;
; -3.638 ; rtc_test:u1|uart_cnt[14] ; rtc_test:u1|uart_cnt[9]   ; rtc_test:u1|clkdiv:u0|clkout ; rtc_test:u1|clkdiv:u0|clkout ; 1.000        ; -0.081     ; 4.558      ;
; -3.638 ; rtc_test:u1|uart_cnt[14] ; rtc_test:u1|uart_cnt[10]  ; rtc_test:u1|clkdiv:u0|clkout ; rtc_test:u1|clkdiv:u0|clkout ; 1.000        ; -0.081     ; 4.558      ;
; -3.638 ; rtc_test:u1|uart_cnt[14] ; rtc_test:u1|uart_cnt[11]  ; rtc_test:u1|clkdiv:u0|clkout ; rtc_test:u1|clkdiv:u0|clkout ; 1.000        ; -0.081     ; 4.558      ;
; -3.638 ; rtc_test:u1|uart_cnt[14] ; rtc_test:u1|uart_cnt[12]  ; rtc_test:u1|clkdiv:u0|clkout ; rtc_test:u1|clkdiv:u0|clkout ; 1.000        ; -0.081     ; 4.558      ;
; -3.638 ; rtc_test:u1|uart_cnt[14] ; rtc_test:u1|uart_cnt[13]  ; rtc_test:u1|clkdiv:u0|clkout ; rtc_test:u1|clkdiv:u0|clkout ; 1.000        ; -0.081     ; 4.558      ;
; -3.638 ; rtc_test:u1|uart_cnt[14] ; rtc_test:u1|uart_cnt[14]  ; rtc_test:u1|clkdiv:u0|clkout ; rtc_test:u1|clkdiv:u0|clkout ; 1.000        ; -0.081     ; 4.558      ;
; -3.638 ; rtc_test:u1|uart_cnt[14] ; rtc_test:u1|uart_cnt[15]  ; rtc_test:u1|clkdiv:u0|clkout ; rtc_test:u1|clkdiv:u0|clkout ; 1.000        ; -0.081     ; 4.558      ;
; -3.605 ; rtc_test:u1|k[2]         ; rtc_test:u1|txdata[0]     ; rtc_test:u1|clkdiv:u0|clkout ; rtc_test:u1|clkdiv:u0|clkout ; 1.000        ; -0.080     ; 4.526      ;
; -3.542 ; rtc_test:u1|uart_cnt[14] ; rtc_test:u1|wrsig         ; rtc_test:u1|clkdiv:u0|clkout ; rtc_test:u1|clkdiv:u0|clkout ; 1.000        ; -0.080     ; 4.463      ;
; -3.509 ; rtc_test:u1|uart_cnt[14] ; rtc_test:u1|txdata[1]     ; rtc_test:u1|clkdiv:u0|clkout ; rtc_test:u1|clkdiv:u0|clkout ; 1.000        ; -0.079     ; 4.431      ;
; -3.509 ; rtc_test:u1|uart_cnt[14] ; rtc_test:u1|txdata[2]     ; rtc_test:u1|clkdiv:u0|clkout ; rtc_test:u1|clkdiv:u0|clkout ; 1.000        ; -0.079     ; 4.431      ;
; -3.509 ; rtc_test:u1|uart_cnt[14] ; rtc_test:u1|txdata[4]     ; rtc_test:u1|clkdiv:u0|clkout ; rtc_test:u1|clkdiv:u0|clkout ; 1.000        ; -0.079     ; 4.431      ;
; -3.509 ; rtc_test:u1|uart_cnt[14] ; rtc_test:u1|txdata[3]     ; rtc_test:u1|clkdiv:u0|clkout ; rtc_test:u1|clkdiv:u0|clkout ; 1.000        ; -0.079     ; 4.431      ;
; -3.503 ; rtc_test:u1|k[0]         ; rtc_test:u1|txdata[0]     ; rtc_test:u1|clkdiv:u0|clkout ; rtc_test:u1|clkdiv:u0|clkout ; 1.000        ; -0.080     ; 4.424      ;
; -3.499 ; rtc_test:u1|uart_cnt[14] ; rtc_test:u1|txdata[0]     ; rtc_test:u1|clkdiv:u0|clkout ; rtc_test:u1|clkdiv:u0|clkout ; 1.000        ; -0.077     ; 4.423      ;
; -3.499 ; rtc_test:u1|uart_cnt[14] ; rtc_test:u1|txdata[6]     ; rtc_test:u1|clkdiv:u0|clkout ; rtc_test:u1|clkdiv:u0|clkout ; 1.000        ; -0.077     ; 4.423      ;
; -3.497 ; rtc_test:u1|uart_cnt[14] ; rtc_test:u1|txdata[5]     ; rtc_test:u1|clkdiv:u0|clkout ; rtc_test:u1|clkdiv:u0|clkout ; 1.000        ; -0.078     ; 4.420      ;
; -3.459 ; rtc_test:u1|uart_cnt[11] ; rtc_test:u1|uart_cnt[0]   ; rtc_test:u1|clkdiv:u0|clkout ; rtc_test:u1|clkdiv:u0|clkout ; 1.000        ; -0.081     ; 4.379      ;
; -3.459 ; rtc_test:u1|uart_cnt[11] ; rtc_test:u1|uart_cnt[1]   ; rtc_test:u1|clkdiv:u0|clkout ; rtc_test:u1|clkdiv:u0|clkout ; 1.000        ; -0.081     ; 4.379      ;
; -3.459 ; rtc_test:u1|uart_cnt[11] ; rtc_test:u1|uart_cnt[2]   ; rtc_test:u1|clkdiv:u0|clkout ; rtc_test:u1|clkdiv:u0|clkout ; 1.000        ; -0.081     ; 4.379      ;
; -3.459 ; rtc_test:u1|uart_cnt[11] ; rtc_test:u1|uart_cnt[3]   ; rtc_test:u1|clkdiv:u0|clkout ; rtc_test:u1|clkdiv:u0|clkout ; 1.000        ; -0.081     ; 4.379      ;
; -3.459 ; rtc_test:u1|uart_cnt[11] ; rtc_test:u1|uart_cnt[4]   ; rtc_test:u1|clkdiv:u0|clkout ; rtc_test:u1|clkdiv:u0|clkout ; 1.000        ; -0.081     ; 4.379      ;
; -3.459 ; rtc_test:u1|uart_cnt[11] ; rtc_test:u1|uart_cnt[5]   ; rtc_test:u1|clkdiv:u0|clkout ; rtc_test:u1|clkdiv:u0|clkout ; 1.000        ; -0.081     ; 4.379      ;
; -3.459 ; rtc_test:u1|uart_cnt[11] ; rtc_test:u1|uart_cnt[6]   ; rtc_test:u1|clkdiv:u0|clkout ; rtc_test:u1|clkdiv:u0|clkout ; 1.000        ; -0.081     ; 4.379      ;
; -3.459 ; rtc_test:u1|uart_cnt[11] ; rtc_test:u1|uart_cnt[7]   ; rtc_test:u1|clkdiv:u0|clkout ; rtc_test:u1|clkdiv:u0|clkout ; 1.000        ; -0.081     ; 4.379      ;
; -3.459 ; rtc_test:u1|uart_cnt[11] ; rtc_test:u1|uart_cnt[8]   ; rtc_test:u1|clkdiv:u0|clkout ; rtc_test:u1|clkdiv:u0|clkout ; 1.000        ; -0.081     ; 4.379      ;
; -3.459 ; rtc_test:u1|uart_cnt[11] ; rtc_test:u1|uart_cnt[9]   ; rtc_test:u1|clkdiv:u0|clkout ; rtc_test:u1|clkdiv:u0|clkout ; 1.000        ; -0.081     ; 4.379      ;
; -3.459 ; rtc_test:u1|uart_cnt[11] ; rtc_test:u1|uart_cnt[10]  ; rtc_test:u1|clkdiv:u0|clkout ; rtc_test:u1|clkdiv:u0|clkout ; 1.000        ; -0.081     ; 4.379      ;
; -3.459 ; rtc_test:u1|uart_cnt[11] ; rtc_test:u1|uart_cnt[11]  ; rtc_test:u1|clkdiv:u0|clkout ; rtc_test:u1|clkdiv:u0|clkout ; 1.000        ; -0.081     ; 4.379      ;
; -3.459 ; rtc_test:u1|uart_cnt[11] ; rtc_test:u1|uart_cnt[12]  ; rtc_test:u1|clkdiv:u0|clkout ; rtc_test:u1|clkdiv:u0|clkout ; 1.000        ; -0.081     ; 4.379      ;
; -3.459 ; rtc_test:u1|uart_cnt[11] ; rtc_test:u1|uart_cnt[13]  ; rtc_test:u1|clkdiv:u0|clkout ; rtc_test:u1|clkdiv:u0|clkout ; 1.000        ; -0.081     ; 4.379      ;
; -3.459 ; rtc_test:u1|uart_cnt[11] ; rtc_test:u1|uart_cnt[14]  ; rtc_test:u1|clkdiv:u0|clkout ; rtc_test:u1|clkdiv:u0|clkout ; 1.000        ; -0.081     ; 4.379      ;
; -3.459 ; rtc_test:u1|uart_cnt[11] ; rtc_test:u1|uart_cnt[15]  ; rtc_test:u1|clkdiv:u0|clkout ; rtc_test:u1|clkdiv:u0|clkout ; 1.000        ; -0.081     ; 4.379      ;
; -3.448 ; rtc_test:u1|uart_cnt[14] ; rtc_test:u1|uart_stat.001 ; rtc_test:u1|clkdiv:u0|clkout ; rtc_test:u1|clkdiv:u0|clkout ; 1.000        ; -0.077     ; 4.372      ;
; -3.435 ; rtc_test:u1|uart_cnt[12] ; rtc_test:u1|uart_cnt[0]   ; rtc_test:u1|clkdiv:u0|clkout ; rtc_test:u1|clkdiv:u0|clkout ; 1.000        ; -0.081     ; 4.355      ;
; -3.435 ; rtc_test:u1|uart_cnt[12] ; rtc_test:u1|uart_cnt[1]   ; rtc_test:u1|clkdiv:u0|clkout ; rtc_test:u1|clkdiv:u0|clkout ; 1.000        ; -0.081     ; 4.355      ;
; -3.435 ; rtc_test:u1|uart_cnt[12] ; rtc_test:u1|uart_cnt[2]   ; rtc_test:u1|clkdiv:u0|clkout ; rtc_test:u1|clkdiv:u0|clkout ; 1.000        ; -0.081     ; 4.355      ;
; -3.435 ; rtc_test:u1|uart_cnt[12] ; rtc_test:u1|uart_cnt[3]   ; rtc_test:u1|clkdiv:u0|clkout ; rtc_test:u1|clkdiv:u0|clkout ; 1.000        ; -0.081     ; 4.355      ;
; -3.435 ; rtc_test:u1|uart_cnt[12] ; rtc_test:u1|uart_cnt[4]   ; rtc_test:u1|clkdiv:u0|clkout ; rtc_test:u1|clkdiv:u0|clkout ; 1.000        ; -0.081     ; 4.355      ;
; -3.435 ; rtc_test:u1|uart_cnt[12] ; rtc_test:u1|uart_cnt[5]   ; rtc_test:u1|clkdiv:u0|clkout ; rtc_test:u1|clkdiv:u0|clkout ; 1.000        ; -0.081     ; 4.355      ;
; -3.435 ; rtc_test:u1|uart_cnt[12] ; rtc_test:u1|uart_cnt[6]   ; rtc_test:u1|clkdiv:u0|clkout ; rtc_test:u1|clkdiv:u0|clkout ; 1.000        ; -0.081     ; 4.355      ;
; -3.435 ; rtc_test:u1|uart_cnt[12] ; rtc_test:u1|uart_cnt[7]   ; rtc_test:u1|clkdiv:u0|clkout ; rtc_test:u1|clkdiv:u0|clkout ; 1.000        ; -0.081     ; 4.355      ;
; -3.435 ; rtc_test:u1|uart_cnt[12] ; rtc_test:u1|uart_cnt[8]   ; rtc_test:u1|clkdiv:u0|clkout ; rtc_test:u1|clkdiv:u0|clkout ; 1.000        ; -0.081     ; 4.355      ;
; -3.435 ; rtc_test:u1|uart_cnt[12] ; rtc_test:u1|uart_cnt[9]   ; rtc_test:u1|clkdiv:u0|clkout ; rtc_test:u1|clkdiv:u0|clkout ; 1.000        ; -0.081     ; 4.355      ;
; -3.435 ; rtc_test:u1|uart_cnt[12] ; rtc_test:u1|uart_cnt[10]  ; rtc_test:u1|clkdiv:u0|clkout ; rtc_test:u1|clkdiv:u0|clkout ; 1.000        ; -0.081     ; 4.355      ;
; -3.435 ; rtc_test:u1|uart_cnt[12] ; rtc_test:u1|uart_cnt[11]  ; rtc_test:u1|clkdiv:u0|clkout ; rtc_test:u1|clkdiv:u0|clkout ; 1.000        ; -0.081     ; 4.355      ;
; -3.435 ; rtc_test:u1|uart_cnt[12] ; rtc_test:u1|uart_cnt[12]  ; rtc_test:u1|clkdiv:u0|clkout ; rtc_test:u1|clkdiv:u0|clkout ; 1.000        ; -0.081     ; 4.355      ;
; -3.435 ; rtc_test:u1|uart_cnt[12] ; rtc_test:u1|uart_cnt[13]  ; rtc_test:u1|clkdiv:u0|clkout ; rtc_test:u1|clkdiv:u0|clkout ; 1.000        ; -0.081     ; 4.355      ;
; -3.435 ; rtc_test:u1|uart_cnt[12] ; rtc_test:u1|uart_cnt[14]  ; rtc_test:u1|clkdiv:u0|clkout ; rtc_test:u1|clkdiv:u0|clkout ; 1.000        ; -0.081     ; 4.355      ;
; -3.435 ; rtc_test:u1|uart_cnt[12] ; rtc_test:u1|uart_cnt[15]  ; rtc_test:u1|clkdiv:u0|clkout ; rtc_test:u1|clkdiv:u0|clkout ; 1.000        ; -0.081     ; 4.355      ;
; -3.363 ; rtc_test:u1|uart_cnt[11] ; rtc_test:u1|wrsig         ; rtc_test:u1|clkdiv:u0|clkout ; rtc_test:u1|clkdiv:u0|clkout ; 1.000        ; -0.080     ; 4.284      ;
; -3.355 ; rtc_test:u1|uart_cnt[2]  ; rtc_test:u1|uart_cnt[0]   ; rtc_test:u1|clkdiv:u0|clkout ; rtc_test:u1|clkdiv:u0|clkout ; 1.000        ; -0.081     ; 4.275      ;
; -3.355 ; rtc_test:u1|uart_cnt[2]  ; rtc_test:u1|uart_cnt[1]   ; rtc_test:u1|clkdiv:u0|clkout ; rtc_test:u1|clkdiv:u0|clkout ; 1.000        ; -0.081     ; 4.275      ;
; -3.355 ; rtc_test:u1|uart_cnt[2]  ; rtc_test:u1|uart_cnt[2]   ; rtc_test:u1|clkdiv:u0|clkout ; rtc_test:u1|clkdiv:u0|clkout ; 1.000        ; -0.081     ; 4.275      ;
; -3.355 ; rtc_test:u1|uart_cnt[2]  ; rtc_test:u1|uart_cnt[3]   ; rtc_test:u1|clkdiv:u0|clkout ; rtc_test:u1|clkdiv:u0|clkout ; 1.000        ; -0.081     ; 4.275      ;
; -3.355 ; rtc_test:u1|uart_cnt[2]  ; rtc_test:u1|uart_cnt[4]   ; rtc_test:u1|clkdiv:u0|clkout ; rtc_test:u1|clkdiv:u0|clkout ; 1.000        ; -0.081     ; 4.275      ;
; -3.355 ; rtc_test:u1|uart_cnt[2]  ; rtc_test:u1|uart_cnt[5]   ; rtc_test:u1|clkdiv:u0|clkout ; rtc_test:u1|clkdiv:u0|clkout ; 1.000        ; -0.081     ; 4.275      ;
; -3.355 ; rtc_test:u1|uart_cnt[2]  ; rtc_test:u1|uart_cnt[6]   ; rtc_test:u1|clkdiv:u0|clkout ; rtc_test:u1|clkdiv:u0|clkout ; 1.000        ; -0.081     ; 4.275      ;
; -3.355 ; rtc_test:u1|uart_cnt[2]  ; rtc_test:u1|uart_cnt[7]   ; rtc_test:u1|clkdiv:u0|clkout ; rtc_test:u1|clkdiv:u0|clkout ; 1.000        ; -0.081     ; 4.275      ;
; -3.355 ; rtc_test:u1|uart_cnt[2]  ; rtc_test:u1|uart_cnt[8]   ; rtc_test:u1|clkdiv:u0|clkout ; rtc_test:u1|clkdiv:u0|clkout ; 1.000        ; -0.081     ; 4.275      ;
; -3.355 ; rtc_test:u1|uart_cnt[2]  ; rtc_test:u1|uart_cnt[9]   ; rtc_test:u1|clkdiv:u0|clkout ; rtc_test:u1|clkdiv:u0|clkout ; 1.000        ; -0.081     ; 4.275      ;
; -3.355 ; rtc_test:u1|uart_cnt[2]  ; rtc_test:u1|uart_cnt[10]  ; rtc_test:u1|clkdiv:u0|clkout ; rtc_test:u1|clkdiv:u0|clkout ; 1.000        ; -0.081     ; 4.275      ;
; -3.355 ; rtc_test:u1|uart_cnt[2]  ; rtc_test:u1|uart_cnt[11]  ; rtc_test:u1|clkdiv:u0|clkout ; rtc_test:u1|clkdiv:u0|clkout ; 1.000        ; -0.081     ; 4.275      ;
; -3.355 ; rtc_test:u1|uart_cnt[2]  ; rtc_test:u1|uart_cnt[12]  ; rtc_test:u1|clkdiv:u0|clkout ; rtc_test:u1|clkdiv:u0|clkout ; 1.000        ; -0.081     ; 4.275      ;
; -3.355 ; rtc_test:u1|uart_cnt[2]  ; rtc_test:u1|uart_cnt[13]  ; rtc_test:u1|clkdiv:u0|clkout ; rtc_test:u1|clkdiv:u0|clkout ; 1.000        ; -0.081     ; 4.275      ;
; -3.355 ; rtc_test:u1|uart_cnt[2]  ; rtc_test:u1|uart_cnt[14]  ; rtc_test:u1|clkdiv:u0|clkout ; rtc_test:u1|clkdiv:u0|clkout ; 1.000        ; -0.081     ; 4.275      ;
; -3.355 ; rtc_test:u1|uart_cnt[2]  ; rtc_test:u1|uart_cnt[15]  ; rtc_test:u1|clkdiv:u0|clkout ; rtc_test:u1|clkdiv:u0|clkout ; 1.000        ; -0.081     ; 4.275      ;
; -3.348 ; rtc_test:u1|k[1]         ; rtc_test:u1|txdata[3]     ; rtc_test:u1|clkdiv:u0|clkout ; rtc_test:u1|clkdiv:u0|clkout ; 1.000        ; -0.082     ; 4.267      ;
; -3.346 ; rtc_test:u1|uart_cnt[8]  ; rtc_test:u1|uart_cnt[0]   ; rtc_test:u1|clkdiv:u0|clkout ; rtc_test:u1|clkdiv:u0|clkout ; 1.000        ; -0.081     ; 4.266      ;
; -3.346 ; rtc_test:u1|uart_cnt[8]  ; rtc_test:u1|uart_cnt[1]   ; rtc_test:u1|clkdiv:u0|clkout ; rtc_test:u1|clkdiv:u0|clkout ; 1.000        ; -0.081     ; 4.266      ;
; -3.346 ; rtc_test:u1|uart_cnt[8]  ; rtc_test:u1|uart_cnt[2]   ; rtc_test:u1|clkdiv:u0|clkout ; rtc_test:u1|clkdiv:u0|clkout ; 1.000        ; -0.081     ; 4.266      ;
; -3.346 ; rtc_test:u1|uart_cnt[8]  ; rtc_test:u1|uart_cnt[3]   ; rtc_test:u1|clkdiv:u0|clkout ; rtc_test:u1|clkdiv:u0|clkout ; 1.000        ; -0.081     ; 4.266      ;
; -3.346 ; rtc_test:u1|uart_cnt[8]  ; rtc_test:u1|uart_cnt[4]   ; rtc_test:u1|clkdiv:u0|clkout ; rtc_test:u1|clkdiv:u0|clkout ; 1.000        ; -0.081     ; 4.266      ;
; -3.346 ; rtc_test:u1|uart_cnt[8]  ; rtc_test:u1|uart_cnt[5]   ; rtc_test:u1|clkdiv:u0|clkout ; rtc_test:u1|clkdiv:u0|clkout ; 1.000        ; -0.081     ; 4.266      ;
; -3.346 ; rtc_test:u1|uart_cnt[8]  ; rtc_test:u1|uart_cnt[6]   ; rtc_test:u1|clkdiv:u0|clkout ; rtc_test:u1|clkdiv:u0|clkout ; 1.000        ; -0.081     ; 4.266      ;
; -3.346 ; rtc_test:u1|uart_cnt[8]  ; rtc_test:u1|uart_cnt[7]   ; rtc_test:u1|clkdiv:u0|clkout ; rtc_test:u1|clkdiv:u0|clkout ; 1.000        ; -0.081     ; 4.266      ;
; -3.346 ; rtc_test:u1|uart_cnt[8]  ; rtc_test:u1|uart_cnt[8]   ; rtc_test:u1|clkdiv:u0|clkout ; rtc_test:u1|clkdiv:u0|clkout ; 1.000        ; -0.081     ; 4.266      ;
; -3.346 ; rtc_test:u1|uart_cnt[8]  ; rtc_test:u1|uart_cnt[9]   ; rtc_test:u1|clkdiv:u0|clkout ; rtc_test:u1|clkdiv:u0|clkout ; 1.000        ; -0.081     ; 4.266      ;
; -3.346 ; rtc_test:u1|uart_cnt[8]  ; rtc_test:u1|uart_cnt[10]  ; rtc_test:u1|clkdiv:u0|clkout ; rtc_test:u1|clkdiv:u0|clkout ; 1.000        ; -0.081     ; 4.266      ;
; -3.346 ; rtc_test:u1|uart_cnt[8]  ; rtc_test:u1|uart_cnt[11]  ; rtc_test:u1|clkdiv:u0|clkout ; rtc_test:u1|clkdiv:u0|clkout ; 1.000        ; -0.081     ; 4.266      ;
; -3.346 ; rtc_test:u1|uart_cnt[8]  ; rtc_test:u1|uart_cnt[12]  ; rtc_test:u1|clkdiv:u0|clkout ; rtc_test:u1|clkdiv:u0|clkout ; 1.000        ; -0.081     ; 4.266      ;
; -3.346 ; rtc_test:u1|uart_cnt[8]  ; rtc_test:u1|uart_cnt[13]  ; rtc_test:u1|clkdiv:u0|clkout ; rtc_test:u1|clkdiv:u0|clkout ; 1.000        ; -0.081     ; 4.266      ;
; -3.346 ; rtc_test:u1|uart_cnt[8]  ; rtc_test:u1|uart_cnt[14]  ; rtc_test:u1|clkdiv:u0|clkout ; rtc_test:u1|clkdiv:u0|clkout ; 1.000        ; -0.081     ; 4.266      ;
; -3.346 ; rtc_test:u1|uart_cnt[8]  ; rtc_test:u1|uart_cnt[15]  ; rtc_test:u1|clkdiv:u0|clkout ; rtc_test:u1|clkdiv:u0|clkout ; 1.000        ; -0.081     ; 4.266      ;
; -3.339 ; rtc_test:u1|uart_cnt[12] ; rtc_test:u1|wrsig         ; rtc_test:u1|clkdiv:u0|clkout ; rtc_test:u1|clkdiv:u0|clkout ; 1.000        ; -0.080     ; 4.260      ;
; -3.337 ; rtc_test:u1|uart_cnt[14] ; rtc_test:u1|k[1]          ; rtc_test:u1|clkdiv:u0|clkout ; rtc_test:u1|clkdiv:u0|clkout ; 1.000        ; -0.078     ; 4.260      ;
; -3.337 ; rtc_test:u1|uart_cnt[14] ; rtc_test:u1|k[2]          ; rtc_test:u1|clkdiv:u0|clkout ; rtc_test:u1|clkdiv:u0|clkout ; 1.000        ; -0.078     ; 4.260      ;
; -3.337 ; rtc_test:u1|uart_cnt[14] ; rtc_test:u1|k[3]          ; rtc_test:u1|clkdiv:u0|clkout ; rtc_test:u1|clkdiv:u0|clkout ; 1.000        ; -0.078     ; 4.260      ;
; -3.337 ; rtc_test:u1|uart_cnt[14] ; rtc_test:u1|k[4]          ; rtc_test:u1|clkdiv:u0|clkout ; rtc_test:u1|clkdiv:u0|clkout ; 1.000        ; -0.078     ; 4.260      ;
; -3.337 ; rtc_test:u1|uart_cnt[14] ; rtc_test:u1|k[5]          ; rtc_test:u1|clkdiv:u0|clkout ; rtc_test:u1|clkdiv:u0|clkout ; 1.000        ; -0.078     ; 4.260      ;
+--------+--------------------------+---------------------------+------------------------------+------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                               ; To Node                                                                                                                                                                                                                                ; Launch Clock                                                          ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; -2.163 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|rdptr_g[4] ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.776        ; -0.181     ; 2.759      ;
; -1.855 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|rdptr_g[0] ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.776        ; -0.181     ; 2.451      ;
; -1.843 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|rdptr_g[9] ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.776        ; -0.181     ; 2.439      ;
; -1.832 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[9]                                                                                         ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.392        ; -0.185     ; 2.040      ;
; -1.662 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|rdptr_g[5] ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.776        ; -0.181     ; 2.258      ;
; -1.644 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[7]                                                                                         ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.392        ; -0.185     ; 1.852      ;
; -1.578 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|rdptr_g[7] ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.776        ; -0.181     ; 2.174      ;
; -1.573 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|rdptr_g[8] ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.776        ; -0.181     ; 2.169      ;
; -1.541 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|rdptr_g[2] ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.776        ; -0.181     ; 2.137      ;
; -1.503 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[3]                                                                                         ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.392        ; -0.185     ; 1.711      ;
; -1.478 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[4]                                                                                         ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.392        ; -0.185     ; 1.686      ;
; -1.468 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[8]                                                                                         ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.392        ; -0.185     ; 1.676      ;
; -1.421 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|rdptr_g[3] ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.776        ; -0.181     ; 2.017      ;
; -1.407 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|rdptr_g[1] ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.776        ; -0.181     ; 2.003      ;
; -1.364 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|rdptr_g[6] ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.776        ; -0.181     ; 1.960      ;
; -1.297 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[6]                                                                                         ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.392        ; -0.185     ; 1.505      ;
; -1.277 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[1]                                                                                         ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.392        ; -0.185     ; 1.485      ;
; -1.119 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[2]                                                                                         ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.392        ; -0.185     ; 1.327      ;
; -1.095 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[5]                                                                                         ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.392        ; -0.185     ; 1.303      ;
; -1.079 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[10]                                                                                        ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.392        ; -0.185     ; 1.287      ;
; -0.917 ; system_ctrl:u_system_ctrl|delay_done                                                                                                                                                    ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|sys_r_wn                                                                                                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.776        ; -0.180     ; 1.514      ;
; 1.067  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[13]                                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -0.110     ; 3.824      ;
; 1.067  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[15]                                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -0.110     ; 3.824      ;
; 1.551  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[6]                                                 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.086     ; 8.364      ;
; 1.553  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[6]                                                 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.086     ; 8.362      ;
; 1.584  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[6]                                                 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.556     ; 7.861      ;
; 1.593  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[8]                                                                                                              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; 0.366      ; 3.774      ;
; 1.593  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[9]                                                                                                              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; 0.366      ; 3.774      ;
; 1.593  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[10]                                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; 0.366      ; 3.774      ;
; 1.593  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[11]                                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; 0.366      ; 3.774      ;
; 1.593  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[12]                                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; 0.366      ; 3.774      ;
; 1.593  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[14]                                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; 0.366      ; 3.774      ;
; 1.593  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[16]                                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; 0.366      ; 3.774      ;
; 1.593  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[17]                                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; 0.366      ; 3.774      ;
; 1.593  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[18]                                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; 0.366      ; 3.774      ;
; 1.593  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[19]                                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; 0.366      ; 3.774      ;
; 1.593  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[21]                                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; 0.366      ; 3.774      ;
; 1.593  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[20]                                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; 0.366      ; 3.774      ;
; 1.612  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[12]                                                              ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[13]                                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.576     ; 7.813      ;
; 1.612  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[12]                                                              ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[15]                                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.576     ; 7.813      ;
; 1.618  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[6]                                                 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.556     ; 7.827      ;
; 1.741  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[4]                                                 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.086     ; 8.174      ;
; 1.743  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[4]                                                 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.086     ; 8.172      ;
; 1.774  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[4]                                                 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.556     ; 7.671      ;
; 1.808  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[4]                                                 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.556     ; 7.637      ;
; 1.810  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[14]                                                              ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[13]                                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.576     ; 7.615      ;
; 1.810  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[14]                                                              ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[15]                                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.576     ; 7.615      ;
; 1.848  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[11]                                                              ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[13]                                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.576     ; 7.577      ;
; 1.848  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[11]                                                              ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[15]                                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.576     ; 7.577      ;
; 1.861  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[8]                                                               ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[13]                                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.576     ; 7.564      ;
; 1.861  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[8]                                                               ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[15]                                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.576     ; 7.564      ;
; 1.873  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[7]                                                 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.589     ; 7.539      ;
; 1.874  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[7]                                                 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.589     ; 7.538      ;
; 1.934  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[6]                                                 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.556     ; 7.511      ;
; 1.934  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rd_req                                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; 0.430      ; 3.497      ;
; 1.941  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[3]                                                 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.086     ; 7.974      ;
; 1.943  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[3]                                                 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.086     ; 7.972      ;
; 1.974  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[3]                                                 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.556     ; 7.471      ;
; 1.974  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[10]                                                              ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[13]                                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.576     ; 7.451      ;
; 1.974  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[10]                                                              ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[15]                                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.576     ; 7.451      ;
; 1.982  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[13]                                                              ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[13]                                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.080     ; 7.939      ;
; 1.982  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[13]                                                              ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[15]                                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.080     ; 7.939      ;
; 1.997  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[15]                                                              ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[13]                                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.080     ; 7.924      ;
; 1.997  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[15]                                                              ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[15]                                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.080     ; 7.924      ;
; 2.008  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[3]                                                 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.556     ; 7.437      ;
; 2.044  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[2]                                                 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.589     ; 7.368      ;
; 2.045  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[2]                                                 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.589     ; 7.367      ;
; 2.071  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[6]                                                 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.589     ; 7.341      ;
; 2.072  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[5]                                                 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.086     ; 7.843      ;
; 2.072  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[6]                                                 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.589     ; 7.340      ;
; 2.074  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[5]                                                 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.086     ; 7.841      ;
; 2.089  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[5]                                                 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.589     ; 7.323      ;
; 2.090  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[5]                                                 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.589     ; 7.322      ;
; 2.105  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[5]                                                 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.556     ; 7.340      ;
; 2.124  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[4]                                                 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.556     ; 7.321      ;
; 2.138  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[12]                                                              ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[8]                                                                                                              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.100     ; 7.763      ;
; 2.138  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[12]                                                              ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[9]                                                                                                              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.100     ; 7.763      ;
; 2.138  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[12]                                                              ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[10]                                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.100     ; 7.763      ;
; 2.138  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[12]                                                              ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[11]                                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.100     ; 7.763      ;
; 2.138  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[12]                                                              ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[12]                                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.100     ; 7.763      ;
; 2.138  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[12]                                                              ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[14]                                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.100     ; 7.763      ;
; 2.138  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[12]                                                              ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[16]                                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.100     ; 7.763      ;
; 2.138  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[12]                                                              ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[17]                                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.100     ; 7.763      ;
; 2.138  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[12]                                                              ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[18]                                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.100     ; 7.763      ;
; 2.138  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[12]                                                              ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[19]                                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.100     ; 7.763      ;
; 2.138  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[12]                                                              ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[21]                                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.100     ; 7.763      ;
; 2.138  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[12]                                                              ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[20]                                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.100     ; 7.763      ;
; 2.139  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[5]                                                 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.556     ; 7.306      ;
; 2.157  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[9]                                                               ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[13]                                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.576     ; 7.268      ;
; 2.157  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[9]                                                               ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[15]                                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.576     ; 7.268      ;
; 2.181  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[6]                                                 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.556     ; 7.264      ;
; 2.198  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[3]                                                 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.589     ; 7.214      ;
; 2.199  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[3]                                                 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.589     ; 7.213      ;
; 2.209  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[6]                                                 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.556     ; 7.236      ;
; 2.215  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[6]                                                 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|ram_block11a0~porta_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.167     ; 7.666      ;
; 2.215  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[6]                                                 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|ram_block11a0~porta_we_reg       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.167     ; 7.666      ;
; 2.216  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[6]                                                 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|ram_block11a0~porta_datain_reg0  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.160     ; 7.672      ;
; 2.276  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[16]                                                              ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[13]                                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.576     ; 7.149      ;
; 2.276  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[16]                                                              ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[15]                                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.576     ; 7.149      ;
; 2.289  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1010                                            ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.634     ; 7.078      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4]'                                                                                                                                                                                                                                       ;
+--------+---------------------------------------------------------------------+--------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                           ; To Node                                                            ; Launch Clock                                                          ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------+--------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; -1.437 ; system_ctrl:u_system_ctrl|delay_done                                ; rtc_test:u1|rtc_time:U2|Time_second[0]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 1.544        ; -0.180     ; 2.802      ;
; -1.437 ; system_ctrl:u_system_ctrl|delay_done                                ; rtc_test:u1|rtc_time:U2|Time_second[4]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 1.544        ; -0.180     ; 2.802      ;
; -1.372 ; system_ctrl:u_system_ctrl|delay_done                                ; rtc_test:u1|rtc_time:U2|Time_hour[5]                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 1.544        ; -0.178     ; 2.739      ;
; -1.372 ; system_ctrl:u_system_ctrl|delay_done                                ; rtc_test:u1|rtc_time:U2|Time_hour[1]                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 1.544        ; -0.178     ; 2.739      ;
; -1.372 ; system_ctrl:u_system_ctrl|delay_done                                ; rtc_test:u1|rtc_time:U2|Time_hour[2]                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 1.544        ; -0.178     ; 2.739      ;
; -1.372 ; system_ctrl:u_system_ctrl|delay_done                                ; rtc_test:u1|rtc_time:U2|Time_hour[6]                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 1.544        ; -0.178     ; 2.739      ;
; -1.372 ; system_ctrl:u_system_ctrl|delay_done                                ; rtc_test:u1|rtc_time:U2|Time_hour[4]                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 1.544        ; -0.179     ; 2.738      ;
; -1.372 ; system_ctrl:u_system_ctrl|delay_done                                ; rtc_test:u1|rtc_time:U2|Time_hour[0]                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 1.544        ; -0.179     ; 2.738      ;
; -1.372 ; system_ctrl:u_system_ctrl|delay_done                                ; rtc_test:u1|rtc_time:U2|Time_hour[7]                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 1.544        ; -0.178     ; 2.739      ;
; -1.372 ; system_ctrl:u_system_ctrl|delay_done                                ; rtc_test:u1|rtc_time:U2|Time_hour[3]                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 1.544        ; -0.178     ; 2.739      ;
; -1.123 ; system_ctrl:u_system_ctrl|delay_done                                ; rtc_test:u1|rtc_time:U2|Time_munite[1]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 1.544        ; -0.179     ; 2.489      ;
; -1.123 ; system_ctrl:u_system_ctrl|delay_done                                ; rtc_test:u1|rtc_time:U2|Time_munite[5]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 1.544        ; -0.179     ; 2.489      ;
; -1.123 ; system_ctrl:u_system_ctrl|delay_done                                ; rtc_test:u1|rtc_time:U2|Time_munite[2]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 1.544        ; -0.179     ; 2.489      ;
; -1.123 ; system_ctrl:u_system_ctrl|delay_done                                ; rtc_test:u1|rtc_time:U2|Time_munite[6]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 1.544        ; -0.179     ; 2.489      ;
; -1.123 ; system_ctrl:u_system_ctrl|delay_done                                ; rtc_test:u1|rtc_time:U2|Time_munite[0]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 1.544        ; -0.179     ; 2.489      ;
; -1.123 ; system_ctrl:u_system_ctrl|delay_done                                ; rtc_test:u1|rtc_time:U2|Time_munite[4]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 1.544        ; -0.179     ; 2.489      ;
; -1.123 ; system_ctrl:u_system_ctrl|delay_done                                ; rtc_test:u1|rtc_time:U2|Time_munite[7]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 1.544        ; -0.179     ; 2.489      ;
; -1.123 ; system_ctrl:u_system_ctrl|delay_done                                ; rtc_test:u1|rtc_time:U2|Time_munite[3]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 1.544        ; -0.179     ; 2.489      ;
; -0.979 ; system_ctrl:u_system_ctrl|delay_done                                ; rtc_test:u1|rtc_time:U2|Time_second[2]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 1.544        ; -0.181     ; 2.343      ;
; -0.979 ; system_ctrl:u_system_ctrl|delay_done                                ; rtc_test:u1|rtc_time:U2|Time_second[3]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 1.544        ; -0.181     ; 2.343      ;
; -0.979 ; system_ctrl:u_system_ctrl|delay_done                                ; rtc_test:u1|rtc_time:U2|Time_second[1]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 1.544        ; -0.181     ; 2.343      ;
; -0.979 ; system_ctrl:u_system_ctrl|delay_done                                ; rtc_test:u1|rtc_time:U2|Time_second[5]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 1.544        ; -0.181     ; 2.343      ;
; -0.979 ; system_ctrl:u_system_ctrl|delay_done                                ; rtc_test:u1|rtc_time:U2|Time_second[7]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 1.544        ; -0.181     ; 2.343      ;
; -0.979 ; system_ctrl:u_system_ctrl|delay_done                                ; rtc_test:u1|rtc_time:U2|Time_second[6]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 1.544        ; -0.181     ; 2.343      ;
; -0.209 ; rtc_test:u1|clkdiv:u0|clkout                                        ; rtc_test:u1|clkdiv:u0|clkout                                       ; rtc_test:u1|clkdiv:u0|clkout                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.103     ; 0.818      ;
; 0.287  ; rtc_test:u1|clkdiv:u0|clkout                                        ; rtc_test:u1|clkdiv:u0|clkout                                       ; rtc_test:u1|clkdiv:u0|clkout                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -0.103     ; 0.822      ;
; 13.071 ; rtc_test:u1|rtc_time:U2|ds1302_module:U1|i2c_com:U2|i[1]            ; rtc_test:u1|rtc_time:U2|ds1302_module:U1|i2c_com:U2|rData[6]       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 20.000       ; -0.554     ; 6.376      ;
; 13.095 ; rtc_test:u1|rtc_time:U2|ds1302_module:U1|i2c_com:U2|i[2]            ; rtc_test:u1|rtc_time:U2|ds1302_module:U1|i2c_com:U2|rData[6]       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 20.000       ; -0.554     ; 6.352      ;
; 13.149 ; rtc_test:u1|rtc_time:U2|ds1302_module:U1|i2c_com:U2|i[3]            ; rtc_test:u1|rtc_time:U2|ds1302_module:U1|i2c_com:U2|rData[6]       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 20.000       ; -0.554     ; 6.298      ;
; 13.192 ; smg_interface_demo:u4|smg_interface:U2|smg_control_module:U1|C1[11] ; smg_interface_demo:u4|smg_interface:U2|smg_scan_module:U3|rScan[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 20.000       ; -0.599     ; 6.210      ;
; 13.195 ; rtc_test:u1|rtc_time:U2|ds1302_module:U1|i2c_com:U2|rData[0]        ; rtc_test:u1|rtc_time:U2|ds1302_module:U1|i2c_com:U2|rSIO           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 20.000       ; -0.132     ; 6.674      ;
; 13.216 ; led_test:u2|timer[31]                                               ; led_test:u2|led[0]                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 20.000       ; -0.578     ; 6.207      ;
; 13.216 ; led_test:u2|timer[31]                                               ; led_test:u2|led[1]                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 20.000       ; -0.578     ; 6.207      ;
; 13.216 ; led_test:u2|timer[31]                                               ; led_test:u2|led[2]                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 20.000       ; -0.578     ; 6.207      ;
; 13.216 ; led_test:u2|timer[31]                                               ; led_test:u2|led[3]                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 20.000       ; -0.578     ; 6.207      ;
; 13.226 ; smg_interface_demo:u4|smg_interface:U2|smg_control_module:U1|C1[11] ; smg_interface_demo:u4|smg_interface:U2|smg_scan_module:U3|rScan[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 20.000       ; -0.599     ; 6.176      ;
; 13.372 ; rtc_test:u1|rtc_time:U2|ds1302_module:U1|i2c_com:U2|i[4]            ; rtc_test:u1|rtc_time:U2|ds1302_module:U1|i2c_com:U2|rData[6]       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 20.000       ; -0.554     ; 6.075      ;
; 13.385 ; rtc_test:u1|rtc_time:U2|ds1302_module:U1|i2c_com:U2|i[1]            ; rtc_test:u1|rtc_time:U2|ds1302_module:U1|i2c_com:U2|rSIO           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 20.000       ; -0.101     ; 6.515      ;
; 13.387 ; rtc_test:u1|rtc_time:U2|ds1302_module:U1|i2c_com:U2|i[2]            ; rtc_test:u1|rtc_time:U2|ds1302_module:U1|i2c_com:U2|rSIO           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 20.000       ; -0.101     ; 6.513      ;
; 13.413 ; led_test:u2|timer[29]                                               ; led_test:u2|led[0]                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 20.000       ; -0.578     ; 6.010      ;
; 13.413 ; led_test:u2|timer[29]                                               ; led_test:u2|led[1]                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 20.000       ; -0.578     ; 6.010      ;
; 13.413 ; led_test:u2|timer[29]                                               ; led_test:u2|led[2]                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 20.000       ; -0.578     ; 6.010      ;
; 13.413 ; led_test:u2|timer[29]                                               ; led_test:u2|led[3]                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 20.000       ; -0.578     ; 6.010      ;
; 13.432 ; led_test:u2|timer[18]                                               ; led_test:u2|led[0]                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 20.000       ; -0.578     ; 5.991      ;
; 13.432 ; led_test:u2|timer[18]                                               ; led_test:u2|led[1]                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 20.000       ; -0.578     ; 5.991      ;
; 13.432 ; led_test:u2|timer[18]                                               ; led_test:u2|led[2]                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 20.000       ; -0.578     ; 5.991      ;
; 13.432 ; led_test:u2|timer[18]                                               ; led_test:u2|led[3]                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 20.000       ; -0.578     ; 5.991      ;
; 13.443 ; led_test:u2|timer[30]                                               ; led_test:u2|led[0]                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 20.000       ; -0.578     ; 5.980      ;
; 13.443 ; led_test:u2|timer[30]                                               ; led_test:u2|led[1]                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 20.000       ; -0.578     ; 5.980      ;
; 13.443 ; led_test:u2|timer[30]                                               ; led_test:u2|led[2]                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 20.000       ; -0.578     ; 5.980      ;
; 13.443 ; led_test:u2|timer[30]                                               ; led_test:u2|led[3]                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 20.000       ; -0.578     ; 5.980      ;
; 13.452 ; smg_interface_demo:u4|smg_interface:U2|smg_control_module:U1|C1[5]  ; smg_interface_demo:u4|smg_interface:U2|smg_scan_module:U3|rScan[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 20.000       ; -0.599     ; 5.950      ;
; 13.461 ; smg_interface_demo:u4|smg_interface:U2|smg_control_module:U1|C1[10] ; smg_interface_demo:u4|smg_interface:U2|smg_scan_module:U3|rScan[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 20.000       ; -0.599     ; 5.941      ;
; 13.464 ; rtc_test:u1|rtc_time:U2|ds1302_module:U1|i2c_com:U2|i[3]            ; rtc_test:u1|rtc_time:U2|ds1302_module:U1|i2c_com:U2|rSIO           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 20.000       ; -0.101     ; 6.436      ;
; 13.486 ; smg_interface_demo:u4|smg_interface:U2|smg_control_module:U1|C1[5]  ; smg_interface_demo:u4|smg_interface:U2|smg_scan_module:U3|rScan[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 20.000       ; -0.599     ; 5.916      ;
; 13.495 ; smg_interface_demo:u4|smg_interface:U2|smg_control_module:U1|C1[10] ; smg_interface_demo:u4|smg_interface:U2|smg_scan_module:U3|rScan[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 20.000       ; -0.599     ; 5.907      ;
; 13.495 ; rtc_test:u1|rtc_time:U2|ds1302_module:U1|i2c_com:U2|i[1]            ; rtc_test:u1|rtc_time:U2|ds1302_module:U1|i2c_com:U2|rData[2]       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 20.000       ; -0.071     ; 6.435      ;
; 13.495 ; rtc_test:u1|rtc_time:U2|ds1302_module:U1|i2c_com:U2|i[1]            ; rtc_test:u1|rtc_time:U2|ds1302_module:U1|i2c_com:U2|rData[3]       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 20.000       ; -0.071     ; 6.435      ;
; 13.495 ; rtc_test:u1|rtc_time:U2|ds1302_module:U1|i2c_com:U2|i[1]            ; rtc_test:u1|rtc_time:U2|ds1302_module:U1|i2c_com:U2|rData[0]       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 20.000       ; -0.071     ; 6.435      ;
; 13.495 ; rtc_test:u1|rtc_time:U2|ds1302_module:U1|i2c_com:U2|i[1]            ; rtc_test:u1|rtc_time:U2|ds1302_module:U1|i2c_com:U2|rData[7]       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 20.000       ; -0.071     ; 6.435      ;
; 13.497 ; rtc_test:u1|rtc_time:U2|ds1302_module:U1|i2c_com:U2|i[2]            ; rtc_test:u1|rtc_time:U2|ds1302_module:U1|i2c_com:U2|rData[2]       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 20.000       ; -0.071     ; 6.433      ;
; 13.497 ; rtc_test:u1|rtc_time:U2|ds1302_module:U1|i2c_com:U2|i[2]            ; rtc_test:u1|rtc_time:U2|ds1302_module:U1|i2c_com:U2|rData[3]       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 20.000       ; -0.071     ; 6.433      ;
; 13.497 ; rtc_test:u1|rtc_time:U2|ds1302_module:U1|i2c_com:U2|i[2]            ; rtc_test:u1|rtc_time:U2|ds1302_module:U1|i2c_com:U2|rData[0]       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 20.000       ; -0.071     ; 6.433      ;
; 13.497 ; rtc_test:u1|rtc_time:U2|ds1302_module:U1|i2c_com:U2|i[2]            ; rtc_test:u1|rtc_time:U2|ds1302_module:U1|i2c_com:U2|rData[7]       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 20.000       ; -0.071     ; 6.433      ;
; 13.520 ; smg_interface_demo:u4|smg_interface:U2|smg_control_module:U1|C1[3]  ; smg_interface_demo:u4|smg_interface:U2|smg_scan_module:U3|rScan[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 20.000       ; -0.599     ; 5.882      ;
; 13.548 ; led_test:u2|timer[27]                                               ; led_test:u2|led[0]                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 20.000       ; -0.578     ; 5.875      ;
; 13.548 ; led_test:u2|timer[27]                                               ; led_test:u2|led[1]                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 20.000       ; -0.578     ; 5.875      ;
; 13.548 ; led_test:u2|timer[27]                                               ; led_test:u2|led[2]                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 20.000       ; -0.578     ; 5.875      ;
; 13.548 ; led_test:u2|timer[27]                                               ; led_test:u2|led[3]                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 20.000       ; -0.578     ; 5.875      ;
; 13.552 ; led_test:u2|timer[26]                                               ; led_test:u2|led[0]                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 20.000       ; -0.578     ; 5.871      ;
; 13.552 ; led_test:u2|timer[26]                                               ; led_test:u2|led[1]                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 20.000       ; -0.578     ; 5.871      ;
; 13.552 ; led_test:u2|timer[26]                                               ; led_test:u2|led[2]                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 20.000       ; -0.578     ; 5.871      ;
; 13.552 ; led_test:u2|timer[26]                                               ; led_test:u2|led[3]                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 20.000       ; -0.578     ; 5.871      ;
; 13.554 ; smg_interface_demo:u4|smg_interface:U2|smg_control_module:U1|C1[3]  ; smg_interface_demo:u4|smg_interface:U2|smg_scan_module:U3|rScan[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 20.000       ; -0.599     ; 5.848      ;
; 13.574 ; rtc_test:u1|rtc_time:U2|ds1302_module:U1|i2c_com:U2|i[3]            ; rtc_test:u1|rtc_time:U2|ds1302_module:U1|i2c_com:U2|rData[2]       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 20.000       ; -0.071     ; 6.356      ;
; 13.574 ; rtc_test:u1|rtc_time:U2|ds1302_module:U1|i2c_com:U2|i[3]            ; rtc_test:u1|rtc_time:U2|ds1302_module:U1|i2c_com:U2|rData[3]       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 20.000       ; -0.071     ; 6.356      ;
; 13.574 ; rtc_test:u1|rtc_time:U2|ds1302_module:U1|i2c_com:U2|i[3]            ; rtc_test:u1|rtc_time:U2|ds1302_module:U1|i2c_com:U2|rData[0]       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 20.000       ; -0.071     ; 6.356      ;
; 13.574 ; rtc_test:u1|rtc_time:U2|ds1302_module:U1|i2c_com:U2|i[3]            ; rtc_test:u1|rtc_time:U2|ds1302_module:U1|i2c_com:U2|rData[7]       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 20.000       ; -0.071     ; 6.356      ;
; 13.629 ; smg_interface_demo:u4|smg_interface:U2|smg_control_module:U1|C1[7]  ; smg_interface_demo:u4|smg_interface:U2|smg_scan_module:U3|rScan[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 20.000       ; -0.599     ; 5.773      ;
; 13.663 ; smg_interface_demo:u4|smg_interface:U2|smg_control_module:U1|C1[7]  ; smg_interface_demo:u4|smg_interface:U2|smg_scan_module:U3|rScan[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 20.000       ; -0.599     ; 5.739      ;
; 13.671 ; smg_interface_demo:u4|smg_interface:U2|smg_control_module:U1|C1[13] ; smg_interface_demo:u4|smg_interface:U2|smg_scan_module:U3|rScan[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 20.000       ; -0.599     ; 5.731      ;
; 13.700 ; smg_interface_demo:u4|smg_interface:U2|smg_control_module:U1|C1[2]  ; smg_interface_demo:u4|smg_interface:U2|smg_scan_module:U3|rScan[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 20.000       ; -0.599     ; 5.702      ;
; 13.705 ; smg_interface_demo:u4|smg_interface:U2|smg_control_module:U1|C1[13] ; smg_interface_demo:u4|smg_interface:U2|smg_scan_module:U3|rScan[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 20.000       ; -0.599     ; 5.697      ;
; 13.734 ; smg_interface_demo:u4|smg_interface:U2|smg_control_module:U1|C1[2]  ; smg_interface_demo:u4|smg_interface:U2|smg_scan_module:U3|rScan[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 20.000       ; -0.599     ; 5.668      ;
; 13.737 ; rtc_test:u1|rtc_time:U2|isStart[7]                                  ; rtc_test:u1|rtc_time:U2|ds1302_module:U1|cmd_control:U1|rRead[2]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 20.000       ; 0.371      ; 6.635      ;
; 13.737 ; rtc_test:u1|rtc_time:U2|isStart[7]                                  ; rtc_test:u1|rtc_time:U2|ds1302_module:U1|cmd_control:U1|rRead[3]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 20.000       ; 0.371      ; 6.635      ;
; 13.737 ; rtc_test:u1|rtc_time:U2|isStart[7]                                  ; rtc_test:u1|rtc_time:U2|ds1302_module:U1|cmd_control:U1|rRead[0]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 20.000       ; 0.371      ; 6.635      ;
; 13.737 ; rtc_test:u1|rtc_time:U2|isStart[7]                                  ; rtc_test:u1|rtc_time:U2|ds1302_module:U1|cmd_control:U1|rRead[1]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 20.000       ; 0.371      ; 6.635      ;
; 13.737 ; rtc_test:u1|rtc_time:U2|isStart[7]                                  ; rtc_test:u1|rtc_time:U2|ds1302_module:U1|cmd_control:U1|rRead[5]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 20.000       ; 0.371      ; 6.635      ;
; 13.737 ; rtc_test:u1|rtc_time:U2|isStart[7]                                  ; rtc_test:u1|rtc_time:U2|ds1302_module:U1|cmd_control:U1|rRead[7]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 20.000       ; 0.371      ; 6.635      ;
; 13.737 ; rtc_test:u1|rtc_time:U2|isStart[7]                                  ; rtc_test:u1|rtc_time:U2|ds1302_module:U1|cmd_control:U1|rRead[6]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 20.000       ; 0.371      ; 6.635      ;
; 13.775 ; smg_interface_demo:u4|smg_interface:U2|smg_control_module:U1|C1[11] ; smg_interface_demo:u4|smg_interface:U2|smg_scan_module:U3|rScan[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 20.000       ; -0.599     ; 5.627      ;
; 13.777 ; led_test:u2|timer[28]                                               ; led_test:u2|led[0]                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 20.000       ; -0.578     ; 5.646      ;
; 13.777 ; led_test:u2|timer[28]                                               ; led_test:u2|led[1]                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 20.000       ; -0.578     ; 5.646      ;
; 13.777 ; led_test:u2|timer[28]                                               ; led_test:u2|led[2]                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 20.000       ; -0.578     ; 5.646      ;
; 13.777 ; led_test:u2|timer[28]                                               ; led_test:u2|led[3]                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 20.000       ; -0.578     ; 5.646      ;
; 13.778 ; smg_interface_demo:u4|smg_interface:U2|smg_control_module:U1|C1[11] ; smg_interface_demo:u4|smg_interface:U2|smg_scan_module:U3|rScan[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 20.000       ; -0.599     ; 5.624      ;
; 13.783 ; smg_interface_demo:u4|smg_interface:U2|smg_control_module:U1|C1[1]  ; smg_interface_demo:u4|smg_interface:U2|smg_scan_module:U3|rScan[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 20.000       ; -0.599     ; 5.619      ;
; 13.807 ; smg_interface_demo:u4|smg_interface:U2|smg_control_module:U1|C1[12] ; smg_interface_demo:u4|smg_interface:U2|smg_scan_module:U3|rScan[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 20.000       ; -0.599     ; 5.595      ;
; 13.817 ; smg_interface_demo:u4|smg_interface:U2|smg_control_module:U1|C1[1]  ; smg_interface_demo:u4|smg_interface:U2|smg_scan_module:U3|rScan[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 20.000       ; -0.599     ; 5.585      ;
+--------+---------------------------------------------------------------------+--------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                               ; To Node                                                                                                                                                                                                 ; Launch Clock                                                          ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; 5.788  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|rdptr_g[5] ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|wrfull_eq_comp_msb_mux_reg ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.686     ; 3.527      ;
; 5.882  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|rdptr_g[4] ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|wrfull_eq_comp_lsb_mux_reg ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.651     ; 3.468      ;
; 5.907  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|rdptr_g[0] ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|wrfull_eq_comp_lsb_mux_reg ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.177     ; 3.917      ;
; 5.969  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|rdptr_g[3] ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|wrfull_eq_comp_lsb_mux_reg ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.651     ; 3.381      ;
; 6.094  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|rdptr_g[8] ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|wrfull_eq_comp_msb_mux_reg ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.669     ; 3.238      ;
; 6.302  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|rdptr_g[7] ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|wrfull_eq_comp_msb_mux_reg ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.686     ; 3.013      ;
; 6.356  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|rdptr_g[2] ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|wrfull_eq_comp_lsb_mux_reg ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.651     ; 2.994      ;
; 6.585  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|rdptr_g[9] ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|wrfull_eq_comp_msb_mux_reg ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.686     ; 2.730      ;
; 7.593  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|rdptr_g[1] ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|wrfull_eq_comp_lsb_mux_reg ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.651     ; 1.757      ;
; 7.858  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|rdptr_g[6] ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|wrfull_eq_comp_msb_mux_reg ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.686     ; 1.457      ;
; 12.323 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx[47]                                                                                                                       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|cnt[0]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.098     ; 7.580      ;
; 12.323 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx[47]                                                                                                                       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|cnt[1]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.098     ; 7.580      ;
; 12.323 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx[47]                                                                                                                       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|cnt[2]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.098     ; 7.580      ;
; 12.323 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx[47]                                                                                                                       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|cnt[3]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.098     ; 7.580      ;
; 12.323 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx[47]                                                                                                                       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|cnt[5]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.098     ; 7.580      ;
; 12.323 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx[47]                                                                                                                       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|cnt[6]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.098     ; 7.580      ;
; 12.323 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx[47]                                                                                                                       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|cnt[7]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.098     ; 7.580      ;
; 12.323 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx[47]                                                                                                                       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|cnt[9]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.098     ; 7.580      ;
; 12.323 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx[47]                                                                                                                       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|cnt[4]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.098     ; 7.580      ;
; 12.323 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx[47]                                                                                                                       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|cnt[8]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.098     ; 7.580      ;
; 12.527 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx[46]                                                                                                                       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|cnt[0]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.098     ; 7.376      ;
; 12.527 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx[46]                                                                                                                       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|cnt[1]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.098     ; 7.376      ;
; 12.527 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx[46]                                                                                                                       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|cnt[2]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.098     ; 7.376      ;
; 12.527 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx[46]                                                                                                                       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|cnt[3]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.098     ; 7.376      ;
; 12.527 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx[46]                                                                                                                       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|cnt[5]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.098     ; 7.376      ;
; 12.527 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx[46]                                                                                                                       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|cnt[6]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.098     ; 7.376      ;
; 12.527 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx[46]                                                                                                                       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|cnt[7]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.098     ; 7.376      ;
; 12.527 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx[46]                                                                                                                       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|cnt[9]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.098     ; 7.376      ;
; 12.527 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx[46]                                                                                                                       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|cnt[4]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.098     ; 7.376      ;
; 12.527 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx[46]                                                                                                                       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|cnt[8]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.098     ; 7.376      ;
; 12.540 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx_valid                                                                                                                     ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|cnt[0]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.098     ; 7.363      ;
; 12.540 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx_valid                                                                                                                     ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|cnt[1]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.098     ; 7.363      ;
; 12.540 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx_valid                                                                                                                     ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|cnt[2]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.098     ; 7.363      ;
; 12.540 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx_valid                                                                                                                     ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|cnt[3]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.098     ; 7.363      ;
; 12.540 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx_valid                                                                                                                     ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|cnt[5]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.098     ; 7.363      ;
; 12.540 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx_valid                                                                                                                     ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|cnt[6]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.098     ; 7.363      ;
; 12.540 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx_valid                                                                                                                     ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|cnt[7]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.098     ; 7.363      ;
; 12.540 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx_valid                                                                                                                     ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|cnt[9]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.098     ; 7.363      ;
; 12.540 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx_valid                                                                                                                     ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|cnt[4]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.098     ; 7.363      ;
; 12.540 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx_valid                                                                                                                     ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|cnt[8]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.098     ; 7.363      ;
; 12.577 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx[41]                                                                                                                       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|cnt[0]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.098     ; 7.326      ;
; 12.577 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx[41]                                                                                                                       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|cnt[1]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.098     ; 7.326      ;
; 12.577 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx[41]                                                                                                                       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|cnt[2]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.098     ; 7.326      ;
; 12.577 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx[41]                                                                                                                       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|cnt[3]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.098     ; 7.326      ;
; 12.577 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx[41]                                                                                                                       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|cnt[5]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.098     ; 7.326      ;
; 12.577 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx[41]                                                                                                                       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|cnt[6]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.098     ; 7.326      ;
; 12.577 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx[41]                                                                                                                       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|cnt[7]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.098     ; 7.326      ;
; 12.577 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx[41]                                                                                                                       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|cnt[9]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.098     ; 7.326      ;
; 12.577 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx[41]                                                                                                                       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|cnt[4]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.098     ; 7.326      ;
; 12.577 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx[41]                                                                                                                       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|cnt[8]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.098     ; 7.326      ;
; 12.587 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx[42]                                                                                                                       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|cnt[0]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.098     ; 7.316      ;
; 12.587 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx[42]                                                                                                                       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|cnt[1]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.098     ; 7.316      ;
; 12.587 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx[42]                                                                                                                       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|cnt[2]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.098     ; 7.316      ;
; 12.587 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx[42]                                                                                                                       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|cnt[3]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.098     ; 7.316      ;
; 12.587 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx[42]                                                                                                                       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|cnt[5]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.098     ; 7.316      ;
; 12.587 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx[42]                                                                                                                       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|cnt[6]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.098     ; 7.316      ;
; 12.587 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx[42]                                                                                                                       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|cnt[7]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.098     ; 7.316      ;
; 12.587 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx[42]                                                                                                                       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|cnt[9]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.098     ; 7.316      ;
; 12.587 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx[42]                                                                                                                       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|cnt[4]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.098     ; 7.316      ;
; 12.587 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx[42]                                                                                                                       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|cnt[8]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.098     ; 7.316      ;
; 12.663 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx[45]                                                                                                                       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|cnt[0]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.098     ; 7.240      ;
; 12.663 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx[45]                                                                                                                       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|cnt[1]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.098     ; 7.240      ;
; 12.663 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx[45]                                                                                                                       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|cnt[2]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.098     ; 7.240      ;
; 12.663 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx[45]                                                                                                                       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|cnt[3]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.098     ; 7.240      ;
; 12.663 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx[45]                                                                                                                       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|cnt[5]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.098     ; 7.240      ;
; 12.663 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx[45]                                                                                                                       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|cnt[6]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.098     ; 7.240      ;
; 12.663 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx[45]                                                                                                                       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|cnt[7]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.098     ; 7.240      ;
; 12.663 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx[45]                                                                                                                       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|cnt[9]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.098     ; 7.240      ;
; 12.663 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx[45]                                                                                                                       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|cnt[4]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.098     ; 7.240      ;
; 12.663 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx[45]                                                                                                                       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|cnt[8]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.098     ; 7.240      ;
; 12.790 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx[43]                                                                                                                       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|cnt[0]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.098     ; 7.113      ;
; 12.790 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx[43]                                                                                                                       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|cnt[1]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.098     ; 7.113      ;
; 12.790 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx[43]                                                                                                                       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|cnt[2]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.098     ; 7.113      ;
; 12.790 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx[43]                                                                                                                       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|cnt[3]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.098     ; 7.113      ;
; 12.790 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx[43]                                                                                                                       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|cnt[5]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.098     ; 7.113      ;
; 12.790 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx[43]                                                                                                                       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|cnt[6]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.098     ; 7.113      ;
; 12.790 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx[43]                                                                                                                       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|cnt[7]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.098     ; 7.113      ;
; 12.790 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx[43]                                                                                                                       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|cnt[9]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.098     ; 7.113      ;
; 12.790 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx[43]                                                                                                                       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|cnt[4]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.098     ; 7.113      ;
; 12.790 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx[43]                                                                                                                       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|cnt[8]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.098     ; 7.113      ;
; 12.919 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx[44]                                                                                                                       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|cnt[0]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.098     ; 6.984      ;
; 12.919 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx[44]                                                                                                                       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|cnt[1]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.098     ; 6.984      ;
; 12.919 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx[44]                                                                                                                       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|cnt[2]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.098     ; 6.984      ;
; 12.919 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx[44]                                                                                                                       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|cnt[3]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.098     ; 6.984      ;
; 12.919 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx[44]                                                                                                                       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|cnt[5]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.098     ; 6.984      ;
; 12.919 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx[44]                                                                                                                       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|cnt[6]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.098     ; 6.984      ;
; 12.919 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx[44]                                                                                                                       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|cnt[7]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.098     ; 6.984      ;
; 12.919 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx[44]                                                                                                                       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|cnt[9]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.098     ; 6.984      ;
; 12.919 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx[44]                                                                                                                       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|cnt[4]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.098     ; 6.984      ;
; 12.919 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx[44]                                                                                                                       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|cnt[8]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.098     ; 6.984      ;
; 13.434 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx[40]                                                                                                                       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|cnt[0]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.098     ; 6.469      ;
; 13.434 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx[40]                                                                                                                       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|cnt[1]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.098     ; 6.469      ;
; 13.434 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx[40]                                                                                                                       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|cnt[2]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.098     ; 6.469      ;
; 13.434 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx[40]                                                                                                                       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|cnt[3]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.098     ; 6.469      ;
; 13.434 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx[40]                                                                                                                       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|cnt[5]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.098     ; 6.469      ;
; 13.434 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx[40]                                                                                                                       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|cnt[6]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.098     ; 6.469      ;
; 13.434 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx[40]                                                                                                                       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|cnt[7]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.098     ; 6.469      ;
; 13.434 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx[40]                                                                                                                       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|cnt[9]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.098     ; 6.469      ;
; 13.434 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx[40]                                                                                                                       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|cnt[4]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.098     ; 6.469      ;
; 13.434 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx[40]                                                                                                                       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|cnt[8]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.098     ; 6.469      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'rtc_test:u1|clkdiv:u0|clkout'                                                                                                                                                                        ;
+--------+----------------------------------------+---------------------------------+-----------------------------------------------------------------------+------------------------------+--------------+------------+------------+
; Slack  ; From Node                              ; To Node                         ; Launch Clock                                                          ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------+---------------------------------+-----------------------------------------------------------------------+------------------------------+--------------+------------+------------+
; -0.751 ; rtc_test:u1|rtc_time:U2|Time_hour[6]   ; rtc_test:u1|txdata[2]           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; rtc_test:u1|clkdiv:u0|clkout ; 0.000        ; 2.500      ; 2.031      ;
; -0.634 ; system_ctrl:u_system_ctrl|delay_done   ; rtc_test:u1|uart_stat.010       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; rtc_test:u1|clkdiv:u0|clkout ; 0.000        ; 2.505      ; 2.153      ;
; -0.601 ; rtc_test:u1|rtc_time:U2|Time_hour[0]   ; rtc_test:u1|txdata[0]           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; rtc_test:u1|clkdiv:u0|clkout ; 0.000        ; 2.503      ; 2.184      ;
; -0.589 ; rtc_test:u1|rtc_time:U2|Time_hour[7]   ; rtc_test:u1|txdata[3]           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; rtc_test:u1|clkdiv:u0|clkout ; 0.000        ; 2.500      ; 2.193      ;
; -0.555 ; system_ctrl:u_system_ctrl|delay_done   ; rtc_test:u1|wrsig               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; rtc_test:u1|clkdiv:u0|clkout ; 0.000        ; 2.503      ; 2.230      ;
; -0.534 ; system_ctrl:u_system_ctrl|delay_done   ; rtc_test:u1|uart_stat.000       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; rtc_test:u1|clkdiv:u0|clkout ; 0.000        ; 2.503      ; 2.251      ;
; -0.516 ; system_ctrl:u_system_ctrl|delay_done   ; rtc_test:u1|k[1]                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; rtc_test:u1|clkdiv:u0|clkout ; 0.000        ; 2.504      ; 2.270      ;
; -0.516 ; system_ctrl:u_system_ctrl|delay_done   ; rtc_test:u1|k[2]                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; rtc_test:u1|clkdiv:u0|clkout ; 0.000        ; 2.504      ; 2.270      ;
; -0.516 ; system_ctrl:u_system_ctrl|delay_done   ; rtc_test:u1|k[3]                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; rtc_test:u1|clkdiv:u0|clkout ; 0.000        ; 2.504      ; 2.270      ;
; -0.516 ; system_ctrl:u_system_ctrl|delay_done   ; rtc_test:u1|k[4]                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; rtc_test:u1|clkdiv:u0|clkout ; 0.000        ; 2.504      ; 2.270      ;
; -0.516 ; system_ctrl:u_system_ctrl|delay_done   ; rtc_test:u1|k[5]                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; rtc_test:u1|clkdiv:u0|clkout ; 0.000        ; 2.504      ; 2.270      ;
; -0.516 ; system_ctrl:u_system_ctrl|delay_done   ; rtc_test:u1|k[6]                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; rtc_test:u1|clkdiv:u0|clkout ; 0.000        ; 2.504      ; 2.270      ;
; -0.516 ; system_ctrl:u_system_ctrl|delay_done   ; rtc_test:u1|k[7]                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; rtc_test:u1|clkdiv:u0|clkout ; 0.000        ; 2.504      ; 2.270      ;
; -0.516 ; system_ctrl:u_system_ctrl|delay_done   ; rtc_test:u1|k[8]                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; rtc_test:u1|clkdiv:u0|clkout ; 0.000        ; 2.504      ; 2.270      ;
; -0.516 ; system_ctrl:u_system_ctrl|delay_done   ; rtc_test:u1|k[0]                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; rtc_test:u1|clkdiv:u0|clkout ; 0.000        ; 2.504      ; 2.270      ;
; -0.483 ; rtc_test:u1|rtc_time:U2|Time_munite[5] ; rtc_test:u1|txdata[1]           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; rtc_test:u1|clkdiv:u0|clkout ; 0.000        ; 2.501      ; 2.300      ;
; -0.476 ; system_ctrl:u_system_ctrl|delay_done   ; rtc_test:u1|Time_second_reg[3]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; rtc_test:u1|clkdiv:u0|clkout ; 0.000        ; 2.503      ; 2.309      ;
; -0.476 ; system_ctrl:u_system_ctrl|delay_done   ; rtc_test:u1|Time_second_reg[2]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; rtc_test:u1|clkdiv:u0|clkout ; 0.000        ; 2.503      ; 2.309      ;
; -0.476 ; system_ctrl:u_system_ctrl|delay_done   ; rtc_test:u1|Time_second_reg[1]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; rtc_test:u1|clkdiv:u0|clkout ; 0.000        ; 2.503      ; 2.309      ;
; -0.476 ; system_ctrl:u_system_ctrl|delay_done   ; rtc_test:u1|Time_second_reg[0]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; rtc_test:u1|clkdiv:u0|clkout ; 0.000        ; 2.503      ; 2.309      ;
; -0.476 ; system_ctrl:u_system_ctrl|delay_done   ; rtc_test:u1|Time_second_reg[5]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; rtc_test:u1|clkdiv:u0|clkout ; 0.000        ; 2.503      ; 2.309      ;
; -0.476 ; system_ctrl:u_system_ctrl|delay_done   ; rtc_test:u1|Time_second_reg[4]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; rtc_test:u1|clkdiv:u0|clkout ; 0.000        ; 2.503      ; 2.309      ;
; -0.476 ; system_ctrl:u_system_ctrl|delay_done   ; rtc_test:u1|Time_second_reg[7]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; rtc_test:u1|clkdiv:u0|clkout ; 0.000        ; 2.503      ; 2.309      ;
; -0.476 ; system_ctrl:u_system_ctrl|delay_done   ; rtc_test:u1|Time_second_reg[6]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; rtc_test:u1|clkdiv:u0|clkout ; 0.000        ; 2.503      ; 2.309      ;
; -0.466 ; system_ctrl:u_system_ctrl|delay_done   ; rtc_test:u1|uart_stat.001       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; rtc_test:u1|clkdiv:u0|clkout ; 0.000        ; 2.505      ; 2.321      ;
; -0.399 ; rtc_test:u1|rtc_time:U2|Time_munite[6] ; rtc_test:u1|txdata[2]           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; rtc_test:u1|clkdiv:u0|clkout ; 0.000        ; 2.501      ; 2.384      ;
; -0.379 ; rtc_test:u1|rtc_time:U2|Time_hour[5]   ; rtc_test:u1|txdata[1]           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; rtc_test:u1|clkdiv:u0|clkout ; 0.000        ; 2.500      ; 2.403      ;
; -0.370 ; system_ctrl:u_system_ctrl|delay_done   ; rtc_test:u1|uart_cnt[0]         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; rtc_test:u1|clkdiv:u0|clkout ; 0.000        ; 2.501      ; 2.413      ;
; -0.370 ; system_ctrl:u_system_ctrl|delay_done   ; rtc_test:u1|uart_cnt[1]         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; rtc_test:u1|clkdiv:u0|clkout ; 0.000        ; 2.501      ; 2.413      ;
; -0.370 ; system_ctrl:u_system_ctrl|delay_done   ; rtc_test:u1|uart_cnt[2]         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; rtc_test:u1|clkdiv:u0|clkout ; 0.000        ; 2.501      ; 2.413      ;
; -0.370 ; system_ctrl:u_system_ctrl|delay_done   ; rtc_test:u1|uart_cnt[3]         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; rtc_test:u1|clkdiv:u0|clkout ; 0.000        ; 2.501      ; 2.413      ;
; -0.370 ; system_ctrl:u_system_ctrl|delay_done   ; rtc_test:u1|uart_cnt[4]         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; rtc_test:u1|clkdiv:u0|clkout ; 0.000        ; 2.501      ; 2.413      ;
; -0.370 ; system_ctrl:u_system_ctrl|delay_done   ; rtc_test:u1|uart_cnt[5]         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; rtc_test:u1|clkdiv:u0|clkout ; 0.000        ; 2.501      ; 2.413      ;
; -0.370 ; system_ctrl:u_system_ctrl|delay_done   ; rtc_test:u1|uart_cnt[6]         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; rtc_test:u1|clkdiv:u0|clkout ; 0.000        ; 2.501      ; 2.413      ;
; -0.370 ; system_ctrl:u_system_ctrl|delay_done   ; rtc_test:u1|uart_cnt[7]         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; rtc_test:u1|clkdiv:u0|clkout ; 0.000        ; 2.501      ; 2.413      ;
; -0.370 ; system_ctrl:u_system_ctrl|delay_done   ; rtc_test:u1|uart_cnt[8]         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; rtc_test:u1|clkdiv:u0|clkout ; 0.000        ; 2.501      ; 2.413      ;
; -0.370 ; system_ctrl:u_system_ctrl|delay_done   ; rtc_test:u1|uart_cnt[9]         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; rtc_test:u1|clkdiv:u0|clkout ; 0.000        ; 2.501      ; 2.413      ;
; -0.370 ; system_ctrl:u_system_ctrl|delay_done   ; rtc_test:u1|uart_cnt[10]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; rtc_test:u1|clkdiv:u0|clkout ; 0.000        ; 2.501      ; 2.413      ;
; -0.370 ; system_ctrl:u_system_ctrl|delay_done   ; rtc_test:u1|uart_cnt[11]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; rtc_test:u1|clkdiv:u0|clkout ; 0.000        ; 2.501      ; 2.413      ;
; -0.370 ; system_ctrl:u_system_ctrl|delay_done   ; rtc_test:u1|uart_cnt[12]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; rtc_test:u1|clkdiv:u0|clkout ; 0.000        ; 2.501      ; 2.413      ;
; -0.370 ; system_ctrl:u_system_ctrl|delay_done   ; rtc_test:u1|uart_cnt[13]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; rtc_test:u1|clkdiv:u0|clkout ; 0.000        ; 2.501      ; 2.413      ;
; -0.370 ; system_ctrl:u_system_ctrl|delay_done   ; rtc_test:u1|uart_cnt[14]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; rtc_test:u1|clkdiv:u0|clkout ; 0.000        ; 2.501      ; 2.413      ;
; -0.370 ; system_ctrl:u_system_ctrl|delay_done   ; rtc_test:u1|uart_cnt[15]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; rtc_test:u1|clkdiv:u0|clkout ; 0.000        ; 2.501      ; 2.413      ;
; -0.345 ; system_ctrl:u_system_ctrl|delay_done   ; rtc_test:u1|txdata[5]           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; rtc_test:u1|clkdiv:u0|clkout ; 0.000        ; 2.504      ; 2.441      ;
; -0.341 ; rtc_test:u1|rtc_time:U2|Time_munite[0] ; rtc_test:u1|txdata[0]           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; rtc_test:u1|clkdiv:u0|clkout ; 0.000        ; 2.503      ; 2.444      ;
; -0.338 ; system_ctrl:u_system_ctrl|delay_done   ; rtc_test:u1|txdata[0]           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; rtc_test:u1|clkdiv:u0|clkout ; 0.000        ; 2.505      ; 2.449      ;
; -0.338 ; system_ctrl:u_system_ctrl|delay_done   ; rtc_test:u1|txdata[6]           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; rtc_test:u1|clkdiv:u0|clkout ; 0.000        ; 2.505      ; 2.449      ;
; -0.337 ; system_ctrl:u_system_ctrl|delay_done   ; rtc_test:u1|txdata[1]           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; rtc_test:u1|clkdiv:u0|clkout ; 0.000        ; 2.503      ; 2.448      ;
; -0.337 ; system_ctrl:u_system_ctrl|delay_done   ; rtc_test:u1|txdata[2]           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; rtc_test:u1|clkdiv:u0|clkout ; 0.000        ; 2.503      ; 2.448      ;
; -0.337 ; system_ctrl:u_system_ctrl|delay_done   ; rtc_test:u1|txdata[4]           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; rtc_test:u1|clkdiv:u0|clkout ; 0.000        ; 2.503      ; 2.448      ;
; -0.337 ; system_ctrl:u_system_ctrl|delay_done   ; rtc_test:u1|txdata[3]           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; rtc_test:u1|clkdiv:u0|clkout ; 0.000        ; 2.503      ; 2.448      ;
; -0.313 ; rtc_test:u1|rtc_time:U2|Time_munite[7] ; rtc_test:u1|txdata[3]           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; rtc_test:u1|clkdiv:u0|clkout ; 0.000        ; 2.501      ; 2.470      ;
; -0.208 ; rtc_test:u1|rtc_time:U2|Time_hour[4]   ; rtc_test:u1|txdata[0]           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; rtc_test:u1|clkdiv:u0|clkout ; 0.000        ; 2.503      ; 2.577      ;
; -0.204 ; rtc_test:u1|rtc_time:U2|Time_second[7] ; rtc_test:u1|txdata[3]           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; rtc_test:u1|clkdiv:u0|clkout ; 0.000        ; 2.503      ; 2.581      ;
; -0.195 ; rtc_test:u1|rtc_time:U2|Time_second[2] ; rtc_test:u1|Time_second_reg[2]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; rtc_test:u1|clkdiv:u0|clkout ; 0.000        ; 2.503      ; 2.590      ;
; -0.158 ; rtc_test:u1|rtc_time:U2|Time_munite[3] ; rtc_test:u1|txdata[3]           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; rtc_test:u1|clkdiv:u0|clkout ; 0.000        ; 2.501      ; 2.625      ;
; -0.149 ; rtc_test:u1|rtc_time:U2|Time_second[4] ; rtc_test:u1|Time_second_reg[4]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; rtc_test:u1|clkdiv:u0|clkout ; 0.000        ; 2.502      ; 2.635      ;
; -0.144 ; rtc_test:u1|rtc_time:U2|Time_second[7] ; rtc_test:u1|Time_second_reg[7]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; rtc_test:u1|clkdiv:u0|clkout ; 0.000        ; 2.503      ; 2.641      ;
; -0.144 ; rtc_test:u1|rtc_time:U2|Time_munite[4] ; rtc_test:u1|txdata[0]           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; rtc_test:u1|clkdiv:u0|clkout ; 0.000        ; 2.503      ; 2.641      ;
; -0.125 ; rtc_test:u1|rtc_time:U2|Time_second[4] ; rtc_test:u1|txdata[0]           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; rtc_test:u1|clkdiv:u0|clkout ; 0.000        ; 2.504      ; 2.661      ;
; -0.118 ; rtc_test:u1|rtc_time:U2|Time_second[3] ; rtc_test:u1|Time_second_reg[3]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; rtc_test:u1|clkdiv:u0|clkout ; 0.000        ; 2.503      ; 2.667      ;
; -0.105 ; rtc_test:u1|rtc_time:U2|Time_second[3] ; rtc_test:u1|txdata[3]           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; rtc_test:u1|clkdiv:u0|clkout ; 0.000        ; 2.503      ; 2.680      ;
; -0.103 ; rtc_test:u1|rtc_time:U2|Time_second[0] ; rtc_test:u1|uart_stat.001       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; rtc_test:u1|clkdiv:u0|clkout ; 0.000        ; 2.504      ; 2.683      ;
; -0.058 ; rtc_test:u1|rtc_time:U2|Time_second[1] ; rtc_test:u1|uart_stat.001       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; rtc_test:u1|clkdiv:u0|clkout ; 0.000        ; 2.505      ; 2.729      ;
; -0.042 ; rtc_test:u1|rtc_time:U2|Time_hour[2]   ; rtc_test:u1|txdata[2]           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; rtc_test:u1|clkdiv:u0|clkout ; 0.000        ; 2.500      ; 2.740      ;
; -0.020 ; rtc_test:u1|rtc_time:U2|Time_munite[2] ; rtc_test:u1|txdata[2]           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; rtc_test:u1|clkdiv:u0|clkout ; 0.000        ; 2.501      ; 2.763      ;
; -0.011 ; rtc_test:u1|rtc_time:U2|Time_hour[1]   ; rtc_test:u1|txdata[1]           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; rtc_test:u1|clkdiv:u0|clkout ; 0.000        ; 2.500      ; 2.771      ;
; -0.004 ; rtc_test:u1|rtc_time:U2|Time_second[4] ; rtc_test:u1|uart_stat.001       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; rtc_test:u1|clkdiv:u0|clkout ; 0.000        ; 2.504      ; 2.782      ;
; 0.020  ; rtc_test:u1|rtc_time:U2|Time_second[7] ; rtc_test:u1|uart_stat.001       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; rtc_test:u1|clkdiv:u0|clkout ; 0.000        ; 2.505      ; 2.807      ;
; 0.033  ; rtc_test:u1|rtc_time:U2|Time_second[1] ; rtc_test:u1|Time_second_reg[1]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; rtc_test:u1|clkdiv:u0|clkout ; 0.000        ; 2.503      ; 2.818      ;
; 0.047  ; rtc_test:u1|rtc_time:U2|Time_second[0] ; rtc_test:u1|Time_second_reg[0]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; rtc_test:u1|clkdiv:u0|clkout ; 0.000        ; 2.502      ; 2.831      ;
; 0.056  ; rtc_test:u1|rtc_time:U2|Time_munite[1] ; rtc_test:u1|txdata[1]           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; rtc_test:u1|clkdiv:u0|clkout ; 0.000        ; 2.501      ; 2.839      ;
; 0.071  ; rtc_test:u1|rtc_time:U2|Time_second[5] ; rtc_test:u1|Time_second_reg[5]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; rtc_test:u1|clkdiv:u0|clkout ; 0.000        ; 2.503      ; 2.856      ;
; 0.074  ; rtc_test:u1|rtc_time:U2|Time_second[6] ; rtc_test:u1|uart_stat.001       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; rtc_test:u1|clkdiv:u0|clkout ; 0.000        ; 2.505      ; 2.861      ;
; 0.080  ; rtc_test:u1|rtc_time:U2|Time_second[6] ; rtc_test:u1|Time_second_reg[6]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; rtc_test:u1|clkdiv:u0|clkout ; 0.000        ; 2.503      ; 2.865      ;
; 0.119  ; rtc_test:u1|rtc_time:U2|Time_second[2] ; rtc_test:u1|uart_stat.001       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; rtc_test:u1|clkdiv:u0|clkout ; 0.000        ; 2.505      ; 2.906      ;
; 0.122  ; rtc_test:u1|rtc_time:U2|Time_second[3] ; rtc_test:u1|uart_stat.001       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; rtc_test:u1|clkdiv:u0|clkout ; 0.000        ; 2.505      ; 2.909      ;
; 0.142  ; rtc_test:u1|rtc_time:U2|Time_second[5] ; rtc_test:u1|txdata[1]           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; rtc_test:u1|clkdiv:u0|clkout ; 0.000        ; 2.503      ; 2.927      ;
; 0.144  ; rtc_test:u1|rtc_time:U2|Time_second[2] ; rtc_test:u1|txdata[2]           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; rtc_test:u1|clkdiv:u0|clkout ; 0.000        ; 2.503      ; 2.929      ;
; 0.152  ; rtc_test:u1|rtc_time:U2|Time_hour[3]   ; rtc_test:u1|txdata[3]           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; rtc_test:u1|clkdiv:u0|clkout ; 0.000        ; 2.500      ; 2.934      ;
; 0.185  ; rtc_test:u1|rtc_time:U2|Time_second[0] ; rtc_test:u1|uart_stat.000       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; rtc_test:u1|clkdiv:u0|clkout ; 0.000        ; 2.502      ; 2.969      ;
; 0.230  ; rtc_test:u1|rtc_time:U2|Time_second[1] ; rtc_test:u1|uart_stat.000       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; rtc_test:u1|clkdiv:u0|clkout ; 0.000        ; 2.503      ; 3.015      ;
; 0.231  ; rtc_test:u1|rtc_time:U2|Time_second[1] ; rtc_test:u1|txdata[1]           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; rtc_test:u1|clkdiv:u0|clkout ; 0.000        ; 2.503      ; 3.016      ;
; 0.239  ; rtc_test:u1|rtc_time:U2|Time_second[5] ; rtc_test:u1|uart_stat.001       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; rtc_test:u1|clkdiv:u0|clkout ; 0.000        ; 2.505      ; 3.026      ;
; 0.284  ; rtc_test:u1|rtc_time:U2|Time_second[4] ; rtc_test:u1|uart_stat.000       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; rtc_test:u1|clkdiv:u0|clkout ; 0.000        ; 2.502      ; 3.068      ;
; 0.308  ; rtc_test:u1|rtc_time:U2|Time_second[7] ; rtc_test:u1|uart_stat.000       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; rtc_test:u1|clkdiv:u0|clkout ; 0.000        ; 2.503      ; 3.093      ;
; 0.362  ; rtc_test:u1|rtc_time:U2|Time_second[6] ; rtc_test:u1|uart_stat.000       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; rtc_test:u1|clkdiv:u0|clkout ; 0.000        ; 2.503      ; 3.147      ;
; 0.407  ; rtc_test:u1|rtc_time:U2|Time_second[2] ; rtc_test:u1|uart_stat.000       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; rtc_test:u1|clkdiv:u0|clkout ; 0.000        ; 2.503      ; 3.192      ;
; 0.410  ; rtc_test:u1|rtc_time:U2|Time_second[3] ; rtc_test:u1|uart_stat.000       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; rtc_test:u1|clkdiv:u0|clkout ; 0.000        ; 2.503      ; 3.195      ;
; 0.416  ; rtc_test:u1|rtc_time:U2|Time_second[6] ; rtc_test:u1|txdata[2]           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; rtc_test:u1|clkdiv:u0|clkout ; 0.000        ; 2.503      ; 3.201      ;
; 0.452  ; rtc_test:u1|uart_stat.000              ; rtc_test:u1|uart_stat.000       ; rtc_test:u1|clkdiv:u0|clkout                                          ; rtc_test:u1|clkdiv:u0|clkout ; 0.000        ; 0.082      ; 0.746      ;
; 0.452  ; rtc_test:u1|uarttx:u1|cnt[3]           ; rtc_test:u1|uarttx:u1|cnt[3]    ; rtc_test:u1|clkdiv:u0|clkout                                          ; rtc_test:u1|clkdiv:u0|clkout ; 0.000        ; 0.082      ; 0.746      ;
; 0.452  ; rtc_test:u1|wrsig                      ; rtc_test:u1|wrsig               ; rtc_test:u1|clkdiv:u0|clkout                                          ; rtc_test:u1|clkdiv:u0|clkout ; 0.000        ; 0.082      ; 0.746      ;
; 0.453  ; rtc_test:u1|uart_stat.001              ; rtc_test:u1|uart_stat.001       ; rtc_test:u1|clkdiv:u0|clkout                                          ; rtc_test:u1|clkdiv:u0|clkout ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; rtc_test:u1|uarttx:u1|idle             ; rtc_test:u1|uarttx:u1|idle      ; rtc_test:u1|clkdiv:u0|clkout                                          ; rtc_test:u1|clkdiv:u0|clkout ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; rtc_test:u1|uarttx:u1|send             ; rtc_test:u1|uarttx:u1|send      ; rtc_test:u1|clkdiv:u0|clkout                                          ; rtc_test:u1|clkdiv:u0|clkout ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; rtc_test:u1|uarttx:u1|tx               ; rtc_test:u1|uarttx:u1|tx        ; rtc_test:u1|clkdiv:u0|clkout                                          ; rtc_test:u1|clkdiv:u0|clkout ; 0.000        ; 0.081      ; 0.746      ;
; 0.484  ; rtc_test:u1|uarttx:u1|wrsigbuf         ; rtc_test:u1|uarttx:u1|wrsigrise ; rtc_test:u1|clkdiv:u0|clkout                                          ; rtc_test:u1|clkdiv:u0|clkout ; 0.000        ; 0.081      ; 0.777      ;
; 0.527  ; rtc_test:u1|rtc_time:U2|Time_second[5] ; rtc_test:u1|uart_stat.000       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; rtc_test:u1|clkdiv:u0|clkout ; 0.000        ; 2.503      ; 3.312      ;
; 0.648  ; rtc_test:u1|rtc_time:U2|Time_second[0] ; rtc_test:u1|txdata[0]           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; rtc_test:u1|clkdiv:u0|clkout ; 0.000        ; 2.504      ; 3.434      ;
+--------+----------------------------------------+---------------------------------+-----------------------------------------------------------------------+------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4]'                                                                                                                                                                                                                                             ;
+--------+-------------------------------------------------------------------------+---------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                               ; To Node                                                             ; Launch Clock                                                          ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------+---------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; -0.133 ; rtc_test:u1|clkdiv:u0|clkout                                            ; rtc_test:u1|clkdiv:u0|clkout                                        ; rtc_test:u1|clkdiv:u0|clkout                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.324      ; 0.764      ;
; 0.349  ; rtc_test:u1|clkdiv:u0|clkout                                            ; rtc_test:u1|clkdiv:u0|clkout                                        ; rtc_test:u1|clkdiv:u0|clkout                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; -0.500       ; 0.324      ; 0.746      ;
; 0.432  ; rtc_test:u1|rtc_time:U2|ds1302_module:U1|cmd_control:U1|isStart[1]      ; rtc_test:u1|rtc_time:U2|ds1302_module:U1|cmd_control:U1|isStart[1]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.102      ; 0.746      ;
; 0.432  ; rtc_test:u1|rtc_time:U2|ds1302_module:U1|cmd_control:U1|i[1]            ; rtc_test:u1|rtc_time:U2|ds1302_module:U1|cmd_control:U1|i[1]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.102      ; 0.746      ;
; 0.432  ; rtc_test:u1|rtc_time:U2|ds1302_module:U1|cmd_control:U1|i[0]            ; rtc_test:u1|rtc_time:U2|ds1302_module:U1|cmd_control:U1|i[0]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.102      ; 0.746      ;
; 0.432  ; rtc_test:u1|rtc_time:U2|ds1302_module:U1|cmd_control:U1|isDone          ; rtc_test:u1|rtc_time:U2|ds1302_module:U1|cmd_control:U1|isDone      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.102      ; 0.746      ;
; 0.432  ; smg_interface_demo:u4|demo_control_module:U1|rNum[20]                   ; smg_interface_demo:u4|demo_control_module:U1|rNum[20]               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.102      ; 0.746      ;
; 0.433  ; rtc_test:u1|rtc_time:U2|ds1302_module:U1|i2c_com:U2|isDone              ; rtc_test:u1|rtc_time:U2|ds1302_module:U1|i2c_com:U2|isDone          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.101      ; 0.746      ;
; 0.433  ; rtc_test:u1|rtc_time:U2|ds1302_module:U1|i2c_com:U2|isOut               ; rtc_test:u1|rtc_time:U2|ds1302_module:U1|i2c_com:U2|isOut           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.101      ; 0.746      ;
; 0.433  ; smg_interface_demo:u4|demo_control_module:U1|rNum[9]                    ; smg_interface_demo:u4|demo_control_module:U1|rNum[9]                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.101      ; 0.746      ;
; 0.433  ; smg_interface_demo:u4|demo_control_module:U1|rNum[10]                   ; smg_interface_demo:u4|demo_control_module:U1|rNum[10]               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.101      ; 0.746      ;
; 0.433  ; smg_interface_demo:u4|demo_control_module:U1|rNum[11]                   ; smg_interface_demo:u4|demo_control_module:U1|rNum[11]               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.101      ; 0.746      ;
; 0.433  ; smg_interface_demo:u4|demo_control_module:U1|rNum[19]                   ; smg_interface_demo:u4|demo_control_module:U1|rNum[19]               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.101      ; 0.746      ;
; 0.433  ; smg_interface_demo:u4|demo_control_module:U1|i[0]                       ; smg_interface_demo:u4|demo_control_module:U1|i[0]                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.101      ; 0.746      ;
; 0.433  ; smg_interface_demo:u4|demo_control_module:U1|i[1]                       ; smg_interface_demo:u4|demo_control_module:U1|i[1]                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.101      ; 0.746      ;
; 0.434  ; rtc_test:u1|rtc_time:U2|ds1302_module:U1|i2c_com:U2|i[3]                ; rtc_test:u1|rtc_time:U2|ds1302_module:U1|i2c_com:U2|i[3]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.100      ; 0.746      ;
; 0.434  ; rtc_test:u1|rtc_time:U2|ds1302_module:U1|cmd_control:U1|rAddr[7]        ; rtc_test:u1|rtc_time:U2|ds1302_module:U1|cmd_control:U1|rAddr[7]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.100      ; 0.746      ;
; 0.434  ; rtc_test:u1|rtc_time:U2|ds1302_module:U1|i2c_com:U2|rSIO                ; rtc_test:u1|rtc_time:U2|ds1302_module:U1|i2c_com:U2|rSIO            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.100      ; 0.746      ;
; 0.435  ; smg_interface_demo:u4|smg_interface:U2|smg_control_module:U1|i[0]       ; smg_interface_demo:u4|smg_interface:U2|smg_control_module:U1|i[0]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.099      ; 0.746      ;
; 0.435  ; smg_interface_demo:u4|smg_interface:U2|smg_control_module:U1|i[2]       ; smg_interface_demo:u4|smg_interface:U2|smg_control_module:U1|i[2]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.099      ; 0.746      ;
; 0.435  ; smg_interface_demo:u4|smg_interface:U2|smg_control_module:U1|i[1]       ; smg_interface_demo:u4|smg_interface:U2|smg_control_module:U1|i[1]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.099      ; 0.746      ;
; 0.435  ; rtc_test:u1|rtc_time:U2|i[1]                                            ; rtc_test:u1|rtc_time:U2|i[1]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.099      ; 0.746      ;
; 0.435  ; rtc_test:u1|rtc_time:U2|i[0]                                            ; rtc_test:u1|rtc_time:U2|i[0]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.099      ; 0.746      ;
; 0.435  ; rtc_test:u1|rtc_time:U2|i[2]                                            ; rtc_test:u1|rtc_time:U2|i[2]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.099      ; 0.746      ;
; 0.435  ; rtc_test:u1|rtc_time:U2|rData[5]                                        ; rtc_test:u1|rtc_time:U2|rData[5]                                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.099      ; 0.746      ;
; 0.435  ; sos_generator_module:u5|sos_module:U2|i[3]                              ; sos_generator_module:u5|sos_module:U2|i[3]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.099      ; 0.746      ;
; 0.435  ; smg_interface_demo:u4|demo_control_module:U1|i[3]                       ; smg_interface_demo:u4|demo_control_module:U1|i[3]                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.099      ; 0.746      ;
; 0.435  ; smg_interface_demo:u4|demo_control_module:U1|i[2]                       ; smg_interface_demo:u4|demo_control_module:U1|i[2]                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.099      ; 0.746      ;
; 0.435  ; smg_interface_demo:u4|demo_control_module:U1|rNum[1]                    ; smg_interface_demo:u4|demo_control_module:U1|rNum[1]                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.099      ; 0.746      ;
; 0.435  ; smg_interface_demo:u4|demo_control_module:U1|rNum[2]                    ; smg_interface_demo:u4|demo_control_module:U1|rNum[2]                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.099      ; 0.746      ;
; 0.435  ; smg_interface_demo:u4|demo_control_module:U1|rNum[3]                    ; smg_interface_demo:u4|demo_control_module:U1|rNum[3]                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.099      ; 0.746      ;
; 0.435  ; smg_interface_demo:u4|demo_control_module:U1|rNum[5]                    ; smg_interface_demo:u4|demo_control_module:U1|rNum[5]                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.099      ; 0.746      ;
; 0.435  ; smg_interface_demo:u4|demo_control_module:U1|rNum[15]                   ; smg_interface_demo:u4|demo_control_module:U1|rNum[15]               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.099      ; 0.746      ;
; 0.445  ; smg_interface_demo:u4|demo_control_module:U1|rNum[8]                    ; smg_interface_demo:u4|demo_control_module:U1|rNum[8]                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.101      ; 0.758      ;
; 0.447  ; smg_interface_demo:u4|demo_control_module:U1|rNum[0]                    ; smg_interface_demo:u4|demo_control_module:U1|rNum[0]                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.099      ; 0.758      ;
; 0.447  ; smg_interface_demo:u4|demo_control_module:U1|rNum[4]                    ; smg_interface_demo:u4|demo_control_module:U1|rNum[4]                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.099      ; 0.758      ;
; 0.453  ; smg_interface_demo:u4|smg_interface:U2|smg_scan_module:U3|rScan[4]      ; smg_interface_demo:u4|smg_interface:U2|smg_scan_module:U3|rScan[4]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; rtc_test:u1|rtc_time:U2|ds1302_module:U1|i2c_com:U2|rData[1]            ; rtc_test:u1|rtc_time:U2|ds1302_module:U1|i2c_com:U2|rData[1]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; rtc_test:u1|rtc_time:U2|ds1302_module:U1|i2c_com:U2|rData[6]            ; rtc_test:u1|rtc_time:U2|ds1302_module:U1|i2c_com:U2|rData[6]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; rtc_test:u1|rtc_time:U2|ds1302_module:U1|i2c_com:U2|rRST                ; rtc_test:u1|rtc_time:U2|ds1302_module:U1|i2c_com:U2|rRST            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; rtc_test:u1|rtc_time:U2|ds1302_module:U1|i2c_com:U2|rSCLK               ; rtc_test:u1|rtc_time:U2|ds1302_module:U1|i2c_com:U2|rSCLK           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; smg_interface_demo:u4|smg_interface:U2|smg_scan_module:U3|rScan[0]      ; smg_interface_demo:u4|smg_interface:U2|smg_scan_module:U3|rScan[0]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; smg_interface_demo:u4|smg_interface:U2|smg_scan_module:U3|rScan[1]      ; smg_interface_demo:u4|smg_interface:U2|smg_scan_module:U3|rScan[1]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; smg_interface_demo:u4|smg_interface:U2|smg_scan_module:U3|rScan[2]      ; smg_interface_demo:u4|smg_interface:U2|smg_scan_module:U3|rScan[2]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; smg_interface_demo:u4|smg_interface:U2|smg_scan_module:U3|rScan[3]      ; smg_interface_demo:u4|smg_interface:U2|smg_scan_module:U3|rScan[3]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; smg_interface_demo:u4|smg_interface:U2|smg_scan_module:U3|rScan[5]      ; smg_interface_demo:u4|smg_interface:U2|smg_scan_module:U3|rScan[5]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; smg_interface_demo:u4|demo_control_module:U1|rNum[13]                   ; smg_interface_demo:u4|demo_control_module:U1|rNum[13]               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; smg_interface_demo:u4|demo_control_module:U1|rNum[14]                   ; smg_interface_demo:u4|demo_control_module:U1|rNum[14]               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; smg_interface_demo:u4|demo_control_module:U1|rNum[22]                   ; smg_interface_demo:u4|demo_control_module:U1|rNum[22]               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; smg_interface_demo:u4|demo_control_module:U1|rNum[23]                   ; smg_interface_demo:u4|demo_control_module:U1|rNum[23]               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; smg_interface_demo:u4|demo_control_module:U1|rNum[21]                   ; smg_interface_demo:u4|demo_control_module:U1|rNum[21]               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; smg_interface_demo:u4|demo_control_module:U1|rNum[17]                   ; smg_interface_demo:u4|demo_control_module:U1|rNum[17]               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453  ; smg_interface_demo:u4|demo_control_module:U1|rNum[18]                   ; smg_interface_demo:u4|demo_control_module:U1|rNum[18]               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.081      ; 0.746      ;
; 0.465  ; smg_interface_demo:u4|demo_control_module:U1|rNum[12]                   ; smg_interface_demo:u4|demo_control_module:U1|rNum[12]               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.081      ; 0.758      ;
; 0.465  ; smg_interface_demo:u4|demo_control_module:U1|rNum[16]                   ; smg_interface_demo:u4|demo_control_module:U1|rNum[16]               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.081      ; 0.758      ;
; 0.484  ; smg_interface_demo:u4|demo_control_module:U1|rNum[0]                    ; smg_interface_demo:u4|demo_control_module:U1|rNum[1]                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.099      ; 0.795      ;
; 0.501  ; smg_interface_demo:u4|demo_control_module:U1|i[0]                       ; smg_interface_demo:u4|demo_control_module:U1|i[1]                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.101      ; 0.814      ;
; 0.509  ; smg_interface_demo:u4|demo_control_module:U1|rNum[12]                   ; smg_interface_demo:u4|demo_control_module:U1|rNum[13]               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.081      ; 0.802      ;
; 0.518  ; smg_interface_demo:u4|demo_control_module:U1|rNum[13]                   ; smg_interface_demo:u4|demo_control_module:U1|rNum[14]               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.081      ; 0.811      ;
; 0.523  ; smg_interface_demo:u4|demo_control_module:U1|rNum[16]                   ; smg_interface_demo:u4|demo_control_module:U1|rNum[17]               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.081      ; 0.816      ;
; 0.525  ; smg_interface_demo:u4|demo_control_module:U1|rNum[12]                   ; smg_interface_demo:u4|demo_control_module:U1|rNumber[12]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.081      ; 0.818      ;
; 0.525  ; smg_interface_demo:u4|demo_control_module:U1|rNum[14]                   ; smg_interface_demo:u4|demo_control_module:U1|rNumber[14]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.081      ; 0.818      ;
; 0.526  ; smg_interface_demo:u4|demo_control_module:U1|rNum[16]                   ; smg_interface_demo:u4|demo_control_module:U1|rNum[18]               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.081      ; 0.819      ;
; 0.535  ; smg_interface_demo:u4|demo_control_module:U1|rNum[13]                   ; smg_interface_demo:u4|demo_control_module:U1|rNumber[13]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.081      ; 0.828      ;
; 0.555  ; smg_interface_demo:u4|smg_interface:U2|smg_control_module:U1|rNumber[3] ; smg_interface_demo:u4|smg_interface:U2|smg_encode_module:U2|rSMG[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.081      ; 0.848      ;
; 0.557  ; smg_interface_demo:u4|smg_interface:U2|smg_control_module:U1|rNumber[3] ; smg_interface_demo:u4|smg_interface:U2|smg_encode_module:U2|rSMG[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.081      ; 0.850      ;
; 0.557  ; smg_interface_demo:u4|smg_interface:U2|smg_control_module:U1|rNumber[3] ; smg_interface_demo:u4|smg_interface:U2|smg_encode_module:U2|rSMG[5] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.081      ; 0.850      ;
; 0.560  ; smg_interface_demo:u4|smg_interface:U2|smg_control_module:U1|rNumber[3] ; smg_interface_demo:u4|smg_interface:U2|smg_encode_module:U2|rSMG[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.081      ; 0.853      ;
; 0.561  ; smg_interface_demo:u4|smg_interface:U2|smg_control_module:U1|rNumber[3] ; smg_interface_demo:u4|smg_interface:U2|smg_encode_module:U2|rSMG[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.081      ; 0.854      ;
; 0.561  ; smg_interface_demo:u4|smg_interface:U2|smg_control_module:U1|rNumber[3] ; smg_interface_demo:u4|smg_interface:U2|smg_encode_module:U2|rSMG[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.081      ; 0.854      ;
; 0.562  ; smg_interface_demo:u4|smg_interface:U2|smg_control_module:U1|rNumber[3] ; smg_interface_demo:u4|smg_interface:U2|smg_encode_module:U2|rSMG[6] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.081      ; 0.855      ;
; 0.576  ; smg_interface_demo:u4|smg_interface:U2|smg_control_module:U1|i[1]       ; smg_interface_demo:u4|smg_interface:U2|smg_control_module:U1|i[2]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.099      ; 0.887      ;
; 0.600  ; sos_generator_module:u5|control_module:U1|Count1[9]                     ; sos_generator_module:u5|control_module:U1|Count1[10]                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.579      ; 1.391      ;
; 0.622  ; sos_generator_module:u5|sos_module:U2|Count1[13]                        ; sos_generator_module:u5|sos_module:U2|Count1[14]                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.576      ; 1.410      ;
; 0.678  ; smg_interface_demo:u4|smg_interface:U2|smg_control_module:U1|rNumber[2] ; smg_interface_demo:u4|smg_interface:U2|smg_encode_module:U2|rSMG[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.081      ; 0.971      ;
; 0.680  ; smg_interface_demo:u4|smg_interface:U2|smg_control_module:U1|rNumber[2] ; smg_interface_demo:u4|smg_interface:U2|smg_encode_module:U2|rSMG[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.081      ; 0.973      ;
; 0.680  ; smg_interface_demo:u4|smg_interface:U2|smg_control_module:U1|rNumber[2] ; smg_interface_demo:u4|smg_interface:U2|smg_encode_module:U2|rSMG[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.081      ; 0.973      ;
; 0.680  ; smg_interface_demo:u4|smg_interface:U2|smg_control_module:U1|rNumber[2] ; smg_interface_demo:u4|smg_interface:U2|smg_encode_module:U2|rSMG[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.081      ; 0.973      ;
; 0.681  ; smg_interface_demo:u4|smg_interface:U2|smg_control_module:U1|rNumber[2] ; smg_interface_demo:u4|smg_interface:U2|smg_encode_module:U2|rSMG[6] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.081      ; 0.974      ;
; 0.696  ; smg_interface_demo:u4|smg_interface:U2|smg_control_module:U1|rNumber[2] ; smg_interface_demo:u4|smg_interface:U2|smg_encode_module:U2|rSMG[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.081      ; 0.989      ;
; 0.698  ; smg_interface_demo:u4|smg_interface:U2|smg_control_module:U1|rNumber[2] ; smg_interface_demo:u4|smg_interface:U2|smg_encode_module:U2|rSMG[5] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.081      ; 0.991      ;
; 0.699  ; rtc_test:u1|rtc_time:U2|i[1]                                            ; rtc_test:u1|rtc_time:U2|isStart[2]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.099      ; 1.010      ;
; 0.706  ; sos_generator_module:u5|sos_module:U2|rPin_Out                          ; sos_generator_module:u5|sos_module:U2|rPin_Out                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.099      ; 1.017      ;
; 0.719  ; rtc_test:u1|rtc_time:U2|ds1302_module:U1|i2c_com:U2|i[1]                ; rtc_test:u1|rtc_time:U2|ds1302_module:U1|i2c_com:U2|i[1]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.100      ; 1.031      ;
; 0.721  ; sos_generator_module:u5|control_module:U1|Count1[13]                    ; sos_generator_module:u5|control_module:U1|Count1[13]                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.102      ; 1.035      ;
; 0.722  ; key_test:u6|count[7]                                                    ; key_test:u6|count[7]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.101      ; 1.035      ;
; 0.722  ; key_test:u6|count[13]                                                   ; key_test:u6|count[13]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.102      ; 1.036      ;
; 0.722  ; sos_generator_module:u5|control_module:U1|Count1[11]                    ; sos_generator_module:u5|control_module:U1|Count1[11]                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.102      ; 1.036      ;
; 0.722  ; sos_generator_module:u5|control_module:U1|Count1[17]                    ; sos_generator_module:u5|control_module:U1|Count1[17]                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.102      ; 1.036      ;
; 0.722  ; smg_interface_demo:u4|demo_control_module:U1|C1[12]                     ; smg_interface_demo:u4|demo_control_module:U1|C1[12]                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.102      ; 1.036      ;
; 0.723  ; key_test:u6|count[5]                                                    ; key_test:u6|count[5]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.101      ; 1.036      ;
; 0.723  ; key_test:u6|count[15]                                                   ; key_test:u6|count[15]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.102      ; 1.037      ;
; 0.723  ; smg_interface_demo:u4|demo_control_module:U1|C1[16]                     ; smg_interface_demo:u4|demo_control_module:U1|C1[16]                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.102      ; 1.037      ;
; 0.724  ; key_test:u6|count[10]                                                   ; key_test:u6|count[10]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.102      ; 1.038      ;
; 0.724  ; smg_interface_demo:u4|demo_control_module:U1|C1[2]                      ; smg_interface_demo:u4|demo_control_module:U1|C1[2]                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.101      ; 1.037      ;
; 0.724  ; smg_interface_demo:u4|demo_control_module:U1|C1[13]                     ; smg_interface_demo:u4|demo_control_module:U1|C1[13]                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.102      ; 1.038      ;
; 0.724  ; smg_interface_demo:u4|demo_control_module:U1|C1[15]                     ; smg_interface_demo:u4|demo_control_module:U1|C1[15]                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.102      ; 1.038      ;
; 0.725  ; rtc_test:u1|rtc_time:U2|ds1302_module:U1|i2c_com:U2|Count1[1]           ; rtc_test:u1|rtc_time:U2|ds1302_module:U1|i2c_com:U2|Count1[1]       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.102      ; 1.039      ;
; 0.725  ; rtc_test:u1|rtc_time:U2|ds1302_module:U1|i2c_com:U2|Count1[3]           ; rtc_test:u1|rtc_time:U2|ds1302_module:U1|i2c_com:U2|Count1[3]       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.102      ; 1.039      ;
; 0.725  ; key_test:u6|count[1]                                                    ; key_test:u6|count[1]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.101      ; 1.038      ;
+--------+-------------------------------------------------------------------------+---------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                ; To Node                                                                                                                                                                                                                                ; Launch Clock                                                          ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; 0.431 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1011                                                                                             ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1011                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.103      ; 0.746      ;
; 0.433 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                      ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 0.746      ;
; 0.433 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                      ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 0.746      ;
; 0.433 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1001                                                                                             ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1001                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 0.746      ;
; 0.433 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[0]                                                                                                  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[0]                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 0.746      ;
; 0.433 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 0.746      ;
; 0.434 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0000                                                                                             ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0000                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.100      ; 0.746      ;
; 0.435 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[8]                                                                                                                ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[8]                                                                                                              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.099      ; 0.746      ;
; 0.452 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                      ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                      ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                      ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                      ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                      ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                      ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|sys_r_wn                                                                                                      ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|sys_r_wn                                                                                                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.453 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                      ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                      ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0010                                                                                             ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0010                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0100                                                                                             ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0100                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0110                                                                                             ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0110                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.1000                                                                                             ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.1000                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.1001                                                                                             ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.1001                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1000                                                                                             ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1000                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0100                                                                                             ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0100                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0101                                                                                             ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0101                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.454 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.746      ;
; 0.472 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|alt_synch_pipe_0e8:rs_dgwp|dffpipe_te9:dffpipe12|dffe13a[7] ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[7]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 0.785      ;
; 0.509 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                         ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.801      ;
; 0.510 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[2]               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.802      ;
; 0.525 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|wrptr_g[5]                                                  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[4]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.819      ;
; 0.526 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                      ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.820      ;
; 0.527 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1]               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.819      ;
; 0.534 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                      ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.828      ;
; 0.535 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                      ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.829      ;
; 0.541 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                      ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|wrptr_g[4]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.835      ;
; 0.541 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                      ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|wrptr_g[6]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.835      ;
; 0.547 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                      ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|wrptr_g[3]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.841      ;
; 0.550 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                      ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|wrptr_g[5]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.844      ;
; 0.554 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[12]                                                                                                 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[0]                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.575      ; 1.341      ;
; 0.569 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|ram_block11a0~portb_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.412      ; 1.235      ;
; 0.571 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|ram_block11a0~portb_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.412      ; 1.237      ;
; 0.571 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|ram_block11a0~portb_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.412      ; 1.237      ;
; 0.574 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|ram_block11a0~portb_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.412      ; 1.240      ;
; 0.614 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[3]                                                                                                  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[4]                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.575      ; 1.401      ;
; 0.619 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|alt_synch_pipe_0e8:rs_dgwp|dffpipe_te9:dffpipe12|dffe13a[8] ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[8]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 0.932      ;
; 0.619 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|alt_synch_pipe_0e8:rs_dgwp|dffpipe_te9:dffpipe12|dffe13a[9] ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[7]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 0.932      ;
; 0.620 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_ue9:dffpipe14|dffe15a[8] ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[8]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.103      ; 0.935      ;
; 0.622 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_ue9:dffpipe14|dffe15a[2] ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[2]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.103      ; 0.937      ;
; 0.626 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1]                 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.918      ;
; 0.629 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[13]                                                                                                               ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[14]                                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.576      ; 1.417      ;
; 0.630 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[15]                                                                                                               ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[16]                                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.576      ; 1.418      ;
; 0.633 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[7]                                                                                                  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[8]                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.575      ; 1.420      ;
; 0.655 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                      ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|wrptr_g[0]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.949      ;
; 0.655 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0100                                                                                             ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0101                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.948      ;
; 0.664 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[21]                                                                                                               ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[21]                                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 0.977      ;
; 0.666 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0110                                                                                             ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0111                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.959      ;
; 0.669 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1]               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.961      ;
; 0.673 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|wrptr_g[4]                                                  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[4]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.967      ;
; 0.674 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|rdptr_g[0]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.966      ;
; 0.683 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[2]                 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 0.975      ;
; 0.691 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0010                                                                                             ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0011                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.579      ; 1.482      ;
; 0.694 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[13]                                                                                                 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[0]                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.575      ; 1.481      ;
; 0.702 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                      ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[1]              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.996      ;
; 0.704 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|rdptr_g[6]                                                  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.008        ; 0.181      ; 1.125      ;
; 0.706 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|rdptr_g[1]                                                  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.008        ; 0.181      ; 1.127      ;
; 0.714 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|rdptr_g[2]                                                  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[0]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.141      ; 1.067      ;
; 0.714 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|rdptr_g[2]                                                  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[1]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.141      ; 1.067      ;
; 0.715 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                      ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|wrptr_g[7]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.009      ;
; 0.715 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0101                                                                                             ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0110                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.008      ;
; 0.716 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|rdptr_g[4]                                                  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[4]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.141      ; 1.069      ;
; 0.724 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[0]               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.016      ;
; 0.725 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_15us[6]                                                                                                   ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_15us[6]                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.102      ; 1.039      ;
; 0.725 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_15us[7]                                                                                                   ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_15us[7]                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.102      ; 1.039      ;
; 0.725 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_15us[8]                                                                                                   ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_15us[8]                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.102      ; 1.039      ;
; 0.732 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_ue9:dffpipe14|dffe15a[9] ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[8]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.103      ; 1.047      ;
; 0.732 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_15us[1]                                                                                                   ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_15us[1]                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.102      ; 1.046      ;
; 0.734 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_15us[3]                                                                                                   ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_15us[3]                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.102      ; 1.048      ;
; 0.735 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[3]                                                                                                  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[3]                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 1.048      ;
; 0.735 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[5]                                                                                                  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[5]                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 1.048      ;
; 0.736 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_15us[2]                                                                                                   ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_15us[2]                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.102      ; 1.050      ;
; 0.736 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_15us[4]                                                                                                   ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_15us[4]                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.102      ; 1.050      ;
; 0.737 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[4]                                                                                                  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[4]                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 1.050      ;
; 0.737 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[2]                                                                                                  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[4]                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.575      ; 1.524      ;
; 0.737 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|alt_synch_pipe_0e8:rs_dgwp|dffpipe_te9:dffpipe12|dffe13a[9] ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[8]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 1.050      ;
; 0.738 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|rdptr_g[2]                                                  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[2]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.141      ; 1.091      ;
; 0.739 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|alt_synch_pipe_0e8:rs_dgwp|dffpipe_te9:dffpipe12|dffe13a[8] ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[7]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 1.052      ;
; 0.741 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[10]                                                                                                               ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[10]                                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 1.054      ;
; 0.742 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_15us[9]                                                                                                   ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_15us[9]                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.102      ; 1.056      ;
; 0.742 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[12]                                                                                                               ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[12]                                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 1.055      ;
; 0.742 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[20]                                                                                                               ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[20]                                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 1.055      ;
; 0.742 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[0]                 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.034      ;
; 0.743 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_15us[5]                                                                                                   ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_15us[5]                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.102      ; 1.057      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                ; Launch Clock                                                          ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; 0.435 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.099      ; 0.746      ;
; 0.435 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.099      ; 0.746      ;
; 0.435 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.099      ; 0.746      ;
; 0.435 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.099      ; 0.746      ;
; 0.435 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.099      ; 0.746      ;
; 0.435 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.099      ; 0.746      ;
; 0.435 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.099      ; 0.746      ;
; 0.453 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|CMD17[0]                                                                                                                                                       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|CMD17[0]                                                                                                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|sec_size[0]                                                                                                                                                    ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|sec_size[0]                                                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|mystate.0010                                                                                                                                                   ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|mystate.0010                                                                                                                                                                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|mystate.0011                                                                                                                                                   ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|mystate.0011                                                                                                                                                                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|cnta[1]                                                                                                                                                        ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|cnta[1]                                                                                                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|cnta[2]                                                                                                                                                        ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|cnta[2]                                                                                                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|cnta[3]                                                                                                                                                        ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|cnta[3]                                                                                                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|cnt[13]                                                                                                                                                        ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|cnt[13]                                                                                                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|cnt[19]                                                                                                                                                        ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|cnt[19]                                                                                                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|cnt[21]                                                                                                                                                        ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|cnt[21]                                                                                                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|mystate.0100                                                                                                                                                   ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|mystate.0100                                                                                                                                                                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|SD_cs                                                                                                                                                          ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|SD_cs                                                                                                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|SD_datain                                                                                                                                                      ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|SD_datain                                                                                                                                                                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|mydata[0]                                                                                                                                                      ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|mydata[0]                                                                                                                                                                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|mydata[1]                                                                                                                                                      ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|mydata[1]                                                                                                                                                                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|mydata[2]                                                                                                                                                      ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|mydata[2]                                                                                                                                                                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|mydata[3]                                                                                                                                                      ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|mydata[3]                                                                                                                                                                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|mydata[4]                                                                                                                                                      ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|mydata[4]                                                                                                                                                                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|mydata[5]                                                                                                                                                      ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|mydata[5]                                                                                                                                                                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|mydata[6]                                                                                                                                                      ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|mydata[6]                                                                                                                                                                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|mydata[7]                                                                                                                                                      ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|mydata[7]                                                                                                                                                                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|mydata[8]                                                                                                                                                      ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|mydata[8]                                                                                                                                                                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|mydata[9]                                                                                                                                                      ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|mydata[9]                                                                                                                                                                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|mydata[10]                                                                                                                                                     ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|mydata[10]                                                                                                                                                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|mydata[11]                                                                                                                                                     ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|mydata[11]                                                                                                                                                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|mydata[12]                                                                                                                                                     ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|mydata[12]                                                                                                                                                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|mydata[13]                                                                                                                                                     ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|mydata[13]                                                                                                                                                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|mydata[14]                                                                                                                                                     ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|mydata[14]                                                                                                                                                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.746      ;
; 0.454 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|cnt[8]                                                                                                                                                         ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|cnt[8]                                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|cnt[9]                                                                                                                                                         ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|cnt[9]                                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|cnt[10]                                                                                                                                                        ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|cnt[10]                                                                                                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|cnt[11]                                                                                                                                                        ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|cnt[11]                                                                                                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|cnt[12]                                                                                                                                                        ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|cnt[12]                                                                                                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|cnt[14]                                                                                                                                                        ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|cnt[14]                                                                                                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|cnt[15]                                                                                                                                                        ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|cnt[15]                                                                                                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|cnt[16]                                                                                                                                                        ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|cnt[16]                                                                                                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|cnt[17]                                                                                                                                                        ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|cnt[17]                                                                                                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|cnt[18]                                                                                                                                                        ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|cnt[18]                                                                                                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|cnt[20]                                                                                                                                                        ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|cnt[20]                                                                                                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|picture_store                                                                                                                                                  ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|picture_store                                                                                                                                                                     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|CMD55[0]                                                                                                                                                 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|CMD55[0]                                                                                                                                                                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|ACMD41[0]                                                                                                                                                ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|ACMD41[0]                                                                                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|CMD8[0]                                                                                                                                                  ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|CMD8[0]                                                                                                                                                                     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.746      ;
; 0.455 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|counter[0]                                                                                                                                               ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|counter[0]                                                                                                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|CMD0[0]                                                                                                                                                  ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|CMD0[0]                                                                                                                                                                     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|init_o                                                                                                                                                   ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|init_o                                                                                                                                                                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 0.746      ;
; 0.456 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|wrptr_g[2]                             ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|ram_block11a0~porta_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.473      ; 1.183      ;
; 0.465 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|en                                                                                                                                                       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|en                                                                                                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.758      ;
; 0.465 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|en                                                                                                                                                             ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|en                                                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.758      ;
; 0.465 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|cnta[0]                                                                                                                                                        ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|cnta[0]                                                                                                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.758      ;
; 0.492 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|ACMD41[42]                                                                                                                                               ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|ACMD41[43]                                                                                                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.784      ;
; 0.492 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|ACMD41[43]                                                                                                                                               ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|ACMD41[44]                                                                                                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.784      ;
; 0.492 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|CMD0[2]                                                                                                                                                  ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|CMD0[3]                                                                                                                                                                     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 0.783      ;
; 0.492 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|CMD8[45]                                                                                                                                                 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|CMD8[46]                                                                                                                                                                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 0.783      ;
; 0.493 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|ACMD41[38]                                                                                                                                               ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|ACMD41[39]                                                                                                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.785      ;
; 0.493 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|ACMD41[39]                                                                                                                                               ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|ACMD41[40]                                                                                                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.785      ;
; 0.493 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|ACMD41[40]                                                                                                                                               ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|ACMD41[41]                                                                                                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.785      ;
; 0.493 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|ACMD41[44]                                                                                                                                               ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|ACMD41[45]                                                                                                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.785      ;
; 0.493 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|CMD0[4]                                                                                                                                                  ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|CMD0[5]                                                                                                                                                                     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 0.784      ;
; 0.493 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|CMD8[2]                                                                                                                                                  ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|CMD8[3]                                                                                                                                                                     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 0.784      ;
; 0.494 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|CMD55[7]                                                                                                                                                 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|CMD55[8]                                                                                                                                                                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.786      ;
; 0.494 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|CMD0[7]                                                                                                                                                  ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|CMD0[8]                                                                                                                                                                     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 0.785      ;
; 0.494 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|CMD8[16]                                                                                                                                                 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|CMD8[17]                                                                                                                                                                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 0.785      ;
; 0.495 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|ACMD41[7]                                                                                                                                                ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|ACMD41[8]                                                                                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.787      ;
; 0.495 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|CMD0[3]                                                                                                                                                  ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|CMD0[4]                                                                                                                                                                     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 0.786      ;
; 0.501 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx[13]                                                                                                                                                   ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx[14]                                                                                                                                                                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.793      ;
; 0.501 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx[23]                                                                                                                                                   ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx[24]                                                                                                                                                                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx[24]                                                                                                                                                   ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx[25]                                                                                                                                                                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx[26]                                                                                                                                                   ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx[27]                                                                                                                                                                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx[28]                                                                                                                                                   ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx[29]                                                                                                                                                                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx[29]                                                                                                                                                   ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx[30]                                                                                                                                                                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx[31]                                                                                                                                                   ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx[32]                                                                                                                                                                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.794      ;
; 0.502 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx[5]                                                                                                                                                    ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx[6]                                                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx[9]                                                                                                                                                    ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx[10]                                                                                                                                                                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.794      ;
; 0.502 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx[21]                                                                                                                                                   ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx[22]                                                                                                                                                                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 0.796      ;
; 0.502 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx[30]                                                                                                                                                   ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx[31]                                                                                                                                                                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|mydata[14]                                                                                                                                                     ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|mydata_o[15]                                                                                                                                                                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.795      ;
; 0.503 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx[2]                                                                                                                                                    ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx[3]                                                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.795      ;
; 0.503 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx[3]                                                                                                                                                    ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx[4]                                                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.795      ;
; 0.503 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx[6]                                                                                                                                                    ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx[7]                                                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.795      ;
; 0.503 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx[7]                                                                                                                                                    ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx[8]                                                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.795      ;
; 0.503 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx[25]                                                                                                                                                   ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx[26]                                                                                                                                                                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.796      ;
; 0.504 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx[4]                                                                                                                                                    ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx[5]                                                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.796      ;
; 0.504 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|wrptr_g[4]                             ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|ram_block11a0~porta_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.473      ; 1.231      ;
; 0.505 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx[14]                                                                                                                                                   ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx[15]                                                                                                                                                                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.797      ;
; 0.505 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx[32]                                                                                                                                                   ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx[33]                                                                                                                                                                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.798      ;
; 0.507 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|mydata[12]                                                                                                                                                     ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|mydata_o[13]                                                                                                                                                                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.800      ;
; 0.507 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|mydata[3]                                                                                                                                                      ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|mydata_o[4]                                                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.800      ;
; 0.507 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|mydata[0]                                                                                                                                                      ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|mydata_o[1]                                                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.800      ;
; 0.507 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.099      ; 0.818      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                ; To Node                                                                                                                                                                                                                                ; Launch Clock                                                          ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; 0.453 ; system_ctrl:u_system_ctrl|delay_done                                                                                                                                                                                     ; system_ctrl:u_system_ctrl|delay_done                                                                                                                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1      ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2      ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4      ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5      ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6      ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7      ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9      ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8      ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0      ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3      ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.465 ; system_ctrl:u_system_ctrl|delay_cnt[0]                                                                                                                                                                                   ; system_ctrl:u_system_ctrl|delay_cnt[0]                                                                                                                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.758      ;
; 0.526 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7      ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1]               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.819      ;
; 0.625 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1] ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.918      ;
; 0.665 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4      ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1]               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.958      ;
; 0.688 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[2] ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.981      ;
; 0.711 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|parity6         ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.003      ;
; 0.711 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|parity6         ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.003      ;
; 0.740 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[0] ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.033      ;
; 0.743 ; system_ctrl:u_system_ctrl|delay_cnt[8]                                                                                                                                                                                   ; system_ctrl:u_system_ctrl|delay_cnt[8]                                                                                                                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.036      ;
; 0.744 ; system_ctrl:u_system_ctrl|delay_cnt[6]                                                                                                                                                                                   ; system_ctrl:u_system_ctrl|delay_cnt[6]                                                                                                                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.037      ;
; 0.746 ; system_ctrl:u_system_ctrl|delay_cnt[2]                                                                                                                                                                                   ; system_ctrl:u_system_ctrl|delay_cnt[2]                                                                                                                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.039      ;
; 0.748 ; system_ctrl:u_system_ctrl|delay_cnt[5]                                                                                                                                                                                   ; system_ctrl:u_system_ctrl|delay_cnt[5]                                                                                                                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.041      ;
; 0.748 ; system_ctrl:u_system_ctrl|delay_cnt[7]                                                                                                                                                                                   ; system_ctrl:u_system_ctrl|delay_cnt[7]                                                                                                                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.041      ;
; 0.749 ; system_ctrl:u_system_ctrl|delay_cnt[3]                                                                                                                                                                                   ; system_ctrl:u_system_ctrl|delay_cnt[3]                                                                                                                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.042      ;
; 0.749 ; system_ctrl:u_system_ctrl|delay_cnt[9]                                                                                                                                                                                   ; system_ctrl:u_system_ctrl|delay_cnt[9]                                                                                                                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.042      ;
; 0.757 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1      ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|ram_block11a0~portb_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.393      ; 1.404      ;
; 0.764 ; system_ctrl:u_system_ctrl|delay_cnt[4]                                                                                                                                                                                   ; system_ctrl:u_system_ctrl|delay_cnt[4]                                                                                                                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.057      ;
; 0.766 ; system_ctrl:u_system_ctrl|delay_cnt[1]                                                                                                                                                                                   ; system_ctrl:u_system_ctrl|delay_cnt[1]                                                                                                                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.059      ;
; 0.766 ; system_ctrl:u_system_ctrl|delay_cnt[0]                                                                                                                                                                                   ; system_ctrl:u_system_ctrl|delay_cnt[1]                                                                                                                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.059      ;
; 0.767 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0      ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[0]               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.061      ;
; 0.768 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[0]                                                                                                                          ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[0]                                                                                                                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.102      ; 1.082      ;
; 0.770 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[1]                                                                                                                          ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[1]                                                                                                                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.064      ;
; 0.771 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[7]                                                                                                                          ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[7]                                                                                                                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.065      ;
; 0.772 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[8]                                                                                                                          ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[8]                                                                                                                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.066      ;
; 0.772 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4      ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|ram_block11a0~portb_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.392      ; 1.418      ;
; 0.773 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[10]                                                                                                                         ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[10]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.067      ;
; 0.778 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[9]                                                                                                                          ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[9]                                                                                                                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.072      ;
; 0.780 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[6]                                                                                                                          ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[6]                                                                                                                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.074      ;
; 0.783 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6      ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|ram_block11a0~portb_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.392      ; 1.429      ;
; 0.783 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2      ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.076      ;
; 0.784 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7      ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.077      ;
; 0.784 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6      ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1]               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.077      ;
; 0.785 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7      ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.078      ;
; 0.786 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[9]                                                                                                                          ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[9]                                                                                                                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.080      ;
; 0.788 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5      ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1]               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.081      ;
; 0.791 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5      ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.084      ;
; 0.792 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5      ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.085      ;
; 0.793 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[3]                                                                                                                          ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[3]                                                                                                                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.087      ;
; 0.793 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3      ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[0]               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.086      ;
; 0.794 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[5]                                                                                                                          ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[5]                                                                                                                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.088      ;
; 0.795 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[2]                                                                                                                          ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[2]                                                                                                                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.089      ;
; 0.795 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[10]                                                                                                                         ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[10]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.089      ;
; 0.801 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6      ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.094      ;
; 0.808 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3      ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.101      ;
; 0.811 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3      ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|ram_block11a0~portb_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.392      ; 1.457      ;
; 0.837 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2      ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|ram_block11a0~portb_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.392      ; 1.483      ;
; 0.866 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0      ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.159      ;
; 0.876 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2      ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[0]               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.169      ;
; 0.893 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|delayed_wrptr_g[6]                          ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|rdemp_eq_comp_msb_aeb                                     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.181      ; 1.298      ;
; 0.906 ; system_ctrl:u_system_ctrl|delay_cnt[9]                                                                                                                                                                                   ; system_ctrl:u_system_ctrl|delay_cnt[0]                                                                                                                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.199      ;
; 0.972 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[1]                                                                                                                          ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[1]                                                                                                                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.266      ;
; 0.979 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[7]                                                                                                                          ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[7]                                                                                                                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.273      ;
; 0.990 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[0]                                                                                                                          ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[0]                                                                                                                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.284      ;
; 0.991 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2      ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.284      ;
; 0.993 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[8]                                                                                                                          ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[8]                                                                                                                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.287      ;
; 0.994 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5      ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|ram_block11a0~portb_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.392      ; 1.640      ;
; 0.996 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1      ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[0]               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.290      ;
; 0.997 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[6]                                                                                                                          ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[6]                                                                                                                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.291      ;
; 0.999 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[3]                                                                                                                          ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[3]                                                                                                                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.293      ;
; 0.999 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[2]                                                                                                                          ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[2]                                                                                                                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.293      ;
; 1.009 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[4]                                                                                                                          ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[4]                                                                                                                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.303      ;
; 1.028 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|delayed_wrptr_g[1]                          ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.182      ; 1.434      ;
; 1.049 ; system_ctrl:u_system_ctrl|delay_cnt[8]                                                                                                                                                                                   ; system_ctrl:u_system_ctrl|delay_cnt[0]                                                                                                                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.342      ;
; 1.053 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9      ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[2]               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.346      ;
; 1.063 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4      ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.356      ;
; 1.069 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4      ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.362      ;
; 1.071 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4      ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.364      ;
; 1.098 ; system_ctrl:u_system_ctrl|delay_cnt[8]                                                                                                                                                                                   ; system_ctrl:u_system_ctrl|delay_cnt[9]                                                                                                                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.391      ;
; 1.099 ; system_ctrl:u_system_ctrl|delay_cnt[6]                                                                                                                                                                                   ; system_ctrl:u_system_ctrl|delay_cnt[7]                                                                                                                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.392      ;
; 1.100 ; system_ctrl:u_system_ctrl|delay_cnt[2]                                                                                                                                                                                   ; system_ctrl:u_system_ctrl|delay_cnt[3]                                                                                                                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.393      ;
; 1.108 ; system_ctrl:u_system_ctrl|delay_cnt[1]                                                                                                                                                                                   ; system_ctrl:u_system_ctrl|delay_cnt[2]                                                                                                                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.401      ;
; 1.109 ; system_ctrl:u_system_ctrl|delay_cnt[7]                                                                                                                                                                                   ; system_ctrl:u_system_ctrl|delay_cnt[8]                                                                                                                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.402      ;
; 1.109 ; system_ctrl:u_system_ctrl|delay_cnt[5]                                                                                                                                                                                   ; system_ctrl:u_system_ctrl|delay_cnt[6]                                                                                                                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.402      ;
; 1.109 ; system_ctrl:u_system_ctrl|delay_cnt[0]                                                                                                                                                                                   ; system_ctrl:u_system_ctrl|delay_cnt[2]                                                                                                                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.402      ;
; 1.110 ; system_ctrl:u_system_ctrl|delay_cnt[3]                                                                                                                                                                                   ; system_ctrl:u_system_ctrl|delay_cnt[4]                                                                                                                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.403      ;
; 1.117 ; system_ctrl:u_system_ctrl|delay_cnt[1]                                                                                                                                                                                   ; system_ctrl:u_system_ctrl|delay_cnt[3]                                                                                                                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.410      ;
; 1.118 ; system_ctrl:u_system_ctrl|delay_cnt[4]                                                                                                                                                                                   ; system_ctrl:u_system_ctrl|delay_cnt[5]                                                                                                                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.411      ;
; 1.118 ; system_ctrl:u_system_ctrl|delay_cnt[7]                                                                                                                                                                                   ; system_ctrl:u_system_ctrl|delay_cnt[9]                                                                                                                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.411      ;
; 1.118 ; system_ctrl:u_system_ctrl|delay_cnt[5]                                                                                                                                                                                   ; system_ctrl:u_system_ctrl|delay_cnt[7]                                                                                                                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.411      ;
; 1.118 ; system_ctrl:u_system_ctrl|delay_cnt[0]                                                                                                                                                                                   ; system_ctrl:u_system_ctrl|delay_cnt[3]                                                                                                                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.411      ;
; 1.119 ; system_ctrl:u_system_ctrl|delay_cnt[3]                                                                                                                                                                                   ; system_ctrl:u_system_ctrl|delay_cnt[5]                                                                                                                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.412      ;
; 1.124 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[1]                                                                                                                          ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[2]                                                                                                                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.418      ;
; 1.125 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[7]                                                                                                                          ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[8]                                                                                                                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.419      ;
; 1.132 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[9]                                                                                                                          ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[10]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.426      ;
; 1.133 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[8]                                                                                                                          ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[9]                                                                                                                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.427      ;
; 1.140 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[9]                                                                                                                          ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[10]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.434      ;
; 1.141 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[6]                                                                                                                          ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[7]                                                                                                                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.435      ;
; 1.142 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0      ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|ram_block11a0~portb_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.393      ; 1.789      ;
; 1.142 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[8]                                                                                                                          ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[10]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.436      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                         ;
+--------+--------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                            ; To Node                                                                                                                                                                                                                                ; Launch Clock                                                          ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; -4.003 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.392        ; -0.182     ; 4.214      ;
; -3.892 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|q_b[15]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.776        ; 0.135      ; 4.719      ;
; -3.892 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|q_b[14]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.776        ; 0.135      ; 4.719      ;
; -3.892 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|q_b[13]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.776        ; 0.135      ; 4.719      ;
; -3.892 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|q_b[12]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.776        ; 0.135      ; 4.719      ;
; -3.892 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|q_b[11]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.776        ; 0.135      ; 4.719      ;
; -3.892 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|q_b[10]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.776        ; 0.135      ; 4.719      ;
; -3.892 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|q_b[9]                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.776        ; 0.135      ; 4.719      ;
; -3.892 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|q_b[8]                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.776        ; 0.135      ; 4.719      ;
; -3.892 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|q_b[7]                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.776        ; 0.135      ; 4.719      ;
; -3.892 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|q_b[6]                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.776        ; 0.135      ; 4.719      ;
; -3.892 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|q_b[5]                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.776        ; 0.135      ; 4.719      ;
; -3.892 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|q_b[4]                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.776        ; 0.135      ; 4.719      ;
; -3.892 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|q_b[3]                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.776        ; 0.135      ; 4.719      ;
; -3.892 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|q_b[2]                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.776        ; 0.135      ; 4.719      ;
; -3.892 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|q_b[1]                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.776        ; 0.135      ; 4.719      ;
; -3.892 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|q_b[0]                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.776        ; 0.135      ; 4.719      ;
; -3.775 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|ram_block11a0~portb_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.776        ; 0.142      ; 4.741      ;
; -3.604 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0010                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.776        ; -0.193     ; 4.188      ;
; -3.604 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[1]                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.776        ; -0.177     ; 4.204      ;
; -3.604 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[2]                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.776        ; -0.177     ; 4.204      ;
; -3.604 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[3]                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.776        ; -0.177     ; 4.204      ;
; -3.604 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[5]                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.776        ; -0.177     ; 4.204      ;
; -3.604 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[6]                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.776        ; -0.177     ; 4.204      ;
; -3.604 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[7]                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.776        ; -0.177     ; 4.204      ;
; -3.604 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[10]                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.776        ; -0.177     ; 4.204      ;
; -3.604 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[11]                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.776        ; -0.177     ; 4.204      ;
; -3.604 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[12]                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.776        ; -0.177     ; 4.204      ;
; -3.604 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[13]                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.776        ; -0.177     ; 4.204      ;
; -3.604 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[14]                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.776        ; -0.177     ; 4.204      ;
; -3.604 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[9]                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.776        ; -0.177     ; 4.204      ;
; -3.604 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0100                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.776        ; -0.193     ; 4.188      ;
; -3.604 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0101                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.776        ; -0.193     ; 4.188      ;
; -3.604 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0110                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.776        ; -0.193     ; 4.188      ;
; -3.604 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0111                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.776        ; -0.193     ; 4.188      ;
; -3.604 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.1000                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.776        ; -0.193     ; 4.188      ;
; -3.604 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.1001                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.776        ; -0.193     ; 4.188      ;
; -3.604 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0111                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.776        ; -0.177     ; 4.204      ;
; -3.604 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1000                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.776        ; -0.177     ; 4.204      ;
; -3.604 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0011                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.776        ; -0.177     ; 4.204      ;
; -3.604 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0100                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.776        ; -0.177     ; 4.204      ;
; -3.604 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0101                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.776        ; -0.177     ; 4.204      ;
; -3.604 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.776        ; -0.194     ; 4.187      ;
; -3.604 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.776        ; -0.194     ; 4.187      ;
; -3.604 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[0]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.776        ; -0.185     ; 4.196      ;
; -3.604 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[1]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.776        ; -0.185     ; 4.196      ;
; -3.604 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[4]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.776        ; -0.187     ; 4.194      ;
; -3.603 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.776        ; -0.194     ; 4.186      ;
; -3.603 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.776        ; -0.194     ; 4.186      ;
; -3.603 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.776        ; -0.194     ; 4.186      ;
; -3.603 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.776        ; -0.194     ; 4.186      ;
; -3.603 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.776        ; -0.194     ; 4.186      ;
; -3.603 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[2]               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.776        ; -0.194     ; 4.186      ;
; -3.603 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1]               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.776        ; -0.194     ; 4.186      ;
; -3.603 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[0]               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.776        ; -0.194     ; 4.186      ;
; -3.603 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.776        ; -0.194     ; 4.186      ;
; -3.603 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.776        ; -0.194     ; 4.186      ;
; -3.603 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.776        ; -0.194     ; 4.186      ;
; -3.603 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|rdptr_g[0]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.776        ; -0.194     ; 4.186      ;
; -3.603 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[13]                                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.776        ; -0.203     ; 4.177      ;
; -3.603 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[15]                                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.776        ; -0.203     ; 4.177      ;
; -3.434 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.776        ; -0.176     ; 4.035      ;
; -3.413 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[2]              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.776        ; -0.177     ; 4.013      ;
; -3.413 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[0]              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.776        ; -0.177     ; 4.013      ;
; -3.413 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.776        ; -0.177     ; 4.013      ;
; -3.413 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.776        ; -0.177     ; 4.013      ;
; -3.413 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|wrptr_g[0]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.776        ; -0.177     ; 4.013      ;
; -3.413 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|wrptr_g[1]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.776        ; -0.177     ; 4.013      ;
; -3.413 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|wrptr_g[2]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.776        ; -0.177     ; 4.013      ;
; -3.413 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|wrptr_g[9]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.776        ; -0.177     ; 4.013      ;
; -3.413 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|wrptr_g[8]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.776        ; -0.177     ; 4.013      ;
; -3.398 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.776        ; -0.177     ; 3.998      ;
; -3.398 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.776        ; -0.177     ; 3.998      ;
; -3.398 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|delayed_wrptr_g[0]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.776        ; -0.177     ; 3.998      ;
; -3.398 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|delayed_wrptr_g[3]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.776        ; -0.177     ; 3.998      ;
; -3.398 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|delayed_wrptr_g[1]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.776        ; -0.177     ; 3.998      ;
; -3.398 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|delayed_wrptr_g[2]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.776        ; -0.177     ; 3.998      ;
; -3.398 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|delayed_wrptr_g[4]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.776        ; -0.177     ; 3.998      ;
; -3.398 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[7]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.776        ; -0.177     ; 3.998      ;
; -3.363 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|delayed_wrptr_g[5]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.776        ; -0.176     ; 3.964      ;
; -3.363 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|delayed_wrptr_g[8]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.776        ; -0.176     ; 3.964      ;
; -3.363 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|delayed_wrptr_g[6]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.776        ; -0.176     ; 3.964      ;
; -3.363 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|delayed_wrptr_g[9]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.776        ; -0.176     ; 3.964      ;
; -3.363 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|delayed_wrptr_g[7]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.776        ; -0.176     ; 3.964      ;
; -3.363 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.776        ; -0.176     ; 3.964      ;
; -3.211 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[0]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.776        ; -0.178     ; 3.810      ;
; -3.211 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[1]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.776        ; -0.178     ; 3.810      ;
; -3.211 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[4]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.776        ; -0.178     ; 3.810      ;
; -3.185 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[0]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.776        ; -0.177     ; 3.785      ;
; -3.185 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[1]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.776        ; -0.177     ; 3.785      ;
; -3.185 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[2]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.776        ; -0.177     ; 3.785      ;
; -3.185 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[5]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.776        ; -0.177     ; 3.785      ;
; -3.185 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[7]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.776        ; -0.177     ; 3.785      ;
; -3.185 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[8]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.776        ; -0.177     ; 3.785      ;
; -3.160 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_addr_r[6]                                                                                              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.776        ; 0.255      ; 4.192      ;
; -3.160 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_addr_r[7]                                                                                              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.776        ; 0.255      ; 4.192      ;
; -3.160 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_addr_r[10]                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.776        ; 0.255      ; 4.192      ;
; -3.159 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|rdptr_g[1]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.776        ; 0.261      ; 4.197      ;
; -3.159 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|rdptr_g[4]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.776        ; 0.261      ; 4.197      ;
; -3.159 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|rdptr_g[3]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.776        ; 0.261      ; 4.197      ;
+--------+--------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                                                                                                                                                                                                            ;
+--------+--------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                            ; To Node                                                                                                                                                                                                                   ; Launch Clock                                                          ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; -2.859 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|counter[0]                                                                                                                                                     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 1.544        ; -0.217     ; 4.187      ;
; -2.859 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|counter[1]                                                                                                                                                     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 1.544        ; -0.217     ; 4.187      ;
; -2.859 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|counter[2]                                                                                                                                                     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 1.544        ; -0.217     ; 4.187      ;
; -2.859 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|counter[3]                                                                                                                                                     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 1.544        ; -0.217     ; 4.187      ;
; -2.859 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|counter[4]                                                                                                                                                     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 1.544        ; -0.217     ; 4.187      ;
; -2.859 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|counter[5]                                                                                                                                                     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 1.544        ; -0.217     ; 4.187      ;
; -2.859 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|counter[6]                                                                                                                                                     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 1.544        ; -0.217     ; 4.187      ;
; -2.859 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|counter[7]                                                                                                                                                     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 1.544        ; -0.217     ; 4.187      ;
; -2.859 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|counter[8]                                                                                                                                                     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 1.544        ; -0.217     ; 4.187      ;
; -2.859 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|counter[9]                                                                                                                                                     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 1.544        ; -0.217     ; 4.187      ;
; -2.859 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|reset                                                                                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 1.544        ; -0.217     ; 4.187      ;
; -1.310 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 3.080        ; -0.191     ; 4.200      ;
; -1.310 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 3.080        ; -0.191     ; 4.200      ;
; -1.310 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 3.080        ; -0.191     ; 4.200      ;
; -1.310 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 3.080        ; -0.191     ; 4.200      ;
; -1.310 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|wrptr_g[0]                                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 3.080        ; -0.191     ; 4.200      ;
; -1.310 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|wrptr_g[3]                                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 3.080        ; -0.191     ; 4.200      ;
; -1.310 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|wrptr_g[6]                                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 3.080        ; -0.191     ; 4.200      ;
; -1.310 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|wrfull_eq_comp_lsb_mux_reg                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 3.080        ; -0.191     ; 4.200      ;
; -1.310 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|wrfull_eq_comp_msb_mux_reg                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 3.080        ; -0.191     ; 4.200      ;
; -1.310 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|wrptr_g[1]                                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 3.080        ; -0.191     ; 4.200      ;
; -1.309 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 3.080        ; -0.186     ; 4.204      ;
; -1.309 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 3.080        ; -0.186     ; 4.204      ;
; -1.309 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 3.080        ; -0.186     ; 4.204      ;
; -1.309 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|wrptr_g[4]                                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 3.080        ; -0.186     ; 4.204      ;
; -1.309 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|wrptr_g[2]                                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 3.080        ; -0.186     ; 4.204      ;
; -1.309 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|delayed_wrptr_g[5]                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 3.080        ; -0.196     ; 4.194      ;
; -1.309 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|delayed_wrptr_g[8]                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 3.080        ; -0.196     ; 4.194      ;
; -1.309 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|delayed_wrptr_g[6]                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 3.080        ; -0.196     ; 4.194      ;
; -1.309 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|delayed_wrptr_g[7]                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 3.080        ; -0.196     ; 4.194      ;
; -1.309 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|delayed_wrptr_g[9]                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 3.080        ; -0.196     ; 4.194      ;
; -0.876 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 3.080        ; 0.247      ; 4.204      ;
; -0.876 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 3.080        ; 0.247      ; 4.204      ;
; -0.876 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 3.080        ; 0.247      ; 4.204      ;
; -0.876 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 3.080        ; 0.247      ; 4.204      ;
; -0.876 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 3.080        ; 0.247      ; 4.204      ;
; -0.876 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 3.080        ; 0.247      ; 4.204      ;
; -0.876 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 3.080        ; 0.247      ; 4.204      ;
; -0.872 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|wrptr_g[5]                                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 3.080        ; 0.246      ; 4.199      ;
; -0.872 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|wrptr_g[8]                                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 3.080        ; 0.246      ; 4.199      ;
; -0.872 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|wrptr_g[7]                                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 3.080        ; 0.246      ; 4.199      ;
; -0.872 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|wrptr_g[9]                                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 3.080        ; 0.246      ; 4.199      ;
; -0.866 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|delayed_wrptr_g[2]                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 3.080        ; 0.252      ; 4.199      ;
; -0.866 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|delayed_wrptr_g[4]                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 3.080        ; 0.252      ; 4.199      ;
; -0.866 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|delayed_wrptr_g[0]                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 3.080        ; 0.252      ; 4.199      ;
; -0.866 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|delayed_wrptr_g[3]                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 3.080        ; 0.252      ; 4.199      ;
; -0.866 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|delayed_wrptr_g[1]                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 3.080        ; 0.252      ; 4.199      ;
+--------+--------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4]'                                                                                                                                                                                                          ;
+--------+--------------------------------------+-------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                            ; To Node                                                                 ; Launch Clock                                                          ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------+-------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; -2.851 ; system_ctrl:u_system_ctrl|delay_done ; smg_interface_demo:u4|demo_control_module:U1|rNum[13]                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 1.544        ; -0.185     ; 4.211      ;
; -2.851 ; system_ctrl:u_system_ctrl|delay_done ; smg_interface_demo:u4|demo_control_module:U1|rNum[14]                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 1.544        ; -0.185     ; 4.211      ;
; -2.851 ; system_ctrl:u_system_ctrl|delay_done ; smg_interface_demo:u4|demo_control_module:U1|rNum[12]                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 1.544        ; -0.185     ; 4.211      ;
; -2.851 ; system_ctrl:u_system_ctrl|delay_done ; smg_interface_demo:u4|demo_control_module:U1|rNumber[12]                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 1.544        ; -0.185     ; 4.211      ;
; -2.851 ; system_ctrl:u_system_ctrl|delay_done ; smg_interface_demo:u4|demo_control_module:U1|rNumber[14]                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 1.544        ; -0.185     ; 4.211      ;
; -2.851 ; system_ctrl:u_system_ctrl|delay_done ; smg_interface_demo:u4|demo_control_module:U1|rNumber[15]                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 1.544        ; -0.185     ; 4.211      ;
; -2.851 ; system_ctrl:u_system_ctrl|delay_done ; smg_interface_demo:u4|demo_control_module:U1|rNumber[19]                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 1.544        ; -0.185     ; 4.211      ;
; -2.851 ; system_ctrl:u_system_ctrl|delay_done ; smg_interface_demo:u4|demo_control_module:U1|rNumber[17]                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 1.544        ; -0.185     ; 4.211      ;
; -2.851 ; system_ctrl:u_system_ctrl|delay_done ; smg_interface_demo:u4|demo_control_module:U1|rNumber[13]                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 1.544        ; -0.185     ; 4.211      ;
; -2.849 ; system_ctrl:u_system_ctrl|delay_done ; key_test:u6|temp_value[1]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 1.544        ; -0.180     ; 4.214      ;
; -2.849 ; system_ctrl:u_system_ctrl|delay_done ; key_test:u6|temp_value[2]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 1.544        ; -0.180     ; 4.214      ;
; -2.849 ; system_ctrl:u_system_ctrl|delay_done ; key_test:u6|temp_value[0]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 1.544        ; -0.180     ; 4.214      ;
; -2.847 ; system_ctrl:u_system_ctrl|delay_done ; smg_interface_demo:u4|demo_control_module:U1|rNumber[16]                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 1.544        ; -0.186     ; 4.206      ;
; -2.847 ; system_ctrl:u_system_ctrl|delay_done ; smg_interface_demo:u4|demo_control_module:U1|rNumber[4]                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 1.544        ; -0.186     ; 4.206      ;
; -2.847 ; system_ctrl:u_system_ctrl|delay_done ; smg_interface_demo:u4|smg_interface:U2|smg_control_module:U1|rNumber[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 1.544        ; -0.188     ; 4.204      ;
; -2.847 ; system_ctrl:u_system_ctrl|delay_done ; smg_interface_demo:u4|demo_control_module:U1|rNumber[18]                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 1.544        ; -0.185     ; 4.207      ;
; -2.847 ; system_ctrl:u_system_ctrl|delay_done ; smg_interface_demo:u4|demo_control_module:U1|rNumber[6]                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 1.544        ; -0.186     ; 4.206      ;
; -2.847 ; system_ctrl:u_system_ctrl|delay_done ; smg_interface_demo:u4|smg_interface:U2|smg_control_module:U1|rNumber[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 1.544        ; -0.188     ; 4.204      ;
; -2.847 ; system_ctrl:u_system_ctrl|delay_done ; smg_interface_demo:u4|demo_control_module:U1|rNumber[7]                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 1.544        ; -0.186     ; 4.206      ;
; -2.847 ; system_ctrl:u_system_ctrl|delay_done ; smg_interface_demo:u4|smg_interface:U2|smg_control_module:U1|rNumber[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 1.544        ; -0.188     ; 4.204      ;
; -2.847 ; system_ctrl:u_system_ctrl|delay_done ; smg_interface_demo:u4|demo_control_module:U1|rNumber[5]                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 1.544        ; -0.186     ; 4.206      ;
; -2.847 ; system_ctrl:u_system_ctrl|delay_done ; smg_interface_demo:u4|smg_interface:U2|smg_control_module:U1|rNumber[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 1.544        ; -0.188     ; 4.204      ;
; -2.847 ; system_ctrl:u_system_ctrl|delay_done ; smg_interface_demo:u4|smg_interface:U2|smg_encode_module:U2|rSMG[0]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 1.544        ; -0.188     ; 4.204      ;
; -2.847 ; system_ctrl:u_system_ctrl|delay_done ; smg_interface_demo:u4|smg_interface:U2|smg_encode_module:U2|rSMG[1]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 1.544        ; -0.188     ; 4.204      ;
; -2.847 ; system_ctrl:u_system_ctrl|delay_done ; smg_interface_demo:u4|smg_interface:U2|smg_encode_module:U2|rSMG[2]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 1.544        ; -0.188     ; 4.204      ;
; -2.847 ; system_ctrl:u_system_ctrl|delay_done ; smg_interface_demo:u4|smg_interface:U2|smg_encode_module:U2|rSMG[3]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 1.544        ; -0.188     ; 4.204      ;
; -2.847 ; system_ctrl:u_system_ctrl|delay_done ; smg_interface_demo:u4|smg_interface:U2|smg_encode_module:U2|rSMG[4]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 1.544        ; -0.188     ; 4.204      ;
; -2.847 ; system_ctrl:u_system_ctrl|delay_done ; smg_interface_demo:u4|smg_interface:U2|smg_encode_module:U2|rSMG[5]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 1.544        ; -0.188     ; 4.204      ;
; -2.847 ; system_ctrl:u_system_ctrl|delay_done ; smg_interface_demo:u4|smg_interface:U2|smg_encode_module:U2|rSMG[6]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 1.544        ; -0.188     ; 4.204      ;
; -2.837 ; system_ctrl:u_system_ctrl|delay_done ; sos_generator_module:u5|sos_module:U2|Count1[13]                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 1.544        ; -0.183     ; 4.199      ;
; -2.837 ; system_ctrl:u_system_ctrl|delay_done ; sos_generator_module:u5|control_module:U1|Count1[9]                     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 1.544        ; -0.156     ; 4.226      ;
; -2.837 ; system_ctrl:u_system_ctrl|delay_done ; rtc_test:u1|rtc_time:U2|ds1302_module:U1|cmd_control:U1|rData[1]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 1.544        ; -0.182     ; 4.200      ;
; -2.837 ; system_ctrl:u_system_ctrl|delay_done ; rtc_test:u1|rtc_time:U2|ds1302_module:U1|i2c_com:U2|rData[1]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 1.544        ; -0.183     ; 4.199      ;
; -2.837 ; system_ctrl:u_system_ctrl|delay_done ; rtc_test:u1|rtc_time:U2|ds1302_module:U1|cmd_control:U1|rData[4]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 1.544        ; -0.182     ; 4.200      ;
; -2.837 ; system_ctrl:u_system_ctrl|delay_done ; rtc_test:u1|rtc_time:U2|ds1302_module:U1|cmd_control:U1|rData[5]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 1.544        ; -0.182     ; 4.200      ;
; -2.836 ; system_ctrl:u_system_ctrl|delay_done ; smg_interface_demo:u4|smg_interface:U2|smg_scan_module:U3|rScan[4]      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 1.544        ; -0.195     ; 4.186      ;
; -2.836 ; system_ctrl:u_system_ctrl|delay_done ; sos_generator_module:u5|sos_module:U2|isCount                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 1.544        ; -0.194     ; 4.187      ;
; -2.836 ; system_ctrl:u_system_ctrl|delay_done ; rtc_test:u1|rtc_time:U2|isStart[0]                                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 1.544        ; -0.188     ; 4.193      ;
; -2.836 ; system_ctrl:u_system_ctrl|delay_done ; rtc_test:u1|rtc_time:U2|isStart[6]                                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 1.544        ; -0.188     ; 4.193      ;
; -2.836 ; system_ctrl:u_system_ctrl|delay_done ; rtc_test:u1|rtc_time:U2|isStart[7]                                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 1.544        ; -0.188     ; 4.193      ;
; -2.836 ; system_ctrl:u_system_ctrl|delay_done ; rtc_test:u1|rtc_time:U2|isStart[4]                                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 1.544        ; -0.188     ; 4.193      ;
; -2.836 ; system_ctrl:u_system_ctrl|delay_done ; rtc_test:u1|rtc_time:U2|isStart[5]                                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 1.544        ; -0.188     ; 4.193      ;
; -2.836 ; system_ctrl:u_system_ctrl|delay_done ; rtc_test:u1|rtc_time:U2|isStart[1]                                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 1.544        ; -0.188     ; 4.193      ;
; -2.836 ; system_ctrl:u_system_ctrl|delay_done ; smg_interface_demo:u4|demo_control_module:U1|rNum[22]                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 1.544        ; -0.185     ; 4.196      ;
; -2.836 ; system_ctrl:u_system_ctrl|delay_done ; smg_interface_demo:u4|demo_control_module:U1|rNum[23]                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 1.544        ; -0.185     ; 4.196      ;
; -2.836 ; system_ctrl:u_system_ctrl|delay_done ; smg_interface_demo:u4|demo_control_module:U1|rNum[21]                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 1.544        ; -0.185     ; 4.196      ;
; -2.836 ; system_ctrl:u_system_ctrl|delay_done ; smg_interface_demo:u4|demo_control_module:U1|rNum[16]                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 1.544        ; -0.176     ; 4.205      ;
; -2.836 ; system_ctrl:u_system_ctrl|delay_done ; smg_interface_demo:u4|demo_control_module:U1|rNum[17]                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 1.544        ; -0.176     ; 4.205      ;
; -2.836 ; system_ctrl:u_system_ctrl|delay_done ; smg_interface_demo:u4|demo_control_module:U1|rNum[18]                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 1.544        ; -0.176     ; 4.205      ;
; -2.836 ; system_ctrl:u_system_ctrl|delay_done ; smg_interface_demo:u4|demo_control_module:U1|rNumber[20]                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 1.544        ; -0.186     ; 4.195      ;
; -2.836 ; system_ctrl:u_system_ctrl|delay_done ; smg_interface_demo:u4|demo_control_module:U1|rNumber[8]                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 1.544        ; -0.186     ; 4.195      ;
; -2.836 ; system_ctrl:u_system_ctrl|delay_done ; smg_interface_demo:u4|demo_control_module:U1|rNumber[10]                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 1.544        ; -0.186     ; 4.195      ;
; -2.836 ; system_ctrl:u_system_ctrl|delay_done ; smg_interface_demo:u4|demo_control_module:U1|rNumber[22]                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 1.544        ; -0.186     ; 4.195      ;
; -2.836 ; system_ctrl:u_system_ctrl|delay_done ; smg_interface_demo:u4|demo_control_module:U1|rNumber[23]                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 1.544        ; -0.186     ; 4.195      ;
; -2.836 ; system_ctrl:u_system_ctrl|delay_done ; smg_interface_demo:u4|demo_control_module:U1|rNumber[11]                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 1.544        ; -0.186     ; 4.195      ;
; -2.836 ; system_ctrl:u_system_ctrl|delay_done ; smg_interface_demo:u4|demo_control_module:U1|rNumber[21]                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 1.544        ; -0.186     ; 4.195      ;
; -2.836 ; system_ctrl:u_system_ctrl|delay_done ; smg_interface_demo:u4|demo_control_module:U1|rNumber[9]                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 1.544        ; -0.186     ; 4.195      ;
; -2.836 ; system_ctrl:u_system_ctrl|delay_done ; rtc_test:u1|rtc_time:U2|ds1302_module:U1|cmd_control:U1|rRead[4]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 1.544        ; -0.182     ; 4.199      ;
; -2.836 ; system_ctrl:u_system_ctrl|delay_done ; rtc_test:u1|rtc_time:U2|ds1302_module:U1|i2c_com:U2|rData[6]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 1.544        ; -0.181     ; 4.200      ;
; -2.836 ; system_ctrl:u_system_ctrl|delay_done ; rtc_test:u1|rtc_time:U2|ds1302_module:U1|i2c_com:U2|rRST                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 1.544        ; -0.169     ; 4.212      ;
; -2.836 ; system_ctrl:u_system_ctrl|delay_done ; rtc_test:u1|rtc_time:U2|ds1302_module:U1|i2c_com:U2|rSCLK               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 1.544        ; -0.181     ; 4.200      ;
; -2.836 ; system_ctrl:u_system_ctrl|delay_done ; led_test:u2|led[0]                                                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 1.544        ; -0.188     ; 4.193      ;
; -2.836 ; system_ctrl:u_system_ctrl|delay_done ; led_test:u2|led[1]                                                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 1.544        ; -0.188     ; 4.193      ;
; -2.836 ; system_ctrl:u_system_ctrl|delay_done ; led_test:u2|led[2]                                                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 1.544        ; -0.188     ; 4.193      ;
; -2.836 ; system_ctrl:u_system_ctrl|delay_done ; led_test:u2|led[3]                                                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 1.544        ; -0.188     ; 4.193      ;
; -2.836 ; system_ctrl:u_system_ctrl|delay_done ; smg_interface_demo:u4|smg_interface:U2|smg_scan_module:U3|rScan[0]      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 1.544        ; -0.195     ; 4.186      ;
; -2.836 ; system_ctrl:u_system_ctrl|delay_done ; smg_interface_demo:u4|smg_interface:U2|smg_scan_module:U3|rScan[1]      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 1.544        ; -0.195     ; 4.186      ;
; -2.836 ; system_ctrl:u_system_ctrl|delay_done ; smg_interface_demo:u4|smg_interface:U2|smg_scan_module:U3|rScan[2]      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 1.544        ; -0.195     ; 4.186      ;
; -2.836 ; system_ctrl:u_system_ctrl|delay_done ; smg_interface_demo:u4|smg_interface:U2|smg_scan_module:U3|rScan[3]      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 1.544        ; -0.195     ; 4.186      ;
; -2.836 ; system_ctrl:u_system_ctrl|delay_done ; smg_interface_demo:u4|smg_interface:U2|smg_scan_module:U3|rScan[5]      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 1.544        ; -0.195     ; 4.186      ;
; -2.823 ; system_ctrl:u_system_ctrl|delay_done ; smg_interface_demo:u4|demo_control_module:U1|rNumber[0]                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 1.544        ; -0.175     ; 4.193      ;
; -2.823 ; system_ctrl:u_system_ctrl|delay_done ; smg_interface_demo:u4|demo_control_module:U1|rNumber[2]                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 1.544        ; -0.175     ; 4.193      ;
; -2.823 ; system_ctrl:u_system_ctrl|delay_done ; smg_interface_demo:u4|demo_control_module:U1|rNumber[3]                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 1.544        ; -0.175     ; 4.193      ;
; -2.823 ; system_ctrl:u_system_ctrl|delay_done ; smg_interface_demo:u4|demo_control_module:U1|rNumber[1]                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 1.544        ; -0.175     ; 4.193      ;
; -2.417 ; system_ctrl:u_system_ctrl|delay_done ; smg_interface_demo:u4|demo_control_module:U1|rNum[15]                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 1.544        ; 0.246      ; 4.208      ;
; -2.414 ; system_ctrl:u_system_ctrl|delay_done ; smg_interface_demo:u4|demo_control_module:U1|i[3]                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 1.544        ; 0.248      ; 4.207      ;
; -2.414 ; system_ctrl:u_system_ctrl|delay_done ; smg_interface_demo:u4|demo_control_module:U1|i[2]                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 1.544        ; 0.248      ; 4.207      ;
; -2.414 ; system_ctrl:u_system_ctrl|delay_done ; smg_interface_demo:u4|demo_control_module:U1|rNum[4]                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 1.544        ; 0.247      ; 4.206      ;
; -2.414 ; system_ctrl:u_system_ctrl|delay_done ; smg_interface_demo:u4|demo_control_module:U1|rNum[5]                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 1.544        ; 0.247      ; 4.206      ;
; -2.414 ; system_ctrl:u_system_ctrl|delay_done ; smg_interface_demo:u4|demo_control_module:U1|rNum[6]                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 1.544        ; 0.247      ; 4.206      ;
; -2.414 ; system_ctrl:u_system_ctrl|delay_done ; smg_interface_demo:u4|demo_control_module:U1|rNum[7]                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 1.544        ; 0.247      ; 4.206      ;
; -2.403 ; system_ctrl:u_system_ctrl|delay_done ; rtc_test:u1|rtc_time:U2|ds1302_module:U1|cmd_control:U1|rAddr[3]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 1.544        ; 0.262      ; 4.210      ;
; -2.403 ; system_ctrl:u_system_ctrl|delay_done ; rtc_test:u1|rtc_time:U2|ds1302_module:U1|cmd_control:U1|rAddr[7]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 1.544        ; 0.263      ; 4.211      ;
; -2.403 ; system_ctrl:u_system_ctrl|delay_done ; led_test:u2|timer[17]                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 1.544        ; 0.245      ; 4.193      ;
; -2.403 ; system_ctrl:u_system_ctrl|delay_done ; led_test:u2|timer[22]                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 1.544        ; 0.245      ; 4.193      ;
; -2.403 ; system_ctrl:u_system_ctrl|delay_done ; led_test:u2|timer[25]                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 1.544        ; 0.245      ; 4.193      ;
; -2.402 ; system_ctrl:u_system_ctrl|delay_done ; smg_interface_demo:u4|smg_interface:U2|smg_control_module:U1|i[0]       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 1.544        ; 0.239      ; 4.186      ;
; -2.402 ; system_ctrl:u_system_ctrl|delay_done ; smg_interface_demo:u4|smg_interface:U2|smg_control_module:U1|i[2]       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 1.544        ; 0.239      ; 4.186      ;
; -2.402 ; system_ctrl:u_system_ctrl|delay_done ; smg_interface_demo:u4|smg_interface:U2|smg_control_module:U1|i[1]       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 1.544        ; 0.239      ; 4.186      ;
; -2.401 ; system_ctrl:u_system_ctrl|delay_done ; key_test:u6|key_scan[0]                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 1.544        ; 0.257      ; 4.203      ;
; -2.401 ; system_ctrl:u_system_ctrl|delay_done ; key_test:u6|key_scan[1]                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 1.544        ; 0.257      ; 4.203      ;
; -2.401 ; system_ctrl:u_system_ctrl|delay_done ; key_test:u6|key_scan[2]                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 1.544        ; 0.257      ; 4.203      ;
; -2.400 ; system_ctrl:u_system_ctrl|delay_done ; rtc_test:u1|rtc_time:U2|isStart[2]                                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 1.544        ; 0.248      ; 4.193      ;
; -2.400 ; system_ctrl:u_system_ctrl|delay_done ; rtc_test:u1|rtc_time:U2|i[1]                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 1.544        ; 0.248      ; 4.193      ;
; -2.400 ; system_ctrl:u_system_ctrl|delay_done ; rtc_test:u1|rtc_time:U2|i[0]                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 1.544        ; 0.248      ; 4.193      ;
; -2.400 ; system_ctrl:u_system_ctrl|delay_done ; rtc_test:u1|rtc_time:U2|i[2]                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 1.544        ; 0.248      ; 4.193      ;
; -2.400 ; system_ctrl:u_system_ctrl|delay_done ; rtc_test:u1|rtc_time:U2|rData[5]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 1.544        ; 0.248      ; 4.193      ;
; -2.396 ; system_ctrl:u_system_ctrl|delay_done ; sos_generator_module:u5|sos_module:U2|i[3]                              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 1.544        ; 0.246      ; 4.187      ;
; -2.396 ; system_ctrl:u_system_ctrl|delay_done ; sos_generator_module:u5|sos_module:U2|i[2]                              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 1.544        ; 0.246      ; 4.187      ;
; -2.396 ; system_ctrl:u_system_ctrl|delay_done ; sos_generator_module:u5|sos_module:U2|i[1]                              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 1.544        ; 0.246      ; 4.187      ;
+--------+--------------------------------------+-------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------+------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                              ; To Node                                                                                                                                                                                                                                ; Launch Clock                                                          ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; -2.749 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|q_b[15]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; 0.129      ; 3.178      ;
; -2.749 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|q_b[14]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; 0.129      ; 3.178      ;
; -2.749 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|q_b[13]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; 0.129      ; 3.178      ;
; -2.749 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|q_b[12]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; 0.129      ; 3.178      ;
; -2.749 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|q_b[11]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; 0.129      ; 3.178      ;
; -2.749 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|q_b[10]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; 0.129      ; 3.178      ;
; -2.749 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|q_b[9]                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; 0.129      ; 3.178      ;
; -2.749 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|q_b[8]                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; 0.129      ; 3.178      ;
; -2.749 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|q_b[7]                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; 0.129      ; 3.178      ;
; -2.749 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|q_b[6]                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; 0.129      ; 3.178      ;
; -2.749 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|q_b[5]                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; 0.129      ; 3.178      ;
; -2.749 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|q_b[4]                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; 0.129      ; 3.178      ;
; -2.749 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|q_b[3]                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; 0.129      ; 3.178      ;
; -2.749 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|q_b[2]                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; 0.129      ; 3.178      ;
; -2.749 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|q_b[1]                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; 0.129      ; 3.178      ;
; -2.749 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|q_b[0]                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; 0.129      ; 3.178      ;
; -2.674 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|ram_block11a0~portb_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; 0.136      ; 3.242      ;
; -2.667 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|rdemp_eq_comp_msb_aeb                                     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -0.176     ; 2.876      ;
; -2.667 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -0.176     ; 2.876      ;
; -2.652 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|rdptr_g[3]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -0.176     ; 2.861      ;
; -2.652 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|rdptr_g[0]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -0.176     ; 2.861      ;
; -2.652 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|rdptr_g[1]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -0.176     ; 2.861      ;
; -2.652 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|rdptr_g[2]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -0.176     ; 2.861      ;
; -2.652 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|rdptr_g[4]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -0.176     ; 2.861      ;
; -2.609 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|rdptr_g[5]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -0.175     ; 2.819      ;
; -2.609 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|rdptr_g[9]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -0.175     ; 2.819      ;
; -2.609 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|rdptr_g[7]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -0.175     ; 2.819      ;
; -2.609 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|rdptr_g[6]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -0.175     ; 2.819      ;
; -2.609 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|rdptr_g[8]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -0.175     ; 2.819      ;
; -2.370 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -0.181     ; 2.574      ;
; -2.370 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -0.181     ; 2.574      ;
; -2.248 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -0.180     ; 2.453      ;
; -2.248 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -0.180     ; 2.453      ;
; -2.248 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -0.180     ; 2.453      ;
; -2.248 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -0.180     ; 2.453      ;
; -2.248 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -0.180     ; 2.453      ;
; -2.248 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -0.180     ; 2.453      ;
; -2.248 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -0.180     ; 2.453      ;
; -2.248 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[2]               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -0.180     ; 2.453      ;
; -2.248 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1]               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -0.180     ; 2.453      ;
; -2.248 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[0]               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -0.180     ; 2.453      ;
; -2.248 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -0.180     ; 2.453      ;
; -2.248 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -0.180     ; 2.453      ;
; 11.213 ; system_ctrl:u_system_ctrl|delay_done                                                                                   ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|q_b[15]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.228      ; 4.315      ;
; 11.213 ; system_ctrl:u_system_ctrl|delay_done                                                                                   ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|q_b[14]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.228      ; 4.315      ;
; 11.213 ; system_ctrl:u_system_ctrl|delay_done                                                                                   ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|q_b[13]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.228      ; 4.315      ;
; 11.213 ; system_ctrl:u_system_ctrl|delay_done                                                                                   ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|q_b[12]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.228      ; 4.315      ;
; 11.213 ; system_ctrl:u_system_ctrl|delay_done                                                                                   ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|q_b[11]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.228      ; 4.315      ;
; 11.213 ; system_ctrl:u_system_ctrl|delay_done                                                                                   ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|q_b[10]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.228      ; 4.315      ;
; 11.213 ; system_ctrl:u_system_ctrl|delay_done                                                                                   ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|q_b[9]                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.228      ; 4.315      ;
; 11.213 ; system_ctrl:u_system_ctrl|delay_done                                                                                   ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|q_b[8]                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.228      ; 4.315      ;
; 11.213 ; system_ctrl:u_system_ctrl|delay_done                                                                                   ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|q_b[7]                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.228      ; 4.315      ;
; 11.213 ; system_ctrl:u_system_ctrl|delay_done                                                                                   ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|q_b[6]                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.228      ; 4.315      ;
; 11.213 ; system_ctrl:u_system_ctrl|delay_done                                                                                   ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|q_b[5]                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.228      ; 4.315      ;
; 11.213 ; system_ctrl:u_system_ctrl|delay_done                                                                                   ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|q_b[4]                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.228      ; 4.315      ;
; 11.213 ; system_ctrl:u_system_ctrl|delay_done                                                                                   ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|q_b[3]                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.228      ; 4.315      ;
; 11.213 ; system_ctrl:u_system_ctrl|delay_done                                                                                   ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|q_b[2]                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.228      ; 4.315      ;
; 11.213 ; system_ctrl:u_system_ctrl|delay_done                                                                                   ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|q_b[1]                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.228      ; 4.315      ;
; 11.213 ; system_ctrl:u_system_ctrl|delay_done                                                                                   ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|q_b[0]                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.228      ; 4.315      ;
; 11.288 ; system_ctrl:u_system_ctrl|delay_done                                                                                   ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|ram_block11a0~portb_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.235      ; 4.379      ;
; 11.295 ; system_ctrl:u_system_ctrl|delay_done                                                                                   ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|rdemp_eq_comp_msb_aeb                                     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.077     ; 4.013      ;
; 11.295 ; system_ctrl:u_system_ctrl|delay_done                                                                                   ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.077     ; 4.013      ;
; 11.310 ; system_ctrl:u_system_ctrl|delay_done                                                                                   ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|rdptr_g[3]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.077     ; 3.998      ;
; 11.310 ; system_ctrl:u_system_ctrl|delay_done                                                                                   ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|rdptr_g[0]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.077     ; 3.998      ;
; 11.310 ; system_ctrl:u_system_ctrl|delay_done                                                                                   ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|rdptr_g[1]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.077     ; 3.998      ;
; 11.310 ; system_ctrl:u_system_ctrl|delay_done                                                                                   ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|rdptr_g[2]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.077     ; 3.998      ;
; 11.310 ; system_ctrl:u_system_ctrl|delay_done                                                                                   ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|rdptr_g[4]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.077     ; 3.998      ;
; 11.345 ; system_ctrl:u_system_ctrl|delay_done                                                                                   ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|rdptr_g[5]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.076     ; 3.964      ;
; 11.345 ; system_ctrl:u_system_ctrl|delay_done                                                                                   ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|rdptr_g[9]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.076     ; 3.964      ;
; 11.345 ; system_ctrl:u_system_ctrl|delay_done                                                                                   ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|rdptr_g[7]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.076     ; 3.964      ;
; 11.345 ; system_ctrl:u_system_ctrl|delay_done                                                                                   ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|rdptr_g[6]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.076     ; 3.964      ;
; 11.345 ; system_ctrl:u_system_ctrl|delay_done                                                                                   ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|rdptr_g[8]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.076     ; 3.964      ;
; 11.560 ; system_ctrl:u_system_ctrl|delay_done                                                                                   ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.082     ; 3.743      ;
; 11.560 ; system_ctrl:u_system_ctrl|delay_done                                                                                   ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.082     ; 3.743      ;
; 11.684 ; system_ctrl:u_system_ctrl|delay_done                                                                                   ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.081     ; 3.620      ;
; 11.684 ; system_ctrl:u_system_ctrl|delay_done                                                                                   ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.081     ; 3.620      ;
; 11.684 ; system_ctrl:u_system_ctrl|delay_done                                                                                   ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.081     ; 3.620      ;
; 11.684 ; system_ctrl:u_system_ctrl|delay_done                                                                                   ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.081     ; 3.620      ;
; 11.684 ; system_ctrl:u_system_ctrl|delay_done                                                                                   ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.081     ; 3.620      ;
; 11.684 ; system_ctrl:u_system_ctrl|delay_done                                                                                   ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.081     ; 3.620      ;
; 11.684 ; system_ctrl:u_system_ctrl|delay_done                                                                                   ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.081     ; 3.620      ;
; 11.684 ; system_ctrl:u_system_ctrl|delay_done                                                                                   ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[2]               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.081     ; 3.620      ;
; 11.684 ; system_ctrl:u_system_ctrl|delay_done                                                                                   ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1]               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.081     ; 3.620      ;
; 11.684 ; system_ctrl:u_system_ctrl|delay_done                                                                                   ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[0]               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.081     ; 3.620      ;
; 11.684 ; system_ctrl:u_system_ctrl|delay_done                                                                                   ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.081     ; 3.620      ;
; 11.684 ; system_ctrl:u_system_ctrl|delay_done                                                                                   ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.081     ; 3.620      ;
+--------+------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                              ; To Node                                                                                                                                                                                                                                ; Launch Clock                                                          ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; 2.190 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.392       ; 0.182      ; 2.212      ;
; 2.190 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.392       ; 0.182      ; 2.212      ;
; 2.190 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.392       ; 0.182      ; 2.212      ;
; 2.190 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.392       ; 0.182      ; 2.212      ;
; 2.190 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.392       ; 0.182      ; 2.212      ;
; 2.190 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.392       ; 0.182      ; 2.212      ;
; 2.190 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.392       ; 0.182      ; 2.212      ;
; 2.190 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[2]               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.392       ; 0.182      ; 2.212      ;
; 2.190 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1]               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.392       ; 0.182      ; 2.212      ;
; 2.190 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[0]               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.392       ; 0.182      ; 2.212      ;
; 2.190 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.392       ; 0.182      ; 2.212      ;
; 2.190 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.392       ; 0.182      ; 2.212      ;
; 2.309 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.392       ; 0.181      ; 2.330      ;
; 2.309 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.392       ; 0.181      ; 2.330      ;
; 2.394 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|ram_block11a0~portb_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.392       ; 0.493      ; 2.769      ;
; 2.440 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|q_b[15]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.392       ; 0.488      ; 2.767      ;
; 2.440 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|q_b[14]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.392       ; 0.488      ; 2.767      ;
; 2.440 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|q_b[13]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.392       ; 0.488      ; 2.767      ;
; 2.440 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|q_b[12]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.392       ; 0.488      ; 2.767      ;
; 2.440 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|q_b[11]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.392       ; 0.488      ; 2.767      ;
; 2.440 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|q_b[10]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.392       ; 0.488      ; 2.767      ;
; 2.440 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|q_b[9]                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.392       ; 0.488      ; 2.767      ;
; 2.440 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|q_b[8]                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.392       ; 0.488      ; 2.767      ;
; 2.440 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|q_b[7]                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.392       ; 0.488      ; 2.767      ;
; 2.440 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|q_b[6]                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.392       ; 0.488      ; 2.767      ;
; 2.440 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|q_b[5]                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.392       ; 0.488      ; 2.767      ;
; 2.440 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|q_b[4]                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.392       ; 0.488      ; 2.767      ;
; 2.440 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|q_b[3]                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.392       ; 0.488      ; 2.767      ;
; 2.440 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|q_b[2]                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.392       ; 0.488      ; 2.767      ;
; 2.440 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|q_b[1]                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.392       ; 0.488      ; 2.767      ;
; 2.440 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|q_b[0]                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.392       ; 0.488      ; 2.767      ;
; 2.515 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|rdptr_g[5]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.392       ; 0.187      ; 2.542      ;
; 2.515 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|rdptr_g[9]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.392       ; 0.187      ; 2.542      ;
; 2.515 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|rdptr_g[7]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.392       ; 0.187      ; 2.542      ;
; 2.515 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|rdptr_g[6]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.392       ; 0.187      ; 2.542      ;
; 2.515 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|rdptr_g[8]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.392       ; 0.187      ; 2.542      ;
; 2.540 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|rdptr_g[3]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.392       ; 0.186      ; 2.566      ;
; 2.540 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|rdptr_g[0]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.392       ; 0.186      ; 2.566      ;
; 2.540 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|rdptr_g[1]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.392       ; 0.186      ; 2.566      ;
; 2.540 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|rdptr_g[2]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.392       ; 0.186      ; 2.566      ;
; 2.540 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|rdptr_g[4]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.392       ; 0.186      ; 2.566      ;
; 2.562 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|rdemp_eq_comp_msb_aeb                                     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.392       ; 0.187      ; 2.589      ;
; 2.562 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.392       ; 0.187      ; 2.589      ;
; 3.154 ; system_ctrl:u_system_ctrl|delay_done                                                                                   ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 3.447      ;
; 3.154 ; system_ctrl:u_system_ctrl|delay_done                                                                                   ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 3.447      ;
; 3.154 ; system_ctrl:u_system_ctrl|delay_done                                                                                   ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 3.447      ;
; 3.154 ; system_ctrl:u_system_ctrl|delay_done                                                                                   ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 3.447      ;
; 3.154 ; system_ctrl:u_system_ctrl|delay_done                                                                                   ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 3.447      ;
; 3.154 ; system_ctrl:u_system_ctrl|delay_done                                                                                   ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 3.447      ;
; 3.154 ; system_ctrl:u_system_ctrl|delay_done                                                                                   ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 3.447      ;
; 3.154 ; system_ctrl:u_system_ctrl|delay_done                                                                                   ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[2]               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 3.447      ;
; 3.154 ; system_ctrl:u_system_ctrl|delay_done                                                                                   ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1]               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 3.447      ;
; 3.154 ; system_ctrl:u_system_ctrl|delay_done                                                                                   ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[0]               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 3.447      ;
; 3.154 ; system_ctrl:u_system_ctrl|delay_done                                                                                   ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 3.447      ;
; 3.154 ; system_ctrl:u_system_ctrl|delay_done                                                                                   ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 3.447      ;
; 3.272 ; system_ctrl:u_system_ctrl|delay_done                                                                                   ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 3.564      ;
; 3.272 ; system_ctrl:u_system_ctrl|delay_done                                                                                   ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 3.564      ;
; 3.386 ; system_ctrl:u_system_ctrl|delay_done                                                                                   ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|ram_block11a0~portb_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.392      ; 4.032      ;
; 3.432 ; system_ctrl:u_system_ctrl|delay_done                                                                                   ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|q_b[15]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.387      ; 4.030      ;
; 3.432 ; system_ctrl:u_system_ctrl|delay_done                                                                                   ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|q_b[14]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.387      ; 4.030      ;
; 3.432 ; system_ctrl:u_system_ctrl|delay_done                                                                                   ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|q_b[13]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.387      ; 4.030      ;
; 3.432 ; system_ctrl:u_system_ctrl|delay_done                                                                                   ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|q_b[12]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.387      ; 4.030      ;
; 3.432 ; system_ctrl:u_system_ctrl|delay_done                                                                                   ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|q_b[11]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.387      ; 4.030      ;
; 3.432 ; system_ctrl:u_system_ctrl|delay_done                                                                                   ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|q_b[10]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.387      ; 4.030      ;
; 3.432 ; system_ctrl:u_system_ctrl|delay_done                                                                                   ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|q_b[9]                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.387      ; 4.030      ;
; 3.432 ; system_ctrl:u_system_ctrl|delay_done                                                                                   ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|q_b[8]                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.387      ; 4.030      ;
; 3.432 ; system_ctrl:u_system_ctrl|delay_done                                                                                   ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|q_b[7]                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.387      ; 4.030      ;
; 3.432 ; system_ctrl:u_system_ctrl|delay_done                                                                                   ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|q_b[6]                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.387      ; 4.030      ;
; 3.432 ; system_ctrl:u_system_ctrl|delay_done                                                                                   ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|q_b[5]                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.387      ; 4.030      ;
; 3.432 ; system_ctrl:u_system_ctrl|delay_done                                                                                   ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|q_b[4]                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.387      ; 4.030      ;
; 3.432 ; system_ctrl:u_system_ctrl|delay_done                                                                                   ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|q_b[3]                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.387      ; 4.030      ;
; 3.432 ; system_ctrl:u_system_ctrl|delay_done                                                                                   ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|q_b[2]                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.387      ; 4.030      ;
; 3.432 ; system_ctrl:u_system_ctrl|delay_done                                                                                   ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|q_b[1]                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.387      ; 4.030      ;
; 3.432 ; system_ctrl:u_system_ctrl|delay_done                                                                                   ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|q_b[0]                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.387      ; 4.030      ;
; 3.500 ; system_ctrl:u_system_ctrl|delay_done                                                                                   ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|rdptr_g[5]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 3.798      ;
; 3.500 ; system_ctrl:u_system_ctrl|delay_done                                                                                   ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|rdptr_g[9]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 3.798      ;
; 3.500 ; system_ctrl:u_system_ctrl|delay_done                                                                                   ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|rdptr_g[7]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 3.798      ;
; 3.500 ; system_ctrl:u_system_ctrl|delay_done                                                                                   ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|rdptr_g[6]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 3.798      ;
; 3.500 ; system_ctrl:u_system_ctrl|delay_done                                                                                   ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|rdptr_g[8]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 3.798      ;
; 3.532 ; system_ctrl:u_system_ctrl|delay_done                                                                                   ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|rdptr_g[3]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 3.829      ;
; 3.532 ; system_ctrl:u_system_ctrl|delay_done                                                                                   ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|rdptr_g[0]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 3.829      ;
; 3.532 ; system_ctrl:u_system_ctrl|delay_done                                                                                   ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|rdptr_g[1]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 3.829      ;
; 3.532 ; system_ctrl:u_system_ctrl|delay_done                                                                                   ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|rdptr_g[2]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 3.829      ;
; 3.532 ; system_ctrl:u_system_ctrl|delay_done                                                                                   ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|rdptr_g[4]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 3.829      ;
; 3.554 ; system_ctrl:u_system_ctrl|delay_done                                                                                   ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|rdemp_eq_comp_msb_aeb                                     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 3.852      ;
; 3.554 ; system_ctrl:u_system_ctrl|delay_done                                                                                   ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.086      ; 3.852      ;
+-------+------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+--------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                            ; To Node                                                                                                                                                                                                                                  ; Launch Clock                                                          ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; 2.607 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_ue9:dffpipe14|dffe15a[7] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.008        ; 0.720      ; 3.567      ;
; 2.607 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_ue9:dffpipe14|dffe15a[6] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.008        ; 0.720      ; 3.567      ;
; 2.607 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_ue9:dffpipe14|dffe15a[8] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.008        ; 0.720      ; 3.567      ;
; 2.607 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_ue9:dffpipe14|dffe15a[9] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.008        ; 0.720      ; 3.567      ;
; 2.607 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_ue9:dffpipe14|dffe15a[5] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.008        ; 0.720      ; 3.567      ;
; 2.607 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[3]                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.008        ; 0.720      ; 3.567      ;
; 2.607 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[3]                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.008        ; 0.720      ; 3.567      ;
; 2.607 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[6]                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.008        ; 0.720      ; 3.567      ;
; 2.607 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[6]                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.008        ; 0.720      ; 3.567      ;
; 2.607 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[8]                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.008        ; 0.720      ; 3.567      ;
; 2.642 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_ue9:dffpipe14|dffe15a[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.008        ; 0.720      ; 3.602      ;
; 2.642 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_ue9:dffpipe14|dffe15a[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.008        ; 0.720      ; 3.602      ;
; 2.642 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_ue9:dffpipe14|dffe15a[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.008        ; 0.720      ; 3.602      ;
; 2.642 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_ue9:dffpipe14|dffe15a[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.008        ; 0.720      ; 3.602      ;
; 2.642 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_ue9:dffpipe14|dffe15a[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.008        ; 0.720      ; 3.602      ;
; 2.642 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[2]                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.008        ; 0.720      ; 3.602      ;
; 2.933 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.008        ; 0.685      ; 3.858      ;
; 2.933 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.008        ; 0.685      ; 3.858      ;
; 3.010 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_addr_r[0]                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.008        ; 0.707      ; 3.957      ;
; 3.010 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_addr_r[1]                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.008        ; 0.707      ; 3.957      ;
; 3.010 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_addr_r[2]                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.008        ; 0.707      ; 3.957      ;
; 3.010 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_addr_r[4]                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.008        ; 0.707      ; 3.957      ;
; 3.010 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_addr_r[5]                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.008        ; 0.707      ; 3.957      ;
; 3.011 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_ba_r[0]                                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.008        ; 0.703      ; 3.954      ;
; 3.011 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_ba_r[1]                                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.008        ; 0.703      ; 3.954      ;
; 3.011 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_addr_r[3]                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.008        ; 0.703      ; 3.954      ;
; 3.011 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_addr_r[8]                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.008        ; 0.703      ; 3.954      ;
; 3.011 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_addr_r[9]                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.008        ; 0.703      ; 3.954      ;
; 3.011 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_addr_r[11]                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.008        ; 0.703      ; 3.954      ;
; 3.023 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_din[8]                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.008        ; 0.700      ; 3.963      ;
; 3.024 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rd_ackr1                                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.008        ; 0.692      ; 3.956      ;
; 3.025 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rd_req                                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.008        ; 0.721      ; 3.986      ;
; 3.025 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1011                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.008        ; 0.721      ; 3.986      ;
; 3.025 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1010                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.008        ; 0.721      ; 3.986      ;
; 3.025 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|sdram_ref_req                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.008        ; 0.721      ; 3.986      ;
; 3.025 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wr_req                                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.008        ; 0.721      ; 3.986      ;
; 3.025 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0001                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.008        ; 0.721      ; 3.986      ;
; 3.039 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[9]                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.008        ; 0.680      ; 3.959      ;
; 3.039 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[10]                                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.008        ; 0.680      ; 3.959      ;
; 3.039 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[11]                                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.008        ; 0.680      ; 3.959      ;
; 3.039 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[12]                                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.008        ; 0.680      ; 3.959      ;
; 3.039 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[13]                                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.008        ; 0.680      ; 3.959      ;
; 3.039 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[14]                                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.008        ; 0.680      ; 3.959      ;
; 3.039 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[15]                                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.008        ; 0.680      ; 3.959      ;
; 3.039 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[16]                                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.008        ; 0.680      ; 3.959      ;
; 3.039 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[17]                                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.008        ; 0.680      ; 3.959      ;
; 3.039 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[18]                                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.008        ; 0.680      ; 3.959      ;
; 3.039 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[19]                                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.008        ; 0.680      ; 3.959      ;
; 3.039 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[21]                                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.008        ; 0.680      ; 3.959      ;
; 3.039 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[20]                                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.008        ; 0.680      ; 3.959      ;
; 3.051 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_cmd_r[4]                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.008        ; 0.675      ; 3.966      ;
; 3.053 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rd_ackr2                                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.008        ; 0.661      ; 3.954      ;
; 3.053 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wr_ackr2                                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.008        ; 0.661      ; 3.954      ;
; 3.056 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[0]                                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.008        ; 0.679      ; 3.975      ;
; 3.056 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.008        ; 0.683      ; 3.979      ;
; 3.056 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|alt_synch_pipe_0e8:rs_dgwp|dffpipe_te9:dffpipe12|dffe13a[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.008        ; 0.683      ; 3.979      ;
; 3.056 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|alt_synch_pipe_0e8:rs_dgwp|dffpipe_te9:dffpipe12|dffe13a[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.008        ; 0.683      ; 3.979      ;
; 3.056 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[0]                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.008        ; 0.683      ; 3.979      ;
; 3.056 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[1]                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.008        ; 0.683      ; 3.979      ;
; 3.056 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[2]                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.008        ; 0.683      ; 3.979      ;
; 3.056 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[4]                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.008        ; 0.683      ; 3.979      ;
; 3.056 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[5]                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.008        ; 0.683      ; 3.979      ;
; 3.056 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_cmd_r[0]                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.008        ; 0.677      ; 3.973      ;
; 3.056 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_cmd_r[1]                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.008        ; 0.677      ; 3.973      ;
; 3.056 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_cmd_r[2]                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.008        ; 0.677      ; 3.973      ;
; 3.057 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[4]                                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.008        ; 0.679      ; 3.976      ;
; 3.057 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[8]                                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.008        ; 0.679      ; 3.976      ;
; 3.059 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[0]                                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.008        ; 0.670      ; 3.969      ;
; 3.059 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[1]                                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.008        ; 0.670      ; 3.969      ;
; 3.059 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[3]                                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.008        ; 0.670      ; 3.969      ;
; 3.059 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[4]                                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.008        ; 0.670      ; 3.969      ;
; 3.059 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[5]                                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.008        ; 0.670      ; 3.969      ;
; 3.059 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[6]                                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.008        ; 0.670      ; 3.969      ;
; 3.059 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[7]                                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.008        ; 0.670      ; 3.969      ;
; 3.059 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[8]                                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.008        ; 0.670      ; 3.969      ;
; 3.059 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1001                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.008        ; 0.671      ; 3.970      ;
; 3.059 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[2]                                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.008        ; 0.670      ; 3.969      ;
; 3.059 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[8]                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.008        ; 0.654      ; 3.953      ;
; 3.059 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[9]                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.008        ; 0.654      ; 3.953      ;
; 3.059 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[10]                                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.008        ; 0.654      ; 3.953      ;
; 3.059 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[11]                                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.008        ; 0.654      ; 3.953      ;
; 3.059 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[12]                                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.008        ; 0.654      ; 3.953      ;
; 3.059 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[14]                                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.008        ; 0.654      ; 3.953      ;
; 3.059 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[16]                                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.008        ; 0.654      ; 3.953      ;
; 3.059 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[17]                                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.008        ; 0.654      ; 3.953      ;
; 3.059 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[18]                                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.008        ; 0.654      ; 3.953      ;
; 3.059 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[19]                                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.008        ; 0.654      ; 3.953      ;
; 3.059 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[21]                                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.008        ; 0.654      ; 3.953      ;
; 3.059 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[20]                                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.008        ; 0.654      ; 3.953      ;
; 3.059 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_din[0]                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.008        ; 0.660      ; 3.959      ;
; 3.059 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_din[1]                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.008        ; 0.660      ; 3.959      ;
; 3.059 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_din[2]                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.008        ; 0.660      ; 3.959      ;
; 3.059 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_din[3]                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.008        ; 0.660      ; 3.959      ;
; 3.059 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_din[4]                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.008        ; 0.660      ; 3.959      ;
; 3.059 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_din[5]                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.008        ; 0.660      ; 3.959      ;
; 3.059 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_din[6]                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.008        ; 0.660      ; 3.959      ;
; 3.059 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_din[7]                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.008        ; 0.660      ; 3.959      ;
; 3.059 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_din[9]                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.008        ; 0.660      ; 3.959      ;
; 3.059 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_din[10]                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.008        ; 0.660      ; 3.959      ;
; 3.059 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_din[11]                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.008        ; 0.660      ; 3.959      ;
+-------+--------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4]'                                                                                                                                                                                                     ;
+-------+--------------------------------------+--------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                            ; To Node                                                            ; Launch Clock                                                          ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------+--------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; 3.009 ; system_ctrl:u_system_ctrl|delay_done ; smg_interface_demo:u4|demo_control_module:U1|C1[11]                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.008        ; 0.725      ; 3.974      ;
; 3.009 ; system_ctrl:u_system_ctrl|delay_done ; smg_interface_demo:u4|demo_control_module:U1|C1[14]                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.008        ; 0.725      ; 3.974      ;
; 3.009 ; system_ctrl:u_system_ctrl|delay_done ; smg_interface_demo:u4|demo_control_module:U1|C1[18]                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.008        ; 0.725      ; 3.974      ;
; 3.009 ; system_ctrl:u_system_ctrl|delay_done ; smg_interface_demo:u4|demo_control_module:U1|C1[19]                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.008        ; 0.725      ; 3.974      ;
; 3.009 ; system_ctrl:u_system_ctrl|delay_done ; smg_interface_demo:u4|demo_control_module:U1|C1[22]                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.008        ; 0.725      ; 3.974      ;
; 3.019 ; system_ctrl:u_system_ctrl|delay_done ; rtc_test:u1|rtc_time:U2|ds1302_module:U1|i2c_com:U2|Count1[0]      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.008        ; 0.716      ; 3.975      ;
; 3.019 ; system_ctrl:u_system_ctrl|delay_done ; rtc_test:u1|rtc_time:U2|ds1302_module:U1|i2c_com:U2|Count1[1]      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.008        ; 0.716      ; 3.975      ;
; 3.019 ; system_ctrl:u_system_ctrl|delay_done ; rtc_test:u1|rtc_time:U2|ds1302_module:U1|i2c_com:U2|Count1[2]      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.008        ; 0.716      ; 3.975      ;
; 3.019 ; system_ctrl:u_system_ctrl|delay_done ; rtc_test:u1|rtc_time:U2|ds1302_module:U1|i2c_com:U2|Count1[4]      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.008        ; 0.716      ; 3.975      ;
; 3.019 ; system_ctrl:u_system_ctrl|delay_done ; rtc_test:u1|rtc_time:U2|ds1302_module:U1|i2c_com:U2|Count1[3]      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.008        ; 0.716      ; 3.975      ;
; 3.020 ; system_ctrl:u_system_ctrl|delay_done ; smg_interface_demo:u4|demo_control_module:U1|rNum[20]              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.008        ; 0.709      ; 3.969      ;
; 3.046 ; system_ctrl:u_system_ctrl|delay_done ; rtc_test:u1|rtc_time:U2|ds1302_module:U1|cmd_control:U1|isStart[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.008        ; 0.687      ; 3.973      ;
; 3.046 ; system_ctrl:u_system_ctrl|delay_done ; rtc_test:u1|rtc_time:U2|ds1302_module:U1|cmd_control:U1|i[1]       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.008        ; 0.687      ; 3.973      ;
; 3.046 ; system_ctrl:u_system_ctrl|delay_done ; rtc_test:u1|rtc_time:U2|ds1302_module:U1|cmd_control:U1|i[0]       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.008        ; 0.687      ; 3.973      ;
; 3.046 ; system_ctrl:u_system_ctrl|delay_done ; rtc_test:u1|rtc_time:U2|ds1302_module:U1|cmd_control:U1|isDone     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.008        ; 0.687      ; 3.973      ;
; 3.046 ; system_ctrl:u_system_ctrl|delay_done ; smg_interface_demo:u4|demo_control_module:U1|C1[12]                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.008        ; 0.689      ; 3.975      ;
; 3.046 ; system_ctrl:u_system_ctrl|delay_done ; smg_interface_demo:u4|demo_control_module:U1|C1[13]                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.008        ; 0.689      ; 3.975      ;
; 3.046 ; system_ctrl:u_system_ctrl|delay_done ; smg_interface_demo:u4|demo_control_module:U1|C1[15]                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.008        ; 0.689      ; 3.975      ;
; 3.046 ; system_ctrl:u_system_ctrl|delay_done ; smg_interface_demo:u4|demo_control_module:U1|C1[16]                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.008        ; 0.689      ; 3.975      ;
; 3.046 ; system_ctrl:u_system_ctrl|delay_done ; smg_interface_demo:u4|demo_control_module:U1|C1[17]                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.008        ; 0.689      ; 3.975      ;
; 3.046 ; system_ctrl:u_system_ctrl|delay_done ; smg_interface_demo:u4|demo_control_module:U1|C1[20]                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.008        ; 0.689      ; 3.975      ;
; 3.046 ; system_ctrl:u_system_ctrl|delay_done ; smg_interface_demo:u4|demo_control_module:U1|C1[21]                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.008        ; 0.689      ; 3.975      ;
; 3.056 ; system_ctrl:u_system_ctrl|delay_done ; key_test:u6|count[10]                                              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.008        ; 0.683      ; 3.979      ;
; 3.056 ; system_ctrl:u_system_ctrl|delay_done ; key_test:u6|count[11]                                              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.008        ; 0.683      ; 3.979      ;
; 3.056 ; system_ctrl:u_system_ctrl|delay_done ; key_test:u6|count[12]                                              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.008        ; 0.683      ; 3.979      ;
; 3.056 ; system_ctrl:u_system_ctrl|delay_done ; key_test:u6|count[13]                                              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.008        ; 0.683      ; 3.979      ;
; 3.056 ; system_ctrl:u_system_ctrl|delay_done ; key_test:u6|count[14]                                              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.008        ; 0.683      ; 3.979      ;
; 3.056 ; system_ctrl:u_system_ctrl|delay_done ; key_test:u6|count[15]                                              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.008        ; 0.683      ; 3.979      ;
; 3.056 ; system_ctrl:u_system_ctrl|delay_done ; key_test:u6|count[19]                                              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.008        ; 0.683      ; 3.979      ;
; 3.057 ; system_ctrl:u_system_ctrl|delay_done ; rtc_test:u1|rtc_time:U2|rData[1]                                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.008        ; 0.678      ; 3.975      ;
; 3.057 ; system_ctrl:u_system_ctrl|delay_done ; rtc_test:u1|rtc_time:U2|rData[4]                                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.008        ; 0.677      ; 3.974      ;
; 3.057 ; system_ctrl:u_system_ctrl|delay_done ; rtc_test:u1|rtc_time:U2|ds1302_module:U1|i2c_com:U2|rData[5]       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.008        ; 0.676      ; 3.973      ;
; 3.057 ; system_ctrl:u_system_ctrl|delay_done ; key_test:u6|count[1]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.008        ; 0.683      ; 3.980      ;
; 3.057 ; system_ctrl:u_system_ctrl|delay_done ; key_test:u6|count[2]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.008        ; 0.683      ; 3.980      ;
; 3.057 ; system_ctrl:u_system_ctrl|delay_done ; key_test:u6|count[3]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.008        ; 0.683      ; 3.980      ;
; 3.057 ; system_ctrl:u_system_ctrl|delay_done ; key_test:u6|count[4]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.008        ; 0.683      ; 3.980      ;
; 3.057 ; system_ctrl:u_system_ctrl|delay_done ; key_test:u6|count[5]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.008        ; 0.683      ; 3.980      ;
; 3.057 ; system_ctrl:u_system_ctrl|delay_done ; key_test:u6|count[6]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.008        ; 0.683      ; 3.980      ;
; 3.057 ; system_ctrl:u_system_ctrl|delay_done ; key_test:u6|count[7]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.008        ; 0.683      ; 3.980      ;
; 3.057 ; system_ctrl:u_system_ctrl|delay_done ; key_test:u6|count[8]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.008        ; 0.683      ; 3.980      ;
; 3.057 ; system_ctrl:u_system_ctrl|delay_done ; key_test:u6|count[9]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.008        ; 0.683      ; 3.980      ;
; 3.057 ; system_ctrl:u_system_ctrl|delay_done ; key_test:u6|count[0]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.008        ; 0.683      ; 3.980      ;
; 3.058 ; system_ctrl:u_system_ctrl|delay_done ; sos_generator_module:u5|control_module:U1|Count1[14]               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.008        ; 0.689      ; 3.987      ;
; 3.058 ; system_ctrl:u_system_ctrl|delay_done ; sos_generator_module:u5|control_module:U1|Count1[15]               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.008        ; 0.689      ; 3.987      ;
; 3.058 ; system_ctrl:u_system_ctrl|delay_done ; sos_generator_module:u5|control_module:U1|Count1[16]               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.008        ; 0.689      ; 3.987      ;
; 3.058 ; system_ctrl:u_system_ctrl|delay_done ; sos_generator_module:u5|control_module:U1|Count1[17]               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.008        ; 0.689      ; 3.987      ;
; 3.058 ; system_ctrl:u_system_ctrl|delay_done ; sos_generator_module:u5|control_module:U1|Count1[18]               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.008        ; 0.689      ; 3.987      ;
; 3.058 ; system_ctrl:u_system_ctrl|delay_done ; sos_generator_module:u5|control_module:U1|Count1[19]               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.008        ; 0.689      ; 3.987      ;
; 3.058 ; system_ctrl:u_system_ctrl|delay_done ; sos_generator_module:u5|control_module:U1|Count1[20]               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.008        ; 0.689      ; 3.987      ;
; 3.058 ; system_ctrl:u_system_ctrl|delay_done ; sos_generator_module:u5|control_module:U1|Count1[21]               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.008        ; 0.689      ; 3.987      ;
; 3.058 ; system_ctrl:u_system_ctrl|delay_done ; sos_generator_module:u5|control_module:U1|Count1[22]               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.008        ; 0.689      ; 3.987      ;
; 3.058 ; system_ctrl:u_system_ctrl|delay_done ; sos_generator_module:u5|control_module:U1|Count1[23]               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.008        ; 0.689      ; 3.987      ;
; 3.058 ; system_ctrl:u_system_ctrl|delay_done ; sos_generator_module:u5|control_module:U1|Count1[24]               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.008        ; 0.689      ; 3.987      ;
; 3.058 ; system_ctrl:u_system_ctrl|delay_done ; sos_generator_module:u5|control_module:U1|Count1[25]               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.008        ; 0.689      ; 3.987      ;
; 3.058 ; system_ctrl:u_system_ctrl|delay_done ; sos_generator_module:u5|control_module:U1|Count1[26]               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.008        ; 0.689      ; 3.987      ;
; 3.058 ; system_ctrl:u_system_ctrl|delay_done ; sos_generator_module:u5|control_module:U1|Count1[27]               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.008        ; 0.689      ; 3.987      ;
; 3.058 ; system_ctrl:u_system_ctrl|delay_done ; key_test:u6|count[16]                                              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.008        ; 0.681      ; 3.979      ;
; 3.058 ; system_ctrl:u_system_ctrl|delay_done ; key_test:u6|count[17]                                              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.008        ; 0.681      ; 3.979      ;
; 3.058 ; system_ctrl:u_system_ctrl|delay_done ; key_test:u6|count[18]                                              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.008        ; 0.681      ; 3.979      ;
; 3.061 ; system_ctrl:u_system_ctrl|delay_done ; sos_generator_module:u5|control_module:U1|Count1[0]                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.008        ; 0.704      ; 4.005      ;
; 3.061 ; system_ctrl:u_system_ctrl|delay_done ; sos_generator_module:u5|control_module:U1|Count1[1]                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.008        ; 0.704      ; 4.005      ;
; 3.061 ; system_ctrl:u_system_ctrl|delay_done ; sos_generator_module:u5|control_module:U1|Count1[2]                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.008        ; 0.704      ; 4.005      ;
; 3.061 ; system_ctrl:u_system_ctrl|delay_done ; sos_generator_module:u5|control_module:U1|Count1[3]                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.008        ; 0.704      ; 4.005      ;
; 3.061 ; system_ctrl:u_system_ctrl|delay_done ; sos_generator_module:u5|control_module:U1|Count1[5]                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.008        ; 0.704      ; 4.005      ;
; 3.061 ; system_ctrl:u_system_ctrl|delay_done ; sos_generator_module:u5|control_module:U1|Count1[6]                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.008        ; 0.704      ; 4.005      ;
; 3.061 ; system_ctrl:u_system_ctrl|delay_done ; sos_generator_module:u5|control_module:U1|Count1[7]                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.008        ; 0.704      ; 4.005      ;
; 3.061 ; system_ctrl:u_system_ctrl|delay_done ; sos_generator_module:u5|control_module:U1|Count1[8]                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.008        ; 0.704      ; 4.005      ;
; 3.061 ; system_ctrl:u_system_ctrl|delay_done ; sos_generator_module:u5|control_module:U1|Count1[10]               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.008        ; 0.704      ; 4.005      ;
; 3.061 ; system_ctrl:u_system_ctrl|delay_done ; sos_generator_module:u5|control_module:U1|Count1[11]               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.008        ; 0.704      ; 4.005      ;
; 3.061 ; system_ctrl:u_system_ctrl|delay_done ; sos_generator_module:u5|control_module:U1|Count1[12]               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.008        ; 0.704      ; 4.005      ;
; 3.061 ; system_ctrl:u_system_ctrl|delay_done ; sos_generator_module:u5|control_module:U1|Count1[13]               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.008        ; 0.704      ; 4.005      ;
; 3.061 ; system_ctrl:u_system_ctrl|delay_done ; sos_generator_module:u5|control_module:U1|Count1[4]                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.008        ; 0.704      ; 4.005      ;
; 3.061 ; system_ctrl:u_system_ctrl|delay_done ; sos_generator_module:u5|control_module:U1|isEn                     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.008        ; 0.703      ; 4.004      ;
; 3.061 ; system_ctrl:u_system_ctrl|delay_done ; rtc_test:u1|rtc_time:U2|ds1302_module:U1|i2c_com:U2|rData[4]       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.008        ; 0.673      ; 3.974      ;
; 3.062 ; system_ctrl:u_system_ctrl|delay_done ; smg_interface_demo:u4|demo_control_module:U1|rNum[8]               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.008        ; 0.666      ; 3.968      ;
; 3.062 ; system_ctrl:u_system_ctrl|delay_done ; smg_interface_demo:u4|demo_control_module:U1|rNum[9]               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.008        ; 0.666      ; 3.968      ;
; 3.062 ; system_ctrl:u_system_ctrl|delay_done ; smg_interface_demo:u4|demo_control_module:U1|rNum[10]              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.008        ; 0.666      ; 3.968      ;
; 3.062 ; system_ctrl:u_system_ctrl|delay_done ; smg_interface_demo:u4|demo_control_module:U1|rNum[11]              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.008        ; 0.666      ; 3.968      ;
; 3.062 ; system_ctrl:u_system_ctrl|delay_done ; smg_interface_demo:u4|demo_control_module:U1|rNum[19]              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.008        ; 0.683      ; 3.985      ;
; 3.062 ; system_ctrl:u_system_ctrl|delay_done ; smg_interface_demo:u4|demo_control_module:U1|i[0]                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.008        ; 0.683      ; 3.985      ;
; 3.062 ; system_ctrl:u_system_ctrl|delay_done ; smg_interface_demo:u4|demo_control_module:U1|i[1]                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.008        ; 0.683      ; 3.985      ;
; 3.062 ; system_ctrl:u_system_ctrl|delay_done ; led_test:u2|timer[16]                                              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.008        ; 0.671      ; 3.973      ;
; 3.062 ; system_ctrl:u_system_ctrl|delay_done ; led_test:u2|timer[18]                                              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.008        ; 0.671      ; 3.973      ;
; 3.062 ; system_ctrl:u_system_ctrl|delay_done ; led_test:u2|timer[19]                                              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.008        ; 0.671      ; 3.973      ;
; 3.062 ; system_ctrl:u_system_ctrl|delay_done ; led_test:u2|timer[20]                                              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.008        ; 0.671      ; 3.973      ;
; 3.062 ; system_ctrl:u_system_ctrl|delay_done ; led_test:u2|timer[23]                                              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.008        ; 0.671      ; 3.973      ;
; 3.062 ; system_ctrl:u_system_ctrl|delay_done ; led_test:u2|timer[24]                                              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.008        ; 0.671      ; 3.973      ;
; 3.062 ; system_ctrl:u_system_ctrl|delay_done ; led_test:u2|timer[26]                                              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.008        ; 0.671      ; 3.973      ;
; 3.062 ; system_ctrl:u_system_ctrl|delay_done ; led_test:u2|timer[27]                                              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.008        ; 0.671      ; 3.973      ;
; 3.062 ; system_ctrl:u_system_ctrl|delay_done ; led_test:u2|timer[28]                                              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.008        ; 0.671      ; 3.973      ;
; 3.062 ; system_ctrl:u_system_ctrl|delay_done ; led_test:u2|timer[29]                                              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.008        ; 0.671      ; 3.973      ;
; 3.062 ; system_ctrl:u_system_ctrl|delay_done ; led_test:u2|timer[30]                                              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.008        ; 0.671      ; 3.973      ;
; 3.062 ; system_ctrl:u_system_ctrl|delay_done ; led_test:u2|timer[31]                                              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.008        ; 0.671      ; 3.973      ;
; 3.064 ; system_ctrl:u_system_ctrl|delay_done ; rtc_test:u1|rtc_time:U2|ds1302_module:U1|i2c_com:U2|rData[2]       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.008        ; 0.685      ; 3.989      ;
; 3.064 ; system_ctrl:u_system_ctrl|delay_done ; rtc_test:u1|rtc_time:U2|ds1302_module:U1|i2c_com:U2|rData[3]       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.008        ; 0.685      ; 3.989      ;
; 3.064 ; system_ctrl:u_system_ctrl|delay_done ; rtc_test:u1|rtc_time:U2|ds1302_module:U1|i2c_com:U2|rData[0]       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.008        ; 0.685      ; 3.989      ;
; 3.064 ; system_ctrl:u_system_ctrl|delay_done ; rtc_test:u1|rtc_time:U2|ds1302_module:U1|i2c_com:U2|rData[7]       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.008        ; 0.685      ; 3.989      ;
; 3.064 ; system_ctrl:u_system_ctrl|delay_done ; led_test:u2|timer[9]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.008        ; 0.655      ; 3.959      ;
; 3.064 ; system_ctrl:u_system_ctrl|delay_done ; led_test:u2|timer[11]                                              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.008        ; 0.655      ; 3.959      ;
; 3.064 ; system_ctrl:u_system_ctrl|delay_done ; led_test:u2|timer[12]                                              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.008        ; 0.655      ; 3.959      ;
+-------+--------------------------------------+--------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                                                                                                                                                                                                            ;
+-------+--------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                            ; To Node                                                                                                                                                                                                                   ; Launch Clock                                                          ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; 3.111 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|delayed_wrptr_g[2]                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.008        ; 0.632      ; 3.983      ;
; 3.111 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|delayed_wrptr_g[4]                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.008        ; 0.632      ; 3.983      ;
; 3.111 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|delayed_wrptr_g[0]                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.008        ; 0.632      ; 3.983      ;
; 3.111 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|delayed_wrptr_g[3]                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.008        ; 0.632      ; 3.983      ;
; 3.111 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|wrptr_g[5]                                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.008        ; 0.626      ; 3.977      ;
; 3.111 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|wrptr_g[8]                                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.008        ; 0.626      ; 3.977      ;
; 3.111 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|wrptr_g[7]                                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.008        ; 0.626      ; 3.977      ;
; 3.111 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|wrptr_g[9]                                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.008        ; 0.626      ; 3.977      ;
; 3.111 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|delayed_wrptr_g[1]                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.008        ; 0.632      ; 3.983      ;
; 3.116 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.008        ; 0.627      ; 3.983      ;
; 3.116 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.008        ; 0.627      ; 3.983      ;
; 3.116 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.008        ; 0.627      ; 3.983      ;
; 3.116 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.008        ; 0.627      ; 3.983      ;
; 3.116 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.008        ; 0.627      ; 3.983      ;
; 3.116 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.008        ; 0.627      ; 3.983      ;
; 3.116 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.008        ; 0.627      ; 3.983      ;
; 3.567 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.008        ; 0.171      ; 3.978      ;
; 3.567 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.008        ; 0.171      ; 3.978      ;
; 3.567 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.008        ; 0.176      ; 3.983      ;
; 3.567 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.008        ; 0.176      ; 3.983      ;
; 3.567 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.008        ; 0.176      ; 3.983      ;
; 3.567 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.008        ; 0.171      ; 3.978      ;
; 3.567 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.008        ; 0.171      ; 3.978      ;
; 3.567 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|wrptr_g[4]                                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.008        ; 0.176      ; 3.983      ;
; 3.567 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|wrptr_g[2]                                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.008        ; 0.176      ; 3.983      ;
; 3.567 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|wrptr_g[0]                                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.008        ; 0.171      ; 3.978      ;
; 3.567 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|wrptr_g[3]                                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.008        ; 0.171      ; 3.978      ;
; 3.567 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|wrptr_g[6]                                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.008        ; 0.171      ; 3.978      ;
; 3.567 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|wrfull_eq_comp_lsb_mux_reg                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.008        ; 0.171      ; 3.978      ;
; 3.567 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|wrfull_eq_comp_msb_mux_reg                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.008        ; 0.171      ; 3.978      ;
; 3.567 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|wrptr_g[1]                                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.008        ; 0.171      ; 3.978      ;
; 3.569 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|delayed_wrptr_g[5]                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.008        ; 0.166      ; 3.975      ;
; 3.569 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|delayed_wrptr_g[8]                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.008        ; 0.166      ; 3.975      ;
; 3.569 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|delayed_wrptr_g[6]                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.008        ; 0.166      ; 3.975      ;
; 3.569 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|delayed_wrptr_g[7]                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.008        ; 0.166      ; 3.975      ;
; 3.569 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|delayed_wrptr_g[9]                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.008        ; 0.166      ; 3.975      ;
; 5.130 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|counter[0]                                                                                                                                                     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; -1.536       ; 0.143      ; 3.969      ;
; 5.130 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|counter[1]                                                                                                                                                     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; -1.536       ; 0.143      ; 3.969      ;
; 5.130 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|counter[2]                                                                                                                                                     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; -1.536       ; 0.143      ; 3.969      ;
; 5.130 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|counter[3]                                                                                                                                                     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; -1.536       ; 0.143      ; 3.969      ;
; 5.130 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|counter[4]                                                                                                                                                     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; -1.536       ; 0.143      ; 3.969      ;
; 5.130 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|counter[5]                                                                                                                                                     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; -1.536       ; 0.143      ; 3.969      ;
; 5.130 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|counter[6]                                                                                                                                                     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; -1.536       ; 0.143      ; 3.969      ;
; 5.130 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|counter[7]                                                                                                                                                     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; -1.536       ; 0.143      ; 3.969      ;
; 5.130 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|counter[8]                                                                                                                                                     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; -1.536       ; 0.143      ; 3.969      ;
; 5.130 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|counter[9]                                                                                                                                                     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; -1.536       ; 0.143      ; 3.969      ;
; 5.130 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|reset                                                                                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; -1.536       ; 0.143      ; 3.969      ;
+-------+--------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'rtc_test:u1|clkdiv:u0|clkout'                                                               ;
+--------+--------------+----------------+------------------+------------------------------+------------+---------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                        ; Clock Edge ; Target                          ;
+--------+--------------+----------------+------------------+------------------------------+------------+---------------------------------+
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; rtc_test:u1|clkdiv:u0|clkout ; Rise       ; rtc_test:u1|Time_second_reg[0]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; rtc_test:u1|clkdiv:u0|clkout ; Rise       ; rtc_test:u1|Time_second_reg[1]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; rtc_test:u1|clkdiv:u0|clkout ; Rise       ; rtc_test:u1|Time_second_reg[2]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; rtc_test:u1|clkdiv:u0|clkout ; Rise       ; rtc_test:u1|Time_second_reg[3]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; rtc_test:u1|clkdiv:u0|clkout ; Rise       ; rtc_test:u1|Time_second_reg[4]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; rtc_test:u1|clkdiv:u0|clkout ; Rise       ; rtc_test:u1|Time_second_reg[5]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; rtc_test:u1|clkdiv:u0|clkout ; Rise       ; rtc_test:u1|Time_second_reg[6]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; rtc_test:u1|clkdiv:u0|clkout ; Rise       ; rtc_test:u1|Time_second_reg[7]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; rtc_test:u1|clkdiv:u0|clkout ; Rise       ; rtc_test:u1|k[0]                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; rtc_test:u1|clkdiv:u0|clkout ; Rise       ; rtc_test:u1|k[1]                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; rtc_test:u1|clkdiv:u0|clkout ; Rise       ; rtc_test:u1|k[2]                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; rtc_test:u1|clkdiv:u0|clkout ; Rise       ; rtc_test:u1|k[3]                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; rtc_test:u1|clkdiv:u0|clkout ; Rise       ; rtc_test:u1|k[4]                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; rtc_test:u1|clkdiv:u0|clkout ; Rise       ; rtc_test:u1|k[5]                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; rtc_test:u1|clkdiv:u0|clkout ; Rise       ; rtc_test:u1|k[6]                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; rtc_test:u1|clkdiv:u0|clkout ; Rise       ; rtc_test:u1|k[7]                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; rtc_test:u1|clkdiv:u0|clkout ; Rise       ; rtc_test:u1|k[8]                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; rtc_test:u1|clkdiv:u0|clkout ; Rise       ; rtc_test:u1|txdata[0]           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; rtc_test:u1|clkdiv:u0|clkout ; Rise       ; rtc_test:u1|txdata[1]           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; rtc_test:u1|clkdiv:u0|clkout ; Rise       ; rtc_test:u1|txdata[2]           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; rtc_test:u1|clkdiv:u0|clkout ; Rise       ; rtc_test:u1|txdata[3]           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; rtc_test:u1|clkdiv:u0|clkout ; Rise       ; rtc_test:u1|txdata[4]           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; rtc_test:u1|clkdiv:u0|clkout ; Rise       ; rtc_test:u1|txdata[5]           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; rtc_test:u1|clkdiv:u0|clkout ; Rise       ; rtc_test:u1|txdata[6]           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; rtc_test:u1|clkdiv:u0|clkout ; Rise       ; rtc_test:u1|uart_cnt[0]         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; rtc_test:u1|clkdiv:u0|clkout ; Rise       ; rtc_test:u1|uart_cnt[10]        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; rtc_test:u1|clkdiv:u0|clkout ; Rise       ; rtc_test:u1|uart_cnt[11]        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; rtc_test:u1|clkdiv:u0|clkout ; Rise       ; rtc_test:u1|uart_cnt[12]        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; rtc_test:u1|clkdiv:u0|clkout ; Rise       ; rtc_test:u1|uart_cnt[13]        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; rtc_test:u1|clkdiv:u0|clkout ; Rise       ; rtc_test:u1|uart_cnt[14]        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; rtc_test:u1|clkdiv:u0|clkout ; Rise       ; rtc_test:u1|uart_cnt[15]        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; rtc_test:u1|clkdiv:u0|clkout ; Rise       ; rtc_test:u1|uart_cnt[1]         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; rtc_test:u1|clkdiv:u0|clkout ; Rise       ; rtc_test:u1|uart_cnt[2]         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; rtc_test:u1|clkdiv:u0|clkout ; Rise       ; rtc_test:u1|uart_cnt[3]         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; rtc_test:u1|clkdiv:u0|clkout ; Rise       ; rtc_test:u1|uart_cnt[4]         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; rtc_test:u1|clkdiv:u0|clkout ; Rise       ; rtc_test:u1|uart_cnt[5]         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; rtc_test:u1|clkdiv:u0|clkout ; Rise       ; rtc_test:u1|uart_cnt[6]         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; rtc_test:u1|clkdiv:u0|clkout ; Rise       ; rtc_test:u1|uart_cnt[7]         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; rtc_test:u1|clkdiv:u0|clkout ; Rise       ; rtc_test:u1|uart_cnt[8]         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; rtc_test:u1|clkdiv:u0|clkout ; Rise       ; rtc_test:u1|uart_cnt[9]         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; rtc_test:u1|clkdiv:u0|clkout ; Rise       ; rtc_test:u1|uart_stat.000       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; rtc_test:u1|clkdiv:u0|clkout ; Rise       ; rtc_test:u1|uart_stat.001       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; rtc_test:u1|clkdiv:u0|clkout ; Rise       ; rtc_test:u1|uart_stat.010       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; rtc_test:u1|clkdiv:u0|clkout ; Rise       ; rtc_test:u1|uarttx:u1|cnt[0]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; rtc_test:u1|clkdiv:u0|clkout ; Rise       ; rtc_test:u1|uarttx:u1|cnt[1]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; rtc_test:u1|clkdiv:u0|clkout ; Rise       ; rtc_test:u1|uarttx:u1|cnt[2]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; rtc_test:u1|clkdiv:u0|clkout ; Rise       ; rtc_test:u1|uarttx:u1|cnt[3]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; rtc_test:u1|clkdiv:u0|clkout ; Rise       ; rtc_test:u1|uarttx:u1|cnt[4]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; rtc_test:u1|clkdiv:u0|clkout ; Rise       ; rtc_test:u1|uarttx:u1|cnt[5]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; rtc_test:u1|clkdiv:u0|clkout ; Rise       ; rtc_test:u1|uarttx:u1|cnt[6]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; rtc_test:u1|clkdiv:u0|clkout ; Rise       ; rtc_test:u1|uarttx:u1|cnt[7]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; rtc_test:u1|clkdiv:u0|clkout ; Rise       ; rtc_test:u1|uarttx:u1|idle      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; rtc_test:u1|clkdiv:u0|clkout ; Rise       ; rtc_test:u1|uarttx:u1|presult   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; rtc_test:u1|clkdiv:u0|clkout ; Rise       ; rtc_test:u1|uarttx:u1|send      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; rtc_test:u1|clkdiv:u0|clkout ; Rise       ; rtc_test:u1|uarttx:u1|tx        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; rtc_test:u1|clkdiv:u0|clkout ; Rise       ; rtc_test:u1|uarttx:u1|wrsigbuf  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; rtc_test:u1|clkdiv:u0|clkout ; Rise       ; rtc_test:u1|uarttx:u1|wrsigrise ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; rtc_test:u1|clkdiv:u0|clkout ; Rise       ; rtc_test:u1|wrsig               ;
; 0.276  ; 0.496        ; 0.220          ; High Pulse Width ; rtc_test:u1|clkdiv:u0|clkout ; Rise       ; rtc_test:u1|uart_cnt[0]         ;
; 0.276  ; 0.496        ; 0.220          ; High Pulse Width ; rtc_test:u1|clkdiv:u0|clkout ; Rise       ; rtc_test:u1|uart_cnt[10]        ;
; 0.276  ; 0.496        ; 0.220          ; High Pulse Width ; rtc_test:u1|clkdiv:u0|clkout ; Rise       ; rtc_test:u1|uart_cnt[11]        ;
; 0.276  ; 0.496        ; 0.220          ; High Pulse Width ; rtc_test:u1|clkdiv:u0|clkout ; Rise       ; rtc_test:u1|uart_cnt[12]        ;
; 0.276  ; 0.496        ; 0.220          ; High Pulse Width ; rtc_test:u1|clkdiv:u0|clkout ; Rise       ; rtc_test:u1|uart_cnt[13]        ;
; 0.276  ; 0.496        ; 0.220          ; High Pulse Width ; rtc_test:u1|clkdiv:u0|clkout ; Rise       ; rtc_test:u1|uart_cnt[14]        ;
; 0.276  ; 0.496        ; 0.220          ; High Pulse Width ; rtc_test:u1|clkdiv:u0|clkout ; Rise       ; rtc_test:u1|uart_cnt[15]        ;
; 0.276  ; 0.496        ; 0.220          ; High Pulse Width ; rtc_test:u1|clkdiv:u0|clkout ; Rise       ; rtc_test:u1|uart_cnt[1]         ;
; 0.276  ; 0.496        ; 0.220          ; High Pulse Width ; rtc_test:u1|clkdiv:u0|clkout ; Rise       ; rtc_test:u1|uart_cnt[2]         ;
; 0.276  ; 0.496        ; 0.220          ; High Pulse Width ; rtc_test:u1|clkdiv:u0|clkout ; Rise       ; rtc_test:u1|uart_cnt[3]         ;
; 0.276  ; 0.496        ; 0.220          ; High Pulse Width ; rtc_test:u1|clkdiv:u0|clkout ; Rise       ; rtc_test:u1|uart_cnt[4]         ;
; 0.276  ; 0.496        ; 0.220          ; High Pulse Width ; rtc_test:u1|clkdiv:u0|clkout ; Rise       ; rtc_test:u1|uart_cnt[5]         ;
; 0.276  ; 0.496        ; 0.220          ; High Pulse Width ; rtc_test:u1|clkdiv:u0|clkout ; Rise       ; rtc_test:u1|uart_cnt[6]         ;
; 0.276  ; 0.496        ; 0.220          ; High Pulse Width ; rtc_test:u1|clkdiv:u0|clkout ; Rise       ; rtc_test:u1|uart_cnt[7]         ;
; 0.276  ; 0.496        ; 0.220          ; High Pulse Width ; rtc_test:u1|clkdiv:u0|clkout ; Rise       ; rtc_test:u1|uart_cnt[8]         ;
; 0.276  ; 0.496        ; 0.220          ; High Pulse Width ; rtc_test:u1|clkdiv:u0|clkout ; Rise       ; rtc_test:u1|uart_cnt[9]         ;
; 0.276  ; 0.496        ; 0.220          ; High Pulse Width ; rtc_test:u1|clkdiv:u0|clkout ; Rise       ; rtc_test:u1|uarttx:u1|cnt[6]    ;
; 0.276  ; 0.496        ; 0.220          ; High Pulse Width ; rtc_test:u1|clkdiv:u0|clkout ; Rise       ; rtc_test:u1|uarttx:u1|idle      ;
; 0.276  ; 0.496        ; 0.220          ; High Pulse Width ; rtc_test:u1|clkdiv:u0|clkout ; Rise       ; rtc_test:u1|uarttx:u1|send      ;
; 0.276  ; 0.496        ; 0.220          ; High Pulse Width ; rtc_test:u1|clkdiv:u0|clkout ; Rise       ; rtc_test:u1|uarttx:u1|wrsigbuf  ;
; 0.276  ; 0.496        ; 0.220          ; High Pulse Width ; rtc_test:u1|clkdiv:u0|clkout ; Rise       ; rtc_test:u1|uarttx:u1|wrsigrise ;
; 0.277  ; 0.497        ; 0.220          ; High Pulse Width ; rtc_test:u1|clkdiv:u0|clkout ; Rise       ; rtc_test:u1|Time_second_reg[0]  ;
; 0.277  ; 0.497        ; 0.220          ; High Pulse Width ; rtc_test:u1|clkdiv:u0|clkout ; Rise       ; rtc_test:u1|Time_second_reg[1]  ;
; 0.277  ; 0.497        ; 0.220          ; High Pulse Width ; rtc_test:u1|clkdiv:u0|clkout ; Rise       ; rtc_test:u1|Time_second_reg[2]  ;
; 0.277  ; 0.497        ; 0.220          ; High Pulse Width ; rtc_test:u1|clkdiv:u0|clkout ; Rise       ; rtc_test:u1|Time_second_reg[3]  ;
; 0.277  ; 0.497        ; 0.220          ; High Pulse Width ; rtc_test:u1|clkdiv:u0|clkout ; Rise       ; rtc_test:u1|Time_second_reg[4]  ;
; 0.277  ; 0.497        ; 0.220          ; High Pulse Width ; rtc_test:u1|clkdiv:u0|clkout ; Rise       ; rtc_test:u1|Time_second_reg[5]  ;
; 0.277  ; 0.497        ; 0.220          ; High Pulse Width ; rtc_test:u1|clkdiv:u0|clkout ; Rise       ; rtc_test:u1|Time_second_reg[6]  ;
; 0.277  ; 0.497        ; 0.220          ; High Pulse Width ; rtc_test:u1|clkdiv:u0|clkout ; Rise       ; rtc_test:u1|Time_second_reg[7]  ;
; 0.277  ; 0.497        ; 0.220          ; High Pulse Width ; rtc_test:u1|clkdiv:u0|clkout ; Rise       ; rtc_test:u1|txdata[1]           ;
; 0.277  ; 0.497        ; 0.220          ; High Pulse Width ; rtc_test:u1|clkdiv:u0|clkout ; Rise       ; rtc_test:u1|txdata[2]           ;
; 0.277  ; 0.497        ; 0.220          ; High Pulse Width ; rtc_test:u1|clkdiv:u0|clkout ; Rise       ; rtc_test:u1|txdata[3]           ;
; 0.277  ; 0.497        ; 0.220          ; High Pulse Width ; rtc_test:u1|clkdiv:u0|clkout ; Rise       ; rtc_test:u1|txdata[4]           ;
; 0.277  ; 0.497        ; 0.220          ; High Pulse Width ; rtc_test:u1|clkdiv:u0|clkout ; Rise       ; rtc_test:u1|uart_stat.000       ;
; 0.277  ; 0.497        ; 0.220          ; High Pulse Width ; rtc_test:u1|clkdiv:u0|clkout ; Rise       ; rtc_test:u1|uarttx:u1|cnt[0]    ;
; 0.277  ; 0.497        ; 0.220          ; High Pulse Width ; rtc_test:u1|clkdiv:u0|clkout ; Rise       ; rtc_test:u1|uarttx:u1|cnt[1]    ;
; 0.277  ; 0.497        ; 0.220          ; High Pulse Width ; rtc_test:u1|clkdiv:u0|clkout ; Rise       ; rtc_test:u1|uarttx:u1|cnt[2]    ;
; 0.277  ; 0.497        ; 0.220          ; High Pulse Width ; rtc_test:u1|clkdiv:u0|clkout ; Rise       ; rtc_test:u1|uarttx:u1|cnt[3]    ;
; 0.277  ; 0.497        ; 0.220          ; High Pulse Width ; rtc_test:u1|clkdiv:u0|clkout ; Rise       ; rtc_test:u1|uarttx:u1|cnt[4]    ;
; 0.277  ; 0.497        ; 0.220          ; High Pulse Width ; rtc_test:u1|clkdiv:u0|clkout ; Rise       ; rtc_test:u1|uarttx:u1|cnt[5]    ;
; 0.277  ; 0.497        ; 0.220          ; High Pulse Width ; rtc_test:u1|clkdiv:u0|clkout ; Rise       ; rtc_test:u1|uarttx:u1|cnt[7]    ;
; 0.277  ; 0.497        ; 0.220          ; High Pulse Width ; rtc_test:u1|clkdiv:u0|clkout ; Rise       ; rtc_test:u1|wrsig               ;
+--------+--------------+----------------+------------------+------------------------------+------------+---------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                       ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                                 ; Clock Edge ; Target                                                                                                                                                                                                                                   ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4.695 ; 4.915        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_ue9:dffpipe14|dffe15a[0] ;
; 4.695 ; 4.915        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_ue9:dffpipe14|dffe15a[1] ;
; 4.695 ; 4.915        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_ue9:dffpipe14|dffe15a[2] ;
; 4.695 ; 4.915        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_ue9:dffpipe14|dffe15a[3] ;
; 4.695 ; 4.915        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_ue9:dffpipe14|dffe15a[4] ;
; 4.695 ; 4.915        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_ue9:dffpipe14|dffe15a[5] ;
; 4.695 ; 4.915        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_ue9:dffpipe14|dffe15a[6] ;
; 4.695 ; 4.915        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_ue9:dffpipe14|dffe15a[7] ;
; 4.695 ; 4.915        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_ue9:dffpipe14|dffe15a[8] ;
; 4.695 ; 4.915        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_ue9:dffpipe14|dffe15a[9] ;
; 4.695 ; 4.915        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[2]                               ;
; 4.695 ; 4.915        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[3]                               ;
; 4.695 ; 4.915        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[6]                               ;
; 4.695 ; 4.915        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[8]                               ;
; 4.695 ; 4.915        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[3]                               ;
; 4.695 ; 4.915        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[6]                               ;
; 4.696 ; 4.916        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[0]                                                                                                  ;
; 4.696 ; 4.916        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_din[8]                                                                                                 ;
; 4.697 ; 4.917        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[8]                                                                                                                ;
; 4.698 ; 4.918        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rd_ackr1                                                                                                                 ;
; 4.698 ; 4.918        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[4]                                                                                                  ;
; 4.698 ; 4.918        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[8]                                                                                                  ;
; 4.698 ; 4.918        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[0]                                                                                                  ;
; 4.698 ; 4.918        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[1]                                                                                                  ;
; 4.698 ; 4.918        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[2]                                                                                                  ;
; 4.698 ; 4.918        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[3]                                                                                                  ;
; 4.698 ; 4.918        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[4]                                                                                                  ;
; 4.698 ; 4.918        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[5]                                                                                                  ;
; 4.698 ; 4.918        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[6]                                                                                                  ;
; 4.698 ; 4.918        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[7]                                                                                                  ;
; 4.698 ; 4.918        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[8]                                                                                                  ;
; 4.698 ; 4.918        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1001                                                                                             ;
; 4.699 ; 4.919        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rd_ackr2                                                                                                                 ;
; 4.699 ; 4.919        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wr_ackr2                                                                                                                 ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|rdptr_g[8]                                                  ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_addr_r[10]                                                                                               ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_addr_r[6]                                                                                                ;
; 4.700 ; 4.920        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_addr_r[7]                                                                                                ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|rdptr_g[1]                                                  ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|rdptr_g[2]                                                  ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|rdptr_g[3]                                                  ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|rdptr_g[4]                                                  ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_addr_r[11]                                                                                               ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_addr_r[3]                                                                                                ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_addr_r[8]                                                                                                ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_addr_r[9]                                                                                                ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_ba_r[0]                                                                                                  ;
; 4.701 ; 4.921        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_ba_r[1]                                                                                                  ;
; 4.702 ; 4.922        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rd_req                                                                                                                   ;
; 4.702 ; 4.922        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wr_req                                                                                                                   ;
; 4.702 ; 4.922        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0000                                                                                             ;
; 4.702 ; 4.922        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0001                                                                                             ;
; 4.702 ; 4.922        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0011                                                                                             ;
; 4.702 ; 4.922        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|sdram_ref_req                                                                                                 ;
; 4.702 ; 4.922        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0001                                                                                             ;
; 4.702 ; 4.922        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1010                                                                                             ;
; 4.702 ; 4.922        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1011                                                                                             ;
; 4.704 ; 4.924        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_addr_r[0]                                                                                                ;
; 4.704 ; 4.924        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_addr_r[1]                                                                                                ;
; 4.704 ; 4.924        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_addr_r[2]                                                                                                ;
; 4.704 ; 4.924        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_addr_r[4]                                                                                                ;
; 4.704 ; 4.924        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_addr_r[5]                                                                                                ;
; 4.706 ; 4.926        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                      ;
; 4.706 ; 4.926        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                      ;
; 4.706 ; 4.926        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[10]                                                                                                               ;
; 4.706 ; 4.926        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[11]                                                                                                               ;
; 4.706 ; 4.926        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[12]                                                                                                               ;
; 4.706 ; 4.926        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[13]                                                                                                               ;
; 4.706 ; 4.926        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[14]                                                                                                               ;
; 4.706 ; 4.926        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[15]                                                                                                               ;
; 4.706 ; 4.926        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[16]                                                                                                               ;
; 4.706 ; 4.926        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[17]                                                                                                               ;
; 4.706 ; 4.926        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[18]                                                                                                               ;
; 4.706 ; 4.926        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[19]                                                                                                               ;
; 4.706 ; 4.926        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[20]                                                                                                               ;
; 4.706 ; 4.926        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[21]                                                                                                               ;
; 4.706 ; 4.926        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[9]                                                                                                                ;
; 4.706 ; 4.926        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_cmd_r[3]                                                                                                 ;
; 4.706 ; 4.926        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_15us[0]                                                                                                   ;
; 4.706 ; 4.926        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_15us[10]                                                                                                  ;
; 4.706 ; 4.926        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_15us[1]                                                                                                   ;
; 4.706 ; 4.926        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_15us[2]                                                                                                   ;
; 4.706 ; 4.926        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_15us[3]                                                                                                   ;
; 4.706 ; 4.926        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_15us[4]                                                                                                   ;
; 4.706 ; 4.926        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_15us[5]                                                                                                   ;
; 4.706 ; 4.926        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_15us[6]                                                                                                   ;
; 4.706 ; 4.926        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_15us[7]                                                                                                   ;
; 4.706 ; 4.926        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_15us[8]                                                                                                   ;
; 4.706 ; 4.926        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_15us[9]                                                                                                   ;
; 4.706 ; 4.926        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0000                                                                                             ;
; 4.706 ; 4.926        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0010                                                                                             ;
; 4.707 ; 4.927        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ;
; 4.707 ; 4.927        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|alt_synch_pipe_0e8:rs_dgwp|dffpipe_te9:dffpipe12|dffe13a[0] ;
; 4.707 ; 4.927        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|alt_synch_pipe_0e8:rs_dgwp|dffpipe_te9:dffpipe12|dffe13a[1] ;
; 4.707 ; 4.927        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|alt_synch_pipe_0e8:rs_dgwp|dffpipe_te9:dffpipe12|dffe13a[4] ;
; 4.707 ; 4.927        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|alt_synch_pipe_0e8:rs_dgwp|dffpipe_te9:dffpipe12|dffe13a[5] ;
; 4.707 ; 4.927        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|alt_synch_pipe_0e8:rs_dgwp|dffpipe_te9:dffpipe12|dffe13a[6] ;
; 4.707 ; 4.927        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|alt_synch_pipe_0e8:rs_dgwp|dffpipe_te9:dffpipe12|dffe13a[7] ;
; 4.707 ; 4.927        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|alt_synch_pipe_0e8:rs_dgwp|dffpipe_te9:dffpipe12|dffe13a[8] ;
; 4.707 ; 4.927        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|alt_synch_pipe_0e8:rs_dgwp|dffpipe_te9:dffpipe12|dffe13a[9] ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                     ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                                 ; Clock Edge ; Target                                                                                                                                                                                                                                 ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 7.389 ; 7.609        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[0]                                                                                                                                        ;
; 7.410 ; 7.630        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[0]                                                                                                                                        ;
; 7.410 ; 7.630        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[10]                                                                                                                                       ;
; 7.410 ; 7.630        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[1]                                                                                                                                        ;
; 7.410 ; 7.630        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[2]                                                                                                                                        ;
; 7.410 ; 7.630        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[3]                                                                                                                                        ;
; 7.410 ; 7.630        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[4]                                                                                                                                        ;
; 7.410 ; 7.630        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[5]                                                                                                                                        ;
; 7.410 ; 7.630        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[6]                                                                                                                                        ;
; 7.410 ; 7.630        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[7]                                                                                                                                        ;
; 7.410 ; 7.630        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[8]                                                                                                                                        ;
; 7.410 ; 7.630        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[9]                                                                                                                                        ;
; 7.410 ; 7.630        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ;
; 7.410 ; 7.630        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|rdemp_eq_comp_msb_aeb                                     ;
; 7.410 ; 7.630        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system_ctrl:u_system_ctrl|delay_cnt[0]                                                                                                                                                                                                 ;
; 7.410 ; 7.630        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system_ctrl:u_system_ctrl|delay_cnt[1]                                                                                                                                                                                                 ;
; 7.410 ; 7.630        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system_ctrl:u_system_ctrl|delay_cnt[2]                                                                                                                                                                                                 ;
; 7.410 ; 7.630        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system_ctrl:u_system_ctrl|delay_cnt[3]                                                                                                                                                                                                 ;
; 7.410 ; 7.630        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system_ctrl:u_system_ctrl|delay_cnt[4]                                                                                                                                                                                                 ;
; 7.410 ; 7.630        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system_ctrl:u_system_ctrl|delay_cnt[5]                                                                                                                                                                                                 ;
; 7.410 ; 7.630        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system_ctrl:u_system_ctrl|delay_cnt[6]                                                                                                                                                                                                 ;
; 7.410 ; 7.630        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system_ctrl:u_system_ctrl|delay_cnt[7]                                                                                                                                                                                                 ;
; 7.410 ; 7.630        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system_ctrl:u_system_ctrl|delay_cnt[8]                                                                                                                                                                                                 ;
; 7.410 ; 7.630        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system_ctrl:u_system_ctrl|delay_cnt[9]                                                                                                                                                                                                 ;
; 7.411 ; 7.631        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[10]                                                                                                                                       ;
; 7.411 ; 7.631        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[1]                                                                                                                                        ;
; 7.411 ; 7.631        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[2]                                                                                                                                        ;
; 7.411 ; 7.631        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[3]                                                                                                                                        ;
; 7.411 ; 7.631        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[4]                                                                                                                                        ;
; 7.411 ; 7.631        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[5]                                                                                                                                        ;
; 7.411 ; 7.631        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[6]                                                                                                                                        ;
; 7.411 ; 7.631        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[7]                                                                                                                                        ;
; 7.411 ; 7.631        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[8]                                                                                                                                        ;
; 7.411 ; 7.631        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[9]                                                                                                                                        ;
; 7.411 ; 7.631        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|rdptr_g[0]                                                ;
; 7.411 ; 7.631        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|rdptr_g[1]                                                ;
; 7.411 ; 7.631        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|rdptr_g[2]                                                ;
; 7.411 ; 7.631        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|rdptr_g[3]                                                ;
; 7.411 ; 7.631        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|rdptr_g[4]                                                ;
; 7.411 ; 7.631        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|rdptr_g[5]                                                ;
; 7.411 ; 7.631        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|rdptr_g[6]                                                ;
; 7.411 ; 7.631        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|rdptr_g[7]                                                ;
; 7.411 ; 7.631        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|rdptr_g[8]                                                ;
; 7.411 ; 7.631        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|rdptr_g[9]                                                ;
; 7.411 ; 7.631        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system_ctrl:u_system_ctrl|delay_done                                                                                                                                                                                                   ;
; 7.412 ; 7.632        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|bar_data[10]                                                                                                                                   ;
; 7.412 ; 7.632        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|bar_data[11]                                                                                                                                   ;
; 7.412 ; 7.632        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|bar_data[1]                                                                                                                                    ;
; 7.412 ; 7.632        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|bar_data[5]                                                                                                                                    ;
; 7.412 ; 7.632        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|grid_data[0]                                                                                                                                   ;
; 7.412 ; 7.632        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                    ;
; 7.412 ; 7.632        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                    ;
; 7.412 ; 7.632        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                    ;
; 7.412 ; 7.632        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                    ;
; 7.412 ; 7.632        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                    ;
; 7.412 ; 7.632        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                    ;
; 7.412 ; 7.632        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                    ;
; 7.412 ; 7.632        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                    ;
; 7.412 ; 7.632        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                    ;
; 7.412 ; 7.632        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                    ;
; 7.412 ; 7.632        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                       ;
; 7.412 ; 7.632        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[0]               ;
; 7.412 ; 7.632        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1]               ;
; 7.412 ; 7.632        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[2]               ;
; 7.441 ; 7.676        ; 0.235          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|q_b[0]                           ;
; 7.441 ; 7.676        ; 0.235          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|q_b[10]                          ;
; 7.441 ; 7.676        ; 0.235          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|q_b[11]                          ;
; 7.441 ; 7.676        ; 0.235          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|q_b[12]                          ;
; 7.441 ; 7.676        ; 0.235          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|q_b[13]                          ;
; 7.441 ; 7.676        ; 0.235          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|q_b[14]                          ;
; 7.441 ; 7.676        ; 0.235          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|q_b[15]                          ;
; 7.441 ; 7.676        ; 0.235          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|q_b[1]                           ;
; 7.441 ; 7.676        ; 0.235          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|q_b[2]                           ;
; 7.441 ; 7.676        ; 0.235          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|q_b[3]                           ;
; 7.441 ; 7.676        ; 0.235          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|q_b[4]                           ;
; 7.441 ; 7.676        ; 0.235          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|q_b[5]                           ;
; 7.441 ; 7.676        ; 0.235          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|q_b[6]                           ;
; 7.441 ; 7.676        ; 0.235          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|q_b[7]                           ;
; 7.441 ; 7.676        ; 0.235          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|q_b[8]                           ;
; 7.441 ; 7.676        ; 0.235          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|q_b[9]                           ;
; 7.442 ; 7.677        ; 0.235          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|ram_block11a0~portb_address_reg0 ;
; 7.470 ; 7.705        ; 0.235          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|ram_block11a0~portb_address_reg0 ;
; 7.472 ; 7.707        ; 0.235          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|q_b[0]                           ;
; 7.472 ; 7.707        ; 0.235          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|q_b[10]                          ;
; 7.472 ; 7.707        ; 0.235          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|q_b[11]                          ;
; 7.472 ; 7.707        ; 0.235          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|q_b[12]                          ;
; 7.472 ; 7.707        ; 0.235          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|q_b[13]                          ;
; 7.472 ; 7.707        ; 0.235          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|q_b[14]                          ;
; 7.472 ; 7.707        ; 0.235          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|q_b[15]                          ;
; 7.472 ; 7.707        ; 0.235          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|q_b[1]                           ;
; 7.472 ; 7.707        ; 0.235          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|q_b[2]                           ;
; 7.472 ; 7.707        ; 0.235          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|q_b[3]                           ;
; 7.472 ; 7.707        ; 0.235          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|q_b[4]                           ;
; 7.472 ; 7.707        ; 0.235          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|q_b[5]                           ;
; 7.472 ; 7.707        ; 0.235          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|q_b[6]                           ;
; 7.472 ; 7.707        ; 0.235          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|q_b[7]                           ;
; 7.472 ; 7.707        ; 0.235          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|q_b[8]                           ;
; 7.472 ; 7.707        ; 0.235          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|q_b[9]                           ;
; 7.529 ; 7.682        ; 0.153          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_out_reg[10]                                                                                                                                ;
; 7.529 ; 7.687        ; 0.158          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_out_reg[13]                                                                                                                                ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4]'                                                                                                  ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------------------+------------+---------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                                 ; Clock Edge ; Target                                                              ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------------------+------------+---------------------------------------------------------------------+
; 9.687 ; 9.907        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; rtc_test:u1|rtc_time:U2|i[0]                                        ;
; 9.687 ; 9.907        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; rtc_test:u1|rtc_time:U2|i[1]                                        ;
; 9.687 ; 9.907        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; rtc_test:u1|rtc_time:U2|i[2]                                        ;
; 9.687 ; 9.907        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; rtc_test:u1|rtc_time:U2|isStart[2]                                  ;
; 9.687 ; 9.907        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; rtc_test:u1|rtc_time:U2|rData[5]                                    ;
; 9.688 ; 9.908        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; rtc_test:u1|rtc_time:U2|ds1302_module:U1|cmd_control:U1|rAddr[7]    ;
; 9.689 ; 9.909        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; rtc_test:u1|rtc_time:U2|ds1302_module:U1|cmd_control:U1|isStart[0]  ;
; 9.689 ; 9.909        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; rtc_test:u1|rtc_time:U2|ds1302_module:U1|cmd_control:U1|rAddr[3]    ;
; 9.689 ; 9.909        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; smg_interface_demo:u4|demo_control_module:U1|rNum[15]               ;
; 9.689 ; 9.909        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; smg_interface_demo:u4|demo_control_module:U1|rNum[4]                ;
; 9.689 ; 9.909        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; smg_interface_demo:u4|demo_control_module:U1|rNum[5]                ;
; 9.689 ; 9.909        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; smg_interface_demo:u4|demo_control_module:U1|rNum[6]                ;
; 9.689 ; 9.909        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; smg_interface_demo:u4|demo_control_module:U1|rNum[7]                ;
; 9.690 ; 9.910        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; key_test:u6|key_scan[0]                                             ;
; 9.690 ; 9.910        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; key_test:u6|key_scan[1]                                             ;
; 9.690 ; 9.910        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; key_test:u6|key_scan[2]                                             ;
; 9.690 ; 9.910        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; smg_interface_demo:u4|demo_control_module:U1|i[2]                   ;
; 9.690 ; 9.910        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; smg_interface_demo:u4|demo_control_module:U1|i[3]                   ;
; 9.693 ; 9.913        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; rtc_test:u1|rtc_time:U2|ds1302_module:U1|i2c_com:U2|rData[4]        ;
; 9.695 ; 9.915        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; rtc_test:u1|rtc_time:U2|ds1302_module:U1|cmd_control:U1|rRead[0]    ;
; 9.695 ; 9.915        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; rtc_test:u1|rtc_time:U2|ds1302_module:U1|cmd_control:U1|rRead[1]    ;
; 9.695 ; 9.915        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; rtc_test:u1|rtc_time:U2|ds1302_module:U1|cmd_control:U1|rRead[2]    ;
; 9.695 ; 9.915        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; rtc_test:u1|rtc_time:U2|ds1302_module:U1|cmd_control:U1|rRead[3]    ;
; 9.695 ; 9.915        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; rtc_test:u1|rtc_time:U2|ds1302_module:U1|cmd_control:U1|rRead[5]    ;
; 9.695 ; 9.915        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; rtc_test:u1|rtc_time:U2|ds1302_module:U1|cmd_control:U1|rRead[6]    ;
; 9.695 ; 9.915        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; rtc_test:u1|rtc_time:U2|ds1302_module:U1|cmd_control:U1|rRead[7]    ;
; 9.695 ; 9.915        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; smg_interface_demo:u4|demo_control_module:U1|rNum[10]               ;
; 9.695 ; 9.915        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; smg_interface_demo:u4|demo_control_module:U1|rNum[11]               ;
; 9.695 ; 9.915        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; smg_interface_demo:u4|demo_control_module:U1|rNum[8]                ;
; 9.695 ; 9.915        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; smg_interface_demo:u4|demo_control_module:U1|rNum[9]                ;
; 9.696 ; 9.916        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; smg_interface_demo:u4|smg_interface:U2|smg_control_module:U1|C1[14] ;
; 9.696 ; 9.916        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; smg_interface_demo:u4|smg_interface:U2|smg_control_module:U1|C1[15] ;
; 9.696 ; 9.916        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; smg_interface_demo:u4|smg_interface:U2|smg_control_module:U1|C1[4]  ;
; 9.696 ; 9.916        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; smg_interface_demo:u4|smg_interface:U2|smg_control_module:U1|C1[6]  ;
; 9.696 ; 9.916        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; smg_interface_demo:u4|smg_interface:U2|smg_control_module:U1|C1[8]  ;
; 9.696 ; 9.916        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; smg_interface_demo:u4|smg_interface:U2|smg_control_module:U1|C1[9]  ;
; 9.696 ; 9.916        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; smg_interface_demo:u4|smg_interface:U2|smg_control_module:U1|i[0]   ;
; 9.696 ; 9.916        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; smg_interface_demo:u4|smg_interface:U2|smg_control_module:U1|i[1]   ;
; 9.696 ; 9.916        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; smg_interface_demo:u4|smg_interface:U2|smg_control_module:U1|i[2]   ;
; 9.697 ; 9.917        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; key_test:u6|count[0]                                                ;
; 9.697 ; 9.917        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; key_test:u6|count[10]                                               ;
; 9.697 ; 9.917        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; key_test:u6|count[11]                                               ;
; 9.697 ; 9.917        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; key_test:u6|count[12]                                               ;
; 9.697 ; 9.917        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; key_test:u6|count[13]                                               ;
; 9.697 ; 9.917        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; key_test:u6|count[14]                                               ;
; 9.697 ; 9.917        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; key_test:u6|count[15]                                               ;
; 9.697 ; 9.917        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; key_test:u6|count[19]                                               ;
; 9.697 ; 9.917        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; key_test:u6|count[1]                                                ;
; 9.697 ; 9.917        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; key_test:u6|count[2]                                                ;
; 9.697 ; 9.917        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; key_test:u6|count[3]                                                ;
; 9.697 ; 9.917        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; key_test:u6|count[4]                                                ;
; 9.697 ; 9.917        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; key_test:u6|count[5]                                                ;
; 9.697 ; 9.917        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; key_test:u6|count[6]                                                ;
; 9.697 ; 9.917        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; key_test:u6|count[7]                                                ;
; 9.697 ; 9.917        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; key_test:u6|count[8]                                                ;
; 9.697 ; 9.917        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; key_test:u6|count[9]                                                ;
; 9.697 ; 9.917        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; rtc_test:u1|rtc_time:U2|ds1302_module:U1|i2c_com:U2|Count1[0]       ;
; 9.697 ; 9.917        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; rtc_test:u1|rtc_time:U2|ds1302_module:U1|i2c_com:U2|Count1[1]       ;
; 9.697 ; 9.917        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; rtc_test:u1|rtc_time:U2|ds1302_module:U1|i2c_com:U2|Count1[2]       ;
; 9.697 ; 9.917        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; rtc_test:u1|rtc_time:U2|ds1302_module:U1|i2c_com:U2|Count1[3]       ;
; 9.697 ; 9.917        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; rtc_test:u1|rtc_time:U2|ds1302_module:U1|i2c_com:U2|Count1[4]       ;
; 9.697 ; 9.917        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; rtc_test:u1|rtc_time:U2|ds1302_module:U1|i2c_com:U2|rData[0]        ;
; 9.697 ; 9.917        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; rtc_test:u1|rtc_time:U2|ds1302_module:U1|i2c_com:U2|rData[2]        ;
; 9.697 ; 9.917        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; rtc_test:u1|rtc_time:U2|ds1302_module:U1|i2c_com:U2|rData[3]        ;
; 9.697 ; 9.917        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; rtc_test:u1|rtc_time:U2|ds1302_module:U1|i2c_com:U2|rData[5]        ;
; 9.697 ; 9.917        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; rtc_test:u1|rtc_time:U2|ds1302_module:U1|i2c_com:U2|rData[7]        ;
; 9.697 ; 9.917        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; rtc_test:u1|rtc_time:U2|rData[4]                                    ;
; 9.697 ; 9.917        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; smg_interface_demo:u4|demo_control_module:U1|rNum[20]               ;
; 9.697 ; 9.917        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sos_generator_module:u5|sos_module:U2|i[0]                          ;
; 9.697 ; 9.917        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sos_generator_module:u5|sos_module:U2|i[1]                          ;
; 9.697 ; 9.917        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sos_generator_module:u5|sos_module:U2|i[2]                          ;
; 9.697 ; 9.917        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sos_generator_module:u5|sos_module:U2|i[3]                          ;
; 9.697 ; 9.917        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sos_generator_module:u5|sos_module:U2|i[4]                          ;
; 9.697 ; 9.917        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sos_generator_module:u5|sos_module:U2|rPin_Out                      ;
; 9.698 ; 9.918        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; key_test:u6|count[16]                                               ;
; 9.698 ; 9.918        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; key_test:u6|count[17]                                               ;
; 9.698 ; 9.918        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; key_test:u6|count[18]                                               ;
; 9.698 ; 9.918        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; rtc_test:u1|rtc_time:U2|ds1302_module:U1|cmd_control:U1|i[0]        ;
; 9.698 ; 9.918        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; rtc_test:u1|rtc_time:U2|ds1302_module:U1|cmd_control:U1|i[1]        ;
; 9.698 ; 9.918        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; rtc_test:u1|rtc_time:U2|ds1302_module:U1|cmd_control:U1|isDone      ;
; 9.698 ; 9.918        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; rtc_test:u1|rtc_time:U2|ds1302_module:U1|cmd_control:U1|isStart[1]  ;
; 9.698 ; 9.918        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; rtc_test:u1|rtc_time:U2|ds1302_module:U1|cmd_control:U1|rAddr[0]    ;
; 9.698 ; 9.918        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; rtc_test:u1|rtc_time:U2|ds1302_module:U1|cmd_control:U1|rAddr[1]    ;
; 9.698 ; 9.918        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; rtc_test:u1|rtc_time:U2|ds1302_module:U1|cmd_control:U1|rAddr[2]    ;
; 9.698 ; 9.918        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; smg_interface_demo:u4|smg_interface:U2|smg_control_module:U1|C1[0]  ;
; 9.698 ; 9.918        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; smg_interface_demo:u4|smg_interface:U2|smg_control_module:U1|C1[10] ;
; 9.698 ; 9.918        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; smg_interface_demo:u4|smg_interface:U2|smg_control_module:U1|C1[11] ;
; 9.698 ; 9.918        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; smg_interface_demo:u4|smg_interface:U2|smg_control_module:U1|C1[12] ;
; 9.698 ; 9.918        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; smg_interface_demo:u4|smg_interface:U2|smg_control_module:U1|C1[13] ;
; 9.698 ; 9.918        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; smg_interface_demo:u4|smg_interface:U2|smg_control_module:U1|C1[1]  ;
; 9.698 ; 9.918        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; smg_interface_demo:u4|smg_interface:U2|smg_control_module:U1|C1[2]  ;
; 9.698 ; 9.918        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; smg_interface_demo:u4|smg_interface:U2|smg_control_module:U1|C1[3]  ;
; 9.698 ; 9.918        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; smg_interface_demo:u4|smg_interface:U2|smg_control_module:U1|C1[5]  ;
; 9.698 ; 9.918        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; smg_interface_demo:u4|smg_interface:U2|smg_control_module:U1|C1[7]  ;
; 9.699 ; 9.919        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; led_test:u2|timer[17]                                               ;
; 9.699 ; 9.919        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; led_test:u2|timer[22]                                               ;
; 9.699 ; 9.919        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; led_test:u2|timer[25]                                               ;
; 9.699 ; 9.919        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; rtc_test:u1|rtc_time:U2|ds1302_module:U1|i2c_com:U2|i[0]            ;
; 9.699 ; 9.919        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; rtc_test:u1|rtc_time:U2|ds1302_module:U1|i2c_com:U2|i[1]            ;
; 9.699 ; 9.919        ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; rtc_test:u1|rtc_time:U2|ds1302_module:U1|i2c_com:U2|i[2]            ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------------------+------------+---------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLK_50M'                                                                                                               ;
+--------+--------------+----------------+------------------+---------+------------+---------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                                          ;
+--------+--------------+----------------+------------------+---------+------------+---------------------------------------------------------------------------------+
; 9.858  ; 9.858        ; 0.000          ; Low Pulse Width  ; CLK_50M ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.858  ; 9.858        ; 0.000          ; Low Pulse Width  ; CLK_50M ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]           ;
; 9.858  ; 9.858        ; 0.000          ; Low Pulse Width  ; CLK_50M ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2]           ;
; 9.858  ; 9.858        ; 0.000          ; Low Pulse Width  ; CLK_50M ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3]           ;
; 9.858  ; 9.858        ; 0.000          ; Low Pulse Width  ; CLK_50M ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4]           ;
; 9.858  ; 9.858        ; 0.000          ; Low Pulse Width  ; CLK_50M ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.891  ; 9.891        ; 0.000          ; Low Pulse Width  ; CLK_50M ; Rise       ; CLK_50M~input|o                                                                 ;
; 9.914  ; 9.914        ; 0.000          ; Low Pulse Width  ; CLK_50M ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLK_50M ; Rise       ; CLK_50M~input|i                                                                 ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLK_50M ; Rise       ; CLK_50M~input|i                                                                 ;
; 10.085 ; 10.085       ; 0.000          ; High Pulse Width ; CLK_50M ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.109 ; 10.109       ; 0.000          ; High Pulse Width ; CLK_50M ; Rise       ; CLK_50M~input|o                                                                 ;
; 10.141 ; 10.141       ; 0.000          ; High Pulse Width ; CLK_50M ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.141 ; 10.141       ; 0.000          ; High Pulse Width ; CLK_50M ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]           ;
; 10.141 ; 10.141       ; 0.000          ; High Pulse Width ; CLK_50M ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2]           ;
; 10.141 ; 10.141       ; 0.000          ; High Pulse Width ; CLK_50M ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3]           ;
; 10.141 ; 10.141       ; 0.000          ; High Pulse Width ; CLK_50M ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4]           ;
; 10.141 ; 10.141       ; 0.000          ; High Pulse Width ; CLK_50M ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; CLK_50M ; Rise       ; CLK_50M                                                                         ;
+--------+--------------+----------------+------------------+---------+------------+---------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                                                                                                         ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                 ; Clock Edge ; Target                                                                                                                                                                                                                    ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 19.689 ; 19.909       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3       ;
; 19.689 ; 19.909       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4       ;
; 19.689 ; 19.909       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5       ;
; 19.689 ; 19.909       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6       ;
; 19.689 ; 19.909       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7       ;
; 19.689 ; 19.909       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8       ;
; 19.689 ; 19.909       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9       ;
; 19.696 ; 19.916       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|delayed_wrptr_g[0]                           ;
; 19.696 ; 19.916       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|delayed_wrptr_g[1]                           ;
; 19.696 ; 19.916       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|delayed_wrptr_g[2]                           ;
; 19.696 ; 19.916       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|delayed_wrptr_g[3]                           ;
; 19.696 ; 19.916       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|delayed_wrptr_g[4]                           ;
; 19.696 ; 19.916       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|wrptr_g[5]                                   ;
; 19.696 ; 19.916       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|wrptr_g[7]                                   ;
; 19.696 ; 19.916       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|wrptr_g[8]                                   ;
; 19.696 ; 19.916       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|wrptr_g[9]                                   ;
; 19.718 ; 19.938       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|aa[0]                                                                                                                                                                ;
; 19.718 ; 19.938       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|aa[1]                                                                                                                                                                ;
; 19.718 ; 19.938       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|aa[2]                                                                                                                                                                ;
; 19.718 ; 19.938       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|aa[3]                                                                                                                                                                ;
; 19.718 ; 19.938       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|aa[4]                                                                                                                                                                ;
; 19.718 ; 19.938       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|aa[5]                                                                                                                                                                ;
; 19.718 ; 19.938       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|en                                                                                                                                                                   ;
; 19.718 ; 19.938       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|rx_valid                                                                                                                                                             ;
; 19.718 ; 19.938       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0       ;
; 19.718 ; 19.938       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1       ;
; 19.718 ; 19.938       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2       ;
; 19.718 ; 19.938       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9          ;
; 19.718 ; 19.938       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[0] ;
; 19.718 ; 19.938       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[1] ;
; 19.718 ; 19.938       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[2] ;
; 19.718 ; 19.938       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|wrfull_eq_comp_lsb_mux_reg                   ;
; 19.718 ; 19.938       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|wrfull_eq_comp_msb_mux_reg                   ;
; 19.718 ; 19.938       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|wrptr_g[0]                                   ;
; 19.718 ; 19.938       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|wrptr_g[1]                                   ;
; 19.718 ; 19.938       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|wrptr_g[2]                                   ;
; 19.718 ; 19.938       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|wrptr_g[3]                                   ;
; 19.718 ; 19.938       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|wrptr_g[4]                                   ;
; 19.718 ; 19.938       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|wrptr_g[6]                                   ;
; 19.719 ; 19.939       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|CMD17[34]                                                                                                                                                            ;
; 19.719 ; 19.939       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|CMD17[35]                                                                                                                                                            ;
; 19.719 ; 19.939       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|CMD17[36]                                                                                                                                                            ;
; 19.719 ; 19.939       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|CMD17[37]                                                                                                                                                            ;
; 19.719 ; 19.939       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|CMD17[38]                                                                                                                                                            ;
; 19.719 ; 19.939       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|CMD17[39]                                                                                                                                                            ;
; 19.719 ; 19.939       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|CMD17[40]                                                                                                                                                            ;
; 19.719 ; 19.939       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|CMD17[41]                                                                                                                                                            ;
; 19.719 ; 19.939       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|CMD17[42]                                                                                                                                                            ;
; 19.719 ; 19.939       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|CMD17[43]                                                                                                                                                            ;
; 19.719 ; 19.939       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|CMD17[44]                                                                                                                                                            ;
; 19.719 ; 19.939       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|CMD17[6]                                                                                                                                                             ;
; 19.719 ; 19.939       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|CMD17[7]                                                                                                                                                             ;
; 19.719 ; 19.939       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|cnt[0]                                                                                                                                                               ;
; 19.719 ; 19.939       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|cnt[13]                                                                                                                                                              ;
; 19.719 ; 19.939       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|cnt[19]                                                                                                                                                              ;
; 19.719 ; 19.939       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|cnt[1]                                                                                                                                                               ;
; 19.719 ; 19.939       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|cnt[21]                                                                                                                                                              ;
; 19.719 ; 19.939       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|cnt[2]                                                                                                                                                               ;
; 19.719 ; 19.939       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|cnt[3]                                                                                                                                                               ;
; 19.719 ; 19.939       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|cnt[5]                                                                                                                                                               ;
; 19.719 ; 19.939       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|mystate.0010                                                                                                                                                         ;
; 19.719 ; 19.939       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|mystate.0011                                                                                                                                                         ;
; 19.719 ; 19.939       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|mystate.0100                                                                                                                                                         ;
; 19.719 ; 19.939       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|myvalid                                                                                                                                                              ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|CMD17[20]                                                                                                                                                            ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|CMD17[21]                                                                                                                                                            ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|CMD17[22]                                                                                                                                                            ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|CMD17[23]                                                                                                                                                            ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|CMD17[24]                                                                                                                                                            ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|CMD17[25]                                                                                                                                                            ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|CMD17[26]                                                                                                                                                            ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|CMD17[27]                                                                                                                                                            ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|CMD17[28]                                                                                                                                                            ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|CMD17[29]                                                                                                                                                            ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|CMD17[30]                                                                                                                                                            ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|CMD17[31]                                                                                                                                                            ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|CMD17[32]                                                                                                                                                            ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|CMD17[33]                                                                                                                                                            ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|SD_cs                                                                                                                                                                ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|SD_datain                                                                                                                                                            ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|cnt[10]                                                                                                                                                              ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|cnt[11]                                                                                                                                                              ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|cnt[12]                                                                                                                                                              ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|cnt[14]                                                                                                                                                              ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|cnt[15]                                                                                                                                                              ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|cnt[16]                                                                                                                                                              ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|cnt[17]                                                                                                                                                              ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|cnt[18]                                                                                                                                                              ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|cnt[20]                                                                                                                                                              ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|cnt[4]                                                                                                                                                               ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|cnt[6]                                                                                                                                                               ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|cnt[7]                                                                                                                                                               ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|cnt[8]                                                                                                                                                               ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|cnt[9]                                                                                                                                                               ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|cnta[0]                                                                                                                                                              ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|cnta[1]                                                                                                                                                              ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|cnta[2]                                                                                                                                                              ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|cnta[3]                                                                                                                                                              ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|delay_cnt[0]                                                                                                                                                         ;
; 19.720 ; 19.940       ; 0.220          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|delay_cnt[10]                                                                                                                                                        ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                  ;
+------------+------------+-------+-------+------------+-----------------------------------------------------------------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                       ;
+------------+------------+-------+-------+------------+-----------------------------------------------------------------------+
; S_DB[*]    ; CLK_50M    ; 4.698 ; 5.010 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[0]   ; CLK_50M    ; 4.698 ; 5.010 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[1]   ; CLK_50M    ; 4.522 ; 4.815 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[2]   ; CLK_50M    ; 4.315 ; 4.593 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[3]   ; CLK_50M    ; 4.567 ; 4.872 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[4]   ; CLK_50M    ; 4.521 ; 4.814 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[5]   ; CLK_50M    ; 4.545 ; 4.829 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[6]   ; CLK_50M    ; 4.677 ; 4.997 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[7]   ; CLK_50M    ; 4.681 ; 4.995 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[8]   ; CLK_50M    ; 4.657 ; 4.937 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[9]   ; CLK_50M    ; 4.349 ; 4.642 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[10]  ; CLK_50M    ; 4.540 ; 4.841 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[11]  ; CLK_50M    ; 4.379 ; 4.655 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[12]  ; CLK_50M    ; 4.569 ; 4.869 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[13]  ; CLK_50M    ; 4.665 ; 4.980 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[14]  ; CLK_50M    ; 4.610 ; 4.903 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[15]  ; CLK_50M    ; 4.389 ; 4.639 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
; SD_dataout ; CLK_50M    ; 4.775 ; 5.113 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ;
; DS1302_SIO ; CLK_50M    ; 6.710 ; 6.929 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ;
; key_in[*]  ; CLK_50M    ; 2.546 ; 2.788 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ;
;  key_in[0] ; CLK_50M    ; 2.388 ; 2.626 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ;
;  key_in[1] ; CLK_50M    ; 2.546 ; 2.788 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ;
;  key_in[2] ; CLK_50M    ; 2.376 ; 2.594 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ;
+------------+------------+-------+-------+------------+-----------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                     ;
+------------+------------+--------+--------+------------+-----------------------------------------------------------------------+
; Data Port  ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                       ;
+------------+------------+--------+--------+------------+-----------------------------------------------------------------------+
; S_DB[*]    ; CLK_50M    ; -3.497 ; -3.752 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[0]   ; CLK_50M    ; -3.861 ; -4.152 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[1]   ; CLK_50M    ; -3.713 ; -3.993 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[2]   ; CLK_50M    ; -3.497 ; -3.752 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[3]   ; CLK_50M    ; -3.755 ; -4.047 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[4]   ; CLK_50M    ; -3.712 ; -3.992 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[5]   ; CLK_50M    ; -3.734 ; -4.007 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[6]   ; CLK_50M    ; -3.841 ; -4.138 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[7]   ; CLK_50M    ; -3.865 ; -4.167 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[8]   ; CLK_50M    ; -3.826 ; -4.082 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[9]   ; CLK_50M    ; -3.530 ; -3.799 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[10]  ; CLK_50M    ; -3.731 ; -4.018 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[11]  ; CLK_50M    ; -3.559 ; -3.811 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[12]  ; CLK_50M    ; -3.758 ; -4.045 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[13]  ; CLK_50M    ; -3.850 ; -4.152 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[14]  ; CLK_50M    ; -3.797 ; -4.078 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[15]  ; CLK_50M    ; -3.569 ; -3.797 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
; SD_dataout ; CLK_50M    ; -1.655 ; -1.854 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ;
; DS1302_SIO ; CLK_50M    ; -4.605 ; -4.846 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ;
; key_in[*]  ; CLK_50M    ; -1.645 ; -1.847 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ;
;  key_in[0] ; CLK_50M    ; -1.657 ; -1.878 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ;
;  key_in[1] ; CLK_50M    ; -1.809 ; -2.033 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ;
;  key_in[2] ; CLK_50M    ; -1.645 ; -1.847 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ;
+------------+------------+--------+--------+------------+-----------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                             ;
+---------------+------------------------------+-------+-------+------------+-----------------------------------------------------------------------+
; Data Port     ; Clock Port                   ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                       ;
+---------------+------------------------------+-------+-------+------------+-----------------------------------------------------------------------+
; tx            ; rtc_test:u1|clkdiv:u0|clkout ; 7.240 ; 7.040 ; Rise       ; rtc_test:u1|clkdiv:u0|clkout                                          ;
; vga_hs        ; CLK_50M                      ; 7.439 ; 7.160 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
; vga_vs        ; CLK_50M                      ; 6.546 ; 6.281 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
; vga_blue[*]   ; CLK_50M                      ; 3.498 ; 3.387 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_blue[0]  ; CLK_50M                      ; 3.490 ; 3.379 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_blue[1]  ; CLK_50M                      ; 3.471 ; 3.368 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_blue[2]  ; CLK_50M                      ; 3.480 ; 3.369 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_blue[3]  ; CLK_50M                      ; 3.461 ; 3.358 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_blue[4]  ; CLK_50M                      ; 3.498 ; 3.387 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
; vga_green[*]  ; CLK_50M                      ; 3.488 ; 3.377 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_green[0] ; CLK_50M                      ; 3.461 ; 3.358 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_green[1] ; CLK_50M                      ; 3.466 ; 3.363 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_green[2] ; CLK_50M                      ; 3.488 ; 3.377 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_green[3] ; CLK_50M                      ; 3.488 ; 3.377 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_green[4] ; CLK_50M                      ; 3.477 ; 3.366 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_green[5] ; CLK_50M                      ; 3.470 ; 3.367 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
; vga_red[*]    ; CLK_50M                      ; 5.678 ; 5.226 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_red[0]   ; CLK_50M                      ; 3.607 ; 3.490 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_red[1]   ; CLK_50M                      ; 3.445 ; 3.342 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_red[2]   ; CLK_50M                      ; 3.458 ; 3.347 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_red[3]   ; CLK_50M                      ; 5.678 ; 5.226 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_red[4]   ; CLK_50M                      ; 3.475 ; 3.372 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
; S_A[*]        ; CLK_50M                      ; 7.394 ; 7.991 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_A[0]       ; CLK_50M                      ; 5.121 ; 5.302 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_A[1]       ; CLK_50M                      ; 5.360 ; 5.581 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_A[2]       ; CLK_50M                      ; 5.308 ; 5.518 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_A[3]       ; CLK_50M                      ; 5.506 ; 5.749 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_A[4]       ; CLK_50M                      ; 5.663 ; 5.932 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_A[5]       ; CLK_50M                      ; 5.136 ; 5.319 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_A[6]       ; CLK_50M                      ; 5.274 ; 5.466 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_A[7]       ; CLK_50M                      ; 5.411 ; 5.609 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_A[8]       ; CLK_50M                      ; 5.732 ; 5.990 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_A[9]       ; CLK_50M                      ; 5.749 ; 6.010 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_A[10]      ; CLK_50M                      ; 7.394 ; 7.991 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_A[11]      ; CLK_50M                      ; 5.688 ; 5.948 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
; S_BA[*]       ; CLK_50M                      ; 5.358 ; 5.541 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_BA[0]      ; CLK_50M                      ; 5.358 ; 5.541 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_BA[1]      ; CLK_50M                      ; 4.986 ; 5.147 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
; S_CKE         ; CLK_50M                      ; 4.688 ; 4.572 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
; S_DB[*]       ; CLK_50M                      ; 7.375 ; 6.855 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[0]      ; CLK_50M                      ; 5.296 ; 5.123 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[1]      ; CLK_50M                      ; 5.566 ; 5.345 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[2]      ; CLK_50M                      ; 5.445 ; 5.251 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[3]      ; CLK_50M                      ; 5.509 ; 5.300 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[4]      ; CLK_50M                      ; 5.140 ; 4.951 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[5]      ; CLK_50M                      ; 7.375 ; 6.855 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[6]      ; CLK_50M                      ; 5.546 ; 5.336 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[7]      ; CLK_50M                      ; 5.380 ; 5.177 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[8]      ; CLK_50M                      ; 4.713 ; 4.597 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[9]      ; CLK_50M                      ; 4.736 ; 4.593 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[10]     ; CLK_50M                      ; 4.912 ; 4.746 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[11]     ; CLK_50M                      ; 4.960 ; 4.794 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[12]     ; CLK_50M                      ; 4.998 ; 4.821 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[13]     ; CLK_50M                      ; 4.914 ; 4.760 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[14]     ; CLK_50M                      ; 4.931 ; 4.780 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[15]     ; CLK_50M                      ; 5.268 ; 5.067 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
; S_NCAS        ; CLK_50M                      ; 5.940 ; 6.113 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
; S_NCS         ; CLK_50M                      ; 4.625 ; 4.790 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
; S_NRAS        ; CLK_50M                      ; 6.012 ; 6.266 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
; S_NWE         ; CLK_50M                      ; 5.703 ; 5.929 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
; S_CLK         ; CLK_50M                      ; 3.142 ;       ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
; S_CLK         ; CLK_50M                      ;       ; 2.966 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
; SD_clk        ; CLK_50M                      ; 3.116 ;       ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ;
; SD_cs         ; CLK_50M                      ; 6.342 ; 5.995 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ;
; SD_datain     ; CLK_50M                      ; 5.267 ; 5.108 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ;
; SD_clk        ; CLK_50M                      ;       ; 2.940 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ;
; SD_cs         ; CLK_50M                      ; 7.463 ; 7.229 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ;
; SD_datain     ; CLK_50M                      ; 6.347 ; 6.145 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ;
; DS1302_RST    ; CLK_50M                      ; 4.844 ; 4.656 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ;
; DS1302_SCLK   ; CLK_50M                      ; 7.263 ; 6.661 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ;
; DS1302_SIO    ; CLK_50M                      ; 5.051 ; 4.911 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ;
; Pin_Out       ; CLK_50M                      ; 7.281 ; 7.846 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ;
; SMG_Data[*]   ; CLK_50M                      ; 6.481 ; 6.740 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ;
;  SMG_Data[0]  ; CLK_50M                      ; 5.102 ; 5.243 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ;
;  SMG_Data[1]  ; CLK_50M                      ; 5.926 ; 6.074 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ;
;  SMG_Data[2]  ; CLK_50M                      ; 6.349 ; 6.503 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ;
;  SMG_Data[3]  ; CLK_50M                      ; 5.439 ; 5.608 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ;
;  SMG_Data[4]  ; CLK_50M                      ; 6.481 ; 6.740 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ;
;  SMG_Data[5]  ; CLK_50M                      ; 5.835 ; 6.128 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ;
;  SMG_Data[6]  ; CLK_50M                      ; 5.972 ; 6.223 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ;
; Scan_Sig[*]   ; CLK_50M                      ; 7.314 ; 6.733 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ;
;  Scan_Sig[0]  ; CLK_50M                      ; 5.056 ; 4.858 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ;
;  Scan_Sig[1]  ; CLK_50M                      ; 7.314 ; 6.733 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ;
;  Scan_Sig[2]  ; CLK_50M                      ; 5.100 ; 4.871 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ;
;  Scan_Sig[3]  ; CLK_50M                      ; 5.108 ; 4.881 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ;
;  Scan_Sig[4]  ; CLK_50M                      ; 4.708 ; 4.522 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ;
;  Scan_Sig[5]  ; CLK_50M                      ; 4.303 ; 4.441 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ;
; led[*]        ; CLK_50M                      ; 5.020 ; 4.824 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ;
;  led[0]       ; CLK_50M                      ; 5.020 ; 4.824 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ;
;  led[1]       ; CLK_50M                      ; 4.711 ; 4.508 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ;
;  led[2]       ; CLK_50M                      ; 4.432 ; 4.281 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ;
;  led[3]       ; CLK_50M                      ; 4.380 ; 4.232 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ;
+---------------+------------------------------+-------+-------+------------+-----------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                     ;
+---------------+------------------------------+-------+-------+------------+-----------------------------------------------------------------------+
; Data Port     ; Clock Port                   ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                       ;
+---------------+------------------------------+-------+-------+------------+-----------------------------------------------------------------------+
; tx            ; rtc_test:u1|clkdiv:u0|clkout ; 6.958 ; 6.761 ; Rise       ; rtc_test:u1|clkdiv:u0|clkout                                          ;
; vga_hs        ; CLK_50M                      ; 5.287 ; 5.006 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
; vga_vs        ; CLK_50M                      ; 5.133 ; 4.916 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
; vga_blue[*]   ; CLK_50M                      ; 3.039 ; 2.936 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_blue[0]  ; CLK_50M                      ; 3.069 ; 2.957 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_blue[1]  ; CLK_50M                      ; 3.049 ; 2.946 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_blue[2]  ; CLK_50M                      ; 3.059 ; 2.947 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_blue[3]  ; CLK_50M                      ; 3.039 ; 2.936 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_blue[4]  ; CLK_50M                      ; 3.077 ; 2.965 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
; vga_green[*]  ; CLK_50M                      ; 3.039 ; 2.936 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_green[0] ; CLK_50M                      ; 3.039 ; 2.936 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_green[1] ; CLK_50M                      ; 3.044 ; 2.941 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_green[2] ; CLK_50M                      ; 3.067 ; 2.955 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_green[3] ; CLK_50M                      ; 3.068 ; 2.956 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_green[4] ; CLK_50M                      ; 3.057 ; 2.945 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_green[5] ; CLK_50M                      ; 3.048 ; 2.945 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
; vga_red[*]    ; CLK_50M                      ; 3.023 ; 2.920 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_red[0]   ; CLK_50M                      ; 3.185 ; 3.068 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_red[1]   ; CLK_50M                      ; 3.023 ; 2.920 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_red[2]   ; CLK_50M                      ; 3.037 ; 2.925 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_red[3]   ; CLK_50M                      ; 5.256 ; 4.804 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_red[4]   ; CLK_50M                      ; 3.053 ; 2.950 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
; S_A[*]        ; CLK_50M                      ; 4.526 ; 4.704 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_A[0]       ; CLK_50M                      ; 4.526 ; 4.704 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_A[1]       ; CLK_50M                      ; 4.754 ; 4.970 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_A[2]       ; CLK_50M                      ; 4.704 ; 4.910 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_A[3]       ; CLK_50M                      ; 4.895 ; 5.133 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_A[4]       ; CLK_50M                      ; 5.045 ; 5.309 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_A[5]       ; CLK_50M                      ; 4.541 ; 4.721 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_A[6]       ; CLK_50M                      ; 4.668 ; 4.857 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_A[7]       ; CLK_50M                      ; 4.804 ; 4.999 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_A[8]       ; CLK_50M                      ; 5.114 ; 5.366 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_A[9]       ; CLK_50M                      ; 5.130 ; 5.385 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_A[10]      ; CLK_50M                      ; 6.776 ; 7.367 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_A[11]      ; CLK_50M                      ; 5.071 ; 5.325 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
; S_BA[*]       ; CLK_50M                      ; 4.390 ; 4.550 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_BA[0]      ; CLK_50M                      ; 4.748 ; 4.928 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_BA[1]      ; CLK_50M                      ; 4.390 ; 4.550 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
; S_CKE         ; CLK_50M                      ; 4.115 ; 3.999 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
; S_DB[*]       ; CLK_50M                      ; 4.139 ; 4.012 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[0]      ; CLK_50M                      ; 4.698 ; 4.527 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[1]      ; CLK_50M                      ; 4.951 ; 4.735 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[2]      ; CLK_50M                      ; 4.835 ; 4.644 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[3]      ; CLK_50M                      ; 4.895 ; 4.691 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[4]      ; CLK_50M                      ; 4.542 ; 4.356 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[5]      ; CLK_50M                      ; 6.776 ; 6.259 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[6]      ; CLK_50M                      ; 4.938 ; 4.731 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[7]      ; CLK_50M                      ; 4.773 ; 4.573 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[8]      ; CLK_50M                      ; 4.139 ; 4.023 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[9]      ; CLK_50M                      ; 4.154 ; 4.012 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[10]     ; CLK_50M                      ; 4.330 ; 4.165 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[11]     ; CLK_50M                      ; 4.375 ; 4.211 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[12]     ; CLK_50M                      ; 4.412 ; 4.238 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[13]     ; CLK_50M                      ; 4.331 ; 4.178 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[14]     ; CLK_50M                      ; 4.348 ; 4.198 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[15]     ; CLK_50M                      ; 4.671 ; 4.473 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
; S_NCAS        ; CLK_50M                      ; 5.313 ; 5.483 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
; S_NCS         ; CLK_50M                      ; 4.050 ; 4.213 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
; S_NRAS        ; CLK_50M                      ; 5.375 ; 5.623 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
; S_NWE         ; CLK_50M                      ; 5.078 ; 5.299 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
; S_CLK         ; CLK_50M                      ; 2.643 ;       ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
; S_CLK         ; CLK_50M                      ;       ; 2.470 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
; SD_clk        ; CLK_50M                      ; 2.617 ;       ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ;
; SD_cs         ; CLK_50M                      ; 5.701 ; 5.363 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ;
; SD_datain     ; CLK_50M                      ; 4.670 ; 4.512 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ;
; SD_clk        ; CLK_50M                      ;       ; 2.444 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ;
; SD_cs         ; CLK_50M                      ; 6.202 ; 5.864 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ;
; SD_datain     ; CLK_50M                      ; 5.522 ; 5.309 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ;
; DS1302_RST    ; CLK_50M                      ; 4.265 ; 4.080 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ;
; DS1302_SCLK   ; CLK_50M                      ; 6.676 ; 6.079 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ;
; DS1302_SIO    ; CLK_50M                      ; 4.464 ; 4.325 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ;
; Pin_Out       ; CLK_50M                      ; 6.674 ; 7.235 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ;
; SMG_Data[*]   ; CLK_50M                      ; 4.508 ; 4.648 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ;
;  SMG_Data[0]  ; CLK_50M                      ; 4.508 ; 4.648 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ;
;  SMG_Data[1]  ; CLK_50M                      ; 5.300 ; 5.446 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ;
;  SMG_Data[2]  ; CLK_50M                      ; 5.706 ; 5.859 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ;
;  SMG_Data[3]  ; CLK_50M                      ; 4.831 ; 4.998 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ;
;  SMG_Data[4]  ; CLK_50M                      ; 5.826 ; 6.079 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ;
;  SMG_Data[5]  ; CLK_50M                      ; 5.211 ; 5.496 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ;
;  SMG_Data[6]  ; CLK_50M                      ; 5.344 ; 5.590 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ;
; Scan_Sig[*]   ; CLK_50M                      ; 3.740 ; 3.877 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ;
;  Scan_Sig[0]  ; CLK_50M                      ; 4.467 ; 4.273 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ;
;  Scan_Sig[1]  ; CLK_50M                      ; 6.724 ; 6.147 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ;
;  Scan_Sig[2]  ; CLK_50M                      ; 4.510 ; 4.284 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ;
;  Scan_Sig[3]  ; CLK_50M                      ; 4.517 ; 4.294 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ;
;  Scan_Sig[4]  ; CLK_50M                      ; 4.134 ; 3.950 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ;
;  Scan_Sig[5]  ; CLK_50M                      ; 3.740 ; 3.877 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ;
; led[*]        ; CLK_50M                      ; 3.818 ; 3.671 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ;
;  led[0]       ; CLK_50M                      ; 4.433 ; 4.240 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ;
;  led[1]       ; CLK_50M                      ; 4.137 ; 3.937 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ;
;  led[2]       ; CLK_50M                      ; 3.868 ; 3.719 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ;
;  led[3]       ; CLK_50M                      ; 3.818 ; 3.671 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ;
+---------------+------------------------------+-------+-------+------------+-----------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                                          ;
+------------+------------+-------+-------+------------+-----------------------------------------------------------------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                       ;
+------------+------------+-------+-------+------------+-----------------------------------------------------------------------+
; S_DB[*]    ; CLK_50M    ; 5.733 ; 5.580 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[0]   ; CLK_50M    ; 6.191 ; 6.021 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[1]   ; CLK_50M    ; 6.323 ; 6.170 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[2]   ; CLK_50M    ; 5.733 ; 5.580 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[3]   ; CLK_50M    ; 6.342 ; 6.189 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[4]   ; CLK_50M    ; 6.754 ; 6.601 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[5]   ; CLK_50M    ; 8.601 ; 8.085 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[6]   ; CLK_50M    ; 6.191 ; 6.021 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[7]   ; CLK_50M    ; 6.342 ; 6.189 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[8]   ; CLK_50M    ; 6.824 ; 6.646 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[9]   ; CLK_50M    ; 6.804 ; 6.651 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[10]  ; CLK_50M    ; 6.964 ; 6.786 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[11]  ; CLK_50M    ; 6.939 ; 6.761 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[12]  ; CLK_50M    ; 6.964 ; 6.786 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[13]  ; CLK_50M    ; 6.964 ; 6.786 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[14]  ; CLK_50M    ; 6.914 ; 6.736 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[15]  ; CLK_50M    ; 6.914 ; 6.736 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
; DS1302_SIO ; CLK_50M    ; 5.447 ; 5.277 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ;
+------------+------------+-------+-------+------------+-----------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                                  ;
+------------+------------+-------+-------+------------+-----------------------------------------------------------------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                       ;
+------------+------------+-------+-------+------------+-----------------------------------------------------------------------+
; S_DB[*]    ; CLK_50M    ; 5.126 ; 4.973 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[0]   ; CLK_50M    ; 5.531 ; 5.361 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[1]   ; CLK_50M    ; 5.693 ; 5.540 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[2]   ; CLK_50M    ; 5.126 ; 4.973 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[3]   ; CLK_50M    ; 5.711 ; 5.558 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[4]   ; CLK_50M    ; 6.107 ; 5.954 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[5]   ; CLK_50M    ; 7.969 ; 7.453 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[6]   ; CLK_50M    ; 5.531 ; 5.361 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[7]   ; CLK_50M    ; 5.711 ; 5.558 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[8]   ; CLK_50M    ; 6.180 ; 6.002 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[9]   ; CLK_50M    ; 6.154 ; 6.001 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[10]  ; CLK_50M    ; 6.314 ; 6.136 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[11]  ; CLK_50M    ; 6.290 ; 6.112 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[12]  ; CLK_50M    ; 6.314 ; 6.136 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[13]  ; CLK_50M    ; 6.314 ; 6.136 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[14]  ; CLK_50M    ; 6.267 ; 6.089 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[15]  ; CLK_50M    ; 6.267 ; 6.089 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
; DS1302_SIO ; CLK_50M    ; 4.817 ; 4.647 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ;
+------------+------------+-------+-------+------------+-----------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                                 ;
+------------+------------+-----------+-----------+------------+-----------------------------------------------------------------------+
; Data Port  ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                                       ;
+------------+------------+-----------+-----------+------------+-----------------------------------------------------------------------+
; S_DB[*]    ; CLK_50M    ; 5.571     ; 5.724     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[0]   ; CLK_50M    ; 5.985     ; 6.155     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[1]   ; CLK_50M    ; 6.078     ; 6.231     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[2]   ; CLK_50M    ; 5.571     ; 5.724     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[3]   ; CLK_50M    ; 6.093     ; 6.246     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[4]   ; CLK_50M    ; 6.467     ; 6.620     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[5]   ; CLK_50M    ; 7.992     ; 8.508     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[6]   ; CLK_50M    ; 5.985     ; 6.155     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[7]   ; CLK_50M    ; 6.093     ; 6.246     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[8]   ; CLK_50M    ; 6.560     ; 6.738     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[9]   ; CLK_50M    ; 6.524     ; 6.677     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[10]  ; CLK_50M    ; 6.659     ; 6.837     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[11]  ; CLK_50M    ; 6.638     ; 6.816     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[12]  ; CLK_50M    ; 6.659     ; 6.837     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[13]  ; CLK_50M    ; 6.659     ; 6.837     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[14]  ; CLK_50M    ; 6.602     ; 6.780     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[15]  ; CLK_50M    ; 6.602     ; 6.780     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
; DS1302_SIO ; CLK_50M    ; 5.212     ; 5.382     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ;
+------------+------------+-----------+-----------+------------+-----------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                                         ;
+------------+------------+-----------+-----------+------------+-----------------------------------------------------------------------+
; Data Port  ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                                       ;
+------------+------------+-----------+-----------+------------+-----------------------------------------------------------------------+
; S_DB[*]    ; CLK_50M    ; 4.964     ; 5.117     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[0]   ; CLK_50M    ; 5.327     ; 5.497     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[1]   ; CLK_50M    ; 5.451     ; 5.604     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[2]   ; CLK_50M    ; 4.964     ; 5.117     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[3]   ; CLK_50M    ; 5.466     ; 5.619     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[4]   ; CLK_50M    ; 5.825     ; 5.978     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[5]   ; CLK_50M    ; 7.363     ; 7.879     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[6]   ; CLK_50M    ; 5.327     ; 5.497     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[7]   ; CLK_50M    ; 5.466     ; 5.619     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[8]   ; CLK_50M    ; 5.920     ; 6.098     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[9]   ; CLK_50M    ; 5.880     ; 6.033     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[10]  ; CLK_50M    ; 6.015     ; 6.193     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[11]  ; CLK_50M    ; 5.995     ; 6.173     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[12]  ; CLK_50M    ; 6.015     ; 6.193     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[13]  ; CLK_50M    ; 6.015     ; 6.193     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[14]  ; CLK_50M    ; 5.960     ; 6.138     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[15]  ; CLK_50M    ; 5.960     ; 6.138     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
; DS1302_SIO ; CLK_50M    ; 4.585     ; 4.755     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ;
+------------+------------+-----------+-----------+------------+-----------------------------------------------------------------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                           ;
+------------+-----------------+-----------------------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                                            ; Note ;
+------------+-----------------+-----------------------------------------------------------------------+------+
; 69.41 MHz  ; 69.41 MHz       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 70.07 MHz  ; 70.07 MHz       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ;      ;
; 124.6 MHz  ; 124.6 MHz       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;      ;
; 154.08 MHz ; 154.08 MHz      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ;      ;
; 220.85 MHz ; 220.85 MHz      ; rtc_test:u1|clkdiv:u0|clkout                                          ;      ;
+------------+-----------------+-----------------------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                                             ;
+-----------------------------------------------------------------------+--------+---------------+
; Clock                                                                 ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------+--------+---------------+
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -3.942 ; -59.464       ;
; rtc_test:u1|clkdiv:u0|clkout                                          ; -3.528 ; -147.448      ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; -1.940 ; -6.092        ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; -1.266 ; -24.654       ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 6.020  ; 0.000         ;
+-----------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                                              ;
+-----------------------------------------------------------------------+--------+---------------+
; Clock                                                                 ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------+--------+---------------+
; rtc_test:u1|clkdiv:u0|clkout                                          ; -0.597 ; -12.107       ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; -0.257 ; -0.257        ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.380  ; 0.000         ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.385  ; 0.000         ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.401  ; 0.000         ;
+-----------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                                          ;
+-----------------------------------------------------------------------+--------+---------------+
; Clock                                                                 ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------+--------+---------------+
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; -3.686 ; -818.904      ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; -2.541 ; -56.560       ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; -2.516 ; -633.363      ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -2.488 ; -99.640       ;
+-----------------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                                          ;
+-----------------------------------------------------------------------+-------+---------------+
; Clock                                                                 ; Slack ; End Point TNS ;
+-----------------------------------------------------------------------+-------+---------------+
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 2.008 ; 0.000         ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 2.370 ; 0.000         ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 2.674 ; 0.000         ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 2.775 ; 0.000         ;
+-----------------------------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                               ;
+-----------------------------------------------------------------------+--------+---------------+
; Clock                                                                 ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------+--------+---------------+
; rtc_test:u1|clkdiv:u0|clkout                                          ; -1.487 ; -86.246       ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 4.662  ; 0.000         ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 7.355  ; 0.000         ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 9.661  ; 0.000         ;
; CLK_50M                                                               ; 9.855  ; 0.000         ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 19.667 ; 0.000         ;
+-----------------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                     ; To Node                                                                                                                                                                                            ; Launch Clock                                                          ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; -3.942 ; key_test:u6|temp_value[2]                                                                                                                                                                                     ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_out_reg[3]                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.532        ; -0.204     ; 5.146      ;
; -3.935 ; key_test:u6|temp_value[2]                                                                                                                                                                                     ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_out_reg[0]                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.532        ; -0.205     ; 5.137      ;
; -3.875 ; key_test:u6|temp_value[0]                                                                                                                                                                                     ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_out_reg[3]                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.532        ; -0.204     ; 5.079      ;
; -3.868 ; key_test:u6|temp_value[0]                                                                                                                                                                                     ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_out_reg[0]                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.532        ; -0.205     ; 5.070      ;
; -3.842 ; key_test:u6|temp_value[2]                                                                                                                                                                                     ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_out_reg[9]                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.532        ; -0.219     ; 5.030      ;
; -3.808 ; key_test:u6|temp_value[2]                                                                                                                                                                                     ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_out_reg[13]                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.532        ; -0.218     ; 4.997      ;
; -3.775 ; key_test:u6|temp_value[0]                                                                                                                                                                                     ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_out_reg[9]                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.532        ; -0.219     ; 4.963      ;
; -3.741 ; key_test:u6|temp_value[0]                                                                                                                                                                                     ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_out_reg[13]                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.532        ; -0.218     ; 4.930      ;
; -3.689 ; key_test:u6|temp_value[2]                                                                                                                                                                                     ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_out_reg[2]                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.532        ; -0.205     ; 4.891      ;
; -3.671 ; key_test:u6|temp_value[2]                                                                                                                                                                                     ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_out_reg[8]                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.532        ; -0.218     ; 4.860      ;
; -3.624 ; key_test:u6|temp_value[0]                                                                                                                                                                                     ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_out_reg[7]                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.532        ; -0.207     ; 4.824      ;
; -3.622 ; key_test:u6|temp_value[0]                                                                                                                                                                                     ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_out_reg[2]                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.532        ; -0.205     ; 4.824      ;
; -3.621 ; key_test:u6|temp_value[1]                                                                                                                                                                                     ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_out_reg[3]                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.532        ; -0.204     ; 4.825      ;
; -3.614 ; key_test:u6|temp_value[1]                                                                                                                                                                                     ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_out_reg[0]                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.532        ; -0.205     ; 4.816      ;
; -3.609 ; key_test:u6|temp_value[2]                                                                                                                                                                                     ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_out_reg[6]                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.532        ; -0.210     ; 4.807      ;
; -3.604 ; key_test:u6|temp_value[0]                                                                                                                                                                                     ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_out_reg[8]                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.532        ; -0.218     ; 4.793      ;
; -3.548 ; key_test:u6|temp_value[2]                                                                                                                                                                                     ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_out_reg[7]                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.532        ; -0.207     ; 4.748      ;
; -3.521 ; key_test:u6|temp_value[0]                                                                                                                                                                                     ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_out_reg[1]                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.532        ; -0.204     ; 4.725      ;
; -3.521 ; key_test:u6|temp_value[1]                                                                                                                                                                                     ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_out_reg[9]                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.532        ; -0.219     ; 4.709      ;
; -3.511 ; key_test:u6|temp_value[0]                                                                                                                                                                                     ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_out_reg[6]                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.532        ; -0.210     ; 4.709      ;
; -3.487 ; key_test:u6|temp_value[1]                                                                                                                                                                                     ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_out_reg[13]                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.532        ; -0.218     ; 4.676      ;
; -3.444 ; key_test:u6|temp_value[2]                                                                                                                                                                                     ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_out_reg[1]                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.532        ; -0.204     ; 4.648      ;
; -3.388 ; key_test:u6|temp_value[0]                                                                                                                                                                                     ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_out_reg[4]                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.532        ; -0.207     ; 4.588      ;
; -3.368 ; key_test:u6|temp_value[1]                                                                                                                                                                                     ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_out_reg[2]                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.532        ; -0.205     ; 4.570      ;
; -3.350 ; key_test:u6|temp_value[1]                                                                                                                                                                                     ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_out_reg[8]                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.532        ; -0.218     ; 4.539      ;
; -3.327 ; key_test:u6|temp_value[1]                                                                                                                                                                                     ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_out_reg[7]                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.532        ; -0.207     ; 4.527      ;
; -3.312 ; key_test:u6|temp_value[2]                                                                                                                                                                                     ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_out_reg[4]                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.532        ; -0.207     ; 4.512      ;
; -3.259 ; key_test:u6|temp_value[1]                                                                                                                                                                                     ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_out_reg[5]                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.532        ; -0.204     ; 4.463      ;
; -3.257 ; key_test:u6|temp_value[1]                                                                                                                                                                                     ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_out_reg[6]                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.532        ; -0.210     ; 4.455      ;
; -3.254 ; key_test:u6|temp_value[2]                                                                                                                                                                                     ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_out_reg[11]                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.532        ; -0.218     ; 4.444      ;
; -3.224 ; key_test:u6|temp_value[1]                                                                                                                                                                                     ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_out_reg[1]                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.532        ; -0.204     ; 4.428      ;
; -3.187 ; key_test:u6|temp_value[0]                                                                                                                                                                                     ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_out_reg[11]                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.532        ; -0.218     ; 4.377      ;
; -3.158 ; key_test:u6|temp_value[2]                                                                                                                                                                                     ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_out_reg[5]                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.532        ; -0.204     ; 4.362      ;
; -3.126 ; key_test:u6|temp_value[0]                                                                                                                                                                                     ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_out_reg[15]                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.532        ; -0.220     ; 4.314      ;
; -3.096 ; key_test:u6|temp_value[0]                                                                                                                                                                                     ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_out_reg[12]                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.532        ; -0.220     ; 4.284      ;
; -3.091 ; key_test:u6|temp_value[1]                                                                                                                                                                                     ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_out_reg[4]                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.532        ; -0.207     ; 4.291      ;
; -3.017 ; key_test:u6|temp_value[0]                                                                                                                                                                                     ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_out_reg[14]                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.532        ; -0.219     ; 4.206      ;
; -2.996 ; key_test:u6|temp_value[2]                                                                                                                                                                                     ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_out_reg[12]                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.532        ; -0.220     ; 4.184      ;
; -2.983 ; key_test:u6|temp_value[2]                                                                                                                                                                                     ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_out_reg[15]                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.532        ; -0.220     ; 4.171      ;
; -2.933 ; key_test:u6|temp_value[1]                                                                                                                                                                                     ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_out_reg[11]                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.532        ; -0.218     ; 4.123      ;
; -2.906 ; key_test:u6|temp_value[2]                                                                                                                                                                                     ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_out_reg[14]                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.532        ; -0.219     ; 4.095      ;
; -2.866 ; key_test:u6|temp_value[2]                                                                                                                                                                                     ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_out_reg[10]                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.532        ; -0.217     ; 4.057      ;
; -2.851 ; key_test:u6|temp_value[1]                                                                                                                                                                                     ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_out_reg[10]                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.532        ; -0.217     ; 4.042      ;
; -2.829 ; key_test:u6|temp_value[1]                                                                                                                                                                                     ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_out_reg[15]                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.532        ; -0.220     ; 4.017      ;
; -2.799 ; key_test:u6|temp_value[1]                                                                                                                                                                                     ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_out_reg[12]                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.532        ; -0.220     ; 3.987      ;
; -2.720 ; key_test:u6|temp_value[1]                                                                                                                                                                                     ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_out_reg[14]                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.532        ; -0.219     ; 3.909      ;
; -2.696 ; key_test:u6|temp_value[0]                                                                                                                                                                                     ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_out_reg[5]                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.532        ; -0.204     ; 3.900      ;
; -2.187 ; key_test:u6|temp_value[0]                                                                                                                                                                                     ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_out_reg[10]                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.532        ; -0.217     ; 3.378      ;
; -2.005 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|delayed_wrptr_g[3]               ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|rdemp_eq_comp_lsb_aeb ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.160     ; 2.615      ;
; -1.812 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|delayed_wrptr_g[8]               ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|rdemp_eq_comp_msb_aeb ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.160     ; 2.422      ;
; -1.623 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|delayed_wrptr_g[4]               ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|rdemp_eq_comp_lsb_aeb ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.160     ; 2.233      ;
; -1.579 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|delayed_wrptr_g[2]               ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|rdemp_eq_comp_lsb_aeb ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.160     ; 2.189      ;
; -1.568 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|delayed_wrptr_g[7]               ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|rdemp_eq_comp_msb_aeb ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.160     ; 2.178      ;
; -1.536 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|delayed_wrptr_g[0]               ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|rdemp_eq_comp_lsb_aeb ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.160     ; 2.146      ;
; -1.511 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|delayed_wrptr_g[5]               ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|rdemp_eq_comp_msb_aeb ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.160     ; 2.121      ;
; -1.504 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|delayed_wrptr_g[6]               ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|rdemp_eq_comp_msb_aeb ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.160     ; 2.114      ;
; -1.451 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|delayed_wrptr_g[9]               ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|rdemp_eq_comp_msb_aeb ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.160     ; 2.061      ;
; -1.163 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|delayed_wrptr_g[1]               ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|rdemp_eq_comp_lsb_aeb ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.160     ; 1.773      ;
; 0.488  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[5]                                                                                                               ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_out_reg[5]                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.124     ; 6.956      ;
; 0.553  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[6]                                                                                                               ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_out_reg[5]                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.124     ; 6.891      ;
; 0.558  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[4]                                                                                                               ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_out_reg[5]                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.124     ; 6.886      ;
; 0.591  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[3]                                                                                                               ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_out_reg[5]                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.124     ; 6.853      ;
; 0.651  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[4]                                                                                                               ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_out_reg[5]                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.124     ; 6.793      ;
; 0.737  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[0]                                                                                                               ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_out_reg[5]                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.124     ; 6.707      ;
; 0.776  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[3]                                                                                                               ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_out_reg[5]                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.124     ; 6.668      ;
; 0.792  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[6]                                                                                                               ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_out_reg[5]                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.124     ; 6.652      ;
; 0.884  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[10]                                                                                                              ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_out_reg[5]                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.124     ; 6.560      ;
; 0.904  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[7]                                                                                                               ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_out_reg[5]                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.124     ; 6.540      ;
; 0.927  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[5]                                                                                                               ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_out_reg[5]                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.124     ; 6.517      ;
; 1.002  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[8]                                                                                                               ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_out_reg[5]                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.124     ; 6.442      ;
; 1.008  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[9]                                                                                                               ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_out_reg[5]                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.124     ; 6.436      ;
; 1.020  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[1]                                                                                                               ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_out_reg[5]                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.124     ; 6.424      ;
; 1.142  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[7]                                                                                                               ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_out_reg[5]                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.124     ; 6.302      ;
; 1.181  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[2]                                                                                                               ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_out_reg[5]                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.124     ; 6.263      ;
; 1.730  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[10]                                                                                                              ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_out_reg[5]                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.124     ; 5.714      ;
; 1.743  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[8]                                                                                                               ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_out_reg[5]                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.124     ; 5.701      ;
; 1.744  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|q_b[13] ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_out_reg[13]                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.391     ; 5.432      ;
; 1.754  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[4]                                                                                                               ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_out_reg[3]                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.124     ; 5.690      ;
; 1.763  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[4]                                                                                                               ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_out_reg[0]                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.125     ; 5.679      ;
; 1.787  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[3]                                                                                                               ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_out_reg[3]                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.124     ; 5.657      ;
; 1.796  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[3]                                                                                                               ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_out_reg[0]                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.125     ; 5.646      ;
; 1.814  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[4]                                                                                                               ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_out_reg[10]                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.130     ; 5.624      ;
; 1.841  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|bar_data[5]                                                                                                           ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_out_reg[9]                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.133     ; 5.593      ;
; 1.847  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[3]                                                                                                               ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_out_reg[10]                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.130     ; 5.591      ;
; 1.865  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[4]                                                                                                               ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_out_reg[9]                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.132     ; 5.570      ;
; 1.898  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[3]                                                                                                               ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_out_reg[9]                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.132     ; 5.537      ;
; 1.898  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[4]                                                                                                               ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_out_reg[1]                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.124     ; 5.546      ;
; 1.909  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|q_b[5]  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_out_reg[5]                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.384     ; 5.275      ;
; 1.931  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[3]                                                                                                               ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_out_reg[1]                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.124     ; 5.513      ;
; 1.933  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[0]                                                                                                               ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_out_reg[3]                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.124     ; 5.511      ;
; 1.942  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[0]                                                                                                               ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_out_reg[0]                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.125     ; 5.500      ;
; 1.948  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[4]                                                                                                               ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_out_reg[7]                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.127     ; 5.492      ;
; 1.963  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[4]                                                                                                               ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_out_reg[2]                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.125     ; 5.479      ;
; 1.981  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[3]                                                                                                               ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_out_reg[7]                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.127     ; 5.459      ;
; 1.984  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|q_b[3]  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_out_reg[3]                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.384     ; 5.200      ;
; 1.988  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[6]                                                                                                               ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_out_reg[3]                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.124     ; 5.456      ;
; 1.993  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[0]                                                                                                               ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_out_reg[10]                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.130     ; 5.445      ;
; 1.996  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[3]                                                                                                               ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_out_reg[2]                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.125     ; 5.446      ;
; 1.997  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[6]                                                                                                               ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_out_reg[0]                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.125     ; 5.445      ;
; 2.012  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|bar_data[5]                                                                                                           ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_out_reg[7]                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.128     ; 5.427      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'rtc_test:u1|clkdiv:u0|clkout'                                                                                                           ;
+--------+--------------------------+---------------------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack  ; From Node                ; To Node                   ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------+---------------------------+------------------------------+------------------------------+--------------+------------+------------+
; -3.528 ; rtc_test:u1|k[2]         ; rtc_test:u1|txdata[3]     ; rtc_test:u1|clkdiv:u0|clkout ; rtc_test:u1|clkdiv:u0|clkout ; 1.000        ; -0.075     ; 4.455      ;
; -3.319 ; rtc_test:u1|k[2]         ; rtc_test:u1|txdata[0]     ; rtc_test:u1|clkdiv:u0|clkout ; rtc_test:u1|clkdiv:u0|clkout ; 1.000        ; -0.071     ; 4.250      ;
; -3.267 ; rtc_test:u1|uart_cnt[14] ; rtc_test:u1|uart_cnt[0]   ; rtc_test:u1|clkdiv:u0|clkout ; rtc_test:u1|clkdiv:u0|clkout ; 1.000        ; -0.072     ; 4.197      ;
; -3.267 ; rtc_test:u1|uart_cnt[14] ; rtc_test:u1|uart_cnt[1]   ; rtc_test:u1|clkdiv:u0|clkout ; rtc_test:u1|clkdiv:u0|clkout ; 1.000        ; -0.072     ; 4.197      ;
; -3.267 ; rtc_test:u1|uart_cnt[14] ; rtc_test:u1|uart_cnt[2]   ; rtc_test:u1|clkdiv:u0|clkout ; rtc_test:u1|clkdiv:u0|clkout ; 1.000        ; -0.072     ; 4.197      ;
; -3.267 ; rtc_test:u1|uart_cnt[14] ; rtc_test:u1|uart_cnt[3]   ; rtc_test:u1|clkdiv:u0|clkout ; rtc_test:u1|clkdiv:u0|clkout ; 1.000        ; -0.072     ; 4.197      ;
; -3.267 ; rtc_test:u1|uart_cnt[14] ; rtc_test:u1|uart_cnt[4]   ; rtc_test:u1|clkdiv:u0|clkout ; rtc_test:u1|clkdiv:u0|clkout ; 1.000        ; -0.072     ; 4.197      ;
; -3.267 ; rtc_test:u1|uart_cnt[14] ; rtc_test:u1|uart_cnt[5]   ; rtc_test:u1|clkdiv:u0|clkout ; rtc_test:u1|clkdiv:u0|clkout ; 1.000        ; -0.072     ; 4.197      ;
; -3.267 ; rtc_test:u1|uart_cnt[14] ; rtc_test:u1|uart_cnt[6]   ; rtc_test:u1|clkdiv:u0|clkout ; rtc_test:u1|clkdiv:u0|clkout ; 1.000        ; -0.072     ; 4.197      ;
; -3.267 ; rtc_test:u1|uart_cnt[14] ; rtc_test:u1|uart_cnt[7]   ; rtc_test:u1|clkdiv:u0|clkout ; rtc_test:u1|clkdiv:u0|clkout ; 1.000        ; -0.072     ; 4.197      ;
; -3.267 ; rtc_test:u1|uart_cnt[14] ; rtc_test:u1|uart_cnt[8]   ; rtc_test:u1|clkdiv:u0|clkout ; rtc_test:u1|clkdiv:u0|clkout ; 1.000        ; -0.072     ; 4.197      ;
; -3.267 ; rtc_test:u1|uart_cnt[14] ; rtc_test:u1|uart_cnt[9]   ; rtc_test:u1|clkdiv:u0|clkout ; rtc_test:u1|clkdiv:u0|clkout ; 1.000        ; -0.072     ; 4.197      ;
; -3.267 ; rtc_test:u1|uart_cnt[14] ; rtc_test:u1|uart_cnt[10]  ; rtc_test:u1|clkdiv:u0|clkout ; rtc_test:u1|clkdiv:u0|clkout ; 1.000        ; -0.072     ; 4.197      ;
; -3.267 ; rtc_test:u1|uart_cnt[14] ; rtc_test:u1|uart_cnt[11]  ; rtc_test:u1|clkdiv:u0|clkout ; rtc_test:u1|clkdiv:u0|clkout ; 1.000        ; -0.072     ; 4.197      ;
; -3.267 ; rtc_test:u1|uart_cnt[14] ; rtc_test:u1|uart_cnt[12]  ; rtc_test:u1|clkdiv:u0|clkout ; rtc_test:u1|clkdiv:u0|clkout ; 1.000        ; -0.072     ; 4.197      ;
; -3.267 ; rtc_test:u1|uart_cnt[14] ; rtc_test:u1|uart_cnt[13]  ; rtc_test:u1|clkdiv:u0|clkout ; rtc_test:u1|clkdiv:u0|clkout ; 1.000        ; -0.072     ; 4.197      ;
; -3.267 ; rtc_test:u1|uart_cnt[14] ; rtc_test:u1|uart_cnt[14]  ; rtc_test:u1|clkdiv:u0|clkout ; rtc_test:u1|clkdiv:u0|clkout ; 1.000        ; -0.072     ; 4.197      ;
; -3.267 ; rtc_test:u1|uart_cnt[14] ; rtc_test:u1|uart_cnt[15]  ; rtc_test:u1|clkdiv:u0|clkout ; rtc_test:u1|clkdiv:u0|clkout ; 1.000        ; -0.072     ; 4.197      ;
; -3.216 ; rtc_test:u1|k[0]         ; rtc_test:u1|txdata[0]     ; rtc_test:u1|clkdiv:u0|clkout ; rtc_test:u1|clkdiv:u0|clkout ; 1.000        ; -0.071     ; 4.147      ;
; -3.215 ; rtc_test:u1|uart_cnt[14] ; rtc_test:u1|wrsig         ; rtc_test:u1|clkdiv:u0|clkout ; rtc_test:u1|clkdiv:u0|clkout ; 1.000        ; -0.071     ; 4.146      ;
; -3.190 ; rtc_test:u1|k[1]         ; rtc_test:u1|txdata[3]     ; rtc_test:u1|clkdiv:u0|clkout ; rtc_test:u1|clkdiv:u0|clkout ; 1.000        ; -0.075     ; 4.117      ;
; -3.189 ; rtc_test:u1|uart_cnt[14] ; rtc_test:u1|txdata[1]     ; rtc_test:u1|clkdiv:u0|clkout ; rtc_test:u1|clkdiv:u0|clkout ; 1.000        ; -0.070     ; 4.121      ;
; -3.189 ; rtc_test:u1|uart_cnt[14] ; rtc_test:u1|txdata[2]     ; rtc_test:u1|clkdiv:u0|clkout ; rtc_test:u1|clkdiv:u0|clkout ; 1.000        ; -0.070     ; 4.121      ;
; -3.189 ; rtc_test:u1|uart_cnt[14] ; rtc_test:u1|txdata[4]     ; rtc_test:u1|clkdiv:u0|clkout ; rtc_test:u1|clkdiv:u0|clkout ; 1.000        ; -0.070     ; 4.121      ;
; -3.189 ; rtc_test:u1|uart_cnt[14] ; rtc_test:u1|txdata[3]     ; rtc_test:u1|clkdiv:u0|clkout ; rtc_test:u1|clkdiv:u0|clkout ; 1.000        ; -0.070     ; 4.121      ;
; -3.178 ; rtc_test:u1|uart_cnt[14] ; rtc_test:u1|txdata[5]     ; rtc_test:u1|clkdiv:u0|clkout ; rtc_test:u1|clkdiv:u0|clkout ; 1.000        ; -0.067     ; 4.113      ;
; -3.176 ; rtc_test:u1|uart_cnt[14] ; rtc_test:u1|txdata[0]     ; rtc_test:u1|clkdiv:u0|clkout ; rtc_test:u1|clkdiv:u0|clkout ; 1.000        ; -0.066     ; 4.112      ;
; -3.176 ; rtc_test:u1|uart_cnt[14] ; rtc_test:u1|txdata[6]     ; rtc_test:u1|clkdiv:u0|clkout ; rtc_test:u1|clkdiv:u0|clkout ; 1.000        ; -0.066     ; 4.112      ;
; -3.172 ; rtc_test:u1|uart_cnt[14] ; rtc_test:u1|uart_stat.001 ; rtc_test:u1|clkdiv:u0|clkout ; rtc_test:u1|clkdiv:u0|clkout ; 1.000        ; -0.066     ; 4.108      ;
; -3.114 ; rtc_test:u1|uart_cnt[11] ; rtc_test:u1|uart_cnt[0]   ; rtc_test:u1|clkdiv:u0|clkout ; rtc_test:u1|clkdiv:u0|clkout ; 1.000        ; -0.072     ; 4.044      ;
; -3.114 ; rtc_test:u1|uart_cnt[11] ; rtc_test:u1|uart_cnt[1]   ; rtc_test:u1|clkdiv:u0|clkout ; rtc_test:u1|clkdiv:u0|clkout ; 1.000        ; -0.072     ; 4.044      ;
; -3.114 ; rtc_test:u1|uart_cnt[11] ; rtc_test:u1|uart_cnt[2]   ; rtc_test:u1|clkdiv:u0|clkout ; rtc_test:u1|clkdiv:u0|clkout ; 1.000        ; -0.072     ; 4.044      ;
; -3.114 ; rtc_test:u1|uart_cnt[11] ; rtc_test:u1|uart_cnt[3]   ; rtc_test:u1|clkdiv:u0|clkout ; rtc_test:u1|clkdiv:u0|clkout ; 1.000        ; -0.072     ; 4.044      ;
; -3.114 ; rtc_test:u1|uart_cnt[11] ; rtc_test:u1|uart_cnt[4]   ; rtc_test:u1|clkdiv:u0|clkout ; rtc_test:u1|clkdiv:u0|clkout ; 1.000        ; -0.072     ; 4.044      ;
; -3.114 ; rtc_test:u1|uart_cnt[11] ; rtc_test:u1|uart_cnt[5]   ; rtc_test:u1|clkdiv:u0|clkout ; rtc_test:u1|clkdiv:u0|clkout ; 1.000        ; -0.072     ; 4.044      ;
; -3.114 ; rtc_test:u1|uart_cnt[11] ; rtc_test:u1|uart_cnt[6]   ; rtc_test:u1|clkdiv:u0|clkout ; rtc_test:u1|clkdiv:u0|clkout ; 1.000        ; -0.072     ; 4.044      ;
; -3.114 ; rtc_test:u1|uart_cnt[11] ; rtc_test:u1|uart_cnt[7]   ; rtc_test:u1|clkdiv:u0|clkout ; rtc_test:u1|clkdiv:u0|clkout ; 1.000        ; -0.072     ; 4.044      ;
; -3.114 ; rtc_test:u1|uart_cnt[11] ; rtc_test:u1|uart_cnt[8]   ; rtc_test:u1|clkdiv:u0|clkout ; rtc_test:u1|clkdiv:u0|clkout ; 1.000        ; -0.072     ; 4.044      ;
; -3.114 ; rtc_test:u1|uart_cnt[11] ; rtc_test:u1|uart_cnt[9]   ; rtc_test:u1|clkdiv:u0|clkout ; rtc_test:u1|clkdiv:u0|clkout ; 1.000        ; -0.072     ; 4.044      ;
; -3.114 ; rtc_test:u1|uart_cnt[11] ; rtc_test:u1|uart_cnt[10]  ; rtc_test:u1|clkdiv:u0|clkout ; rtc_test:u1|clkdiv:u0|clkout ; 1.000        ; -0.072     ; 4.044      ;
; -3.114 ; rtc_test:u1|uart_cnt[11] ; rtc_test:u1|uart_cnt[11]  ; rtc_test:u1|clkdiv:u0|clkout ; rtc_test:u1|clkdiv:u0|clkout ; 1.000        ; -0.072     ; 4.044      ;
; -3.114 ; rtc_test:u1|uart_cnt[11] ; rtc_test:u1|uart_cnt[12]  ; rtc_test:u1|clkdiv:u0|clkout ; rtc_test:u1|clkdiv:u0|clkout ; 1.000        ; -0.072     ; 4.044      ;
; -3.114 ; rtc_test:u1|uart_cnt[11] ; rtc_test:u1|uart_cnt[13]  ; rtc_test:u1|clkdiv:u0|clkout ; rtc_test:u1|clkdiv:u0|clkout ; 1.000        ; -0.072     ; 4.044      ;
; -3.114 ; rtc_test:u1|uart_cnt[11] ; rtc_test:u1|uart_cnt[14]  ; rtc_test:u1|clkdiv:u0|clkout ; rtc_test:u1|clkdiv:u0|clkout ; 1.000        ; -0.072     ; 4.044      ;
; -3.114 ; rtc_test:u1|uart_cnt[11] ; rtc_test:u1|uart_cnt[15]  ; rtc_test:u1|clkdiv:u0|clkout ; rtc_test:u1|clkdiv:u0|clkout ; 1.000        ; -0.072     ; 4.044      ;
; -3.098 ; rtc_test:u1|uart_cnt[12] ; rtc_test:u1|uart_cnt[0]   ; rtc_test:u1|clkdiv:u0|clkout ; rtc_test:u1|clkdiv:u0|clkout ; 1.000        ; -0.072     ; 4.028      ;
; -3.098 ; rtc_test:u1|uart_cnt[12] ; rtc_test:u1|uart_cnt[1]   ; rtc_test:u1|clkdiv:u0|clkout ; rtc_test:u1|clkdiv:u0|clkout ; 1.000        ; -0.072     ; 4.028      ;
; -3.098 ; rtc_test:u1|uart_cnt[12] ; rtc_test:u1|uart_cnt[2]   ; rtc_test:u1|clkdiv:u0|clkout ; rtc_test:u1|clkdiv:u0|clkout ; 1.000        ; -0.072     ; 4.028      ;
; -3.098 ; rtc_test:u1|uart_cnt[12] ; rtc_test:u1|uart_cnt[3]   ; rtc_test:u1|clkdiv:u0|clkout ; rtc_test:u1|clkdiv:u0|clkout ; 1.000        ; -0.072     ; 4.028      ;
; -3.098 ; rtc_test:u1|uart_cnt[12] ; rtc_test:u1|uart_cnt[4]   ; rtc_test:u1|clkdiv:u0|clkout ; rtc_test:u1|clkdiv:u0|clkout ; 1.000        ; -0.072     ; 4.028      ;
; -3.098 ; rtc_test:u1|uart_cnt[12] ; rtc_test:u1|uart_cnt[5]   ; rtc_test:u1|clkdiv:u0|clkout ; rtc_test:u1|clkdiv:u0|clkout ; 1.000        ; -0.072     ; 4.028      ;
; -3.098 ; rtc_test:u1|uart_cnt[12] ; rtc_test:u1|uart_cnt[6]   ; rtc_test:u1|clkdiv:u0|clkout ; rtc_test:u1|clkdiv:u0|clkout ; 1.000        ; -0.072     ; 4.028      ;
; -3.098 ; rtc_test:u1|uart_cnt[12] ; rtc_test:u1|uart_cnt[7]   ; rtc_test:u1|clkdiv:u0|clkout ; rtc_test:u1|clkdiv:u0|clkout ; 1.000        ; -0.072     ; 4.028      ;
; -3.098 ; rtc_test:u1|uart_cnt[12] ; rtc_test:u1|uart_cnt[8]   ; rtc_test:u1|clkdiv:u0|clkout ; rtc_test:u1|clkdiv:u0|clkout ; 1.000        ; -0.072     ; 4.028      ;
; -3.098 ; rtc_test:u1|uart_cnt[12] ; rtc_test:u1|uart_cnt[9]   ; rtc_test:u1|clkdiv:u0|clkout ; rtc_test:u1|clkdiv:u0|clkout ; 1.000        ; -0.072     ; 4.028      ;
; -3.098 ; rtc_test:u1|uart_cnt[12] ; rtc_test:u1|uart_cnt[10]  ; rtc_test:u1|clkdiv:u0|clkout ; rtc_test:u1|clkdiv:u0|clkout ; 1.000        ; -0.072     ; 4.028      ;
; -3.098 ; rtc_test:u1|uart_cnt[12] ; rtc_test:u1|uart_cnt[11]  ; rtc_test:u1|clkdiv:u0|clkout ; rtc_test:u1|clkdiv:u0|clkout ; 1.000        ; -0.072     ; 4.028      ;
; -3.098 ; rtc_test:u1|uart_cnt[12] ; rtc_test:u1|uart_cnt[12]  ; rtc_test:u1|clkdiv:u0|clkout ; rtc_test:u1|clkdiv:u0|clkout ; 1.000        ; -0.072     ; 4.028      ;
; -3.098 ; rtc_test:u1|uart_cnt[12] ; rtc_test:u1|uart_cnt[13]  ; rtc_test:u1|clkdiv:u0|clkout ; rtc_test:u1|clkdiv:u0|clkout ; 1.000        ; -0.072     ; 4.028      ;
; -3.098 ; rtc_test:u1|uart_cnt[12] ; rtc_test:u1|uart_cnt[14]  ; rtc_test:u1|clkdiv:u0|clkout ; rtc_test:u1|clkdiv:u0|clkout ; 1.000        ; -0.072     ; 4.028      ;
; -3.098 ; rtc_test:u1|uart_cnt[12] ; rtc_test:u1|uart_cnt[15]  ; rtc_test:u1|clkdiv:u0|clkout ; rtc_test:u1|clkdiv:u0|clkout ; 1.000        ; -0.072     ; 4.028      ;
; -3.072 ; rtc_test:u1|uart_cnt[2]  ; rtc_test:u1|uart_cnt[0]   ; rtc_test:u1|clkdiv:u0|clkout ; rtc_test:u1|clkdiv:u0|clkout ; 1.000        ; -0.072     ; 4.002      ;
; -3.072 ; rtc_test:u1|uart_cnt[2]  ; rtc_test:u1|uart_cnt[1]   ; rtc_test:u1|clkdiv:u0|clkout ; rtc_test:u1|clkdiv:u0|clkout ; 1.000        ; -0.072     ; 4.002      ;
; -3.072 ; rtc_test:u1|uart_cnt[2]  ; rtc_test:u1|uart_cnt[2]   ; rtc_test:u1|clkdiv:u0|clkout ; rtc_test:u1|clkdiv:u0|clkout ; 1.000        ; -0.072     ; 4.002      ;
; -3.072 ; rtc_test:u1|uart_cnt[2]  ; rtc_test:u1|uart_cnt[3]   ; rtc_test:u1|clkdiv:u0|clkout ; rtc_test:u1|clkdiv:u0|clkout ; 1.000        ; -0.072     ; 4.002      ;
; -3.072 ; rtc_test:u1|uart_cnt[2]  ; rtc_test:u1|uart_cnt[4]   ; rtc_test:u1|clkdiv:u0|clkout ; rtc_test:u1|clkdiv:u0|clkout ; 1.000        ; -0.072     ; 4.002      ;
; -3.072 ; rtc_test:u1|uart_cnt[2]  ; rtc_test:u1|uart_cnt[5]   ; rtc_test:u1|clkdiv:u0|clkout ; rtc_test:u1|clkdiv:u0|clkout ; 1.000        ; -0.072     ; 4.002      ;
; -3.072 ; rtc_test:u1|uart_cnt[2]  ; rtc_test:u1|uart_cnt[6]   ; rtc_test:u1|clkdiv:u0|clkout ; rtc_test:u1|clkdiv:u0|clkout ; 1.000        ; -0.072     ; 4.002      ;
; -3.072 ; rtc_test:u1|uart_cnt[2]  ; rtc_test:u1|uart_cnt[7]   ; rtc_test:u1|clkdiv:u0|clkout ; rtc_test:u1|clkdiv:u0|clkout ; 1.000        ; -0.072     ; 4.002      ;
; -3.072 ; rtc_test:u1|uart_cnt[2]  ; rtc_test:u1|uart_cnt[8]   ; rtc_test:u1|clkdiv:u0|clkout ; rtc_test:u1|clkdiv:u0|clkout ; 1.000        ; -0.072     ; 4.002      ;
; -3.072 ; rtc_test:u1|uart_cnt[2]  ; rtc_test:u1|uart_cnt[9]   ; rtc_test:u1|clkdiv:u0|clkout ; rtc_test:u1|clkdiv:u0|clkout ; 1.000        ; -0.072     ; 4.002      ;
; -3.072 ; rtc_test:u1|uart_cnt[2]  ; rtc_test:u1|uart_cnt[10]  ; rtc_test:u1|clkdiv:u0|clkout ; rtc_test:u1|clkdiv:u0|clkout ; 1.000        ; -0.072     ; 4.002      ;
; -3.072 ; rtc_test:u1|uart_cnt[2]  ; rtc_test:u1|uart_cnt[11]  ; rtc_test:u1|clkdiv:u0|clkout ; rtc_test:u1|clkdiv:u0|clkout ; 1.000        ; -0.072     ; 4.002      ;
; -3.072 ; rtc_test:u1|uart_cnt[2]  ; rtc_test:u1|uart_cnt[12]  ; rtc_test:u1|clkdiv:u0|clkout ; rtc_test:u1|clkdiv:u0|clkout ; 1.000        ; -0.072     ; 4.002      ;
; -3.072 ; rtc_test:u1|uart_cnt[2]  ; rtc_test:u1|uart_cnt[13]  ; rtc_test:u1|clkdiv:u0|clkout ; rtc_test:u1|clkdiv:u0|clkout ; 1.000        ; -0.072     ; 4.002      ;
; -3.072 ; rtc_test:u1|uart_cnt[2]  ; rtc_test:u1|uart_cnt[14]  ; rtc_test:u1|clkdiv:u0|clkout ; rtc_test:u1|clkdiv:u0|clkout ; 1.000        ; -0.072     ; 4.002      ;
; -3.072 ; rtc_test:u1|uart_cnt[2]  ; rtc_test:u1|uart_cnt[15]  ; rtc_test:u1|clkdiv:u0|clkout ; rtc_test:u1|clkdiv:u0|clkout ; 1.000        ; -0.072     ; 4.002      ;
; -3.068 ; rtc_test:u1|uart_cnt[14] ; rtc_test:u1|k[1]          ; rtc_test:u1|clkdiv:u0|clkout ; rtc_test:u1|clkdiv:u0|clkout ; 1.000        ; -0.067     ; 4.003      ;
; -3.068 ; rtc_test:u1|uart_cnt[14] ; rtc_test:u1|k[2]          ; rtc_test:u1|clkdiv:u0|clkout ; rtc_test:u1|clkdiv:u0|clkout ; 1.000        ; -0.067     ; 4.003      ;
; -3.068 ; rtc_test:u1|uart_cnt[14] ; rtc_test:u1|k[3]          ; rtc_test:u1|clkdiv:u0|clkout ; rtc_test:u1|clkdiv:u0|clkout ; 1.000        ; -0.067     ; 4.003      ;
; -3.068 ; rtc_test:u1|uart_cnt[14] ; rtc_test:u1|k[4]          ; rtc_test:u1|clkdiv:u0|clkout ; rtc_test:u1|clkdiv:u0|clkout ; 1.000        ; -0.067     ; 4.003      ;
; -3.068 ; rtc_test:u1|uart_cnt[14] ; rtc_test:u1|k[5]          ; rtc_test:u1|clkdiv:u0|clkout ; rtc_test:u1|clkdiv:u0|clkout ; 1.000        ; -0.067     ; 4.003      ;
; -3.068 ; rtc_test:u1|uart_cnt[14] ; rtc_test:u1|k[6]          ; rtc_test:u1|clkdiv:u0|clkout ; rtc_test:u1|clkdiv:u0|clkout ; 1.000        ; -0.067     ; 4.003      ;
; -3.068 ; rtc_test:u1|uart_cnt[14] ; rtc_test:u1|k[7]          ; rtc_test:u1|clkdiv:u0|clkout ; rtc_test:u1|clkdiv:u0|clkout ; 1.000        ; -0.067     ; 4.003      ;
; -3.068 ; rtc_test:u1|uart_cnt[14] ; rtc_test:u1|k[8]          ; rtc_test:u1|clkdiv:u0|clkout ; rtc_test:u1|clkdiv:u0|clkout ; 1.000        ; -0.067     ; 4.003      ;
; -3.068 ; rtc_test:u1|uart_cnt[14] ; rtc_test:u1|k[0]          ; rtc_test:u1|clkdiv:u0|clkout ; rtc_test:u1|clkdiv:u0|clkout ; 1.000        ; -0.067     ; 4.003      ;
; -3.066 ; rtc_test:u1|k[1]         ; rtc_test:u1|txdata[0]     ; rtc_test:u1|clkdiv:u0|clkout ; rtc_test:u1|clkdiv:u0|clkout ; 1.000        ; -0.071     ; 3.997      ;
; -3.062 ; rtc_test:u1|uart_cnt[11] ; rtc_test:u1|wrsig         ; rtc_test:u1|clkdiv:u0|clkout ; rtc_test:u1|clkdiv:u0|clkout ; 1.000        ; -0.071     ; 3.993      ;
; -3.046 ; rtc_test:u1|uart_cnt[12] ; rtc_test:u1|wrsig         ; rtc_test:u1|clkdiv:u0|clkout ; rtc_test:u1|clkdiv:u0|clkout ; 1.000        ; -0.071     ; 3.977      ;
; -3.036 ; rtc_test:u1|uart_cnt[11] ; rtc_test:u1|txdata[1]     ; rtc_test:u1|clkdiv:u0|clkout ; rtc_test:u1|clkdiv:u0|clkout ; 1.000        ; -0.070     ; 3.968      ;
; -3.036 ; rtc_test:u1|uart_cnt[11] ; rtc_test:u1|txdata[2]     ; rtc_test:u1|clkdiv:u0|clkout ; rtc_test:u1|clkdiv:u0|clkout ; 1.000        ; -0.070     ; 3.968      ;
; -3.036 ; rtc_test:u1|uart_cnt[11] ; rtc_test:u1|txdata[4]     ; rtc_test:u1|clkdiv:u0|clkout ; rtc_test:u1|clkdiv:u0|clkout ; 1.000        ; -0.070     ; 3.968      ;
; -3.036 ; rtc_test:u1|uart_cnt[11] ; rtc_test:u1|txdata[3]     ; rtc_test:u1|clkdiv:u0|clkout ; rtc_test:u1|clkdiv:u0|clkout ; 1.000        ; -0.070     ; 3.968      ;
; -3.033 ; rtc_test:u1|uart_cnt[4]  ; rtc_test:u1|uart_cnt[0]   ; rtc_test:u1|clkdiv:u0|clkout ; rtc_test:u1|clkdiv:u0|clkout ; 1.000        ; -0.072     ; 3.963      ;
; -3.033 ; rtc_test:u1|uart_cnt[4]  ; rtc_test:u1|uart_cnt[1]   ; rtc_test:u1|clkdiv:u0|clkout ; rtc_test:u1|clkdiv:u0|clkout ; 1.000        ; -0.072     ; 3.963      ;
; -3.033 ; rtc_test:u1|uart_cnt[4]  ; rtc_test:u1|uart_cnt[2]   ; rtc_test:u1|clkdiv:u0|clkout ; rtc_test:u1|clkdiv:u0|clkout ; 1.000        ; -0.072     ; 3.963      ;
; -3.033 ; rtc_test:u1|uart_cnt[4]  ; rtc_test:u1|uart_cnt[3]   ; rtc_test:u1|clkdiv:u0|clkout ; rtc_test:u1|clkdiv:u0|clkout ; 1.000        ; -0.072     ; 3.963      ;
; -3.033 ; rtc_test:u1|uart_cnt[4]  ; rtc_test:u1|uart_cnt[4]   ; rtc_test:u1|clkdiv:u0|clkout ; rtc_test:u1|clkdiv:u0|clkout ; 1.000        ; -0.072     ; 3.963      ;
; -3.033 ; rtc_test:u1|uart_cnt[4]  ; rtc_test:u1|uart_cnt[5]   ; rtc_test:u1|clkdiv:u0|clkout ; rtc_test:u1|clkdiv:u0|clkout ; 1.000        ; -0.072     ; 3.963      ;
; -3.033 ; rtc_test:u1|uart_cnt[4]  ; rtc_test:u1|uart_cnt[6]   ; rtc_test:u1|clkdiv:u0|clkout ; rtc_test:u1|clkdiv:u0|clkout ; 1.000        ; -0.072     ; 3.963      ;
+--------+--------------------------+---------------------------+------------------------------+------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                               ; To Node                                                                                                                                                                                                                                ; Launch Clock                                                          ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; -1.940 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|rdptr_g[4] ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.776        ; -0.160     ; 2.558      ;
; -1.676 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|rdptr_g[9] ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.776        ; -0.160     ; 2.294      ;
; -1.661 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[9]                                                                                         ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.392        ; -0.178     ; 1.877      ;
; -1.615 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|rdptr_g[0] ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.776        ; -0.160     ; 2.233      ;
; -1.458 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[7]                                                                                         ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.392        ; -0.178     ; 1.674      ;
; -1.444 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|rdptr_g[5] ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.776        ; -0.160     ; 2.062      ;
; -1.439 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|rdptr_g[8] ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.776        ; -0.160     ; 2.057      ;
; -1.400 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|rdptr_g[7] ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.776        ; -0.160     ; 2.018      ;
; -1.386 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|rdptr_g[2] ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.776        ; -0.160     ; 2.004      ;
; -1.326 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[3]                                                                                         ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.392        ; -0.178     ; 1.542      ;
; -1.310 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[4]                                                                                         ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.392        ; -0.178     ; 1.526      ;
; -1.301 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[8]                                                                                         ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.392        ; -0.178     ; 1.517      ;
; -1.251 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|rdptr_g[1] ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.776        ; -0.160     ; 1.869      ;
; -1.205 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|rdptr_g[3] ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.776        ; -0.160     ; 1.823      ;
; -1.171 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|rdptr_g[6] ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.776        ; -0.160     ; 1.789      ;
; -1.143 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[6]                                                                                         ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.392        ; -0.178     ; 1.359      ;
; -1.127 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[1]                                                                                         ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.392        ; -0.178     ; 1.343      ;
; -0.998 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[2]                                                                                         ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.392        ; -0.178     ; 1.214      ;
; -0.960 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[5]                                                                                         ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.392        ; -0.178     ; 1.176      ;
; -0.945 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[10]                                                                                        ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.392        ; -0.178     ; 1.161      ;
; -0.815 ; system_ctrl:u_system_ctrl|delay_done                                                                                                                                                    ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|sys_r_wn                                                                                                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.776        ; -0.160     ; 1.433      ;
; 1.298  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[13]                                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -0.083     ; 3.621      ;
; 1.298  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[15]                                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -0.083     ; 3.621      ;
; 1.801  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[8]                                                                                                              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; 0.368      ; 3.569      ;
; 1.801  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[9]                                                                                                              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; 0.368      ; 3.569      ;
; 1.801  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[10]                                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; 0.368      ; 3.569      ;
; 1.801  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[11]                                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; 0.368      ; 3.569      ;
; 1.801  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[12]                                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; 0.368      ; 3.569      ;
; 1.801  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[14]                                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; 0.368      ; 3.569      ;
; 1.801  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[16]                                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; 0.368      ; 3.569      ;
; 1.801  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[17]                                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; 0.368      ; 3.569      ;
; 1.801  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[18]                                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; 0.368      ; 3.569      ;
; 1.801  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[19]                                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; 0.368      ; 3.569      ;
; 1.801  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[21]                                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; 0.368      ; 3.569      ;
; 1.801  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[20]                                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; 0.368      ; 3.569      ;
; 1.974  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[6]                                                 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.074     ; 7.954      ;
; 1.976  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[6]                                                 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.074     ; 7.952      ;
; 2.038  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[6]                                                 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.517     ; 7.447      ;
; 2.063  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[6]                                                 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.517     ; 7.422      ;
; 2.073  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rd_req                                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; 0.427      ; 3.356      ;
; 2.138  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[4]                                                 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.074     ; 7.790      ;
; 2.140  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[4]                                                 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.074     ; 7.788      ;
; 2.202  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[4]                                                 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.517     ; 7.283      ;
; 2.227  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[4]                                                 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.517     ; 7.258      ;
; 2.243  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[12]                                                              ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[13]                                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.542     ; 7.217      ;
; 2.243  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[12]                                                              ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[15]                                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.542     ; 7.217      ;
; 2.307  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[3]                                                 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.074     ; 7.621      ;
; 2.309  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[3]                                                 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.074     ; 7.619      ;
; 2.341  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[7]                                                 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.546     ; 7.115      ;
; 2.342  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[7]                                                 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.546     ; 7.114      ;
; 2.356  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[6]                                                 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.517     ; 7.129      ;
; 2.371  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[3]                                                 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.517     ; 7.114      ;
; 2.384  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[14]                                                              ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[13]                                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.542     ; 7.076      ;
; 2.384  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[14]                                                              ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[15]                                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.542     ; 7.076      ;
; 2.396  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[3]                                                 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.517     ; 7.089      ;
; 2.430  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[5]                                                 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.074     ; 7.498      ;
; 2.432  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[5]                                                 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.074     ; 7.496      ;
; 2.494  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[5]                                                 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.517     ; 6.991      ;
; 2.494  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[2]                                                 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.546     ; 6.962      ;
; 2.495  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[2]                                                 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.546     ; 6.961      ;
; 2.495  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[8]                                                               ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[13]                                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.542     ; 6.965      ;
; 2.495  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[8]                                                               ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[15]                                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.542     ; 6.965      ;
; 2.496  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[11]                                                              ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[13]                                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.542     ; 6.964      ;
; 2.496  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[11]                                                              ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[15]                                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.542     ; 6.964      ;
; 2.519  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[5]                                                 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.517     ; 6.966      ;
; 2.520  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[4]                                                 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.517     ; 6.965      ;
; 2.525  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[6]                                                 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.546     ; 6.931      ;
; 2.526  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[6]                                                 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.546     ; 6.930      ;
; 2.534  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[5]                                                 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.546     ; 6.922      ;
; 2.535  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[5]                                                 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.546     ; 6.921      ;
; 2.595  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[10]                                                              ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[13]                                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.542     ; 6.865      ;
; 2.595  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[10]                                                              ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[15]                                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.542     ; 6.865      ;
; 2.597  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[6]                                                 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.517     ; 6.888      ;
; 2.615  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[15]                                                              ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[13]                                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.072     ; 7.315      ;
; 2.615  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[15]                                                              ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[15]                                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.072     ; 7.315      ;
; 2.617  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[13]                                                              ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[13]                                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.072     ; 7.313      ;
; 2.617  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[13]                                                              ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[15]                                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.072     ; 7.313      ;
; 2.619  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[6]                                                 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.517     ; 6.866      ;
; 2.626  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[3]                                                 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.546     ; 6.830      ;
; 2.627  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[3]                                                 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.546     ; 6.829      ;
; 2.673  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[6]                                                 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|ram_block11a0~porta_datain_reg0  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.170     ; 7.196      ;
; 2.674  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[6]                                                 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|ram_block11a0~porta_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.175     ; 7.190      ;
; 2.674  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[6]                                                 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|ram_block11a0~porta_we_reg       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.175     ; 7.190      ;
; 2.685  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1010                                            ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.593     ; 6.724      ;
; 2.686  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1010                                            ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.593     ; 6.723      ;
; 2.688  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[7]                                                 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.074     ; 7.240      ;
; 2.689  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[3]                                                 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.517     ; 6.796      ;
; 2.690  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[7]                                                 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.074     ; 7.238      ;
; 2.691  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[0]                                                 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.074     ; 7.237      ;
; 2.693  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[0]                                                 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.074     ; 7.235      ;
; 2.727  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[9]                                                               ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[13]                                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.542     ; 6.733      ;
; 2.727  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[9]                                                               ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[15]                                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.542     ; 6.733      ;
; 2.745  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[7]                                                 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.546     ; 6.711      ;
; 2.745  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[7]                                                 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.546     ; 6.711      ;
; 2.746  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[12]                                                              ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[8]                                                                                                              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.091     ; 7.165      ;
; 2.746  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[12]                                                              ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[9]                                                                                                              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.091     ; 7.165      ;
; 2.746  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[12]                                                              ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[10]                                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.091     ; 7.165      ;
; 2.746  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[12]                                                              ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[11]                                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.091     ; 7.165      ;
; 2.746  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[12]                                                              ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[12]                                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.091     ; 7.165      ;
; 2.746  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[12]                                                              ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[14]                                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.091     ; 7.165      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4]'                                                                                                                                                                                                                                        ;
+--------+---------------------------------------------------------------------+--------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                           ; To Node                                                            ; Launch Clock                                                          ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------+--------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; -1.266 ; system_ctrl:u_system_ctrl|delay_done                                ; rtc_test:u1|rtc_time:U2|Time_second[0]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 1.544        ; -0.158     ; 2.654      ;
; -1.266 ; system_ctrl:u_system_ctrl|delay_done                                ; rtc_test:u1|rtc_time:U2|Time_second[4]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 1.544        ; -0.158     ; 2.654      ;
; -1.210 ; system_ctrl:u_system_ctrl|delay_done                                ; rtc_test:u1|rtc_time:U2|Time_hour[5]                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 1.544        ; -0.154     ; 2.602      ;
; -1.210 ; system_ctrl:u_system_ctrl|delay_done                                ; rtc_test:u1|rtc_time:U2|Time_hour[1]                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 1.544        ; -0.154     ; 2.602      ;
; -1.210 ; system_ctrl:u_system_ctrl|delay_done                                ; rtc_test:u1|rtc_time:U2|Time_hour[2]                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 1.544        ; -0.154     ; 2.602      ;
; -1.210 ; system_ctrl:u_system_ctrl|delay_done                                ; rtc_test:u1|rtc_time:U2|Time_hour[6]                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 1.544        ; -0.154     ; 2.602      ;
; -1.210 ; system_ctrl:u_system_ctrl|delay_done                                ; rtc_test:u1|rtc_time:U2|Time_hour[4]                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 1.544        ; -0.156     ; 2.600      ;
; -1.210 ; system_ctrl:u_system_ctrl|delay_done                                ; rtc_test:u1|rtc_time:U2|Time_hour[0]                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 1.544        ; -0.156     ; 2.600      ;
; -1.210 ; system_ctrl:u_system_ctrl|delay_done                                ; rtc_test:u1|rtc_time:U2|Time_hour[7]                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 1.544        ; -0.154     ; 2.602      ;
; -1.210 ; system_ctrl:u_system_ctrl|delay_done                                ; rtc_test:u1|rtc_time:U2|Time_hour[3]                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 1.544        ; -0.154     ; 2.602      ;
; -0.959 ; system_ctrl:u_system_ctrl|delay_done                                ; rtc_test:u1|rtc_time:U2|Time_munite[1]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 1.544        ; -0.156     ; 2.349      ;
; -0.959 ; system_ctrl:u_system_ctrl|delay_done                                ; rtc_test:u1|rtc_time:U2|Time_munite[5]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 1.544        ; -0.156     ; 2.349      ;
; -0.959 ; system_ctrl:u_system_ctrl|delay_done                                ; rtc_test:u1|rtc_time:U2|Time_munite[2]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 1.544        ; -0.156     ; 2.349      ;
; -0.959 ; system_ctrl:u_system_ctrl|delay_done                                ; rtc_test:u1|rtc_time:U2|Time_munite[6]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 1.544        ; -0.156     ; 2.349      ;
; -0.959 ; system_ctrl:u_system_ctrl|delay_done                                ; rtc_test:u1|rtc_time:U2|Time_munite[0]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 1.544        ; -0.156     ; 2.349      ;
; -0.959 ; system_ctrl:u_system_ctrl|delay_done                                ; rtc_test:u1|rtc_time:U2|Time_munite[4]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 1.544        ; -0.156     ; 2.349      ;
; -0.959 ; system_ctrl:u_system_ctrl|delay_done                                ; rtc_test:u1|rtc_time:U2|Time_munite[7]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 1.544        ; -0.156     ; 2.349      ;
; -0.959 ; system_ctrl:u_system_ctrl|delay_done                                ; rtc_test:u1|rtc_time:U2|Time_munite[3]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 1.544        ; -0.156     ; 2.349      ;
; -0.795 ; system_ctrl:u_system_ctrl|delay_done                                ; rtc_test:u1|rtc_time:U2|Time_second[2]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 1.544        ; -0.160     ; 2.181      ;
; -0.795 ; system_ctrl:u_system_ctrl|delay_done                                ; rtc_test:u1|rtc_time:U2|Time_second[3]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 1.544        ; -0.160     ; 2.181      ;
; -0.795 ; system_ctrl:u_system_ctrl|delay_done                                ; rtc_test:u1|rtc_time:U2|Time_second[1]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 1.544        ; -0.160     ; 2.181      ;
; -0.795 ; system_ctrl:u_system_ctrl|delay_done                                ; rtc_test:u1|rtc_time:U2|Time_second[5]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 1.544        ; -0.160     ; 2.181      ;
; -0.795 ; system_ctrl:u_system_ctrl|delay_done                                ; rtc_test:u1|rtc_time:U2|Time_second[7]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 1.544        ; -0.160     ; 2.181      ;
; -0.795 ; system_ctrl:u_system_ctrl|delay_done                                ; rtc_test:u1|rtc_time:U2|Time_second[6]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 1.544        ; -0.160     ; 2.181      ;
; 0.001  ; rtc_test:u1|clkdiv:u0|clkout                                        ; rtc_test:u1|clkdiv:u0|clkout                                       ; rtc_test:u1|clkdiv:u0|clkout                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; 0.041      ; 0.732      ;
; 0.488  ; rtc_test:u1|clkdiv:u0|clkout                                        ; rtc_test:u1|clkdiv:u0|clkout                                       ; rtc_test:u1|clkdiv:u0|clkout                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; 0.041      ; 0.745      ;
; 13.510 ; rtc_test:u1|rtc_time:U2|ds1302_module:U1|i2c_com:U2|i[1]            ; rtc_test:u1|rtc_time:U2|ds1302_module:U1|i2c_com:U2|rData[6]       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 20.000       ; -0.514     ; 5.978      ;
; 13.532 ; rtc_test:u1|rtc_time:U2|ds1302_module:U1|i2c_com:U2|i[2]            ; rtc_test:u1|rtc_time:U2|ds1302_module:U1|i2c_com:U2|rData[6]       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 20.000       ; -0.514     ; 5.956      ;
; 13.551 ; rtc_test:u1|rtc_time:U2|ds1302_module:U1|i2c_com:U2|rData[0]        ; rtc_test:u1|rtc_time:U2|ds1302_module:U1|i2c_com:U2|rSIO           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 20.000       ; -0.122     ; 6.329      ;
; 13.593 ; rtc_test:u1|rtc_time:U2|ds1302_module:U1|i2c_com:U2|i[3]            ; rtc_test:u1|rtc_time:U2|ds1302_module:U1|i2c_com:U2|rData[6]       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 20.000       ; -0.514     ; 5.895      ;
; 13.644 ; led_test:u2|timer[31]                                               ; led_test:u2|led[0]                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 20.000       ; -0.539     ; 5.819      ;
; 13.644 ; led_test:u2|timer[31]                                               ; led_test:u2|led[1]                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 20.000       ; -0.539     ; 5.819      ;
; 13.644 ; led_test:u2|timer[31]                                               ; led_test:u2|led[2]                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 20.000       ; -0.539     ; 5.819      ;
; 13.644 ; led_test:u2|timer[31]                                               ; led_test:u2|led[3]                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 20.000       ; -0.539     ; 5.819      ;
; 13.653 ; smg_interface_demo:u4|smg_interface:U2|smg_control_module:U1|C1[11] ; smg_interface_demo:u4|smg_interface:U2|smg_scan_module:U3|rScan[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 20.000       ; -0.557     ; 5.792      ;
; 13.681 ; smg_interface_demo:u4|smg_interface:U2|smg_control_module:U1|C1[11] ; smg_interface_demo:u4|smg_interface:U2|smg_scan_module:U3|rScan[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 20.000       ; -0.557     ; 5.764      ;
; 13.777 ; rtc_test:u1|rtc_time:U2|ds1302_module:U1|i2c_com:U2|i[4]            ; rtc_test:u1|rtc_time:U2|ds1302_module:U1|i2c_com:U2|rData[6]       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 20.000       ; -0.514     ; 5.711      ;
; 13.810 ; led_test:u2|timer[29]                                               ; led_test:u2|led[0]                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 20.000       ; -0.539     ; 5.653      ;
; 13.810 ; led_test:u2|timer[29]                                               ; led_test:u2|led[1]                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 20.000       ; -0.539     ; 5.653      ;
; 13.810 ; led_test:u2|timer[29]                                               ; led_test:u2|led[2]                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 20.000       ; -0.539     ; 5.653      ;
; 13.810 ; led_test:u2|timer[29]                                               ; led_test:u2|led[3]                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 20.000       ; -0.539     ; 5.653      ;
; 13.849 ; led_test:u2|timer[30]                                               ; led_test:u2|led[0]                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 20.000       ; -0.539     ; 5.614      ;
; 13.849 ; led_test:u2|timer[30]                                               ; led_test:u2|led[1]                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 20.000       ; -0.539     ; 5.614      ;
; 13.849 ; led_test:u2|timer[30]                                               ; led_test:u2|led[2]                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 20.000       ; -0.539     ; 5.614      ;
; 13.849 ; led_test:u2|timer[30]                                               ; led_test:u2|led[3]                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 20.000       ; -0.539     ; 5.614      ;
; 13.877 ; rtc_test:u1|rtc_time:U2|ds1302_module:U1|i2c_com:U2|i[2]            ; rtc_test:u1|rtc_time:U2|ds1302_module:U1|i2c_com:U2|rSIO           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 20.000       ; -0.091     ; 6.034      ;
; 13.879 ; rtc_test:u1|rtc_time:U2|ds1302_module:U1|i2c_com:U2|i[1]            ; rtc_test:u1|rtc_time:U2|ds1302_module:U1|i2c_com:U2|rSIO           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 20.000       ; -0.091     ; 6.032      ;
; 13.881 ; smg_interface_demo:u4|smg_interface:U2|smg_control_module:U1|C1[5]  ; smg_interface_demo:u4|smg_interface:U2|smg_scan_module:U3|rScan[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 20.000       ; -0.557     ; 5.564      ;
; 13.882 ; smg_interface_demo:u4|smg_interface:U2|smg_control_module:U1|C1[3]  ; smg_interface_demo:u4|smg_interface:U2|smg_scan_module:U3|rScan[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 20.000       ; -0.557     ; 5.563      ;
; 13.896 ; smg_interface_demo:u4|smg_interface:U2|smg_control_module:U1|C1[10] ; smg_interface_demo:u4|smg_interface:U2|smg_scan_module:U3|rScan[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 20.000       ; -0.557     ; 5.549      ;
; 13.901 ; led_test:u2|timer[18]                                               ; led_test:u2|led[0]                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 20.000       ; -0.539     ; 5.562      ;
; 13.901 ; led_test:u2|timer[18]                                               ; led_test:u2|led[1]                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 20.000       ; -0.539     ; 5.562      ;
; 13.901 ; led_test:u2|timer[18]                                               ; led_test:u2|led[2]                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 20.000       ; -0.539     ; 5.562      ;
; 13.901 ; led_test:u2|timer[18]                                               ; led_test:u2|led[3]                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 20.000       ; -0.539     ; 5.562      ;
; 13.909 ; smg_interface_demo:u4|smg_interface:U2|smg_control_module:U1|C1[5]  ; smg_interface_demo:u4|smg_interface:U2|smg_scan_module:U3|rScan[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 20.000       ; -0.557     ; 5.536      ;
; 13.910 ; smg_interface_demo:u4|smg_interface:U2|smg_control_module:U1|C1[3]  ; smg_interface_demo:u4|smg_interface:U2|smg_scan_module:U3|rScan[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 20.000       ; -0.557     ; 5.535      ;
; 13.920 ; rtc_test:u1|rtc_time:U2|ds1302_module:U1|i2c_com:U2|i[2]            ; rtc_test:u1|rtc_time:U2|ds1302_module:U1|i2c_com:U2|rData[2]       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 20.000       ; -0.061     ; 6.021      ;
; 13.920 ; rtc_test:u1|rtc_time:U2|ds1302_module:U1|i2c_com:U2|i[2]            ; rtc_test:u1|rtc_time:U2|ds1302_module:U1|i2c_com:U2|rData[3]       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 20.000       ; -0.061     ; 6.021      ;
; 13.920 ; rtc_test:u1|rtc_time:U2|ds1302_module:U1|i2c_com:U2|i[2]            ; rtc_test:u1|rtc_time:U2|ds1302_module:U1|i2c_com:U2|rData[0]       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 20.000       ; -0.061     ; 6.021      ;
; 13.920 ; rtc_test:u1|rtc_time:U2|ds1302_module:U1|i2c_com:U2|i[2]            ; rtc_test:u1|rtc_time:U2|ds1302_module:U1|i2c_com:U2|rData[7]       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 20.000       ; -0.061     ; 6.021      ;
; 13.922 ; rtc_test:u1|rtc_time:U2|ds1302_module:U1|i2c_com:U2|i[1]            ; rtc_test:u1|rtc_time:U2|ds1302_module:U1|i2c_com:U2|rData[2]       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 20.000       ; -0.061     ; 6.019      ;
; 13.922 ; rtc_test:u1|rtc_time:U2|ds1302_module:U1|i2c_com:U2|i[1]            ; rtc_test:u1|rtc_time:U2|ds1302_module:U1|i2c_com:U2|rData[3]       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 20.000       ; -0.061     ; 6.019      ;
; 13.922 ; rtc_test:u1|rtc_time:U2|ds1302_module:U1|i2c_com:U2|i[1]            ; rtc_test:u1|rtc_time:U2|ds1302_module:U1|i2c_com:U2|rData[0]       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 20.000       ; -0.061     ; 6.019      ;
; 13.922 ; rtc_test:u1|rtc_time:U2|ds1302_module:U1|i2c_com:U2|i[1]            ; rtc_test:u1|rtc_time:U2|ds1302_module:U1|i2c_com:U2|rData[7]       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 20.000       ; -0.061     ; 6.019      ;
; 13.924 ; smg_interface_demo:u4|smg_interface:U2|smg_control_module:U1|C1[10] ; smg_interface_demo:u4|smg_interface:U2|smg_scan_module:U3|rScan[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 20.000       ; -0.557     ; 5.521      ;
; 13.950 ; rtc_test:u1|rtc_time:U2|ds1302_module:U1|i2c_com:U2|i[3]            ; rtc_test:u1|rtc_time:U2|ds1302_module:U1|i2c_com:U2|rSIO           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 20.000       ; -0.091     ; 5.961      ;
; 13.992 ; led_test:u2|timer[26]                                               ; led_test:u2|led[0]                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 20.000       ; -0.539     ; 5.471      ;
; 13.992 ; led_test:u2|timer[26]                                               ; led_test:u2|led[1]                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 20.000       ; -0.539     ; 5.471      ;
; 13.992 ; led_test:u2|timer[26]                                               ; led_test:u2|led[2]                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 20.000       ; -0.539     ; 5.471      ;
; 13.992 ; led_test:u2|timer[26]                                               ; led_test:u2|led[3]                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 20.000       ; -0.539     ; 5.471      ;
; 13.993 ; rtc_test:u1|rtc_time:U2|ds1302_module:U1|i2c_com:U2|i[3]            ; rtc_test:u1|rtc_time:U2|ds1302_module:U1|i2c_com:U2|rData[2]       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 20.000       ; -0.061     ; 5.948      ;
; 13.993 ; rtc_test:u1|rtc_time:U2|ds1302_module:U1|i2c_com:U2|i[3]            ; rtc_test:u1|rtc_time:U2|ds1302_module:U1|i2c_com:U2|rData[3]       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 20.000       ; -0.061     ; 5.948      ;
; 13.993 ; rtc_test:u1|rtc_time:U2|ds1302_module:U1|i2c_com:U2|i[3]            ; rtc_test:u1|rtc_time:U2|ds1302_module:U1|i2c_com:U2|rData[0]       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 20.000       ; -0.061     ; 5.948      ;
; 13.993 ; rtc_test:u1|rtc_time:U2|ds1302_module:U1|i2c_com:U2|i[3]            ; rtc_test:u1|rtc_time:U2|ds1302_module:U1|i2c_com:U2|rData[7]       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 20.000       ; -0.061     ; 5.948      ;
; 14.044 ; led_test:u2|timer[27]                                               ; led_test:u2|led[0]                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 20.000       ; -0.539     ; 5.419      ;
; 14.044 ; led_test:u2|timer[27]                                               ; led_test:u2|led[1]                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 20.000       ; -0.539     ; 5.419      ;
; 14.044 ; led_test:u2|timer[27]                                               ; led_test:u2|led[2]                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 20.000       ; -0.539     ; 5.419      ;
; 14.044 ; led_test:u2|timer[27]                                               ; led_test:u2|led[3]                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 20.000       ; -0.539     ; 5.419      ;
; 14.045 ; smg_interface_demo:u4|smg_interface:U2|smg_control_module:U1|C1[7]  ; smg_interface_demo:u4|smg_interface:U2|smg_scan_module:U3|rScan[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 20.000       ; -0.557     ; 5.400      ;
; 14.050 ; smg_interface_demo:u4|smg_interface:U2|smg_control_module:U1|C1[2]  ; smg_interface_demo:u4|smg_interface:U2|smg_scan_module:U3|rScan[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 20.000       ; -0.557     ; 5.395      ;
; 14.072 ; smg_interface_demo:u4|smg_interface:U2|smg_control_module:U1|C1[13] ; smg_interface_demo:u4|smg_interface:U2|smg_scan_module:U3|rScan[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 20.000       ; -0.557     ; 5.373      ;
; 14.073 ; smg_interface_demo:u4|smg_interface:U2|smg_control_module:U1|C1[7]  ; smg_interface_demo:u4|smg_interface:U2|smg_scan_module:U3|rScan[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 20.000       ; -0.557     ; 5.372      ;
; 14.078 ; smg_interface_demo:u4|smg_interface:U2|smg_control_module:U1|C1[2]  ; smg_interface_demo:u4|smg_interface:U2|smg_scan_module:U3|rScan[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 20.000       ; -0.557     ; 5.367      ;
; 14.100 ; smg_interface_demo:u4|smg_interface:U2|smg_control_module:U1|C1[13] ; smg_interface_demo:u4|smg_interface:U2|smg_scan_module:U3|rScan[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 20.000       ; -0.557     ; 5.345      ;
; 14.115 ; rtc_test:u1|rtc_time:U2|isStart[7]                                  ; rtc_test:u1|rtc_time:U2|ds1302_module:U1|cmd_control:U1|rRead[2]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 20.000       ; 0.351      ; 6.238      ;
; 14.115 ; rtc_test:u1|rtc_time:U2|isStart[7]                                  ; rtc_test:u1|rtc_time:U2|ds1302_module:U1|cmd_control:U1|rRead[3]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 20.000       ; 0.351      ; 6.238      ;
; 14.115 ; rtc_test:u1|rtc_time:U2|isStart[7]                                  ; rtc_test:u1|rtc_time:U2|ds1302_module:U1|cmd_control:U1|rRead[0]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 20.000       ; 0.351      ; 6.238      ;
; 14.115 ; rtc_test:u1|rtc_time:U2|isStart[7]                                  ; rtc_test:u1|rtc_time:U2|ds1302_module:U1|cmd_control:U1|rRead[1]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 20.000       ; 0.351      ; 6.238      ;
; 14.115 ; rtc_test:u1|rtc_time:U2|isStart[7]                                  ; rtc_test:u1|rtc_time:U2|ds1302_module:U1|cmd_control:U1|rRead[5]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 20.000       ; 0.351      ; 6.238      ;
; 14.115 ; rtc_test:u1|rtc_time:U2|isStart[7]                                  ; rtc_test:u1|rtc_time:U2|ds1302_module:U1|cmd_control:U1|rRead[7]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 20.000       ; 0.351      ; 6.238      ;
; 14.115 ; rtc_test:u1|rtc_time:U2|isStart[7]                                  ; rtc_test:u1|rtc_time:U2|ds1302_module:U1|cmd_control:U1|rRead[6]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 20.000       ; 0.351      ; 6.238      ;
; 14.122 ; smg_interface_demo:u4|smg_interface:U2|smg_control_module:U1|C1[1]  ; smg_interface_demo:u4|smg_interface:U2|smg_scan_module:U3|rScan[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 20.000       ; -0.557     ; 5.323      ;
; 14.142 ; led_test:u2|timer[28]                                               ; led_test:u2|led[0]                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 20.000       ; -0.539     ; 5.321      ;
; 14.142 ; led_test:u2|timer[28]                                               ; led_test:u2|led[1]                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 20.000       ; -0.539     ; 5.321      ;
; 14.142 ; led_test:u2|timer[28]                                               ; led_test:u2|led[2]                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 20.000       ; -0.539     ; 5.321      ;
; 14.142 ; led_test:u2|timer[28]                                               ; led_test:u2|led[3]                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 20.000       ; -0.539     ; 5.321      ;
; 14.144 ; rtc_test:u1|rtc_time:U2|ds1302_module:U1|i2c_com:U2|Count1[0]       ; rtc_test:u1|rtc_time:U2|ds1302_module:U1|i2c_com:U2|rData[6]       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 20.000       ; -0.581     ; 5.277      ;
; 14.150 ; smg_interface_demo:u4|smg_interface:U2|smg_control_module:U1|C1[1]  ; smg_interface_demo:u4|smg_interface:U2|smg_scan_module:U3|rScan[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 20.000       ; -0.557     ; 5.295      ;
; 14.164 ; smg_interface_demo:u4|smg_interface:U2|smg_control_module:U1|C1[11] ; smg_interface_demo:u4|smg_interface:U2|smg_scan_module:U3|rScan[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 20.000       ; -0.557     ; 5.281      ;
; 14.166 ; smg_interface_demo:u4|smg_interface:U2|smg_control_module:U1|C1[11] ; smg_interface_demo:u4|smg_interface:U2|smg_scan_module:U3|rScan[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 20.000       ; -0.557     ; 5.279      ;
+--------+---------------------------------------------------------------------+--------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                               ; To Node                                                                                                                                                                                                 ; Launch Clock                                                          ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; 6.020  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|rdptr_g[5] ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|wrfull_eq_comp_msb_mux_reg ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.636     ; 3.346      ;
; 6.135  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|rdptr_g[0] ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|wrfull_eq_comp_lsb_mux_reg ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.161     ; 3.706      ;
; 6.144  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|rdptr_g[4] ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|wrfull_eq_comp_lsb_mux_reg ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.598     ; 3.260      ;
; 6.279  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|rdptr_g[3] ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|wrfull_eq_comp_lsb_mux_reg ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.598     ; 3.125      ;
; 6.319  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|rdptr_g[8] ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|wrfull_eq_comp_msb_mux_reg ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.620     ; 3.063      ;
; 6.561  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|rdptr_g[7] ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|wrfull_eq_comp_msb_mux_reg ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.636     ; 2.805      ;
; 6.572  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|rdptr_g[2] ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|wrfull_eq_comp_lsb_mux_reg ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.598     ; 2.832      ;
; 6.862  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|rdptr_g[9] ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|wrfull_eq_comp_msb_mux_reg ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.636     ; 2.504      ;
; 7.743  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|rdptr_g[1] ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|wrfull_eq_comp_lsb_mux_reg ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.598     ; 1.661      ;
; 8.017  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|rdptr_g[6] ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|wrfull_eq_comp_msb_mux_reg ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.636     ; 1.349      ;
; 12.864 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx[47]                                                                                                                       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|cnt[0]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.103     ; 7.035      ;
; 12.864 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx[47]                                                                                                                       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|cnt[1]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.103     ; 7.035      ;
; 12.864 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx[47]                                                                                                                       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|cnt[2]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.103     ; 7.035      ;
; 12.864 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx[47]                                                                                                                       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|cnt[3]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.103     ; 7.035      ;
; 12.864 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx[47]                                                                                                                       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|cnt[5]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.103     ; 7.035      ;
; 12.864 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx[47]                                                                                                                       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|cnt[6]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.103     ; 7.035      ;
; 12.864 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx[47]                                                                                                                       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|cnt[7]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.103     ; 7.035      ;
; 12.864 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx[47]                                                                                                                       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|cnt[9]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.103     ; 7.035      ;
; 12.864 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx[47]                                                                                                                       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|cnt[4]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.103     ; 7.035      ;
; 12.864 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx[47]                                                                                                                       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|cnt[8]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.103     ; 7.035      ;
; 13.004 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx_valid                                                                                                                     ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|cnt[0]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.103     ; 6.895      ;
; 13.004 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx_valid                                                                                                                     ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|cnt[1]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.103     ; 6.895      ;
; 13.004 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx_valid                                                                                                                     ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|cnt[2]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.103     ; 6.895      ;
; 13.004 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx_valid                                                                                                                     ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|cnt[3]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.103     ; 6.895      ;
; 13.004 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx_valid                                                                                                                     ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|cnt[5]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.103     ; 6.895      ;
; 13.004 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx_valid                                                                                                                     ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|cnt[6]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.103     ; 6.895      ;
; 13.004 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx_valid                                                                                                                     ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|cnt[7]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.103     ; 6.895      ;
; 13.004 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx_valid                                                                                                                     ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|cnt[9]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.103     ; 6.895      ;
; 13.004 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx_valid                                                                                                                     ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|cnt[4]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.103     ; 6.895      ;
; 13.004 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx_valid                                                                                                                     ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|cnt[8]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.103     ; 6.895      ;
; 13.036 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx[46]                                                                                                                       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|cnt[0]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.103     ; 6.863      ;
; 13.036 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx[46]                                                                                                                       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|cnt[1]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.103     ; 6.863      ;
; 13.036 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx[46]                                                                                                                       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|cnt[2]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.103     ; 6.863      ;
; 13.036 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx[46]                                                                                                                       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|cnt[3]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.103     ; 6.863      ;
; 13.036 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx[46]                                                                                                                       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|cnt[5]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.103     ; 6.863      ;
; 13.036 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx[46]                                                                                                                       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|cnt[6]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.103     ; 6.863      ;
; 13.036 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx[46]                                                                                                                       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|cnt[7]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.103     ; 6.863      ;
; 13.036 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx[46]                                                                                                                       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|cnt[9]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.103     ; 6.863      ;
; 13.036 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx[46]                                                                                                                       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|cnt[4]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.103     ; 6.863      ;
; 13.036 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx[46]                                                                                                                       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|cnt[8]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.103     ; 6.863      ;
; 13.103 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx[41]                                                                                                                       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|cnt[0]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.103     ; 6.796      ;
; 13.103 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx[41]                                                                                                                       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|cnt[1]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.103     ; 6.796      ;
; 13.103 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx[41]                                                                                                                       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|cnt[2]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.103     ; 6.796      ;
; 13.103 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx[41]                                                                                                                       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|cnt[3]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.103     ; 6.796      ;
; 13.103 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx[41]                                                                                                                       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|cnt[5]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.103     ; 6.796      ;
; 13.103 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx[41]                                                                                                                       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|cnt[6]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.103     ; 6.796      ;
; 13.103 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx[41]                                                                                                                       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|cnt[7]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.103     ; 6.796      ;
; 13.103 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx[41]                                                                                                                       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|cnt[9]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.103     ; 6.796      ;
; 13.103 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx[41]                                                                                                                       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|cnt[4]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.103     ; 6.796      ;
; 13.103 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx[41]                                                                                                                       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|cnt[8]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.103     ; 6.796      ;
; 13.109 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx[42]                                                                                                                       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|cnt[0]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.103     ; 6.790      ;
; 13.109 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx[42]                                                                                                                       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|cnt[1]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.103     ; 6.790      ;
; 13.109 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx[42]                                                                                                                       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|cnt[2]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.103     ; 6.790      ;
; 13.109 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx[42]                                                                                                                       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|cnt[3]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.103     ; 6.790      ;
; 13.109 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx[42]                                                                                                                       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|cnt[5]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.103     ; 6.790      ;
; 13.109 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx[42]                                                                                                                       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|cnt[6]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.103     ; 6.790      ;
; 13.109 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx[42]                                                                                                                       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|cnt[7]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.103     ; 6.790      ;
; 13.109 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx[42]                                                                                                                       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|cnt[9]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.103     ; 6.790      ;
; 13.109 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx[42]                                                                                                                       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|cnt[4]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.103     ; 6.790      ;
; 13.109 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx[42]                                                                                                                       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|cnt[8]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.103     ; 6.790      ;
; 13.165 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx[45]                                                                                                                       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|cnt[0]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.103     ; 6.734      ;
; 13.165 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx[45]                                                                                                                       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|cnt[1]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.103     ; 6.734      ;
; 13.165 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx[45]                                                                                                                       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|cnt[2]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.103     ; 6.734      ;
; 13.165 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx[45]                                                                                                                       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|cnt[3]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.103     ; 6.734      ;
; 13.165 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx[45]                                                                                                                       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|cnt[5]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.103     ; 6.734      ;
; 13.165 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx[45]                                                                                                                       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|cnt[6]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.103     ; 6.734      ;
; 13.165 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx[45]                                                                                                                       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|cnt[7]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.103     ; 6.734      ;
; 13.165 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx[45]                                                                                                                       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|cnt[9]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.103     ; 6.734      ;
; 13.165 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx[45]                                                                                                                       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|cnt[4]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.103     ; 6.734      ;
; 13.165 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx[45]                                                                                                                       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|cnt[8]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.103     ; 6.734      ;
; 13.281 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx[43]                                                                                                                       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|cnt[0]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.103     ; 6.618      ;
; 13.281 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx[43]                                                                                                                       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|cnt[1]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.103     ; 6.618      ;
; 13.281 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx[43]                                                                                                                       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|cnt[2]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.103     ; 6.618      ;
; 13.281 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx[43]                                                                                                                       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|cnt[3]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.103     ; 6.618      ;
; 13.281 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx[43]                                                                                                                       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|cnt[5]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.103     ; 6.618      ;
; 13.281 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx[43]                                                                                                                       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|cnt[6]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.103     ; 6.618      ;
; 13.281 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx[43]                                                                                                                       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|cnt[7]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.103     ; 6.618      ;
; 13.281 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx[43]                                                                                                                       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|cnt[9]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.103     ; 6.618      ;
; 13.281 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx[43]                                                                                                                       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|cnt[4]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.103     ; 6.618      ;
; 13.281 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx[43]                                                                                                                       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|cnt[8]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.103     ; 6.618      ;
; 13.402 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx[44]                                                                                                                       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|cnt[0]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.103     ; 6.497      ;
; 13.402 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx[44]                                                                                                                       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|cnt[1]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.103     ; 6.497      ;
; 13.402 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx[44]                                                                                                                       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|cnt[2]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.103     ; 6.497      ;
; 13.402 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx[44]                                                                                                                       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|cnt[3]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.103     ; 6.497      ;
; 13.402 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx[44]                                                                                                                       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|cnt[5]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.103     ; 6.497      ;
; 13.402 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx[44]                                                                                                                       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|cnt[6]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.103     ; 6.497      ;
; 13.402 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx[44]                                                                                                                       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|cnt[7]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.103     ; 6.497      ;
; 13.402 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx[44]                                                                                                                       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|cnt[9]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.103     ; 6.497      ;
; 13.402 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx[44]                                                                                                                       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|cnt[4]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.103     ; 6.497      ;
; 13.402 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx[44]                                                                                                                       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|cnt[8]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.103     ; 6.497      ;
; 13.889 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx[40]                                                                                                                       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|cnt[0]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.103     ; 6.010      ;
; 13.889 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx[40]                                                                                                                       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|cnt[1]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.103     ; 6.010      ;
; 13.889 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx[40]                                                                                                                       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|cnt[2]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.103     ; 6.010      ;
; 13.889 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx[40]                                                                                                                       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|cnt[3]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.103     ; 6.010      ;
; 13.889 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx[40]                                                                                                                       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|cnt[5]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.103     ; 6.010      ;
; 13.889 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx[40]                                                                                                                       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|cnt[6]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.103     ; 6.010      ;
; 13.889 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx[40]                                                                                                                       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|cnt[7]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.103     ; 6.010      ;
; 13.889 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx[40]                                                                                                                       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|cnt[9]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.103     ; 6.010      ;
; 13.889 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx[40]                                                                                                                       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|cnt[4]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.103     ; 6.010      ;
; 13.889 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx[40]                                                                                                                       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|cnt[8]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.103     ; 6.010      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'rtc_test:u1|clkdiv:u0|clkout'                                                                                                                                                                         ;
+--------+----------------------------------------+---------------------------------+-----------------------------------------------------------------------+------------------------------+--------------+------------+------------+
; Slack  ; From Node                              ; To Node                         ; Launch Clock                                                          ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------+---------------------------------+-----------------------------------------------------------------------+------------------------------+--------------+------------+------------+
; -0.597 ; rtc_test:u1|rtc_time:U2|Time_hour[6]   ; rtc_test:u1|txdata[2]           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; rtc_test:u1|clkdiv:u0|clkout ; 0.000        ; 2.134      ; 1.802      ;
; -0.490 ; system_ctrl:u_system_ctrl|delay_done   ; rtc_test:u1|uart_stat.010       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; rtc_test:u1|clkdiv:u0|clkout ; 0.000        ; 2.144      ; 1.919      ;
; -0.457 ; rtc_test:u1|rtc_time:U2|Time_hour[0]   ; rtc_test:u1|txdata[0]           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; rtc_test:u1|clkdiv:u0|clkout ; 0.000        ; 2.140      ; 1.948      ;
; -0.449 ; rtc_test:u1|rtc_time:U2|Time_hour[7]   ; rtc_test:u1|txdata[3]           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; rtc_test:u1|clkdiv:u0|clkout ; 0.000        ; 2.134      ; 1.950      ;
; -0.411 ; system_ctrl:u_system_ctrl|delay_done   ; rtc_test:u1|wrsig               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; rtc_test:u1|clkdiv:u0|clkout ; 0.000        ; 2.139      ; 1.993      ;
; -0.391 ; system_ctrl:u_system_ctrl|delay_done   ; rtc_test:u1|uart_stat.000       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; rtc_test:u1|clkdiv:u0|clkout ; 0.000        ; 2.139      ; 2.013      ;
; -0.326 ; system_ctrl:u_system_ctrl|delay_done   ; rtc_test:u1|k[1]                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; rtc_test:u1|clkdiv:u0|clkout ; 0.000        ; 2.143      ; 2.082      ;
; -0.326 ; system_ctrl:u_system_ctrl|delay_done   ; rtc_test:u1|k[2]                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; rtc_test:u1|clkdiv:u0|clkout ; 0.000        ; 2.143      ; 2.082      ;
; -0.326 ; system_ctrl:u_system_ctrl|delay_done   ; rtc_test:u1|k[3]                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; rtc_test:u1|clkdiv:u0|clkout ; 0.000        ; 2.143      ; 2.082      ;
; -0.326 ; system_ctrl:u_system_ctrl|delay_done   ; rtc_test:u1|k[4]                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; rtc_test:u1|clkdiv:u0|clkout ; 0.000        ; 2.143      ; 2.082      ;
; -0.326 ; system_ctrl:u_system_ctrl|delay_done   ; rtc_test:u1|k[5]                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; rtc_test:u1|clkdiv:u0|clkout ; 0.000        ; 2.143      ; 2.082      ;
; -0.326 ; system_ctrl:u_system_ctrl|delay_done   ; rtc_test:u1|k[6]                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; rtc_test:u1|clkdiv:u0|clkout ; 0.000        ; 2.143      ; 2.082      ;
; -0.326 ; system_ctrl:u_system_ctrl|delay_done   ; rtc_test:u1|k[7]                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; rtc_test:u1|clkdiv:u0|clkout ; 0.000        ; 2.143      ; 2.082      ;
; -0.326 ; system_ctrl:u_system_ctrl|delay_done   ; rtc_test:u1|k[8]                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; rtc_test:u1|clkdiv:u0|clkout ; 0.000        ; 2.143      ; 2.082      ;
; -0.326 ; system_ctrl:u_system_ctrl|delay_done   ; rtc_test:u1|k[0]                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; rtc_test:u1|clkdiv:u0|clkout ; 0.000        ; 2.143      ; 2.082      ;
; -0.324 ; rtc_test:u1|rtc_time:U2|Time_munite[5] ; rtc_test:u1|txdata[1]           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; rtc_test:u1|clkdiv:u0|clkout ; 0.000        ; 2.136      ; 2.077      ;
; -0.300 ; system_ctrl:u_system_ctrl|delay_done   ; rtc_test:u1|uart_stat.001       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; rtc_test:u1|clkdiv:u0|clkout ; 0.000        ; 2.144      ; 2.109      ;
; -0.280 ; system_ctrl:u_system_ctrl|delay_done   ; rtc_test:u1|Time_second_reg[3]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; rtc_test:u1|clkdiv:u0|clkout ; 0.000        ; 2.139      ; 2.124      ;
; -0.280 ; system_ctrl:u_system_ctrl|delay_done   ; rtc_test:u1|Time_second_reg[2]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; rtc_test:u1|clkdiv:u0|clkout ; 0.000        ; 2.139      ; 2.124      ;
; -0.280 ; system_ctrl:u_system_ctrl|delay_done   ; rtc_test:u1|Time_second_reg[1]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; rtc_test:u1|clkdiv:u0|clkout ; 0.000        ; 2.139      ; 2.124      ;
; -0.280 ; system_ctrl:u_system_ctrl|delay_done   ; rtc_test:u1|Time_second_reg[0]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; rtc_test:u1|clkdiv:u0|clkout ; 0.000        ; 2.139      ; 2.124      ;
; -0.280 ; system_ctrl:u_system_ctrl|delay_done   ; rtc_test:u1|Time_second_reg[5]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; rtc_test:u1|clkdiv:u0|clkout ; 0.000        ; 2.139      ; 2.124      ;
; -0.280 ; system_ctrl:u_system_ctrl|delay_done   ; rtc_test:u1|Time_second_reg[4]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; rtc_test:u1|clkdiv:u0|clkout ; 0.000        ; 2.139      ; 2.124      ;
; -0.280 ; system_ctrl:u_system_ctrl|delay_done   ; rtc_test:u1|Time_second_reg[7]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; rtc_test:u1|clkdiv:u0|clkout ; 0.000        ; 2.139      ; 2.124      ;
; -0.280 ; system_ctrl:u_system_ctrl|delay_done   ; rtc_test:u1|Time_second_reg[6]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; rtc_test:u1|clkdiv:u0|clkout ; 0.000        ; 2.139      ; 2.124      ;
; -0.258 ; rtc_test:u1|rtc_time:U2|Time_hour[5]   ; rtc_test:u1|txdata[1]           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; rtc_test:u1|clkdiv:u0|clkout ; 0.000        ; 2.134      ; 2.141      ;
; -0.250 ; rtc_test:u1|rtc_time:U2|Time_munite[6] ; rtc_test:u1|txdata[2]           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; rtc_test:u1|clkdiv:u0|clkout ; 0.000        ; 2.136      ; 2.151      ;
; -0.231 ; rtc_test:u1|rtc_time:U2|Time_munite[0] ; rtc_test:u1|txdata[0]           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; rtc_test:u1|clkdiv:u0|clkout ; 0.000        ; 2.140      ; 2.174      ;
; -0.195 ; system_ctrl:u_system_ctrl|delay_done   ; rtc_test:u1|txdata[5]           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; rtc_test:u1|clkdiv:u0|clkout ; 0.000        ; 2.143      ; 2.213      ;
; -0.192 ; rtc_test:u1|rtc_time:U2|Time_munite[7] ; rtc_test:u1|txdata[3]           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; rtc_test:u1|clkdiv:u0|clkout ; 0.000        ; 2.136      ; 2.209      ;
; -0.188 ; system_ctrl:u_system_ctrl|delay_done   ; rtc_test:u1|txdata[1]           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; rtc_test:u1|clkdiv:u0|clkout ; 0.000        ; 2.140      ; 2.217      ;
; -0.188 ; system_ctrl:u_system_ctrl|delay_done   ; rtc_test:u1|txdata[2]           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; rtc_test:u1|clkdiv:u0|clkout ; 0.000        ; 2.140      ; 2.217      ;
; -0.188 ; system_ctrl:u_system_ctrl|delay_done   ; rtc_test:u1|txdata[4]           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; rtc_test:u1|clkdiv:u0|clkout ; 0.000        ; 2.140      ; 2.217      ;
; -0.188 ; system_ctrl:u_system_ctrl|delay_done   ; rtc_test:u1|txdata[3]           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; rtc_test:u1|clkdiv:u0|clkout ; 0.000        ; 2.140      ; 2.217      ;
; -0.187 ; system_ctrl:u_system_ctrl|delay_done   ; rtc_test:u1|txdata[0]           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; rtc_test:u1|clkdiv:u0|clkout ; 0.000        ; 2.144      ; 2.222      ;
; -0.187 ; system_ctrl:u_system_ctrl|delay_done   ; rtc_test:u1|txdata[6]           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; rtc_test:u1|clkdiv:u0|clkout ; 0.000        ; 2.144      ; 2.222      ;
; -0.184 ; system_ctrl:u_system_ctrl|delay_done   ; rtc_test:u1|uart_cnt[0]         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; rtc_test:u1|clkdiv:u0|clkout ; 0.000        ; 2.138      ; 2.219      ;
; -0.184 ; system_ctrl:u_system_ctrl|delay_done   ; rtc_test:u1|uart_cnt[1]         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; rtc_test:u1|clkdiv:u0|clkout ; 0.000        ; 2.138      ; 2.219      ;
; -0.184 ; system_ctrl:u_system_ctrl|delay_done   ; rtc_test:u1|uart_cnt[2]         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; rtc_test:u1|clkdiv:u0|clkout ; 0.000        ; 2.138      ; 2.219      ;
; -0.184 ; system_ctrl:u_system_ctrl|delay_done   ; rtc_test:u1|uart_cnt[3]         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; rtc_test:u1|clkdiv:u0|clkout ; 0.000        ; 2.138      ; 2.219      ;
; -0.184 ; system_ctrl:u_system_ctrl|delay_done   ; rtc_test:u1|uart_cnt[4]         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; rtc_test:u1|clkdiv:u0|clkout ; 0.000        ; 2.138      ; 2.219      ;
; -0.184 ; system_ctrl:u_system_ctrl|delay_done   ; rtc_test:u1|uart_cnt[5]         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; rtc_test:u1|clkdiv:u0|clkout ; 0.000        ; 2.138      ; 2.219      ;
; -0.184 ; system_ctrl:u_system_ctrl|delay_done   ; rtc_test:u1|uart_cnt[6]         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; rtc_test:u1|clkdiv:u0|clkout ; 0.000        ; 2.138      ; 2.219      ;
; -0.184 ; system_ctrl:u_system_ctrl|delay_done   ; rtc_test:u1|uart_cnt[7]         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; rtc_test:u1|clkdiv:u0|clkout ; 0.000        ; 2.138      ; 2.219      ;
; -0.184 ; system_ctrl:u_system_ctrl|delay_done   ; rtc_test:u1|uart_cnt[8]         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; rtc_test:u1|clkdiv:u0|clkout ; 0.000        ; 2.138      ; 2.219      ;
; -0.184 ; system_ctrl:u_system_ctrl|delay_done   ; rtc_test:u1|uart_cnt[9]         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; rtc_test:u1|clkdiv:u0|clkout ; 0.000        ; 2.138      ; 2.219      ;
; -0.184 ; system_ctrl:u_system_ctrl|delay_done   ; rtc_test:u1|uart_cnt[10]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; rtc_test:u1|clkdiv:u0|clkout ; 0.000        ; 2.138      ; 2.219      ;
; -0.184 ; system_ctrl:u_system_ctrl|delay_done   ; rtc_test:u1|uart_cnt[11]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; rtc_test:u1|clkdiv:u0|clkout ; 0.000        ; 2.138      ; 2.219      ;
; -0.184 ; system_ctrl:u_system_ctrl|delay_done   ; rtc_test:u1|uart_cnt[12]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; rtc_test:u1|clkdiv:u0|clkout ; 0.000        ; 2.138      ; 2.219      ;
; -0.184 ; system_ctrl:u_system_ctrl|delay_done   ; rtc_test:u1|uart_cnt[13]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; rtc_test:u1|clkdiv:u0|clkout ; 0.000        ; 2.138      ; 2.219      ;
; -0.184 ; system_ctrl:u_system_ctrl|delay_done   ; rtc_test:u1|uart_cnt[14]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; rtc_test:u1|clkdiv:u0|clkout ; 0.000        ; 2.138      ; 2.219      ;
; -0.184 ; system_ctrl:u_system_ctrl|delay_done   ; rtc_test:u1|uart_cnt[15]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; rtc_test:u1|clkdiv:u0|clkout ; 0.000        ; 2.138      ; 2.219      ;
; -0.104 ; rtc_test:u1|rtc_time:U2|Time_hour[4]   ; rtc_test:u1|txdata[0]           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; rtc_test:u1|clkdiv:u0|clkout ; 0.000        ; 2.140      ; 2.301      ;
; -0.089 ; rtc_test:u1|rtc_time:U2|Time_second[7] ; rtc_test:u1|txdata[3]           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; rtc_test:u1|clkdiv:u0|clkout ; 0.000        ; 2.140      ; 2.316      ;
; -0.087 ; rtc_test:u1|rtc_time:U2|Time_second[2] ; rtc_test:u1|Time_second_reg[2]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; rtc_test:u1|clkdiv:u0|clkout ; 0.000        ; 2.139      ; 2.317      ;
; -0.050 ; rtc_test:u1|rtc_time:U2|Time_munite[4] ; rtc_test:u1|txdata[0]           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; rtc_test:u1|clkdiv:u0|clkout ; 0.000        ; 2.140      ; 2.355      ;
; -0.042 ; rtc_test:u1|rtc_time:U2|Time_second[4] ; rtc_test:u1|Time_second_reg[4]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; rtc_test:u1|clkdiv:u0|clkout ; 0.000        ; 2.137      ; 2.360      ;
; -0.042 ; rtc_test:u1|rtc_time:U2|Time_munite[3] ; rtc_test:u1|txdata[3]           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; rtc_test:u1|clkdiv:u0|clkout ; 0.000        ; 2.136      ; 2.359      ;
; -0.033 ; rtc_test:u1|rtc_time:U2|Time_second[7] ; rtc_test:u1|Time_second_reg[7]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; rtc_test:u1|clkdiv:u0|clkout ; 0.000        ; 2.139      ; 2.371      ;
; -0.031 ; rtc_test:u1|rtc_time:U2|Time_second[4] ; rtc_test:u1|txdata[0]           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; rtc_test:u1|clkdiv:u0|clkout ; 0.000        ; 2.142      ; 2.376      ;
; -0.008 ; rtc_test:u1|rtc_time:U2|Time_second[3] ; rtc_test:u1|txdata[3]           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; rtc_test:u1|clkdiv:u0|clkout ; 0.000        ; 2.140      ; 2.397      ;
; -0.004 ; rtc_test:u1|rtc_time:U2|Time_second[3] ; rtc_test:u1|Time_second_reg[3]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; rtc_test:u1|clkdiv:u0|clkout ; 0.000        ; 2.139      ; 2.400      ;
; -0.004 ; rtc_test:u1|rtc_time:U2|Time_second[0] ; rtc_test:u1|uart_stat.001       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; rtc_test:u1|clkdiv:u0|clkout ; 0.000        ; 2.142      ; 2.403      ;
; 0.023  ; rtc_test:u1|rtc_time:U2|Time_hour[2]   ; rtc_test:u1|txdata[2]           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; rtc_test:u1|clkdiv:u0|clkout ; 0.000        ; 2.134      ; 2.422      ;
; 0.038  ; rtc_test:u1|rtc_time:U2|Time_second[1] ; rtc_test:u1|uart_stat.001       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; rtc_test:u1|clkdiv:u0|clkout ; 0.000        ; 2.144      ; 2.447      ;
; 0.076  ; rtc_test:u1|rtc_time:U2|Time_hour[1]   ; rtc_test:u1|txdata[1]           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; rtc_test:u1|clkdiv:u0|clkout ; 0.000        ; 2.134      ; 2.475      ;
; 0.079  ; rtc_test:u1|rtc_time:U2|Time_second[4] ; rtc_test:u1|uart_stat.001       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; rtc_test:u1|clkdiv:u0|clkout ; 0.000        ; 2.142      ; 2.486      ;
; 0.091  ; rtc_test:u1|rtc_time:U2|Time_munite[2] ; rtc_test:u1|txdata[2]           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; rtc_test:u1|clkdiv:u0|clkout ; 0.000        ; 2.136      ; 2.492      ;
; 0.107  ; rtc_test:u1|rtc_time:U2|Time_second[7] ; rtc_test:u1|uart_stat.001       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; rtc_test:u1|clkdiv:u0|clkout ; 0.000        ; 2.144      ; 2.516      ;
; 0.137  ; rtc_test:u1|rtc_time:U2|Time_second[1] ; rtc_test:u1|Time_second_reg[1]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; rtc_test:u1|clkdiv:u0|clkout ; 0.000        ; 2.139      ; 2.541      ;
; 0.151  ; rtc_test:u1|rtc_time:U2|Time_second[6] ; rtc_test:u1|uart_stat.001       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; rtc_test:u1|clkdiv:u0|clkout ; 0.000        ; 2.144      ; 2.560      ;
; 0.154  ; rtc_test:u1|rtc_time:U2|Time_second[0] ; rtc_test:u1|Time_second_reg[0]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; rtc_test:u1|clkdiv:u0|clkout ; 0.000        ; 2.137      ; 2.556      ;
; 0.154  ; rtc_test:u1|rtc_time:U2|Time_munite[1] ; rtc_test:u1|txdata[1]           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; rtc_test:u1|clkdiv:u0|clkout ; 0.000        ; 2.136      ; 2.555      ;
; 0.177  ; rtc_test:u1|rtc_time:U2|Time_second[2] ; rtc_test:u1|uart_stat.001       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; rtc_test:u1|clkdiv:u0|clkout ; 0.000        ; 2.144      ; 2.586      ;
; 0.181  ; rtc_test:u1|rtc_time:U2|Time_second[3] ; rtc_test:u1|uart_stat.001       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; rtc_test:u1|clkdiv:u0|clkout ; 0.000        ; 2.144      ; 2.590      ;
; 0.182  ; rtc_test:u1|rtc_time:U2|Time_second[5] ; rtc_test:u1|Time_second_reg[5]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; rtc_test:u1|clkdiv:u0|clkout ; 0.000        ; 2.139      ; 2.586      ;
; 0.190  ; rtc_test:u1|rtc_time:U2|Time_second[6] ; rtc_test:u1|Time_second_reg[6]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; rtc_test:u1|clkdiv:u0|clkout ; 0.000        ; 2.139      ; 2.594      ;
; 0.208  ; rtc_test:u1|rtc_time:U2|Time_hour[3]   ; rtc_test:u1|txdata[3]           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; rtc_test:u1|clkdiv:u0|clkout ; 0.000        ; 2.134      ; 2.607      ;
; 0.211  ; rtc_test:u1|rtc_time:U2|Time_second[5] ; rtc_test:u1|txdata[1]           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; rtc_test:u1|clkdiv:u0|clkout ; 0.000        ; 2.140      ; 2.616      ;
; 0.225  ; rtc_test:u1|rtc_time:U2|Time_second[2] ; rtc_test:u1|txdata[2]           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; rtc_test:u1|clkdiv:u0|clkout ; 0.000        ; 2.140      ; 2.630      ;
; 0.251  ; rtc_test:u1|rtc_time:U2|Time_second[0] ; rtc_test:u1|uart_stat.000       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; rtc_test:u1|clkdiv:u0|clkout ; 0.000        ; 2.137      ; 2.653      ;
; 0.293  ; rtc_test:u1|rtc_time:U2|Time_second[1] ; rtc_test:u1|txdata[1]           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; rtc_test:u1|clkdiv:u0|clkout ; 0.000        ; 2.140      ; 2.698      ;
; 0.293  ; rtc_test:u1|rtc_time:U2|Time_second[1] ; rtc_test:u1|uart_stat.000       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; rtc_test:u1|clkdiv:u0|clkout ; 0.000        ; 2.139      ; 2.697      ;
; 0.296  ; rtc_test:u1|rtc_time:U2|Time_second[5] ; rtc_test:u1|uart_stat.001       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; rtc_test:u1|clkdiv:u0|clkout ; 0.000        ; 2.144      ; 2.705      ;
; 0.334  ; rtc_test:u1|rtc_time:U2|Time_second[4] ; rtc_test:u1|uart_stat.000       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; rtc_test:u1|clkdiv:u0|clkout ; 0.000        ; 2.137      ; 2.736      ;
; 0.362  ; rtc_test:u1|rtc_time:U2|Time_second[7] ; rtc_test:u1|uart_stat.000       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; rtc_test:u1|clkdiv:u0|clkout ; 0.000        ; 2.139      ; 2.766      ;
; 0.402  ; rtc_test:u1|uart_stat.000              ; rtc_test:u1|uart_stat.000       ; rtc_test:u1|clkdiv:u0|clkout                                          ; rtc_test:u1|clkdiv:u0|clkout ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; rtc_test:u1|uart_stat.001              ; rtc_test:u1|uart_stat.001       ; rtc_test:u1|clkdiv:u0|clkout                                          ; rtc_test:u1|clkdiv:u0|clkout ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; rtc_test:u1|uarttx:u1|cnt[3]           ; rtc_test:u1|uarttx:u1|cnt[3]    ; rtc_test:u1|clkdiv:u0|clkout                                          ; rtc_test:u1|clkdiv:u0|clkout ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; rtc_test:u1|wrsig                      ; rtc_test:u1|wrsig               ; rtc_test:u1|clkdiv:u0|clkout                                          ; rtc_test:u1|clkdiv:u0|clkout ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; rtc_test:u1|uarttx:u1|tx               ; rtc_test:u1|uarttx:u1|tx        ; rtc_test:u1|clkdiv:u0|clkout                                          ; rtc_test:u1|clkdiv:u0|clkout ; 0.000        ; 0.072      ; 0.669      ;
; 0.403  ; rtc_test:u1|uarttx:u1|idle             ; rtc_test:u1|uarttx:u1|idle      ; rtc_test:u1|clkdiv:u0|clkout                                          ; rtc_test:u1|clkdiv:u0|clkout ; 0.000        ; 0.071      ; 0.669      ;
; 0.403  ; rtc_test:u1|uarttx:u1|send             ; rtc_test:u1|uarttx:u1|send      ; rtc_test:u1|clkdiv:u0|clkout                                          ; rtc_test:u1|clkdiv:u0|clkout ; 0.000        ; 0.071      ; 0.669      ;
; 0.406  ; rtc_test:u1|rtc_time:U2|Time_second[6] ; rtc_test:u1|uart_stat.000       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; rtc_test:u1|clkdiv:u0|clkout ; 0.000        ; 2.139      ; 2.810      ;
; 0.432  ; rtc_test:u1|rtc_time:U2|Time_second[2] ; rtc_test:u1|uart_stat.000       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; rtc_test:u1|clkdiv:u0|clkout ; 0.000        ; 2.139      ; 2.836      ;
; 0.436  ; rtc_test:u1|rtc_time:U2|Time_second[3] ; rtc_test:u1|uart_stat.000       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; rtc_test:u1|clkdiv:u0|clkout ; 0.000        ; 2.139      ; 2.840      ;
; 0.450  ; rtc_test:u1|uarttx:u1|wrsigbuf         ; rtc_test:u1|uarttx:u1|wrsigrise ; rtc_test:u1|clkdiv:u0|clkout                                          ; rtc_test:u1|clkdiv:u0|clkout ; 0.000        ; 0.071      ; 0.716      ;
; 0.484  ; rtc_test:u1|rtc_time:U2|Time_second[6] ; rtc_test:u1|txdata[2]           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; rtc_test:u1|clkdiv:u0|clkout ; 0.000        ; 2.140      ; 2.889      ;
; 0.551  ; rtc_test:u1|rtc_time:U2|Time_second[5] ; rtc_test:u1|uart_stat.000       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; rtc_test:u1|clkdiv:u0|clkout ; 0.000        ; 2.139      ; 2.955      ;
; 0.619  ; rtc_test:u1|k[4]                       ; rtc_test:u1|txdata[5]           ; rtc_test:u1|clkdiv:u0|clkout                                          ; rtc_test:u1|clkdiv:u0|clkout ; 0.000        ; 0.072      ; 0.886      ;
+--------+----------------------------------------+---------------------------------+-----------------------------------------------------------------------+------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4]'                                                                                                                                                                                                                                              ;
+--------+-------------------------------------------------------------------------+---------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                               ; To Node                                                             ; Launch Clock                                                          ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------+---------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; -0.257 ; rtc_test:u1|clkdiv:u0|clkout                                            ; rtc_test:u1|clkdiv:u0|clkout                                        ; rtc_test:u1|clkdiv:u0|clkout                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.415      ; 0.693      ;
; 0.219  ; rtc_test:u1|clkdiv:u0|clkout                                            ; rtc_test:u1|clkdiv:u0|clkout                                        ; rtc_test:u1|clkdiv:u0|clkout                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; -0.500       ; 0.415      ; 0.669      ;
; 0.382  ; rtc_test:u1|rtc_time:U2|ds1302_module:U1|cmd_control:U1|isStart[1]      ; rtc_test:u1|rtc_time:U2|ds1302_module:U1|cmd_control:U1|isStart[1]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.092      ; 0.669      ;
; 0.382  ; rtc_test:u1|rtc_time:U2|ds1302_module:U1|cmd_control:U1|i[1]            ; rtc_test:u1|rtc_time:U2|ds1302_module:U1|cmd_control:U1|i[1]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.092      ; 0.669      ;
; 0.382  ; rtc_test:u1|rtc_time:U2|ds1302_module:U1|cmd_control:U1|i[0]            ; rtc_test:u1|rtc_time:U2|ds1302_module:U1|cmd_control:U1|i[0]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.092      ; 0.669      ;
; 0.382  ; rtc_test:u1|rtc_time:U2|ds1302_module:U1|cmd_control:U1|isDone          ; rtc_test:u1|rtc_time:U2|ds1302_module:U1|cmd_control:U1|isDone      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.092      ; 0.669      ;
; 0.382  ; smg_interface_demo:u4|demo_control_module:U1|rNum[20]                   ; smg_interface_demo:u4|demo_control_module:U1|rNum[20]               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.092      ; 0.669      ;
; 0.383  ; rtc_test:u1|rtc_time:U2|ds1302_module:U1|i2c_com:U2|isDone              ; rtc_test:u1|rtc_time:U2|ds1302_module:U1|i2c_com:U2|isDone          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.091      ; 0.669      ;
; 0.383  ; rtc_test:u1|rtc_time:U2|ds1302_module:U1|i2c_com:U2|rSIO                ; rtc_test:u1|rtc_time:U2|ds1302_module:U1|i2c_com:U2|rSIO            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.091      ; 0.669      ;
; 0.383  ; rtc_test:u1|rtc_time:U2|ds1302_module:U1|i2c_com:U2|isOut               ; rtc_test:u1|rtc_time:U2|ds1302_module:U1|i2c_com:U2|isOut           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.091      ; 0.669      ;
; 0.383  ; smg_interface_demo:u4|demo_control_module:U1|rNum[1]                    ; smg_interface_demo:u4|demo_control_module:U1|rNum[1]                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.091      ; 0.669      ;
; 0.383  ; smg_interface_demo:u4|demo_control_module:U1|rNum[2]                    ; smg_interface_demo:u4|demo_control_module:U1|rNum[2]                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.091      ; 0.669      ;
; 0.383  ; smg_interface_demo:u4|demo_control_module:U1|rNum[3]                    ; smg_interface_demo:u4|demo_control_module:U1|rNum[3]                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.091      ; 0.669      ;
; 0.383  ; smg_interface_demo:u4|demo_control_module:U1|rNum[9]                    ; smg_interface_demo:u4|demo_control_module:U1|rNum[9]                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.091      ; 0.669      ;
; 0.383  ; smg_interface_demo:u4|demo_control_module:U1|rNum[10]                   ; smg_interface_demo:u4|demo_control_module:U1|rNum[10]               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.091      ; 0.669      ;
; 0.383  ; smg_interface_demo:u4|demo_control_module:U1|rNum[11]                   ; smg_interface_demo:u4|demo_control_module:U1|rNum[11]               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.091      ; 0.669      ;
; 0.383  ; smg_interface_demo:u4|demo_control_module:U1|rNum[19]                   ; smg_interface_demo:u4|demo_control_module:U1|rNum[19]               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.091      ; 0.669      ;
; 0.383  ; smg_interface_demo:u4|demo_control_module:U1|i[0]                       ; smg_interface_demo:u4|demo_control_module:U1|i[0]                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.091      ; 0.669      ;
; 0.383  ; smg_interface_demo:u4|demo_control_module:U1|i[1]                       ; smg_interface_demo:u4|demo_control_module:U1|i[1]                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.091      ; 0.669      ;
; 0.384  ; rtc_test:u1|rtc_time:U2|ds1302_module:U1|i2c_com:U2|i[3]                ; rtc_test:u1|rtc_time:U2|ds1302_module:U1|i2c_com:U2|i[3]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.090      ; 0.669      ;
; 0.384  ; rtc_test:u1|rtc_time:U2|ds1302_module:U1|cmd_control:U1|rAddr[7]        ; rtc_test:u1|rtc_time:U2|ds1302_module:U1|cmd_control:U1|rAddr[7]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.090      ; 0.669      ;
; 0.384  ; sos_generator_module:u5|sos_module:U2|i[3]                              ; sos_generator_module:u5|sos_module:U2|i[3]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.090      ; 0.669      ;
; 0.384  ; smg_interface_demo:u4|demo_control_module:U1|rNum[15]                   ; smg_interface_demo:u4|demo_control_module:U1|rNum[15]               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.090      ; 0.669      ;
; 0.385  ; smg_interface_demo:u4|smg_interface:U2|smg_control_module:U1|i[0]       ; smg_interface_demo:u4|smg_interface:U2|smg_control_module:U1|i[0]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.089      ; 0.669      ;
; 0.385  ; smg_interface_demo:u4|smg_interface:U2|smg_control_module:U1|i[2]       ; smg_interface_demo:u4|smg_interface:U2|smg_control_module:U1|i[2]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.089      ; 0.669      ;
; 0.385  ; smg_interface_demo:u4|smg_interface:U2|smg_control_module:U1|i[1]       ; smg_interface_demo:u4|smg_interface:U2|smg_control_module:U1|i[1]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.089      ; 0.669      ;
; 0.385  ; rtc_test:u1|rtc_time:U2|i[1]                                            ; rtc_test:u1|rtc_time:U2|i[1]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.089      ; 0.669      ;
; 0.385  ; rtc_test:u1|rtc_time:U2|i[0]                                            ; rtc_test:u1|rtc_time:U2|i[0]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.089      ; 0.669      ;
; 0.385  ; rtc_test:u1|rtc_time:U2|i[2]                                            ; rtc_test:u1|rtc_time:U2|i[2]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.089      ; 0.669      ;
; 0.385  ; rtc_test:u1|rtc_time:U2|rData[5]                                        ; rtc_test:u1|rtc_time:U2|rData[5]                                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.089      ; 0.669      ;
; 0.385  ; smg_interface_demo:u4|demo_control_module:U1|i[3]                       ; smg_interface_demo:u4|demo_control_module:U1|i[3]                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.089      ; 0.669      ;
; 0.385  ; smg_interface_demo:u4|demo_control_module:U1|i[2]                       ; smg_interface_demo:u4|demo_control_module:U1|i[2]                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.089      ; 0.669      ;
; 0.385  ; smg_interface_demo:u4|demo_control_module:U1|rNum[5]                    ; smg_interface_demo:u4|demo_control_module:U1|rNum[5]                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.089      ; 0.669      ;
; 0.398  ; smg_interface_demo:u4|demo_control_module:U1|rNum[0]                    ; smg_interface_demo:u4|demo_control_module:U1|rNum[0]                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.091      ; 0.684      ;
; 0.398  ; smg_interface_demo:u4|demo_control_module:U1|rNum[8]                    ; smg_interface_demo:u4|demo_control_module:U1|rNum[8]                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.091      ; 0.684      ;
; 0.400  ; rtc_test:u1|rtc_time:U2|ds1302_module:U1|i2c_com:U2|rRST                ; rtc_test:u1|rtc_time:U2|ds1302_module:U1|i2c_com:U2|rRST            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400  ; smg_interface_demo:u4|demo_control_module:U1|rNum[4]                    ; smg_interface_demo:u4|demo_control_module:U1|rNum[4]                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.089      ; 0.684      ;
; 0.401  ; rtc_test:u1|rtc_time:U2|ds1302_module:U1|i2c_com:U2|rData[1]            ; rtc_test:u1|rtc_time:U2|ds1302_module:U1|i2c_com:U2|rData[1]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; rtc_test:u1|rtc_time:U2|ds1302_module:U1|i2c_com:U2|rData[6]            ; rtc_test:u1|rtc_time:U2|ds1302_module:U1|i2c_com:U2|rData[6]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; rtc_test:u1|rtc_time:U2|ds1302_module:U1|i2c_com:U2|rSCLK               ; rtc_test:u1|rtc_time:U2|ds1302_module:U1|i2c_com:U2|rSCLK           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; smg_interface_demo:u4|demo_control_module:U1|rNum[17]                   ; smg_interface_demo:u4|demo_control_module:U1|rNum[17]               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; smg_interface_demo:u4|demo_control_module:U1|rNum[18]                   ; smg_interface_demo:u4|demo_control_module:U1|rNum[18]               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.073      ; 0.669      ;
; 0.402  ; smg_interface_demo:u4|smg_interface:U2|smg_scan_module:U3|rScan[4]      ; smg_interface_demo:u4|smg_interface:U2|smg_scan_module:U3|rScan[4]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; smg_interface_demo:u4|smg_interface:U2|smg_scan_module:U3|rScan[0]      ; smg_interface_demo:u4|smg_interface:U2|smg_scan_module:U3|rScan[0]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; smg_interface_demo:u4|smg_interface:U2|smg_scan_module:U3|rScan[1]      ; smg_interface_demo:u4|smg_interface:U2|smg_scan_module:U3|rScan[1]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; smg_interface_demo:u4|smg_interface:U2|smg_scan_module:U3|rScan[2]      ; smg_interface_demo:u4|smg_interface:U2|smg_scan_module:U3|rScan[2]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; smg_interface_demo:u4|smg_interface:U2|smg_scan_module:U3|rScan[3]      ; smg_interface_demo:u4|smg_interface:U2|smg_scan_module:U3|rScan[3]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; smg_interface_demo:u4|smg_interface:U2|smg_scan_module:U3|rScan[5]      ; smg_interface_demo:u4|smg_interface:U2|smg_scan_module:U3|rScan[5]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; smg_interface_demo:u4|demo_control_module:U1|rNum[13]                   ; smg_interface_demo:u4|demo_control_module:U1|rNum[13]               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; smg_interface_demo:u4|demo_control_module:U1|rNum[14]                   ; smg_interface_demo:u4|demo_control_module:U1|rNum[14]               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; smg_interface_demo:u4|demo_control_module:U1|rNum[22]                   ; smg_interface_demo:u4|demo_control_module:U1|rNum[22]               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; smg_interface_demo:u4|demo_control_module:U1|rNum[23]                   ; smg_interface_demo:u4|demo_control_module:U1|rNum[23]               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402  ; smg_interface_demo:u4|demo_control_module:U1|rNum[21]                   ; smg_interface_demo:u4|demo_control_module:U1|rNum[21]               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.072      ; 0.669      ;
; 0.416  ; smg_interface_demo:u4|demo_control_module:U1|rNum[16]                   ; smg_interface_demo:u4|demo_control_module:U1|rNum[16]               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.073      ; 0.684      ;
; 0.417  ; smg_interface_demo:u4|demo_control_module:U1|rNum[12]                   ; smg_interface_demo:u4|demo_control_module:U1|rNum[12]               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.072      ; 0.684      ;
; 0.445  ; smg_interface_demo:u4|demo_control_module:U1|rNum[0]                    ; smg_interface_demo:u4|demo_control_module:U1|rNum[1]                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.091      ; 0.731      ;
; 0.462  ; smg_interface_demo:u4|demo_control_module:U1|i[0]                       ; smg_interface_demo:u4|demo_control_module:U1|i[1]                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.091      ; 0.748      ;
; 0.471  ; smg_interface_demo:u4|demo_control_module:U1|rNum[12]                   ; smg_interface_demo:u4|demo_control_module:U1|rNum[13]               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.072      ; 0.738      ;
; 0.482  ; smg_interface_demo:u4|demo_control_module:U1|rNum[16]                   ; smg_interface_demo:u4|demo_control_module:U1|rNum[17]               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.073      ; 0.750      ;
; 0.483  ; smg_interface_demo:u4|demo_control_module:U1|rNum[13]                   ; smg_interface_demo:u4|demo_control_module:U1|rNum[14]               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.072      ; 0.750      ;
; 0.486  ; smg_interface_demo:u4|demo_control_module:U1|rNum[16]                   ; smg_interface_demo:u4|demo_control_module:U1|rNum[18]               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.073      ; 0.754      ;
; 0.493  ; smg_interface_demo:u4|demo_control_module:U1|rNum[12]                   ; smg_interface_demo:u4|demo_control_module:U1|rNumber[12]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.072      ; 0.760      ;
; 0.496  ; smg_interface_demo:u4|demo_control_module:U1|rNum[14]                   ; smg_interface_demo:u4|demo_control_module:U1|rNumber[14]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.072      ; 0.763      ;
; 0.506  ; smg_interface_demo:u4|demo_control_module:U1|rNum[13]                   ; smg_interface_demo:u4|demo_control_module:U1|rNumber[13]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.072      ; 0.773      ;
; 0.517  ; smg_interface_demo:u4|smg_interface:U2|smg_control_module:U1|rNumber[3] ; smg_interface_demo:u4|smg_interface:U2|smg_encode_module:U2|rSMG[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.072      ; 0.784      ;
; 0.519  ; smg_interface_demo:u4|smg_interface:U2|smg_control_module:U1|rNumber[3] ; smg_interface_demo:u4|smg_interface:U2|smg_encode_module:U2|rSMG[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.072      ; 0.786      ;
; 0.519  ; smg_interface_demo:u4|smg_interface:U2|smg_control_module:U1|rNumber[3] ; smg_interface_demo:u4|smg_interface:U2|smg_encode_module:U2|rSMG[5] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.072      ; 0.786      ;
; 0.522  ; smg_interface_demo:u4|smg_interface:U2|smg_control_module:U1|rNumber[3] ; smg_interface_demo:u4|smg_interface:U2|smg_encode_module:U2|rSMG[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.072      ; 0.789      ;
; 0.523  ; smg_interface_demo:u4|smg_interface:U2|smg_control_module:U1|rNumber[3] ; smg_interface_demo:u4|smg_interface:U2|smg_encode_module:U2|rSMG[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.072      ; 0.790      ;
; 0.524  ; smg_interface_demo:u4|smg_interface:U2|smg_control_module:U1|rNumber[3] ; smg_interface_demo:u4|smg_interface:U2|smg_encode_module:U2|rSMG[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.072      ; 0.791      ;
; 0.524  ; smg_interface_demo:u4|smg_interface:U2|smg_control_module:U1|rNumber[3] ; smg_interface_demo:u4|smg_interface:U2|smg_encode_module:U2|rSMG[6] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.072      ; 0.791      ;
; 0.546  ; smg_interface_demo:u4|smg_interface:U2|smg_control_module:U1|i[1]       ; smg_interface_demo:u4|smg_interface:U2|smg_control_module:U1|i[2]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.089      ; 0.830      ;
; 0.546  ; sos_generator_module:u5|control_module:U1|Count1[9]                     ; sos_generator_module:u5|control_module:U1|Count1[10]                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.540      ; 1.281      ;
; 0.563  ; sos_generator_module:u5|sos_module:U2|Count1[13]                        ; sos_generator_module:u5|sos_module:U2|Count1[14]                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.537      ; 1.295      ;
; 0.633  ; smg_interface_demo:u4|smg_interface:U2|smg_control_module:U1|rNumber[2] ; smg_interface_demo:u4|smg_interface:U2|smg_encode_module:U2|rSMG[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.072      ; 0.900      ;
; 0.635  ; smg_interface_demo:u4|smg_interface:U2|smg_control_module:U1|rNumber[2] ; smg_interface_demo:u4|smg_interface:U2|smg_encode_module:U2|rSMG[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.072      ; 0.902      ;
; 0.636  ; smg_interface_demo:u4|smg_interface:U2|smg_control_module:U1|rNumber[2] ; smg_interface_demo:u4|smg_interface:U2|smg_encode_module:U2|rSMG[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.072      ; 0.903      ;
; 0.636  ; smg_interface_demo:u4|smg_interface:U2|smg_control_module:U1|rNumber[2] ; smg_interface_demo:u4|smg_interface:U2|smg_encode_module:U2|rSMG[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.072      ; 0.903      ;
; 0.636  ; smg_interface_demo:u4|smg_interface:U2|smg_control_module:U1|rNumber[2] ; smg_interface_demo:u4|smg_interface:U2|smg_encode_module:U2|rSMG[6] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.072      ; 0.903      ;
; 0.641  ; sos_generator_module:u5|control_module:U1|Count1[9]                     ; sos_generator_module:u5|control_module:U1|Count1[11]                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.540      ; 1.376      ;
; 0.649  ; sos_generator_module:u5|sos_module:U2|rPin_Out                          ; sos_generator_module:u5|sos_module:U2|rPin_Out                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.090      ; 0.934      ;
; 0.654  ; smg_interface_demo:u4|smg_interface:U2|smg_control_module:U1|rNumber[2] ; smg_interface_demo:u4|smg_interface:U2|smg_encode_module:U2|rSMG[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.072      ; 0.921      ;
; 0.655  ; smg_interface_demo:u4|smg_interface:U2|smg_control_module:U1|rNumber[2] ; smg_interface_demo:u4|smg_interface:U2|smg_encode_module:U2|rSMG[5] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.072      ; 0.922      ;
; 0.657  ; rtc_test:u1|rtc_time:U2|i[1]                                            ; rtc_test:u1|rtc_time:U2|isStart[2]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.089      ; 0.941      ;
; 0.657  ; sos_generator_module:u5|sos_module:U2|Count1[13]                        ; sos_generator_module:u5|sos_module:U2|Count1[15]                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.537      ; 1.389      ;
; 0.658  ; rtc_test:u1|rtc_time:U2|i[0]                                            ; rtc_test:u1|rtc_time:U2|i[2]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.089      ; 0.942      ;
; 0.664  ; rtc_test:u1|rtc_time:U2|ds1302_module:U1|i2c_com:U2|i[1]                ; rtc_test:u1|rtc_time:U2|ds1302_module:U1|i2c_com:U2|i[1]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.090      ; 0.949      ;
; 0.668  ; sos_generator_module:u5|control_module:U1|Count1[9]                     ; sos_generator_module:u5|control_module:U1|Count1[12]                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.540      ; 1.403      ;
; 0.670  ; sos_generator_module:u5|control_module:U1|Count1[13]                    ; sos_generator_module:u5|control_module:U1|Count1[13]                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.092      ; 0.957      ;
; 0.671  ; rtc_test:u1|rtc_time:U2|ds1302_module:U1|i2c_com:U2|Count1[3]           ; rtc_test:u1|rtc_time:U2|ds1302_module:U1|i2c_com:U2|Count1[3]       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.093      ; 0.959      ;
; 0.671  ; key_test:u6|count[7]                                                    ; key_test:u6|count[7]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.091      ; 0.957      ;
; 0.671  ; key_test:u6|count[15]                                                   ; key_test:u6|count[15]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.092      ; 0.958      ;
; 0.671  ; sos_generator_module:u5|sos_module:U2|i[4]                              ; sos_generator_module:u5|sos_module:U2|i[4]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.090      ; 0.956      ;
; 0.671  ; smg_interface_demo:u4|demo_control_module:U1|C1[2]                      ; smg_interface_demo:u4|demo_control_module:U1|C1[2]                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.092      ; 0.958      ;
; 0.672  ; key_test:u6|count[13]                                                   ; key_test:u6|count[13]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.092      ; 0.959      ;
; 0.672  ; sos_generator_module:u5|control_module:U1|Count1[17]                    ; sos_generator_module:u5|control_module:U1|Count1[17]                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.092      ; 0.959      ;
; 0.672  ; sos_generator_module:u5|control_module:U1|Count1[11]                    ; sos_generator_module:u5|control_module:U1|Count1[11]                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.092      ; 0.959      ;
; 0.673  ; key_test:u6|count[5]                                                    ; key_test:u6|count[5]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.091      ; 0.959      ;
; 0.673  ; sos_generator_module:u5|sos_module:U2|i[0]                              ; sos_generator_module:u5|sos_module:U2|i[0]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.090      ; 0.958      ;
; 0.673  ; smg_interface_demo:u4|demo_control_module:U1|C1[12]                     ; smg_interface_demo:u4|demo_control_module:U1|C1[12]                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.092      ; 0.960      ;
+--------+-------------------------------------------------------------------------+---------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                ; To Node                                                                                                                                                                                                                                ; Launch Clock                                                          ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; 0.380 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1011                                                                                             ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1011                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.094      ; 0.669      ;
; 0.382 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                      ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.092      ; 0.669      ;
; 0.382 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                      ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.092      ; 0.669      ;
; 0.382 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[0]                                                                                                  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[0]                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.092      ; 0.669      ;
; 0.382 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.092      ; 0.669      ;
; 0.383 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1001                                                                                             ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1001                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 0.669      ;
; 0.383 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0000                                                                                             ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0000                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 0.669      ;
; 0.384 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[8]                                                                                                                ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[8]                                                                                                              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 0.669      ;
; 0.400 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                      ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                      ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                      ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                      ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                      ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.401 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                      ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                      ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                      ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|sys_r_wn                                                                                                      ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|sys_r_wn                                                                                                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1000                                                                                             ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1000                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0100                                                                                             ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0100                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0101                                                                                             ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0101                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.402 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0010                                                                                             ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0010                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0100                                                                                             ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0100                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0110                                                                                             ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0110                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.1000                                                                                             ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.1000                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.1001                                                                                             ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.1001                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.669      ;
; 0.437 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|alt_synch_pipe_0e8:rs_dgwp|dffpipe_te9:dffpipe12|dffe13a[7] ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[7]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 0.723      ;
; 0.470 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[2]               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.737      ;
; 0.475 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                         ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.742      ;
; 0.485 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|wrptr_g[5]                                                  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[4]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.754      ;
; 0.486 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                      ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.755      ;
; 0.486 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[12]                                                                                                 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[0]                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.537      ; 1.218      ;
; 0.487 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1]               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.754      ;
; 0.492 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                      ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.761      ;
; 0.495 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                      ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.764      ;
; 0.504 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                      ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|wrptr_g[4]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.773      ;
; 0.505 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                      ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|wrptr_g[6]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.774      ;
; 0.511 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                      ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|wrptr_g[3]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.780      ;
; 0.514 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                      ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|wrptr_g[5]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.783      ;
; 0.538 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|ram_block11a0~portb_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.360      ; 1.128      ;
; 0.539 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|ram_block11a0~portb_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.360      ; 1.129      ;
; 0.539 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|ram_block11a0~portb_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.360      ; 1.129      ;
; 0.544 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|ram_block11a0~portb_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.360      ; 1.134      ;
; 0.548 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[3]                                                                                                  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[4]                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.537      ; 1.280      ;
; 0.566 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[7]                                                                                                  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[8]                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.537      ; 1.298      ;
; 0.567 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[13]                                                                                                               ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[14]                                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.542      ; 1.304      ;
; 0.572 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[15]                                                                                                               ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[16]                                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.542      ; 1.309      ;
; 0.575 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|alt_synch_pipe_0e8:rs_dgwp|dffpipe_te9:dffpipe12|dffe13a[9] ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[7]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 0.861      ;
; 0.576 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|alt_synch_pipe_0e8:rs_dgwp|dffpipe_te9:dffpipe12|dffe13a[8] ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[8]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 0.862      ;
; 0.577 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_ue9:dffpipe14|dffe15a[2] ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[2]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.093      ; 0.865      ;
; 0.577 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_ue9:dffpipe14|dffe15a[8] ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[8]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.093      ; 0.865      ;
; 0.579 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1]                 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.846      ;
; 0.593 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0010                                                                                             ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0011                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.540      ; 1.328      ;
; 0.603 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[21]                                                                                                               ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[21]                                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 0.889      ;
; 0.605 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                      ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|wrptr_g[0]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.873      ;
; 0.613 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0100                                                                                             ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0101                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.880      ;
; 0.614 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[2]                 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.881      ;
; 0.617 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[13]                                                                                                 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[0]                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.537      ; 1.349      ;
; 0.621 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|wrptr_g[4]                                                  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[4]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.890      ;
; 0.621 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1]               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.888      ;
; 0.626 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|rdptr_g[0]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.893      ;
; 0.627 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|rdptr_g[6]                                                  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.008        ; 0.160      ; 1.010      ;
; 0.627 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0110                                                                                             ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0111                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.894      ;
; 0.629 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|rdptr_g[1]                                                  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.008        ; 0.160      ; 1.012      ;
; 0.634 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                      ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[1]              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.903      ;
; 0.635 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                      ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|wrptr_g[7]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.904      ;
; 0.637 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0101                                                                                             ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0110                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.904      ;
; 0.643 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[0]               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.910      ;
; 0.651 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[2]                                                                                                  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[4]                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.537      ; 1.383      ;
; 0.657 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[6]                                                                                                  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[8]                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.537      ; 1.389      ;
; 0.661 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|rdptr_g[2]                                                  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[0]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.133      ; 0.989      ;
; 0.661 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|rdptr_g[2]                                                  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[1]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.133      ; 0.989      ;
; 0.666 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|rdptr_g[4]                                                  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[4]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.133      ; 0.994      ;
; 0.669 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[15]                                                                                                               ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[17]                                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.542      ; 1.406      ;
; 0.674 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_15us[7]                                                                                                   ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_15us[7]                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.092      ; 0.961      ;
; 0.674 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_15us[8]                                                                                                   ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_15us[8]                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.092      ; 0.961      ;
; 0.676 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_15us[6]                                                                                                   ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_15us[6]                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.092      ; 0.963      ;
; 0.682 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_ue9:dffpipe14|dffe15a[9] ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[8]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.093      ; 0.970      ;
; 0.683 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[5]                                                                                                  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[5]                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.092      ; 0.970      ;
; 0.683 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_15us[1]                                                                                                   ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_15us[1]                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.092      ; 0.970      ;
; 0.684 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[3]                                                                                                  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[3]                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.092      ; 0.971      ;
; 0.684 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_15us[3]                                                                                                   ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_15us[3]                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.092      ; 0.971      ;
; 0.684 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[5]                                                                                                  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[8]                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.537      ; 1.416      ;
; 0.685 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[1]                                                                                                  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[4]                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.537      ; 1.417      ;
; 0.686 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_15us[4]                                                                                                   ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_15us[4]                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.092      ; 0.973      ;
; 0.687 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[4]                                                                                                  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[4]                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.092      ; 0.974      ;
; 0.687 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|wrptr_g[8]                                                  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|delayed_wrptr_g[8]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.955      ;
; 0.687 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_15us[2]                                                                                                   ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_15us[2]                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.092      ; 0.974      ;
; 0.687 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|rdptr_g[2]                                                  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[2]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.133      ; 1.015      ;
; 0.687 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[10]                                                                                                               ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[10]                                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 0.973      ;
; 0.687 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[12]                                                                                                               ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[12]                                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 0.973      ;
; 0.688 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[19]                                                                                                               ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[19]                                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 0.974      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                ; Launch Clock                                                          ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; 0.385 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.089      ; 0.669      ;
; 0.385 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.089      ; 0.669      ;
; 0.385 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.089      ; 0.669      ;
; 0.385 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.089      ; 0.669      ;
; 0.385 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.089      ; 0.669      ;
; 0.385 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.089      ; 0.669      ;
; 0.385 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.089      ; 0.669      ;
; 0.401 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|sec_size[0]                                                                                                                                                    ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|sec_size[0]                                                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|cnt[11]                                                                                                                                                        ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|cnt[11]                                                                                                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|cnt[12]                                                                                                                                                        ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|cnt[12]                                                                                                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|cnt[15]                                                                                                                                                        ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|cnt[15]                                                                                                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|cnt[16]                                                                                                                                                        ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|cnt[16]                                                                                                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|cnt[20]                                                                                                                                                        ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|cnt[20]                                                                                                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|mydata[8]                                                                                                                                                      ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|mydata[8]                                                                                                                                                                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|mydata[9]                                                                                                                                                      ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|mydata[9]                                                                                                                                                                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|mydata[10]                                                                                                                                                     ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|mydata[10]                                                                                                                                                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|mydata[11]                                                                                                                                                     ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|mydata[11]                                                                                                                                                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|mydata[12]                                                                                                                                                     ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|mydata[12]                                                                                                                                                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|mydata[13]                                                                                                                                                     ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|mydata[13]                                                                                                                                                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|mydata[14]                                                                                                                                                     ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|mydata[14]                                                                                                                                                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.669      ;
; 0.402 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|CMD17[0]                                                                                                                                                       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|CMD17[0]                                                                                                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|mystate.0010                                                                                                                                                   ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|mystate.0010                                                                                                                                                                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|mystate.0011                                                                                                                                                   ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|mystate.0011                                                                                                                                                                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|cnta[1]                                                                                                                                                        ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|cnta[1]                                                                                                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|cnta[2]                                                                                                                                                        ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|cnta[2]                                                                                                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|cnta[3]                                                                                                                                                        ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|cnta[3]                                                                                                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|cnt[8]                                                                                                                                                         ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|cnt[8]                                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|cnt[9]                                                                                                                                                         ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|cnt[9]                                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|cnt[10]                                                                                                                                                        ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|cnt[10]                                                                                                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|cnt[13]                                                                                                                                                        ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|cnt[13]                                                                                                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|cnt[14]                                                                                                                                                        ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|cnt[14]                                                                                                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|cnt[17]                                                                                                                                                        ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|cnt[17]                                                                                                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|cnt[18]                                                                                                                                                        ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|cnt[18]                                                                                                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|cnt[19]                                                                                                                                                        ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|cnt[19]                                                                                                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|cnt[21]                                                                                                                                                        ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|cnt[21]                                                                                                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|mystate.0100                                                                                                                                                   ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|mystate.0100                                                                                                                                                                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|picture_store                                                                                                                                                  ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|picture_store                                                                                                                                                                     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|SD_cs                                                                                                                                                          ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|SD_cs                                                                                                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|SD_datain                                                                                                                                                      ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|SD_datain                                                                                                                                                                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|mydata[0]                                                                                                                                                      ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|mydata[0]                                                                                                                                                                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|mydata[1]                                                                                                                                                      ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|mydata[1]                                                                                                                                                                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|mydata[2]                                                                                                                                                      ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|mydata[2]                                                                                                                                                                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|mydata[3]                                                                                                                                                      ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|mydata[3]                                                                                                                                                                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|mydata[4]                                                                                                                                                      ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|mydata[4]                                                                                                                                                                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|mydata[5]                                                                                                                                                      ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|mydata[5]                                                                                                                                                                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|mydata[6]                                                                                                                                                      ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|mydata[6]                                                                                                                                                                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|mydata[7]                                                                                                                                                      ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|mydata[7]                                                                                                                                                                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.669      ;
; 0.405 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|counter[0]                                                                                                                                               ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|counter[0]                                                                                                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.069      ; 0.669      ;
; 0.405 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|CMD55[0]                                                                                                                                                 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|CMD55[0]                                                                                                                                                                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.069      ; 0.669      ;
; 0.405 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|ACMD41[0]                                                                                                                                                ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|ACMD41[0]                                                                                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.069      ; 0.669      ;
; 0.405 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|CMD0[0]                                                                                                                                                  ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|CMD0[0]                                                                                                                                                                     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.069      ; 0.669      ;
; 0.405 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|CMD8[0]                                                                                                                                                  ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|CMD8[0]                                                                                                                                                                     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.069      ; 0.669      ;
; 0.405 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|init_o                                                                                                                                                   ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|init_o                                                                                                                                                                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.069      ; 0.669      ;
; 0.416 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|en                                                                                                                                                       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|en                                                                                                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.684      ;
; 0.417 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|en                                                                                                                                                             ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|en                                                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.684      ;
; 0.417 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|cnta[0]                                                                                                                                                        ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|cnta[0]                                                                                                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.684      ;
; 0.438 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|wrptr_g[2]                             ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|ram_block11a0~porta_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.418      ; 1.086      ;
; 0.458 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|ACMD41[38]                                                                                                                                               ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|ACMD41[39]                                                                                                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.069      ; 0.722      ;
; 0.458 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|ACMD41[43]                                                                                                                                               ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|ACMD41[44]                                                                                                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.069      ; 0.722      ;
; 0.458 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|CMD0[2]                                                                                                                                                  ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|CMD0[3]                                                                                                                                                                     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.069      ; 0.722      ;
; 0.458 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|CMD8[2]                                                                                                                                                  ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|CMD8[3]                                                                                                                                                                     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.069      ; 0.722      ;
; 0.458 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|CMD8[45]                                                                                                                                                 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|CMD8[46]                                                                                                                                                                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.069      ; 0.722      ;
; 0.459 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|ACMD41[42]                                                                                                                                               ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|ACMD41[43]                                                                                                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.069      ; 0.723      ;
; 0.459 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|CMD0[3]                                                                                                                                                  ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|CMD0[4]                                                                                                                                                                     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.069      ; 0.723      ;
; 0.459 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|CMD0[7]                                                                                                                                                  ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|CMD0[8]                                                                                                                                                                     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.069      ; 0.723      ;
; 0.459 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|CMD8[16]                                                                                                                                                 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|CMD8[17]                                                                                                                                                                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.069      ; 0.723      ;
; 0.460 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|CMD55[7]                                                                                                                                                 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|CMD55[8]                                                                                                                                                                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.069      ; 0.724      ;
; 0.460 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|ACMD41[39]                                                                                                                                               ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|ACMD41[40]                                                                                                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.069      ; 0.724      ;
; 0.460 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|ACMD41[7]                                                                                                                                                ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|ACMD41[8]                                                                                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.069      ; 0.724      ;
; 0.460 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|CMD0[4]                                                                                                                                                  ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|CMD0[5]                                                                                                                                                                     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.069      ; 0.724      ;
; 0.461 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|ACMD41[40]                                                                                                                                               ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|ACMD41[41]                                                                                                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.069      ; 0.725      ;
; 0.461 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|ACMD41[44]                                                                                                                                               ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|ACMD41[45]                                                                                                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.069      ; 0.725      ;
; 0.466 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.089      ; 0.750      ;
; 0.469 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx[13]                                                                                                                                                   ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx[14]                                                                                                                                                                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.736      ;
; 0.469 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx[26]                                                                                                                                                   ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx[27]                                                                                                                                                                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.737      ;
; 0.469 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[0]              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.737      ;
; 0.470 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx[23]                                                                                                                                                   ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx[24]                                                                                                                                                                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx[24]                                                                                                                                                   ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx[25]                                                                                                                                                                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx[28]                                                                                                                                                   ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx[29]                                                                                                                                                                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx[29]                                                                                                                                                   ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx[30]                                                                                                                                                                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx[30]                                                                                                                                                   ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx[31]                                                                                                                                                                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx[31]                                                                                                                                                   ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx[32]                                                                                                                                                                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.738      ;
; 0.471 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx[5]                                                                                                                                                    ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx[6]                                                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx[6]                                                                                                                                                    ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx[7]                                                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx[9]                                                                                                                                                    ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx[10]                                                                                                                                                                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx[25]                                                                                                                                                   ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx[26]                                                                                                                                                                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.739      ;
; 0.471 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|mydata[14]                                                                                                                                                     ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|mydata_o[15]                                                                                                                                                                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.739      ;
; 0.472 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx[2]                                                                                                                                                    ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx[3]                                                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.739      ;
; 0.472 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx[3]                                                                                                                                                    ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx[4]                                                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.739      ;
; 0.472 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx[4]                                                                                                                                                    ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx[5]                                                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.739      ;
; 0.472 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx[7]                                                                                                                                                    ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx[8]                                                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.739      ;
; 0.472 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx[21]                                                                                                                                                   ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx[22]                                                                                                                                                                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.740      ;
; 0.473 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx[32]                                                                                                                                                   ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx[33]                                                                                                                                                                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.741      ;
; 0.474 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx[14]                                                                                                                                                   ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx[15]                                                                                                                                                                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.741      ;
; 0.474 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|mydata[8]                                                                                                                                                      ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|mydata[9]                                                                                                                                                                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.742      ;
; 0.474 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|ACMD41[37]                                                                                                                                               ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|ACMD41[38]                                                                                                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.069      ; 0.738      ;
; 0.475 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|mydata[12]                                                                                                                                                     ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|mydata_o[13]                                                                                                                                                                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.743      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                ; To Node                                                                                                                                                                                                                                ; Launch Clock                                                          ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; 0.401 ; system_ctrl:u_system_ctrl|delay_done                                                                                                                                                                                     ; system_ctrl:u_system_ctrl|delay_done                                                                                                                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1      ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2      ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4      ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5      ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6      ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7      ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9      ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8      ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0      ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3      ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.417 ; system_ctrl:u_system_ctrl|delay_cnt[0]                                                                                                                                                                                   ; system_ctrl:u_system_ctrl|delay_cnt[0]                                                                                                                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.684      ;
; 0.487 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7      ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1]               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.755      ;
; 0.578 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1] ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.846      ;
; 0.614 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4      ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1]               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.882      ;
; 0.615 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[2] ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.883      ;
; 0.643 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|parity6         ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.910      ;
; 0.643 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|parity6         ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.910      ;
; 0.684 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0      ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[0]               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.953      ;
; 0.687 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[0] ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.955      ;
; 0.692 ; system_ctrl:u_system_ctrl|delay_cnt[8]                                                                                                                                                                                   ; system_ctrl:u_system_ctrl|delay_cnt[8]                                                                                                                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.959      ;
; 0.693 ; system_ctrl:u_system_ctrl|delay_cnt[6]                                                                                                                                                                                   ; system_ctrl:u_system_ctrl|delay_cnt[6]                                                                                                                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.960      ;
; 0.696 ; system_ctrl:u_system_ctrl|delay_cnt[2]                                                                                                                                                                                   ; system_ctrl:u_system_ctrl|delay_cnt[2]                                                                                                                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.963      ;
; 0.697 ; system_ctrl:u_system_ctrl|delay_cnt[7]                                                                                                                                                                                   ; system_ctrl:u_system_ctrl|delay_cnt[7]                                                                                                                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.964      ;
; 0.698 ; system_ctrl:u_system_ctrl|delay_cnt[3]                                                                                                                                                                                   ; system_ctrl:u_system_ctrl|delay_cnt[3]                                                                                                                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.965      ;
; 0.698 ; system_ctrl:u_system_ctrl|delay_cnt[9]                                                                                                                                                                                   ; system_ctrl:u_system_ctrl|delay_cnt[9]                                                                                                                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.965      ;
; 0.699 ; system_ctrl:u_system_ctrl|delay_cnt[5]                                                                                                                                                                                   ; system_ctrl:u_system_ctrl|delay_cnt[5]                                                                                                                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.966      ;
; 0.704 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1      ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|ram_block11a0~portb_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.342      ; 1.276      ;
; 0.710 ; system_ctrl:u_system_ctrl|delay_cnt[4]                                                                                                                                                                                   ; system_ctrl:u_system_ctrl|delay_cnt[4]                                                                                                                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.977      ;
; 0.712 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4      ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|ram_block11a0~portb_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.341      ; 1.283      ;
; 0.714 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[0]                                                                                                                          ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[0]                                                                                                                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.094      ; 1.003      ;
; 0.716 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[1]                                                                                                                          ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[1]                                                                                                                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.984      ;
; 0.716 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[8]                                                                                                                          ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[8]                                                                                                                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.984      ;
; 0.717 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[7]                                                                                                                          ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[7]                                                                                                                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.985      ;
; 0.718 ; system_ctrl:u_system_ctrl|delay_cnt[0]                                                                                                                                                                                   ; system_ctrl:u_system_ctrl|delay_cnt[1]                                                                                                                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.985      ;
; 0.718 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[10]                                                                                                                         ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[10]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.986      ;
; 0.719 ; system_ctrl:u_system_ctrl|delay_cnt[1]                                                                                                                                                                                   ; system_ctrl:u_system_ctrl|delay_cnt[1]                                                                                                                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.986      ;
; 0.723 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6      ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|ram_block11a0~portb_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.341      ; 1.294      ;
; 0.724 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[9]                                                                                                                          ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[9]                                                                                                                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.992      ;
; 0.728 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[6]                                                                                                                          ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[6]                                                                                                                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.996      ;
; 0.728 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2      ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.996      ;
; 0.728 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7      ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.996      ;
; 0.729 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7      ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.997      ;
; 0.729 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6      ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1]               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.997      ;
; 0.731 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[9]                                                                                                                          ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[9]                                                                                                                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.999      ;
; 0.734 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5      ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1]               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.002      ;
; 0.737 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[10]                                                                                                                         ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[10]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.005      ;
; 0.737 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[3]                                                                                                                          ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[3]                                                                                                                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.005      ;
; 0.738 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[2]                                                                                                                          ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[2]                                                                                                                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.006      ;
; 0.738 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5      ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.006      ;
; 0.738 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5      ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.006      ;
; 0.739 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[5]                                                                                                                          ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[5]                                                                                                                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.007      ;
; 0.741 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3      ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[0]               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.009      ;
; 0.747 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3      ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|ram_block11a0~portb_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.341      ; 1.318      ;
; 0.749 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6      ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.017      ;
; 0.756 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3      ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.024      ;
; 0.774 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2      ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|ram_block11a0~portb_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.341      ; 1.345      ;
; 0.795 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|delayed_wrptr_g[6]                          ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|rdemp_eq_comp_msb_aeb                                     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.160      ; 1.162      ;
; 0.804 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0      ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.072      ;
; 0.814 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2      ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[0]               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.082      ;
; 0.829 ; system_ctrl:u_system_ctrl|delay_cnt[9]                                                                                                                                                                                   ; system_ctrl:u_system_ctrl|delay_cnt[0]                                                                                                                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.096      ;
; 0.885 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[0]                                                                                                                          ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[0]                                                                                                                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.153      ;
; 0.892 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[7]                                                                                                                          ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[7]                                                                                                                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.160      ;
; 0.892 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[2]                                                                                                                          ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[2]                                                                                                                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.160      ;
; 0.897 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[1]                                                                                                                          ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[1]                                                                                                                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.165      ;
; 0.898 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[8]                                                                                                                          ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[8]                                                                                                                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.166      ;
; 0.905 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2      ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.173      ;
; 0.906 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[6]                                                                                                                          ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[6]                                                                                                                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.174      ;
; 0.909 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[4]                                                                                                                          ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[4]                                                                                                                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.177      ;
; 0.909 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5      ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|ram_block11a0~portb_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.341      ; 1.480      ;
; 0.913 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[3]                                                                                                                          ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[3]                                                                                                                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.181      ;
; 0.919 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1      ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[0]               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 1.188      ;
; 0.926 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|delayed_wrptr_g[1]                          ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.160      ; 1.293      ;
; 0.962 ; system_ctrl:u_system_ctrl|delay_cnt[8]                                                                                                                                                                                   ; system_ctrl:u_system_ctrl|delay_cnt[0]                                                                                                                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.229      ;
; 0.963 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9      ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[2]               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.231      ;
; 0.978 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4      ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.246      ;
; 0.980 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4      ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.248      ;
; 0.992 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4      ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.260      ;
; 1.014 ; system_ctrl:u_system_ctrl|delay_cnt[8]                                                                                                                                                                                   ; system_ctrl:u_system_ctrl|delay_cnt[9]                                                                                                                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.281      ;
; 1.015 ; system_ctrl:u_system_ctrl|delay_cnt[6]                                                                                                                                                                                   ; system_ctrl:u_system_ctrl|delay_cnt[7]                                                                                                                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.282      ;
; 1.015 ; system_ctrl:u_system_ctrl|delay_cnt[1]                                                                                                                                                                                   ; system_ctrl:u_system_ctrl|delay_cnt[2]                                                                                                                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.282      ;
; 1.016 ; system_ctrl:u_system_ctrl|delay_cnt[7]                                                                                                                                                                                   ; system_ctrl:u_system_ctrl|delay_cnt[8]                                                                                                                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.283      ;
; 1.017 ; system_ctrl:u_system_ctrl|delay_cnt[3]                                                                                                                                                                                   ; system_ctrl:u_system_ctrl|delay_cnt[4]                                                                                                                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.284      ;
; 1.018 ; system_ctrl:u_system_ctrl|delay_cnt[0]                                                                                                                                                                                   ; system_ctrl:u_system_ctrl|delay_cnt[2]                                                                                                                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.285      ;
; 1.018 ; system_ctrl:u_system_ctrl|delay_cnt[5]                                                                                                                                                                                   ; system_ctrl:u_system_ctrl|delay_cnt[6]                                                                                                                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.285      ;
; 1.020 ; system_ctrl:u_system_ctrl|delay_cnt[2]                                                                                                                                                                                   ; system_ctrl:u_system_ctrl|delay_cnt[3]                                                                                                                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.287      ;
; 1.030 ; system_ctrl:u_system_ctrl|delay_cnt[1]                                                                                                                                                                                   ; system_ctrl:u_system_ctrl|delay_cnt[3]                                                                                                                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.297      ;
; 1.031 ; system_ctrl:u_system_ctrl|delay_cnt[7]                                                                                                                                                                                   ; system_ctrl:u_system_ctrl|delay_cnt[9]                                                                                                                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.298      ;
; 1.032 ; system_ctrl:u_system_ctrl|delay_cnt[3]                                                                                                                                                                                   ; system_ctrl:u_system_ctrl|delay_cnt[5]                                                                                                                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.299      ;
; 1.033 ; system_ctrl:u_system_ctrl|delay_cnt[5]                                                                                                                                                                                   ; system_ctrl:u_system_ctrl|delay_cnt[7]                                                                                                                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.300      ;
; 1.033 ; system_ctrl:u_system_ctrl|delay_cnt[0]                                                                                                                                                                                   ; system_ctrl:u_system_ctrl|delay_cnt[3]                                                                                                                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.300      ;
; 1.034 ; system_ctrl:u_system_ctrl|delay_cnt[4]                                                                                                                                                                                   ; system_ctrl:u_system_ctrl|delay_cnt[5]                                                                                                                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.301      ;
; 1.035 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[8]                                                                                                                          ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[9]                                                                                                                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.303      ;
; 1.040 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[1]                                                                                                                          ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[2]                                                                                                                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.308      ;
; 1.041 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[7]                                                                                                                          ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[8]                                                                                                                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.309      ;
; 1.047 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7      ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|ram_block11a0~portb_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.341      ; 1.618      ;
; 1.047 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[6]                                                                                                                          ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[7]                                                                                                                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.315      ;
; 1.048 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[9]                                                                                                                          ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[10]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.316      ;
; 1.050 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[8]                                                                                                                          ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[10]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.318      ;
; 1.055 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[9]                                                                                                                          ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[10]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.323      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                          ;
+--------+--------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                            ; To Node                                                                                                                                                                                                                                ; Launch Clock                                                          ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; -3.686 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.392        ; -0.175     ; 3.905      ;
; -3.527 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|q_b[15]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.776        ; 0.120      ; 4.347      ;
; -3.527 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|q_b[14]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.776        ; 0.120      ; 4.347      ;
; -3.527 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|q_b[13]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.776        ; 0.120      ; 4.347      ;
; -3.527 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|q_b[12]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.776        ; 0.120      ; 4.347      ;
; -3.527 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|q_b[11]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.776        ; 0.120      ; 4.347      ;
; -3.527 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|q_b[10]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.776        ; 0.120      ; 4.347      ;
; -3.527 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|q_b[9]                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.776        ; 0.120      ; 4.347      ;
; -3.527 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|q_b[8]                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.776        ; 0.120      ; 4.347      ;
; -3.527 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|q_b[7]                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.776        ; 0.120      ; 4.347      ;
; -3.527 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|q_b[6]                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.776        ; 0.120      ; 4.347      ;
; -3.527 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|q_b[5]                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.776        ; 0.120      ; 4.347      ;
; -3.527 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|q_b[4]                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.776        ; 0.120      ; 4.347      ;
; -3.527 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|q_b[3]                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.776        ; 0.120      ; 4.347      ;
; -3.527 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|q_b[2]                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.776        ; 0.120      ; 4.347      ;
; -3.527 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|q_b[1]                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.776        ; 0.120      ; 4.347      ;
; -3.527 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|q_b[0]                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.776        ; 0.120      ; 4.347      ;
; -3.410 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|ram_block11a0~portb_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.776        ; 0.126      ; 4.351      ;
; -3.272 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[1]                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.776        ; -0.156     ; 3.894      ;
; -3.272 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[2]                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.776        ; -0.156     ; 3.894      ;
; -3.272 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[3]                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.776        ; -0.156     ; 3.894      ;
; -3.272 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[5]                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.776        ; -0.156     ; 3.894      ;
; -3.272 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[6]                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.776        ; -0.156     ; 3.894      ;
; -3.272 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[7]                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.776        ; -0.156     ; 3.894      ;
; -3.272 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[10]                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.776        ; -0.156     ; 3.894      ;
; -3.272 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[11]                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.776        ; -0.156     ; 3.894      ;
; -3.272 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[12]                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.776        ; -0.156     ; 3.894      ;
; -3.272 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[13]                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.776        ; -0.156     ; 3.894      ;
; -3.272 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[14]                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.776        ; -0.156     ; 3.894      ;
; -3.272 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[9]                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.776        ; -0.156     ; 3.894      ;
; -3.272 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0111                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.776        ; -0.156     ; 3.894      ;
; -3.272 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1000                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.776        ; -0.156     ; 3.894      ;
; -3.272 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0011                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.776        ; -0.156     ; 3.894      ;
; -3.272 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0100                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.776        ; -0.156     ; 3.894      ;
; -3.272 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0101                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.776        ; -0.156     ; 3.894      ;
; -3.271 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0010                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.776        ; -0.171     ; 3.878      ;
; -3.271 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0100                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.776        ; -0.171     ; 3.878      ;
; -3.271 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0101                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.776        ; -0.171     ; 3.878      ;
; -3.271 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0110                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.776        ; -0.171     ; 3.878      ;
; -3.271 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0111                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.776        ; -0.171     ; 3.878      ;
; -3.271 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.1000                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.776        ; -0.171     ; 3.878      ;
; -3.271 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.1001                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.776        ; -0.171     ; 3.878      ;
; -3.271 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.776        ; -0.169     ; 3.880      ;
; -3.271 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.776        ; -0.169     ; 3.880      ;
; -3.271 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.776        ; -0.169     ; 3.880      ;
; -3.271 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.776        ; -0.169     ; 3.880      ;
; -3.271 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.776        ; -0.169     ; 3.880      ;
; -3.271 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.776        ; -0.169     ; 3.880      ;
; -3.271 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.776        ; -0.169     ; 3.880      ;
; -3.271 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[2]               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.776        ; -0.169     ; 3.880      ;
; -3.271 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1]               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.776        ; -0.169     ; 3.880      ;
; -3.271 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[0]               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.776        ; -0.169     ; 3.880      ;
; -3.271 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.776        ; -0.169     ; 3.880      ;
; -3.271 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.776        ; -0.169     ; 3.880      ;
; -3.271 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.776        ; -0.169     ; 3.880      ;
; -3.271 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|rdptr_g[0]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.776        ; -0.169     ; 3.880      ;
; -3.271 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[0]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.776        ; -0.162     ; 3.887      ;
; -3.271 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[1]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.776        ; -0.162     ; 3.887      ;
; -3.271 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[4]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.776        ; -0.164     ; 3.885      ;
; -3.271 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[13]                                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.776        ; -0.180     ; 3.869      ;
; -3.271 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[15]                                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.776        ; -0.180     ; 3.869      ;
; -3.117 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.776        ; -0.154     ; 3.741      ;
; -3.099 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[2]              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.776        ; -0.155     ; 3.722      ;
; -3.099 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[0]              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.776        ; -0.155     ; 3.722      ;
; -3.099 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.776        ; -0.155     ; 3.722      ;
; -3.099 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.776        ; -0.155     ; 3.722      ;
; -3.099 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|wrptr_g[0]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.776        ; -0.155     ; 3.722      ;
; -3.099 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|wrptr_g[1]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.776        ; -0.155     ; 3.722      ;
; -3.099 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|wrptr_g[2]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.776        ; -0.155     ; 3.722      ;
; -3.099 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|wrptr_g[9]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.776        ; -0.155     ; 3.722      ;
; -3.099 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|wrptr_g[8]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.776        ; -0.155     ; 3.722      ;
; -3.077 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.776        ; -0.155     ; 3.700      ;
; -3.077 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.776        ; -0.155     ; 3.700      ;
; -3.077 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|delayed_wrptr_g[0]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.776        ; -0.155     ; 3.700      ;
; -3.077 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|delayed_wrptr_g[3]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.776        ; -0.155     ; 3.700      ;
; -3.077 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|delayed_wrptr_g[1]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.776        ; -0.155     ; 3.700      ;
; -3.077 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|delayed_wrptr_g[2]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.776        ; -0.155     ; 3.700      ;
; -3.077 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|delayed_wrptr_g[4]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.776        ; -0.155     ; 3.700      ;
; -3.077 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[7]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.776        ; -0.155     ; 3.700      ;
; -3.054 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|delayed_wrptr_g[5]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.776        ; -0.155     ; 3.677      ;
; -3.054 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|delayed_wrptr_g[8]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.776        ; -0.155     ; 3.677      ;
; -3.054 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|delayed_wrptr_g[6]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.776        ; -0.155     ; 3.677      ;
; -3.054 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|delayed_wrptr_g[9]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.776        ; -0.155     ; 3.677      ;
; -3.054 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|delayed_wrptr_g[7]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.776        ; -0.155     ; 3.677      ;
; -3.054 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.776        ; -0.155     ; 3.677      ;
; -2.916 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[0]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.776        ; -0.156     ; 3.538      ;
; -2.916 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[1]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.776        ; -0.156     ; 3.538      ;
; -2.916 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[4]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.776        ; -0.156     ; 3.538      ;
; -2.897 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[0]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.776        ; -0.156     ; 3.519      ;
; -2.897 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[1]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.776        ; -0.156     ; 3.519      ;
; -2.897 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[2]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.776        ; -0.156     ; 3.519      ;
; -2.897 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[5]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.776        ; -0.156     ; 3.519      ;
; -2.897 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[7]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.776        ; -0.156     ; 3.519      ;
; -2.897 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[8]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.776        ; -0.156     ; 3.519      ;
; -2.861 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_addr_r[6]                                                                                              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.776        ; 0.244      ; 3.883      ;
; -2.861 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_addr_r[7]                                                                                              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.776        ; 0.244      ; 3.883      ;
; -2.861 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_addr_r[10]                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.776        ; 0.244      ; 3.883      ;
; -2.860 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|rdptr_g[1]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.776        ; 0.250      ; 3.888      ;
; -2.860 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|rdptr_g[4]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.776        ; 0.250      ; 3.888      ;
; -2.860 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|rdptr_g[3]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.776        ; 0.250      ; 3.888      ;
+--------+--------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                                                                                                                                                                                                             ;
+--------+--------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                            ; To Node                                                                                                                                                                                                                   ; Launch Clock                                                          ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; -2.541 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|counter[0]                                                                                                                                                     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 1.544        ; -0.208     ; 3.879      ;
; -2.541 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|counter[1]                                                                                                                                                     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 1.544        ; -0.208     ; 3.879      ;
; -2.541 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|counter[2]                                                                                                                                                     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 1.544        ; -0.208     ; 3.879      ;
; -2.541 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|counter[3]                                                                                                                                                     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 1.544        ; -0.208     ; 3.879      ;
; -2.541 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|counter[4]                                                                                                                                                     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 1.544        ; -0.208     ; 3.879      ;
; -2.541 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|counter[5]                                                                                                                                                     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 1.544        ; -0.208     ; 3.879      ;
; -2.541 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|counter[6]                                                                                                                                                     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 1.544        ; -0.208     ; 3.879      ;
; -2.541 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|counter[7]                                                                                                                                                     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 1.544        ; -0.208     ; 3.879      ;
; -2.541 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|counter[8]                                                                                                                                                     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 1.544        ; -0.208     ; 3.879      ;
; -2.541 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|counter[9]                                                                                                                                                     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 1.544        ; -0.208     ; 3.879      ;
; -2.541 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|reset                                                                                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 1.544        ; -0.208     ; 3.879      ;
; -0.977 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 3.080        ; -0.171     ; 3.888      ;
; -0.977 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 3.080        ; -0.171     ; 3.888      ;
; -0.977 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 3.080        ; -0.171     ; 3.888      ;
; -0.977 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 3.080        ; -0.171     ; 3.888      ;
; -0.977 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|wrptr_g[0]                                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 3.080        ; -0.171     ; 3.888      ;
; -0.977 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|wrptr_g[3]                                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 3.080        ; -0.171     ; 3.888      ;
; -0.977 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|wrptr_g[6]                                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 3.080        ; -0.171     ; 3.888      ;
; -0.977 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|wrfull_eq_comp_lsb_mux_reg                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 3.080        ; -0.171     ; 3.888      ;
; -0.977 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|wrfull_eq_comp_msb_mux_reg                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 3.080        ; -0.171     ; 3.888      ;
; -0.977 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|wrptr_g[1]                                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 3.080        ; -0.171     ; 3.888      ;
; -0.976 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 3.080        ; -0.165     ; 3.893      ;
; -0.976 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 3.080        ; -0.165     ; 3.893      ;
; -0.976 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 3.080        ; -0.165     ; 3.893      ;
; -0.976 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|wrptr_g[4]                                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 3.080        ; -0.165     ; 3.893      ;
; -0.976 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|wrptr_g[2]                                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 3.080        ; -0.165     ; 3.893      ;
; -0.976 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|delayed_wrptr_g[5]                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 3.080        ; -0.173     ; 3.885      ;
; -0.976 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|delayed_wrptr_g[8]                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 3.080        ; -0.173     ; 3.885      ;
; -0.976 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|delayed_wrptr_g[6]                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 3.080        ; -0.173     ; 3.885      ;
; -0.976 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|delayed_wrptr_g[7]                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 3.080        ; -0.173     ; 3.885      ;
; -0.976 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|delayed_wrptr_g[9]                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 3.080        ; -0.173     ; 3.885      ;
; -0.570 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 3.080        ; 0.241      ; 3.893      ;
; -0.570 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 3.080        ; 0.241      ; 3.893      ;
; -0.570 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 3.080        ; 0.241      ; 3.893      ;
; -0.570 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 3.080        ; 0.241      ; 3.893      ;
; -0.570 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 3.080        ; 0.241      ; 3.893      ;
; -0.570 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 3.080        ; 0.241      ; 3.893      ;
; -0.570 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 3.080        ; 0.241      ; 3.893      ;
; -0.566 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|wrptr_g[5]                                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 3.080        ; 0.239      ; 3.887      ;
; -0.566 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|wrptr_g[8]                                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 3.080        ; 0.239      ; 3.887      ;
; -0.566 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|wrptr_g[7]                                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 3.080        ; 0.239      ; 3.887      ;
; -0.566 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|wrptr_g[9]                                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 3.080        ; 0.239      ; 3.887      ;
; -0.565 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|delayed_wrptr_g[2]                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 3.080        ; 0.246      ; 3.893      ;
; -0.565 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|delayed_wrptr_g[4]                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 3.080        ; 0.246      ; 3.893      ;
; -0.565 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|delayed_wrptr_g[0]                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 3.080        ; 0.246      ; 3.893      ;
; -0.565 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|delayed_wrptr_g[3]                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 3.080        ; 0.246      ; 3.893      ;
; -0.565 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|delayed_wrptr_g[1]                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 3.080        ; 0.246      ; 3.893      ;
+--------+--------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4]'                                                                                                                                                                                                           ;
+--------+--------------------------------------+-------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                            ; To Node                                                                 ; Launch Clock                                                          ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------+-------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; -2.516 ; system_ctrl:u_system_ctrl|delay_done ; smg_interface_demo:u4|demo_control_module:U1|rNumber[16]                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 1.544        ; -0.166     ; 3.896      ;
; -2.516 ; system_ctrl:u_system_ctrl|delay_done ; smg_interface_demo:u4|demo_control_module:U1|rNumber[4]                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 1.544        ; -0.166     ; 3.896      ;
; -2.516 ; system_ctrl:u_system_ctrl|delay_done ; smg_interface_demo:u4|demo_control_module:U1|rNumber[18]                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 1.544        ; -0.165     ; 3.897      ;
; -2.516 ; system_ctrl:u_system_ctrl|delay_done ; smg_interface_demo:u4|demo_control_module:U1|rNumber[6]                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 1.544        ; -0.166     ; 3.896      ;
; -2.516 ; system_ctrl:u_system_ctrl|delay_done ; smg_interface_demo:u4|demo_control_module:U1|rNumber[7]                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 1.544        ; -0.166     ; 3.896      ;
; -2.516 ; system_ctrl:u_system_ctrl|delay_done ; smg_interface_demo:u4|demo_control_module:U1|rNumber[5]                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 1.544        ; -0.166     ; 3.896      ;
; -2.515 ; system_ctrl:u_system_ctrl|delay_done ; smg_interface_demo:u4|demo_control_module:U1|rNum[13]                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 1.544        ; -0.164     ; 3.897      ;
; -2.515 ; system_ctrl:u_system_ctrl|delay_done ; smg_interface_demo:u4|demo_control_module:U1|rNum[14]                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 1.544        ; -0.164     ; 3.897      ;
; -2.515 ; system_ctrl:u_system_ctrl|delay_done ; smg_interface_demo:u4|demo_control_module:U1|rNum[12]                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 1.544        ; -0.164     ; 3.897      ;
; -2.515 ; system_ctrl:u_system_ctrl|delay_done ; smg_interface_demo:u4|demo_control_module:U1|rNumber[12]                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 1.544        ; -0.164     ; 3.897      ;
; -2.515 ; system_ctrl:u_system_ctrl|delay_done ; smg_interface_demo:u4|smg_interface:U2|smg_control_module:U1|rNumber[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 1.544        ; -0.167     ; 3.894      ;
; -2.515 ; system_ctrl:u_system_ctrl|delay_done ; smg_interface_demo:u4|demo_control_module:U1|rNumber[14]                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 1.544        ; -0.164     ; 3.897      ;
; -2.515 ; system_ctrl:u_system_ctrl|delay_done ; smg_interface_demo:u4|smg_interface:U2|smg_control_module:U1|rNumber[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 1.544        ; -0.167     ; 3.894      ;
; -2.515 ; system_ctrl:u_system_ctrl|delay_done ; smg_interface_demo:u4|demo_control_module:U1|rNumber[15]                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 1.544        ; -0.164     ; 3.897      ;
; -2.515 ; system_ctrl:u_system_ctrl|delay_done ; smg_interface_demo:u4|demo_control_module:U1|rNumber[19]                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 1.544        ; -0.164     ; 3.897      ;
; -2.515 ; system_ctrl:u_system_ctrl|delay_done ; smg_interface_demo:u4|smg_interface:U2|smg_control_module:U1|rNumber[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 1.544        ; -0.167     ; 3.894      ;
; -2.515 ; system_ctrl:u_system_ctrl|delay_done ; smg_interface_demo:u4|demo_control_module:U1|rNumber[17]                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 1.544        ; -0.164     ; 3.897      ;
; -2.515 ; system_ctrl:u_system_ctrl|delay_done ; smg_interface_demo:u4|demo_control_module:U1|rNumber[13]                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 1.544        ; -0.164     ; 3.897      ;
; -2.515 ; system_ctrl:u_system_ctrl|delay_done ; smg_interface_demo:u4|smg_interface:U2|smg_control_module:U1|rNumber[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 1.544        ; -0.167     ; 3.894      ;
; -2.515 ; system_ctrl:u_system_ctrl|delay_done ; key_test:u6|temp_value[1]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 1.544        ; -0.157     ; 3.904      ;
; -2.515 ; system_ctrl:u_system_ctrl|delay_done ; key_test:u6|temp_value[2]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 1.544        ; -0.157     ; 3.904      ;
; -2.515 ; system_ctrl:u_system_ctrl|delay_done ; key_test:u6|temp_value[0]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 1.544        ; -0.157     ; 3.904      ;
; -2.515 ; system_ctrl:u_system_ctrl|delay_done ; smg_interface_demo:u4|smg_interface:U2|smg_encode_module:U2|rSMG[0]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 1.544        ; -0.167     ; 3.894      ;
; -2.515 ; system_ctrl:u_system_ctrl|delay_done ; smg_interface_demo:u4|smg_interface:U2|smg_encode_module:U2|rSMG[1]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 1.544        ; -0.167     ; 3.894      ;
; -2.515 ; system_ctrl:u_system_ctrl|delay_done ; smg_interface_demo:u4|smg_interface:U2|smg_encode_module:U2|rSMG[2]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 1.544        ; -0.167     ; 3.894      ;
; -2.515 ; system_ctrl:u_system_ctrl|delay_done ; smg_interface_demo:u4|smg_interface:U2|smg_encode_module:U2|rSMG[3]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 1.544        ; -0.167     ; 3.894      ;
; -2.515 ; system_ctrl:u_system_ctrl|delay_done ; smg_interface_demo:u4|smg_interface:U2|smg_encode_module:U2|rSMG[4]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 1.544        ; -0.167     ; 3.894      ;
; -2.515 ; system_ctrl:u_system_ctrl|delay_done ; smg_interface_demo:u4|smg_interface:U2|smg_encode_module:U2|rSMG[5]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 1.544        ; -0.167     ; 3.894      ;
; -2.515 ; system_ctrl:u_system_ctrl|delay_done ; smg_interface_demo:u4|smg_interface:U2|smg_encode_module:U2|rSMG[6]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 1.544        ; -0.167     ; 3.894      ;
; -2.505 ; system_ctrl:u_system_ctrl|delay_done ; rtc_test:u1|rtc_time:U2|ds1302_module:U1|i2c_com:U2|rRST                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 1.544        ; -0.149     ; 3.902      ;
; -2.504 ; system_ctrl:u_system_ctrl|delay_done ; sos_generator_module:u5|sos_module:U2|isCount                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 1.544        ; -0.169     ; 3.881      ;
; -2.504 ; system_ctrl:u_system_ctrl|delay_done ; sos_generator_module:u5|control_module:U1|Count1[9]                     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 1.544        ; -0.135     ; 3.915      ;
; -2.504 ; system_ctrl:u_system_ctrl|delay_done ; rtc_test:u1|rtc_time:U2|isStart[0]                                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 1.544        ; -0.167     ; 3.883      ;
; -2.504 ; system_ctrl:u_system_ctrl|delay_done ; rtc_test:u1|rtc_time:U2|isStart[6]                                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 1.544        ; -0.167     ; 3.883      ;
; -2.504 ; system_ctrl:u_system_ctrl|delay_done ; rtc_test:u1|rtc_time:U2|isStart[7]                                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 1.544        ; -0.167     ; 3.883      ;
; -2.504 ; system_ctrl:u_system_ctrl|delay_done ; rtc_test:u1|rtc_time:U2|isStart[4]                                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 1.544        ; -0.167     ; 3.883      ;
; -2.504 ; system_ctrl:u_system_ctrl|delay_done ; rtc_test:u1|rtc_time:U2|isStart[5]                                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 1.544        ; -0.167     ; 3.883      ;
; -2.504 ; system_ctrl:u_system_ctrl|delay_done ; rtc_test:u1|rtc_time:U2|isStart[1]                                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 1.544        ; -0.167     ; 3.883      ;
; -2.504 ; system_ctrl:u_system_ctrl|delay_done ; smg_interface_demo:u4|demo_control_module:U1|rNum[16]                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 1.544        ; -0.155     ; 3.895      ;
; -2.504 ; system_ctrl:u_system_ctrl|delay_done ; smg_interface_demo:u4|demo_control_module:U1|rNum[17]                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 1.544        ; -0.155     ; 3.895      ;
; -2.504 ; system_ctrl:u_system_ctrl|delay_done ; smg_interface_demo:u4|demo_control_module:U1|rNum[18]                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 1.544        ; -0.155     ; 3.895      ;
; -2.504 ; system_ctrl:u_system_ctrl|delay_done ; rtc_test:u1|rtc_time:U2|ds1302_module:U1|cmd_control:U1|rData[1]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 1.544        ; -0.161     ; 3.889      ;
; -2.504 ; system_ctrl:u_system_ctrl|delay_done ; rtc_test:u1|rtc_time:U2|ds1302_module:U1|i2c_com:U2|rData[1]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 1.544        ; -0.162     ; 3.888      ;
; -2.504 ; system_ctrl:u_system_ctrl|delay_done ; rtc_test:u1|rtc_time:U2|ds1302_module:U1|cmd_control:U1|rData[4]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 1.544        ; -0.161     ; 3.889      ;
; -2.504 ; system_ctrl:u_system_ctrl|delay_done ; rtc_test:u1|rtc_time:U2|ds1302_module:U1|cmd_control:U1|rRead[4]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 1.544        ; -0.161     ; 3.889      ;
; -2.504 ; system_ctrl:u_system_ctrl|delay_done ; rtc_test:u1|rtc_time:U2|ds1302_module:U1|cmd_control:U1|rData[5]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 1.544        ; -0.161     ; 3.889      ;
; -2.504 ; system_ctrl:u_system_ctrl|delay_done ; led_test:u2|led[0]                                                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 1.544        ; -0.165     ; 3.885      ;
; -2.504 ; system_ctrl:u_system_ctrl|delay_done ; led_test:u2|led[1]                                                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 1.544        ; -0.165     ; 3.885      ;
; -2.504 ; system_ctrl:u_system_ctrl|delay_done ; led_test:u2|led[2]                                                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 1.544        ; -0.165     ; 3.885      ;
; -2.504 ; system_ctrl:u_system_ctrl|delay_done ; led_test:u2|led[3]                                                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 1.544        ; -0.165     ; 3.885      ;
; -2.503 ; system_ctrl:u_system_ctrl|delay_done ; smg_interface_demo:u4|smg_interface:U2|smg_scan_module:U3|rScan[4]      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 1.544        ; -0.171     ; 3.878      ;
; -2.503 ; system_ctrl:u_system_ctrl|delay_done ; sos_generator_module:u5|sos_module:U2|Count1[13]                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 1.544        ; -0.158     ; 3.891      ;
; -2.503 ; system_ctrl:u_system_ctrl|delay_done ; smg_interface_demo:u4|demo_control_module:U1|rNum[22]                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 1.544        ; -0.164     ; 3.885      ;
; -2.503 ; system_ctrl:u_system_ctrl|delay_done ; smg_interface_demo:u4|demo_control_module:U1|rNum[23]                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 1.544        ; -0.164     ; 3.885      ;
; -2.503 ; system_ctrl:u_system_ctrl|delay_done ; smg_interface_demo:u4|demo_control_module:U1|rNum[21]                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 1.544        ; -0.164     ; 3.885      ;
; -2.503 ; system_ctrl:u_system_ctrl|delay_done ; smg_interface_demo:u4|demo_control_module:U1|rNumber[20]                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 1.544        ; -0.165     ; 3.884      ;
; -2.503 ; system_ctrl:u_system_ctrl|delay_done ; smg_interface_demo:u4|demo_control_module:U1|rNumber[8]                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 1.544        ; -0.165     ; 3.884      ;
; -2.503 ; system_ctrl:u_system_ctrl|delay_done ; smg_interface_demo:u4|demo_control_module:U1|rNumber[10]                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 1.544        ; -0.165     ; 3.884      ;
; -2.503 ; system_ctrl:u_system_ctrl|delay_done ; smg_interface_demo:u4|demo_control_module:U1|rNumber[22]                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 1.544        ; -0.165     ; 3.884      ;
; -2.503 ; system_ctrl:u_system_ctrl|delay_done ; smg_interface_demo:u4|demo_control_module:U1|rNumber[23]                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 1.544        ; -0.165     ; 3.884      ;
; -2.503 ; system_ctrl:u_system_ctrl|delay_done ; smg_interface_demo:u4|demo_control_module:U1|rNumber[11]                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 1.544        ; -0.165     ; 3.884      ;
; -2.503 ; system_ctrl:u_system_ctrl|delay_done ; smg_interface_demo:u4|demo_control_module:U1|rNumber[21]                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 1.544        ; -0.165     ; 3.884      ;
; -2.503 ; system_ctrl:u_system_ctrl|delay_done ; smg_interface_demo:u4|demo_control_module:U1|rNumber[9]                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 1.544        ; -0.165     ; 3.884      ;
; -2.503 ; system_ctrl:u_system_ctrl|delay_done ; rtc_test:u1|rtc_time:U2|ds1302_module:U1|i2c_com:U2|rData[6]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 1.544        ; -0.160     ; 3.889      ;
; -2.503 ; system_ctrl:u_system_ctrl|delay_done ; rtc_test:u1|rtc_time:U2|ds1302_module:U1|i2c_com:U2|rSCLK               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 1.544        ; -0.160     ; 3.889      ;
; -2.503 ; system_ctrl:u_system_ctrl|delay_done ; smg_interface_demo:u4|smg_interface:U2|smg_scan_module:U3|rScan[0]      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 1.544        ; -0.171     ; 3.878      ;
; -2.503 ; system_ctrl:u_system_ctrl|delay_done ; smg_interface_demo:u4|smg_interface:U2|smg_scan_module:U3|rScan[1]      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 1.544        ; -0.171     ; 3.878      ;
; -2.503 ; system_ctrl:u_system_ctrl|delay_done ; smg_interface_demo:u4|smg_interface:U2|smg_scan_module:U3|rScan[2]      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 1.544        ; -0.171     ; 3.878      ;
; -2.503 ; system_ctrl:u_system_ctrl|delay_done ; smg_interface_demo:u4|smg_interface:U2|smg_scan_module:U3|rScan[3]      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 1.544        ; -0.171     ; 3.878      ;
; -2.503 ; system_ctrl:u_system_ctrl|delay_done ; smg_interface_demo:u4|smg_interface:U2|smg_scan_module:U3|rScan[5]      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 1.544        ; -0.171     ; 3.878      ;
; -2.492 ; system_ctrl:u_system_ctrl|delay_done ; smg_interface_demo:u4|demo_control_module:U1|rNumber[0]                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 1.544        ; -0.154     ; 3.884      ;
; -2.492 ; system_ctrl:u_system_ctrl|delay_done ; smg_interface_demo:u4|demo_control_module:U1|rNumber[2]                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 1.544        ; -0.154     ; 3.884      ;
; -2.492 ; system_ctrl:u_system_ctrl|delay_done ; smg_interface_demo:u4|demo_control_module:U1|rNumber[3]                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 1.544        ; -0.154     ; 3.884      ;
; -2.492 ; system_ctrl:u_system_ctrl|delay_done ; smg_interface_demo:u4|demo_control_module:U1|rNumber[1]                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 1.544        ; -0.154     ; 3.884      ;
; -2.112 ; system_ctrl:u_system_ctrl|delay_done ; smg_interface_demo:u4|demo_control_module:U1|rNum[15]                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 1.544        ; 0.238      ; 3.896      ;
; -2.111 ; system_ctrl:u_system_ctrl|delay_done ; smg_interface_demo:u4|demo_control_module:U1|i[3]                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 1.544        ; 0.240      ; 3.897      ;
; -2.111 ; system_ctrl:u_system_ctrl|delay_done ; smg_interface_demo:u4|demo_control_module:U1|i[2]                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 1.544        ; 0.240      ; 3.897      ;
; -2.111 ; system_ctrl:u_system_ctrl|delay_done ; smg_interface_demo:u4|demo_control_module:U1|rNum[4]                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 1.544        ; 0.239      ; 3.896      ;
; -2.111 ; system_ctrl:u_system_ctrl|delay_done ; smg_interface_demo:u4|demo_control_module:U1|rNum[5]                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 1.544        ; 0.239      ; 3.896      ;
; -2.111 ; system_ctrl:u_system_ctrl|delay_done ; smg_interface_demo:u4|demo_control_module:U1|rNum[6]                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 1.544        ; 0.239      ; 3.896      ;
; -2.111 ; system_ctrl:u_system_ctrl|delay_done ; smg_interface_demo:u4|demo_control_module:U1|rNum[7]                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 1.544        ; 0.239      ; 3.896      ;
; -2.103 ; system_ctrl:u_system_ctrl|delay_done ; smg_interface_demo:u4|smg_interface:U2|smg_control_module:U1|i[0]       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 1.544        ; 0.229      ; 3.878      ;
; -2.103 ; system_ctrl:u_system_ctrl|delay_done ; smg_interface_demo:u4|smg_interface:U2|smg_control_module:U1|i[2]       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 1.544        ; 0.229      ; 3.878      ;
; -2.103 ; system_ctrl:u_system_ctrl|delay_done ; smg_interface_demo:u4|smg_interface:U2|smg_control_module:U1|i[1]       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 1.544        ; 0.229      ; 3.878      ;
; -2.101 ; system_ctrl:u_system_ctrl|delay_done ; rtc_test:u1|rtc_time:U2|ds1302_module:U1|cmd_control:U1|rAddr[7]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 1.544        ; 0.252      ; 3.899      ;
; -2.100 ; system_ctrl:u_system_ctrl|delay_done ; rtc_test:u1|rtc_time:U2|ds1302_module:U1|cmd_control:U1|rAddr[3]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 1.544        ; 0.252      ; 3.898      ;
; -2.098 ; system_ctrl:u_system_ctrl|delay_done ; rtc_test:u1|rtc_time:U2|isStart[2]                                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 1.544        ; 0.239      ; 3.883      ;
; -2.098 ; system_ctrl:u_system_ctrl|delay_done ; rtc_test:u1|rtc_time:U2|i[1]                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 1.544        ; 0.239      ; 3.883      ;
; -2.098 ; system_ctrl:u_system_ctrl|delay_done ; rtc_test:u1|rtc_time:U2|i[0]                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 1.544        ; 0.239      ; 3.883      ;
; -2.098 ; system_ctrl:u_system_ctrl|delay_done ; rtc_test:u1|rtc_time:U2|i[2]                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 1.544        ; 0.239      ; 3.883      ;
; -2.098 ; system_ctrl:u_system_ctrl|delay_done ; rtc_test:u1|rtc_time:U2|rData[5]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 1.544        ; 0.239      ; 3.883      ;
; -2.098 ; system_ctrl:u_system_ctrl|delay_done ; key_test:u6|key_scan[0]                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 1.544        ; 0.250      ; 3.894      ;
; -2.098 ; system_ctrl:u_system_ctrl|delay_done ; key_test:u6|key_scan[1]                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 1.544        ; 0.250      ; 3.894      ;
; -2.098 ; system_ctrl:u_system_ctrl|delay_done ; key_test:u6|key_scan[2]                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 1.544        ; 0.250      ; 3.894      ;
; -2.097 ; system_ctrl:u_system_ctrl|delay_done ; led_test:u2|timer[17]                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 1.544        ; 0.242      ; 3.885      ;
; -2.097 ; system_ctrl:u_system_ctrl|delay_done ; led_test:u2|timer[22]                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 1.544        ; 0.242      ; 3.885      ;
; -2.097 ; system_ctrl:u_system_ctrl|delay_done ; led_test:u2|timer[25]                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 1.544        ; 0.242      ; 3.885      ;
; -2.093 ; system_ctrl:u_system_ctrl|delay_done ; rtc_test:u1|rtc_time:U2|ds1302_module:U1|cmd_control:U1|rRead[2]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 1.544        ; 0.257      ; 3.896      ;
; -2.093 ; system_ctrl:u_system_ctrl|delay_done ; rtc_test:u1|rtc_time:U2|ds1302_module:U1|cmd_control:U1|rRead[3]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 1.544        ; 0.257      ; 3.896      ;
; -2.093 ; system_ctrl:u_system_ctrl|delay_done ; rtc_test:u1|rtc_time:U2|ds1302_module:U1|cmd_control:U1|rRead[0]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 1.544        ; 0.257      ; 3.896      ;
+--------+--------------------------------------+-------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+--------+------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                              ; To Node                                                                                                                                                                                                                                ; Launch Clock                                                          ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; -2.488 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|q_b[15]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; 0.130      ; 2.926      ;
; -2.488 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|q_b[14]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; 0.130      ; 2.926      ;
; -2.488 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|q_b[13]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; 0.130      ; 2.926      ;
; -2.488 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|q_b[12]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; 0.130      ; 2.926      ;
; -2.488 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|q_b[11]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; 0.130      ; 2.926      ;
; -2.488 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|q_b[10]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; 0.130      ; 2.926      ;
; -2.488 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|q_b[9]                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; 0.130      ; 2.926      ;
; -2.488 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|q_b[8]                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; 0.130      ; 2.926      ;
; -2.488 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|q_b[7]                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; 0.130      ; 2.926      ;
; -2.488 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|q_b[6]                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; 0.130      ; 2.926      ;
; -2.488 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|q_b[5]                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; 0.130      ; 2.926      ;
; -2.488 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|q_b[4]                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; 0.130      ; 2.926      ;
; -2.488 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|q_b[3]                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; 0.130      ; 2.926      ;
; -2.488 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|q_b[2]                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; 0.130      ; 2.926      ;
; -2.488 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|q_b[1]                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; 0.130      ; 2.926      ;
; -2.488 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|q_b[0]                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; 0.130      ; 2.926      ;
; -2.432 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|rdemp_eq_comp_msb_aeb                                     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -0.138     ; 2.680      ;
; -2.432 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -0.138     ; 2.680      ;
; -2.428 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|ram_block11a0~portb_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; 0.136      ; 2.987      ;
; -2.418 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|rdptr_g[3]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -0.138     ; 2.666      ;
; -2.418 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|rdptr_g[0]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -0.138     ; 2.666      ;
; -2.418 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|rdptr_g[1]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -0.138     ; 2.666      ;
; -2.418 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|rdptr_g[2]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -0.138     ; 2.666      ;
; -2.418 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|rdptr_g[4]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -0.138     ; 2.666      ;
; -2.380 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|rdptr_g[5]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -0.138     ; 2.628      ;
; -2.380 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|rdptr_g[9]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -0.138     ; 2.628      ;
; -2.380 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|rdptr_g[7]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -0.138     ; 2.628      ;
; -2.380 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|rdptr_g[6]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -0.138     ; 2.628      ;
; -2.380 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|rdptr_g[8]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -0.138     ; 2.628      ;
; -2.149 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -0.142     ; 2.393      ;
; -2.149 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -0.142     ; 2.393      ;
; -2.021 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -0.141     ; 2.266      ;
; -2.021 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -0.141     ; 2.266      ;
; -2.021 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -0.141     ; 2.266      ;
; -2.021 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -0.141     ; 2.266      ;
; -2.021 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -0.141     ; 2.266      ;
; -2.021 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -0.141     ; 2.266      ;
; -2.021 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -0.141     ; 2.266      ;
; -2.021 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[2]               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -0.141     ; 2.266      ;
; -2.021 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1]               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -0.141     ; 2.266      ;
; -2.021 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[0]               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -0.141     ; 2.266      ;
; -2.021 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -0.141     ; 2.266      ;
; -2.021 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -0.141     ; 2.266      ;
; 11.548 ; system_ctrl:u_system_ctrl|delay_done                                                                                   ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|q_b[15]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.200      ; 3.960      ;
; 11.548 ; system_ctrl:u_system_ctrl|delay_done                                                                                   ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|q_b[14]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.200      ; 3.960      ;
; 11.548 ; system_ctrl:u_system_ctrl|delay_done                                                                                   ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|q_b[13]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.200      ; 3.960      ;
; 11.548 ; system_ctrl:u_system_ctrl|delay_done                                                                                   ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|q_b[12]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.200      ; 3.960      ;
; 11.548 ; system_ctrl:u_system_ctrl|delay_done                                                                                   ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|q_b[11]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.200      ; 3.960      ;
; 11.548 ; system_ctrl:u_system_ctrl|delay_done                                                                                   ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|q_b[10]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.200      ; 3.960      ;
; 11.548 ; system_ctrl:u_system_ctrl|delay_done                                                                                   ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|q_b[9]                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.200      ; 3.960      ;
; 11.548 ; system_ctrl:u_system_ctrl|delay_done                                                                                   ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|q_b[8]                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.200      ; 3.960      ;
; 11.548 ; system_ctrl:u_system_ctrl|delay_done                                                                                   ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|q_b[7]                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.200      ; 3.960      ;
; 11.548 ; system_ctrl:u_system_ctrl|delay_done                                                                                   ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|q_b[6]                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.200      ; 3.960      ;
; 11.548 ; system_ctrl:u_system_ctrl|delay_done                                                                                   ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|q_b[5]                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.200      ; 3.960      ;
; 11.548 ; system_ctrl:u_system_ctrl|delay_done                                                                                   ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|q_b[4]                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.200      ; 3.960      ;
; 11.548 ; system_ctrl:u_system_ctrl|delay_done                                                                                   ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|q_b[3]                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.200      ; 3.960      ;
; 11.548 ; system_ctrl:u_system_ctrl|delay_done                                                                                   ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|q_b[2]                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.200      ; 3.960      ;
; 11.548 ; system_ctrl:u_system_ctrl|delay_done                                                                                   ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|q_b[1]                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.200      ; 3.960      ;
; 11.548 ; system_ctrl:u_system_ctrl|delay_done                                                                                   ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|q_b[0]                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.200      ; 3.960      ;
; 11.596 ; system_ctrl:u_system_ctrl|delay_done                                                                                   ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|rdemp_eq_comp_msb_aeb                                     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.068     ; 3.722      ;
; 11.596 ; system_ctrl:u_system_ctrl|delay_done                                                                                   ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.068     ; 3.722      ;
; 11.618 ; system_ctrl:u_system_ctrl|delay_done                                                                                   ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|rdptr_g[3]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.068     ; 3.700      ;
; 11.618 ; system_ctrl:u_system_ctrl|delay_done                                                                                   ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|rdptr_g[0]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.068     ; 3.700      ;
; 11.618 ; system_ctrl:u_system_ctrl|delay_done                                                                                   ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|rdptr_g[1]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.068     ; 3.700      ;
; 11.618 ; system_ctrl:u_system_ctrl|delay_done                                                                                   ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|rdptr_g[2]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.068     ; 3.700      ;
; 11.618 ; system_ctrl:u_system_ctrl|delay_done                                                                                   ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|rdptr_g[4]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.068     ; 3.700      ;
; 11.632 ; system_ctrl:u_system_ctrl|delay_done                                                                                   ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|ram_block11a0~portb_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.206      ; 3.997      ;
; 11.641 ; system_ctrl:u_system_ctrl|delay_done                                                                                   ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|rdptr_g[5]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.068     ; 3.677      ;
; 11.641 ; system_ctrl:u_system_ctrl|delay_done                                                                                   ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|rdptr_g[9]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.068     ; 3.677      ;
; 11.641 ; system_ctrl:u_system_ctrl|delay_done                                                                                   ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|rdptr_g[7]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.068     ; 3.677      ;
; 11.641 ; system_ctrl:u_system_ctrl|delay_done                                                                                   ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|rdptr_g[6]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.068     ; 3.677      ;
; 11.641 ; system_ctrl:u_system_ctrl|delay_done                                                                                   ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|rdptr_g[8]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.068     ; 3.677      ;
; 11.840 ; system_ctrl:u_system_ctrl|delay_done                                                                                   ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.072     ; 3.474      ;
; 11.840 ; system_ctrl:u_system_ctrl|delay_done                                                                                   ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.072     ; 3.474      ;
; 11.942 ; system_ctrl:u_system_ctrl|delay_done                                                                                   ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.071     ; 3.373      ;
; 11.942 ; system_ctrl:u_system_ctrl|delay_done                                                                                   ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.071     ; 3.373      ;
; 11.942 ; system_ctrl:u_system_ctrl|delay_done                                                                                   ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.071     ; 3.373      ;
; 11.942 ; system_ctrl:u_system_ctrl|delay_done                                                                                   ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.071     ; 3.373      ;
; 11.942 ; system_ctrl:u_system_ctrl|delay_done                                                                                   ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.071     ; 3.373      ;
; 11.942 ; system_ctrl:u_system_ctrl|delay_done                                                                                   ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.071     ; 3.373      ;
; 11.942 ; system_ctrl:u_system_ctrl|delay_done                                                                                   ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.071     ; 3.373      ;
; 11.942 ; system_ctrl:u_system_ctrl|delay_done                                                                                   ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[2]               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.071     ; 3.373      ;
; 11.942 ; system_ctrl:u_system_ctrl|delay_done                                                                                   ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1]               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.071     ; 3.373      ;
; 11.942 ; system_ctrl:u_system_ctrl|delay_done                                                                                   ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[0]               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.071     ; 3.373      ;
; 11.942 ; system_ctrl:u_system_ctrl|delay_done                                                                                   ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.071     ; 3.373      ;
; 11.942 ; system_ctrl:u_system_ctrl|delay_done                                                                                   ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.071     ; 3.373      ;
+--------+------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                              ; To Node                                                                                                                                                                                                                                ; Launch Clock                                                          ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; 2.008 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.392       ; 0.177      ; 2.008      ;
; 2.008 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.392       ; 0.177      ; 2.008      ;
; 2.008 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.392       ; 0.177      ; 2.008      ;
; 2.008 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.392       ; 0.177      ; 2.008      ;
; 2.008 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.392       ; 0.177      ; 2.008      ;
; 2.008 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.392       ; 0.177      ; 2.008      ;
; 2.008 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.392       ; 0.177      ; 2.008      ;
; 2.008 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[2]               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.392       ; 0.177      ; 2.008      ;
; 2.008 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1]               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.392       ; 0.177      ; 2.008      ;
; 2.008 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[0]               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.392       ; 0.177      ; 2.008      ;
; 2.008 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.392       ; 0.177      ; 2.008      ;
; 2.008 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.392       ; 0.177      ; 2.008      ;
; 2.106 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.392       ; 0.176      ; 2.105      ;
; 2.106 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.392       ; 0.176      ; 2.105      ;
; 2.208 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|ram_block11a0~portb_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.392       ; 0.445      ; 2.511      ;
; 2.252 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|q_b[15]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.392       ; 0.438      ; 2.508      ;
; 2.252 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|q_b[14]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.392       ; 0.438      ; 2.508      ;
; 2.252 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|q_b[13]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.392       ; 0.438      ; 2.508      ;
; 2.252 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|q_b[12]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.392       ; 0.438      ; 2.508      ;
; 2.252 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|q_b[11]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.392       ; 0.438      ; 2.508      ;
; 2.252 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|q_b[10]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.392       ; 0.438      ; 2.508      ;
; 2.252 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|q_b[9]                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.392       ; 0.438      ; 2.508      ;
; 2.252 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|q_b[8]                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.392       ; 0.438      ; 2.508      ;
; 2.252 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|q_b[7]                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.392       ; 0.438      ; 2.508      ;
; 2.252 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|q_b[6]                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.392       ; 0.438      ; 2.508      ;
; 2.252 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|q_b[5]                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.392       ; 0.438      ; 2.508      ;
; 2.252 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|q_b[4]                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.392       ; 0.438      ; 2.508      ;
; 2.252 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|q_b[3]                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.392       ; 0.438      ; 2.508      ;
; 2.252 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|q_b[2]                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.392       ; 0.438      ; 2.508      ;
; 2.252 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|q_b[1]                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.392       ; 0.438      ; 2.508      ;
; 2.252 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|q_b[0]                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.392       ; 0.438      ; 2.508      ;
; 2.297 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|rdptr_g[5]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.392       ; 0.180      ; 2.300      ;
; 2.297 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|rdptr_g[9]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.392       ; 0.180      ; 2.300      ;
; 2.297 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|rdptr_g[7]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.392       ; 0.180      ; 2.300      ;
; 2.297 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|rdptr_g[6]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.392       ; 0.180      ; 2.300      ;
; 2.297 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|rdptr_g[8]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.392       ; 0.180      ; 2.300      ;
; 2.319 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|rdptr_g[3]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.392       ; 0.180      ; 2.322      ;
; 2.319 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|rdptr_g[0]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.392       ; 0.180      ; 2.322      ;
; 2.319 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|rdptr_g[1]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.392       ; 0.180      ; 2.322      ;
; 2.319 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|rdptr_g[2]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.392       ; 0.180      ; 2.322      ;
; 2.319 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|rdptr_g[4]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.392       ; 0.180      ; 2.322      ;
; 2.340 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|rdemp_eq_comp_msb_aeb                                     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.392       ; 0.180      ; 2.343      ;
; 2.340 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.392       ; 0.180      ; 2.343      ;
; 2.875 ; system_ctrl:u_system_ctrl|delay_done                                                                                   ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 3.145      ;
; 2.875 ; system_ctrl:u_system_ctrl|delay_done                                                                                   ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 3.145      ;
; 2.875 ; system_ctrl:u_system_ctrl|delay_done                                                                                   ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 3.145      ;
; 2.875 ; system_ctrl:u_system_ctrl|delay_done                                                                                   ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 3.145      ;
; 2.875 ; system_ctrl:u_system_ctrl|delay_done                                                                                   ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 3.145      ;
; 2.875 ; system_ctrl:u_system_ctrl|delay_done                                                                                   ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 3.145      ;
; 2.875 ; system_ctrl:u_system_ctrl|delay_done                                                                                   ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 3.145      ;
; 2.875 ; system_ctrl:u_system_ctrl|delay_done                                                                                   ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[2]               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 3.145      ;
; 2.875 ; system_ctrl:u_system_ctrl|delay_done                                                                                   ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1]               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 3.145      ;
; 2.875 ; system_ctrl:u_system_ctrl|delay_done                                                                                   ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[0]               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 3.145      ;
; 2.875 ; system_ctrl:u_system_ctrl|delay_done                                                                                   ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 3.145      ;
; 2.875 ; system_ctrl:u_system_ctrl|delay_done                                                                                   ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.075      ; 3.145      ;
; 2.998 ; system_ctrl:u_system_ctrl|delay_done                                                                                   ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 3.267      ;
; 2.998 ; system_ctrl:u_system_ctrl|delay_done                                                                                   ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 3.267      ;
; 3.168 ; system_ctrl:u_system_ctrl|delay_done                                                                                   ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|ram_block11a0~portb_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.343      ; 3.741      ;
; 3.175 ; system_ctrl:u_system_ctrl|delay_done                                                                                   ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|q_b[15]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.336      ; 3.701      ;
; 3.175 ; system_ctrl:u_system_ctrl|delay_done                                                                                   ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|q_b[14]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.336      ; 3.701      ;
; 3.175 ; system_ctrl:u_system_ctrl|delay_done                                                                                   ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|q_b[13]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.336      ; 3.701      ;
; 3.175 ; system_ctrl:u_system_ctrl|delay_done                                                                                   ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|q_b[12]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.336      ; 3.701      ;
; 3.175 ; system_ctrl:u_system_ctrl|delay_done                                                                                   ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|q_b[11]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.336      ; 3.701      ;
; 3.175 ; system_ctrl:u_system_ctrl|delay_done                                                                                   ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|q_b[10]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.336      ; 3.701      ;
; 3.175 ; system_ctrl:u_system_ctrl|delay_done                                                                                   ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|q_b[9]                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.336      ; 3.701      ;
; 3.175 ; system_ctrl:u_system_ctrl|delay_done                                                                                   ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|q_b[8]                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.336      ; 3.701      ;
; 3.175 ; system_ctrl:u_system_ctrl|delay_done                                                                                   ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|q_b[7]                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.336      ; 3.701      ;
; 3.175 ; system_ctrl:u_system_ctrl|delay_done                                                                                   ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|q_b[6]                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.336      ; 3.701      ;
; 3.175 ; system_ctrl:u_system_ctrl|delay_done                                                                                   ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|q_b[5]                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.336      ; 3.701      ;
; 3.175 ; system_ctrl:u_system_ctrl|delay_done                                                                                   ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|q_b[4]                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.336      ; 3.701      ;
; 3.175 ; system_ctrl:u_system_ctrl|delay_done                                                                                   ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|q_b[3]                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.336      ; 3.701      ;
; 3.175 ; system_ctrl:u_system_ctrl|delay_done                                                                                   ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|q_b[2]                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.336      ; 3.701      ;
; 3.175 ; system_ctrl:u_system_ctrl|delay_done                                                                                   ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|q_b[1]                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.336      ; 3.701      ;
; 3.175 ; system_ctrl:u_system_ctrl|delay_done                                                                                   ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|q_b[0]                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.336      ; 3.701      ;
; 3.220 ; system_ctrl:u_system_ctrl|delay_done                                                                                   ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|rdptr_g[5]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 3.493      ;
; 3.220 ; system_ctrl:u_system_ctrl|delay_done                                                                                   ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|rdptr_g[9]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 3.493      ;
; 3.220 ; system_ctrl:u_system_ctrl|delay_done                                                                                   ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|rdptr_g[7]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 3.493      ;
; 3.220 ; system_ctrl:u_system_ctrl|delay_done                                                                                   ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|rdptr_g[6]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 3.493      ;
; 3.220 ; system_ctrl:u_system_ctrl|delay_done                                                                                   ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|rdptr_g[8]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 3.493      ;
; 3.256 ; system_ctrl:u_system_ctrl|delay_done                                                                                   ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|rdptr_g[3]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 3.529      ;
; 3.256 ; system_ctrl:u_system_ctrl|delay_done                                                                                   ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|rdptr_g[0]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 3.529      ;
; 3.256 ; system_ctrl:u_system_ctrl|delay_done                                                                                   ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|rdptr_g[1]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 3.529      ;
; 3.256 ; system_ctrl:u_system_ctrl|delay_done                                                                                   ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|rdptr_g[2]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 3.529      ;
; 3.256 ; system_ctrl:u_system_ctrl|delay_done                                                                                   ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|rdptr_g[4]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 3.529      ;
; 3.270 ; system_ctrl:u_system_ctrl|delay_done                                                                                   ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|rdemp_eq_comp_msb_aeb                                     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 3.543      ;
; 3.270 ; system_ctrl:u_system_ctrl|delay_done                                                                                   ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 3.543      ;
+-------+------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+--------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                            ; To Node                                                                                                                                                                                                                                  ; Launch Clock                                                          ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; 2.370 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_ue9:dffpipe14|dffe15a[7] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.008        ; 0.670      ; 3.263      ;
; 2.370 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_ue9:dffpipe14|dffe15a[6] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.008        ; 0.670      ; 3.263      ;
; 2.370 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_ue9:dffpipe14|dffe15a[8] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.008        ; 0.670      ; 3.263      ;
; 2.370 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_ue9:dffpipe14|dffe15a[9] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.008        ; 0.670      ; 3.263      ;
; 2.370 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_ue9:dffpipe14|dffe15a[5] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.008        ; 0.670      ; 3.263      ;
; 2.370 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[3]                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.008        ; 0.670      ; 3.263      ;
; 2.370 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[3]                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.008        ; 0.670      ; 3.263      ;
; 2.370 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[6]                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.008        ; 0.670      ; 3.263      ;
; 2.370 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[6]                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.008        ; 0.670      ; 3.263      ;
; 2.370 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[8]                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.008        ; 0.670      ; 3.263      ;
; 2.408 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_ue9:dffpipe14|dffe15a[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.008        ; 0.669      ; 3.300      ;
; 2.408 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_ue9:dffpipe14|dffe15a[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.008        ; 0.669      ; 3.300      ;
; 2.408 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_ue9:dffpipe14|dffe15a[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.008        ; 0.669      ; 3.300      ;
; 2.408 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_ue9:dffpipe14|dffe15a[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.008        ; 0.669      ; 3.300      ;
; 2.408 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_ue9:dffpipe14|dffe15a[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.008        ; 0.669      ; 3.300      ;
; 2.408 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[2]                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.008        ; 0.669      ; 3.300      ;
; 2.683 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_addr_r[0]                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.008        ; 0.655      ; 3.561      ;
; 2.683 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_addr_r[1]                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.008        ; 0.655      ; 3.561      ;
; 2.683 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_addr_r[2]                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.008        ; 0.655      ; 3.561      ;
; 2.683 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_addr_r[4]                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.008        ; 0.655      ; 3.561      ;
; 2.683 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_addr_r[5]                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.008        ; 0.655      ; 3.561      ;
; 2.684 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_ba_r[0]                                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.008        ; 0.651      ; 3.558      ;
; 2.684 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_ba_r[1]                                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.008        ; 0.651      ; 3.558      ;
; 2.684 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_addr_r[3]                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.008        ; 0.651      ; 3.558      ;
; 2.684 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_addr_r[8]                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.008        ; 0.651      ; 3.558      ;
; 2.684 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_addr_r[9]                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.008        ; 0.651      ; 3.558      ;
; 2.684 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_addr_r[11]                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.008        ; 0.651      ; 3.558      ;
; 2.689 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rd_req                                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.008        ; 0.671      ; 3.583      ;
; 2.689 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1011                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.008        ; 0.671      ; 3.583      ;
; 2.689 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1010                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.008        ; 0.671      ; 3.583      ;
; 2.689 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|sdram_ref_req                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.008        ; 0.671      ; 3.583      ;
; 2.689 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wr_req                                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.008        ; 0.671      ; 3.583      ;
; 2.689 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0001                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.008        ; 0.671      ; 3.583      ;
; 2.689 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_din[8]                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.008        ; 0.654      ; 3.566      ;
; 2.691 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.008        ; 0.637      ; 3.551      ;
; 2.691 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.008        ; 0.637      ; 3.551      ;
; 2.692 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rd_ackr1                                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.008        ; 0.644      ; 3.559      ;
; 2.713 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[9]                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.008        ; 0.626      ; 3.562      ;
; 2.713 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[10]                                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.008        ; 0.626      ; 3.562      ;
; 2.713 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[11]                                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.008        ; 0.626      ; 3.562      ;
; 2.713 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[12]                                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.008        ; 0.626      ; 3.562      ;
; 2.713 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[13]                                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.008        ; 0.626      ; 3.562      ;
; 2.713 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[14]                                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.008        ; 0.626      ; 3.562      ;
; 2.713 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[15]                                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.008        ; 0.626      ; 3.562      ;
; 2.713 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[16]                                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.008        ; 0.626      ; 3.562      ;
; 2.713 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[17]                                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.008        ; 0.626      ; 3.562      ;
; 2.713 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[18]                                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.008        ; 0.626      ; 3.562      ;
; 2.713 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[19]                                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.008        ; 0.626      ; 3.562      ;
; 2.713 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[21]                                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.008        ; 0.626      ; 3.562      ;
; 2.713 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[20]                                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.008        ; 0.626      ; 3.562      ;
; 2.718 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_cmd_r[4]                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.008        ; 0.628      ; 3.569      ;
; 2.725 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.008        ; 0.630      ; 3.578      ;
; 2.725 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|alt_synch_pipe_0e8:rs_dgwp|dffpipe_te9:dffpipe12|dffe13a[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.008        ; 0.630      ; 3.578      ;
; 2.725 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|alt_synch_pipe_0e8:rs_dgwp|dffpipe_te9:dffpipe12|dffe13a[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.008        ; 0.630      ; 3.578      ;
; 2.725 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[0]                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.008        ; 0.630      ; 3.578      ;
; 2.725 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[1]                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.008        ; 0.630      ; 3.578      ;
; 2.725 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[2]                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.008        ; 0.630      ; 3.578      ;
; 2.725 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[4]                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.008        ; 0.630      ; 3.578      ;
; 2.725 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[5]                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.008        ; 0.630      ; 3.578      ;
; 2.725 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[8]                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.008        ; 0.609      ; 3.557      ;
; 2.725 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[9]                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.008        ; 0.609      ; 3.557      ;
; 2.725 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[10]                                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.008        ; 0.609      ; 3.557      ;
; 2.725 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[11]                                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.008        ; 0.609      ; 3.557      ;
; 2.725 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[12]                                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.008        ; 0.609      ; 3.557      ;
; 2.725 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[14]                                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.008        ; 0.609      ; 3.557      ;
; 2.725 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[16]                                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.008        ; 0.609      ; 3.557      ;
; 2.725 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[17]                                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.008        ; 0.609      ; 3.557      ;
; 2.725 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[18]                                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.008        ; 0.609      ; 3.557      ;
; 2.725 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[19]                                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.008        ; 0.609      ; 3.557      ;
; 2.725 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[21]                                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.008        ; 0.609      ; 3.557      ;
; 2.725 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[20]                                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.008        ; 0.609      ; 3.557      ;
; 2.725 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_din[0]                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.008        ; 0.615      ; 3.563      ;
; 2.725 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_din[1]                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.008        ; 0.615      ; 3.563      ;
; 2.725 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_din[2]                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.008        ; 0.615      ; 3.563      ;
; 2.725 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_din[3]                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.008        ; 0.615      ; 3.563      ;
; 2.725 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_din[4]                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.008        ; 0.615      ; 3.563      ;
; 2.725 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_din[5]                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.008        ; 0.615      ; 3.563      ;
; 2.725 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_din[6]                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.008        ; 0.615      ; 3.563      ;
; 2.725 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_din[7]                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.008        ; 0.615      ; 3.563      ;
; 2.725 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_din[9]                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.008        ; 0.615      ; 3.563      ;
; 2.725 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_din[10]                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.008        ; 0.615      ; 3.563      ;
; 2.725 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_din[11]                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.008        ; 0.615      ; 3.563      ;
; 2.725 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_din[12]                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.008        ; 0.615      ; 3.563      ;
; 2.725 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_din[13]                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.008        ; 0.615      ; 3.563      ;
; 2.725 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_din[14]                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.008        ; 0.615      ; 3.563      ;
; 2.725 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_din[15]                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.008        ; 0.615      ; 3.563      ;
; 2.726 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_cmd_r[0]                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.008        ; 0.623      ; 3.572      ;
; 2.726 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_cmd_r[1]                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.008        ; 0.623      ; 3.572      ;
; 2.726 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_cmd_r[2]                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.008        ; 0.623      ; 3.572      ;
; 2.727 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[0]                                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.008        ; 0.619      ; 3.569      ;
; 2.727 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[1]                                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.008        ; 0.619      ; 3.569      ;
; 2.727 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[0]                                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.008        ; 0.628      ; 3.578      ;
; 2.727 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[3]                                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.008        ; 0.619      ; 3.569      ;
; 2.727 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[4]                                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.008        ; 0.619      ; 3.569      ;
; 2.727 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[5]                                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.008        ; 0.619      ; 3.569      ;
; 2.727 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[6]                                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.008        ; 0.619      ; 3.569      ;
; 2.727 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[7]                                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.008        ; 0.619      ; 3.569      ;
; 2.727 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[8]                                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.008        ; 0.619      ; 3.569      ;
; 2.727 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1001                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.008        ; 0.620      ; 3.570      ;
; 2.727 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_15us[0]                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.008        ; 0.641      ; 3.591      ;
+-------+--------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4]'                                                                                                                                                                                                      ;
+-------+--------------------------------------+--------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                            ; To Node                                                            ; Launch Clock                                                          ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------+--------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; 2.674 ; system_ctrl:u_system_ctrl|delay_done ; smg_interface_demo:u4|demo_control_module:U1|C1[11]                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.008        ; 0.679      ; 3.576      ;
; 2.674 ; system_ctrl:u_system_ctrl|delay_done ; smg_interface_demo:u4|demo_control_module:U1|C1[14]                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.008        ; 0.679      ; 3.576      ;
; 2.674 ; system_ctrl:u_system_ctrl|delay_done ; smg_interface_demo:u4|demo_control_module:U1|C1[18]                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.008        ; 0.679      ; 3.576      ;
; 2.674 ; system_ctrl:u_system_ctrl|delay_done ; smg_interface_demo:u4|demo_control_module:U1|C1[19]                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.008        ; 0.679      ; 3.576      ;
; 2.674 ; system_ctrl:u_system_ctrl|delay_done ; smg_interface_demo:u4|demo_control_module:U1|C1[22]                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.008        ; 0.679      ; 3.576      ;
; 2.686 ; system_ctrl:u_system_ctrl|delay_done ; rtc_test:u1|rtc_time:U2|ds1302_module:U1|i2c_com:U2|Count1[0]      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.008        ; 0.668      ; 3.577      ;
; 2.686 ; system_ctrl:u_system_ctrl|delay_done ; rtc_test:u1|rtc_time:U2|ds1302_module:U1|i2c_com:U2|Count1[1]      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.008        ; 0.668      ; 3.577      ;
; 2.686 ; system_ctrl:u_system_ctrl|delay_done ; rtc_test:u1|rtc_time:U2|ds1302_module:U1|i2c_com:U2|Count1[2]      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.008        ; 0.668      ; 3.577      ;
; 2.686 ; system_ctrl:u_system_ctrl|delay_done ; rtc_test:u1|rtc_time:U2|ds1302_module:U1|i2c_com:U2|Count1[4]      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.008        ; 0.668      ; 3.577      ;
; 2.686 ; system_ctrl:u_system_ctrl|delay_done ; rtc_test:u1|rtc_time:U2|ds1302_module:U1|i2c_com:U2|Count1[3]      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.008        ; 0.668      ; 3.577      ;
; 2.690 ; system_ctrl:u_system_ctrl|delay_done ; smg_interface_demo:u4|demo_control_module:U1|rNum[20]              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.008        ; 0.659      ; 3.572      ;
; 2.715 ; system_ctrl:u_system_ctrl|delay_done ; smg_interface_demo:u4|demo_control_module:U1|C1[12]                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.008        ; 0.639      ; 3.577      ;
; 2.715 ; system_ctrl:u_system_ctrl|delay_done ; smg_interface_demo:u4|demo_control_module:U1|C1[13]                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.008        ; 0.639      ; 3.577      ;
; 2.715 ; system_ctrl:u_system_ctrl|delay_done ; smg_interface_demo:u4|demo_control_module:U1|C1[15]                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.008        ; 0.639      ; 3.577      ;
; 2.715 ; system_ctrl:u_system_ctrl|delay_done ; smg_interface_demo:u4|demo_control_module:U1|C1[16]                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.008        ; 0.639      ; 3.577      ;
; 2.715 ; system_ctrl:u_system_ctrl|delay_done ; smg_interface_demo:u4|demo_control_module:U1|C1[17]                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.008        ; 0.639      ; 3.577      ;
; 2.715 ; system_ctrl:u_system_ctrl|delay_done ; smg_interface_demo:u4|demo_control_module:U1|C1[20]                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.008        ; 0.639      ; 3.577      ;
; 2.715 ; system_ctrl:u_system_ctrl|delay_done ; smg_interface_demo:u4|demo_control_module:U1|C1[21]                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.008        ; 0.639      ; 3.577      ;
; 2.719 ; system_ctrl:u_system_ctrl|delay_done ; rtc_test:u1|rtc_time:U2|ds1302_module:U1|cmd_control:U1|isStart[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.008        ; 0.634      ; 3.576      ;
; 2.719 ; system_ctrl:u_system_ctrl|delay_done ; rtc_test:u1|rtc_time:U2|ds1302_module:U1|cmd_control:U1|i[1]       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.008        ; 0.634      ; 3.576      ;
; 2.719 ; system_ctrl:u_system_ctrl|delay_done ; rtc_test:u1|rtc_time:U2|ds1302_module:U1|cmd_control:U1|i[0]       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.008        ; 0.634      ; 3.576      ;
; 2.719 ; system_ctrl:u_system_ctrl|delay_done ; rtc_test:u1|rtc_time:U2|ds1302_module:U1|cmd_control:U1|isDone     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.008        ; 0.634      ; 3.576      ;
; 2.723 ; system_ctrl:u_system_ctrl|delay_done ; smg_interface_demo:u4|demo_control_module:U1|rNum[19]              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.008        ; 0.636      ; 3.582      ;
; 2.723 ; system_ctrl:u_system_ctrl|delay_done ; smg_interface_demo:u4|demo_control_module:U1|i[0]                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.008        ; 0.636      ; 3.582      ;
; 2.723 ; system_ctrl:u_system_ctrl|delay_done ; smg_interface_demo:u4|demo_control_module:U1|i[1]                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.008        ; 0.636      ; 3.582      ;
; 2.725 ; system_ctrl:u_system_ctrl|delay_done ; sos_generator_module:u5|control_module:U1|Count1[14]               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.008        ; 0.640      ; 3.588      ;
; 2.725 ; system_ctrl:u_system_ctrl|delay_done ; sos_generator_module:u5|control_module:U1|Count1[15]               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.008        ; 0.640      ; 3.588      ;
; 2.725 ; system_ctrl:u_system_ctrl|delay_done ; sos_generator_module:u5|control_module:U1|Count1[16]               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.008        ; 0.640      ; 3.588      ;
; 2.725 ; system_ctrl:u_system_ctrl|delay_done ; sos_generator_module:u5|control_module:U1|Count1[17]               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.008        ; 0.640      ; 3.588      ;
; 2.725 ; system_ctrl:u_system_ctrl|delay_done ; sos_generator_module:u5|control_module:U1|Count1[18]               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.008        ; 0.640      ; 3.588      ;
; 2.725 ; system_ctrl:u_system_ctrl|delay_done ; sos_generator_module:u5|control_module:U1|Count1[19]               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.008        ; 0.640      ; 3.588      ;
; 2.725 ; system_ctrl:u_system_ctrl|delay_done ; sos_generator_module:u5|control_module:U1|Count1[20]               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.008        ; 0.640      ; 3.588      ;
; 2.725 ; system_ctrl:u_system_ctrl|delay_done ; sos_generator_module:u5|control_module:U1|Count1[21]               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.008        ; 0.640      ; 3.588      ;
; 2.725 ; system_ctrl:u_system_ctrl|delay_done ; sos_generator_module:u5|control_module:U1|Count1[22]               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.008        ; 0.640      ; 3.588      ;
; 2.725 ; system_ctrl:u_system_ctrl|delay_done ; sos_generator_module:u5|control_module:U1|Count1[23]               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.008        ; 0.640      ; 3.588      ;
; 2.725 ; system_ctrl:u_system_ctrl|delay_done ; sos_generator_module:u5|control_module:U1|Count1[24]               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.008        ; 0.640      ; 3.588      ;
; 2.725 ; system_ctrl:u_system_ctrl|delay_done ; sos_generator_module:u5|control_module:U1|Count1[25]               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.008        ; 0.640      ; 3.588      ;
; 2.725 ; system_ctrl:u_system_ctrl|delay_done ; sos_generator_module:u5|control_module:U1|Count1[26]               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.008        ; 0.640      ; 3.588      ;
; 2.725 ; system_ctrl:u_system_ctrl|delay_done ; sos_generator_module:u5|control_module:U1|Count1[27]               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.008        ; 0.640      ; 3.588      ;
; 2.725 ; system_ctrl:u_system_ctrl|delay_done ; key_test:u6|count[10]                                              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.008        ; 0.632      ; 3.580      ;
; 2.725 ; system_ctrl:u_system_ctrl|delay_done ; key_test:u6|count[11]                                              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.008        ; 0.632      ; 3.580      ;
; 2.725 ; system_ctrl:u_system_ctrl|delay_done ; key_test:u6|count[12]                                              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.008        ; 0.632      ; 3.580      ;
; 2.725 ; system_ctrl:u_system_ctrl|delay_done ; key_test:u6|count[13]                                              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.008        ; 0.632      ; 3.580      ;
; 2.725 ; system_ctrl:u_system_ctrl|delay_done ; key_test:u6|count[14]                                              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.008        ; 0.632      ; 3.580      ;
; 2.725 ; system_ctrl:u_system_ctrl|delay_done ; key_test:u6|count[15]                                              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.008        ; 0.632      ; 3.580      ;
; 2.725 ; system_ctrl:u_system_ctrl|delay_done ; key_test:u6|count[19]                                              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.008        ; 0.632      ; 3.580      ;
; 2.726 ; system_ctrl:u_system_ctrl|delay_done ; led_test:u2|timer[9]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.008        ; 0.613      ; 3.562      ;
; 2.726 ; system_ctrl:u_system_ctrl|delay_done ; led_test:u2|timer[11]                                              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.008        ; 0.613      ; 3.562      ;
; 2.726 ; system_ctrl:u_system_ctrl|delay_done ; led_test:u2|timer[12]                                              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.008        ; 0.613      ; 3.562      ;
; 2.726 ; system_ctrl:u_system_ctrl|delay_done ; led_test:u2|timer[14]                                              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.008        ; 0.613      ; 3.562      ;
; 2.726 ; system_ctrl:u_system_ctrl|delay_done ; led_test:u2|timer[21]                                              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.008        ; 0.613      ; 3.562      ;
; 2.726 ; system_ctrl:u_system_ctrl|delay_done ; led_test:u2|timer[0]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.008        ; 0.613      ; 3.562      ;
; 2.726 ; system_ctrl:u_system_ctrl|delay_done ; key_test:u6|count[1]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.008        ; 0.632      ; 3.581      ;
; 2.726 ; system_ctrl:u_system_ctrl|delay_done ; key_test:u6|count[2]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.008        ; 0.632      ; 3.581      ;
; 2.726 ; system_ctrl:u_system_ctrl|delay_done ; key_test:u6|count[3]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.008        ; 0.632      ; 3.581      ;
; 2.726 ; system_ctrl:u_system_ctrl|delay_done ; key_test:u6|count[4]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.008        ; 0.632      ; 3.581      ;
; 2.726 ; system_ctrl:u_system_ctrl|delay_done ; key_test:u6|count[5]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.008        ; 0.632      ; 3.581      ;
; 2.726 ; system_ctrl:u_system_ctrl|delay_done ; key_test:u6|count[6]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.008        ; 0.632      ; 3.581      ;
; 2.726 ; system_ctrl:u_system_ctrl|delay_done ; key_test:u6|count[7]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.008        ; 0.632      ; 3.581      ;
; 2.726 ; system_ctrl:u_system_ctrl|delay_done ; key_test:u6|count[8]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.008        ; 0.632      ; 3.581      ;
; 2.726 ; system_ctrl:u_system_ctrl|delay_done ; key_test:u6|count[9]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.008        ; 0.632      ; 3.581      ;
; 2.726 ; system_ctrl:u_system_ctrl|delay_done ; key_test:u6|count[16]                                              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.008        ; 0.631      ; 3.580      ;
; 2.726 ; system_ctrl:u_system_ctrl|delay_done ; key_test:u6|count[17]                                              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.008        ; 0.631      ; 3.580      ;
; 2.726 ; system_ctrl:u_system_ctrl|delay_done ; key_test:u6|count[18]                                              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.008        ; 0.631      ; 3.580      ;
; 2.726 ; system_ctrl:u_system_ctrl|delay_done ; key_test:u6|count[0]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.008        ; 0.632      ; 3.581      ;
; 2.727 ; system_ctrl:u_system_ctrl|delay_done ; rtc_test:u1|rtc_time:U2|rData[1]                                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.008        ; 0.627      ; 3.577      ;
; 2.727 ; system_ctrl:u_system_ctrl|delay_done ; rtc_test:u1|rtc_time:U2|rData[4]                                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.008        ; 0.626      ; 3.576      ;
; 2.728 ; system_ctrl:u_system_ctrl|delay_done ; rtc_test:u1|rtc_time:U2|ds1302_module:U1|i2c_com:U2|rData[5]       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.008        ; 0.625      ; 3.576      ;
; 2.728 ; system_ctrl:u_system_ctrl|delay_done ; led_test:u2|timer[1]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.008        ; 0.611      ; 3.562      ;
; 2.728 ; system_ctrl:u_system_ctrl|delay_done ; led_test:u2|timer[2]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.008        ; 0.611      ; 3.562      ;
; 2.728 ; system_ctrl:u_system_ctrl|delay_done ; led_test:u2|timer[3]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.008        ; 0.611      ; 3.562      ;
; 2.728 ; system_ctrl:u_system_ctrl|delay_done ; led_test:u2|timer[4]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.008        ; 0.611      ; 3.562      ;
; 2.728 ; system_ctrl:u_system_ctrl|delay_done ; led_test:u2|timer[5]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.008        ; 0.611      ; 3.562      ;
; 2.728 ; system_ctrl:u_system_ctrl|delay_done ; led_test:u2|timer[6]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.008        ; 0.611      ; 3.562      ;
; 2.728 ; system_ctrl:u_system_ctrl|delay_done ; led_test:u2|timer[7]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.008        ; 0.611      ; 3.562      ;
; 2.728 ; system_ctrl:u_system_ctrl|delay_done ; led_test:u2|timer[8]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.008        ; 0.611      ; 3.562      ;
; 2.728 ; system_ctrl:u_system_ctrl|delay_done ; led_test:u2|timer[10]                                              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.008        ; 0.611      ; 3.562      ;
; 2.728 ; system_ctrl:u_system_ctrl|delay_done ; led_test:u2|timer[13]                                              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.008        ; 0.611      ; 3.562      ;
; 2.728 ; system_ctrl:u_system_ctrl|delay_done ; led_test:u2|timer[15]                                              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.008        ; 0.611      ; 3.562      ;
; 2.729 ; system_ctrl:u_system_ctrl|delay_done ; sos_generator_module:u5|control_module:U1|Count1[0]                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.008        ; 0.652      ; 3.604      ;
; 2.729 ; system_ctrl:u_system_ctrl|delay_done ; sos_generator_module:u5|control_module:U1|Count1[1]                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.008        ; 0.652      ; 3.604      ;
; 2.729 ; system_ctrl:u_system_ctrl|delay_done ; sos_generator_module:u5|control_module:U1|Count1[2]                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.008        ; 0.652      ; 3.604      ;
; 2.729 ; system_ctrl:u_system_ctrl|delay_done ; sos_generator_module:u5|control_module:U1|Count1[3]                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.008        ; 0.652      ; 3.604      ;
; 2.729 ; system_ctrl:u_system_ctrl|delay_done ; sos_generator_module:u5|control_module:U1|Count1[5]                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.008        ; 0.652      ; 3.604      ;
; 2.729 ; system_ctrl:u_system_ctrl|delay_done ; sos_generator_module:u5|control_module:U1|Count1[6]                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.008        ; 0.652      ; 3.604      ;
; 2.729 ; system_ctrl:u_system_ctrl|delay_done ; sos_generator_module:u5|control_module:U1|Count1[7]                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.008        ; 0.652      ; 3.604      ;
; 2.729 ; system_ctrl:u_system_ctrl|delay_done ; sos_generator_module:u5|control_module:U1|Count1[8]                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.008        ; 0.652      ; 3.604      ;
; 2.729 ; system_ctrl:u_system_ctrl|delay_done ; sos_generator_module:u5|control_module:U1|Count1[10]               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.008        ; 0.652      ; 3.604      ;
; 2.729 ; system_ctrl:u_system_ctrl|delay_done ; sos_generator_module:u5|control_module:U1|Count1[11]               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.008        ; 0.652      ; 3.604      ;
; 2.729 ; system_ctrl:u_system_ctrl|delay_done ; sos_generator_module:u5|control_module:U1|Count1[12]               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.008        ; 0.652      ; 3.604      ;
; 2.729 ; system_ctrl:u_system_ctrl|delay_done ; sos_generator_module:u5|control_module:U1|Count1[13]               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.008        ; 0.652      ; 3.604      ;
; 2.729 ; system_ctrl:u_system_ctrl|delay_done ; sos_generator_module:u5|control_module:U1|Count1[4]                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.008        ; 0.652      ; 3.604      ;
; 2.729 ; system_ctrl:u_system_ctrl|delay_done ; sos_generator_module:u5|control_module:U1|isEn                     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.008        ; 0.651      ; 3.603      ;
; 2.729 ; system_ctrl:u_system_ctrl|delay_done ; smg_interface_demo:u4|demo_control_module:U1|C1[2]                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.008        ; 0.638      ; 3.590      ;
; 2.729 ; system_ctrl:u_system_ctrl|delay_done ; smg_interface_demo:u4|demo_control_module:U1|C1[3]                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.008        ; 0.638      ; 3.590      ;
; 2.729 ; system_ctrl:u_system_ctrl|delay_done ; smg_interface_demo:u4|demo_control_module:U1|C1[4]                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.008        ; 0.638      ; 3.590      ;
; 2.729 ; system_ctrl:u_system_ctrl|delay_done ; smg_interface_demo:u4|demo_control_module:U1|C1[5]                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.008        ; 0.638      ; 3.590      ;
; 2.729 ; system_ctrl:u_system_ctrl|delay_done ; smg_interface_demo:u4|demo_control_module:U1|C1[7]                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.008        ; 0.638      ; 3.590      ;
; 2.729 ; system_ctrl:u_system_ctrl|delay_done ; smg_interface_demo:u4|demo_control_module:U1|C1[8]                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.008        ; 0.638      ; 3.590      ;
; 2.729 ; system_ctrl:u_system_ctrl|delay_done ; smg_interface_demo:u4|demo_control_module:U1|C1[9]                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.008        ; 0.638      ; 3.590      ;
+-------+--------------------------------------+--------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                                                                                                                                                                                                             ;
+-------+--------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                            ; To Node                                                                                                                                                                                                                   ; Launch Clock                                                          ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; 2.775 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|delayed_wrptr_g[2]                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.008        ; 0.583      ; 3.581      ;
; 2.775 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|delayed_wrptr_g[4]                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.008        ; 0.583      ; 3.581      ;
; 2.775 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|delayed_wrptr_g[0]                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.008        ; 0.583      ; 3.581      ;
; 2.775 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|delayed_wrptr_g[3]                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.008        ; 0.583      ; 3.581      ;
; 2.775 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|delayed_wrptr_g[1]                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.008        ; 0.583      ; 3.581      ;
; 2.777 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|wrptr_g[5]                                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.008        ; 0.576      ; 3.576      ;
; 2.777 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|wrptr_g[8]                                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.008        ; 0.576      ; 3.576      ;
; 2.777 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|wrptr_g[7]                                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.008        ; 0.576      ; 3.576      ;
; 2.777 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|wrptr_g[9]                                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.008        ; 0.576      ; 3.576      ;
; 2.782 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.008        ; 0.577      ; 3.582      ;
; 2.782 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.008        ; 0.577      ; 3.582      ;
; 2.782 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.008        ; 0.577      ; 3.582      ;
; 2.782 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.008        ; 0.577      ; 3.582      ;
; 2.782 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.008        ; 0.577      ; 3.582      ;
; 2.782 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.008        ; 0.577      ; 3.582      ;
; 2.782 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.008        ; 0.577      ; 3.582      ;
; 3.205 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.008        ; 0.149      ; 3.577      ;
; 3.205 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.008        ; 0.149      ; 3.577      ;
; 3.205 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.008        ; 0.154      ; 3.582      ;
; 3.205 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.008        ; 0.154      ; 3.582      ;
; 3.205 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.008        ; 0.154      ; 3.582      ;
; 3.205 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.008        ; 0.149      ; 3.577      ;
; 3.205 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.008        ; 0.149      ; 3.577      ;
; 3.205 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|wrptr_g[4]                                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.008        ; 0.154      ; 3.582      ;
; 3.205 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|wrptr_g[2]                                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.008        ; 0.154      ; 3.582      ;
; 3.205 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|wrptr_g[0]                                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.008        ; 0.149      ; 3.577      ;
; 3.205 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|wrptr_g[3]                                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.008        ; 0.149      ; 3.577      ;
; 3.205 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|delayed_wrptr_g[5]                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.008        ; 0.146      ; 3.574      ;
; 3.205 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|delayed_wrptr_g[8]                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.008        ; 0.146      ; 3.574      ;
; 3.205 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|wrptr_g[6]                                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.008        ; 0.149      ; 3.577      ;
; 3.205 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|delayed_wrptr_g[6]                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.008        ; 0.146      ; 3.574      ;
; 3.205 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|delayed_wrptr_g[7]                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.008        ; 0.146      ; 3.574      ;
; 3.205 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|delayed_wrptr_g[9]                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.008        ; 0.146      ; 3.574      ;
; 3.205 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|wrfull_eq_comp_lsb_mux_reg                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.008        ; 0.149      ; 3.577      ;
; 3.205 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|wrfull_eq_comp_msb_mux_reg                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.008        ; 0.149      ; 3.577      ;
; 3.205 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|wrptr_g[1]                                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.008        ; 0.149      ; 3.577      ;
; 4.782 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|counter[0]                                                                                                                                                     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; -1.536       ; 0.108      ; 3.569      ;
; 4.782 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|counter[1]                                                                                                                                                     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; -1.536       ; 0.108      ; 3.569      ;
; 4.782 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|counter[2]                                                                                                                                                     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; -1.536       ; 0.108      ; 3.569      ;
; 4.782 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|counter[3]                                                                                                                                                     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; -1.536       ; 0.108      ; 3.569      ;
; 4.782 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|counter[4]                                                                                                                                                     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; -1.536       ; 0.108      ; 3.569      ;
; 4.782 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|counter[5]                                                                                                                                                     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; -1.536       ; 0.108      ; 3.569      ;
; 4.782 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|counter[6]                                                                                                                                                     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; -1.536       ; 0.108      ; 3.569      ;
; 4.782 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|counter[7]                                                                                                                                                     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; -1.536       ; 0.108      ; 3.569      ;
; 4.782 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|counter[8]                                                                                                                                                     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; -1.536       ; 0.108      ; 3.569      ;
; 4.782 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|counter[9]                                                                                                                                                     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; -1.536       ; 0.108      ; 3.569      ;
; 4.782 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|reset                                                                                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; -1.536       ; 0.108      ; 3.569      ;
+-------+--------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'rtc_test:u1|clkdiv:u0|clkout'                                                                ;
+--------+--------------+----------------+------------------+------------------------------+------------+---------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                        ; Clock Edge ; Target                          ;
+--------+--------------+----------------+------------------+------------------------------+------------+---------------------------------+
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; rtc_test:u1|clkdiv:u0|clkout ; Rise       ; rtc_test:u1|Time_second_reg[0]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; rtc_test:u1|clkdiv:u0|clkout ; Rise       ; rtc_test:u1|Time_second_reg[1]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; rtc_test:u1|clkdiv:u0|clkout ; Rise       ; rtc_test:u1|Time_second_reg[2]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; rtc_test:u1|clkdiv:u0|clkout ; Rise       ; rtc_test:u1|Time_second_reg[3]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; rtc_test:u1|clkdiv:u0|clkout ; Rise       ; rtc_test:u1|Time_second_reg[4]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; rtc_test:u1|clkdiv:u0|clkout ; Rise       ; rtc_test:u1|Time_second_reg[5]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; rtc_test:u1|clkdiv:u0|clkout ; Rise       ; rtc_test:u1|Time_second_reg[6]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; rtc_test:u1|clkdiv:u0|clkout ; Rise       ; rtc_test:u1|Time_second_reg[7]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; rtc_test:u1|clkdiv:u0|clkout ; Rise       ; rtc_test:u1|k[0]                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; rtc_test:u1|clkdiv:u0|clkout ; Rise       ; rtc_test:u1|k[1]                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; rtc_test:u1|clkdiv:u0|clkout ; Rise       ; rtc_test:u1|k[2]                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; rtc_test:u1|clkdiv:u0|clkout ; Rise       ; rtc_test:u1|k[3]                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; rtc_test:u1|clkdiv:u0|clkout ; Rise       ; rtc_test:u1|k[4]                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; rtc_test:u1|clkdiv:u0|clkout ; Rise       ; rtc_test:u1|k[5]                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; rtc_test:u1|clkdiv:u0|clkout ; Rise       ; rtc_test:u1|k[6]                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; rtc_test:u1|clkdiv:u0|clkout ; Rise       ; rtc_test:u1|k[7]                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; rtc_test:u1|clkdiv:u0|clkout ; Rise       ; rtc_test:u1|k[8]                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; rtc_test:u1|clkdiv:u0|clkout ; Rise       ; rtc_test:u1|txdata[0]           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; rtc_test:u1|clkdiv:u0|clkout ; Rise       ; rtc_test:u1|txdata[1]           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; rtc_test:u1|clkdiv:u0|clkout ; Rise       ; rtc_test:u1|txdata[2]           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; rtc_test:u1|clkdiv:u0|clkout ; Rise       ; rtc_test:u1|txdata[3]           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; rtc_test:u1|clkdiv:u0|clkout ; Rise       ; rtc_test:u1|txdata[4]           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; rtc_test:u1|clkdiv:u0|clkout ; Rise       ; rtc_test:u1|txdata[5]           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; rtc_test:u1|clkdiv:u0|clkout ; Rise       ; rtc_test:u1|txdata[6]           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; rtc_test:u1|clkdiv:u0|clkout ; Rise       ; rtc_test:u1|uart_cnt[0]         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; rtc_test:u1|clkdiv:u0|clkout ; Rise       ; rtc_test:u1|uart_cnt[10]        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; rtc_test:u1|clkdiv:u0|clkout ; Rise       ; rtc_test:u1|uart_cnt[11]        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; rtc_test:u1|clkdiv:u0|clkout ; Rise       ; rtc_test:u1|uart_cnt[12]        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; rtc_test:u1|clkdiv:u0|clkout ; Rise       ; rtc_test:u1|uart_cnt[13]        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; rtc_test:u1|clkdiv:u0|clkout ; Rise       ; rtc_test:u1|uart_cnt[14]        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; rtc_test:u1|clkdiv:u0|clkout ; Rise       ; rtc_test:u1|uart_cnt[15]        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; rtc_test:u1|clkdiv:u0|clkout ; Rise       ; rtc_test:u1|uart_cnt[1]         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; rtc_test:u1|clkdiv:u0|clkout ; Rise       ; rtc_test:u1|uart_cnt[2]         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; rtc_test:u1|clkdiv:u0|clkout ; Rise       ; rtc_test:u1|uart_cnt[3]         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; rtc_test:u1|clkdiv:u0|clkout ; Rise       ; rtc_test:u1|uart_cnt[4]         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; rtc_test:u1|clkdiv:u0|clkout ; Rise       ; rtc_test:u1|uart_cnt[5]         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; rtc_test:u1|clkdiv:u0|clkout ; Rise       ; rtc_test:u1|uart_cnt[6]         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; rtc_test:u1|clkdiv:u0|clkout ; Rise       ; rtc_test:u1|uart_cnt[7]         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; rtc_test:u1|clkdiv:u0|clkout ; Rise       ; rtc_test:u1|uart_cnt[8]         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; rtc_test:u1|clkdiv:u0|clkout ; Rise       ; rtc_test:u1|uart_cnt[9]         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; rtc_test:u1|clkdiv:u0|clkout ; Rise       ; rtc_test:u1|uart_stat.000       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; rtc_test:u1|clkdiv:u0|clkout ; Rise       ; rtc_test:u1|uart_stat.001       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; rtc_test:u1|clkdiv:u0|clkout ; Rise       ; rtc_test:u1|uart_stat.010       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; rtc_test:u1|clkdiv:u0|clkout ; Rise       ; rtc_test:u1|uarttx:u1|cnt[0]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; rtc_test:u1|clkdiv:u0|clkout ; Rise       ; rtc_test:u1|uarttx:u1|cnt[1]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; rtc_test:u1|clkdiv:u0|clkout ; Rise       ; rtc_test:u1|uarttx:u1|cnt[2]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; rtc_test:u1|clkdiv:u0|clkout ; Rise       ; rtc_test:u1|uarttx:u1|cnt[3]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; rtc_test:u1|clkdiv:u0|clkout ; Rise       ; rtc_test:u1|uarttx:u1|cnt[4]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; rtc_test:u1|clkdiv:u0|clkout ; Rise       ; rtc_test:u1|uarttx:u1|cnt[5]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; rtc_test:u1|clkdiv:u0|clkout ; Rise       ; rtc_test:u1|uarttx:u1|cnt[6]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; rtc_test:u1|clkdiv:u0|clkout ; Rise       ; rtc_test:u1|uarttx:u1|cnt[7]    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; rtc_test:u1|clkdiv:u0|clkout ; Rise       ; rtc_test:u1|uarttx:u1|idle      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; rtc_test:u1|clkdiv:u0|clkout ; Rise       ; rtc_test:u1|uarttx:u1|presult   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; rtc_test:u1|clkdiv:u0|clkout ; Rise       ; rtc_test:u1|uarttx:u1|send      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; rtc_test:u1|clkdiv:u0|clkout ; Rise       ; rtc_test:u1|uarttx:u1|tx        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; rtc_test:u1|clkdiv:u0|clkout ; Rise       ; rtc_test:u1|uarttx:u1|wrsigbuf  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; rtc_test:u1|clkdiv:u0|clkout ; Rise       ; rtc_test:u1|uarttx:u1|wrsigrise ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; rtc_test:u1|clkdiv:u0|clkout ; Rise       ; rtc_test:u1|wrsig               ;
; 0.263  ; 0.479        ; 0.216          ; High Pulse Width ; rtc_test:u1|clkdiv:u0|clkout ; Rise       ; rtc_test:u1|txdata[0]           ;
; 0.263  ; 0.479        ; 0.216          ; High Pulse Width ; rtc_test:u1|clkdiv:u0|clkout ; Rise       ; rtc_test:u1|txdata[6]           ;
; 0.263  ; 0.479        ; 0.216          ; High Pulse Width ; rtc_test:u1|clkdiv:u0|clkout ; Rise       ; rtc_test:u1|uart_stat.001       ;
; 0.263  ; 0.479        ; 0.216          ; High Pulse Width ; rtc_test:u1|clkdiv:u0|clkout ; Rise       ; rtc_test:u1|uart_stat.010       ;
; 0.263  ; 0.479        ; 0.216          ; High Pulse Width ; rtc_test:u1|clkdiv:u0|clkout ; Rise       ; rtc_test:u1|uarttx:u1|presult   ;
; 0.263  ; 0.479        ; 0.216          ; High Pulse Width ; rtc_test:u1|clkdiv:u0|clkout ; Rise       ; rtc_test:u1|uarttx:u1|tx        ;
; 0.264  ; 0.480        ; 0.216          ; High Pulse Width ; rtc_test:u1|clkdiv:u0|clkout ; Rise       ; rtc_test:u1|k[0]                ;
; 0.264  ; 0.480        ; 0.216          ; High Pulse Width ; rtc_test:u1|clkdiv:u0|clkout ; Rise       ; rtc_test:u1|k[1]                ;
; 0.264  ; 0.480        ; 0.216          ; High Pulse Width ; rtc_test:u1|clkdiv:u0|clkout ; Rise       ; rtc_test:u1|k[2]                ;
; 0.264  ; 0.480        ; 0.216          ; High Pulse Width ; rtc_test:u1|clkdiv:u0|clkout ; Rise       ; rtc_test:u1|k[3]                ;
; 0.264  ; 0.480        ; 0.216          ; High Pulse Width ; rtc_test:u1|clkdiv:u0|clkout ; Rise       ; rtc_test:u1|k[4]                ;
; 0.264  ; 0.480        ; 0.216          ; High Pulse Width ; rtc_test:u1|clkdiv:u0|clkout ; Rise       ; rtc_test:u1|k[5]                ;
; 0.264  ; 0.480        ; 0.216          ; High Pulse Width ; rtc_test:u1|clkdiv:u0|clkout ; Rise       ; rtc_test:u1|k[6]                ;
; 0.264  ; 0.480        ; 0.216          ; High Pulse Width ; rtc_test:u1|clkdiv:u0|clkout ; Rise       ; rtc_test:u1|k[7]                ;
; 0.264  ; 0.480        ; 0.216          ; High Pulse Width ; rtc_test:u1|clkdiv:u0|clkout ; Rise       ; rtc_test:u1|k[8]                ;
; 0.264  ; 0.480        ; 0.216          ; High Pulse Width ; rtc_test:u1|clkdiv:u0|clkout ; Rise       ; rtc_test:u1|txdata[5]           ;
; 0.264  ; 0.480        ; 0.216          ; High Pulse Width ; rtc_test:u1|clkdiv:u0|clkout ; Rise       ; rtc_test:u1|uarttx:u1|cnt[0]    ;
; 0.264  ; 0.480        ; 0.216          ; High Pulse Width ; rtc_test:u1|clkdiv:u0|clkout ; Rise       ; rtc_test:u1|uarttx:u1|cnt[1]    ;
; 0.264  ; 0.480        ; 0.216          ; High Pulse Width ; rtc_test:u1|clkdiv:u0|clkout ; Rise       ; rtc_test:u1|uarttx:u1|cnt[2]    ;
; 0.264  ; 0.480        ; 0.216          ; High Pulse Width ; rtc_test:u1|clkdiv:u0|clkout ; Rise       ; rtc_test:u1|uarttx:u1|cnt[3]    ;
; 0.264  ; 0.480        ; 0.216          ; High Pulse Width ; rtc_test:u1|clkdiv:u0|clkout ; Rise       ; rtc_test:u1|uarttx:u1|cnt[4]    ;
; 0.264  ; 0.480        ; 0.216          ; High Pulse Width ; rtc_test:u1|clkdiv:u0|clkout ; Rise       ; rtc_test:u1|uarttx:u1|cnt[5]    ;
; 0.264  ; 0.480        ; 0.216          ; High Pulse Width ; rtc_test:u1|clkdiv:u0|clkout ; Rise       ; rtc_test:u1|uarttx:u1|cnt[7]    ;
; 0.265  ; 0.481        ; 0.216          ; High Pulse Width ; rtc_test:u1|clkdiv:u0|clkout ; Rise       ; rtc_test:u1|txdata[1]           ;
; 0.265  ; 0.481        ; 0.216          ; High Pulse Width ; rtc_test:u1|clkdiv:u0|clkout ; Rise       ; rtc_test:u1|txdata[2]           ;
; 0.265  ; 0.481        ; 0.216          ; High Pulse Width ; rtc_test:u1|clkdiv:u0|clkout ; Rise       ; rtc_test:u1|txdata[3]           ;
; 0.265  ; 0.481        ; 0.216          ; High Pulse Width ; rtc_test:u1|clkdiv:u0|clkout ; Rise       ; rtc_test:u1|txdata[4]           ;
; 0.265  ; 0.481        ; 0.216          ; High Pulse Width ; rtc_test:u1|clkdiv:u0|clkout ; Rise       ; rtc_test:u1|uart_cnt[0]         ;
; 0.265  ; 0.481        ; 0.216          ; High Pulse Width ; rtc_test:u1|clkdiv:u0|clkout ; Rise       ; rtc_test:u1|uart_cnt[10]        ;
; 0.265  ; 0.481        ; 0.216          ; High Pulse Width ; rtc_test:u1|clkdiv:u0|clkout ; Rise       ; rtc_test:u1|uart_cnt[11]        ;
; 0.265  ; 0.481        ; 0.216          ; High Pulse Width ; rtc_test:u1|clkdiv:u0|clkout ; Rise       ; rtc_test:u1|uart_cnt[12]        ;
; 0.265  ; 0.481        ; 0.216          ; High Pulse Width ; rtc_test:u1|clkdiv:u0|clkout ; Rise       ; rtc_test:u1|uart_cnt[13]        ;
; 0.265  ; 0.481        ; 0.216          ; High Pulse Width ; rtc_test:u1|clkdiv:u0|clkout ; Rise       ; rtc_test:u1|uart_cnt[14]        ;
; 0.265  ; 0.481        ; 0.216          ; High Pulse Width ; rtc_test:u1|clkdiv:u0|clkout ; Rise       ; rtc_test:u1|uart_cnt[15]        ;
; 0.265  ; 0.481        ; 0.216          ; High Pulse Width ; rtc_test:u1|clkdiv:u0|clkout ; Rise       ; rtc_test:u1|uart_cnt[1]         ;
; 0.265  ; 0.481        ; 0.216          ; High Pulse Width ; rtc_test:u1|clkdiv:u0|clkout ; Rise       ; rtc_test:u1|uart_cnt[2]         ;
; 0.265  ; 0.481        ; 0.216          ; High Pulse Width ; rtc_test:u1|clkdiv:u0|clkout ; Rise       ; rtc_test:u1|uart_cnt[3]         ;
; 0.265  ; 0.481        ; 0.216          ; High Pulse Width ; rtc_test:u1|clkdiv:u0|clkout ; Rise       ; rtc_test:u1|uart_cnt[4]         ;
; 0.265  ; 0.481        ; 0.216          ; High Pulse Width ; rtc_test:u1|clkdiv:u0|clkout ; Rise       ; rtc_test:u1|uart_cnt[5]         ;
; 0.265  ; 0.481        ; 0.216          ; High Pulse Width ; rtc_test:u1|clkdiv:u0|clkout ; Rise       ; rtc_test:u1|uart_cnt[6]         ;
; 0.265  ; 0.481        ; 0.216          ; High Pulse Width ; rtc_test:u1|clkdiv:u0|clkout ; Rise       ; rtc_test:u1|uart_cnt[7]         ;
; 0.265  ; 0.481        ; 0.216          ; High Pulse Width ; rtc_test:u1|clkdiv:u0|clkout ; Rise       ; rtc_test:u1|uart_cnt[8]         ;
+--------+--------------+----------------+------------------+------------------------------+------------+---------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                        ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                                 ; Clock Edge ; Target                                                                                                                                                                                                                                   ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4.662 ; 4.878        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_din[8]                                                                                                 ;
; 4.663 ; 4.879        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_ue9:dffpipe14|dffe15a[5] ;
; 4.663 ; 4.879        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_ue9:dffpipe14|dffe15a[6] ;
; 4.663 ; 4.879        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_ue9:dffpipe14|dffe15a[7] ;
; 4.663 ; 4.879        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_ue9:dffpipe14|dffe15a[8] ;
; 4.663 ; 4.879        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_ue9:dffpipe14|dffe15a[9] ;
; 4.663 ; 4.879        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[3]                               ;
; 4.663 ; 4.879        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[6]                               ;
; 4.663 ; 4.879        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[8]                               ;
; 4.663 ; 4.879        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[3]                               ;
; 4.663 ; 4.879        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[6]                               ;
; 4.663 ; 4.879        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rd_ackr1                                                                                                                 ;
; 4.664 ; 4.880        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_ue9:dffpipe14|dffe15a[0] ;
; 4.664 ; 4.880        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_ue9:dffpipe14|dffe15a[1] ;
; 4.664 ; 4.880        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_ue9:dffpipe14|dffe15a[2] ;
; 4.664 ; 4.880        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_ue9:dffpipe14|dffe15a[3] ;
; 4.664 ; 4.880        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_ue9:dffpipe14|dffe15a[4] ;
; 4.664 ; 4.880        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[2]                               ;
; 4.665 ; 4.881        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rd_req                                                                                                                   ;
; 4.665 ; 4.881        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wr_req                                                                                                                   ;
; 4.665 ; 4.881        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|sdram_ref_req                                                                                                 ;
; 4.665 ; 4.881        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0001                                                                                             ;
; 4.665 ; 4.881        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1010                                                                                             ;
; 4.665 ; 4.881        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1011                                                                                             ;
; 4.666 ; 4.882        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_addr_r[11]                                                                                               ;
; 4.666 ; 4.882        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_addr_r[3]                                                                                                ;
; 4.666 ; 4.882        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_addr_r[8]                                                                                                ;
; 4.666 ; 4.882        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_addr_r[9]                                                                                                ;
; 4.666 ; 4.882        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_ba_r[0]                                                                                                  ;
; 4.666 ; 4.882        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_ba_r[1]                                                                                                  ;
; 4.669 ; 4.885        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_addr_r[0]                                                                                                ;
; 4.669 ; 4.885        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_addr_r[1]                                                                                                ;
; 4.669 ; 4.885        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_addr_r[2]                                                                                                ;
; 4.669 ; 4.885        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_addr_r[4]                                                                                                ;
; 4.669 ; 4.885        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_addr_r[5]                                                                                                ;
; 4.669 ; 4.885        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_15us[0]                                                                                                   ;
; 4.669 ; 4.885        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_15us[10]                                                                                                  ;
; 4.669 ; 4.885        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_15us[1]                                                                                                   ;
; 4.669 ; 4.885        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_15us[2]                                                                                                   ;
; 4.669 ; 4.885        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_15us[3]                                                                                                   ;
; 4.669 ; 4.885        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_15us[4]                                                                                                   ;
; 4.669 ; 4.885        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_15us[5]                                                                                                   ;
; 4.669 ; 4.885        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_15us[6]                                                                                                   ;
; 4.669 ; 4.885        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_15us[7]                                                                                                   ;
; 4.669 ; 4.885        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_15us[8]                                                                                                   ;
; 4.669 ; 4.885        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_15us[9]                                                                                                   ;
; 4.670 ; 4.886        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0000                                                                                             ;
; 4.671 ; 4.887        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0001                                                                                             ;
; 4.671 ; 4.887        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0011                                                                                             ;
; 4.672 ; 4.888        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rd_ackr2                                                                                                                 ;
; 4.672 ; 4.888        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[10]                                                                                                               ;
; 4.672 ; 4.888        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[11]                                                                                                               ;
; 4.672 ; 4.888        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[12]                                                                                                               ;
; 4.672 ; 4.888        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[14]                                                                                                               ;
; 4.672 ; 4.888        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[16]                                                                                                               ;
; 4.672 ; 4.888        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[17]                                                                                                               ;
; 4.672 ; 4.888        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[18]                                                                                                               ;
; 4.672 ; 4.888        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[19]                                                                                                               ;
; 4.672 ; 4.888        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[20]                                                                                                               ;
; 4.672 ; 4.888        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[21]                                                                                                               ;
; 4.672 ; 4.888        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[8]                                                                                                                ;
; 4.672 ; 4.888        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[9]                                                                                                                ;
; 4.672 ; 4.888        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wr_ackr2                                                                                                                 ;
; 4.672 ; 4.888        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_cmd_r[3]                                                                                                 ;
; 4.672 ; 4.888        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[0]                                                                                                  ;
; 4.672 ; 4.888        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[4]                                                                                                  ;
; 4.672 ; 4.888        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[8]                                                                                                  ;
; 4.672 ; 4.888        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[0]                                                                                                  ;
; 4.672 ; 4.888        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[1]                                                                                                  ;
; 4.672 ; 4.888        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[2]                                                                                                  ;
; 4.672 ; 4.888        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[3]                                                                                                  ;
; 4.672 ; 4.888        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[4]                                                                                                  ;
; 4.672 ; 4.888        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[5]                                                                                                  ;
; 4.672 ; 4.888        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[6]                                                                                                  ;
; 4.672 ; 4.888        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[7]                                                                                                  ;
; 4.672 ; 4.888        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[8]                                                                                                  ;
; 4.672 ; 4.888        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1001                                                                                             ;
; 4.673 ; 4.889        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                      ;
; 4.673 ; 4.889        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                      ;
; 4.673 ; 4.889        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|rdptr_g[1]                                                  ;
; 4.673 ; 4.889        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|rdptr_g[2]                                                  ;
; 4.673 ; 4.889        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|rdptr_g[3]                                                  ;
; 4.673 ; 4.889        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|rdptr_g[4]                                                  ;
; 4.673 ; 4.889        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|rdptr_g[8]                                                  ;
; 4.674 ; 4.890        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ;
; 4.674 ; 4.890        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|alt_synch_pipe_0e8:rs_dgwp|dffpipe_te9:dffpipe12|dffe13a[0] ;
; 4.674 ; 4.890        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|alt_synch_pipe_0e8:rs_dgwp|dffpipe_te9:dffpipe12|dffe13a[1] ;
; 4.674 ; 4.890        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[3]                               ;
; 4.674 ; 4.890        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[6]                               ;
; 4.674 ; 4.890        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[7]                               ;
; 4.674 ; 4.890        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[8]                               ;
; 4.674 ; 4.890        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[2]                               ;
; 4.674 ; 4.890        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|rdemp_eq_comp_msb_aeb                                       ;
; 4.674 ; 4.890        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0000                                                                                             ;
; 4.674 ; 4.890        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0010                                                                                             ;
; 4.675 ; 4.891        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|alt_synch_pipe_0e8:rs_dgwp|dffpipe_te9:dffpipe12|dffe13a[2] ;
; 4.675 ; 4.891        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|alt_synch_pipe_0e8:rs_dgwp|dffpipe_te9:dffpipe12|dffe13a[3] ;
; 4.675 ; 4.891        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|alt_synch_pipe_0e8:rs_dgwp|dffpipe_te9:dffpipe12|dffe13a[4] ;
; 4.675 ; 4.891        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[0]                               ;
; 4.675 ; 4.891        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[1]                               ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                      ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                                 ; Clock Edge ; Target                                                                                                                                                                                                                                 ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 7.355 ; 7.571        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[0]                                                                                                                                        ;
; 7.408 ; 7.624        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ;
; 7.408 ; 7.624        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|rdemp_eq_comp_msb_aeb                                     ;
; 7.408 ; 7.624        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|rdptr_g[0]                                                ;
; 7.408 ; 7.624        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|rdptr_g[1]                                                ;
; 7.408 ; 7.624        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|rdptr_g[2]                                                ;
; 7.408 ; 7.624        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|rdptr_g[3]                                                ;
; 7.408 ; 7.624        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|rdptr_g[4]                                                ;
; 7.409 ; 7.625        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|bar_data[10]                                                                                                                                   ;
; 7.409 ; 7.625        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|bar_data[11]                                                                                                                                   ;
; 7.409 ; 7.625        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|bar_data[1]                                                                                                                                    ;
; 7.409 ; 7.625        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|bar_data[5]                                                                                                                                    ;
; 7.409 ; 7.625        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|grid_data[0]                                                                                                                                   ;
; 7.409 ; 7.625        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[10]                                                                                                                                       ;
; 7.409 ; 7.625        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[1]                                                                                                                                        ;
; 7.409 ; 7.625        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[2]                                                                                                                                        ;
; 7.409 ; 7.625        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[3]                                                                                                                                        ;
; 7.409 ; 7.625        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[4]                                                                                                                                        ;
; 7.409 ; 7.625        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[5]                                                                                                                                        ;
; 7.409 ; 7.625        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[6]                                                                                                                                        ;
; 7.409 ; 7.625        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[7]                                                                                                                                        ;
; 7.409 ; 7.625        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[8]                                                                                                                                        ;
; 7.409 ; 7.625        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[9]                                                                                                                                        ;
; 7.409 ; 7.625        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[0]                                                                                                                                        ;
; 7.409 ; 7.625        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[10]                                                                                                                                       ;
; 7.409 ; 7.625        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[1]                                                                                                                                        ;
; 7.409 ; 7.625        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[2]                                                                                                                                        ;
; 7.409 ; 7.625        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[3]                                                                                                                                        ;
; 7.409 ; 7.625        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[4]                                                                                                                                        ;
; 7.409 ; 7.625        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[5]                                                                                                                                        ;
; 7.409 ; 7.625        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[6]                                                                                                                                        ;
; 7.409 ; 7.625        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[7]                                                                                                                                        ;
; 7.409 ; 7.625        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[8]                                                                                                                                        ;
; 7.409 ; 7.625        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[9]                                                                                                                                        ;
; 7.409 ; 7.625        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                    ;
; 7.409 ; 7.625        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                    ;
; 7.409 ; 7.625        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                    ;
; 7.409 ; 7.625        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                    ;
; 7.409 ; 7.625        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                    ;
; 7.409 ; 7.625        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                    ;
; 7.409 ; 7.625        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                    ;
; 7.409 ; 7.625        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                    ;
; 7.409 ; 7.625        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                    ;
; 7.409 ; 7.625        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                    ;
; 7.409 ; 7.625        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                       ;
; 7.409 ; 7.625        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[0]               ;
; 7.409 ; 7.625        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1]               ;
; 7.409 ; 7.625        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[2]               ;
; 7.409 ; 7.625        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|rdptr_g[5]                                                ;
; 7.409 ; 7.625        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|rdptr_g[6]                                                ;
; 7.409 ; 7.625        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|rdptr_g[7]                                                ;
; 7.409 ; 7.625        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|rdptr_g[8]                                                ;
; 7.409 ; 7.625        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|rdptr_g[9]                                                ;
; 7.409 ; 7.625        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system_ctrl:u_system_ctrl|delay_cnt[0]                                                                                                                                                                                                 ;
; 7.409 ; 7.625        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system_ctrl:u_system_ctrl|delay_cnt[1]                                                                                                                                                                                                 ;
; 7.409 ; 7.625        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system_ctrl:u_system_ctrl|delay_cnt[2]                                                                                                                                                                                                 ;
; 7.409 ; 7.625        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system_ctrl:u_system_ctrl|delay_cnt[3]                                                                                                                                                                                                 ;
; 7.409 ; 7.625        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system_ctrl:u_system_ctrl|delay_cnt[4]                                                                                                                                                                                                 ;
; 7.409 ; 7.625        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system_ctrl:u_system_ctrl|delay_cnt[5]                                                                                                                                                                                                 ;
; 7.409 ; 7.625        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system_ctrl:u_system_ctrl|delay_cnt[6]                                                                                                                                                                                                 ;
; 7.409 ; 7.625        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system_ctrl:u_system_ctrl|delay_cnt[7]                                                                                                                                                                                                 ;
; 7.409 ; 7.625        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system_ctrl:u_system_ctrl|delay_cnt[8]                                                                                                                                                                                                 ;
; 7.409 ; 7.625        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system_ctrl:u_system_ctrl|delay_cnt[9]                                                                                                                                                                                                 ;
; 7.410 ; 7.626        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system_ctrl:u_system_ctrl|delay_done                                                                                                                                                                                                   ;
; 7.436 ; 7.666        ; 0.230          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|q_b[0]                           ;
; 7.436 ; 7.666        ; 0.230          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|q_b[10]                          ;
; 7.436 ; 7.666        ; 0.230          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|q_b[11]                          ;
; 7.436 ; 7.666        ; 0.230          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|q_b[12]                          ;
; 7.436 ; 7.666        ; 0.230          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|q_b[13]                          ;
; 7.436 ; 7.666        ; 0.230          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|q_b[14]                          ;
; 7.436 ; 7.666        ; 0.230          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|q_b[15]                          ;
; 7.436 ; 7.666        ; 0.230          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|q_b[1]                           ;
; 7.436 ; 7.666        ; 0.230          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|q_b[2]                           ;
; 7.436 ; 7.666        ; 0.230          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|q_b[3]                           ;
; 7.436 ; 7.666        ; 0.230          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|q_b[4]                           ;
; 7.436 ; 7.666        ; 0.230          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|q_b[5]                           ;
; 7.436 ; 7.666        ; 0.230          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|q_b[6]                           ;
; 7.436 ; 7.666        ; 0.230          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|q_b[7]                           ;
; 7.436 ; 7.666        ; 0.230          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|q_b[8]                           ;
; 7.436 ; 7.666        ; 0.230          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|q_b[9]                           ;
; 7.436 ; 7.666        ; 0.230          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|ram_block11a0~portb_address_reg0 ;
; 7.486 ; 7.716        ; 0.230          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|q_b[0]                           ;
; 7.486 ; 7.716        ; 0.230          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|q_b[10]                          ;
; 7.486 ; 7.716        ; 0.230          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|q_b[11]                          ;
; 7.486 ; 7.716        ; 0.230          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|q_b[12]                          ;
; 7.486 ; 7.716        ; 0.230          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|q_b[13]                          ;
; 7.486 ; 7.716        ; 0.230          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|q_b[14]                          ;
; 7.486 ; 7.716        ; 0.230          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|q_b[15]                          ;
; 7.486 ; 7.716        ; 0.230          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|q_b[1]                           ;
; 7.486 ; 7.716        ; 0.230          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|q_b[2]                           ;
; 7.486 ; 7.716        ; 0.230          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|q_b[3]                           ;
; 7.486 ; 7.716        ; 0.230          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|q_b[4]                           ;
; 7.486 ; 7.716        ; 0.230          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|q_b[5]                           ;
; 7.486 ; 7.716        ; 0.230          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|q_b[6]                           ;
; 7.486 ; 7.716        ; 0.230          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|q_b[7]                           ;
; 7.486 ; 7.716        ; 0.230          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|q_b[8]                           ;
; 7.486 ; 7.716        ; 0.230          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|q_b[9]                           ;
; 7.487 ; 7.717        ; 0.230          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|ram_block11a0~portb_address_reg0 ;
; 7.524 ; 7.674        ; 0.150          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_out_reg[12]                                                                                                                                ;
; 7.524 ; 7.674        ; 0.150          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Fall       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_out_reg[14]                                                                                                                                ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4]'                                                                                                   ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------------------+------------+---------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                                 ; Clock Edge ; Target                                                              ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------------------+------------+---------------------------------------------------------------------+
; 9.661 ; 9.877        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; smg_interface_demo:u4|demo_control_module:U1|C1[11]                 ;
; 9.661 ; 9.877        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; smg_interface_demo:u4|demo_control_module:U1|C1[14]                 ;
; 9.661 ; 9.877        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; smg_interface_demo:u4|demo_control_module:U1|C1[18]                 ;
; 9.661 ; 9.877        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; smg_interface_demo:u4|demo_control_module:U1|C1[19]                 ;
; 9.661 ; 9.877        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; smg_interface_demo:u4|demo_control_module:U1|C1[22]                 ;
; 9.661 ; 9.877        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; smg_interface_demo:u4|demo_control_module:U1|rNum[20]               ;
; 9.662 ; 9.878        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; rtc_test:u1|rtc_time:U2|ds1302_module:U1|i2c_com:U2|Count1[0]       ;
; 9.662 ; 9.878        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; rtc_test:u1|rtc_time:U2|ds1302_module:U1|i2c_com:U2|Count1[1]       ;
; 9.662 ; 9.878        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; rtc_test:u1|rtc_time:U2|ds1302_module:U1|i2c_com:U2|Count1[2]       ;
; 9.662 ; 9.878        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; rtc_test:u1|rtc_time:U2|ds1302_module:U1|i2c_com:U2|Count1[3]       ;
; 9.662 ; 9.878        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; rtc_test:u1|rtc_time:U2|ds1302_module:U1|i2c_com:U2|Count1[4]       ;
; 9.667 ; 9.883        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; smg_interface_demo:u4|demo_control_module:U1|i[2]                   ;
; 9.667 ; 9.883        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; smg_interface_demo:u4|demo_control_module:U1|i[3]                   ;
; 9.668 ; 9.884        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; key_test:u6|key_scan[0]                                             ;
; 9.668 ; 9.884        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; key_test:u6|key_scan[1]                                             ;
; 9.668 ; 9.884        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; key_test:u6|key_scan[2]                                             ;
; 9.668 ; 9.884        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; led_test:u2|timer[10]                                               ;
; 9.668 ; 9.884        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; led_test:u2|timer[13]                                               ;
; 9.668 ; 9.884        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; led_test:u2|timer[15]                                               ;
; 9.668 ; 9.884        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; led_test:u2|timer[1]                                                ;
; 9.668 ; 9.884        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; led_test:u2|timer[2]                                                ;
; 9.668 ; 9.884        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; led_test:u2|timer[3]                                                ;
; 9.668 ; 9.884        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; led_test:u2|timer[4]                                                ;
; 9.668 ; 9.884        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; led_test:u2|timer[5]                                                ;
; 9.668 ; 9.884        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; led_test:u2|timer[6]                                                ;
; 9.668 ; 9.884        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; led_test:u2|timer[7]                                                ;
; 9.668 ; 9.884        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; led_test:u2|timer[8]                                                ;
; 9.669 ; 9.885        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; led_test:u2|timer[0]                                                ;
; 9.669 ; 9.885        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; led_test:u2|timer[11]                                               ;
; 9.669 ; 9.885        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; led_test:u2|timer[12]                                               ;
; 9.669 ; 9.885        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; led_test:u2|timer[14]                                               ;
; 9.669 ; 9.885        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; led_test:u2|timer[21]                                               ;
; 9.669 ; 9.885        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; led_test:u2|timer[9]                                                ;
; 9.670 ; 9.886        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; key_test:u6|count[10]                                               ;
; 9.670 ; 9.886        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; key_test:u6|count[11]                                               ;
; 9.670 ; 9.886        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; key_test:u6|count[12]                                               ;
; 9.670 ; 9.886        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; key_test:u6|count[13]                                               ;
; 9.670 ; 9.886        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; key_test:u6|count[14]                                               ;
; 9.670 ; 9.886        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; key_test:u6|count[15]                                               ;
; 9.670 ; 9.886        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; key_test:u6|count[16]                                               ;
; 9.670 ; 9.886        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; key_test:u6|count[17]                                               ;
; 9.670 ; 9.886        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; key_test:u6|count[18]                                               ;
; 9.670 ; 9.886        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; key_test:u6|count[19]                                               ;
; 9.670 ; 9.886        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; led_test:u2|timer[17]                                               ;
; 9.670 ; 9.886        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; led_test:u2|timer[22]                                               ;
; 9.670 ; 9.886        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; led_test:u2|timer[25]                                               ;
; 9.670 ; 9.886        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; rtc_test:u1|rtc_time:U2|ds1302_module:U1|i2c_com:U2|rData[4]        ;
; 9.670 ; 9.886        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; rtc_test:u1|rtc_time:U2|i[0]                                        ;
; 9.670 ; 9.886        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; rtc_test:u1|rtc_time:U2|i[1]                                        ;
; 9.670 ; 9.886        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; rtc_test:u1|rtc_time:U2|i[2]                                        ;
; 9.670 ; 9.886        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; rtc_test:u1|rtc_time:U2|isStart[2]                                  ;
; 9.670 ; 9.886        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; rtc_test:u1|rtc_time:U2|rData[5]                                    ;
; 9.670 ; 9.886        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; smg_interface_demo:u4|demo_control_module:U1|rNum[15]               ;
; 9.670 ; 9.886        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sos_generator_module:u5|control_module:U1|Count1[14]                ;
; 9.670 ; 9.886        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sos_generator_module:u5|control_module:U1|Count1[15]                ;
; 9.670 ; 9.886        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sos_generator_module:u5|control_module:U1|Count1[16]                ;
; 9.670 ; 9.886        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sos_generator_module:u5|control_module:U1|Count1[17]                ;
; 9.670 ; 9.886        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sos_generator_module:u5|control_module:U1|Count1[18]                ;
; 9.670 ; 9.886        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sos_generator_module:u5|control_module:U1|Count1[19]                ;
; 9.670 ; 9.886        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sos_generator_module:u5|control_module:U1|Count1[20]                ;
; 9.670 ; 9.886        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sos_generator_module:u5|control_module:U1|Count1[21]                ;
; 9.670 ; 9.886        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sos_generator_module:u5|control_module:U1|Count1[22]                ;
; 9.670 ; 9.886        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sos_generator_module:u5|control_module:U1|Count1[23]                ;
; 9.670 ; 9.886        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sos_generator_module:u5|control_module:U1|Count1[24]                ;
; 9.670 ; 9.886        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sos_generator_module:u5|control_module:U1|Count1[25]                ;
; 9.670 ; 9.886        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sos_generator_module:u5|control_module:U1|Count1[26]                ;
; 9.670 ; 9.886        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sos_generator_module:u5|control_module:U1|Count1[27]                ;
; 9.671 ; 9.887        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; key_test:u6|count[0]                                                ;
; 9.671 ; 9.887        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; key_test:u6|count[1]                                                ;
; 9.671 ; 9.887        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; key_test:u6|count[2]                                                ;
; 9.671 ; 9.887        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; key_test:u6|count[3]                                                ;
; 9.671 ; 9.887        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; key_test:u6|count[4]                                                ;
; 9.671 ; 9.887        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; key_test:u6|count[5]                                                ;
; 9.671 ; 9.887        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; key_test:u6|count[6]                                                ;
; 9.671 ; 9.887        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; key_test:u6|count[7]                                                ;
; 9.671 ; 9.887        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; key_test:u6|count[8]                                                ;
; 9.671 ; 9.887        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; key_test:u6|count[9]                                                ;
; 9.671 ; 9.887        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; led_test:u2|timer[16]                                               ;
; 9.671 ; 9.887        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; led_test:u2|timer[18]                                               ;
; 9.671 ; 9.887        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; led_test:u2|timer[19]                                               ;
; 9.671 ; 9.887        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; led_test:u2|timer[20]                                               ;
; 9.671 ; 9.887        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; led_test:u2|timer[23]                                               ;
; 9.671 ; 9.887        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; led_test:u2|timer[24]                                               ;
; 9.671 ; 9.887        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; led_test:u2|timer[26]                                               ;
; 9.671 ; 9.887        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; led_test:u2|timer[27]                                               ;
; 9.671 ; 9.887        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; led_test:u2|timer[28]                                               ;
; 9.671 ; 9.887        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; led_test:u2|timer[29]                                               ;
; 9.671 ; 9.887        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; led_test:u2|timer[30]                                               ;
; 9.671 ; 9.887        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; led_test:u2|timer[31]                                               ;
; 9.671 ; 9.887        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; rtc_test:u1|rtc_time:U2|ds1302_module:U1|cmd_control:U1|isStart[0]  ;
; 9.671 ; 9.887        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; rtc_test:u1|rtc_time:U2|rData[1]                                    ;
; 9.671 ; 9.887        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; smg_interface_demo:u4|demo_control_module:U1|rNum[10]               ;
; 9.671 ; 9.887        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; smg_interface_demo:u4|demo_control_module:U1|rNum[11]               ;
; 9.671 ; 9.887        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; smg_interface_demo:u4|demo_control_module:U1|rNum[4]                ;
; 9.671 ; 9.887        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; smg_interface_demo:u4|demo_control_module:U1|rNum[5]                ;
; 9.671 ; 9.887        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; smg_interface_demo:u4|demo_control_module:U1|rNum[6]                ;
; 9.671 ; 9.887        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; smg_interface_demo:u4|demo_control_module:U1|rNum[7]                ;
; 9.671 ; 9.887        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; smg_interface_demo:u4|demo_control_module:U1|rNum[8]                ;
; 9.671 ; 9.887        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; smg_interface_demo:u4|demo_control_module:U1|rNum[9]                ;
; 9.671 ; 9.887        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; smg_interface_demo:u4|smg_interface:U2|smg_control_module:U1|C1[14] ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------------------+------------+---------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLK_50M'                                                                                                                ;
+--------+--------------+----------------+------------------+---------+------------+---------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                                          ;
+--------+--------------+----------------+------------------+---------+------------+---------------------------------------------------------------------------------+
; 9.855  ; 9.855        ; 0.000          ; Low Pulse Width  ; CLK_50M ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.855  ; 9.855        ; 0.000          ; Low Pulse Width  ; CLK_50M ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]           ;
; 9.855  ; 9.855        ; 0.000          ; Low Pulse Width  ; CLK_50M ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2]           ;
; 9.855  ; 9.855        ; 0.000          ; Low Pulse Width  ; CLK_50M ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3]           ;
; 9.855  ; 9.855        ; 0.000          ; Low Pulse Width  ; CLK_50M ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4]           ;
; 9.855  ; 9.855        ; 0.000          ; Low Pulse Width  ; CLK_50M ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.904  ; 9.904        ; 0.000          ; Low Pulse Width  ; CLK_50M ; Rise       ; CLK_50M~input|o                                                                 ;
; 9.921  ; 9.921        ; 0.000          ; Low Pulse Width  ; CLK_50M ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLK_50M ; Rise       ; CLK_50M~input|i                                                                 ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLK_50M ; Rise       ; CLK_50M~input|i                                                                 ;
; 10.079 ; 10.079       ; 0.000          ; High Pulse Width ; CLK_50M ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.096 ; 10.096       ; 0.000          ; High Pulse Width ; CLK_50M ; Rise       ; CLK_50M~input|o                                                                 ;
; 10.144 ; 10.144       ; 0.000          ; High Pulse Width ; CLK_50M ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.144 ; 10.144       ; 0.000          ; High Pulse Width ; CLK_50M ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]           ;
; 10.144 ; 10.144       ; 0.000          ; High Pulse Width ; CLK_50M ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2]           ;
; 10.144 ; 10.144       ; 0.000          ; High Pulse Width ; CLK_50M ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3]           ;
; 10.144 ; 10.144       ; 0.000          ; High Pulse Width ; CLK_50M ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4]           ;
; 10.144 ; 10.144       ; 0.000          ; High Pulse Width ; CLK_50M ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; CLK_50M ; Rise       ; CLK_50M                                                                         ;
+--------+--------------+----------------+------------------+---------+------------+---------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                                                                                                    ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                 ; Clock Edge ; Target                                                                                                                                                                                                              ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 19.667 ; 19.883       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3 ;
; 19.667 ; 19.883       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4 ;
; 19.667 ; 19.883       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5 ;
; 19.667 ; 19.883       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6 ;
; 19.667 ; 19.883       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7 ;
; 19.667 ; 19.883       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8 ;
; 19.667 ; 19.883       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9 ;
; 19.672 ; 19.888       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|delayed_wrptr_g[0]                     ;
; 19.672 ; 19.888       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|delayed_wrptr_g[1]                     ;
; 19.672 ; 19.888       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|delayed_wrptr_g[2]                     ;
; 19.672 ; 19.888       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|delayed_wrptr_g[3]                     ;
; 19.672 ; 19.888       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|delayed_wrptr_g[4]                     ;
; 19.673 ; 19.889       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|wrptr_g[5]                             ;
; 19.673 ; 19.889       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|wrptr_g[7]                             ;
; 19.673 ; 19.889       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|wrptr_g[8]                             ;
; 19.673 ; 19.889       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|wrptr_g[9]                             ;
; 19.716 ; 19.932       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|cnt[13]                                                                                                                                                        ;
; 19.716 ; 19.932       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|cnt[19]                                                                                                                                                        ;
; 19.716 ; 19.932       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|cnt[21]                                                                                                                                                        ;
; 19.716 ; 19.932       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|mystate.0010                                                                                                                                                   ;
; 19.716 ; 19.932       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|mystate.0011                                                                                                                                                   ;
; 19.716 ; 19.932       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|mystate.0100                                                                                                                                                   ;
; 19.716 ; 19.932       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|myvalid                                                                                                                                                        ;
; 19.717 ; 19.933       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|mydata[10]                                                                                                                                                     ;
; 19.717 ; 19.933       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|mydata[11]                                                                                                                                                     ;
; 19.717 ; 19.933       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|mydata[12]                                                                                                                                                     ;
; 19.717 ; 19.933       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|mydata[13]                                                                                                                                                     ;
; 19.717 ; 19.933       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|mydata[14]                                                                                                                                                     ;
; 19.717 ; 19.933       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|mydata[8]                                                                                                                                                      ;
; 19.717 ; 19.933       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|mydata[9]                                                                                                                                                      ;
; 19.717 ; 19.933       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|mydata_o[10]                                                                                                                                                   ;
; 19.717 ; 19.933       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|mydata_o[11]                                                                                                                                                   ;
; 19.717 ; 19.933       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|mydata_o[12]                                                                                                                                                   ;
; 19.717 ; 19.933       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|mydata_o[13]                                                                                                                                                   ;
; 19.717 ; 19.933       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|mydata_o[14]                                                                                                                                                   ;
; 19.717 ; 19.933       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|mydata_o[15]                                                                                                                                                   ;
; 19.717 ; 19.933       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|mydata_o[6]                                                                                                                                                    ;
; 19.717 ; 19.933       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|mydata_o[8]                                                                                                                                                    ;
; 19.717 ; 19.933       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|mydata_o[9]                                                                                                                                                    ;
; 19.717 ; 19.933       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|sec_size[0]                                                                                                                                                    ;
; 19.717 ; 19.933       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|sec_size[10]                                                                                                                                                   ;
; 19.717 ; 19.933       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|sec_size[11]                                                                                                                                                   ;
; 19.717 ; 19.933       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|sec_size[1]                                                                                                                                                    ;
; 19.717 ; 19.933       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|sec_size[2]                                                                                                                                                    ;
; 19.717 ; 19.933       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|sec_size[3]                                                                                                                                                    ;
; 19.717 ; 19.933       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|sec_size[4]                                                                                                                                                    ;
; 19.717 ; 19.933       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|sec_size[5]                                                                                                                                                    ;
; 19.717 ; 19.933       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|sec_size[6]                                                                                                                                                    ;
; 19.717 ; 19.933       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|sec_size[7]                                                                                                                                                    ;
; 19.717 ; 19.933       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|sec_size[8]                                                                                                                                                    ;
; 19.717 ; 19.933       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|sec_size[9]                                                                                                                                                    ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|CMD17[10]                                                                                                                                                      ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|CMD17[11]                                                                                                                                                      ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|CMD17[12]                                                                                                                                                      ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|CMD17[13]                                                                                                                                                      ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|CMD17[14]                                                                                                                                                      ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|CMD17[15]                                                                                                                                                      ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|CMD17[16]                                                                                                                                                      ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|CMD17[17]                                                                                                                                                      ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|CMD17[18]                                                                                                                                                      ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|CMD17[19]                                                                                                                                                      ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|CMD17[20]                                                                                                                                                      ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|CMD17[21]                                                                                                                                                      ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|CMD17[22]                                                                                                                                                      ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|CMD17[23]                                                                                                                                                      ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|CMD17[24]                                                                                                                                                      ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|CMD17[25]                                                                                                                                                      ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|CMD17[26]                                                                                                                                                      ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|CMD17[27]                                                                                                                                                      ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|CMD17[28]                                                                                                                                                      ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|CMD17[29]                                                                                                                                                      ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|CMD17[30]                                                                                                                                                      ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|CMD17[31]                                                                                                                                                      ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|CMD17[32]                                                                                                                                                      ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|CMD17[33]                                                                                                                                                      ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|CMD17[34]                                                                                                                                                      ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|CMD17[35]                                                                                                                                                      ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|CMD17[36]                                                                                                                                                      ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|CMD17[37]                                                                                                                                                      ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|CMD17[38]                                                                                                                                                      ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|CMD17[39]                                                                                                                                                      ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|CMD17[40]                                                                                                                                                      ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|CMD17[41]                                                                                                                                                      ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|CMD17[42]                                                                                                                                                      ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|CMD17[43]                                                                                                                                                      ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|CMD17[44]                                                                                                                                                      ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|CMD17[6]                                                                                                                                                       ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|CMD17[7]                                                                                                                                                       ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|CMD17[8]                                                                                                                                                       ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|CMD17[9]                                                                                                                                                       ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|cnt[0]                                                                                                                                                         ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|cnt[10]                                                                                                                                                        ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|cnt[11]                                                                                                                                                        ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|cnt[12]                                                                                                                                                        ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|cnt[14]                                                                                                                                                        ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|cnt[15]                                                                                                                                                        ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|cnt[16]                                                                                                                                                        ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|cnt[17]                                                                                                                                                        ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|cnt[18]                                                                                                                                                        ;
; 19.718 ; 19.934       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|cnt[1]                                                                                                                                                         ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                  ;
+------------+------------+-------+-------+------------+-----------------------------------------------------------------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                       ;
+------------+------------+-------+-------+------------+-----------------------------------------------------------------------+
; S_DB[*]    ; CLK_50M    ; 4.108 ; 4.258 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[0]   ; CLK_50M    ; 4.108 ; 4.247 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[1]   ; CLK_50M    ; 3.932 ; 4.090 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[2]   ; CLK_50M    ; 3.747 ; 3.871 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[3]   ; CLK_50M    ; 3.963 ; 4.142 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[4]   ; CLK_50M    ; 3.930 ; 4.087 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[5]   ; CLK_50M    ; 3.951 ; 4.099 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[6]   ; CLK_50M    ; 4.101 ; 4.222 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[7]   ; CLK_50M    ; 4.076 ; 4.258 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[8]   ; CLK_50M    ; 4.086 ; 4.173 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[9]   ; CLK_50M    ; 3.768 ; 3.920 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[10]  ; CLK_50M    ; 3.948 ; 4.114 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[11]  ; CLK_50M    ; 3.805 ; 3.928 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[12]  ; CLK_50M    ; 3.973 ; 4.139 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[13]  ; CLK_50M    ; 4.060 ; 4.243 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[14]  ; CLK_50M    ; 4.015 ; 4.167 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[15]  ; CLK_50M    ; 3.815 ; 3.913 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
; SD_dataout ; CLK_50M    ; 4.217 ; 4.776 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ;
; DS1302_SIO ; CLK_50M    ; 6.007 ; 6.011 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ;
; key_in[*]  ; CLK_50M    ; 2.195 ; 2.559 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ;
;  key_in[0] ; CLK_50M    ; 2.045 ; 2.411 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ;
;  key_in[1] ; CLK_50M    ; 2.195 ; 2.559 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ;
;  key_in[2] ; CLK_50M    ; 2.030 ; 2.369 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ;
+------------+------------+-------+-------+------------+-----------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                     ;
+------------+------------+--------+--------+------------+-----------------------------------------------------------------------+
; Data Port  ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                       ;
+------------+------------+--------+--------+------------+-----------------------------------------------------------------------+
; S_DB[*]    ; CLK_50M    ; -3.018 ; -3.128 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[0]   ; CLK_50M    ; -3.363 ; -3.490 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[1]   ; CLK_50M    ; -3.212 ; -3.365 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[2]   ; CLK_50M    ; -3.018 ; -3.128 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[3]   ; CLK_50M    ; -3.242 ; -3.413 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[4]   ; CLK_50M    ; -3.210 ; -3.361 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[5]   ; CLK_50M    ; -3.230 ; -3.373 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[6]   ; CLK_50M    ; -3.356 ; -3.466 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[7]   ; CLK_50M    ; -3.350 ; -3.525 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[8]   ; CLK_50M    ; -3.344 ; -3.419 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[9]   ; CLK_50M    ; -3.039 ; -3.175 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[10]  ; CLK_50M    ; -3.228 ; -3.387 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[11]  ; CLK_50M    ; -3.074 ; -3.183 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[12]  ; CLK_50M    ; -3.252 ; -3.412 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[13]  ; CLK_50M    ; -3.335 ; -3.510 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[14]  ; CLK_50M    ; -3.292 ; -3.438 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[15]  ; CLK_50M    ; -3.085 ; -3.169 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
; SD_dataout ; CLK_50M    ; -1.413 ; -1.675 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ;
; DS1302_SIO ; CLK_50M    ; -4.052 ; -4.118 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ;
; key_in[*]  ; CLK_50M    ; -1.379 ; -1.699 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ;
;  key_in[0] ; CLK_50M    ; -1.394 ; -1.739 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ;
;  key_in[1] ; CLK_50M    ; -1.537 ; -1.882 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ;
;  key_in[2] ; CLK_50M    ; -1.379 ; -1.699 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ;
+------------+------------+--------+--------+------------+-----------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                             ;
+---------------+------------------------------+-------+-------+------------+-----------------------------------------------------------------------+
; Data Port     ; Clock Port                   ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                       ;
+---------------+------------------------------+-------+-------+------------+-----------------------------------------------------------------------+
; tx            ; rtc_test:u1|clkdiv:u0|clkout ; 6.609 ; 6.274 ; Rise       ; rtc_test:u1|clkdiv:u0|clkout                                          ;
; vga_hs        ; CLK_50M                      ; 6.974 ; 6.493 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
; vga_vs        ; CLK_50M                      ; 6.212 ; 5.753 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
; vga_blue[*]   ; CLK_50M                      ; 3.247 ; 3.152 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_blue[0]  ; CLK_50M                      ; 3.239 ; 3.144 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_blue[1]  ; CLK_50M                      ; 3.226 ; 3.140 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_blue[2]  ; CLK_50M                      ; 3.229 ; 3.134 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_blue[3]  ; CLK_50M                      ; 3.216 ; 3.130 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_blue[4]  ; CLK_50M                      ; 3.247 ; 3.152 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
; vga_green[*]  ; CLK_50M                      ; 3.237 ; 3.142 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_green[0] ; CLK_50M                      ; 3.216 ; 3.130 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_green[1] ; CLK_50M                      ; 3.220 ; 3.134 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_green[2] ; CLK_50M                      ; 3.237 ; 3.142 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_green[3] ; CLK_50M                      ; 3.236 ; 3.141 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_green[4] ; CLK_50M                      ; 3.225 ; 3.130 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_green[5] ; CLK_50M                      ; 3.222 ; 3.136 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
; vga_red[*]    ; CLK_50M                      ; 5.122 ; 4.666 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_red[0]   ; CLK_50M                      ; 3.305 ; 3.181 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_red[1]   ; CLK_50M                      ; 3.200 ; 3.114 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_red[2]   ; CLK_50M                      ; 3.206 ; 3.111 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_red[3]   ; CLK_50M                      ; 5.122 ; 4.666 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_red[4]   ; CLK_50M                      ; 3.230 ; 3.144 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
; S_A[*]        ; CLK_50M                      ; 6.628 ; 7.359 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_A[0]       ; CLK_50M                      ; 4.746 ; 4.995 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_A[1]       ; CLK_50M                      ; 4.955 ; 5.261 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_A[2]       ; CLK_50M                      ; 4.903 ; 5.218 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_A[3]       ; CLK_50M                      ; 5.076 ; 5.448 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_A[4]       ; CLK_50M                      ; 5.227 ; 5.606 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_A[5]       ; CLK_50M                      ; 4.762 ; 5.007 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_A[6]       ; CLK_50M                      ; 4.868 ; 5.156 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_A[7]       ; CLK_50M                      ; 4.926 ; 5.244 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_A[8]       ; CLK_50M                      ; 5.227 ; 5.612 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_A[9]       ; CLK_50M                      ; 5.243 ; 5.629 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_A[10]      ; CLK_50M                      ; 6.628 ; 7.359 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_A[11]      ; CLK_50M                      ; 5.189 ; 5.567 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
; S_BA[*]       ; CLK_50M                      ; 4.954 ; 5.234 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_BA[0]      ; CLK_50M                      ; 4.954 ; 5.234 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_BA[1]      ; CLK_50M                      ; 4.617 ; 4.854 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
; S_CKE         ; CLK_50M                      ; 4.354 ; 4.192 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
; S_DB[*]       ; CLK_50M                      ; 6.774 ; 6.159 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[0]      ; CLK_50M                      ; 4.998 ; 4.745 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[1]      ; CLK_50M                      ; 5.256 ; 4.953 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[2]      ; CLK_50M                      ; 5.142 ; 4.864 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[3]      ; CLK_50M                      ; 5.200 ; 4.910 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[4]      ; CLK_50M                      ; 4.845 ; 4.595 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[5]      ; CLK_50M                      ; 6.774 ; 6.159 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[6]      ; CLK_50M                      ; 5.235 ; 4.941 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[7]      ; CLK_50M                      ; 5.094 ; 4.786 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[8]      ; CLK_50M                      ; 4.380 ; 4.218 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[9]      ; CLK_50M                      ; 4.460 ; 4.273 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[10]     ; CLK_50M                      ; 4.583 ; 4.346 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[11]     ; CLK_50M                      ; 4.626 ; 4.390 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[12]     ; CLK_50M                      ; 4.665 ; 4.412 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[13]     ; CLK_50M                      ; 4.581 ; 4.357 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[14]     ; CLK_50M                      ; 4.598 ; 4.377 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[15]     ; CLK_50M                      ; 4.924 ; 4.632 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
; S_NCAS        ; CLK_50M                      ; 5.397 ; 5.733 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
; S_NCS         ; CLK_50M                      ; 4.301 ; 4.512 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
; S_NRAS        ; CLK_50M                      ; 5.538 ; 5.918 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
; S_NWE         ; CLK_50M                      ; 5.254 ; 5.602 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
; S_CLK         ; CLK_50M                      ; 2.972 ;       ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
; S_CLK         ; CLK_50M                      ;       ; 2.766 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
; SD_clk        ; CLK_50M                      ; 2.946 ;       ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ;
; SD_cs         ; CLK_50M                      ; 6.021 ; 5.488 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ;
; SD_datain     ; CLK_50M                      ; 4.963 ; 4.702 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ;
; SD_clk        ; CLK_50M                      ;       ; 2.740 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ;
; SD_cs         ; CLK_50M                      ; 7.086 ; 6.724 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ;
; SD_datain     ; CLK_50M                      ; 5.996 ; 5.705 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ;
; DS1302_RST    ; CLK_50M                      ; 4.555 ; 4.312 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ;
; DS1302_SCLK   ; CLK_50M                      ; 6.683 ; 5.955 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ;
; DS1302_SIO    ; CLK_50M                      ; 4.739 ; 4.557 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ;
; Pin_Out       ; CLK_50M                      ; 6.533 ; 7.216 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ;
; SMG_Data[*]   ; CLK_50M                      ; 5.973 ; 6.353 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ;
;  SMG_Data[0]  ; CLK_50M                      ; 4.703 ; 4.953 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ;
;  SMG_Data[1]  ; CLK_50M                      ; 5.401 ; 5.689 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ;
;  SMG_Data[2]  ; CLK_50M                      ; 5.796 ; 6.065 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ;
;  SMG_Data[3]  ; CLK_50M                      ; 5.000 ; 5.301 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ;
;  SMG_Data[4]  ; CLK_50M                      ; 5.973 ; 6.353 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ;
;  SMG_Data[5]  ; CLK_50M                      ; 5.357 ; 5.786 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ;
;  SMG_Data[6]  ; CLK_50M                      ; 5.441 ; 5.813 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ;
; Scan_Sig[*]   ; CLK_50M                      ; 6.704 ; 6.024 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ;
;  Scan_Sig[0]  ; CLK_50M                      ; 4.775 ; 4.483 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ;
;  Scan_Sig[1]  ; CLK_50M                      ; 6.704 ; 6.024 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ;
;  Scan_Sig[2]  ; CLK_50M                      ; 4.798 ; 4.501 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ;
;  Scan_Sig[3]  ; CLK_50M                      ; 4.803 ; 4.506 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ;
;  Scan_Sig[4]  ; CLK_50M                      ; 4.435 ; 4.185 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ;
;  Scan_Sig[5]  ; CLK_50M                      ; 3.992 ; 4.172 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ;
; led[*]        ; CLK_50M                      ; 4.738 ; 4.450 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ;
;  led[0]       ; CLK_50M                      ; 4.738 ; 4.450 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ;
;  led[1]       ; CLK_50M                      ; 4.434 ; 4.171 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ;
;  led[2]       ; CLK_50M                      ; 4.168 ; 3.967 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ;
;  led[3]       ; CLK_50M                      ; 4.116 ; 3.924 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ;
+---------------+------------------------------+-------+-------+------------+-----------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                     ;
+---------------+------------------------------+-------+-------+------------+-----------------------------------------------------------------------+
; Data Port     ; Clock Port                   ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                       ;
+---------------+------------------------------+-------+-------+------------+-----------------------------------------------------------------------+
; tx            ; rtc_test:u1|clkdiv:u0|clkout ; 6.331 ; 6.004 ; Rise       ; rtc_test:u1|clkdiv:u0|clkout                                          ;
; vga_hs        ; CLK_50M                      ; 4.986 ; 4.530 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
; vga_vs        ; CLK_50M                      ; 4.878 ; 4.514 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
; vga_blue[*]   ; CLK_50M                      ; 2.845 ; 2.758 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_blue[0]  ; CLK_50M                      ; 2.870 ; 2.775 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_blue[1]  ; CLK_50M                      ; 2.855 ; 2.768 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_blue[2]  ; CLK_50M                      ; 2.860 ; 2.765 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_blue[3]  ; CLK_50M                      ; 2.845 ; 2.758 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_blue[4]  ; CLK_50M                      ; 2.878 ; 2.783 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
; vga_green[*]  ; CLK_50M                      ; 2.845 ; 2.758 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_green[0] ; CLK_50M                      ; 2.845 ; 2.758 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_green[1] ; CLK_50M                      ; 2.849 ; 2.762 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_green[2] ; CLK_50M                      ; 2.868 ; 2.773 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_green[3] ; CLK_50M                      ; 2.867 ; 2.772 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_green[4] ; CLK_50M                      ; 2.856 ; 2.761 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_green[5] ; CLK_50M                      ; 2.852 ; 2.765 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
; vga_red[*]    ; CLK_50M                      ; 2.829 ; 2.742 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_red[0]   ; CLK_50M                      ; 2.934 ; 2.809 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_red[1]   ; CLK_50M                      ; 2.829 ; 2.742 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_red[2]   ; CLK_50M                      ; 2.837 ; 2.742 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_red[3]   ; CLK_50M                      ; 4.751 ; 4.294 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_red[4]   ; CLK_50M                      ; 2.859 ; 2.772 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
; S_A[*]        ; CLK_50M                      ; 4.199 ; 4.443 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_A[0]       ; CLK_50M                      ; 4.199 ; 4.443 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_A[1]       ; CLK_50M                      ; 4.398 ; 4.697 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_A[2]       ; CLK_50M                      ; 4.348 ; 4.656 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_A[3]       ; CLK_50M                      ; 4.515 ; 4.877 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_A[4]       ; CLK_50M                      ; 4.660 ; 5.028 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_A[5]       ; CLK_50M                      ; 4.215 ; 4.455 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_A[6]       ; CLK_50M                      ; 4.315 ; 4.595 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_A[7]       ; CLK_50M                      ; 4.371 ; 4.683 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_A[8]       ; CLK_50M                      ; 4.662 ; 5.037 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_A[9]       ; CLK_50M                      ; 4.676 ; 5.052 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_A[10]      ; CLK_50M                      ; 6.064 ; 6.785 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_A[11]      ; CLK_50M                      ; 4.625 ; 4.993 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
; S_BA[*]       ; CLK_50M                      ; 4.073 ; 4.304 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_BA[0]      ; CLK_50M                      ; 4.396 ; 4.668 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_BA[1]      ; CLK_50M                      ; 4.073 ; 4.304 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
; S_CKE         ; CLK_50M                      ; 3.827 ; 3.666 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
; S_DB[*]       ; CLK_50M                      ; 3.852 ; 3.691 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[0]      ; CLK_50M                      ; 4.445 ; 4.198 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[1]      ; CLK_50M                      ; 4.689 ; 4.395 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[2]      ; CLK_50M                      ; 4.580 ; 4.309 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[3]      ; CLK_50M                      ; 4.635 ; 4.352 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[4]      ; CLK_50M                      ; 4.294 ; 4.051 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[5]      ; CLK_50M                      ; 6.223 ; 5.614 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[6]      ; CLK_50M                      ; 4.672 ; 4.385 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[7]      ; CLK_50M                      ; 4.534 ; 4.234 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[8]      ; CLK_50M                      ; 3.852 ; 3.691 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[9]      ; CLK_50M                      ; 3.924 ; 3.741 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[10]     ; CLK_50M                      ; 4.047 ; 3.814 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[11]     ; CLK_50M                      ; 4.088 ; 3.856 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[12]     ; CLK_50M                      ; 4.126 ; 3.878 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[13]     ; CLK_50M                      ; 4.045 ; 3.825 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[14]     ; CLK_50M                      ; 4.062 ; 3.845 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[15]     ; CLK_50M                      ; 4.374 ; 4.089 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
; S_NCAS        ; CLK_50M                      ; 4.824 ; 5.152 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
; S_NCS         ; CLK_50M                      ; 3.771 ; 3.978 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
; S_NRAS        ; CLK_50M                      ; 4.956 ; 5.324 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
; S_NWE         ; CLK_50M                      ; 4.683 ; 5.021 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
; S_CLK         ; CLK_50M                      ; 2.511 ;       ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
; S_CLK         ; CLK_50M                      ;       ; 2.310 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
; SD_clk        ; CLK_50M                      ; 2.484 ;       ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ;
; SD_cs         ; CLK_50M                      ; 5.427 ; 4.910 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ;
; SD_datain     ; CLK_50M                      ; 4.413 ; 4.157 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ;
; SD_clk        ; CLK_50M                      ;       ; 2.283 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ;
; SD_cs         ; CLK_50M                      ; 5.887 ; 5.347 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ;
; SD_datain     ; CLK_50M                      ; 5.221 ; 4.848 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ;
; DS1302_RST    ; CLK_50M                      ; 4.019 ; 3.781 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ;
; DS1302_SCLK   ; CLK_50M                      ; 6.139 ; 5.420 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ;
; DS1302_SIO    ; CLK_50M                      ; 4.196 ; 4.017 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ;
; Pin_Out       ; CLK_50M                      ; 5.975 ; 6.650 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ;
; SMG_Data[*]   ; CLK_50M                      ; 4.159 ; 4.402 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ;
;  SMG_Data[0]  ; CLK_50M                      ; 4.159 ; 4.402 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ;
;  SMG_Data[1]  ; CLK_50M                      ; 4.829 ; 5.110 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ;
;  SMG_Data[2]  ; CLK_50M                      ; 5.208 ; 5.472 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ;
;  SMG_Data[3]  ; CLK_50M                      ; 4.443 ; 4.737 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ;
;  SMG_Data[4]  ; CLK_50M                      ; 5.375 ; 5.744 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ;
;  SMG_Data[5]  ; CLK_50M                      ; 4.786 ; 5.202 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ;
;  SMG_Data[6]  ; CLK_50M                      ; 4.867 ; 5.229 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ;
; Scan_Sig[*]   ; CLK_50M                      ; 3.475 ; 3.653 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ;
;  Scan_Sig[0]  ; CLK_50M                      ; 4.231 ; 3.946 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ;
;  Scan_Sig[1]  ; CLK_50M                      ; 6.159 ; 5.487 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ;
;  Scan_Sig[2]  ; CLK_50M                      ; 4.253 ; 3.963 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ;
;  Scan_Sig[3]  ; CLK_50M                      ; 4.258 ; 3.968 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ;
;  Scan_Sig[4]  ; CLK_50M                      ; 3.905 ; 3.661 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ;
;  Scan_Sig[5]  ; CLK_50M                      ; 3.475 ; 3.653 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ;
; led[*]        ; CLK_50M                      ; 3.597 ; 3.408 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ;
;  led[0]       ; CLK_50M                      ; 4.194 ; 3.913 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ;
;  led[1]       ; CLK_50M                      ; 3.903 ; 3.646 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ;
;  led[2]       ; CLK_50M                      ; 3.648 ; 3.450 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ;
;  led[3]       ; CLK_50M                      ; 3.597 ; 3.408 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ;
+---------------+------------------------------+-------+-------+------------+-----------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                                          ;
+------------+------------+-------+-------+------------+-----------------------------------------------------------------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                       ;
+------------+------------+-------+-------+------------+-----------------------------------------------------------------------+
; S_DB[*]    ; CLK_50M    ; 5.385 ; 5.235 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[0]   ; CLK_50M    ; 5.825 ; 5.659 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[1]   ; CLK_50M    ; 5.964 ; 5.814 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[2]   ; CLK_50M    ; 5.385 ; 5.235 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[3]   ; CLK_50M    ; 5.987 ; 5.837 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[4]   ; CLK_50M    ; 6.381 ; 6.231 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[5]   ; CLK_50M    ; 7.924 ; 7.400 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[6]   ; CLK_50M    ; 5.825 ; 5.659 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[7]   ; CLK_50M    ; 5.987 ; 5.837 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[8]   ; CLK_50M    ; 6.397 ; 6.212 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[9]   ; CLK_50M    ; 6.424 ; 6.274 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[10]  ; CLK_50M    ; 6.521 ; 6.336 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[11]  ; CLK_50M    ; 6.495 ; 6.310 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[12]  ; CLK_50M    ; 6.521 ; 6.336 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[13]  ; CLK_50M    ; 6.521 ; 6.336 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[14]  ; CLK_50M    ; 6.478 ; 6.293 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[15]  ; CLK_50M    ; 6.478 ; 6.293 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
; DS1302_SIO ; CLK_50M    ; 5.105 ; 4.939 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ;
+------------+------------+-------+-------+------------+-----------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                                  ;
+------------+------------+-------+-------+------------+-----------------------------------------------------------------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                       ;
+------------+------------+-------+-------+------------+-----------------------------------------------------------------------+
; S_DB[*]    ; CLK_50M    ; 4.844 ; 4.694 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[0]   ; CLK_50M    ; 5.224 ; 5.058 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[1]   ; CLK_50M    ; 5.399 ; 5.249 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[2]   ; CLK_50M    ; 4.844 ; 4.694 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[3]   ; CLK_50M    ; 5.422 ; 5.272 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[4]   ; CLK_50M    ; 5.800 ; 5.650 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[5]   ; CLK_50M    ; 7.358 ; 6.834 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[6]   ; CLK_50M    ; 5.224 ; 5.058 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[7]   ; CLK_50M    ; 5.422 ; 5.272 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[8]   ; CLK_50M    ; 5.819 ; 5.634 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[9]   ; CLK_50M    ; 5.841 ; 5.691 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[10]  ; CLK_50M    ; 5.938 ; 5.753 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[11]  ; CLK_50M    ; 5.913 ; 5.728 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[12]  ; CLK_50M    ; 5.938 ; 5.753 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[13]  ; CLK_50M    ; 5.938 ; 5.753 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[14]  ; CLK_50M    ; 5.897 ; 5.712 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[15]  ; CLK_50M    ; 5.897 ; 5.712 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
; DS1302_SIO ; CLK_50M    ; 4.533 ; 4.367 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ;
+------------+------------+-------+-------+------------+-----------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                                 ;
+------------+------------+-----------+-----------+------------+-----------------------------------------------------------------------+
; Data Port  ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                                       ;
+------------+------------+-----------+-----------+------------+-----------------------------------------------------------------------+
; S_DB[*]    ; CLK_50M    ; 5.108     ; 5.258     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[0]   ; CLK_50M    ; 5.486     ; 5.652     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[1]   ; CLK_50M    ; 5.562     ; 5.712     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[2]   ; CLK_50M    ; 5.108     ; 5.258     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[3]   ; CLK_50M    ; 5.573     ; 5.723     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[4]   ; CLK_50M    ; 5.910     ; 6.060     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[5]   ; CLK_50M    ; 7.140     ; 7.664     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[6]   ; CLK_50M    ; 5.486     ; 5.652     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[7]   ; CLK_50M    ; 5.573     ; 5.723     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[8]   ; CLK_50M    ; 5.933     ; 6.118     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[9]   ; CLK_50M    ; 5.960     ; 6.110     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[10]  ; CLK_50M    ; 6.022     ; 6.207     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[11]  ; CLK_50M    ; 6.005     ; 6.190     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[12]  ; CLK_50M    ; 6.022     ; 6.207     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[13]  ; CLK_50M    ; 6.022     ; 6.207     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[14]  ; CLK_50M    ; 5.972     ; 6.157     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[15]  ; CLK_50M    ; 5.972     ; 6.157     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
; DS1302_SIO ; CLK_50M    ; 4.802     ; 4.968     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ;
+------------+------------+-----------+-----------+------------+-----------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                                         ;
+------------+------------+-----------+-----------+------------+-----------------------------------------------------------------------+
; Data Port  ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                                       ;
+------------+------------+-----------+-----------+------------+-----------------------------------------------------------------------+
; S_DB[*]    ; CLK_50M    ; 4.572     ; 4.722     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[0]   ; CLK_50M    ; 4.892     ; 5.058     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[1]   ; CLK_50M    ; 5.007     ; 5.157     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[2]   ; CLK_50M    ; 4.572     ; 4.722     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[3]   ; CLK_50M    ; 5.019     ; 5.169     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[4]   ; CLK_50M    ; 5.342     ; 5.492     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[5]   ; CLK_50M    ; 6.584     ; 7.108     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[6]   ; CLK_50M    ; 4.892     ; 5.058     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[7]   ; CLK_50M    ; 5.019     ; 5.169     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[8]   ; CLK_50M    ; 5.366     ; 5.551     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[9]   ; CLK_50M    ; 5.390     ; 5.540     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[10]  ; CLK_50M    ; 5.452     ; 5.637     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[11]  ; CLK_50M    ; 5.435     ; 5.620     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[12]  ; CLK_50M    ; 5.452     ; 5.637     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[13]  ; CLK_50M    ; 5.452     ; 5.637     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[14]  ; CLK_50M    ; 5.404     ; 5.589     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[15]  ; CLK_50M    ; 5.404     ; 5.589     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
; DS1302_SIO ; CLK_50M    ; 4.236     ; 4.402     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ;
+------------+------------+-----------+-----------+------------+-----------------------------------------------------------------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                                             ;
+-----------------------------------------------------------------------+--------+---------------+
; Clock                                                                 ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------+--------+---------------+
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -1.006 ; -13.413       ;
; rtc_test:u1|clkdiv:u0|clkout                                          ; -0.966 ; -37.223       ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; -0.543 ; -1.401        ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; -0.064 ; -0.064        ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 8.145  ; 0.000         ;
+-----------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                                              ;
+-----------------------------------------------------------------------+--------+---------------+
; Clock                                                                 ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------+--------+---------------+
; rtc_test:u1|clkdiv:u0|clkout                                          ; -0.651 ; -23.677       ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.068  ; 0.000         ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.162  ; 0.000         ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.178  ; 0.000         ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.186  ; 0.000         ;
+-----------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                                          ;
+-----------------------------------------------------------------------+--------+---------------+
; Clock                                                                 ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------+--------+---------------+
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; -1.671 ; -316.166      ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.975 ; -39.202       ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; -0.559 ; -119.692      ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; -0.523 ; -5.753        ;
+-----------------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                                          ;
+-----------------------------------------------------------------------+-------+---------------+
; Clock                                                                 ; Slack ; End Point TNS ;
+-----------------------------------------------------------------------+-------+---------------+
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 1.145 ; 0.000         ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.219 ; 0.000         ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 1.346 ; 0.000         ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 1.383 ; 0.000         ;
+-----------------------------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                               ;
+-----------------------------------------------------------------------+--------+---------------+
; Clock                                                                 ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------+--------+---------------+
; rtc_test:u1|clkdiv:u0|clkout                                          ; -1.000 ; -58.000       ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 4.734  ; 0.000         ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 7.429  ; 0.000         ;
; CLK_50M                                                               ; 9.423  ; 0.000         ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 9.769  ; 0.000         ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 19.734 ; 0.000         ;
+-----------------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                     ; To Node                                                                                                                                                                                            ; Launch Clock                                                          ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; -1.006 ; key_test:u6|temp_value[2]                                                                                                                                                                                     ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_out_reg[13]                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.532        ; -0.085     ; 2.392      ;
; -0.997 ; key_test:u6|temp_value[2]                                                                                                                                                                                     ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_out_reg[3]                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.532        ; -0.080     ; 2.389      ;
; -0.971 ; key_test:u6|temp_value[2]                                                                                                                                                                                     ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_out_reg[0]                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.532        ; -0.079     ; 2.363      ;
; -0.954 ; key_test:u6|temp_value[0]                                                                                                                                                                                     ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_out_reg[13]                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.532        ; -0.085     ; 2.340      ;
; -0.945 ; key_test:u6|temp_value[2]                                                                                                                                                                                     ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_out_reg[9]                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.532        ; -0.085     ; 2.331      ;
; -0.945 ; key_test:u6|temp_value[0]                                                                                                                                                                                     ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_out_reg[3]                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.532        ; -0.080     ; 2.337      ;
; -0.919 ; key_test:u6|temp_value[0]                                                                                                                                                                                     ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_out_reg[0]                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.532        ; -0.079     ; 2.311      ;
; -0.913 ; key_test:u6|temp_value[2]                                                                                                                                                                                     ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_out_reg[2]                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.532        ; -0.079     ; 2.305      ;
; -0.893 ; key_test:u6|temp_value[0]                                                                                                                                                                                     ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_out_reg[9]                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.532        ; -0.085     ; 2.279      ;
; -0.874 ; key_test:u6|temp_value[0]                                                                                                                                                                                     ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_out_reg[7]                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.532        ; -0.081     ; 2.264      ;
; -0.861 ; key_test:u6|temp_value[2]                                                                                                                                                                                     ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_out_reg[6]                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.532        ; -0.083     ; 2.250      ;
; -0.861 ; key_test:u6|temp_value[0]                                                                                                                                                                                     ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_out_reg[2]                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.532        ; -0.079     ; 2.253      ;
; -0.860 ; key_test:u6|temp_value[2]                                                                                                                                                                                     ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_out_reg[8]                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.532        ; -0.084     ; 2.247      ;
; -0.842 ; key_test:u6|temp_value[2]                                                                                                                                                                                     ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_out_reg[7]                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.532        ; -0.081     ; 2.232      ;
; -0.830 ; key_test:u6|temp_value[1]                                                                                                                                                                                     ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_out_reg[13]                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.532        ; -0.085     ; 2.216      ;
; -0.821 ; key_test:u6|temp_value[1]                                                                                                                                                                                     ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_out_reg[3]                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.532        ; -0.080     ; 2.213      ;
; -0.809 ; key_test:u6|temp_value[0]                                                                                                                                                                                     ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_out_reg[6]                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.532        ; -0.083     ; 2.198      ;
; -0.808 ; key_test:u6|temp_value[0]                                                                                                                                                                                     ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_out_reg[8]                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.532        ; -0.084     ; 2.195      ;
; -0.795 ; key_test:u6|temp_value[1]                                                                                                                                                                                     ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_out_reg[0]                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.532        ; -0.079     ; 2.187      ;
; -0.791 ; key_test:u6|temp_value[0]                                                                                                                                                                                     ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_out_reg[1]                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.532        ; -0.080     ; 2.183      ;
; -0.771 ; key_test:u6|temp_value[0]                                                                                                                                                                                     ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_out_reg[4]                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.532        ; -0.081     ; 2.161      ;
; -0.769 ; key_test:u6|temp_value[1]                                                                                                                                                                                     ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_out_reg[9]                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.532        ; -0.085     ; 2.155      ;
; -0.758 ; key_test:u6|temp_value[2]                                                                                                                                                                                     ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_out_reg[1]                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.532        ; -0.080     ; 2.150      ;
; -0.740 ; key_test:u6|temp_value[2]                                                                                                                                                                                     ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_out_reg[4]                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.532        ; -0.081     ; 2.130      ;
; -0.737 ; key_test:u6|temp_value[1]                                                                                                                                                                                     ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_out_reg[2]                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.532        ; -0.079     ; 2.129      ;
; -0.714 ; key_test:u6|temp_value[1]                                                                                                                                                                                     ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_out_reg[7]                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.532        ; -0.081     ; 2.104      ;
; -0.685 ; key_test:u6|temp_value[1]                                                                                                                                                                                     ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_out_reg[6]                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.532        ; -0.083     ; 2.074      ;
; -0.684 ; key_test:u6|temp_value[1]                                                                                                                                                                                     ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_out_reg[8]                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.532        ; -0.084     ; 2.071      ;
; -0.678 ; key_test:u6|temp_value[2]                                                                                                                                                                                     ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_out_reg[11]                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.532        ; -0.086     ; 2.064      ;
; -0.631 ; key_test:u6|temp_value[1]                                                                                                                                                                                     ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_out_reg[1]                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.532        ; -0.080     ; 2.023      ;
; -0.626 ; key_test:u6|temp_value[0]                                                                                                                                                                                     ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_out_reg[11]                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.532        ; -0.086     ; 2.012      ;
; -0.615 ; key_test:u6|temp_value[0]                                                                                                                                                                                     ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_out_reg[15]                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.532        ; -0.089     ; 1.998      ;
; -0.611 ; key_test:u6|temp_value[1]                                                                                                                                                                                     ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_out_reg[4]                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.532        ; -0.081     ; 2.001      ;
; -0.607 ; key_test:u6|temp_value[1]                                                                                                                                                                                     ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_out_reg[5]                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.532        ; -0.080     ; 1.999      ;
; -0.588 ; key_test:u6|temp_value[0]                                                                                                                                                                                     ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_out_reg[12]                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.532        ; -0.089     ; 1.971      ;
; -0.556 ; key_test:u6|temp_value[2]                                                                                                                                                                                     ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_out_reg[5]                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.532        ; -0.080     ; 1.948      ;
; -0.556 ; key_test:u6|temp_value[2]                                                                                                                                                                                     ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_out_reg[12]                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.532        ; -0.089     ; 1.939      ;
; -0.548 ; key_test:u6|temp_value[2]                                                                                                                                                                                     ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_out_reg[15]                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.532        ; -0.089     ; 1.931      ;
; -0.535 ; key_test:u6|temp_value[0]                                                                                                                                                                                     ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_out_reg[14]                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.532        ; -0.088     ; 1.919      ;
; -0.505 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|delayed_wrptr_g[3]               ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|rdemp_eq_comp_lsb_aeb ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.086     ; 1.174      ;
; -0.502 ; key_test:u6|temp_value[1]                                                                                                                                                                                     ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_out_reg[11]                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.532        ; -0.086     ; 1.888      ;
; -0.497 ; key_test:u6|temp_value[2]                                                                                                                                                                                     ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_out_reg[14]                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.532        ; -0.088     ; 1.881      ;
; -0.457 ; key_test:u6|temp_value[2]                                                                                                                                                                                     ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_out_reg[10]                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.532        ; -0.086     ; 1.843      ;
; -0.455 ; key_test:u6|temp_value[1]                                                                                                                                                                                     ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_out_reg[15]                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.532        ; -0.089     ; 1.838      ;
; -0.451 ; key_test:u6|temp_value[1]                                                                                                                                                                                     ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_out_reg[10]                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.532        ; -0.086     ; 1.837      ;
; -0.439 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|delayed_wrptr_g[8]               ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|rdemp_eq_comp_msb_aeb ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.086     ; 1.108      ;
; -0.428 ; key_test:u6|temp_value[1]                                                                                                                                                                                     ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_out_reg[12]                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.532        ; -0.089     ; 1.811      ;
; -0.375 ; key_test:u6|temp_value[1]                                                                                                                                                                                     ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_out_reg[14]                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.532        ; -0.088     ; 1.759      ;
; -0.371 ; key_test:u6|temp_value[0]                                                                                                                                                                                     ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_out_reg[5]                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.532        ; -0.080     ; 1.763      ;
; -0.362 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|delayed_wrptr_g[4]               ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|rdemp_eq_comp_lsb_aeb ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.086     ; 1.031      ;
; -0.330 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|delayed_wrptr_g[7]               ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|rdemp_eq_comp_msb_aeb ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.086     ; 0.999      ;
; -0.311 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|delayed_wrptr_g[2]               ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|rdemp_eq_comp_lsb_aeb ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.086     ; 0.980      ;
; -0.274 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|delayed_wrptr_g[6]               ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|rdemp_eq_comp_msb_aeb ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.086     ; 0.943      ;
; -0.269 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|delayed_wrptr_g[5]               ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|rdemp_eq_comp_msb_aeb ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.086     ; 0.938      ;
; -0.261 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|delayed_wrptr_g[9]               ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|rdemp_eq_comp_msb_aeb ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.086     ; 0.930      ;
; -0.253 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|delayed_wrptr_g[0]               ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|rdemp_eq_comp_lsb_aeb ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.086     ; 0.922      ;
; -0.162 ; key_test:u6|temp_value[0]                                                                                                                                                                                     ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_out_reg[10]                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.532        ; -0.086     ; 1.548      ;
; -0.131 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|delayed_wrptr_g[1]               ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|rdemp_eq_comp_lsb_aeb ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.768        ; -0.086     ; 0.800      ;
; 4.450  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[5]                                                                                                               ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_out_reg[5]                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.035     ; 3.147      ;
; 4.490  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[6]                                                                                                               ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_out_reg[5]                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.035     ; 3.107      ;
; 4.532  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[4]                                                                                                               ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_out_reg[5]                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.035     ; 3.065      ;
; 4.541  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[3]                                                                                                               ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_out_reg[5]                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.035     ; 3.056      ;
; 4.560  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[4]                                                                                                               ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_out_reg[5]                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.035     ; 3.037      ;
; 4.589  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[3]                                                                                                               ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_out_reg[5]                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.035     ; 3.008      ;
; 4.598  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[6]                                                                                                               ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_out_reg[5]                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.035     ; 2.999      ;
; 4.609  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[0]                                                                                                               ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_out_reg[5]                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.035     ; 2.988      ;
; 4.639  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[10]                                                                                                              ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_out_reg[5]                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.035     ; 2.958      ;
; 4.656  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[7]                                                                                                               ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_out_reg[5]                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.035     ; 2.941      ;
; 4.681  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[5]                                                                                                               ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_out_reg[5]                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.035     ; 2.916      ;
; 4.690  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[8]                                                                                                               ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_out_reg[5]                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.035     ; 2.907      ;
; 4.693  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[9]                                                                                                               ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_out_reg[5]                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.035     ; 2.904      ;
; 4.726  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[1]                                                                                                               ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_out_reg[5]                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.035     ; 2.871      ;
; 4.775  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[7]                                                                                                               ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_out_reg[5]                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.035     ; 2.822      ;
; 4.795  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[2]                                                                                                               ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_out_reg[5]                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.035     ; 2.802      ;
; 4.888  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|q_b[13] ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_out_reg[13]                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.171     ; 2.572      ;
; 5.006  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[3]                                                                                                               ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_out_reg[3]                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.035     ; 2.591      ;
; 5.025  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[4]                                                                                                               ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_out_reg[3]                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.035     ; 2.572      ;
; 5.029  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[8]                                                                                                               ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_out_reg[5]                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.035     ; 2.568      ;
; 5.034  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|bar_data[5]                                                                                                           ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_out_reg[9]                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.037     ; 2.560      ;
; 5.037  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[3]                                                                                                               ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_out_reg[0]                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.034     ; 2.560      ;
; 5.056  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[4]                                                                                                               ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_out_reg[0]                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.034     ; 2.541      ;
; 5.062  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[10]                                                                                                              ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_out_reg[5]                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.035     ; 2.535      ;
; 5.063  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[6]                                                                                                               ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_out_reg[3]                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.035     ; 2.534      ;
; 5.065  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|q_b[5]  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_out_reg[5]                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.170     ; 2.397      ;
; 5.067  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[3]                                                                                                               ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_out_reg[9]                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.036     ; 2.528      ;
; 5.074  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[0]                                                                                                               ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_out_reg[3]                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.035     ; 2.523      ;
; 5.082  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|bar_data[5]                                                                                                           ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_out_reg[7]                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.037     ; 2.512      ;
; 5.086  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|q_b[3]  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_out_reg[3]                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.170     ; 2.376      ;
; 5.086  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[4]                                                                                                               ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_out_reg[9]                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.036     ; 2.509      ;
; 5.088  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[3]                                                                                                               ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_out_reg[2]                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.034     ; 2.509      ;
; 5.094  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[6]                                                                                                               ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_out_reg[0]                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.034     ; 2.503      ;
; 5.094  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[3]                                                                                                               ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_out_reg[10]                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.037     ; 2.501      ;
; 5.097  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[3]                                                                                                               ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_out_reg[7]                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.036     ; 2.498      ;
; 5.105  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[3]                                                                                                               ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_out_reg[1]                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.035     ; 2.492      ;
; 5.105  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[0]                                                                                                               ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_out_reg[0]                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.034     ; 2.492      ;
; 5.105  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[3]                                                                                                               ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_out_reg[13]                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.036     ; 2.490      ;
; 5.105  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[4]                                                                                                               ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_out_reg[10]                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.037     ; 2.490      ;
; 5.107  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[4]                                                                                                               ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_out_reg[2]                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.034     ; 2.490      ;
; 5.116  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[4]                                                                                                               ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_out_reg[7]                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.036     ; 2.479      ;
; 5.124  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[4]                                                                                                               ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|lcd_out_reg[1]                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 7.692        ; -0.035     ; 2.473      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'rtc_test:u1|clkdiv:u0|clkout'                                                                                                           ;
+--------+--------------------------+---------------------------+------------------------------+------------------------------+--------------+------------+------------+
; Slack  ; From Node                ; To Node                   ; Launch Clock                 ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------+---------------------------+------------------------------+------------------------------+--------------+------------+------------+
; -0.966 ; rtc_test:u1|k[2]         ; rtc_test:u1|txdata[0]     ; rtc_test:u1|clkdiv:u0|clkout ; rtc_test:u1|clkdiv:u0|clkout ; 1.000        ; -0.036     ; 1.917      ;
; -0.965 ; rtc_test:u1|k[0]         ; rtc_test:u1|txdata[0]     ; rtc_test:u1|clkdiv:u0|clkout ; rtc_test:u1|clkdiv:u0|clkout ; 1.000        ; -0.036     ; 1.916      ;
; -0.938 ; rtc_test:u1|k[2]         ; rtc_test:u1|txdata[3]     ; rtc_test:u1|clkdiv:u0|clkout ; rtc_test:u1|clkdiv:u0|clkout ; 1.000        ; -0.038     ; 1.887      ;
; -0.935 ; rtc_test:u1|uart_cnt[14] ; rtc_test:u1|uart_cnt[0]   ; rtc_test:u1|clkdiv:u0|clkout ; rtc_test:u1|clkdiv:u0|clkout ; 1.000        ; -0.037     ; 1.885      ;
; -0.935 ; rtc_test:u1|uart_cnt[14] ; rtc_test:u1|uart_cnt[1]   ; rtc_test:u1|clkdiv:u0|clkout ; rtc_test:u1|clkdiv:u0|clkout ; 1.000        ; -0.037     ; 1.885      ;
; -0.935 ; rtc_test:u1|uart_cnt[14] ; rtc_test:u1|uart_cnt[2]   ; rtc_test:u1|clkdiv:u0|clkout ; rtc_test:u1|clkdiv:u0|clkout ; 1.000        ; -0.037     ; 1.885      ;
; -0.935 ; rtc_test:u1|uart_cnt[14] ; rtc_test:u1|uart_cnt[3]   ; rtc_test:u1|clkdiv:u0|clkout ; rtc_test:u1|clkdiv:u0|clkout ; 1.000        ; -0.037     ; 1.885      ;
; -0.935 ; rtc_test:u1|uart_cnt[14] ; rtc_test:u1|uart_cnt[4]   ; rtc_test:u1|clkdiv:u0|clkout ; rtc_test:u1|clkdiv:u0|clkout ; 1.000        ; -0.037     ; 1.885      ;
; -0.935 ; rtc_test:u1|uart_cnt[14] ; rtc_test:u1|uart_cnt[5]   ; rtc_test:u1|clkdiv:u0|clkout ; rtc_test:u1|clkdiv:u0|clkout ; 1.000        ; -0.037     ; 1.885      ;
; -0.935 ; rtc_test:u1|uart_cnt[14] ; rtc_test:u1|uart_cnt[6]   ; rtc_test:u1|clkdiv:u0|clkout ; rtc_test:u1|clkdiv:u0|clkout ; 1.000        ; -0.037     ; 1.885      ;
; -0.935 ; rtc_test:u1|uart_cnt[14] ; rtc_test:u1|uart_cnt[7]   ; rtc_test:u1|clkdiv:u0|clkout ; rtc_test:u1|clkdiv:u0|clkout ; 1.000        ; -0.037     ; 1.885      ;
; -0.935 ; rtc_test:u1|uart_cnt[14] ; rtc_test:u1|uart_cnt[8]   ; rtc_test:u1|clkdiv:u0|clkout ; rtc_test:u1|clkdiv:u0|clkout ; 1.000        ; -0.037     ; 1.885      ;
; -0.935 ; rtc_test:u1|uart_cnt[14] ; rtc_test:u1|uart_cnt[9]   ; rtc_test:u1|clkdiv:u0|clkout ; rtc_test:u1|clkdiv:u0|clkout ; 1.000        ; -0.037     ; 1.885      ;
; -0.935 ; rtc_test:u1|uart_cnt[14] ; rtc_test:u1|uart_cnt[10]  ; rtc_test:u1|clkdiv:u0|clkout ; rtc_test:u1|clkdiv:u0|clkout ; 1.000        ; -0.037     ; 1.885      ;
; -0.935 ; rtc_test:u1|uart_cnt[14] ; rtc_test:u1|uart_cnt[11]  ; rtc_test:u1|clkdiv:u0|clkout ; rtc_test:u1|clkdiv:u0|clkout ; 1.000        ; -0.037     ; 1.885      ;
; -0.935 ; rtc_test:u1|uart_cnt[14] ; rtc_test:u1|uart_cnt[12]  ; rtc_test:u1|clkdiv:u0|clkout ; rtc_test:u1|clkdiv:u0|clkout ; 1.000        ; -0.037     ; 1.885      ;
; -0.935 ; rtc_test:u1|uart_cnt[14] ; rtc_test:u1|uart_cnt[13]  ; rtc_test:u1|clkdiv:u0|clkout ; rtc_test:u1|clkdiv:u0|clkout ; 1.000        ; -0.037     ; 1.885      ;
; -0.935 ; rtc_test:u1|uart_cnt[14] ; rtc_test:u1|uart_cnt[14]  ; rtc_test:u1|clkdiv:u0|clkout ; rtc_test:u1|clkdiv:u0|clkout ; 1.000        ; -0.037     ; 1.885      ;
; -0.935 ; rtc_test:u1|uart_cnt[14] ; rtc_test:u1|uart_cnt[15]  ; rtc_test:u1|clkdiv:u0|clkout ; rtc_test:u1|clkdiv:u0|clkout ; 1.000        ; -0.037     ; 1.885      ;
; -0.924 ; rtc_test:u1|uart_cnt[14] ; rtc_test:u1|wrsig         ; rtc_test:u1|clkdiv:u0|clkout ; rtc_test:u1|clkdiv:u0|clkout ; 1.000        ; -0.035     ; 1.876      ;
; -0.905 ; rtc_test:u1|k[1]         ; rtc_test:u1|txdata[0]     ; rtc_test:u1|clkdiv:u0|clkout ; rtc_test:u1|clkdiv:u0|clkout ; 1.000        ; -0.036     ; 1.856      ;
; -0.885 ; rtc_test:u1|uart_cnt[14] ; rtc_test:u1|txdata[0]     ; rtc_test:u1|clkdiv:u0|clkout ; rtc_test:u1|clkdiv:u0|clkout ; 1.000        ; -0.032     ; 1.840      ;
; -0.885 ; rtc_test:u1|uart_cnt[14] ; rtc_test:u1|txdata[6]     ; rtc_test:u1|clkdiv:u0|clkout ; rtc_test:u1|clkdiv:u0|clkout ; 1.000        ; -0.032     ; 1.840      ;
; -0.884 ; rtc_test:u1|uart_cnt[14] ; rtc_test:u1|txdata[5]     ; rtc_test:u1|clkdiv:u0|clkout ; rtc_test:u1|clkdiv:u0|clkout ; 1.000        ; -0.033     ; 1.838      ;
; -0.882 ; rtc_test:u1|uart_cnt[14] ; rtc_test:u1|txdata[1]     ; rtc_test:u1|clkdiv:u0|clkout ; rtc_test:u1|clkdiv:u0|clkout ; 1.000        ; -0.034     ; 1.835      ;
; -0.882 ; rtc_test:u1|uart_cnt[14] ; rtc_test:u1|txdata[2]     ; rtc_test:u1|clkdiv:u0|clkout ; rtc_test:u1|clkdiv:u0|clkout ; 1.000        ; -0.034     ; 1.835      ;
; -0.882 ; rtc_test:u1|uart_cnt[14] ; rtc_test:u1|txdata[4]     ; rtc_test:u1|clkdiv:u0|clkout ; rtc_test:u1|clkdiv:u0|clkout ; 1.000        ; -0.034     ; 1.835      ;
; -0.882 ; rtc_test:u1|uart_cnt[14] ; rtc_test:u1|txdata[3]     ; rtc_test:u1|clkdiv:u0|clkout ; rtc_test:u1|clkdiv:u0|clkout ; 1.000        ; -0.034     ; 1.835      ;
; -0.878 ; rtc_test:u1|k[0]         ; rtc_test:u1|txdata[3]     ; rtc_test:u1|clkdiv:u0|clkout ; rtc_test:u1|clkdiv:u0|clkout ; 1.000        ; -0.038     ; 1.827      ;
; -0.868 ; rtc_test:u1|uart_cnt[14] ; rtc_test:u1|uart_stat.001 ; rtc_test:u1|clkdiv:u0|clkout ; rtc_test:u1|clkdiv:u0|clkout ; 1.000        ; -0.032     ; 1.823      ;
; -0.849 ; rtc_test:u1|k[0]         ; rtc_test:u1|txdata[1]     ; rtc_test:u1|clkdiv:u0|clkout ; rtc_test:u1|clkdiv:u0|clkout ; 1.000        ; -0.038     ; 1.798      ;
; -0.845 ; rtc_test:u1|uart_cnt[11] ; rtc_test:u1|uart_cnt[0]   ; rtc_test:u1|clkdiv:u0|clkout ; rtc_test:u1|clkdiv:u0|clkout ; 1.000        ; -0.037     ; 1.795      ;
; -0.845 ; rtc_test:u1|uart_cnt[11] ; rtc_test:u1|uart_cnt[1]   ; rtc_test:u1|clkdiv:u0|clkout ; rtc_test:u1|clkdiv:u0|clkout ; 1.000        ; -0.037     ; 1.795      ;
; -0.845 ; rtc_test:u1|uart_cnt[11] ; rtc_test:u1|uart_cnt[2]   ; rtc_test:u1|clkdiv:u0|clkout ; rtc_test:u1|clkdiv:u0|clkout ; 1.000        ; -0.037     ; 1.795      ;
; -0.845 ; rtc_test:u1|uart_cnt[11] ; rtc_test:u1|uart_cnt[3]   ; rtc_test:u1|clkdiv:u0|clkout ; rtc_test:u1|clkdiv:u0|clkout ; 1.000        ; -0.037     ; 1.795      ;
; -0.845 ; rtc_test:u1|uart_cnt[11] ; rtc_test:u1|uart_cnt[4]   ; rtc_test:u1|clkdiv:u0|clkout ; rtc_test:u1|clkdiv:u0|clkout ; 1.000        ; -0.037     ; 1.795      ;
; -0.845 ; rtc_test:u1|uart_cnt[11] ; rtc_test:u1|uart_cnt[5]   ; rtc_test:u1|clkdiv:u0|clkout ; rtc_test:u1|clkdiv:u0|clkout ; 1.000        ; -0.037     ; 1.795      ;
; -0.845 ; rtc_test:u1|uart_cnt[11] ; rtc_test:u1|uart_cnt[6]   ; rtc_test:u1|clkdiv:u0|clkout ; rtc_test:u1|clkdiv:u0|clkout ; 1.000        ; -0.037     ; 1.795      ;
; -0.845 ; rtc_test:u1|uart_cnt[11] ; rtc_test:u1|uart_cnt[7]   ; rtc_test:u1|clkdiv:u0|clkout ; rtc_test:u1|clkdiv:u0|clkout ; 1.000        ; -0.037     ; 1.795      ;
; -0.845 ; rtc_test:u1|uart_cnt[11] ; rtc_test:u1|uart_cnt[8]   ; rtc_test:u1|clkdiv:u0|clkout ; rtc_test:u1|clkdiv:u0|clkout ; 1.000        ; -0.037     ; 1.795      ;
; -0.845 ; rtc_test:u1|uart_cnt[11] ; rtc_test:u1|uart_cnt[9]   ; rtc_test:u1|clkdiv:u0|clkout ; rtc_test:u1|clkdiv:u0|clkout ; 1.000        ; -0.037     ; 1.795      ;
; -0.845 ; rtc_test:u1|uart_cnt[11] ; rtc_test:u1|uart_cnt[10]  ; rtc_test:u1|clkdiv:u0|clkout ; rtc_test:u1|clkdiv:u0|clkout ; 1.000        ; -0.037     ; 1.795      ;
; -0.845 ; rtc_test:u1|uart_cnt[11] ; rtc_test:u1|uart_cnt[11]  ; rtc_test:u1|clkdiv:u0|clkout ; rtc_test:u1|clkdiv:u0|clkout ; 1.000        ; -0.037     ; 1.795      ;
; -0.845 ; rtc_test:u1|uart_cnt[11] ; rtc_test:u1|uart_cnt[12]  ; rtc_test:u1|clkdiv:u0|clkout ; rtc_test:u1|clkdiv:u0|clkout ; 1.000        ; -0.037     ; 1.795      ;
; -0.845 ; rtc_test:u1|uart_cnt[11] ; rtc_test:u1|uart_cnt[13]  ; rtc_test:u1|clkdiv:u0|clkout ; rtc_test:u1|clkdiv:u0|clkout ; 1.000        ; -0.037     ; 1.795      ;
; -0.845 ; rtc_test:u1|uart_cnt[11] ; rtc_test:u1|uart_cnt[14]  ; rtc_test:u1|clkdiv:u0|clkout ; rtc_test:u1|clkdiv:u0|clkout ; 1.000        ; -0.037     ; 1.795      ;
; -0.845 ; rtc_test:u1|uart_cnt[11] ; rtc_test:u1|uart_cnt[15]  ; rtc_test:u1|clkdiv:u0|clkout ; rtc_test:u1|clkdiv:u0|clkout ; 1.000        ; -0.037     ; 1.795      ;
; -0.843 ; rtc_test:u1|uart_cnt[11] ; rtc_test:u1|wrsig         ; rtc_test:u1|clkdiv:u0|clkout ; rtc_test:u1|clkdiv:u0|clkout ; 1.000        ; -0.035     ; 1.795      ;
; -0.839 ; rtc_test:u1|uart_cnt[12] ; rtc_test:u1|wrsig         ; rtc_test:u1|clkdiv:u0|clkout ; rtc_test:u1|clkdiv:u0|clkout ; 1.000        ; -0.035     ; 1.791      ;
; -0.837 ; rtc_test:u1|uart_cnt[12] ; rtc_test:u1|uart_cnt[0]   ; rtc_test:u1|clkdiv:u0|clkout ; rtc_test:u1|clkdiv:u0|clkout ; 1.000        ; -0.037     ; 1.787      ;
; -0.837 ; rtc_test:u1|uart_cnt[12] ; rtc_test:u1|uart_cnt[1]   ; rtc_test:u1|clkdiv:u0|clkout ; rtc_test:u1|clkdiv:u0|clkout ; 1.000        ; -0.037     ; 1.787      ;
; -0.837 ; rtc_test:u1|uart_cnt[12] ; rtc_test:u1|uart_cnt[2]   ; rtc_test:u1|clkdiv:u0|clkout ; rtc_test:u1|clkdiv:u0|clkout ; 1.000        ; -0.037     ; 1.787      ;
; -0.837 ; rtc_test:u1|uart_cnt[12] ; rtc_test:u1|uart_cnt[3]   ; rtc_test:u1|clkdiv:u0|clkout ; rtc_test:u1|clkdiv:u0|clkout ; 1.000        ; -0.037     ; 1.787      ;
; -0.837 ; rtc_test:u1|uart_cnt[12] ; rtc_test:u1|uart_cnt[4]   ; rtc_test:u1|clkdiv:u0|clkout ; rtc_test:u1|clkdiv:u0|clkout ; 1.000        ; -0.037     ; 1.787      ;
; -0.837 ; rtc_test:u1|uart_cnt[12] ; rtc_test:u1|uart_cnt[5]   ; rtc_test:u1|clkdiv:u0|clkout ; rtc_test:u1|clkdiv:u0|clkout ; 1.000        ; -0.037     ; 1.787      ;
; -0.837 ; rtc_test:u1|uart_cnt[12] ; rtc_test:u1|uart_cnt[6]   ; rtc_test:u1|clkdiv:u0|clkout ; rtc_test:u1|clkdiv:u0|clkout ; 1.000        ; -0.037     ; 1.787      ;
; -0.837 ; rtc_test:u1|uart_cnt[12] ; rtc_test:u1|uart_cnt[7]   ; rtc_test:u1|clkdiv:u0|clkout ; rtc_test:u1|clkdiv:u0|clkout ; 1.000        ; -0.037     ; 1.787      ;
; -0.837 ; rtc_test:u1|uart_cnt[12] ; rtc_test:u1|uart_cnt[8]   ; rtc_test:u1|clkdiv:u0|clkout ; rtc_test:u1|clkdiv:u0|clkout ; 1.000        ; -0.037     ; 1.787      ;
; -0.837 ; rtc_test:u1|uart_cnt[12] ; rtc_test:u1|uart_cnt[9]   ; rtc_test:u1|clkdiv:u0|clkout ; rtc_test:u1|clkdiv:u0|clkout ; 1.000        ; -0.037     ; 1.787      ;
; -0.837 ; rtc_test:u1|uart_cnt[12] ; rtc_test:u1|uart_cnt[10]  ; rtc_test:u1|clkdiv:u0|clkout ; rtc_test:u1|clkdiv:u0|clkout ; 1.000        ; -0.037     ; 1.787      ;
; -0.837 ; rtc_test:u1|uart_cnt[12] ; rtc_test:u1|uart_cnt[11]  ; rtc_test:u1|clkdiv:u0|clkout ; rtc_test:u1|clkdiv:u0|clkout ; 1.000        ; -0.037     ; 1.787      ;
; -0.837 ; rtc_test:u1|uart_cnt[12] ; rtc_test:u1|uart_cnt[12]  ; rtc_test:u1|clkdiv:u0|clkout ; rtc_test:u1|clkdiv:u0|clkout ; 1.000        ; -0.037     ; 1.787      ;
; -0.837 ; rtc_test:u1|uart_cnt[12] ; rtc_test:u1|uart_cnt[13]  ; rtc_test:u1|clkdiv:u0|clkout ; rtc_test:u1|clkdiv:u0|clkout ; 1.000        ; -0.037     ; 1.787      ;
; -0.837 ; rtc_test:u1|uart_cnt[12] ; rtc_test:u1|uart_cnt[14]  ; rtc_test:u1|clkdiv:u0|clkout ; rtc_test:u1|clkdiv:u0|clkout ; 1.000        ; -0.037     ; 1.787      ;
; -0.837 ; rtc_test:u1|uart_cnt[12] ; rtc_test:u1|uart_cnt[15]  ; rtc_test:u1|clkdiv:u0|clkout ; rtc_test:u1|clkdiv:u0|clkout ; 1.000        ; -0.037     ; 1.787      ;
; -0.830 ; rtc_test:u1|uart_cnt[14] ; rtc_test:u1|k[1]          ; rtc_test:u1|clkdiv:u0|clkout ; rtc_test:u1|clkdiv:u0|clkout ; 1.000        ; -0.033     ; 1.784      ;
; -0.830 ; rtc_test:u1|uart_cnt[14] ; rtc_test:u1|k[2]          ; rtc_test:u1|clkdiv:u0|clkout ; rtc_test:u1|clkdiv:u0|clkout ; 1.000        ; -0.033     ; 1.784      ;
; -0.830 ; rtc_test:u1|uart_cnt[14] ; rtc_test:u1|k[3]          ; rtc_test:u1|clkdiv:u0|clkout ; rtc_test:u1|clkdiv:u0|clkout ; 1.000        ; -0.033     ; 1.784      ;
; -0.830 ; rtc_test:u1|uart_cnt[14] ; rtc_test:u1|k[4]          ; rtc_test:u1|clkdiv:u0|clkout ; rtc_test:u1|clkdiv:u0|clkout ; 1.000        ; -0.033     ; 1.784      ;
; -0.830 ; rtc_test:u1|uart_cnt[14] ; rtc_test:u1|k[5]          ; rtc_test:u1|clkdiv:u0|clkout ; rtc_test:u1|clkdiv:u0|clkout ; 1.000        ; -0.033     ; 1.784      ;
; -0.830 ; rtc_test:u1|uart_cnt[14] ; rtc_test:u1|k[6]          ; rtc_test:u1|clkdiv:u0|clkout ; rtc_test:u1|clkdiv:u0|clkout ; 1.000        ; -0.033     ; 1.784      ;
; -0.830 ; rtc_test:u1|uart_cnt[14] ; rtc_test:u1|k[7]          ; rtc_test:u1|clkdiv:u0|clkout ; rtc_test:u1|clkdiv:u0|clkout ; 1.000        ; -0.033     ; 1.784      ;
; -0.830 ; rtc_test:u1|uart_cnt[14] ; rtc_test:u1|k[8]          ; rtc_test:u1|clkdiv:u0|clkout ; rtc_test:u1|clkdiv:u0|clkout ; 1.000        ; -0.033     ; 1.784      ;
; -0.830 ; rtc_test:u1|uart_cnt[14] ; rtc_test:u1|k[0]          ; rtc_test:u1|clkdiv:u0|clkout ; rtc_test:u1|clkdiv:u0|clkout ; 1.000        ; -0.033     ; 1.784      ;
; -0.830 ; rtc_test:u1|k[0]         ; rtc_test:u1|txdata[2]     ; rtc_test:u1|clkdiv:u0|clkout ; rtc_test:u1|clkdiv:u0|clkout ; 1.000        ; -0.038     ; 1.779      ;
; -0.821 ; rtc_test:u1|uart_cnt[8]  ; rtc_test:u1|uart_cnt[0]   ; rtc_test:u1|clkdiv:u0|clkout ; rtc_test:u1|clkdiv:u0|clkout ; 1.000        ; -0.037     ; 1.771      ;
; -0.821 ; rtc_test:u1|uart_cnt[8]  ; rtc_test:u1|uart_cnt[1]   ; rtc_test:u1|clkdiv:u0|clkout ; rtc_test:u1|clkdiv:u0|clkout ; 1.000        ; -0.037     ; 1.771      ;
; -0.821 ; rtc_test:u1|uart_cnt[8]  ; rtc_test:u1|uart_cnt[2]   ; rtc_test:u1|clkdiv:u0|clkout ; rtc_test:u1|clkdiv:u0|clkout ; 1.000        ; -0.037     ; 1.771      ;
; -0.821 ; rtc_test:u1|uart_cnt[8]  ; rtc_test:u1|uart_cnt[3]   ; rtc_test:u1|clkdiv:u0|clkout ; rtc_test:u1|clkdiv:u0|clkout ; 1.000        ; -0.037     ; 1.771      ;
; -0.821 ; rtc_test:u1|uart_cnt[8]  ; rtc_test:u1|uart_cnt[4]   ; rtc_test:u1|clkdiv:u0|clkout ; rtc_test:u1|clkdiv:u0|clkout ; 1.000        ; -0.037     ; 1.771      ;
; -0.821 ; rtc_test:u1|uart_cnt[8]  ; rtc_test:u1|uart_cnt[5]   ; rtc_test:u1|clkdiv:u0|clkout ; rtc_test:u1|clkdiv:u0|clkout ; 1.000        ; -0.037     ; 1.771      ;
; -0.821 ; rtc_test:u1|uart_cnt[8]  ; rtc_test:u1|uart_cnt[6]   ; rtc_test:u1|clkdiv:u0|clkout ; rtc_test:u1|clkdiv:u0|clkout ; 1.000        ; -0.037     ; 1.771      ;
; -0.821 ; rtc_test:u1|uart_cnt[8]  ; rtc_test:u1|uart_cnt[7]   ; rtc_test:u1|clkdiv:u0|clkout ; rtc_test:u1|clkdiv:u0|clkout ; 1.000        ; -0.037     ; 1.771      ;
; -0.821 ; rtc_test:u1|uart_cnt[8]  ; rtc_test:u1|uart_cnt[8]   ; rtc_test:u1|clkdiv:u0|clkout ; rtc_test:u1|clkdiv:u0|clkout ; 1.000        ; -0.037     ; 1.771      ;
; -0.821 ; rtc_test:u1|uart_cnt[8]  ; rtc_test:u1|uart_cnt[9]   ; rtc_test:u1|clkdiv:u0|clkout ; rtc_test:u1|clkdiv:u0|clkout ; 1.000        ; -0.037     ; 1.771      ;
; -0.821 ; rtc_test:u1|uart_cnt[8]  ; rtc_test:u1|uart_cnt[10]  ; rtc_test:u1|clkdiv:u0|clkout ; rtc_test:u1|clkdiv:u0|clkout ; 1.000        ; -0.037     ; 1.771      ;
; -0.821 ; rtc_test:u1|uart_cnt[8]  ; rtc_test:u1|uart_cnt[11]  ; rtc_test:u1|clkdiv:u0|clkout ; rtc_test:u1|clkdiv:u0|clkout ; 1.000        ; -0.037     ; 1.771      ;
; -0.821 ; rtc_test:u1|uart_cnt[8]  ; rtc_test:u1|uart_cnt[12]  ; rtc_test:u1|clkdiv:u0|clkout ; rtc_test:u1|clkdiv:u0|clkout ; 1.000        ; -0.037     ; 1.771      ;
; -0.821 ; rtc_test:u1|uart_cnt[8]  ; rtc_test:u1|uart_cnt[13]  ; rtc_test:u1|clkdiv:u0|clkout ; rtc_test:u1|clkdiv:u0|clkout ; 1.000        ; -0.037     ; 1.771      ;
; -0.821 ; rtc_test:u1|uart_cnt[8]  ; rtc_test:u1|uart_cnt[14]  ; rtc_test:u1|clkdiv:u0|clkout ; rtc_test:u1|clkdiv:u0|clkout ; 1.000        ; -0.037     ; 1.771      ;
; -0.821 ; rtc_test:u1|uart_cnt[8]  ; rtc_test:u1|uart_cnt[15]  ; rtc_test:u1|clkdiv:u0|clkout ; rtc_test:u1|clkdiv:u0|clkout ; 1.000        ; -0.037     ; 1.771      ;
; -0.804 ; rtc_test:u1|uart_cnt[11] ; rtc_test:u1|txdata[0]     ; rtc_test:u1|clkdiv:u0|clkout ; rtc_test:u1|clkdiv:u0|clkout ; 1.000        ; -0.032     ; 1.759      ;
; -0.804 ; rtc_test:u1|uart_cnt[11] ; rtc_test:u1|txdata[6]     ; rtc_test:u1|clkdiv:u0|clkout ; rtc_test:u1|clkdiv:u0|clkout ; 1.000        ; -0.032     ; 1.759      ;
; -0.803 ; rtc_test:u1|uart_cnt[8]  ; rtc_test:u1|wrsig         ; rtc_test:u1|clkdiv:u0|clkout ; rtc_test:u1|clkdiv:u0|clkout ; 1.000        ; -0.035     ; 1.755      ;
; -0.803 ; rtc_test:u1|uart_cnt[11] ; rtc_test:u1|txdata[5]     ; rtc_test:u1|clkdiv:u0|clkout ; rtc_test:u1|clkdiv:u0|clkout ; 1.000        ; -0.033     ; 1.757      ;
; -0.801 ; rtc_test:u1|uart_cnt[11] ; rtc_test:u1|txdata[1]     ; rtc_test:u1|clkdiv:u0|clkout ; rtc_test:u1|clkdiv:u0|clkout ; 1.000        ; -0.034     ; 1.754      ;
; -0.801 ; rtc_test:u1|uart_cnt[11] ; rtc_test:u1|txdata[2]     ; rtc_test:u1|clkdiv:u0|clkout ; rtc_test:u1|clkdiv:u0|clkout ; 1.000        ; -0.034     ; 1.754      ;
; -0.801 ; rtc_test:u1|uart_cnt[11] ; rtc_test:u1|txdata[4]     ; rtc_test:u1|clkdiv:u0|clkout ; rtc_test:u1|clkdiv:u0|clkout ; 1.000        ; -0.034     ; 1.754      ;
; -0.801 ; rtc_test:u1|uart_cnt[11] ; rtc_test:u1|txdata[3]     ; rtc_test:u1|clkdiv:u0|clkout ; rtc_test:u1|clkdiv:u0|clkout ; 1.000        ; -0.034     ; 1.754      ;
; -0.800 ; rtc_test:u1|uart_cnt[12] ; rtc_test:u1|txdata[0]     ; rtc_test:u1|clkdiv:u0|clkout ; rtc_test:u1|clkdiv:u0|clkout ; 1.000        ; -0.032     ; 1.755      ;
+--------+--------------------------+---------------------------+------------------------------+------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                               ; To Node                                                                                                                                                                                                             ; Launch Clock                                                          ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; -0.543 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[9]                                                                                         ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.392        ; -0.046     ; 0.876      ;
; -0.492 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|rdptr_g[4] ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.776        ; -0.086     ; 1.169      ;
; -0.453 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[7]                                                                                         ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.392        ; -0.046     ; 0.786      ;
; -0.402 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[3]                                                                                         ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.392        ; -0.046     ; 0.735      ;
; -0.390 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[4]                                                                                         ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.392        ; -0.046     ; 0.723      ;
; -0.374 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[8]                                                                                         ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.392        ; -0.046     ; 0.707      ;
; -0.366 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|rdptr_g[9] ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.776        ; -0.085     ; 1.044      ;
; -0.366 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|rdptr_g[0] ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.776        ; -0.086     ; 1.043      ;
; -0.305 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[6]                                                                                         ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.392        ; -0.046     ; 0.638      ;
; -0.298 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[1]                                                                                         ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.392        ; -0.046     ; 0.631      ;
; -0.291 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|rdptr_g[5] ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.776        ; -0.085     ; 0.969      ;
; -0.250 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|rdptr_g[7] ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.776        ; -0.085     ; 0.928      ;
; -0.247 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|rdptr_g[8] ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.776        ; -0.085     ; 0.925      ;
; -0.245 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|rdptr_g[2] ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.776        ; -0.086     ; 0.922      ;
; -0.237 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[2]                                                                                         ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.392        ; -0.046     ; 0.570      ;
; -0.222 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[5]                                                                                         ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.392        ; -0.046     ; 0.555      ;
; -0.215 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[10]                                                                                        ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.392        ; -0.046     ; 0.548      ;
; -0.191 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|rdptr_g[1] ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.776        ; -0.086     ; 0.868      ;
; -0.175 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|rdptr_g[6] ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|wrfull_eq_comp_msb_mux_reg             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.776        ; -0.085     ; 0.853      ;
; -0.172 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|rdptr_g[3] ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|wrfull_eq_comp_lsb_mux_reg             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.776        ; -0.086     ; 0.849      ;
; 0.001  ; system_ctrl:u_system_ctrl|delay_done                                                                                                                                                    ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|sys_r_wn                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.776        ; -0.086     ; 0.676      ;
; 3.238  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[13]                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -0.102     ; 1.647      ;
; 3.238  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[15]                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; -0.102     ; 1.647      ;
; 3.457  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rd_req                                                                                              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; 0.117      ; 1.647      ;
; 3.459  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[8]                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; 0.090      ; 1.618      ;
; 3.459  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[9]                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; 0.090      ; 1.618      ;
; 3.459  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[10]                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; 0.090      ; 1.618      ;
; 3.459  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[11]                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; 0.090      ; 1.618      ;
; 3.459  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[12]                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; 0.090      ; 1.618      ;
; 3.459  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[14]                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; 0.090      ; 1.618      ;
; 3.459  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[16]                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; 0.090      ; 1.618      ;
; 3.459  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[17]                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; 0.090      ; 1.618      ;
; 3.459  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[18]                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; 0.090      ; 1.618      ;
; 3.459  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[19]                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; 0.090      ; 1.618      ;
; 3.459  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[21]                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; 0.090      ; 1.618      ;
; 3.459  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[20]                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 5.000        ; 0.090      ; 1.618      ;
; 6.292  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[6]                                                 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.030     ; 3.665      ;
; 6.293  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[6]                                                 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.030     ; 3.664      ;
; 6.304  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[6]                                                 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.220     ; 3.463      ;
; 6.312  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[12]                                                              ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[13]                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.236     ; 3.439      ;
; 6.312  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[12]                                                              ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[15]                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.236     ; 3.439      ;
; 6.323  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[6]                                                 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.220     ; 3.444      ;
; 6.375  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[4]                                                 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.030     ; 3.582      ;
; 6.376  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[4]                                                 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.030     ; 3.581      ;
; 6.387  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[4]                                                 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.220     ; 3.380      ;
; 6.393  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[14]                                                              ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[13]                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.236     ; 3.358      ;
; 6.393  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[14]                                                              ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[15]                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.236     ; 3.358      ;
; 6.406  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[4]                                                 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.220     ; 3.361      ;
; 6.407  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[11]                                                              ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[13]                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.236     ; 3.344      ;
; 6.407  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[11]                                                              ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[15]                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.236     ; 3.344      ;
; 6.409  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[8]                                                               ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[13]                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.236     ; 3.342      ;
; 6.409  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[8]                                                               ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[15]                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.236     ; 3.342      ;
; 6.448  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[13]                                                              ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[13]                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.036     ; 3.503      ;
; 6.448  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[13]                                                              ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[15]                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.036     ; 3.503      ;
; 6.452  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[15]                                                              ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[13]                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.036     ; 3.499      ;
; 6.452  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[15]                                                              ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[15]                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.036     ; 3.499      ;
; 6.463  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[3]                                                 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.030     ; 3.494      ;
; 6.464  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[3]                                                 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.030     ; 3.493      ;
; 6.467  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[6]                                                 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.220     ; 3.300      ;
; 6.472  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[10]                                                              ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[13]                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.236     ; 3.279      ;
; 6.472  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[10]                                                              ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[15]                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.236     ; 3.279      ;
; 6.475  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[3]                                                 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.220     ; 3.292      ;
; 6.494  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[3]                                                 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.220     ; 3.273      ;
; 6.518  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[5]                                                 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.030     ; 3.439      ;
; 6.519  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[5]                                                 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.030     ; 3.438      ;
; 6.519  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[7]                                                 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.237     ; 3.231      ;
; 6.520  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[7]                                                 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.237     ; 3.230      ;
; 6.522  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[12]                                                              ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[8]                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.044     ; 3.421      ;
; 6.522  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[12]                                                              ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[9]                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.044     ; 3.421      ;
; 6.522  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[12]                                                              ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[10]                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.044     ; 3.421      ;
; 6.522  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[12]                                                              ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[11]                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.044     ; 3.421      ;
; 6.522  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[12]                                                              ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[12]                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.044     ; 3.421      ;
; 6.522  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[12]                                                              ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[14]                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.044     ; 3.421      ;
; 6.522  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[12]                                                              ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[16]                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.044     ; 3.421      ;
; 6.522  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[12]                                                              ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[17]                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.044     ; 3.421      ;
; 6.522  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[12]                                                              ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[18]                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.044     ; 3.421      ;
; 6.522  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[12]                                                              ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[19]                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.044     ; 3.421      ;
; 6.522  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[12]                                                              ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[21]                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.044     ; 3.421      ;
; 6.522  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[12]                                                              ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[20]                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.044     ; 3.421      ;
; 6.530  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[5]                                                 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.220     ; 3.237      ;
; 6.545  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[9]                                                               ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[13]                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.236     ; 3.206      ;
; 6.545  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[9]                                                               ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[15]                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.236     ; 3.206      ;
; 6.549  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[5]                                                 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.220     ; 3.218      ;
; 6.550  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[4]                                                 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.220     ; 3.217      ;
; 6.569  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[6]                                                 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.220     ; 3.198      ;
; 6.585  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[6]                                                 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.237     ; 3.165      ;
; 6.586  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[6]                                                 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.237     ; 3.164      ;
; 6.591  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[2]                                                 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.237     ; 3.159      ;
; 6.592  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[2]                                                 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.237     ; 3.158      ;
; 6.593  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[6]                                                 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.220     ; 3.174      ;
; 6.594  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[16]                                                              ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[13]                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.236     ; 3.157      ;
; 6.594  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[16]                                                              ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[15]                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.236     ; 3.157      ;
; 6.599  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[17]                                                              ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[13]                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.236     ; 3.152      ;
; 6.599  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[17]                                                              ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[15]                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.236     ; 3.152      ;
; 6.603  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[14]                                                              ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[8]                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.044     ; 3.340      ;
; 6.603  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[14]                                                              ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[9]                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.044     ; 3.340      ;
; 6.603  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[14]                                                              ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[10]                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.044     ; 3.340      ;
; 6.603  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[14]                                                              ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[11]                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.044     ; 3.340      ;
; 6.603  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[14]                                                              ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[12]                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.044     ; 3.340      ;
; 6.603  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[14]                                                              ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[14]                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.044     ; 3.340      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4]'                                                                                                                                                                                                                                             ;
+--------+---------------------------------------------------------------------+-------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                           ; To Node                                                                 ; Launch Clock                                                          ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------+-------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; -0.064 ; rtc_test:u1|clkdiv:u0|clkout                                        ; rtc_test:u1|clkdiv:u0|clkout                                            ; rtc_test:u1|clkdiv:u0|clkout                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.500        ; -0.256     ; 0.350      ;
; 0.256  ; system_ctrl:u_system_ctrl|delay_done                                ; rtc_test:u1|rtc_time:U2|Time_second[0]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 1.544        ; -0.084     ; 1.191      ;
; 0.256  ; system_ctrl:u_system_ctrl|delay_done                                ; rtc_test:u1|rtc_time:U2|Time_second[4]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 1.544        ; -0.084     ; 1.191      ;
; 0.281  ; system_ctrl:u_system_ctrl|delay_done                                ; rtc_test:u1|rtc_time:U2|Time_hour[5]                                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 1.544        ; -0.082     ; 1.168      ;
; 0.281  ; system_ctrl:u_system_ctrl|delay_done                                ; rtc_test:u1|rtc_time:U2|Time_hour[1]                                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 1.544        ; -0.082     ; 1.168      ;
; 0.281  ; system_ctrl:u_system_ctrl|delay_done                                ; rtc_test:u1|rtc_time:U2|Time_hour[2]                                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 1.544        ; -0.082     ; 1.168      ;
; 0.281  ; system_ctrl:u_system_ctrl|delay_done                                ; rtc_test:u1|rtc_time:U2|Time_hour[6]                                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 1.544        ; -0.082     ; 1.168      ;
; 0.281  ; system_ctrl:u_system_ctrl|delay_done                                ; rtc_test:u1|rtc_time:U2|Time_hour[7]                                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 1.544        ; -0.082     ; 1.168      ;
; 0.281  ; system_ctrl:u_system_ctrl|delay_done                                ; rtc_test:u1|rtc_time:U2|Time_hour[3]                                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 1.544        ; -0.082     ; 1.168      ;
; 0.282  ; system_ctrl:u_system_ctrl|delay_done                                ; rtc_test:u1|rtc_time:U2|Time_hour[4]                                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 1.544        ; -0.083     ; 1.166      ;
; 0.282  ; system_ctrl:u_system_ctrl|delay_done                                ; rtc_test:u1|rtc_time:U2|Time_hour[0]                                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 1.544        ; -0.083     ; 1.166      ;
; 0.385  ; system_ctrl:u_system_ctrl|delay_done                                ; rtc_test:u1|rtc_time:U2|Time_munite[1]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 1.544        ; -0.083     ; 1.063      ;
; 0.385  ; system_ctrl:u_system_ctrl|delay_done                                ; rtc_test:u1|rtc_time:U2|Time_munite[5]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 1.544        ; -0.083     ; 1.063      ;
; 0.385  ; system_ctrl:u_system_ctrl|delay_done                                ; rtc_test:u1|rtc_time:U2|Time_munite[2]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 1.544        ; -0.083     ; 1.063      ;
; 0.385  ; system_ctrl:u_system_ctrl|delay_done                                ; rtc_test:u1|rtc_time:U2|Time_munite[6]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 1.544        ; -0.083     ; 1.063      ;
; 0.385  ; system_ctrl:u_system_ctrl|delay_done                                ; rtc_test:u1|rtc_time:U2|Time_munite[0]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 1.544        ; -0.083     ; 1.063      ;
; 0.385  ; system_ctrl:u_system_ctrl|delay_done                                ; rtc_test:u1|rtc_time:U2|Time_munite[4]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 1.544        ; -0.083     ; 1.063      ;
; 0.385  ; system_ctrl:u_system_ctrl|delay_done                                ; rtc_test:u1|rtc_time:U2|Time_munite[7]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 1.544        ; -0.083     ; 1.063      ;
; 0.385  ; system_ctrl:u_system_ctrl|delay_done                                ; rtc_test:u1|rtc_time:U2|Time_munite[3]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 1.544        ; -0.083     ; 1.063      ;
; 0.439  ; system_ctrl:u_system_ctrl|delay_done                                ; rtc_test:u1|rtc_time:U2|Time_second[2]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 1.544        ; -0.085     ; 1.007      ;
; 0.439  ; system_ctrl:u_system_ctrl|delay_done                                ; rtc_test:u1|rtc_time:U2|Time_second[3]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 1.544        ; -0.085     ; 1.007      ;
; 0.439  ; system_ctrl:u_system_ctrl|delay_done                                ; rtc_test:u1|rtc_time:U2|Time_second[1]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 1.544        ; -0.085     ; 1.007      ;
; 0.439  ; system_ctrl:u_system_ctrl|delay_done                                ; rtc_test:u1|rtc_time:U2|Time_second[5]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 1.544        ; -0.085     ; 1.007      ;
; 0.439  ; system_ctrl:u_system_ctrl|delay_done                                ; rtc_test:u1|rtc_time:U2|Time_second[7]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 1.544        ; -0.085     ; 1.007      ;
; 0.439  ; system_ctrl:u_system_ctrl|delay_done                                ; rtc_test:u1|rtc_time:U2|Time_second[6]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 1.544        ; -0.085     ; 1.007      ;
; 0.454  ; rtc_test:u1|clkdiv:u0|clkout                                        ; rtc_test:u1|clkdiv:u0|clkout                                            ; rtc_test:u1|clkdiv:u0|clkout                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 1.000        ; -0.256     ; 0.332      ;
; 16.985 ; smg_interface_demo:u4|smg_interface:U2|smg_control_module:U1|C1[11] ; smg_interface_demo:u4|smg_interface:U2|smg_scan_module:U3|rScan[3]      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 20.000       ; -0.249     ; 2.753      ;
; 16.992 ; smg_interface_demo:u4|smg_interface:U2|smg_control_module:U1|C1[11] ; smg_interface_demo:u4|smg_interface:U2|smg_scan_module:U3|rScan[2]      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 20.000       ; -0.249     ; 2.746      ;
; 17.013 ; rtc_test:u1|rtc_time:U2|ds1302_module:U1|i2c_com:U2|rData[0]        ; rtc_test:u1|rtc_time:U2|ds1302_module:U1|i2c_com:U2|rSIO                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 20.000       ; -0.053     ; 2.921      ;
; 17.028 ; rtc_test:u1|rtc_time:U2|ds1302_module:U1|i2c_com:U2|i[2]            ; rtc_test:u1|rtc_time:U2|ds1302_module:U1|i2c_com:U2|rData[6]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 20.000       ; -0.232     ; 2.727      ;
; 17.029 ; rtc_test:u1|rtc_time:U2|ds1302_module:U1|i2c_com:U2|i[1]            ; rtc_test:u1|rtc_time:U2|ds1302_module:U1|i2c_com:U2|rData[6]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 20.000       ; -0.232     ; 2.726      ;
; 17.064 ; rtc_test:u1|rtc_time:U2|ds1302_module:U1|i2c_com:U2|i[3]            ; rtc_test:u1|rtc_time:U2|ds1302_module:U1|i2c_com:U2|rData[6]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 20.000       ; -0.232     ; 2.691      ;
; 17.085 ; smg_interface_demo:u4|smg_interface:U2|smg_control_module:U1|C1[3]  ; smg_interface_demo:u4|smg_interface:U2|smg_scan_module:U3|rScan[3]      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 20.000       ; -0.249     ; 2.653      ;
; 17.092 ; smg_interface_demo:u4|smg_interface:U2|smg_control_module:U1|C1[3]  ; smg_interface_demo:u4|smg_interface:U2|smg_scan_module:U3|rScan[2]      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 20.000       ; -0.249     ; 2.646      ;
; 17.095 ; smg_interface_demo:u4|smg_interface:U2|smg_control_module:U1|C1[5]  ; smg_interface_demo:u4|smg_interface:U2|smg_scan_module:U3|rScan[3]      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 20.000       ; -0.249     ; 2.643      ;
; 17.096 ; smg_interface_demo:u4|smg_interface:U2|smg_control_module:U1|C1[10] ; smg_interface_demo:u4|smg_interface:U2|smg_scan_module:U3|rScan[3]      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 20.000       ; -0.249     ; 2.642      ;
; 17.102 ; smg_interface_demo:u4|smg_interface:U2|smg_control_module:U1|C1[5]  ; smg_interface_demo:u4|smg_interface:U2|smg_scan_module:U3|rScan[2]      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 20.000       ; -0.249     ; 2.636      ;
; 17.103 ; smg_interface_demo:u4|smg_interface:U2|smg_control_module:U1|C1[10] ; smg_interface_demo:u4|smg_interface:U2|smg_scan_module:U3|rScan[2]      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 20.000       ; -0.249     ; 2.635      ;
; 17.123 ; rtc_test:u1|rtc_time:U2|ds1302_module:U1|i2c_com:U2|i[4]            ; rtc_test:u1|rtc_time:U2|ds1302_module:U1|i2c_com:U2|rData[6]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 20.000       ; -0.232     ; 2.632      ;
; 17.125 ; led_test:u2|timer[31]                                               ; led_test:u2|led[0]                                                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 20.000       ; -0.235     ; 2.627      ;
; 17.125 ; led_test:u2|timer[31]                                               ; led_test:u2|led[1]                                                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 20.000       ; -0.235     ; 2.627      ;
; 17.125 ; led_test:u2|timer[31]                                               ; led_test:u2|led[2]                                                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 20.000       ; -0.235     ; 2.627      ;
; 17.125 ; led_test:u2|timer[31]                                               ; led_test:u2|led[3]                                                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 20.000       ; -0.235     ; 2.627      ;
; 17.150 ; smg_interface_demo:u4|smg_interface:U2|smg_control_module:U1|C1[2]  ; smg_interface_demo:u4|smg_interface:U2|smg_scan_module:U3|rScan[3]      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 20.000       ; -0.249     ; 2.588      ;
; 17.157 ; smg_interface_demo:u4|smg_interface:U2|smg_control_module:U1|C1[2]  ; smg_interface_demo:u4|smg_interface:U2|smg_scan_module:U3|rScan[2]      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 20.000       ; -0.249     ; 2.581      ;
; 17.183 ; rtc_test:u1|rtc_time:U2|ds1302_module:U1|i2c_com:U2|i[1]            ; rtc_test:u1|rtc_time:U2|ds1302_module:U1|i2c_com:U2|rSIO                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 20.000       ; -0.046     ; 2.758      ;
; 17.187 ; rtc_test:u1|rtc_time:U2|ds1302_module:U1|i2c_com:U2|i[2]            ; rtc_test:u1|rtc_time:U2|ds1302_module:U1|i2c_com:U2|rData[2]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 20.000       ; -0.038     ; 2.762      ;
; 17.187 ; rtc_test:u1|rtc_time:U2|ds1302_module:U1|i2c_com:U2|i[2]            ; rtc_test:u1|rtc_time:U2|ds1302_module:U1|i2c_com:U2|rData[3]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 20.000       ; -0.038     ; 2.762      ;
; 17.187 ; rtc_test:u1|rtc_time:U2|ds1302_module:U1|i2c_com:U2|i[2]            ; rtc_test:u1|rtc_time:U2|ds1302_module:U1|i2c_com:U2|rData[0]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 20.000       ; -0.038     ; 2.762      ;
; 17.187 ; rtc_test:u1|rtc_time:U2|ds1302_module:U1|i2c_com:U2|i[2]            ; rtc_test:u1|rtc_time:U2|ds1302_module:U1|i2c_com:U2|rData[7]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 20.000       ; -0.038     ; 2.762      ;
; 17.187 ; rtc_test:u1|rtc_time:U2|ds1302_module:U1|i2c_com:U2|i[2]            ; rtc_test:u1|rtc_time:U2|ds1302_module:U1|i2c_com:U2|rSIO                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 20.000       ; -0.046     ; 2.754      ;
; 17.188 ; rtc_test:u1|rtc_time:U2|ds1302_module:U1|i2c_com:U2|i[1]            ; rtc_test:u1|rtc_time:U2|ds1302_module:U1|i2c_com:U2|rData[2]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 20.000       ; -0.038     ; 2.761      ;
; 17.188 ; rtc_test:u1|rtc_time:U2|ds1302_module:U1|i2c_com:U2|i[1]            ; rtc_test:u1|rtc_time:U2|ds1302_module:U1|i2c_com:U2|rData[3]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 20.000       ; -0.038     ; 2.761      ;
; 17.188 ; rtc_test:u1|rtc_time:U2|ds1302_module:U1|i2c_com:U2|i[1]            ; rtc_test:u1|rtc_time:U2|ds1302_module:U1|i2c_com:U2|rData[0]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 20.000       ; -0.038     ; 2.761      ;
; 17.188 ; rtc_test:u1|rtc_time:U2|ds1302_module:U1|i2c_com:U2|i[1]            ; rtc_test:u1|rtc_time:U2|ds1302_module:U1|i2c_com:U2|rData[7]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 20.000       ; -0.038     ; 2.761      ;
; 17.189 ; smg_interface_demo:u4|smg_interface:U2|smg_control_module:U1|C1[13] ; smg_interface_demo:u4|smg_interface:U2|smg_scan_module:U3|rScan[3]      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 20.000       ; -0.249     ; 2.549      ;
; 17.193 ; smg_interface_demo:u4|smg_interface:U2|smg_control_module:U1|C1[7]  ; smg_interface_demo:u4|smg_interface:U2|smg_scan_module:U3|rScan[3]      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 20.000       ; -0.249     ; 2.545      ;
; 17.196 ; smg_interface_demo:u4|smg_interface:U2|smg_control_module:U1|C1[13] ; smg_interface_demo:u4|smg_interface:U2|smg_scan_module:U3|rScan[2]      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 20.000       ; -0.249     ; 2.542      ;
; 17.198 ; smg_interface_demo:u4|smg_interface:U2|smg_control_module:U1|C1[1]  ; smg_interface_demo:u4|smg_interface:U2|smg_scan_module:U3|rScan[3]      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 20.000       ; -0.249     ; 2.540      ;
; 17.198 ; led_test:u2|timer[18]                                               ; led_test:u2|led[0]                                                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 20.000       ; -0.235     ; 2.554      ;
; 17.198 ; led_test:u2|timer[18]                                               ; led_test:u2|led[1]                                                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 20.000       ; -0.235     ; 2.554      ;
; 17.198 ; led_test:u2|timer[18]                                               ; led_test:u2|led[2]                                                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 20.000       ; -0.235     ; 2.554      ;
; 17.198 ; led_test:u2|timer[18]                                               ; led_test:u2|led[3]                                                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 20.000       ; -0.235     ; 2.554      ;
; 17.200 ; smg_interface_demo:u4|smg_interface:U2|smg_control_module:U1|C1[7]  ; smg_interface_demo:u4|smg_interface:U2|smg_scan_module:U3|rScan[2]      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 20.000       ; -0.249     ; 2.538      ;
; 17.205 ; smg_interface_demo:u4|smg_interface:U2|smg_control_module:U1|C1[1]  ; smg_interface_demo:u4|smg_interface:U2|smg_scan_module:U3|rScan[2]      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 20.000       ; -0.249     ; 2.533      ;
; 17.209 ; smg_interface_demo:u4|smg_interface:U2|smg_control_module:U1|C1[11] ; smg_interface_demo:u4|smg_interface:U2|smg_scan_module:U3|rScan[1]      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 20.000       ; -0.249     ; 2.529      ;
; 17.210 ; led_test:u2|timer[29]                                               ; led_test:u2|led[0]                                                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 20.000       ; -0.235     ; 2.542      ;
; 17.210 ; led_test:u2|timer[29]                                               ; led_test:u2|led[1]                                                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 20.000       ; -0.235     ; 2.542      ;
; 17.210 ; led_test:u2|timer[29]                                               ; led_test:u2|led[2]                                                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 20.000       ; -0.235     ; 2.542      ;
; 17.210 ; led_test:u2|timer[29]                                               ; led_test:u2|led[3]                                                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 20.000       ; -0.235     ; 2.542      ;
; 17.213 ; smg_interface_demo:u4|smg_interface:U2|smg_control_module:U1|C1[11] ; smg_interface_demo:u4|smg_interface:U2|smg_scan_module:U3|rScan[0]      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 20.000       ; -0.249     ; 2.525      ;
; 17.222 ; rtc_test:u1|rtc_time:U2|ds1302_module:U1|i2c_com:U2|i[3]            ; rtc_test:u1|rtc_time:U2|ds1302_module:U1|i2c_com:U2|rSIO                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 20.000       ; -0.046     ; 2.719      ;
; 17.222 ; led_test:u2|timer[30]                                               ; led_test:u2|led[0]                                                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 20.000       ; -0.235     ; 2.530      ;
; 17.222 ; led_test:u2|timer[30]                                               ; led_test:u2|led[1]                                                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 20.000       ; -0.235     ; 2.530      ;
; 17.222 ; led_test:u2|timer[30]                                               ; led_test:u2|led[2]                                                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 20.000       ; -0.235     ; 2.530      ;
; 17.222 ; led_test:u2|timer[30]                                               ; led_test:u2|led[3]                                                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 20.000       ; -0.235     ; 2.530      ;
; 17.223 ; rtc_test:u1|rtc_time:U2|ds1302_module:U1|i2c_com:U2|i[3]            ; rtc_test:u1|rtc_time:U2|ds1302_module:U1|i2c_com:U2|rData[2]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 20.000       ; -0.038     ; 2.726      ;
; 17.223 ; rtc_test:u1|rtc_time:U2|ds1302_module:U1|i2c_com:U2|i[3]            ; rtc_test:u1|rtc_time:U2|ds1302_module:U1|i2c_com:U2|rData[3]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 20.000       ; -0.038     ; 2.726      ;
; 17.223 ; rtc_test:u1|rtc_time:U2|ds1302_module:U1|i2c_com:U2|i[3]            ; rtc_test:u1|rtc_time:U2|ds1302_module:U1|i2c_com:U2|rData[0]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 20.000       ; -0.038     ; 2.726      ;
; 17.223 ; rtc_test:u1|rtc_time:U2|ds1302_module:U1|i2c_com:U2|i[3]            ; rtc_test:u1|rtc_time:U2|ds1302_module:U1|i2c_com:U2|rData[7]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 20.000       ; -0.038     ; 2.726      ;
; 17.238 ; smg_interface_demo:u4|smg_interface:U2|smg_control_module:U1|C1[8]  ; smg_interface_demo:u4|smg_interface:U2|smg_scan_module:U3|rScan[3]      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 20.000       ; -0.248     ; 2.501      ;
; 17.245 ; smg_interface_demo:u4|smg_interface:U2|smg_control_module:U1|C1[8]  ; smg_interface_demo:u4|smg_interface:U2|smg_scan_module:U3|rScan[2]      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 20.000       ; -0.248     ; 2.494      ;
; 17.249 ; smg_interface_demo:u4|smg_interface:U2|smg_control_module:U1|C1[12] ; smg_interface_demo:u4|smg_interface:U2|smg_scan_module:U3|rScan[3]      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 20.000       ; -0.249     ; 2.489      ;
; 17.252 ; led_test:u2|timer[26]                                               ; led_test:u2|led[0]                                                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 20.000       ; -0.235     ; 2.500      ;
; 17.252 ; led_test:u2|timer[26]                                               ; led_test:u2|led[1]                                                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 20.000       ; -0.235     ; 2.500      ;
; 17.252 ; led_test:u2|timer[26]                                               ; led_test:u2|led[2]                                                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 20.000       ; -0.235     ; 2.500      ;
; 17.252 ; led_test:u2|timer[26]                                               ; led_test:u2|led[3]                                                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 20.000       ; -0.235     ; 2.500      ;
; 17.256 ; smg_interface_demo:u4|smg_interface:U2|smg_control_module:U1|C1[12] ; smg_interface_demo:u4|smg_interface:U2|smg_scan_module:U3|rScan[2]      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 20.000       ; -0.249     ; 2.482      ;
; 17.263 ; smg_interface_demo:u4|smg_interface:U2|smg_control_module:U1|C1[0]  ; smg_interface_demo:u4|smg_interface:U2|smg_scan_module:U3|rScan[3]      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 20.000       ; -0.249     ; 2.475      ;
; 17.270 ; smg_interface_demo:u4|smg_interface:U2|smg_control_module:U1|C1[0]  ; smg_interface_demo:u4|smg_interface:U2|smg_scan_module:U3|rScan[2]      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 20.000       ; -0.249     ; 2.468      ;
; 17.279 ; rtc_test:u1|rtc_time:U2|isStart[7]                                  ; rtc_test:u1|rtc_time:U2|ds1302_module:U1|cmd_control:U1|rRead[2]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 20.000       ; 0.156      ; 2.864      ;
; 17.279 ; rtc_test:u1|rtc_time:U2|isStart[7]                                  ; rtc_test:u1|rtc_time:U2|ds1302_module:U1|cmd_control:U1|rRead[3]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 20.000       ; 0.156      ; 2.864      ;
; 17.279 ; rtc_test:u1|rtc_time:U2|isStart[7]                                  ; rtc_test:u1|rtc_time:U2|ds1302_module:U1|cmd_control:U1|rRead[0]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 20.000       ; 0.156      ; 2.864      ;
; 17.279 ; rtc_test:u1|rtc_time:U2|isStart[7]                                  ; rtc_test:u1|rtc_time:U2|ds1302_module:U1|cmd_control:U1|rRead[1]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 20.000       ; 0.156      ; 2.864      ;
; 17.279 ; rtc_test:u1|rtc_time:U2|isStart[7]                                  ; rtc_test:u1|rtc_time:U2|ds1302_module:U1|cmd_control:U1|rRead[5]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 20.000       ; 0.156      ; 2.864      ;
; 17.279 ; rtc_test:u1|rtc_time:U2|isStart[7]                                  ; rtc_test:u1|rtc_time:U2|ds1302_module:U1|cmd_control:U1|rRead[7]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 20.000       ; 0.156      ; 2.864      ;
; 17.279 ; rtc_test:u1|rtc_time:U2|isStart[7]                                  ; rtc_test:u1|rtc_time:U2|ds1302_module:U1|cmd_control:U1|rRead[6]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 20.000       ; 0.156      ; 2.864      ;
; 17.283 ; smg_interface_demo:u4|smg_interface:U2|smg_control_module:U1|C1[9]  ; smg_interface_demo:u4|smg_interface:U2|smg_scan_module:U3|rScan[3]      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 20.000       ; -0.248     ; 2.456      ;
; 17.285 ; smg_interface_demo:u4|smg_interface:U2|smg_control_module:U1|i[1]   ; smg_interface_demo:u4|smg_interface:U2|smg_control_module:U1|rNumber[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 20.000       ; -0.220     ; 2.482      ;
; 17.288 ; led_test:u2|timer[27]                                               ; led_test:u2|led[0]                                                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 20.000       ; -0.235     ; 2.464      ;
+--------+---------------------------------------------------------------------+-------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                               ; To Node                                                                                                                                                                                                 ; Launch Clock                                                          ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; 8.145  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|rdptr_g[0] ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|wrfull_eq_comp_lsb_mux_reg ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.087     ; 1.755      ;
; 8.168  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|rdptr_g[5] ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|wrfull_eq_comp_msb_mux_reg ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.289     ; 1.530      ;
; 8.221  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|rdptr_g[4] ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|wrfull_eq_comp_lsb_mux_reg ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.280     ; 1.486      ;
; 8.229  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|rdptr_g[3] ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|wrfull_eq_comp_lsb_mux_reg ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.280     ; 1.478      ;
; 8.264  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|rdptr_g[8] ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|wrfull_eq_comp_msb_mux_reg ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.283     ; 1.440      ;
; 8.400  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|rdptr_g[2] ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|wrfull_eq_comp_lsb_mux_reg ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.280     ; 1.307      ;
; 8.431  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|rdptr_g[7] ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|wrfull_eq_comp_msb_mux_reg ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.289     ; 1.267      ;
; 8.515  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|rdptr_g[9] ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|wrfull_eq_comp_msb_mux_reg ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.289     ; 1.183      ;
; 8.919  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|rdptr_g[1] ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|wrfull_eq_comp_lsb_mux_reg ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.280     ; 0.788      ;
; 9.065  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|rdptr_g[6] ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|wrfull_eq_comp_msb_mux_reg ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 10.000       ; -0.289     ; 0.633      ;
; 16.752 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx[47]                                                                                                                       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|cnt[0]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.003     ; 3.232      ;
; 16.752 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx[47]                                                                                                                       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|cnt[1]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.003     ; 3.232      ;
; 16.752 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx[47]                                                                                                                       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|cnt[2]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.003     ; 3.232      ;
; 16.752 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx[47]                                                                                                                       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|cnt[3]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.003     ; 3.232      ;
; 16.752 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx[47]                                                                                                                       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|cnt[5]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.003     ; 3.232      ;
; 16.752 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx[47]                                                                                                                       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|cnt[6]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.003     ; 3.232      ;
; 16.752 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx[47]                                                                                                                       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|cnt[7]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.003     ; 3.232      ;
; 16.752 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx[47]                                                                                                                       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|cnt[9]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.003     ; 3.232      ;
; 16.752 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx[47]                                                                                                                       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|cnt[4]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.003     ; 3.232      ;
; 16.752 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx[47]                                                                                                                       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|cnt[8]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.003     ; 3.232      ;
; 16.796 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx_valid                                                                                                                     ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|cnt[0]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.003     ; 3.188      ;
; 16.796 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx_valid                                                                                                                     ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|cnt[1]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.003     ; 3.188      ;
; 16.796 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx_valid                                                                                                                     ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|cnt[2]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.003     ; 3.188      ;
; 16.796 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx_valid                                                                                                                     ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|cnt[3]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.003     ; 3.188      ;
; 16.796 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx_valid                                                                                                                     ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|cnt[5]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.003     ; 3.188      ;
; 16.796 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx_valid                                                                                                                     ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|cnt[6]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.003     ; 3.188      ;
; 16.796 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx_valid                                                                                                                     ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|cnt[7]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.003     ; 3.188      ;
; 16.796 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx_valid                                                                                                                     ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|cnt[9]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.003     ; 3.188      ;
; 16.796 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx_valid                                                                                                                     ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|cnt[4]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.003     ; 3.188      ;
; 16.796 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx_valid                                                                                                                     ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|cnt[8]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.003     ; 3.188      ;
; 16.852 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx[46]                                                                                                                       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|cnt[0]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.003     ; 3.132      ;
; 16.852 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx[46]                                                                                                                       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|cnt[1]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.003     ; 3.132      ;
; 16.852 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx[46]                                                                                                                       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|cnt[2]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.003     ; 3.132      ;
; 16.852 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx[46]                                                                                                                       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|cnt[3]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.003     ; 3.132      ;
; 16.852 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx[46]                                                                                                                       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|cnt[5]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.003     ; 3.132      ;
; 16.852 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx[46]                                                                                                                       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|cnt[6]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.003     ; 3.132      ;
; 16.852 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx[46]                                                                                                                       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|cnt[7]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.003     ; 3.132      ;
; 16.852 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx[46]                                                                                                                       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|cnt[9]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.003     ; 3.132      ;
; 16.852 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx[46]                                                                                                                       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|cnt[4]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.003     ; 3.132      ;
; 16.852 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx[46]                                                                                                                       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|cnt[8]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.003     ; 3.132      ;
; 16.862 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx[41]                                                                                                                       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|cnt[0]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.003     ; 3.122      ;
; 16.862 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx[41]                                                                                                                       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|cnt[1]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.003     ; 3.122      ;
; 16.862 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx[41]                                                                                                                       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|cnt[2]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.003     ; 3.122      ;
; 16.862 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx[41]                                                                                                                       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|cnt[3]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.003     ; 3.122      ;
; 16.862 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx[41]                                                                                                                       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|cnt[5]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.003     ; 3.122      ;
; 16.862 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx[41]                                                                                                                       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|cnt[6]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.003     ; 3.122      ;
; 16.862 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx[41]                                                                                                                       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|cnt[7]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.003     ; 3.122      ;
; 16.862 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx[41]                                                                                                                       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|cnt[9]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.003     ; 3.122      ;
; 16.862 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx[41]                                                                                                                       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|cnt[4]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.003     ; 3.122      ;
; 16.862 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx[41]                                                                                                                       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|cnt[8]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.003     ; 3.122      ;
; 16.869 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx[42]                                                                                                                       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|cnt[0]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.003     ; 3.115      ;
; 16.869 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx[42]                                                                                                                       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|cnt[1]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.003     ; 3.115      ;
; 16.869 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx[42]                                                                                                                       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|cnt[2]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.003     ; 3.115      ;
; 16.869 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx[42]                                                                                                                       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|cnt[3]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.003     ; 3.115      ;
; 16.869 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx[42]                                                                                                                       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|cnt[5]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.003     ; 3.115      ;
; 16.869 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx[42]                                                                                                                       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|cnt[6]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.003     ; 3.115      ;
; 16.869 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx[42]                                                                                                                       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|cnt[7]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.003     ; 3.115      ;
; 16.869 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx[42]                                                                                                                       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|cnt[9]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.003     ; 3.115      ;
; 16.869 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx[42]                                                                                                                       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|cnt[4]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.003     ; 3.115      ;
; 16.869 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx[42]                                                                                                                       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|cnt[8]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.003     ; 3.115      ;
; 16.905 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx[45]                                                                                                                       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|cnt[0]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.003     ; 3.079      ;
; 16.905 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx[45]                                                                                                                       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|cnt[1]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.003     ; 3.079      ;
; 16.905 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx[45]                                                                                                                       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|cnt[2]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.003     ; 3.079      ;
; 16.905 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx[45]                                                                                                                       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|cnt[3]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.003     ; 3.079      ;
; 16.905 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx[45]                                                                                                                       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|cnt[5]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.003     ; 3.079      ;
; 16.905 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx[45]                                                                                                                       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|cnt[6]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.003     ; 3.079      ;
; 16.905 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx[45]                                                                                                                       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|cnt[7]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.003     ; 3.079      ;
; 16.905 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx[45]                                                                                                                       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|cnt[9]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.003     ; 3.079      ;
; 16.905 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx[45]                                                                                                                       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|cnt[4]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.003     ; 3.079      ;
; 16.905 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx[45]                                                                                                                       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|cnt[8]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.003     ; 3.079      ;
; 16.967 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx[43]                                                                                                                       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|cnt[0]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.003     ; 3.017      ;
; 16.967 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx[43]                                                                                                                       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|cnt[1]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.003     ; 3.017      ;
; 16.967 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx[43]                                                                                                                       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|cnt[2]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.003     ; 3.017      ;
; 16.967 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx[43]                                                                                                                       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|cnt[3]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.003     ; 3.017      ;
; 16.967 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx[43]                                                                                                                       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|cnt[5]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.003     ; 3.017      ;
; 16.967 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx[43]                                                                                                                       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|cnt[6]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.003     ; 3.017      ;
; 16.967 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx[43]                                                                                                                       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|cnt[7]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.003     ; 3.017      ;
; 16.967 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx[43]                                                                                                                       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|cnt[9]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.003     ; 3.017      ;
; 16.967 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx[43]                                                                                                                       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|cnt[4]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.003     ; 3.017      ;
; 16.967 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx[43]                                                                                                                       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|cnt[8]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.003     ; 3.017      ;
; 17.015 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx[44]                                                                                                                       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|cnt[0]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.003     ; 2.969      ;
; 17.015 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx[44]                                                                                                                       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|cnt[1]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.003     ; 2.969      ;
; 17.015 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx[44]                                                                                                                       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|cnt[2]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.003     ; 2.969      ;
; 17.015 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx[44]                                                                                                                       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|cnt[3]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.003     ; 2.969      ;
; 17.015 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx[44]                                                                                                                       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|cnt[5]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.003     ; 2.969      ;
; 17.015 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx[44]                                                                                                                       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|cnt[6]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.003     ; 2.969      ;
; 17.015 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx[44]                                                                                                                       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|cnt[7]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.003     ; 2.969      ;
; 17.015 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx[44]                                                                                                                       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|cnt[9]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.003     ; 2.969      ;
; 17.015 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx[44]                                                                                                                       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|cnt[4]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.003     ; 2.969      ;
; 17.015 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx[44]                                                                                                                       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|cnt[8]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.003     ; 2.969      ;
; 17.227 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx[40]                                                                                                                       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|cnt[0]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.003     ; 2.757      ;
; 17.227 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx[40]                                                                                                                       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|cnt[1]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.003     ; 2.757      ;
; 17.227 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx[40]                                                                                                                       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|cnt[2]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.003     ; 2.757      ;
; 17.227 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx[40]                                                                                                                       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|cnt[3]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.003     ; 2.757      ;
; 17.227 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx[40]                                                                                                                       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|cnt[5]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.003     ; 2.757      ;
; 17.227 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx[40]                                                                                                                       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|cnt[6]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.003     ; 2.757      ;
; 17.227 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx[40]                                                                                                                       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|cnt[7]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.003     ; 2.757      ;
; 17.227 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx[40]                                                                                                                       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|cnt[9]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.003     ; 2.757      ;
; 17.227 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx[40]                                                                                                                       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|cnt[4]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.003     ; 2.757      ;
; 17.227 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx[40]                                                                                                                       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|cnt[8]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 20.000       ; -0.003     ; 2.757      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'rtc_test:u1|clkdiv:u0|clkout'                                                                                                                                                                         ;
+--------+----------------------------------------+---------------------------------+-----------------------------------------------------------------------+------------------------------+--------------+------------+------------+
; Slack  ; From Node                              ; To Node                         ; Launch Clock                                                          ; Latch Clock                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------+---------------------------------+-----------------------------------------------------------------------+------------------------------+--------------+------------+------------+
; -0.651 ; rtc_test:u1|rtc_time:U2|Time_hour[6]   ; rtc_test:u1|txdata[2]           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; rtc_test:u1|clkdiv:u0|clkout ; 0.000        ; 1.331      ; 0.834      ;
; -0.618 ; system_ctrl:u_system_ctrl|delay_done   ; rtc_test:u1|uart_stat.010       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; rtc_test:u1|clkdiv:u0|clkout ; 0.000        ; 1.335      ; 0.871      ;
; -0.601 ; system_ctrl:u_system_ctrl|delay_done   ; rtc_test:u1|uart_stat.001       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; rtc_test:u1|clkdiv:u0|clkout ; 0.000        ; 1.335      ; 0.888      ;
; -0.595 ; rtc_test:u1|rtc_time:U2|Time_hour[0]   ; rtc_test:u1|txdata[0]           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; rtc_test:u1|clkdiv:u0|clkout ; 0.000        ; 1.333      ; 0.892      ;
; -0.590 ; system_ctrl:u_system_ctrl|delay_done   ; rtc_test:u1|wrsig               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; rtc_test:u1|clkdiv:u0|clkout ; 0.000        ; 1.333      ; 0.897      ;
; -0.588 ; system_ctrl:u_system_ctrl|delay_done   ; rtc_test:u1|k[1]                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; rtc_test:u1|clkdiv:u0|clkout ; 0.000        ; 1.335      ; 0.901      ;
; -0.588 ; system_ctrl:u_system_ctrl|delay_done   ; rtc_test:u1|k[2]                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; rtc_test:u1|clkdiv:u0|clkout ; 0.000        ; 1.335      ; 0.901      ;
; -0.588 ; system_ctrl:u_system_ctrl|delay_done   ; rtc_test:u1|k[3]                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; rtc_test:u1|clkdiv:u0|clkout ; 0.000        ; 1.335      ; 0.901      ;
; -0.588 ; system_ctrl:u_system_ctrl|delay_done   ; rtc_test:u1|k[4]                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; rtc_test:u1|clkdiv:u0|clkout ; 0.000        ; 1.335      ; 0.901      ;
; -0.588 ; system_ctrl:u_system_ctrl|delay_done   ; rtc_test:u1|k[5]                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; rtc_test:u1|clkdiv:u0|clkout ; 0.000        ; 1.335      ; 0.901      ;
; -0.588 ; system_ctrl:u_system_ctrl|delay_done   ; rtc_test:u1|k[6]                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; rtc_test:u1|clkdiv:u0|clkout ; 0.000        ; 1.335      ; 0.901      ;
; -0.588 ; system_ctrl:u_system_ctrl|delay_done   ; rtc_test:u1|k[7]                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; rtc_test:u1|clkdiv:u0|clkout ; 0.000        ; 1.335      ; 0.901      ;
; -0.588 ; system_ctrl:u_system_ctrl|delay_done   ; rtc_test:u1|k[8]                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; rtc_test:u1|clkdiv:u0|clkout ; 0.000        ; 1.335      ; 0.901      ;
; -0.588 ; system_ctrl:u_system_ctrl|delay_done   ; rtc_test:u1|k[0]                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; rtc_test:u1|clkdiv:u0|clkout ; 0.000        ; 1.335      ; 0.901      ;
; -0.570 ; rtc_test:u1|rtc_time:U2|Time_hour[7]   ; rtc_test:u1|txdata[3]           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; rtc_test:u1|clkdiv:u0|clkout ; 0.000        ; 1.331      ; 0.915      ;
; -0.562 ; rtc_test:u1|rtc_time:U2|Time_munite[5] ; rtc_test:u1|txdata[1]           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; rtc_test:u1|clkdiv:u0|clkout ; 0.000        ; 1.332      ; 0.924      ;
; -0.559 ; system_ctrl:u_system_ctrl|delay_done   ; rtc_test:u1|Time_second_reg[3]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; rtc_test:u1|clkdiv:u0|clkout ; 0.000        ; 1.333      ; 0.928      ;
; -0.559 ; system_ctrl:u_system_ctrl|delay_done   ; rtc_test:u1|Time_second_reg[2]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; rtc_test:u1|clkdiv:u0|clkout ; 0.000        ; 1.333      ; 0.928      ;
; -0.559 ; system_ctrl:u_system_ctrl|delay_done   ; rtc_test:u1|Time_second_reg[1]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; rtc_test:u1|clkdiv:u0|clkout ; 0.000        ; 1.333      ; 0.928      ;
; -0.559 ; system_ctrl:u_system_ctrl|delay_done   ; rtc_test:u1|Time_second_reg[0]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; rtc_test:u1|clkdiv:u0|clkout ; 0.000        ; 1.333      ; 0.928      ;
; -0.559 ; system_ctrl:u_system_ctrl|delay_done   ; rtc_test:u1|Time_second_reg[5]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; rtc_test:u1|clkdiv:u0|clkout ; 0.000        ; 1.333      ; 0.928      ;
; -0.559 ; system_ctrl:u_system_ctrl|delay_done   ; rtc_test:u1|Time_second_reg[4]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; rtc_test:u1|clkdiv:u0|clkout ; 0.000        ; 1.333      ; 0.928      ;
; -0.559 ; system_ctrl:u_system_ctrl|delay_done   ; rtc_test:u1|Time_second_reg[7]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; rtc_test:u1|clkdiv:u0|clkout ; 0.000        ; 1.333      ; 0.928      ;
; -0.559 ; system_ctrl:u_system_ctrl|delay_done   ; rtc_test:u1|Time_second_reg[6]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; rtc_test:u1|clkdiv:u0|clkout ; 0.000        ; 1.333      ; 0.928      ;
; -0.549 ; system_ctrl:u_system_ctrl|delay_done   ; rtc_test:u1|uart_stat.000       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; rtc_test:u1|clkdiv:u0|clkout ; 0.000        ; 1.333      ; 0.938      ;
; -0.535 ; rtc_test:u1|rtc_time:U2|Time_munite[6] ; rtc_test:u1|txdata[2]           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; rtc_test:u1|clkdiv:u0|clkout ; 0.000        ; 1.332      ; 0.951      ;
; -0.491 ; rtc_test:u1|rtc_time:U2|Time_munite[7] ; rtc_test:u1|txdata[3]           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; rtc_test:u1|clkdiv:u0|clkout ; 0.000        ; 1.332      ; 0.995      ;
; -0.491 ; system_ctrl:u_system_ctrl|delay_done   ; rtc_test:u1|txdata[5]           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; rtc_test:u1|clkdiv:u0|clkout ; 0.000        ; 1.335      ; 0.998      ;
; -0.489 ; rtc_test:u1|rtc_time:U2|Time_hour[5]   ; rtc_test:u1|txdata[1]           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; rtc_test:u1|clkdiv:u0|clkout ; 0.000        ; 1.331      ; 0.996      ;
; -0.487 ; system_ctrl:u_system_ctrl|delay_done   ; rtc_test:u1|txdata[1]           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; rtc_test:u1|clkdiv:u0|clkout ; 0.000        ; 1.334      ; 1.001      ;
; -0.487 ; system_ctrl:u_system_ctrl|delay_done   ; rtc_test:u1|txdata[2]           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; rtc_test:u1|clkdiv:u0|clkout ; 0.000        ; 1.334      ; 1.001      ;
; -0.487 ; system_ctrl:u_system_ctrl|delay_done   ; rtc_test:u1|txdata[0]           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; rtc_test:u1|clkdiv:u0|clkout ; 0.000        ; 1.335      ; 1.002      ;
; -0.487 ; system_ctrl:u_system_ctrl|delay_done   ; rtc_test:u1|txdata[4]           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; rtc_test:u1|clkdiv:u0|clkout ; 0.000        ; 1.334      ; 1.001      ;
; -0.487 ; system_ctrl:u_system_ctrl|delay_done   ; rtc_test:u1|txdata[3]           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; rtc_test:u1|clkdiv:u0|clkout ; 0.000        ; 1.334      ; 1.001      ;
; -0.487 ; system_ctrl:u_system_ctrl|delay_done   ; rtc_test:u1|txdata[6]           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; rtc_test:u1|clkdiv:u0|clkout ; 0.000        ; 1.335      ; 1.002      ;
; -0.482 ; system_ctrl:u_system_ctrl|delay_done   ; rtc_test:u1|uart_cnt[0]         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; rtc_test:u1|clkdiv:u0|clkout ; 0.000        ; 1.331      ; 1.003      ;
; -0.482 ; system_ctrl:u_system_ctrl|delay_done   ; rtc_test:u1|uart_cnt[1]         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; rtc_test:u1|clkdiv:u0|clkout ; 0.000        ; 1.331      ; 1.003      ;
; -0.482 ; system_ctrl:u_system_ctrl|delay_done   ; rtc_test:u1|uart_cnt[2]         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; rtc_test:u1|clkdiv:u0|clkout ; 0.000        ; 1.331      ; 1.003      ;
; -0.482 ; system_ctrl:u_system_ctrl|delay_done   ; rtc_test:u1|uart_cnt[3]         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; rtc_test:u1|clkdiv:u0|clkout ; 0.000        ; 1.331      ; 1.003      ;
; -0.482 ; system_ctrl:u_system_ctrl|delay_done   ; rtc_test:u1|uart_cnt[4]         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; rtc_test:u1|clkdiv:u0|clkout ; 0.000        ; 1.331      ; 1.003      ;
; -0.482 ; system_ctrl:u_system_ctrl|delay_done   ; rtc_test:u1|uart_cnt[5]         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; rtc_test:u1|clkdiv:u0|clkout ; 0.000        ; 1.331      ; 1.003      ;
; -0.482 ; system_ctrl:u_system_ctrl|delay_done   ; rtc_test:u1|uart_cnt[6]         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; rtc_test:u1|clkdiv:u0|clkout ; 0.000        ; 1.331      ; 1.003      ;
; -0.482 ; system_ctrl:u_system_ctrl|delay_done   ; rtc_test:u1|uart_cnt[7]         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; rtc_test:u1|clkdiv:u0|clkout ; 0.000        ; 1.331      ; 1.003      ;
; -0.482 ; system_ctrl:u_system_ctrl|delay_done   ; rtc_test:u1|uart_cnt[8]         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; rtc_test:u1|clkdiv:u0|clkout ; 0.000        ; 1.331      ; 1.003      ;
; -0.482 ; system_ctrl:u_system_ctrl|delay_done   ; rtc_test:u1|uart_cnt[9]         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; rtc_test:u1|clkdiv:u0|clkout ; 0.000        ; 1.331      ; 1.003      ;
; -0.482 ; system_ctrl:u_system_ctrl|delay_done   ; rtc_test:u1|uart_cnt[10]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; rtc_test:u1|clkdiv:u0|clkout ; 0.000        ; 1.331      ; 1.003      ;
; -0.482 ; system_ctrl:u_system_ctrl|delay_done   ; rtc_test:u1|uart_cnt[11]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; rtc_test:u1|clkdiv:u0|clkout ; 0.000        ; 1.331      ; 1.003      ;
; -0.482 ; system_ctrl:u_system_ctrl|delay_done   ; rtc_test:u1|uart_cnt[12]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; rtc_test:u1|clkdiv:u0|clkout ; 0.000        ; 1.331      ; 1.003      ;
; -0.482 ; system_ctrl:u_system_ctrl|delay_done   ; rtc_test:u1|uart_cnt[13]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; rtc_test:u1|clkdiv:u0|clkout ; 0.000        ; 1.331      ; 1.003      ;
; -0.482 ; system_ctrl:u_system_ctrl|delay_done   ; rtc_test:u1|uart_cnt[14]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; rtc_test:u1|clkdiv:u0|clkout ; 0.000        ; 1.331      ; 1.003      ;
; -0.482 ; system_ctrl:u_system_ctrl|delay_done   ; rtc_test:u1|uart_cnt[15]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; rtc_test:u1|clkdiv:u0|clkout ; 0.000        ; 1.331      ; 1.003      ;
; -0.477 ; rtc_test:u1|rtc_time:U2|Time_munite[0] ; rtc_test:u1|txdata[0]           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; rtc_test:u1|clkdiv:u0|clkout ; 0.000        ; 1.333      ; 1.010      ;
; -0.462 ; rtc_test:u1|rtc_time:U2|Time_second[7] ; rtc_test:u1|txdata[3]           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; rtc_test:u1|clkdiv:u0|clkout ; 0.000        ; 1.334      ; 1.026      ;
; -0.438 ; rtc_test:u1|rtc_time:U2|Time_hour[4]   ; rtc_test:u1|txdata[0]           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; rtc_test:u1|clkdiv:u0|clkout ; 0.000        ; 1.333      ; 1.049      ;
; -0.425 ; rtc_test:u1|rtc_time:U2|Time_munite[3] ; rtc_test:u1|txdata[3]           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; rtc_test:u1|clkdiv:u0|clkout ; 0.000        ; 1.332      ; 1.061      ;
; -0.423 ; rtc_test:u1|rtc_time:U2|Time_second[3] ; rtc_test:u1|txdata[3]           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; rtc_test:u1|clkdiv:u0|clkout ; 0.000        ; 1.334      ; 1.065      ;
; -0.415 ; rtc_test:u1|rtc_time:U2|Time_munite[4] ; rtc_test:u1|txdata[0]           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; rtc_test:u1|clkdiv:u0|clkout ; 0.000        ; 1.333      ; 1.072      ;
; -0.414 ; rtc_test:u1|rtc_time:U2|Time_second[1] ; rtc_test:u1|uart_stat.001       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; rtc_test:u1|clkdiv:u0|clkout ; 0.000        ; 1.335      ; 1.075      ;
; -0.412 ; rtc_test:u1|rtc_time:U2|Time_second[0] ; rtc_test:u1|uart_stat.001       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; rtc_test:u1|clkdiv:u0|clkout ; 0.000        ; 1.334      ; 1.076      ;
; -0.405 ; rtc_test:u1|rtc_time:U2|Time_second[4] ; rtc_test:u1|txdata[0]           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; rtc_test:u1|clkdiv:u0|clkout ; 0.000        ; 1.334      ; 1.083      ;
; -0.388 ; rtc_test:u1|rtc_time:U2|Time_second[2] ; rtc_test:u1|Time_second_reg[2]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; rtc_test:u1|clkdiv:u0|clkout ; 0.000        ; 1.333      ; 1.099      ;
; -0.383 ; rtc_test:u1|rtc_time:U2|Time_munite[2] ; rtc_test:u1|txdata[2]           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; rtc_test:u1|clkdiv:u0|clkout ; 0.000        ; 1.332      ; 1.103      ;
; -0.383 ; rtc_test:u1|rtc_time:U2|Time_second[7] ; rtc_test:u1|uart_stat.001       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; rtc_test:u1|clkdiv:u0|clkout ; 0.000        ; 1.335      ; 1.106      ;
; -0.378 ; rtc_test:u1|rtc_time:U2|Time_hour[1]   ; rtc_test:u1|txdata[1]           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; rtc_test:u1|clkdiv:u0|clkout ; 0.000        ; 1.331      ; 1.107      ;
; -0.374 ; rtc_test:u1|rtc_time:U2|Time_second[6] ; rtc_test:u1|uart_stat.001       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; rtc_test:u1|clkdiv:u0|clkout ; 0.000        ; 1.335      ; 1.115      ;
; -0.371 ; rtc_test:u1|rtc_time:U2|Time_second[4] ; rtc_test:u1|uart_stat.001       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; rtc_test:u1|clkdiv:u0|clkout ; 0.000        ; 1.334      ; 1.117      ;
; -0.370 ; rtc_test:u1|rtc_time:U2|Time_hour[2]   ; rtc_test:u1|txdata[2]           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; rtc_test:u1|clkdiv:u0|clkout ; 0.000        ; 1.331      ; 1.115      ;
; -0.367 ; rtc_test:u1|rtc_time:U2|Time_second[3] ; rtc_test:u1|Time_second_reg[3]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; rtc_test:u1|clkdiv:u0|clkout ; 0.000        ; 1.333      ; 1.120      ;
; -0.361 ; rtc_test:u1|rtc_time:U2|Time_second[7] ; rtc_test:u1|Time_second_reg[7]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; rtc_test:u1|clkdiv:u0|clkout ; 0.000        ; 1.333      ; 1.126      ;
; -0.357 ; rtc_test:u1|rtc_time:U2|Time_second[4] ; rtc_test:u1|Time_second_reg[4]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; rtc_test:u1|clkdiv:u0|clkout ; 0.000        ; 1.332      ; 1.129      ;
; -0.348 ; rtc_test:u1|rtc_time:U2|Time_second[2] ; rtc_test:u1|txdata[2]           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; rtc_test:u1|clkdiv:u0|clkout ; 0.000        ; 1.334      ; 1.140      ;
; -0.342 ; rtc_test:u1|rtc_time:U2|Time_munite[1] ; rtc_test:u1|txdata[1]           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; rtc_test:u1|clkdiv:u0|clkout ; 0.000        ; 1.332      ; 1.144      ;
; -0.320 ; rtc_test:u1|rtc_time:U2|Time_second[3] ; rtc_test:u1|uart_stat.001       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; rtc_test:u1|clkdiv:u0|clkout ; 0.000        ; 1.335      ; 1.169      ;
; -0.316 ; rtc_test:u1|rtc_time:U2|Time_second[5] ; rtc_test:u1|txdata[1]           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; rtc_test:u1|clkdiv:u0|clkout ; 0.000        ; 1.334      ; 1.172      ;
; -0.297 ; rtc_test:u1|rtc_time:U2|Time_second[2] ; rtc_test:u1|uart_stat.001       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; rtc_test:u1|clkdiv:u0|clkout ; 0.000        ; 1.335      ; 1.192      ;
; -0.294 ; rtc_test:u1|rtc_time:U2|Time_hour[3]   ; rtc_test:u1|txdata[3]           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; rtc_test:u1|clkdiv:u0|clkout ; 0.000        ; 1.331      ; 1.191      ;
; -0.293 ; rtc_test:u1|rtc_time:U2|Time_second[1] ; rtc_test:u1|uart_stat.000       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; rtc_test:u1|clkdiv:u0|clkout ; 0.000        ; 1.333      ; 1.194      ;
; -0.291 ; rtc_test:u1|rtc_time:U2|Time_second[0] ; rtc_test:u1|uart_stat.000       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; rtc_test:u1|clkdiv:u0|clkout ; 0.000        ; 1.332      ; 1.195      ;
; -0.290 ; rtc_test:u1|rtc_time:U2|Time_second[1] ; rtc_test:u1|Time_second_reg[1]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; rtc_test:u1|clkdiv:u0|clkout ; 0.000        ; 1.333      ; 1.197      ;
; -0.287 ; rtc_test:u1|rtc_time:U2|Time_second[5] ; rtc_test:u1|uart_stat.001       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; rtc_test:u1|clkdiv:u0|clkout ; 0.000        ; 1.335      ; 1.202      ;
; -0.286 ; rtc_test:u1|rtc_time:U2|Time_second[0] ; rtc_test:u1|Time_second_reg[0]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; rtc_test:u1|clkdiv:u0|clkout ; 0.000        ; 1.332      ; 1.200      ;
; -0.268 ; rtc_test:u1|rtc_time:U2|Time_second[6] ; rtc_test:u1|Time_second_reg[6]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; rtc_test:u1|clkdiv:u0|clkout ; 0.000        ; 1.333      ; 1.219      ;
; -0.267 ; rtc_test:u1|rtc_time:U2|Time_second[5] ; rtc_test:u1|Time_second_reg[5]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; rtc_test:u1|clkdiv:u0|clkout ; 0.000        ; 1.333      ; 1.220      ;
; -0.262 ; rtc_test:u1|rtc_time:U2|Time_second[7] ; rtc_test:u1|uart_stat.000       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; rtc_test:u1|clkdiv:u0|clkout ; 0.000        ; 1.333      ; 1.225      ;
; -0.260 ; rtc_test:u1|rtc_time:U2|Time_second[1] ; rtc_test:u1|txdata[1]           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; rtc_test:u1|clkdiv:u0|clkout ; 0.000        ; 1.334      ; 1.228      ;
; -0.253 ; rtc_test:u1|rtc_time:U2|Time_second[6] ; rtc_test:u1|uart_stat.000       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; rtc_test:u1|clkdiv:u0|clkout ; 0.000        ; 1.333      ; 1.234      ;
; -0.250 ; rtc_test:u1|rtc_time:U2|Time_second[4] ; rtc_test:u1|uart_stat.000       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; rtc_test:u1|clkdiv:u0|clkout ; 0.000        ; 1.332      ; 1.236      ;
; -0.199 ; rtc_test:u1|rtc_time:U2|Time_second[6] ; rtc_test:u1|txdata[2]           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; rtc_test:u1|clkdiv:u0|clkout ; 0.000        ; 1.334      ; 1.289      ;
; -0.199 ; rtc_test:u1|rtc_time:U2|Time_second[3] ; rtc_test:u1|uart_stat.000       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; rtc_test:u1|clkdiv:u0|clkout ; 0.000        ; 1.333      ; 1.288      ;
; -0.176 ; rtc_test:u1|rtc_time:U2|Time_second[2] ; rtc_test:u1|uart_stat.000       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; rtc_test:u1|clkdiv:u0|clkout ; 0.000        ; 1.333      ; 1.311      ;
; -0.166 ; rtc_test:u1|rtc_time:U2|Time_second[5] ; rtc_test:u1|uart_stat.000       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; rtc_test:u1|clkdiv:u0|clkout ; 0.000        ; 1.333      ; 1.321      ;
; -0.133 ; rtc_test:u1|rtc_time:U2|Time_second[0] ; rtc_test:u1|txdata[0]           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; rtc_test:u1|clkdiv:u0|clkout ; 0.000        ; 1.334      ; 1.355      ;
; 0.186  ; rtc_test:u1|uart_stat.000              ; rtc_test:u1|uart_stat.000       ; rtc_test:u1|clkdiv:u0|clkout                                          ; rtc_test:u1|clkdiv:u0|clkout ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; rtc_test:u1|wrsig                      ; rtc_test:u1|wrsig               ; rtc_test:u1|clkdiv:u0|clkout                                          ; rtc_test:u1|clkdiv:u0|clkout ; 0.000        ; 0.037      ; 0.307      ;
; 0.186  ; rtc_test:u1|uarttx:u1|tx               ; rtc_test:u1|uarttx:u1|tx        ; rtc_test:u1|clkdiv:u0|clkout                                          ; rtc_test:u1|clkdiv:u0|clkout ; 0.000        ; 0.037      ; 0.307      ;
; 0.187  ; rtc_test:u1|uart_stat.001              ; rtc_test:u1|uart_stat.001       ; rtc_test:u1|clkdiv:u0|clkout                                          ; rtc_test:u1|clkdiv:u0|clkout ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; rtc_test:u1|uarttx:u1|cnt[3]           ; rtc_test:u1|uarttx:u1|cnt[3]    ; rtc_test:u1|clkdiv:u0|clkout                                          ; rtc_test:u1|clkdiv:u0|clkout ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; rtc_test:u1|uarttx:u1|idle             ; rtc_test:u1|uarttx:u1|idle      ; rtc_test:u1|clkdiv:u0|clkout                                          ; rtc_test:u1|clkdiv:u0|clkout ; 0.000        ; 0.036      ; 0.307      ;
; 0.187  ; rtc_test:u1|uarttx:u1|send             ; rtc_test:u1|uarttx:u1|send      ; rtc_test:u1|clkdiv:u0|clkout                                          ; rtc_test:u1|clkdiv:u0|clkout ; 0.000        ; 0.036      ; 0.307      ;
; 0.198  ; rtc_test:u1|uarttx:u1|wrsigbuf         ; rtc_test:u1|uarttx:u1|wrsigrise ; rtc_test:u1|clkdiv:u0|clkout                                          ; rtc_test:u1|clkdiv:u0|clkout ; 0.000        ; 0.036      ; 0.318      ;
+--------+----------------------------------------+---------------------------------+-----------------------------------------------------------------------+------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4]'                                                                                                                                                                                                                                             ;
+-------+-------------------------------------------------------------------------+---------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                               ; To Node                                                             ; Launch Clock                                                          ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------+---------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; 0.068 ; rtc_test:u1|clkdiv:u0|clkout                                            ; rtc_test:u1|clkdiv:u0|clkout                                        ; rtc_test:u1|clkdiv:u0|clkout                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -0.050     ; 0.307      ;
; 0.178 ; rtc_test:u1|rtc_time:U2|ds1302_module:U1|i2c_com:U2|i[3]                ; rtc_test:u1|rtc_time:U2|ds1302_module:U1|i2c_com:U2|i[3]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; rtc_test:u1|rtc_time:U2|ds1302_module:U1|cmd_control:U1|isStart[1]      ; rtc_test:u1|rtc_time:U2|ds1302_module:U1|cmd_control:U1|isStart[1]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; rtc_test:u1|rtc_time:U2|ds1302_module:U1|i2c_com:U2|isDone              ; rtc_test:u1|rtc_time:U2|ds1302_module:U1|i2c_com:U2|isDone          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; rtc_test:u1|rtc_time:U2|ds1302_module:U1|cmd_control:U1|i[1]            ; rtc_test:u1|rtc_time:U2|ds1302_module:U1|cmd_control:U1|i[1]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; rtc_test:u1|rtc_time:U2|ds1302_module:U1|cmd_control:U1|i[0]            ; rtc_test:u1|rtc_time:U2|ds1302_module:U1|cmd_control:U1|i[0]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; rtc_test:u1|rtc_time:U2|ds1302_module:U1|cmd_control:U1|isDone          ; rtc_test:u1|rtc_time:U2|ds1302_module:U1|cmd_control:U1|isDone      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; rtc_test:u1|rtc_time:U2|ds1302_module:U1|i2c_com:U2|rSIO                ; rtc_test:u1|rtc_time:U2|ds1302_module:U1|i2c_com:U2|rSIO            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; rtc_test:u1|rtc_time:U2|ds1302_module:U1|i2c_com:U2|isOut               ; rtc_test:u1|rtc_time:U2|ds1302_module:U1|i2c_com:U2|isOut           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; smg_interface_demo:u4|demo_control_module:U1|rNum[20]                   ; smg_interface_demo:u4|demo_control_module:U1|rNum[20]               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; smg_interface_demo:u4|demo_control_module:U1|rNum[19]                   ; smg_interface_demo:u4|demo_control_module:U1|rNum[19]               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; smg_interface_demo:u4|demo_control_module:U1|i[0]                       ; smg_interface_demo:u4|demo_control_module:U1|i[0]                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; smg_interface_demo:u4|demo_control_module:U1|i[1]                       ; smg_interface_demo:u4|demo_control_module:U1|i[1]                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.045      ; 0.307      ;
; 0.179 ; rtc_test:u1|rtc_time:U2|i[1]                                            ; rtc_test:u1|rtc_time:U2|i[1]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; rtc_test:u1|rtc_time:U2|i[0]                                            ; rtc_test:u1|rtc_time:U2|i[0]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; rtc_test:u1|rtc_time:U2|i[2]                                            ; rtc_test:u1|rtc_time:U2|i[2]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; rtc_test:u1|rtc_time:U2|rData[5]                                        ; rtc_test:u1|rtc_time:U2|rData[5]                                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; rtc_test:u1|rtc_time:U2|ds1302_module:U1|cmd_control:U1|rAddr[7]        ; rtc_test:u1|rtc_time:U2|ds1302_module:U1|cmd_control:U1|rAddr[7]    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; sos_generator_module:u5|sos_module:U2|i[3]                              ; sos_generator_module:u5|sos_module:U2|i[3]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; smg_interface_demo:u4|demo_control_module:U1|i[3]                       ; smg_interface_demo:u4|demo_control_module:U1|i[3]                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; smg_interface_demo:u4|demo_control_module:U1|i[2]                       ; smg_interface_demo:u4|demo_control_module:U1|i[2]                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; smg_interface_demo:u4|demo_control_module:U1|rNum[1]                    ; smg_interface_demo:u4|demo_control_module:U1|rNum[1]                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; smg_interface_demo:u4|demo_control_module:U1|rNum[2]                    ; smg_interface_demo:u4|demo_control_module:U1|rNum[2]                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; smg_interface_demo:u4|demo_control_module:U1|rNum[3]                    ; smg_interface_demo:u4|demo_control_module:U1|rNum[3]                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; smg_interface_demo:u4|demo_control_module:U1|rNum[5]                    ; smg_interface_demo:u4|demo_control_module:U1|rNum[5]                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; smg_interface_demo:u4|demo_control_module:U1|rNum[9]                    ; smg_interface_demo:u4|demo_control_module:U1|rNum[9]                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; smg_interface_demo:u4|demo_control_module:U1|rNum[10]                   ; smg_interface_demo:u4|demo_control_module:U1|rNum[10]               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; smg_interface_demo:u4|demo_control_module:U1|rNum[11]                   ; smg_interface_demo:u4|demo_control_module:U1|rNum[11]               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.044      ; 0.307      ;
; 0.180 ; smg_interface_demo:u4|smg_interface:U2|smg_control_module:U1|i[0]       ; smg_interface_demo:u4|smg_interface:U2|smg_control_module:U1|i[0]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; smg_interface_demo:u4|smg_interface:U2|smg_control_module:U1|i[2]       ; smg_interface_demo:u4|smg_interface:U2|smg_control_module:U1|i[2]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; smg_interface_demo:u4|smg_interface:U2|smg_control_module:U1|i[1]       ; smg_interface_demo:u4|smg_interface:U2|smg_control_module:U1|i[1]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; smg_interface_demo:u4|demo_control_module:U1|rNum[15]                   ; smg_interface_demo:u4|demo_control_module:U1|rNum[15]               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.043      ; 0.307      ;
; 0.186 ; rtc_test:u1|rtc_time:U2|ds1302_module:U1|i2c_com:U2|rData[1]            ; rtc_test:u1|rtc_time:U2|ds1302_module:U1|i2c_com:U2|rData[1]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; rtc_test:u1|rtc_time:U2|ds1302_module:U1|i2c_com:U2|rRST                ; rtc_test:u1|rtc_time:U2|ds1302_module:U1|i2c_com:U2|rRST            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; smg_interface_demo:u4|demo_control_module:U1|rNum[0]                    ; smg_interface_demo:u4|demo_control_module:U1|rNum[0]                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.044      ; 0.314      ;
; 0.186 ; smg_interface_demo:u4|demo_control_module:U1|rNum[4]                    ; smg_interface_demo:u4|demo_control_module:U1|rNum[4]                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.044      ; 0.314      ;
; 0.186 ; smg_interface_demo:u4|demo_control_module:U1|rNum[8]                    ; smg_interface_demo:u4|demo_control_module:U1|rNum[8]                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.044      ; 0.314      ;
; 0.186 ; smg_interface_demo:u4|demo_control_module:U1|rNum[17]                   ; smg_interface_demo:u4|demo_control_module:U1|rNum[17]               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; smg_interface_demo:u4|demo_control_module:U1|rNum[18]                   ; smg_interface_demo:u4|demo_control_module:U1|rNum[18]               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; smg_interface_demo:u4|smg_interface:U2|smg_scan_module:U3|rScan[4]      ; smg_interface_demo:u4|smg_interface:U2|smg_scan_module:U3|rScan[4]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; rtc_test:u1|rtc_time:U2|ds1302_module:U1|i2c_com:U2|rData[6]            ; rtc_test:u1|rtc_time:U2|ds1302_module:U1|i2c_com:U2|rData[6]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; rtc_test:u1|rtc_time:U2|ds1302_module:U1|i2c_com:U2|rSCLK               ; rtc_test:u1|rtc_time:U2|ds1302_module:U1|i2c_com:U2|rSCLK           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; smg_interface_demo:u4|smg_interface:U2|smg_scan_module:U3|rScan[0]      ; smg_interface_demo:u4|smg_interface:U2|smg_scan_module:U3|rScan[0]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; smg_interface_demo:u4|smg_interface:U2|smg_scan_module:U3|rScan[1]      ; smg_interface_demo:u4|smg_interface:U2|smg_scan_module:U3|rScan[1]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; smg_interface_demo:u4|smg_interface:U2|smg_scan_module:U3|rScan[2]      ; smg_interface_demo:u4|smg_interface:U2|smg_scan_module:U3|rScan[2]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; smg_interface_demo:u4|smg_interface:U2|smg_scan_module:U3|rScan[3]      ; smg_interface_demo:u4|smg_interface:U2|smg_scan_module:U3|rScan[3]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; smg_interface_demo:u4|smg_interface:U2|smg_scan_module:U3|rScan[5]      ; smg_interface_demo:u4|smg_interface:U2|smg_scan_module:U3|rScan[5]  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; smg_interface_demo:u4|demo_control_module:U1|rNum[13]                   ; smg_interface_demo:u4|demo_control_module:U1|rNum[13]               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; smg_interface_demo:u4|demo_control_module:U1|rNum[14]                   ; smg_interface_demo:u4|demo_control_module:U1|rNum[14]               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; smg_interface_demo:u4|demo_control_module:U1|rNum[22]                   ; smg_interface_demo:u4|demo_control_module:U1|rNum[22]               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; smg_interface_demo:u4|demo_control_module:U1|rNum[23]                   ; smg_interface_demo:u4|demo_control_module:U1|rNum[23]               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; smg_interface_demo:u4|demo_control_module:U1|rNum[21]                   ; smg_interface_demo:u4|demo_control_module:U1|rNum[21]               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.036      ; 0.307      ;
; 0.193 ; smg_interface_demo:u4|demo_control_module:U1|rNum[16]                   ; smg_interface_demo:u4|demo_control_module:U1|rNum[16]               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.037      ; 0.314      ;
; 0.194 ; smg_interface_demo:u4|demo_control_module:U1|rNum[12]                   ; smg_interface_demo:u4|demo_control_module:U1|rNum[12]               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.036      ; 0.314      ;
; 0.195 ; smg_interface_demo:u4|demo_control_module:U1|rNum[0]                    ; smg_interface_demo:u4|demo_control_module:U1|rNum[1]                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.044      ; 0.323      ;
; 0.204 ; smg_interface_demo:u4|demo_control_module:U1|i[0]                       ; smg_interface_demo:u4|demo_control_module:U1|i[1]                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.045      ; 0.333      ;
; 0.206 ; smg_interface_demo:u4|demo_control_module:U1|rNum[12]                   ; smg_interface_demo:u4|demo_control_module:U1|rNumber[12]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.036      ; 0.326      ;
; 0.206 ; smg_interface_demo:u4|demo_control_module:U1|rNum[12]                   ; smg_interface_demo:u4|demo_control_module:U1|rNum[13]               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.036      ; 0.326      ;
; 0.208 ; smg_interface_demo:u4|demo_control_module:U1|rNum[14]                   ; smg_interface_demo:u4|demo_control_module:U1|rNumber[14]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.036      ; 0.328      ;
; 0.211 ; smg_interface_demo:u4|demo_control_module:U1|rNum[16]                   ; smg_interface_demo:u4|demo_control_module:U1|rNum[17]               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.037      ; 0.332      ;
; 0.212 ; smg_interface_demo:u4|demo_control_module:U1|rNum[13]                   ; smg_interface_demo:u4|demo_control_module:U1|rNum[14]               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.036      ; 0.332      ;
; 0.213 ; smg_interface_demo:u4|demo_control_module:U1|rNum[13]                   ; smg_interface_demo:u4|demo_control_module:U1|rNumber[13]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.036      ; 0.333      ;
; 0.215 ; smg_interface_demo:u4|demo_control_module:U1|rNum[16]                   ; smg_interface_demo:u4|demo_control_module:U1|rNum[18]               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.037      ; 0.336      ;
; 0.219 ; smg_interface_demo:u4|smg_interface:U2|smg_control_module:U1|rNumber[3] ; smg_interface_demo:u4|smg_interface:U2|smg_encode_module:U2|rSMG[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.036      ; 0.339      ;
; 0.221 ; smg_interface_demo:u4|smg_interface:U2|smg_control_module:U1|rNumber[3] ; smg_interface_demo:u4|smg_interface:U2|smg_encode_module:U2|rSMG[5] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.036      ; 0.341      ;
; 0.222 ; smg_interface_demo:u4|smg_interface:U2|smg_control_module:U1|rNumber[3] ; smg_interface_demo:u4|smg_interface:U2|smg_encode_module:U2|rSMG[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.036      ; 0.342      ;
; 0.224 ; smg_interface_demo:u4|smg_interface:U2|smg_control_module:U1|rNumber[3] ; smg_interface_demo:u4|smg_interface:U2|smg_encode_module:U2|rSMG[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.036      ; 0.344      ;
; 0.225 ; smg_interface_demo:u4|smg_interface:U2|smg_control_module:U1|rNumber[3] ; smg_interface_demo:u4|smg_interface:U2|smg_encode_module:U2|rSMG[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.036      ; 0.345      ;
; 0.225 ; smg_interface_demo:u4|smg_interface:U2|smg_control_module:U1|rNumber[3] ; smg_interface_demo:u4|smg_interface:U2|smg_encode_module:U2|rSMG[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.036      ; 0.345      ;
; 0.225 ; smg_interface_demo:u4|smg_interface:U2|smg_control_module:U1|rNumber[3] ; smg_interface_demo:u4|smg_interface:U2|smg_encode_module:U2|rSMG[6] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.036      ; 0.345      ;
; 0.238 ; smg_interface_demo:u4|smg_interface:U2|smg_control_module:U1|i[1]       ; smg_interface_demo:u4|smg_interface:U2|smg_control_module:U1|i[2]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.043      ; 0.365      ;
; 0.245 ; sos_generator_module:u5|control_module:U1|Count1[9]                     ; sos_generator_module:u5|control_module:U1|Count1[10]                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.238      ; 0.567      ;
; 0.254 ; sos_generator_module:u5|sos_module:U2|Count1[13]                        ; sos_generator_module:u5|sos_module:U2|Count1[14]                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.236      ; 0.574      ;
; 0.270 ; sos_generator_module:u5|sos_module:U2|rPin_Out                          ; sos_generator_module:u5|sos_module:U2|rPin_Out                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.044      ; 0.398      ;
; 0.278 ; rtc_test:u1|rtc_time:U2|ds1302_module:U1|i2c_com:U2|i[1]                ; rtc_test:u1|rtc_time:U2|ds1302_module:U1|i2c_com:U2|i[1]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.045      ; 0.407      ;
; 0.282 ; rtc_test:u1|rtc_time:U2|ds1302_module:U1|i2c_com:U2|i[5]                ; rtc_test:u1|rtc_time:U2|ds1302_module:U1|i2c_com:U2|i[5]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.045      ; 0.411      ;
; 0.282 ; smg_interface_demo:u4|smg_interface:U2|smg_control_module:U1|rNumber[2] ; smg_interface_demo:u4|smg_interface:U2|smg_encode_module:U2|rSMG[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.036      ; 0.402      ;
; 0.282 ; sos_generator_module:u5|sos_module:U2|i[4]                              ; sos_generator_module:u5|sos_module:U2|i[4]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.044      ; 0.410      ;
; 0.283 ; smg_interface_demo:u4|smg_interface:U2|smg_control_module:U1|rNumber[2] ; smg_interface_demo:u4|smg_interface:U2|smg_encode_module:U2|rSMG[5] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.036      ; 0.403      ;
; 0.283 ; smg_interface_demo:u4|smg_interface:U2|smg_control_module:U1|rNumber[2] ; smg_interface_demo:u4|smg_interface:U2|smg_encode_module:U2|rSMG[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.036      ; 0.403      ;
; 0.283 ; sos_generator_module:u5|sos_module:U2|i[0]                              ; sos_generator_module:u5|sos_module:U2|i[0]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.044      ; 0.411      ;
; 0.285 ; rtc_test:u1|rtc_time:U2|i[1]                                            ; rtc_test:u1|rtc_time:U2|isStart[2]                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.044      ; 0.413      ;
; 0.285 ; smg_interface_demo:u4|smg_interface:U2|smg_control_module:U1|rNumber[2] ; smg_interface_demo:u4|smg_interface:U2|smg_encode_module:U2|rSMG[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.036      ; 0.405      ;
; 0.285 ; smg_interface_demo:u4|smg_interface:U2|smg_control_module:U1|rNumber[2] ; smg_interface_demo:u4|smg_interface:U2|smg_encode_module:U2|rSMG[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.036      ; 0.405      ;
; 0.285 ; smg_interface_demo:u4|smg_interface:U2|smg_control_module:U1|rNumber[2] ; smg_interface_demo:u4|smg_interface:U2|smg_encode_module:U2|rSMG[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.036      ; 0.405      ;
; 0.286 ; rtc_test:u1|rtc_time:U2|i[0]                                            ; rtc_test:u1|rtc_time:U2|i[2]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.044      ; 0.414      ;
; 0.286 ; smg_interface_demo:u4|smg_interface:U2|smg_control_module:U1|rNumber[2] ; smg_interface_demo:u4|smg_interface:U2|smg_encode_module:U2|rSMG[6] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.036      ; 0.406      ;
; 0.287 ; sos_generator_module:u5|sos_module:U2|i[1]                              ; sos_generator_module:u5|sos_module:U2|i[1]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.044      ; 0.415      ;
; 0.287 ; sos_generator_module:u5|control_module:U1|Count1[13]                    ; sos_generator_module:u5|control_module:U1|Count1[13]                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.045      ; 0.416      ;
; 0.288 ; key_test:u6|count[7]                                                    ; key_test:u6|count[7]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.045      ; 0.417      ;
; 0.288 ; sos_generator_module:u5|control_module:U1|Count1[11]                    ; sos_generator_module:u5|control_module:U1|Count1[11]                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.045      ; 0.417      ;
; 0.288 ; smg_interface_demo:u4|demo_control_module:U1|C1[12]                     ; smg_interface_demo:u4|demo_control_module:U1|C1[12]                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.045      ; 0.417      ;
; 0.289 ; rtc_test:u1|rtc_time:U2|ds1302_module:U1|i2c_com:U2|Count1[3]           ; rtc_test:u1|rtc_time:U2|ds1302_module:U1|i2c_com:U2|Count1[3]       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.045      ; 0.418      ;
; 0.289 ; key_test:u6|count[1]                                                    ; key_test:u6|count[1]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.045      ; 0.418      ;
; 0.289 ; key_test:u6|count[3]                                                    ; key_test:u6|count[3]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.045      ; 0.418      ;
; 0.289 ; key_test:u6|count[5]                                                    ; key_test:u6|count[5]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.045      ; 0.418      ;
; 0.289 ; key_test:u6|count[8]                                                    ; key_test:u6|count[8]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.045      ; 0.418      ;
; 0.289 ; key_test:u6|count[15]                                                   ; key_test:u6|count[15]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.044      ; 0.417      ;
; 0.289 ; sos_generator_module:u5|control_module:U1|Count1[12]                    ; sos_generator_module:u5|control_module:U1|Count1[12]                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.045      ; 0.418      ;
; 0.289 ; sos_generator_module:u5|control_module:U1|Count1[17]                    ; sos_generator_module:u5|control_module:U1|Count1[17]                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.045      ; 0.418      ;
+-------+-------------------------------------------------------------------------+---------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                ; Launch Clock                                                          ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; 0.162 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|wrptr_g[2]                             ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|ram_block11a0~porta_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.219      ; 0.485      ;
; 0.174 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|wrptr_g[4]                             ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|ram_block11a0~porta_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.219      ; 0.497      ;
; 0.179 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.044      ; 0.307      ;
; 0.185 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|counter[0]                                                                                                                                               ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|counter[0]                                                                                                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|CMD55[0]                                                                                                                                                 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|CMD55[0]                                                                                                                                                                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|ACMD41[0]                                                                                                                                                ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|ACMD41[0]                                                                                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|CMD0[0]                                                                                                                                                  ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|CMD0[0]                                                                                                                                                                     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|CMD8[0]                                                                                                                                                  ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|CMD8[0]                                                                                                                                                                     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|init_o                                                                                                                                                   ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|init_o                                                                                                                                                                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.307      ;
; 0.186 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|mydata[0]                                                                                                                                                      ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|mydata[0]                                                                                                                                                                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|mydata[1]                                                                                                                                                      ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|mydata[1]                                                                                                                                                                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|mydata[2]                                                                                                                                                      ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|mydata[2]                                                                                                                                                                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|mydata[3]                                                                                                                                                      ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|mydata[3]                                                                                                                                                                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|mydata[4]                                                                                                                                                      ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|mydata[4]                                                                                                                                                                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|mydata[5]                                                                                                                                                      ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|mydata[5]                                                                                                                                                                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|mydata[6]                                                                                                                                                      ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|mydata[6]                                                                                                                                                                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|mydata[7]                                                                                                                                                      ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|mydata[7]                                                                                                                                                                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|CMD17[0]                                                                                                                                                       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|CMD17[0]                                                                                                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|sec_size[0]                                                                                                                                                    ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|sec_size[0]                                                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|mystate.0010                                                                                                                                                   ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|mystate.0010                                                                                                                                                                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|mystate.0011                                                                                                                                                   ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|mystate.0011                                                                                                                                                                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|cnta[1]                                                                                                                                                        ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|cnta[1]                                                                                                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|cnta[2]                                                                                                                                                        ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|cnta[2]                                                                                                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|cnta[3]                                                                                                                                                        ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|cnta[3]                                                                                                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|cnt[8]                                                                                                                                                         ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|cnt[8]                                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|cnt[9]                                                                                                                                                         ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|cnt[9]                                                                                                                                                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|cnt[10]                                                                                                                                                        ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|cnt[10]                                                                                                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|cnt[11]                                                                                                                                                        ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|cnt[11]                                                                                                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|cnt[12]                                                                                                                                                        ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|cnt[12]                                                                                                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|cnt[13]                                                                                                                                                        ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|cnt[13]                                                                                                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|cnt[14]                                                                                                                                                        ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|cnt[14]                                                                                                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|cnt[15]                                                                                                                                                        ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|cnt[15]                                                                                                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|cnt[16]                                                                                                                                                        ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|cnt[16]                                                                                                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|cnt[17]                                                                                                                                                        ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|cnt[17]                                                                                                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|cnt[18]                                                                                                                                                        ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|cnt[18]                                                                                                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|cnt[19]                                                                                                                                                        ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|cnt[19]                                                                                                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|cnt[20]                                                                                                                                                        ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|cnt[20]                                                                                                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|cnt[21]                                                                                                                                                        ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|cnt[21]                                                                                                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|mystate.0100                                                                                                                                                   ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|mystate.0100                                                                                                                                                                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|picture_store                                                                                                                                                  ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|picture_store                                                                                                                                                                     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|SD_cs                                                                                                                                                          ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|SD_cs                                                                                                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|SD_datain                                                                                                                                                      ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|SD_datain                                                                                                                                                                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|mydata[8]                                                                                                                                                      ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|mydata[8]                                                                                                                                                                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|mydata[9]                                                                                                                                                      ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|mydata[9]                                                                                                                                                                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|mydata[10]                                                                                                                                                     ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|mydata[10]                                                                                                                                                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|mydata[11]                                                                                                                                                     ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|mydata[11]                                                                                                                                                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|mydata[12]                                                                                                                                                     ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|mydata[12]                                                                                                                                                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|mydata[13]                                                                                                                                                     ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|mydata[13]                                                                                                                                                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|mydata[14]                                                                                                                                                     ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|mydata[14]                                                                                                                                                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.307      ;
; 0.193 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx[13]                                                                                                                                                   ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx[14]                                                                                                                                                                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.313      ;
; 0.194 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx[5]                                                                                                                                                    ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx[6]                                                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx[6]                                                                                                                                                    ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx[7]                                                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx[9]                                                                                                                                                    ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx[10]                                                                                                                                                                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx[23]                                                                                                                                                   ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx[24]                                                                                                                                                                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx[24]                                                                                                                                                   ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx[25]                                                                                                                                                                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx[26]                                                                                                                                                   ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx[27]                                                                                                                                                                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx[28]                                                                                                                                                   ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx[29]                                                                                                                                                                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx[29]                                                                                                                                                   ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx[30]                                                                                                                                                                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx[30]                                                                                                                                                   ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx[31]                                                                                                                                                                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx[31]                                                                                                                                                   ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx[32]                                                                                                                                                                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|en                                                                                                                                                       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|en                                                                                                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|en                                                                                                                                                             ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|en                                                                                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|cnta[0]                                                                                                                                                        ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|cnta[0]                                                                                                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.314      ;
; 0.195 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx[2]                                                                                                                                                    ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx[3]                                                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx[3]                                                                                                                                                    ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx[4]                                                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx[7]                                                                                                                                                    ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx[8]                                                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|mydata[14]                                                                                                                                                     ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|mydata_o[15]                                                                                                                                                                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.315      ;
; 0.196 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx[4]                                                                                                                                                    ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx[5]                                                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx[21]                                                                                                                                                   ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx[22]                                                                                                                                                                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx[25]                                                                                                                                                   ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx[26]                                                                                                                                                                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|mydata[12]                                                                                                                                                     ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|mydata_o[13]                                                                                                                                                                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|mydata[3]                                                                                                                                                      ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|mydata_o[4]                                                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.317      ;
; 0.196 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|mydata[0]                                                                                                                                                      ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|mydata_o[1]                                                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.317      ;
; 0.196 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|mydata[1]                                                                                                                                                      ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|mydata[2]                                                                                                                                                                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.317      ;
; 0.196 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|mydata[8]                                                                                                                                                      ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|mydata[9]                                                                                                                                                                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|ACMD41[45]                                                                                                                                               ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|ACMD41[46]                                                                                                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.318      ;
; 0.196 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|ACMD41[2]                                                                                                                                                ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|ACMD41[3]                                                                                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.318      ;
; 0.196 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|ACMD41[3]                                                                                                                                                ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|ACMD41[4]                                                                                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.318      ;
; 0.197 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx[14]                                                                                                                                                   ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx[15]                                                                                                                                                                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.317      ;
; 0.197 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx[16]                                                                                                                                                   ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx[17]                                                                                                                                                                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.318      ;
; 0.197 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx[32]                                                                                                                                                   ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx[33]                                                                                                                                                                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.317      ;
; 0.197 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|mydata[9]                                                                                                                                                      ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|mydata_o[10]                                                                                                                                                                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.317      ;
; 0.197 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|mydata[6]                                                                                                                                                      ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|mydata_o[7]                                                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.318      ;
; 0.197 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|mydata[4]                                                                                                                                                      ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|mydata_o[5]                                                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.318      ;
; 0.197 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|CMD55[5]                                                                                                                                                 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|CMD55[6]                                                                                                                                                                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.319      ;
; 0.197 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|CMD8[1]                                                                                                                                                  ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|CMD8[2]                                                                                                                                                                     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.038      ; 0.319      ;
; 0.198 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx[17]                                                                                                                                                   ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx[18]                                                                                                                                                                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.319      ;
; 0.198 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx[18]                                                                                                                                                   ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|rx[19]                                                                                                                                                                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.037      ; 0.319      ;
; 0.198 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|CMD17[46]                                                                                                                                                      ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|CMD17[47]                                                                                                                                                                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|CMD17[41]                                                                                                                                                      ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|CMD17[42]                                                                                                                                                                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|CMD17[42]                                                                                                                                                      ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_read:SD_read_inst|CMD17[43]                                                                                                                                                                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.318      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                ; To Node                                                                                                                                                                                                                                ; Launch Clock                                                          ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; 0.178 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                      ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                      ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1011                                                                                             ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1011                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 0.307      ;
; 0.179 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1001                                                                                             ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1001                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[0]                                                                                                  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[0]                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0000                                                                                             ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0000                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[8]                                                                                                                ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[8]                                                                                                              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.307      ;
; 0.186 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                      ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                      ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                      ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                      ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                      ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                      ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                      ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                      ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|sys_r_wn                                                                                                      ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|sys_r_wn                                                                                                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1000                                                                                             ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1000                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0100                                                                                             ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0100                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0101                                                                                             ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0101                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0010                                                                                             ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0010                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0100                                                                                             ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0100                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0110                                                                                             ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0110                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.1000                                                                                             ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.1000                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.1001                                                                                             ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.1001                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.189 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|alt_synch_pipe_0e8:rs_dgwp|dffpipe_te9:dffpipe12|dffe13a[7] ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[7]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.317      ;
; 0.206 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[2]               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.326      ;
; 0.209 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                         ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.329      ;
; 0.213 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                      ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|wrptr_g[4]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.334      ;
; 0.213 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                      ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|wrptr_g[6]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.334      ;
; 0.214 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|wrptr_g[5]                                                  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[4]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.335      ;
; 0.215 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                      ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.336      ;
; 0.216 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                      ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|wrptr_g[3]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.337      ;
; 0.216 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1]               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.336      ;
; 0.216 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|ram_block11a0~portb_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.185      ; 0.505      ;
; 0.216 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|ram_block11a0~portb_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.185      ; 0.505      ;
; 0.217 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                      ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|wrptr_g[5]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.338      ;
; 0.217 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|ram_block11a0~portb_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.185      ; 0.506      ;
; 0.218 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                      ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.339      ;
; 0.218 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|ram_block11a0~portb_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.185      ; 0.507      ;
; 0.220 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                      ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.341      ;
; 0.252 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1]                 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.372      ;
; 0.252 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|alt_synch_pipe_0e8:rs_dgwp|dffpipe_te9:dffpipe12|dffe13a[9] ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[7]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.380      ;
; 0.253 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|alt_synch_pipe_0e8:rs_dgwp|dffpipe_te9:dffpipe12|dffe13a[8] ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[8]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.381      ;
; 0.253 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[12]                                                                                                 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[0]                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.236      ; 0.573      ;
; 0.254 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_ue9:dffpipe14|dffe15a[2] ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[2]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 0.383      ;
; 0.254 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_ue9:dffpipe14|dffe15a[8] ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[8]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.046      ; 0.384      ;
; 0.255 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[21]                                                                                                               ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[21]                                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 0.384      ;
; 0.256 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[3]                                                                                                  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[4]                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.237      ; 0.577      ;
; 0.259 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[13]                                                                                                               ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[14]                                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.236      ; 0.579      ;
; 0.259 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[15]                                                                                                               ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[16]                                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.236      ; 0.579      ;
; 0.259 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[2]                 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.379      ;
; 0.261 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0100                                                                                             ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0101                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.381      ;
; 0.262 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|rdptr_g[6]                                                  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.008        ; 0.085      ; 0.459      ;
; 0.263 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|rdptr_g[1]                                                  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.008        ; 0.086      ; 0.461      ;
; 0.264 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[7]                                                                                                  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[8]                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.237      ; 0.585      ;
; 0.265 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                      ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|wrptr_g[0]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.386      ;
; 0.267 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                      ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[1]              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.388      ;
; 0.269 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                      ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|wrptr_g[7]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.390      ;
; 0.269 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0110                                                                                             ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0111                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.389      ;
; 0.271 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0101                                                                                             ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0110                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.391      ;
; 0.274 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|wrptr_g[4]                                                  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[4]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.395      ;
; 0.276 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|rdptr_g[0]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.396      ;
; 0.276 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1]               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.396      ;
; 0.278 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[0]               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.398      ;
; 0.284 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0010                                                                                             ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0011                                                                                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.236      ; 0.604      ;
; 0.289 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|rdptr_g[2]                                                  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[1]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.060      ; 0.433      ;
; 0.290 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_15us[7]                                                                                                   ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_15us[7]                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 0.419      ;
; 0.290 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_15us[8]                                                                                                   ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_15us[8]                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 0.419      ;
; 0.290 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|rdptr_g[2]                                                  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[0]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.060      ; 0.434      ;
; 0.291 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|wrptr_g[8]                                                  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|delayed_wrptr_g[8]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.412      ;
; 0.291 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_15us[6]                                                                                                   ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_15us[6]                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 0.420      ;
; 0.293 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_ue9:dffpipe14|dffe15a[9] ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[8]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.046      ; 0.423      ;
; 0.294 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_15us[3]                                                                                                   ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_15us[3]                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 0.423      ;
; 0.295 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_15us[1]                                                                                                   ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_15us[1]                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 0.424      ;
; 0.295 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|rdptr_g[4]                                                  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[4]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.060      ; 0.439      ;
; 0.296 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[3]                                                                                                  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[3]                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.424      ;
; 0.296 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[4]                                                                                                  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[4]                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.424      ;
; 0.296 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[5]                                                                                                  ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[5]                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.424      ;
; 0.296 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_15us[2]                                                                                                   ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_15us[2]                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 0.425      ;
; 0.296 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_15us[4]                                                                                                   ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_15us[4]                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 0.425      ;
; 0.296 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[10]                                                                                                               ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[10]                                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 0.425      ;
; 0.296 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[12]                                                                                                               ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[12]                                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 0.425      ;
; 0.296 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[20]                                                                                                               ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[20]                                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 0.425      ;
; 0.296 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[0]                 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.416      ;
; 0.297 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_15us[9]                                                                                                   ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_15us[9]                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 0.426      ;
; 0.297 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[19]                                                                                                               ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[19]                                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.425      ;
; 0.297 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[21]                                                                                                               ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[21]                                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.425      ;
; 0.297 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[13]                                                                                                               ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[13]                                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 0.426      ;
; 0.297 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[14]                                                                                                               ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[14]                                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 0.426      ;
; 0.297 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[16]                                                                                                               ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[16]                                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 0.426      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                ; To Node                                                                                                                                                                                                                                ; Launch Clock                                                          ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; 0.186 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2      ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4      ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5      ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6      ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7      ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9      ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8      ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3      ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; system_ctrl:u_system_ctrl|delay_done                                                                                                                                                                                     ; system_ctrl:u_system_ctrl|delay_done                                                                                                                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1      ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0      ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.194 ; system_ctrl:u_system_ctrl|delay_cnt[0]                                                                                                                                                                                   ; system_ctrl:u_system_ctrl|delay_cnt[0]                                                                                                                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.215 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7      ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1]               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.336      ;
; 0.252 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1] ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.373      ;
; 0.260 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[2] ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.381      ;
; 0.271 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4      ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1]               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.392      ;
; 0.276 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|parity6         ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.396      ;
; 0.276 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|parity6         ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.396      ;
; 0.293 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0      ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[0]               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.414      ;
; 0.294 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[0] ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.415      ;
; 0.297 ; system_ctrl:u_system_ctrl|delay_cnt[8]                                                                                                                                                                                   ; system_ctrl:u_system_ctrl|delay_cnt[8]                                                                                                                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.417      ;
; 0.298 ; system_ctrl:u_system_ctrl|delay_cnt[6]                                                                                                                                                                                   ; system_ctrl:u_system_ctrl|delay_cnt[6]                                                                                                                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.418      ;
; 0.299 ; system_ctrl:u_system_ctrl|delay_cnt[2]                                                                                                                                                                                   ; system_ctrl:u_system_ctrl|delay_cnt[2]                                                                                                                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; system_ctrl:u_system_ctrl|delay_cnt[9]                                                                                                                                                                                   ; system_ctrl:u_system_ctrl|delay_cnt[9]                                                                                                                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.419      ;
; 0.300 ; system_ctrl:u_system_ctrl|delay_cnt[3]                                                                                                                                                                                   ; system_ctrl:u_system_ctrl|delay_cnt[3]                                                                                                                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.420      ;
; 0.300 ; system_ctrl:u_system_ctrl|delay_cnt[7]                                                                                                                                                                                   ; system_ctrl:u_system_ctrl|delay_cnt[7]                                                                                                                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.420      ;
; 0.301 ; system_ctrl:u_system_ctrl|delay_cnt[5]                                                                                                                                                                                   ; system_ctrl:u_system_ctrl|delay_cnt[5]                                                                                                                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.421      ;
; 0.306 ; system_ctrl:u_system_ctrl|delay_cnt[1]                                                                                                                                                                                   ; system_ctrl:u_system_ctrl|delay_cnt[1]                                                                                                                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; system_ctrl:u_system_ctrl|delay_cnt[4]                                                                                                                                                                                   ; system_ctrl:u_system_ctrl|delay_cnt[4]                                                                                                                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; system_ctrl:u_system_ctrl|delay_cnt[0]                                                                                                                                                                                   ; system_ctrl:u_system_ctrl|delay_cnt[1]                                                                                                                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.426      ;
; 0.309 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1      ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|ram_block11a0~portb_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.174      ; 0.587      ;
; 0.310 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[0]                                                                                                                          ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[0]                                                                                                                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.439      ;
; 0.310 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[8]                                                                                                                          ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[8]                                                                                                                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.431      ;
; 0.310 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[10]                                                                                                                         ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[10]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.431      ;
; 0.311 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[1]                                                                                                                          ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[1]                                                                                                                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.431      ;
; 0.311 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[7]                                                                                                                          ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[7]                                                                                                                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.432      ;
; 0.315 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7      ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.436      ;
; 0.316 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[9]                                                                                                                          ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[9]                                                                                                                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.436      ;
; 0.316 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2      ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.437      ;
; 0.317 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[6]                                                                                                                          ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[6]                                                                                                                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.437      ;
; 0.317 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[9]                                                                                                                          ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[9]                                                                                                                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.438      ;
; 0.317 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4      ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|ram_block11a0~portb_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.174      ; 0.595      ;
; 0.317 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7      ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.438      ;
; 0.318 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6      ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1]               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.439      ;
; 0.319 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5      ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1]               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.440      ;
; 0.321 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[10]                                                                                                                         ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[10]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.441      ;
; 0.321 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[5]                                                                                                                          ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[5]                                                                                                                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.442      ;
; 0.321 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[3]                                                                                                                          ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[3]                                                                                                                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.442      ;
; 0.322 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5      ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.443      ;
; 0.322 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6      ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.443      ;
; 0.323 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[2]                                                                                                                          ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[2]                                                                                                                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.443      ;
; 0.323 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6      ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|ram_block11a0~portb_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.174      ; 0.601      ;
; 0.323 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5      ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.444      ;
; 0.324 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3      ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[0]               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.445      ;
; 0.325 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3      ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.446      ;
; 0.330 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3      ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|ram_block11a0~portb_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.174      ; 0.608      ;
; 0.340 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2      ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|ram_block11a0~portb_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.174      ; 0.618      ;
; 0.344 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2      ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[0]               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.465      ;
; 0.350 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|delayed_wrptr_g[6]                          ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|rdemp_eq_comp_msb_aeb                                     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.085      ; 0.531      ;
; 0.356 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0      ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.476      ;
; 0.377 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[1]                                                                                                                          ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[1]                                                                                                                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.498      ;
; 0.381 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[7]                                                                                                                          ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[7]                                                                                                                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.501      ;
; 0.385 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[0]                                                                                                                          ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[0]                                                                                                                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.506      ;
; 0.386 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2      ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.507      ;
; 0.386 ; system_ctrl:u_system_ctrl|delay_cnt[9]                                                                                                                                                                                   ; system_ctrl:u_system_ctrl|delay_cnt[0]                                                                                                                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.506      ;
; 0.388 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[6]                                                                                                                          ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[6]                                                                                                                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.509      ;
; 0.389 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[2]                                                                                                                          ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[2]                                                                                                                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.510      ;
; 0.389 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1      ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[0]               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.510      ;
; 0.391 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[8]                                                                                                                          ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[8]                                                                                                                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.511      ;
; 0.392 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[3]                                                                                                                          ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[3]                                                                                                                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.512      ;
; 0.393 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[4]                                                                                                                          ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[4]                                                                                                                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.513      ;
; 0.404 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|delayed_wrptr_g[1]                          ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.008       ; 0.086      ; 0.586      ;
; 0.413 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5      ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|ram_block11a0~portb_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.174      ; 0.691      ;
; 0.425 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4      ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.546      ;
; 0.429 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9      ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[2]               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.550      ;
; 0.442 ; system_ctrl:u_system_ctrl|delay_cnt[8]                                                                                                                                                                                   ; system_ctrl:u_system_ctrl|delay_cnt[0]                                                                                                                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.562      ;
; 0.446 ; system_ctrl:u_system_ctrl|delay_cnt[8]                                                                                                                                                                                   ; system_ctrl:u_system_ctrl|delay_cnt[9]                                                                                                                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.566      ;
; 0.447 ; system_ctrl:u_system_ctrl|delay_cnt[6]                                                                                                                                                                                   ; system_ctrl:u_system_ctrl|delay_cnt[7]                                                                                                                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.567      ;
; 0.448 ; system_ctrl:u_system_ctrl|delay_cnt[2]                                                                                                                                                                                   ; system_ctrl:u_system_ctrl|delay_cnt[3]                                                                                                                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.568      ;
; 0.449 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4      ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.570      ;
; 0.451 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4      ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.572      ;
; 0.455 ; system_ctrl:u_system_ctrl|delay_cnt[4]                                                                                                                                                                                   ; system_ctrl:u_system_ctrl|delay_cnt[5]                                                                                                                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.575      ;
; 0.458 ; system_ctrl:u_system_ctrl|delay_cnt[7]                                                                                                                                                                                   ; system_ctrl:u_system_ctrl|delay_cnt[8]                                                                                                                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.578      ;
; 0.458 ; system_ctrl:u_system_ctrl|delay_cnt[1]                                                                                                                                                                                   ; system_ctrl:u_system_ctrl|delay_cnt[2]                                                                                                                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.578      ;
; 0.458 ; system_ctrl:u_system_ctrl|delay_cnt[3]                                                                                                                                                                                   ; system_ctrl:u_system_ctrl|delay_cnt[4]                                                                                                                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.578      ;
; 0.459 ; system_ctrl:u_system_ctrl|delay_cnt[5]                                                                                                                                                                                   ; system_ctrl:u_system_ctrl|delay_cnt[6]                                                                                                                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.579      ;
; 0.459 ; system_ctrl:u_system_ctrl|delay_cnt[0]                                                                                                                                                                                   ; system_ctrl:u_system_ctrl|delay_cnt[2]                                                                                                                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.579      ;
; 0.460 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[7]                                                                                                                          ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[8]                                                                                                                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.581      ;
; 0.460 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[1]                                                                                                                          ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[2]                                                                                                                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.580      ;
; 0.461 ; system_ctrl:u_system_ctrl|delay_cnt[7]                                                                                                                                                                                   ; system_ctrl:u_system_ctrl|delay_cnt[9]                                                                                                                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.581      ;
; 0.461 ; system_ctrl:u_system_ctrl|delay_cnt[1]                                                                                                                                                                                   ; system_ctrl:u_system_ctrl|delay_cnt[3]                                                                                                                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.581      ;
; 0.461 ; system_ctrl:u_system_ctrl|delay_cnt[3]                                                                                                                                                                                   ; system_ctrl:u_system_ctrl|delay_cnt[5]                                                                                                                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.581      ;
; 0.462 ; system_ctrl:u_system_ctrl|delay_cnt[5]                                                                                                                                                                                   ; system_ctrl:u_system_ctrl|delay_cnt[7]                                                                                                                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.582      ;
; 0.462 ; system_ctrl:u_system_ctrl|delay_cnt[0]                                                                                                                                                                                   ; system_ctrl:u_system_ctrl|delay_cnt[3]                                                                                                                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.582      ;
; 0.464 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0      ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.585      ;
; 0.464 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0      ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.585      ;
; 0.465 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[9]                                                                                                                          ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[10]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.585      ;
; 0.466 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[9]                                                                                                                          ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[10]                                                                                                                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.587      ;
; 0.468 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[8]                                                                                                                          ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[9]                                                                                                                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.589      ;
; 0.470 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[3]                                                                                                                          ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[4]                                                                                                                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.591      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                            ;
+--------+--------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                            ; To Node                                                                                                                                                                                                                                  ; Launch Clock                                                          ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; -1.671 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.392        ; -0.044     ; 2.006      ;
; -1.400 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|q_b[15]                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.776        ; 0.059      ; 2.190      ;
; -1.400 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|q_b[14]                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.776        ; 0.059      ; 2.190      ;
; -1.400 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|q_b[13]                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.776        ; 0.059      ; 2.190      ;
; -1.400 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|q_b[12]                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.776        ; 0.059      ; 2.190      ;
; -1.400 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|q_b[11]                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.776        ; 0.059      ; 2.190      ;
; -1.400 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|q_b[10]                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.776        ; 0.059      ; 2.190      ;
; -1.400 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|q_b[9]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.776        ; 0.059      ; 2.190      ;
; -1.400 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|q_b[8]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.776        ; 0.059      ; 2.190      ;
; -1.400 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|q_b[7]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.776        ; 0.059      ; 2.190      ;
; -1.400 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|q_b[6]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.776        ; 0.059      ; 2.190      ;
; -1.400 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|q_b[5]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.776        ; 0.059      ; 2.190      ;
; -1.400 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|q_b[4]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.776        ; 0.059      ; 2.190      ;
; -1.400 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|q_b[3]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.776        ; 0.059      ; 2.190      ;
; -1.400 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|q_b[2]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.776        ; 0.059      ; 2.190      ;
; -1.400 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|q_b[1]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.776        ; 0.059      ; 2.190      ;
; -1.400 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|q_b[0]                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.776        ; 0.059      ; 2.190      ;
; -1.364 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|ram_block11a0~portb_address_reg0   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.776        ; 0.059      ; 2.208      ;
; -1.321 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0111                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.776        ; -0.089     ; 1.995      ;
; -1.321 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1000                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.776        ; -0.089     ; 1.995      ;
; -1.321 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0011                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.776        ; -0.089     ; 1.995      ;
; -1.321 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0100                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.776        ; -0.089     ; 1.995      ;
; -1.321 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0101                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.776        ; -0.089     ; 1.995      ;
; -1.320 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0010                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.776        ; -0.097     ; 1.986      ;
; -1.320 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[1]                                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.776        ; -0.085     ; 1.998      ;
; -1.320 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[2]                                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.776        ; -0.085     ; 1.998      ;
; -1.320 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[3]                                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.776        ; -0.085     ; 1.998      ;
; -1.320 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[5]                                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.776        ; -0.085     ; 1.998      ;
; -1.320 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[6]                                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.776        ; -0.085     ; 1.998      ;
; -1.320 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[7]                                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.776        ; -0.085     ; 1.998      ;
; -1.320 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[10]                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.776        ; -0.085     ; 1.998      ;
; -1.320 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[11]                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.776        ; -0.085     ; 1.998      ;
; -1.320 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[12]                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.776        ; -0.085     ; 1.998      ;
; -1.320 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[13]                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.776        ; -0.085     ; 1.998      ;
; -1.320 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[14]                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.776        ; -0.085     ; 1.998      ;
; -1.320 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_200us[9]                                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.776        ; -0.085     ; 1.998      ;
; -1.320 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0100                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.776        ; -0.097     ; 1.986      ;
; -1.320 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0101                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.776        ; -0.097     ; 1.986      ;
; -1.320 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0110                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.776        ; -0.097     ; 1.986      ;
; -1.320 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.0111                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.776        ; -0.097     ; 1.986      ;
; -1.320 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.1000                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.776        ; -0.097     ; 1.986      ;
; -1.320 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|init_state_r.1001                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.776        ; -0.097     ; 1.986      ;
; -1.320 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.776        ; -0.091     ; 1.992      ;
; -1.320 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.776        ; -0.091     ; 1.992      ;
; -1.320 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.776        ; -0.091     ; 1.992      ;
; -1.320 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.776        ; -0.091     ; 1.992      ;
; -1.320 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.776        ; -0.091     ; 1.992      ;
; -1.320 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.776        ; -0.091     ; 1.992      ;
; -1.320 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.776        ; -0.091     ; 1.992      ;
; -1.320 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[2]                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.776        ; -0.091     ; 1.992      ;
; -1.320 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1]                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.776        ; -0.091     ; 1.992      ;
; -1.320 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[0]                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.776        ; -0.091     ; 1.992      ;
; -1.320 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                         ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.776        ; -0.091     ; 1.992      ;
; -1.320 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.776        ; -0.091     ; 1.992      ;
; -1.320 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.776        ; -0.091     ; 1.992      ;
; -1.320 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|rdptr_g[0]                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.776        ; -0.091     ; 1.992      ;
; -1.320 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[0]                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.776        ; -0.088     ; 1.995      ;
; -1.320 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[1]                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.776        ; -0.088     ; 1.995      ;
; -1.320 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[4]                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.776        ; -0.090     ; 1.993      ;
; -1.319 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[13]                                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.776        ; -0.102     ; 1.980      ;
; -1.319 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[15]                                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.776        ; -0.102     ; 1.980      ;
; -1.139 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|rdptr_g[1]                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.776        ; 0.094      ; 1.996      ;
; -1.139 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|rdptr_g[4]                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.776        ; 0.094      ; 1.996      ;
; -1.139 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|rdptr_g[3]                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.776        ; 0.094      ; 1.996      ;
; -1.139 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|rdptr_g[2]                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.776        ; 0.094      ; 1.996      ;
; -1.138 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_addr_r[6]                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.776        ; 0.089      ; 1.990      ;
; -1.138 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_addr_r[7]                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.776        ; 0.089      ; 1.990      ;
; -1.138 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_addr_r[10]                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.776        ; 0.089      ; 1.990      ;
; -1.131 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[8]                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.776        ; 0.091      ; 1.985      ;
; -1.130 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.776        ; 0.107      ; 2.000      ;
; -1.130 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|alt_synch_pipe_0e8:rs_dgwp|dffpipe_te9:dffpipe12|dffe13a[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.776        ; 0.107      ; 2.000      ;
; -1.130 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|alt_synch_pipe_0e8:rs_dgwp|dffpipe_te9:dffpipe12|dffe13a[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.776        ; 0.107      ; 2.000      ;
; -1.129 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|rdemp_eq_comp_msb_aeb                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.776        ; 0.103      ; 1.995      ;
; -1.129 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|alt_synch_pipe_0e8:rs_dgwp|dffpipe_te9:dffpipe12|dffe13a[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.776        ; 0.101      ; 1.993      ;
; -1.129 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[2]                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.776        ; 0.103      ; 1.995      ;
; -1.129 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[3]                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.776        ; 0.103      ; 1.995      ;
; -1.129 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[3]                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.776        ; 0.101      ; 1.993      ;
; -1.129 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[5]                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.776        ; 0.101      ; 1.993      ;
; -1.129 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[6]                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.776        ; 0.103      ; 1.995      ;
; -1.129 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|dffpipe_oe9:rs_bwp|dffe12a[6]                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.776        ; 0.101      ; 1.993      ;
; -1.129 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[7]                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.776        ; 0.103      ; 1.995      ;
; -1.129 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[8]                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.776        ; 0.103      ; 1.995      ;
; -1.129 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dout[15]                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.776        ; 0.095      ; 1.987      ;
; -1.129 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dout[14]                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.776        ; 0.095      ; 1.987      ;
; -1.129 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dout[13]                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.776        ; 0.095      ; 1.987      ;
; -1.129 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dout[12]                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.776        ; 0.095      ; 1.987      ;
; -1.129 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dout[11]                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.776        ; 0.095      ; 1.987      ;
; -1.129 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dout[10]                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.776        ; 0.095      ; 1.987      ;
; -1.129 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dout[9]                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.776        ; 0.095      ; 1.987      ;
; -1.129 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dout[8]                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.776        ; 0.095      ; 1.987      ;
; -1.129 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dout[7]                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.776        ; 0.095      ; 1.987      ;
; -1.129 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dout[6]                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.776        ; 0.095      ; 1.987      ;
; -1.129 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dout[5]                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.776        ; 0.095      ; 1.987      ;
; -1.129 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dout[4]                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.776        ; 0.095      ; 1.987      ;
; -1.129 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dout[3]                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.776        ; 0.095      ; 1.987      ;
; -1.129 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dout[2]                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.776        ; 0.095      ; 1.987      ;
; -1.129 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dout[1]                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.776        ; 0.095      ; 1.987      ;
; -1.129 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dout[0]                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.776        ; 0.095      ; 1.987      ;
; -1.128 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[0]                                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.776        ; 0.098      ; 1.989      ;
; -1.128 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_clk_r[1]                                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.776        ; 0.098      ; 1.989      ;
+--------+--------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+--------+------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                              ; To Node                                                                                                                                                                                                                                ; Launch Clock                                                          ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; -0.975 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|rdemp_eq_comp_msb_aeb                                     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -0.127     ; 1.219      ;
; -0.975 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -0.127     ; 1.219      ;
; -0.973 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|q_b[15]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; 0.009      ; 1.321      ;
; -0.973 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|q_b[14]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; 0.009      ; 1.321      ;
; -0.973 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|q_b[13]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; 0.009      ; 1.321      ;
; -0.973 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|q_b[12]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; 0.009      ; 1.321      ;
; -0.973 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|q_b[11]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; 0.009      ; 1.321      ;
; -0.973 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|q_b[10]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; 0.009      ; 1.321      ;
; -0.973 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|q_b[9]                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; 0.009      ; 1.321      ;
; -0.973 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|q_b[8]                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; 0.009      ; 1.321      ;
; -0.973 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|q_b[7]                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; 0.009      ; 1.321      ;
; -0.973 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|q_b[6]                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; 0.009      ; 1.321      ;
; -0.973 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|q_b[5]                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; 0.009      ; 1.321      ;
; -0.973 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|q_b[4]                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; 0.009      ; 1.321      ;
; -0.973 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|q_b[3]                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; 0.009      ; 1.321      ;
; -0.973 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|q_b[2]                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; 0.009      ; 1.321      ;
; -0.973 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|q_b[1]                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; 0.009      ; 1.321      ;
; -0.973 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|q_b[0]                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; 0.009      ; 1.321      ;
; -0.964 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|rdptr_g[3]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -0.127     ; 1.208      ;
; -0.964 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|rdptr_g[0]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -0.127     ; 1.208      ;
; -0.964 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|rdptr_g[1]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -0.127     ; 1.208      ;
; -0.964 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|rdptr_g[2]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -0.127     ; 1.208      ;
; -0.964 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|rdptr_g[4]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -0.127     ; 1.208      ;
; -0.954 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|rdptr_g[5]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -0.126     ; 1.199      ;
; -0.954 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|rdptr_g[9]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -0.126     ; 1.199      ;
; -0.954 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|rdptr_g[7]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -0.126     ; 1.199      ;
; -0.954 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|rdptr_g[6]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -0.126     ; 1.199      ;
; -0.954 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|rdptr_g[8]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -0.126     ; 1.199      ;
; -0.936 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|ram_block11a0~portb_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; 0.009      ; 1.338      ;
; -0.839 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -0.130     ; 1.080      ;
; -0.839 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -0.130     ; 1.080      ;
; -0.790 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -0.130     ; 1.031      ;
; -0.790 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -0.130     ; 1.031      ;
; -0.790 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -0.130     ; 1.031      ;
; -0.790 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -0.130     ; 1.031      ;
; -0.790 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -0.130     ; 1.031      ;
; -0.790 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -0.130     ; 1.031      ;
; -0.790 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -0.130     ; 1.031      ;
; -0.790 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[2]               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -0.130     ; 1.031      ;
; -0.790 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1]               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -0.130     ; 1.031      ;
; -0.790 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[0]               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -0.130     ; 1.031      ;
; -0.790 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -0.130     ; 1.031      ;
; -0.790 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.384        ; -0.130     ; 1.031      ;
; 13.561 ; system_ctrl:u_system_ctrl|delay_done                                                                                   ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|q_b[15]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.103      ; 1.881      ;
; 13.561 ; system_ctrl:u_system_ctrl|delay_done                                                                                   ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|q_b[14]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.103      ; 1.881      ;
; 13.561 ; system_ctrl:u_system_ctrl|delay_done                                                                                   ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|q_b[13]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.103      ; 1.881      ;
; 13.561 ; system_ctrl:u_system_ctrl|delay_done                                                                                   ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|q_b[12]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.103      ; 1.881      ;
; 13.561 ; system_ctrl:u_system_ctrl|delay_done                                                                                   ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|q_b[11]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.103      ; 1.881      ;
; 13.561 ; system_ctrl:u_system_ctrl|delay_done                                                                                   ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|q_b[10]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.103      ; 1.881      ;
; 13.561 ; system_ctrl:u_system_ctrl|delay_done                                                                                   ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|q_b[9]                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.103      ; 1.881      ;
; 13.561 ; system_ctrl:u_system_ctrl|delay_done                                                                                   ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|q_b[8]                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.103      ; 1.881      ;
; 13.561 ; system_ctrl:u_system_ctrl|delay_done                                                                                   ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|q_b[7]                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.103      ; 1.881      ;
; 13.561 ; system_ctrl:u_system_ctrl|delay_done                                                                                   ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|q_b[6]                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.103      ; 1.881      ;
; 13.561 ; system_ctrl:u_system_ctrl|delay_done                                                                                   ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|q_b[5]                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.103      ; 1.881      ;
; 13.561 ; system_ctrl:u_system_ctrl|delay_done                                                                                   ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|q_b[4]                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.103      ; 1.881      ;
; 13.561 ; system_ctrl:u_system_ctrl|delay_done                                                                                   ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|q_b[3]                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.103      ; 1.881      ;
; 13.561 ; system_ctrl:u_system_ctrl|delay_done                                                                                   ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|q_b[2]                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.103      ; 1.881      ;
; 13.561 ; system_ctrl:u_system_ctrl|delay_done                                                                                   ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|q_b[1]                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.103      ; 1.881      ;
; 13.561 ; system_ctrl:u_system_ctrl|delay_done                                                                                   ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|q_b[0]                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.103      ; 1.881      ;
; 13.582 ; system_ctrl:u_system_ctrl|delay_done                                                                                   ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|rdemp_eq_comp_msb_aeb                                     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.033     ; 1.756      ;
; 13.582 ; system_ctrl:u_system_ctrl|delay_done                                                                                   ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.033     ; 1.756      ;
; 13.588 ; system_ctrl:u_system_ctrl|delay_done                                                                                   ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|rdptr_g[3]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.033     ; 1.750      ;
; 13.588 ; system_ctrl:u_system_ctrl|delay_done                                                                                   ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|rdptr_g[0]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.033     ; 1.750      ;
; 13.588 ; system_ctrl:u_system_ctrl|delay_done                                                                                   ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|rdptr_g[1]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.033     ; 1.750      ;
; 13.588 ; system_ctrl:u_system_ctrl|delay_done                                                                                   ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|rdptr_g[2]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.033     ; 1.750      ;
; 13.588 ; system_ctrl:u_system_ctrl|delay_done                                                                                   ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|rdptr_g[4]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.033     ; 1.750      ;
; 13.595 ; system_ctrl:u_system_ctrl|delay_done                                                                                   ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|rdptr_g[5]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.032     ; 1.744      ;
; 13.595 ; system_ctrl:u_system_ctrl|delay_done                                                                                   ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|rdptr_g[9]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.032     ; 1.744      ;
; 13.595 ; system_ctrl:u_system_ctrl|delay_done                                                                                   ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|rdptr_g[7]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.032     ; 1.744      ;
; 13.595 ; system_ctrl:u_system_ctrl|delay_done                                                                                   ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|rdptr_g[6]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.032     ; 1.744      ;
; 13.595 ; system_ctrl:u_system_ctrl|delay_done                                                                                   ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|rdptr_g[8]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.032     ; 1.744      ;
; 13.598 ; system_ctrl:u_system_ctrl|delay_done                                                                                   ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|ram_block11a0~portb_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; 0.103      ; 1.898      ;
; 13.706 ; system_ctrl:u_system_ctrl|delay_done                                                                                   ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.036     ; 1.629      ;
; 13.706 ; system_ctrl:u_system_ctrl|delay_done                                                                                   ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.036     ; 1.629      ;
; 13.744 ; system_ctrl:u_system_ctrl|delay_done                                                                                   ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.036     ; 1.591      ;
; 13.744 ; system_ctrl:u_system_ctrl|delay_done                                                                                   ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.036     ; 1.591      ;
; 13.744 ; system_ctrl:u_system_ctrl|delay_done                                                                                   ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.036     ; 1.591      ;
; 13.744 ; system_ctrl:u_system_ctrl|delay_done                                                                                   ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.036     ; 1.591      ;
; 13.744 ; system_ctrl:u_system_ctrl|delay_done                                                                                   ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.036     ; 1.591      ;
; 13.744 ; system_ctrl:u_system_ctrl|delay_done                                                                                   ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.036     ; 1.591      ;
; 13.744 ; system_ctrl:u_system_ctrl|delay_done                                                                                   ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.036     ; 1.591      ;
; 13.744 ; system_ctrl:u_system_ctrl|delay_done                                                                                   ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[2]               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.036     ; 1.591      ;
; 13.744 ; system_ctrl:u_system_ctrl|delay_done                                                                                   ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1]               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.036     ; 1.591      ;
; 13.744 ; system_ctrl:u_system_ctrl|delay_done                                                                                   ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[0]               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.036     ; 1.591      ;
; 13.744 ; system_ctrl:u_system_ctrl|delay_done                                                                                   ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.036     ; 1.591      ;
; 13.744 ; system_ctrl:u_system_ctrl|delay_done                                                                                   ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 15.384       ; -0.036     ; 1.591      ;
+--------+------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4]'                                                                                                                                                                                                           ;
+--------+--------------------------------------+-------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                            ; To Node                                                                 ; Launch Clock                                                          ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------+-------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; -0.559 ; system_ctrl:u_system_ctrl|delay_done ; smg_interface_demo:u4|demo_control_module:U1|rNum[13]                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 1.544        ; -0.092     ; 1.998      ;
; -0.559 ; system_ctrl:u_system_ctrl|delay_done ; smg_interface_demo:u4|demo_control_module:U1|rNum[14]                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 1.544        ; -0.092     ; 1.998      ;
; -0.559 ; system_ctrl:u_system_ctrl|delay_done ; smg_interface_demo:u4|demo_control_module:U1|rNum[12]                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 1.544        ; -0.092     ; 1.998      ;
; -0.559 ; system_ctrl:u_system_ctrl|delay_done ; smg_interface_demo:u4|demo_control_module:U1|rNumber[16]                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 1.544        ; -0.094     ; 1.996      ;
; -0.559 ; system_ctrl:u_system_ctrl|delay_done ; smg_interface_demo:u4|demo_control_module:U1|rNumber[12]                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 1.544        ; -0.092     ; 1.998      ;
; -0.559 ; system_ctrl:u_system_ctrl|delay_done ; smg_interface_demo:u4|demo_control_module:U1|rNumber[4]                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 1.544        ; -0.094     ; 1.996      ;
; -0.559 ; system_ctrl:u_system_ctrl|delay_done ; smg_interface_demo:u4|smg_interface:U2|smg_control_module:U1|rNumber[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 1.544        ; -0.094     ; 1.996      ;
; -0.559 ; system_ctrl:u_system_ctrl|delay_done ; smg_interface_demo:u4|demo_control_module:U1|rNumber[14]                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 1.544        ; -0.092     ; 1.998      ;
; -0.559 ; system_ctrl:u_system_ctrl|delay_done ; smg_interface_demo:u4|demo_control_module:U1|rNumber[6]                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 1.544        ; -0.094     ; 1.996      ;
; -0.559 ; system_ctrl:u_system_ctrl|delay_done ; smg_interface_demo:u4|smg_interface:U2|smg_control_module:U1|rNumber[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 1.544        ; -0.094     ; 1.996      ;
; -0.559 ; system_ctrl:u_system_ctrl|delay_done ; smg_interface_demo:u4|demo_control_module:U1|rNumber[15]                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 1.544        ; -0.092     ; 1.998      ;
; -0.559 ; system_ctrl:u_system_ctrl|delay_done ; smg_interface_demo:u4|demo_control_module:U1|rNumber[19]                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 1.544        ; -0.092     ; 1.998      ;
; -0.559 ; system_ctrl:u_system_ctrl|delay_done ; smg_interface_demo:u4|demo_control_module:U1|rNumber[7]                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 1.544        ; -0.094     ; 1.996      ;
; -0.559 ; system_ctrl:u_system_ctrl|delay_done ; smg_interface_demo:u4|smg_interface:U2|smg_control_module:U1|rNumber[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 1.544        ; -0.094     ; 1.996      ;
; -0.559 ; system_ctrl:u_system_ctrl|delay_done ; smg_interface_demo:u4|demo_control_module:U1|rNumber[17]                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 1.544        ; -0.092     ; 1.998      ;
; -0.559 ; system_ctrl:u_system_ctrl|delay_done ; smg_interface_demo:u4|demo_control_module:U1|rNumber[13]                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 1.544        ; -0.092     ; 1.998      ;
; -0.559 ; system_ctrl:u_system_ctrl|delay_done ; smg_interface_demo:u4|demo_control_module:U1|rNumber[5]                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 1.544        ; -0.094     ; 1.996      ;
; -0.559 ; system_ctrl:u_system_ctrl|delay_done ; smg_interface_demo:u4|smg_interface:U2|smg_control_module:U1|rNumber[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 1.544        ; -0.094     ; 1.996      ;
; -0.559 ; system_ctrl:u_system_ctrl|delay_done ; key_test:u6|temp_value[1]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 1.544        ; -0.084     ; 2.006      ;
; -0.559 ; system_ctrl:u_system_ctrl|delay_done ; key_test:u6|temp_value[2]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 1.544        ; -0.084     ; 2.006      ;
; -0.559 ; system_ctrl:u_system_ctrl|delay_done ; key_test:u6|temp_value[0]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 1.544        ; -0.084     ; 2.006      ;
; -0.559 ; system_ctrl:u_system_ctrl|delay_done ; smg_interface_demo:u4|smg_interface:U2|smg_encode_module:U2|rSMG[0]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 1.544        ; -0.094     ; 1.996      ;
; -0.559 ; system_ctrl:u_system_ctrl|delay_done ; smg_interface_demo:u4|smg_interface:U2|smg_encode_module:U2|rSMG[1]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 1.544        ; -0.094     ; 1.996      ;
; -0.559 ; system_ctrl:u_system_ctrl|delay_done ; smg_interface_demo:u4|smg_interface:U2|smg_encode_module:U2|rSMG[2]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 1.544        ; -0.094     ; 1.996      ;
; -0.559 ; system_ctrl:u_system_ctrl|delay_done ; smg_interface_demo:u4|smg_interface:U2|smg_encode_module:U2|rSMG[3]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 1.544        ; -0.094     ; 1.996      ;
; -0.559 ; system_ctrl:u_system_ctrl|delay_done ; smg_interface_demo:u4|smg_interface:U2|smg_encode_module:U2|rSMG[4]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 1.544        ; -0.094     ; 1.996      ;
; -0.559 ; system_ctrl:u_system_ctrl|delay_done ; smg_interface_demo:u4|smg_interface:U2|smg_encode_module:U2|rSMG[5]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 1.544        ; -0.094     ; 1.996      ;
; -0.559 ; system_ctrl:u_system_ctrl|delay_done ; smg_interface_demo:u4|smg_interface:U2|smg_encode_module:U2|rSMG[6]     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 1.544        ; -0.094     ; 1.996      ;
; -0.558 ; system_ctrl:u_system_ctrl|delay_done ; smg_interface_demo:u4|demo_control_module:U1|rNumber[18]                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 1.544        ; -0.092     ; 1.997      ;
; -0.553 ; system_ctrl:u_system_ctrl|delay_done ; sos_generator_module:u5|sos_module:U2|Count1[13]                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 1.544        ; -0.085     ; 1.999      ;
; -0.553 ; system_ctrl:u_system_ctrl|delay_done ; sos_generator_module:u5|control_module:U1|Count1[9]                     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 1.544        ; -0.070     ; 2.014      ;
; -0.553 ; system_ctrl:u_system_ctrl|delay_done ; smg_interface_demo:u4|demo_control_module:U1|rNum[16]                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 1.544        ; -0.088     ; 1.996      ;
; -0.553 ; system_ctrl:u_system_ctrl|delay_done ; smg_interface_demo:u4|demo_control_module:U1|rNum[17]                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 1.544        ; -0.088     ; 1.996      ;
; -0.553 ; system_ctrl:u_system_ctrl|delay_done ; smg_interface_demo:u4|demo_control_module:U1|rNum[18]                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 1.544        ; -0.088     ; 1.996      ;
; -0.553 ; system_ctrl:u_system_ctrl|delay_done ; smg_interface_demo:u4|demo_control_module:U1|rNumber[20]                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 1.544        ; -0.094     ; 1.990      ;
; -0.553 ; system_ctrl:u_system_ctrl|delay_done ; smg_interface_demo:u4|demo_control_module:U1|rNumber[8]                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 1.544        ; -0.094     ; 1.990      ;
; -0.553 ; system_ctrl:u_system_ctrl|delay_done ; smg_interface_demo:u4|demo_control_module:U1|rNumber[10]                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 1.544        ; -0.094     ; 1.990      ;
; -0.553 ; system_ctrl:u_system_ctrl|delay_done ; smg_interface_demo:u4|demo_control_module:U1|rNumber[22]                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 1.544        ; -0.094     ; 1.990      ;
; -0.553 ; system_ctrl:u_system_ctrl|delay_done ; smg_interface_demo:u4|demo_control_module:U1|rNumber[23]                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 1.544        ; -0.094     ; 1.990      ;
; -0.553 ; system_ctrl:u_system_ctrl|delay_done ; smg_interface_demo:u4|demo_control_module:U1|rNumber[11]                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 1.544        ; -0.094     ; 1.990      ;
; -0.553 ; system_ctrl:u_system_ctrl|delay_done ; smg_interface_demo:u4|demo_control_module:U1|rNumber[21]                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 1.544        ; -0.094     ; 1.990      ;
; -0.553 ; system_ctrl:u_system_ctrl|delay_done ; smg_interface_demo:u4|demo_control_module:U1|rNumber[9]                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 1.544        ; -0.094     ; 1.990      ;
; -0.553 ; system_ctrl:u_system_ctrl|delay_done ; led_test:u2|led[0]                                                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 1.544        ; -0.092     ; 1.992      ;
; -0.553 ; system_ctrl:u_system_ctrl|delay_done ; led_test:u2|led[1]                                                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 1.544        ; -0.092     ; 1.992      ;
; -0.553 ; system_ctrl:u_system_ctrl|delay_done ; led_test:u2|led[2]                                                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 1.544        ; -0.092     ; 1.992      ;
; -0.553 ; system_ctrl:u_system_ctrl|delay_done ; led_test:u2|led[3]                                                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 1.544        ; -0.092     ; 1.992      ;
; -0.552 ; system_ctrl:u_system_ctrl|delay_done ; smg_interface_demo:u4|smg_interface:U2|smg_scan_module:U3|rScan[4]      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 1.544        ; -0.093     ; 1.990      ;
; -0.552 ; system_ctrl:u_system_ctrl|delay_done ; rtc_test:u1|rtc_time:U2|isStart[0]                                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 1.544        ; -0.093     ; 1.990      ;
; -0.552 ; system_ctrl:u_system_ctrl|delay_done ; rtc_test:u1|rtc_time:U2|isStart[6]                                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 1.544        ; -0.093     ; 1.990      ;
; -0.552 ; system_ctrl:u_system_ctrl|delay_done ; rtc_test:u1|rtc_time:U2|isStart[7]                                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 1.544        ; -0.093     ; 1.990      ;
; -0.552 ; system_ctrl:u_system_ctrl|delay_done ; rtc_test:u1|rtc_time:U2|isStart[4]                                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 1.544        ; -0.093     ; 1.990      ;
; -0.552 ; system_ctrl:u_system_ctrl|delay_done ; rtc_test:u1|rtc_time:U2|isStart[5]                                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 1.544        ; -0.093     ; 1.990      ;
; -0.552 ; system_ctrl:u_system_ctrl|delay_done ; rtc_test:u1|rtc_time:U2|isStart[1]                                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 1.544        ; -0.093     ; 1.990      ;
; -0.552 ; system_ctrl:u_system_ctrl|delay_done ; smg_interface_demo:u4|demo_control_module:U1|rNum[22]                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 1.544        ; -0.092     ; 1.991      ;
; -0.552 ; system_ctrl:u_system_ctrl|delay_done ; smg_interface_demo:u4|demo_control_module:U1|rNum[23]                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 1.544        ; -0.092     ; 1.991      ;
; -0.552 ; system_ctrl:u_system_ctrl|delay_done ; smg_interface_demo:u4|demo_control_module:U1|rNum[21]                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 1.544        ; -0.092     ; 1.991      ;
; -0.552 ; system_ctrl:u_system_ctrl|delay_done ; rtc_test:u1|rtc_time:U2|ds1302_module:U1|cmd_control:U1|rData[1]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 1.544        ; -0.086     ; 1.997      ;
; -0.552 ; system_ctrl:u_system_ctrl|delay_done ; rtc_test:u1|rtc_time:U2|ds1302_module:U1|i2c_com:U2|rData[1]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 1.544        ; -0.087     ; 1.996      ;
; -0.552 ; system_ctrl:u_system_ctrl|delay_done ; rtc_test:u1|rtc_time:U2|ds1302_module:U1|cmd_control:U1|rData[4]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 1.544        ; -0.086     ; 1.997      ;
; -0.552 ; system_ctrl:u_system_ctrl|delay_done ; rtc_test:u1|rtc_time:U2|ds1302_module:U1|cmd_control:U1|rRead[4]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 1.544        ; -0.086     ; 1.997      ;
; -0.552 ; system_ctrl:u_system_ctrl|delay_done ; rtc_test:u1|rtc_time:U2|ds1302_module:U1|cmd_control:U1|rData[5]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 1.544        ; -0.086     ; 1.997      ;
; -0.552 ; system_ctrl:u_system_ctrl|delay_done ; rtc_test:u1|rtc_time:U2|ds1302_module:U1|i2c_com:U2|rRST                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 1.544        ; -0.079     ; 2.004      ;
; -0.552 ; system_ctrl:u_system_ctrl|delay_done ; smg_interface_demo:u4|smg_interface:U2|smg_scan_module:U3|rScan[0]      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 1.544        ; -0.093     ; 1.990      ;
; -0.552 ; system_ctrl:u_system_ctrl|delay_done ; smg_interface_demo:u4|smg_interface:U2|smg_scan_module:U3|rScan[1]      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 1.544        ; -0.093     ; 1.990      ;
; -0.552 ; system_ctrl:u_system_ctrl|delay_done ; smg_interface_demo:u4|smg_interface:U2|smg_scan_module:U3|rScan[2]      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 1.544        ; -0.093     ; 1.990      ;
; -0.552 ; system_ctrl:u_system_ctrl|delay_done ; smg_interface_demo:u4|smg_interface:U2|smg_scan_module:U3|rScan[3]      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 1.544        ; -0.093     ; 1.990      ;
; -0.552 ; system_ctrl:u_system_ctrl|delay_done ; smg_interface_demo:u4|smg_interface:U2|smg_scan_module:U3|rScan[5]      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 1.544        ; -0.093     ; 1.990      ;
; -0.551 ; system_ctrl:u_system_ctrl|delay_done ; sos_generator_module:u5|sos_module:U2|isCount                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 1.544        ; -0.090     ; 1.992      ;
; -0.551 ; system_ctrl:u_system_ctrl|delay_done ; rtc_test:u1|rtc_time:U2|ds1302_module:U1|i2c_com:U2|rData[6]            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 1.544        ; -0.085     ; 1.997      ;
; -0.551 ; system_ctrl:u_system_ctrl|delay_done ; rtc_test:u1|rtc_time:U2|ds1302_module:U1|i2c_com:U2|rSCLK               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 1.544        ; -0.085     ; 1.997      ;
; -0.546 ; system_ctrl:u_system_ctrl|delay_done ; smg_interface_demo:u4|demo_control_module:U1|rNumber[0]                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 1.544        ; -0.087     ; 1.990      ;
; -0.546 ; system_ctrl:u_system_ctrl|delay_done ; smg_interface_demo:u4|demo_control_module:U1|rNumber[2]                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 1.544        ; -0.087     ; 1.990      ;
; -0.546 ; system_ctrl:u_system_ctrl|delay_done ; smg_interface_demo:u4|demo_control_module:U1|rNumber[3]                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 1.544        ; -0.087     ; 1.990      ;
; -0.546 ; system_ctrl:u_system_ctrl|delay_done ; smg_interface_demo:u4|demo_control_module:U1|rNumber[1]                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 1.544        ; -0.087     ; 1.990      ;
; -0.383 ; system_ctrl:u_system_ctrl|delay_done ; smg_interface_demo:u4|demo_control_module:U1|rNum[15]                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 1.544        ; 0.083      ; 1.997      ;
; -0.382 ; system_ctrl:u_system_ctrl|delay_done ; smg_interface_demo:u4|demo_control_module:U1|rNum[4]                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 1.544        ; 0.083      ; 1.996      ;
; -0.382 ; system_ctrl:u_system_ctrl|delay_done ; smg_interface_demo:u4|demo_control_module:U1|rNum[5]                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 1.544        ; 0.083      ; 1.996      ;
; -0.382 ; system_ctrl:u_system_ctrl|delay_done ; smg_interface_demo:u4|demo_control_module:U1|rNum[6]                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 1.544        ; 0.083      ; 1.996      ;
; -0.382 ; system_ctrl:u_system_ctrl|delay_done ; smg_interface_demo:u4|demo_control_module:U1|rNum[7]                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 1.544        ; 0.083      ; 1.996      ;
; -0.381 ; system_ctrl:u_system_ctrl|delay_done ; smg_interface_demo:u4|demo_control_module:U1|i[3]                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 1.544        ; 0.085      ; 1.997      ;
; -0.381 ; system_ctrl:u_system_ctrl|delay_done ; smg_interface_demo:u4|demo_control_module:U1|i[2]                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 1.544        ; 0.085      ; 1.997      ;
; -0.376 ; system_ctrl:u_system_ctrl|delay_done ; smg_interface_demo:u4|smg_interface:U2|smg_control_module:U1|i[0]       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 1.544        ; 0.083      ; 1.990      ;
; -0.376 ; system_ctrl:u_system_ctrl|delay_done ; smg_interface_demo:u4|smg_interface:U2|smg_control_module:U1|i[2]       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 1.544        ; 0.083      ; 1.990      ;
; -0.376 ; system_ctrl:u_system_ctrl|delay_done ; smg_interface_demo:u4|smg_interface:U2|smg_control_module:U1|i[1]       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 1.544        ; 0.083      ; 1.990      ;
; -0.376 ; system_ctrl:u_system_ctrl|delay_done ; led_test:u2|timer[17]                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 1.544        ; 0.085      ; 1.992      ;
; -0.376 ; system_ctrl:u_system_ctrl|delay_done ; led_test:u2|timer[22]                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 1.544        ; 0.085      ; 1.992      ;
; -0.376 ; system_ctrl:u_system_ctrl|delay_done ; led_test:u2|timer[25]                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 1.544        ; 0.085      ; 1.992      ;
; -0.375 ; system_ctrl:u_system_ctrl|delay_done ; rtc_test:u1|rtc_time:U2|isStart[2]                                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 1.544        ; 0.084      ; 1.990      ;
; -0.375 ; system_ctrl:u_system_ctrl|delay_done ; rtc_test:u1|rtc_time:U2|i[1]                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 1.544        ; 0.084      ; 1.990      ;
; -0.375 ; system_ctrl:u_system_ctrl|delay_done ; rtc_test:u1|rtc_time:U2|i[0]                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 1.544        ; 0.084      ; 1.990      ;
; -0.375 ; system_ctrl:u_system_ctrl|delay_done ; rtc_test:u1|rtc_time:U2|i[2]                                            ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 1.544        ; 0.084      ; 1.990      ;
; -0.375 ; system_ctrl:u_system_ctrl|delay_done ; rtc_test:u1|rtc_time:U2|ds1302_module:U1|cmd_control:U1|rAddr[3]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 1.544        ; 0.095      ; 2.001      ;
; -0.375 ; system_ctrl:u_system_ctrl|delay_done ; rtc_test:u1|rtc_time:U2|rData[5]                                        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 1.544        ; 0.084      ; 1.990      ;
; -0.375 ; system_ctrl:u_system_ctrl|delay_done ; rtc_test:u1|rtc_time:U2|ds1302_module:U1|cmd_control:U1|rAddr[7]        ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 1.544        ; 0.096      ; 2.002      ;
; -0.374 ; system_ctrl:u_system_ctrl|delay_done ; key_test:u6|key_scan[0]                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 1.544        ; 0.095      ; 2.000      ;
; -0.374 ; system_ctrl:u_system_ctrl|delay_done ; key_test:u6|key_scan[1]                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 1.544        ; 0.095      ; 2.000      ;
; -0.374 ; system_ctrl:u_system_ctrl|delay_done ; key_test:u6|key_scan[2]                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 1.544        ; 0.095      ; 2.000      ;
; -0.373 ; system_ctrl:u_system_ctrl|delay_done ; rtc_test:u1|rtc_time:U2|ds1302_module:U1|i2c_com:U2|i[3]                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 1.544        ; 0.102      ; 2.006      ;
; -0.373 ; system_ctrl:u_system_ctrl|delay_done ; rtc_test:u1|rtc_time:U2|ds1302_module:U1|i2c_com:U2|i[4]                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 1.544        ; 0.102      ; 2.006      ;
; -0.373 ; system_ctrl:u_system_ctrl|delay_done ; rtc_test:u1|rtc_time:U2|ds1302_module:U1|i2c_com:U2|i[5]                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 1.544        ; 0.102      ; 2.006      ;
+--------+--------------------------------------+-------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                                                                                                                                                                                                             ;
+--------+--------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                            ; To Node                                                                                                                                                                                                                   ; Launch Clock                                                          ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; -0.523 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|counter[0]                                                                                                                                                     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 1.544        ; -0.064     ; 1.990      ;
; -0.523 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|counter[1]                                                                                                                                                     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 1.544        ; -0.064     ; 1.990      ;
; -0.523 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|counter[2]                                                                                                                                                     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 1.544        ; -0.064     ; 1.990      ;
; -0.523 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|counter[3]                                                                                                                                                     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 1.544        ; -0.064     ; 1.990      ;
; -0.523 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|counter[4]                                                                                                                                                     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 1.544        ; -0.064     ; 1.990      ;
; -0.523 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|counter[5]                                                                                                                                                     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 1.544        ; -0.064     ; 1.990      ;
; -0.523 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|counter[6]                                                                                                                                                     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 1.544        ; -0.064     ; 1.990      ;
; -0.523 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|counter[7]                                                                                                                                                     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 1.544        ; -0.064     ; 1.990      ;
; -0.523 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|counter[8]                                                                                                                                                     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 1.544        ; -0.064     ; 1.990      ;
; -0.523 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|counter[9]                                                                                                                                                     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 1.544        ; -0.064     ; 1.990      ;
; -0.523 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|reset                                                                                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 1.544        ; -0.064     ; 1.990      ;
; 0.978  ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 3.080        ; -0.089     ; 2.000      ;
; 0.978  ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 3.080        ; -0.089     ; 2.000      ;
; 0.978  ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 3.080        ; -0.089     ; 2.000      ;
; 0.978  ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|wrptr_g[4]                                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 3.080        ; -0.089     ; 2.000      ;
; 0.978  ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|wrptr_g[2]                                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 3.080        ; -0.089     ; 2.000      ;
; 0.979  ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 3.080        ; -0.093     ; 1.995      ;
; 0.979  ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 3.080        ; -0.093     ; 1.995      ;
; 0.979  ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 3.080        ; -0.093     ; 1.995      ;
; 0.979  ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 3.080        ; -0.093     ; 1.995      ;
; 0.979  ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|wrptr_g[0]                                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 3.080        ; -0.093     ; 1.995      ;
; 0.979  ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|wrptr_g[3]                                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 3.080        ; -0.093     ; 1.995      ;
; 0.979  ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|wrptr_g[6]                                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 3.080        ; -0.093     ; 1.995      ;
; 0.979  ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|wrfull_eq_comp_lsb_mux_reg                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 3.080        ; -0.093     ; 1.995      ;
; 0.979  ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|wrfull_eq_comp_msb_mux_reg                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 3.080        ; -0.093     ; 1.995      ;
; 0.979  ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|wrptr_g[1]                                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 3.080        ; -0.093     ; 1.995      ;
; 0.980  ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|delayed_wrptr_g[5]                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 3.080        ; -0.095     ; 1.992      ;
; 0.980  ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|delayed_wrptr_g[8]                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 3.080        ; -0.095     ; 1.992      ;
; 0.980  ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|delayed_wrptr_g[6]                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 3.080        ; -0.095     ; 1.992      ;
; 0.980  ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|delayed_wrptr_g[7]                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 3.080        ; -0.095     ; 1.992      ;
; 0.980  ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|delayed_wrptr_g[9]                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 3.080        ; -0.095     ; 1.992      ;
; 1.155  ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 3.080        ; 0.088      ; 2.000      ;
; 1.155  ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 3.080        ; 0.088      ; 2.000      ;
; 1.155  ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 3.080        ; 0.088      ; 2.000      ;
; 1.155  ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 3.080        ; 0.088      ; 2.000      ;
; 1.155  ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 3.080        ; 0.088      ; 2.000      ;
; 1.155  ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 3.080        ; 0.088      ; 2.000      ;
; 1.155  ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 3.080        ; 0.088      ; 2.000      ;
; 1.157  ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|delayed_wrptr_g[2]                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 3.080        ; 0.090      ; 2.000      ;
; 1.157  ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|delayed_wrptr_g[4]                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 3.080        ; 0.090      ; 2.000      ;
; 1.157  ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|delayed_wrptr_g[0]                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 3.080        ; 0.090      ; 2.000      ;
; 1.157  ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|delayed_wrptr_g[3]                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 3.080        ; 0.090      ; 2.000      ;
; 1.157  ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|delayed_wrptr_g[1]                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 3.080        ; 0.090      ; 2.000      ;
; 1.158  ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|wrptr_g[5]                                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 3.080        ; 0.085      ; 1.994      ;
; 1.158  ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|wrptr_g[8]                                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 3.080        ; 0.085      ; 1.994      ;
; 1.158  ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|wrptr_g[7]                                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 3.080        ; 0.085      ; 1.994      ;
; 1.158  ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|wrptr_g[9]                                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 3.080        ; 0.085      ; 1.994      ;
+--------+--------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+--------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                            ; To Node                                                                                                                                                                                                                                  ; Launch Clock                                                          ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; 1.145 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_ue9:dffpipe14|dffe15a[7] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.008        ; 0.301      ; 1.558      ;
; 1.145 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_ue9:dffpipe14|dffe15a[6] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.008        ; 0.301      ; 1.558      ;
; 1.145 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_ue9:dffpipe14|dffe15a[8] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.008        ; 0.301      ; 1.558      ;
; 1.145 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_ue9:dffpipe14|dffe15a[9] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.008        ; 0.301      ; 1.558      ;
; 1.145 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_ue9:dffpipe14|dffe15a[5] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.008        ; 0.301      ; 1.558      ;
; 1.145 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[3]                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.008        ; 0.301      ; 1.558      ;
; 1.145 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[3]                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.008        ; 0.301      ; 1.558      ;
; 1.145 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[6]                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.008        ; 0.301      ; 1.558      ;
; 1.145 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[6]                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.008        ; 0.301      ; 1.558      ;
; 1.145 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[8]                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.008        ; 0.301      ; 1.558      ;
; 1.159 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_ue9:dffpipe14|dffe15a[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.008        ; 0.300      ; 1.571      ;
; 1.159 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_ue9:dffpipe14|dffe15a[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.008        ; 0.300      ; 1.571      ;
; 1.159 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_ue9:dffpipe14|dffe15a[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.008        ; 0.300      ; 1.571      ;
; 1.159 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_ue9:dffpipe14|dffe15a[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.008        ; 0.300      ; 1.571      ;
; 1.159 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_ue9:dffpipe14|dffe15a[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.008        ; 0.300      ; 1.571      ;
; 1.159 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[2]                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.008        ; 0.300      ; 1.571      ;
; 1.277 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.008        ; 0.291      ; 1.680      ;
; 1.277 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.008        ; 0.291      ; 1.680      ;
; 1.315 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.008        ; 0.093      ; 1.520      ;
; 1.315 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.008        ; 0.093      ; 1.520      ;
; 1.315 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[1]                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.008        ; 0.093      ; 1.520      ;
; 1.315 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|wrptr_g[3]                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.008        ; 0.093      ; 1.520      ;
; 1.315 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|wrptr_g[4]                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.008        ; 0.093      ; 1.520      ;
; 1.315 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.008        ; 0.093      ; 1.520      ;
; 1.315 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.008        ; 0.093      ; 1.520      ;
; 1.315 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.008        ; 0.093      ; 1.520      ;
; 1.315 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|wrptr_g[5]                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.008        ; 0.093      ; 1.520      ;
; 1.315 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|wrptr_g[6]                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.008        ; 0.093      ; 1.520      ;
; 1.315 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|wrptr_g[7]                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.008        ; 0.093      ; 1.520      ;
; 1.315 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[4]                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.008        ; 0.093      ; 1.520      ;
; 1.315 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[5]                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.008        ; 0.093      ; 1.520      ;
; 1.348 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_addr_r[0]                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.008        ; 0.289      ; 1.749      ;
; 1.348 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_addr_r[1]                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.008        ; 0.289      ; 1.749      ;
; 1.348 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_addr_r[2]                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.008        ; 0.289      ; 1.749      ;
; 1.348 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_addr_r[4]                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.008        ; 0.289      ; 1.749      ;
; 1.348 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_addr_r[5]                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.008        ; 0.289      ; 1.749      ;
; 1.349 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_ba_r[0]                                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.008        ; 0.285      ; 1.746      ;
; 1.349 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_ba_r[1]                                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.008        ; 0.285      ; 1.746      ;
; 1.349 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_addr_r[3]                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.008        ; 0.285      ; 1.746      ;
; 1.349 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_addr_r[8]                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.008        ; 0.285      ; 1.746      ;
; 1.349 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_addr_r[9]                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.008        ; 0.285      ; 1.746      ;
; 1.349 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_addr_r[11]                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.008        ; 0.285      ; 1.746      ;
; 1.352 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rd_req                                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.008        ; 0.296      ; 1.760      ;
; 1.352 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1011                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.008        ; 0.296      ; 1.760      ;
; 1.352 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1010                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.008        ; 0.296      ; 1.760      ;
; 1.352 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|sdram_ref_req                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.008        ; 0.296      ; 1.760      ;
; 1.352 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wr_req                                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.008        ; 0.296      ; 1.760      ;
; 1.352 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0001                                                                                             ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.008        ; 0.296      ; 1.760      ;
; 1.353 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[9]                                                                                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.008        ; 0.285      ; 1.750      ;
; 1.353 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[10]                                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.008        ; 0.285      ; 1.750      ;
; 1.353 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[11]                                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.008        ; 0.285      ; 1.750      ;
; 1.353 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[12]                                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.008        ; 0.285      ; 1.750      ;
; 1.353 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[13]                                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.008        ; 0.285      ; 1.750      ;
; 1.353 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[14]                                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.008        ; 0.285      ; 1.750      ;
; 1.353 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[15]                                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.008        ; 0.285      ; 1.750      ;
; 1.353 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[16]                                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.008        ; 0.285      ; 1.750      ;
; 1.353 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[17]                                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.008        ; 0.285      ; 1.750      ;
; 1.353 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[18]                                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.008        ; 0.285      ; 1.750      ;
; 1.353 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[19]                                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.008        ; 0.285      ; 1.750      ;
; 1.353 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[21]                                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.008        ; 0.285      ; 1.750      ;
; 1.353 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wraddr[20]                                                                                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.008        ; 0.285      ; 1.750      ;
; 1.353 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_din[8]                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.008        ; 0.288      ; 1.753      ;
; 1.355 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rd_ackr1                                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.008        ; 0.280      ; 1.747      ;
; 1.358 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[0]                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.008        ; 0.088      ; 1.558      ;
; 1.358 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[1]                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.008        ; 0.088      ; 1.558      ;
; 1.358 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[2]                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.008        ; 0.088      ; 1.558      ;
; 1.358 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[5]                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.008        ; 0.088      ; 1.558      ;
; 1.358 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[7]                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.008        ; 0.088      ; 1.558      ;
; 1.358 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|dffpipe_oe9:ws_bwp|dffe12a[8]                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.008        ; 0.088      ; 1.558      ;
; 1.358 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_cmd_r[4]                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.008        ; 0.287      ; 1.757      ;
; 1.359 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.008        ; 0.288      ; 1.759      ;
; 1.359 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|alt_synch_pipe_0e8:rs_dgwp|dffpipe_te9:dffpipe12|dffe13a[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.008        ; 0.288      ; 1.759      ;
; 1.359 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|alt_synch_pipe_0e8:rs_dgwp|dffpipe_te9:dffpipe12|dffe13a[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.008        ; 0.288      ; 1.759      ;
; 1.359 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[0]                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.008        ; 0.288      ; 1.759      ;
; 1.359 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[1]                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.008        ; 0.288      ; 1.759      ;
; 1.359 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[2]                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.008        ; 0.288      ; 1.759      ;
; 1.359 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[4]                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.008        ; 0.288      ; 1.759      ;
; 1.359 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|dffpipe_oe9:rs_brp|dffe12a[5]                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.008        ; 0.288      ; 1.759      ;
; 1.360 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_cmd_r[0]                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.008        ; 0.282      ; 1.754      ;
; 1.360 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_cmd_r[1]                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.008        ; 0.282      ; 1.754      ;
; 1.360 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_cmd_r[2]                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.008        ; 0.282      ; 1.754      ;
; 1.363 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_15us[0]                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.008        ; 0.292      ; 1.767      ;
; 1.363 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_15us[1]                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.008        ; 0.292      ; 1.767      ;
; 1.363 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_15us[2]                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.008        ; 0.292      ; 1.767      ;
; 1.363 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_15us[3]                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.008        ; 0.292      ; 1.767      ;
; 1.363 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_15us[5]                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.008        ; 0.292      ; 1.767      ;
; 1.363 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_15us[6]                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.008        ; 0.292      ; 1.767      ;
; 1.363 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_15us[7]                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.008        ; 0.292      ; 1.767      ;
; 1.363 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_15us[8]                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.008        ; 0.292      ; 1.767      ;
; 1.363 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_15us[9]                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.008        ; 0.292      ; 1.767      ;
; 1.363 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_15us[10]                                                                                                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.008        ; 0.292      ; 1.767      ;
; 1.363 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|cnt_15us[4]                                                                                                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.008        ; 0.292      ; 1.767      ;
; 1.363 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_din[0]                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.008        ; 0.278      ; 1.753      ;
; 1.363 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_din[1]                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.008        ; 0.278      ; 1.753      ;
; 1.363 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_din[2]                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.008        ; 0.278      ; 1.753      ;
; 1.363 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_din[3]                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.008        ; 0.278      ; 1.753      ;
; 1.363 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_din[4]                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.008        ; 0.278      ; 1.753      ;
; 1.363 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_din[5]                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.008        ; 0.278      ; 1.753      ;
; 1.363 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_din[6]                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.008        ; 0.278      ; 1.753      ;
; 1.363 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_din[7]                                                                                                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0.008        ; 0.278      ; 1.753      ;
+-------+--------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                              ; To Node                                                                                                                                                                                                                                ; Launch Clock                                                          ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; 1.219 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.392       ; 0.045      ; 0.976      ;
; 1.219 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.392       ; 0.045      ; 0.976      ;
; 1.219 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.392       ; 0.045      ; 0.976      ;
; 1.219 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.392       ; 0.045      ; 0.976      ;
; 1.219 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.392       ; 0.045      ; 0.976      ;
; 1.219 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.392       ; 0.045      ; 0.976      ;
; 1.219 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.392       ; 0.045      ; 0.976      ;
; 1.219 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[2]               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.392       ; 0.045      ; 0.976      ;
; 1.219 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1]               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.392       ; 0.045      ; 0.976      ;
; 1.219 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[0]               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.392       ; 0.045      ; 0.976      ;
; 1.219 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.392       ; 0.045      ; 0.976      ;
; 1.219 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.392       ; 0.045      ; 0.976      ;
; 1.270 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.392       ; 0.044      ; 1.026      ;
; 1.270 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.392       ; 0.044      ; 1.026      ;
; 1.297 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|ram_block11a0~portb_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.392       ; 0.182      ; 1.211      ;
; 1.320 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|q_b[15]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.392       ; 0.181      ; 1.219      ;
; 1.320 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|q_b[14]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.392       ; 0.181      ; 1.219      ;
; 1.320 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|q_b[13]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.392       ; 0.181      ; 1.219      ;
; 1.320 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|q_b[12]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.392       ; 0.181      ; 1.219      ;
; 1.320 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|q_b[11]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.392       ; 0.181      ; 1.219      ;
; 1.320 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|q_b[10]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.392       ; 0.181      ; 1.219      ;
; 1.320 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|q_b[9]                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.392       ; 0.181      ; 1.219      ;
; 1.320 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|q_b[8]                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.392       ; 0.181      ; 1.219      ;
; 1.320 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|q_b[7]                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.392       ; 0.181      ; 1.219      ;
; 1.320 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|q_b[6]                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.392       ; 0.181      ; 1.219      ;
; 1.320 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|q_b[5]                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.392       ; 0.181      ; 1.219      ;
; 1.320 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|q_b[4]                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.392       ; 0.181      ; 1.219      ;
; 1.320 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|q_b[3]                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.392       ; 0.181      ; 1.219      ;
; 1.320 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|q_b[2]                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.392       ; 0.181      ; 1.219      ;
; 1.320 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|q_b[1]                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.392       ; 0.181      ; 1.219      ;
; 1.320 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|q_b[0]                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.392       ; 0.181      ; 1.219      ;
; 1.355 ; system_ctrl:u_system_ctrl|delay_done                                                                                   ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.476      ;
; 1.355 ; system_ctrl:u_system_ctrl|delay_done                                                                                   ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.476      ;
; 1.355 ; system_ctrl:u_system_ctrl|delay_done                                                                                   ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.476      ;
; 1.355 ; system_ctrl:u_system_ctrl|delay_done                                                                                   ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.476      ;
; 1.355 ; system_ctrl:u_system_ctrl|delay_done                                                                                   ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.476      ;
; 1.355 ; system_ctrl:u_system_ctrl|delay_done                                                                                   ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.476      ;
; 1.355 ; system_ctrl:u_system_ctrl|delay_done                                                                                   ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.476      ;
; 1.355 ; system_ctrl:u_system_ctrl|delay_done                                                                                   ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[2]               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.476      ;
; 1.355 ; system_ctrl:u_system_ctrl|delay_done                                                                                   ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1]               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.476      ;
; 1.355 ; system_ctrl:u_system_ctrl|delay_done                                                                                   ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[0]               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.476      ;
; 1.355 ; system_ctrl:u_system_ctrl|delay_done                                                                                   ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.476      ;
; 1.355 ; system_ctrl:u_system_ctrl|delay_done                                                                                   ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 1.476      ;
; 1.376 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|rdptr_g[5]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.392       ; 0.048      ; 1.136      ;
; 1.376 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|rdptr_g[9]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.392       ; 0.048      ; 1.136      ;
; 1.376 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|rdptr_g[7]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.392       ; 0.048      ; 1.136      ;
; 1.376 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|rdptr_g[6]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.392       ; 0.048      ; 1.136      ;
; 1.376 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|rdptr_g[8]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.392       ; 0.048      ; 1.136      ;
; 1.382 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|rdptr_g[3]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.392       ; 0.048      ; 1.142      ;
; 1.382 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|rdptr_g[0]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.392       ; 0.048      ; 1.142      ;
; 1.382 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|rdptr_g[1]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.392       ; 0.048      ; 1.142      ;
; 1.382 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|rdptr_g[2]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.392       ; 0.048      ; 1.142      ;
; 1.382 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|rdptr_g[4]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.392       ; 0.048      ; 1.142      ;
; 1.388 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|rdemp_eq_comp_msb_aeb                                     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.392       ; 0.048      ; 1.148      ;
; 1.388 ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.392       ; 0.048      ; 1.148      ;
; 1.412 ; system_ctrl:u_system_ctrl|delay_done                                                                                   ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.532      ;
; 1.412 ; system_ctrl:u_system_ctrl|delay_done                                                                                   ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.532      ;
; 1.433 ; system_ctrl:u_system_ctrl|delay_done                                                                                   ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|ram_block11a0~portb_address_reg0 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.174      ; 1.711      ;
; 1.456 ; system_ctrl:u_system_ctrl|delay_done                                                                                   ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|q_b[15]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.173      ; 1.719      ;
; 1.456 ; system_ctrl:u_system_ctrl|delay_done                                                                                   ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|q_b[14]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.173      ; 1.719      ;
; 1.456 ; system_ctrl:u_system_ctrl|delay_done                                                                                   ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|q_b[13]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.173      ; 1.719      ;
; 1.456 ; system_ctrl:u_system_ctrl|delay_done                                                                                   ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|q_b[12]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.173      ; 1.719      ;
; 1.456 ; system_ctrl:u_system_ctrl|delay_done                                                                                   ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|q_b[11]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.173      ; 1.719      ;
; 1.456 ; system_ctrl:u_system_ctrl|delay_done                                                                                   ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|q_b[10]                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.173      ; 1.719      ;
; 1.456 ; system_ctrl:u_system_ctrl|delay_done                                                                                   ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|q_b[9]                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.173      ; 1.719      ;
; 1.456 ; system_ctrl:u_system_ctrl|delay_done                                                                                   ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|q_b[8]                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.173      ; 1.719      ;
; 1.456 ; system_ctrl:u_system_ctrl|delay_done                                                                                   ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|q_b[7]                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.173      ; 1.719      ;
; 1.456 ; system_ctrl:u_system_ctrl|delay_done                                                                                   ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|q_b[6]                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.173      ; 1.719      ;
; 1.456 ; system_ctrl:u_system_ctrl|delay_done                                                                                   ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|q_b[5]                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.173      ; 1.719      ;
; 1.456 ; system_ctrl:u_system_ctrl|delay_done                                                                                   ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|q_b[4]                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.173      ; 1.719      ;
; 1.456 ; system_ctrl:u_system_ctrl|delay_done                                                                                   ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|q_b[3]                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.173      ; 1.719      ;
; 1.456 ; system_ctrl:u_system_ctrl|delay_done                                                                                   ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|q_b[2]                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.173      ; 1.719      ;
; 1.456 ; system_ctrl:u_system_ctrl|delay_done                                                                                   ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|q_b[1]                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.173      ; 1.719      ;
; 1.456 ; system_ctrl:u_system_ctrl|delay_done                                                                                   ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|q_b[0]                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.173      ; 1.719      ;
; 1.522 ; system_ctrl:u_system_ctrl|delay_done                                                                                   ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|rdptr_g[5]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 1.646      ;
; 1.522 ; system_ctrl:u_system_ctrl|delay_done                                                                                   ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|rdptr_g[9]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 1.646      ;
; 1.522 ; system_ctrl:u_system_ctrl|delay_done                                                                                   ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|rdptr_g[7]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 1.646      ;
; 1.522 ; system_ctrl:u_system_ctrl|delay_done                                                                                   ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|rdptr_g[6]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 1.646      ;
; 1.522 ; system_ctrl:u_system_ctrl|delay_done                                                                                   ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|rdptr_g[8]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 1.646      ;
; 1.530 ; system_ctrl:u_system_ctrl|delay_done                                                                                   ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|rdptr_g[3]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 1.654      ;
; 1.530 ; system_ctrl:u_system_ctrl|delay_done                                                                                   ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|rdptr_g[0]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 1.654      ;
; 1.530 ; system_ctrl:u_system_ctrl|delay_done                                                                                   ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|rdptr_g[1]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 1.654      ;
; 1.530 ; system_ctrl:u_system_ctrl|delay_done                                                                                   ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|rdptr_g[2]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 1.654      ;
; 1.530 ; system_ctrl:u_system_ctrl|delay_done                                                                                   ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|rdptr_g[4]                                                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 1.654      ;
; 1.541 ; system_ctrl:u_system_ctrl|delay_done                                                                                   ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|rdemp_eq_comp_msb_aeb                                     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 1.665      ;
; 1.541 ; system_ctrl:u_system_ctrl|delay_done                                                                                   ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 1.665      ;
+-------+------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4]'                                                                                                                                                                                                      ;
+-------+--------------------------------------+--------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                            ; To Node                                                            ; Launch Clock                                                          ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------+--------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; 1.346 ; system_ctrl:u_system_ctrl|delay_done ; smg_interface_demo:u4|demo_control_module:U1|C1[11]                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.008        ; 0.302      ; 1.760      ;
; 1.346 ; system_ctrl:u_system_ctrl|delay_done ; smg_interface_demo:u4|demo_control_module:U1|C1[14]                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.008        ; 0.302      ; 1.760      ;
; 1.346 ; system_ctrl:u_system_ctrl|delay_done ; smg_interface_demo:u4|demo_control_module:U1|C1[18]                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.008        ; 0.302      ; 1.760      ;
; 1.346 ; system_ctrl:u_system_ctrl|delay_done ; smg_interface_demo:u4|demo_control_module:U1|C1[19]                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.008        ; 0.302      ; 1.760      ;
; 1.346 ; system_ctrl:u_system_ctrl|delay_done ; smg_interface_demo:u4|demo_control_module:U1|C1[22]                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.008        ; 0.302      ; 1.760      ;
; 1.352 ; system_ctrl:u_system_ctrl|delay_done ; rtc_test:u1|rtc_time:U2|ds1302_module:U1|i2c_com:U2|Count1[0]      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.008        ; 0.298      ; 1.762      ;
; 1.352 ; system_ctrl:u_system_ctrl|delay_done ; rtc_test:u1|rtc_time:U2|ds1302_module:U1|i2c_com:U2|Count1[1]      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.008        ; 0.298      ; 1.762      ;
; 1.352 ; system_ctrl:u_system_ctrl|delay_done ; rtc_test:u1|rtc_time:U2|ds1302_module:U1|i2c_com:U2|Count1[2]      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.008        ; 0.298      ; 1.762      ;
; 1.352 ; system_ctrl:u_system_ctrl|delay_done ; rtc_test:u1|rtc_time:U2|ds1302_module:U1|i2c_com:U2|Count1[4]      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.008        ; 0.298      ; 1.762      ;
; 1.352 ; system_ctrl:u_system_ctrl|delay_done ; rtc_test:u1|rtc_time:U2|ds1302_module:U1|i2c_com:U2|Count1[3]      ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.008        ; 0.298      ; 1.762      ;
; 1.353 ; system_ctrl:u_system_ctrl|delay_done ; smg_interface_demo:u4|demo_control_module:U1|rNum[20]              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.008        ; 0.290      ; 1.755      ;
; 1.358 ; system_ctrl:u_system_ctrl|delay_done ; rtc_test:u1|rtc_time:U2|ds1302_module:U1|cmd_control:U1|isStart[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.008        ; 0.290      ; 1.760      ;
; 1.358 ; system_ctrl:u_system_ctrl|delay_done ; rtc_test:u1|rtc_time:U2|ds1302_module:U1|cmd_control:U1|i[1]       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.008        ; 0.290      ; 1.760      ;
; 1.358 ; system_ctrl:u_system_ctrl|delay_done ; rtc_test:u1|rtc_time:U2|ds1302_module:U1|cmd_control:U1|i[0]       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.008        ; 0.290      ; 1.760      ;
; 1.358 ; system_ctrl:u_system_ctrl|delay_done ; rtc_test:u1|rtc_time:U2|ds1302_module:U1|cmd_control:U1|isDone     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.008        ; 0.290      ; 1.760      ;
; 1.358 ; system_ctrl:u_system_ctrl|delay_done ; smg_interface_demo:u4|demo_control_module:U1|C1[12]                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.008        ; 0.291      ; 1.761      ;
; 1.358 ; system_ctrl:u_system_ctrl|delay_done ; smg_interface_demo:u4|demo_control_module:U1|C1[13]                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.008        ; 0.291      ; 1.761      ;
; 1.358 ; system_ctrl:u_system_ctrl|delay_done ; smg_interface_demo:u4|demo_control_module:U1|C1[15]                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.008        ; 0.291      ; 1.761      ;
; 1.358 ; system_ctrl:u_system_ctrl|delay_done ; smg_interface_demo:u4|demo_control_module:U1|C1[16]                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.008        ; 0.291      ; 1.761      ;
; 1.358 ; system_ctrl:u_system_ctrl|delay_done ; smg_interface_demo:u4|demo_control_module:U1|C1[17]                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.008        ; 0.291      ; 1.761      ;
; 1.358 ; system_ctrl:u_system_ctrl|delay_done ; smg_interface_demo:u4|demo_control_module:U1|C1[20]                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.008        ; 0.291      ; 1.761      ;
; 1.358 ; system_ctrl:u_system_ctrl|delay_done ; smg_interface_demo:u4|demo_control_module:U1|C1[21]                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.008        ; 0.291      ; 1.761      ;
; 1.362 ; system_ctrl:u_system_ctrl|delay_done ; smg_interface_demo:u4|demo_control_module:U1|rNum[19]              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.008        ; 0.285      ; 1.759      ;
; 1.362 ; system_ctrl:u_system_ctrl|delay_done ; smg_interface_demo:u4|demo_control_module:U1|i[0]                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.008        ; 0.285      ; 1.759      ;
; 1.362 ; system_ctrl:u_system_ctrl|delay_done ; smg_interface_demo:u4|demo_control_module:U1|i[1]                  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.008        ; 0.285      ; 1.759      ;
; 1.362 ; system_ctrl:u_system_ctrl|delay_done ; key_test:u6|count[1]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.008        ; 0.291      ; 1.765      ;
; 1.362 ; system_ctrl:u_system_ctrl|delay_done ; key_test:u6|count[2]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.008        ; 0.291      ; 1.765      ;
; 1.362 ; system_ctrl:u_system_ctrl|delay_done ; key_test:u6|count[3]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.008        ; 0.291      ; 1.765      ;
; 1.362 ; system_ctrl:u_system_ctrl|delay_done ; key_test:u6|count[4]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.008        ; 0.291      ; 1.765      ;
; 1.362 ; system_ctrl:u_system_ctrl|delay_done ; key_test:u6|count[5]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.008        ; 0.291      ; 1.765      ;
; 1.362 ; system_ctrl:u_system_ctrl|delay_done ; key_test:u6|count[6]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.008        ; 0.291      ; 1.765      ;
; 1.362 ; system_ctrl:u_system_ctrl|delay_done ; key_test:u6|count[7]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.008        ; 0.291      ; 1.765      ;
; 1.362 ; system_ctrl:u_system_ctrl|delay_done ; key_test:u6|count[8]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.008        ; 0.291      ; 1.765      ;
; 1.362 ; system_ctrl:u_system_ctrl|delay_done ; key_test:u6|count[9]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.008        ; 0.291      ; 1.765      ;
; 1.362 ; system_ctrl:u_system_ctrl|delay_done ; key_test:u6|count[0]                                               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.008        ; 0.291      ; 1.765      ;
; 1.363 ; system_ctrl:u_system_ctrl|delay_done ; sos_generator_module:u5|control_module:U1|Count1[0]                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.008        ; 0.302      ; 1.777      ;
; 1.363 ; system_ctrl:u_system_ctrl|delay_done ; sos_generator_module:u5|control_module:U1|Count1[1]                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.008        ; 0.302      ; 1.777      ;
; 1.363 ; system_ctrl:u_system_ctrl|delay_done ; sos_generator_module:u5|control_module:U1|Count1[2]                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.008        ; 0.302      ; 1.777      ;
; 1.363 ; system_ctrl:u_system_ctrl|delay_done ; sos_generator_module:u5|control_module:U1|Count1[3]                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.008        ; 0.302      ; 1.777      ;
; 1.363 ; system_ctrl:u_system_ctrl|delay_done ; sos_generator_module:u5|control_module:U1|Count1[5]                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.008        ; 0.302      ; 1.777      ;
; 1.363 ; system_ctrl:u_system_ctrl|delay_done ; sos_generator_module:u5|control_module:U1|Count1[6]                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.008        ; 0.302      ; 1.777      ;
; 1.363 ; system_ctrl:u_system_ctrl|delay_done ; sos_generator_module:u5|control_module:U1|Count1[7]                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.008        ; 0.302      ; 1.777      ;
; 1.363 ; system_ctrl:u_system_ctrl|delay_done ; sos_generator_module:u5|control_module:U1|Count1[8]                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.008        ; 0.302      ; 1.777      ;
; 1.363 ; system_ctrl:u_system_ctrl|delay_done ; sos_generator_module:u5|control_module:U1|Count1[10]               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.008        ; 0.302      ; 1.777      ;
; 1.363 ; system_ctrl:u_system_ctrl|delay_done ; sos_generator_module:u5|control_module:U1|Count1[11]               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.008        ; 0.302      ; 1.777      ;
; 1.363 ; system_ctrl:u_system_ctrl|delay_done ; sos_generator_module:u5|control_module:U1|Count1[12]               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.008        ; 0.302      ; 1.777      ;
; 1.363 ; system_ctrl:u_system_ctrl|delay_done ; sos_generator_module:u5|control_module:U1|Count1[13]               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.008        ; 0.302      ; 1.777      ;
; 1.363 ; system_ctrl:u_system_ctrl|delay_done ; sos_generator_module:u5|control_module:U1|Count1[14]               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.008        ; 0.294      ; 1.769      ;
; 1.363 ; system_ctrl:u_system_ctrl|delay_done ; sos_generator_module:u5|control_module:U1|Count1[15]               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.008        ; 0.294      ; 1.769      ;
; 1.363 ; system_ctrl:u_system_ctrl|delay_done ; sos_generator_module:u5|control_module:U1|Count1[16]               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.008        ; 0.294      ; 1.769      ;
; 1.363 ; system_ctrl:u_system_ctrl|delay_done ; sos_generator_module:u5|control_module:U1|Count1[17]               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.008        ; 0.294      ; 1.769      ;
; 1.363 ; system_ctrl:u_system_ctrl|delay_done ; sos_generator_module:u5|control_module:U1|Count1[18]               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.008        ; 0.294      ; 1.769      ;
; 1.363 ; system_ctrl:u_system_ctrl|delay_done ; sos_generator_module:u5|control_module:U1|Count1[19]               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.008        ; 0.294      ; 1.769      ;
; 1.363 ; system_ctrl:u_system_ctrl|delay_done ; sos_generator_module:u5|control_module:U1|Count1[20]               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.008        ; 0.294      ; 1.769      ;
; 1.363 ; system_ctrl:u_system_ctrl|delay_done ; sos_generator_module:u5|control_module:U1|Count1[21]               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.008        ; 0.294      ; 1.769      ;
; 1.363 ; system_ctrl:u_system_ctrl|delay_done ; sos_generator_module:u5|control_module:U1|Count1[22]               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.008        ; 0.294      ; 1.769      ;
; 1.363 ; system_ctrl:u_system_ctrl|delay_done ; sos_generator_module:u5|control_module:U1|Count1[23]               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.008        ; 0.294      ; 1.769      ;
; 1.363 ; system_ctrl:u_system_ctrl|delay_done ; sos_generator_module:u5|control_module:U1|Count1[24]               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.008        ; 0.294      ; 1.769      ;
; 1.363 ; system_ctrl:u_system_ctrl|delay_done ; sos_generator_module:u5|control_module:U1|Count1[25]               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.008        ; 0.294      ; 1.769      ;
; 1.363 ; system_ctrl:u_system_ctrl|delay_done ; sos_generator_module:u5|control_module:U1|Count1[26]               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.008        ; 0.294      ; 1.769      ;
; 1.363 ; system_ctrl:u_system_ctrl|delay_done ; sos_generator_module:u5|control_module:U1|Count1[27]               ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.008        ; 0.294      ; 1.769      ;
; 1.363 ; system_ctrl:u_system_ctrl|delay_done ; sos_generator_module:u5|control_module:U1|Count1[4]                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.008        ; 0.302      ; 1.777      ;
; 1.363 ; system_ctrl:u_system_ctrl|delay_done ; sos_generator_module:u5|control_module:U1|isEn                     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.008        ; 0.301      ; 1.776      ;
; 1.363 ; system_ctrl:u_system_ctrl|delay_done ; rtc_test:u1|rtc_time:U2|rData[1]                                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.008        ; 0.287      ; 1.762      ;
; 1.363 ; system_ctrl:u_system_ctrl|delay_done ; rtc_test:u1|rtc_time:U2|rData[4]                                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.008        ; 0.286      ; 1.761      ;
; 1.363 ; system_ctrl:u_system_ctrl|delay_done ; rtc_test:u1|rtc_time:U2|ds1302_module:U1|i2c_com:U2|rData[5]       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.008        ; 0.285      ; 1.760      ;
; 1.363 ; system_ctrl:u_system_ctrl|delay_done ; key_test:u6|count[10]                                              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.008        ; 0.290      ; 1.765      ;
; 1.363 ; system_ctrl:u_system_ctrl|delay_done ; key_test:u6|count[11]                                              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.008        ; 0.290      ; 1.765      ;
; 1.363 ; system_ctrl:u_system_ctrl|delay_done ; key_test:u6|count[12]                                              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.008        ; 0.290      ; 1.765      ;
; 1.363 ; system_ctrl:u_system_ctrl|delay_done ; key_test:u6|count[13]                                              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.008        ; 0.290      ; 1.765      ;
; 1.363 ; system_ctrl:u_system_ctrl|delay_done ; key_test:u6|count[14]                                              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.008        ; 0.290      ; 1.765      ;
; 1.363 ; system_ctrl:u_system_ctrl|delay_done ; key_test:u6|count[15]                                              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.008        ; 0.290      ; 1.765      ;
; 1.363 ; system_ctrl:u_system_ctrl|delay_done ; key_test:u6|count[16]                                              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.008        ; 0.290      ; 1.765      ;
; 1.363 ; system_ctrl:u_system_ctrl|delay_done ; key_test:u6|count[17]                                              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.008        ; 0.290      ; 1.765      ;
; 1.363 ; system_ctrl:u_system_ctrl|delay_done ; key_test:u6|count[18]                                              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.008        ; 0.290      ; 1.765      ;
; 1.363 ; system_ctrl:u_system_ctrl|delay_done ; key_test:u6|count[19]                                              ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.008        ; 0.290      ; 1.765      ;
; 1.364 ; system_ctrl:u_system_ctrl|delay_done ; smg_interface_demo:u4|demo_control_module:U1|C1[2]                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.008        ; 0.290      ; 1.766      ;
; 1.364 ; system_ctrl:u_system_ctrl|delay_done ; smg_interface_demo:u4|demo_control_module:U1|C1[3]                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.008        ; 0.290      ; 1.766      ;
; 1.364 ; system_ctrl:u_system_ctrl|delay_done ; smg_interface_demo:u4|demo_control_module:U1|C1[4]                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.008        ; 0.290      ; 1.766      ;
; 1.364 ; system_ctrl:u_system_ctrl|delay_done ; smg_interface_demo:u4|demo_control_module:U1|C1[5]                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.008        ; 0.290      ; 1.766      ;
; 1.364 ; system_ctrl:u_system_ctrl|delay_done ; smg_interface_demo:u4|demo_control_module:U1|C1[7]                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.008        ; 0.290      ; 1.766      ;
; 1.364 ; system_ctrl:u_system_ctrl|delay_done ; smg_interface_demo:u4|demo_control_module:U1|C1[8]                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.008        ; 0.290      ; 1.766      ;
; 1.364 ; system_ctrl:u_system_ctrl|delay_done ; smg_interface_demo:u4|demo_control_module:U1|C1[9]                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.008        ; 0.290      ; 1.766      ;
; 1.364 ; system_ctrl:u_system_ctrl|delay_done ; smg_interface_demo:u4|demo_control_module:U1|C1[10]                ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.008        ; 0.290      ; 1.766      ;
; 1.364 ; system_ctrl:u_system_ctrl|delay_done ; smg_interface_demo:u4|demo_control_module:U1|C1[6]                 ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.008        ; 0.290      ; 1.766      ;
; 1.364 ; system_ctrl:u_system_ctrl|delay_done ; rtc_test:u1|rtc_time:U2|ds1302_module:U1|cmd_control:U1|rAddr[2]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.008        ; 0.289      ; 1.765      ;
; 1.364 ; system_ctrl:u_system_ctrl|delay_done ; rtc_test:u1|rtc_time:U2|ds1302_module:U1|i2c_com:U2|rData[2]       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.008        ; 0.288      ; 1.764      ;
; 1.364 ; system_ctrl:u_system_ctrl|delay_done ; rtc_test:u1|rtc_time:U2|ds1302_module:U1|i2c_com:U2|rData[3]       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.008        ; 0.288      ; 1.764      ;
; 1.364 ; system_ctrl:u_system_ctrl|delay_done ; rtc_test:u1|rtc_time:U2|ds1302_module:U1|cmd_control:U1|rAddr[0]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.008        ; 0.289      ; 1.765      ;
; 1.364 ; system_ctrl:u_system_ctrl|delay_done ; rtc_test:u1|rtc_time:U2|ds1302_module:U1|i2c_com:U2|rData[0]       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.008        ; 0.288      ; 1.764      ;
; 1.364 ; system_ctrl:u_system_ctrl|delay_done ; rtc_test:u1|rtc_time:U2|ds1302_module:U1|cmd_control:U1|rAddr[1]   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.008        ; 0.289      ; 1.765      ;
; 1.364 ; system_ctrl:u_system_ctrl|delay_done ; rtc_test:u1|rtc_time:U2|ds1302_module:U1|i2c_com:U2|rData[7]       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.008        ; 0.288      ; 1.764      ;
; 1.365 ; system_ctrl:u_system_ctrl|delay_done ; sos_generator_module:u5|sos_module:U2|Count1[0]                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.008        ; 0.285      ; 1.762      ;
; 1.365 ; system_ctrl:u_system_ctrl|delay_done ; sos_generator_module:u5|sos_module:U2|Count1[1]                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.008        ; 0.285      ; 1.762      ;
; 1.365 ; system_ctrl:u_system_ctrl|delay_done ; sos_generator_module:u5|sos_module:U2|Count1[2]                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.008        ; 0.285      ; 1.762      ;
; 1.365 ; system_ctrl:u_system_ctrl|delay_done ; sos_generator_module:u5|sos_module:U2|Count1[3]                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.008        ; 0.285      ; 1.762      ;
; 1.365 ; system_ctrl:u_system_ctrl|delay_done ; sos_generator_module:u5|sos_module:U2|Count1[4]                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.008        ; 0.285      ; 1.762      ;
; 1.365 ; system_ctrl:u_system_ctrl|delay_done ; sos_generator_module:u5|sos_module:U2|Count1[5]                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.008        ; 0.285      ; 1.762      ;
; 1.365 ; system_ctrl:u_system_ctrl|delay_done ; sos_generator_module:u5|sos_module:U2|Count1[6]                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.008        ; 0.285      ; 1.762      ;
; 1.365 ; system_ctrl:u_system_ctrl|delay_done ; sos_generator_module:u5|sos_module:U2|Count1[7]                    ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 0.008        ; 0.285      ; 1.762      ;
+-------+--------------------------------------+--------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                                                                                                                                                                                                             ;
+-------+--------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                            ; To Node                                                                                                                                                                                                                   ; Launch Clock                                                          ; Latch Clock                                                           ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+
; 1.383 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|delayed_wrptr_g[2]                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.008        ; 0.268      ; 1.763      ;
; 1.383 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|delayed_wrptr_g[4]                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.008        ; 0.268      ; 1.763      ;
; 1.383 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|delayed_wrptr_g[0]                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.008        ; 0.268      ; 1.763      ;
; 1.383 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|delayed_wrptr_g[3]                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.008        ; 0.268      ; 1.763      ;
; 1.383 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|wrptr_g[5]                                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.008        ; 0.263      ; 1.758      ;
; 1.383 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|wrptr_g[8]                                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.008        ; 0.263      ; 1.758      ;
; 1.383 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|wrptr_g[7]                                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.008        ; 0.263      ; 1.758      ;
; 1.383 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|wrptr_g[9]                                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.008        ; 0.263      ; 1.758      ;
; 1.383 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|delayed_wrptr_g[1]                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.008        ; 0.268      ; 1.763      ;
; 1.385 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.008        ; 0.266      ; 1.763      ;
; 1.385 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.008        ; 0.266      ; 1.763      ;
; 1.385 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.008        ; 0.266      ; 1.763      ;
; 1.385 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.008        ; 0.266      ; 1.763      ;
; 1.385 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.008        ; 0.266      ; 1.763      ;
; 1.385 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.008        ; 0.266      ; 1.763      ;
; 1.385 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.008        ; 0.266      ; 1.763      ;
; 1.569 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.008        ; 0.078      ; 1.759      ;
; 1.569 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.008        ; 0.078      ; 1.759      ;
; 1.569 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.008        ; 0.082      ; 1.763      ;
; 1.569 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[2] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.008        ; 0.082      ; 1.763      ;
; 1.569 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.008        ; 0.082      ; 1.763      ;
; 1.569 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.008        ; 0.078      ; 1.759      ;
; 1.569 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.008        ; 0.078      ; 1.759      ;
; 1.569 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|wrptr_g[4]                                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.008        ; 0.082      ; 1.763      ;
; 1.569 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|wrptr_g[2]                                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.008        ; 0.082      ; 1.763      ;
; 1.569 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|wrptr_g[0]                                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.008        ; 0.078      ; 1.759      ;
; 1.569 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|wrptr_g[3]                                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.008        ; 0.078      ; 1.759      ;
; 1.569 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|delayed_wrptr_g[5]                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.008        ; 0.075      ; 1.756      ;
; 1.569 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|delayed_wrptr_g[8]                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.008        ; 0.075      ; 1.756      ;
; 1.569 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|wrptr_g[6]                                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.008        ; 0.078      ; 1.759      ;
; 1.569 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|delayed_wrptr_g[6]                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.008        ; 0.075      ; 1.756      ;
; 1.569 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|delayed_wrptr_g[7]                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.008        ; 0.075      ; 1.756      ;
; 1.569 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|delayed_wrptr_g[9]                           ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.008        ; 0.075      ; 1.756      ;
; 1.569 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|wrfull_eq_comp_lsb_mux_reg                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.008        ; 0.078      ; 1.759      ;
; 1.569 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|wrfull_eq_comp_msb_mux_reg                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.008        ; 0.078      ; 1.759      ;
; 1.569 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|wrptr_g[1]                                   ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.008        ; 0.078      ; 1.759      ;
; 3.077 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|counter[0]                                                                                                                                                     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; -1.536       ; 0.109      ; 1.754      ;
; 3.077 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|counter[1]                                                                                                                                                     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; -1.536       ; 0.109      ; 1.754      ;
; 3.077 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|counter[2]                                                                                                                                                     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; -1.536       ; 0.109      ; 1.754      ;
; 3.077 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|counter[3]                                                                                                                                                     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; -1.536       ; 0.109      ; 1.754      ;
; 3.077 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|counter[4]                                                                                                                                                     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; -1.536       ; 0.109      ; 1.754      ;
; 3.077 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|counter[5]                                                                                                                                                     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; -1.536       ; 0.109      ; 1.754      ;
; 3.077 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|counter[6]                                                                                                                                                     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; -1.536       ; 0.109      ; 1.754      ;
; 3.077 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|counter[7]                                                                                                                                                     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; -1.536       ; 0.109      ; 1.754      ;
; 3.077 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|counter[8]                                                                                                                                                     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; -1.536       ; 0.109      ; 1.754      ;
; 3.077 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|counter[9]                                                                                                                                                     ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; -1.536       ; 0.109      ; 1.754      ;
; 3.077 ; system_ctrl:u_system_ctrl|delay_done ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|reset                                                                                                                                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; -1.536       ; 0.109      ; 1.754      ;
+-------+--------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'rtc_test:u1|clkdiv:u0|clkout'                                                               ;
+--------+--------------+----------------+-----------------+------------------------------+------------+---------------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock                        ; Clock Edge ; Target                          ;
+--------+--------------+----------------+-----------------+------------------------------+------------+---------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; rtc_test:u1|clkdiv:u0|clkout ; Rise       ; rtc_test:u1|Time_second_reg[0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; rtc_test:u1|clkdiv:u0|clkout ; Rise       ; rtc_test:u1|Time_second_reg[1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; rtc_test:u1|clkdiv:u0|clkout ; Rise       ; rtc_test:u1|Time_second_reg[2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; rtc_test:u1|clkdiv:u0|clkout ; Rise       ; rtc_test:u1|Time_second_reg[3]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; rtc_test:u1|clkdiv:u0|clkout ; Rise       ; rtc_test:u1|Time_second_reg[4]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; rtc_test:u1|clkdiv:u0|clkout ; Rise       ; rtc_test:u1|Time_second_reg[5]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; rtc_test:u1|clkdiv:u0|clkout ; Rise       ; rtc_test:u1|Time_second_reg[6]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; rtc_test:u1|clkdiv:u0|clkout ; Rise       ; rtc_test:u1|Time_second_reg[7]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; rtc_test:u1|clkdiv:u0|clkout ; Rise       ; rtc_test:u1|k[0]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; rtc_test:u1|clkdiv:u0|clkout ; Rise       ; rtc_test:u1|k[1]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; rtc_test:u1|clkdiv:u0|clkout ; Rise       ; rtc_test:u1|k[2]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; rtc_test:u1|clkdiv:u0|clkout ; Rise       ; rtc_test:u1|k[3]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; rtc_test:u1|clkdiv:u0|clkout ; Rise       ; rtc_test:u1|k[4]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; rtc_test:u1|clkdiv:u0|clkout ; Rise       ; rtc_test:u1|k[5]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; rtc_test:u1|clkdiv:u0|clkout ; Rise       ; rtc_test:u1|k[6]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; rtc_test:u1|clkdiv:u0|clkout ; Rise       ; rtc_test:u1|k[7]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; rtc_test:u1|clkdiv:u0|clkout ; Rise       ; rtc_test:u1|k[8]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; rtc_test:u1|clkdiv:u0|clkout ; Rise       ; rtc_test:u1|txdata[0]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; rtc_test:u1|clkdiv:u0|clkout ; Rise       ; rtc_test:u1|txdata[1]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; rtc_test:u1|clkdiv:u0|clkout ; Rise       ; rtc_test:u1|txdata[2]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; rtc_test:u1|clkdiv:u0|clkout ; Rise       ; rtc_test:u1|txdata[3]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; rtc_test:u1|clkdiv:u0|clkout ; Rise       ; rtc_test:u1|txdata[4]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; rtc_test:u1|clkdiv:u0|clkout ; Rise       ; rtc_test:u1|txdata[5]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; rtc_test:u1|clkdiv:u0|clkout ; Rise       ; rtc_test:u1|txdata[6]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; rtc_test:u1|clkdiv:u0|clkout ; Rise       ; rtc_test:u1|uart_cnt[0]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; rtc_test:u1|clkdiv:u0|clkout ; Rise       ; rtc_test:u1|uart_cnt[10]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; rtc_test:u1|clkdiv:u0|clkout ; Rise       ; rtc_test:u1|uart_cnt[11]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; rtc_test:u1|clkdiv:u0|clkout ; Rise       ; rtc_test:u1|uart_cnt[12]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; rtc_test:u1|clkdiv:u0|clkout ; Rise       ; rtc_test:u1|uart_cnt[13]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; rtc_test:u1|clkdiv:u0|clkout ; Rise       ; rtc_test:u1|uart_cnt[14]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; rtc_test:u1|clkdiv:u0|clkout ; Rise       ; rtc_test:u1|uart_cnt[15]        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; rtc_test:u1|clkdiv:u0|clkout ; Rise       ; rtc_test:u1|uart_cnt[1]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; rtc_test:u1|clkdiv:u0|clkout ; Rise       ; rtc_test:u1|uart_cnt[2]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; rtc_test:u1|clkdiv:u0|clkout ; Rise       ; rtc_test:u1|uart_cnt[3]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; rtc_test:u1|clkdiv:u0|clkout ; Rise       ; rtc_test:u1|uart_cnt[4]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; rtc_test:u1|clkdiv:u0|clkout ; Rise       ; rtc_test:u1|uart_cnt[5]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; rtc_test:u1|clkdiv:u0|clkout ; Rise       ; rtc_test:u1|uart_cnt[6]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; rtc_test:u1|clkdiv:u0|clkout ; Rise       ; rtc_test:u1|uart_cnt[7]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; rtc_test:u1|clkdiv:u0|clkout ; Rise       ; rtc_test:u1|uart_cnt[8]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; rtc_test:u1|clkdiv:u0|clkout ; Rise       ; rtc_test:u1|uart_cnt[9]         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; rtc_test:u1|clkdiv:u0|clkout ; Rise       ; rtc_test:u1|uart_stat.000       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; rtc_test:u1|clkdiv:u0|clkout ; Rise       ; rtc_test:u1|uart_stat.001       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; rtc_test:u1|clkdiv:u0|clkout ; Rise       ; rtc_test:u1|uart_stat.010       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; rtc_test:u1|clkdiv:u0|clkout ; Rise       ; rtc_test:u1|uarttx:u1|cnt[0]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; rtc_test:u1|clkdiv:u0|clkout ; Rise       ; rtc_test:u1|uarttx:u1|cnt[1]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; rtc_test:u1|clkdiv:u0|clkout ; Rise       ; rtc_test:u1|uarttx:u1|cnt[2]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; rtc_test:u1|clkdiv:u0|clkout ; Rise       ; rtc_test:u1|uarttx:u1|cnt[3]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; rtc_test:u1|clkdiv:u0|clkout ; Rise       ; rtc_test:u1|uarttx:u1|cnt[4]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; rtc_test:u1|clkdiv:u0|clkout ; Rise       ; rtc_test:u1|uarttx:u1|cnt[5]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; rtc_test:u1|clkdiv:u0|clkout ; Rise       ; rtc_test:u1|uarttx:u1|cnt[6]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; rtc_test:u1|clkdiv:u0|clkout ; Rise       ; rtc_test:u1|uarttx:u1|cnt[7]    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; rtc_test:u1|clkdiv:u0|clkout ; Rise       ; rtc_test:u1|uarttx:u1|idle      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; rtc_test:u1|clkdiv:u0|clkout ; Rise       ; rtc_test:u1|uarttx:u1|presult   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; rtc_test:u1|clkdiv:u0|clkout ; Rise       ; rtc_test:u1|uarttx:u1|send      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; rtc_test:u1|clkdiv:u0|clkout ; Rise       ; rtc_test:u1|uarttx:u1|tx        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; rtc_test:u1|clkdiv:u0|clkout ; Rise       ; rtc_test:u1|uarttx:u1|wrsigbuf  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; rtc_test:u1|clkdiv:u0|clkout ; Rise       ; rtc_test:u1|uarttx:u1|wrsigrise ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; rtc_test:u1|clkdiv:u0|clkout ; Rise       ; rtc_test:u1|wrsig               ;
; 0.267  ; 0.451        ; 0.184          ; Low Pulse Width ; rtc_test:u1|clkdiv:u0|clkout ; Rise       ; rtc_test:u1|Time_second_reg[0]  ;
; 0.267  ; 0.451        ; 0.184          ; Low Pulse Width ; rtc_test:u1|clkdiv:u0|clkout ; Rise       ; rtc_test:u1|Time_second_reg[1]  ;
; 0.267  ; 0.451        ; 0.184          ; Low Pulse Width ; rtc_test:u1|clkdiv:u0|clkout ; Rise       ; rtc_test:u1|Time_second_reg[2]  ;
; 0.267  ; 0.451        ; 0.184          ; Low Pulse Width ; rtc_test:u1|clkdiv:u0|clkout ; Rise       ; rtc_test:u1|Time_second_reg[3]  ;
; 0.267  ; 0.451        ; 0.184          ; Low Pulse Width ; rtc_test:u1|clkdiv:u0|clkout ; Rise       ; rtc_test:u1|Time_second_reg[4]  ;
; 0.267  ; 0.451        ; 0.184          ; Low Pulse Width ; rtc_test:u1|clkdiv:u0|clkout ; Rise       ; rtc_test:u1|Time_second_reg[5]  ;
; 0.267  ; 0.451        ; 0.184          ; Low Pulse Width ; rtc_test:u1|clkdiv:u0|clkout ; Rise       ; rtc_test:u1|Time_second_reg[6]  ;
; 0.267  ; 0.451        ; 0.184          ; Low Pulse Width ; rtc_test:u1|clkdiv:u0|clkout ; Rise       ; rtc_test:u1|Time_second_reg[7]  ;
; 0.267  ; 0.451        ; 0.184          ; Low Pulse Width ; rtc_test:u1|clkdiv:u0|clkout ; Rise       ; rtc_test:u1|txdata[0]           ;
; 0.267  ; 0.451        ; 0.184          ; Low Pulse Width ; rtc_test:u1|clkdiv:u0|clkout ; Rise       ; rtc_test:u1|txdata[6]           ;
; 0.267  ; 0.451        ; 0.184          ; Low Pulse Width ; rtc_test:u1|clkdiv:u0|clkout ; Rise       ; rtc_test:u1|uart_cnt[0]         ;
; 0.267  ; 0.451        ; 0.184          ; Low Pulse Width ; rtc_test:u1|clkdiv:u0|clkout ; Rise       ; rtc_test:u1|uart_cnt[10]        ;
; 0.267  ; 0.451        ; 0.184          ; Low Pulse Width ; rtc_test:u1|clkdiv:u0|clkout ; Rise       ; rtc_test:u1|uart_cnt[11]        ;
; 0.267  ; 0.451        ; 0.184          ; Low Pulse Width ; rtc_test:u1|clkdiv:u0|clkout ; Rise       ; rtc_test:u1|uart_cnt[12]        ;
; 0.267  ; 0.451        ; 0.184          ; Low Pulse Width ; rtc_test:u1|clkdiv:u0|clkout ; Rise       ; rtc_test:u1|uart_cnt[13]        ;
; 0.267  ; 0.451        ; 0.184          ; Low Pulse Width ; rtc_test:u1|clkdiv:u0|clkout ; Rise       ; rtc_test:u1|uart_cnt[14]        ;
; 0.267  ; 0.451        ; 0.184          ; Low Pulse Width ; rtc_test:u1|clkdiv:u0|clkout ; Rise       ; rtc_test:u1|uart_cnt[15]        ;
; 0.267  ; 0.451        ; 0.184          ; Low Pulse Width ; rtc_test:u1|clkdiv:u0|clkout ; Rise       ; rtc_test:u1|uart_cnt[1]         ;
; 0.267  ; 0.451        ; 0.184          ; Low Pulse Width ; rtc_test:u1|clkdiv:u0|clkout ; Rise       ; rtc_test:u1|uart_cnt[2]         ;
; 0.267  ; 0.451        ; 0.184          ; Low Pulse Width ; rtc_test:u1|clkdiv:u0|clkout ; Rise       ; rtc_test:u1|uart_cnt[3]         ;
; 0.267  ; 0.451        ; 0.184          ; Low Pulse Width ; rtc_test:u1|clkdiv:u0|clkout ; Rise       ; rtc_test:u1|uart_cnt[4]         ;
; 0.267  ; 0.451        ; 0.184          ; Low Pulse Width ; rtc_test:u1|clkdiv:u0|clkout ; Rise       ; rtc_test:u1|uart_cnt[5]         ;
; 0.267  ; 0.451        ; 0.184          ; Low Pulse Width ; rtc_test:u1|clkdiv:u0|clkout ; Rise       ; rtc_test:u1|uart_cnt[6]         ;
; 0.267  ; 0.451        ; 0.184          ; Low Pulse Width ; rtc_test:u1|clkdiv:u0|clkout ; Rise       ; rtc_test:u1|uart_cnt[7]         ;
; 0.267  ; 0.451        ; 0.184          ; Low Pulse Width ; rtc_test:u1|clkdiv:u0|clkout ; Rise       ; rtc_test:u1|uart_cnt[8]         ;
; 0.267  ; 0.451        ; 0.184          ; Low Pulse Width ; rtc_test:u1|clkdiv:u0|clkout ; Rise       ; rtc_test:u1|uart_cnt[9]         ;
; 0.267  ; 0.451        ; 0.184          ; Low Pulse Width ; rtc_test:u1|clkdiv:u0|clkout ; Rise       ; rtc_test:u1|uart_stat.000       ;
; 0.267  ; 0.451        ; 0.184          ; Low Pulse Width ; rtc_test:u1|clkdiv:u0|clkout ; Rise       ; rtc_test:u1|uart_stat.001       ;
; 0.267  ; 0.451        ; 0.184          ; Low Pulse Width ; rtc_test:u1|clkdiv:u0|clkout ; Rise       ; rtc_test:u1|uart_stat.010       ;
; 0.267  ; 0.451        ; 0.184          ; Low Pulse Width ; rtc_test:u1|clkdiv:u0|clkout ; Rise       ; rtc_test:u1|uarttx:u1|cnt[6]    ;
; 0.267  ; 0.451        ; 0.184          ; Low Pulse Width ; rtc_test:u1|clkdiv:u0|clkout ; Rise       ; rtc_test:u1|uarttx:u1|idle      ;
; 0.267  ; 0.451        ; 0.184          ; Low Pulse Width ; rtc_test:u1|clkdiv:u0|clkout ; Rise       ; rtc_test:u1|uarttx:u1|send      ;
; 0.267  ; 0.451        ; 0.184          ; Low Pulse Width ; rtc_test:u1|clkdiv:u0|clkout ; Rise       ; rtc_test:u1|uarttx:u1|wrsigbuf  ;
; 0.267  ; 0.451        ; 0.184          ; Low Pulse Width ; rtc_test:u1|clkdiv:u0|clkout ; Rise       ; rtc_test:u1|uarttx:u1|wrsigrise ;
; 0.267  ; 0.451        ; 0.184          ; Low Pulse Width ; rtc_test:u1|clkdiv:u0|clkout ; Rise       ; rtc_test:u1|wrsig               ;
; 0.268  ; 0.452        ; 0.184          ; Low Pulse Width ; rtc_test:u1|clkdiv:u0|clkout ; Rise       ; rtc_test:u1|k[0]                ;
; 0.268  ; 0.452        ; 0.184          ; Low Pulse Width ; rtc_test:u1|clkdiv:u0|clkout ; Rise       ; rtc_test:u1|k[1]                ;
; 0.268  ; 0.452        ; 0.184          ; Low Pulse Width ; rtc_test:u1|clkdiv:u0|clkout ; Rise       ; rtc_test:u1|k[2]                ;
; 0.268  ; 0.452        ; 0.184          ; Low Pulse Width ; rtc_test:u1|clkdiv:u0|clkout ; Rise       ; rtc_test:u1|k[3]                ;
; 0.268  ; 0.452        ; 0.184          ; Low Pulse Width ; rtc_test:u1|clkdiv:u0|clkout ; Rise       ; rtc_test:u1|k[4]                ;
; 0.268  ; 0.452        ; 0.184          ; Low Pulse Width ; rtc_test:u1|clkdiv:u0|clkout ; Rise       ; rtc_test:u1|k[5]                ;
; 0.268  ; 0.452        ; 0.184          ; Low Pulse Width ; rtc_test:u1|clkdiv:u0|clkout ; Rise       ; rtc_test:u1|k[6]                ;
+--------+--------------+----------------+-----------------+------------------------------+------------+---------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                        ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                                 ; Clock Edge ; Target                                                                                                                                                                                                                                   ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4.734 ; 4.964        ; 0.230          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|ram_block11a0~porta_address_reg0   ;
; 4.734 ; 4.964        ; 0.230          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|ram_block11a0~porta_we_reg         ;
; 4.735 ; 4.965        ; 0.230          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|q_b[0]                             ;
; 4.735 ; 4.965        ; 0.230          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|q_b[10]                            ;
; 4.735 ; 4.965        ; 0.230          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|q_b[11]                            ;
; 4.735 ; 4.965        ; 0.230          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|q_b[12]                            ;
; 4.735 ; 4.965        ; 0.230          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|q_b[13]                            ;
; 4.735 ; 4.965        ; 0.230          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|q_b[14]                            ;
; 4.735 ; 4.965        ; 0.230          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|q_b[15]                            ;
; 4.735 ; 4.965        ; 0.230          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|q_b[1]                             ;
; 4.735 ; 4.965        ; 0.230          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|q_b[2]                             ;
; 4.735 ; 4.965        ; 0.230          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|q_b[3]                             ;
; 4.735 ; 4.965        ; 0.230          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|q_b[4]                             ;
; 4.735 ; 4.965        ; 0.230          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|q_b[5]                             ;
; 4.735 ; 4.965        ; 0.230          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|q_b[6]                             ;
; 4.735 ; 4.965        ; 0.230          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|q_b[7]                             ;
; 4.735 ; 4.965        ; 0.230          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|q_b[8]                             ;
; 4.735 ; 4.965        ; 0.230          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|q_b[9]                             ;
; 4.735 ; 4.965        ; 0.230          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|ram_block11a0~portb_address_reg0   ;
; 4.736 ; 4.966        ; 0.230          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|ram_block11a0~porta_datain_reg0    ;
; 4.756 ; 4.972        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Fall       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|data_valid_r                                                                                                                   ;
; 4.768 ; 4.952        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_addr_r[0]                                                                                                ;
; 4.768 ; 4.952        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_addr_r[1]                                                                                                ;
; 4.768 ; 4.952        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_addr_r[2]                                                                                                ;
; 4.768 ; 4.952        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_addr_r[4]                                                                                                ;
; 4.768 ; 4.952        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_addr_r[5]                                                                                                ;
; 4.768 ; 4.952        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_din[0]                                                                                                 ;
; 4.768 ; 4.952        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_din[10]                                                                                                ;
; 4.768 ; 4.952        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_din[11]                                                                                                ;
; 4.768 ; 4.952        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_din[12]                                                                                                ;
; 4.768 ; 4.952        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_din[13]                                                                                                ;
; 4.768 ; 4.952        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_din[14]                                                                                                ;
; 4.768 ; 4.952        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_din[15]                                                                                                ;
; 4.768 ; 4.952        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_din[1]                                                                                                 ;
; 4.768 ; 4.952        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_din[2]                                                                                                 ;
; 4.768 ; 4.952        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_din[3]                                                                                                 ;
; 4.768 ; 4.952        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_din[4]                                                                                                 ;
; 4.768 ; 4.952        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_din[5]                                                                                                 ;
; 4.768 ; 4.952        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_din[6]                                                                                                 ;
; 4.768 ; 4.952        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_din[7]                                                                                                 ;
; 4.768 ; 4.952        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_din[9]                                                                                                 ;
; 4.769 ; 4.953        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|rdptr_g[5]                                                  ;
; 4.769 ; 4.953        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|rdptr_g[6]                                                  ;
; 4.769 ; 4.953        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|rdptr_g[7]                                                  ;
; 4.769 ; 4.953        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|rdptr_g[9]                                                  ;
; 4.769 ; 4.953        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_addr_r[11]                                                                                               ;
; 4.769 ; 4.953        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_addr_r[3]                                                                                                ;
; 4.769 ; 4.953        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_addr_r[8]                                                                                                ;
; 4.769 ; 4.953        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_addr_r[9]                                                                                                ;
; 4.769 ; 4.953        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_ba_r[0]                                                                                                  ;
; 4.769 ; 4.953        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_ba_r[1]                                                                                                  ;
; 4.769 ; 4.953        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dout[0]                                                                                                ;
; 4.769 ; 4.953        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dout[10]                                                                                               ;
; 4.769 ; 4.953        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dout[11]                                                                                               ;
; 4.769 ; 4.953        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dout[12]                                                                                               ;
; 4.769 ; 4.953        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dout[13]                                                                                               ;
; 4.769 ; 4.953        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dout[14]                                                                                               ;
; 4.769 ; 4.953        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dout[15]                                                                                               ;
; 4.769 ; 4.953        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dout[1]                                                                                                ;
; 4.769 ; 4.953        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dout[2]                                                                                                ;
; 4.769 ; 4.953        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dout[3]                                                                                                ;
; 4.769 ; 4.953        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dout[4]                                                                                                ;
; 4.769 ; 4.953        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dout[5]                                                                                                ;
; 4.769 ; 4.953        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dout[6]                                                                                                ;
; 4.769 ; 4.953        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dout[7]                                                                                                ;
; 4.769 ; 4.953        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dout[8]                                                                                                ;
; 4.769 ; 4.953        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_dout[9]                                                                                                ;
; 4.770 ; 4.954        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rd_ackr1                                                                                                                 ;
; 4.770 ; 4.954        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rd_req                                                                                                                   ;
; 4.770 ; 4.954        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[10]                                                                                                               ;
; 4.770 ; 4.954        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[11]                                                                                                               ;
; 4.770 ; 4.954        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[12]                                                                                                               ;
; 4.770 ; 4.954        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[14]                                                                                                               ;
; 4.770 ; 4.954        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[16]                                                                                                               ;
; 4.770 ; 4.954        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[17]                                                                                                               ;
; 4.770 ; 4.954        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[18]                                                                                                               ;
; 4.770 ; 4.954        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[19]                                                                                                               ;
; 4.770 ; 4.954        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[20]                                                                                                               ;
; 4.770 ; 4.954        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[21]                                                                                                               ;
; 4.770 ; 4.954        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[8]                                                                                                                ;
; 4.770 ; 4.954        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_rdaddr[9]                                                                                                                ;
; 4.770 ; 4.954        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|sdram_wr_req                                                                                                                   ;
; 4.770 ; 4.954        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|sdram_ref_req                                                                                                 ;
; 4.770 ; 4.954        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.0001                                                                                             ;
; 4.770 ; 4.954        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1010                                                                                             ;
; 4.770 ; 4.954        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_ctrl:module_001|work_state_r.1011                                                                                             ;
; 4.770 ; 4.954        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_wr_data:module_003|sdr_din[8]                                                                                                 ;
; 4.771 ; 4.955        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                      ;
; 4.771 ; 4.955        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                      ;
; 4.771 ; 4.955        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_ue9:dffpipe14|dffe15a[0] ;
; 4.771 ; 4.955        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_ue9:dffpipe14|dffe15a[1] ;
; 4.771 ; 4.955        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_ue9:dffpipe14|dffe15a[2] ;
; 4.771 ; 4.955        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_ue9:dffpipe14|dffe15a[3] ;
; 4.771 ; 4.955        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_ue9:dffpipe14|dffe15a[4] ;
; 4.771 ; 4.955        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|dffpipe_oe9:ws_brp|dffe12a[2]                               ;
; 4.771 ; 4.955        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_cmd_r[0]                                                                                                 ;
; 4.771 ; 4.955        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_cmd_r[1]                                                                                                 ;
; 4.771 ; 4.955        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|sdram_top:u_sdramtop|sdram_cmd:module_002|sdram_cmd_r[2]                                                                                                 ;
; 4.772 ; 4.956        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_ue9:dffpipe14|dffe15a[5] ;
; 4.772 ; 4.956        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|alt_synch_pipe_1e8:ws_dgrp|dffpipe_ue9:dffpipe14|dffe15a[6] ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                      ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                                                 ; Clock Edge ; Target                                                                                                                                                                                                                                 ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 7.429 ; 7.659        ; 0.230          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|q_b[0]                           ;
; 7.429 ; 7.659        ; 0.230          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|q_b[10]                          ;
; 7.429 ; 7.659        ; 0.230          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|q_b[11]                          ;
; 7.429 ; 7.659        ; 0.230          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|q_b[12]                          ;
; 7.429 ; 7.659        ; 0.230          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|q_b[13]                          ;
; 7.429 ; 7.659        ; 0.230          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|q_b[14]                          ;
; 7.429 ; 7.659        ; 0.230          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|q_b[15]                          ;
; 7.429 ; 7.659        ; 0.230          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|q_b[1]                           ;
; 7.429 ; 7.659        ; 0.230          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|q_b[2]                           ;
; 7.429 ; 7.659        ; 0.230          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|q_b[3]                           ;
; 7.429 ; 7.659        ; 0.230          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|q_b[4]                           ;
; 7.429 ; 7.659        ; 0.230          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|q_b[5]                           ;
; 7.429 ; 7.659        ; 0.230          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|q_b[6]                           ;
; 7.429 ; 7.659        ; 0.230          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|q_b[7]                           ;
; 7.429 ; 7.659        ; 0.230          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|q_b[8]                           ;
; 7.429 ; 7.659        ; 0.230          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|q_b[9]                           ;
; 7.429 ; 7.659        ; 0.230          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|ram_block11a0~portb_address_reg0 ;
; 7.463 ; 7.647        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[0]                                                                                                                                        ;
; 7.489 ; 7.719        ; 0.230          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|q_b[0]                           ;
; 7.489 ; 7.719        ; 0.230          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|q_b[10]                          ;
; 7.489 ; 7.719        ; 0.230          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|q_b[11]                          ;
; 7.489 ; 7.719        ; 0.230          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|q_b[12]                          ;
; 7.489 ; 7.719        ; 0.230          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|q_b[13]                          ;
; 7.489 ; 7.719        ; 0.230          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|q_b[14]                          ;
; 7.489 ; 7.719        ; 0.230          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|q_b[15]                          ;
; 7.489 ; 7.719        ; 0.230          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|q_b[1]                           ;
; 7.489 ; 7.719        ; 0.230          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|q_b[2]                           ;
; 7.489 ; 7.719        ; 0.230          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|q_b[3]                           ;
; 7.489 ; 7.719        ; 0.230          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|q_b[4]                           ;
; 7.489 ; 7.719        ; 0.230          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|q_b[5]                           ;
; 7.489 ; 7.719        ; 0.230          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|q_b[6]                           ;
; 7.489 ; 7.719        ; 0.230          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|q_b[7]                           ;
; 7.489 ; 7.719        ; 0.230          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|q_b[8]                           ;
; 7.489 ; 7.719        ; 0.230          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|q_b[9]                           ;
; 7.489 ; 7.673        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system_ctrl:u_system_ctrl|delay_cnt[0]                                                                                                                                                                                                 ;
; 7.489 ; 7.673        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system_ctrl:u_system_ctrl|delay_cnt[1]                                                                                                                                                                                                 ;
; 7.489 ; 7.673        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system_ctrl:u_system_ctrl|delay_cnt[2]                                                                                                                                                                                                 ;
; 7.489 ; 7.673        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system_ctrl:u_system_ctrl|delay_cnt[3]                                                                                                                                                                                                 ;
; 7.489 ; 7.673        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system_ctrl:u_system_ctrl|delay_cnt[4]                                                                                                                                                                                                 ;
; 7.489 ; 7.673        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system_ctrl:u_system_ctrl|delay_cnt[5]                                                                                                                                                                                                 ;
; 7.489 ; 7.673        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system_ctrl:u_system_ctrl|delay_cnt[6]                                                                                                                                                                                                 ;
; 7.489 ; 7.673        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system_ctrl:u_system_ctrl|delay_cnt[7]                                                                                                                                                                                                 ;
; 7.489 ; 7.673        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system_ctrl:u_system_ctrl|delay_cnt[8]                                                                                                                                                                                                 ;
; 7.489 ; 7.673        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system_ctrl:u_system_ctrl|delay_cnt[9]                                                                                                                                                                                                 ;
; 7.489 ; 7.673        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; system_ctrl:u_system_ctrl|delay_done                                                                                                                                                                                                   ;
; 7.490 ; 7.674        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|bar_data[10]                                                                                                                                   ;
; 7.490 ; 7.674        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|bar_data[11]                                                                                                                                   ;
; 7.490 ; 7.674        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|bar_data[1]                                                                                                                                    ;
; 7.490 ; 7.674        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|bar_data[5]                                                                                                                                    ;
; 7.490 ; 7.674        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|grid_data[0]                                                                                                                                   ;
; 7.490 ; 7.674        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[10]                                                                                                                                       ;
; 7.490 ; 7.674        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[1]                                                                                                                                        ;
; 7.490 ; 7.674        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[2]                                                                                                                                        ;
; 7.490 ; 7.674        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[3]                                                                                                                                        ;
; 7.490 ; 7.674        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[4]                                                                                                                                        ;
; 7.490 ; 7.674        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[5]                                                                                                                                        ;
; 7.490 ; 7.674        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[6]                                                                                                                                        ;
; 7.490 ; 7.674        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[7]                                                                                                                                        ;
; 7.490 ; 7.674        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[8]                                                                                                                                        ;
; 7.490 ; 7.674        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|hcnt[9]                                                                                                                                        ;
; 7.490 ; 7.674        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[0]                                                                                                                                        ;
; 7.490 ; 7.674        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[10]                                                                                                                                       ;
; 7.490 ; 7.674        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[1]                                                                                                                                        ;
; 7.490 ; 7.674        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[2]                                                                                                                                        ;
; 7.490 ; 7.674        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[3]                                                                                                                                        ;
; 7.490 ; 7.674        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[4]                                                                                                                                        ;
; 7.490 ; 7.674        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[5]                                                                                                                                        ;
; 7.490 ; 7.674        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[6]                                                                                                                                        ;
; 7.490 ; 7.674        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[7]                                                                                                                                        ;
; 7.490 ; 7.674        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[8]                                                                                                                                        ;
; 7.490 ; 7.674        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|vcnt[9]                                                                                                                                        ;
; 7.490 ; 7.674        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                    ;
; 7.490 ; 7.674        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                    ;
; 7.490 ; 7.674        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                    ;
; 7.490 ; 7.674        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                    ;
; 7.490 ; 7.674        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                    ;
; 7.490 ; 7.674        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                    ;
; 7.490 ; 7.674        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                    ;
; 7.490 ; 7.674        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                    ;
; 7.490 ; 7.674        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                    ;
; 7.490 ; 7.674        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                    ;
; 7.490 ; 7.674        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                       ;
; 7.490 ; 7.674        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[0]               ;
; 7.490 ; 7.674        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1]               ;
; 7.490 ; 7.674        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[2]               ;
; 7.490 ; 7.720        ; 0.230          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|ram_block11a0~portb_address_reg0 ;
; 7.490 ; 7.674        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|rdemp_eq_comp_lsb_aeb                                     ;
; 7.490 ; 7.674        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|rdemp_eq_comp_msb_aeb                                     ;
; 7.490 ; 7.674        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|rdptr_g[0]                                                ;
; 7.490 ; 7.674        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|rdptr_g[1]                                                ;
; 7.490 ; 7.674        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|rdptr_g[2]                                                ;
; 7.490 ; 7.674        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|rdptr_g[3]                                                ;
; 7.490 ; 7.674        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|rdptr_g[4]                                                ;
; 7.490 ; 7.674        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|rdptr_g[5]                                                ;
; 7.490 ; 7.674        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|rdptr_g[6]                                                ;
; 7.490 ; 7.674        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|rdptr_g[7]                                                ;
; 7.490 ; 7.674        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|rdptr_g[8]                                                ;
; 7.490 ; 7.674        ; 0.184          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|rdfifo:u_rdfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|rdptr_g[9]                                                ;
; 7.491 ; 7.707        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|bar_data[10]                                                                                                                                   ;
; 7.491 ; 7.707        ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|lcd_top:u_lcd_top|lcd_driver:u_lcd_driver|bar_data[11]                                                                                                                                   ;
+-------+--------------+----------------+------------------+-----------------------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLK_50M'                                                                                                                ;
+--------+--------------+----------------+------------------+---------+------------+---------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                                          ;
+--------+--------------+----------------+------------------+---------+------------+---------------------------------------------------------------------------------+
; 9.423  ; 9.423        ; 0.000          ; Low Pulse Width  ; CLK_50M ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.423  ; 9.423        ; 0.000          ; Low Pulse Width  ; CLK_50M ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]           ;
; 9.423  ; 9.423        ; 0.000          ; Low Pulse Width  ; CLK_50M ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2]           ;
; 9.423  ; 9.423        ; 0.000          ; Low Pulse Width  ; CLK_50M ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3]           ;
; 9.423  ; 9.423        ; 0.000          ; Low Pulse Width  ; CLK_50M ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4]           ;
; 9.423  ; 9.423        ; 0.000          ; Low Pulse Width  ; CLK_50M ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.448  ; 9.448        ; 0.000          ; Low Pulse Width  ; CLK_50M ; Rise       ; CLK_50M~input|o                                                                 ;
; 9.450  ; 9.450        ; 0.000          ; Low Pulse Width  ; CLK_50M ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLK_50M ; Rise       ; CLK_50M~input|i                                                                 ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLK_50M ; Rise       ; CLK_50M~input|i                                                                 ;
; 10.549 ; 10.549       ; 0.000          ; High Pulse Width ; CLK_50M ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.552 ; 10.552       ; 0.000          ; High Pulse Width ; CLK_50M ; Rise       ; CLK_50M~input|o                                                                 ;
; 10.576 ; 10.576       ; 0.000          ; High Pulse Width ; CLK_50M ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.576 ; 10.576       ; 0.000          ; High Pulse Width ; CLK_50M ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]           ;
; 10.576 ; 10.576       ; 0.000          ; High Pulse Width ; CLK_50M ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2]           ;
; 10.576 ; 10.576       ; 0.000          ; High Pulse Width ; CLK_50M ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3]           ;
; 10.576 ; 10.576       ; 0.000          ; High Pulse Width ; CLK_50M ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4]           ;
; 10.576 ; 10.576       ; 0.000          ; High Pulse Width ; CLK_50M ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; CLK_50M ; Rise       ; CLK_50M                                                                         ;
+--------+--------------+----------------+------------------+---------+------------+---------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4]'                                                                                                  ;
+-------+--------------+----------------+-----------------+-----------------------------------------------------------------------+------------+---------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock                                                                 ; Clock Edge ; Target                                                              ;
+-------+--------------+----------------+-----------------+-----------------------------------------------------------------------+------------+---------------------------------------------------------------------+
; 9.769 ; 9.953        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; smg_interface_demo:u4|demo_control_module:U1|i[0]                   ;
; 9.769 ; 9.953        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; smg_interface_demo:u4|demo_control_module:U1|i[1]                   ;
; 9.769 ; 9.953        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; smg_interface_demo:u4|demo_control_module:U1|rNum[19]               ;
; 9.770 ; 9.954        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; smg_interface_demo:u4|demo_control_module:U1|C1[11]                 ;
; 9.770 ; 9.954        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; smg_interface_demo:u4|demo_control_module:U1|C1[14]                 ;
; 9.770 ; 9.954        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; smg_interface_demo:u4|demo_control_module:U1|C1[18]                 ;
; 9.770 ; 9.954        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; smg_interface_demo:u4|demo_control_module:U1|C1[19]                 ;
; 9.770 ; 9.954        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; smg_interface_demo:u4|demo_control_module:U1|C1[22]                 ;
; 9.770 ; 9.954        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; smg_interface_demo:u4|demo_control_module:U1|rNum[20]               ;
; 9.771 ; 9.955        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; rtc_test:u1|rtc_time:U2|ds1302_module:U1|i2c_com:U2|Count1[0]       ;
; 9.771 ; 9.955        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; rtc_test:u1|rtc_time:U2|ds1302_module:U1|i2c_com:U2|Count1[1]       ;
; 9.771 ; 9.955        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; rtc_test:u1|rtc_time:U2|ds1302_module:U1|i2c_com:U2|Count1[2]       ;
; 9.771 ; 9.955        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; rtc_test:u1|rtc_time:U2|ds1302_module:U1|i2c_com:U2|Count1[3]       ;
; 9.771 ; 9.955        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; rtc_test:u1|rtc_time:U2|ds1302_module:U1|i2c_com:U2|Count1[4]       ;
; 9.772 ; 9.956        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; led_test:u2|timer[16]                                               ;
; 9.772 ; 9.956        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; led_test:u2|timer[18]                                               ;
; 9.772 ; 9.956        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; led_test:u2|timer[19]                                               ;
; 9.772 ; 9.956        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; led_test:u2|timer[20]                                               ;
; 9.772 ; 9.956        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; led_test:u2|timer[23]                                               ;
; 9.772 ; 9.956        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; led_test:u2|timer[24]                                               ;
; 9.772 ; 9.956        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; led_test:u2|timer[26]                                               ;
; 9.772 ; 9.956        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; led_test:u2|timer[27]                                               ;
; 9.772 ; 9.956        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; led_test:u2|timer[28]                                               ;
; 9.772 ; 9.956        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; led_test:u2|timer[29]                                               ;
; 9.772 ; 9.956        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; led_test:u2|timer[30]                                               ;
; 9.772 ; 9.956        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; led_test:u2|timer[31]                                               ;
; 9.772 ; 9.956        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; smg_interface_demo:u4|demo_control_module:U1|C1[12]                 ;
; 9.772 ; 9.956        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; smg_interface_demo:u4|demo_control_module:U1|C1[13]                 ;
; 9.772 ; 9.956        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; smg_interface_demo:u4|demo_control_module:U1|C1[15]                 ;
; 9.772 ; 9.956        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; smg_interface_demo:u4|demo_control_module:U1|C1[16]                 ;
; 9.772 ; 9.956        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; smg_interface_demo:u4|demo_control_module:U1|C1[17]                 ;
; 9.772 ; 9.956        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; smg_interface_demo:u4|demo_control_module:U1|C1[20]                 ;
; 9.772 ; 9.956        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; smg_interface_demo:u4|demo_control_module:U1|C1[21]                 ;
; 9.772 ; 9.956        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sos_generator_module:u5|sos_module:U2|Count_MS[0]                   ;
; 9.772 ; 9.956        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sos_generator_module:u5|sos_module:U2|Count_MS[1]                   ;
; 9.772 ; 9.956        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sos_generator_module:u5|sos_module:U2|Count_MS[2]                   ;
; 9.772 ; 9.956        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sos_generator_module:u5|sos_module:U2|Count_MS[3]                   ;
; 9.772 ; 9.956        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sos_generator_module:u5|sos_module:U2|Count_MS[4]                   ;
; 9.772 ; 9.956        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sos_generator_module:u5|sos_module:U2|Count_MS[5]                   ;
; 9.772 ; 9.956        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sos_generator_module:u5|sos_module:U2|Count_MS[6]                   ;
; 9.772 ; 9.956        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sos_generator_module:u5|sos_module:U2|Count_MS[7]                   ;
; 9.772 ; 9.956        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sos_generator_module:u5|sos_module:U2|Count_MS[8]                   ;
; 9.772 ; 9.956        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sos_generator_module:u5|sos_module:U2|Count_MS[9]                   ;
; 9.773 ; 9.957        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; rtc_test:u1|rtc_time:U2|ds1302_module:U1|cmd_control:U1|i[0]        ;
; 9.773 ; 9.957        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; rtc_test:u1|rtc_time:U2|ds1302_module:U1|cmd_control:U1|i[1]        ;
; 9.773 ; 9.957        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; rtc_test:u1|rtc_time:U2|ds1302_module:U1|cmd_control:U1|isDone      ;
; 9.773 ; 9.957        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; rtc_test:u1|rtc_time:U2|ds1302_module:U1|cmd_control:U1|isStart[1]  ;
; 9.773 ; 9.957        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; rtc_test:u1|rtc_time:U2|ds1302_module:U1|cmd_control:U1|rAddr[0]    ;
; 9.773 ; 9.957        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; rtc_test:u1|rtc_time:U2|ds1302_module:U1|cmd_control:U1|rAddr[1]    ;
; 9.773 ; 9.957        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; rtc_test:u1|rtc_time:U2|ds1302_module:U1|cmd_control:U1|rAddr[2]    ;
; 9.773 ; 9.957        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; rtc_test:u1|rtc_time:U2|ds1302_module:U1|i2c_com:U2|rData[0]        ;
; 9.773 ; 9.957        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; rtc_test:u1|rtc_time:U2|ds1302_module:U1|i2c_com:U2|rData[2]        ;
; 9.773 ; 9.957        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; rtc_test:u1|rtc_time:U2|ds1302_module:U1|i2c_com:U2|rData[3]        ;
; 9.773 ; 9.957        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; rtc_test:u1|rtc_time:U2|ds1302_module:U1|i2c_com:U2|rData[7]        ;
; 9.773 ; 9.957        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; smg_interface_demo:u4|demo_control_module:U1|C1[10]                 ;
; 9.773 ; 9.957        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; smg_interface_demo:u4|demo_control_module:U1|C1[2]                  ;
; 9.773 ; 9.957        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; smg_interface_demo:u4|demo_control_module:U1|C1[3]                  ;
; 9.773 ; 9.957        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; smg_interface_demo:u4|demo_control_module:U1|C1[4]                  ;
; 9.773 ; 9.957        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; smg_interface_demo:u4|demo_control_module:U1|C1[5]                  ;
; 9.773 ; 9.957        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; smg_interface_demo:u4|demo_control_module:U1|C1[6]                  ;
; 9.773 ; 9.957        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; smg_interface_demo:u4|demo_control_module:U1|C1[7]                  ;
; 9.773 ; 9.957        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; smg_interface_demo:u4|demo_control_module:U1|C1[8]                  ;
; 9.773 ; 9.957        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; smg_interface_demo:u4|demo_control_module:U1|C1[9]                  ;
; 9.773 ; 9.957        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sos_generator_module:u5|control_module:U1|isEn                      ;
; 9.773 ; 9.957        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sos_generator_module:u5|sos_module:U2|Count1[0]                     ;
; 9.773 ; 9.957        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sos_generator_module:u5|sos_module:U2|Count1[10]                    ;
; 9.773 ; 9.957        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sos_generator_module:u5|sos_module:U2|Count1[11]                    ;
; 9.773 ; 9.957        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sos_generator_module:u5|sos_module:U2|Count1[12]                    ;
; 9.773 ; 9.957        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sos_generator_module:u5|sos_module:U2|Count1[14]                    ;
; 9.773 ; 9.957        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sos_generator_module:u5|sos_module:U2|Count1[15]                    ;
; 9.773 ; 9.957        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sos_generator_module:u5|sos_module:U2|Count1[1]                     ;
; 9.773 ; 9.957        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sos_generator_module:u5|sos_module:U2|Count1[2]                     ;
; 9.773 ; 9.957        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sos_generator_module:u5|sos_module:U2|Count1[3]                     ;
; 9.773 ; 9.957        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sos_generator_module:u5|sos_module:U2|Count1[4]                     ;
; 9.773 ; 9.957        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sos_generator_module:u5|sos_module:U2|Count1[5]                     ;
; 9.773 ; 9.957        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sos_generator_module:u5|sos_module:U2|Count1[6]                     ;
; 9.773 ; 9.957        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sos_generator_module:u5|sos_module:U2|Count1[7]                     ;
; 9.773 ; 9.957        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sos_generator_module:u5|sos_module:U2|Count1[8]                     ;
; 9.773 ; 9.957        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; sos_generator_module:u5|sos_module:U2|Count1[9]                     ;
; 9.774 ; 9.958        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; led_test:u2|timer[0]                                                ;
; 9.774 ; 9.958        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; led_test:u2|timer[11]                                               ;
; 9.774 ; 9.958        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; led_test:u2|timer[12]                                               ;
; 9.774 ; 9.958        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; led_test:u2|timer[14]                                               ;
; 9.774 ; 9.958        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; led_test:u2|timer[21]                                               ;
; 9.774 ; 9.958        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; led_test:u2|timer[9]                                                ;
; 9.774 ; 9.958        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; smg_interface_demo:u4|smg_interface:U2|smg_control_module:U1|C1[0]  ;
; 9.774 ; 9.958        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; smg_interface_demo:u4|smg_interface:U2|smg_control_module:U1|C1[10] ;
; 9.774 ; 9.958        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; smg_interface_demo:u4|smg_interface:U2|smg_control_module:U1|C1[11] ;
; 9.774 ; 9.958        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; smg_interface_demo:u4|smg_interface:U2|smg_control_module:U1|C1[12] ;
; 9.774 ; 9.958        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; smg_interface_demo:u4|smg_interface:U2|smg_control_module:U1|C1[13] ;
; 9.774 ; 9.958        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; smg_interface_demo:u4|smg_interface:U2|smg_control_module:U1|C1[14] ;
; 9.774 ; 9.958        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; smg_interface_demo:u4|smg_interface:U2|smg_control_module:U1|C1[15] ;
; 9.774 ; 9.958        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; smg_interface_demo:u4|smg_interface:U2|smg_control_module:U1|C1[1]  ;
; 9.774 ; 9.958        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; smg_interface_demo:u4|smg_interface:U2|smg_control_module:U1|C1[2]  ;
; 9.774 ; 9.958        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; smg_interface_demo:u4|smg_interface:U2|smg_control_module:U1|C1[3]  ;
; 9.774 ; 9.958        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; smg_interface_demo:u4|smg_interface:U2|smg_control_module:U1|C1[4]  ;
; 9.774 ; 9.958        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; smg_interface_demo:u4|smg_interface:U2|smg_control_module:U1|C1[5]  ;
; 9.774 ; 9.958        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; smg_interface_demo:u4|smg_interface:U2|smg_control_module:U1|C1[6]  ;
; 9.774 ; 9.958        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; smg_interface_demo:u4|smg_interface:U2|smg_control_module:U1|C1[7]  ;
; 9.774 ; 9.958        ; 0.184          ; Low Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; smg_interface_demo:u4|smg_interface:U2|smg_control_module:U1|C1[8]  ;
+-------+--------------+----------------+-----------------+-----------------------------------------------------------------------+------------+---------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                                                                                                                       ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                 ; Clock Edge ; Target                                                                                                                                                                                                                                 ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 19.734 ; 19.964       ; 0.230          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|ram_block11a0~porta_address_reg0 ;
; 19.734 ; 19.964       ; 0.230          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|ram_block11a0~porta_we_reg       ;
; 19.736 ; 19.966       ; 0.230          ; Low Pulse Width  ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Rise       ; sd_sdram_vga:u3|sdram_vga_top:u_sdram_vga_top|sdram_2fifo_top:u_sdram_2fifo_top|dcfifo_ctrl:u_dcfifo_ctrl|wrfifo:u_wrfifo|dcfifo:dcfifo_component|dcfifo_mvo1:auto_generated|altsyncram_rf51:fifo_ram|ram_block11a0~porta_datain_reg0  ;
; 19.755 ; 19.971       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|ACMD41[12]                                                                                                                                                                  ;
; 19.755 ; 19.971       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|ACMD41[13]                                                                                                                                                                  ;
; 19.755 ; 19.971       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|ACMD41[14]                                                                                                                                                                  ;
; 19.755 ; 19.971       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|ACMD41[15]                                                                                                                                                                  ;
; 19.755 ; 19.971       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|CMD0[12]                                                                                                                                                                    ;
; 19.755 ; 19.971       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|CMD0[13]                                                                                                                                                                    ;
; 19.755 ; 19.971       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|CMD0[14]                                                                                                                                                                    ;
; 19.755 ; 19.971       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|CMD0[15]                                                                                                                                                                    ;
; 19.755 ; 19.971       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|CMD55[12]                                                                                                                                                                   ;
; 19.755 ; 19.971       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|CMD55[16]                                                                                                                                                                   ;
; 19.755 ; 19.971       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|CMD55[17]                                                                                                                                                                   ;
; 19.755 ; 19.971       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|CMD55[18]                                                                                                                                                                   ;
; 19.755 ; 19.971       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|CMD55[19]                                                                                                                                                                   ;
; 19.755 ; 19.971       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|CMD55[1]                                                                                                                                                                    ;
; 19.755 ; 19.971       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|CMD55[2]                                                                                                                                                                    ;
; 19.755 ; 19.971       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|CMD55[32]                                                                                                                                                                   ;
; 19.755 ; 19.971       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|CMD55[33]                                                                                                                                                                   ;
; 19.755 ; 19.971       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|CMD55[34]                                                                                                                                                                   ;
; 19.755 ; 19.971       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|CMD55[35]                                                                                                                                                                   ;
; 19.755 ; 19.971       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|CMD55[36]                                                                                                                                                                   ;
; 19.755 ; 19.971       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|CMD55[37]                                                                                                                                                                   ;
; 19.755 ; 19.971       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|CMD55[38]                                                                                                                                                                   ;
; 19.755 ; 19.971       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|CMD55[39]                                                                                                                                                                   ;
; 19.755 ; 19.971       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|CMD55[3]                                                                                                                                                                    ;
; 19.755 ; 19.971       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|CMD55[40]                                                                                                                                                                   ;
; 19.755 ; 19.971       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|CMD55[41]                                                                                                                                                                   ;
; 19.755 ; 19.971       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|CMD55[44]                                                                                                                                                                   ;
; 19.755 ; 19.971       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|CMD55[45]                                                                                                                                                                   ;
; 19.755 ; 19.971       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|CMD55[46]                                                                                                                                                                   ;
; 19.755 ; 19.971       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|CMD55[47]                                                                                                                                                                   ;
; 19.755 ; 19.971       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|CMD55[4]                                                                                                                                                                    ;
; 19.755 ; 19.971       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|CMD8[16]                                                                                                                                                                    ;
; 19.755 ; 19.971       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|CMD8[17]                                                                                                                                                                    ;
; 19.755 ; 19.971       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|CMD8[18]                                                                                                                                                                    ;
; 19.755 ; 19.971       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|CMD8[19]                                                                                                                                                                    ;
; 19.755 ; 19.971       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|CMD8[20]                                                                                                                                                                    ;
; 19.755 ; 19.971       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|CMD8[24]                                                                                                                                                                    ;
; 19.755 ; 19.971       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|CMD8[28]                                                                                                                                                                    ;
; 19.755 ; 19.971       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|CMD8[29]                                                                                                                                                                    ;
; 19.755 ; 19.971       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|CMD8[30]                                                                                                                                                                    ;
; 19.755 ; 19.971       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|CMD8[31]                                                                                                                                                                    ;
; 19.755 ; 19.971       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|CMD8[32]                                                                                                                                                                    ;
; 19.755 ; 19.971       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|CMD8[8]                                                                                                                                                                     ;
; 19.755 ; 19.971       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|state[0]                                                                                                                                                                    ;
; 19.755 ; 19.971       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|state[1]                                                                                                                                                                    ;
; 19.755 ; 19.971       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|state[2]                                                                                                                                                                    ;
; 19.755 ; 19.971       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|state[3]                                                                                                                                                                    ;
; 19.756 ; 19.972       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|ACMD41[0]                                                                                                                                                                   ;
; 19.756 ; 19.972       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|ACMD41[10]                                                                                                                                                                  ;
; 19.756 ; 19.972       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|ACMD41[11]                                                                                                                                                                  ;
; 19.756 ; 19.972       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|ACMD41[1]                                                                                                                                                                   ;
; 19.756 ; 19.972       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|ACMD41[27]                                                                                                                                                                  ;
; 19.756 ; 19.972       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|ACMD41[28]                                                                                                                                                                  ;
; 19.756 ; 19.972       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|ACMD41[29]                                                                                                                                                                  ;
; 19.756 ; 19.972       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|ACMD41[2]                                                                                                                                                                   ;
; 19.756 ; 19.972       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|ACMD41[30]                                                                                                                                                                  ;
; 19.756 ; 19.972       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|ACMD41[31]                                                                                                                                                                  ;
; 19.756 ; 19.972       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|ACMD41[32]                                                                                                                                                                  ;
; 19.756 ; 19.972       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|ACMD41[33]                                                                                                                                                                  ;
; 19.756 ; 19.972       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|ACMD41[34]                                                                                                                                                                  ;
; 19.756 ; 19.972       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|ACMD41[35]                                                                                                                                                                  ;
; 19.756 ; 19.972       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|ACMD41[36]                                                                                                                                                                  ;
; 19.756 ; 19.972       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|ACMD41[37]                                                                                                                                                                  ;
; 19.756 ; 19.972       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|ACMD41[38]                                                                                                                                                                  ;
; 19.756 ; 19.972       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|ACMD41[39]                                                                                                                                                                  ;
; 19.756 ; 19.972       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|ACMD41[3]                                                                                                                                                                   ;
; 19.756 ; 19.972       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|ACMD41[40]                                                                                                                                                                  ;
; 19.756 ; 19.972       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|ACMD41[41]                                                                                                                                                                  ;
; 19.756 ; 19.972       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|ACMD41[42]                                                                                                                                                                  ;
; 19.756 ; 19.972       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|ACMD41[43]                                                                                                                                                                  ;
; 19.756 ; 19.972       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|ACMD41[44]                                                                                                                                                                  ;
; 19.756 ; 19.972       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|ACMD41[45]                                                                                                                                                                  ;
; 19.756 ; 19.972       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|ACMD41[46]                                                                                                                                                                  ;
; 19.756 ; 19.972       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|ACMD41[47]                                                                                                                                                                  ;
; 19.756 ; 19.972       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|ACMD41[4]                                                                                                                                                                   ;
; 19.756 ; 19.972       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|ACMD41[5]                                                                                                                                                                   ;
; 19.756 ; 19.972       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|ACMD41[6]                                                                                                                                                                   ;
; 19.756 ; 19.972       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|ACMD41[7]                                                                                                                                                                   ;
; 19.756 ; 19.972       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|ACMD41[8]                                                                                                                                                                   ;
; 19.756 ; 19.972       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|ACMD41[9]                                                                                                                                                                   ;
; 19.756 ; 19.972       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|CMD0[0]                                                                                                                                                                     ;
; 19.756 ; 19.972       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|CMD0[10]                                                                                                                                                                    ;
; 19.756 ; 19.972       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|CMD0[11]                                                                                                                                                                    ;
; 19.756 ; 19.972       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|CMD0[1]                                                                                                                                                                     ;
; 19.756 ; 19.972       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|CMD0[28]                                                                                                                                                                    ;
; 19.756 ; 19.972       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|CMD0[29]                                                                                                                                                                    ;
; 19.756 ; 19.972       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|CMD0[2]                                                                                                                                                                     ;
; 19.756 ; 19.972       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|CMD0[30]                                                                                                                                                                    ;
; 19.756 ; 19.972       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|CMD0[31]                                                                                                                                                                    ;
; 19.756 ; 19.972       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|CMD0[32]                                                                                                                                                                    ;
; 19.756 ; 19.972       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|CMD0[33]                                                                                                                                                                    ;
; 19.756 ; 19.972       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|CMD0[34]                                                                                                                                                                    ;
; 19.756 ; 19.972       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|CMD0[35]                                                                                                                                                                    ;
; 19.756 ; 19.972       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|CMD0[36]                                                                                                                                                                    ;
; 19.756 ; 19.972       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|CMD0[37]                                                                                                                                                                    ;
; 19.756 ; 19.972       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|CMD0[38]                                                                                                                                                                    ;
; 19.756 ; 19.972       ; 0.216          ; High Pulse Width ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; Fall       ; sd_sdram_vga:u3|SD_TOP:u_SD_TOP|SD_initial:SD_initial_inst|CMD0[39]                                                                                                                                                                    ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                  ;
+------------+------------+-------+-------+------------+-----------------------------------------------------------------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                       ;
+------------+------------+-------+-------+------------+-----------------------------------------------------------------------+
; S_DB[*]    ; CLK_50M    ; 2.300 ; 3.115 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[0]   ; CLK_50M    ; 2.300 ; 3.115 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[1]   ; CLK_50M    ; 2.208 ; 2.968 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[2]   ; CLK_50M    ; 2.128 ; 2.890 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[3]   ; CLK_50M    ; 2.236 ; 2.996 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[4]   ; CLK_50M    ; 2.205 ; 2.962 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[5]   ; CLK_50M    ; 2.204 ; 2.964 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[6]   ; CLK_50M    ; 2.273 ; 3.096 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[7]   ; CLK_50M    ; 2.294 ; 3.074 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[8]   ; CLK_50M    ; 2.278 ; 3.066 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[9]   ; CLK_50M    ; 2.154 ; 2.921 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[10]  ; CLK_50M    ; 2.221 ; 2.982 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[11]  ; CLK_50M    ; 2.155 ; 2.926 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[12]  ; CLK_50M    ; 2.237 ; 2.999 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[13]  ; CLK_50M    ; 2.280 ; 3.059 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[14]  ; CLK_50M    ; 2.244 ; 3.010 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[15]  ; CLK_50M    ; 2.148 ; 2.917 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
; SD_dataout ; CLK_50M    ; 2.288 ; 2.676 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ;
; DS1302_SIO ; CLK_50M    ; 3.100 ; 3.923 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ;
; key_in[*]  ; CLK_50M    ; 1.379 ; 1.815 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ;
;  key_in[0] ; CLK_50M    ; 1.280 ; 1.751 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ;
;  key_in[1] ; CLK_50M    ; 1.379 ; 1.815 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ;
;  key_in[2] ; CLK_50M    ; 1.269 ; 1.737 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ;
+------------+------------+-------+-------+------------+-----------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                     ;
+------------+------------+--------+--------+------------+-----------------------------------------------------------------------+
; Data Port  ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                       ;
+------------+------------+--------+--------+------------+-----------------------------------------------------------------------+
; S_DB[*]    ; CLK_50M    ; -1.753 ; -2.501 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[0]   ; CLK_50M    ; -1.920 ; -2.718 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[1]   ; CLK_50M    ; -1.835 ; -2.588 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[2]   ; CLK_50M    ; -1.753 ; -2.501 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[3]   ; CLK_50M    ; -1.861 ; -2.614 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[4]   ; CLK_50M    ; -1.832 ; -2.582 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[5]   ; CLK_50M    ; -1.831 ; -2.584 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[6]   ; CLK_50M    ; -1.893 ; -2.699 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[7]   ; CLK_50M    ; -1.917 ; -2.689 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[8]   ; CLK_50M    ; -1.897 ; -2.670 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[9]   ; CLK_50M    ; -1.778 ; -2.531 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[10]  ; CLK_50M    ; -1.847 ; -2.601 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[11]  ; CLK_50M    ; -1.779 ; -2.535 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[12]  ; CLK_50M    ; -1.863 ; -2.618 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[13]  ; CLK_50M    ; -1.904 ; -2.675 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[14]  ; CLK_50M    ; -1.869 ; -2.628 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[15]  ; CLK_50M    ; -1.772 ; -2.527 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
; SD_dataout ; CLK_50M    ; -0.873 ; -1.369 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ;
; DS1302_SIO ; CLK_50M    ; -2.200 ; -2.996 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ;
; key_in[*]  ; CLK_50M    ; -0.935 ; -1.400 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ;
;  key_in[0] ; CLK_50M    ; -0.946 ; -1.413 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ;
;  key_in[1] ; CLK_50M    ; -1.041 ; -1.474 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ;
;  key_in[2] ; CLK_50M    ; -0.935 ; -1.400 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ;
+------------+------------+--------+--------+------------+-----------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                             ;
+---------------+------------------------------+-------+-------+------------+-----------------------------------------------------------------------+
; Data Port     ; Clock Port                   ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                       ;
+---------------+------------------------------+-------+-------+------------+-----------------------------------------------------------------------+
; tx            ; rtc_test:u1|clkdiv:u0|clkout ; 3.436 ; 3.447 ; Rise       ; rtc_test:u1|clkdiv:u0|clkout                                          ;
; vga_hs        ; CLK_50M                      ; 3.206 ; 3.279 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
; vga_vs        ; CLK_50M                      ; 2.809 ; 2.882 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
; vga_blue[*]   ; CLK_50M                      ; 1.694 ; 1.639 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_blue[0]  ; CLK_50M                      ; 1.686 ; 1.631 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_blue[1]  ; CLK_50M                      ; 1.664 ; 1.613 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_blue[2]  ; CLK_50M                      ; 1.676 ; 1.621 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_blue[3]  ; CLK_50M                      ; 1.654 ; 1.603 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_blue[4]  ; CLK_50M                      ; 1.694 ; 1.639 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
; vga_green[*]  ; CLK_50M                      ; 1.690 ; 1.635 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_green[0] ; CLK_50M                      ; 1.654 ; 1.603 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_green[1] ; CLK_50M                      ; 1.661 ; 1.610 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_green[2] ; CLK_50M                      ; 1.684 ; 1.629 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_green[3] ; CLK_50M                      ; 1.690 ; 1.635 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_green[4] ; CLK_50M                      ; 1.679 ; 1.624 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_green[5] ; CLK_50M                      ; 1.668 ; 1.617 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
; vga_red[*]    ; CLK_50M                      ; 3.175 ; 2.904 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_red[0]   ; CLK_50M                      ; 1.727 ; 1.655 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_red[1]   ; CLK_50M                      ; 1.645 ; 1.594 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_red[2]   ; CLK_50M                      ; 1.660 ; 1.605 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_red[3]   ; CLK_50M                      ; 3.175 ; 2.904 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_red[4]   ; CLK_50M                      ; 1.675 ; 1.624 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
; S_A[*]        ; CLK_50M                      ; 3.870 ; 4.039 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_A[0]       ; CLK_50M                      ; 2.375 ; 2.367 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_A[1]       ; CLK_50M                      ; 2.476 ; 2.459 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_A[2]       ; CLK_50M                      ; 2.442 ; 2.426 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_A[3]       ; CLK_50M                      ; 2.534 ; 2.511 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_A[4]       ; CLK_50M                      ; 2.645 ; 2.617 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_A[5]       ; CLK_50M                      ; 2.396 ; 2.387 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_A[6]       ; CLK_50M                      ; 2.463 ; 2.428 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_A[7]       ; CLK_50M                      ; 2.505 ; 2.489 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_A[8]       ; CLK_50M                      ; 2.664 ; 2.643 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_A[9]       ; CLK_50M                      ; 2.666 ; 2.644 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_A[10]      ; CLK_50M                      ; 3.870 ; 4.039 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_A[11]      ; CLK_50M                      ; 2.637 ; 2.616 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
; S_BA[*]       ; CLK_50M                      ; 2.472 ; 2.433 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_BA[0]      ; CLK_50M                      ; 2.472 ; 2.433 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_BA[1]      ; CLK_50M                      ; 2.278 ; 2.259 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
; S_CKE         ; CLK_50M                      ; 2.107 ; 2.077 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
; S_DB[*]       ; CLK_50M                      ; 3.789 ; 3.592 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[0]      ; CLK_50M                      ; 2.362 ; 2.380 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[1]      ; CLK_50M                      ; 2.446 ; 2.490 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[2]      ; CLK_50M                      ; 2.399 ; 2.434 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[3]      ; CLK_50M                      ; 2.418 ; 2.460 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[4]      ; CLK_50M                      ; 2.253 ; 2.272 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[5]      ; CLK_50M                      ; 3.789 ; 3.592 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[6]      ; CLK_50M                      ; 2.466 ; 2.489 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[7]      ; CLK_50M                      ; 2.354 ; 2.385 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[8]      ; CLK_50M                      ; 2.108 ; 2.078 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[9]      ; CLK_50M                      ; 2.095 ; 2.091 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[10]     ; CLK_50M                      ; 2.187 ; 2.159 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[11]     ; CLK_50M                      ; 2.202 ; 2.180 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[12]     ; CLK_50M                      ; 2.223 ; 2.198 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[13]     ; CLK_50M                      ; 2.185 ; 2.161 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[14]     ; CLK_50M                      ; 2.201 ; 2.178 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[15]     ; CLK_50M                      ; 2.333 ; 2.320 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
; S_NCAS        ; CLK_50M                      ; 2.768 ; 2.713 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
; S_NCS         ; CLK_50M                      ; 2.119 ; 2.137 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
; S_NRAS        ; CLK_50M                      ; 2.820 ; 2.742 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
; S_NWE         ; CLK_50M                      ; 2.657 ; 2.587 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
; S_CLK         ; CLK_50M                      ; 1.472 ;       ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
; S_CLK         ; CLK_50M                      ;       ; 1.460 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
; SD_clk        ; CLK_50M                      ; 1.444 ;       ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ;
; SD_cs         ; CLK_50M                      ; 2.755 ; 2.832 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ;
; SD_datain     ; CLK_50M                      ; 2.348 ; 2.390 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ;
; SD_clk        ; CLK_50M                      ;       ; 1.433 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ;
; SD_cs         ; CLK_50M                      ; 3.439 ; 3.421 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ;
; SD_datain     ; CLK_50M                      ; 2.932 ; 2.956 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ;
; DS1302_RST    ; CLK_50M                      ; 2.189 ; 2.205 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ;
; DS1302_SCLK   ; CLK_50M                      ; 3.766 ; 3.544 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ;
; DS1302_SIO    ; CLK_50M                      ; 2.280 ; 2.287 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ;
; Pin_Out       ; CLK_50M                      ; 3.827 ; 4.034 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ;
; SMG_Data[*]   ; CLK_50M                      ; 3.227 ; 3.057 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ;
;  SMG_Data[0]  ; CLK_50M                      ; 2.422 ; 2.368 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ;
;  SMG_Data[1]  ; CLK_50M                      ; 2.897 ; 2.786 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ;
;  SMG_Data[2]  ; CLK_50M                      ; 3.159 ; 3.009 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ;
;  SMG_Data[3]  ; CLK_50M                      ; 2.598 ; 2.525 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ;
;  SMG_Data[4]  ; CLK_50M                      ; 3.227 ; 3.057 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ;
;  SMG_Data[5]  ; CLK_50M                      ; 2.802 ; 2.722 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ;
;  SMG_Data[6]  ; CLK_50M                      ; 2.914 ; 2.823 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ;
; Scan_Sig[*]   ; CLK_50M                      ; 3.807 ; 3.590 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ;
;  Scan_Sig[0]  ; CLK_50M                      ; 2.263 ; 2.290 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ;
;  Scan_Sig[1]  ; CLK_50M                      ; 3.807 ; 3.590 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ;
;  Scan_Sig[2]  ; CLK_50M                      ; 2.280 ; 2.303 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ;
;  Scan_Sig[3]  ; CLK_50M                      ; 2.279 ; 2.303 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ;
;  Scan_Sig[4]  ; CLK_50M                      ; 2.119 ; 2.123 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ;
;  Scan_Sig[5]  ; CLK_50M                      ; 2.017 ; 2.017 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ;
; led[*]        ; CLK_50M                      ; 2.245 ; 2.267 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ;
;  led[0]       ; CLK_50M                      ; 2.245 ; 2.267 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ;
;  led[1]       ; CLK_50M                      ; 2.105 ; 2.110 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ;
;  led[2]       ; CLK_50M                      ; 1.998 ; 1.995 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ;
;  led[3]       ; CLK_50M                      ; 1.971 ; 1.965 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ;
+---------------+------------------------------+-------+-------+------------+-----------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                     ;
+---------------+------------------------------+-------+-------+------------+-----------------------------------------------------------------------+
; Data Port     ; Clock Port                   ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                       ;
+---------------+------------------------------+-------+-------+------------+-----------------------------------------------------------------------+
; tx            ; rtc_test:u1|clkdiv:u0|clkout ; 3.317 ; 3.326 ; Rise       ; rtc_test:u1|clkdiv:u0|clkout                                          ;
; vga_hs        ; CLK_50M                      ; 2.294 ; 2.342 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
; vga_vs        ; CLK_50M                      ; 2.226 ; 2.267 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
; vga_blue[*]   ; CLK_50M                      ; 1.449 ; 1.399 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_blue[0]  ; CLK_50M                      ; 1.481 ; 1.426 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_blue[1]  ; CLK_50M                      ; 1.459 ; 1.409 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_blue[2]  ; CLK_50M                      ; 1.471 ; 1.416 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_blue[3]  ; CLK_50M                      ; 1.449 ; 1.399 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_blue[4]  ; CLK_50M                      ; 1.489 ; 1.434 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
; vga_green[*]  ; CLK_50M                      ; 1.449 ; 1.399 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_green[0] ; CLK_50M                      ; 1.449 ; 1.399 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_green[1] ; CLK_50M                      ; 1.456 ; 1.406 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_green[2] ; CLK_50M                      ; 1.479 ; 1.424 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_green[3] ; CLK_50M                      ; 1.486 ; 1.431 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_green[4] ; CLK_50M                      ; 1.475 ; 1.420 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_green[5] ; CLK_50M                      ; 1.463 ; 1.413 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
; vga_red[*]    ; CLK_50M                      ; 1.440 ; 1.390 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_red[0]   ; CLK_50M                      ; 1.523 ; 1.452 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_red[1]   ; CLK_50M                      ; 1.440 ; 1.390 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_red[2]   ; CLK_50M                      ; 1.455 ; 1.400 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_red[3]   ; CLK_50M                      ; 2.971 ; 2.701 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_red[4]   ; CLK_50M                      ; 1.470 ; 1.420 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
; S_A[*]        ; CLK_50M                      ; 2.096 ; 2.092 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_A[0]       ; CLK_50M                      ; 2.096 ; 2.092 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_A[1]       ; CLK_50M                      ; 2.193 ; 2.178 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_A[2]       ; CLK_50M                      ; 2.160 ; 2.146 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_A[3]       ; CLK_50M                      ; 2.247 ; 2.227 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_A[4]       ; CLK_50M                      ; 2.356 ; 2.331 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_A[5]       ; CLK_50M                      ; 2.118 ; 2.112 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_A[6]       ; CLK_50M                      ; 2.182 ; 2.150 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_A[7]       ; CLK_50M                      ; 2.224 ; 2.210 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_A[8]       ; CLK_50M                      ; 2.377 ; 2.359 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_A[9]       ; CLK_50M                      ; 2.378 ; 2.360 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_A[10]      ; CLK_50M                      ; 3.583 ; 3.755 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_A[11]      ; CLK_50M                      ; 2.350 ; 2.333 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
; S_BA[*]       ; CLK_50M                      ; 2.003 ; 1.986 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_BA[0]      ; CLK_50M                      ; 2.189 ; 2.154 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_BA[1]      ; CLK_50M                      ; 2.003 ; 1.986 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
; S_CKE         ; CLK_50M                      ; 1.843 ; 1.813 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
; S_DB[*]       ; CLK_50M                      ; 1.828 ; 1.814 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[0]      ; CLK_50M                      ; 2.084 ; 2.099 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[1]      ; CLK_50M                      ; 2.165 ; 2.207 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[2]      ; CLK_50M                      ; 2.120 ; 2.152 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[3]      ; CLK_50M                      ; 2.138 ; 2.177 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[4]      ; CLK_50M                      ; 1.980 ; 1.997 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[5]      ; CLK_50M                      ; 3.515 ; 3.315 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[6]      ; CLK_50M                      ; 2.184 ; 2.203 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[7]      ; CLK_50M                      ; 2.077 ; 2.105 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[8]      ; CLK_50M                      ; 1.844 ; 1.814 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[9]      ; CLK_50M                      ; 1.828 ; 1.823 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[10]     ; CLK_50M                      ; 1.920 ; 1.891 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[11]     ; CLK_50M                      ; 1.934 ; 1.911 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[12]     ; CLK_50M                      ; 1.954 ; 1.928 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[13]     ; CLK_50M                      ; 1.918 ; 1.892 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[14]     ; CLK_50M                      ; 1.933 ; 1.909 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[15]     ; CLK_50M                      ; 2.060 ; 2.045 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
; S_NCAS        ; CLK_50M                      ; 2.476 ; 2.427 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
; S_NCS         ; CLK_50M                      ; 1.850 ; 1.869 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
; S_NRAS        ; CLK_50M                      ; 2.524 ; 2.451 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
; S_NWE         ; CLK_50M                      ; 2.366 ; 2.302 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
; S_CLK         ; CLK_50M                      ; 1.237 ;       ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
; S_CLK         ; CLK_50M                      ;       ; 1.224 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
; SD_clk        ; CLK_50M                      ; 1.210 ;       ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ;
; SD_cs         ; CLK_50M                      ; 2.461 ; 2.534 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ;
; SD_datain     ; CLK_50M                      ; 2.071 ; 2.110 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ;
; SD_clk        ; CLK_50M                      ;       ; 1.196 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ;
; SD_cs         ; CLK_50M                      ; 2.713 ; 2.811 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ;
; SD_datain     ; CLK_50M                      ; 2.448 ; 2.537 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ;
; DS1302_RST    ; CLK_50M                      ; 1.919 ; 1.932 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ;
; DS1302_SCLK   ; CLK_50M                      ; 3.494 ; 3.270 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ;
; DS1302_SIO    ; CLK_50M                      ; 2.006 ; 2.011 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ;
; Pin_Out       ; CLK_50M                      ; 3.541 ; 3.751 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ;
; SMG_Data[*]   ; CLK_50M                      ; 2.141 ; 2.092 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ;
;  SMG_Data[0]  ; CLK_50M                      ; 2.141 ; 2.092 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ;
;  SMG_Data[1]  ; CLK_50M                      ; 2.601 ; 2.497 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ;
;  SMG_Data[2]  ; CLK_50M                      ; 2.853 ; 2.711 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ;
;  SMG_Data[3]  ; CLK_50M                      ; 2.310 ; 2.242 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ;
;  SMG_Data[4]  ; CLK_50M                      ; 2.915 ; 2.754 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ;
;  SMG_Data[5]  ; CLK_50M                      ; 2.505 ; 2.431 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ;
;  SMG_Data[6]  ; CLK_50M                      ; 2.617 ; 2.532 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ;
; Scan_Sig[*]   ; CLK_50M                      ; 1.752 ; 1.754 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ;
;  Scan_Sig[0]  ; CLK_50M                      ; 1.990 ; 2.013 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ;
;  Scan_Sig[1]  ; CLK_50M                      ; 3.533 ; 3.313 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ;
;  Scan_Sig[2]  ; CLK_50M                      ; 2.006 ; 2.026 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ;
;  Scan_Sig[3]  ; CLK_50M                      ; 2.005 ; 2.026 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ;
;  Scan_Sig[4]  ; CLK_50M                      ; 1.852 ; 1.854 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ;
;  Scan_Sig[5]  ; CLK_50M                      ; 1.752 ; 1.754 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ;
; led[*]        ; CLK_50M                      ; 1.708 ; 1.700 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ;
;  led[0]       ; CLK_50M                      ; 1.971 ; 1.990 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ;
;  led[1]       ; CLK_50M                      ; 1.837 ; 1.840 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ;
;  led[2]       ; CLK_50M                      ; 1.734 ; 1.730 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ;
;  led[3]       ; CLK_50M                      ; 1.708 ; 1.700 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ;
+---------------+------------------------------+-------+-------+------------+-----------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                                          ;
+------------+------------+-------+-------+------------+-----------------------------------------------------------------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                       ;
+------------+------------+-------+-------+------------+-----------------------------------------------------------------------+
; S_DB[*]    ; CLK_50M    ; 2.573 ; 2.508 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[0]   ; CLK_50M    ; 2.776 ; 2.702 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[1]   ; CLK_50M    ; 2.803 ; 2.738 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[2]   ; CLK_50M    ; 2.573 ; 2.508 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[3]   ; CLK_50M    ; 2.803 ; 2.738 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[4]   ; CLK_50M    ; 2.977 ; 2.912 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[5]   ; CLK_50M    ; 4.350 ; 4.050 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[6]   ; CLK_50M    ; 2.776 ; 2.702 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[7]   ; CLK_50M    ; 2.803 ; 2.738 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[8]   ; CLK_50M    ; 3.032 ; 2.939 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[9]   ; CLK_50M    ; 3.003 ; 2.938 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[10]  ; CLK_50M    ; 3.083 ; 2.990 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[11]  ; CLK_50M    ; 3.078 ; 2.985 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[12]  ; CLK_50M    ; 3.083 ; 2.990 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[13]  ; CLK_50M    ; 3.083 ; 2.990 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[14]  ; CLK_50M    ; 3.057 ; 2.964 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[15]  ; CLK_50M    ; 3.057 ; 2.964 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
; DS1302_SIO ; CLK_50M    ; 2.442 ; 2.368 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ;
+------------+------------+-------+-------+------------+-----------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                                  ;
+------------+------------+-------+-------+------------+-----------------------------------------------------------------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                       ;
+------------+------------+-------+-------+------------+-----------------------------------------------------------------------+
; S_DB[*]    ; CLK_50M    ; 2.295 ; 2.230 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[0]   ; CLK_50M    ; 2.482 ; 2.408 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[1]   ; CLK_50M    ; 2.516 ; 2.451 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[2]   ; CLK_50M    ; 2.295 ; 2.230 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[3]   ; CLK_50M    ; 2.515 ; 2.450 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[4]   ; CLK_50M    ; 2.682 ; 2.617 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[5]   ; CLK_50M    ; 4.062 ; 3.762 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[6]   ; CLK_50M    ; 2.482 ; 2.408 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[7]   ; CLK_50M    ; 2.515 ; 2.450 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[8]   ; CLK_50M    ; 2.739 ; 2.646 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[9]   ; CLK_50M    ; 2.707 ; 2.642 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[10]  ; CLK_50M    ; 2.787 ; 2.694 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[11]  ; CLK_50M    ; 2.782 ; 2.689 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[12]  ; CLK_50M    ; 2.787 ; 2.694 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[13]  ; CLK_50M    ; 2.787 ; 2.694 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[14]  ; CLK_50M    ; 2.762 ; 2.669 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[15]  ; CLK_50M    ; 2.762 ; 2.669 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
; DS1302_SIO ; CLK_50M    ; 2.161 ; 2.087 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ;
+------------+------------+-------+-------+------------+-----------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                                 ;
+------------+------------+-----------+-----------+------------+-----------------------------------------------------------------------+
; Data Port  ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                                       ;
+------------+------------+-----------+-----------+------------+-----------------------------------------------------------------------+
; S_DB[*]    ; CLK_50M    ; 2.626     ; 2.691     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[0]   ; CLK_50M    ; 2.836     ; 2.910     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[1]   ; CLK_50M    ; 2.879     ; 2.944     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[2]   ; CLK_50M    ; 2.626     ; 2.691     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[3]   ; CLK_50M    ; 2.883     ; 2.948     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[4]   ; CLK_50M    ; 3.079     ; 3.144     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[5]   ; CLK_50M    ; 4.202     ; 4.502     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[6]   ; CLK_50M    ; 2.836     ; 2.910     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[7]   ; CLK_50M    ; 2.883     ; 2.948     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[8]   ; CLK_50M    ; 3.104     ; 3.197     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[9]   ; CLK_50M    ; 3.115     ; 3.180     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[10]  ; CLK_50M    ; 3.167     ; 3.260     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[11]  ; CLK_50M    ; 3.160     ; 3.253     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[12]  ; CLK_50M    ; 3.167     ; 3.260     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[13]  ; CLK_50M    ; 3.167     ; 3.260     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[14]  ; CLK_50M    ; 3.131     ; 3.224     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[15]  ; CLK_50M    ; 3.131     ; 3.224     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
; DS1302_SIO ; CLK_50M    ; 2.440     ; 2.514     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ;
+------------+------------+-----------+-----------+------------+-----------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                                         ;
+------------+------------+-----------+-----------+------------+-----------------------------------------------------------------------+
; Data Port  ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                                       ;
+------------+------------+-----------+-----------+------------+-----------------------------------------------------------------------+
; S_DB[*]    ; CLK_50M    ; 2.343     ; 2.408     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[0]   ; CLK_50M    ; 2.538     ; 2.612     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[1]   ; CLK_50M    ; 2.586     ; 2.651     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[2]   ; CLK_50M    ; 2.343     ; 2.408     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[3]   ; CLK_50M    ; 2.589     ; 2.654     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[4]   ; CLK_50M    ; 2.778     ; 2.843     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[5]   ; CLK_50M    ; 3.907     ; 4.207     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[6]   ; CLK_50M    ; 2.538     ; 2.612     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[7]   ; CLK_50M    ; 2.589     ; 2.654     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[8]   ; CLK_50M    ; 2.804     ; 2.897     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[9]   ; CLK_50M    ; 2.813     ; 2.878     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[10]  ; CLK_50M    ; 2.865     ; 2.958     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[11]  ; CLK_50M    ; 2.858     ; 2.951     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[12]  ; CLK_50M    ; 2.865     ; 2.958     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[13]  ; CLK_50M    ; 2.865     ; 2.958     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[14]  ; CLK_50M    ; 2.830     ; 2.923     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[15]  ; CLK_50M    ; 2.830     ; 2.923     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
; DS1302_SIO ; CLK_50M    ; 2.157     ; 2.231     ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ;
+------------+------------+-----------+-----------+------------+-----------------------------------------------------------------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                                     ;
+------------------------------------------------------------------------+----------+---------+-----------+---------+---------------------+
; Clock                                                                  ; Setup    ; Hold    ; Recovery  ; Removal ; Minimum Pulse Width ;
+------------------------------------------------------------------------+----------+---------+-----------+---------+---------------------+
; Worst-case Slack                                                       ; -4.245   ; -0.751  ; -4.003    ; 1.145   ; -1.487              ;
;  CLK_50M                                                               ; N/A      ; N/A     ; N/A       ; N/A     ; 9.423               ;
;  rtc_test:u1|clkdiv:u0|clkout                                          ; -3.733   ; -0.751  ; N/A       ; N/A     ; -1.487              ;
;  u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -4.245   ; 0.186   ; -2.749    ; 1.219   ; 7.355               ;
;  u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; -2.163   ; 0.178   ; -4.003    ; 1.145   ; 4.662               ;
;  u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 5.788    ; 0.162   ; -2.859    ; 1.383   ; 19.667              ;
;  u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; -1.437   ; -0.257  ; -2.851    ; 1.346   ; 9.661               ;
; Design-wide TNS                                                        ; -263.739 ; -23.677 ; -1810.707 ; 0.0     ; -86.246             ;
;  CLK_50M                                                               ; N/A      ; N/A     ; N/A       ; N/A     ; 0.000               ;
;  rtc_test:u1|clkdiv:u0|clkout                                          ; -162.977 ; -23.677 ; N/A       ; N/A     ; -86.246             ;
;  u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; -65.090  ; 0.000   ; -110.013  ; 0.000   ; 0.000               ;
;  u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; -6.755   ; 0.000   ; -905.078  ; 0.000   ; 0.000               ;
;  u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 0.000    ; 0.000   ; -71.589   ; 0.000   ; 0.000               ;
;  u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; -28.917  ; -0.257  ; -724.027  ; 0.000   ; 0.000               ;
+------------------------------------------------------------------------+----------+---------+-----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                  ;
+------------+------------+-------+-------+------------+-----------------------------------------------------------------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                       ;
+------------+------------+-------+-------+------------+-----------------------------------------------------------------------+
; S_DB[*]    ; CLK_50M    ; 4.698 ; 5.010 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[0]   ; CLK_50M    ; 4.698 ; 5.010 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[1]   ; CLK_50M    ; 4.522 ; 4.815 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[2]   ; CLK_50M    ; 4.315 ; 4.593 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[3]   ; CLK_50M    ; 4.567 ; 4.872 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[4]   ; CLK_50M    ; 4.521 ; 4.814 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[5]   ; CLK_50M    ; 4.545 ; 4.829 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[6]   ; CLK_50M    ; 4.677 ; 4.997 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[7]   ; CLK_50M    ; 4.681 ; 4.995 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[8]   ; CLK_50M    ; 4.657 ; 4.937 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[9]   ; CLK_50M    ; 4.349 ; 4.642 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[10]  ; CLK_50M    ; 4.540 ; 4.841 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[11]  ; CLK_50M    ; 4.379 ; 4.655 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[12]  ; CLK_50M    ; 4.569 ; 4.869 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[13]  ; CLK_50M    ; 4.665 ; 4.980 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[14]  ; CLK_50M    ; 4.610 ; 4.903 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[15]  ; CLK_50M    ; 4.389 ; 4.639 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
; SD_dataout ; CLK_50M    ; 4.775 ; 5.113 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ;
; DS1302_SIO ; CLK_50M    ; 6.710 ; 6.929 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ;
; key_in[*]  ; CLK_50M    ; 2.546 ; 2.788 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ;
;  key_in[0] ; CLK_50M    ; 2.388 ; 2.626 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ;
;  key_in[1] ; CLK_50M    ; 2.546 ; 2.788 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ;
;  key_in[2] ; CLK_50M    ; 2.376 ; 2.594 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ;
+------------+------------+-------+-------+------------+-----------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                     ;
+------------+------------+--------+--------+------------+-----------------------------------------------------------------------+
; Data Port  ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                       ;
+------------+------------+--------+--------+------------+-----------------------------------------------------------------------+
; S_DB[*]    ; CLK_50M    ; -1.753 ; -2.501 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[0]   ; CLK_50M    ; -1.920 ; -2.718 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[1]   ; CLK_50M    ; -1.835 ; -2.588 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[2]   ; CLK_50M    ; -1.753 ; -2.501 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[3]   ; CLK_50M    ; -1.861 ; -2.614 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[4]   ; CLK_50M    ; -1.832 ; -2.582 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[5]   ; CLK_50M    ; -1.831 ; -2.584 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[6]   ; CLK_50M    ; -1.893 ; -2.699 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[7]   ; CLK_50M    ; -1.917 ; -2.689 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[8]   ; CLK_50M    ; -1.897 ; -2.670 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[9]   ; CLK_50M    ; -1.778 ; -2.531 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[10]  ; CLK_50M    ; -1.847 ; -2.601 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[11]  ; CLK_50M    ; -1.779 ; -2.535 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[12]  ; CLK_50M    ; -1.863 ; -2.618 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[13]  ; CLK_50M    ; -1.904 ; -2.675 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[14]  ; CLK_50M    ; -1.869 ; -2.628 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[15]  ; CLK_50M    ; -1.772 ; -2.527 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
; SD_dataout ; CLK_50M    ; -0.873 ; -1.369 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ;
; DS1302_SIO ; CLK_50M    ; -2.200 ; -2.996 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ;
; key_in[*]  ; CLK_50M    ; -0.935 ; -1.400 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ;
;  key_in[0] ; CLK_50M    ; -0.946 ; -1.413 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ;
;  key_in[1] ; CLK_50M    ; -1.041 ; -1.474 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ;
;  key_in[2] ; CLK_50M    ; -0.935 ; -1.400 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ;
+------------+------------+--------+--------+------------+-----------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                             ;
+---------------+------------------------------+-------+-------+------------+-----------------------------------------------------------------------+
; Data Port     ; Clock Port                   ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                       ;
+---------------+------------------------------+-------+-------+------------+-----------------------------------------------------------------------+
; tx            ; rtc_test:u1|clkdiv:u0|clkout ; 7.240 ; 7.040 ; Rise       ; rtc_test:u1|clkdiv:u0|clkout                                          ;
; vga_hs        ; CLK_50M                      ; 7.439 ; 7.160 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
; vga_vs        ; CLK_50M                      ; 6.546 ; 6.281 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
; vga_blue[*]   ; CLK_50M                      ; 3.498 ; 3.387 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_blue[0]  ; CLK_50M                      ; 3.490 ; 3.379 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_blue[1]  ; CLK_50M                      ; 3.471 ; 3.368 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_blue[2]  ; CLK_50M                      ; 3.480 ; 3.369 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_blue[3]  ; CLK_50M                      ; 3.461 ; 3.358 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_blue[4]  ; CLK_50M                      ; 3.498 ; 3.387 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
; vga_green[*]  ; CLK_50M                      ; 3.488 ; 3.377 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_green[0] ; CLK_50M                      ; 3.461 ; 3.358 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_green[1] ; CLK_50M                      ; 3.466 ; 3.363 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_green[2] ; CLK_50M                      ; 3.488 ; 3.377 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_green[3] ; CLK_50M                      ; 3.488 ; 3.377 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_green[4] ; CLK_50M                      ; 3.477 ; 3.366 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_green[5] ; CLK_50M                      ; 3.470 ; 3.367 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
; vga_red[*]    ; CLK_50M                      ; 5.678 ; 5.226 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_red[0]   ; CLK_50M                      ; 3.607 ; 3.490 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_red[1]   ; CLK_50M                      ; 3.445 ; 3.342 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_red[2]   ; CLK_50M                      ; 3.458 ; 3.347 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_red[3]   ; CLK_50M                      ; 5.678 ; 5.226 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_red[4]   ; CLK_50M                      ; 3.475 ; 3.372 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
; S_A[*]        ; CLK_50M                      ; 7.394 ; 7.991 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_A[0]       ; CLK_50M                      ; 5.121 ; 5.302 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_A[1]       ; CLK_50M                      ; 5.360 ; 5.581 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_A[2]       ; CLK_50M                      ; 5.308 ; 5.518 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_A[3]       ; CLK_50M                      ; 5.506 ; 5.749 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_A[4]       ; CLK_50M                      ; 5.663 ; 5.932 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_A[5]       ; CLK_50M                      ; 5.136 ; 5.319 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_A[6]       ; CLK_50M                      ; 5.274 ; 5.466 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_A[7]       ; CLK_50M                      ; 5.411 ; 5.609 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_A[8]       ; CLK_50M                      ; 5.732 ; 5.990 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_A[9]       ; CLK_50M                      ; 5.749 ; 6.010 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_A[10]      ; CLK_50M                      ; 7.394 ; 7.991 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_A[11]      ; CLK_50M                      ; 5.688 ; 5.948 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
; S_BA[*]       ; CLK_50M                      ; 5.358 ; 5.541 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_BA[0]      ; CLK_50M                      ; 5.358 ; 5.541 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_BA[1]      ; CLK_50M                      ; 4.986 ; 5.147 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
; S_CKE         ; CLK_50M                      ; 4.688 ; 4.572 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
; S_DB[*]       ; CLK_50M                      ; 7.375 ; 6.855 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[0]      ; CLK_50M                      ; 5.296 ; 5.123 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[1]      ; CLK_50M                      ; 5.566 ; 5.345 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[2]      ; CLK_50M                      ; 5.445 ; 5.251 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[3]      ; CLK_50M                      ; 5.509 ; 5.300 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[4]      ; CLK_50M                      ; 5.140 ; 4.951 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[5]      ; CLK_50M                      ; 7.375 ; 6.855 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[6]      ; CLK_50M                      ; 5.546 ; 5.336 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[7]      ; CLK_50M                      ; 5.380 ; 5.177 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[8]      ; CLK_50M                      ; 4.713 ; 4.597 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[9]      ; CLK_50M                      ; 4.736 ; 4.593 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[10]     ; CLK_50M                      ; 4.912 ; 4.746 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[11]     ; CLK_50M                      ; 4.960 ; 4.794 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[12]     ; CLK_50M                      ; 4.998 ; 4.821 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[13]     ; CLK_50M                      ; 4.914 ; 4.760 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[14]     ; CLK_50M                      ; 4.931 ; 4.780 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[15]     ; CLK_50M                      ; 5.268 ; 5.067 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
; S_NCAS        ; CLK_50M                      ; 5.940 ; 6.113 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
; S_NCS         ; CLK_50M                      ; 4.625 ; 4.790 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
; S_NRAS        ; CLK_50M                      ; 6.012 ; 6.266 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
; S_NWE         ; CLK_50M                      ; 5.703 ; 5.929 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
; S_CLK         ; CLK_50M                      ; 3.142 ;       ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
; S_CLK         ; CLK_50M                      ;       ; 2.966 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
; SD_clk        ; CLK_50M                      ; 3.116 ;       ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ;
; SD_cs         ; CLK_50M                      ; 6.342 ; 5.995 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ;
; SD_datain     ; CLK_50M                      ; 5.267 ; 5.108 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ;
; SD_clk        ; CLK_50M                      ;       ; 2.940 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ;
; SD_cs         ; CLK_50M                      ; 7.463 ; 7.229 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ;
; SD_datain     ; CLK_50M                      ; 6.347 ; 6.145 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ;
; DS1302_RST    ; CLK_50M                      ; 4.844 ; 4.656 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ;
; DS1302_SCLK   ; CLK_50M                      ; 7.263 ; 6.661 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ;
; DS1302_SIO    ; CLK_50M                      ; 5.051 ; 4.911 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ;
; Pin_Out       ; CLK_50M                      ; 7.281 ; 7.846 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ;
; SMG_Data[*]   ; CLK_50M                      ; 6.481 ; 6.740 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ;
;  SMG_Data[0]  ; CLK_50M                      ; 5.102 ; 5.243 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ;
;  SMG_Data[1]  ; CLK_50M                      ; 5.926 ; 6.074 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ;
;  SMG_Data[2]  ; CLK_50M                      ; 6.349 ; 6.503 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ;
;  SMG_Data[3]  ; CLK_50M                      ; 5.439 ; 5.608 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ;
;  SMG_Data[4]  ; CLK_50M                      ; 6.481 ; 6.740 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ;
;  SMG_Data[5]  ; CLK_50M                      ; 5.835 ; 6.128 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ;
;  SMG_Data[6]  ; CLK_50M                      ; 5.972 ; 6.223 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ;
; Scan_Sig[*]   ; CLK_50M                      ; 7.314 ; 6.733 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ;
;  Scan_Sig[0]  ; CLK_50M                      ; 5.056 ; 4.858 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ;
;  Scan_Sig[1]  ; CLK_50M                      ; 7.314 ; 6.733 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ;
;  Scan_Sig[2]  ; CLK_50M                      ; 5.100 ; 4.871 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ;
;  Scan_Sig[3]  ; CLK_50M                      ; 5.108 ; 4.881 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ;
;  Scan_Sig[4]  ; CLK_50M                      ; 4.708 ; 4.522 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ;
;  Scan_Sig[5]  ; CLK_50M                      ; 4.303 ; 4.441 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ;
; led[*]        ; CLK_50M                      ; 5.020 ; 4.824 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ;
;  led[0]       ; CLK_50M                      ; 5.020 ; 4.824 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ;
;  led[1]       ; CLK_50M                      ; 4.711 ; 4.508 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ;
;  led[2]       ; CLK_50M                      ; 4.432 ; 4.281 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ;
;  led[3]       ; CLK_50M                      ; 4.380 ; 4.232 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ;
+---------------+------------------------------+-------+-------+------------+-----------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                     ;
+---------------+------------------------------+-------+-------+------------+-----------------------------------------------------------------------+
; Data Port     ; Clock Port                   ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                       ;
+---------------+------------------------------+-------+-------+------------+-----------------------------------------------------------------------+
; tx            ; rtc_test:u1|clkdiv:u0|clkout ; 3.317 ; 3.326 ; Rise       ; rtc_test:u1|clkdiv:u0|clkout                                          ;
; vga_hs        ; CLK_50M                      ; 2.294 ; 2.342 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
; vga_vs        ; CLK_50M                      ; 2.226 ; 2.267 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
; vga_blue[*]   ; CLK_50M                      ; 1.449 ; 1.399 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_blue[0]  ; CLK_50M                      ; 1.481 ; 1.426 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_blue[1]  ; CLK_50M                      ; 1.459 ; 1.409 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_blue[2]  ; CLK_50M                      ; 1.471 ; 1.416 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_blue[3]  ; CLK_50M                      ; 1.449 ; 1.399 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_blue[4]  ; CLK_50M                      ; 1.489 ; 1.434 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
; vga_green[*]  ; CLK_50M                      ; 1.449 ; 1.399 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_green[0] ; CLK_50M                      ; 1.449 ; 1.399 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_green[1] ; CLK_50M                      ; 1.456 ; 1.406 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_green[2] ; CLK_50M                      ; 1.479 ; 1.424 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_green[3] ; CLK_50M                      ; 1.486 ; 1.431 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_green[4] ; CLK_50M                      ; 1.475 ; 1.420 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_green[5] ; CLK_50M                      ; 1.463 ; 1.413 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
; vga_red[*]    ; CLK_50M                      ; 1.440 ; 1.390 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_red[0]   ; CLK_50M                      ; 1.523 ; 1.452 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_red[1]   ; CLK_50M                      ; 1.440 ; 1.390 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_red[2]   ; CLK_50M                      ; 1.455 ; 1.400 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_red[3]   ; CLK_50M                      ; 2.971 ; 2.701 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  vga_red[4]   ; CLK_50M                      ; 1.470 ; 1.420 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ;
; S_A[*]        ; CLK_50M                      ; 2.096 ; 2.092 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_A[0]       ; CLK_50M                      ; 2.096 ; 2.092 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_A[1]       ; CLK_50M                      ; 2.193 ; 2.178 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_A[2]       ; CLK_50M                      ; 2.160 ; 2.146 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_A[3]       ; CLK_50M                      ; 2.247 ; 2.227 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_A[4]       ; CLK_50M                      ; 2.356 ; 2.331 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_A[5]       ; CLK_50M                      ; 2.118 ; 2.112 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_A[6]       ; CLK_50M                      ; 2.182 ; 2.150 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_A[7]       ; CLK_50M                      ; 2.224 ; 2.210 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_A[8]       ; CLK_50M                      ; 2.377 ; 2.359 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_A[9]       ; CLK_50M                      ; 2.378 ; 2.360 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_A[10]      ; CLK_50M                      ; 3.583 ; 3.755 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_A[11]      ; CLK_50M                      ; 2.350 ; 2.333 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
; S_BA[*]       ; CLK_50M                      ; 2.003 ; 1.986 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_BA[0]      ; CLK_50M                      ; 2.189 ; 2.154 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_BA[1]      ; CLK_50M                      ; 2.003 ; 1.986 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
; S_CKE         ; CLK_50M                      ; 1.843 ; 1.813 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
; S_DB[*]       ; CLK_50M                      ; 1.828 ; 1.814 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[0]      ; CLK_50M                      ; 2.084 ; 2.099 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[1]      ; CLK_50M                      ; 2.165 ; 2.207 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[2]      ; CLK_50M                      ; 2.120 ; 2.152 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[3]      ; CLK_50M                      ; 2.138 ; 2.177 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[4]      ; CLK_50M                      ; 1.980 ; 1.997 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[5]      ; CLK_50M                      ; 3.515 ; 3.315 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[6]      ; CLK_50M                      ; 2.184 ; 2.203 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[7]      ; CLK_50M                      ; 2.077 ; 2.105 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[8]      ; CLK_50M                      ; 1.844 ; 1.814 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[9]      ; CLK_50M                      ; 1.828 ; 1.823 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[10]     ; CLK_50M                      ; 1.920 ; 1.891 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[11]     ; CLK_50M                      ; 1.934 ; 1.911 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[12]     ; CLK_50M                      ; 1.954 ; 1.928 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[13]     ; CLK_50M                      ; 1.918 ; 1.892 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[14]     ; CLK_50M                      ; 1.933 ; 1.909 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
;  S_DB[15]     ; CLK_50M                      ; 2.060 ; 2.045 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
; S_NCAS        ; CLK_50M                      ; 2.476 ; 2.427 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
; S_NCS         ; CLK_50M                      ; 1.850 ; 1.869 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
; S_NRAS        ; CLK_50M                      ; 2.524 ; 2.451 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
; S_NWE         ; CLK_50M                      ; 2.366 ; 2.302 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ;
; S_CLK         ; CLK_50M                      ; 1.237 ;       ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
; S_CLK         ; CLK_50M                      ;       ; 1.224 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2] ;
; SD_clk        ; CLK_50M                      ; 1.210 ;       ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ;
; SD_cs         ; CLK_50M                      ; 2.461 ; 2.534 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ;
; SD_datain     ; CLK_50M                      ; 2.071 ; 2.110 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ;
; SD_clk        ; CLK_50M                      ;       ; 1.196 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ;
; SD_cs         ; CLK_50M                      ; 2.713 ; 2.811 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ;
; SD_datain     ; CLK_50M                      ; 2.448 ; 2.537 ; Fall       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ;
; DS1302_RST    ; CLK_50M                      ; 1.919 ; 1.932 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ;
; DS1302_SCLK   ; CLK_50M                      ; 3.494 ; 3.270 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ;
; DS1302_SIO    ; CLK_50M                      ; 2.006 ; 2.011 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ;
; Pin_Out       ; CLK_50M                      ; 3.541 ; 3.751 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ;
; SMG_Data[*]   ; CLK_50M                      ; 2.141 ; 2.092 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ;
;  SMG_Data[0]  ; CLK_50M                      ; 2.141 ; 2.092 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ;
;  SMG_Data[1]  ; CLK_50M                      ; 2.601 ; 2.497 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ;
;  SMG_Data[2]  ; CLK_50M                      ; 2.853 ; 2.711 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ;
;  SMG_Data[3]  ; CLK_50M                      ; 2.310 ; 2.242 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ;
;  SMG_Data[4]  ; CLK_50M                      ; 2.915 ; 2.754 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ;
;  SMG_Data[5]  ; CLK_50M                      ; 2.505 ; 2.431 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ;
;  SMG_Data[6]  ; CLK_50M                      ; 2.617 ; 2.532 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ;
; Scan_Sig[*]   ; CLK_50M                      ; 1.752 ; 1.754 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ;
;  Scan_Sig[0]  ; CLK_50M                      ; 1.990 ; 2.013 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ;
;  Scan_Sig[1]  ; CLK_50M                      ; 3.533 ; 3.313 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ;
;  Scan_Sig[2]  ; CLK_50M                      ; 2.006 ; 2.026 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ;
;  Scan_Sig[3]  ; CLK_50M                      ; 2.005 ; 2.026 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ;
;  Scan_Sig[4]  ; CLK_50M                      ; 1.852 ; 1.854 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ;
;  Scan_Sig[5]  ; CLK_50M                      ; 1.752 ; 1.754 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ;
; led[*]        ; CLK_50M                      ; 1.708 ; 1.700 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ;
;  led[0]       ; CLK_50M                      ; 1.971 ; 1.990 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ;
;  led[1]       ; CLK_50M                      ; 1.837 ; 1.840 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ;
;  led[2]       ; CLK_50M                      ; 1.734 ; 1.730 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ;
;  led[3]       ; CLK_50M                      ; 1.708 ; 1.700 ; Rise       ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ;
+---------------+------------------------------+-------+-------+------------+-----------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                   ;
+--------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin          ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+--------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; tx           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DS1302_RST   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DS1302_SCLK  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led[0]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led[1]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led[2]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led[3]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; S_CLK        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; S_CKE        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; S_NCS        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; S_NWE        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; S_NCAS       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; S_NRAS       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; S_DQM[0]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; S_DQM[1]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; S_BA[0]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; S_BA[1]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; S_A[0]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; S_A[1]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; S_A[2]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; S_A[3]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; S_A[4]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; S_A[5]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; S_A[6]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; S_A[7]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; S_A[8]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; S_A[9]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; S_A[10]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; S_A[11]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; S_A[12]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_hs       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_vs       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_red[0]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_red[1]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_red[2]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_red[3]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_red[4]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_green[0] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_green[1] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_green[2] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_green[3] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_green[4] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_green[5] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_blue[0]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_blue[1]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_blue[2]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_blue[3]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; vga_blue[4]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_clk       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_cs        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_datain    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SMG_Data[0]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SMG_Data[1]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SMG_Data[2]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SMG_Data[3]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SMG_Data[4]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SMG_Data[5]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SMG_Data[6]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SMG_Data[7]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Scan_Sig[0]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Scan_Sig[1]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Scan_Sig[2]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Scan_Sig[3]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Scan_Sig[4]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Scan_Sig[5]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Pin_Out      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DS1302_SIO   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; S_DB[0]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; S_DB[1]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; S_DB[2]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; S_DB[3]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; S_DB[4]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; S_DB[5]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; S_DB[6]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; S_DB[7]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; S_DB[8]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; S_DB[9]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; S_DB[10]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; S_DB[11]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; S_DB[12]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; S_DB[13]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; S_DB[14]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; S_DB[15]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+--------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+---------------------------------------------------------------+
; Input Transition Times                                        ;
+------------+--------------+-----------------+-----------------+
; Pin        ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+------------+--------------+-----------------+-----------------+
; rx         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DS1302_SIO ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; S_DB[0]    ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; S_DB[1]    ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; S_DB[2]    ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; S_DB[3]    ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; S_DB[4]    ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; S_DB[5]    ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; S_DB[6]    ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; S_DB[7]    ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; S_DB[8]    ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; S_DB[9]    ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; S_DB[10]   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; S_DB[11]   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; S_DB[12]   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; S_DB[13]   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; S_DB[14]   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; S_DB[15]   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; RSTn       ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CLK_50M    ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SD_dataout ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; key_in[0]  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; key_in[1]  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; key_in[2]  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+------------+--------------+-----------------+-----------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin          ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+--------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; tx           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; DS1302_RST   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; DS1302_SCLK  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.09 V              ; -0.011 V            ; 0.196 V                              ; 0.301 V                              ; 4.93e-09 s                  ; 3.56e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.09 V             ; -0.011 V           ; 0.196 V                             ; 0.301 V                             ; 4.93e-09 s                 ; 3.56e-09 s                 ; Yes                       ; Yes                       ;
; led[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; led[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; led[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; led[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; S_CLK        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; S_CKE        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; S_NCS        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; S_NWE        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; S_NCAS       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; S_NRAS       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; S_DQM[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; S_DQM[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; S_BA[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; S_BA[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; S_A[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; S_A[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; S_A[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; S_A[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; S_A[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; S_A[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; S_A[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; S_A[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; S_A[8]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; S_A[9]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; S_A[10]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.09 V              ; -0.011 V            ; 0.226 V                              ; 0.296 V                              ; 4.86e-09 s                  ; 3.55e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 6.38e-09 V                  ; 3.09 V             ; -0.011 V           ; 0.226 V                             ; 0.296 V                             ; 4.86e-09 s                 ; 3.55e-09 s                 ; Yes                       ; Yes                       ;
; S_A[11]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; S_A[12]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; vga_hs       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; vga_vs       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; vga_red[0]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; vga_red[1]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; vga_red[2]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; vga_red[3]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.09 V              ; -0.011 V            ; 0.226 V                              ; 0.296 V                              ; 4.86e-09 s                  ; 3.55e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 6.38e-09 V                  ; 3.09 V             ; -0.011 V           ; 0.226 V                             ; 0.296 V                             ; 4.86e-09 s                 ; 3.55e-09 s                 ; Yes                       ; Yes                       ;
; vga_red[4]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; vga_green[0] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; vga_green[1] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; vga_green[2] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; vga_green[3] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; vga_green[4] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; vga_green[5] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; vga_blue[0]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; vga_blue[1]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; vga_blue[2]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; vga_blue[3]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; vga_blue[4]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; SD_clk       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; SD_cs        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; SD_datain    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; SMG_Data[0]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; SMG_Data[1]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; SMG_Data[2]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; SMG_Data[3]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; SMG_Data[4]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SMG_Data[5]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; SMG_Data[6]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; SMG_Data[7]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; Scan_Sig[0]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; Scan_Sig[1]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.09 V              ; -0.011 V            ; 0.196 V                              ; 0.301 V                              ; 4.93e-09 s                  ; 3.56e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.09 V             ; -0.011 V           ; 0.196 V                             ; 0.301 V                             ; 4.93e-09 s                 ; 3.56e-09 s                 ; Yes                       ; Yes                       ;
; Scan_Sig[2]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; Scan_Sig[3]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; Scan_Sig[4]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; Scan_Sig[5]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; Pin_Out      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.09 V              ; -0.011 V            ; 0.196 V                              ; 0.301 V                              ; 4.93e-09 s                  ; 3.56e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.09 V             ; -0.011 V           ; 0.196 V                             ; 0.301 V                             ; 4.93e-09 s                 ; 3.56e-09 s                 ; Yes                       ; Yes                       ;
; DS1302_SIO   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; S_DB[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; S_DB[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; S_DB[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; S_DB[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; S_DB[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; S_DB[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.09 V              ; -0.011 V            ; 0.226 V                              ; 0.296 V                              ; 4.86e-09 s                  ; 3.55e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 6.38e-09 V                  ; 3.09 V             ; -0.011 V           ; 0.226 V                             ; 0.296 V                             ; 4.86e-09 s                 ; 3.55e-09 s                 ; Yes                       ; Yes                       ;
; S_DB[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; S_DB[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; S_DB[8]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; S_DB[9]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; S_DB[10]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; S_DB[11]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; S_DB[12]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; S_DB[13]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; S_DB[14]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; S_DB[15]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
+--------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+--------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin          ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+--------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; tx           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; DS1302_RST   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; DS1302_SCLK  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.08 V              ; -0.00457 V          ; 0.185 V                              ; 0.21 V                               ; 5.8e-09 s                   ; 4.46e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.08 V             ; -0.00457 V         ; 0.185 V                             ; 0.21 V                              ; 5.8e-09 s                  ; 4.46e-09 s                 ; Yes                       ; Yes                       ;
; led[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; led[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; led[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; led[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; S_CLK        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; S_CKE        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; S_NCS        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; S_NWE        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; S_NCAS       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; S_NRAS       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; S_DQM[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; S_DQM[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; S_BA[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; S_BA[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; S_A[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; S_A[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; S_A[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; S_A[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; S_A[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; S_A[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; S_A[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; S_A[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; S_A[8]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; S_A[9]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; S_A[10]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.08 V              ; -0.0053 V           ; 0.206 V                              ; 0.247 V                              ; 5.77e-09 s                  ; 4.45e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.04e-07 V                  ; 3.08 V             ; -0.0053 V          ; 0.206 V                             ; 0.247 V                             ; 5.77e-09 s                 ; 4.45e-09 s                 ; Yes                       ; Yes                       ;
; S_A[11]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; S_A[12]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; vga_hs       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; vga_vs       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; vga_red[0]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; vga_red[1]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; vga_red[2]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; vga_red[3]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.08 V              ; -0.0053 V           ; 0.206 V                              ; 0.247 V                              ; 5.77e-09 s                  ; 4.45e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.04e-07 V                  ; 3.08 V             ; -0.0053 V          ; 0.206 V                             ; 0.247 V                             ; 5.77e-09 s                 ; 4.45e-09 s                 ; Yes                       ; Yes                       ;
; vga_red[4]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; vga_green[0] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; vga_green[1] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; vga_green[2] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; vga_green[3] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; vga_green[4] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; vga_green[5] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; vga_blue[0]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; vga_blue[1]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; vga_blue[2]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; vga_blue[3]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; vga_blue[4]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; SD_clk       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; SD_cs        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; SD_datain    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; SMG_Data[0]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; SMG_Data[1]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; SMG_Data[2]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; SMG_Data[3]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; SMG_Data[4]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; SMG_Data[5]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; SMG_Data[6]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; SMG_Data[7]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; Scan_Sig[0]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; Scan_Sig[1]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.08 V              ; -0.00457 V          ; 0.185 V                              ; 0.21 V                               ; 5.8e-09 s                   ; 4.46e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.08 V             ; -0.00457 V         ; 0.185 V                             ; 0.21 V                              ; 5.8e-09 s                  ; 4.46e-09 s                 ; Yes                       ; Yes                       ;
; Scan_Sig[2]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; Scan_Sig[3]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; Scan_Sig[4]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; Scan_Sig[5]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; Pin_Out      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.08 V              ; -0.00457 V          ; 0.185 V                              ; 0.21 V                               ; 5.8e-09 s                   ; 4.46e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.08 V             ; -0.00457 V         ; 0.185 V                             ; 0.21 V                              ; 5.8e-09 s                  ; 4.46e-09 s                 ; Yes                       ; Yes                       ;
; DS1302_SIO   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; S_DB[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; S_DB[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; S_DB[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; S_DB[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; S_DB[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; S_DB[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.08 V              ; -0.0053 V           ; 0.206 V                              ; 0.247 V                              ; 5.77e-09 s                  ; 4.45e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.04e-07 V                  ; 3.08 V             ; -0.0053 V          ; 0.206 V                             ; 0.247 V                             ; 5.77e-09 s                 ; 4.45e-09 s                 ; Yes                       ; Yes                       ;
; S_DB[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; S_DB[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; S_DB[8]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; S_DB[9]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; S_DB[10]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; S_DB[11]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; S_DB[12]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; S_DB[13]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; S_DB[14]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; S_DB[15]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
+--------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin          ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+--------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; tx           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DS1302_RST   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DS1302_SCLK  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; led[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; led[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; led[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; led[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; S_CLK        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; S_CKE        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; S_NCS        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; S_NWE        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; S_NCAS       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; S_NRAS       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; S_DQM[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; S_DQM[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; S_BA[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; S_BA[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; S_A[0]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; S_A[1]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; S_A[2]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; S_A[3]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; S_A[4]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; S_A[5]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; S_A[6]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; S_A[7]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; S_A[8]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; S_A[9]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; S_A[10]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; S_A[11]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; S_A[12]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; vga_hs       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; vga_vs       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; vga_red[0]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; vga_red[1]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; vga_red[2]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; vga_red[3]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; vga_red[4]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; vga_green[0] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; vga_green[1] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; vga_green[2] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; vga_green[3] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; vga_green[4] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; vga_green[5] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; vga_blue[0]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; vga_blue[1]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; vga_blue[2]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; vga_blue[3]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; vga_blue[4]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SD_clk       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SD_cs        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SD_datain    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SMG_Data[0]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SMG_Data[1]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SMG_Data[2]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SMG_Data[3]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SMG_Data[4]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; SMG_Data[5]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SMG_Data[6]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SMG_Data[7]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; Scan_Sig[0]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; Scan_Sig[1]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; Scan_Sig[2]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; Scan_Sig[3]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; Scan_Sig[4]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; Scan_Sig[5]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; Pin_Out      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; DS1302_SIO   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; S_DB[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; S_DB[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; S_DB[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; S_DB[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; S_DB[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; S_DB[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; S_DB[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; S_DB[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; S_DB[8]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; S_DB[9]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; S_DB[10]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; S_DB[11]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; S_DB[12]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; S_DB[13]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; S_DB[14]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; S_DB[15]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
+--------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                                           ;
+-----------------------------------------------------------------------+-----------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                            ; To Clock                                                              ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------------------------------+-----------------------------------------------------------------------+----------+----------+----------+----------+
; rtc_test:u1|clkdiv:u0|clkout                                          ; rtc_test:u1|clkdiv:u0|clkout                                          ; 1272     ; 0        ; 0        ; 0        ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; rtc_test:u1|clkdiv:u0|clkout                                          ; 70       ; 0        ; 0        ; 0        ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; rtc_test:u1|clkdiv:u0|clkout                                          ; 52       ; 0        ; 0        ; 0        ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 2370     ; 0        ; 442      ; 0        ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 20       ; 0        ; 0        ; 0        ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0        ; 0        ; 158      ; 0        ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 31       ; 0        ; 10       ; 0        ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 7298     ; 29       ; 0        ; 0        ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 30       ; 0        ; 0        ; 0        ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 18       ; 0        ; 0        ; 0        ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 10282    ; 269      ; 771      ; 13481    ;
; rtc_test:u1|clkdiv:u0|clkout                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 1        ; 1        ; 0        ; 0        ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 24       ; 0        ; 0        ; 0        ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 7919     ; 0        ; 0        ; 0        ;
+-----------------------------------------------------------------------+-----------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                                            ;
+-----------------------------------------------------------------------+-----------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                            ; To Clock                                                              ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------------------------------+-----------------------------------------------------------------------+----------+----------+----------+----------+
; rtc_test:u1|clkdiv:u0|clkout                                          ; rtc_test:u1|clkdiv:u0|clkout                                          ; 1272     ; 0        ; 0        ; 0        ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; rtc_test:u1|clkdiv:u0|clkout                                          ; 70       ; 0        ; 0        ; 0        ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; rtc_test:u1|clkdiv:u0|clkout                                          ; 52       ; 0        ; 0        ; 0        ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 2370     ; 0        ; 442      ; 0        ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 20       ; 0        ; 0        ; 0        ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0        ; 0        ; 158      ; 0        ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 31       ; 0        ; 10       ; 0        ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 7298     ; 29       ; 0        ; 0        ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 30       ; 0        ; 0        ; 0        ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 18       ; 0        ; 0        ; 0        ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 10282    ; 269      ; 771      ; 13481    ;
; rtc_test:u1|clkdiv:u0|clkout                                          ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 1        ; 1        ; 0        ; 0        ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 24       ; 0        ; 0        ; 0        ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 7919     ; 0        ; 0        ; 0        ;
+-----------------------------------------------------------------------+-----------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                                                                        ;
+-----------------------------------------------------------------------+-----------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                            ; To Clock                                                              ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------------------------------+-----------------------------------------------------------------------+----------+----------+----------+----------+
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 43       ; 0        ; 0        ; 0        ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0        ; 43       ; 0        ; 0        ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 278      ; 0        ; 1        ; 0        ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0        ; 64       ; 0        ; 0        ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 36       ; 0        ; 11       ; 0        ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 291      ; 0        ; 0        ; 0        ;
+-----------------------------------------------------------------------+-----------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                                                         ;
+-----------------------------------------------------------------------+-----------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                            ; To Clock                                                              ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------------------------------+-----------------------------------------------------------------------+----------+----------+----------+----------+
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 43       ; 0        ; 0        ; 0        ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; 0        ; 43       ; 0        ; 0        ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 278      ; 0        ; 1        ; 0        ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] ; 0        ; 64       ; 0        ; 0        ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] ; 36       ; 0        ; 11       ; 0        ;
; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] ; u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] ; 291      ; 0        ; 0        ; 0        ;
+-----------------------------------------------------------------------+-----------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 22    ; 22   ;
; Unconstrained Input Port Paths  ; 53    ; 53   ;
; Unconstrained Output Ports      ; 79    ; 79   ;
; Unconstrained Output Port Paths ; 116   ; 116  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 12.1 Build 177 11/07/2012 SJ Full Version
    Info: Processing started: Mon Apr 17 12:53:45 2017
Info: Command: quartus_sta DEMO_A -c DEMO_A
Info: qsta_default_script.tcl version: #1
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity dcfifo_mvo1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_ue9:dffpipe14|dffe15a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_te9:dffpipe12|dffe13a* 
Critical Warning (332012): Synopsys Design Constraints File file not found: 'DEMO_A.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name CLK_50M CLK_50M
    Info (332110): create_generated_clock -source {u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 10 -multiply_by 13 -duty_cycle 50.00 -name {u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]} {u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 2 -duty_cycle 50.00 -name {u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]} {u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1]}
    Info (332110): create_generated_clock -source {u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 2 -duty_cycle 50.00 -name {u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2]} {u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[2]}
    Info (332110): create_generated_clock -source {u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 2 -duty_cycle 50.00 -name {u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3]} {u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3]}
    Info (332110): create_generated_clock -source {u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|inclk[0]} -duty_cycle 50.00 -name {u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4]} {u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name rtc_test:u1|clkdiv:u0|clkout rtc_test:u1|clkdiv:u0|clkout
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For details on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -4.245
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -4.245       -65.090 u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -3.733      -162.977 rtc_test:u1|clkdiv:u0|clkout 
    Info (332119):    -2.163        -6.755 u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    -1.437       -28.917 u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] 
    Info (332119):     5.788         0.000 u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] 
Info (332146): Worst-case hold slack is -0.751
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.751       -20.005 rtc_test:u1|clkdiv:u0|clkout 
    Info (332119):    -0.133        -0.133 u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] 
    Info (332119):     0.431         0.000 u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.435         0.000 u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):     0.453         0.000 u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case recovery slack is -4.003
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -4.003      -905.078 u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    -2.859       -71.589 u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):    -2.851      -724.027 u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] 
    Info (332119):    -2.749      -110.013 u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case removal slack is 2.190
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     2.190         0.000 u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     2.607         0.000 u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     3.009         0.000 u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] 
    Info (332119):     3.111         0.000 u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] 
Info (332146): Worst-case minimum pulse width slack is -1.487
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.487       -86.246 rtc_test:u1|clkdiv:u0|clkout 
    Info (332119):     4.695         0.000 u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     7.389         0.000 u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.687         0.000 u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] 
    Info (332119):     9.858         0.000 CLK_50M 
    Info (332119):    19.689         0.000 u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For details on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -3.942
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.942       -59.464 u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -3.528      -147.448 rtc_test:u1|clkdiv:u0|clkout 
    Info (332119):    -1.940        -6.092 u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    -1.266       -24.654 u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] 
    Info (332119):     6.020         0.000 u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] 
Info (332146): Worst-case hold slack is -0.597
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.597       -12.107 rtc_test:u1|clkdiv:u0|clkout 
    Info (332119):    -0.257        -0.257 u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] 
    Info (332119):     0.380         0.000 u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.385         0.000 u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):     0.401         0.000 u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case recovery slack is -3.686
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.686      -818.904 u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    -2.541       -56.560 u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):    -2.516      -633.363 u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] 
    Info (332119):    -2.488       -99.640 u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case removal slack is 2.008
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     2.008         0.000 u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     2.370         0.000 u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     2.674         0.000 u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] 
    Info (332119):     2.775         0.000 u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] 
Info (332146): Worst-case minimum pulse width slack is -1.487
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.487       -86.246 rtc_test:u1|clkdiv:u0|clkout 
    Info (332119):     4.662         0.000 u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     7.355         0.000 u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.661         0.000 u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] 
    Info (332119):     9.855         0.000 CLK_50M 
    Info (332119):    19.667         0.000 u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For details on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -1.006
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.006       -13.413 u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -0.966       -37.223 rtc_test:u1|clkdiv:u0|clkout 
    Info (332119):    -0.543        -1.401 u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    -0.064        -0.064 u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] 
    Info (332119):     8.145         0.000 u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] 
Info (332146): Worst-case hold slack is -0.651
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.651       -23.677 rtc_test:u1|clkdiv:u0|clkout 
    Info (332119):     0.068         0.000 u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] 
    Info (332119):     0.162         0.000 u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):     0.178         0.000 u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.186         0.000 u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case recovery slack is -1.671
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.671      -316.166 u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    -0.975       -39.202 u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -0.559      -119.692 u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] 
    Info (332119):    -0.523        -5.753 u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] 
Info (332146): Worst-case removal slack is 1.145
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.145         0.000 u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     1.219         0.000 u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     1.346         0.000 u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] 
    Info (332119):     1.383         0.000 u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] 
Info (332146): Worst-case minimum pulse width slack is -1.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.000       -58.000 rtc_test:u1|clkdiv:u0|clkout 
    Info (332119):     4.734         0.000 u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     7.429         0.000 u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.423         0.000 CLK_50M 
    Info (332119):     9.769         0.000 u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[4] 
    Info (332119):    19.734         0.000 u_system_ctrl|u_sdram_pll|altpll_component|auto_generated|pll1|clk[3] 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 512 megabytes
    Info: Processing ended: Mon Apr 17 12:54:00 2017
    Info: Elapsed time: 00:00:15
    Info: Total CPU time (on all processors): 00:00:08


