0.6
2018.3
Dec  7 2018
00:33:28
C:/Xilinx/Projects/Digital_Design_ARM_Processor/Digital_Design_ARM_Processor.sim/sim_1/synth/timing/xsim/Control_TB_time_synth.v,1617052690,verilog,,,,Control;FSM;InstrDec;LDCP_HD2;LDCP_UNIQ_BASE_;glbl,,,,,,,,
C:/Xilinx/Projects/Digital_Design_ARM_Processor/Digital_Design_ARM_Processor.srcs/sim_1/new/Control_TB.vhd,1617049372,vhdl,,,,control_tb,,,,,,,,
