{"vcs1":{"timestamp_begin":1680283261.300251523, "rt":0.45, "ut":0.20, "st":0.11}}
{"vcselab":{"timestamp_begin":1680283261.814646942, "rt":0.41, "ut":0.24, "st":0.09}}
{"link":{"timestamp_begin":1680283262.277738421, "rt":0.17, "ut":0.07, "st":0.06}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1680283260.945403983}
{"VCS_COMP_START_TIME": 1680283260.945403983}
{"VCS_COMP_END_TIME": 1680283262.513785600}
{"VCS_USER_OPTIONS": "+lint=all -sverilog -debug datapath.sv FSM.sv library.sv testbench.sv top.sv"}
{"vcs1": {"peak_mem": 338260}}
{"stitch_vcselab": {"peak_mem": 230988}}
