# This is the Quartus file list for 'duc_model_DUT'

set_global_assignment -name SYSTEMVERILOG_FILE ../../rtl/duc_model_rtl/duc_model/duc_model_DUT_safe_path_ver.sv
set_global_assignment -name VHDL_FILE ../../rtl/duc_model_rtl/duc_model/duc_model_DUT_safe_path.vhd 
set_global_assignment -name SYSTEMVERILOG_FILE ../../rtl/duc_model_rtl/duc_model/duc_model_DUT.sv
source ../../rtl/duc_model_rtl/duc_model/busFabric_duc_model_DUT_2ouiflr06j68696x6u0qu5xajz.add.tcl
source ../../rtl/duc_model_rtl/duc_model/duc_model_DUT_ChanFilt_DUC.add.tcl
