Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> 
Reading design: Hardware_TL.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Hardware_TL.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Hardware_TL"
Output Format                      : NGC
Target Device                      : xc3s500e-4-fg320

---- Source Options
Top Module Name                    : Hardware_TL
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"../ProjectLab1/Poject_Lab01/Project1/ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "/home/robert/UMD_RISC-16G5/ProjectLab1/Poject_Lab01/Project1/ipcore_dir/DATAMEM.vhd" in Library work.
Architecture datamem_a of Entity datamem is up to date.
Compiling vhdl file "/home/robert/UMD_RISC-16G5/ProjectLab1/Poject_Lab01/Project1/programCounter.vhd" in Library work.
Architecture behavioral of Entity programcounter is up to date.
Compiling vhdl file "/home/robert/UMD_RISC-16G5/ProjectLab1/Poject_Lab01/Project1/ipcore_dir/Instr_Mem.vhd" in Library work.
Architecture instr_mem_a of Entity instr_mem is up to date.
Compiling vhdl file "/home/robert/UMD_RISC-16G5/ProjectLab1/Poject_Lab01/Project1/arith_unit.vhd" in Library work.
Architecture combinational of Entity arith_unit is up to date.
Compiling vhdl file "/home/robert/UMD_RISC-16G5/ProjectLab1/Poject_Lab01/Project1/logical_unit.vhd" in Library work.
Architecture combinational of Entity logical_unit is up to date.
Compiling vhdl file "/home/robert/UMD_RISC-16G5/ProjectLab1/Poject_Lab01/Project1/shift_unit.vhd" in Library work.
Architecture combinational of Entity shift_unit is up to date.
Compiling vhdl file "/home/robert/UMD_RISC-16G5/ProjectLab1/Poject_Lab01/Project1/word_unit.vhd" in Library work.
Entity <word_unit> compiled.
Entity <word_unit> (Architecture <combinational>) compiled.
Compiling vhdl file "/home/robert/UMD_RISC-16G5/HardwareDebug/clk2Hz.vhd" in Library work.
Architecture behavioral of Entity clk2hz is up to date.
Compiling vhdl file "/home/robert/UMD_RISC-16G5/HardwareDebug/clk4Hz.vhd" in Library work.
Architecture behavioral of Entity clk4hz is up to date.
Compiling vhdl file "/home/robert/UMD_RISC-16G5/HardwareDebug/debounce.vhd" in Library work.
Architecture logic of Entity debounce is up to date.
Compiling vhdl file "/home/robert/UMD_RISC-16G5/HardwareDebug/SevenSeg.vhd" in Library work.
Architecture behavioral of Entity ssegdriver is up to date.
Compiling vhdl file "/home/robert/UMD_RISC-16G5/ProjectLab1/Poject_Lab01/Project1/alu_toplevel.vhd" in Library work.
Architecture structural of Entity alu_toplevel is up to date.
Compiling vhdl file "/home/robert/UMD_RISC-16G5/ProjectLab1/Poject_Lab01/Project1/Instruction_Memory_TL.vhd" in Library work.
Architecture structural of Entity instruction_memory_tl is up to date.
Compiling vhdl file "/home/robert/UMD_RISC-16G5/ProjectLab1/Poject_Lab01/Project1/REG_CTL.vhd" in Library work.
Architecture dataflow of Entity reg_ctl is up to date.
Compiling vhdl file "/home/robert/UMD_RISC-16G5/ProjectLab1/Poject_Lab01/Project1/DC_CTL.vhd" in Library work.
Architecture mixed of Entity dc_ctl is up to date.
Compiling vhdl file "/home/robert/UMD_RISC-16G5/ProjectLab1/Poject_Lab01/Project1/DATA_CTL.vhd" in Library work.
Architecture behavioral of Entity data_ctl is up to date.
Compiling vhdl file "/home/robert/UMD_RISC-16G5/ProjectLab1/Poject_Lab01/Project1/IMSEL.vhd" in Library work.
Architecture dataflow of Entity imsel is up to date.
Compiling vhdl file "/home/robert/UMD_RISC-16G5/ProjectLab1/Poject_Lab01/Project1/PipelineRegisters.vhd" in Library work.
Architecture behavioral of Entity pipelineregisters is up to date.
Compiling vhdl file "/home/robert/UMD_RISC-16G5/ProjectLab1/Poject_Lab01/Project1/RegisterBank.vhd" in Library work.
Architecture behavioral of Entity registerbank is up to date.
Compiling vhdl file "/home/robert/UMD_RISC-16G5/ProjectLab1/Poject_Lab01/Project1/ProjLab01.vhd" in Library work.
Architecture structural of Entity projlab01 is up to date.
Compiling vhdl file "/home/robert/UMD_RISC-16G5/HardwareDebug/SevenSeg_toplevel.vhd" in Library work.
Architecture structural of Entity sseg_toplevel is up to date.
Compiling vhdl file "/home/robert/UMD_RISC-16G5/HardwareDebug/button_controller.vhd" in Library work.
Architecture structural of Entity buttoncontrol is up to date.
Compiling vhdl file "/home/robert/UMD_RISC-16G5/HardwareDebug/counter_toplevel.vhd" in Library work.
Architecture structural of Entity clock_toplevel is up to date.
Compiling vhdl file "/home/robert/UMD_RISC-16G5/HardwareDebug/Hardware_TL.vhd" in Library work.
Architecture structural of Entity hardware_tl is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <Hardware_TL> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <ProjLab01> in library <work> (architecture <Structural>).

Analyzing hierarchy for entity <SSeg_toplevel> in library <work> (architecture <Structural>).

Analyzing hierarchy for entity <buttoncontrol> in library <work> (architecture <Structural>).

Analyzing hierarchy for entity <clock_toplevel> in library <work> (architecture <Structural>).

Analyzing hierarchy for entity <ALU_Toplevel> in library <work> (architecture <Structural>).

Analyzing hierarchy for entity <Instruction_Memory_TL> in library <work> (architecture <Structural>).

Analyzing hierarchy for entity <REG_CTL> in library <work> (architecture <Dataflow>).

Analyzing hierarchy for entity <DC_CTL> in library <work> (architecture <Mixed>).

Analyzing hierarchy for entity <DATA_CTL> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <IMSEL> in library <work> (architecture <Dataflow>).

Analyzing hierarchy for entity <PipelineRegisters> in library <work> (architecture <Behavioral>) with generics.
	dataWidth = 4

Analyzing hierarchy for entity <PipelineRegisters> in library <work> (architecture <Behavioral>) with generics.
	dataWidth = 8

Analyzing hierarchy for entity <PipelineRegisters> in library <work> (architecture <Behavioral>) with generics.
	dataWidth = 5

Analyzing hierarchy for entity <PipelineRegisters> in library <work> (architecture <Behavioral>) with generics.
	dataWidth = 16

Analyzing hierarchy for entity <programCounter> in library <work> (architecture <Behavioral>) with generics.
	PCWIDTH = 5

Analyzing hierarchy for entity <RegisterBank> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <SSegDriver> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <debounce> in library <work> (architecture <Logic>) with generics.
	wait_time = 20

Analyzing hierarchy for entity <clk2Hz> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <clk4Hz> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <arith_unit> in library <work> (architecture <Combinational>).

Analyzing hierarchy for entity <logical_unit> in library <work> (architecture <Combinational>).

Analyzing hierarchy for entity <shift_unit> in library <work> (architecture <Combinational>).

Analyzing hierarchy for entity <word_unit> in library <work> (architecture <Combinational>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <Hardware_TL> in library <work> (Architecture <structural>).
WARNING:Xst:753 - "/home/robert/UMD_RISC-16G5/HardwareDebug/Hardware_TL.vhd" line 69: Unconnected output port 'STORE_DATA' of component 'ProjLab01'.
WARNING:Xst:753 - "/home/robert/UMD_RISC-16G5/HardwareDebug/Hardware_TL.vhd" line 69: Unconnected output port 'CCR' of component 'ProjLab01'.
Entity <Hardware_TL> analyzed. Unit <Hardware_TL> generated.

Analyzing Entity <ProjLab01> in library <work> (Architecture <Structural>).
WARNING:Xst:753 - "/home/robert/UMD_RISC-16G5/ProjectLab1/Poject_Lab01/Project1/ProjLab01.vhd" line 97: Unconnected output port 'LDST_ADR' of component 'ALU_Toplevel'.
Entity <ProjLab01> analyzed. Unit <ProjLab01> generated.

Analyzing Entity <ALU_Toplevel> in library <work> (Architecture <Structural>).
Entity <ALU_Toplevel> analyzed. Unit <ALU_Toplevel> generated.

Analyzing Entity <arith_unit> in library <work> (Architecture <Combinational>).
Entity <arith_unit> analyzed. Unit <arith_unit> generated.

Analyzing Entity <logical_unit> in library <work> (Architecture <Combinational>).
Entity <logical_unit> analyzed. Unit <logical_unit> generated.

Analyzing Entity <shift_unit> in library <work> (Architecture <Combinational>).
Entity <shift_unit> analyzed. Unit <shift_unit> generated.

Analyzing Entity <word_unit> in library <work> (Architecture <Combinational>).
WARNING:Xst:2211 - "/home/robert/UMD_RISC-16G5/ProjectLab1/Poject_Lab01/Project1/word_unit.vhd" line 52: Instantiating black box module <DATAMEM>.
Entity <word_unit> analyzed. Unit <word_unit> generated.

Analyzing Entity <Instruction_Memory_TL> in library <work> (Architecture <Structural>).
WARNING:Xst:2211 - "/home/robert/UMD_RISC-16G5/ProjectLab1/Poject_Lab01/Project1/Instruction_Memory_TL.vhd" line 72: Instantiating black box module <Instr_Mem>.
Entity <Instruction_Memory_TL> analyzed. Unit <Instruction_Memory_TL> generated.

Analyzing Entity <REG_CTL> in library <work> (Architecture <Dataflow>).
Entity <REG_CTL> analyzed. Unit <REG_CTL> generated.

Analyzing Entity <DC_CTL> in library <work> (Architecture <Mixed>).
Entity <DC_CTL> analyzed. Unit <DC_CTL> generated.

Analyzing Entity <DATA_CTL> in library <work> (Architecture <Behavioral>).
Entity <DATA_CTL> analyzed. Unit <DATA_CTL> generated.

Analyzing Entity <IMSEL> in library <work> (Architecture <Dataflow>).
Entity <IMSEL> analyzed. Unit <IMSEL> generated.

Analyzing generic Entity <PipelineRegisters.1> in library <work> (Architecture <Behavioral>).
	dataWidth = 4
WARNING:Xst:819 - "/home/robert/UMD_RISC-16G5/ProjectLab1/Poject_Lab01/Project1/PipelineRegisters.vhd" line 33: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <Ena>
Entity <PipelineRegisters.1> analyzed. Unit <PipelineRegisters.1> generated.

Analyzing generic Entity <PipelineRegisters.2> in library <work> (Architecture <Behavioral>).
	dataWidth = 8
WARNING:Xst:819 - "/home/robert/UMD_RISC-16G5/ProjectLab1/Poject_Lab01/Project1/PipelineRegisters.vhd" line 33: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <Ena>
Entity <PipelineRegisters.2> analyzed. Unit <PipelineRegisters.2> generated.

Analyzing generic Entity <PipelineRegisters.3> in library <work> (Architecture <Behavioral>).
	dataWidth = 5
WARNING:Xst:819 - "/home/robert/UMD_RISC-16G5/ProjectLab1/Poject_Lab01/Project1/PipelineRegisters.vhd" line 33: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <Ena>
Entity <PipelineRegisters.3> analyzed. Unit <PipelineRegisters.3> generated.

Analyzing generic Entity <PipelineRegisters.4> in library <work> (Architecture <Behavioral>).
	dataWidth = 16
WARNING:Xst:819 - "/home/robert/UMD_RISC-16G5/ProjectLab1/Poject_Lab01/Project1/PipelineRegisters.vhd" line 33: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <Ena>
Entity <PipelineRegisters.4> analyzed. Unit <PipelineRegisters.4> generated.

Analyzing generic Entity <programCounter> in library <work> (Architecture <Behavioral>).
	PCWIDTH = 5
Entity <programCounter> analyzed. Unit <programCounter> generated.

Analyzing Entity <RegisterBank> in library <work> (Architecture <Behavioral>).
Entity <RegisterBank> analyzed. Unit <RegisterBank> generated.

Analyzing Entity <SSeg_toplevel> in library <work> (Architecture <Structural>).
Entity <SSeg_toplevel> analyzed. Unit <SSeg_toplevel> generated.

Analyzing Entity <SSegDriver> in library <work> (Architecture <Behavioral>).
WARNING:Xst:819 - "/home/robert/UMD_RISC-16G5/HardwareDebug/SevenSeg.vhd" line 98: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <clk240hz>
INFO:Xst:1561 - "/home/robert/UMD_RISC-16G5/HardwareDebug/SevenSeg.vhd" line 120: Mux is complete : default of case is discarded
Entity <SSegDriver> analyzed. Unit <SSegDriver> generated.

Analyzing Entity <buttoncontrol> in library <work> (Architecture <Structural>).
Entity <buttoncontrol> analyzed. Unit <buttoncontrol> generated.

Analyzing generic Entity <debounce> in library <work> (Architecture <Logic>).
	wait_time = 20
Entity <debounce> analyzed. Unit <debounce> generated.

Analyzing Entity <clock_toplevel> in library <work> (Architecture <Structural>).
Entity <clock_toplevel> analyzed. Unit <clock_toplevel> generated.

Analyzing Entity <clk2Hz> in library <work> (Architecture <Behavioral>).
Entity <clk2Hz> analyzed. Unit <clk2Hz> generated.

Analyzing Entity <clk4Hz> in library <work> (Architecture <Behavioral>).
Entity <clk4Hz> analyzed. Unit <clk4Hz> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <REG_CTL>.
    Related source file is "/home/robert/UMD_RISC-16G5/ProjectLab1/Poject_Lab01/Project1/REG_CTL.vhd".
WARNING:Xst:647 - Input <CLK> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <REG_CTL> synthesized.


Synthesizing Unit <DC_CTL>.
    Related source file is "/home/robert/UMD_RISC-16G5/ProjectLab1/Poject_Lab01/Project1/DC_CTL.vhd".
WARNING:Xst:647 - Input <CLK> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 4-bit comparator equal for signal <OP1$cmp_eq0000> created at line 56.
    Found 4-bit comparator equal for signal <OP1$cmp_eq0001> created at line 57.
    Found 4-bit comparator equal for signal <OP1$cmp_eq0002> created at line 60.
    Found 4-bit comparator equal for signal <OP2$cmp_eq0000> created at line 71.
    Found 4-bit comparator equal for signal <OP2$cmp_eq0001> created at line 72.
    Found 4-bit comparator equal for signal <OP2$cmp_eq0002> created at line 74.
    Summary:
	inferred   6 Comparator(s).
Unit <DC_CTL> synthesized.


Synthesizing Unit <DATA_CTL>.
    Related source file is "/home/robert/UMD_RISC-16G5/ProjectLab1/Poject_Lab01/Project1/DATA_CTL.vhd".
WARNING:Xst:647 - Input <EN> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <RD>.
    Found 1-bit register for signal <WR>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <DATA_CTL> synthesized.


Synthesizing Unit <IMSEL>.
    Related source file is "/home/robert/UMD_RISC-16G5/ProjectLab1/Poject_Lab01/Project1/IMSEL.vhd".
Unit <IMSEL> synthesized.


Synthesizing Unit <PipelineRegisters_1>.
    Related source file is "/home/robert/UMD_RISC-16G5/ProjectLab1/Poject_Lab01/Project1/PipelineRegisters.vhd".
    Found 4-bit register for signal <Dout>.
    Found 4-bit register for signal <DataOutSignal>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <PipelineRegisters_1> synthesized.


Synthesizing Unit <PipelineRegisters_2>.
    Related source file is "/home/robert/UMD_RISC-16G5/ProjectLab1/Poject_Lab01/Project1/PipelineRegisters.vhd".
    Found 8-bit register for signal <Dout>.
    Found 8-bit register for signal <DataOutSignal>.
    Summary:
	inferred  16 D-type flip-flop(s).
Unit <PipelineRegisters_2> synthesized.


Synthesizing Unit <PipelineRegisters_3>.
    Related source file is "/home/robert/UMD_RISC-16G5/ProjectLab1/Poject_Lab01/Project1/PipelineRegisters.vhd".
    Found 5-bit register for signal <Dout>.
    Found 5-bit register for signal <DataOutSignal>.
    Summary:
	inferred  10 D-type flip-flop(s).
Unit <PipelineRegisters_3> synthesized.


Synthesizing Unit <PipelineRegisters_4>.
    Related source file is "/home/robert/UMD_RISC-16G5/ProjectLab1/Poject_Lab01/Project1/PipelineRegisters.vhd".
    Found 16-bit register for signal <Dout>.
    Found 16-bit register for signal <DataOutSignal>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <PipelineRegisters_4> synthesized.


Synthesizing Unit <programCounter>.
    Related source file is "/home/robert/UMD_RISC-16G5/ProjectLab1/Poject_Lab01/Project1/programCounter.vhd".
    Found 5-bit up counter for signal <COUNTER>.
    Summary:
	inferred   1 Counter(s).
Unit <programCounter> synthesized.


Synthesizing Unit <RegisterBank>.
    Related source file is "/home/robert/UMD_RISC-16G5/ProjectLab1/Poject_Lab01/Project1/RegisterBank.vhd".
WARNING:Xst:647 - Input <RST> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 16-bit register for signal <RBout>.
    Found 16-bit register for signal <RAout>.
    Found 16-bit register for signal <R0dat>.
    Found 16-bit register for signal <R10dat>.
    Found 16-bit register for signal <R11dat>.
    Found 16-bit register for signal <R12dat>.
    Found 16-bit register for signal <R13dat>.
    Found 16-bit register for signal <R14dat>.
    Found 16-bit register for signal <R15dat>.
    Found 16-bit register for signal <R1dat>.
    Found 16-bit register for signal <R2dat>.
    Found 16-bit register for signal <R3dat>.
    Found 16-bit register for signal <R4dat>.
    Found 16-bit register for signal <R5dat>.
    Found 16-bit register for signal <R6dat>.
    Found 16-bit register for signal <R7dat>.
    Found 16-bit register for signal <R8dat>.
    Found 16-bit register for signal <R9dat>.
    Found 16-bit 16-to-1 multiplexer for signal <RAout$mux0001> created at line 64.
    Found 16-bit 16-to-1 multiplexer for signal <RBout$mux0001> created at line 84.
    Summary:
	inferred 288 D-type flip-flop(s).
	inferred  32 Multiplexer(s).
Unit <RegisterBank> synthesized.


Synthesizing Unit <arith_unit>.
    Related source file is "/home/robert/UMD_RISC-16G5/ProjectLab1/Poject_Lab01/Project1/arith_unit.vhd".
    Found 17-bit addsub for signal <RESULT$addsub0000>.
    Found 1-bit xor2 for signal <SREG<1>>.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <arith_unit> synthesized.


Synthesizing Unit <logical_unit>.
    Related source file is "/home/robert/UMD_RISC-16G5/ProjectLab1/Poject_Lab01/Project1/logical_unit.vhd".
Unit <logical_unit> synthesized.


Synthesizing Unit <shift_unit>.
    Related source file is "/home/robert/UMD_RISC-16G5/ProjectLab1/Poject_Lab01/Project1/shift_unit.vhd".
WARNING:Xst:653 - Signal <sreg<3>> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <sreg<1>> is used but never assigned. This sourceless signal will be automatically connected to value 0.
    Found 24-bit shifter logical left for signal <shift_left$shift0001> created at line 52.
    Found 24-bit shifter logical right for signal <shift_right$shift0001> created at line 53.
    Summary:
	inferred   2 Combinational logic shifter(s).
Unit <shift_unit> synthesized.


Synthesizing Unit <SSegDriver>.
    Related source file is "/home/robert/UMD_RISC-16G5/HardwareDebug/SevenSeg.vhd".
WARNING:Xst:647 - Input <COL_EN> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 16x7-bit ROM for signal <segnum>.
    Found 4x4-bit ROM for signal <AN_OUT$mux0001> created at line 104.
    Found 4-bit register for signal <AN_OUT>.
    Found 1-bit register for signal <DP_OUT>.
    Found 1-bit register for signal <clk240hz>.
    Found 17-bit up counter for signal <count240hz>.
    Found 1-bit 4-to-1 multiplexer for signal <DP_OUT$mux0001> created at line 104.
    Found 4-bit register for signal <hexnum>.
    Found 4-bit 4-to-1 multiplexer for signal <hexnum$mux0001> created at line 104.
    Found 2-bit up counter for signal <pos>.
    Summary:
	inferred   2 ROM(s).
	inferred   2 Counter(s).
	inferred  10 D-type flip-flop(s).
	inferred   5 Multiplexer(s).
Unit <SSegDriver> synthesized.


Synthesizing Unit <debounce>.
    Related source file is "/home/robert/UMD_RISC-16G5/HardwareDebug/debounce.vhd".
    Found 1-bit register for signal <OUTPUT>.
    Found 21-bit up counter for signal <Count>.
    Found 1-bit xor2 for signal <D_SET>.
    Found 2-bit register for signal <D_STATE>.
    Summary:
	inferred   1 Counter(s).
	inferred   3 D-type flip-flop(s).
Unit <debounce> synthesized.


Synthesizing Unit <clk2Hz>.
    Related source file is "/home/robert/UMD_RISC-16G5/HardwareDebug/clk2Hz.vhd".
    Found 1-bit register for signal <clkdv>.
    Found 26-bit up counter for signal <counter>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <clk2Hz> synthesized.


Synthesizing Unit <clk4Hz>.
    Related source file is "/home/robert/UMD_RISC-16G5/HardwareDebug/clk4Hz.vhd".
    Found 1-bit register for signal <clkdv>.
    Found 15-bit up counter for signal <counter>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <clk4Hz> synthesized.


Synthesizing Unit <SSeg_toplevel>.
    Related source file is "/home/robert/UMD_RISC-16G5/HardwareDebug/SevenSeg_toplevel.vhd".
WARNING:Xst:653 - Signal <enl> is used but never assigned. This sourceless signal will be automatically connected to value 1.
WARNING:Xst:653 - Signal <dpc> is used but never assigned. This sourceless signal will be automatically connected to value 1111.
WARNING:Xst:653 - Signal <cen> is used but never assigned. This sourceless signal will be automatically connected to value 0.
Unit <SSeg_toplevel> synthesized.


Synthesizing Unit <buttoncontrol>.
    Related source file is "/home/robert/UMD_RISC-16G5/HardwareDebug/button_controller.vhd".
Unit <buttoncontrol> synthesized.


Synthesizing Unit <clock_toplevel>.
    Related source file is "/home/robert/UMD_RISC-16G5/HardwareDebug/counter_toplevel.vhd".
WARNING:Xst:1780 - Signal <CLOCK_DIVIDER> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit 4-to-1 multiplexer for signal <SWCLK>.
    Summary:
	inferred   1 Multiplexer(s).
Unit <clock_toplevel> synthesized.


Synthesizing Unit <Instruction_Memory_TL>.
    Related source file is "/home/robert/UMD_RISC-16G5/ProjectLab1/Poject_Lab01/Project1/Instruction_Memory_TL.vhd".
WARNING:Xst:653 - Signal <WEA> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:1780 - Signal <INSADR> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <EN> is used but never assigned. This sourceless signal will be automatically connected to value 1.
WARNING:Xst:653 - Signal <DINA> is used but never assigned. This sourceless signal will be automatically connected to value 0000000000000000.
Unit <Instruction_Memory_TL> synthesized.


Synthesizing Unit <word_unit>.
    Related source file is "/home/robert/UMD_RISC-16G5/ProjectLab1/Poject_Lab01/Project1/word_unit.vhd".
Unit <word_unit> synthesized.


Synthesizing Unit <ALU_Toplevel>.
    Related source file is "/home/robert/UMD_RISC-16G5/ProjectLab1/Poject_Lab01/Project1/alu_toplevel.vhd".
WARNING:Xst:1780 - Signal <LD_MEM> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <ALU_Toplevel> synthesized.


Synthesizing Unit <ProjLab01>.
    Related source file is "/home/robert/UMD_RISC-16G5/ProjectLab1/Poject_Lab01/Project1/ProjLab01.vhd".
WARNING:Xst:646 - Signal <RB_DC2> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <PC_RST> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <PC_INC> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <PC_EN> is used but never assigned. This sourceless signal will be automatically connected to value 1.
WARNING:Xst:1780 - Signal <INST_EN> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <IMM_SEL> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <IMM3> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <GLOBAL_EN> is used but never assigned. This sourceless signal will be automatically connected to value 1.
WARNING:Xst:646 - Signal <DATAWR_EN> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <DATARD_EN> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 16-bit 4-to-1 multiplexer for signal <RA_OUT>.
    Found 16-bit 4-to-1 multiplexer for signal <RB_OUT>.
    Summary:
	inferred  32 Multiplexer(s).
Unit <ProjLab01> synthesized.


Synthesizing Unit <Hardware_TL>.
    Related source file is "/home/robert/UMD_RISC-16G5/HardwareDebug/Hardware_TL.vhd".
WARNING:Xst:647 - Input <SW<5:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <btn_sig<2:1>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:653 - Signal <HW_RST> is used but never assigned. This sourceless signal will be automatically connected to value 0.
WARNING:Xst:653 - Signal <HW_EN> is used but never assigned. This sourceless signal will be automatically connected to value 1.
WARNING:Xst:646 - Signal <DBUG_BUS<15:8>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <Hardware_TL> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.
WARNING:Xst:524 - All outputs of the instance <RB4ADR_Reg> of the block <PipelineRegisters_1> are unconnected in block <ProjLab01>.
   This instance will be removed from the design along with all underlying logic
WARNING:Xst:524 - All outputs of the instance <RB_DC1_Reg> of the block <PipelineRegisters_1> are unconnected in block <ProjLab01>.
   This instance will be removed from the design along with all underlying logic
WARNING:Xst:524 - All outputs of the instance <RB_DC2_Reg> of the block <PipelineRegisters_1> are unconnected in block <ProjLab01>.
   This instance will be removed from the design along with all underlying logic

=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 2
 16x7-bit ROM                                          : 1
 4x4-bit ROM                                           : 1
# Adders/Subtractors                                   : 1
 17-bit addsub                                         : 1
# Counters                                             : 10
 15-bit up counter                                     : 1
 17-bit up counter                                     : 1
 2-bit up counter                                      : 1
 21-bit up counter                                     : 4
 26-bit up counter                                     : 1
 5-bit up counter                                      : 2
# Registers                                            : 88
 1-bit register                                        : 18
 16-bit register                                       : 28
 4-bit register                                        : 30
 5-bit register                                        : 8
 8-bit register                                        : 4
# Comparators                                          : 6
 4-bit comparator equal                                : 6
# Multiplexers                                         : 7
 1-bit 4-to-1 multiplexer                              : 2
 16-bit 16-to-1 multiplexer                            : 2
 16-bit 4-to-1 multiplexer                             : 2
 4-bit 4-to-1 multiplexer                              : 1
# Logic shifters                                       : 2
 24-bit shifter logical left                           : 1
 24-bit shifter logical right                          : 1
# Xors                                                 : 5
 1-bit xor2                                            : 5

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <../ProjectLab1/Poject_Lab01/Project1/ipcore_dir/DATAMEM.ngc>.
Reading core <../ProjectLab1/Poject_Lab01/Project1/ipcore_dir/Instr_Mem.ngc>.
Loading core <DATAMEM> for timing and area information for instance <DATAMEMORY>.
Loading core <Instr_Mem> for timing and area information for instance <U2>.
WARNING:Xst:1290 - Hierarchical block <DATA_CTL> is unconnected in block <UUT>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <ALU_FLAGS_Reg> is unconnected in block <UUT>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <BTN_1> is unconnected in block <Buttons>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <BTN_2> is unconnected in block <Buttons>.
   It will be removed from the design.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 2
 16x7-bit ROM                                          : 1
 4x4-bit ROM                                           : 1
# Adders/Subtractors                                   : 1
 17-bit addsub                                         : 1
# Counters                                             : 10
 15-bit up counter                                     : 1
 17-bit up counter                                     : 1
 2-bit up counter                                      : 1
 21-bit up counter                                     : 4
 26-bit up counter                                     : 1
 5-bit up counter                                      : 2
# Registers                                            : 658
 Flip-Flops                                            : 658
# Comparators                                          : 6
 4-bit comparator equal                                : 6
# Multiplexers                                         : 37
 1-bit 16-to-1 multiplexer                             : 32
 1-bit 4-to-1 multiplexer                              : 2
 16-bit 4-to-1 multiplexer                             : 2
 4-bit 4-to-1 multiplexer                              : 1
# Logic shifters                                       : 2
 24-bit shifter logical left                           : 1
 24-bit shifter logical right                          : 1
# Xors                                                 : 5
 1-bit xor2                                            : 5

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:2677 - Node <DATA_CTL/WR> of sequential type is unconnected in block <ProjLab01>.
WARNING:Xst:2677 - Node <DATA_CTL/RD> of sequential type is unconnected in block <ProjLab01>.
INFO:Xst:2146 - In block <ProjLab01>, Counter <ProgCounter/COUNTER> <Fetch_UNIT/U1/COUNTER> are equivalent, XST will keep only <ProgCounter/COUNTER>.
WARNING:Xst:1710 - FF/Latch <DP_OUT> (without init value) has a constant value of 1 in block <SSegDriver>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <Hardware_TL> ...

Optimizing unit <PipelineRegisters_1> ...

Optimizing unit <PipelineRegisters_2> ...

Optimizing unit <PipelineRegisters_3> ...

Optimizing unit <PipelineRegisters_4> ...

Optimizing unit <RegisterBank> ...

Optimizing unit <shift_unit> ...

Optimizing unit <SSegDriver> ...

Optimizing unit <debounce> ...

Optimizing unit <ALU_Toplevel> ...

Optimizing unit <ProjLab01> ...
WARNING:Xst:2677 - Node <Buttons/BTN_1/Count_20> of sequential type is unconnected in block <Hardware_TL>.
WARNING:Xst:2677 - Node <Buttons/BTN_1/Count_19> of sequential type is unconnected in block <Hardware_TL>.
WARNING:Xst:2677 - Node <Buttons/BTN_1/Count_18> of sequential type is unconnected in block <Hardware_TL>.
WARNING:Xst:2677 - Node <Buttons/BTN_1/Count_17> of sequential type is unconnected in block <Hardware_TL>.
WARNING:Xst:2677 - Node <Buttons/BTN_1/Count_16> of sequential type is unconnected in block <Hardware_TL>.
WARNING:Xst:2677 - Node <Buttons/BTN_1/Count_15> of sequential type is unconnected in block <Hardware_TL>.
WARNING:Xst:2677 - Node <Buttons/BTN_1/Count_14> of sequential type is unconnected in block <Hardware_TL>.
WARNING:Xst:2677 - Node <Buttons/BTN_1/Count_13> of sequential type is unconnected in block <Hardware_TL>.
WARNING:Xst:2677 - Node <Buttons/BTN_1/Count_12> of sequential type is unconnected in block <Hardware_TL>.
WARNING:Xst:2677 - Node <Buttons/BTN_1/Count_11> of sequential type is unconnected in block <Hardware_TL>.
WARNING:Xst:2677 - Node <Buttons/BTN_1/Count_10> of sequential type is unconnected in block <Hardware_TL>.
WARNING:Xst:2677 - Node <Buttons/BTN_1/Count_9> of sequential type is unconnected in block <Hardware_TL>.
WARNING:Xst:2677 - Node <Buttons/BTN_1/Count_8> of sequential type is unconnected in block <Hardware_TL>.
WARNING:Xst:2677 - Node <Buttons/BTN_1/Count_7> of sequential type is unconnected in block <Hardware_TL>.
WARNING:Xst:2677 - Node <Buttons/BTN_1/Count_6> of sequential type is unconnected in block <Hardware_TL>.
WARNING:Xst:2677 - Node <Buttons/BTN_1/Count_5> of sequential type is unconnected in block <Hardware_TL>.
WARNING:Xst:2677 - Node <Buttons/BTN_1/Count_4> of sequential type is unconnected in block <Hardware_TL>.
WARNING:Xst:2677 - Node <Buttons/BTN_1/Count_3> of sequential type is unconnected in block <Hardware_TL>.
WARNING:Xst:2677 - Node <Buttons/BTN_1/Count_2> of sequential type is unconnected in block <Hardware_TL>.
WARNING:Xst:2677 - Node <Buttons/BTN_1/Count_1> of sequential type is unconnected in block <Hardware_TL>.
WARNING:Xst:2677 - Node <Buttons/BTN_1/Count_0> of sequential type is unconnected in block <Hardware_TL>.
WARNING:Xst:2677 - Node <Buttons/BTN_1/OUTPUT> of sequential type is unconnected in block <Hardware_TL>.
WARNING:Xst:2677 - Node <Buttons/BTN_1/D_STATE_1> of sequential type is unconnected in block <Hardware_TL>.
WARNING:Xst:2677 - Node <Buttons/BTN_1/D_STATE_0> of sequential type is unconnected in block <Hardware_TL>.
WARNING:Xst:2677 - Node <Buttons/BTN_2/Count_20> of sequential type is unconnected in block <Hardware_TL>.
WARNING:Xst:2677 - Node <Buttons/BTN_2/Count_19> of sequential type is unconnected in block <Hardware_TL>.
WARNING:Xst:2677 - Node <Buttons/BTN_2/Count_18> of sequential type is unconnected in block <Hardware_TL>.
WARNING:Xst:2677 - Node <Buttons/BTN_2/Count_17> of sequential type is unconnected in block <Hardware_TL>.
WARNING:Xst:2677 - Node <Buttons/BTN_2/Count_16> of sequential type is unconnected in block <Hardware_TL>.
WARNING:Xst:2677 - Node <Buttons/BTN_2/Count_15> of sequential type is unconnected in block <Hardware_TL>.
WARNING:Xst:2677 - Node <Buttons/BTN_2/Count_14> of sequential type is unconnected in block <Hardware_TL>.
WARNING:Xst:2677 - Node <Buttons/BTN_2/Count_13> of sequential type is unconnected in block <Hardware_TL>.
WARNING:Xst:2677 - Node <Buttons/BTN_2/Count_12> of sequential type is unconnected in block <Hardware_TL>.
WARNING:Xst:2677 - Node <Buttons/BTN_2/Count_11> of sequential type is unconnected in block <Hardware_TL>.
WARNING:Xst:2677 - Node <Buttons/BTN_2/Count_10> of sequential type is unconnected in block <Hardware_TL>.
WARNING:Xst:2677 - Node <Buttons/BTN_2/Count_9> of sequential type is unconnected in block <Hardware_TL>.
WARNING:Xst:2677 - Node <Buttons/BTN_2/Count_8> of sequential type is unconnected in block <Hardware_TL>.
WARNING:Xst:2677 - Node <Buttons/BTN_2/Count_7> of sequential type is unconnected in block <Hardware_TL>.
WARNING:Xst:2677 - Node <Buttons/BTN_2/Count_6> of sequential type is unconnected in block <Hardware_TL>.
WARNING:Xst:2677 - Node <Buttons/BTN_2/Count_5> of sequential type is unconnected in block <Hardware_TL>.
WARNING:Xst:2677 - Node <Buttons/BTN_2/Count_4> of sequential type is unconnected in block <Hardware_TL>.
WARNING:Xst:2677 - Node <Buttons/BTN_2/Count_3> of sequential type is unconnected in block <Hardware_TL>.
WARNING:Xst:2677 - Node <Buttons/BTN_2/Count_2> of sequential type is unconnected in block <Hardware_TL>.
WARNING:Xst:2677 - Node <Buttons/BTN_2/Count_1> of sequential type is unconnected in block <Hardware_TL>.
WARNING:Xst:2677 - Node <Buttons/BTN_2/Count_0> of sequential type is unconnected in block <Hardware_TL>.
WARNING:Xst:2677 - Node <Buttons/BTN_2/OUTPUT> of sequential type is unconnected in block <Hardware_TL>.
WARNING:Xst:2677 - Node <Buttons/BTN_2/D_STATE_1> of sequential type is unconnected in block <Hardware_TL>.
WARNING:Xst:2677 - Node <Buttons/BTN_2/D_STATE_0> of sequential type is unconnected in block <Hardware_TL>.
WARNING:Xst:2677 - Node <UUT/ALU_FLAGS_Reg/DataOutSignal_0> of sequential type is unconnected in block <Hardware_TL>.
WARNING:Xst:2677 - Node <UUT/ALU_FLAGS_Reg/DataOutSignal_1> of sequential type is unconnected in block <Hardware_TL>.
WARNING:Xst:2677 - Node <UUT/ALU_FLAGS_Reg/DataOutSignal_2> of sequential type is unconnected in block <Hardware_TL>.
WARNING:Xst:2677 - Node <UUT/ALU_FLAGS_Reg/DataOutSignal_3> of sequential type is unconnected in block <Hardware_TL>.
WARNING:Xst:2677 - Node <UUT/ALU_FLAGS_Reg/Dout_0> of sequential type is unconnected in block <Hardware_TL>.
WARNING:Xst:2677 - Node <UUT/ALU_FLAGS_Reg/Dout_1> of sequential type is unconnected in block <Hardware_TL>.
WARNING:Xst:2677 - Node <UUT/ALU_FLAGS_Reg/Dout_2> of sequential type is unconnected in block <Hardware_TL>.
WARNING:Xst:2677 - Node <UUT/ALU_FLAGS_Reg/Dout_3> of sequential type is unconnected in block <Hardware_TL>.
WARNING:Xst:2677 - Node <UUT/OP4_Reg/DataOutSignal_0> of sequential type is unconnected in block <Hardware_TL>.
WARNING:Xst:2677 - Node <UUT/OP4_Reg/Dout_0> of sequential type is unconnected in block <Hardware_TL>.

Mapping all equations...
Building and optimizing final netlist ...
INFO:Xst:2261 - The FF/Latch <UUT/IMM1_Reg/DataOutSignal_4> in Unit <Hardware_TL> is equivalent to the following FF/Latch, which will be removed : <UUT/RB1_Reg/DataOutSignal_0> 
INFO:Xst:2261 - The FF/Latch <UUT/IMM1_Reg/DataOutSignal_7> in Unit <Hardware_TL> is equivalent to the following FF/Latch, which will be removed : <UUT/RB1_Reg/DataOutSignal_3> 
INFO:Xst:2261 - The FF/Latch <UUT/IMM1_Reg/DataOutSignal_5> in Unit <Hardware_TL> is equivalent to the following FF/Latch, which will be removed : <UUT/RB1_Reg/DataOutSignal_1> 
INFO:Xst:2261 - The FF/Latch <UUT/IMM1_Reg/DataOutSignal_6> in Unit <Hardware_TL> is equivalent to the following FF/Latch, which will be removed : <UUT/RB1_Reg/DataOutSignal_2> 
INFO:Xst:2261 - The FF/Latch <UUT/IMM1_Reg/Dout_4> in Unit <Hardware_TL> is equivalent to the following FF/Latch, which will be removed : <UUT/RB1_Reg/Dout_0> 
INFO:Xst:2261 - The FF/Latch <UUT/IMM1_Reg/Dout_5> in Unit <Hardware_TL> is equivalent to the following FF/Latch, which will be removed : <UUT/RB1_Reg/Dout_1> 
INFO:Xst:2261 - The FF/Latch <UUT/IMM1_Reg/Dout_6> in Unit <Hardware_TL> is equivalent to the following FF/Latch, which will be removed : <UUT/RB1_Reg/Dout_2> 
INFO:Xst:2261 - The FF/Latch <UUT/IMM1_Reg/Dout_7> in Unit <Hardware_TL> is equivalent to the following FF/Latch, which will be removed : <UUT/RB1_Reg/Dout_3> 
INFO:Xst:2261 - The FF/Latch <UUT/OPR0_Reg/DataOutSignal_4> in Unit <Hardware_TL> is equivalent to the following FF/Latch, which will be removed : <UUT/RB2ADR_Reg/DataOutSignal_0> 
INFO:Xst:2261 - The FF/Latch <UUT/OPR0_Reg/DataOutSignal_5> in Unit <Hardware_TL> is equivalent to the following FF/Latch, which will be removed : <UUT/RB2ADR_Reg/DataOutSignal_1> 
INFO:Xst:2261 - The FF/Latch <UUT/OPR0_Reg/DataOutSignal_6> in Unit <Hardware_TL> is equivalent to the following FF/Latch, which will be removed : <UUT/RB2ADR_Reg/DataOutSignal_2> 
INFO:Xst:2261 - The FF/Latch <UUT/OPR0_Reg/DataOutSignal_7> in Unit <Hardware_TL> is equivalent to the following FF/Latch, which will be removed : <UUT/RB2ADR_Reg/DataOutSignal_3> 
INFO:Xst:2261 - The FF/Latch <UUT/OPR0_Reg/Dout_4> in Unit <Hardware_TL> is equivalent to the following FF/Latch, which will be removed : <UUT/RB2ADR_Reg/Dout_0> 
INFO:Xst:2261 - The FF/Latch <UUT/OPR0_Reg/Dout_5> in Unit <Hardware_TL> is equivalent to the following FF/Latch, which will be removed : <UUT/RB2ADR_Reg/Dout_1> 
INFO:Xst:2261 - The FF/Latch <UUT/OPR0_Reg/Dout_6> in Unit <Hardware_TL> is equivalent to the following FF/Latch, which will be removed : <UUT/RB2ADR_Reg/Dout_2> 
INFO:Xst:2261 - The FF/Latch <UUT/OPR0_Reg/Dout_7> in Unit <Hardware_TL> is equivalent to the following FF/Latch, which will be removed : <UUT/RB2ADR_Reg/Dout_3> 
Found area constraint ratio of 100 (+ 5) on block Hardware_TL, actual ratio is 16.
FlipFlop UUT/OP3_Reg/Dout_3 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 731
 Flip-Flops                                            : 731

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : Hardware_TL.ngr
Top Level Output File Name         : Hardware_TL
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 61

Cell Usage :
# BELS                             : 1461
#      GND                         : 3
#      INV                         : 14
#      LUT1                        : 95
#      LUT2                        : 78
#      LUT2_D                      : 1
#      LUT2_L                      : 1
#      LUT3                        : 448
#      LUT3_D                      : 3
#      LUT3_L                      : 3
#      LUT4                        : 227
#      LUT4_D                      : 9
#      LUT4_L                      : 27
#      MUXCY                       : 122
#      MUXF5                       : 215
#      MUXF6                       : 64
#      MUXF7                       : 32
#      VCC                         : 3
#      XORCY                       : 116
# FlipFlops/Latches                : 731
#      FDC                         : 51
#      FDCE                        : 25
#      FDE                         : 38
#      FDE_1                       : 416
#      FDPE                        : 159
#      FDRE                        : 42
# RAMS                             : 2
#      RAMB16_S36_S36              : 2
# Clock Buffers                    : 2
#      BUFG                        : 2
# IO Buffers                       : 54
#      IBUF                        : 6
#      OBUF                        : 48
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500efg320-4 

 Number of Slices:                      737  out of   4656    15%  
 Number of Slice Flip Flops:            731  out of   9312     7%  
 Number of 4 input LUTs:                906  out of   9312     9%  
 Number of IOs:                          61
 Number of bonded IOBs:                  54  out of    232    23%  
 Number of BRAMs:                         2  out of     20    10%  
 Number of GCLKs:                         2  out of     24     8%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
---------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+-------+
Clock Signal                           | Clock buffer(FF name)                                                                                                                              | Load  |
---------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+-------+
CLK                                    | IBUF+BUFG                                                                                                                                          | 109   |
SSeg_unit/SSeg/clk240hz                | NONE(SSeg_unit/SSeg/pos_1)                                                                                                                         | 10    |
software_clk1(ClkGen/Mmux_SWCLK_2_f5:O)| BUFG(*)(UUT/ALU_UNIT/word_unit/DATAMEMORY/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s3_init.ram/spram.ram)| 614   |
---------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
--------------------------------------------+---------------------------------------+-------+
Control Signal                              | Buffer(FF name)                       | Load  |
--------------------------------------------+---------------------------------------+-------+
Buttons/BTN_0/OUTPUT(Buttons/BTN_0/OUTPUT:Q)| NONE(UUT/ALU_OUT1_Reg/DataOutSignal_0)| 164   |
Buttons/BTN_3/OUTPUT(Buttons/BTN_3/OUTPUT:Q)| NONE(ClkGen/clk1Hz/clkdv)             | 43    |
JC_0_OBUF(XST_GND:G)                        | NONE(SSeg_unit/SSeg/AN_OUT_0)         | 28    |
--------------------------------------------+---------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 26.155ns (Maximum Frequency: 38.233MHz)
   Minimum input arrival time before clock: 4.963ns
   Maximum output required time after clock: 5.870ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK'
  Clock period: 6.053ns (frequency: 165.207MHz)
  Total number of paths / destination ports: 2473 / 196
-------------------------------------------------------------------------
Delay:               6.053ns (Levels of Logic = 27)
  Source:            ClkGen/clk1Hz/counter_1 (FF)
  Destination:       ClkGen/clk1Hz/counter_25 (FF)
  Source Clock:      CLK rising
  Destination Clock: CLK rising

  Data Path: ClkGen/clk1Hz/counter_1 to ClkGen/clk1Hz/counter_25
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.591   0.622  ClkGen/clk1Hz/counter_1 (ClkGen/clk1Hz/counter_1)
     LUT1:I0->O            1   0.704   0.000  ClkGen/clk1Hz/Mcount_counter_cy<1>_rt (ClkGen/clk1Hz/Mcount_counter_cy<1>_rt)
     MUXCY:S->O            1   0.464   0.000  ClkGen/clk1Hz/Mcount_counter_cy<1> (ClkGen/clk1Hz/Mcount_counter_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  ClkGen/clk1Hz/Mcount_counter_cy<2> (ClkGen/clk1Hz/Mcount_counter_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  ClkGen/clk1Hz/Mcount_counter_cy<3> (ClkGen/clk1Hz/Mcount_counter_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  ClkGen/clk1Hz/Mcount_counter_cy<4> (ClkGen/clk1Hz/Mcount_counter_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  ClkGen/clk1Hz/Mcount_counter_cy<5> (ClkGen/clk1Hz/Mcount_counter_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  ClkGen/clk1Hz/Mcount_counter_cy<6> (ClkGen/clk1Hz/Mcount_counter_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  ClkGen/clk1Hz/Mcount_counter_cy<7> (ClkGen/clk1Hz/Mcount_counter_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  ClkGen/clk1Hz/Mcount_counter_cy<8> (ClkGen/clk1Hz/Mcount_counter_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  ClkGen/clk1Hz/Mcount_counter_cy<9> (ClkGen/clk1Hz/Mcount_counter_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  ClkGen/clk1Hz/Mcount_counter_cy<10> (ClkGen/clk1Hz/Mcount_counter_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  ClkGen/clk1Hz/Mcount_counter_cy<11> (ClkGen/clk1Hz/Mcount_counter_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  ClkGen/clk1Hz/Mcount_counter_cy<12> (ClkGen/clk1Hz/Mcount_counter_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  ClkGen/clk1Hz/Mcount_counter_cy<13> (ClkGen/clk1Hz/Mcount_counter_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  ClkGen/clk1Hz/Mcount_counter_cy<14> (ClkGen/clk1Hz/Mcount_counter_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  ClkGen/clk1Hz/Mcount_counter_cy<15> (ClkGen/clk1Hz/Mcount_counter_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  ClkGen/clk1Hz/Mcount_counter_cy<16> (ClkGen/clk1Hz/Mcount_counter_cy<16>)
     MUXCY:CI->O           1   0.059   0.000  ClkGen/clk1Hz/Mcount_counter_cy<17> (ClkGen/clk1Hz/Mcount_counter_cy<17>)
     MUXCY:CI->O           1   0.059   0.000  ClkGen/clk1Hz/Mcount_counter_cy<18> (ClkGen/clk1Hz/Mcount_counter_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  ClkGen/clk1Hz/Mcount_counter_cy<19> (ClkGen/clk1Hz/Mcount_counter_cy<19>)
     MUXCY:CI->O           1   0.059   0.000  ClkGen/clk1Hz/Mcount_counter_cy<20> (ClkGen/clk1Hz/Mcount_counter_cy<20>)
     MUXCY:CI->O           1   0.059   0.000  ClkGen/clk1Hz/Mcount_counter_cy<21> (ClkGen/clk1Hz/Mcount_counter_cy<21>)
     MUXCY:CI->O           1   0.059   0.000  ClkGen/clk1Hz/Mcount_counter_cy<22> (ClkGen/clk1Hz/Mcount_counter_cy<22>)
     MUXCY:CI->O           1   0.059   0.000  ClkGen/clk1Hz/Mcount_counter_cy<23> (ClkGen/clk1Hz/Mcount_counter_cy<23>)
     MUXCY:CI->O           0   0.059   0.000  ClkGen/clk1Hz/Mcount_counter_cy<24> (ClkGen/clk1Hz/Mcount_counter_cy<24>)
     XORCY:CI->O           1   0.804   0.499  ClkGen/clk1Hz/Mcount_counter_xor<25> (Result<25>)
     LUT2:I1->O            1   0.704   0.000  ClkGen/clk1Hz/Mcount_counter_eqn_251 (ClkGen/clk1Hz/Mcount_counter_eqn_25)
     FDC:D                     0.308          ClkGen/clk1Hz/counter_25
    ----------------------------------------
    Total                      6.053ns (4.932ns logic, 1.121ns route)
                                       (81.5% logic, 18.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'SSeg_unit/SSeg/clk240hz'
  Clock period: 3.099ns (frequency: 322.685MHz)
  Total number of paths / destination ports: 23 / 10
-------------------------------------------------------------------------
Delay:               3.099ns (Levels of Logic = 2)
  Source:            SSeg_unit/SSeg/pos_0 (FF)
  Destination:       SSeg_unit/SSeg/hexnum_3 (FF)
  Source Clock:      SSeg_unit/SSeg/clk240hz rising
  Destination Clock: SSeg_unit/SSeg/clk240hz rising

  Data Path: SSeg_unit/SSeg/pos_0 to SSeg_unit/SSeg/hexnum_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             14   0.591   1.175  SSeg_unit/SSeg/pos_0 (SSeg_unit/SSeg/pos_0)
     LUT3:I0->O            1   0.704   0.000  SSeg_unit/SSeg/Mmux_hexnum_mux0001_3 (SSeg_unit/SSeg/Mmux_hexnum_mux0001_3)
     MUXF5:I1->O           1   0.321   0.000  SSeg_unit/SSeg/Mmux_hexnum_mux0001_2_f5 (SSeg_unit/SSeg/hexnum_mux0001<0>)
     FDC:D                     0.308          SSeg_unit/SSeg/hexnum_0
    ----------------------------------------
    Total                      3.099ns (1.924ns logic, 1.175ns route)
                                       (62.1% logic, 37.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'software_clk1'
  Clock period: 26.155ns (frequency: 38.233MHz)
  Total number of paths / destination ports: 107186 / 944
-------------------------------------------------------------------------
Delay:               13.078ns (Levels of Logic = 10)
  Source:            UUT/RA_DC2_Reg/Dout_3 (FF)
  Destination:       UUT/ALU_OUT_Reg/DataOutSignal_14 (FF)
  Source Clock:      software_clk1 falling
  Destination Clock: software_clk1 rising

  Data Path: UUT/RA_DC2_Reg/Dout_3 to UUT/ALU_OUT_Reg/DataOutSignal_14
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE_1:C->Q            3   0.591   0.706  UUT/RA_DC2_Reg/Dout_3 (UUT/RA_DC2_Reg/Dout_3)
     LUT4:I0->O            2   0.704   0.526  UUT/DCCTL/OP2_cmp_eq0002453 (UUT/DCCTL/OP2_cmp_eq0002453)
     LUT4:I1->O            1   0.704   0.424  UUT/DCCTL/OP2_SEL<1>_SW1 (N84)
     LUT4:I3->O           16   0.704   1.034  UUT/DCCTL/OP2_SEL<1> (UUT/OP2_SEL<1>)
     MUXF5:S->O           87   0.739   1.315  UUT/Mmux_RB_OUT_2_f5 (UUT/RB_OUT<0>)
     LUT3:I2->O            1   0.704   0.499  UUT/ALU_UNIT/shift_unit/Sh83_SW0 (N17)
     LUT3:I1->O            1   0.704   0.000  UUT/ALU_UNIT/ALU_OUT<15>46_F (N261)
     MUXF5:I0->O           1   0.321   0.455  UUT/ALU_UNIT/ALU_OUT<15>46 (UUT/ALU_UNIT/ALU_OUT<15>46)
     LUT4:I2->O            1   0.704   0.424  UUT/ALU_UNIT/ALU_OUT<15>158 (UUT/ALU_UNIT/ALU_OUT<15>158)
     LUT4_L:I3->LO         1   0.704   0.104  UUT/ALU_UNIT/ALU_OUT<15>30_SW0 (N126)
     LUT4:I3->O            1   0.704   0.000  UUT/ALU_UNIT/ALU_OUT<15>227 (UUT/ALU_VAL<15>)
     FDPE:D                    0.308          UUT/ALU_OUT_Reg/DataOutSignal_15
    ----------------------------------------
    Total                     13.078ns (7.591ns logic, 5.487ns route)
                                       (58.0% logic, 42.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'SSeg_unit/SSeg/clk240hz'
  Total number of paths / destination ports: 16 / 4
-------------------------------------------------------------------------
Offset:              4.963ns (Levels of Logic = 4)
  Source:            SW<0> (PAD)
  Destination:       SSeg_unit/SSeg/hexnum_3 (FF)
  Destination Clock: SSeg_unit/SSeg/clk240hz rising

  Data Path: SW<0> to SSeg_unit/SSeg/hexnum_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            16   1.218   1.209  SW_0_IBUF (SW_0_IBUF)
     LUT3:I0->O            1   0.704   0.499  SSEG_DATA<9>1 (SSEG_DATA<9>)
     LUT3:I1->O            1   0.704   0.000  SSeg_unit/SSeg/Mmux_hexnum_mux0001_31 (SSeg_unit/SSeg/Mmux_hexnum_mux0001_31)
     MUXF5:I1->O           1   0.321   0.000  SSeg_unit/SSeg/Mmux_hexnum_mux0001_2_f5_0 (SSeg_unit/SSeg/hexnum_mux0001<1>)
     FDC:D                     0.308          SSeg_unit/SSeg/hexnum_1
    ----------------------------------------
    Total                      4.963ns (3.255ns logic, 1.708ns route)
                                       (65.6% logic, 34.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLK'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              1.946ns (Levels of Logic = 1)
  Source:            BTN<0> (PAD)
  Destination:       Buttons/BTN_0/D_STATE_0 (FF)
  Destination Clock: CLK rising

  Data Path: BTN<0> to Buttons/BTN_0/D_STATE_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.218   0.420  BTN_0_IBUF (BTN_0_IBUF)
     FDE:D                     0.308          Buttons/BTN_0/D_STATE_0
    ----------------------------------------
    Total                      1.946ns (1.526ns logic, 0.420ns route)
                                       (78.4% logic, 21.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'SSeg_unit/SSeg/clk240hz'
  Total number of paths / destination ports: 32 / 11
-------------------------------------------------------------------------
Offset:              5.870ns (Levels of Logic = 2)
  Source:            SSeg_unit/SSeg/hexnum_1 (FF)
  Destination:       SEG<6> (PAD)
  Source Clock:      SSeg_unit/SSeg/clk240hz rising

  Data Path: SSeg_unit/SSeg/hexnum_1 to SEG<6>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              7   0.591   0.883  SSeg_unit/SSeg/hexnum_1 (SSeg_unit/SSeg/hexnum_1)
     LUT4:I0->O            1   0.704   0.420  SSeg_unit/SSeg/Mrom_segnum21 (SEG_2_OBUF)
     OBUF:I->O                 3.272          SEG_2_OBUF (SEG<2>)
    ----------------------------------------
    Total                      5.870ns (4.567ns logic, 1.303ns route)
                                       (77.8% logic, 22.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'software_clk1'
  Total number of paths / destination ports: 5 / 5
-------------------------------------------------------------------------
Offset:              4.283ns (Levels of Logic = 1)
  Source:            UUT/PC4_Reg/Dout_4 (FF)
  Destination:       LED<4> (PAD)
  Source Clock:      software_clk1 falling

  Data Path: UUT/PC4_Reg/Dout_4 to LED<4>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE_1:C->Q            1   0.591   0.420  UUT/PC4_Reg/Dout_4 (UUT/PC4_Reg/Dout_4)
     OBUF:I->O                 3.272          LED_4_OBUF (LED<4>)
    ----------------------------------------
    Total                      4.283ns (3.863ns logic, 0.420ns route)
                                       (90.2% logic, 9.8% route)

=========================================================================


Total REAL time to Xst completion: 18.00 secs
Total CPU time to Xst completion: 18.50 secs
 
--> 


Total memory usage is 544200 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  109 (   0 filtered)
Number of infos    :   20 (   0 filtered)

