

================================================================
== Report Version
================================================================
* Tool:          Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
* Version:       2012.3
* Build date:    Fri Oct 12 10:57:10 AM 2012
* Copyright (C): 2012 Xilinx Inc. All rights reserved.


================================================================
== General Information
================================================================
* Project:  fifo.prj
* Solution: sol
* Date:     Sat Dec  6 15:41:05 2014



================================================================
== User Assignments
================================================================
* Product Family:           zynq zynq_fpv6 
* Part:                     xc7z020clg484-1
* Top Model name:           dut
* Target clock period (ns): 10.00
* Clock uncertainty (ns):   1.25


================================================================
== Performance Estimates
================================================================
+ Summary of timing analysis: 
    * Estimated clock period (ns): 4.35
+ Summary of overall latency (clock cycles): 
    * Best-case latency:    0
    * Average-case latency: 0
    * Worst-case latency:   0


================================================================
== Area Estimates
================================================================
* Summary: 
(Target device: xc7z020clg484-1)
+---+-----------------+---------+-------+--------+-------+-------+
| ID|             Name| BRAM_18K| DSP48E|      FF|    LUT|  SLICE|
+---+-----------------+---------+-------+--------+-------+-------+
|  0|        Component|        -|      -|       -|      -|      -|
|  1|       Expression|        -|      -|       0|     34|      -|
|  2|             FIFO|        -|      -|       -|      -|      -|
|  3|           Memory|        -|      -|       -|      -|      -|
|  4|      Multiplexer|        -|      -|       -|      -|      -|
|  5|         Register|        -|      -|      33|      -|      -|
|  6|      ShiftMemory|        -|      -|       -|      -|      -|
+---+-----------------+---------+-------+--------+-------+-------+
|  -|            Total|        0|      0|      33|     34|      0|
+---+-----------------+---------+-------+--------+-------+-------+
|  -|        Available|      280|    220|  106400|  53200|  13300|
+---+-----------------+---------+-------+--------+-------+-------+
|  -|  Utilization (%)|        0|      0|      ~0|     ~0|      0|
+---+-----------------+---------+-------+--------+-------+-------+

+ Details: 
    * Component: 
    N/A

    * Expression: 
    +---+-----------------------+----+---+---+----+
    | ID|                   Name|  P0| P1| FF| LUT|
    +---+-----------------------+----+---+---+----+
    |  0|  ap_sig_bdd_24 ( or ) |   1|  1|  0|   2|
    |  1|  out_fifo_V_din ( + ) |  32|  2|  0|  32|
    +---+-----------------------+----+---+---+----+
    |  -|                  Total|  33|  3|  0|  34|
    +---+-----------------------+----+---+---+----+

    * FIFO: 
    N/A

    * Memory: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    +---+-----------+-----+-------+----+
    | ID|       Name| Bits| Consts|  FF|
    +---+-----------+-----+-------+----+
    |  0|  ap_CS_fsm|    1|      0|   1|
    |  1|        cnt|   32|      0|  32|
    +---+-----------+-----+-------+----+
    |  -|      Total|   33|      0|  33|
    +---+-----------+-----+-------+----+

    * ShiftMemory: 
    N/A

* Hierarchical Multiplexer Count: 
+---+--------------+-----+-----+------+
| ID|          Name| Size| Bits| Count|
+---+--------------+-----+-----+------+
|  0|  (This level)|    0|    0|     0|
+---+--------------+-----+-----+------+
|  -|         Total|    0|    0|     0|
+---+--------------+-----+-----+------+



================================================================
== Power Estimate
================================================================
* Summary: 
+---+-------------+------+
| ID|         Name| Power|
+---+-------------+------+
|  0|    Component|     -|
|  1|   Expression|     3|
|  2|         FIFO|     -|
|  3|       Memory|     -|
|  4|  Multiplexer|     -|
|  5|     Register|     3|
|  6|  ShiftMemory|     -|
+---+-------------+------+
|  -|        Total|     6|
+---+-------------+------+

* Hierarchical Register Count: 
+---+--------------+------+
| ID|          Name| Count|
+---+--------------+------+
|  0|  (This level)|    33|
+---+--------------+------+
|  -|         Total|    33|
+---+--------------+------+



================================================================
== Interface Summary
================================================================
* Interfaces: 
+---+-------------------+------------+--------------+------+--------------+----------+-----+-----+
| ID|          RTL Ports|      Object|          Type| Scope|   IO Protocol| IO Config|  Dir| Bits|
+---+-------------------+------------+--------------+------+--------------+----------+-----+-----+
|  0|             ap_clk|         dut|  return value|     -|  ap_ctrl_none|         -|   in|    1|
|  1|             ap_rst|           -|             -|     -|             -|         -|   in|    1|
|  2|     in_fifo_V_dout|   in_fifo_V|       pointer|     -|       ap_fifo|         -|   in|   32|
|  3|  in_fifo_V_empty_n|           -|             -|     -|             -|         -|   in|    1|
|  4|     in_fifo_V_read|           -|             -|     -|             -|         -|  out|    1|
|  5|     out_fifo_V_din|  out_fifo_V|       pointer|     -|       ap_fifo|         -|  out|   32|
|  6|  out_fifo_V_full_n|           -|             -|     -|             -|         -|   in|    1|
|  7|   out_fifo_V_write|           -|             -|     -|             -|         -|  out|    1|
+---+-------------------+------------+--------------+------+--------------+----------+-----+-----+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 0
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 1
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
* FSM state operations: 

 <State 1>: 4.35ns
ST_1: empty [1/1] 0.00ns
entry:0  %empty = call i32 (...)* @_ssdm_op_SpecFifo(i32* %out_fifo_V, [8 x i8]* @str1, [8 x i8]* @str1) ; <i32> [#uses=0]

ST_1: empty_3 [1/1] 0.00ns
entry:1  %empty_3 = call i32 (...)* @_ssdm_op_SpecFifo(i32* %in_fifo_V, [8 x i8]* @str, [8 x i8]* @str) ; <i32> [#uses=0]

ST_1: stg_4 [1/1] 0.00ns
entry:2  call void (...)* @_ssdm_op_SpecWire(i32 0, [13 x i8]* @p_str3, [1 x i8]* @p_str4) nounwind

ST_1: tmp_0 [1/1] 1.86ns
entry:3  %tmp_0 = call i32 @_ssdm_op_FifoRead.volatile.i32P(i32* %in_fifo_V) ; <i32> [#uses=0]

ST_1: cnt_load [1/1] 0.00ns
entry:4  %cnt_load = load i32* @cnt, align 4             ; <i32> [#uses=1]

ST_1: tmp [1/1] 2.49ns
entry:5  %tmp = add nsw i32 %cnt_load, -1                ; <i32> [#uses=2]

ST_1: stg_8 [1/1] 0.00ns
entry:6  store i32 %tmp, i32* @cnt, align 4

ST_1: stg_9 [1/1] 1.86ns
entry:7  call void @_ssdm_op_FifoWrite.volatile.i32P(i32* %out_fifo_V, i32 %tmp)

ST_1: stg_10 [1/1] 0.00ns
entry:8  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 1
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_none:ce=0
Port [ in_fifo_V]:  wired=0; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; mode=0xd1c14d0; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ out_fifo_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; mode=0xd374e20; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ cnt]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; mode=0xd374e70; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
empty    (specfifo ) [ 00]
empty_3  (specfifo ) [ 00]
stg_4    (specwire ) [ 00]
tmp_0    (fiforead ) [ 00]
cnt_load (load     ) [ 00]
tmp      (add      ) [ 00]
stg_8    (store    ) [ 00]
stg_9    (fifowrite) [ 00]
stg_10   (ret      ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_fifo_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_fifo_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="out_fifo_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_fifo_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="cnt">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cnt"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecFifo"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str1"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecWire"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_FifoRead.volatile.i32P"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_FifoWrite.volatile.i32P"/></StgValue>
</bind>
</comp>

<comp id="26" class="1004" name="tmp_0_fiforead_fu_26">
<pin_list>
<pin id="27" dir="0" index="0" bw="32" slack="0"/>
<pin id="28" dir="0" index="1" bw="32" slack="0"/>
<pin id="29" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fiforead(1114) " fcode="fiforead"/>
<opset="tmp_0/1 "/>
</bind>
</comp>

<comp id="32" class="1004" name="cnt_load_load_fu_32">
<pin_list>
<pin id="33" dir="0" index="0" bw="32" slack="0"/>
<pin id="34" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="cnt_load/1 "/>
</bind>
</comp>

<comp id="36" class="1004" name="stg_8_store_fu_36">
<pin_list>
<pin id="37" dir="0" index="0" bw="32" slack="0"/>
<pin id="38" dir="0" index="1" bw="32" slack="0"/>
<pin id="39" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_8/1 "/>
</bind>
</comp>

<comp id="41" class="1004" name="stg_9_fifowrite_fu_41">
<pin_list>
<pin id="42" dir="0" index="0" bw="0" slack="0"/>
<pin id="43" dir="0" index="1" bw="32" slack="0"/>
<pin id="44" dir="0" index="2" bw="32" slack="0"/>
<pin id="45" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fifowrite(1115) " fcode="fifowrite"/>
<opset="stg_9/1 "/>
</bind>
</comp>

<comp id="49" class="1004" name="tmp_fu_49">
<pin_list>
<pin id="50" dir="0" index="0" bw="32" slack="0"/>
<pin id="51" dir="0" index="1" bw="3" slack="0"/>
<pin id="52" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="30"><net_src comp="20" pin="0"/><net_sink comp="26" pin=0"/></net>

<net id="31"><net_src comp="0" pin="0"/><net_sink comp="26" pin=1"/></net>

<net id="35"><net_src comp="4" pin="0"/><net_sink comp="32" pin=0"/></net>

<net id="40"><net_src comp="4" pin="0"/><net_sink comp="36" pin=1"/></net>

<net id="46"><net_src comp="24" pin="0"/><net_sink comp="41" pin=0"/></net>

<net id="47"><net_src comp="2" pin="0"/><net_sink comp="41" pin=1"/></net>

<net id="53"><net_src comp="32" pin="1"/><net_sink comp="49" pin=0"/></net>

<net id="54"><net_src comp="22" pin="0"/><net_sink comp="49" pin=1"/></net>

<net id="55"><net_src comp="49" pin="2"/><net_sink comp="36" pin=0"/></net>

<net id="56"><net_src comp="49" pin="2"/><net_sink comp="41" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_fifo_V | {1 }
	Port: cnt | {1 }
  - Chain level:
	State 1
		stg_8 : 1
		stg_9 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|
| Operation|    Functional Unit    |    FF   |   LUT   |
|----------|-----------------------|---------|---------|
|    add   |       tmp_fu_49       |    0    |    32   |
|----------|-----------------------|---------|---------|
| fiforead |  tmp_0_fiforead_fu_26 |    0    |    0    |
|----------|-----------------------|---------|---------|
| fifowrite| stg_9_fifowrite_fu_41 |    0    |    0    |
|----------|-----------------------|---------|---------|
|   Total  |                       |    0    |    32   |
|----------|-----------------------|---------|---------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   32   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |    -   |    -   |
+-----------+--------+--------+
|   Total   |    0   |   32   |
+-----------+--------+--------+
