{
  "nodes":
  [
    {
      "name":"myproject"
      , "id":4278726184
      , "type":"component"
      , "children":
      [
        {
          "name":"Local Memory"
          , "id":1
          , "type":"memtype"
          , "children":
          [
            {
              "name":"w3"
              , "id":2
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/renz/hls4ml_14/firmware/weights/w3.h"
                          , "line":"15"
                        }
                      ]
                    }
                  ]
                  , "Requested size":"16 kilobytes"
                  , "Implemented size":"16 kilobytes = (16 banks) x (512 words per bank) x (2 bytes per word)"
                  , "Memory Usage":""
                  , "Number of banks":"16"
                  , "Bank width (word size)":"2 bytes"
                  , "Bank depth":"512 words"
                  , "Number of replicates":"1"
                  , "Number of private copies":"1"
                  , "RAM Mode":"True dual-port"
                  , "Pump configuration":"Single-pumped"
                  , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bit</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td></tr><tr><td>Word address bits</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td></td></tr><tr><td>Bank bits</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                  , "User defined attributes":"memory(BLOCK_RAM), bankwidth(2), numbanks(16), max_replicates(1)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/renz/hls4ml_14/firmware/weights/w3.h"
                    , "line":15
                  }
                ]
              ]
              , "type":"romsys"
              , "children":
              [
                {
                  "name":"Bank 0"
                  , "id":3
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Memory Usage":""
                      , "Bank width":"2 bytes"
                      , "Bank depth":"512 words"
                      , "Implemented bank size":"1024 bytes = (512 words) x (2 bytes per word)"
                      , "Number of active ports":"2"
                      , "Number of read ports":"2"
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bit</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td></tr><tr><td>Word address bits</td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td></td></tr><tr><td>Bank bits</td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/renz/hls4ml_14/firmware/weights/w3.h"
                        , "line":15
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":4
                      , "padding":"0"
                      , "depth":"512"
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"1024 bytes = (512 words) x (2 bytes per word)"
                          , "Memory Usage":""
                          , "Number of physical ports":"2"
                          , "Number of read ports":"2"
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bit</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td></tr><tr><td>Word address bits</td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td></td></tr><tr><td>Bank bits</td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/home/renz/hls4ml_14/firmware/weights/w3.h"
                            , "line":15
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"R"
                          , "id":5
                          , "type":"port"
                        }
                        , {
                          "name":"R"
                          , "id":6
                          , "type":"port"
                        }
                      ]
                    }
                  ]
                }
                , {
                  "name":"Bank 1"
                  , "id":7
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Memory Usage":""
                      , "Bank width":"2 bytes"
                      , "Bank depth":"512 words"
                      , "Implemented bank size":"1024 bytes = (512 words) x (2 bytes per word)"
                      , "Number of active ports":"2"
                      , "Number of read ports":"2"
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bit</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td></tr><tr><td>Word address bits</td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td></td></tr><tr><td>Bank bits</td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/renz/hls4ml_14/firmware/weights/w3.h"
                        , "line":15
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":8
                      , "padding":"0"
                      , "depth":"512"
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"1024 bytes = (512 words) x (2 bytes per word)"
                          , "Memory Usage":""
                          , "Number of physical ports":"2"
                          , "Number of read ports":"2"
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bit</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td></tr><tr><td>Word address bits</td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td></td></tr><tr><td>Bank bits</td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/home/renz/hls4ml_14/firmware/weights/w3.h"
                            , "line":15
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"R"
                          , "id":9
                          , "type":"port"
                        }
                        , {
                          "name":"R"
                          , "id":10
                          , "type":"port"
                        }
                      ]
                    }
                  ]
                }
                , {
                  "name":"Bank 2"
                  , "id":11
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Memory Usage":""
                      , "Bank width":"2 bytes"
                      , "Bank depth":"512 words"
                      , "Implemented bank size":"1024 bytes = (512 words) x (2 bytes per word)"
                      , "Number of active ports":"2"
                      , "Number of read ports":"2"
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bit</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td></tr><tr><td>Word address bits</td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td></td></tr><tr><td>Bank bits</td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/renz/hls4ml_14/firmware/weights/w3.h"
                        , "line":15
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":12
                      , "padding":"0"
                      , "depth":"512"
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"1024 bytes = (512 words) x (2 bytes per word)"
                          , "Memory Usage":""
                          , "Number of physical ports":"2"
                          , "Number of read ports":"2"
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bit</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td></tr><tr><td>Word address bits</td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td></td></tr><tr><td>Bank bits</td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/home/renz/hls4ml_14/firmware/weights/w3.h"
                            , "line":15
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"R"
                          , "id":13
                          , "type":"port"
                        }
                        , {
                          "name":"R"
                          , "id":14
                          , "type":"port"
                        }
                      ]
                    }
                  ]
                }
                , {
                  "name":"Bank 3"
                  , "id":15
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Memory Usage":""
                      , "Bank width":"2 bytes"
                      , "Bank depth":"512 words"
                      , "Implemented bank size":"1024 bytes = (512 words) x (2 bytes per word)"
                      , "Number of active ports":"2"
                      , "Number of read ports":"2"
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bit</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td></tr><tr><td>Word address bits</td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td></td></tr><tr><td>Bank bits</td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/renz/hls4ml_14/firmware/weights/w3.h"
                        , "line":15
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":16
                      , "padding":"0"
                      , "depth":"512"
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"1024 bytes = (512 words) x (2 bytes per word)"
                          , "Memory Usage":""
                          , "Number of physical ports":"2"
                          , "Number of read ports":"2"
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bit</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td></tr><tr><td>Word address bits</td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td></td></tr><tr><td>Bank bits</td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/home/renz/hls4ml_14/firmware/weights/w3.h"
                            , "line":15
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"R"
                          , "id":17
                          , "type":"port"
                        }
                        , {
                          "name":"R"
                          , "id":18
                          , "type":"port"
                        }
                      ]
                    }
                  ]
                }
                , {
                  "name":"Bank 4"
                  , "id":19
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Memory Usage":""
                      , "Bank width":"2 bytes"
                      , "Bank depth":"512 words"
                      , "Implemented bank size":"1024 bytes = (512 words) x (2 bytes per word)"
                      , "Number of active ports":"2"
                      , "Number of read ports":"2"
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bit</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td></tr><tr><td>Word address bits</td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td></td></tr><tr><td>Bank bits</td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/renz/hls4ml_14/firmware/weights/w3.h"
                        , "line":15
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":20
                      , "padding":"0"
                      , "depth":"512"
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"1024 bytes = (512 words) x (2 bytes per word)"
                          , "Memory Usage":""
                          , "Number of physical ports":"2"
                          , "Number of read ports":"2"
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bit</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td></tr><tr><td>Word address bits</td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td></td></tr><tr><td>Bank bits</td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/home/renz/hls4ml_14/firmware/weights/w3.h"
                            , "line":15
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"R"
                          , "id":21
                          , "type":"port"
                        }
                        , {
                          "name":"R"
                          , "id":22
                          , "type":"port"
                        }
                      ]
                    }
                  ]
                }
                , {
                  "name":"Bank 5"
                  , "id":23
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Memory Usage":""
                      , "Bank width":"2 bytes"
                      , "Bank depth":"512 words"
                      , "Implemented bank size":"1024 bytes = (512 words) x (2 bytes per word)"
                      , "Number of active ports":"2"
                      , "Number of read ports":"2"
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bit</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td></tr><tr><td>Word address bits</td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td></td></tr><tr><td>Bank bits</td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/renz/hls4ml_14/firmware/weights/w3.h"
                        , "line":15
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":24
                      , "padding":"0"
                      , "depth":"512"
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"1024 bytes = (512 words) x (2 bytes per word)"
                          , "Memory Usage":""
                          , "Number of physical ports":"2"
                          , "Number of read ports":"2"
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bit</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td></tr><tr><td>Word address bits</td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td></td></tr><tr><td>Bank bits</td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/home/renz/hls4ml_14/firmware/weights/w3.h"
                            , "line":15
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"R"
                          , "id":25
                          , "type":"port"
                        }
                        , {
                          "name":"R"
                          , "id":26
                          , "type":"port"
                        }
                      ]
                    }
                  ]
                }
                , {
                  "name":"Bank 6"
                  , "id":27
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Memory Usage":""
                      , "Bank width":"2 bytes"
                      , "Bank depth":"512 words"
                      , "Implemented bank size":"1024 bytes = (512 words) x (2 bytes per word)"
                      , "Number of active ports":"2"
                      , "Number of read ports":"2"
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bit</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td></tr><tr><td>Word address bits</td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td></td></tr><tr><td>Bank bits</td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/renz/hls4ml_14/firmware/weights/w3.h"
                        , "line":15
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":28
                      , "padding":"0"
                      , "depth":"512"
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"1024 bytes = (512 words) x (2 bytes per word)"
                          , "Memory Usage":""
                          , "Number of physical ports":"2"
                          , "Number of read ports":"2"
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bit</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td></tr><tr><td>Word address bits</td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td></td></tr><tr><td>Bank bits</td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/home/renz/hls4ml_14/firmware/weights/w3.h"
                            , "line":15
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"R"
                          , "id":29
                          , "type":"port"
                        }
                        , {
                          "name":"R"
                          , "id":30
                          , "type":"port"
                        }
                      ]
                    }
                  ]
                }
                , {
                  "name":"Bank 7"
                  , "id":31
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Memory Usage":""
                      , "Bank width":"2 bytes"
                      , "Bank depth":"512 words"
                      , "Implemented bank size":"1024 bytes = (512 words) x (2 bytes per word)"
                      , "Number of active ports":"2"
                      , "Number of read ports":"2"
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bit</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td></tr><tr><td>Word address bits</td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td></td></tr><tr><td>Bank bits</td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/renz/hls4ml_14/firmware/weights/w3.h"
                        , "line":15
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":32
                      , "padding":"0"
                      , "depth":"512"
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"1024 bytes = (512 words) x (2 bytes per word)"
                          , "Memory Usage":""
                          , "Number of physical ports":"2"
                          , "Number of read ports":"2"
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bit</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td></tr><tr><td>Word address bits</td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td></td></tr><tr><td>Bank bits</td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/home/renz/hls4ml_14/firmware/weights/w3.h"
                            , "line":15
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"R"
                          , "id":33
                          , "type":"port"
                        }
                        , {
                          "name":"R"
                          , "id":34
                          , "type":"port"
                        }
                      ]
                    }
                  ]
                }
                , {
                  "name":"Bank 8"
                  , "id":35
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Memory Usage":""
                      , "Bank width":"2 bytes"
                      , "Bank depth":"512 words"
                      , "Implemented bank size":"1024 bytes = (512 words) x (2 bytes per word)"
                      , "Number of active ports":"2"
                      , "Number of read ports":"2"
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bit</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td></tr><tr><td>Word address bits</td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td></td></tr><tr><td>Bank bits</td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/renz/hls4ml_14/firmware/weights/w3.h"
                        , "line":15
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":36
                      , "padding":"0"
                      , "depth":"512"
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"1024 bytes = (512 words) x (2 bytes per word)"
                          , "Memory Usage":""
                          , "Number of physical ports":"2"
                          , "Number of read ports":"2"
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bit</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td></tr><tr><td>Word address bits</td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td></td></tr><tr><td>Bank bits</td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/home/renz/hls4ml_14/firmware/weights/w3.h"
                            , "line":15
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"R"
                          , "id":37
                          , "type":"port"
                        }
                        , {
                          "name":"R"
                          , "id":38
                          , "type":"port"
                        }
                      ]
                    }
                  ]
                }
                , {
                  "name":"Bank 9"
                  , "id":39
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Memory Usage":""
                      , "Bank width":"2 bytes"
                      , "Bank depth":"512 words"
                      , "Implemented bank size":"1024 bytes = (512 words) x (2 bytes per word)"
                      , "Number of active ports":"2"
                      , "Number of read ports":"2"
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bit</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td></tr><tr><td>Word address bits</td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td></td></tr><tr><td>Bank bits</td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/renz/hls4ml_14/firmware/weights/w3.h"
                        , "line":15
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":40
                      , "padding":"0"
                      , "depth":"512"
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"1024 bytes = (512 words) x (2 bytes per word)"
                          , "Memory Usage":""
                          , "Number of physical ports":"2"
                          , "Number of read ports":"2"
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bit</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td></tr><tr><td>Word address bits</td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td></td></tr><tr><td>Bank bits</td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/home/renz/hls4ml_14/firmware/weights/w3.h"
                            , "line":15
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"R"
                          , "id":41
                          , "type":"port"
                        }
                        , {
                          "name":"R"
                          , "id":42
                          , "type":"port"
                        }
                      ]
                    }
                  ]
                }
                , {
                  "name":"Bank 10"
                  , "id":43
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Memory Usage":""
                      , "Bank width":"2 bytes"
                      , "Bank depth":"512 words"
                      , "Implemented bank size":"1024 bytes = (512 words) x (2 bytes per word)"
                      , "Number of active ports":"2"
                      , "Number of read ports":"2"
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bit</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td></tr><tr><td>Word address bits</td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td></td></tr><tr><td>Bank bits</td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/renz/hls4ml_14/firmware/weights/w3.h"
                        , "line":15
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":44
                      , "padding":"0"
                      , "depth":"512"
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"1024 bytes = (512 words) x (2 bytes per word)"
                          , "Memory Usage":""
                          , "Number of physical ports":"2"
                          , "Number of read ports":"2"
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bit</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td></tr><tr><td>Word address bits</td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td></td></tr><tr><td>Bank bits</td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/home/renz/hls4ml_14/firmware/weights/w3.h"
                            , "line":15
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"R"
                          , "id":45
                          , "type":"port"
                        }
                        , {
                          "name":"R"
                          , "id":46
                          , "type":"port"
                        }
                      ]
                    }
                  ]
                }
                , {
                  "name":"Bank 11"
                  , "id":47
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Memory Usage":""
                      , "Bank width":"2 bytes"
                      , "Bank depth":"512 words"
                      , "Implemented bank size":"1024 bytes = (512 words) x (2 bytes per word)"
                      , "Number of active ports":"2"
                      , "Number of read ports":"2"
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bit</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td></tr><tr><td>Word address bits</td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td></td></tr><tr><td>Bank bits</td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/renz/hls4ml_14/firmware/weights/w3.h"
                        , "line":15
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":48
                      , "padding":"0"
                      , "depth":"512"
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"1024 bytes = (512 words) x (2 bytes per word)"
                          , "Memory Usage":""
                          , "Number of physical ports":"2"
                          , "Number of read ports":"2"
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bit</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td></tr><tr><td>Word address bits</td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td></td></tr><tr><td>Bank bits</td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/home/renz/hls4ml_14/firmware/weights/w3.h"
                            , "line":15
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"R"
                          , "id":49
                          , "type":"port"
                        }
                        , {
                          "name":"R"
                          , "id":50
                          , "type":"port"
                        }
                      ]
                    }
                  ]
                }
                , {
                  "name":"Bank 12"
                  , "id":51
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Memory Usage":""
                      , "Bank width":"2 bytes"
                      , "Bank depth":"512 words"
                      , "Implemented bank size":"1024 bytes = (512 words) x (2 bytes per word)"
                      , "Number of active ports":"2"
                      , "Number of read ports":"2"
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bit</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td></tr><tr><td>Word address bits</td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td></td></tr><tr><td>Bank bits</td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/renz/hls4ml_14/firmware/weights/w3.h"
                        , "line":15
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":52
                      , "padding":"0"
                      , "depth":"512"
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"1024 bytes = (512 words) x (2 bytes per word)"
                          , "Memory Usage":""
                          , "Number of physical ports":"2"
                          , "Number of read ports":"2"
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bit</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td></tr><tr><td>Word address bits</td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td></td></tr><tr><td>Bank bits</td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>0</b></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/home/renz/hls4ml_14/firmware/weights/w3.h"
                            , "line":15
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"R"
                          , "id":53
                          , "type":"port"
                        }
                        , {
                          "name":"R"
                          , "id":54
                          , "type":"port"
                        }
                      ]
                    }
                  ]
                }
                , {
                  "name":"Bank 13"
                  , "id":55
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Memory Usage":""
                      , "Bank width":"2 bytes"
                      , "Bank depth":"512 words"
                      , "Implemented bank size":"1024 bytes = (512 words) x (2 bytes per word)"
                      , "Number of active ports":"2"
                      , "Number of read ports":"2"
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bit</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td></tr><tr><td>Word address bits</td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td></td></tr><tr><td>Bank bits</td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/renz/hls4ml_14/firmware/weights/w3.h"
                        , "line":15
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":56
                      , "padding":"0"
                      , "depth":"512"
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"1024 bytes = (512 words) x (2 bytes per word)"
                          , "Memory Usage":""
                          , "Number of physical ports":"2"
                          , "Number of read ports":"2"
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bit</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td></tr><tr><td>Word address bits</td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td></td></tr><tr><td>Bank bits</td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td><b>1</b></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/home/renz/hls4ml_14/firmware/weights/w3.h"
                            , "line":15
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"R"
                          , "id":57
                          , "type":"port"
                        }
                        , {
                          "name":"R"
                          , "id":58
                          , "type":"port"
                        }
                      ]
                    }
                  ]
                }
                , {
                  "name":"Bank 14"
                  , "id":59
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Memory Usage":""
                      , "Bank width":"2 bytes"
                      , "Bank depth":"512 words"
                      , "Implemented bank size":"1024 bytes = (512 words) x (2 bytes per word)"
                      , "Number of active ports":"2"
                      , "Number of read ports":"2"
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bit</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td></tr><tr><td>Word address bits</td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td></td></tr><tr><td>Bank bits</td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/renz/hls4ml_14/firmware/weights/w3.h"
                        , "line":15
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":60
                      , "padding":"0"
                      , "depth":"512"
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"1024 bytes = (512 words) x (2 bytes per word)"
                          , "Memory Usage":""
                          , "Number of physical ports":"2"
                          , "Number of read ports":"2"
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bit</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td></tr><tr><td>Word address bits</td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td></td></tr><tr><td>Bank bits</td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>0</b></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/home/renz/hls4ml_14/firmware/weights/w3.h"
                            , "line":15
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"R"
                          , "id":61
                          , "type":"port"
                        }
                        , {
                          "name":"R"
                          , "id":62
                          , "type":"port"
                        }
                      ]
                    }
                  ]
                }
                , {
                  "name":"Bank 15"
                  , "id":63
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Memory Usage":""
                      , "Bank width":"2 bytes"
                      , "Bank depth":"512 words"
                      , "Implemented bank size":"1024 bytes = (512 words) x (2 bytes per word)"
                      , "Number of active ports":"2"
                      , "Number of read ports":"2"
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bit</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td></tr><tr><td>Word address bits</td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td></td></tr><tr><td>Bank bits</td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/renz/hls4ml_14/firmware/weights/w3.h"
                        , "line":15
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":64
                      , "padding":"0"
                      , "depth":"512"
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"1024 bytes = (512 words) x (2 bytes per word)"
                          , "Memory Usage":""
                          , "Number of physical ports":"2"
                          , "Number of read ports":"2"
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>13</sub></td><td>b<sub>12</sub></td><td>b<sub>11</sub></td><td>b<sub>10</sub></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bit</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>0</td></tr><tr><td>Word address bits</td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td>b<sub>9</sub></td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td></td></tr><tr><td>Bank bits</td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td><b>1</b></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/home/renz/hls4ml_14/firmware/weights/w3.h"
                            , "line":15
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"R"
                          , "id":65
                          , "type":"port"
                        }
                        , {
                          "name":"R"
                          , "id":66
                          , "type":"port"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "name":"w6"
              , "id":67
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/renz/hls4ml_14/firmware/weights/w6.h"
                          , "line":"12"
                        }
                      ]
                    }
                  ]
                  , "Requested size":"640 bytes"
                  , "Implemented size":"6400 bytes"
                  , "Number of banks":"1"
                  , "Number of replicates":"10"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/renz/hls4ml_14/firmware/weights/w6.h"
                    , "line":12
                  }
                ]
              ]
              , "type":"romsys"
              , "children":
              [
                {
                  "name":"Bank 0"
                  , "id":68
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Bank width":"16 bits"
                      , "Implemented size":"6400 bytes"
                      , "Number of replicates":"10"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/renz/hls4ml_14/firmware/weights/w6.h"
                        , "line":12
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":69
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Width":"16 bits"
                          , "Depth":"320 words"
                          , "Size":"640 bytes"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/home/renz/hls4ml_14/firmware/weights/w6.h"
                            , "line":12
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"R"
                          , "id":70
                          , "type":"port"
                        }
                      ]
                    }
                    , {
                      "name":"Replicate 1"
                      , "id":71
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Width":"16 bits"
                          , "Depth":"320 words"
                          , "Size":"640 bytes"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/home/renz/hls4ml_14/firmware/weights/w6.h"
                            , "line":12
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"R"
                          , "id":72
                          , "type":"port"
                        }
                      ]
                    }
                    , {
                      "name":"Replicate 2"
                      , "id":73
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Width":"16 bits"
                          , "Depth":"320 words"
                          , "Size":"640 bytes"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/home/renz/hls4ml_14/firmware/weights/w6.h"
                            , "line":12
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"R"
                          , "id":74
                          , "type":"port"
                        }
                      ]
                    }
                    , {
                      "name":"Replicate 3"
                      , "id":75
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Width":"16 bits"
                          , "Depth":"320 words"
                          , "Size":"640 bytes"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/home/renz/hls4ml_14/firmware/weights/w6.h"
                            , "line":12
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"R"
                          , "id":76
                          , "type":"port"
                        }
                      ]
                    }
                    , {
                      "name":"Replicate 4"
                      , "id":77
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Width":"16 bits"
                          , "Depth":"320 words"
                          , "Size":"640 bytes"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/home/renz/hls4ml_14/firmware/weights/w6.h"
                            , "line":12
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"R"
                          , "id":78
                          , "type":"port"
                        }
                      ]
                    }
                    , {
                      "name":"Replicate 5"
                      , "id":79
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Width":"16 bits"
                          , "Depth":"320 words"
                          , "Size":"640 bytes"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/home/renz/hls4ml_14/firmware/weights/w6.h"
                            , "line":12
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"R"
                          , "id":80
                          , "type":"port"
                        }
                      ]
                    }
                    , {
                      "name":"Replicate 6"
                      , "id":81
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Width":"16 bits"
                          , "Depth":"320 words"
                          , "Size":"640 bytes"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/home/renz/hls4ml_14/firmware/weights/w6.h"
                            , "line":12
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"R"
                          , "id":82
                          , "type":"port"
                        }
                      ]
                    }
                    , {
                      "name":"Replicate 7"
                      , "id":83
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Width":"16 bits"
                          , "Depth":"320 words"
                          , "Size":"640 bytes"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/home/renz/hls4ml_14/firmware/weights/w6.h"
                            , "line":12
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"R"
                          , "id":84
                          , "type":"port"
                        }
                      ]
                    }
                    , {
                      "name":"Replicate 8"
                      , "id":85
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Width":"16 bits"
                          , "Depth":"320 words"
                          , "Size":"640 bytes"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/home/renz/hls4ml_14/firmware/weights/w6.h"
                            , "line":12
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"R"
                          , "id":86
                          , "type":"port"
                        }
                      ]
                    }
                    , {
                      "name":"Replicate 9"
                      , "id":87
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Width":"16 bits"
                          , "Depth":"320 words"
                          , "Size":"640 bytes"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/home/renz/hls4ml_14/firmware/weights/w6.h"
                            , "line":12
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"R"
                          , "id":88
                          , "type":"port"
                        }
                      ]
                    }
                  ]
                }
              ]
            }
            , {
              "name":"inputs.input_2"
              , "id":89
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/renz/hls4ml_14/firmware/myproject.cpp"
                          , "line":"47"
                        }
                      ]
                    }
                  ]
                  , "Requested size":"392 bytes"
                  , "Implemented size":"512 bytes = (1 word per bank) x (512 bytes per word)"
                  , "Memory Usage":"256 MLABs"
                  , "Number of banks":"1"
                  , "Bank width (word size)":"512 bytes"
                  , "Bank depth":"1 word"
                  , "Number of replicates":"1"
                  , "Number of private copies":"1"
                  , "RAM Mode":"Simple dual-port"
                  , "Pump configuration":"Single-pumped"
                  , "Additional information":"In each private copy:</br>  Variable 'inputs.input_2' occupies memory words [0-0] and has 256 array elements per memory word."
                  , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr></table>"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/renz/hls4ml_14/firmware/myproject.cpp"
                    , "line":47
                  }
                ]
              ]
              , "type":"memsys"
              , "children":
              [
                {
                  "name":"Bank 0"
                  , "id":90
                  , "details":
                  [
                    {
                      "type":"table"
                      , "Memory Usage":"256 MLABs"
                      , "Bank width":"512 bytes"
                      , "Bank depth":"1 word"
                      , "Implemented bank size":"512 bytes = (1 word) x (512 bytes per word)"
                      , "Number of active ports":"2"
                      , "Number of read ports":"1"
                      , "Number of write ports":"1"
                      , "Additional information":"In each private copy:</br>  Variable 'inputs.input_2' occupies memory words [0-0] and has 256 array elements per memory word."
                      , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr></table>"
                    }
                  ]
                  , "debug":
                  [
                    [
                      {
                        "filename":"/home/renz/hls4ml_14/firmware/myproject.cpp"
                        , "line":47
                      }
                    ]
                  ]
                  , "type":"bank"
                  , "children":
                  [
                    {
                      "name":"Replicate 0"
                      , "id":91
                      , "padding":"0"
                      , "depth":"1"
                      , "details":
                      [
                        {
                          "type":"table"
                          , "Implemented size":"512 bytes = (1 word) x (512 bytes per word)"
                          , "Memory Usage":"256 MLABs"
                          , "Number of physical ports":"2"
                          , "Number of read ports":"1"
                          , "Number of write ports":"1"
                          , "Additional information":"In each private copy:</br>  Variable 'inputs.input_2' occupies memory words [0-0] and has 256 array elements per memory word."
                          , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr></table>"
                        }
                      ]
                      , "debug":
                      [
                        [
                          {
                            "filename":"/home/renz/hls4ml_14/firmware/myproject.cpp"
                            , "line":47
                          }
                        ]
                      ]
                      , "type":"replicate"
                      , "children":
                      [
                        {
                          "name":"R"
                          , "id":92
                          , "type":"port"
                        }
                        , {
                          "name":"W"
                          , "id":93
                          , "type":"port"
                        }
                      ]
                      , "copies":
                      {
                        "num":1
                        , "details":
                        [
                          {
                            "type":"table"
                            , "Width":"512 bytes"
                            , "Depth per copy (including padding)":"1 word"
                            , "Number of private copies":"1"
                            , "Additional information":"In each private copy:</br>  Variable 'inputs.input_2' occupies memory words [0-0] and has 256 array elements per memory word."
                            , "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>8</sub></td><td>b<sub>7</sub></td><td>b<sub>6</sub></td><td>b<sub>5</sub></td><td>b<sub>4</sub></td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr></table>"
                          }
                        ]
                      }
                    }
                  ]
                }
              ]
            }
            , {
              "name":"inputs"
              , "id":94
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/renz/hls4ml_14/firmware/myproject.cpp"
                          , "line":"47"
                        }
                      ]
                    }
                  ]
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/renz/hls4ml_14/firmware/myproject.cpp"
                    , "line":47
                  }
                ]
              ]
              , "type":"unsynth"
            }
            , {
              "name":"layer3_out[4]..value"
              , "id":95
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/renz/hls4ml_14/firmware/myproject.cpp"
                          , "line":"62"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/renz/hls4ml_14/firmware/myproject.cpp"
                    , "line":62
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"layer3_out[31]..value"
              , "id":96
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/renz/hls4ml_14/firmware/myproject.cpp"
                          , "line":"62"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/renz/hls4ml_14/firmware/myproject.cpp"
                    , "line":62
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"layer3_out[10]..value"
              , "id":97
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/renz/hls4ml_14/firmware/myproject.cpp"
                          , "line":"62"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/renz/hls4ml_14/firmware/myproject.cpp"
                    , "line":62
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"layer3_out[30]..value"
              , "id":98
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/renz/hls4ml_14/firmware/myproject.cpp"
                          , "line":"62"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/renz/hls4ml_14/firmware/myproject.cpp"
                    , "line":62
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"layer3_out[13]..value"
              , "id":99
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/renz/hls4ml_14/firmware/myproject.cpp"
                          , "line":"62"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/renz/hls4ml_14/firmware/myproject.cpp"
                    , "line":62
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"layer3_out[29]..value"
              , "id":100
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/renz/hls4ml_14/firmware/myproject.cpp"
                          , "line":"62"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/renz/hls4ml_14/firmware/myproject.cpp"
                    , "line":62
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"layer3_out[6]..value"
              , "id":101
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/renz/hls4ml_14/firmware/myproject.cpp"
                          , "line":"62"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/renz/hls4ml_14/firmware/myproject.cpp"
                    , "line":62
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"layer3_out[26]..value"
              , "id":102
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/renz/hls4ml_14/firmware/myproject.cpp"
                          , "line":"62"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/renz/hls4ml_14/firmware/myproject.cpp"
                    , "line":62
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"layer3_out[11]..value"
              , "id":103
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/renz/hls4ml_14/firmware/myproject.cpp"
                          , "line":"62"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/renz/hls4ml_14/firmware/myproject.cpp"
                    , "line":62
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"layer3_out[5]..value"
              , "id":104
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/renz/hls4ml_14/firmware/myproject.cpp"
                          , "line":"62"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/renz/hls4ml_14/firmware/myproject.cpp"
                    , "line":62
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"layer3_out[3]..value"
              , "id":105
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/renz/hls4ml_14/firmware/myproject.cpp"
                          , "line":"62"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/renz/hls4ml_14/firmware/myproject.cpp"
                    , "line":62
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"layer3_out[9]..value"
              , "id":106
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/renz/hls4ml_14/firmware/myproject.cpp"
                          , "line":"62"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/renz/hls4ml_14/firmware/myproject.cpp"
                    , "line":62
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"layer3_out[17]..value"
              , "id":107
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/renz/hls4ml_14/firmware/myproject.cpp"
                          , "line":"62"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/renz/hls4ml_14/firmware/myproject.cpp"
                    , "line":62
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"layer3_out[14]..value"
              , "id":108
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/renz/hls4ml_14/firmware/myproject.cpp"
                          , "line":"62"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/renz/hls4ml_14/firmware/myproject.cpp"
                    , "line":62
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"layer3_out[23]..value"
              , "id":109
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/renz/hls4ml_14/firmware/myproject.cpp"
                          , "line":"62"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/renz/hls4ml_14/firmware/myproject.cpp"
                    , "line":62
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"layer3_out[25]..value"
              , "id":110
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/renz/hls4ml_14/firmware/myproject.cpp"
                          , "line":"62"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/renz/hls4ml_14/firmware/myproject.cpp"
                    , "line":62
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"layer3_out[15]..value"
              , "id":111
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/renz/hls4ml_14/firmware/myproject.cpp"
                          , "line":"62"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/renz/hls4ml_14/firmware/myproject.cpp"
                    , "line":62
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"layer3_out[19]..value"
              , "id":112
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/renz/hls4ml_14/firmware/myproject.cpp"
                          , "line":"62"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/renz/hls4ml_14/firmware/myproject.cpp"
                    , "line":62
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"layer3_out[20]..value"
              , "id":113
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/renz/hls4ml_14/firmware/myproject.cpp"
                          , "line":"62"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/renz/hls4ml_14/firmware/myproject.cpp"
                    , "line":62
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"layer3_out[12]..value"
              , "id":114
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/renz/hls4ml_14/firmware/myproject.cpp"
                          , "line":"62"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/renz/hls4ml_14/firmware/myproject.cpp"
                    , "line":62
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"layer3_out[8]..value"
              , "id":115
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/renz/hls4ml_14/firmware/myproject.cpp"
                          , "line":"62"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/renz/hls4ml_14/firmware/myproject.cpp"
                    , "line":62
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"layer3_out[1]..value"
              , "id":116
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/renz/hls4ml_14/firmware/myproject.cpp"
                          , "line":"62"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/renz/hls4ml_14/firmware/myproject.cpp"
                    , "line":62
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"layer3_out[18]..value"
              , "id":117
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/renz/hls4ml_14/firmware/myproject.cpp"
                          , "line":"62"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/renz/hls4ml_14/firmware/myproject.cpp"
                    , "line":62
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"layer3_out[21]..value"
              , "id":118
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/renz/hls4ml_14/firmware/myproject.cpp"
                          , "line":"62"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/renz/hls4ml_14/firmware/myproject.cpp"
                    , "line":62
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"layer3_out[22]..value"
              , "id":119
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/renz/hls4ml_14/firmware/myproject.cpp"
                          , "line":"62"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/renz/hls4ml_14/firmware/myproject.cpp"
                    , "line":62
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"layer3_out[2]..value"
              , "id":120
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/renz/hls4ml_14/firmware/myproject.cpp"
                          , "line":"62"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/renz/hls4ml_14/firmware/myproject.cpp"
                    , "line":62
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"layer3_out[7]..value"
              , "id":121
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/renz/hls4ml_14/firmware/myproject.cpp"
                          , "line":"62"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/renz/hls4ml_14/firmware/myproject.cpp"
                    , "line":62
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"layer3_out[27]..value"
              , "id":122
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/renz/hls4ml_14/firmware/myproject.cpp"
                          , "line":"62"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/renz/hls4ml_14/firmware/myproject.cpp"
                    , "line":62
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"layer3_out[28]..value"
              , "id":123
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/renz/hls4ml_14/firmware/myproject.cpp"
                          , "line":"62"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/renz/hls4ml_14/firmware/myproject.cpp"
                    , "line":62
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"layer3_out[16]..value"
              , "id":124
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/renz/hls4ml_14/firmware/myproject.cpp"
                          , "line":"62"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/renz/hls4ml_14/firmware/myproject.cpp"
                    , "line":62
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"layer3_out[24]..value"
              , "id":125
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/renz/hls4ml_14/firmware/myproject.cpp"
                          , "line":"62"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/renz/hls4ml_14/firmware/myproject.cpp"
                    , "line":62
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"layer3_out[0]..value"
              , "id":126
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/renz/hls4ml_14/firmware/myproject.cpp"
                          , "line":"62"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/renz/hls4ml_14/firmware/myproject.cpp"
                    , "line":62
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"layer5_out"
              , "id":127
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/renz/hls4ml_14/firmware/myproject.cpp"
                          , "line":"65"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/renz/hls4ml_14/firmware/myproject.cpp"
                    , "line":65
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"layer6_out"
              , "id":128
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/renz/hls4ml_14/firmware/myproject.cpp"
                          , "line":"68"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/renz/hls4ml_14/firmware/myproject.cpp"
                    , "line":68
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"acc"
              , "id":129
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/renz/hls4ml_14/firmware/nnet_utils/nnet_dense.h"
                          , "line":"114"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/renz/hls4ml_14/firmware/nnet_utils/nnet_dense.h"
                    , "line":114
                  }
                ]
              ]
              , "type":"reg"
            }
            , {
              "name":"mult"
              , "id":130
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/renz/hls4ml_14/firmware/nnet_utils/nnet_dense.h"
                          , "line":"124"
                        }
                      ]
                    }
                  ]
                  , "Additional information":"This variable is carried through the pipeline in registers (rather than being stored in RAM)"
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/renz/hls4ml_14/firmware/nnet_utils/nnet_dense.h"
                    , "line":124
                  }
                ]
              ]
              , "type":"reg"
            }
          ]
        }
        , {
          "name":"Load"
          , "id":4279285720
          , "details":
          [
            {
              "type":"table"
              , "Width":"16 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"w3"
              , "Start cycle":"4"
              , "Latency":"3"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/renz/intelFPGA_pro/24.1/hls/include/HLS/ac_fixed.h"
                      , "line":"300"
                    }
                    , {
                      "filename":"/home/renz/hls4ml_14/firmware/nnet_utils/nnet_dense.h"
                      , "line":"133"
                    }
                    , {
                      "filename":"/home/renz/hls4ml_14/firmware/nnet_utils/nnet_dense.h"
                      , "line":"163"
                    }
                    , {
                      "filename":"/home/renz/hls4ml_14/firmware/myproject.cpp"
                      , "line":"63"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Reference Manual"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":""
                , "line":0
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":4279203976
          , "details":
          [
            {
              "type":"table"
              , "Width":"16 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"w3"
              , "Start cycle":"4"
              , "Latency":"3"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/renz/intelFPGA_pro/24.1/hls/include/HLS/ac_fixed.h"
                      , "line":"300"
                    }
                    , {
                      "filename":"/home/renz/hls4ml_14/firmware/nnet_utils/nnet_dense.h"
                      , "line":"133"
                    }
                    , {
                      "filename":"/home/renz/hls4ml_14/firmware/nnet_utils/nnet_dense.h"
                      , "line":"163"
                    }
                    , {
                      "filename":"/home/renz/hls4ml_14/firmware/myproject.cpp"
                      , "line":"63"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Reference Manual"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":""
                , "line":0
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":4278595912
          , "details":
          [
            {
              "type":"table"
              , "Width":"16 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"w3"
              , "Start cycle":"4"
              , "Latency":"3"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/renz/intelFPGA_pro/24.1/hls/include/HLS/ac_fixed.h"
                      , "line":"300"
                    }
                    , {
                      "filename":"/home/renz/hls4ml_14/firmware/nnet_utils/nnet_dense.h"
                      , "line":"133"
                    }
                    , {
                      "filename":"/home/renz/hls4ml_14/firmware/nnet_utils/nnet_dense.h"
                      , "line":"163"
                    }
                    , {
                      "filename":"/home/renz/hls4ml_14/firmware/myproject.cpp"
                      , "line":"63"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Reference Manual"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":""
                , "line":0
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":4278589560
          , "details":
          [
            {
              "type":"table"
              , "Width":"16 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"w3"
              , "Start cycle":"4"
              , "Latency":"3"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/renz/intelFPGA_pro/24.1/hls/include/HLS/ac_fixed.h"
                      , "line":"300"
                    }
                    , {
                      "filename":"/home/renz/hls4ml_14/firmware/nnet_utils/nnet_dense.h"
                      , "line":"133"
                    }
                    , {
                      "filename":"/home/renz/hls4ml_14/firmware/nnet_utils/nnet_dense.h"
                      , "line":"163"
                    }
                    , {
                      "filename":"/home/renz/hls4ml_14/firmware/myproject.cpp"
                      , "line":"63"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Reference Manual"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":""
                , "line":0
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":4281436344
          , "details":
          [
            {
              "type":"table"
              , "Width":"16 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"w3"
              , "Start cycle":"4"
              , "Latency":"3"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/renz/intelFPGA_pro/24.1/hls/include/HLS/ac_fixed.h"
                      , "line":"300"
                    }
                    , {
                      "filename":"/home/renz/hls4ml_14/firmware/nnet_utils/nnet_dense.h"
                      , "line":"133"
                    }
                    , {
                      "filename":"/home/renz/hls4ml_14/firmware/nnet_utils/nnet_dense.h"
                      , "line":"163"
                    }
                    , {
                      "filename":"/home/renz/hls4ml_14/firmware/myproject.cpp"
                      , "line":"63"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Reference Manual"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":""
                , "line":0
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":4281437288
          , "details":
          [
            {
              "type":"table"
              , "Width":"16 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"w3"
              , "Start cycle":"4"
              , "Latency":"3"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/renz/intelFPGA_pro/24.1/hls/include/HLS/ac_fixed.h"
                      , "line":"300"
                    }
                    , {
                      "filename":"/home/renz/hls4ml_14/firmware/nnet_utils/nnet_dense.h"
                      , "line":"133"
                    }
                    , {
                      "filename":"/home/renz/hls4ml_14/firmware/nnet_utils/nnet_dense.h"
                      , "line":"163"
                    }
                    , {
                      "filename":"/home/renz/hls4ml_14/firmware/myproject.cpp"
                      , "line":"63"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Reference Manual"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":""
                , "line":0
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":4281438232
          , "details":
          [
            {
              "type":"table"
              , "Width":"16 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"w3"
              , "Start cycle":"4"
              , "Latency":"3"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/renz/intelFPGA_pro/24.1/hls/include/HLS/ac_fixed.h"
                      , "line":"300"
                    }
                    , {
                      "filename":"/home/renz/hls4ml_14/firmware/nnet_utils/nnet_dense.h"
                      , "line":"133"
                    }
                    , {
                      "filename":"/home/renz/hls4ml_14/firmware/nnet_utils/nnet_dense.h"
                      , "line":"163"
                    }
                    , {
                      "filename":"/home/renz/hls4ml_14/firmware/myproject.cpp"
                      , "line":"63"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Reference Manual"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":""
                , "line":0
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":4281439176
          , "details":
          [
            {
              "type":"table"
              , "Width":"16 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"w3"
              , "Start cycle":"4"
              , "Latency":"3"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/renz/intelFPGA_pro/24.1/hls/include/HLS/ac_fixed.h"
                      , "line":"300"
                    }
                    , {
                      "filename":"/home/renz/hls4ml_14/firmware/nnet_utils/nnet_dense.h"
                      , "line":"133"
                    }
                    , {
                      "filename":"/home/renz/hls4ml_14/firmware/nnet_utils/nnet_dense.h"
                      , "line":"163"
                    }
                    , {
                      "filename":"/home/renz/hls4ml_14/firmware/myproject.cpp"
                      , "line":"63"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Reference Manual"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":""
                , "line":0
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":4281440120
          , "details":
          [
            {
              "type":"table"
              , "Width":"16 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"w3"
              , "Start cycle":"4"
              , "Latency":"3"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/renz/intelFPGA_pro/24.1/hls/include/HLS/ac_fixed.h"
                      , "line":"300"
                    }
                    , {
                      "filename":"/home/renz/hls4ml_14/firmware/nnet_utils/nnet_dense.h"
                      , "line":"133"
                    }
                    , {
                      "filename":"/home/renz/hls4ml_14/firmware/nnet_utils/nnet_dense.h"
                      , "line":"163"
                    }
                    , {
                      "filename":"/home/renz/hls4ml_14/firmware/myproject.cpp"
                      , "line":"63"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Reference Manual"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":""
                , "line":0
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":4281441064
          , "details":
          [
            {
              "type":"table"
              , "Width":"16 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"w3"
              , "Start cycle":"4"
              , "Latency":"3"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/renz/intelFPGA_pro/24.1/hls/include/HLS/ac_fixed.h"
                      , "line":"300"
                    }
                    , {
                      "filename":"/home/renz/hls4ml_14/firmware/nnet_utils/nnet_dense.h"
                      , "line":"133"
                    }
                    , {
                      "filename":"/home/renz/hls4ml_14/firmware/nnet_utils/nnet_dense.h"
                      , "line":"163"
                    }
                    , {
                      "filename":"/home/renz/hls4ml_14/firmware/myproject.cpp"
                      , "line":"63"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Reference Manual"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":""
                , "line":0
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":4281442008
          , "details":
          [
            {
              "type":"table"
              , "Width":"16 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"w3"
              , "Start cycle":"4"
              , "Latency":"3"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/renz/intelFPGA_pro/24.1/hls/include/HLS/ac_fixed.h"
                      , "line":"300"
                    }
                    , {
                      "filename":"/home/renz/hls4ml_14/firmware/nnet_utils/nnet_dense.h"
                      , "line":"133"
                    }
                    , {
                      "filename":"/home/renz/hls4ml_14/firmware/nnet_utils/nnet_dense.h"
                      , "line":"163"
                    }
                    , {
                      "filename":"/home/renz/hls4ml_14/firmware/myproject.cpp"
                      , "line":"63"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Reference Manual"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":""
                , "line":0
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":4281442952
          , "details":
          [
            {
              "type":"table"
              , "Width":"16 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"w3"
              , "Start cycle":"4"
              , "Latency":"3"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/renz/intelFPGA_pro/24.1/hls/include/HLS/ac_fixed.h"
                      , "line":"300"
                    }
                    , {
                      "filename":"/home/renz/hls4ml_14/firmware/nnet_utils/nnet_dense.h"
                      , "line":"133"
                    }
                    , {
                      "filename":"/home/renz/hls4ml_14/firmware/nnet_utils/nnet_dense.h"
                      , "line":"163"
                    }
                    , {
                      "filename":"/home/renz/hls4ml_14/firmware/myproject.cpp"
                      , "line":"63"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Reference Manual"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":""
                , "line":0
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":4281443896
          , "details":
          [
            {
              "type":"table"
              , "Width":"16 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"w3"
              , "Start cycle":"4"
              , "Latency":"3"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/renz/intelFPGA_pro/24.1/hls/include/HLS/ac_fixed.h"
                      , "line":"300"
                    }
                    , {
                      "filename":"/home/renz/hls4ml_14/firmware/nnet_utils/nnet_dense.h"
                      , "line":"133"
                    }
                    , {
                      "filename":"/home/renz/hls4ml_14/firmware/nnet_utils/nnet_dense.h"
                      , "line":"163"
                    }
                    , {
                      "filename":"/home/renz/hls4ml_14/firmware/myproject.cpp"
                      , "line":"63"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Reference Manual"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":""
                , "line":0
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":4281444840
          , "details":
          [
            {
              "type":"table"
              , "Width":"16 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"w3"
              , "Start cycle":"4"
              , "Latency":"3"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/renz/intelFPGA_pro/24.1/hls/include/HLS/ac_fixed.h"
                      , "line":"300"
                    }
                    , {
                      "filename":"/home/renz/hls4ml_14/firmware/nnet_utils/nnet_dense.h"
                      , "line":"133"
                    }
                    , {
                      "filename":"/home/renz/hls4ml_14/firmware/nnet_utils/nnet_dense.h"
                      , "line":"163"
                    }
                    , {
                      "filename":"/home/renz/hls4ml_14/firmware/myproject.cpp"
                      , "line":"63"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Reference Manual"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":""
                , "line":0
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":4281445784
          , "details":
          [
            {
              "type":"table"
              , "Width":"16 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"w3"
              , "Start cycle":"4"
              , "Latency":"3"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/renz/intelFPGA_pro/24.1/hls/include/HLS/ac_fixed.h"
                      , "line":"300"
                    }
                    , {
                      "filename":"/home/renz/hls4ml_14/firmware/nnet_utils/nnet_dense.h"
                      , "line":"133"
                    }
                    , {
                      "filename":"/home/renz/hls4ml_14/firmware/nnet_utils/nnet_dense.h"
                      , "line":"163"
                    }
                    , {
                      "filename":"/home/renz/hls4ml_14/firmware/myproject.cpp"
                      , "line":"63"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Reference Manual"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":""
                , "line":0
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":4281446728
          , "details":
          [
            {
              "type":"table"
              , "Width":"16 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"w3"
              , "Start cycle":"4"
              , "Latency":"3"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/renz/intelFPGA_pro/24.1/hls/include/HLS/ac_fixed.h"
                      , "line":"300"
                    }
                    , {
                      "filename":"/home/renz/hls4ml_14/firmware/nnet_utils/nnet_dense.h"
                      , "line":"133"
                    }
                    , {
                      "filename":"/home/renz/hls4ml_14/firmware/nnet_utils/nnet_dense.h"
                      , "line":"163"
                    }
                    , {
                      "filename":"/home/renz/hls4ml_14/firmware/myproject.cpp"
                      , "line":"63"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Reference Manual"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":""
                , "line":0
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":4281447672
          , "details":
          [
            {
              "type":"table"
              , "Width":"16 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"w3"
              , "Start cycle":"4"
              , "Latency":"3"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/renz/intelFPGA_pro/24.1/hls/include/HLS/ac_fixed.h"
                      , "line":"300"
                    }
                    , {
                      "filename":"/home/renz/hls4ml_14/firmware/nnet_utils/nnet_dense.h"
                      , "line":"133"
                    }
                    , {
                      "filename":"/home/renz/hls4ml_14/firmware/nnet_utils/nnet_dense.h"
                      , "line":"163"
                    }
                    , {
                      "filename":"/home/renz/hls4ml_14/firmware/myproject.cpp"
                      , "line":"63"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Reference Manual"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":""
                , "line":0
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":4281448616
          , "details":
          [
            {
              "type":"table"
              , "Width":"16 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"w3"
              , "Start cycle":"4"
              , "Latency":"3"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/renz/intelFPGA_pro/24.1/hls/include/HLS/ac_fixed.h"
                      , "line":"300"
                    }
                    , {
                      "filename":"/home/renz/hls4ml_14/firmware/nnet_utils/nnet_dense.h"
                      , "line":"133"
                    }
                    , {
                      "filename":"/home/renz/hls4ml_14/firmware/nnet_utils/nnet_dense.h"
                      , "line":"163"
                    }
                    , {
                      "filename":"/home/renz/hls4ml_14/firmware/myproject.cpp"
                      , "line":"63"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Reference Manual"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":""
                , "line":0
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":4281449560
          , "details":
          [
            {
              "type":"table"
              , "Width":"16 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"w3"
              , "Start cycle":"4"
              , "Latency":"3"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/renz/intelFPGA_pro/24.1/hls/include/HLS/ac_fixed.h"
                      , "line":"300"
                    }
                    , {
                      "filename":"/home/renz/hls4ml_14/firmware/nnet_utils/nnet_dense.h"
                      , "line":"133"
                    }
                    , {
                      "filename":"/home/renz/hls4ml_14/firmware/nnet_utils/nnet_dense.h"
                      , "line":"163"
                    }
                    , {
                      "filename":"/home/renz/hls4ml_14/firmware/myproject.cpp"
                      , "line":"63"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Reference Manual"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":""
                , "line":0
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":4281450504
          , "details":
          [
            {
              "type":"table"
              , "Width":"16 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"w3"
              , "Start cycle":"4"
              , "Latency":"3"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/renz/intelFPGA_pro/24.1/hls/include/HLS/ac_fixed.h"
                      , "line":"300"
                    }
                    , {
                      "filename":"/home/renz/hls4ml_14/firmware/nnet_utils/nnet_dense.h"
                      , "line":"133"
                    }
                    , {
                      "filename":"/home/renz/hls4ml_14/firmware/nnet_utils/nnet_dense.h"
                      , "line":"163"
                    }
                    , {
                      "filename":"/home/renz/hls4ml_14/firmware/myproject.cpp"
                      , "line":"63"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Reference Manual"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":""
                , "line":0
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":4281451448
          , "details":
          [
            {
              "type":"table"
              , "Width":"16 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"w3"
              , "Start cycle":"4"
              , "Latency":"3"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/renz/intelFPGA_pro/24.1/hls/include/HLS/ac_fixed.h"
                      , "line":"300"
                    }
                    , {
                      "filename":"/home/renz/hls4ml_14/firmware/nnet_utils/nnet_dense.h"
                      , "line":"133"
                    }
                    , {
                      "filename":"/home/renz/hls4ml_14/firmware/nnet_utils/nnet_dense.h"
                      , "line":"163"
                    }
                    , {
                      "filename":"/home/renz/hls4ml_14/firmware/myproject.cpp"
                      , "line":"63"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Reference Manual"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":""
                , "line":0
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":4281452392
          , "details":
          [
            {
              "type":"table"
              , "Width":"16 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"w3"
              , "Start cycle":"4"
              , "Latency":"3"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/renz/intelFPGA_pro/24.1/hls/include/HLS/ac_fixed.h"
                      , "line":"300"
                    }
                    , {
                      "filename":"/home/renz/hls4ml_14/firmware/nnet_utils/nnet_dense.h"
                      , "line":"133"
                    }
                    , {
                      "filename":"/home/renz/hls4ml_14/firmware/nnet_utils/nnet_dense.h"
                      , "line":"163"
                    }
                    , {
                      "filename":"/home/renz/hls4ml_14/firmware/myproject.cpp"
                      , "line":"63"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Reference Manual"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":""
                , "line":0
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":4281453336
          , "details":
          [
            {
              "type":"table"
              , "Width":"16 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"w3"
              , "Start cycle":"4"
              , "Latency":"3"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/renz/intelFPGA_pro/24.1/hls/include/HLS/ac_fixed.h"
                      , "line":"300"
                    }
                    , {
                      "filename":"/home/renz/hls4ml_14/firmware/nnet_utils/nnet_dense.h"
                      , "line":"133"
                    }
                    , {
                      "filename":"/home/renz/hls4ml_14/firmware/nnet_utils/nnet_dense.h"
                      , "line":"163"
                    }
                    , {
                      "filename":"/home/renz/hls4ml_14/firmware/myproject.cpp"
                      , "line":"63"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Reference Manual"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":""
                , "line":0
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":4281454280
          , "details":
          [
            {
              "type":"table"
              , "Width":"16 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"w3"
              , "Start cycle":"4"
              , "Latency":"3"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/renz/intelFPGA_pro/24.1/hls/include/HLS/ac_fixed.h"
                      , "line":"300"
                    }
                    , {
                      "filename":"/home/renz/hls4ml_14/firmware/nnet_utils/nnet_dense.h"
                      , "line":"133"
                    }
                    , {
                      "filename":"/home/renz/hls4ml_14/firmware/nnet_utils/nnet_dense.h"
                      , "line":"163"
                    }
                    , {
                      "filename":"/home/renz/hls4ml_14/firmware/myproject.cpp"
                      , "line":"63"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Reference Manual"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":""
                , "line":0
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":4281455224
          , "details":
          [
            {
              "type":"table"
              , "Width":"16 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"w3"
              , "Start cycle":"4"
              , "Latency":"3"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/renz/intelFPGA_pro/24.1/hls/include/HLS/ac_fixed.h"
                      , "line":"300"
                    }
                    , {
                      "filename":"/home/renz/hls4ml_14/firmware/nnet_utils/nnet_dense.h"
                      , "line":"133"
                    }
                    , {
                      "filename":"/home/renz/hls4ml_14/firmware/nnet_utils/nnet_dense.h"
                      , "line":"163"
                    }
                    , {
                      "filename":"/home/renz/hls4ml_14/firmware/myproject.cpp"
                      , "line":"63"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Reference Manual"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":""
                , "line":0
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":4281456168
          , "details":
          [
            {
              "type":"table"
              , "Width":"16 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"w3"
              , "Start cycle":"4"
              , "Latency":"3"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/renz/intelFPGA_pro/24.1/hls/include/HLS/ac_fixed.h"
                      , "line":"300"
                    }
                    , {
                      "filename":"/home/renz/hls4ml_14/firmware/nnet_utils/nnet_dense.h"
                      , "line":"133"
                    }
                    , {
                      "filename":"/home/renz/hls4ml_14/firmware/nnet_utils/nnet_dense.h"
                      , "line":"163"
                    }
                    , {
                      "filename":"/home/renz/hls4ml_14/firmware/myproject.cpp"
                      , "line":"63"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Reference Manual"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":""
                , "line":0
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":4281457112
          , "details":
          [
            {
              "type":"table"
              , "Width":"16 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"w3"
              , "Start cycle":"4"
              , "Latency":"3"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/renz/intelFPGA_pro/24.1/hls/include/HLS/ac_fixed.h"
                      , "line":"300"
                    }
                    , {
                      "filename":"/home/renz/hls4ml_14/firmware/nnet_utils/nnet_dense.h"
                      , "line":"133"
                    }
                    , {
                      "filename":"/home/renz/hls4ml_14/firmware/nnet_utils/nnet_dense.h"
                      , "line":"163"
                    }
                    , {
                      "filename":"/home/renz/hls4ml_14/firmware/myproject.cpp"
                      , "line":"63"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Reference Manual"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":""
                , "line":0
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":4281458056
          , "details":
          [
            {
              "type":"table"
              , "Width":"16 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"w3"
              , "Start cycle":"4"
              , "Latency":"3"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/renz/intelFPGA_pro/24.1/hls/include/HLS/ac_fixed.h"
                      , "line":"300"
                    }
                    , {
                      "filename":"/home/renz/hls4ml_14/firmware/nnet_utils/nnet_dense.h"
                      , "line":"133"
                    }
                    , {
                      "filename":"/home/renz/hls4ml_14/firmware/nnet_utils/nnet_dense.h"
                      , "line":"163"
                    }
                    , {
                      "filename":"/home/renz/hls4ml_14/firmware/myproject.cpp"
                      , "line":"63"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Reference Manual"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":""
                , "line":0
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":4281459000
          , "details":
          [
            {
              "type":"table"
              , "Width":"16 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"w3"
              , "Start cycle":"4"
              , "Latency":"3"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/renz/intelFPGA_pro/24.1/hls/include/HLS/ac_fixed.h"
                      , "line":"300"
                    }
                    , {
                      "filename":"/home/renz/hls4ml_14/firmware/nnet_utils/nnet_dense.h"
                      , "line":"133"
                    }
                    , {
                      "filename":"/home/renz/hls4ml_14/firmware/nnet_utils/nnet_dense.h"
                      , "line":"163"
                    }
                    , {
                      "filename":"/home/renz/hls4ml_14/firmware/myproject.cpp"
                      , "line":"63"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Reference Manual"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":""
                , "line":0
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":4281459944
          , "details":
          [
            {
              "type":"table"
              , "Width":"16 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"w3"
              , "Start cycle":"4"
              , "Latency":"3"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/renz/intelFPGA_pro/24.1/hls/include/HLS/ac_fixed.h"
                      , "line":"300"
                    }
                    , {
                      "filename":"/home/renz/hls4ml_14/firmware/nnet_utils/nnet_dense.h"
                      , "line":"133"
                    }
                    , {
                      "filename":"/home/renz/hls4ml_14/firmware/nnet_utils/nnet_dense.h"
                      , "line":"163"
                    }
                    , {
                      "filename":"/home/renz/hls4ml_14/firmware/myproject.cpp"
                      , "line":"63"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Reference Manual"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":""
                , "line":0
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":4281460888
          , "details":
          [
            {
              "type":"table"
              , "Width":"16 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"w3"
              , "Start cycle":"4"
              , "Latency":"3"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/renz/intelFPGA_pro/24.1/hls/include/HLS/ac_fixed.h"
                      , "line":"300"
                    }
                    , {
                      "filename":"/home/renz/hls4ml_14/firmware/nnet_utils/nnet_dense.h"
                      , "line":"133"
                    }
                    , {
                      "filename":"/home/renz/hls4ml_14/firmware/nnet_utils/nnet_dense.h"
                      , "line":"163"
                    }
                    , {
                      "filename":"/home/renz/hls4ml_14/firmware/myproject.cpp"
                      , "line":"63"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Reference Manual"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":""
                , "line":0
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":4281461832
          , "details":
          [
            {
              "type":"table"
              , "Width":"16 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"w3"
              , "Start cycle":"4"
              , "Latency":"3"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/renz/intelFPGA_pro/24.1/hls/include/HLS/ac_fixed.h"
                      , "line":"300"
                    }
                    , {
                      "filename":"/home/renz/hls4ml_14/firmware/nnet_utils/nnet_dense.h"
                      , "line":"133"
                    }
                    , {
                      "filename":"/home/renz/hls4ml_14/firmware/nnet_utils/nnet_dense.h"
                      , "line":"163"
                    }
                    , {
                      "filename":"/home/renz/hls4ml_14/firmware/myproject.cpp"
                      , "line":"63"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Reference Manual"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":""
                , "line":0
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":4281374224
          , "details":
          [
            {
              "type":"table"
              , "Data width":"16 bits"
              , "Type":"ROM lookup"
              , "Loads from":"w6"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/renz/intelFPGA_pro/24.1/hls/include/HLS/ac_fixed.h"
                      , "line":"300"
                    }
                    , {
                      "filename":"/home/renz/hls4ml_14/firmware/nnet_utils/nnet_dense.h"
                      , "line":"133"
                    }
                    , {
                      "filename":"/home/renz/hls4ml_14/firmware/nnet_utils/nnet_dense.h"
                      , "line":"163"
                    }
                    , {
                      "filename":"/home/renz/hls4ml_14/firmware/myproject.cpp"
                      , "line":"69"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":""
                , "line":0
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":4281375936
          , "details":
          [
            {
              "type":"table"
              , "Data width":"16 bits"
              , "Type":"ROM lookup"
              , "Loads from":"w6"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/renz/intelFPGA_pro/24.1/hls/include/HLS/ac_fixed.h"
                      , "line":"300"
                    }
                    , {
                      "filename":"/home/renz/hls4ml_14/firmware/nnet_utils/nnet_dense.h"
                      , "line":"133"
                    }
                    , {
                      "filename":"/home/renz/hls4ml_14/firmware/nnet_utils/nnet_dense.h"
                      , "line":"163"
                    }
                    , {
                      "filename":"/home/renz/hls4ml_14/firmware/myproject.cpp"
                      , "line":"69"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":""
                , "line":0
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":4281377376
          , "details":
          [
            {
              "type":"table"
              , "Data width":"16 bits"
              , "Type":"ROM lookup"
              , "Loads from":"w6"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/renz/intelFPGA_pro/24.1/hls/include/HLS/ac_fixed.h"
                      , "line":"300"
                    }
                    , {
                      "filename":"/home/renz/hls4ml_14/firmware/nnet_utils/nnet_dense.h"
                      , "line":"133"
                    }
                    , {
                      "filename":"/home/renz/hls4ml_14/firmware/nnet_utils/nnet_dense.h"
                      , "line":"163"
                    }
                    , {
                      "filename":"/home/renz/hls4ml_14/firmware/myproject.cpp"
                      , "line":"69"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":""
                , "line":0
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":4281378816
          , "details":
          [
            {
              "type":"table"
              , "Data width":"16 bits"
              , "Type":"ROM lookup"
              , "Loads from":"w6"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/renz/intelFPGA_pro/24.1/hls/include/HLS/ac_fixed.h"
                      , "line":"300"
                    }
                    , {
                      "filename":"/home/renz/hls4ml_14/firmware/nnet_utils/nnet_dense.h"
                      , "line":"133"
                    }
                    , {
                      "filename":"/home/renz/hls4ml_14/firmware/nnet_utils/nnet_dense.h"
                      , "line":"163"
                    }
                    , {
                      "filename":"/home/renz/hls4ml_14/firmware/myproject.cpp"
                      , "line":"69"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":""
                , "line":0
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":4281380256
          , "details":
          [
            {
              "type":"table"
              , "Data width":"16 bits"
              , "Type":"ROM lookup"
              , "Loads from":"w6"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/renz/intelFPGA_pro/24.1/hls/include/HLS/ac_fixed.h"
                      , "line":"300"
                    }
                    , {
                      "filename":"/home/renz/hls4ml_14/firmware/nnet_utils/nnet_dense.h"
                      , "line":"133"
                    }
                    , {
                      "filename":"/home/renz/hls4ml_14/firmware/nnet_utils/nnet_dense.h"
                      , "line":"163"
                    }
                    , {
                      "filename":"/home/renz/hls4ml_14/firmware/myproject.cpp"
                      , "line":"69"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":""
                , "line":0
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":4281381696
          , "details":
          [
            {
              "type":"table"
              , "Data width":"16 bits"
              , "Type":"ROM lookup"
              , "Loads from":"w6"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/renz/intelFPGA_pro/24.1/hls/include/HLS/ac_fixed.h"
                      , "line":"300"
                    }
                    , {
                      "filename":"/home/renz/hls4ml_14/firmware/nnet_utils/nnet_dense.h"
                      , "line":"133"
                    }
                    , {
                      "filename":"/home/renz/hls4ml_14/firmware/nnet_utils/nnet_dense.h"
                      , "line":"163"
                    }
                    , {
                      "filename":"/home/renz/hls4ml_14/firmware/myproject.cpp"
                      , "line":"69"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":""
                , "line":0
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":4281383136
          , "details":
          [
            {
              "type":"table"
              , "Data width":"16 bits"
              , "Type":"ROM lookup"
              , "Loads from":"w6"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/renz/intelFPGA_pro/24.1/hls/include/HLS/ac_fixed.h"
                      , "line":"300"
                    }
                    , {
                      "filename":"/home/renz/hls4ml_14/firmware/nnet_utils/nnet_dense.h"
                      , "line":"133"
                    }
                    , {
                      "filename":"/home/renz/hls4ml_14/firmware/nnet_utils/nnet_dense.h"
                      , "line":"163"
                    }
                    , {
                      "filename":"/home/renz/hls4ml_14/firmware/myproject.cpp"
                      , "line":"69"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":""
                , "line":0
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":4281384576
          , "details":
          [
            {
              "type":"table"
              , "Data width":"16 bits"
              , "Type":"ROM lookup"
              , "Loads from":"w6"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/renz/intelFPGA_pro/24.1/hls/include/HLS/ac_fixed.h"
                      , "line":"300"
                    }
                    , {
                      "filename":"/home/renz/hls4ml_14/firmware/nnet_utils/nnet_dense.h"
                      , "line":"133"
                    }
                    , {
                      "filename":"/home/renz/hls4ml_14/firmware/nnet_utils/nnet_dense.h"
                      , "line":"163"
                    }
                    , {
                      "filename":"/home/renz/hls4ml_14/firmware/myproject.cpp"
                      , "line":"69"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":""
                , "line":0
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":4281386016
          , "details":
          [
            {
              "type":"table"
              , "Data width":"16 bits"
              , "Type":"ROM lookup"
              , "Loads from":"w6"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/renz/intelFPGA_pro/24.1/hls/include/HLS/ac_fixed.h"
                      , "line":"300"
                    }
                    , {
                      "filename":"/home/renz/hls4ml_14/firmware/nnet_utils/nnet_dense.h"
                      , "line":"133"
                    }
                    , {
                      "filename":"/home/renz/hls4ml_14/firmware/nnet_utils/nnet_dense.h"
                      , "line":"163"
                    }
                    , {
                      "filename":"/home/renz/hls4ml_14/firmware/myproject.cpp"
                      , "line":"69"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":""
                , "line":0
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":4281387456
          , "details":
          [
            {
              "type":"table"
              , "Data width":"16 bits"
              , "Type":"ROM lookup"
              , "Loads from":"w6"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/renz/intelFPGA_pro/24.1/hls/include/HLS/ac_fixed.h"
                      , "line":"300"
                    }
                    , {
                      "filename":"/home/renz/hls4ml_14/firmware/nnet_utils/nnet_dense.h"
                      , "line":"133"
                    }
                    , {
                      "filename":"/home/renz/hls4ml_14/firmware/nnet_utils/nnet_dense.h"
                      , "line":"163"
                    }
                    , {
                      "filename":"/home/renz/hls4ml_14/firmware/myproject.cpp"
                      , "line":"69"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":""
                , "line":0
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Load"
          , "id":4279294056
          , "details":
          [
            {
              "type":"table"
              , "Width":"16 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Loads from":"inputs.input_2"
              , "Start cycle":"4"
              , "Latency":"3"
              , "Inlined Debug Locations":
              [
                {
                  "type":"text"
                  , "text":"%L > %L > %L > %L"
                  , "links":
                  [
                    {
                      "filename":"/home/renz/intelFPGA_pro/24.1/hls/include/HLS/ac_fixed.h"
                      , "line":"300"
                    }
                    , {
                      "filename":"/home/renz/hls4ml_14/firmware/nnet_utils/nnet_dense.h"
                      , "line":"133"
                    }
                    , {
                      "filename":"/home/renz/hls4ml_14/firmware/nnet_utils/nnet_dense.h"
                      , "line":"163"
                    }
                    , {
                      "filename":"/home/renz/hls4ml_14/firmware/myproject.cpp"
                      , "line":"63"
                    }
                  ]
                }
              ]
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Reference Manual"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "debug":
          [
            [
              {
                "filename":""
                , "line":0
              }
            ]
          ]
          , "type":"inst"
        }
        , {
          "name":"Store"
          , "id":4279348888
          , "details":
          [
            {
              "type":"table"
              , "Width":"4096 bits"
              , "Stall-free":"Yes"
              , "Type":"Pipelined never-stall"
              , "Stores to":"inputs.input_2"
              , "Start cycle":"198"
              , "Latency":"1"
              , "Reference":
              [
                {
                  "type":"text"
                  , "text":"See %L for more information"
                  , "links":
                  [
                    {
                      "guide":"Reference Manual"
                      , "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html"
                    }
                  ]
                }
              ]
            }
          ]
          , "type":"inst"
        }
      ]
    }
    , {
      "name":"(Other)"
      , "id":131
      , "type":"component"
      , "children":
      [
        {
          "name":"Local Memory"
          , "id":132
          , "type":"memtype"
          , "children":
          [
            {
              "name":"b3"
              , "id":133
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/renz/hls4ml_14/firmware/weights/b3.h"
                          , "line":"12"
                        }
                      ]
                    }
                  ]
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/renz/hls4ml_14/firmware/weights/b3.h"
                    , "line":12
                  }
                ]
              ]
              , "type":"unsynth"
            }
            , {
              "name":"b6"
              , "id":134
              , "details":
              [
                {
                  "type":"table"
                  , "Declared at":
                  [
                    {
                      "type":"text"
                      , "text":"%L"
                      , "links":
                      [
                        {
                          "filename":"/home/renz/hls4ml_14/firmware/weights/b6.h"
                          , "line":"12"
                        }
                      ]
                    }
                  ]
                }
              ]
              , "debug":
              [
                [
                  {
                    "filename":"/home/renz/hls4ml_14/firmware/weights/b6.h"
                    , "line":12
                  }
                ]
              ]
              , "type":"unsynth"
            }
          ]
        }
      ]
    }
  ]
  , "links":
  [
    {
      "from":5
      , "to":4279285720
    }
    , {
      "from":6
      , "to":4279203976
    }
    , {
      "from":9
      , "to":4278595912
    }
    , {
      "from":10
      , "to":4278589560
    }
    , {
      "from":13
      , "to":4281436344
    }
    , {
      "from":14
      , "to":4281437288
    }
    , {
      "from":17
      , "to":4281438232
    }
    , {
      "from":18
      , "to":4281439176
    }
    , {
      "from":21
      , "to":4281440120
    }
    , {
      "from":22
      , "to":4281441064
    }
    , {
      "from":25
      , "to":4281442008
    }
    , {
      "from":26
      , "to":4281442952
    }
    , {
      "from":29
      , "to":4281443896
    }
    , {
      "from":30
      , "to":4281444840
    }
    , {
      "from":33
      , "to":4281445784
    }
    , {
      "from":34
      , "to":4281446728
    }
    , {
      "from":37
      , "to":4281447672
    }
    , {
      "from":38
      , "to":4281448616
    }
    , {
      "from":41
      , "to":4281449560
    }
    , {
      "from":42
      , "to":4281450504
    }
    , {
      "from":45
      , "to":4281451448
    }
    , {
      "from":46
      , "to":4281452392
    }
    , {
      "from":49
      , "to":4281453336
    }
    , {
      "from":50
      , "to":4281454280
    }
    , {
      "from":53
      , "to":4281455224
    }
    , {
      "from":54
      , "to":4281456168
    }
    , {
      "from":57
      , "to":4281457112
    }
    , {
      "from":58
      , "to":4281458056
    }
    , {
      "from":61
      , "to":4281459000
    }
    , {
      "from":62
      , "to":4281459944
    }
    , {
      "from":65
      , "to":4281460888
    }
    , {
      "from":66
      , "to":4281461832
    }
    , {
      "from":4281374224
      , "to":70
    }
    , {
      "from":4281375936
      , "to":72
    }
    , {
      "from":4281377376
      , "to":74
    }
    , {
      "from":4281378816
      , "to":76
    }
    , {
      "from":4281380256
      , "to":78
    }
    , {
      "from":4281381696
      , "to":80
    }
    , {
      "from":4281383136
      , "to":82
    }
    , {
      "from":4281384576
      , "to":84
    }
    , {
      "from":4281386016
      , "to":86
    }
    , {
      "from":4281387456
      , "to":88
    }
    , {
      "from":92
      , "to":4279294056
    }
    , {
      "from":4279348888
      , "to":93
    }
  ]
}
