
Node2.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         0000000c  00800200  00000ed2  00000f66  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00000ed2  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000011  0080020c  0080020c  00000f72  2**0
                  ALLOC
  3 .comment      0000005c  00000000  00000000  00000f72  2**0
                  CONTENTS, READONLY
  4 .debug_aranges 000001e8  00000000  00000000  00000fce  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   00001208  00000000  00000000  000011b6  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 00000937  00000000  00000000  000023be  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_line   00000ccd  00000000  00000000  00002cf5  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_frame  000003f8  00000000  00000000  000039c4  2**2
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    000004c5  00000000  00000000  00003dbc  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    00000805  00000000  00000000  00004281  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000168  00000000  00000000  00004a86  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	c2 c0       	rjmp	.+388    	; 0x186 <__ctors_end>
   2:	00 00       	nop
   4:	df c0       	rjmp	.+446    	; 0x1c4 <__bad_interrupt>
   6:	00 00       	nop
   8:	dd c0       	rjmp	.+442    	; 0x1c4 <__bad_interrupt>
   a:	00 00       	nop
   c:	db c0       	rjmp	.+438    	; 0x1c4 <__bad_interrupt>
   e:	00 00       	nop
  10:	d9 c0       	rjmp	.+434    	; 0x1c4 <__bad_interrupt>
  12:	00 00       	nop
  14:	d7 c0       	rjmp	.+430    	; 0x1c4 <__bad_interrupt>
  16:	00 00       	nop
  18:	d5 c0       	rjmp	.+426    	; 0x1c4 <__bad_interrupt>
  1a:	00 00       	nop
  1c:	d3 c0       	rjmp	.+422    	; 0x1c4 <__bad_interrupt>
  1e:	00 00       	nop
  20:	d1 c0       	rjmp	.+418    	; 0x1c4 <__bad_interrupt>
  22:	00 00       	nop
  24:	cf c0       	rjmp	.+414    	; 0x1c4 <__bad_interrupt>
  26:	00 00       	nop
  28:	cd c0       	rjmp	.+410    	; 0x1c4 <__bad_interrupt>
  2a:	00 00       	nop
  2c:	cb c0       	rjmp	.+406    	; 0x1c4 <__bad_interrupt>
  2e:	00 00       	nop
  30:	c9 c0       	rjmp	.+402    	; 0x1c4 <__bad_interrupt>
  32:	00 00       	nop
  34:	c7 c0       	rjmp	.+398    	; 0x1c4 <__bad_interrupt>
  36:	00 00       	nop
  38:	c5 c0       	rjmp	.+394    	; 0x1c4 <__bad_interrupt>
  3a:	00 00       	nop
  3c:	c3 c0       	rjmp	.+390    	; 0x1c4 <__bad_interrupt>
  3e:	00 00       	nop
  40:	c1 c0       	rjmp	.+386    	; 0x1c4 <__bad_interrupt>
  42:	00 00       	nop
  44:	bf c0       	rjmp	.+382    	; 0x1c4 <__bad_interrupt>
  46:	00 00       	nop
  48:	bd c0       	rjmp	.+378    	; 0x1c4 <__bad_interrupt>
  4a:	00 00       	nop
  4c:	bb c0       	rjmp	.+374    	; 0x1c4 <__bad_interrupt>
  4e:	00 00       	nop
  50:	b9 c0       	rjmp	.+370    	; 0x1c4 <__bad_interrupt>
  52:	00 00       	nop
  54:	b7 c0       	rjmp	.+366    	; 0x1c4 <__bad_interrupt>
  56:	00 00       	nop
  58:	b5 c0       	rjmp	.+362    	; 0x1c4 <__bad_interrupt>
  5a:	00 00       	nop
  5c:	b3 c0       	rjmp	.+358    	; 0x1c4 <__bad_interrupt>
  5e:	00 00       	nop
  60:	b1 c0       	rjmp	.+354    	; 0x1c4 <__bad_interrupt>
  62:	00 00       	nop
  64:	af c0       	rjmp	.+350    	; 0x1c4 <__bad_interrupt>
  66:	00 00       	nop
  68:	ad c0       	rjmp	.+346    	; 0x1c4 <__bad_interrupt>
  6a:	00 00       	nop
  6c:	ab c0       	rjmp	.+342    	; 0x1c4 <__bad_interrupt>
  6e:	00 00       	nop
  70:	a9 c0       	rjmp	.+338    	; 0x1c4 <__bad_interrupt>
  72:	00 00       	nop
  74:	a7 c0       	rjmp	.+334    	; 0x1c4 <__bad_interrupt>
  76:	00 00       	nop
  78:	a5 c0       	rjmp	.+330    	; 0x1c4 <__bad_interrupt>
  7a:	00 00       	nop
  7c:	a3 c0       	rjmp	.+326    	; 0x1c4 <__bad_interrupt>
  7e:	00 00       	nop
  80:	f4 c1       	rjmp	.+1000   	; 0x46a <__vector_32>
  82:	00 00       	nop
  84:	9f c0       	rjmp	.+318    	; 0x1c4 <__bad_interrupt>
  86:	00 00       	nop
  88:	9d c0       	rjmp	.+314    	; 0x1c4 <__bad_interrupt>
  8a:	00 00       	nop
  8c:	9b c0       	rjmp	.+310    	; 0x1c4 <__bad_interrupt>
  8e:	00 00       	nop
  90:	99 c0       	rjmp	.+306    	; 0x1c4 <__bad_interrupt>
  92:	00 00       	nop
  94:	97 c0       	rjmp	.+302    	; 0x1c4 <__bad_interrupt>
  96:	00 00       	nop
  98:	95 c0       	rjmp	.+298    	; 0x1c4 <__bad_interrupt>
  9a:	00 00       	nop
  9c:	0c c2       	rjmp	.+1048   	; 0x4b6 <__vector_39>
  9e:	00 00       	nop
  a0:	91 c0       	rjmp	.+290    	; 0x1c4 <__bad_interrupt>
  a2:	00 00       	nop
  a4:	8f c0       	rjmp	.+286    	; 0x1c4 <__bad_interrupt>
  a6:	00 00       	nop
  a8:	8d c0       	rjmp	.+282    	; 0x1c4 <__bad_interrupt>
  aa:	00 00       	nop
  ac:	8b c0       	rjmp	.+278    	; 0x1c4 <__bad_interrupt>
  ae:	00 00       	nop
  b0:	89 c0       	rjmp	.+274    	; 0x1c4 <__bad_interrupt>
  b2:	00 00       	nop
  b4:	87 c0       	rjmp	.+270    	; 0x1c4 <__bad_interrupt>
  b6:	00 00       	nop
  b8:	85 c0       	rjmp	.+266    	; 0x1c4 <__bad_interrupt>
  ba:	00 00       	nop
  bc:	83 c0       	rjmp	.+262    	; 0x1c4 <__bad_interrupt>
  be:	00 00       	nop
  c0:	81 c0       	rjmp	.+258    	; 0x1c4 <__bad_interrupt>
  c2:	00 00       	nop
  c4:	7f c0       	rjmp	.+254    	; 0x1c4 <__bad_interrupt>
  c6:	00 00       	nop
  c8:	7d c0       	rjmp	.+250    	; 0x1c4 <__bad_interrupt>
  ca:	00 00       	nop
  cc:	7b c0       	rjmp	.+246    	; 0x1c4 <__bad_interrupt>
  ce:	00 00       	nop
  d0:	79 c0       	rjmp	.+242    	; 0x1c4 <__bad_interrupt>
  d2:	00 00       	nop
  d4:	77 c0       	rjmp	.+238    	; 0x1c4 <__bad_interrupt>
  d6:	00 00       	nop
  d8:	75 c0       	rjmp	.+234    	; 0x1c4 <__bad_interrupt>
  da:	00 00       	nop
  dc:	73 c0       	rjmp	.+230    	; 0x1c4 <__bad_interrupt>
  de:	00 00       	nop
  e0:	71 c0       	rjmp	.+226    	; 0x1c4 <__bad_interrupt>
  e2:	00 00       	nop
  e4:	76 02       	muls	r23, r22
  e6:	c8 02       	muls	r28, r24
  e8:	c8 02       	muls	r28, r24
  ea:	c8 02       	muls	r28, r24
  ec:	c8 02       	muls	r28, r24
  ee:	c8 02       	muls	r28, r24
  f0:	c8 02       	muls	r28, r24
  f2:	c8 02       	muls	r28, r24
  f4:	76 02       	muls	r23, r22
  f6:	c8 02       	muls	r28, r24
  f8:	c8 02       	muls	r28, r24
  fa:	c8 02       	muls	r28, r24
  fc:	c8 02       	muls	r28, r24
  fe:	c8 02       	muls	r28, r24
 100:	c8 02       	muls	r28, r24
 102:	c8 02       	muls	r28, r24
 104:	78 02       	muls	r23, r24
 106:	c8 02       	muls	r28, r24
 108:	c8 02       	muls	r28, r24
 10a:	c8 02       	muls	r28, r24
 10c:	c8 02       	muls	r28, r24
 10e:	c8 02       	muls	r28, r24
 110:	c8 02       	muls	r28, r24
 112:	c8 02       	muls	r28, r24
 114:	c8 02       	muls	r28, r24
 116:	c8 02       	muls	r28, r24
 118:	c8 02       	muls	r28, r24
 11a:	c8 02       	muls	r28, r24
 11c:	c8 02       	muls	r28, r24
 11e:	c8 02       	muls	r28, r24
 120:	c8 02       	muls	r28, r24
 122:	c8 02       	muls	r28, r24
 124:	78 02       	muls	r23, r24
 126:	c8 02       	muls	r28, r24
 128:	c8 02       	muls	r28, r24
 12a:	c8 02       	muls	r28, r24
 12c:	c8 02       	muls	r28, r24
 12e:	c8 02       	muls	r28, r24
 130:	c8 02       	muls	r28, r24
 132:	c8 02       	muls	r28, r24
 134:	c8 02       	muls	r28, r24
 136:	c8 02       	muls	r28, r24
 138:	c8 02       	muls	r28, r24
 13a:	c8 02       	muls	r28, r24
 13c:	c8 02       	muls	r28, r24
 13e:	c8 02       	muls	r28, r24
 140:	c8 02       	muls	r28, r24
 142:	c8 02       	muls	r28, r24
 144:	c4 02       	muls	r28, r20
 146:	c8 02       	muls	r28, r24
 148:	c8 02       	muls	r28, r24
 14a:	c8 02       	muls	r28, r24
 14c:	c8 02       	muls	r28, r24
 14e:	c8 02       	muls	r28, r24
 150:	c8 02       	muls	r28, r24
 152:	c8 02       	muls	r28, r24
 154:	a1 02       	muls	r26, r17
 156:	c8 02       	muls	r28, r24
 158:	c8 02       	muls	r28, r24
 15a:	c8 02       	muls	r28, r24
 15c:	c8 02       	muls	r28, r24
 15e:	c8 02       	muls	r28, r24
 160:	c8 02       	muls	r28, r24
 162:	c8 02       	muls	r28, r24
 164:	c8 02       	muls	r28, r24
 166:	c8 02       	muls	r28, r24
 168:	c8 02       	muls	r28, r24
 16a:	c8 02       	muls	r28, r24
 16c:	c8 02       	muls	r28, r24
 16e:	c8 02       	muls	r28, r24
 170:	c8 02       	muls	r28, r24
 172:	c8 02       	muls	r28, r24
 174:	95 02       	muls	r25, r21
 176:	c8 02       	muls	r28, r24
 178:	c8 02       	muls	r28, r24
 17a:	c8 02       	muls	r28, r24
 17c:	c8 02       	muls	r28, r24
 17e:	c8 02       	muls	r28, r24
 180:	c8 02       	muls	r28, r24
 182:	c8 02       	muls	r28, r24
 184:	b3 02       	muls	r27, r19

00000186 <__ctors_end>:
 186:	11 24       	eor	r1, r1
 188:	1f be       	out	0x3f, r1	; 63
 18a:	cf ef       	ldi	r28, 0xFF	; 255
 18c:	d1 e2       	ldi	r29, 0x21	; 33
 18e:	de bf       	out	0x3e, r29	; 62
 190:	cd bf       	out	0x3d, r28	; 61
 192:	00 e0       	ldi	r16, 0x00	; 0
 194:	0c bf       	out	0x3c, r16	; 60

00000196 <__do_copy_data>:
 196:	12 e0       	ldi	r17, 0x02	; 2
 198:	a0 e0       	ldi	r26, 0x00	; 0
 19a:	b2 e0       	ldi	r27, 0x02	; 2
 19c:	e2 ed       	ldi	r30, 0xD2	; 210
 19e:	fe e0       	ldi	r31, 0x0E	; 14
 1a0:	00 e0       	ldi	r16, 0x00	; 0
 1a2:	0b bf       	out	0x3b, r16	; 59
 1a4:	02 c0       	rjmp	.+4      	; 0x1aa <__do_copy_data+0x14>
 1a6:	07 90       	elpm	r0, Z+
 1a8:	0d 92       	st	X+, r0
 1aa:	ac 30       	cpi	r26, 0x0C	; 12
 1ac:	b1 07       	cpc	r27, r17
 1ae:	d9 f7       	brne	.-10     	; 0x1a6 <__do_copy_data+0x10>

000001b0 <__do_clear_bss>:
 1b0:	22 e0       	ldi	r18, 0x02	; 2
 1b2:	ac e0       	ldi	r26, 0x0C	; 12
 1b4:	b2 e0       	ldi	r27, 0x02	; 2
 1b6:	01 c0       	rjmp	.+2      	; 0x1ba <.do_clear_bss_start>

000001b8 <.do_clear_bss_loop>:
 1b8:	1d 92       	st	X+, r1

000001ba <.do_clear_bss_start>:
 1ba:	ad 31       	cpi	r26, 0x1D	; 29
 1bc:	b2 07       	cpc	r27, r18
 1be:	e1 f7       	brne	.-8      	; 0x1b8 <.do_clear_bss_loop>
 1c0:	d5 d0       	rcall	.+426    	; 0x36c <main>
 1c2:	85 c6       	rjmp	.+3338   	; 0xece <_exit>

000001c4 <__bad_interrupt>:
 1c4:	1d cf       	rjmp	.-454    	; 0x0 <__vectors>

000001c6 <CAN_init>:
		MCP_write(MCP_TXB0CTRL + 6 + i, msg->data[i]);
	}
	
	/* Request to send contents of TXB0 */
	MCP_request_to_send(MCP_RTS_TX0);
}
 1c6:	c5 c0       	rjmp	.+394    	; 0x352 <MCP_init>
 1c8:	08 95       	ret

000001ca <CAN_message_receive>:

can_message_t CAN_message_receive(void)
{
 1ca:	9f 92       	push	r9
 1cc:	af 92       	push	r10
 1ce:	bf 92       	push	r11
 1d0:	cf 92       	push	r12
 1d2:	df 92       	push	r13
 1d4:	ef 92       	push	r14
 1d6:	ff 92       	push	r15
 1d8:	0f 93       	push	r16
 1da:	1f 93       	push	r17
 1dc:	cf 93       	push	r28
 1de:	df 93       	push	r29
 1e0:	cd b7       	in	r28, 0x3d	; 61
 1e2:	de b7       	in	r29, 0x3e	; 62
 1e4:	2b 97       	sbiw	r28, 0x0b	; 11
 1e6:	0f b6       	in	r0, 0x3f	; 63
 1e8:	f8 94       	cli
 1ea:	de bf       	out	0x3e, r29	; 62
 1ec:	0f be       	out	0x3f, r0	; 63
 1ee:	cd bf       	out	0x3d, r28	; 61
 1f0:	7c 01       	movw	r14, r24
	/* Only RXB0 is used */
	
	can_message_t message;
	uint8_t buffer = MCP_read(MCP_RXB0SIDH + 1);
 1f2:	82 e6       	ldi	r24, 0x62	; 98
 1f4:	80 d0       	rcall	.+256    	; 0x2f6 <MCP_read>
	message.id = (buffer >> 5);
 1f6:	82 95       	swap	r24
 1f8:	86 95       	lsr	r24
 1fa:	87 70       	andi	r24, 0x07	; 7
 1fc:	c8 2e       	mov	r12, r24
 1fe:	d1 2c       	mov	r13, r1
	buffer = MCP_read(MCP_RXB0CTRL + 5);
 200:	85 e6       	ldi	r24, 0x65	; 101
 202:	79 d0       	rcall	.+242    	; 0x2f6 <MCP_read>
	message.length = (buffer & 0x0F);
 204:	8f 70       	andi	r24, 0x0F	; 15
 206:	98 2e       	mov	r9, r24
	for (uint8_t i = 0; i < message.length; i++) {
 208:	a1 f0       	breq	.+40     	; 0x232 <CAN_message_receive+0x68>
 20a:	8e 01       	movw	r16, r28
 20c:	0c 5f       	subi	r16, 0xFC	; 252
 20e:	1f 4f       	sbci	r17, 0xFF	; 255
 210:	0f 2e       	mov	r0, r31
 212:	f6 e6       	ldi	r31, 0x66	; 102
 214:	af 2e       	mov	r10, r31
 216:	f0 2d       	mov	r31, r0
 218:	a8 0e       	add	r10, r24
 21a:	0f 2e       	mov	r0, r31
 21c:	f6 e6       	ldi	r31, 0x66	; 102
 21e:	bf 2e       	mov	r11, r31
 220:	f0 2d       	mov	r31, r0
		message.data[i] = MCP_read(MCP_RXB0CTRL + 6 + i);
 222:	8b 2d       	mov	r24, r11
 224:	68 d0       	rcall	.+208    	; 0x2f6 <MCP_read>
 226:	f8 01       	movw	r30, r16
 228:	81 93       	st	Z+, r24
 22a:	8f 01       	movw	r16, r30
 22c:	b3 94       	inc	r11
	can_message_t message;
	uint8_t buffer = MCP_read(MCP_RXB0SIDH + 1);
	message.id = (buffer >> 5);
	buffer = MCP_read(MCP_RXB0CTRL + 5);
	message.length = (buffer & 0x0F);
	for (uint8_t i = 0; i < message.length; i++) {
 22e:	ba 10       	cpse	r11, r10
 230:	f8 cf       	rjmp	.-16     	; 0x222 <CAN_message_receive+0x58>
		message.data[i] = MCP_read(MCP_RXB0CTRL + 6 + i);
	}
	
	/* Clear CANINTF.RX0IF */
	MCP_modify_bit(MCP_CANINTF, 0x01, 0x00);
 232:	40 e0       	ldi	r20, 0x00	; 0
 234:	61 e0       	ldi	r22, 0x01	; 1
 236:	8c e2       	ldi	r24, 0x2C	; 44
 238:	73 d0       	rcall	.+230    	; 0x320 <MCP_modify_bit>
	
	return message;
 23a:	da 82       	std	Y+2, r13	; 0x02
 23c:	c9 82       	std	Y+1, r12	; 0x01
 23e:	9b 82       	std	Y+3, r9	; 0x03
 240:	8b e0       	ldi	r24, 0x0B	; 11
 242:	fe 01       	movw	r30, r28
 244:	31 96       	adiw	r30, 0x01	; 1
 246:	d7 01       	movw	r26, r14
 248:	01 90       	ld	r0, Z+
 24a:	0d 92       	st	X+, r0
 24c:	8a 95       	dec	r24
 24e:	e1 f7       	brne	.-8      	; 0x248 <CAN_message_receive+0x7e>
}
 250:	c7 01       	movw	r24, r14
 252:	2b 96       	adiw	r28, 0x0b	; 11
 254:	0f b6       	in	r0, 0x3f	; 63
 256:	f8 94       	cli
 258:	de bf       	out	0x3e, r29	; 62
 25a:	0f be       	out	0x3f, r0	; 63
 25c:	cd bf       	out	0x3d, r28	; 61
 25e:	df 91       	pop	r29
 260:	cf 91       	pop	r28
 262:	1f 91       	pop	r17
 264:	0f 91       	pop	r16
 266:	ff 90       	pop	r15
 268:	ef 90       	pop	r14
 26a:	df 90       	pop	r13
 26c:	cf 90       	pop	r12
 26e:	bf 90       	pop	r11
 270:	af 90       	pop	r10
 272:	9f 90       	pop	r9
 274:	08 95       	ret

00000276 <CAN_message_handle>:

/* Processes a received CAN-message */
void CAN_message_handle(can_message_t msg)
{
 276:	ef 92       	push	r14
 278:	ff 92       	push	r15
 27a:	0f 93       	push	r16
 27c:	1f 93       	push	r17
 27e:	cf 93       	push	r28
 280:	df 93       	push	r29
 282:	cd b7       	in	r28, 0x3d	; 61
 284:	de b7       	in	r29, 0x3e	; 62
 286:	2b 97       	sbiw	r28, 0x0b	; 11
 288:	0f b6       	in	r0, 0x3f	; 63
 28a:	f8 94       	cli
 28c:	de bf       	out	0x3e, r29	; 62
 28e:	0f be       	out	0x3f, r0	; 63
 290:	cd bf       	out	0x3d, r28	; 61
 292:	3e 83       	std	Y+6, r19	; 0x06
 294:	4f 83       	std	Y+7, r20	; 0x07
	//printf("Message handle entered\n");
	uint8_t msg_type = msg.data[0];
	//printf("msg_type: %i\n", msg_type);
	position_t received_pos;
	switch (msg_type) {
 296:	1a 36       	cpi	r17, 0x6A	; 106
 298:	19 f4       	brne	.+6      	; 0x2a0 <CAN_message_handle+0x2a>
			received_pos.x = msg.data[2];
			received_pos.y = msg.data[3];
			//printf("received_pos.x: %d\n", received_pos.x);
			//printf("received_pos.y: %d\n", received_pos.y);
			
			SERVO_write(received_pos);
 29a:	83 2f       	mov	r24, r19
 29c:	94 2f       	mov	r25, r20
 29e:	d0 d0       	rcall	.+416    	; 0x440 <SERVO_write>
			break;
		default:
			break;
	}
 2a0:	2b 96       	adiw	r28, 0x0b	; 11
 2a2:	0f b6       	in	r0, 0x3f	; 63
 2a4:	f8 94       	cli
 2a6:	de bf       	out	0x3e, r29	; 62
 2a8:	0f be       	out	0x3f, r0	; 63
 2aa:	cd bf       	out	0x3d, r28	; 61
 2ac:	df 91       	pop	r29
 2ae:	cf 91       	pop	r28
 2b0:	1f 91       	pop	r17
 2b2:	0f 91       	pop	r16
 2b4:	ff 90       	pop	r15
 2b6:	ef 90       	pop	r14
 2b8:	08 95       	ret

000002ba <IR_init>:

void IR_init(void)
{
	// 16Mhz/128 = 125kHZ for ADC reference clock
	// Enable ADC, set ADC prescaler = 128
	ADCSRA |= (1 << ADPS2)|(1 << ADPS1)|(1 << ADPS0);
 2ba:	ea e7       	ldi	r30, 0x7A	; 122
 2bc:	f0 e0       	ldi	r31, 0x00	; 0
 2be:	80 81       	ld	r24, Z
 2c0:	87 60       	ori	r24, 0x07	; 7
 2c2:	80 83       	st	Z, r24
	
	// Set voltage reference to Avcc (5V), set left adjusted
	ADMUX |= (1 << REFS0)|(1 << ADLAR);
 2c4:	ac e7       	ldi	r26, 0x7C	; 124
 2c6:	b0 e0       	ldi	r27, 0x00	; 0
 2c8:	8c 91       	ld	r24, X
 2ca:	80 66       	ori	r24, 0x60	; 96
 2cc:	8c 93       	st	X, r24
	
	// Turn on ADC
	ADCSRA |= (1 << ADEN);
 2ce:	80 81       	ld	r24, Z
 2d0:	80 68       	ori	r24, 0x80	; 128
 2d2:	80 83       	st	Z, r24
 2d4:	08 95       	ret

000002d6 <IR_read>:
}

uint8_t IR_read(void)
{
	ADCSRA |= (1 << ADSC); // Start conversion
 2d6:	ea e7       	ldi	r30, 0x7A	; 122
 2d8:	f0 e0       	ldi	r31, 0x00	; 0
 2da:	80 81       	ld	r24, Z
 2dc:	80 64       	ori	r24, 0x40	; 64
 2de:	80 83       	st	Z, r24
	
	while (ADCSRA & (1 << ADSC)); // Wait until conversion is done
 2e0:	80 81       	ld	r24, Z
 2e2:	86 fd       	sbrc	r24, 6
 2e4:	fd cf       	rjmp	.-6      	; 0x2e0 <IR_read+0xa>
	return ADCH; // Return ADC value from high register
 2e6:	80 91 79 00 	lds	r24, 0x0079
}
 2ea:	08 95       	ret

000002ec <MCP_reset>:
	SPI_master_transmit(MCP_RX_STATUS);
	//SPI_master_transmit(0x00); // Unneccessary because of "repeat data out"?
	char status = SPDR;
	PORTB |= (1 << PB0);
	return status;
}
 2ec:	28 98       	cbi	0x05, 0	; 5
 2ee:	80 ec       	ldi	r24, 0xC0	; 192
 2f0:	d3 d0       	rcall	.+422    	; 0x498 <SPI_master_transmit>
 2f2:	28 9a       	sbi	0x05, 0	; 5
 2f4:	08 95       	ret

000002f6 <MCP_read>:
 2f6:	cf 93       	push	r28
 2f8:	c8 2f       	mov	r28, r24
 2fa:	28 98       	cbi	0x05, 0	; 5
 2fc:	83 e0       	ldi	r24, 0x03	; 3
 2fe:	cc d0       	rcall	.+408    	; 0x498 <SPI_master_transmit>
 300:	8c 2f       	mov	r24, r28
 302:	ca d0       	rcall	.+404    	; 0x498 <SPI_master_transmit>
 304:	80 e0       	ldi	r24, 0x00	; 0
 306:	c8 d0       	rcall	.+400    	; 0x498 <SPI_master_transmit>
 308:	8e b5       	in	r24, 0x2e	; 46
 30a:	28 9a       	sbi	0x05, 0	; 5
 30c:	cf 91       	pop	r28
 30e:	08 95       	ret

00000310 <MCP_read_status>:
 310:	28 98       	cbi	0x05, 0	; 5
 312:	80 ea       	ldi	r24, 0xA0	; 160
 314:	c1 d0       	rcall	.+386    	; 0x498 <SPI_master_transmit>
 316:	80 e0       	ldi	r24, 0x00	; 0
 318:	bf d0       	rcall	.+382    	; 0x498 <SPI_master_transmit>
 31a:	8e b5       	in	r24, 0x2e	; 46
 31c:	28 9a       	sbi	0x05, 0	; 5
 31e:	08 95       	ret

00000320 <MCP_modify_bit>:
	MCP_modify_bit(MCP_CANCTRL, mask, mode);
}

/* Changes the value of the register bits specified by the mask */
void MCP_modify_bit(uint8_t addr, uint8_t mask, uint8_t data)
{
 320:	1f 93       	push	r17
 322:	cf 93       	push	r28
 324:	df 93       	push	r29
 326:	18 2f       	mov	r17, r24
 328:	d6 2f       	mov	r29, r22
 32a:	c4 2f       	mov	r28, r20
	PORTB &= ~(1 << PB0);
 32c:	28 98       	cbi	0x05, 0	; 5
	SPI_master_transmit(MCP_BITMOD);
 32e:	85 e0       	ldi	r24, 0x05	; 5
 330:	b3 d0       	rcall	.+358    	; 0x498 <SPI_master_transmit>
	SPI_master_transmit(addr);
 332:	81 2f       	mov	r24, r17
 334:	b1 d0       	rcall	.+354    	; 0x498 <SPI_master_transmit>
	SPI_master_transmit(mask);
 336:	8d 2f       	mov	r24, r29
 338:	af d0       	rcall	.+350    	; 0x498 <SPI_master_transmit>
	SPI_master_transmit(data);
 33a:	8c 2f       	mov	r24, r28
 33c:	ad d0       	rcall	.+346    	; 0x498 <SPI_master_transmit>
	PORTB |= (1 << PB0);
 33e:	28 9a       	sbi	0x05, 0	; 5
 340:	df 91       	pop	r29
 342:	cf 91       	pop	r28
 344:	1f 91       	pop	r17
 346:	08 95       	ret

00000348 <MCP_set_mode>:
			break;
		default:
			break;
	}
	
	MCP_modify_bit(MCP_CANCTRL, mask, mode);
 348:	48 2f       	mov	r20, r24
 34a:	60 ee       	ldi	r22, 0xE0	; 224
 34c:	8f e0       	ldi	r24, 0x0F	; 15
 34e:	e8 cf       	rjmp	.-48     	; 0x320 <MCP_modify_bit>
 350:	08 95       	ret

00000352 <MCP_init>:
#include "MCP2515.h"
#include "mcp.h"

void MCP_init(void)
{
	SPI_master_init();
 352:	9d d0       	rcall	.+314    	; 0x48e <SPI_master_init>
	MCP_reset();
 354:	cb df       	rcall	.-106    	; 0x2ec <MCP_reset>
	
	MCP_modify_bit(MCP_RXB0CTRL, 0b01100000, 0xFF); // Turns masks/filters off for RX0
 356:	4f ef       	ldi	r20, 0xFF	; 255
 358:	60 e6       	ldi	r22, 0x60	; 96
 35a:	80 e6       	ldi	r24, 0x60	; 96
 35c:	e1 df       	rcall	.-62     	; 0x320 <MCP_modify_bit>
	MCP_modify_bit(MCP_RXB1CTRL, 0b01100000, 0xFF); // Turns masks/filters off for RX1
 35e:	4f ef       	ldi	r20, 0xFF	; 255
 360:	60 e6       	ldi	r22, 0x60	; 96
 362:	80 e7       	ldi	r24, 0x70	; 112
 364:	dd df       	rcall	.-70     	; 0x320 <MCP_modify_bit>
	//MCP_set_mode(MODE_LOOPBACK); // Sets loopback operation mode for testing
	MCP_set_mode(MODE_NORMAL); // Sets normal operation mode
 366:	80 e0       	ldi	r24, 0x00	; 0
 368:	ef cf       	rjmp	.-34     	; 0x348 <MCP_set_mode>
 36a:	08 95       	ret

0000036c <main>:
#include "ir.h"
#include "TWI_Master.h"


int main(void)
{
 36c:	cf 93       	push	r28
 36e:	df 93       	push	r29
 370:	cd b7       	in	r28, 0x3d	; 61
 372:	de b7       	in	r29, 0x3e	; 62
 374:	2b 97       	sbiw	r28, 0x0b	; 11
 376:	0f b6       	in	r0, 0x3f	; 63
 378:	f8 94       	cli
 37a:	de bf       	out	0x3e, r29	; 62
 37c:	0f be       	out	0x3f, r0	; 63
 37e:	cd bf       	out	0x3d, r28	; 61
	sei(); // Enable global interrupts
 380:	78 94       	sei
	
	SERVO_init(); // initialize timer
 382:	5c d0       	rcall	.+184    	; 0x43c <SERVO_init>
	fdevopen(USART_transmit, USART_receive); // Sets printf to serial port
 384:	61 ef       	ldi	r22, 0xF1	; 241
 386:	72 e0       	ldi	r23, 0x02	; 2
 388:	89 ee       	ldi	r24, 0xE9	; 233
 38a:	92 e0       	ldi	r25, 0x02	; 2
 38c:	69 d1       	rcall	.+722    	; 0x660 <fdevopen>
	USART_init(MYUBBR);
 38e:	87 e6       	ldi	r24, 0x67	; 103
 390:	90 e0       	ldi	r25, 0x00	; 0
 392:	14 d1       	rcall	.+552    	; 0x5bc <USART_init>
	CAN_init();
 394:	18 df       	rcall	.-464    	; 0x1c6 <CAN_init>
	IR_init();
 396:	91 df       	rcall	.-222    	; 0x2ba <IR_init>
	TWI_Master_Initialise();
 398:	84 d0       	rcall	.+264    	; 0x4a2 <TWI_Master_Initialise>
	
	uint8_t status, msg_arrived;
	can_message_t received_message;
	
	uint8_t ir_res = IR_read();
 39a:	9d df       	rcall	.-198    	; 0x2d6 <IR_read>
	printf("%d\n", ir_res);
 39c:	1f 92       	push	r1
 39e:	8f 93       	push	r24
 3a0:	87 e0       	ldi	r24, 0x07	; 7
 3a2:	92 e0       	ldi	r25, 0x02	; 2
 3a4:	9f 93       	push	r25
 3a6:	8f 93       	push	r24
 3a8:	a5 d1       	rcall	.+842    	; 0x6f4 <printf>
 3aa:	0f 90       	pop	r0
 3ac:	0f 90       	pop	r0
 3ae:	0f 90       	pop	r0
 3b0:	0f 90       	pop	r0
	
	while(1) {
		
		ir_res = IR_read();
		printf("%d\n", ir_res);
 3b2:	0f 2e       	mov	r0, r31
 3b4:	f7 e0       	ldi	r31, 0x07	; 7
 3b6:	cf 2e       	mov	r12, r31
 3b8:	f2 e0       	ldi	r31, 0x02	; 2
 3ba:	df 2e       	mov	r13, r31
 3bc:	f0 2d       	mov	r31, r0
	uint8_t ir_res = IR_read();
	printf("%d\n", ir_res);
	
	while(1) {
		
		ir_res = IR_read();
 3be:	8b df       	rcall	.-234    	; 0x2d6 <IR_read>
		printf("%d\n", ir_res);
 3c0:	1f 92       	push	r1
 3c2:	8f 93       	push	r24
 3c4:	df 92       	push	r13
 3c6:	cf 92       	push	r12
 3c8:	95 d1       	rcall	.+810    	; 0x6f4 <printf>
		
		status = MCP_read_status();
 3ca:	a2 df       	rcall	.-188    	; 0x310 <MCP_read_status>
		//printf("Status: %02x\n", status);
		msg_arrived = (status & 1);
		if (msg_arrived) {
 3cc:	0f 90       	pop	r0
 3ce:	0f 90       	pop	r0
 3d0:	0f 90       	pop	r0
 3d2:	0f 90       	pop	r0
 3d4:	80 ff       	sbrs	r24, 0
 3d6:	f3 cf       	rjmp	.-26     	; 0x3be <main+0x52>
			received_message = CAN_message_receive();
 3d8:	ce 01       	movw	r24, r28
 3da:	01 96       	adiw	r24, 0x01	; 1
 3dc:	f6 de       	rcall	.-532    	; 0x1ca <CAN_message_receive>
			CAN_message_handle(received_message);
 3de:	e9 80       	ldd	r14, Y+1	; 0x01
 3e0:	fa 80       	ldd	r15, Y+2	; 0x02
 3e2:	0b 81       	ldd	r16, Y+3	; 0x03
 3e4:	1c 81       	ldd	r17, Y+4	; 0x04
 3e6:	2d 81       	ldd	r18, Y+5	; 0x05
 3e8:	3e 81       	ldd	r19, Y+6	; 0x06
 3ea:	4f 81       	ldd	r20, Y+7	; 0x07
 3ec:	58 85       	ldd	r21, Y+8	; 0x08
 3ee:	69 85       	ldd	r22, Y+9	; 0x09
 3f0:	7a 85       	ldd	r23, Y+10	; 0x0a
 3f2:	8b 85       	ldd	r24, Y+11	; 0x0b
 3f4:	40 df       	rcall	.-384    	; 0x276 <CAN_message_handle>
 3f6:	e3 cf       	rjmp	.-58     	; 0x3be <main+0x52>

000003f8 <timer3_init>:
}

void timer3_init(void)
{
	// Set up timer in Fast PWM mode 14
	TCCR3A |= (1 << COM1A1)|(1 << WGM11);
 3f8:	e0 e9       	ldi	r30, 0x90	; 144
 3fa:	f0 e0       	ldi	r31, 0x00	; 0
 3fc:	80 81       	ld	r24, Z
 3fe:	82 68       	ori	r24, 0x82	; 130
 400:	80 83       	st	Z, r24
	
	// Set up timer with prescaler = 64 and PWM fast mode 14
	TCCR3B |= (1 << WGM13)|(1 << WGM12)|(1 << CS11)|(1 << CS10);
 402:	e1 e9       	ldi	r30, 0x91	; 145
 404:	f0 e0       	ldi	r31, 0x00	; 0
 406:	80 81       	ld	r24, Z
 408:	8b 61       	ori	r24, 0x1B	; 27
 40a:	80 83       	st	Z, r24
	
	// Set up timer with TOP value = 5000 (0x1388)
	ICR3 = 0x1388;
 40c:	88 e8       	ldi	r24, 0x88	; 136
 40e:	93 e1       	ldi	r25, 0x13	; 19
 410:	90 93 97 00 	sts	0x0097, r25
 414:	80 93 96 00 	sts	0x0096, r24
	
	// initialize counter
	TCNT3 = 0;
 418:	10 92 95 00 	sts	0x0095, r1
 41c:	10 92 94 00 	sts	0x0094, r1
	
	// initialize compare value (servo to middle, 0x0177)
	OCR3A = 0x0177; //middle
 420:	87 e7       	ldi	r24, 0x77	; 119
 422:	91 e0       	ldi	r25, 0x01	; 1
 424:	90 93 99 00 	sts	0x0099, r25
 428:	80 93 98 00 	sts	0x0098, r24
	
	// Enable compare interrupt
	TIMSK3 |= (1 << OCIE1A);
 42c:	e1 e7       	ldi	r30, 0x71	; 113
 42e:	f0 e0       	ldi	r31, 0x00	; 0
 430:	80 81       	ld	r24, Z
 432:	82 60       	ori	r24, 0x02	; 2
 434:	80 83       	st	Z, r24
	
	// Set PWM port as output
	DDRE = (1 << PE3);
 436:	88 e0       	ldi	r24, 0x08	; 8
 438:	8d b9       	out	0x0d, r24	; 13
 43a:	08 95       	ret

0000043c <SERVO_init>:
#include <avr/interrupt.h>
#include "servo.h"

void SERVO_init(void)
{
	timer3_init();
 43c:	dd cf       	rjmp	.-70     	; 0x3f8 <timer3_init>
 43e:	08 95       	ret

00000440 <SERVO_write>:
{
	const uint32_t min = 225;
	const uint32_t max = 525;
	const uint32_t delta = max-min;
	uint32_t y = (uint32_t) pos.y;
	uint32_t ref = y * delta/255;
 440:	29 2f       	mov	r18, r25
 442:	30 e0       	ldi	r19, 0x00	; 0
 444:	ac e2       	ldi	r26, 0x2C	; 44
 446:	b1 e0       	ldi	r27, 0x01	; 1
 448:	fc d0       	rcall	.+504    	; 0x642 <__umulhisi3>
 44a:	2f ef       	ldi	r18, 0xFF	; 255
 44c:	30 e0       	ldi	r19, 0x00	; 0
 44e:	40 e0       	ldi	r20, 0x00	; 0
 450:	50 e0       	ldi	r21, 0x00	; 0
 452:	cf d0       	rcall	.+414    	; 0x5f2 <__udivmodsi4>
	uint32_t new_pos = min + ref;
 454:	da 01       	movw	r26, r20
 456:	c9 01       	movw	r24, r18
 458:	8f 51       	subi	r24, 0x1F	; 31
 45a:	9f 4f       	sbci	r25, 0xFF	; 255
 45c:	af 4f       	sbci	r26, 0xFF	; 255
 45e:	bf 4f       	sbci	r27, 0xFF	; 255
	
	// Update compare register
	//printf("new_pos: %d\n", new_pos);
	OCR3A = new_pos;
 460:	90 93 99 00 	sts	0x0099, r25
 464:	80 93 98 00 	sts	0x0098, r24
 468:	08 95       	ret

0000046a <__vector_32>:
}

/* Interrupt handler for TIMER1 compare */
ISR(TIMER3_COMPA_vect) {
 46a:	1f 92       	push	r1
 46c:	0f 92       	push	r0
 46e:	0f b6       	in	r0, 0x3f	; 63
 470:	0f 92       	push	r0
 472:	11 24       	eor	r1, r1
 474:	8f 93       	push	r24
 476:	9f 93       	push	r25

	// pin toggle
	PORTE ^= (1 << PE3);
 478:	9e b1       	in	r25, 0x0e	; 14
 47a:	88 e0       	ldi	r24, 0x08	; 8
 47c:	89 27       	eor	r24, r25
 47e:	8e b9       	out	0x0e, r24	; 14
 480:	9f 91       	pop	r25
 482:	8f 91       	pop	r24
 484:	0f 90       	pop	r0
 486:	0f be       	out	0x3f, r0	; 63
 488:	0f 90       	pop	r0
 48a:	1f 90       	pop	r1
 48c:	18 95       	reti

0000048e <SPI_master_init>:
#include <avr/delay.h>

void SPI_master_init(void)
{
	/* Set ~SS, MOSI and SCK output, all others input */
	DDRB = (1 << PB0)|(1 << PB2)|(1 << PB1); // Setting ~SS necessary?
 48e:	87 e0       	ldi	r24, 0x07	; 7
 490:	84 b9       	out	0x04, r24	; 4
	
	/* Enable SPI, Master, set clock rate fck/16 */
	SPCR = (1 << SPE)|(1 << MSTR)|(1 << SPR0);
 492:	81 e5       	ldi	r24, 0x51	; 81
 494:	8c bd       	out	0x2c, r24	; 44
 496:	08 95       	ret

00000498 <SPI_master_transmit>:
}

void SPI_master_transmit(uint8_t cData)
{
	/* Start transmission */
	SPDR = cData;
 498:	8e bd       	out	0x2e, r24	; 46
	
	/* Wait for transmission to complete */
	while (!(SPSR & (1 << SPIF))) {
 49a:	0d b4       	in	r0, 0x2d	; 45
 49c:	07 fe       	sbrs	r0, 7
 49e:	fd cf       	rjmp	.-6      	; 0x49a <SPI_master_transmit+0x2>
		;
	}
}
 4a0:	08 95       	ret

000004a2 <TWI_Master_Initialise>:
    {
      msg[ i ] = TWI_buf[ i ];
    }
  }
  return( TWI_statusReg.lastTransOK );                                   
}
 4a2:	8c e0       	ldi	r24, 0x0C	; 12
 4a4:	80 93 b8 00 	sts	0x00B8, r24
 4a8:	8f ef       	ldi	r24, 0xFF	; 255
 4aa:	80 93 bb 00 	sts	0x00BB, r24
 4ae:	84 e0       	ldi	r24, 0x04	; 4
 4b0:	80 93 bc 00 	sts	0x00BC, r24
 4b4:	08 95       	ret

000004b6 <__vector_39>:
that is whenever a TWI event has occurred. This function should not be called directly from the main
application.
****************************************************************************/
#pragma vector=TWI_vect
ISR(TWI_vect)
{
 4b6:	1f 92       	push	r1
 4b8:	0f 92       	push	r0
 4ba:	0f b6       	in	r0, 0x3f	; 63
 4bc:	0f 92       	push	r0
 4be:	11 24       	eor	r1, r1
 4c0:	0b b6       	in	r0, 0x3b	; 59
 4c2:	0f 92       	push	r0
 4c4:	2f 93       	push	r18
 4c6:	3f 93       	push	r19
 4c8:	8f 93       	push	r24
 4ca:	9f 93       	push	r25
 4cc:	af 93       	push	r26
 4ce:	bf 93       	push	r27
 4d0:	ef 93       	push	r30
 4d2:	ff 93       	push	r31
  static unsigned char TWI_bufPtr;
  
  switch (TWSR)
 4d4:	80 91 b9 00 	lds	r24, 0x00B9
 4d8:	90 e0       	ldi	r25, 0x00	; 0
 4da:	fc 01       	movw	r30, r24
 4dc:	38 97       	sbiw	r30, 0x08	; 8
 4de:	e1 35       	cpi	r30, 0x51	; 81
 4e0:	f1 05       	cpc	r31, r1
 4e2:	08 f0       	brcs	.+2      	; 0x4e6 <__vector_39+0x30>
 4e4:	55 c0       	rjmp	.+170    	; 0x590 <__vector_39+0xda>
 4e6:	ee 58       	subi	r30, 0x8E	; 142
 4e8:	ff 4f       	sbci	r31, 0xFF	; 255
 4ea:	a5 c0       	rjmp	.+330    	; 0x636 <__tablejump2__>
  {
    case TWI_START:             // START has been transmitted  
    case TWI_REP_START:         // Repeated START has been transmitted
      TWI_bufPtr = 0;                                     // Set buffer pointer to the TWI Address location
 4ec:	10 92 0c 02 	sts	0x020C, r1
    case TWI_MTX_ADR_ACK:       // SLA+W has been tramsmitted and ACK received
    case TWI_MTX_DATA_ACK:      // Data byte has been tramsmitted and ACK received
      if (TWI_bufPtr < TWI_msgSize)
 4f0:	e0 91 0c 02 	lds	r30, 0x020C
 4f4:	80 91 0e 02 	lds	r24, 0x020E
 4f8:	e8 17       	cp	r30, r24
 4fa:	70 f4       	brcc	.+28     	; 0x518 <__vector_39+0x62>
      {
        TWDR = TWI_buf[TWI_bufPtr++];
 4fc:	81 e0       	ldi	r24, 0x01	; 1
 4fe:	8e 0f       	add	r24, r30
 500:	80 93 0c 02 	sts	0x020C, r24
 504:	f0 e0       	ldi	r31, 0x00	; 0
 506:	e1 5f       	subi	r30, 0xF1	; 241
 508:	fd 4f       	sbci	r31, 0xFD	; 253
 50a:	80 81       	ld	r24, Z
 50c:	80 93 bb 00 	sts	0x00BB, r24
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
 510:	85 e8       	ldi	r24, 0x85	; 133
 512:	80 93 bc 00 	sts	0x00BC, r24
 516:	43 c0       	rjmp	.+134    	; 0x59e <__vector_39+0xe8>
               (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag to send byte
               (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           //
               (0<<TWWC);                                 //  
      }else                    // Send STOP after last byte
      {
        TWI_statusReg.lastTransOK = TRUE;                 // Set status bits to completed successfully. 
 518:	80 91 0d 02 	lds	r24, 0x020D
 51c:	81 60       	ori	r24, 0x01	; 1
 51e:	80 93 0d 02 	sts	0x020D, r24
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
 522:	84 e9       	ldi	r24, 0x94	; 148
 524:	80 93 bc 00 	sts	0x00BC, r24
 528:	3a c0       	rjmp	.+116    	; 0x59e <__vector_39+0xe8>
               (0<<TWEA)|(0<<TWSTA)|(1<<TWSTO)|           // Initiate a STOP condition.
               (0<<TWWC);                                 //
      }
      break;
    case TWI_MRX_DATA_ACK:      // Data byte has been received and ACK tramsmitted
      TWI_buf[TWI_bufPtr++] = TWDR;
 52a:	e0 91 0c 02 	lds	r30, 0x020C
 52e:	81 e0       	ldi	r24, 0x01	; 1
 530:	8e 0f       	add	r24, r30
 532:	80 93 0c 02 	sts	0x020C, r24
 536:	80 91 bb 00 	lds	r24, 0x00BB
 53a:	f0 e0       	ldi	r31, 0x00	; 0
 53c:	e1 5f       	subi	r30, 0xF1	; 241
 53e:	fd 4f       	sbci	r31, 0xFD	; 253
 540:	80 83       	st	Z, r24
    case TWI_MRX_ADR_ACK:       // SLA+R has been tramsmitted and ACK received
      if (TWI_bufPtr < (TWI_msgSize-1) )                  // Detect the last byte to NACK it.
 542:	20 91 0c 02 	lds	r18, 0x020C
 546:	30 e0       	ldi	r19, 0x00	; 0
 548:	80 91 0e 02 	lds	r24, 0x020E
 54c:	90 e0       	ldi	r25, 0x00	; 0
 54e:	01 97       	sbiw	r24, 0x01	; 1
 550:	28 17       	cp	r18, r24
 552:	39 07       	cpc	r19, r25
 554:	24 f4       	brge	.+8      	; 0x55e <__vector_39+0xa8>
      {
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
 556:	85 ec       	ldi	r24, 0xC5	; 197
 558:	80 93 bc 00 	sts	0x00BC, r24
 55c:	20 c0       	rjmp	.+64     	; 0x59e <__vector_39+0xe8>
               (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag to read next byte
               (1<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // Send ACK after reception
               (0<<TWWC);                                 //  
      }else                    // Send NACK after next reception
      {
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
 55e:	85 e8       	ldi	r24, 0x85	; 133
 560:	80 93 bc 00 	sts	0x00BC, r24
 564:	1c c0       	rjmp	.+56     	; 0x59e <__vector_39+0xe8>
               (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // Send NACK after reception
               (0<<TWWC);                                 // 
      }    
      break; 
    case TWI_MRX_DATA_NACK:     // Data byte has been received and NACK tramsmitted
      TWI_buf[TWI_bufPtr] = TWDR;
 566:	80 91 bb 00 	lds	r24, 0x00BB
 56a:	e0 91 0c 02 	lds	r30, 0x020C
 56e:	f0 e0       	ldi	r31, 0x00	; 0
 570:	e1 5f       	subi	r30, 0xF1	; 241
 572:	fd 4f       	sbci	r31, 0xFD	; 253
 574:	80 83       	st	Z, r24
      TWI_statusReg.lastTransOK = TRUE;                 // Set status bits to completed successfully. 
 576:	80 91 0d 02 	lds	r24, 0x020D
 57a:	81 60       	ori	r24, 0x01	; 1
 57c:	80 93 0d 02 	sts	0x020D, r24
      TWCR = (1<<TWEN)|                                 // TWI Interface enabled
 580:	84 e9       	ldi	r24, 0x94	; 148
 582:	80 93 bc 00 	sts	0x00BC, r24
             (0<<TWIE)|(1<<TWINT)|                      // Disable TWI Interrupt and clear the flag
             (0<<TWEA)|(0<<TWSTA)|(1<<TWSTO)|           // Initiate a STOP condition.
             (0<<TWWC);                                 //
      break;      
 586:	0b c0       	rjmp	.+22     	; 0x59e <__vector_39+0xe8>
    case TWI_ARB_LOST:          // Arbitration lost
      TWCR = (1<<TWEN)|                                 // TWI Interface enabled
 588:	85 ea       	ldi	r24, 0xA5	; 165
 58a:	80 93 bc 00 	sts	0x00BC, r24
             (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag
             (0<<TWEA)|(1<<TWSTA)|(0<<TWSTO)|           // Initiate a (RE)START condition.
             (0<<TWWC);                                 //
      break;
 58e:	07 c0       	rjmp	.+14     	; 0x59e <__vector_39+0xe8>
    case TWI_MRX_ADR_NACK:      // SLA+R has been tramsmitted and NACK received    
    case TWI_MTX_DATA_NACK:     // Data byte has been tramsmitted and NACK received
//    case TWI_NO_STATE              // No relevant state information available; TWINT = “0”
    case TWI_BUS_ERROR:         // Bus error due to an illegal START or STOP condition
    default:     
      TWI_state = TWSR;                                 // Store TWSR and automatically sets clears noErrors bit.
 590:	80 91 b9 00 	lds	r24, 0x00B9
 594:	80 93 06 02 	sts	0x0206, r24
                                                        // Reset TWI Interface
      TWCR = (1<<TWEN)|                                 // Enable TWI-interface and release TWI pins
 598:	84 e0       	ldi	r24, 0x04	; 4
 59a:	80 93 bc 00 	sts	0x00BC, r24
             (0<<TWIE)|(0<<TWINT)|                      // Disable Interupt
             (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // No Signal requests
             (0<<TWWC);                                 //
  }
}
 59e:	ff 91       	pop	r31
 5a0:	ef 91       	pop	r30
 5a2:	bf 91       	pop	r27
 5a4:	af 91       	pop	r26
 5a6:	9f 91       	pop	r25
 5a8:	8f 91       	pop	r24
 5aa:	3f 91       	pop	r19
 5ac:	2f 91       	pop	r18
 5ae:	0f 90       	pop	r0
 5b0:	0b be       	out	0x3b, r0	; 59
 5b2:	0f 90       	pop	r0
 5b4:	0f be       	out	0x3f, r0	; 63
 5b6:	0f 90       	pop	r0
 5b8:	1f 90       	pop	r1
 5ba:	18 95       	reti

000005bc <USART_init>:
#include <avr/io.h>

void USART_init(unsigned int ubrr)
{
	/* Set baud rate*/
	UBRR0H = (unsigned char)(ubrr >> 8 );
 5bc:	90 93 c5 00 	sts	0x00C5, r25
	UBRR0L = (unsigned char)ubrr;
 5c0:	80 93 c4 00 	sts	0x00C4, r24
	/*Enable receiver and transmitter*/
	UCSR0B = (1 << RXEN0)|(1 << TXEN0);
 5c4:	88 e1       	ldi	r24, 0x18	; 24
 5c6:	80 93 c1 00 	sts	0x00C1, r24
	/* Set frame format: 8data, 2stop bit */
	UCSR0C = (1 << USBS0)|(3 << UCSZ10);
 5ca:	8e e0       	ldi	r24, 0x0E	; 14
 5cc:	80 93 c2 00 	sts	0x00C2, r24
 5d0:	08 95       	ret

000005d2 <USART_transmit>:
}

void USART_transmit(unsigned char data)
{
	/* Wait for empty transmit buffer */
	while (!( UCSR0A & (1 << UDRE0)))
 5d2:	e0 ec       	ldi	r30, 0xC0	; 192
 5d4:	f0 e0       	ldi	r31, 0x00	; 0
 5d6:	90 81       	ld	r25, Z
 5d8:	95 ff       	sbrs	r25, 5
 5da:	fd cf       	rjmp	.-6      	; 0x5d6 <USART_transmit+0x4>
		;
	/* Put data into buffer, sends the data */
	UDR0 = data;
 5dc:	80 93 c6 00 	sts	0x00C6, r24
 5e0:	08 95       	ret

000005e2 <USART_receive>:
}

unsigned char USART_receive(void)
{
	/* Wait for data to be received */
	while ( !(UCSR0A & ( 1 << RXC0)) )
 5e2:	e0 ec       	ldi	r30, 0xC0	; 192
 5e4:	f0 e0       	ldi	r31, 0x00	; 0
 5e6:	80 81       	ld	r24, Z
 5e8:	88 23       	and	r24, r24
 5ea:	ec f7       	brge	.-6      	; 0x5e6 <USART_receive+0x4>
		;
	/* Get and return received data from buffer */
	return UDR0;
 5ec:	80 91 c6 00 	lds	r24, 0x00C6
}
 5f0:	08 95       	ret

000005f2 <__udivmodsi4>:
 5f2:	a1 e2       	ldi	r26, 0x21	; 33
 5f4:	1a 2e       	mov	r1, r26
 5f6:	aa 1b       	sub	r26, r26
 5f8:	bb 1b       	sub	r27, r27
 5fa:	fd 01       	movw	r30, r26
 5fc:	0d c0       	rjmp	.+26     	; 0x618 <__udivmodsi4_ep>

000005fe <__udivmodsi4_loop>:
 5fe:	aa 1f       	adc	r26, r26
 600:	bb 1f       	adc	r27, r27
 602:	ee 1f       	adc	r30, r30
 604:	ff 1f       	adc	r31, r31
 606:	a2 17       	cp	r26, r18
 608:	b3 07       	cpc	r27, r19
 60a:	e4 07       	cpc	r30, r20
 60c:	f5 07       	cpc	r31, r21
 60e:	20 f0       	brcs	.+8      	; 0x618 <__udivmodsi4_ep>
 610:	a2 1b       	sub	r26, r18
 612:	b3 0b       	sbc	r27, r19
 614:	e4 0b       	sbc	r30, r20
 616:	f5 0b       	sbc	r31, r21

00000618 <__udivmodsi4_ep>:
 618:	66 1f       	adc	r22, r22
 61a:	77 1f       	adc	r23, r23
 61c:	88 1f       	adc	r24, r24
 61e:	99 1f       	adc	r25, r25
 620:	1a 94       	dec	r1
 622:	69 f7       	brne	.-38     	; 0x5fe <__udivmodsi4_loop>
 624:	60 95       	com	r22
 626:	70 95       	com	r23
 628:	80 95       	com	r24
 62a:	90 95       	com	r25
 62c:	9b 01       	movw	r18, r22
 62e:	ac 01       	movw	r20, r24
 630:	bd 01       	movw	r22, r26
 632:	cf 01       	movw	r24, r30
 634:	08 95       	ret

00000636 <__tablejump2__>:
 636:	ee 0f       	add	r30, r30
 638:	ff 1f       	adc	r31, r31

0000063a <__tablejump__>:
 63a:	05 90       	lpm	r0, Z+
 63c:	f4 91       	lpm	r31, Z
 63e:	e0 2d       	mov	r30, r0
 640:	19 94       	eijmp

00000642 <__umulhisi3>:
 642:	a2 9f       	mul	r26, r18
 644:	b0 01       	movw	r22, r0
 646:	b3 9f       	mul	r27, r19
 648:	c0 01       	movw	r24, r0
 64a:	a3 9f       	mul	r26, r19
 64c:	70 0d       	add	r23, r0
 64e:	81 1d       	adc	r24, r1
 650:	11 24       	eor	r1, r1
 652:	91 1d       	adc	r25, r1
 654:	b2 9f       	mul	r27, r18
 656:	70 0d       	add	r23, r0
 658:	81 1d       	adc	r24, r1
 65a:	11 24       	eor	r1, r1
 65c:	91 1d       	adc	r25, r1
 65e:	08 95       	ret

00000660 <fdevopen>:
 660:	0f 93       	push	r16
 662:	1f 93       	push	r17
 664:	cf 93       	push	r28
 666:	df 93       	push	r29
 668:	ec 01       	movw	r28, r24
 66a:	8b 01       	movw	r16, r22
 66c:	00 97       	sbiw	r24, 0x00	; 0
 66e:	31 f4       	brne	.+12     	; 0x67c <fdevopen+0x1c>
 670:	61 15       	cp	r22, r1
 672:	71 05       	cpc	r23, r1
 674:	19 f4       	brne	.+6      	; 0x67c <fdevopen+0x1c>
 676:	80 e0       	ldi	r24, 0x00	; 0
 678:	90 e0       	ldi	r25, 0x00	; 0
 67a:	37 c0       	rjmp	.+110    	; 0x6ea <fdevopen+0x8a>
 67c:	6e e0       	ldi	r22, 0x0E	; 14
 67e:	70 e0       	ldi	r23, 0x00	; 0
 680:	81 e0       	ldi	r24, 0x01	; 1
 682:	90 e0       	ldi	r25, 0x00	; 0
 684:	36 d2       	rcall	.+1132   	; 0xaf2 <calloc>
 686:	fc 01       	movw	r30, r24
 688:	00 97       	sbiw	r24, 0x00	; 0
 68a:	a9 f3       	breq	.-22     	; 0x676 <fdevopen+0x16>
 68c:	80 e8       	ldi	r24, 0x80	; 128
 68e:	83 83       	std	Z+3, r24	; 0x03
 690:	01 15       	cp	r16, r1
 692:	11 05       	cpc	r17, r1
 694:	71 f0       	breq	.+28     	; 0x6b2 <fdevopen+0x52>
 696:	13 87       	std	Z+11, r17	; 0x0b
 698:	02 87       	std	Z+10, r16	; 0x0a
 69a:	81 e8       	ldi	r24, 0x81	; 129
 69c:	83 83       	std	Z+3, r24	; 0x03
 69e:	80 91 13 02 	lds	r24, 0x0213
 6a2:	90 91 14 02 	lds	r25, 0x0214
 6a6:	89 2b       	or	r24, r25
 6a8:	21 f4       	brne	.+8      	; 0x6b2 <fdevopen+0x52>
 6aa:	f0 93 14 02 	sts	0x0214, r31
 6ae:	e0 93 13 02 	sts	0x0213, r30
 6b2:	20 97       	sbiw	r28, 0x00	; 0
 6b4:	c9 f0       	breq	.+50     	; 0x6e8 <fdevopen+0x88>
 6b6:	d1 87       	std	Z+9, r29	; 0x09
 6b8:	c0 87       	std	Z+8, r28	; 0x08
 6ba:	83 81       	ldd	r24, Z+3	; 0x03
 6bc:	82 60       	ori	r24, 0x02	; 2
 6be:	83 83       	std	Z+3, r24	; 0x03
 6c0:	80 91 15 02 	lds	r24, 0x0215
 6c4:	90 91 16 02 	lds	r25, 0x0216
 6c8:	89 2b       	or	r24, r25
 6ca:	71 f4       	brne	.+28     	; 0x6e8 <fdevopen+0x88>
 6cc:	f0 93 16 02 	sts	0x0216, r31
 6d0:	e0 93 15 02 	sts	0x0215, r30
 6d4:	80 91 17 02 	lds	r24, 0x0217
 6d8:	90 91 18 02 	lds	r25, 0x0218
 6dc:	89 2b       	or	r24, r25
 6de:	21 f4       	brne	.+8      	; 0x6e8 <fdevopen+0x88>
 6e0:	f0 93 18 02 	sts	0x0218, r31
 6e4:	e0 93 17 02 	sts	0x0217, r30
 6e8:	cf 01       	movw	r24, r30
 6ea:	df 91       	pop	r29
 6ec:	cf 91       	pop	r28
 6ee:	1f 91       	pop	r17
 6f0:	0f 91       	pop	r16
 6f2:	08 95       	ret

000006f4 <printf>:
 6f4:	cf 93       	push	r28
 6f6:	df 93       	push	r29
 6f8:	cd b7       	in	r28, 0x3d	; 61
 6fa:	de b7       	in	r29, 0x3e	; 62
 6fc:	fe 01       	movw	r30, r28
 6fe:	36 96       	adiw	r30, 0x06	; 6
 700:	61 91       	ld	r22, Z+
 702:	71 91       	ld	r23, Z+
 704:	af 01       	movw	r20, r30
 706:	80 91 15 02 	lds	r24, 0x0215
 70a:	90 91 16 02 	lds	r25, 0x0216
 70e:	03 d0       	rcall	.+6      	; 0x716 <vfprintf>
 710:	df 91       	pop	r29
 712:	cf 91       	pop	r28
 714:	08 95       	ret

00000716 <vfprintf>:
 716:	2f 92       	push	r2
 718:	3f 92       	push	r3
 71a:	4f 92       	push	r4
 71c:	5f 92       	push	r5
 71e:	6f 92       	push	r6
 720:	7f 92       	push	r7
 722:	8f 92       	push	r8
 724:	9f 92       	push	r9
 726:	af 92       	push	r10
 728:	bf 92       	push	r11
 72a:	cf 92       	push	r12
 72c:	df 92       	push	r13
 72e:	ef 92       	push	r14
 730:	ff 92       	push	r15
 732:	0f 93       	push	r16
 734:	1f 93       	push	r17
 736:	cf 93       	push	r28
 738:	df 93       	push	r29
 73a:	cd b7       	in	r28, 0x3d	; 61
 73c:	de b7       	in	r29, 0x3e	; 62
 73e:	2c 97       	sbiw	r28, 0x0c	; 12
 740:	0f b6       	in	r0, 0x3f	; 63
 742:	f8 94       	cli
 744:	de bf       	out	0x3e, r29	; 62
 746:	0f be       	out	0x3f, r0	; 63
 748:	cd bf       	out	0x3d, r28	; 61
 74a:	7c 01       	movw	r14, r24
 74c:	6b 01       	movw	r12, r22
 74e:	8a 01       	movw	r16, r20
 750:	fc 01       	movw	r30, r24
 752:	17 82       	std	Z+7, r1	; 0x07
 754:	16 82       	std	Z+6, r1	; 0x06
 756:	83 81       	ldd	r24, Z+3	; 0x03
 758:	81 ff       	sbrs	r24, 1
 75a:	b0 c1       	rjmp	.+864    	; 0xabc <vfprintf+0x3a6>
 75c:	ce 01       	movw	r24, r28
 75e:	01 96       	adiw	r24, 0x01	; 1
 760:	4c 01       	movw	r8, r24
 762:	f7 01       	movw	r30, r14
 764:	93 81       	ldd	r25, Z+3	; 0x03
 766:	f6 01       	movw	r30, r12
 768:	93 fd       	sbrc	r25, 3
 76a:	85 91       	lpm	r24, Z+
 76c:	93 ff       	sbrs	r25, 3
 76e:	81 91       	ld	r24, Z+
 770:	6f 01       	movw	r12, r30
 772:	88 23       	and	r24, r24
 774:	09 f4       	brne	.+2      	; 0x778 <vfprintf+0x62>
 776:	9e c1       	rjmp	.+828    	; 0xab4 <vfprintf+0x39e>
 778:	85 32       	cpi	r24, 0x25	; 37
 77a:	39 f4       	brne	.+14     	; 0x78a <vfprintf+0x74>
 77c:	93 fd       	sbrc	r25, 3
 77e:	85 91       	lpm	r24, Z+
 780:	93 ff       	sbrs	r25, 3
 782:	81 91       	ld	r24, Z+
 784:	6f 01       	movw	r12, r30
 786:	85 32       	cpi	r24, 0x25	; 37
 788:	21 f4       	brne	.+8      	; 0x792 <vfprintf+0x7c>
 78a:	b7 01       	movw	r22, r14
 78c:	90 e0       	ldi	r25, 0x00	; 0
 78e:	0f d3       	rcall	.+1566   	; 0xdae <fputc>
 790:	e8 cf       	rjmp	.-48     	; 0x762 <vfprintf+0x4c>
 792:	51 2c       	mov	r5, r1
 794:	31 2c       	mov	r3, r1
 796:	20 e0       	ldi	r18, 0x00	; 0
 798:	20 32       	cpi	r18, 0x20	; 32
 79a:	a0 f4       	brcc	.+40     	; 0x7c4 <vfprintf+0xae>
 79c:	8b 32       	cpi	r24, 0x2B	; 43
 79e:	69 f0       	breq	.+26     	; 0x7ba <vfprintf+0xa4>
 7a0:	30 f4       	brcc	.+12     	; 0x7ae <vfprintf+0x98>
 7a2:	80 32       	cpi	r24, 0x20	; 32
 7a4:	59 f0       	breq	.+22     	; 0x7bc <vfprintf+0xa6>
 7a6:	83 32       	cpi	r24, 0x23	; 35
 7a8:	69 f4       	brne	.+26     	; 0x7c4 <vfprintf+0xae>
 7aa:	20 61       	ori	r18, 0x10	; 16
 7ac:	2c c0       	rjmp	.+88     	; 0x806 <vfprintf+0xf0>
 7ae:	8d 32       	cpi	r24, 0x2D	; 45
 7b0:	39 f0       	breq	.+14     	; 0x7c0 <vfprintf+0xaa>
 7b2:	80 33       	cpi	r24, 0x30	; 48
 7b4:	39 f4       	brne	.+14     	; 0x7c4 <vfprintf+0xae>
 7b6:	21 60       	ori	r18, 0x01	; 1
 7b8:	26 c0       	rjmp	.+76     	; 0x806 <vfprintf+0xf0>
 7ba:	22 60       	ori	r18, 0x02	; 2
 7bc:	24 60       	ori	r18, 0x04	; 4
 7be:	23 c0       	rjmp	.+70     	; 0x806 <vfprintf+0xf0>
 7c0:	28 60       	ori	r18, 0x08	; 8
 7c2:	21 c0       	rjmp	.+66     	; 0x806 <vfprintf+0xf0>
 7c4:	27 fd       	sbrc	r18, 7
 7c6:	27 c0       	rjmp	.+78     	; 0x816 <vfprintf+0x100>
 7c8:	30 ed       	ldi	r19, 0xD0	; 208
 7ca:	38 0f       	add	r19, r24
 7cc:	3a 30       	cpi	r19, 0x0A	; 10
 7ce:	78 f4       	brcc	.+30     	; 0x7ee <vfprintf+0xd8>
 7d0:	26 ff       	sbrs	r18, 6
 7d2:	06 c0       	rjmp	.+12     	; 0x7e0 <vfprintf+0xca>
 7d4:	fa e0       	ldi	r31, 0x0A	; 10
 7d6:	5f 9e       	mul	r5, r31
 7d8:	30 0d       	add	r19, r0
 7da:	11 24       	eor	r1, r1
 7dc:	53 2e       	mov	r5, r19
 7de:	13 c0       	rjmp	.+38     	; 0x806 <vfprintf+0xf0>
 7e0:	8a e0       	ldi	r24, 0x0A	; 10
 7e2:	38 9e       	mul	r3, r24
 7e4:	30 0d       	add	r19, r0
 7e6:	11 24       	eor	r1, r1
 7e8:	33 2e       	mov	r3, r19
 7ea:	20 62       	ori	r18, 0x20	; 32
 7ec:	0c c0       	rjmp	.+24     	; 0x806 <vfprintf+0xf0>
 7ee:	8e 32       	cpi	r24, 0x2E	; 46
 7f0:	21 f4       	brne	.+8      	; 0x7fa <vfprintf+0xe4>
 7f2:	26 fd       	sbrc	r18, 6
 7f4:	5f c1       	rjmp	.+702    	; 0xab4 <vfprintf+0x39e>
 7f6:	20 64       	ori	r18, 0x40	; 64
 7f8:	06 c0       	rjmp	.+12     	; 0x806 <vfprintf+0xf0>
 7fa:	8c 36       	cpi	r24, 0x6C	; 108
 7fc:	11 f4       	brne	.+4      	; 0x802 <vfprintf+0xec>
 7fe:	20 68       	ori	r18, 0x80	; 128
 800:	02 c0       	rjmp	.+4      	; 0x806 <vfprintf+0xf0>
 802:	88 36       	cpi	r24, 0x68	; 104
 804:	41 f4       	brne	.+16     	; 0x816 <vfprintf+0x100>
 806:	f6 01       	movw	r30, r12
 808:	93 fd       	sbrc	r25, 3
 80a:	85 91       	lpm	r24, Z+
 80c:	93 ff       	sbrs	r25, 3
 80e:	81 91       	ld	r24, Z+
 810:	6f 01       	movw	r12, r30
 812:	81 11       	cpse	r24, r1
 814:	c1 cf       	rjmp	.-126    	; 0x798 <vfprintf+0x82>
 816:	98 2f       	mov	r25, r24
 818:	9f 7d       	andi	r25, 0xDF	; 223
 81a:	95 54       	subi	r25, 0x45	; 69
 81c:	93 30       	cpi	r25, 0x03	; 3
 81e:	28 f4       	brcc	.+10     	; 0x82a <vfprintf+0x114>
 820:	0c 5f       	subi	r16, 0xFC	; 252
 822:	1f 4f       	sbci	r17, 0xFF	; 255
 824:	ff e3       	ldi	r31, 0x3F	; 63
 826:	f9 83       	std	Y+1, r31	; 0x01
 828:	0d c0       	rjmp	.+26     	; 0x844 <vfprintf+0x12e>
 82a:	83 36       	cpi	r24, 0x63	; 99
 82c:	31 f0       	breq	.+12     	; 0x83a <vfprintf+0x124>
 82e:	83 37       	cpi	r24, 0x73	; 115
 830:	71 f0       	breq	.+28     	; 0x84e <vfprintf+0x138>
 832:	83 35       	cpi	r24, 0x53	; 83
 834:	09 f0       	breq	.+2      	; 0x838 <vfprintf+0x122>
 836:	57 c0       	rjmp	.+174    	; 0x8e6 <vfprintf+0x1d0>
 838:	21 c0       	rjmp	.+66     	; 0x87c <vfprintf+0x166>
 83a:	f8 01       	movw	r30, r16
 83c:	80 81       	ld	r24, Z
 83e:	89 83       	std	Y+1, r24	; 0x01
 840:	0e 5f       	subi	r16, 0xFE	; 254
 842:	1f 4f       	sbci	r17, 0xFF	; 255
 844:	44 24       	eor	r4, r4
 846:	43 94       	inc	r4
 848:	51 2c       	mov	r5, r1
 84a:	54 01       	movw	r10, r8
 84c:	14 c0       	rjmp	.+40     	; 0x876 <vfprintf+0x160>
 84e:	38 01       	movw	r6, r16
 850:	f2 e0       	ldi	r31, 0x02	; 2
 852:	6f 0e       	add	r6, r31
 854:	71 1c       	adc	r7, r1
 856:	f8 01       	movw	r30, r16
 858:	a0 80       	ld	r10, Z
 85a:	b1 80       	ldd	r11, Z+1	; 0x01
 85c:	26 ff       	sbrs	r18, 6
 85e:	03 c0       	rjmp	.+6      	; 0x866 <vfprintf+0x150>
 860:	65 2d       	mov	r22, r5
 862:	70 e0       	ldi	r23, 0x00	; 0
 864:	02 c0       	rjmp	.+4      	; 0x86a <vfprintf+0x154>
 866:	6f ef       	ldi	r22, 0xFF	; 255
 868:	7f ef       	ldi	r23, 0xFF	; 255
 86a:	c5 01       	movw	r24, r10
 86c:	2c 87       	std	Y+12, r18	; 0x0c
 86e:	94 d2       	rcall	.+1320   	; 0xd98 <strnlen>
 870:	2c 01       	movw	r4, r24
 872:	83 01       	movw	r16, r6
 874:	2c 85       	ldd	r18, Y+12	; 0x0c
 876:	2f 77       	andi	r18, 0x7F	; 127
 878:	22 2e       	mov	r2, r18
 87a:	16 c0       	rjmp	.+44     	; 0x8a8 <vfprintf+0x192>
 87c:	38 01       	movw	r6, r16
 87e:	f2 e0       	ldi	r31, 0x02	; 2
 880:	6f 0e       	add	r6, r31
 882:	71 1c       	adc	r7, r1
 884:	f8 01       	movw	r30, r16
 886:	a0 80       	ld	r10, Z
 888:	b1 80       	ldd	r11, Z+1	; 0x01
 88a:	26 ff       	sbrs	r18, 6
 88c:	03 c0       	rjmp	.+6      	; 0x894 <vfprintf+0x17e>
 88e:	65 2d       	mov	r22, r5
 890:	70 e0       	ldi	r23, 0x00	; 0
 892:	02 c0       	rjmp	.+4      	; 0x898 <vfprintf+0x182>
 894:	6f ef       	ldi	r22, 0xFF	; 255
 896:	7f ef       	ldi	r23, 0xFF	; 255
 898:	c5 01       	movw	r24, r10
 89a:	2c 87       	std	Y+12, r18	; 0x0c
 89c:	6b d2       	rcall	.+1238   	; 0xd74 <strnlen_P>
 89e:	2c 01       	movw	r4, r24
 8a0:	2c 85       	ldd	r18, Y+12	; 0x0c
 8a2:	20 68       	ori	r18, 0x80	; 128
 8a4:	22 2e       	mov	r2, r18
 8a6:	83 01       	movw	r16, r6
 8a8:	23 fc       	sbrc	r2, 3
 8aa:	19 c0       	rjmp	.+50     	; 0x8de <vfprintf+0x1c8>
 8ac:	83 2d       	mov	r24, r3
 8ae:	90 e0       	ldi	r25, 0x00	; 0
 8b0:	48 16       	cp	r4, r24
 8b2:	59 06       	cpc	r5, r25
 8b4:	a0 f4       	brcc	.+40     	; 0x8de <vfprintf+0x1c8>
 8b6:	b7 01       	movw	r22, r14
 8b8:	80 e2       	ldi	r24, 0x20	; 32
 8ba:	90 e0       	ldi	r25, 0x00	; 0
 8bc:	78 d2       	rcall	.+1264   	; 0xdae <fputc>
 8be:	3a 94       	dec	r3
 8c0:	f5 cf       	rjmp	.-22     	; 0x8ac <vfprintf+0x196>
 8c2:	f5 01       	movw	r30, r10
 8c4:	27 fc       	sbrc	r2, 7
 8c6:	85 91       	lpm	r24, Z+
 8c8:	27 fe       	sbrs	r2, 7
 8ca:	81 91       	ld	r24, Z+
 8cc:	5f 01       	movw	r10, r30
 8ce:	b7 01       	movw	r22, r14
 8d0:	90 e0       	ldi	r25, 0x00	; 0
 8d2:	6d d2       	rcall	.+1242   	; 0xdae <fputc>
 8d4:	31 10       	cpse	r3, r1
 8d6:	3a 94       	dec	r3
 8d8:	f1 e0       	ldi	r31, 0x01	; 1
 8da:	4f 1a       	sub	r4, r31
 8dc:	51 08       	sbc	r5, r1
 8de:	41 14       	cp	r4, r1
 8e0:	51 04       	cpc	r5, r1
 8e2:	79 f7       	brne	.-34     	; 0x8c2 <vfprintf+0x1ac>
 8e4:	de c0       	rjmp	.+444    	; 0xaa2 <vfprintf+0x38c>
 8e6:	84 36       	cpi	r24, 0x64	; 100
 8e8:	11 f0       	breq	.+4      	; 0x8ee <vfprintf+0x1d8>
 8ea:	89 36       	cpi	r24, 0x69	; 105
 8ec:	31 f5       	brne	.+76     	; 0x93a <vfprintf+0x224>
 8ee:	f8 01       	movw	r30, r16
 8f0:	27 ff       	sbrs	r18, 7
 8f2:	07 c0       	rjmp	.+14     	; 0x902 <vfprintf+0x1ec>
 8f4:	60 81       	ld	r22, Z
 8f6:	71 81       	ldd	r23, Z+1	; 0x01
 8f8:	82 81       	ldd	r24, Z+2	; 0x02
 8fa:	93 81       	ldd	r25, Z+3	; 0x03
 8fc:	0c 5f       	subi	r16, 0xFC	; 252
 8fe:	1f 4f       	sbci	r17, 0xFF	; 255
 900:	08 c0       	rjmp	.+16     	; 0x912 <vfprintf+0x1fc>
 902:	60 81       	ld	r22, Z
 904:	71 81       	ldd	r23, Z+1	; 0x01
 906:	88 27       	eor	r24, r24
 908:	77 fd       	sbrc	r23, 7
 90a:	80 95       	com	r24
 90c:	98 2f       	mov	r25, r24
 90e:	0e 5f       	subi	r16, 0xFE	; 254
 910:	1f 4f       	sbci	r17, 0xFF	; 255
 912:	2f 76       	andi	r18, 0x6F	; 111
 914:	b2 2e       	mov	r11, r18
 916:	97 ff       	sbrs	r25, 7
 918:	09 c0       	rjmp	.+18     	; 0x92c <vfprintf+0x216>
 91a:	90 95       	com	r25
 91c:	80 95       	com	r24
 91e:	70 95       	com	r23
 920:	61 95       	neg	r22
 922:	7f 4f       	sbci	r23, 0xFF	; 255
 924:	8f 4f       	sbci	r24, 0xFF	; 255
 926:	9f 4f       	sbci	r25, 0xFF	; 255
 928:	20 68       	ori	r18, 0x80	; 128
 92a:	b2 2e       	mov	r11, r18
 92c:	2a e0       	ldi	r18, 0x0A	; 10
 92e:	30 e0       	ldi	r19, 0x00	; 0
 930:	a4 01       	movw	r20, r8
 932:	6f d2       	rcall	.+1246   	; 0xe12 <__ultoa_invert>
 934:	a8 2e       	mov	r10, r24
 936:	a8 18       	sub	r10, r8
 938:	43 c0       	rjmp	.+134    	; 0x9c0 <vfprintf+0x2aa>
 93a:	85 37       	cpi	r24, 0x75	; 117
 93c:	29 f4       	brne	.+10     	; 0x948 <vfprintf+0x232>
 93e:	2f 7e       	andi	r18, 0xEF	; 239
 940:	b2 2e       	mov	r11, r18
 942:	2a e0       	ldi	r18, 0x0A	; 10
 944:	30 e0       	ldi	r19, 0x00	; 0
 946:	25 c0       	rjmp	.+74     	; 0x992 <vfprintf+0x27c>
 948:	f2 2f       	mov	r31, r18
 94a:	f9 7f       	andi	r31, 0xF9	; 249
 94c:	bf 2e       	mov	r11, r31
 94e:	8f 36       	cpi	r24, 0x6F	; 111
 950:	c1 f0       	breq	.+48     	; 0x982 <vfprintf+0x26c>
 952:	18 f4       	brcc	.+6      	; 0x95a <vfprintf+0x244>
 954:	88 35       	cpi	r24, 0x58	; 88
 956:	79 f0       	breq	.+30     	; 0x976 <vfprintf+0x260>
 958:	ad c0       	rjmp	.+346    	; 0xab4 <vfprintf+0x39e>
 95a:	80 37       	cpi	r24, 0x70	; 112
 95c:	19 f0       	breq	.+6      	; 0x964 <vfprintf+0x24e>
 95e:	88 37       	cpi	r24, 0x78	; 120
 960:	21 f0       	breq	.+8      	; 0x96a <vfprintf+0x254>
 962:	a8 c0       	rjmp	.+336    	; 0xab4 <vfprintf+0x39e>
 964:	2f 2f       	mov	r18, r31
 966:	20 61       	ori	r18, 0x10	; 16
 968:	b2 2e       	mov	r11, r18
 96a:	b4 fe       	sbrs	r11, 4
 96c:	0d c0       	rjmp	.+26     	; 0x988 <vfprintf+0x272>
 96e:	8b 2d       	mov	r24, r11
 970:	84 60       	ori	r24, 0x04	; 4
 972:	b8 2e       	mov	r11, r24
 974:	09 c0       	rjmp	.+18     	; 0x988 <vfprintf+0x272>
 976:	24 ff       	sbrs	r18, 4
 978:	0a c0       	rjmp	.+20     	; 0x98e <vfprintf+0x278>
 97a:	9f 2f       	mov	r25, r31
 97c:	96 60       	ori	r25, 0x06	; 6
 97e:	b9 2e       	mov	r11, r25
 980:	06 c0       	rjmp	.+12     	; 0x98e <vfprintf+0x278>
 982:	28 e0       	ldi	r18, 0x08	; 8
 984:	30 e0       	ldi	r19, 0x00	; 0
 986:	05 c0       	rjmp	.+10     	; 0x992 <vfprintf+0x27c>
 988:	20 e1       	ldi	r18, 0x10	; 16
 98a:	30 e0       	ldi	r19, 0x00	; 0
 98c:	02 c0       	rjmp	.+4      	; 0x992 <vfprintf+0x27c>
 98e:	20 e1       	ldi	r18, 0x10	; 16
 990:	32 e0       	ldi	r19, 0x02	; 2
 992:	f8 01       	movw	r30, r16
 994:	b7 fe       	sbrs	r11, 7
 996:	07 c0       	rjmp	.+14     	; 0x9a6 <vfprintf+0x290>
 998:	60 81       	ld	r22, Z
 99a:	71 81       	ldd	r23, Z+1	; 0x01
 99c:	82 81       	ldd	r24, Z+2	; 0x02
 99e:	93 81       	ldd	r25, Z+3	; 0x03
 9a0:	0c 5f       	subi	r16, 0xFC	; 252
 9a2:	1f 4f       	sbci	r17, 0xFF	; 255
 9a4:	06 c0       	rjmp	.+12     	; 0x9b2 <vfprintf+0x29c>
 9a6:	60 81       	ld	r22, Z
 9a8:	71 81       	ldd	r23, Z+1	; 0x01
 9aa:	80 e0       	ldi	r24, 0x00	; 0
 9ac:	90 e0       	ldi	r25, 0x00	; 0
 9ae:	0e 5f       	subi	r16, 0xFE	; 254
 9b0:	1f 4f       	sbci	r17, 0xFF	; 255
 9b2:	a4 01       	movw	r20, r8
 9b4:	2e d2       	rcall	.+1116   	; 0xe12 <__ultoa_invert>
 9b6:	a8 2e       	mov	r10, r24
 9b8:	a8 18       	sub	r10, r8
 9ba:	fb 2d       	mov	r31, r11
 9bc:	ff 77       	andi	r31, 0x7F	; 127
 9be:	bf 2e       	mov	r11, r31
 9c0:	b6 fe       	sbrs	r11, 6
 9c2:	0b c0       	rjmp	.+22     	; 0x9da <vfprintf+0x2c4>
 9c4:	2b 2d       	mov	r18, r11
 9c6:	2e 7f       	andi	r18, 0xFE	; 254
 9c8:	a5 14       	cp	r10, r5
 9ca:	50 f4       	brcc	.+20     	; 0x9e0 <vfprintf+0x2ca>
 9cc:	b4 fe       	sbrs	r11, 4
 9ce:	0a c0       	rjmp	.+20     	; 0x9e4 <vfprintf+0x2ce>
 9d0:	b2 fc       	sbrc	r11, 2
 9d2:	08 c0       	rjmp	.+16     	; 0x9e4 <vfprintf+0x2ce>
 9d4:	2b 2d       	mov	r18, r11
 9d6:	2e 7e       	andi	r18, 0xEE	; 238
 9d8:	05 c0       	rjmp	.+10     	; 0x9e4 <vfprintf+0x2ce>
 9da:	7a 2c       	mov	r7, r10
 9dc:	2b 2d       	mov	r18, r11
 9de:	03 c0       	rjmp	.+6      	; 0x9e6 <vfprintf+0x2d0>
 9e0:	7a 2c       	mov	r7, r10
 9e2:	01 c0       	rjmp	.+2      	; 0x9e6 <vfprintf+0x2d0>
 9e4:	75 2c       	mov	r7, r5
 9e6:	24 ff       	sbrs	r18, 4
 9e8:	0d c0       	rjmp	.+26     	; 0xa04 <vfprintf+0x2ee>
 9ea:	fe 01       	movw	r30, r28
 9ec:	ea 0d       	add	r30, r10
 9ee:	f1 1d       	adc	r31, r1
 9f0:	80 81       	ld	r24, Z
 9f2:	80 33       	cpi	r24, 0x30	; 48
 9f4:	11 f4       	brne	.+4      	; 0x9fa <vfprintf+0x2e4>
 9f6:	29 7e       	andi	r18, 0xE9	; 233
 9f8:	09 c0       	rjmp	.+18     	; 0xa0c <vfprintf+0x2f6>
 9fa:	22 ff       	sbrs	r18, 2
 9fc:	06 c0       	rjmp	.+12     	; 0xa0a <vfprintf+0x2f4>
 9fe:	73 94       	inc	r7
 a00:	73 94       	inc	r7
 a02:	04 c0       	rjmp	.+8      	; 0xa0c <vfprintf+0x2f6>
 a04:	82 2f       	mov	r24, r18
 a06:	86 78       	andi	r24, 0x86	; 134
 a08:	09 f0       	breq	.+2      	; 0xa0c <vfprintf+0x2f6>
 a0a:	73 94       	inc	r7
 a0c:	23 fd       	sbrc	r18, 3
 a0e:	12 c0       	rjmp	.+36     	; 0xa34 <vfprintf+0x31e>
 a10:	20 ff       	sbrs	r18, 0
 a12:	06 c0       	rjmp	.+12     	; 0xa20 <vfprintf+0x30a>
 a14:	5a 2c       	mov	r5, r10
 a16:	73 14       	cp	r7, r3
 a18:	18 f4       	brcc	.+6      	; 0xa20 <vfprintf+0x30a>
 a1a:	53 0c       	add	r5, r3
 a1c:	57 18       	sub	r5, r7
 a1e:	73 2c       	mov	r7, r3
 a20:	73 14       	cp	r7, r3
 a22:	60 f4       	brcc	.+24     	; 0xa3c <vfprintf+0x326>
 a24:	b7 01       	movw	r22, r14
 a26:	80 e2       	ldi	r24, 0x20	; 32
 a28:	90 e0       	ldi	r25, 0x00	; 0
 a2a:	2c 87       	std	Y+12, r18	; 0x0c
 a2c:	c0 d1       	rcall	.+896    	; 0xdae <fputc>
 a2e:	73 94       	inc	r7
 a30:	2c 85       	ldd	r18, Y+12	; 0x0c
 a32:	f6 cf       	rjmp	.-20     	; 0xa20 <vfprintf+0x30a>
 a34:	73 14       	cp	r7, r3
 a36:	10 f4       	brcc	.+4      	; 0xa3c <vfprintf+0x326>
 a38:	37 18       	sub	r3, r7
 a3a:	01 c0       	rjmp	.+2      	; 0xa3e <vfprintf+0x328>
 a3c:	31 2c       	mov	r3, r1
 a3e:	24 ff       	sbrs	r18, 4
 a40:	11 c0       	rjmp	.+34     	; 0xa64 <vfprintf+0x34e>
 a42:	b7 01       	movw	r22, r14
 a44:	80 e3       	ldi	r24, 0x30	; 48
 a46:	90 e0       	ldi	r25, 0x00	; 0
 a48:	2c 87       	std	Y+12, r18	; 0x0c
 a4a:	b1 d1       	rcall	.+866    	; 0xdae <fputc>
 a4c:	2c 85       	ldd	r18, Y+12	; 0x0c
 a4e:	22 ff       	sbrs	r18, 2
 a50:	16 c0       	rjmp	.+44     	; 0xa7e <vfprintf+0x368>
 a52:	21 ff       	sbrs	r18, 1
 a54:	03 c0       	rjmp	.+6      	; 0xa5c <vfprintf+0x346>
 a56:	88 e5       	ldi	r24, 0x58	; 88
 a58:	90 e0       	ldi	r25, 0x00	; 0
 a5a:	02 c0       	rjmp	.+4      	; 0xa60 <vfprintf+0x34a>
 a5c:	88 e7       	ldi	r24, 0x78	; 120
 a5e:	90 e0       	ldi	r25, 0x00	; 0
 a60:	b7 01       	movw	r22, r14
 a62:	0c c0       	rjmp	.+24     	; 0xa7c <vfprintf+0x366>
 a64:	82 2f       	mov	r24, r18
 a66:	86 78       	andi	r24, 0x86	; 134
 a68:	51 f0       	breq	.+20     	; 0xa7e <vfprintf+0x368>
 a6a:	21 fd       	sbrc	r18, 1
 a6c:	02 c0       	rjmp	.+4      	; 0xa72 <vfprintf+0x35c>
 a6e:	80 e2       	ldi	r24, 0x20	; 32
 a70:	01 c0       	rjmp	.+2      	; 0xa74 <vfprintf+0x35e>
 a72:	8b e2       	ldi	r24, 0x2B	; 43
 a74:	27 fd       	sbrc	r18, 7
 a76:	8d e2       	ldi	r24, 0x2D	; 45
 a78:	b7 01       	movw	r22, r14
 a7a:	90 e0       	ldi	r25, 0x00	; 0
 a7c:	98 d1       	rcall	.+816    	; 0xdae <fputc>
 a7e:	a5 14       	cp	r10, r5
 a80:	30 f4       	brcc	.+12     	; 0xa8e <vfprintf+0x378>
 a82:	b7 01       	movw	r22, r14
 a84:	80 e3       	ldi	r24, 0x30	; 48
 a86:	90 e0       	ldi	r25, 0x00	; 0
 a88:	92 d1       	rcall	.+804    	; 0xdae <fputc>
 a8a:	5a 94       	dec	r5
 a8c:	f8 cf       	rjmp	.-16     	; 0xa7e <vfprintf+0x368>
 a8e:	aa 94       	dec	r10
 a90:	f4 01       	movw	r30, r8
 a92:	ea 0d       	add	r30, r10
 a94:	f1 1d       	adc	r31, r1
 a96:	80 81       	ld	r24, Z
 a98:	b7 01       	movw	r22, r14
 a9a:	90 e0       	ldi	r25, 0x00	; 0
 a9c:	88 d1       	rcall	.+784    	; 0xdae <fputc>
 a9e:	a1 10       	cpse	r10, r1
 aa0:	f6 cf       	rjmp	.-20     	; 0xa8e <vfprintf+0x378>
 aa2:	33 20       	and	r3, r3
 aa4:	09 f4       	brne	.+2      	; 0xaa8 <vfprintf+0x392>
 aa6:	5d ce       	rjmp	.-838    	; 0x762 <vfprintf+0x4c>
 aa8:	b7 01       	movw	r22, r14
 aaa:	80 e2       	ldi	r24, 0x20	; 32
 aac:	90 e0       	ldi	r25, 0x00	; 0
 aae:	7f d1       	rcall	.+766    	; 0xdae <fputc>
 ab0:	3a 94       	dec	r3
 ab2:	f7 cf       	rjmp	.-18     	; 0xaa2 <vfprintf+0x38c>
 ab4:	f7 01       	movw	r30, r14
 ab6:	86 81       	ldd	r24, Z+6	; 0x06
 ab8:	97 81       	ldd	r25, Z+7	; 0x07
 aba:	02 c0       	rjmp	.+4      	; 0xac0 <vfprintf+0x3aa>
 abc:	8f ef       	ldi	r24, 0xFF	; 255
 abe:	9f ef       	ldi	r25, 0xFF	; 255
 ac0:	2c 96       	adiw	r28, 0x0c	; 12
 ac2:	0f b6       	in	r0, 0x3f	; 63
 ac4:	f8 94       	cli
 ac6:	de bf       	out	0x3e, r29	; 62
 ac8:	0f be       	out	0x3f, r0	; 63
 aca:	cd bf       	out	0x3d, r28	; 61
 acc:	df 91       	pop	r29
 ace:	cf 91       	pop	r28
 ad0:	1f 91       	pop	r17
 ad2:	0f 91       	pop	r16
 ad4:	ff 90       	pop	r15
 ad6:	ef 90       	pop	r14
 ad8:	df 90       	pop	r13
 ada:	cf 90       	pop	r12
 adc:	bf 90       	pop	r11
 ade:	af 90       	pop	r10
 ae0:	9f 90       	pop	r9
 ae2:	8f 90       	pop	r8
 ae4:	7f 90       	pop	r7
 ae6:	6f 90       	pop	r6
 ae8:	5f 90       	pop	r5
 aea:	4f 90       	pop	r4
 aec:	3f 90       	pop	r3
 aee:	2f 90       	pop	r2
 af0:	08 95       	ret

00000af2 <calloc>:
 af2:	0f 93       	push	r16
 af4:	1f 93       	push	r17
 af6:	cf 93       	push	r28
 af8:	df 93       	push	r29
 afa:	86 9f       	mul	r24, r22
 afc:	80 01       	movw	r16, r0
 afe:	87 9f       	mul	r24, r23
 b00:	10 0d       	add	r17, r0
 b02:	96 9f       	mul	r25, r22
 b04:	10 0d       	add	r17, r0
 b06:	11 24       	eor	r1, r1
 b08:	c8 01       	movw	r24, r16
 b0a:	0d d0       	rcall	.+26     	; 0xb26 <malloc>
 b0c:	ec 01       	movw	r28, r24
 b0e:	00 97       	sbiw	r24, 0x00	; 0
 b10:	21 f0       	breq	.+8      	; 0xb1a <calloc+0x28>
 b12:	a8 01       	movw	r20, r16
 b14:	60 e0       	ldi	r22, 0x00	; 0
 b16:	70 e0       	ldi	r23, 0x00	; 0
 b18:	38 d1       	rcall	.+624    	; 0xd8a <memset>
 b1a:	ce 01       	movw	r24, r28
 b1c:	df 91       	pop	r29
 b1e:	cf 91       	pop	r28
 b20:	1f 91       	pop	r17
 b22:	0f 91       	pop	r16
 b24:	08 95       	ret

00000b26 <malloc>:
 b26:	cf 93       	push	r28
 b28:	df 93       	push	r29
 b2a:	82 30       	cpi	r24, 0x02	; 2
 b2c:	91 05       	cpc	r25, r1
 b2e:	10 f4       	brcc	.+4      	; 0xb34 <malloc+0xe>
 b30:	82 e0       	ldi	r24, 0x02	; 2
 b32:	90 e0       	ldi	r25, 0x00	; 0
 b34:	e0 91 1b 02 	lds	r30, 0x021B
 b38:	f0 91 1c 02 	lds	r31, 0x021C
 b3c:	20 e0       	ldi	r18, 0x00	; 0
 b3e:	30 e0       	ldi	r19, 0x00	; 0
 b40:	a0 e0       	ldi	r26, 0x00	; 0
 b42:	b0 e0       	ldi	r27, 0x00	; 0
 b44:	30 97       	sbiw	r30, 0x00	; 0
 b46:	39 f1       	breq	.+78     	; 0xb96 <malloc+0x70>
 b48:	40 81       	ld	r20, Z
 b4a:	51 81       	ldd	r21, Z+1	; 0x01
 b4c:	48 17       	cp	r20, r24
 b4e:	59 07       	cpc	r21, r25
 b50:	b8 f0       	brcs	.+46     	; 0xb80 <malloc+0x5a>
 b52:	48 17       	cp	r20, r24
 b54:	59 07       	cpc	r21, r25
 b56:	71 f4       	brne	.+28     	; 0xb74 <malloc+0x4e>
 b58:	82 81       	ldd	r24, Z+2	; 0x02
 b5a:	93 81       	ldd	r25, Z+3	; 0x03
 b5c:	10 97       	sbiw	r26, 0x00	; 0
 b5e:	29 f0       	breq	.+10     	; 0xb6a <malloc+0x44>
 b60:	13 96       	adiw	r26, 0x03	; 3
 b62:	9c 93       	st	X, r25
 b64:	8e 93       	st	-X, r24
 b66:	12 97       	sbiw	r26, 0x02	; 2
 b68:	2c c0       	rjmp	.+88     	; 0xbc2 <malloc+0x9c>
 b6a:	90 93 1c 02 	sts	0x021C, r25
 b6e:	80 93 1b 02 	sts	0x021B, r24
 b72:	27 c0       	rjmp	.+78     	; 0xbc2 <malloc+0x9c>
 b74:	21 15       	cp	r18, r1
 b76:	31 05       	cpc	r19, r1
 b78:	31 f0       	breq	.+12     	; 0xb86 <malloc+0x60>
 b7a:	42 17       	cp	r20, r18
 b7c:	53 07       	cpc	r21, r19
 b7e:	18 f0       	brcs	.+6      	; 0xb86 <malloc+0x60>
 b80:	a9 01       	movw	r20, r18
 b82:	db 01       	movw	r26, r22
 b84:	01 c0       	rjmp	.+2      	; 0xb88 <malloc+0x62>
 b86:	ef 01       	movw	r28, r30
 b88:	9a 01       	movw	r18, r20
 b8a:	bd 01       	movw	r22, r26
 b8c:	df 01       	movw	r26, r30
 b8e:	02 80       	ldd	r0, Z+2	; 0x02
 b90:	f3 81       	ldd	r31, Z+3	; 0x03
 b92:	e0 2d       	mov	r30, r0
 b94:	d7 cf       	rjmp	.-82     	; 0xb44 <malloc+0x1e>
 b96:	21 15       	cp	r18, r1
 b98:	31 05       	cpc	r19, r1
 b9a:	f9 f0       	breq	.+62     	; 0xbda <malloc+0xb4>
 b9c:	28 1b       	sub	r18, r24
 b9e:	39 0b       	sbc	r19, r25
 ba0:	24 30       	cpi	r18, 0x04	; 4
 ba2:	31 05       	cpc	r19, r1
 ba4:	80 f4       	brcc	.+32     	; 0xbc6 <malloc+0xa0>
 ba6:	8a 81       	ldd	r24, Y+2	; 0x02
 ba8:	9b 81       	ldd	r25, Y+3	; 0x03
 baa:	61 15       	cp	r22, r1
 bac:	71 05       	cpc	r23, r1
 bae:	21 f0       	breq	.+8      	; 0xbb8 <malloc+0x92>
 bb0:	fb 01       	movw	r30, r22
 bb2:	93 83       	std	Z+3, r25	; 0x03
 bb4:	82 83       	std	Z+2, r24	; 0x02
 bb6:	04 c0       	rjmp	.+8      	; 0xbc0 <malloc+0x9a>
 bb8:	90 93 1c 02 	sts	0x021C, r25
 bbc:	80 93 1b 02 	sts	0x021B, r24
 bc0:	fe 01       	movw	r30, r28
 bc2:	32 96       	adiw	r30, 0x02	; 2
 bc4:	44 c0       	rjmp	.+136    	; 0xc4e <malloc+0x128>
 bc6:	fe 01       	movw	r30, r28
 bc8:	e2 0f       	add	r30, r18
 bca:	f3 1f       	adc	r31, r19
 bcc:	81 93       	st	Z+, r24
 bce:	91 93       	st	Z+, r25
 bd0:	22 50       	subi	r18, 0x02	; 2
 bd2:	31 09       	sbc	r19, r1
 bd4:	39 83       	std	Y+1, r19	; 0x01
 bd6:	28 83       	st	Y, r18
 bd8:	3a c0       	rjmp	.+116    	; 0xc4e <malloc+0x128>
 bda:	20 91 19 02 	lds	r18, 0x0219
 bde:	30 91 1a 02 	lds	r19, 0x021A
 be2:	23 2b       	or	r18, r19
 be4:	41 f4       	brne	.+16     	; 0xbf6 <malloc+0xd0>
 be6:	20 91 02 02 	lds	r18, 0x0202
 bea:	30 91 03 02 	lds	r19, 0x0203
 bee:	30 93 1a 02 	sts	0x021A, r19
 bf2:	20 93 19 02 	sts	0x0219, r18
 bf6:	20 91 00 02 	lds	r18, 0x0200
 bfa:	30 91 01 02 	lds	r19, 0x0201
 bfe:	21 15       	cp	r18, r1
 c00:	31 05       	cpc	r19, r1
 c02:	41 f4       	brne	.+16     	; 0xc14 <malloc+0xee>
 c04:	2d b7       	in	r18, 0x3d	; 61
 c06:	3e b7       	in	r19, 0x3e	; 62
 c08:	40 91 04 02 	lds	r20, 0x0204
 c0c:	50 91 05 02 	lds	r21, 0x0205
 c10:	24 1b       	sub	r18, r20
 c12:	35 0b       	sbc	r19, r21
 c14:	e0 91 19 02 	lds	r30, 0x0219
 c18:	f0 91 1a 02 	lds	r31, 0x021A
 c1c:	e2 17       	cp	r30, r18
 c1e:	f3 07       	cpc	r31, r19
 c20:	a0 f4       	brcc	.+40     	; 0xc4a <malloc+0x124>
 c22:	2e 1b       	sub	r18, r30
 c24:	3f 0b       	sbc	r19, r31
 c26:	28 17       	cp	r18, r24
 c28:	39 07       	cpc	r19, r25
 c2a:	78 f0       	brcs	.+30     	; 0xc4a <malloc+0x124>
 c2c:	ac 01       	movw	r20, r24
 c2e:	4e 5f       	subi	r20, 0xFE	; 254
 c30:	5f 4f       	sbci	r21, 0xFF	; 255
 c32:	24 17       	cp	r18, r20
 c34:	35 07       	cpc	r19, r21
 c36:	48 f0       	brcs	.+18     	; 0xc4a <malloc+0x124>
 c38:	4e 0f       	add	r20, r30
 c3a:	5f 1f       	adc	r21, r31
 c3c:	50 93 1a 02 	sts	0x021A, r21
 c40:	40 93 19 02 	sts	0x0219, r20
 c44:	81 93       	st	Z+, r24
 c46:	91 93       	st	Z+, r25
 c48:	02 c0       	rjmp	.+4      	; 0xc4e <malloc+0x128>
 c4a:	e0 e0       	ldi	r30, 0x00	; 0
 c4c:	f0 e0       	ldi	r31, 0x00	; 0
 c4e:	cf 01       	movw	r24, r30
 c50:	df 91       	pop	r29
 c52:	cf 91       	pop	r28
 c54:	08 95       	ret

00000c56 <free>:
 c56:	cf 93       	push	r28
 c58:	df 93       	push	r29
 c5a:	00 97       	sbiw	r24, 0x00	; 0
 c5c:	09 f4       	brne	.+2      	; 0xc60 <free+0xa>
 c5e:	87 c0       	rjmp	.+270    	; 0xd6e <free+0x118>
 c60:	fc 01       	movw	r30, r24
 c62:	32 97       	sbiw	r30, 0x02	; 2
 c64:	13 82       	std	Z+3, r1	; 0x03
 c66:	12 82       	std	Z+2, r1	; 0x02
 c68:	c0 91 1b 02 	lds	r28, 0x021B
 c6c:	d0 91 1c 02 	lds	r29, 0x021C
 c70:	20 97       	sbiw	r28, 0x00	; 0
 c72:	81 f4       	brne	.+32     	; 0xc94 <free+0x3e>
 c74:	20 81       	ld	r18, Z
 c76:	31 81       	ldd	r19, Z+1	; 0x01
 c78:	28 0f       	add	r18, r24
 c7a:	39 1f       	adc	r19, r25
 c7c:	80 91 19 02 	lds	r24, 0x0219
 c80:	90 91 1a 02 	lds	r25, 0x021A
 c84:	82 17       	cp	r24, r18
 c86:	93 07       	cpc	r25, r19
 c88:	79 f5       	brne	.+94     	; 0xce8 <free+0x92>
 c8a:	f0 93 1a 02 	sts	0x021A, r31
 c8e:	e0 93 19 02 	sts	0x0219, r30
 c92:	6d c0       	rjmp	.+218    	; 0xd6e <free+0x118>
 c94:	de 01       	movw	r26, r28
 c96:	20 e0       	ldi	r18, 0x00	; 0
 c98:	30 e0       	ldi	r19, 0x00	; 0
 c9a:	ae 17       	cp	r26, r30
 c9c:	bf 07       	cpc	r27, r31
 c9e:	50 f4       	brcc	.+20     	; 0xcb4 <free+0x5e>
 ca0:	12 96       	adiw	r26, 0x02	; 2
 ca2:	4d 91       	ld	r20, X+
 ca4:	5c 91       	ld	r21, X
 ca6:	13 97       	sbiw	r26, 0x03	; 3
 ca8:	9d 01       	movw	r18, r26
 caa:	41 15       	cp	r20, r1
 cac:	51 05       	cpc	r21, r1
 cae:	09 f1       	breq	.+66     	; 0xcf2 <free+0x9c>
 cb0:	da 01       	movw	r26, r20
 cb2:	f3 cf       	rjmp	.-26     	; 0xc9a <free+0x44>
 cb4:	b3 83       	std	Z+3, r27	; 0x03
 cb6:	a2 83       	std	Z+2, r26	; 0x02
 cb8:	40 81       	ld	r20, Z
 cba:	51 81       	ldd	r21, Z+1	; 0x01
 cbc:	84 0f       	add	r24, r20
 cbe:	95 1f       	adc	r25, r21
 cc0:	8a 17       	cp	r24, r26
 cc2:	9b 07       	cpc	r25, r27
 cc4:	71 f4       	brne	.+28     	; 0xce2 <free+0x8c>
 cc6:	8d 91       	ld	r24, X+
 cc8:	9c 91       	ld	r25, X
 cca:	11 97       	sbiw	r26, 0x01	; 1
 ccc:	84 0f       	add	r24, r20
 cce:	95 1f       	adc	r25, r21
 cd0:	02 96       	adiw	r24, 0x02	; 2
 cd2:	91 83       	std	Z+1, r25	; 0x01
 cd4:	80 83       	st	Z, r24
 cd6:	12 96       	adiw	r26, 0x02	; 2
 cd8:	8d 91       	ld	r24, X+
 cda:	9c 91       	ld	r25, X
 cdc:	13 97       	sbiw	r26, 0x03	; 3
 cde:	93 83       	std	Z+3, r25	; 0x03
 ce0:	82 83       	std	Z+2, r24	; 0x02
 ce2:	21 15       	cp	r18, r1
 ce4:	31 05       	cpc	r19, r1
 ce6:	29 f4       	brne	.+10     	; 0xcf2 <free+0x9c>
 ce8:	f0 93 1c 02 	sts	0x021C, r31
 cec:	e0 93 1b 02 	sts	0x021B, r30
 cf0:	3e c0       	rjmp	.+124    	; 0xd6e <free+0x118>
 cf2:	d9 01       	movw	r26, r18
 cf4:	13 96       	adiw	r26, 0x03	; 3
 cf6:	fc 93       	st	X, r31
 cf8:	ee 93       	st	-X, r30
 cfa:	12 97       	sbiw	r26, 0x02	; 2
 cfc:	4d 91       	ld	r20, X+
 cfe:	5d 91       	ld	r21, X+
 d00:	a4 0f       	add	r26, r20
 d02:	b5 1f       	adc	r27, r21
 d04:	ea 17       	cp	r30, r26
 d06:	fb 07       	cpc	r31, r27
 d08:	79 f4       	brne	.+30     	; 0xd28 <free+0xd2>
 d0a:	80 81       	ld	r24, Z
 d0c:	91 81       	ldd	r25, Z+1	; 0x01
 d0e:	84 0f       	add	r24, r20
 d10:	95 1f       	adc	r25, r21
 d12:	02 96       	adiw	r24, 0x02	; 2
 d14:	d9 01       	movw	r26, r18
 d16:	11 96       	adiw	r26, 0x01	; 1
 d18:	9c 93       	st	X, r25
 d1a:	8e 93       	st	-X, r24
 d1c:	82 81       	ldd	r24, Z+2	; 0x02
 d1e:	93 81       	ldd	r25, Z+3	; 0x03
 d20:	13 96       	adiw	r26, 0x03	; 3
 d22:	9c 93       	st	X, r25
 d24:	8e 93       	st	-X, r24
 d26:	12 97       	sbiw	r26, 0x02	; 2
 d28:	e0 e0       	ldi	r30, 0x00	; 0
 d2a:	f0 e0       	ldi	r31, 0x00	; 0
 d2c:	8a 81       	ldd	r24, Y+2	; 0x02
 d2e:	9b 81       	ldd	r25, Y+3	; 0x03
 d30:	00 97       	sbiw	r24, 0x00	; 0
 d32:	19 f0       	breq	.+6      	; 0xd3a <free+0xe4>
 d34:	fe 01       	movw	r30, r28
 d36:	ec 01       	movw	r28, r24
 d38:	f9 cf       	rjmp	.-14     	; 0xd2c <free+0xd6>
 d3a:	ce 01       	movw	r24, r28
 d3c:	02 96       	adiw	r24, 0x02	; 2
 d3e:	28 81       	ld	r18, Y
 d40:	39 81       	ldd	r19, Y+1	; 0x01
 d42:	82 0f       	add	r24, r18
 d44:	93 1f       	adc	r25, r19
 d46:	20 91 19 02 	lds	r18, 0x0219
 d4a:	30 91 1a 02 	lds	r19, 0x021A
 d4e:	28 17       	cp	r18, r24
 d50:	39 07       	cpc	r19, r25
 d52:	69 f4       	brne	.+26     	; 0xd6e <free+0x118>
 d54:	30 97       	sbiw	r30, 0x00	; 0
 d56:	29 f4       	brne	.+10     	; 0xd62 <free+0x10c>
 d58:	10 92 1c 02 	sts	0x021C, r1
 d5c:	10 92 1b 02 	sts	0x021B, r1
 d60:	02 c0       	rjmp	.+4      	; 0xd66 <free+0x110>
 d62:	13 82       	std	Z+3, r1	; 0x03
 d64:	12 82       	std	Z+2, r1	; 0x02
 d66:	d0 93 1a 02 	sts	0x021A, r29
 d6a:	c0 93 19 02 	sts	0x0219, r28
 d6e:	df 91       	pop	r29
 d70:	cf 91       	pop	r28
 d72:	08 95       	ret

00000d74 <strnlen_P>:
 d74:	fc 01       	movw	r30, r24
 d76:	05 90       	lpm	r0, Z+
 d78:	61 50       	subi	r22, 0x01	; 1
 d7a:	70 40       	sbci	r23, 0x00	; 0
 d7c:	01 10       	cpse	r0, r1
 d7e:	d8 f7       	brcc	.-10     	; 0xd76 <strnlen_P+0x2>
 d80:	80 95       	com	r24
 d82:	90 95       	com	r25
 d84:	8e 0f       	add	r24, r30
 d86:	9f 1f       	adc	r25, r31
 d88:	08 95       	ret

00000d8a <memset>:
 d8a:	dc 01       	movw	r26, r24
 d8c:	01 c0       	rjmp	.+2      	; 0xd90 <memset+0x6>
 d8e:	6d 93       	st	X+, r22
 d90:	41 50       	subi	r20, 0x01	; 1
 d92:	50 40       	sbci	r21, 0x00	; 0
 d94:	e0 f7       	brcc	.-8      	; 0xd8e <memset+0x4>
 d96:	08 95       	ret

00000d98 <strnlen>:
 d98:	fc 01       	movw	r30, r24
 d9a:	61 50       	subi	r22, 0x01	; 1
 d9c:	70 40       	sbci	r23, 0x00	; 0
 d9e:	01 90       	ld	r0, Z+
 da0:	01 10       	cpse	r0, r1
 da2:	d8 f7       	brcc	.-10     	; 0xd9a <strnlen+0x2>
 da4:	80 95       	com	r24
 da6:	90 95       	com	r25
 da8:	8e 0f       	add	r24, r30
 daa:	9f 1f       	adc	r25, r31
 dac:	08 95       	ret

00000dae <fputc>:
 dae:	0f 93       	push	r16
 db0:	1f 93       	push	r17
 db2:	cf 93       	push	r28
 db4:	df 93       	push	r29
 db6:	18 2f       	mov	r17, r24
 db8:	09 2f       	mov	r16, r25
 dba:	eb 01       	movw	r28, r22
 dbc:	8b 81       	ldd	r24, Y+3	; 0x03
 dbe:	81 fd       	sbrc	r24, 1
 dc0:	03 c0       	rjmp	.+6      	; 0xdc8 <fputc+0x1a>
 dc2:	8f ef       	ldi	r24, 0xFF	; 255
 dc4:	9f ef       	ldi	r25, 0xFF	; 255
 dc6:	20 c0       	rjmp	.+64     	; 0xe08 <fputc+0x5a>
 dc8:	82 ff       	sbrs	r24, 2
 dca:	10 c0       	rjmp	.+32     	; 0xdec <fputc+0x3e>
 dcc:	4e 81       	ldd	r20, Y+6	; 0x06
 dce:	5f 81       	ldd	r21, Y+7	; 0x07
 dd0:	2c 81       	ldd	r18, Y+4	; 0x04
 dd2:	3d 81       	ldd	r19, Y+5	; 0x05
 dd4:	42 17       	cp	r20, r18
 dd6:	53 07       	cpc	r21, r19
 dd8:	7c f4       	brge	.+30     	; 0xdf8 <fputc+0x4a>
 dda:	e8 81       	ld	r30, Y
 ddc:	f9 81       	ldd	r31, Y+1	; 0x01
 dde:	9f 01       	movw	r18, r30
 de0:	2f 5f       	subi	r18, 0xFF	; 255
 de2:	3f 4f       	sbci	r19, 0xFF	; 255
 de4:	39 83       	std	Y+1, r19	; 0x01
 de6:	28 83       	st	Y, r18
 de8:	10 83       	st	Z, r17
 dea:	06 c0       	rjmp	.+12     	; 0xdf8 <fputc+0x4a>
 dec:	e8 85       	ldd	r30, Y+8	; 0x08
 dee:	f9 85       	ldd	r31, Y+9	; 0x09
 df0:	81 2f       	mov	r24, r17
 df2:	19 95       	eicall
 df4:	89 2b       	or	r24, r25
 df6:	29 f7       	brne	.-54     	; 0xdc2 <fputc+0x14>
 df8:	2e 81       	ldd	r18, Y+6	; 0x06
 dfa:	3f 81       	ldd	r19, Y+7	; 0x07
 dfc:	2f 5f       	subi	r18, 0xFF	; 255
 dfe:	3f 4f       	sbci	r19, 0xFF	; 255
 e00:	3f 83       	std	Y+7, r19	; 0x07
 e02:	2e 83       	std	Y+6, r18	; 0x06
 e04:	81 2f       	mov	r24, r17
 e06:	90 2f       	mov	r25, r16
 e08:	df 91       	pop	r29
 e0a:	cf 91       	pop	r28
 e0c:	1f 91       	pop	r17
 e0e:	0f 91       	pop	r16
 e10:	08 95       	ret

00000e12 <__ultoa_invert>:
 e12:	fa 01       	movw	r30, r20
 e14:	aa 27       	eor	r26, r26
 e16:	28 30       	cpi	r18, 0x08	; 8
 e18:	51 f1       	breq	.+84     	; 0xe6e <__ultoa_invert+0x5c>
 e1a:	20 31       	cpi	r18, 0x10	; 16
 e1c:	81 f1       	breq	.+96     	; 0xe7e <__ultoa_invert+0x6c>
 e1e:	e8 94       	clt
 e20:	6f 93       	push	r22
 e22:	6e 7f       	andi	r22, 0xFE	; 254
 e24:	6e 5f       	subi	r22, 0xFE	; 254
 e26:	7f 4f       	sbci	r23, 0xFF	; 255
 e28:	8f 4f       	sbci	r24, 0xFF	; 255
 e2a:	9f 4f       	sbci	r25, 0xFF	; 255
 e2c:	af 4f       	sbci	r26, 0xFF	; 255
 e2e:	b1 e0       	ldi	r27, 0x01	; 1
 e30:	3e d0       	rcall	.+124    	; 0xeae <__ultoa_invert+0x9c>
 e32:	b4 e0       	ldi	r27, 0x04	; 4
 e34:	3c d0       	rcall	.+120    	; 0xeae <__ultoa_invert+0x9c>
 e36:	67 0f       	add	r22, r23
 e38:	78 1f       	adc	r23, r24
 e3a:	89 1f       	adc	r24, r25
 e3c:	9a 1f       	adc	r25, r26
 e3e:	a1 1d       	adc	r26, r1
 e40:	68 0f       	add	r22, r24
 e42:	79 1f       	adc	r23, r25
 e44:	8a 1f       	adc	r24, r26
 e46:	91 1d       	adc	r25, r1
 e48:	a1 1d       	adc	r26, r1
 e4a:	6a 0f       	add	r22, r26
 e4c:	71 1d       	adc	r23, r1
 e4e:	81 1d       	adc	r24, r1
 e50:	91 1d       	adc	r25, r1
 e52:	a1 1d       	adc	r26, r1
 e54:	20 d0       	rcall	.+64     	; 0xe96 <__ultoa_invert+0x84>
 e56:	09 f4       	brne	.+2      	; 0xe5a <__ultoa_invert+0x48>
 e58:	68 94       	set
 e5a:	3f 91       	pop	r19
 e5c:	2a e0       	ldi	r18, 0x0A	; 10
 e5e:	26 9f       	mul	r18, r22
 e60:	11 24       	eor	r1, r1
 e62:	30 19       	sub	r19, r0
 e64:	30 5d       	subi	r19, 0xD0	; 208
 e66:	31 93       	st	Z+, r19
 e68:	de f6       	brtc	.-74     	; 0xe20 <__ultoa_invert+0xe>
 e6a:	cf 01       	movw	r24, r30
 e6c:	08 95       	ret
 e6e:	46 2f       	mov	r20, r22
 e70:	47 70       	andi	r20, 0x07	; 7
 e72:	40 5d       	subi	r20, 0xD0	; 208
 e74:	41 93       	st	Z+, r20
 e76:	b3 e0       	ldi	r27, 0x03	; 3
 e78:	0f d0       	rcall	.+30     	; 0xe98 <__ultoa_invert+0x86>
 e7a:	c9 f7       	brne	.-14     	; 0xe6e <__ultoa_invert+0x5c>
 e7c:	f6 cf       	rjmp	.-20     	; 0xe6a <__ultoa_invert+0x58>
 e7e:	46 2f       	mov	r20, r22
 e80:	4f 70       	andi	r20, 0x0F	; 15
 e82:	40 5d       	subi	r20, 0xD0	; 208
 e84:	4a 33       	cpi	r20, 0x3A	; 58
 e86:	18 f0       	brcs	.+6      	; 0xe8e <__ultoa_invert+0x7c>
 e88:	49 5d       	subi	r20, 0xD9	; 217
 e8a:	31 fd       	sbrc	r19, 1
 e8c:	40 52       	subi	r20, 0x20	; 32
 e8e:	41 93       	st	Z+, r20
 e90:	02 d0       	rcall	.+4      	; 0xe96 <__ultoa_invert+0x84>
 e92:	a9 f7       	brne	.-22     	; 0xe7e <__ultoa_invert+0x6c>
 e94:	ea cf       	rjmp	.-44     	; 0xe6a <__ultoa_invert+0x58>
 e96:	b4 e0       	ldi	r27, 0x04	; 4
 e98:	a6 95       	lsr	r26
 e9a:	97 95       	ror	r25
 e9c:	87 95       	ror	r24
 e9e:	77 95       	ror	r23
 ea0:	67 95       	ror	r22
 ea2:	ba 95       	dec	r27
 ea4:	c9 f7       	brne	.-14     	; 0xe98 <__ultoa_invert+0x86>
 ea6:	00 97       	sbiw	r24, 0x00	; 0
 ea8:	61 05       	cpc	r22, r1
 eaa:	71 05       	cpc	r23, r1
 eac:	08 95       	ret
 eae:	9b 01       	movw	r18, r22
 eb0:	ac 01       	movw	r20, r24
 eb2:	0a 2e       	mov	r0, r26
 eb4:	06 94       	lsr	r0
 eb6:	57 95       	ror	r21
 eb8:	47 95       	ror	r20
 eba:	37 95       	ror	r19
 ebc:	27 95       	ror	r18
 ebe:	ba 95       	dec	r27
 ec0:	c9 f7       	brne	.-14     	; 0xeb4 <__ultoa_invert+0xa2>
 ec2:	62 0f       	add	r22, r18
 ec4:	73 1f       	adc	r23, r19
 ec6:	84 1f       	adc	r24, r20
 ec8:	95 1f       	adc	r25, r21
 eca:	a0 1d       	adc	r26, r0
 ecc:	08 95       	ret

00000ece <_exit>:
 ece:	f8 94       	cli

00000ed0 <__stop_program>:
 ed0:	ff cf       	rjmp	.-2      	; 0xed0 <__stop_program>
