{"vcs1":{"timestamp_begin":1737618818.081943214, "rt":0.21, "ut":0.09, "st":0.09}}
{"vcselab":{"timestamp_begin":1737618818.369727029, "rt":0.18, "ut":0.13, "st":0.03}}
{"link":{"timestamp_begin":1737618818.600418226, "rt":0.19, "ut":0.09, "st":0.11}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1737618817.843316612}
{"VCS_COMP_START_TIME": 1737618817.843316612}
{"VCS_COMP_END_TIME": 1737618818.855760485}
{"VCS_USER_OPTIONS": "-sverilog simple_class.sv tb.sv -o sim_t1"}
{"vcs1": {"peak_mem": 261884}}
{"vcselab": {"peak_mem": 133948}}
