{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Sep 30 19:37:09 2018 " "Info: Processing started: Sun Sep 30 19:37:09 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off LAB2 -c LAB2 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off LAB2 -c LAB2 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "LAB2.bdf" "" { Schematic "C:/Users/rosti/Documents/GitHub/sifo-2018/LAB2/LAB2.bdf" { { 48 184 352 64 "CLK" "" } } } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_SETTING_NOT_USED" "clock " "Warning: Clock Setting \"clock\" is unassigned" {  } {  } 0 0 "Clock Setting \"%1!s!\" is unassigned" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "5 " "Warning: Found 5 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "lpm_counter1:inst\|lpm_counter:lpm_counter_component\|cntr_4pi:auto_generated\|safe_q\[1\] " "Info: Detected ripple clock \"lpm_counter1:inst\|lpm_counter:lpm_counter_component\|cntr_4pi:auto_generated\|safe_q\[1\]\" as buffer" {  } { { "db/cntr_4pi.tdf" "" { Text "C:/Users/rosti/Documents/GitHub/sifo-2018/LAB2/db/cntr_4pi.tdf" 61 8 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_counter1:inst\|lpm_counter:lpm_counter_component\|cntr_4pi:auto_generated\|safe_q\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "lpm_counter1:inst\|lpm_counter:lpm_counter_component\|cntr_4pi:auto_generated\|safe_q\[2\] " "Info: Detected ripple clock \"lpm_counter1:inst\|lpm_counter:lpm_counter_component\|cntr_4pi:auto_generated\|safe_q\[2\]\" as buffer" {  } { { "db/cntr_4pi.tdf" "" { Text "C:/Users/rosti/Documents/GitHub/sifo-2018/LAB2/db/cntr_4pi.tdf" 61 8 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_counter1:inst\|lpm_counter:lpm_counter_component\|cntr_4pi:auto_generated\|safe_q\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "inst29 " "Info: Detected ripple clock \"inst29\" as buffer" {  } { { "LAB2.bdf" "" { Schematic "C:/Users/rosti/Documents/GitHub/sifo-2018/LAB2/LAB2.bdf" { { 8 976 1040 88 "inst29" "" } } } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst29" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst24 " "Info: Detected gated clock \"inst24\" as buffer" {  } { { "LAB2.bdf" "" { Schematic "C:/Users/rosti/Documents/GitHub/sifo-2018/LAB2/LAB2.bdf" { { -104 1032 1080 -40 "inst24" "" } } } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst24" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "lpm_counter1:inst\|lpm_counter:lpm_counter_component\|cntr_4pi:auto_generated\|safe_q\[0\] " "Info: Detected ripple clock \"lpm_counter1:inst\|lpm_counter:lpm_counter_component\|cntr_4pi:auto_generated\|safe_q\[0\]\" as buffer" {  } { { "db/cntr_4pi.tdf" "" { Text "C:/Users/rosti/Documents/GitHub/sifo-2018/LAB2/db/cntr_4pi.tdf" 61 8 0 } } { "c:/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_counter1:inst\|lpm_counter:lpm_counter_component\|cntr_4pi:auto_generated\|safe_q\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLK register lpm_counter2:inst4\|lpm_counter:lpm_counter_component\|cntr_plh:auto_generated\|safe_q\[1\]~DUPLICATE register inst32 200.52 MHz 4.987 ns Internal " "Info: Clock \"CLK\" has Internal fmax of 200.52 MHz between source register \"lpm_counter2:inst4\|lpm_counter:lpm_counter_component\|cntr_plh:auto_generated\|safe_q\[1\]~DUPLICATE\" and destination register \"inst32\" (period= 4.987 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.042 ns + Longest register register " "Info: + Longest register to register delay is 1.042 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_counter2:inst4\|lpm_counter:lpm_counter_component\|cntr_plh:auto_generated\|safe_q\[1\]~DUPLICATE 1 REG LCFF_X30_Y23_N27 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X30_Y23_N27; Fanout = 1; REG Node = 'lpm_counter2:inst4\|lpm_counter:lpm_counter_component\|cntr_plh:auto_generated\|safe_q\[1\]~DUPLICATE'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[1]~DUPLICATE } "NODE_NAME" } } { "db/cntr_plh.tdf" "" { Text "C:/Users/rosti/Documents/GitHub/sifo-2018/LAB2/db/cntr_plh.tdf" 60 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.244 ns) + CELL(0.272 ns) 0.516 ns inst14 2 COMB LCCOMB_X30_Y23_N12 2 " "Info: 2: + IC(0.244 ns) + CELL(0.272 ns) = 0.516 ns; Loc. = LCCOMB_X30_Y23_N12; Fanout = 2; COMB Node = 'inst14'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.516 ns" { lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[1]~DUPLICATE inst14 } "NODE_NAME" } } { "LAB2.bdf" "" { Schematic "C:/Users/rosti/Documents/GitHub/sifo-2018/LAB2/LAB2.bdf" { { -144 1456 1520 -96 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.217 ns) + CELL(0.309 ns) 1.042 ns inst32 3 REG LCFF_X30_Y23_N17 2 " "Info: 3: + IC(0.217 ns) + CELL(0.309 ns) = 1.042 ns; Loc. = LCFF_X30_Y23_N17; Fanout = 2; REG Node = 'inst32'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.526 ns" { inst14 inst32 } "NODE_NAME" } } { "LAB2.bdf" "" { Schematic "C:/Users/rosti/Documents/GitHub/sifo-2018/LAB2/LAB2.bdf" { { -160 1568 1632 -80 "inst32" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.581 ns ( 55.76 % ) " "Info: Total cell delay = 0.581 ns ( 55.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.461 ns ( 44.24 % ) " "Info: Total interconnect delay = 0.461 ns ( 44.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.042 ns" { lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[1]~DUPLICATE inst14 inst32 } "NODE_NAME" } } { "c:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/quartus/bin/Technology_Viewer.qrui" "1.042 ns" { lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[1]~DUPLICATE {} inst14 {} inst32 {} } { 0.000ns 0.244ns 0.217ns } { 0.000ns 0.272ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-3.761 ns - Smallest " "Info: - Smallest clock skew is -3.761 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.485 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK\" to destination register is 2.485 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK 1 CLK PIN_N20 5 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 5; CLK Node = 'CLK'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "LAB2.bdf" "" { Schematic "C:/Users/rosti/Documents/GitHub/sifo-2018/LAB2/LAB2.bdf" { { 48 184 352 64 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns CLK~clkctrl 2 COMB CLKCTRL_G3 2 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 2; COMB Node = 'CLK~clkctrl'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "LAB2.bdf" "" { Schematic "C:/Users/rosti/Documents/GitHub/sifo-2018/LAB2/LAB2.bdf" { { 48 184 352 64 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.670 ns) + CELL(0.618 ns) 2.485 ns inst32 3 REG LCFF_X30_Y23_N17 2 " "Info: 3: + IC(0.670 ns) + CELL(0.618 ns) = 2.485 ns; Loc. = LCFF_X30_Y23_N17; Fanout = 2; REG Node = 'inst32'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.288 ns" { CLK~clkctrl inst32 } "NODE_NAME" } } { "LAB2.bdf" "" { Schematic "C:/Users/rosti/Documents/GitHub/sifo-2018/LAB2/LAB2.bdf" { { -160 1568 1632 -80 "inst32" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.24 % ) " "Info: Total cell delay = 1.472 ns ( 59.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.013 ns ( 40.76 % ) " "Info: Total interconnect delay = 1.013 ns ( 40.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.485 ns" { CLK CLK~clkctrl inst32 } "NODE_NAME" } } { "c:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/quartus/bin/Technology_Viewer.qrui" "2.485 ns" { CLK {} CLK~combout {} CLK~clkctrl {} inst32 {} } { 0.000ns 0.000ns 0.343ns 0.670ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 6.246 ns - Longest register " "Info: - Longest clock path from clock \"CLK\" to source register is 6.246 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK 1 CLK PIN_N20 5 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 5; CLK Node = 'CLK'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "LAB2.bdf" "" { Schematic "C:/Users/rosti/Documents/GitHub/sifo-2018/LAB2/LAB2.bdf" { { 48 184 352 64 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.577 ns) + CELL(0.712 ns) 2.143 ns lpm_counter1:inst\|lpm_counter:lpm_counter_component\|cntr_4pi:auto_generated\|safe_q\[2\] 2 REG LCFF_X1_Y10_N5 4 " "Info: 2: + IC(0.577 ns) + CELL(0.712 ns) = 2.143 ns; Loc. = LCFF_X1_Y10_N5; Fanout = 4; REG Node = 'lpm_counter1:inst\|lpm_counter:lpm_counter_component\|cntr_4pi:auto_generated\|safe_q\[2\]'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.289 ns" { CLK lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[2] } "NODE_NAME" } } { "db/cntr_4pi.tdf" "" { Text "C:/Users/rosti/Documents/GitHub/sifo-2018/LAB2/db/cntr_4pi.tdf" 61 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.249 ns) + CELL(0.272 ns) 2.664 ns inst24 3 COMB LCCOMB_X1_Y10_N20 6 " "Info: 3: + IC(0.249 ns) + CELL(0.272 ns) = 2.664 ns; Loc. = LCCOMB_X1_Y10_N20; Fanout = 6; COMB Node = 'inst24'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.521 ns" { lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[2] inst24 } "NODE_NAME" } } { "LAB2.bdf" "" { Schematic "C:/Users/rosti/Documents/GitHub/sifo-2018/LAB2/LAB2.bdf" { { -104 1032 1080 -40 "inst24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.282 ns) + CELL(0.000 ns) 4.946 ns inst24~clkctrl 4 COMB CLKCTRL_G9 5 " "Info: 4: + IC(2.282 ns) + CELL(0.000 ns) = 4.946 ns; Loc. = CLKCTRL_G9; Fanout = 5; COMB Node = 'inst24~clkctrl'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.282 ns" { inst24 inst24~clkctrl } "NODE_NAME" } } { "LAB2.bdf" "" { Schematic "C:/Users/rosti/Documents/GitHub/sifo-2018/LAB2/LAB2.bdf" { { -104 1032 1080 -40 "inst24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.682 ns) + CELL(0.618 ns) 6.246 ns lpm_counter2:inst4\|lpm_counter:lpm_counter_component\|cntr_plh:auto_generated\|safe_q\[1\]~DUPLICATE 5 REG LCFF_X30_Y23_N27 1 " "Info: 5: + IC(0.682 ns) + CELL(0.618 ns) = 6.246 ns; Loc. = LCFF_X30_Y23_N27; Fanout = 1; REG Node = 'lpm_counter2:inst4\|lpm_counter:lpm_counter_component\|cntr_plh:auto_generated\|safe_q\[1\]~DUPLICATE'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.300 ns" { inst24~clkctrl lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[1]~DUPLICATE } "NODE_NAME" } } { "db/cntr_plh.tdf" "" { Text "C:/Users/rosti/Documents/GitHub/sifo-2018/LAB2/db/cntr_plh.tdf" 60 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.456 ns ( 39.32 % ) " "Info: Total cell delay = 2.456 ns ( 39.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.790 ns ( 60.68 % ) " "Info: Total interconnect delay = 3.790 ns ( 60.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.246 ns" { CLK lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[2] inst24 inst24~clkctrl lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[1]~DUPLICATE } "NODE_NAME" } } { "c:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/quartus/bin/Technology_Viewer.qrui" "6.246 ns" { CLK {} CLK~combout {} lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[2] {} inst24 {} inst24~clkctrl {} lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[1]~DUPLICATE {} } { 0.000ns 0.000ns 0.577ns 0.249ns 2.282ns 0.682ns } { 0.000ns 0.854ns 0.712ns 0.272ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.485 ns" { CLK CLK~clkctrl inst32 } "NODE_NAME" } } { "c:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/quartus/bin/Technology_Viewer.qrui" "2.485 ns" { CLK {} CLK~combout {} CLK~clkctrl {} inst32 {} } { 0.000ns 0.000ns 0.343ns 0.670ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.246 ns" { CLK lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[2] inst24 inst24~clkctrl lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[1]~DUPLICATE } "NODE_NAME" } } { "c:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/quartus/bin/Technology_Viewer.qrui" "6.246 ns" { CLK {} CLK~combout {} lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[2] {} inst24 {} inst24~clkctrl {} lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[1]~DUPLICATE {} } { 0.000ns 0.000ns 0.577ns 0.249ns 2.282ns 0.682ns } { 0.000ns 0.854ns 0.712ns 0.272ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "db/cntr_plh.tdf" "" { Text "C:/Users/rosti/Documents/GitHub/sifo-2018/LAB2/db/cntr_plh.tdf" 60 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "LAB2.bdf" "" { Schematic "C:/Users/rosti/Documents/GitHub/sifo-2018/LAB2/LAB2.bdf" { { -160 1568 1632 -80 "inst32" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.042 ns" { lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[1]~DUPLICATE inst14 inst32 } "NODE_NAME" } } { "c:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/quartus/bin/Technology_Viewer.qrui" "1.042 ns" { lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[1]~DUPLICATE {} inst14 {} inst32 {} } { 0.000ns 0.244ns 0.217ns } { 0.000ns 0.272ns 0.309ns } "" } } { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.485 ns" { CLK CLK~clkctrl inst32 } "NODE_NAME" } } { "c:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/quartus/bin/Technology_Viewer.qrui" "2.485 ns" { CLK {} CLK~combout {} CLK~clkctrl {} inst32 {} } { 0.000ns 0.000ns 0.343ns 0.670ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.246 ns" { CLK lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[2] inst24 inst24~clkctrl lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[1]~DUPLICATE } "NODE_NAME" } } { "c:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/quartus/bin/Technology_Viewer.qrui" "6.246 ns" { CLK {} CLK~combout {} lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[2] {} inst24 {} inst24~clkctrl {} lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[1]~DUPLICATE {} } { 0.000ns 0.000ns 0.577ns 0.249ns 2.282ns 0.682ns } { 0.000ns 0.854ns 0.712ns 0.272ns 0.000ns 0.618ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "lpm_counter1:inst\|lpm_counter:lpm_counter_component\|cntr_4pi:auto_generated\|safe_q\[0\] pin_name26 CLK 3.995 ns register " "Info: tsu for register \"lpm_counter1:inst\|lpm_counter:lpm_counter_component\|cntr_4pi:auto_generated\|safe_q\[0\]\" (data pin = \"pin_name26\", clock pin = \"CLK\") is 3.995 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.954 ns + Longest pin register " "Info: + Longest pin to register delay is 5.954 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.807 ns) 0.807 ns pin_name26 1 PIN PIN_R15 1 " "Info: 1: + IC(0.000 ns) + CELL(0.807 ns) = 0.807 ns; Loc. = PIN_R15; Fanout = 1; PIN Node = 'pin_name26'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { pin_name26 } "NODE_NAME" } } { "LAB2.bdf" "" { Schematic "C:/Users/rosti/Documents/GitHub/sifo-2018/LAB2/LAB2.bdf" { { 64 184 352 80 "pin_name26" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.027 ns) + CELL(0.154 ns) 4.988 ns lpm_counter1:inst\|lpm_counter:lpm_counter_component\|cntr_4pi:auto_generated\|_~0 2 COMB LCCOMB_X1_Y10_N26 3 " "Info: 2: + IC(4.027 ns) + CELL(0.154 ns) = 4.988 ns; Loc. = LCCOMB_X1_Y10_N26; Fanout = 3; COMB Node = 'lpm_counter1:inst\|lpm_counter:lpm_counter_component\|cntr_4pi:auto_generated\|_~0'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.181 ns" { pin_name26 lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|_~0 } "NODE_NAME" } } { "lpm_counter.tdf" "" { Text "c:/quartus/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.220 ns) + CELL(0.746 ns) 5.954 ns lpm_counter1:inst\|lpm_counter:lpm_counter_component\|cntr_4pi:auto_generated\|safe_q\[0\] 3 REG LCFF_X1_Y10_N1 5 " "Info: 3: + IC(0.220 ns) + CELL(0.746 ns) = 5.954 ns; Loc. = LCFF_X1_Y10_N1; Fanout = 5; REG Node = 'lpm_counter1:inst\|lpm_counter:lpm_counter_component\|cntr_4pi:auto_generated\|safe_q\[0\]'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.966 ns" { lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|_~0 lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_4pi.tdf" "" { Text "C:/Users/rosti/Documents/GitHub/sifo-2018/LAB2/db/cntr_4pi.tdf" 61 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.707 ns ( 28.67 % ) " "Info: Total cell delay = 1.707 ns ( 28.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.247 ns ( 71.33 % ) " "Info: Total interconnect delay = 4.247 ns ( 71.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.954 ns" { pin_name26 lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|_~0 lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/quartus/bin/Technology_Viewer.qrui" "5.954 ns" { pin_name26 {} pin_name26~combout {} lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|_~0 {} lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 4.027ns 0.220ns } { 0.000ns 0.807ns 0.154ns 0.746ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "db/cntr_4pi.tdf" "" { Text "C:/Users/rosti/Documents/GitHub/sifo-2018/LAB2/db/cntr_4pi.tdf" 61 8 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.049 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK\" to destination register is 2.049 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK 1 CLK PIN_N20 5 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 5; CLK Node = 'CLK'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "LAB2.bdf" "" { Schematic "C:/Users/rosti/Documents/GitHub/sifo-2018/LAB2/LAB2.bdf" { { 48 184 352 64 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.577 ns) + CELL(0.618 ns) 2.049 ns lpm_counter1:inst\|lpm_counter:lpm_counter_component\|cntr_4pi:auto_generated\|safe_q\[0\] 2 REG LCFF_X1_Y10_N1 5 " "Info: 2: + IC(0.577 ns) + CELL(0.618 ns) = 2.049 ns; Loc. = LCFF_X1_Y10_N1; Fanout = 5; REG Node = 'lpm_counter1:inst\|lpm_counter:lpm_counter_component\|cntr_4pi:auto_generated\|safe_q\[0\]'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.195 ns" { CLK lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_4pi.tdf" "" { Text "C:/Users/rosti/Documents/GitHub/sifo-2018/LAB2/db/cntr_4pi.tdf" 61 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 71.84 % ) " "Info: Total cell delay = 1.472 ns ( 71.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.577 ns ( 28.16 % ) " "Info: Total interconnect delay = 0.577 ns ( 28.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.049 ns" { CLK lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/quartus/bin/Technology_Viewer.qrui" "2.049 ns" { CLK {} CLK~combout {} lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 0.577ns } { 0.000ns 0.854ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.954 ns" { pin_name26 lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|_~0 lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/quartus/bin/Technology_Viewer.qrui" "5.954 ns" { pin_name26 {} pin_name26~combout {} lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|_~0 {} lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 4.027ns 0.220ns } { 0.000ns 0.807ns 0.154ns 0.746ns } "" } } { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.049 ns" { CLK lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/quartus/bin/Technology_Viewer.qrui" "2.049 ns" { CLK {} CLK~combout {} lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 0.577ns } { 0.000ns 0.854ns 0.618ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK pin_name2 lpm_counter2:inst4\|lpm_counter:lpm_counter_component\|cntr_plh:auto_generated\|safe_q\[0\] 11.541 ns register " "Info: tco from clock \"CLK\" to destination pin \"pin_name2\" through register \"lpm_counter2:inst4\|lpm_counter:lpm_counter_component\|cntr_plh:auto_generated\|safe_q\[0\]\" is 11.541 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 6.246 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to source register is 6.246 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK 1 CLK PIN_N20 5 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 5; CLK Node = 'CLK'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "LAB2.bdf" "" { Schematic "C:/Users/rosti/Documents/GitHub/sifo-2018/LAB2/LAB2.bdf" { { 48 184 352 64 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.577 ns) + CELL(0.712 ns) 2.143 ns lpm_counter1:inst\|lpm_counter:lpm_counter_component\|cntr_4pi:auto_generated\|safe_q\[2\] 2 REG LCFF_X1_Y10_N5 4 " "Info: 2: + IC(0.577 ns) + CELL(0.712 ns) = 2.143 ns; Loc. = LCFF_X1_Y10_N5; Fanout = 4; REG Node = 'lpm_counter1:inst\|lpm_counter:lpm_counter_component\|cntr_4pi:auto_generated\|safe_q\[2\]'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.289 ns" { CLK lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[2] } "NODE_NAME" } } { "db/cntr_4pi.tdf" "" { Text "C:/Users/rosti/Documents/GitHub/sifo-2018/LAB2/db/cntr_4pi.tdf" 61 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.249 ns) + CELL(0.272 ns) 2.664 ns inst24 3 COMB LCCOMB_X1_Y10_N20 6 " "Info: 3: + IC(0.249 ns) + CELL(0.272 ns) = 2.664 ns; Loc. = LCCOMB_X1_Y10_N20; Fanout = 6; COMB Node = 'inst24'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.521 ns" { lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[2] inst24 } "NODE_NAME" } } { "LAB2.bdf" "" { Schematic "C:/Users/rosti/Documents/GitHub/sifo-2018/LAB2/LAB2.bdf" { { -104 1032 1080 -40 "inst24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.282 ns) + CELL(0.000 ns) 4.946 ns inst24~clkctrl 4 COMB CLKCTRL_G9 5 " "Info: 4: + IC(2.282 ns) + CELL(0.000 ns) = 4.946 ns; Loc. = CLKCTRL_G9; Fanout = 5; COMB Node = 'inst24~clkctrl'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.282 ns" { inst24 inst24~clkctrl } "NODE_NAME" } } { "LAB2.bdf" "" { Schematic "C:/Users/rosti/Documents/GitHub/sifo-2018/LAB2/LAB2.bdf" { { -104 1032 1080 -40 "inst24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.682 ns) + CELL(0.618 ns) 6.246 ns lpm_counter2:inst4\|lpm_counter:lpm_counter_component\|cntr_plh:auto_generated\|safe_q\[0\] 5 REG LCFF_X30_Y23_N3 4 " "Info: 5: + IC(0.682 ns) + CELL(0.618 ns) = 6.246 ns; Loc. = LCFF_X30_Y23_N3; Fanout = 4; REG Node = 'lpm_counter2:inst4\|lpm_counter:lpm_counter_component\|cntr_plh:auto_generated\|safe_q\[0\]'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.300 ns" { inst24~clkctrl lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_plh.tdf" "" { Text "C:/Users/rosti/Documents/GitHub/sifo-2018/LAB2/db/cntr_plh.tdf" 60 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.456 ns ( 39.32 % ) " "Info: Total cell delay = 2.456 ns ( 39.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.790 ns ( 60.68 % ) " "Info: Total interconnect delay = 3.790 ns ( 60.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.246 ns" { CLK lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[2] inst24 inst24~clkctrl lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/quartus/bin/Technology_Viewer.qrui" "6.246 ns" { CLK {} CLK~combout {} lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[2] {} inst24 {} inst24~clkctrl {} lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 0.577ns 0.249ns 2.282ns 0.682ns } { 0.000ns 0.854ns 0.712ns 0.272ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "db/cntr_plh.tdf" "" { Text "C:/Users/rosti/Documents/GitHub/sifo-2018/LAB2/db/cntr_plh.tdf" 60 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.201 ns + Longest register pin " "Info: + Longest register to pin delay is 5.201 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_counter2:inst4\|lpm_counter:lpm_counter_component\|cntr_plh:auto_generated\|safe_q\[0\] 1 REG LCFF_X30_Y23_N3 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X30_Y23_N3; Fanout = 4; REG Node = 'lpm_counter2:inst4\|lpm_counter:lpm_counter_component\|cntr_plh:auto_generated\|safe_q\[0\]'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_plh.tdf" "" { Text "C:/Users/rosti/Documents/GitHub/sifo-2018/LAB2/db/cntr_plh.tdf" 60 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.405 ns) + CELL(0.272 ns) 0.677 ns inst25 2 COMB LCCOMB_X30_Y23_N4 1 " "Info: 2: + IC(0.405 ns) + CELL(0.272 ns) = 0.677 ns; Loc. = LCCOMB_X30_Y23_N4; Fanout = 1; COMB Node = 'inst25'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.677 ns" { lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[0] inst25 } "NODE_NAME" } } { "LAB2.bdf" "" { Schematic "C:/Users/rosti/Documents/GitHub/sifo-2018/LAB2/LAB2.bdf" { { -272 1624 1672 -208 "inst25" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.390 ns) + CELL(2.134 ns) 5.201 ns pin_name2 3 PIN PIN_T5 0 " "Info: 3: + IC(2.390 ns) + CELL(2.134 ns) = 5.201 ns; Loc. = PIN_T5; Fanout = 0; PIN Node = 'pin_name2'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.524 ns" { inst25 pin_name2 } "NODE_NAME" } } { "LAB2.bdf" "" { Schematic "C:/Users/rosti/Documents/GitHub/sifo-2018/LAB2/LAB2.bdf" { { -304 1648 1824 -288 "pin_name2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.406 ns ( 46.26 % ) " "Info: Total cell delay = 2.406 ns ( 46.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.795 ns ( 53.74 % ) " "Info: Total interconnect delay = 2.795 ns ( 53.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.201 ns" { lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[0] inst25 pin_name2 } "NODE_NAME" } } { "c:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/quartus/bin/Technology_Viewer.qrui" "5.201 ns" { lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[0] {} inst25 {} pin_name2 {} } { 0.000ns 0.405ns 2.390ns } { 0.000ns 0.272ns 2.134ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.246 ns" { CLK lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[2] inst24 inst24~clkctrl lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/quartus/bin/Technology_Viewer.qrui" "6.246 ns" { CLK {} CLK~combout {} lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[2] {} inst24 {} inst24~clkctrl {} lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 0.577ns 0.249ns 2.282ns 0.682ns } { 0.000ns 0.854ns 0.712ns 0.272ns 0.000ns 0.618ns } "" } } { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.201 ns" { lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[0] inst25 pin_name2 } "NODE_NAME" } } { "c:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/quartus/bin/Technology_Viewer.qrui" "5.201 ns" { lpm_counter2:inst4|lpm_counter:lpm_counter_component|cntr_plh:auto_generated|safe_q[0] {} inst25 {} pin_name2 {} } { 0.000ns 0.405ns 2.390ns } { 0.000ns 0.272ns 2.134ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "lpm_counter1:inst\|lpm_counter:lpm_counter_component\|cntr_4pi:auto_generated\|safe_q\[0\] pin_name26 CLK -3.756 ns register " "Info: th for register \"lpm_counter1:inst\|lpm_counter:lpm_counter_component\|cntr_4pi:auto_generated\|safe_q\[0\]\" (data pin = \"pin_name26\", clock pin = \"CLK\") is -3.756 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.049 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to destination register is 2.049 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK 1 CLK PIN_N20 5 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 5; CLK Node = 'CLK'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "LAB2.bdf" "" { Schematic "C:/Users/rosti/Documents/GitHub/sifo-2018/LAB2/LAB2.bdf" { { 48 184 352 64 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.577 ns) + CELL(0.618 ns) 2.049 ns lpm_counter1:inst\|lpm_counter:lpm_counter_component\|cntr_4pi:auto_generated\|safe_q\[0\] 2 REG LCFF_X1_Y10_N1 5 " "Info: 2: + IC(0.577 ns) + CELL(0.618 ns) = 2.049 ns; Loc. = LCFF_X1_Y10_N1; Fanout = 5; REG Node = 'lpm_counter1:inst\|lpm_counter:lpm_counter_component\|cntr_4pi:auto_generated\|safe_q\[0\]'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.195 ns" { CLK lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_4pi.tdf" "" { Text "C:/Users/rosti/Documents/GitHub/sifo-2018/LAB2/db/cntr_4pi.tdf" 61 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 71.84 % ) " "Info: Total cell delay = 1.472 ns ( 71.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.577 ns ( 28.16 % ) " "Info: Total interconnect delay = 0.577 ns ( 28.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.049 ns" { CLK lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/quartus/bin/Technology_Viewer.qrui" "2.049 ns" { CLK {} CLK~combout {} lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 0.577ns } { 0.000ns 0.854ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "db/cntr_4pi.tdf" "" { Text "C:/Users/rosti/Documents/GitHub/sifo-2018/LAB2/db/cntr_4pi.tdf" 61 8 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.954 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.954 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.807 ns) 0.807 ns pin_name26 1 PIN PIN_R15 1 " "Info: 1: + IC(0.000 ns) + CELL(0.807 ns) = 0.807 ns; Loc. = PIN_R15; Fanout = 1; PIN Node = 'pin_name26'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { pin_name26 } "NODE_NAME" } } { "LAB2.bdf" "" { Schematic "C:/Users/rosti/Documents/GitHub/sifo-2018/LAB2/LAB2.bdf" { { 64 184 352 80 "pin_name26" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.027 ns) + CELL(0.154 ns) 4.988 ns lpm_counter1:inst\|lpm_counter:lpm_counter_component\|cntr_4pi:auto_generated\|_~0 2 COMB LCCOMB_X1_Y10_N26 3 " "Info: 2: + IC(4.027 ns) + CELL(0.154 ns) = 4.988 ns; Loc. = LCCOMB_X1_Y10_N26; Fanout = 3; COMB Node = 'lpm_counter1:inst\|lpm_counter:lpm_counter_component\|cntr_4pi:auto_generated\|_~0'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.181 ns" { pin_name26 lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|_~0 } "NODE_NAME" } } { "lpm_counter.tdf" "" { Text "c:/quartus/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.220 ns) + CELL(0.746 ns) 5.954 ns lpm_counter1:inst\|lpm_counter:lpm_counter_component\|cntr_4pi:auto_generated\|safe_q\[0\] 3 REG LCFF_X1_Y10_N1 5 " "Info: 3: + IC(0.220 ns) + CELL(0.746 ns) = 5.954 ns; Loc. = LCFF_X1_Y10_N1; Fanout = 5; REG Node = 'lpm_counter1:inst\|lpm_counter:lpm_counter_component\|cntr_4pi:auto_generated\|safe_q\[0\]'" {  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.966 ns" { lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|_~0 lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_4pi.tdf" "" { Text "C:/Users/rosti/Documents/GitHub/sifo-2018/LAB2/db/cntr_4pi.tdf" 61 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.707 ns ( 28.67 % ) " "Info: Total cell delay = 1.707 ns ( 28.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.247 ns ( 71.33 % ) " "Info: Total interconnect delay = 4.247 ns ( 71.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.954 ns" { pin_name26 lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|_~0 lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/quartus/bin/Technology_Viewer.qrui" "5.954 ns" { pin_name26 {} pin_name26~combout {} lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|_~0 {} lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 4.027ns 0.220ns } { 0.000ns 0.807ns 0.154ns 0.746ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.049 ns" { CLK lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/quartus/bin/Technology_Viewer.qrui" "2.049 ns" { CLK {} CLK~combout {} lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 0.577ns } { 0.000ns 0.854ns 0.618ns } "" } } { "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.954 ns" { pin_name26 lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|_~0 lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/quartus/quartus/bin/Technology_Viewer.qrui" "5.954 ns" { pin_name26 {} pin_name26~combout {} lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|_~0 {} lpm_counter1:inst|lpm_counter:lpm_counter_component|cntr_4pi:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 4.027ns 0.220ns } { 0.000ns 0.807ns 0.154ns 0.746ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "193 " "Info: Peak virtual memory: 193 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Sep 30 19:37:09 2018 " "Info: Processing ended: Sun Sep 30 19:37:09 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
