 
****************************************
Report : timing
        -path full_clock
        -delay max
        -physical
        -derate
        -input_pins
        -nets
        -max_paths 1
        -transition_time
        -crosstalk_delta
        -capacitance
Design : img2_jtag_tap_wrap
Scenario(s): norm.tt0p8v85c.typical_CCworst norm.ffgnp0p88vm40c.rcbest_CCbest norm.ssgnp0p72v125c.rcworst_CCworst
Version: P-2019.03-SP4
Date   : Wed Nov 20 18:52:45 2024
****************************************

 * Some/all delay information is back-annotated.
Wire Load Model Mode: Inactive.

  Startpoint: tdi (input port clocked by clock)
  Endpoint: dbg_datm_si[0]
            (output port clocked by clock)
  Scenario: norm.tt0p8v85c.typical_CCworst
  Path Group: FEEDTHROUGH
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                    0.000      0.000                                            
  clock network delay (ideal)                                                                0.000      0.000                                            
  input external delay                                                                       0.500      0.500 f                                          
  tdi (in)                                                    0.010                1.050     0.006      0.506 f    (61.56,13.63)                         
  tdi (net)                      6        0.007                                    1.070     0.000      0.506 f    [0.00,0.01]                           
  U531/I (BUFFD5BWP16P90CPD)                        0.000     0.010     0.000      1.070     0.001 *    0.507 f    (59.11,17.36)                         0.80
  U531/Z (BUFFD5BWP16P90CPD)                                  0.080                1.050     0.063      0.570 f    (59.58,17.36)                         0.80
  dbg_datm_si[0] (net)           1        0.100                                    1.070     0.000      0.570 f    [0.00,0.10]                           
  dbg_datm_si[0] (out)                              0.000     0.080     0.000      1.070     0.008 *    0.577 f    (61.56,16.99)                         
  data arrival time                                                                                     0.577                                            

  clock clock (rise edge)                                                                    1.180      1.180                                            
  clock network delay (ideal)                                                                0.000      1.180                                            
  clock uncertainty                                                                         -0.070      1.110                                            
  output external delay                                                                     -0.500      0.610                                            
  data required time                                                                                    0.610                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                    0.610                                            
  data arrival time                                                                                    -0.577                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                           0.033                                            


  Startpoint: dbg_datm_so[0]
              (input port clocked by clock)
  Endpoint: i_img2_jtag_tap_tdo_reg
            (falling edge-triggered flip-flop clocked by clock)
  Scenario: norm.tt0p8v85c.typical_CCworst
  Path Group: REGIN
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                   0.000      0.000                                            
  clock network delay (ideal)                                                                               0.000      0.000                                            
  input external delay                                                                                      0.500      0.500 f                                          
  dbg_datm_so[0] (in)                                                        0.005                1.050     0.001      0.501 f    (61.56,13.87)                         
  dbg_datm_so[0] (net)                          1        0.001                                    1.070     0.000      0.501 f    [0.00,0.00]                           
  U282/B1 (AOI22D1BWP16P90CPDULVT)                                 0.000     0.005     0.000      1.070     0.000 *    0.501 f    (58.55,12.28)                         0.80
  U282/ZN (AOI22D1BWP16P90CPDULVT)                                           0.008                1.050     0.007      0.508 r    (58.39,12.22)                         0.80
  n472 (net)                                    1        0.001                                    1.070     0.000      0.508 r    [0.00,0.00]                           
  U269/A1 (ND2SKND1BWP16P90CPDULVT)                                0.000     0.008     0.000      1.070     0.000 *    0.508 r    (58.72,12.29)                         0.80
  U269/ZN (ND2SKND1BWP16P90CPDULVT)                                          0.006                1.050     0.006      0.514 f    (58.67,12.21)                         0.80
  n256 (net)                                    1        0.001                                    1.070     0.000      0.514 f    [0.00,0.00]                           
  i_img2_jtag_tap_tdo_reg/D (DFNCNQD2BWP16P90CPDULVT)              0.000     0.006     0.000      1.070     0.000 *    0.514 f    (58.57,12.85)                         0.80
  data arrival time                                                                                                    0.514                                            

  clock clock (fall edge)                                                                                   0.590      0.590                                            
  clock network delay (ideal)                                                                               0.000      0.590                                            
  clock uncertainty                                                                                        -0.070      0.520                                            
  i_img2_jtag_tap_tdo_reg/CPN (DFNCNQD2BWP16P90CPDULVT)                                                     0.000      0.520 f                                          
  library setup time                                                                                       -0.005      0.515                                            
  data required time                                                                                                   0.515                                            
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                   0.515                                            
  data arrival time                                                                                                   -0.514                                            
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                          0.000                                            


  Startpoint: i_img2_jtag_tap_tdo_reg
              (falling edge-triggered flip-flop clocked by clock)
  Endpoint: tdo (output port clocked by clock)
  Scenario: norm.tt0p8v85c.typical_CCworst
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (fall edge)                                                                                   0.590      0.590                                            
  clock network delay (ideal)                                                                               0.000      0.590                                            
  i_img2_jtag_tap_tdo_reg/CPN (DFNCNQD2BWP16P90CPDULVT)            0.000     0.040     0.000      1.070     0.000      0.590 f    (60.33,12.82)          i              0.80
  i_img2_jtag_tap_tdo_reg/Q (DFNCNQD2BWP16P90CPDULVT)                        0.009                1.050     0.049      0.639 r    (60.00,12.82)                         0.80
  n404 (net)                                    1        0.003                                    1.070     0.000      0.639 r    [0.00,0.00]                           
  U294/I (CKBD14BWP16P90CPDULVT)                                   0.000     0.009     0.000      1.070     0.000 *    0.640 r    (59.95,11.95)                         0.80
  U294/Z (CKBD14BWP16P90CPDULVT)                                             0.022                1.050     0.022      0.662 r    (60.94,11.95)                         0.80
  tdo (net)                                     1        0.100                                    1.070     0.000      0.662 r    [0.00,0.10]                           
  tdo (out)                                                        0.000     0.023     0.000      1.070     0.006 *    0.668 r    (61.56,11.95)                         
  data arrival time                                                                                                    0.668                                            

  clock clock (rise edge)                                                                                   1.180      1.180                                            
  clock network delay (ideal)                                                                               0.000      1.180                                            
  clock uncertainty                                                                                        -0.070      1.110                                            
  output external delay                                                                                    -0.500      0.610                                            
  data required time                                                                                                   0.610                                            
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                   0.610                                            
  data arrival time                                                                                                   -0.668                                            
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                    -0.058                                            


  Startpoint: i_img2_jtag_tap_i_img2_jtag_tap_controller_jstate_reg_3_
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: i_img2_jtag_tap_tdo_reg
            (falling edge-triggered flip-flop clocked by clock)
  Scenario: norm.tt0p8v85c.typical_CCworst
  Path Group: clock
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                   0.000      0.000                                            
  clock network delay (ideal)                                                                               0.000      0.000                                            
  i_img2_jtag_tap_i_img2_jtag_tap_controller_jstate_reg_3_/CP (DFCNQD1BWP16P90CPD)
                                                                   0.000     0.040     0.000      1.070     0.000      0.000 r    (52.26,16.64)          i              0.80
  i_img2_jtag_tap_i_img2_jtag_tap_controller_jstate_reg_3_/Q (DFCNQD1BWP16P90CPD)
                                                                             0.032                1.050     0.084      0.084 r    (52.00,16.60)                         0.80
  i_img2_jtag_tap_i_img2_jtag_tap_controller_jstate[3] (net)
                                               11        0.007                                    1.070     0.000      0.084 r    [0.00,0.01]                           
  U301/I (INVD1BWP16P90CPD)                                        0.000     0.032     0.000      1.070     0.000 *    0.084 r    (50.10,17.68)                         0.80
  U301/ZN (INVD1BWP16P90CPD)                                                 0.036                1.050     0.036      0.120 f    (50.18,17.69)                         0.80
  n393 (net)                                    8        0.008                                    1.070     0.000      0.120 f    [0.00,0.01]                           
  U270/A2 (NR2D1BWP16P90CPD)                                       0.000     0.036     0.000      1.070     0.000 *    0.120 f    (48.47,14.90)                         0.80
  U270/ZN (NR2D1BWP16P90CPD)                                                 0.020                1.050     0.023      0.143 r    (48.57,14.93)                         0.80
  n219 (net)                                    3        0.002                                    1.070     0.000      0.143 r    [0.00,0.00]                           
  U274/B1 (IND2D1BWP16P90CPD)                                      0.000     0.020     0.000      1.070     0.000 *    0.143 r    (50.47,14.59)                         0.80
  U274/ZN (IND2D1BWP16P90CPD)                                                0.051                1.050     0.041      0.184 f    (50.53,14.52)                         0.80
  n217 (net)                                    7        0.006                                    1.070     0.000      0.184 f    [0.00,0.01]                           
  U272/B (OAI211D1BWP16P90CPD)                                     0.000     0.051     0.000      1.070     0.000 *    0.184 f    (50.56,14.55)                         0.80
  U272/ZN (OAI211D1BWP16P90CPD)                                              0.025                1.050     0.023      0.207 r    (50.60,14.54)                         0.80
  n141 (net)                                    2        0.002                                    1.070     0.000      0.207 r    [0.00,0.00]                           
  U261/A3 (NR3SKPBD1BWP16P90CPD)                                   0.000     0.025     0.000      1.070     0.000 *    0.207 r    (51.49,15.21)                         0.80
  U261/ZN (NR3SKPBD1BWP16P90CPD)                                             0.018                1.050     0.022      0.229 f    (51.70,15.11)                         0.80
  n143 (net)                                    1        0.001                                    1.070     0.000      0.229 f    [0.00,0.00]                           
  U258/B (IAO21D1BWP16P90CPD)                                      0.000     0.018     0.000      1.070     0.000 *    0.229 f    (55.06,13.90)                         0.80
  U258/ZN (IAO21D1BWP16P90CPD)                                               0.025                1.050     0.023      0.252 r    (55.12,13.98)                         0.80
  n146 (net)                                    4        0.003                                    1.070     0.000      0.252 r    [0.00,0.00]                           
  U256/B (OA21D1BWP16P90CPD)                                       0.000     0.025     0.000      1.070     0.000 *    0.252 r    (55.00,13.94)                         0.80
  U256/Z (OA21D1BWP16P90CPD)                                                 0.010                1.050     0.029      0.281 r    (55.13,13.97)                         0.80
  n456 (net)                                    1        0.001                                    1.070     0.000      0.281 r    [0.00,0.00]                           
  U278/B (AOI21D2BWP16P90CPDULVT)                                  0.000     0.010     0.000      1.070     0.000 *    0.281 r    (58.20,14.31)                         0.80
  U278/ZN (AOI21D2BWP16P90CPDULVT)                                           0.009                1.050     0.006      0.286 f    (58.11,14.37)                         0.80
  n455 (net)                                    1        0.001                                    1.070     0.000      0.286 f    [0.00,0.00]                           
  U269/A2 (ND2SKND1BWP16P90CPDULVT)                                0.000     0.009     0.000      1.070     0.000 *    0.286 f    (58.57,12.24)                         0.80
  U269/ZN (ND2SKND1BWP16P90CPDULVT)                                          0.006                1.050     0.006      0.292 r    (58.67,12.21)                         0.80
  n256 (net)                                    1        0.001                                    1.070     0.000      0.292 r    [0.00,0.00]                           
  i_img2_jtag_tap_tdo_reg/D (DFNCNQD2BWP16P90CPDULVT)              0.000     0.006     0.000      1.070     0.000 *    0.292 r    (58.57,12.85)                         0.80
  data arrival time                                                                                                    0.292                                            

  clock clock (fall edge)                                                                                   0.590      0.590                                            
  clock network delay (ideal)                                                                               0.000      0.590                                            
  clock uncertainty                                                                                        -0.070      0.520                                            
  i_img2_jtag_tap_tdo_reg/CPN (DFNCNQD2BWP16P90CPDULVT)                                                     0.000      0.520 f                                          
  library setup time                                                                                        0.003      0.523                                            
  data required time                                                                                                   0.523                                            
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                   0.523                                            
  data arrival time                                                                                                   -0.292                                            
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                          0.230                                            


  Startpoint: tdi (input port clocked by clock)
  Endpoint: dbg_datm_si[0]
            (output port clocked by clock)
  Scenario: norm.ffgnp0p88vm40c.rcbest_CCbest
  Path Group: FEEDTHROUGH
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                    0.000      0.000                                            
  clock network delay (ideal)                                                                0.000      0.000                                            
  input external delay                                                                       0.500      0.500 f                                          
  tdi (in)                                                    0.007                1.090     0.005      0.505 f    (61.56,13.63)                         
  tdi (net)                      6        0.007                                    1.070     0.000      0.505 f    [0.00,0.01]                           
  U531/I (BUFFD5BWP16P90CPD)                        0.000     0.007     0.000      1.070     0.000 *    0.505 f    (59.11,17.36)                         0.88
  U531/Z (BUFFD5BWP16P90CPD)                                  0.058                1.090     0.048      0.553 f    (59.58,17.36)                         0.88
  dbg_datm_si[0] (net)           1        0.100                                    1.070     0.000      0.553 f    [0.00,0.10]                           
  dbg_datm_si[0] (out)                              0.000     0.058     0.000      1.070     0.003 *    0.556 f    (61.56,16.99)                         
  data arrival time                                                                                     0.556                                            

  clock clock (rise edge)                                                                    1.180      1.180                                            
  clock network delay (ideal)                                                                0.000      1.180                                            
  clock uncertainty                                                                         -0.010      1.170                                            
  output external delay                                                                     -0.500      0.670                                            
  data required time                                                                                    0.670                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                    0.670                                            
  data arrival time                                                                                    -0.556                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                           0.114                                            


  Startpoint: dbg_datm_so[0]
              (input port clocked by clock)
  Endpoint: i_img2_jtag_tap_tdo_reg
            (falling edge-triggered flip-flop clocked by clock)
  Scenario: norm.ffgnp0p88vm40c.rcbest_CCbest
  Path Group: REGIN
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                   0.000      0.000                                            
  clock network delay (ideal)                                                                               0.000      0.000                                            
  input external delay                                                                                      0.500      0.500 f                                          
  dbg_datm_so[0] (in)                                                        0.004                1.090     0.001      0.501 f    (61.56,13.87)                         
  dbg_datm_so[0] (net)                          1        0.001                                    1.070     0.000      0.501 f    [0.00,0.00]                           
  U282/B1 (AOI22D1BWP16P90CPDULVT)                                 0.000     0.004     0.000      1.070     0.000 *    0.501 f    (58.55,12.28)                         0.88
  U282/ZN (AOI22D1BWP16P90CPDULVT)                                           0.006                1.090     0.006      0.507 r    (58.39,12.22)                         0.88
  n472 (net)                                    1        0.001                                    1.070     0.000      0.507 r    [0.00,0.00]                           
  U269/A1 (ND2SKND1BWP16P90CPDULVT)                                0.000     0.006     0.000      1.070     0.000 *    0.507 r    (58.72,12.29)                         0.88
  U269/ZN (ND2SKND1BWP16P90CPDULVT)                                          0.004                1.090     0.004      0.512 f    (58.67,12.21)                         0.88
  n256 (net)                                    1        0.001                                    1.070     0.000      0.512 f    [0.00,0.00]                           
  i_img2_jtag_tap_tdo_reg/D (DFNCNQD2BWP16P90CPDULVT)              0.000     0.004     0.000      1.070     0.000 *    0.512 f    (58.57,12.85)                         0.88
  data arrival time                                                                                                    0.512                                            

  clock clock (fall edge)                                                                                   0.590      0.590                                            
  clock network delay (ideal)                                                                               0.000      0.590                                            
  clock uncertainty                                                                                        -0.010      0.580                                            
  i_img2_jtag_tap_tdo_reg/CPN (DFNCNQD2BWP16P90CPDULVT)                                                     0.000      0.580 f                                          
  library setup time                                                                                       -0.001      0.579                                            
  data required time                                                                                                   0.579                                            
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                   0.579                                            
  data arrival time                                                                                                   -0.512                                            
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                          0.067                                            


  Startpoint: i_img2_jtag_tap_tdo_reg
              (falling edge-triggered flip-flop clocked by clock)
  Endpoint: tdo (output port clocked by clock)
  Scenario: norm.ffgnp0p88vm40c.rcbest_CCbest
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (fall edge)                                                                                   0.590      0.590                                            
  clock network delay (ideal)                                                                               0.000      0.590                                            
  i_img2_jtag_tap_tdo_reg/CPN (DFNCNQD2BWP16P90CPDULVT)            0.000     0.060     0.000      1.070     0.000      0.590 f    (60.33,12.82)          i              0.88
  i_img2_jtag_tap_tdo_reg/Q (DFNCNQD2BWP16P90CPDULVT)                        0.007                1.090     0.043      0.633 r    (60.00,12.82)                         0.88
  n404 (net)                                    1        0.003                                    1.070     0.000      0.633 r    [0.00,0.00]                           
  U294/I (CKBD14BWP16P90CPDULVT)                                   0.000     0.007     0.000      1.070     0.000 *    0.633 r    (59.95,11.95)                         0.88
  U294/Z (CKBD14BWP16P90CPDULVT)                                             0.018                1.090     0.019      0.651 r    (60.94,11.95)                         0.88
  tdo (net)                                     1        0.100                                    1.070     0.000      0.651 r    [0.00,0.10]                           
  tdo (out)                                                        0.000     0.018     0.000      1.070     0.002 *    0.653 r    (61.56,11.95)                         
  data arrival time                                                                                                    0.653                                            

  clock clock (rise edge)                                                                                   1.180      1.180                                            
  clock network delay (ideal)                                                                               0.000      1.180                                            
  clock uncertainty                                                                                        -0.010      1.170                                            
  output external delay                                                                                    -0.500      0.670                                            
  data required time                                                                                                   0.670                                            
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                   0.670                                            
  data arrival time                                                                                                   -0.653                                            
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                          0.017                                            


  Startpoint: i_img2_jtag_tap_i_img2_jtag_tap_controller_jstate_reg_3_
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: i_img2_jtag_tap_tdo_reg
            (falling edge-triggered flip-flop clocked by clock)
  Scenario: norm.ffgnp0p88vm40c.rcbest_CCbest
  Path Group: clock
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                   0.000      0.000                                            
  clock network delay (ideal)                                                                               0.000      0.000                                            
  i_img2_jtag_tap_i_img2_jtag_tap_controller_jstate_reg_3_/CP (DFCNQD1BWP16P90CPD)
                                                                   0.000     0.060     0.000      1.070     0.000      0.000 r    (52.26,16.64)          i              0.88
  i_img2_jtag_tap_i_img2_jtag_tap_controller_jstate_reg_3_/Q (DFCNQD1BWP16P90CPD)
                                                                             0.025                1.090     0.069      0.069 r    (52.00,16.60)                         0.88
  i_img2_jtag_tap_i_img2_jtag_tap_controller_jstate[3] (net)
                                               11        0.007                                    1.070     0.000      0.069 r    [0.00,0.01]                           
  U301/I (INVD1BWP16P90CPD)                                        0.000     0.025     0.000      1.070     0.000 *    0.069 r    (50.10,17.68)                         0.88
  U301/ZN (INVD1BWP16P90CPD)                                                 0.025                1.090     0.026      0.095 f    (50.18,17.69)                         0.88
  n393 (net)                                    8        0.008                                    1.070     0.000      0.095 f    [0.00,0.01]                           
  U270/A2 (NR2D1BWP16P90CPD)                                       0.000     0.025     0.000      1.070     0.000 *    0.095 f    (48.47,14.90)                         0.88
  U270/ZN (NR2D1BWP16P90CPD)                                                 0.014                1.090     0.019      0.114 r    (48.57,14.93)                         0.88
  n219 (net)                                    3        0.002                                    1.070     0.000      0.114 r    [0.00,0.00]                           
  U274/B1 (IND2D1BWP16P90CPD)                                      0.000     0.014     0.000      1.070     0.000 *    0.114 r    (50.47,14.59)                         0.88
  U274/ZN (IND2D1BWP16P90CPD)                                                0.033                1.090     0.028      0.142 f    (50.53,14.52)                         0.88
  n217 (net)                                    7        0.006                                    1.070     0.000      0.142 f    [0.00,0.01]                           
  U272/B (OAI211D1BWP16P90CPD)                                     0.000     0.033     0.000      1.070     0.000 *    0.142 f    (50.56,14.55)                         0.88
  U272/ZN (OAI211D1BWP16P90CPD)                                              0.018                1.090     0.017      0.159 r    (50.60,14.54)                         0.88
  n141 (net)                                    2        0.002                                    1.070     0.000      0.159 r    [0.00,0.00]                           
  U261/A3 (NR3SKPBD1BWP16P90CPD)                                   0.000     0.018     0.000      1.070     0.000 *    0.159 r    (51.49,15.21)                         0.88
  U261/ZN (NR3SKPBD1BWP16P90CPD)                                             0.013                1.090     0.015      0.174 f    (51.70,15.11)                         0.88
  n143 (net)                                    1        0.001                                    1.070     0.000      0.174 f    [0.00,0.00]                           
  U258/B (IAO21D1BWP16P90CPD)                                      0.000     0.013     0.000      1.070     0.000 *    0.174 f    (55.06,13.90)                         0.88
  U258/ZN (IAO21D1BWP16P90CPD)                                               0.019                1.090     0.018      0.192 r    (55.12,13.98)                         0.88
  n146 (net)                                    4        0.003                                    1.070     0.000      0.192 r    [0.00,0.00]                           
  U295/A1 (AN2D1BWP16P90CPD)                                       0.000     0.019     0.000      1.070     0.000 *    0.192 r    (52.72,12.46)                         0.88
  U295/Z (AN2D1BWP16P90CPD)                                                  0.010                1.090     0.019      0.211 r    (52.97,12.42)                         0.88
  n457 (net)                                    1        0.002                                    1.070     0.000      0.211 r    [0.00,0.00]                           
  U278/A2 (AOI21D2BWP16P90CPDULVT)                                 0.000     0.010     0.000      1.070     0.000 *    0.211 r    (57.86,14.40)                         0.88
  U278/ZN (AOI21D2BWP16P90CPDULVT)                                           0.006                1.090     0.006      0.217 f    (58.11,14.37)                         0.88
  n455 (net)                                    1        0.001                                    1.070     0.000      0.217 f    [0.00,0.00]                           
  U269/A2 (ND2SKND1BWP16P90CPDULVT)                                0.000     0.006     0.000      1.070     0.000 *    0.217 f    (58.57,12.24)                         0.88
  U269/ZN (ND2SKND1BWP16P90CPDULVT)                                          0.005                1.090     0.005      0.222 r    (58.67,12.21)                         0.88
  n256 (net)                                    1        0.001                                    1.070     0.000      0.222 r    [0.00,0.00]                           
  i_img2_jtag_tap_tdo_reg/D (DFNCNQD2BWP16P90CPDULVT)              0.000     0.005     0.000      1.070     0.000 *    0.222 r    (58.57,12.85)                         0.88
  data arrival time                                                                                                    0.222                                            

  clock clock (fall edge)                                                                                   0.590      0.590                                            
  clock network delay (ideal)                                                                               0.000      0.590                                            
  clock uncertainty                                                                                        -0.010      0.580                                            
  i_img2_jtag_tap_tdo_reg/CPN (DFNCNQD2BWP16P90CPDULVT)                                                     0.000      0.580 f                                          
  library setup time                                                                                        0.006      0.586                                            
  data required time                                                                                                   0.586                                            
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                   0.586                                            
  data arrival time                                                                                                   -0.222                                            
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                          0.364                                            


  Startpoint: tdi (input port clocked by clock)
  Endpoint: dbg_datm_si[0]
            (output port clocked by clock)
  Scenario: norm.ssgnp0p72v125c.rcworst_CCworst
  Path Group: FEEDTHROUGH
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                    0.000      0.000                                            
  clock network delay (ideal)                                                                0.000      0.000                                            
  input external delay                                                                       0.500      0.500 f                                          
  tdi (in)                                                    0.014                1.060     0.008      0.508 f    (61.56,13.63)                         
  tdi (net)                      6        0.007                                    1.070     0.000      0.508 f    [0.00,0.01]                           
  U531/I (BUFFD5BWP16P90CPD)                        0.000     0.014     0.000      1.070     0.001 *    0.509 f    (59.11,17.36)                         0.72
  U531/Z (BUFFD5BWP16P90CPD)                                  0.109                1.060     0.087      0.596 f    (59.58,17.36)                         0.72
  dbg_datm_si[0] (net)           1        0.100                                    1.070     0.000      0.596 f    [0.00,0.10]                           
  dbg_datm_si[0] (out)                              0.000     0.109     0.000      1.070     0.014 *    0.610 f    (61.56,16.99)                         
  data arrival time                                                                                     0.610                                            

  clock clock (rise edge)                                                                    1.180      1.180                                            
  clock network delay (ideal)                                                                0.000      1.180                                            
  clock uncertainty                                                                         -0.010      1.170                                            
  output external delay                                                                     -0.500      0.670                                            
  data required time                                                                                    0.670                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                    0.670                                            
  data arrival time                                                                                    -0.610                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                           0.060                                            


  Startpoint: dbg_datm_so[0]
              (input port clocked by clock)
  Endpoint: i_img2_jtag_tap_tdo_reg
            (falling edge-triggered flip-flop clocked by clock)
  Scenario: norm.ssgnp0p72v125c.rcworst_CCworst
  Path Group: REGIN
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                   0.000      0.000                                            
  clock network delay (ideal)                                                                               0.000      0.000                                            
  input external delay                                                                                      0.500      0.500 f                                          
  dbg_datm_so[0] (in)                                                        0.007                1.060     0.002      0.502 f    (61.56,13.87)                         
  dbg_datm_so[0] (net)                          1        0.001                                    1.070     0.000      0.502 f    [0.00,0.00]                           
  U282/B1 (AOI22D1BWP16P90CPDULVT)                                 0.000     0.007     0.000      1.070     0.000 *    0.502 f    (58.55,12.28)                         0.72
  U282/ZN (AOI22D1BWP16P90CPDULVT)                                           0.010                1.060     0.009      0.511 r    (58.39,12.22)                         0.72
  n472 (net)                                    1        0.001                                    1.070     0.000      0.511 r    [0.00,0.00]                           
  U269/A1 (ND2SKND1BWP16P90CPDULVT)                                0.000     0.010     0.000      1.070     0.000 *    0.511 r    (58.72,12.29)                         0.72
  U269/ZN (ND2SKND1BWP16P90CPDULVT)                                          0.008                1.060     0.008      0.519 f    (58.67,12.21)                         0.72
  n256 (net)                                    1        0.001                                    1.070     0.000      0.519 f    [0.00,0.00]                           
  i_img2_jtag_tap_tdo_reg/D (DFNCNQD2BWP16P90CPDULVT)              0.000     0.008     0.000      1.070     0.000 *    0.519 f    (58.57,12.85)                         0.72
  data arrival time                                                                                                    0.519                                            

  clock clock (fall edge)                                                                                   0.590      0.590                                            
  clock network delay (ideal)                                                                               0.000      0.590                                            
  clock uncertainty                                                                                        -0.010      0.580                                            
  i_img2_jtag_tap_tdo_reg/CPN (DFNCNQD2BWP16P90CPDULVT)                                                     0.000      0.580 f                                          
  library setup time                                                                                       -0.003      0.577                                            
  data required time                                                                                                   0.577                                            
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                   0.577                                            
  data arrival time                                                                                                   -0.519                                            
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                          0.058                                            


  Startpoint: i_img2_jtag_tap_tdo_reg
              (falling edge-triggered flip-flop clocked by clock)
  Endpoint: tdo (output port clocked by clock)
  Scenario: norm.ssgnp0p72v125c.rcworst_CCworst
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (fall edge)                                                                                   0.590      0.590                                            
  clock network delay (ideal)                                                                               0.000      0.590                                            
  i_img2_jtag_tap_tdo_reg/CPN (DFNCNQD2BWP16P90CPDULVT)            0.000     0.070     0.000      1.070     0.000      0.590 f    (60.33,12.82)          i              0.72
  i_img2_jtag_tap_tdo_reg/Q (DFNCNQD2BWP16P90CPDULVT)                        0.011                1.060     0.070      0.660 r    (60.00,12.82)                         0.72
  n404 (net)                                    1        0.003                                    1.070     0.000      0.660 r    [0.00,0.00]                           
  U294/I (CKBD14BWP16P90CPDULVT)                                   0.000     0.011     0.000      1.070     0.000 *    0.660 r    (59.95,11.95)                         0.72
  U294/Z (CKBD14BWP16P90CPDULVT)                                             0.026                1.060     0.028      0.688 r    (60.94,11.95)                         0.72
  tdo (net)                                     1        0.100                                    1.070     0.000      0.688 r    [0.00,0.10]                           
  tdo (out)                                                        0.000     0.029     0.000      1.070     0.012 *    0.700 r    (61.56,11.95)                         
  data arrival time                                                                                                    0.700                                            

  clock clock (rise edge)                                                                                   1.180      1.180                                            
  clock network delay (ideal)                                                                               0.000      1.180                                            
  clock uncertainty                                                                                        -0.010      1.170                                            
  output external delay                                                                                    -0.500      0.670                                            
  data required time                                                                                                   0.670                                            
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                   0.670                                            
  data arrival time                                                                                                   -0.700                                            
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                    -0.030                                            


  Startpoint: i_img2_jtag_tap_i_img2_jtag_tap_controller_jstate_reg_3_
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: i_img2_jtag_tap_tdo_reg
            (falling edge-triggered flip-flop clocked by clock)
  Scenario: norm.ssgnp0p72v125c.rcworst_CCworst
  Path Group: clock
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                   0.000      0.000                                            
  clock network delay (ideal)                                                                               0.000      0.000                                            
  i_img2_jtag_tap_i_img2_jtag_tap_controller_jstate_reg_3_/CP (DFCNQD1BWP16P90CPD)
                                                                   0.000     0.070     0.000      1.070     0.000      0.000 r    (52.26,16.64)          i              0.72
  i_img2_jtag_tap_i_img2_jtag_tap_controller_jstate_reg_3_/Q (DFCNQD1BWP16P90CPD)
                                                                             0.046                1.060     0.135      0.135 r    (52.00,16.60)                         0.72
  i_img2_jtag_tap_i_img2_jtag_tap_controller_jstate[3] (net)
                                               11        0.008                                    1.070     0.000      0.135 r    [0.00,0.01]                           
  U301/I (INVD1BWP16P90CPD)                                        0.000     0.046     0.000      1.070     0.000 *    0.135 r    (50.10,17.68)                         0.72
  U301/ZN (INVD1BWP16P90CPD)                                                 0.051                1.060     0.053      0.188 f    (50.18,17.69)                         0.72
  n393 (net)                                    8        0.007                                    1.070     0.000      0.188 f    [0.00,0.01]                           
  U270/A2 (NR2D1BWP16P90CPD)                                       0.000     0.051     0.000      1.070     0.001 *    0.189 f    (48.47,14.90)                         0.72
  U270/ZN (NR2D1BWP16P90CPD)                                                 0.028                1.060     0.035      0.224 r    (48.57,14.93)                         0.72
  n219 (net)                                    3        0.002                                    1.070     0.000      0.224 r    [0.00,0.00]                           
  U274/B1 (IND2D1BWP16P90CPD)                                      0.000     0.028     0.000      1.070     0.000 *    0.224 r    (50.47,14.59)                         0.72
  U274/ZN (IND2D1BWP16P90CPD)                                                0.075                1.060     0.062      0.286 f    (50.53,14.52)                         0.72
  n217 (net)                                    7        0.006                                    1.070     0.000      0.286 f    [0.00,0.01]                           
  U272/B (OAI211D1BWP16P90CPD)                                     0.000     0.075     0.000      1.070     0.000 *    0.286 f    (50.56,14.55)                         0.72
  U272/ZN (OAI211D1BWP16P90CPD)                                              0.038                1.060     0.036      0.323 r    (50.60,14.54)                         0.72
  n141 (net)                                    2        0.002                                    1.070     0.000      0.323 r    [0.00,0.00]                           
  U261/A3 (NR3SKPBD1BWP16P90CPD)                                   0.000     0.038     0.000      1.070     0.000 *    0.323 r    (51.49,15.21)                         0.72
  U261/ZN (NR3SKPBD1BWP16P90CPD)                                             0.027                1.060     0.035      0.358 f    (51.70,15.11)                         0.72
  n143 (net)                                    1        0.001                                    1.070     0.000      0.358 f    [0.00,0.00]                           
  U258/B (IAO21D1BWP16P90CPD)                                      0.000     0.027     0.000      1.070     0.000 *    0.358 f    (55.06,13.90)                         0.72
  U258/ZN (IAO21D1BWP16P90CPD)                                               0.037                1.060     0.035      0.393 r    (55.12,13.98)                         0.72
  n146 (net)                                    4        0.003                                    1.070     0.000      0.393 r    [0.00,0.00]                           
  U256/B (OA21D1BWP16P90CPD)                                       0.000     0.037     0.000      1.070     0.000 *    0.393 r    (55.00,13.94)                         0.72
  U256/Z (OA21D1BWP16P90CPD)                                                 0.015                1.060     0.045      0.438 r    (55.13,13.97)                         0.72
  n456 (net)                                    1        0.001                                    1.070     0.000      0.438 r    [0.00,0.00]                           
  U278/B (AOI21D2BWP16P90CPDULVT)                                  0.000     0.015     0.000      1.070     0.000 *    0.438 r    (58.20,14.31)                         0.72
  U278/ZN (AOI21D2BWP16P90CPDULVT)                                           0.011                1.060     0.007      0.446 f    (58.11,14.37)                         0.72
  n455 (net)                                    1        0.001                                    1.070     0.000      0.446 f    [0.00,0.00]                           
  U269/A2 (ND2SKND1BWP16P90CPDULVT)                                0.000     0.011     0.000      1.070     0.000 *    0.446 f    (58.57,12.24)                         0.72
  U269/ZN (ND2SKND1BWP16P90CPDULVT)                                          0.007                1.060     0.008      0.453 r    (58.67,12.21)                         0.72
  n256 (net)                                    1        0.001                                    1.070     0.000      0.453 r    [0.00,0.00]                           
  i_img2_jtag_tap_tdo_reg/D (DFNCNQD2BWP16P90CPDULVT)              0.000     0.007     0.000      1.070     0.000 *    0.454 r    (58.57,12.85)                         0.72
  data arrival time                                                                                                    0.454                                            

  clock clock (fall edge)                                                                                   0.590      0.590                                            
  clock network delay (ideal)                                                                               0.000      0.590                                            
  clock uncertainty                                                                                        -0.010      0.580                                            
  i_img2_jtag_tap_tdo_reg/CPN (DFNCNQD2BWP16P90CPDULVT)                                                     0.000      0.580 f                                          
  library setup time                                                                                        0.009      0.589                                            
  data required time                                                                                                   0.589                                            
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                   0.589                                            
  data arrival time                                                                                                   -0.454                                            
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                          0.136                                            


1
