

================================================================
== Vitis HLS Report for 'division'
================================================================
* Date:           Mon May 22 17:32:37 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        rk45_vitis
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  50.00 ns|  5.071 ns|    13.50 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |      203|      203|  10.150 us|  10.150 us|  203|  203|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       -|      -|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|     779|    469|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|   1101|    -|
|Register         |        -|    -|     344|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|    1123|   1570|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|       1|      2|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |              Instance              |             Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |sdiv_200ns_163ns_140_204_seq_1_U33  |sdiv_200ns_163ns_140_204_seq_1  |        0|   0|  779|  469|    0|
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |Total                               |                                |        0|   0|  779|  469|    0|
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +-----------+------+-----------+-----+-----------+
    |    Name   |  LUT | Input Size| Bits| Total Bits|
    +-----------+------+-----------+-----+-----------+
    |ap_NS_fsm  |  1092|        205|    1|        205|
    |ap_return  |     9|          2|  140|        280|
    +-----------+------+-----------+-----+-----------+
    |Total      |  1101|        207|  141|        485|
    +-----------+------+-----------+-----+-----------+

    * Register: 
    +----------------+-----+----+-----+-----------+
    |      Name      |  FF | LUT| Bits| Const Bits|
    +----------------+-----+----+-----+-----------+
    |ap_CS_fsm       |  204|   0|  204|          0|
    |ap_return_preg  |  140|   0|  140|          0|
    +----------------+-----+----+-----+-----------+
    |Total           |  344|   0|  344|          0|
    +----------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+--------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------+-----+-----+------------+--------------+--------------+
|ap_clk     |   in|    1|  ap_ctrl_hs|      division|  return value|
|ap_rst     |   in|    1|  ap_ctrl_hs|      division|  return value|
|ap_start   |   in|    1|  ap_ctrl_hs|      division|  return value|
|ap_done    |  out|    1|  ap_ctrl_hs|      division|  return value|
|ap_idle    |  out|    1|  ap_ctrl_hs|      division|  return value|
|ap_ready   |  out|    1|  ap_ctrl_hs|      division|  return value|
|ap_return  |  out|  140|  ap_ctrl_hs|      division|  return value|
|num        |   in|   80|     ap_none|           num|        scalar|
|den        |   in|  161|     ap_none|           den|        scalar|
+-----------+-----+-----+------------+--------------+--------------+

