$date
	Wed Nov 22 09:01:58 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench $end
$var wire 1 ! sum $end
$var wire 1 " start $end
$var wire 1 # clk $end
$var wire 1 $ b $end
$var wire 1 % a $end
$scope module d1 $end
$var reg 1 # clk $end
$upscope $end
$scope module d2 $end
$var wire 1 ! sum $end
$var reg 1 % a $end
$var reg 1 $ b $end
$var reg 1 " start $end
$upscope $end
$scope module d3 $end
$var wire 1 % a $end
$var wire 1 $ b $end
$var wire 1 # clk $end
$var wire 1 " start $end
$var reg 1 & carry $end
$var reg 1 ! sum $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x&
x%
x$
x#
x"
x!
$end
#1
1$
0%
1"
1#
#5
0&
1!
0#
#10
1#
#11
1%
0"
#15
1&
0!
0#
#20
1#
#21
0$
0%
#25
0&
1!
0#
#30
1#
#31
1$
1%
#35
1&
0!
0#
#40
1#
#41
0$
0%
#45
0&
1!
0#
#50
1#
#51
1$
1%
#55
1&
0!
0#
#60
1#
#65
1!
0#
#70
1#
#71
0$
0%
#75
0&
0#
#80
1#
#81
