Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Tue Aug 30 21:27:43 2022
| Host         : DESKTOP-C3MDEKS running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file system_top_control_sets_placed.rpt
| Design       : system_top
| Device       : xc7z010
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   572 |
| Unused register locations in slices containing registers |  1563 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            3362 |          814 |
| No           | No                    | Yes                    |             207 |           69 |
| No           | Yes                   | No                     |            1451 |          502 |
| Yes          | No                    | No                     |            3240 |          822 |
| Yes          | No                    | Yes                    |             127 |           33 |
| Yes          | Yes                   | No                     |            2690 |          698 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+--------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                         Clock Signal                         |                                                                                                                             Enable Signal                                                                                                                            |                                                                                                                            Set/Reset Signal                                                                                                                           | Slice Load Count | Bel Load Count |
+--------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  pl_top/pll/inst/clk_out1                                    | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                                                                                                    | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                                                          |                1 |              1 |
|  system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper/system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_curr_eof_reg_i_1_n_0                                                                          | system_wrapper/system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]               |                1 |              1 |
|  system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper/system_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/first_xfer                                                                                                                                   |                                                                                                                                                                                                                                                                       |                1 |              1 |
|  system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper/system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                                                          | system_wrapper/system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                |                1 |              1 |
|  pl_top/pll/inst/clk_out1                                    |                                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd                                                                                                                                                                               |                1 |              1 |
|  pl_top/pll/inst/clk_out1                                    |                                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req                                                                                                                                                                                 |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                      |                                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                                                           |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                      |                                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                                  |                1 |              1 |
|  system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper/system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                                                        | system_wrapper/system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                |                1 |              1 |
|  system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                      | system_wrapper/system_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.wr_in_progress_i_1_n_0                                                                                                                                         |                1 |              1 |
|  system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper/system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_srls[1].srl_nx1/shift_qual                                                                                                                              |                                                                                                                                                                                                                                                                       |                1 |              1 |
|  system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper/system_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/gen_srls[0].srl_nx1/shift                                                                                                                     |                                                                                                                                                                                                                                                                       |                1 |              1 |
|  system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                      | system_wrapper/system_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.wr_addr_cap_i_1_n_0                                                                                                                                            |                1 |              1 |
|  pl_top/pll/inst/clk_out1                                    |                                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                                                  |                1 |              1 |
|  system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper/system_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                                                        | system_wrapper/system_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                |                1 |              1 |
|  system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper/system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                                                        | system_wrapper/system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                |                1 |              1 |
|  system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper/system_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                                                          | system_wrapper/system_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                |                1 |              1 |
|  system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper/system_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_a                                                                                                                               |                                                                                                                                                                                                                                                                       |                1 |              1 |
|  pl_top/pll/inst/clk_out1                                    | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                                                                                                  | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                                                          |                1 |              1 |
|  system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper/system_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                                                        | system_wrapper/system_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                |                1 |              1 |
|  system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper/system_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_b                                                                                                                               |                                                                                                                                                                                                                                                                       |                1 |              1 |
|  system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper/system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.load_mesg                                                                | system_wrapper/system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.mesg_reg[1]_i_1_n_0                                                       |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                      |                                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                                  |                1 |              1 |
|  system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper/system_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_b                                                                                                                               |                                                                                                                                                                                                                                                                       |                1 |              1 |
|  system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper/system_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_a                                                                                                                               |                                                                                                                                                                                                                                                                       |                1 |              1 |
|  system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper/system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/gen_srls[0].srl_nx1/shift                                                                     |                                                                                                                                                                                                                                                                       |                1 |              1 |
|  pl_top/pll/inst/clk_out1                                    | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                                                                                                  | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                                                          |                1 |              1 |
|  pl_top/pll/inst/clk_out1                                    |                                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                                                  |                1 |              1 |
|  system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper/system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/sig_burst_dbeat_cntr_reg[5]                                                                         | system_wrapper/system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_byte_cntr_reg[8][0]                                                                                                                                              |                1 |              1 |
|  system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper/system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_wr_fifo                                                         |                                                                                                                                                                                                                                                                       |                1 |              2 |
|  system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper/system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                         |                                                                                                                                                                                                                                                                       |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                      |                                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                                                      |                1 |              2 |
|  system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                      | system_wrapper/system_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST/GNE_SYNC_RESET.scndry_resetn_reg                                                                                                                                                                        |                1 |              2 |
|  pl_top/pll/inst/clk_out1                                    |                                                                                                                                                                                                                                                                      | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                                                                      |                1 |              2 |
|  system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper/system_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                   |                                                                                                                                                                                                                                                                       |                1 |              2 |
|  system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper/system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/b_sreg/skid_buffer[1057]_i_2_n_0                                                                                                                                                                | system_wrapper/system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/b_sreg/skid_buffer[1057]_i_1_n_0                                                                                                                                                                 |                1 |              2 |
|  system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                      | system_wrapper/system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                            |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/id_state[1]_i_1_n_0                                                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                                                           |                1 |              2 |
|  system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                      | system_wrapper/system_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                            |                1 |              2 |
|  pl_top/pll/inst/clk_out1                                    |                                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                      |                                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                                                      |                1 |              2 |
|  pl_top/pll/inst/clk_out1                                    |                                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                                                      |                1 |              2 |
|  pl_top/pll/inst/clk_out1                                    |                                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                                                      |                1 |              2 |
|  system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper/system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/FIFO_Full_reg                                           |                                                                                                                                                                                                                                                                       |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                      |                                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]                               |                1 |              3 |
|  system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                      | system_wrapper/system_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                               |                3 |              3 |
|  pl_top/pll/inst/clk_out1                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_temp_1_reg_n_0                                                                                                                                                         |                                                                                                                                                                                                                                                                       |                3 |              3 |
|  pl_top/pll/inst/clk_out1                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2]_i_1_n_0                                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                               |                1 |              3 |
|  system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                      | system_wrapper/system_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                               |                2 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp                                                                                                                                                                    |                                                                                                                                                                                                                                                                       |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                               |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                      |                                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]                               |                1 |              3 |
|  system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                      | system_wrapper/system_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                               |                2 |              3 |
|  pl_top/pll/inst/clk_out1                                    |                                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0]                               |                1 |              3 |
|  system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                      | system_wrapper/system_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                              |                2 |              3 |
|  pl_top/pll/inst/clk_out1                                    |                                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0]                               |                1 |              3 |
|  system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                      | system_wrapper/system_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                              |                3 |              3 |
|  pl_top/pll/inst/clk_out1                                    |                                                                                                                                                                                                                                                                      | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/clear                                                                                                                                                                                                      |                1 |              4 |
|  system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                      | system_wrapper/system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                             |                3 |              4 |
|  system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper/system_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                                                                    |                                                                                                                                                                                                                                                                       |                2 |              4 |
|  system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper/system_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                  | system_wrapper/system_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                      |                1 |              4 |
|  pl_top/pll/inst/clk_out1                                    | system_wrapper/system_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_2_n_0                                                                                                                                                                 | system_wrapper/system_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/p_1_in[1]                                                                                                                                                                             |                1 |              4 |
|  pl_top/pll/inst/clk_out1                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/E[0]                                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                               |                1 |              4 |
|  pl_top/pll/inst/clk_out1                                    |                                                                                                                                                                                                                                                                      | system_wrapper/system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1__2_n_0                                                                                                                                                |                1 |              4 |
|  pl_top/pll/inst/clk_out1                                    |                                                                                                                                                                                                                                                                      | system_wrapper/system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt[3]_i_1__3_n_0                                                                                                                                                |                1 |              4 |
|  pl_top/pll/inst/clk_out1                                    |                                                                                                                                                                                                                                                                      | system_wrapper/system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/cnt[3]_i_1__4_n_0                                                                                                                                                |                1 |              4 |
|  pl_top/pll/inst/clk_out1                                    |                                                                                                                                                                                                                                                                      | system_wrapper/system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1__5_n_0                                                                                                                                                |                1 |              4 |
|  pl_top/pll/inst/clk_out1                                    |                                                                                                                                                                                                                                                                      | system_wrapper/system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1__0_n_0                                                                                                                                                |                1 |              4 |
|  pl_top/pll/inst/clk_out1                                    |                                                                                                                                                                                                                                                                      | system_wrapper/system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1__1_n_0                                                                                                                                                |                1 |              4 |
|  pl_top/pll/inst/clk_out1                                    |                                                                                                                                                                                                                                                                      | system_wrapper/system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_srl_fff/cnt[3]_i_1_n_0                                                                                                                                                            |                1 |              4 |
|  system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper/system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_coelsc_reg                                                                                                                                          | system_wrapper/system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_reg_full_i_1_n_0                                                                                                                                   |                2 |              4 |
|  pl_top/pll/inst/clk_out1                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[3]_i_1_n_0                                                                                                                                                                      |                                                                                                                                                                                                                                                                       |                1 |              4 |
|  pl_top/pll/inst/clk_out1                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_temp_1                                                                                                                                                                      |                                                                                                                                                                                                                                                                       |                4 |              4 |
|  system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper/system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/E[0]                                                                                          | system_wrapper/system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_commands[3]_i_1__0_n_0                                                                                          |                2 |              4 |
|  pl_top/pll/inst/clk_out1                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_2_n_0                                                                                                                                                                                                           | u_ila_0/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                                                                            |                2 |              4 |
|  pl_top/pll/inst/clk_out1                                    |                                                                                                                                                                                                                                                                      | system_wrapper/system_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1__0_n_0                                                                                                                                                |                1 |              4 |
|  pl_top/pll/inst/clk_out1                                    |                                                                                                                                                                                                                                                                      | system_wrapper/system_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1__1_n_0                                                                                                                                                |                1 |              4 |
|  system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper/system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/skid_buffer_reg[1144]_0                                                                                                                                                                  | system_wrapper/system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/skid_buffer_reg[1128]                                                                                                  |                1 |              4 |
|  pl_top/pll/inst/clk_out1                                    |                                                                                                                                                                                                                                                                      | system_wrapper/system_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_srl_fff/cnt[3]_i_1_n_0                                                                                                                                                            |                1 |              4 |
|  system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper/system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/E[0]                                                                                        | system_wrapper/system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                       |                2 |              4 |
|  system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper/system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/E[0]                                               | system_wrapper/system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                       |                2 |              4 |
|  system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper/system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/E[0]                                                                                                       | system_wrapper/system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/pushed_commands[3]_i_1_n_0                                                                                                       |                2 |              4 |
|  system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                      | system_wrapper/system_i/axi_dma_0/U0/I_RST_MODULE/GEN_SYNC_WRITE.axi2ip_wrce_reg[22]                                                                                                                                                                                  |                1 |              4 |
|  pl_top/pll/inst/clk_out1                                    |                                                                                                                                                                                                                                                                      | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/clear                                                                                                                                                                                                               |                1 |              4 |
|  pl_top/pll/inst/clk_out1                                    |                                                                                                                                                                                                                                                                      | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/clear                                                                                                                                                                                                      |                1 |              4 |
|  pl_top/pll/inst/clk_out1                                    |                                                                                                                                                                                                                                                                      | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/clear                                                                                                                                                                                                      |                1 |              4 |
|  system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper/system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/gen_srls[3].srl_nx1/shift                                                                                  |                                                                                                                                                                                                                                                                       |                1 |              4 |
|  system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                      | system_wrapper/system_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int                                                                                                                                                                                              |                1 |              4 |
|  system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                      | system_wrapper/system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                        |                1 |              4 |
|  pl_top/pll/inst/clk_out1                                    |                                                                                                                                                                                                                                                                      | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/clear                                                                                                                                                                                                      |                1 |              4 |
|  pl_top/pll/inst/clk_out1                                    |                                                                                                                                                                                                                                                                      | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/clear                                                                                                                                                                                                      |                1 |              4 |
|  pl_top/pll/inst/clk_out1                                    |                                                                                                                                                                                                                                                                      | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/clear                                                                                                                                                                                                      |                1 |              4 |
|  pl_top/pll/inst/clk_out1                                    |                                                                                                                                                                                                                                                                      | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/clear                                                                                                                                                                                                      |                2 |              4 |
|  pl_top/pll/inst/clk_out1                                    |                                                                                                                                                                                                                                                                      | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/clear                                                                                                                                                                                                      |                1 |              4 |
|  pl_top/pll/inst/clk_out1                                    |                                                                                                                                                                                                                                                                      | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/clear                                                                                                                                                                                                      |                1 |              4 |
|  pl_top/pll/inst/clk_out1                                    |                                                                                                                                                                                                                                                                      | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/clear                                                                                                                                                                                                      |                1 |              4 |
|  pl_top/pll/inst/clk_out1                                    |                                                                                                                                                                                                                                                                      | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/clear                                                                                                                                                                                                      |                1 |              4 |
|  pl_top/pll/inst/clk_out1                                    |                                                                                                                                                                                                                                                                      | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/clear                                                                                                                                                                                                     |                1 |              4 |
|  pl_top/pll/inst/clk_out1                                    |                                                                                                                                                                                                                                                                      | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/clear                                                                                                                                                                                                     |                1 |              4 |
|  pl_top/pll/inst/clk_out1                                    |                                                                                                                                                                                                                                                                      | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/clear                                                                                                                                                                                                     |                1 |              4 |
|  pl_top/pll/inst/clk_out1                                    |                                                                                                                                                                                                                                                                      | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/clear                                                                                                                                                                                                     |                1 |              4 |
|  pl_top/pll/inst/clk_out1                                    |                                                                                                                                                                                                                                                                      | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/clear                                                                                                                                                                                                     |                1 |              4 |
|  system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                      | system_wrapper/system_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                         |                2 |              4 |
|  system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                      | system_wrapper/system_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                          |                2 |              4 |
|  system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                      | system_wrapper/system_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                         |                2 |              4 |
|  system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                      | system_wrapper/system_i/rst_ps7_0_100M_1/U0/EXT_LPF/lpf_int                                                                                                                                                                                                           |                2 |              4 |
|  system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper/system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/sig_token_cntr[3]_i_1_n_0                                                                                                                       | system_wrapper/system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                |                1 |              4 |
|  system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                      | system_wrapper/system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_valid_i_reg_0                                                                                                                             |                3 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp                                                                                                                                                                         |                                                                                                                                                                                                                                                                       |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp                                                                                                                                                                         |                                                                                                                                                                                                                                                                       |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                      |                                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_bit_count_reg[3][0]                                                                                                                                                                |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                      |                                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/SR[0]                                                                                                                                                                                    |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                      |                                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[7]_i_1_n_0                                                                                                                                                                           |                1 |              4 |
|  system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper/system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/gen_pipelined.load_mesg                                                                                    |                                                                                                                                                                                                                                                                       |                2 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                      |                                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[0]_0                                                                                                                                                                                            |                1 |              4 |
|  system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper/system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                            | system_wrapper/system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[7]                                                                                                                 |                2 |              4 |
|  system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper/system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[4][0]                                                                                                             | system_wrapper/system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[7]                                                                                                                 |                2 |              4 |
|  pl_top/pll/inst/clk_out1                                    | system_wrapper/system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/p_2_in                                                                                                                                                                               | system_wrapper/system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/p_1_in[1]                                                                                                                                                                             |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp                                                                                                                                                                         |                                                                                                                                                                                                                                                                       |                1 |              5 |
|  system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                      | system_wrapper/system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[13]_i_1_n_0                                                                                                         |                1 |              5 |
|  system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper/system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out[31]_i_1__2_n_0                                                                                                                        | system_wrapper/system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                       |                2 |              5 |
|  system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper/system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/gen_srls[4].srl_nx1/shift                                                                             |                                                                                                                                                                                                                                                                       |                2 |              5 |
|  system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                      | system_wrapper/system_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                             |                2 |              5 |
|  system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper/system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                        | system_wrapper/system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                       |                1 |              5 |
|  system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper/system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_rd_sts_reg                                                                                                                                          | system_wrapper/system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_rd_sts_reg_empty_reg_0                                                                                                   |                2 |              5 |
|  system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper/system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/gen_pipelined.load_mesg                                                                               |                                                                                                                                                                                                                                                                       |                2 |              5 |
|  system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                      | system_wrapper/system_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/SR[0]                                                                                                                                                                                 |                2 |              5 |
|  pl_top/pll/inst/clk_out1                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld_temp_1_reg_n_0                                                                                                                                                              |                                                                                                                                                                                                                                                                       |                5 |              5 |
|  system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper/system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                  | system_wrapper/system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                       |                1 |              5 |
|  system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                      | system_wrapper/system_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                               |                3 |              5 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_2_n_0                                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1_n_0                                                                                                                                                                                |                2 |              5 |
|  system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                      | system_wrapper/system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/count_value_i_reg[0]   |                2 |              5 |
|  system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper/system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/GEN_INDET_BTT.lsig_byte_cntr_reg[8][1]                                                            | system_wrapper/system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                |                2 |              6 |
|  pl_top/pll/inst/clk_out1                                    |                                                                                                                                                                                                                                                                      | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/SS[0]                                                                                                                                                                                                 |                2 |              6 |
|  system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                      | system_wrapper/system_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                                                                                                     |                2 |              6 |
|  system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper/system_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/E[0]                                                                                                                                                   | system_wrapper/system_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                          |                2 |              6 |
|  system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                      | system_wrapper/system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/SS[0]                                                                                                                                                       |                1 |              6 |
|  system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper/system_i/rst_ps7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                             | system_wrapper/system_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                       |                1 |              6 |
|  system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper/system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/E[0]                                                                                                                                                                                    | system_wrapper/system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                           |                2 |              6 |
|  system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper/system_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/count_r_reg[5][0]                                                                                                                                      | system_wrapper/system_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                          |                2 |              6 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                      |                                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SR[0]                                                                                                                                                                                                          |                1 |              6 |
|  system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper/system_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_handshake[0]                                                                                                             | system_wrapper/system_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                              |                2 |              6 |
|  system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper/system_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_axis_packet_slave_normal_area.inst_allow_transfer_late/gen_pipe[1].pipe_reg[1][0]_0                                                                                | system_wrapper/system_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                               |                3 |              6 |
|  system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper/system_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/m_sc_req[0]                                                                                                                                           | system_wrapper/system_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                         |                2 |              6 |
|  system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper/system_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_handshake[0]                                                                                                             | system_wrapper/system_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                              |                2 |              6 |
|  system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper/system_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_si_handler/inst_arb_stall_late/count_r                                                                                                                                                           | system_wrapper/system_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                               |                2 |              6 |
|  system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                      | system_wrapper/system_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                                                                                                     |                2 |              6 |
|  system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper/system_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/ar_sreg/E[0]                                                                                                                                                                                    | system_wrapper/system_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                                           |                3 |              6 |
|  system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper/system_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/m_sc_req[0]                                                                                                                                            | system_wrapper/system_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                          |                3 |              6 |
|  system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper/system_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/m_sc_req[0]                                                                                                                                            | system_wrapper/system_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/m_sc_areset_r                                                                                                                                                                          |                2 |              6 |
|  system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper/system_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/count_r_reg[0]_0[0]                                                                                                                                    | system_wrapper/system_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                          |                3 |              6 |
|  system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper/system_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/count_r_reg[0][0]                                                                                                                                     | system_wrapper/system_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                         |                2 |              6 |
|  system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper/system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/E[0]                                                                                                                                                                                     | system_wrapper/system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                           |                2 |              6 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_sel                                                                                                                                                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                                                           |                2 |              6 |
|  system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper/system_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                                        | system_wrapper/system_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                               |                2 |              6 |
|  system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper/system_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/count_r_reg[5][0]                                                                                                                                      | system_wrapper/system_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                          |                2 |              6 |
|  system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper/system_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/E[0]                                                                                                                                                   | system_wrapper/system_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                          |                1 |              6 |
|  system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper/system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.load_mesg                                                                |                                                                                                                                                                                                                                                                       |                2 |              6 |
|  system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper/system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/s_axi_wready                                                                                                                                                                              | system_wrapper/system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                           |                3 |              6 |
|  system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                      | system_wrapper/system_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/m_sc_areset_r                                                                                                                                                                          |                4 |              6 |
|  system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper/system_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                                                                              | system_wrapper/system_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                        |                1 |              6 |
|  system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                      | system_wrapper/system_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/SS[0]                                                                                                                                                       |                1 |              6 |
|  system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper/system_i/rst_ps7_0_100M_1/U0/SEQ/seq_cnt_en                                                                                                                                                                                                           | system_wrapper/system_i/rst_ps7_0_100M_1/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                     |                1 |              6 |
|  system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper/system_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/E[0]                                                                                                                                                  | system_wrapper/system_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                         |                3 |              6 |
|  system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                      | system_wrapper/system_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                          |                3 |              6 |
|  system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                      | system_wrapper/system_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                          |                3 |              6 |
|  system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper/system_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/E[0]                                                                                                                                                  | system_wrapper/system_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                         |                2 |              6 |
|  system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper/system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/sig_burst_dbeat_cntr_reg[5]                                                                         | system_wrapper/system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/sig_burst_dbeat_cntr_reg[0][0]                                                                       |                2 |              6 |
|  system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper/system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/E[0]                                                                                                                                                                                      |                                                                                                                                                                                                                                                                       |                2 |              7 |
|  pl_top/pll/inst/clk_out1                                    | system_wrapper/system_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/sel                                                                                                                                                                                  | system_wrapper/system_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/count0[6]_i_1_n_0                                                                                                                                                                     |                2 |              7 |
|  pl_top/pll/inst/clk_out1                                    |                                                                                                                                                                                                                                                                      | system_wrapper/system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_srl_fff/shadow_reg[15]_0                                                                                                                                                          |                5 |              7 |
|  pl_top/pll/inst/clk_out1                                    |                                                                                                                                                                                                                                                                      | system_wrapper/system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                                                       |                2 |              7 |
|  system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                      | system_wrapper/system_i/axis_switch_0/inst/gen_int_arbiter.gen_arbiter.axis_switch_v1_1_15_axis_switch_arbiter/areset_r                                                                                                                                               |                3 |              7 |
|  pl_top/pll/inst/clk_out1                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/xsdb_rden_ffa                                                                                                                                                                                                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/count10                                                                                                                                                                                                                         |                2 |              7 |
|  pl_top/pll/inst/clk_out1                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/xsdb_rden_ff9                                                                                                                                                                                                                  | u_ila_0/inst/ila_core_inst/u_ila_regs/count00                                                                                                                                                                                                                         |                2 |              7 |
|  system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper/system_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/GNE_SYNC_RESET.sft_rst_dly2_reg                                                                                                                                     | system_wrapper/system_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.sft_rst_dly1_i_1__0_n_0                                                                                                                                                   |                1 |              7 |
|  pl_top/pll/inst/clk_out1                                    |                                                                                                                                                                                                                                                                      | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                                                                                                 |                2 |              7 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                      |                                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/clear                                                                                                                                                                           |                2 |              7 |
|  pl_top/pll/inst/clk_out1                                    | system_wrapper/system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/sel                                                                                                                                                                                  | system_wrapper/system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/count0[6]_i_1_n_0                                                                                                                                                                     |                2 |              7 |
|  system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper/system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[13].srl_nx1/shift                                                             |                                                                                                                                                                                                                                                                       |                2 |              7 |
|  pl_top/pll/inst/clk_out1                                    | system_wrapper/system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/drdy_ffa_i_1_n_0                                                                                                                                                                     | system_wrapper/system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/count1[6]_i_1_n_0                                                                                                                                                                     |                2 |              7 |
|  system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper/system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]               | system_wrapper/system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                       |                2 |              7 |
|  pl_top/pll/inst/clk_out1                                    |                                                                                                                                                                                                                                                                      | system_wrapper/system_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[13]_i_1_n_0                                                                                                                                                          |                5 |              7 |
|  pl_top/pll/inst/clk_out1                                    | system_wrapper/system_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/drdy_ffa_i_1_n_0                                                                                                                                                                     | system_wrapper/system_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/count1[6]_i_1_n_0                                                                                                                                                                     |                2 |              7 |
|  pl_top/pll/inst/clk_out1                                    |                                                                                                                                                                                                                                                                      | system_wrapper/system_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                                                       |                3 |              7 |
|  system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper/system_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/GNE_SYNC_RESET.sft_rst_dly2_reg                                                                                                                                     | system_wrapper/system_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GNE_SYNC_RESET.sft_rst_dly1_i_1_n_0                                                                                                                                                      |                1 |              7 |
|  system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper/system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/b_reg/exit_bready                                                                                                                                                                               | system_wrapper/system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                           |                2 |              7 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1_reg[3][0]                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                |                2 |              8 |
|  system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper/system_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                             |                                                                                                                                                                                                                                                                       |                1 |              8 |
|  system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper/system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                    | system_wrapper/system_i/axi_gpio_0/U0/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                          |                2 |              8 |
|  system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper/system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/sig_burst_dbeat_cntr_reg[5]                                                                         | system_wrapper/system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/SR[0]                                                                                                |                2 |              8 |
|  system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper/system_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_REG_FOR_SMPL.buffer_length_wren_reg[1]                                                                                                                                   | system_wrapper/system_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/dmacr_i_reg[16][0]                                                                                                                                                                       |                4 |              8 |
|  system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper/system_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                       |                                                                                                                                                                                                                                                                       |                1 |              8 |
|  system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper/system_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                             |                                                                                                                                                                                                                                                                       |                1 |              8 |
|  pl_top/pll/inst/clk_out1                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/gpr1.dout_i_reg[15][0]                                                                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                |                2 |              8 |
|  system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper/system_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_REG_FOR_SMPL.buffer_length_wren_reg[0]                                                                                                                                   | system_wrapper/system_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SS[0]                                                                                                                                                                                    |                3 |              8 |
|  pl_top/pll/inst/clk_out1                                    | pl_top/uart_rx_inst/rx_data_valid01_out                                                                                                                                                                                                                              | pl_top/uart_rx_inst_i_1_n_0                                                                                                                                                                                                                                           |                2 |              8 |
|  system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper/system_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                       |                                                                                                                                                                                                                                                                       |                1 |              8 |
|  system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper/system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                   | system_wrapper/system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                       |                4 |              8 |
|  system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper/system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/GEN_INDET_BTT.lsig_byte_cntr_reg[8][0]                                                            | system_wrapper/system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[7]_i_1_n_0                                                                                                                       |                2 |              8 |
|  system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper/system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                   | system_wrapper/system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                |                3 |              8 |
|  pl_top/pll/inst/clk_out1                                    |                                                                                                                                                                                                                                                                      | system_wrapper/system_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                                          |                5 |              8 |
|  system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper/system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                  | system_wrapper/system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                               |                2 |              8 |
|  system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper/system_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/fifo_wr                                                                                                                                             |                                                                                                                                                                                                                                                                       |                1 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                      |                                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD[6]_i_1_n_0                                                                                                                                                                                         |                1 |              8 |
|  system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper/system_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/fifo_wr                                                                                                                                                                       |                                                                                                                                                                                                                                                                       |                1 |              8 |
|  system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper/system_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                                                                             | system_wrapper/system_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                                           |                3 |              8 |
|  system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper/system_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                       |                                                                                                                                                                                                                                                                       |                1 |              8 |
|  pl_top/pll/inst/clk_out1                                    |                                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst                                                                                                                                                                                  |                2 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                      |                                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter[7]_i_1_n_0                                                                                                                                                                                    |                3 |              8 |
|  system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper/system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_20_out                                                                                                                                | system_wrapper/system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_1_n_0                                                                                      |                2 |              9 |
|  system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper/system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/p_27_out                                                                                            | system_wrapper/system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_1__0_n_0                                               |                3 |              9 |
|  system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper/system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_24_out                                                                                                                                | system_wrapper/system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_1_n_0                                                                                      |                2 |              9 |
|  system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper/system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                   |                                                                                                                                                                                                                                                                       |                2 |              9 |
|  system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper/system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/p_19_out                                                                                            | system_wrapper/system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_1__0_n_0                                               |                2 |              9 |
|  system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper/system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/p_23_out                                                                                            | system_wrapper/system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_1__0_n_0                                               |                3 |              9 |
|  system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper/system_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i                                                                                                                                                                           | system_wrapper/system_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                      |                2 |              9 |
|  system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper/system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf        | system_wrapper/system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/count_value_i_reg[1] |                3 |              9 |
|  system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper/system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_16_out                                                                                                                                | system_wrapper/system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_1_n_0                                                                                      |                3 |              9 |
|  system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper/system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/ram_rd_en_pf                 | system_wrapper/system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/count_value_i_reg[1] |                3 |              9 |
|  system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                      | system_wrapper/system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/count_value_i_reg[1]           |                3 |              9 |
|  system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                      | system_wrapper/system_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                      |                4 |              9 |
|  system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper/system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_2__0_n_0                                              | system_wrapper/system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_1__0_n_0                                               |                2 |              9 |
|  system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper/system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_dqual_reg_empty_reg                                | system_wrapper/system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_calc_error_reg_reg                             |                3 |              9 |
|  system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper/system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_28_out                                                                                                                                | system_wrapper/system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_1_n_0                                                                                      |                3 |              9 |
|  system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper/system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_valid_fifo_ld12_out                                                           |                                                                                                                                                                                                                                                                       |                3 |              9 |
|  system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper/system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_32_out                                                                                                                                | system_wrapper/system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1_n_0                                                                                        |                2 |             10 |
|  system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper/system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_40_out                                                                                                                                | system_wrapper/system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1_n_0                                                                                        |                3 |             10 |
|  system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper/system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_44_out                                                                                                                                | system_wrapper/system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9][0]                    |                3 |             10 |
|  system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper/system_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/E[0]                                                                                                                                    | system_wrapper/system_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/SR[0]                                                                                                                                  |                2 |             10 |
|  system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper/system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_36_out                                                                                                                                | system_wrapper/system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1_n_0                                                                                        |                2 |             10 |
|  system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper/system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_52_out                                                                                                                                | system_wrapper/system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9][0]                    |                4 |             10 |
|  system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper/system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_48_out                                                                                                                                | system_wrapper/system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9][0]                    |                2 |             10 |
|  system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper/system_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/arvalid_re                                                                                                                                                                   | system_wrapper/system_i/axi_dma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                               |                3 |             10 |
|  system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper/system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_0[0]                               | system_wrapper/system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/GEN_INPUT_REG[3].sig_input_data_reg_reg[3][9]_1[0]                                |                2 |             10 |
|  system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper/system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/p_35_out                                                                                            | system_wrapper/system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1__0_n_0                                                 |                2 |             10 |
|  system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper/system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/p_39_out                                                                                            | system_wrapper/system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1__0_n_0                                                 |                4 |             10 |
|  system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper/system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/p_31_out                                                                                            | system_wrapper/system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1__0_n_0                                                 |                2 |             10 |
|  system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper/system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_0[0]                               | system_wrapper/system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/GEN_INPUT_REG[1].sig_input_data_reg_reg[1][9]_1[0]                                |                2 |             10 |
|  system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper/system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9][0]                                 | system_wrapper/system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9]_0[0]                                |                2 |             10 |
|  system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper/system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9][0]                                 | system_wrapper/system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/GEN_INPUT_REG[2].sig_input_data_reg_reg[2][9]_0[0]                                |                2 |             10 |
|  system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper/system_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                                                                                                    | system_wrapper/system_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SR[0]                                                                                                                                                                                         |                2 |             10 |
|  system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper/system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/E[0]                                                                                                                                    | system_wrapper/system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/SR[0]                                                                                                                                  |                2 |             10 |
|  system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper/system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/E[0]                                                                                                                                    | system_wrapper/system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                            |                2 |             10 |
|  system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper/system_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/E[0]                                                                                                                                    | system_wrapper/system_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                            |                2 |             10 |
|  system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper/system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/captured_samples_reg[0][0]                                                                                                                                                     |                                                                                                                                                                                                                                                                       |                2 |             10 |
|  system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper/system_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/captured_samples_reg[0][0]                                                                                                                                                     |                                                                                                                                                                                                                                                                       |                2 |             10 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                      |                                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                                                |                2 |             10 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE                                                                                                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n                                                                                                                                                                                                         |                2 |             10 |
|  pl_top/pll/inst/clk_out1                                    | system_wrapper/system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/read_addr                                                                                                                                                                 |                                                                                                                                                                                                                                                                       |                4 |             10 |
|  pl_top/pll/inst/clk_out1                                    | system_wrapper/system_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/read_addr                                                                                                                                                                 |                                                                                                                                                                                                                                                                       |                3 |             10 |
|  system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper/system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/p_55_out                                                                                                                                | system_wrapper/system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/GEN_INPUT_REG[0].sig_input_data_reg_reg[0][9][0]                    |                2 |             10 |
|  system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                      | system_wrapper/system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/count_value_i_reg[1] |                4 |             10 |
|  system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                      | system_wrapper/system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                  |                4 |             10 |
|  system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                      | system_wrapper/system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/syncstages_ff_reg[0]_0                                                                                                       |                2 |             10 |
|  pl_top/pll/inst/clk_out1                                    |                                                                                                                                                                                                                                                                      | system_wrapper/system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                                          |                3 |             11 |
|  pl_top/pll/inst/clk_out1                                    | pl_top/S_AXIS_0_tvalid                                                                                                                                                                                                                                               | pl_top/FSM_sequential_state[1]_i_2_n_0                                                                                                                                                                                                                                |                5 |             11 |
|  system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                      | system_wrapper/system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                                     |                5 |             11 |
|  pl_top/pll/inst/clk_out1                                    | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/E[0]                                                                                                                                                                              | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                                                      |                2 |             11 |
|  system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper/system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/ram_rd_en_pf                 |                                                                                                                                                                                                                                                                       |                2 |             11 |
|  system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper/system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_fwft.ram_regout_en                | system_wrapper/system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/count_value_i_reg[1] |                2 |             11 |
|  pl_top/pll/inst/clk_out1                                    | u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                       |                3 |             11 |
|  pl_top/pll/inst/clk_out1                                    | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/captured_samples_reg[0][0]                                                                                                                                                                                               |                                                                                                                                                                                                                                                                       |                2 |             11 |
|  pl_top/pll/inst/clk_out1                                    | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/E[0]                                                                                                                                                                              | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/SR[0]                                                                                                                                                                            |                3 |             11 |
|  pl_top/pll/inst/clk_out1                                    |                                                                                                                                                                                                                                                                      | system_wrapper/system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_1_n_0                                                                                                                                                          |                6 |             12 |
|  pl_top/pll/inst/clk_out1                                    | pl_top/rxdata_distmem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_1600_1663_0_2_i_1_n_0                                                                                                                                                           |                                                                                                                                                                                                                                                                       |                3 |             12 |
|  system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper/system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_boundary_axaddr_r_reg[0][0]                                                                                                |                                                                                                                                                                                                                                                                       |                8 |             12 |
|  pl_top/pll/inst/clk_out1                                    | pl_top/rxdata_distmem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_1984_2047_0_2_i_1_n_0                                                                                                                                                           |                                                                                                                                                                                                                                                                       |                3 |             12 |
|  pl_top/pll/inst/clk_out1                                    | pl_top/rxdata_distmem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_512_575_0_2_i_1_n_0                                                                                                                                                             |                                                                                                                                                                                                                                                                       |                3 |             12 |
|  pl_top/pll/inst/clk_out1                                    | pl_top/rxdata_distmem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_1536_1599_0_2_i_1_n_0                                                                                                                                                           |                                                                                                                                                                                                                                                                       |                3 |             12 |
|  system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper/system_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/count_r_reg[0]_0                                                                      | system_wrapper/system_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                          |                5 |             12 |
|  pl_top/pll/inst/clk_out1                                    | pl_top/rxdata_distmem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_1728_1791_0_2_i_1_n_0                                                                                                                                                           |                                                                                                                                                                                                                                                                       |                3 |             12 |
|  pl_top/pll/inst/clk_out1                                    | pl_top/rxdata_distmem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_1856_1919_0_2_i_1_n_0                                                                                                                                                           |                                                                                                                                                                                                                                                                       |                3 |             12 |
|  pl_top/pll/inst/clk_out1                                    | pl_top/rxdata_distmem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_192_255_0_2_i_1_n_0                                                                                                                                                             |                                                                                                                                                                                                                                                                       |                3 |             12 |
|  system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper/system_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                        | system_wrapper/system_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                               |                4 |             12 |
|  system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper/system_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/E[0]                                                                                  | system_wrapper/system_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/m_sc_areset_r                                                                                                                                                                          |                4 |             12 |
|  pl_top/pll/inst/clk_out1                                    | pl_top/rxdata_distmem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_320_383_0_2_i_1_n_0                                                                                                                                                             |                                                                                                                                                                                                                                                                       |                3 |             12 |
|  pl_top/pll/inst/clk_out1                                    | pl_top/rxdata_distmem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_256_319_0_2_i_1_n_0                                                                                                                                                             |                                                                                                                                                                                                                                                                       |                3 |             12 |
|  pl_top/pll/inst/clk_out1                                    | pl_top/axis_data_fifo_0_inst/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/cntr_en                                                                                             | pl_top/axis_data_fifo_0_inst/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg_0                                                                                                     |                3 |             12 |
|  pl_top/pll/inst/clk_out1                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/E[0]                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                                                |                2 |             12 |
|  system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper/system_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                       | system_wrapper/system_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                              |                4 |             12 |
|  pl_top/pll/inst/clk_out1                                    | pl_top/rxdata_distmem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_0_63_0_2_i_1_n_0                                                                                                                                                                |                                                                                                                                                                                                                                                                       |                3 |             12 |
|  pl_top/pll/inst/clk_out1                                    | pl_top/rxdata_distmem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_1088_1151_0_2_i_1_n_0                                                                                                                                                           |                                                                                                                                                                                                                                                                       |                3 |             12 |
|  pl_top/pll/inst/clk_out1                                    | pl_top/rxdata_distmem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_1024_1087_0_2_i_1_n_0                                                                                                                                                           |                                                                                                                                                                                                                                                                       |                3 |             12 |
|  pl_top/pll/inst/clk_out1                                    | pl_top/rxdata_distmem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_1280_1343_0_2_i_1_n_0                                                                                                                                                           |                                                                                                                                                                                                                                                                       |                3 |             12 |
|  pl_top/pll/inst/clk_out1                                    | pl_top/rxdata_distmem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_1408_1471_0_2_i_1_n_0                                                                                                                                                           |                                                                                                                                                                                                                                                                       |                3 |             12 |
|  pl_top/pll/inst/clk_out1                                    | pl_top/rxdata_distmem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_1344_1407_0_2_i_1_n_0                                                                                                                                                           |                                                                                                                                                                                                                                                                       |                3 |             12 |
|  pl_top/pll/inst/clk_out1                                    | pl_top/rxdata_distmem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_128_191_0_2_i_1_n_0                                                                                                                                                             |                                                                                                                                                                                                                                                                       |                3 |             12 |
|  pl_top/pll/inst/clk_out1                                    | pl_top/rxdata_distmem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_1472_1535_0_2_i_1_n_0                                                                                                                                                           |                                                                                                                                                                                                                                                                       |                3 |             12 |
|  pl_top/pll/inst/clk_out1                                    | pl_top/rxdata_distmem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_1152_1215_0_2_i_1_n_0                                                                                                                                                           |                                                                                                                                                                                                                                                                       |                3 |             12 |
|  pl_top/pll/inst/clk_out1                                    | pl_top/rxdata_distmem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_1216_1279_0_2_i_1_n_0                                                                                                                                                           |                                                                                                                                                                                                                                                                       |                3 |             12 |
|  pl_top/pll/inst/clk_out1                                    | pl_top/rxdata_distmem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_1792_1855_0_2_i_1_n_0                                                                                                                                                           |                                                                                                                                                                                                                                                                       |                3 |             12 |
|  pl_top/pll/inst/clk_out1                                    | pl_top/rxdata_distmem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_1920_1983_0_2_i_1_n_0                                                                                                                                                           |                                                                                                                                                                                                                                                                       |                3 |             12 |
|  pl_top/pll/inst/clk_out1                                    | pl_top/rxdata_distmem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_384_447_0_2_i_1_n_0                                                                                                                                                             |                                                                                                                                                                                                                                                                       |                3 |             12 |
|  pl_top/pll/inst/clk_out1                                    | pl_top/rxdata_distmem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_768_831_0_2_i_1_n_0                                                                                                                                                             |                                                                                                                                                                                                                                                                       |                3 |             12 |
|  pl_top/pll/inst/clk_out1                                    | pl_top/rxdata_distmem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_1664_1727_0_2_i_1_n_0                                                                                                                                                           |                                                                                                                                                                                                                                                                       |                3 |             12 |
|  system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper/system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                            |                                                                                                                                                                                                                                                                       |                6 |             12 |
|  system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper/system_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/E[0]                                                                                 | system_wrapper/system_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/SR[0]                                                                                                                                                                                 |                5 |             12 |
|  system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper/system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[0][0]                                                                                                           |                                                                                                                                                                                                                                                                       |                3 |             12 |
|  system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper/system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                       |                                                                                                                                                                                                                                                                       |                2 |             12 |
|  pl_top/pll/inst/clk_out1                                    | pl_top/rxdata_distmem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_448_511_0_2_i_1_n_0                                                                                                                                                             |                                                                                                                                                                                                                                                                       |                3 |             12 |
|  system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper/system_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                        | system_wrapper/system_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                               |                4 |             12 |
|  system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper/system_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                       | system_wrapper/system_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                              |                3 |             12 |
|  system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper/system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                          |                                                                                                                                                                                                                                                                       |                2 |             12 |
|  system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper/system_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                        | system_wrapper/system_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                               |                4 |             12 |
|  system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper/system_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/E[0]                                                                                 | system_wrapper/system_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/SR[0]                                                                                                                                                                                 |                4 |             12 |
|  pl_top/pll/inst/clk_out1                                    | pl_top/rxdata_distmem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_64_127_0_2_i_1_n_0                                                                                                                                                              |                                                                                                                                                                                                                                                                       |                3 |             12 |
|  pl_top/pll/inst/clk_out1                                    | pl_top/rxdata_distmem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_704_767_0_2_i_1_n_0                                                                                                                                                             |                                                                                                                                                                                                                                                                       |                3 |             12 |
|  pl_top/pll/inst/clk_out1                                    | pl_top/rxdata_distmem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_576_639_0_2_i_1_n_0                                                                                                                                                             |                                                                                                                                                                                                                                                                       |                3 |             12 |
|  system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper/system_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/count_r_reg[0]_0                                                                      | system_wrapper/system_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                          |                5 |             12 |
|  pl_top/pll/inst/clk_out1                                    | pl_top/rxdata_distmem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_832_895_0_2_i_1_n_0                                                                                                                                                             |                                                                                                                                                                                                                                                                       |                3 |             12 |
|  pl_top/pll/inst/clk_out1                                    | pl_top/rxdata_distmem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_896_959_0_2_i_1_n_0                                                                                                                                                             |                                                                                                                                                                                                                                                                       |                3 |             12 |
|  pl_top/pll/inst/clk_out1                                    | pl_top/rxdata_distmem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_640_703_0_2_i_1_n_0                                                                                                                                                             |                                                                                                                                                                                                                                                                       |                3 |             12 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                                                |                2 |             12 |
|  pl_top/pll/inst/clk_out1                                    | pl_top/rxdata_distmem/U0/synth_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/ram_reg_960_1023_0_2_i_1_n_0                                                                                                                                                            |                                                                                                                                                                                                                                                                       |                3 |             12 |
|  system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper/system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                      |                                                                                                                                                                                                                                                                       |                4 |             13 |
|  pl_top/pll/inst/clk_out1                                    |                                                                                                                                                                                                                                                                      | pl_top/axis_data_fifo_0_inst/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg_0                                                                                                     |                3 |             13 |
|  system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                      | system_wrapper/system_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_FOR_SYNC.s_sof_d1_cdc_tig_reg                                                                                                                                                        |                3 |             13 |
|  system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                      | system_wrapper/system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]               |                6 |             13 |
|  system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper/system_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_REG_FOR_SMPL.buffer_length_wren_reg[1]                                                                                                                                   | system_wrapper/system_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/error_d1_reg[0]                                                                                                                                                                          |                7 |             13 |
|  system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper/system_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_REG_FOR_SMPL.buffer_length_wren_reg[0]                                                                                                                                   | system_wrapper/system_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/error_d1_reg[0]                                                                                                                                                                          |                5 |             13 |
|  pl_top/pll/inst/clk_out1                                    |                                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                                                                             |                3 |             13 |
|  system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                      | system_wrapper/system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                   |                5 |             13 |
|  system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper/system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc1_reg                                                                                                                                              | system_wrapper/system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                                     |                4 |             13 |
|  pl_top/pll/inst/clk_out1                                    |                                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport1_o[0]                                                                                                                                                                             |                3 |             13 |
|  system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper/system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[0]_0                                                                                                                         |                                                                                                                                                                                                                                                                       |                2 |             14 |
|  system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper/system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_cntr[13]_i_1_n_0                                                                                                              | system_wrapper/system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg2_reg                                                                                                                      |                4 |             14 |
|  system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                      | system_wrapper/system_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/error_d1_reg[0]                                                                                                                                                                          |                5 |             14 |
|  system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                      | system_wrapper/system_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                                           |                6 |             14 |
|  system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper/system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                       |                                                                                                                                                                                                                                                                       |                2 |             14 |
|  system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper/system_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_REG_FOR_SMPL.buffer_length_i_reg[13][0]                                                                                                                                  | system_wrapper/system_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/error_d1_reg[0]                                                                                                                                                                          |                4 |             14 |
|  system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper/system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_dqual_reg_empty_reg                                | system_wrapper/system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_cmd_cmplt_reg_reg                              |                3 |             14 |
|  system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper/system_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/E[0]                                                                                                                                          | system_wrapper/system_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/error_d1_reg[0]                                                                                                                                                                          |                5 |             14 |
|  pl_top/pll/inst/clk_out1                                    |                                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport2_o[0]                                                                                                                                                                             |                6 |             15 |
|  system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper/system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/count_value_i_reg[0]          | system_wrapper/system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/count_value_i_reg[1]           |                5 |             15 |
|  pl_top/pll/inst/clk_out1                                    |                                                                                                                                                                                                                                                                      | system_wrapper/system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/syncstages_ff_reg[0]                                                                                                         |                5 |             15 |
|  system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper/system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[0]_0                 | system_wrapper/system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/count_value_i_reg[1]           |                4 |             15 |
|  pl_top/pll/inst/clk_out1                                    |                                                                                                                                                                                                                                                                      | system_wrapper/system_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_1_n_0                                                                                                                                                          |                7 |             15 |
|  system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper/system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[15].srl_nx1/shift_qual                                                                                                                             |                                                                                                                                                                                                                                                                       |                4 |             15 |
|  system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper/system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.mesg_reg                                                                                                                                      |                                                                                                                                                                                                                                                                       |                6 |             15 |
|  system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                      | system_wrapper/system_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/SR[0]                                                                                                                                                                                 |                6 |             15 |
|  pl_top/pll/inst/clk_out1                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_0                                                                                                                                                                      |                                                                                                                                                                                                                                                                       |                4 |             16 |
|  pl_top/pll/inst/clk_out1                                    | u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/E[0]                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                       |               10 |             16 |
|  pl_top/pll/inst/clk_out1                                    |                                                                                                                                                                                                                                                                      | system_wrapper/system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_srl_fff/slaveRegDo_mux_3_reg[0]_0                                                                                                                                                 |                9 |             16 |
|  pl_top/pll/inst/clk_out1                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_0                                                                                                                                                                             |                                                                                                                                                                                                                                                                       |                8 |             16 |
|  pl_top/pll/inst/clk_out1                                    |                                                                                                                                                                                                                                                                      | system_wrapper/system_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_srl_fff/slaveRegDo_mux_3_reg[0]_0                                                                                                                                                 |                8 |             16 |
|  pl_top/pll/inst/clk_out1                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_0                                                                                                                                                                              |                                                                                                                                                                                                                                                                       |                7 |             16 |
|  pl_top/pll/inst/clk_out1                                    | system_wrapper/system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__12_n_0                                                                                                                                    |                                                                                                                                                                                                                                                                       |                5 |             16 |
|  pl_top/pll/inst/clk_out1                                    |                                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                                                |                3 |             16 |
|  pl_top/pll/inst/clk_out1                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/gpr1.dout_i_reg[15][0]                                                                                                                                                                    |                                                                                                                                                                                                                                                                       |                2 |             16 |
|  pl_top/pll/inst/clk_out1                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_0                                                                                                                                                                              |                                                                                                                                                                                                                                                                       |                4 |             16 |
|  pl_top/pll/inst/clk_out1                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_0                                                                                                                                                                              |                                                                                                                                                                                                                                                                       |                4 |             16 |
|  pl_top/pll/inst/clk_out1                                    |                                                                                                                                                                                                                                                                      | u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                                                                                    |                3 |             16 |
|  pl_top/pll/inst/clk_out1                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_0                                                                                                                                                                              |                                                                                                                                                                                                                                                                       |                3 |             16 |
|  pl_top/pll/inst/clk_out1                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_0                                                                                                                                                                              |                                                                                                                                                                                                                                                                       |                5 |             16 |
|  pl_top/pll/inst/clk_out1                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                                                       |                6 |             16 |
|  pl_top/pll/inst/clk_out1                                    | system_wrapper/system_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                               |                                                                                                                                                                                                                                                                       |                4 |             16 |
|  pl_top/pll/inst/clk_out1                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                                  |                                                                                                                                                                                                                                                                       |                8 |             16 |
|  pl_top/pll/inst/clk_out1                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__13_n_0                                                                                                                                                                             |                                                                                                                                                                                                                                                                       |                4 |             16 |
|  pl_top/pll/inst/clk_out1                                    | system_wrapper/system_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/E[0]                                                                                                                                                                      |                                                                                                                                                                                                                                                                       |                5 |             16 |
|  pl_top/pll/inst/clk_out1                                    | system_wrapper/system_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_0                                                                                                                           |                                                                                                                                                                                                                                                                       |                3 |             16 |
|  pl_top/pll/inst/clk_out1                                    | system_wrapper/system_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_0                                                                                                                                    |                                                                                                                                                                                                                                                                       |                6 |             16 |
|  pl_top/pll/inst/clk_out1                                    | system_wrapper/system_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0                                                                                                                                    |                                                                                                                                                                                                                                                                       |                3 |             16 |
|  pl_top/pll/inst/clk_out1                                    | system_wrapper/system_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_0                                                                                                                                    |                                                                                                                                                                                                                                                                       |                3 |             16 |
|  pl_top/pll/inst/clk_out1                                    | system_wrapper/system_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                       |                                                                                                                                                                                                                                                                       |                3 |             16 |
|  pl_top/pll/inst/clk_out1                                    | system_wrapper/system_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_0                                                                                                                                    |                                                                                                                                                                                                                                                                       |                3 |             16 |
|  pl_top/pll/inst/clk_out1                                    | system_wrapper/system_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_0                                                                                                                                    |                                                                                                                                                                                                                                                                       |                4 |             16 |
|  pl_top/pll/inst/clk_out1                                    | system_wrapper/system_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__14_n_0                                                                                                                                    |                                                                                                                                                                                                                                                                       |                4 |             16 |
|  pl_top/pll/inst/clk_out1                                    | system_wrapper/system_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_0                                                                                                                                    |                                                                                                                                                                                                                                                                       |                4 |             16 |
|  pl_top/pll/inst/clk_out1                                    | system_wrapper/system_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__12_n_0                                                                                                                                   |                                                                                                                                                                                                                                                                       |                3 |             16 |
|  pl_top/pll/inst/clk_out1                                    | system_wrapper/system_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_0                                                                                                                                    |                                                                                                                                                                                                                                                                       |                3 |             16 |
|  pl_top/pll/inst/clk_out1                                    | system_wrapper/system_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_0                                                                                                                                    |                                                                                                                                                                                                                                                                       |                4 |             16 |
|  pl_top/pll/inst/clk_out1                                    | system_wrapper/system_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_0                                                                                                                                    |                                                                                                                                                                                                                                                                       |                3 |             16 |
|  pl_top/pll/inst/clk_out1                                    | system_wrapper/system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/E[0]                                                                                                                                                                      |                                                                                                                                                                                                                                                                       |                7 |             16 |
|  system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                      | system_wrapper/system_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/use_probe_debug_circuit                                                                                                                                                                          |                3 |             16 |
|  system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper/system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh[0]_i_1_n_0                                                                                                                                 | system_wrapper/system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                                     |                4 |             16 |
|  pl_top/pll/inst/clk_out1                                    | system_wrapper/system_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__13_n_0                                                                                                                                   |                                                                                                                                                                                                                                                                       |                3 |             16 |
|  pl_top/pll/inst/clk_out1                                    | system_wrapper/system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__13_n_0                                                                                                                           |                                                                                                                                                                                                                                                                       |                2 |             16 |
|  pl_top/pll/inst/clk_out1                                    | system_wrapper/system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                       |                                                                                                                                                                                                                                                                       |                7 |             16 |
|  pl_top/pll/inst/clk_out1                                    | system_wrapper/system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_0                                                                                                                                    |                                                                                                                                                                                                                                                                       |                3 |             16 |
|  pl_top/pll/inst/clk_out1                                    | system_wrapper/system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_0                                                                                                                                    |                                                                                                                                                                                                                                                                       |                4 |             16 |
|  system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper/system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_next_calc_error_reg_reg                                       |                                                                                                                                                                                                                                                                       |                3 |             16 |
|  pl_top/pll/inst/clk_out1                                    | system_wrapper/system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_0                                                                                                                                    |                                                                                                                                                                                                                                                                       |                3 |             16 |
|  pl_top/pll/inst/clk_out1                                    | system_wrapper/system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_0                                                                                                                                    |                                                                                                                                                                                                                                                                       |                3 |             16 |
|  pl_top/pll/inst/clk_out1                                    | system_wrapper/system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_0                                                                                                                                    |                                                                                                                                                                                                                                                                       |                4 |             16 |
|  system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper/system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                          |                                                                                                                                                                                                                                                                       |                3 |             16 |
|  pl_top/pll/inst/clk_out1                                    | system_wrapper/system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__11_n_0                                                                                                                                    |                                                                                                                                                                                                                                                                       |                3 |             16 |
|  pl_top/pll/inst/clk_out1                                    | system_wrapper/system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_0                                                                                                                                    |                                                                                                                                                                                                                                                                       |                4 |             16 |
|  pl_top/pll/inst/clk_out1                                    | system_wrapper/system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0                                                                                                                                    |                                                                                                                                                                                                                                                                       |                2 |             16 |
|  pl_top/pll/inst/clk_out1                                    | system_wrapper/system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_0                                                                                                                                    |                                                                                                                                                                                                                                                                       |                5 |             16 |
|  pl_top/pll/inst/clk_out1                                    | system_wrapper/system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_0                                                                                                                                    |                                                                                                                                                                                                                                                                       |                5 |             16 |
|  system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper/system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf        |                                                                                                                                                                                                                                                                       |                2 |             16 |
|  system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper/system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh[0]_i_1_n_0                                                                                                    | system_wrapper/system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg2_reg                                                                                                                      |                4 |             16 |
|  system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper/system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_lsh[0]_i_1_n_0                                                                                                    | system_wrapper/system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg2_reg                                                                                                                      |                4 |             16 |
|  pl_top/pll/inst/clk_out1                                    | system_wrapper/system_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_0                                                                                                                                     |                                                                                                                                                                                                                                                                       |                6 |             16 |
|  pl_top/pll/inst/clk_out1                                    | system_wrapper/system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                               |                                                                                                                                                                                                                                                                       |                3 |             16 |
|  pl_top/pll/inst/clk_out1                                    | system_wrapper/system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_0                                                                                                                                   |                                                                                                                                                                                                                                                                       |                3 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                      |                                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                                                |                3 |             16 |
|  pl_top/pll/inst/clk_out1                                    | system_wrapper/system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_0                                                                                                                                    |                                                                                                                                                                                                                                                                       |                3 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/E[0]                                                                                                                                                                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                                                      |                3 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[15]_0[0]                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                                                      |                2 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1_reg[3][0]                                  |                                                                                                                                                                                                                                                                       |                3 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                    |                                                                                                                                                                                                                                                                       |                3 |             16 |
|  pl_top/pll/inst/clk_out1                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                       |                4 |             16 |
|  pl_top/pll/inst/clk_out1                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_0                                                                                                                                                                              |                                                                                                                                                                                                                                                                       |                4 |             16 |
|  pl_top/pll/inst/clk_out1                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_0                                                                                                                                                                              |                                                                                                                                                                                                                                                                       |                6 |             16 |
|  pl_top/pll/inst/clk_out1                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0                                                                                                                                                                              |                                                                                                                                                                                                                                                                       |                6 |             16 |
|  pl_top/pll/inst/clk_out1                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__12_n_0                                                                                                                                                                             |                                                                                                                                                                                                                                                                       |                4 |             16 |
|  pl_top/pll/inst/clk_out1                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__11_n_0                                                                                                                                                                             |                                                                                                                                                                                                                                                                       |                8 |             16 |
|  pl_top/pll/inst/clk_out1                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/burst_wd_reg[16]                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                               |                5 |             17 |
|  pl_top/pll/inst/clk_out1                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/addr_reg[0]                                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                               |                5 |             17 |
|  pl_top/pll/inst/clk_out1                                    |                                                                                                                                                                                                                                                                      | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/shadow_reg[15]_0                                                                                                                                                                                           |               11 |             17 |
|  system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper/system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg            |                                                                                                                                                                                                                                                                       |                3 |             17 |
|  system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper/system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                                              | system_wrapper/system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                                     |                4 |             17 |
|  system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper/system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                  | system_wrapper/system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/count_value_i_reg[0]   |                4 |             18 |
|  system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper/system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/E[0]                           | system_wrapper/system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/count_value_i_reg[0]   |                5 |             18 |
|  pl_top/pll/inst/clk_out1                                    |                                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                                                |                4 |             18 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                               |                3 |             18 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                      |                                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                                                |                3 |             18 |
|  pl_top/pll/inst/clk_out1                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg[17]_i_1_n_0                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                               |                4 |             18 |
|  system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper/system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/E[0]                                                                                                                                                      | system_wrapper/system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                       |                3 |             19 |
|  system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper/system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                   |                                                                                                                                                                                                                                                                       |                4 |             19 |
|  system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                      | system_wrapper/system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                           |                8 |             21 |
|  system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper/system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[4][0]                                                                                                             |                                                                                                                                                                                                                                                                       |                8 |             21 |
|  system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper/system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_realigner_reg                                                                                                              | system_wrapper/system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_tag_reg0                                                                                                                   |                5 |             21 |
|  system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper/system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                      | system_wrapper/system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[19].ce_out_i[19]_i_1_n_0                                                                                                                                    |                4 |             21 |
|  system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper/system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                            |                                                                                                                                                                                                                                                                       |                8 |             21 |
|  system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper/system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg | system_wrapper/system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/GEN_ENABLE_INDET_BTT.sig_coelsc_eop_reg_0                                                                                    |                3 |             21 |
|  pl_top/pll/inst/clk_out1                                    | pl_top/axis_data_fifo_0_inst/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_reg[10][0]                                                                                | pl_top/axis_data_fifo_0_inst/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg_0                                                                                                     |                4 |             22 |
|  system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper/system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1_reg[10][0]                                                                 | system_wrapper/system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/syncstages_ff_reg[0]_0                                                                                                       |                4 |             22 |
|  pl_top/pll/inst/clk_out1                                    | pl_top/axis_data_fifo_0_inst/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                        | pl_top/axis_data_fifo_0_inst/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg_0                                                                                                     |                4 |             22 |
|  pl_top/pll/inst/clk_out1                                    | pl_top/uart_rx_inst/rx_data_valid                                                                                                                                                                                                                                    | pl_top/FSM_sequential_state[1]_i_2_n_0                                                                                                                                                                                                                                |               10 |             22 |
|  system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                      | system_wrapper/system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/use_probe_debug_circuit                                                                                                                                                                          |                5 |             23 |
|  pl_top/pll/inst/clk_out1                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/E[0]                                                                                                                                                                                      |                                                                                                                                                                                                                                                                       |                3 |             24 |
|  system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper/system_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_si_handler/inst_arb_stall_late/inst_mi_handler/ingress_valid                                                                                                                                    | system_wrapper/system_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                              |                7 |             24 |
|  system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper/system_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/E[0]                                                                                                                                         | system_wrapper/system_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                               |                7 |             24 |
|  system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper/system_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_si_handler/inst_arb_stall_late/inst_mi_handler/ingress_valid                                                                                                                                     | system_wrapper/system_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                               |                8 |             24 |
|  system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper/system_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_si_handler/inst_arb_stall_late/inst_mi_handler/ingress_valid                                                                                                                                     | system_wrapper/system_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                               |                7 |             24 |
|  system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper/system_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_si_handler/inst_arb_stall_late/inst_mi_handler/ingress_valid                                                                                                                                    | system_wrapper/system_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                              |                8 |             24 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                            |                                                                                                                                                                                                                                                                       |                3 |             24 |
|  pl_top/pll/inst/clk_out1                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/E[0]                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                       |                6 |             25 |
|  pl_top/pll/inst/clk_out1                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/E[0]                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                       |                5 |             25 |
|  pl_top/pll/inst/clk_out1                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/E[0]                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                       |                5 |             25 |
|  pl_top/pll/inst/clk_out1                                    | system_wrapper/system_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                                                            |                                                                                                                                                                                                                                                                       |                6 |             25 |
|  pl_top/pll/inst/clk_out1                                    | system_wrapper/system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                                                            |                                                                                                                                                                                                                                                                       |                6 |             25 |
|  pl_top/pll/inst/clk_out1                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/E[0]                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                       |                5 |             25 |
|  system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                      | system_wrapper/system_i/axi_dma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                               |                8 |             25 |
|  system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper/system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc3_reg                                                                                                                                              | system_wrapper/system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                                     |                7 |             25 |
|  pl_top/pll/inst/clk_out1                                    | system_wrapper/system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/E[0]                                                                                                                                                            |                                                                                                                                                                                                                                                                       |                5 |             25 |
|  pl_top/pll/inst/clk_out1                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/E[0]                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                       |                5 |             25 |
|  pl_top/pll/inst/clk_out1                                    | system_wrapper/system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/E[0]                                                                                                                                                            |                                                                                                                                                                                                                                                                       |                6 |             25 |
|  pl_top/pll/inst/clk_out1                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/E[0]                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                       |                7 |             25 |
|  pl_top/pll/inst/clk_out1                                    | system_wrapper/system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/E[0]                                                                                                                                                            |                                                                                                                                                                                                                                                                       |                6 |             25 |
|  pl_top/pll/inst/clk_out1                                    | system_wrapper/system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/E[0]                                                                                                                                                            |                                                                                                                                                                                                                                                                       |                7 |             25 |
|  pl_top/pll/inst/clk_out1                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/E[0]                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                       |                5 |             25 |
|  pl_top/pll/inst/clk_out1                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/E[0]                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                       |                5 |             25 |
|  pl_top/pll/inst/clk_out1                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/E[0]                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                       |                6 |             25 |
|  pl_top/pll/inst/clk_out1                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/E[0]                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                       |                5 |             25 |
|  pl_top/pll/inst/clk_out1                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/E[0]                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                       |                4 |             25 |
|  system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                      | system_wrapper/system_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SR[0]                                                                                                                                                                                         |                8 |             26 |
|  system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper/system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                                             | system_wrapper/system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                                   |                9 |             26 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_2_n_0                                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[30]_i_1_n_0                                                                                                                                                                                |                4 |             27 |
|  pl_top/pll/inst/clk_out1                                    |                                                                                                                                                                                                                                                                      | u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_daddr_o[9]                                                                                                                                                                                                       |               21 |             27 |
|  system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                      | system_wrapper/system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg2_reg                                                                                                                      |               11 |             27 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp                                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                               |                4 |             28 |
|  pl_top/pll/inst/clk_out1                                    | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg[27]_i_1_n_0                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                               |                5 |             28 |
|  system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                      | system_wrapper/system_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                            |                7 |             28 |
|  system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper/system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/E[0]                                                                              | system_wrapper/system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/SR[0]                                                                             |                6 |             28 |
|  system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                      | system_wrapper/system_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_FOR_SYNC.s_last_d1_reg                                                                                                                                                               |                7 |             29 |
|  system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper/system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/E[0]                                                                                                       | system_wrapper/system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                           |                9 |             30 |
|  system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper/system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0[15]_i_1_n_0                                                                                                                                | system_wrapper/system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                                     |                9 |             30 |
|  system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper/system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/E[0]                                                                                          | system_wrapper/system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                           |               10 |             30 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_1_n_0                                                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                                                           |                9 |             31 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                      |                                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0                                                                                                                                                                                  |               11 |             32 |
|  system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper/system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                        |                                                                                                                                                                                                                                                                       |                5 |             32 |
|  system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper/system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out[31]_i_1__2_n_0                                                                                                                        |                                                                                                                                                                                                                                                                       |                9 |             32 |
|  system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper/system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                                                                                    |                                                                                                                                                                                                                                                                       |                6 |             32 |
|  system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper/system_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/E[0]                                                                                                                                                                         | system_wrapper/system_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/error_d1_reg[0]                                                                                                                                                                          |                8 |             32 |
|  system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper/system_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/rvalid                                                                                                                                                                       | system_wrapper/system_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0                                                                                                                                    |               15 |             32 |
|  system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper/system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg11_out                                                                                                                                         | system_wrapper/system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_reset_reg                                                                                                                                                     |                8 |             32 |
|  system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper/system_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_REG_FOR_SMPL.buffer_address_i_reg[31][0]                                                                                                                                 | system_wrapper/system_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/error_d1_reg[0]                                                                                                                                                                          |                6 |             32 |
|  system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper/system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]               |                                                                                                                                                                                                                                                                       |                8 |             32 |
|  system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper/system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                  |                                                                                                                                                                                                                                                                       |                5 |             32 |
|  pl_top/pll/inst/clk_out1                                    | system_wrapper/system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                            | system_wrapper/system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/syncstages_ff_reg[0]                                                                                                         |                8 |             33 |
|  pl_top/pll/inst/clk_out1                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/E[0]                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                       |                6 |             33 |
|  pl_top/pll/inst/clk_out1                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/E[0]                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                       |                6 |             33 |
|  pl_top/pll/inst/clk_out1                                    |                                                                                                                                                                                                                                                                      | pl_top/uart_rx_inst_i_1_n_0                                                                                                                                                                                                                                           |               11 |             33 |
|  pl_top/pll/inst/clk_out1                                    | system_wrapper/system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                 |                                                                                                                                                                                                                                                                       |                8 |             33 |
|  pl_top/pll/inst/clk_out1                                    | system_wrapper/system_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                 |                                                                                                                                                                                                                                                                       |                9 |             33 |
|  pl_top/pll/inst/clk_out1                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                       |                8 |             33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[1]_i_1_n_0                                                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                                                           |                9 |             34 |
|  system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper/system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                         |                                                                                                                                                                                                                                                                       |                9 |             34 |
|  pl_top/pll/inst/clk_out1                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                       |               15 |             34 |
|  system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                      | system_wrapper/system_i/axi_gpio_0/U0/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                                          |                9 |             34 |
|  system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper/system_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/r_sreg/skid_buffer[1090]_i_2_n_0                                                                                                                                                                | system_wrapper/system_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/r_sreg/skid_buffer[1090]_i_1_n_0                                                                                                                                                                 |                6 |             34 |
|  system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper/system_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/r_sreg/m_vector_i                                                                                                                                                                               |                                                                                                                                                                                                                                                                       |               11 |             35 |
|  pl_top/pll/inst/clk_out1                                    |                                                                                                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                                               |               10 |             35 |
|  system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper/system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_addr_reg[31]_i_2_n_0                                                                                                        | system_wrapper/system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_input_cache_type_reg0                                                                                                              |                8 |             35 |
|  system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper/system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                                   |                                                                                                                                                                                                                                                                       |               10 |             35 |
|  system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper/system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_chcmd_reg                                                                                                                  | system_wrapper/system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/SR[0]                                                                                                                                  |                9 |             36 |
|  system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper/system_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][0][userdata][7]_i_1_n_0                                                                                                |                                                                                                                                                                                                                                                                       |                7 |             36 |
|  system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper/system_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[bytes][4][userdata][7]_i_1_n_0                                                                                                |                                                                                                                                                                                                                                                                       |                5 |             36 |
|  system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                      | system_wrapper/system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                            |               10 |             36 |
|  pl_top/pll/inst/clk_out1                                    |                                                                                                                                                                                                                                                                      | pl_top/FSM_sequential_state[1]_i_2_n_0                                                                                                                                                                                                                                |               19 |             37 |
|  pl_top/pll/inst/clk_out1                                    | pl_top/axis_data_fifo_0_inst/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                |                                                                                                                                                                                                                                                                       |               14 |             37 |
|  system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper/system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_s_ready_dup                                                                                                                            | system_wrapper/system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                |                8 |             37 |
|  system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper/system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out[31]_i_2__0_n_0                                                                                                            | system_wrapper/system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out[31]_i_1__1_n_0                                                                                                             |               11 |             37 |
|  system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper/system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_dup                                                                                                                       | system_wrapper/system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                       |                8 |             37 |
|  system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper/system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_last_reg_out_reg_1[0]                                                        | system_wrapper/system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out[31]_i_1__3_n_0                                                                                                        |               10 |             37 |
|  system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper/system_i/axis_data_fifo_0/inst/gen_fifo_generator.fifo_generator_inst/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                    |                                                                                                                                                                                                                                                                       |                8 |             37 |
|  system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper/system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/skid_buffer[2052]_i_1_n_0                                                                                                                                                                |                                                                                                                                                                                                                                                                       |                6 |             37 |
|  system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper/system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/m_vector_i                                                                                                                                                                               |                                                                                                                                                                                                                                                                       |               11 |             37 |
|  system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper/system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_calc_error_reg_reg                                                    |                                                                                                                                                                                                                                                                       |                6 |             38 |
|  system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper/system_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/ar_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                                                                          |                                                                                                                                                                                                                                                                       |                6 |             38 |
|  system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper/system_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                                                                         |                                                                                                                                                                                                                                                                       |               11 |             38 |
|  system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper/system_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/ar_sreg/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                            |                                                                                                                                                                                                                                                                       |                6 |             39 |
|  system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper/system_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/ar_sreg/m_vector_i                                                                                                                                                                              |                                                                                                                                                                                                                                                                       |               11 |             39 |
|  system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                      | system_wrapper/system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                |               16 |             40 |
|  system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper/system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                                                                          |                                                                                                                                                                                                                                                                       |                7 |             41 |
|  system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper/system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_s_ready_dup                                                                                   | system_wrapper/system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                       |                8 |             41 |
|  system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper/system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_calc_error_reg_reg                                         | system_wrapper/system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1_n_0                                                                                                                                    |                7 |             41 |
|  system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper/system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i                                                                                                                                                                         |                                                                                                                                                                                                                                                                       |               11 |             41 |
|  system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper/system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                               |                                                                                                                                                                                                                                                                       |                6 |             41 |
|  system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper/system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_data_reg_out_reg[34][0]                                                                                                                                  | system_wrapper/system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                       |               11 |             41 |
|  system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper/system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/m_vector_i                                                                                                                                                                              |                                                                                                                                                                                                                                                                       |               12 |             42 |
|  system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper/system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                            |                                                                                                                                                                                                                                                                       |                8 |             42 |
|  system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper/system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/skid_buffer_reg[1144]_0                                                                                                                                                                  |                                                                                                                                                                                                                                                                       |               10 |             43 |
|  system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper/system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_csm_ld_xfer                                                                                                                       | system_wrapper/system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_cache_reg0                                                                                                                    |                9 |             43 |
|  system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper/system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_calc_error_reg_reg                                         | system_wrapper/system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1__0_n_0                                                                                                                                 |                8 |             44 |
|  system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper/system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/skid_buffer[1144]_i_1__0_n_0                                                                                                                                                             |                                                                                                                                                                                                                                                                       |               11 |             47 |
|  system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper/system_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data[63]_i_1__0_n_0                                                                             | system_wrapper/system_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_FOR_SYNC.s_sof_d1_cdc_tig_reg                                                                                                                                                        |                7 |             47 |
|  system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper/system_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data[63]_i_1_n_0                                                                                | system_wrapper/system_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_FOR_SYNC.s_last_d1_reg                                                                                                                                                               |                8 |             47 |
|  system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper/system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                       |                                                                                                                                                                                                                                                                       |                9 |             47 |
|  system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper/system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/m_vector_i                                                                                                                                                                               |                                                                                                                                                                                                                                                                       |               14 |             47 |
|  system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper/system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[0]_0                                                                                                                         |                                                                                                                                                                                                                                                                       |               10 |             47 |
|  system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper/system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/m_vector_i                                                                                                                                                                               |                                                                                                                                                                                                                                                                       |               17 |             47 |
|  system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper/system_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[0][0]                                                                                                 | system_wrapper/system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                       |                8 |             48 |
|  system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper/system_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.I_MM2S_CMDSTS/E[0]                                                                                                                                          | system_wrapper/system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                |                7 |             48 |
|  system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper/system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_axi_awready                                                                                                                              |                                                                                                                                                                                                                                                                       |                9 |             48 |
|  system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper/system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0][0]                                                                                                           |                                                                                                                                                                                                                                                                       |                8 |             48 |
|  system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper/system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_axi_arready                                                                                                                              |                                                                                                                                                                                                                                                                       |                9 |             48 |
|  system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper/system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_1[0]                                                                                                         |                                                                                                                                                                                                                                                                       |               10 |             48 |
|  pl_top/pll/inst/clk_out1                                    | system_wrapper/system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/E[0]                                                                                                                                                            |                                                                                                                                                                                                                                                                       |               10 |             49 |
|  pl_top/pll/inst/clk_out1                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/E[0]                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                       |                8 |             49 |
|  pl_top/pll/inst/clk_out1                                    | system_wrapper/system_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/E[0]                                                                                                                                                            |                                                                                                                                                                                                                                                                       |               10 |             49 |
|  pl_top/pll/inst/clk_out1                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/E[0]                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                       |                8 |             49 |
|  pl_top/pll/inst/clk_out1                                    |                                                                                                                                                                                                                                                                      | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                                                      |               24 |             58 |
|  system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                      | system_wrapper/system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                     |               13 |             59 |
|  system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper/system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_ALEN_Q_reg[0]_0                                                                                                           | system_wrapper/system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                           |               11 |             59 |
|  system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                      | system_wrapper/system_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe[1][137]_i_1_n_0                                                                                                                                     |               11 |             65 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                      |                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                       |               26 |             65 |
|  system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper/system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_ALEN_Q_reg[0]_0                                                                                                 | system_wrapper/system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                           |                9 |             66 |
|  system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper/system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/skid_buffer[1122]_i_1_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                                                       |               16 |             67 |
|  system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                      | system_wrapper/system_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                                       |               23 |             67 |
|  system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper/system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i                                                                                                                                                                                |                                                                                                                                                                                                                                                                       |               23 |             67 |
|  system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                      | system_wrapper/system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                           |               28 |             70 |
|  system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper/system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/m_vector_i                                                                                                                                                                                |                                                                                                                                                                                                                                                                       |               22 |             73 |
|  system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper/system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/skid_buffer[2056]_i_1_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                                                       |               12 |             73 |
|  system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper/system_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                            |                                                                                                                                                                                                                                                                       |               10 |             80 |
|  system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper/system_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                            |                                                                                                                                                                                                                                                                       |               10 |             80 |
|  system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper/system_i/axi_smc/inst/s01_nodes/s01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                            |                                                                                                                                                                                                                                                                       |               11 |             88 |
|  system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper/system_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                            |                                                                                                                                                                                                                                                                       |               11 |             88 |
|  pl_top/pll/inst/clk_out1                                    | system_wrapper/system_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                                                     |                                                                                                                                                                                                                                                                       |               25 |            103 |
|  pl_top/pll/inst/clk_out1                                    | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                       |               31 |            103 |
|  pl_top/pll/inst/clk_out1                                    | system_wrapper/system_i/system_ila_1/inst/ila_lib/inst/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                                                     |                                                                                                                                                                                                                                                                       |               25 |            103 |
|  system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper/system_i/axi_smc/inst/s01_nodes/s01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                             |                                                                                                                                                                                                                                                                       |               13 |            104 |
|  system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper/system_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                             |                                                                                                                                                                                                                                                                       |               13 |            104 |
|  system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper/system_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                             |                                                                                                                                                                                                                                                                       |               13 |            104 |
|  pl_top/pll/inst/clk_out1                                    |                                                                                                                                                                                                                                                                      | u_ila_0/inst/ila_core_inst/use_probe_debug_circuit                                                                                                                                                                                                                    |               28 |            105 |
|  system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 | system_wrapper/system_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                             |                                                                                                                                                                                                                                                                       |               14 |            112 |
|  system_wrapper/system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                       |              284 |           1194 |
|  pl_top/pll/inst/clk_out1                                    |                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                       |              540 |           2310 |
+--------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                    29 |
| 2      |                    14 |
| 3      |                    14 |
| 4      |                    61 |
| 5      |                    14 |
| 6      |                    36 |
| 7      |                    19 |
| 8      |                    23 |
| 9      |                    16 |
| 10     |                    29 |
| 11     |                     9 |
| 12     |                    51 |
| 13     |                    10 |
| 14     |                     8 |
| 15     |                     8 |
| 16+    |                   231 |
+--------+-----------------------+


