info x 113 201 0 0 0 0 0 0 VHDLvhdl_genericverilog_generic
col x 257 0 0 0 0 0 0 0 
radix x 10 0 0 0 0 0 0 0 
entity name 0 0 0 0 0 0 0 0 stack
term mark 70 0 0 0 0 0 0 0 
vlib save 0 0 0 0 0 0 0 0 LIBRARY  IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;
USE IEEE.STD_LOGIC_UNSIGNED.ALL;

LIBRARY  Unisim;
USE Unisim.VComponents.All;

var add 1 0 0 34 10 12 0 0 Pushinstd_logic
var add 2 0 0 34 10 17 0 0 Popinstd_logic
var add 3 0 0 34 11 13 0 0 pulseinstd_logic
var add 4 0 0 34 11 18 0 0 rstinstd_logic
var add 5 0 0 34 12 12 0 0 resetinstd_logic
var add 6 5 0 36 13 11 0 0 inpinstd_logic_vector
var add 7 5 0 36 14 14 0 0 outputoutstd_logic_vector
var add 8 31 0 34 15 11 0 0 flloutstd_logic
var add 9 31 0 34 15 16 0 0 empoutstd_logic
vdone xxx 0 0 0 0 0 0 0 0 
npos xxx 102 0 0 0 0 0 0 0 
cell fill 1 0 0 0 0 0 0 0 0
cell fill 1 2 0 0 0 0 0 0 1
cell fill 1 28 0 0 0 0 0 0 0
cell fill 1 40 0 0 0 0 0 0 1
cell fill 1 46 0 0 0 0 0 0 0
cell fill 1 56 0 0 0 0 0 0 1
cell fill 2 0 0 0 0 0 0 0 0
cell fill 2 30 0 0 0 0 0 0 1
cell fill 2 38 0 0 0 0 0 0 0
cell fill 2 42 0 0 0 0 0 0 1
cell fill 2 44 0 0 0 0 0 0 0
cell fill 2 50 0 0 0 0 0 0 1
cell fill 2 58 0 0 0 0 0 0 0
cell fill 3 0 0 0 0 0 0 0 0
cell fill 3 6 0 0 0 0 0 0 1
cell fill 3 8 0 0 0 0 0 0 0
cell fill 3 14 0 0 0 0 0 0 1
cell fill 3 16 0 0 0 0 0 0 0
cell fill 3 22 0 0 0 0 0 0 1
cell fill 3 24 0 0 0 0 0 0 0
cell fill 3 30 0 0 0 0 0 0 1
cell fill 3 32 0 0 0 0 0 0 0
cell fill 3 38 0 0 0 0 0 0 1
cell fill 3 40 0 0 0 0 0 0 0
cell fill 3 46 0 0 0 0 0 0 1
cell fill 3 48 0 0 0 0 0 0 0
cell fill 3 54 0 0 0 0 0 0 1
cell fill 3 56 0 0 0 0 0 0 0
cell fill 3 62 0 0 0 0 0 0 1
cell fill 3 64 0 0 0 0 0 0 0
cell fill 4 0 0 0 0 0 0 0 0
cell fill 4 2 0 0 0 0 0 0 1
cell fill 4 4 0 0 0 0 0 0 0
cell fill 4 6 0 0 0 0 0 0 0
cell fill 4 10 0 0 0 0 0 0 1
cell fill 4 12 0 0 0 0 0 0 0
cell fill 4 18 0 0 0 0 0 0 1
cell fill 4 20 0 0 0 0 0 0 0
cell fill 4 26 0 0 0 0 0 0 1
cell fill 4 28 0 0 0 0 0 0 0
cell fill 4 34 0 0 0 0 0 0 1
cell fill 4 36 0 0 0 0 0 0 0
cell fill 4 42 0 0 0 0 0 0 1
cell fill 4 44 0 0 0 0 0 0 0
cell fill 4 50 0 0 0 0 0 0 1
cell fill 4 52 0 0 0 0 0 0 0
cell fill 4 58 0 0 0 0 0 0 1
cell fill 4 60 0 0 0 0 0 0 0
cell fill 4 66 0 0 0 0 0 0 1
cell fill 4 68 0 0 0 0 0 0 0
cell fill 5 0 0 0 0 0 0 0 1
cell fill 5 2 0 0 0 0 0 0 0
cell fill 6 0 0 0 0 0 0 0 000000
cell fill 6 2 0 0 0 0 0 0 000000
cell fill 6 4 0 0 0 0 0 0 000001
cell fill 6 6 0 0 0 0 0 0 000001
cell fill 6 8 0 0 0 0 0 0 000001
cell fill 6 10 0 0 0 0 0 0 000010
cell fill 6 12 0 0 0 0 0 0 000010
cell fill 6 14 0 0 0 0 0 0 000010
cell fill 6 16 0 0 0 0 0 0 000011
cell fill 6 18 0 0 0 0 0 0 000011
cell fill 6 20 0 0 0 0 0 0 000011
cell fill 6 22 0 0 0 0 0 0 000100
cell fill 6 24 0 0 0 0 0 0 000100
cell fill 6 26 0 0 0 0 0 0 000100
cell fill 6 28 0 0 0 0 0 0 000101
cell fill 6 30 0 0 0 0 0 0 000101
cell fill 6 32 0 0 0 0 0 0 000101
cell fill 6 34 0 0 0 0 0 0 000110
cell fill 6 36 0 0 0 0 0 0 000110
cell fill 6 38 0 0 0 0 0 0 000110
cell fill 6 40 0 0 0 0 0 0 000111
cell fill 6 42 0 0 0 0 0 0 000111
cell fill 6 44 0 0 0 0 0 0 000111
cell fill 6 46 0 0 0 0 0 0 001000
cell fill 6 48 0 0 0 0 0 0 001000
cell fill 6 50 0 0 0 0 0 0 001000
cell fill 6 52 0 0 0 0 0 0 001001
cell fill 6 54 0 0 0 0 0 0 001001
cell fill 6 56 0 0 0 0 0 0 001001
cell fill 6 60 0 0 0 0 0 0 001010
cell fill 6 62 0 0 0 0 0 0 001010
cell fill 6 64 0 0 0 0 0 0 001010
cell fill 6 66 0 0 0 0 0 0 001011
cell fill 6 68 0 0 0 0 0 0 001011
time info 50 50 10 10 50 50 0 1 ns
font save -14 0 400 49 0 0 0 0 Times New Roman
src mod 0 2599040208 29714952 8 0 0 0 0 stack.vhd
utd false 0 0 0 0 0 0 0 0 
cellenab on 0 0 0 0 0 0 0 0 
grid on 0 0 0 0 0 0 0 0 
com add 1 0 50 215 11 0 -71 0 Waveform created by
HDL Bencher 4.1i
Source = stack.vhd
Sun Jun 05 18:58:06 2005
type info 0 0 0 0 0 0 0 0 std_logicBITDOWNTO
type info 31 0 0 0 0 0 0 0 std_logic_vectorVECTORDOWNTO
opt vhdl87 0 0 0 0 0 0 0 0 
