{"status": 1, "complete": 1, "list": {"4004773562": {"item_id": "4004773562", "resolved_id": "4004773562", "given_url": "https://semiwiki.com/lithography/341439-application-specific-lithography-avoiding-stochastic-defects-and-image-imbalance-in-6-track-cells/", "given_title": "Application Specific Lithography: Avoiding Stochastic Defects and Image Imb", "favorite": "0", "status": "1", "time_added": "1707581576", "time_updated": "1707628204", "time_read": "1707628204", "time_favorited": "0", "sort_id": 0, "resolved_title": "Application Specific Lithography: Avoiding Stochastic Defects and Image Imbalance in 6-Track Cells", "resolved_url": "https://semiwiki.com/lithography/341439-application-specific-lithography-avoiding-stochastic-defects-and-image-imbalance-in-6-track-cells/", "excerpt": "The discussion of any particular lithographic application often refers to imaging a single pitch, e.g., 30 nm pitch for a 5nm-family track metal scenario. However, it is always necessary to confirm the selected patterning techniques on the actual use case.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "1", "word_count": "554", "lang": "en", "time_to_read": 3, "top_image_url": "https://semiwiki.com/wp-content/uploads/2024/01/Application-Specific-Lithography-1200x776.png", "tags": {"lithography": {"item_id": "4004773562", "tag": "lithography"}, "semiconductors": {"item_id": "4004773562", "tag": "semiconductors"}}, "authors": {"129711138": {"item_id": "4004773562", "author_id": "129711138", "name": "Fred Chen", "url": "https://semiwiki.com/author/fred-chen/"}}, "image": {"item_id": "4004773562", "src": "https://semiwiki.com/wp-content/uploads/2024/02/30-nm-pitch-6-track-SAQP-956x1200.png", "width": "525", "height": "659"}, "images": {"1": {"item_id": "4004773562", "image_id": "1", "src": "https://semiwiki.com/wp-content/uploads/2024/02/30-nm-pitch-6-track-SAQP-956x1200.png", "width": "525", "height": "659", "credit": "", "caption": ""}}, "listen_duration_estimate": 214}, "3830048336": {"item_id": "3830048336", "resolved_id": "3830048336", "given_url": "https://www.tomshardware.com/news/nvidia-tackles-chipmaking-process-claims-40x-speed-up-with-culitho", "given_title": "", "favorite": "0", "status": "1", "time_added": "1679419487", "time_updated": "1679424710", "time_read": "1679424709", "time_favorited": "0", "sort_id": 1, "resolved_title": "Nvidia Tackles Chipmaking Process, Claims 40X Speed Up with cuLitho", "resolved_url": "https://www.tomshardware.com/news/nvidia-tackles-chipmaking-process-claims-40x-speed-up-with-culitho", "excerpt": "At GTC 2023, Nvidia announced its new cuLitho software library for speeding up a critical bottleneck in the semiconductor manufacturing workflow. The new library speeds computational lithography, a technique used to create photomasks for chip production.", "is_article": "1", "is_index": "0", "has_video": "0", "has_image": "0", "word_count": "710", "lang": "en", "time_to_read": 3, "top_image_url": "https://cdn.mos.cms.futurecdn.net/Vu6N9RDjut8Yy6FiGKNSCB-1200-80.png", "tags": {"gpus": {"item_id": "3830048336", "tag": "gpus"}, "lithography": {"item_id": "3830048336", "tag": "lithography"}, "machine-vision": {"item_id": "3830048336", "tag": "machine-vision"}, "semiconductors": {"item_id": "3830048336", "tag": "semiconductors"}}, "authors": {"121060879": {"item_id": "3830048336", "author_id": "121060879", "name": "Paul Alcorn", "url": "https://www.tomshardware.com/author/paul-alcorn"}}, "domain_metadata": {"name": "Tom's Hardware", "logo": "https://logo.clearbit.com/tomshardware.com?size=800", "greyscale_logo": "https://logo.clearbit.com/tomshardware.com?size=800&greyscale=true"}, "listen_duration_estimate": 275}}, "error": nil, "search_meta": {"search_type": "normal"}, "since": 1709419444}