
Drone.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000b14c  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000005c8  0800b320  0800b320  0000c320  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800b8e8  0800b8e8  0000d1e8  2**0
                  CONTENTS
  4 .ARM          00000008  0800b8e8  0800b8e8  0000c8e8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800b8f0  0800b8f0  0000d1e8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800b8f0  0800b8f0  0000c8f0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800b8f4  0800b8f4  0000c8f4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001e8  20000000  0800b8f8  0000d000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000128dc  200001e8  0800bae0  0000d1e8  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20012ac4  0800bae0  0000dac4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000d1e8  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001fa1e  00000000  00000000  0000d218  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004661  00000000  00000000  0002cc36  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001838  00000000  00000000  00031298  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000012ab  00000000  00000000  00032ad0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00026cbb  00000000  00000000  00033d7b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001f00f  00000000  00000000  0005aa36  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000dfde2  00000000  00000000  00079a45  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00159827  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00007574  00000000  00000000  0015986c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000061  00000000  00000000  00160de0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	200001e8 	.word	0x200001e8
 80001ec:	00000000 	.word	0x00000000
 80001f0:	0800b304 	.word	0x0800b304

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	200001ec 	.word	0x200001ec
 800020c:	0800b304 	.word	0x0800b304

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <strlen>:
 80002b0:	4603      	mov	r3, r0
 80002b2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002b6:	2a00      	cmp	r2, #0
 80002b8:	d1fb      	bne.n	80002b2 <strlen+0x2>
 80002ba:	1a18      	subs	r0, r3, r0
 80002bc:	3801      	subs	r0, #1
 80002be:	4770      	bx	lr

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	@ 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	3c01      	subs	r4, #1
 80003fc:	bf28      	it	cs
 80003fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000402:	d2e9      	bcs.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_dcmpun>:
 8000b6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x10>
 8000b76:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b7a:	d10a      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x20>
 8000b86:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0001 	mov.w	r0, #1
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2iz>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000ba0:	d215      	bcs.n	8000bce <__aeabi_d2iz+0x36>
 8000ba2:	d511      	bpl.n	8000bc8 <__aeabi_d2iz+0x30>
 8000ba4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000ba8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bac:	d912      	bls.n	8000bd4 <__aeabi_d2iz+0x3c>
 8000bae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bb6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bba:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bbe:	fa23 f002 	lsr.w	r0, r3, r2
 8000bc2:	bf18      	it	ne
 8000bc4:	4240      	negne	r0, r0
 8000bc6:	4770      	bx	lr
 8000bc8:	f04f 0000 	mov.w	r0, #0
 8000bcc:	4770      	bx	lr
 8000bce:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bd2:	d105      	bne.n	8000be0 <__aeabi_d2iz+0x48>
 8000bd4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000bd8:	bf08      	it	eq
 8000bda:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop

08000be8 <__aeabi_uldivmod>:
 8000be8:	b953      	cbnz	r3, 8000c00 <__aeabi_uldivmod+0x18>
 8000bea:	b94a      	cbnz	r2, 8000c00 <__aeabi_uldivmod+0x18>
 8000bec:	2900      	cmp	r1, #0
 8000bee:	bf08      	it	eq
 8000bf0:	2800      	cmpeq	r0, #0
 8000bf2:	bf1c      	itt	ne
 8000bf4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bf8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bfc:	f000 b96a 	b.w	8000ed4 <__aeabi_idiv0>
 8000c00:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c04:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c08:	f000 f806 	bl	8000c18 <__udivmoddi4>
 8000c0c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c10:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c14:	b004      	add	sp, #16
 8000c16:	4770      	bx	lr

08000c18 <__udivmoddi4>:
 8000c18:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c1c:	9d08      	ldr	r5, [sp, #32]
 8000c1e:	460c      	mov	r4, r1
 8000c20:	2b00      	cmp	r3, #0
 8000c22:	d14e      	bne.n	8000cc2 <__udivmoddi4+0xaa>
 8000c24:	4694      	mov	ip, r2
 8000c26:	458c      	cmp	ip, r1
 8000c28:	4686      	mov	lr, r0
 8000c2a:	fab2 f282 	clz	r2, r2
 8000c2e:	d962      	bls.n	8000cf6 <__udivmoddi4+0xde>
 8000c30:	b14a      	cbz	r2, 8000c46 <__udivmoddi4+0x2e>
 8000c32:	f1c2 0320 	rsb	r3, r2, #32
 8000c36:	4091      	lsls	r1, r2
 8000c38:	fa20 f303 	lsr.w	r3, r0, r3
 8000c3c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000c40:	4319      	orrs	r1, r3
 8000c42:	fa00 fe02 	lsl.w	lr, r0, r2
 8000c46:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000c4a:	fa1f f68c 	uxth.w	r6, ip
 8000c4e:	fbb1 f4f7 	udiv	r4, r1, r7
 8000c52:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000c56:	fb07 1114 	mls	r1, r7, r4, r1
 8000c5a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c5e:	fb04 f106 	mul.w	r1, r4, r6
 8000c62:	4299      	cmp	r1, r3
 8000c64:	d90a      	bls.n	8000c7c <__udivmoddi4+0x64>
 8000c66:	eb1c 0303 	adds.w	r3, ip, r3
 8000c6a:	f104 30ff 	add.w	r0, r4, #4294967295
 8000c6e:	f080 8112 	bcs.w	8000e96 <__udivmoddi4+0x27e>
 8000c72:	4299      	cmp	r1, r3
 8000c74:	f240 810f 	bls.w	8000e96 <__udivmoddi4+0x27e>
 8000c78:	3c02      	subs	r4, #2
 8000c7a:	4463      	add	r3, ip
 8000c7c:	1a59      	subs	r1, r3, r1
 8000c7e:	fa1f f38e 	uxth.w	r3, lr
 8000c82:	fbb1 f0f7 	udiv	r0, r1, r7
 8000c86:	fb07 1110 	mls	r1, r7, r0, r1
 8000c8a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c8e:	fb00 f606 	mul.w	r6, r0, r6
 8000c92:	429e      	cmp	r6, r3
 8000c94:	d90a      	bls.n	8000cac <__udivmoddi4+0x94>
 8000c96:	eb1c 0303 	adds.w	r3, ip, r3
 8000c9a:	f100 31ff 	add.w	r1, r0, #4294967295
 8000c9e:	f080 80fc 	bcs.w	8000e9a <__udivmoddi4+0x282>
 8000ca2:	429e      	cmp	r6, r3
 8000ca4:	f240 80f9 	bls.w	8000e9a <__udivmoddi4+0x282>
 8000ca8:	4463      	add	r3, ip
 8000caa:	3802      	subs	r0, #2
 8000cac:	1b9b      	subs	r3, r3, r6
 8000cae:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000cb2:	2100      	movs	r1, #0
 8000cb4:	b11d      	cbz	r5, 8000cbe <__udivmoddi4+0xa6>
 8000cb6:	40d3      	lsrs	r3, r2
 8000cb8:	2200      	movs	r2, #0
 8000cba:	e9c5 3200 	strd	r3, r2, [r5]
 8000cbe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cc2:	428b      	cmp	r3, r1
 8000cc4:	d905      	bls.n	8000cd2 <__udivmoddi4+0xba>
 8000cc6:	b10d      	cbz	r5, 8000ccc <__udivmoddi4+0xb4>
 8000cc8:	e9c5 0100 	strd	r0, r1, [r5]
 8000ccc:	2100      	movs	r1, #0
 8000cce:	4608      	mov	r0, r1
 8000cd0:	e7f5      	b.n	8000cbe <__udivmoddi4+0xa6>
 8000cd2:	fab3 f183 	clz	r1, r3
 8000cd6:	2900      	cmp	r1, #0
 8000cd8:	d146      	bne.n	8000d68 <__udivmoddi4+0x150>
 8000cda:	42a3      	cmp	r3, r4
 8000cdc:	d302      	bcc.n	8000ce4 <__udivmoddi4+0xcc>
 8000cde:	4290      	cmp	r0, r2
 8000ce0:	f0c0 80f0 	bcc.w	8000ec4 <__udivmoddi4+0x2ac>
 8000ce4:	1a86      	subs	r6, r0, r2
 8000ce6:	eb64 0303 	sbc.w	r3, r4, r3
 8000cea:	2001      	movs	r0, #1
 8000cec:	2d00      	cmp	r5, #0
 8000cee:	d0e6      	beq.n	8000cbe <__udivmoddi4+0xa6>
 8000cf0:	e9c5 6300 	strd	r6, r3, [r5]
 8000cf4:	e7e3      	b.n	8000cbe <__udivmoddi4+0xa6>
 8000cf6:	2a00      	cmp	r2, #0
 8000cf8:	f040 8090 	bne.w	8000e1c <__udivmoddi4+0x204>
 8000cfc:	eba1 040c 	sub.w	r4, r1, ip
 8000d00:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000d04:	fa1f f78c 	uxth.w	r7, ip
 8000d08:	2101      	movs	r1, #1
 8000d0a:	fbb4 f6f8 	udiv	r6, r4, r8
 8000d0e:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000d12:	fb08 4416 	mls	r4, r8, r6, r4
 8000d16:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000d1a:	fb07 f006 	mul.w	r0, r7, r6
 8000d1e:	4298      	cmp	r0, r3
 8000d20:	d908      	bls.n	8000d34 <__udivmoddi4+0x11c>
 8000d22:	eb1c 0303 	adds.w	r3, ip, r3
 8000d26:	f106 34ff 	add.w	r4, r6, #4294967295
 8000d2a:	d202      	bcs.n	8000d32 <__udivmoddi4+0x11a>
 8000d2c:	4298      	cmp	r0, r3
 8000d2e:	f200 80cd 	bhi.w	8000ecc <__udivmoddi4+0x2b4>
 8000d32:	4626      	mov	r6, r4
 8000d34:	1a1c      	subs	r4, r3, r0
 8000d36:	fa1f f38e 	uxth.w	r3, lr
 8000d3a:	fbb4 f0f8 	udiv	r0, r4, r8
 8000d3e:	fb08 4410 	mls	r4, r8, r0, r4
 8000d42:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000d46:	fb00 f707 	mul.w	r7, r0, r7
 8000d4a:	429f      	cmp	r7, r3
 8000d4c:	d908      	bls.n	8000d60 <__udivmoddi4+0x148>
 8000d4e:	eb1c 0303 	adds.w	r3, ip, r3
 8000d52:	f100 34ff 	add.w	r4, r0, #4294967295
 8000d56:	d202      	bcs.n	8000d5e <__udivmoddi4+0x146>
 8000d58:	429f      	cmp	r7, r3
 8000d5a:	f200 80b0 	bhi.w	8000ebe <__udivmoddi4+0x2a6>
 8000d5e:	4620      	mov	r0, r4
 8000d60:	1bdb      	subs	r3, r3, r7
 8000d62:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000d66:	e7a5      	b.n	8000cb4 <__udivmoddi4+0x9c>
 8000d68:	f1c1 0620 	rsb	r6, r1, #32
 8000d6c:	408b      	lsls	r3, r1
 8000d6e:	fa22 f706 	lsr.w	r7, r2, r6
 8000d72:	431f      	orrs	r7, r3
 8000d74:	fa20 fc06 	lsr.w	ip, r0, r6
 8000d78:	fa04 f301 	lsl.w	r3, r4, r1
 8000d7c:	ea43 030c 	orr.w	r3, r3, ip
 8000d80:	40f4      	lsrs	r4, r6
 8000d82:	fa00 f801 	lsl.w	r8, r0, r1
 8000d86:	0c38      	lsrs	r0, r7, #16
 8000d88:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000d8c:	fbb4 fef0 	udiv	lr, r4, r0
 8000d90:	fa1f fc87 	uxth.w	ip, r7
 8000d94:	fb00 441e 	mls	r4, r0, lr, r4
 8000d98:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000d9c:	fb0e f90c 	mul.w	r9, lr, ip
 8000da0:	45a1      	cmp	r9, r4
 8000da2:	fa02 f201 	lsl.w	r2, r2, r1
 8000da6:	d90a      	bls.n	8000dbe <__udivmoddi4+0x1a6>
 8000da8:	193c      	adds	r4, r7, r4
 8000daa:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000dae:	f080 8084 	bcs.w	8000eba <__udivmoddi4+0x2a2>
 8000db2:	45a1      	cmp	r9, r4
 8000db4:	f240 8081 	bls.w	8000eba <__udivmoddi4+0x2a2>
 8000db8:	f1ae 0e02 	sub.w	lr, lr, #2
 8000dbc:	443c      	add	r4, r7
 8000dbe:	eba4 0409 	sub.w	r4, r4, r9
 8000dc2:	fa1f f983 	uxth.w	r9, r3
 8000dc6:	fbb4 f3f0 	udiv	r3, r4, r0
 8000dca:	fb00 4413 	mls	r4, r0, r3, r4
 8000dce:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000dd2:	fb03 fc0c 	mul.w	ip, r3, ip
 8000dd6:	45a4      	cmp	ip, r4
 8000dd8:	d907      	bls.n	8000dea <__udivmoddi4+0x1d2>
 8000dda:	193c      	adds	r4, r7, r4
 8000ddc:	f103 30ff 	add.w	r0, r3, #4294967295
 8000de0:	d267      	bcs.n	8000eb2 <__udivmoddi4+0x29a>
 8000de2:	45a4      	cmp	ip, r4
 8000de4:	d965      	bls.n	8000eb2 <__udivmoddi4+0x29a>
 8000de6:	3b02      	subs	r3, #2
 8000de8:	443c      	add	r4, r7
 8000dea:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000dee:	fba0 9302 	umull	r9, r3, r0, r2
 8000df2:	eba4 040c 	sub.w	r4, r4, ip
 8000df6:	429c      	cmp	r4, r3
 8000df8:	46ce      	mov	lr, r9
 8000dfa:	469c      	mov	ip, r3
 8000dfc:	d351      	bcc.n	8000ea2 <__udivmoddi4+0x28a>
 8000dfe:	d04e      	beq.n	8000e9e <__udivmoddi4+0x286>
 8000e00:	b155      	cbz	r5, 8000e18 <__udivmoddi4+0x200>
 8000e02:	ebb8 030e 	subs.w	r3, r8, lr
 8000e06:	eb64 040c 	sbc.w	r4, r4, ip
 8000e0a:	fa04 f606 	lsl.w	r6, r4, r6
 8000e0e:	40cb      	lsrs	r3, r1
 8000e10:	431e      	orrs	r6, r3
 8000e12:	40cc      	lsrs	r4, r1
 8000e14:	e9c5 6400 	strd	r6, r4, [r5]
 8000e18:	2100      	movs	r1, #0
 8000e1a:	e750      	b.n	8000cbe <__udivmoddi4+0xa6>
 8000e1c:	f1c2 0320 	rsb	r3, r2, #32
 8000e20:	fa20 f103 	lsr.w	r1, r0, r3
 8000e24:	fa0c fc02 	lsl.w	ip, ip, r2
 8000e28:	fa24 f303 	lsr.w	r3, r4, r3
 8000e2c:	4094      	lsls	r4, r2
 8000e2e:	430c      	orrs	r4, r1
 8000e30:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000e34:	fa00 fe02 	lsl.w	lr, r0, r2
 8000e38:	fa1f f78c 	uxth.w	r7, ip
 8000e3c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000e40:	fb08 3110 	mls	r1, r8, r0, r3
 8000e44:	0c23      	lsrs	r3, r4, #16
 8000e46:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000e4a:	fb00 f107 	mul.w	r1, r0, r7
 8000e4e:	4299      	cmp	r1, r3
 8000e50:	d908      	bls.n	8000e64 <__udivmoddi4+0x24c>
 8000e52:	eb1c 0303 	adds.w	r3, ip, r3
 8000e56:	f100 36ff 	add.w	r6, r0, #4294967295
 8000e5a:	d22c      	bcs.n	8000eb6 <__udivmoddi4+0x29e>
 8000e5c:	4299      	cmp	r1, r3
 8000e5e:	d92a      	bls.n	8000eb6 <__udivmoddi4+0x29e>
 8000e60:	3802      	subs	r0, #2
 8000e62:	4463      	add	r3, ip
 8000e64:	1a5b      	subs	r3, r3, r1
 8000e66:	b2a4      	uxth	r4, r4
 8000e68:	fbb3 f1f8 	udiv	r1, r3, r8
 8000e6c:	fb08 3311 	mls	r3, r8, r1, r3
 8000e70:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000e74:	fb01 f307 	mul.w	r3, r1, r7
 8000e78:	42a3      	cmp	r3, r4
 8000e7a:	d908      	bls.n	8000e8e <__udivmoddi4+0x276>
 8000e7c:	eb1c 0404 	adds.w	r4, ip, r4
 8000e80:	f101 36ff 	add.w	r6, r1, #4294967295
 8000e84:	d213      	bcs.n	8000eae <__udivmoddi4+0x296>
 8000e86:	42a3      	cmp	r3, r4
 8000e88:	d911      	bls.n	8000eae <__udivmoddi4+0x296>
 8000e8a:	3902      	subs	r1, #2
 8000e8c:	4464      	add	r4, ip
 8000e8e:	1ae4      	subs	r4, r4, r3
 8000e90:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000e94:	e739      	b.n	8000d0a <__udivmoddi4+0xf2>
 8000e96:	4604      	mov	r4, r0
 8000e98:	e6f0      	b.n	8000c7c <__udivmoddi4+0x64>
 8000e9a:	4608      	mov	r0, r1
 8000e9c:	e706      	b.n	8000cac <__udivmoddi4+0x94>
 8000e9e:	45c8      	cmp	r8, r9
 8000ea0:	d2ae      	bcs.n	8000e00 <__udivmoddi4+0x1e8>
 8000ea2:	ebb9 0e02 	subs.w	lr, r9, r2
 8000ea6:	eb63 0c07 	sbc.w	ip, r3, r7
 8000eaa:	3801      	subs	r0, #1
 8000eac:	e7a8      	b.n	8000e00 <__udivmoddi4+0x1e8>
 8000eae:	4631      	mov	r1, r6
 8000eb0:	e7ed      	b.n	8000e8e <__udivmoddi4+0x276>
 8000eb2:	4603      	mov	r3, r0
 8000eb4:	e799      	b.n	8000dea <__udivmoddi4+0x1d2>
 8000eb6:	4630      	mov	r0, r6
 8000eb8:	e7d4      	b.n	8000e64 <__udivmoddi4+0x24c>
 8000eba:	46d6      	mov	lr, sl
 8000ebc:	e77f      	b.n	8000dbe <__udivmoddi4+0x1a6>
 8000ebe:	4463      	add	r3, ip
 8000ec0:	3802      	subs	r0, #2
 8000ec2:	e74d      	b.n	8000d60 <__udivmoddi4+0x148>
 8000ec4:	4606      	mov	r6, r0
 8000ec6:	4623      	mov	r3, r4
 8000ec8:	4608      	mov	r0, r1
 8000eca:	e70f      	b.n	8000cec <__udivmoddi4+0xd4>
 8000ecc:	3e02      	subs	r6, #2
 8000ece:	4463      	add	r3, ip
 8000ed0:	e730      	b.n	8000d34 <__udivmoddi4+0x11c>
 8000ed2:	bf00      	nop

08000ed4 <__aeabi_idiv0>:
 8000ed4:	4770      	bx	lr
 8000ed6:	bf00      	nop

08000ed8 <compute_compensations>:
/******************************/
/*			HELPER FUNCTIONS			*/
/******************************/

static inline void compute_compensations(BMP388_COMP * const bmp388_comp,
																				 uint8_t const * const DATA) {
 8000ed8:	b480      	push	{r7}
 8000eda:	b083      	sub	sp, #12
 8000edc:	af00      	add	r7, sp, #0
 8000ede:	6078      	str	r0, [r7, #4]
 8000ee0:	6039      	str	r1, [r7, #0]
	bmp388_comp->T1 =  (float)((DATA[2] << 8) | DATA[1]) * 256.f;
 8000ee2:	683b      	ldr	r3, [r7, #0]
 8000ee4:	3302      	adds	r3, #2
 8000ee6:	781b      	ldrb	r3, [r3, #0]
 8000ee8:	021b      	lsls	r3, r3, #8
 8000eea:	683a      	ldr	r2, [r7, #0]
 8000eec:	3201      	adds	r2, #1
 8000eee:	7812      	ldrb	r2, [r2, #0]
 8000ef0:	4313      	orrs	r3, r2
 8000ef2:	ee07 3a90 	vmov	s15, r3
 8000ef6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000efa:	ed9f 7a74 	vldr	s14, [pc, #464]	@ 80010cc <compute_compensations+0x1f4>
 8000efe:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000f02:	687b      	ldr	r3, [r7, #4]
 8000f04:	edc3 7a00 	vstr	s15, [r3]
	bmp388_comp->T2 =  (float)((DATA[4] << 8) | DATA[3]) / 1073741824.f;
 8000f08:	683b      	ldr	r3, [r7, #0]
 8000f0a:	3304      	adds	r3, #4
 8000f0c:	781b      	ldrb	r3, [r3, #0]
 8000f0e:	021b      	lsls	r3, r3, #8
 8000f10:	683a      	ldr	r2, [r7, #0]
 8000f12:	3203      	adds	r2, #3
 8000f14:	7812      	ldrb	r2, [r2, #0]
 8000f16:	4313      	orrs	r3, r2
 8000f18:	ee07 3a90 	vmov	s15, r3
 8000f1c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000f20:	eddf 6a6b 	vldr	s13, [pc, #428]	@ 80010d0 <compute_compensations+0x1f8>
 8000f24:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000f28:	687b      	ldr	r3, [r7, #4]
 8000f2a:	edc3 7a01 	vstr	s15, [r3, #4]
	bmp388_comp->T3 =  (float)(DATA[5]) / 281474976710656.f;
 8000f2e:	683b      	ldr	r3, [r7, #0]
 8000f30:	3305      	adds	r3, #5
 8000f32:	781b      	ldrb	r3, [r3, #0]
 8000f34:	ee07 3a90 	vmov	s15, r3
 8000f38:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8000f3c:	eddf 6a65 	vldr	s13, [pc, #404]	@ 80010d4 <compute_compensations+0x1fc>
 8000f40:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000f44:	687b      	ldr	r3, [r7, #4]
 8000f46:	edc3 7a02 	vstr	s15, [r3, #8]
	bmp388_comp->P1 = ((float)((DATA[7] << 8) | DATA[6]) - 16384.f) / 1048576.f;
 8000f4a:	683b      	ldr	r3, [r7, #0]
 8000f4c:	3307      	adds	r3, #7
 8000f4e:	781b      	ldrb	r3, [r3, #0]
 8000f50:	021b      	lsls	r3, r3, #8
 8000f52:	683a      	ldr	r2, [r7, #0]
 8000f54:	3206      	adds	r2, #6
 8000f56:	7812      	ldrb	r2, [r2, #0]
 8000f58:	4313      	orrs	r3, r2
 8000f5a:	ee07 3a90 	vmov	s15, r3
 8000f5e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000f62:	ed9f 7a5d 	vldr	s14, [pc, #372]	@ 80010d8 <compute_compensations+0x200>
 8000f66:	ee37 7ac7 	vsub.f32	s14, s15, s14
 8000f6a:	eddf 6a5c 	vldr	s13, [pc, #368]	@ 80010dc <compute_compensations+0x204>
 8000f6e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000f72:	687b      	ldr	r3, [r7, #4]
 8000f74:	edc3 7a03 	vstr	s15, [r3, #12]
	bmp388_comp->P2 = ((float)((DATA[9] << 8) | DATA[8]) - 16384.f) / 536870912.f;
 8000f78:	683b      	ldr	r3, [r7, #0]
 8000f7a:	3309      	adds	r3, #9
 8000f7c:	781b      	ldrb	r3, [r3, #0]
 8000f7e:	021b      	lsls	r3, r3, #8
 8000f80:	683a      	ldr	r2, [r7, #0]
 8000f82:	3208      	adds	r2, #8
 8000f84:	7812      	ldrb	r2, [r2, #0]
 8000f86:	4313      	orrs	r3, r2
 8000f88:	ee07 3a90 	vmov	s15, r3
 8000f8c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000f90:	ed9f 7a51 	vldr	s14, [pc, #324]	@ 80010d8 <compute_compensations+0x200>
 8000f94:	ee37 7ac7 	vsub.f32	s14, s15, s14
 8000f98:	eddf 6a51 	vldr	s13, [pc, #324]	@ 80010e0 <compute_compensations+0x208>
 8000f9c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000fa0:	687b      	ldr	r3, [r7, #4]
 8000fa2:	edc3 7a04 	vstr	s15, [r3, #16]
	bmp388_comp->P3 =  (float)(DATA[10]) / 4294967296.f;
 8000fa6:	683b      	ldr	r3, [r7, #0]
 8000fa8:	330a      	adds	r3, #10
 8000faa:	781b      	ldrb	r3, [r3, #0]
 8000fac:	ee07 3a90 	vmov	s15, r3
 8000fb0:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8000fb4:	eddf 6a4b 	vldr	s13, [pc, #300]	@ 80010e4 <compute_compensations+0x20c>
 8000fb8:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000fbc:	687b      	ldr	r3, [r7, #4]
 8000fbe:	edc3 7a05 	vstr	s15, [r3, #20]
	bmp388_comp->P4 =  (float)(DATA[11]) / 137438953472.f;
 8000fc2:	683b      	ldr	r3, [r7, #0]
 8000fc4:	330b      	adds	r3, #11
 8000fc6:	781b      	ldrb	r3, [r3, #0]
 8000fc8:	ee07 3a90 	vmov	s15, r3
 8000fcc:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8000fd0:	eddf 6a45 	vldr	s13, [pc, #276]	@ 80010e8 <compute_compensations+0x210>
 8000fd4:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000fd8:	687b      	ldr	r3, [r7, #4]
 8000fda:	edc3 7a06 	vstr	s15, [r3, #24]
	bmp388_comp->P5 =  (float)((DATA[13] << 8) | DATA[12]) * 8.f;
 8000fde:	683b      	ldr	r3, [r7, #0]
 8000fe0:	330d      	adds	r3, #13
 8000fe2:	781b      	ldrb	r3, [r3, #0]
 8000fe4:	021b      	lsls	r3, r3, #8
 8000fe6:	683a      	ldr	r2, [r7, #0]
 8000fe8:	320c      	adds	r2, #12
 8000fea:	7812      	ldrb	r2, [r2, #0]
 8000fec:	4313      	orrs	r3, r2
 8000fee:	ee07 3a90 	vmov	s15, r3
 8000ff2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000ff6:	eeb2 7a00 	vmov.f32	s14, #32	@ 0x41000000  8.0
 8000ffa:	ee67 7a87 	vmul.f32	s15, s15, s14
 8000ffe:	687b      	ldr	r3, [r7, #4]
 8001000:	edc3 7a07 	vstr	s15, [r3, #28]
	bmp388_comp->P6 =  (float)((DATA[15] << 8) | DATA[14]) / 64.f;
 8001004:	683b      	ldr	r3, [r7, #0]
 8001006:	330f      	adds	r3, #15
 8001008:	781b      	ldrb	r3, [r3, #0]
 800100a:	021b      	lsls	r3, r3, #8
 800100c:	683a      	ldr	r2, [r7, #0]
 800100e:	320e      	adds	r2, #14
 8001010:	7812      	ldrb	r2, [r2, #0]
 8001012:	4313      	orrs	r3, r2
 8001014:	ee07 3a90 	vmov	s15, r3
 8001018:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800101c:	eddf 6a33 	vldr	s13, [pc, #204]	@ 80010ec <compute_compensations+0x214>
 8001020:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001024:	687b      	ldr	r3, [r7, #4]
 8001026:	edc3 7a08 	vstr	s15, [r3, #32]
	bmp388_comp->P7 =  (float)(DATA[16]) / 256.f;
 800102a:	683b      	ldr	r3, [r7, #0]
 800102c:	3310      	adds	r3, #16
 800102e:	781b      	ldrb	r3, [r3, #0]
 8001030:	ee07 3a90 	vmov	s15, r3
 8001034:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001038:	eddf 6a24 	vldr	s13, [pc, #144]	@ 80010cc <compute_compensations+0x1f4>
 800103c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001040:	687b      	ldr	r3, [r7, #4]
 8001042:	edc3 7a09 	vstr	s15, [r3, #36]	@ 0x24
	bmp388_comp->P8 =  (float)(DATA[17]) / 32768.f;
 8001046:	683b      	ldr	r3, [r7, #0]
 8001048:	3311      	adds	r3, #17
 800104a:	781b      	ldrb	r3, [r3, #0]
 800104c:	ee07 3a90 	vmov	s15, r3
 8001050:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001054:	eddf 6a26 	vldr	s13, [pc, #152]	@ 80010f0 <compute_compensations+0x218>
 8001058:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800105c:	687b      	ldr	r3, [r7, #4]
 800105e:	edc3 7a0a 	vstr	s15, [r3, #40]	@ 0x28
	bmp388_comp->P9 =  (float)((DATA[19] << 8) | DATA[18]) / 281474976710656.f;
 8001062:	683b      	ldr	r3, [r7, #0]
 8001064:	3313      	adds	r3, #19
 8001066:	781b      	ldrb	r3, [r3, #0]
 8001068:	021b      	lsls	r3, r3, #8
 800106a:	683a      	ldr	r2, [r7, #0]
 800106c:	3212      	adds	r2, #18
 800106e:	7812      	ldrb	r2, [r2, #0]
 8001070:	4313      	orrs	r3, r2
 8001072:	ee07 3a90 	vmov	s15, r3
 8001076:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800107a:	eddf 6a16 	vldr	s13, [pc, #88]	@ 80010d4 <compute_compensations+0x1fc>
 800107e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001082:	687b      	ldr	r3, [r7, #4]
 8001084:	edc3 7a0b 	vstr	s15, [r3, #44]	@ 0x2c
	bmp388_comp->P10 = (float)(DATA[20]) / 281474976710656.f;
 8001088:	683b      	ldr	r3, [r7, #0]
 800108a:	3314      	adds	r3, #20
 800108c:	781b      	ldrb	r3, [r3, #0]
 800108e:	ee07 3a90 	vmov	s15, r3
 8001092:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001096:	eddf 6a0f 	vldr	s13, [pc, #60]	@ 80010d4 <compute_compensations+0x1fc>
 800109a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800109e:	687b      	ldr	r3, [r7, #4]
 80010a0:	edc3 7a0c 	vstr	s15, [r3, #48]	@ 0x30
	bmp388_comp->P11 = (float)(DATA[21]) / 36893488147419103232.f;
 80010a4:	683b      	ldr	r3, [r7, #0]
 80010a6:	3315      	adds	r3, #21
 80010a8:	781b      	ldrb	r3, [r3, #0]
 80010aa:	ee07 3a90 	vmov	s15, r3
 80010ae:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80010b2:	eddf 6a10 	vldr	s13, [pc, #64]	@ 80010f4 <compute_compensations+0x21c>
 80010b6:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80010ba:	687b      	ldr	r3, [r7, #4]
 80010bc:	edc3 7a0d 	vstr	s15, [r3, #52]	@ 0x34
}
 80010c0:	bf00      	nop
 80010c2:	370c      	adds	r7, #12
 80010c4:	46bd      	mov	sp, r7
 80010c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010ca:	4770      	bx	lr
 80010cc:	43800000 	.word	0x43800000
 80010d0:	4e800000 	.word	0x4e800000
 80010d4:	57800000 	.word	0x57800000
 80010d8:	46800000 	.word	0x46800000
 80010dc:	49800000 	.word	0x49800000
 80010e0:	4e000000 	.word	0x4e000000
 80010e4:	4f800000 	.word	0x4f800000
 80010e8:	52000000 	.word	0x52000000
 80010ec:	42800000 	.word	0x42800000
 80010f0:	47000000 	.word	0x47000000
 80010f4:	60000000 	.word	0x60000000

080010f8 <compensate_temperature>:

static inline void compensate_temperature(BMP388 * const bmp388,
																					BMP388_COMP * const bmp388_comp,
																					float const uncomp_temp) {
 80010f8:	b480      	push	{r7}
 80010fa:	b087      	sub	sp, #28
 80010fc:	af00      	add	r7, sp, #0
 80010fe:	60f8      	str	r0, [r7, #12]
 8001100:	60b9      	str	r1, [r7, #8]
 8001102:	ed87 0a01 	vstr	s0, [r7, #4]
	float partial_data1 = uncomp_temp - bmp388_comp->T1;
 8001106:	68bb      	ldr	r3, [r7, #8]
 8001108:	edd3 7a00 	vldr	s15, [r3]
 800110c:	ed97 7a01 	vldr	s14, [r7, #4]
 8001110:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001114:	edc7 7a05 	vstr	s15, [r7, #20]
	bmp388->temperature = \
			(partial_data1 * bmp388_comp->T2) + \
 8001118:	68bb      	ldr	r3, [r7, #8]
 800111a:	ed93 7a01 	vldr	s14, [r3, #4]
 800111e:	edd7 7a05 	vldr	s15, [r7, #20]
 8001122:	ee27 7a27 	vmul.f32	s14, s14, s15
			(partial_data1 * partial_data1) * bmp388_comp->T3;
 8001126:	edd7 7a05 	vldr	s15, [r7, #20]
 800112a:	ee67 6aa7 	vmul.f32	s13, s15, s15
 800112e:	68bb      	ldr	r3, [r7, #8]
 8001130:	edd3 7a02 	vldr	s15, [r3, #8]
 8001134:	ee66 7aa7 	vmul.f32	s15, s13, s15
			(partial_data1 * bmp388_comp->T2) + \
 8001138:	ee77 7a27 	vadd.f32	s15, s14, s15
	bmp388->temperature = \
 800113c:	68fb      	ldr	r3, [r7, #12]
 800113e:	edc3 7a00 	vstr	s15, [r3]
}
 8001142:	bf00      	nop
 8001144:	371c      	adds	r7, #28
 8001146:	46bd      	mov	sp, r7
 8001148:	f85d 7b04 	ldr.w	r7, [sp], #4
 800114c:	4770      	bx	lr

0800114e <compensate_pressure>:

static inline void compensate_pressure(BMP388 * const bmp388,
																			 BMP388_COMP * const bmp388_comp,
																			 float const uncomp_pres) {
 800114e:	b480      	push	{r7}
 8001150:	b089      	sub	sp, #36	@ 0x24
 8001152:	af00      	add	r7, sp, #0
 8001154:	60f8      	str	r0, [r7, #12]
 8001156:	60b9      	str	r1, [r7, #8]
 8001158:	ed87 0a01 	vstr	s0, [r7, #4]
	const float temperature = bmp388->temperature;
 800115c:	68fb      	ldr	r3, [r7, #12]
 800115e:	681b      	ldr	r3, [r3, #0]
 8001160:	61fb      	str	r3, [r7, #28]
	float partial_out1 = \
	      (bmp388_comp->P5) + \
 8001162:	68bb      	ldr	r3, [r7, #8]
 8001164:	ed93 7a07 	vldr	s14, [r3, #28]
	      (bmp388_comp->P6 * temperature) + \
 8001168:	68bb      	ldr	r3, [r7, #8]
 800116a:	edd3 6a08 	vldr	s13, [r3, #32]
 800116e:	edd7 7a07 	vldr	s15, [r7, #28]
 8001172:	ee66 7aa7 	vmul.f32	s15, s13, s15
	      (bmp388_comp->P5) + \
 8001176:	ee37 7a27 	vadd.f32	s14, s14, s15
	      (bmp388_comp->P7 * temperature * temperature) + \
 800117a:	68bb      	ldr	r3, [r7, #8]
 800117c:	edd3 6a09 	vldr	s13, [r3, #36]	@ 0x24
 8001180:	edd7 7a07 	vldr	s15, [r7, #28]
 8001184:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8001188:	edd7 7a07 	vldr	s15, [r7, #28]
 800118c:	ee66 7aa7 	vmul.f32	s15, s13, s15
	      (bmp388_comp->P6 * temperature) + \
 8001190:	ee37 7a27 	vadd.f32	s14, s14, s15
	      (bmp388_comp->P8 * temperature * temperature * temperature);
 8001194:	68bb      	ldr	r3, [r7, #8]
 8001196:	edd3 6a0a 	vldr	s13, [r3, #40]	@ 0x28
 800119a:	edd7 7a07 	vldr	s15, [r7, #28]
 800119e:	ee66 6aa7 	vmul.f32	s13, s13, s15
 80011a2:	edd7 7a07 	vldr	s15, [r7, #28]
 80011a6:	ee66 6aa7 	vmul.f32	s13, s13, s15
 80011aa:	edd7 7a07 	vldr	s15, [r7, #28]
 80011ae:	ee66 7aa7 	vmul.f32	s15, s13, s15
	float partial_out1 = \
 80011b2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80011b6:	edc7 7a06 	vstr	s15, [r7, #24]
	float partial_out2 = uncomp_pres * \
			(bmp388_comp->P1 + \
 80011ba:	68bb      	ldr	r3, [r7, #8]
 80011bc:	ed93 7a03 	vldr	s14, [r3, #12]
			(bmp388_comp->P2 * temperature) + \
 80011c0:	68bb      	ldr	r3, [r7, #8]
 80011c2:	edd3 6a04 	vldr	s13, [r3, #16]
 80011c6:	edd7 7a07 	vldr	s15, [r7, #28]
 80011ca:	ee66 7aa7 	vmul.f32	s15, s13, s15
			(bmp388_comp->P1 + \
 80011ce:	ee37 7a27 	vadd.f32	s14, s14, s15
			(bmp388_comp->P3 * temperature * temperature) + \
 80011d2:	68bb      	ldr	r3, [r7, #8]
 80011d4:	edd3 6a05 	vldr	s13, [r3, #20]
 80011d8:	edd7 7a07 	vldr	s15, [r7, #28]
 80011dc:	ee66 6aa7 	vmul.f32	s13, s13, s15
 80011e0:	edd7 7a07 	vldr	s15, [r7, #28]
 80011e4:	ee66 7aa7 	vmul.f32	s15, s13, s15
			(bmp388_comp->P2 * temperature) + \
 80011e8:	ee37 7a27 	vadd.f32	s14, s14, s15
			(bmp388_comp->P4 * temperature * temperature * temperature));
 80011ec:	68bb      	ldr	r3, [r7, #8]
 80011ee:	edd3 6a06 	vldr	s13, [r3, #24]
 80011f2:	edd7 7a07 	vldr	s15, [r7, #28]
 80011f6:	ee66 6aa7 	vmul.f32	s13, s13, s15
 80011fa:	edd7 7a07 	vldr	s15, [r7, #28]
 80011fe:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8001202:	edd7 7a07 	vldr	s15, [r7, #28]
 8001206:	ee66 7aa7 	vmul.f32	s15, s13, s15
			(bmp388_comp->P3 * temperature * temperature) + \
 800120a:	ee77 7a27 	vadd.f32	s15, s14, s15
	float partial_out2 = uncomp_pres * \
 800120e:	ed97 7a01 	vldr	s14, [r7, #4]
 8001212:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001216:	edc7 7a05 	vstr	s15, [r7, #20]
	float partial_out3 = (uncomp_pres * uncomp_pres) * \
 800121a:	edd7 7a01 	vldr	s15, [r7, #4]
 800121e:	ee27 7aa7 	vmul.f32	s14, s15, s15
			(bmp388_comp->P9 + bmp388_comp->P10 * temperature) + \
 8001222:	68bb      	ldr	r3, [r7, #8]
 8001224:	edd3 6a0b 	vldr	s13, [r3, #44]	@ 0x2c
 8001228:	68bb      	ldr	r3, [r7, #8]
 800122a:	ed93 6a0c 	vldr	s12, [r3, #48]	@ 0x30
 800122e:	edd7 7a07 	vldr	s15, [r7, #28]
 8001232:	ee66 7a27 	vmul.f32	s15, s12, s15
 8001236:	ee76 7aa7 	vadd.f32	s15, s13, s15
	float partial_out3 = (uncomp_pres * uncomp_pres) * \
 800123a:	ee27 7a27 	vmul.f32	s14, s14, s15
			(uncomp_pres * uncomp_pres * uncomp_pres * bmp388_comp->P11);\
 800123e:	edd7 7a01 	vldr	s15, [r7, #4]
 8001242:	ee67 6aa7 	vmul.f32	s13, s15, s15
 8001246:	edd7 7a01 	vldr	s15, [r7, #4]
 800124a:	ee66 6aa7 	vmul.f32	s13, s13, s15
 800124e:	68bb      	ldr	r3, [r7, #8]
 8001250:	edd3 7a0d 	vldr	s15, [r3, #52]	@ 0x34
 8001254:	ee66 7aa7 	vmul.f32	s15, s13, s15
	float partial_out3 = (uncomp_pres * uncomp_pres) * \
 8001258:	ee77 7a27 	vadd.f32	s15, s14, s15
 800125c:	edc7 7a04 	vstr	s15, [r7, #16]
	bmp388->pressure = partial_out1 + partial_out2 + partial_out3;
 8001260:	ed97 7a06 	vldr	s14, [r7, #24]
 8001264:	edd7 7a05 	vldr	s15, [r7, #20]
 8001268:	ee37 7a27 	vadd.f32	s14, s14, s15
 800126c:	edd7 7a04 	vldr	s15, [r7, #16]
 8001270:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001274:	68fb      	ldr	r3, [r7, #12]
 8001276:	edc3 7a01 	vstr	s15, [r3, #4]
}
 800127a:	bf00      	nop
 800127c:	3724      	adds	r7, #36	@ 0x24
 800127e:	46bd      	mov	sp, r7
 8001280:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001284:	4770      	bx	lr
	...

08001288 <transmit_receive>:

static inline void transmit_receive(uint8_t const * const TX,
																		uint8_t const NUM_TX,
																		uint8_t * const RX,
																		uint8_t const NUM_RX,
																		SPI_HandleTypeDef * const hspi) {
 8001288:	b580      	push	{r7, lr}
 800128a:	b084      	sub	sp, #16
 800128c:	af00      	add	r7, sp, #0
 800128e:	60f8      	str	r0, [r7, #12]
 8001290:	607a      	str	r2, [r7, #4]
 8001292:	461a      	mov	r2, r3
 8001294:	460b      	mov	r3, r1
 8001296:	72fb      	strb	r3, [r7, #11]
 8001298:	4613      	mov	r3, r2
 800129a:	72bb      	strb	r3, [r7, #10]
	taskENTER_CRITICAL();
 800129c:	f006 fe84 	bl	8007fa8 <vPortEnterCritical>
	HAL_GPIO_WritePin(GPIOx, GPIO_PINx, GPIO_PIN_RESET);
 80012a0:	2200      	movs	r2, #0
 80012a2:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80012a6:	480f      	ldr	r0, [pc, #60]	@ (80012e4 <transmit_receive+0x5c>)
 80012a8:	f001 fb94 	bl	80029d4 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(hspi, (uint8_t *)TX, NUM_TX, HAL_MAX_DELAY);
 80012ac:	7afb      	ldrb	r3, [r7, #11]
 80012ae:	b29a      	uxth	r2, r3
 80012b0:	f04f 33ff 	mov.w	r3, #4294967295
 80012b4:	68f9      	ldr	r1, [r7, #12]
 80012b6:	69b8      	ldr	r0, [r7, #24]
 80012b8:	f002 fa49 	bl	800374e <HAL_SPI_Transmit>
	HAL_SPI_Receive(hspi, (uint8_t *)RX, NUM_RX, HAL_MAX_DELAY);
 80012bc:	7abb      	ldrb	r3, [r7, #10]
 80012be:	b29a      	uxth	r2, r3
 80012c0:	f04f 33ff 	mov.w	r3, #4294967295
 80012c4:	6879      	ldr	r1, [r7, #4]
 80012c6:	69b8      	ldr	r0, [r7, #24]
 80012c8:	f002 fb84 	bl	80039d4 <HAL_SPI_Receive>
	HAL_GPIO_WritePin(GPIOx, GPIO_PINx, GPIO_PIN_SET);
 80012cc:	2201      	movs	r2, #1
 80012ce:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80012d2:	4804      	ldr	r0, [pc, #16]	@ (80012e4 <transmit_receive+0x5c>)
 80012d4:	f001 fb7e 	bl	80029d4 <HAL_GPIO_WritePin>
	taskEXIT_CRITICAL();
 80012d8:	f006 fe98 	bl	800800c <vPortExitCritical>
}
 80012dc:	bf00      	nop
 80012de:	3710      	adds	r7, #16
 80012e0:	46bd      	mov	sp, r7
 80012e2:	bd80      	pop	{r7, pc}
 80012e4:	40020400 	.word	0x40020400

080012e8 <BMP388_Setup>:
/*		  CORE FUNCTIONS		  	*/
/******************************/

BMP388_STATUS BMP388_Setup(BMP388 * const bmp388,
		 	 	 	 	 	 	 	 	 	 	 	 BMP388_COMP * const bmp388_comp,
													 SPI_HandleTypeDef * const hspi) {
 80012e8:	b580      	push	{r7, lr}
 80012ea:	b08e      	sub	sp, #56	@ 0x38
 80012ec:	af02      	add	r7, sp, #8
 80012ee:	60f8      	str	r0, [r7, #12]
 80012f0:	60b9      	str	r1, [r7, #8]
 80012f2:	607a      	str	r2, [r7, #4]
	// If expected CHIP ID is not received, return failure
	const uint8_t TX1[] = { READ | REG_WHO_AM_I };
 80012f4:	2380      	movs	r3, #128	@ 0x80
 80012f6:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
	uint8_t RX[22] = {0};
 80012fa:	2300      	movs	r3, #0
 80012fc:	617b      	str	r3, [r7, #20]
 80012fe:	f107 0318 	add.w	r3, r7, #24
 8001302:	2200      	movs	r2, #0
 8001304:	601a      	str	r2, [r3, #0]
 8001306:	605a      	str	r2, [r3, #4]
 8001308:	609a      	str	r2, [r3, #8]
 800130a:	60da      	str	r2, [r3, #12]
 800130c:	821a      	strh	r2, [r3, #16]

	transmit_receive(TX1, 1, RX, 2, hspi);
 800130e:	f107 0214 	add.w	r2, r7, #20
 8001312:	f107 002c 	add.w	r0, r7, #44	@ 0x2c
 8001316:	687b      	ldr	r3, [r7, #4]
 8001318:	9300      	str	r3, [sp, #0]
 800131a:	2302      	movs	r3, #2
 800131c:	2101      	movs	r1, #1
 800131e:	f7ff ffb3 	bl	8001288 <transmit_receive>

	if(RX[1] != 0x50) return BMP388_FAILURE;
 8001322:	7d7b      	ldrb	r3, [r7, #21]
 8001324:	2b50      	cmp	r3, #80	@ 0x50
 8001326:	d001      	beq.n	800132c <BMP388_Setup+0x44>
 8001328:	2301      	movs	r3, #1
 800132a:	e019      	b.n	8001360 <BMP388_Setup+0x78>

	// Otherwise, configure sensor and receive calibration values
  const uint8_t TX2[] = {
 800132c:	4a0e      	ldr	r2, [pc, #56]	@ (8001368 <BMP388_Setup+0x80>)
 800132e:	f107 0310 	add.w	r3, r7, #16
 8001332:	6812      	ldr	r2, [r2, #0]
 8001334:	4611      	mov	r1, r2
 8001336:	8019      	strh	r1, [r3, #0]
 8001338:	3302      	adds	r3, #2
 800133a:	0c12      	lsrs	r2, r2, #16
 800133c:	701a      	strb	r2, [r3, #0]
      WRITE | REG_PWR_CTRL,
      WRITE | PRES_ENABLE | TEMP_ENABLE | NORMAL_MODE,
      READ  | REG_CALIBRATION
  };

  transmit_receive(TX2, 3, RX, 22, hspi);
 800133e:	f107 0214 	add.w	r2, r7, #20
 8001342:	f107 0010 	add.w	r0, r7, #16
 8001346:	687b      	ldr	r3, [r7, #4]
 8001348:	9300      	str	r3, [sp, #0]
 800134a:	2316      	movs	r3, #22
 800134c:	2103      	movs	r1, #3
 800134e:	f7ff ff9b 	bl	8001288 <transmit_receive>
  compute_compensations(bmp388_comp, RX);
 8001352:	f107 0314 	add.w	r3, r7, #20
 8001356:	4619      	mov	r1, r3
 8001358:	68b8      	ldr	r0, [r7, #8]
 800135a:	f7ff fdbd 	bl	8000ed8 <compute_compensations>

  return BMP388_SUCCESS;
 800135e:	2300      	movs	r3, #0
}
 8001360:	4618      	mov	r0, r3
 8001362:	3730      	adds	r7, #48	@ 0x30
 8001364:	46bd      	mov	sp, r7
 8001366:	bd80      	pop	{r7, pc}
 8001368:	0800b320 	.word	0x0800b320

0800136c <BMP388_ReadTempPres>:

BMP388_STATUS BMP388_ReadTempPres(BMP388 * const bmp388,
	 	 	 	 	 	 	 	 	 	 	 	 	 	 	 	 	BMP388_COMP * const bmp388_comp,
																	SPI_HandleTypeDef * const hspi) {
 800136c:	b580      	push	{r7, lr}
 800136e:	b08c      	sub	sp, #48	@ 0x30
 8001370:	af02      	add	r7, sp, #8
 8001372:	60f8      	str	r0, [r7, #12]
 8001374:	60b9      	str	r1, [r7, #8]
 8001376:	607a      	str	r2, [r7, #4]
  const uint8_t TX[] = { READ  | REG_OUTPUTS };
 8001378:	2384      	movs	r3, #132	@ 0x84
 800137a:	773b      	strb	r3, [r7, #28]
  uint8_t RX[7] = {0};
 800137c:	2300      	movs	r3, #0
 800137e:	617b      	str	r3, [r7, #20]
 8001380:	f107 0318 	add.w	r3, r7, #24
 8001384:	2100      	movs	r1, #0
 8001386:	460a      	mov	r2, r1
 8001388:	801a      	strh	r2, [r3, #0]
 800138a:	460a      	mov	r2, r1
 800138c:	709a      	strb	r2, [r3, #2]

  transmit_receive(TX, 1, RX, 7, hspi);
 800138e:	f107 0214 	add.w	r2, r7, #20
 8001392:	f107 001c 	add.w	r0, r7, #28
 8001396:	687b      	ldr	r3, [r7, #4]
 8001398:	9300      	str	r3, [sp, #0]
 800139a:	2307      	movs	r3, #7
 800139c:	2101      	movs	r1, #1
 800139e:	f7ff ff73 	bl	8001288 <transmit_receive>

  float uncomp_temp = (float)((RX[6] << 16) | (RX[5] << 8) | RX[4]);
 80013a2:	7ebb      	ldrb	r3, [r7, #26]
 80013a4:	041a      	lsls	r2, r3, #16
 80013a6:	7e7b      	ldrb	r3, [r7, #25]
 80013a8:	021b      	lsls	r3, r3, #8
 80013aa:	4313      	orrs	r3, r2
 80013ac:	7e3a      	ldrb	r2, [r7, #24]
 80013ae:	4313      	orrs	r3, r2
 80013b0:	ee07 3a90 	vmov	s15, r3
 80013b4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80013b8:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
  float uncomp_pres = (float)((RX[3] << 16) | (RX[2] << 8) | RX[1]);
 80013bc:	7dfb      	ldrb	r3, [r7, #23]
 80013be:	041a      	lsls	r2, r3, #16
 80013c0:	7dbb      	ldrb	r3, [r7, #22]
 80013c2:	021b      	lsls	r3, r3, #8
 80013c4:	4313      	orrs	r3, r2
 80013c6:	7d7a      	ldrb	r2, [r7, #21]
 80013c8:	4313      	orrs	r3, r2
 80013ca:	ee07 3a90 	vmov	s15, r3
 80013ce:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80013d2:	edc7 7a08 	vstr	s15, [r7, #32]

  compensate_temperature(bmp388, bmp388_comp, uncomp_temp);
 80013d6:	ed97 0a09 	vldr	s0, [r7, #36]	@ 0x24
 80013da:	68b9      	ldr	r1, [r7, #8]
 80013dc:	68f8      	ldr	r0, [r7, #12]
 80013de:	f7ff fe8b 	bl	80010f8 <compensate_temperature>
  compensate_pressure(bmp388, bmp388_comp, uncomp_pres);
 80013e2:	ed97 0a08 	vldr	s0, [r7, #32]
 80013e6:	68b9      	ldr	r1, [r7, #8]
 80013e8:	68f8      	ldr	r0, [r7, #12]
 80013ea:	f7ff feb0 	bl	800114e <compensate_pressure>

  return BMP388_SUCCESS;
 80013ee:	2300      	movs	r3, #0
}
 80013f0:	4618      	mov	r0, r3
 80013f2:	3728      	adds	r7, #40	@ 0x28
 80013f4:	46bd      	mov	sp, r7
 80013f6:	bd80      	pop	{r7, pc}

080013f8 <transmit_receive>:

static inline void transmit_receive(uint8_t const * const TX,
																		uint8_t const NUM_TX,
																		uint8_t * const RX,
																		uint8_t const NUM_RX,
																		SPI_HandleTypeDef * const hspi) {
 80013f8:	b580      	push	{r7, lr}
 80013fa:	b084      	sub	sp, #16
 80013fc:	af00      	add	r7, sp, #0
 80013fe:	60f8      	str	r0, [r7, #12]
 8001400:	607a      	str	r2, [r7, #4]
 8001402:	461a      	mov	r2, r3
 8001404:	460b      	mov	r3, r1
 8001406:	72fb      	strb	r3, [r7, #11]
 8001408:	4613      	mov	r3, r2
 800140a:	72bb      	strb	r3, [r7, #10]
	taskENTER_CRITICAL();
 800140c:	f006 fdcc 	bl	8007fa8 <vPortEnterCritical>
	HAL_GPIO_WritePin(GPIOx, GPIO_PINx, GPIO_PIN_RESET);
 8001410:	2200      	movs	r2, #0
 8001412:	2110      	movs	r1, #16
 8001414:	480e      	ldr	r0, [pc, #56]	@ (8001450 <transmit_receive+0x58>)
 8001416:	f001 fadd 	bl	80029d4 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(hspi, (uint8_t *)TX, NUM_TX, HAL_MAX_DELAY);
 800141a:	7afb      	ldrb	r3, [r7, #11]
 800141c:	b29a      	uxth	r2, r3
 800141e:	f04f 33ff 	mov.w	r3, #4294967295
 8001422:	68f9      	ldr	r1, [r7, #12]
 8001424:	69b8      	ldr	r0, [r7, #24]
 8001426:	f002 f992 	bl	800374e <HAL_SPI_Transmit>
	HAL_SPI_Receive(hspi, (uint8_t *)RX, NUM_RX, HAL_MAX_DELAY);
 800142a:	7abb      	ldrb	r3, [r7, #10]
 800142c:	b29a      	uxth	r2, r3
 800142e:	f04f 33ff 	mov.w	r3, #4294967295
 8001432:	6879      	ldr	r1, [r7, #4]
 8001434:	69b8      	ldr	r0, [r7, #24]
 8001436:	f002 facd 	bl	80039d4 <HAL_SPI_Receive>
	HAL_GPIO_WritePin(GPIOx, GPIO_PINx, GPIO_PIN_SET);
 800143a:	2201      	movs	r2, #1
 800143c:	2110      	movs	r1, #16
 800143e:	4804      	ldr	r0, [pc, #16]	@ (8001450 <transmit_receive+0x58>)
 8001440:	f001 fac8 	bl	80029d4 <HAL_GPIO_WritePin>
	taskEXIT_CRITICAL();
 8001444:	f006 fde2 	bl	800800c <vPortExitCritical>
}
 8001448:	bf00      	nop
 800144a:	3710      	adds	r7, #16
 800144c:	46bd      	mov	sp, r7
 800144e:	bd80      	pop	{r7, pc}
 8001450:	40020400 	.word	0x40020400

08001454 <transmit>:

static inline void transmit(uint8_t const * const TX,
														uint8_t const NUM_TX,
														SPI_HandleTypeDef * const hspi) {
 8001454:	b580      	push	{r7, lr}
 8001456:	b084      	sub	sp, #16
 8001458:	af00      	add	r7, sp, #0
 800145a:	60f8      	str	r0, [r7, #12]
 800145c:	460b      	mov	r3, r1
 800145e:	607a      	str	r2, [r7, #4]
 8001460:	72fb      	strb	r3, [r7, #11]
	taskENTER_CRITICAL();
 8001462:	f006 fda1 	bl	8007fa8 <vPortEnterCritical>
	HAL_GPIO_WritePin(GPIOx, GPIO_PINx, GPIO_PIN_RESET);
 8001466:	2200      	movs	r2, #0
 8001468:	2110      	movs	r1, #16
 800146a:	480b      	ldr	r0, [pc, #44]	@ (8001498 <transmit+0x44>)
 800146c:	f001 fab2 	bl	80029d4 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(hspi, (uint8_t *)TX, NUM_TX, HAL_MAX_DELAY);
 8001470:	7afb      	ldrb	r3, [r7, #11]
 8001472:	b29a      	uxth	r2, r3
 8001474:	f04f 33ff 	mov.w	r3, #4294967295
 8001478:	68f9      	ldr	r1, [r7, #12]
 800147a:	6878      	ldr	r0, [r7, #4]
 800147c:	f002 f967 	bl	800374e <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(GPIOx, GPIO_PINx, GPIO_PIN_SET);
 8001480:	2201      	movs	r2, #1
 8001482:	2110      	movs	r1, #16
 8001484:	4804      	ldr	r0, [pc, #16]	@ (8001498 <transmit+0x44>)
 8001486:	f001 faa5 	bl	80029d4 <HAL_GPIO_WritePin>
	taskEXIT_CRITICAL();
 800148a:	f006 fdbf 	bl	800800c <vPortExitCritical>
}
 800148e:	bf00      	nop
 8001490:	3710      	adds	r7, #16
 8001492:	46bd      	mov	sp, r7
 8001494:	bd80      	pop	{r7, pc}
 8001496:	bf00      	nop
 8001498:	40020400 	.word	0x40020400

0800149c <LIS2MDL_Setup>:
/******************************/
/*		  CORE FUNCTIONS		  	*/
/******************************/

LIS2MDL_STATUS LIS2MDL_Setup(LIS2MDL * const lis2mdl,
														 SPI_HandleTypeDef * const hspi) {
 800149c:	b580      	push	{r7, lr}
 800149e:	b088      	sub	sp, #32
 80014a0:	af02      	add	r7, sp, #8
 80014a2:	6078      	str	r0, [r7, #4]
 80014a4:	6039      	str	r1, [r7, #0]
	// Configure sensor
  const uint8_t TX1[] = {
 80014a6:	4b0f      	ldr	r3, [pc, #60]	@ (80014e4 <LIS2MDL_Setup+0x48>)
 80014a8:	617b      	str	r3, [r7, #20]
		WRITE | ENABLE_SENSOR,
		WRITE | SET_DEFAULT,
		WRITE | SET_SPI_4WIRE
  };

  transmit(TX1, 4, hspi);
 80014aa:	f107 0314 	add.w	r3, r7, #20
 80014ae:	683a      	ldr	r2, [r7, #0]
 80014b0:	2104      	movs	r1, #4
 80014b2:	4618      	mov	r0, r3
 80014b4:	f7ff ffce 	bl	8001454 <transmit>

  // If expected WHO_AM_I value is not received, return failure
  const uint8_t TX2[] = { READ | REG_WHO_AM_I };
 80014b8:	23cf      	movs	r3, #207	@ 0xcf
 80014ba:	743b      	strb	r3, [r7, #16]
	uint8_t RX[1];

	transmit_receive(TX2, 1, RX, 1, hspi);
 80014bc:	f107 020c 	add.w	r2, r7, #12
 80014c0:	f107 0010 	add.w	r0, r7, #16
 80014c4:	683b      	ldr	r3, [r7, #0]
 80014c6:	9300      	str	r3, [sp, #0]
 80014c8:	2301      	movs	r3, #1
 80014ca:	2101      	movs	r1, #1
 80014cc:	f7ff ff94 	bl	80013f8 <transmit_receive>

	if(RX[0] != 0x40) return LIS2MDL_FAILURE;
 80014d0:	7b3b      	ldrb	r3, [r7, #12]
 80014d2:	2b40      	cmp	r3, #64	@ 0x40
 80014d4:	d001      	beq.n	80014da <LIS2MDL_Setup+0x3e>
 80014d6:	2301      	movs	r3, #1
 80014d8:	e000      	b.n	80014dc <LIS2MDL_Setup+0x40>

  return LIS2MDL_SUCCESS;
 80014da:	2300      	movs	r3, #0
}
 80014dc:	4618      	mov	r0, r3
 80014de:	3718      	adds	r7, #24
 80014e0:	46bd      	mov	sp, r7
 80014e2:	bd80      	pop	{r7, pc}
 80014e4:	04008060 	.word	0x04008060

080014e8 <LIS2MDL_Read>:

LIS2MDL_STATUS LIS2MDL_Read(LIS2MDL * const lis2mdl,
														SPI_HandleTypeDef * const hspi){
 80014e8:	b580      	push	{r7, lr}
 80014ea:	b088      	sub	sp, #32
 80014ec:	af02      	add	r7, sp, #8
 80014ee:	6078      	str	r0, [r7, #4]
 80014f0:	6039      	str	r1, [r7, #0]
  const uint8_t TX[] = { READ | REG_OUTPUTS };
 80014f2:	23e8      	movs	r3, #232	@ 0xe8
 80014f4:	753b      	strb	r3, [r7, #20]
  uint8_t RX[6] = {0};
 80014f6:	2300      	movs	r3, #0
 80014f8:	60fb      	str	r3, [r7, #12]
 80014fa:	2300      	movs	r3, #0
 80014fc:	823b      	strh	r3, [r7, #16]

  transmit_receive(TX, 1, RX, 6, hspi);
 80014fe:	f107 020c 	add.w	r2, r7, #12
 8001502:	f107 0014 	add.w	r0, r7, #20
 8001506:	683b      	ldr	r3, [r7, #0]
 8001508:	9300      	str	r3, [sp, #0]
 800150a:	2306      	movs	r3, #6
 800150c:	2101      	movs	r1, #1
 800150e:	f7ff ff73 	bl	80013f8 <transmit_receive>

  lis2mdl->X = (int16_t)(((uint16_t)RX[1] << 8) | RX[0]);
 8001512:	7b7b      	ldrb	r3, [r7, #13]
 8001514:	021b      	lsls	r3, r3, #8
 8001516:	b21a      	sxth	r2, r3
 8001518:	7b3b      	ldrb	r3, [r7, #12]
 800151a:	b21b      	sxth	r3, r3
 800151c:	4313      	orrs	r3, r2
 800151e:	b21a      	sxth	r2, r3
 8001520:	687b      	ldr	r3, [r7, #4]
 8001522:	801a      	strh	r2, [r3, #0]
  lis2mdl->Y = (int16_t)(((uint16_t)RX[3] << 8) | RX[2]);
 8001524:	7bfb      	ldrb	r3, [r7, #15]
 8001526:	021b      	lsls	r3, r3, #8
 8001528:	b21a      	sxth	r2, r3
 800152a:	7bbb      	ldrb	r3, [r7, #14]
 800152c:	b21b      	sxth	r3, r3
 800152e:	4313      	orrs	r3, r2
 8001530:	b21a      	sxth	r2, r3
 8001532:	687b      	ldr	r3, [r7, #4]
 8001534:	805a      	strh	r2, [r3, #2]
  lis2mdl->Z = (int16_t)(((uint16_t)RX[5] << 8) | RX[4]);
 8001536:	7c7b      	ldrb	r3, [r7, #17]
 8001538:	021b      	lsls	r3, r3, #8
 800153a:	b21a      	sxth	r2, r3
 800153c:	7c3b      	ldrb	r3, [r7, #16]
 800153e:	b21b      	sxth	r3, r3
 8001540:	4313      	orrs	r3, r2
 8001542:	b21a      	sxth	r2, r3
 8001544:	687b      	ldr	r3, [r7, #4]
 8001546:	809a      	strh	r2, [r3, #4]

  return LIS2MDL_SUCCESS;
 8001548:	2300      	movs	r3, #0
}
 800154a:	4618      	mov	r0, r3
 800154c:	3718      	adds	r7, #24
 800154e:	46bd      	mov	sp, r7
 8001550:	bd80      	pop	{r7, pc}
	...

08001554 <transmit_receive>:

static inline void transmit_receive(uint8_t const * const TX,
																		uint8_t const NUM_TX,
																		uint8_t * const RX,
																		uint8_t const NUM_RX,
																		SPI_HandleTypeDef * const hspi) {
 8001554:	b580      	push	{r7, lr}
 8001556:	b084      	sub	sp, #16
 8001558:	af00      	add	r7, sp, #0
 800155a:	60f8      	str	r0, [r7, #12]
 800155c:	607a      	str	r2, [r7, #4]
 800155e:	461a      	mov	r2, r3
 8001560:	460b      	mov	r3, r1
 8001562:	72fb      	strb	r3, [r7, #11]
 8001564:	4613      	mov	r3, r2
 8001566:	72bb      	strb	r3, [r7, #10]
	taskENTER_CRITICAL();
 8001568:	f006 fd1e 	bl	8007fa8 <vPortEnterCritical>
	HAL_GPIO_WritePin(GPIOx, GPIO_PINx, GPIO_PIN_RESET);
 800156c:	2200      	movs	r2, #0
 800156e:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001572:	480f      	ldr	r0, [pc, #60]	@ (80015b0 <transmit_receive+0x5c>)
 8001574:	f001 fa2e 	bl	80029d4 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(hspi, (uint8_t *)TX, NUM_TX, HAL_MAX_DELAY);
 8001578:	7afb      	ldrb	r3, [r7, #11]
 800157a:	b29a      	uxth	r2, r3
 800157c:	f04f 33ff 	mov.w	r3, #4294967295
 8001580:	68f9      	ldr	r1, [r7, #12]
 8001582:	69b8      	ldr	r0, [r7, #24]
 8001584:	f002 f8e3 	bl	800374e <HAL_SPI_Transmit>
	HAL_SPI_Receive(hspi, (uint8_t *)RX, NUM_RX, HAL_MAX_DELAY);
 8001588:	7abb      	ldrb	r3, [r7, #10]
 800158a:	b29a      	uxth	r2, r3
 800158c:	f04f 33ff 	mov.w	r3, #4294967295
 8001590:	6879      	ldr	r1, [r7, #4]
 8001592:	69b8      	ldr	r0, [r7, #24]
 8001594:	f002 fa1e 	bl	80039d4 <HAL_SPI_Receive>
	HAL_GPIO_WritePin(GPIOx, GPIO_PINx, GPIO_PIN_SET);
 8001598:	2201      	movs	r2, #1
 800159a:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800159e:	4804      	ldr	r0, [pc, #16]	@ (80015b0 <transmit_receive+0x5c>)
 80015a0:	f001 fa18 	bl	80029d4 <HAL_GPIO_WritePin>
	taskEXIT_CRITICAL();
 80015a4:	f006 fd32 	bl	800800c <vPortExitCritical>
}
 80015a8:	bf00      	nop
 80015aa:	3710      	adds	r7, #16
 80015ac:	46bd      	mov	sp, r7
 80015ae:	bd80      	pop	{r7, pc}
 80015b0:	40020000 	.word	0x40020000

080015b4 <transmit>:

static inline void transmit(uint8_t const * const TX,
														uint8_t const NUM_TX,
														SPI_HandleTypeDef * const hspi) {
 80015b4:	b580      	push	{r7, lr}
 80015b6:	b084      	sub	sp, #16
 80015b8:	af00      	add	r7, sp, #0
 80015ba:	60f8      	str	r0, [r7, #12]
 80015bc:	460b      	mov	r3, r1
 80015be:	607a      	str	r2, [r7, #4]
 80015c0:	72fb      	strb	r3, [r7, #11]
	taskENTER_CRITICAL();
 80015c2:	f006 fcf1 	bl	8007fa8 <vPortEnterCritical>
	HAL_GPIO_WritePin(GPIOx, GPIO_PINx, GPIO_PIN_RESET);
 80015c6:	2200      	movs	r2, #0
 80015c8:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80015cc:	480b      	ldr	r0, [pc, #44]	@ (80015fc <transmit+0x48>)
 80015ce:	f001 fa01 	bl	80029d4 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(hspi, (uint8_t *)TX, NUM_TX, HAL_MAX_DELAY);
 80015d2:	7afb      	ldrb	r3, [r7, #11]
 80015d4:	b29a      	uxth	r2, r3
 80015d6:	f04f 33ff 	mov.w	r3, #4294967295
 80015da:	68f9      	ldr	r1, [r7, #12]
 80015dc:	6878      	ldr	r0, [r7, #4]
 80015de:	f002 f8b6 	bl	800374e <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(GPIOx, GPIO_PINx, GPIO_PIN_SET);
 80015e2:	2201      	movs	r2, #1
 80015e4:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80015e8:	4804      	ldr	r0, [pc, #16]	@ (80015fc <transmit+0x48>)
 80015ea:	f001 f9f3 	bl	80029d4 <HAL_GPIO_WritePin>
	taskEXIT_CRITICAL();
 80015ee:	f006 fd0d 	bl	800800c <vPortExitCritical>
}
 80015f2:	bf00      	nop
 80015f4:	3710      	adds	r7, #16
 80015f6:	46bd      	mov	sp, r7
 80015f8:	bd80      	pop	{r7, pc}
 80015fa:	bf00      	nop
 80015fc:	40020000 	.word	0x40020000

08001600 <LSM6DSO32_Setup>:
/******************************/
/*		  CORE FUNCTIONS		  	*/
/******************************/

LSM6DSO32_STATUS LSM6DSO32_Setup(LSM6DSO32 * const lsm6dso32,
																 SPI_HandleTypeDef * const hspi) {
 8001600:	b580      	push	{r7, lr}
 8001602:	b084      	sub	sp, #16
 8001604:	af00      	add	r7, sp, #0
 8001606:	6078      	str	r0, [r7, #4]
 8001608:	6039      	str	r1, [r7, #0]
	const uint8_t TX1[] = {
 800160a:	4a12      	ldr	r2, [pc, #72]	@ (8001654 <LSM6DSO32_Setup+0x54>)
 800160c:	f107 030c 	add.w	r3, r7, #12
 8001610:	6812      	ldr	r2, [r2, #0]
 8001612:	4611      	mov	r1, r2
 8001614:	8019      	strh	r1, [r3, #0]
 8001616:	3302      	adds	r3, #2
 8001618:	0c12      	lsrs	r2, r2, #16
 800161a:	701a      	strb	r2, [r3, #0]
		WRITE | REG_CTRL1_XL,
		WRITE | SET_ODR_104HZ,
		WRITE | SET_ODR_104HZ
	};

	const uint8_t TX2[] = {
 800161c:	4a0e      	ldr	r2, [pc, #56]	@ (8001658 <LSM6DSO32_Setup+0x58>)
 800161e:	f107 0308 	add.w	r3, r7, #8
 8001622:	6812      	ldr	r2, [r2, #0]
 8001624:	4611      	mov	r1, r2
 8001626:	8019      	strh	r1, [r3, #0]
 8001628:	3302      	adds	r3, #2
 800162a:	0c12      	lsrs	r2, r2, #16
 800162c:	701a      	strb	r2, [r3, #0]
		WRITE | REG_CTRL6_C,
		WRITE | SET_XL_WEIGHT,
		WRITE | EN_XL_OFFSET
	};

	transmit(TX1, 3, hspi);
 800162e:	f107 030c 	add.w	r3, r7, #12
 8001632:	683a      	ldr	r2, [r7, #0]
 8001634:	2103      	movs	r1, #3
 8001636:	4618      	mov	r0, r3
 8001638:	f7ff ffbc 	bl	80015b4 <transmit>
	transmit(TX2, 3, hspi);
 800163c:	f107 0308 	add.w	r3, r7, #8
 8001640:	683a      	ldr	r2, [r7, #0]
 8001642:	2103      	movs	r1, #3
 8001644:	4618      	mov	r0, r3
 8001646:	f7ff ffb5 	bl	80015b4 <transmit>

	return LSM6DSO32_SUCCESS;
 800164a:	2300      	movs	r3, #0
}
 800164c:	4618      	mov	r0, r3
 800164e:	3710      	adds	r7, #16
 8001650:	46bd      	mov	sp, r7
 8001652:	bd80      	pop	{r7, pc}
 8001654:	0800b324 	.word	0x0800b324
 8001658:	0800b328 	.word	0x0800b328

0800165c <LSM6DSO32_Read>:

LSM6DSO32_STATUS LSM6DSO32_Read(LSM6DSO32 * const lsm6dso32,
																SPI_HandleTypeDef * const hspi) {
 800165c:	b580      	push	{r7, lr}
 800165e:	b088      	sub	sp, #32
 8001660:	af02      	add	r7, sp, #8
 8001662:	6078      	str	r0, [r7, #4]
 8001664:	6039      	str	r1, [r7, #0]
	const uint8_t TX[] = { READ  | REG_OUTPUTS };
 8001666:	23a2      	movs	r3, #162	@ 0xa2
 8001668:	753b      	strb	r3, [r7, #20]
	uint8_t RX[12] = {0};
 800166a:	2300      	movs	r3, #0
 800166c:	60bb      	str	r3, [r7, #8]
 800166e:	f107 030c 	add.w	r3, r7, #12
 8001672:	2200      	movs	r2, #0
 8001674:	601a      	str	r2, [r3, #0]
 8001676:	605a      	str	r2, [r3, #4]

	transmit_receive(TX, 1, RX, 12, hspi);
 8001678:	f107 0208 	add.w	r2, r7, #8
 800167c:	f107 0014 	add.w	r0, r7, #20
 8001680:	683b      	ldr	r3, [r7, #0]
 8001682:	9300      	str	r3, [sp, #0]
 8001684:	230c      	movs	r3, #12
 8001686:	2101      	movs	r1, #1
 8001688:	f7ff ff64 	bl	8001554 <transmit_receive>

	lsm6dso32->G_X = (float)(((uint16_t)RX[1] << 8) | RX[0]) * 0.00007636f;
 800168c:	7a7b      	ldrb	r3, [r7, #9]
 800168e:	021b      	lsls	r3, r3, #8
 8001690:	7a3a      	ldrb	r2, [r7, #8]
 8001692:	4313      	orrs	r3, r2
 8001694:	ee07 3a90 	vmov	s15, r3
 8001698:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800169c:	ed9f 7a2b 	vldr	s14, [pc, #172]	@ 800174c <LSM6DSO32_Read+0xf0>
 80016a0:	ee67 7a87 	vmul.f32	s15, s15, s14
 80016a4:	687b      	ldr	r3, [r7, #4]
 80016a6:	edc3 7a00 	vstr	s15, [r3]
	lsm6dso32->G_Y = (float)(((uint16_t)RX[3] << 8) | RX[2]) * 0.00007636f;
 80016aa:	7afb      	ldrb	r3, [r7, #11]
 80016ac:	021b      	lsls	r3, r3, #8
 80016ae:	7aba      	ldrb	r2, [r7, #10]
 80016b0:	4313      	orrs	r3, r2
 80016b2:	ee07 3a90 	vmov	s15, r3
 80016b6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80016ba:	ed9f 7a24 	vldr	s14, [pc, #144]	@ 800174c <LSM6DSO32_Read+0xf0>
 80016be:	ee67 7a87 	vmul.f32	s15, s15, s14
 80016c2:	687b      	ldr	r3, [r7, #4]
 80016c4:	edc3 7a01 	vstr	s15, [r3, #4]
	lsm6dso32->G_Z = (float)(((uint16_t)RX[5] << 8) | RX[4]) * 0.00007636f;
 80016c8:	7b7b      	ldrb	r3, [r7, #13]
 80016ca:	021b      	lsls	r3, r3, #8
 80016cc:	7b3a      	ldrb	r2, [r7, #12]
 80016ce:	4313      	orrs	r3, r2
 80016d0:	ee07 3a90 	vmov	s15, r3
 80016d4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80016d8:	ed9f 7a1c 	vldr	s14, [pc, #112]	@ 800174c <LSM6DSO32_Read+0xf0>
 80016dc:	ee67 7a87 	vmul.f32	s15, s15, s14
 80016e0:	687b      	ldr	r3, [r7, #4]
 80016e2:	edc3 7a02 	vstr	s15, [r3, #8]

	lsm6dso32->A_X = (float)(((uint16_t)RX[7]  << 8) | RX[6])  * 0.00119641f;
 80016e6:	7bfb      	ldrb	r3, [r7, #15]
 80016e8:	021b      	lsls	r3, r3, #8
 80016ea:	7bba      	ldrb	r2, [r7, #14]
 80016ec:	4313      	orrs	r3, r2
 80016ee:	ee07 3a90 	vmov	s15, r3
 80016f2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80016f6:	ed9f 7a16 	vldr	s14, [pc, #88]	@ 8001750 <LSM6DSO32_Read+0xf4>
 80016fa:	ee67 7a87 	vmul.f32	s15, s15, s14
 80016fe:	687b      	ldr	r3, [r7, #4]
 8001700:	edc3 7a03 	vstr	s15, [r3, #12]
	lsm6dso32->A_Y = (float)(((uint16_t)RX[9]  << 8) | RX[8])  * 0.00119641f;
 8001704:	7c7b      	ldrb	r3, [r7, #17]
 8001706:	021b      	lsls	r3, r3, #8
 8001708:	7c3a      	ldrb	r2, [r7, #16]
 800170a:	4313      	orrs	r3, r2
 800170c:	ee07 3a90 	vmov	s15, r3
 8001710:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001714:	ed9f 7a0e 	vldr	s14, [pc, #56]	@ 8001750 <LSM6DSO32_Read+0xf4>
 8001718:	ee67 7a87 	vmul.f32	s15, s15, s14
 800171c:	687b      	ldr	r3, [r7, #4]
 800171e:	edc3 7a04 	vstr	s15, [r3, #16]
	lsm6dso32->A_Z = (float)(((uint16_t)RX[11] << 8) | RX[10]) * 0.00119641f;
 8001722:	7cfb      	ldrb	r3, [r7, #19]
 8001724:	021b      	lsls	r3, r3, #8
 8001726:	7cba      	ldrb	r2, [r7, #18]
 8001728:	4313      	orrs	r3, r2
 800172a:	ee07 3a90 	vmov	s15, r3
 800172e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001732:	ed9f 7a07 	vldr	s14, [pc, #28]	@ 8001750 <LSM6DSO32_Read+0xf4>
 8001736:	ee67 7a87 	vmul.f32	s15, s15, s14
 800173a:	687b      	ldr	r3, [r7, #4]
 800173c:	edc3 7a05 	vstr	s15, [r3, #20]

	return LSM6DSO32_SUCCESS;
 8001740:	2300      	movs	r3, #0
}
 8001742:	4618      	mov	r0, r3
 8001744:	3718      	adds	r7, #24
 8001746:	46bd      	mov	sp, r7
 8001748:	bd80      	pop	{r7, pc}
 800174a:	bf00      	nop
 800174c:	38a02376 	.word	0x38a02376
 8001750:	3a9cd0dc 	.word	0x3a9cd0dc

08001754 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001754:	b580      	push	{r7, lr}
 8001756:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001758:	f000 fe60 	bl	800241c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800175c:	f000 f86c 	bl	8001838 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001760:	f000 f938 	bl	80019d4 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8001764:	f000 f90c 	bl	8001980 <MX_USART2_UART_Init>
  MX_SPI1_Init();
 8001768:	f000 f8d4 	bl	8001914 <MX_SPI1_Init>
  /* USER CODE BEGIN 2 */

  RingBuffer_ctor(&uart_rb, 64, rb_buf);
 800176c:	4a1e      	ldr	r2, [pc, #120]	@ (80017e8 <main+0x94>)
 800176e:	2140      	movs	r1, #64	@ 0x40
 8001770:	481e      	ldr	r0, [pc, #120]	@ (80017ec <main+0x98>)
 8001772:	f000 f9d7 	bl	8001b24 <RingBuffer_ctor>
  HAL_Delay(100);
 8001776:	2064      	movs	r0, #100	@ 0x64
 8001778:	f000 fe92 	bl	80024a0 <HAL_Delay>
  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 800177c:	f003 fc26 	bl	8004fcc <osKernelInitialize>
  /* add mutexes, ... */
  /* USER CODE END RTOS_MUTEX */

  /* Create the semaphores(s) */
  /* creation of uartSemaphore */
  uartSemaphoreHandle = osSemaphoreNew(64, 0, &uartSemaphore_attributes);
 8001780:	4a1b      	ldr	r2, [pc, #108]	@ (80017f0 <main+0x9c>)
 8001782:	2100      	movs	r1, #0
 8001784:	2040      	movs	r0, #64	@ 0x40
 8001786:	f003 fd18 	bl	80051ba <osSemaphoreNew>
 800178a:	4603      	mov	r3, r0
 800178c:	4a19      	ldr	r2, [pc, #100]	@ (80017f4 <main+0xa0>)
 800178e:	6013      	str	r3, [r2, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 8001790:	4a19      	ldr	r2, [pc, #100]	@ (80017f8 <main+0xa4>)
 8001792:	2100      	movs	r1, #0
 8001794:	4819      	ldr	r0, [pc, #100]	@ (80017fc <main+0xa8>)
 8001796:	f003 fc63 	bl	8005060 <osThreadNew>
 800179a:	4603      	mov	r3, r0
 800179c:	4a18      	ldr	r2, [pc, #96]	@ (8001800 <main+0xac>)
 800179e:	6013      	str	r3, [r2, #0]

  /* creation of TaskUART */
  TaskUARTHandle = osThreadNew(StartTaskUART, (void*) &sensor_args, &TaskUART_attributes);
 80017a0:	4a18      	ldr	r2, [pc, #96]	@ (8001804 <main+0xb0>)
 80017a2:	4919      	ldr	r1, [pc, #100]	@ (8001808 <main+0xb4>)
 80017a4:	4819      	ldr	r0, [pc, #100]	@ (800180c <main+0xb8>)
 80017a6:	f003 fc5b 	bl	8005060 <osThreadNew>
 80017aa:	4603      	mov	r3, r0
 80017ac:	4a18      	ldr	r2, [pc, #96]	@ (8001810 <main+0xbc>)
 80017ae:	6013      	str	r3, [r2, #0]

  /* creation of TaskBMP388 */
  TaskBMP388Handle = osThreadNew(StartTaskBMP388, (void*) &sensor_args, &TaskBMP388_attributes);
 80017b0:	4a18      	ldr	r2, [pc, #96]	@ (8001814 <main+0xc0>)
 80017b2:	4915      	ldr	r1, [pc, #84]	@ (8001808 <main+0xb4>)
 80017b4:	4818      	ldr	r0, [pc, #96]	@ (8001818 <main+0xc4>)
 80017b6:	f003 fc53 	bl	8005060 <osThreadNew>
 80017ba:	4603      	mov	r3, r0
 80017bc:	4a17      	ldr	r2, [pc, #92]	@ (800181c <main+0xc8>)
 80017be:	6013      	str	r3, [r2, #0]

  /* creation of TaskLIS2MDL */
  TaskLIS2MDLHandle = osThreadNew(StartTaskLIS2MDL, (void*) &sensor_args, &TaskLIS2MDL_attributes);
 80017c0:	4a17      	ldr	r2, [pc, #92]	@ (8001820 <main+0xcc>)
 80017c2:	4911      	ldr	r1, [pc, #68]	@ (8001808 <main+0xb4>)
 80017c4:	4817      	ldr	r0, [pc, #92]	@ (8001824 <main+0xd0>)
 80017c6:	f003 fc4b 	bl	8005060 <osThreadNew>
 80017ca:	4603      	mov	r3, r0
 80017cc:	4a16      	ldr	r2, [pc, #88]	@ (8001828 <main+0xd4>)
 80017ce:	6013      	str	r3, [r2, #0]

  /* creation of TaskLSM6DSO32 */
  TaskLSM6DSO32Handle = osThreadNew(StartTaskLSM6DSO32, (void*) &sensor_args, &TaskLSM6DSO32_attributes);
 80017d0:	4a16      	ldr	r2, [pc, #88]	@ (800182c <main+0xd8>)
 80017d2:	490d      	ldr	r1, [pc, #52]	@ (8001808 <main+0xb4>)
 80017d4:	4816      	ldr	r0, [pc, #88]	@ (8001830 <main+0xdc>)
 80017d6:	f003 fc43 	bl	8005060 <osThreadNew>
 80017da:	4603      	mov	r3, r0
 80017dc:	4a15      	ldr	r2, [pc, #84]	@ (8001834 <main+0xe0>)
 80017de:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 80017e0:	f003 fc18 	bl	8005014 <osKernelStart>
  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

  while (1)
 80017e4:	bf00      	nop
 80017e6:	e7fd      	b.n	80017e4 <main+0x90>
 80017e8:	200002d0 	.word	0x200002d0
 80017ec:	200002bc 	.word	0x200002bc
 80017f0:	0800b54c 	.word	0x0800b54c
 80017f4:	200002b8 	.word	0x200002b8
 80017f8:	0800b498 	.word	0x0800b498
 80017fc:	08001ae5 	.word	0x08001ae5
 8001800:	200002a4 	.word	0x200002a4
 8001804:	0800b4bc 	.word	0x0800b4bc
 8001808:	20000000 	.word	0x20000000
 800180c:	08002259 	.word	0x08002259
 8001810:	200002a8 	.word	0x200002a8
 8001814:	0800b4e0 	.word	0x0800b4e0
 8001818:	080020d9 	.word	0x080020d9
 800181c:	200002ac 	.word	0x200002ac
 8001820:	0800b504 	.word	0x0800b504
 8001824:	0800215d 	.word	0x0800215d
 8001828:	200002b0 	.word	0x200002b0
 800182c:	0800b528 	.word	0x0800b528
 8001830:	080021e3 	.word	0x080021e3
 8001834:	200002b4 	.word	0x200002b4

08001838 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001838:	b580      	push	{r7, lr}
 800183a:	b094      	sub	sp, #80	@ 0x50
 800183c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800183e:	f107 031c 	add.w	r3, r7, #28
 8001842:	2234      	movs	r2, #52	@ 0x34
 8001844:	2100      	movs	r1, #0
 8001846:	4618      	mov	r0, r3
 8001848:	f007 fc3d 	bl	80090c6 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800184c:	f107 0308 	add.w	r3, r7, #8
 8001850:	2200      	movs	r2, #0
 8001852:	601a      	str	r2, [r3, #0]
 8001854:	605a      	str	r2, [r3, #4]
 8001856:	609a      	str	r2, [r3, #8]
 8001858:	60da      	str	r2, [r3, #12]
 800185a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800185c:	2300      	movs	r3, #0
 800185e:	607b      	str	r3, [r7, #4]
 8001860:	4b2a      	ldr	r3, [pc, #168]	@ (800190c <SystemClock_Config+0xd4>)
 8001862:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001864:	4a29      	ldr	r2, [pc, #164]	@ (800190c <SystemClock_Config+0xd4>)
 8001866:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800186a:	6413      	str	r3, [r2, #64]	@ 0x40
 800186c:	4b27      	ldr	r3, [pc, #156]	@ (800190c <SystemClock_Config+0xd4>)
 800186e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001870:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001874:	607b      	str	r3, [r7, #4]
 8001876:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8001878:	2300      	movs	r3, #0
 800187a:	603b      	str	r3, [r7, #0]
 800187c:	4b24      	ldr	r3, [pc, #144]	@ (8001910 <SystemClock_Config+0xd8>)
 800187e:	681b      	ldr	r3, [r3, #0]
 8001880:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8001884:	4a22      	ldr	r2, [pc, #136]	@ (8001910 <SystemClock_Config+0xd8>)
 8001886:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800188a:	6013      	str	r3, [r2, #0]
 800188c:	4b20      	ldr	r3, [pc, #128]	@ (8001910 <SystemClock_Config+0xd8>)
 800188e:	681b      	ldr	r3, [r3, #0]
 8001890:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001894:	603b      	str	r3, [r7, #0]
 8001896:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001898:	2302      	movs	r3, #2
 800189a:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800189c:	2301      	movs	r3, #1
 800189e:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80018a0:	2310      	movs	r3, #16
 80018a2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80018a4:	2302      	movs	r3, #2
 80018a6:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80018a8:	2300      	movs	r3, #0
 80018aa:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = 16;
 80018ac:	2310      	movs	r3, #16
 80018ae:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 336;
 80018b0:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 80018b4:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 80018b6:	2304      	movs	r3, #4
 80018b8:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 80018ba:	2302      	movs	r3, #2
 80018bc:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 80018be:	2302      	movs	r3, #2
 80018c0:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80018c2:	f107 031c 	add.w	r3, r7, #28
 80018c6:	4618      	mov	r0, r3
 80018c8:	f001 fc1a 	bl	8003100 <HAL_RCC_OscConfig>
 80018cc:	4603      	mov	r3, r0
 80018ce:	2b00      	cmp	r3, #0
 80018d0:	d001      	beq.n	80018d6 <SystemClock_Config+0x9e>
  {
    Error_Handler();
 80018d2:	f000 f921 	bl	8001b18 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80018d6:	230f      	movs	r3, #15
 80018d8:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80018da:	2302      	movs	r3, #2
 80018dc:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80018de:	2300      	movs	r3, #0
 80018e0:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80018e2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80018e6:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80018e8:	2300      	movs	r3, #0
 80018ea:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80018ec:	f107 0308 	add.w	r3, r7, #8
 80018f0:	2102      	movs	r1, #2
 80018f2:	4618      	mov	r0, r3
 80018f4:	f001 f888 	bl	8002a08 <HAL_RCC_ClockConfig>
 80018f8:	4603      	mov	r3, r0
 80018fa:	2b00      	cmp	r3, #0
 80018fc:	d001      	beq.n	8001902 <SystemClock_Config+0xca>
  {
    Error_Handler();
 80018fe:	f000 f90b 	bl	8001b18 <Error_Handler>
  }
}
 8001902:	bf00      	nop
 8001904:	3750      	adds	r7, #80	@ 0x50
 8001906:	46bd      	mov	sp, r7
 8001908:	bd80      	pop	{r7, pc}
 800190a:	bf00      	nop
 800190c:	40023800 	.word	0x40023800
 8001910:	40007000 	.word	0x40007000

08001914 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8001914:	b580      	push	{r7, lr}
 8001916:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8001918:	4b17      	ldr	r3, [pc, #92]	@ (8001978 <MX_SPI1_Init+0x64>)
 800191a:	4a18      	ldr	r2, [pc, #96]	@ (800197c <MX_SPI1_Init+0x68>)
 800191c:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800191e:	4b16      	ldr	r3, [pc, #88]	@ (8001978 <MX_SPI1_Init+0x64>)
 8001920:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8001924:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8001926:	4b14      	ldr	r3, [pc, #80]	@ (8001978 <MX_SPI1_Init+0x64>)
 8001928:	2200      	movs	r2, #0
 800192a:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 800192c:	4b12      	ldr	r3, [pc, #72]	@ (8001978 <MX_SPI1_Init+0x64>)
 800192e:	2200      	movs	r2, #0
 8001930:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001932:	4b11      	ldr	r3, [pc, #68]	@ (8001978 <MX_SPI1_Init+0x64>)
 8001934:	2200      	movs	r2, #0
 8001936:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001938:	4b0f      	ldr	r3, [pc, #60]	@ (8001978 <MX_SPI1_Init+0x64>)
 800193a:	2200      	movs	r2, #0
 800193c:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 800193e:	4b0e      	ldr	r3, [pc, #56]	@ (8001978 <MX_SPI1_Init+0x64>)
 8001940:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001944:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_128;
 8001946:	4b0c      	ldr	r3, [pc, #48]	@ (8001978 <MX_SPI1_Init+0x64>)
 8001948:	2230      	movs	r2, #48	@ 0x30
 800194a:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800194c:	4b0a      	ldr	r3, [pc, #40]	@ (8001978 <MX_SPI1_Init+0x64>)
 800194e:	2200      	movs	r2, #0
 8001950:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001952:	4b09      	ldr	r3, [pc, #36]	@ (8001978 <MX_SPI1_Init+0x64>)
 8001954:	2200      	movs	r2, #0
 8001956:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001958:	4b07      	ldr	r3, [pc, #28]	@ (8001978 <MX_SPI1_Init+0x64>)
 800195a:	2200      	movs	r2, #0
 800195c:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 800195e:	4b06      	ldr	r3, [pc, #24]	@ (8001978 <MX_SPI1_Init+0x64>)
 8001960:	220a      	movs	r2, #10
 8001962:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001964:	4804      	ldr	r0, [pc, #16]	@ (8001978 <MX_SPI1_Init+0x64>)
 8001966:	f001 fe69 	bl	800363c <HAL_SPI_Init>
 800196a:	4603      	mov	r3, r0
 800196c:	2b00      	cmp	r3, #0
 800196e:	d001      	beq.n	8001974 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8001970:	f000 f8d2 	bl	8001b18 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001974:	bf00      	nop
 8001976:	bd80      	pop	{r7, pc}
 8001978:	20000204 	.word	0x20000204
 800197c:	40013000 	.word	0x40013000

08001980 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001980:	b580      	push	{r7, lr}
 8001982:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001984:	4b11      	ldr	r3, [pc, #68]	@ (80019cc <MX_USART2_UART_Init+0x4c>)
 8001986:	4a12      	ldr	r2, [pc, #72]	@ (80019d0 <MX_USART2_UART_Init+0x50>)
 8001988:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800198a:	4b10      	ldr	r3, [pc, #64]	@ (80019cc <MX_USART2_UART_Init+0x4c>)
 800198c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001990:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001992:	4b0e      	ldr	r3, [pc, #56]	@ (80019cc <MX_USART2_UART_Init+0x4c>)
 8001994:	2200      	movs	r2, #0
 8001996:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001998:	4b0c      	ldr	r3, [pc, #48]	@ (80019cc <MX_USART2_UART_Init+0x4c>)
 800199a:	2200      	movs	r2, #0
 800199c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800199e:	4b0b      	ldr	r3, [pc, #44]	@ (80019cc <MX_USART2_UART_Init+0x4c>)
 80019a0:	2200      	movs	r2, #0
 80019a2:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80019a4:	4b09      	ldr	r3, [pc, #36]	@ (80019cc <MX_USART2_UART_Init+0x4c>)
 80019a6:	220c      	movs	r2, #12
 80019a8:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80019aa:	4b08      	ldr	r3, [pc, #32]	@ (80019cc <MX_USART2_UART_Init+0x4c>)
 80019ac:	2200      	movs	r2, #0
 80019ae:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80019b0:	4b06      	ldr	r3, [pc, #24]	@ (80019cc <MX_USART2_UART_Init+0x4c>)
 80019b2:	2200      	movs	r2, #0
 80019b4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80019b6:	4805      	ldr	r0, [pc, #20]	@ (80019cc <MX_USART2_UART_Init+0x4c>)
 80019b8:	f002 feb8 	bl	800472c <HAL_UART_Init>
 80019bc:	4603      	mov	r3, r0
 80019be:	2b00      	cmp	r3, #0
 80019c0:	d001      	beq.n	80019c6 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80019c2:	f000 f8a9 	bl	8001b18 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80019c6:	bf00      	nop
 80019c8:	bd80      	pop	{r7, pc}
 80019ca:	bf00      	nop
 80019cc:	2000025c 	.word	0x2000025c
 80019d0:	40004400 	.word	0x40004400

080019d4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80019d4:	b580      	push	{r7, lr}
 80019d6:	b08a      	sub	sp, #40	@ 0x28
 80019d8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80019da:	f107 0314 	add.w	r3, r7, #20
 80019de:	2200      	movs	r2, #0
 80019e0:	601a      	str	r2, [r3, #0]
 80019e2:	605a      	str	r2, [r3, #4]
 80019e4:	609a      	str	r2, [r3, #8]
 80019e6:	60da      	str	r2, [r3, #12]
 80019e8:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80019ea:	2300      	movs	r3, #0
 80019ec:	613b      	str	r3, [r7, #16]
 80019ee:	4b39      	ldr	r3, [pc, #228]	@ (8001ad4 <MX_GPIO_Init+0x100>)
 80019f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019f2:	4a38      	ldr	r2, [pc, #224]	@ (8001ad4 <MX_GPIO_Init+0x100>)
 80019f4:	f043 0304 	orr.w	r3, r3, #4
 80019f8:	6313      	str	r3, [r2, #48]	@ 0x30
 80019fa:	4b36      	ldr	r3, [pc, #216]	@ (8001ad4 <MX_GPIO_Init+0x100>)
 80019fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019fe:	f003 0304 	and.w	r3, r3, #4
 8001a02:	613b      	str	r3, [r7, #16]
 8001a04:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001a06:	2300      	movs	r3, #0
 8001a08:	60fb      	str	r3, [r7, #12]
 8001a0a:	4b32      	ldr	r3, [pc, #200]	@ (8001ad4 <MX_GPIO_Init+0x100>)
 8001a0c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a0e:	4a31      	ldr	r2, [pc, #196]	@ (8001ad4 <MX_GPIO_Init+0x100>)
 8001a10:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001a14:	6313      	str	r3, [r2, #48]	@ 0x30
 8001a16:	4b2f      	ldr	r3, [pc, #188]	@ (8001ad4 <MX_GPIO_Init+0x100>)
 8001a18:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a1a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001a1e:	60fb      	str	r3, [r7, #12]
 8001a20:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a22:	2300      	movs	r3, #0
 8001a24:	60bb      	str	r3, [r7, #8]
 8001a26:	4b2b      	ldr	r3, [pc, #172]	@ (8001ad4 <MX_GPIO_Init+0x100>)
 8001a28:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a2a:	4a2a      	ldr	r2, [pc, #168]	@ (8001ad4 <MX_GPIO_Init+0x100>)
 8001a2c:	f043 0301 	orr.w	r3, r3, #1
 8001a30:	6313      	str	r3, [r2, #48]	@ 0x30
 8001a32:	4b28      	ldr	r3, [pc, #160]	@ (8001ad4 <MX_GPIO_Init+0x100>)
 8001a34:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a36:	f003 0301 	and.w	r3, r3, #1
 8001a3a:	60bb      	str	r3, [r7, #8]
 8001a3c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001a3e:	2300      	movs	r3, #0
 8001a40:	607b      	str	r3, [r7, #4]
 8001a42:	4b24      	ldr	r3, [pc, #144]	@ (8001ad4 <MX_GPIO_Init+0x100>)
 8001a44:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a46:	4a23      	ldr	r2, [pc, #140]	@ (8001ad4 <MX_GPIO_Init+0x100>)
 8001a48:	f043 0302 	orr.w	r3, r3, #2
 8001a4c:	6313      	str	r3, [r2, #48]	@ 0x30
 8001a4e:	4b21      	ldr	r3, [pc, #132]	@ (8001ad4 <MX_GPIO_Init+0x100>)
 8001a50:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a52:	f003 0302 	and.w	r3, r3, #2
 8001a56:	607b      	str	r3, [r7, #4]
 8001a58:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10|GPIO_PIN_4, GPIO_PIN_SET);
 8001a5a:	2201      	movs	r2, #1
 8001a5c:	f44f 6182 	mov.w	r1, #1040	@ 0x410
 8001a60:	481d      	ldr	r0, [pc, #116]	@ (8001ad8 <MX_GPIO_Init+0x104>)
 8001a62:	f000 ffb7 	bl	80029d4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_SET);
 8001a66:	2201      	movs	r2, #1
 8001a68:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001a6c:	481b      	ldr	r0, [pc, #108]	@ (8001adc <MX_GPIO_Init+0x108>)
 8001a6e:	f000 ffb1 	bl	80029d4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8001a72:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001a76:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001a78:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8001a7c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a7e:	2300      	movs	r3, #0
 8001a80:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001a82:	f107 0314 	add.w	r3, r7, #20
 8001a86:	4619      	mov	r1, r3
 8001a88:	4815      	ldr	r0, [pc, #84]	@ (8001ae0 <MX_GPIO_Init+0x10c>)
 8001a8a:	f000 fe0f 	bl	80026ac <HAL_GPIO_Init>

  /*Configure GPIO pins : PB10 PB4 */
  GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_4;
 8001a8e:	f44f 6382 	mov.w	r3, #1040	@ 0x410
 8001a92:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001a94:	2301      	movs	r3, #1
 8001a96:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a98:	2300      	movs	r3, #0
 8001a9a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a9c:	2300      	movs	r3, #0
 8001a9e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001aa0:	f107 0314 	add.w	r3, r7, #20
 8001aa4:	4619      	mov	r1, r3
 8001aa6:	480c      	ldr	r0, [pc, #48]	@ (8001ad8 <MX_GPIO_Init+0x104>)
 8001aa8:	f000 fe00 	bl	80026ac <HAL_GPIO_Init>

  /*Configure GPIO pin : PA8 */
  GPIO_InitStruct.Pin = GPIO_PIN_8;
 8001aac:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001ab0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001ab2:	2301      	movs	r3, #1
 8001ab4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ab6:	2300      	movs	r3, #0
 8001ab8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001aba:	2300      	movs	r3, #0
 8001abc:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001abe:	f107 0314 	add.w	r3, r7, #20
 8001ac2:	4619      	mov	r1, r3
 8001ac4:	4805      	ldr	r0, [pc, #20]	@ (8001adc <MX_GPIO_Init+0x108>)
 8001ac6:	f000 fdf1 	bl	80026ac <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001aca:	bf00      	nop
 8001acc:	3728      	adds	r7, #40	@ 0x28
 8001ace:	46bd      	mov	sp, r7
 8001ad0:	bd80      	pop	{r7, pc}
 8001ad2:	bf00      	nop
 8001ad4:	40023800 	.word	0x40023800
 8001ad8:	40020400 	.word	0x40020400
 8001adc:	40020000 	.word	0x40020000
 8001ae0:	40020800 	.word	0x40020800

08001ae4 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 8001ae4:	b580      	push	{r7, lr}
 8001ae6:	b082      	sub	sp, #8
 8001ae8:	af00      	add	r7, sp, #0
 8001aea:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */

  /* Infinite loop */
  for(;;) {
    osDelay(1);
 8001aec:	2001      	movs	r0, #1
 8001aee:	f003 fb49 	bl	8005184 <osDelay>
 8001af2:	e7fb      	b.n	8001aec <StartDefaultTask+0x8>

08001af4 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001af4:	b580      	push	{r7, lr}
 8001af6:	b082      	sub	sp, #8
 8001af8:	af00      	add	r7, sp, #0
 8001afa:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 8001afc:	687b      	ldr	r3, [r7, #4]
 8001afe:	681b      	ldr	r3, [r3, #0]
 8001b00:	4a04      	ldr	r2, [pc, #16]	@ (8001b14 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8001b02:	4293      	cmp	r3, r2
 8001b04:	d101      	bne.n	8001b0a <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8001b06:	f000 fcab 	bl	8002460 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8001b0a:	bf00      	nop
 8001b0c:	3708      	adds	r7, #8
 8001b0e:	46bd      	mov	sp, r7
 8001b10:	bd80      	pop	{r7, pc}
 8001b12:	bf00      	nop
 8001b14:	40001000 	.word	0x40001000

08001b18 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001b18:	b480      	push	{r7}
 8001b1a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001b1c:	b672      	cpsid	i
}
 8001b1e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001b20:	bf00      	nop
 8001b22:	e7fd      	b.n	8001b20 <Error_Handler+0x8>

08001b24 <RingBuffer_ctor>:

#include "ringbuffer.h"

/*----------------------------------------------------------------------------*/
RB_STATUS RingBuffer_ctor(RingBuffer * const rb, uint32_t const capacity, RingBuffer_t * const buffer){
 8001b24:	b480      	push	{r7}
 8001b26:	b085      	sub	sp, #20
 8001b28:	af00      	add	r7, sp, #0
 8001b2a:	60f8      	str	r0, [r7, #12]
 8001b2c:	60b9      	str	r1, [r7, #8]
 8001b2e:	607a      	str	r2, [r7, #4]
  // If capacity is 0 or buffer is a nullptr, return failure.
  if(!capacity || !buffer)
 8001b30:	68bb      	ldr	r3, [r7, #8]
 8001b32:	2b00      	cmp	r3, #0
 8001b34:	d002      	beq.n	8001b3c <RingBuffer_ctor+0x18>
 8001b36:	687b      	ldr	r3, [r7, #4]
 8001b38:	2b00      	cmp	r3, #0
 8001b3a:	d101      	bne.n	8001b40 <RingBuffer_ctor+0x1c>
  {
    return RB_FAILURE;
 8001b3c:	2301      	movs	r3, #1
 8001b3e:	e00f      	b.n	8001b60 <RingBuffer_ctor+0x3c>
  }
  // Else, initialize values and return success.
	rb->capacity = capacity;
 8001b40:	68fb      	ldr	r3, [r7, #12]
 8001b42:	68ba      	ldr	r2, [r7, #8]
 8001b44:	601a      	str	r2, [r3, #0]
	rb->buffer   = buffer;
 8001b46:	68fb      	ldr	r3, [r7, #12]
 8001b48:	687a      	ldr	r2, [r7, #4]
 8001b4a:	611a      	str	r2, [r3, #16]
	rb->size     = (uint32_t)0;
 8001b4c:	68fb      	ldr	r3, [r7, #12]
 8001b4e:	2200      	movs	r2, #0
 8001b50:	605a      	str	r2, [r3, #4]
	rb->head     = (uint32_t)0;
 8001b52:	68fb      	ldr	r3, [r7, #12]
 8001b54:	2200      	movs	r2, #0
 8001b56:	609a      	str	r2, [r3, #8]
	rb->tail     = (uint32_t)0;
 8001b58:	68fb      	ldr	r3, [r7, #12]
 8001b5a:	2200      	movs	r2, #0
 8001b5c:	60da      	str	r2, [r3, #12]
	return RB_SUCCESS;
 8001b5e:	2300      	movs	r3, #0
}
 8001b60:	4618      	mov	r0, r3
 8001b62:	3714      	adds	r7, #20
 8001b64:	46bd      	mov	sp, r7
 8001b66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b6a:	4770      	bx	lr

08001b6c <RingBuffer_enqueue>:

/*----------------------------------------------------------------------------*/
RB_STATUS RingBuffer_enqueue(RingBuffer * const rb, RingBuffer_t const item){
 8001b6c:	b084      	sub	sp, #16
 8001b6e:	b4b0      	push	{r4, r5, r7}
 8001b70:	b083      	sub	sp, #12
 8001b72:	af00      	add	r7, sp, #0
 8001b74:	6078      	str	r0, [r7, #4]
 8001b76:	f107 001c 	add.w	r0, r7, #28
 8001b7a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
	// Add item to head end of RingBuffer. Overwrite old data if necessary.
	rb->buffer[rb->head] = item;
 8001b7e:	687b      	ldr	r3, [r7, #4]
 8001b80:	6919      	ldr	r1, [r3, #16]
 8001b82:	687b      	ldr	r3, [r7, #4]
 8001b84:	689a      	ldr	r2, [r3, #8]
 8001b86:	4613      	mov	r3, r2
 8001b88:	00db      	lsls	r3, r3, #3
 8001b8a:	1a9b      	subs	r3, r3, r2
 8001b8c:	009b      	lsls	r3, r3, #2
 8001b8e:	440b      	add	r3, r1
 8001b90:	461d      	mov	r5, r3
 8001b92:	f107 041c 	add.w	r4, r7, #28
 8001b96:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001b98:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001b9a:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 8001b9e:	e885 0007 	stmia.w	r5, {r0, r1, r2}
	// If head is at the end of memory, wrap around to 0.
	if(++rb->head == rb->capacity)
 8001ba2:	687b      	ldr	r3, [r7, #4]
 8001ba4:	689b      	ldr	r3, [r3, #8]
 8001ba6:	1c5a      	adds	r2, r3, #1
 8001ba8:	687b      	ldr	r3, [r7, #4]
 8001baa:	609a      	str	r2, [r3, #8]
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	689a      	ldr	r2, [r3, #8]
 8001bb0:	687b      	ldr	r3, [r7, #4]
 8001bb2:	681b      	ldr	r3, [r3, #0]
 8001bb4:	429a      	cmp	r2, r3
 8001bb6:	d102      	bne.n	8001bbe <RingBuffer_enqueue+0x52>
	{
		rb->head = 0;
 8001bb8:	687b      	ldr	r3, [r7, #4]
 8001bba:	2200      	movs	r2, #0
 8001bbc:	609a      	str	r2, [r3, #8]
	}
	// Increment size if not already at capacity.
	if(rb->size < rb->capacity)
 8001bbe:	687b      	ldr	r3, [r7, #4]
 8001bc0:	685a      	ldr	r2, [r3, #4]
 8001bc2:	687b      	ldr	r3, [r7, #4]
 8001bc4:	681b      	ldr	r3, [r3, #0]
 8001bc6:	429a      	cmp	r2, r3
 8001bc8:	d205      	bcs.n	8001bd6 <RingBuffer_enqueue+0x6a>
	{
		rb->size++;
 8001bca:	687b      	ldr	r3, [r7, #4]
 8001bcc:	685b      	ldr	r3, [r3, #4]
 8001bce:	1c5a      	adds	r2, r3, #1
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	605a      	str	r2, [r3, #4]
 8001bd4:	e00d      	b.n	8001bf2 <RingBuffer_enqueue+0x86>
	}
	// Otherwise, increment tail so that we're still reading oldest data.
	else
	{
		if(++rb->tail == rb->capacity)
 8001bd6:	687b      	ldr	r3, [r7, #4]
 8001bd8:	68db      	ldr	r3, [r3, #12]
 8001bda:	1c5a      	adds	r2, r3, #1
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	60da      	str	r2, [r3, #12]
 8001be0:	687b      	ldr	r3, [r7, #4]
 8001be2:	68da      	ldr	r2, [r3, #12]
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	681b      	ldr	r3, [r3, #0]
 8001be8:	429a      	cmp	r2, r3
 8001bea:	d102      	bne.n	8001bf2 <RingBuffer_enqueue+0x86>
		{
			rb->tail = 0;
 8001bec:	687b      	ldr	r3, [r7, #4]
 8001bee:	2200      	movs	r2, #0
 8001bf0:	60da      	str	r2, [r3, #12]
		}
	}
	// Return success to calling function.
	return RB_SUCCESS;
 8001bf2:	2300      	movs	r3, #0
}
 8001bf4:	4618      	mov	r0, r3
 8001bf6:	370c      	adds	r7, #12
 8001bf8:	46bd      	mov	sp, r7
 8001bfa:	bcb0      	pop	{r4, r5, r7}
 8001bfc:	b004      	add	sp, #16
 8001bfe:	4770      	bx	lr

08001c00 <RingBuffer_dequeue>:

/*----------------------------------------------------------------------------*/
RB_STATUS RingBuffer_dequeue(RingBuffer * const rb, RingBuffer_t * const item){
 8001c00:	b4b0      	push	{r4, r5, r7}
 8001c02:	b083      	sub	sp, #12
 8001c04:	af00      	add	r7, sp, #0
 8001c06:	6078      	str	r0, [r7, #4]
 8001c08:	6039      	str	r1, [r7, #0]
	// If RingBuffer is empty, return false.
	if(!rb->size)
 8001c0a:	687b      	ldr	r3, [r7, #4]
 8001c0c:	685b      	ldr	r3, [r3, #4]
 8001c0e:	2b00      	cmp	r3, #0
 8001c10:	d101      	bne.n	8001c16 <RingBuffer_dequeue+0x16>
	{
		return RB_FAILURE;
 8001c12:	2301      	movs	r3, #1
 8001c14:	e025      	b.n	8001c62 <RingBuffer_dequeue+0x62>
	}
	// Otherwise, take item from tail end of RingBuffer.
	else
	{
		*item = rb->buffer[rb->tail];
 8001c16:	687b      	ldr	r3, [r7, #4]
 8001c18:	6919      	ldr	r1, [r3, #16]
 8001c1a:	687b      	ldr	r3, [r7, #4]
 8001c1c:	68da      	ldr	r2, [r3, #12]
 8001c1e:	4613      	mov	r3, r2
 8001c20:	00db      	lsls	r3, r3, #3
 8001c22:	1a9b      	subs	r3, r3, r2
 8001c24:	009b      	lsls	r3, r3, #2
 8001c26:	440b      	add	r3, r1
 8001c28:	683a      	ldr	r2, [r7, #0]
 8001c2a:	4614      	mov	r4, r2
 8001c2c:	461d      	mov	r5, r3
 8001c2e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001c30:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001c32:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001c36:	e884 0007 	stmia.w	r4, {r0, r1, r2}
		// If tail is at the end of memory, wrap around to 0.
		if(++rb->tail == rb->capacity)
 8001c3a:	687b      	ldr	r3, [r7, #4]
 8001c3c:	68db      	ldr	r3, [r3, #12]
 8001c3e:	1c5a      	adds	r2, r3, #1
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	60da      	str	r2, [r3, #12]
 8001c44:	687b      	ldr	r3, [r7, #4]
 8001c46:	68da      	ldr	r2, [r3, #12]
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	681b      	ldr	r3, [r3, #0]
 8001c4c:	429a      	cmp	r2, r3
 8001c4e:	d102      	bne.n	8001c56 <RingBuffer_dequeue+0x56>
		{
		  rb->tail = 0;
 8001c50:	687b      	ldr	r3, [r7, #4]
 8001c52:	2200      	movs	r2, #0
 8001c54:	60da      	str	r2, [r3, #12]
		}
		// Decrement the size of the buffer.
		rb->size--;
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	685b      	ldr	r3, [r3, #4]
 8001c5a:	1e5a      	subs	r2, r3, #1
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	605a      	str	r2, [r3, #4]
	}
	// Return success to calling function.
	return RB_SUCCESS;
 8001c60:	2300      	movs	r3, #0
}
 8001c62:	4618      	mov	r0, r3
 8001c64:	370c      	adds	r7, #12
 8001c66:	46bd      	mov	sp, r7
 8001c68:	bcb0      	pop	{r4, r5, r7}
 8001c6a:	4770      	bx	lr

08001c6c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001c6c:	b580      	push	{r7, lr}
 8001c6e:	b082      	sub	sp, #8
 8001c70:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001c72:	2300      	movs	r3, #0
 8001c74:	607b      	str	r3, [r7, #4]
 8001c76:	4b12      	ldr	r3, [pc, #72]	@ (8001cc0 <HAL_MspInit+0x54>)
 8001c78:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001c7a:	4a11      	ldr	r2, [pc, #68]	@ (8001cc0 <HAL_MspInit+0x54>)
 8001c7c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001c80:	6453      	str	r3, [r2, #68]	@ 0x44
 8001c82:	4b0f      	ldr	r3, [pc, #60]	@ (8001cc0 <HAL_MspInit+0x54>)
 8001c84:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001c86:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001c8a:	607b      	str	r3, [r7, #4]
 8001c8c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001c8e:	2300      	movs	r3, #0
 8001c90:	603b      	str	r3, [r7, #0]
 8001c92:	4b0b      	ldr	r3, [pc, #44]	@ (8001cc0 <HAL_MspInit+0x54>)
 8001c94:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c96:	4a0a      	ldr	r2, [pc, #40]	@ (8001cc0 <HAL_MspInit+0x54>)
 8001c98:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001c9c:	6413      	str	r3, [r2, #64]	@ 0x40
 8001c9e:	4b08      	ldr	r3, [pc, #32]	@ (8001cc0 <HAL_MspInit+0x54>)
 8001ca0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ca2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001ca6:	603b      	str	r3, [r7, #0]
 8001ca8:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001caa:	2200      	movs	r2, #0
 8001cac:	210f      	movs	r1, #15
 8001cae:	f06f 0001 	mvn.w	r0, #1
 8001cb2:	f000 fcd1 	bl	8002658 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001cb6:	bf00      	nop
 8001cb8:	3708      	adds	r7, #8
 8001cba:	46bd      	mov	sp, r7
 8001cbc:	bd80      	pop	{r7, pc}
 8001cbe:	bf00      	nop
 8001cc0:	40023800 	.word	0x40023800

08001cc4 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001cc4:	b580      	push	{r7, lr}
 8001cc6:	b08a      	sub	sp, #40	@ 0x28
 8001cc8:	af00      	add	r7, sp, #0
 8001cca:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ccc:	f107 0314 	add.w	r3, r7, #20
 8001cd0:	2200      	movs	r2, #0
 8001cd2:	601a      	str	r2, [r3, #0]
 8001cd4:	605a      	str	r2, [r3, #4]
 8001cd6:	609a      	str	r2, [r3, #8]
 8001cd8:	60da      	str	r2, [r3, #12]
 8001cda:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8001cdc:	687b      	ldr	r3, [r7, #4]
 8001cde:	681b      	ldr	r3, [r3, #0]
 8001ce0:	4a19      	ldr	r2, [pc, #100]	@ (8001d48 <HAL_SPI_MspInit+0x84>)
 8001ce2:	4293      	cmp	r3, r2
 8001ce4:	d12b      	bne.n	8001d3e <HAL_SPI_MspInit+0x7a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001ce6:	2300      	movs	r3, #0
 8001ce8:	613b      	str	r3, [r7, #16]
 8001cea:	4b18      	ldr	r3, [pc, #96]	@ (8001d4c <HAL_SPI_MspInit+0x88>)
 8001cec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001cee:	4a17      	ldr	r2, [pc, #92]	@ (8001d4c <HAL_SPI_MspInit+0x88>)
 8001cf0:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001cf4:	6453      	str	r3, [r2, #68]	@ 0x44
 8001cf6:	4b15      	ldr	r3, [pc, #84]	@ (8001d4c <HAL_SPI_MspInit+0x88>)
 8001cf8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001cfa:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001cfe:	613b      	str	r3, [r7, #16]
 8001d00:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001d02:	2300      	movs	r3, #0
 8001d04:	60fb      	str	r3, [r7, #12]
 8001d06:	4b11      	ldr	r3, [pc, #68]	@ (8001d4c <HAL_SPI_MspInit+0x88>)
 8001d08:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d0a:	4a10      	ldr	r2, [pc, #64]	@ (8001d4c <HAL_SPI_MspInit+0x88>)
 8001d0c:	f043 0301 	orr.w	r3, r3, #1
 8001d10:	6313      	str	r3, [r2, #48]	@ 0x30
 8001d12:	4b0e      	ldr	r3, [pc, #56]	@ (8001d4c <HAL_SPI_MspInit+0x88>)
 8001d14:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d16:	f003 0301 	and.w	r3, r3, #1
 8001d1a:	60fb      	str	r3, [r7, #12]
 8001d1c:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8001d1e:	23e0      	movs	r3, #224	@ 0xe0
 8001d20:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d22:	2302      	movs	r3, #2
 8001d24:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d26:	2300      	movs	r3, #0
 8001d28:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001d2a:	2303      	movs	r3, #3
 8001d2c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001d2e:	2305      	movs	r3, #5
 8001d30:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001d32:	f107 0314 	add.w	r3, r7, #20
 8001d36:	4619      	mov	r1, r3
 8001d38:	4805      	ldr	r0, [pc, #20]	@ (8001d50 <HAL_SPI_MspInit+0x8c>)
 8001d3a:	f000 fcb7 	bl	80026ac <HAL_GPIO_Init>

  /* USER CODE END SPI1_MspInit 1 */

  }

}
 8001d3e:	bf00      	nop
 8001d40:	3728      	adds	r7, #40	@ 0x28
 8001d42:	46bd      	mov	sp, r7
 8001d44:	bd80      	pop	{r7, pc}
 8001d46:	bf00      	nop
 8001d48:	40013000 	.word	0x40013000
 8001d4c:	40023800 	.word	0x40023800
 8001d50:	40020000 	.word	0x40020000

08001d54 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001d54:	b580      	push	{r7, lr}
 8001d56:	b08a      	sub	sp, #40	@ 0x28
 8001d58:	af00      	add	r7, sp, #0
 8001d5a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d5c:	f107 0314 	add.w	r3, r7, #20
 8001d60:	2200      	movs	r2, #0
 8001d62:	601a      	str	r2, [r3, #0]
 8001d64:	605a      	str	r2, [r3, #4]
 8001d66:	609a      	str	r2, [r3, #8]
 8001d68:	60da      	str	r2, [r3, #12]
 8001d6a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8001d6c:	687b      	ldr	r3, [r7, #4]
 8001d6e:	681b      	ldr	r3, [r3, #0]
 8001d70:	4a19      	ldr	r2, [pc, #100]	@ (8001dd8 <HAL_UART_MspInit+0x84>)
 8001d72:	4293      	cmp	r3, r2
 8001d74:	d12b      	bne.n	8001dce <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001d76:	2300      	movs	r3, #0
 8001d78:	613b      	str	r3, [r7, #16]
 8001d7a:	4b18      	ldr	r3, [pc, #96]	@ (8001ddc <HAL_UART_MspInit+0x88>)
 8001d7c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d7e:	4a17      	ldr	r2, [pc, #92]	@ (8001ddc <HAL_UART_MspInit+0x88>)
 8001d80:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001d84:	6413      	str	r3, [r2, #64]	@ 0x40
 8001d86:	4b15      	ldr	r3, [pc, #84]	@ (8001ddc <HAL_UART_MspInit+0x88>)
 8001d88:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d8a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001d8e:	613b      	str	r3, [r7, #16]
 8001d90:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001d92:	2300      	movs	r3, #0
 8001d94:	60fb      	str	r3, [r7, #12]
 8001d96:	4b11      	ldr	r3, [pc, #68]	@ (8001ddc <HAL_UART_MspInit+0x88>)
 8001d98:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d9a:	4a10      	ldr	r2, [pc, #64]	@ (8001ddc <HAL_UART_MspInit+0x88>)
 8001d9c:	f043 0301 	orr.w	r3, r3, #1
 8001da0:	6313      	str	r3, [r2, #48]	@ 0x30
 8001da2:	4b0e      	ldr	r3, [pc, #56]	@ (8001ddc <HAL_UART_MspInit+0x88>)
 8001da4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001da6:	f003 0301 	and.w	r3, r3, #1
 8001daa:	60fb      	str	r3, [r7, #12]
 8001dac:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8001dae:	230c      	movs	r3, #12
 8001db0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001db2:	2302      	movs	r3, #2
 8001db4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001db6:	2300      	movs	r3, #0
 8001db8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001dba:	2303      	movs	r3, #3
 8001dbc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001dbe:	2307      	movs	r3, #7
 8001dc0:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001dc2:	f107 0314 	add.w	r3, r7, #20
 8001dc6:	4619      	mov	r1, r3
 8001dc8:	4805      	ldr	r0, [pc, #20]	@ (8001de0 <HAL_UART_MspInit+0x8c>)
 8001dca:	f000 fc6f 	bl	80026ac <HAL_GPIO_Init>

  /* USER CODE END USART2_MspInit 1 */

  }

}
 8001dce:	bf00      	nop
 8001dd0:	3728      	adds	r7, #40	@ 0x28
 8001dd2:	46bd      	mov	sp, r7
 8001dd4:	bd80      	pop	{r7, pc}
 8001dd6:	bf00      	nop
 8001dd8:	40004400 	.word	0x40004400
 8001ddc:	40023800 	.word	0x40023800
 8001de0:	40020000 	.word	0x40020000

08001de4 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001de4:	b580      	push	{r7, lr}
 8001de6:	b08e      	sub	sp, #56	@ 0x38
 8001de8:	af00      	add	r7, sp, #0
 8001dea:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 8001dec:	2300      	movs	r3, #0
 8001dee:	62fb      	str	r3, [r7, #44]	@ 0x2c

  uint32_t              uwPrescalerValue = 0U;
 8001df0:	2300      	movs	r3, #0
 8001df2:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8001df4:	2300      	movs	r3, #0
 8001df6:	60fb      	str	r3, [r7, #12]
 8001df8:	4b33      	ldr	r3, [pc, #204]	@ (8001ec8 <HAL_InitTick+0xe4>)
 8001dfa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001dfc:	4a32      	ldr	r2, [pc, #200]	@ (8001ec8 <HAL_InitTick+0xe4>)
 8001dfe:	f043 0310 	orr.w	r3, r3, #16
 8001e02:	6413      	str	r3, [r2, #64]	@ 0x40
 8001e04:	4b30      	ldr	r3, [pc, #192]	@ (8001ec8 <HAL_InitTick+0xe4>)
 8001e06:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e08:	f003 0310 	and.w	r3, r3, #16
 8001e0c:	60fb      	str	r3, [r7, #12]
 8001e0e:	68fb      	ldr	r3, [r7, #12]
  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001e10:	f107 0210 	add.w	r2, r7, #16
 8001e14:	f107 0314 	add.w	r3, r7, #20
 8001e18:	4611      	mov	r1, r2
 8001e1a:	4618      	mov	r0, r3
 8001e1c:	f000 ff0e 	bl	8002c3c <HAL_RCC_GetClockConfig>
  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8001e20:	6a3b      	ldr	r3, [r7, #32]
 8001e22:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8001e24:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001e26:	2b00      	cmp	r3, #0
 8001e28:	d103      	bne.n	8001e32 <HAL_InitTick+0x4e>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8001e2a:	f000 fedf 	bl	8002bec <HAL_RCC_GetPCLK1Freq>
 8001e2e:	6378      	str	r0, [r7, #52]	@ 0x34
 8001e30:	e004      	b.n	8001e3c <HAL_InitTick+0x58>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8001e32:	f000 fedb 	bl	8002bec <HAL_RCC_GetPCLK1Freq>
 8001e36:	4603      	mov	r3, r0
 8001e38:	005b      	lsls	r3, r3, #1
 8001e3a:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8001e3c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001e3e:	4a23      	ldr	r2, [pc, #140]	@ (8001ecc <HAL_InitTick+0xe8>)
 8001e40:	fba2 2303 	umull	r2, r3, r2, r3
 8001e44:	0c9b      	lsrs	r3, r3, #18
 8001e46:	3b01      	subs	r3, #1
 8001e48:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8001e4a:	4b21      	ldr	r3, [pc, #132]	@ (8001ed0 <HAL_InitTick+0xec>)
 8001e4c:	4a21      	ldr	r2, [pc, #132]	@ (8001ed4 <HAL_InitTick+0xf0>)
 8001e4e:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8001e50:	4b1f      	ldr	r3, [pc, #124]	@ (8001ed0 <HAL_InitTick+0xec>)
 8001e52:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001e56:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8001e58:	4a1d      	ldr	r2, [pc, #116]	@ (8001ed0 <HAL_InitTick+0xec>)
 8001e5a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001e5c:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8001e5e:	4b1c      	ldr	r3, [pc, #112]	@ (8001ed0 <HAL_InitTick+0xec>)
 8001e60:	2200      	movs	r2, #0
 8001e62:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001e64:	4b1a      	ldr	r3, [pc, #104]	@ (8001ed0 <HAL_InitTick+0xec>)
 8001e66:	2200      	movs	r2, #0
 8001e68:	609a      	str	r2, [r3, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001e6a:	4b19      	ldr	r3, [pc, #100]	@ (8001ed0 <HAL_InitTick+0xec>)
 8001e6c:	2200      	movs	r2, #0
 8001e6e:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim6);
 8001e70:	4817      	ldr	r0, [pc, #92]	@ (8001ed0 <HAL_InitTick+0xec>)
 8001e72:	f002 f9b9 	bl	80041e8 <HAL_TIM_Base_Init>
 8001e76:	4603      	mov	r3, r0
 8001e78:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 8001e7c:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8001e80:	2b00      	cmp	r3, #0
 8001e82:	d11b      	bne.n	8001ebc <HAL_InitTick+0xd8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 8001e84:	4812      	ldr	r0, [pc, #72]	@ (8001ed0 <HAL_InitTick+0xec>)
 8001e86:	f002 fa09 	bl	800429c <HAL_TIM_Base_Start_IT>
 8001e8a:	4603      	mov	r3, r0
 8001e8c:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 8001e90:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8001e94:	2b00      	cmp	r3, #0
 8001e96:	d111      	bne.n	8001ebc <HAL_InitTick+0xd8>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8001e98:	2036      	movs	r0, #54	@ 0x36
 8001e9a:	f000 fbf9 	bl	8002690 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	2b0f      	cmp	r3, #15
 8001ea2:	d808      	bhi.n	8001eb6 <HAL_InitTick+0xd2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 8001ea4:	2200      	movs	r2, #0
 8001ea6:	6879      	ldr	r1, [r7, #4]
 8001ea8:	2036      	movs	r0, #54	@ 0x36
 8001eaa:	f000 fbd5 	bl	8002658 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001eae:	4a0a      	ldr	r2, [pc, #40]	@ (8001ed8 <HAL_InitTick+0xf4>)
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	6013      	str	r3, [r2, #0]
 8001eb4:	e002      	b.n	8001ebc <HAL_InitTick+0xd8>
      }
      else
      {
        status = HAL_ERROR;
 8001eb6:	2301      	movs	r3, #1
 8001eb8:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8001ebc:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 8001ec0:	4618      	mov	r0, r3
 8001ec2:	3738      	adds	r7, #56	@ 0x38
 8001ec4:	46bd      	mov	sp, r7
 8001ec6:	bd80      	pop	{r7, pc}
 8001ec8:	40023800 	.word	0x40023800
 8001ecc:	431bde83 	.word	0x431bde83
 8001ed0:	200009d0 	.word	0x200009d0
 8001ed4:	40001000 	.word	0x40001000
 8001ed8:	20000014 	.word	0x20000014

08001edc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001edc:	b480      	push	{r7}
 8001ede:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001ee0:	bf00      	nop
 8001ee2:	e7fd      	b.n	8001ee0 <NMI_Handler+0x4>

08001ee4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001ee4:	b480      	push	{r7}
 8001ee6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001ee8:	bf00      	nop
 8001eea:	e7fd      	b.n	8001ee8 <HardFault_Handler+0x4>

08001eec <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001eec:	b480      	push	{r7}
 8001eee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001ef0:	bf00      	nop
 8001ef2:	e7fd      	b.n	8001ef0 <MemManage_Handler+0x4>

08001ef4 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001ef4:	b480      	push	{r7}
 8001ef6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001ef8:	bf00      	nop
 8001efa:	e7fd      	b.n	8001ef8 <BusFault_Handler+0x4>

08001efc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001efc:	b480      	push	{r7}
 8001efe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001f00:	bf00      	nop
 8001f02:	e7fd      	b.n	8001f00 <UsageFault_Handler+0x4>

08001f04 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001f04:	b480      	push	{r7}
 8001f06:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001f08:	bf00      	nop
 8001f0a:	46bd      	mov	sp, r7
 8001f0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f10:	4770      	bx	lr
	...

08001f14 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt and DAC1, DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8001f14:	b580      	push	{r7, lr}
 8001f16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8001f18:	4802      	ldr	r0, [pc, #8]	@ (8001f24 <TIM6_DAC_IRQHandler+0x10>)
 8001f1a:	f002 fa2f 	bl	800437c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8001f1e:	bf00      	nop
 8001f20:	bd80      	pop	{r7, pc}
 8001f22:	bf00      	nop
 8001f24:	200009d0 	.word	0x200009d0

08001f28 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001f28:	b480      	push	{r7}
 8001f2a:	af00      	add	r7, sp, #0
  return 1;
 8001f2c:	2301      	movs	r3, #1
}
 8001f2e:	4618      	mov	r0, r3
 8001f30:	46bd      	mov	sp, r7
 8001f32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f36:	4770      	bx	lr

08001f38 <_kill>:

int _kill(int pid, int sig)
{
 8001f38:	b580      	push	{r7, lr}
 8001f3a:	b082      	sub	sp, #8
 8001f3c:	af00      	add	r7, sp, #0
 8001f3e:	6078      	str	r0, [r7, #4]
 8001f40:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001f42:	f007 f969 	bl	8009218 <__errno>
 8001f46:	4603      	mov	r3, r0
 8001f48:	2216      	movs	r2, #22
 8001f4a:	601a      	str	r2, [r3, #0]
  return -1;
 8001f4c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001f50:	4618      	mov	r0, r3
 8001f52:	3708      	adds	r7, #8
 8001f54:	46bd      	mov	sp, r7
 8001f56:	bd80      	pop	{r7, pc}

08001f58 <_exit>:

void _exit (int status)
{
 8001f58:	b580      	push	{r7, lr}
 8001f5a:	b082      	sub	sp, #8
 8001f5c:	af00      	add	r7, sp, #0
 8001f5e:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001f60:	f04f 31ff 	mov.w	r1, #4294967295
 8001f64:	6878      	ldr	r0, [r7, #4]
 8001f66:	f7ff ffe7 	bl	8001f38 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001f6a:	bf00      	nop
 8001f6c:	e7fd      	b.n	8001f6a <_exit+0x12>

08001f6e <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001f6e:	b580      	push	{r7, lr}
 8001f70:	b086      	sub	sp, #24
 8001f72:	af00      	add	r7, sp, #0
 8001f74:	60f8      	str	r0, [r7, #12]
 8001f76:	60b9      	str	r1, [r7, #8]
 8001f78:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001f7a:	2300      	movs	r3, #0
 8001f7c:	617b      	str	r3, [r7, #20]
 8001f7e:	e00a      	b.n	8001f96 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001f80:	f3af 8000 	nop.w
 8001f84:	4601      	mov	r1, r0
 8001f86:	68bb      	ldr	r3, [r7, #8]
 8001f88:	1c5a      	adds	r2, r3, #1
 8001f8a:	60ba      	str	r2, [r7, #8]
 8001f8c:	b2ca      	uxtb	r2, r1
 8001f8e:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001f90:	697b      	ldr	r3, [r7, #20]
 8001f92:	3301      	adds	r3, #1
 8001f94:	617b      	str	r3, [r7, #20]
 8001f96:	697a      	ldr	r2, [r7, #20]
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	429a      	cmp	r2, r3
 8001f9c:	dbf0      	blt.n	8001f80 <_read+0x12>
  }

  return len;
 8001f9e:	687b      	ldr	r3, [r7, #4]
}
 8001fa0:	4618      	mov	r0, r3
 8001fa2:	3718      	adds	r7, #24
 8001fa4:	46bd      	mov	sp, r7
 8001fa6:	bd80      	pop	{r7, pc}

08001fa8 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001fa8:	b580      	push	{r7, lr}
 8001faa:	b086      	sub	sp, #24
 8001fac:	af00      	add	r7, sp, #0
 8001fae:	60f8      	str	r0, [r7, #12]
 8001fb0:	60b9      	str	r1, [r7, #8]
 8001fb2:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001fb4:	2300      	movs	r3, #0
 8001fb6:	617b      	str	r3, [r7, #20]
 8001fb8:	e009      	b.n	8001fce <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001fba:	68bb      	ldr	r3, [r7, #8]
 8001fbc:	1c5a      	adds	r2, r3, #1
 8001fbe:	60ba      	str	r2, [r7, #8]
 8001fc0:	781b      	ldrb	r3, [r3, #0]
 8001fc2:	4618      	mov	r0, r3
 8001fc4:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001fc8:	697b      	ldr	r3, [r7, #20]
 8001fca:	3301      	adds	r3, #1
 8001fcc:	617b      	str	r3, [r7, #20]
 8001fce:	697a      	ldr	r2, [r7, #20]
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	429a      	cmp	r2, r3
 8001fd4:	dbf1      	blt.n	8001fba <_write+0x12>
  }
  return len;
 8001fd6:	687b      	ldr	r3, [r7, #4]
}
 8001fd8:	4618      	mov	r0, r3
 8001fda:	3718      	adds	r7, #24
 8001fdc:	46bd      	mov	sp, r7
 8001fde:	bd80      	pop	{r7, pc}

08001fe0 <_close>:

int _close(int file)
{
 8001fe0:	b480      	push	{r7}
 8001fe2:	b083      	sub	sp, #12
 8001fe4:	af00      	add	r7, sp, #0
 8001fe6:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001fe8:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001fec:	4618      	mov	r0, r3
 8001fee:	370c      	adds	r7, #12
 8001ff0:	46bd      	mov	sp, r7
 8001ff2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ff6:	4770      	bx	lr

08001ff8 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001ff8:	b480      	push	{r7}
 8001ffa:	b083      	sub	sp, #12
 8001ffc:	af00      	add	r7, sp, #0
 8001ffe:	6078      	str	r0, [r7, #4]
 8002000:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002002:	683b      	ldr	r3, [r7, #0]
 8002004:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002008:	605a      	str	r2, [r3, #4]
  return 0;
 800200a:	2300      	movs	r3, #0
}
 800200c:	4618      	mov	r0, r3
 800200e:	370c      	adds	r7, #12
 8002010:	46bd      	mov	sp, r7
 8002012:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002016:	4770      	bx	lr

08002018 <_isatty>:

int _isatty(int file)
{
 8002018:	b480      	push	{r7}
 800201a:	b083      	sub	sp, #12
 800201c:	af00      	add	r7, sp, #0
 800201e:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002020:	2301      	movs	r3, #1
}
 8002022:	4618      	mov	r0, r3
 8002024:	370c      	adds	r7, #12
 8002026:	46bd      	mov	sp, r7
 8002028:	f85d 7b04 	ldr.w	r7, [sp], #4
 800202c:	4770      	bx	lr

0800202e <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800202e:	b480      	push	{r7}
 8002030:	b085      	sub	sp, #20
 8002032:	af00      	add	r7, sp, #0
 8002034:	60f8      	str	r0, [r7, #12]
 8002036:	60b9      	str	r1, [r7, #8]
 8002038:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800203a:	2300      	movs	r3, #0
}
 800203c:	4618      	mov	r0, r3
 800203e:	3714      	adds	r7, #20
 8002040:	46bd      	mov	sp, r7
 8002042:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002046:	4770      	bx	lr

08002048 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002048:	b580      	push	{r7, lr}
 800204a:	b086      	sub	sp, #24
 800204c:	af00      	add	r7, sp, #0
 800204e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002050:	4a14      	ldr	r2, [pc, #80]	@ (80020a4 <_sbrk+0x5c>)
 8002052:	4b15      	ldr	r3, [pc, #84]	@ (80020a8 <_sbrk+0x60>)
 8002054:	1ad3      	subs	r3, r2, r3
 8002056:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002058:	697b      	ldr	r3, [r7, #20]
 800205a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800205c:	4b13      	ldr	r3, [pc, #76]	@ (80020ac <_sbrk+0x64>)
 800205e:	681b      	ldr	r3, [r3, #0]
 8002060:	2b00      	cmp	r3, #0
 8002062:	d102      	bne.n	800206a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002064:	4b11      	ldr	r3, [pc, #68]	@ (80020ac <_sbrk+0x64>)
 8002066:	4a12      	ldr	r2, [pc, #72]	@ (80020b0 <_sbrk+0x68>)
 8002068:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800206a:	4b10      	ldr	r3, [pc, #64]	@ (80020ac <_sbrk+0x64>)
 800206c:	681a      	ldr	r2, [r3, #0]
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	4413      	add	r3, r2
 8002072:	693a      	ldr	r2, [r7, #16]
 8002074:	429a      	cmp	r2, r3
 8002076:	d207      	bcs.n	8002088 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002078:	f007 f8ce 	bl	8009218 <__errno>
 800207c:	4603      	mov	r3, r0
 800207e:	220c      	movs	r2, #12
 8002080:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002082:	f04f 33ff 	mov.w	r3, #4294967295
 8002086:	e009      	b.n	800209c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002088:	4b08      	ldr	r3, [pc, #32]	@ (80020ac <_sbrk+0x64>)
 800208a:	681b      	ldr	r3, [r3, #0]
 800208c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800208e:	4b07      	ldr	r3, [pc, #28]	@ (80020ac <_sbrk+0x64>)
 8002090:	681a      	ldr	r2, [r3, #0]
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	4413      	add	r3, r2
 8002096:	4a05      	ldr	r2, [pc, #20]	@ (80020ac <_sbrk+0x64>)
 8002098:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800209a:	68fb      	ldr	r3, [r7, #12]
}
 800209c:	4618      	mov	r0, r3
 800209e:	3718      	adds	r7, #24
 80020a0:	46bd      	mov	sp, r7
 80020a2:	bd80      	pop	{r7, pc}
 80020a4:	20020000 	.word	0x20020000
 80020a8:	00000400 	.word	0x00000400
 80020ac:	20000a18 	.word	0x20000a18
 80020b0:	20012ac8 	.word	0x20012ac8

080020b4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80020b4:	b480      	push	{r7}
 80020b6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80020b8:	4b06      	ldr	r3, [pc, #24]	@ (80020d4 <SystemInit+0x20>)
 80020ba:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80020be:	4a05      	ldr	r2, [pc, #20]	@ (80020d4 <SystemInit+0x20>)
 80020c0:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80020c4:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80020c8:	bf00      	nop
 80020ca:	46bd      	mov	sp, r7
 80020cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020d0:	4770      	bx	lr
 80020d2:	bf00      	nop
 80020d4:	e000ed00 	.word	0xe000ed00

080020d8 <StartTaskBMP388>:

#include "taskBMP388.h"
#include "sensor.h"
#include "BMP388.h"

void StartTaskBMP388(void *argument){
 80020d8:	b5b0      	push	{r4, r5, r7, lr}
 80020da:	b0a2      	sub	sp, #136	@ 0x88
 80020dc:	af04      	add	r7, sp, #16
 80020de:	6078      	str	r0, [r7, #4]

	SENSOR_ARGS args = *(SENSOR_ARGS*)argument;
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	f107 0468 	add.w	r4, r7, #104	@ 0x68
 80020e6:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80020e8:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	BMP388 bmp388;
	BMP388_COMP bmp388_comp;

	if(BMP388_Setup(&bmp388, &bmp388_comp, args.hspi) != BMP388_SUCCESS) {
 80020ec:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 80020ee:	f107 0128 	add.w	r1, r7, #40	@ 0x28
 80020f2:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 80020f6:	4618      	mov	r0, r3
 80020f8:	f7ff f8f6 	bl	80012e8 <BMP388_Setup>
		// do nothing for now
	}

	for(;;) {
		if(BMP388_ReadTempPres(&bmp388, &bmp388_comp, args.hspi) != BMP388_SUCCESS) {
 80020fc:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 80020fe:	f107 0128 	add.w	r1, r7, #40	@ 0x28
 8002102:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 8002106:	4618      	mov	r0, r3
 8002108:	f7ff f930 	bl	800136c <BMP388_ReadTempPres>
			// do nothing for now
		}

		RingBuffer_enqueue(args.uart_rb,
 800210c:	6f3d      	ldr	r5, [r7, #112]	@ 0x70
											 (RingBuffer_t){.type = UPDATE_BMP388,
 800210e:	f107 030c 	add.w	r3, r7, #12
 8002112:	2200      	movs	r2, #0
 8002114:	601a      	str	r2, [r3, #0]
 8002116:	605a      	str	r2, [r3, #4]
 8002118:	609a      	str	r2, [r3, #8]
 800211a:	60da      	str	r2, [r3, #12]
 800211c:	611a      	str	r2, [r3, #16]
 800211e:	615a      	str	r2, [r3, #20]
 8002120:	619a      	str	r2, [r3, #24]
 8002122:	f107 0310 	add.w	r3, r7, #16
 8002126:	f107 0260 	add.w	r2, r7, #96	@ 0x60
 800212a:	e892 0003 	ldmia.w	r2, {r0, r1}
 800212e:	e883 0003 	stmia.w	r3, {r0, r1}
		RingBuffer_enqueue(args.uart_rb,
 8002132:	466c      	mov	r4, sp
 8002134:	f107 0318 	add.w	r3, r7, #24
 8002138:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800213a:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 800213e:	f107 030c 	add.w	r3, r7, #12
 8002142:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002144:	4628      	mov	r0, r5
 8002146:	f7ff fd11 	bl	8001b6c <RingBuffer_enqueue>
																			.bmp388 = bmp388});
		osSemaphoreRelease(*args.uartSemaphore);
 800214a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800214c:	681b      	ldr	r3, [r3, #0]
 800214e:	4618      	mov	r0, r3
 8002150:	f003 f90e 	bl	8005370 <osSemaphoreRelease>

		osDelay(50);
 8002154:	2032      	movs	r0, #50	@ 0x32
 8002156:	f003 f815 	bl	8005184 <osDelay>
	for(;;) {
 800215a:	e7cf      	b.n	80020fc <StartTaskBMP388+0x24>

0800215c <StartTaskLIS2MDL>:

#include "taskLIS2MDL.h"
#include "sensor.h"
#include "LIS2MDL.h"

void StartTaskLIS2MDL(void *argument) {
 800215c:	b5b0      	push	{r4, r5, r7, lr}
 800215e:	b094      	sub	sp, #80	@ 0x50
 8002160:	af04      	add	r7, sp, #16
 8002162:	6078      	str	r0, [r7, #4]

	SENSOR_ARGS args = *(SENSOR_ARGS*)argument;
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	f107 0430 	add.w	r4, r7, #48	@ 0x30
 800216a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800216c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	LIS2MDL lis2mdl;

	if(LIS2MDL_Setup(&lis2mdl, args.hspi) != LIS2MDL_SUCCESS) {
 8002170:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002172:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8002176:	4611      	mov	r1, r2
 8002178:	4618      	mov	r0, r3
 800217a:	f7ff f98f 	bl	800149c <LIS2MDL_Setup>
		// do nothing for now
	}

  for(;;) {
  	if(LIS2MDL_Read(&lis2mdl, args.hspi) != LIS2MDL_SUCCESS) {
 800217e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002180:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8002184:	4611      	mov	r1, r2
 8002186:	4618      	mov	r0, r3
 8002188:	f7ff f9ae 	bl	80014e8 <LIS2MDL_Read>
  		// do nothing for now
  	}

  	RingBuffer_enqueue(args.uart_rb,
 800218c:	6bbd      	ldr	r5, [r7, #56]	@ 0x38
  										 (RingBuffer_t){.type = UPDATE_LIS2MDL,
 800218e:	f107 030c 	add.w	r3, r7, #12
 8002192:	2200      	movs	r2, #0
 8002194:	601a      	str	r2, [r3, #0]
 8002196:	605a      	str	r2, [r3, #4]
 8002198:	609a      	str	r2, [r3, #8]
 800219a:	60da      	str	r2, [r3, #12]
 800219c:	611a      	str	r2, [r3, #16]
 800219e:	615a      	str	r2, [r3, #20]
 80021a0:	619a      	str	r2, [r3, #24]
 80021a2:	2301      	movs	r3, #1
 80021a4:	60fb      	str	r3, [r7, #12]
 80021a6:	f107 0310 	add.w	r3, r7, #16
 80021aa:	f107 0228 	add.w	r2, r7, #40	@ 0x28
 80021ae:	e892 0003 	ldmia.w	r2, {r0, r1}
 80021b2:	6018      	str	r0, [r3, #0]
 80021b4:	3304      	adds	r3, #4
 80021b6:	8019      	strh	r1, [r3, #0]
  	RingBuffer_enqueue(args.uart_rb,
 80021b8:	466c      	mov	r4, sp
 80021ba:	f107 0318 	add.w	r3, r7, #24
 80021be:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80021c0:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 80021c4:	f107 030c 	add.w	r3, r7, #12
 80021c8:	cb0e      	ldmia	r3, {r1, r2, r3}
 80021ca:	4628      	mov	r0, r5
 80021cc:	f7ff fcce 	bl	8001b6c <RingBuffer_enqueue>
  																		.lis2mdl = lis2mdl});
  	osSemaphoreRelease(*args.uartSemaphore);
 80021d0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80021d2:	681b      	ldr	r3, [r3, #0]
 80021d4:	4618      	mov	r0, r3
 80021d6:	f003 f8cb 	bl	8005370 <osSemaphoreRelease>

    osDelay(125);
 80021da:	207d      	movs	r0, #125	@ 0x7d
 80021dc:	f002 ffd2 	bl	8005184 <osDelay>
  for(;;) {
 80021e0:	e7cd      	b.n	800217e <StartTaskLIS2MDL+0x22>

080021e2 <StartTaskLSM6DSO32>:

#include "taskLSM6DSO32.h"
#include "sensor.h"
#include "LSM6DSO32.h"

void StartTaskLSM6DSO32(void *argument) {
 80021e2:	b5f0      	push	{r4, r5, r6, r7, lr}
 80021e4:	b099      	sub	sp, #100	@ 0x64
 80021e6:	af04      	add	r7, sp, #16
 80021e8:	6078      	str	r0, [r7, #4]

	SENSOR_ARGS args = *(SENSOR_ARGS*)argument;
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	f107 0440 	add.w	r4, r7, #64	@ 0x40
 80021f0:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80021f2:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	LSM6DSO32 lsm6dso32;

	if(LSM6DSO32_Setup(&lsm6dso32, args.hspi) != LSM6DSO32_SUCCESS) {
 80021f6:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80021f8:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80021fc:	4611      	mov	r1, r2
 80021fe:	4618      	mov	r0, r3
 8002200:	f7ff f9fe 	bl	8001600 <LSM6DSO32_Setup>
		// do nothing for now
	}

  for(;;) {
  	if(LSM6DSO32_Read(&lsm6dso32, args.hspi) != LSM6DSO32_SUCCESS) {
 8002204:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8002206:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800220a:	4611      	mov	r1, r2
 800220c:	4618      	mov	r0, r3
 800220e:	f7ff fa25 	bl	800165c <LSM6DSO32_Read>
  		// do nothing for now
  	}

  	RingBuffer_enqueue(args.uart_rb,
 8002212:	6cbe      	ldr	r6, [r7, #72]	@ 0x48
											 (RingBuffer_t){.type = UPDATE_LSM6DSO32,
 8002214:	2302      	movs	r3, #2
 8002216:	60fb      	str	r3, [r7, #12]
 8002218:	f107 0410 	add.w	r4, r7, #16
 800221c:	f107 0528 	add.w	r5, r7, #40	@ 0x28
 8002220:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002222:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002224:	e895 0003 	ldmia.w	r5, {r0, r1}
 8002228:	e884 0003 	stmia.w	r4, {r0, r1}
  	RingBuffer_enqueue(args.uart_rb,
 800222c:	466c      	mov	r4, sp
 800222e:	f107 0318 	add.w	r3, r7, #24
 8002232:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002234:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 8002238:	f107 030c 	add.w	r3, r7, #12
 800223c:	cb0e      	ldmia	r3, {r1, r2, r3}
 800223e:	4630      	mov	r0, r6
 8002240:	f7ff fc94 	bl	8001b6c <RingBuffer_enqueue>
																			.lsm6dso32 = lsm6dso32});
  	osSemaphoreRelease(*args.uartSemaphore);
 8002244:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002246:	681b      	ldr	r3, [r3, #0]
 8002248:	4618      	mov	r0, r3
 800224a:	f003 f891 	bl	8005370 <osSemaphoreRelease>

    osDelay(125);
 800224e:	207d      	movs	r0, #125	@ 0x7d
 8002250:	f002 ff98 	bl	8005184 <osDelay>
  for(;;) {
 8002254:	e7d6      	b.n	8002204 <StartTaskLSM6DSO32+0x22>
	...

08002258 <StartTaskUART>:
#include "taskUART.h"
#include "sensor.h"
#include <stdio.h>
#include <string.h>

void StartTaskUART(void *argument) {
 8002258:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800225c:	b0bc      	sub	sp, #240	@ 0xf0
 800225e:	af0c      	add	r7, sp, #48	@ 0x30
 8002260:	6178      	str	r0, [r7, #20]

	SENSOR_ARGS args = *(SENSOR_ARGS*)argument;
 8002262:	697b      	ldr	r3, [r7, #20]
 8002264:	f107 04b0 	add.w	r4, r7, #176	@ 0xb0
 8002268:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800226a:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}

	char buf[124];
	sprintf(buf, "%c[0;0H\n"
 800226e:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8002272:	221b      	movs	r2, #27
 8002274:	4950      	ldr	r1, [pc, #320]	@ (80023b8 <StartTaskUART+0x160>)
 8002276:	4618      	mov	r0, r3
 8002278:	f006 fec2 	bl	8009000 <siprintf>
							 "Accelerometer:\r\n"
							 "\tX:\r\n"
							 "\tY:\r\n"
							 "\tZ:\r\n",
							 0x1b);
	HAL_UART_Transmit(args.huart, (uint8_t*)buf, strlen(buf), HAL_MAX_DELAY);
 800227c:	f8d7 40b4 	ldr.w	r4, [r7, #180]	@ 0xb4
 8002280:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8002284:	4618      	mov	r0, r3
 8002286:	f7fe f813 	bl	80002b0 <strlen>
 800228a:	4603      	mov	r3, r0
 800228c:	b29a      	uxth	r2, r3
 800228e:	f107 0134 	add.w	r1, r7, #52	@ 0x34
 8002292:	f04f 33ff 	mov.w	r3, #4294967295
 8002296:	4620      	mov	r0, r4
 8002298:	f002 fa98 	bl	80047cc <HAL_UART_Transmit>

	RingBuffer_t update;
  for(;;) {
  	osSemaphoreAcquire(*args.uartSemaphore, osWaitForever);
 800229c:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 80022a0:	681b      	ldr	r3, [r3, #0]
 80022a2:	f04f 31ff 	mov.w	r1, #4294967295
 80022a6:	4618      	mov	r0, r3
 80022a8:	f003 f810 	bl	80052cc <osSemaphoreAcquire>
  	RingBuffer_dequeue(args.uart_rb, &update);
 80022ac:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80022b0:	f107 0218 	add.w	r2, r7, #24
 80022b4:	4611      	mov	r1, r2
 80022b6:	4618      	mov	r0, r3
 80022b8:	f7ff fca2 	bl	8001c00 <RingBuffer_dequeue>

  	switch(update.type) {
 80022bc:	69bb      	ldr	r3, [r7, #24]
 80022be:	2b02      	cmp	r3, #2
 80022c0:	d02e      	beq.n	8002320 <StartTaskUART+0xc8>
 80022c2:	2b02      	cmp	r3, #2
 80022c4:	dc67      	bgt.n	8002396 <StartTaskUART+0x13e>
 80022c6:	2b00      	cmp	r3, #0
 80022c8:	d002      	beq.n	80022d0 <StartTaskUART+0x78>
 80022ca:	2b01      	cmp	r3, #1
 80022cc:	d017      	beq.n	80022fe <StartTaskUART+0xa6>
 80022ce:	e062      	b.n	8002396 <StartTaskUART+0x13e>
  			sprintf(buf, "%c[0;0H"
  									 "\n"
  									 "\t\t%5.2f C\r\n"
  									 "\t\t%5.2f Pa",
										 0x1b,
										 update.bmp388.temperature,
 80022d0:	69fb      	ldr	r3, [r7, #28]
  			sprintf(buf, "%c[0;0H"
 80022d2:	4618      	mov	r0, r3
 80022d4:	f7fe f958 	bl	8000588 <__aeabi_f2d>
 80022d8:	4604      	mov	r4, r0
 80022da:	460d      	mov	r5, r1
										 update.bmp388.pressure);
 80022dc:	6a3b      	ldr	r3, [r7, #32]
  			sprintf(buf, "%c[0;0H"
 80022de:	4618      	mov	r0, r3
 80022e0:	f7fe f952 	bl	8000588 <__aeabi_f2d>
 80022e4:	4602      	mov	r2, r0
 80022e6:	460b      	mov	r3, r1
 80022e8:	f107 0034 	add.w	r0, r7, #52	@ 0x34
 80022ec:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80022f0:	e9cd 4500 	strd	r4, r5, [sp]
 80022f4:	221b      	movs	r2, #27
 80022f6:	4931      	ldr	r1, [pc, #196]	@ (80023bc <StartTaskUART+0x164>)
 80022f8:	f006 fe82 	bl	8009000 <siprintf>
				break;
 80022fc:	e04b      	b.n	8002396 <StartTaskUART+0x13e>
  									 "\n\n\n\n"
										 "\t\t%hd\r\n"
										 "\t\t%hd\r\n"
										 "\t\t%hd",
										 0x1b,
										 update.lis2mdl.X,
 80022fe:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
  			sprintf(buf, "%c[0;0H"
 8002302:	4619      	mov	r1, r3
										 update.lis2mdl.Y,
 8002304:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
										 update.lis2mdl.Z);
 8002308:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
  			sprintf(buf, "%c[0;0H"
 800230c:	f107 0034 	add.w	r0, r7, #52	@ 0x34
 8002310:	9201      	str	r2, [sp, #4]
 8002312:	9300      	str	r3, [sp, #0]
 8002314:	460b      	mov	r3, r1
 8002316:	221b      	movs	r2, #27
 8002318:	4929      	ldr	r1, [pc, #164]	@ (80023c0 <StartTaskUART+0x168>)
 800231a:	f006 fe71 	bl	8009000 <siprintf>
				break;
 800231e:	e03a      	b.n	8002396 <StartTaskUART+0x13e>
										 "\t\t%5.2f\r\n\n"
										 "\t\t%5.2f\r\n"
										 "\t\t%5.2f\r\n"
										 "\t\t%5.2f",
										 0x1b,
										 update.lsm6dso32.G_X,
 8002320:	69fb      	ldr	r3, [r7, #28]
  			sprintf(buf, "%c[0;0H"
 8002322:	4618      	mov	r0, r3
 8002324:	f7fe f930 	bl	8000588 <__aeabi_f2d>
 8002328:	4604      	mov	r4, r0
 800232a:	460d      	mov	r5, r1
										 update.lsm6dso32.G_Y,
 800232c:	6a3b      	ldr	r3, [r7, #32]
  			sprintf(buf, "%c[0;0H"
 800232e:	4618      	mov	r0, r3
 8002330:	f7fe f92a 	bl	8000588 <__aeabi_f2d>
 8002334:	4680      	mov	r8, r0
 8002336:	4689      	mov	r9, r1
										 update.lsm6dso32.G_Z,
 8002338:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
  			sprintf(buf, "%c[0;0H"
 800233a:	4618      	mov	r0, r3
 800233c:	f7fe f924 	bl	8000588 <__aeabi_f2d>
 8002340:	4682      	mov	sl, r0
 8002342:	468b      	mov	fp, r1
										 update.lsm6dso32.A_X,
 8002344:	6abb      	ldr	r3, [r7, #40]	@ 0x28
  			sprintf(buf, "%c[0;0H"
 8002346:	4618      	mov	r0, r3
 8002348:	f7fe f91e 	bl	8000588 <__aeabi_f2d>
 800234c:	e9c7 0102 	strd	r0, r1, [r7, #8]
										 update.lsm6dso32.A_Y,
 8002350:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
  			sprintf(buf, "%c[0;0H"
 8002352:	4618      	mov	r0, r3
 8002354:	f7fe f918 	bl	8000588 <__aeabi_f2d>
 8002358:	e9c7 0100 	strd	r0, r1, [r7]
										 update.lsm6dso32.A_Z);
 800235c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
  			sprintf(buf, "%c[0;0H"
 800235e:	4618      	mov	r0, r3
 8002360:	f7fe f912 	bl	8000588 <__aeabi_f2d>
 8002364:	4602      	mov	r2, r0
 8002366:	460b      	mov	r3, r1
 8002368:	f107 0034 	add.w	r0, r7, #52	@ 0x34
 800236c:	e9cd 230a 	strd	r2, r3, [sp, #40]	@ 0x28
 8002370:	ed97 7b00 	vldr	d7, [r7]
 8002374:	ed8d 7b08 	vstr	d7, [sp, #32]
 8002378:	ed97 7b02 	vldr	d7, [r7, #8]
 800237c:	ed8d 7b06 	vstr	d7, [sp, #24]
 8002380:	e9cd ab04 	strd	sl, fp, [sp, #16]
 8002384:	e9cd 8902 	strd	r8, r9, [sp, #8]
 8002388:	e9cd 4500 	strd	r4, r5, [sp]
 800238c:	221b      	movs	r2, #27
 800238e:	490d      	ldr	r1, [pc, #52]	@ (80023c4 <StartTaskUART+0x16c>)
 8002390:	f006 fe36 	bl	8009000 <siprintf>
				break;
 8002394:	bf00      	nop
  	}

		HAL_UART_Transmit(args.huart, (uint8_t*)buf, strlen(buf), HAL_MAX_DELAY);
 8002396:	f8d7 40b4 	ldr.w	r4, [r7, #180]	@ 0xb4
 800239a:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 800239e:	4618      	mov	r0, r3
 80023a0:	f7fd ff86 	bl	80002b0 <strlen>
 80023a4:	4603      	mov	r3, r0
 80023a6:	b29a      	uxth	r2, r3
 80023a8:	f107 0134 	add.w	r1, r7, #52	@ 0x34
 80023ac:	f04f 33ff 	mov.w	r3, #4294967295
 80023b0:	4620      	mov	r0, r4
 80023b2:	f002 fa0b 	bl	80047cc <HAL_UART_Transmit>
  	osSemaphoreAcquire(*args.uartSemaphore, osWaitForever);
 80023b6:	e771      	b.n	800229c <StartTaskUART+0x44>
 80023b8:	0800b37c 	.word	0x0800b37c
 80023bc:	0800b3f8 	.word	0x0800b3f8
 80023c0:	0800b418 	.word	0x0800b418
 80023c4:	0800b438 	.word	0x0800b438

080023c8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 80023c8:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002400 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 80023cc:	f7ff fe72 	bl	80020b4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80023d0:	480c      	ldr	r0, [pc, #48]	@ (8002404 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80023d2:	490d      	ldr	r1, [pc, #52]	@ (8002408 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80023d4:	4a0d      	ldr	r2, [pc, #52]	@ (800240c <LoopFillZerobss+0x1a>)
  movs r3, #0
 80023d6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80023d8:	e002      	b.n	80023e0 <LoopCopyDataInit>

080023da <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80023da:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80023dc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80023de:	3304      	adds	r3, #4

080023e0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80023e0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80023e2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80023e4:	d3f9      	bcc.n	80023da <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80023e6:	4a0a      	ldr	r2, [pc, #40]	@ (8002410 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80023e8:	4c0a      	ldr	r4, [pc, #40]	@ (8002414 <LoopFillZerobss+0x22>)
  movs r3, #0
 80023ea:	2300      	movs	r3, #0
  b LoopFillZerobss
 80023ec:	e001      	b.n	80023f2 <LoopFillZerobss>

080023ee <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80023ee:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80023f0:	3204      	adds	r2, #4

080023f2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80023f2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80023f4:	d3fb      	bcc.n	80023ee <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 80023f6:	f006 ff15 	bl	8009224 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80023fa:	f7ff f9ab 	bl	8001754 <main>
  bx  lr    
 80023fe:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8002400:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002404:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002408:	200001e8 	.word	0x200001e8
  ldr r2, =_sidata
 800240c:	0800b8f8 	.word	0x0800b8f8
  ldr r2, =_sbss
 8002410:	200001e8 	.word	0x200001e8
  ldr r4, =_ebss
 8002414:	20012ac4 	.word	0x20012ac4

08002418 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002418:	e7fe      	b.n	8002418 <ADC_IRQHandler>
	...

0800241c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800241c:	b580      	push	{r7, lr}
 800241e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002420:	4b0e      	ldr	r3, [pc, #56]	@ (800245c <HAL_Init+0x40>)
 8002422:	681b      	ldr	r3, [r3, #0]
 8002424:	4a0d      	ldr	r2, [pc, #52]	@ (800245c <HAL_Init+0x40>)
 8002426:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800242a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 800242c:	4b0b      	ldr	r3, [pc, #44]	@ (800245c <HAL_Init+0x40>)
 800242e:	681b      	ldr	r3, [r3, #0]
 8002430:	4a0a      	ldr	r2, [pc, #40]	@ (800245c <HAL_Init+0x40>)
 8002432:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002436:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002438:	4b08      	ldr	r3, [pc, #32]	@ (800245c <HAL_Init+0x40>)
 800243a:	681b      	ldr	r3, [r3, #0]
 800243c:	4a07      	ldr	r2, [pc, #28]	@ (800245c <HAL_Init+0x40>)
 800243e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002442:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002444:	2003      	movs	r0, #3
 8002446:	f000 f8fc 	bl	8002642 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800244a:	200f      	movs	r0, #15
 800244c:	f7ff fcca 	bl	8001de4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002450:	f7ff fc0c 	bl	8001c6c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002454:	2300      	movs	r3, #0
}
 8002456:	4618      	mov	r0, r3
 8002458:	bd80      	pop	{r7, pc}
 800245a:	bf00      	nop
 800245c:	40023c00 	.word	0x40023c00

08002460 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002460:	b480      	push	{r7}
 8002462:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002464:	4b06      	ldr	r3, [pc, #24]	@ (8002480 <HAL_IncTick+0x20>)
 8002466:	781b      	ldrb	r3, [r3, #0]
 8002468:	461a      	mov	r2, r3
 800246a:	4b06      	ldr	r3, [pc, #24]	@ (8002484 <HAL_IncTick+0x24>)
 800246c:	681b      	ldr	r3, [r3, #0]
 800246e:	4413      	add	r3, r2
 8002470:	4a04      	ldr	r2, [pc, #16]	@ (8002484 <HAL_IncTick+0x24>)
 8002472:	6013      	str	r3, [r2, #0]
}
 8002474:	bf00      	nop
 8002476:	46bd      	mov	sp, r7
 8002478:	f85d 7b04 	ldr.w	r7, [sp], #4
 800247c:	4770      	bx	lr
 800247e:	bf00      	nop
 8002480:	20000018 	.word	0x20000018
 8002484:	20000a1c 	.word	0x20000a1c

08002488 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002488:	b480      	push	{r7}
 800248a:	af00      	add	r7, sp, #0
  return uwTick;
 800248c:	4b03      	ldr	r3, [pc, #12]	@ (800249c <HAL_GetTick+0x14>)
 800248e:	681b      	ldr	r3, [r3, #0]
}
 8002490:	4618      	mov	r0, r3
 8002492:	46bd      	mov	sp, r7
 8002494:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002498:	4770      	bx	lr
 800249a:	bf00      	nop
 800249c:	20000a1c 	.word	0x20000a1c

080024a0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80024a0:	b580      	push	{r7, lr}
 80024a2:	b084      	sub	sp, #16
 80024a4:	af00      	add	r7, sp, #0
 80024a6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80024a8:	f7ff ffee 	bl	8002488 <HAL_GetTick>
 80024ac:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80024b2:	68fb      	ldr	r3, [r7, #12]
 80024b4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80024b8:	d005      	beq.n	80024c6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80024ba:	4b0a      	ldr	r3, [pc, #40]	@ (80024e4 <HAL_Delay+0x44>)
 80024bc:	781b      	ldrb	r3, [r3, #0]
 80024be:	461a      	mov	r2, r3
 80024c0:	68fb      	ldr	r3, [r7, #12]
 80024c2:	4413      	add	r3, r2
 80024c4:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80024c6:	bf00      	nop
 80024c8:	f7ff ffde 	bl	8002488 <HAL_GetTick>
 80024cc:	4602      	mov	r2, r0
 80024ce:	68bb      	ldr	r3, [r7, #8]
 80024d0:	1ad3      	subs	r3, r2, r3
 80024d2:	68fa      	ldr	r2, [r7, #12]
 80024d4:	429a      	cmp	r2, r3
 80024d6:	d8f7      	bhi.n	80024c8 <HAL_Delay+0x28>
  {
  }
}
 80024d8:	bf00      	nop
 80024da:	bf00      	nop
 80024dc:	3710      	adds	r7, #16
 80024de:	46bd      	mov	sp, r7
 80024e0:	bd80      	pop	{r7, pc}
 80024e2:	bf00      	nop
 80024e4:	20000018 	.word	0x20000018

080024e8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80024e8:	b480      	push	{r7}
 80024ea:	b085      	sub	sp, #20
 80024ec:	af00      	add	r7, sp, #0
 80024ee:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	f003 0307 	and.w	r3, r3, #7
 80024f6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80024f8:	4b0c      	ldr	r3, [pc, #48]	@ (800252c <__NVIC_SetPriorityGrouping+0x44>)
 80024fa:	68db      	ldr	r3, [r3, #12]
 80024fc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80024fe:	68ba      	ldr	r2, [r7, #8]
 8002500:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002504:	4013      	ands	r3, r2
 8002506:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002508:	68fb      	ldr	r3, [r7, #12]
 800250a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800250c:	68bb      	ldr	r3, [r7, #8]
 800250e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002510:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002514:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002518:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800251a:	4a04      	ldr	r2, [pc, #16]	@ (800252c <__NVIC_SetPriorityGrouping+0x44>)
 800251c:	68bb      	ldr	r3, [r7, #8]
 800251e:	60d3      	str	r3, [r2, #12]
}
 8002520:	bf00      	nop
 8002522:	3714      	adds	r7, #20
 8002524:	46bd      	mov	sp, r7
 8002526:	f85d 7b04 	ldr.w	r7, [sp], #4
 800252a:	4770      	bx	lr
 800252c:	e000ed00 	.word	0xe000ed00

08002530 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002530:	b480      	push	{r7}
 8002532:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002534:	4b04      	ldr	r3, [pc, #16]	@ (8002548 <__NVIC_GetPriorityGrouping+0x18>)
 8002536:	68db      	ldr	r3, [r3, #12]
 8002538:	0a1b      	lsrs	r3, r3, #8
 800253a:	f003 0307 	and.w	r3, r3, #7
}
 800253e:	4618      	mov	r0, r3
 8002540:	46bd      	mov	sp, r7
 8002542:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002546:	4770      	bx	lr
 8002548:	e000ed00 	.word	0xe000ed00

0800254c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800254c:	b480      	push	{r7}
 800254e:	b083      	sub	sp, #12
 8002550:	af00      	add	r7, sp, #0
 8002552:	4603      	mov	r3, r0
 8002554:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002556:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800255a:	2b00      	cmp	r3, #0
 800255c:	db0b      	blt.n	8002576 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800255e:	79fb      	ldrb	r3, [r7, #7]
 8002560:	f003 021f 	and.w	r2, r3, #31
 8002564:	4907      	ldr	r1, [pc, #28]	@ (8002584 <__NVIC_EnableIRQ+0x38>)
 8002566:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800256a:	095b      	lsrs	r3, r3, #5
 800256c:	2001      	movs	r0, #1
 800256e:	fa00 f202 	lsl.w	r2, r0, r2
 8002572:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002576:	bf00      	nop
 8002578:	370c      	adds	r7, #12
 800257a:	46bd      	mov	sp, r7
 800257c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002580:	4770      	bx	lr
 8002582:	bf00      	nop
 8002584:	e000e100 	.word	0xe000e100

08002588 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002588:	b480      	push	{r7}
 800258a:	b083      	sub	sp, #12
 800258c:	af00      	add	r7, sp, #0
 800258e:	4603      	mov	r3, r0
 8002590:	6039      	str	r1, [r7, #0]
 8002592:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002594:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002598:	2b00      	cmp	r3, #0
 800259a:	db0a      	blt.n	80025b2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800259c:	683b      	ldr	r3, [r7, #0]
 800259e:	b2da      	uxtb	r2, r3
 80025a0:	490c      	ldr	r1, [pc, #48]	@ (80025d4 <__NVIC_SetPriority+0x4c>)
 80025a2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80025a6:	0112      	lsls	r2, r2, #4
 80025a8:	b2d2      	uxtb	r2, r2
 80025aa:	440b      	add	r3, r1
 80025ac:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80025b0:	e00a      	b.n	80025c8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80025b2:	683b      	ldr	r3, [r7, #0]
 80025b4:	b2da      	uxtb	r2, r3
 80025b6:	4908      	ldr	r1, [pc, #32]	@ (80025d8 <__NVIC_SetPriority+0x50>)
 80025b8:	79fb      	ldrb	r3, [r7, #7]
 80025ba:	f003 030f 	and.w	r3, r3, #15
 80025be:	3b04      	subs	r3, #4
 80025c0:	0112      	lsls	r2, r2, #4
 80025c2:	b2d2      	uxtb	r2, r2
 80025c4:	440b      	add	r3, r1
 80025c6:	761a      	strb	r2, [r3, #24]
}
 80025c8:	bf00      	nop
 80025ca:	370c      	adds	r7, #12
 80025cc:	46bd      	mov	sp, r7
 80025ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025d2:	4770      	bx	lr
 80025d4:	e000e100 	.word	0xe000e100
 80025d8:	e000ed00 	.word	0xe000ed00

080025dc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80025dc:	b480      	push	{r7}
 80025de:	b089      	sub	sp, #36	@ 0x24
 80025e0:	af00      	add	r7, sp, #0
 80025e2:	60f8      	str	r0, [r7, #12]
 80025e4:	60b9      	str	r1, [r7, #8]
 80025e6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80025e8:	68fb      	ldr	r3, [r7, #12]
 80025ea:	f003 0307 	and.w	r3, r3, #7
 80025ee:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80025f0:	69fb      	ldr	r3, [r7, #28]
 80025f2:	f1c3 0307 	rsb	r3, r3, #7
 80025f6:	2b04      	cmp	r3, #4
 80025f8:	bf28      	it	cs
 80025fa:	2304      	movcs	r3, #4
 80025fc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80025fe:	69fb      	ldr	r3, [r7, #28]
 8002600:	3304      	adds	r3, #4
 8002602:	2b06      	cmp	r3, #6
 8002604:	d902      	bls.n	800260c <NVIC_EncodePriority+0x30>
 8002606:	69fb      	ldr	r3, [r7, #28]
 8002608:	3b03      	subs	r3, #3
 800260a:	e000      	b.n	800260e <NVIC_EncodePriority+0x32>
 800260c:	2300      	movs	r3, #0
 800260e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002610:	f04f 32ff 	mov.w	r2, #4294967295
 8002614:	69bb      	ldr	r3, [r7, #24]
 8002616:	fa02 f303 	lsl.w	r3, r2, r3
 800261a:	43da      	mvns	r2, r3
 800261c:	68bb      	ldr	r3, [r7, #8]
 800261e:	401a      	ands	r2, r3
 8002620:	697b      	ldr	r3, [r7, #20]
 8002622:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002624:	f04f 31ff 	mov.w	r1, #4294967295
 8002628:	697b      	ldr	r3, [r7, #20]
 800262a:	fa01 f303 	lsl.w	r3, r1, r3
 800262e:	43d9      	mvns	r1, r3
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002634:	4313      	orrs	r3, r2
         );
}
 8002636:	4618      	mov	r0, r3
 8002638:	3724      	adds	r7, #36	@ 0x24
 800263a:	46bd      	mov	sp, r7
 800263c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002640:	4770      	bx	lr

08002642 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002642:	b580      	push	{r7, lr}
 8002644:	b082      	sub	sp, #8
 8002646:	af00      	add	r7, sp, #0
 8002648:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800264a:	6878      	ldr	r0, [r7, #4]
 800264c:	f7ff ff4c 	bl	80024e8 <__NVIC_SetPriorityGrouping>
}
 8002650:	bf00      	nop
 8002652:	3708      	adds	r7, #8
 8002654:	46bd      	mov	sp, r7
 8002656:	bd80      	pop	{r7, pc}

08002658 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002658:	b580      	push	{r7, lr}
 800265a:	b086      	sub	sp, #24
 800265c:	af00      	add	r7, sp, #0
 800265e:	4603      	mov	r3, r0
 8002660:	60b9      	str	r1, [r7, #8]
 8002662:	607a      	str	r2, [r7, #4]
 8002664:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002666:	2300      	movs	r3, #0
 8002668:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800266a:	f7ff ff61 	bl	8002530 <__NVIC_GetPriorityGrouping>
 800266e:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002670:	687a      	ldr	r2, [r7, #4]
 8002672:	68b9      	ldr	r1, [r7, #8]
 8002674:	6978      	ldr	r0, [r7, #20]
 8002676:	f7ff ffb1 	bl	80025dc <NVIC_EncodePriority>
 800267a:	4602      	mov	r2, r0
 800267c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002680:	4611      	mov	r1, r2
 8002682:	4618      	mov	r0, r3
 8002684:	f7ff ff80 	bl	8002588 <__NVIC_SetPriority>
}
 8002688:	bf00      	nop
 800268a:	3718      	adds	r7, #24
 800268c:	46bd      	mov	sp, r7
 800268e:	bd80      	pop	{r7, pc}

08002690 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002690:	b580      	push	{r7, lr}
 8002692:	b082      	sub	sp, #8
 8002694:	af00      	add	r7, sp, #0
 8002696:	4603      	mov	r3, r0
 8002698:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800269a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800269e:	4618      	mov	r0, r3
 80026a0:	f7ff ff54 	bl	800254c <__NVIC_EnableIRQ>
}
 80026a4:	bf00      	nop
 80026a6:	3708      	adds	r7, #8
 80026a8:	46bd      	mov	sp, r7
 80026aa:	bd80      	pop	{r7, pc}

080026ac <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80026ac:	b480      	push	{r7}
 80026ae:	b089      	sub	sp, #36	@ 0x24
 80026b0:	af00      	add	r7, sp, #0
 80026b2:	6078      	str	r0, [r7, #4]
 80026b4:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80026b6:	2300      	movs	r3, #0
 80026b8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80026ba:	2300      	movs	r3, #0
 80026bc:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80026be:	2300      	movs	r3, #0
 80026c0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80026c2:	2300      	movs	r3, #0
 80026c4:	61fb      	str	r3, [r7, #28]
 80026c6:	e165      	b.n	8002994 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80026c8:	2201      	movs	r2, #1
 80026ca:	69fb      	ldr	r3, [r7, #28]
 80026cc:	fa02 f303 	lsl.w	r3, r2, r3
 80026d0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80026d2:	683b      	ldr	r3, [r7, #0]
 80026d4:	681b      	ldr	r3, [r3, #0]
 80026d6:	697a      	ldr	r2, [r7, #20]
 80026d8:	4013      	ands	r3, r2
 80026da:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80026dc:	693a      	ldr	r2, [r7, #16]
 80026de:	697b      	ldr	r3, [r7, #20]
 80026e0:	429a      	cmp	r2, r3
 80026e2:	f040 8154 	bne.w	800298e <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80026e6:	683b      	ldr	r3, [r7, #0]
 80026e8:	685b      	ldr	r3, [r3, #4]
 80026ea:	f003 0303 	and.w	r3, r3, #3
 80026ee:	2b01      	cmp	r3, #1
 80026f0:	d005      	beq.n	80026fe <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80026f2:	683b      	ldr	r3, [r7, #0]
 80026f4:	685b      	ldr	r3, [r3, #4]
 80026f6:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80026fa:	2b02      	cmp	r3, #2
 80026fc:	d130      	bne.n	8002760 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	689b      	ldr	r3, [r3, #8]
 8002702:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002704:	69fb      	ldr	r3, [r7, #28]
 8002706:	005b      	lsls	r3, r3, #1
 8002708:	2203      	movs	r2, #3
 800270a:	fa02 f303 	lsl.w	r3, r2, r3
 800270e:	43db      	mvns	r3, r3
 8002710:	69ba      	ldr	r2, [r7, #24]
 8002712:	4013      	ands	r3, r2
 8002714:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002716:	683b      	ldr	r3, [r7, #0]
 8002718:	68da      	ldr	r2, [r3, #12]
 800271a:	69fb      	ldr	r3, [r7, #28]
 800271c:	005b      	lsls	r3, r3, #1
 800271e:	fa02 f303 	lsl.w	r3, r2, r3
 8002722:	69ba      	ldr	r2, [r7, #24]
 8002724:	4313      	orrs	r3, r2
 8002726:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	69ba      	ldr	r2, [r7, #24]
 800272c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	685b      	ldr	r3, [r3, #4]
 8002732:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002734:	2201      	movs	r2, #1
 8002736:	69fb      	ldr	r3, [r7, #28]
 8002738:	fa02 f303 	lsl.w	r3, r2, r3
 800273c:	43db      	mvns	r3, r3
 800273e:	69ba      	ldr	r2, [r7, #24]
 8002740:	4013      	ands	r3, r2
 8002742:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002744:	683b      	ldr	r3, [r7, #0]
 8002746:	685b      	ldr	r3, [r3, #4]
 8002748:	091b      	lsrs	r3, r3, #4
 800274a:	f003 0201 	and.w	r2, r3, #1
 800274e:	69fb      	ldr	r3, [r7, #28]
 8002750:	fa02 f303 	lsl.w	r3, r2, r3
 8002754:	69ba      	ldr	r2, [r7, #24]
 8002756:	4313      	orrs	r3, r2
 8002758:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	69ba      	ldr	r2, [r7, #24]
 800275e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002760:	683b      	ldr	r3, [r7, #0]
 8002762:	685b      	ldr	r3, [r3, #4]
 8002764:	f003 0303 	and.w	r3, r3, #3
 8002768:	2b03      	cmp	r3, #3
 800276a:	d017      	beq.n	800279c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	68db      	ldr	r3, [r3, #12]
 8002770:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002772:	69fb      	ldr	r3, [r7, #28]
 8002774:	005b      	lsls	r3, r3, #1
 8002776:	2203      	movs	r2, #3
 8002778:	fa02 f303 	lsl.w	r3, r2, r3
 800277c:	43db      	mvns	r3, r3
 800277e:	69ba      	ldr	r2, [r7, #24]
 8002780:	4013      	ands	r3, r2
 8002782:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002784:	683b      	ldr	r3, [r7, #0]
 8002786:	689a      	ldr	r2, [r3, #8]
 8002788:	69fb      	ldr	r3, [r7, #28]
 800278a:	005b      	lsls	r3, r3, #1
 800278c:	fa02 f303 	lsl.w	r3, r2, r3
 8002790:	69ba      	ldr	r2, [r7, #24]
 8002792:	4313      	orrs	r3, r2
 8002794:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	69ba      	ldr	r2, [r7, #24]
 800279a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800279c:	683b      	ldr	r3, [r7, #0]
 800279e:	685b      	ldr	r3, [r3, #4]
 80027a0:	f003 0303 	and.w	r3, r3, #3
 80027a4:	2b02      	cmp	r3, #2
 80027a6:	d123      	bne.n	80027f0 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80027a8:	69fb      	ldr	r3, [r7, #28]
 80027aa:	08da      	lsrs	r2, r3, #3
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	3208      	adds	r2, #8
 80027b0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80027b4:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80027b6:	69fb      	ldr	r3, [r7, #28]
 80027b8:	f003 0307 	and.w	r3, r3, #7
 80027bc:	009b      	lsls	r3, r3, #2
 80027be:	220f      	movs	r2, #15
 80027c0:	fa02 f303 	lsl.w	r3, r2, r3
 80027c4:	43db      	mvns	r3, r3
 80027c6:	69ba      	ldr	r2, [r7, #24]
 80027c8:	4013      	ands	r3, r2
 80027ca:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80027cc:	683b      	ldr	r3, [r7, #0]
 80027ce:	691a      	ldr	r2, [r3, #16]
 80027d0:	69fb      	ldr	r3, [r7, #28]
 80027d2:	f003 0307 	and.w	r3, r3, #7
 80027d6:	009b      	lsls	r3, r3, #2
 80027d8:	fa02 f303 	lsl.w	r3, r2, r3
 80027dc:	69ba      	ldr	r2, [r7, #24]
 80027de:	4313      	orrs	r3, r2
 80027e0:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80027e2:	69fb      	ldr	r3, [r7, #28]
 80027e4:	08da      	lsrs	r2, r3, #3
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	3208      	adds	r2, #8
 80027ea:	69b9      	ldr	r1, [r7, #24]
 80027ec:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	681b      	ldr	r3, [r3, #0]
 80027f4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80027f6:	69fb      	ldr	r3, [r7, #28]
 80027f8:	005b      	lsls	r3, r3, #1
 80027fa:	2203      	movs	r2, #3
 80027fc:	fa02 f303 	lsl.w	r3, r2, r3
 8002800:	43db      	mvns	r3, r3
 8002802:	69ba      	ldr	r2, [r7, #24]
 8002804:	4013      	ands	r3, r2
 8002806:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002808:	683b      	ldr	r3, [r7, #0]
 800280a:	685b      	ldr	r3, [r3, #4]
 800280c:	f003 0203 	and.w	r2, r3, #3
 8002810:	69fb      	ldr	r3, [r7, #28]
 8002812:	005b      	lsls	r3, r3, #1
 8002814:	fa02 f303 	lsl.w	r3, r2, r3
 8002818:	69ba      	ldr	r2, [r7, #24]
 800281a:	4313      	orrs	r3, r2
 800281c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	69ba      	ldr	r2, [r7, #24]
 8002822:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002824:	683b      	ldr	r3, [r7, #0]
 8002826:	685b      	ldr	r3, [r3, #4]
 8002828:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800282c:	2b00      	cmp	r3, #0
 800282e:	f000 80ae 	beq.w	800298e <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002832:	2300      	movs	r3, #0
 8002834:	60fb      	str	r3, [r7, #12]
 8002836:	4b5d      	ldr	r3, [pc, #372]	@ (80029ac <HAL_GPIO_Init+0x300>)
 8002838:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800283a:	4a5c      	ldr	r2, [pc, #368]	@ (80029ac <HAL_GPIO_Init+0x300>)
 800283c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002840:	6453      	str	r3, [r2, #68]	@ 0x44
 8002842:	4b5a      	ldr	r3, [pc, #360]	@ (80029ac <HAL_GPIO_Init+0x300>)
 8002844:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002846:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800284a:	60fb      	str	r3, [r7, #12]
 800284c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800284e:	4a58      	ldr	r2, [pc, #352]	@ (80029b0 <HAL_GPIO_Init+0x304>)
 8002850:	69fb      	ldr	r3, [r7, #28]
 8002852:	089b      	lsrs	r3, r3, #2
 8002854:	3302      	adds	r3, #2
 8002856:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800285a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800285c:	69fb      	ldr	r3, [r7, #28]
 800285e:	f003 0303 	and.w	r3, r3, #3
 8002862:	009b      	lsls	r3, r3, #2
 8002864:	220f      	movs	r2, #15
 8002866:	fa02 f303 	lsl.w	r3, r2, r3
 800286a:	43db      	mvns	r3, r3
 800286c:	69ba      	ldr	r2, [r7, #24]
 800286e:	4013      	ands	r3, r2
 8002870:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	4a4f      	ldr	r2, [pc, #316]	@ (80029b4 <HAL_GPIO_Init+0x308>)
 8002876:	4293      	cmp	r3, r2
 8002878:	d025      	beq.n	80028c6 <HAL_GPIO_Init+0x21a>
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	4a4e      	ldr	r2, [pc, #312]	@ (80029b8 <HAL_GPIO_Init+0x30c>)
 800287e:	4293      	cmp	r3, r2
 8002880:	d01f      	beq.n	80028c2 <HAL_GPIO_Init+0x216>
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	4a4d      	ldr	r2, [pc, #308]	@ (80029bc <HAL_GPIO_Init+0x310>)
 8002886:	4293      	cmp	r3, r2
 8002888:	d019      	beq.n	80028be <HAL_GPIO_Init+0x212>
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	4a4c      	ldr	r2, [pc, #304]	@ (80029c0 <HAL_GPIO_Init+0x314>)
 800288e:	4293      	cmp	r3, r2
 8002890:	d013      	beq.n	80028ba <HAL_GPIO_Init+0x20e>
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	4a4b      	ldr	r2, [pc, #300]	@ (80029c4 <HAL_GPIO_Init+0x318>)
 8002896:	4293      	cmp	r3, r2
 8002898:	d00d      	beq.n	80028b6 <HAL_GPIO_Init+0x20a>
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	4a4a      	ldr	r2, [pc, #296]	@ (80029c8 <HAL_GPIO_Init+0x31c>)
 800289e:	4293      	cmp	r3, r2
 80028a0:	d007      	beq.n	80028b2 <HAL_GPIO_Init+0x206>
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	4a49      	ldr	r2, [pc, #292]	@ (80029cc <HAL_GPIO_Init+0x320>)
 80028a6:	4293      	cmp	r3, r2
 80028a8:	d101      	bne.n	80028ae <HAL_GPIO_Init+0x202>
 80028aa:	2306      	movs	r3, #6
 80028ac:	e00c      	b.n	80028c8 <HAL_GPIO_Init+0x21c>
 80028ae:	2307      	movs	r3, #7
 80028b0:	e00a      	b.n	80028c8 <HAL_GPIO_Init+0x21c>
 80028b2:	2305      	movs	r3, #5
 80028b4:	e008      	b.n	80028c8 <HAL_GPIO_Init+0x21c>
 80028b6:	2304      	movs	r3, #4
 80028b8:	e006      	b.n	80028c8 <HAL_GPIO_Init+0x21c>
 80028ba:	2303      	movs	r3, #3
 80028bc:	e004      	b.n	80028c8 <HAL_GPIO_Init+0x21c>
 80028be:	2302      	movs	r3, #2
 80028c0:	e002      	b.n	80028c8 <HAL_GPIO_Init+0x21c>
 80028c2:	2301      	movs	r3, #1
 80028c4:	e000      	b.n	80028c8 <HAL_GPIO_Init+0x21c>
 80028c6:	2300      	movs	r3, #0
 80028c8:	69fa      	ldr	r2, [r7, #28]
 80028ca:	f002 0203 	and.w	r2, r2, #3
 80028ce:	0092      	lsls	r2, r2, #2
 80028d0:	4093      	lsls	r3, r2
 80028d2:	69ba      	ldr	r2, [r7, #24]
 80028d4:	4313      	orrs	r3, r2
 80028d6:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80028d8:	4935      	ldr	r1, [pc, #212]	@ (80029b0 <HAL_GPIO_Init+0x304>)
 80028da:	69fb      	ldr	r3, [r7, #28]
 80028dc:	089b      	lsrs	r3, r3, #2
 80028de:	3302      	adds	r3, #2
 80028e0:	69ba      	ldr	r2, [r7, #24]
 80028e2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80028e6:	4b3a      	ldr	r3, [pc, #232]	@ (80029d0 <HAL_GPIO_Init+0x324>)
 80028e8:	689b      	ldr	r3, [r3, #8]
 80028ea:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80028ec:	693b      	ldr	r3, [r7, #16]
 80028ee:	43db      	mvns	r3, r3
 80028f0:	69ba      	ldr	r2, [r7, #24]
 80028f2:	4013      	ands	r3, r2
 80028f4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80028f6:	683b      	ldr	r3, [r7, #0]
 80028f8:	685b      	ldr	r3, [r3, #4]
 80028fa:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80028fe:	2b00      	cmp	r3, #0
 8002900:	d003      	beq.n	800290a <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 8002902:	69ba      	ldr	r2, [r7, #24]
 8002904:	693b      	ldr	r3, [r7, #16]
 8002906:	4313      	orrs	r3, r2
 8002908:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800290a:	4a31      	ldr	r2, [pc, #196]	@ (80029d0 <HAL_GPIO_Init+0x324>)
 800290c:	69bb      	ldr	r3, [r7, #24]
 800290e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002910:	4b2f      	ldr	r3, [pc, #188]	@ (80029d0 <HAL_GPIO_Init+0x324>)
 8002912:	68db      	ldr	r3, [r3, #12]
 8002914:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002916:	693b      	ldr	r3, [r7, #16]
 8002918:	43db      	mvns	r3, r3
 800291a:	69ba      	ldr	r2, [r7, #24]
 800291c:	4013      	ands	r3, r2
 800291e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002920:	683b      	ldr	r3, [r7, #0]
 8002922:	685b      	ldr	r3, [r3, #4]
 8002924:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002928:	2b00      	cmp	r3, #0
 800292a:	d003      	beq.n	8002934 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 800292c:	69ba      	ldr	r2, [r7, #24]
 800292e:	693b      	ldr	r3, [r7, #16]
 8002930:	4313      	orrs	r3, r2
 8002932:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002934:	4a26      	ldr	r2, [pc, #152]	@ (80029d0 <HAL_GPIO_Init+0x324>)
 8002936:	69bb      	ldr	r3, [r7, #24]
 8002938:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800293a:	4b25      	ldr	r3, [pc, #148]	@ (80029d0 <HAL_GPIO_Init+0x324>)
 800293c:	685b      	ldr	r3, [r3, #4]
 800293e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002940:	693b      	ldr	r3, [r7, #16]
 8002942:	43db      	mvns	r3, r3
 8002944:	69ba      	ldr	r2, [r7, #24]
 8002946:	4013      	ands	r3, r2
 8002948:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800294a:	683b      	ldr	r3, [r7, #0]
 800294c:	685b      	ldr	r3, [r3, #4]
 800294e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002952:	2b00      	cmp	r3, #0
 8002954:	d003      	beq.n	800295e <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 8002956:	69ba      	ldr	r2, [r7, #24]
 8002958:	693b      	ldr	r3, [r7, #16]
 800295a:	4313      	orrs	r3, r2
 800295c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800295e:	4a1c      	ldr	r2, [pc, #112]	@ (80029d0 <HAL_GPIO_Init+0x324>)
 8002960:	69bb      	ldr	r3, [r7, #24]
 8002962:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002964:	4b1a      	ldr	r3, [pc, #104]	@ (80029d0 <HAL_GPIO_Init+0x324>)
 8002966:	681b      	ldr	r3, [r3, #0]
 8002968:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800296a:	693b      	ldr	r3, [r7, #16]
 800296c:	43db      	mvns	r3, r3
 800296e:	69ba      	ldr	r2, [r7, #24]
 8002970:	4013      	ands	r3, r2
 8002972:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002974:	683b      	ldr	r3, [r7, #0]
 8002976:	685b      	ldr	r3, [r3, #4]
 8002978:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800297c:	2b00      	cmp	r3, #0
 800297e:	d003      	beq.n	8002988 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8002980:	69ba      	ldr	r2, [r7, #24]
 8002982:	693b      	ldr	r3, [r7, #16]
 8002984:	4313      	orrs	r3, r2
 8002986:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002988:	4a11      	ldr	r2, [pc, #68]	@ (80029d0 <HAL_GPIO_Init+0x324>)
 800298a:	69bb      	ldr	r3, [r7, #24]
 800298c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800298e:	69fb      	ldr	r3, [r7, #28]
 8002990:	3301      	adds	r3, #1
 8002992:	61fb      	str	r3, [r7, #28]
 8002994:	69fb      	ldr	r3, [r7, #28]
 8002996:	2b0f      	cmp	r3, #15
 8002998:	f67f ae96 	bls.w	80026c8 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800299c:	bf00      	nop
 800299e:	bf00      	nop
 80029a0:	3724      	adds	r7, #36	@ 0x24
 80029a2:	46bd      	mov	sp, r7
 80029a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029a8:	4770      	bx	lr
 80029aa:	bf00      	nop
 80029ac:	40023800 	.word	0x40023800
 80029b0:	40013800 	.word	0x40013800
 80029b4:	40020000 	.word	0x40020000
 80029b8:	40020400 	.word	0x40020400
 80029bc:	40020800 	.word	0x40020800
 80029c0:	40020c00 	.word	0x40020c00
 80029c4:	40021000 	.word	0x40021000
 80029c8:	40021400 	.word	0x40021400
 80029cc:	40021800 	.word	0x40021800
 80029d0:	40013c00 	.word	0x40013c00

080029d4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80029d4:	b480      	push	{r7}
 80029d6:	b083      	sub	sp, #12
 80029d8:	af00      	add	r7, sp, #0
 80029da:	6078      	str	r0, [r7, #4]
 80029dc:	460b      	mov	r3, r1
 80029de:	807b      	strh	r3, [r7, #2]
 80029e0:	4613      	mov	r3, r2
 80029e2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80029e4:	787b      	ldrb	r3, [r7, #1]
 80029e6:	2b00      	cmp	r3, #0
 80029e8:	d003      	beq.n	80029f2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80029ea:	887a      	ldrh	r2, [r7, #2]
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80029f0:	e003      	b.n	80029fa <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80029f2:	887b      	ldrh	r3, [r7, #2]
 80029f4:	041a      	lsls	r2, r3, #16
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	619a      	str	r2, [r3, #24]
}
 80029fa:	bf00      	nop
 80029fc:	370c      	adds	r7, #12
 80029fe:	46bd      	mov	sp, r7
 8002a00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a04:	4770      	bx	lr
	...

08002a08 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002a08:	b580      	push	{r7, lr}
 8002a0a:	b084      	sub	sp, #16
 8002a0c:	af00      	add	r7, sp, #0
 8002a0e:	6078      	str	r0, [r7, #4]
 8002a10:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	2b00      	cmp	r3, #0
 8002a16:	d101      	bne.n	8002a1c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002a18:	2301      	movs	r3, #1
 8002a1a:	e0cc      	b.n	8002bb6 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002a1c:	4b68      	ldr	r3, [pc, #416]	@ (8002bc0 <HAL_RCC_ClockConfig+0x1b8>)
 8002a1e:	681b      	ldr	r3, [r3, #0]
 8002a20:	f003 030f 	and.w	r3, r3, #15
 8002a24:	683a      	ldr	r2, [r7, #0]
 8002a26:	429a      	cmp	r2, r3
 8002a28:	d90c      	bls.n	8002a44 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002a2a:	4b65      	ldr	r3, [pc, #404]	@ (8002bc0 <HAL_RCC_ClockConfig+0x1b8>)
 8002a2c:	683a      	ldr	r2, [r7, #0]
 8002a2e:	b2d2      	uxtb	r2, r2
 8002a30:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002a32:	4b63      	ldr	r3, [pc, #396]	@ (8002bc0 <HAL_RCC_ClockConfig+0x1b8>)
 8002a34:	681b      	ldr	r3, [r3, #0]
 8002a36:	f003 030f 	and.w	r3, r3, #15
 8002a3a:	683a      	ldr	r2, [r7, #0]
 8002a3c:	429a      	cmp	r2, r3
 8002a3e:	d001      	beq.n	8002a44 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8002a40:	2301      	movs	r3, #1
 8002a42:	e0b8      	b.n	8002bb6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	681b      	ldr	r3, [r3, #0]
 8002a48:	f003 0302 	and.w	r3, r3, #2
 8002a4c:	2b00      	cmp	r3, #0
 8002a4e:	d020      	beq.n	8002a92 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	681b      	ldr	r3, [r3, #0]
 8002a54:	f003 0304 	and.w	r3, r3, #4
 8002a58:	2b00      	cmp	r3, #0
 8002a5a:	d005      	beq.n	8002a68 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002a5c:	4b59      	ldr	r3, [pc, #356]	@ (8002bc4 <HAL_RCC_ClockConfig+0x1bc>)
 8002a5e:	689b      	ldr	r3, [r3, #8]
 8002a60:	4a58      	ldr	r2, [pc, #352]	@ (8002bc4 <HAL_RCC_ClockConfig+0x1bc>)
 8002a62:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8002a66:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	681b      	ldr	r3, [r3, #0]
 8002a6c:	f003 0308 	and.w	r3, r3, #8
 8002a70:	2b00      	cmp	r3, #0
 8002a72:	d005      	beq.n	8002a80 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002a74:	4b53      	ldr	r3, [pc, #332]	@ (8002bc4 <HAL_RCC_ClockConfig+0x1bc>)
 8002a76:	689b      	ldr	r3, [r3, #8]
 8002a78:	4a52      	ldr	r2, [pc, #328]	@ (8002bc4 <HAL_RCC_ClockConfig+0x1bc>)
 8002a7a:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8002a7e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002a80:	4b50      	ldr	r3, [pc, #320]	@ (8002bc4 <HAL_RCC_ClockConfig+0x1bc>)
 8002a82:	689b      	ldr	r3, [r3, #8]
 8002a84:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	689b      	ldr	r3, [r3, #8]
 8002a8c:	494d      	ldr	r1, [pc, #308]	@ (8002bc4 <HAL_RCC_ClockConfig+0x1bc>)
 8002a8e:	4313      	orrs	r3, r2
 8002a90:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	681b      	ldr	r3, [r3, #0]
 8002a96:	f003 0301 	and.w	r3, r3, #1
 8002a9a:	2b00      	cmp	r3, #0
 8002a9c:	d044      	beq.n	8002b28 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	685b      	ldr	r3, [r3, #4]
 8002aa2:	2b01      	cmp	r3, #1
 8002aa4:	d107      	bne.n	8002ab6 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002aa6:	4b47      	ldr	r3, [pc, #284]	@ (8002bc4 <HAL_RCC_ClockConfig+0x1bc>)
 8002aa8:	681b      	ldr	r3, [r3, #0]
 8002aaa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002aae:	2b00      	cmp	r3, #0
 8002ab0:	d119      	bne.n	8002ae6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002ab2:	2301      	movs	r3, #1
 8002ab4:	e07f      	b.n	8002bb6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	685b      	ldr	r3, [r3, #4]
 8002aba:	2b02      	cmp	r3, #2
 8002abc:	d003      	beq.n	8002ac6 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002ac2:	2b03      	cmp	r3, #3
 8002ac4:	d107      	bne.n	8002ad6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002ac6:	4b3f      	ldr	r3, [pc, #252]	@ (8002bc4 <HAL_RCC_ClockConfig+0x1bc>)
 8002ac8:	681b      	ldr	r3, [r3, #0]
 8002aca:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002ace:	2b00      	cmp	r3, #0
 8002ad0:	d109      	bne.n	8002ae6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002ad2:	2301      	movs	r3, #1
 8002ad4:	e06f      	b.n	8002bb6 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002ad6:	4b3b      	ldr	r3, [pc, #236]	@ (8002bc4 <HAL_RCC_ClockConfig+0x1bc>)
 8002ad8:	681b      	ldr	r3, [r3, #0]
 8002ada:	f003 0302 	and.w	r3, r3, #2
 8002ade:	2b00      	cmp	r3, #0
 8002ae0:	d101      	bne.n	8002ae6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002ae2:	2301      	movs	r3, #1
 8002ae4:	e067      	b.n	8002bb6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002ae6:	4b37      	ldr	r3, [pc, #220]	@ (8002bc4 <HAL_RCC_ClockConfig+0x1bc>)
 8002ae8:	689b      	ldr	r3, [r3, #8]
 8002aea:	f023 0203 	bic.w	r2, r3, #3
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	685b      	ldr	r3, [r3, #4]
 8002af2:	4934      	ldr	r1, [pc, #208]	@ (8002bc4 <HAL_RCC_ClockConfig+0x1bc>)
 8002af4:	4313      	orrs	r3, r2
 8002af6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002af8:	f7ff fcc6 	bl	8002488 <HAL_GetTick>
 8002afc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002afe:	e00a      	b.n	8002b16 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002b00:	f7ff fcc2 	bl	8002488 <HAL_GetTick>
 8002b04:	4602      	mov	r2, r0
 8002b06:	68fb      	ldr	r3, [r7, #12]
 8002b08:	1ad3      	subs	r3, r2, r3
 8002b0a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002b0e:	4293      	cmp	r3, r2
 8002b10:	d901      	bls.n	8002b16 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002b12:	2303      	movs	r3, #3
 8002b14:	e04f      	b.n	8002bb6 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002b16:	4b2b      	ldr	r3, [pc, #172]	@ (8002bc4 <HAL_RCC_ClockConfig+0x1bc>)
 8002b18:	689b      	ldr	r3, [r3, #8]
 8002b1a:	f003 020c 	and.w	r2, r3, #12
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	685b      	ldr	r3, [r3, #4]
 8002b22:	009b      	lsls	r3, r3, #2
 8002b24:	429a      	cmp	r2, r3
 8002b26:	d1eb      	bne.n	8002b00 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8002b28:	4b25      	ldr	r3, [pc, #148]	@ (8002bc0 <HAL_RCC_ClockConfig+0x1b8>)
 8002b2a:	681b      	ldr	r3, [r3, #0]
 8002b2c:	f003 030f 	and.w	r3, r3, #15
 8002b30:	683a      	ldr	r2, [r7, #0]
 8002b32:	429a      	cmp	r2, r3
 8002b34:	d20c      	bcs.n	8002b50 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002b36:	4b22      	ldr	r3, [pc, #136]	@ (8002bc0 <HAL_RCC_ClockConfig+0x1b8>)
 8002b38:	683a      	ldr	r2, [r7, #0]
 8002b3a:	b2d2      	uxtb	r2, r2
 8002b3c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002b3e:	4b20      	ldr	r3, [pc, #128]	@ (8002bc0 <HAL_RCC_ClockConfig+0x1b8>)
 8002b40:	681b      	ldr	r3, [r3, #0]
 8002b42:	f003 030f 	and.w	r3, r3, #15
 8002b46:	683a      	ldr	r2, [r7, #0]
 8002b48:	429a      	cmp	r2, r3
 8002b4a:	d001      	beq.n	8002b50 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002b4c:	2301      	movs	r3, #1
 8002b4e:	e032      	b.n	8002bb6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	681b      	ldr	r3, [r3, #0]
 8002b54:	f003 0304 	and.w	r3, r3, #4
 8002b58:	2b00      	cmp	r3, #0
 8002b5a:	d008      	beq.n	8002b6e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002b5c:	4b19      	ldr	r3, [pc, #100]	@ (8002bc4 <HAL_RCC_ClockConfig+0x1bc>)
 8002b5e:	689b      	ldr	r3, [r3, #8]
 8002b60:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	68db      	ldr	r3, [r3, #12]
 8002b68:	4916      	ldr	r1, [pc, #88]	@ (8002bc4 <HAL_RCC_ClockConfig+0x1bc>)
 8002b6a:	4313      	orrs	r3, r2
 8002b6c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	681b      	ldr	r3, [r3, #0]
 8002b72:	f003 0308 	and.w	r3, r3, #8
 8002b76:	2b00      	cmp	r3, #0
 8002b78:	d009      	beq.n	8002b8e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002b7a:	4b12      	ldr	r3, [pc, #72]	@ (8002bc4 <HAL_RCC_ClockConfig+0x1bc>)
 8002b7c:	689b      	ldr	r3, [r3, #8]
 8002b7e:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	691b      	ldr	r3, [r3, #16]
 8002b86:	00db      	lsls	r3, r3, #3
 8002b88:	490e      	ldr	r1, [pc, #56]	@ (8002bc4 <HAL_RCC_ClockConfig+0x1bc>)
 8002b8a:	4313      	orrs	r3, r2
 8002b8c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8002b8e:	f000 f887 	bl	8002ca0 <HAL_RCC_GetSysClockFreq>
 8002b92:	4602      	mov	r2, r0
 8002b94:	4b0b      	ldr	r3, [pc, #44]	@ (8002bc4 <HAL_RCC_ClockConfig+0x1bc>)
 8002b96:	689b      	ldr	r3, [r3, #8]
 8002b98:	091b      	lsrs	r3, r3, #4
 8002b9a:	f003 030f 	and.w	r3, r3, #15
 8002b9e:	490a      	ldr	r1, [pc, #40]	@ (8002bc8 <HAL_RCC_ClockConfig+0x1c0>)
 8002ba0:	5ccb      	ldrb	r3, [r1, r3]
 8002ba2:	fa22 f303 	lsr.w	r3, r2, r3
 8002ba6:	4a09      	ldr	r2, [pc, #36]	@ (8002bcc <HAL_RCC_ClockConfig+0x1c4>)
 8002ba8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8002baa:	4b09      	ldr	r3, [pc, #36]	@ (8002bd0 <HAL_RCC_ClockConfig+0x1c8>)
 8002bac:	681b      	ldr	r3, [r3, #0]
 8002bae:	4618      	mov	r0, r3
 8002bb0:	f7ff f918 	bl	8001de4 <HAL_InitTick>

  return HAL_OK;
 8002bb4:	2300      	movs	r3, #0
}
 8002bb6:	4618      	mov	r0, r3
 8002bb8:	3710      	adds	r7, #16
 8002bba:	46bd      	mov	sp, r7
 8002bbc:	bd80      	pop	{r7, pc}
 8002bbe:	bf00      	nop
 8002bc0:	40023c00 	.word	0x40023c00
 8002bc4:	40023800 	.word	0x40023800
 8002bc8:	0800b55c 	.word	0x0800b55c
 8002bcc:	20000010 	.word	0x20000010
 8002bd0:	20000014 	.word	0x20000014

08002bd4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002bd4:	b480      	push	{r7}
 8002bd6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002bd8:	4b03      	ldr	r3, [pc, #12]	@ (8002be8 <HAL_RCC_GetHCLKFreq+0x14>)
 8002bda:	681b      	ldr	r3, [r3, #0]
}
 8002bdc:	4618      	mov	r0, r3
 8002bde:	46bd      	mov	sp, r7
 8002be0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002be4:	4770      	bx	lr
 8002be6:	bf00      	nop
 8002be8:	20000010 	.word	0x20000010

08002bec <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002bec:	b580      	push	{r7, lr}
 8002bee:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8002bf0:	f7ff fff0 	bl	8002bd4 <HAL_RCC_GetHCLKFreq>
 8002bf4:	4602      	mov	r2, r0
 8002bf6:	4b05      	ldr	r3, [pc, #20]	@ (8002c0c <HAL_RCC_GetPCLK1Freq+0x20>)
 8002bf8:	689b      	ldr	r3, [r3, #8]
 8002bfa:	0a9b      	lsrs	r3, r3, #10
 8002bfc:	f003 0307 	and.w	r3, r3, #7
 8002c00:	4903      	ldr	r1, [pc, #12]	@ (8002c10 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002c02:	5ccb      	ldrb	r3, [r1, r3]
 8002c04:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002c08:	4618      	mov	r0, r3
 8002c0a:	bd80      	pop	{r7, pc}
 8002c0c:	40023800 	.word	0x40023800
 8002c10:	0800b56c 	.word	0x0800b56c

08002c14 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002c14:	b580      	push	{r7, lr}
 8002c16:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8002c18:	f7ff ffdc 	bl	8002bd4 <HAL_RCC_GetHCLKFreq>
 8002c1c:	4602      	mov	r2, r0
 8002c1e:	4b05      	ldr	r3, [pc, #20]	@ (8002c34 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002c20:	689b      	ldr	r3, [r3, #8]
 8002c22:	0b5b      	lsrs	r3, r3, #13
 8002c24:	f003 0307 	and.w	r3, r3, #7
 8002c28:	4903      	ldr	r1, [pc, #12]	@ (8002c38 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002c2a:	5ccb      	ldrb	r3, [r1, r3]
 8002c2c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002c30:	4618      	mov	r0, r3
 8002c32:	bd80      	pop	{r7, pc}
 8002c34:	40023800 	.word	0x40023800
 8002c38:	0800b56c 	.word	0x0800b56c

08002c3c <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8002c3c:	b480      	push	{r7}
 8002c3e:	b083      	sub	sp, #12
 8002c40:	af00      	add	r7, sp, #0
 8002c42:	6078      	str	r0, [r7, #4]
 8002c44:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	220f      	movs	r2, #15
 8002c4a:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8002c4c:	4b12      	ldr	r3, [pc, #72]	@ (8002c98 <HAL_RCC_GetClockConfig+0x5c>)
 8002c4e:	689b      	ldr	r3, [r3, #8]
 8002c50:	f003 0203 	and.w	r2, r3, #3
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8002c58:	4b0f      	ldr	r3, [pc, #60]	@ (8002c98 <HAL_RCC_GetClockConfig+0x5c>)
 8002c5a:	689b      	ldr	r3, [r3, #8]
 8002c5c:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8002c64:	4b0c      	ldr	r3, [pc, #48]	@ (8002c98 <HAL_RCC_GetClockConfig+0x5c>)
 8002c66:	689b      	ldr	r3, [r3, #8]
 8002c68:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8002c70:	4b09      	ldr	r3, [pc, #36]	@ (8002c98 <HAL_RCC_GetClockConfig+0x5c>)
 8002c72:	689b      	ldr	r3, [r3, #8]
 8002c74:	08db      	lsrs	r3, r3, #3
 8002c76:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8002c7e:	4b07      	ldr	r3, [pc, #28]	@ (8002c9c <HAL_RCC_GetClockConfig+0x60>)
 8002c80:	681b      	ldr	r3, [r3, #0]
 8002c82:	f003 020f 	and.w	r2, r3, #15
 8002c86:	683b      	ldr	r3, [r7, #0]
 8002c88:	601a      	str	r2, [r3, #0]
}
 8002c8a:	bf00      	nop
 8002c8c:	370c      	adds	r7, #12
 8002c8e:	46bd      	mov	sp, r7
 8002c90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c94:	4770      	bx	lr
 8002c96:	bf00      	nop
 8002c98:	40023800 	.word	0x40023800
 8002c9c:	40023c00 	.word	0x40023c00

08002ca0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002ca0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002ca4:	b0ae      	sub	sp, #184	@ 0xb8
 8002ca6:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8002ca8:	2300      	movs	r3, #0
 8002caa:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t pllvco = 0U;
 8002cae:	2300      	movs	r3, #0
 8002cb0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t pllp = 0U;
 8002cb4:	2300      	movs	r3, #0
 8002cb6:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  uint32_t pllr = 0U;
 8002cba:	2300      	movs	r3, #0
 8002cbc:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t sysclockfreq = 0U;
 8002cc0:	2300      	movs	r3, #0
 8002cc2:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002cc6:	4bcb      	ldr	r3, [pc, #812]	@ (8002ff4 <HAL_RCC_GetSysClockFreq+0x354>)
 8002cc8:	689b      	ldr	r3, [r3, #8]
 8002cca:	f003 030c 	and.w	r3, r3, #12
 8002cce:	2b0c      	cmp	r3, #12
 8002cd0:	f200 8206 	bhi.w	80030e0 <HAL_RCC_GetSysClockFreq+0x440>
 8002cd4:	a201      	add	r2, pc, #4	@ (adr r2, 8002cdc <HAL_RCC_GetSysClockFreq+0x3c>)
 8002cd6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002cda:	bf00      	nop
 8002cdc:	08002d11 	.word	0x08002d11
 8002ce0:	080030e1 	.word	0x080030e1
 8002ce4:	080030e1 	.word	0x080030e1
 8002ce8:	080030e1 	.word	0x080030e1
 8002cec:	08002d19 	.word	0x08002d19
 8002cf0:	080030e1 	.word	0x080030e1
 8002cf4:	080030e1 	.word	0x080030e1
 8002cf8:	080030e1 	.word	0x080030e1
 8002cfc:	08002d21 	.word	0x08002d21
 8002d00:	080030e1 	.word	0x080030e1
 8002d04:	080030e1 	.word	0x080030e1
 8002d08:	080030e1 	.word	0x080030e1
 8002d0c:	08002f11 	.word	0x08002f11
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002d10:	4bb9      	ldr	r3, [pc, #740]	@ (8002ff8 <HAL_RCC_GetSysClockFreq+0x358>)
 8002d12:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
       break;
 8002d16:	e1e7      	b.n	80030e8 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002d18:	4bb8      	ldr	r3, [pc, #736]	@ (8002ffc <HAL_RCC_GetSysClockFreq+0x35c>)
 8002d1a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8002d1e:	e1e3      	b.n	80030e8 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002d20:	4bb4      	ldr	r3, [pc, #720]	@ (8002ff4 <HAL_RCC_GetSysClockFreq+0x354>)
 8002d22:	685b      	ldr	r3, [r3, #4]
 8002d24:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002d28:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002d2c:	4bb1      	ldr	r3, [pc, #708]	@ (8002ff4 <HAL_RCC_GetSysClockFreq+0x354>)
 8002d2e:	685b      	ldr	r3, [r3, #4]
 8002d30:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002d34:	2b00      	cmp	r3, #0
 8002d36:	d071      	beq.n	8002e1c <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002d38:	4bae      	ldr	r3, [pc, #696]	@ (8002ff4 <HAL_RCC_GetSysClockFreq+0x354>)
 8002d3a:	685b      	ldr	r3, [r3, #4]
 8002d3c:	099b      	lsrs	r3, r3, #6
 8002d3e:	2200      	movs	r2, #0
 8002d40:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8002d44:	f8c7 209c 	str.w	r2, [r7, #156]	@ 0x9c
 8002d48:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8002d4c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002d50:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8002d54:	2300      	movs	r3, #0
 8002d56:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8002d5a:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8002d5e:	4622      	mov	r2, r4
 8002d60:	462b      	mov	r3, r5
 8002d62:	f04f 0000 	mov.w	r0, #0
 8002d66:	f04f 0100 	mov.w	r1, #0
 8002d6a:	0159      	lsls	r1, r3, #5
 8002d6c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002d70:	0150      	lsls	r0, r2, #5
 8002d72:	4602      	mov	r2, r0
 8002d74:	460b      	mov	r3, r1
 8002d76:	4621      	mov	r1, r4
 8002d78:	1a51      	subs	r1, r2, r1
 8002d7a:	6439      	str	r1, [r7, #64]	@ 0x40
 8002d7c:	4629      	mov	r1, r5
 8002d7e:	eb63 0301 	sbc.w	r3, r3, r1
 8002d82:	647b      	str	r3, [r7, #68]	@ 0x44
 8002d84:	f04f 0200 	mov.w	r2, #0
 8002d88:	f04f 0300 	mov.w	r3, #0
 8002d8c:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	@ 0x40
 8002d90:	4649      	mov	r1, r9
 8002d92:	018b      	lsls	r3, r1, #6
 8002d94:	4641      	mov	r1, r8
 8002d96:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002d9a:	4641      	mov	r1, r8
 8002d9c:	018a      	lsls	r2, r1, #6
 8002d9e:	4641      	mov	r1, r8
 8002da0:	1a51      	subs	r1, r2, r1
 8002da2:	63b9      	str	r1, [r7, #56]	@ 0x38
 8002da4:	4649      	mov	r1, r9
 8002da6:	eb63 0301 	sbc.w	r3, r3, r1
 8002daa:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002dac:	f04f 0200 	mov.w	r2, #0
 8002db0:	f04f 0300 	mov.w	r3, #0
 8002db4:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	@ 0x38
 8002db8:	4649      	mov	r1, r9
 8002dba:	00cb      	lsls	r3, r1, #3
 8002dbc:	4641      	mov	r1, r8
 8002dbe:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8002dc2:	4641      	mov	r1, r8
 8002dc4:	00ca      	lsls	r2, r1, #3
 8002dc6:	4610      	mov	r0, r2
 8002dc8:	4619      	mov	r1, r3
 8002dca:	4603      	mov	r3, r0
 8002dcc:	4622      	mov	r2, r4
 8002dce:	189b      	adds	r3, r3, r2
 8002dd0:	633b      	str	r3, [r7, #48]	@ 0x30
 8002dd2:	462b      	mov	r3, r5
 8002dd4:	460a      	mov	r2, r1
 8002dd6:	eb42 0303 	adc.w	r3, r2, r3
 8002dda:	637b      	str	r3, [r7, #52]	@ 0x34
 8002ddc:	f04f 0200 	mov.w	r2, #0
 8002de0:	f04f 0300 	mov.w	r3, #0
 8002de4:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8002de8:	4629      	mov	r1, r5
 8002dea:	024b      	lsls	r3, r1, #9
 8002dec:	4621      	mov	r1, r4
 8002dee:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8002df2:	4621      	mov	r1, r4
 8002df4:	024a      	lsls	r2, r1, #9
 8002df6:	4610      	mov	r0, r2
 8002df8:	4619      	mov	r1, r3
 8002dfa:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8002dfe:	2200      	movs	r2, #0
 8002e00:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8002e04:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8002e08:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 8002e0c:	f7fd feec 	bl	8000be8 <__aeabi_uldivmod>
 8002e10:	4602      	mov	r2, r0
 8002e12:	460b      	mov	r3, r1
 8002e14:	4613      	mov	r3, r2
 8002e16:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8002e1a:	e067      	b.n	8002eec <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002e1c:	4b75      	ldr	r3, [pc, #468]	@ (8002ff4 <HAL_RCC_GetSysClockFreq+0x354>)
 8002e1e:	685b      	ldr	r3, [r3, #4]
 8002e20:	099b      	lsrs	r3, r3, #6
 8002e22:	2200      	movs	r2, #0
 8002e24:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8002e28:	f8c7 2084 	str.w	r2, [r7, #132]	@ 0x84
 8002e2c:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8002e30:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002e34:	67bb      	str	r3, [r7, #120]	@ 0x78
 8002e36:	2300      	movs	r3, #0
 8002e38:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8002e3a:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	@ 0x78
 8002e3e:	4622      	mov	r2, r4
 8002e40:	462b      	mov	r3, r5
 8002e42:	f04f 0000 	mov.w	r0, #0
 8002e46:	f04f 0100 	mov.w	r1, #0
 8002e4a:	0159      	lsls	r1, r3, #5
 8002e4c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002e50:	0150      	lsls	r0, r2, #5
 8002e52:	4602      	mov	r2, r0
 8002e54:	460b      	mov	r3, r1
 8002e56:	4621      	mov	r1, r4
 8002e58:	1a51      	subs	r1, r2, r1
 8002e5a:	62b9      	str	r1, [r7, #40]	@ 0x28
 8002e5c:	4629      	mov	r1, r5
 8002e5e:	eb63 0301 	sbc.w	r3, r3, r1
 8002e62:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002e64:	f04f 0200 	mov.w	r2, #0
 8002e68:	f04f 0300 	mov.w	r3, #0
 8002e6c:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	@ 0x28
 8002e70:	4649      	mov	r1, r9
 8002e72:	018b      	lsls	r3, r1, #6
 8002e74:	4641      	mov	r1, r8
 8002e76:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002e7a:	4641      	mov	r1, r8
 8002e7c:	018a      	lsls	r2, r1, #6
 8002e7e:	4641      	mov	r1, r8
 8002e80:	ebb2 0a01 	subs.w	sl, r2, r1
 8002e84:	4649      	mov	r1, r9
 8002e86:	eb63 0b01 	sbc.w	fp, r3, r1
 8002e8a:	f04f 0200 	mov.w	r2, #0
 8002e8e:	f04f 0300 	mov.w	r3, #0
 8002e92:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8002e96:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8002e9a:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8002e9e:	4692      	mov	sl, r2
 8002ea0:	469b      	mov	fp, r3
 8002ea2:	4623      	mov	r3, r4
 8002ea4:	eb1a 0303 	adds.w	r3, sl, r3
 8002ea8:	623b      	str	r3, [r7, #32]
 8002eaa:	462b      	mov	r3, r5
 8002eac:	eb4b 0303 	adc.w	r3, fp, r3
 8002eb0:	627b      	str	r3, [r7, #36]	@ 0x24
 8002eb2:	f04f 0200 	mov.w	r2, #0
 8002eb6:	f04f 0300 	mov.w	r3, #0
 8002eba:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 8002ebe:	4629      	mov	r1, r5
 8002ec0:	028b      	lsls	r3, r1, #10
 8002ec2:	4621      	mov	r1, r4
 8002ec4:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002ec8:	4621      	mov	r1, r4
 8002eca:	028a      	lsls	r2, r1, #10
 8002ecc:	4610      	mov	r0, r2
 8002ece:	4619      	mov	r1, r3
 8002ed0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8002ed4:	2200      	movs	r2, #0
 8002ed6:	673b      	str	r3, [r7, #112]	@ 0x70
 8002ed8:	677a      	str	r2, [r7, #116]	@ 0x74
 8002eda:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	@ 0x70
 8002ede:	f7fd fe83 	bl	8000be8 <__aeabi_uldivmod>
 8002ee2:	4602      	mov	r2, r0
 8002ee4:	460b      	mov	r3, r1
 8002ee6:	4613      	mov	r3, r2
 8002ee8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8002eec:	4b41      	ldr	r3, [pc, #260]	@ (8002ff4 <HAL_RCC_GetSysClockFreq+0x354>)
 8002eee:	685b      	ldr	r3, [r3, #4]
 8002ef0:	0c1b      	lsrs	r3, r3, #16
 8002ef2:	f003 0303 	and.w	r3, r3, #3
 8002ef6:	3301      	adds	r3, #1
 8002ef8:	005b      	lsls	r3, r3, #1
 8002efa:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

      sysclockfreq = pllvco/pllp;
 8002efe:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8002f02:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8002f06:	fbb2 f3f3 	udiv	r3, r2, r3
 8002f0a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8002f0e:	e0eb      	b.n	80030e8 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002f10:	4b38      	ldr	r3, [pc, #224]	@ (8002ff4 <HAL_RCC_GetSysClockFreq+0x354>)
 8002f12:	685b      	ldr	r3, [r3, #4]
 8002f14:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002f18:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002f1c:	4b35      	ldr	r3, [pc, #212]	@ (8002ff4 <HAL_RCC_GetSysClockFreq+0x354>)
 8002f1e:	685b      	ldr	r3, [r3, #4]
 8002f20:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002f24:	2b00      	cmp	r3, #0
 8002f26:	d06b      	beq.n	8003000 <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002f28:	4b32      	ldr	r3, [pc, #200]	@ (8002ff4 <HAL_RCC_GetSysClockFreq+0x354>)
 8002f2a:	685b      	ldr	r3, [r3, #4]
 8002f2c:	099b      	lsrs	r3, r3, #6
 8002f2e:	2200      	movs	r2, #0
 8002f30:	66bb      	str	r3, [r7, #104]	@ 0x68
 8002f32:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8002f34:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8002f36:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002f3a:	663b      	str	r3, [r7, #96]	@ 0x60
 8002f3c:	2300      	movs	r3, #0
 8002f3e:	667b      	str	r3, [r7, #100]	@ 0x64
 8002f40:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 8002f44:	4622      	mov	r2, r4
 8002f46:	462b      	mov	r3, r5
 8002f48:	f04f 0000 	mov.w	r0, #0
 8002f4c:	f04f 0100 	mov.w	r1, #0
 8002f50:	0159      	lsls	r1, r3, #5
 8002f52:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002f56:	0150      	lsls	r0, r2, #5
 8002f58:	4602      	mov	r2, r0
 8002f5a:	460b      	mov	r3, r1
 8002f5c:	4621      	mov	r1, r4
 8002f5e:	1a51      	subs	r1, r2, r1
 8002f60:	61b9      	str	r1, [r7, #24]
 8002f62:	4629      	mov	r1, r5
 8002f64:	eb63 0301 	sbc.w	r3, r3, r1
 8002f68:	61fb      	str	r3, [r7, #28]
 8002f6a:	f04f 0200 	mov.w	r2, #0
 8002f6e:	f04f 0300 	mov.w	r3, #0
 8002f72:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 8002f76:	4659      	mov	r1, fp
 8002f78:	018b      	lsls	r3, r1, #6
 8002f7a:	4651      	mov	r1, sl
 8002f7c:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002f80:	4651      	mov	r1, sl
 8002f82:	018a      	lsls	r2, r1, #6
 8002f84:	4651      	mov	r1, sl
 8002f86:	ebb2 0801 	subs.w	r8, r2, r1
 8002f8a:	4659      	mov	r1, fp
 8002f8c:	eb63 0901 	sbc.w	r9, r3, r1
 8002f90:	f04f 0200 	mov.w	r2, #0
 8002f94:	f04f 0300 	mov.w	r3, #0
 8002f98:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002f9c:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002fa0:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002fa4:	4690      	mov	r8, r2
 8002fa6:	4699      	mov	r9, r3
 8002fa8:	4623      	mov	r3, r4
 8002faa:	eb18 0303 	adds.w	r3, r8, r3
 8002fae:	613b      	str	r3, [r7, #16]
 8002fb0:	462b      	mov	r3, r5
 8002fb2:	eb49 0303 	adc.w	r3, r9, r3
 8002fb6:	617b      	str	r3, [r7, #20]
 8002fb8:	f04f 0200 	mov.w	r2, #0
 8002fbc:	f04f 0300 	mov.w	r3, #0
 8002fc0:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 8002fc4:	4629      	mov	r1, r5
 8002fc6:	024b      	lsls	r3, r1, #9
 8002fc8:	4621      	mov	r1, r4
 8002fca:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8002fce:	4621      	mov	r1, r4
 8002fd0:	024a      	lsls	r2, r1, #9
 8002fd2:	4610      	mov	r0, r2
 8002fd4:	4619      	mov	r1, r3
 8002fd6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8002fda:	2200      	movs	r2, #0
 8002fdc:	65bb      	str	r3, [r7, #88]	@ 0x58
 8002fde:	65fa      	str	r2, [r7, #92]	@ 0x5c
 8002fe0:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8002fe4:	f7fd fe00 	bl	8000be8 <__aeabi_uldivmod>
 8002fe8:	4602      	mov	r2, r0
 8002fea:	460b      	mov	r3, r1
 8002fec:	4613      	mov	r3, r2
 8002fee:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8002ff2:	e065      	b.n	80030c0 <HAL_RCC_GetSysClockFreq+0x420>
 8002ff4:	40023800 	.word	0x40023800
 8002ff8:	00f42400 	.word	0x00f42400
 8002ffc:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003000:	4b3d      	ldr	r3, [pc, #244]	@ (80030f8 <HAL_RCC_GetSysClockFreq+0x458>)
 8003002:	685b      	ldr	r3, [r3, #4]
 8003004:	099b      	lsrs	r3, r3, #6
 8003006:	2200      	movs	r2, #0
 8003008:	4618      	mov	r0, r3
 800300a:	4611      	mov	r1, r2
 800300c:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8003010:	653b      	str	r3, [r7, #80]	@ 0x50
 8003012:	2300      	movs	r3, #0
 8003014:	657b      	str	r3, [r7, #84]	@ 0x54
 8003016:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	@ 0x50
 800301a:	4642      	mov	r2, r8
 800301c:	464b      	mov	r3, r9
 800301e:	f04f 0000 	mov.w	r0, #0
 8003022:	f04f 0100 	mov.w	r1, #0
 8003026:	0159      	lsls	r1, r3, #5
 8003028:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800302c:	0150      	lsls	r0, r2, #5
 800302e:	4602      	mov	r2, r0
 8003030:	460b      	mov	r3, r1
 8003032:	4641      	mov	r1, r8
 8003034:	1a51      	subs	r1, r2, r1
 8003036:	60b9      	str	r1, [r7, #8]
 8003038:	4649      	mov	r1, r9
 800303a:	eb63 0301 	sbc.w	r3, r3, r1
 800303e:	60fb      	str	r3, [r7, #12]
 8003040:	f04f 0200 	mov.w	r2, #0
 8003044:	f04f 0300 	mov.w	r3, #0
 8003048:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 800304c:	4659      	mov	r1, fp
 800304e:	018b      	lsls	r3, r1, #6
 8003050:	4651      	mov	r1, sl
 8003052:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003056:	4651      	mov	r1, sl
 8003058:	018a      	lsls	r2, r1, #6
 800305a:	4651      	mov	r1, sl
 800305c:	1a54      	subs	r4, r2, r1
 800305e:	4659      	mov	r1, fp
 8003060:	eb63 0501 	sbc.w	r5, r3, r1
 8003064:	f04f 0200 	mov.w	r2, #0
 8003068:	f04f 0300 	mov.w	r3, #0
 800306c:	00eb      	lsls	r3, r5, #3
 800306e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003072:	00e2      	lsls	r2, r4, #3
 8003074:	4614      	mov	r4, r2
 8003076:	461d      	mov	r5, r3
 8003078:	4643      	mov	r3, r8
 800307a:	18e3      	adds	r3, r4, r3
 800307c:	603b      	str	r3, [r7, #0]
 800307e:	464b      	mov	r3, r9
 8003080:	eb45 0303 	adc.w	r3, r5, r3
 8003084:	607b      	str	r3, [r7, #4]
 8003086:	f04f 0200 	mov.w	r2, #0
 800308a:	f04f 0300 	mov.w	r3, #0
 800308e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8003092:	4629      	mov	r1, r5
 8003094:	028b      	lsls	r3, r1, #10
 8003096:	4621      	mov	r1, r4
 8003098:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800309c:	4621      	mov	r1, r4
 800309e:	028a      	lsls	r2, r1, #10
 80030a0:	4610      	mov	r0, r2
 80030a2:	4619      	mov	r1, r3
 80030a4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80030a8:	2200      	movs	r2, #0
 80030aa:	64bb      	str	r3, [r7, #72]	@ 0x48
 80030ac:	64fa      	str	r2, [r7, #76]	@ 0x4c
 80030ae:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 80030b2:	f7fd fd99 	bl	8000be8 <__aeabi_uldivmod>
 80030b6:	4602      	mov	r2, r0
 80030b8:	460b      	mov	r3, r1
 80030ba:	4613      	mov	r3, r2
 80030bc:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 80030c0:	4b0d      	ldr	r3, [pc, #52]	@ (80030f8 <HAL_RCC_GetSysClockFreq+0x458>)
 80030c2:	685b      	ldr	r3, [r3, #4]
 80030c4:	0f1b      	lsrs	r3, r3, #28
 80030c6:	f003 0307 	and.w	r3, r3, #7
 80030ca:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4

      sysclockfreq = pllvco/pllr;
 80030ce:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80030d2:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80030d6:	fbb2 f3f3 	udiv	r3, r2, r3
 80030da:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 80030de:	e003      	b.n	80030e8 <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80030e0:	4b06      	ldr	r3, [pc, #24]	@ (80030fc <HAL_RCC_GetSysClockFreq+0x45c>)
 80030e2:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 80030e6:	bf00      	nop
    }
  }
  return sysclockfreq;
 80030e8:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
}
 80030ec:	4618      	mov	r0, r3
 80030ee:	37b8      	adds	r7, #184	@ 0xb8
 80030f0:	46bd      	mov	sp, r7
 80030f2:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80030f6:	bf00      	nop
 80030f8:	40023800 	.word	0x40023800
 80030fc:	00f42400 	.word	0x00f42400

08003100 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003100:	b580      	push	{r7, lr}
 8003102:	b086      	sub	sp, #24
 8003104:	af00      	add	r7, sp, #0
 8003106:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	2b00      	cmp	r3, #0
 800310c:	d101      	bne.n	8003112 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800310e:	2301      	movs	r3, #1
 8003110:	e28d      	b.n	800362e <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	681b      	ldr	r3, [r3, #0]
 8003116:	f003 0301 	and.w	r3, r3, #1
 800311a:	2b00      	cmp	r3, #0
 800311c:	f000 8083 	beq.w	8003226 <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8003120:	4b94      	ldr	r3, [pc, #592]	@ (8003374 <HAL_RCC_OscConfig+0x274>)
 8003122:	689b      	ldr	r3, [r3, #8]
 8003124:	f003 030c 	and.w	r3, r3, #12
 8003128:	2b04      	cmp	r3, #4
 800312a:	d019      	beq.n	8003160 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 800312c:	4b91      	ldr	r3, [pc, #580]	@ (8003374 <HAL_RCC_OscConfig+0x274>)
 800312e:	689b      	ldr	r3, [r3, #8]
 8003130:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8003134:	2b08      	cmp	r3, #8
 8003136:	d106      	bne.n	8003146 <HAL_RCC_OscConfig+0x46>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8003138:	4b8e      	ldr	r3, [pc, #568]	@ (8003374 <HAL_RCC_OscConfig+0x274>)
 800313a:	685b      	ldr	r3, [r3, #4]
 800313c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003140:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003144:	d00c      	beq.n	8003160 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003146:	4b8b      	ldr	r3, [pc, #556]	@ (8003374 <HAL_RCC_OscConfig+0x274>)
 8003148:	689b      	ldr	r3, [r3, #8]
 800314a:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 800314e:	2b0c      	cmp	r3, #12
 8003150:	d112      	bne.n	8003178 <HAL_RCC_OscConfig+0x78>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003152:	4b88      	ldr	r3, [pc, #544]	@ (8003374 <HAL_RCC_OscConfig+0x274>)
 8003154:	685b      	ldr	r3, [r3, #4]
 8003156:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800315a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800315e:	d10b      	bne.n	8003178 <HAL_RCC_OscConfig+0x78>
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003160:	4b84      	ldr	r3, [pc, #528]	@ (8003374 <HAL_RCC_OscConfig+0x274>)
 8003162:	681b      	ldr	r3, [r3, #0]
 8003164:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003168:	2b00      	cmp	r3, #0
 800316a:	d05b      	beq.n	8003224 <HAL_RCC_OscConfig+0x124>
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	685b      	ldr	r3, [r3, #4]
 8003170:	2b00      	cmp	r3, #0
 8003172:	d157      	bne.n	8003224 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8003174:	2301      	movs	r3, #1
 8003176:	e25a      	b.n	800362e <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	685b      	ldr	r3, [r3, #4]
 800317c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003180:	d106      	bne.n	8003190 <HAL_RCC_OscConfig+0x90>
 8003182:	4b7c      	ldr	r3, [pc, #496]	@ (8003374 <HAL_RCC_OscConfig+0x274>)
 8003184:	681b      	ldr	r3, [r3, #0]
 8003186:	4a7b      	ldr	r2, [pc, #492]	@ (8003374 <HAL_RCC_OscConfig+0x274>)
 8003188:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800318c:	6013      	str	r3, [r2, #0]
 800318e:	e01d      	b.n	80031cc <HAL_RCC_OscConfig+0xcc>
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	685b      	ldr	r3, [r3, #4]
 8003194:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003198:	d10c      	bne.n	80031b4 <HAL_RCC_OscConfig+0xb4>
 800319a:	4b76      	ldr	r3, [pc, #472]	@ (8003374 <HAL_RCC_OscConfig+0x274>)
 800319c:	681b      	ldr	r3, [r3, #0]
 800319e:	4a75      	ldr	r2, [pc, #468]	@ (8003374 <HAL_RCC_OscConfig+0x274>)
 80031a0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80031a4:	6013      	str	r3, [r2, #0]
 80031a6:	4b73      	ldr	r3, [pc, #460]	@ (8003374 <HAL_RCC_OscConfig+0x274>)
 80031a8:	681b      	ldr	r3, [r3, #0]
 80031aa:	4a72      	ldr	r2, [pc, #456]	@ (8003374 <HAL_RCC_OscConfig+0x274>)
 80031ac:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80031b0:	6013      	str	r3, [r2, #0]
 80031b2:	e00b      	b.n	80031cc <HAL_RCC_OscConfig+0xcc>
 80031b4:	4b6f      	ldr	r3, [pc, #444]	@ (8003374 <HAL_RCC_OscConfig+0x274>)
 80031b6:	681b      	ldr	r3, [r3, #0]
 80031b8:	4a6e      	ldr	r2, [pc, #440]	@ (8003374 <HAL_RCC_OscConfig+0x274>)
 80031ba:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80031be:	6013      	str	r3, [r2, #0]
 80031c0:	4b6c      	ldr	r3, [pc, #432]	@ (8003374 <HAL_RCC_OscConfig+0x274>)
 80031c2:	681b      	ldr	r3, [r3, #0]
 80031c4:	4a6b      	ldr	r2, [pc, #428]	@ (8003374 <HAL_RCC_OscConfig+0x274>)
 80031c6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80031ca:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	685b      	ldr	r3, [r3, #4]
 80031d0:	2b00      	cmp	r3, #0
 80031d2:	d013      	beq.n	80031fc <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80031d4:	f7ff f958 	bl	8002488 <HAL_GetTick>
 80031d8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80031da:	e008      	b.n	80031ee <HAL_RCC_OscConfig+0xee>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80031dc:	f7ff f954 	bl	8002488 <HAL_GetTick>
 80031e0:	4602      	mov	r2, r0
 80031e2:	693b      	ldr	r3, [r7, #16]
 80031e4:	1ad3      	subs	r3, r2, r3
 80031e6:	2b64      	cmp	r3, #100	@ 0x64
 80031e8:	d901      	bls.n	80031ee <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 80031ea:	2303      	movs	r3, #3
 80031ec:	e21f      	b.n	800362e <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80031ee:	4b61      	ldr	r3, [pc, #388]	@ (8003374 <HAL_RCC_OscConfig+0x274>)
 80031f0:	681b      	ldr	r3, [r3, #0]
 80031f2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80031f6:	2b00      	cmp	r3, #0
 80031f8:	d0f0      	beq.n	80031dc <HAL_RCC_OscConfig+0xdc>
 80031fa:	e014      	b.n	8003226 <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80031fc:	f7ff f944 	bl	8002488 <HAL_GetTick>
 8003200:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003202:	e008      	b.n	8003216 <HAL_RCC_OscConfig+0x116>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003204:	f7ff f940 	bl	8002488 <HAL_GetTick>
 8003208:	4602      	mov	r2, r0
 800320a:	693b      	ldr	r3, [r7, #16]
 800320c:	1ad3      	subs	r3, r2, r3
 800320e:	2b64      	cmp	r3, #100	@ 0x64
 8003210:	d901      	bls.n	8003216 <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 8003212:	2303      	movs	r3, #3
 8003214:	e20b      	b.n	800362e <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003216:	4b57      	ldr	r3, [pc, #348]	@ (8003374 <HAL_RCC_OscConfig+0x274>)
 8003218:	681b      	ldr	r3, [r3, #0]
 800321a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800321e:	2b00      	cmp	r3, #0
 8003220:	d1f0      	bne.n	8003204 <HAL_RCC_OscConfig+0x104>
 8003222:	e000      	b.n	8003226 <HAL_RCC_OscConfig+0x126>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003224:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	681b      	ldr	r3, [r3, #0]
 800322a:	f003 0302 	and.w	r3, r3, #2
 800322e:	2b00      	cmp	r3, #0
 8003230:	d06f      	beq.n	8003312 <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8003232:	4b50      	ldr	r3, [pc, #320]	@ (8003374 <HAL_RCC_OscConfig+0x274>)
 8003234:	689b      	ldr	r3, [r3, #8]
 8003236:	f003 030c 	and.w	r3, r3, #12
 800323a:	2b00      	cmp	r3, #0
 800323c:	d017      	beq.n	800326e <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 800323e:	4b4d      	ldr	r3, [pc, #308]	@ (8003374 <HAL_RCC_OscConfig+0x274>)
 8003240:	689b      	ldr	r3, [r3, #8]
 8003242:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8003246:	2b08      	cmp	r3, #8
 8003248:	d105      	bne.n	8003256 <HAL_RCC_OscConfig+0x156>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 800324a:	4b4a      	ldr	r3, [pc, #296]	@ (8003374 <HAL_RCC_OscConfig+0x274>)
 800324c:	685b      	ldr	r3, [r3, #4]
 800324e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003252:	2b00      	cmp	r3, #0
 8003254:	d00b      	beq.n	800326e <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003256:	4b47      	ldr	r3, [pc, #284]	@ (8003374 <HAL_RCC_OscConfig+0x274>)
 8003258:	689b      	ldr	r3, [r3, #8]
 800325a:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 800325e:	2b0c      	cmp	r3, #12
 8003260:	d11c      	bne.n	800329c <HAL_RCC_OscConfig+0x19c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003262:	4b44      	ldr	r3, [pc, #272]	@ (8003374 <HAL_RCC_OscConfig+0x274>)
 8003264:	685b      	ldr	r3, [r3, #4]
 8003266:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800326a:	2b00      	cmp	r3, #0
 800326c:	d116      	bne.n	800329c <HAL_RCC_OscConfig+0x19c>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800326e:	4b41      	ldr	r3, [pc, #260]	@ (8003374 <HAL_RCC_OscConfig+0x274>)
 8003270:	681b      	ldr	r3, [r3, #0]
 8003272:	f003 0302 	and.w	r3, r3, #2
 8003276:	2b00      	cmp	r3, #0
 8003278:	d005      	beq.n	8003286 <HAL_RCC_OscConfig+0x186>
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	68db      	ldr	r3, [r3, #12]
 800327e:	2b01      	cmp	r3, #1
 8003280:	d001      	beq.n	8003286 <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8003282:	2301      	movs	r3, #1
 8003284:	e1d3      	b.n	800362e <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003286:	4b3b      	ldr	r3, [pc, #236]	@ (8003374 <HAL_RCC_OscConfig+0x274>)
 8003288:	681b      	ldr	r3, [r3, #0]
 800328a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	691b      	ldr	r3, [r3, #16]
 8003292:	00db      	lsls	r3, r3, #3
 8003294:	4937      	ldr	r1, [pc, #220]	@ (8003374 <HAL_RCC_OscConfig+0x274>)
 8003296:	4313      	orrs	r3, r2
 8003298:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800329a:	e03a      	b.n	8003312 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	68db      	ldr	r3, [r3, #12]
 80032a0:	2b00      	cmp	r3, #0
 80032a2:	d020      	beq.n	80032e6 <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80032a4:	4b34      	ldr	r3, [pc, #208]	@ (8003378 <HAL_RCC_OscConfig+0x278>)
 80032a6:	2201      	movs	r2, #1
 80032a8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80032aa:	f7ff f8ed 	bl	8002488 <HAL_GetTick>
 80032ae:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80032b0:	e008      	b.n	80032c4 <HAL_RCC_OscConfig+0x1c4>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80032b2:	f7ff f8e9 	bl	8002488 <HAL_GetTick>
 80032b6:	4602      	mov	r2, r0
 80032b8:	693b      	ldr	r3, [r7, #16]
 80032ba:	1ad3      	subs	r3, r2, r3
 80032bc:	2b02      	cmp	r3, #2
 80032be:	d901      	bls.n	80032c4 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 80032c0:	2303      	movs	r3, #3
 80032c2:	e1b4      	b.n	800362e <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80032c4:	4b2b      	ldr	r3, [pc, #172]	@ (8003374 <HAL_RCC_OscConfig+0x274>)
 80032c6:	681b      	ldr	r3, [r3, #0]
 80032c8:	f003 0302 	and.w	r3, r3, #2
 80032cc:	2b00      	cmp	r3, #0
 80032ce:	d0f0      	beq.n	80032b2 <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80032d0:	4b28      	ldr	r3, [pc, #160]	@ (8003374 <HAL_RCC_OscConfig+0x274>)
 80032d2:	681b      	ldr	r3, [r3, #0]
 80032d4:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	691b      	ldr	r3, [r3, #16]
 80032dc:	00db      	lsls	r3, r3, #3
 80032de:	4925      	ldr	r1, [pc, #148]	@ (8003374 <HAL_RCC_OscConfig+0x274>)
 80032e0:	4313      	orrs	r3, r2
 80032e2:	600b      	str	r3, [r1, #0]
 80032e4:	e015      	b.n	8003312 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80032e6:	4b24      	ldr	r3, [pc, #144]	@ (8003378 <HAL_RCC_OscConfig+0x278>)
 80032e8:	2200      	movs	r2, #0
 80032ea:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80032ec:	f7ff f8cc 	bl	8002488 <HAL_GetTick>
 80032f0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80032f2:	e008      	b.n	8003306 <HAL_RCC_OscConfig+0x206>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80032f4:	f7ff f8c8 	bl	8002488 <HAL_GetTick>
 80032f8:	4602      	mov	r2, r0
 80032fa:	693b      	ldr	r3, [r7, #16]
 80032fc:	1ad3      	subs	r3, r2, r3
 80032fe:	2b02      	cmp	r3, #2
 8003300:	d901      	bls.n	8003306 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8003302:	2303      	movs	r3, #3
 8003304:	e193      	b.n	800362e <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003306:	4b1b      	ldr	r3, [pc, #108]	@ (8003374 <HAL_RCC_OscConfig+0x274>)
 8003308:	681b      	ldr	r3, [r3, #0]
 800330a:	f003 0302 	and.w	r3, r3, #2
 800330e:	2b00      	cmp	r3, #0
 8003310:	d1f0      	bne.n	80032f4 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	681b      	ldr	r3, [r3, #0]
 8003316:	f003 0308 	and.w	r3, r3, #8
 800331a:	2b00      	cmp	r3, #0
 800331c:	d036      	beq.n	800338c <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	695b      	ldr	r3, [r3, #20]
 8003322:	2b00      	cmp	r3, #0
 8003324:	d016      	beq.n	8003354 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003326:	4b15      	ldr	r3, [pc, #84]	@ (800337c <HAL_RCC_OscConfig+0x27c>)
 8003328:	2201      	movs	r2, #1
 800332a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800332c:	f7ff f8ac 	bl	8002488 <HAL_GetTick>
 8003330:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003332:	e008      	b.n	8003346 <HAL_RCC_OscConfig+0x246>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003334:	f7ff f8a8 	bl	8002488 <HAL_GetTick>
 8003338:	4602      	mov	r2, r0
 800333a:	693b      	ldr	r3, [r7, #16]
 800333c:	1ad3      	subs	r3, r2, r3
 800333e:	2b02      	cmp	r3, #2
 8003340:	d901      	bls.n	8003346 <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 8003342:	2303      	movs	r3, #3
 8003344:	e173      	b.n	800362e <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003346:	4b0b      	ldr	r3, [pc, #44]	@ (8003374 <HAL_RCC_OscConfig+0x274>)
 8003348:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800334a:	f003 0302 	and.w	r3, r3, #2
 800334e:	2b00      	cmp	r3, #0
 8003350:	d0f0      	beq.n	8003334 <HAL_RCC_OscConfig+0x234>
 8003352:	e01b      	b.n	800338c <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003354:	4b09      	ldr	r3, [pc, #36]	@ (800337c <HAL_RCC_OscConfig+0x27c>)
 8003356:	2200      	movs	r2, #0
 8003358:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800335a:	f7ff f895 	bl	8002488 <HAL_GetTick>
 800335e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003360:	e00e      	b.n	8003380 <HAL_RCC_OscConfig+0x280>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003362:	f7ff f891 	bl	8002488 <HAL_GetTick>
 8003366:	4602      	mov	r2, r0
 8003368:	693b      	ldr	r3, [r7, #16]
 800336a:	1ad3      	subs	r3, r2, r3
 800336c:	2b02      	cmp	r3, #2
 800336e:	d907      	bls.n	8003380 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8003370:	2303      	movs	r3, #3
 8003372:	e15c      	b.n	800362e <HAL_RCC_OscConfig+0x52e>
 8003374:	40023800 	.word	0x40023800
 8003378:	42470000 	.word	0x42470000
 800337c:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003380:	4b8a      	ldr	r3, [pc, #552]	@ (80035ac <HAL_RCC_OscConfig+0x4ac>)
 8003382:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003384:	f003 0302 	and.w	r3, r3, #2
 8003388:	2b00      	cmp	r3, #0
 800338a:	d1ea      	bne.n	8003362 <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	681b      	ldr	r3, [r3, #0]
 8003390:	f003 0304 	and.w	r3, r3, #4
 8003394:	2b00      	cmp	r3, #0
 8003396:	f000 8097 	beq.w	80034c8 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 800339a:	2300      	movs	r3, #0
 800339c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800339e:	4b83      	ldr	r3, [pc, #524]	@ (80035ac <HAL_RCC_OscConfig+0x4ac>)
 80033a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80033a2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80033a6:	2b00      	cmp	r3, #0
 80033a8:	d10f      	bne.n	80033ca <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80033aa:	2300      	movs	r3, #0
 80033ac:	60bb      	str	r3, [r7, #8]
 80033ae:	4b7f      	ldr	r3, [pc, #508]	@ (80035ac <HAL_RCC_OscConfig+0x4ac>)
 80033b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80033b2:	4a7e      	ldr	r2, [pc, #504]	@ (80035ac <HAL_RCC_OscConfig+0x4ac>)
 80033b4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80033b8:	6413      	str	r3, [r2, #64]	@ 0x40
 80033ba:	4b7c      	ldr	r3, [pc, #496]	@ (80035ac <HAL_RCC_OscConfig+0x4ac>)
 80033bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80033be:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80033c2:	60bb      	str	r3, [r7, #8]
 80033c4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80033c6:	2301      	movs	r3, #1
 80033c8:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80033ca:	4b79      	ldr	r3, [pc, #484]	@ (80035b0 <HAL_RCC_OscConfig+0x4b0>)
 80033cc:	681b      	ldr	r3, [r3, #0]
 80033ce:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80033d2:	2b00      	cmp	r3, #0
 80033d4:	d118      	bne.n	8003408 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80033d6:	4b76      	ldr	r3, [pc, #472]	@ (80035b0 <HAL_RCC_OscConfig+0x4b0>)
 80033d8:	681b      	ldr	r3, [r3, #0]
 80033da:	4a75      	ldr	r2, [pc, #468]	@ (80035b0 <HAL_RCC_OscConfig+0x4b0>)
 80033dc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80033e0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80033e2:	f7ff f851 	bl	8002488 <HAL_GetTick>
 80033e6:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80033e8:	e008      	b.n	80033fc <HAL_RCC_OscConfig+0x2fc>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80033ea:	f7ff f84d 	bl	8002488 <HAL_GetTick>
 80033ee:	4602      	mov	r2, r0
 80033f0:	693b      	ldr	r3, [r7, #16]
 80033f2:	1ad3      	subs	r3, r2, r3
 80033f4:	2b02      	cmp	r3, #2
 80033f6:	d901      	bls.n	80033fc <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 80033f8:	2303      	movs	r3, #3
 80033fa:	e118      	b.n	800362e <HAL_RCC_OscConfig+0x52e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80033fc:	4b6c      	ldr	r3, [pc, #432]	@ (80035b0 <HAL_RCC_OscConfig+0x4b0>)
 80033fe:	681b      	ldr	r3, [r3, #0]
 8003400:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003404:	2b00      	cmp	r3, #0
 8003406:	d0f0      	beq.n	80033ea <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	689b      	ldr	r3, [r3, #8]
 800340c:	2b01      	cmp	r3, #1
 800340e:	d106      	bne.n	800341e <HAL_RCC_OscConfig+0x31e>
 8003410:	4b66      	ldr	r3, [pc, #408]	@ (80035ac <HAL_RCC_OscConfig+0x4ac>)
 8003412:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003414:	4a65      	ldr	r2, [pc, #404]	@ (80035ac <HAL_RCC_OscConfig+0x4ac>)
 8003416:	f043 0301 	orr.w	r3, r3, #1
 800341a:	6713      	str	r3, [r2, #112]	@ 0x70
 800341c:	e01c      	b.n	8003458 <HAL_RCC_OscConfig+0x358>
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	689b      	ldr	r3, [r3, #8]
 8003422:	2b05      	cmp	r3, #5
 8003424:	d10c      	bne.n	8003440 <HAL_RCC_OscConfig+0x340>
 8003426:	4b61      	ldr	r3, [pc, #388]	@ (80035ac <HAL_RCC_OscConfig+0x4ac>)
 8003428:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800342a:	4a60      	ldr	r2, [pc, #384]	@ (80035ac <HAL_RCC_OscConfig+0x4ac>)
 800342c:	f043 0304 	orr.w	r3, r3, #4
 8003430:	6713      	str	r3, [r2, #112]	@ 0x70
 8003432:	4b5e      	ldr	r3, [pc, #376]	@ (80035ac <HAL_RCC_OscConfig+0x4ac>)
 8003434:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003436:	4a5d      	ldr	r2, [pc, #372]	@ (80035ac <HAL_RCC_OscConfig+0x4ac>)
 8003438:	f043 0301 	orr.w	r3, r3, #1
 800343c:	6713      	str	r3, [r2, #112]	@ 0x70
 800343e:	e00b      	b.n	8003458 <HAL_RCC_OscConfig+0x358>
 8003440:	4b5a      	ldr	r3, [pc, #360]	@ (80035ac <HAL_RCC_OscConfig+0x4ac>)
 8003442:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003444:	4a59      	ldr	r2, [pc, #356]	@ (80035ac <HAL_RCC_OscConfig+0x4ac>)
 8003446:	f023 0301 	bic.w	r3, r3, #1
 800344a:	6713      	str	r3, [r2, #112]	@ 0x70
 800344c:	4b57      	ldr	r3, [pc, #348]	@ (80035ac <HAL_RCC_OscConfig+0x4ac>)
 800344e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003450:	4a56      	ldr	r2, [pc, #344]	@ (80035ac <HAL_RCC_OscConfig+0x4ac>)
 8003452:	f023 0304 	bic.w	r3, r3, #4
 8003456:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	689b      	ldr	r3, [r3, #8]
 800345c:	2b00      	cmp	r3, #0
 800345e:	d015      	beq.n	800348c <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003460:	f7ff f812 	bl	8002488 <HAL_GetTick>
 8003464:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003466:	e00a      	b.n	800347e <HAL_RCC_OscConfig+0x37e>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003468:	f7ff f80e 	bl	8002488 <HAL_GetTick>
 800346c:	4602      	mov	r2, r0
 800346e:	693b      	ldr	r3, [r7, #16]
 8003470:	1ad3      	subs	r3, r2, r3
 8003472:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003476:	4293      	cmp	r3, r2
 8003478:	d901      	bls.n	800347e <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 800347a:	2303      	movs	r3, #3
 800347c:	e0d7      	b.n	800362e <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800347e:	4b4b      	ldr	r3, [pc, #300]	@ (80035ac <HAL_RCC_OscConfig+0x4ac>)
 8003480:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003482:	f003 0302 	and.w	r3, r3, #2
 8003486:	2b00      	cmp	r3, #0
 8003488:	d0ee      	beq.n	8003468 <HAL_RCC_OscConfig+0x368>
 800348a:	e014      	b.n	80034b6 <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800348c:	f7fe fffc 	bl	8002488 <HAL_GetTick>
 8003490:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003492:	e00a      	b.n	80034aa <HAL_RCC_OscConfig+0x3aa>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003494:	f7fe fff8 	bl	8002488 <HAL_GetTick>
 8003498:	4602      	mov	r2, r0
 800349a:	693b      	ldr	r3, [r7, #16]
 800349c:	1ad3      	subs	r3, r2, r3
 800349e:	f241 3288 	movw	r2, #5000	@ 0x1388
 80034a2:	4293      	cmp	r3, r2
 80034a4:	d901      	bls.n	80034aa <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 80034a6:	2303      	movs	r3, #3
 80034a8:	e0c1      	b.n	800362e <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80034aa:	4b40      	ldr	r3, [pc, #256]	@ (80035ac <HAL_RCC_OscConfig+0x4ac>)
 80034ac:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80034ae:	f003 0302 	and.w	r3, r3, #2
 80034b2:	2b00      	cmp	r3, #0
 80034b4:	d1ee      	bne.n	8003494 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80034b6:	7dfb      	ldrb	r3, [r7, #23]
 80034b8:	2b01      	cmp	r3, #1
 80034ba:	d105      	bne.n	80034c8 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80034bc:	4b3b      	ldr	r3, [pc, #236]	@ (80035ac <HAL_RCC_OscConfig+0x4ac>)
 80034be:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80034c0:	4a3a      	ldr	r2, [pc, #232]	@ (80035ac <HAL_RCC_OscConfig+0x4ac>)
 80034c2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80034c6:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	699b      	ldr	r3, [r3, #24]
 80034cc:	2b00      	cmp	r3, #0
 80034ce:	f000 80ad 	beq.w	800362c <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80034d2:	4b36      	ldr	r3, [pc, #216]	@ (80035ac <HAL_RCC_OscConfig+0x4ac>)
 80034d4:	689b      	ldr	r3, [r3, #8]
 80034d6:	f003 030c 	and.w	r3, r3, #12
 80034da:	2b08      	cmp	r3, #8
 80034dc:	d060      	beq.n	80035a0 <HAL_RCC_OscConfig+0x4a0>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	699b      	ldr	r3, [r3, #24]
 80034e2:	2b02      	cmp	r3, #2
 80034e4:	d145      	bne.n	8003572 <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80034e6:	4b33      	ldr	r3, [pc, #204]	@ (80035b4 <HAL_RCC_OscConfig+0x4b4>)
 80034e8:	2200      	movs	r2, #0
 80034ea:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80034ec:	f7fe ffcc 	bl	8002488 <HAL_GetTick>
 80034f0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80034f2:	e008      	b.n	8003506 <HAL_RCC_OscConfig+0x406>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80034f4:	f7fe ffc8 	bl	8002488 <HAL_GetTick>
 80034f8:	4602      	mov	r2, r0
 80034fa:	693b      	ldr	r3, [r7, #16]
 80034fc:	1ad3      	subs	r3, r2, r3
 80034fe:	2b02      	cmp	r3, #2
 8003500:	d901      	bls.n	8003506 <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 8003502:	2303      	movs	r3, #3
 8003504:	e093      	b.n	800362e <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003506:	4b29      	ldr	r3, [pc, #164]	@ (80035ac <HAL_RCC_OscConfig+0x4ac>)
 8003508:	681b      	ldr	r3, [r3, #0]
 800350a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800350e:	2b00      	cmp	r3, #0
 8003510:	d1f0      	bne.n	80034f4 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	69da      	ldr	r2, [r3, #28]
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	6a1b      	ldr	r3, [r3, #32]
 800351a:	431a      	orrs	r2, r3
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003520:	019b      	lsls	r3, r3, #6
 8003522:	431a      	orrs	r2, r3
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003528:	085b      	lsrs	r3, r3, #1
 800352a:	3b01      	subs	r3, #1
 800352c:	041b      	lsls	r3, r3, #16
 800352e:	431a      	orrs	r2, r3
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003534:	061b      	lsls	r3, r3, #24
 8003536:	431a      	orrs	r2, r3
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800353c:	071b      	lsls	r3, r3, #28
 800353e:	491b      	ldr	r1, [pc, #108]	@ (80035ac <HAL_RCC_OscConfig+0x4ac>)
 8003540:	4313      	orrs	r3, r2
 8003542:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003544:	4b1b      	ldr	r3, [pc, #108]	@ (80035b4 <HAL_RCC_OscConfig+0x4b4>)
 8003546:	2201      	movs	r2, #1
 8003548:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800354a:	f7fe ff9d 	bl	8002488 <HAL_GetTick>
 800354e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003550:	e008      	b.n	8003564 <HAL_RCC_OscConfig+0x464>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003552:	f7fe ff99 	bl	8002488 <HAL_GetTick>
 8003556:	4602      	mov	r2, r0
 8003558:	693b      	ldr	r3, [r7, #16]
 800355a:	1ad3      	subs	r3, r2, r3
 800355c:	2b02      	cmp	r3, #2
 800355e:	d901      	bls.n	8003564 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8003560:	2303      	movs	r3, #3
 8003562:	e064      	b.n	800362e <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003564:	4b11      	ldr	r3, [pc, #68]	@ (80035ac <HAL_RCC_OscConfig+0x4ac>)
 8003566:	681b      	ldr	r3, [r3, #0]
 8003568:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800356c:	2b00      	cmp	r3, #0
 800356e:	d0f0      	beq.n	8003552 <HAL_RCC_OscConfig+0x452>
 8003570:	e05c      	b.n	800362c <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003572:	4b10      	ldr	r3, [pc, #64]	@ (80035b4 <HAL_RCC_OscConfig+0x4b4>)
 8003574:	2200      	movs	r2, #0
 8003576:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003578:	f7fe ff86 	bl	8002488 <HAL_GetTick>
 800357c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800357e:	e008      	b.n	8003592 <HAL_RCC_OscConfig+0x492>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003580:	f7fe ff82 	bl	8002488 <HAL_GetTick>
 8003584:	4602      	mov	r2, r0
 8003586:	693b      	ldr	r3, [r7, #16]
 8003588:	1ad3      	subs	r3, r2, r3
 800358a:	2b02      	cmp	r3, #2
 800358c:	d901      	bls.n	8003592 <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 800358e:	2303      	movs	r3, #3
 8003590:	e04d      	b.n	800362e <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003592:	4b06      	ldr	r3, [pc, #24]	@ (80035ac <HAL_RCC_OscConfig+0x4ac>)
 8003594:	681b      	ldr	r3, [r3, #0]
 8003596:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800359a:	2b00      	cmp	r3, #0
 800359c:	d1f0      	bne.n	8003580 <HAL_RCC_OscConfig+0x480>
 800359e:	e045      	b.n	800362c <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	699b      	ldr	r3, [r3, #24]
 80035a4:	2b01      	cmp	r3, #1
 80035a6:	d107      	bne.n	80035b8 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 80035a8:	2301      	movs	r3, #1
 80035aa:	e040      	b.n	800362e <HAL_RCC_OscConfig+0x52e>
 80035ac:	40023800 	.word	0x40023800
 80035b0:	40007000 	.word	0x40007000
 80035b4:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80035b8:	4b1f      	ldr	r3, [pc, #124]	@ (8003638 <HAL_RCC_OscConfig+0x538>)
 80035ba:	685b      	ldr	r3, [r3, #4]
 80035bc:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	699b      	ldr	r3, [r3, #24]
 80035c2:	2b01      	cmp	r3, #1
 80035c4:	d030      	beq.n	8003628 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80035c6:	68fb      	ldr	r3, [r7, #12]
 80035c8:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80035d0:	429a      	cmp	r2, r3
 80035d2:	d129      	bne.n	8003628 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80035d4:	68fb      	ldr	r3, [r7, #12]
 80035d6:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80035de:	429a      	cmp	r2, r3
 80035e0:	d122      	bne.n	8003628 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80035e2:	68fa      	ldr	r2, [r7, #12]
 80035e4:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80035e8:	4013      	ands	r3, r2
 80035ea:	687a      	ldr	r2, [r7, #4]
 80035ec:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80035ee:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80035f0:	4293      	cmp	r3, r2
 80035f2:	d119      	bne.n	8003628 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80035f4:	68fb      	ldr	r3, [r7, #12]
 80035f6:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80035fe:	085b      	lsrs	r3, r3, #1
 8003600:	3b01      	subs	r3, #1
 8003602:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003604:	429a      	cmp	r2, r3
 8003606:	d10f      	bne.n	8003628 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003608:	68fb      	ldr	r3, [r7, #12]
 800360a:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003612:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003614:	429a      	cmp	r2, r3
 8003616:	d107      	bne.n	8003628 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8003618:	68fb      	ldr	r3, [r7, #12]
 800361a:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003622:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003624:	429a      	cmp	r2, r3
 8003626:	d001      	beq.n	800362c <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
        {
          return HAL_ERROR;
 8003628:	2301      	movs	r3, #1
 800362a:	e000      	b.n	800362e <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 800362c:	2300      	movs	r3, #0
}
 800362e:	4618      	mov	r0, r3
 8003630:	3718      	adds	r7, #24
 8003632:	46bd      	mov	sp, r7
 8003634:	bd80      	pop	{r7, pc}
 8003636:	bf00      	nop
 8003638:	40023800 	.word	0x40023800

0800363c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800363c:	b580      	push	{r7, lr}
 800363e:	b082      	sub	sp, #8
 8003640:	af00      	add	r7, sp, #0
 8003642:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	2b00      	cmp	r3, #0
 8003648:	d101      	bne.n	800364e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800364a:	2301      	movs	r3, #1
 800364c:	e07b      	b.n	8003746 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003652:	2b00      	cmp	r3, #0
 8003654:	d108      	bne.n	8003668 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	685b      	ldr	r3, [r3, #4]
 800365a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800365e:	d009      	beq.n	8003674 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	2200      	movs	r2, #0
 8003664:	61da      	str	r2, [r3, #28]
 8003666:	e005      	b.n	8003674 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	2200      	movs	r2, #0
 800366c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	2200      	movs	r2, #0
 8003672:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	2200      	movs	r2, #0
 8003678:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8003680:	b2db      	uxtb	r3, r3
 8003682:	2b00      	cmp	r3, #0
 8003684:	d106      	bne.n	8003694 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	2200      	movs	r2, #0
 800368a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800368e:	6878      	ldr	r0, [r7, #4]
 8003690:	f7fe fb18 	bl	8001cc4 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	2202      	movs	r2, #2
 8003698:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	681b      	ldr	r3, [r3, #0]
 80036a0:	681a      	ldr	r2, [r3, #0]
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	681b      	ldr	r3, [r3, #0]
 80036a6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80036aa:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	685b      	ldr	r3, [r3, #4]
 80036b0:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	689b      	ldr	r3, [r3, #8]
 80036b8:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 80036bc:	431a      	orrs	r2, r3
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	68db      	ldr	r3, [r3, #12]
 80036c2:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80036c6:	431a      	orrs	r2, r3
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	691b      	ldr	r3, [r3, #16]
 80036cc:	f003 0302 	and.w	r3, r3, #2
 80036d0:	431a      	orrs	r2, r3
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	695b      	ldr	r3, [r3, #20]
 80036d6:	f003 0301 	and.w	r3, r3, #1
 80036da:	431a      	orrs	r2, r3
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	699b      	ldr	r3, [r3, #24]
 80036e0:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80036e4:	431a      	orrs	r2, r3
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	69db      	ldr	r3, [r3, #28]
 80036ea:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80036ee:	431a      	orrs	r2, r3
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	6a1b      	ldr	r3, [r3, #32]
 80036f4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80036f8:	ea42 0103 	orr.w	r1, r2, r3
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003700:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	681b      	ldr	r3, [r3, #0]
 8003708:	430a      	orrs	r2, r1
 800370a:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	699b      	ldr	r3, [r3, #24]
 8003710:	0c1b      	lsrs	r3, r3, #16
 8003712:	f003 0104 	and.w	r1, r3, #4
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800371a:	f003 0210 	and.w	r2, r3, #16
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	681b      	ldr	r3, [r3, #0]
 8003722:	430a      	orrs	r2, r1
 8003724:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	681b      	ldr	r3, [r3, #0]
 800372a:	69da      	ldr	r2, [r3, #28]
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	681b      	ldr	r3, [r3, #0]
 8003730:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003734:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	2200      	movs	r2, #0
 800373a:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	2201      	movs	r2, #1
 8003740:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8003744:	2300      	movs	r3, #0
}
 8003746:	4618      	mov	r0, r3
 8003748:	3708      	adds	r7, #8
 800374a:	46bd      	mov	sp, r7
 800374c:	bd80      	pop	{r7, pc}

0800374e <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800374e:	b580      	push	{r7, lr}
 8003750:	b088      	sub	sp, #32
 8003752:	af00      	add	r7, sp, #0
 8003754:	60f8      	str	r0, [r7, #12]
 8003756:	60b9      	str	r1, [r7, #8]
 8003758:	603b      	str	r3, [r7, #0]
 800375a:	4613      	mov	r3, r2
 800375c:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800375e:	2300      	movs	r3, #0
 8003760:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003762:	68fb      	ldr	r3, [r7, #12]
 8003764:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8003768:	2b01      	cmp	r3, #1
 800376a:	d101      	bne.n	8003770 <HAL_SPI_Transmit+0x22>
 800376c:	2302      	movs	r3, #2
 800376e:	e12d      	b.n	80039cc <HAL_SPI_Transmit+0x27e>
 8003770:	68fb      	ldr	r3, [r7, #12]
 8003772:	2201      	movs	r2, #1
 8003774:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003778:	f7fe fe86 	bl	8002488 <HAL_GetTick>
 800377c:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 800377e:	88fb      	ldrh	r3, [r7, #6]
 8003780:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8003782:	68fb      	ldr	r3, [r7, #12]
 8003784:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8003788:	b2db      	uxtb	r3, r3
 800378a:	2b01      	cmp	r3, #1
 800378c:	d002      	beq.n	8003794 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 800378e:	2302      	movs	r3, #2
 8003790:	77fb      	strb	r3, [r7, #31]
    goto error;
 8003792:	e116      	b.n	80039c2 <HAL_SPI_Transmit+0x274>
  }

  if ((pData == NULL) || (Size == 0U))
 8003794:	68bb      	ldr	r3, [r7, #8]
 8003796:	2b00      	cmp	r3, #0
 8003798:	d002      	beq.n	80037a0 <HAL_SPI_Transmit+0x52>
 800379a:	88fb      	ldrh	r3, [r7, #6]
 800379c:	2b00      	cmp	r3, #0
 800379e:	d102      	bne.n	80037a6 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 80037a0:	2301      	movs	r3, #1
 80037a2:	77fb      	strb	r3, [r7, #31]
    goto error;
 80037a4:	e10d      	b.n	80039c2 <HAL_SPI_Transmit+0x274>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80037a6:	68fb      	ldr	r3, [r7, #12]
 80037a8:	2203      	movs	r2, #3
 80037aa:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80037ae:	68fb      	ldr	r3, [r7, #12]
 80037b0:	2200      	movs	r2, #0
 80037b2:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 80037b4:	68fb      	ldr	r3, [r7, #12]
 80037b6:	68ba      	ldr	r2, [r7, #8]
 80037b8:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 80037ba:	68fb      	ldr	r3, [r7, #12]
 80037bc:	88fa      	ldrh	r2, [r7, #6]
 80037be:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 80037c0:	68fb      	ldr	r3, [r7, #12]
 80037c2:	88fa      	ldrh	r2, [r7, #6]
 80037c4:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80037c6:	68fb      	ldr	r3, [r7, #12]
 80037c8:	2200      	movs	r2, #0
 80037ca:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 80037cc:	68fb      	ldr	r3, [r7, #12]
 80037ce:	2200      	movs	r2, #0
 80037d0:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 80037d2:	68fb      	ldr	r3, [r7, #12]
 80037d4:	2200      	movs	r2, #0
 80037d6:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 80037d8:	68fb      	ldr	r3, [r7, #12]
 80037da:	2200      	movs	r2, #0
 80037dc:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 80037de:	68fb      	ldr	r3, [r7, #12]
 80037e0:	2200      	movs	r2, #0
 80037e2:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80037e4:	68fb      	ldr	r3, [r7, #12]
 80037e6:	689b      	ldr	r3, [r3, #8]
 80037e8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80037ec:	d10f      	bne.n	800380e <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80037ee:	68fb      	ldr	r3, [r7, #12]
 80037f0:	681b      	ldr	r3, [r3, #0]
 80037f2:	681a      	ldr	r2, [r3, #0]
 80037f4:	68fb      	ldr	r3, [r7, #12]
 80037f6:	681b      	ldr	r3, [r3, #0]
 80037f8:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80037fc:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80037fe:	68fb      	ldr	r3, [r7, #12]
 8003800:	681b      	ldr	r3, [r3, #0]
 8003802:	681a      	ldr	r2, [r3, #0]
 8003804:	68fb      	ldr	r3, [r7, #12]
 8003806:	681b      	ldr	r3, [r3, #0]
 8003808:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800380c:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800380e:	68fb      	ldr	r3, [r7, #12]
 8003810:	681b      	ldr	r3, [r3, #0]
 8003812:	681b      	ldr	r3, [r3, #0]
 8003814:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003818:	2b40      	cmp	r3, #64	@ 0x40
 800381a:	d007      	beq.n	800382c <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800381c:	68fb      	ldr	r3, [r7, #12]
 800381e:	681b      	ldr	r3, [r3, #0]
 8003820:	681a      	ldr	r2, [r3, #0]
 8003822:	68fb      	ldr	r3, [r7, #12]
 8003824:	681b      	ldr	r3, [r3, #0]
 8003826:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800382a:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800382c:	68fb      	ldr	r3, [r7, #12]
 800382e:	68db      	ldr	r3, [r3, #12]
 8003830:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003834:	d14f      	bne.n	80038d6 <HAL_SPI_Transmit+0x188>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003836:	68fb      	ldr	r3, [r7, #12]
 8003838:	685b      	ldr	r3, [r3, #4]
 800383a:	2b00      	cmp	r3, #0
 800383c:	d002      	beq.n	8003844 <HAL_SPI_Transmit+0xf6>
 800383e:	8afb      	ldrh	r3, [r7, #22]
 8003840:	2b01      	cmp	r3, #1
 8003842:	d142      	bne.n	80038ca <HAL_SPI_Transmit+0x17c>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003844:	68fb      	ldr	r3, [r7, #12]
 8003846:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003848:	881a      	ldrh	r2, [r3, #0]
 800384a:	68fb      	ldr	r3, [r7, #12]
 800384c:	681b      	ldr	r3, [r3, #0]
 800384e:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8003850:	68fb      	ldr	r3, [r7, #12]
 8003852:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003854:	1c9a      	adds	r2, r3, #2
 8003856:	68fb      	ldr	r3, [r7, #12]
 8003858:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800385a:	68fb      	ldr	r3, [r7, #12]
 800385c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800385e:	b29b      	uxth	r3, r3
 8003860:	3b01      	subs	r3, #1
 8003862:	b29a      	uxth	r2, r3
 8003864:	68fb      	ldr	r3, [r7, #12]
 8003866:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8003868:	e02f      	b.n	80038ca <HAL_SPI_Transmit+0x17c>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800386a:	68fb      	ldr	r3, [r7, #12]
 800386c:	681b      	ldr	r3, [r3, #0]
 800386e:	689b      	ldr	r3, [r3, #8]
 8003870:	f003 0302 	and.w	r3, r3, #2
 8003874:	2b02      	cmp	r3, #2
 8003876:	d112      	bne.n	800389e <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003878:	68fb      	ldr	r3, [r7, #12]
 800387a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800387c:	881a      	ldrh	r2, [r3, #0]
 800387e:	68fb      	ldr	r3, [r7, #12]
 8003880:	681b      	ldr	r3, [r3, #0]
 8003882:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003884:	68fb      	ldr	r3, [r7, #12]
 8003886:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003888:	1c9a      	adds	r2, r3, #2
 800388a:	68fb      	ldr	r3, [r7, #12]
 800388c:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800388e:	68fb      	ldr	r3, [r7, #12]
 8003890:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003892:	b29b      	uxth	r3, r3
 8003894:	3b01      	subs	r3, #1
 8003896:	b29a      	uxth	r2, r3
 8003898:	68fb      	ldr	r3, [r7, #12]
 800389a:	86da      	strh	r2, [r3, #54]	@ 0x36
 800389c:	e015      	b.n	80038ca <HAL_SPI_Transmit+0x17c>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800389e:	f7fe fdf3 	bl	8002488 <HAL_GetTick>
 80038a2:	4602      	mov	r2, r0
 80038a4:	69bb      	ldr	r3, [r7, #24]
 80038a6:	1ad3      	subs	r3, r2, r3
 80038a8:	683a      	ldr	r2, [r7, #0]
 80038aa:	429a      	cmp	r2, r3
 80038ac:	d803      	bhi.n	80038b6 <HAL_SPI_Transmit+0x168>
 80038ae:	683b      	ldr	r3, [r7, #0]
 80038b0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80038b4:	d102      	bne.n	80038bc <HAL_SPI_Transmit+0x16e>
 80038b6:	683b      	ldr	r3, [r7, #0]
 80038b8:	2b00      	cmp	r3, #0
 80038ba:	d106      	bne.n	80038ca <HAL_SPI_Transmit+0x17c>
        {
          errorcode = HAL_TIMEOUT;
 80038bc:	2303      	movs	r3, #3
 80038be:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 80038c0:	68fb      	ldr	r3, [r7, #12]
 80038c2:	2201      	movs	r2, #1
 80038c4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          goto error;
 80038c8:	e07b      	b.n	80039c2 <HAL_SPI_Transmit+0x274>
    while (hspi->TxXferCount > 0U)
 80038ca:	68fb      	ldr	r3, [r7, #12]
 80038cc:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80038ce:	b29b      	uxth	r3, r3
 80038d0:	2b00      	cmp	r3, #0
 80038d2:	d1ca      	bne.n	800386a <HAL_SPI_Transmit+0x11c>
 80038d4:	e050      	b.n	8003978 <HAL_SPI_Transmit+0x22a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80038d6:	68fb      	ldr	r3, [r7, #12]
 80038d8:	685b      	ldr	r3, [r3, #4]
 80038da:	2b00      	cmp	r3, #0
 80038dc:	d002      	beq.n	80038e4 <HAL_SPI_Transmit+0x196>
 80038de:	8afb      	ldrh	r3, [r7, #22]
 80038e0:	2b01      	cmp	r3, #1
 80038e2:	d144      	bne.n	800396e <HAL_SPI_Transmit+0x220>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80038e4:	68fb      	ldr	r3, [r7, #12]
 80038e6:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80038e8:	68fb      	ldr	r3, [r7, #12]
 80038ea:	681b      	ldr	r3, [r3, #0]
 80038ec:	330c      	adds	r3, #12
 80038ee:	7812      	ldrb	r2, [r2, #0]
 80038f0:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80038f2:	68fb      	ldr	r3, [r7, #12]
 80038f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80038f6:	1c5a      	adds	r2, r3, #1
 80038f8:	68fb      	ldr	r3, [r7, #12]
 80038fa:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80038fc:	68fb      	ldr	r3, [r7, #12]
 80038fe:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003900:	b29b      	uxth	r3, r3
 8003902:	3b01      	subs	r3, #1
 8003904:	b29a      	uxth	r2, r3
 8003906:	68fb      	ldr	r3, [r7, #12]
 8003908:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 800390a:	e030      	b.n	800396e <HAL_SPI_Transmit+0x220>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800390c:	68fb      	ldr	r3, [r7, #12]
 800390e:	681b      	ldr	r3, [r3, #0]
 8003910:	689b      	ldr	r3, [r3, #8]
 8003912:	f003 0302 	and.w	r3, r3, #2
 8003916:	2b02      	cmp	r3, #2
 8003918:	d113      	bne.n	8003942 <HAL_SPI_Transmit+0x1f4>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800391a:	68fb      	ldr	r3, [r7, #12]
 800391c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800391e:	68fb      	ldr	r3, [r7, #12]
 8003920:	681b      	ldr	r3, [r3, #0]
 8003922:	330c      	adds	r3, #12
 8003924:	7812      	ldrb	r2, [r2, #0]
 8003926:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8003928:	68fb      	ldr	r3, [r7, #12]
 800392a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800392c:	1c5a      	adds	r2, r3, #1
 800392e:	68fb      	ldr	r3, [r7, #12]
 8003930:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8003932:	68fb      	ldr	r3, [r7, #12]
 8003934:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003936:	b29b      	uxth	r3, r3
 8003938:	3b01      	subs	r3, #1
 800393a:	b29a      	uxth	r2, r3
 800393c:	68fb      	ldr	r3, [r7, #12]
 800393e:	86da      	strh	r2, [r3, #54]	@ 0x36
 8003940:	e015      	b.n	800396e <HAL_SPI_Transmit+0x220>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003942:	f7fe fda1 	bl	8002488 <HAL_GetTick>
 8003946:	4602      	mov	r2, r0
 8003948:	69bb      	ldr	r3, [r7, #24]
 800394a:	1ad3      	subs	r3, r2, r3
 800394c:	683a      	ldr	r2, [r7, #0]
 800394e:	429a      	cmp	r2, r3
 8003950:	d803      	bhi.n	800395a <HAL_SPI_Transmit+0x20c>
 8003952:	683b      	ldr	r3, [r7, #0]
 8003954:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003958:	d102      	bne.n	8003960 <HAL_SPI_Transmit+0x212>
 800395a:	683b      	ldr	r3, [r7, #0]
 800395c:	2b00      	cmp	r3, #0
 800395e:	d106      	bne.n	800396e <HAL_SPI_Transmit+0x220>
        {
          errorcode = HAL_TIMEOUT;
 8003960:	2303      	movs	r3, #3
 8003962:	77fb      	strb	r3, [r7, #31]
          hspi->State = HAL_SPI_STATE_READY;
 8003964:	68fb      	ldr	r3, [r7, #12]
 8003966:	2201      	movs	r2, #1
 8003968:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          goto error;
 800396c:	e029      	b.n	80039c2 <HAL_SPI_Transmit+0x274>
    while (hspi->TxXferCount > 0U)
 800396e:	68fb      	ldr	r3, [r7, #12]
 8003970:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003972:	b29b      	uxth	r3, r3
 8003974:	2b00      	cmp	r3, #0
 8003976:	d1c9      	bne.n	800390c <HAL_SPI_Transmit+0x1be>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8003978:	69ba      	ldr	r2, [r7, #24]
 800397a:	6839      	ldr	r1, [r7, #0]
 800397c:	68f8      	ldr	r0, [r7, #12]
 800397e:	f000 fbdf 	bl	8004140 <SPI_EndRxTxTransaction>
 8003982:	4603      	mov	r3, r0
 8003984:	2b00      	cmp	r3, #0
 8003986:	d002      	beq.n	800398e <HAL_SPI_Transmit+0x240>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003988:	68fb      	ldr	r3, [r7, #12]
 800398a:	2220      	movs	r2, #32
 800398c:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800398e:	68fb      	ldr	r3, [r7, #12]
 8003990:	689b      	ldr	r3, [r3, #8]
 8003992:	2b00      	cmp	r3, #0
 8003994:	d10a      	bne.n	80039ac <HAL_SPI_Transmit+0x25e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003996:	2300      	movs	r3, #0
 8003998:	613b      	str	r3, [r7, #16]
 800399a:	68fb      	ldr	r3, [r7, #12]
 800399c:	681b      	ldr	r3, [r3, #0]
 800399e:	68db      	ldr	r3, [r3, #12]
 80039a0:	613b      	str	r3, [r7, #16]
 80039a2:	68fb      	ldr	r3, [r7, #12]
 80039a4:	681b      	ldr	r3, [r3, #0]
 80039a6:	689b      	ldr	r3, [r3, #8]
 80039a8:	613b      	str	r3, [r7, #16]
 80039aa:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80039ac:	68fb      	ldr	r3, [r7, #12]
 80039ae:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80039b0:	2b00      	cmp	r3, #0
 80039b2:	d002      	beq.n	80039ba <HAL_SPI_Transmit+0x26c>
  {
    errorcode = HAL_ERROR;
 80039b4:	2301      	movs	r3, #1
 80039b6:	77fb      	strb	r3, [r7, #31]
 80039b8:	e003      	b.n	80039c2 <HAL_SPI_Transmit+0x274>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 80039ba:	68fb      	ldr	r3, [r7, #12]
 80039bc:	2201      	movs	r2, #1
 80039be:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

error:
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80039c2:	68fb      	ldr	r3, [r7, #12]
 80039c4:	2200      	movs	r2, #0
 80039c6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  return errorcode;
 80039ca:	7ffb      	ldrb	r3, [r7, #31]
}
 80039cc:	4618      	mov	r0, r3
 80039ce:	3720      	adds	r7, #32
 80039d0:	46bd      	mov	sp, r7
 80039d2:	bd80      	pop	{r7, pc}

080039d4 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80039d4:	b580      	push	{r7, lr}
 80039d6:	b088      	sub	sp, #32
 80039d8:	af02      	add	r7, sp, #8
 80039da:	60f8      	str	r0, [r7, #12]
 80039dc:	60b9      	str	r1, [r7, #8]
 80039de:	603b      	str	r3, [r7, #0]
 80039e0:	4613      	mov	r3, r2
 80039e2:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 80039e4:	2300      	movs	r3, #0
 80039e6:	75fb      	strb	r3, [r7, #23]

  if (hspi->State != HAL_SPI_STATE_READY)
 80039e8:	68fb      	ldr	r3, [r7, #12]
 80039ea:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80039ee:	b2db      	uxtb	r3, r3
 80039f0:	2b01      	cmp	r3, #1
 80039f2:	d002      	beq.n	80039fa <HAL_SPI_Receive+0x26>
  {
    errorcode = HAL_BUSY;
 80039f4:	2302      	movs	r3, #2
 80039f6:	75fb      	strb	r3, [r7, #23]
    goto error;
 80039f8:	e0fb      	b.n	8003bf2 <HAL_SPI_Receive+0x21e>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 80039fa:	68fb      	ldr	r3, [r7, #12]
 80039fc:	685b      	ldr	r3, [r3, #4]
 80039fe:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003a02:	d112      	bne.n	8003a2a <HAL_SPI_Receive+0x56>
 8003a04:	68fb      	ldr	r3, [r7, #12]
 8003a06:	689b      	ldr	r3, [r3, #8]
 8003a08:	2b00      	cmp	r3, #0
 8003a0a:	d10e      	bne.n	8003a2a <HAL_SPI_Receive+0x56>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8003a0c:	68fb      	ldr	r3, [r7, #12]
 8003a0e:	2204      	movs	r2, #4
 8003a10:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8003a14:	88fa      	ldrh	r2, [r7, #6]
 8003a16:	683b      	ldr	r3, [r7, #0]
 8003a18:	9300      	str	r3, [sp, #0]
 8003a1a:	4613      	mov	r3, r2
 8003a1c:	68ba      	ldr	r2, [r7, #8]
 8003a1e:	68b9      	ldr	r1, [r7, #8]
 8003a20:	68f8      	ldr	r0, [r7, #12]
 8003a22:	f000 f8ef 	bl	8003c04 <HAL_SPI_TransmitReceive>
 8003a26:	4603      	mov	r3, r0
 8003a28:	e0e8      	b.n	8003bfc <HAL_SPI_Receive+0x228>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003a2a:	68fb      	ldr	r3, [r7, #12]
 8003a2c:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8003a30:	2b01      	cmp	r3, #1
 8003a32:	d101      	bne.n	8003a38 <HAL_SPI_Receive+0x64>
 8003a34:	2302      	movs	r3, #2
 8003a36:	e0e1      	b.n	8003bfc <HAL_SPI_Receive+0x228>
 8003a38:	68fb      	ldr	r3, [r7, #12]
 8003a3a:	2201      	movs	r2, #1
 8003a3c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003a40:	f7fe fd22 	bl	8002488 <HAL_GetTick>
 8003a44:	6138      	str	r0, [r7, #16]

  if ((pData == NULL) || (Size == 0U))
 8003a46:	68bb      	ldr	r3, [r7, #8]
 8003a48:	2b00      	cmp	r3, #0
 8003a4a:	d002      	beq.n	8003a52 <HAL_SPI_Receive+0x7e>
 8003a4c:	88fb      	ldrh	r3, [r7, #6]
 8003a4e:	2b00      	cmp	r3, #0
 8003a50:	d102      	bne.n	8003a58 <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 8003a52:	2301      	movs	r3, #1
 8003a54:	75fb      	strb	r3, [r7, #23]
    goto error;
 8003a56:	e0cc      	b.n	8003bf2 <HAL_SPI_Receive+0x21e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8003a58:	68fb      	ldr	r3, [r7, #12]
 8003a5a:	2204      	movs	r2, #4
 8003a5c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003a60:	68fb      	ldr	r3, [r7, #12]
 8003a62:	2200      	movs	r2, #0
 8003a64:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8003a66:	68fb      	ldr	r3, [r7, #12]
 8003a68:	68ba      	ldr	r2, [r7, #8]
 8003a6a:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = Size;
 8003a6c:	68fb      	ldr	r3, [r7, #12]
 8003a6e:	88fa      	ldrh	r2, [r7, #6]
 8003a70:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = Size;
 8003a72:	68fb      	ldr	r3, [r7, #12]
 8003a74:	88fa      	ldrh	r2, [r7, #6]
 8003a76:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8003a78:	68fb      	ldr	r3, [r7, #12]
 8003a7a:	2200      	movs	r2, #0
 8003a7c:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = 0U;
 8003a7e:	68fb      	ldr	r3, [r7, #12]
 8003a80:	2200      	movs	r2, #0
 8003a82:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = 0U;
 8003a84:	68fb      	ldr	r3, [r7, #12]
 8003a86:	2200      	movs	r2, #0
 8003a88:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->RxISR       = NULL;
 8003a8a:	68fb      	ldr	r3, [r7, #12]
 8003a8c:	2200      	movs	r2, #0
 8003a8e:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8003a90:	68fb      	ldr	r3, [r7, #12]
 8003a92:	2200      	movs	r2, #0
 8003a94:	645a      	str	r2, [r3, #68]	@ 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003a96:	68fb      	ldr	r3, [r7, #12]
 8003a98:	689b      	ldr	r3, [r3, #8]
 8003a9a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003a9e:	d10f      	bne.n	8003ac0 <HAL_SPI_Receive+0xec>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8003aa0:	68fb      	ldr	r3, [r7, #12]
 8003aa2:	681b      	ldr	r3, [r3, #0]
 8003aa4:	681a      	ldr	r2, [r3, #0]
 8003aa6:	68fb      	ldr	r3, [r7, #12]
 8003aa8:	681b      	ldr	r3, [r3, #0]
 8003aaa:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003aae:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8003ab0:	68fb      	ldr	r3, [r7, #12]
 8003ab2:	681b      	ldr	r3, [r3, #0]
 8003ab4:	681a      	ldr	r2, [r3, #0]
 8003ab6:	68fb      	ldr	r3, [r7, #12]
 8003ab8:	681b      	ldr	r3, [r3, #0]
 8003aba:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8003abe:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003ac0:	68fb      	ldr	r3, [r7, #12]
 8003ac2:	681b      	ldr	r3, [r3, #0]
 8003ac4:	681b      	ldr	r3, [r3, #0]
 8003ac6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003aca:	2b40      	cmp	r3, #64	@ 0x40
 8003acc:	d007      	beq.n	8003ade <HAL_SPI_Receive+0x10a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003ace:	68fb      	ldr	r3, [r7, #12]
 8003ad0:	681b      	ldr	r3, [r3, #0]
 8003ad2:	681a      	ldr	r2, [r3, #0]
 8003ad4:	68fb      	ldr	r3, [r7, #12]
 8003ad6:	681b      	ldr	r3, [r3, #0]
 8003ad8:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003adc:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8003ade:	68fb      	ldr	r3, [r7, #12]
 8003ae0:	68db      	ldr	r3, [r3, #12]
 8003ae2:	2b00      	cmp	r3, #0
 8003ae4:	d16a      	bne.n	8003bbc <HAL_SPI_Receive+0x1e8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8003ae6:	e032      	b.n	8003b4e <HAL_SPI_Receive+0x17a>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8003ae8:	68fb      	ldr	r3, [r7, #12]
 8003aea:	681b      	ldr	r3, [r3, #0]
 8003aec:	689b      	ldr	r3, [r3, #8]
 8003aee:	f003 0301 	and.w	r3, r3, #1
 8003af2:	2b01      	cmp	r3, #1
 8003af4:	d115      	bne.n	8003b22 <HAL_SPI_Receive+0x14e>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8003af6:	68fb      	ldr	r3, [r7, #12]
 8003af8:	681b      	ldr	r3, [r3, #0]
 8003afa:	f103 020c 	add.w	r2, r3, #12
 8003afe:	68fb      	ldr	r3, [r7, #12]
 8003b00:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003b02:	7812      	ldrb	r2, [r2, #0]
 8003b04:	b2d2      	uxtb	r2, r2
 8003b06:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8003b08:	68fb      	ldr	r3, [r7, #12]
 8003b0a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003b0c:	1c5a      	adds	r2, r3, #1
 8003b0e:	68fb      	ldr	r3, [r7, #12]
 8003b10:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8003b12:	68fb      	ldr	r3, [r7, #12]
 8003b14:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003b16:	b29b      	uxth	r3, r3
 8003b18:	3b01      	subs	r3, #1
 8003b1a:	b29a      	uxth	r2, r3
 8003b1c:	68fb      	ldr	r3, [r7, #12]
 8003b1e:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8003b20:	e015      	b.n	8003b4e <HAL_SPI_Receive+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003b22:	f7fe fcb1 	bl	8002488 <HAL_GetTick>
 8003b26:	4602      	mov	r2, r0
 8003b28:	693b      	ldr	r3, [r7, #16]
 8003b2a:	1ad3      	subs	r3, r2, r3
 8003b2c:	683a      	ldr	r2, [r7, #0]
 8003b2e:	429a      	cmp	r2, r3
 8003b30:	d803      	bhi.n	8003b3a <HAL_SPI_Receive+0x166>
 8003b32:	683b      	ldr	r3, [r7, #0]
 8003b34:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003b38:	d102      	bne.n	8003b40 <HAL_SPI_Receive+0x16c>
 8003b3a:	683b      	ldr	r3, [r7, #0]
 8003b3c:	2b00      	cmp	r3, #0
 8003b3e:	d106      	bne.n	8003b4e <HAL_SPI_Receive+0x17a>
        {
          errorcode = HAL_TIMEOUT;
 8003b40:	2303      	movs	r3, #3
 8003b42:	75fb      	strb	r3, [r7, #23]
          hspi->State = HAL_SPI_STATE_READY;
 8003b44:	68fb      	ldr	r3, [r7, #12]
 8003b46:	2201      	movs	r2, #1
 8003b48:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          goto error;
 8003b4c:	e051      	b.n	8003bf2 <HAL_SPI_Receive+0x21e>
    while (hspi->RxXferCount > 0U)
 8003b4e:	68fb      	ldr	r3, [r7, #12]
 8003b50:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003b52:	b29b      	uxth	r3, r3
 8003b54:	2b00      	cmp	r3, #0
 8003b56:	d1c7      	bne.n	8003ae8 <HAL_SPI_Receive+0x114>
 8003b58:	e035      	b.n	8003bc6 <HAL_SPI_Receive+0x1f2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8003b5a:	68fb      	ldr	r3, [r7, #12]
 8003b5c:	681b      	ldr	r3, [r3, #0]
 8003b5e:	689b      	ldr	r3, [r3, #8]
 8003b60:	f003 0301 	and.w	r3, r3, #1
 8003b64:	2b01      	cmp	r3, #1
 8003b66:	d113      	bne.n	8003b90 <HAL_SPI_Receive+0x1bc>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8003b68:	68fb      	ldr	r3, [r7, #12]
 8003b6a:	681b      	ldr	r3, [r3, #0]
 8003b6c:	68da      	ldr	r2, [r3, #12]
 8003b6e:	68fb      	ldr	r3, [r7, #12]
 8003b70:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003b72:	b292      	uxth	r2, r2
 8003b74:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8003b76:	68fb      	ldr	r3, [r7, #12]
 8003b78:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003b7a:	1c9a      	adds	r2, r3, #2
 8003b7c:	68fb      	ldr	r3, [r7, #12]
 8003b7e:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8003b80:	68fb      	ldr	r3, [r7, #12]
 8003b82:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003b84:	b29b      	uxth	r3, r3
 8003b86:	3b01      	subs	r3, #1
 8003b88:	b29a      	uxth	r2, r3
 8003b8a:	68fb      	ldr	r3, [r7, #12]
 8003b8c:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8003b8e:	e015      	b.n	8003bbc <HAL_SPI_Receive+0x1e8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003b90:	f7fe fc7a 	bl	8002488 <HAL_GetTick>
 8003b94:	4602      	mov	r2, r0
 8003b96:	693b      	ldr	r3, [r7, #16]
 8003b98:	1ad3      	subs	r3, r2, r3
 8003b9a:	683a      	ldr	r2, [r7, #0]
 8003b9c:	429a      	cmp	r2, r3
 8003b9e:	d803      	bhi.n	8003ba8 <HAL_SPI_Receive+0x1d4>
 8003ba0:	683b      	ldr	r3, [r7, #0]
 8003ba2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003ba6:	d102      	bne.n	8003bae <HAL_SPI_Receive+0x1da>
 8003ba8:	683b      	ldr	r3, [r7, #0]
 8003baa:	2b00      	cmp	r3, #0
 8003bac:	d106      	bne.n	8003bbc <HAL_SPI_Receive+0x1e8>
        {
          errorcode = HAL_TIMEOUT;
 8003bae:	2303      	movs	r3, #3
 8003bb0:	75fb      	strb	r3, [r7, #23]
          hspi->State = HAL_SPI_STATE_READY;
 8003bb2:	68fb      	ldr	r3, [r7, #12]
 8003bb4:	2201      	movs	r2, #1
 8003bb6:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          goto error;
 8003bba:	e01a      	b.n	8003bf2 <HAL_SPI_Receive+0x21e>
    while (hspi->RxXferCount > 0U)
 8003bbc:	68fb      	ldr	r3, [r7, #12]
 8003bbe:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003bc0:	b29b      	uxth	r3, r3
 8003bc2:	2b00      	cmp	r3, #0
 8003bc4:	d1c9      	bne.n	8003b5a <HAL_SPI_Receive+0x186>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8003bc6:	693a      	ldr	r2, [r7, #16]
 8003bc8:	6839      	ldr	r1, [r7, #0]
 8003bca:	68f8      	ldr	r0, [r7, #12]
 8003bcc:	f000 fa52 	bl	8004074 <SPI_EndRxTransaction>
 8003bd0:	4603      	mov	r3, r0
 8003bd2:	2b00      	cmp	r3, #0
 8003bd4:	d002      	beq.n	8003bdc <HAL_SPI_Receive+0x208>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003bd6:	68fb      	ldr	r3, [r7, #12]
 8003bd8:	2220      	movs	r2, #32
 8003bda:	655a      	str	r2, [r3, #84]	@ 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003bdc:	68fb      	ldr	r3, [r7, #12]
 8003bde:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003be0:	2b00      	cmp	r3, #0
 8003be2:	d002      	beq.n	8003bea <HAL_SPI_Receive+0x216>
  {
    errorcode = HAL_ERROR;
 8003be4:	2301      	movs	r3, #1
 8003be6:	75fb      	strb	r3, [r7, #23]
 8003be8:	e003      	b.n	8003bf2 <HAL_SPI_Receive+0x21e>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8003bea:	68fb      	ldr	r3, [r7, #12]
 8003bec:	2201      	movs	r2, #1
 8003bee:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

error :
  __HAL_UNLOCK(hspi);
 8003bf2:	68fb      	ldr	r3, [r7, #12]
 8003bf4:	2200      	movs	r2, #0
 8003bf6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  return errorcode;
 8003bfa:	7dfb      	ldrb	r3, [r7, #23]
}
 8003bfc:	4618      	mov	r0, r3
 8003bfe:	3718      	adds	r7, #24
 8003c00:	46bd      	mov	sp, r7
 8003c02:	bd80      	pop	{r7, pc}

08003c04 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8003c04:	b580      	push	{r7, lr}
 8003c06:	b08c      	sub	sp, #48	@ 0x30
 8003c08:	af00      	add	r7, sp, #0
 8003c0a:	60f8      	str	r0, [r7, #12]
 8003c0c:	60b9      	str	r1, [r7, #8]
 8003c0e:	607a      	str	r2, [r7, #4]
 8003c10:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8003c12:	2301      	movs	r3, #1
 8003c14:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8003c16:	2300      	movs	r3, #0
 8003c18:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003c1c:	68fb      	ldr	r3, [r7, #12]
 8003c1e:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8003c22:	2b01      	cmp	r3, #1
 8003c24:	d101      	bne.n	8003c2a <HAL_SPI_TransmitReceive+0x26>
 8003c26:	2302      	movs	r3, #2
 8003c28:	e198      	b.n	8003f5c <HAL_SPI_TransmitReceive+0x358>
 8003c2a:	68fb      	ldr	r3, [r7, #12]
 8003c2c:	2201      	movs	r2, #1
 8003c2e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003c32:	f7fe fc29 	bl	8002488 <HAL_GetTick>
 8003c36:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8003c38:	68fb      	ldr	r3, [r7, #12]
 8003c3a:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8003c3e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
  tmp_mode            = hspi->Init.Mode;
 8003c42:	68fb      	ldr	r3, [r7, #12]
 8003c44:	685b      	ldr	r3, [r3, #4]
 8003c46:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8003c48:	887b      	ldrh	r3, [r7, #2]
 8003c4a:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8003c4c:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8003c50:	2b01      	cmp	r3, #1
 8003c52:	d00f      	beq.n	8003c74 <HAL_SPI_TransmitReceive+0x70>
 8003c54:	69fb      	ldr	r3, [r7, #28]
 8003c56:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003c5a:	d107      	bne.n	8003c6c <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8003c5c:	68fb      	ldr	r3, [r7, #12]
 8003c5e:	689b      	ldr	r3, [r3, #8]
 8003c60:	2b00      	cmp	r3, #0
 8003c62:	d103      	bne.n	8003c6c <HAL_SPI_TransmitReceive+0x68>
 8003c64:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8003c68:	2b04      	cmp	r3, #4
 8003c6a:	d003      	beq.n	8003c74 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 8003c6c:	2302      	movs	r3, #2
 8003c6e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
    goto error;
 8003c72:	e16d      	b.n	8003f50 <HAL_SPI_TransmitReceive+0x34c>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8003c74:	68bb      	ldr	r3, [r7, #8]
 8003c76:	2b00      	cmp	r3, #0
 8003c78:	d005      	beq.n	8003c86 <HAL_SPI_TransmitReceive+0x82>
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	2b00      	cmp	r3, #0
 8003c7e:	d002      	beq.n	8003c86 <HAL_SPI_TransmitReceive+0x82>
 8003c80:	887b      	ldrh	r3, [r7, #2]
 8003c82:	2b00      	cmp	r3, #0
 8003c84:	d103      	bne.n	8003c8e <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 8003c86:	2301      	movs	r3, #1
 8003c88:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
    goto error;
 8003c8c:	e160      	b.n	8003f50 <HAL_SPI_TransmitReceive+0x34c>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8003c8e:	68fb      	ldr	r3, [r7, #12]
 8003c90:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8003c94:	b2db      	uxtb	r3, r3
 8003c96:	2b04      	cmp	r3, #4
 8003c98:	d003      	beq.n	8003ca2 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8003c9a:	68fb      	ldr	r3, [r7, #12]
 8003c9c:	2205      	movs	r2, #5
 8003c9e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003ca2:	68fb      	ldr	r3, [r7, #12]
 8003ca4:	2200      	movs	r2, #0
 8003ca6:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8003ca8:	68fb      	ldr	r3, [r7, #12]
 8003caa:	687a      	ldr	r2, [r7, #4]
 8003cac:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 8003cae:	68fb      	ldr	r3, [r7, #12]
 8003cb0:	887a      	ldrh	r2, [r7, #2]
 8003cb2:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 8003cb4:	68fb      	ldr	r3, [r7, #12]
 8003cb6:	887a      	ldrh	r2, [r7, #2]
 8003cb8:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8003cba:	68fb      	ldr	r3, [r7, #12]
 8003cbc:	68ba      	ldr	r2, [r7, #8]
 8003cbe:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 8003cc0:	68fb      	ldr	r3, [r7, #12]
 8003cc2:	887a      	ldrh	r2, [r7, #2]
 8003cc4:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 8003cc6:	68fb      	ldr	r3, [r7, #12]
 8003cc8:	887a      	ldrh	r2, [r7, #2]
 8003cca:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8003ccc:	68fb      	ldr	r3, [r7, #12]
 8003cce:	2200      	movs	r2, #0
 8003cd0:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8003cd2:	68fb      	ldr	r3, [r7, #12]
 8003cd4:	2200      	movs	r2, #0
 8003cd6:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003cd8:	68fb      	ldr	r3, [r7, #12]
 8003cda:	681b      	ldr	r3, [r3, #0]
 8003cdc:	681b      	ldr	r3, [r3, #0]
 8003cde:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003ce2:	2b40      	cmp	r3, #64	@ 0x40
 8003ce4:	d007      	beq.n	8003cf6 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003ce6:	68fb      	ldr	r3, [r7, #12]
 8003ce8:	681b      	ldr	r3, [r3, #0]
 8003cea:	681a      	ldr	r2, [r3, #0]
 8003cec:	68fb      	ldr	r3, [r7, #12]
 8003cee:	681b      	ldr	r3, [r3, #0]
 8003cf0:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003cf4:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8003cf6:	68fb      	ldr	r3, [r7, #12]
 8003cf8:	68db      	ldr	r3, [r3, #12]
 8003cfa:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003cfe:	d17c      	bne.n	8003dfa <HAL_SPI_TransmitReceive+0x1f6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003d00:	68fb      	ldr	r3, [r7, #12]
 8003d02:	685b      	ldr	r3, [r3, #4]
 8003d04:	2b00      	cmp	r3, #0
 8003d06:	d002      	beq.n	8003d0e <HAL_SPI_TransmitReceive+0x10a>
 8003d08:	8b7b      	ldrh	r3, [r7, #26]
 8003d0a:	2b01      	cmp	r3, #1
 8003d0c:	d16a      	bne.n	8003de4 <HAL_SPI_TransmitReceive+0x1e0>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003d0e:	68fb      	ldr	r3, [r7, #12]
 8003d10:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003d12:	881a      	ldrh	r2, [r3, #0]
 8003d14:	68fb      	ldr	r3, [r7, #12]
 8003d16:	681b      	ldr	r3, [r3, #0]
 8003d18:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8003d1a:	68fb      	ldr	r3, [r7, #12]
 8003d1c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003d1e:	1c9a      	adds	r2, r3, #2
 8003d20:	68fb      	ldr	r3, [r7, #12]
 8003d22:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8003d24:	68fb      	ldr	r3, [r7, #12]
 8003d26:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003d28:	b29b      	uxth	r3, r3
 8003d2a:	3b01      	subs	r3, #1
 8003d2c:	b29a      	uxth	r2, r3
 8003d2e:	68fb      	ldr	r3, [r7, #12]
 8003d30:	86da      	strh	r2, [r3, #54]	@ 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003d32:	e057      	b.n	8003de4 <HAL_SPI_TransmitReceive+0x1e0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8003d34:	68fb      	ldr	r3, [r7, #12]
 8003d36:	681b      	ldr	r3, [r3, #0]
 8003d38:	689b      	ldr	r3, [r3, #8]
 8003d3a:	f003 0302 	and.w	r3, r3, #2
 8003d3e:	2b02      	cmp	r3, #2
 8003d40:	d11b      	bne.n	8003d7a <HAL_SPI_TransmitReceive+0x176>
 8003d42:	68fb      	ldr	r3, [r7, #12]
 8003d44:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003d46:	b29b      	uxth	r3, r3
 8003d48:	2b00      	cmp	r3, #0
 8003d4a:	d016      	beq.n	8003d7a <HAL_SPI_TransmitReceive+0x176>
 8003d4c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003d4e:	2b01      	cmp	r3, #1
 8003d50:	d113      	bne.n	8003d7a <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003d52:	68fb      	ldr	r3, [r7, #12]
 8003d54:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003d56:	881a      	ldrh	r2, [r3, #0]
 8003d58:	68fb      	ldr	r3, [r7, #12]
 8003d5a:	681b      	ldr	r3, [r3, #0]
 8003d5c:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003d5e:	68fb      	ldr	r3, [r7, #12]
 8003d60:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003d62:	1c9a      	adds	r2, r3, #2
 8003d64:	68fb      	ldr	r3, [r7, #12]
 8003d66:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8003d68:	68fb      	ldr	r3, [r7, #12]
 8003d6a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003d6c:	b29b      	uxth	r3, r3
 8003d6e:	3b01      	subs	r3, #1
 8003d70:	b29a      	uxth	r2, r3
 8003d72:	68fb      	ldr	r3, [r7, #12]
 8003d74:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8003d76:	2300      	movs	r3, #0
 8003d78:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8003d7a:	68fb      	ldr	r3, [r7, #12]
 8003d7c:	681b      	ldr	r3, [r3, #0]
 8003d7e:	689b      	ldr	r3, [r3, #8]
 8003d80:	f003 0301 	and.w	r3, r3, #1
 8003d84:	2b01      	cmp	r3, #1
 8003d86:	d119      	bne.n	8003dbc <HAL_SPI_TransmitReceive+0x1b8>
 8003d88:	68fb      	ldr	r3, [r7, #12]
 8003d8a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003d8c:	b29b      	uxth	r3, r3
 8003d8e:	2b00      	cmp	r3, #0
 8003d90:	d014      	beq.n	8003dbc <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8003d92:	68fb      	ldr	r3, [r7, #12]
 8003d94:	681b      	ldr	r3, [r3, #0]
 8003d96:	68da      	ldr	r2, [r3, #12]
 8003d98:	68fb      	ldr	r3, [r7, #12]
 8003d9a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003d9c:	b292      	uxth	r2, r2
 8003d9e:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8003da0:	68fb      	ldr	r3, [r7, #12]
 8003da2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003da4:	1c9a      	adds	r2, r3, #2
 8003da6:	68fb      	ldr	r3, [r7, #12]
 8003da8:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8003daa:	68fb      	ldr	r3, [r7, #12]
 8003dac:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003dae:	b29b      	uxth	r3, r3
 8003db0:	3b01      	subs	r3, #1
 8003db2:	b29a      	uxth	r2, r3
 8003db4:	68fb      	ldr	r3, [r7, #12]
 8003db6:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8003db8:	2301      	movs	r3, #1
 8003dba:	62fb      	str	r3, [r7, #44]	@ 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8003dbc:	f7fe fb64 	bl	8002488 <HAL_GetTick>
 8003dc0:	4602      	mov	r2, r0
 8003dc2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003dc4:	1ad3      	subs	r3, r2, r3
 8003dc6:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8003dc8:	429a      	cmp	r2, r3
 8003dca:	d80b      	bhi.n	8003de4 <HAL_SPI_TransmitReceive+0x1e0>
 8003dcc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003dce:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003dd2:	d007      	beq.n	8003de4 <HAL_SPI_TransmitReceive+0x1e0>
      {
        errorcode = HAL_TIMEOUT;
 8003dd4:	2303      	movs	r3, #3
 8003dd6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
        hspi->State = HAL_SPI_STATE_READY;
 8003dda:	68fb      	ldr	r3, [r7, #12]
 8003ddc:	2201      	movs	r2, #1
 8003dde:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        goto error;
 8003de2:	e0b5      	b.n	8003f50 <HAL_SPI_TransmitReceive+0x34c>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003de4:	68fb      	ldr	r3, [r7, #12]
 8003de6:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003de8:	b29b      	uxth	r3, r3
 8003dea:	2b00      	cmp	r3, #0
 8003dec:	d1a2      	bne.n	8003d34 <HAL_SPI_TransmitReceive+0x130>
 8003dee:	68fb      	ldr	r3, [r7, #12]
 8003df0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003df2:	b29b      	uxth	r3, r3
 8003df4:	2b00      	cmp	r3, #0
 8003df6:	d19d      	bne.n	8003d34 <HAL_SPI_TransmitReceive+0x130>
 8003df8:	e080      	b.n	8003efc <HAL_SPI_TransmitReceive+0x2f8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003dfa:	68fb      	ldr	r3, [r7, #12]
 8003dfc:	685b      	ldr	r3, [r3, #4]
 8003dfe:	2b00      	cmp	r3, #0
 8003e00:	d002      	beq.n	8003e08 <HAL_SPI_TransmitReceive+0x204>
 8003e02:	8b7b      	ldrh	r3, [r7, #26]
 8003e04:	2b01      	cmp	r3, #1
 8003e06:	d16f      	bne.n	8003ee8 <HAL_SPI_TransmitReceive+0x2e4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8003e08:	68fb      	ldr	r3, [r7, #12]
 8003e0a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003e0c:	68fb      	ldr	r3, [r7, #12]
 8003e0e:	681b      	ldr	r3, [r3, #0]
 8003e10:	330c      	adds	r3, #12
 8003e12:	7812      	ldrb	r2, [r2, #0]
 8003e14:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8003e16:	68fb      	ldr	r3, [r7, #12]
 8003e18:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003e1a:	1c5a      	adds	r2, r3, #1
 8003e1c:	68fb      	ldr	r3, [r7, #12]
 8003e1e:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8003e20:	68fb      	ldr	r3, [r7, #12]
 8003e22:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003e24:	b29b      	uxth	r3, r3
 8003e26:	3b01      	subs	r3, #1
 8003e28:	b29a      	uxth	r2, r3
 8003e2a:	68fb      	ldr	r3, [r7, #12]
 8003e2c:	86da      	strh	r2, [r3, #54]	@ 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003e2e:	e05b      	b.n	8003ee8 <HAL_SPI_TransmitReceive+0x2e4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8003e30:	68fb      	ldr	r3, [r7, #12]
 8003e32:	681b      	ldr	r3, [r3, #0]
 8003e34:	689b      	ldr	r3, [r3, #8]
 8003e36:	f003 0302 	and.w	r3, r3, #2
 8003e3a:	2b02      	cmp	r3, #2
 8003e3c:	d11c      	bne.n	8003e78 <HAL_SPI_TransmitReceive+0x274>
 8003e3e:	68fb      	ldr	r3, [r7, #12]
 8003e40:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003e42:	b29b      	uxth	r3, r3
 8003e44:	2b00      	cmp	r3, #0
 8003e46:	d017      	beq.n	8003e78 <HAL_SPI_TransmitReceive+0x274>
 8003e48:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003e4a:	2b01      	cmp	r3, #1
 8003e4c:	d114      	bne.n	8003e78 <HAL_SPI_TransmitReceive+0x274>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8003e4e:	68fb      	ldr	r3, [r7, #12]
 8003e50:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003e52:	68fb      	ldr	r3, [r7, #12]
 8003e54:	681b      	ldr	r3, [r3, #0]
 8003e56:	330c      	adds	r3, #12
 8003e58:	7812      	ldrb	r2, [r2, #0]
 8003e5a:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8003e5c:	68fb      	ldr	r3, [r7, #12]
 8003e5e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003e60:	1c5a      	adds	r2, r3, #1
 8003e62:	68fb      	ldr	r3, [r7, #12]
 8003e64:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8003e66:	68fb      	ldr	r3, [r7, #12]
 8003e68:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003e6a:	b29b      	uxth	r3, r3
 8003e6c:	3b01      	subs	r3, #1
 8003e6e:	b29a      	uxth	r2, r3
 8003e70:	68fb      	ldr	r3, [r7, #12]
 8003e72:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8003e74:	2300      	movs	r3, #0
 8003e76:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8003e78:	68fb      	ldr	r3, [r7, #12]
 8003e7a:	681b      	ldr	r3, [r3, #0]
 8003e7c:	689b      	ldr	r3, [r3, #8]
 8003e7e:	f003 0301 	and.w	r3, r3, #1
 8003e82:	2b01      	cmp	r3, #1
 8003e84:	d119      	bne.n	8003eba <HAL_SPI_TransmitReceive+0x2b6>
 8003e86:	68fb      	ldr	r3, [r7, #12]
 8003e88:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003e8a:	b29b      	uxth	r3, r3
 8003e8c:	2b00      	cmp	r3, #0
 8003e8e:	d014      	beq.n	8003eba <HAL_SPI_TransmitReceive+0x2b6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8003e90:	68fb      	ldr	r3, [r7, #12]
 8003e92:	681b      	ldr	r3, [r3, #0]
 8003e94:	68da      	ldr	r2, [r3, #12]
 8003e96:	68fb      	ldr	r3, [r7, #12]
 8003e98:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003e9a:	b2d2      	uxtb	r2, r2
 8003e9c:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8003e9e:	68fb      	ldr	r3, [r7, #12]
 8003ea0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003ea2:	1c5a      	adds	r2, r3, #1
 8003ea4:	68fb      	ldr	r3, [r7, #12]
 8003ea6:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8003ea8:	68fb      	ldr	r3, [r7, #12]
 8003eaa:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003eac:	b29b      	uxth	r3, r3
 8003eae:	3b01      	subs	r3, #1
 8003eb0:	b29a      	uxth	r2, r3
 8003eb2:	68fb      	ldr	r3, [r7, #12]
 8003eb4:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8003eb6:	2301      	movs	r3, #1
 8003eb8:	62fb      	str	r3, [r7, #44]	@ 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8003eba:	f7fe fae5 	bl	8002488 <HAL_GetTick>
 8003ebe:	4602      	mov	r2, r0
 8003ec0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ec2:	1ad3      	subs	r3, r2, r3
 8003ec4:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8003ec6:	429a      	cmp	r2, r3
 8003ec8:	d803      	bhi.n	8003ed2 <HAL_SPI_TransmitReceive+0x2ce>
 8003eca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003ecc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003ed0:	d102      	bne.n	8003ed8 <HAL_SPI_TransmitReceive+0x2d4>
 8003ed2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003ed4:	2b00      	cmp	r3, #0
 8003ed6:	d107      	bne.n	8003ee8 <HAL_SPI_TransmitReceive+0x2e4>
      {
        errorcode = HAL_TIMEOUT;
 8003ed8:	2303      	movs	r3, #3
 8003eda:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
        hspi->State = HAL_SPI_STATE_READY;
 8003ede:	68fb      	ldr	r3, [r7, #12]
 8003ee0:	2201      	movs	r2, #1
 8003ee2:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        goto error;
 8003ee6:	e033      	b.n	8003f50 <HAL_SPI_TransmitReceive+0x34c>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003ee8:	68fb      	ldr	r3, [r7, #12]
 8003eea:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003eec:	b29b      	uxth	r3, r3
 8003eee:	2b00      	cmp	r3, #0
 8003ef0:	d19e      	bne.n	8003e30 <HAL_SPI_TransmitReceive+0x22c>
 8003ef2:	68fb      	ldr	r3, [r7, #12]
 8003ef4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003ef6:	b29b      	uxth	r3, r3
 8003ef8:	2b00      	cmp	r3, #0
 8003efa:	d199      	bne.n	8003e30 <HAL_SPI_TransmitReceive+0x22c>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8003efc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003efe:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8003f00:	68f8      	ldr	r0, [r7, #12]
 8003f02:	f000 f91d 	bl	8004140 <SPI_EndRxTxTransaction>
 8003f06:	4603      	mov	r3, r0
 8003f08:	2b00      	cmp	r3, #0
 8003f0a:	d006      	beq.n	8003f1a <HAL_SPI_TransmitReceive+0x316>
  {
    errorcode = HAL_ERROR;
 8003f0c:	2301      	movs	r3, #1
 8003f0e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003f12:	68fb      	ldr	r3, [r7, #12]
 8003f14:	2220      	movs	r2, #32
 8003f16:	655a      	str	r2, [r3, #84]	@ 0x54
    goto error;
 8003f18:	e01a      	b.n	8003f50 <HAL_SPI_TransmitReceive+0x34c>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8003f1a:	68fb      	ldr	r3, [r7, #12]
 8003f1c:	689b      	ldr	r3, [r3, #8]
 8003f1e:	2b00      	cmp	r3, #0
 8003f20:	d10a      	bne.n	8003f38 <HAL_SPI_TransmitReceive+0x334>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003f22:	2300      	movs	r3, #0
 8003f24:	617b      	str	r3, [r7, #20]
 8003f26:	68fb      	ldr	r3, [r7, #12]
 8003f28:	681b      	ldr	r3, [r3, #0]
 8003f2a:	68db      	ldr	r3, [r3, #12]
 8003f2c:	617b      	str	r3, [r7, #20]
 8003f2e:	68fb      	ldr	r3, [r7, #12]
 8003f30:	681b      	ldr	r3, [r3, #0]
 8003f32:	689b      	ldr	r3, [r3, #8]
 8003f34:	617b      	str	r3, [r7, #20]
 8003f36:	697b      	ldr	r3, [r7, #20]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003f38:	68fb      	ldr	r3, [r7, #12]
 8003f3a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003f3c:	2b00      	cmp	r3, #0
 8003f3e:	d003      	beq.n	8003f48 <HAL_SPI_TransmitReceive+0x344>
  {
    errorcode = HAL_ERROR;
 8003f40:	2301      	movs	r3, #1
 8003f42:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003f46:	e003      	b.n	8003f50 <HAL_SPI_TransmitReceive+0x34c>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8003f48:	68fb      	ldr	r3, [r7, #12]
 8003f4a:	2201      	movs	r2, #1
 8003f4c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }
  
error :
  __HAL_UNLOCK(hspi);
 8003f50:	68fb      	ldr	r3, [r7, #12]
 8003f52:	2200      	movs	r2, #0
 8003f54:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  return errorcode;
 8003f58:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
}
 8003f5c:	4618      	mov	r0, r3
 8003f5e:	3730      	adds	r7, #48	@ 0x30
 8003f60:	46bd      	mov	sp, r7
 8003f62:	bd80      	pop	{r7, pc}

08003f64 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8003f64:	b580      	push	{r7, lr}
 8003f66:	b088      	sub	sp, #32
 8003f68:	af00      	add	r7, sp, #0
 8003f6a:	60f8      	str	r0, [r7, #12]
 8003f6c:	60b9      	str	r1, [r7, #8]
 8003f6e:	603b      	str	r3, [r7, #0]
 8003f70:	4613      	mov	r3, r2
 8003f72:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8003f74:	f7fe fa88 	bl	8002488 <HAL_GetTick>
 8003f78:	4602      	mov	r2, r0
 8003f7a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003f7c:	1a9b      	subs	r3, r3, r2
 8003f7e:	683a      	ldr	r2, [r7, #0]
 8003f80:	4413      	add	r3, r2
 8003f82:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8003f84:	f7fe fa80 	bl	8002488 <HAL_GetTick>
 8003f88:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8003f8a:	4b39      	ldr	r3, [pc, #228]	@ (8004070 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8003f8c:	681b      	ldr	r3, [r3, #0]
 8003f8e:	015b      	lsls	r3, r3, #5
 8003f90:	0d1b      	lsrs	r3, r3, #20
 8003f92:	69fa      	ldr	r2, [r7, #28]
 8003f94:	fb02 f303 	mul.w	r3, r2, r3
 8003f98:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003f9a:	e054      	b.n	8004046 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8003f9c:	683b      	ldr	r3, [r7, #0]
 8003f9e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003fa2:	d050      	beq.n	8004046 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8003fa4:	f7fe fa70 	bl	8002488 <HAL_GetTick>
 8003fa8:	4602      	mov	r2, r0
 8003faa:	69bb      	ldr	r3, [r7, #24]
 8003fac:	1ad3      	subs	r3, r2, r3
 8003fae:	69fa      	ldr	r2, [r7, #28]
 8003fb0:	429a      	cmp	r2, r3
 8003fb2:	d902      	bls.n	8003fba <SPI_WaitFlagStateUntilTimeout+0x56>
 8003fb4:	69fb      	ldr	r3, [r7, #28]
 8003fb6:	2b00      	cmp	r3, #0
 8003fb8:	d13d      	bne.n	8004036 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8003fba:	68fb      	ldr	r3, [r7, #12]
 8003fbc:	681b      	ldr	r3, [r3, #0]
 8003fbe:	685a      	ldr	r2, [r3, #4]
 8003fc0:	68fb      	ldr	r3, [r7, #12]
 8003fc2:	681b      	ldr	r3, [r3, #0]
 8003fc4:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8003fc8:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003fca:	68fb      	ldr	r3, [r7, #12]
 8003fcc:	685b      	ldr	r3, [r3, #4]
 8003fce:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003fd2:	d111      	bne.n	8003ff8 <SPI_WaitFlagStateUntilTimeout+0x94>
 8003fd4:	68fb      	ldr	r3, [r7, #12]
 8003fd6:	689b      	ldr	r3, [r3, #8]
 8003fd8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003fdc:	d004      	beq.n	8003fe8 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003fde:	68fb      	ldr	r3, [r7, #12]
 8003fe0:	689b      	ldr	r3, [r3, #8]
 8003fe2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003fe6:	d107      	bne.n	8003ff8 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8003fe8:	68fb      	ldr	r3, [r7, #12]
 8003fea:	681b      	ldr	r3, [r3, #0]
 8003fec:	681a      	ldr	r2, [r3, #0]
 8003fee:	68fb      	ldr	r3, [r7, #12]
 8003ff0:	681b      	ldr	r3, [r3, #0]
 8003ff2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003ff6:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8003ff8:	68fb      	ldr	r3, [r7, #12]
 8003ffa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003ffc:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004000:	d10f      	bne.n	8004022 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8004002:	68fb      	ldr	r3, [r7, #12]
 8004004:	681b      	ldr	r3, [r3, #0]
 8004006:	681a      	ldr	r2, [r3, #0]
 8004008:	68fb      	ldr	r3, [r7, #12]
 800400a:	681b      	ldr	r3, [r3, #0]
 800400c:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8004010:	601a      	str	r2, [r3, #0]
 8004012:	68fb      	ldr	r3, [r7, #12]
 8004014:	681b      	ldr	r3, [r3, #0]
 8004016:	681a      	ldr	r2, [r3, #0]
 8004018:	68fb      	ldr	r3, [r7, #12]
 800401a:	681b      	ldr	r3, [r3, #0]
 800401c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004020:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8004022:	68fb      	ldr	r3, [r7, #12]
 8004024:	2201      	movs	r2, #1
 8004026:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800402a:	68fb      	ldr	r3, [r7, #12]
 800402c:	2200      	movs	r2, #0
 800402e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 8004032:	2303      	movs	r3, #3
 8004034:	e017      	b.n	8004066 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8004036:	697b      	ldr	r3, [r7, #20]
 8004038:	2b00      	cmp	r3, #0
 800403a:	d101      	bne.n	8004040 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 800403c:	2300      	movs	r3, #0
 800403e:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8004040:	697b      	ldr	r3, [r7, #20]
 8004042:	3b01      	subs	r3, #1
 8004044:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004046:	68fb      	ldr	r3, [r7, #12]
 8004048:	681b      	ldr	r3, [r3, #0]
 800404a:	689a      	ldr	r2, [r3, #8]
 800404c:	68bb      	ldr	r3, [r7, #8]
 800404e:	4013      	ands	r3, r2
 8004050:	68ba      	ldr	r2, [r7, #8]
 8004052:	429a      	cmp	r2, r3
 8004054:	bf0c      	ite	eq
 8004056:	2301      	moveq	r3, #1
 8004058:	2300      	movne	r3, #0
 800405a:	b2db      	uxtb	r3, r3
 800405c:	461a      	mov	r2, r3
 800405e:	79fb      	ldrb	r3, [r7, #7]
 8004060:	429a      	cmp	r2, r3
 8004062:	d19b      	bne.n	8003f9c <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8004064:	2300      	movs	r3, #0
}
 8004066:	4618      	mov	r0, r3
 8004068:	3720      	adds	r7, #32
 800406a:	46bd      	mov	sp, r7
 800406c:	bd80      	pop	{r7, pc}
 800406e:	bf00      	nop
 8004070:	20000010 	.word	0x20000010

08004074 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8004074:	b580      	push	{r7, lr}
 8004076:	b086      	sub	sp, #24
 8004078:	af02      	add	r7, sp, #8
 800407a:	60f8      	str	r0, [r7, #12]
 800407c:	60b9      	str	r1, [r7, #8]
 800407e:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004080:	68fb      	ldr	r3, [r7, #12]
 8004082:	685b      	ldr	r3, [r3, #4]
 8004084:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004088:	d111      	bne.n	80040ae <SPI_EndRxTransaction+0x3a>
 800408a:	68fb      	ldr	r3, [r7, #12]
 800408c:	689b      	ldr	r3, [r3, #8]
 800408e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004092:	d004      	beq.n	800409e <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004094:	68fb      	ldr	r3, [r7, #12]
 8004096:	689b      	ldr	r3, [r3, #8]
 8004098:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800409c:	d107      	bne.n	80040ae <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 800409e:	68fb      	ldr	r3, [r7, #12]
 80040a0:	681b      	ldr	r3, [r3, #0]
 80040a2:	681a      	ldr	r2, [r3, #0]
 80040a4:	68fb      	ldr	r3, [r7, #12]
 80040a6:	681b      	ldr	r3, [r3, #0]
 80040a8:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80040ac:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80040ae:	68fb      	ldr	r3, [r7, #12]
 80040b0:	685b      	ldr	r3, [r3, #4]
 80040b2:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80040b6:	d12a      	bne.n	800410e <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 80040b8:	68fb      	ldr	r3, [r7, #12]
 80040ba:	689b      	ldr	r3, [r3, #8]
 80040bc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80040c0:	d012      	beq.n	80040e8 <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	9300      	str	r3, [sp, #0]
 80040c6:	68bb      	ldr	r3, [r7, #8]
 80040c8:	2200      	movs	r2, #0
 80040ca:	2180      	movs	r1, #128	@ 0x80
 80040cc:	68f8      	ldr	r0, [r7, #12]
 80040ce:	f7ff ff49 	bl	8003f64 <SPI_WaitFlagStateUntilTimeout>
 80040d2:	4603      	mov	r3, r0
 80040d4:	2b00      	cmp	r3, #0
 80040d6:	d02d      	beq.n	8004134 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80040d8:	68fb      	ldr	r3, [r7, #12]
 80040da:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80040dc:	f043 0220 	orr.w	r2, r3, #32
 80040e0:	68fb      	ldr	r3, [r7, #12]
 80040e2:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 80040e4:	2303      	movs	r3, #3
 80040e6:	e026      	b.n	8004136 <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	9300      	str	r3, [sp, #0]
 80040ec:	68bb      	ldr	r3, [r7, #8]
 80040ee:	2200      	movs	r2, #0
 80040f0:	2101      	movs	r1, #1
 80040f2:	68f8      	ldr	r0, [r7, #12]
 80040f4:	f7ff ff36 	bl	8003f64 <SPI_WaitFlagStateUntilTimeout>
 80040f8:	4603      	mov	r3, r0
 80040fa:	2b00      	cmp	r3, #0
 80040fc:	d01a      	beq.n	8004134 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80040fe:	68fb      	ldr	r3, [r7, #12]
 8004100:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004102:	f043 0220 	orr.w	r2, r3, #32
 8004106:	68fb      	ldr	r3, [r7, #12]
 8004108:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 800410a:	2303      	movs	r3, #3
 800410c:	e013      	b.n	8004136 <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	9300      	str	r3, [sp, #0]
 8004112:	68bb      	ldr	r3, [r7, #8]
 8004114:	2200      	movs	r2, #0
 8004116:	2101      	movs	r1, #1
 8004118:	68f8      	ldr	r0, [r7, #12]
 800411a:	f7ff ff23 	bl	8003f64 <SPI_WaitFlagStateUntilTimeout>
 800411e:	4603      	mov	r3, r0
 8004120:	2b00      	cmp	r3, #0
 8004122:	d007      	beq.n	8004134 <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004124:	68fb      	ldr	r3, [r7, #12]
 8004126:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004128:	f043 0220 	orr.w	r2, r3, #32
 800412c:	68fb      	ldr	r3, [r7, #12]
 800412e:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8004130:	2303      	movs	r3, #3
 8004132:	e000      	b.n	8004136 <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 8004134:	2300      	movs	r3, #0
}
 8004136:	4618      	mov	r0, r3
 8004138:	3710      	adds	r7, #16
 800413a:	46bd      	mov	sp, r7
 800413c:	bd80      	pop	{r7, pc}
	...

08004140 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8004140:	b580      	push	{r7, lr}
 8004142:	b088      	sub	sp, #32
 8004144:	af02      	add	r7, sp, #8
 8004146:	60f8      	str	r0, [r7, #12]
 8004148:	60b9      	str	r1, [r7, #8]
 800414a:	607a      	str	r2, [r7, #4]
  /* Wait until TXE flag */
  if(SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	9300      	str	r3, [sp, #0]
 8004150:	68bb      	ldr	r3, [r7, #8]
 8004152:	2201      	movs	r2, #1
 8004154:	2102      	movs	r1, #2
 8004156:	68f8      	ldr	r0, [r7, #12]
 8004158:	f7ff ff04 	bl	8003f64 <SPI_WaitFlagStateUntilTimeout>
 800415c:	4603      	mov	r3, r0
 800415e:	2b00      	cmp	r3, #0
 8004160:	d007      	beq.n	8004172 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004162:	68fb      	ldr	r3, [r7, #12]
 8004164:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004166:	f043 0220 	orr.w	r2, r3, #32
 800416a:	68fb      	ldr	r3, [r7, #12]
 800416c:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 800416e:	2303      	movs	r3, #3
 8004170:	e032      	b.n	80041d8 <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in µs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8004172:	4b1b      	ldr	r3, [pc, #108]	@ (80041e0 <SPI_EndRxTxTransaction+0xa0>)
 8004174:	681b      	ldr	r3, [r3, #0]
 8004176:	4a1b      	ldr	r2, [pc, #108]	@ (80041e4 <SPI_EndRxTxTransaction+0xa4>)
 8004178:	fba2 2303 	umull	r2, r3, r2, r3
 800417c:	0d5b      	lsrs	r3, r3, #21
 800417e:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8004182:	fb02 f303 	mul.w	r3, r2, r3
 8004186:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004188:	68fb      	ldr	r3, [r7, #12]
 800418a:	685b      	ldr	r3, [r3, #4]
 800418c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004190:	d112      	bne.n	80041b8 <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	9300      	str	r3, [sp, #0]
 8004196:	68bb      	ldr	r3, [r7, #8]
 8004198:	2200      	movs	r2, #0
 800419a:	2180      	movs	r1, #128	@ 0x80
 800419c:	68f8      	ldr	r0, [r7, #12]
 800419e:	f7ff fee1 	bl	8003f64 <SPI_WaitFlagStateUntilTimeout>
 80041a2:	4603      	mov	r3, r0
 80041a4:	2b00      	cmp	r3, #0
 80041a6:	d016      	beq.n	80041d6 <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80041a8:	68fb      	ldr	r3, [r7, #12]
 80041aa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80041ac:	f043 0220 	orr.w	r2, r3, #32
 80041b0:	68fb      	ldr	r3, [r7, #12]
 80041b2:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 80041b4:	2303      	movs	r3, #3
 80041b6:	e00f      	b.n	80041d8 <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 80041b8:	697b      	ldr	r3, [r7, #20]
 80041ba:	2b00      	cmp	r3, #0
 80041bc:	d00a      	beq.n	80041d4 <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 80041be:	697b      	ldr	r3, [r7, #20]
 80041c0:	3b01      	subs	r3, #1
 80041c2:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 80041c4:	68fb      	ldr	r3, [r7, #12]
 80041c6:	681b      	ldr	r3, [r3, #0]
 80041c8:	689b      	ldr	r3, [r3, #8]
 80041ca:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80041ce:	2b80      	cmp	r3, #128	@ 0x80
 80041d0:	d0f2      	beq.n	80041b8 <SPI_EndRxTxTransaction+0x78>
 80041d2:	e000      	b.n	80041d6 <SPI_EndRxTxTransaction+0x96>
        break;
 80041d4:	bf00      	nop
  }

  return HAL_OK;
 80041d6:	2300      	movs	r3, #0
}
 80041d8:	4618      	mov	r0, r3
 80041da:	3718      	adds	r7, #24
 80041dc:	46bd      	mov	sp, r7
 80041de:	bd80      	pop	{r7, pc}
 80041e0:	20000010 	.word	0x20000010
 80041e4:	165e9f81 	.word	0x165e9f81

080041e8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80041e8:	b580      	push	{r7, lr}
 80041ea:	b082      	sub	sp, #8
 80041ec:	af00      	add	r7, sp, #0
 80041ee:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	2b00      	cmp	r3, #0
 80041f4:	d101      	bne.n	80041fa <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80041f6:	2301      	movs	r3, #1
 80041f8:	e041      	b.n	800427e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004200:	b2db      	uxtb	r3, r3
 8004202:	2b00      	cmp	r3, #0
 8004204:	d106      	bne.n	8004214 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	2200      	movs	r2, #0
 800420a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800420e:	6878      	ldr	r0, [r7, #4]
 8004210:	f000 f839 	bl	8004286 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	2202      	movs	r2, #2
 8004218:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	681a      	ldr	r2, [r3, #0]
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	3304      	adds	r3, #4
 8004224:	4619      	mov	r1, r3
 8004226:	4610      	mov	r0, r2
 8004228:	f000 f9c0 	bl	80045ac <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	2201      	movs	r2, #1
 8004230:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	2201      	movs	r2, #1
 8004238:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	2201      	movs	r2, #1
 8004240:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	2201      	movs	r2, #1
 8004248:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	2201      	movs	r2, #1
 8004250:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	2201      	movs	r2, #1
 8004258:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	2201      	movs	r2, #1
 8004260:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	2201      	movs	r2, #1
 8004268:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	2201      	movs	r2, #1
 8004270:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	2201      	movs	r2, #1
 8004278:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800427c:	2300      	movs	r3, #0
}
 800427e:	4618      	mov	r0, r3
 8004280:	3708      	adds	r7, #8
 8004282:	46bd      	mov	sp, r7
 8004284:	bd80      	pop	{r7, pc}

08004286 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8004286:	b480      	push	{r7}
 8004288:	b083      	sub	sp, #12
 800428a:	af00      	add	r7, sp, #0
 800428c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 800428e:	bf00      	nop
 8004290:	370c      	adds	r7, #12
 8004292:	46bd      	mov	sp, r7
 8004294:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004298:	4770      	bx	lr
	...

0800429c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800429c:	b480      	push	{r7}
 800429e:	b085      	sub	sp, #20
 80042a0:	af00      	add	r7, sp, #0
 80042a2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80042aa:	b2db      	uxtb	r3, r3
 80042ac:	2b01      	cmp	r3, #1
 80042ae:	d001      	beq.n	80042b4 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80042b0:	2301      	movs	r3, #1
 80042b2:	e04e      	b.n	8004352 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	2202      	movs	r2, #2
 80042b8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	681b      	ldr	r3, [r3, #0]
 80042c0:	68da      	ldr	r2, [r3, #12]
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	681b      	ldr	r3, [r3, #0]
 80042c6:	f042 0201 	orr.w	r2, r2, #1
 80042ca:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	681b      	ldr	r3, [r3, #0]
 80042d0:	4a23      	ldr	r2, [pc, #140]	@ (8004360 <HAL_TIM_Base_Start_IT+0xc4>)
 80042d2:	4293      	cmp	r3, r2
 80042d4:	d022      	beq.n	800431c <HAL_TIM_Base_Start_IT+0x80>
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	681b      	ldr	r3, [r3, #0]
 80042da:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80042de:	d01d      	beq.n	800431c <HAL_TIM_Base_Start_IT+0x80>
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	681b      	ldr	r3, [r3, #0]
 80042e4:	4a1f      	ldr	r2, [pc, #124]	@ (8004364 <HAL_TIM_Base_Start_IT+0xc8>)
 80042e6:	4293      	cmp	r3, r2
 80042e8:	d018      	beq.n	800431c <HAL_TIM_Base_Start_IT+0x80>
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	681b      	ldr	r3, [r3, #0]
 80042ee:	4a1e      	ldr	r2, [pc, #120]	@ (8004368 <HAL_TIM_Base_Start_IT+0xcc>)
 80042f0:	4293      	cmp	r3, r2
 80042f2:	d013      	beq.n	800431c <HAL_TIM_Base_Start_IT+0x80>
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	681b      	ldr	r3, [r3, #0]
 80042f8:	4a1c      	ldr	r2, [pc, #112]	@ (800436c <HAL_TIM_Base_Start_IT+0xd0>)
 80042fa:	4293      	cmp	r3, r2
 80042fc:	d00e      	beq.n	800431c <HAL_TIM_Base_Start_IT+0x80>
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	681b      	ldr	r3, [r3, #0]
 8004302:	4a1b      	ldr	r2, [pc, #108]	@ (8004370 <HAL_TIM_Base_Start_IT+0xd4>)
 8004304:	4293      	cmp	r3, r2
 8004306:	d009      	beq.n	800431c <HAL_TIM_Base_Start_IT+0x80>
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	681b      	ldr	r3, [r3, #0]
 800430c:	4a19      	ldr	r2, [pc, #100]	@ (8004374 <HAL_TIM_Base_Start_IT+0xd8>)
 800430e:	4293      	cmp	r3, r2
 8004310:	d004      	beq.n	800431c <HAL_TIM_Base_Start_IT+0x80>
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	681b      	ldr	r3, [r3, #0]
 8004316:	4a18      	ldr	r2, [pc, #96]	@ (8004378 <HAL_TIM_Base_Start_IT+0xdc>)
 8004318:	4293      	cmp	r3, r2
 800431a:	d111      	bne.n	8004340 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	681b      	ldr	r3, [r3, #0]
 8004320:	689b      	ldr	r3, [r3, #8]
 8004322:	f003 0307 	and.w	r3, r3, #7
 8004326:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004328:	68fb      	ldr	r3, [r7, #12]
 800432a:	2b06      	cmp	r3, #6
 800432c:	d010      	beq.n	8004350 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	681b      	ldr	r3, [r3, #0]
 8004332:	681a      	ldr	r2, [r3, #0]
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	681b      	ldr	r3, [r3, #0]
 8004338:	f042 0201 	orr.w	r2, r2, #1
 800433c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800433e:	e007      	b.n	8004350 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	681b      	ldr	r3, [r3, #0]
 8004344:	681a      	ldr	r2, [r3, #0]
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	681b      	ldr	r3, [r3, #0]
 800434a:	f042 0201 	orr.w	r2, r2, #1
 800434e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004350:	2300      	movs	r3, #0
}
 8004352:	4618      	mov	r0, r3
 8004354:	3714      	adds	r7, #20
 8004356:	46bd      	mov	sp, r7
 8004358:	f85d 7b04 	ldr.w	r7, [sp], #4
 800435c:	4770      	bx	lr
 800435e:	bf00      	nop
 8004360:	40010000 	.word	0x40010000
 8004364:	40000400 	.word	0x40000400
 8004368:	40000800 	.word	0x40000800
 800436c:	40000c00 	.word	0x40000c00
 8004370:	40010400 	.word	0x40010400
 8004374:	40014000 	.word	0x40014000
 8004378:	40001800 	.word	0x40001800

0800437c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800437c:	b580      	push	{r7, lr}
 800437e:	b084      	sub	sp, #16
 8004380:	af00      	add	r7, sp, #0
 8004382:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	681b      	ldr	r3, [r3, #0]
 8004388:	68db      	ldr	r3, [r3, #12]
 800438a:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	681b      	ldr	r3, [r3, #0]
 8004390:	691b      	ldr	r3, [r3, #16]
 8004392:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8004394:	68bb      	ldr	r3, [r7, #8]
 8004396:	f003 0302 	and.w	r3, r3, #2
 800439a:	2b00      	cmp	r3, #0
 800439c:	d020      	beq.n	80043e0 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800439e:	68fb      	ldr	r3, [r7, #12]
 80043a0:	f003 0302 	and.w	r3, r3, #2
 80043a4:	2b00      	cmp	r3, #0
 80043a6:	d01b      	beq.n	80043e0 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	681b      	ldr	r3, [r3, #0]
 80043ac:	f06f 0202 	mvn.w	r2, #2
 80043b0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	2201      	movs	r2, #1
 80043b6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	681b      	ldr	r3, [r3, #0]
 80043bc:	699b      	ldr	r3, [r3, #24]
 80043be:	f003 0303 	and.w	r3, r3, #3
 80043c2:	2b00      	cmp	r3, #0
 80043c4:	d003      	beq.n	80043ce <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80043c6:	6878      	ldr	r0, [r7, #4]
 80043c8:	f000 f8d2 	bl	8004570 <HAL_TIM_IC_CaptureCallback>
 80043cc:	e005      	b.n	80043da <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80043ce:	6878      	ldr	r0, [r7, #4]
 80043d0:	f000 f8c4 	bl	800455c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80043d4:	6878      	ldr	r0, [r7, #4]
 80043d6:	f000 f8d5 	bl	8004584 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	2200      	movs	r2, #0
 80043de:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80043e0:	68bb      	ldr	r3, [r7, #8]
 80043e2:	f003 0304 	and.w	r3, r3, #4
 80043e6:	2b00      	cmp	r3, #0
 80043e8:	d020      	beq.n	800442c <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80043ea:	68fb      	ldr	r3, [r7, #12]
 80043ec:	f003 0304 	and.w	r3, r3, #4
 80043f0:	2b00      	cmp	r3, #0
 80043f2:	d01b      	beq.n	800442c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	681b      	ldr	r3, [r3, #0]
 80043f8:	f06f 0204 	mvn.w	r2, #4
 80043fc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	2202      	movs	r2, #2
 8004402:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	681b      	ldr	r3, [r3, #0]
 8004408:	699b      	ldr	r3, [r3, #24]
 800440a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800440e:	2b00      	cmp	r3, #0
 8004410:	d003      	beq.n	800441a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004412:	6878      	ldr	r0, [r7, #4]
 8004414:	f000 f8ac 	bl	8004570 <HAL_TIM_IC_CaptureCallback>
 8004418:	e005      	b.n	8004426 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800441a:	6878      	ldr	r0, [r7, #4]
 800441c:	f000 f89e 	bl	800455c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004420:	6878      	ldr	r0, [r7, #4]
 8004422:	f000 f8af 	bl	8004584 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	2200      	movs	r2, #0
 800442a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800442c:	68bb      	ldr	r3, [r7, #8]
 800442e:	f003 0308 	and.w	r3, r3, #8
 8004432:	2b00      	cmp	r3, #0
 8004434:	d020      	beq.n	8004478 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8004436:	68fb      	ldr	r3, [r7, #12]
 8004438:	f003 0308 	and.w	r3, r3, #8
 800443c:	2b00      	cmp	r3, #0
 800443e:	d01b      	beq.n	8004478 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	681b      	ldr	r3, [r3, #0]
 8004444:	f06f 0208 	mvn.w	r2, #8
 8004448:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	2204      	movs	r2, #4
 800444e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	681b      	ldr	r3, [r3, #0]
 8004454:	69db      	ldr	r3, [r3, #28]
 8004456:	f003 0303 	and.w	r3, r3, #3
 800445a:	2b00      	cmp	r3, #0
 800445c:	d003      	beq.n	8004466 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800445e:	6878      	ldr	r0, [r7, #4]
 8004460:	f000 f886 	bl	8004570 <HAL_TIM_IC_CaptureCallback>
 8004464:	e005      	b.n	8004472 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004466:	6878      	ldr	r0, [r7, #4]
 8004468:	f000 f878 	bl	800455c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800446c:	6878      	ldr	r0, [r7, #4]
 800446e:	f000 f889 	bl	8004584 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	2200      	movs	r2, #0
 8004476:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8004478:	68bb      	ldr	r3, [r7, #8]
 800447a:	f003 0310 	and.w	r3, r3, #16
 800447e:	2b00      	cmp	r3, #0
 8004480:	d020      	beq.n	80044c4 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8004482:	68fb      	ldr	r3, [r7, #12]
 8004484:	f003 0310 	and.w	r3, r3, #16
 8004488:	2b00      	cmp	r3, #0
 800448a:	d01b      	beq.n	80044c4 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	681b      	ldr	r3, [r3, #0]
 8004490:	f06f 0210 	mvn.w	r2, #16
 8004494:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	2208      	movs	r2, #8
 800449a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	681b      	ldr	r3, [r3, #0]
 80044a0:	69db      	ldr	r3, [r3, #28]
 80044a2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80044a6:	2b00      	cmp	r3, #0
 80044a8:	d003      	beq.n	80044b2 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80044aa:	6878      	ldr	r0, [r7, #4]
 80044ac:	f000 f860 	bl	8004570 <HAL_TIM_IC_CaptureCallback>
 80044b0:	e005      	b.n	80044be <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80044b2:	6878      	ldr	r0, [r7, #4]
 80044b4:	f000 f852 	bl	800455c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80044b8:	6878      	ldr	r0, [r7, #4]
 80044ba:	f000 f863 	bl	8004584 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	2200      	movs	r2, #0
 80044c2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80044c4:	68bb      	ldr	r3, [r7, #8]
 80044c6:	f003 0301 	and.w	r3, r3, #1
 80044ca:	2b00      	cmp	r3, #0
 80044cc:	d00c      	beq.n	80044e8 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80044ce:	68fb      	ldr	r3, [r7, #12]
 80044d0:	f003 0301 	and.w	r3, r3, #1
 80044d4:	2b00      	cmp	r3, #0
 80044d6:	d007      	beq.n	80044e8 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	681b      	ldr	r3, [r3, #0]
 80044dc:	f06f 0201 	mvn.w	r2, #1
 80044e0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80044e2:	6878      	ldr	r0, [r7, #4]
 80044e4:	f7fd fb06 	bl	8001af4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 80044e8:	68bb      	ldr	r3, [r7, #8]
 80044ea:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80044ee:	2b00      	cmp	r3, #0
 80044f0:	d00c      	beq.n	800450c <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80044f2:	68fb      	ldr	r3, [r7, #12]
 80044f4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80044f8:	2b00      	cmp	r3, #0
 80044fa:	d007      	beq.n	800450c <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	681b      	ldr	r3, [r3, #0]
 8004500:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8004504:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004506:	6878      	ldr	r0, [r7, #4]
 8004508:	f000 f906 	bl	8004718 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800450c:	68bb      	ldr	r3, [r7, #8]
 800450e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004512:	2b00      	cmp	r3, #0
 8004514:	d00c      	beq.n	8004530 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8004516:	68fb      	ldr	r3, [r7, #12]
 8004518:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800451c:	2b00      	cmp	r3, #0
 800451e:	d007      	beq.n	8004530 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	681b      	ldr	r3, [r3, #0]
 8004524:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8004528:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800452a:	6878      	ldr	r0, [r7, #4]
 800452c:	f000 f834 	bl	8004598 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8004530:	68bb      	ldr	r3, [r7, #8]
 8004532:	f003 0320 	and.w	r3, r3, #32
 8004536:	2b00      	cmp	r3, #0
 8004538:	d00c      	beq.n	8004554 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800453a:	68fb      	ldr	r3, [r7, #12]
 800453c:	f003 0320 	and.w	r3, r3, #32
 8004540:	2b00      	cmp	r3, #0
 8004542:	d007      	beq.n	8004554 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	681b      	ldr	r3, [r3, #0]
 8004548:	f06f 0220 	mvn.w	r2, #32
 800454c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800454e:	6878      	ldr	r0, [r7, #4]
 8004550:	f000 f8d8 	bl	8004704 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004554:	bf00      	nop
 8004556:	3710      	adds	r7, #16
 8004558:	46bd      	mov	sp, r7
 800455a:	bd80      	pop	{r7, pc}

0800455c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800455c:	b480      	push	{r7}
 800455e:	b083      	sub	sp, #12
 8004560:	af00      	add	r7, sp, #0
 8004562:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004564:	bf00      	nop
 8004566:	370c      	adds	r7, #12
 8004568:	46bd      	mov	sp, r7
 800456a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800456e:	4770      	bx	lr

08004570 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004570:	b480      	push	{r7}
 8004572:	b083      	sub	sp, #12
 8004574:	af00      	add	r7, sp, #0
 8004576:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004578:	bf00      	nop
 800457a:	370c      	adds	r7, #12
 800457c:	46bd      	mov	sp, r7
 800457e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004582:	4770      	bx	lr

08004584 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004584:	b480      	push	{r7}
 8004586:	b083      	sub	sp, #12
 8004588:	af00      	add	r7, sp, #0
 800458a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800458c:	bf00      	nop
 800458e:	370c      	adds	r7, #12
 8004590:	46bd      	mov	sp, r7
 8004592:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004596:	4770      	bx	lr

08004598 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004598:	b480      	push	{r7}
 800459a:	b083      	sub	sp, #12
 800459c:	af00      	add	r7, sp, #0
 800459e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80045a0:	bf00      	nop
 80045a2:	370c      	adds	r7, #12
 80045a4:	46bd      	mov	sp, r7
 80045a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045aa:	4770      	bx	lr

080045ac <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80045ac:	b480      	push	{r7}
 80045ae:	b085      	sub	sp, #20
 80045b0:	af00      	add	r7, sp, #0
 80045b2:	6078      	str	r0, [r7, #4]
 80045b4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	681b      	ldr	r3, [r3, #0]
 80045ba:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	4a46      	ldr	r2, [pc, #280]	@ (80046d8 <TIM_Base_SetConfig+0x12c>)
 80045c0:	4293      	cmp	r3, r2
 80045c2:	d013      	beq.n	80045ec <TIM_Base_SetConfig+0x40>
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80045ca:	d00f      	beq.n	80045ec <TIM_Base_SetConfig+0x40>
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	4a43      	ldr	r2, [pc, #268]	@ (80046dc <TIM_Base_SetConfig+0x130>)
 80045d0:	4293      	cmp	r3, r2
 80045d2:	d00b      	beq.n	80045ec <TIM_Base_SetConfig+0x40>
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	4a42      	ldr	r2, [pc, #264]	@ (80046e0 <TIM_Base_SetConfig+0x134>)
 80045d8:	4293      	cmp	r3, r2
 80045da:	d007      	beq.n	80045ec <TIM_Base_SetConfig+0x40>
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	4a41      	ldr	r2, [pc, #260]	@ (80046e4 <TIM_Base_SetConfig+0x138>)
 80045e0:	4293      	cmp	r3, r2
 80045e2:	d003      	beq.n	80045ec <TIM_Base_SetConfig+0x40>
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	4a40      	ldr	r2, [pc, #256]	@ (80046e8 <TIM_Base_SetConfig+0x13c>)
 80045e8:	4293      	cmp	r3, r2
 80045ea:	d108      	bne.n	80045fe <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80045ec:	68fb      	ldr	r3, [r7, #12]
 80045ee:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80045f2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80045f4:	683b      	ldr	r3, [r7, #0]
 80045f6:	685b      	ldr	r3, [r3, #4]
 80045f8:	68fa      	ldr	r2, [r7, #12]
 80045fa:	4313      	orrs	r3, r2
 80045fc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	4a35      	ldr	r2, [pc, #212]	@ (80046d8 <TIM_Base_SetConfig+0x12c>)
 8004602:	4293      	cmp	r3, r2
 8004604:	d02b      	beq.n	800465e <TIM_Base_SetConfig+0xb2>
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800460c:	d027      	beq.n	800465e <TIM_Base_SetConfig+0xb2>
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	4a32      	ldr	r2, [pc, #200]	@ (80046dc <TIM_Base_SetConfig+0x130>)
 8004612:	4293      	cmp	r3, r2
 8004614:	d023      	beq.n	800465e <TIM_Base_SetConfig+0xb2>
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	4a31      	ldr	r2, [pc, #196]	@ (80046e0 <TIM_Base_SetConfig+0x134>)
 800461a:	4293      	cmp	r3, r2
 800461c:	d01f      	beq.n	800465e <TIM_Base_SetConfig+0xb2>
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	4a30      	ldr	r2, [pc, #192]	@ (80046e4 <TIM_Base_SetConfig+0x138>)
 8004622:	4293      	cmp	r3, r2
 8004624:	d01b      	beq.n	800465e <TIM_Base_SetConfig+0xb2>
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	4a2f      	ldr	r2, [pc, #188]	@ (80046e8 <TIM_Base_SetConfig+0x13c>)
 800462a:	4293      	cmp	r3, r2
 800462c:	d017      	beq.n	800465e <TIM_Base_SetConfig+0xb2>
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	4a2e      	ldr	r2, [pc, #184]	@ (80046ec <TIM_Base_SetConfig+0x140>)
 8004632:	4293      	cmp	r3, r2
 8004634:	d013      	beq.n	800465e <TIM_Base_SetConfig+0xb2>
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	4a2d      	ldr	r2, [pc, #180]	@ (80046f0 <TIM_Base_SetConfig+0x144>)
 800463a:	4293      	cmp	r3, r2
 800463c:	d00f      	beq.n	800465e <TIM_Base_SetConfig+0xb2>
 800463e:	687b      	ldr	r3, [r7, #4]
 8004640:	4a2c      	ldr	r2, [pc, #176]	@ (80046f4 <TIM_Base_SetConfig+0x148>)
 8004642:	4293      	cmp	r3, r2
 8004644:	d00b      	beq.n	800465e <TIM_Base_SetConfig+0xb2>
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	4a2b      	ldr	r2, [pc, #172]	@ (80046f8 <TIM_Base_SetConfig+0x14c>)
 800464a:	4293      	cmp	r3, r2
 800464c:	d007      	beq.n	800465e <TIM_Base_SetConfig+0xb2>
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	4a2a      	ldr	r2, [pc, #168]	@ (80046fc <TIM_Base_SetConfig+0x150>)
 8004652:	4293      	cmp	r3, r2
 8004654:	d003      	beq.n	800465e <TIM_Base_SetConfig+0xb2>
 8004656:	687b      	ldr	r3, [r7, #4]
 8004658:	4a29      	ldr	r2, [pc, #164]	@ (8004700 <TIM_Base_SetConfig+0x154>)
 800465a:	4293      	cmp	r3, r2
 800465c:	d108      	bne.n	8004670 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800465e:	68fb      	ldr	r3, [r7, #12]
 8004660:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004664:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004666:	683b      	ldr	r3, [r7, #0]
 8004668:	68db      	ldr	r3, [r3, #12]
 800466a:	68fa      	ldr	r2, [r7, #12]
 800466c:	4313      	orrs	r3, r2
 800466e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004670:	68fb      	ldr	r3, [r7, #12]
 8004672:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8004676:	683b      	ldr	r3, [r7, #0]
 8004678:	695b      	ldr	r3, [r3, #20]
 800467a:	4313      	orrs	r3, r2
 800467c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	68fa      	ldr	r2, [r7, #12]
 8004682:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004684:	683b      	ldr	r3, [r7, #0]
 8004686:	689a      	ldr	r2, [r3, #8]
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800468c:	683b      	ldr	r3, [r7, #0]
 800468e:	681a      	ldr	r2, [r3, #0]
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	4a10      	ldr	r2, [pc, #64]	@ (80046d8 <TIM_Base_SetConfig+0x12c>)
 8004698:	4293      	cmp	r3, r2
 800469a:	d003      	beq.n	80046a4 <TIM_Base_SetConfig+0xf8>
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	4a12      	ldr	r2, [pc, #72]	@ (80046e8 <TIM_Base_SetConfig+0x13c>)
 80046a0:	4293      	cmp	r3, r2
 80046a2:	d103      	bne.n	80046ac <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80046a4:	683b      	ldr	r3, [r7, #0]
 80046a6:	691a      	ldr	r2, [r3, #16]
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	2201      	movs	r2, #1
 80046b0:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	691b      	ldr	r3, [r3, #16]
 80046b6:	f003 0301 	and.w	r3, r3, #1
 80046ba:	2b01      	cmp	r3, #1
 80046bc:	d105      	bne.n	80046ca <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	691b      	ldr	r3, [r3, #16]
 80046c2:	f023 0201 	bic.w	r2, r3, #1
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	611a      	str	r2, [r3, #16]
  }
}
 80046ca:	bf00      	nop
 80046cc:	3714      	adds	r7, #20
 80046ce:	46bd      	mov	sp, r7
 80046d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046d4:	4770      	bx	lr
 80046d6:	bf00      	nop
 80046d8:	40010000 	.word	0x40010000
 80046dc:	40000400 	.word	0x40000400
 80046e0:	40000800 	.word	0x40000800
 80046e4:	40000c00 	.word	0x40000c00
 80046e8:	40010400 	.word	0x40010400
 80046ec:	40014000 	.word	0x40014000
 80046f0:	40014400 	.word	0x40014400
 80046f4:	40014800 	.word	0x40014800
 80046f8:	40001800 	.word	0x40001800
 80046fc:	40001c00 	.word	0x40001c00
 8004700:	40002000 	.word	0x40002000

08004704 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004704:	b480      	push	{r7}
 8004706:	b083      	sub	sp, #12
 8004708:	af00      	add	r7, sp, #0
 800470a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800470c:	bf00      	nop
 800470e:	370c      	adds	r7, #12
 8004710:	46bd      	mov	sp, r7
 8004712:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004716:	4770      	bx	lr

08004718 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004718:	b480      	push	{r7}
 800471a:	b083      	sub	sp, #12
 800471c:	af00      	add	r7, sp, #0
 800471e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004720:	bf00      	nop
 8004722:	370c      	adds	r7, #12
 8004724:	46bd      	mov	sp, r7
 8004726:	f85d 7b04 	ldr.w	r7, [sp], #4
 800472a:	4770      	bx	lr

0800472c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800472c:	b580      	push	{r7, lr}
 800472e:	b082      	sub	sp, #8
 8004730:	af00      	add	r7, sp, #0
 8004732:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	2b00      	cmp	r3, #0
 8004738:	d101      	bne.n	800473e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800473a:	2301      	movs	r3, #1
 800473c:	e042      	b.n	80047c4 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004744:	b2db      	uxtb	r3, r3
 8004746:	2b00      	cmp	r3, #0
 8004748:	d106      	bne.n	8004758 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	2200      	movs	r2, #0
 800474e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004752:	6878      	ldr	r0, [r7, #4]
 8004754:	f7fd fafe 	bl	8001d54 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	2224      	movs	r2, #36	@ 0x24
 800475c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	681b      	ldr	r3, [r3, #0]
 8004764:	68da      	ldr	r2, [r3, #12]
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	681b      	ldr	r3, [r3, #0]
 800476a:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800476e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004770:	6878      	ldr	r0, [r7, #4]
 8004772:	f000 f973 	bl	8004a5c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	681b      	ldr	r3, [r3, #0]
 800477a:	691a      	ldr	r2, [r3, #16]
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	681b      	ldr	r3, [r3, #0]
 8004780:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8004784:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	681b      	ldr	r3, [r3, #0]
 800478a:	695a      	ldr	r2, [r3, #20]
 800478c:	687b      	ldr	r3, [r7, #4]
 800478e:	681b      	ldr	r3, [r3, #0]
 8004790:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8004794:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	681b      	ldr	r3, [r3, #0]
 800479a:	68da      	ldr	r2, [r3, #12]
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	681b      	ldr	r3, [r3, #0]
 80047a0:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80047a4:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	2200      	movs	r2, #0
 80047aa:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	2220      	movs	r2, #32
 80047b0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	2220      	movs	r2, #32
 80047b8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	2200      	movs	r2, #0
 80047c0:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80047c2:	2300      	movs	r3, #0
}
 80047c4:	4618      	mov	r0, r3
 80047c6:	3708      	adds	r7, #8
 80047c8:	46bd      	mov	sp, r7
 80047ca:	bd80      	pop	{r7, pc}

080047cc <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80047cc:	b580      	push	{r7, lr}
 80047ce:	b08a      	sub	sp, #40	@ 0x28
 80047d0:	af02      	add	r7, sp, #8
 80047d2:	60f8      	str	r0, [r7, #12]
 80047d4:	60b9      	str	r1, [r7, #8]
 80047d6:	603b      	str	r3, [r7, #0]
 80047d8:	4613      	mov	r3, r2
 80047da:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80047dc:	2300      	movs	r3, #0
 80047de:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80047e0:	68fb      	ldr	r3, [r7, #12]
 80047e2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80047e6:	b2db      	uxtb	r3, r3
 80047e8:	2b20      	cmp	r3, #32
 80047ea:	d175      	bne.n	80048d8 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 80047ec:	68bb      	ldr	r3, [r7, #8]
 80047ee:	2b00      	cmp	r3, #0
 80047f0:	d002      	beq.n	80047f8 <HAL_UART_Transmit+0x2c>
 80047f2:	88fb      	ldrh	r3, [r7, #6]
 80047f4:	2b00      	cmp	r3, #0
 80047f6:	d101      	bne.n	80047fc <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80047f8:	2301      	movs	r3, #1
 80047fa:	e06e      	b.n	80048da <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80047fc:	68fb      	ldr	r3, [r7, #12]
 80047fe:	2200      	movs	r2, #0
 8004800:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004802:	68fb      	ldr	r3, [r7, #12]
 8004804:	2221      	movs	r2, #33	@ 0x21
 8004806:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800480a:	f7fd fe3d 	bl	8002488 <HAL_GetTick>
 800480e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8004810:	68fb      	ldr	r3, [r7, #12]
 8004812:	88fa      	ldrh	r2, [r7, #6]
 8004814:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8004816:	68fb      	ldr	r3, [r7, #12]
 8004818:	88fa      	ldrh	r2, [r7, #6]
 800481a:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800481c:	68fb      	ldr	r3, [r7, #12]
 800481e:	689b      	ldr	r3, [r3, #8]
 8004820:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004824:	d108      	bne.n	8004838 <HAL_UART_Transmit+0x6c>
 8004826:	68fb      	ldr	r3, [r7, #12]
 8004828:	691b      	ldr	r3, [r3, #16]
 800482a:	2b00      	cmp	r3, #0
 800482c:	d104      	bne.n	8004838 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800482e:	2300      	movs	r3, #0
 8004830:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8004832:	68bb      	ldr	r3, [r7, #8]
 8004834:	61bb      	str	r3, [r7, #24]
 8004836:	e003      	b.n	8004840 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8004838:	68bb      	ldr	r3, [r7, #8]
 800483a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800483c:	2300      	movs	r3, #0
 800483e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8004840:	e02e      	b.n	80048a0 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004842:	683b      	ldr	r3, [r7, #0]
 8004844:	9300      	str	r3, [sp, #0]
 8004846:	697b      	ldr	r3, [r7, #20]
 8004848:	2200      	movs	r2, #0
 800484a:	2180      	movs	r1, #128	@ 0x80
 800484c:	68f8      	ldr	r0, [r7, #12]
 800484e:	f000 f848 	bl	80048e2 <UART_WaitOnFlagUntilTimeout>
 8004852:	4603      	mov	r3, r0
 8004854:	2b00      	cmp	r3, #0
 8004856:	d005      	beq.n	8004864 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8004858:	68fb      	ldr	r3, [r7, #12]
 800485a:	2220      	movs	r2, #32
 800485c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8004860:	2303      	movs	r3, #3
 8004862:	e03a      	b.n	80048da <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8004864:	69fb      	ldr	r3, [r7, #28]
 8004866:	2b00      	cmp	r3, #0
 8004868:	d10b      	bne.n	8004882 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800486a:	69bb      	ldr	r3, [r7, #24]
 800486c:	881b      	ldrh	r3, [r3, #0]
 800486e:	461a      	mov	r2, r3
 8004870:	68fb      	ldr	r3, [r7, #12]
 8004872:	681b      	ldr	r3, [r3, #0]
 8004874:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004878:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800487a:	69bb      	ldr	r3, [r7, #24]
 800487c:	3302      	adds	r3, #2
 800487e:	61bb      	str	r3, [r7, #24]
 8004880:	e007      	b.n	8004892 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8004882:	69fb      	ldr	r3, [r7, #28]
 8004884:	781a      	ldrb	r2, [r3, #0]
 8004886:	68fb      	ldr	r3, [r7, #12]
 8004888:	681b      	ldr	r3, [r3, #0]
 800488a:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 800488c:	69fb      	ldr	r3, [r7, #28]
 800488e:	3301      	adds	r3, #1
 8004890:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004892:	68fb      	ldr	r3, [r7, #12]
 8004894:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8004896:	b29b      	uxth	r3, r3
 8004898:	3b01      	subs	r3, #1
 800489a:	b29a      	uxth	r2, r3
 800489c:	68fb      	ldr	r3, [r7, #12]
 800489e:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 80048a0:	68fb      	ldr	r3, [r7, #12]
 80048a2:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80048a4:	b29b      	uxth	r3, r3
 80048a6:	2b00      	cmp	r3, #0
 80048a8:	d1cb      	bne.n	8004842 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80048aa:	683b      	ldr	r3, [r7, #0]
 80048ac:	9300      	str	r3, [sp, #0]
 80048ae:	697b      	ldr	r3, [r7, #20]
 80048b0:	2200      	movs	r2, #0
 80048b2:	2140      	movs	r1, #64	@ 0x40
 80048b4:	68f8      	ldr	r0, [r7, #12]
 80048b6:	f000 f814 	bl	80048e2 <UART_WaitOnFlagUntilTimeout>
 80048ba:	4603      	mov	r3, r0
 80048bc:	2b00      	cmp	r3, #0
 80048be:	d005      	beq.n	80048cc <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 80048c0:	68fb      	ldr	r3, [r7, #12]
 80048c2:	2220      	movs	r2, #32
 80048c4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 80048c8:	2303      	movs	r3, #3
 80048ca:	e006      	b.n	80048da <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80048cc:	68fb      	ldr	r3, [r7, #12]
 80048ce:	2220      	movs	r2, #32
 80048d0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 80048d4:	2300      	movs	r3, #0
 80048d6:	e000      	b.n	80048da <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 80048d8:	2302      	movs	r3, #2
  }
}
 80048da:	4618      	mov	r0, r3
 80048dc:	3720      	adds	r7, #32
 80048de:	46bd      	mov	sp, r7
 80048e0:	bd80      	pop	{r7, pc}

080048e2 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80048e2:	b580      	push	{r7, lr}
 80048e4:	b086      	sub	sp, #24
 80048e6:	af00      	add	r7, sp, #0
 80048e8:	60f8      	str	r0, [r7, #12]
 80048ea:	60b9      	str	r1, [r7, #8]
 80048ec:	603b      	str	r3, [r7, #0]
 80048ee:	4613      	mov	r3, r2
 80048f0:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80048f2:	e03b      	b.n	800496c <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80048f4:	6a3b      	ldr	r3, [r7, #32]
 80048f6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80048fa:	d037      	beq.n	800496c <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80048fc:	f7fd fdc4 	bl	8002488 <HAL_GetTick>
 8004900:	4602      	mov	r2, r0
 8004902:	683b      	ldr	r3, [r7, #0]
 8004904:	1ad3      	subs	r3, r2, r3
 8004906:	6a3a      	ldr	r2, [r7, #32]
 8004908:	429a      	cmp	r2, r3
 800490a:	d302      	bcc.n	8004912 <UART_WaitOnFlagUntilTimeout+0x30>
 800490c:	6a3b      	ldr	r3, [r7, #32]
 800490e:	2b00      	cmp	r3, #0
 8004910:	d101      	bne.n	8004916 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8004912:	2303      	movs	r3, #3
 8004914:	e03a      	b.n	800498c <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8004916:	68fb      	ldr	r3, [r7, #12]
 8004918:	681b      	ldr	r3, [r3, #0]
 800491a:	68db      	ldr	r3, [r3, #12]
 800491c:	f003 0304 	and.w	r3, r3, #4
 8004920:	2b00      	cmp	r3, #0
 8004922:	d023      	beq.n	800496c <UART_WaitOnFlagUntilTimeout+0x8a>
 8004924:	68bb      	ldr	r3, [r7, #8]
 8004926:	2b80      	cmp	r3, #128	@ 0x80
 8004928:	d020      	beq.n	800496c <UART_WaitOnFlagUntilTimeout+0x8a>
 800492a:	68bb      	ldr	r3, [r7, #8]
 800492c:	2b40      	cmp	r3, #64	@ 0x40
 800492e:	d01d      	beq.n	800496c <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8004930:	68fb      	ldr	r3, [r7, #12]
 8004932:	681b      	ldr	r3, [r3, #0]
 8004934:	681b      	ldr	r3, [r3, #0]
 8004936:	f003 0308 	and.w	r3, r3, #8
 800493a:	2b08      	cmp	r3, #8
 800493c:	d116      	bne.n	800496c <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 800493e:	2300      	movs	r3, #0
 8004940:	617b      	str	r3, [r7, #20]
 8004942:	68fb      	ldr	r3, [r7, #12]
 8004944:	681b      	ldr	r3, [r3, #0]
 8004946:	681b      	ldr	r3, [r3, #0]
 8004948:	617b      	str	r3, [r7, #20]
 800494a:	68fb      	ldr	r3, [r7, #12]
 800494c:	681b      	ldr	r3, [r3, #0]
 800494e:	685b      	ldr	r3, [r3, #4]
 8004950:	617b      	str	r3, [r7, #20]
 8004952:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004954:	68f8      	ldr	r0, [r7, #12]
 8004956:	f000 f81d 	bl	8004994 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800495a:	68fb      	ldr	r3, [r7, #12]
 800495c:	2208      	movs	r2, #8
 800495e:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004960:	68fb      	ldr	r3, [r7, #12]
 8004962:	2200      	movs	r2, #0
 8004964:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8004968:	2301      	movs	r3, #1
 800496a:	e00f      	b.n	800498c <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800496c:	68fb      	ldr	r3, [r7, #12]
 800496e:	681b      	ldr	r3, [r3, #0]
 8004970:	681a      	ldr	r2, [r3, #0]
 8004972:	68bb      	ldr	r3, [r7, #8]
 8004974:	4013      	ands	r3, r2
 8004976:	68ba      	ldr	r2, [r7, #8]
 8004978:	429a      	cmp	r2, r3
 800497a:	bf0c      	ite	eq
 800497c:	2301      	moveq	r3, #1
 800497e:	2300      	movne	r3, #0
 8004980:	b2db      	uxtb	r3, r3
 8004982:	461a      	mov	r2, r3
 8004984:	79fb      	ldrb	r3, [r7, #7]
 8004986:	429a      	cmp	r2, r3
 8004988:	d0b4      	beq.n	80048f4 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800498a:	2300      	movs	r3, #0
}
 800498c:	4618      	mov	r0, r3
 800498e:	3718      	adds	r7, #24
 8004990:	46bd      	mov	sp, r7
 8004992:	bd80      	pop	{r7, pc}

08004994 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004994:	b480      	push	{r7}
 8004996:	b095      	sub	sp, #84	@ 0x54
 8004998:	af00      	add	r7, sp, #0
 800499a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	681b      	ldr	r3, [r3, #0]
 80049a0:	330c      	adds	r3, #12
 80049a2:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80049a4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80049a6:	e853 3f00 	ldrex	r3, [r3]
 80049aa:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80049ac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80049ae:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80049b2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	681b      	ldr	r3, [r3, #0]
 80049b8:	330c      	adds	r3, #12
 80049ba:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80049bc:	643a      	str	r2, [r7, #64]	@ 0x40
 80049be:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80049c0:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80049c2:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80049c4:	e841 2300 	strex	r3, r2, [r1]
 80049c8:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80049ca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80049cc:	2b00      	cmp	r3, #0
 80049ce:	d1e5      	bne.n	800499c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	681b      	ldr	r3, [r3, #0]
 80049d4:	3314      	adds	r3, #20
 80049d6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80049d8:	6a3b      	ldr	r3, [r7, #32]
 80049da:	e853 3f00 	ldrex	r3, [r3]
 80049de:	61fb      	str	r3, [r7, #28]
   return(result);
 80049e0:	69fb      	ldr	r3, [r7, #28]
 80049e2:	f023 0301 	bic.w	r3, r3, #1
 80049e6:	64bb      	str	r3, [r7, #72]	@ 0x48
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	681b      	ldr	r3, [r3, #0]
 80049ec:	3314      	adds	r3, #20
 80049ee:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80049f0:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80049f2:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80049f4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80049f6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80049f8:	e841 2300 	strex	r3, r2, [r1]
 80049fc:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80049fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004a00:	2b00      	cmp	r3, #0
 8004a02:	d1e5      	bne.n	80049d0 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004a08:	2b01      	cmp	r3, #1
 8004a0a:	d119      	bne.n	8004a40 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	681b      	ldr	r3, [r3, #0]
 8004a10:	330c      	adds	r3, #12
 8004a12:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004a14:	68fb      	ldr	r3, [r7, #12]
 8004a16:	e853 3f00 	ldrex	r3, [r3]
 8004a1a:	60bb      	str	r3, [r7, #8]
   return(result);
 8004a1c:	68bb      	ldr	r3, [r7, #8]
 8004a1e:	f023 0310 	bic.w	r3, r3, #16
 8004a22:	647b      	str	r3, [r7, #68]	@ 0x44
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	681b      	ldr	r3, [r3, #0]
 8004a28:	330c      	adds	r3, #12
 8004a2a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004a2c:	61ba      	str	r2, [r7, #24]
 8004a2e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004a30:	6979      	ldr	r1, [r7, #20]
 8004a32:	69ba      	ldr	r2, [r7, #24]
 8004a34:	e841 2300 	strex	r3, r2, [r1]
 8004a38:	613b      	str	r3, [r7, #16]
   return(result);
 8004a3a:	693b      	ldr	r3, [r7, #16]
 8004a3c:	2b00      	cmp	r3, #0
 8004a3e:	d1e5      	bne.n	8004a0c <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	2220      	movs	r2, #32
 8004a44:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	2200      	movs	r2, #0
 8004a4c:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8004a4e:	bf00      	nop
 8004a50:	3754      	adds	r7, #84	@ 0x54
 8004a52:	46bd      	mov	sp, r7
 8004a54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a58:	4770      	bx	lr
	...

08004a5c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004a5c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004a60:	b0c0      	sub	sp, #256	@ 0x100
 8004a62:	af00      	add	r7, sp, #0
 8004a64:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004a68:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004a6c:	681b      	ldr	r3, [r3, #0]
 8004a6e:	691b      	ldr	r3, [r3, #16]
 8004a70:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8004a74:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004a78:	68d9      	ldr	r1, [r3, #12]
 8004a7a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004a7e:	681a      	ldr	r2, [r3, #0]
 8004a80:	ea40 0301 	orr.w	r3, r0, r1
 8004a84:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8004a86:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004a8a:	689a      	ldr	r2, [r3, #8]
 8004a8c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004a90:	691b      	ldr	r3, [r3, #16]
 8004a92:	431a      	orrs	r2, r3
 8004a94:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004a98:	695b      	ldr	r3, [r3, #20]
 8004a9a:	431a      	orrs	r2, r3
 8004a9c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004aa0:	69db      	ldr	r3, [r3, #28]
 8004aa2:	4313      	orrs	r3, r2
 8004aa4:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8004aa8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004aac:	681b      	ldr	r3, [r3, #0]
 8004aae:	68db      	ldr	r3, [r3, #12]
 8004ab0:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8004ab4:	f021 010c 	bic.w	r1, r1, #12
 8004ab8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004abc:	681a      	ldr	r2, [r3, #0]
 8004abe:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8004ac2:	430b      	orrs	r3, r1
 8004ac4:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8004ac6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004aca:	681b      	ldr	r3, [r3, #0]
 8004acc:	695b      	ldr	r3, [r3, #20]
 8004ace:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8004ad2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004ad6:	6999      	ldr	r1, [r3, #24]
 8004ad8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004adc:	681a      	ldr	r2, [r3, #0]
 8004ade:	ea40 0301 	orr.w	r3, r0, r1
 8004ae2:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8004ae4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004ae8:	681a      	ldr	r2, [r3, #0]
 8004aea:	4b8f      	ldr	r3, [pc, #572]	@ (8004d28 <UART_SetConfig+0x2cc>)
 8004aec:	429a      	cmp	r2, r3
 8004aee:	d005      	beq.n	8004afc <UART_SetConfig+0xa0>
 8004af0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004af4:	681a      	ldr	r2, [r3, #0]
 8004af6:	4b8d      	ldr	r3, [pc, #564]	@ (8004d2c <UART_SetConfig+0x2d0>)
 8004af8:	429a      	cmp	r2, r3
 8004afa:	d104      	bne.n	8004b06 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8004afc:	f7fe f88a 	bl	8002c14 <HAL_RCC_GetPCLK2Freq>
 8004b00:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8004b04:	e003      	b.n	8004b0e <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8004b06:	f7fe f871 	bl	8002bec <HAL_RCC_GetPCLK1Freq>
 8004b0a:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004b0e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004b12:	69db      	ldr	r3, [r3, #28]
 8004b14:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004b18:	f040 810c 	bne.w	8004d34 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8004b1c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004b20:	2200      	movs	r2, #0
 8004b22:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8004b26:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8004b2a:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8004b2e:	4622      	mov	r2, r4
 8004b30:	462b      	mov	r3, r5
 8004b32:	1891      	adds	r1, r2, r2
 8004b34:	65b9      	str	r1, [r7, #88]	@ 0x58
 8004b36:	415b      	adcs	r3, r3
 8004b38:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8004b3a:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8004b3e:	4621      	mov	r1, r4
 8004b40:	eb12 0801 	adds.w	r8, r2, r1
 8004b44:	4629      	mov	r1, r5
 8004b46:	eb43 0901 	adc.w	r9, r3, r1
 8004b4a:	f04f 0200 	mov.w	r2, #0
 8004b4e:	f04f 0300 	mov.w	r3, #0
 8004b52:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004b56:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004b5a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004b5e:	4690      	mov	r8, r2
 8004b60:	4699      	mov	r9, r3
 8004b62:	4623      	mov	r3, r4
 8004b64:	eb18 0303 	adds.w	r3, r8, r3
 8004b68:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8004b6c:	462b      	mov	r3, r5
 8004b6e:	eb49 0303 	adc.w	r3, r9, r3
 8004b72:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8004b76:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004b7a:	685b      	ldr	r3, [r3, #4]
 8004b7c:	2200      	movs	r2, #0
 8004b7e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8004b82:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8004b86:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8004b8a:	460b      	mov	r3, r1
 8004b8c:	18db      	adds	r3, r3, r3
 8004b8e:	653b      	str	r3, [r7, #80]	@ 0x50
 8004b90:	4613      	mov	r3, r2
 8004b92:	eb42 0303 	adc.w	r3, r2, r3
 8004b96:	657b      	str	r3, [r7, #84]	@ 0x54
 8004b98:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8004b9c:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8004ba0:	f7fc f822 	bl	8000be8 <__aeabi_uldivmod>
 8004ba4:	4602      	mov	r2, r0
 8004ba6:	460b      	mov	r3, r1
 8004ba8:	4b61      	ldr	r3, [pc, #388]	@ (8004d30 <UART_SetConfig+0x2d4>)
 8004baa:	fba3 2302 	umull	r2, r3, r3, r2
 8004bae:	095b      	lsrs	r3, r3, #5
 8004bb0:	011c      	lsls	r4, r3, #4
 8004bb2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004bb6:	2200      	movs	r2, #0
 8004bb8:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8004bbc:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8004bc0:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8004bc4:	4642      	mov	r2, r8
 8004bc6:	464b      	mov	r3, r9
 8004bc8:	1891      	adds	r1, r2, r2
 8004bca:	64b9      	str	r1, [r7, #72]	@ 0x48
 8004bcc:	415b      	adcs	r3, r3
 8004bce:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004bd0:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8004bd4:	4641      	mov	r1, r8
 8004bd6:	eb12 0a01 	adds.w	sl, r2, r1
 8004bda:	4649      	mov	r1, r9
 8004bdc:	eb43 0b01 	adc.w	fp, r3, r1
 8004be0:	f04f 0200 	mov.w	r2, #0
 8004be4:	f04f 0300 	mov.w	r3, #0
 8004be8:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8004bec:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8004bf0:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8004bf4:	4692      	mov	sl, r2
 8004bf6:	469b      	mov	fp, r3
 8004bf8:	4643      	mov	r3, r8
 8004bfa:	eb1a 0303 	adds.w	r3, sl, r3
 8004bfe:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8004c02:	464b      	mov	r3, r9
 8004c04:	eb4b 0303 	adc.w	r3, fp, r3
 8004c08:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8004c0c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004c10:	685b      	ldr	r3, [r3, #4]
 8004c12:	2200      	movs	r2, #0
 8004c14:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8004c18:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8004c1c:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8004c20:	460b      	mov	r3, r1
 8004c22:	18db      	adds	r3, r3, r3
 8004c24:	643b      	str	r3, [r7, #64]	@ 0x40
 8004c26:	4613      	mov	r3, r2
 8004c28:	eb42 0303 	adc.w	r3, r2, r3
 8004c2c:	647b      	str	r3, [r7, #68]	@ 0x44
 8004c2e:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8004c32:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8004c36:	f7fb ffd7 	bl	8000be8 <__aeabi_uldivmod>
 8004c3a:	4602      	mov	r2, r0
 8004c3c:	460b      	mov	r3, r1
 8004c3e:	4611      	mov	r1, r2
 8004c40:	4b3b      	ldr	r3, [pc, #236]	@ (8004d30 <UART_SetConfig+0x2d4>)
 8004c42:	fba3 2301 	umull	r2, r3, r3, r1
 8004c46:	095b      	lsrs	r3, r3, #5
 8004c48:	2264      	movs	r2, #100	@ 0x64
 8004c4a:	fb02 f303 	mul.w	r3, r2, r3
 8004c4e:	1acb      	subs	r3, r1, r3
 8004c50:	00db      	lsls	r3, r3, #3
 8004c52:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8004c56:	4b36      	ldr	r3, [pc, #216]	@ (8004d30 <UART_SetConfig+0x2d4>)
 8004c58:	fba3 2302 	umull	r2, r3, r3, r2
 8004c5c:	095b      	lsrs	r3, r3, #5
 8004c5e:	005b      	lsls	r3, r3, #1
 8004c60:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8004c64:	441c      	add	r4, r3
 8004c66:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004c6a:	2200      	movs	r2, #0
 8004c6c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8004c70:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8004c74:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8004c78:	4642      	mov	r2, r8
 8004c7a:	464b      	mov	r3, r9
 8004c7c:	1891      	adds	r1, r2, r2
 8004c7e:	63b9      	str	r1, [r7, #56]	@ 0x38
 8004c80:	415b      	adcs	r3, r3
 8004c82:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004c84:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8004c88:	4641      	mov	r1, r8
 8004c8a:	1851      	adds	r1, r2, r1
 8004c8c:	6339      	str	r1, [r7, #48]	@ 0x30
 8004c8e:	4649      	mov	r1, r9
 8004c90:	414b      	adcs	r3, r1
 8004c92:	637b      	str	r3, [r7, #52]	@ 0x34
 8004c94:	f04f 0200 	mov.w	r2, #0
 8004c98:	f04f 0300 	mov.w	r3, #0
 8004c9c:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8004ca0:	4659      	mov	r1, fp
 8004ca2:	00cb      	lsls	r3, r1, #3
 8004ca4:	4651      	mov	r1, sl
 8004ca6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004caa:	4651      	mov	r1, sl
 8004cac:	00ca      	lsls	r2, r1, #3
 8004cae:	4610      	mov	r0, r2
 8004cb0:	4619      	mov	r1, r3
 8004cb2:	4603      	mov	r3, r0
 8004cb4:	4642      	mov	r2, r8
 8004cb6:	189b      	adds	r3, r3, r2
 8004cb8:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8004cbc:	464b      	mov	r3, r9
 8004cbe:	460a      	mov	r2, r1
 8004cc0:	eb42 0303 	adc.w	r3, r2, r3
 8004cc4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8004cc8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004ccc:	685b      	ldr	r3, [r3, #4]
 8004cce:	2200      	movs	r2, #0
 8004cd0:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8004cd4:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8004cd8:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8004cdc:	460b      	mov	r3, r1
 8004cde:	18db      	adds	r3, r3, r3
 8004ce0:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004ce2:	4613      	mov	r3, r2
 8004ce4:	eb42 0303 	adc.w	r3, r2, r3
 8004ce8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004cea:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8004cee:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8004cf2:	f7fb ff79 	bl	8000be8 <__aeabi_uldivmod>
 8004cf6:	4602      	mov	r2, r0
 8004cf8:	460b      	mov	r3, r1
 8004cfa:	4b0d      	ldr	r3, [pc, #52]	@ (8004d30 <UART_SetConfig+0x2d4>)
 8004cfc:	fba3 1302 	umull	r1, r3, r3, r2
 8004d00:	095b      	lsrs	r3, r3, #5
 8004d02:	2164      	movs	r1, #100	@ 0x64
 8004d04:	fb01 f303 	mul.w	r3, r1, r3
 8004d08:	1ad3      	subs	r3, r2, r3
 8004d0a:	00db      	lsls	r3, r3, #3
 8004d0c:	3332      	adds	r3, #50	@ 0x32
 8004d0e:	4a08      	ldr	r2, [pc, #32]	@ (8004d30 <UART_SetConfig+0x2d4>)
 8004d10:	fba2 2303 	umull	r2, r3, r2, r3
 8004d14:	095b      	lsrs	r3, r3, #5
 8004d16:	f003 0207 	and.w	r2, r3, #7
 8004d1a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004d1e:	681b      	ldr	r3, [r3, #0]
 8004d20:	4422      	add	r2, r4
 8004d22:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8004d24:	e106      	b.n	8004f34 <UART_SetConfig+0x4d8>
 8004d26:	bf00      	nop
 8004d28:	40011000 	.word	0x40011000
 8004d2c:	40011400 	.word	0x40011400
 8004d30:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8004d34:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004d38:	2200      	movs	r2, #0
 8004d3a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8004d3e:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8004d42:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8004d46:	4642      	mov	r2, r8
 8004d48:	464b      	mov	r3, r9
 8004d4a:	1891      	adds	r1, r2, r2
 8004d4c:	6239      	str	r1, [r7, #32]
 8004d4e:	415b      	adcs	r3, r3
 8004d50:	627b      	str	r3, [r7, #36]	@ 0x24
 8004d52:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8004d56:	4641      	mov	r1, r8
 8004d58:	1854      	adds	r4, r2, r1
 8004d5a:	4649      	mov	r1, r9
 8004d5c:	eb43 0501 	adc.w	r5, r3, r1
 8004d60:	f04f 0200 	mov.w	r2, #0
 8004d64:	f04f 0300 	mov.w	r3, #0
 8004d68:	00eb      	lsls	r3, r5, #3
 8004d6a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004d6e:	00e2      	lsls	r2, r4, #3
 8004d70:	4614      	mov	r4, r2
 8004d72:	461d      	mov	r5, r3
 8004d74:	4643      	mov	r3, r8
 8004d76:	18e3      	adds	r3, r4, r3
 8004d78:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8004d7c:	464b      	mov	r3, r9
 8004d7e:	eb45 0303 	adc.w	r3, r5, r3
 8004d82:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8004d86:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004d8a:	685b      	ldr	r3, [r3, #4]
 8004d8c:	2200      	movs	r2, #0
 8004d8e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8004d92:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8004d96:	f04f 0200 	mov.w	r2, #0
 8004d9a:	f04f 0300 	mov.w	r3, #0
 8004d9e:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8004da2:	4629      	mov	r1, r5
 8004da4:	008b      	lsls	r3, r1, #2
 8004da6:	4621      	mov	r1, r4
 8004da8:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004dac:	4621      	mov	r1, r4
 8004dae:	008a      	lsls	r2, r1, #2
 8004db0:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8004db4:	f7fb ff18 	bl	8000be8 <__aeabi_uldivmod>
 8004db8:	4602      	mov	r2, r0
 8004dba:	460b      	mov	r3, r1
 8004dbc:	4b60      	ldr	r3, [pc, #384]	@ (8004f40 <UART_SetConfig+0x4e4>)
 8004dbe:	fba3 2302 	umull	r2, r3, r3, r2
 8004dc2:	095b      	lsrs	r3, r3, #5
 8004dc4:	011c      	lsls	r4, r3, #4
 8004dc6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004dca:	2200      	movs	r2, #0
 8004dcc:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8004dd0:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8004dd4:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8004dd8:	4642      	mov	r2, r8
 8004dda:	464b      	mov	r3, r9
 8004ddc:	1891      	adds	r1, r2, r2
 8004dde:	61b9      	str	r1, [r7, #24]
 8004de0:	415b      	adcs	r3, r3
 8004de2:	61fb      	str	r3, [r7, #28]
 8004de4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004de8:	4641      	mov	r1, r8
 8004dea:	1851      	adds	r1, r2, r1
 8004dec:	6139      	str	r1, [r7, #16]
 8004dee:	4649      	mov	r1, r9
 8004df0:	414b      	adcs	r3, r1
 8004df2:	617b      	str	r3, [r7, #20]
 8004df4:	f04f 0200 	mov.w	r2, #0
 8004df8:	f04f 0300 	mov.w	r3, #0
 8004dfc:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004e00:	4659      	mov	r1, fp
 8004e02:	00cb      	lsls	r3, r1, #3
 8004e04:	4651      	mov	r1, sl
 8004e06:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004e0a:	4651      	mov	r1, sl
 8004e0c:	00ca      	lsls	r2, r1, #3
 8004e0e:	4610      	mov	r0, r2
 8004e10:	4619      	mov	r1, r3
 8004e12:	4603      	mov	r3, r0
 8004e14:	4642      	mov	r2, r8
 8004e16:	189b      	adds	r3, r3, r2
 8004e18:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8004e1c:	464b      	mov	r3, r9
 8004e1e:	460a      	mov	r2, r1
 8004e20:	eb42 0303 	adc.w	r3, r2, r3
 8004e24:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8004e28:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004e2c:	685b      	ldr	r3, [r3, #4]
 8004e2e:	2200      	movs	r2, #0
 8004e30:	67bb      	str	r3, [r7, #120]	@ 0x78
 8004e32:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8004e34:	f04f 0200 	mov.w	r2, #0
 8004e38:	f04f 0300 	mov.w	r3, #0
 8004e3c:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8004e40:	4649      	mov	r1, r9
 8004e42:	008b      	lsls	r3, r1, #2
 8004e44:	4641      	mov	r1, r8
 8004e46:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004e4a:	4641      	mov	r1, r8
 8004e4c:	008a      	lsls	r2, r1, #2
 8004e4e:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8004e52:	f7fb fec9 	bl	8000be8 <__aeabi_uldivmod>
 8004e56:	4602      	mov	r2, r0
 8004e58:	460b      	mov	r3, r1
 8004e5a:	4611      	mov	r1, r2
 8004e5c:	4b38      	ldr	r3, [pc, #224]	@ (8004f40 <UART_SetConfig+0x4e4>)
 8004e5e:	fba3 2301 	umull	r2, r3, r3, r1
 8004e62:	095b      	lsrs	r3, r3, #5
 8004e64:	2264      	movs	r2, #100	@ 0x64
 8004e66:	fb02 f303 	mul.w	r3, r2, r3
 8004e6a:	1acb      	subs	r3, r1, r3
 8004e6c:	011b      	lsls	r3, r3, #4
 8004e6e:	3332      	adds	r3, #50	@ 0x32
 8004e70:	4a33      	ldr	r2, [pc, #204]	@ (8004f40 <UART_SetConfig+0x4e4>)
 8004e72:	fba2 2303 	umull	r2, r3, r2, r3
 8004e76:	095b      	lsrs	r3, r3, #5
 8004e78:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004e7c:	441c      	add	r4, r3
 8004e7e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004e82:	2200      	movs	r2, #0
 8004e84:	673b      	str	r3, [r7, #112]	@ 0x70
 8004e86:	677a      	str	r2, [r7, #116]	@ 0x74
 8004e88:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8004e8c:	4642      	mov	r2, r8
 8004e8e:	464b      	mov	r3, r9
 8004e90:	1891      	adds	r1, r2, r2
 8004e92:	60b9      	str	r1, [r7, #8]
 8004e94:	415b      	adcs	r3, r3
 8004e96:	60fb      	str	r3, [r7, #12]
 8004e98:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8004e9c:	4641      	mov	r1, r8
 8004e9e:	1851      	adds	r1, r2, r1
 8004ea0:	6039      	str	r1, [r7, #0]
 8004ea2:	4649      	mov	r1, r9
 8004ea4:	414b      	adcs	r3, r1
 8004ea6:	607b      	str	r3, [r7, #4]
 8004ea8:	f04f 0200 	mov.w	r2, #0
 8004eac:	f04f 0300 	mov.w	r3, #0
 8004eb0:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8004eb4:	4659      	mov	r1, fp
 8004eb6:	00cb      	lsls	r3, r1, #3
 8004eb8:	4651      	mov	r1, sl
 8004eba:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004ebe:	4651      	mov	r1, sl
 8004ec0:	00ca      	lsls	r2, r1, #3
 8004ec2:	4610      	mov	r0, r2
 8004ec4:	4619      	mov	r1, r3
 8004ec6:	4603      	mov	r3, r0
 8004ec8:	4642      	mov	r2, r8
 8004eca:	189b      	adds	r3, r3, r2
 8004ecc:	66bb      	str	r3, [r7, #104]	@ 0x68
 8004ece:	464b      	mov	r3, r9
 8004ed0:	460a      	mov	r2, r1
 8004ed2:	eb42 0303 	adc.w	r3, r2, r3
 8004ed6:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8004ed8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004edc:	685b      	ldr	r3, [r3, #4]
 8004ede:	2200      	movs	r2, #0
 8004ee0:	663b      	str	r3, [r7, #96]	@ 0x60
 8004ee2:	667a      	str	r2, [r7, #100]	@ 0x64
 8004ee4:	f04f 0200 	mov.w	r2, #0
 8004ee8:	f04f 0300 	mov.w	r3, #0
 8004eec:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8004ef0:	4649      	mov	r1, r9
 8004ef2:	008b      	lsls	r3, r1, #2
 8004ef4:	4641      	mov	r1, r8
 8004ef6:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004efa:	4641      	mov	r1, r8
 8004efc:	008a      	lsls	r2, r1, #2
 8004efe:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8004f02:	f7fb fe71 	bl	8000be8 <__aeabi_uldivmod>
 8004f06:	4602      	mov	r2, r0
 8004f08:	460b      	mov	r3, r1
 8004f0a:	4b0d      	ldr	r3, [pc, #52]	@ (8004f40 <UART_SetConfig+0x4e4>)
 8004f0c:	fba3 1302 	umull	r1, r3, r3, r2
 8004f10:	095b      	lsrs	r3, r3, #5
 8004f12:	2164      	movs	r1, #100	@ 0x64
 8004f14:	fb01 f303 	mul.w	r3, r1, r3
 8004f18:	1ad3      	subs	r3, r2, r3
 8004f1a:	011b      	lsls	r3, r3, #4
 8004f1c:	3332      	adds	r3, #50	@ 0x32
 8004f1e:	4a08      	ldr	r2, [pc, #32]	@ (8004f40 <UART_SetConfig+0x4e4>)
 8004f20:	fba2 2303 	umull	r2, r3, r2, r3
 8004f24:	095b      	lsrs	r3, r3, #5
 8004f26:	f003 020f 	and.w	r2, r3, #15
 8004f2a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004f2e:	681b      	ldr	r3, [r3, #0]
 8004f30:	4422      	add	r2, r4
 8004f32:	609a      	str	r2, [r3, #8]
}
 8004f34:	bf00      	nop
 8004f36:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8004f3a:	46bd      	mov	sp, r7
 8004f3c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004f40:	51eb851f 	.word	0x51eb851f

08004f44 <__NVIC_SetPriority>:
{
 8004f44:	b480      	push	{r7}
 8004f46:	b083      	sub	sp, #12
 8004f48:	af00      	add	r7, sp, #0
 8004f4a:	4603      	mov	r3, r0
 8004f4c:	6039      	str	r1, [r7, #0]
 8004f4e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004f50:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004f54:	2b00      	cmp	r3, #0
 8004f56:	db0a      	blt.n	8004f6e <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004f58:	683b      	ldr	r3, [r7, #0]
 8004f5a:	b2da      	uxtb	r2, r3
 8004f5c:	490c      	ldr	r1, [pc, #48]	@ (8004f90 <__NVIC_SetPriority+0x4c>)
 8004f5e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004f62:	0112      	lsls	r2, r2, #4
 8004f64:	b2d2      	uxtb	r2, r2
 8004f66:	440b      	add	r3, r1
 8004f68:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8004f6c:	e00a      	b.n	8004f84 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004f6e:	683b      	ldr	r3, [r7, #0]
 8004f70:	b2da      	uxtb	r2, r3
 8004f72:	4908      	ldr	r1, [pc, #32]	@ (8004f94 <__NVIC_SetPriority+0x50>)
 8004f74:	79fb      	ldrb	r3, [r7, #7]
 8004f76:	f003 030f 	and.w	r3, r3, #15
 8004f7a:	3b04      	subs	r3, #4
 8004f7c:	0112      	lsls	r2, r2, #4
 8004f7e:	b2d2      	uxtb	r2, r2
 8004f80:	440b      	add	r3, r1
 8004f82:	761a      	strb	r2, [r3, #24]
}
 8004f84:	bf00      	nop
 8004f86:	370c      	adds	r7, #12
 8004f88:	46bd      	mov	sp, r7
 8004f8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f8e:	4770      	bx	lr
 8004f90:	e000e100 	.word	0xe000e100
 8004f94:	e000ed00 	.word	0xe000ed00

08004f98 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 8004f98:	b580      	push	{r7, lr}
 8004f9a:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 8004f9c:	4b05      	ldr	r3, [pc, #20]	@ (8004fb4 <SysTick_Handler+0x1c>)
 8004f9e:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 8004fa0:	f002 f996 	bl	80072d0 <xTaskGetSchedulerState>
 8004fa4:	4603      	mov	r3, r0
 8004fa6:	2b01      	cmp	r3, #1
 8004fa8:	d001      	beq.n	8004fae <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 8004faa:	f003 f88d 	bl	80080c8 <xPortSysTickHandler>
  }
}
 8004fae:	bf00      	nop
 8004fb0:	bd80      	pop	{r7, pc}
 8004fb2:	bf00      	nop
 8004fb4:	e000e010 	.word	0xe000e010

08004fb8 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8004fb8:	b580      	push	{r7, lr}
 8004fba:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8004fbc:	2100      	movs	r1, #0
 8004fbe:	f06f 0004 	mvn.w	r0, #4
 8004fc2:	f7ff ffbf 	bl	8004f44 <__NVIC_SetPriority>
#endif
}
 8004fc6:	bf00      	nop
 8004fc8:	bd80      	pop	{r7, pc}
	...

08004fcc <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8004fcc:	b480      	push	{r7}
 8004fce:	b083      	sub	sp, #12
 8004fd0:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004fd2:	f3ef 8305 	mrs	r3, IPSR
 8004fd6:	603b      	str	r3, [r7, #0]
  return(result);
 8004fd8:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8004fda:	2b00      	cmp	r3, #0
 8004fdc:	d003      	beq.n	8004fe6 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 8004fde:	f06f 0305 	mvn.w	r3, #5
 8004fe2:	607b      	str	r3, [r7, #4]
 8004fe4:	e00c      	b.n	8005000 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 8004fe6:	4b0a      	ldr	r3, [pc, #40]	@ (8005010 <osKernelInitialize+0x44>)
 8004fe8:	681b      	ldr	r3, [r3, #0]
 8004fea:	2b00      	cmp	r3, #0
 8004fec:	d105      	bne.n	8004ffa <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8004fee:	4b08      	ldr	r3, [pc, #32]	@ (8005010 <osKernelInitialize+0x44>)
 8004ff0:	2201      	movs	r2, #1
 8004ff2:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8004ff4:	2300      	movs	r3, #0
 8004ff6:	607b      	str	r3, [r7, #4]
 8004ff8:	e002      	b.n	8005000 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 8004ffa:	f04f 33ff 	mov.w	r3, #4294967295
 8004ffe:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8005000:	687b      	ldr	r3, [r7, #4]
}
 8005002:	4618      	mov	r0, r3
 8005004:	370c      	adds	r7, #12
 8005006:	46bd      	mov	sp, r7
 8005008:	f85d 7b04 	ldr.w	r7, [sp], #4
 800500c:	4770      	bx	lr
 800500e:	bf00      	nop
 8005010:	20000a20 	.word	0x20000a20

08005014 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8005014:	b580      	push	{r7, lr}
 8005016:	b082      	sub	sp, #8
 8005018:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800501a:	f3ef 8305 	mrs	r3, IPSR
 800501e:	603b      	str	r3, [r7, #0]
  return(result);
 8005020:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8005022:	2b00      	cmp	r3, #0
 8005024:	d003      	beq.n	800502e <osKernelStart+0x1a>
    stat = osErrorISR;
 8005026:	f06f 0305 	mvn.w	r3, #5
 800502a:	607b      	str	r3, [r7, #4]
 800502c:	e010      	b.n	8005050 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 800502e:	4b0b      	ldr	r3, [pc, #44]	@ (800505c <osKernelStart+0x48>)
 8005030:	681b      	ldr	r3, [r3, #0]
 8005032:	2b01      	cmp	r3, #1
 8005034:	d109      	bne.n	800504a <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8005036:	f7ff ffbf 	bl	8004fb8 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 800503a:	4b08      	ldr	r3, [pc, #32]	@ (800505c <osKernelStart+0x48>)
 800503c:	2202      	movs	r2, #2
 800503e:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8005040:	f001 fce2 	bl	8006a08 <vTaskStartScheduler>
      stat = osOK;
 8005044:	2300      	movs	r3, #0
 8005046:	607b      	str	r3, [r7, #4]
 8005048:	e002      	b.n	8005050 <osKernelStart+0x3c>
    } else {
      stat = osError;
 800504a:	f04f 33ff 	mov.w	r3, #4294967295
 800504e:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8005050:	687b      	ldr	r3, [r7, #4]
}
 8005052:	4618      	mov	r0, r3
 8005054:	3708      	adds	r7, #8
 8005056:	46bd      	mov	sp, r7
 8005058:	bd80      	pop	{r7, pc}
 800505a:	bf00      	nop
 800505c:	20000a20 	.word	0x20000a20

08005060 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8005060:	b580      	push	{r7, lr}
 8005062:	b08e      	sub	sp, #56	@ 0x38
 8005064:	af04      	add	r7, sp, #16
 8005066:	60f8      	str	r0, [r7, #12]
 8005068:	60b9      	str	r1, [r7, #8]
 800506a:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 800506c:	2300      	movs	r3, #0
 800506e:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8005070:	f3ef 8305 	mrs	r3, IPSR
 8005074:	617b      	str	r3, [r7, #20]
  return(result);
 8005076:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8005078:	2b00      	cmp	r3, #0
 800507a:	d17e      	bne.n	800517a <osThreadNew+0x11a>
 800507c:	68fb      	ldr	r3, [r7, #12]
 800507e:	2b00      	cmp	r3, #0
 8005080:	d07b      	beq.n	800517a <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 8005082:	2380      	movs	r3, #128	@ 0x80
 8005084:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8005086:	2318      	movs	r3, #24
 8005088:	61fb      	str	r3, [r7, #28]

    name = NULL;
 800508a:	2300      	movs	r3, #0
 800508c:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 800508e:	f04f 33ff 	mov.w	r3, #4294967295
 8005092:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8005094:	687b      	ldr	r3, [r7, #4]
 8005096:	2b00      	cmp	r3, #0
 8005098:	d045      	beq.n	8005126 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 800509a:	687b      	ldr	r3, [r7, #4]
 800509c:	681b      	ldr	r3, [r3, #0]
 800509e:	2b00      	cmp	r3, #0
 80050a0:	d002      	beq.n	80050a8 <osThreadNew+0x48>
        name = attr->name;
 80050a2:	687b      	ldr	r3, [r7, #4]
 80050a4:	681b      	ldr	r3, [r3, #0]
 80050a6:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	699b      	ldr	r3, [r3, #24]
 80050ac:	2b00      	cmp	r3, #0
 80050ae:	d002      	beq.n	80050b6 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	699b      	ldr	r3, [r3, #24]
 80050b4:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 80050b6:	69fb      	ldr	r3, [r7, #28]
 80050b8:	2b00      	cmp	r3, #0
 80050ba:	d008      	beq.n	80050ce <osThreadNew+0x6e>
 80050bc:	69fb      	ldr	r3, [r7, #28]
 80050be:	2b38      	cmp	r3, #56	@ 0x38
 80050c0:	d805      	bhi.n	80050ce <osThreadNew+0x6e>
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	685b      	ldr	r3, [r3, #4]
 80050c6:	f003 0301 	and.w	r3, r3, #1
 80050ca:	2b00      	cmp	r3, #0
 80050cc:	d001      	beq.n	80050d2 <osThreadNew+0x72>
        return (NULL);
 80050ce:	2300      	movs	r3, #0
 80050d0:	e054      	b.n	800517c <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 80050d2:	687b      	ldr	r3, [r7, #4]
 80050d4:	695b      	ldr	r3, [r3, #20]
 80050d6:	2b00      	cmp	r3, #0
 80050d8:	d003      	beq.n	80050e2 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	695b      	ldr	r3, [r3, #20]
 80050de:	089b      	lsrs	r3, r3, #2
 80050e0:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80050e2:	687b      	ldr	r3, [r7, #4]
 80050e4:	689b      	ldr	r3, [r3, #8]
 80050e6:	2b00      	cmp	r3, #0
 80050e8:	d00e      	beq.n	8005108 <osThreadNew+0xa8>
 80050ea:	687b      	ldr	r3, [r7, #4]
 80050ec:	68db      	ldr	r3, [r3, #12]
 80050ee:	2ba7      	cmp	r3, #167	@ 0xa7
 80050f0:	d90a      	bls.n	8005108 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80050f2:	687b      	ldr	r3, [r7, #4]
 80050f4:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80050f6:	2b00      	cmp	r3, #0
 80050f8:	d006      	beq.n	8005108 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80050fa:	687b      	ldr	r3, [r7, #4]
 80050fc:	695b      	ldr	r3, [r3, #20]
 80050fe:	2b00      	cmp	r3, #0
 8005100:	d002      	beq.n	8005108 <osThreadNew+0xa8>
        mem = 1;
 8005102:	2301      	movs	r3, #1
 8005104:	61bb      	str	r3, [r7, #24]
 8005106:	e010      	b.n	800512a <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	689b      	ldr	r3, [r3, #8]
 800510c:	2b00      	cmp	r3, #0
 800510e:	d10c      	bne.n	800512a <osThreadNew+0xca>
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	68db      	ldr	r3, [r3, #12]
 8005114:	2b00      	cmp	r3, #0
 8005116:	d108      	bne.n	800512a <osThreadNew+0xca>
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	691b      	ldr	r3, [r3, #16]
 800511c:	2b00      	cmp	r3, #0
 800511e:	d104      	bne.n	800512a <osThreadNew+0xca>
          mem = 0;
 8005120:	2300      	movs	r3, #0
 8005122:	61bb      	str	r3, [r7, #24]
 8005124:	e001      	b.n	800512a <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 8005126:	2300      	movs	r3, #0
 8005128:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 800512a:	69bb      	ldr	r3, [r7, #24]
 800512c:	2b01      	cmp	r3, #1
 800512e:	d110      	bne.n	8005152 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8005134:	687a      	ldr	r2, [r7, #4]
 8005136:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8005138:	9202      	str	r2, [sp, #8]
 800513a:	9301      	str	r3, [sp, #4]
 800513c:	69fb      	ldr	r3, [r7, #28]
 800513e:	9300      	str	r3, [sp, #0]
 8005140:	68bb      	ldr	r3, [r7, #8]
 8005142:	6a3a      	ldr	r2, [r7, #32]
 8005144:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8005146:	68f8      	ldr	r0, [r7, #12]
 8005148:	f001 fa6a 	bl	8006620 <xTaskCreateStatic>
 800514c:	4603      	mov	r3, r0
 800514e:	613b      	str	r3, [r7, #16]
 8005150:	e013      	b.n	800517a <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 8005152:	69bb      	ldr	r3, [r7, #24]
 8005154:	2b00      	cmp	r3, #0
 8005156:	d110      	bne.n	800517a <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8005158:	6a3b      	ldr	r3, [r7, #32]
 800515a:	b29a      	uxth	r2, r3
 800515c:	f107 0310 	add.w	r3, r7, #16
 8005160:	9301      	str	r3, [sp, #4]
 8005162:	69fb      	ldr	r3, [r7, #28]
 8005164:	9300      	str	r3, [sp, #0]
 8005166:	68bb      	ldr	r3, [r7, #8]
 8005168:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800516a:	68f8      	ldr	r0, [r7, #12]
 800516c:	f001 fab8 	bl	80066e0 <xTaskCreate>
 8005170:	4603      	mov	r3, r0
 8005172:	2b01      	cmp	r3, #1
 8005174:	d001      	beq.n	800517a <osThreadNew+0x11a>
            hTask = NULL;
 8005176:	2300      	movs	r3, #0
 8005178:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 800517a:	693b      	ldr	r3, [r7, #16]
}
 800517c:	4618      	mov	r0, r3
 800517e:	3728      	adds	r7, #40	@ 0x28
 8005180:	46bd      	mov	sp, r7
 8005182:	bd80      	pop	{r7, pc}

08005184 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8005184:	b580      	push	{r7, lr}
 8005186:	b084      	sub	sp, #16
 8005188:	af00      	add	r7, sp, #0
 800518a:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800518c:	f3ef 8305 	mrs	r3, IPSR
 8005190:	60bb      	str	r3, [r7, #8]
  return(result);
 8005192:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8005194:	2b00      	cmp	r3, #0
 8005196:	d003      	beq.n	80051a0 <osDelay+0x1c>
    stat = osErrorISR;
 8005198:	f06f 0305 	mvn.w	r3, #5
 800519c:	60fb      	str	r3, [r7, #12]
 800519e:	e007      	b.n	80051b0 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 80051a0:	2300      	movs	r3, #0
 80051a2:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	2b00      	cmp	r3, #0
 80051a8:	d002      	beq.n	80051b0 <osDelay+0x2c>
      vTaskDelay(ticks);
 80051aa:	6878      	ldr	r0, [r7, #4]
 80051ac:	f001 fbf6 	bl	800699c <vTaskDelay>
    }
  }

  return (stat);
 80051b0:	68fb      	ldr	r3, [r7, #12]
}
 80051b2:	4618      	mov	r0, r3
 80051b4:	3710      	adds	r7, #16
 80051b6:	46bd      	mov	sp, r7
 80051b8:	bd80      	pop	{r7, pc}

080051ba <osSemaphoreNew>:
}
#endif /* (configUSE_OS2_MUTEX == 1) */

/*---------------------------------------------------------------------------*/

osSemaphoreId_t osSemaphoreNew (uint32_t max_count, uint32_t initial_count, const osSemaphoreAttr_t *attr) {
 80051ba:	b580      	push	{r7, lr}
 80051bc:	b08a      	sub	sp, #40	@ 0x28
 80051be:	af02      	add	r7, sp, #8
 80051c0:	60f8      	str	r0, [r7, #12]
 80051c2:	60b9      	str	r1, [r7, #8]
 80051c4:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hSemaphore = NULL;
 80051c6:	2300      	movs	r3, #0
 80051c8:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80051ca:	f3ef 8305 	mrs	r3, IPSR
 80051ce:	613b      	str	r3, [r7, #16]
  return(result);
 80051d0:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (max_count > 0U) && (initial_count <= max_count)) {
 80051d2:	2b00      	cmp	r3, #0
 80051d4:	d175      	bne.n	80052c2 <osSemaphoreNew+0x108>
 80051d6:	68fb      	ldr	r3, [r7, #12]
 80051d8:	2b00      	cmp	r3, #0
 80051da:	d072      	beq.n	80052c2 <osSemaphoreNew+0x108>
 80051dc:	68ba      	ldr	r2, [r7, #8]
 80051de:	68fb      	ldr	r3, [r7, #12]
 80051e0:	429a      	cmp	r2, r3
 80051e2:	d86e      	bhi.n	80052c2 <osSemaphoreNew+0x108>
    mem = -1;
 80051e4:	f04f 33ff 	mov.w	r3, #4294967295
 80051e8:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 80051ea:	687b      	ldr	r3, [r7, #4]
 80051ec:	2b00      	cmp	r3, #0
 80051ee:	d015      	beq.n	800521c <osSemaphoreNew+0x62>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 80051f0:	687b      	ldr	r3, [r7, #4]
 80051f2:	689b      	ldr	r3, [r3, #8]
 80051f4:	2b00      	cmp	r3, #0
 80051f6:	d006      	beq.n	8005206 <osSemaphoreNew+0x4c>
 80051f8:	687b      	ldr	r3, [r7, #4]
 80051fa:	68db      	ldr	r3, [r3, #12]
 80051fc:	2b4f      	cmp	r3, #79	@ 0x4f
 80051fe:	d902      	bls.n	8005206 <osSemaphoreNew+0x4c>
        mem = 1;
 8005200:	2301      	movs	r3, #1
 8005202:	61bb      	str	r3, [r7, #24]
 8005204:	e00c      	b.n	8005220 <osSemaphoreNew+0x66>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 8005206:	687b      	ldr	r3, [r7, #4]
 8005208:	689b      	ldr	r3, [r3, #8]
 800520a:	2b00      	cmp	r3, #0
 800520c:	d108      	bne.n	8005220 <osSemaphoreNew+0x66>
 800520e:	687b      	ldr	r3, [r7, #4]
 8005210:	68db      	ldr	r3, [r3, #12]
 8005212:	2b00      	cmp	r3, #0
 8005214:	d104      	bne.n	8005220 <osSemaphoreNew+0x66>
          mem = 0;
 8005216:	2300      	movs	r3, #0
 8005218:	61bb      	str	r3, [r7, #24]
 800521a:	e001      	b.n	8005220 <osSemaphoreNew+0x66>
        }
      }
    }
    else {
      mem = 0;
 800521c:	2300      	movs	r3, #0
 800521e:	61bb      	str	r3, [r7, #24]
    }

    if (mem != -1) {
 8005220:	69bb      	ldr	r3, [r7, #24]
 8005222:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005226:	d04c      	beq.n	80052c2 <osSemaphoreNew+0x108>
      if (max_count == 1U) {
 8005228:	68fb      	ldr	r3, [r7, #12]
 800522a:	2b01      	cmp	r3, #1
 800522c:	d128      	bne.n	8005280 <osSemaphoreNew+0xc6>
        if (mem == 1) {
 800522e:	69bb      	ldr	r3, [r7, #24]
 8005230:	2b01      	cmp	r3, #1
 8005232:	d10a      	bne.n	800524a <osSemaphoreNew+0x90>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinaryStatic ((StaticSemaphore_t *)attr->cb_mem);
 8005234:	687b      	ldr	r3, [r7, #4]
 8005236:	689b      	ldr	r3, [r3, #8]
 8005238:	2203      	movs	r2, #3
 800523a:	9200      	str	r2, [sp, #0]
 800523c:	2200      	movs	r2, #0
 800523e:	2100      	movs	r1, #0
 8005240:	2001      	movs	r0, #1
 8005242:	f000 fa2b 	bl	800569c <xQueueGenericCreateStatic>
 8005246:	61f8      	str	r0, [r7, #28]
 8005248:	e005      	b.n	8005256 <osSemaphoreNew+0x9c>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinary();
 800524a:	2203      	movs	r2, #3
 800524c:	2100      	movs	r1, #0
 800524e:	2001      	movs	r0, #1
 8005250:	f000 faa1 	bl	8005796 <xQueueGenericCreate>
 8005254:	61f8      	str	r0, [r7, #28]
          #endif
        }

        if ((hSemaphore != NULL) && (initial_count != 0U)) {
 8005256:	69fb      	ldr	r3, [r7, #28]
 8005258:	2b00      	cmp	r3, #0
 800525a:	d022      	beq.n	80052a2 <osSemaphoreNew+0xe8>
 800525c:	68bb      	ldr	r3, [r7, #8]
 800525e:	2b00      	cmp	r3, #0
 8005260:	d01f      	beq.n	80052a2 <osSemaphoreNew+0xe8>
          if (xSemaphoreGive (hSemaphore) != pdPASS) {
 8005262:	2300      	movs	r3, #0
 8005264:	2200      	movs	r2, #0
 8005266:	2100      	movs	r1, #0
 8005268:	69f8      	ldr	r0, [r7, #28]
 800526a:	f000 fb61 	bl	8005930 <xQueueGenericSend>
 800526e:	4603      	mov	r3, r0
 8005270:	2b01      	cmp	r3, #1
 8005272:	d016      	beq.n	80052a2 <osSemaphoreNew+0xe8>
            vSemaphoreDelete (hSemaphore);
 8005274:	69f8      	ldr	r0, [r7, #28]
 8005276:	f000 ffff 	bl	8006278 <vQueueDelete>
            hSemaphore = NULL;
 800527a:	2300      	movs	r3, #0
 800527c:	61fb      	str	r3, [r7, #28]
 800527e:	e010      	b.n	80052a2 <osSemaphoreNew+0xe8>
          }
        }
      }
      else {
        if (mem == 1) {
 8005280:	69bb      	ldr	r3, [r7, #24]
 8005282:	2b01      	cmp	r3, #1
 8005284:	d108      	bne.n	8005298 <osSemaphoreNew+0xde>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCountingStatic (max_count, initial_count, (StaticSemaphore_t *)attr->cb_mem);
 8005286:	687b      	ldr	r3, [r7, #4]
 8005288:	689b      	ldr	r3, [r3, #8]
 800528a:	461a      	mov	r2, r3
 800528c:	68b9      	ldr	r1, [r7, #8]
 800528e:	68f8      	ldr	r0, [r7, #12]
 8005290:	f000 fadf 	bl	8005852 <xQueueCreateCountingSemaphoreStatic>
 8005294:	61f8      	str	r0, [r7, #28]
 8005296:	e004      	b.n	80052a2 <osSemaphoreNew+0xe8>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCounting (max_count, initial_count);
 8005298:	68b9      	ldr	r1, [r7, #8]
 800529a:	68f8      	ldr	r0, [r7, #12]
 800529c:	f000 fb12 	bl	80058c4 <xQueueCreateCountingSemaphore>
 80052a0:	61f8      	str	r0, [r7, #28]
          #endif
        }
      }
      
      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hSemaphore != NULL) {
 80052a2:	69fb      	ldr	r3, [r7, #28]
 80052a4:	2b00      	cmp	r3, #0
 80052a6:	d00c      	beq.n	80052c2 <osSemaphoreNew+0x108>
        if (attr != NULL) {
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	2b00      	cmp	r3, #0
 80052ac:	d003      	beq.n	80052b6 <osSemaphoreNew+0xfc>
          name = attr->name;
 80052ae:	687b      	ldr	r3, [r7, #4]
 80052b0:	681b      	ldr	r3, [r3, #0]
 80052b2:	617b      	str	r3, [r7, #20]
 80052b4:	e001      	b.n	80052ba <osSemaphoreNew+0x100>
        } else {
          name = NULL;
 80052b6:	2300      	movs	r3, #0
 80052b8:	617b      	str	r3, [r7, #20]
        }
        vQueueAddToRegistry (hSemaphore, name);
 80052ba:	6979      	ldr	r1, [r7, #20]
 80052bc:	69f8      	ldr	r0, [r7, #28]
 80052be:	f001 f927 	bl	8006510 <vQueueAddToRegistry>
      }
      #endif
    }
  }

  return ((osSemaphoreId_t)hSemaphore);
 80052c2:	69fb      	ldr	r3, [r7, #28]
}
 80052c4:	4618      	mov	r0, r3
 80052c6:	3720      	adds	r7, #32
 80052c8:	46bd      	mov	sp, r7
 80052ca:	bd80      	pop	{r7, pc}

080052cc <osSemaphoreAcquire>:

osStatus_t osSemaphoreAcquire (osSemaphoreId_t semaphore_id, uint32_t timeout) {
 80052cc:	b580      	push	{r7, lr}
 80052ce:	b086      	sub	sp, #24
 80052d0:	af00      	add	r7, sp, #0
 80052d2:	6078      	str	r0, [r7, #4]
 80052d4:	6039      	str	r1, [r7, #0]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	613b      	str	r3, [r7, #16]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 80052da:	2300      	movs	r3, #0
 80052dc:	617b      	str	r3, [r7, #20]

  if (hSemaphore == NULL) {
 80052de:	693b      	ldr	r3, [r7, #16]
 80052e0:	2b00      	cmp	r3, #0
 80052e2:	d103      	bne.n	80052ec <osSemaphoreAcquire+0x20>
    stat = osErrorParameter;
 80052e4:	f06f 0303 	mvn.w	r3, #3
 80052e8:	617b      	str	r3, [r7, #20]
 80052ea:	e039      	b.n	8005360 <osSemaphoreAcquire+0x94>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80052ec:	f3ef 8305 	mrs	r3, IPSR
 80052f0:	60fb      	str	r3, [r7, #12]
  return(result);
 80052f2:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 80052f4:	2b00      	cmp	r3, #0
 80052f6:	d022      	beq.n	800533e <osSemaphoreAcquire+0x72>
    if (timeout != 0U) {
 80052f8:	683b      	ldr	r3, [r7, #0]
 80052fa:	2b00      	cmp	r3, #0
 80052fc:	d003      	beq.n	8005306 <osSemaphoreAcquire+0x3a>
      stat = osErrorParameter;
 80052fe:	f06f 0303 	mvn.w	r3, #3
 8005302:	617b      	str	r3, [r7, #20]
 8005304:	e02c      	b.n	8005360 <osSemaphoreAcquire+0x94>
    }
    else {
      yield = pdFALSE;
 8005306:	2300      	movs	r3, #0
 8005308:	60bb      	str	r3, [r7, #8]

      if (xSemaphoreTakeFromISR (hSemaphore, &yield) != pdPASS) {
 800530a:	f107 0308 	add.w	r3, r7, #8
 800530e:	461a      	mov	r2, r3
 8005310:	2100      	movs	r1, #0
 8005312:	6938      	ldr	r0, [r7, #16]
 8005314:	f000 ff2e 	bl	8006174 <xQueueReceiveFromISR>
 8005318:	4603      	mov	r3, r0
 800531a:	2b01      	cmp	r3, #1
 800531c:	d003      	beq.n	8005326 <osSemaphoreAcquire+0x5a>
        stat = osErrorResource;
 800531e:	f06f 0302 	mvn.w	r3, #2
 8005322:	617b      	str	r3, [r7, #20]
 8005324:	e01c      	b.n	8005360 <osSemaphoreAcquire+0x94>
      } else {
        portYIELD_FROM_ISR (yield);
 8005326:	68bb      	ldr	r3, [r7, #8]
 8005328:	2b00      	cmp	r3, #0
 800532a:	d019      	beq.n	8005360 <osSemaphoreAcquire+0x94>
 800532c:	4b0f      	ldr	r3, [pc, #60]	@ (800536c <osSemaphoreAcquire+0xa0>)
 800532e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005332:	601a      	str	r2, [r3, #0]
 8005334:	f3bf 8f4f 	dsb	sy
 8005338:	f3bf 8f6f 	isb	sy
 800533c:	e010      	b.n	8005360 <osSemaphoreAcquire+0x94>
      }
    }
  }
  else {
    if (xSemaphoreTake (hSemaphore, (TickType_t)timeout) != pdPASS) {
 800533e:	6839      	ldr	r1, [r7, #0]
 8005340:	6938      	ldr	r0, [r7, #16]
 8005342:	f000 fe07 	bl	8005f54 <xQueueSemaphoreTake>
 8005346:	4603      	mov	r3, r0
 8005348:	2b01      	cmp	r3, #1
 800534a:	d009      	beq.n	8005360 <osSemaphoreAcquire+0x94>
      if (timeout != 0U) {
 800534c:	683b      	ldr	r3, [r7, #0]
 800534e:	2b00      	cmp	r3, #0
 8005350:	d003      	beq.n	800535a <osSemaphoreAcquire+0x8e>
        stat = osErrorTimeout;
 8005352:	f06f 0301 	mvn.w	r3, #1
 8005356:	617b      	str	r3, [r7, #20]
 8005358:	e002      	b.n	8005360 <osSemaphoreAcquire+0x94>
      } else {
        stat = osErrorResource;
 800535a:	f06f 0302 	mvn.w	r3, #2
 800535e:	617b      	str	r3, [r7, #20]
      }
    }
  }

  return (stat);
 8005360:	697b      	ldr	r3, [r7, #20]
}
 8005362:	4618      	mov	r0, r3
 8005364:	3718      	adds	r7, #24
 8005366:	46bd      	mov	sp, r7
 8005368:	bd80      	pop	{r7, pc}
 800536a:	bf00      	nop
 800536c:	e000ed04 	.word	0xe000ed04

08005370 <osSemaphoreRelease>:

osStatus_t osSemaphoreRelease (osSemaphoreId_t semaphore_id) {
 8005370:	b580      	push	{r7, lr}
 8005372:	b086      	sub	sp, #24
 8005374:	af00      	add	r7, sp, #0
 8005376:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	613b      	str	r3, [r7, #16]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 800537c:	2300      	movs	r3, #0
 800537e:	617b      	str	r3, [r7, #20]

  if (hSemaphore == NULL) {
 8005380:	693b      	ldr	r3, [r7, #16]
 8005382:	2b00      	cmp	r3, #0
 8005384:	d103      	bne.n	800538e <osSemaphoreRelease+0x1e>
    stat = osErrorParameter;
 8005386:	f06f 0303 	mvn.w	r3, #3
 800538a:	617b      	str	r3, [r7, #20]
 800538c:	e02c      	b.n	80053e8 <osSemaphoreRelease+0x78>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800538e:	f3ef 8305 	mrs	r3, IPSR
 8005392:	60fb      	str	r3, [r7, #12]
  return(result);
 8005394:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 8005396:	2b00      	cmp	r3, #0
 8005398:	d01a      	beq.n	80053d0 <osSemaphoreRelease+0x60>
    yield = pdFALSE;
 800539a:	2300      	movs	r3, #0
 800539c:	60bb      	str	r3, [r7, #8]

    if (xSemaphoreGiveFromISR (hSemaphore, &yield) != pdTRUE) {
 800539e:	f107 0308 	add.w	r3, r7, #8
 80053a2:	4619      	mov	r1, r3
 80053a4:	6938      	ldr	r0, [r7, #16]
 80053a6:	f000 fc63 	bl	8005c70 <xQueueGiveFromISR>
 80053aa:	4603      	mov	r3, r0
 80053ac:	2b01      	cmp	r3, #1
 80053ae:	d003      	beq.n	80053b8 <osSemaphoreRelease+0x48>
      stat = osErrorResource;
 80053b0:	f06f 0302 	mvn.w	r3, #2
 80053b4:	617b      	str	r3, [r7, #20]
 80053b6:	e017      	b.n	80053e8 <osSemaphoreRelease+0x78>
    } else {
      portYIELD_FROM_ISR (yield);
 80053b8:	68bb      	ldr	r3, [r7, #8]
 80053ba:	2b00      	cmp	r3, #0
 80053bc:	d014      	beq.n	80053e8 <osSemaphoreRelease+0x78>
 80053be:	4b0d      	ldr	r3, [pc, #52]	@ (80053f4 <osSemaphoreRelease+0x84>)
 80053c0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80053c4:	601a      	str	r2, [r3, #0]
 80053c6:	f3bf 8f4f 	dsb	sy
 80053ca:	f3bf 8f6f 	isb	sy
 80053ce:	e00b      	b.n	80053e8 <osSemaphoreRelease+0x78>
    }
  }
  else {
    if (xSemaphoreGive (hSemaphore) != pdPASS) {
 80053d0:	2300      	movs	r3, #0
 80053d2:	2200      	movs	r2, #0
 80053d4:	2100      	movs	r1, #0
 80053d6:	6938      	ldr	r0, [r7, #16]
 80053d8:	f000 faaa 	bl	8005930 <xQueueGenericSend>
 80053dc:	4603      	mov	r3, r0
 80053de:	2b01      	cmp	r3, #1
 80053e0:	d002      	beq.n	80053e8 <osSemaphoreRelease+0x78>
      stat = osErrorResource;
 80053e2:	f06f 0302 	mvn.w	r3, #2
 80053e6:	617b      	str	r3, [r7, #20]
    }
  }

  return (stat);
 80053e8:	697b      	ldr	r3, [r7, #20]
}
 80053ea:	4618      	mov	r0, r3
 80053ec:	3718      	adds	r7, #24
 80053ee:	46bd      	mov	sp, r7
 80053f0:	bd80      	pop	{r7, pc}
 80053f2:	bf00      	nop
 80053f4:	e000ed04 	.word	0xe000ed04

080053f8 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 80053f8:	b480      	push	{r7}
 80053fa:	b085      	sub	sp, #20
 80053fc:	af00      	add	r7, sp, #0
 80053fe:	60f8      	str	r0, [r7, #12]
 8005400:	60b9      	str	r1, [r7, #8]
 8005402:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8005404:	68fb      	ldr	r3, [r7, #12]
 8005406:	4a07      	ldr	r2, [pc, #28]	@ (8005424 <vApplicationGetIdleTaskMemory+0x2c>)
 8005408:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 800540a:	68bb      	ldr	r3, [r7, #8]
 800540c:	4a06      	ldr	r2, [pc, #24]	@ (8005428 <vApplicationGetIdleTaskMemory+0x30>)
 800540e:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8005410:	687b      	ldr	r3, [r7, #4]
 8005412:	2280      	movs	r2, #128	@ 0x80
 8005414:	601a      	str	r2, [r3, #0]
}
 8005416:	bf00      	nop
 8005418:	3714      	adds	r7, #20
 800541a:	46bd      	mov	sp, r7
 800541c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005420:	4770      	bx	lr
 8005422:	bf00      	nop
 8005424:	20000a24 	.word	0x20000a24
 8005428:	20000acc 	.word	0x20000acc

0800542c <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 800542c:	b480      	push	{r7}
 800542e:	b085      	sub	sp, #20
 8005430:	af00      	add	r7, sp, #0
 8005432:	60f8      	str	r0, [r7, #12]
 8005434:	60b9      	str	r1, [r7, #8]
 8005436:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8005438:	68fb      	ldr	r3, [r7, #12]
 800543a:	4a07      	ldr	r2, [pc, #28]	@ (8005458 <vApplicationGetTimerTaskMemory+0x2c>)
 800543c:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800543e:	68bb      	ldr	r3, [r7, #8]
 8005440:	4a06      	ldr	r2, [pc, #24]	@ (800545c <vApplicationGetTimerTaskMemory+0x30>)
 8005442:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800544a:	601a      	str	r2, [r3, #0]
}
 800544c:	bf00      	nop
 800544e:	3714      	adds	r7, #20
 8005450:	46bd      	mov	sp, r7
 8005452:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005456:	4770      	bx	lr
 8005458:	20000ccc 	.word	0x20000ccc
 800545c:	20000d74 	.word	0x20000d74

08005460 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8005460:	b480      	push	{r7}
 8005462:	b083      	sub	sp, #12
 8005464:	af00      	add	r7, sp, #0
 8005466:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	f103 0208 	add.w	r2, r3, #8
 800546e:	687b      	ldr	r3, [r7, #4]
 8005470:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8005472:	687b      	ldr	r3, [r7, #4]
 8005474:	f04f 32ff 	mov.w	r2, #4294967295
 8005478:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	f103 0208 	add.w	r2, r3, #8
 8005480:	687b      	ldr	r3, [r7, #4]
 8005482:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005484:	687b      	ldr	r3, [r7, #4]
 8005486:	f103 0208 	add.w	r2, r3, #8
 800548a:	687b      	ldr	r3, [r7, #4]
 800548c:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800548e:	687b      	ldr	r3, [r7, #4]
 8005490:	2200      	movs	r2, #0
 8005492:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8005494:	bf00      	nop
 8005496:	370c      	adds	r7, #12
 8005498:	46bd      	mov	sp, r7
 800549a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800549e:	4770      	bx	lr

080054a0 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80054a0:	b480      	push	{r7}
 80054a2:	b083      	sub	sp, #12
 80054a4:	af00      	add	r7, sp, #0
 80054a6:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 80054a8:	687b      	ldr	r3, [r7, #4]
 80054aa:	2200      	movs	r2, #0
 80054ac:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80054ae:	bf00      	nop
 80054b0:	370c      	adds	r7, #12
 80054b2:	46bd      	mov	sp, r7
 80054b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054b8:	4770      	bx	lr

080054ba <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80054ba:	b480      	push	{r7}
 80054bc:	b085      	sub	sp, #20
 80054be:	af00      	add	r7, sp, #0
 80054c0:	6078      	str	r0, [r7, #4]
 80054c2:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 80054c4:	687b      	ldr	r3, [r7, #4]
 80054c6:	685b      	ldr	r3, [r3, #4]
 80054c8:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 80054ca:	683b      	ldr	r3, [r7, #0]
 80054cc:	68fa      	ldr	r2, [r7, #12]
 80054ce:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80054d0:	68fb      	ldr	r3, [r7, #12]
 80054d2:	689a      	ldr	r2, [r3, #8]
 80054d4:	683b      	ldr	r3, [r7, #0]
 80054d6:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80054d8:	68fb      	ldr	r3, [r7, #12]
 80054da:	689b      	ldr	r3, [r3, #8]
 80054dc:	683a      	ldr	r2, [r7, #0]
 80054de:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80054e0:	68fb      	ldr	r3, [r7, #12]
 80054e2:	683a      	ldr	r2, [r7, #0]
 80054e4:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 80054e6:	683b      	ldr	r3, [r7, #0]
 80054e8:	687a      	ldr	r2, [r7, #4]
 80054ea:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	681b      	ldr	r3, [r3, #0]
 80054f0:	1c5a      	adds	r2, r3, #1
 80054f2:	687b      	ldr	r3, [r7, #4]
 80054f4:	601a      	str	r2, [r3, #0]
}
 80054f6:	bf00      	nop
 80054f8:	3714      	adds	r7, #20
 80054fa:	46bd      	mov	sp, r7
 80054fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005500:	4770      	bx	lr

08005502 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8005502:	b480      	push	{r7}
 8005504:	b085      	sub	sp, #20
 8005506:	af00      	add	r7, sp, #0
 8005508:	6078      	str	r0, [r7, #4]
 800550a:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800550c:	683b      	ldr	r3, [r7, #0]
 800550e:	681b      	ldr	r3, [r3, #0]
 8005510:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8005512:	68bb      	ldr	r3, [r7, #8]
 8005514:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005518:	d103      	bne.n	8005522 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800551a:	687b      	ldr	r3, [r7, #4]
 800551c:	691b      	ldr	r3, [r3, #16]
 800551e:	60fb      	str	r3, [r7, #12]
 8005520:	e00c      	b.n	800553c <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8005522:	687b      	ldr	r3, [r7, #4]
 8005524:	3308      	adds	r3, #8
 8005526:	60fb      	str	r3, [r7, #12]
 8005528:	e002      	b.n	8005530 <vListInsert+0x2e>
 800552a:	68fb      	ldr	r3, [r7, #12]
 800552c:	685b      	ldr	r3, [r3, #4]
 800552e:	60fb      	str	r3, [r7, #12]
 8005530:	68fb      	ldr	r3, [r7, #12]
 8005532:	685b      	ldr	r3, [r3, #4]
 8005534:	681b      	ldr	r3, [r3, #0]
 8005536:	68ba      	ldr	r2, [r7, #8]
 8005538:	429a      	cmp	r2, r3
 800553a:	d2f6      	bcs.n	800552a <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800553c:	68fb      	ldr	r3, [r7, #12]
 800553e:	685a      	ldr	r2, [r3, #4]
 8005540:	683b      	ldr	r3, [r7, #0]
 8005542:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8005544:	683b      	ldr	r3, [r7, #0]
 8005546:	685b      	ldr	r3, [r3, #4]
 8005548:	683a      	ldr	r2, [r7, #0]
 800554a:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800554c:	683b      	ldr	r3, [r7, #0]
 800554e:	68fa      	ldr	r2, [r7, #12]
 8005550:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8005552:	68fb      	ldr	r3, [r7, #12]
 8005554:	683a      	ldr	r2, [r7, #0]
 8005556:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8005558:	683b      	ldr	r3, [r7, #0]
 800555a:	687a      	ldr	r2, [r7, #4]
 800555c:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800555e:	687b      	ldr	r3, [r7, #4]
 8005560:	681b      	ldr	r3, [r3, #0]
 8005562:	1c5a      	adds	r2, r3, #1
 8005564:	687b      	ldr	r3, [r7, #4]
 8005566:	601a      	str	r2, [r3, #0]
}
 8005568:	bf00      	nop
 800556a:	3714      	adds	r7, #20
 800556c:	46bd      	mov	sp, r7
 800556e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005572:	4770      	bx	lr

08005574 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8005574:	b480      	push	{r7}
 8005576:	b085      	sub	sp, #20
 8005578:	af00      	add	r7, sp, #0
 800557a:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	691b      	ldr	r3, [r3, #16]
 8005580:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8005582:	687b      	ldr	r3, [r7, #4]
 8005584:	685b      	ldr	r3, [r3, #4]
 8005586:	687a      	ldr	r2, [r7, #4]
 8005588:	6892      	ldr	r2, [r2, #8]
 800558a:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800558c:	687b      	ldr	r3, [r7, #4]
 800558e:	689b      	ldr	r3, [r3, #8]
 8005590:	687a      	ldr	r2, [r7, #4]
 8005592:	6852      	ldr	r2, [r2, #4]
 8005594:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8005596:	68fb      	ldr	r3, [r7, #12]
 8005598:	685b      	ldr	r3, [r3, #4]
 800559a:	687a      	ldr	r2, [r7, #4]
 800559c:	429a      	cmp	r2, r3
 800559e:	d103      	bne.n	80055a8 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80055a0:	687b      	ldr	r3, [r7, #4]
 80055a2:	689a      	ldr	r2, [r3, #8]
 80055a4:	68fb      	ldr	r3, [r7, #12]
 80055a6:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	2200      	movs	r2, #0
 80055ac:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 80055ae:	68fb      	ldr	r3, [r7, #12]
 80055b0:	681b      	ldr	r3, [r3, #0]
 80055b2:	1e5a      	subs	r2, r3, #1
 80055b4:	68fb      	ldr	r3, [r7, #12]
 80055b6:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 80055b8:	68fb      	ldr	r3, [r7, #12]
 80055ba:	681b      	ldr	r3, [r3, #0]
}
 80055bc:	4618      	mov	r0, r3
 80055be:	3714      	adds	r7, #20
 80055c0:	46bd      	mov	sp, r7
 80055c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055c6:	4770      	bx	lr

080055c8 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 80055c8:	b580      	push	{r7, lr}
 80055ca:	b084      	sub	sp, #16
 80055cc:	af00      	add	r7, sp, #0
 80055ce:	6078      	str	r0, [r7, #4]
 80055d0:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 80055d2:	687b      	ldr	r3, [r7, #4]
 80055d4:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 80055d6:	68fb      	ldr	r3, [r7, #12]
 80055d8:	2b00      	cmp	r3, #0
 80055da:	d10b      	bne.n	80055f4 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80055dc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80055e0:	f383 8811 	msr	BASEPRI, r3
 80055e4:	f3bf 8f6f 	isb	sy
 80055e8:	f3bf 8f4f 	dsb	sy
 80055ec:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 80055ee:	bf00      	nop
 80055f0:	bf00      	nop
 80055f2:	e7fd      	b.n	80055f0 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 80055f4:	f002 fcd8 	bl	8007fa8 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80055f8:	68fb      	ldr	r3, [r7, #12]
 80055fa:	681a      	ldr	r2, [r3, #0]
 80055fc:	68fb      	ldr	r3, [r7, #12]
 80055fe:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005600:	68f9      	ldr	r1, [r7, #12]
 8005602:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8005604:	fb01 f303 	mul.w	r3, r1, r3
 8005608:	441a      	add	r2, r3
 800560a:	68fb      	ldr	r3, [r7, #12]
 800560c:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800560e:	68fb      	ldr	r3, [r7, #12]
 8005610:	2200      	movs	r2, #0
 8005612:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8005614:	68fb      	ldr	r3, [r7, #12]
 8005616:	681a      	ldr	r2, [r3, #0]
 8005618:	68fb      	ldr	r3, [r7, #12]
 800561a:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800561c:	68fb      	ldr	r3, [r7, #12]
 800561e:	681a      	ldr	r2, [r3, #0]
 8005620:	68fb      	ldr	r3, [r7, #12]
 8005622:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005624:	3b01      	subs	r3, #1
 8005626:	68f9      	ldr	r1, [r7, #12]
 8005628:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800562a:	fb01 f303 	mul.w	r3, r1, r3
 800562e:	441a      	add	r2, r3
 8005630:	68fb      	ldr	r3, [r7, #12]
 8005632:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8005634:	68fb      	ldr	r3, [r7, #12]
 8005636:	22ff      	movs	r2, #255	@ 0xff
 8005638:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800563c:	68fb      	ldr	r3, [r7, #12]
 800563e:	22ff      	movs	r2, #255	@ 0xff
 8005640:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8005644:	683b      	ldr	r3, [r7, #0]
 8005646:	2b00      	cmp	r3, #0
 8005648:	d114      	bne.n	8005674 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800564a:	68fb      	ldr	r3, [r7, #12]
 800564c:	691b      	ldr	r3, [r3, #16]
 800564e:	2b00      	cmp	r3, #0
 8005650:	d01a      	beq.n	8005688 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005652:	68fb      	ldr	r3, [r7, #12]
 8005654:	3310      	adds	r3, #16
 8005656:	4618      	mov	r0, r3
 8005658:	f001 fc74 	bl	8006f44 <xTaskRemoveFromEventList>
 800565c:	4603      	mov	r3, r0
 800565e:	2b00      	cmp	r3, #0
 8005660:	d012      	beq.n	8005688 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8005662:	4b0d      	ldr	r3, [pc, #52]	@ (8005698 <xQueueGenericReset+0xd0>)
 8005664:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005668:	601a      	str	r2, [r3, #0]
 800566a:	f3bf 8f4f 	dsb	sy
 800566e:	f3bf 8f6f 	isb	sy
 8005672:	e009      	b.n	8005688 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8005674:	68fb      	ldr	r3, [r7, #12]
 8005676:	3310      	adds	r3, #16
 8005678:	4618      	mov	r0, r3
 800567a:	f7ff fef1 	bl	8005460 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800567e:	68fb      	ldr	r3, [r7, #12]
 8005680:	3324      	adds	r3, #36	@ 0x24
 8005682:	4618      	mov	r0, r3
 8005684:	f7ff feec 	bl	8005460 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8005688:	f002 fcc0 	bl	800800c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800568c:	2301      	movs	r3, #1
}
 800568e:	4618      	mov	r0, r3
 8005690:	3710      	adds	r7, #16
 8005692:	46bd      	mov	sp, r7
 8005694:	bd80      	pop	{r7, pc}
 8005696:	bf00      	nop
 8005698:	e000ed04 	.word	0xe000ed04

0800569c <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800569c:	b580      	push	{r7, lr}
 800569e:	b08e      	sub	sp, #56	@ 0x38
 80056a0:	af02      	add	r7, sp, #8
 80056a2:	60f8      	str	r0, [r7, #12]
 80056a4:	60b9      	str	r1, [r7, #8]
 80056a6:	607a      	str	r2, [r7, #4]
 80056a8:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80056aa:	68fb      	ldr	r3, [r7, #12]
 80056ac:	2b00      	cmp	r3, #0
 80056ae:	d10b      	bne.n	80056c8 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 80056b0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80056b4:	f383 8811 	msr	BASEPRI, r3
 80056b8:	f3bf 8f6f 	isb	sy
 80056bc:	f3bf 8f4f 	dsb	sy
 80056c0:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 80056c2:	bf00      	nop
 80056c4:	bf00      	nop
 80056c6:	e7fd      	b.n	80056c4 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 80056c8:	683b      	ldr	r3, [r7, #0]
 80056ca:	2b00      	cmp	r3, #0
 80056cc:	d10b      	bne.n	80056e6 <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 80056ce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80056d2:	f383 8811 	msr	BASEPRI, r3
 80056d6:	f3bf 8f6f 	isb	sy
 80056da:	f3bf 8f4f 	dsb	sy
 80056de:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80056e0:	bf00      	nop
 80056e2:	bf00      	nop
 80056e4:	e7fd      	b.n	80056e2 <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 80056e6:	687b      	ldr	r3, [r7, #4]
 80056e8:	2b00      	cmp	r3, #0
 80056ea:	d002      	beq.n	80056f2 <xQueueGenericCreateStatic+0x56>
 80056ec:	68bb      	ldr	r3, [r7, #8]
 80056ee:	2b00      	cmp	r3, #0
 80056f0:	d001      	beq.n	80056f6 <xQueueGenericCreateStatic+0x5a>
 80056f2:	2301      	movs	r3, #1
 80056f4:	e000      	b.n	80056f8 <xQueueGenericCreateStatic+0x5c>
 80056f6:	2300      	movs	r3, #0
 80056f8:	2b00      	cmp	r3, #0
 80056fa:	d10b      	bne.n	8005714 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 80056fc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005700:	f383 8811 	msr	BASEPRI, r3
 8005704:	f3bf 8f6f 	isb	sy
 8005708:	f3bf 8f4f 	dsb	sy
 800570c:	623b      	str	r3, [r7, #32]
}
 800570e:	bf00      	nop
 8005710:	bf00      	nop
 8005712:	e7fd      	b.n	8005710 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8005714:	687b      	ldr	r3, [r7, #4]
 8005716:	2b00      	cmp	r3, #0
 8005718:	d102      	bne.n	8005720 <xQueueGenericCreateStatic+0x84>
 800571a:	68bb      	ldr	r3, [r7, #8]
 800571c:	2b00      	cmp	r3, #0
 800571e:	d101      	bne.n	8005724 <xQueueGenericCreateStatic+0x88>
 8005720:	2301      	movs	r3, #1
 8005722:	e000      	b.n	8005726 <xQueueGenericCreateStatic+0x8a>
 8005724:	2300      	movs	r3, #0
 8005726:	2b00      	cmp	r3, #0
 8005728:	d10b      	bne.n	8005742 <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 800572a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800572e:	f383 8811 	msr	BASEPRI, r3
 8005732:	f3bf 8f6f 	isb	sy
 8005736:	f3bf 8f4f 	dsb	sy
 800573a:	61fb      	str	r3, [r7, #28]
}
 800573c:	bf00      	nop
 800573e:	bf00      	nop
 8005740:	e7fd      	b.n	800573e <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8005742:	2350      	movs	r3, #80	@ 0x50
 8005744:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8005746:	697b      	ldr	r3, [r7, #20]
 8005748:	2b50      	cmp	r3, #80	@ 0x50
 800574a:	d00b      	beq.n	8005764 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 800574c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005750:	f383 8811 	msr	BASEPRI, r3
 8005754:	f3bf 8f6f 	isb	sy
 8005758:	f3bf 8f4f 	dsb	sy
 800575c:	61bb      	str	r3, [r7, #24]
}
 800575e:	bf00      	nop
 8005760:	bf00      	nop
 8005762:	e7fd      	b.n	8005760 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8005764:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8005766:	683b      	ldr	r3, [r7, #0]
 8005768:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 800576a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800576c:	2b00      	cmp	r3, #0
 800576e:	d00d      	beq.n	800578c <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8005770:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005772:	2201      	movs	r2, #1
 8005774:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8005778:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 800577c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800577e:	9300      	str	r3, [sp, #0]
 8005780:	4613      	mov	r3, r2
 8005782:	687a      	ldr	r2, [r7, #4]
 8005784:	68b9      	ldr	r1, [r7, #8]
 8005786:	68f8      	ldr	r0, [r7, #12]
 8005788:	f000 f840 	bl	800580c <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800578c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 800578e:	4618      	mov	r0, r3
 8005790:	3730      	adds	r7, #48	@ 0x30
 8005792:	46bd      	mov	sp, r7
 8005794:	bd80      	pop	{r7, pc}

08005796 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8005796:	b580      	push	{r7, lr}
 8005798:	b08a      	sub	sp, #40	@ 0x28
 800579a:	af02      	add	r7, sp, #8
 800579c:	60f8      	str	r0, [r7, #12]
 800579e:	60b9      	str	r1, [r7, #8]
 80057a0:	4613      	mov	r3, r2
 80057a2:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80057a4:	68fb      	ldr	r3, [r7, #12]
 80057a6:	2b00      	cmp	r3, #0
 80057a8:	d10b      	bne.n	80057c2 <xQueueGenericCreate+0x2c>
	__asm volatile
 80057aa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80057ae:	f383 8811 	msr	BASEPRI, r3
 80057b2:	f3bf 8f6f 	isb	sy
 80057b6:	f3bf 8f4f 	dsb	sy
 80057ba:	613b      	str	r3, [r7, #16]
}
 80057bc:	bf00      	nop
 80057be:	bf00      	nop
 80057c0:	e7fd      	b.n	80057be <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80057c2:	68fb      	ldr	r3, [r7, #12]
 80057c4:	68ba      	ldr	r2, [r7, #8]
 80057c6:	fb02 f303 	mul.w	r3, r2, r3
 80057ca:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 80057cc:	69fb      	ldr	r3, [r7, #28]
 80057ce:	3350      	adds	r3, #80	@ 0x50
 80057d0:	4618      	mov	r0, r3
 80057d2:	f002 fd0b 	bl	80081ec <pvPortMalloc>
 80057d6:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 80057d8:	69bb      	ldr	r3, [r7, #24]
 80057da:	2b00      	cmp	r3, #0
 80057dc:	d011      	beq.n	8005802 <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 80057de:	69bb      	ldr	r3, [r7, #24]
 80057e0:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80057e2:	697b      	ldr	r3, [r7, #20]
 80057e4:	3350      	adds	r3, #80	@ 0x50
 80057e6:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 80057e8:	69bb      	ldr	r3, [r7, #24]
 80057ea:	2200      	movs	r2, #0
 80057ec:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80057f0:	79fa      	ldrb	r2, [r7, #7]
 80057f2:	69bb      	ldr	r3, [r7, #24]
 80057f4:	9300      	str	r3, [sp, #0]
 80057f6:	4613      	mov	r3, r2
 80057f8:	697a      	ldr	r2, [r7, #20]
 80057fa:	68b9      	ldr	r1, [r7, #8]
 80057fc:	68f8      	ldr	r0, [r7, #12]
 80057fe:	f000 f805 	bl	800580c <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8005802:	69bb      	ldr	r3, [r7, #24]
	}
 8005804:	4618      	mov	r0, r3
 8005806:	3720      	adds	r7, #32
 8005808:	46bd      	mov	sp, r7
 800580a:	bd80      	pop	{r7, pc}

0800580c <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800580c:	b580      	push	{r7, lr}
 800580e:	b084      	sub	sp, #16
 8005810:	af00      	add	r7, sp, #0
 8005812:	60f8      	str	r0, [r7, #12]
 8005814:	60b9      	str	r1, [r7, #8]
 8005816:	607a      	str	r2, [r7, #4]
 8005818:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800581a:	68bb      	ldr	r3, [r7, #8]
 800581c:	2b00      	cmp	r3, #0
 800581e:	d103      	bne.n	8005828 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8005820:	69bb      	ldr	r3, [r7, #24]
 8005822:	69ba      	ldr	r2, [r7, #24]
 8005824:	601a      	str	r2, [r3, #0]
 8005826:	e002      	b.n	800582e <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8005828:	69bb      	ldr	r3, [r7, #24]
 800582a:	687a      	ldr	r2, [r7, #4]
 800582c:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800582e:	69bb      	ldr	r3, [r7, #24]
 8005830:	68fa      	ldr	r2, [r7, #12]
 8005832:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8005834:	69bb      	ldr	r3, [r7, #24]
 8005836:	68ba      	ldr	r2, [r7, #8]
 8005838:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800583a:	2101      	movs	r1, #1
 800583c:	69b8      	ldr	r0, [r7, #24]
 800583e:	f7ff fec3 	bl	80055c8 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8005842:	69bb      	ldr	r3, [r7, #24]
 8005844:	78fa      	ldrb	r2, [r7, #3]
 8005846:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800584a:	bf00      	nop
 800584c:	3710      	adds	r7, #16
 800584e:	46bd      	mov	sp, r7
 8005850:	bd80      	pop	{r7, pc}

08005852 <xQueueCreateCountingSemaphoreStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphoreStatic( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount, StaticQueue_t *pxStaticQueue )
	{
 8005852:	b580      	push	{r7, lr}
 8005854:	b08a      	sub	sp, #40	@ 0x28
 8005856:	af02      	add	r7, sp, #8
 8005858:	60f8      	str	r0, [r7, #12]
 800585a:	60b9      	str	r1, [r7, #8]
 800585c:	607a      	str	r2, [r7, #4]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 800585e:	68fb      	ldr	r3, [r7, #12]
 8005860:	2b00      	cmp	r3, #0
 8005862:	d10b      	bne.n	800587c <xQueueCreateCountingSemaphoreStatic+0x2a>
	__asm volatile
 8005864:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005868:	f383 8811 	msr	BASEPRI, r3
 800586c:	f3bf 8f6f 	isb	sy
 8005870:	f3bf 8f4f 	dsb	sy
 8005874:	61bb      	str	r3, [r7, #24]
}
 8005876:	bf00      	nop
 8005878:	bf00      	nop
 800587a:	e7fd      	b.n	8005878 <xQueueCreateCountingSemaphoreStatic+0x26>
		configASSERT( uxInitialCount <= uxMaxCount );
 800587c:	68ba      	ldr	r2, [r7, #8]
 800587e:	68fb      	ldr	r3, [r7, #12]
 8005880:	429a      	cmp	r2, r3
 8005882:	d90b      	bls.n	800589c <xQueueCreateCountingSemaphoreStatic+0x4a>
	__asm volatile
 8005884:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005888:	f383 8811 	msr	BASEPRI, r3
 800588c:	f3bf 8f6f 	isb	sy
 8005890:	f3bf 8f4f 	dsb	sy
 8005894:	617b      	str	r3, [r7, #20]
}
 8005896:	bf00      	nop
 8005898:	bf00      	nop
 800589a:	e7fd      	b.n	8005898 <xQueueCreateCountingSemaphoreStatic+0x46>

		xHandle = xQueueGenericCreateStatic( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, NULL, pxStaticQueue, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 800589c:	2302      	movs	r3, #2
 800589e:	9300      	str	r3, [sp, #0]
 80058a0:	687b      	ldr	r3, [r7, #4]
 80058a2:	2200      	movs	r2, #0
 80058a4:	2100      	movs	r1, #0
 80058a6:	68f8      	ldr	r0, [r7, #12]
 80058a8:	f7ff fef8 	bl	800569c <xQueueGenericCreateStatic>
 80058ac:	61f8      	str	r0, [r7, #28]

		if( xHandle != NULL )
 80058ae:	69fb      	ldr	r3, [r7, #28]
 80058b0:	2b00      	cmp	r3, #0
 80058b2:	d002      	beq.n	80058ba <xQueueCreateCountingSemaphoreStatic+0x68>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 80058b4:	69fb      	ldr	r3, [r7, #28]
 80058b6:	68ba      	ldr	r2, [r7, #8]
 80058b8:	639a      	str	r2, [r3, #56]	@ 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 80058ba:	69fb      	ldr	r3, [r7, #28]
	}
 80058bc:	4618      	mov	r0, r3
 80058be:	3720      	adds	r7, #32
 80058c0:	46bd      	mov	sp, r7
 80058c2:	bd80      	pop	{r7, pc}

080058c4 <xQueueCreateCountingSemaphore>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphore( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount )
	{
 80058c4:	b580      	push	{r7, lr}
 80058c6:	b086      	sub	sp, #24
 80058c8:	af00      	add	r7, sp, #0
 80058ca:	6078      	str	r0, [r7, #4]
 80058cc:	6039      	str	r1, [r7, #0]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 80058ce:	687b      	ldr	r3, [r7, #4]
 80058d0:	2b00      	cmp	r3, #0
 80058d2:	d10b      	bne.n	80058ec <xQueueCreateCountingSemaphore+0x28>
	__asm volatile
 80058d4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80058d8:	f383 8811 	msr	BASEPRI, r3
 80058dc:	f3bf 8f6f 	isb	sy
 80058e0:	f3bf 8f4f 	dsb	sy
 80058e4:	613b      	str	r3, [r7, #16]
}
 80058e6:	bf00      	nop
 80058e8:	bf00      	nop
 80058ea:	e7fd      	b.n	80058e8 <xQueueCreateCountingSemaphore+0x24>
		configASSERT( uxInitialCount <= uxMaxCount );
 80058ec:	683a      	ldr	r2, [r7, #0]
 80058ee:	687b      	ldr	r3, [r7, #4]
 80058f0:	429a      	cmp	r2, r3
 80058f2:	d90b      	bls.n	800590c <xQueueCreateCountingSemaphore+0x48>
	__asm volatile
 80058f4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80058f8:	f383 8811 	msr	BASEPRI, r3
 80058fc:	f3bf 8f6f 	isb	sy
 8005900:	f3bf 8f4f 	dsb	sy
 8005904:	60fb      	str	r3, [r7, #12]
}
 8005906:	bf00      	nop
 8005908:	bf00      	nop
 800590a:	e7fd      	b.n	8005908 <xQueueCreateCountingSemaphore+0x44>

		xHandle = xQueueGenericCreate( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 800590c:	2202      	movs	r2, #2
 800590e:	2100      	movs	r1, #0
 8005910:	6878      	ldr	r0, [r7, #4]
 8005912:	f7ff ff40 	bl	8005796 <xQueueGenericCreate>
 8005916:	6178      	str	r0, [r7, #20]

		if( xHandle != NULL )
 8005918:	697b      	ldr	r3, [r7, #20]
 800591a:	2b00      	cmp	r3, #0
 800591c:	d002      	beq.n	8005924 <xQueueCreateCountingSemaphore+0x60>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 800591e:	697b      	ldr	r3, [r7, #20]
 8005920:	683a      	ldr	r2, [r7, #0]
 8005922:	639a      	str	r2, [r3, #56]	@ 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 8005924:	697b      	ldr	r3, [r7, #20]
	}
 8005926:	4618      	mov	r0, r3
 8005928:	3718      	adds	r7, #24
 800592a:	46bd      	mov	sp, r7
 800592c:	bd80      	pop	{r7, pc}
	...

08005930 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8005930:	b580      	push	{r7, lr}
 8005932:	b08e      	sub	sp, #56	@ 0x38
 8005934:	af00      	add	r7, sp, #0
 8005936:	60f8      	str	r0, [r7, #12]
 8005938:	60b9      	str	r1, [r7, #8]
 800593a:	607a      	str	r2, [r7, #4]
 800593c:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800593e:	2300      	movs	r3, #0
 8005940:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8005942:	68fb      	ldr	r3, [r7, #12]
 8005944:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8005946:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005948:	2b00      	cmp	r3, #0
 800594a:	d10b      	bne.n	8005964 <xQueueGenericSend+0x34>
	__asm volatile
 800594c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005950:	f383 8811 	msr	BASEPRI, r3
 8005954:	f3bf 8f6f 	isb	sy
 8005958:	f3bf 8f4f 	dsb	sy
 800595c:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800595e:	bf00      	nop
 8005960:	bf00      	nop
 8005962:	e7fd      	b.n	8005960 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8005964:	68bb      	ldr	r3, [r7, #8]
 8005966:	2b00      	cmp	r3, #0
 8005968:	d103      	bne.n	8005972 <xQueueGenericSend+0x42>
 800596a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800596c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800596e:	2b00      	cmp	r3, #0
 8005970:	d101      	bne.n	8005976 <xQueueGenericSend+0x46>
 8005972:	2301      	movs	r3, #1
 8005974:	e000      	b.n	8005978 <xQueueGenericSend+0x48>
 8005976:	2300      	movs	r3, #0
 8005978:	2b00      	cmp	r3, #0
 800597a:	d10b      	bne.n	8005994 <xQueueGenericSend+0x64>
	__asm volatile
 800597c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005980:	f383 8811 	msr	BASEPRI, r3
 8005984:	f3bf 8f6f 	isb	sy
 8005988:	f3bf 8f4f 	dsb	sy
 800598c:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800598e:	bf00      	nop
 8005990:	bf00      	nop
 8005992:	e7fd      	b.n	8005990 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8005994:	683b      	ldr	r3, [r7, #0]
 8005996:	2b02      	cmp	r3, #2
 8005998:	d103      	bne.n	80059a2 <xQueueGenericSend+0x72>
 800599a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800599c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800599e:	2b01      	cmp	r3, #1
 80059a0:	d101      	bne.n	80059a6 <xQueueGenericSend+0x76>
 80059a2:	2301      	movs	r3, #1
 80059a4:	e000      	b.n	80059a8 <xQueueGenericSend+0x78>
 80059a6:	2300      	movs	r3, #0
 80059a8:	2b00      	cmp	r3, #0
 80059aa:	d10b      	bne.n	80059c4 <xQueueGenericSend+0x94>
	__asm volatile
 80059ac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80059b0:	f383 8811 	msr	BASEPRI, r3
 80059b4:	f3bf 8f6f 	isb	sy
 80059b8:	f3bf 8f4f 	dsb	sy
 80059bc:	623b      	str	r3, [r7, #32]
}
 80059be:	bf00      	nop
 80059c0:	bf00      	nop
 80059c2:	e7fd      	b.n	80059c0 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80059c4:	f001 fc84 	bl	80072d0 <xTaskGetSchedulerState>
 80059c8:	4603      	mov	r3, r0
 80059ca:	2b00      	cmp	r3, #0
 80059cc:	d102      	bne.n	80059d4 <xQueueGenericSend+0xa4>
 80059ce:	687b      	ldr	r3, [r7, #4]
 80059d0:	2b00      	cmp	r3, #0
 80059d2:	d101      	bne.n	80059d8 <xQueueGenericSend+0xa8>
 80059d4:	2301      	movs	r3, #1
 80059d6:	e000      	b.n	80059da <xQueueGenericSend+0xaa>
 80059d8:	2300      	movs	r3, #0
 80059da:	2b00      	cmp	r3, #0
 80059dc:	d10b      	bne.n	80059f6 <xQueueGenericSend+0xc6>
	__asm volatile
 80059de:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80059e2:	f383 8811 	msr	BASEPRI, r3
 80059e6:	f3bf 8f6f 	isb	sy
 80059ea:	f3bf 8f4f 	dsb	sy
 80059ee:	61fb      	str	r3, [r7, #28]
}
 80059f0:	bf00      	nop
 80059f2:	bf00      	nop
 80059f4:	e7fd      	b.n	80059f2 <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80059f6:	f002 fad7 	bl	8007fa8 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80059fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80059fc:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80059fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005a00:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005a02:	429a      	cmp	r2, r3
 8005a04:	d302      	bcc.n	8005a0c <xQueueGenericSend+0xdc>
 8005a06:	683b      	ldr	r3, [r7, #0]
 8005a08:	2b02      	cmp	r3, #2
 8005a0a:	d129      	bne.n	8005a60 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8005a0c:	683a      	ldr	r2, [r7, #0]
 8005a0e:	68b9      	ldr	r1, [r7, #8]
 8005a10:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8005a12:	f000 fc6d 	bl	80062f0 <prvCopyDataToQueue>
 8005a16:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8005a18:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005a1a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005a1c:	2b00      	cmp	r3, #0
 8005a1e:	d010      	beq.n	8005a42 <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8005a20:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005a22:	3324      	adds	r3, #36	@ 0x24
 8005a24:	4618      	mov	r0, r3
 8005a26:	f001 fa8d 	bl	8006f44 <xTaskRemoveFromEventList>
 8005a2a:	4603      	mov	r3, r0
 8005a2c:	2b00      	cmp	r3, #0
 8005a2e:	d013      	beq.n	8005a58 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8005a30:	4b3f      	ldr	r3, [pc, #252]	@ (8005b30 <xQueueGenericSend+0x200>)
 8005a32:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005a36:	601a      	str	r2, [r3, #0]
 8005a38:	f3bf 8f4f 	dsb	sy
 8005a3c:	f3bf 8f6f 	isb	sy
 8005a40:	e00a      	b.n	8005a58 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8005a42:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005a44:	2b00      	cmp	r3, #0
 8005a46:	d007      	beq.n	8005a58 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8005a48:	4b39      	ldr	r3, [pc, #228]	@ (8005b30 <xQueueGenericSend+0x200>)
 8005a4a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005a4e:	601a      	str	r2, [r3, #0]
 8005a50:	f3bf 8f4f 	dsb	sy
 8005a54:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8005a58:	f002 fad8 	bl	800800c <vPortExitCritical>
				return pdPASS;
 8005a5c:	2301      	movs	r3, #1
 8005a5e:	e063      	b.n	8005b28 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	2b00      	cmp	r3, #0
 8005a64:	d103      	bne.n	8005a6e <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8005a66:	f002 fad1 	bl	800800c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8005a6a:	2300      	movs	r3, #0
 8005a6c:	e05c      	b.n	8005b28 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8005a6e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005a70:	2b00      	cmp	r3, #0
 8005a72:	d106      	bne.n	8005a82 <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8005a74:	f107 0314 	add.w	r3, r7, #20
 8005a78:	4618      	mov	r0, r3
 8005a7a:	f001 fac7 	bl	800700c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8005a7e:	2301      	movs	r3, #1
 8005a80:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8005a82:	f002 fac3 	bl	800800c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8005a86:	f001 f82f 	bl	8006ae8 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8005a8a:	f002 fa8d 	bl	8007fa8 <vPortEnterCritical>
 8005a8e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005a90:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8005a94:	b25b      	sxtb	r3, r3
 8005a96:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005a9a:	d103      	bne.n	8005aa4 <xQueueGenericSend+0x174>
 8005a9c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005a9e:	2200      	movs	r2, #0
 8005aa0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005aa4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005aa6:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005aaa:	b25b      	sxtb	r3, r3
 8005aac:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005ab0:	d103      	bne.n	8005aba <xQueueGenericSend+0x18a>
 8005ab2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005ab4:	2200      	movs	r2, #0
 8005ab6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005aba:	f002 faa7 	bl	800800c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8005abe:	1d3a      	adds	r2, r7, #4
 8005ac0:	f107 0314 	add.w	r3, r7, #20
 8005ac4:	4611      	mov	r1, r2
 8005ac6:	4618      	mov	r0, r3
 8005ac8:	f001 fab6 	bl	8007038 <xTaskCheckForTimeOut>
 8005acc:	4603      	mov	r3, r0
 8005ace:	2b00      	cmp	r3, #0
 8005ad0:	d124      	bne.n	8005b1c <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8005ad2:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8005ad4:	f000 fd04 	bl	80064e0 <prvIsQueueFull>
 8005ad8:	4603      	mov	r3, r0
 8005ada:	2b00      	cmp	r3, #0
 8005adc:	d018      	beq.n	8005b10 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8005ade:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005ae0:	3310      	adds	r3, #16
 8005ae2:	687a      	ldr	r2, [r7, #4]
 8005ae4:	4611      	mov	r1, r2
 8005ae6:	4618      	mov	r0, r3
 8005ae8:	f001 f9da 	bl	8006ea0 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8005aec:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8005aee:	f000 fc8f 	bl	8006410 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8005af2:	f001 f807 	bl	8006b04 <xTaskResumeAll>
 8005af6:	4603      	mov	r3, r0
 8005af8:	2b00      	cmp	r3, #0
 8005afa:	f47f af7c 	bne.w	80059f6 <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 8005afe:	4b0c      	ldr	r3, [pc, #48]	@ (8005b30 <xQueueGenericSend+0x200>)
 8005b00:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005b04:	601a      	str	r2, [r3, #0]
 8005b06:	f3bf 8f4f 	dsb	sy
 8005b0a:	f3bf 8f6f 	isb	sy
 8005b0e:	e772      	b.n	80059f6 <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8005b10:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8005b12:	f000 fc7d 	bl	8006410 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8005b16:	f000 fff5 	bl	8006b04 <xTaskResumeAll>
 8005b1a:	e76c      	b.n	80059f6 <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8005b1c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8005b1e:	f000 fc77 	bl	8006410 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8005b22:	f000 ffef 	bl	8006b04 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8005b26:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8005b28:	4618      	mov	r0, r3
 8005b2a:	3738      	adds	r7, #56	@ 0x38
 8005b2c:	46bd      	mov	sp, r7
 8005b2e:	bd80      	pop	{r7, pc}
 8005b30:	e000ed04 	.word	0xe000ed04

08005b34 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8005b34:	b580      	push	{r7, lr}
 8005b36:	b090      	sub	sp, #64	@ 0x40
 8005b38:	af00      	add	r7, sp, #0
 8005b3a:	60f8      	str	r0, [r7, #12]
 8005b3c:	60b9      	str	r1, [r7, #8]
 8005b3e:	607a      	str	r2, [r7, #4]
 8005b40:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8005b42:	68fb      	ldr	r3, [r7, #12]
 8005b44:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 8005b46:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005b48:	2b00      	cmp	r3, #0
 8005b4a:	d10b      	bne.n	8005b64 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 8005b4c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005b50:	f383 8811 	msr	BASEPRI, r3
 8005b54:	f3bf 8f6f 	isb	sy
 8005b58:	f3bf 8f4f 	dsb	sy
 8005b5c:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8005b5e:	bf00      	nop
 8005b60:	bf00      	nop
 8005b62:	e7fd      	b.n	8005b60 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8005b64:	68bb      	ldr	r3, [r7, #8]
 8005b66:	2b00      	cmp	r3, #0
 8005b68:	d103      	bne.n	8005b72 <xQueueGenericSendFromISR+0x3e>
 8005b6a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005b6c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005b6e:	2b00      	cmp	r3, #0
 8005b70:	d101      	bne.n	8005b76 <xQueueGenericSendFromISR+0x42>
 8005b72:	2301      	movs	r3, #1
 8005b74:	e000      	b.n	8005b78 <xQueueGenericSendFromISR+0x44>
 8005b76:	2300      	movs	r3, #0
 8005b78:	2b00      	cmp	r3, #0
 8005b7a:	d10b      	bne.n	8005b94 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 8005b7c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005b80:	f383 8811 	msr	BASEPRI, r3
 8005b84:	f3bf 8f6f 	isb	sy
 8005b88:	f3bf 8f4f 	dsb	sy
 8005b8c:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8005b8e:	bf00      	nop
 8005b90:	bf00      	nop
 8005b92:	e7fd      	b.n	8005b90 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8005b94:	683b      	ldr	r3, [r7, #0]
 8005b96:	2b02      	cmp	r3, #2
 8005b98:	d103      	bne.n	8005ba2 <xQueueGenericSendFromISR+0x6e>
 8005b9a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005b9c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005b9e:	2b01      	cmp	r3, #1
 8005ba0:	d101      	bne.n	8005ba6 <xQueueGenericSendFromISR+0x72>
 8005ba2:	2301      	movs	r3, #1
 8005ba4:	e000      	b.n	8005ba8 <xQueueGenericSendFromISR+0x74>
 8005ba6:	2300      	movs	r3, #0
 8005ba8:	2b00      	cmp	r3, #0
 8005baa:	d10b      	bne.n	8005bc4 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 8005bac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005bb0:	f383 8811 	msr	BASEPRI, r3
 8005bb4:	f3bf 8f6f 	isb	sy
 8005bb8:	f3bf 8f4f 	dsb	sy
 8005bbc:	623b      	str	r3, [r7, #32]
}
 8005bbe:	bf00      	nop
 8005bc0:	bf00      	nop
 8005bc2:	e7fd      	b.n	8005bc0 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8005bc4:	f002 fad0 	bl	8008168 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8005bc8:	f3ef 8211 	mrs	r2, BASEPRI
 8005bcc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005bd0:	f383 8811 	msr	BASEPRI, r3
 8005bd4:	f3bf 8f6f 	isb	sy
 8005bd8:	f3bf 8f4f 	dsb	sy
 8005bdc:	61fa      	str	r2, [r7, #28]
 8005bde:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8005be0:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8005be2:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8005be4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005be6:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005be8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005bea:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005bec:	429a      	cmp	r2, r3
 8005bee:	d302      	bcc.n	8005bf6 <xQueueGenericSendFromISR+0xc2>
 8005bf0:	683b      	ldr	r3, [r7, #0]
 8005bf2:	2b02      	cmp	r3, #2
 8005bf4:	d12f      	bne.n	8005c56 <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8005bf6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005bf8:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005bfc:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8005c00:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005c02:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005c04:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8005c06:	683a      	ldr	r2, [r7, #0]
 8005c08:	68b9      	ldr	r1, [r7, #8]
 8005c0a:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8005c0c:	f000 fb70 	bl	80062f0 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8005c10:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 8005c14:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005c18:	d112      	bne.n	8005c40 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8005c1a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005c1c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005c1e:	2b00      	cmp	r3, #0
 8005c20:	d016      	beq.n	8005c50 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8005c22:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005c24:	3324      	adds	r3, #36	@ 0x24
 8005c26:	4618      	mov	r0, r3
 8005c28:	f001 f98c 	bl	8006f44 <xTaskRemoveFromEventList>
 8005c2c:	4603      	mov	r3, r0
 8005c2e:	2b00      	cmp	r3, #0
 8005c30:	d00e      	beq.n	8005c50 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8005c32:	687b      	ldr	r3, [r7, #4]
 8005c34:	2b00      	cmp	r3, #0
 8005c36:	d00b      	beq.n	8005c50 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8005c38:	687b      	ldr	r3, [r7, #4]
 8005c3a:	2201      	movs	r2, #1
 8005c3c:	601a      	str	r2, [r3, #0]
 8005c3e:	e007      	b.n	8005c50 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8005c40:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8005c44:	3301      	adds	r3, #1
 8005c46:	b2db      	uxtb	r3, r3
 8005c48:	b25a      	sxtb	r2, r3
 8005c4a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005c4c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8005c50:	2301      	movs	r3, #1
 8005c52:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 8005c54:	e001      	b.n	8005c5a <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8005c56:	2300      	movs	r3, #0
 8005c58:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005c5a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005c5c:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8005c5e:	697b      	ldr	r3, [r7, #20]
 8005c60:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8005c64:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8005c66:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8005c68:	4618      	mov	r0, r3
 8005c6a:	3740      	adds	r7, #64	@ 0x40
 8005c6c:	46bd      	mov	sp, r7
 8005c6e:	bd80      	pop	{r7, pc}

08005c70 <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8005c70:	b580      	push	{r7, lr}
 8005c72:	b08e      	sub	sp, #56	@ 0x38
 8005c74:	af00      	add	r7, sp, #0
 8005c76:	6078      	str	r0, [r7, #4]
 8005c78:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8005c7a:	687b      	ldr	r3, [r7, #4]
 8005c7c:	633b      	str	r3, [r7, #48]	@ 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 8005c7e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005c80:	2b00      	cmp	r3, #0
 8005c82:	d10b      	bne.n	8005c9c <xQueueGiveFromISR+0x2c>
	__asm volatile
 8005c84:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005c88:	f383 8811 	msr	BASEPRI, r3
 8005c8c:	f3bf 8f6f 	isb	sy
 8005c90:	f3bf 8f4f 	dsb	sy
 8005c94:	623b      	str	r3, [r7, #32]
}
 8005c96:	bf00      	nop
 8005c98:	bf00      	nop
 8005c9a:	e7fd      	b.n	8005c98 <xQueueGiveFromISR+0x28>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8005c9c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005c9e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005ca0:	2b00      	cmp	r3, #0
 8005ca2:	d00b      	beq.n	8005cbc <xQueueGiveFromISR+0x4c>
	__asm volatile
 8005ca4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005ca8:	f383 8811 	msr	BASEPRI, r3
 8005cac:	f3bf 8f6f 	isb	sy
 8005cb0:	f3bf 8f4f 	dsb	sy
 8005cb4:	61fb      	str	r3, [r7, #28]
}
 8005cb6:	bf00      	nop
 8005cb8:	bf00      	nop
 8005cba:	e7fd      	b.n	8005cb8 <xQueueGiveFromISR+0x48>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 8005cbc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005cbe:	681b      	ldr	r3, [r3, #0]
 8005cc0:	2b00      	cmp	r3, #0
 8005cc2:	d103      	bne.n	8005ccc <xQueueGiveFromISR+0x5c>
 8005cc4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005cc6:	689b      	ldr	r3, [r3, #8]
 8005cc8:	2b00      	cmp	r3, #0
 8005cca:	d101      	bne.n	8005cd0 <xQueueGiveFromISR+0x60>
 8005ccc:	2301      	movs	r3, #1
 8005cce:	e000      	b.n	8005cd2 <xQueueGiveFromISR+0x62>
 8005cd0:	2300      	movs	r3, #0
 8005cd2:	2b00      	cmp	r3, #0
 8005cd4:	d10b      	bne.n	8005cee <xQueueGiveFromISR+0x7e>
	__asm volatile
 8005cd6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005cda:	f383 8811 	msr	BASEPRI, r3
 8005cde:	f3bf 8f6f 	isb	sy
 8005ce2:	f3bf 8f4f 	dsb	sy
 8005ce6:	61bb      	str	r3, [r7, #24]
}
 8005ce8:	bf00      	nop
 8005cea:	bf00      	nop
 8005cec:	e7fd      	b.n	8005cea <xQueueGiveFromISR+0x7a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8005cee:	f002 fa3b 	bl	8008168 <vPortValidateInterruptPriority>
	__asm volatile
 8005cf2:	f3ef 8211 	mrs	r2, BASEPRI
 8005cf6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005cfa:	f383 8811 	msr	BASEPRI, r3
 8005cfe:	f3bf 8f6f 	isb	sy
 8005d02:	f3bf 8f4f 	dsb	sy
 8005d06:	617a      	str	r2, [r7, #20]
 8005d08:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 8005d0a:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8005d0c:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8005d0e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005d10:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005d12:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 8005d14:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005d16:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005d18:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005d1a:	429a      	cmp	r2, r3
 8005d1c:	d22b      	bcs.n	8005d76 <xQueueGiveFromISR+0x106>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8005d1e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005d20:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005d24:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8005d28:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005d2a:	1c5a      	adds	r2, r3, #1
 8005d2c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005d2e:	639a      	str	r2, [r3, #56]	@ 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8005d30:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8005d34:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005d38:	d112      	bne.n	8005d60 <xQueueGiveFromISR+0xf0>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8005d3a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005d3c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005d3e:	2b00      	cmp	r3, #0
 8005d40:	d016      	beq.n	8005d70 <xQueueGiveFromISR+0x100>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8005d42:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005d44:	3324      	adds	r3, #36	@ 0x24
 8005d46:	4618      	mov	r0, r3
 8005d48:	f001 f8fc 	bl	8006f44 <xTaskRemoveFromEventList>
 8005d4c:	4603      	mov	r3, r0
 8005d4e:	2b00      	cmp	r3, #0
 8005d50:	d00e      	beq.n	8005d70 <xQueueGiveFromISR+0x100>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8005d52:	683b      	ldr	r3, [r7, #0]
 8005d54:	2b00      	cmp	r3, #0
 8005d56:	d00b      	beq.n	8005d70 <xQueueGiveFromISR+0x100>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8005d58:	683b      	ldr	r3, [r7, #0]
 8005d5a:	2201      	movs	r2, #1
 8005d5c:	601a      	str	r2, [r3, #0]
 8005d5e:	e007      	b.n	8005d70 <xQueueGiveFromISR+0x100>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8005d60:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8005d64:	3301      	adds	r3, #1
 8005d66:	b2db      	uxtb	r3, r3
 8005d68:	b25a      	sxtb	r2, r3
 8005d6a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005d6c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8005d70:	2301      	movs	r3, #1
 8005d72:	637b      	str	r3, [r7, #52]	@ 0x34
 8005d74:	e001      	b.n	8005d7a <xQueueGiveFromISR+0x10a>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8005d76:	2300      	movs	r3, #0
 8005d78:	637b      	str	r3, [r7, #52]	@ 0x34
 8005d7a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005d7c:	60fb      	str	r3, [r7, #12]
	__asm volatile
 8005d7e:	68fb      	ldr	r3, [r7, #12]
 8005d80:	f383 8811 	msr	BASEPRI, r3
}
 8005d84:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8005d86:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 8005d88:	4618      	mov	r0, r3
 8005d8a:	3738      	adds	r7, #56	@ 0x38
 8005d8c:	46bd      	mov	sp, r7
 8005d8e:	bd80      	pop	{r7, pc}

08005d90 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8005d90:	b580      	push	{r7, lr}
 8005d92:	b08c      	sub	sp, #48	@ 0x30
 8005d94:	af00      	add	r7, sp, #0
 8005d96:	60f8      	str	r0, [r7, #12]
 8005d98:	60b9      	str	r1, [r7, #8]
 8005d9a:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8005d9c:	2300      	movs	r3, #0
 8005d9e:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8005da0:	68fb      	ldr	r3, [r7, #12]
 8005da2:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8005da4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005da6:	2b00      	cmp	r3, #0
 8005da8:	d10b      	bne.n	8005dc2 <xQueueReceive+0x32>
	__asm volatile
 8005daa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005dae:	f383 8811 	msr	BASEPRI, r3
 8005db2:	f3bf 8f6f 	isb	sy
 8005db6:	f3bf 8f4f 	dsb	sy
 8005dba:	623b      	str	r3, [r7, #32]
}
 8005dbc:	bf00      	nop
 8005dbe:	bf00      	nop
 8005dc0:	e7fd      	b.n	8005dbe <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8005dc2:	68bb      	ldr	r3, [r7, #8]
 8005dc4:	2b00      	cmp	r3, #0
 8005dc6:	d103      	bne.n	8005dd0 <xQueueReceive+0x40>
 8005dc8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005dca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005dcc:	2b00      	cmp	r3, #0
 8005dce:	d101      	bne.n	8005dd4 <xQueueReceive+0x44>
 8005dd0:	2301      	movs	r3, #1
 8005dd2:	e000      	b.n	8005dd6 <xQueueReceive+0x46>
 8005dd4:	2300      	movs	r3, #0
 8005dd6:	2b00      	cmp	r3, #0
 8005dd8:	d10b      	bne.n	8005df2 <xQueueReceive+0x62>
	__asm volatile
 8005dda:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005dde:	f383 8811 	msr	BASEPRI, r3
 8005de2:	f3bf 8f6f 	isb	sy
 8005de6:	f3bf 8f4f 	dsb	sy
 8005dea:	61fb      	str	r3, [r7, #28]
}
 8005dec:	bf00      	nop
 8005dee:	bf00      	nop
 8005df0:	e7fd      	b.n	8005dee <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8005df2:	f001 fa6d 	bl	80072d0 <xTaskGetSchedulerState>
 8005df6:	4603      	mov	r3, r0
 8005df8:	2b00      	cmp	r3, #0
 8005dfa:	d102      	bne.n	8005e02 <xQueueReceive+0x72>
 8005dfc:	687b      	ldr	r3, [r7, #4]
 8005dfe:	2b00      	cmp	r3, #0
 8005e00:	d101      	bne.n	8005e06 <xQueueReceive+0x76>
 8005e02:	2301      	movs	r3, #1
 8005e04:	e000      	b.n	8005e08 <xQueueReceive+0x78>
 8005e06:	2300      	movs	r3, #0
 8005e08:	2b00      	cmp	r3, #0
 8005e0a:	d10b      	bne.n	8005e24 <xQueueReceive+0x94>
	__asm volatile
 8005e0c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005e10:	f383 8811 	msr	BASEPRI, r3
 8005e14:	f3bf 8f6f 	isb	sy
 8005e18:	f3bf 8f4f 	dsb	sy
 8005e1c:	61bb      	str	r3, [r7, #24]
}
 8005e1e:	bf00      	nop
 8005e20:	bf00      	nop
 8005e22:	e7fd      	b.n	8005e20 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8005e24:	f002 f8c0 	bl	8007fa8 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8005e28:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005e2a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005e2c:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8005e2e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005e30:	2b00      	cmp	r3, #0
 8005e32:	d01f      	beq.n	8005e74 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8005e34:	68b9      	ldr	r1, [r7, #8]
 8005e36:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005e38:	f000 fac4 	bl	80063c4 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8005e3c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005e3e:	1e5a      	subs	r2, r3, #1
 8005e40:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005e42:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005e44:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005e46:	691b      	ldr	r3, [r3, #16]
 8005e48:	2b00      	cmp	r3, #0
 8005e4a:	d00f      	beq.n	8005e6c <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8005e4c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005e4e:	3310      	adds	r3, #16
 8005e50:	4618      	mov	r0, r3
 8005e52:	f001 f877 	bl	8006f44 <xTaskRemoveFromEventList>
 8005e56:	4603      	mov	r3, r0
 8005e58:	2b00      	cmp	r3, #0
 8005e5a:	d007      	beq.n	8005e6c <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8005e5c:	4b3c      	ldr	r3, [pc, #240]	@ (8005f50 <xQueueReceive+0x1c0>)
 8005e5e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005e62:	601a      	str	r2, [r3, #0]
 8005e64:	f3bf 8f4f 	dsb	sy
 8005e68:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8005e6c:	f002 f8ce 	bl	800800c <vPortExitCritical>
				return pdPASS;
 8005e70:	2301      	movs	r3, #1
 8005e72:	e069      	b.n	8005f48 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8005e74:	687b      	ldr	r3, [r7, #4]
 8005e76:	2b00      	cmp	r3, #0
 8005e78:	d103      	bne.n	8005e82 <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8005e7a:	f002 f8c7 	bl	800800c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8005e7e:	2300      	movs	r3, #0
 8005e80:	e062      	b.n	8005f48 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8005e82:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005e84:	2b00      	cmp	r3, #0
 8005e86:	d106      	bne.n	8005e96 <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8005e88:	f107 0310 	add.w	r3, r7, #16
 8005e8c:	4618      	mov	r0, r3
 8005e8e:	f001 f8bd 	bl	800700c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8005e92:	2301      	movs	r3, #1
 8005e94:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8005e96:	f002 f8b9 	bl	800800c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8005e9a:	f000 fe25 	bl	8006ae8 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8005e9e:	f002 f883 	bl	8007fa8 <vPortEnterCritical>
 8005ea2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005ea4:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8005ea8:	b25b      	sxtb	r3, r3
 8005eaa:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005eae:	d103      	bne.n	8005eb8 <xQueueReceive+0x128>
 8005eb0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005eb2:	2200      	movs	r2, #0
 8005eb4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005eb8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005eba:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005ebe:	b25b      	sxtb	r3, r3
 8005ec0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005ec4:	d103      	bne.n	8005ece <xQueueReceive+0x13e>
 8005ec6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005ec8:	2200      	movs	r2, #0
 8005eca:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005ece:	f002 f89d 	bl	800800c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8005ed2:	1d3a      	adds	r2, r7, #4
 8005ed4:	f107 0310 	add.w	r3, r7, #16
 8005ed8:	4611      	mov	r1, r2
 8005eda:	4618      	mov	r0, r3
 8005edc:	f001 f8ac 	bl	8007038 <xTaskCheckForTimeOut>
 8005ee0:	4603      	mov	r3, r0
 8005ee2:	2b00      	cmp	r3, #0
 8005ee4:	d123      	bne.n	8005f2e <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8005ee6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005ee8:	f000 fae4 	bl	80064b4 <prvIsQueueEmpty>
 8005eec:	4603      	mov	r3, r0
 8005eee:	2b00      	cmp	r3, #0
 8005ef0:	d017      	beq.n	8005f22 <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8005ef2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005ef4:	3324      	adds	r3, #36	@ 0x24
 8005ef6:	687a      	ldr	r2, [r7, #4]
 8005ef8:	4611      	mov	r1, r2
 8005efa:	4618      	mov	r0, r3
 8005efc:	f000 ffd0 	bl	8006ea0 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8005f00:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005f02:	f000 fa85 	bl	8006410 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8005f06:	f000 fdfd 	bl	8006b04 <xTaskResumeAll>
 8005f0a:	4603      	mov	r3, r0
 8005f0c:	2b00      	cmp	r3, #0
 8005f0e:	d189      	bne.n	8005e24 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 8005f10:	4b0f      	ldr	r3, [pc, #60]	@ (8005f50 <xQueueReceive+0x1c0>)
 8005f12:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005f16:	601a      	str	r2, [r3, #0]
 8005f18:	f3bf 8f4f 	dsb	sy
 8005f1c:	f3bf 8f6f 	isb	sy
 8005f20:	e780      	b.n	8005e24 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8005f22:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005f24:	f000 fa74 	bl	8006410 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8005f28:	f000 fdec 	bl	8006b04 <xTaskResumeAll>
 8005f2c:	e77a      	b.n	8005e24 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8005f2e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005f30:	f000 fa6e 	bl	8006410 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8005f34:	f000 fde6 	bl	8006b04 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8005f38:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005f3a:	f000 fabb 	bl	80064b4 <prvIsQueueEmpty>
 8005f3e:	4603      	mov	r3, r0
 8005f40:	2b00      	cmp	r3, #0
 8005f42:	f43f af6f 	beq.w	8005e24 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8005f46:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8005f48:	4618      	mov	r0, r3
 8005f4a:	3730      	adds	r7, #48	@ 0x30
 8005f4c:	46bd      	mov	sp, r7
 8005f4e:	bd80      	pop	{r7, pc}
 8005f50:	e000ed04 	.word	0xe000ed04

08005f54 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 8005f54:	b580      	push	{r7, lr}
 8005f56:	b08e      	sub	sp, #56	@ 0x38
 8005f58:	af00      	add	r7, sp, #0
 8005f5a:	6078      	str	r0, [r7, #4]
 8005f5c:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 8005f5e:	2300      	movs	r3, #0
 8005f60:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8005f62:	687b      	ldr	r3, [r7, #4]
 8005f64:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 8005f66:	2300      	movs	r3, #0
 8005f68:	633b      	str	r3, [r7, #48]	@ 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8005f6a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005f6c:	2b00      	cmp	r3, #0
 8005f6e:	d10b      	bne.n	8005f88 <xQueueSemaphoreTake+0x34>
	__asm volatile
 8005f70:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005f74:	f383 8811 	msr	BASEPRI, r3
 8005f78:	f3bf 8f6f 	isb	sy
 8005f7c:	f3bf 8f4f 	dsb	sy
 8005f80:	623b      	str	r3, [r7, #32]
}
 8005f82:	bf00      	nop
 8005f84:	bf00      	nop
 8005f86:	e7fd      	b.n	8005f84 <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8005f88:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005f8a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005f8c:	2b00      	cmp	r3, #0
 8005f8e:	d00b      	beq.n	8005fa8 <xQueueSemaphoreTake+0x54>
	__asm volatile
 8005f90:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005f94:	f383 8811 	msr	BASEPRI, r3
 8005f98:	f3bf 8f6f 	isb	sy
 8005f9c:	f3bf 8f4f 	dsb	sy
 8005fa0:	61fb      	str	r3, [r7, #28]
}
 8005fa2:	bf00      	nop
 8005fa4:	bf00      	nop
 8005fa6:	e7fd      	b.n	8005fa4 <xQueueSemaphoreTake+0x50>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8005fa8:	f001 f992 	bl	80072d0 <xTaskGetSchedulerState>
 8005fac:	4603      	mov	r3, r0
 8005fae:	2b00      	cmp	r3, #0
 8005fb0:	d102      	bne.n	8005fb8 <xQueueSemaphoreTake+0x64>
 8005fb2:	683b      	ldr	r3, [r7, #0]
 8005fb4:	2b00      	cmp	r3, #0
 8005fb6:	d101      	bne.n	8005fbc <xQueueSemaphoreTake+0x68>
 8005fb8:	2301      	movs	r3, #1
 8005fba:	e000      	b.n	8005fbe <xQueueSemaphoreTake+0x6a>
 8005fbc:	2300      	movs	r3, #0
 8005fbe:	2b00      	cmp	r3, #0
 8005fc0:	d10b      	bne.n	8005fda <xQueueSemaphoreTake+0x86>
	__asm volatile
 8005fc2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005fc6:	f383 8811 	msr	BASEPRI, r3
 8005fca:	f3bf 8f6f 	isb	sy
 8005fce:	f3bf 8f4f 	dsb	sy
 8005fd2:	61bb      	str	r3, [r7, #24]
}
 8005fd4:	bf00      	nop
 8005fd6:	bf00      	nop
 8005fd8:	e7fd      	b.n	8005fd6 <xQueueSemaphoreTake+0x82>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8005fda:	f001 ffe5 	bl	8007fa8 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 8005fde:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005fe0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005fe2:	62bb      	str	r3, [r7, #40]	@ 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 8005fe4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005fe6:	2b00      	cmp	r3, #0
 8005fe8:	d024      	beq.n	8006034 <xQueueSemaphoreTake+0xe0>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 8005fea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005fec:	1e5a      	subs	r2, r3, #1
 8005fee:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005ff0:	639a      	str	r2, [r3, #56]	@ 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8005ff2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005ff4:	681b      	ldr	r3, [r3, #0]
 8005ff6:	2b00      	cmp	r3, #0
 8005ff8:	d104      	bne.n	8006004 <xQueueSemaphoreTake+0xb0>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 8005ffa:	f001 fae3 	bl	80075c4 <pvTaskIncrementMutexHeldCount>
 8005ffe:	4602      	mov	r2, r0
 8006000:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006002:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006004:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006006:	691b      	ldr	r3, [r3, #16]
 8006008:	2b00      	cmp	r3, #0
 800600a:	d00f      	beq.n	800602c <xQueueSemaphoreTake+0xd8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800600c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800600e:	3310      	adds	r3, #16
 8006010:	4618      	mov	r0, r3
 8006012:	f000 ff97 	bl	8006f44 <xTaskRemoveFromEventList>
 8006016:	4603      	mov	r3, r0
 8006018:	2b00      	cmp	r3, #0
 800601a:	d007      	beq.n	800602c <xQueueSemaphoreTake+0xd8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800601c:	4b54      	ldr	r3, [pc, #336]	@ (8006170 <xQueueSemaphoreTake+0x21c>)
 800601e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006022:	601a      	str	r2, [r3, #0]
 8006024:	f3bf 8f4f 	dsb	sy
 8006028:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800602c:	f001 ffee 	bl	800800c <vPortExitCritical>
				return pdPASS;
 8006030:	2301      	movs	r3, #1
 8006032:	e098      	b.n	8006166 <xQueueSemaphoreTake+0x212>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8006034:	683b      	ldr	r3, [r7, #0]
 8006036:	2b00      	cmp	r3, #0
 8006038:	d112      	bne.n	8006060 <xQueueSemaphoreTake+0x10c>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 800603a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800603c:	2b00      	cmp	r3, #0
 800603e:	d00b      	beq.n	8006058 <xQueueSemaphoreTake+0x104>
	__asm volatile
 8006040:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006044:	f383 8811 	msr	BASEPRI, r3
 8006048:	f3bf 8f6f 	isb	sy
 800604c:	f3bf 8f4f 	dsb	sy
 8006050:	617b      	str	r3, [r7, #20]
}
 8006052:	bf00      	nop
 8006054:	bf00      	nop
 8006056:	e7fd      	b.n	8006054 <xQueueSemaphoreTake+0x100>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 8006058:	f001 ffd8 	bl	800800c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800605c:	2300      	movs	r3, #0
 800605e:	e082      	b.n	8006166 <xQueueSemaphoreTake+0x212>
				}
				else if( xEntryTimeSet == pdFALSE )
 8006060:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006062:	2b00      	cmp	r3, #0
 8006064:	d106      	bne.n	8006074 <xQueueSemaphoreTake+0x120>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8006066:	f107 030c 	add.w	r3, r7, #12
 800606a:	4618      	mov	r0, r3
 800606c:	f000 ffce 	bl	800700c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8006070:	2301      	movs	r3, #1
 8006072:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8006074:	f001 ffca 	bl	800800c <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 8006078:	f000 fd36 	bl	8006ae8 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800607c:	f001 ff94 	bl	8007fa8 <vPortEnterCritical>
 8006080:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006082:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8006086:	b25b      	sxtb	r3, r3
 8006088:	f1b3 3fff 	cmp.w	r3, #4294967295
 800608c:	d103      	bne.n	8006096 <xQueueSemaphoreTake+0x142>
 800608e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006090:	2200      	movs	r2, #0
 8006092:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006096:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006098:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800609c:	b25b      	sxtb	r3, r3
 800609e:	f1b3 3fff 	cmp.w	r3, #4294967295
 80060a2:	d103      	bne.n	80060ac <xQueueSemaphoreTake+0x158>
 80060a4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80060a6:	2200      	movs	r2, #0
 80060a8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80060ac:	f001 ffae 	bl	800800c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80060b0:	463a      	mov	r2, r7
 80060b2:	f107 030c 	add.w	r3, r7, #12
 80060b6:	4611      	mov	r1, r2
 80060b8:	4618      	mov	r0, r3
 80060ba:	f000 ffbd 	bl	8007038 <xTaskCheckForTimeOut>
 80060be:	4603      	mov	r3, r0
 80060c0:	2b00      	cmp	r3, #0
 80060c2:	d132      	bne.n	800612a <xQueueSemaphoreTake+0x1d6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80060c4:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80060c6:	f000 f9f5 	bl	80064b4 <prvIsQueueEmpty>
 80060ca:	4603      	mov	r3, r0
 80060cc:	2b00      	cmp	r3, #0
 80060ce:	d026      	beq.n	800611e <xQueueSemaphoreTake+0x1ca>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80060d0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80060d2:	681b      	ldr	r3, [r3, #0]
 80060d4:	2b00      	cmp	r3, #0
 80060d6:	d109      	bne.n	80060ec <xQueueSemaphoreTake+0x198>
					{
						taskENTER_CRITICAL();
 80060d8:	f001 ff66 	bl	8007fa8 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 80060dc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80060de:	689b      	ldr	r3, [r3, #8]
 80060e0:	4618      	mov	r0, r3
 80060e2:	f001 f913 	bl	800730c <xTaskPriorityInherit>
 80060e6:	6338      	str	r0, [r7, #48]	@ 0x30
						}
						taskEXIT_CRITICAL();
 80060e8:	f001 ff90 	bl	800800c <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80060ec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80060ee:	3324      	adds	r3, #36	@ 0x24
 80060f0:	683a      	ldr	r2, [r7, #0]
 80060f2:	4611      	mov	r1, r2
 80060f4:	4618      	mov	r0, r3
 80060f6:	f000 fed3 	bl	8006ea0 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80060fa:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80060fc:	f000 f988 	bl	8006410 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8006100:	f000 fd00 	bl	8006b04 <xTaskResumeAll>
 8006104:	4603      	mov	r3, r0
 8006106:	2b00      	cmp	r3, #0
 8006108:	f47f af67 	bne.w	8005fda <xQueueSemaphoreTake+0x86>
				{
					portYIELD_WITHIN_API();
 800610c:	4b18      	ldr	r3, [pc, #96]	@ (8006170 <xQueueSemaphoreTake+0x21c>)
 800610e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006112:	601a      	str	r2, [r3, #0]
 8006114:	f3bf 8f4f 	dsb	sy
 8006118:	f3bf 8f6f 	isb	sy
 800611c:	e75d      	b.n	8005fda <xQueueSemaphoreTake+0x86>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 800611e:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8006120:	f000 f976 	bl	8006410 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8006124:	f000 fcee 	bl	8006b04 <xTaskResumeAll>
 8006128:	e757      	b.n	8005fda <xQueueSemaphoreTake+0x86>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 800612a:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800612c:	f000 f970 	bl	8006410 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8006130:	f000 fce8 	bl	8006b04 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8006134:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8006136:	f000 f9bd 	bl	80064b4 <prvIsQueueEmpty>
 800613a:	4603      	mov	r3, r0
 800613c:	2b00      	cmp	r3, #0
 800613e:	f43f af4c 	beq.w	8005fda <xQueueSemaphoreTake+0x86>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 8006142:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006144:	2b00      	cmp	r3, #0
 8006146:	d00d      	beq.n	8006164 <xQueueSemaphoreTake+0x210>
					{
						taskENTER_CRITICAL();
 8006148:	f001 ff2e 	bl	8007fa8 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 800614c:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800614e:	f000 f8b7 	bl	80062c0 <prvGetDisinheritPriorityAfterTimeout>
 8006152:	6278      	str	r0, [r7, #36]	@ 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 8006154:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006156:	689b      	ldr	r3, [r3, #8]
 8006158:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800615a:	4618      	mov	r0, r3
 800615c:	f001 f9ae 	bl	80074bc <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 8006160:	f001 ff54 	bl	800800c <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8006164:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8006166:	4618      	mov	r0, r3
 8006168:	3738      	adds	r7, #56	@ 0x38
 800616a:	46bd      	mov	sp, r7
 800616c:	bd80      	pop	{r7, pc}
 800616e:	bf00      	nop
 8006170:	e000ed04 	.word	0xe000ed04

08006174 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8006174:	b580      	push	{r7, lr}
 8006176:	b08e      	sub	sp, #56	@ 0x38
 8006178:	af00      	add	r7, sp, #0
 800617a:	60f8      	str	r0, [r7, #12]
 800617c:	60b9      	str	r1, [r7, #8]
 800617e:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8006180:	68fb      	ldr	r3, [r7, #12]
 8006182:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8006184:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006186:	2b00      	cmp	r3, #0
 8006188:	d10b      	bne.n	80061a2 <xQueueReceiveFromISR+0x2e>
	__asm volatile
 800618a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800618e:	f383 8811 	msr	BASEPRI, r3
 8006192:	f3bf 8f6f 	isb	sy
 8006196:	f3bf 8f4f 	dsb	sy
 800619a:	623b      	str	r3, [r7, #32]
}
 800619c:	bf00      	nop
 800619e:	bf00      	nop
 80061a0:	e7fd      	b.n	800619e <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80061a2:	68bb      	ldr	r3, [r7, #8]
 80061a4:	2b00      	cmp	r3, #0
 80061a6:	d103      	bne.n	80061b0 <xQueueReceiveFromISR+0x3c>
 80061a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80061aa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80061ac:	2b00      	cmp	r3, #0
 80061ae:	d101      	bne.n	80061b4 <xQueueReceiveFromISR+0x40>
 80061b0:	2301      	movs	r3, #1
 80061b2:	e000      	b.n	80061b6 <xQueueReceiveFromISR+0x42>
 80061b4:	2300      	movs	r3, #0
 80061b6:	2b00      	cmp	r3, #0
 80061b8:	d10b      	bne.n	80061d2 <xQueueReceiveFromISR+0x5e>
	__asm volatile
 80061ba:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80061be:	f383 8811 	msr	BASEPRI, r3
 80061c2:	f3bf 8f6f 	isb	sy
 80061c6:	f3bf 8f4f 	dsb	sy
 80061ca:	61fb      	str	r3, [r7, #28]
}
 80061cc:	bf00      	nop
 80061ce:	bf00      	nop
 80061d0:	e7fd      	b.n	80061ce <xQueueReceiveFromISR+0x5a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80061d2:	f001 ffc9 	bl	8008168 <vPortValidateInterruptPriority>
	__asm volatile
 80061d6:	f3ef 8211 	mrs	r2, BASEPRI
 80061da:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80061de:	f383 8811 	msr	BASEPRI, r3
 80061e2:	f3bf 8f6f 	isb	sy
 80061e6:	f3bf 8f4f 	dsb	sy
 80061ea:	61ba      	str	r2, [r7, #24]
 80061ec:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 80061ee:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80061f0:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80061f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80061f4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80061f6:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80061f8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80061fa:	2b00      	cmp	r3, #0
 80061fc:	d02f      	beq.n	800625e <xQueueReceiveFromISR+0xea>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 80061fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006200:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8006204:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 8006208:	68b9      	ldr	r1, [r7, #8]
 800620a:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800620c:	f000 f8da 	bl	80063c4 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8006210:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006212:	1e5a      	subs	r2, r3, #1
 8006214:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006216:	639a      	str	r2, [r3, #56]	@ 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 8006218:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800621c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006220:	d112      	bne.n	8006248 <xQueueReceiveFromISR+0xd4>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006222:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006224:	691b      	ldr	r3, [r3, #16]
 8006226:	2b00      	cmp	r3, #0
 8006228:	d016      	beq.n	8006258 <xQueueReceiveFromISR+0xe4>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800622a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800622c:	3310      	adds	r3, #16
 800622e:	4618      	mov	r0, r3
 8006230:	f000 fe88 	bl	8006f44 <xTaskRemoveFromEventList>
 8006234:	4603      	mov	r3, r0
 8006236:	2b00      	cmp	r3, #0
 8006238:	d00e      	beq.n	8006258 <xQueueReceiveFromISR+0xe4>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 800623a:	687b      	ldr	r3, [r7, #4]
 800623c:	2b00      	cmp	r3, #0
 800623e:	d00b      	beq.n	8006258 <xQueueReceiveFromISR+0xe4>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 8006240:	687b      	ldr	r3, [r7, #4]
 8006242:	2201      	movs	r2, #1
 8006244:	601a      	str	r2, [r3, #0]
 8006246:	e007      	b.n	8006258 <xQueueReceiveFromISR+0xe4>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 8006248:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800624c:	3301      	adds	r3, #1
 800624e:	b2db      	uxtb	r3, r3
 8006250:	b25a      	sxtb	r2, r3
 8006252:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006254:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
			}

			xReturn = pdPASS;
 8006258:	2301      	movs	r3, #1
 800625a:	637b      	str	r3, [r7, #52]	@ 0x34
 800625c:	e001      	b.n	8006262 <xQueueReceiveFromISR+0xee>
		}
		else
		{
			xReturn = pdFAIL;
 800625e:	2300      	movs	r3, #0
 8006260:	637b      	str	r3, [r7, #52]	@ 0x34
 8006262:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006264:	613b      	str	r3, [r7, #16]
	__asm volatile
 8006266:	693b      	ldr	r3, [r7, #16]
 8006268:	f383 8811 	msr	BASEPRI, r3
}
 800626c:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800626e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 8006270:	4618      	mov	r0, r3
 8006272:	3738      	adds	r7, #56	@ 0x38
 8006274:	46bd      	mov	sp, r7
 8006276:	bd80      	pop	{r7, pc}

08006278 <vQueueDelete>:
	return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

void vQueueDelete( QueueHandle_t xQueue )
{
 8006278:	b580      	push	{r7, lr}
 800627a:	b084      	sub	sp, #16
 800627c:	af00      	add	r7, sp, #0
 800627e:	6078      	str	r0, [r7, #4]
Queue_t * const pxQueue = xQueue;
 8006280:	687b      	ldr	r3, [r7, #4]
 8006282:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8006284:	68fb      	ldr	r3, [r7, #12]
 8006286:	2b00      	cmp	r3, #0
 8006288:	d10b      	bne.n	80062a2 <vQueueDelete+0x2a>
	__asm volatile
 800628a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800628e:	f383 8811 	msr	BASEPRI, r3
 8006292:	f3bf 8f6f 	isb	sy
 8006296:	f3bf 8f4f 	dsb	sy
 800629a:	60bb      	str	r3, [r7, #8]
}
 800629c:	bf00      	nop
 800629e:	bf00      	nop
 80062a0:	e7fd      	b.n	800629e <vQueueDelete+0x26>
	traceQUEUE_DELETE( pxQueue );

	#if ( configQUEUE_REGISTRY_SIZE > 0 )
	{
		vQueueUnregisterQueue( pxQueue );
 80062a2:	68f8      	ldr	r0, [r7, #12]
 80062a4:	f000 f95e 	bl	8006564 <vQueueUnregisterQueue>
	}
	#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
	{
		/* The queue could have been allocated statically or dynamically, so
		check before attempting to free the memory. */
		if( pxQueue->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 80062a8:	68fb      	ldr	r3, [r7, #12]
 80062aa:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 80062ae:	2b00      	cmp	r3, #0
 80062b0:	d102      	bne.n	80062b8 <vQueueDelete+0x40>
		{
			vPortFree( pxQueue );
 80062b2:	68f8      	ldr	r0, [r7, #12]
 80062b4:	f002 f868 	bl	8008388 <vPortFree>
		/* The queue must have been statically allocated, so is not going to be
		deleted.  Avoid compiler warnings about the unused parameter. */
		( void ) pxQueue;
	}
	#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
}
 80062b8:	bf00      	nop
 80062ba:	3710      	adds	r7, #16
 80062bc:	46bd      	mov	sp, r7
 80062be:	bd80      	pop	{r7, pc}

080062c0 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 80062c0:	b480      	push	{r7}
 80062c2:	b085      	sub	sp, #20
 80062c4:	af00      	add	r7, sp, #0
 80062c6:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 80062c8:	687b      	ldr	r3, [r7, #4]
 80062ca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80062cc:	2b00      	cmp	r3, #0
 80062ce:	d006      	beq.n	80062de <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 80062d0:	687b      	ldr	r3, [r7, #4]
 80062d2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80062d4:	681b      	ldr	r3, [r3, #0]
 80062d6:	f1c3 0338 	rsb	r3, r3, #56	@ 0x38
 80062da:	60fb      	str	r3, [r7, #12]
 80062dc:	e001      	b.n	80062e2 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 80062de:	2300      	movs	r3, #0
 80062e0:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 80062e2:	68fb      	ldr	r3, [r7, #12]
	}
 80062e4:	4618      	mov	r0, r3
 80062e6:	3714      	adds	r7, #20
 80062e8:	46bd      	mov	sp, r7
 80062ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062ee:	4770      	bx	lr

080062f0 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 80062f0:	b580      	push	{r7, lr}
 80062f2:	b086      	sub	sp, #24
 80062f4:	af00      	add	r7, sp, #0
 80062f6:	60f8      	str	r0, [r7, #12]
 80062f8:	60b9      	str	r1, [r7, #8]
 80062fa:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 80062fc:	2300      	movs	r3, #0
 80062fe:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8006300:	68fb      	ldr	r3, [r7, #12]
 8006302:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006304:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8006306:	68fb      	ldr	r3, [r7, #12]
 8006308:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800630a:	2b00      	cmp	r3, #0
 800630c:	d10d      	bne.n	800632a <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800630e:	68fb      	ldr	r3, [r7, #12]
 8006310:	681b      	ldr	r3, [r3, #0]
 8006312:	2b00      	cmp	r3, #0
 8006314:	d14d      	bne.n	80063b2 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8006316:	68fb      	ldr	r3, [r7, #12]
 8006318:	689b      	ldr	r3, [r3, #8]
 800631a:	4618      	mov	r0, r3
 800631c:	f001 f85e 	bl	80073dc <xTaskPriorityDisinherit>
 8006320:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8006322:	68fb      	ldr	r3, [r7, #12]
 8006324:	2200      	movs	r2, #0
 8006326:	609a      	str	r2, [r3, #8]
 8006328:	e043      	b.n	80063b2 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800632a:	687b      	ldr	r3, [r7, #4]
 800632c:	2b00      	cmp	r3, #0
 800632e:	d119      	bne.n	8006364 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8006330:	68fb      	ldr	r3, [r7, #12]
 8006332:	6858      	ldr	r0, [r3, #4]
 8006334:	68fb      	ldr	r3, [r7, #12]
 8006336:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006338:	461a      	mov	r2, r3
 800633a:	68b9      	ldr	r1, [r7, #8]
 800633c:	f002 ff99 	bl	8009272 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8006340:	68fb      	ldr	r3, [r7, #12]
 8006342:	685a      	ldr	r2, [r3, #4]
 8006344:	68fb      	ldr	r3, [r7, #12]
 8006346:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006348:	441a      	add	r2, r3
 800634a:	68fb      	ldr	r3, [r7, #12]
 800634c:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800634e:	68fb      	ldr	r3, [r7, #12]
 8006350:	685a      	ldr	r2, [r3, #4]
 8006352:	68fb      	ldr	r3, [r7, #12]
 8006354:	689b      	ldr	r3, [r3, #8]
 8006356:	429a      	cmp	r2, r3
 8006358:	d32b      	bcc.n	80063b2 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800635a:	68fb      	ldr	r3, [r7, #12]
 800635c:	681a      	ldr	r2, [r3, #0]
 800635e:	68fb      	ldr	r3, [r7, #12]
 8006360:	605a      	str	r2, [r3, #4]
 8006362:	e026      	b.n	80063b2 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8006364:	68fb      	ldr	r3, [r7, #12]
 8006366:	68d8      	ldr	r0, [r3, #12]
 8006368:	68fb      	ldr	r3, [r7, #12]
 800636a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800636c:	461a      	mov	r2, r3
 800636e:	68b9      	ldr	r1, [r7, #8]
 8006370:	f002 ff7f 	bl	8009272 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8006374:	68fb      	ldr	r3, [r7, #12]
 8006376:	68da      	ldr	r2, [r3, #12]
 8006378:	68fb      	ldr	r3, [r7, #12]
 800637a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800637c:	425b      	negs	r3, r3
 800637e:	441a      	add	r2, r3
 8006380:	68fb      	ldr	r3, [r7, #12]
 8006382:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8006384:	68fb      	ldr	r3, [r7, #12]
 8006386:	68da      	ldr	r2, [r3, #12]
 8006388:	68fb      	ldr	r3, [r7, #12]
 800638a:	681b      	ldr	r3, [r3, #0]
 800638c:	429a      	cmp	r2, r3
 800638e:	d207      	bcs.n	80063a0 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8006390:	68fb      	ldr	r3, [r7, #12]
 8006392:	689a      	ldr	r2, [r3, #8]
 8006394:	68fb      	ldr	r3, [r7, #12]
 8006396:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006398:	425b      	negs	r3, r3
 800639a:	441a      	add	r2, r3
 800639c:	68fb      	ldr	r3, [r7, #12]
 800639e:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 80063a0:	687b      	ldr	r3, [r7, #4]
 80063a2:	2b02      	cmp	r3, #2
 80063a4:	d105      	bne.n	80063b2 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80063a6:	693b      	ldr	r3, [r7, #16]
 80063a8:	2b00      	cmp	r3, #0
 80063aa:	d002      	beq.n	80063b2 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 80063ac:	693b      	ldr	r3, [r7, #16]
 80063ae:	3b01      	subs	r3, #1
 80063b0:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80063b2:	693b      	ldr	r3, [r7, #16]
 80063b4:	1c5a      	adds	r2, r3, #1
 80063b6:	68fb      	ldr	r3, [r7, #12]
 80063b8:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 80063ba:	697b      	ldr	r3, [r7, #20]
}
 80063bc:	4618      	mov	r0, r3
 80063be:	3718      	adds	r7, #24
 80063c0:	46bd      	mov	sp, r7
 80063c2:	bd80      	pop	{r7, pc}

080063c4 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 80063c4:	b580      	push	{r7, lr}
 80063c6:	b082      	sub	sp, #8
 80063c8:	af00      	add	r7, sp, #0
 80063ca:	6078      	str	r0, [r7, #4]
 80063cc:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 80063ce:	687b      	ldr	r3, [r7, #4]
 80063d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80063d2:	2b00      	cmp	r3, #0
 80063d4:	d018      	beq.n	8006408 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80063d6:	687b      	ldr	r3, [r7, #4]
 80063d8:	68da      	ldr	r2, [r3, #12]
 80063da:	687b      	ldr	r3, [r7, #4]
 80063dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80063de:	441a      	add	r2, r3
 80063e0:	687b      	ldr	r3, [r7, #4]
 80063e2:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 80063e4:	687b      	ldr	r3, [r7, #4]
 80063e6:	68da      	ldr	r2, [r3, #12]
 80063e8:	687b      	ldr	r3, [r7, #4]
 80063ea:	689b      	ldr	r3, [r3, #8]
 80063ec:	429a      	cmp	r2, r3
 80063ee:	d303      	bcc.n	80063f8 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 80063f0:	687b      	ldr	r3, [r7, #4]
 80063f2:	681a      	ldr	r2, [r3, #0]
 80063f4:	687b      	ldr	r3, [r7, #4]
 80063f6:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80063f8:	687b      	ldr	r3, [r7, #4]
 80063fa:	68d9      	ldr	r1, [r3, #12]
 80063fc:	687b      	ldr	r3, [r7, #4]
 80063fe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006400:	461a      	mov	r2, r3
 8006402:	6838      	ldr	r0, [r7, #0]
 8006404:	f002 ff35 	bl	8009272 <memcpy>
	}
}
 8006408:	bf00      	nop
 800640a:	3708      	adds	r7, #8
 800640c:	46bd      	mov	sp, r7
 800640e:	bd80      	pop	{r7, pc}

08006410 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8006410:	b580      	push	{r7, lr}
 8006412:	b084      	sub	sp, #16
 8006414:	af00      	add	r7, sp, #0
 8006416:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8006418:	f001 fdc6 	bl	8007fa8 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800641c:	687b      	ldr	r3, [r7, #4]
 800641e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8006422:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8006424:	e011      	b.n	800644a <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8006426:	687b      	ldr	r3, [r7, #4]
 8006428:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800642a:	2b00      	cmp	r3, #0
 800642c:	d012      	beq.n	8006454 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800642e:	687b      	ldr	r3, [r7, #4]
 8006430:	3324      	adds	r3, #36	@ 0x24
 8006432:	4618      	mov	r0, r3
 8006434:	f000 fd86 	bl	8006f44 <xTaskRemoveFromEventList>
 8006438:	4603      	mov	r3, r0
 800643a:	2b00      	cmp	r3, #0
 800643c:	d001      	beq.n	8006442 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800643e:	f000 fe5f 	bl	8007100 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8006442:	7bfb      	ldrb	r3, [r7, #15]
 8006444:	3b01      	subs	r3, #1
 8006446:	b2db      	uxtb	r3, r3
 8006448:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800644a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800644e:	2b00      	cmp	r3, #0
 8006450:	dce9      	bgt.n	8006426 <prvUnlockQueue+0x16>
 8006452:	e000      	b.n	8006456 <prvUnlockQueue+0x46>
					break;
 8006454:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8006456:	687b      	ldr	r3, [r7, #4]
 8006458:	22ff      	movs	r2, #255	@ 0xff
 800645a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 800645e:	f001 fdd5 	bl	800800c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8006462:	f001 fda1 	bl	8007fa8 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8006466:	687b      	ldr	r3, [r7, #4]
 8006468:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800646c:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800646e:	e011      	b.n	8006494 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8006470:	687b      	ldr	r3, [r7, #4]
 8006472:	691b      	ldr	r3, [r3, #16]
 8006474:	2b00      	cmp	r3, #0
 8006476:	d012      	beq.n	800649e <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8006478:	687b      	ldr	r3, [r7, #4]
 800647a:	3310      	adds	r3, #16
 800647c:	4618      	mov	r0, r3
 800647e:	f000 fd61 	bl	8006f44 <xTaskRemoveFromEventList>
 8006482:	4603      	mov	r3, r0
 8006484:	2b00      	cmp	r3, #0
 8006486:	d001      	beq.n	800648c <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8006488:	f000 fe3a 	bl	8007100 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800648c:	7bbb      	ldrb	r3, [r7, #14]
 800648e:	3b01      	subs	r3, #1
 8006490:	b2db      	uxtb	r3, r3
 8006492:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8006494:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8006498:	2b00      	cmp	r3, #0
 800649a:	dce9      	bgt.n	8006470 <prvUnlockQueue+0x60>
 800649c:	e000      	b.n	80064a0 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800649e:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 80064a0:	687b      	ldr	r3, [r7, #4]
 80064a2:	22ff      	movs	r2, #255	@ 0xff
 80064a4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 80064a8:	f001 fdb0 	bl	800800c <vPortExitCritical>
}
 80064ac:	bf00      	nop
 80064ae:	3710      	adds	r7, #16
 80064b0:	46bd      	mov	sp, r7
 80064b2:	bd80      	pop	{r7, pc}

080064b4 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 80064b4:	b580      	push	{r7, lr}
 80064b6:	b084      	sub	sp, #16
 80064b8:	af00      	add	r7, sp, #0
 80064ba:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80064bc:	f001 fd74 	bl	8007fa8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 80064c0:	687b      	ldr	r3, [r7, #4]
 80064c2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80064c4:	2b00      	cmp	r3, #0
 80064c6:	d102      	bne.n	80064ce <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 80064c8:	2301      	movs	r3, #1
 80064ca:	60fb      	str	r3, [r7, #12]
 80064cc:	e001      	b.n	80064d2 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 80064ce:	2300      	movs	r3, #0
 80064d0:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80064d2:	f001 fd9b 	bl	800800c <vPortExitCritical>

	return xReturn;
 80064d6:	68fb      	ldr	r3, [r7, #12]
}
 80064d8:	4618      	mov	r0, r3
 80064da:	3710      	adds	r7, #16
 80064dc:	46bd      	mov	sp, r7
 80064de:	bd80      	pop	{r7, pc}

080064e0 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 80064e0:	b580      	push	{r7, lr}
 80064e2:	b084      	sub	sp, #16
 80064e4:	af00      	add	r7, sp, #0
 80064e6:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80064e8:	f001 fd5e 	bl	8007fa8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 80064ec:	687b      	ldr	r3, [r7, #4]
 80064ee:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80064f0:	687b      	ldr	r3, [r7, #4]
 80064f2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80064f4:	429a      	cmp	r2, r3
 80064f6:	d102      	bne.n	80064fe <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 80064f8:	2301      	movs	r3, #1
 80064fa:	60fb      	str	r3, [r7, #12]
 80064fc:	e001      	b.n	8006502 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 80064fe:	2300      	movs	r3, #0
 8006500:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8006502:	f001 fd83 	bl	800800c <vPortExitCritical>

	return xReturn;
 8006506:	68fb      	ldr	r3, [r7, #12]
}
 8006508:	4618      	mov	r0, r3
 800650a:	3710      	adds	r7, #16
 800650c:	46bd      	mov	sp, r7
 800650e:	bd80      	pop	{r7, pc}

08006510 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8006510:	b480      	push	{r7}
 8006512:	b085      	sub	sp, #20
 8006514:	af00      	add	r7, sp, #0
 8006516:	6078      	str	r0, [r7, #4]
 8006518:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800651a:	2300      	movs	r3, #0
 800651c:	60fb      	str	r3, [r7, #12]
 800651e:	e014      	b.n	800654a <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8006520:	4a0f      	ldr	r2, [pc, #60]	@ (8006560 <vQueueAddToRegistry+0x50>)
 8006522:	68fb      	ldr	r3, [r7, #12]
 8006524:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8006528:	2b00      	cmp	r3, #0
 800652a:	d10b      	bne.n	8006544 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 800652c:	490c      	ldr	r1, [pc, #48]	@ (8006560 <vQueueAddToRegistry+0x50>)
 800652e:	68fb      	ldr	r3, [r7, #12]
 8006530:	683a      	ldr	r2, [r7, #0]
 8006532:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8006536:	4a0a      	ldr	r2, [pc, #40]	@ (8006560 <vQueueAddToRegistry+0x50>)
 8006538:	68fb      	ldr	r3, [r7, #12]
 800653a:	00db      	lsls	r3, r3, #3
 800653c:	4413      	add	r3, r2
 800653e:	687a      	ldr	r2, [r7, #4]
 8006540:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8006542:	e006      	b.n	8006552 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8006544:	68fb      	ldr	r3, [r7, #12]
 8006546:	3301      	adds	r3, #1
 8006548:	60fb      	str	r3, [r7, #12]
 800654a:	68fb      	ldr	r3, [r7, #12]
 800654c:	2b07      	cmp	r3, #7
 800654e:	d9e7      	bls.n	8006520 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8006550:	bf00      	nop
 8006552:	bf00      	nop
 8006554:	3714      	adds	r7, #20
 8006556:	46bd      	mov	sp, r7
 8006558:	f85d 7b04 	ldr.w	r7, [sp], #4
 800655c:	4770      	bx	lr
 800655e:	bf00      	nop
 8006560:	20001174 	.word	0x20001174

08006564 <vQueueUnregisterQueue>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueUnregisterQueue( QueueHandle_t xQueue )
	{
 8006564:	b480      	push	{r7}
 8006566:	b085      	sub	sp, #20
 8006568:	af00      	add	r7, sp, #0
 800656a:	6078      	str	r0, [r7, #4]
	UBaseType_t ux;

		/* See if the handle of the queue being unregistered in actually in the
		registry. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800656c:	2300      	movs	r3, #0
 800656e:	60fb      	str	r3, [r7, #12]
 8006570:	e016      	b.n	80065a0 <vQueueUnregisterQueue+0x3c>
		{
			if( xQueueRegistry[ ux ].xHandle == xQueue )
 8006572:	4a10      	ldr	r2, [pc, #64]	@ (80065b4 <vQueueUnregisterQueue+0x50>)
 8006574:	68fb      	ldr	r3, [r7, #12]
 8006576:	00db      	lsls	r3, r3, #3
 8006578:	4413      	add	r3, r2
 800657a:	685b      	ldr	r3, [r3, #4]
 800657c:	687a      	ldr	r2, [r7, #4]
 800657e:	429a      	cmp	r2, r3
 8006580:	d10b      	bne.n	800659a <vQueueUnregisterQueue+0x36>
			{
				/* Set the name to NULL to show that this slot if free again. */
				xQueueRegistry[ ux ].pcQueueName = NULL;
 8006582:	4a0c      	ldr	r2, [pc, #48]	@ (80065b4 <vQueueUnregisterQueue+0x50>)
 8006584:	68fb      	ldr	r3, [r7, #12]
 8006586:	2100      	movs	r1, #0
 8006588:	f842 1033 	str.w	r1, [r2, r3, lsl #3]

				/* Set the handle to NULL to ensure the same queue handle cannot
				appear in the registry twice if it is added, removed, then
				added again. */
				xQueueRegistry[ ux ].xHandle = ( QueueHandle_t ) 0;
 800658c:	4a09      	ldr	r2, [pc, #36]	@ (80065b4 <vQueueUnregisterQueue+0x50>)
 800658e:	68fb      	ldr	r3, [r7, #12]
 8006590:	00db      	lsls	r3, r3, #3
 8006592:	4413      	add	r3, r2
 8006594:	2200      	movs	r2, #0
 8006596:	605a      	str	r2, [r3, #4]
				break;
 8006598:	e006      	b.n	80065a8 <vQueueUnregisterQueue+0x44>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800659a:	68fb      	ldr	r3, [r7, #12]
 800659c:	3301      	adds	r3, #1
 800659e:	60fb      	str	r3, [r7, #12]
 80065a0:	68fb      	ldr	r3, [r7, #12]
 80065a2:	2b07      	cmp	r3, #7
 80065a4:	d9e5      	bls.n	8006572 <vQueueUnregisterQueue+0xe>
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

	} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
 80065a6:	bf00      	nop
 80065a8:	bf00      	nop
 80065aa:	3714      	adds	r7, #20
 80065ac:	46bd      	mov	sp, r7
 80065ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065b2:	4770      	bx	lr
 80065b4:	20001174 	.word	0x20001174

080065b8 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80065b8:	b580      	push	{r7, lr}
 80065ba:	b086      	sub	sp, #24
 80065bc:	af00      	add	r7, sp, #0
 80065be:	60f8      	str	r0, [r7, #12]
 80065c0:	60b9      	str	r1, [r7, #8]
 80065c2:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 80065c4:	68fb      	ldr	r3, [r7, #12]
 80065c6:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 80065c8:	f001 fcee 	bl	8007fa8 <vPortEnterCritical>
 80065cc:	697b      	ldr	r3, [r7, #20]
 80065ce:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80065d2:	b25b      	sxtb	r3, r3
 80065d4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80065d8:	d103      	bne.n	80065e2 <vQueueWaitForMessageRestricted+0x2a>
 80065da:	697b      	ldr	r3, [r7, #20]
 80065dc:	2200      	movs	r2, #0
 80065de:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80065e2:	697b      	ldr	r3, [r7, #20]
 80065e4:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80065e8:	b25b      	sxtb	r3, r3
 80065ea:	f1b3 3fff 	cmp.w	r3, #4294967295
 80065ee:	d103      	bne.n	80065f8 <vQueueWaitForMessageRestricted+0x40>
 80065f0:	697b      	ldr	r3, [r7, #20]
 80065f2:	2200      	movs	r2, #0
 80065f4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80065f8:	f001 fd08 	bl	800800c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 80065fc:	697b      	ldr	r3, [r7, #20]
 80065fe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006600:	2b00      	cmp	r3, #0
 8006602:	d106      	bne.n	8006612 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8006604:	697b      	ldr	r3, [r7, #20]
 8006606:	3324      	adds	r3, #36	@ 0x24
 8006608:	687a      	ldr	r2, [r7, #4]
 800660a:	68b9      	ldr	r1, [r7, #8]
 800660c:	4618      	mov	r0, r3
 800660e:	f000 fc6d 	bl	8006eec <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8006612:	6978      	ldr	r0, [r7, #20]
 8006614:	f7ff fefc 	bl	8006410 <prvUnlockQueue>
	}
 8006618:	bf00      	nop
 800661a:	3718      	adds	r7, #24
 800661c:	46bd      	mov	sp, r7
 800661e:	bd80      	pop	{r7, pc}

08006620 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8006620:	b580      	push	{r7, lr}
 8006622:	b08e      	sub	sp, #56	@ 0x38
 8006624:	af04      	add	r7, sp, #16
 8006626:	60f8      	str	r0, [r7, #12]
 8006628:	60b9      	str	r1, [r7, #8]
 800662a:	607a      	str	r2, [r7, #4]
 800662c:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800662e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006630:	2b00      	cmp	r3, #0
 8006632:	d10b      	bne.n	800664c <xTaskCreateStatic+0x2c>
	__asm volatile
 8006634:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006638:	f383 8811 	msr	BASEPRI, r3
 800663c:	f3bf 8f6f 	isb	sy
 8006640:	f3bf 8f4f 	dsb	sy
 8006644:	623b      	str	r3, [r7, #32]
}
 8006646:	bf00      	nop
 8006648:	bf00      	nop
 800664a:	e7fd      	b.n	8006648 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800664c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800664e:	2b00      	cmp	r3, #0
 8006650:	d10b      	bne.n	800666a <xTaskCreateStatic+0x4a>
	__asm volatile
 8006652:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006656:	f383 8811 	msr	BASEPRI, r3
 800665a:	f3bf 8f6f 	isb	sy
 800665e:	f3bf 8f4f 	dsb	sy
 8006662:	61fb      	str	r3, [r7, #28]
}
 8006664:	bf00      	nop
 8006666:	bf00      	nop
 8006668:	e7fd      	b.n	8006666 <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800666a:	23a8      	movs	r3, #168	@ 0xa8
 800666c:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800666e:	693b      	ldr	r3, [r7, #16]
 8006670:	2ba8      	cmp	r3, #168	@ 0xa8
 8006672:	d00b      	beq.n	800668c <xTaskCreateStatic+0x6c>
	__asm volatile
 8006674:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006678:	f383 8811 	msr	BASEPRI, r3
 800667c:	f3bf 8f6f 	isb	sy
 8006680:	f3bf 8f4f 	dsb	sy
 8006684:	61bb      	str	r3, [r7, #24]
}
 8006686:	bf00      	nop
 8006688:	bf00      	nop
 800668a:	e7fd      	b.n	8006688 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800668c:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800668e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006690:	2b00      	cmp	r3, #0
 8006692:	d01e      	beq.n	80066d2 <xTaskCreateStatic+0xb2>
 8006694:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006696:	2b00      	cmp	r3, #0
 8006698:	d01b      	beq.n	80066d2 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800669a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800669c:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800669e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80066a0:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80066a2:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 80066a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80066a6:	2202      	movs	r2, #2
 80066a8:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 80066ac:	2300      	movs	r3, #0
 80066ae:	9303      	str	r3, [sp, #12]
 80066b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80066b2:	9302      	str	r3, [sp, #8]
 80066b4:	f107 0314 	add.w	r3, r7, #20
 80066b8:	9301      	str	r3, [sp, #4]
 80066ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80066bc:	9300      	str	r3, [sp, #0]
 80066be:	683b      	ldr	r3, [r7, #0]
 80066c0:	687a      	ldr	r2, [r7, #4]
 80066c2:	68b9      	ldr	r1, [r7, #8]
 80066c4:	68f8      	ldr	r0, [r7, #12]
 80066c6:	f000 f851 	bl	800676c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80066ca:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80066cc:	f000 f8f6 	bl	80068bc <prvAddNewTaskToReadyList>
 80066d0:	e001      	b.n	80066d6 <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 80066d2:	2300      	movs	r3, #0
 80066d4:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 80066d6:	697b      	ldr	r3, [r7, #20]
	}
 80066d8:	4618      	mov	r0, r3
 80066da:	3728      	adds	r7, #40	@ 0x28
 80066dc:	46bd      	mov	sp, r7
 80066de:	bd80      	pop	{r7, pc}

080066e0 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 80066e0:	b580      	push	{r7, lr}
 80066e2:	b08c      	sub	sp, #48	@ 0x30
 80066e4:	af04      	add	r7, sp, #16
 80066e6:	60f8      	str	r0, [r7, #12]
 80066e8:	60b9      	str	r1, [r7, #8]
 80066ea:	603b      	str	r3, [r7, #0]
 80066ec:	4613      	mov	r3, r2
 80066ee:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 80066f0:	88fb      	ldrh	r3, [r7, #6]
 80066f2:	009b      	lsls	r3, r3, #2
 80066f4:	4618      	mov	r0, r3
 80066f6:	f001 fd79 	bl	80081ec <pvPortMalloc>
 80066fa:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 80066fc:	697b      	ldr	r3, [r7, #20]
 80066fe:	2b00      	cmp	r3, #0
 8006700:	d00e      	beq.n	8006720 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8006702:	20a8      	movs	r0, #168	@ 0xa8
 8006704:	f001 fd72 	bl	80081ec <pvPortMalloc>
 8006708:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800670a:	69fb      	ldr	r3, [r7, #28]
 800670c:	2b00      	cmp	r3, #0
 800670e:	d003      	beq.n	8006718 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8006710:	69fb      	ldr	r3, [r7, #28]
 8006712:	697a      	ldr	r2, [r7, #20]
 8006714:	631a      	str	r2, [r3, #48]	@ 0x30
 8006716:	e005      	b.n	8006724 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8006718:	6978      	ldr	r0, [r7, #20]
 800671a:	f001 fe35 	bl	8008388 <vPortFree>
 800671e:	e001      	b.n	8006724 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8006720:	2300      	movs	r3, #0
 8006722:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8006724:	69fb      	ldr	r3, [r7, #28]
 8006726:	2b00      	cmp	r3, #0
 8006728:	d017      	beq.n	800675a <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800672a:	69fb      	ldr	r3, [r7, #28]
 800672c:	2200      	movs	r2, #0
 800672e:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8006732:	88fa      	ldrh	r2, [r7, #6]
 8006734:	2300      	movs	r3, #0
 8006736:	9303      	str	r3, [sp, #12]
 8006738:	69fb      	ldr	r3, [r7, #28]
 800673a:	9302      	str	r3, [sp, #8]
 800673c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800673e:	9301      	str	r3, [sp, #4]
 8006740:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006742:	9300      	str	r3, [sp, #0]
 8006744:	683b      	ldr	r3, [r7, #0]
 8006746:	68b9      	ldr	r1, [r7, #8]
 8006748:	68f8      	ldr	r0, [r7, #12]
 800674a:	f000 f80f 	bl	800676c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800674e:	69f8      	ldr	r0, [r7, #28]
 8006750:	f000 f8b4 	bl	80068bc <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8006754:	2301      	movs	r3, #1
 8006756:	61bb      	str	r3, [r7, #24]
 8006758:	e002      	b.n	8006760 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800675a:	f04f 33ff 	mov.w	r3, #4294967295
 800675e:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8006760:	69bb      	ldr	r3, [r7, #24]
	}
 8006762:	4618      	mov	r0, r3
 8006764:	3720      	adds	r7, #32
 8006766:	46bd      	mov	sp, r7
 8006768:	bd80      	pop	{r7, pc}
	...

0800676c <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800676c:	b580      	push	{r7, lr}
 800676e:	b088      	sub	sp, #32
 8006770:	af00      	add	r7, sp, #0
 8006772:	60f8      	str	r0, [r7, #12]
 8006774:	60b9      	str	r1, [r7, #8]
 8006776:	607a      	str	r2, [r7, #4]
 8006778:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800677a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800677c:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 800677e:	687b      	ldr	r3, [r7, #4]
 8006780:	009b      	lsls	r3, r3, #2
 8006782:	461a      	mov	r2, r3
 8006784:	21a5      	movs	r1, #165	@ 0xa5
 8006786:	f002 fc9e 	bl	80090c6 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800678a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800678c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800678e:	687b      	ldr	r3, [r7, #4]
 8006790:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8006794:	3b01      	subs	r3, #1
 8006796:	009b      	lsls	r3, r3, #2
 8006798:	4413      	add	r3, r2
 800679a:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 800679c:	69bb      	ldr	r3, [r7, #24]
 800679e:	f023 0307 	bic.w	r3, r3, #7
 80067a2:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 80067a4:	69bb      	ldr	r3, [r7, #24]
 80067a6:	f003 0307 	and.w	r3, r3, #7
 80067aa:	2b00      	cmp	r3, #0
 80067ac:	d00b      	beq.n	80067c6 <prvInitialiseNewTask+0x5a>
	__asm volatile
 80067ae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80067b2:	f383 8811 	msr	BASEPRI, r3
 80067b6:	f3bf 8f6f 	isb	sy
 80067ba:	f3bf 8f4f 	dsb	sy
 80067be:	617b      	str	r3, [r7, #20]
}
 80067c0:	bf00      	nop
 80067c2:	bf00      	nop
 80067c4:	e7fd      	b.n	80067c2 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 80067c6:	68bb      	ldr	r3, [r7, #8]
 80067c8:	2b00      	cmp	r3, #0
 80067ca:	d01f      	beq.n	800680c <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80067cc:	2300      	movs	r3, #0
 80067ce:	61fb      	str	r3, [r7, #28]
 80067d0:	e012      	b.n	80067f8 <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80067d2:	68ba      	ldr	r2, [r7, #8]
 80067d4:	69fb      	ldr	r3, [r7, #28]
 80067d6:	4413      	add	r3, r2
 80067d8:	7819      	ldrb	r1, [r3, #0]
 80067da:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80067dc:	69fb      	ldr	r3, [r7, #28]
 80067de:	4413      	add	r3, r2
 80067e0:	3334      	adds	r3, #52	@ 0x34
 80067e2:	460a      	mov	r2, r1
 80067e4:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 80067e6:	68ba      	ldr	r2, [r7, #8]
 80067e8:	69fb      	ldr	r3, [r7, #28]
 80067ea:	4413      	add	r3, r2
 80067ec:	781b      	ldrb	r3, [r3, #0]
 80067ee:	2b00      	cmp	r3, #0
 80067f0:	d006      	beq.n	8006800 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80067f2:	69fb      	ldr	r3, [r7, #28]
 80067f4:	3301      	adds	r3, #1
 80067f6:	61fb      	str	r3, [r7, #28]
 80067f8:	69fb      	ldr	r3, [r7, #28]
 80067fa:	2b0f      	cmp	r3, #15
 80067fc:	d9e9      	bls.n	80067d2 <prvInitialiseNewTask+0x66>
 80067fe:	e000      	b.n	8006802 <prvInitialiseNewTask+0x96>
			{
				break;
 8006800:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8006802:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006804:	2200      	movs	r2, #0
 8006806:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800680a:	e003      	b.n	8006814 <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800680c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800680e:	2200      	movs	r2, #0
 8006810:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8006814:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006816:	2b37      	cmp	r3, #55	@ 0x37
 8006818:	d901      	bls.n	800681e <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800681a:	2337      	movs	r3, #55	@ 0x37
 800681c:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800681e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006820:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006822:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8006824:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006826:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006828:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 800682a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800682c:	2200      	movs	r2, #0
 800682e:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8006830:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006832:	3304      	adds	r3, #4
 8006834:	4618      	mov	r0, r3
 8006836:	f7fe fe33 	bl	80054a0 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800683a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800683c:	3318      	adds	r3, #24
 800683e:	4618      	mov	r0, r3
 8006840:	f7fe fe2e 	bl	80054a0 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8006844:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006846:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006848:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800684a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800684c:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8006850:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006852:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8006854:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006856:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006858:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800685a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800685c:	2200      	movs	r2, #0
 800685e:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8006862:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006864:	2200      	movs	r2, #0
 8006866:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 800686a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800686c:	3354      	adds	r3, #84	@ 0x54
 800686e:	224c      	movs	r2, #76	@ 0x4c
 8006870:	2100      	movs	r1, #0
 8006872:	4618      	mov	r0, r3
 8006874:	f002 fc27 	bl	80090c6 <memset>
 8006878:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800687a:	4a0d      	ldr	r2, [pc, #52]	@ (80068b0 <prvInitialiseNewTask+0x144>)
 800687c:	659a      	str	r2, [r3, #88]	@ 0x58
 800687e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006880:	4a0c      	ldr	r2, [pc, #48]	@ (80068b4 <prvInitialiseNewTask+0x148>)
 8006882:	65da      	str	r2, [r3, #92]	@ 0x5c
 8006884:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006886:	4a0c      	ldr	r2, [pc, #48]	@ (80068b8 <prvInitialiseNewTask+0x14c>)
 8006888:	661a      	str	r2, [r3, #96]	@ 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800688a:	683a      	ldr	r2, [r7, #0]
 800688c:	68f9      	ldr	r1, [r7, #12]
 800688e:	69b8      	ldr	r0, [r7, #24]
 8006890:	f001 fa5a 	bl	8007d48 <pxPortInitialiseStack>
 8006894:	4602      	mov	r2, r0
 8006896:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006898:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 800689a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800689c:	2b00      	cmp	r3, #0
 800689e:	d002      	beq.n	80068a6 <prvInitialiseNewTask+0x13a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 80068a0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80068a2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80068a4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80068a6:	bf00      	nop
 80068a8:	3720      	adds	r7, #32
 80068aa:	46bd      	mov	sp, r7
 80068ac:	bd80      	pop	{r7, pc}
 80068ae:	bf00      	nop
 80068b0:	20012978 	.word	0x20012978
 80068b4:	200129e0 	.word	0x200129e0
 80068b8:	20012a48 	.word	0x20012a48

080068bc <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 80068bc:	b580      	push	{r7, lr}
 80068be:	b082      	sub	sp, #8
 80068c0:	af00      	add	r7, sp, #0
 80068c2:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 80068c4:	f001 fb70 	bl	8007fa8 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 80068c8:	4b2d      	ldr	r3, [pc, #180]	@ (8006980 <prvAddNewTaskToReadyList+0xc4>)
 80068ca:	681b      	ldr	r3, [r3, #0]
 80068cc:	3301      	adds	r3, #1
 80068ce:	4a2c      	ldr	r2, [pc, #176]	@ (8006980 <prvAddNewTaskToReadyList+0xc4>)
 80068d0:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 80068d2:	4b2c      	ldr	r3, [pc, #176]	@ (8006984 <prvAddNewTaskToReadyList+0xc8>)
 80068d4:	681b      	ldr	r3, [r3, #0]
 80068d6:	2b00      	cmp	r3, #0
 80068d8:	d109      	bne.n	80068ee <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 80068da:	4a2a      	ldr	r2, [pc, #168]	@ (8006984 <prvAddNewTaskToReadyList+0xc8>)
 80068dc:	687b      	ldr	r3, [r7, #4]
 80068de:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80068e0:	4b27      	ldr	r3, [pc, #156]	@ (8006980 <prvAddNewTaskToReadyList+0xc4>)
 80068e2:	681b      	ldr	r3, [r3, #0]
 80068e4:	2b01      	cmp	r3, #1
 80068e6:	d110      	bne.n	800690a <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 80068e8:	f000 fc2e 	bl	8007148 <prvInitialiseTaskLists>
 80068ec:	e00d      	b.n	800690a <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 80068ee:	4b26      	ldr	r3, [pc, #152]	@ (8006988 <prvAddNewTaskToReadyList+0xcc>)
 80068f0:	681b      	ldr	r3, [r3, #0]
 80068f2:	2b00      	cmp	r3, #0
 80068f4:	d109      	bne.n	800690a <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80068f6:	4b23      	ldr	r3, [pc, #140]	@ (8006984 <prvAddNewTaskToReadyList+0xc8>)
 80068f8:	681b      	ldr	r3, [r3, #0]
 80068fa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80068fc:	687b      	ldr	r3, [r7, #4]
 80068fe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006900:	429a      	cmp	r2, r3
 8006902:	d802      	bhi.n	800690a <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8006904:	4a1f      	ldr	r2, [pc, #124]	@ (8006984 <prvAddNewTaskToReadyList+0xc8>)
 8006906:	687b      	ldr	r3, [r7, #4]
 8006908:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800690a:	4b20      	ldr	r3, [pc, #128]	@ (800698c <prvAddNewTaskToReadyList+0xd0>)
 800690c:	681b      	ldr	r3, [r3, #0]
 800690e:	3301      	adds	r3, #1
 8006910:	4a1e      	ldr	r2, [pc, #120]	@ (800698c <prvAddNewTaskToReadyList+0xd0>)
 8006912:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8006914:	4b1d      	ldr	r3, [pc, #116]	@ (800698c <prvAddNewTaskToReadyList+0xd0>)
 8006916:	681a      	ldr	r2, [r3, #0]
 8006918:	687b      	ldr	r3, [r7, #4]
 800691a:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800691c:	687b      	ldr	r3, [r7, #4]
 800691e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006920:	4b1b      	ldr	r3, [pc, #108]	@ (8006990 <prvAddNewTaskToReadyList+0xd4>)
 8006922:	681b      	ldr	r3, [r3, #0]
 8006924:	429a      	cmp	r2, r3
 8006926:	d903      	bls.n	8006930 <prvAddNewTaskToReadyList+0x74>
 8006928:	687b      	ldr	r3, [r7, #4]
 800692a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800692c:	4a18      	ldr	r2, [pc, #96]	@ (8006990 <prvAddNewTaskToReadyList+0xd4>)
 800692e:	6013      	str	r3, [r2, #0]
 8006930:	687b      	ldr	r3, [r7, #4]
 8006932:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006934:	4613      	mov	r3, r2
 8006936:	009b      	lsls	r3, r3, #2
 8006938:	4413      	add	r3, r2
 800693a:	009b      	lsls	r3, r3, #2
 800693c:	4a15      	ldr	r2, [pc, #84]	@ (8006994 <prvAddNewTaskToReadyList+0xd8>)
 800693e:	441a      	add	r2, r3
 8006940:	687b      	ldr	r3, [r7, #4]
 8006942:	3304      	adds	r3, #4
 8006944:	4619      	mov	r1, r3
 8006946:	4610      	mov	r0, r2
 8006948:	f7fe fdb7 	bl	80054ba <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800694c:	f001 fb5e 	bl	800800c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8006950:	4b0d      	ldr	r3, [pc, #52]	@ (8006988 <prvAddNewTaskToReadyList+0xcc>)
 8006952:	681b      	ldr	r3, [r3, #0]
 8006954:	2b00      	cmp	r3, #0
 8006956:	d00e      	beq.n	8006976 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8006958:	4b0a      	ldr	r3, [pc, #40]	@ (8006984 <prvAddNewTaskToReadyList+0xc8>)
 800695a:	681b      	ldr	r3, [r3, #0]
 800695c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800695e:	687b      	ldr	r3, [r7, #4]
 8006960:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006962:	429a      	cmp	r2, r3
 8006964:	d207      	bcs.n	8006976 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8006966:	4b0c      	ldr	r3, [pc, #48]	@ (8006998 <prvAddNewTaskToReadyList+0xdc>)
 8006968:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800696c:	601a      	str	r2, [r3, #0]
 800696e:	f3bf 8f4f 	dsb	sy
 8006972:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8006976:	bf00      	nop
 8006978:	3708      	adds	r7, #8
 800697a:	46bd      	mov	sp, r7
 800697c:	bd80      	pop	{r7, pc}
 800697e:	bf00      	nop
 8006980:	20001688 	.word	0x20001688
 8006984:	200011b4 	.word	0x200011b4
 8006988:	20001694 	.word	0x20001694
 800698c:	200016a4 	.word	0x200016a4
 8006990:	20001690 	.word	0x20001690
 8006994:	200011b8 	.word	0x200011b8
 8006998:	e000ed04 	.word	0xe000ed04

0800699c <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800699c:	b580      	push	{r7, lr}
 800699e:	b084      	sub	sp, #16
 80069a0:	af00      	add	r7, sp, #0
 80069a2:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 80069a4:	2300      	movs	r3, #0
 80069a6:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 80069a8:	687b      	ldr	r3, [r7, #4]
 80069aa:	2b00      	cmp	r3, #0
 80069ac:	d018      	beq.n	80069e0 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 80069ae:	4b14      	ldr	r3, [pc, #80]	@ (8006a00 <vTaskDelay+0x64>)
 80069b0:	681b      	ldr	r3, [r3, #0]
 80069b2:	2b00      	cmp	r3, #0
 80069b4:	d00b      	beq.n	80069ce <vTaskDelay+0x32>
	__asm volatile
 80069b6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80069ba:	f383 8811 	msr	BASEPRI, r3
 80069be:	f3bf 8f6f 	isb	sy
 80069c2:	f3bf 8f4f 	dsb	sy
 80069c6:	60bb      	str	r3, [r7, #8]
}
 80069c8:	bf00      	nop
 80069ca:	bf00      	nop
 80069cc:	e7fd      	b.n	80069ca <vTaskDelay+0x2e>
			vTaskSuspendAll();
 80069ce:	f000 f88b 	bl	8006ae8 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 80069d2:	2100      	movs	r1, #0
 80069d4:	6878      	ldr	r0, [r7, #4]
 80069d6:	f000 fe09 	bl	80075ec <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 80069da:	f000 f893 	bl	8006b04 <xTaskResumeAll>
 80069de:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 80069e0:	68fb      	ldr	r3, [r7, #12]
 80069e2:	2b00      	cmp	r3, #0
 80069e4:	d107      	bne.n	80069f6 <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 80069e6:	4b07      	ldr	r3, [pc, #28]	@ (8006a04 <vTaskDelay+0x68>)
 80069e8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80069ec:	601a      	str	r2, [r3, #0]
 80069ee:	f3bf 8f4f 	dsb	sy
 80069f2:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80069f6:	bf00      	nop
 80069f8:	3710      	adds	r7, #16
 80069fa:	46bd      	mov	sp, r7
 80069fc:	bd80      	pop	{r7, pc}
 80069fe:	bf00      	nop
 8006a00:	200016b0 	.word	0x200016b0
 8006a04:	e000ed04 	.word	0xe000ed04

08006a08 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8006a08:	b580      	push	{r7, lr}
 8006a0a:	b08a      	sub	sp, #40	@ 0x28
 8006a0c:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8006a0e:	2300      	movs	r3, #0
 8006a10:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8006a12:	2300      	movs	r3, #0
 8006a14:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8006a16:	463a      	mov	r2, r7
 8006a18:	1d39      	adds	r1, r7, #4
 8006a1a:	f107 0308 	add.w	r3, r7, #8
 8006a1e:	4618      	mov	r0, r3
 8006a20:	f7fe fcea 	bl	80053f8 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8006a24:	6839      	ldr	r1, [r7, #0]
 8006a26:	687b      	ldr	r3, [r7, #4]
 8006a28:	68ba      	ldr	r2, [r7, #8]
 8006a2a:	9202      	str	r2, [sp, #8]
 8006a2c:	9301      	str	r3, [sp, #4]
 8006a2e:	2300      	movs	r3, #0
 8006a30:	9300      	str	r3, [sp, #0]
 8006a32:	2300      	movs	r3, #0
 8006a34:	460a      	mov	r2, r1
 8006a36:	4924      	ldr	r1, [pc, #144]	@ (8006ac8 <vTaskStartScheduler+0xc0>)
 8006a38:	4824      	ldr	r0, [pc, #144]	@ (8006acc <vTaskStartScheduler+0xc4>)
 8006a3a:	f7ff fdf1 	bl	8006620 <xTaskCreateStatic>
 8006a3e:	4603      	mov	r3, r0
 8006a40:	4a23      	ldr	r2, [pc, #140]	@ (8006ad0 <vTaskStartScheduler+0xc8>)
 8006a42:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8006a44:	4b22      	ldr	r3, [pc, #136]	@ (8006ad0 <vTaskStartScheduler+0xc8>)
 8006a46:	681b      	ldr	r3, [r3, #0]
 8006a48:	2b00      	cmp	r3, #0
 8006a4a:	d002      	beq.n	8006a52 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8006a4c:	2301      	movs	r3, #1
 8006a4e:	617b      	str	r3, [r7, #20]
 8006a50:	e001      	b.n	8006a56 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8006a52:	2300      	movs	r3, #0
 8006a54:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8006a56:	697b      	ldr	r3, [r7, #20]
 8006a58:	2b01      	cmp	r3, #1
 8006a5a:	d102      	bne.n	8006a62 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8006a5c:	f000 fe1a 	bl	8007694 <xTimerCreateTimerTask>
 8006a60:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8006a62:	697b      	ldr	r3, [r7, #20]
 8006a64:	2b01      	cmp	r3, #1
 8006a66:	d11b      	bne.n	8006aa0 <vTaskStartScheduler+0x98>
	__asm volatile
 8006a68:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006a6c:	f383 8811 	msr	BASEPRI, r3
 8006a70:	f3bf 8f6f 	isb	sy
 8006a74:	f3bf 8f4f 	dsb	sy
 8006a78:	613b      	str	r3, [r7, #16]
}
 8006a7a:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8006a7c:	4b15      	ldr	r3, [pc, #84]	@ (8006ad4 <vTaskStartScheduler+0xcc>)
 8006a7e:	681b      	ldr	r3, [r3, #0]
 8006a80:	3354      	adds	r3, #84	@ 0x54
 8006a82:	4a15      	ldr	r2, [pc, #84]	@ (8006ad8 <vTaskStartScheduler+0xd0>)
 8006a84:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8006a86:	4b15      	ldr	r3, [pc, #84]	@ (8006adc <vTaskStartScheduler+0xd4>)
 8006a88:	f04f 32ff 	mov.w	r2, #4294967295
 8006a8c:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8006a8e:	4b14      	ldr	r3, [pc, #80]	@ (8006ae0 <vTaskStartScheduler+0xd8>)
 8006a90:	2201      	movs	r2, #1
 8006a92:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8006a94:	4b13      	ldr	r3, [pc, #76]	@ (8006ae4 <vTaskStartScheduler+0xdc>)
 8006a96:	2200      	movs	r2, #0
 8006a98:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8006a9a:	f001 f9e1 	bl	8007e60 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8006a9e:	e00f      	b.n	8006ac0 <vTaskStartScheduler+0xb8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8006aa0:	697b      	ldr	r3, [r7, #20]
 8006aa2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006aa6:	d10b      	bne.n	8006ac0 <vTaskStartScheduler+0xb8>
	__asm volatile
 8006aa8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006aac:	f383 8811 	msr	BASEPRI, r3
 8006ab0:	f3bf 8f6f 	isb	sy
 8006ab4:	f3bf 8f4f 	dsb	sy
 8006ab8:	60fb      	str	r3, [r7, #12]
}
 8006aba:	bf00      	nop
 8006abc:	bf00      	nop
 8006abe:	e7fd      	b.n	8006abc <vTaskStartScheduler+0xb4>
}
 8006ac0:	bf00      	nop
 8006ac2:	3718      	adds	r7, #24
 8006ac4:	46bd      	mov	sp, r7
 8006ac6:	bd80      	pop	{r7, pc}
 8006ac8:	0800b480 	.word	0x0800b480
 8006acc:	08007119 	.word	0x08007119
 8006ad0:	200016ac 	.word	0x200016ac
 8006ad4:	200011b4 	.word	0x200011b4
 8006ad8:	2000002c 	.word	0x2000002c
 8006adc:	200016a8 	.word	0x200016a8
 8006ae0:	20001694 	.word	0x20001694
 8006ae4:	2000168c 	.word	0x2000168c

08006ae8 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8006ae8:	b480      	push	{r7}
 8006aea:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8006aec:	4b04      	ldr	r3, [pc, #16]	@ (8006b00 <vTaskSuspendAll+0x18>)
 8006aee:	681b      	ldr	r3, [r3, #0]
 8006af0:	3301      	adds	r3, #1
 8006af2:	4a03      	ldr	r2, [pc, #12]	@ (8006b00 <vTaskSuspendAll+0x18>)
 8006af4:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8006af6:	bf00      	nop
 8006af8:	46bd      	mov	sp, r7
 8006afa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006afe:	4770      	bx	lr
 8006b00:	200016b0 	.word	0x200016b0

08006b04 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8006b04:	b580      	push	{r7, lr}
 8006b06:	b084      	sub	sp, #16
 8006b08:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8006b0a:	2300      	movs	r3, #0
 8006b0c:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8006b0e:	2300      	movs	r3, #0
 8006b10:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8006b12:	4b42      	ldr	r3, [pc, #264]	@ (8006c1c <xTaskResumeAll+0x118>)
 8006b14:	681b      	ldr	r3, [r3, #0]
 8006b16:	2b00      	cmp	r3, #0
 8006b18:	d10b      	bne.n	8006b32 <xTaskResumeAll+0x2e>
	__asm volatile
 8006b1a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006b1e:	f383 8811 	msr	BASEPRI, r3
 8006b22:	f3bf 8f6f 	isb	sy
 8006b26:	f3bf 8f4f 	dsb	sy
 8006b2a:	603b      	str	r3, [r7, #0]
}
 8006b2c:	bf00      	nop
 8006b2e:	bf00      	nop
 8006b30:	e7fd      	b.n	8006b2e <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8006b32:	f001 fa39 	bl	8007fa8 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8006b36:	4b39      	ldr	r3, [pc, #228]	@ (8006c1c <xTaskResumeAll+0x118>)
 8006b38:	681b      	ldr	r3, [r3, #0]
 8006b3a:	3b01      	subs	r3, #1
 8006b3c:	4a37      	ldr	r2, [pc, #220]	@ (8006c1c <xTaskResumeAll+0x118>)
 8006b3e:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006b40:	4b36      	ldr	r3, [pc, #216]	@ (8006c1c <xTaskResumeAll+0x118>)
 8006b42:	681b      	ldr	r3, [r3, #0]
 8006b44:	2b00      	cmp	r3, #0
 8006b46:	d162      	bne.n	8006c0e <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8006b48:	4b35      	ldr	r3, [pc, #212]	@ (8006c20 <xTaskResumeAll+0x11c>)
 8006b4a:	681b      	ldr	r3, [r3, #0]
 8006b4c:	2b00      	cmp	r3, #0
 8006b4e:	d05e      	beq.n	8006c0e <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8006b50:	e02f      	b.n	8006bb2 <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006b52:	4b34      	ldr	r3, [pc, #208]	@ (8006c24 <xTaskResumeAll+0x120>)
 8006b54:	68db      	ldr	r3, [r3, #12]
 8006b56:	68db      	ldr	r3, [r3, #12]
 8006b58:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8006b5a:	68fb      	ldr	r3, [r7, #12]
 8006b5c:	3318      	adds	r3, #24
 8006b5e:	4618      	mov	r0, r3
 8006b60:	f7fe fd08 	bl	8005574 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006b64:	68fb      	ldr	r3, [r7, #12]
 8006b66:	3304      	adds	r3, #4
 8006b68:	4618      	mov	r0, r3
 8006b6a:	f7fe fd03 	bl	8005574 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8006b6e:	68fb      	ldr	r3, [r7, #12]
 8006b70:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006b72:	4b2d      	ldr	r3, [pc, #180]	@ (8006c28 <xTaskResumeAll+0x124>)
 8006b74:	681b      	ldr	r3, [r3, #0]
 8006b76:	429a      	cmp	r2, r3
 8006b78:	d903      	bls.n	8006b82 <xTaskResumeAll+0x7e>
 8006b7a:	68fb      	ldr	r3, [r7, #12]
 8006b7c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006b7e:	4a2a      	ldr	r2, [pc, #168]	@ (8006c28 <xTaskResumeAll+0x124>)
 8006b80:	6013      	str	r3, [r2, #0]
 8006b82:	68fb      	ldr	r3, [r7, #12]
 8006b84:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006b86:	4613      	mov	r3, r2
 8006b88:	009b      	lsls	r3, r3, #2
 8006b8a:	4413      	add	r3, r2
 8006b8c:	009b      	lsls	r3, r3, #2
 8006b8e:	4a27      	ldr	r2, [pc, #156]	@ (8006c2c <xTaskResumeAll+0x128>)
 8006b90:	441a      	add	r2, r3
 8006b92:	68fb      	ldr	r3, [r7, #12]
 8006b94:	3304      	adds	r3, #4
 8006b96:	4619      	mov	r1, r3
 8006b98:	4610      	mov	r0, r2
 8006b9a:	f7fe fc8e 	bl	80054ba <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8006b9e:	68fb      	ldr	r3, [r7, #12]
 8006ba0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006ba2:	4b23      	ldr	r3, [pc, #140]	@ (8006c30 <xTaskResumeAll+0x12c>)
 8006ba4:	681b      	ldr	r3, [r3, #0]
 8006ba6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006ba8:	429a      	cmp	r2, r3
 8006baa:	d302      	bcc.n	8006bb2 <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 8006bac:	4b21      	ldr	r3, [pc, #132]	@ (8006c34 <xTaskResumeAll+0x130>)
 8006bae:	2201      	movs	r2, #1
 8006bb0:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8006bb2:	4b1c      	ldr	r3, [pc, #112]	@ (8006c24 <xTaskResumeAll+0x120>)
 8006bb4:	681b      	ldr	r3, [r3, #0]
 8006bb6:	2b00      	cmp	r3, #0
 8006bb8:	d1cb      	bne.n	8006b52 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8006bba:	68fb      	ldr	r3, [r7, #12]
 8006bbc:	2b00      	cmp	r3, #0
 8006bbe:	d001      	beq.n	8006bc4 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8006bc0:	f000 fb66 	bl	8007290 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8006bc4:	4b1c      	ldr	r3, [pc, #112]	@ (8006c38 <xTaskResumeAll+0x134>)
 8006bc6:	681b      	ldr	r3, [r3, #0]
 8006bc8:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8006bca:	687b      	ldr	r3, [r7, #4]
 8006bcc:	2b00      	cmp	r3, #0
 8006bce:	d010      	beq.n	8006bf2 <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8006bd0:	f000 f846 	bl	8006c60 <xTaskIncrementTick>
 8006bd4:	4603      	mov	r3, r0
 8006bd6:	2b00      	cmp	r3, #0
 8006bd8:	d002      	beq.n	8006be0 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 8006bda:	4b16      	ldr	r3, [pc, #88]	@ (8006c34 <xTaskResumeAll+0x130>)
 8006bdc:	2201      	movs	r2, #1
 8006bde:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8006be0:	687b      	ldr	r3, [r7, #4]
 8006be2:	3b01      	subs	r3, #1
 8006be4:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8006be6:	687b      	ldr	r3, [r7, #4]
 8006be8:	2b00      	cmp	r3, #0
 8006bea:	d1f1      	bne.n	8006bd0 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 8006bec:	4b12      	ldr	r3, [pc, #72]	@ (8006c38 <xTaskResumeAll+0x134>)
 8006bee:	2200      	movs	r2, #0
 8006bf0:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8006bf2:	4b10      	ldr	r3, [pc, #64]	@ (8006c34 <xTaskResumeAll+0x130>)
 8006bf4:	681b      	ldr	r3, [r3, #0]
 8006bf6:	2b00      	cmp	r3, #0
 8006bf8:	d009      	beq.n	8006c0e <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8006bfa:	2301      	movs	r3, #1
 8006bfc:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8006bfe:	4b0f      	ldr	r3, [pc, #60]	@ (8006c3c <xTaskResumeAll+0x138>)
 8006c00:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006c04:	601a      	str	r2, [r3, #0]
 8006c06:	f3bf 8f4f 	dsb	sy
 8006c0a:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8006c0e:	f001 f9fd 	bl	800800c <vPortExitCritical>

	return xAlreadyYielded;
 8006c12:	68bb      	ldr	r3, [r7, #8]
}
 8006c14:	4618      	mov	r0, r3
 8006c16:	3710      	adds	r7, #16
 8006c18:	46bd      	mov	sp, r7
 8006c1a:	bd80      	pop	{r7, pc}
 8006c1c:	200016b0 	.word	0x200016b0
 8006c20:	20001688 	.word	0x20001688
 8006c24:	20001648 	.word	0x20001648
 8006c28:	20001690 	.word	0x20001690
 8006c2c:	200011b8 	.word	0x200011b8
 8006c30:	200011b4 	.word	0x200011b4
 8006c34:	2000169c 	.word	0x2000169c
 8006c38:	20001698 	.word	0x20001698
 8006c3c:	e000ed04 	.word	0xe000ed04

08006c40 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8006c40:	b480      	push	{r7}
 8006c42:	b083      	sub	sp, #12
 8006c44:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8006c46:	4b05      	ldr	r3, [pc, #20]	@ (8006c5c <xTaskGetTickCount+0x1c>)
 8006c48:	681b      	ldr	r3, [r3, #0]
 8006c4a:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8006c4c:	687b      	ldr	r3, [r7, #4]
}
 8006c4e:	4618      	mov	r0, r3
 8006c50:	370c      	adds	r7, #12
 8006c52:	46bd      	mov	sp, r7
 8006c54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c58:	4770      	bx	lr
 8006c5a:	bf00      	nop
 8006c5c:	2000168c 	.word	0x2000168c

08006c60 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8006c60:	b580      	push	{r7, lr}
 8006c62:	b086      	sub	sp, #24
 8006c64:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8006c66:	2300      	movs	r3, #0
 8006c68:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006c6a:	4b4f      	ldr	r3, [pc, #316]	@ (8006da8 <xTaskIncrementTick+0x148>)
 8006c6c:	681b      	ldr	r3, [r3, #0]
 8006c6e:	2b00      	cmp	r3, #0
 8006c70:	f040 8090 	bne.w	8006d94 <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8006c74:	4b4d      	ldr	r3, [pc, #308]	@ (8006dac <xTaskIncrementTick+0x14c>)
 8006c76:	681b      	ldr	r3, [r3, #0]
 8006c78:	3301      	adds	r3, #1
 8006c7a:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8006c7c:	4a4b      	ldr	r2, [pc, #300]	@ (8006dac <xTaskIncrementTick+0x14c>)
 8006c7e:	693b      	ldr	r3, [r7, #16]
 8006c80:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8006c82:	693b      	ldr	r3, [r7, #16]
 8006c84:	2b00      	cmp	r3, #0
 8006c86:	d121      	bne.n	8006ccc <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8006c88:	4b49      	ldr	r3, [pc, #292]	@ (8006db0 <xTaskIncrementTick+0x150>)
 8006c8a:	681b      	ldr	r3, [r3, #0]
 8006c8c:	681b      	ldr	r3, [r3, #0]
 8006c8e:	2b00      	cmp	r3, #0
 8006c90:	d00b      	beq.n	8006caa <xTaskIncrementTick+0x4a>
	__asm volatile
 8006c92:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006c96:	f383 8811 	msr	BASEPRI, r3
 8006c9a:	f3bf 8f6f 	isb	sy
 8006c9e:	f3bf 8f4f 	dsb	sy
 8006ca2:	603b      	str	r3, [r7, #0]
}
 8006ca4:	bf00      	nop
 8006ca6:	bf00      	nop
 8006ca8:	e7fd      	b.n	8006ca6 <xTaskIncrementTick+0x46>
 8006caa:	4b41      	ldr	r3, [pc, #260]	@ (8006db0 <xTaskIncrementTick+0x150>)
 8006cac:	681b      	ldr	r3, [r3, #0]
 8006cae:	60fb      	str	r3, [r7, #12]
 8006cb0:	4b40      	ldr	r3, [pc, #256]	@ (8006db4 <xTaskIncrementTick+0x154>)
 8006cb2:	681b      	ldr	r3, [r3, #0]
 8006cb4:	4a3e      	ldr	r2, [pc, #248]	@ (8006db0 <xTaskIncrementTick+0x150>)
 8006cb6:	6013      	str	r3, [r2, #0]
 8006cb8:	4a3e      	ldr	r2, [pc, #248]	@ (8006db4 <xTaskIncrementTick+0x154>)
 8006cba:	68fb      	ldr	r3, [r7, #12]
 8006cbc:	6013      	str	r3, [r2, #0]
 8006cbe:	4b3e      	ldr	r3, [pc, #248]	@ (8006db8 <xTaskIncrementTick+0x158>)
 8006cc0:	681b      	ldr	r3, [r3, #0]
 8006cc2:	3301      	adds	r3, #1
 8006cc4:	4a3c      	ldr	r2, [pc, #240]	@ (8006db8 <xTaskIncrementTick+0x158>)
 8006cc6:	6013      	str	r3, [r2, #0]
 8006cc8:	f000 fae2 	bl	8007290 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8006ccc:	4b3b      	ldr	r3, [pc, #236]	@ (8006dbc <xTaskIncrementTick+0x15c>)
 8006cce:	681b      	ldr	r3, [r3, #0]
 8006cd0:	693a      	ldr	r2, [r7, #16]
 8006cd2:	429a      	cmp	r2, r3
 8006cd4:	d349      	bcc.n	8006d6a <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006cd6:	4b36      	ldr	r3, [pc, #216]	@ (8006db0 <xTaskIncrementTick+0x150>)
 8006cd8:	681b      	ldr	r3, [r3, #0]
 8006cda:	681b      	ldr	r3, [r3, #0]
 8006cdc:	2b00      	cmp	r3, #0
 8006cde:	d104      	bne.n	8006cea <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006ce0:	4b36      	ldr	r3, [pc, #216]	@ (8006dbc <xTaskIncrementTick+0x15c>)
 8006ce2:	f04f 32ff 	mov.w	r2, #4294967295
 8006ce6:	601a      	str	r2, [r3, #0]
					break;
 8006ce8:	e03f      	b.n	8006d6a <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006cea:	4b31      	ldr	r3, [pc, #196]	@ (8006db0 <xTaskIncrementTick+0x150>)
 8006cec:	681b      	ldr	r3, [r3, #0]
 8006cee:	68db      	ldr	r3, [r3, #12]
 8006cf0:	68db      	ldr	r3, [r3, #12]
 8006cf2:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8006cf4:	68bb      	ldr	r3, [r7, #8]
 8006cf6:	685b      	ldr	r3, [r3, #4]
 8006cf8:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8006cfa:	693a      	ldr	r2, [r7, #16]
 8006cfc:	687b      	ldr	r3, [r7, #4]
 8006cfe:	429a      	cmp	r2, r3
 8006d00:	d203      	bcs.n	8006d0a <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8006d02:	4a2e      	ldr	r2, [pc, #184]	@ (8006dbc <xTaskIncrementTick+0x15c>)
 8006d04:	687b      	ldr	r3, [r7, #4]
 8006d06:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8006d08:	e02f      	b.n	8006d6a <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006d0a:	68bb      	ldr	r3, [r7, #8]
 8006d0c:	3304      	adds	r3, #4
 8006d0e:	4618      	mov	r0, r3
 8006d10:	f7fe fc30 	bl	8005574 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8006d14:	68bb      	ldr	r3, [r7, #8]
 8006d16:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006d18:	2b00      	cmp	r3, #0
 8006d1a:	d004      	beq.n	8006d26 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8006d1c:	68bb      	ldr	r3, [r7, #8]
 8006d1e:	3318      	adds	r3, #24
 8006d20:	4618      	mov	r0, r3
 8006d22:	f7fe fc27 	bl	8005574 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8006d26:	68bb      	ldr	r3, [r7, #8]
 8006d28:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006d2a:	4b25      	ldr	r3, [pc, #148]	@ (8006dc0 <xTaskIncrementTick+0x160>)
 8006d2c:	681b      	ldr	r3, [r3, #0]
 8006d2e:	429a      	cmp	r2, r3
 8006d30:	d903      	bls.n	8006d3a <xTaskIncrementTick+0xda>
 8006d32:	68bb      	ldr	r3, [r7, #8]
 8006d34:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006d36:	4a22      	ldr	r2, [pc, #136]	@ (8006dc0 <xTaskIncrementTick+0x160>)
 8006d38:	6013      	str	r3, [r2, #0]
 8006d3a:	68bb      	ldr	r3, [r7, #8]
 8006d3c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006d3e:	4613      	mov	r3, r2
 8006d40:	009b      	lsls	r3, r3, #2
 8006d42:	4413      	add	r3, r2
 8006d44:	009b      	lsls	r3, r3, #2
 8006d46:	4a1f      	ldr	r2, [pc, #124]	@ (8006dc4 <xTaskIncrementTick+0x164>)
 8006d48:	441a      	add	r2, r3
 8006d4a:	68bb      	ldr	r3, [r7, #8]
 8006d4c:	3304      	adds	r3, #4
 8006d4e:	4619      	mov	r1, r3
 8006d50:	4610      	mov	r0, r2
 8006d52:	f7fe fbb2 	bl	80054ba <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8006d56:	68bb      	ldr	r3, [r7, #8]
 8006d58:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006d5a:	4b1b      	ldr	r3, [pc, #108]	@ (8006dc8 <xTaskIncrementTick+0x168>)
 8006d5c:	681b      	ldr	r3, [r3, #0]
 8006d5e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006d60:	429a      	cmp	r2, r3
 8006d62:	d3b8      	bcc.n	8006cd6 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8006d64:	2301      	movs	r3, #1
 8006d66:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8006d68:	e7b5      	b.n	8006cd6 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8006d6a:	4b17      	ldr	r3, [pc, #92]	@ (8006dc8 <xTaskIncrementTick+0x168>)
 8006d6c:	681b      	ldr	r3, [r3, #0]
 8006d6e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006d70:	4914      	ldr	r1, [pc, #80]	@ (8006dc4 <xTaskIncrementTick+0x164>)
 8006d72:	4613      	mov	r3, r2
 8006d74:	009b      	lsls	r3, r3, #2
 8006d76:	4413      	add	r3, r2
 8006d78:	009b      	lsls	r3, r3, #2
 8006d7a:	440b      	add	r3, r1
 8006d7c:	681b      	ldr	r3, [r3, #0]
 8006d7e:	2b01      	cmp	r3, #1
 8006d80:	d901      	bls.n	8006d86 <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 8006d82:	2301      	movs	r3, #1
 8006d84:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8006d86:	4b11      	ldr	r3, [pc, #68]	@ (8006dcc <xTaskIncrementTick+0x16c>)
 8006d88:	681b      	ldr	r3, [r3, #0]
 8006d8a:	2b00      	cmp	r3, #0
 8006d8c:	d007      	beq.n	8006d9e <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 8006d8e:	2301      	movs	r3, #1
 8006d90:	617b      	str	r3, [r7, #20]
 8006d92:	e004      	b.n	8006d9e <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8006d94:	4b0e      	ldr	r3, [pc, #56]	@ (8006dd0 <xTaskIncrementTick+0x170>)
 8006d96:	681b      	ldr	r3, [r3, #0]
 8006d98:	3301      	adds	r3, #1
 8006d9a:	4a0d      	ldr	r2, [pc, #52]	@ (8006dd0 <xTaskIncrementTick+0x170>)
 8006d9c:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8006d9e:	697b      	ldr	r3, [r7, #20]
}
 8006da0:	4618      	mov	r0, r3
 8006da2:	3718      	adds	r7, #24
 8006da4:	46bd      	mov	sp, r7
 8006da6:	bd80      	pop	{r7, pc}
 8006da8:	200016b0 	.word	0x200016b0
 8006dac:	2000168c 	.word	0x2000168c
 8006db0:	20001640 	.word	0x20001640
 8006db4:	20001644 	.word	0x20001644
 8006db8:	200016a0 	.word	0x200016a0
 8006dbc:	200016a8 	.word	0x200016a8
 8006dc0:	20001690 	.word	0x20001690
 8006dc4:	200011b8 	.word	0x200011b8
 8006dc8:	200011b4 	.word	0x200011b4
 8006dcc:	2000169c 	.word	0x2000169c
 8006dd0:	20001698 	.word	0x20001698

08006dd4 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8006dd4:	b480      	push	{r7}
 8006dd6:	b085      	sub	sp, #20
 8006dd8:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8006dda:	4b2b      	ldr	r3, [pc, #172]	@ (8006e88 <vTaskSwitchContext+0xb4>)
 8006ddc:	681b      	ldr	r3, [r3, #0]
 8006dde:	2b00      	cmp	r3, #0
 8006de0:	d003      	beq.n	8006dea <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8006de2:	4b2a      	ldr	r3, [pc, #168]	@ (8006e8c <vTaskSwitchContext+0xb8>)
 8006de4:	2201      	movs	r2, #1
 8006de6:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8006de8:	e047      	b.n	8006e7a <vTaskSwitchContext+0xa6>
		xYieldPending = pdFALSE;
 8006dea:	4b28      	ldr	r3, [pc, #160]	@ (8006e8c <vTaskSwitchContext+0xb8>)
 8006dec:	2200      	movs	r2, #0
 8006dee:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006df0:	4b27      	ldr	r3, [pc, #156]	@ (8006e90 <vTaskSwitchContext+0xbc>)
 8006df2:	681b      	ldr	r3, [r3, #0]
 8006df4:	60fb      	str	r3, [r7, #12]
 8006df6:	e011      	b.n	8006e1c <vTaskSwitchContext+0x48>
 8006df8:	68fb      	ldr	r3, [r7, #12]
 8006dfa:	2b00      	cmp	r3, #0
 8006dfc:	d10b      	bne.n	8006e16 <vTaskSwitchContext+0x42>
	__asm volatile
 8006dfe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006e02:	f383 8811 	msr	BASEPRI, r3
 8006e06:	f3bf 8f6f 	isb	sy
 8006e0a:	f3bf 8f4f 	dsb	sy
 8006e0e:	607b      	str	r3, [r7, #4]
}
 8006e10:	bf00      	nop
 8006e12:	bf00      	nop
 8006e14:	e7fd      	b.n	8006e12 <vTaskSwitchContext+0x3e>
 8006e16:	68fb      	ldr	r3, [r7, #12]
 8006e18:	3b01      	subs	r3, #1
 8006e1a:	60fb      	str	r3, [r7, #12]
 8006e1c:	491d      	ldr	r1, [pc, #116]	@ (8006e94 <vTaskSwitchContext+0xc0>)
 8006e1e:	68fa      	ldr	r2, [r7, #12]
 8006e20:	4613      	mov	r3, r2
 8006e22:	009b      	lsls	r3, r3, #2
 8006e24:	4413      	add	r3, r2
 8006e26:	009b      	lsls	r3, r3, #2
 8006e28:	440b      	add	r3, r1
 8006e2a:	681b      	ldr	r3, [r3, #0]
 8006e2c:	2b00      	cmp	r3, #0
 8006e2e:	d0e3      	beq.n	8006df8 <vTaskSwitchContext+0x24>
 8006e30:	68fa      	ldr	r2, [r7, #12]
 8006e32:	4613      	mov	r3, r2
 8006e34:	009b      	lsls	r3, r3, #2
 8006e36:	4413      	add	r3, r2
 8006e38:	009b      	lsls	r3, r3, #2
 8006e3a:	4a16      	ldr	r2, [pc, #88]	@ (8006e94 <vTaskSwitchContext+0xc0>)
 8006e3c:	4413      	add	r3, r2
 8006e3e:	60bb      	str	r3, [r7, #8]
 8006e40:	68bb      	ldr	r3, [r7, #8]
 8006e42:	685b      	ldr	r3, [r3, #4]
 8006e44:	685a      	ldr	r2, [r3, #4]
 8006e46:	68bb      	ldr	r3, [r7, #8]
 8006e48:	605a      	str	r2, [r3, #4]
 8006e4a:	68bb      	ldr	r3, [r7, #8]
 8006e4c:	685a      	ldr	r2, [r3, #4]
 8006e4e:	68bb      	ldr	r3, [r7, #8]
 8006e50:	3308      	adds	r3, #8
 8006e52:	429a      	cmp	r2, r3
 8006e54:	d104      	bne.n	8006e60 <vTaskSwitchContext+0x8c>
 8006e56:	68bb      	ldr	r3, [r7, #8]
 8006e58:	685b      	ldr	r3, [r3, #4]
 8006e5a:	685a      	ldr	r2, [r3, #4]
 8006e5c:	68bb      	ldr	r3, [r7, #8]
 8006e5e:	605a      	str	r2, [r3, #4]
 8006e60:	68bb      	ldr	r3, [r7, #8]
 8006e62:	685b      	ldr	r3, [r3, #4]
 8006e64:	68db      	ldr	r3, [r3, #12]
 8006e66:	4a0c      	ldr	r2, [pc, #48]	@ (8006e98 <vTaskSwitchContext+0xc4>)
 8006e68:	6013      	str	r3, [r2, #0]
 8006e6a:	4a09      	ldr	r2, [pc, #36]	@ (8006e90 <vTaskSwitchContext+0xbc>)
 8006e6c:	68fb      	ldr	r3, [r7, #12]
 8006e6e:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8006e70:	4b09      	ldr	r3, [pc, #36]	@ (8006e98 <vTaskSwitchContext+0xc4>)
 8006e72:	681b      	ldr	r3, [r3, #0]
 8006e74:	3354      	adds	r3, #84	@ 0x54
 8006e76:	4a09      	ldr	r2, [pc, #36]	@ (8006e9c <vTaskSwitchContext+0xc8>)
 8006e78:	6013      	str	r3, [r2, #0]
}
 8006e7a:	bf00      	nop
 8006e7c:	3714      	adds	r7, #20
 8006e7e:	46bd      	mov	sp, r7
 8006e80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e84:	4770      	bx	lr
 8006e86:	bf00      	nop
 8006e88:	200016b0 	.word	0x200016b0
 8006e8c:	2000169c 	.word	0x2000169c
 8006e90:	20001690 	.word	0x20001690
 8006e94:	200011b8 	.word	0x200011b8
 8006e98:	200011b4 	.word	0x200011b4
 8006e9c:	2000002c 	.word	0x2000002c

08006ea0 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8006ea0:	b580      	push	{r7, lr}
 8006ea2:	b084      	sub	sp, #16
 8006ea4:	af00      	add	r7, sp, #0
 8006ea6:	6078      	str	r0, [r7, #4]
 8006ea8:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8006eaa:	687b      	ldr	r3, [r7, #4]
 8006eac:	2b00      	cmp	r3, #0
 8006eae:	d10b      	bne.n	8006ec8 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 8006eb0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006eb4:	f383 8811 	msr	BASEPRI, r3
 8006eb8:	f3bf 8f6f 	isb	sy
 8006ebc:	f3bf 8f4f 	dsb	sy
 8006ec0:	60fb      	str	r3, [r7, #12]
}
 8006ec2:	bf00      	nop
 8006ec4:	bf00      	nop
 8006ec6:	e7fd      	b.n	8006ec4 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8006ec8:	4b07      	ldr	r3, [pc, #28]	@ (8006ee8 <vTaskPlaceOnEventList+0x48>)
 8006eca:	681b      	ldr	r3, [r3, #0]
 8006ecc:	3318      	adds	r3, #24
 8006ece:	4619      	mov	r1, r3
 8006ed0:	6878      	ldr	r0, [r7, #4]
 8006ed2:	f7fe fb16 	bl	8005502 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8006ed6:	2101      	movs	r1, #1
 8006ed8:	6838      	ldr	r0, [r7, #0]
 8006eda:	f000 fb87 	bl	80075ec <prvAddCurrentTaskToDelayedList>
}
 8006ede:	bf00      	nop
 8006ee0:	3710      	adds	r7, #16
 8006ee2:	46bd      	mov	sp, r7
 8006ee4:	bd80      	pop	{r7, pc}
 8006ee6:	bf00      	nop
 8006ee8:	200011b4 	.word	0x200011b4

08006eec <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8006eec:	b580      	push	{r7, lr}
 8006eee:	b086      	sub	sp, #24
 8006ef0:	af00      	add	r7, sp, #0
 8006ef2:	60f8      	str	r0, [r7, #12]
 8006ef4:	60b9      	str	r1, [r7, #8]
 8006ef6:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8006ef8:	68fb      	ldr	r3, [r7, #12]
 8006efa:	2b00      	cmp	r3, #0
 8006efc:	d10b      	bne.n	8006f16 <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 8006efe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006f02:	f383 8811 	msr	BASEPRI, r3
 8006f06:	f3bf 8f6f 	isb	sy
 8006f0a:	f3bf 8f4f 	dsb	sy
 8006f0e:	617b      	str	r3, [r7, #20]
}
 8006f10:	bf00      	nop
 8006f12:	bf00      	nop
 8006f14:	e7fd      	b.n	8006f12 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8006f16:	4b0a      	ldr	r3, [pc, #40]	@ (8006f40 <vTaskPlaceOnEventListRestricted+0x54>)
 8006f18:	681b      	ldr	r3, [r3, #0]
 8006f1a:	3318      	adds	r3, #24
 8006f1c:	4619      	mov	r1, r3
 8006f1e:	68f8      	ldr	r0, [r7, #12]
 8006f20:	f7fe facb 	bl	80054ba <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8006f24:	687b      	ldr	r3, [r7, #4]
 8006f26:	2b00      	cmp	r3, #0
 8006f28:	d002      	beq.n	8006f30 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 8006f2a:	f04f 33ff 	mov.w	r3, #4294967295
 8006f2e:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8006f30:	6879      	ldr	r1, [r7, #4]
 8006f32:	68b8      	ldr	r0, [r7, #8]
 8006f34:	f000 fb5a 	bl	80075ec <prvAddCurrentTaskToDelayedList>
	}
 8006f38:	bf00      	nop
 8006f3a:	3718      	adds	r7, #24
 8006f3c:	46bd      	mov	sp, r7
 8006f3e:	bd80      	pop	{r7, pc}
 8006f40:	200011b4 	.word	0x200011b4

08006f44 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8006f44:	b580      	push	{r7, lr}
 8006f46:	b086      	sub	sp, #24
 8006f48:	af00      	add	r7, sp, #0
 8006f4a:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006f4c:	687b      	ldr	r3, [r7, #4]
 8006f4e:	68db      	ldr	r3, [r3, #12]
 8006f50:	68db      	ldr	r3, [r3, #12]
 8006f52:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8006f54:	693b      	ldr	r3, [r7, #16]
 8006f56:	2b00      	cmp	r3, #0
 8006f58:	d10b      	bne.n	8006f72 <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 8006f5a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006f5e:	f383 8811 	msr	BASEPRI, r3
 8006f62:	f3bf 8f6f 	isb	sy
 8006f66:	f3bf 8f4f 	dsb	sy
 8006f6a:	60fb      	str	r3, [r7, #12]
}
 8006f6c:	bf00      	nop
 8006f6e:	bf00      	nop
 8006f70:	e7fd      	b.n	8006f6e <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8006f72:	693b      	ldr	r3, [r7, #16]
 8006f74:	3318      	adds	r3, #24
 8006f76:	4618      	mov	r0, r3
 8006f78:	f7fe fafc 	bl	8005574 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006f7c:	4b1d      	ldr	r3, [pc, #116]	@ (8006ff4 <xTaskRemoveFromEventList+0xb0>)
 8006f7e:	681b      	ldr	r3, [r3, #0]
 8006f80:	2b00      	cmp	r3, #0
 8006f82:	d11d      	bne.n	8006fc0 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8006f84:	693b      	ldr	r3, [r7, #16]
 8006f86:	3304      	adds	r3, #4
 8006f88:	4618      	mov	r0, r3
 8006f8a:	f7fe faf3 	bl	8005574 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8006f8e:	693b      	ldr	r3, [r7, #16]
 8006f90:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006f92:	4b19      	ldr	r3, [pc, #100]	@ (8006ff8 <xTaskRemoveFromEventList+0xb4>)
 8006f94:	681b      	ldr	r3, [r3, #0]
 8006f96:	429a      	cmp	r2, r3
 8006f98:	d903      	bls.n	8006fa2 <xTaskRemoveFromEventList+0x5e>
 8006f9a:	693b      	ldr	r3, [r7, #16]
 8006f9c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006f9e:	4a16      	ldr	r2, [pc, #88]	@ (8006ff8 <xTaskRemoveFromEventList+0xb4>)
 8006fa0:	6013      	str	r3, [r2, #0]
 8006fa2:	693b      	ldr	r3, [r7, #16]
 8006fa4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006fa6:	4613      	mov	r3, r2
 8006fa8:	009b      	lsls	r3, r3, #2
 8006faa:	4413      	add	r3, r2
 8006fac:	009b      	lsls	r3, r3, #2
 8006fae:	4a13      	ldr	r2, [pc, #76]	@ (8006ffc <xTaskRemoveFromEventList+0xb8>)
 8006fb0:	441a      	add	r2, r3
 8006fb2:	693b      	ldr	r3, [r7, #16]
 8006fb4:	3304      	adds	r3, #4
 8006fb6:	4619      	mov	r1, r3
 8006fb8:	4610      	mov	r0, r2
 8006fba:	f7fe fa7e 	bl	80054ba <vListInsertEnd>
 8006fbe:	e005      	b.n	8006fcc <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8006fc0:	693b      	ldr	r3, [r7, #16]
 8006fc2:	3318      	adds	r3, #24
 8006fc4:	4619      	mov	r1, r3
 8006fc6:	480e      	ldr	r0, [pc, #56]	@ (8007000 <xTaskRemoveFromEventList+0xbc>)
 8006fc8:	f7fe fa77 	bl	80054ba <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8006fcc:	693b      	ldr	r3, [r7, #16]
 8006fce:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006fd0:	4b0c      	ldr	r3, [pc, #48]	@ (8007004 <xTaskRemoveFromEventList+0xc0>)
 8006fd2:	681b      	ldr	r3, [r3, #0]
 8006fd4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006fd6:	429a      	cmp	r2, r3
 8006fd8:	d905      	bls.n	8006fe6 <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8006fda:	2301      	movs	r3, #1
 8006fdc:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8006fde:	4b0a      	ldr	r3, [pc, #40]	@ (8007008 <xTaskRemoveFromEventList+0xc4>)
 8006fe0:	2201      	movs	r2, #1
 8006fe2:	601a      	str	r2, [r3, #0]
 8006fe4:	e001      	b.n	8006fea <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 8006fe6:	2300      	movs	r3, #0
 8006fe8:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8006fea:	697b      	ldr	r3, [r7, #20]
}
 8006fec:	4618      	mov	r0, r3
 8006fee:	3718      	adds	r7, #24
 8006ff0:	46bd      	mov	sp, r7
 8006ff2:	bd80      	pop	{r7, pc}
 8006ff4:	200016b0 	.word	0x200016b0
 8006ff8:	20001690 	.word	0x20001690
 8006ffc:	200011b8 	.word	0x200011b8
 8007000:	20001648 	.word	0x20001648
 8007004:	200011b4 	.word	0x200011b4
 8007008:	2000169c 	.word	0x2000169c

0800700c <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800700c:	b480      	push	{r7}
 800700e:	b083      	sub	sp, #12
 8007010:	af00      	add	r7, sp, #0
 8007012:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8007014:	4b06      	ldr	r3, [pc, #24]	@ (8007030 <vTaskInternalSetTimeOutState+0x24>)
 8007016:	681a      	ldr	r2, [r3, #0]
 8007018:	687b      	ldr	r3, [r7, #4]
 800701a:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800701c:	4b05      	ldr	r3, [pc, #20]	@ (8007034 <vTaskInternalSetTimeOutState+0x28>)
 800701e:	681a      	ldr	r2, [r3, #0]
 8007020:	687b      	ldr	r3, [r7, #4]
 8007022:	605a      	str	r2, [r3, #4]
}
 8007024:	bf00      	nop
 8007026:	370c      	adds	r7, #12
 8007028:	46bd      	mov	sp, r7
 800702a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800702e:	4770      	bx	lr
 8007030:	200016a0 	.word	0x200016a0
 8007034:	2000168c 	.word	0x2000168c

08007038 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8007038:	b580      	push	{r7, lr}
 800703a:	b088      	sub	sp, #32
 800703c:	af00      	add	r7, sp, #0
 800703e:	6078      	str	r0, [r7, #4]
 8007040:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8007042:	687b      	ldr	r3, [r7, #4]
 8007044:	2b00      	cmp	r3, #0
 8007046:	d10b      	bne.n	8007060 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 8007048:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800704c:	f383 8811 	msr	BASEPRI, r3
 8007050:	f3bf 8f6f 	isb	sy
 8007054:	f3bf 8f4f 	dsb	sy
 8007058:	613b      	str	r3, [r7, #16]
}
 800705a:	bf00      	nop
 800705c:	bf00      	nop
 800705e:	e7fd      	b.n	800705c <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8007060:	683b      	ldr	r3, [r7, #0]
 8007062:	2b00      	cmp	r3, #0
 8007064:	d10b      	bne.n	800707e <xTaskCheckForTimeOut+0x46>
	__asm volatile
 8007066:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800706a:	f383 8811 	msr	BASEPRI, r3
 800706e:	f3bf 8f6f 	isb	sy
 8007072:	f3bf 8f4f 	dsb	sy
 8007076:	60fb      	str	r3, [r7, #12]
}
 8007078:	bf00      	nop
 800707a:	bf00      	nop
 800707c:	e7fd      	b.n	800707a <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 800707e:	f000 ff93 	bl	8007fa8 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8007082:	4b1d      	ldr	r3, [pc, #116]	@ (80070f8 <xTaskCheckForTimeOut+0xc0>)
 8007084:	681b      	ldr	r3, [r3, #0]
 8007086:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8007088:	687b      	ldr	r3, [r7, #4]
 800708a:	685b      	ldr	r3, [r3, #4]
 800708c:	69ba      	ldr	r2, [r7, #24]
 800708e:	1ad3      	subs	r3, r2, r3
 8007090:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8007092:	683b      	ldr	r3, [r7, #0]
 8007094:	681b      	ldr	r3, [r3, #0]
 8007096:	f1b3 3fff 	cmp.w	r3, #4294967295
 800709a:	d102      	bne.n	80070a2 <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800709c:	2300      	movs	r3, #0
 800709e:	61fb      	str	r3, [r7, #28]
 80070a0:	e023      	b.n	80070ea <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 80070a2:	687b      	ldr	r3, [r7, #4]
 80070a4:	681a      	ldr	r2, [r3, #0]
 80070a6:	4b15      	ldr	r3, [pc, #84]	@ (80070fc <xTaskCheckForTimeOut+0xc4>)
 80070a8:	681b      	ldr	r3, [r3, #0]
 80070aa:	429a      	cmp	r2, r3
 80070ac:	d007      	beq.n	80070be <xTaskCheckForTimeOut+0x86>
 80070ae:	687b      	ldr	r3, [r7, #4]
 80070b0:	685b      	ldr	r3, [r3, #4]
 80070b2:	69ba      	ldr	r2, [r7, #24]
 80070b4:	429a      	cmp	r2, r3
 80070b6:	d302      	bcc.n	80070be <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 80070b8:	2301      	movs	r3, #1
 80070ba:	61fb      	str	r3, [r7, #28]
 80070bc:	e015      	b.n	80070ea <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 80070be:	683b      	ldr	r3, [r7, #0]
 80070c0:	681b      	ldr	r3, [r3, #0]
 80070c2:	697a      	ldr	r2, [r7, #20]
 80070c4:	429a      	cmp	r2, r3
 80070c6:	d20b      	bcs.n	80070e0 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 80070c8:	683b      	ldr	r3, [r7, #0]
 80070ca:	681a      	ldr	r2, [r3, #0]
 80070cc:	697b      	ldr	r3, [r7, #20]
 80070ce:	1ad2      	subs	r2, r2, r3
 80070d0:	683b      	ldr	r3, [r7, #0]
 80070d2:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 80070d4:	6878      	ldr	r0, [r7, #4]
 80070d6:	f7ff ff99 	bl	800700c <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 80070da:	2300      	movs	r3, #0
 80070dc:	61fb      	str	r3, [r7, #28]
 80070de:	e004      	b.n	80070ea <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 80070e0:	683b      	ldr	r3, [r7, #0]
 80070e2:	2200      	movs	r2, #0
 80070e4:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 80070e6:	2301      	movs	r3, #1
 80070e8:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 80070ea:	f000 ff8f 	bl	800800c <vPortExitCritical>

	return xReturn;
 80070ee:	69fb      	ldr	r3, [r7, #28]
}
 80070f0:	4618      	mov	r0, r3
 80070f2:	3720      	adds	r7, #32
 80070f4:	46bd      	mov	sp, r7
 80070f6:	bd80      	pop	{r7, pc}
 80070f8:	2000168c 	.word	0x2000168c
 80070fc:	200016a0 	.word	0x200016a0

08007100 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8007100:	b480      	push	{r7}
 8007102:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8007104:	4b03      	ldr	r3, [pc, #12]	@ (8007114 <vTaskMissedYield+0x14>)
 8007106:	2201      	movs	r2, #1
 8007108:	601a      	str	r2, [r3, #0]
}
 800710a:	bf00      	nop
 800710c:	46bd      	mov	sp, r7
 800710e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007112:	4770      	bx	lr
 8007114:	2000169c 	.word	0x2000169c

08007118 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8007118:	b580      	push	{r7, lr}
 800711a:	b082      	sub	sp, #8
 800711c:	af00      	add	r7, sp, #0
 800711e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8007120:	f000 f852 	bl	80071c8 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8007124:	4b06      	ldr	r3, [pc, #24]	@ (8007140 <prvIdleTask+0x28>)
 8007126:	681b      	ldr	r3, [r3, #0]
 8007128:	2b01      	cmp	r3, #1
 800712a:	d9f9      	bls.n	8007120 <prvIdleTask+0x8>
			{
				taskYIELD();
 800712c:	4b05      	ldr	r3, [pc, #20]	@ (8007144 <prvIdleTask+0x2c>)
 800712e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007132:	601a      	str	r2, [r3, #0]
 8007134:	f3bf 8f4f 	dsb	sy
 8007138:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800713c:	e7f0      	b.n	8007120 <prvIdleTask+0x8>
 800713e:	bf00      	nop
 8007140:	200011b8 	.word	0x200011b8
 8007144:	e000ed04 	.word	0xe000ed04

08007148 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8007148:	b580      	push	{r7, lr}
 800714a:	b082      	sub	sp, #8
 800714c:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800714e:	2300      	movs	r3, #0
 8007150:	607b      	str	r3, [r7, #4]
 8007152:	e00c      	b.n	800716e <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8007154:	687a      	ldr	r2, [r7, #4]
 8007156:	4613      	mov	r3, r2
 8007158:	009b      	lsls	r3, r3, #2
 800715a:	4413      	add	r3, r2
 800715c:	009b      	lsls	r3, r3, #2
 800715e:	4a12      	ldr	r2, [pc, #72]	@ (80071a8 <prvInitialiseTaskLists+0x60>)
 8007160:	4413      	add	r3, r2
 8007162:	4618      	mov	r0, r3
 8007164:	f7fe f97c 	bl	8005460 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8007168:	687b      	ldr	r3, [r7, #4]
 800716a:	3301      	adds	r3, #1
 800716c:	607b      	str	r3, [r7, #4]
 800716e:	687b      	ldr	r3, [r7, #4]
 8007170:	2b37      	cmp	r3, #55	@ 0x37
 8007172:	d9ef      	bls.n	8007154 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8007174:	480d      	ldr	r0, [pc, #52]	@ (80071ac <prvInitialiseTaskLists+0x64>)
 8007176:	f7fe f973 	bl	8005460 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800717a:	480d      	ldr	r0, [pc, #52]	@ (80071b0 <prvInitialiseTaskLists+0x68>)
 800717c:	f7fe f970 	bl	8005460 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8007180:	480c      	ldr	r0, [pc, #48]	@ (80071b4 <prvInitialiseTaskLists+0x6c>)
 8007182:	f7fe f96d 	bl	8005460 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8007186:	480c      	ldr	r0, [pc, #48]	@ (80071b8 <prvInitialiseTaskLists+0x70>)
 8007188:	f7fe f96a 	bl	8005460 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800718c:	480b      	ldr	r0, [pc, #44]	@ (80071bc <prvInitialiseTaskLists+0x74>)
 800718e:	f7fe f967 	bl	8005460 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8007192:	4b0b      	ldr	r3, [pc, #44]	@ (80071c0 <prvInitialiseTaskLists+0x78>)
 8007194:	4a05      	ldr	r2, [pc, #20]	@ (80071ac <prvInitialiseTaskLists+0x64>)
 8007196:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8007198:	4b0a      	ldr	r3, [pc, #40]	@ (80071c4 <prvInitialiseTaskLists+0x7c>)
 800719a:	4a05      	ldr	r2, [pc, #20]	@ (80071b0 <prvInitialiseTaskLists+0x68>)
 800719c:	601a      	str	r2, [r3, #0]
}
 800719e:	bf00      	nop
 80071a0:	3708      	adds	r7, #8
 80071a2:	46bd      	mov	sp, r7
 80071a4:	bd80      	pop	{r7, pc}
 80071a6:	bf00      	nop
 80071a8:	200011b8 	.word	0x200011b8
 80071ac:	20001618 	.word	0x20001618
 80071b0:	2000162c 	.word	0x2000162c
 80071b4:	20001648 	.word	0x20001648
 80071b8:	2000165c 	.word	0x2000165c
 80071bc:	20001674 	.word	0x20001674
 80071c0:	20001640 	.word	0x20001640
 80071c4:	20001644 	.word	0x20001644

080071c8 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 80071c8:	b580      	push	{r7, lr}
 80071ca:	b082      	sub	sp, #8
 80071cc:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80071ce:	e019      	b.n	8007204 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 80071d0:	f000 feea 	bl	8007fa8 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80071d4:	4b10      	ldr	r3, [pc, #64]	@ (8007218 <prvCheckTasksWaitingTermination+0x50>)
 80071d6:	68db      	ldr	r3, [r3, #12]
 80071d8:	68db      	ldr	r3, [r3, #12]
 80071da:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80071dc:	687b      	ldr	r3, [r7, #4]
 80071de:	3304      	adds	r3, #4
 80071e0:	4618      	mov	r0, r3
 80071e2:	f7fe f9c7 	bl	8005574 <uxListRemove>
				--uxCurrentNumberOfTasks;
 80071e6:	4b0d      	ldr	r3, [pc, #52]	@ (800721c <prvCheckTasksWaitingTermination+0x54>)
 80071e8:	681b      	ldr	r3, [r3, #0]
 80071ea:	3b01      	subs	r3, #1
 80071ec:	4a0b      	ldr	r2, [pc, #44]	@ (800721c <prvCheckTasksWaitingTermination+0x54>)
 80071ee:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 80071f0:	4b0b      	ldr	r3, [pc, #44]	@ (8007220 <prvCheckTasksWaitingTermination+0x58>)
 80071f2:	681b      	ldr	r3, [r3, #0]
 80071f4:	3b01      	subs	r3, #1
 80071f6:	4a0a      	ldr	r2, [pc, #40]	@ (8007220 <prvCheckTasksWaitingTermination+0x58>)
 80071f8:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 80071fa:	f000 ff07 	bl	800800c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 80071fe:	6878      	ldr	r0, [r7, #4]
 8007200:	f000 f810 	bl	8007224 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8007204:	4b06      	ldr	r3, [pc, #24]	@ (8007220 <prvCheckTasksWaitingTermination+0x58>)
 8007206:	681b      	ldr	r3, [r3, #0]
 8007208:	2b00      	cmp	r3, #0
 800720a:	d1e1      	bne.n	80071d0 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800720c:	bf00      	nop
 800720e:	bf00      	nop
 8007210:	3708      	adds	r7, #8
 8007212:	46bd      	mov	sp, r7
 8007214:	bd80      	pop	{r7, pc}
 8007216:	bf00      	nop
 8007218:	2000165c 	.word	0x2000165c
 800721c:	20001688 	.word	0x20001688
 8007220:	20001670 	.word	0x20001670

08007224 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8007224:	b580      	push	{r7, lr}
 8007226:	b084      	sub	sp, #16
 8007228:	af00      	add	r7, sp, #0
 800722a:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 800722c:	687b      	ldr	r3, [r7, #4]
 800722e:	3354      	adds	r3, #84	@ 0x54
 8007230:	4618      	mov	r0, r3
 8007232:	f001 ff65 	bl	8009100 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8007236:	687b      	ldr	r3, [r7, #4]
 8007238:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 800723c:	2b00      	cmp	r3, #0
 800723e:	d108      	bne.n	8007252 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8007240:	687b      	ldr	r3, [r7, #4]
 8007242:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007244:	4618      	mov	r0, r3
 8007246:	f001 f89f 	bl	8008388 <vPortFree>
				vPortFree( pxTCB );
 800724a:	6878      	ldr	r0, [r7, #4]
 800724c:	f001 f89c 	bl	8008388 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8007250:	e019      	b.n	8007286 <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8007252:	687b      	ldr	r3, [r7, #4]
 8007254:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8007258:	2b01      	cmp	r3, #1
 800725a:	d103      	bne.n	8007264 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 800725c:	6878      	ldr	r0, [r7, #4]
 800725e:	f001 f893 	bl	8008388 <vPortFree>
	}
 8007262:	e010      	b.n	8007286 <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8007264:	687b      	ldr	r3, [r7, #4]
 8007266:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 800726a:	2b02      	cmp	r3, #2
 800726c:	d00b      	beq.n	8007286 <prvDeleteTCB+0x62>
	__asm volatile
 800726e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007272:	f383 8811 	msr	BASEPRI, r3
 8007276:	f3bf 8f6f 	isb	sy
 800727a:	f3bf 8f4f 	dsb	sy
 800727e:	60fb      	str	r3, [r7, #12]
}
 8007280:	bf00      	nop
 8007282:	bf00      	nop
 8007284:	e7fd      	b.n	8007282 <prvDeleteTCB+0x5e>
	}
 8007286:	bf00      	nop
 8007288:	3710      	adds	r7, #16
 800728a:	46bd      	mov	sp, r7
 800728c:	bd80      	pop	{r7, pc}
	...

08007290 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8007290:	b480      	push	{r7}
 8007292:	b083      	sub	sp, #12
 8007294:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007296:	4b0c      	ldr	r3, [pc, #48]	@ (80072c8 <prvResetNextTaskUnblockTime+0x38>)
 8007298:	681b      	ldr	r3, [r3, #0]
 800729a:	681b      	ldr	r3, [r3, #0]
 800729c:	2b00      	cmp	r3, #0
 800729e:	d104      	bne.n	80072aa <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 80072a0:	4b0a      	ldr	r3, [pc, #40]	@ (80072cc <prvResetNextTaskUnblockTime+0x3c>)
 80072a2:	f04f 32ff 	mov.w	r2, #4294967295
 80072a6:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 80072a8:	e008      	b.n	80072bc <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80072aa:	4b07      	ldr	r3, [pc, #28]	@ (80072c8 <prvResetNextTaskUnblockTime+0x38>)
 80072ac:	681b      	ldr	r3, [r3, #0]
 80072ae:	68db      	ldr	r3, [r3, #12]
 80072b0:	68db      	ldr	r3, [r3, #12]
 80072b2:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80072b4:	687b      	ldr	r3, [r7, #4]
 80072b6:	685b      	ldr	r3, [r3, #4]
 80072b8:	4a04      	ldr	r2, [pc, #16]	@ (80072cc <prvResetNextTaskUnblockTime+0x3c>)
 80072ba:	6013      	str	r3, [r2, #0]
}
 80072bc:	bf00      	nop
 80072be:	370c      	adds	r7, #12
 80072c0:	46bd      	mov	sp, r7
 80072c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072c6:	4770      	bx	lr
 80072c8:	20001640 	.word	0x20001640
 80072cc:	200016a8 	.word	0x200016a8

080072d0 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 80072d0:	b480      	push	{r7}
 80072d2:	b083      	sub	sp, #12
 80072d4:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 80072d6:	4b0b      	ldr	r3, [pc, #44]	@ (8007304 <xTaskGetSchedulerState+0x34>)
 80072d8:	681b      	ldr	r3, [r3, #0]
 80072da:	2b00      	cmp	r3, #0
 80072dc:	d102      	bne.n	80072e4 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 80072de:	2301      	movs	r3, #1
 80072e0:	607b      	str	r3, [r7, #4]
 80072e2:	e008      	b.n	80072f6 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80072e4:	4b08      	ldr	r3, [pc, #32]	@ (8007308 <xTaskGetSchedulerState+0x38>)
 80072e6:	681b      	ldr	r3, [r3, #0]
 80072e8:	2b00      	cmp	r3, #0
 80072ea:	d102      	bne.n	80072f2 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 80072ec:	2302      	movs	r3, #2
 80072ee:	607b      	str	r3, [r7, #4]
 80072f0:	e001      	b.n	80072f6 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 80072f2:	2300      	movs	r3, #0
 80072f4:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 80072f6:	687b      	ldr	r3, [r7, #4]
	}
 80072f8:	4618      	mov	r0, r3
 80072fa:	370c      	adds	r7, #12
 80072fc:	46bd      	mov	sp, r7
 80072fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007302:	4770      	bx	lr
 8007304:	20001694 	.word	0x20001694
 8007308:	200016b0 	.word	0x200016b0

0800730c <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 800730c:	b580      	push	{r7, lr}
 800730e:	b084      	sub	sp, #16
 8007310:	af00      	add	r7, sp, #0
 8007312:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 8007314:	687b      	ldr	r3, [r7, #4]
 8007316:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 8007318:	2300      	movs	r3, #0
 800731a:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 800731c:	687b      	ldr	r3, [r7, #4]
 800731e:	2b00      	cmp	r3, #0
 8007320:	d051      	beq.n	80073c6 <xTaskPriorityInherit+0xba>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 8007322:	68bb      	ldr	r3, [r7, #8]
 8007324:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007326:	4b2a      	ldr	r3, [pc, #168]	@ (80073d0 <xTaskPriorityInherit+0xc4>)
 8007328:	681b      	ldr	r3, [r3, #0]
 800732a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800732c:	429a      	cmp	r2, r3
 800732e:	d241      	bcs.n	80073b4 <xTaskPriorityInherit+0xa8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8007330:	68bb      	ldr	r3, [r7, #8]
 8007332:	699b      	ldr	r3, [r3, #24]
 8007334:	2b00      	cmp	r3, #0
 8007336:	db06      	blt.n	8007346 <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007338:	4b25      	ldr	r3, [pc, #148]	@ (80073d0 <xTaskPriorityInherit+0xc4>)
 800733a:	681b      	ldr	r3, [r3, #0]
 800733c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800733e:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8007342:	68bb      	ldr	r3, [r7, #8]
 8007344:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 8007346:	68bb      	ldr	r3, [r7, #8]
 8007348:	6959      	ldr	r1, [r3, #20]
 800734a:	68bb      	ldr	r3, [r7, #8]
 800734c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800734e:	4613      	mov	r3, r2
 8007350:	009b      	lsls	r3, r3, #2
 8007352:	4413      	add	r3, r2
 8007354:	009b      	lsls	r3, r3, #2
 8007356:	4a1f      	ldr	r2, [pc, #124]	@ (80073d4 <xTaskPriorityInherit+0xc8>)
 8007358:	4413      	add	r3, r2
 800735a:	4299      	cmp	r1, r3
 800735c:	d122      	bne.n	80073a4 <xTaskPriorityInherit+0x98>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800735e:	68bb      	ldr	r3, [r7, #8]
 8007360:	3304      	adds	r3, #4
 8007362:	4618      	mov	r0, r3
 8007364:	f7fe f906 	bl	8005574 <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8007368:	4b19      	ldr	r3, [pc, #100]	@ (80073d0 <xTaskPriorityInherit+0xc4>)
 800736a:	681b      	ldr	r3, [r3, #0]
 800736c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800736e:	68bb      	ldr	r3, [r7, #8]
 8007370:	62da      	str	r2, [r3, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 8007372:	68bb      	ldr	r3, [r7, #8]
 8007374:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007376:	4b18      	ldr	r3, [pc, #96]	@ (80073d8 <xTaskPriorityInherit+0xcc>)
 8007378:	681b      	ldr	r3, [r3, #0]
 800737a:	429a      	cmp	r2, r3
 800737c:	d903      	bls.n	8007386 <xTaskPriorityInherit+0x7a>
 800737e:	68bb      	ldr	r3, [r7, #8]
 8007380:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007382:	4a15      	ldr	r2, [pc, #84]	@ (80073d8 <xTaskPriorityInherit+0xcc>)
 8007384:	6013      	str	r3, [r2, #0]
 8007386:	68bb      	ldr	r3, [r7, #8]
 8007388:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800738a:	4613      	mov	r3, r2
 800738c:	009b      	lsls	r3, r3, #2
 800738e:	4413      	add	r3, r2
 8007390:	009b      	lsls	r3, r3, #2
 8007392:	4a10      	ldr	r2, [pc, #64]	@ (80073d4 <xTaskPriorityInherit+0xc8>)
 8007394:	441a      	add	r2, r3
 8007396:	68bb      	ldr	r3, [r7, #8]
 8007398:	3304      	adds	r3, #4
 800739a:	4619      	mov	r1, r3
 800739c:	4610      	mov	r0, r2
 800739e:	f7fe f88c 	bl	80054ba <vListInsertEnd>
 80073a2:	e004      	b.n	80073ae <xTaskPriorityInherit+0xa2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 80073a4:	4b0a      	ldr	r3, [pc, #40]	@ (80073d0 <xTaskPriorityInherit+0xc4>)
 80073a6:	681b      	ldr	r3, [r3, #0]
 80073a8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80073aa:	68bb      	ldr	r3, [r7, #8]
 80073ac:	62da      	str	r2, [r3, #44]	@ 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 80073ae:	2301      	movs	r3, #1
 80073b0:	60fb      	str	r3, [r7, #12]
 80073b2:	e008      	b.n	80073c6 <xTaskPriorityInherit+0xba>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 80073b4:	68bb      	ldr	r3, [r7, #8]
 80073b6:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80073b8:	4b05      	ldr	r3, [pc, #20]	@ (80073d0 <xTaskPriorityInherit+0xc4>)
 80073ba:	681b      	ldr	r3, [r3, #0]
 80073bc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80073be:	429a      	cmp	r2, r3
 80073c0:	d201      	bcs.n	80073c6 <xTaskPriorityInherit+0xba>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 80073c2:	2301      	movs	r3, #1
 80073c4:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80073c6:	68fb      	ldr	r3, [r7, #12]
	}
 80073c8:	4618      	mov	r0, r3
 80073ca:	3710      	adds	r7, #16
 80073cc:	46bd      	mov	sp, r7
 80073ce:	bd80      	pop	{r7, pc}
 80073d0:	200011b4 	.word	0x200011b4
 80073d4:	200011b8 	.word	0x200011b8
 80073d8:	20001690 	.word	0x20001690

080073dc <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 80073dc:	b580      	push	{r7, lr}
 80073de:	b086      	sub	sp, #24
 80073e0:	af00      	add	r7, sp, #0
 80073e2:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 80073e4:	687b      	ldr	r3, [r7, #4]
 80073e6:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 80073e8:	2300      	movs	r3, #0
 80073ea:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 80073ec:	687b      	ldr	r3, [r7, #4]
 80073ee:	2b00      	cmp	r3, #0
 80073f0:	d058      	beq.n	80074a4 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 80073f2:	4b2f      	ldr	r3, [pc, #188]	@ (80074b0 <xTaskPriorityDisinherit+0xd4>)
 80073f4:	681b      	ldr	r3, [r3, #0]
 80073f6:	693a      	ldr	r2, [r7, #16]
 80073f8:	429a      	cmp	r2, r3
 80073fa:	d00b      	beq.n	8007414 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 80073fc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007400:	f383 8811 	msr	BASEPRI, r3
 8007404:	f3bf 8f6f 	isb	sy
 8007408:	f3bf 8f4f 	dsb	sy
 800740c:	60fb      	str	r3, [r7, #12]
}
 800740e:	bf00      	nop
 8007410:	bf00      	nop
 8007412:	e7fd      	b.n	8007410 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8007414:	693b      	ldr	r3, [r7, #16]
 8007416:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007418:	2b00      	cmp	r3, #0
 800741a:	d10b      	bne.n	8007434 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 800741c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007420:	f383 8811 	msr	BASEPRI, r3
 8007424:	f3bf 8f6f 	isb	sy
 8007428:	f3bf 8f4f 	dsb	sy
 800742c:	60bb      	str	r3, [r7, #8]
}
 800742e:	bf00      	nop
 8007430:	bf00      	nop
 8007432:	e7fd      	b.n	8007430 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 8007434:	693b      	ldr	r3, [r7, #16]
 8007436:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007438:	1e5a      	subs	r2, r3, #1
 800743a:	693b      	ldr	r3, [r7, #16]
 800743c:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800743e:	693b      	ldr	r3, [r7, #16]
 8007440:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007442:	693b      	ldr	r3, [r7, #16]
 8007444:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007446:	429a      	cmp	r2, r3
 8007448:	d02c      	beq.n	80074a4 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800744a:	693b      	ldr	r3, [r7, #16]
 800744c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800744e:	2b00      	cmp	r3, #0
 8007450:	d128      	bne.n	80074a4 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8007452:	693b      	ldr	r3, [r7, #16]
 8007454:	3304      	adds	r3, #4
 8007456:	4618      	mov	r0, r3
 8007458:	f7fe f88c 	bl	8005574 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800745c:	693b      	ldr	r3, [r7, #16]
 800745e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8007460:	693b      	ldr	r3, [r7, #16]
 8007462:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007464:	693b      	ldr	r3, [r7, #16]
 8007466:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007468:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800746c:	693b      	ldr	r3, [r7, #16]
 800746e:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8007470:	693b      	ldr	r3, [r7, #16]
 8007472:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007474:	4b0f      	ldr	r3, [pc, #60]	@ (80074b4 <xTaskPriorityDisinherit+0xd8>)
 8007476:	681b      	ldr	r3, [r3, #0]
 8007478:	429a      	cmp	r2, r3
 800747a:	d903      	bls.n	8007484 <xTaskPriorityDisinherit+0xa8>
 800747c:	693b      	ldr	r3, [r7, #16]
 800747e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007480:	4a0c      	ldr	r2, [pc, #48]	@ (80074b4 <xTaskPriorityDisinherit+0xd8>)
 8007482:	6013      	str	r3, [r2, #0]
 8007484:	693b      	ldr	r3, [r7, #16]
 8007486:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007488:	4613      	mov	r3, r2
 800748a:	009b      	lsls	r3, r3, #2
 800748c:	4413      	add	r3, r2
 800748e:	009b      	lsls	r3, r3, #2
 8007490:	4a09      	ldr	r2, [pc, #36]	@ (80074b8 <xTaskPriorityDisinherit+0xdc>)
 8007492:	441a      	add	r2, r3
 8007494:	693b      	ldr	r3, [r7, #16]
 8007496:	3304      	adds	r3, #4
 8007498:	4619      	mov	r1, r3
 800749a:	4610      	mov	r0, r2
 800749c:	f7fe f80d 	bl	80054ba <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 80074a0:	2301      	movs	r3, #1
 80074a2:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80074a4:	697b      	ldr	r3, [r7, #20]
	}
 80074a6:	4618      	mov	r0, r3
 80074a8:	3718      	adds	r7, #24
 80074aa:	46bd      	mov	sp, r7
 80074ac:	bd80      	pop	{r7, pc}
 80074ae:	bf00      	nop
 80074b0:	200011b4 	.word	0x200011b4
 80074b4:	20001690 	.word	0x20001690
 80074b8:	200011b8 	.word	0x200011b8

080074bc <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 80074bc:	b580      	push	{r7, lr}
 80074be:	b088      	sub	sp, #32
 80074c0:	af00      	add	r7, sp, #0
 80074c2:	6078      	str	r0, [r7, #4]
 80074c4:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 80074c6:	687b      	ldr	r3, [r7, #4]
 80074c8:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 80074ca:	2301      	movs	r3, #1
 80074cc:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 80074ce:	687b      	ldr	r3, [r7, #4]
 80074d0:	2b00      	cmp	r3, #0
 80074d2:	d06c      	beq.n	80075ae <vTaskPriorityDisinheritAfterTimeout+0xf2>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 80074d4:	69bb      	ldr	r3, [r7, #24]
 80074d6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80074d8:	2b00      	cmp	r3, #0
 80074da:	d10b      	bne.n	80074f4 <vTaskPriorityDisinheritAfterTimeout+0x38>
	__asm volatile
 80074dc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80074e0:	f383 8811 	msr	BASEPRI, r3
 80074e4:	f3bf 8f6f 	isb	sy
 80074e8:	f3bf 8f4f 	dsb	sy
 80074ec:	60fb      	str	r3, [r7, #12]
}
 80074ee:	bf00      	nop
 80074f0:	bf00      	nop
 80074f2:	e7fd      	b.n	80074f0 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 80074f4:	69bb      	ldr	r3, [r7, #24]
 80074f6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80074f8:	683a      	ldr	r2, [r7, #0]
 80074fa:	429a      	cmp	r2, r3
 80074fc:	d902      	bls.n	8007504 <vTaskPriorityDisinheritAfterTimeout+0x48>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 80074fe:	683b      	ldr	r3, [r7, #0]
 8007500:	61fb      	str	r3, [r7, #28]
 8007502:	e002      	b.n	800750a <vTaskPriorityDisinheritAfterTimeout+0x4e>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 8007504:	69bb      	ldr	r3, [r7, #24]
 8007506:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007508:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 800750a:	69bb      	ldr	r3, [r7, #24]
 800750c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800750e:	69fa      	ldr	r2, [r7, #28]
 8007510:	429a      	cmp	r2, r3
 8007512:	d04c      	beq.n	80075ae <vTaskPriorityDisinheritAfterTimeout+0xf2>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 8007514:	69bb      	ldr	r3, [r7, #24]
 8007516:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007518:	697a      	ldr	r2, [r7, #20]
 800751a:	429a      	cmp	r2, r3
 800751c:	d147      	bne.n	80075ae <vTaskPriorityDisinheritAfterTimeout+0xf2>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 800751e:	4b26      	ldr	r3, [pc, #152]	@ (80075b8 <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 8007520:	681b      	ldr	r3, [r3, #0]
 8007522:	69ba      	ldr	r2, [r7, #24]
 8007524:	429a      	cmp	r2, r3
 8007526:	d10b      	bne.n	8007540 <vTaskPriorityDisinheritAfterTimeout+0x84>
	__asm volatile
 8007528:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800752c:	f383 8811 	msr	BASEPRI, r3
 8007530:	f3bf 8f6f 	isb	sy
 8007534:	f3bf 8f4f 	dsb	sy
 8007538:	60bb      	str	r3, [r7, #8]
}
 800753a:	bf00      	nop
 800753c:	bf00      	nop
 800753e:	e7fd      	b.n	800753c <vTaskPriorityDisinheritAfterTimeout+0x80>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 8007540:	69bb      	ldr	r3, [r7, #24]
 8007542:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007544:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 8007546:	69bb      	ldr	r3, [r7, #24]
 8007548:	69fa      	ldr	r2, [r7, #28]
 800754a:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800754c:	69bb      	ldr	r3, [r7, #24]
 800754e:	699b      	ldr	r3, [r3, #24]
 8007550:	2b00      	cmp	r3, #0
 8007552:	db04      	blt.n	800755e <vTaskPriorityDisinheritAfterTimeout+0xa2>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007554:	69fb      	ldr	r3, [r7, #28]
 8007556:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800755a:	69bb      	ldr	r3, [r7, #24]
 800755c:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 800755e:	69bb      	ldr	r3, [r7, #24]
 8007560:	6959      	ldr	r1, [r3, #20]
 8007562:	693a      	ldr	r2, [r7, #16]
 8007564:	4613      	mov	r3, r2
 8007566:	009b      	lsls	r3, r3, #2
 8007568:	4413      	add	r3, r2
 800756a:	009b      	lsls	r3, r3, #2
 800756c:	4a13      	ldr	r2, [pc, #76]	@ (80075bc <vTaskPriorityDisinheritAfterTimeout+0x100>)
 800756e:	4413      	add	r3, r2
 8007570:	4299      	cmp	r1, r3
 8007572:	d11c      	bne.n	80075ae <vTaskPriorityDisinheritAfterTimeout+0xf2>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8007574:	69bb      	ldr	r3, [r7, #24]
 8007576:	3304      	adds	r3, #4
 8007578:	4618      	mov	r0, r3
 800757a:	f7fd fffb 	bl	8005574 <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 800757e:	69bb      	ldr	r3, [r7, #24]
 8007580:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007582:	4b0f      	ldr	r3, [pc, #60]	@ (80075c0 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 8007584:	681b      	ldr	r3, [r3, #0]
 8007586:	429a      	cmp	r2, r3
 8007588:	d903      	bls.n	8007592 <vTaskPriorityDisinheritAfterTimeout+0xd6>
 800758a:	69bb      	ldr	r3, [r7, #24]
 800758c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800758e:	4a0c      	ldr	r2, [pc, #48]	@ (80075c0 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 8007590:	6013      	str	r3, [r2, #0]
 8007592:	69bb      	ldr	r3, [r7, #24]
 8007594:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007596:	4613      	mov	r3, r2
 8007598:	009b      	lsls	r3, r3, #2
 800759a:	4413      	add	r3, r2
 800759c:	009b      	lsls	r3, r3, #2
 800759e:	4a07      	ldr	r2, [pc, #28]	@ (80075bc <vTaskPriorityDisinheritAfterTimeout+0x100>)
 80075a0:	441a      	add	r2, r3
 80075a2:	69bb      	ldr	r3, [r7, #24]
 80075a4:	3304      	adds	r3, #4
 80075a6:	4619      	mov	r1, r3
 80075a8:	4610      	mov	r0, r2
 80075aa:	f7fd ff86 	bl	80054ba <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80075ae:	bf00      	nop
 80075b0:	3720      	adds	r7, #32
 80075b2:	46bd      	mov	sp, r7
 80075b4:	bd80      	pop	{r7, pc}
 80075b6:	bf00      	nop
 80075b8:	200011b4 	.word	0x200011b4
 80075bc:	200011b8 	.word	0x200011b8
 80075c0:	20001690 	.word	0x20001690

080075c4 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 80075c4:	b480      	push	{r7}
 80075c6:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 80075c8:	4b07      	ldr	r3, [pc, #28]	@ (80075e8 <pvTaskIncrementMutexHeldCount+0x24>)
 80075ca:	681b      	ldr	r3, [r3, #0]
 80075cc:	2b00      	cmp	r3, #0
 80075ce:	d004      	beq.n	80075da <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 80075d0:	4b05      	ldr	r3, [pc, #20]	@ (80075e8 <pvTaskIncrementMutexHeldCount+0x24>)
 80075d2:	681b      	ldr	r3, [r3, #0]
 80075d4:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80075d6:	3201      	adds	r2, #1
 80075d8:	651a      	str	r2, [r3, #80]	@ 0x50
		}

		return pxCurrentTCB;
 80075da:	4b03      	ldr	r3, [pc, #12]	@ (80075e8 <pvTaskIncrementMutexHeldCount+0x24>)
 80075dc:	681b      	ldr	r3, [r3, #0]
	}
 80075de:	4618      	mov	r0, r3
 80075e0:	46bd      	mov	sp, r7
 80075e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075e6:	4770      	bx	lr
 80075e8:	200011b4 	.word	0x200011b4

080075ec <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 80075ec:	b580      	push	{r7, lr}
 80075ee:	b084      	sub	sp, #16
 80075f0:	af00      	add	r7, sp, #0
 80075f2:	6078      	str	r0, [r7, #4]
 80075f4:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 80075f6:	4b21      	ldr	r3, [pc, #132]	@ (800767c <prvAddCurrentTaskToDelayedList+0x90>)
 80075f8:	681b      	ldr	r3, [r3, #0]
 80075fa:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80075fc:	4b20      	ldr	r3, [pc, #128]	@ (8007680 <prvAddCurrentTaskToDelayedList+0x94>)
 80075fe:	681b      	ldr	r3, [r3, #0]
 8007600:	3304      	adds	r3, #4
 8007602:	4618      	mov	r0, r3
 8007604:	f7fd ffb6 	bl	8005574 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8007608:	687b      	ldr	r3, [r7, #4]
 800760a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800760e:	d10a      	bne.n	8007626 <prvAddCurrentTaskToDelayedList+0x3a>
 8007610:	683b      	ldr	r3, [r7, #0]
 8007612:	2b00      	cmp	r3, #0
 8007614:	d007      	beq.n	8007626 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8007616:	4b1a      	ldr	r3, [pc, #104]	@ (8007680 <prvAddCurrentTaskToDelayedList+0x94>)
 8007618:	681b      	ldr	r3, [r3, #0]
 800761a:	3304      	adds	r3, #4
 800761c:	4619      	mov	r1, r3
 800761e:	4819      	ldr	r0, [pc, #100]	@ (8007684 <prvAddCurrentTaskToDelayedList+0x98>)
 8007620:	f7fd ff4b 	bl	80054ba <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8007624:	e026      	b.n	8007674 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8007626:	68fa      	ldr	r2, [r7, #12]
 8007628:	687b      	ldr	r3, [r7, #4]
 800762a:	4413      	add	r3, r2
 800762c:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800762e:	4b14      	ldr	r3, [pc, #80]	@ (8007680 <prvAddCurrentTaskToDelayedList+0x94>)
 8007630:	681b      	ldr	r3, [r3, #0]
 8007632:	68ba      	ldr	r2, [r7, #8]
 8007634:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8007636:	68ba      	ldr	r2, [r7, #8]
 8007638:	68fb      	ldr	r3, [r7, #12]
 800763a:	429a      	cmp	r2, r3
 800763c:	d209      	bcs.n	8007652 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800763e:	4b12      	ldr	r3, [pc, #72]	@ (8007688 <prvAddCurrentTaskToDelayedList+0x9c>)
 8007640:	681a      	ldr	r2, [r3, #0]
 8007642:	4b0f      	ldr	r3, [pc, #60]	@ (8007680 <prvAddCurrentTaskToDelayedList+0x94>)
 8007644:	681b      	ldr	r3, [r3, #0]
 8007646:	3304      	adds	r3, #4
 8007648:	4619      	mov	r1, r3
 800764a:	4610      	mov	r0, r2
 800764c:	f7fd ff59 	bl	8005502 <vListInsert>
}
 8007650:	e010      	b.n	8007674 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8007652:	4b0e      	ldr	r3, [pc, #56]	@ (800768c <prvAddCurrentTaskToDelayedList+0xa0>)
 8007654:	681a      	ldr	r2, [r3, #0]
 8007656:	4b0a      	ldr	r3, [pc, #40]	@ (8007680 <prvAddCurrentTaskToDelayedList+0x94>)
 8007658:	681b      	ldr	r3, [r3, #0]
 800765a:	3304      	adds	r3, #4
 800765c:	4619      	mov	r1, r3
 800765e:	4610      	mov	r0, r2
 8007660:	f7fd ff4f 	bl	8005502 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8007664:	4b0a      	ldr	r3, [pc, #40]	@ (8007690 <prvAddCurrentTaskToDelayedList+0xa4>)
 8007666:	681b      	ldr	r3, [r3, #0]
 8007668:	68ba      	ldr	r2, [r7, #8]
 800766a:	429a      	cmp	r2, r3
 800766c:	d202      	bcs.n	8007674 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800766e:	4a08      	ldr	r2, [pc, #32]	@ (8007690 <prvAddCurrentTaskToDelayedList+0xa4>)
 8007670:	68bb      	ldr	r3, [r7, #8]
 8007672:	6013      	str	r3, [r2, #0]
}
 8007674:	bf00      	nop
 8007676:	3710      	adds	r7, #16
 8007678:	46bd      	mov	sp, r7
 800767a:	bd80      	pop	{r7, pc}
 800767c:	2000168c 	.word	0x2000168c
 8007680:	200011b4 	.word	0x200011b4
 8007684:	20001674 	.word	0x20001674
 8007688:	20001644 	.word	0x20001644
 800768c:	20001640 	.word	0x20001640
 8007690:	200016a8 	.word	0x200016a8

08007694 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8007694:	b580      	push	{r7, lr}
 8007696:	b08a      	sub	sp, #40	@ 0x28
 8007698:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800769a:	2300      	movs	r3, #0
 800769c:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800769e:	f000 fb13 	bl	8007cc8 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 80076a2:	4b1d      	ldr	r3, [pc, #116]	@ (8007718 <xTimerCreateTimerTask+0x84>)
 80076a4:	681b      	ldr	r3, [r3, #0]
 80076a6:	2b00      	cmp	r3, #0
 80076a8:	d021      	beq.n	80076ee <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 80076aa:	2300      	movs	r3, #0
 80076ac:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 80076ae:	2300      	movs	r3, #0
 80076b0:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 80076b2:	1d3a      	adds	r2, r7, #4
 80076b4:	f107 0108 	add.w	r1, r7, #8
 80076b8:	f107 030c 	add.w	r3, r7, #12
 80076bc:	4618      	mov	r0, r3
 80076be:	f7fd feb5 	bl	800542c <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 80076c2:	6879      	ldr	r1, [r7, #4]
 80076c4:	68bb      	ldr	r3, [r7, #8]
 80076c6:	68fa      	ldr	r2, [r7, #12]
 80076c8:	9202      	str	r2, [sp, #8]
 80076ca:	9301      	str	r3, [sp, #4]
 80076cc:	2302      	movs	r3, #2
 80076ce:	9300      	str	r3, [sp, #0]
 80076d0:	2300      	movs	r3, #0
 80076d2:	460a      	mov	r2, r1
 80076d4:	4911      	ldr	r1, [pc, #68]	@ (800771c <xTimerCreateTimerTask+0x88>)
 80076d6:	4812      	ldr	r0, [pc, #72]	@ (8007720 <xTimerCreateTimerTask+0x8c>)
 80076d8:	f7fe ffa2 	bl	8006620 <xTaskCreateStatic>
 80076dc:	4603      	mov	r3, r0
 80076de:	4a11      	ldr	r2, [pc, #68]	@ (8007724 <xTimerCreateTimerTask+0x90>)
 80076e0:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 80076e2:	4b10      	ldr	r3, [pc, #64]	@ (8007724 <xTimerCreateTimerTask+0x90>)
 80076e4:	681b      	ldr	r3, [r3, #0]
 80076e6:	2b00      	cmp	r3, #0
 80076e8:	d001      	beq.n	80076ee <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 80076ea:	2301      	movs	r3, #1
 80076ec:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 80076ee:	697b      	ldr	r3, [r7, #20]
 80076f0:	2b00      	cmp	r3, #0
 80076f2:	d10b      	bne.n	800770c <xTimerCreateTimerTask+0x78>
	__asm volatile
 80076f4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80076f8:	f383 8811 	msr	BASEPRI, r3
 80076fc:	f3bf 8f6f 	isb	sy
 8007700:	f3bf 8f4f 	dsb	sy
 8007704:	613b      	str	r3, [r7, #16]
}
 8007706:	bf00      	nop
 8007708:	bf00      	nop
 800770a:	e7fd      	b.n	8007708 <xTimerCreateTimerTask+0x74>
	return xReturn;
 800770c:	697b      	ldr	r3, [r7, #20]
}
 800770e:	4618      	mov	r0, r3
 8007710:	3718      	adds	r7, #24
 8007712:	46bd      	mov	sp, r7
 8007714:	bd80      	pop	{r7, pc}
 8007716:	bf00      	nop
 8007718:	200016e4 	.word	0x200016e4
 800771c:	0800b488 	.word	0x0800b488
 8007720:	08007861 	.word	0x08007861
 8007724:	200016e8 	.word	0x200016e8

08007728 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8007728:	b580      	push	{r7, lr}
 800772a:	b08a      	sub	sp, #40	@ 0x28
 800772c:	af00      	add	r7, sp, #0
 800772e:	60f8      	str	r0, [r7, #12]
 8007730:	60b9      	str	r1, [r7, #8]
 8007732:	607a      	str	r2, [r7, #4]
 8007734:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8007736:	2300      	movs	r3, #0
 8007738:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800773a:	68fb      	ldr	r3, [r7, #12]
 800773c:	2b00      	cmp	r3, #0
 800773e:	d10b      	bne.n	8007758 <xTimerGenericCommand+0x30>
	__asm volatile
 8007740:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007744:	f383 8811 	msr	BASEPRI, r3
 8007748:	f3bf 8f6f 	isb	sy
 800774c:	f3bf 8f4f 	dsb	sy
 8007750:	623b      	str	r3, [r7, #32]
}
 8007752:	bf00      	nop
 8007754:	bf00      	nop
 8007756:	e7fd      	b.n	8007754 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8007758:	4b19      	ldr	r3, [pc, #100]	@ (80077c0 <xTimerGenericCommand+0x98>)
 800775a:	681b      	ldr	r3, [r3, #0]
 800775c:	2b00      	cmp	r3, #0
 800775e:	d02a      	beq.n	80077b6 <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8007760:	68bb      	ldr	r3, [r7, #8]
 8007762:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8007764:	687b      	ldr	r3, [r7, #4]
 8007766:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8007768:	68fb      	ldr	r3, [r7, #12]
 800776a:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800776c:	68bb      	ldr	r3, [r7, #8]
 800776e:	2b05      	cmp	r3, #5
 8007770:	dc18      	bgt.n	80077a4 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8007772:	f7ff fdad 	bl	80072d0 <xTaskGetSchedulerState>
 8007776:	4603      	mov	r3, r0
 8007778:	2b02      	cmp	r3, #2
 800777a:	d109      	bne.n	8007790 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800777c:	4b10      	ldr	r3, [pc, #64]	@ (80077c0 <xTimerGenericCommand+0x98>)
 800777e:	6818      	ldr	r0, [r3, #0]
 8007780:	f107 0110 	add.w	r1, r7, #16
 8007784:	2300      	movs	r3, #0
 8007786:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007788:	f7fe f8d2 	bl	8005930 <xQueueGenericSend>
 800778c:	6278      	str	r0, [r7, #36]	@ 0x24
 800778e:	e012      	b.n	80077b6 <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8007790:	4b0b      	ldr	r3, [pc, #44]	@ (80077c0 <xTimerGenericCommand+0x98>)
 8007792:	6818      	ldr	r0, [r3, #0]
 8007794:	f107 0110 	add.w	r1, r7, #16
 8007798:	2300      	movs	r3, #0
 800779a:	2200      	movs	r2, #0
 800779c:	f7fe f8c8 	bl	8005930 <xQueueGenericSend>
 80077a0:	6278      	str	r0, [r7, #36]	@ 0x24
 80077a2:	e008      	b.n	80077b6 <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 80077a4:	4b06      	ldr	r3, [pc, #24]	@ (80077c0 <xTimerGenericCommand+0x98>)
 80077a6:	6818      	ldr	r0, [r3, #0]
 80077a8:	f107 0110 	add.w	r1, r7, #16
 80077ac:	2300      	movs	r3, #0
 80077ae:	683a      	ldr	r2, [r7, #0]
 80077b0:	f7fe f9c0 	bl	8005b34 <xQueueGenericSendFromISR>
 80077b4:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 80077b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 80077b8:	4618      	mov	r0, r3
 80077ba:	3728      	adds	r7, #40	@ 0x28
 80077bc:	46bd      	mov	sp, r7
 80077be:	bd80      	pop	{r7, pc}
 80077c0:	200016e4 	.word	0x200016e4

080077c4 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 80077c4:	b580      	push	{r7, lr}
 80077c6:	b088      	sub	sp, #32
 80077c8:	af02      	add	r7, sp, #8
 80077ca:	6078      	str	r0, [r7, #4]
 80077cc:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80077ce:	4b23      	ldr	r3, [pc, #140]	@ (800785c <prvProcessExpiredTimer+0x98>)
 80077d0:	681b      	ldr	r3, [r3, #0]
 80077d2:	68db      	ldr	r3, [r3, #12]
 80077d4:	68db      	ldr	r3, [r3, #12]
 80077d6:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80077d8:	697b      	ldr	r3, [r7, #20]
 80077da:	3304      	adds	r3, #4
 80077dc:	4618      	mov	r0, r3
 80077de:	f7fd fec9 	bl	8005574 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80077e2:	697b      	ldr	r3, [r7, #20]
 80077e4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80077e8:	f003 0304 	and.w	r3, r3, #4
 80077ec:	2b00      	cmp	r3, #0
 80077ee:	d023      	beq.n	8007838 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 80077f0:	697b      	ldr	r3, [r7, #20]
 80077f2:	699a      	ldr	r2, [r3, #24]
 80077f4:	687b      	ldr	r3, [r7, #4]
 80077f6:	18d1      	adds	r1, r2, r3
 80077f8:	687b      	ldr	r3, [r7, #4]
 80077fa:	683a      	ldr	r2, [r7, #0]
 80077fc:	6978      	ldr	r0, [r7, #20]
 80077fe:	f000 f8d5 	bl	80079ac <prvInsertTimerInActiveList>
 8007802:	4603      	mov	r3, r0
 8007804:	2b00      	cmp	r3, #0
 8007806:	d020      	beq.n	800784a <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8007808:	2300      	movs	r3, #0
 800780a:	9300      	str	r3, [sp, #0]
 800780c:	2300      	movs	r3, #0
 800780e:	687a      	ldr	r2, [r7, #4]
 8007810:	2100      	movs	r1, #0
 8007812:	6978      	ldr	r0, [r7, #20]
 8007814:	f7ff ff88 	bl	8007728 <xTimerGenericCommand>
 8007818:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800781a:	693b      	ldr	r3, [r7, #16]
 800781c:	2b00      	cmp	r3, #0
 800781e:	d114      	bne.n	800784a <prvProcessExpiredTimer+0x86>
	__asm volatile
 8007820:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007824:	f383 8811 	msr	BASEPRI, r3
 8007828:	f3bf 8f6f 	isb	sy
 800782c:	f3bf 8f4f 	dsb	sy
 8007830:	60fb      	str	r3, [r7, #12]
}
 8007832:	bf00      	nop
 8007834:	bf00      	nop
 8007836:	e7fd      	b.n	8007834 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8007838:	697b      	ldr	r3, [r7, #20]
 800783a:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800783e:	f023 0301 	bic.w	r3, r3, #1
 8007842:	b2da      	uxtb	r2, r3
 8007844:	697b      	ldr	r3, [r7, #20]
 8007846:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800784a:	697b      	ldr	r3, [r7, #20]
 800784c:	6a1b      	ldr	r3, [r3, #32]
 800784e:	6978      	ldr	r0, [r7, #20]
 8007850:	4798      	blx	r3
}
 8007852:	bf00      	nop
 8007854:	3718      	adds	r7, #24
 8007856:	46bd      	mov	sp, r7
 8007858:	bd80      	pop	{r7, pc}
 800785a:	bf00      	nop
 800785c:	200016dc 	.word	0x200016dc

08007860 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8007860:	b580      	push	{r7, lr}
 8007862:	b084      	sub	sp, #16
 8007864:	af00      	add	r7, sp, #0
 8007866:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8007868:	f107 0308 	add.w	r3, r7, #8
 800786c:	4618      	mov	r0, r3
 800786e:	f000 f859 	bl	8007924 <prvGetNextExpireTime>
 8007872:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8007874:	68bb      	ldr	r3, [r7, #8]
 8007876:	4619      	mov	r1, r3
 8007878:	68f8      	ldr	r0, [r7, #12]
 800787a:	f000 f805 	bl	8007888 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800787e:	f000 f8d7 	bl	8007a30 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8007882:	bf00      	nop
 8007884:	e7f0      	b.n	8007868 <prvTimerTask+0x8>
	...

08007888 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8007888:	b580      	push	{r7, lr}
 800788a:	b084      	sub	sp, #16
 800788c:	af00      	add	r7, sp, #0
 800788e:	6078      	str	r0, [r7, #4]
 8007890:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8007892:	f7ff f929 	bl	8006ae8 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8007896:	f107 0308 	add.w	r3, r7, #8
 800789a:	4618      	mov	r0, r3
 800789c:	f000 f866 	bl	800796c <prvSampleTimeNow>
 80078a0:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 80078a2:	68bb      	ldr	r3, [r7, #8]
 80078a4:	2b00      	cmp	r3, #0
 80078a6:	d130      	bne.n	800790a <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 80078a8:	683b      	ldr	r3, [r7, #0]
 80078aa:	2b00      	cmp	r3, #0
 80078ac:	d10a      	bne.n	80078c4 <prvProcessTimerOrBlockTask+0x3c>
 80078ae:	687a      	ldr	r2, [r7, #4]
 80078b0:	68fb      	ldr	r3, [r7, #12]
 80078b2:	429a      	cmp	r2, r3
 80078b4:	d806      	bhi.n	80078c4 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 80078b6:	f7ff f925 	bl	8006b04 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 80078ba:	68f9      	ldr	r1, [r7, #12]
 80078bc:	6878      	ldr	r0, [r7, #4]
 80078be:	f7ff ff81 	bl	80077c4 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 80078c2:	e024      	b.n	800790e <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 80078c4:	683b      	ldr	r3, [r7, #0]
 80078c6:	2b00      	cmp	r3, #0
 80078c8:	d008      	beq.n	80078dc <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 80078ca:	4b13      	ldr	r3, [pc, #76]	@ (8007918 <prvProcessTimerOrBlockTask+0x90>)
 80078cc:	681b      	ldr	r3, [r3, #0]
 80078ce:	681b      	ldr	r3, [r3, #0]
 80078d0:	2b00      	cmp	r3, #0
 80078d2:	d101      	bne.n	80078d8 <prvProcessTimerOrBlockTask+0x50>
 80078d4:	2301      	movs	r3, #1
 80078d6:	e000      	b.n	80078da <prvProcessTimerOrBlockTask+0x52>
 80078d8:	2300      	movs	r3, #0
 80078da:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 80078dc:	4b0f      	ldr	r3, [pc, #60]	@ (800791c <prvProcessTimerOrBlockTask+0x94>)
 80078de:	6818      	ldr	r0, [r3, #0]
 80078e0:	687a      	ldr	r2, [r7, #4]
 80078e2:	68fb      	ldr	r3, [r7, #12]
 80078e4:	1ad3      	subs	r3, r2, r3
 80078e6:	683a      	ldr	r2, [r7, #0]
 80078e8:	4619      	mov	r1, r3
 80078ea:	f7fe fe65 	bl	80065b8 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 80078ee:	f7ff f909 	bl	8006b04 <xTaskResumeAll>
 80078f2:	4603      	mov	r3, r0
 80078f4:	2b00      	cmp	r3, #0
 80078f6:	d10a      	bne.n	800790e <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 80078f8:	4b09      	ldr	r3, [pc, #36]	@ (8007920 <prvProcessTimerOrBlockTask+0x98>)
 80078fa:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80078fe:	601a      	str	r2, [r3, #0]
 8007900:	f3bf 8f4f 	dsb	sy
 8007904:	f3bf 8f6f 	isb	sy
}
 8007908:	e001      	b.n	800790e <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800790a:	f7ff f8fb 	bl	8006b04 <xTaskResumeAll>
}
 800790e:	bf00      	nop
 8007910:	3710      	adds	r7, #16
 8007912:	46bd      	mov	sp, r7
 8007914:	bd80      	pop	{r7, pc}
 8007916:	bf00      	nop
 8007918:	200016e0 	.word	0x200016e0
 800791c:	200016e4 	.word	0x200016e4
 8007920:	e000ed04 	.word	0xe000ed04

08007924 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8007924:	b480      	push	{r7}
 8007926:	b085      	sub	sp, #20
 8007928:	af00      	add	r7, sp, #0
 800792a:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800792c:	4b0e      	ldr	r3, [pc, #56]	@ (8007968 <prvGetNextExpireTime+0x44>)
 800792e:	681b      	ldr	r3, [r3, #0]
 8007930:	681b      	ldr	r3, [r3, #0]
 8007932:	2b00      	cmp	r3, #0
 8007934:	d101      	bne.n	800793a <prvGetNextExpireTime+0x16>
 8007936:	2201      	movs	r2, #1
 8007938:	e000      	b.n	800793c <prvGetNextExpireTime+0x18>
 800793a:	2200      	movs	r2, #0
 800793c:	687b      	ldr	r3, [r7, #4]
 800793e:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8007940:	687b      	ldr	r3, [r7, #4]
 8007942:	681b      	ldr	r3, [r3, #0]
 8007944:	2b00      	cmp	r3, #0
 8007946:	d105      	bne.n	8007954 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8007948:	4b07      	ldr	r3, [pc, #28]	@ (8007968 <prvGetNextExpireTime+0x44>)
 800794a:	681b      	ldr	r3, [r3, #0]
 800794c:	68db      	ldr	r3, [r3, #12]
 800794e:	681b      	ldr	r3, [r3, #0]
 8007950:	60fb      	str	r3, [r7, #12]
 8007952:	e001      	b.n	8007958 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8007954:	2300      	movs	r3, #0
 8007956:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8007958:	68fb      	ldr	r3, [r7, #12]
}
 800795a:	4618      	mov	r0, r3
 800795c:	3714      	adds	r7, #20
 800795e:	46bd      	mov	sp, r7
 8007960:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007964:	4770      	bx	lr
 8007966:	bf00      	nop
 8007968:	200016dc 	.word	0x200016dc

0800796c <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800796c:	b580      	push	{r7, lr}
 800796e:	b084      	sub	sp, #16
 8007970:	af00      	add	r7, sp, #0
 8007972:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8007974:	f7ff f964 	bl	8006c40 <xTaskGetTickCount>
 8007978:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800797a:	4b0b      	ldr	r3, [pc, #44]	@ (80079a8 <prvSampleTimeNow+0x3c>)
 800797c:	681b      	ldr	r3, [r3, #0]
 800797e:	68fa      	ldr	r2, [r7, #12]
 8007980:	429a      	cmp	r2, r3
 8007982:	d205      	bcs.n	8007990 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8007984:	f000 f93a 	bl	8007bfc <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8007988:	687b      	ldr	r3, [r7, #4]
 800798a:	2201      	movs	r2, #1
 800798c:	601a      	str	r2, [r3, #0]
 800798e:	e002      	b.n	8007996 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8007990:	687b      	ldr	r3, [r7, #4]
 8007992:	2200      	movs	r2, #0
 8007994:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8007996:	4a04      	ldr	r2, [pc, #16]	@ (80079a8 <prvSampleTimeNow+0x3c>)
 8007998:	68fb      	ldr	r3, [r7, #12]
 800799a:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800799c:	68fb      	ldr	r3, [r7, #12]
}
 800799e:	4618      	mov	r0, r3
 80079a0:	3710      	adds	r7, #16
 80079a2:	46bd      	mov	sp, r7
 80079a4:	bd80      	pop	{r7, pc}
 80079a6:	bf00      	nop
 80079a8:	200016ec 	.word	0x200016ec

080079ac <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 80079ac:	b580      	push	{r7, lr}
 80079ae:	b086      	sub	sp, #24
 80079b0:	af00      	add	r7, sp, #0
 80079b2:	60f8      	str	r0, [r7, #12]
 80079b4:	60b9      	str	r1, [r7, #8]
 80079b6:	607a      	str	r2, [r7, #4]
 80079b8:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 80079ba:	2300      	movs	r3, #0
 80079bc:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 80079be:	68fb      	ldr	r3, [r7, #12]
 80079c0:	68ba      	ldr	r2, [r7, #8]
 80079c2:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80079c4:	68fb      	ldr	r3, [r7, #12]
 80079c6:	68fa      	ldr	r2, [r7, #12]
 80079c8:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 80079ca:	68ba      	ldr	r2, [r7, #8]
 80079cc:	687b      	ldr	r3, [r7, #4]
 80079ce:	429a      	cmp	r2, r3
 80079d0:	d812      	bhi.n	80079f8 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80079d2:	687a      	ldr	r2, [r7, #4]
 80079d4:	683b      	ldr	r3, [r7, #0]
 80079d6:	1ad2      	subs	r2, r2, r3
 80079d8:	68fb      	ldr	r3, [r7, #12]
 80079da:	699b      	ldr	r3, [r3, #24]
 80079dc:	429a      	cmp	r2, r3
 80079de:	d302      	bcc.n	80079e6 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 80079e0:	2301      	movs	r3, #1
 80079e2:	617b      	str	r3, [r7, #20]
 80079e4:	e01b      	b.n	8007a1e <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 80079e6:	4b10      	ldr	r3, [pc, #64]	@ (8007a28 <prvInsertTimerInActiveList+0x7c>)
 80079e8:	681a      	ldr	r2, [r3, #0]
 80079ea:	68fb      	ldr	r3, [r7, #12]
 80079ec:	3304      	adds	r3, #4
 80079ee:	4619      	mov	r1, r3
 80079f0:	4610      	mov	r0, r2
 80079f2:	f7fd fd86 	bl	8005502 <vListInsert>
 80079f6:	e012      	b.n	8007a1e <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 80079f8:	687a      	ldr	r2, [r7, #4]
 80079fa:	683b      	ldr	r3, [r7, #0]
 80079fc:	429a      	cmp	r2, r3
 80079fe:	d206      	bcs.n	8007a0e <prvInsertTimerInActiveList+0x62>
 8007a00:	68ba      	ldr	r2, [r7, #8]
 8007a02:	683b      	ldr	r3, [r7, #0]
 8007a04:	429a      	cmp	r2, r3
 8007a06:	d302      	bcc.n	8007a0e <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8007a08:	2301      	movs	r3, #1
 8007a0a:	617b      	str	r3, [r7, #20]
 8007a0c:	e007      	b.n	8007a1e <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8007a0e:	4b07      	ldr	r3, [pc, #28]	@ (8007a2c <prvInsertTimerInActiveList+0x80>)
 8007a10:	681a      	ldr	r2, [r3, #0]
 8007a12:	68fb      	ldr	r3, [r7, #12]
 8007a14:	3304      	adds	r3, #4
 8007a16:	4619      	mov	r1, r3
 8007a18:	4610      	mov	r0, r2
 8007a1a:	f7fd fd72 	bl	8005502 <vListInsert>
		}
	}

	return xProcessTimerNow;
 8007a1e:	697b      	ldr	r3, [r7, #20]
}
 8007a20:	4618      	mov	r0, r3
 8007a22:	3718      	adds	r7, #24
 8007a24:	46bd      	mov	sp, r7
 8007a26:	bd80      	pop	{r7, pc}
 8007a28:	200016e0 	.word	0x200016e0
 8007a2c:	200016dc 	.word	0x200016dc

08007a30 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8007a30:	b580      	push	{r7, lr}
 8007a32:	b08e      	sub	sp, #56	@ 0x38
 8007a34:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8007a36:	e0ce      	b.n	8007bd6 <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8007a38:	687b      	ldr	r3, [r7, #4]
 8007a3a:	2b00      	cmp	r3, #0
 8007a3c:	da19      	bge.n	8007a72 <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8007a3e:	1d3b      	adds	r3, r7, #4
 8007a40:	3304      	adds	r3, #4
 8007a42:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8007a44:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007a46:	2b00      	cmp	r3, #0
 8007a48:	d10b      	bne.n	8007a62 <prvProcessReceivedCommands+0x32>
	__asm volatile
 8007a4a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007a4e:	f383 8811 	msr	BASEPRI, r3
 8007a52:	f3bf 8f6f 	isb	sy
 8007a56:	f3bf 8f4f 	dsb	sy
 8007a5a:	61fb      	str	r3, [r7, #28]
}
 8007a5c:	bf00      	nop
 8007a5e:	bf00      	nop
 8007a60:	e7fd      	b.n	8007a5e <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8007a62:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007a64:	681b      	ldr	r3, [r3, #0]
 8007a66:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007a68:	6850      	ldr	r0, [r2, #4]
 8007a6a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007a6c:	6892      	ldr	r2, [r2, #8]
 8007a6e:	4611      	mov	r1, r2
 8007a70:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8007a72:	687b      	ldr	r3, [r7, #4]
 8007a74:	2b00      	cmp	r3, #0
 8007a76:	f2c0 80ae 	blt.w	8007bd6 <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8007a7a:	68fb      	ldr	r3, [r7, #12]
 8007a7c:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8007a7e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007a80:	695b      	ldr	r3, [r3, #20]
 8007a82:	2b00      	cmp	r3, #0
 8007a84:	d004      	beq.n	8007a90 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8007a86:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007a88:	3304      	adds	r3, #4
 8007a8a:	4618      	mov	r0, r3
 8007a8c:	f7fd fd72 	bl	8005574 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8007a90:	463b      	mov	r3, r7
 8007a92:	4618      	mov	r0, r3
 8007a94:	f7ff ff6a 	bl	800796c <prvSampleTimeNow>
 8007a98:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 8007a9a:	687b      	ldr	r3, [r7, #4]
 8007a9c:	2b09      	cmp	r3, #9
 8007a9e:	f200 8097 	bhi.w	8007bd0 <prvProcessReceivedCommands+0x1a0>
 8007aa2:	a201      	add	r2, pc, #4	@ (adr r2, 8007aa8 <prvProcessReceivedCommands+0x78>)
 8007aa4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007aa8:	08007ad1 	.word	0x08007ad1
 8007aac:	08007ad1 	.word	0x08007ad1
 8007ab0:	08007ad1 	.word	0x08007ad1
 8007ab4:	08007b47 	.word	0x08007b47
 8007ab8:	08007b5b 	.word	0x08007b5b
 8007abc:	08007ba7 	.word	0x08007ba7
 8007ac0:	08007ad1 	.word	0x08007ad1
 8007ac4:	08007ad1 	.word	0x08007ad1
 8007ac8:	08007b47 	.word	0x08007b47
 8007acc:	08007b5b 	.word	0x08007b5b
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8007ad0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007ad2:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007ad6:	f043 0301 	orr.w	r3, r3, #1
 8007ada:	b2da      	uxtb	r2, r3
 8007adc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007ade:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8007ae2:	68ba      	ldr	r2, [r7, #8]
 8007ae4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007ae6:	699b      	ldr	r3, [r3, #24]
 8007ae8:	18d1      	adds	r1, r2, r3
 8007aea:	68bb      	ldr	r3, [r7, #8]
 8007aec:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007aee:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007af0:	f7ff ff5c 	bl	80079ac <prvInsertTimerInActiveList>
 8007af4:	4603      	mov	r3, r0
 8007af6:	2b00      	cmp	r3, #0
 8007af8:	d06c      	beq.n	8007bd4 <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8007afa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007afc:	6a1b      	ldr	r3, [r3, #32]
 8007afe:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007b00:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8007b02:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007b04:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007b08:	f003 0304 	and.w	r3, r3, #4
 8007b0c:	2b00      	cmp	r3, #0
 8007b0e:	d061      	beq.n	8007bd4 <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8007b10:	68ba      	ldr	r2, [r7, #8]
 8007b12:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007b14:	699b      	ldr	r3, [r3, #24]
 8007b16:	441a      	add	r2, r3
 8007b18:	2300      	movs	r3, #0
 8007b1a:	9300      	str	r3, [sp, #0]
 8007b1c:	2300      	movs	r3, #0
 8007b1e:	2100      	movs	r1, #0
 8007b20:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007b22:	f7ff fe01 	bl	8007728 <xTimerGenericCommand>
 8007b26:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8007b28:	6a3b      	ldr	r3, [r7, #32]
 8007b2a:	2b00      	cmp	r3, #0
 8007b2c:	d152      	bne.n	8007bd4 <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 8007b2e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007b32:	f383 8811 	msr	BASEPRI, r3
 8007b36:	f3bf 8f6f 	isb	sy
 8007b3a:	f3bf 8f4f 	dsb	sy
 8007b3e:	61bb      	str	r3, [r7, #24]
}
 8007b40:	bf00      	nop
 8007b42:	bf00      	nop
 8007b44:	e7fd      	b.n	8007b42 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8007b46:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007b48:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007b4c:	f023 0301 	bic.w	r3, r3, #1
 8007b50:	b2da      	uxtb	r2, r3
 8007b52:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007b54:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8007b58:	e03d      	b.n	8007bd6 <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8007b5a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007b5c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007b60:	f043 0301 	orr.w	r3, r3, #1
 8007b64:	b2da      	uxtb	r2, r3
 8007b66:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007b68:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8007b6c:	68ba      	ldr	r2, [r7, #8]
 8007b6e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007b70:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8007b72:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007b74:	699b      	ldr	r3, [r3, #24]
 8007b76:	2b00      	cmp	r3, #0
 8007b78:	d10b      	bne.n	8007b92 <prvProcessReceivedCommands+0x162>
	__asm volatile
 8007b7a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007b7e:	f383 8811 	msr	BASEPRI, r3
 8007b82:	f3bf 8f6f 	isb	sy
 8007b86:	f3bf 8f4f 	dsb	sy
 8007b8a:	617b      	str	r3, [r7, #20]
}
 8007b8c:	bf00      	nop
 8007b8e:	bf00      	nop
 8007b90:	e7fd      	b.n	8007b8e <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8007b92:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007b94:	699a      	ldr	r2, [r3, #24]
 8007b96:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007b98:	18d1      	adds	r1, r2, r3
 8007b9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007b9c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007b9e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007ba0:	f7ff ff04 	bl	80079ac <prvInsertTimerInActiveList>
					break;
 8007ba4:	e017      	b.n	8007bd6 <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8007ba6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007ba8:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007bac:	f003 0302 	and.w	r3, r3, #2
 8007bb0:	2b00      	cmp	r3, #0
 8007bb2:	d103      	bne.n	8007bbc <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 8007bb4:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8007bb6:	f000 fbe7 	bl	8008388 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8007bba:	e00c      	b.n	8007bd6 <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8007bbc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007bbe:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007bc2:	f023 0301 	bic.w	r3, r3, #1
 8007bc6:	b2da      	uxtb	r2, r3
 8007bc8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007bca:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8007bce:	e002      	b.n	8007bd6 <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 8007bd0:	bf00      	nop
 8007bd2:	e000      	b.n	8007bd6 <prvProcessReceivedCommands+0x1a6>
					break;
 8007bd4:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8007bd6:	4b08      	ldr	r3, [pc, #32]	@ (8007bf8 <prvProcessReceivedCommands+0x1c8>)
 8007bd8:	681b      	ldr	r3, [r3, #0]
 8007bda:	1d39      	adds	r1, r7, #4
 8007bdc:	2200      	movs	r2, #0
 8007bde:	4618      	mov	r0, r3
 8007be0:	f7fe f8d6 	bl	8005d90 <xQueueReceive>
 8007be4:	4603      	mov	r3, r0
 8007be6:	2b00      	cmp	r3, #0
 8007be8:	f47f af26 	bne.w	8007a38 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 8007bec:	bf00      	nop
 8007bee:	bf00      	nop
 8007bf0:	3730      	adds	r7, #48	@ 0x30
 8007bf2:	46bd      	mov	sp, r7
 8007bf4:	bd80      	pop	{r7, pc}
 8007bf6:	bf00      	nop
 8007bf8:	200016e4 	.word	0x200016e4

08007bfc <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8007bfc:	b580      	push	{r7, lr}
 8007bfe:	b088      	sub	sp, #32
 8007c00:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8007c02:	e049      	b.n	8007c98 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8007c04:	4b2e      	ldr	r3, [pc, #184]	@ (8007cc0 <prvSwitchTimerLists+0xc4>)
 8007c06:	681b      	ldr	r3, [r3, #0]
 8007c08:	68db      	ldr	r3, [r3, #12]
 8007c0a:	681b      	ldr	r3, [r3, #0]
 8007c0c:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007c0e:	4b2c      	ldr	r3, [pc, #176]	@ (8007cc0 <prvSwitchTimerLists+0xc4>)
 8007c10:	681b      	ldr	r3, [r3, #0]
 8007c12:	68db      	ldr	r3, [r3, #12]
 8007c14:	68db      	ldr	r3, [r3, #12]
 8007c16:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8007c18:	68fb      	ldr	r3, [r7, #12]
 8007c1a:	3304      	adds	r3, #4
 8007c1c:	4618      	mov	r0, r3
 8007c1e:	f7fd fca9 	bl	8005574 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8007c22:	68fb      	ldr	r3, [r7, #12]
 8007c24:	6a1b      	ldr	r3, [r3, #32]
 8007c26:	68f8      	ldr	r0, [r7, #12]
 8007c28:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8007c2a:	68fb      	ldr	r3, [r7, #12]
 8007c2c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8007c30:	f003 0304 	and.w	r3, r3, #4
 8007c34:	2b00      	cmp	r3, #0
 8007c36:	d02f      	beq.n	8007c98 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8007c38:	68fb      	ldr	r3, [r7, #12]
 8007c3a:	699b      	ldr	r3, [r3, #24]
 8007c3c:	693a      	ldr	r2, [r7, #16]
 8007c3e:	4413      	add	r3, r2
 8007c40:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8007c42:	68ba      	ldr	r2, [r7, #8]
 8007c44:	693b      	ldr	r3, [r7, #16]
 8007c46:	429a      	cmp	r2, r3
 8007c48:	d90e      	bls.n	8007c68 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8007c4a:	68fb      	ldr	r3, [r7, #12]
 8007c4c:	68ba      	ldr	r2, [r7, #8]
 8007c4e:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8007c50:	68fb      	ldr	r3, [r7, #12]
 8007c52:	68fa      	ldr	r2, [r7, #12]
 8007c54:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8007c56:	4b1a      	ldr	r3, [pc, #104]	@ (8007cc0 <prvSwitchTimerLists+0xc4>)
 8007c58:	681a      	ldr	r2, [r3, #0]
 8007c5a:	68fb      	ldr	r3, [r7, #12]
 8007c5c:	3304      	adds	r3, #4
 8007c5e:	4619      	mov	r1, r3
 8007c60:	4610      	mov	r0, r2
 8007c62:	f7fd fc4e 	bl	8005502 <vListInsert>
 8007c66:	e017      	b.n	8007c98 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8007c68:	2300      	movs	r3, #0
 8007c6a:	9300      	str	r3, [sp, #0]
 8007c6c:	2300      	movs	r3, #0
 8007c6e:	693a      	ldr	r2, [r7, #16]
 8007c70:	2100      	movs	r1, #0
 8007c72:	68f8      	ldr	r0, [r7, #12]
 8007c74:	f7ff fd58 	bl	8007728 <xTimerGenericCommand>
 8007c78:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8007c7a:	687b      	ldr	r3, [r7, #4]
 8007c7c:	2b00      	cmp	r3, #0
 8007c7e:	d10b      	bne.n	8007c98 <prvSwitchTimerLists+0x9c>
	__asm volatile
 8007c80:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007c84:	f383 8811 	msr	BASEPRI, r3
 8007c88:	f3bf 8f6f 	isb	sy
 8007c8c:	f3bf 8f4f 	dsb	sy
 8007c90:	603b      	str	r3, [r7, #0]
}
 8007c92:	bf00      	nop
 8007c94:	bf00      	nop
 8007c96:	e7fd      	b.n	8007c94 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8007c98:	4b09      	ldr	r3, [pc, #36]	@ (8007cc0 <prvSwitchTimerLists+0xc4>)
 8007c9a:	681b      	ldr	r3, [r3, #0]
 8007c9c:	681b      	ldr	r3, [r3, #0]
 8007c9e:	2b00      	cmp	r3, #0
 8007ca0:	d1b0      	bne.n	8007c04 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8007ca2:	4b07      	ldr	r3, [pc, #28]	@ (8007cc0 <prvSwitchTimerLists+0xc4>)
 8007ca4:	681b      	ldr	r3, [r3, #0]
 8007ca6:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8007ca8:	4b06      	ldr	r3, [pc, #24]	@ (8007cc4 <prvSwitchTimerLists+0xc8>)
 8007caa:	681b      	ldr	r3, [r3, #0]
 8007cac:	4a04      	ldr	r2, [pc, #16]	@ (8007cc0 <prvSwitchTimerLists+0xc4>)
 8007cae:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8007cb0:	4a04      	ldr	r2, [pc, #16]	@ (8007cc4 <prvSwitchTimerLists+0xc8>)
 8007cb2:	697b      	ldr	r3, [r7, #20]
 8007cb4:	6013      	str	r3, [r2, #0]
}
 8007cb6:	bf00      	nop
 8007cb8:	3718      	adds	r7, #24
 8007cba:	46bd      	mov	sp, r7
 8007cbc:	bd80      	pop	{r7, pc}
 8007cbe:	bf00      	nop
 8007cc0:	200016dc 	.word	0x200016dc
 8007cc4:	200016e0 	.word	0x200016e0

08007cc8 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8007cc8:	b580      	push	{r7, lr}
 8007cca:	b082      	sub	sp, #8
 8007ccc:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8007cce:	f000 f96b 	bl	8007fa8 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8007cd2:	4b15      	ldr	r3, [pc, #84]	@ (8007d28 <prvCheckForValidListAndQueue+0x60>)
 8007cd4:	681b      	ldr	r3, [r3, #0]
 8007cd6:	2b00      	cmp	r3, #0
 8007cd8:	d120      	bne.n	8007d1c <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8007cda:	4814      	ldr	r0, [pc, #80]	@ (8007d2c <prvCheckForValidListAndQueue+0x64>)
 8007cdc:	f7fd fbc0 	bl	8005460 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8007ce0:	4813      	ldr	r0, [pc, #76]	@ (8007d30 <prvCheckForValidListAndQueue+0x68>)
 8007ce2:	f7fd fbbd 	bl	8005460 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8007ce6:	4b13      	ldr	r3, [pc, #76]	@ (8007d34 <prvCheckForValidListAndQueue+0x6c>)
 8007ce8:	4a10      	ldr	r2, [pc, #64]	@ (8007d2c <prvCheckForValidListAndQueue+0x64>)
 8007cea:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8007cec:	4b12      	ldr	r3, [pc, #72]	@ (8007d38 <prvCheckForValidListAndQueue+0x70>)
 8007cee:	4a10      	ldr	r2, [pc, #64]	@ (8007d30 <prvCheckForValidListAndQueue+0x68>)
 8007cf0:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8007cf2:	2300      	movs	r3, #0
 8007cf4:	9300      	str	r3, [sp, #0]
 8007cf6:	4b11      	ldr	r3, [pc, #68]	@ (8007d3c <prvCheckForValidListAndQueue+0x74>)
 8007cf8:	4a11      	ldr	r2, [pc, #68]	@ (8007d40 <prvCheckForValidListAndQueue+0x78>)
 8007cfa:	2110      	movs	r1, #16
 8007cfc:	200a      	movs	r0, #10
 8007cfe:	f7fd fccd 	bl	800569c <xQueueGenericCreateStatic>
 8007d02:	4603      	mov	r3, r0
 8007d04:	4a08      	ldr	r2, [pc, #32]	@ (8007d28 <prvCheckForValidListAndQueue+0x60>)
 8007d06:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8007d08:	4b07      	ldr	r3, [pc, #28]	@ (8007d28 <prvCheckForValidListAndQueue+0x60>)
 8007d0a:	681b      	ldr	r3, [r3, #0]
 8007d0c:	2b00      	cmp	r3, #0
 8007d0e:	d005      	beq.n	8007d1c <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8007d10:	4b05      	ldr	r3, [pc, #20]	@ (8007d28 <prvCheckForValidListAndQueue+0x60>)
 8007d12:	681b      	ldr	r3, [r3, #0]
 8007d14:	490b      	ldr	r1, [pc, #44]	@ (8007d44 <prvCheckForValidListAndQueue+0x7c>)
 8007d16:	4618      	mov	r0, r3
 8007d18:	f7fe fbfa 	bl	8006510 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8007d1c:	f000 f976 	bl	800800c <vPortExitCritical>
}
 8007d20:	bf00      	nop
 8007d22:	46bd      	mov	sp, r7
 8007d24:	bd80      	pop	{r7, pc}
 8007d26:	bf00      	nop
 8007d28:	200016e4 	.word	0x200016e4
 8007d2c:	200016b4 	.word	0x200016b4
 8007d30:	200016c8 	.word	0x200016c8
 8007d34:	200016dc 	.word	0x200016dc
 8007d38:	200016e0 	.word	0x200016e0
 8007d3c:	20001790 	.word	0x20001790
 8007d40:	200016f0 	.word	0x200016f0
 8007d44:	0800b490 	.word	0x0800b490

08007d48 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8007d48:	b480      	push	{r7}
 8007d4a:	b085      	sub	sp, #20
 8007d4c:	af00      	add	r7, sp, #0
 8007d4e:	60f8      	str	r0, [r7, #12]
 8007d50:	60b9      	str	r1, [r7, #8]
 8007d52:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8007d54:	68fb      	ldr	r3, [r7, #12]
 8007d56:	3b04      	subs	r3, #4
 8007d58:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8007d5a:	68fb      	ldr	r3, [r7, #12]
 8007d5c:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8007d60:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8007d62:	68fb      	ldr	r3, [r7, #12]
 8007d64:	3b04      	subs	r3, #4
 8007d66:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8007d68:	68bb      	ldr	r3, [r7, #8]
 8007d6a:	f023 0201 	bic.w	r2, r3, #1
 8007d6e:	68fb      	ldr	r3, [r7, #12]
 8007d70:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8007d72:	68fb      	ldr	r3, [r7, #12]
 8007d74:	3b04      	subs	r3, #4
 8007d76:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8007d78:	4a0c      	ldr	r2, [pc, #48]	@ (8007dac <pxPortInitialiseStack+0x64>)
 8007d7a:	68fb      	ldr	r3, [r7, #12]
 8007d7c:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8007d7e:	68fb      	ldr	r3, [r7, #12]
 8007d80:	3b14      	subs	r3, #20
 8007d82:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8007d84:	687a      	ldr	r2, [r7, #4]
 8007d86:	68fb      	ldr	r3, [r7, #12]
 8007d88:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8007d8a:	68fb      	ldr	r3, [r7, #12]
 8007d8c:	3b04      	subs	r3, #4
 8007d8e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8007d90:	68fb      	ldr	r3, [r7, #12]
 8007d92:	f06f 0202 	mvn.w	r2, #2
 8007d96:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8007d98:	68fb      	ldr	r3, [r7, #12]
 8007d9a:	3b20      	subs	r3, #32
 8007d9c:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8007d9e:	68fb      	ldr	r3, [r7, #12]
}
 8007da0:	4618      	mov	r0, r3
 8007da2:	3714      	adds	r7, #20
 8007da4:	46bd      	mov	sp, r7
 8007da6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007daa:	4770      	bx	lr
 8007dac:	08007db1 	.word	0x08007db1

08007db0 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8007db0:	b480      	push	{r7}
 8007db2:	b085      	sub	sp, #20
 8007db4:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8007db6:	2300      	movs	r3, #0
 8007db8:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8007dba:	4b13      	ldr	r3, [pc, #76]	@ (8007e08 <prvTaskExitError+0x58>)
 8007dbc:	681b      	ldr	r3, [r3, #0]
 8007dbe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007dc2:	d00b      	beq.n	8007ddc <prvTaskExitError+0x2c>
	__asm volatile
 8007dc4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007dc8:	f383 8811 	msr	BASEPRI, r3
 8007dcc:	f3bf 8f6f 	isb	sy
 8007dd0:	f3bf 8f4f 	dsb	sy
 8007dd4:	60fb      	str	r3, [r7, #12]
}
 8007dd6:	bf00      	nop
 8007dd8:	bf00      	nop
 8007dda:	e7fd      	b.n	8007dd8 <prvTaskExitError+0x28>
	__asm volatile
 8007ddc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007de0:	f383 8811 	msr	BASEPRI, r3
 8007de4:	f3bf 8f6f 	isb	sy
 8007de8:	f3bf 8f4f 	dsb	sy
 8007dec:	60bb      	str	r3, [r7, #8]
}
 8007dee:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8007df0:	bf00      	nop
 8007df2:	687b      	ldr	r3, [r7, #4]
 8007df4:	2b00      	cmp	r3, #0
 8007df6:	d0fc      	beq.n	8007df2 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8007df8:	bf00      	nop
 8007dfa:	bf00      	nop
 8007dfc:	3714      	adds	r7, #20
 8007dfe:	46bd      	mov	sp, r7
 8007e00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e04:	4770      	bx	lr
 8007e06:	bf00      	nop
 8007e08:	2000001c 	.word	0x2000001c
 8007e0c:	00000000 	.word	0x00000000

08007e10 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8007e10:	4b07      	ldr	r3, [pc, #28]	@ (8007e30 <pxCurrentTCBConst2>)
 8007e12:	6819      	ldr	r1, [r3, #0]
 8007e14:	6808      	ldr	r0, [r1, #0]
 8007e16:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007e1a:	f380 8809 	msr	PSP, r0
 8007e1e:	f3bf 8f6f 	isb	sy
 8007e22:	f04f 0000 	mov.w	r0, #0
 8007e26:	f380 8811 	msr	BASEPRI, r0
 8007e2a:	4770      	bx	lr
 8007e2c:	f3af 8000 	nop.w

08007e30 <pxCurrentTCBConst2>:
 8007e30:	200011b4 	.word	0x200011b4
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8007e34:	bf00      	nop
 8007e36:	bf00      	nop

08007e38 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8007e38:	4808      	ldr	r0, [pc, #32]	@ (8007e5c <prvPortStartFirstTask+0x24>)
 8007e3a:	6800      	ldr	r0, [r0, #0]
 8007e3c:	6800      	ldr	r0, [r0, #0]
 8007e3e:	f380 8808 	msr	MSP, r0
 8007e42:	f04f 0000 	mov.w	r0, #0
 8007e46:	f380 8814 	msr	CONTROL, r0
 8007e4a:	b662      	cpsie	i
 8007e4c:	b661      	cpsie	f
 8007e4e:	f3bf 8f4f 	dsb	sy
 8007e52:	f3bf 8f6f 	isb	sy
 8007e56:	df00      	svc	0
 8007e58:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8007e5a:	bf00      	nop
 8007e5c:	e000ed08 	.word	0xe000ed08

08007e60 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8007e60:	b580      	push	{r7, lr}
 8007e62:	b086      	sub	sp, #24
 8007e64:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8007e66:	4b47      	ldr	r3, [pc, #284]	@ (8007f84 <xPortStartScheduler+0x124>)
 8007e68:	681b      	ldr	r3, [r3, #0]
 8007e6a:	4a47      	ldr	r2, [pc, #284]	@ (8007f88 <xPortStartScheduler+0x128>)
 8007e6c:	4293      	cmp	r3, r2
 8007e6e:	d10b      	bne.n	8007e88 <xPortStartScheduler+0x28>
	__asm volatile
 8007e70:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007e74:	f383 8811 	msr	BASEPRI, r3
 8007e78:	f3bf 8f6f 	isb	sy
 8007e7c:	f3bf 8f4f 	dsb	sy
 8007e80:	613b      	str	r3, [r7, #16]
}
 8007e82:	bf00      	nop
 8007e84:	bf00      	nop
 8007e86:	e7fd      	b.n	8007e84 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8007e88:	4b3e      	ldr	r3, [pc, #248]	@ (8007f84 <xPortStartScheduler+0x124>)
 8007e8a:	681b      	ldr	r3, [r3, #0]
 8007e8c:	4a3f      	ldr	r2, [pc, #252]	@ (8007f8c <xPortStartScheduler+0x12c>)
 8007e8e:	4293      	cmp	r3, r2
 8007e90:	d10b      	bne.n	8007eaa <xPortStartScheduler+0x4a>
	__asm volatile
 8007e92:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007e96:	f383 8811 	msr	BASEPRI, r3
 8007e9a:	f3bf 8f6f 	isb	sy
 8007e9e:	f3bf 8f4f 	dsb	sy
 8007ea2:	60fb      	str	r3, [r7, #12]
}
 8007ea4:	bf00      	nop
 8007ea6:	bf00      	nop
 8007ea8:	e7fd      	b.n	8007ea6 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8007eaa:	4b39      	ldr	r3, [pc, #228]	@ (8007f90 <xPortStartScheduler+0x130>)
 8007eac:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8007eae:	697b      	ldr	r3, [r7, #20]
 8007eb0:	781b      	ldrb	r3, [r3, #0]
 8007eb2:	b2db      	uxtb	r3, r3
 8007eb4:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8007eb6:	697b      	ldr	r3, [r7, #20]
 8007eb8:	22ff      	movs	r2, #255	@ 0xff
 8007eba:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8007ebc:	697b      	ldr	r3, [r7, #20]
 8007ebe:	781b      	ldrb	r3, [r3, #0]
 8007ec0:	b2db      	uxtb	r3, r3
 8007ec2:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8007ec4:	78fb      	ldrb	r3, [r7, #3]
 8007ec6:	b2db      	uxtb	r3, r3
 8007ec8:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8007ecc:	b2da      	uxtb	r2, r3
 8007ece:	4b31      	ldr	r3, [pc, #196]	@ (8007f94 <xPortStartScheduler+0x134>)
 8007ed0:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8007ed2:	4b31      	ldr	r3, [pc, #196]	@ (8007f98 <xPortStartScheduler+0x138>)
 8007ed4:	2207      	movs	r2, #7
 8007ed6:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8007ed8:	e009      	b.n	8007eee <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 8007eda:	4b2f      	ldr	r3, [pc, #188]	@ (8007f98 <xPortStartScheduler+0x138>)
 8007edc:	681b      	ldr	r3, [r3, #0]
 8007ede:	3b01      	subs	r3, #1
 8007ee0:	4a2d      	ldr	r2, [pc, #180]	@ (8007f98 <xPortStartScheduler+0x138>)
 8007ee2:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8007ee4:	78fb      	ldrb	r3, [r7, #3]
 8007ee6:	b2db      	uxtb	r3, r3
 8007ee8:	005b      	lsls	r3, r3, #1
 8007eea:	b2db      	uxtb	r3, r3
 8007eec:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8007eee:	78fb      	ldrb	r3, [r7, #3]
 8007ef0:	b2db      	uxtb	r3, r3
 8007ef2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007ef6:	2b80      	cmp	r3, #128	@ 0x80
 8007ef8:	d0ef      	beq.n	8007eda <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8007efa:	4b27      	ldr	r3, [pc, #156]	@ (8007f98 <xPortStartScheduler+0x138>)
 8007efc:	681b      	ldr	r3, [r3, #0]
 8007efe:	f1c3 0307 	rsb	r3, r3, #7
 8007f02:	2b04      	cmp	r3, #4
 8007f04:	d00b      	beq.n	8007f1e <xPortStartScheduler+0xbe>
	__asm volatile
 8007f06:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007f0a:	f383 8811 	msr	BASEPRI, r3
 8007f0e:	f3bf 8f6f 	isb	sy
 8007f12:	f3bf 8f4f 	dsb	sy
 8007f16:	60bb      	str	r3, [r7, #8]
}
 8007f18:	bf00      	nop
 8007f1a:	bf00      	nop
 8007f1c:	e7fd      	b.n	8007f1a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8007f1e:	4b1e      	ldr	r3, [pc, #120]	@ (8007f98 <xPortStartScheduler+0x138>)
 8007f20:	681b      	ldr	r3, [r3, #0]
 8007f22:	021b      	lsls	r3, r3, #8
 8007f24:	4a1c      	ldr	r2, [pc, #112]	@ (8007f98 <xPortStartScheduler+0x138>)
 8007f26:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8007f28:	4b1b      	ldr	r3, [pc, #108]	@ (8007f98 <xPortStartScheduler+0x138>)
 8007f2a:	681b      	ldr	r3, [r3, #0]
 8007f2c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8007f30:	4a19      	ldr	r2, [pc, #100]	@ (8007f98 <xPortStartScheduler+0x138>)
 8007f32:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8007f34:	687b      	ldr	r3, [r7, #4]
 8007f36:	b2da      	uxtb	r2, r3
 8007f38:	697b      	ldr	r3, [r7, #20]
 8007f3a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8007f3c:	4b17      	ldr	r3, [pc, #92]	@ (8007f9c <xPortStartScheduler+0x13c>)
 8007f3e:	681b      	ldr	r3, [r3, #0]
 8007f40:	4a16      	ldr	r2, [pc, #88]	@ (8007f9c <xPortStartScheduler+0x13c>)
 8007f42:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8007f46:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8007f48:	4b14      	ldr	r3, [pc, #80]	@ (8007f9c <xPortStartScheduler+0x13c>)
 8007f4a:	681b      	ldr	r3, [r3, #0]
 8007f4c:	4a13      	ldr	r2, [pc, #76]	@ (8007f9c <xPortStartScheduler+0x13c>)
 8007f4e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8007f52:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8007f54:	f000 f8da 	bl	800810c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8007f58:	4b11      	ldr	r3, [pc, #68]	@ (8007fa0 <xPortStartScheduler+0x140>)
 8007f5a:	2200      	movs	r2, #0
 8007f5c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8007f5e:	f000 f8f9 	bl	8008154 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8007f62:	4b10      	ldr	r3, [pc, #64]	@ (8007fa4 <xPortStartScheduler+0x144>)
 8007f64:	681b      	ldr	r3, [r3, #0]
 8007f66:	4a0f      	ldr	r2, [pc, #60]	@ (8007fa4 <xPortStartScheduler+0x144>)
 8007f68:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 8007f6c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8007f6e:	f7ff ff63 	bl	8007e38 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8007f72:	f7fe ff2f 	bl	8006dd4 <vTaskSwitchContext>
	prvTaskExitError();
 8007f76:	f7ff ff1b 	bl	8007db0 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8007f7a:	2300      	movs	r3, #0
}
 8007f7c:	4618      	mov	r0, r3
 8007f7e:	3718      	adds	r7, #24
 8007f80:	46bd      	mov	sp, r7
 8007f82:	bd80      	pop	{r7, pc}
 8007f84:	e000ed00 	.word	0xe000ed00
 8007f88:	410fc271 	.word	0x410fc271
 8007f8c:	410fc270 	.word	0x410fc270
 8007f90:	e000e400 	.word	0xe000e400
 8007f94:	200017e0 	.word	0x200017e0
 8007f98:	200017e4 	.word	0x200017e4
 8007f9c:	e000ed20 	.word	0xe000ed20
 8007fa0:	2000001c 	.word	0x2000001c
 8007fa4:	e000ef34 	.word	0xe000ef34

08007fa8 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8007fa8:	b480      	push	{r7}
 8007faa:	b083      	sub	sp, #12
 8007fac:	af00      	add	r7, sp, #0
	__asm volatile
 8007fae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007fb2:	f383 8811 	msr	BASEPRI, r3
 8007fb6:	f3bf 8f6f 	isb	sy
 8007fba:	f3bf 8f4f 	dsb	sy
 8007fbe:	607b      	str	r3, [r7, #4]
}
 8007fc0:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8007fc2:	4b10      	ldr	r3, [pc, #64]	@ (8008004 <vPortEnterCritical+0x5c>)
 8007fc4:	681b      	ldr	r3, [r3, #0]
 8007fc6:	3301      	adds	r3, #1
 8007fc8:	4a0e      	ldr	r2, [pc, #56]	@ (8008004 <vPortEnterCritical+0x5c>)
 8007fca:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8007fcc:	4b0d      	ldr	r3, [pc, #52]	@ (8008004 <vPortEnterCritical+0x5c>)
 8007fce:	681b      	ldr	r3, [r3, #0]
 8007fd0:	2b01      	cmp	r3, #1
 8007fd2:	d110      	bne.n	8007ff6 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8007fd4:	4b0c      	ldr	r3, [pc, #48]	@ (8008008 <vPortEnterCritical+0x60>)
 8007fd6:	681b      	ldr	r3, [r3, #0]
 8007fd8:	b2db      	uxtb	r3, r3
 8007fda:	2b00      	cmp	r3, #0
 8007fdc:	d00b      	beq.n	8007ff6 <vPortEnterCritical+0x4e>
	__asm volatile
 8007fde:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007fe2:	f383 8811 	msr	BASEPRI, r3
 8007fe6:	f3bf 8f6f 	isb	sy
 8007fea:	f3bf 8f4f 	dsb	sy
 8007fee:	603b      	str	r3, [r7, #0]
}
 8007ff0:	bf00      	nop
 8007ff2:	bf00      	nop
 8007ff4:	e7fd      	b.n	8007ff2 <vPortEnterCritical+0x4a>
	}
}
 8007ff6:	bf00      	nop
 8007ff8:	370c      	adds	r7, #12
 8007ffa:	46bd      	mov	sp, r7
 8007ffc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008000:	4770      	bx	lr
 8008002:	bf00      	nop
 8008004:	2000001c 	.word	0x2000001c
 8008008:	e000ed04 	.word	0xe000ed04

0800800c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800800c:	b480      	push	{r7}
 800800e:	b083      	sub	sp, #12
 8008010:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8008012:	4b12      	ldr	r3, [pc, #72]	@ (800805c <vPortExitCritical+0x50>)
 8008014:	681b      	ldr	r3, [r3, #0]
 8008016:	2b00      	cmp	r3, #0
 8008018:	d10b      	bne.n	8008032 <vPortExitCritical+0x26>
	__asm volatile
 800801a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800801e:	f383 8811 	msr	BASEPRI, r3
 8008022:	f3bf 8f6f 	isb	sy
 8008026:	f3bf 8f4f 	dsb	sy
 800802a:	607b      	str	r3, [r7, #4]
}
 800802c:	bf00      	nop
 800802e:	bf00      	nop
 8008030:	e7fd      	b.n	800802e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8008032:	4b0a      	ldr	r3, [pc, #40]	@ (800805c <vPortExitCritical+0x50>)
 8008034:	681b      	ldr	r3, [r3, #0]
 8008036:	3b01      	subs	r3, #1
 8008038:	4a08      	ldr	r2, [pc, #32]	@ (800805c <vPortExitCritical+0x50>)
 800803a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800803c:	4b07      	ldr	r3, [pc, #28]	@ (800805c <vPortExitCritical+0x50>)
 800803e:	681b      	ldr	r3, [r3, #0]
 8008040:	2b00      	cmp	r3, #0
 8008042:	d105      	bne.n	8008050 <vPortExitCritical+0x44>
 8008044:	2300      	movs	r3, #0
 8008046:	603b      	str	r3, [r7, #0]
	__asm volatile
 8008048:	683b      	ldr	r3, [r7, #0]
 800804a:	f383 8811 	msr	BASEPRI, r3
}
 800804e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8008050:	bf00      	nop
 8008052:	370c      	adds	r7, #12
 8008054:	46bd      	mov	sp, r7
 8008056:	f85d 7b04 	ldr.w	r7, [sp], #4
 800805a:	4770      	bx	lr
 800805c:	2000001c 	.word	0x2000001c

08008060 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8008060:	f3ef 8009 	mrs	r0, PSP
 8008064:	f3bf 8f6f 	isb	sy
 8008068:	4b15      	ldr	r3, [pc, #84]	@ (80080c0 <pxCurrentTCBConst>)
 800806a:	681a      	ldr	r2, [r3, #0]
 800806c:	f01e 0f10 	tst.w	lr, #16
 8008070:	bf08      	it	eq
 8008072:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8008076:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800807a:	6010      	str	r0, [r2, #0]
 800807c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8008080:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8008084:	f380 8811 	msr	BASEPRI, r0
 8008088:	f3bf 8f4f 	dsb	sy
 800808c:	f3bf 8f6f 	isb	sy
 8008090:	f7fe fea0 	bl	8006dd4 <vTaskSwitchContext>
 8008094:	f04f 0000 	mov.w	r0, #0
 8008098:	f380 8811 	msr	BASEPRI, r0
 800809c:	bc09      	pop	{r0, r3}
 800809e:	6819      	ldr	r1, [r3, #0]
 80080a0:	6808      	ldr	r0, [r1, #0]
 80080a2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80080a6:	f01e 0f10 	tst.w	lr, #16
 80080aa:	bf08      	it	eq
 80080ac:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 80080b0:	f380 8809 	msr	PSP, r0
 80080b4:	f3bf 8f6f 	isb	sy
 80080b8:	4770      	bx	lr
 80080ba:	bf00      	nop
 80080bc:	f3af 8000 	nop.w

080080c0 <pxCurrentTCBConst>:
 80080c0:	200011b4 	.word	0x200011b4
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 80080c4:	bf00      	nop
 80080c6:	bf00      	nop

080080c8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 80080c8:	b580      	push	{r7, lr}
 80080ca:	b082      	sub	sp, #8
 80080cc:	af00      	add	r7, sp, #0
	__asm volatile
 80080ce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80080d2:	f383 8811 	msr	BASEPRI, r3
 80080d6:	f3bf 8f6f 	isb	sy
 80080da:	f3bf 8f4f 	dsb	sy
 80080de:	607b      	str	r3, [r7, #4]
}
 80080e0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 80080e2:	f7fe fdbd 	bl	8006c60 <xTaskIncrementTick>
 80080e6:	4603      	mov	r3, r0
 80080e8:	2b00      	cmp	r3, #0
 80080ea:	d003      	beq.n	80080f4 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80080ec:	4b06      	ldr	r3, [pc, #24]	@ (8008108 <xPortSysTickHandler+0x40>)
 80080ee:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80080f2:	601a      	str	r2, [r3, #0]
 80080f4:	2300      	movs	r3, #0
 80080f6:	603b      	str	r3, [r7, #0]
	__asm volatile
 80080f8:	683b      	ldr	r3, [r7, #0]
 80080fa:	f383 8811 	msr	BASEPRI, r3
}
 80080fe:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8008100:	bf00      	nop
 8008102:	3708      	adds	r7, #8
 8008104:	46bd      	mov	sp, r7
 8008106:	bd80      	pop	{r7, pc}
 8008108:	e000ed04 	.word	0xe000ed04

0800810c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800810c:	b480      	push	{r7}
 800810e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8008110:	4b0b      	ldr	r3, [pc, #44]	@ (8008140 <vPortSetupTimerInterrupt+0x34>)
 8008112:	2200      	movs	r2, #0
 8008114:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8008116:	4b0b      	ldr	r3, [pc, #44]	@ (8008144 <vPortSetupTimerInterrupt+0x38>)
 8008118:	2200      	movs	r2, #0
 800811a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800811c:	4b0a      	ldr	r3, [pc, #40]	@ (8008148 <vPortSetupTimerInterrupt+0x3c>)
 800811e:	681b      	ldr	r3, [r3, #0]
 8008120:	4a0a      	ldr	r2, [pc, #40]	@ (800814c <vPortSetupTimerInterrupt+0x40>)
 8008122:	fba2 2303 	umull	r2, r3, r2, r3
 8008126:	099b      	lsrs	r3, r3, #6
 8008128:	4a09      	ldr	r2, [pc, #36]	@ (8008150 <vPortSetupTimerInterrupt+0x44>)
 800812a:	3b01      	subs	r3, #1
 800812c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800812e:	4b04      	ldr	r3, [pc, #16]	@ (8008140 <vPortSetupTimerInterrupt+0x34>)
 8008130:	2207      	movs	r2, #7
 8008132:	601a      	str	r2, [r3, #0]
}
 8008134:	bf00      	nop
 8008136:	46bd      	mov	sp, r7
 8008138:	f85d 7b04 	ldr.w	r7, [sp], #4
 800813c:	4770      	bx	lr
 800813e:	bf00      	nop
 8008140:	e000e010 	.word	0xe000e010
 8008144:	e000e018 	.word	0xe000e018
 8008148:	20000010 	.word	0x20000010
 800814c:	10624dd3 	.word	0x10624dd3
 8008150:	e000e014 	.word	0xe000e014

08008154 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8008154:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8008164 <vPortEnableVFP+0x10>
 8008158:	6801      	ldr	r1, [r0, #0]
 800815a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800815e:	6001      	str	r1, [r0, #0]
 8008160:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8008162:	bf00      	nop
 8008164:	e000ed88 	.word	0xe000ed88

08008168 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8008168:	b480      	push	{r7}
 800816a:	b085      	sub	sp, #20
 800816c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800816e:	f3ef 8305 	mrs	r3, IPSR
 8008172:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8008174:	68fb      	ldr	r3, [r7, #12]
 8008176:	2b0f      	cmp	r3, #15
 8008178:	d915      	bls.n	80081a6 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800817a:	4a18      	ldr	r2, [pc, #96]	@ (80081dc <vPortValidateInterruptPriority+0x74>)
 800817c:	68fb      	ldr	r3, [r7, #12]
 800817e:	4413      	add	r3, r2
 8008180:	781b      	ldrb	r3, [r3, #0]
 8008182:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8008184:	4b16      	ldr	r3, [pc, #88]	@ (80081e0 <vPortValidateInterruptPriority+0x78>)
 8008186:	781b      	ldrb	r3, [r3, #0]
 8008188:	7afa      	ldrb	r2, [r7, #11]
 800818a:	429a      	cmp	r2, r3
 800818c:	d20b      	bcs.n	80081a6 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 800818e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008192:	f383 8811 	msr	BASEPRI, r3
 8008196:	f3bf 8f6f 	isb	sy
 800819a:	f3bf 8f4f 	dsb	sy
 800819e:	607b      	str	r3, [r7, #4]
}
 80081a0:	bf00      	nop
 80081a2:	bf00      	nop
 80081a4:	e7fd      	b.n	80081a2 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 80081a6:	4b0f      	ldr	r3, [pc, #60]	@ (80081e4 <vPortValidateInterruptPriority+0x7c>)
 80081a8:	681b      	ldr	r3, [r3, #0]
 80081aa:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 80081ae:	4b0e      	ldr	r3, [pc, #56]	@ (80081e8 <vPortValidateInterruptPriority+0x80>)
 80081b0:	681b      	ldr	r3, [r3, #0]
 80081b2:	429a      	cmp	r2, r3
 80081b4:	d90b      	bls.n	80081ce <vPortValidateInterruptPriority+0x66>
	__asm volatile
 80081b6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80081ba:	f383 8811 	msr	BASEPRI, r3
 80081be:	f3bf 8f6f 	isb	sy
 80081c2:	f3bf 8f4f 	dsb	sy
 80081c6:	603b      	str	r3, [r7, #0]
}
 80081c8:	bf00      	nop
 80081ca:	bf00      	nop
 80081cc:	e7fd      	b.n	80081ca <vPortValidateInterruptPriority+0x62>
	}
 80081ce:	bf00      	nop
 80081d0:	3714      	adds	r7, #20
 80081d2:	46bd      	mov	sp, r7
 80081d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081d8:	4770      	bx	lr
 80081da:	bf00      	nop
 80081dc:	e000e3f0 	.word	0xe000e3f0
 80081e0:	200017e0 	.word	0x200017e0
 80081e4:	e000ed0c 	.word	0xe000ed0c
 80081e8:	200017e4 	.word	0x200017e4

080081ec <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 80081ec:	b580      	push	{r7, lr}
 80081ee:	b08a      	sub	sp, #40	@ 0x28
 80081f0:	af00      	add	r7, sp, #0
 80081f2:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 80081f4:	2300      	movs	r3, #0
 80081f6:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 80081f8:	f7fe fc76 	bl	8006ae8 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 80081fc:	4b5c      	ldr	r3, [pc, #368]	@ (8008370 <pvPortMalloc+0x184>)
 80081fe:	681b      	ldr	r3, [r3, #0]
 8008200:	2b00      	cmp	r3, #0
 8008202:	d101      	bne.n	8008208 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8008204:	f000 f924 	bl	8008450 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8008208:	4b5a      	ldr	r3, [pc, #360]	@ (8008374 <pvPortMalloc+0x188>)
 800820a:	681a      	ldr	r2, [r3, #0]
 800820c:	687b      	ldr	r3, [r7, #4]
 800820e:	4013      	ands	r3, r2
 8008210:	2b00      	cmp	r3, #0
 8008212:	f040 8095 	bne.w	8008340 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8008216:	687b      	ldr	r3, [r7, #4]
 8008218:	2b00      	cmp	r3, #0
 800821a:	d01e      	beq.n	800825a <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 800821c:	2208      	movs	r2, #8
 800821e:	687b      	ldr	r3, [r7, #4]
 8008220:	4413      	add	r3, r2
 8008222:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8008224:	687b      	ldr	r3, [r7, #4]
 8008226:	f003 0307 	and.w	r3, r3, #7
 800822a:	2b00      	cmp	r3, #0
 800822c:	d015      	beq.n	800825a <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800822e:	687b      	ldr	r3, [r7, #4]
 8008230:	f023 0307 	bic.w	r3, r3, #7
 8008234:	3308      	adds	r3, #8
 8008236:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8008238:	687b      	ldr	r3, [r7, #4]
 800823a:	f003 0307 	and.w	r3, r3, #7
 800823e:	2b00      	cmp	r3, #0
 8008240:	d00b      	beq.n	800825a <pvPortMalloc+0x6e>
	__asm volatile
 8008242:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008246:	f383 8811 	msr	BASEPRI, r3
 800824a:	f3bf 8f6f 	isb	sy
 800824e:	f3bf 8f4f 	dsb	sy
 8008252:	617b      	str	r3, [r7, #20]
}
 8008254:	bf00      	nop
 8008256:	bf00      	nop
 8008258:	e7fd      	b.n	8008256 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800825a:	687b      	ldr	r3, [r7, #4]
 800825c:	2b00      	cmp	r3, #0
 800825e:	d06f      	beq.n	8008340 <pvPortMalloc+0x154>
 8008260:	4b45      	ldr	r3, [pc, #276]	@ (8008378 <pvPortMalloc+0x18c>)
 8008262:	681b      	ldr	r3, [r3, #0]
 8008264:	687a      	ldr	r2, [r7, #4]
 8008266:	429a      	cmp	r2, r3
 8008268:	d86a      	bhi.n	8008340 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800826a:	4b44      	ldr	r3, [pc, #272]	@ (800837c <pvPortMalloc+0x190>)
 800826c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800826e:	4b43      	ldr	r3, [pc, #268]	@ (800837c <pvPortMalloc+0x190>)
 8008270:	681b      	ldr	r3, [r3, #0]
 8008272:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8008274:	e004      	b.n	8008280 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8008276:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008278:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800827a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800827c:	681b      	ldr	r3, [r3, #0]
 800827e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8008280:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008282:	685b      	ldr	r3, [r3, #4]
 8008284:	687a      	ldr	r2, [r7, #4]
 8008286:	429a      	cmp	r2, r3
 8008288:	d903      	bls.n	8008292 <pvPortMalloc+0xa6>
 800828a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800828c:	681b      	ldr	r3, [r3, #0]
 800828e:	2b00      	cmp	r3, #0
 8008290:	d1f1      	bne.n	8008276 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8008292:	4b37      	ldr	r3, [pc, #220]	@ (8008370 <pvPortMalloc+0x184>)
 8008294:	681b      	ldr	r3, [r3, #0]
 8008296:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008298:	429a      	cmp	r2, r3
 800829a:	d051      	beq.n	8008340 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800829c:	6a3b      	ldr	r3, [r7, #32]
 800829e:	681b      	ldr	r3, [r3, #0]
 80082a0:	2208      	movs	r2, #8
 80082a2:	4413      	add	r3, r2
 80082a4:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 80082a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80082a8:	681a      	ldr	r2, [r3, #0]
 80082aa:	6a3b      	ldr	r3, [r7, #32]
 80082ac:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 80082ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80082b0:	685a      	ldr	r2, [r3, #4]
 80082b2:	687b      	ldr	r3, [r7, #4]
 80082b4:	1ad2      	subs	r2, r2, r3
 80082b6:	2308      	movs	r3, #8
 80082b8:	005b      	lsls	r3, r3, #1
 80082ba:	429a      	cmp	r2, r3
 80082bc:	d920      	bls.n	8008300 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80082be:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80082c0:	687b      	ldr	r3, [r7, #4]
 80082c2:	4413      	add	r3, r2
 80082c4:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80082c6:	69bb      	ldr	r3, [r7, #24]
 80082c8:	f003 0307 	and.w	r3, r3, #7
 80082cc:	2b00      	cmp	r3, #0
 80082ce:	d00b      	beq.n	80082e8 <pvPortMalloc+0xfc>
	__asm volatile
 80082d0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80082d4:	f383 8811 	msr	BASEPRI, r3
 80082d8:	f3bf 8f6f 	isb	sy
 80082dc:	f3bf 8f4f 	dsb	sy
 80082e0:	613b      	str	r3, [r7, #16]
}
 80082e2:	bf00      	nop
 80082e4:	bf00      	nop
 80082e6:	e7fd      	b.n	80082e4 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 80082e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80082ea:	685a      	ldr	r2, [r3, #4]
 80082ec:	687b      	ldr	r3, [r7, #4]
 80082ee:	1ad2      	subs	r2, r2, r3
 80082f0:	69bb      	ldr	r3, [r7, #24]
 80082f2:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 80082f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80082f6:	687a      	ldr	r2, [r7, #4]
 80082f8:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 80082fa:	69b8      	ldr	r0, [r7, #24]
 80082fc:	f000 f90c 	bl	8008518 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8008300:	4b1d      	ldr	r3, [pc, #116]	@ (8008378 <pvPortMalloc+0x18c>)
 8008302:	681a      	ldr	r2, [r3, #0]
 8008304:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008306:	685b      	ldr	r3, [r3, #4]
 8008308:	1ad3      	subs	r3, r2, r3
 800830a:	4a1b      	ldr	r2, [pc, #108]	@ (8008378 <pvPortMalloc+0x18c>)
 800830c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800830e:	4b1a      	ldr	r3, [pc, #104]	@ (8008378 <pvPortMalloc+0x18c>)
 8008310:	681a      	ldr	r2, [r3, #0]
 8008312:	4b1b      	ldr	r3, [pc, #108]	@ (8008380 <pvPortMalloc+0x194>)
 8008314:	681b      	ldr	r3, [r3, #0]
 8008316:	429a      	cmp	r2, r3
 8008318:	d203      	bcs.n	8008322 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800831a:	4b17      	ldr	r3, [pc, #92]	@ (8008378 <pvPortMalloc+0x18c>)
 800831c:	681b      	ldr	r3, [r3, #0]
 800831e:	4a18      	ldr	r2, [pc, #96]	@ (8008380 <pvPortMalloc+0x194>)
 8008320:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8008322:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008324:	685a      	ldr	r2, [r3, #4]
 8008326:	4b13      	ldr	r3, [pc, #76]	@ (8008374 <pvPortMalloc+0x188>)
 8008328:	681b      	ldr	r3, [r3, #0]
 800832a:	431a      	orrs	r2, r3
 800832c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800832e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8008330:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008332:	2200      	movs	r2, #0
 8008334:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8008336:	4b13      	ldr	r3, [pc, #76]	@ (8008384 <pvPortMalloc+0x198>)
 8008338:	681b      	ldr	r3, [r3, #0]
 800833a:	3301      	adds	r3, #1
 800833c:	4a11      	ldr	r2, [pc, #68]	@ (8008384 <pvPortMalloc+0x198>)
 800833e:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8008340:	f7fe fbe0 	bl	8006b04 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8008344:	69fb      	ldr	r3, [r7, #28]
 8008346:	f003 0307 	and.w	r3, r3, #7
 800834a:	2b00      	cmp	r3, #0
 800834c:	d00b      	beq.n	8008366 <pvPortMalloc+0x17a>
	__asm volatile
 800834e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008352:	f383 8811 	msr	BASEPRI, r3
 8008356:	f3bf 8f6f 	isb	sy
 800835a:	f3bf 8f4f 	dsb	sy
 800835e:	60fb      	str	r3, [r7, #12]
}
 8008360:	bf00      	nop
 8008362:	bf00      	nop
 8008364:	e7fd      	b.n	8008362 <pvPortMalloc+0x176>
	return pvReturn;
 8008366:	69fb      	ldr	r3, [r7, #28]
}
 8008368:	4618      	mov	r0, r3
 800836a:	3728      	adds	r7, #40	@ 0x28
 800836c:	46bd      	mov	sp, r7
 800836e:	bd80      	pop	{r7, pc}
 8008370:	20012960 	.word	0x20012960
 8008374:	20012974 	.word	0x20012974
 8008378:	20012964 	.word	0x20012964
 800837c:	20012958 	.word	0x20012958
 8008380:	20012968 	.word	0x20012968
 8008384:	2001296c 	.word	0x2001296c

08008388 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8008388:	b580      	push	{r7, lr}
 800838a:	b086      	sub	sp, #24
 800838c:	af00      	add	r7, sp, #0
 800838e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8008390:	687b      	ldr	r3, [r7, #4]
 8008392:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8008394:	687b      	ldr	r3, [r7, #4]
 8008396:	2b00      	cmp	r3, #0
 8008398:	d04f      	beq.n	800843a <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800839a:	2308      	movs	r3, #8
 800839c:	425b      	negs	r3, r3
 800839e:	697a      	ldr	r2, [r7, #20]
 80083a0:	4413      	add	r3, r2
 80083a2:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 80083a4:	697b      	ldr	r3, [r7, #20]
 80083a6:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 80083a8:	693b      	ldr	r3, [r7, #16]
 80083aa:	685a      	ldr	r2, [r3, #4]
 80083ac:	4b25      	ldr	r3, [pc, #148]	@ (8008444 <vPortFree+0xbc>)
 80083ae:	681b      	ldr	r3, [r3, #0]
 80083b0:	4013      	ands	r3, r2
 80083b2:	2b00      	cmp	r3, #0
 80083b4:	d10b      	bne.n	80083ce <vPortFree+0x46>
	__asm volatile
 80083b6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80083ba:	f383 8811 	msr	BASEPRI, r3
 80083be:	f3bf 8f6f 	isb	sy
 80083c2:	f3bf 8f4f 	dsb	sy
 80083c6:	60fb      	str	r3, [r7, #12]
}
 80083c8:	bf00      	nop
 80083ca:	bf00      	nop
 80083cc:	e7fd      	b.n	80083ca <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 80083ce:	693b      	ldr	r3, [r7, #16]
 80083d0:	681b      	ldr	r3, [r3, #0]
 80083d2:	2b00      	cmp	r3, #0
 80083d4:	d00b      	beq.n	80083ee <vPortFree+0x66>
	__asm volatile
 80083d6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80083da:	f383 8811 	msr	BASEPRI, r3
 80083de:	f3bf 8f6f 	isb	sy
 80083e2:	f3bf 8f4f 	dsb	sy
 80083e6:	60bb      	str	r3, [r7, #8]
}
 80083e8:	bf00      	nop
 80083ea:	bf00      	nop
 80083ec:	e7fd      	b.n	80083ea <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 80083ee:	693b      	ldr	r3, [r7, #16]
 80083f0:	685a      	ldr	r2, [r3, #4]
 80083f2:	4b14      	ldr	r3, [pc, #80]	@ (8008444 <vPortFree+0xbc>)
 80083f4:	681b      	ldr	r3, [r3, #0]
 80083f6:	4013      	ands	r3, r2
 80083f8:	2b00      	cmp	r3, #0
 80083fa:	d01e      	beq.n	800843a <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 80083fc:	693b      	ldr	r3, [r7, #16]
 80083fe:	681b      	ldr	r3, [r3, #0]
 8008400:	2b00      	cmp	r3, #0
 8008402:	d11a      	bne.n	800843a <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8008404:	693b      	ldr	r3, [r7, #16]
 8008406:	685a      	ldr	r2, [r3, #4]
 8008408:	4b0e      	ldr	r3, [pc, #56]	@ (8008444 <vPortFree+0xbc>)
 800840a:	681b      	ldr	r3, [r3, #0]
 800840c:	43db      	mvns	r3, r3
 800840e:	401a      	ands	r2, r3
 8008410:	693b      	ldr	r3, [r7, #16]
 8008412:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8008414:	f7fe fb68 	bl	8006ae8 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8008418:	693b      	ldr	r3, [r7, #16]
 800841a:	685a      	ldr	r2, [r3, #4]
 800841c:	4b0a      	ldr	r3, [pc, #40]	@ (8008448 <vPortFree+0xc0>)
 800841e:	681b      	ldr	r3, [r3, #0]
 8008420:	4413      	add	r3, r2
 8008422:	4a09      	ldr	r2, [pc, #36]	@ (8008448 <vPortFree+0xc0>)
 8008424:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8008426:	6938      	ldr	r0, [r7, #16]
 8008428:	f000 f876 	bl	8008518 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800842c:	4b07      	ldr	r3, [pc, #28]	@ (800844c <vPortFree+0xc4>)
 800842e:	681b      	ldr	r3, [r3, #0]
 8008430:	3301      	adds	r3, #1
 8008432:	4a06      	ldr	r2, [pc, #24]	@ (800844c <vPortFree+0xc4>)
 8008434:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8008436:	f7fe fb65 	bl	8006b04 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800843a:	bf00      	nop
 800843c:	3718      	adds	r7, #24
 800843e:	46bd      	mov	sp, r7
 8008440:	bd80      	pop	{r7, pc}
 8008442:	bf00      	nop
 8008444:	20012974 	.word	0x20012974
 8008448:	20012964 	.word	0x20012964
 800844c:	20012970 	.word	0x20012970

08008450 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8008450:	b480      	push	{r7}
 8008452:	b085      	sub	sp, #20
 8008454:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8008456:	4b29      	ldr	r3, [pc, #164]	@ (80084fc <prvHeapInit+0xac>)
 8008458:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800845a:	4b29      	ldr	r3, [pc, #164]	@ (8008500 <prvHeapInit+0xb0>)
 800845c:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800845e:	68fb      	ldr	r3, [r7, #12]
 8008460:	f003 0307 	and.w	r3, r3, #7
 8008464:	2b00      	cmp	r3, #0
 8008466:	d00c      	beq.n	8008482 <prvHeapInit+0x32>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8008468:	68fb      	ldr	r3, [r7, #12]
 800846a:	3307      	adds	r3, #7
 800846c:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800846e:	68fb      	ldr	r3, [r7, #12]
 8008470:	f023 0307 	bic.w	r3, r3, #7
 8008474:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8008476:	68ba      	ldr	r2, [r7, #8]
 8008478:	68fb      	ldr	r3, [r7, #12]
 800847a:	1ad3      	subs	r3, r2, r3
 800847c:	4a20      	ldr	r2, [pc, #128]	@ (8008500 <prvHeapInit+0xb0>)
 800847e:	4413      	add	r3, r2
 8008480:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8008482:	68fb      	ldr	r3, [r7, #12]
 8008484:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8008486:	4a1f      	ldr	r2, [pc, #124]	@ (8008504 <prvHeapInit+0xb4>)
 8008488:	687b      	ldr	r3, [r7, #4]
 800848a:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800848c:	4b1d      	ldr	r3, [pc, #116]	@ (8008504 <prvHeapInit+0xb4>)
 800848e:	2200      	movs	r2, #0
 8008490:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8008492:	687b      	ldr	r3, [r7, #4]
 8008494:	68ba      	ldr	r2, [r7, #8]
 8008496:	4413      	add	r3, r2
 8008498:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800849a:	2208      	movs	r2, #8
 800849c:	68fb      	ldr	r3, [r7, #12]
 800849e:	1a9b      	subs	r3, r3, r2
 80084a0:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80084a2:	68fb      	ldr	r3, [r7, #12]
 80084a4:	f023 0307 	bic.w	r3, r3, #7
 80084a8:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 80084aa:	68fb      	ldr	r3, [r7, #12]
 80084ac:	4a16      	ldr	r2, [pc, #88]	@ (8008508 <prvHeapInit+0xb8>)
 80084ae:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 80084b0:	4b15      	ldr	r3, [pc, #84]	@ (8008508 <prvHeapInit+0xb8>)
 80084b2:	681b      	ldr	r3, [r3, #0]
 80084b4:	2200      	movs	r2, #0
 80084b6:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 80084b8:	4b13      	ldr	r3, [pc, #76]	@ (8008508 <prvHeapInit+0xb8>)
 80084ba:	681b      	ldr	r3, [r3, #0]
 80084bc:	2200      	movs	r2, #0
 80084be:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 80084c0:	687b      	ldr	r3, [r7, #4]
 80084c2:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80084c4:	683b      	ldr	r3, [r7, #0]
 80084c6:	68fa      	ldr	r2, [r7, #12]
 80084c8:	1ad2      	subs	r2, r2, r3
 80084ca:	683b      	ldr	r3, [r7, #0]
 80084cc:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 80084ce:	4b0e      	ldr	r3, [pc, #56]	@ (8008508 <prvHeapInit+0xb8>)
 80084d0:	681a      	ldr	r2, [r3, #0]
 80084d2:	683b      	ldr	r3, [r7, #0]
 80084d4:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80084d6:	683b      	ldr	r3, [r7, #0]
 80084d8:	685b      	ldr	r3, [r3, #4]
 80084da:	4a0c      	ldr	r2, [pc, #48]	@ (800850c <prvHeapInit+0xbc>)
 80084dc:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80084de:	683b      	ldr	r3, [r7, #0]
 80084e0:	685b      	ldr	r3, [r3, #4]
 80084e2:	4a0b      	ldr	r2, [pc, #44]	@ (8008510 <prvHeapInit+0xc0>)
 80084e4:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80084e6:	4b0b      	ldr	r3, [pc, #44]	@ (8008514 <prvHeapInit+0xc4>)
 80084e8:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 80084ec:	601a      	str	r2, [r3, #0]
}
 80084ee:	bf00      	nop
 80084f0:	3714      	adds	r7, #20
 80084f2:	46bd      	mov	sp, r7
 80084f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084f8:	4770      	bx	lr
 80084fa:	bf00      	nop
 80084fc:	00011170 	.word	0x00011170
 8008500:	200017e8 	.word	0x200017e8
 8008504:	20012958 	.word	0x20012958
 8008508:	20012960 	.word	0x20012960
 800850c:	20012968 	.word	0x20012968
 8008510:	20012964 	.word	0x20012964
 8008514:	20012974 	.word	0x20012974

08008518 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8008518:	b480      	push	{r7}
 800851a:	b085      	sub	sp, #20
 800851c:	af00      	add	r7, sp, #0
 800851e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8008520:	4b28      	ldr	r3, [pc, #160]	@ (80085c4 <prvInsertBlockIntoFreeList+0xac>)
 8008522:	60fb      	str	r3, [r7, #12]
 8008524:	e002      	b.n	800852c <prvInsertBlockIntoFreeList+0x14>
 8008526:	68fb      	ldr	r3, [r7, #12]
 8008528:	681b      	ldr	r3, [r3, #0]
 800852a:	60fb      	str	r3, [r7, #12]
 800852c:	68fb      	ldr	r3, [r7, #12]
 800852e:	681b      	ldr	r3, [r3, #0]
 8008530:	687a      	ldr	r2, [r7, #4]
 8008532:	429a      	cmp	r2, r3
 8008534:	d8f7      	bhi.n	8008526 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8008536:	68fb      	ldr	r3, [r7, #12]
 8008538:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800853a:	68fb      	ldr	r3, [r7, #12]
 800853c:	685b      	ldr	r3, [r3, #4]
 800853e:	68ba      	ldr	r2, [r7, #8]
 8008540:	4413      	add	r3, r2
 8008542:	687a      	ldr	r2, [r7, #4]
 8008544:	429a      	cmp	r2, r3
 8008546:	d108      	bne.n	800855a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8008548:	68fb      	ldr	r3, [r7, #12]
 800854a:	685a      	ldr	r2, [r3, #4]
 800854c:	687b      	ldr	r3, [r7, #4]
 800854e:	685b      	ldr	r3, [r3, #4]
 8008550:	441a      	add	r2, r3
 8008552:	68fb      	ldr	r3, [r7, #12]
 8008554:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8008556:	68fb      	ldr	r3, [r7, #12]
 8008558:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800855a:	687b      	ldr	r3, [r7, #4]
 800855c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800855e:	687b      	ldr	r3, [r7, #4]
 8008560:	685b      	ldr	r3, [r3, #4]
 8008562:	68ba      	ldr	r2, [r7, #8]
 8008564:	441a      	add	r2, r3
 8008566:	68fb      	ldr	r3, [r7, #12]
 8008568:	681b      	ldr	r3, [r3, #0]
 800856a:	429a      	cmp	r2, r3
 800856c:	d118      	bne.n	80085a0 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800856e:	68fb      	ldr	r3, [r7, #12]
 8008570:	681a      	ldr	r2, [r3, #0]
 8008572:	4b15      	ldr	r3, [pc, #84]	@ (80085c8 <prvInsertBlockIntoFreeList+0xb0>)
 8008574:	681b      	ldr	r3, [r3, #0]
 8008576:	429a      	cmp	r2, r3
 8008578:	d00d      	beq.n	8008596 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800857a:	687b      	ldr	r3, [r7, #4]
 800857c:	685a      	ldr	r2, [r3, #4]
 800857e:	68fb      	ldr	r3, [r7, #12]
 8008580:	681b      	ldr	r3, [r3, #0]
 8008582:	685b      	ldr	r3, [r3, #4]
 8008584:	441a      	add	r2, r3
 8008586:	687b      	ldr	r3, [r7, #4]
 8008588:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800858a:	68fb      	ldr	r3, [r7, #12]
 800858c:	681b      	ldr	r3, [r3, #0]
 800858e:	681a      	ldr	r2, [r3, #0]
 8008590:	687b      	ldr	r3, [r7, #4]
 8008592:	601a      	str	r2, [r3, #0]
 8008594:	e008      	b.n	80085a8 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8008596:	4b0c      	ldr	r3, [pc, #48]	@ (80085c8 <prvInsertBlockIntoFreeList+0xb0>)
 8008598:	681a      	ldr	r2, [r3, #0]
 800859a:	687b      	ldr	r3, [r7, #4]
 800859c:	601a      	str	r2, [r3, #0]
 800859e:	e003      	b.n	80085a8 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 80085a0:	68fb      	ldr	r3, [r7, #12]
 80085a2:	681a      	ldr	r2, [r3, #0]
 80085a4:	687b      	ldr	r3, [r7, #4]
 80085a6:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 80085a8:	68fa      	ldr	r2, [r7, #12]
 80085aa:	687b      	ldr	r3, [r7, #4]
 80085ac:	429a      	cmp	r2, r3
 80085ae:	d002      	beq.n	80085b6 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 80085b0:	68fb      	ldr	r3, [r7, #12]
 80085b2:	687a      	ldr	r2, [r7, #4]
 80085b4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80085b6:	bf00      	nop
 80085b8:	3714      	adds	r7, #20
 80085ba:	46bd      	mov	sp, r7
 80085bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085c0:	4770      	bx	lr
 80085c2:	bf00      	nop
 80085c4:	20012958 	.word	0x20012958
 80085c8:	20012960 	.word	0x20012960

080085cc <__cvt>:
 80085cc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80085d0:	ec57 6b10 	vmov	r6, r7, d0
 80085d4:	2f00      	cmp	r7, #0
 80085d6:	460c      	mov	r4, r1
 80085d8:	4619      	mov	r1, r3
 80085da:	463b      	mov	r3, r7
 80085dc:	bfbb      	ittet	lt
 80085de:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 80085e2:	461f      	movlt	r7, r3
 80085e4:	2300      	movge	r3, #0
 80085e6:	232d      	movlt	r3, #45	@ 0x2d
 80085e8:	700b      	strb	r3, [r1, #0]
 80085ea:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80085ec:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 80085f0:	4691      	mov	r9, r2
 80085f2:	f023 0820 	bic.w	r8, r3, #32
 80085f6:	bfbc      	itt	lt
 80085f8:	4632      	movlt	r2, r6
 80085fa:	4616      	movlt	r6, r2
 80085fc:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8008600:	d005      	beq.n	800860e <__cvt+0x42>
 8008602:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8008606:	d100      	bne.n	800860a <__cvt+0x3e>
 8008608:	3401      	adds	r4, #1
 800860a:	2102      	movs	r1, #2
 800860c:	e000      	b.n	8008610 <__cvt+0x44>
 800860e:	2103      	movs	r1, #3
 8008610:	ab03      	add	r3, sp, #12
 8008612:	9301      	str	r3, [sp, #4]
 8008614:	ab02      	add	r3, sp, #8
 8008616:	9300      	str	r3, [sp, #0]
 8008618:	ec47 6b10 	vmov	d0, r6, r7
 800861c:	4653      	mov	r3, sl
 800861e:	4622      	mov	r2, r4
 8008620:	f000 febe 	bl	80093a0 <_dtoa_r>
 8008624:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8008628:	4605      	mov	r5, r0
 800862a:	d119      	bne.n	8008660 <__cvt+0x94>
 800862c:	f019 0f01 	tst.w	r9, #1
 8008630:	d00e      	beq.n	8008650 <__cvt+0x84>
 8008632:	eb00 0904 	add.w	r9, r0, r4
 8008636:	2200      	movs	r2, #0
 8008638:	2300      	movs	r3, #0
 800863a:	4630      	mov	r0, r6
 800863c:	4639      	mov	r1, r7
 800863e:	f7f8 fa63 	bl	8000b08 <__aeabi_dcmpeq>
 8008642:	b108      	cbz	r0, 8008648 <__cvt+0x7c>
 8008644:	f8cd 900c 	str.w	r9, [sp, #12]
 8008648:	2230      	movs	r2, #48	@ 0x30
 800864a:	9b03      	ldr	r3, [sp, #12]
 800864c:	454b      	cmp	r3, r9
 800864e:	d31e      	bcc.n	800868e <__cvt+0xc2>
 8008650:	9b03      	ldr	r3, [sp, #12]
 8008652:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8008654:	1b5b      	subs	r3, r3, r5
 8008656:	4628      	mov	r0, r5
 8008658:	6013      	str	r3, [r2, #0]
 800865a:	b004      	add	sp, #16
 800865c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008660:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8008664:	eb00 0904 	add.w	r9, r0, r4
 8008668:	d1e5      	bne.n	8008636 <__cvt+0x6a>
 800866a:	7803      	ldrb	r3, [r0, #0]
 800866c:	2b30      	cmp	r3, #48	@ 0x30
 800866e:	d10a      	bne.n	8008686 <__cvt+0xba>
 8008670:	2200      	movs	r2, #0
 8008672:	2300      	movs	r3, #0
 8008674:	4630      	mov	r0, r6
 8008676:	4639      	mov	r1, r7
 8008678:	f7f8 fa46 	bl	8000b08 <__aeabi_dcmpeq>
 800867c:	b918      	cbnz	r0, 8008686 <__cvt+0xba>
 800867e:	f1c4 0401 	rsb	r4, r4, #1
 8008682:	f8ca 4000 	str.w	r4, [sl]
 8008686:	f8da 3000 	ldr.w	r3, [sl]
 800868a:	4499      	add	r9, r3
 800868c:	e7d3      	b.n	8008636 <__cvt+0x6a>
 800868e:	1c59      	adds	r1, r3, #1
 8008690:	9103      	str	r1, [sp, #12]
 8008692:	701a      	strb	r2, [r3, #0]
 8008694:	e7d9      	b.n	800864a <__cvt+0x7e>

08008696 <__exponent>:
 8008696:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008698:	2900      	cmp	r1, #0
 800869a:	bfba      	itte	lt
 800869c:	4249      	neglt	r1, r1
 800869e:	232d      	movlt	r3, #45	@ 0x2d
 80086a0:	232b      	movge	r3, #43	@ 0x2b
 80086a2:	2909      	cmp	r1, #9
 80086a4:	7002      	strb	r2, [r0, #0]
 80086a6:	7043      	strb	r3, [r0, #1]
 80086a8:	dd29      	ble.n	80086fe <__exponent+0x68>
 80086aa:	f10d 0307 	add.w	r3, sp, #7
 80086ae:	461d      	mov	r5, r3
 80086b0:	270a      	movs	r7, #10
 80086b2:	461a      	mov	r2, r3
 80086b4:	fbb1 f6f7 	udiv	r6, r1, r7
 80086b8:	fb07 1416 	mls	r4, r7, r6, r1
 80086bc:	3430      	adds	r4, #48	@ 0x30
 80086be:	f802 4c01 	strb.w	r4, [r2, #-1]
 80086c2:	460c      	mov	r4, r1
 80086c4:	2c63      	cmp	r4, #99	@ 0x63
 80086c6:	f103 33ff 	add.w	r3, r3, #4294967295
 80086ca:	4631      	mov	r1, r6
 80086cc:	dcf1      	bgt.n	80086b2 <__exponent+0x1c>
 80086ce:	3130      	adds	r1, #48	@ 0x30
 80086d0:	1e94      	subs	r4, r2, #2
 80086d2:	f803 1c01 	strb.w	r1, [r3, #-1]
 80086d6:	1c41      	adds	r1, r0, #1
 80086d8:	4623      	mov	r3, r4
 80086da:	42ab      	cmp	r3, r5
 80086dc:	d30a      	bcc.n	80086f4 <__exponent+0x5e>
 80086de:	f10d 0309 	add.w	r3, sp, #9
 80086e2:	1a9b      	subs	r3, r3, r2
 80086e4:	42ac      	cmp	r4, r5
 80086e6:	bf88      	it	hi
 80086e8:	2300      	movhi	r3, #0
 80086ea:	3302      	adds	r3, #2
 80086ec:	4403      	add	r3, r0
 80086ee:	1a18      	subs	r0, r3, r0
 80086f0:	b003      	add	sp, #12
 80086f2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80086f4:	f813 6b01 	ldrb.w	r6, [r3], #1
 80086f8:	f801 6f01 	strb.w	r6, [r1, #1]!
 80086fc:	e7ed      	b.n	80086da <__exponent+0x44>
 80086fe:	2330      	movs	r3, #48	@ 0x30
 8008700:	3130      	adds	r1, #48	@ 0x30
 8008702:	7083      	strb	r3, [r0, #2]
 8008704:	70c1      	strb	r1, [r0, #3]
 8008706:	1d03      	adds	r3, r0, #4
 8008708:	e7f1      	b.n	80086ee <__exponent+0x58>
	...

0800870c <_printf_float>:
 800870c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008710:	b08d      	sub	sp, #52	@ 0x34
 8008712:	460c      	mov	r4, r1
 8008714:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8008718:	4616      	mov	r6, r2
 800871a:	461f      	mov	r7, r3
 800871c:	4605      	mov	r5, r0
 800871e:	f000 fcdb 	bl	80090d8 <_localeconv_r>
 8008722:	6803      	ldr	r3, [r0, #0]
 8008724:	9304      	str	r3, [sp, #16]
 8008726:	4618      	mov	r0, r3
 8008728:	f7f7 fdc2 	bl	80002b0 <strlen>
 800872c:	2300      	movs	r3, #0
 800872e:	930a      	str	r3, [sp, #40]	@ 0x28
 8008730:	f8d8 3000 	ldr.w	r3, [r8]
 8008734:	9005      	str	r0, [sp, #20]
 8008736:	3307      	adds	r3, #7
 8008738:	f023 0307 	bic.w	r3, r3, #7
 800873c:	f103 0208 	add.w	r2, r3, #8
 8008740:	f894 a018 	ldrb.w	sl, [r4, #24]
 8008744:	f8d4 b000 	ldr.w	fp, [r4]
 8008748:	f8c8 2000 	str.w	r2, [r8]
 800874c:	e9d3 8900 	ldrd	r8, r9, [r3]
 8008750:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8008754:	9307      	str	r3, [sp, #28]
 8008756:	f8cd 8018 	str.w	r8, [sp, #24]
 800875a:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800875e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8008762:	4b9c      	ldr	r3, [pc, #624]	@ (80089d4 <_printf_float+0x2c8>)
 8008764:	f04f 32ff 	mov.w	r2, #4294967295
 8008768:	f7f8 fa00 	bl	8000b6c <__aeabi_dcmpun>
 800876c:	bb70      	cbnz	r0, 80087cc <_printf_float+0xc0>
 800876e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8008772:	4b98      	ldr	r3, [pc, #608]	@ (80089d4 <_printf_float+0x2c8>)
 8008774:	f04f 32ff 	mov.w	r2, #4294967295
 8008778:	f7f8 f9da 	bl	8000b30 <__aeabi_dcmple>
 800877c:	bb30      	cbnz	r0, 80087cc <_printf_float+0xc0>
 800877e:	2200      	movs	r2, #0
 8008780:	2300      	movs	r3, #0
 8008782:	4640      	mov	r0, r8
 8008784:	4649      	mov	r1, r9
 8008786:	f7f8 f9c9 	bl	8000b1c <__aeabi_dcmplt>
 800878a:	b110      	cbz	r0, 8008792 <_printf_float+0x86>
 800878c:	232d      	movs	r3, #45	@ 0x2d
 800878e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008792:	4a91      	ldr	r2, [pc, #580]	@ (80089d8 <_printf_float+0x2cc>)
 8008794:	4b91      	ldr	r3, [pc, #580]	@ (80089dc <_printf_float+0x2d0>)
 8008796:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800879a:	bf94      	ite	ls
 800879c:	4690      	movls	r8, r2
 800879e:	4698      	movhi	r8, r3
 80087a0:	2303      	movs	r3, #3
 80087a2:	6123      	str	r3, [r4, #16]
 80087a4:	f02b 0304 	bic.w	r3, fp, #4
 80087a8:	6023      	str	r3, [r4, #0]
 80087aa:	f04f 0900 	mov.w	r9, #0
 80087ae:	9700      	str	r7, [sp, #0]
 80087b0:	4633      	mov	r3, r6
 80087b2:	aa0b      	add	r2, sp, #44	@ 0x2c
 80087b4:	4621      	mov	r1, r4
 80087b6:	4628      	mov	r0, r5
 80087b8:	f000 f9d2 	bl	8008b60 <_printf_common>
 80087bc:	3001      	adds	r0, #1
 80087be:	f040 808d 	bne.w	80088dc <_printf_float+0x1d0>
 80087c2:	f04f 30ff 	mov.w	r0, #4294967295
 80087c6:	b00d      	add	sp, #52	@ 0x34
 80087c8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80087cc:	4642      	mov	r2, r8
 80087ce:	464b      	mov	r3, r9
 80087d0:	4640      	mov	r0, r8
 80087d2:	4649      	mov	r1, r9
 80087d4:	f7f8 f9ca 	bl	8000b6c <__aeabi_dcmpun>
 80087d8:	b140      	cbz	r0, 80087ec <_printf_float+0xe0>
 80087da:	464b      	mov	r3, r9
 80087dc:	2b00      	cmp	r3, #0
 80087de:	bfbc      	itt	lt
 80087e0:	232d      	movlt	r3, #45	@ 0x2d
 80087e2:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 80087e6:	4a7e      	ldr	r2, [pc, #504]	@ (80089e0 <_printf_float+0x2d4>)
 80087e8:	4b7e      	ldr	r3, [pc, #504]	@ (80089e4 <_printf_float+0x2d8>)
 80087ea:	e7d4      	b.n	8008796 <_printf_float+0x8a>
 80087ec:	6863      	ldr	r3, [r4, #4]
 80087ee:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 80087f2:	9206      	str	r2, [sp, #24]
 80087f4:	1c5a      	adds	r2, r3, #1
 80087f6:	d13b      	bne.n	8008870 <_printf_float+0x164>
 80087f8:	2306      	movs	r3, #6
 80087fa:	6063      	str	r3, [r4, #4]
 80087fc:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8008800:	2300      	movs	r3, #0
 8008802:	6022      	str	r2, [r4, #0]
 8008804:	9303      	str	r3, [sp, #12]
 8008806:	ab0a      	add	r3, sp, #40	@ 0x28
 8008808:	e9cd a301 	strd	sl, r3, [sp, #4]
 800880c:	ab09      	add	r3, sp, #36	@ 0x24
 800880e:	9300      	str	r3, [sp, #0]
 8008810:	6861      	ldr	r1, [r4, #4]
 8008812:	ec49 8b10 	vmov	d0, r8, r9
 8008816:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800881a:	4628      	mov	r0, r5
 800881c:	f7ff fed6 	bl	80085cc <__cvt>
 8008820:	9b06      	ldr	r3, [sp, #24]
 8008822:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8008824:	2b47      	cmp	r3, #71	@ 0x47
 8008826:	4680      	mov	r8, r0
 8008828:	d129      	bne.n	800887e <_printf_float+0x172>
 800882a:	1cc8      	adds	r0, r1, #3
 800882c:	db02      	blt.n	8008834 <_printf_float+0x128>
 800882e:	6863      	ldr	r3, [r4, #4]
 8008830:	4299      	cmp	r1, r3
 8008832:	dd41      	ble.n	80088b8 <_printf_float+0x1ac>
 8008834:	f1aa 0a02 	sub.w	sl, sl, #2
 8008838:	fa5f fa8a 	uxtb.w	sl, sl
 800883c:	3901      	subs	r1, #1
 800883e:	4652      	mov	r2, sl
 8008840:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8008844:	9109      	str	r1, [sp, #36]	@ 0x24
 8008846:	f7ff ff26 	bl	8008696 <__exponent>
 800884a:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800884c:	1813      	adds	r3, r2, r0
 800884e:	2a01      	cmp	r2, #1
 8008850:	4681      	mov	r9, r0
 8008852:	6123      	str	r3, [r4, #16]
 8008854:	dc02      	bgt.n	800885c <_printf_float+0x150>
 8008856:	6822      	ldr	r2, [r4, #0]
 8008858:	07d2      	lsls	r2, r2, #31
 800885a:	d501      	bpl.n	8008860 <_printf_float+0x154>
 800885c:	3301      	adds	r3, #1
 800885e:	6123      	str	r3, [r4, #16]
 8008860:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8008864:	2b00      	cmp	r3, #0
 8008866:	d0a2      	beq.n	80087ae <_printf_float+0xa2>
 8008868:	232d      	movs	r3, #45	@ 0x2d
 800886a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800886e:	e79e      	b.n	80087ae <_printf_float+0xa2>
 8008870:	9a06      	ldr	r2, [sp, #24]
 8008872:	2a47      	cmp	r2, #71	@ 0x47
 8008874:	d1c2      	bne.n	80087fc <_printf_float+0xf0>
 8008876:	2b00      	cmp	r3, #0
 8008878:	d1c0      	bne.n	80087fc <_printf_float+0xf0>
 800887a:	2301      	movs	r3, #1
 800887c:	e7bd      	b.n	80087fa <_printf_float+0xee>
 800887e:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8008882:	d9db      	bls.n	800883c <_printf_float+0x130>
 8008884:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8008888:	d118      	bne.n	80088bc <_printf_float+0x1b0>
 800888a:	2900      	cmp	r1, #0
 800888c:	6863      	ldr	r3, [r4, #4]
 800888e:	dd0b      	ble.n	80088a8 <_printf_float+0x19c>
 8008890:	6121      	str	r1, [r4, #16]
 8008892:	b913      	cbnz	r3, 800889a <_printf_float+0x18e>
 8008894:	6822      	ldr	r2, [r4, #0]
 8008896:	07d0      	lsls	r0, r2, #31
 8008898:	d502      	bpl.n	80088a0 <_printf_float+0x194>
 800889a:	3301      	adds	r3, #1
 800889c:	440b      	add	r3, r1
 800889e:	6123      	str	r3, [r4, #16]
 80088a0:	65a1      	str	r1, [r4, #88]	@ 0x58
 80088a2:	f04f 0900 	mov.w	r9, #0
 80088a6:	e7db      	b.n	8008860 <_printf_float+0x154>
 80088a8:	b913      	cbnz	r3, 80088b0 <_printf_float+0x1a4>
 80088aa:	6822      	ldr	r2, [r4, #0]
 80088ac:	07d2      	lsls	r2, r2, #31
 80088ae:	d501      	bpl.n	80088b4 <_printf_float+0x1a8>
 80088b0:	3302      	adds	r3, #2
 80088b2:	e7f4      	b.n	800889e <_printf_float+0x192>
 80088b4:	2301      	movs	r3, #1
 80088b6:	e7f2      	b.n	800889e <_printf_float+0x192>
 80088b8:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 80088bc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80088be:	4299      	cmp	r1, r3
 80088c0:	db05      	blt.n	80088ce <_printf_float+0x1c2>
 80088c2:	6823      	ldr	r3, [r4, #0]
 80088c4:	6121      	str	r1, [r4, #16]
 80088c6:	07d8      	lsls	r0, r3, #31
 80088c8:	d5ea      	bpl.n	80088a0 <_printf_float+0x194>
 80088ca:	1c4b      	adds	r3, r1, #1
 80088cc:	e7e7      	b.n	800889e <_printf_float+0x192>
 80088ce:	2900      	cmp	r1, #0
 80088d0:	bfd4      	ite	le
 80088d2:	f1c1 0202 	rsble	r2, r1, #2
 80088d6:	2201      	movgt	r2, #1
 80088d8:	4413      	add	r3, r2
 80088da:	e7e0      	b.n	800889e <_printf_float+0x192>
 80088dc:	6823      	ldr	r3, [r4, #0]
 80088de:	055a      	lsls	r2, r3, #21
 80088e0:	d407      	bmi.n	80088f2 <_printf_float+0x1e6>
 80088e2:	6923      	ldr	r3, [r4, #16]
 80088e4:	4642      	mov	r2, r8
 80088e6:	4631      	mov	r1, r6
 80088e8:	4628      	mov	r0, r5
 80088ea:	47b8      	blx	r7
 80088ec:	3001      	adds	r0, #1
 80088ee:	d12b      	bne.n	8008948 <_printf_float+0x23c>
 80088f0:	e767      	b.n	80087c2 <_printf_float+0xb6>
 80088f2:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80088f6:	f240 80dd 	bls.w	8008ab4 <_printf_float+0x3a8>
 80088fa:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80088fe:	2200      	movs	r2, #0
 8008900:	2300      	movs	r3, #0
 8008902:	f7f8 f901 	bl	8000b08 <__aeabi_dcmpeq>
 8008906:	2800      	cmp	r0, #0
 8008908:	d033      	beq.n	8008972 <_printf_float+0x266>
 800890a:	4a37      	ldr	r2, [pc, #220]	@ (80089e8 <_printf_float+0x2dc>)
 800890c:	2301      	movs	r3, #1
 800890e:	4631      	mov	r1, r6
 8008910:	4628      	mov	r0, r5
 8008912:	47b8      	blx	r7
 8008914:	3001      	adds	r0, #1
 8008916:	f43f af54 	beq.w	80087c2 <_printf_float+0xb6>
 800891a:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800891e:	4543      	cmp	r3, r8
 8008920:	db02      	blt.n	8008928 <_printf_float+0x21c>
 8008922:	6823      	ldr	r3, [r4, #0]
 8008924:	07d8      	lsls	r0, r3, #31
 8008926:	d50f      	bpl.n	8008948 <_printf_float+0x23c>
 8008928:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800892c:	4631      	mov	r1, r6
 800892e:	4628      	mov	r0, r5
 8008930:	47b8      	blx	r7
 8008932:	3001      	adds	r0, #1
 8008934:	f43f af45 	beq.w	80087c2 <_printf_float+0xb6>
 8008938:	f04f 0900 	mov.w	r9, #0
 800893c:	f108 38ff 	add.w	r8, r8, #4294967295
 8008940:	f104 0a1a 	add.w	sl, r4, #26
 8008944:	45c8      	cmp	r8, r9
 8008946:	dc09      	bgt.n	800895c <_printf_float+0x250>
 8008948:	6823      	ldr	r3, [r4, #0]
 800894a:	079b      	lsls	r3, r3, #30
 800894c:	f100 8103 	bmi.w	8008b56 <_printf_float+0x44a>
 8008950:	68e0      	ldr	r0, [r4, #12]
 8008952:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008954:	4298      	cmp	r0, r3
 8008956:	bfb8      	it	lt
 8008958:	4618      	movlt	r0, r3
 800895a:	e734      	b.n	80087c6 <_printf_float+0xba>
 800895c:	2301      	movs	r3, #1
 800895e:	4652      	mov	r2, sl
 8008960:	4631      	mov	r1, r6
 8008962:	4628      	mov	r0, r5
 8008964:	47b8      	blx	r7
 8008966:	3001      	adds	r0, #1
 8008968:	f43f af2b 	beq.w	80087c2 <_printf_float+0xb6>
 800896c:	f109 0901 	add.w	r9, r9, #1
 8008970:	e7e8      	b.n	8008944 <_printf_float+0x238>
 8008972:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008974:	2b00      	cmp	r3, #0
 8008976:	dc39      	bgt.n	80089ec <_printf_float+0x2e0>
 8008978:	4a1b      	ldr	r2, [pc, #108]	@ (80089e8 <_printf_float+0x2dc>)
 800897a:	2301      	movs	r3, #1
 800897c:	4631      	mov	r1, r6
 800897e:	4628      	mov	r0, r5
 8008980:	47b8      	blx	r7
 8008982:	3001      	adds	r0, #1
 8008984:	f43f af1d 	beq.w	80087c2 <_printf_float+0xb6>
 8008988:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800898c:	ea59 0303 	orrs.w	r3, r9, r3
 8008990:	d102      	bne.n	8008998 <_printf_float+0x28c>
 8008992:	6823      	ldr	r3, [r4, #0]
 8008994:	07d9      	lsls	r1, r3, #31
 8008996:	d5d7      	bpl.n	8008948 <_printf_float+0x23c>
 8008998:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800899c:	4631      	mov	r1, r6
 800899e:	4628      	mov	r0, r5
 80089a0:	47b8      	blx	r7
 80089a2:	3001      	adds	r0, #1
 80089a4:	f43f af0d 	beq.w	80087c2 <_printf_float+0xb6>
 80089a8:	f04f 0a00 	mov.w	sl, #0
 80089ac:	f104 0b1a 	add.w	fp, r4, #26
 80089b0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80089b2:	425b      	negs	r3, r3
 80089b4:	4553      	cmp	r3, sl
 80089b6:	dc01      	bgt.n	80089bc <_printf_float+0x2b0>
 80089b8:	464b      	mov	r3, r9
 80089ba:	e793      	b.n	80088e4 <_printf_float+0x1d8>
 80089bc:	2301      	movs	r3, #1
 80089be:	465a      	mov	r2, fp
 80089c0:	4631      	mov	r1, r6
 80089c2:	4628      	mov	r0, r5
 80089c4:	47b8      	blx	r7
 80089c6:	3001      	adds	r0, #1
 80089c8:	f43f aefb 	beq.w	80087c2 <_printf_float+0xb6>
 80089cc:	f10a 0a01 	add.w	sl, sl, #1
 80089d0:	e7ee      	b.n	80089b0 <_printf_float+0x2a4>
 80089d2:	bf00      	nop
 80089d4:	7fefffff 	.word	0x7fefffff
 80089d8:	0800b574 	.word	0x0800b574
 80089dc:	0800b578 	.word	0x0800b578
 80089e0:	0800b57c 	.word	0x0800b57c
 80089e4:	0800b580 	.word	0x0800b580
 80089e8:	0800b584 	.word	0x0800b584
 80089ec:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80089ee:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 80089f2:	4553      	cmp	r3, sl
 80089f4:	bfa8      	it	ge
 80089f6:	4653      	movge	r3, sl
 80089f8:	2b00      	cmp	r3, #0
 80089fa:	4699      	mov	r9, r3
 80089fc:	dc36      	bgt.n	8008a6c <_printf_float+0x360>
 80089fe:	f04f 0b00 	mov.w	fp, #0
 8008a02:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8008a06:	f104 021a 	add.w	r2, r4, #26
 8008a0a:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8008a0c:	9306      	str	r3, [sp, #24]
 8008a0e:	eba3 0309 	sub.w	r3, r3, r9
 8008a12:	455b      	cmp	r3, fp
 8008a14:	dc31      	bgt.n	8008a7a <_printf_float+0x36e>
 8008a16:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008a18:	459a      	cmp	sl, r3
 8008a1a:	dc3a      	bgt.n	8008a92 <_printf_float+0x386>
 8008a1c:	6823      	ldr	r3, [r4, #0]
 8008a1e:	07da      	lsls	r2, r3, #31
 8008a20:	d437      	bmi.n	8008a92 <_printf_float+0x386>
 8008a22:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008a24:	ebaa 0903 	sub.w	r9, sl, r3
 8008a28:	9b06      	ldr	r3, [sp, #24]
 8008a2a:	ebaa 0303 	sub.w	r3, sl, r3
 8008a2e:	4599      	cmp	r9, r3
 8008a30:	bfa8      	it	ge
 8008a32:	4699      	movge	r9, r3
 8008a34:	f1b9 0f00 	cmp.w	r9, #0
 8008a38:	dc33      	bgt.n	8008aa2 <_printf_float+0x396>
 8008a3a:	f04f 0800 	mov.w	r8, #0
 8008a3e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8008a42:	f104 0b1a 	add.w	fp, r4, #26
 8008a46:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008a48:	ebaa 0303 	sub.w	r3, sl, r3
 8008a4c:	eba3 0309 	sub.w	r3, r3, r9
 8008a50:	4543      	cmp	r3, r8
 8008a52:	f77f af79 	ble.w	8008948 <_printf_float+0x23c>
 8008a56:	2301      	movs	r3, #1
 8008a58:	465a      	mov	r2, fp
 8008a5a:	4631      	mov	r1, r6
 8008a5c:	4628      	mov	r0, r5
 8008a5e:	47b8      	blx	r7
 8008a60:	3001      	adds	r0, #1
 8008a62:	f43f aeae 	beq.w	80087c2 <_printf_float+0xb6>
 8008a66:	f108 0801 	add.w	r8, r8, #1
 8008a6a:	e7ec      	b.n	8008a46 <_printf_float+0x33a>
 8008a6c:	4642      	mov	r2, r8
 8008a6e:	4631      	mov	r1, r6
 8008a70:	4628      	mov	r0, r5
 8008a72:	47b8      	blx	r7
 8008a74:	3001      	adds	r0, #1
 8008a76:	d1c2      	bne.n	80089fe <_printf_float+0x2f2>
 8008a78:	e6a3      	b.n	80087c2 <_printf_float+0xb6>
 8008a7a:	2301      	movs	r3, #1
 8008a7c:	4631      	mov	r1, r6
 8008a7e:	4628      	mov	r0, r5
 8008a80:	9206      	str	r2, [sp, #24]
 8008a82:	47b8      	blx	r7
 8008a84:	3001      	adds	r0, #1
 8008a86:	f43f ae9c 	beq.w	80087c2 <_printf_float+0xb6>
 8008a8a:	9a06      	ldr	r2, [sp, #24]
 8008a8c:	f10b 0b01 	add.w	fp, fp, #1
 8008a90:	e7bb      	b.n	8008a0a <_printf_float+0x2fe>
 8008a92:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008a96:	4631      	mov	r1, r6
 8008a98:	4628      	mov	r0, r5
 8008a9a:	47b8      	blx	r7
 8008a9c:	3001      	adds	r0, #1
 8008a9e:	d1c0      	bne.n	8008a22 <_printf_float+0x316>
 8008aa0:	e68f      	b.n	80087c2 <_printf_float+0xb6>
 8008aa2:	9a06      	ldr	r2, [sp, #24]
 8008aa4:	464b      	mov	r3, r9
 8008aa6:	4442      	add	r2, r8
 8008aa8:	4631      	mov	r1, r6
 8008aaa:	4628      	mov	r0, r5
 8008aac:	47b8      	blx	r7
 8008aae:	3001      	adds	r0, #1
 8008ab0:	d1c3      	bne.n	8008a3a <_printf_float+0x32e>
 8008ab2:	e686      	b.n	80087c2 <_printf_float+0xb6>
 8008ab4:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8008ab8:	f1ba 0f01 	cmp.w	sl, #1
 8008abc:	dc01      	bgt.n	8008ac2 <_printf_float+0x3b6>
 8008abe:	07db      	lsls	r3, r3, #31
 8008ac0:	d536      	bpl.n	8008b30 <_printf_float+0x424>
 8008ac2:	2301      	movs	r3, #1
 8008ac4:	4642      	mov	r2, r8
 8008ac6:	4631      	mov	r1, r6
 8008ac8:	4628      	mov	r0, r5
 8008aca:	47b8      	blx	r7
 8008acc:	3001      	adds	r0, #1
 8008ace:	f43f ae78 	beq.w	80087c2 <_printf_float+0xb6>
 8008ad2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008ad6:	4631      	mov	r1, r6
 8008ad8:	4628      	mov	r0, r5
 8008ada:	47b8      	blx	r7
 8008adc:	3001      	adds	r0, #1
 8008ade:	f43f ae70 	beq.w	80087c2 <_printf_float+0xb6>
 8008ae2:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8008ae6:	2200      	movs	r2, #0
 8008ae8:	2300      	movs	r3, #0
 8008aea:	f10a 3aff 	add.w	sl, sl, #4294967295
 8008aee:	f7f8 f80b 	bl	8000b08 <__aeabi_dcmpeq>
 8008af2:	b9c0      	cbnz	r0, 8008b26 <_printf_float+0x41a>
 8008af4:	4653      	mov	r3, sl
 8008af6:	f108 0201 	add.w	r2, r8, #1
 8008afa:	4631      	mov	r1, r6
 8008afc:	4628      	mov	r0, r5
 8008afe:	47b8      	blx	r7
 8008b00:	3001      	adds	r0, #1
 8008b02:	d10c      	bne.n	8008b1e <_printf_float+0x412>
 8008b04:	e65d      	b.n	80087c2 <_printf_float+0xb6>
 8008b06:	2301      	movs	r3, #1
 8008b08:	465a      	mov	r2, fp
 8008b0a:	4631      	mov	r1, r6
 8008b0c:	4628      	mov	r0, r5
 8008b0e:	47b8      	blx	r7
 8008b10:	3001      	adds	r0, #1
 8008b12:	f43f ae56 	beq.w	80087c2 <_printf_float+0xb6>
 8008b16:	f108 0801 	add.w	r8, r8, #1
 8008b1a:	45d0      	cmp	r8, sl
 8008b1c:	dbf3      	blt.n	8008b06 <_printf_float+0x3fa>
 8008b1e:	464b      	mov	r3, r9
 8008b20:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8008b24:	e6df      	b.n	80088e6 <_printf_float+0x1da>
 8008b26:	f04f 0800 	mov.w	r8, #0
 8008b2a:	f104 0b1a 	add.w	fp, r4, #26
 8008b2e:	e7f4      	b.n	8008b1a <_printf_float+0x40e>
 8008b30:	2301      	movs	r3, #1
 8008b32:	4642      	mov	r2, r8
 8008b34:	e7e1      	b.n	8008afa <_printf_float+0x3ee>
 8008b36:	2301      	movs	r3, #1
 8008b38:	464a      	mov	r2, r9
 8008b3a:	4631      	mov	r1, r6
 8008b3c:	4628      	mov	r0, r5
 8008b3e:	47b8      	blx	r7
 8008b40:	3001      	adds	r0, #1
 8008b42:	f43f ae3e 	beq.w	80087c2 <_printf_float+0xb6>
 8008b46:	f108 0801 	add.w	r8, r8, #1
 8008b4a:	68e3      	ldr	r3, [r4, #12]
 8008b4c:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8008b4e:	1a5b      	subs	r3, r3, r1
 8008b50:	4543      	cmp	r3, r8
 8008b52:	dcf0      	bgt.n	8008b36 <_printf_float+0x42a>
 8008b54:	e6fc      	b.n	8008950 <_printf_float+0x244>
 8008b56:	f04f 0800 	mov.w	r8, #0
 8008b5a:	f104 0919 	add.w	r9, r4, #25
 8008b5e:	e7f4      	b.n	8008b4a <_printf_float+0x43e>

08008b60 <_printf_common>:
 8008b60:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008b64:	4616      	mov	r6, r2
 8008b66:	4698      	mov	r8, r3
 8008b68:	688a      	ldr	r2, [r1, #8]
 8008b6a:	690b      	ldr	r3, [r1, #16]
 8008b6c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8008b70:	4293      	cmp	r3, r2
 8008b72:	bfb8      	it	lt
 8008b74:	4613      	movlt	r3, r2
 8008b76:	6033      	str	r3, [r6, #0]
 8008b78:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8008b7c:	4607      	mov	r7, r0
 8008b7e:	460c      	mov	r4, r1
 8008b80:	b10a      	cbz	r2, 8008b86 <_printf_common+0x26>
 8008b82:	3301      	adds	r3, #1
 8008b84:	6033      	str	r3, [r6, #0]
 8008b86:	6823      	ldr	r3, [r4, #0]
 8008b88:	0699      	lsls	r1, r3, #26
 8008b8a:	bf42      	ittt	mi
 8008b8c:	6833      	ldrmi	r3, [r6, #0]
 8008b8e:	3302      	addmi	r3, #2
 8008b90:	6033      	strmi	r3, [r6, #0]
 8008b92:	6825      	ldr	r5, [r4, #0]
 8008b94:	f015 0506 	ands.w	r5, r5, #6
 8008b98:	d106      	bne.n	8008ba8 <_printf_common+0x48>
 8008b9a:	f104 0a19 	add.w	sl, r4, #25
 8008b9e:	68e3      	ldr	r3, [r4, #12]
 8008ba0:	6832      	ldr	r2, [r6, #0]
 8008ba2:	1a9b      	subs	r3, r3, r2
 8008ba4:	42ab      	cmp	r3, r5
 8008ba6:	dc26      	bgt.n	8008bf6 <_printf_common+0x96>
 8008ba8:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8008bac:	6822      	ldr	r2, [r4, #0]
 8008bae:	3b00      	subs	r3, #0
 8008bb0:	bf18      	it	ne
 8008bb2:	2301      	movne	r3, #1
 8008bb4:	0692      	lsls	r2, r2, #26
 8008bb6:	d42b      	bmi.n	8008c10 <_printf_common+0xb0>
 8008bb8:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8008bbc:	4641      	mov	r1, r8
 8008bbe:	4638      	mov	r0, r7
 8008bc0:	47c8      	blx	r9
 8008bc2:	3001      	adds	r0, #1
 8008bc4:	d01e      	beq.n	8008c04 <_printf_common+0xa4>
 8008bc6:	6823      	ldr	r3, [r4, #0]
 8008bc8:	6922      	ldr	r2, [r4, #16]
 8008bca:	f003 0306 	and.w	r3, r3, #6
 8008bce:	2b04      	cmp	r3, #4
 8008bd0:	bf02      	ittt	eq
 8008bd2:	68e5      	ldreq	r5, [r4, #12]
 8008bd4:	6833      	ldreq	r3, [r6, #0]
 8008bd6:	1aed      	subeq	r5, r5, r3
 8008bd8:	68a3      	ldr	r3, [r4, #8]
 8008bda:	bf0c      	ite	eq
 8008bdc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8008be0:	2500      	movne	r5, #0
 8008be2:	4293      	cmp	r3, r2
 8008be4:	bfc4      	itt	gt
 8008be6:	1a9b      	subgt	r3, r3, r2
 8008be8:	18ed      	addgt	r5, r5, r3
 8008bea:	2600      	movs	r6, #0
 8008bec:	341a      	adds	r4, #26
 8008bee:	42b5      	cmp	r5, r6
 8008bf0:	d11a      	bne.n	8008c28 <_printf_common+0xc8>
 8008bf2:	2000      	movs	r0, #0
 8008bf4:	e008      	b.n	8008c08 <_printf_common+0xa8>
 8008bf6:	2301      	movs	r3, #1
 8008bf8:	4652      	mov	r2, sl
 8008bfa:	4641      	mov	r1, r8
 8008bfc:	4638      	mov	r0, r7
 8008bfe:	47c8      	blx	r9
 8008c00:	3001      	adds	r0, #1
 8008c02:	d103      	bne.n	8008c0c <_printf_common+0xac>
 8008c04:	f04f 30ff 	mov.w	r0, #4294967295
 8008c08:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008c0c:	3501      	adds	r5, #1
 8008c0e:	e7c6      	b.n	8008b9e <_printf_common+0x3e>
 8008c10:	18e1      	adds	r1, r4, r3
 8008c12:	1c5a      	adds	r2, r3, #1
 8008c14:	2030      	movs	r0, #48	@ 0x30
 8008c16:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8008c1a:	4422      	add	r2, r4
 8008c1c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8008c20:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8008c24:	3302      	adds	r3, #2
 8008c26:	e7c7      	b.n	8008bb8 <_printf_common+0x58>
 8008c28:	2301      	movs	r3, #1
 8008c2a:	4622      	mov	r2, r4
 8008c2c:	4641      	mov	r1, r8
 8008c2e:	4638      	mov	r0, r7
 8008c30:	47c8      	blx	r9
 8008c32:	3001      	adds	r0, #1
 8008c34:	d0e6      	beq.n	8008c04 <_printf_common+0xa4>
 8008c36:	3601      	adds	r6, #1
 8008c38:	e7d9      	b.n	8008bee <_printf_common+0x8e>
	...

08008c3c <_printf_i>:
 8008c3c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008c40:	7e0f      	ldrb	r7, [r1, #24]
 8008c42:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8008c44:	2f78      	cmp	r7, #120	@ 0x78
 8008c46:	4691      	mov	r9, r2
 8008c48:	4680      	mov	r8, r0
 8008c4a:	460c      	mov	r4, r1
 8008c4c:	469a      	mov	sl, r3
 8008c4e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8008c52:	d807      	bhi.n	8008c64 <_printf_i+0x28>
 8008c54:	2f62      	cmp	r7, #98	@ 0x62
 8008c56:	d80a      	bhi.n	8008c6e <_printf_i+0x32>
 8008c58:	2f00      	cmp	r7, #0
 8008c5a:	f000 80d2 	beq.w	8008e02 <_printf_i+0x1c6>
 8008c5e:	2f58      	cmp	r7, #88	@ 0x58
 8008c60:	f000 80b9 	beq.w	8008dd6 <_printf_i+0x19a>
 8008c64:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8008c68:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8008c6c:	e03a      	b.n	8008ce4 <_printf_i+0xa8>
 8008c6e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8008c72:	2b15      	cmp	r3, #21
 8008c74:	d8f6      	bhi.n	8008c64 <_printf_i+0x28>
 8008c76:	a101      	add	r1, pc, #4	@ (adr r1, 8008c7c <_printf_i+0x40>)
 8008c78:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8008c7c:	08008cd5 	.word	0x08008cd5
 8008c80:	08008ce9 	.word	0x08008ce9
 8008c84:	08008c65 	.word	0x08008c65
 8008c88:	08008c65 	.word	0x08008c65
 8008c8c:	08008c65 	.word	0x08008c65
 8008c90:	08008c65 	.word	0x08008c65
 8008c94:	08008ce9 	.word	0x08008ce9
 8008c98:	08008c65 	.word	0x08008c65
 8008c9c:	08008c65 	.word	0x08008c65
 8008ca0:	08008c65 	.word	0x08008c65
 8008ca4:	08008c65 	.word	0x08008c65
 8008ca8:	08008de9 	.word	0x08008de9
 8008cac:	08008d13 	.word	0x08008d13
 8008cb0:	08008da3 	.word	0x08008da3
 8008cb4:	08008c65 	.word	0x08008c65
 8008cb8:	08008c65 	.word	0x08008c65
 8008cbc:	08008e0b 	.word	0x08008e0b
 8008cc0:	08008c65 	.word	0x08008c65
 8008cc4:	08008d13 	.word	0x08008d13
 8008cc8:	08008c65 	.word	0x08008c65
 8008ccc:	08008c65 	.word	0x08008c65
 8008cd0:	08008dab 	.word	0x08008dab
 8008cd4:	6833      	ldr	r3, [r6, #0]
 8008cd6:	1d1a      	adds	r2, r3, #4
 8008cd8:	681b      	ldr	r3, [r3, #0]
 8008cda:	6032      	str	r2, [r6, #0]
 8008cdc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8008ce0:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8008ce4:	2301      	movs	r3, #1
 8008ce6:	e09d      	b.n	8008e24 <_printf_i+0x1e8>
 8008ce8:	6833      	ldr	r3, [r6, #0]
 8008cea:	6820      	ldr	r0, [r4, #0]
 8008cec:	1d19      	adds	r1, r3, #4
 8008cee:	6031      	str	r1, [r6, #0]
 8008cf0:	0606      	lsls	r6, r0, #24
 8008cf2:	d501      	bpl.n	8008cf8 <_printf_i+0xbc>
 8008cf4:	681d      	ldr	r5, [r3, #0]
 8008cf6:	e003      	b.n	8008d00 <_printf_i+0xc4>
 8008cf8:	0645      	lsls	r5, r0, #25
 8008cfa:	d5fb      	bpl.n	8008cf4 <_printf_i+0xb8>
 8008cfc:	f9b3 5000 	ldrsh.w	r5, [r3]
 8008d00:	2d00      	cmp	r5, #0
 8008d02:	da03      	bge.n	8008d0c <_printf_i+0xd0>
 8008d04:	232d      	movs	r3, #45	@ 0x2d
 8008d06:	426d      	negs	r5, r5
 8008d08:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008d0c:	4859      	ldr	r0, [pc, #356]	@ (8008e74 <_printf_i+0x238>)
 8008d0e:	230a      	movs	r3, #10
 8008d10:	e011      	b.n	8008d36 <_printf_i+0xfa>
 8008d12:	6821      	ldr	r1, [r4, #0]
 8008d14:	6833      	ldr	r3, [r6, #0]
 8008d16:	0608      	lsls	r0, r1, #24
 8008d18:	f853 5b04 	ldr.w	r5, [r3], #4
 8008d1c:	d402      	bmi.n	8008d24 <_printf_i+0xe8>
 8008d1e:	0649      	lsls	r1, r1, #25
 8008d20:	bf48      	it	mi
 8008d22:	b2ad      	uxthmi	r5, r5
 8008d24:	2f6f      	cmp	r7, #111	@ 0x6f
 8008d26:	4853      	ldr	r0, [pc, #332]	@ (8008e74 <_printf_i+0x238>)
 8008d28:	6033      	str	r3, [r6, #0]
 8008d2a:	bf14      	ite	ne
 8008d2c:	230a      	movne	r3, #10
 8008d2e:	2308      	moveq	r3, #8
 8008d30:	2100      	movs	r1, #0
 8008d32:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8008d36:	6866      	ldr	r6, [r4, #4]
 8008d38:	60a6      	str	r6, [r4, #8]
 8008d3a:	2e00      	cmp	r6, #0
 8008d3c:	bfa2      	ittt	ge
 8008d3e:	6821      	ldrge	r1, [r4, #0]
 8008d40:	f021 0104 	bicge.w	r1, r1, #4
 8008d44:	6021      	strge	r1, [r4, #0]
 8008d46:	b90d      	cbnz	r5, 8008d4c <_printf_i+0x110>
 8008d48:	2e00      	cmp	r6, #0
 8008d4a:	d04b      	beq.n	8008de4 <_printf_i+0x1a8>
 8008d4c:	4616      	mov	r6, r2
 8008d4e:	fbb5 f1f3 	udiv	r1, r5, r3
 8008d52:	fb03 5711 	mls	r7, r3, r1, r5
 8008d56:	5dc7      	ldrb	r7, [r0, r7]
 8008d58:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8008d5c:	462f      	mov	r7, r5
 8008d5e:	42bb      	cmp	r3, r7
 8008d60:	460d      	mov	r5, r1
 8008d62:	d9f4      	bls.n	8008d4e <_printf_i+0x112>
 8008d64:	2b08      	cmp	r3, #8
 8008d66:	d10b      	bne.n	8008d80 <_printf_i+0x144>
 8008d68:	6823      	ldr	r3, [r4, #0]
 8008d6a:	07df      	lsls	r7, r3, #31
 8008d6c:	d508      	bpl.n	8008d80 <_printf_i+0x144>
 8008d6e:	6923      	ldr	r3, [r4, #16]
 8008d70:	6861      	ldr	r1, [r4, #4]
 8008d72:	4299      	cmp	r1, r3
 8008d74:	bfde      	ittt	le
 8008d76:	2330      	movle	r3, #48	@ 0x30
 8008d78:	f806 3c01 	strble.w	r3, [r6, #-1]
 8008d7c:	f106 36ff 	addle.w	r6, r6, #4294967295
 8008d80:	1b92      	subs	r2, r2, r6
 8008d82:	6122      	str	r2, [r4, #16]
 8008d84:	f8cd a000 	str.w	sl, [sp]
 8008d88:	464b      	mov	r3, r9
 8008d8a:	aa03      	add	r2, sp, #12
 8008d8c:	4621      	mov	r1, r4
 8008d8e:	4640      	mov	r0, r8
 8008d90:	f7ff fee6 	bl	8008b60 <_printf_common>
 8008d94:	3001      	adds	r0, #1
 8008d96:	d14a      	bne.n	8008e2e <_printf_i+0x1f2>
 8008d98:	f04f 30ff 	mov.w	r0, #4294967295
 8008d9c:	b004      	add	sp, #16
 8008d9e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008da2:	6823      	ldr	r3, [r4, #0]
 8008da4:	f043 0320 	orr.w	r3, r3, #32
 8008da8:	6023      	str	r3, [r4, #0]
 8008daa:	4833      	ldr	r0, [pc, #204]	@ (8008e78 <_printf_i+0x23c>)
 8008dac:	2778      	movs	r7, #120	@ 0x78
 8008dae:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8008db2:	6823      	ldr	r3, [r4, #0]
 8008db4:	6831      	ldr	r1, [r6, #0]
 8008db6:	061f      	lsls	r7, r3, #24
 8008db8:	f851 5b04 	ldr.w	r5, [r1], #4
 8008dbc:	d402      	bmi.n	8008dc4 <_printf_i+0x188>
 8008dbe:	065f      	lsls	r7, r3, #25
 8008dc0:	bf48      	it	mi
 8008dc2:	b2ad      	uxthmi	r5, r5
 8008dc4:	6031      	str	r1, [r6, #0]
 8008dc6:	07d9      	lsls	r1, r3, #31
 8008dc8:	bf44      	itt	mi
 8008dca:	f043 0320 	orrmi.w	r3, r3, #32
 8008dce:	6023      	strmi	r3, [r4, #0]
 8008dd0:	b11d      	cbz	r5, 8008dda <_printf_i+0x19e>
 8008dd2:	2310      	movs	r3, #16
 8008dd4:	e7ac      	b.n	8008d30 <_printf_i+0xf4>
 8008dd6:	4827      	ldr	r0, [pc, #156]	@ (8008e74 <_printf_i+0x238>)
 8008dd8:	e7e9      	b.n	8008dae <_printf_i+0x172>
 8008dda:	6823      	ldr	r3, [r4, #0]
 8008ddc:	f023 0320 	bic.w	r3, r3, #32
 8008de0:	6023      	str	r3, [r4, #0]
 8008de2:	e7f6      	b.n	8008dd2 <_printf_i+0x196>
 8008de4:	4616      	mov	r6, r2
 8008de6:	e7bd      	b.n	8008d64 <_printf_i+0x128>
 8008de8:	6833      	ldr	r3, [r6, #0]
 8008dea:	6825      	ldr	r5, [r4, #0]
 8008dec:	6961      	ldr	r1, [r4, #20]
 8008dee:	1d18      	adds	r0, r3, #4
 8008df0:	6030      	str	r0, [r6, #0]
 8008df2:	062e      	lsls	r6, r5, #24
 8008df4:	681b      	ldr	r3, [r3, #0]
 8008df6:	d501      	bpl.n	8008dfc <_printf_i+0x1c0>
 8008df8:	6019      	str	r1, [r3, #0]
 8008dfa:	e002      	b.n	8008e02 <_printf_i+0x1c6>
 8008dfc:	0668      	lsls	r0, r5, #25
 8008dfe:	d5fb      	bpl.n	8008df8 <_printf_i+0x1bc>
 8008e00:	8019      	strh	r1, [r3, #0]
 8008e02:	2300      	movs	r3, #0
 8008e04:	6123      	str	r3, [r4, #16]
 8008e06:	4616      	mov	r6, r2
 8008e08:	e7bc      	b.n	8008d84 <_printf_i+0x148>
 8008e0a:	6833      	ldr	r3, [r6, #0]
 8008e0c:	1d1a      	adds	r2, r3, #4
 8008e0e:	6032      	str	r2, [r6, #0]
 8008e10:	681e      	ldr	r6, [r3, #0]
 8008e12:	6862      	ldr	r2, [r4, #4]
 8008e14:	2100      	movs	r1, #0
 8008e16:	4630      	mov	r0, r6
 8008e18:	f7f7 f9fa 	bl	8000210 <memchr>
 8008e1c:	b108      	cbz	r0, 8008e22 <_printf_i+0x1e6>
 8008e1e:	1b80      	subs	r0, r0, r6
 8008e20:	6060      	str	r0, [r4, #4]
 8008e22:	6863      	ldr	r3, [r4, #4]
 8008e24:	6123      	str	r3, [r4, #16]
 8008e26:	2300      	movs	r3, #0
 8008e28:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008e2c:	e7aa      	b.n	8008d84 <_printf_i+0x148>
 8008e2e:	6923      	ldr	r3, [r4, #16]
 8008e30:	4632      	mov	r2, r6
 8008e32:	4649      	mov	r1, r9
 8008e34:	4640      	mov	r0, r8
 8008e36:	47d0      	blx	sl
 8008e38:	3001      	adds	r0, #1
 8008e3a:	d0ad      	beq.n	8008d98 <_printf_i+0x15c>
 8008e3c:	6823      	ldr	r3, [r4, #0]
 8008e3e:	079b      	lsls	r3, r3, #30
 8008e40:	d413      	bmi.n	8008e6a <_printf_i+0x22e>
 8008e42:	68e0      	ldr	r0, [r4, #12]
 8008e44:	9b03      	ldr	r3, [sp, #12]
 8008e46:	4298      	cmp	r0, r3
 8008e48:	bfb8      	it	lt
 8008e4a:	4618      	movlt	r0, r3
 8008e4c:	e7a6      	b.n	8008d9c <_printf_i+0x160>
 8008e4e:	2301      	movs	r3, #1
 8008e50:	4632      	mov	r2, r6
 8008e52:	4649      	mov	r1, r9
 8008e54:	4640      	mov	r0, r8
 8008e56:	47d0      	blx	sl
 8008e58:	3001      	adds	r0, #1
 8008e5a:	d09d      	beq.n	8008d98 <_printf_i+0x15c>
 8008e5c:	3501      	adds	r5, #1
 8008e5e:	68e3      	ldr	r3, [r4, #12]
 8008e60:	9903      	ldr	r1, [sp, #12]
 8008e62:	1a5b      	subs	r3, r3, r1
 8008e64:	42ab      	cmp	r3, r5
 8008e66:	dcf2      	bgt.n	8008e4e <_printf_i+0x212>
 8008e68:	e7eb      	b.n	8008e42 <_printf_i+0x206>
 8008e6a:	2500      	movs	r5, #0
 8008e6c:	f104 0619 	add.w	r6, r4, #25
 8008e70:	e7f5      	b.n	8008e5e <_printf_i+0x222>
 8008e72:	bf00      	nop
 8008e74:	0800b586 	.word	0x0800b586
 8008e78:	0800b597 	.word	0x0800b597

08008e7c <std>:
 8008e7c:	2300      	movs	r3, #0
 8008e7e:	b510      	push	{r4, lr}
 8008e80:	4604      	mov	r4, r0
 8008e82:	e9c0 3300 	strd	r3, r3, [r0]
 8008e86:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8008e8a:	6083      	str	r3, [r0, #8]
 8008e8c:	8181      	strh	r1, [r0, #12]
 8008e8e:	6643      	str	r3, [r0, #100]	@ 0x64
 8008e90:	81c2      	strh	r2, [r0, #14]
 8008e92:	6183      	str	r3, [r0, #24]
 8008e94:	4619      	mov	r1, r3
 8008e96:	2208      	movs	r2, #8
 8008e98:	305c      	adds	r0, #92	@ 0x5c
 8008e9a:	f000 f914 	bl	80090c6 <memset>
 8008e9e:	4b0d      	ldr	r3, [pc, #52]	@ (8008ed4 <std+0x58>)
 8008ea0:	6263      	str	r3, [r4, #36]	@ 0x24
 8008ea2:	4b0d      	ldr	r3, [pc, #52]	@ (8008ed8 <std+0x5c>)
 8008ea4:	62a3      	str	r3, [r4, #40]	@ 0x28
 8008ea6:	4b0d      	ldr	r3, [pc, #52]	@ (8008edc <std+0x60>)
 8008ea8:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8008eaa:	4b0d      	ldr	r3, [pc, #52]	@ (8008ee0 <std+0x64>)
 8008eac:	6323      	str	r3, [r4, #48]	@ 0x30
 8008eae:	4b0d      	ldr	r3, [pc, #52]	@ (8008ee4 <std+0x68>)
 8008eb0:	6224      	str	r4, [r4, #32]
 8008eb2:	429c      	cmp	r4, r3
 8008eb4:	d006      	beq.n	8008ec4 <std+0x48>
 8008eb6:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8008eba:	4294      	cmp	r4, r2
 8008ebc:	d002      	beq.n	8008ec4 <std+0x48>
 8008ebe:	33d0      	adds	r3, #208	@ 0xd0
 8008ec0:	429c      	cmp	r4, r3
 8008ec2:	d105      	bne.n	8008ed0 <std+0x54>
 8008ec4:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8008ec8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008ecc:	f000 b9ce 	b.w	800926c <__retarget_lock_init_recursive>
 8008ed0:	bd10      	pop	{r4, pc}
 8008ed2:	bf00      	nop
 8008ed4:	08009041 	.word	0x08009041
 8008ed8:	08009063 	.word	0x08009063
 8008edc:	0800909b 	.word	0x0800909b
 8008ee0:	080090bf 	.word	0x080090bf
 8008ee4:	20012978 	.word	0x20012978

08008ee8 <stdio_exit_handler>:
 8008ee8:	4a02      	ldr	r2, [pc, #8]	@ (8008ef4 <stdio_exit_handler+0xc>)
 8008eea:	4903      	ldr	r1, [pc, #12]	@ (8008ef8 <stdio_exit_handler+0x10>)
 8008eec:	4803      	ldr	r0, [pc, #12]	@ (8008efc <stdio_exit_handler+0x14>)
 8008eee:	f000 b869 	b.w	8008fc4 <_fwalk_sglue>
 8008ef2:	bf00      	nop
 8008ef4:	20000020 	.word	0x20000020
 8008ef8:	0800abe5 	.word	0x0800abe5
 8008efc:	20000030 	.word	0x20000030

08008f00 <cleanup_stdio>:
 8008f00:	6841      	ldr	r1, [r0, #4]
 8008f02:	4b0c      	ldr	r3, [pc, #48]	@ (8008f34 <cleanup_stdio+0x34>)
 8008f04:	4299      	cmp	r1, r3
 8008f06:	b510      	push	{r4, lr}
 8008f08:	4604      	mov	r4, r0
 8008f0a:	d001      	beq.n	8008f10 <cleanup_stdio+0x10>
 8008f0c:	f001 fe6a 	bl	800abe4 <_fflush_r>
 8008f10:	68a1      	ldr	r1, [r4, #8]
 8008f12:	4b09      	ldr	r3, [pc, #36]	@ (8008f38 <cleanup_stdio+0x38>)
 8008f14:	4299      	cmp	r1, r3
 8008f16:	d002      	beq.n	8008f1e <cleanup_stdio+0x1e>
 8008f18:	4620      	mov	r0, r4
 8008f1a:	f001 fe63 	bl	800abe4 <_fflush_r>
 8008f1e:	68e1      	ldr	r1, [r4, #12]
 8008f20:	4b06      	ldr	r3, [pc, #24]	@ (8008f3c <cleanup_stdio+0x3c>)
 8008f22:	4299      	cmp	r1, r3
 8008f24:	d004      	beq.n	8008f30 <cleanup_stdio+0x30>
 8008f26:	4620      	mov	r0, r4
 8008f28:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008f2c:	f001 be5a 	b.w	800abe4 <_fflush_r>
 8008f30:	bd10      	pop	{r4, pc}
 8008f32:	bf00      	nop
 8008f34:	20012978 	.word	0x20012978
 8008f38:	200129e0 	.word	0x200129e0
 8008f3c:	20012a48 	.word	0x20012a48

08008f40 <global_stdio_init.part.0>:
 8008f40:	b510      	push	{r4, lr}
 8008f42:	4b0b      	ldr	r3, [pc, #44]	@ (8008f70 <global_stdio_init.part.0+0x30>)
 8008f44:	4c0b      	ldr	r4, [pc, #44]	@ (8008f74 <global_stdio_init.part.0+0x34>)
 8008f46:	4a0c      	ldr	r2, [pc, #48]	@ (8008f78 <global_stdio_init.part.0+0x38>)
 8008f48:	601a      	str	r2, [r3, #0]
 8008f4a:	4620      	mov	r0, r4
 8008f4c:	2200      	movs	r2, #0
 8008f4e:	2104      	movs	r1, #4
 8008f50:	f7ff ff94 	bl	8008e7c <std>
 8008f54:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8008f58:	2201      	movs	r2, #1
 8008f5a:	2109      	movs	r1, #9
 8008f5c:	f7ff ff8e 	bl	8008e7c <std>
 8008f60:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8008f64:	2202      	movs	r2, #2
 8008f66:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008f6a:	2112      	movs	r1, #18
 8008f6c:	f7ff bf86 	b.w	8008e7c <std>
 8008f70:	20012ab0 	.word	0x20012ab0
 8008f74:	20012978 	.word	0x20012978
 8008f78:	08008ee9 	.word	0x08008ee9

08008f7c <__sfp_lock_acquire>:
 8008f7c:	4801      	ldr	r0, [pc, #4]	@ (8008f84 <__sfp_lock_acquire+0x8>)
 8008f7e:	f000 b976 	b.w	800926e <__retarget_lock_acquire_recursive>
 8008f82:	bf00      	nop
 8008f84:	20012ab9 	.word	0x20012ab9

08008f88 <__sfp_lock_release>:
 8008f88:	4801      	ldr	r0, [pc, #4]	@ (8008f90 <__sfp_lock_release+0x8>)
 8008f8a:	f000 b971 	b.w	8009270 <__retarget_lock_release_recursive>
 8008f8e:	bf00      	nop
 8008f90:	20012ab9 	.word	0x20012ab9

08008f94 <__sinit>:
 8008f94:	b510      	push	{r4, lr}
 8008f96:	4604      	mov	r4, r0
 8008f98:	f7ff fff0 	bl	8008f7c <__sfp_lock_acquire>
 8008f9c:	6a23      	ldr	r3, [r4, #32]
 8008f9e:	b11b      	cbz	r3, 8008fa8 <__sinit+0x14>
 8008fa0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008fa4:	f7ff bff0 	b.w	8008f88 <__sfp_lock_release>
 8008fa8:	4b04      	ldr	r3, [pc, #16]	@ (8008fbc <__sinit+0x28>)
 8008faa:	6223      	str	r3, [r4, #32]
 8008fac:	4b04      	ldr	r3, [pc, #16]	@ (8008fc0 <__sinit+0x2c>)
 8008fae:	681b      	ldr	r3, [r3, #0]
 8008fb0:	2b00      	cmp	r3, #0
 8008fb2:	d1f5      	bne.n	8008fa0 <__sinit+0xc>
 8008fb4:	f7ff ffc4 	bl	8008f40 <global_stdio_init.part.0>
 8008fb8:	e7f2      	b.n	8008fa0 <__sinit+0xc>
 8008fba:	bf00      	nop
 8008fbc:	08008f01 	.word	0x08008f01
 8008fc0:	20012ab0 	.word	0x20012ab0

08008fc4 <_fwalk_sglue>:
 8008fc4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008fc8:	4607      	mov	r7, r0
 8008fca:	4688      	mov	r8, r1
 8008fcc:	4614      	mov	r4, r2
 8008fce:	2600      	movs	r6, #0
 8008fd0:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8008fd4:	f1b9 0901 	subs.w	r9, r9, #1
 8008fd8:	d505      	bpl.n	8008fe6 <_fwalk_sglue+0x22>
 8008fda:	6824      	ldr	r4, [r4, #0]
 8008fdc:	2c00      	cmp	r4, #0
 8008fde:	d1f7      	bne.n	8008fd0 <_fwalk_sglue+0xc>
 8008fe0:	4630      	mov	r0, r6
 8008fe2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008fe6:	89ab      	ldrh	r3, [r5, #12]
 8008fe8:	2b01      	cmp	r3, #1
 8008fea:	d907      	bls.n	8008ffc <_fwalk_sglue+0x38>
 8008fec:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8008ff0:	3301      	adds	r3, #1
 8008ff2:	d003      	beq.n	8008ffc <_fwalk_sglue+0x38>
 8008ff4:	4629      	mov	r1, r5
 8008ff6:	4638      	mov	r0, r7
 8008ff8:	47c0      	blx	r8
 8008ffa:	4306      	orrs	r6, r0
 8008ffc:	3568      	adds	r5, #104	@ 0x68
 8008ffe:	e7e9      	b.n	8008fd4 <_fwalk_sglue+0x10>

08009000 <siprintf>:
 8009000:	b40e      	push	{r1, r2, r3}
 8009002:	b500      	push	{lr}
 8009004:	b09c      	sub	sp, #112	@ 0x70
 8009006:	ab1d      	add	r3, sp, #116	@ 0x74
 8009008:	9002      	str	r0, [sp, #8]
 800900a:	9006      	str	r0, [sp, #24]
 800900c:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8009010:	4809      	ldr	r0, [pc, #36]	@ (8009038 <siprintf+0x38>)
 8009012:	9107      	str	r1, [sp, #28]
 8009014:	9104      	str	r1, [sp, #16]
 8009016:	4909      	ldr	r1, [pc, #36]	@ (800903c <siprintf+0x3c>)
 8009018:	f853 2b04 	ldr.w	r2, [r3], #4
 800901c:	9105      	str	r1, [sp, #20]
 800901e:	6800      	ldr	r0, [r0, #0]
 8009020:	9301      	str	r3, [sp, #4]
 8009022:	a902      	add	r1, sp, #8
 8009024:	f001 fc5e 	bl	800a8e4 <_svfiprintf_r>
 8009028:	9b02      	ldr	r3, [sp, #8]
 800902a:	2200      	movs	r2, #0
 800902c:	701a      	strb	r2, [r3, #0]
 800902e:	b01c      	add	sp, #112	@ 0x70
 8009030:	f85d eb04 	ldr.w	lr, [sp], #4
 8009034:	b003      	add	sp, #12
 8009036:	4770      	bx	lr
 8009038:	2000002c 	.word	0x2000002c
 800903c:	ffff0208 	.word	0xffff0208

08009040 <__sread>:
 8009040:	b510      	push	{r4, lr}
 8009042:	460c      	mov	r4, r1
 8009044:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009048:	f000 f8c2 	bl	80091d0 <_read_r>
 800904c:	2800      	cmp	r0, #0
 800904e:	bfab      	itete	ge
 8009050:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8009052:	89a3      	ldrhlt	r3, [r4, #12]
 8009054:	181b      	addge	r3, r3, r0
 8009056:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800905a:	bfac      	ite	ge
 800905c:	6563      	strge	r3, [r4, #84]	@ 0x54
 800905e:	81a3      	strhlt	r3, [r4, #12]
 8009060:	bd10      	pop	{r4, pc}

08009062 <__swrite>:
 8009062:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009066:	461f      	mov	r7, r3
 8009068:	898b      	ldrh	r3, [r1, #12]
 800906a:	05db      	lsls	r3, r3, #23
 800906c:	4605      	mov	r5, r0
 800906e:	460c      	mov	r4, r1
 8009070:	4616      	mov	r6, r2
 8009072:	d505      	bpl.n	8009080 <__swrite+0x1e>
 8009074:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009078:	2302      	movs	r3, #2
 800907a:	2200      	movs	r2, #0
 800907c:	f000 f896 	bl	80091ac <_lseek_r>
 8009080:	89a3      	ldrh	r3, [r4, #12]
 8009082:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009086:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800908a:	81a3      	strh	r3, [r4, #12]
 800908c:	4632      	mov	r2, r6
 800908e:	463b      	mov	r3, r7
 8009090:	4628      	mov	r0, r5
 8009092:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009096:	f000 b8ad 	b.w	80091f4 <_write_r>

0800909a <__sseek>:
 800909a:	b510      	push	{r4, lr}
 800909c:	460c      	mov	r4, r1
 800909e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80090a2:	f000 f883 	bl	80091ac <_lseek_r>
 80090a6:	1c43      	adds	r3, r0, #1
 80090a8:	89a3      	ldrh	r3, [r4, #12]
 80090aa:	bf15      	itete	ne
 80090ac:	6560      	strne	r0, [r4, #84]	@ 0x54
 80090ae:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80090b2:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80090b6:	81a3      	strheq	r3, [r4, #12]
 80090b8:	bf18      	it	ne
 80090ba:	81a3      	strhne	r3, [r4, #12]
 80090bc:	bd10      	pop	{r4, pc}

080090be <__sclose>:
 80090be:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80090c2:	f000 b80d 	b.w	80090e0 <_close_r>

080090c6 <memset>:
 80090c6:	4402      	add	r2, r0
 80090c8:	4603      	mov	r3, r0
 80090ca:	4293      	cmp	r3, r2
 80090cc:	d100      	bne.n	80090d0 <memset+0xa>
 80090ce:	4770      	bx	lr
 80090d0:	f803 1b01 	strb.w	r1, [r3], #1
 80090d4:	e7f9      	b.n	80090ca <memset+0x4>
	...

080090d8 <_localeconv_r>:
 80090d8:	4800      	ldr	r0, [pc, #0]	@ (80090dc <_localeconv_r+0x4>)
 80090da:	4770      	bx	lr
 80090dc:	2000016c 	.word	0x2000016c

080090e0 <_close_r>:
 80090e0:	b538      	push	{r3, r4, r5, lr}
 80090e2:	4d06      	ldr	r5, [pc, #24]	@ (80090fc <_close_r+0x1c>)
 80090e4:	2300      	movs	r3, #0
 80090e6:	4604      	mov	r4, r0
 80090e8:	4608      	mov	r0, r1
 80090ea:	602b      	str	r3, [r5, #0]
 80090ec:	f7f8 ff78 	bl	8001fe0 <_close>
 80090f0:	1c43      	adds	r3, r0, #1
 80090f2:	d102      	bne.n	80090fa <_close_r+0x1a>
 80090f4:	682b      	ldr	r3, [r5, #0]
 80090f6:	b103      	cbz	r3, 80090fa <_close_r+0x1a>
 80090f8:	6023      	str	r3, [r4, #0]
 80090fa:	bd38      	pop	{r3, r4, r5, pc}
 80090fc:	20012ab4 	.word	0x20012ab4

08009100 <_reclaim_reent>:
 8009100:	4b29      	ldr	r3, [pc, #164]	@ (80091a8 <_reclaim_reent+0xa8>)
 8009102:	681b      	ldr	r3, [r3, #0]
 8009104:	4283      	cmp	r3, r0
 8009106:	b570      	push	{r4, r5, r6, lr}
 8009108:	4604      	mov	r4, r0
 800910a:	d04b      	beq.n	80091a4 <_reclaim_reent+0xa4>
 800910c:	69c3      	ldr	r3, [r0, #28]
 800910e:	b1ab      	cbz	r3, 800913c <_reclaim_reent+0x3c>
 8009110:	68db      	ldr	r3, [r3, #12]
 8009112:	b16b      	cbz	r3, 8009130 <_reclaim_reent+0x30>
 8009114:	2500      	movs	r5, #0
 8009116:	69e3      	ldr	r3, [r4, #28]
 8009118:	68db      	ldr	r3, [r3, #12]
 800911a:	5959      	ldr	r1, [r3, r5]
 800911c:	2900      	cmp	r1, #0
 800911e:	d13b      	bne.n	8009198 <_reclaim_reent+0x98>
 8009120:	3504      	adds	r5, #4
 8009122:	2d80      	cmp	r5, #128	@ 0x80
 8009124:	d1f7      	bne.n	8009116 <_reclaim_reent+0x16>
 8009126:	69e3      	ldr	r3, [r4, #28]
 8009128:	4620      	mov	r0, r4
 800912a:	68d9      	ldr	r1, [r3, #12]
 800912c:	f000 fefc 	bl	8009f28 <_free_r>
 8009130:	69e3      	ldr	r3, [r4, #28]
 8009132:	6819      	ldr	r1, [r3, #0]
 8009134:	b111      	cbz	r1, 800913c <_reclaim_reent+0x3c>
 8009136:	4620      	mov	r0, r4
 8009138:	f000 fef6 	bl	8009f28 <_free_r>
 800913c:	6961      	ldr	r1, [r4, #20]
 800913e:	b111      	cbz	r1, 8009146 <_reclaim_reent+0x46>
 8009140:	4620      	mov	r0, r4
 8009142:	f000 fef1 	bl	8009f28 <_free_r>
 8009146:	69e1      	ldr	r1, [r4, #28]
 8009148:	b111      	cbz	r1, 8009150 <_reclaim_reent+0x50>
 800914a:	4620      	mov	r0, r4
 800914c:	f000 feec 	bl	8009f28 <_free_r>
 8009150:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8009152:	b111      	cbz	r1, 800915a <_reclaim_reent+0x5a>
 8009154:	4620      	mov	r0, r4
 8009156:	f000 fee7 	bl	8009f28 <_free_r>
 800915a:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800915c:	b111      	cbz	r1, 8009164 <_reclaim_reent+0x64>
 800915e:	4620      	mov	r0, r4
 8009160:	f000 fee2 	bl	8009f28 <_free_r>
 8009164:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 8009166:	b111      	cbz	r1, 800916e <_reclaim_reent+0x6e>
 8009168:	4620      	mov	r0, r4
 800916a:	f000 fedd 	bl	8009f28 <_free_r>
 800916e:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 8009170:	b111      	cbz	r1, 8009178 <_reclaim_reent+0x78>
 8009172:	4620      	mov	r0, r4
 8009174:	f000 fed8 	bl	8009f28 <_free_r>
 8009178:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 800917a:	b111      	cbz	r1, 8009182 <_reclaim_reent+0x82>
 800917c:	4620      	mov	r0, r4
 800917e:	f000 fed3 	bl	8009f28 <_free_r>
 8009182:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8009184:	b111      	cbz	r1, 800918c <_reclaim_reent+0x8c>
 8009186:	4620      	mov	r0, r4
 8009188:	f000 fece 	bl	8009f28 <_free_r>
 800918c:	6a23      	ldr	r3, [r4, #32]
 800918e:	b14b      	cbz	r3, 80091a4 <_reclaim_reent+0xa4>
 8009190:	4620      	mov	r0, r4
 8009192:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8009196:	4718      	bx	r3
 8009198:	680e      	ldr	r6, [r1, #0]
 800919a:	4620      	mov	r0, r4
 800919c:	f000 fec4 	bl	8009f28 <_free_r>
 80091a0:	4631      	mov	r1, r6
 80091a2:	e7bb      	b.n	800911c <_reclaim_reent+0x1c>
 80091a4:	bd70      	pop	{r4, r5, r6, pc}
 80091a6:	bf00      	nop
 80091a8:	2000002c 	.word	0x2000002c

080091ac <_lseek_r>:
 80091ac:	b538      	push	{r3, r4, r5, lr}
 80091ae:	4d07      	ldr	r5, [pc, #28]	@ (80091cc <_lseek_r+0x20>)
 80091b0:	4604      	mov	r4, r0
 80091b2:	4608      	mov	r0, r1
 80091b4:	4611      	mov	r1, r2
 80091b6:	2200      	movs	r2, #0
 80091b8:	602a      	str	r2, [r5, #0]
 80091ba:	461a      	mov	r2, r3
 80091bc:	f7f8 ff37 	bl	800202e <_lseek>
 80091c0:	1c43      	adds	r3, r0, #1
 80091c2:	d102      	bne.n	80091ca <_lseek_r+0x1e>
 80091c4:	682b      	ldr	r3, [r5, #0]
 80091c6:	b103      	cbz	r3, 80091ca <_lseek_r+0x1e>
 80091c8:	6023      	str	r3, [r4, #0]
 80091ca:	bd38      	pop	{r3, r4, r5, pc}
 80091cc:	20012ab4 	.word	0x20012ab4

080091d0 <_read_r>:
 80091d0:	b538      	push	{r3, r4, r5, lr}
 80091d2:	4d07      	ldr	r5, [pc, #28]	@ (80091f0 <_read_r+0x20>)
 80091d4:	4604      	mov	r4, r0
 80091d6:	4608      	mov	r0, r1
 80091d8:	4611      	mov	r1, r2
 80091da:	2200      	movs	r2, #0
 80091dc:	602a      	str	r2, [r5, #0]
 80091de:	461a      	mov	r2, r3
 80091e0:	f7f8 fec5 	bl	8001f6e <_read>
 80091e4:	1c43      	adds	r3, r0, #1
 80091e6:	d102      	bne.n	80091ee <_read_r+0x1e>
 80091e8:	682b      	ldr	r3, [r5, #0]
 80091ea:	b103      	cbz	r3, 80091ee <_read_r+0x1e>
 80091ec:	6023      	str	r3, [r4, #0]
 80091ee:	bd38      	pop	{r3, r4, r5, pc}
 80091f0:	20012ab4 	.word	0x20012ab4

080091f4 <_write_r>:
 80091f4:	b538      	push	{r3, r4, r5, lr}
 80091f6:	4d07      	ldr	r5, [pc, #28]	@ (8009214 <_write_r+0x20>)
 80091f8:	4604      	mov	r4, r0
 80091fa:	4608      	mov	r0, r1
 80091fc:	4611      	mov	r1, r2
 80091fe:	2200      	movs	r2, #0
 8009200:	602a      	str	r2, [r5, #0]
 8009202:	461a      	mov	r2, r3
 8009204:	f7f8 fed0 	bl	8001fa8 <_write>
 8009208:	1c43      	adds	r3, r0, #1
 800920a:	d102      	bne.n	8009212 <_write_r+0x1e>
 800920c:	682b      	ldr	r3, [r5, #0]
 800920e:	b103      	cbz	r3, 8009212 <_write_r+0x1e>
 8009210:	6023      	str	r3, [r4, #0]
 8009212:	bd38      	pop	{r3, r4, r5, pc}
 8009214:	20012ab4 	.word	0x20012ab4

08009218 <__errno>:
 8009218:	4b01      	ldr	r3, [pc, #4]	@ (8009220 <__errno+0x8>)
 800921a:	6818      	ldr	r0, [r3, #0]
 800921c:	4770      	bx	lr
 800921e:	bf00      	nop
 8009220:	2000002c 	.word	0x2000002c

08009224 <__libc_init_array>:
 8009224:	b570      	push	{r4, r5, r6, lr}
 8009226:	4d0d      	ldr	r5, [pc, #52]	@ (800925c <__libc_init_array+0x38>)
 8009228:	4c0d      	ldr	r4, [pc, #52]	@ (8009260 <__libc_init_array+0x3c>)
 800922a:	1b64      	subs	r4, r4, r5
 800922c:	10a4      	asrs	r4, r4, #2
 800922e:	2600      	movs	r6, #0
 8009230:	42a6      	cmp	r6, r4
 8009232:	d109      	bne.n	8009248 <__libc_init_array+0x24>
 8009234:	4d0b      	ldr	r5, [pc, #44]	@ (8009264 <__libc_init_array+0x40>)
 8009236:	4c0c      	ldr	r4, [pc, #48]	@ (8009268 <__libc_init_array+0x44>)
 8009238:	f002 f864 	bl	800b304 <_init>
 800923c:	1b64      	subs	r4, r4, r5
 800923e:	10a4      	asrs	r4, r4, #2
 8009240:	2600      	movs	r6, #0
 8009242:	42a6      	cmp	r6, r4
 8009244:	d105      	bne.n	8009252 <__libc_init_array+0x2e>
 8009246:	bd70      	pop	{r4, r5, r6, pc}
 8009248:	f855 3b04 	ldr.w	r3, [r5], #4
 800924c:	4798      	blx	r3
 800924e:	3601      	adds	r6, #1
 8009250:	e7ee      	b.n	8009230 <__libc_init_array+0xc>
 8009252:	f855 3b04 	ldr.w	r3, [r5], #4
 8009256:	4798      	blx	r3
 8009258:	3601      	adds	r6, #1
 800925a:	e7f2      	b.n	8009242 <__libc_init_array+0x1e>
 800925c:	0800b8f0 	.word	0x0800b8f0
 8009260:	0800b8f0 	.word	0x0800b8f0
 8009264:	0800b8f0 	.word	0x0800b8f0
 8009268:	0800b8f4 	.word	0x0800b8f4

0800926c <__retarget_lock_init_recursive>:
 800926c:	4770      	bx	lr

0800926e <__retarget_lock_acquire_recursive>:
 800926e:	4770      	bx	lr

08009270 <__retarget_lock_release_recursive>:
 8009270:	4770      	bx	lr

08009272 <memcpy>:
 8009272:	440a      	add	r2, r1
 8009274:	4291      	cmp	r1, r2
 8009276:	f100 33ff 	add.w	r3, r0, #4294967295
 800927a:	d100      	bne.n	800927e <memcpy+0xc>
 800927c:	4770      	bx	lr
 800927e:	b510      	push	{r4, lr}
 8009280:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009284:	f803 4f01 	strb.w	r4, [r3, #1]!
 8009288:	4291      	cmp	r1, r2
 800928a:	d1f9      	bne.n	8009280 <memcpy+0xe>
 800928c:	bd10      	pop	{r4, pc}

0800928e <quorem>:
 800928e:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009292:	6903      	ldr	r3, [r0, #16]
 8009294:	690c      	ldr	r4, [r1, #16]
 8009296:	42a3      	cmp	r3, r4
 8009298:	4607      	mov	r7, r0
 800929a:	db7e      	blt.n	800939a <quorem+0x10c>
 800929c:	3c01      	subs	r4, #1
 800929e:	f101 0814 	add.w	r8, r1, #20
 80092a2:	00a3      	lsls	r3, r4, #2
 80092a4:	f100 0514 	add.w	r5, r0, #20
 80092a8:	9300      	str	r3, [sp, #0]
 80092aa:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80092ae:	9301      	str	r3, [sp, #4]
 80092b0:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80092b4:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80092b8:	3301      	adds	r3, #1
 80092ba:	429a      	cmp	r2, r3
 80092bc:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80092c0:	fbb2 f6f3 	udiv	r6, r2, r3
 80092c4:	d32e      	bcc.n	8009324 <quorem+0x96>
 80092c6:	f04f 0a00 	mov.w	sl, #0
 80092ca:	46c4      	mov	ip, r8
 80092cc:	46ae      	mov	lr, r5
 80092ce:	46d3      	mov	fp, sl
 80092d0:	f85c 3b04 	ldr.w	r3, [ip], #4
 80092d4:	b298      	uxth	r0, r3
 80092d6:	fb06 a000 	mla	r0, r6, r0, sl
 80092da:	0c02      	lsrs	r2, r0, #16
 80092dc:	0c1b      	lsrs	r3, r3, #16
 80092de:	fb06 2303 	mla	r3, r6, r3, r2
 80092e2:	f8de 2000 	ldr.w	r2, [lr]
 80092e6:	b280      	uxth	r0, r0
 80092e8:	b292      	uxth	r2, r2
 80092ea:	1a12      	subs	r2, r2, r0
 80092ec:	445a      	add	r2, fp
 80092ee:	f8de 0000 	ldr.w	r0, [lr]
 80092f2:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80092f6:	b29b      	uxth	r3, r3
 80092f8:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 80092fc:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8009300:	b292      	uxth	r2, r2
 8009302:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8009306:	45e1      	cmp	r9, ip
 8009308:	f84e 2b04 	str.w	r2, [lr], #4
 800930c:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8009310:	d2de      	bcs.n	80092d0 <quorem+0x42>
 8009312:	9b00      	ldr	r3, [sp, #0]
 8009314:	58eb      	ldr	r3, [r5, r3]
 8009316:	b92b      	cbnz	r3, 8009324 <quorem+0x96>
 8009318:	9b01      	ldr	r3, [sp, #4]
 800931a:	3b04      	subs	r3, #4
 800931c:	429d      	cmp	r5, r3
 800931e:	461a      	mov	r2, r3
 8009320:	d32f      	bcc.n	8009382 <quorem+0xf4>
 8009322:	613c      	str	r4, [r7, #16]
 8009324:	4638      	mov	r0, r7
 8009326:	f001 f979 	bl	800a61c <__mcmp>
 800932a:	2800      	cmp	r0, #0
 800932c:	db25      	blt.n	800937a <quorem+0xec>
 800932e:	4629      	mov	r1, r5
 8009330:	2000      	movs	r0, #0
 8009332:	f858 2b04 	ldr.w	r2, [r8], #4
 8009336:	f8d1 c000 	ldr.w	ip, [r1]
 800933a:	fa1f fe82 	uxth.w	lr, r2
 800933e:	fa1f f38c 	uxth.w	r3, ip
 8009342:	eba3 030e 	sub.w	r3, r3, lr
 8009346:	4403      	add	r3, r0
 8009348:	0c12      	lsrs	r2, r2, #16
 800934a:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800934e:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8009352:	b29b      	uxth	r3, r3
 8009354:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8009358:	45c1      	cmp	r9, r8
 800935a:	f841 3b04 	str.w	r3, [r1], #4
 800935e:	ea4f 4022 	mov.w	r0, r2, asr #16
 8009362:	d2e6      	bcs.n	8009332 <quorem+0xa4>
 8009364:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8009368:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800936c:	b922      	cbnz	r2, 8009378 <quorem+0xea>
 800936e:	3b04      	subs	r3, #4
 8009370:	429d      	cmp	r5, r3
 8009372:	461a      	mov	r2, r3
 8009374:	d30b      	bcc.n	800938e <quorem+0x100>
 8009376:	613c      	str	r4, [r7, #16]
 8009378:	3601      	adds	r6, #1
 800937a:	4630      	mov	r0, r6
 800937c:	b003      	add	sp, #12
 800937e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009382:	6812      	ldr	r2, [r2, #0]
 8009384:	3b04      	subs	r3, #4
 8009386:	2a00      	cmp	r2, #0
 8009388:	d1cb      	bne.n	8009322 <quorem+0x94>
 800938a:	3c01      	subs	r4, #1
 800938c:	e7c6      	b.n	800931c <quorem+0x8e>
 800938e:	6812      	ldr	r2, [r2, #0]
 8009390:	3b04      	subs	r3, #4
 8009392:	2a00      	cmp	r2, #0
 8009394:	d1ef      	bne.n	8009376 <quorem+0xe8>
 8009396:	3c01      	subs	r4, #1
 8009398:	e7ea      	b.n	8009370 <quorem+0xe2>
 800939a:	2000      	movs	r0, #0
 800939c:	e7ee      	b.n	800937c <quorem+0xee>
	...

080093a0 <_dtoa_r>:
 80093a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80093a4:	69c7      	ldr	r7, [r0, #28]
 80093a6:	b099      	sub	sp, #100	@ 0x64
 80093a8:	ed8d 0b02 	vstr	d0, [sp, #8]
 80093ac:	ec55 4b10 	vmov	r4, r5, d0
 80093b0:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 80093b2:	9109      	str	r1, [sp, #36]	@ 0x24
 80093b4:	4683      	mov	fp, r0
 80093b6:	920e      	str	r2, [sp, #56]	@ 0x38
 80093b8:	9313      	str	r3, [sp, #76]	@ 0x4c
 80093ba:	b97f      	cbnz	r7, 80093dc <_dtoa_r+0x3c>
 80093bc:	2010      	movs	r0, #16
 80093be:	f000 fdfd 	bl	8009fbc <malloc>
 80093c2:	4602      	mov	r2, r0
 80093c4:	f8cb 001c 	str.w	r0, [fp, #28]
 80093c8:	b920      	cbnz	r0, 80093d4 <_dtoa_r+0x34>
 80093ca:	4ba7      	ldr	r3, [pc, #668]	@ (8009668 <_dtoa_r+0x2c8>)
 80093cc:	21ef      	movs	r1, #239	@ 0xef
 80093ce:	48a7      	ldr	r0, [pc, #668]	@ (800966c <_dtoa_r+0x2cc>)
 80093d0:	f001 fc5a 	bl	800ac88 <__assert_func>
 80093d4:	e9c0 7701 	strd	r7, r7, [r0, #4]
 80093d8:	6007      	str	r7, [r0, #0]
 80093da:	60c7      	str	r7, [r0, #12]
 80093dc:	f8db 301c 	ldr.w	r3, [fp, #28]
 80093e0:	6819      	ldr	r1, [r3, #0]
 80093e2:	b159      	cbz	r1, 80093fc <_dtoa_r+0x5c>
 80093e4:	685a      	ldr	r2, [r3, #4]
 80093e6:	604a      	str	r2, [r1, #4]
 80093e8:	2301      	movs	r3, #1
 80093ea:	4093      	lsls	r3, r2
 80093ec:	608b      	str	r3, [r1, #8]
 80093ee:	4658      	mov	r0, fp
 80093f0:	f000 feda 	bl	800a1a8 <_Bfree>
 80093f4:	f8db 301c 	ldr.w	r3, [fp, #28]
 80093f8:	2200      	movs	r2, #0
 80093fa:	601a      	str	r2, [r3, #0]
 80093fc:	1e2b      	subs	r3, r5, #0
 80093fe:	bfb9      	ittee	lt
 8009400:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8009404:	9303      	strlt	r3, [sp, #12]
 8009406:	2300      	movge	r3, #0
 8009408:	6033      	strge	r3, [r6, #0]
 800940a:	9f03      	ldr	r7, [sp, #12]
 800940c:	4b98      	ldr	r3, [pc, #608]	@ (8009670 <_dtoa_r+0x2d0>)
 800940e:	bfbc      	itt	lt
 8009410:	2201      	movlt	r2, #1
 8009412:	6032      	strlt	r2, [r6, #0]
 8009414:	43bb      	bics	r3, r7
 8009416:	d112      	bne.n	800943e <_dtoa_r+0x9e>
 8009418:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800941a:	f242 730f 	movw	r3, #9999	@ 0x270f
 800941e:	6013      	str	r3, [r2, #0]
 8009420:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8009424:	4323      	orrs	r3, r4
 8009426:	f000 854d 	beq.w	8009ec4 <_dtoa_r+0xb24>
 800942a:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800942c:	f8df a254 	ldr.w	sl, [pc, #596]	@ 8009684 <_dtoa_r+0x2e4>
 8009430:	2b00      	cmp	r3, #0
 8009432:	f000 854f 	beq.w	8009ed4 <_dtoa_r+0xb34>
 8009436:	f10a 0303 	add.w	r3, sl, #3
 800943a:	f000 bd49 	b.w	8009ed0 <_dtoa_r+0xb30>
 800943e:	ed9d 7b02 	vldr	d7, [sp, #8]
 8009442:	2200      	movs	r2, #0
 8009444:	ec51 0b17 	vmov	r0, r1, d7
 8009448:	2300      	movs	r3, #0
 800944a:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 800944e:	f7f7 fb5b 	bl	8000b08 <__aeabi_dcmpeq>
 8009452:	4680      	mov	r8, r0
 8009454:	b158      	cbz	r0, 800946e <_dtoa_r+0xce>
 8009456:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8009458:	2301      	movs	r3, #1
 800945a:	6013      	str	r3, [r2, #0]
 800945c:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 800945e:	b113      	cbz	r3, 8009466 <_dtoa_r+0xc6>
 8009460:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 8009462:	4b84      	ldr	r3, [pc, #528]	@ (8009674 <_dtoa_r+0x2d4>)
 8009464:	6013      	str	r3, [r2, #0]
 8009466:	f8df a220 	ldr.w	sl, [pc, #544]	@ 8009688 <_dtoa_r+0x2e8>
 800946a:	f000 bd33 	b.w	8009ed4 <_dtoa_r+0xb34>
 800946e:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 8009472:	aa16      	add	r2, sp, #88	@ 0x58
 8009474:	a917      	add	r1, sp, #92	@ 0x5c
 8009476:	4658      	mov	r0, fp
 8009478:	f001 f980 	bl	800a77c <__d2b>
 800947c:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8009480:	4681      	mov	r9, r0
 8009482:	2e00      	cmp	r6, #0
 8009484:	d077      	beq.n	8009576 <_dtoa_r+0x1d6>
 8009486:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8009488:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 800948c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8009490:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8009494:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8009498:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800949c:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 80094a0:	4619      	mov	r1, r3
 80094a2:	2200      	movs	r2, #0
 80094a4:	4b74      	ldr	r3, [pc, #464]	@ (8009678 <_dtoa_r+0x2d8>)
 80094a6:	f7f6 ff0f 	bl	80002c8 <__aeabi_dsub>
 80094aa:	a369      	add	r3, pc, #420	@ (adr r3, 8009650 <_dtoa_r+0x2b0>)
 80094ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80094b0:	f7f7 f8c2 	bl	8000638 <__aeabi_dmul>
 80094b4:	a368      	add	r3, pc, #416	@ (adr r3, 8009658 <_dtoa_r+0x2b8>)
 80094b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80094ba:	f7f6 ff07 	bl	80002cc <__adddf3>
 80094be:	4604      	mov	r4, r0
 80094c0:	4630      	mov	r0, r6
 80094c2:	460d      	mov	r5, r1
 80094c4:	f7f7 f84e 	bl	8000564 <__aeabi_i2d>
 80094c8:	a365      	add	r3, pc, #404	@ (adr r3, 8009660 <_dtoa_r+0x2c0>)
 80094ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80094ce:	f7f7 f8b3 	bl	8000638 <__aeabi_dmul>
 80094d2:	4602      	mov	r2, r0
 80094d4:	460b      	mov	r3, r1
 80094d6:	4620      	mov	r0, r4
 80094d8:	4629      	mov	r1, r5
 80094da:	f7f6 fef7 	bl	80002cc <__adddf3>
 80094de:	4604      	mov	r4, r0
 80094e0:	460d      	mov	r5, r1
 80094e2:	f7f7 fb59 	bl	8000b98 <__aeabi_d2iz>
 80094e6:	2200      	movs	r2, #0
 80094e8:	4607      	mov	r7, r0
 80094ea:	2300      	movs	r3, #0
 80094ec:	4620      	mov	r0, r4
 80094ee:	4629      	mov	r1, r5
 80094f0:	f7f7 fb14 	bl	8000b1c <__aeabi_dcmplt>
 80094f4:	b140      	cbz	r0, 8009508 <_dtoa_r+0x168>
 80094f6:	4638      	mov	r0, r7
 80094f8:	f7f7 f834 	bl	8000564 <__aeabi_i2d>
 80094fc:	4622      	mov	r2, r4
 80094fe:	462b      	mov	r3, r5
 8009500:	f7f7 fb02 	bl	8000b08 <__aeabi_dcmpeq>
 8009504:	b900      	cbnz	r0, 8009508 <_dtoa_r+0x168>
 8009506:	3f01      	subs	r7, #1
 8009508:	2f16      	cmp	r7, #22
 800950a:	d851      	bhi.n	80095b0 <_dtoa_r+0x210>
 800950c:	4b5b      	ldr	r3, [pc, #364]	@ (800967c <_dtoa_r+0x2dc>)
 800950e:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8009512:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009516:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800951a:	f7f7 faff 	bl	8000b1c <__aeabi_dcmplt>
 800951e:	2800      	cmp	r0, #0
 8009520:	d048      	beq.n	80095b4 <_dtoa_r+0x214>
 8009522:	3f01      	subs	r7, #1
 8009524:	2300      	movs	r3, #0
 8009526:	9312      	str	r3, [sp, #72]	@ 0x48
 8009528:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800952a:	1b9b      	subs	r3, r3, r6
 800952c:	1e5a      	subs	r2, r3, #1
 800952e:	bf44      	itt	mi
 8009530:	f1c3 0801 	rsbmi	r8, r3, #1
 8009534:	2300      	movmi	r3, #0
 8009536:	9208      	str	r2, [sp, #32]
 8009538:	bf54      	ite	pl
 800953a:	f04f 0800 	movpl.w	r8, #0
 800953e:	9308      	strmi	r3, [sp, #32]
 8009540:	2f00      	cmp	r7, #0
 8009542:	db39      	blt.n	80095b8 <_dtoa_r+0x218>
 8009544:	9b08      	ldr	r3, [sp, #32]
 8009546:	970f      	str	r7, [sp, #60]	@ 0x3c
 8009548:	443b      	add	r3, r7
 800954a:	9308      	str	r3, [sp, #32]
 800954c:	2300      	movs	r3, #0
 800954e:	930a      	str	r3, [sp, #40]	@ 0x28
 8009550:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009552:	2b09      	cmp	r3, #9
 8009554:	d864      	bhi.n	8009620 <_dtoa_r+0x280>
 8009556:	2b05      	cmp	r3, #5
 8009558:	bfc4      	itt	gt
 800955a:	3b04      	subgt	r3, #4
 800955c:	9309      	strgt	r3, [sp, #36]	@ 0x24
 800955e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009560:	f1a3 0302 	sub.w	r3, r3, #2
 8009564:	bfcc      	ite	gt
 8009566:	2400      	movgt	r4, #0
 8009568:	2401      	movle	r4, #1
 800956a:	2b03      	cmp	r3, #3
 800956c:	d863      	bhi.n	8009636 <_dtoa_r+0x296>
 800956e:	e8df f003 	tbb	[pc, r3]
 8009572:	372a      	.short	0x372a
 8009574:	5535      	.short	0x5535
 8009576:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 800957a:	441e      	add	r6, r3
 800957c:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8009580:	2b20      	cmp	r3, #32
 8009582:	bfc1      	itttt	gt
 8009584:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8009588:	409f      	lslgt	r7, r3
 800958a:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800958e:	fa24 f303 	lsrgt.w	r3, r4, r3
 8009592:	bfd6      	itet	le
 8009594:	f1c3 0320 	rsble	r3, r3, #32
 8009598:	ea47 0003 	orrgt.w	r0, r7, r3
 800959c:	fa04 f003 	lslle.w	r0, r4, r3
 80095a0:	f7f6 ffd0 	bl	8000544 <__aeabi_ui2d>
 80095a4:	2201      	movs	r2, #1
 80095a6:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 80095aa:	3e01      	subs	r6, #1
 80095ac:	9214      	str	r2, [sp, #80]	@ 0x50
 80095ae:	e777      	b.n	80094a0 <_dtoa_r+0x100>
 80095b0:	2301      	movs	r3, #1
 80095b2:	e7b8      	b.n	8009526 <_dtoa_r+0x186>
 80095b4:	9012      	str	r0, [sp, #72]	@ 0x48
 80095b6:	e7b7      	b.n	8009528 <_dtoa_r+0x188>
 80095b8:	427b      	negs	r3, r7
 80095ba:	930a      	str	r3, [sp, #40]	@ 0x28
 80095bc:	2300      	movs	r3, #0
 80095be:	eba8 0807 	sub.w	r8, r8, r7
 80095c2:	930f      	str	r3, [sp, #60]	@ 0x3c
 80095c4:	e7c4      	b.n	8009550 <_dtoa_r+0x1b0>
 80095c6:	2300      	movs	r3, #0
 80095c8:	930b      	str	r3, [sp, #44]	@ 0x2c
 80095ca:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80095cc:	2b00      	cmp	r3, #0
 80095ce:	dc35      	bgt.n	800963c <_dtoa_r+0x29c>
 80095d0:	2301      	movs	r3, #1
 80095d2:	9300      	str	r3, [sp, #0]
 80095d4:	9307      	str	r3, [sp, #28]
 80095d6:	461a      	mov	r2, r3
 80095d8:	920e      	str	r2, [sp, #56]	@ 0x38
 80095da:	e00b      	b.n	80095f4 <_dtoa_r+0x254>
 80095dc:	2301      	movs	r3, #1
 80095de:	e7f3      	b.n	80095c8 <_dtoa_r+0x228>
 80095e0:	2300      	movs	r3, #0
 80095e2:	930b      	str	r3, [sp, #44]	@ 0x2c
 80095e4:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80095e6:	18fb      	adds	r3, r7, r3
 80095e8:	9300      	str	r3, [sp, #0]
 80095ea:	3301      	adds	r3, #1
 80095ec:	2b01      	cmp	r3, #1
 80095ee:	9307      	str	r3, [sp, #28]
 80095f0:	bfb8      	it	lt
 80095f2:	2301      	movlt	r3, #1
 80095f4:	f8db 001c 	ldr.w	r0, [fp, #28]
 80095f8:	2100      	movs	r1, #0
 80095fa:	2204      	movs	r2, #4
 80095fc:	f102 0514 	add.w	r5, r2, #20
 8009600:	429d      	cmp	r5, r3
 8009602:	d91f      	bls.n	8009644 <_dtoa_r+0x2a4>
 8009604:	6041      	str	r1, [r0, #4]
 8009606:	4658      	mov	r0, fp
 8009608:	f000 fd8e 	bl	800a128 <_Balloc>
 800960c:	4682      	mov	sl, r0
 800960e:	2800      	cmp	r0, #0
 8009610:	d13c      	bne.n	800968c <_dtoa_r+0x2ec>
 8009612:	4b1b      	ldr	r3, [pc, #108]	@ (8009680 <_dtoa_r+0x2e0>)
 8009614:	4602      	mov	r2, r0
 8009616:	f240 11af 	movw	r1, #431	@ 0x1af
 800961a:	e6d8      	b.n	80093ce <_dtoa_r+0x2e>
 800961c:	2301      	movs	r3, #1
 800961e:	e7e0      	b.n	80095e2 <_dtoa_r+0x242>
 8009620:	2401      	movs	r4, #1
 8009622:	2300      	movs	r3, #0
 8009624:	9309      	str	r3, [sp, #36]	@ 0x24
 8009626:	940b      	str	r4, [sp, #44]	@ 0x2c
 8009628:	f04f 33ff 	mov.w	r3, #4294967295
 800962c:	9300      	str	r3, [sp, #0]
 800962e:	9307      	str	r3, [sp, #28]
 8009630:	2200      	movs	r2, #0
 8009632:	2312      	movs	r3, #18
 8009634:	e7d0      	b.n	80095d8 <_dtoa_r+0x238>
 8009636:	2301      	movs	r3, #1
 8009638:	930b      	str	r3, [sp, #44]	@ 0x2c
 800963a:	e7f5      	b.n	8009628 <_dtoa_r+0x288>
 800963c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800963e:	9300      	str	r3, [sp, #0]
 8009640:	9307      	str	r3, [sp, #28]
 8009642:	e7d7      	b.n	80095f4 <_dtoa_r+0x254>
 8009644:	3101      	adds	r1, #1
 8009646:	0052      	lsls	r2, r2, #1
 8009648:	e7d8      	b.n	80095fc <_dtoa_r+0x25c>
 800964a:	bf00      	nop
 800964c:	f3af 8000 	nop.w
 8009650:	636f4361 	.word	0x636f4361
 8009654:	3fd287a7 	.word	0x3fd287a7
 8009658:	8b60c8b3 	.word	0x8b60c8b3
 800965c:	3fc68a28 	.word	0x3fc68a28
 8009660:	509f79fb 	.word	0x509f79fb
 8009664:	3fd34413 	.word	0x3fd34413
 8009668:	0800b5b5 	.word	0x0800b5b5
 800966c:	0800b5cc 	.word	0x0800b5cc
 8009670:	7ff00000 	.word	0x7ff00000
 8009674:	0800b585 	.word	0x0800b585
 8009678:	3ff80000 	.word	0x3ff80000
 800967c:	0800b6c8 	.word	0x0800b6c8
 8009680:	0800b624 	.word	0x0800b624
 8009684:	0800b5b1 	.word	0x0800b5b1
 8009688:	0800b584 	.word	0x0800b584
 800968c:	f8db 301c 	ldr.w	r3, [fp, #28]
 8009690:	6018      	str	r0, [r3, #0]
 8009692:	9b07      	ldr	r3, [sp, #28]
 8009694:	2b0e      	cmp	r3, #14
 8009696:	f200 80a4 	bhi.w	80097e2 <_dtoa_r+0x442>
 800969a:	2c00      	cmp	r4, #0
 800969c:	f000 80a1 	beq.w	80097e2 <_dtoa_r+0x442>
 80096a0:	2f00      	cmp	r7, #0
 80096a2:	dd33      	ble.n	800970c <_dtoa_r+0x36c>
 80096a4:	4bad      	ldr	r3, [pc, #692]	@ (800995c <_dtoa_r+0x5bc>)
 80096a6:	f007 020f 	and.w	r2, r7, #15
 80096aa:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80096ae:	ed93 7b00 	vldr	d7, [r3]
 80096b2:	05f8      	lsls	r0, r7, #23
 80096b4:	ed8d 7b04 	vstr	d7, [sp, #16]
 80096b8:	ea4f 1427 	mov.w	r4, r7, asr #4
 80096bc:	d516      	bpl.n	80096ec <_dtoa_r+0x34c>
 80096be:	4ba8      	ldr	r3, [pc, #672]	@ (8009960 <_dtoa_r+0x5c0>)
 80096c0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80096c4:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80096c8:	f7f7 f8e0 	bl	800088c <__aeabi_ddiv>
 80096cc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80096d0:	f004 040f 	and.w	r4, r4, #15
 80096d4:	2603      	movs	r6, #3
 80096d6:	4da2      	ldr	r5, [pc, #648]	@ (8009960 <_dtoa_r+0x5c0>)
 80096d8:	b954      	cbnz	r4, 80096f0 <_dtoa_r+0x350>
 80096da:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80096de:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80096e2:	f7f7 f8d3 	bl	800088c <__aeabi_ddiv>
 80096e6:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80096ea:	e028      	b.n	800973e <_dtoa_r+0x39e>
 80096ec:	2602      	movs	r6, #2
 80096ee:	e7f2      	b.n	80096d6 <_dtoa_r+0x336>
 80096f0:	07e1      	lsls	r1, r4, #31
 80096f2:	d508      	bpl.n	8009706 <_dtoa_r+0x366>
 80096f4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80096f8:	e9d5 2300 	ldrd	r2, r3, [r5]
 80096fc:	f7f6 ff9c 	bl	8000638 <__aeabi_dmul>
 8009700:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8009704:	3601      	adds	r6, #1
 8009706:	1064      	asrs	r4, r4, #1
 8009708:	3508      	adds	r5, #8
 800970a:	e7e5      	b.n	80096d8 <_dtoa_r+0x338>
 800970c:	f000 80d2 	beq.w	80098b4 <_dtoa_r+0x514>
 8009710:	427c      	negs	r4, r7
 8009712:	4b92      	ldr	r3, [pc, #584]	@ (800995c <_dtoa_r+0x5bc>)
 8009714:	4d92      	ldr	r5, [pc, #584]	@ (8009960 <_dtoa_r+0x5c0>)
 8009716:	f004 020f 	and.w	r2, r4, #15
 800971a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800971e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009722:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8009726:	f7f6 ff87 	bl	8000638 <__aeabi_dmul>
 800972a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800972e:	1124      	asrs	r4, r4, #4
 8009730:	2300      	movs	r3, #0
 8009732:	2602      	movs	r6, #2
 8009734:	2c00      	cmp	r4, #0
 8009736:	f040 80b2 	bne.w	800989e <_dtoa_r+0x4fe>
 800973a:	2b00      	cmp	r3, #0
 800973c:	d1d3      	bne.n	80096e6 <_dtoa_r+0x346>
 800973e:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8009740:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8009744:	2b00      	cmp	r3, #0
 8009746:	f000 80b7 	beq.w	80098b8 <_dtoa_r+0x518>
 800974a:	4b86      	ldr	r3, [pc, #536]	@ (8009964 <_dtoa_r+0x5c4>)
 800974c:	2200      	movs	r2, #0
 800974e:	4620      	mov	r0, r4
 8009750:	4629      	mov	r1, r5
 8009752:	f7f7 f9e3 	bl	8000b1c <__aeabi_dcmplt>
 8009756:	2800      	cmp	r0, #0
 8009758:	f000 80ae 	beq.w	80098b8 <_dtoa_r+0x518>
 800975c:	9b07      	ldr	r3, [sp, #28]
 800975e:	2b00      	cmp	r3, #0
 8009760:	f000 80aa 	beq.w	80098b8 <_dtoa_r+0x518>
 8009764:	9b00      	ldr	r3, [sp, #0]
 8009766:	2b00      	cmp	r3, #0
 8009768:	dd37      	ble.n	80097da <_dtoa_r+0x43a>
 800976a:	1e7b      	subs	r3, r7, #1
 800976c:	9304      	str	r3, [sp, #16]
 800976e:	4620      	mov	r0, r4
 8009770:	4b7d      	ldr	r3, [pc, #500]	@ (8009968 <_dtoa_r+0x5c8>)
 8009772:	2200      	movs	r2, #0
 8009774:	4629      	mov	r1, r5
 8009776:	f7f6 ff5f 	bl	8000638 <__aeabi_dmul>
 800977a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800977e:	9c00      	ldr	r4, [sp, #0]
 8009780:	3601      	adds	r6, #1
 8009782:	4630      	mov	r0, r6
 8009784:	f7f6 feee 	bl	8000564 <__aeabi_i2d>
 8009788:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800978c:	f7f6 ff54 	bl	8000638 <__aeabi_dmul>
 8009790:	4b76      	ldr	r3, [pc, #472]	@ (800996c <_dtoa_r+0x5cc>)
 8009792:	2200      	movs	r2, #0
 8009794:	f7f6 fd9a 	bl	80002cc <__adddf3>
 8009798:	4605      	mov	r5, r0
 800979a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800979e:	2c00      	cmp	r4, #0
 80097a0:	f040 808d 	bne.w	80098be <_dtoa_r+0x51e>
 80097a4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80097a8:	4b71      	ldr	r3, [pc, #452]	@ (8009970 <_dtoa_r+0x5d0>)
 80097aa:	2200      	movs	r2, #0
 80097ac:	f7f6 fd8c 	bl	80002c8 <__aeabi_dsub>
 80097b0:	4602      	mov	r2, r0
 80097b2:	460b      	mov	r3, r1
 80097b4:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80097b8:	462a      	mov	r2, r5
 80097ba:	4633      	mov	r3, r6
 80097bc:	f7f7 f9cc 	bl	8000b58 <__aeabi_dcmpgt>
 80097c0:	2800      	cmp	r0, #0
 80097c2:	f040 828b 	bne.w	8009cdc <_dtoa_r+0x93c>
 80097c6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80097ca:	462a      	mov	r2, r5
 80097cc:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 80097d0:	f7f7 f9a4 	bl	8000b1c <__aeabi_dcmplt>
 80097d4:	2800      	cmp	r0, #0
 80097d6:	f040 8128 	bne.w	8009a2a <_dtoa_r+0x68a>
 80097da:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 80097de:	e9cd 3402 	strd	r3, r4, [sp, #8]
 80097e2:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 80097e4:	2b00      	cmp	r3, #0
 80097e6:	f2c0 815a 	blt.w	8009a9e <_dtoa_r+0x6fe>
 80097ea:	2f0e      	cmp	r7, #14
 80097ec:	f300 8157 	bgt.w	8009a9e <_dtoa_r+0x6fe>
 80097f0:	4b5a      	ldr	r3, [pc, #360]	@ (800995c <_dtoa_r+0x5bc>)
 80097f2:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80097f6:	ed93 7b00 	vldr	d7, [r3]
 80097fa:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80097fc:	2b00      	cmp	r3, #0
 80097fe:	ed8d 7b00 	vstr	d7, [sp]
 8009802:	da03      	bge.n	800980c <_dtoa_r+0x46c>
 8009804:	9b07      	ldr	r3, [sp, #28]
 8009806:	2b00      	cmp	r3, #0
 8009808:	f340 8101 	ble.w	8009a0e <_dtoa_r+0x66e>
 800980c:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8009810:	4656      	mov	r6, sl
 8009812:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009816:	4620      	mov	r0, r4
 8009818:	4629      	mov	r1, r5
 800981a:	f7f7 f837 	bl	800088c <__aeabi_ddiv>
 800981e:	f7f7 f9bb 	bl	8000b98 <__aeabi_d2iz>
 8009822:	4680      	mov	r8, r0
 8009824:	f7f6 fe9e 	bl	8000564 <__aeabi_i2d>
 8009828:	e9dd 2300 	ldrd	r2, r3, [sp]
 800982c:	f7f6 ff04 	bl	8000638 <__aeabi_dmul>
 8009830:	4602      	mov	r2, r0
 8009832:	460b      	mov	r3, r1
 8009834:	4620      	mov	r0, r4
 8009836:	4629      	mov	r1, r5
 8009838:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800983c:	f7f6 fd44 	bl	80002c8 <__aeabi_dsub>
 8009840:	f806 4b01 	strb.w	r4, [r6], #1
 8009844:	9d07      	ldr	r5, [sp, #28]
 8009846:	eba6 040a 	sub.w	r4, r6, sl
 800984a:	42a5      	cmp	r5, r4
 800984c:	4602      	mov	r2, r0
 800984e:	460b      	mov	r3, r1
 8009850:	f040 8117 	bne.w	8009a82 <_dtoa_r+0x6e2>
 8009854:	f7f6 fd3a 	bl	80002cc <__adddf3>
 8009858:	e9dd 2300 	ldrd	r2, r3, [sp]
 800985c:	4604      	mov	r4, r0
 800985e:	460d      	mov	r5, r1
 8009860:	f7f7 f97a 	bl	8000b58 <__aeabi_dcmpgt>
 8009864:	2800      	cmp	r0, #0
 8009866:	f040 80f9 	bne.w	8009a5c <_dtoa_r+0x6bc>
 800986a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800986e:	4620      	mov	r0, r4
 8009870:	4629      	mov	r1, r5
 8009872:	f7f7 f949 	bl	8000b08 <__aeabi_dcmpeq>
 8009876:	b118      	cbz	r0, 8009880 <_dtoa_r+0x4e0>
 8009878:	f018 0f01 	tst.w	r8, #1
 800987c:	f040 80ee 	bne.w	8009a5c <_dtoa_r+0x6bc>
 8009880:	4649      	mov	r1, r9
 8009882:	4658      	mov	r0, fp
 8009884:	f000 fc90 	bl	800a1a8 <_Bfree>
 8009888:	2300      	movs	r3, #0
 800988a:	7033      	strb	r3, [r6, #0]
 800988c:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800988e:	3701      	adds	r7, #1
 8009890:	601f      	str	r7, [r3, #0]
 8009892:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8009894:	2b00      	cmp	r3, #0
 8009896:	f000 831d 	beq.w	8009ed4 <_dtoa_r+0xb34>
 800989a:	601e      	str	r6, [r3, #0]
 800989c:	e31a      	b.n	8009ed4 <_dtoa_r+0xb34>
 800989e:	07e2      	lsls	r2, r4, #31
 80098a0:	d505      	bpl.n	80098ae <_dtoa_r+0x50e>
 80098a2:	e9d5 2300 	ldrd	r2, r3, [r5]
 80098a6:	f7f6 fec7 	bl	8000638 <__aeabi_dmul>
 80098aa:	3601      	adds	r6, #1
 80098ac:	2301      	movs	r3, #1
 80098ae:	1064      	asrs	r4, r4, #1
 80098b0:	3508      	adds	r5, #8
 80098b2:	e73f      	b.n	8009734 <_dtoa_r+0x394>
 80098b4:	2602      	movs	r6, #2
 80098b6:	e742      	b.n	800973e <_dtoa_r+0x39e>
 80098b8:	9c07      	ldr	r4, [sp, #28]
 80098ba:	9704      	str	r7, [sp, #16]
 80098bc:	e761      	b.n	8009782 <_dtoa_r+0x3e2>
 80098be:	4b27      	ldr	r3, [pc, #156]	@ (800995c <_dtoa_r+0x5bc>)
 80098c0:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80098c2:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80098c6:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80098ca:	4454      	add	r4, sl
 80098cc:	2900      	cmp	r1, #0
 80098ce:	d053      	beq.n	8009978 <_dtoa_r+0x5d8>
 80098d0:	4928      	ldr	r1, [pc, #160]	@ (8009974 <_dtoa_r+0x5d4>)
 80098d2:	2000      	movs	r0, #0
 80098d4:	f7f6 ffda 	bl	800088c <__aeabi_ddiv>
 80098d8:	4633      	mov	r3, r6
 80098da:	462a      	mov	r2, r5
 80098dc:	f7f6 fcf4 	bl	80002c8 <__aeabi_dsub>
 80098e0:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80098e4:	4656      	mov	r6, sl
 80098e6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80098ea:	f7f7 f955 	bl	8000b98 <__aeabi_d2iz>
 80098ee:	4605      	mov	r5, r0
 80098f0:	f7f6 fe38 	bl	8000564 <__aeabi_i2d>
 80098f4:	4602      	mov	r2, r0
 80098f6:	460b      	mov	r3, r1
 80098f8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80098fc:	f7f6 fce4 	bl	80002c8 <__aeabi_dsub>
 8009900:	3530      	adds	r5, #48	@ 0x30
 8009902:	4602      	mov	r2, r0
 8009904:	460b      	mov	r3, r1
 8009906:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800990a:	f806 5b01 	strb.w	r5, [r6], #1
 800990e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8009912:	f7f7 f903 	bl	8000b1c <__aeabi_dcmplt>
 8009916:	2800      	cmp	r0, #0
 8009918:	d171      	bne.n	80099fe <_dtoa_r+0x65e>
 800991a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800991e:	4911      	ldr	r1, [pc, #68]	@ (8009964 <_dtoa_r+0x5c4>)
 8009920:	2000      	movs	r0, #0
 8009922:	f7f6 fcd1 	bl	80002c8 <__aeabi_dsub>
 8009926:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800992a:	f7f7 f8f7 	bl	8000b1c <__aeabi_dcmplt>
 800992e:	2800      	cmp	r0, #0
 8009930:	f040 8095 	bne.w	8009a5e <_dtoa_r+0x6be>
 8009934:	42a6      	cmp	r6, r4
 8009936:	f43f af50 	beq.w	80097da <_dtoa_r+0x43a>
 800993a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 800993e:	4b0a      	ldr	r3, [pc, #40]	@ (8009968 <_dtoa_r+0x5c8>)
 8009940:	2200      	movs	r2, #0
 8009942:	f7f6 fe79 	bl	8000638 <__aeabi_dmul>
 8009946:	4b08      	ldr	r3, [pc, #32]	@ (8009968 <_dtoa_r+0x5c8>)
 8009948:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800994c:	2200      	movs	r2, #0
 800994e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009952:	f7f6 fe71 	bl	8000638 <__aeabi_dmul>
 8009956:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800995a:	e7c4      	b.n	80098e6 <_dtoa_r+0x546>
 800995c:	0800b6c8 	.word	0x0800b6c8
 8009960:	0800b6a0 	.word	0x0800b6a0
 8009964:	3ff00000 	.word	0x3ff00000
 8009968:	40240000 	.word	0x40240000
 800996c:	401c0000 	.word	0x401c0000
 8009970:	40140000 	.word	0x40140000
 8009974:	3fe00000 	.word	0x3fe00000
 8009978:	4631      	mov	r1, r6
 800997a:	4628      	mov	r0, r5
 800997c:	f7f6 fe5c 	bl	8000638 <__aeabi_dmul>
 8009980:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8009984:	9415      	str	r4, [sp, #84]	@ 0x54
 8009986:	4656      	mov	r6, sl
 8009988:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800998c:	f7f7 f904 	bl	8000b98 <__aeabi_d2iz>
 8009990:	4605      	mov	r5, r0
 8009992:	f7f6 fde7 	bl	8000564 <__aeabi_i2d>
 8009996:	4602      	mov	r2, r0
 8009998:	460b      	mov	r3, r1
 800999a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800999e:	f7f6 fc93 	bl	80002c8 <__aeabi_dsub>
 80099a2:	3530      	adds	r5, #48	@ 0x30
 80099a4:	f806 5b01 	strb.w	r5, [r6], #1
 80099a8:	4602      	mov	r2, r0
 80099aa:	460b      	mov	r3, r1
 80099ac:	42a6      	cmp	r6, r4
 80099ae:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80099b2:	f04f 0200 	mov.w	r2, #0
 80099b6:	d124      	bne.n	8009a02 <_dtoa_r+0x662>
 80099b8:	4bac      	ldr	r3, [pc, #688]	@ (8009c6c <_dtoa_r+0x8cc>)
 80099ba:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 80099be:	f7f6 fc85 	bl	80002cc <__adddf3>
 80099c2:	4602      	mov	r2, r0
 80099c4:	460b      	mov	r3, r1
 80099c6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80099ca:	f7f7 f8c5 	bl	8000b58 <__aeabi_dcmpgt>
 80099ce:	2800      	cmp	r0, #0
 80099d0:	d145      	bne.n	8009a5e <_dtoa_r+0x6be>
 80099d2:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 80099d6:	49a5      	ldr	r1, [pc, #660]	@ (8009c6c <_dtoa_r+0x8cc>)
 80099d8:	2000      	movs	r0, #0
 80099da:	f7f6 fc75 	bl	80002c8 <__aeabi_dsub>
 80099de:	4602      	mov	r2, r0
 80099e0:	460b      	mov	r3, r1
 80099e2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80099e6:	f7f7 f899 	bl	8000b1c <__aeabi_dcmplt>
 80099ea:	2800      	cmp	r0, #0
 80099ec:	f43f aef5 	beq.w	80097da <_dtoa_r+0x43a>
 80099f0:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 80099f2:	1e73      	subs	r3, r6, #1
 80099f4:	9315      	str	r3, [sp, #84]	@ 0x54
 80099f6:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 80099fa:	2b30      	cmp	r3, #48	@ 0x30
 80099fc:	d0f8      	beq.n	80099f0 <_dtoa_r+0x650>
 80099fe:	9f04      	ldr	r7, [sp, #16]
 8009a00:	e73e      	b.n	8009880 <_dtoa_r+0x4e0>
 8009a02:	4b9b      	ldr	r3, [pc, #620]	@ (8009c70 <_dtoa_r+0x8d0>)
 8009a04:	f7f6 fe18 	bl	8000638 <__aeabi_dmul>
 8009a08:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009a0c:	e7bc      	b.n	8009988 <_dtoa_r+0x5e8>
 8009a0e:	d10c      	bne.n	8009a2a <_dtoa_r+0x68a>
 8009a10:	4b98      	ldr	r3, [pc, #608]	@ (8009c74 <_dtoa_r+0x8d4>)
 8009a12:	2200      	movs	r2, #0
 8009a14:	e9dd 0100 	ldrd	r0, r1, [sp]
 8009a18:	f7f6 fe0e 	bl	8000638 <__aeabi_dmul>
 8009a1c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8009a20:	f7f7 f890 	bl	8000b44 <__aeabi_dcmpge>
 8009a24:	2800      	cmp	r0, #0
 8009a26:	f000 8157 	beq.w	8009cd8 <_dtoa_r+0x938>
 8009a2a:	2400      	movs	r4, #0
 8009a2c:	4625      	mov	r5, r4
 8009a2e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009a30:	43db      	mvns	r3, r3
 8009a32:	9304      	str	r3, [sp, #16]
 8009a34:	4656      	mov	r6, sl
 8009a36:	2700      	movs	r7, #0
 8009a38:	4621      	mov	r1, r4
 8009a3a:	4658      	mov	r0, fp
 8009a3c:	f000 fbb4 	bl	800a1a8 <_Bfree>
 8009a40:	2d00      	cmp	r5, #0
 8009a42:	d0dc      	beq.n	80099fe <_dtoa_r+0x65e>
 8009a44:	b12f      	cbz	r7, 8009a52 <_dtoa_r+0x6b2>
 8009a46:	42af      	cmp	r7, r5
 8009a48:	d003      	beq.n	8009a52 <_dtoa_r+0x6b2>
 8009a4a:	4639      	mov	r1, r7
 8009a4c:	4658      	mov	r0, fp
 8009a4e:	f000 fbab 	bl	800a1a8 <_Bfree>
 8009a52:	4629      	mov	r1, r5
 8009a54:	4658      	mov	r0, fp
 8009a56:	f000 fba7 	bl	800a1a8 <_Bfree>
 8009a5a:	e7d0      	b.n	80099fe <_dtoa_r+0x65e>
 8009a5c:	9704      	str	r7, [sp, #16]
 8009a5e:	4633      	mov	r3, r6
 8009a60:	461e      	mov	r6, r3
 8009a62:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8009a66:	2a39      	cmp	r2, #57	@ 0x39
 8009a68:	d107      	bne.n	8009a7a <_dtoa_r+0x6da>
 8009a6a:	459a      	cmp	sl, r3
 8009a6c:	d1f8      	bne.n	8009a60 <_dtoa_r+0x6c0>
 8009a6e:	9a04      	ldr	r2, [sp, #16]
 8009a70:	3201      	adds	r2, #1
 8009a72:	9204      	str	r2, [sp, #16]
 8009a74:	2230      	movs	r2, #48	@ 0x30
 8009a76:	f88a 2000 	strb.w	r2, [sl]
 8009a7a:	781a      	ldrb	r2, [r3, #0]
 8009a7c:	3201      	adds	r2, #1
 8009a7e:	701a      	strb	r2, [r3, #0]
 8009a80:	e7bd      	b.n	80099fe <_dtoa_r+0x65e>
 8009a82:	4b7b      	ldr	r3, [pc, #492]	@ (8009c70 <_dtoa_r+0x8d0>)
 8009a84:	2200      	movs	r2, #0
 8009a86:	f7f6 fdd7 	bl	8000638 <__aeabi_dmul>
 8009a8a:	2200      	movs	r2, #0
 8009a8c:	2300      	movs	r3, #0
 8009a8e:	4604      	mov	r4, r0
 8009a90:	460d      	mov	r5, r1
 8009a92:	f7f7 f839 	bl	8000b08 <__aeabi_dcmpeq>
 8009a96:	2800      	cmp	r0, #0
 8009a98:	f43f aebb 	beq.w	8009812 <_dtoa_r+0x472>
 8009a9c:	e6f0      	b.n	8009880 <_dtoa_r+0x4e0>
 8009a9e:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8009aa0:	2a00      	cmp	r2, #0
 8009aa2:	f000 80db 	beq.w	8009c5c <_dtoa_r+0x8bc>
 8009aa6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009aa8:	2a01      	cmp	r2, #1
 8009aaa:	f300 80bf 	bgt.w	8009c2c <_dtoa_r+0x88c>
 8009aae:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 8009ab0:	2a00      	cmp	r2, #0
 8009ab2:	f000 80b7 	beq.w	8009c24 <_dtoa_r+0x884>
 8009ab6:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8009aba:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8009abc:	4646      	mov	r6, r8
 8009abe:	9a08      	ldr	r2, [sp, #32]
 8009ac0:	2101      	movs	r1, #1
 8009ac2:	441a      	add	r2, r3
 8009ac4:	4658      	mov	r0, fp
 8009ac6:	4498      	add	r8, r3
 8009ac8:	9208      	str	r2, [sp, #32]
 8009aca:	f000 fc21 	bl	800a310 <__i2b>
 8009ace:	4605      	mov	r5, r0
 8009ad0:	b15e      	cbz	r6, 8009aea <_dtoa_r+0x74a>
 8009ad2:	9b08      	ldr	r3, [sp, #32]
 8009ad4:	2b00      	cmp	r3, #0
 8009ad6:	dd08      	ble.n	8009aea <_dtoa_r+0x74a>
 8009ad8:	42b3      	cmp	r3, r6
 8009ada:	9a08      	ldr	r2, [sp, #32]
 8009adc:	bfa8      	it	ge
 8009ade:	4633      	movge	r3, r6
 8009ae0:	eba8 0803 	sub.w	r8, r8, r3
 8009ae4:	1af6      	subs	r6, r6, r3
 8009ae6:	1ad3      	subs	r3, r2, r3
 8009ae8:	9308      	str	r3, [sp, #32]
 8009aea:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009aec:	b1f3      	cbz	r3, 8009b2c <_dtoa_r+0x78c>
 8009aee:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009af0:	2b00      	cmp	r3, #0
 8009af2:	f000 80b7 	beq.w	8009c64 <_dtoa_r+0x8c4>
 8009af6:	b18c      	cbz	r4, 8009b1c <_dtoa_r+0x77c>
 8009af8:	4629      	mov	r1, r5
 8009afa:	4622      	mov	r2, r4
 8009afc:	4658      	mov	r0, fp
 8009afe:	f000 fcc7 	bl	800a490 <__pow5mult>
 8009b02:	464a      	mov	r2, r9
 8009b04:	4601      	mov	r1, r0
 8009b06:	4605      	mov	r5, r0
 8009b08:	4658      	mov	r0, fp
 8009b0a:	f000 fc17 	bl	800a33c <__multiply>
 8009b0e:	4649      	mov	r1, r9
 8009b10:	9004      	str	r0, [sp, #16]
 8009b12:	4658      	mov	r0, fp
 8009b14:	f000 fb48 	bl	800a1a8 <_Bfree>
 8009b18:	9b04      	ldr	r3, [sp, #16]
 8009b1a:	4699      	mov	r9, r3
 8009b1c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009b1e:	1b1a      	subs	r2, r3, r4
 8009b20:	d004      	beq.n	8009b2c <_dtoa_r+0x78c>
 8009b22:	4649      	mov	r1, r9
 8009b24:	4658      	mov	r0, fp
 8009b26:	f000 fcb3 	bl	800a490 <__pow5mult>
 8009b2a:	4681      	mov	r9, r0
 8009b2c:	2101      	movs	r1, #1
 8009b2e:	4658      	mov	r0, fp
 8009b30:	f000 fbee 	bl	800a310 <__i2b>
 8009b34:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009b36:	4604      	mov	r4, r0
 8009b38:	2b00      	cmp	r3, #0
 8009b3a:	f000 81cf 	beq.w	8009edc <_dtoa_r+0xb3c>
 8009b3e:	461a      	mov	r2, r3
 8009b40:	4601      	mov	r1, r0
 8009b42:	4658      	mov	r0, fp
 8009b44:	f000 fca4 	bl	800a490 <__pow5mult>
 8009b48:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009b4a:	2b01      	cmp	r3, #1
 8009b4c:	4604      	mov	r4, r0
 8009b4e:	f300 8095 	bgt.w	8009c7c <_dtoa_r+0x8dc>
 8009b52:	9b02      	ldr	r3, [sp, #8]
 8009b54:	2b00      	cmp	r3, #0
 8009b56:	f040 8087 	bne.w	8009c68 <_dtoa_r+0x8c8>
 8009b5a:	9b03      	ldr	r3, [sp, #12]
 8009b5c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8009b60:	2b00      	cmp	r3, #0
 8009b62:	f040 8089 	bne.w	8009c78 <_dtoa_r+0x8d8>
 8009b66:	9b03      	ldr	r3, [sp, #12]
 8009b68:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8009b6c:	0d1b      	lsrs	r3, r3, #20
 8009b6e:	051b      	lsls	r3, r3, #20
 8009b70:	b12b      	cbz	r3, 8009b7e <_dtoa_r+0x7de>
 8009b72:	9b08      	ldr	r3, [sp, #32]
 8009b74:	3301      	adds	r3, #1
 8009b76:	9308      	str	r3, [sp, #32]
 8009b78:	f108 0801 	add.w	r8, r8, #1
 8009b7c:	2301      	movs	r3, #1
 8009b7e:	930a      	str	r3, [sp, #40]	@ 0x28
 8009b80:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009b82:	2b00      	cmp	r3, #0
 8009b84:	f000 81b0 	beq.w	8009ee8 <_dtoa_r+0xb48>
 8009b88:	6923      	ldr	r3, [r4, #16]
 8009b8a:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8009b8e:	6918      	ldr	r0, [r3, #16]
 8009b90:	f000 fb72 	bl	800a278 <__hi0bits>
 8009b94:	f1c0 0020 	rsb	r0, r0, #32
 8009b98:	9b08      	ldr	r3, [sp, #32]
 8009b9a:	4418      	add	r0, r3
 8009b9c:	f010 001f 	ands.w	r0, r0, #31
 8009ba0:	d077      	beq.n	8009c92 <_dtoa_r+0x8f2>
 8009ba2:	f1c0 0320 	rsb	r3, r0, #32
 8009ba6:	2b04      	cmp	r3, #4
 8009ba8:	dd6b      	ble.n	8009c82 <_dtoa_r+0x8e2>
 8009baa:	9b08      	ldr	r3, [sp, #32]
 8009bac:	f1c0 001c 	rsb	r0, r0, #28
 8009bb0:	4403      	add	r3, r0
 8009bb2:	4480      	add	r8, r0
 8009bb4:	4406      	add	r6, r0
 8009bb6:	9308      	str	r3, [sp, #32]
 8009bb8:	f1b8 0f00 	cmp.w	r8, #0
 8009bbc:	dd05      	ble.n	8009bca <_dtoa_r+0x82a>
 8009bbe:	4649      	mov	r1, r9
 8009bc0:	4642      	mov	r2, r8
 8009bc2:	4658      	mov	r0, fp
 8009bc4:	f000 fcbe 	bl	800a544 <__lshift>
 8009bc8:	4681      	mov	r9, r0
 8009bca:	9b08      	ldr	r3, [sp, #32]
 8009bcc:	2b00      	cmp	r3, #0
 8009bce:	dd05      	ble.n	8009bdc <_dtoa_r+0x83c>
 8009bd0:	4621      	mov	r1, r4
 8009bd2:	461a      	mov	r2, r3
 8009bd4:	4658      	mov	r0, fp
 8009bd6:	f000 fcb5 	bl	800a544 <__lshift>
 8009bda:	4604      	mov	r4, r0
 8009bdc:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8009bde:	2b00      	cmp	r3, #0
 8009be0:	d059      	beq.n	8009c96 <_dtoa_r+0x8f6>
 8009be2:	4621      	mov	r1, r4
 8009be4:	4648      	mov	r0, r9
 8009be6:	f000 fd19 	bl	800a61c <__mcmp>
 8009bea:	2800      	cmp	r0, #0
 8009bec:	da53      	bge.n	8009c96 <_dtoa_r+0x8f6>
 8009bee:	1e7b      	subs	r3, r7, #1
 8009bf0:	9304      	str	r3, [sp, #16]
 8009bf2:	4649      	mov	r1, r9
 8009bf4:	2300      	movs	r3, #0
 8009bf6:	220a      	movs	r2, #10
 8009bf8:	4658      	mov	r0, fp
 8009bfa:	f000 faf7 	bl	800a1ec <__multadd>
 8009bfe:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009c00:	4681      	mov	r9, r0
 8009c02:	2b00      	cmp	r3, #0
 8009c04:	f000 8172 	beq.w	8009eec <_dtoa_r+0xb4c>
 8009c08:	2300      	movs	r3, #0
 8009c0a:	4629      	mov	r1, r5
 8009c0c:	220a      	movs	r2, #10
 8009c0e:	4658      	mov	r0, fp
 8009c10:	f000 faec 	bl	800a1ec <__multadd>
 8009c14:	9b00      	ldr	r3, [sp, #0]
 8009c16:	2b00      	cmp	r3, #0
 8009c18:	4605      	mov	r5, r0
 8009c1a:	dc67      	bgt.n	8009cec <_dtoa_r+0x94c>
 8009c1c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009c1e:	2b02      	cmp	r3, #2
 8009c20:	dc41      	bgt.n	8009ca6 <_dtoa_r+0x906>
 8009c22:	e063      	b.n	8009cec <_dtoa_r+0x94c>
 8009c24:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8009c26:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8009c2a:	e746      	b.n	8009aba <_dtoa_r+0x71a>
 8009c2c:	9b07      	ldr	r3, [sp, #28]
 8009c2e:	1e5c      	subs	r4, r3, #1
 8009c30:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009c32:	42a3      	cmp	r3, r4
 8009c34:	bfbf      	itttt	lt
 8009c36:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 8009c38:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 8009c3a:	940a      	strlt	r4, [sp, #40]	@ 0x28
 8009c3c:	1ae3      	sublt	r3, r4, r3
 8009c3e:	bfb4      	ite	lt
 8009c40:	18d2      	addlt	r2, r2, r3
 8009c42:	1b1c      	subge	r4, r3, r4
 8009c44:	9b07      	ldr	r3, [sp, #28]
 8009c46:	bfbc      	itt	lt
 8009c48:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 8009c4a:	2400      	movlt	r4, #0
 8009c4c:	2b00      	cmp	r3, #0
 8009c4e:	bfb5      	itete	lt
 8009c50:	eba8 0603 	sublt.w	r6, r8, r3
 8009c54:	9b07      	ldrge	r3, [sp, #28]
 8009c56:	2300      	movlt	r3, #0
 8009c58:	4646      	movge	r6, r8
 8009c5a:	e730      	b.n	8009abe <_dtoa_r+0x71e>
 8009c5c:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8009c5e:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 8009c60:	4646      	mov	r6, r8
 8009c62:	e735      	b.n	8009ad0 <_dtoa_r+0x730>
 8009c64:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8009c66:	e75c      	b.n	8009b22 <_dtoa_r+0x782>
 8009c68:	2300      	movs	r3, #0
 8009c6a:	e788      	b.n	8009b7e <_dtoa_r+0x7de>
 8009c6c:	3fe00000 	.word	0x3fe00000
 8009c70:	40240000 	.word	0x40240000
 8009c74:	40140000 	.word	0x40140000
 8009c78:	9b02      	ldr	r3, [sp, #8]
 8009c7a:	e780      	b.n	8009b7e <_dtoa_r+0x7de>
 8009c7c:	2300      	movs	r3, #0
 8009c7e:	930a      	str	r3, [sp, #40]	@ 0x28
 8009c80:	e782      	b.n	8009b88 <_dtoa_r+0x7e8>
 8009c82:	d099      	beq.n	8009bb8 <_dtoa_r+0x818>
 8009c84:	9a08      	ldr	r2, [sp, #32]
 8009c86:	331c      	adds	r3, #28
 8009c88:	441a      	add	r2, r3
 8009c8a:	4498      	add	r8, r3
 8009c8c:	441e      	add	r6, r3
 8009c8e:	9208      	str	r2, [sp, #32]
 8009c90:	e792      	b.n	8009bb8 <_dtoa_r+0x818>
 8009c92:	4603      	mov	r3, r0
 8009c94:	e7f6      	b.n	8009c84 <_dtoa_r+0x8e4>
 8009c96:	9b07      	ldr	r3, [sp, #28]
 8009c98:	9704      	str	r7, [sp, #16]
 8009c9a:	2b00      	cmp	r3, #0
 8009c9c:	dc20      	bgt.n	8009ce0 <_dtoa_r+0x940>
 8009c9e:	9300      	str	r3, [sp, #0]
 8009ca0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009ca2:	2b02      	cmp	r3, #2
 8009ca4:	dd1e      	ble.n	8009ce4 <_dtoa_r+0x944>
 8009ca6:	9b00      	ldr	r3, [sp, #0]
 8009ca8:	2b00      	cmp	r3, #0
 8009caa:	f47f aec0 	bne.w	8009a2e <_dtoa_r+0x68e>
 8009cae:	4621      	mov	r1, r4
 8009cb0:	2205      	movs	r2, #5
 8009cb2:	4658      	mov	r0, fp
 8009cb4:	f000 fa9a 	bl	800a1ec <__multadd>
 8009cb8:	4601      	mov	r1, r0
 8009cba:	4604      	mov	r4, r0
 8009cbc:	4648      	mov	r0, r9
 8009cbe:	f000 fcad 	bl	800a61c <__mcmp>
 8009cc2:	2800      	cmp	r0, #0
 8009cc4:	f77f aeb3 	ble.w	8009a2e <_dtoa_r+0x68e>
 8009cc8:	4656      	mov	r6, sl
 8009cca:	2331      	movs	r3, #49	@ 0x31
 8009ccc:	f806 3b01 	strb.w	r3, [r6], #1
 8009cd0:	9b04      	ldr	r3, [sp, #16]
 8009cd2:	3301      	adds	r3, #1
 8009cd4:	9304      	str	r3, [sp, #16]
 8009cd6:	e6ae      	b.n	8009a36 <_dtoa_r+0x696>
 8009cd8:	9c07      	ldr	r4, [sp, #28]
 8009cda:	9704      	str	r7, [sp, #16]
 8009cdc:	4625      	mov	r5, r4
 8009cde:	e7f3      	b.n	8009cc8 <_dtoa_r+0x928>
 8009ce0:	9b07      	ldr	r3, [sp, #28]
 8009ce2:	9300      	str	r3, [sp, #0]
 8009ce4:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009ce6:	2b00      	cmp	r3, #0
 8009ce8:	f000 8104 	beq.w	8009ef4 <_dtoa_r+0xb54>
 8009cec:	2e00      	cmp	r6, #0
 8009cee:	dd05      	ble.n	8009cfc <_dtoa_r+0x95c>
 8009cf0:	4629      	mov	r1, r5
 8009cf2:	4632      	mov	r2, r6
 8009cf4:	4658      	mov	r0, fp
 8009cf6:	f000 fc25 	bl	800a544 <__lshift>
 8009cfa:	4605      	mov	r5, r0
 8009cfc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009cfe:	2b00      	cmp	r3, #0
 8009d00:	d05a      	beq.n	8009db8 <_dtoa_r+0xa18>
 8009d02:	6869      	ldr	r1, [r5, #4]
 8009d04:	4658      	mov	r0, fp
 8009d06:	f000 fa0f 	bl	800a128 <_Balloc>
 8009d0a:	4606      	mov	r6, r0
 8009d0c:	b928      	cbnz	r0, 8009d1a <_dtoa_r+0x97a>
 8009d0e:	4b84      	ldr	r3, [pc, #528]	@ (8009f20 <_dtoa_r+0xb80>)
 8009d10:	4602      	mov	r2, r0
 8009d12:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8009d16:	f7ff bb5a 	b.w	80093ce <_dtoa_r+0x2e>
 8009d1a:	692a      	ldr	r2, [r5, #16]
 8009d1c:	3202      	adds	r2, #2
 8009d1e:	0092      	lsls	r2, r2, #2
 8009d20:	f105 010c 	add.w	r1, r5, #12
 8009d24:	300c      	adds	r0, #12
 8009d26:	f7ff faa4 	bl	8009272 <memcpy>
 8009d2a:	2201      	movs	r2, #1
 8009d2c:	4631      	mov	r1, r6
 8009d2e:	4658      	mov	r0, fp
 8009d30:	f000 fc08 	bl	800a544 <__lshift>
 8009d34:	f10a 0301 	add.w	r3, sl, #1
 8009d38:	9307      	str	r3, [sp, #28]
 8009d3a:	9b00      	ldr	r3, [sp, #0]
 8009d3c:	4453      	add	r3, sl
 8009d3e:	930b      	str	r3, [sp, #44]	@ 0x2c
 8009d40:	9b02      	ldr	r3, [sp, #8]
 8009d42:	f003 0301 	and.w	r3, r3, #1
 8009d46:	462f      	mov	r7, r5
 8009d48:	930a      	str	r3, [sp, #40]	@ 0x28
 8009d4a:	4605      	mov	r5, r0
 8009d4c:	9b07      	ldr	r3, [sp, #28]
 8009d4e:	4621      	mov	r1, r4
 8009d50:	3b01      	subs	r3, #1
 8009d52:	4648      	mov	r0, r9
 8009d54:	9300      	str	r3, [sp, #0]
 8009d56:	f7ff fa9a 	bl	800928e <quorem>
 8009d5a:	4639      	mov	r1, r7
 8009d5c:	9002      	str	r0, [sp, #8]
 8009d5e:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8009d62:	4648      	mov	r0, r9
 8009d64:	f000 fc5a 	bl	800a61c <__mcmp>
 8009d68:	462a      	mov	r2, r5
 8009d6a:	9008      	str	r0, [sp, #32]
 8009d6c:	4621      	mov	r1, r4
 8009d6e:	4658      	mov	r0, fp
 8009d70:	f000 fc70 	bl	800a654 <__mdiff>
 8009d74:	68c2      	ldr	r2, [r0, #12]
 8009d76:	4606      	mov	r6, r0
 8009d78:	bb02      	cbnz	r2, 8009dbc <_dtoa_r+0xa1c>
 8009d7a:	4601      	mov	r1, r0
 8009d7c:	4648      	mov	r0, r9
 8009d7e:	f000 fc4d 	bl	800a61c <__mcmp>
 8009d82:	4602      	mov	r2, r0
 8009d84:	4631      	mov	r1, r6
 8009d86:	4658      	mov	r0, fp
 8009d88:	920e      	str	r2, [sp, #56]	@ 0x38
 8009d8a:	f000 fa0d 	bl	800a1a8 <_Bfree>
 8009d8e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009d90:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8009d92:	9e07      	ldr	r6, [sp, #28]
 8009d94:	ea43 0102 	orr.w	r1, r3, r2
 8009d98:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009d9a:	4319      	orrs	r1, r3
 8009d9c:	d110      	bne.n	8009dc0 <_dtoa_r+0xa20>
 8009d9e:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8009da2:	d029      	beq.n	8009df8 <_dtoa_r+0xa58>
 8009da4:	9b08      	ldr	r3, [sp, #32]
 8009da6:	2b00      	cmp	r3, #0
 8009da8:	dd02      	ble.n	8009db0 <_dtoa_r+0xa10>
 8009daa:	9b02      	ldr	r3, [sp, #8]
 8009dac:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 8009db0:	9b00      	ldr	r3, [sp, #0]
 8009db2:	f883 8000 	strb.w	r8, [r3]
 8009db6:	e63f      	b.n	8009a38 <_dtoa_r+0x698>
 8009db8:	4628      	mov	r0, r5
 8009dba:	e7bb      	b.n	8009d34 <_dtoa_r+0x994>
 8009dbc:	2201      	movs	r2, #1
 8009dbe:	e7e1      	b.n	8009d84 <_dtoa_r+0x9e4>
 8009dc0:	9b08      	ldr	r3, [sp, #32]
 8009dc2:	2b00      	cmp	r3, #0
 8009dc4:	db04      	blt.n	8009dd0 <_dtoa_r+0xa30>
 8009dc6:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8009dc8:	430b      	orrs	r3, r1
 8009dca:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8009dcc:	430b      	orrs	r3, r1
 8009dce:	d120      	bne.n	8009e12 <_dtoa_r+0xa72>
 8009dd0:	2a00      	cmp	r2, #0
 8009dd2:	dded      	ble.n	8009db0 <_dtoa_r+0xa10>
 8009dd4:	4649      	mov	r1, r9
 8009dd6:	2201      	movs	r2, #1
 8009dd8:	4658      	mov	r0, fp
 8009dda:	f000 fbb3 	bl	800a544 <__lshift>
 8009dde:	4621      	mov	r1, r4
 8009de0:	4681      	mov	r9, r0
 8009de2:	f000 fc1b 	bl	800a61c <__mcmp>
 8009de6:	2800      	cmp	r0, #0
 8009de8:	dc03      	bgt.n	8009df2 <_dtoa_r+0xa52>
 8009dea:	d1e1      	bne.n	8009db0 <_dtoa_r+0xa10>
 8009dec:	f018 0f01 	tst.w	r8, #1
 8009df0:	d0de      	beq.n	8009db0 <_dtoa_r+0xa10>
 8009df2:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8009df6:	d1d8      	bne.n	8009daa <_dtoa_r+0xa0a>
 8009df8:	9a00      	ldr	r2, [sp, #0]
 8009dfa:	2339      	movs	r3, #57	@ 0x39
 8009dfc:	7013      	strb	r3, [r2, #0]
 8009dfe:	4633      	mov	r3, r6
 8009e00:	461e      	mov	r6, r3
 8009e02:	3b01      	subs	r3, #1
 8009e04:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8009e08:	2a39      	cmp	r2, #57	@ 0x39
 8009e0a:	d052      	beq.n	8009eb2 <_dtoa_r+0xb12>
 8009e0c:	3201      	adds	r2, #1
 8009e0e:	701a      	strb	r2, [r3, #0]
 8009e10:	e612      	b.n	8009a38 <_dtoa_r+0x698>
 8009e12:	2a00      	cmp	r2, #0
 8009e14:	dd07      	ble.n	8009e26 <_dtoa_r+0xa86>
 8009e16:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8009e1a:	d0ed      	beq.n	8009df8 <_dtoa_r+0xa58>
 8009e1c:	9a00      	ldr	r2, [sp, #0]
 8009e1e:	f108 0301 	add.w	r3, r8, #1
 8009e22:	7013      	strb	r3, [r2, #0]
 8009e24:	e608      	b.n	8009a38 <_dtoa_r+0x698>
 8009e26:	9b07      	ldr	r3, [sp, #28]
 8009e28:	9a07      	ldr	r2, [sp, #28]
 8009e2a:	f803 8c01 	strb.w	r8, [r3, #-1]
 8009e2e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009e30:	4293      	cmp	r3, r2
 8009e32:	d028      	beq.n	8009e86 <_dtoa_r+0xae6>
 8009e34:	4649      	mov	r1, r9
 8009e36:	2300      	movs	r3, #0
 8009e38:	220a      	movs	r2, #10
 8009e3a:	4658      	mov	r0, fp
 8009e3c:	f000 f9d6 	bl	800a1ec <__multadd>
 8009e40:	42af      	cmp	r7, r5
 8009e42:	4681      	mov	r9, r0
 8009e44:	f04f 0300 	mov.w	r3, #0
 8009e48:	f04f 020a 	mov.w	r2, #10
 8009e4c:	4639      	mov	r1, r7
 8009e4e:	4658      	mov	r0, fp
 8009e50:	d107      	bne.n	8009e62 <_dtoa_r+0xac2>
 8009e52:	f000 f9cb 	bl	800a1ec <__multadd>
 8009e56:	4607      	mov	r7, r0
 8009e58:	4605      	mov	r5, r0
 8009e5a:	9b07      	ldr	r3, [sp, #28]
 8009e5c:	3301      	adds	r3, #1
 8009e5e:	9307      	str	r3, [sp, #28]
 8009e60:	e774      	b.n	8009d4c <_dtoa_r+0x9ac>
 8009e62:	f000 f9c3 	bl	800a1ec <__multadd>
 8009e66:	4629      	mov	r1, r5
 8009e68:	4607      	mov	r7, r0
 8009e6a:	2300      	movs	r3, #0
 8009e6c:	220a      	movs	r2, #10
 8009e6e:	4658      	mov	r0, fp
 8009e70:	f000 f9bc 	bl	800a1ec <__multadd>
 8009e74:	4605      	mov	r5, r0
 8009e76:	e7f0      	b.n	8009e5a <_dtoa_r+0xaba>
 8009e78:	9b00      	ldr	r3, [sp, #0]
 8009e7a:	2b00      	cmp	r3, #0
 8009e7c:	bfcc      	ite	gt
 8009e7e:	461e      	movgt	r6, r3
 8009e80:	2601      	movle	r6, #1
 8009e82:	4456      	add	r6, sl
 8009e84:	2700      	movs	r7, #0
 8009e86:	4649      	mov	r1, r9
 8009e88:	2201      	movs	r2, #1
 8009e8a:	4658      	mov	r0, fp
 8009e8c:	f000 fb5a 	bl	800a544 <__lshift>
 8009e90:	4621      	mov	r1, r4
 8009e92:	4681      	mov	r9, r0
 8009e94:	f000 fbc2 	bl	800a61c <__mcmp>
 8009e98:	2800      	cmp	r0, #0
 8009e9a:	dcb0      	bgt.n	8009dfe <_dtoa_r+0xa5e>
 8009e9c:	d102      	bne.n	8009ea4 <_dtoa_r+0xb04>
 8009e9e:	f018 0f01 	tst.w	r8, #1
 8009ea2:	d1ac      	bne.n	8009dfe <_dtoa_r+0xa5e>
 8009ea4:	4633      	mov	r3, r6
 8009ea6:	461e      	mov	r6, r3
 8009ea8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8009eac:	2a30      	cmp	r2, #48	@ 0x30
 8009eae:	d0fa      	beq.n	8009ea6 <_dtoa_r+0xb06>
 8009eb0:	e5c2      	b.n	8009a38 <_dtoa_r+0x698>
 8009eb2:	459a      	cmp	sl, r3
 8009eb4:	d1a4      	bne.n	8009e00 <_dtoa_r+0xa60>
 8009eb6:	9b04      	ldr	r3, [sp, #16]
 8009eb8:	3301      	adds	r3, #1
 8009eba:	9304      	str	r3, [sp, #16]
 8009ebc:	2331      	movs	r3, #49	@ 0x31
 8009ebe:	f88a 3000 	strb.w	r3, [sl]
 8009ec2:	e5b9      	b.n	8009a38 <_dtoa_r+0x698>
 8009ec4:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8009ec6:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 8009f24 <_dtoa_r+0xb84>
 8009eca:	b11b      	cbz	r3, 8009ed4 <_dtoa_r+0xb34>
 8009ecc:	f10a 0308 	add.w	r3, sl, #8
 8009ed0:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 8009ed2:	6013      	str	r3, [r2, #0]
 8009ed4:	4650      	mov	r0, sl
 8009ed6:	b019      	add	sp, #100	@ 0x64
 8009ed8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009edc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009ede:	2b01      	cmp	r3, #1
 8009ee0:	f77f ae37 	ble.w	8009b52 <_dtoa_r+0x7b2>
 8009ee4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009ee6:	930a      	str	r3, [sp, #40]	@ 0x28
 8009ee8:	2001      	movs	r0, #1
 8009eea:	e655      	b.n	8009b98 <_dtoa_r+0x7f8>
 8009eec:	9b00      	ldr	r3, [sp, #0]
 8009eee:	2b00      	cmp	r3, #0
 8009ef0:	f77f aed6 	ble.w	8009ca0 <_dtoa_r+0x900>
 8009ef4:	4656      	mov	r6, sl
 8009ef6:	4621      	mov	r1, r4
 8009ef8:	4648      	mov	r0, r9
 8009efa:	f7ff f9c8 	bl	800928e <quorem>
 8009efe:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8009f02:	f806 8b01 	strb.w	r8, [r6], #1
 8009f06:	9b00      	ldr	r3, [sp, #0]
 8009f08:	eba6 020a 	sub.w	r2, r6, sl
 8009f0c:	4293      	cmp	r3, r2
 8009f0e:	ddb3      	ble.n	8009e78 <_dtoa_r+0xad8>
 8009f10:	4649      	mov	r1, r9
 8009f12:	2300      	movs	r3, #0
 8009f14:	220a      	movs	r2, #10
 8009f16:	4658      	mov	r0, fp
 8009f18:	f000 f968 	bl	800a1ec <__multadd>
 8009f1c:	4681      	mov	r9, r0
 8009f1e:	e7ea      	b.n	8009ef6 <_dtoa_r+0xb56>
 8009f20:	0800b624 	.word	0x0800b624
 8009f24:	0800b5a8 	.word	0x0800b5a8

08009f28 <_free_r>:
 8009f28:	b538      	push	{r3, r4, r5, lr}
 8009f2a:	4605      	mov	r5, r0
 8009f2c:	2900      	cmp	r1, #0
 8009f2e:	d041      	beq.n	8009fb4 <_free_r+0x8c>
 8009f30:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009f34:	1f0c      	subs	r4, r1, #4
 8009f36:	2b00      	cmp	r3, #0
 8009f38:	bfb8      	it	lt
 8009f3a:	18e4      	addlt	r4, r4, r3
 8009f3c:	f000 f8e8 	bl	800a110 <__malloc_lock>
 8009f40:	4a1d      	ldr	r2, [pc, #116]	@ (8009fb8 <_free_r+0x90>)
 8009f42:	6813      	ldr	r3, [r2, #0]
 8009f44:	b933      	cbnz	r3, 8009f54 <_free_r+0x2c>
 8009f46:	6063      	str	r3, [r4, #4]
 8009f48:	6014      	str	r4, [r2, #0]
 8009f4a:	4628      	mov	r0, r5
 8009f4c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009f50:	f000 b8e4 	b.w	800a11c <__malloc_unlock>
 8009f54:	42a3      	cmp	r3, r4
 8009f56:	d908      	bls.n	8009f6a <_free_r+0x42>
 8009f58:	6820      	ldr	r0, [r4, #0]
 8009f5a:	1821      	adds	r1, r4, r0
 8009f5c:	428b      	cmp	r3, r1
 8009f5e:	bf01      	itttt	eq
 8009f60:	6819      	ldreq	r1, [r3, #0]
 8009f62:	685b      	ldreq	r3, [r3, #4]
 8009f64:	1809      	addeq	r1, r1, r0
 8009f66:	6021      	streq	r1, [r4, #0]
 8009f68:	e7ed      	b.n	8009f46 <_free_r+0x1e>
 8009f6a:	461a      	mov	r2, r3
 8009f6c:	685b      	ldr	r3, [r3, #4]
 8009f6e:	b10b      	cbz	r3, 8009f74 <_free_r+0x4c>
 8009f70:	42a3      	cmp	r3, r4
 8009f72:	d9fa      	bls.n	8009f6a <_free_r+0x42>
 8009f74:	6811      	ldr	r1, [r2, #0]
 8009f76:	1850      	adds	r0, r2, r1
 8009f78:	42a0      	cmp	r0, r4
 8009f7a:	d10b      	bne.n	8009f94 <_free_r+0x6c>
 8009f7c:	6820      	ldr	r0, [r4, #0]
 8009f7e:	4401      	add	r1, r0
 8009f80:	1850      	adds	r0, r2, r1
 8009f82:	4283      	cmp	r3, r0
 8009f84:	6011      	str	r1, [r2, #0]
 8009f86:	d1e0      	bne.n	8009f4a <_free_r+0x22>
 8009f88:	6818      	ldr	r0, [r3, #0]
 8009f8a:	685b      	ldr	r3, [r3, #4]
 8009f8c:	6053      	str	r3, [r2, #4]
 8009f8e:	4408      	add	r0, r1
 8009f90:	6010      	str	r0, [r2, #0]
 8009f92:	e7da      	b.n	8009f4a <_free_r+0x22>
 8009f94:	d902      	bls.n	8009f9c <_free_r+0x74>
 8009f96:	230c      	movs	r3, #12
 8009f98:	602b      	str	r3, [r5, #0]
 8009f9a:	e7d6      	b.n	8009f4a <_free_r+0x22>
 8009f9c:	6820      	ldr	r0, [r4, #0]
 8009f9e:	1821      	adds	r1, r4, r0
 8009fa0:	428b      	cmp	r3, r1
 8009fa2:	bf04      	itt	eq
 8009fa4:	6819      	ldreq	r1, [r3, #0]
 8009fa6:	685b      	ldreq	r3, [r3, #4]
 8009fa8:	6063      	str	r3, [r4, #4]
 8009faa:	bf04      	itt	eq
 8009fac:	1809      	addeq	r1, r1, r0
 8009fae:	6021      	streq	r1, [r4, #0]
 8009fb0:	6054      	str	r4, [r2, #4]
 8009fb2:	e7ca      	b.n	8009f4a <_free_r+0x22>
 8009fb4:	bd38      	pop	{r3, r4, r5, pc}
 8009fb6:	bf00      	nop
 8009fb8:	20012ac0 	.word	0x20012ac0

08009fbc <malloc>:
 8009fbc:	4b02      	ldr	r3, [pc, #8]	@ (8009fc8 <malloc+0xc>)
 8009fbe:	4601      	mov	r1, r0
 8009fc0:	6818      	ldr	r0, [r3, #0]
 8009fc2:	f000 b825 	b.w	800a010 <_malloc_r>
 8009fc6:	bf00      	nop
 8009fc8:	2000002c 	.word	0x2000002c

08009fcc <sbrk_aligned>:
 8009fcc:	b570      	push	{r4, r5, r6, lr}
 8009fce:	4e0f      	ldr	r6, [pc, #60]	@ (800a00c <sbrk_aligned+0x40>)
 8009fd0:	460c      	mov	r4, r1
 8009fd2:	6831      	ldr	r1, [r6, #0]
 8009fd4:	4605      	mov	r5, r0
 8009fd6:	b911      	cbnz	r1, 8009fde <sbrk_aligned+0x12>
 8009fd8:	f000 fe46 	bl	800ac68 <_sbrk_r>
 8009fdc:	6030      	str	r0, [r6, #0]
 8009fde:	4621      	mov	r1, r4
 8009fe0:	4628      	mov	r0, r5
 8009fe2:	f000 fe41 	bl	800ac68 <_sbrk_r>
 8009fe6:	1c43      	adds	r3, r0, #1
 8009fe8:	d103      	bne.n	8009ff2 <sbrk_aligned+0x26>
 8009fea:	f04f 34ff 	mov.w	r4, #4294967295
 8009fee:	4620      	mov	r0, r4
 8009ff0:	bd70      	pop	{r4, r5, r6, pc}
 8009ff2:	1cc4      	adds	r4, r0, #3
 8009ff4:	f024 0403 	bic.w	r4, r4, #3
 8009ff8:	42a0      	cmp	r0, r4
 8009ffa:	d0f8      	beq.n	8009fee <sbrk_aligned+0x22>
 8009ffc:	1a21      	subs	r1, r4, r0
 8009ffe:	4628      	mov	r0, r5
 800a000:	f000 fe32 	bl	800ac68 <_sbrk_r>
 800a004:	3001      	adds	r0, #1
 800a006:	d1f2      	bne.n	8009fee <sbrk_aligned+0x22>
 800a008:	e7ef      	b.n	8009fea <sbrk_aligned+0x1e>
 800a00a:	bf00      	nop
 800a00c:	20012abc 	.word	0x20012abc

0800a010 <_malloc_r>:
 800a010:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a014:	1ccd      	adds	r5, r1, #3
 800a016:	f025 0503 	bic.w	r5, r5, #3
 800a01a:	3508      	adds	r5, #8
 800a01c:	2d0c      	cmp	r5, #12
 800a01e:	bf38      	it	cc
 800a020:	250c      	movcc	r5, #12
 800a022:	2d00      	cmp	r5, #0
 800a024:	4606      	mov	r6, r0
 800a026:	db01      	blt.n	800a02c <_malloc_r+0x1c>
 800a028:	42a9      	cmp	r1, r5
 800a02a:	d904      	bls.n	800a036 <_malloc_r+0x26>
 800a02c:	230c      	movs	r3, #12
 800a02e:	6033      	str	r3, [r6, #0]
 800a030:	2000      	movs	r0, #0
 800a032:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a036:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800a10c <_malloc_r+0xfc>
 800a03a:	f000 f869 	bl	800a110 <__malloc_lock>
 800a03e:	f8d8 3000 	ldr.w	r3, [r8]
 800a042:	461c      	mov	r4, r3
 800a044:	bb44      	cbnz	r4, 800a098 <_malloc_r+0x88>
 800a046:	4629      	mov	r1, r5
 800a048:	4630      	mov	r0, r6
 800a04a:	f7ff ffbf 	bl	8009fcc <sbrk_aligned>
 800a04e:	1c43      	adds	r3, r0, #1
 800a050:	4604      	mov	r4, r0
 800a052:	d158      	bne.n	800a106 <_malloc_r+0xf6>
 800a054:	f8d8 4000 	ldr.w	r4, [r8]
 800a058:	4627      	mov	r7, r4
 800a05a:	2f00      	cmp	r7, #0
 800a05c:	d143      	bne.n	800a0e6 <_malloc_r+0xd6>
 800a05e:	2c00      	cmp	r4, #0
 800a060:	d04b      	beq.n	800a0fa <_malloc_r+0xea>
 800a062:	6823      	ldr	r3, [r4, #0]
 800a064:	4639      	mov	r1, r7
 800a066:	4630      	mov	r0, r6
 800a068:	eb04 0903 	add.w	r9, r4, r3
 800a06c:	f000 fdfc 	bl	800ac68 <_sbrk_r>
 800a070:	4581      	cmp	r9, r0
 800a072:	d142      	bne.n	800a0fa <_malloc_r+0xea>
 800a074:	6821      	ldr	r1, [r4, #0]
 800a076:	1a6d      	subs	r5, r5, r1
 800a078:	4629      	mov	r1, r5
 800a07a:	4630      	mov	r0, r6
 800a07c:	f7ff ffa6 	bl	8009fcc <sbrk_aligned>
 800a080:	3001      	adds	r0, #1
 800a082:	d03a      	beq.n	800a0fa <_malloc_r+0xea>
 800a084:	6823      	ldr	r3, [r4, #0]
 800a086:	442b      	add	r3, r5
 800a088:	6023      	str	r3, [r4, #0]
 800a08a:	f8d8 3000 	ldr.w	r3, [r8]
 800a08e:	685a      	ldr	r2, [r3, #4]
 800a090:	bb62      	cbnz	r2, 800a0ec <_malloc_r+0xdc>
 800a092:	f8c8 7000 	str.w	r7, [r8]
 800a096:	e00f      	b.n	800a0b8 <_malloc_r+0xa8>
 800a098:	6822      	ldr	r2, [r4, #0]
 800a09a:	1b52      	subs	r2, r2, r5
 800a09c:	d420      	bmi.n	800a0e0 <_malloc_r+0xd0>
 800a09e:	2a0b      	cmp	r2, #11
 800a0a0:	d917      	bls.n	800a0d2 <_malloc_r+0xc2>
 800a0a2:	1961      	adds	r1, r4, r5
 800a0a4:	42a3      	cmp	r3, r4
 800a0a6:	6025      	str	r5, [r4, #0]
 800a0a8:	bf18      	it	ne
 800a0aa:	6059      	strne	r1, [r3, #4]
 800a0ac:	6863      	ldr	r3, [r4, #4]
 800a0ae:	bf08      	it	eq
 800a0b0:	f8c8 1000 	streq.w	r1, [r8]
 800a0b4:	5162      	str	r2, [r4, r5]
 800a0b6:	604b      	str	r3, [r1, #4]
 800a0b8:	4630      	mov	r0, r6
 800a0ba:	f000 f82f 	bl	800a11c <__malloc_unlock>
 800a0be:	f104 000b 	add.w	r0, r4, #11
 800a0c2:	1d23      	adds	r3, r4, #4
 800a0c4:	f020 0007 	bic.w	r0, r0, #7
 800a0c8:	1ac2      	subs	r2, r0, r3
 800a0ca:	bf1c      	itt	ne
 800a0cc:	1a1b      	subne	r3, r3, r0
 800a0ce:	50a3      	strne	r3, [r4, r2]
 800a0d0:	e7af      	b.n	800a032 <_malloc_r+0x22>
 800a0d2:	6862      	ldr	r2, [r4, #4]
 800a0d4:	42a3      	cmp	r3, r4
 800a0d6:	bf0c      	ite	eq
 800a0d8:	f8c8 2000 	streq.w	r2, [r8]
 800a0dc:	605a      	strne	r2, [r3, #4]
 800a0de:	e7eb      	b.n	800a0b8 <_malloc_r+0xa8>
 800a0e0:	4623      	mov	r3, r4
 800a0e2:	6864      	ldr	r4, [r4, #4]
 800a0e4:	e7ae      	b.n	800a044 <_malloc_r+0x34>
 800a0e6:	463c      	mov	r4, r7
 800a0e8:	687f      	ldr	r7, [r7, #4]
 800a0ea:	e7b6      	b.n	800a05a <_malloc_r+0x4a>
 800a0ec:	461a      	mov	r2, r3
 800a0ee:	685b      	ldr	r3, [r3, #4]
 800a0f0:	42a3      	cmp	r3, r4
 800a0f2:	d1fb      	bne.n	800a0ec <_malloc_r+0xdc>
 800a0f4:	2300      	movs	r3, #0
 800a0f6:	6053      	str	r3, [r2, #4]
 800a0f8:	e7de      	b.n	800a0b8 <_malloc_r+0xa8>
 800a0fa:	230c      	movs	r3, #12
 800a0fc:	6033      	str	r3, [r6, #0]
 800a0fe:	4630      	mov	r0, r6
 800a100:	f000 f80c 	bl	800a11c <__malloc_unlock>
 800a104:	e794      	b.n	800a030 <_malloc_r+0x20>
 800a106:	6005      	str	r5, [r0, #0]
 800a108:	e7d6      	b.n	800a0b8 <_malloc_r+0xa8>
 800a10a:	bf00      	nop
 800a10c:	20012ac0 	.word	0x20012ac0

0800a110 <__malloc_lock>:
 800a110:	4801      	ldr	r0, [pc, #4]	@ (800a118 <__malloc_lock+0x8>)
 800a112:	f7ff b8ac 	b.w	800926e <__retarget_lock_acquire_recursive>
 800a116:	bf00      	nop
 800a118:	20012ab8 	.word	0x20012ab8

0800a11c <__malloc_unlock>:
 800a11c:	4801      	ldr	r0, [pc, #4]	@ (800a124 <__malloc_unlock+0x8>)
 800a11e:	f7ff b8a7 	b.w	8009270 <__retarget_lock_release_recursive>
 800a122:	bf00      	nop
 800a124:	20012ab8 	.word	0x20012ab8

0800a128 <_Balloc>:
 800a128:	b570      	push	{r4, r5, r6, lr}
 800a12a:	69c6      	ldr	r6, [r0, #28]
 800a12c:	4604      	mov	r4, r0
 800a12e:	460d      	mov	r5, r1
 800a130:	b976      	cbnz	r6, 800a150 <_Balloc+0x28>
 800a132:	2010      	movs	r0, #16
 800a134:	f7ff ff42 	bl	8009fbc <malloc>
 800a138:	4602      	mov	r2, r0
 800a13a:	61e0      	str	r0, [r4, #28]
 800a13c:	b920      	cbnz	r0, 800a148 <_Balloc+0x20>
 800a13e:	4b18      	ldr	r3, [pc, #96]	@ (800a1a0 <_Balloc+0x78>)
 800a140:	4818      	ldr	r0, [pc, #96]	@ (800a1a4 <_Balloc+0x7c>)
 800a142:	216b      	movs	r1, #107	@ 0x6b
 800a144:	f000 fda0 	bl	800ac88 <__assert_func>
 800a148:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800a14c:	6006      	str	r6, [r0, #0]
 800a14e:	60c6      	str	r6, [r0, #12]
 800a150:	69e6      	ldr	r6, [r4, #28]
 800a152:	68f3      	ldr	r3, [r6, #12]
 800a154:	b183      	cbz	r3, 800a178 <_Balloc+0x50>
 800a156:	69e3      	ldr	r3, [r4, #28]
 800a158:	68db      	ldr	r3, [r3, #12]
 800a15a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800a15e:	b9b8      	cbnz	r0, 800a190 <_Balloc+0x68>
 800a160:	2101      	movs	r1, #1
 800a162:	fa01 f605 	lsl.w	r6, r1, r5
 800a166:	1d72      	adds	r2, r6, #5
 800a168:	0092      	lsls	r2, r2, #2
 800a16a:	4620      	mov	r0, r4
 800a16c:	f000 fdaa 	bl	800acc4 <_calloc_r>
 800a170:	b160      	cbz	r0, 800a18c <_Balloc+0x64>
 800a172:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800a176:	e00e      	b.n	800a196 <_Balloc+0x6e>
 800a178:	2221      	movs	r2, #33	@ 0x21
 800a17a:	2104      	movs	r1, #4
 800a17c:	4620      	mov	r0, r4
 800a17e:	f000 fda1 	bl	800acc4 <_calloc_r>
 800a182:	69e3      	ldr	r3, [r4, #28]
 800a184:	60f0      	str	r0, [r6, #12]
 800a186:	68db      	ldr	r3, [r3, #12]
 800a188:	2b00      	cmp	r3, #0
 800a18a:	d1e4      	bne.n	800a156 <_Balloc+0x2e>
 800a18c:	2000      	movs	r0, #0
 800a18e:	bd70      	pop	{r4, r5, r6, pc}
 800a190:	6802      	ldr	r2, [r0, #0]
 800a192:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800a196:	2300      	movs	r3, #0
 800a198:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800a19c:	e7f7      	b.n	800a18e <_Balloc+0x66>
 800a19e:	bf00      	nop
 800a1a0:	0800b5b5 	.word	0x0800b5b5
 800a1a4:	0800b635 	.word	0x0800b635

0800a1a8 <_Bfree>:
 800a1a8:	b570      	push	{r4, r5, r6, lr}
 800a1aa:	69c6      	ldr	r6, [r0, #28]
 800a1ac:	4605      	mov	r5, r0
 800a1ae:	460c      	mov	r4, r1
 800a1b0:	b976      	cbnz	r6, 800a1d0 <_Bfree+0x28>
 800a1b2:	2010      	movs	r0, #16
 800a1b4:	f7ff ff02 	bl	8009fbc <malloc>
 800a1b8:	4602      	mov	r2, r0
 800a1ba:	61e8      	str	r0, [r5, #28]
 800a1bc:	b920      	cbnz	r0, 800a1c8 <_Bfree+0x20>
 800a1be:	4b09      	ldr	r3, [pc, #36]	@ (800a1e4 <_Bfree+0x3c>)
 800a1c0:	4809      	ldr	r0, [pc, #36]	@ (800a1e8 <_Bfree+0x40>)
 800a1c2:	218f      	movs	r1, #143	@ 0x8f
 800a1c4:	f000 fd60 	bl	800ac88 <__assert_func>
 800a1c8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800a1cc:	6006      	str	r6, [r0, #0]
 800a1ce:	60c6      	str	r6, [r0, #12]
 800a1d0:	b13c      	cbz	r4, 800a1e2 <_Bfree+0x3a>
 800a1d2:	69eb      	ldr	r3, [r5, #28]
 800a1d4:	6862      	ldr	r2, [r4, #4]
 800a1d6:	68db      	ldr	r3, [r3, #12]
 800a1d8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800a1dc:	6021      	str	r1, [r4, #0]
 800a1de:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800a1e2:	bd70      	pop	{r4, r5, r6, pc}
 800a1e4:	0800b5b5 	.word	0x0800b5b5
 800a1e8:	0800b635 	.word	0x0800b635

0800a1ec <__multadd>:
 800a1ec:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a1f0:	690d      	ldr	r5, [r1, #16]
 800a1f2:	4607      	mov	r7, r0
 800a1f4:	460c      	mov	r4, r1
 800a1f6:	461e      	mov	r6, r3
 800a1f8:	f101 0c14 	add.w	ip, r1, #20
 800a1fc:	2000      	movs	r0, #0
 800a1fe:	f8dc 3000 	ldr.w	r3, [ip]
 800a202:	b299      	uxth	r1, r3
 800a204:	fb02 6101 	mla	r1, r2, r1, r6
 800a208:	0c1e      	lsrs	r6, r3, #16
 800a20a:	0c0b      	lsrs	r3, r1, #16
 800a20c:	fb02 3306 	mla	r3, r2, r6, r3
 800a210:	b289      	uxth	r1, r1
 800a212:	3001      	adds	r0, #1
 800a214:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800a218:	4285      	cmp	r5, r0
 800a21a:	f84c 1b04 	str.w	r1, [ip], #4
 800a21e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800a222:	dcec      	bgt.n	800a1fe <__multadd+0x12>
 800a224:	b30e      	cbz	r6, 800a26a <__multadd+0x7e>
 800a226:	68a3      	ldr	r3, [r4, #8]
 800a228:	42ab      	cmp	r3, r5
 800a22a:	dc19      	bgt.n	800a260 <__multadd+0x74>
 800a22c:	6861      	ldr	r1, [r4, #4]
 800a22e:	4638      	mov	r0, r7
 800a230:	3101      	adds	r1, #1
 800a232:	f7ff ff79 	bl	800a128 <_Balloc>
 800a236:	4680      	mov	r8, r0
 800a238:	b928      	cbnz	r0, 800a246 <__multadd+0x5a>
 800a23a:	4602      	mov	r2, r0
 800a23c:	4b0c      	ldr	r3, [pc, #48]	@ (800a270 <__multadd+0x84>)
 800a23e:	480d      	ldr	r0, [pc, #52]	@ (800a274 <__multadd+0x88>)
 800a240:	21ba      	movs	r1, #186	@ 0xba
 800a242:	f000 fd21 	bl	800ac88 <__assert_func>
 800a246:	6922      	ldr	r2, [r4, #16]
 800a248:	3202      	adds	r2, #2
 800a24a:	f104 010c 	add.w	r1, r4, #12
 800a24e:	0092      	lsls	r2, r2, #2
 800a250:	300c      	adds	r0, #12
 800a252:	f7ff f80e 	bl	8009272 <memcpy>
 800a256:	4621      	mov	r1, r4
 800a258:	4638      	mov	r0, r7
 800a25a:	f7ff ffa5 	bl	800a1a8 <_Bfree>
 800a25e:	4644      	mov	r4, r8
 800a260:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800a264:	3501      	adds	r5, #1
 800a266:	615e      	str	r6, [r3, #20]
 800a268:	6125      	str	r5, [r4, #16]
 800a26a:	4620      	mov	r0, r4
 800a26c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a270:	0800b624 	.word	0x0800b624
 800a274:	0800b635 	.word	0x0800b635

0800a278 <__hi0bits>:
 800a278:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800a27c:	4603      	mov	r3, r0
 800a27e:	bf36      	itet	cc
 800a280:	0403      	lslcc	r3, r0, #16
 800a282:	2000      	movcs	r0, #0
 800a284:	2010      	movcc	r0, #16
 800a286:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800a28a:	bf3c      	itt	cc
 800a28c:	021b      	lslcc	r3, r3, #8
 800a28e:	3008      	addcc	r0, #8
 800a290:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800a294:	bf3c      	itt	cc
 800a296:	011b      	lslcc	r3, r3, #4
 800a298:	3004      	addcc	r0, #4
 800a29a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a29e:	bf3c      	itt	cc
 800a2a0:	009b      	lslcc	r3, r3, #2
 800a2a2:	3002      	addcc	r0, #2
 800a2a4:	2b00      	cmp	r3, #0
 800a2a6:	db05      	blt.n	800a2b4 <__hi0bits+0x3c>
 800a2a8:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800a2ac:	f100 0001 	add.w	r0, r0, #1
 800a2b0:	bf08      	it	eq
 800a2b2:	2020      	moveq	r0, #32
 800a2b4:	4770      	bx	lr

0800a2b6 <__lo0bits>:
 800a2b6:	6803      	ldr	r3, [r0, #0]
 800a2b8:	4602      	mov	r2, r0
 800a2ba:	f013 0007 	ands.w	r0, r3, #7
 800a2be:	d00b      	beq.n	800a2d8 <__lo0bits+0x22>
 800a2c0:	07d9      	lsls	r1, r3, #31
 800a2c2:	d421      	bmi.n	800a308 <__lo0bits+0x52>
 800a2c4:	0798      	lsls	r0, r3, #30
 800a2c6:	bf49      	itett	mi
 800a2c8:	085b      	lsrmi	r3, r3, #1
 800a2ca:	089b      	lsrpl	r3, r3, #2
 800a2cc:	2001      	movmi	r0, #1
 800a2ce:	6013      	strmi	r3, [r2, #0]
 800a2d0:	bf5c      	itt	pl
 800a2d2:	6013      	strpl	r3, [r2, #0]
 800a2d4:	2002      	movpl	r0, #2
 800a2d6:	4770      	bx	lr
 800a2d8:	b299      	uxth	r1, r3
 800a2da:	b909      	cbnz	r1, 800a2e0 <__lo0bits+0x2a>
 800a2dc:	0c1b      	lsrs	r3, r3, #16
 800a2de:	2010      	movs	r0, #16
 800a2e0:	b2d9      	uxtb	r1, r3
 800a2e2:	b909      	cbnz	r1, 800a2e8 <__lo0bits+0x32>
 800a2e4:	3008      	adds	r0, #8
 800a2e6:	0a1b      	lsrs	r3, r3, #8
 800a2e8:	0719      	lsls	r1, r3, #28
 800a2ea:	bf04      	itt	eq
 800a2ec:	091b      	lsreq	r3, r3, #4
 800a2ee:	3004      	addeq	r0, #4
 800a2f0:	0799      	lsls	r1, r3, #30
 800a2f2:	bf04      	itt	eq
 800a2f4:	089b      	lsreq	r3, r3, #2
 800a2f6:	3002      	addeq	r0, #2
 800a2f8:	07d9      	lsls	r1, r3, #31
 800a2fa:	d403      	bmi.n	800a304 <__lo0bits+0x4e>
 800a2fc:	085b      	lsrs	r3, r3, #1
 800a2fe:	f100 0001 	add.w	r0, r0, #1
 800a302:	d003      	beq.n	800a30c <__lo0bits+0x56>
 800a304:	6013      	str	r3, [r2, #0]
 800a306:	4770      	bx	lr
 800a308:	2000      	movs	r0, #0
 800a30a:	4770      	bx	lr
 800a30c:	2020      	movs	r0, #32
 800a30e:	4770      	bx	lr

0800a310 <__i2b>:
 800a310:	b510      	push	{r4, lr}
 800a312:	460c      	mov	r4, r1
 800a314:	2101      	movs	r1, #1
 800a316:	f7ff ff07 	bl	800a128 <_Balloc>
 800a31a:	4602      	mov	r2, r0
 800a31c:	b928      	cbnz	r0, 800a32a <__i2b+0x1a>
 800a31e:	4b05      	ldr	r3, [pc, #20]	@ (800a334 <__i2b+0x24>)
 800a320:	4805      	ldr	r0, [pc, #20]	@ (800a338 <__i2b+0x28>)
 800a322:	f240 1145 	movw	r1, #325	@ 0x145
 800a326:	f000 fcaf 	bl	800ac88 <__assert_func>
 800a32a:	2301      	movs	r3, #1
 800a32c:	6144      	str	r4, [r0, #20]
 800a32e:	6103      	str	r3, [r0, #16]
 800a330:	bd10      	pop	{r4, pc}
 800a332:	bf00      	nop
 800a334:	0800b624 	.word	0x0800b624
 800a338:	0800b635 	.word	0x0800b635

0800a33c <__multiply>:
 800a33c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a340:	4614      	mov	r4, r2
 800a342:	690a      	ldr	r2, [r1, #16]
 800a344:	6923      	ldr	r3, [r4, #16]
 800a346:	429a      	cmp	r2, r3
 800a348:	bfa8      	it	ge
 800a34a:	4623      	movge	r3, r4
 800a34c:	460f      	mov	r7, r1
 800a34e:	bfa4      	itt	ge
 800a350:	460c      	movge	r4, r1
 800a352:	461f      	movge	r7, r3
 800a354:	f8d4 a010 	ldr.w	sl, [r4, #16]
 800a358:	f8d7 9010 	ldr.w	r9, [r7, #16]
 800a35c:	68a3      	ldr	r3, [r4, #8]
 800a35e:	6861      	ldr	r1, [r4, #4]
 800a360:	eb0a 0609 	add.w	r6, sl, r9
 800a364:	42b3      	cmp	r3, r6
 800a366:	b085      	sub	sp, #20
 800a368:	bfb8      	it	lt
 800a36a:	3101      	addlt	r1, #1
 800a36c:	f7ff fedc 	bl	800a128 <_Balloc>
 800a370:	b930      	cbnz	r0, 800a380 <__multiply+0x44>
 800a372:	4602      	mov	r2, r0
 800a374:	4b44      	ldr	r3, [pc, #272]	@ (800a488 <__multiply+0x14c>)
 800a376:	4845      	ldr	r0, [pc, #276]	@ (800a48c <__multiply+0x150>)
 800a378:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800a37c:	f000 fc84 	bl	800ac88 <__assert_func>
 800a380:	f100 0514 	add.w	r5, r0, #20
 800a384:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800a388:	462b      	mov	r3, r5
 800a38a:	2200      	movs	r2, #0
 800a38c:	4543      	cmp	r3, r8
 800a38e:	d321      	bcc.n	800a3d4 <__multiply+0x98>
 800a390:	f107 0114 	add.w	r1, r7, #20
 800a394:	f104 0214 	add.w	r2, r4, #20
 800a398:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 800a39c:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 800a3a0:	9302      	str	r3, [sp, #8]
 800a3a2:	1b13      	subs	r3, r2, r4
 800a3a4:	3b15      	subs	r3, #21
 800a3a6:	f023 0303 	bic.w	r3, r3, #3
 800a3aa:	3304      	adds	r3, #4
 800a3ac:	f104 0715 	add.w	r7, r4, #21
 800a3b0:	42ba      	cmp	r2, r7
 800a3b2:	bf38      	it	cc
 800a3b4:	2304      	movcc	r3, #4
 800a3b6:	9301      	str	r3, [sp, #4]
 800a3b8:	9b02      	ldr	r3, [sp, #8]
 800a3ba:	9103      	str	r1, [sp, #12]
 800a3bc:	428b      	cmp	r3, r1
 800a3be:	d80c      	bhi.n	800a3da <__multiply+0x9e>
 800a3c0:	2e00      	cmp	r6, #0
 800a3c2:	dd03      	ble.n	800a3cc <__multiply+0x90>
 800a3c4:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800a3c8:	2b00      	cmp	r3, #0
 800a3ca:	d05b      	beq.n	800a484 <__multiply+0x148>
 800a3cc:	6106      	str	r6, [r0, #16]
 800a3ce:	b005      	add	sp, #20
 800a3d0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a3d4:	f843 2b04 	str.w	r2, [r3], #4
 800a3d8:	e7d8      	b.n	800a38c <__multiply+0x50>
 800a3da:	f8b1 a000 	ldrh.w	sl, [r1]
 800a3de:	f1ba 0f00 	cmp.w	sl, #0
 800a3e2:	d024      	beq.n	800a42e <__multiply+0xf2>
 800a3e4:	f104 0e14 	add.w	lr, r4, #20
 800a3e8:	46a9      	mov	r9, r5
 800a3ea:	f04f 0c00 	mov.w	ip, #0
 800a3ee:	f85e 7b04 	ldr.w	r7, [lr], #4
 800a3f2:	f8d9 3000 	ldr.w	r3, [r9]
 800a3f6:	fa1f fb87 	uxth.w	fp, r7
 800a3fa:	b29b      	uxth	r3, r3
 800a3fc:	fb0a 330b 	mla	r3, sl, fp, r3
 800a400:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 800a404:	f8d9 7000 	ldr.w	r7, [r9]
 800a408:	4463      	add	r3, ip
 800a40a:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800a40e:	fb0a c70b 	mla	r7, sl, fp, ip
 800a412:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 800a416:	b29b      	uxth	r3, r3
 800a418:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800a41c:	4572      	cmp	r2, lr
 800a41e:	f849 3b04 	str.w	r3, [r9], #4
 800a422:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800a426:	d8e2      	bhi.n	800a3ee <__multiply+0xb2>
 800a428:	9b01      	ldr	r3, [sp, #4]
 800a42a:	f845 c003 	str.w	ip, [r5, r3]
 800a42e:	9b03      	ldr	r3, [sp, #12]
 800a430:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800a434:	3104      	adds	r1, #4
 800a436:	f1b9 0f00 	cmp.w	r9, #0
 800a43a:	d021      	beq.n	800a480 <__multiply+0x144>
 800a43c:	682b      	ldr	r3, [r5, #0]
 800a43e:	f104 0c14 	add.w	ip, r4, #20
 800a442:	46ae      	mov	lr, r5
 800a444:	f04f 0a00 	mov.w	sl, #0
 800a448:	f8bc b000 	ldrh.w	fp, [ip]
 800a44c:	f8be 7002 	ldrh.w	r7, [lr, #2]
 800a450:	fb09 770b 	mla	r7, r9, fp, r7
 800a454:	4457      	add	r7, sl
 800a456:	b29b      	uxth	r3, r3
 800a458:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800a45c:	f84e 3b04 	str.w	r3, [lr], #4
 800a460:	f85c 3b04 	ldr.w	r3, [ip], #4
 800a464:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800a468:	f8be 3000 	ldrh.w	r3, [lr]
 800a46c:	fb09 330a 	mla	r3, r9, sl, r3
 800a470:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 800a474:	4562      	cmp	r2, ip
 800a476:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800a47a:	d8e5      	bhi.n	800a448 <__multiply+0x10c>
 800a47c:	9f01      	ldr	r7, [sp, #4]
 800a47e:	51eb      	str	r3, [r5, r7]
 800a480:	3504      	adds	r5, #4
 800a482:	e799      	b.n	800a3b8 <__multiply+0x7c>
 800a484:	3e01      	subs	r6, #1
 800a486:	e79b      	b.n	800a3c0 <__multiply+0x84>
 800a488:	0800b624 	.word	0x0800b624
 800a48c:	0800b635 	.word	0x0800b635

0800a490 <__pow5mult>:
 800a490:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a494:	4615      	mov	r5, r2
 800a496:	f012 0203 	ands.w	r2, r2, #3
 800a49a:	4607      	mov	r7, r0
 800a49c:	460e      	mov	r6, r1
 800a49e:	d007      	beq.n	800a4b0 <__pow5mult+0x20>
 800a4a0:	4c25      	ldr	r4, [pc, #148]	@ (800a538 <__pow5mult+0xa8>)
 800a4a2:	3a01      	subs	r2, #1
 800a4a4:	2300      	movs	r3, #0
 800a4a6:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800a4aa:	f7ff fe9f 	bl	800a1ec <__multadd>
 800a4ae:	4606      	mov	r6, r0
 800a4b0:	10ad      	asrs	r5, r5, #2
 800a4b2:	d03d      	beq.n	800a530 <__pow5mult+0xa0>
 800a4b4:	69fc      	ldr	r4, [r7, #28]
 800a4b6:	b97c      	cbnz	r4, 800a4d8 <__pow5mult+0x48>
 800a4b8:	2010      	movs	r0, #16
 800a4ba:	f7ff fd7f 	bl	8009fbc <malloc>
 800a4be:	4602      	mov	r2, r0
 800a4c0:	61f8      	str	r0, [r7, #28]
 800a4c2:	b928      	cbnz	r0, 800a4d0 <__pow5mult+0x40>
 800a4c4:	4b1d      	ldr	r3, [pc, #116]	@ (800a53c <__pow5mult+0xac>)
 800a4c6:	481e      	ldr	r0, [pc, #120]	@ (800a540 <__pow5mult+0xb0>)
 800a4c8:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800a4cc:	f000 fbdc 	bl	800ac88 <__assert_func>
 800a4d0:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800a4d4:	6004      	str	r4, [r0, #0]
 800a4d6:	60c4      	str	r4, [r0, #12]
 800a4d8:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800a4dc:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800a4e0:	b94c      	cbnz	r4, 800a4f6 <__pow5mult+0x66>
 800a4e2:	f240 2171 	movw	r1, #625	@ 0x271
 800a4e6:	4638      	mov	r0, r7
 800a4e8:	f7ff ff12 	bl	800a310 <__i2b>
 800a4ec:	2300      	movs	r3, #0
 800a4ee:	f8c8 0008 	str.w	r0, [r8, #8]
 800a4f2:	4604      	mov	r4, r0
 800a4f4:	6003      	str	r3, [r0, #0]
 800a4f6:	f04f 0900 	mov.w	r9, #0
 800a4fa:	07eb      	lsls	r3, r5, #31
 800a4fc:	d50a      	bpl.n	800a514 <__pow5mult+0x84>
 800a4fe:	4631      	mov	r1, r6
 800a500:	4622      	mov	r2, r4
 800a502:	4638      	mov	r0, r7
 800a504:	f7ff ff1a 	bl	800a33c <__multiply>
 800a508:	4631      	mov	r1, r6
 800a50a:	4680      	mov	r8, r0
 800a50c:	4638      	mov	r0, r7
 800a50e:	f7ff fe4b 	bl	800a1a8 <_Bfree>
 800a512:	4646      	mov	r6, r8
 800a514:	106d      	asrs	r5, r5, #1
 800a516:	d00b      	beq.n	800a530 <__pow5mult+0xa0>
 800a518:	6820      	ldr	r0, [r4, #0]
 800a51a:	b938      	cbnz	r0, 800a52c <__pow5mult+0x9c>
 800a51c:	4622      	mov	r2, r4
 800a51e:	4621      	mov	r1, r4
 800a520:	4638      	mov	r0, r7
 800a522:	f7ff ff0b 	bl	800a33c <__multiply>
 800a526:	6020      	str	r0, [r4, #0]
 800a528:	f8c0 9000 	str.w	r9, [r0]
 800a52c:	4604      	mov	r4, r0
 800a52e:	e7e4      	b.n	800a4fa <__pow5mult+0x6a>
 800a530:	4630      	mov	r0, r6
 800a532:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a536:	bf00      	nop
 800a538:	0800b690 	.word	0x0800b690
 800a53c:	0800b5b5 	.word	0x0800b5b5
 800a540:	0800b635 	.word	0x0800b635

0800a544 <__lshift>:
 800a544:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a548:	460c      	mov	r4, r1
 800a54a:	6849      	ldr	r1, [r1, #4]
 800a54c:	6923      	ldr	r3, [r4, #16]
 800a54e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800a552:	68a3      	ldr	r3, [r4, #8]
 800a554:	4607      	mov	r7, r0
 800a556:	4691      	mov	r9, r2
 800a558:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800a55c:	f108 0601 	add.w	r6, r8, #1
 800a560:	42b3      	cmp	r3, r6
 800a562:	db0b      	blt.n	800a57c <__lshift+0x38>
 800a564:	4638      	mov	r0, r7
 800a566:	f7ff fddf 	bl	800a128 <_Balloc>
 800a56a:	4605      	mov	r5, r0
 800a56c:	b948      	cbnz	r0, 800a582 <__lshift+0x3e>
 800a56e:	4602      	mov	r2, r0
 800a570:	4b28      	ldr	r3, [pc, #160]	@ (800a614 <__lshift+0xd0>)
 800a572:	4829      	ldr	r0, [pc, #164]	@ (800a618 <__lshift+0xd4>)
 800a574:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800a578:	f000 fb86 	bl	800ac88 <__assert_func>
 800a57c:	3101      	adds	r1, #1
 800a57e:	005b      	lsls	r3, r3, #1
 800a580:	e7ee      	b.n	800a560 <__lshift+0x1c>
 800a582:	2300      	movs	r3, #0
 800a584:	f100 0114 	add.w	r1, r0, #20
 800a588:	f100 0210 	add.w	r2, r0, #16
 800a58c:	4618      	mov	r0, r3
 800a58e:	4553      	cmp	r3, sl
 800a590:	db33      	blt.n	800a5fa <__lshift+0xb6>
 800a592:	6920      	ldr	r0, [r4, #16]
 800a594:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800a598:	f104 0314 	add.w	r3, r4, #20
 800a59c:	f019 091f 	ands.w	r9, r9, #31
 800a5a0:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800a5a4:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800a5a8:	d02b      	beq.n	800a602 <__lshift+0xbe>
 800a5aa:	f1c9 0e20 	rsb	lr, r9, #32
 800a5ae:	468a      	mov	sl, r1
 800a5b0:	2200      	movs	r2, #0
 800a5b2:	6818      	ldr	r0, [r3, #0]
 800a5b4:	fa00 f009 	lsl.w	r0, r0, r9
 800a5b8:	4310      	orrs	r0, r2
 800a5ba:	f84a 0b04 	str.w	r0, [sl], #4
 800a5be:	f853 2b04 	ldr.w	r2, [r3], #4
 800a5c2:	459c      	cmp	ip, r3
 800a5c4:	fa22 f20e 	lsr.w	r2, r2, lr
 800a5c8:	d8f3      	bhi.n	800a5b2 <__lshift+0x6e>
 800a5ca:	ebac 0304 	sub.w	r3, ip, r4
 800a5ce:	3b15      	subs	r3, #21
 800a5d0:	f023 0303 	bic.w	r3, r3, #3
 800a5d4:	3304      	adds	r3, #4
 800a5d6:	f104 0015 	add.w	r0, r4, #21
 800a5da:	4584      	cmp	ip, r0
 800a5dc:	bf38      	it	cc
 800a5de:	2304      	movcc	r3, #4
 800a5e0:	50ca      	str	r2, [r1, r3]
 800a5e2:	b10a      	cbz	r2, 800a5e8 <__lshift+0xa4>
 800a5e4:	f108 0602 	add.w	r6, r8, #2
 800a5e8:	3e01      	subs	r6, #1
 800a5ea:	4638      	mov	r0, r7
 800a5ec:	612e      	str	r6, [r5, #16]
 800a5ee:	4621      	mov	r1, r4
 800a5f0:	f7ff fdda 	bl	800a1a8 <_Bfree>
 800a5f4:	4628      	mov	r0, r5
 800a5f6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a5fa:	f842 0f04 	str.w	r0, [r2, #4]!
 800a5fe:	3301      	adds	r3, #1
 800a600:	e7c5      	b.n	800a58e <__lshift+0x4a>
 800a602:	3904      	subs	r1, #4
 800a604:	f853 2b04 	ldr.w	r2, [r3], #4
 800a608:	f841 2f04 	str.w	r2, [r1, #4]!
 800a60c:	459c      	cmp	ip, r3
 800a60e:	d8f9      	bhi.n	800a604 <__lshift+0xc0>
 800a610:	e7ea      	b.n	800a5e8 <__lshift+0xa4>
 800a612:	bf00      	nop
 800a614:	0800b624 	.word	0x0800b624
 800a618:	0800b635 	.word	0x0800b635

0800a61c <__mcmp>:
 800a61c:	690a      	ldr	r2, [r1, #16]
 800a61e:	4603      	mov	r3, r0
 800a620:	6900      	ldr	r0, [r0, #16]
 800a622:	1a80      	subs	r0, r0, r2
 800a624:	b530      	push	{r4, r5, lr}
 800a626:	d10e      	bne.n	800a646 <__mcmp+0x2a>
 800a628:	3314      	adds	r3, #20
 800a62a:	3114      	adds	r1, #20
 800a62c:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800a630:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800a634:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800a638:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800a63c:	4295      	cmp	r5, r2
 800a63e:	d003      	beq.n	800a648 <__mcmp+0x2c>
 800a640:	d205      	bcs.n	800a64e <__mcmp+0x32>
 800a642:	f04f 30ff 	mov.w	r0, #4294967295
 800a646:	bd30      	pop	{r4, r5, pc}
 800a648:	42a3      	cmp	r3, r4
 800a64a:	d3f3      	bcc.n	800a634 <__mcmp+0x18>
 800a64c:	e7fb      	b.n	800a646 <__mcmp+0x2a>
 800a64e:	2001      	movs	r0, #1
 800a650:	e7f9      	b.n	800a646 <__mcmp+0x2a>
	...

0800a654 <__mdiff>:
 800a654:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a658:	4689      	mov	r9, r1
 800a65a:	4606      	mov	r6, r0
 800a65c:	4611      	mov	r1, r2
 800a65e:	4648      	mov	r0, r9
 800a660:	4614      	mov	r4, r2
 800a662:	f7ff ffdb 	bl	800a61c <__mcmp>
 800a666:	1e05      	subs	r5, r0, #0
 800a668:	d112      	bne.n	800a690 <__mdiff+0x3c>
 800a66a:	4629      	mov	r1, r5
 800a66c:	4630      	mov	r0, r6
 800a66e:	f7ff fd5b 	bl	800a128 <_Balloc>
 800a672:	4602      	mov	r2, r0
 800a674:	b928      	cbnz	r0, 800a682 <__mdiff+0x2e>
 800a676:	4b3f      	ldr	r3, [pc, #252]	@ (800a774 <__mdiff+0x120>)
 800a678:	f240 2137 	movw	r1, #567	@ 0x237
 800a67c:	483e      	ldr	r0, [pc, #248]	@ (800a778 <__mdiff+0x124>)
 800a67e:	f000 fb03 	bl	800ac88 <__assert_func>
 800a682:	2301      	movs	r3, #1
 800a684:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800a688:	4610      	mov	r0, r2
 800a68a:	b003      	add	sp, #12
 800a68c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a690:	bfbc      	itt	lt
 800a692:	464b      	movlt	r3, r9
 800a694:	46a1      	movlt	r9, r4
 800a696:	4630      	mov	r0, r6
 800a698:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800a69c:	bfba      	itte	lt
 800a69e:	461c      	movlt	r4, r3
 800a6a0:	2501      	movlt	r5, #1
 800a6a2:	2500      	movge	r5, #0
 800a6a4:	f7ff fd40 	bl	800a128 <_Balloc>
 800a6a8:	4602      	mov	r2, r0
 800a6aa:	b918      	cbnz	r0, 800a6b4 <__mdiff+0x60>
 800a6ac:	4b31      	ldr	r3, [pc, #196]	@ (800a774 <__mdiff+0x120>)
 800a6ae:	f240 2145 	movw	r1, #581	@ 0x245
 800a6b2:	e7e3      	b.n	800a67c <__mdiff+0x28>
 800a6b4:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800a6b8:	6926      	ldr	r6, [r4, #16]
 800a6ba:	60c5      	str	r5, [r0, #12]
 800a6bc:	f109 0310 	add.w	r3, r9, #16
 800a6c0:	f109 0514 	add.w	r5, r9, #20
 800a6c4:	f104 0e14 	add.w	lr, r4, #20
 800a6c8:	f100 0b14 	add.w	fp, r0, #20
 800a6cc:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800a6d0:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800a6d4:	9301      	str	r3, [sp, #4]
 800a6d6:	46d9      	mov	r9, fp
 800a6d8:	f04f 0c00 	mov.w	ip, #0
 800a6dc:	9b01      	ldr	r3, [sp, #4]
 800a6de:	f85e 0b04 	ldr.w	r0, [lr], #4
 800a6e2:	f853 af04 	ldr.w	sl, [r3, #4]!
 800a6e6:	9301      	str	r3, [sp, #4]
 800a6e8:	fa1f f38a 	uxth.w	r3, sl
 800a6ec:	4619      	mov	r1, r3
 800a6ee:	b283      	uxth	r3, r0
 800a6f0:	1acb      	subs	r3, r1, r3
 800a6f2:	0c00      	lsrs	r0, r0, #16
 800a6f4:	4463      	add	r3, ip
 800a6f6:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800a6fa:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800a6fe:	b29b      	uxth	r3, r3
 800a700:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800a704:	4576      	cmp	r6, lr
 800a706:	f849 3b04 	str.w	r3, [r9], #4
 800a70a:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800a70e:	d8e5      	bhi.n	800a6dc <__mdiff+0x88>
 800a710:	1b33      	subs	r3, r6, r4
 800a712:	3b15      	subs	r3, #21
 800a714:	f023 0303 	bic.w	r3, r3, #3
 800a718:	3415      	adds	r4, #21
 800a71a:	3304      	adds	r3, #4
 800a71c:	42a6      	cmp	r6, r4
 800a71e:	bf38      	it	cc
 800a720:	2304      	movcc	r3, #4
 800a722:	441d      	add	r5, r3
 800a724:	445b      	add	r3, fp
 800a726:	461e      	mov	r6, r3
 800a728:	462c      	mov	r4, r5
 800a72a:	4544      	cmp	r4, r8
 800a72c:	d30e      	bcc.n	800a74c <__mdiff+0xf8>
 800a72e:	f108 0103 	add.w	r1, r8, #3
 800a732:	1b49      	subs	r1, r1, r5
 800a734:	f021 0103 	bic.w	r1, r1, #3
 800a738:	3d03      	subs	r5, #3
 800a73a:	45a8      	cmp	r8, r5
 800a73c:	bf38      	it	cc
 800a73e:	2100      	movcc	r1, #0
 800a740:	440b      	add	r3, r1
 800a742:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800a746:	b191      	cbz	r1, 800a76e <__mdiff+0x11a>
 800a748:	6117      	str	r7, [r2, #16]
 800a74a:	e79d      	b.n	800a688 <__mdiff+0x34>
 800a74c:	f854 1b04 	ldr.w	r1, [r4], #4
 800a750:	46e6      	mov	lr, ip
 800a752:	0c08      	lsrs	r0, r1, #16
 800a754:	fa1c fc81 	uxtah	ip, ip, r1
 800a758:	4471      	add	r1, lr
 800a75a:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800a75e:	b289      	uxth	r1, r1
 800a760:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800a764:	f846 1b04 	str.w	r1, [r6], #4
 800a768:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800a76c:	e7dd      	b.n	800a72a <__mdiff+0xd6>
 800a76e:	3f01      	subs	r7, #1
 800a770:	e7e7      	b.n	800a742 <__mdiff+0xee>
 800a772:	bf00      	nop
 800a774:	0800b624 	.word	0x0800b624
 800a778:	0800b635 	.word	0x0800b635

0800a77c <__d2b>:
 800a77c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800a780:	460f      	mov	r7, r1
 800a782:	2101      	movs	r1, #1
 800a784:	ec59 8b10 	vmov	r8, r9, d0
 800a788:	4616      	mov	r6, r2
 800a78a:	f7ff fccd 	bl	800a128 <_Balloc>
 800a78e:	4604      	mov	r4, r0
 800a790:	b930      	cbnz	r0, 800a7a0 <__d2b+0x24>
 800a792:	4602      	mov	r2, r0
 800a794:	4b23      	ldr	r3, [pc, #140]	@ (800a824 <__d2b+0xa8>)
 800a796:	4824      	ldr	r0, [pc, #144]	@ (800a828 <__d2b+0xac>)
 800a798:	f240 310f 	movw	r1, #783	@ 0x30f
 800a79c:	f000 fa74 	bl	800ac88 <__assert_func>
 800a7a0:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800a7a4:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800a7a8:	b10d      	cbz	r5, 800a7ae <__d2b+0x32>
 800a7aa:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800a7ae:	9301      	str	r3, [sp, #4]
 800a7b0:	f1b8 0300 	subs.w	r3, r8, #0
 800a7b4:	d023      	beq.n	800a7fe <__d2b+0x82>
 800a7b6:	4668      	mov	r0, sp
 800a7b8:	9300      	str	r3, [sp, #0]
 800a7ba:	f7ff fd7c 	bl	800a2b6 <__lo0bits>
 800a7be:	e9dd 1200 	ldrd	r1, r2, [sp]
 800a7c2:	b1d0      	cbz	r0, 800a7fa <__d2b+0x7e>
 800a7c4:	f1c0 0320 	rsb	r3, r0, #32
 800a7c8:	fa02 f303 	lsl.w	r3, r2, r3
 800a7cc:	430b      	orrs	r3, r1
 800a7ce:	40c2      	lsrs	r2, r0
 800a7d0:	6163      	str	r3, [r4, #20]
 800a7d2:	9201      	str	r2, [sp, #4]
 800a7d4:	9b01      	ldr	r3, [sp, #4]
 800a7d6:	61a3      	str	r3, [r4, #24]
 800a7d8:	2b00      	cmp	r3, #0
 800a7da:	bf0c      	ite	eq
 800a7dc:	2201      	moveq	r2, #1
 800a7de:	2202      	movne	r2, #2
 800a7e0:	6122      	str	r2, [r4, #16]
 800a7e2:	b1a5      	cbz	r5, 800a80e <__d2b+0x92>
 800a7e4:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800a7e8:	4405      	add	r5, r0
 800a7ea:	603d      	str	r5, [r7, #0]
 800a7ec:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800a7f0:	6030      	str	r0, [r6, #0]
 800a7f2:	4620      	mov	r0, r4
 800a7f4:	b003      	add	sp, #12
 800a7f6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800a7fa:	6161      	str	r1, [r4, #20]
 800a7fc:	e7ea      	b.n	800a7d4 <__d2b+0x58>
 800a7fe:	a801      	add	r0, sp, #4
 800a800:	f7ff fd59 	bl	800a2b6 <__lo0bits>
 800a804:	9b01      	ldr	r3, [sp, #4]
 800a806:	6163      	str	r3, [r4, #20]
 800a808:	3020      	adds	r0, #32
 800a80a:	2201      	movs	r2, #1
 800a80c:	e7e8      	b.n	800a7e0 <__d2b+0x64>
 800a80e:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800a812:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800a816:	6038      	str	r0, [r7, #0]
 800a818:	6918      	ldr	r0, [r3, #16]
 800a81a:	f7ff fd2d 	bl	800a278 <__hi0bits>
 800a81e:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800a822:	e7e5      	b.n	800a7f0 <__d2b+0x74>
 800a824:	0800b624 	.word	0x0800b624
 800a828:	0800b635 	.word	0x0800b635

0800a82c <__ssputs_r>:
 800a82c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a830:	688e      	ldr	r6, [r1, #8]
 800a832:	461f      	mov	r7, r3
 800a834:	42be      	cmp	r6, r7
 800a836:	680b      	ldr	r3, [r1, #0]
 800a838:	4682      	mov	sl, r0
 800a83a:	460c      	mov	r4, r1
 800a83c:	4690      	mov	r8, r2
 800a83e:	d82d      	bhi.n	800a89c <__ssputs_r+0x70>
 800a840:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800a844:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800a848:	d026      	beq.n	800a898 <__ssputs_r+0x6c>
 800a84a:	6965      	ldr	r5, [r4, #20]
 800a84c:	6909      	ldr	r1, [r1, #16]
 800a84e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800a852:	eba3 0901 	sub.w	r9, r3, r1
 800a856:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800a85a:	1c7b      	adds	r3, r7, #1
 800a85c:	444b      	add	r3, r9
 800a85e:	106d      	asrs	r5, r5, #1
 800a860:	429d      	cmp	r5, r3
 800a862:	bf38      	it	cc
 800a864:	461d      	movcc	r5, r3
 800a866:	0553      	lsls	r3, r2, #21
 800a868:	d527      	bpl.n	800a8ba <__ssputs_r+0x8e>
 800a86a:	4629      	mov	r1, r5
 800a86c:	f7ff fbd0 	bl	800a010 <_malloc_r>
 800a870:	4606      	mov	r6, r0
 800a872:	b360      	cbz	r0, 800a8ce <__ssputs_r+0xa2>
 800a874:	6921      	ldr	r1, [r4, #16]
 800a876:	464a      	mov	r2, r9
 800a878:	f7fe fcfb 	bl	8009272 <memcpy>
 800a87c:	89a3      	ldrh	r3, [r4, #12]
 800a87e:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800a882:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a886:	81a3      	strh	r3, [r4, #12]
 800a888:	6126      	str	r6, [r4, #16]
 800a88a:	6165      	str	r5, [r4, #20]
 800a88c:	444e      	add	r6, r9
 800a88e:	eba5 0509 	sub.w	r5, r5, r9
 800a892:	6026      	str	r6, [r4, #0]
 800a894:	60a5      	str	r5, [r4, #8]
 800a896:	463e      	mov	r6, r7
 800a898:	42be      	cmp	r6, r7
 800a89a:	d900      	bls.n	800a89e <__ssputs_r+0x72>
 800a89c:	463e      	mov	r6, r7
 800a89e:	6820      	ldr	r0, [r4, #0]
 800a8a0:	4632      	mov	r2, r6
 800a8a2:	4641      	mov	r1, r8
 800a8a4:	f000 f9c6 	bl	800ac34 <memmove>
 800a8a8:	68a3      	ldr	r3, [r4, #8]
 800a8aa:	1b9b      	subs	r3, r3, r6
 800a8ac:	60a3      	str	r3, [r4, #8]
 800a8ae:	6823      	ldr	r3, [r4, #0]
 800a8b0:	4433      	add	r3, r6
 800a8b2:	6023      	str	r3, [r4, #0]
 800a8b4:	2000      	movs	r0, #0
 800a8b6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a8ba:	462a      	mov	r2, r5
 800a8bc:	f000 fa28 	bl	800ad10 <_realloc_r>
 800a8c0:	4606      	mov	r6, r0
 800a8c2:	2800      	cmp	r0, #0
 800a8c4:	d1e0      	bne.n	800a888 <__ssputs_r+0x5c>
 800a8c6:	6921      	ldr	r1, [r4, #16]
 800a8c8:	4650      	mov	r0, sl
 800a8ca:	f7ff fb2d 	bl	8009f28 <_free_r>
 800a8ce:	230c      	movs	r3, #12
 800a8d0:	f8ca 3000 	str.w	r3, [sl]
 800a8d4:	89a3      	ldrh	r3, [r4, #12]
 800a8d6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a8da:	81a3      	strh	r3, [r4, #12]
 800a8dc:	f04f 30ff 	mov.w	r0, #4294967295
 800a8e0:	e7e9      	b.n	800a8b6 <__ssputs_r+0x8a>
	...

0800a8e4 <_svfiprintf_r>:
 800a8e4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a8e8:	4698      	mov	r8, r3
 800a8ea:	898b      	ldrh	r3, [r1, #12]
 800a8ec:	061b      	lsls	r3, r3, #24
 800a8ee:	b09d      	sub	sp, #116	@ 0x74
 800a8f0:	4607      	mov	r7, r0
 800a8f2:	460d      	mov	r5, r1
 800a8f4:	4614      	mov	r4, r2
 800a8f6:	d510      	bpl.n	800a91a <_svfiprintf_r+0x36>
 800a8f8:	690b      	ldr	r3, [r1, #16]
 800a8fa:	b973      	cbnz	r3, 800a91a <_svfiprintf_r+0x36>
 800a8fc:	2140      	movs	r1, #64	@ 0x40
 800a8fe:	f7ff fb87 	bl	800a010 <_malloc_r>
 800a902:	6028      	str	r0, [r5, #0]
 800a904:	6128      	str	r0, [r5, #16]
 800a906:	b930      	cbnz	r0, 800a916 <_svfiprintf_r+0x32>
 800a908:	230c      	movs	r3, #12
 800a90a:	603b      	str	r3, [r7, #0]
 800a90c:	f04f 30ff 	mov.w	r0, #4294967295
 800a910:	b01d      	add	sp, #116	@ 0x74
 800a912:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a916:	2340      	movs	r3, #64	@ 0x40
 800a918:	616b      	str	r3, [r5, #20]
 800a91a:	2300      	movs	r3, #0
 800a91c:	9309      	str	r3, [sp, #36]	@ 0x24
 800a91e:	2320      	movs	r3, #32
 800a920:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800a924:	f8cd 800c 	str.w	r8, [sp, #12]
 800a928:	2330      	movs	r3, #48	@ 0x30
 800a92a:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800aac8 <_svfiprintf_r+0x1e4>
 800a92e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800a932:	f04f 0901 	mov.w	r9, #1
 800a936:	4623      	mov	r3, r4
 800a938:	469a      	mov	sl, r3
 800a93a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a93e:	b10a      	cbz	r2, 800a944 <_svfiprintf_r+0x60>
 800a940:	2a25      	cmp	r2, #37	@ 0x25
 800a942:	d1f9      	bne.n	800a938 <_svfiprintf_r+0x54>
 800a944:	ebba 0b04 	subs.w	fp, sl, r4
 800a948:	d00b      	beq.n	800a962 <_svfiprintf_r+0x7e>
 800a94a:	465b      	mov	r3, fp
 800a94c:	4622      	mov	r2, r4
 800a94e:	4629      	mov	r1, r5
 800a950:	4638      	mov	r0, r7
 800a952:	f7ff ff6b 	bl	800a82c <__ssputs_r>
 800a956:	3001      	adds	r0, #1
 800a958:	f000 80a7 	beq.w	800aaaa <_svfiprintf_r+0x1c6>
 800a95c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a95e:	445a      	add	r2, fp
 800a960:	9209      	str	r2, [sp, #36]	@ 0x24
 800a962:	f89a 3000 	ldrb.w	r3, [sl]
 800a966:	2b00      	cmp	r3, #0
 800a968:	f000 809f 	beq.w	800aaaa <_svfiprintf_r+0x1c6>
 800a96c:	2300      	movs	r3, #0
 800a96e:	f04f 32ff 	mov.w	r2, #4294967295
 800a972:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a976:	f10a 0a01 	add.w	sl, sl, #1
 800a97a:	9304      	str	r3, [sp, #16]
 800a97c:	9307      	str	r3, [sp, #28]
 800a97e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800a982:	931a      	str	r3, [sp, #104]	@ 0x68
 800a984:	4654      	mov	r4, sl
 800a986:	2205      	movs	r2, #5
 800a988:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a98c:	484e      	ldr	r0, [pc, #312]	@ (800aac8 <_svfiprintf_r+0x1e4>)
 800a98e:	f7f5 fc3f 	bl	8000210 <memchr>
 800a992:	9a04      	ldr	r2, [sp, #16]
 800a994:	b9d8      	cbnz	r0, 800a9ce <_svfiprintf_r+0xea>
 800a996:	06d0      	lsls	r0, r2, #27
 800a998:	bf44      	itt	mi
 800a99a:	2320      	movmi	r3, #32
 800a99c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a9a0:	0711      	lsls	r1, r2, #28
 800a9a2:	bf44      	itt	mi
 800a9a4:	232b      	movmi	r3, #43	@ 0x2b
 800a9a6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a9aa:	f89a 3000 	ldrb.w	r3, [sl]
 800a9ae:	2b2a      	cmp	r3, #42	@ 0x2a
 800a9b0:	d015      	beq.n	800a9de <_svfiprintf_r+0xfa>
 800a9b2:	9a07      	ldr	r2, [sp, #28]
 800a9b4:	4654      	mov	r4, sl
 800a9b6:	2000      	movs	r0, #0
 800a9b8:	f04f 0c0a 	mov.w	ip, #10
 800a9bc:	4621      	mov	r1, r4
 800a9be:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a9c2:	3b30      	subs	r3, #48	@ 0x30
 800a9c4:	2b09      	cmp	r3, #9
 800a9c6:	d94b      	bls.n	800aa60 <_svfiprintf_r+0x17c>
 800a9c8:	b1b0      	cbz	r0, 800a9f8 <_svfiprintf_r+0x114>
 800a9ca:	9207      	str	r2, [sp, #28]
 800a9cc:	e014      	b.n	800a9f8 <_svfiprintf_r+0x114>
 800a9ce:	eba0 0308 	sub.w	r3, r0, r8
 800a9d2:	fa09 f303 	lsl.w	r3, r9, r3
 800a9d6:	4313      	orrs	r3, r2
 800a9d8:	9304      	str	r3, [sp, #16]
 800a9da:	46a2      	mov	sl, r4
 800a9dc:	e7d2      	b.n	800a984 <_svfiprintf_r+0xa0>
 800a9de:	9b03      	ldr	r3, [sp, #12]
 800a9e0:	1d19      	adds	r1, r3, #4
 800a9e2:	681b      	ldr	r3, [r3, #0]
 800a9e4:	9103      	str	r1, [sp, #12]
 800a9e6:	2b00      	cmp	r3, #0
 800a9e8:	bfbb      	ittet	lt
 800a9ea:	425b      	neglt	r3, r3
 800a9ec:	f042 0202 	orrlt.w	r2, r2, #2
 800a9f0:	9307      	strge	r3, [sp, #28]
 800a9f2:	9307      	strlt	r3, [sp, #28]
 800a9f4:	bfb8      	it	lt
 800a9f6:	9204      	strlt	r2, [sp, #16]
 800a9f8:	7823      	ldrb	r3, [r4, #0]
 800a9fa:	2b2e      	cmp	r3, #46	@ 0x2e
 800a9fc:	d10a      	bne.n	800aa14 <_svfiprintf_r+0x130>
 800a9fe:	7863      	ldrb	r3, [r4, #1]
 800aa00:	2b2a      	cmp	r3, #42	@ 0x2a
 800aa02:	d132      	bne.n	800aa6a <_svfiprintf_r+0x186>
 800aa04:	9b03      	ldr	r3, [sp, #12]
 800aa06:	1d1a      	adds	r2, r3, #4
 800aa08:	681b      	ldr	r3, [r3, #0]
 800aa0a:	9203      	str	r2, [sp, #12]
 800aa0c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800aa10:	3402      	adds	r4, #2
 800aa12:	9305      	str	r3, [sp, #20]
 800aa14:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800aad8 <_svfiprintf_r+0x1f4>
 800aa18:	7821      	ldrb	r1, [r4, #0]
 800aa1a:	2203      	movs	r2, #3
 800aa1c:	4650      	mov	r0, sl
 800aa1e:	f7f5 fbf7 	bl	8000210 <memchr>
 800aa22:	b138      	cbz	r0, 800aa34 <_svfiprintf_r+0x150>
 800aa24:	9b04      	ldr	r3, [sp, #16]
 800aa26:	eba0 000a 	sub.w	r0, r0, sl
 800aa2a:	2240      	movs	r2, #64	@ 0x40
 800aa2c:	4082      	lsls	r2, r0
 800aa2e:	4313      	orrs	r3, r2
 800aa30:	3401      	adds	r4, #1
 800aa32:	9304      	str	r3, [sp, #16]
 800aa34:	f814 1b01 	ldrb.w	r1, [r4], #1
 800aa38:	4824      	ldr	r0, [pc, #144]	@ (800aacc <_svfiprintf_r+0x1e8>)
 800aa3a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800aa3e:	2206      	movs	r2, #6
 800aa40:	f7f5 fbe6 	bl	8000210 <memchr>
 800aa44:	2800      	cmp	r0, #0
 800aa46:	d036      	beq.n	800aab6 <_svfiprintf_r+0x1d2>
 800aa48:	4b21      	ldr	r3, [pc, #132]	@ (800aad0 <_svfiprintf_r+0x1ec>)
 800aa4a:	bb1b      	cbnz	r3, 800aa94 <_svfiprintf_r+0x1b0>
 800aa4c:	9b03      	ldr	r3, [sp, #12]
 800aa4e:	3307      	adds	r3, #7
 800aa50:	f023 0307 	bic.w	r3, r3, #7
 800aa54:	3308      	adds	r3, #8
 800aa56:	9303      	str	r3, [sp, #12]
 800aa58:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800aa5a:	4433      	add	r3, r6
 800aa5c:	9309      	str	r3, [sp, #36]	@ 0x24
 800aa5e:	e76a      	b.n	800a936 <_svfiprintf_r+0x52>
 800aa60:	fb0c 3202 	mla	r2, ip, r2, r3
 800aa64:	460c      	mov	r4, r1
 800aa66:	2001      	movs	r0, #1
 800aa68:	e7a8      	b.n	800a9bc <_svfiprintf_r+0xd8>
 800aa6a:	2300      	movs	r3, #0
 800aa6c:	3401      	adds	r4, #1
 800aa6e:	9305      	str	r3, [sp, #20]
 800aa70:	4619      	mov	r1, r3
 800aa72:	f04f 0c0a 	mov.w	ip, #10
 800aa76:	4620      	mov	r0, r4
 800aa78:	f810 2b01 	ldrb.w	r2, [r0], #1
 800aa7c:	3a30      	subs	r2, #48	@ 0x30
 800aa7e:	2a09      	cmp	r2, #9
 800aa80:	d903      	bls.n	800aa8a <_svfiprintf_r+0x1a6>
 800aa82:	2b00      	cmp	r3, #0
 800aa84:	d0c6      	beq.n	800aa14 <_svfiprintf_r+0x130>
 800aa86:	9105      	str	r1, [sp, #20]
 800aa88:	e7c4      	b.n	800aa14 <_svfiprintf_r+0x130>
 800aa8a:	fb0c 2101 	mla	r1, ip, r1, r2
 800aa8e:	4604      	mov	r4, r0
 800aa90:	2301      	movs	r3, #1
 800aa92:	e7f0      	b.n	800aa76 <_svfiprintf_r+0x192>
 800aa94:	ab03      	add	r3, sp, #12
 800aa96:	9300      	str	r3, [sp, #0]
 800aa98:	462a      	mov	r2, r5
 800aa9a:	4b0e      	ldr	r3, [pc, #56]	@ (800aad4 <_svfiprintf_r+0x1f0>)
 800aa9c:	a904      	add	r1, sp, #16
 800aa9e:	4638      	mov	r0, r7
 800aaa0:	f7fd fe34 	bl	800870c <_printf_float>
 800aaa4:	1c42      	adds	r2, r0, #1
 800aaa6:	4606      	mov	r6, r0
 800aaa8:	d1d6      	bne.n	800aa58 <_svfiprintf_r+0x174>
 800aaaa:	89ab      	ldrh	r3, [r5, #12]
 800aaac:	065b      	lsls	r3, r3, #25
 800aaae:	f53f af2d 	bmi.w	800a90c <_svfiprintf_r+0x28>
 800aab2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800aab4:	e72c      	b.n	800a910 <_svfiprintf_r+0x2c>
 800aab6:	ab03      	add	r3, sp, #12
 800aab8:	9300      	str	r3, [sp, #0]
 800aaba:	462a      	mov	r2, r5
 800aabc:	4b05      	ldr	r3, [pc, #20]	@ (800aad4 <_svfiprintf_r+0x1f0>)
 800aabe:	a904      	add	r1, sp, #16
 800aac0:	4638      	mov	r0, r7
 800aac2:	f7fe f8bb 	bl	8008c3c <_printf_i>
 800aac6:	e7ed      	b.n	800aaa4 <_svfiprintf_r+0x1c0>
 800aac8:	0800b790 	.word	0x0800b790
 800aacc:	0800b79a 	.word	0x0800b79a
 800aad0:	0800870d 	.word	0x0800870d
 800aad4:	0800a82d 	.word	0x0800a82d
 800aad8:	0800b796 	.word	0x0800b796

0800aadc <__sflush_r>:
 800aadc:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800aae0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800aae4:	0716      	lsls	r6, r2, #28
 800aae6:	4605      	mov	r5, r0
 800aae8:	460c      	mov	r4, r1
 800aaea:	d454      	bmi.n	800ab96 <__sflush_r+0xba>
 800aaec:	684b      	ldr	r3, [r1, #4]
 800aaee:	2b00      	cmp	r3, #0
 800aaf0:	dc02      	bgt.n	800aaf8 <__sflush_r+0x1c>
 800aaf2:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800aaf4:	2b00      	cmp	r3, #0
 800aaf6:	dd48      	ble.n	800ab8a <__sflush_r+0xae>
 800aaf8:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800aafa:	2e00      	cmp	r6, #0
 800aafc:	d045      	beq.n	800ab8a <__sflush_r+0xae>
 800aafe:	2300      	movs	r3, #0
 800ab00:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800ab04:	682f      	ldr	r7, [r5, #0]
 800ab06:	6a21      	ldr	r1, [r4, #32]
 800ab08:	602b      	str	r3, [r5, #0]
 800ab0a:	d030      	beq.n	800ab6e <__sflush_r+0x92>
 800ab0c:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800ab0e:	89a3      	ldrh	r3, [r4, #12]
 800ab10:	0759      	lsls	r1, r3, #29
 800ab12:	d505      	bpl.n	800ab20 <__sflush_r+0x44>
 800ab14:	6863      	ldr	r3, [r4, #4]
 800ab16:	1ad2      	subs	r2, r2, r3
 800ab18:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800ab1a:	b10b      	cbz	r3, 800ab20 <__sflush_r+0x44>
 800ab1c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800ab1e:	1ad2      	subs	r2, r2, r3
 800ab20:	2300      	movs	r3, #0
 800ab22:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800ab24:	6a21      	ldr	r1, [r4, #32]
 800ab26:	4628      	mov	r0, r5
 800ab28:	47b0      	blx	r6
 800ab2a:	1c43      	adds	r3, r0, #1
 800ab2c:	89a3      	ldrh	r3, [r4, #12]
 800ab2e:	d106      	bne.n	800ab3e <__sflush_r+0x62>
 800ab30:	6829      	ldr	r1, [r5, #0]
 800ab32:	291d      	cmp	r1, #29
 800ab34:	d82b      	bhi.n	800ab8e <__sflush_r+0xb2>
 800ab36:	4a2a      	ldr	r2, [pc, #168]	@ (800abe0 <__sflush_r+0x104>)
 800ab38:	410a      	asrs	r2, r1
 800ab3a:	07d6      	lsls	r6, r2, #31
 800ab3c:	d427      	bmi.n	800ab8e <__sflush_r+0xb2>
 800ab3e:	2200      	movs	r2, #0
 800ab40:	6062      	str	r2, [r4, #4]
 800ab42:	04d9      	lsls	r1, r3, #19
 800ab44:	6922      	ldr	r2, [r4, #16]
 800ab46:	6022      	str	r2, [r4, #0]
 800ab48:	d504      	bpl.n	800ab54 <__sflush_r+0x78>
 800ab4a:	1c42      	adds	r2, r0, #1
 800ab4c:	d101      	bne.n	800ab52 <__sflush_r+0x76>
 800ab4e:	682b      	ldr	r3, [r5, #0]
 800ab50:	b903      	cbnz	r3, 800ab54 <__sflush_r+0x78>
 800ab52:	6560      	str	r0, [r4, #84]	@ 0x54
 800ab54:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800ab56:	602f      	str	r7, [r5, #0]
 800ab58:	b1b9      	cbz	r1, 800ab8a <__sflush_r+0xae>
 800ab5a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800ab5e:	4299      	cmp	r1, r3
 800ab60:	d002      	beq.n	800ab68 <__sflush_r+0x8c>
 800ab62:	4628      	mov	r0, r5
 800ab64:	f7ff f9e0 	bl	8009f28 <_free_r>
 800ab68:	2300      	movs	r3, #0
 800ab6a:	6363      	str	r3, [r4, #52]	@ 0x34
 800ab6c:	e00d      	b.n	800ab8a <__sflush_r+0xae>
 800ab6e:	2301      	movs	r3, #1
 800ab70:	4628      	mov	r0, r5
 800ab72:	47b0      	blx	r6
 800ab74:	4602      	mov	r2, r0
 800ab76:	1c50      	adds	r0, r2, #1
 800ab78:	d1c9      	bne.n	800ab0e <__sflush_r+0x32>
 800ab7a:	682b      	ldr	r3, [r5, #0]
 800ab7c:	2b00      	cmp	r3, #0
 800ab7e:	d0c6      	beq.n	800ab0e <__sflush_r+0x32>
 800ab80:	2b1d      	cmp	r3, #29
 800ab82:	d001      	beq.n	800ab88 <__sflush_r+0xac>
 800ab84:	2b16      	cmp	r3, #22
 800ab86:	d11e      	bne.n	800abc6 <__sflush_r+0xea>
 800ab88:	602f      	str	r7, [r5, #0]
 800ab8a:	2000      	movs	r0, #0
 800ab8c:	e022      	b.n	800abd4 <__sflush_r+0xf8>
 800ab8e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800ab92:	b21b      	sxth	r3, r3
 800ab94:	e01b      	b.n	800abce <__sflush_r+0xf2>
 800ab96:	690f      	ldr	r7, [r1, #16]
 800ab98:	2f00      	cmp	r7, #0
 800ab9a:	d0f6      	beq.n	800ab8a <__sflush_r+0xae>
 800ab9c:	0793      	lsls	r3, r2, #30
 800ab9e:	680e      	ldr	r6, [r1, #0]
 800aba0:	bf08      	it	eq
 800aba2:	694b      	ldreq	r3, [r1, #20]
 800aba4:	600f      	str	r7, [r1, #0]
 800aba6:	bf18      	it	ne
 800aba8:	2300      	movne	r3, #0
 800abaa:	eba6 0807 	sub.w	r8, r6, r7
 800abae:	608b      	str	r3, [r1, #8]
 800abb0:	f1b8 0f00 	cmp.w	r8, #0
 800abb4:	dde9      	ble.n	800ab8a <__sflush_r+0xae>
 800abb6:	6a21      	ldr	r1, [r4, #32]
 800abb8:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800abba:	4643      	mov	r3, r8
 800abbc:	463a      	mov	r2, r7
 800abbe:	4628      	mov	r0, r5
 800abc0:	47b0      	blx	r6
 800abc2:	2800      	cmp	r0, #0
 800abc4:	dc08      	bgt.n	800abd8 <__sflush_r+0xfc>
 800abc6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800abca:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800abce:	81a3      	strh	r3, [r4, #12]
 800abd0:	f04f 30ff 	mov.w	r0, #4294967295
 800abd4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800abd8:	4407      	add	r7, r0
 800abda:	eba8 0800 	sub.w	r8, r8, r0
 800abde:	e7e7      	b.n	800abb0 <__sflush_r+0xd4>
 800abe0:	dfbffffe 	.word	0xdfbffffe

0800abe4 <_fflush_r>:
 800abe4:	b538      	push	{r3, r4, r5, lr}
 800abe6:	690b      	ldr	r3, [r1, #16]
 800abe8:	4605      	mov	r5, r0
 800abea:	460c      	mov	r4, r1
 800abec:	b913      	cbnz	r3, 800abf4 <_fflush_r+0x10>
 800abee:	2500      	movs	r5, #0
 800abf0:	4628      	mov	r0, r5
 800abf2:	bd38      	pop	{r3, r4, r5, pc}
 800abf4:	b118      	cbz	r0, 800abfe <_fflush_r+0x1a>
 800abf6:	6a03      	ldr	r3, [r0, #32]
 800abf8:	b90b      	cbnz	r3, 800abfe <_fflush_r+0x1a>
 800abfa:	f7fe f9cb 	bl	8008f94 <__sinit>
 800abfe:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ac02:	2b00      	cmp	r3, #0
 800ac04:	d0f3      	beq.n	800abee <_fflush_r+0xa>
 800ac06:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800ac08:	07d0      	lsls	r0, r2, #31
 800ac0a:	d404      	bmi.n	800ac16 <_fflush_r+0x32>
 800ac0c:	0599      	lsls	r1, r3, #22
 800ac0e:	d402      	bmi.n	800ac16 <_fflush_r+0x32>
 800ac10:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800ac12:	f7fe fb2c 	bl	800926e <__retarget_lock_acquire_recursive>
 800ac16:	4628      	mov	r0, r5
 800ac18:	4621      	mov	r1, r4
 800ac1a:	f7ff ff5f 	bl	800aadc <__sflush_r>
 800ac1e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800ac20:	07da      	lsls	r2, r3, #31
 800ac22:	4605      	mov	r5, r0
 800ac24:	d4e4      	bmi.n	800abf0 <_fflush_r+0xc>
 800ac26:	89a3      	ldrh	r3, [r4, #12]
 800ac28:	059b      	lsls	r3, r3, #22
 800ac2a:	d4e1      	bmi.n	800abf0 <_fflush_r+0xc>
 800ac2c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800ac2e:	f7fe fb1f 	bl	8009270 <__retarget_lock_release_recursive>
 800ac32:	e7dd      	b.n	800abf0 <_fflush_r+0xc>

0800ac34 <memmove>:
 800ac34:	4288      	cmp	r0, r1
 800ac36:	b510      	push	{r4, lr}
 800ac38:	eb01 0402 	add.w	r4, r1, r2
 800ac3c:	d902      	bls.n	800ac44 <memmove+0x10>
 800ac3e:	4284      	cmp	r4, r0
 800ac40:	4623      	mov	r3, r4
 800ac42:	d807      	bhi.n	800ac54 <memmove+0x20>
 800ac44:	1e43      	subs	r3, r0, #1
 800ac46:	42a1      	cmp	r1, r4
 800ac48:	d008      	beq.n	800ac5c <memmove+0x28>
 800ac4a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800ac4e:	f803 2f01 	strb.w	r2, [r3, #1]!
 800ac52:	e7f8      	b.n	800ac46 <memmove+0x12>
 800ac54:	4402      	add	r2, r0
 800ac56:	4601      	mov	r1, r0
 800ac58:	428a      	cmp	r2, r1
 800ac5a:	d100      	bne.n	800ac5e <memmove+0x2a>
 800ac5c:	bd10      	pop	{r4, pc}
 800ac5e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800ac62:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800ac66:	e7f7      	b.n	800ac58 <memmove+0x24>

0800ac68 <_sbrk_r>:
 800ac68:	b538      	push	{r3, r4, r5, lr}
 800ac6a:	4d06      	ldr	r5, [pc, #24]	@ (800ac84 <_sbrk_r+0x1c>)
 800ac6c:	2300      	movs	r3, #0
 800ac6e:	4604      	mov	r4, r0
 800ac70:	4608      	mov	r0, r1
 800ac72:	602b      	str	r3, [r5, #0]
 800ac74:	f7f7 f9e8 	bl	8002048 <_sbrk>
 800ac78:	1c43      	adds	r3, r0, #1
 800ac7a:	d102      	bne.n	800ac82 <_sbrk_r+0x1a>
 800ac7c:	682b      	ldr	r3, [r5, #0]
 800ac7e:	b103      	cbz	r3, 800ac82 <_sbrk_r+0x1a>
 800ac80:	6023      	str	r3, [r4, #0]
 800ac82:	bd38      	pop	{r3, r4, r5, pc}
 800ac84:	20012ab4 	.word	0x20012ab4

0800ac88 <__assert_func>:
 800ac88:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800ac8a:	4614      	mov	r4, r2
 800ac8c:	461a      	mov	r2, r3
 800ac8e:	4b09      	ldr	r3, [pc, #36]	@ (800acb4 <__assert_func+0x2c>)
 800ac90:	681b      	ldr	r3, [r3, #0]
 800ac92:	4605      	mov	r5, r0
 800ac94:	68d8      	ldr	r0, [r3, #12]
 800ac96:	b954      	cbnz	r4, 800acae <__assert_func+0x26>
 800ac98:	4b07      	ldr	r3, [pc, #28]	@ (800acb8 <__assert_func+0x30>)
 800ac9a:	461c      	mov	r4, r3
 800ac9c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800aca0:	9100      	str	r1, [sp, #0]
 800aca2:	462b      	mov	r3, r5
 800aca4:	4905      	ldr	r1, [pc, #20]	@ (800acbc <__assert_func+0x34>)
 800aca6:	f000 f86f 	bl	800ad88 <fiprintf>
 800acaa:	f000 f87f 	bl	800adac <abort>
 800acae:	4b04      	ldr	r3, [pc, #16]	@ (800acc0 <__assert_func+0x38>)
 800acb0:	e7f4      	b.n	800ac9c <__assert_func+0x14>
 800acb2:	bf00      	nop
 800acb4:	2000002c 	.word	0x2000002c
 800acb8:	0800b7e6 	.word	0x0800b7e6
 800acbc:	0800b7b8 	.word	0x0800b7b8
 800acc0:	0800b7ab 	.word	0x0800b7ab

0800acc4 <_calloc_r>:
 800acc4:	b570      	push	{r4, r5, r6, lr}
 800acc6:	fba1 5402 	umull	r5, r4, r1, r2
 800acca:	b93c      	cbnz	r4, 800acdc <_calloc_r+0x18>
 800accc:	4629      	mov	r1, r5
 800acce:	f7ff f99f 	bl	800a010 <_malloc_r>
 800acd2:	4606      	mov	r6, r0
 800acd4:	b928      	cbnz	r0, 800ace2 <_calloc_r+0x1e>
 800acd6:	2600      	movs	r6, #0
 800acd8:	4630      	mov	r0, r6
 800acda:	bd70      	pop	{r4, r5, r6, pc}
 800acdc:	220c      	movs	r2, #12
 800acde:	6002      	str	r2, [r0, #0]
 800ace0:	e7f9      	b.n	800acd6 <_calloc_r+0x12>
 800ace2:	462a      	mov	r2, r5
 800ace4:	4621      	mov	r1, r4
 800ace6:	f7fe f9ee 	bl	80090c6 <memset>
 800acea:	e7f5      	b.n	800acd8 <_calloc_r+0x14>

0800acec <__ascii_mbtowc>:
 800acec:	b082      	sub	sp, #8
 800acee:	b901      	cbnz	r1, 800acf2 <__ascii_mbtowc+0x6>
 800acf0:	a901      	add	r1, sp, #4
 800acf2:	b142      	cbz	r2, 800ad06 <__ascii_mbtowc+0x1a>
 800acf4:	b14b      	cbz	r3, 800ad0a <__ascii_mbtowc+0x1e>
 800acf6:	7813      	ldrb	r3, [r2, #0]
 800acf8:	600b      	str	r3, [r1, #0]
 800acfa:	7812      	ldrb	r2, [r2, #0]
 800acfc:	1e10      	subs	r0, r2, #0
 800acfe:	bf18      	it	ne
 800ad00:	2001      	movne	r0, #1
 800ad02:	b002      	add	sp, #8
 800ad04:	4770      	bx	lr
 800ad06:	4610      	mov	r0, r2
 800ad08:	e7fb      	b.n	800ad02 <__ascii_mbtowc+0x16>
 800ad0a:	f06f 0001 	mvn.w	r0, #1
 800ad0e:	e7f8      	b.n	800ad02 <__ascii_mbtowc+0x16>

0800ad10 <_realloc_r>:
 800ad10:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ad14:	4680      	mov	r8, r0
 800ad16:	4615      	mov	r5, r2
 800ad18:	460c      	mov	r4, r1
 800ad1a:	b921      	cbnz	r1, 800ad26 <_realloc_r+0x16>
 800ad1c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800ad20:	4611      	mov	r1, r2
 800ad22:	f7ff b975 	b.w	800a010 <_malloc_r>
 800ad26:	b92a      	cbnz	r2, 800ad34 <_realloc_r+0x24>
 800ad28:	f7ff f8fe 	bl	8009f28 <_free_r>
 800ad2c:	2400      	movs	r4, #0
 800ad2e:	4620      	mov	r0, r4
 800ad30:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ad34:	f000 f841 	bl	800adba <_malloc_usable_size_r>
 800ad38:	4285      	cmp	r5, r0
 800ad3a:	4606      	mov	r6, r0
 800ad3c:	d802      	bhi.n	800ad44 <_realloc_r+0x34>
 800ad3e:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 800ad42:	d8f4      	bhi.n	800ad2e <_realloc_r+0x1e>
 800ad44:	4629      	mov	r1, r5
 800ad46:	4640      	mov	r0, r8
 800ad48:	f7ff f962 	bl	800a010 <_malloc_r>
 800ad4c:	4607      	mov	r7, r0
 800ad4e:	2800      	cmp	r0, #0
 800ad50:	d0ec      	beq.n	800ad2c <_realloc_r+0x1c>
 800ad52:	42b5      	cmp	r5, r6
 800ad54:	462a      	mov	r2, r5
 800ad56:	4621      	mov	r1, r4
 800ad58:	bf28      	it	cs
 800ad5a:	4632      	movcs	r2, r6
 800ad5c:	f7fe fa89 	bl	8009272 <memcpy>
 800ad60:	4621      	mov	r1, r4
 800ad62:	4640      	mov	r0, r8
 800ad64:	f7ff f8e0 	bl	8009f28 <_free_r>
 800ad68:	463c      	mov	r4, r7
 800ad6a:	e7e0      	b.n	800ad2e <_realloc_r+0x1e>

0800ad6c <__ascii_wctomb>:
 800ad6c:	4603      	mov	r3, r0
 800ad6e:	4608      	mov	r0, r1
 800ad70:	b141      	cbz	r1, 800ad84 <__ascii_wctomb+0x18>
 800ad72:	2aff      	cmp	r2, #255	@ 0xff
 800ad74:	d904      	bls.n	800ad80 <__ascii_wctomb+0x14>
 800ad76:	228a      	movs	r2, #138	@ 0x8a
 800ad78:	601a      	str	r2, [r3, #0]
 800ad7a:	f04f 30ff 	mov.w	r0, #4294967295
 800ad7e:	4770      	bx	lr
 800ad80:	700a      	strb	r2, [r1, #0]
 800ad82:	2001      	movs	r0, #1
 800ad84:	4770      	bx	lr
	...

0800ad88 <fiprintf>:
 800ad88:	b40e      	push	{r1, r2, r3}
 800ad8a:	b503      	push	{r0, r1, lr}
 800ad8c:	4601      	mov	r1, r0
 800ad8e:	ab03      	add	r3, sp, #12
 800ad90:	4805      	ldr	r0, [pc, #20]	@ (800ada8 <fiprintf+0x20>)
 800ad92:	f853 2b04 	ldr.w	r2, [r3], #4
 800ad96:	6800      	ldr	r0, [r0, #0]
 800ad98:	9301      	str	r3, [sp, #4]
 800ad9a:	f000 f83f 	bl	800ae1c <_vfiprintf_r>
 800ad9e:	b002      	add	sp, #8
 800ada0:	f85d eb04 	ldr.w	lr, [sp], #4
 800ada4:	b003      	add	sp, #12
 800ada6:	4770      	bx	lr
 800ada8:	2000002c 	.word	0x2000002c

0800adac <abort>:
 800adac:	b508      	push	{r3, lr}
 800adae:	2006      	movs	r0, #6
 800adb0:	f000 fa08 	bl	800b1c4 <raise>
 800adb4:	2001      	movs	r0, #1
 800adb6:	f7f7 f8cf 	bl	8001f58 <_exit>

0800adba <_malloc_usable_size_r>:
 800adba:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800adbe:	1f18      	subs	r0, r3, #4
 800adc0:	2b00      	cmp	r3, #0
 800adc2:	bfbc      	itt	lt
 800adc4:	580b      	ldrlt	r3, [r1, r0]
 800adc6:	18c0      	addlt	r0, r0, r3
 800adc8:	4770      	bx	lr

0800adca <__sfputc_r>:
 800adca:	6893      	ldr	r3, [r2, #8]
 800adcc:	3b01      	subs	r3, #1
 800adce:	2b00      	cmp	r3, #0
 800add0:	b410      	push	{r4}
 800add2:	6093      	str	r3, [r2, #8]
 800add4:	da08      	bge.n	800ade8 <__sfputc_r+0x1e>
 800add6:	6994      	ldr	r4, [r2, #24]
 800add8:	42a3      	cmp	r3, r4
 800adda:	db01      	blt.n	800ade0 <__sfputc_r+0x16>
 800addc:	290a      	cmp	r1, #10
 800adde:	d103      	bne.n	800ade8 <__sfputc_r+0x1e>
 800ade0:	f85d 4b04 	ldr.w	r4, [sp], #4
 800ade4:	f000 b932 	b.w	800b04c <__swbuf_r>
 800ade8:	6813      	ldr	r3, [r2, #0]
 800adea:	1c58      	adds	r0, r3, #1
 800adec:	6010      	str	r0, [r2, #0]
 800adee:	7019      	strb	r1, [r3, #0]
 800adf0:	4608      	mov	r0, r1
 800adf2:	f85d 4b04 	ldr.w	r4, [sp], #4
 800adf6:	4770      	bx	lr

0800adf8 <__sfputs_r>:
 800adf8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800adfa:	4606      	mov	r6, r0
 800adfc:	460f      	mov	r7, r1
 800adfe:	4614      	mov	r4, r2
 800ae00:	18d5      	adds	r5, r2, r3
 800ae02:	42ac      	cmp	r4, r5
 800ae04:	d101      	bne.n	800ae0a <__sfputs_r+0x12>
 800ae06:	2000      	movs	r0, #0
 800ae08:	e007      	b.n	800ae1a <__sfputs_r+0x22>
 800ae0a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ae0e:	463a      	mov	r2, r7
 800ae10:	4630      	mov	r0, r6
 800ae12:	f7ff ffda 	bl	800adca <__sfputc_r>
 800ae16:	1c43      	adds	r3, r0, #1
 800ae18:	d1f3      	bne.n	800ae02 <__sfputs_r+0xa>
 800ae1a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800ae1c <_vfiprintf_r>:
 800ae1c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ae20:	460d      	mov	r5, r1
 800ae22:	b09d      	sub	sp, #116	@ 0x74
 800ae24:	4614      	mov	r4, r2
 800ae26:	4698      	mov	r8, r3
 800ae28:	4606      	mov	r6, r0
 800ae2a:	b118      	cbz	r0, 800ae34 <_vfiprintf_r+0x18>
 800ae2c:	6a03      	ldr	r3, [r0, #32]
 800ae2e:	b90b      	cbnz	r3, 800ae34 <_vfiprintf_r+0x18>
 800ae30:	f7fe f8b0 	bl	8008f94 <__sinit>
 800ae34:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800ae36:	07d9      	lsls	r1, r3, #31
 800ae38:	d405      	bmi.n	800ae46 <_vfiprintf_r+0x2a>
 800ae3a:	89ab      	ldrh	r3, [r5, #12]
 800ae3c:	059a      	lsls	r2, r3, #22
 800ae3e:	d402      	bmi.n	800ae46 <_vfiprintf_r+0x2a>
 800ae40:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800ae42:	f7fe fa14 	bl	800926e <__retarget_lock_acquire_recursive>
 800ae46:	89ab      	ldrh	r3, [r5, #12]
 800ae48:	071b      	lsls	r3, r3, #28
 800ae4a:	d501      	bpl.n	800ae50 <_vfiprintf_r+0x34>
 800ae4c:	692b      	ldr	r3, [r5, #16]
 800ae4e:	b99b      	cbnz	r3, 800ae78 <_vfiprintf_r+0x5c>
 800ae50:	4629      	mov	r1, r5
 800ae52:	4630      	mov	r0, r6
 800ae54:	f000 f938 	bl	800b0c8 <__swsetup_r>
 800ae58:	b170      	cbz	r0, 800ae78 <_vfiprintf_r+0x5c>
 800ae5a:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800ae5c:	07dc      	lsls	r4, r3, #31
 800ae5e:	d504      	bpl.n	800ae6a <_vfiprintf_r+0x4e>
 800ae60:	f04f 30ff 	mov.w	r0, #4294967295
 800ae64:	b01d      	add	sp, #116	@ 0x74
 800ae66:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ae6a:	89ab      	ldrh	r3, [r5, #12]
 800ae6c:	0598      	lsls	r0, r3, #22
 800ae6e:	d4f7      	bmi.n	800ae60 <_vfiprintf_r+0x44>
 800ae70:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800ae72:	f7fe f9fd 	bl	8009270 <__retarget_lock_release_recursive>
 800ae76:	e7f3      	b.n	800ae60 <_vfiprintf_r+0x44>
 800ae78:	2300      	movs	r3, #0
 800ae7a:	9309      	str	r3, [sp, #36]	@ 0x24
 800ae7c:	2320      	movs	r3, #32
 800ae7e:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800ae82:	f8cd 800c 	str.w	r8, [sp, #12]
 800ae86:	2330      	movs	r3, #48	@ 0x30
 800ae88:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800b038 <_vfiprintf_r+0x21c>
 800ae8c:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800ae90:	f04f 0901 	mov.w	r9, #1
 800ae94:	4623      	mov	r3, r4
 800ae96:	469a      	mov	sl, r3
 800ae98:	f813 2b01 	ldrb.w	r2, [r3], #1
 800ae9c:	b10a      	cbz	r2, 800aea2 <_vfiprintf_r+0x86>
 800ae9e:	2a25      	cmp	r2, #37	@ 0x25
 800aea0:	d1f9      	bne.n	800ae96 <_vfiprintf_r+0x7a>
 800aea2:	ebba 0b04 	subs.w	fp, sl, r4
 800aea6:	d00b      	beq.n	800aec0 <_vfiprintf_r+0xa4>
 800aea8:	465b      	mov	r3, fp
 800aeaa:	4622      	mov	r2, r4
 800aeac:	4629      	mov	r1, r5
 800aeae:	4630      	mov	r0, r6
 800aeb0:	f7ff ffa2 	bl	800adf8 <__sfputs_r>
 800aeb4:	3001      	adds	r0, #1
 800aeb6:	f000 80a7 	beq.w	800b008 <_vfiprintf_r+0x1ec>
 800aeba:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800aebc:	445a      	add	r2, fp
 800aebe:	9209      	str	r2, [sp, #36]	@ 0x24
 800aec0:	f89a 3000 	ldrb.w	r3, [sl]
 800aec4:	2b00      	cmp	r3, #0
 800aec6:	f000 809f 	beq.w	800b008 <_vfiprintf_r+0x1ec>
 800aeca:	2300      	movs	r3, #0
 800aecc:	f04f 32ff 	mov.w	r2, #4294967295
 800aed0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800aed4:	f10a 0a01 	add.w	sl, sl, #1
 800aed8:	9304      	str	r3, [sp, #16]
 800aeda:	9307      	str	r3, [sp, #28]
 800aedc:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800aee0:	931a      	str	r3, [sp, #104]	@ 0x68
 800aee2:	4654      	mov	r4, sl
 800aee4:	2205      	movs	r2, #5
 800aee6:	f814 1b01 	ldrb.w	r1, [r4], #1
 800aeea:	4853      	ldr	r0, [pc, #332]	@ (800b038 <_vfiprintf_r+0x21c>)
 800aeec:	f7f5 f990 	bl	8000210 <memchr>
 800aef0:	9a04      	ldr	r2, [sp, #16]
 800aef2:	b9d8      	cbnz	r0, 800af2c <_vfiprintf_r+0x110>
 800aef4:	06d1      	lsls	r1, r2, #27
 800aef6:	bf44      	itt	mi
 800aef8:	2320      	movmi	r3, #32
 800aefa:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800aefe:	0713      	lsls	r3, r2, #28
 800af00:	bf44      	itt	mi
 800af02:	232b      	movmi	r3, #43	@ 0x2b
 800af04:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800af08:	f89a 3000 	ldrb.w	r3, [sl]
 800af0c:	2b2a      	cmp	r3, #42	@ 0x2a
 800af0e:	d015      	beq.n	800af3c <_vfiprintf_r+0x120>
 800af10:	9a07      	ldr	r2, [sp, #28]
 800af12:	4654      	mov	r4, sl
 800af14:	2000      	movs	r0, #0
 800af16:	f04f 0c0a 	mov.w	ip, #10
 800af1a:	4621      	mov	r1, r4
 800af1c:	f811 3b01 	ldrb.w	r3, [r1], #1
 800af20:	3b30      	subs	r3, #48	@ 0x30
 800af22:	2b09      	cmp	r3, #9
 800af24:	d94b      	bls.n	800afbe <_vfiprintf_r+0x1a2>
 800af26:	b1b0      	cbz	r0, 800af56 <_vfiprintf_r+0x13a>
 800af28:	9207      	str	r2, [sp, #28]
 800af2a:	e014      	b.n	800af56 <_vfiprintf_r+0x13a>
 800af2c:	eba0 0308 	sub.w	r3, r0, r8
 800af30:	fa09 f303 	lsl.w	r3, r9, r3
 800af34:	4313      	orrs	r3, r2
 800af36:	9304      	str	r3, [sp, #16]
 800af38:	46a2      	mov	sl, r4
 800af3a:	e7d2      	b.n	800aee2 <_vfiprintf_r+0xc6>
 800af3c:	9b03      	ldr	r3, [sp, #12]
 800af3e:	1d19      	adds	r1, r3, #4
 800af40:	681b      	ldr	r3, [r3, #0]
 800af42:	9103      	str	r1, [sp, #12]
 800af44:	2b00      	cmp	r3, #0
 800af46:	bfbb      	ittet	lt
 800af48:	425b      	neglt	r3, r3
 800af4a:	f042 0202 	orrlt.w	r2, r2, #2
 800af4e:	9307      	strge	r3, [sp, #28]
 800af50:	9307      	strlt	r3, [sp, #28]
 800af52:	bfb8      	it	lt
 800af54:	9204      	strlt	r2, [sp, #16]
 800af56:	7823      	ldrb	r3, [r4, #0]
 800af58:	2b2e      	cmp	r3, #46	@ 0x2e
 800af5a:	d10a      	bne.n	800af72 <_vfiprintf_r+0x156>
 800af5c:	7863      	ldrb	r3, [r4, #1]
 800af5e:	2b2a      	cmp	r3, #42	@ 0x2a
 800af60:	d132      	bne.n	800afc8 <_vfiprintf_r+0x1ac>
 800af62:	9b03      	ldr	r3, [sp, #12]
 800af64:	1d1a      	adds	r2, r3, #4
 800af66:	681b      	ldr	r3, [r3, #0]
 800af68:	9203      	str	r2, [sp, #12]
 800af6a:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800af6e:	3402      	adds	r4, #2
 800af70:	9305      	str	r3, [sp, #20]
 800af72:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800b048 <_vfiprintf_r+0x22c>
 800af76:	7821      	ldrb	r1, [r4, #0]
 800af78:	2203      	movs	r2, #3
 800af7a:	4650      	mov	r0, sl
 800af7c:	f7f5 f948 	bl	8000210 <memchr>
 800af80:	b138      	cbz	r0, 800af92 <_vfiprintf_r+0x176>
 800af82:	9b04      	ldr	r3, [sp, #16]
 800af84:	eba0 000a 	sub.w	r0, r0, sl
 800af88:	2240      	movs	r2, #64	@ 0x40
 800af8a:	4082      	lsls	r2, r0
 800af8c:	4313      	orrs	r3, r2
 800af8e:	3401      	adds	r4, #1
 800af90:	9304      	str	r3, [sp, #16]
 800af92:	f814 1b01 	ldrb.w	r1, [r4], #1
 800af96:	4829      	ldr	r0, [pc, #164]	@ (800b03c <_vfiprintf_r+0x220>)
 800af98:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800af9c:	2206      	movs	r2, #6
 800af9e:	f7f5 f937 	bl	8000210 <memchr>
 800afa2:	2800      	cmp	r0, #0
 800afa4:	d03f      	beq.n	800b026 <_vfiprintf_r+0x20a>
 800afa6:	4b26      	ldr	r3, [pc, #152]	@ (800b040 <_vfiprintf_r+0x224>)
 800afa8:	bb1b      	cbnz	r3, 800aff2 <_vfiprintf_r+0x1d6>
 800afaa:	9b03      	ldr	r3, [sp, #12]
 800afac:	3307      	adds	r3, #7
 800afae:	f023 0307 	bic.w	r3, r3, #7
 800afb2:	3308      	adds	r3, #8
 800afb4:	9303      	str	r3, [sp, #12]
 800afb6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800afb8:	443b      	add	r3, r7
 800afba:	9309      	str	r3, [sp, #36]	@ 0x24
 800afbc:	e76a      	b.n	800ae94 <_vfiprintf_r+0x78>
 800afbe:	fb0c 3202 	mla	r2, ip, r2, r3
 800afc2:	460c      	mov	r4, r1
 800afc4:	2001      	movs	r0, #1
 800afc6:	e7a8      	b.n	800af1a <_vfiprintf_r+0xfe>
 800afc8:	2300      	movs	r3, #0
 800afca:	3401      	adds	r4, #1
 800afcc:	9305      	str	r3, [sp, #20]
 800afce:	4619      	mov	r1, r3
 800afd0:	f04f 0c0a 	mov.w	ip, #10
 800afd4:	4620      	mov	r0, r4
 800afd6:	f810 2b01 	ldrb.w	r2, [r0], #1
 800afda:	3a30      	subs	r2, #48	@ 0x30
 800afdc:	2a09      	cmp	r2, #9
 800afde:	d903      	bls.n	800afe8 <_vfiprintf_r+0x1cc>
 800afe0:	2b00      	cmp	r3, #0
 800afe2:	d0c6      	beq.n	800af72 <_vfiprintf_r+0x156>
 800afe4:	9105      	str	r1, [sp, #20]
 800afe6:	e7c4      	b.n	800af72 <_vfiprintf_r+0x156>
 800afe8:	fb0c 2101 	mla	r1, ip, r1, r2
 800afec:	4604      	mov	r4, r0
 800afee:	2301      	movs	r3, #1
 800aff0:	e7f0      	b.n	800afd4 <_vfiprintf_r+0x1b8>
 800aff2:	ab03      	add	r3, sp, #12
 800aff4:	9300      	str	r3, [sp, #0]
 800aff6:	462a      	mov	r2, r5
 800aff8:	4b12      	ldr	r3, [pc, #72]	@ (800b044 <_vfiprintf_r+0x228>)
 800affa:	a904      	add	r1, sp, #16
 800affc:	4630      	mov	r0, r6
 800affe:	f7fd fb85 	bl	800870c <_printf_float>
 800b002:	4607      	mov	r7, r0
 800b004:	1c78      	adds	r0, r7, #1
 800b006:	d1d6      	bne.n	800afb6 <_vfiprintf_r+0x19a>
 800b008:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800b00a:	07d9      	lsls	r1, r3, #31
 800b00c:	d405      	bmi.n	800b01a <_vfiprintf_r+0x1fe>
 800b00e:	89ab      	ldrh	r3, [r5, #12]
 800b010:	059a      	lsls	r2, r3, #22
 800b012:	d402      	bmi.n	800b01a <_vfiprintf_r+0x1fe>
 800b014:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800b016:	f7fe f92b 	bl	8009270 <__retarget_lock_release_recursive>
 800b01a:	89ab      	ldrh	r3, [r5, #12]
 800b01c:	065b      	lsls	r3, r3, #25
 800b01e:	f53f af1f 	bmi.w	800ae60 <_vfiprintf_r+0x44>
 800b022:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800b024:	e71e      	b.n	800ae64 <_vfiprintf_r+0x48>
 800b026:	ab03      	add	r3, sp, #12
 800b028:	9300      	str	r3, [sp, #0]
 800b02a:	462a      	mov	r2, r5
 800b02c:	4b05      	ldr	r3, [pc, #20]	@ (800b044 <_vfiprintf_r+0x228>)
 800b02e:	a904      	add	r1, sp, #16
 800b030:	4630      	mov	r0, r6
 800b032:	f7fd fe03 	bl	8008c3c <_printf_i>
 800b036:	e7e4      	b.n	800b002 <_vfiprintf_r+0x1e6>
 800b038:	0800b790 	.word	0x0800b790
 800b03c:	0800b79a 	.word	0x0800b79a
 800b040:	0800870d 	.word	0x0800870d
 800b044:	0800adf9 	.word	0x0800adf9
 800b048:	0800b796 	.word	0x0800b796

0800b04c <__swbuf_r>:
 800b04c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b04e:	460e      	mov	r6, r1
 800b050:	4614      	mov	r4, r2
 800b052:	4605      	mov	r5, r0
 800b054:	b118      	cbz	r0, 800b05e <__swbuf_r+0x12>
 800b056:	6a03      	ldr	r3, [r0, #32]
 800b058:	b90b      	cbnz	r3, 800b05e <__swbuf_r+0x12>
 800b05a:	f7fd ff9b 	bl	8008f94 <__sinit>
 800b05e:	69a3      	ldr	r3, [r4, #24]
 800b060:	60a3      	str	r3, [r4, #8]
 800b062:	89a3      	ldrh	r3, [r4, #12]
 800b064:	071a      	lsls	r2, r3, #28
 800b066:	d501      	bpl.n	800b06c <__swbuf_r+0x20>
 800b068:	6923      	ldr	r3, [r4, #16]
 800b06a:	b943      	cbnz	r3, 800b07e <__swbuf_r+0x32>
 800b06c:	4621      	mov	r1, r4
 800b06e:	4628      	mov	r0, r5
 800b070:	f000 f82a 	bl	800b0c8 <__swsetup_r>
 800b074:	b118      	cbz	r0, 800b07e <__swbuf_r+0x32>
 800b076:	f04f 37ff 	mov.w	r7, #4294967295
 800b07a:	4638      	mov	r0, r7
 800b07c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b07e:	6823      	ldr	r3, [r4, #0]
 800b080:	6922      	ldr	r2, [r4, #16]
 800b082:	1a98      	subs	r0, r3, r2
 800b084:	6963      	ldr	r3, [r4, #20]
 800b086:	b2f6      	uxtb	r6, r6
 800b088:	4283      	cmp	r3, r0
 800b08a:	4637      	mov	r7, r6
 800b08c:	dc05      	bgt.n	800b09a <__swbuf_r+0x4e>
 800b08e:	4621      	mov	r1, r4
 800b090:	4628      	mov	r0, r5
 800b092:	f7ff fda7 	bl	800abe4 <_fflush_r>
 800b096:	2800      	cmp	r0, #0
 800b098:	d1ed      	bne.n	800b076 <__swbuf_r+0x2a>
 800b09a:	68a3      	ldr	r3, [r4, #8]
 800b09c:	3b01      	subs	r3, #1
 800b09e:	60a3      	str	r3, [r4, #8]
 800b0a0:	6823      	ldr	r3, [r4, #0]
 800b0a2:	1c5a      	adds	r2, r3, #1
 800b0a4:	6022      	str	r2, [r4, #0]
 800b0a6:	701e      	strb	r6, [r3, #0]
 800b0a8:	6962      	ldr	r2, [r4, #20]
 800b0aa:	1c43      	adds	r3, r0, #1
 800b0ac:	429a      	cmp	r2, r3
 800b0ae:	d004      	beq.n	800b0ba <__swbuf_r+0x6e>
 800b0b0:	89a3      	ldrh	r3, [r4, #12]
 800b0b2:	07db      	lsls	r3, r3, #31
 800b0b4:	d5e1      	bpl.n	800b07a <__swbuf_r+0x2e>
 800b0b6:	2e0a      	cmp	r6, #10
 800b0b8:	d1df      	bne.n	800b07a <__swbuf_r+0x2e>
 800b0ba:	4621      	mov	r1, r4
 800b0bc:	4628      	mov	r0, r5
 800b0be:	f7ff fd91 	bl	800abe4 <_fflush_r>
 800b0c2:	2800      	cmp	r0, #0
 800b0c4:	d0d9      	beq.n	800b07a <__swbuf_r+0x2e>
 800b0c6:	e7d6      	b.n	800b076 <__swbuf_r+0x2a>

0800b0c8 <__swsetup_r>:
 800b0c8:	b538      	push	{r3, r4, r5, lr}
 800b0ca:	4b29      	ldr	r3, [pc, #164]	@ (800b170 <__swsetup_r+0xa8>)
 800b0cc:	4605      	mov	r5, r0
 800b0ce:	6818      	ldr	r0, [r3, #0]
 800b0d0:	460c      	mov	r4, r1
 800b0d2:	b118      	cbz	r0, 800b0dc <__swsetup_r+0x14>
 800b0d4:	6a03      	ldr	r3, [r0, #32]
 800b0d6:	b90b      	cbnz	r3, 800b0dc <__swsetup_r+0x14>
 800b0d8:	f7fd ff5c 	bl	8008f94 <__sinit>
 800b0dc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b0e0:	0719      	lsls	r1, r3, #28
 800b0e2:	d422      	bmi.n	800b12a <__swsetup_r+0x62>
 800b0e4:	06da      	lsls	r2, r3, #27
 800b0e6:	d407      	bmi.n	800b0f8 <__swsetup_r+0x30>
 800b0e8:	2209      	movs	r2, #9
 800b0ea:	602a      	str	r2, [r5, #0]
 800b0ec:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b0f0:	81a3      	strh	r3, [r4, #12]
 800b0f2:	f04f 30ff 	mov.w	r0, #4294967295
 800b0f6:	e033      	b.n	800b160 <__swsetup_r+0x98>
 800b0f8:	0758      	lsls	r0, r3, #29
 800b0fa:	d512      	bpl.n	800b122 <__swsetup_r+0x5a>
 800b0fc:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800b0fe:	b141      	cbz	r1, 800b112 <__swsetup_r+0x4a>
 800b100:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800b104:	4299      	cmp	r1, r3
 800b106:	d002      	beq.n	800b10e <__swsetup_r+0x46>
 800b108:	4628      	mov	r0, r5
 800b10a:	f7fe ff0d 	bl	8009f28 <_free_r>
 800b10e:	2300      	movs	r3, #0
 800b110:	6363      	str	r3, [r4, #52]	@ 0x34
 800b112:	89a3      	ldrh	r3, [r4, #12]
 800b114:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800b118:	81a3      	strh	r3, [r4, #12]
 800b11a:	2300      	movs	r3, #0
 800b11c:	6063      	str	r3, [r4, #4]
 800b11e:	6923      	ldr	r3, [r4, #16]
 800b120:	6023      	str	r3, [r4, #0]
 800b122:	89a3      	ldrh	r3, [r4, #12]
 800b124:	f043 0308 	orr.w	r3, r3, #8
 800b128:	81a3      	strh	r3, [r4, #12]
 800b12a:	6923      	ldr	r3, [r4, #16]
 800b12c:	b94b      	cbnz	r3, 800b142 <__swsetup_r+0x7a>
 800b12e:	89a3      	ldrh	r3, [r4, #12]
 800b130:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800b134:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800b138:	d003      	beq.n	800b142 <__swsetup_r+0x7a>
 800b13a:	4621      	mov	r1, r4
 800b13c:	4628      	mov	r0, r5
 800b13e:	f000 f883 	bl	800b248 <__smakebuf_r>
 800b142:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b146:	f013 0201 	ands.w	r2, r3, #1
 800b14a:	d00a      	beq.n	800b162 <__swsetup_r+0x9a>
 800b14c:	2200      	movs	r2, #0
 800b14e:	60a2      	str	r2, [r4, #8]
 800b150:	6962      	ldr	r2, [r4, #20]
 800b152:	4252      	negs	r2, r2
 800b154:	61a2      	str	r2, [r4, #24]
 800b156:	6922      	ldr	r2, [r4, #16]
 800b158:	b942      	cbnz	r2, 800b16c <__swsetup_r+0xa4>
 800b15a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800b15e:	d1c5      	bne.n	800b0ec <__swsetup_r+0x24>
 800b160:	bd38      	pop	{r3, r4, r5, pc}
 800b162:	0799      	lsls	r1, r3, #30
 800b164:	bf58      	it	pl
 800b166:	6962      	ldrpl	r2, [r4, #20]
 800b168:	60a2      	str	r2, [r4, #8]
 800b16a:	e7f4      	b.n	800b156 <__swsetup_r+0x8e>
 800b16c:	2000      	movs	r0, #0
 800b16e:	e7f7      	b.n	800b160 <__swsetup_r+0x98>
 800b170:	2000002c 	.word	0x2000002c

0800b174 <_raise_r>:
 800b174:	291f      	cmp	r1, #31
 800b176:	b538      	push	{r3, r4, r5, lr}
 800b178:	4605      	mov	r5, r0
 800b17a:	460c      	mov	r4, r1
 800b17c:	d904      	bls.n	800b188 <_raise_r+0x14>
 800b17e:	2316      	movs	r3, #22
 800b180:	6003      	str	r3, [r0, #0]
 800b182:	f04f 30ff 	mov.w	r0, #4294967295
 800b186:	bd38      	pop	{r3, r4, r5, pc}
 800b188:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800b18a:	b112      	cbz	r2, 800b192 <_raise_r+0x1e>
 800b18c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800b190:	b94b      	cbnz	r3, 800b1a6 <_raise_r+0x32>
 800b192:	4628      	mov	r0, r5
 800b194:	f000 f830 	bl	800b1f8 <_getpid_r>
 800b198:	4622      	mov	r2, r4
 800b19a:	4601      	mov	r1, r0
 800b19c:	4628      	mov	r0, r5
 800b19e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b1a2:	f000 b817 	b.w	800b1d4 <_kill_r>
 800b1a6:	2b01      	cmp	r3, #1
 800b1a8:	d00a      	beq.n	800b1c0 <_raise_r+0x4c>
 800b1aa:	1c59      	adds	r1, r3, #1
 800b1ac:	d103      	bne.n	800b1b6 <_raise_r+0x42>
 800b1ae:	2316      	movs	r3, #22
 800b1b0:	6003      	str	r3, [r0, #0]
 800b1b2:	2001      	movs	r0, #1
 800b1b4:	e7e7      	b.n	800b186 <_raise_r+0x12>
 800b1b6:	2100      	movs	r1, #0
 800b1b8:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800b1bc:	4620      	mov	r0, r4
 800b1be:	4798      	blx	r3
 800b1c0:	2000      	movs	r0, #0
 800b1c2:	e7e0      	b.n	800b186 <_raise_r+0x12>

0800b1c4 <raise>:
 800b1c4:	4b02      	ldr	r3, [pc, #8]	@ (800b1d0 <raise+0xc>)
 800b1c6:	4601      	mov	r1, r0
 800b1c8:	6818      	ldr	r0, [r3, #0]
 800b1ca:	f7ff bfd3 	b.w	800b174 <_raise_r>
 800b1ce:	bf00      	nop
 800b1d0:	2000002c 	.word	0x2000002c

0800b1d4 <_kill_r>:
 800b1d4:	b538      	push	{r3, r4, r5, lr}
 800b1d6:	4d07      	ldr	r5, [pc, #28]	@ (800b1f4 <_kill_r+0x20>)
 800b1d8:	2300      	movs	r3, #0
 800b1da:	4604      	mov	r4, r0
 800b1dc:	4608      	mov	r0, r1
 800b1de:	4611      	mov	r1, r2
 800b1e0:	602b      	str	r3, [r5, #0]
 800b1e2:	f7f6 fea9 	bl	8001f38 <_kill>
 800b1e6:	1c43      	adds	r3, r0, #1
 800b1e8:	d102      	bne.n	800b1f0 <_kill_r+0x1c>
 800b1ea:	682b      	ldr	r3, [r5, #0]
 800b1ec:	b103      	cbz	r3, 800b1f0 <_kill_r+0x1c>
 800b1ee:	6023      	str	r3, [r4, #0]
 800b1f0:	bd38      	pop	{r3, r4, r5, pc}
 800b1f2:	bf00      	nop
 800b1f4:	20012ab4 	.word	0x20012ab4

0800b1f8 <_getpid_r>:
 800b1f8:	f7f6 be96 	b.w	8001f28 <_getpid>

0800b1fc <__swhatbuf_r>:
 800b1fc:	b570      	push	{r4, r5, r6, lr}
 800b1fe:	460c      	mov	r4, r1
 800b200:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b204:	2900      	cmp	r1, #0
 800b206:	b096      	sub	sp, #88	@ 0x58
 800b208:	4615      	mov	r5, r2
 800b20a:	461e      	mov	r6, r3
 800b20c:	da0d      	bge.n	800b22a <__swhatbuf_r+0x2e>
 800b20e:	89a3      	ldrh	r3, [r4, #12]
 800b210:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800b214:	f04f 0100 	mov.w	r1, #0
 800b218:	bf14      	ite	ne
 800b21a:	2340      	movne	r3, #64	@ 0x40
 800b21c:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800b220:	2000      	movs	r0, #0
 800b222:	6031      	str	r1, [r6, #0]
 800b224:	602b      	str	r3, [r5, #0]
 800b226:	b016      	add	sp, #88	@ 0x58
 800b228:	bd70      	pop	{r4, r5, r6, pc}
 800b22a:	466a      	mov	r2, sp
 800b22c:	f000 f848 	bl	800b2c0 <_fstat_r>
 800b230:	2800      	cmp	r0, #0
 800b232:	dbec      	blt.n	800b20e <__swhatbuf_r+0x12>
 800b234:	9901      	ldr	r1, [sp, #4]
 800b236:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800b23a:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800b23e:	4259      	negs	r1, r3
 800b240:	4159      	adcs	r1, r3
 800b242:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800b246:	e7eb      	b.n	800b220 <__swhatbuf_r+0x24>

0800b248 <__smakebuf_r>:
 800b248:	898b      	ldrh	r3, [r1, #12]
 800b24a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800b24c:	079d      	lsls	r5, r3, #30
 800b24e:	4606      	mov	r6, r0
 800b250:	460c      	mov	r4, r1
 800b252:	d507      	bpl.n	800b264 <__smakebuf_r+0x1c>
 800b254:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800b258:	6023      	str	r3, [r4, #0]
 800b25a:	6123      	str	r3, [r4, #16]
 800b25c:	2301      	movs	r3, #1
 800b25e:	6163      	str	r3, [r4, #20]
 800b260:	b003      	add	sp, #12
 800b262:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b264:	ab01      	add	r3, sp, #4
 800b266:	466a      	mov	r2, sp
 800b268:	f7ff ffc8 	bl	800b1fc <__swhatbuf_r>
 800b26c:	9f00      	ldr	r7, [sp, #0]
 800b26e:	4605      	mov	r5, r0
 800b270:	4639      	mov	r1, r7
 800b272:	4630      	mov	r0, r6
 800b274:	f7fe fecc 	bl	800a010 <_malloc_r>
 800b278:	b948      	cbnz	r0, 800b28e <__smakebuf_r+0x46>
 800b27a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b27e:	059a      	lsls	r2, r3, #22
 800b280:	d4ee      	bmi.n	800b260 <__smakebuf_r+0x18>
 800b282:	f023 0303 	bic.w	r3, r3, #3
 800b286:	f043 0302 	orr.w	r3, r3, #2
 800b28a:	81a3      	strh	r3, [r4, #12]
 800b28c:	e7e2      	b.n	800b254 <__smakebuf_r+0xc>
 800b28e:	89a3      	ldrh	r3, [r4, #12]
 800b290:	6020      	str	r0, [r4, #0]
 800b292:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b296:	81a3      	strh	r3, [r4, #12]
 800b298:	9b01      	ldr	r3, [sp, #4]
 800b29a:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800b29e:	b15b      	cbz	r3, 800b2b8 <__smakebuf_r+0x70>
 800b2a0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b2a4:	4630      	mov	r0, r6
 800b2a6:	f000 f81d 	bl	800b2e4 <_isatty_r>
 800b2aa:	b128      	cbz	r0, 800b2b8 <__smakebuf_r+0x70>
 800b2ac:	89a3      	ldrh	r3, [r4, #12]
 800b2ae:	f023 0303 	bic.w	r3, r3, #3
 800b2b2:	f043 0301 	orr.w	r3, r3, #1
 800b2b6:	81a3      	strh	r3, [r4, #12]
 800b2b8:	89a3      	ldrh	r3, [r4, #12]
 800b2ba:	431d      	orrs	r5, r3
 800b2bc:	81a5      	strh	r5, [r4, #12]
 800b2be:	e7cf      	b.n	800b260 <__smakebuf_r+0x18>

0800b2c0 <_fstat_r>:
 800b2c0:	b538      	push	{r3, r4, r5, lr}
 800b2c2:	4d07      	ldr	r5, [pc, #28]	@ (800b2e0 <_fstat_r+0x20>)
 800b2c4:	2300      	movs	r3, #0
 800b2c6:	4604      	mov	r4, r0
 800b2c8:	4608      	mov	r0, r1
 800b2ca:	4611      	mov	r1, r2
 800b2cc:	602b      	str	r3, [r5, #0]
 800b2ce:	f7f6 fe93 	bl	8001ff8 <_fstat>
 800b2d2:	1c43      	adds	r3, r0, #1
 800b2d4:	d102      	bne.n	800b2dc <_fstat_r+0x1c>
 800b2d6:	682b      	ldr	r3, [r5, #0]
 800b2d8:	b103      	cbz	r3, 800b2dc <_fstat_r+0x1c>
 800b2da:	6023      	str	r3, [r4, #0]
 800b2dc:	bd38      	pop	{r3, r4, r5, pc}
 800b2de:	bf00      	nop
 800b2e0:	20012ab4 	.word	0x20012ab4

0800b2e4 <_isatty_r>:
 800b2e4:	b538      	push	{r3, r4, r5, lr}
 800b2e6:	4d06      	ldr	r5, [pc, #24]	@ (800b300 <_isatty_r+0x1c>)
 800b2e8:	2300      	movs	r3, #0
 800b2ea:	4604      	mov	r4, r0
 800b2ec:	4608      	mov	r0, r1
 800b2ee:	602b      	str	r3, [r5, #0]
 800b2f0:	f7f6 fe92 	bl	8002018 <_isatty>
 800b2f4:	1c43      	adds	r3, r0, #1
 800b2f6:	d102      	bne.n	800b2fe <_isatty_r+0x1a>
 800b2f8:	682b      	ldr	r3, [r5, #0]
 800b2fa:	b103      	cbz	r3, 800b2fe <_isatty_r+0x1a>
 800b2fc:	6023      	str	r3, [r4, #0]
 800b2fe:	bd38      	pop	{r3, r4, r5, pc}
 800b300:	20012ab4 	.word	0x20012ab4

0800b304 <_init>:
 800b304:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b306:	bf00      	nop
 800b308:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b30a:	bc08      	pop	{r3}
 800b30c:	469e      	mov	lr, r3
 800b30e:	4770      	bx	lr

0800b310 <_fini>:
 800b310:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b312:	bf00      	nop
 800b314:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b316:	bc08      	pop	{r3}
 800b318:	469e      	mov	lr, r3
 800b31a:	4770      	bx	lr
