<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p4607" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_4607{left:789px;bottom:68px;letter-spacing:0.08px;word-spacing:0.01px;}
#t2_4607{left:827px;bottom:68px;letter-spacing:0.11px;}
#t3_4607{left:644px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_4607{left:87px;bottom:998px;letter-spacing:-0.16px;}
#t5_4607{left:143px;bottom:998px;letter-spacing:-0.16px;}
#t6_4607{left:190px;bottom:998px;letter-spacing:-0.16px;}
#t7_4607{left:414px;bottom:998px;letter-spacing:-0.14px;}
#t8_4607{left:507px;bottom:998px;letter-spacing:-0.12px;}
#t9_4607{left:507px;bottom:976px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#ta_4607{left:87px;bottom:952px;letter-spacing:-0.17px;}
#tb_4607{left:143px;bottom:952px;letter-spacing:-0.17px;}
#tc_4607{left:190px;bottom:952px;letter-spacing:-0.15px;}
#td_4607{left:414px;bottom:952px;letter-spacing:-0.15px;}
#te_4607{left:507px;bottom:952px;letter-spacing:-0.12px;}
#tf_4607{left:507px;bottom:930px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#tg_4607{left:87px;bottom:906px;letter-spacing:-0.16px;}
#th_4607{left:143px;bottom:906px;letter-spacing:-0.17px;}
#ti_4607{left:190px;bottom:906px;letter-spacing:-0.15px;}
#tj_4607{left:414px;bottom:906px;letter-spacing:-0.14px;}
#tk_4607{left:507px;bottom:906px;letter-spacing:-0.12px;}
#tl_4607{left:507px;bottom:885px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#tm_4607{left:83px;bottom:860px;letter-spacing:-0.16px;}
#tn_4607{left:143px;bottom:860px;letter-spacing:-0.18px;}
#to_4607{left:190px;bottom:860px;letter-spacing:-0.15px;}
#tp_4607{left:414px;bottom:860px;letter-spacing:-0.14px;}
#tq_4607{left:507px;bottom:860px;letter-spacing:-0.11px;}
#tr_4607{left:507px;bottom:839px;letter-spacing:-0.12px;}
#ts_4607{left:190px;bottom:814px;}
#tt_4607{left:507px;bottom:814px;letter-spacing:-0.13px;}
#tu_4607{left:507px;bottom:793px;letter-spacing:-0.11px;word-spacing:0.02px;}
#tv_4607{left:540px;bottom:793px;letter-spacing:-0.12px;}
#tw_4607{left:507px;bottom:773px;letter-spacing:-0.13px;word-spacing:0.01px;}
#tx_4607{left:540px;bottom:773px;letter-spacing:-0.11px;}
#ty_4607{left:190px;bottom:749px;letter-spacing:-0.11px;}
#tz_4607{left:507px;bottom:749px;letter-spacing:-0.14px;}
#t10_4607{left:190px;bottom:724px;}
#t11_4607{left:507px;bottom:724px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t12_4607{left:507px;bottom:703px;letter-spacing:-0.07px;word-spacing:-0.03px;}
#t13_4607{left:540px;bottom:703px;letter-spacing:-0.11px;}
#t14_4607{left:507px;bottom:683px;letter-spacing:-0.08px;word-spacing:-0.02px;}
#t15_4607{left:540px;bottom:683px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t16_4607{left:507px;bottom:663px;letter-spacing:-0.11px;}
#t17_4607{left:507px;bottom:646px;letter-spacing:-0.12px;}
#t18_4607{left:190px;bottom:622px;letter-spacing:-0.14px;}
#t19_4607{left:507px;bottom:622px;letter-spacing:-0.14px;}
#t1a_4607{left:190px;bottom:597px;letter-spacing:-0.18px;}
#t1b_4607{left:508px;bottom:597px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1c_4607{left:507px;bottom:576px;letter-spacing:-0.09px;}
#t1d_4607{left:540px;bottom:576px;letter-spacing:-0.12px;}
#t1e_4607{left:507px;bottom:556px;letter-spacing:-0.1px;word-spacing:0.01px;}
#t1f_4607{left:540px;bottom:556px;letter-spacing:-0.12px;}
#t1g_4607{left:190px;bottom:532px;letter-spacing:-0.14px;}
#t1h_4607{left:507px;bottom:532px;letter-spacing:-0.14px;}
#t1i_4607{left:82px;bottom:507px;letter-spacing:-0.17px;}
#t1j_4607{left:143px;bottom:507px;letter-spacing:-0.17px;}
#t1k_4607{left:190px;bottom:507px;letter-spacing:-0.14px;}
#t1l_4607{left:414px;bottom:507px;letter-spacing:-0.15px;}
#t1m_4607{left:508px;bottom:507px;letter-spacing:-0.11px;word-spacing:-0.02px;}
#t1n_4607{left:82px;bottom:483px;letter-spacing:-0.16px;}
#t1o_4607{left:143px;bottom:483px;letter-spacing:-0.17px;}
#t1p_4607{left:190px;bottom:483px;letter-spacing:-0.13px;}
#t1q_4607{left:415px;bottom:483px;letter-spacing:-0.15px;}
#t1r_4607{left:508px;bottom:483px;letter-spacing:-0.11px;word-spacing:-0.02px;}
#t1s_4607{left:82px;bottom:458px;letter-spacing:-0.16px;}
#t1t_4607{left:143px;bottom:458px;letter-spacing:-0.17px;}
#t1u_4607{left:190px;bottom:458px;letter-spacing:-0.13px;}
#t1v_4607{left:415px;bottom:458px;letter-spacing:-0.15px;}
#t1w_4607{left:508px;bottom:458px;letter-spacing:-0.11px;word-spacing:-0.02px;}
#t1x_4607{left:82px;bottom:434px;letter-spacing:-0.16px;}
#t1y_4607{left:143px;bottom:434px;letter-spacing:-0.17px;}
#t1z_4607{left:190px;bottom:434px;letter-spacing:-0.14px;}
#t20_4607{left:414px;bottom:434px;letter-spacing:-0.15px;}
#t21_4607{left:508px;bottom:434px;letter-spacing:-0.11px;word-spacing:-0.03px;}
#t22_4607{left:82px;bottom:409px;letter-spacing:-0.14px;}
#t23_4607{left:143px;bottom:409px;letter-spacing:-0.17px;}
#t24_4607{left:190px;bottom:409px;letter-spacing:-0.14px;}
#t25_4607{left:415px;bottom:409px;letter-spacing:-0.15px;}
#t26_4607{left:508px;bottom:409px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t27_4607{left:190px;bottom:385px;}
#t28_4607{left:507px;bottom:385px;letter-spacing:-0.15px;}
#t29_4607{left:507px;bottom:364px;letter-spacing:-0.11px;}
#t2a_4607{left:507px;bottom:347px;letter-spacing:-0.11px;}
#t2b_4607{left:507px;bottom:330px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t2c_4607{left:507px;bottom:313px;letter-spacing:-0.11px;}
#t2d_4607{left:507px;bottom:296px;letter-spacing:-0.11px;}
#t2e_4607{left:190px;bottom:272px;}
#t2f_4607{left:507px;bottom:272px;letter-spacing:-0.12px;}
#t2g_4607{left:507px;bottom:250px;letter-spacing:-0.11px;}
#t2h_4607{left:507px;bottom:234px;letter-spacing:-0.11px;}
#t2i_4607{left:507px;bottom:217px;letter-spacing:-0.11px;}
#t2j_4607{left:507px;bottom:200px;letter-spacing:-0.11px;word-spacing:0.01px;}
#t2k_4607{left:190px;bottom:1086px;letter-spacing:0.12px;word-spacing:0.01px;}
#t2l_4607{left:266px;bottom:1086px;letter-spacing:0.12px;}
#t2m_4607{left:101px;bottom:1063px;letter-spacing:-0.12px;}
#t2n_4607{left:102px;bottom:1046px;letter-spacing:-0.14px;}
#t2o_4607{left:215px;bottom:1046px;letter-spacing:-0.12px;word-spacing:-0.01px;}
#t2p_4607{left:431px;bottom:1063px;letter-spacing:-0.15px;}
#t2q_4607{left:433px;bottom:1046px;letter-spacing:-0.14px;}
#t2r_4607{left:631px;bottom:1046px;letter-spacing:-0.11px;word-spacing:0.05px;}
#t2s_4607{left:88px;bottom:1022px;letter-spacing:-0.17px;}
#t2t_4607{left:144px;bottom:1022px;letter-spacing:-0.16px;}

.s1_4607{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_4607{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_4607{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s4_4607{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_4607{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts4607" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg4607Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg4607" style="-webkit-user-select: none;"><object width="935" height="1210" data="4607/4607.svg" type="image/svg+xml" id="pdf4607" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_4607" class="t s1_4607">Vol. 4 </span><span id="t2_4607" class="t s1_4607">2-85 </span>
<span id="t3_4607" class="t s2_4607">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_4607" class="t s3_4607">E7H </span><span id="t5_4607" class="t s3_4607">231 </span><span id="t6_4607" class="t s3_4607">IA32_MPERF </span><span id="t7_4607" class="t s3_4607">Unique </span><span id="t8_4607" class="t s3_4607">Maximum Performance Frequency Clock Count (R/W) </span>
<span id="t9_4607" class="t s3_4607">See Table 2-2. </span>
<span id="ta_4607" class="t s3_4607">E8H </span><span id="tb_4607" class="t s3_4607">232 </span><span id="tc_4607" class="t s3_4607">IA32_APERF </span><span id="td_4607" class="t s3_4607">Unique </span><span id="te_4607" class="t s3_4607">Actual Performance Frequency Clock Count (R/W) </span>
<span id="tf_4607" class="t s3_4607">See Table 2-2. </span>
<span id="tg_4607" class="t s3_4607">FEH </span><span id="th_4607" class="t s3_4607">254 </span><span id="ti_4607" class="t s3_4607">IA32_MTRRCAP </span><span id="tj_4607" class="t s3_4607">Shared </span><span id="tk_4607" class="t s3_4607">Memory Type Range Register (R) </span>
<span id="tl_4607" class="t s3_4607">See Table 2-2. </span>
<span id="tm_4607" class="t s3_4607">11EH </span><span id="tn_4607" class="t s3_4607">281 </span><span id="to_4607" class="t s3_4607">MSR_BBL_CR_CTL3 </span><span id="tp_4607" class="t s3_4607">Shared </span><span id="tq_4607" class="t s3_4607">Control Register 3 </span>
<span id="tr_4607" class="t s3_4607">Used to configure the L2 Cache. </span>
<span id="ts_4607" class="t s3_4607">0 </span><span id="tt_4607" class="t s3_4607">L2 Hardware Enabled (R/O) </span>
<span id="tu_4607" class="t s3_4607">1 = </span><span id="tv_4607" class="t s3_4607">Indicates the L2 is hardware-enabled. </span>
<span id="tw_4607" class="t s3_4607">0 = </span><span id="tx_4607" class="t s3_4607">Indicates the L2 is hardware-disabled. </span>
<span id="ty_4607" class="t s3_4607">7:1 </span><span id="tz_4607" class="t s3_4607">Reserved </span>
<span id="t10_4607" class="t s3_4607">8 </span><span id="t11_4607" class="t s3_4607">L2 Enabled (R/W) </span>
<span id="t12_4607" class="t s3_4607">1 = </span><span id="t13_4607" class="t s3_4607">L2 cache has been initialized. </span>
<span id="t14_4607" class="t s3_4607">0 = </span><span id="t15_4607" class="t s3_4607">Disabled (default). </span>
<span id="t16_4607" class="t s3_4607">Until this bit is set, the processor will not respond to the </span>
<span id="t17_4607" class="t s3_4607">WBINVD instruction or the assertion of the FLUSH# input. </span>
<span id="t18_4607" class="t s3_4607">22:9 </span><span id="t19_4607" class="t s3_4607">Reserved </span>
<span id="t1a_4607" class="t s3_4607">23 </span><span id="t1b_4607" class="t s3_4607">L2 Not Present (R/O) </span>
<span id="t1c_4607" class="t s3_4607">0 = </span><span id="t1d_4607" class="t s3_4607">L2 Present </span>
<span id="t1e_4607" class="t s3_4607">1 = </span><span id="t1f_4607" class="t s3_4607">L2 Not Present </span>
<span id="t1g_4607" class="t s3_4607">63:24 </span><span id="t1h_4607" class="t s3_4607">Reserved </span>
<span id="t1i_4607" class="t s3_4607">174H </span><span id="t1j_4607" class="t s3_4607">372 </span><span id="t1k_4607" class="t s3_4607">IA32_SYSENTER_CS </span><span id="t1l_4607" class="t s3_4607">Unique </span><span id="t1m_4607" class="t s3_4607">See Table 2-2. </span>
<span id="t1n_4607" class="t s3_4607">175H </span><span id="t1o_4607" class="t s3_4607">373 </span><span id="t1p_4607" class="t s3_4607">IA32_SYSENTER_ESP </span><span id="t1q_4607" class="t s3_4607">Unique </span><span id="t1r_4607" class="t s3_4607">See Table 2-2. </span>
<span id="t1s_4607" class="t s3_4607">176H </span><span id="t1t_4607" class="t s3_4607">374 </span><span id="t1u_4607" class="t s3_4607">IA32_SYSENTER_EIP </span><span id="t1v_4607" class="t s3_4607">Unique </span><span id="t1w_4607" class="t s3_4607">See Table 2-2. </span>
<span id="t1x_4607" class="t s3_4607">179H </span><span id="t1y_4607" class="t s3_4607">377 </span><span id="t1z_4607" class="t s3_4607">IA32_MCG_CAP </span><span id="t20_4607" class="t s3_4607">Unique </span><span id="t21_4607" class="t s3_4607">See Table 2-2. </span>
<span id="t22_4607" class="t s3_4607">17AH </span><span id="t23_4607" class="t s3_4607">378 </span><span id="t24_4607" class="t s3_4607">IA32_MCG_STATUS </span><span id="t25_4607" class="t s3_4607">Unique </span><span id="t26_4607" class="t s3_4607">Global Machine Check Status </span>
<span id="t27_4607" class="t s3_4607">0 </span><span id="t28_4607" class="t s3_4607">RIPV </span>
<span id="t29_4607" class="t s3_4607">When set, bit indicates that the instruction addressed by </span>
<span id="t2a_4607" class="t s3_4607">the instruction pointer pushed on the stack (when the </span>
<span id="t2b_4607" class="t s3_4607">machine check was generated) can be used to restart the </span>
<span id="t2c_4607" class="t s3_4607">program. If cleared, the program cannot be reliably </span>
<span id="t2d_4607" class="t s3_4607">restarted. </span>
<span id="t2e_4607" class="t s3_4607">1 </span><span id="t2f_4607" class="t s3_4607">EIPV </span>
<span id="t2g_4607" class="t s3_4607">When set, bit indicates that the instruction addressed by </span>
<span id="t2h_4607" class="t s3_4607">the instruction pointer pushed on the stack (when the </span>
<span id="t2i_4607" class="t s3_4607">machine check was generated) is directly associated with </span>
<span id="t2j_4607" class="t s3_4607">the error. </span>
<span id="t2k_4607" class="t s4_4607">Table 2-4. </span><span id="t2l_4607" class="t s4_4607">MSRs in the 45 nm and 32 nm Intel Atom® Processor Family (Contd.) </span>
<span id="t2m_4607" class="t s5_4607">Register </span>
<span id="t2n_4607" class="t s5_4607">Address </span><span id="t2o_4607" class="t s5_4607">Register Name / Bit Fields </span>
<span id="t2p_4607" class="t s5_4607">Shared/ </span>
<span id="t2q_4607" class="t s5_4607">Unique </span><span id="t2r_4607" class="t s5_4607">Bit Description </span>
<span id="t2s_4607" class="t s5_4607">Hex </span><span id="t2t_4607" class="t s5_4607">Dec </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
