var pairs =
{
"syn_useioff":{"hdl":1,"boolean-valued":1,"attribute":1,"object":1,"boolean":1,"archtest":1}
,"hdl":{"attribute":1}
,"attribute":{"overrides":1,"syn_useioff":1,"individual":1,"following":1,"globally":1}
,"overrides":{"default":1}
,"default":{"behavior":1,"disables":1}
,"behavior":{"pack":1}
,"pack":{"registers":1}
,"registers":{"pad":1,"attached":1}
,"pad":{"cells":1,"cell":1}
,"cells":{"based":1,"applied":1}
,"based":{"timing":1}
,"timing":{"requirements":1}
,"requirements":{"target":1}
,"target":{"families":1}
,"families":{"attribute":1}
,"boolean-valued":{"enables":1}
,"enables":{"default":1}
,"disables":{"register":1}
,"register":{"packing":1,"port":1,"synthesis":1,"pad":1,"driving":1,"specified":1}
,"packing":{"place":1}
,"place":{"attribute":1}
,"individual":{"register":1,"ports":1,"port":1}
,"port":{"apply":1,"packs":1,"pad":1,"register":1,"declaration":1,"declarations":1}
,"apply":{"globally":1,"module":1,"individual":1}
,"globally":{"applied":1,"synthesis":1,"apply":1}
,"applied":{"globally":1,"register":1,"port":1}
,"synthesis":{"tool":1,"syn_useioff":1}
,"tool":{"packs":1}
,"packs":{"input":1,"register":1,"registers":1}
,"input":{"output":1,"synthesis":1}
,"output":{"registers":1}
,"cell":{"applied":1}
,"attached":{"port":1}
,"following":{"ports":1}
,"top-level":{"port":1}
,"driving":{"top-level":1}
,"lower-level":{"port":1}
,"specified":{"part":1}
,"part":{"port":1}
,"verilog":{"syntax":1,"example":1}
,"object":{"synthesis":1,"objecttype":1}
,"module":{"test":1}
,"test":{"clk":1}
,"clk":{"rst":1}
,"rst":{"synthesis":1}
,"ports":{"apply":1}
,"vhdl":{"syntax":1,"example":1}
,"objecttype":{"true":1}
,"true":{"false":1}
,"architecture":{"archtest":1,"true":1}
,"archtest":{"test":1,"architecture":1}
,"signal":{"temp":1,"temp1":1,"temp2":1,"temp3":1}
,"temp":{"std_logic":1}
,"temp1":{"std_logic":1}
,"temp2":{"std_logic":1}
,"temp3":{"std_logic":1}
}
;Search.control.loadWordPairs(pairs);
