Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (lin64) Build 3247384 Thu Jun 10 19:36:07 MDT 2021
| Date         : Thu Nov 18 06:05:19 2021
| Host         : spencer-XPS-15-9570 running 64-bit Ubuntu 19.04
| Command      : report_timing_summary -max_paths 10 -file au_plus_top_0_timing_summary_routed.rpt -pb au_plus_top_0_timing_summary_routed.pb -rpx au_plus_top_0_timing_summary_routed.rpx -warn_on_violation
| Design       : au_plus_top_0
| Device       : 7a100t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-14  Critical Warning  LUT on the clock tree          1           
TIMING-17  Critical Warning  Non-clocked sequential cell    20          
TIMING-18  Warning           Missing input or output delay  22          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (200)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (40)
5. checking no_input_delay (1)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (200)
--------------------------
 There are 10 register/latch pins with no clock driven by root clock pin: timer/x_dim/M_ctr_q_reg[10]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: timer/x_dim/M_ctr_q_reg[11]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: timer/x_dim/M_ctr_q_reg[2]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: timer/x_dim/M_ctr_q_reg[3]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: timer/x_dim/M_ctr_q_reg[4]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: timer/x_dim/M_ctr_q_reg[5]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: timer/x_dim/M_ctr_q_reg[6]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: timer/x_dim/M_ctr_q_reg[7]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: timer/x_dim/M_ctr_q_reg[8]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: timer/x_dim/M_ctr_q_reg[9]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vga_screen_counter/x_dim/M_ctr_q_reg[0]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vga_screen_counter/x_dim/M_ctr_q_reg[1]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vga_screen_counter/x_dim/M_ctr_q_reg[2]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vga_screen_counter/x_dim/M_ctr_q_reg[3]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vga_screen_counter/x_dim/M_ctr_q_reg[4]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vga_screen_counter/x_dim/M_ctr_q_reg[5]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vga_screen_counter/x_dim/M_ctr_q_reg[6]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vga_screen_counter/x_dim/M_ctr_q_reg[7]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vga_screen_counter/x_dim/M_ctr_q_reg[8]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: vga_screen_counter/x_dim/M_ctr_q_reg[9]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (40)
-------------------------------------------------
 There are 40 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.225        0.000                      0                 1892        0.038        0.000                      0                 1892        4.500        0.000                       0                   198  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               2.225        0.000                      0                 1892        0.038        0.000                      0                 1892        4.500        0.000                       0                   198  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        2.225ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.038ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.225ns  (required time - arrival time)
  Source:                 cpu1/M_reg_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frame_buffer/mem_reg_10_4/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        7.101ns  (logic 1.574ns (22.166%)  route 5.527ns (77.834%))
  Logic Levels:           4  (LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.071ns = ( 15.071 - 10.000 ) 
    Source Clock Delay      (SCD):    5.246ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.515     1.515 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.016     3.531    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.627 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         1.619     5.246    cpu1/clk_IBUF_BUFG
    SLICE_X65Y105        FDRE                                         r  cpu1/M_reg_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y105        FDRE (Prop_fdre_C_Q)         0.419     5.665 r  cpu1/M_reg_q_reg[4]/Q
                         net (fo=5, routed)           1.016     6.680    cpu1/M_reg_q_reg_n_0_[4]
    SLICE_X66Y105        LUT6 (Prop_lut6_I3_O)        0.299     6.979 r  cpu1/M_reg_q[107]_i_2__0/O
                         net (fo=9, routed)           0.715     7.694    cpu1/M_reg_q[107]_i_2__0_n_0
    SLICE_X68Y106        LUT5 (Prop_lut5_I2_O)        0.150     7.844 r  cpu1/mem_reg_0_0_i_38/O
                         net (fo=16, routed)          0.948     8.792    cpu1/M_frame_buffer_waddr[16]
    SLICE_X68Y105        LUT5 (Prop_lut5_I2_O)        0.354     9.146 r  cpu1/mem_reg_10_0_i_3/O
                         net (fo=9, routed)           1.906    11.053    frame_buffer/mem_reg_11_8_2[0]
    SLICE_X72Y77         LUT3 (Prop_lut3_I2_O)        0.352    11.405 r  frame_buffer/mem_reg_10_4_ENARDEN_cooolgate_en_gate_9/O
                         net (fo=1, routed)           0.942    12.347    frame_buffer/mem_reg_10_4_ENARDEN_cooolgate_en_sig_5
    RAMB36_X2Y13         RAMB36E1                                     r  frame_buffer/mem_reg_10_4/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.444    11.444 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.911    13.355    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.446 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         1.625    15.071    frame_buffer/clk_IBUF_BUFG
    RAMB36_X2Y13         RAMB36E1                                     r  frame_buffer/mem_reg_10_4/CLKARDCLK
                         clock pessimism              0.180    15.252    
                         clock uncertainty           -0.035    15.216    
    RAMB36_X2Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.645    14.571    frame_buffer/mem_reg_10_4
  -------------------------------------------------------------------
                         required time                         14.571    
                         arrival time                         -12.347    
  -------------------------------------------------------------------
                         slack                                  2.225    

Slack (MET) :             2.298ns  (required time - arrival time)
  Source:                 cpu1/M_reg_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frame_buffer/mem_reg_9_8/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        6.823ns  (logic 0.992ns (14.540%)  route 5.831ns (85.460%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.246ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.515     1.515 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.016     3.531    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.627 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         1.619     5.246    cpu1/clk_IBUF_BUFG
    SLICE_X65Y105        FDRE                                         r  cpu1/M_reg_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y105        FDRE (Prop_fdre_C_Q)         0.419     5.665 f  cpu1/M_reg_q_reg[4]/Q
                         net (fo=5, routed)           1.016     6.680    cpu1/M_reg_q_reg_n_0_[4]
    SLICE_X66Y105        LUT6 (Prop_lut6_I3_O)        0.299     6.979 f  cpu1/M_reg_q[107]_i_2__0/O
                         net (fo=9, routed)           0.715     7.694    cpu1/M_reg_q[107]_i_2__0_n_0
    SLICE_X68Y106        LUT3 (Prop_lut3_I0_O)        0.124     7.818 r  cpu1/M_ready_state_q_i_3/O
                         net (fo=62, routed)          0.869     8.687    cpu1/M_o_in[0]
    SLICE_X66Y106        LUT3 (Prop_lut3_I2_O)        0.150     8.837 r  cpu1/mem_reg_0_8_i_11/O
                         net (fo=16, routed)          3.231    12.068    frame_buffer/mem_reg_14_8_0[5]
    RAMB36_X0Y19         RAMB36E1                                     r  frame_buffer/mem_reg_9_8/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.444    11.444 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.911    13.355    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.446 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         1.565    15.011    frame_buffer/clk_IBUF_BUFG
    RAMB36_X0Y19         RAMB36E1                                     r  frame_buffer/mem_reg_9_8/CLKARDCLK
                         clock pessimism              0.180    15.192    
                         clock uncertainty           -0.035    15.156    
    RAMB36_X0Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.790    14.366    frame_buffer/mem_reg_9_8
  -------------------------------------------------------------------
                         required time                         14.366    
                         arrival time                         -12.068    
  -------------------------------------------------------------------
                         slack                                  2.298    

Slack (MET) :             2.333ns  (required time - arrival time)
  Source:                 cpu1/M_reg_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frame_buffer/mem_reg_9_8/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        6.809ns  (logic 0.960ns (14.099%)  route 5.849ns (85.901%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.246ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.515     1.515 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.016     3.531    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.627 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         1.619     5.246    cpu1/clk_IBUF_BUFG
    SLICE_X65Y105        FDRE                                         r  cpu1/M_reg_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y105        FDRE (Prop_fdre_C_Q)         0.419     5.665 f  cpu1/M_reg_q_reg[4]/Q
                         net (fo=5, routed)           1.016     6.680    cpu1/M_reg_q_reg_n_0_[4]
    SLICE_X66Y105        LUT6 (Prop_lut6_I3_O)        0.299     6.979 f  cpu1/M_reg_q[107]_i_2__0/O
                         net (fo=9, routed)           0.715     7.694    cpu1/M_reg_q[107]_i_2__0_n_0
    SLICE_X68Y106        LUT3 (Prop_lut3_I0_O)        0.124     7.818 r  cpu1/M_ready_state_q_i_3/O
                         net (fo=62, routed)          0.722     8.540    cpu1/M_o_in[0]
    SLICE_X63Y107        LUT3 (Prop_lut3_I2_O)        0.118     8.658 r  cpu1/mem_reg_0_8_i_4/O
                         net (fo=16, routed)          3.397    12.055    frame_buffer/mem_reg_14_8_0[12]
    RAMB36_X0Y19         RAMB36E1                                     r  frame_buffer/mem_reg_9_8/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.444    11.444 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.911    13.355    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.446 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         1.565    15.011    frame_buffer/clk_IBUF_BUFG
    RAMB36_X0Y19         RAMB36E1                                     r  frame_buffer/mem_reg_9_8/CLKARDCLK
                         clock pessimism              0.180    15.192    
                         clock uncertainty           -0.035    15.156    
    RAMB36_X0Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.768    14.388    frame_buffer/mem_reg_9_8
  -------------------------------------------------------------------
                         required time                         14.388    
                         arrival time                         -12.055    
  -------------------------------------------------------------------
                         slack                                  2.333    

Slack (MET) :             2.380ns  (required time - arrival time)
  Source:                 cpu1/M_reg_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frame_buffer/mem_reg_8_8/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        7.087ns  (logic 1.318ns (18.598%)  route 5.769ns (81.402%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.246ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.515     1.515 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.016     3.531    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.627 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         1.619     5.246    cpu1/clk_IBUF_BUFG
    SLICE_X65Y105        FDRE                                         r  cpu1/M_reg_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y105        FDRE (Prop_fdre_C_Q)         0.419     5.665 r  cpu1/M_reg_q_reg[4]/Q
                         net (fo=5, routed)           1.016     6.680    cpu1/M_reg_q_reg_n_0_[4]
    SLICE_X66Y105        LUT6 (Prop_lut6_I3_O)        0.299     6.979 r  cpu1/M_reg_q[107]_i_2__0/O
                         net (fo=9, routed)           0.715     7.694    cpu1/M_reg_q[107]_i_2__0_n_0
    SLICE_X68Y106        LUT5 (Prop_lut5_I2_O)        0.150     7.844 f  cpu1/mem_reg_0_0_i_38/O
                         net (fo=16, routed)          0.936     8.780    cpu1/M_frame_buffer_waddr[16]
    SLICE_X67Y105        LUT6 (Prop_lut6_I4_O)        0.326     9.106 r  cpu1/mem_reg_8_0_i_1/O
                         net (fo=3, routed)           1.278    10.384    frame_buffer/mem_reg_9_8_0
    SLICE_X58Y92         LUT3 (Prop_lut3_I0_O)        0.124    10.508 r  frame_buffer/mem_reg_8_8_ENARDEN_cooolgate_en_gate_47/O
                         net (fo=1, routed)           1.824    12.332    frame_buffer/mem_reg_8_8_ENARDEN_cooolgate_en_sig_24
    RAMB36_X0Y18         RAMB36E1                                     r  frame_buffer/mem_reg_8_8/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.444    11.444 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.911    13.355    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.446 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         1.564    15.010    frame_buffer/clk_IBUF_BUFG
    RAMB36_X0Y18         RAMB36E1                                     r  frame_buffer/mem_reg_8_8/CLKARDCLK
                         clock pessimism              0.180    15.191    
                         clock uncertainty           -0.035    15.155    
    RAMB36_X0Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    14.712    frame_buffer/mem_reg_8_8
  -------------------------------------------------------------------
                         required time                         14.712    
                         arrival time                         -12.332    
  -------------------------------------------------------------------
                         slack                                  2.380    

Slack (MET) :             2.385ns  (required time - arrival time)
  Source:                 cpu1/M_reg_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frame_buffer/mem_reg_13_0/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        7.116ns  (logic 0.966ns (13.576%)  route 6.150ns (86.424%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.160ns = ( 15.160 - 10.000 ) 
    Source Clock Delay      (SCD):    5.246ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.515     1.515 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.016     3.531    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.627 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         1.619     5.246    cpu1/clk_IBUF_BUFG
    SLICE_X65Y105        FDRE                                         r  cpu1/M_reg_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y105        FDRE (Prop_fdre_C_Q)         0.419     5.665 f  cpu1/M_reg_q_reg[4]/Q
                         net (fo=5, routed)           1.016     6.680    cpu1/M_reg_q_reg_n_0_[4]
    SLICE_X66Y105        LUT6 (Prop_lut6_I3_O)        0.299     6.979 f  cpu1/M_reg_q[107]_i_2__0/O
                         net (fo=9, routed)           0.715     7.694    cpu1/M_reg_q[107]_i_2__0_n_0
    SLICE_X68Y106        LUT3 (Prop_lut3_I0_O)        0.124     7.818 r  cpu1/M_ready_state_q_i_3/O
                         net (fo=62, routed)          1.030     8.848    cpu1/M_o_in[0]
    SLICE_X64Y107        LUT3 (Prop_lut3_I2_O)        0.124     8.972 r  cpu1/mem_reg_0_0_i_5/O
                         net (fo=16, routed)          3.389    12.361    frame_buffer/ADDRARDADDR[13]
    RAMB36_X1Y31         RAMB36E1                                     r  frame_buffer/mem_reg_13_0/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.444    11.444 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.911    13.355    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.446 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         1.714    15.160    frame_buffer/clk_IBUF_BUFG
    RAMB36_X1Y31         RAMB36E1                                     r  frame_buffer/mem_reg_13_0/CLKARDCLK
                         clock pessimism              0.187    15.347    
                         clock uncertainty           -0.035    15.312    
    RAMB36_X1Y31         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566    14.746    frame_buffer/mem_reg_13_0
  -------------------------------------------------------------------
                         required time                         14.746    
                         arrival time                         -12.361    
  -------------------------------------------------------------------
                         slack                                  2.385    

Slack (MET) :             2.398ns  (required time - arrival time)
  Source:                 cpu1/M_reg_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frame_buffer/mem_reg_13_0/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        7.153ns  (logic 0.966ns (13.505%)  route 6.187ns (86.495%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.160ns = ( 15.160 - 10.000 ) 
    Source Clock Delay      (SCD):    5.246ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.515     1.515 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.016     3.531    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.627 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         1.619     5.246    cpu1/clk_IBUF_BUFG
    SLICE_X65Y105        FDRE                                         r  cpu1/M_reg_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y105        FDRE (Prop_fdre_C_Q)         0.419     5.665 f  cpu1/M_reg_q_reg[4]/Q
                         net (fo=5, routed)           1.016     6.680    cpu1/M_reg_q_reg_n_0_[4]
    SLICE_X66Y105        LUT6 (Prop_lut6_I3_O)        0.299     6.979 f  cpu1/M_reg_q[107]_i_2__0/O
                         net (fo=9, routed)           0.715     7.694    cpu1/M_reg_q[107]_i_2__0_n_0
    SLICE_X68Y106        LUT3 (Prop_lut3_I0_O)        0.124     7.818 r  cpu1/M_ready_state_q_i_3/O
                         net (fo=62, routed)          0.726     8.544    cpu1/M_o_in[0]
    SLICE_X63Y107        LUT3 (Prop_lut3_I2_O)        0.124     8.668 r  cpu1/mem_reg_0_0_i_3/O
                         net (fo=24, routed)          3.730    12.398    frame_buffer/ADDRARDADDR[15]
    RAMB36_X1Y31         RAMB36E1                                     r  frame_buffer/mem_reg_13_0/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.444    11.444 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.911    13.355    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.446 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         1.714    15.160    frame_buffer/clk_IBUF_BUFG
    RAMB36_X1Y31         RAMB36E1                                     r  frame_buffer/mem_reg_13_0/CLKARDCLK
                         clock pessimism              0.187    15.347    
                         clock uncertainty           -0.035    15.312    
    RAMB36_X1Y31         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.515    14.797    frame_buffer/mem_reg_13_0
  -------------------------------------------------------------------
                         required time                         14.797    
                         arrival time                         -12.398    
  -------------------------------------------------------------------
                         slack                                  2.398    

Slack (MET) :             2.475ns  (required time - arrival time)
  Source:                 cpu1/M_reg_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frame_buffer/mem_reg_8_8/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        6.666ns  (logic 0.995ns (14.926%)  route 5.671ns (85.074%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.246ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.515     1.515 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.016     3.531    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.627 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         1.619     5.246    cpu1/clk_IBUF_BUFG
    SLICE_X65Y105        FDRE                                         r  cpu1/M_reg_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y105        FDRE (Prop_fdre_C_Q)         0.419     5.665 f  cpu1/M_reg_q_reg[4]/Q
                         net (fo=5, routed)           1.016     6.680    cpu1/M_reg_q_reg_n_0_[4]
    SLICE_X66Y105        LUT6 (Prop_lut6_I3_O)        0.299     6.979 f  cpu1/M_reg_q[107]_i_2__0/O
                         net (fo=9, routed)           0.715     7.694    cpu1/M_reg_q[107]_i_2__0_n_0
    SLICE_X68Y106        LUT3 (Prop_lut3_I0_O)        0.124     7.818 r  cpu1/M_ready_state_q_i_3/O
                         net (fo=62, routed)          0.955     8.774    cpu1/M_o_in[0]
    SLICE_X67Y108        LUT3 (Prop_lut3_I2_O)        0.153     8.927 r  cpu1/mem_reg_0_8_i_9/O
                         net (fo=16, routed)          2.985    11.912    frame_buffer/mem_reg_14_8_0[7]
    RAMB36_X0Y18         RAMB36E1                                     r  frame_buffer/mem_reg_8_8/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.444    11.444 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.911    13.355    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.446 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         1.564    15.010    frame_buffer/clk_IBUF_BUFG
    RAMB36_X0Y18         RAMB36E1                                     r  frame_buffer/mem_reg_8_8/CLKARDCLK
                         clock pessimism              0.180    15.191    
                         clock uncertainty           -0.035    15.155    
    RAMB36_X0Y18         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.769    14.386    frame_buffer/mem_reg_8_8
  -------------------------------------------------------------------
                         required time                         14.386    
                         arrival time                         -11.912    
  -------------------------------------------------------------------
                         slack                                  2.475    

Slack (MET) :             2.498ns  (required time - arrival time)
  Source:                 timer/x_dim/M_ctr_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frame_buffer/mem_reg_9_8/ADDRBWRADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        6.610ns  (logic 1.274ns (19.273%)  route 5.336ns (80.727%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.138ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.329ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.515     1.515 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.016     3.531    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.627 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         1.702     5.329    timer/x_dim/clk_IBUF_BUFG
    SLICE_X76Y107        FDRE                                         r  timer/x_dim/M_ctr_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y107        FDRE (Prop_fdre_C_Q)         0.478     5.807 f  timer/x_dim/M_ctr_q_reg[5]/Q
                         net (fo=6, routed)           0.890     6.697    timer/x_dim/M_x_dim_value[3]
    SLICE_X76Y107        LUT5 (Prop_lut5_I1_O)        0.321     7.018 f  timer/x_dim/M_ctr_q[9]_i_6/O
                         net (fo=2, routed)           0.456     7.474    timer/x_dim/M_ctr_q[9]_i_6_n_0
    SLICE_X75Y107        LUT6 (Prop_lut6_I1_O)        0.355     7.829 f  timer/x_dim/mem_mux_sel__34_i_2/O
                         net (fo=59, routed)          0.716     8.544    timer/y_dim/mem_reg_8_0
    SLICE_X73Y107        LUT2 (Prop_lut2_I1_O)        0.120     8.664 r  timer/y_dim/mem_reg_0_8_i_17/O
                         net (fo=24, routed)          3.275    11.939    frame_buffer/mem_reg_14_8_1[15]
    RAMB36_X0Y19         RAMB36E1                                     r  frame_buffer/mem_reg_9_8/ADDRBWRADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.444    11.444 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.911    13.355    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.446 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         1.564    15.010    frame_buffer/clk_IBUF_BUFG
    RAMB36_X0Y19         RAMB36E1                                     r  frame_buffer/mem_reg_9_8/CLKBWRCLK
                         clock pessimism              0.180    15.191    
                         clock uncertainty           -0.035    15.155    
    RAMB36_X0Y19         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[15])
                                                     -0.718    14.437    frame_buffer/mem_reg_9_8
  -------------------------------------------------------------------
                         required time                         14.437    
                         arrival time                         -11.939    
  -------------------------------------------------------------------
                         slack                                  2.498    

Slack (MET) :             2.499ns  (required time - arrival time)
  Source:                 cpu1/M_reg_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frame_buffer/mem_reg_10_0/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        7.031ns  (logic 1.548ns (22.016%)  route 5.483ns (77.984%))
  Logic Levels:           4  (LUT3=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.074ns = ( 15.074 - 10.000 ) 
    Source Clock Delay      (SCD):    5.246ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.515     1.515 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.016     3.531    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.627 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         1.619     5.246    cpu1/clk_IBUF_BUFG
    SLICE_X65Y105        FDRE                                         r  cpu1/M_reg_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y105        FDRE (Prop_fdre_C_Q)         0.419     5.665 r  cpu1/M_reg_q_reg[4]/Q
                         net (fo=5, routed)           1.016     6.680    cpu1/M_reg_q_reg_n_0_[4]
    SLICE_X66Y105        LUT6 (Prop_lut6_I3_O)        0.299     6.979 r  cpu1/M_reg_q[107]_i_2__0/O
                         net (fo=9, routed)           0.715     7.694    cpu1/M_reg_q[107]_i_2__0_n_0
    SLICE_X68Y106        LUT5 (Prop_lut5_I2_O)        0.150     7.844 r  cpu1/mem_reg_0_0_i_38/O
                         net (fo=16, routed)          0.948     8.792    cpu1/M_frame_buffer_waddr[16]
    SLICE_X68Y105        LUT5 (Prop_lut5_I2_O)        0.354     9.146 r  cpu1/mem_reg_10_0_i_3/O
                         net (fo=9, routed)           1.906    11.053    frame_buffer/mem_reg_11_8_2[0]
    SLICE_X72Y77         LUT3 (Prop_lut3_I1_O)        0.326    11.379 r  frame_buffer/mem_reg_10_0_ENARDEN_cooolgate_en_gate_7/O
                         net (fo=1, routed)           0.898    12.277    frame_buffer/mem_reg_10_0_ENARDEN_cooolgate_en_sig_4
    RAMB36_X3Y14         RAMB36E1                                     r  frame_buffer/mem_reg_10_0/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.444    11.444 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.911    13.355    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.446 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         1.628    15.074    frame_buffer/clk_IBUF_BUFG
    RAMB36_X3Y14         RAMB36E1                                     r  frame_buffer/mem_reg_10_0/CLKARDCLK
                         clock pessimism              0.180    15.255    
                         clock uncertainty           -0.035    15.219    
    RAMB36_X3Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    14.776    frame_buffer/mem_reg_10_0
  -------------------------------------------------------------------
                         required time                         14.776    
                         arrival time                         -12.277    
  -------------------------------------------------------------------
                         slack                                  2.499    

Slack (MET) :             2.548ns  (required time - arrival time)
  Source:                 cpu1/M_reg_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frame_buffer/mem_reg_12_0/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        6.785ns  (logic 1.222ns (18.009%)  route 5.563ns (81.991%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.161ns = ( 15.161 - 10.000 ) 
    Source Clock Delay      (SCD):    5.246ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.515     1.515 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.016     3.531    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.627 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         1.619     5.246    cpu1/clk_IBUF_BUFG
    SLICE_X65Y105        FDRE                                         r  cpu1/M_reg_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y105        FDRE (Prop_fdre_C_Q)         0.419     5.665 r  cpu1/M_reg_q_reg[4]/Q
                         net (fo=5, routed)           1.016     6.680    cpu1/M_reg_q_reg_n_0_[4]
    SLICE_X66Y105        LUT6 (Prop_lut6_I3_O)        0.299     6.979 r  cpu1/M_reg_q[107]_i_2__0/O
                         net (fo=9, routed)           0.715     7.694    cpu1/M_reg_q[107]_i_2__0_n_0
    SLICE_X68Y106        LUT5 (Prop_lut5_I2_O)        0.150     7.844 f  cpu1/mem_reg_0_0_i_38/O
                         net (fo=16, routed)          0.900     8.745    cpu1/M_frame_buffer_waddr[16]
    SLICE_X67Y106        LUT5 (Prop_lut5_I4_O)        0.354     9.099 r  cpu1/mem_reg_12_0_i_3/O
                         net (fo=9, routed)           2.933    12.031    frame_buffer/mem_reg_13_8_2[0]
    RAMB36_X1Y30         RAMB36E1                                     r  frame_buffer/mem_reg_12_0/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.444    11.444 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.911    13.355    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.446 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         1.715    15.161    frame_buffer/clk_IBUF_BUFG
    RAMB36_X1Y30         RAMB36E1                                     r  frame_buffer/mem_reg_12_0/CLKARDCLK
                         clock pessimism              0.187    15.348    
                         clock uncertainty           -0.035    15.313    
    RAMB36_X1Y30         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.734    14.579    frame_buffer/mem_reg_12_0
  -------------------------------------------------------------------
                         required time                         14.579    
                         arrival time                         -12.031    
  -------------------------------------------------------------------
                         slack                                  2.548    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 vga_screen_counter/x_dim/M_ctr_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/M_x_keep_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.865ns  (logic 0.530ns (61.246%)  route 0.335ns (38.754%))
  Logic Levels:           0  
  Clock Path Skew:        0.632ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.245ns
    Source Clock Delay      (SCD):    4.542ns
    Clock Pessimism Removal (CPR):    0.071ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.444     1.444 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.327     3.771    cpu0/clk_IBUF
    SLICE_X63Y104        LUT3 (Prop_lut3_I2_O)        0.095     3.866 r  cpu0/M_ctr_q[9]_i_2__0/O
                         net (fo=10, routed)          0.676     4.542    vga_screen_counter/x_dim/CLK
    SLICE_X69Y109        FDRE                                         r  vga_screen_counter/x_dim/M_ctr_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y109        FDRE (Prop_fdre_C_Q)         0.530     5.072 r  vga_screen_counter/x_dim/M_ctr_q_reg[7]/Q
                         net (fo=7, routed)           0.335     5.407    cpu0/M_x_keep_q_reg[9]_0[7]
    SLICE_X68Y108        FDRE                                         r  cpu0/M_x_keep_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.515     1.515 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.016     3.531    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.627 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         1.618     5.245    cpu0/clk_IBUF_BUFG
    SLICE_X68Y108        FDRE                                         r  cpu0/M_x_keep_q_reg[7]/C
                         clock pessimism             -0.071     5.174    
    SLICE_X68Y108        FDRE (Hold_fdre_C_D)         0.196     5.370    cpu0/M_x_keep_q_reg[7]
  -------------------------------------------------------------------
                         required time                         -5.370    
                         arrival time                           5.407    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 vga_screen_counter/x_dim/M_ctr_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/M_x_keep_q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.838ns  (logic 0.530ns (63.254%)  route 0.308ns (36.746%))
  Logic Levels:           0  
  Clock Path Skew:        0.537ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.245ns
    Source Clock Delay      (SCD):    4.636ns
    Clock Pessimism Removal (CPR):    0.071ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.444     1.444 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.327     3.771    cpu0/clk_IBUF
    SLICE_X63Y104        LUT3 (Prop_lut3_I2_O)        0.095     3.866 r  cpu0/M_ctr_q[9]_i_2__0/O
                         net (fo=10, routed)          0.770     4.636    vga_screen_counter/x_dim/CLK
    SLICE_X69Y108        FDRE                                         r  vga_screen_counter/x_dim/M_ctr_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y108        FDRE (Prop_fdre_C_Q)         0.530     5.166 r  vga_screen_counter/x_dim/M_ctr_q_reg[9]/Q
                         net (fo=4, routed)           0.308     5.474    cpu0/M_x_keep_q_reg[9]_0[9]
    SLICE_X68Y108        FDRE                                         r  cpu0/M_x_keep_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.515     1.515 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.016     3.531    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.627 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         1.618     5.245    cpu0/clk_IBUF_BUFG
    SLICE_X68Y108        FDRE                                         r  cpu0/M_x_keep_q_reg[9]/C
                         clock pessimism             -0.071     5.174    
    SLICE_X68Y108        FDRE (Hold_fdre_C_D)         0.199     5.373    cpu0/M_x_keep_q_reg[9]
  -------------------------------------------------------------------
                         required time                         -5.373    
                         arrival time                           5.474    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 vga_screen_counter/x_dim/M_ctr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu1/M_x_keep_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.840ns  (logic 0.530ns (63.130%)  route 0.310ns (36.870%))
  Logic Levels:           0  
  Clock Path Skew:        0.537ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.245ns
    Source Clock Delay      (SCD):    4.636ns
    Clock Pessimism Removal (CPR):    0.071ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.444     1.444 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.327     3.771    cpu0/clk_IBUF
    SLICE_X63Y104        LUT3 (Prop_lut3_I2_O)        0.095     3.866 r  cpu0/M_ctr_q[9]_i_2__0/O
                         net (fo=10, routed)          0.770     4.636    vga_screen_counter/x_dim/CLK
    SLICE_X69Y108        FDRE                                         r  vga_screen_counter/x_dim/M_ctr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y108        FDRE (Prop_fdre_C_Q)         0.530     5.166 r  vga_screen_counter/x_dim/M_ctr_q_reg[0]/Q
                         net (fo=10, routed)          0.310     5.476    cpu1/M_x_keep_q_reg[9]_0[0]
    SLICE_X67Y108        FDRE                                         r  cpu1/M_x_keep_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.515     1.515 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.016     3.531    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.627 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         1.618     5.245    cpu1/clk_IBUF_BUFG
    SLICE_X67Y108        FDRE                                         r  cpu1/M_x_keep_q_reg[0]/C
                         clock pessimism             -0.071     5.174    
    SLICE_X67Y108        FDRE (Hold_fdre_C_D)         0.192     5.366    cpu1/M_x_keep_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -5.366    
                         arrival time                           5.476    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 vga_screen_counter/x_dim/M_ctr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/M_x_keep_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.996ns  (logic 0.530ns (53.219%)  route 0.466ns (46.781%))
  Logic Levels:           0  
  Clock Path Skew:        0.632ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.245ns
    Source Clock Delay      (SCD):    4.542ns
    Clock Pessimism Removal (CPR):    0.071ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.444     1.444 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.327     3.771    cpu0/clk_IBUF
    SLICE_X63Y104        LUT3 (Prop_lut3_I2_O)        0.095     3.866 r  cpu0/M_ctr_q[9]_i_2__0/O
                         net (fo=10, routed)          0.676     4.542    vga_screen_counter/x_dim/CLK
    SLICE_X68Y109        FDRE                                         r  vga_screen_counter/x_dim/M_ctr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y109        FDRE (Prop_fdre_C_Q)         0.530     5.072 r  vga_screen_counter/x_dim/M_ctr_q_reg[2]/Q
                         net (fo=8, routed)           0.466     5.538    cpu0/M_x_keep_q_reg[9]_0[2]
    SLICE_X66Y108        FDRE                                         r  cpu0/M_x_keep_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.515     1.515 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.016     3.531    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.627 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         1.618     5.245    cpu0/clk_IBUF_BUFG
    SLICE_X66Y108        FDRE                                         r  cpu0/M_x_keep_q_reg[2]/C
                         clock pessimism             -0.071     5.174    
    SLICE_X66Y108        FDRE (Hold_fdre_C_D)         0.243     5.417    cpu0/M_x_keep_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -5.417    
                         arrival time                           5.538    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 vga_screen_counter/x_dim/M_ctr_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/M_x_keep_q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.814ns  (logic 0.500ns (61.390%)  route 0.314ns (38.610%))
  Logic Levels:           0  
  Clock Path Skew:        0.632ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.245ns
    Source Clock Delay      (SCD):    4.542ns
    Clock Pessimism Removal (CPR):    0.071ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.444     1.444 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.327     3.771    cpu0/clk_IBUF
    SLICE_X63Y104        LUT3 (Prop_lut3_I2_O)        0.095     3.866 r  cpu0/M_ctr_q[9]_i_2__0/O
                         net (fo=10, routed)          0.676     4.542    vga_screen_counter/x_dim/CLK
    SLICE_X69Y109        FDRE                                         r  vga_screen_counter/x_dim/M_ctr_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y109        FDRE (Prop_fdre_C_Q)         0.500     5.042 r  vga_screen_counter/x_dim/M_ctr_q_reg[8]/Q
                         net (fo=5, routed)           0.314     5.357    cpu0/M_x_keep_q_reg[9]_0[8]
    SLICE_X68Y107        FDRE                                         r  cpu0/M_x_keep_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.515     1.515 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.016     3.531    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.627 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         1.618     5.245    cpu0/clk_IBUF_BUFG
    SLICE_X68Y107        FDRE                                         r  cpu0/M_x_keep_q_reg[8]/C
                         clock pessimism             -0.071     5.174    
    SLICE_X68Y107        FDRE (Hold_fdre_C_D)         0.060     5.234    cpu0/M_x_keep_q_reg[8]
  -------------------------------------------------------------------
                         required time                         -5.234    
                         arrival time                           5.357    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 vga_screen_counter/x_dim/M_ctr_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu1/M_x_keep_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.959ns  (logic 0.530ns (55.288%)  route 0.429ns (44.712%))
  Logic Levels:           0  
  Clock Path Skew:        0.632ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.245ns
    Source Clock Delay      (SCD):    4.542ns
    Clock Pessimism Removal (CPR):    0.071ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.444     1.444 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.327     3.771    cpu0/clk_IBUF
    SLICE_X63Y104        LUT3 (Prop_lut3_I2_O)        0.095     3.866 r  cpu0/M_ctr_q[9]_i_2__0/O
                         net (fo=10, routed)          0.676     4.542    vga_screen_counter/x_dim/CLK
    SLICE_X69Y109        FDRE                                         r  vga_screen_counter/x_dim/M_ctr_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y109        FDRE (Prop_fdre_C_Q)         0.530     5.072 r  vga_screen_counter/x_dim/M_ctr_q_reg[7]/Q
                         net (fo=7, routed)           0.429     5.501    cpu1/M_x_keep_q_reg[9]_0[7]
    SLICE_X67Y108        FDRE                                         r  cpu1/M_x_keep_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.515     1.515 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.016     3.531    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.627 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         1.618     5.245    cpu1/clk_IBUF_BUFG
    SLICE_X67Y108        FDRE                                         r  cpu1/M_x_keep_q_reg[7]/C
                         clock pessimism             -0.071     5.174    
    SLICE_X67Y108        FDRE (Hold_fdre_C_D)         0.196     5.370    cpu1/M_x_keep_q_reg[7]
  -------------------------------------------------------------------
                         required time                         -5.370    
                         arrival time                           5.501    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 vga_screen_counter/x_dim/M_ctr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_screen_counter/x_dim/M_ctr_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.248ns (76.311%)  route 0.077ns (23.689%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.270ns
    Source Clock Delay      (SCD):    1.843ns
    Clock Pessimism Removal (CPR):    0.413ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.193     1.476    cpu0/clk_IBUF
    SLICE_X63Y104        LUT3 (Prop_lut3_I2_O)        0.048     1.524 r  cpu0/M_ctr_q[9]_i_2__0/O
                         net (fo=10, routed)          0.320     1.843    vga_screen_counter/x_dim/CLK
    SLICE_X68Y109        FDRE                                         r  vga_screen_counter/x_dim/M_ctr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y109        FDRE (Prop_fdre_C_Q)         0.203     2.046 r  vga_screen_counter/x_dim/M_ctr_q_reg[1]/Q
                         net (fo=9, routed)           0.077     2.123    vga_screen_counter/x_dim/Q[1]
    SLICE_X69Y109        LUT6 (Prop_lut6_I4_O)        0.045     2.168 r  vga_screen_counter/x_dim/M_ctr_q[4]_i_1__1/O
                         net (fo=1, routed)           0.000     2.168    vga_screen_counter/x_dim/M_ctr_d[4]
    SLICE_X69Y109        FDRE                                         r  vga_screen_counter/x_dim/M_ctr_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.374     1.845    cpu0/clk_IBUF
    SLICE_X63Y104        LUT3 (Prop_lut3_I2_O)        0.060     1.905 r  cpu0/M_ctr_q[9]_i_2__0/O
                         net (fo=10, routed)          0.365     2.270    vga_screen_counter/x_dim/CLK
    SLICE_X69Y109        FDRE                                         r  vga_screen_counter/x_dim/M_ctr_q_reg[4]/C
                         clock pessimism             -0.413     1.856    
    SLICE_X69Y109        FDRE (Hold_fdre_C_D)         0.169     2.025    vga_screen_counter/x_dim/M_ctr_q_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.025    
                         arrival time                           2.168    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 vga_screen_counter/x_dim/M_ctr_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_screen_counter/x_dim/M_ctr_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.248ns (61.181%)  route 0.157ns (38.819%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.310ns
    Source Clock Delay      (SCD):    1.843ns
    Clock Pessimism Removal (CPR):    0.403ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.193     1.476    cpu0/clk_IBUF
    SLICE_X63Y104        LUT3 (Prop_lut3_I2_O)        0.048     1.524 r  cpu0/M_ctr_q[9]_i_2__0/O
                         net (fo=10, routed)          0.320     1.843    vga_screen_counter/x_dim/CLK
    SLICE_X69Y109        FDRE                                         r  vga_screen_counter/x_dim/M_ctr_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y109        FDRE (Prop_fdre_C_Q)         0.203     2.046 f  vga_screen_counter/x_dim/M_ctr_q_reg[7]/Q
                         net (fo=7, routed)           0.157     2.204    vga_screen_counter/x_dim/Q[7]
    SLICE_X69Y108        LUT6 (Prop_lut6_I2_O)        0.045     2.249 r  vga_screen_counter/x_dim/M_ctr_q[0]_i_1__1/O
                         net (fo=1, routed)           0.000     2.249    vga_screen_counter/x_dim/M_ctr_d[0]
    SLICE_X69Y108        FDRE                                         r  vga_screen_counter/x_dim/M_ctr_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.374     1.845    cpu0/clk_IBUF
    SLICE_X63Y104        LUT3 (Prop_lut3_I2_O)        0.060     1.905 r  cpu0/M_ctr_q[9]_i_2__0/O
                         net (fo=10, routed)          0.405     2.310    vga_screen_counter/x_dim/CLK
    SLICE_X69Y108        FDRE                                         r  vga_screen_counter/x_dim/M_ctr_q_reg[0]/C
                         clock pessimism             -0.403     1.907    
    SLICE_X69Y108        FDRE (Hold_fdre_C_D)         0.170     2.077    vga_screen_counter/x_dim/M_ctr_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.077    
                         arrival time                           2.249    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 vga_screen_counter/x_dim/M_ctr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/M_x_keep_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.912ns  (logic 0.530ns (58.127%)  route 0.382ns (41.873%))
  Logic Levels:           0  
  Clock Path Skew:        0.537ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.245ns
    Source Clock Delay      (SCD):    4.636ns
    Clock Pessimism Removal (CPR):    0.071ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.444     1.444 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.327     3.771    cpu0/clk_IBUF
    SLICE_X63Y104        LUT3 (Prop_lut3_I2_O)        0.095     3.866 r  cpu0/M_ctr_q[9]_i_2__0/O
                         net (fo=10, routed)          0.770     4.636    vga_screen_counter/x_dim/CLK
    SLICE_X69Y108        FDRE                                         r  vga_screen_counter/x_dim/M_ctr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y108        FDRE (Prop_fdre_C_Q)         0.530     5.166 r  vga_screen_counter/x_dim/M_ctr_q_reg[0]/Q
                         net (fo=10, routed)          0.382     5.548    cpu0/M_x_keep_q_reg[9]_0[0]
    SLICE_X68Y108        FDRE                                         r  cpu0/M_x_keep_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.515     1.515 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.016     3.531    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.627 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         1.618     5.245    cpu0/clk_IBUF_BUFG
    SLICE_X68Y108        FDRE                                         r  cpu0/M_x_keep_q_reg[0]/C
                         clock pessimism             -0.071     5.174    
    SLICE_X68Y108        FDRE (Hold_fdre_C_D)         0.192     5.366    cpu0/M_x_keep_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -5.366    
                         arrival time                           5.548    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 cpu0/M_halt_q_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cpu0/M_reg_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.378%)  route 0.133ns (41.622%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.283     0.283 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.640     0.923    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.949 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         0.564     1.512    cpu0/clk_IBUF_BUFG
    SLICE_X63Y105        FDSE                                         r  cpu0/M_halt_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y105        FDSE (Prop_fdse_C_Q)         0.141     1.653 r  cpu0/M_halt_q_reg/Q
                         net (fo=7, routed)           0.133     1.786    cpu0/M_halt_q
    SLICE_X62Y105        LUT6 (Prop_lut6_I3_O)        0.045     1.831 r  cpu0/M_reg_q[3]_i_1__0/O
                         net (fo=1, routed)           0.000     1.831    cpu0/M_reg_q[3]_i_1__0_n_0
    SLICE_X62Y105        FDRE                                         r  cpu0/M_reg_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.471     0.471 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.695     1.166    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.195 r  clk_IBUF_BUFG_inst/O
                         net (fo=187, routed)         0.834     2.029    cpu0/clk_IBUF_BUFG
    SLICE_X62Y105        FDRE                                         r  cpu0/M_reg_q_reg[3]/C
                         clock pessimism             -0.504     1.525    
    SLICE_X62Y105        FDRE (Hold_fdre_C_D)         0.120     1.645    cpu0/M_reg_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.645    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.186    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X3Y24   frame_buffer/mem_reg_0_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X2Y21   frame_buffer/mem_reg_0_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X3Y22   frame_buffer/mem_reg_0_8/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X3Y14   frame_buffer/mem_reg_10_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X2Y13   frame_buffer/mem_reg_10_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X1Y15   frame_buffer/mem_reg_10_8/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X3Y15   frame_buffer/mem_reg_11_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X2Y14   frame_buffer/mem_reg_11_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X1Y16   frame_buffer/mem_reg_11_8/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X1Y30   frame_buffer/mem_reg_12_0/CLKARDCLK
Low Pulse Width   Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X63Y105  cpu0/M_halt_q_reg/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X63Y105  cpu0/M_halt_q_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X63Y106  cpu0/M_ready_state_q_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X63Y106  cpu0/M_ready_state_q_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X61Y106  cpu0/M_reg_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X61Y106  cpu0/M_reg_q_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X63Y105  cpu0/M_reg_q_reg[107]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X63Y105  cpu0/M_reg_q_reg[107]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X61Y106  cpu0/M_reg_q_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X61Y106  cpu0/M_reg_q_reg[1]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X63Y105  cpu0/M_halt_q_reg/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X63Y105  cpu0/M_halt_q_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X63Y106  cpu0/M_ready_state_q_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X63Y106  cpu0/M_ready_state_q_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X61Y106  cpu0/M_reg_q_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X61Y106  cpu0/M_reg_q_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X63Y105  cpu0/M_reg_q_reg[107]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X63Y105  cpu0/M_reg_q_reg[107]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X61Y106  cpu0/M_reg_q_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X61Y106  cpu0/M_reg_q_reg[1]/C



