Analysis & Synthesis report for DE2_115_CAMERA
Wed May 16 23:50:52 2012
Quartus II 32-bit Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |DE2_115_CAMERA|I2C_CCD_Config:u8|mSetup_ST
 12. Registers Removed During Synthesis
 13. Removed Registers Triggering Further Register Optimizations
 14. General Register Statistics
 15. Inverted Register Statistics
 16. Multiplexer Restructuring Statistics (Restructuring Performed)
 17. Source assignments for RAW2RGB:u4|Line_Buffer:L1|altshift_taps:altshift_taps_component|shift_taps_4cs:auto_generated|altsyncram_bka1:altsyncram2
 18. Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated
 19. Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p
 20. Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p
 21. Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram
 22. Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp
 23. Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp
 24. Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp
 25. Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13
 26. Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp
 27. Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16
 28. Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated
 29. Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p
 30. Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p
 31. Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram
 32. Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp
 33. Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp
 34. Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp
 35. Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13
 36. Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp
 37. Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16
 38. Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated
 39. Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p
 40. Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p
 41. Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram
 42. Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp
 43. Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12
 44. Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp
 45. Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp
 46. Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp
 47. Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15
 48. Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated
 49. Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p
 50. Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p
 51. Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram
 52. Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp
 53. Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12
 54. Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp
 55. Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp
 56. Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp
 57. Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15
 58. Source assignments for Sobel:sobel0|LineBuffer_3:b0|altshift_taps:altshift_taps_component|shift_taps_7mn:auto_generated|altsyncram_8o81:altsyncram2
 59. Source assignments for Sobel:sobel0|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated
 60. Source assignments for Sobel:sobel0|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1|dffpipe_b3c:pre_result
 61. Source assignments for Sobel:sobel0|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|dffpipe_b3c:pre_result
 62. Source assignments for Sobel:sobel0|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_qe91:ded_mult3|dffpipe_b3c:pre_result
 63. Source assignments for Sobel:sobel0|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated
 64. Source assignments for Sobel:sobel0|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1|dffpipe_b3c:pre_result
 65. Source assignments for Sobel:sobel0|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|dffpipe_b3c:pre_result
 66. Source assignments for Sobel:sobel0|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_qe91:ded_mult3|dffpipe_b3c:pre_result
 67. Source assignments for Sobel:sobel0|MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated
 68. Source assignments for Sobel:sobel0|MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1|dffpipe_b3c:pre_result
 69. Source assignments for Sobel:sobel0|MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|dffpipe_b3c:pre_result
 70. Source assignments for Sobel:sobel0|MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_qe91:ded_mult3|dffpipe_b3c:pre_result
 71. Source assignments for Sobel:sobel0|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated
 72. Source assignments for Sobel:sobel0|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1|dffpipe_b3c:pre_result
 73. Source assignments for Sobel:sobel0|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|dffpipe_b3c:pre_result
 74. Source assignments for Sobel:sobel0|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_qe91:ded_mult3|dffpipe_b3c:pre_result
 75. Source assignments for Sobel:sobel0|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated
 76. Source assignments for Sobel:sobel0|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1|dffpipe_b3c:pre_result
 77. Source assignments for Sobel:sobel0|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|dffpipe_b3c:pre_result
 78. Source assignments for Sobel:sobel0|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_qe91:ded_mult3|dffpipe_b3c:pre_result
 79. Source assignments for Sobel:sobel0|MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated
 80. Source assignments for Sobel:sobel0|MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1|dffpipe_b3c:pre_result
 81. Source assignments for Sobel:sobel0|MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|dffpipe_b3c:pre_result
 82. Source assignments for Sobel:sobel0|MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_qe91:ded_mult3|dffpipe_b3c:pre_result
 83. Source assignments for Sobel:sobel0|PA_3:pa0|parallel_add:parallel_add_component|par_add_o9f:auto_generated
 84. Source assignments for Sobel:sobel0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated
 85. Source assignments for Sobel:sobel0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay
 86. Source assignments for Sobel:sobel0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[15]
 87. Source assignments for Sobel:sobel0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[14]
 88. Source assignments for Sobel:sobel0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[13]
 89. Source assignments for Sobel:sobel0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[12]
 90. Source assignments for Sobel:sobel0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[11]
 91. Source assignments for Sobel:sobel0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[10]
 92. Source assignments for Sobel:sobel0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[9]
 93. Source assignments for Sobel:sobel0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[8]
 94. Source assignments for Sobel:sobel0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[7]
 95. Source assignments for Sobel:sobel0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[6]
 96. Source assignments for Sobel:sobel0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[5]
 97. Source assignments for Sobel:sobel0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[4]
 98. Source assignments for Sobel:sobel0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[3]
 99. Source assignments for Sobel:sobel0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[2]
100. Source assignments for Sobel:sobel0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[1]
101. Source assignments for Sobel:sobel0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[0]
102. Source assignments for Sobel:sobel0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[15]
103. Source assignments for Sobel:sobel0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[14]
104. Source assignments for Sobel:sobel0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[13]
105. Source assignments for Sobel:sobel0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[12]
106. Source assignments for Sobel:sobel0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]
107. Source assignments for Sobel:sobel0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[10]
108. Source assignments for Sobel:sobel0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[9]
109. Source assignments for Sobel:sobel0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[8]
110. Source assignments for Sobel:sobel0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[7]
111. Source assignments for Sobel:sobel0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[6]
112. Source assignments for Sobel:sobel0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[5]
113. Source assignments for Sobel:sobel0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[4]
114. Source assignments for Sobel:sobel0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[3]
115. Source assignments for Sobel:sobel0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[2]
116. Source assignments for Sobel:sobel0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[1]
117. Source assignments for Sobel:sobel0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[0]
118. Source assignments for Sobel:sobel0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:q_final_dff
119. Source assignments for Sobel:sobel0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_final_dff
120. Parameter Settings for User Entity Instance: CCD_Capture:u3
121. Parameter Settings for User Entity Instance: RAW2RGB:u4|Line_Buffer:L1|altshift_taps:altshift_taps_component
122. Parameter Settings for User Entity Instance: sdram_pll:u6|altpll:altpll_component
123. Parameter Settings for User Entity Instance: Sdram_Control:u7
124. Parameter Settings for User Entity Instance: Sdram_Control:u7|control_interface:u_control_interface
125. Parameter Settings for User Entity Instance: Sdram_Control:u7|command:u_command
126. Parameter Settings for User Entity Instance: Sdram_Control:u7|sdr_data_path:u_sdr_data_path
127. Parameter Settings for User Entity Instance: Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component
128. Parameter Settings for User Entity Instance: Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component
129. Parameter Settings for User Entity Instance: Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component
130. Parameter Settings for User Entity Instance: Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component
131. Parameter Settings for User Entity Instance: I2C_CCD_Config:u8
132. Parameter Settings for User Entity Instance: Sobel:sobel0
133. Parameter Settings for User Entity Instance: Sobel:sobel0|LineBuffer_3:b0|altshift_taps:altshift_taps_component
134. Parameter Settings for User Entity Instance: Sobel:sobel0|MAC_3:x0|altmult_add:ALTMULT_ADD_component
135. Parameter Settings for User Entity Instance: Sobel:sobel0|MAC_3:x1|altmult_add:ALTMULT_ADD_component
136. Parameter Settings for User Entity Instance: Sobel:sobel0|MAC_3:x2|altmult_add:ALTMULT_ADD_component
137. Parameter Settings for User Entity Instance: Sobel:sobel0|MAC_3:y0|altmult_add:ALTMULT_ADD_component
138. Parameter Settings for User Entity Instance: Sobel:sobel0|MAC_3:y1|altmult_add:ALTMULT_ADD_component
139. Parameter Settings for User Entity Instance: Sobel:sobel0|MAC_3:y2|altmult_add:ALTMULT_ADD_component
140. Parameter Settings for User Entity Instance: Sobel:sobel0|PA_3:pa0|parallel_add:parallel_add_component
141. Parameter Settings for User Entity Instance: Sobel:sobel0|PA_3:pa1|parallel_add:parallel_add_component
142. Parameter Settings for User Entity Instance: Sobel:sobel0|SQRT:sqrt0|altsqrt:altsqrt_component
143. Parameter Settings for User Entity Instance: VGA_Controller:u1
144. Parameter Settings for Inferred Entity Instance: Sobel:sobel0|lpm_mult:Mult1
145. Parameter Settings for Inferred Entity Instance: Sobel:sobel0|lpm_mult:Mult0
146. altshift_taps Parameter Settings by Entity Instance
147. altpll Parameter Settings by Entity Instance
148. altmult_add Parameter Settings by Entity Instance
149. lpm_mult Parameter Settings by Entity Instance
150. Port Connectivity Checks: "VGA_Controller:u1"
151. Port Connectivity Checks: "Sobel:sobel0|SQRT:sqrt0"
152. Port Connectivity Checks: "Sobel:sobel0|MAC_3:y2"
153. Port Connectivity Checks: "Sobel:sobel0|MAC_3:y1"
154. Port Connectivity Checks: "Sobel:sobel0|MAC_3:y0"
155. Port Connectivity Checks: "Sobel:sobel0|MAC_3:x2"
156. Port Connectivity Checks: "Sobel:sobel0|MAC_3:x1"
157. Port Connectivity Checks: "Sobel:sobel0|MAC_3:x0"
158. Port Connectivity Checks: "Sobel:sobel0|LineBuffer_3:b0"
159. Port Connectivity Checks: "I2C_CCD_Config:u8|I2C_Controller:u0"
160. Port Connectivity Checks: "Sdram_Control:u7|sdr_data_path:u_sdr_data_path"
161. Port Connectivity Checks: "Sdram_Control:u7|control_interface:u_control_interface"
162. Port Connectivity Checks: "Sdram_Control:u7"
163. Port Connectivity Checks: "sdram_pll:u6"
164. Port Connectivity Checks: "RAW2RGB:u4|Line_Buffer:L1"
165. Port Connectivity Checks: "RAW2RGB:u4"
166. Elapsed Time Per Partition
167. Analysis & Synthesis Messages
168. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2011 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                       ;
+------------------------------------+-----------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed May 16 23:50:51 2012         ;
; Quartus II 32-bit Version          ; 11.1 Build 259 01/25/2012 SP 2 SJ Web Edition ;
; Revision Name                      ; DE2_115_CAMERA                                ;
; Top-level Entity Name              ; DE2_115_CAMERA                                ;
; Family                             ; Cyclone IV E                                  ;
; Total logic elements               ; 2,495                                         ;
;     Total combinational functions  ; 1,979                                         ;
;     Dedicated logic registers      ; 1,430                                         ;
; Total registers                    ; 1430                                          ;
; Total pins                         ; 428                                           ;
; Total virtual pins                 ; 0                                             ;
; Total memory bits                  ; 68,360                                        ;
; Embedded Multiplier 9-bit elements ; 30                                            ;
; Total PLLs                         ; 1                                             ;
+------------------------------------+-----------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                                      ; DE2_115_CAMERA     ; DE2_115_CAMERA     ;
; Family name                                                                ; Cyclone IV E       ; Stratix II         ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 3                  ; 3                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                          ;
+-----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------------------------------------+
; File Name with User-Entered Path  ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                               ;
+-----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------------------------------------+
; v/Sobel.v                         ; yes             ; User Verilog HDL File        ; /home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/v/Sobel.v                         ;
; v/SQRT.v                          ; yes             ; User Wizard-Generated File   ; /home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/v/SQRT.v                          ;
; v/PA_3.v                          ; yes             ; User Wizard-Generated File   ; /home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/v/PA_3.v                          ;
; v/MAC_3.v                         ; yes             ; User Wizard-Generated File   ; /home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/v/MAC_3.v                         ;
; v/LineBuffer_3.v                  ; yes             ; User Wizard-Generated File   ; /home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/v/LineBuffer_3.v                  ;
; Sdram_Control/command.v           ; yes             ; User Verilog HDL File        ; /home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/Sdram_Control/command.v           ;
; Sdram_Control/control_interface.v ; yes             ; User Verilog HDL File        ; /home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/Sdram_Control/control_interface.v ;
; Sdram_Control/sdr_data_path.v     ; yes             ; User Verilog HDL File        ; /home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/Sdram_Control/sdr_data_path.v     ;
; Sdram_Control/Sdram_Control.v     ; yes             ; User Verilog HDL File        ; /home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/Sdram_Control/Sdram_Control.v     ;
; Sdram_Control/Sdram_Params.h      ; yes             ; User Unspecified File        ; /home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/Sdram_Control/Sdram_Params.h      ;
; Sdram_Control/Sdram_RD_FIFO.v     ; yes             ; User Wizard-Generated File   ; /home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/Sdram_Control/Sdram_RD_FIFO.v     ;
; Sdram_Control/Sdram_WR_FIFO.v     ; yes             ; User Wizard-Generated File   ; /home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/Sdram_Control/Sdram_WR_FIFO.v     ;
; v/CCD_Capture.v                   ; yes             ; User Verilog HDL File        ; /home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/v/CCD_Capture.v                   ;
; v/I2C_CCD_Config.v                ; yes             ; User Verilog HDL File        ; /home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/v/I2C_CCD_Config.v                ;
; v/I2C_Controller.v                ; yes             ; User Verilog HDL File        ; /home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/v/I2C_Controller.v                ;
; v/Line_Buffer.v                   ; yes             ; User Wizard-Generated File   ; /home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/v/Line_Buffer.v                   ;
; v/RAW2RGB.v                       ; yes             ; User Verilog HDL File        ; /home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/v/RAW2RGB.v                       ;
; v/Reset_Delay.v                   ; yes             ; User Verilog HDL File        ; /home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/v/Reset_Delay.v                   ;
; v/SEG7_LUT.v                      ; yes             ; User Verilog HDL File        ; /home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/v/SEG7_LUT.v                      ;
; v/SEG7_LUT_8.v                    ; yes             ; User Verilog HDL File        ; /home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/v/SEG7_LUT_8.v                    ;
; v/VGA_Controller.v                ; yes             ; User Verilog HDL File        ; /home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/v/VGA_Controller.v                ;
; v/sdram_pll.v                     ; yes             ; User Wizard-Generated File   ; /home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/v/sdram_pll.v                     ;
; VGA_Param.h                       ; yes             ; User Unspecified File        ; /home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/VGA_Param.h                       ;
; DE2_115_CAMERA.v                  ; yes             ; User Verilog HDL File        ; /home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/DE2_115_CAMERA.v                  ;
; altshift_taps.tdf                 ; yes             ; Megafunction                 ; /home/raul/altera/11.1sp2/quartus/libraries/megafunctions/altshift_taps.tdf                                ;
; altdpram.inc                      ; yes             ; Megafunction                 ; /home/raul/altera/11.1sp2/quartus/libraries/megafunctions/altdpram.inc                                     ;
; lpm_counter.inc                   ; yes             ; Megafunction                 ; /home/raul/altera/11.1sp2/quartus/libraries/megafunctions/lpm_counter.inc                                  ;
; lpm_compare.inc                   ; yes             ; Megafunction                 ; /home/raul/altera/11.1sp2/quartus/libraries/megafunctions/lpm_compare.inc                                  ;
; lpm_constant.inc                  ; yes             ; Megafunction                 ; /home/raul/altera/11.1sp2/quartus/libraries/megafunctions/lpm_constant.inc                                 ;
; db/shift_taps_4cs.tdf             ; yes             ; Auto-Generated Megafunction  ; /home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/db/shift_taps_4cs.tdf             ;
; db/altsyncram_bka1.tdf            ; yes             ; Auto-Generated Megafunction  ; /home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/db/altsyncram_bka1.tdf            ;
; db/cntr_auf.tdf                   ; yes             ; Auto-Generated Megafunction  ; /home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/db/cntr_auf.tdf                   ;
; db/cmpr_7ic.tdf                   ; yes             ; Auto-Generated Megafunction  ; /home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/db/cmpr_7ic.tdf                   ;
; altpll.tdf                        ; yes             ; Megafunction                 ; /home/raul/altera/11.1sp2/quartus/libraries/megafunctions/altpll.tdf                                       ;
; aglobal111.inc                    ; yes             ; Megafunction                 ; /home/raul/altera/11.1sp2/quartus/libraries/megafunctions/aglobal111.inc                                   ;
; stratix_pll.inc                   ; yes             ; Megafunction                 ; /home/raul/altera/11.1sp2/quartus/libraries/megafunctions/stratix_pll.inc                                  ;
; stratixii_pll.inc                 ; yes             ; Megafunction                 ; /home/raul/altera/11.1sp2/quartus/libraries/megafunctions/stratixii_pll.inc                                ;
; cycloneii_pll.inc                 ; yes             ; Megafunction                 ; /home/raul/altera/11.1sp2/quartus/libraries/megafunctions/cycloneii_pll.inc                                ;
; db/altpll_f423.tdf                ; yes             ; Auto-Generated Megafunction  ; /home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/db/altpll_f423.tdf                ;
; dcfifo_mixed_widths.tdf           ; yes             ; Megafunction                 ; /home/raul/altera/11.1sp2/quartus/libraries/megafunctions/dcfifo_mixed_widths.tdf                          ;
; db/dcfifo_lhh1.tdf                ; yes             ; Auto-Generated Megafunction  ; /home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/db/dcfifo_lhh1.tdf                ;
; db/a_gray2bin_ugb.tdf             ; yes             ; Auto-Generated Megafunction  ; /home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/db/a_gray2bin_ugb.tdf             ;
; db/a_graycounter_t57.tdf          ; yes             ; Auto-Generated Megafunction  ; /home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/db/a_graycounter_t57.tdf          ;
; db/a_graycounter_ojc.tdf          ; yes             ; Auto-Generated Megafunction  ; /home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/db/a_graycounter_ojc.tdf          ;
; db/altsyncram_rj31.tdf            ; yes             ; Auto-Generated Megafunction  ; /home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/db/altsyncram_rj31.tdf            ;
; db/dffpipe_gd9.tdf                ; yes             ; Auto-Generated Megafunction  ; /home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/db/dffpipe_gd9.tdf                ;
; db/alt_synch_pipe_ikd.tdf         ; yes             ; Auto-Generated Megafunction  ; /home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/db/alt_synch_pipe_ikd.tdf         ;
; db/dffpipe_hd9.tdf                ; yes             ; Auto-Generated Megafunction  ; /home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/db/dffpipe_hd9.tdf                ;
; db/alt_synch_pipe_jkd.tdf         ; yes             ; Auto-Generated Megafunction  ; /home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/db/alt_synch_pipe_jkd.tdf         ;
; db/dffpipe_id9.tdf                ; yes             ; Auto-Generated Megafunction  ; /home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/db/dffpipe_id9.tdf                ;
; db/cmpr_f66.tdf                   ; yes             ; Auto-Generated Megafunction  ; /home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/db/cmpr_f66.tdf                   ;
; db/cntr_54e.tdf                   ; yes             ; Auto-Generated Megafunction  ; /home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/db/cntr_54e.tdf                   ;
; db/dcfifo_dih1.tdf                ; yes             ; Auto-Generated Megafunction  ; /home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/db/dcfifo_dih1.tdf                ;
; db/a_graycounter_s57.tdf          ; yes             ; Auto-Generated Megafunction  ; /home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/db/a_graycounter_s57.tdf          ;
; db/a_graycounter_pjc.tdf          ; yes             ; Auto-Generated Megafunction  ; /home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/db/a_graycounter_pjc.tdf          ;
; db/altsyncram_sj31.tdf            ; yes             ; Auto-Generated Megafunction  ; /home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/db/altsyncram_sj31.tdf            ;
; db/alt_synch_pipe_kkd.tdf         ; yes             ; Auto-Generated Megafunction  ; /home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/db/alt_synch_pipe_kkd.tdf         ;
; db/dffpipe_jd9.tdf                ; yes             ; Auto-Generated Megafunction  ; /home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/db/dffpipe_jd9.tdf                ;
; db/alt_synch_pipe_lkd.tdf         ; yes             ; Auto-Generated Megafunction  ; /home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/db/alt_synch_pipe_lkd.tdf         ;
; db/dffpipe_kd9.tdf                ; yes             ; Auto-Generated Megafunction  ; /home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/db/dffpipe_kd9.tdf                ;
; db/shift_taps_7mn.tdf             ; yes             ; Auto-Generated Megafunction  ; /home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/db/shift_taps_7mn.tdf             ;
; db/altsyncram_8o81.tdf            ; yes             ; Auto-Generated Megafunction  ; /home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/db/altsyncram_8o81.tdf            ;
; altmult_add.tdf                   ; yes             ; Megafunction                 ; /home/raul/altera/11.1sp2/quartus/libraries/megafunctions/altmult_add.tdf                                  ;
; stratix_mac_mult.inc              ; yes             ; Megafunction                 ; /home/raul/altera/11.1sp2/quartus/libraries/megafunctions/stratix_mac_mult.inc                             ;
; stratix_mac_out.inc               ; yes             ; Megafunction                 ; /home/raul/altera/11.1sp2/quartus/libraries/megafunctions/stratix_mac_out.inc                              ;
; db/mult_add_si74.tdf              ; yes             ; Auto-Generated Megafunction  ; /home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/db/mult_add_si74.tdf              ;
; db/ded_mult_oaa1.tdf              ; yes             ; Auto-Generated Megafunction  ; /home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/db/ded_mult_oaa1.tdf              ;
; db/dffpipe_b3c.tdf                ; yes             ; Auto-Generated Megafunction  ; /home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/db/dffpipe_b3c.tdf                ;
; db/ded_mult_qe91.tdf              ; yes             ; Auto-Generated Megafunction  ; /home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/db/ded_mult_qe91.tdf              ;
; parallel_add.tdf                  ; yes             ; Megafunction                 ; /home/raul/altera/11.1sp2/quartus/libraries/megafunctions/parallel_add.tdf                                 ;
; pcpa_add.inc                      ; yes             ; Megafunction                 ; /home/raul/altera/11.1sp2/quartus/libraries/megafunctions/pcpa_add.inc                                     ;
; csa_add.inc                       ; yes             ; Megafunction                 ; /home/raul/altera/11.1sp2/quartus/libraries/megafunctions/csa_add.inc                                      ;
; altshift.inc                      ; yes             ; Megafunction                 ; /home/raul/altera/11.1sp2/quartus/libraries/megafunctions/altshift.inc                                     ;
; db/par_add_o9f.tdf                ; yes             ; Auto-Generated Megafunction  ; /home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/db/par_add_o9f.tdf                ;
; altsqrt.tdf                       ; yes             ; Megafunction                 ; /home/raul/altera/11.1sp2/quartus/libraries/megafunctions/altsqrt.tdf                                      ;
; lpm_add_sub.inc                   ; yes             ; Megafunction                 ; /home/raul/altera/11.1sp2/quartus/libraries/megafunctions/lpm_add_sub.inc                                  ;
; dffpipe.inc                       ; yes             ; Megafunction                 ; /home/raul/altera/11.1sp2/quartus/libraries/megafunctions/dffpipe.inc                                      ;
; lpm_add_sub.tdf                   ; yes             ; Megafunction                 ; /home/raul/altera/11.1sp2/quartus/libraries/megafunctions/lpm_add_sub.tdf                                  ;
; addcore.inc                       ; yes             ; Megafunction                 ; /home/raul/altera/11.1sp2/quartus/libraries/megafunctions/addcore.inc                                      ;
; look_add.inc                      ; yes             ; Megafunction                 ; /home/raul/altera/11.1sp2/quartus/libraries/megafunctions/look_add.inc                                     ;
; bypassff.inc                      ; yes             ; Megafunction                 ; /home/raul/altera/11.1sp2/quartus/libraries/megafunctions/bypassff.inc                                     ;
; alt_stratix_add_sub.inc           ; yes             ; Megafunction                 ; /home/raul/altera/11.1sp2/quartus/libraries/megafunctions/alt_stratix_add_sub.inc                          ;
; db/add_sub_vqc.tdf                ; yes             ; Auto-Generated Megafunction  ; /home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/db/add_sub_vqc.tdf                ;
; db/add_sub_uqc.tdf                ; yes             ; Auto-Generated Megafunction  ; /home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/db/add_sub_uqc.tdf                ;
; db/add_sub_tqc.tdf                ; yes             ; Auto-Generated Megafunction  ; /home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/db/add_sub_tqc.tdf                ;
; db/add_sub_sqc.tdf                ; yes             ; Auto-Generated Megafunction  ; /home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/db/add_sub_sqc.tdf                ;
; db/add_sub_rqc.tdf                ; yes             ; Auto-Generated Megafunction  ; /home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/db/add_sub_rqc.tdf                ;
; db/add_sub_qqc.tdf                ; yes             ; Auto-Generated Megafunction  ; /home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/db/add_sub_qqc.tdf                ;
; db/add_sub_pqc.tdf                ; yes             ; Auto-Generated Megafunction  ; /home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/db/add_sub_pqc.tdf                ;
; db/add_sub_oqc.tdf                ; yes             ; Auto-Generated Megafunction  ; /home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/db/add_sub_oqc.tdf                ;
; db/add_sub_nqc.tdf                ; yes             ; Auto-Generated Megafunction  ; /home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/db/add_sub_nqc.tdf                ;
; db/add_sub_fpc.tdf                ; yes             ; Auto-Generated Megafunction  ; /home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/db/add_sub_fpc.tdf                ;
; db/add_sub_epc.tdf                ; yes             ; Auto-Generated Megafunction  ; /home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/db/add_sub_epc.tdf                ;
; db/add_sub_dpc.tdf                ; yes             ; Auto-Generated Megafunction  ; /home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/db/add_sub_dpc.tdf                ;
; db/add_sub_cpc.tdf                ; yes             ; Auto-Generated Megafunction  ; /home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/db/add_sub_cpc.tdf                ;
; db/add_sub_bpc.tdf                ; yes             ; Auto-Generated Megafunction  ; /home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/db/add_sub_bpc.tdf                ;
; db/add_sub_apc.tdf                ; yes             ; Auto-Generated Megafunction  ; /home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/db/add_sub_apc.tdf                ;
; db/add_sub_8pc.tdf                ; yes             ; Auto-Generated Megafunction  ; /home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/db/add_sub_8pc.tdf                ;
; dffpipe.tdf                       ; yes             ; Megafunction                 ; /home/raul/altera/11.1sp2/quartus/libraries/megafunctions/dffpipe.tdf                                      ;
; lpm_mult.tdf                      ; yes             ; Megafunction                 ; /home/raul/altera/11.1sp2/quartus/libraries/megafunctions/lpm_mult.tdf                                     ;
; multcore.inc                      ; yes             ; Megafunction                 ; /home/raul/altera/11.1sp2/quartus/libraries/megafunctions/multcore.inc                                     ;
; db/mult_rct.tdf                   ; yes             ; Auto-Generated Megafunction  ; /home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/db/mult_rct.tdf                   ;
+-----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                          ;
+---------------------------------------------+------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                  ;
+---------------------------------------------+------------------------------------------------------------------------+
; Estimated Total logic elements              ; 2,495                                                                  ;
;                                             ;                                                                        ;
; Total combinational functions               ; 1979                                                                   ;
; Logic element usage by number of LUT inputs ;                                                                        ;
;     -- 4 input functions                    ; 694                                                                    ;
;     -- 3 input functions                    ; 691                                                                    ;
;     -- <=2 input functions                  ; 594                                                                    ;
;                                             ;                                                                        ;
; Logic elements by mode                      ;                                                                        ;
;     -- normal mode                          ; 1173                                                                   ;
;     -- arithmetic mode                      ; 806                                                                    ;
;                                             ;                                                                        ;
; Total registers                             ; 1430                                                                   ;
;     -- Dedicated logic registers            ; 1430                                                                   ;
;     -- I/O registers                        ; 0                                                                      ;
;                                             ;                                                                        ;
; I/O pins                                    ; 428                                                                    ;
; Total memory bits                           ; 68360                                                                  ;
; Embedded Multiplier 9-bit elements          ; 30                                                                     ;
; Total PLLs                                  ; 1                                                                      ;
;     -- PLLs                                 ; 1                                                                      ;
;                                             ;                                                                        ;
; Maximum fan-out node                        ; sdram_pll:u6|altpll:altpll_component|altpll_f423:auto_generated|clk[0] ;
; Maximum fan-out                             ; 1060                                                                   ;
; Total fan-out                               ; 13419                                                                  ;
; Average fan-out                             ; 2.97                                                                   ;
+---------------------------------------------+------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                  ;
+--------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                   ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                        ; Library Name ;
+--------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |DE2_115_CAMERA                                              ; 1979 (1)          ; 1430 (14)    ; 68360       ; 30           ; 18      ; 6         ; 428  ; 0            ; |DE2_115_CAMERA                                                                                                                                                                            ;              ;
;    |CCD_Capture:u3|                                          ; 89 (89)           ; 80 (80)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|CCD_Capture:u3                                                                                                                                                             ;              ;
;    |I2C_CCD_Config:u8|                                       ; 258 (198)         ; 131 (93)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|I2C_CCD_Config:u8                                                                                                                                                          ;              ;
;       |I2C_Controller:u0|                                    ; 60 (60)           ; 38 (38)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|I2C_CCD_Config:u8|I2C_Controller:u0                                                                                                                                        ;              ;
;    |RAW2RGB:u4|                                              ; 200 (185)         ; 110 (100)    ; 28728       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|RAW2RGB:u4                                                                                                                                                                 ;              ;
;       |Line_Buffer:L1|                                       ; 15 (0)            ; 10 (0)       ; 28728       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|RAW2RGB:u4|Line_Buffer:L1                                                                                                                                                  ;              ;
;          |altshift_taps:altshift_taps_component|             ; 15 (0)            ; 10 (0)       ; 28728       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|RAW2RGB:u4|Line_Buffer:L1|altshift_taps:altshift_taps_component                                                                                                            ;              ;
;             |shift_taps_4cs:auto_generated|                  ; 15 (0)            ; 10 (0)       ; 28728       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|RAW2RGB:u4|Line_Buffer:L1|altshift_taps:altshift_taps_component|shift_taps_4cs:auto_generated                                                                              ;              ;
;                |altsyncram_bka1:altsyncram2|                 ; 0 (0)             ; 0 (0)        ; 28728       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|RAW2RGB:u4|Line_Buffer:L1|altshift_taps:altshift_taps_component|shift_taps_4cs:auto_generated|altsyncram_bka1:altsyncram2                                                  ;              ;
;                |cntr_auf:cntr1|                              ; 15 (12)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|RAW2RGB:u4|Line_Buffer:L1|altshift_taps:altshift_taps_component|shift_taps_4cs:auto_generated|cntr_auf:cntr1                                                               ;              ;
;                   |cmpr_7ic:cmpr4|                           ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|RAW2RGB:u4|Line_Buffer:L1|altshift_taps:altshift_taps_component|shift_taps_4cs:auto_generated|cntr_auf:cntr1|cmpr_7ic:cmpr4                                                ;              ;
;    |Reset_Delay:u2|                                          ; 53 (53)           ; 37 (37)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Reset_Delay:u2                                                                                                                                                             ;              ;
;    |SEG7_LUT_8:u5|                                           ; 56 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|SEG7_LUT_8:u5                                                                                                                                                              ;              ;
;       |SEG7_LUT:u0|                                          ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|SEG7_LUT_8:u5|SEG7_LUT:u0                                                                                                                                                  ;              ;
;       |SEG7_LUT:u1|                                          ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|SEG7_LUT_8:u5|SEG7_LUT:u1                                                                                                                                                  ;              ;
;       |SEG7_LUT:u2|                                          ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|SEG7_LUT_8:u5|SEG7_LUT:u2                                                                                                                                                  ;              ;
;       |SEG7_LUT:u3|                                          ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|SEG7_LUT_8:u5|SEG7_LUT:u3                                                                                                                                                  ;              ;
;       |SEG7_LUT:u4|                                          ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|SEG7_LUT_8:u5|SEG7_LUT:u4                                                                                                                                                  ;              ;
;       |SEG7_LUT:u5|                                          ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|SEG7_LUT_8:u5|SEG7_LUT:u5                                                                                                                                                  ;              ;
;       |SEG7_LUT:u6|                                          ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|SEG7_LUT_8:u5|SEG7_LUT:u6                                                                                                                                                  ;              ;
;       |SEG7_LUT:u7|                                          ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|SEG7_LUT_8:u5|SEG7_LUT:u7                                                                                                                                                  ;              ;
;    |Sdram_Control:u7|                                        ; 693 (265)         ; 672 (141)    ; 20480       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sdram_Control:u7                                                                                                                                                           ;              ;
;       |Sdram_RD_FIFO:u_read1_fifo|                           ; 75 (0)            ; 106 (0)      ; 2560        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo                                                                                                                                ;              ;
;          |dcfifo_mixed_widths:dcfifo_mixed_widths_component| ; 75 (0)            ; 106 (0)      ; 2560        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component                                                                              ;              ;
;             |dcfifo_dih1:auto_generated|                     ; 75 (14)           ; 106 (27)     ; 2560        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated                                                   ;              ;
;                |a_gray2bin_ugb:wrptr_g_gray2bin|             ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_gray2bin_ugb:wrptr_g_gray2bin                   ;              ;
;                |a_gray2bin_ugb:ws_dgrp_gray2bin|             ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_gray2bin_ugb:ws_dgrp_gray2bin                   ;              ;
;                |a_graycounter_pjc:wrptr_g1p|                 ; 16 (16)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p                       ;              ;
;                |a_graycounter_s57:rdptr_g1p|                 ; 16 (16)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p                       ;              ;
;                |alt_synch_pipe_kkd:rs_dgwp|                  ; 0 (0)             ; 18 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp                        ;              ;
;                   |dffpipe_jd9:dffpipe12|                    ; 0 (0)             ; 18 (18)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12  ;              ;
;                |alt_synch_pipe_lkd:ws_dgrp|                  ; 0 (0)             ; 18 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp                        ;              ;
;                   |dffpipe_kd9:dffpipe15|                    ; 0 (0)             ; 18 (18)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15  ;              ;
;                |altsyncram_sj31:fifo_ram|                    ; 0 (0)             ; 0 (0)        ; 2560        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram                          ;              ;
;                |cmpr_f66:rdempty_eq_comp|                    ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|cmpr_f66:rdempty_eq_comp                          ;              ;
;                |cmpr_f66:wrfull_eq_comp|                     ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|cmpr_f66:wrfull_eq_comp                           ;              ;
;                |cntr_54e:cntr_b|                             ; 3 (3)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|cntr_54e:cntr_b                                   ;              ;
;                |dffpipe_gd9:ws_brp|                          ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp                                ;              ;
;                |dffpipe_gd9:ws_bwp|                          ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp                                ;              ;
;       |Sdram_RD_FIFO:u_read2_fifo|                           ; 75 (0)            ; 106 (0)      ; 1536        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo                                                                                                                                ;              ;
;          |dcfifo_mixed_widths:dcfifo_mixed_widths_component| ; 75 (0)            ; 106 (0)      ; 1536        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component                                                                              ;              ;
;             |dcfifo_dih1:auto_generated|                     ; 75 (14)           ; 106 (27)     ; 1536        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated                                                   ;              ;
;                |a_gray2bin_ugb:wrptr_g_gray2bin|             ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_gray2bin_ugb:wrptr_g_gray2bin                   ;              ;
;                |a_gray2bin_ugb:ws_dgrp_gray2bin|             ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_gray2bin_ugb:ws_dgrp_gray2bin                   ;              ;
;                |a_graycounter_pjc:wrptr_g1p|                 ; 16 (16)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p                       ;              ;
;                |a_graycounter_s57:rdptr_g1p|                 ; 16 (16)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p                       ;              ;
;                |alt_synch_pipe_kkd:rs_dgwp|                  ; 0 (0)             ; 18 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp                        ;              ;
;                   |dffpipe_jd9:dffpipe12|                    ; 0 (0)             ; 18 (18)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12  ;              ;
;                |alt_synch_pipe_lkd:ws_dgrp|                  ; 0 (0)             ; 18 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp                        ;              ;
;                   |dffpipe_kd9:dffpipe15|                    ; 0 (0)             ; 18 (18)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15  ;              ;
;                |altsyncram_sj31:fifo_ram|                    ; 0 (0)             ; 0 (0)        ; 1536        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram                          ;              ;
;                |cmpr_f66:rdempty_eq_comp|                    ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|cmpr_f66:rdempty_eq_comp                          ;              ;
;                |cmpr_f66:wrfull_eq_comp|                     ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|cmpr_f66:wrfull_eq_comp                           ;              ;
;                |cntr_54e:cntr_b|                             ; 3 (3)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|cntr_54e:cntr_b                                   ;              ;
;                |dffpipe_gd9:ws_brp|                          ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp                                ;              ;
;                |dffpipe_gd9:ws_bwp|                          ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp                                ;              ;
;       |Sdram_WR_FIFO:u_write1_fifo|                          ; 77 (0)            ; 107 (0)      ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo                                                                                                                               ;              ;
;          |dcfifo_mixed_widths:dcfifo_mixed_widths_component| ; 77 (0)            ; 107 (0)      ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component                                                                             ;              ;
;             |dcfifo_lhh1:auto_generated|                     ; 77 (15)           ; 107 (28)     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated                                                  ;              ;
;                |a_gray2bin_ugb:rdptr_g_gray2bin|             ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_gray2bin_ugb:rdptr_g_gray2bin                  ;              ;
;                |a_gray2bin_ugb:rs_dgwp_gray2bin|             ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_gray2bin_ugb:rs_dgwp_gray2bin                  ;              ;
;                |a_graycounter_ojc:wrptr_g1p|                 ; 16 (16)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p                      ;              ;
;                |a_graycounter_t57:rdptr_g1p|                 ; 17 (17)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p                      ;              ;
;                |alt_synch_pipe_ikd:rs_dgwp|                  ; 0 (0)             ; 18 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp                       ;              ;
;                   |dffpipe_hd9:dffpipe13|                    ; 0 (0)             ; 18 (18)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13 ;              ;
;                |alt_synch_pipe_jkd:ws_dgrp|                  ; 0 (0)             ; 18 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp                       ;              ;
;                   |dffpipe_id9:dffpipe16|                    ; 0 (0)             ; 18 (18)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16 ;              ;
;                |altsyncram_rj31:fifo_ram|                    ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram                         ;              ;
;                |cmpr_f66:rdempty_eq_comp|                    ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|cmpr_f66:rdempty_eq_comp                         ;              ;
;                |cmpr_f66:wrfull_eq_comp|                     ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|cmpr_f66:wrfull_eq_comp                          ;              ;
;                |cntr_54e:cntr_b|                             ; 2 (2)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|cntr_54e:cntr_b                                  ;              ;
;                |dffpipe_gd9:rs_brp|                          ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp                               ;              ;
;                |dffpipe_gd9:rs_bwp|                          ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp                               ;              ;
;       |Sdram_WR_FIFO:u_write2_fifo|                          ; 77 (0)            ; 107 (0)      ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo                                                                                                                               ;              ;
;          |dcfifo_mixed_widths:dcfifo_mixed_widths_component| ; 77 (0)            ; 107 (0)      ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component                                                                             ;              ;
;             |dcfifo_lhh1:auto_generated|                     ; 77 (15)           ; 107 (28)     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated                                                  ;              ;
;                |a_gray2bin_ugb:rdptr_g_gray2bin|             ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_gray2bin_ugb:rdptr_g_gray2bin                  ;              ;
;                |a_gray2bin_ugb:rs_dgwp_gray2bin|             ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_gray2bin_ugb:rs_dgwp_gray2bin                  ;              ;
;                |a_graycounter_ojc:wrptr_g1p|                 ; 16 (16)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p                      ;              ;
;                |a_graycounter_t57:rdptr_g1p|                 ; 17 (17)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p                      ;              ;
;                |alt_synch_pipe_ikd:rs_dgwp|                  ; 0 (0)             ; 18 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp                       ;              ;
;                   |dffpipe_hd9:dffpipe13|                    ; 0 (0)             ; 18 (18)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13 ;              ;
;                |alt_synch_pipe_jkd:ws_dgrp|                  ; 0 (0)             ; 18 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp                       ;              ;
;                   |dffpipe_id9:dffpipe16|                    ; 0 (0)             ; 18 (18)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16 ;              ;
;                |altsyncram_rj31:fifo_ram|                    ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram                         ;              ;
;                |cmpr_f66:rdempty_eq_comp|                    ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|cmpr_f66:rdempty_eq_comp                         ;              ;
;                |cmpr_f66:wrfull_eq_comp|                     ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|cmpr_f66:wrfull_eq_comp                          ;              ;
;                |cntr_54e:cntr_b|                             ; 2 (2)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|cntr_54e:cntr_b                                  ;              ;
;                |dffpipe_gd9:rs_brp|                          ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp                               ;              ;
;                |dffpipe_gd9:rs_bwp|                          ; 0 (0)             ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp                               ;              ;
;       |command:u_command|                                    ; 60 (60)           ; 49 (49)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sdram_Control:u7|command:u_command                                                                                                                                         ;              ;
;       |control_interface:u_control_interface|                ; 64 (64)           ; 56 (56)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sdram_Control:u7|control_interface:u_control_interface                                                                                                                     ;              ;
;    |Sobel:sobel0|                                            ; 563 (9)           ; 330 (1)      ; 19152       ; 30           ; 18      ; 6         ; 0    ; 0            ; |DE2_115_CAMERA|Sobel:sobel0                                                                                                                                                               ;              ;
;       |LineBuffer_3:b0|                                      ; 15 (0)            ; 10 (0)       ; 19152       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sobel:sobel0|LineBuffer_3:b0                                                                                                                                               ;              ;
;          |altshift_taps:altshift_taps_component|             ; 15 (0)            ; 10 (0)       ; 19152       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sobel:sobel0|LineBuffer_3:b0|altshift_taps:altshift_taps_component                                                                                                         ;              ;
;             |shift_taps_7mn:auto_generated|                  ; 15 (0)            ; 10 (0)       ; 19152       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sobel:sobel0|LineBuffer_3:b0|altshift_taps:altshift_taps_component|shift_taps_7mn:auto_generated                                                                           ;              ;
;                |altsyncram_8o81:altsyncram2|                 ; 0 (0)             ; 0 (0)        ; 19152       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sobel:sobel0|LineBuffer_3:b0|altshift_taps:altshift_taps_component|shift_taps_7mn:auto_generated|altsyncram_8o81:altsyncram2                                               ;              ;
;                |cntr_auf:cntr1|                              ; 15 (12)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sobel:sobel0|LineBuffer_3:b0|altshift_taps:altshift_taps_component|shift_taps_7mn:auto_generated|cntr_auf:cntr1                                                            ;              ;
;                   |cmpr_7ic:cmpr4|                           ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sobel:sobel0|LineBuffer_3:b0|altshift_taps:altshift_taps_component|shift_taps_7mn:auto_generated|cntr_auf:cntr1|cmpr_7ic:cmpr4                                             ;              ;
;       |MAC_3:x0|                                             ; 36 (0)            ; 26 (0)       ; 0           ; 3            ; 3       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sobel:sobel0|MAC_3:x0                                                                                                                                                      ;              ;
;          |altmult_add:ALTMULT_ADD_component|                 ; 36 (0)            ; 26 (0)       ; 0           ; 3            ; 3       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sobel:sobel0|MAC_3:x0|altmult_add:ALTMULT_ADD_component                                                                                                                    ;              ;
;             |mult_add_si74:auto_generated|                   ; 36 (36)           ; 26 (18)      ; 0           ; 3            ; 3       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sobel:sobel0|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated                                                                                       ;              ;
;                |ded_mult_oaa1:ded_mult1|                     ; 0 (0)             ; 0 (0)        ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sobel:sobel0|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1                                                               ;              ;
;                |ded_mult_oaa1:ded_mult2|                     ; 0 (0)             ; 8 (8)        ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sobel:sobel0|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2                                                               ;              ;
;                |ded_mult_qe91:ded_mult3|                     ; 0 (0)             ; 0 (0)        ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sobel:sobel0|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_qe91:ded_mult3                                                               ;              ;
;       |MAC_3:x1|                                             ; 36 (0)            ; 26 (0)       ; 0           ; 3            ; 3       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sobel:sobel0|MAC_3:x1                                                                                                                                                      ;              ;
;          |altmult_add:ALTMULT_ADD_component|                 ; 36 (0)            ; 26 (0)       ; 0           ; 3            ; 3       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sobel:sobel0|MAC_3:x1|altmult_add:ALTMULT_ADD_component                                                                                                                    ;              ;
;             |mult_add_si74:auto_generated|                   ; 36 (36)           ; 26 (18)      ; 0           ; 3            ; 3       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sobel:sobel0|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated                                                                                       ;              ;
;                |ded_mult_oaa1:ded_mult1|                     ; 0 (0)             ; 0 (0)        ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sobel:sobel0|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1                                                               ;              ;
;                |ded_mult_oaa1:ded_mult2|                     ; 0 (0)             ; 8 (8)        ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sobel:sobel0|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2                                                               ;              ;
;                |ded_mult_qe91:ded_mult3|                     ; 0 (0)             ; 0 (0)        ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sobel:sobel0|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_qe91:ded_mult3                                                               ;              ;
;       |MAC_3:x2|                                             ; 36 (0)            ; 26 (0)       ; 0           ; 3            ; 3       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sobel:sobel0|MAC_3:x2                                                                                                                                                      ;              ;
;          |altmult_add:ALTMULT_ADD_component|                 ; 36 (0)            ; 26 (0)       ; 0           ; 3            ; 3       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sobel:sobel0|MAC_3:x2|altmult_add:ALTMULT_ADD_component                                                                                                                    ;              ;
;             |mult_add_si74:auto_generated|                   ; 36 (36)           ; 26 (18)      ; 0           ; 3            ; 3       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sobel:sobel0|MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated                                                                                       ;              ;
;                |ded_mult_oaa1:ded_mult1|                     ; 0 (0)             ; 0 (0)        ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sobel:sobel0|MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1                                                               ;              ;
;                |ded_mult_oaa1:ded_mult2|                     ; 0 (0)             ; 8 (8)        ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sobel:sobel0|MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2                                                               ;              ;
;                |ded_mult_qe91:ded_mult3|                     ; 0 (0)             ; 0 (0)        ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sobel:sobel0|MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_qe91:ded_mult3                                                               ;              ;
;       |MAC_3:y0|                                             ; 36 (0)            ; 26 (0)       ; 0           ; 3            ; 3       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sobel:sobel0|MAC_3:y0                                                                                                                                                      ;              ;
;          |altmult_add:ALTMULT_ADD_component|                 ; 36 (0)            ; 26 (0)       ; 0           ; 3            ; 3       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sobel:sobel0|MAC_3:y0|altmult_add:ALTMULT_ADD_component                                                                                                                    ;              ;
;             |mult_add_si74:auto_generated|                   ; 36 (36)           ; 26 (18)      ; 0           ; 3            ; 3       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sobel:sobel0|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated                                                                                       ;              ;
;                |ded_mult_oaa1:ded_mult1|                     ; 0 (0)             ; 8 (8)        ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sobel:sobel0|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1                                                               ;              ;
;                |ded_mult_oaa1:ded_mult2|                     ; 0 (0)             ; 0 (0)        ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sobel:sobel0|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2                                                               ;              ;
;                |ded_mult_qe91:ded_mult3|                     ; 0 (0)             ; 0 (0)        ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sobel:sobel0|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_qe91:ded_mult3                                                               ;              ;
;       |MAC_3:y1|                                             ; 36 (0)            ; 26 (0)       ; 0           ; 3            ; 3       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sobel:sobel0|MAC_3:y1                                                                                                                                                      ;              ;
;          |altmult_add:ALTMULT_ADD_component|                 ; 36 (0)            ; 26 (0)       ; 0           ; 3            ; 3       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sobel:sobel0|MAC_3:y1|altmult_add:ALTMULT_ADD_component                                                                                                                    ;              ;
;             |mult_add_si74:auto_generated|                   ; 36 (36)           ; 26 (18)      ; 0           ; 3            ; 3       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sobel:sobel0|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated                                                                                       ;              ;
;                |ded_mult_oaa1:ded_mult1|                     ; 0 (0)             ; 8 (8)        ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sobel:sobel0|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1                                                               ;              ;
;                |ded_mult_oaa1:ded_mult2|                     ; 0 (0)             ; 0 (0)        ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sobel:sobel0|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2                                                               ;              ;
;                |ded_mult_qe91:ded_mult3|                     ; 0 (0)             ; 0 (0)        ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sobel:sobel0|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_qe91:ded_mult3                                                               ;              ;
;       |MAC_3:y2|                                             ; 36 (0)            ; 26 (0)       ; 0           ; 3            ; 3       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sobel:sobel0|MAC_3:y2                                                                                                                                                      ;              ;
;          |altmult_add:ALTMULT_ADD_component|                 ; 36 (0)            ; 26 (0)       ; 0           ; 3            ; 3       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sobel:sobel0|MAC_3:y2|altmult_add:ALTMULT_ADD_component                                                                                                                    ;              ;
;             |mult_add_si74:auto_generated|                   ; 36 (36)           ; 26 (18)      ; 0           ; 3            ; 3       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sobel:sobel0|MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated                                                                                       ;              ;
;                |ded_mult_oaa1:ded_mult1|                     ; 0 (0)             ; 8 (8)        ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sobel:sobel0|MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1                                                               ;              ;
;                |ded_mult_oaa1:ded_mult2|                     ; 0 (0)             ; 0 (0)        ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sobel:sobel0|MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2                                                               ;              ;
;                |ded_mult_qe91:ded_mult3|                     ; 0 (0)             ; 0 (0)        ; 0           ; 1            ; 1       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sobel:sobel0|MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_qe91:ded_mult3                                                               ;              ;
;       |PA_3:pa0|                                             ; 40 (0)            ; 59 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sobel:sobel0|PA_3:pa0                                                                                                                                                      ;              ;
;          |parallel_add:parallel_add_component|               ; 40 (0)            ; 59 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sobel:sobel0|PA_3:pa0|parallel_add:parallel_add_component                                                                                                                  ;              ;
;             |par_add_o9f:auto_generated|                     ; 40 (40)           ; 59 (59)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sobel:sobel0|PA_3:pa0|parallel_add:parallel_add_component|par_add_o9f:auto_generated                                                                                       ;              ;
;       |PA_3:pa1|                                             ; 40 (0)            ; 58 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sobel:sobel0|PA_3:pa1                                                                                                                                                      ;              ;
;          |parallel_add:parallel_add_component|               ; 40 (0)            ; 58 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sobel:sobel0|PA_3:pa1|parallel_add:parallel_add_component                                                                                                                  ;              ;
;             |par_add_o9f:auto_generated|                     ; 40 (40)           ; 58 (58)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sobel:sobel0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated                                                                                       ;              ;
;       |SQRT:sqrt0|                                           ; 235 (0)           ; 46 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sobel:sobel0|SQRT:sqrt0                                                                                                                                                    ;              ;
;          |altsqrt:altsqrt_component|                         ; 235 (73)          ; 46 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sobel:sobel0|SQRT:sqrt0|altsqrt:altsqrt_component                                                                                                                          ;              ;
;             |dffpipe:a_delay|                                ; 20 (20)           ; 28 (28)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sobel:sobel0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay                                                                                                          ;              ;
;             |dffpipe:b_dffe[11]|                             ; 5 (5)             ; 6 (6)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sobel:sobel0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[11]                                                                                                       ;              ;
;             |dffpipe:r_dffe[11]|                             ; 9 (9)             ; 12 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sobel:sobel0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]                                                                                                       ;              ;
;             |lpm_add_sub:subtractors[10]|                    ; 14 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sobel:sobel0|SQRT:sqrt0|altsqrt:altsqrt_component|lpm_add_sub:subtractors[10]                                                                                              ;              ;
;                |add_sub_qqc:auto_generated|                  ; 14 (14)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sobel:sobel0|SQRT:sqrt0|altsqrt:altsqrt_component|lpm_add_sub:subtractors[10]|add_sub_qqc:auto_generated                                                                   ;              ;
;             |lpm_add_sub:subtractors[11]|                    ; 15 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sobel:sobel0|SQRT:sqrt0|altsqrt:altsqrt_component|lpm_add_sub:subtractors[11]                                                                                              ;              ;
;                |add_sub_rqc:auto_generated|                  ; 15 (15)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sobel:sobel0|SQRT:sqrt0|altsqrt:altsqrt_component|lpm_add_sub:subtractors[11]|add_sub_rqc:auto_generated                                                                   ;              ;
;             |lpm_add_sub:subtractors[12]|                    ; 15 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sobel:sobel0|SQRT:sqrt0|altsqrt:altsqrt_component|lpm_add_sub:subtractors[12]                                                                                              ;              ;
;                |add_sub_sqc:auto_generated|                  ; 15 (15)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sobel:sobel0|SQRT:sqrt0|altsqrt:altsqrt_component|lpm_add_sub:subtractors[12]|add_sub_sqc:auto_generated                                                                   ;              ;
;             |lpm_add_sub:subtractors[13]|                    ; 17 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sobel:sobel0|SQRT:sqrt0|altsqrt:altsqrt_component|lpm_add_sub:subtractors[13]                                                                                              ;              ;
;                |add_sub_tqc:auto_generated|                  ; 17 (17)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sobel:sobel0|SQRT:sqrt0|altsqrt:altsqrt_component|lpm_add_sub:subtractors[13]|add_sub_tqc:auto_generated                                                                   ;              ;
;             |lpm_add_sub:subtractors[14]|                    ; 18 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sobel:sobel0|SQRT:sqrt0|altsqrt:altsqrt_component|lpm_add_sub:subtractors[14]                                                                                              ;              ;
;                |add_sub_uqc:auto_generated|                  ; 18 (18)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sobel:sobel0|SQRT:sqrt0|altsqrt:altsqrt_component|lpm_add_sub:subtractors[14]|add_sub_uqc:auto_generated                                                                   ;              ;
;             |lpm_add_sub:subtractors[15]|                    ; 19 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sobel:sobel0|SQRT:sqrt0|altsqrt:altsqrt_component|lpm_add_sub:subtractors[15]                                                                                              ;              ;
;                |add_sub_vqc:auto_generated|                  ; 19 (19)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sobel:sobel0|SQRT:sqrt0|altsqrt:altsqrt_component|lpm_add_sub:subtractors[15]|add_sub_vqc:auto_generated                                                                   ;              ;
;             |lpm_add_sub:subtractors[6]|                     ; 3 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sobel:sobel0|SQRT:sqrt0|altsqrt:altsqrt_component|lpm_add_sub:subtractors[6]                                                                                               ;              ;
;                |add_sub_fpc:auto_generated|                  ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sobel:sobel0|SQRT:sqrt0|altsqrt:altsqrt_component|lpm_add_sub:subtractors[6]|add_sub_fpc:auto_generated                                                                    ;              ;
;             |lpm_add_sub:subtractors[7]|                     ; 6 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sobel:sobel0|SQRT:sqrt0|altsqrt:altsqrt_component|lpm_add_sub:subtractors[7]                                                                                               ;              ;
;                |add_sub_nqc:auto_generated|                  ; 6 (6)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sobel:sobel0|SQRT:sqrt0|altsqrt:altsqrt_component|lpm_add_sub:subtractors[7]|add_sub_nqc:auto_generated                                                                    ;              ;
;             |lpm_add_sub:subtractors[8]|                     ; 9 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sobel:sobel0|SQRT:sqrt0|altsqrt:altsqrt_component|lpm_add_sub:subtractors[8]                                                                                               ;              ;
;                |add_sub_oqc:auto_generated|                  ; 9 (9)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sobel:sobel0|SQRT:sqrt0|altsqrt:altsqrt_component|lpm_add_sub:subtractors[8]|add_sub_oqc:auto_generated                                                                    ;              ;
;             |lpm_add_sub:subtractors[9]|                     ; 12 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sobel:sobel0|SQRT:sqrt0|altsqrt:altsqrt_component|lpm_add_sub:subtractors[9]                                                                                               ;              ;
;                |add_sub_pqc:auto_generated|                  ; 12 (12)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|Sobel:sobel0|SQRT:sqrt0|altsqrt:altsqrt_component|lpm_add_sub:subtractors[9]|add_sub_pqc:auto_generated                                                                    ;              ;
;       |lpm_mult:Mult0|                                       ; 4 (0)             ; 0 (0)        ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; |DE2_115_CAMERA|Sobel:sobel0|lpm_mult:Mult0                                                                                                                                                ;              ;
;          |mult_rct:auto_generated|                           ; 4 (4)             ; 0 (0)        ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; |DE2_115_CAMERA|Sobel:sobel0|lpm_mult:Mult0|mult_rct:auto_generated                                                                                                                        ;              ;
;       |lpm_mult:Mult1|                                       ; 4 (0)             ; 0 (0)        ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; |DE2_115_CAMERA|Sobel:sobel0|lpm_mult:Mult1                                                                                                                                                ;              ;
;          |mult_rct:auto_generated|                           ; 4 (4)             ; 0 (0)        ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; |DE2_115_CAMERA|Sobel:sobel0|lpm_mult:Mult1|mult_rct:auto_generated                                                                                                                        ;              ;
;    |VGA_Controller:u1|                                       ; 66 (66)           ; 56 (56)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|VGA_Controller:u1                                                                                                                                                          ;              ;
;    |sdram_pll:u6|                                            ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|sdram_pll:u6                                                                                                                                                               ;              ;
;       |altpll:altpll_component|                              ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|sdram_pll:u6|altpll:altpll_component                                                                                                                                       ;              ;
;          |altpll_f423:auto_generated|                        ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE2_115_CAMERA|sdram_pll:u6|altpll:altpll_component|altpll_f423:auto_generated                                                                                                            ;              ;
+--------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                   ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; Name                                                                                                                                                          ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF  ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+
; RAW2RGB:u4|Line_Buffer:L1|altshift_taps:altshift_taps_component|shift_taps_4cs:auto_generated|altsyncram_bka1:altsyncram2|ALTSYNCRAM                          ; M9K  ; Simple Dual Port ; 798          ; 36           ; 798          ; 36           ; 28728 ; None ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ALTSYNCRAM  ; AUTO ; Simple Dual Port ; 256          ; 32           ; 512          ; 16           ; 8192  ; None ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|ALTSYNCRAM  ; AUTO ; Simple Dual Port ; 256          ; 32           ; 512          ; 16           ; 8192  ; None ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 512          ; 16           ; 256          ; 32           ; 8192  ; None ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 512          ; 16           ; 256          ; 32           ; 8192  ; None ;
; Sobel:sobel0|LineBuffer_3:b0|altshift_taps:altshift_taps_component|shift_taps_7mn:auto_generated|altsyncram_8o81:altsyncram2|ALTSYNCRAM                       ; AUTO ; Simple Dual Port ; 798          ; 24           ; 798          ; 24           ; 19152 ; None ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 18          ;
; Simple Multipliers (18-bit)           ; 6           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 30          ;
; Signed Embedded Multipliers           ; 0           ;
; Unsigned Embedded Multipliers         ; 6           ;
; Mixed Sign Embedded Multipliers       ; 18          ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


The IP Core highlighted in red is outdated. Regenerate the outdated IP with the current version of the Quartus II software and the MegaWizard interface.
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                               ;
+--------+----------------------------+---------+--------------+--------------+--------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+
; Vendor ; IP Core Name               ; Version ; Release Date ; License Type ; Entity Instance                                              ; IP Include File                                                                                        ;
+--------+----------------------------+---------+--------------+--------------+--------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+
; Altera ; Shift register (RAM-based) ; N/A     ; N/A          ; N/A          ; |DE2_115_CAMERA|RAW2RGB:u4|Line_Buffer:L1                    ; /home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/v/Line_Buffer.v               ;
; Altera ; FIFO                       ; N/A     ; N/A          ; N/A          ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo  ; /home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/Sdram_Control/Sdram_RD_FIFO.v ;
; Altera ; FIFO                       ; N/A     ; N/A          ; N/A          ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo  ; /home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/Sdram_Control/Sdram_RD_FIFO.v ;
; Altera ; FIFO                       ; N/A     ; N/A          ; N/A          ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo ; /home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/Sdram_Control/Sdram_WR_FIFO.v ;
; Altera ; FIFO                       ; N/A     ; N/A          ; N/A          ; |DE2_115_CAMERA|Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo ; /home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/Sdram_Control/Sdram_WR_FIFO.v ;
; Altera ; Shift register (RAM-based) ; N/A     ; N/A          ; N/A          ; |DE2_115_CAMERA|Sobel:sobel0|LineBuffer_3:b0                 ; /home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/v/LineBuffer_3.v              ;
; Altera ; ALTMULT_ADD                ; N/A     ; N/A          ; N/A          ; |DE2_115_CAMERA|Sobel:sobel0|MAC_3:x0                        ; /home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/v/MAC_3.v                     ;
; Altera ; ALTMULT_ADD                ; N/A     ; N/A          ; N/A          ; |DE2_115_CAMERA|Sobel:sobel0|MAC_3:x1                        ; /home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/v/MAC_3.v                     ;
; Altera ; ALTMULT_ADD                ; N/A     ; N/A          ; N/A          ; |DE2_115_CAMERA|Sobel:sobel0|MAC_3:x2                        ; /home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/v/MAC_3.v                     ;
; Altera ; ALTMULT_ADD                ; N/A     ; N/A          ; N/A          ; |DE2_115_CAMERA|Sobel:sobel0|MAC_3:y0                        ; /home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/v/MAC_3.v                     ;
; Altera ; ALTMULT_ADD                ; N/A     ; N/A          ; N/A          ; |DE2_115_CAMERA|Sobel:sobel0|MAC_3:y1                        ; /home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/v/MAC_3.v                     ;
; Altera ; ALTMULT_ADD                ; N/A     ; N/A          ; N/A          ; |DE2_115_CAMERA|Sobel:sobel0|MAC_3:y2                        ; /home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/v/MAC_3.v                     ;
; Altera ; PARALLEL_ADD               ; N/A     ; N/A          ; N/A          ; |DE2_115_CAMERA|Sobel:sobel0|PA_3:pa0                        ; /home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/v/PA_3.v                      ;
; Altera ; PARALLEL_ADD               ; N/A     ; N/A          ; N/A          ; |DE2_115_CAMERA|Sobel:sobel0|PA_3:pa1                        ; /home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/v/PA_3.v                      ;
; Altera ; ALTSQRT                    ; N/A     ; N/A          ; N/A          ; |DE2_115_CAMERA|Sobel:sobel0|SQRT:sqrt0                      ; /home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/v/SQRT.v                      ;
; Altera ; ALTPLL                     ; 9.1     ; N/A          ; N/A          ; |DE2_115_CAMERA|sdram_pll:u6                                 ; /home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/v/sdram_pll.v                 ;
+--------+----------------------------+---------+--------------+--------------+--------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------+
; State Machine - |DE2_115_CAMERA|I2C_CCD_Config:u8|mSetup_ST       ;
+----------------+----------------+----------------+----------------+
; Name           ; mSetup_ST.0000 ; mSetup_ST.0010 ; mSetup_ST.0001 ;
+----------------+----------------+----------------+----------------+
; mSetup_ST.0000 ; 0              ; 0              ; 0              ;
; mSetup_ST.0001 ; 1              ; 0              ; 1              ;
; mSetup_ST.0010 ; 1              ; 1              ; 0              ;
+----------------+----------------+----------------+----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                     ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                           ; Reason for Removal                                                                                                                           ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Sdram_Control:u7|mDATAOUT[0..9,15..25,31]                                                                                                               ; Lost fanout                                                                                                                                  ;
; VGA_Controller:u1|oVGA_SYNC                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                       ;
; Sobel:sobel0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][23]                                                                             ; Stuck at GND due to stuck port data_in                                                                                                       ;
; Sobel:sobel0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][22]                                                                             ; Stuck at GND due to stuck port data_in                                                                                                       ;
; Sobel:sobel0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][21]                                                                             ; Stuck at GND due to stuck port data_in                                                                                                       ;
; Sobel:sobel0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay|sr[0][20]                                                                             ; Stuck at GND due to stuck port data_in                                                                                                       ;
; Sobel:sobel0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[3]|sr[0][3]                                                                            ; Stuck at GND due to stuck port data_in                                                                                                       ;
; Sobel:sobel0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[11]|sr[0][11]                                                                          ; Stuck at GND due to stuck port data_in                                                                                                       ;
; I2C_CCD_Config:u8|mI2C_DATA[31]                                                                                                                         ; Stuck at VCC due to stuck port data_in                                                                                                       ;
; I2C_CCD_Config:u8|mI2C_DATA[30]                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                       ;
; I2C_CCD_Config:u8|mI2C_DATA[27..29]                                                                                                                     ; Stuck at VCC due to stuck port data_in                                                                                                       ;
; I2C_CCD_Config:u8|mI2C_DATA[26]                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                       ;
; I2C_CCD_Config:u8|mI2C_DATA[25]                                                                                                                         ; Stuck at VCC due to stuck port data_in                                                                                                       ;
; I2C_CCD_Config:u8|mI2C_DATA[24]                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                       ;
; I2C_CCD_Config:u8|I2C_Controller:u0|SD[31]                                                                                                              ; Stuck at VCC due to stuck port data_in                                                                                                       ;
; I2C_CCD_Config:u8|I2C_Controller:u0|SD[30]                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                       ;
; I2C_CCD_Config:u8|I2C_Controller:u0|SD[27..29]                                                                                                          ; Stuck at VCC due to stuck port data_in                                                                                                       ;
; I2C_CCD_Config:u8|I2C_Controller:u0|SD[26]                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                       ;
; I2C_CCD_Config:u8|I2C_Controller:u0|SD[25]                                                                                                              ; Stuck at VCC due to stuck port data_in                                                                                                       ;
; I2C_CCD_Config:u8|I2C_Controller:u0|SD[24]                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                       ;
; Sobel:sobel0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe61                                                             ; Lost fanout                                                                                                                                  ;
; Sobel:sobel0|PA_3:pa0|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe61                                                             ; Lost fanout                                                                                                                                  ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[8]  ; Lost fanout                                                                                                                                  ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[8]  ; Lost fanout                                                                                                                                  ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[8]  ; Lost fanout                                                                                                                                  ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[8]  ; Lost fanout                                                                                                                                  ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[8] ; Lost fanout                                                                                                                                  ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[8] ; Lost fanout                                                                                                                                  ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[8] ; Lost fanout                                                                                                                                  ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[8] ; Lost fanout                                                                                                                                  ;
; Sobel:sobel0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[3]|sr[0][2]                                                                            ; Stuck at GND due to stuck port data_in                                                                                                       ;
; Sobel:sobel0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[11]|sr[0][10]                                                                          ; Stuck at GND due to stuck port data_in                                                                                                       ;
; Sobel:sobel0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[3]|sr[0][1]                                                                            ; Stuck at GND due to stuck port data_in                                                                                                       ;
; Sobel:sobel0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[11]|sr[0][9]                                                                           ; Stuck at GND due to stuck port data_in                                                                                                       ;
; Sobel:sobel0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[3]|sr[0][4]                                                                            ; Stuck at GND due to stuck port data_in                                                                                                       ;
; Sobel:sobel0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[3]|sr[0][3]                                                                            ; Stuck at GND due to stuck port data_in                                                                                                       ;
; Sobel:sobel0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[3]|sr[0][2]                                                                            ; Stuck at GND due to stuck port data_in                                                                                                       ;
; Sobel:sobel0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[3]|sr[0][1]                                                                            ; Stuck at GND due to stuck port data_in                                                                                                       ;
; Sobel:sobel0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[3]|sr[0][0]                                                                            ; Stuck at GND due to stuck port data_in                                                                                                       ;
; Sobel:sobel0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[3]|sr[0][0]                                                                            ; Stuck at GND due to stuck port data_in                                                                                                       ;
; Sobel:sobel0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[11]|sr[0][8]                                                                           ; Stuck at GND due to stuck port data_in                                                                                                       ;
; Sobel:sobel0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[11]|sr[0][7]                                                                           ; Stuck at GND due to stuck port data_in                                                                                                       ;
; Sobel:sobel0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[11]|sr[0][6]                                                                           ; Stuck at GND due to stuck port data_in                                                                                                       ;
; Sobel:sobel0|MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1|scan_chain_a_reg[7]                        ; Merged with Sobel:sobel0|MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1|scan_chain_a_reg[7] ;
; Sobel:sobel0|MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1|scan_chain_a_reg[6]                        ; Merged with Sobel:sobel0|MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1|scan_chain_a_reg[6] ;
; Sobel:sobel0|MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1|scan_chain_a_reg[5]                        ; Merged with Sobel:sobel0|MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1|scan_chain_a_reg[5] ;
; Sobel:sobel0|MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1|scan_chain_a_reg[4]                        ; Merged with Sobel:sobel0|MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1|scan_chain_a_reg[4] ;
; Sobel:sobel0|MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1|scan_chain_a_reg[3]                        ; Merged with Sobel:sobel0|MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1|scan_chain_a_reg[3] ;
; Sobel:sobel0|MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1|scan_chain_a_reg[2]                        ; Merged with Sobel:sobel0|MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1|scan_chain_a_reg[2] ;
; Sobel:sobel0|MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1|scan_chain_a_reg[1]                        ; Merged with Sobel:sobel0|MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1|scan_chain_a_reg[1] ;
; Sobel:sobel0|MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1|scan_chain_a_reg[0]                        ; Merged with Sobel:sobel0|MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1|scan_chain_a_reg[0] ;
; Sobel:sobel0|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1|scan_chain_a_reg[7]                        ; Merged with Sobel:sobel0|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1|scan_chain_a_reg[7] ;
; Sobel:sobel0|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1|scan_chain_a_reg[6]                        ; Merged with Sobel:sobel0|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1|scan_chain_a_reg[6] ;
; Sobel:sobel0|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1|scan_chain_a_reg[5]                        ; Merged with Sobel:sobel0|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1|scan_chain_a_reg[5] ;
; Sobel:sobel0|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1|scan_chain_a_reg[4]                        ; Merged with Sobel:sobel0|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1|scan_chain_a_reg[4] ;
; Sobel:sobel0|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1|scan_chain_a_reg[3]                        ; Merged with Sobel:sobel0|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1|scan_chain_a_reg[3] ;
; Sobel:sobel0|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1|scan_chain_a_reg[2]                        ; Merged with Sobel:sobel0|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1|scan_chain_a_reg[2] ;
; Sobel:sobel0|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1|scan_chain_a_reg[1]                        ; Merged with Sobel:sobel0|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1|scan_chain_a_reg[1] ;
; Sobel:sobel0|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1|scan_chain_a_reg[0]                        ; Merged with Sobel:sobel0|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1|scan_chain_a_reg[0] ;
; Sobel:sobel0|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1|scan_chain_a_reg[7]                        ; Merged with Sobel:sobel0|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1|scan_chain_a_reg[7] ;
; Sobel:sobel0|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1|scan_chain_a_reg[6]                        ; Merged with Sobel:sobel0|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1|scan_chain_a_reg[6] ;
; Sobel:sobel0|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1|scan_chain_a_reg[5]                        ; Merged with Sobel:sobel0|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1|scan_chain_a_reg[5] ;
; Sobel:sobel0|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1|scan_chain_a_reg[4]                        ; Merged with Sobel:sobel0|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1|scan_chain_a_reg[4] ;
; Sobel:sobel0|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1|scan_chain_a_reg[3]                        ; Merged with Sobel:sobel0|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1|scan_chain_a_reg[3] ;
; Sobel:sobel0|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1|scan_chain_a_reg[2]                        ; Merged with Sobel:sobel0|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1|scan_chain_a_reg[2] ;
; Sobel:sobel0|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1|scan_chain_a_reg[1]                        ; Merged with Sobel:sobel0|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1|scan_chain_a_reg[1] ;
; Sobel:sobel0|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1|scan_chain_a_reg[0]                        ; Merged with Sobel:sobel0|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1|scan_chain_a_reg[0] ;
; Sobel:sobel0|MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|scan_chain_a_reg[7]                        ; Merged with Sobel:sobel0|MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|scan_chain_a_reg[7] ;
; Sobel:sobel0|MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|scan_chain_a_reg[6]                        ; Merged with Sobel:sobel0|MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|scan_chain_a_reg[6] ;
; Sobel:sobel0|MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|scan_chain_a_reg[5]                        ; Merged with Sobel:sobel0|MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|scan_chain_a_reg[5] ;
; Sobel:sobel0|MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|scan_chain_a_reg[4]                        ; Merged with Sobel:sobel0|MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|scan_chain_a_reg[4] ;
; Sobel:sobel0|MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|scan_chain_a_reg[3]                        ; Merged with Sobel:sobel0|MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|scan_chain_a_reg[3] ;
; Sobel:sobel0|MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|scan_chain_a_reg[2]                        ; Merged with Sobel:sobel0|MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|scan_chain_a_reg[2] ;
; Sobel:sobel0|MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|scan_chain_a_reg[1]                        ; Merged with Sobel:sobel0|MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|scan_chain_a_reg[1] ;
; Sobel:sobel0|MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|scan_chain_a_reg[0]                        ; Merged with Sobel:sobel0|MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|scan_chain_a_reg[0] ;
; Sobel:sobel0|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|scan_chain_a_reg[7]                        ; Merged with Sobel:sobel0|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|scan_chain_a_reg[7] ;
; Sobel:sobel0|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|scan_chain_a_reg[6]                        ; Merged with Sobel:sobel0|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|scan_chain_a_reg[6] ;
; Sobel:sobel0|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|scan_chain_a_reg[5]                        ; Merged with Sobel:sobel0|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|scan_chain_a_reg[5] ;
; Sobel:sobel0|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|scan_chain_a_reg[4]                        ; Merged with Sobel:sobel0|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|scan_chain_a_reg[4] ;
; Sobel:sobel0|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|scan_chain_a_reg[3]                        ; Merged with Sobel:sobel0|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|scan_chain_a_reg[3] ;
; Sobel:sobel0|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|scan_chain_a_reg[2]                        ; Merged with Sobel:sobel0|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|scan_chain_a_reg[2] ;
; Sobel:sobel0|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|scan_chain_a_reg[1]                        ; Merged with Sobel:sobel0|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|scan_chain_a_reg[1] ;
; Sobel:sobel0|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|scan_chain_a_reg[0]                        ; Merged with Sobel:sobel0|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|scan_chain_a_reg[0] ;
; Sobel:sobel0|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|scan_chain_a_reg[7]                        ; Merged with Sobel:sobel0|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|scan_chain_a_reg[7] ;
; Sobel:sobel0|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|scan_chain_a_reg[6]                        ; Merged with Sobel:sobel0|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|scan_chain_a_reg[6] ;
; Sobel:sobel0|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|scan_chain_a_reg[5]                        ; Merged with Sobel:sobel0|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|scan_chain_a_reg[5] ;
; Sobel:sobel0|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|scan_chain_a_reg[4]                        ; Merged with Sobel:sobel0|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|scan_chain_a_reg[4] ;
; Sobel:sobel0|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|scan_chain_a_reg[3]                        ; Merged with Sobel:sobel0|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|scan_chain_a_reg[3] ;
; Sobel:sobel0|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|scan_chain_a_reg[2]                        ; Merged with Sobel:sobel0|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|scan_chain_a_reg[2] ;
; Sobel:sobel0|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|scan_chain_a_reg[1]                        ; Merged with Sobel:sobel0|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|scan_chain_a_reg[1] ;
; Sobel:sobel0|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|scan_chain_a_reg[0]                        ; Merged with Sobel:sobel0|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|scan_chain_a_reg[0] ;
; Sdram_Control:u7|rWR1_ADDR[0..5]                                                                                                                        ; Merged with Sdram_Control:u7|rWR1_ADDR[6]                                                                                                    ;
; Sdram_Control:u7|rWR2_ADDR[0..5]                                                                                                                        ; Merged with Sdram_Control:u7|rWR2_ADDR[6]                                                                                                    ;
; Sdram_Control:u7|rRD1_ADDR[0..5]                                                                                                                        ; Merged with Sdram_Control:u7|rRD1_ADDR[6]                                                                                                    ;
; Sdram_Control:u7|rRD2_ADDR[0..5]                                                                                                                        ; Merged with Sdram_Control:u7|rRD2_ADDR[6]                                                                                                    ;
; Sdram_Control:u7|mLENGTH[0..5]                                                                                                                          ; Merged with Sdram_Control:u7|mLENGTH[6]                                                                                                      ;
; Sdram_Control:u7|mADDR[0..5]                                                                                                                            ; Merged with Sdram_Control:u7|mADDR[6]                                                                                                        ;
; Sdram_Control:u7|control_interface:u_control_interface|SADDR[0..5]                                                                                      ; Merged with Sdram_Control:u7|control_interface:u_control_interface|SADDR[6]                                                                  ;
; Sobel:sobel0|oDATA[3..9]                                                                                                                                ; Merged with Sobel:sobel0|oDATA[2]                                                                                                            ;
; Sobel:sobel0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe59                                                             ; Merged with Sobel:sobel0|PA_3:pa0|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe59                                      ;
; I2C_CCD_Config:u8|senosr_exposure[1,2]                                                                                                                  ; Merged with I2C_CCD_Config:u8|senosr_exposure[0]                                                                                             ;
; Sdram_Control:u7|rWR1_ADDR[6]                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                       ;
; Sdram_Control:u7|rWR2_ADDR[6]                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                       ;
; Sdram_Control:u7|rRD1_ADDR[6]                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                       ;
; Sdram_Control:u7|rRD2_ADDR[6]                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                       ;
; Sdram_Control:u7|mLENGTH[6]                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                       ;
; Sdram_Control:u7|mADDR[6]                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                       ;
; Sdram_Control:u7|control_interface:u_control_interface|SADDR[6]                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                       ;
; Sobel:sobel0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]|sr[0][12]                                                                          ; Stuck at GND due to stuck port data_in                                                                                                       ;
; I2C_CCD_Config:u8|mSetup_ST~9                                                                                                                           ; Lost fanout                                                                                                                                  ;
; I2C_CCD_Config:u8|mSetup_ST~10                                                                                                                          ; Lost fanout                                                                                                                                  ;
; I2C_CCD_Config:u8|LUT_INDEX[5]                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                       ;
; Total Number of Removed Registers = 179                                                                                                                 ;                                                                                                                                              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                ;
+------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------+
; Register name                                                                ; Reason for Removal        ; Registers Removed due to This Register                                          ;
+------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------+
; Sobel:sobel0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[3]|sr[0][3] ; Stuck at GND              ; Sobel:sobel0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[11]|sr[0][11], ;
;                                                                              ; due to stuck port data_in ; Sobel:sobel0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[11]|sr[0][7],  ;
;                                                                              ;                           ; Sobel:sobel0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[11]|sr[0][6]   ;
; Sdram_Control:u7|rWR1_ADDR[6]                                                ; Stuck at GND              ; Sdram_Control:u7|mADDR[6],                                                      ;
;                                                                              ; due to stuck port data_in ; Sdram_Control:u7|control_interface:u_control_interface|SADDR[6]                 ;
; I2C_CCD_Config:u8|mI2C_DATA[31]                                              ; Stuck at VCC              ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[31]                                      ;
;                                                                              ; due to stuck port data_in ;                                                                                 ;
; I2C_CCD_Config:u8|mI2C_DATA[30]                                              ; Stuck at GND              ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[30]                                      ;
;                                                                              ; due to stuck port data_in ;                                                                                 ;
; I2C_CCD_Config:u8|mI2C_DATA[29]                                              ; Stuck at VCC              ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[29]                                      ;
;                                                                              ; due to stuck port data_in ;                                                                                 ;
; I2C_CCD_Config:u8|mI2C_DATA[28]                                              ; Stuck at VCC              ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[28]                                      ;
;                                                                              ; due to stuck port data_in ;                                                                                 ;
; I2C_CCD_Config:u8|mI2C_DATA[27]                                              ; Stuck at VCC              ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[27]                                      ;
;                                                                              ; due to stuck port data_in ;                                                                                 ;
; I2C_CCD_Config:u8|mI2C_DATA[26]                                              ; Stuck at GND              ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[26]                                      ;
;                                                                              ; due to stuck port data_in ;                                                                                 ;
; I2C_CCD_Config:u8|mI2C_DATA[25]                                              ; Stuck at VCC              ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[25]                                      ;
;                                                                              ; due to stuck port data_in ;                                                                                 ;
; I2C_CCD_Config:u8|mI2C_DATA[24]                                              ; Stuck at GND              ; I2C_CCD_Config:u8|I2C_Controller:u0|SD[24]                                      ;
;                                                                              ; due to stuck port data_in ;                                                                                 ;
; Sobel:sobel0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[3]|sr[0][2] ; Stuck at GND              ; Sobel:sobel0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[11]|sr[0][10]  ;
;                                                                              ; due to stuck port data_in ;                                                                                 ;
; Sobel:sobel0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[3]|sr[0][1] ; Stuck at GND              ; Sobel:sobel0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[11]|sr[0][9]   ;
;                                                                              ; due to stuck port data_in ;                                                                                 ;
; Sobel:sobel0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[3]|sr[0][0] ; Stuck at GND              ; Sobel:sobel0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[11]|sr[0][8]   ;
;                                                                              ; due to stuck port data_in ;                                                                                 ;
+------------------------------------------------------------------------------+---------------------------+---------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1430  ;
; Number of registers using Synchronous Clear  ; 142   ;
; Number of registers using Synchronous Load   ; 68    ;
; Number of registers using Asynchronous Clear ; 1130  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 421   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                  ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                   ; Fan out ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[5]                                                                                                                   ; 13      ;
; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[3]                                                                                                                   ; 22      ;
; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[4]                                                                                                                   ; 13      ;
; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[2]                                                                                                                   ; 19      ;
; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[1]                                                                                                                   ; 18      ;
; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[0]                                                                                                                   ; 20      ;
; I2C_CCD_Config:u8|I2C_Controller:u0|SCLK                                                                                                                            ; 4       ;
; I2C_CCD_Config:u8|I2C_Controller:u0|END                                                                                                                             ; 5       ;
; I2C_CCD_Config:u8|I2C_Controller:u0|SDO                                                                                                                             ; 6       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0     ; 6       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0     ; 6       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0    ; 7       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0    ; 7       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|parity9        ; 4       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0  ; 1       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p|parity9        ; 4       ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0  ; 1       ;
; Sdram_Control:u7|rRD2_ADDR[20]                                                                                                                                      ; 3       ;
; Sdram_Control:u7|rWR2_ADDR[20]                                                                                                                                      ; 3       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|parity6       ; 4       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p|parity6       ; 4       ;
; I2C_CCD_Config:u8|senosr_exposure[8]                                                                                                                                ; 3       ;
; I2C_CCD_Config:u8|senosr_exposure[10]                                                                                                                               ; 3       ;
; I2C_CCD_Config:u8|senosr_exposure[9]                                                                                                                                ; 3       ;
; I2C_CCD_Config:u8|senosr_exposure[7]                                                                                                                                ; 3       ;
; I2C_CCD_Config:u8|senosr_exposure[6]                                                                                                                                ; 3       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|sub_parity9a0 ; 1       ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p|sub_parity9a0 ; 1       ;
; Total number of inverted registers = 28                                                                                                                             ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+----------------------------------------------------------------------------------+----------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered                                                                       ; Example Multiplexer Output ;
+--------------------+-----------+---------------+----------------------+------------------------+----------------------------------------------------------------------------------+----------------------------+
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; |DE2_115_CAMERA|CCD_Capture:u3|Y_Cont[1]                                         ;                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; |DE2_115_CAMERA|Sdram_Control:u7|command:u_command|BA[1]                         ;                            ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; |DE2_115_CAMERA|Sdram_Control:u7|control_interface:u_control_interface|timer[15] ;                            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; |DE2_115_CAMERA|Sdram_Control:u7|command:u_command|command_delay[0]              ;                            ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; |DE2_115_CAMERA|I2C_CCD_Config:u8|senosr_exposure[3]                             ;                            ;
; 4:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; |DE2_115_CAMERA|Sdram_Control:u7|command:u_command|SA[4]                         ;                            ;
; 4:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; |DE2_115_CAMERA|CCD_Capture:u3|X_Cont[3]                                         ;                            ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; |DE2_115_CAMERA|Sdram_Control:u7|command:u_command|rp_shift[0]                   ;                            ;
; 5:1                ; 16 bits   ; 48 LEs        ; 32 LEs               ; 16 LEs                 ; |DE2_115_CAMERA|Sdram_Control:u7|mADDR[10]                                       ;                            ;
; 64:1               ; 5 bits    ; 210 LEs       ; 70 LEs               ; 140 LEs                ; |DE2_115_CAMERA|I2C_CCD_Config:u8|mI2C_DATA[3]                                   ;                            ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; |DE2_115_CAMERA|Sdram_Control:u7|CMD[0]                                          ;                            ;
; 9:1                ; 10 bits   ; 60 LEs        ; 40 LEs               ; 20 LEs                 ; |DE2_115_CAMERA|RAW2RGB:u4|rRed[4]                                               ;                            ;
; 7:1                ; 3 bits    ; 12 LEs        ; 9 LEs                ; 3 LEs                  ; |DE2_115_CAMERA|Sdram_Control:u7|mRD                                             ;                            ;
; 7:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; |DE2_115_CAMERA|Sdram_Control:u7|WR_MASK[1]                                      ;                            ;
; 10:1               ; 10 bits   ; 60 LEs        ; 40 LEs               ; 20 LEs                 ; |DE2_115_CAMERA|RAW2RGB:u4|rBlue[3]                                              ;                            ;
; 10:1               ; 10 bits   ; 60 LEs        ; 40 LEs               ; 20 LEs                 ; |DE2_115_CAMERA|RAW2RGB:u4|rGreen[12]                                            ;                            ;
; 7:1                ; 10 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; |DE2_115_CAMERA|Sdram_Control:u7|ST[1]                                           ;                            ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; |DE2_115_CAMERA|I2C_CCD_Config:u8|senosr_exposure[6]                             ;                            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; |DE2_115_CAMERA|VGA_Controller:u1|mVGA_B[2]                                      ;                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; |DE2_115_CAMERA|I2C_CCD_Config:u8|Mux13                                          ;                            ;
+--------------------+-----------+---------------+----------------------+------------------------+----------------------------------------------------------------------------------+----------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for RAW2RGB:u4|Line_Buffer:L1|altshift_taps:altshift_taps_component|shift_taps_4cs:auto_generated|altsyncram_bka1:altsyncram2 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                 ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                  ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated ;
+---------------------------------------+-------+------+-------------------------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                                        ;
+---------------------------------------+-------+------+-------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                                         ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                                         ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                                                         ;
+---------------------------------------+-------+------+-------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                           ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                                                   ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                                                      ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                           ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; sub_parity9a0                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity8                                                                                                                                      ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                          ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                           ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                  ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                  ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                            ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                             ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                               ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                            ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                             ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                               ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated ;
+---------------------------------------+-------+------+-------------------------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                                        ;
+---------------------------------------+-------+------+-------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                                         ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                                         ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                                         ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                                                         ;
+---------------------------------------+-------+------+-------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                           ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                                                   ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                                                      ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                           ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; sub_parity9a0                                                                                                                                ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity8                                                                                                                                      ;
+----------------+-------+------+----------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                          ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                           ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                  ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                  ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                            ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                             ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                               ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                            ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                             ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                             ;
+-----------------------------+------------------------+------+---------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                               ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated ;
+---------------------------------------+-------+------+------------------------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                                       ;
+---------------------------------------+-------+------+------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                                        ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                                        ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                                                        ;
+---------------------------------------+-------+------+------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                          ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; sub_parity6a0                                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity5                                                                                                                                     ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                          ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                                                  ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                                                     ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                         ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                          ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                           ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                            ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                              ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                               ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                           ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                            ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                              ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                               ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated ;
+---------------------------------------+-------+------+------------------------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                                       ;
+---------------------------------------+-------+------+------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                                                                                        ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                                                                                        ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                                                                                        ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                                                                                        ;
+---------------------------------------+-------+------+------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                          ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; sub_parity6a0                                                                                                                               ;
; POWER_UP_LEVEL ; LOW   ; -    ; parity5                                                                                                                                     ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                          ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                                                  ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                                                     ;
+----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                         ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                          ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                           ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                            ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                              ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                               ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                           ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                            ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                            ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15 ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                              ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                               ;
+---------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sobel:sobel0|LineBuffer_3:b0|altshift_taps:altshift_taps_component|shift_taps_7mn:auto_generated|altsyncram_8o81:altsyncram2 ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                    ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                     ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Source assignments for Sobel:sobel0|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated ;
+------------+-------+------+---------------------------------------------------------------------------------+
; Assignment ; Value ; From ; To                                                                              ;
+------------+-------+------+---------------------------------------------------------------------------------+
; MAX_FANOUT ; 5     ; -    ; dffe8a                                                                          ;
+------------+-------+------+---------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sobel:sobel0|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1|dffpipe_b3c:pre_result ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                        ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                         ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sobel:sobel0|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|dffpipe_b3c:pre_result ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                        ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                         ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sobel:sobel0|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_qe91:ded_mult3|dffpipe_b3c:pre_result ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                        ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                         ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Source assignments for Sobel:sobel0|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated ;
+------------+-------+------+---------------------------------------------------------------------------------+
; Assignment ; Value ; From ; To                                                                              ;
+------------+-------+------+---------------------------------------------------------------------------------+
; MAX_FANOUT ; 5     ; -    ; dffe8a                                                                          ;
+------------+-------+------+---------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sobel:sobel0|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1|dffpipe_b3c:pre_result ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                        ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                         ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sobel:sobel0|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|dffpipe_b3c:pre_result ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                        ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                         ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sobel:sobel0|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_qe91:ded_mult3|dffpipe_b3c:pre_result ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                        ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                         ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Source assignments for Sobel:sobel0|MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated ;
+------------+-------+------+---------------------------------------------------------------------------------+
; Assignment ; Value ; From ; To                                                                              ;
+------------+-------+------+---------------------------------------------------------------------------------+
; MAX_FANOUT ; 5     ; -    ; dffe8a                                                                          ;
+------------+-------+------+---------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sobel:sobel0|MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1|dffpipe_b3c:pre_result ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                        ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                         ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sobel:sobel0|MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|dffpipe_b3c:pre_result ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                        ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                         ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sobel:sobel0|MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_qe91:ded_mult3|dffpipe_b3c:pre_result ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                        ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                         ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Source assignments for Sobel:sobel0|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated ;
+------------+-------+------+---------------------------------------------------------------------------------+
; Assignment ; Value ; From ; To                                                                              ;
+------------+-------+------+---------------------------------------------------------------------------------+
; MAX_FANOUT ; 5     ; -    ; dffe8a                                                                          ;
+------------+-------+------+---------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sobel:sobel0|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1|dffpipe_b3c:pre_result ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                        ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                         ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sobel:sobel0|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|dffpipe_b3c:pre_result ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                        ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                         ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sobel:sobel0|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_qe91:ded_mult3|dffpipe_b3c:pre_result ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                        ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                         ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Source assignments for Sobel:sobel0|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated ;
+------------+-------+------+---------------------------------------------------------------------------------+
; Assignment ; Value ; From ; To                                                                              ;
+------------+-------+------+---------------------------------------------------------------------------------+
; MAX_FANOUT ; 5     ; -    ; dffe8a                                                                          ;
+------------+-------+------+---------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sobel:sobel0|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1|dffpipe_b3c:pre_result ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                        ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                         ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sobel:sobel0|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|dffpipe_b3c:pre_result ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                        ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                         ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sobel:sobel0|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_qe91:ded_mult3|dffpipe_b3c:pre_result ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                        ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                         ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Source assignments for Sobel:sobel0|MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated ;
+------------+-------+------+---------------------------------------------------------------------------------+
; Assignment ; Value ; From ; To                                                                              ;
+------------+-------+------+---------------------------------------------------------------------------------+
; MAX_FANOUT ; 5     ; -    ; dffe8a                                                                          ;
+------------+-------+------+---------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sobel:sobel0|MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1|dffpipe_b3c:pre_result ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                        ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                         ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sobel:sobel0|MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult2|dffpipe_b3c:pre_result ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                        ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                         ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for Sobel:sobel0|MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_qe91:ded_mult3|dffpipe_b3c:pre_result ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                        ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                         ;
+---------------------------------+-------+------+-----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Source assignments for Sobel:sobel0|PA_3:pa0|parallel_add:parallel_add_component|par_add_o9f:auto_generated ;
+----------------+-------+------+-----------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                          ;
+----------------+-------+------+-----------------------------------------------------------------------------+
; POWER_UP_LEVEL ; LOW   ; -    ; dffe1                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe10                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe11                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe12                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe13                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe14                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe15                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe16                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe17                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe18                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe19                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe2                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe20                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe21                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe22                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe23                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe24                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe25                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe26                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe27                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe28                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe29                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe3                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe30                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe31                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe32                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe33                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe34                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe35                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe36                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe37                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe38                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe39                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe4                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe40                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe41                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe42                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe43                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe44                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe45                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe46                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe47                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe48                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe49                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe5                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe50                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe51                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe52                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe53                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe54                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe55                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe56                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe57                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe58                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe59                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe6                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe60                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe61                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe7                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe8                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe9                                                                       ;
+----------------+-------+------+-----------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Source assignments for Sobel:sobel0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated ;
+----------------+-------+------+-----------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                          ;
+----------------+-------+------+-----------------------------------------------------------------------------+
; POWER_UP_LEVEL ; LOW   ; -    ; dffe1                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe10                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe11                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe12                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe13                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe14                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe15                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe16                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe17                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe18                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe19                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe2                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe20                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe21                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe22                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe23                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe24                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe25                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe26                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe27                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe28                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe29                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe3                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe30                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe31                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe32                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe33                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe34                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe35                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe36                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe37                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe38                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe39                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe4                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe40                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe41                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe42                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe43                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe44                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe45                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe46                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe47                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe48                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe49                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe5                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe50                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe51                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe52                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe53                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe54                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe55                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe56                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe57                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe58                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe59                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe6                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe60                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe61                                                                      ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe7                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe8                                                                       ;
; POWER_UP_LEVEL ; LOW   ; -    ; dffe9                                                                       ;
+----------------+-------+------+-----------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------+
; Source assignments for Sobel:sobel0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay ;
+---------------------------------+-------+------+-----------------------------------------+
; Assignment                      ; Value ; From ; To                                      ;
+---------------------------------+-------+------+-----------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                       ;
+---------------------------------+-------+------+-----------------------------------------+


+---------------------------------------------------------------------------------------------+
; Source assignments for Sobel:sobel0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[15] ;
+---------------------------------+-------+------+--------------------------------------------+
; Assignment                      ; Value ; From ; To                                         ;
+---------------------------------+-------+------+--------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                          ;
+---------------------------------+-------+------+--------------------------------------------+


+---------------------------------------------------------------------------------------------+
; Source assignments for Sobel:sobel0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[14] ;
+---------------------------------+-------+------+--------------------------------------------+
; Assignment                      ; Value ; From ; To                                         ;
+---------------------------------+-------+------+--------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                          ;
+---------------------------------+-------+------+--------------------------------------------+


+---------------------------------------------------------------------------------------------+
; Source assignments for Sobel:sobel0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[13] ;
+---------------------------------+-------+------+--------------------------------------------+
; Assignment                      ; Value ; From ; To                                         ;
+---------------------------------+-------+------+--------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                          ;
+---------------------------------+-------+------+--------------------------------------------+


+---------------------------------------------------------------------------------------------+
; Source assignments for Sobel:sobel0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[12] ;
+---------------------------------+-------+------+--------------------------------------------+
; Assignment                      ; Value ; From ; To                                         ;
+---------------------------------+-------+------+--------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                          ;
+---------------------------------+-------+------+--------------------------------------------+


+---------------------------------------------------------------------------------------------+
; Source assignments for Sobel:sobel0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[11] ;
+---------------------------------+-------+------+--------------------------------------------+
; Assignment                      ; Value ; From ; To                                         ;
+---------------------------------+-------+------+--------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                          ;
+---------------------------------+-------+------+--------------------------------------------+


+---------------------------------------------------------------------------------------------+
; Source assignments for Sobel:sobel0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[10] ;
+---------------------------------+-------+------+--------------------------------------------+
; Assignment                      ; Value ; From ; To                                         ;
+---------------------------------+-------+------+--------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                          ;
+---------------------------------+-------+------+--------------------------------------------+


+--------------------------------------------------------------------------------------------+
; Source assignments for Sobel:sobel0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[9] ;
+---------------------------------+-------+------+-------------------------------------------+
; Assignment                      ; Value ; From ; To                                        ;
+---------------------------------+-------+------+-------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                         ;
+---------------------------------+-------+------+-------------------------------------------+


+--------------------------------------------------------------------------------------------+
; Source assignments for Sobel:sobel0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[8] ;
+---------------------------------+-------+------+-------------------------------------------+
; Assignment                      ; Value ; From ; To                                        ;
+---------------------------------+-------+------+-------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                         ;
+---------------------------------+-------+------+-------------------------------------------+


+--------------------------------------------------------------------------------------------+
; Source assignments for Sobel:sobel0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[7] ;
+---------------------------------+-------+------+-------------------------------------------+
; Assignment                      ; Value ; From ; To                                        ;
+---------------------------------+-------+------+-------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                         ;
+---------------------------------+-------+------+-------------------------------------------+


+--------------------------------------------------------------------------------------------+
; Source assignments for Sobel:sobel0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[6] ;
+---------------------------------+-------+------+-------------------------------------------+
; Assignment                      ; Value ; From ; To                                        ;
+---------------------------------+-------+------+-------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                         ;
+---------------------------------+-------+------+-------------------------------------------+


+--------------------------------------------------------------------------------------------+
; Source assignments for Sobel:sobel0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[5] ;
+---------------------------------+-------+------+-------------------------------------------+
; Assignment                      ; Value ; From ; To                                        ;
+---------------------------------+-------+------+-------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                         ;
+---------------------------------+-------+------+-------------------------------------------+


+--------------------------------------------------------------------------------------------+
; Source assignments for Sobel:sobel0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[4] ;
+---------------------------------+-------+------+-------------------------------------------+
; Assignment                      ; Value ; From ; To                                        ;
+---------------------------------+-------+------+-------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                         ;
+---------------------------------+-------+------+-------------------------------------------+


+--------------------------------------------------------------------------------------------+
; Source assignments for Sobel:sobel0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[3] ;
+---------------------------------+-------+------+-------------------------------------------+
; Assignment                      ; Value ; From ; To                                        ;
+---------------------------------+-------+------+-------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                         ;
+---------------------------------+-------+------+-------------------------------------------+


+--------------------------------------------------------------------------------------------+
; Source assignments for Sobel:sobel0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[2] ;
+---------------------------------+-------+------+-------------------------------------------+
; Assignment                      ; Value ; From ; To                                        ;
+---------------------------------+-------+------+-------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                         ;
+---------------------------------+-------+------+-------------------------------------------+


+--------------------------------------------------------------------------------------------+
; Source assignments for Sobel:sobel0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[1] ;
+---------------------------------+-------+------+-------------------------------------------+
; Assignment                      ; Value ; From ; To                                        ;
+---------------------------------+-------+------+-------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                         ;
+---------------------------------+-------+------+-------------------------------------------+


+--------------------------------------------------------------------------------------------+
; Source assignments for Sobel:sobel0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[0] ;
+---------------------------------+-------+------+-------------------------------------------+
; Assignment                      ; Value ; From ; To                                        ;
+---------------------------------+-------+------+-------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                         ;
+---------------------------------+-------+------+-------------------------------------------+


+---------------------------------------------------------------------------------------------+
; Source assignments for Sobel:sobel0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[15] ;
+---------------------------------+-------+------+--------------------------------------------+
; Assignment                      ; Value ; From ; To                                         ;
+---------------------------------+-------+------+--------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                          ;
+---------------------------------+-------+------+--------------------------------------------+


+---------------------------------------------------------------------------------------------+
; Source assignments for Sobel:sobel0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[14] ;
+---------------------------------+-------+------+--------------------------------------------+
; Assignment                      ; Value ; From ; To                                         ;
+---------------------------------+-------+------+--------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                          ;
+---------------------------------+-------+------+--------------------------------------------+


+---------------------------------------------------------------------------------------------+
; Source assignments for Sobel:sobel0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[13] ;
+---------------------------------+-------+------+--------------------------------------------+
; Assignment                      ; Value ; From ; To                                         ;
+---------------------------------+-------+------+--------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                          ;
+---------------------------------+-------+------+--------------------------------------------+


+---------------------------------------------------------------------------------------------+
; Source assignments for Sobel:sobel0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[12] ;
+---------------------------------+-------+------+--------------------------------------------+
; Assignment                      ; Value ; From ; To                                         ;
+---------------------------------+-------+------+--------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                          ;
+---------------------------------+-------+------+--------------------------------------------+


+---------------------------------------------------------------------------------------------+
; Source assignments for Sobel:sobel0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11] ;
+---------------------------------+-------+------+--------------------------------------------+
; Assignment                      ; Value ; From ; To                                         ;
+---------------------------------+-------+------+--------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                          ;
+---------------------------------+-------+------+--------------------------------------------+


+---------------------------------------------------------------------------------------------+
; Source assignments for Sobel:sobel0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[10] ;
+---------------------------------+-------+------+--------------------------------------------+
; Assignment                      ; Value ; From ; To                                         ;
+---------------------------------+-------+------+--------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                          ;
+---------------------------------+-------+------+--------------------------------------------+


+--------------------------------------------------------------------------------------------+
; Source assignments for Sobel:sobel0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[9] ;
+---------------------------------+-------+------+-------------------------------------------+
; Assignment                      ; Value ; From ; To                                        ;
+---------------------------------+-------+------+-------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                         ;
+---------------------------------+-------+------+-------------------------------------------+


+--------------------------------------------------------------------------------------------+
; Source assignments for Sobel:sobel0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[8] ;
+---------------------------------+-------+------+-------------------------------------------+
; Assignment                      ; Value ; From ; To                                        ;
+---------------------------------+-------+------+-------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                         ;
+---------------------------------+-------+------+-------------------------------------------+


+--------------------------------------------------------------------------------------------+
; Source assignments for Sobel:sobel0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[7] ;
+---------------------------------+-------+------+-------------------------------------------+
; Assignment                      ; Value ; From ; To                                        ;
+---------------------------------+-------+------+-------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                         ;
+---------------------------------+-------+------+-------------------------------------------+


+--------------------------------------------------------------------------------------------+
; Source assignments for Sobel:sobel0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[6] ;
+---------------------------------+-------+------+-------------------------------------------+
; Assignment                      ; Value ; From ; To                                        ;
+---------------------------------+-------+------+-------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                         ;
+---------------------------------+-------+------+-------------------------------------------+


+--------------------------------------------------------------------------------------------+
; Source assignments for Sobel:sobel0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[5] ;
+---------------------------------+-------+------+-------------------------------------------+
; Assignment                      ; Value ; From ; To                                        ;
+---------------------------------+-------+------+-------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                         ;
+---------------------------------+-------+------+-------------------------------------------+


+--------------------------------------------------------------------------------------------+
; Source assignments for Sobel:sobel0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[4] ;
+---------------------------------+-------+------+-------------------------------------------+
; Assignment                      ; Value ; From ; To                                        ;
+---------------------------------+-------+------+-------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                         ;
+---------------------------------+-------+------+-------------------------------------------+


+--------------------------------------------------------------------------------------------+
; Source assignments for Sobel:sobel0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[3] ;
+---------------------------------+-------+------+-------------------------------------------+
; Assignment                      ; Value ; From ; To                                        ;
+---------------------------------+-------+------+-------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                         ;
+---------------------------------+-------+------+-------------------------------------------+


+--------------------------------------------------------------------------------------------+
; Source assignments for Sobel:sobel0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[2] ;
+---------------------------------+-------+------+-------------------------------------------+
; Assignment                      ; Value ; From ; To                                        ;
+---------------------------------+-------+------+-------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                         ;
+---------------------------------+-------+------+-------------------------------------------+


+--------------------------------------------------------------------------------------------+
; Source assignments for Sobel:sobel0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[1] ;
+---------------------------------+-------+------+-------------------------------------------+
; Assignment                      ; Value ; From ; To                                        ;
+---------------------------------+-------+------+-------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                         ;
+---------------------------------+-------+------+-------------------------------------------+


+--------------------------------------------------------------------------------------------+
; Source assignments for Sobel:sobel0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[0] ;
+---------------------------------+-------+------+-------------------------------------------+
; Assignment                      ; Value ; From ; To                                        ;
+---------------------------------+-------+------+-------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                         ;
+---------------------------------+-------+------+-------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Source assignments for Sobel:sobel0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:q_final_dff ;
+---------------------------------+-------+------+---------------------------------------------+
; Assignment                      ; Value ; From ; To                                          ;
+---------------------------------+-------+------+---------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                           ;
+---------------------------------+-------+------+---------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Source assignments for Sobel:sobel0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_final_dff ;
+---------------------------------+-------+------+---------------------------------------------+
; Assignment                      ; Value ; From ; To                                          ;
+---------------------------------+-------+------+---------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                           ;
+---------------------------------+-------+------+---------------------------------------------+


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CCD_Capture:u3 ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; COLUMN_WIDTH   ; 800   ; Signed Integer                     ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RAW2RGB:u4|Line_Buffer:L1|altshift_taps:altshift_taps_component ;
+----------------+----------------+----------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                       ;
+----------------+----------------+----------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                                    ;
; NUMBER_OF_TAPS ; 3              ; Signed Integer                                                             ;
; TAP_DISTANCE   ; 800            ; Signed Integer                                                             ;
; WIDTH          ; 12             ; Signed Integer                                                             ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                                                    ;
; CBXI_PARAMETER ; shift_taps_4cs ; Untyped                                                                    ;
+----------------+----------------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdram_pll:u6|altpll:altpll_component ;
+-------------------------------+-------------------+-------------------------------+
; Parameter Name                ; Value             ; Type                          ;
+-------------------------------+-------------------+-------------------------------+
; OPERATION_MODE                ; NORMAL            ; Untyped                       ;
; PLL_TYPE                      ; AUTO              ; Untyped                       ;
; LPM_HINT                      ; UNUSED            ; Untyped                       ;
; QUALIFY_CONF_DONE             ; OFF               ; Untyped                       ;
; COMPENSATE_CLOCK              ; CLK0              ; Untyped                       ;
; SCAN_CHAIN                    ; LONG              ; Untyped                       ;
; PRIMARY_CLOCK                 ; INCLK0            ; Untyped                       ;
; INCLK0_INPUT_FREQUENCY        ; 20000             ; Signed Integer                ;
; INCLK1_INPUT_FREQUENCY        ; 0                 ; Untyped                       ;
; GATE_LOCK_SIGNAL              ; NO                ; Untyped                       ;
; GATE_LOCK_COUNTER             ; 0                 ; Untyped                       ;
; LOCK_HIGH                     ; 1                 ; Untyped                       ;
; LOCK_LOW                      ; 1                 ; Untyped                       ;
; VALID_LOCK_MULTIPLIER         ; 1                 ; Untyped                       ;
; INVALID_LOCK_MULTIPLIER       ; 5                 ; Untyped                       ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF               ; Untyped                       ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF               ; Untyped                       ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF               ; Untyped                       ;
; SKIP_VCO                      ; OFF               ; Untyped                       ;
; SWITCH_OVER_COUNTER           ; 0                 ; Untyped                       ;
; SWITCH_OVER_TYPE              ; AUTO              ; Untyped                       ;
; FEEDBACK_SOURCE               ; EXTCLK0           ; Untyped                       ;
; BANDWIDTH                     ; 0                 ; Untyped                       ;
; BANDWIDTH_TYPE                ; AUTO              ; Untyped                       ;
; SPREAD_FREQUENCY              ; 0                 ; Untyped                       ;
; DOWN_SPREAD                   ; 0                 ; Untyped                       ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF               ; Untyped                       ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF               ; Untyped                       ;
; CLK9_MULTIPLY_BY              ; 0                 ; Untyped                       ;
; CLK8_MULTIPLY_BY              ; 0                 ; Untyped                       ;
; CLK7_MULTIPLY_BY              ; 0                 ; Untyped                       ;
; CLK6_MULTIPLY_BY              ; 0                 ; Untyped                       ;
; CLK5_MULTIPLY_BY              ; 1                 ; Untyped                       ;
; CLK4_MULTIPLY_BY              ; 4                 ; Signed Integer                ;
; CLK3_MULTIPLY_BY              ; 1                 ; Signed Integer                ;
; CLK2_MULTIPLY_BY              ; 1                 ; Signed Integer                ;
; CLK1_MULTIPLY_BY              ; 2                 ; Signed Integer                ;
; CLK0_MULTIPLY_BY              ; 2                 ; Signed Integer                ;
; CLK9_DIVIDE_BY                ; 0                 ; Untyped                       ;
; CLK8_DIVIDE_BY                ; 0                 ; Untyped                       ;
; CLK7_DIVIDE_BY                ; 0                 ; Untyped                       ;
; CLK6_DIVIDE_BY                ; 0                 ; Untyped                       ;
; CLK5_DIVIDE_BY                ; 1                 ; Untyped                       ;
; CLK4_DIVIDE_BY                ; 5                 ; Signed Integer                ;
; CLK3_DIVIDE_BY                ; 2                 ; Signed Integer                ;
; CLK2_DIVIDE_BY                ; 2                 ; Signed Integer                ;
; CLK1_DIVIDE_BY                ; 1                 ; Signed Integer                ;
; CLK0_DIVIDE_BY                ; 1                 ; Signed Integer                ;
; CLK9_PHASE_SHIFT              ; 0                 ; Untyped                       ;
; CLK8_PHASE_SHIFT              ; 0                 ; Untyped                       ;
; CLK7_PHASE_SHIFT              ; 0                 ; Untyped                       ;
; CLK6_PHASE_SHIFT              ; 0                 ; Untyped                       ;
; CLK5_PHASE_SHIFT              ; 0                 ; Untyped                       ;
; CLK4_PHASE_SHIFT              ; 0                 ; Untyped                       ;
; CLK3_PHASE_SHIFT              ; 0                 ; Untyped                       ;
; CLK2_PHASE_SHIFT              ; 0                 ; Untyped                       ;
; CLK1_PHASE_SHIFT              ; -3000             ; Untyped                       ;
; CLK0_PHASE_SHIFT              ; 0                 ; Untyped                       ;
; CLK5_TIME_DELAY               ; 0                 ; Untyped                       ;
; CLK4_TIME_DELAY               ; 0                 ; Untyped                       ;
; CLK3_TIME_DELAY               ; 0                 ; Untyped                       ;
; CLK2_TIME_DELAY               ; 0                 ; Untyped                       ;
; CLK1_TIME_DELAY               ; 0                 ; Untyped                       ;
; CLK0_TIME_DELAY               ; 0                 ; Untyped                       ;
; CLK9_DUTY_CYCLE               ; 50                ; Untyped                       ;
; CLK8_DUTY_CYCLE               ; 50                ; Untyped                       ;
; CLK7_DUTY_CYCLE               ; 50                ; Untyped                       ;
; CLK6_DUTY_CYCLE               ; 50                ; Untyped                       ;
; CLK5_DUTY_CYCLE               ; 50                ; Untyped                       ;
; CLK4_DUTY_CYCLE               ; 50                ; Signed Integer                ;
; CLK3_DUTY_CYCLE               ; 50                ; Signed Integer                ;
; CLK2_DUTY_CYCLE               ; 50                ; Signed Integer                ;
; CLK1_DUTY_CYCLE               ; 50                ; Signed Integer                ;
; CLK0_DUTY_CYCLE               ; 50                ; Signed Integer                ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                       ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                       ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                       ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                       ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                       ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                       ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                       ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                       ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                       ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                       ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                       ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                       ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                       ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                       ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                       ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                       ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                       ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                       ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                       ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                       ;
; LOCK_WINDOW_UI                ;  0.05             ; Untyped                       ;
; LOCK_WINDOW_UI_BITS           ; UNUSED            ; Untyped                       ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED            ; Untyped                       ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED            ; Untyped                       ;
; DPA_MULTIPLY_BY               ; 0                 ; Untyped                       ;
; DPA_DIVIDE_BY                 ; 1                 ; Untyped                       ;
; DPA_DIVIDER                   ; 0                 ; Untyped                       ;
; EXTCLK3_MULTIPLY_BY           ; 1                 ; Untyped                       ;
; EXTCLK2_MULTIPLY_BY           ; 1                 ; Untyped                       ;
; EXTCLK1_MULTIPLY_BY           ; 1                 ; Untyped                       ;
; EXTCLK0_MULTIPLY_BY           ; 1                 ; Untyped                       ;
; EXTCLK3_DIVIDE_BY             ; 1                 ; Untyped                       ;
; EXTCLK2_DIVIDE_BY             ; 1                 ; Untyped                       ;
; EXTCLK1_DIVIDE_BY             ; 1                 ; Untyped                       ;
; EXTCLK0_DIVIDE_BY             ; 1                 ; Untyped                       ;
; EXTCLK3_PHASE_SHIFT           ; 0                 ; Untyped                       ;
; EXTCLK2_PHASE_SHIFT           ; 0                 ; Untyped                       ;
; EXTCLK1_PHASE_SHIFT           ; 0                 ; Untyped                       ;
; EXTCLK0_PHASE_SHIFT           ; 0                 ; Untyped                       ;
; EXTCLK3_TIME_DELAY            ; 0                 ; Untyped                       ;
; EXTCLK2_TIME_DELAY            ; 0                 ; Untyped                       ;
; EXTCLK1_TIME_DELAY            ; 0                 ; Untyped                       ;
; EXTCLK0_TIME_DELAY            ; 0                 ; Untyped                       ;
; EXTCLK3_DUTY_CYCLE            ; 50                ; Untyped                       ;
; EXTCLK2_DUTY_CYCLE            ; 50                ; Untyped                       ;
; EXTCLK1_DUTY_CYCLE            ; 50                ; Untyped                       ;
; EXTCLK0_DUTY_CYCLE            ; 50                ; Untyped                       ;
; VCO_MULTIPLY_BY               ; 0                 ; Untyped                       ;
; VCO_DIVIDE_BY                 ; 0                 ; Untyped                       ;
; SCLKOUT0_PHASE_SHIFT          ; 0                 ; Untyped                       ;
; SCLKOUT1_PHASE_SHIFT          ; 0                 ; Untyped                       ;
; VCO_MIN                       ; 0                 ; Untyped                       ;
; VCO_MAX                       ; 0                 ; Untyped                       ;
; VCO_CENTER                    ; 0                 ; Untyped                       ;
; PFD_MIN                       ; 0                 ; Untyped                       ;
; PFD_MAX                       ; 0                 ; Untyped                       ;
; M_INITIAL                     ; 0                 ; Untyped                       ;
; M                             ; 0                 ; Untyped                       ;
; N                             ; 1                 ; Untyped                       ;
; M2                            ; 1                 ; Untyped                       ;
; N2                            ; 1                 ; Untyped                       ;
; SS                            ; 1                 ; Untyped                       ;
; C0_HIGH                       ; 0                 ; Untyped                       ;
; C1_HIGH                       ; 0                 ; Untyped                       ;
; C2_HIGH                       ; 0                 ; Untyped                       ;
; C3_HIGH                       ; 0                 ; Untyped                       ;
; C4_HIGH                       ; 0                 ; Untyped                       ;
; C5_HIGH                       ; 0                 ; Untyped                       ;
; C6_HIGH                       ; 0                 ; Untyped                       ;
; C7_HIGH                       ; 0                 ; Untyped                       ;
; C8_HIGH                       ; 0                 ; Untyped                       ;
; C9_HIGH                       ; 0                 ; Untyped                       ;
; C0_LOW                        ; 0                 ; Untyped                       ;
; C1_LOW                        ; 0                 ; Untyped                       ;
; C2_LOW                        ; 0                 ; Untyped                       ;
; C3_LOW                        ; 0                 ; Untyped                       ;
; C4_LOW                        ; 0                 ; Untyped                       ;
; C5_LOW                        ; 0                 ; Untyped                       ;
; C6_LOW                        ; 0                 ; Untyped                       ;
; C7_LOW                        ; 0                 ; Untyped                       ;
; C8_LOW                        ; 0                 ; Untyped                       ;
; C9_LOW                        ; 0                 ; Untyped                       ;
; C0_INITIAL                    ; 0                 ; Untyped                       ;
; C1_INITIAL                    ; 0                 ; Untyped                       ;
; C2_INITIAL                    ; 0                 ; Untyped                       ;
; C3_INITIAL                    ; 0                 ; Untyped                       ;
; C4_INITIAL                    ; 0                 ; Untyped                       ;
; C5_INITIAL                    ; 0                 ; Untyped                       ;
; C6_INITIAL                    ; 0                 ; Untyped                       ;
; C7_INITIAL                    ; 0                 ; Untyped                       ;
; C8_INITIAL                    ; 0                 ; Untyped                       ;
; C9_INITIAL                    ; 0                 ; Untyped                       ;
; C0_MODE                       ; BYPASS            ; Untyped                       ;
; C1_MODE                       ; BYPASS            ; Untyped                       ;
; C2_MODE                       ; BYPASS            ; Untyped                       ;
; C3_MODE                       ; BYPASS            ; Untyped                       ;
; C4_MODE                       ; BYPASS            ; Untyped                       ;
; C5_MODE                       ; BYPASS            ; Untyped                       ;
; C6_MODE                       ; BYPASS            ; Untyped                       ;
; C7_MODE                       ; BYPASS            ; Untyped                       ;
; C8_MODE                       ; BYPASS            ; Untyped                       ;
; C9_MODE                       ; BYPASS            ; Untyped                       ;
; C0_PH                         ; 0                 ; Untyped                       ;
; C1_PH                         ; 0                 ; Untyped                       ;
; C2_PH                         ; 0                 ; Untyped                       ;
; C3_PH                         ; 0                 ; Untyped                       ;
; C4_PH                         ; 0                 ; Untyped                       ;
; C5_PH                         ; 0                 ; Untyped                       ;
; C6_PH                         ; 0                 ; Untyped                       ;
; C7_PH                         ; 0                 ; Untyped                       ;
; C8_PH                         ; 0                 ; Untyped                       ;
; C9_PH                         ; 0                 ; Untyped                       ;
; L0_HIGH                       ; 1                 ; Untyped                       ;
; L1_HIGH                       ; 1                 ; Untyped                       ;
; G0_HIGH                       ; 1                 ; Untyped                       ;
; G1_HIGH                       ; 1                 ; Untyped                       ;
; G2_HIGH                       ; 1                 ; Untyped                       ;
; G3_HIGH                       ; 1                 ; Untyped                       ;
; E0_HIGH                       ; 1                 ; Untyped                       ;
; E1_HIGH                       ; 1                 ; Untyped                       ;
; E2_HIGH                       ; 1                 ; Untyped                       ;
; E3_HIGH                       ; 1                 ; Untyped                       ;
; L0_LOW                        ; 1                 ; Untyped                       ;
; L1_LOW                        ; 1                 ; Untyped                       ;
; G0_LOW                        ; 1                 ; Untyped                       ;
; G1_LOW                        ; 1                 ; Untyped                       ;
; G2_LOW                        ; 1                 ; Untyped                       ;
; G3_LOW                        ; 1                 ; Untyped                       ;
; E0_LOW                        ; 1                 ; Untyped                       ;
; E1_LOW                        ; 1                 ; Untyped                       ;
; E2_LOW                        ; 1                 ; Untyped                       ;
; E3_LOW                        ; 1                 ; Untyped                       ;
; L0_INITIAL                    ; 1                 ; Untyped                       ;
; L1_INITIAL                    ; 1                 ; Untyped                       ;
; G0_INITIAL                    ; 1                 ; Untyped                       ;
; G1_INITIAL                    ; 1                 ; Untyped                       ;
; G2_INITIAL                    ; 1                 ; Untyped                       ;
; G3_INITIAL                    ; 1                 ; Untyped                       ;
; E0_INITIAL                    ; 1                 ; Untyped                       ;
; E1_INITIAL                    ; 1                 ; Untyped                       ;
; E2_INITIAL                    ; 1                 ; Untyped                       ;
; E3_INITIAL                    ; 1                 ; Untyped                       ;
; L0_MODE                       ; BYPASS            ; Untyped                       ;
; L1_MODE                       ; BYPASS            ; Untyped                       ;
; G0_MODE                       ; BYPASS            ; Untyped                       ;
; G1_MODE                       ; BYPASS            ; Untyped                       ;
; G2_MODE                       ; BYPASS            ; Untyped                       ;
; G3_MODE                       ; BYPASS            ; Untyped                       ;
; E0_MODE                       ; BYPASS            ; Untyped                       ;
; E1_MODE                       ; BYPASS            ; Untyped                       ;
; E2_MODE                       ; BYPASS            ; Untyped                       ;
; E3_MODE                       ; BYPASS            ; Untyped                       ;
; L0_PH                         ; 0                 ; Untyped                       ;
; L1_PH                         ; 0                 ; Untyped                       ;
; G0_PH                         ; 0                 ; Untyped                       ;
; G1_PH                         ; 0                 ; Untyped                       ;
; G2_PH                         ; 0                 ; Untyped                       ;
; G3_PH                         ; 0                 ; Untyped                       ;
; E0_PH                         ; 0                 ; Untyped                       ;
; E1_PH                         ; 0                 ; Untyped                       ;
; E2_PH                         ; 0                 ; Untyped                       ;
; E3_PH                         ; 0                 ; Untyped                       ;
; M_PH                          ; 0                 ; Untyped                       ;
; C1_USE_CASC_IN                ; OFF               ; Untyped                       ;
; C2_USE_CASC_IN                ; OFF               ; Untyped                       ;
; C3_USE_CASC_IN                ; OFF               ; Untyped                       ;
; C4_USE_CASC_IN                ; OFF               ; Untyped                       ;
; C5_USE_CASC_IN                ; OFF               ; Untyped                       ;
; C6_USE_CASC_IN                ; OFF               ; Untyped                       ;
; C7_USE_CASC_IN                ; OFF               ; Untyped                       ;
; C8_USE_CASC_IN                ; OFF               ; Untyped                       ;
; C9_USE_CASC_IN                ; OFF               ; Untyped                       ;
; CLK0_COUNTER                  ; G0                ; Untyped                       ;
; CLK1_COUNTER                  ; G0                ; Untyped                       ;
; CLK2_COUNTER                  ; G0                ; Untyped                       ;
; CLK3_COUNTER                  ; G0                ; Untyped                       ;
; CLK4_COUNTER                  ; G0                ; Untyped                       ;
; CLK5_COUNTER                  ; G0                ; Untyped                       ;
; CLK6_COUNTER                  ; E0                ; Untyped                       ;
; CLK7_COUNTER                  ; E1                ; Untyped                       ;
; CLK8_COUNTER                  ; E2                ; Untyped                       ;
; CLK9_COUNTER                  ; E3                ; Untyped                       ;
; L0_TIME_DELAY                 ; 0                 ; Untyped                       ;
; L1_TIME_DELAY                 ; 0                 ; Untyped                       ;
; G0_TIME_DELAY                 ; 0                 ; Untyped                       ;
; G1_TIME_DELAY                 ; 0                 ; Untyped                       ;
; G2_TIME_DELAY                 ; 0                 ; Untyped                       ;
; G3_TIME_DELAY                 ; 0                 ; Untyped                       ;
; E0_TIME_DELAY                 ; 0                 ; Untyped                       ;
; E1_TIME_DELAY                 ; 0                 ; Untyped                       ;
; E2_TIME_DELAY                 ; 0                 ; Untyped                       ;
; E3_TIME_DELAY                 ; 0                 ; Untyped                       ;
; M_TIME_DELAY                  ; 0                 ; Untyped                       ;
; N_TIME_DELAY                  ; 0                 ; Untyped                       ;
; EXTCLK3_COUNTER               ; E3                ; Untyped                       ;
; EXTCLK2_COUNTER               ; E2                ; Untyped                       ;
; EXTCLK1_COUNTER               ; E1                ; Untyped                       ;
; EXTCLK0_COUNTER               ; E0                ; Untyped                       ;
; ENABLE0_COUNTER               ; L0                ; Untyped                       ;
; ENABLE1_COUNTER               ; L0                ; Untyped                       ;
; CHARGE_PUMP_CURRENT           ; 2                 ; Untyped                       ;
; LOOP_FILTER_R                 ;  1.000000         ; Untyped                       ;
; LOOP_FILTER_C                 ; 5                 ; Untyped                       ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999              ; Untyped                       ;
; LOOP_FILTER_R_BITS            ; 9999              ; Untyped                       ;
; LOOP_FILTER_C_BITS            ; 9999              ; Untyped                       ;
; VCO_POST_SCALE                ; 0                 ; Untyped                       ;
; CLK2_OUTPUT_FREQUENCY         ; 0                 ; Untyped                       ;
; CLK1_OUTPUT_FREQUENCY         ; 0                 ; Untyped                       ;
; CLK0_OUTPUT_FREQUENCY         ; 0                 ; Untyped                       ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E      ; Untyped                       ;
; PORT_CLKENA0                  ; PORT_UNUSED       ; Untyped                       ;
; PORT_CLKENA1                  ; PORT_UNUSED       ; Untyped                       ;
; PORT_CLKENA2                  ; PORT_UNUSED       ; Untyped                       ;
; PORT_CLKENA3                  ; PORT_UNUSED       ; Untyped                       ;
; PORT_CLKENA4                  ; PORT_UNUSED       ; Untyped                       ;
; PORT_CLKENA5                  ; PORT_UNUSED       ; Untyped                       ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY ; Untyped                       ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY ; Untyped                       ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY ; Untyped                       ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY ; Untyped                       ;
; PORT_EXTCLK0                  ; PORT_UNUSED       ; Untyped                       ;
; PORT_EXTCLK1                  ; PORT_UNUSED       ; Untyped                       ;
; PORT_EXTCLK2                  ; PORT_UNUSED       ; Untyped                       ;
; PORT_EXTCLK3                  ; PORT_UNUSED       ; Untyped                       ;
; PORT_CLKBAD0                  ; PORT_UNUSED       ; Untyped                       ;
; PORT_CLKBAD1                  ; PORT_UNUSED       ; Untyped                       ;
; PORT_CLK0                     ; PORT_USED         ; Untyped                       ;
; PORT_CLK1                     ; PORT_USED         ; Untyped                       ;
; PORT_CLK2                     ; PORT_USED         ; Untyped                       ;
; PORT_CLK3                     ; PORT_USED         ; Untyped                       ;
; PORT_CLK4                     ; PORT_USED         ; Untyped                       ;
; PORT_CLK5                     ; PORT_UNUSED       ; Untyped                       ;
; PORT_CLK6                     ; PORT_UNUSED       ; Untyped                       ;
; PORT_CLK7                     ; PORT_UNUSED       ; Untyped                       ;
; PORT_CLK8                     ; PORT_UNUSED       ; Untyped                       ;
; PORT_CLK9                     ; PORT_UNUSED       ; Untyped                       ;
; PORT_SCANDATA                 ; PORT_UNUSED       ; Untyped                       ;
; PORT_SCANDATAOUT              ; PORT_UNUSED       ; Untyped                       ;
; PORT_SCANDONE                 ; PORT_UNUSED       ; Untyped                       ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY ; Untyped                       ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY ; Untyped                       ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED       ; Untyped                       ;
; PORT_CLKLOSS                  ; PORT_UNUSED       ; Untyped                       ;
; PORT_INCLK1                   ; PORT_UNUSED       ; Untyped                       ;
; PORT_INCLK0                   ; PORT_USED         ; Untyped                       ;
; PORT_FBIN                     ; PORT_UNUSED       ; Untyped                       ;
; PORT_PLLENA                   ; PORT_UNUSED       ; Untyped                       ;
; PORT_CLKSWITCH                ; PORT_UNUSED       ; Untyped                       ;
; PORT_ARESET                   ; PORT_UNUSED       ; Untyped                       ;
; PORT_PFDENA                   ; PORT_UNUSED       ; Untyped                       ;
; PORT_SCANCLK                  ; PORT_UNUSED       ; Untyped                       ;
; PORT_SCANACLR                 ; PORT_UNUSED       ; Untyped                       ;
; PORT_SCANREAD                 ; PORT_UNUSED       ; Untyped                       ;
; PORT_SCANWRITE                ; PORT_UNUSED       ; Untyped                       ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY ; Untyped                       ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY ; Untyped                       ;
; PORT_LOCKED                   ; PORT_UNUSED       ; Untyped                       ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED       ; Untyped                       ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY ; Untyped                       ;
; PORT_PHASEDONE                ; PORT_UNUSED       ; Untyped                       ;
; PORT_PHASESTEP                ; PORT_UNUSED       ; Untyped                       ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED       ; Untyped                       ;
; PORT_SCANCLKENA               ; PORT_UNUSED       ; Untyped                       ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED       ; Untyped                       ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY ; Untyped                       ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY ; Untyped                       ;
; M_TEST_SOURCE                 ; 5                 ; Untyped                       ;
; C0_TEST_SOURCE                ; 5                 ; Untyped                       ;
; C1_TEST_SOURCE                ; 5                 ; Untyped                       ;
; C2_TEST_SOURCE                ; 5                 ; Untyped                       ;
; C3_TEST_SOURCE                ; 5                 ; Untyped                       ;
; C4_TEST_SOURCE                ; 5                 ; Untyped                       ;
; C5_TEST_SOURCE                ; 5                 ; Untyped                       ;
; C6_TEST_SOURCE                ; 5                 ; Untyped                       ;
; C7_TEST_SOURCE                ; 5                 ; Untyped                       ;
; C8_TEST_SOURCE                ; 5                 ; Untyped                       ;
; C9_TEST_SOURCE                ; 5                 ; Untyped                       ;
; CBXI_PARAMETER                ; altpll_f423       ; Untyped                       ;
; VCO_FREQUENCY_CONTROL         ; AUTO              ; Untyped                       ;
; VCO_PHASE_SHIFT_STEP          ; 0                 ; Untyped                       ;
; WIDTH_CLOCK                   ; 5                 ; Signed Integer                ;
; WIDTH_PHASECOUNTERSELECT      ; 4                 ; Untyped                       ;
; USING_FBMIMICBIDIR_PORT       ; OFF               ; Untyped                       ;
; DEVICE_FAMILY                 ; Cyclone IV E      ; Untyped                       ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED            ; Untyped                       ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF               ; Untyped                       ;
; AUTO_CARRY_CHAINS             ; ON                ; AUTO_CARRY                    ;
; IGNORE_CARRY_BUFFERS          ; OFF               ; IGNORE_CARRY                  ;
; AUTO_CASCADE_CHAINS           ; ON                ; AUTO_CASCADE                  ;
; IGNORE_CASCADE_BUFFERS        ; OFF               ; IGNORE_CASCADE                ;
+-------------------------------+-------------------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control:u7 ;
+----------------+-------+--------------------------------------+
; Parameter Name ; Value ; Type                                 ;
+----------------+-------+--------------------------------------+
; INIT_PER       ; 24000 ; Signed Integer                       ;
; REF_PER        ; 1024  ; Signed Integer                       ;
; SC_CL          ; 3     ; Signed Integer                       ;
; SC_RCD         ; 3     ; Signed Integer                       ;
; SC_RRD         ; 7     ; Signed Integer                       ;
; SC_PM          ; 1     ; Signed Integer                       ;
; SC_BL          ; 1     ; Signed Integer                       ;
; SDR_BL         ; 111   ; Unsigned Binary                      ;
; SDR_BT         ; 0     ; Unsigned Binary                      ;
; SDR_CL         ; 011   ; Unsigned Binary                      ;
+----------------+-------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control:u7|control_interface:u_control_interface ;
+----------------+-------+----------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                       ;
+----------------+-------+----------------------------------------------------------------------------+
; INIT_PER       ; 24000 ; Signed Integer                                                             ;
; REF_PER        ; 1024  ; Signed Integer                                                             ;
; SC_CL          ; 3     ; Signed Integer                                                             ;
; SC_RCD         ; 3     ; Signed Integer                                                             ;
; SC_RRD         ; 7     ; Signed Integer                                                             ;
; SC_PM          ; 1     ; Signed Integer                                                             ;
; SC_BL          ; 1     ; Signed Integer                                                             ;
; SDR_BL         ; 111   ; Unsigned Binary                                                            ;
; SDR_BT         ; 0     ; Unsigned Binary                                                            ;
; SDR_CL         ; 011   ; Unsigned Binary                                                            ;
+----------------+-------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control:u7|command:u_command ;
+----------------+-------+--------------------------------------------------------+
; Parameter Name ; Value ; Type                                                   ;
+----------------+-------+--------------------------------------------------------+
; INIT_PER       ; 24000 ; Signed Integer                                         ;
; REF_PER        ; 1024  ; Signed Integer                                         ;
; SC_CL          ; 3     ; Signed Integer                                         ;
; SC_RCD         ; 3     ; Signed Integer                                         ;
; SC_RRD         ; 7     ; Signed Integer                                         ;
; SC_PM          ; 1     ; Signed Integer                                         ;
; SC_BL          ; 1     ; Signed Integer                                         ;
; SDR_BL         ; 111   ; Unsigned Binary                                        ;
; SDR_BT         ; 0     ; Unsigned Binary                                        ;
; SDR_CL         ; 011   ; Unsigned Binary                                        ;
+----------------+-------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control:u7|sdr_data_path:u_sdr_data_path ;
+----------------+-------+--------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                               ;
+----------------+-------+--------------------------------------------------------------------+
; INIT_PER       ; 24000 ; Signed Integer                                                     ;
; REF_PER        ; 1024  ; Signed Integer                                                     ;
; SC_CL          ; 3     ; Signed Integer                                                     ;
; SC_RCD         ; 3     ; Signed Integer                                                     ;
; SC_RRD         ; 7     ; Signed Integer                                                     ;
; SC_PM          ; 1     ; Signed Integer                                                     ;
; SC_BL          ; 1     ; Signed Integer                                                     ;
; SDR_BL         ; 111   ; Unsigned Binary                                                    ;
; SDR_BT         ; 0     ; Unsigned Binary                                                    ;
; SDR_CL         ; 011   ; Unsigned Binary                                                    ;
+----------------+-------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component ;
+--------------------------+-------------+----------------------------------------------------------------------------------------------------+
; Parameter Name           ; Value       ; Type                                                                                               ;
+--------------------------+-------------+----------------------------------------------------------------------------------------------------+
; ACF_DISABLE_MLAB_RAM_USE ; FALSE       ; Untyped                                                                                            ;
; ADD_RAM_OUTPUT_REGISTER  ; OFF         ; Untyped                                                                                            ;
; ADD_USEDW_MSB_BIT        ; OFF         ; Untyped                                                                                            ;
; CLOCKS_ARE_SYNCHRONIZED  ; FALSE       ; Untyped                                                                                            ;
; DELAY_RDUSEDW            ; 1           ; Untyped                                                                                            ;
; DELAY_WRUSEDW            ; 1           ; Untyped                                                                                            ;
; LPM_NUMWORDS             ; 512         ; Signed Integer                                                                                     ;
; LPM_SHOWAHEAD            ; OFF         ; Untyped                                                                                            ;
; LPM_WIDTH                ; 16          ; Signed Integer                                                                                     ;
; LPM_WIDTH_R              ; 32          ; Signed Integer                                                                                     ;
; LPM_WIDTHU               ; 9           ; Signed Integer                                                                                     ;
; LPM_WIDTHU_R             ; 8           ; Signed Integer                                                                                     ;
; MAXIMIZE_SPEED           ; 5           ; Untyped                                                                                            ;
; OVERFLOW_CHECKING        ; ON          ; Untyped                                                                                            ;
; RAM_BLOCK_TYPE           ; AUTO        ; Untyped                                                                                            ;
; RDSYNC_DELAYPIPE         ; 4           ; Signed Integer                                                                                     ;
; READ_ACLR_SYNCH          ; OFF         ; Untyped                                                                                            ;
; UNDERFLOW_CHECKING       ; ON          ; Untyped                                                                                            ;
; USE_EAB                  ; ON          ; Untyped                                                                                            ;
; WRITE_ACLR_SYNCH         ; OFF         ; Untyped                                                                                            ;
; WRSYNC_DELAYPIPE         ; 4           ; Signed Integer                                                                                     ;
; CBXI_PARAMETER           ; dcfifo_lhh1 ; Untyped                                                                                            ;
+--------------------------+-------------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component ;
+--------------------------+-------------+----------------------------------------------------------------------------------------------------+
; Parameter Name           ; Value       ; Type                                                                                               ;
+--------------------------+-------------+----------------------------------------------------------------------------------------------------+
; ACF_DISABLE_MLAB_RAM_USE ; FALSE       ; Untyped                                                                                            ;
; ADD_RAM_OUTPUT_REGISTER  ; OFF         ; Untyped                                                                                            ;
; ADD_USEDW_MSB_BIT        ; OFF         ; Untyped                                                                                            ;
; CLOCKS_ARE_SYNCHRONIZED  ; FALSE       ; Untyped                                                                                            ;
; DELAY_RDUSEDW            ; 1           ; Untyped                                                                                            ;
; DELAY_WRUSEDW            ; 1           ; Untyped                                                                                            ;
; LPM_NUMWORDS             ; 512         ; Signed Integer                                                                                     ;
; LPM_SHOWAHEAD            ; OFF         ; Untyped                                                                                            ;
; LPM_WIDTH                ; 16          ; Signed Integer                                                                                     ;
; LPM_WIDTH_R              ; 32          ; Signed Integer                                                                                     ;
; LPM_WIDTHU               ; 9           ; Signed Integer                                                                                     ;
; LPM_WIDTHU_R             ; 8           ; Signed Integer                                                                                     ;
; MAXIMIZE_SPEED           ; 5           ; Untyped                                                                                            ;
; OVERFLOW_CHECKING        ; ON          ; Untyped                                                                                            ;
; RAM_BLOCK_TYPE           ; AUTO        ; Untyped                                                                                            ;
; RDSYNC_DELAYPIPE         ; 4           ; Signed Integer                                                                                     ;
; READ_ACLR_SYNCH          ; OFF         ; Untyped                                                                                            ;
; UNDERFLOW_CHECKING       ; ON          ; Untyped                                                                                            ;
; USE_EAB                  ; ON          ; Untyped                                                                                            ;
; WRITE_ACLR_SYNCH         ; OFF         ; Untyped                                                                                            ;
; WRSYNC_DELAYPIPE         ; 4           ; Signed Integer                                                                                     ;
; CBXI_PARAMETER           ; dcfifo_lhh1 ; Untyped                                                                                            ;
+--------------------------+-------------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component ;
+--------------------------+-------------+---------------------------------------------------------------------------------------------------+
; Parameter Name           ; Value       ; Type                                                                                              ;
+--------------------------+-------------+---------------------------------------------------------------------------------------------------+
; ACF_DISABLE_MLAB_RAM_USE ; FALSE       ; Untyped                                                                                           ;
; ADD_RAM_OUTPUT_REGISTER  ; OFF         ; Untyped                                                                                           ;
; ADD_USEDW_MSB_BIT        ; OFF         ; Untyped                                                                                           ;
; CLOCKS_ARE_SYNCHRONIZED  ; FALSE       ; Untyped                                                                                           ;
; DELAY_RDUSEDW            ; 1           ; Untyped                                                                                           ;
; DELAY_WRUSEDW            ; 1           ; Untyped                                                                                           ;
; LPM_NUMWORDS             ; 256         ; Signed Integer                                                                                    ;
; LPM_SHOWAHEAD            ; OFF         ; Untyped                                                                                           ;
; LPM_WIDTH                ; 32          ; Signed Integer                                                                                    ;
; LPM_WIDTH_R              ; 16          ; Signed Integer                                                                                    ;
; LPM_WIDTHU               ; 8           ; Signed Integer                                                                                    ;
; LPM_WIDTHU_R             ; 9           ; Signed Integer                                                                                    ;
; MAXIMIZE_SPEED           ; 5           ; Untyped                                                                                           ;
; OVERFLOW_CHECKING        ; ON          ; Untyped                                                                                           ;
; RAM_BLOCK_TYPE           ; AUTO        ; Untyped                                                                                           ;
; RDSYNC_DELAYPIPE         ; 4           ; Signed Integer                                                                                    ;
; READ_ACLR_SYNCH          ; OFF         ; Untyped                                                                                           ;
; UNDERFLOW_CHECKING       ; ON          ; Untyped                                                                                           ;
; USE_EAB                  ; ON          ; Untyped                                                                                           ;
; WRITE_ACLR_SYNCH         ; OFF         ; Untyped                                                                                           ;
; WRSYNC_DELAYPIPE         ; 4           ; Signed Integer                                                                                    ;
; CBXI_PARAMETER           ; dcfifo_dih1 ; Untyped                                                                                           ;
+--------------------------+-------------+---------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component ;
+--------------------------+-------------+---------------------------------------------------------------------------------------------------+
; Parameter Name           ; Value       ; Type                                                                                              ;
+--------------------------+-------------+---------------------------------------------------------------------------------------------------+
; ACF_DISABLE_MLAB_RAM_USE ; FALSE       ; Untyped                                                                                           ;
; ADD_RAM_OUTPUT_REGISTER  ; OFF         ; Untyped                                                                                           ;
; ADD_USEDW_MSB_BIT        ; OFF         ; Untyped                                                                                           ;
; CLOCKS_ARE_SYNCHRONIZED  ; FALSE       ; Untyped                                                                                           ;
; DELAY_RDUSEDW            ; 1           ; Untyped                                                                                           ;
; DELAY_WRUSEDW            ; 1           ; Untyped                                                                                           ;
; LPM_NUMWORDS             ; 256         ; Signed Integer                                                                                    ;
; LPM_SHOWAHEAD            ; OFF         ; Untyped                                                                                           ;
; LPM_WIDTH                ; 32          ; Signed Integer                                                                                    ;
; LPM_WIDTH_R              ; 16          ; Signed Integer                                                                                    ;
; LPM_WIDTHU               ; 8           ; Signed Integer                                                                                    ;
; LPM_WIDTHU_R             ; 9           ; Signed Integer                                                                                    ;
; MAXIMIZE_SPEED           ; 5           ; Untyped                                                                                           ;
; OVERFLOW_CHECKING        ; ON          ; Untyped                                                                                           ;
; RAM_BLOCK_TYPE           ; AUTO        ; Untyped                                                                                           ;
; RDSYNC_DELAYPIPE         ; 4           ; Signed Integer                                                                                    ;
; READ_ACLR_SYNCH          ; OFF         ; Untyped                                                                                           ;
; UNDERFLOW_CHECKING       ; ON          ; Untyped                                                                                           ;
; USE_EAB                  ; ON          ; Untyped                                                                                           ;
; WRITE_ACLR_SYNCH         ; OFF         ; Untyped                                                                                           ;
; WRSYNC_DELAYPIPE         ; 4           ; Signed Integer                                                                                    ;
; CBXI_PARAMETER           ; dcfifo_dih1 ; Untyped                                                                                           ;
+--------------------------+-------------+---------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: I2C_CCD_Config:u8 ;
+-----------------------+------------------+---------------------+
; Parameter Name        ; Value            ; Type                ;
+-----------------------+------------------+---------------------+
; default_exposure      ; 0000011111000000 ; Unsigned Binary     ;
; exposure_change_value ; 0000000011001000 ; Unsigned Binary     ;
; CLK_Freq              ; 50000000         ; Signed Integer      ;
; I2C_Freq              ; 20000            ; Signed Integer      ;
; LUT_SIZE              ; 25               ; Signed Integer      ;
+-----------------------+------------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sobel:sobel0 ;
+----------------+----------+-------------------------------+
; Parameter Name ; Value    ; Type                          ;
+----------------+----------+-------------------------------+
; X1             ; 11111111 ; Unsigned Binary               ;
; X2             ; 00000000 ; Unsigned Binary               ;
; X3             ; 00000001 ; Unsigned Binary               ;
; X4             ; 11111110 ; Unsigned Binary               ;
; X5             ; 00000000 ; Unsigned Binary               ;
; X6             ; 00000010 ; Unsigned Binary               ;
; X7             ; 11111111 ; Unsigned Binary               ;
; X8             ; 00000000 ; Unsigned Binary               ;
; X9             ; 00000001 ; Unsigned Binary               ;
; Y1             ; 00000001 ; Unsigned Binary               ;
; Y2             ; 00000010 ; Unsigned Binary               ;
; Y3             ; 00000001 ; Unsigned Binary               ;
; Y4             ; 00000000 ; Unsigned Binary               ;
; Y5             ; 00000000 ; Unsigned Binary               ;
; Y6             ; 00000000 ; Unsigned Binary               ;
; Y7             ; 11111111 ; Unsigned Binary               ;
; Y8             ; 11111110 ; Unsigned Binary               ;
; Y9             ; 11111111 ; Unsigned Binary               ;
+----------------+----------+-------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sobel:sobel0|LineBuffer_3:b0|altshift_taps:altshift_taps_component ;
+----------------+----------------+-------------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                          ;
+----------------+----------------+-------------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                                       ;
; NUMBER_OF_TAPS ; 3              ; Signed Integer                                                                ;
; TAP_DISTANCE   ; 800            ; Signed Integer                                                                ;
; WIDTH          ; 8              ; Signed Integer                                                                ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                                                       ;
; CBXI_PARAMETER ; shift_taps_7mn ; Untyped                                                                       ;
+----------------+----------------+-------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sobel:sobel0|MAC_3:x0|altmult_add:ALTMULT_ADD_component ;
+---------------------------------------+-------------------+------------------------------------------+
; Parameter Name                        ; Value             ; Type                                     ;
+---------------------------------------+-------------------+------------------------------------------+
; AUTO_CARRY_CHAINS                     ; ON                ; AUTO_CARRY                               ;
; IGNORE_CARRY_BUFFERS                  ; OFF               ; IGNORE_CARRY                             ;
; AUTO_CASCADE_CHAINS                   ; ON                ; AUTO_CASCADE                             ;
; IGNORE_CASCADE_BUFFERS                ; OFF               ; IGNORE_CASCADE                           ;
; ACCUM_DIRECTION                       ; ADD               ; Untyped                                  ;
; ACCUM_SLOAD_ACLR                      ; ACLR3             ; Untyped                                  ;
; ACCUM_SLOAD_PIPELINE_ACLR             ; ACLR3             ; Untyped                                  ;
; ACCUM_SLOAD_PIPELINE_REGISTER         ; CLOCK0            ; Untyped                                  ;
; ACCUM_SLOAD_REGISTER                  ; CLOCK0            ; Untyped                                  ;
; ACCUMULATOR                           ; NO                ; Untyped                                  ;
; ADDER1_ROUNDING                       ; NO                ; Untyped                                  ;
; ADDER3_ROUNDING                       ; NO                ; Untyped                                  ;
; ADDNSUB1_ROUND_ACLR                   ; ACLR3             ; Untyped                                  ;
; ADDNSUB1_ROUND_PIPELINE_ACLR          ; ACLR3             ; Untyped                                  ;
; ADDNSUB1_ROUND_PIPELINE_REGISTER      ; CLOCK0            ; Untyped                                  ;
; ADDNSUB1_ROUND_REGISTER               ; CLOCK0            ; Untyped                                  ;
; ADDNSUB3_ROUND_ACLR                   ; ACLR3             ; Untyped                                  ;
; ADDNSUB3_ROUND_PIPELINE_ACLR          ; ACLR3             ; Untyped                                  ;
; ADDNSUB3_ROUND_PIPELINE_REGISTER      ; CLOCK0            ; Untyped                                  ;
; ADDNSUB3_ROUND_REGISTER               ; CLOCK0            ; Untyped                                  ;
; ADDNSUB_MULTIPLIER_ACLR1              ; ACLR0             ; Untyped                                  ;
; ADDNSUB_MULTIPLIER_ACLR3              ; ACLR3             ; Untyped                                  ;
; ADDNSUB_MULTIPLIER_PIPELINE_ACLR1     ; ACLR0             ; Untyped                                  ;
; ADDNSUB_MULTIPLIER_PIPELINE_ACLR3     ; ACLR3             ; Untyped                                  ;
; ADDNSUB_MULTIPLIER_PIPELINE_REGISTER1 ; CLOCK0            ; Untyped                                  ;
; ADDNSUB_MULTIPLIER_PIPELINE_REGISTER3 ; CLOCK0            ; Untyped                                  ;
; ADDNSUB_MULTIPLIER_REGISTER1          ; CLOCK0            ; Untyped                                  ;
; ADDNSUB_MULTIPLIER_REGISTER3          ; CLOCK0            ; Untyped                                  ;
; CHAINOUT_ACLR                         ; ACLR3             ; Untyped                                  ;
; CHAINOUT_ADDER                        ; NO                ; Untyped                                  ;
; CHAINOUT_REGISTER                     ; CLOCK0            ; Untyped                                  ;
; CHAINOUT_ROUND_ACLR                   ; ACLR3             ; Untyped                                  ;
; CHAINOUT_ROUND_OUTPUT_ACLR            ; ACLR3             ; Untyped                                  ;
; CHAINOUT_ROUND_OUTPUT_REGISTER        ; CLOCK0            ; Untyped                                  ;
; CHAINOUT_ROUND_PIPELINE_ACLR          ; ACLR3             ; Untyped                                  ;
; CHAINOUT_ROUND_PIPELINE_REGISTER      ; CLOCK0            ; Untyped                                  ;
; CHAINOUT_ROUND_REGISTER               ; CLOCK0            ; Untyped                                  ;
; CHAINOUT_ROUNDING                     ; NO                ; Untyped                                  ;
; CHAINOUT_SATURATE_ACLR                ; ACLR3             ; Untyped                                  ;
; CHAINOUT_SATURATE_OUTPUT_ACLR         ; ACLR3             ; Untyped                                  ;
; CHAINOUT_SATURATE_OUTPUT_REGISTER     ; CLOCK0            ; Untyped                                  ;
; CHAINOUT_SATURATE_PIPELINE_ACLR       ; ACLR3             ; Untyped                                  ;
; CHAINOUT_SATURATE_PIPELINE_REGISTER   ; CLOCK0            ; Untyped                                  ;
; CHAINOUT_SATURATE_REGISTER            ; CLOCK0            ; Untyped                                  ;
; CHAINOUT_SATURATION                   ; NO                ; Untyped                                  ;
; DEDICATED_MULTIPLIER_CIRCUITRY        ; AUTO              ; Untyped                                  ;
; DSP_BLOCK_BALANCING                   ; AUTO              ; Untyped                                  ;
; EXTRA_LATENCY                         ; 0                 ; Untyped                                  ;
; INPUT_ACLR_A0                         ; ACLR0             ; Untyped                                  ;
; INPUT_ACLR_A1                         ; ACLR0             ; Untyped                                  ;
; INPUT_ACLR_A2                         ; ACLR0             ; Untyped                                  ;
; INPUT_ACLR_A3                         ; ACLR3             ; Untyped                                  ;
; INPUT_ACLR_B0                         ; ACLR0             ; Untyped                                  ;
; INPUT_ACLR_B1                         ; ACLR0             ; Untyped                                  ;
; INPUT_ACLR_B2                         ; ACLR0             ; Untyped                                  ;
; INPUT_ACLR_B3                         ; ACLR3             ; Untyped                                  ;
; INPUT_REGISTER_A0                     ; CLOCK0            ; Untyped                                  ;
; INPUT_REGISTER_A1                     ; CLOCK0            ; Untyped                                  ;
; INPUT_REGISTER_A2                     ; CLOCK0            ; Untyped                                  ;
; INPUT_REGISTER_A3                     ; CLOCK0            ; Untyped                                  ;
; INPUT_REGISTER_B0                     ; CLOCK0            ; Untyped                                  ;
; INPUT_REGISTER_B1                     ; CLOCK0            ; Untyped                                  ;
; INPUT_REGISTER_B2                     ; CLOCK0            ; Untyped                                  ;
; INPUT_REGISTER_B3                     ; CLOCK0            ; Untyped                                  ;
; INPUT_SOURCE_A0                       ; DATAA             ; Untyped                                  ;
; INPUT_SOURCE_A1                       ; SCANA             ; Untyped                                  ;
; INPUT_SOURCE_A2                       ; SCANA             ; Untyped                                  ;
; INPUT_SOURCE_A3                       ; DATAA             ; Untyped                                  ;
; INPUT_SOURCE_B0                       ; DATAB             ; Untyped                                  ;
; INPUT_SOURCE_B1                       ; DATAB             ; Untyped                                  ;
; INPUT_SOURCE_B2                       ; DATAB             ; Untyped                                  ;
; INPUT_SOURCE_B3                       ; DATAB             ; Untyped                                  ;
; MULT01_ROUND_ACLR                     ; ACLR3             ; Untyped                                  ;
; MULT01_ROUND_REGISTER                 ; CLOCK0            ; Untyped                                  ;
; MULT01_SATURATION_ACLR                ; ACLR2             ; Untyped                                  ;
; MULT01_SATURATION_REGISTER            ; CLOCK0            ; Untyped                                  ;
; MULT23_ROUND_ACLR                     ; ACLR3             ; Untyped                                  ;
; MULT23_ROUND_REGISTER                 ; CLOCK0            ; Untyped                                  ;
; MULT23_SATURATION_ACLR                ; ACLR3             ; Untyped                                  ;
; MULT23_SATURATION_REGISTER            ; CLOCK0            ; Untyped                                  ;
; MULTIPLIER01_ROUNDING                 ; NO                ; Untyped                                  ;
; MULTIPLIER01_SATURATION               ; NO                ; Untyped                                  ;
; MULTIPLIER1_DIRECTION                 ; ADD               ; Untyped                                  ;
; MULTIPLIER23_ROUNDING                 ; NO                ; Untyped                                  ;
; MULTIPLIER23_SATURATION               ; NO                ; Untyped                                  ;
; MULTIPLIER3_DIRECTION                 ; ADD               ; Untyped                                  ;
; MULTIPLIER_ACLR0                      ; ACLR0             ; Untyped                                  ;
; MULTIPLIER_ACLR1                      ; ACLR0             ; Untyped                                  ;
; MULTIPLIER_ACLR2                      ; ACLR0             ; Untyped                                  ;
; MULTIPLIER_ACLR3                      ; ACLR3             ; Untyped                                  ;
; MULTIPLIER_REGISTER0                  ; CLOCK0            ; Untyped                                  ;
; MULTIPLIER_REGISTER1                  ; CLOCK0            ; Untyped                                  ;
; MULTIPLIER_REGISTER2                  ; CLOCK0            ; Untyped                                  ;
; MULTIPLIER_REGISTER3                  ; CLOCK0            ; Untyped                                  ;
; NUMBER_OF_MULTIPLIERS                 ; 3                 ; Signed Integer                           ;
; OUTPUT_ACLR                           ; ACLR0             ; Untyped                                  ;
; OUTPUT_REGISTER                       ; CLOCK0            ; Untyped                                  ;
; OUTPUT_ROUND_ACLR                     ; ACLR3             ; Untyped                                  ;
; OUTPUT_ROUND_PIPELINE_ACLR            ; ACLR3             ; Untyped                                  ;
; OUTPUT_ROUND_PIPELINE_REGISTER        ; CLOCK0            ; Untyped                                  ;
; OUTPUT_ROUND_REGISTER                 ; CLOCK0            ; Untyped                                  ;
; OUTPUT_ROUND_TYPE                     ; NEAREST_INTEGER   ; Untyped                                  ;
; OUTPUT_ROUNDING                       ; NO                ; Untyped                                  ;
; OUTPUT_SATURATE_ACLR                  ; ACLR3             ; Untyped                                  ;
; OUTPUT_SATURATE_PIPELINE_ACLR         ; ACLR3             ; Untyped                                  ;
; OUTPUT_SATURATE_PIPELINE_REGISTER     ; CLOCK0            ; Untyped                                  ;
; OUTPUT_SATURATE_REGISTER              ; CLOCK0            ; Untyped                                  ;
; OUTPUT_SATURATE_TYPE                  ; ASYMMETRIC        ; Untyped                                  ;
; OUTPUT_SATURATION                     ; NO                ; Untyped                                  ;
; port_addnsub1                         ; PORT_UNUSED       ; Untyped                                  ;
; port_addnsub3                         ; PORT_CONNECTIVITY ; Untyped                                  ;
; PORT_CHAINOUT_SAT_IS_OVERFLOW         ; PORT_UNUSED       ; Untyped                                  ;
; PORT_MULT0_IS_SATURATED               ; UNUSED            ; Untyped                                  ;
; PORT_MULT1_IS_SATURATED               ; UNUSED            ; Untyped                                  ;
; PORT_MULT2_IS_SATURATED               ; UNUSED            ; Untyped                                  ;
; PORT_MULT3_IS_SATURATED               ; UNUSED            ; Untyped                                  ;
; PORT_OUTPUT_IS_OVERFLOW               ; PORT_UNUSED       ; Untyped                                  ;
; port_signa                            ; PORT_UNUSED       ; Untyped                                  ;
; port_signb                            ; PORT_UNUSED       ; Untyped                                  ;
; REPRESENTATION_A                      ; UNSIGNED          ; Untyped                                  ;
; REPRESENTATION_B                      ; SIGNED            ; Untyped                                  ;
; ROTATE_ACLR                           ; ACLR3             ; Untyped                                  ;
; ROTATE_OUTPUT_ACLR                    ; ACLR3             ; Untyped                                  ;
; ROTATE_OUTPUT_REGISTER                ; CLOCK0            ; Untyped                                  ;
; ROTATE_PIPELINE_ACLR                  ; ACLR3             ; Untyped                                  ;
; ROTATE_PIPELINE_REGISTER              ; CLOCK0            ; Untyped                                  ;
; ROTATE_REGISTER                       ; CLOCK0            ; Untyped                                  ;
; WIDTH_MSB                             ; 17                ; Untyped                                  ;
; WIDTH_SATURATE_SIGN                   ; 1                 ; Untyped                                  ;
; SCANOUTA_ACLR                         ; ACLR3             ; Untyped                                  ;
; SCANOUTA_REGISTER                     ; UNREGISTERED      ; Untyped                                  ;
; SHIFT_MODE                            ; NO                ; Untyped                                  ;
; SHIFT_RIGHT_ACLR                      ; ACLR3             ; Untyped                                  ;
; SHIFT_RIGHT_OUTPUT_ACLR               ; ACLR3             ; Untyped                                  ;
; SHIFT_RIGHT_OUTPUT_REGISTER           ; CLOCK0            ; Untyped                                  ;
; SHIFT_RIGHT_PIPELINE_ACLR             ; ACLR3             ; Untyped                                  ;
; SHIFT_RIGHT_PIPELINE_REGISTER         ; CLOCK0            ; Untyped                                  ;
; SHIFT_RIGHT_REGISTER                  ; CLOCK0            ; Untyped                                  ;
; SIGNED_ACLR_A                         ; ACLR0             ; Untyped                                  ;
; SIGNED_ACLR_B                         ; ACLR0             ; Untyped                                  ;
; SIGNED_PIPELINE_ACLR_A                ; ACLR0             ; Untyped                                  ;
; SIGNED_PIPELINE_ACLR_B                ; ACLR0             ; Untyped                                  ;
; SIGNED_PIPELINE_REGISTER_A            ; CLOCK0            ; Untyped                                  ;
; SIGNED_PIPELINE_REGISTER_B            ; CLOCK0            ; Untyped                                  ;
; SIGNED_REGISTER_A                     ; CLOCK0            ; Untyped                                  ;
; SIGNED_REGISTER_B                     ; CLOCK0            ; Untyped                                  ;
; WIDTH_A                               ; 8                 ; Signed Integer                           ;
; WIDTH_B                               ; 8                 ; Signed Integer                           ;
; WIDTH_CHAININ                         ; 1                 ; Untyped                                  ;
; WIDTH_RESULT                          ; 18                ; Signed Integer                           ;
; ZERO_CHAINOUT_OUTPUT_ACLR             ; ACLR3             ; Untyped                                  ;
; ZERO_CHAINOUT_OUTPUT_REGISTER         ; CLOCK0            ; Untyped                                  ;
; ZERO_LOOPBACK_ACLR                    ; ACLR3             ; Untyped                                  ;
; ZERO_LOOPBACK_OUTPUT_ACLR             ; ACLR3             ; Untyped                                  ;
; ZERO_LOOPBACK_OUTPUT_REGISTER         ; CLOCK0            ; Untyped                                  ;
; ZERO_LOOPBACK_PIPELINE_ACLR           ; ACLR3             ; Untyped                                  ;
; ZERO_LOOPBACK_PIPELINE_REGISTER       ; CLOCK0            ; Untyped                                  ;
; ZERO_LOOPBACK_REGISTER                ; CLOCK0            ; Untyped                                  ;
; CBXI_PARAMETER                        ; mult_add_si74     ; Untyped                                  ;
; DEVICE_FAMILY                         ; Cyclone IV E      ; Untyped                                  ;
; WIDTH_C                               ; 22                ; Untyped                                  ;
; LOADCONST_VALUE                       ; 64                ; Untyped                                  ;
; PREADDER_MODE                         ; SIMPLE            ; Untyped                                  ;
; PREADDER_DIRECTION_0                  ; ADD               ; Untyped                                  ;
; PREADDER_DIRECTION_1                  ; ADD               ; Untyped                                  ;
; PREADDER_DIRECTION_2                  ; ADD               ; Untyped                                  ;
; PREADDER_DIRECTION_3                  ; ADD               ; Untyped                                  ;
; INPUT_REGISTER_C0                     ; CLOCK0            ; Untyped                                  ;
; INPUT_ACLR_C0                         ; ACLR0             ; Untyped                                  ;
; COEFSEL0_REGISTER                     ; CLOCK0            ; Untyped                                  ;
; COEFSEL1_REGISTER                     ; CLOCK0            ; Untyped                                  ;
; COEFSEL2_REGISTER                     ; CLOCK0            ; Untyped                                  ;
; COEFSEL3_REGISTER                     ; CLOCK0            ; Untyped                                  ;
; COEFSEL0_ACLR                         ; ACLR0             ; Untyped                                  ;
; COEFSEL1_ACLR                         ; ACLR0             ; Untyped                                  ;
; COEFSEL2_ACLR                         ; ACLR0             ; Untyped                                  ;
; COEFSEL3_ACLR                         ; ACLR0             ; Untyped                                  ;
; SYSTOLIC_DELAY1                       ; CLOCK0            ; Untyped                                  ;
; SYSTOLIC_DELAY3                       ; CLOCK0            ; Untyped                                  ;
; SYSTOLIC_ACLR1                        ; ACLR0             ; Untyped                                  ;
; SYSTOLIC_ACLR3                        ; ACLR0             ; Untyped                                  ;
; COEF0_0                               ; 0                 ; Untyped                                  ;
; COEF0_1                               ; 0                 ; Untyped                                  ;
; COEF0_2                               ; 0                 ; Untyped                                  ;
; COEF0_3                               ; 0                 ; Untyped                                  ;
; COEF0_4                               ; 0                 ; Untyped                                  ;
; COEF0_5                               ; 0                 ; Untyped                                  ;
; COEF0_6                               ; 0                 ; Untyped                                  ;
; COEF0_7                               ; 0                 ; Untyped                                  ;
; COEF1_0                               ; 0                 ; Untyped                                  ;
; COEF1_1                               ; 0                 ; Untyped                                  ;
; COEF1_2                               ; 0                 ; Untyped                                  ;
; COEF1_3                               ; 0                 ; Untyped                                  ;
; COEF1_4                               ; 0                 ; Untyped                                  ;
; COEF1_5                               ; 0                 ; Untyped                                  ;
; COEF1_6                               ; 0                 ; Untyped                                  ;
; COEF1_7                               ; 0                 ; Untyped                                  ;
; COEF2_0                               ; 0                 ; Untyped                                  ;
; COEF2_1                               ; 0                 ; Untyped                                  ;
; COEF2_2                               ; 0                 ; Untyped                                  ;
; COEF2_3                               ; 0                 ; Untyped                                  ;
; COEF2_4                               ; 0                 ; Untyped                                  ;
; COEF2_5                               ; 0                 ; Untyped                                  ;
; COEF2_6                               ; 0                 ; Untyped                                  ;
; COEF2_7                               ; 0                 ; Untyped                                  ;
; COEF3_0                               ; 0                 ; Untyped                                  ;
; COEF3_1                               ; 0                 ; Untyped                                  ;
; COEF3_2                               ; 0                 ; Untyped                                  ;
; COEF3_3                               ; 0                 ; Untyped                                  ;
; COEF3_4                               ; 0                 ; Untyped                                  ;
; COEF3_5                               ; 0                 ; Untyped                                  ;
; COEF3_6                               ; 0                 ; Untyped                                  ;
; COEF3_7                               ; 0                 ; Untyped                                  ;
; WIDTH_COEF                            ; 18                ; Untyped                                  ;
+---------------------------------------+-------------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sobel:sobel0|MAC_3:x1|altmult_add:ALTMULT_ADD_component ;
+---------------------------------------+-------------------+------------------------------------------+
; Parameter Name                        ; Value             ; Type                                     ;
+---------------------------------------+-------------------+------------------------------------------+
; AUTO_CARRY_CHAINS                     ; ON                ; AUTO_CARRY                               ;
; IGNORE_CARRY_BUFFERS                  ; OFF               ; IGNORE_CARRY                             ;
; AUTO_CASCADE_CHAINS                   ; ON                ; AUTO_CASCADE                             ;
; IGNORE_CASCADE_BUFFERS                ; OFF               ; IGNORE_CASCADE                           ;
; ACCUM_DIRECTION                       ; ADD               ; Untyped                                  ;
; ACCUM_SLOAD_ACLR                      ; ACLR3             ; Untyped                                  ;
; ACCUM_SLOAD_PIPELINE_ACLR             ; ACLR3             ; Untyped                                  ;
; ACCUM_SLOAD_PIPELINE_REGISTER         ; CLOCK0            ; Untyped                                  ;
; ACCUM_SLOAD_REGISTER                  ; CLOCK0            ; Untyped                                  ;
; ACCUMULATOR                           ; NO                ; Untyped                                  ;
; ADDER1_ROUNDING                       ; NO                ; Untyped                                  ;
; ADDER3_ROUNDING                       ; NO                ; Untyped                                  ;
; ADDNSUB1_ROUND_ACLR                   ; ACLR3             ; Untyped                                  ;
; ADDNSUB1_ROUND_PIPELINE_ACLR          ; ACLR3             ; Untyped                                  ;
; ADDNSUB1_ROUND_PIPELINE_REGISTER      ; CLOCK0            ; Untyped                                  ;
; ADDNSUB1_ROUND_REGISTER               ; CLOCK0            ; Untyped                                  ;
; ADDNSUB3_ROUND_ACLR                   ; ACLR3             ; Untyped                                  ;
; ADDNSUB3_ROUND_PIPELINE_ACLR          ; ACLR3             ; Untyped                                  ;
; ADDNSUB3_ROUND_PIPELINE_REGISTER      ; CLOCK0            ; Untyped                                  ;
; ADDNSUB3_ROUND_REGISTER               ; CLOCK0            ; Untyped                                  ;
; ADDNSUB_MULTIPLIER_ACLR1              ; ACLR0             ; Untyped                                  ;
; ADDNSUB_MULTIPLIER_ACLR3              ; ACLR3             ; Untyped                                  ;
; ADDNSUB_MULTIPLIER_PIPELINE_ACLR1     ; ACLR0             ; Untyped                                  ;
; ADDNSUB_MULTIPLIER_PIPELINE_ACLR3     ; ACLR3             ; Untyped                                  ;
; ADDNSUB_MULTIPLIER_PIPELINE_REGISTER1 ; CLOCK0            ; Untyped                                  ;
; ADDNSUB_MULTIPLIER_PIPELINE_REGISTER3 ; CLOCK0            ; Untyped                                  ;
; ADDNSUB_MULTIPLIER_REGISTER1          ; CLOCK0            ; Untyped                                  ;
; ADDNSUB_MULTIPLIER_REGISTER3          ; CLOCK0            ; Untyped                                  ;
; CHAINOUT_ACLR                         ; ACLR3             ; Untyped                                  ;
; CHAINOUT_ADDER                        ; NO                ; Untyped                                  ;
; CHAINOUT_REGISTER                     ; CLOCK0            ; Untyped                                  ;
; CHAINOUT_ROUND_ACLR                   ; ACLR3             ; Untyped                                  ;
; CHAINOUT_ROUND_OUTPUT_ACLR            ; ACLR3             ; Untyped                                  ;
; CHAINOUT_ROUND_OUTPUT_REGISTER        ; CLOCK0            ; Untyped                                  ;
; CHAINOUT_ROUND_PIPELINE_ACLR          ; ACLR3             ; Untyped                                  ;
; CHAINOUT_ROUND_PIPELINE_REGISTER      ; CLOCK0            ; Untyped                                  ;
; CHAINOUT_ROUND_REGISTER               ; CLOCK0            ; Untyped                                  ;
; CHAINOUT_ROUNDING                     ; NO                ; Untyped                                  ;
; CHAINOUT_SATURATE_ACLR                ; ACLR3             ; Untyped                                  ;
; CHAINOUT_SATURATE_OUTPUT_ACLR         ; ACLR3             ; Untyped                                  ;
; CHAINOUT_SATURATE_OUTPUT_REGISTER     ; CLOCK0            ; Untyped                                  ;
; CHAINOUT_SATURATE_PIPELINE_ACLR       ; ACLR3             ; Untyped                                  ;
; CHAINOUT_SATURATE_PIPELINE_REGISTER   ; CLOCK0            ; Untyped                                  ;
; CHAINOUT_SATURATE_REGISTER            ; CLOCK0            ; Untyped                                  ;
; CHAINOUT_SATURATION                   ; NO                ; Untyped                                  ;
; DEDICATED_MULTIPLIER_CIRCUITRY        ; AUTO              ; Untyped                                  ;
; DSP_BLOCK_BALANCING                   ; AUTO              ; Untyped                                  ;
; EXTRA_LATENCY                         ; 0                 ; Untyped                                  ;
; INPUT_ACLR_A0                         ; ACLR0             ; Untyped                                  ;
; INPUT_ACLR_A1                         ; ACLR0             ; Untyped                                  ;
; INPUT_ACLR_A2                         ; ACLR0             ; Untyped                                  ;
; INPUT_ACLR_A3                         ; ACLR3             ; Untyped                                  ;
; INPUT_ACLR_B0                         ; ACLR0             ; Untyped                                  ;
; INPUT_ACLR_B1                         ; ACLR0             ; Untyped                                  ;
; INPUT_ACLR_B2                         ; ACLR0             ; Untyped                                  ;
; INPUT_ACLR_B3                         ; ACLR3             ; Untyped                                  ;
; INPUT_REGISTER_A0                     ; CLOCK0            ; Untyped                                  ;
; INPUT_REGISTER_A1                     ; CLOCK0            ; Untyped                                  ;
; INPUT_REGISTER_A2                     ; CLOCK0            ; Untyped                                  ;
; INPUT_REGISTER_A3                     ; CLOCK0            ; Untyped                                  ;
; INPUT_REGISTER_B0                     ; CLOCK0            ; Untyped                                  ;
; INPUT_REGISTER_B1                     ; CLOCK0            ; Untyped                                  ;
; INPUT_REGISTER_B2                     ; CLOCK0            ; Untyped                                  ;
; INPUT_REGISTER_B3                     ; CLOCK0            ; Untyped                                  ;
; INPUT_SOURCE_A0                       ; DATAA             ; Untyped                                  ;
; INPUT_SOURCE_A1                       ; SCANA             ; Untyped                                  ;
; INPUT_SOURCE_A2                       ; SCANA             ; Untyped                                  ;
; INPUT_SOURCE_A3                       ; DATAA             ; Untyped                                  ;
; INPUT_SOURCE_B0                       ; DATAB             ; Untyped                                  ;
; INPUT_SOURCE_B1                       ; DATAB             ; Untyped                                  ;
; INPUT_SOURCE_B2                       ; DATAB             ; Untyped                                  ;
; INPUT_SOURCE_B3                       ; DATAB             ; Untyped                                  ;
; MULT01_ROUND_ACLR                     ; ACLR3             ; Untyped                                  ;
; MULT01_ROUND_REGISTER                 ; CLOCK0            ; Untyped                                  ;
; MULT01_SATURATION_ACLR                ; ACLR2             ; Untyped                                  ;
; MULT01_SATURATION_REGISTER            ; CLOCK0            ; Untyped                                  ;
; MULT23_ROUND_ACLR                     ; ACLR3             ; Untyped                                  ;
; MULT23_ROUND_REGISTER                 ; CLOCK0            ; Untyped                                  ;
; MULT23_SATURATION_ACLR                ; ACLR3             ; Untyped                                  ;
; MULT23_SATURATION_REGISTER            ; CLOCK0            ; Untyped                                  ;
; MULTIPLIER01_ROUNDING                 ; NO                ; Untyped                                  ;
; MULTIPLIER01_SATURATION               ; NO                ; Untyped                                  ;
; MULTIPLIER1_DIRECTION                 ; ADD               ; Untyped                                  ;
; MULTIPLIER23_ROUNDING                 ; NO                ; Untyped                                  ;
; MULTIPLIER23_SATURATION               ; NO                ; Untyped                                  ;
; MULTIPLIER3_DIRECTION                 ; ADD               ; Untyped                                  ;
; MULTIPLIER_ACLR0                      ; ACLR0             ; Untyped                                  ;
; MULTIPLIER_ACLR1                      ; ACLR0             ; Untyped                                  ;
; MULTIPLIER_ACLR2                      ; ACLR0             ; Untyped                                  ;
; MULTIPLIER_ACLR3                      ; ACLR3             ; Untyped                                  ;
; MULTIPLIER_REGISTER0                  ; CLOCK0            ; Untyped                                  ;
; MULTIPLIER_REGISTER1                  ; CLOCK0            ; Untyped                                  ;
; MULTIPLIER_REGISTER2                  ; CLOCK0            ; Untyped                                  ;
; MULTIPLIER_REGISTER3                  ; CLOCK0            ; Untyped                                  ;
; NUMBER_OF_MULTIPLIERS                 ; 3                 ; Signed Integer                           ;
; OUTPUT_ACLR                           ; ACLR0             ; Untyped                                  ;
; OUTPUT_REGISTER                       ; CLOCK0            ; Untyped                                  ;
; OUTPUT_ROUND_ACLR                     ; ACLR3             ; Untyped                                  ;
; OUTPUT_ROUND_PIPELINE_ACLR            ; ACLR3             ; Untyped                                  ;
; OUTPUT_ROUND_PIPELINE_REGISTER        ; CLOCK0            ; Untyped                                  ;
; OUTPUT_ROUND_REGISTER                 ; CLOCK0            ; Untyped                                  ;
; OUTPUT_ROUND_TYPE                     ; NEAREST_INTEGER   ; Untyped                                  ;
; OUTPUT_ROUNDING                       ; NO                ; Untyped                                  ;
; OUTPUT_SATURATE_ACLR                  ; ACLR3             ; Untyped                                  ;
; OUTPUT_SATURATE_PIPELINE_ACLR         ; ACLR3             ; Untyped                                  ;
; OUTPUT_SATURATE_PIPELINE_REGISTER     ; CLOCK0            ; Untyped                                  ;
; OUTPUT_SATURATE_REGISTER              ; CLOCK0            ; Untyped                                  ;
; OUTPUT_SATURATE_TYPE                  ; ASYMMETRIC        ; Untyped                                  ;
; OUTPUT_SATURATION                     ; NO                ; Untyped                                  ;
; port_addnsub1                         ; PORT_UNUSED       ; Untyped                                  ;
; port_addnsub3                         ; PORT_CONNECTIVITY ; Untyped                                  ;
; PORT_CHAINOUT_SAT_IS_OVERFLOW         ; PORT_UNUSED       ; Untyped                                  ;
; PORT_MULT0_IS_SATURATED               ; UNUSED            ; Untyped                                  ;
; PORT_MULT1_IS_SATURATED               ; UNUSED            ; Untyped                                  ;
; PORT_MULT2_IS_SATURATED               ; UNUSED            ; Untyped                                  ;
; PORT_MULT3_IS_SATURATED               ; UNUSED            ; Untyped                                  ;
; PORT_OUTPUT_IS_OVERFLOW               ; PORT_UNUSED       ; Untyped                                  ;
; port_signa                            ; PORT_UNUSED       ; Untyped                                  ;
; port_signb                            ; PORT_UNUSED       ; Untyped                                  ;
; REPRESENTATION_A                      ; UNSIGNED          ; Untyped                                  ;
; REPRESENTATION_B                      ; SIGNED            ; Untyped                                  ;
; ROTATE_ACLR                           ; ACLR3             ; Untyped                                  ;
; ROTATE_OUTPUT_ACLR                    ; ACLR3             ; Untyped                                  ;
; ROTATE_OUTPUT_REGISTER                ; CLOCK0            ; Untyped                                  ;
; ROTATE_PIPELINE_ACLR                  ; ACLR3             ; Untyped                                  ;
; ROTATE_PIPELINE_REGISTER              ; CLOCK0            ; Untyped                                  ;
; ROTATE_REGISTER                       ; CLOCK0            ; Untyped                                  ;
; WIDTH_MSB                             ; 17                ; Untyped                                  ;
; WIDTH_SATURATE_SIGN                   ; 1                 ; Untyped                                  ;
; SCANOUTA_ACLR                         ; ACLR3             ; Untyped                                  ;
; SCANOUTA_REGISTER                     ; UNREGISTERED      ; Untyped                                  ;
; SHIFT_MODE                            ; NO                ; Untyped                                  ;
; SHIFT_RIGHT_ACLR                      ; ACLR3             ; Untyped                                  ;
; SHIFT_RIGHT_OUTPUT_ACLR               ; ACLR3             ; Untyped                                  ;
; SHIFT_RIGHT_OUTPUT_REGISTER           ; CLOCK0            ; Untyped                                  ;
; SHIFT_RIGHT_PIPELINE_ACLR             ; ACLR3             ; Untyped                                  ;
; SHIFT_RIGHT_PIPELINE_REGISTER         ; CLOCK0            ; Untyped                                  ;
; SHIFT_RIGHT_REGISTER                  ; CLOCK0            ; Untyped                                  ;
; SIGNED_ACLR_A                         ; ACLR0             ; Untyped                                  ;
; SIGNED_ACLR_B                         ; ACLR0             ; Untyped                                  ;
; SIGNED_PIPELINE_ACLR_A                ; ACLR0             ; Untyped                                  ;
; SIGNED_PIPELINE_ACLR_B                ; ACLR0             ; Untyped                                  ;
; SIGNED_PIPELINE_REGISTER_A            ; CLOCK0            ; Untyped                                  ;
; SIGNED_PIPELINE_REGISTER_B            ; CLOCK0            ; Untyped                                  ;
; SIGNED_REGISTER_A                     ; CLOCK0            ; Untyped                                  ;
; SIGNED_REGISTER_B                     ; CLOCK0            ; Untyped                                  ;
; WIDTH_A                               ; 8                 ; Signed Integer                           ;
; WIDTH_B                               ; 8                 ; Signed Integer                           ;
; WIDTH_CHAININ                         ; 1                 ; Untyped                                  ;
; WIDTH_RESULT                          ; 18                ; Signed Integer                           ;
; ZERO_CHAINOUT_OUTPUT_ACLR             ; ACLR3             ; Untyped                                  ;
; ZERO_CHAINOUT_OUTPUT_REGISTER         ; CLOCK0            ; Untyped                                  ;
; ZERO_LOOPBACK_ACLR                    ; ACLR3             ; Untyped                                  ;
; ZERO_LOOPBACK_OUTPUT_ACLR             ; ACLR3             ; Untyped                                  ;
; ZERO_LOOPBACK_OUTPUT_REGISTER         ; CLOCK0            ; Untyped                                  ;
; ZERO_LOOPBACK_PIPELINE_ACLR           ; ACLR3             ; Untyped                                  ;
; ZERO_LOOPBACK_PIPELINE_REGISTER       ; CLOCK0            ; Untyped                                  ;
; ZERO_LOOPBACK_REGISTER                ; CLOCK0            ; Untyped                                  ;
; CBXI_PARAMETER                        ; mult_add_si74     ; Untyped                                  ;
; DEVICE_FAMILY                         ; Cyclone IV E      ; Untyped                                  ;
; WIDTH_C                               ; 22                ; Untyped                                  ;
; LOADCONST_VALUE                       ; 64                ; Untyped                                  ;
; PREADDER_MODE                         ; SIMPLE            ; Untyped                                  ;
; PREADDER_DIRECTION_0                  ; ADD               ; Untyped                                  ;
; PREADDER_DIRECTION_1                  ; ADD               ; Untyped                                  ;
; PREADDER_DIRECTION_2                  ; ADD               ; Untyped                                  ;
; PREADDER_DIRECTION_3                  ; ADD               ; Untyped                                  ;
; INPUT_REGISTER_C0                     ; CLOCK0            ; Untyped                                  ;
; INPUT_ACLR_C0                         ; ACLR0             ; Untyped                                  ;
; COEFSEL0_REGISTER                     ; CLOCK0            ; Untyped                                  ;
; COEFSEL1_REGISTER                     ; CLOCK0            ; Untyped                                  ;
; COEFSEL2_REGISTER                     ; CLOCK0            ; Untyped                                  ;
; COEFSEL3_REGISTER                     ; CLOCK0            ; Untyped                                  ;
; COEFSEL0_ACLR                         ; ACLR0             ; Untyped                                  ;
; COEFSEL1_ACLR                         ; ACLR0             ; Untyped                                  ;
; COEFSEL2_ACLR                         ; ACLR0             ; Untyped                                  ;
; COEFSEL3_ACLR                         ; ACLR0             ; Untyped                                  ;
; SYSTOLIC_DELAY1                       ; CLOCK0            ; Untyped                                  ;
; SYSTOLIC_DELAY3                       ; CLOCK0            ; Untyped                                  ;
; SYSTOLIC_ACLR1                        ; ACLR0             ; Untyped                                  ;
; SYSTOLIC_ACLR3                        ; ACLR0             ; Untyped                                  ;
; COEF0_0                               ; 0                 ; Untyped                                  ;
; COEF0_1                               ; 0                 ; Untyped                                  ;
; COEF0_2                               ; 0                 ; Untyped                                  ;
; COEF0_3                               ; 0                 ; Untyped                                  ;
; COEF0_4                               ; 0                 ; Untyped                                  ;
; COEF0_5                               ; 0                 ; Untyped                                  ;
; COEF0_6                               ; 0                 ; Untyped                                  ;
; COEF0_7                               ; 0                 ; Untyped                                  ;
; COEF1_0                               ; 0                 ; Untyped                                  ;
; COEF1_1                               ; 0                 ; Untyped                                  ;
; COEF1_2                               ; 0                 ; Untyped                                  ;
; COEF1_3                               ; 0                 ; Untyped                                  ;
; COEF1_4                               ; 0                 ; Untyped                                  ;
; COEF1_5                               ; 0                 ; Untyped                                  ;
; COEF1_6                               ; 0                 ; Untyped                                  ;
; COEF1_7                               ; 0                 ; Untyped                                  ;
; COEF2_0                               ; 0                 ; Untyped                                  ;
; COEF2_1                               ; 0                 ; Untyped                                  ;
; COEF2_2                               ; 0                 ; Untyped                                  ;
; COEF2_3                               ; 0                 ; Untyped                                  ;
; COEF2_4                               ; 0                 ; Untyped                                  ;
; COEF2_5                               ; 0                 ; Untyped                                  ;
; COEF2_6                               ; 0                 ; Untyped                                  ;
; COEF2_7                               ; 0                 ; Untyped                                  ;
; COEF3_0                               ; 0                 ; Untyped                                  ;
; COEF3_1                               ; 0                 ; Untyped                                  ;
; COEF3_2                               ; 0                 ; Untyped                                  ;
; COEF3_3                               ; 0                 ; Untyped                                  ;
; COEF3_4                               ; 0                 ; Untyped                                  ;
; COEF3_5                               ; 0                 ; Untyped                                  ;
; COEF3_6                               ; 0                 ; Untyped                                  ;
; COEF3_7                               ; 0                 ; Untyped                                  ;
; WIDTH_COEF                            ; 18                ; Untyped                                  ;
+---------------------------------------+-------------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sobel:sobel0|MAC_3:x2|altmult_add:ALTMULT_ADD_component ;
+---------------------------------------+-------------------+------------------------------------------+
; Parameter Name                        ; Value             ; Type                                     ;
+---------------------------------------+-------------------+------------------------------------------+
; AUTO_CARRY_CHAINS                     ; ON                ; AUTO_CARRY                               ;
; IGNORE_CARRY_BUFFERS                  ; OFF               ; IGNORE_CARRY                             ;
; AUTO_CASCADE_CHAINS                   ; ON                ; AUTO_CASCADE                             ;
; IGNORE_CASCADE_BUFFERS                ; OFF               ; IGNORE_CASCADE                           ;
; ACCUM_DIRECTION                       ; ADD               ; Untyped                                  ;
; ACCUM_SLOAD_ACLR                      ; ACLR3             ; Untyped                                  ;
; ACCUM_SLOAD_PIPELINE_ACLR             ; ACLR3             ; Untyped                                  ;
; ACCUM_SLOAD_PIPELINE_REGISTER         ; CLOCK0            ; Untyped                                  ;
; ACCUM_SLOAD_REGISTER                  ; CLOCK0            ; Untyped                                  ;
; ACCUMULATOR                           ; NO                ; Untyped                                  ;
; ADDER1_ROUNDING                       ; NO                ; Untyped                                  ;
; ADDER3_ROUNDING                       ; NO                ; Untyped                                  ;
; ADDNSUB1_ROUND_ACLR                   ; ACLR3             ; Untyped                                  ;
; ADDNSUB1_ROUND_PIPELINE_ACLR          ; ACLR3             ; Untyped                                  ;
; ADDNSUB1_ROUND_PIPELINE_REGISTER      ; CLOCK0            ; Untyped                                  ;
; ADDNSUB1_ROUND_REGISTER               ; CLOCK0            ; Untyped                                  ;
; ADDNSUB3_ROUND_ACLR                   ; ACLR3             ; Untyped                                  ;
; ADDNSUB3_ROUND_PIPELINE_ACLR          ; ACLR3             ; Untyped                                  ;
; ADDNSUB3_ROUND_PIPELINE_REGISTER      ; CLOCK0            ; Untyped                                  ;
; ADDNSUB3_ROUND_REGISTER               ; CLOCK0            ; Untyped                                  ;
; ADDNSUB_MULTIPLIER_ACLR1              ; ACLR0             ; Untyped                                  ;
; ADDNSUB_MULTIPLIER_ACLR3              ; ACLR3             ; Untyped                                  ;
; ADDNSUB_MULTIPLIER_PIPELINE_ACLR1     ; ACLR0             ; Untyped                                  ;
; ADDNSUB_MULTIPLIER_PIPELINE_ACLR3     ; ACLR3             ; Untyped                                  ;
; ADDNSUB_MULTIPLIER_PIPELINE_REGISTER1 ; CLOCK0            ; Untyped                                  ;
; ADDNSUB_MULTIPLIER_PIPELINE_REGISTER3 ; CLOCK0            ; Untyped                                  ;
; ADDNSUB_MULTIPLIER_REGISTER1          ; CLOCK0            ; Untyped                                  ;
; ADDNSUB_MULTIPLIER_REGISTER3          ; CLOCK0            ; Untyped                                  ;
; CHAINOUT_ACLR                         ; ACLR3             ; Untyped                                  ;
; CHAINOUT_ADDER                        ; NO                ; Untyped                                  ;
; CHAINOUT_REGISTER                     ; CLOCK0            ; Untyped                                  ;
; CHAINOUT_ROUND_ACLR                   ; ACLR3             ; Untyped                                  ;
; CHAINOUT_ROUND_OUTPUT_ACLR            ; ACLR3             ; Untyped                                  ;
; CHAINOUT_ROUND_OUTPUT_REGISTER        ; CLOCK0            ; Untyped                                  ;
; CHAINOUT_ROUND_PIPELINE_ACLR          ; ACLR3             ; Untyped                                  ;
; CHAINOUT_ROUND_PIPELINE_REGISTER      ; CLOCK0            ; Untyped                                  ;
; CHAINOUT_ROUND_REGISTER               ; CLOCK0            ; Untyped                                  ;
; CHAINOUT_ROUNDING                     ; NO                ; Untyped                                  ;
; CHAINOUT_SATURATE_ACLR                ; ACLR3             ; Untyped                                  ;
; CHAINOUT_SATURATE_OUTPUT_ACLR         ; ACLR3             ; Untyped                                  ;
; CHAINOUT_SATURATE_OUTPUT_REGISTER     ; CLOCK0            ; Untyped                                  ;
; CHAINOUT_SATURATE_PIPELINE_ACLR       ; ACLR3             ; Untyped                                  ;
; CHAINOUT_SATURATE_PIPELINE_REGISTER   ; CLOCK0            ; Untyped                                  ;
; CHAINOUT_SATURATE_REGISTER            ; CLOCK0            ; Untyped                                  ;
; CHAINOUT_SATURATION                   ; NO                ; Untyped                                  ;
; DEDICATED_MULTIPLIER_CIRCUITRY        ; AUTO              ; Untyped                                  ;
; DSP_BLOCK_BALANCING                   ; AUTO              ; Untyped                                  ;
; EXTRA_LATENCY                         ; 0                 ; Untyped                                  ;
; INPUT_ACLR_A0                         ; ACLR0             ; Untyped                                  ;
; INPUT_ACLR_A1                         ; ACLR0             ; Untyped                                  ;
; INPUT_ACLR_A2                         ; ACLR0             ; Untyped                                  ;
; INPUT_ACLR_A3                         ; ACLR3             ; Untyped                                  ;
; INPUT_ACLR_B0                         ; ACLR0             ; Untyped                                  ;
; INPUT_ACLR_B1                         ; ACLR0             ; Untyped                                  ;
; INPUT_ACLR_B2                         ; ACLR0             ; Untyped                                  ;
; INPUT_ACLR_B3                         ; ACLR3             ; Untyped                                  ;
; INPUT_REGISTER_A0                     ; CLOCK0            ; Untyped                                  ;
; INPUT_REGISTER_A1                     ; CLOCK0            ; Untyped                                  ;
; INPUT_REGISTER_A2                     ; CLOCK0            ; Untyped                                  ;
; INPUT_REGISTER_A3                     ; CLOCK0            ; Untyped                                  ;
; INPUT_REGISTER_B0                     ; CLOCK0            ; Untyped                                  ;
; INPUT_REGISTER_B1                     ; CLOCK0            ; Untyped                                  ;
; INPUT_REGISTER_B2                     ; CLOCK0            ; Untyped                                  ;
; INPUT_REGISTER_B3                     ; CLOCK0            ; Untyped                                  ;
; INPUT_SOURCE_A0                       ; DATAA             ; Untyped                                  ;
; INPUT_SOURCE_A1                       ; SCANA             ; Untyped                                  ;
; INPUT_SOURCE_A2                       ; SCANA             ; Untyped                                  ;
; INPUT_SOURCE_A3                       ; DATAA             ; Untyped                                  ;
; INPUT_SOURCE_B0                       ; DATAB             ; Untyped                                  ;
; INPUT_SOURCE_B1                       ; DATAB             ; Untyped                                  ;
; INPUT_SOURCE_B2                       ; DATAB             ; Untyped                                  ;
; INPUT_SOURCE_B3                       ; DATAB             ; Untyped                                  ;
; MULT01_ROUND_ACLR                     ; ACLR3             ; Untyped                                  ;
; MULT01_ROUND_REGISTER                 ; CLOCK0            ; Untyped                                  ;
; MULT01_SATURATION_ACLR                ; ACLR2             ; Untyped                                  ;
; MULT01_SATURATION_REGISTER            ; CLOCK0            ; Untyped                                  ;
; MULT23_ROUND_ACLR                     ; ACLR3             ; Untyped                                  ;
; MULT23_ROUND_REGISTER                 ; CLOCK0            ; Untyped                                  ;
; MULT23_SATURATION_ACLR                ; ACLR3             ; Untyped                                  ;
; MULT23_SATURATION_REGISTER            ; CLOCK0            ; Untyped                                  ;
; MULTIPLIER01_ROUNDING                 ; NO                ; Untyped                                  ;
; MULTIPLIER01_SATURATION               ; NO                ; Untyped                                  ;
; MULTIPLIER1_DIRECTION                 ; ADD               ; Untyped                                  ;
; MULTIPLIER23_ROUNDING                 ; NO                ; Untyped                                  ;
; MULTIPLIER23_SATURATION               ; NO                ; Untyped                                  ;
; MULTIPLIER3_DIRECTION                 ; ADD               ; Untyped                                  ;
; MULTIPLIER_ACLR0                      ; ACLR0             ; Untyped                                  ;
; MULTIPLIER_ACLR1                      ; ACLR0             ; Untyped                                  ;
; MULTIPLIER_ACLR2                      ; ACLR0             ; Untyped                                  ;
; MULTIPLIER_ACLR3                      ; ACLR3             ; Untyped                                  ;
; MULTIPLIER_REGISTER0                  ; CLOCK0            ; Untyped                                  ;
; MULTIPLIER_REGISTER1                  ; CLOCK0            ; Untyped                                  ;
; MULTIPLIER_REGISTER2                  ; CLOCK0            ; Untyped                                  ;
; MULTIPLIER_REGISTER3                  ; CLOCK0            ; Untyped                                  ;
; NUMBER_OF_MULTIPLIERS                 ; 3                 ; Signed Integer                           ;
; OUTPUT_ACLR                           ; ACLR0             ; Untyped                                  ;
; OUTPUT_REGISTER                       ; CLOCK0            ; Untyped                                  ;
; OUTPUT_ROUND_ACLR                     ; ACLR3             ; Untyped                                  ;
; OUTPUT_ROUND_PIPELINE_ACLR            ; ACLR3             ; Untyped                                  ;
; OUTPUT_ROUND_PIPELINE_REGISTER        ; CLOCK0            ; Untyped                                  ;
; OUTPUT_ROUND_REGISTER                 ; CLOCK0            ; Untyped                                  ;
; OUTPUT_ROUND_TYPE                     ; NEAREST_INTEGER   ; Untyped                                  ;
; OUTPUT_ROUNDING                       ; NO                ; Untyped                                  ;
; OUTPUT_SATURATE_ACLR                  ; ACLR3             ; Untyped                                  ;
; OUTPUT_SATURATE_PIPELINE_ACLR         ; ACLR3             ; Untyped                                  ;
; OUTPUT_SATURATE_PIPELINE_REGISTER     ; CLOCK0            ; Untyped                                  ;
; OUTPUT_SATURATE_REGISTER              ; CLOCK0            ; Untyped                                  ;
; OUTPUT_SATURATE_TYPE                  ; ASYMMETRIC        ; Untyped                                  ;
; OUTPUT_SATURATION                     ; NO                ; Untyped                                  ;
; port_addnsub1                         ; PORT_UNUSED       ; Untyped                                  ;
; port_addnsub3                         ; PORT_CONNECTIVITY ; Untyped                                  ;
; PORT_CHAINOUT_SAT_IS_OVERFLOW         ; PORT_UNUSED       ; Untyped                                  ;
; PORT_MULT0_IS_SATURATED               ; UNUSED            ; Untyped                                  ;
; PORT_MULT1_IS_SATURATED               ; UNUSED            ; Untyped                                  ;
; PORT_MULT2_IS_SATURATED               ; UNUSED            ; Untyped                                  ;
; PORT_MULT3_IS_SATURATED               ; UNUSED            ; Untyped                                  ;
; PORT_OUTPUT_IS_OVERFLOW               ; PORT_UNUSED       ; Untyped                                  ;
; port_signa                            ; PORT_UNUSED       ; Untyped                                  ;
; port_signb                            ; PORT_UNUSED       ; Untyped                                  ;
; REPRESENTATION_A                      ; UNSIGNED          ; Untyped                                  ;
; REPRESENTATION_B                      ; SIGNED            ; Untyped                                  ;
; ROTATE_ACLR                           ; ACLR3             ; Untyped                                  ;
; ROTATE_OUTPUT_ACLR                    ; ACLR3             ; Untyped                                  ;
; ROTATE_OUTPUT_REGISTER                ; CLOCK0            ; Untyped                                  ;
; ROTATE_PIPELINE_ACLR                  ; ACLR3             ; Untyped                                  ;
; ROTATE_PIPELINE_REGISTER              ; CLOCK0            ; Untyped                                  ;
; ROTATE_REGISTER                       ; CLOCK0            ; Untyped                                  ;
; WIDTH_MSB                             ; 17                ; Untyped                                  ;
; WIDTH_SATURATE_SIGN                   ; 1                 ; Untyped                                  ;
; SCANOUTA_ACLR                         ; ACLR3             ; Untyped                                  ;
; SCANOUTA_REGISTER                     ; UNREGISTERED      ; Untyped                                  ;
; SHIFT_MODE                            ; NO                ; Untyped                                  ;
; SHIFT_RIGHT_ACLR                      ; ACLR3             ; Untyped                                  ;
; SHIFT_RIGHT_OUTPUT_ACLR               ; ACLR3             ; Untyped                                  ;
; SHIFT_RIGHT_OUTPUT_REGISTER           ; CLOCK0            ; Untyped                                  ;
; SHIFT_RIGHT_PIPELINE_ACLR             ; ACLR3             ; Untyped                                  ;
; SHIFT_RIGHT_PIPELINE_REGISTER         ; CLOCK0            ; Untyped                                  ;
; SHIFT_RIGHT_REGISTER                  ; CLOCK0            ; Untyped                                  ;
; SIGNED_ACLR_A                         ; ACLR0             ; Untyped                                  ;
; SIGNED_ACLR_B                         ; ACLR0             ; Untyped                                  ;
; SIGNED_PIPELINE_ACLR_A                ; ACLR0             ; Untyped                                  ;
; SIGNED_PIPELINE_ACLR_B                ; ACLR0             ; Untyped                                  ;
; SIGNED_PIPELINE_REGISTER_A            ; CLOCK0            ; Untyped                                  ;
; SIGNED_PIPELINE_REGISTER_B            ; CLOCK0            ; Untyped                                  ;
; SIGNED_REGISTER_A                     ; CLOCK0            ; Untyped                                  ;
; SIGNED_REGISTER_B                     ; CLOCK0            ; Untyped                                  ;
; WIDTH_A                               ; 8                 ; Signed Integer                           ;
; WIDTH_B                               ; 8                 ; Signed Integer                           ;
; WIDTH_CHAININ                         ; 1                 ; Untyped                                  ;
; WIDTH_RESULT                          ; 18                ; Signed Integer                           ;
; ZERO_CHAINOUT_OUTPUT_ACLR             ; ACLR3             ; Untyped                                  ;
; ZERO_CHAINOUT_OUTPUT_REGISTER         ; CLOCK0            ; Untyped                                  ;
; ZERO_LOOPBACK_ACLR                    ; ACLR3             ; Untyped                                  ;
; ZERO_LOOPBACK_OUTPUT_ACLR             ; ACLR3             ; Untyped                                  ;
; ZERO_LOOPBACK_OUTPUT_REGISTER         ; CLOCK0            ; Untyped                                  ;
; ZERO_LOOPBACK_PIPELINE_ACLR           ; ACLR3             ; Untyped                                  ;
; ZERO_LOOPBACK_PIPELINE_REGISTER       ; CLOCK0            ; Untyped                                  ;
; ZERO_LOOPBACK_REGISTER                ; CLOCK0            ; Untyped                                  ;
; CBXI_PARAMETER                        ; mult_add_si74     ; Untyped                                  ;
; DEVICE_FAMILY                         ; Cyclone IV E      ; Untyped                                  ;
; WIDTH_C                               ; 22                ; Untyped                                  ;
; LOADCONST_VALUE                       ; 64                ; Untyped                                  ;
; PREADDER_MODE                         ; SIMPLE            ; Untyped                                  ;
; PREADDER_DIRECTION_0                  ; ADD               ; Untyped                                  ;
; PREADDER_DIRECTION_1                  ; ADD               ; Untyped                                  ;
; PREADDER_DIRECTION_2                  ; ADD               ; Untyped                                  ;
; PREADDER_DIRECTION_3                  ; ADD               ; Untyped                                  ;
; INPUT_REGISTER_C0                     ; CLOCK0            ; Untyped                                  ;
; INPUT_ACLR_C0                         ; ACLR0             ; Untyped                                  ;
; COEFSEL0_REGISTER                     ; CLOCK0            ; Untyped                                  ;
; COEFSEL1_REGISTER                     ; CLOCK0            ; Untyped                                  ;
; COEFSEL2_REGISTER                     ; CLOCK0            ; Untyped                                  ;
; COEFSEL3_REGISTER                     ; CLOCK0            ; Untyped                                  ;
; COEFSEL0_ACLR                         ; ACLR0             ; Untyped                                  ;
; COEFSEL1_ACLR                         ; ACLR0             ; Untyped                                  ;
; COEFSEL2_ACLR                         ; ACLR0             ; Untyped                                  ;
; COEFSEL3_ACLR                         ; ACLR0             ; Untyped                                  ;
; SYSTOLIC_DELAY1                       ; CLOCK0            ; Untyped                                  ;
; SYSTOLIC_DELAY3                       ; CLOCK0            ; Untyped                                  ;
; SYSTOLIC_ACLR1                        ; ACLR0             ; Untyped                                  ;
; SYSTOLIC_ACLR3                        ; ACLR0             ; Untyped                                  ;
; COEF0_0                               ; 0                 ; Untyped                                  ;
; COEF0_1                               ; 0                 ; Untyped                                  ;
; COEF0_2                               ; 0                 ; Untyped                                  ;
; COEF0_3                               ; 0                 ; Untyped                                  ;
; COEF0_4                               ; 0                 ; Untyped                                  ;
; COEF0_5                               ; 0                 ; Untyped                                  ;
; COEF0_6                               ; 0                 ; Untyped                                  ;
; COEF0_7                               ; 0                 ; Untyped                                  ;
; COEF1_0                               ; 0                 ; Untyped                                  ;
; COEF1_1                               ; 0                 ; Untyped                                  ;
; COEF1_2                               ; 0                 ; Untyped                                  ;
; COEF1_3                               ; 0                 ; Untyped                                  ;
; COEF1_4                               ; 0                 ; Untyped                                  ;
; COEF1_5                               ; 0                 ; Untyped                                  ;
; COEF1_6                               ; 0                 ; Untyped                                  ;
; COEF1_7                               ; 0                 ; Untyped                                  ;
; COEF2_0                               ; 0                 ; Untyped                                  ;
; COEF2_1                               ; 0                 ; Untyped                                  ;
; COEF2_2                               ; 0                 ; Untyped                                  ;
; COEF2_3                               ; 0                 ; Untyped                                  ;
; COEF2_4                               ; 0                 ; Untyped                                  ;
; COEF2_5                               ; 0                 ; Untyped                                  ;
; COEF2_6                               ; 0                 ; Untyped                                  ;
; COEF2_7                               ; 0                 ; Untyped                                  ;
; COEF3_0                               ; 0                 ; Untyped                                  ;
; COEF3_1                               ; 0                 ; Untyped                                  ;
; COEF3_2                               ; 0                 ; Untyped                                  ;
; COEF3_3                               ; 0                 ; Untyped                                  ;
; COEF3_4                               ; 0                 ; Untyped                                  ;
; COEF3_5                               ; 0                 ; Untyped                                  ;
; COEF3_6                               ; 0                 ; Untyped                                  ;
; COEF3_7                               ; 0                 ; Untyped                                  ;
; WIDTH_COEF                            ; 18                ; Untyped                                  ;
+---------------------------------------+-------------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sobel:sobel0|MAC_3:y0|altmult_add:ALTMULT_ADD_component ;
+---------------------------------------+-------------------+------------------------------------------+
; Parameter Name                        ; Value             ; Type                                     ;
+---------------------------------------+-------------------+------------------------------------------+
; AUTO_CARRY_CHAINS                     ; ON                ; AUTO_CARRY                               ;
; IGNORE_CARRY_BUFFERS                  ; OFF               ; IGNORE_CARRY                             ;
; AUTO_CASCADE_CHAINS                   ; ON                ; AUTO_CASCADE                             ;
; IGNORE_CASCADE_BUFFERS                ; OFF               ; IGNORE_CASCADE                           ;
; ACCUM_DIRECTION                       ; ADD               ; Untyped                                  ;
; ACCUM_SLOAD_ACLR                      ; ACLR3             ; Untyped                                  ;
; ACCUM_SLOAD_PIPELINE_ACLR             ; ACLR3             ; Untyped                                  ;
; ACCUM_SLOAD_PIPELINE_REGISTER         ; CLOCK0            ; Untyped                                  ;
; ACCUM_SLOAD_REGISTER                  ; CLOCK0            ; Untyped                                  ;
; ACCUMULATOR                           ; NO                ; Untyped                                  ;
; ADDER1_ROUNDING                       ; NO                ; Untyped                                  ;
; ADDER3_ROUNDING                       ; NO                ; Untyped                                  ;
; ADDNSUB1_ROUND_ACLR                   ; ACLR3             ; Untyped                                  ;
; ADDNSUB1_ROUND_PIPELINE_ACLR          ; ACLR3             ; Untyped                                  ;
; ADDNSUB1_ROUND_PIPELINE_REGISTER      ; CLOCK0            ; Untyped                                  ;
; ADDNSUB1_ROUND_REGISTER               ; CLOCK0            ; Untyped                                  ;
; ADDNSUB3_ROUND_ACLR                   ; ACLR3             ; Untyped                                  ;
; ADDNSUB3_ROUND_PIPELINE_ACLR          ; ACLR3             ; Untyped                                  ;
; ADDNSUB3_ROUND_PIPELINE_REGISTER      ; CLOCK0            ; Untyped                                  ;
; ADDNSUB3_ROUND_REGISTER               ; CLOCK0            ; Untyped                                  ;
; ADDNSUB_MULTIPLIER_ACLR1              ; ACLR0             ; Untyped                                  ;
; ADDNSUB_MULTIPLIER_ACLR3              ; ACLR3             ; Untyped                                  ;
; ADDNSUB_MULTIPLIER_PIPELINE_ACLR1     ; ACLR0             ; Untyped                                  ;
; ADDNSUB_MULTIPLIER_PIPELINE_ACLR3     ; ACLR3             ; Untyped                                  ;
; ADDNSUB_MULTIPLIER_PIPELINE_REGISTER1 ; CLOCK0            ; Untyped                                  ;
; ADDNSUB_MULTIPLIER_PIPELINE_REGISTER3 ; CLOCK0            ; Untyped                                  ;
; ADDNSUB_MULTIPLIER_REGISTER1          ; CLOCK0            ; Untyped                                  ;
; ADDNSUB_MULTIPLIER_REGISTER3          ; CLOCK0            ; Untyped                                  ;
; CHAINOUT_ACLR                         ; ACLR3             ; Untyped                                  ;
; CHAINOUT_ADDER                        ; NO                ; Untyped                                  ;
; CHAINOUT_REGISTER                     ; CLOCK0            ; Untyped                                  ;
; CHAINOUT_ROUND_ACLR                   ; ACLR3             ; Untyped                                  ;
; CHAINOUT_ROUND_OUTPUT_ACLR            ; ACLR3             ; Untyped                                  ;
; CHAINOUT_ROUND_OUTPUT_REGISTER        ; CLOCK0            ; Untyped                                  ;
; CHAINOUT_ROUND_PIPELINE_ACLR          ; ACLR3             ; Untyped                                  ;
; CHAINOUT_ROUND_PIPELINE_REGISTER      ; CLOCK0            ; Untyped                                  ;
; CHAINOUT_ROUND_REGISTER               ; CLOCK0            ; Untyped                                  ;
; CHAINOUT_ROUNDING                     ; NO                ; Untyped                                  ;
; CHAINOUT_SATURATE_ACLR                ; ACLR3             ; Untyped                                  ;
; CHAINOUT_SATURATE_OUTPUT_ACLR         ; ACLR3             ; Untyped                                  ;
; CHAINOUT_SATURATE_OUTPUT_REGISTER     ; CLOCK0            ; Untyped                                  ;
; CHAINOUT_SATURATE_PIPELINE_ACLR       ; ACLR3             ; Untyped                                  ;
; CHAINOUT_SATURATE_PIPELINE_REGISTER   ; CLOCK0            ; Untyped                                  ;
; CHAINOUT_SATURATE_REGISTER            ; CLOCK0            ; Untyped                                  ;
; CHAINOUT_SATURATION                   ; NO                ; Untyped                                  ;
; DEDICATED_MULTIPLIER_CIRCUITRY        ; AUTO              ; Untyped                                  ;
; DSP_BLOCK_BALANCING                   ; AUTO              ; Untyped                                  ;
; EXTRA_LATENCY                         ; 0                 ; Untyped                                  ;
; INPUT_ACLR_A0                         ; ACLR0             ; Untyped                                  ;
; INPUT_ACLR_A1                         ; ACLR0             ; Untyped                                  ;
; INPUT_ACLR_A2                         ; ACLR0             ; Untyped                                  ;
; INPUT_ACLR_A3                         ; ACLR3             ; Untyped                                  ;
; INPUT_ACLR_B0                         ; ACLR0             ; Untyped                                  ;
; INPUT_ACLR_B1                         ; ACLR0             ; Untyped                                  ;
; INPUT_ACLR_B2                         ; ACLR0             ; Untyped                                  ;
; INPUT_ACLR_B3                         ; ACLR3             ; Untyped                                  ;
; INPUT_REGISTER_A0                     ; CLOCK0            ; Untyped                                  ;
; INPUT_REGISTER_A1                     ; CLOCK0            ; Untyped                                  ;
; INPUT_REGISTER_A2                     ; CLOCK0            ; Untyped                                  ;
; INPUT_REGISTER_A3                     ; CLOCK0            ; Untyped                                  ;
; INPUT_REGISTER_B0                     ; CLOCK0            ; Untyped                                  ;
; INPUT_REGISTER_B1                     ; CLOCK0            ; Untyped                                  ;
; INPUT_REGISTER_B2                     ; CLOCK0            ; Untyped                                  ;
; INPUT_REGISTER_B3                     ; CLOCK0            ; Untyped                                  ;
; INPUT_SOURCE_A0                       ; DATAA             ; Untyped                                  ;
; INPUT_SOURCE_A1                       ; SCANA             ; Untyped                                  ;
; INPUT_SOURCE_A2                       ; SCANA             ; Untyped                                  ;
; INPUT_SOURCE_A3                       ; DATAA             ; Untyped                                  ;
; INPUT_SOURCE_B0                       ; DATAB             ; Untyped                                  ;
; INPUT_SOURCE_B1                       ; DATAB             ; Untyped                                  ;
; INPUT_SOURCE_B2                       ; DATAB             ; Untyped                                  ;
; INPUT_SOURCE_B3                       ; DATAB             ; Untyped                                  ;
; MULT01_ROUND_ACLR                     ; ACLR3             ; Untyped                                  ;
; MULT01_ROUND_REGISTER                 ; CLOCK0            ; Untyped                                  ;
; MULT01_SATURATION_ACLR                ; ACLR2             ; Untyped                                  ;
; MULT01_SATURATION_REGISTER            ; CLOCK0            ; Untyped                                  ;
; MULT23_ROUND_ACLR                     ; ACLR3             ; Untyped                                  ;
; MULT23_ROUND_REGISTER                 ; CLOCK0            ; Untyped                                  ;
; MULT23_SATURATION_ACLR                ; ACLR3             ; Untyped                                  ;
; MULT23_SATURATION_REGISTER            ; CLOCK0            ; Untyped                                  ;
; MULTIPLIER01_ROUNDING                 ; NO                ; Untyped                                  ;
; MULTIPLIER01_SATURATION               ; NO                ; Untyped                                  ;
; MULTIPLIER1_DIRECTION                 ; ADD               ; Untyped                                  ;
; MULTIPLIER23_ROUNDING                 ; NO                ; Untyped                                  ;
; MULTIPLIER23_SATURATION               ; NO                ; Untyped                                  ;
; MULTIPLIER3_DIRECTION                 ; ADD               ; Untyped                                  ;
; MULTIPLIER_ACLR0                      ; ACLR0             ; Untyped                                  ;
; MULTIPLIER_ACLR1                      ; ACLR0             ; Untyped                                  ;
; MULTIPLIER_ACLR2                      ; ACLR0             ; Untyped                                  ;
; MULTIPLIER_ACLR3                      ; ACLR3             ; Untyped                                  ;
; MULTIPLIER_REGISTER0                  ; CLOCK0            ; Untyped                                  ;
; MULTIPLIER_REGISTER1                  ; CLOCK0            ; Untyped                                  ;
; MULTIPLIER_REGISTER2                  ; CLOCK0            ; Untyped                                  ;
; MULTIPLIER_REGISTER3                  ; CLOCK0            ; Untyped                                  ;
; NUMBER_OF_MULTIPLIERS                 ; 3                 ; Signed Integer                           ;
; OUTPUT_ACLR                           ; ACLR0             ; Untyped                                  ;
; OUTPUT_REGISTER                       ; CLOCK0            ; Untyped                                  ;
; OUTPUT_ROUND_ACLR                     ; ACLR3             ; Untyped                                  ;
; OUTPUT_ROUND_PIPELINE_ACLR            ; ACLR3             ; Untyped                                  ;
; OUTPUT_ROUND_PIPELINE_REGISTER        ; CLOCK0            ; Untyped                                  ;
; OUTPUT_ROUND_REGISTER                 ; CLOCK0            ; Untyped                                  ;
; OUTPUT_ROUND_TYPE                     ; NEAREST_INTEGER   ; Untyped                                  ;
; OUTPUT_ROUNDING                       ; NO                ; Untyped                                  ;
; OUTPUT_SATURATE_ACLR                  ; ACLR3             ; Untyped                                  ;
; OUTPUT_SATURATE_PIPELINE_ACLR         ; ACLR3             ; Untyped                                  ;
; OUTPUT_SATURATE_PIPELINE_REGISTER     ; CLOCK0            ; Untyped                                  ;
; OUTPUT_SATURATE_REGISTER              ; CLOCK0            ; Untyped                                  ;
; OUTPUT_SATURATE_TYPE                  ; ASYMMETRIC        ; Untyped                                  ;
; OUTPUT_SATURATION                     ; NO                ; Untyped                                  ;
; port_addnsub1                         ; PORT_UNUSED       ; Untyped                                  ;
; port_addnsub3                         ; PORT_CONNECTIVITY ; Untyped                                  ;
; PORT_CHAINOUT_SAT_IS_OVERFLOW         ; PORT_UNUSED       ; Untyped                                  ;
; PORT_MULT0_IS_SATURATED               ; UNUSED            ; Untyped                                  ;
; PORT_MULT1_IS_SATURATED               ; UNUSED            ; Untyped                                  ;
; PORT_MULT2_IS_SATURATED               ; UNUSED            ; Untyped                                  ;
; PORT_MULT3_IS_SATURATED               ; UNUSED            ; Untyped                                  ;
; PORT_OUTPUT_IS_OVERFLOW               ; PORT_UNUSED       ; Untyped                                  ;
; port_signa                            ; PORT_UNUSED       ; Untyped                                  ;
; port_signb                            ; PORT_UNUSED       ; Untyped                                  ;
; REPRESENTATION_A                      ; UNSIGNED          ; Untyped                                  ;
; REPRESENTATION_B                      ; SIGNED            ; Untyped                                  ;
; ROTATE_ACLR                           ; ACLR3             ; Untyped                                  ;
; ROTATE_OUTPUT_ACLR                    ; ACLR3             ; Untyped                                  ;
; ROTATE_OUTPUT_REGISTER                ; CLOCK0            ; Untyped                                  ;
; ROTATE_PIPELINE_ACLR                  ; ACLR3             ; Untyped                                  ;
; ROTATE_PIPELINE_REGISTER              ; CLOCK0            ; Untyped                                  ;
; ROTATE_REGISTER                       ; CLOCK0            ; Untyped                                  ;
; WIDTH_MSB                             ; 17                ; Untyped                                  ;
; WIDTH_SATURATE_SIGN                   ; 1                 ; Untyped                                  ;
; SCANOUTA_ACLR                         ; ACLR3             ; Untyped                                  ;
; SCANOUTA_REGISTER                     ; UNREGISTERED      ; Untyped                                  ;
; SHIFT_MODE                            ; NO                ; Untyped                                  ;
; SHIFT_RIGHT_ACLR                      ; ACLR3             ; Untyped                                  ;
; SHIFT_RIGHT_OUTPUT_ACLR               ; ACLR3             ; Untyped                                  ;
; SHIFT_RIGHT_OUTPUT_REGISTER           ; CLOCK0            ; Untyped                                  ;
; SHIFT_RIGHT_PIPELINE_ACLR             ; ACLR3             ; Untyped                                  ;
; SHIFT_RIGHT_PIPELINE_REGISTER         ; CLOCK0            ; Untyped                                  ;
; SHIFT_RIGHT_REGISTER                  ; CLOCK0            ; Untyped                                  ;
; SIGNED_ACLR_A                         ; ACLR0             ; Untyped                                  ;
; SIGNED_ACLR_B                         ; ACLR0             ; Untyped                                  ;
; SIGNED_PIPELINE_ACLR_A                ; ACLR0             ; Untyped                                  ;
; SIGNED_PIPELINE_ACLR_B                ; ACLR0             ; Untyped                                  ;
; SIGNED_PIPELINE_REGISTER_A            ; CLOCK0            ; Untyped                                  ;
; SIGNED_PIPELINE_REGISTER_B            ; CLOCK0            ; Untyped                                  ;
; SIGNED_REGISTER_A                     ; CLOCK0            ; Untyped                                  ;
; SIGNED_REGISTER_B                     ; CLOCK0            ; Untyped                                  ;
; WIDTH_A                               ; 8                 ; Signed Integer                           ;
; WIDTH_B                               ; 8                 ; Signed Integer                           ;
; WIDTH_CHAININ                         ; 1                 ; Untyped                                  ;
; WIDTH_RESULT                          ; 18                ; Signed Integer                           ;
; ZERO_CHAINOUT_OUTPUT_ACLR             ; ACLR3             ; Untyped                                  ;
; ZERO_CHAINOUT_OUTPUT_REGISTER         ; CLOCK0            ; Untyped                                  ;
; ZERO_LOOPBACK_ACLR                    ; ACLR3             ; Untyped                                  ;
; ZERO_LOOPBACK_OUTPUT_ACLR             ; ACLR3             ; Untyped                                  ;
; ZERO_LOOPBACK_OUTPUT_REGISTER         ; CLOCK0            ; Untyped                                  ;
; ZERO_LOOPBACK_PIPELINE_ACLR           ; ACLR3             ; Untyped                                  ;
; ZERO_LOOPBACK_PIPELINE_REGISTER       ; CLOCK0            ; Untyped                                  ;
; ZERO_LOOPBACK_REGISTER                ; CLOCK0            ; Untyped                                  ;
; CBXI_PARAMETER                        ; mult_add_si74     ; Untyped                                  ;
; DEVICE_FAMILY                         ; Cyclone IV E      ; Untyped                                  ;
; WIDTH_C                               ; 22                ; Untyped                                  ;
; LOADCONST_VALUE                       ; 64                ; Untyped                                  ;
; PREADDER_MODE                         ; SIMPLE            ; Untyped                                  ;
; PREADDER_DIRECTION_0                  ; ADD               ; Untyped                                  ;
; PREADDER_DIRECTION_1                  ; ADD               ; Untyped                                  ;
; PREADDER_DIRECTION_2                  ; ADD               ; Untyped                                  ;
; PREADDER_DIRECTION_3                  ; ADD               ; Untyped                                  ;
; INPUT_REGISTER_C0                     ; CLOCK0            ; Untyped                                  ;
; INPUT_ACLR_C0                         ; ACLR0             ; Untyped                                  ;
; COEFSEL0_REGISTER                     ; CLOCK0            ; Untyped                                  ;
; COEFSEL1_REGISTER                     ; CLOCK0            ; Untyped                                  ;
; COEFSEL2_REGISTER                     ; CLOCK0            ; Untyped                                  ;
; COEFSEL3_REGISTER                     ; CLOCK0            ; Untyped                                  ;
; COEFSEL0_ACLR                         ; ACLR0             ; Untyped                                  ;
; COEFSEL1_ACLR                         ; ACLR0             ; Untyped                                  ;
; COEFSEL2_ACLR                         ; ACLR0             ; Untyped                                  ;
; COEFSEL3_ACLR                         ; ACLR0             ; Untyped                                  ;
; SYSTOLIC_DELAY1                       ; CLOCK0            ; Untyped                                  ;
; SYSTOLIC_DELAY3                       ; CLOCK0            ; Untyped                                  ;
; SYSTOLIC_ACLR1                        ; ACLR0             ; Untyped                                  ;
; SYSTOLIC_ACLR3                        ; ACLR0             ; Untyped                                  ;
; COEF0_0                               ; 0                 ; Untyped                                  ;
; COEF0_1                               ; 0                 ; Untyped                                  ;
; COEF0_2                               ; 0                 ; Untyped                                  ;
; COEF0_3                               ; 0                 ; Untyped                                  ;
; COEF0_4                               ; 0                 ; Untyped                                  ;
; COEF0_5                               ; 0                 ; Untyped                                  ;
; COEF0_6                               ; 0                 ; Untyped                                  ;
; COEF0_7                               ; 0                 ; Untyped                                  ;
; COEF1_0                               ; 0                 ; Untyped                                  ;
; COEF1_1                               ; 0                 ; Untyped                                  ;
; COEF1_2                               ; 0                 ; Untyped                                  ;
; COEF1_3                               ; 0                 ; Untyped                                  ;
; COEF1_4                               ; 0                 ; Untyped                                  ;
; COEF1_5                               ; 0                 ; Untyped                                  ;
; COEF1_6                               ; 0                 ; Untyped                                  ;
; COEF1_7                               ; 0                 ; Untyped                                  ;
; COEF2_0                               ; 0                 ; Untyped                                  ;
; COEF2_1                               ; 0                 ; Untyped                                  ;
; COEF2_2                               ; 0                 ; Untyped                                  ;
; COEF2_3                               ; 0                 ; Untyped                                  ;
; COEF2_4                               ; 0                 ; Untyped                                  ;
; COEF2_5                               ; 0                 ; Untyped                                  ;
; COEF2_6                               ; 0                 ; Untyped                                  ;
; COEF2_7                               ; 0                 ; Untyped                                  ;
; COEF3_0                               ; 0                 ; Untyped                                  ;
; COEF3_1                               ; 0                 ; Untyped                                  ;
; COEF3_2                               ; 0                 ; Untyped                                  ;
; COEF3_3                               ; 0                 ; Untyped                                  ;
; COEF3_4                               ; 0                 ; Untyped                                  ;
; COEF3_5                               ; 0                 ; Untyped                                  ;
; COEF3_6                               ; 0                 ; Untyped                                  ;
; COEF3_7                               ; 0                 ; Untyped                                  ;
; WIDTH_COEF                            ; 18                ; Untyped                                  ;
+---------------------------------------+-------------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sobel:sobel0|MAC_3:y1|altmult_add:ALTMULT_ADD_component ;
+---------------------------------------+-------------------+------------------------------------------+
; Parameter Name                        ; Value             ; Type                                     ;
+---------------------------------------+-------------------+------------------------------------------+
; AUTO_CARRY_CHAINS                     ; ON                ; AUTO_CARRY                               ;
; IGNORE_CARRY_BUFFERS                  ; OFF               ; IGNORE_CARRY                             ;
; AUTO_CASCADE_CHAINS                   ; ON                ; AUTO_CASCADE                             ;
; IGNORE_CASCADE_BUFFERS                ; OFF               ; IGNORE_CASCADE                           ;
; ACCUM_DIRECTION                       ; ADD               ; Untyped                                  ;
; ACCUM_SLOAD_ACLR                      ; ACLR3             ; Untyped                                  ;
; ACCUM_SLOAD_PIPELINE_ACLR             ; ACLR3             ; Untyped                                  ;
; ACCUM_SLOAD_PIPELINE_REGISTER         ; CLOCK0            ; Untyped                                  ;
; ACCUM_SLOAD_REGISTER                  ; CLOCK0            ; Untyped                                  ;
; ACCUMULATOR                           ; NO                ; Untyped                                  ;
; ADDER1_ROUNDING                       ; NO                ; Untyped                                  ;
; ADDER3_ROUNDING                       ; NO                ; Untyped                                  ;
; ADDNSUB1_ROUND_ACLR                   ; ACLR3             ; Untyped                                  ;
; ADDNSUB1_ROUND_PIPELINE_ACLR          ; ACLR3             ; Untyped                                  ;
; ADDNSUB1_ROUND_PIPELINE_REGISTER      ; CLOCK0            ; Untyped                                  ;
; ADDNSUB1_ROUND_REGISTER               ; CLOCK0            ; Untyped                                  ;
; ADDNSUB3_ROUND_ACLR                   ; ACLR3             ; Untyped                                  ;
; ADDNSUB3_ROUND_PIPELINE_ACLR          ; ACLR3             ; Untyped                                  ;
; ADDNSUB3_ROUND_PIPELINE_REGISTER      ; CLOCK0            ; Untyped                                  ;
; ADDNSUB3_ROUND_REGISTER               ; CLOCK0            ; Untyped                                  ;
; ADDNSUB_MULTIPLIER_ACLR1              ; ACLR0             ; Untyped                                  ;
; ADDNSUB_MULTIPLIER_ACLR3              ; ACLR3             ; Untyped                                  ;
; ADDNSUB_MULTIPLIER_PIPELINE_ACLR1     ; ACLR0             ; Untyped                                  ;
; ADDNSUB_MULTIPLIER_PIPELINE_ACLR3     ; ACLR3             ; Untyped                                  ;
; ADDNSUB_MULTIPLIER_PIPELINE_REGISTER1 ; CLOCK0            ; Untyped                                  ;
; ADDNSUB_MULTIPLIER_PIPELINE_REGISTER3 ; CLOCK0            ; Untyped                                  ;
; ADDNSUB_MULTIPLIER_REGISTER1          ; CLOCK0            ; Untyped                                  ;
; ADDNSUB_MULTIPLIER_REGISTER3          ; CLOCK0            ; Untyped                                  ;
; CHAINOUT_ACLR                         ; ACLR3             ; Untyped                                  ;
; CHAINOUT_ADDER                        ; NO                ; Untyped                                  ;
; CHAINOUT_REGISTER                     ; CLOCK0            ; Untyped                                  ;
; CHAINOUT_ROUND_ACLR                   ; ACLR3             ; Untyped                                  ;
; CHAINOUT_ROUND_OUTPUT_ACLR            ; ACLR3             ; Untyped                                  ;
; CHAINOUT_ROUND_OUTPUT_REGISTER        ; CLOCK0            ; Untyped                                  ;
; CHAINOUT_ROUND_PIPELINE_ACLR          ; ACLR3             ; Untyped                                  ;
; CHAINOUT_ROUND_PIPELINE_REGISTER      ; CLOCK0            ; Untyped                                  ;
; CHAINOUT_ROUND_REGISTER               ; CLOCK0            ; Untyped                                  ;
; CHAINOUT_ROUNDING                     ; NO                ; Untyped                                  ;
; CHAINOUT_SATURATE_ACLR                ; ACLR3             ; Untyped                                  ;
; CHAINOUT_SATURATE_OUTPUT_ACLR         ; ACLR3             ; Untyped                                  ;
; CHAINOUT_SATURATE_OUTPUT_REGISTER     ; CLOCK0            ; Untyped                                  ;
; CHAINOUT_SATURATE_PIPELINE_ACLR       ; ACLR3             ; Untyped                                  ;
; CHAINOUT_SATURATE_PIPELINE_REGISTER   ; CLOCK0            ; Untyped                                  ;
; CHAINOUT_SATURATE_REGISTER            ; CLOCK0            ; Untyped                                  ;
; CHAINOUT_SATURATION                   ; NO                ; Untyped                                  ;
; DEDICATED_MULTIPLIER_CIRCUITRY        ; AUTO              ; Untyped                                  ;
; DSP_BLOCK_BALANCING                   ; AUTO              ; Untyped                                  ;
; EXTRA_LATENCY                         ; 0                 ; Untyped                                  ;
; INPUT_ACLR_A0                         ; ACLR0             ; Untyped                                  ;
; INPUT_ACLR_A1                         ; ACLR0             ; Untyped                                  ;
; INPUT_ACLR_A2                         ; ACLR0             ; Untyped                                  ;
; INPUT_ACLR_A3                         ; ACLR3             ; Untyped                                  ;
; INPUT_ACLR_B0                         ; ACLR0             ; Untyped                                  ;
; INPUT_ACLR_B1                         ; ACLR0             ; Untyped                                  ;
; INPUT_ACLR_B2                         ; ACLR0             ; Untyped                                  ;
; INPUT_ACLR_B3                         ; ACLR3             ; Untyped                                  ;
; INPUT_REGISTER_A0                     ; CLOCK0            ; Untyped                                  ;
; INPUT_REGISTER_A1                     ; CLOCK0            ; Untyped                                  ;
; INPUT_REGISTER_A2                     ; CLOCK0            ; Untyped                                  ;
; INPUT_REGISTER_A3                     ; CLOCK0            ; Untyped                                  ;
; INPUT_REGISTER_B0                     ; CLOCK0            ; Untyped                                  ;
; INPUT_REGISTER_B1                     ; CLOCK0            ; Untyped                                  ;
; INPUT_REGISTER_B2                     ; CLOCK0            ; Untyped                                  ;
; INPUT_REGISTER_B3                     ; CLOCK0            ; Untyped                                  ;
; INPUT_SOURCE_A0                       ; DATAA             ; Untyped                                  ;
; INPUT_SOURCE_A1                       ; SCANA             ; Untyped                                  ;
; INPUT_SOURCE_A2                       ; SCANA             ; Untyped                                  ;
; INPUT_SOURCE_A3                       ; DATAA             ; Untyped                                  ;
; INPUT_SOURCE_B0                       ; DATAB             ; Untyped                                  ;
; INPUT_SOURCE_B1                       ; DATAB             ; Untyped                                  ;
; INPUT_SOURCE_B2                       ; DATAB             ; Untyped                                  ;
; INPUT_SOURCE_B3                       ; DATAB             ; Untyped                                  ;
; MULT01_ROUND_ACLR                     ; ACLR3             ; Untyped                                  ;
; MULT01_ROUND_REGISTER                 ; CLOCK0            ; Untyped                                  ;
; MULT01_SATURATION_ACLR                ; ACLR2             ; Untyped                                  ;
; MULT01_SATURATION_REGISTER            ; CLOCK0            ; Untyped                                  ;
; MULT23_ROUND_ACLR                     ; ACLR3             ; Untyped                                  ;
; MULT23_ROUND_REGISTER                 ; CLOCK0            ; Untyped                                  ;
; MULT23_SATURATION_ACLR                ; ACLR3             ; Untyped                                  ;
; MULT23_SATURATION_REGISTER            ; CLOCK0            ; Untyped                                  ;
; MULTIPLIER01_ROUNDING                 ; NO                ; Untyped                                  ;
; MULTIPLIER01_SATURATION               ; NO                ; Untyped                                  ;
; MULTIPLIER1_DIRECTION                 ; ADD               ; Untyped                                  ;
; MULTIPLIER23_ROUNDING                 ; NO                ; Untyped                                  ;
; MULTIPLIER23_SATURATION               ; NO                ; Untyped                                  ;
; MULTIPLIER3_DIRECTION                 ; ADD               ; Untyped                                  ;
; MULTIPLIER_ACLR0                      ; ACLR0             ; Untyped                                  ;
; MULTIPLIER_ACLR1                      ; ACLR0             ; Untyped                                  ;
; MULTIPLIER_ACLR2                      ; ACLR0             ; Untyped                                  ;
; MULTIPLIER_ACLR3                      ; ACLR3             ; Untyped                                  ;
; MULTIPLIER_REGISTER0                  ; CLOCK0            ; Untyped                                  ;
; MULTIPLIER_REGISTER1                  ; CLOCK0            ; Untyped                                  ;
; MULTIPLIER_REGISTER2                  ; CLOCK0            ; Untyped                                  ;
; MULTIPLIER_REGISTER3                  ; CLOCK0            ; Untyped                                  ;
; NUMBER_OF_MULTIPLIERS                 ; 3                 ; Signed Integer                           ;
; OUTPUT_ACLR                           ; ACLR0             ; Untyped                                  ;
; OUTPUT_REGISTER                       ; CLOCK0            ; Untyped                                  ;
; OUTPUT_ROUND_ACLR                     ; ACLR3             ; Untyped                                  ;
; OUTPUT_ROUND_PIPELINE_ACLR            ; ACLR3             ; Untyped                                  ;
; OUTPUT_ROUND_PIPELINE_REGISTER        ; CLOCK0            ; Untyped                                  ;
; OUTPUT_ROUND_REGISTER                 ; CLOCK0            ; Untyped                                  ;
; OUTPUT_ROUND_TYPE                     ; NEAREST_INTEGER   ; Untyped                                  ;
; OUTPUT_ROUNDING                       ; NO                ; Untyped                                  ;
; OUTPUT_SATURATE_ACLR                  ; ACLR3             ; Untyped                                  ;
; OUTPUT_SATURATE_PIPELINE_ACLR         ; ACLR3             ; Untyped                                  ;
; OUTPUT_SATURATE_PIPELINE_REGISTER     ; CLOCK0            ; Untyped                                  ;
; OUTPUT_SATURATE_REGISTER              ; CLOCK0            ; Untyped                                  ;
; OUTPUT_SATURATE_TYPE                  ; ASYMMETRIC        ; Untyped                                  ;
; OUTPUT_SATURATION                     ; NO                ; Untyped                                  ;
; port_addnsub1                         ; PORT_UNUSED       ; Untyped                                  ;
; port_addnsub3                         ; PORT_CONNECTIVITY ; Untyped                                  ;
; PORT_CHAINOUT_SAT_IS_OVERFLOW         ; PORT_UNUSED       ; Untyped                                  ;
; PORT_MULT0_IS_SATURATED               ; UNUSED            ; Untyped                                  ;
; PORT_MULT1_IS_SATURATED               ; UNUSED            ; Untyped                                  ;
; PORT_MULT2_IS_SATURATED               ; UNUSED            ; Untyped                                  ;
; PORT_MULT3_IS_SATURATED               ; UNUSED            ; Untyped                                  ;
; PORT_OUTPUT_IS_OVERFLOW               ; PORT_UNUSED       ; Untyped                                  ;
; port_signa                            ; PORT_UNUSED       ; Untyped                                  ;
; port_signb                            ; PORT_UNUSED       ; Untyped                                  ;
; REPRESENTATION_A                      ; UNSIGNED          ; Untyped                                  ;
; REPRESENTATION_B                      ; SIGNED            ; Untyped                                  ;
; ROTATE_ACLR                           ; ACLR3             ; Untyped                                  ;
; ROTATE_OUTPUT_ACLR                    ; ACLR3             ; Untyped                                  ;
; ROTATE_OUTPUT_REGISTER                ; CLOCK0            ; Untyped                                  ;
; ROTATE_PIPELINE_ACLR                  ; ACLR3             ; Untyped                                  ;
; ROTATE_PIPELINE_REGISTER              ; CLOCK0            ; Untyped                                  ;
; ROTATE_REGISTER                       ; CLOCK0            ; Untyped                                  ;
; WIDTH_MSB                             ; 17                ; Untyped                                  ;
; WIDTH_SATURATE_SIGN                   ; 1                 ; Untyped                                  ;
; SCANOUTA_ACLR                         ; ACLR3             ; Untyped                                  ;
; SCANOUTA_REGISTER                     ; UNREGISTERED      ; Untyped                                  ;
; SHIFT_MODE                            ; NO                ; Untyped                                  ;
; SHIFT_RIGHT_ACLR                      ; ACLR3             ; Untyped                                  ;
; SHIFT_RIGHT_OUTPUT_ACLR               ; ACLR3             ; Untyped                                  ;
; SHIFT_RIGHT_OUTPUT_REGISTER           ; CLOCK0            ; Untyped                                  ;
; SHIFT_RIGHT_PIPELINE_ACLR             ; ACLR3             ; Untyped                                  ;
; SHIFT_RIGHT_PIPELINE_REGISTER         ; CLOCK0            ; Untyped                                  ;
; SHIFT_RIGHT_REGISTER                  ; CLOCK0            ; Untyped                                  ;
; SIGNED_ACLR_A                         ; ACLR0             ; Untyped                                  ;
; SIGNED_ACLR_B                         ; ACLR0             ; Untyped                                  ;
; SIGNED_PIPELINE_ACLR_A                ; ACLR0             ; Untyped                                  ;
; SIGNED_PIPELINE_ACLR_B                ; ACLR0             ; Untyped                                  ;
; SIGNED_PIPELINE_REGISTER_A            ; CLOCK0            ; Untyped                                  ;
; SIGNED_PIPELINE_REGISTER_B            ; CLOCK0            ; Untyped                                  ;
; SIGNED_REGISTER_A                     ; CLOCK0            ; Untyped                                  ;
; SIGNED_REGISTER_B                     ; CLOCK0            ; Untyped                                  ;
; WIDTH_A                               ; 8                 ; Signed Integer                           ;
; WIDTH_B                               ; 8                 ; Signed Integer                           ;
; WIDTH_CHAININ                         ; 1                 ; Untyped                                  ;
; WIDTH_RESULT                          ; 18                ; Signed Integer                           ;
; ZERO_CHAINOUT_OUTPUT_ACLR             ; ACLR3             ; Untyped                                  ;
; ZERO_CHAINOUT_OUTPUT_REGISTER         ; CLOCK0            ; Untyped                                  ;
; ZERO_LOOPBACK_ACLR                    ; ACLR3             ; Untyped                                  ;
; ZERO_LOOPBACK_OUTPUT_ACLR             ; ACLR3             ; Untyped                                  ;
; ZERO_LOOPBACK_OUTPUT_REGISTER         ; CLOCK0            ; Untyped                                  ;
; ZERO_LOOPBACK_PIPELINE_ACLR           ; ACLR3             ; Untyped                                  ;
; ZERO_LOOPBACK_PIPELINE_REGISTER       ; CLOCK0            ; Untyped                                  ;
; ZERO_LOOPBACK_REGISTER                ; CLOCK0            ; Untyped                                  ;
; CBXI_PARAMETER                        ; mult_add_si74     ; Untyped                                  ;
; DEVICE_FAMILY                         ; Cyclone IV E      ; Untyped                                  ;
; WIDTH_C                               ; 22                ; Untyped                                  ;
; LOADCONST_VALUE                       ; 64                ; Untyped                                  ;
; PREADDER_MODE                         ; SIMPLE            ; Untyped                                  ;
; PREADDER_DIRECTION_0                  ; ADD               ; Untyped                                  ;
; PREADDER_DIRECTION_1                  ; ADD               ; Untyped                                  ;
; PREADDER_DIRECTION_2                  ; ADD               ; Untyped                                  ;
; PREADDER_DIRECTION_3                  ; ADD               ; Untyped                                  ;
; INPUT_REGISTER_C0                     ; CLOCK0            ; Untyped                                  ;
; INPUT_ACLR_C0                         ; ACLR0             ; Untyped                                  ;
; COEFSEL0_REGISTER                     ; CLOCK0            ; Untyped                                  ;
; COEFSEL1_REGISTER                     ; CLOCK0            ; Untyped                                  ;
; COEFSEL2_REGISTER                     ; CLOCK0            ; Untyped                                  ;
; COEFSEL3_REGISTER                     ; CLOCK0            ; Untyped                                  ;
; COEFSEL0_ACLR                         ; ACLR0             ; Untyped                                  ;
; COEFSEL1_ACLR                         ; ACLR0             ; Untyped                                  ;
; COEFSEL2_ACLR                         ; ACLR0             ; Untyped                                  ;
; COEFSEL3_ACLR                         ; ACLR0             ; Untyped                                  ;
; SYSTOLIC_DELAY1                       ; CLOCK0            ; Untyped                                  ;
; SYSTOLIC_DELAY3                       ; CLOCK0            ; Untyped                                  ;
; SYSTOLIC_ACLR1                        ; ACLR0             ; Untyped                                  ;
; SYSTOLIC_ACLR3                        ; ACLR0             ; Untyped                                  ;
; COEF0_0                               ; 0                 ; Untyped                                  ;
; COEF0_1                               ; 0                 ; Untyped                                  ;
; COEF0_2                               ; 0                 ; Untyped                                  ;
; COEF0_3                               ; 0                 ; Untyped                                  ;
; COEF0_4                               ; 0                 ; Untyped                                  ;
; COEF0_5                               ; 0                 ; Untyped                                  ;
; COEF0_6                               ; 0                 ; Untyped                                  ;
; COEF0_7                               ; 0                 ; Untyped                                  ;
; COEF1_0                               ; 0                 ; Untyped                                  ;
; COEF1_1                               ; 0                 ; Untyped                                  ;
; COEF1_2                               ; 0                 ; Untyped                                  ;
; COEF1_3                               ; 0                 ; Untyped                                  ;
; COEF1_4                               ; 0                 ; Untyped                                  ;
; COEF1_5                               ; 0                 ; Untyped                                  ;
; COEF1_6                               ; 0                 ; Untyped                                  ;
; COEF1_7                               ; 0                 ; Untyped                                  ;
; COEF2_0                               ; 0                 ; Untyped                                  ;
; COEF2_1                               ; 0                 ; Untyped                                  ;
; COEF2_2                               ; 0                 ; Untyped                                  ;
; COEF2_3                               ; 0                 ; Untyped                                  ;
; COEF2_4                               ; 0                 ; Untyped                                  ;
; COEF2_5                               ; 0                 ; Untyped                                  ;
; COEF2_6                               ; 0                 ; Untyped                                  ;
; COEF2_7                               ; 0                 ; Untyped                                  ;
; COEF3_0                               ; 0                 ; Untyped                                  ;
; COEF3_1                               ; 0                 ; Untyped                                  ;
; COEF3_2                               ; 0                 ; Untyped                                  ;
; COEF3_3                               ; 0                 ; Untyped                                  ;
; COEF3_4                               ; 0                 ; Untyped                                  ;
; COEF3_5                               ; 0                 ; Untyped                                  ;
; COEF3_6                               ; 0                 ; Untyped                                  ;
; COEF3_7                               ; 0                 ; Untyped                                  ;
; WIDTH_COEF                            ; 18                ; Untyped                                  ;
+---------------------------------------+-------------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sobel:sobel0|MAC_3:y2|altmult_add:ALTMULT_ADD_component ;
+---------------------------------------+-------------------+------------------------------------------+
; Parameter Name                        ; Value             ; Type                                     ;
+---------------------------------------+-------------------+------------------------------------------+
; AUTO_CARRY_CHAINS                     ; ON                ; AUTO_CARRY                               ;
; IGNORE_CARRY_BUFFERS                  ; OFF               ; IGNORE_CARRY                             ;
; AUTO_CASCADE_CHAINS                   ; ON                ; AUTO_CASCADE                             ;
; IGNORE_CASCADE_BUFFERS                ; OFF               ; IGNORE_CASCADE                           ;
; ACCUM_DIRECTION                       ; ADD               ; Untyped                                  ;
; ACCUM_SLOAD_ACLR                      ; ACLR3             ; Untyped                                  ;
; ACCUM_SLOAD_PIPELINE_ACLR             ; ACLR3             ; Untyped                                  ;
; ACCUM_SLOAD_PIPELINE_REGISTER         ; CLOCK0            ; Untyped                                  ;
; ACCUM_SLOAD_REGISTER                  ; CLOCK0            ; Untyped                                  ;
; ACCUMULATOR                           ; NO                ; Untyped                                  ;
; ADDER1_ROUNDING                       ; NO                ; Untyped                                  ;
; ADDER3_ROUNDING                       ; NO                ; Untyped                                  ;
; ADDNSUB1_ROUND_ACLR                   ; ACLR3             ; Untyped                                  ;
; ADDNSUB1_ROUND_PIPELINE_ACLR          ; ACLR3             ; Untyped                                  ;
; ADDNSUB1_ROUND_PIPELINE_REGISTER      ; CLOCK0            ; Untyped                                  ;
; ADDNSUB1_ROUND_REGISTER               ; CLOCK0            ; Untyped                                  ;
; ADDNSUB3_ROUND_ACLR                   ; ACLR3             ; Untyped                                  ;
; ADDNSUB3_ROUND_PIPELINE_ACLR          ; ACLR3             ; Untyped                                  ;
; ADDNSUB3_ROUND_PIPELINE_REGISTER      ; CLOCK0            ; Untyped                                  ;
; ADDNSUB3_ROUND_REGISTER               ; CLOCK0            ; Untyped                                  ;
; ADDNSUB_MULTIPLIER_ACLR1              ; ACLR0             ; Untyped                                  ;
; ADDNSUB_MULTIPLIER_ACLR3              ; ACLR3             ; Untyped                                  ;
; ADDNSUB_MULTIPLIER_PIPELINE_ACLR1     ; ACLR0             ; Untyped                                  ;
; ADDNSUB_MULTIPLIER_PIPELINE_ACLR3     ; ACLR3             ; Untyped                                  ;
; ADDNSUB_MULTIPLIER_PIPELINE_REGISTER1 ; CLOCK0            ; Untyped                                  ;
; ADDNSUB_MULTIPLIER_PIPELINE_REGISTER3 ; CLOCK0            ; Untyped                                  ;
; ADDNSUB_MULTIPLIER_REGISTER1          ; CLOCK0            ; Untyped                                  ;
; ADDNSUB_MULTIPLIER_REGISTER3          ; CLOCK0            ; Untyped                                  ;
; CHAINOUT_ACLR                         ; ACLR3             ; Untyped                                  ;
; CHAINOUT_ADDER                        ; NO                ; Untyped                                  ;
; CHAINOUT_REGISTER                     ; CLOCK0            ; Untyped                                  ;
; CHAINOUT_ROUND_ACLR                   ; ACLR3             ; Untyped                                  ;
; CHAINOUT_ROUND_OUTPUT_ACLR            ; ACLR3             ; Untyped                                  ;
; CHAINOUT_ROUND_OUTPUT_REGISTER        ; CLOCK0            ; Untyped                                  ;
; CHAINOUT_ROUND_PIPELINE_ACLR          ; ACLR3             ; Untyped                                  ;
; CHAINOUT_ROUND_PIPELINE_REGISTER      ; CLOCK0            ; Untyped                                  ;
; CHAINOUT_ROUND_REGISTER               ; CLOCK0            ; Untyped                                  ;
; CHAINOUT_ROUNDING                     ; NO                ; Untyped                                  ;
; CHAINOUT_SATURATE_ACLR                ; ACLR3             ; Untyped                                  ;
; CHAINOUT_SATURATE_OUTPUT_ACLR         ; ACLR3             ; Untyped                                  ;
; CHAINOUT_SATURATE_OUTPUT_REGISTER     ; CLOCK0            ; Untyped                                  ;
; CHAINOUT_SATURATE_PIPELINE_ACLR       ; ACLR3             ; Untyped                                  ;
; CHAINOUT_SATURATE_PIPELINE_REGISTER   ; CLOCK0            ; Untyped                                  ;
; CHAINOUT_SATURATE_REGISTER            ; CLOCK0            ; Untyped                                  ;
; CHAINOUT_SATURATION                   ; NO                ; Untyped                                  ;
; DEDICATED_MULTIPLIER_CIRCUITRY        ; AUTO              ; Untyped                                  ;
; DSP_BLOCK_BALANCING                   ; AUTO              ; Untyped                                  ;
; EXTRA_LATENCY                         ; 0                 ; Untyped                                  ;
; INPUT_ACLR_A0                         ; ACLR0             ; Untyped                                  ;
; INPUT_ACLR_A1                         ; ACLR0             ; Untyped                                  ;
; INPUT_ACLR_A2                         ; ACLR0             ; Untyped                                  ;
; INPUT_ACLR_A3                         ; ACLR3             ; Untyped                                  ;
; INPUT_ACLR_B0                         ; ACLR0             ; Untyped                                  ;
; INPUT_ACLR_B1                         ; ACLR0             ; Untyped                                  ;
; INPUT_ACLR_B2                         ; ACLR0             ; Untyped                                  ;
; INPUT_ACLR_B3                         ; ACLR3             ; Untyped                                  ;
; INPUT_REGISTER_A0                     ; CLOCK0            ; Untyped                                  ;
; INPUT_REGISTER_A1                     ; CLOCK0            ; Untyped                                  ;
; INPUT_REGISTER_A2                     ; CLOCK0            ; Untyped                                  ;
; INPUT_REGISTER_A3                     ; CLOCK0            ; Untyped                                  ;
; INPUT_REGISTER_B0                     ; CLOCK0            ; Untyped                                  ;
; INPUT_REGISTER_B1                     ; CLOCK0            ; Untyped                                  ;
; INPUT_REGISTER_B2                     ; CLOCK0            ; Untyped                                  ;
; INPUT_REGISTER_B3                     ; CLOCK0            ; Untyped                                  ;
; INPUT_SOURCE_A0                       ; DATAA             ; Untyped                                  ;
; INPUT_SOURCE_A1                       ; SCANA             ; Untyped                                  ;
; INPUT_SOURCE_A2                       ; SCANA             ; Untyped                                  ;
; INPUT_SOURCE_A3                       ; DATAA             ; Untyped                                  ;
; INPUT_SOURCE_B0                       ; DATAB             ; Untyped                                  ;
; INPUT_SOURCE_B1                       ; DATAB             ; Untyped                                  ;
; INPUT_SOURCE_B2                       ; DATAB             ; Untyped                                  ;
; INPUT_SOURCE_B3                       ; DATAB             ; Untyped                                  ;
; MULT01_ROUND_ACLR                     ; ACLR3             ; Untyped                                  ;
; MULT01_ROUND_REGISTER                 ; CLOCK0            ; Untyped                                  ;
; MULT01_SATURATION_ACLR                ; ACLR2             ; Untyped                                  ;
; MULT01_SATURATION_REGISTER            ; CLOCK0            ; Untyped                                  ;
; MULT23_ROUND_ACLR                     ; ACLR3             ; Untyped                                  ;
; MULT23_ROUND_REGISTER                 ; CLOCK0            ; Untyped                                  ;
; MULT23_SATURATION_ACLR                ; ACLR3             ; Untyped                                  ;
; MULT23_SATURATION_REGISTER            ; CLOCK0            ; Untyped                                  ;
; MULTIPLIER01_ROUNDING                 ; NO                ; Untyped                                  ;
; MULTIPLIER01_SATURATION               ; NO                ; Untyped                                  ;
; MULTIPLIER1_DIRECTION                 ; ADD               ; Untyped                                  ;
; MULTIPLIER23_ROUNDING                 ; NO                ; Untyped                                  ;
; MULTIPLIER23_SATURATION               ; NO                ; Untyped                                  ;
; MULTIPLIER3_DIRECTION                 ; ADD               ; Untyped                                  ;
; MULTIPLIER_ACLR0                      ; ACLR0             ; Untyped                                  ;
; MULTIPLIER_ACLR1                      ; ACLR0             ; Untyped                                  ;
; MULTIPLIER_ACLR2                      ; ACLR0             ; Untyped                                  ;
; MULTIPLIER_ACLR3                      ; ACLR3             ; Untyped                                  ;
; MULTIPLIER_REGISTER0                  ; CLOCK0            ; Untyped                                  ;
; MULTIPLIER_REGISTER1                  ; CLOCK0            ; Untyped                                  ;
; MULTIPLIER_REGISTER2                  ; CLOCK0            ; Untyped                                  ;
; MULTIPLIER_REGISTER3                  ; CLOCK0            ; Untyped                                  ;
; NUMBER_OF_MULTIPLIERS                 ; 3                 ; Signed Integer                           ;
; OUTPUT_ACLR                           ; ACLR0             ; Untyped                                  ;
; OUTPUT_REGISTER                       ; CLOCK0            ; Untyped                                  ;
; OUTPUT_ROUND_ACLR                     ; ACLR3             ; Untyped                                  ;
; OUTPUT_ROUND_PIPELINE_ACLR            ; ACLR3             ; Untyped                                  ;
; OUTPUT_ROUND_PIPELINE_REGISTER        ; CLOCK0            ; Untyped                                  ;
; OUTPUT_ROUND_REGISTER                 ; CLOCK0            ; Untyped                                  ;
; OUTPUT_ROUND_TYPE                     ; NEAREST_INTEGER   ; Untyped                                  ;
; OUTPUT_ROUNDING                       ; NO                ; Untyped                                  ;
; OUTPUT_SATURATE_ACLR                  ; ACLR3             ; Untyped                                  ;
; OUTPUT_SATURATE_PIPELINE_ACLR         ; ACLR3             ; Untyped                                  ;
; OUTPUT_SATURATE_PIPELINE_REGISTER     ; CLOCK0            ; Untyped                                  ;
; OUTPUT_SATURATE_REGISTER              ; CLOCK0            ; Untyped                                  ;
; OUTPUT_SATURATE_TYPE                  ; ASYMMETRIC        ; Untyped                                  ;
; OUTPUT_SATURATION                     ; NO                ; Untyped                                  ;
; port_addnsub1                         ; PORT_UNUSED       ; Untyped                                  ;
; port_addnsub3                         ; PORT_CONNECTIVITY ; Untyped                                  ;
; PORT_CHAINOUT_SAT_IS_OVERFLOW         ; PORT_UNUSED       ; Untyped                                  ;
; PORT_MULT0_IS_SATURATED               ; UNUSED            ; Untyped                                  ;
; PORT_MULT1_IS_SATURATED               ; UNUSED            ; Untyped                                  ;
; PORT_MULT2_IS_SATURATED               ; UNUSED            ; Untyped                                  ;
; PORT_MULT3_IS_SATURATED               ; UNUSED            ; Untyped                                  ;
; PORT_OUTPUT_IS_OVERFLOW               ; PORT_UNUSED       ; Untyped                                  ;
; port_signa                            ; PORT_UNUSED       ; Untyped                                  ;
; port_signb                            ; PORT_UNUSED       ; Untyped                                  ;
; REPRESENTATION_A                      ; UNSIGNED          ; Untyped                                  ;
; REPRESENTATION_B                      ; SIGNED            ; Untyped                                  ;
; ROTATE_ACLR                           ; ACLR3             ; Untyped                                  ;
; ROTATE_OUTPUT_ACLR                    ; ACLR3             ; Untyped                                  ;
; ROTATE_OUTPUT_REGISTER                ; CLOCK0            ; Untyped                                  ;
; ROTATE_PIPELINE_ACLR                  ; ACLR3             ; Untyped                                  ;
; ROTATE_PIPELINE_REGISTER              ; CLOCK0            ; Untyped                                  ;
; ROTATE_REGISTER                       ; CLOCK0            ; Untyped                                  ;
; WIDTH_MSB                             ; 17                ; Untyped                                  ;
; WIDTH_SATURATE_SIGN                   ; 1                 ; Untyped                                  ;
; SCANOUTA_ACLR                         ; ACLR3             ; Untyped                                  ;
; SCANOUTA_REGISTER                     ; UNREGISTERED      ; Untyped                                  ;
; SHIFT_MODE                            ; NO                ; Untyped                                  ;
; SHIFT_RIGHT_ACLR                      ; ACLR3             ; Untyped                                  ;
; SHIFT_RIGHT_OUTPUT_ACLR               ; ACLR3             ; Untyped                                  ;
; SHIFT_RIGHT_OUTPUT_REGISTER           ; CLOCK0            ; Untyped                                  ;
; SHIFT_RIGHT_PIPELINE_ACLR             ; ACLR3             ; Untyped                                  ;
; SHIFT_RIGHT_PIPELINE_REGISTER         ; CLOCK0            ; Untyped                                  ;
; SHIFT_RIGHT_REGISTER                  ; CLOCK0            ; Untyped                                  ;
; SIGNED_ACLR_A                         ; ACLR0             ; Untyped                                  ;
; SIGNED_ACLR_B                         ; ACLR0             ; Untyped                                  ;
; SIGNED_PIPELINE_ACLR_A                ; ACLR0             ; Untyped                                  ;
; SIGNED_PIPELINE_ACLR_B                ; ACLR0             ; Untyped                                  ;
; SIGNED_PIPELINE_REGISTER_A            ; CLOCK0            ; Untyped                                  ;
; SIGNED_PIPELINE_REGISTER_B            ; CLOCK0            ; Untyped                                  ;
; SIGNED_REGISTER_A                     ; CLOCK0            ; Untyped                                  ;
; SIGNED_REGISTER_B                     ; CLOCK0            ; Untyped                                  ;
; WIDTH_A                               ; 8                 ; Signed Integer                           ;
; WIDTH_B                               ; 8                 ; Signed Integer                           ;
; WIDTH_CHAININ                         ; 1                 ; Untyped                                  ;
; WIDTH_RESULT                          ; 18                ; Signed Integer                           ;
; ZERO_CHAINOUT_OUTPUT_ACLR             ; ACLR3             ; Untyped                                  ;
; ZERO_CHAINOUT_OUTPUT_REGISTER         ; CLOCK0            ; Untyped                                  ;
; ZERO_LOOPBACK_ACLR                    ; ACLR3             ; Untyped                                  ;
; ZERO_LOOPBACK_OUTPUT_ACLR             ; ACLR3             ; Untyped                                  ;
; ZERO_LOOPBACK_OUTPUT_REGISTER         ; CLOCK0            ; Untyped                                  ;
; ZERO_LOOPBACK_PIPELINE_ACLR           ; ACLR3             ; Untyped                                  ;
; ZERO_LOOPBACK_PIPELINE_REGISTER       ; CLOCK0            ; Untyped                                  ;
; ZERO_LOOPBACK_REGISTER                ; CLOCK0            ; Untyped                                  ;
; CBXI_PARAMETER                        ; mult_add_si74     ; Untyped                                  ;
; DEVICE_FAMILY                         ; Cyclone IV E      ; Untyped                                  ;
; WIDTH_C                               ; 22                ; Untyped                                  ;
; LOADCONST_VALUE                       ; 64                ; Untyped                                  ;
; PREADDER_MODE                         ; SIMPLE            ; Untyped                                  ;
; PREADDER_DIRECTION_0                  ; ADD               ; Untyped                                  ;
; PREADDER_DIRECTION_1                  ; ADD               ; Untyped                                  ;
; PREADDER_DIRECTION_2                  ; ADD               ; Untyped                                  ;
; PREADDER_DIRECTION_3                  ; ADD               ; Untyped                                  ;
; INPUT_REGISTER_C0                     ; CLOCK0            ; Untyped                                  ;
; INPUT_ACLR_C0                         ; ACLR0             ; Untyped                                  ;
; COEFSEL0_REGISTER                     ; CLOCK0            ; Untyped                                  ;
; COEFSEL1_REGISTER                     ; CLOCK0            ; Untyped                                  ;
; COEFSEL2_REGISTER                     ; CLOCK0            ; Untyped                                  ;
; COEFSEL3_REGISTER                     ; CLOCK0            ; Untyped                                  ;
; COEFSEL0_ACLR                         ; ACLR0             ; Untyped                                  ;
; COEFSEL1_ACLR                         ; ACLR0             ; Untyped                                  ;
; COEFSEL2_ACLR                         ; ACLR0             ; Untyped                                  ;
; COEFSEL3_ACLR                         ; ACLR0             ; Untyped                                  ;
; SYSTOLIC_DELAY1                       ; CLOCK0            ; Untyped                                  ;
; SYSTOLIC_DELAY3                       ; CLOCK0            ; Untyped                                  ;
; SYSTOLIC_ACLR1                        ; ACLR0             ; Untyped                                  ;
; SYSTOLIC_ACLR3                        ; ACLR0             ; Untyped                                  ;
; COEF0_0                               ; 0                 ; Untyped                                  ;
; COEF0_1                               ; 0                 ; Untyped                                  ;
; COEF0_2                               ; 0                 ; Untyped                                  ;
; COEF0_3                               ; 0                 ; Untyped                                  ;
; COEF0_4                               ; 0                 ; Untyped                                  ;
; COEF0_5                               ; 0                 ; Untyped                                  ;
; COEF0_6                               ; 0                 ; Untyped                                  ;
; COEF0_7                               ; 0                 ; Untyped                                  ;
; COEF1_0                               ; 0                 ; Untyped                                  ;
; COEF1_1                               ; 0                 ; Untyped                                  ;
; COEF1_2                               ; 0                 ; Untyped                                  ;
; COEF1_3                               ; 0                 ; Untyped                                  ;
; COEF1_4                               ; 0                 ; Untyped                                  ;
; COEF1_5                               ; 0                 ; Untyped                                  ;
; COEF1_6                               ; 0                 ; Untyped                                  ;
; COEF1_7                               ; 0                 ; Untyped                                  ;
; COEF2_0                               ; 0                 ; Untyped                                  ;
; COEF2_1                               ; 0                 ; Untyped                                  ;
; COEF2_2                               ; 0                 ; Untyped                                  ;
; COEF2_3                               ; 0                 ; Untyped                                  ;
; COEF2_4                               ; 0                 ; Untyped                                  ;
; COEF2_5                               ; 0                 ; Untyped                                  ;
; COEF2_6                               ; 0                 ; Untyped                                  ;
; COEF2_7                               ; 0                 ; Untyped                                  ;
; COEF3_0                               ; 0                 ; Untyped                                  ;
; COEF3_1                               ; 0                 ; Untyped                                  ;
; COEF3_2                               ; 0                 ; Untyped                                  ;
; COEF3_3                               ; 0                 ; Untyped                                  ;
; COEF3_4                               ; 0                 ; Untyped                                  ;
; COEF3_5                               ; 0                 ; Untyped                                  ;
; COEF3_6                               ; 0                 ; Untyped                                  ;
; COEF3_7                               ; 0                 ; Untyped                                  ;
; WIDTH_COEF                            ; 18                ; Untyped                                  ;
+---------------------------------------+-------------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sobel:sobel0|PA_3:pa0|parallel_add:parallel_add_component ;
+------------------------+--------------+----------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                           ;
+------------------------+--------------+----------------------------------------------------------------+
; width                  ; 18           ; Signed Integer                                                 ;
; size                   ; 3            ; Signed Integer                                                 ;
; WIDTHR                 ; 20           ; Signed Integer                                                 ;
; SHIFT                  ; 0            ; Signed Integer                                                 ;
; REPRESENTATION         ; SIGNED       ; Untyped                                                        ;
; PIPELINE               ; 2            ; Signed Integer                                                 ;
; MSW_SUBTRACT           ; NO           ; Untyped                                                        ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                        ;
; CARRY_CHAIN            ; MANUAL       ; Untyped                                                        ;
; CBXI_PARAMETER         ; par_add_o9f  ; Untyped                                                        ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                   ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                 ;
+------------------------+--------------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sobel:sobel0|PA_3:pa1|parallel_add:parallel_add_component ;
+------------------------+--------------+----------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                           ;
+------------------------+--------------+----------------------------------------------------------------+
; width                  ; 18           ; Signed Integer                                                 ;
; size                   ; 3            ; Signed Integer                                                 ;
; WIDTHR                 ; 20           ; Signed Integer                                                 ;
; SHIFT                  ; 0            ; Signed Integer                                                 ;
; REPRESENTATION         ; SIGNED       ; Untyped                                                        ;
; PIPELINE               ; 2            ; Signed Integer                                                 ;
; MSW_SUBTRACT           ; NO           ; Untyped                                                        ;
; DEVICE_FAMILY          ; Cyclone IV E ; Untyped                                                        ;
; CARRY_CHAIN            ; MANUAL       ; Untyped                                                        ;
; CBXI_PARAMETER         ; par_add_o9f  ; Untyped                                                        ;
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                   ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                 ;
+------------------------+--------------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Sobel:sobel0|SQRT:sqrt0|altsqrt:altsqrt_component ;
+----------------+-------+-----------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                  ;
+----------------+-------+-----------------------------------------------------------------------+
; width          ; 32    ; Signed Integer                                                        ;
; Q_PORT_WIDTH   ; 16    ; Signed Integer                                                        ;
; R_PORT_WIDTH   ; 17    ; Signed Integer                                                        ;
; PIPELINE       ; 2     ; Signed Integer                                                        ;
+----------------+-------+-----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: VGA_Controller:u1 ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; H_SYNC_CYC     ; 128   ; Signed Integer                        ;
; H_SYNC_BACK    ; 88    ; Signed Integer                        ;
; H_SYNC_ACT     ; 800   ; Signed Integer                        ;
; H_SYNC_FRONT   ; 40    ; Signed Integer                        ;
; H_SYNC_TOTAL   ; 1056  ; Signed Integer                        ;
; V_SYNC_CYC     ; 4     ; Signed Integer                        ;
; V_SYNC_BACK    ; 23    ; Signed Integer                        ;
; V_SYNC_ACT     ; 600   ; Signed Integer                        ;
; V_SYNC_FRONT   ; 1     ; Signed Integer                        ;
; V_SYNC_TOTAL   ; 628   ; Signed Integer                        ;
; X_START        ; 216   ; Signed Integer                        ;
; Y_START        ; 27    ; Signed Integer                        ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Sobel:sobel0|lpm_mult:Mult1        ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 20           ; Untyped             ;
; LPM_WIDTHB                                     ; 20           ; Untyped             ;
; LPM_WIDTHP                                     ; 40           ; Untyped             ;
; LPM_WIDTHR                                     ; 40           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_rct     ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: Sobel:sobel0|lpm_mult:Mult0        ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 20           ; Untyped             ;
; LPM_WIDTHB                                     ; 20           ; Untyped             ;
; LPM_WIDTHP                                     ; 40           ; Untyped             ;
; LPM_WIDTHR                                     ; 40           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_rct     ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; altshift_taps Parameter Settings by Entity Instance                                             ;
+----------------------------+--------------------------------------------------------------------+
; Name                       ; Value                                                              ;
+----------------------------+--------------------------------------------------------------------+
; Number of entity instances ; 2                                                                  ;
; Entity Instance            ; RAW2RGB:u4|Line_Buffer:L1|altshift_taps:altshift_taps_component    ;
;     -- NUMBER_OF_TAPS      ; 3                                                                  ;
;     -- TAP_DISTANCE        ; 800                                                                ;
;     -- WIDTH               ; 12                                                                 ;
; Entity Instance            ; Sobel:sobel0|LineBuffer_3:b0|altshift_taps:altshift_taps_component ;
;     -- NUMBER_OF_TAPS      ; 3                                                                  ;
;     -- TAP_DISTANCE        ; 800                                                                ;
;     -- WIDTH               ; 8                                                                  ;
+----------------------------+--------------------------------------------------------------------+


+----------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                         ;
+-------------------------------+--------------------------------------+
; Name                          ; Value                                ;
+-------------------------------+--------------------------------------+
; Number of entity instances    ; 1                                    ;
; Entity Instance               ; sdram_pll:u6|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                               ;
;     -- PLL_TYPE               ; AUTO                                 ;
;     -- PRIMARY_CLOCK          ; INCLK0                               ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                    ;
;     -- VCO_MULTIPLY_BY        ; 0                                    ;
;     -- VCO_DIVIDE_BY          ; 0                                    ;
+-------------------------------+--------------------------------------+


+-------------------------------------------------------------------------------------------------+
; altmult_add Parameter Settings by Entity Instance                                               ;
+---------------------------------------+---------------------------------------------------------+
; Name                                  ; Value                                                   ;
+---------------------------------------+---------------------------------------------------------+
; Number of entity instances            ; 6                                                       ;
; Entity Instance                       ; Sobel:sobel0|MAC_3:x0|altmult_add:ALTMULT_ADD_component ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                    ;
;     -- NUMBER_OF_MULTIPLIERS          ; 3                                                       ;
;     -- port_signa                     ; PORT_UNUSED                                             ;
;     -- port_signb                     ; PORT_UNUSED                                             ;
;     -- REPRESENTATION_A               ; UNSIGNED                                                ;
;     -- REPRESENTATION_B               ; SIGNED                                                  ;
;     -- WIDTH_A                        ; 8                                                       ;
;     -- WIDTH_B                        ; 8                                                       ;
;     -- WIDTH_RESULT                   ; 18                                                      ;
; Entity Instance                       ; Sobel:sobel0|MAC_3:x1|altmult_add:ALTMULT_ADD_component ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                    ;
;     -- NUMBER_OF_MULTIPLIERS          ; 3                                                       ;
;     -- port_signa                     ; PORT_UNUSED                                             ;
;     -- port_signb                     ; PORT_UNUSED                                             ;
;     -- REPRESENTATION_A               ; UNSIGNED                                                ;
;     -- REPRESENTATION_B               ; SIGNED                                                  ;
;     -- WIDTH_A                        ; 8                                                       ;
;     -- WIDTH_B                        ; 8                                                       ;
;     -- WIDTH_RESULT                   ; 18                                                      ;
; Entity Instance                       ; Sobel:sobel0|MAC_3:x2|altmult_add:ALTMULT_ADD_component ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                    ;
;     -- NUMBER_OF_MULTIPLIERS          ; 3                                                       ;
;     -- port_signa                     ; PORT_UNUSED                                             ;
;     -- port_signb                     ; PORT_UNUSED                                             ;
;     -- REPRESENTATION_A               ; UNSIGNED                                                ;
;     -- REPRESENTATION_B               ; SIGNED                                                  ;
;     -- WIDTH_A                        ; 8                                                       ;
;     -- WIDTH_B                        ; 8                                                       ;
;     -- WIDTH_RESULT                   ; 18                                                      ;
; Entity Instance                       ; Sobel:sobel0|MAC_3:y0|altmult_add:ALTMULT_ADD_component ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                    ;
;     -- NUMBER_OF_MULTIPLIERS          ; 3                                                       ;
;     -- port_signa                     ; PORT_UNUSED                                             ;
;     -- port_signb                     ; PORT_UNUSED                                             ;
;     -- REPRESENTATION_A               ; UNSIGNED                                                ;
;     -- REPRESENTATION_B               ; SIGNED                                                  ;
;     -- WIDTH_A                        ; 8                                                       ;
;     -- WIDTH_B                        ; 8                                                       ;
;     -- WIDTH_RESULT                   ; 18                                                      ;
; Entity Instance                       ; Sobel:sobel0|MAC_3:y1|altmult_add:ALTMULT_ADD_component ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                    ;
;     -- NUMBER_OF_MULTIPLIERS          ; 3                                                       ;
;     -- port_signa                     ; PORT_UNUSED                                             ;
;     -- port_signb                     ; PORT_UNUSED                                             ;
;     -- REPRESENTATION_A               ; UNSIGNED                                                ;
;     -- REPRESENTATION_B               ; SIGNED                                                  ;
;     -- WIDTH_A                        ; 8                                                       ;
;     -- WIDTH_B                        ; 8                                                       ;
;     -- WIDTH_RESULT                   ; 18                                                      ;
; Entity Instance                       ; Sobel:sobel0|MAC_3:y2|altmult_add:ALTMULT_ADD_component ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                    ;
;     -- NUMBER_OF_MULTIPLIERS          ; 3                                                       ;
;     -- port_signa                     ; PORT_UNUSED                                             ;
;     -- port_signb                     ; PORT_UNUSED                                             ;
;     -- REPRESENTATION_A               ; UNSIGNED                                                ;
;     -- REPRESENTATION_B               ; SIGNED                                                  ;
;     -- WIDTH_A                        ; 8                                                       ;
;     -- WIDTH_B                        ; 8                                                       ;
;     -- WIDTH_RESULT                   ; 18                                                      ;
+---------------------------------------+---------------------------------------------------------+


+---------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                      ;
+---------------------------------------+-----------------------------+
; Name                                  ; Value                       ;
+---------------------------------------+-----------------------------+
; Number of entity instances            ; 2                           ;
; Entity Instance                       ; Sobel:sobel0|lpm_mult:Mult1 ;
;     -- LPM_WIDTHA                     ; 20                          ;
;     -- LPM_WIDTHB                     ; 20                          ;
;     -- LPM_WIDTHP                     ; 40                          ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                    ;
;     -- INPUT_A_IS_CONSTANT            ; NO                          ;
;     -- INPUT_B_IS_CONSTANT            ; NO                          ;
;     -- USE_EAB                        ; OFF                         ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                        ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                          ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                          ;
; Entity Instance                       ; Sobel:sobel0|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 20                          ;
;     -- LPM_WIDTHB                     ; 20                          ;
;     -- LPM_WIDTHP                     ; 40                          ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                    ;
;     -- INPUT_A_IS_CONSTANT            ; NO                          ;
;     -- INPUT_B_IS_CONSTANT            ; NO                          ;
;     -- USE_EAB                        ; OFF                         ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                        ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                          ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                          ;
+---------------------------------------+-----------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "VGA_Controller:u1"                                                                          ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; oVGA_R[1..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; oVGA_G[1..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; oVGA_B[1..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sobel:sobel0|SQRT:sqrt0"                                                                                                                                 ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                                             ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; radical   ; Input  ; Warning  ; Input port expression (20 bits) is smaller than the input port (32 bits) it drives.  Extra input bit(s) "radical[31..20]" will be connected to GND. ;
; remainder ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                            ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------+
; Port Connectivity Checks: "Sobel:sobel0|MAC_3:y2" ;
+---------------+-------+----------+----------------+
; Port          ; Type  ; Severity ; Details        ;
+---------------+-------+----------+----------------+
; datab_0[7..1] ; Input ; Info     ; Stuck at GND   ;
; datab_0[0]    ; Input ; Info     ; Stuck at VCC   ;
; datab_1[7..2] ; Input ; Info     ; Stuck at GND   ;
; datab_1[1]    ; Input ; Info     ; Stuck at VCC   ;
; datab_1[0]    ; Input ; Info     ; Stuck at GND   ;
; datab_2[7..1] ; Input ; Info     ; Stuck at GND   ;
; datab_2[0]    ; Input ; Info     ; Stuck at VCC   ;
+---------------+-------+----------+----------------+


+---------------------------------------------------+
; Port Connectivity Checks: "Sobel:sobel0|MAC_3:y1" ;
+---------+-------+----------+----------------------+
; Port    ; Type  ; Severity ; Details              ;
+---------+-------+----------+----------------------+
; datab_0 ; Input ; Info     ; Stuck at GND         ;
; datab_1 ; Input ; Info     ; Stuck at GND         ;
; datab_2 ; Input ; Info     ; Stuck at GND         ;
+---------+-------+----------+----------------------+


+---------------------------------------------------+
; Port Connectivity Checks: "Sobel:sobel0|MAC_3:y0" ;
+---------------+-------+----------+----------------+
; Port          ; Type  ; Severity ; Details        ;
+---------------+-------+----------+----------------+
; datab_0       ; Input ; Info     ; Stuck at VCC   ;
; datab_1[7..1] ; Input ; Info     ; Stuck at VCC   ;
; datab_1[0]    ; Input ; Info     ; Stuck at GND   ;
; datab_2       ; Input ; Info     ; Stuck at VCC   ;
+---------------+-------+----------+----------------+


+---------------------------------------------------+
; Port Connectivity Checks: "Sobel:sobel0|MAC_3:x2" ;
+---------------+-------+----------+----------------+
; Port          ; Type  ; Severity ; Details        ;
+---------------+-------+----------+----------------+
; datab_0[7..1] ; Input ; Info     ; Stuck at GND   ;
; datab_0[0]    ; Input ; Info     ; Stuck at VCC   ;
; datab_1       ; Input ; Info     ; Stuck at GND   ;
; datab_2       ; Input ; Info     ; Stuck at VCC   ;
+---------------+-------+----------+----------------+


+---------------------------------------------------+
; Port Connectivity Checks: "Sobel:sobel0|MAC_3:x1" ;
+---------------+-------+----------+----------------+
; Port          ; Type  ; Severity ; Details        ;
+---------------+-------+----------+----------------+
; datab_0[7..2] ; Input ; Info     ; Stuck at GND   ;
; datab_0[1]    ; Input ; Info     ; Stuck at VCC   ;
; datab_0[0]    ; Input ; Info     ; Stuck at GND   ;
; datab_1       ; Input ; Info     ; Stuck at GND   ;
; datab_2[7..1] ; Input ; Info     ; Stuck at VCC   ;
; datab_2[0]    ; Input ; Info     ; Stuck at GND   ;
+---------------+-------+----------+----------------+


+---------------------------------------------------+
; Port Connectivity Checks: "Sobel:sobel0|MAC_3:x0" ;
+---------------+-------+----------+----------------+
; Port          ; Type  ; Severity ; Details        ;
+---------------+-------+----------+----------------+
; datab_0[7..1] ; Input ; Info     ; Stuck at GND   ;
; datab_0[0]    ; Input ; Info     ; Stuck at VCC   ;
; datab_1       ; Input ; Info     ; Stuck at GND   ;
; datab_2       ; Input ; Info     ; Stuck at VCC   ;
+---------------+-------+----------+----------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sobel:sobel0|LineBuffer_3:b0"                                                                                ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                  ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; shiftout ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "I2C_CCD_Config:u8|I2C_Controller:u0"                                                                                                        ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                      ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; W_R  ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sdram_Control:u7|sdr_data_path:u_sdr_data_path"                                                                                            ;
+------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                    ;
+------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------+
; DM   ; Input  ; Warning  ; Input port expression (2 bits) is smaller than the input port (4 bits) it drives.  Extra input bit(s) "DM[3..2]" will be connected to GND. ;
; DM   ; Input  ; Info     ; Stuck at GND                                                                                                                               ;
; DQM  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                        ;
+------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sdram_Control:u7|control_interface:u_control_interface"                                                                                         ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                      ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; CMD      ; Input ; Warning  ; Input port expression (2 bits) is smaller than the input port (3 bits) it drives.  Extra input bit(s) "CMD[2..2]" will be connected to GND.  ;
; INIT_ACK ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Sdram_Control:u7"                                                                                                                                                                                  ;
+----------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                                                                                                                            ;
+----------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WR1_DATA[15]         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR1_ADDR             ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (23 bits) it drives.  The 9 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; WR1_ADDR[22..0]      ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR1_MAX_ADDR         ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (23 bits) it drives.  The 9 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; WR1_MAX_ADDR[17..15] ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; WR1_MAX_ADDR[8..7]   ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; WR1_MAX_ADDR[22..18] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR1_MAX_ADDR[10..9]  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR1_MAX_ADDR[6..0]   ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR1_MAX_ADDR[14]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR1_MAX_ADDR[13]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; WR1_MAX_ADDR[12]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR1_MAX_ADDR[11]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; WR1_LENGTH[6..0]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR1_LENGTH[7]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; WR2_DATA[15]         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR2_ADDR[22..21]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR2_ADDR[19..0]      ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR2_ADDR[20]         ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; WR2_MAX_ADDR         ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (23 bits) it drives.  The 9 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; WR2_MAX_ADDR[17..15] ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; WR2_MAX_ADDR[8..7]   ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; WR2_MAX_ADDR[22..21] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR2_MAX_ADDR[19..18] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR2_MAX_ADDR[10..9]  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR2_MAX_ADDR[6..0]   ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR2_MAX_ADDR[20]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; WR2_MAX_ADDR[14]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR2_MAX_ADDR[13]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; WR2_MAX_ADDR[12]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR2_MAX_ADDR[11]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; WR2_LENGTH[6..0]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; WR2_LENGTH[7]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD1_DATA[9..0]       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; RD1_DATA[15]         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; RD1_ADDR             ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (23 bits) it drives.  The 9 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; RD1_ADDR[22..0]      ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD1_MAX_ADDR         ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (23 bits) it drives.  The 9 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; RD1_MAX_ADDR[17..15] ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD1_MAX_ADDR[8..7]   ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD1_MAX_ADDR[22..18] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD1_MAX_ADDR[10..9]  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD1_MAX_ADDR[6..0]   ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD1_MAX_ADDR[14]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD1_MAX_ADDR[13]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD1_MAX_ADDR[12]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD1_MAX_ADDR[11]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD1_LENGTH[6..0]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD1_LENGTH[7]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD2_DATA[9..0]       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; RD2_DATA[15]         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                ;
; RD2_ADDR[22..21]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD2_ADDR[19..0]      ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD2_ADDR[20]         ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD2_MAX_ADDR         ; Input  ; Warning  ; Input port expression (32 bits) is wider than the input port (23 bits) it drives.  The 9 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; RD2_MAX_ADDR[17..15] ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD2_MAX_ADDR[8..7]   ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD2_MAX_ADDR[22..21] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD2_MAX_ADDR[19..18] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD2_MAX_ADDR[10..9]  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD2_MAX_ADDR[6..0]   ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD2_MAX_ADDR[20]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD2_MAX_ADDR[14]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD2_MAX_ADDR[13]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD2_MAX_ADDR[12]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD2_MAX_ADDR[11]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; RD2_LENGTH[6..0]     ; Input  ; Info     ; Stuck at GND                                                                                                                                                                       ;
; RD2_LENGTH[7]        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                       ;
; SA                   ; Output ; Warning  ; Output or bidir port (12 bits) is smaller than the port expression (13 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND.            ;
; CS_N                 ; Output ; Warning  ; Output or bidir port (2 bits) is wider than the port expression (1 bits) it drives; bit(s) "CS_N[1..1]" have no fanouts                                                            ;
+----------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sdram_pll:u6"                                                                                            ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                  ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; c3   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------+
; Port Connectivity Checks: "RAW2RGB:u4|Line_Buffer:L1" ;
+----------+--------+----------+------------------------+
; Port     ; Type   ; Severity ; Details                ;
+----------+--------+----------+------------------------+
; shiftout ; Output ; Info     ; Explicitly unconnected ;
+----------+--------+----------+------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "RAW2RGB:u4"                                                                                                                                           ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                       ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; oRed[1..0]   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                           ;
; oGreen[1..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                           ;
; oBlue[1..0]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                           ;
; iZoom        ; Input  ; Warning  ; Input port expression (1 bits) is smaller than the input port (2 bits) it drives.  Extra input bit(s) "iZoom[1..1]" will be connected to GND. ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:17     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit Analysis & Synthesis
    Info: Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Web Edition
    Info: Processing started: Wed May 16 23:50:17 2012
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DE2_115_CAMERA -c DE2_115_CAMERA
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 1 design units, including 1 entities, in source file v/Sobel.v
    Info (12023): Found entity 1: Sobel
Info (12021): Found 1 design units, including 1 entities, in source file v/SQRT.v
    Info (12023): Found entity 1: SQRT
Info (12021): Found 1 design units, including 1 entities, in source file v/PA_3.v
    Info (12023): Found entity 1: PA_3
Info (12021): Found 1 design units, including 1 entities, in source file v/MAC_3.v
    Info (12023): Found entity 1: MAC_3
Info (12021): Found 1 design units, including 1 entities, in source file v/LineBuffer_3.v
    Info (12023): Found entity 1: LineBuffer_3
Info (12021): Found 1 design units, including 1 entities, in source file Sdram_Control/command.v
    Info (12023): Found entity 1: command
Info (12021): Found 1 design units, including 1 entities, in source file Sdram_Control/control_interface.v
    Info (12023): Found entity 1: control_interface
Warning (10229): Verilog HDL Expression warning at sdr_data_path.v(68): truncated literal to match 1 bits
Info (12021): Found 1 design units, including 1 entities, in source file Sdram_Control/sdr_data_path.v
    Info (12023): Found entity 1: sdr_data_path
Info (12021): Found 1 design units, including 1 entities, in source file Sdram_Control/Sdram_Control.v
    Info (12023): Found entity 1: Sdram_Control
Info (12021): Found 1 design units, including 1 entities, in source file Sdram_Control/Sdram_RD_FIFO.v
    Info (12023): Found entity 1: Sdram_RD_FIFO
Info (12021): Found 1 design units, including 1 entities, in source file Sdram_Control/Sdram_WR_FIFO.v
    Info (12023): Found entity 1: Sdram_WR_FIFO
Info (12021): Found 1 design units, including 1 entities, in source file v/CCD_Capture.v
    Info (12023): Found entity 1: CCD_Capture
Info (12021): Found 1 design units, including 1 entities, in source file v/I2C_CCD_Config.v
    Info (12023): Found entity 1: I2C_CCD_Config
Info (12021): Found 1 design units, including 1 entities, in source file v/I2C_Controller.v
    Info (12023): Found entity 1: I2C_Controller
Info (12021): Found 1 design units, including 1 entities, in source file v/Line_Buffer.v
    Info (12023): Found entity 1: Line_Buffer
Info (12021): Found 1 design units, including 1 entities, in source file v/RAW2RGB.v
    Info (12023): Found entity 1: RAW2RGB
Info (12021): Found 1 design units, including 1 entities, in source file v/Reset_Delay.v
    Info (12023): Found entity 1: Reset_Delay
Info (12021): Found 1 design units, including 1 entities, in source file v/SEG7_LUT.v
    Info (12023): Found entity 1: SEG7_LUT
Info (12021): Found 1 design units, including 1 entities, in source file v/SEG7_LUT_8.v
    Info (12023): Found entity 1: SEG7_LUT_8
Warning (12019): Can't analyze file -- file v/Stack_RAM.v is missing
Info (12021): Found 1 design units, including 1 entities, in source file v/VGA_Controller.v
    Info (12023): Found entity 1: VGA_Controller
Info (12021): Found 1 design units, including 1 entities, in source file v/sdram_pll.v
    Info (12023): Found entity 1: sdram_pll
Warning (12019): Can't analyze file -- file v/touch_tcon.v is missing
Warning (12019): Can't analyze file -- file v/VGA_Param.v is missing
Info (12021): Found 1 design units, including 1 entities, in source file v/Line_Buffer1.v
    Info (12023): Found entity 1: Line_Buffer1
Info (12021): Found 1 design units, including 1 entities, in source file DE2_115_CAMERA.v
    Info (12023): Found entity 1: DE2_115_CAMERA
Warning (10236): Verilog HDL Implicit Net warning at DE2_115_CAMERA.v(476): created implicit net for "VGA_CTRL_CLK"
Info (12127): Elaborating entity "DE2_115_CAMERA" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at DE2_115_CAMERA.v(655): object "wVGA_R" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at DE2_115_CAMERA.v(657): object "wVGA_B" assigned a value but never read
Warning (10230): Verilog HDL assignment warning at DE2_115_CAMERA.v(479): truncated value with size 16 to match size of target (9)
Warning (10034): Output port "ENET0_TX_DATA" at DE2_115_CAMERA.v(345) has no driver
Warning (10034): Output port "ENET1_TX_DATA" at DE2_115_CAMERA.v(365) has no driver
Warning (10034): Output port "OTG_ADDR" at DE2_115_CAMERA.v(377) has no driver
Warning (10034): Output port "OTG_DACK_N" at DE2_115_CAMERA.v(379) has no driver
Warning (10034): Output port "SRAM_ADDR" at DE2_115_CAMERA.v(405) has no driver
Warning (10034): Output port "FL_ADDR" at DE2_115_CAMERA.v(414) has no driver
Warning (10034): Output port "SMA_CLKOUT" at DE2_115_CAMERA.v(254) has no driver
Warning (10034): Output port "LCD_BLON" at DE2_115_CAMERA.v(280) has no driver
Warning (10034): Output port "LCD_EN" at DE2_115_CAMERA.v(282) has no driver
Warning (10034): Output port "LCD_ON" at DE2_115_CAMERA.v(283) has no driver
Warning (10034): Output port "LCD_RS" at DE2_115_CAMERA.v(284) has no driver
Warning (10034): Output port "LCD_RW" at DE2_115_CAMERA.v(285) has no driver
Warning (10034): Output port "UART_CTS" at DE2_115_CAMERA.v(288) has no driver
Warning (10034): Output port "SD_CLK" at DE2_115_CAMERA.v(300) has no driver
Warning (10034): Output port "AUD_DACDAT" at DE2_115_CAMERA.v(319) has no driver
Warning (10034): Output port "AUD_XCK" at DE2_115_CAMERA.v(321) has no driver
Warning (10034): Output port "EEP_I2C_SCLK" at DE2_115_CAMERA.v(324) has no driver
Warning (10034): Output port "I2C_SCLK" at DE2_115_CAMERA.v(328) has no driver
Warning (10034): Output port "ENET0_GTX_CLK" at DE2_115_CAMERA.v(332) has no driver
Warning (10034): Output port "ENET0_MDC" at DE2_115_CAMERA.v(335) has no driver
Warning (10034): Output port "ENET0_RST_N" at DE2_115_CAMERA.v(337) has no driver
Warning (10034): Output port "ENET0_TX_EN" at DE2_115_CAMERA.v(346) has no driver
Warning (10034): Output port "ENET0_TX_ER" at DE2_115_CAMERA.v(347) has no driver
Warning (10034): Output port "ENET1_GTX_CLK" at DE2_115_CAMERA.v(351) has no driver
Warning (10034): Output port "ENET1_MDC" at DE2_115_CAMERA.v(354) has no driver
Warning (10034): Output port "ENET1_RST_N" at DE2_115_CAMERA.v(356) has no driver
Warning (10034): Output port "ENET1_TX_EN" at DE2_115_CAMERA.v(366) has no driver
Warning (10034): Output port "ENET1_TX_ER" at DE2_115_CAMERA.v(367) has no driver
Warning (10034): Output port "TD_RESET_N" at DE2_115_CAMERA.v(373) has no driver
Warning (10034): Output port "OTG_CS_N" at DE2_115_CAMERA.v(378) has no driver
Warning (10034): Output port "OTG_RD_N" at DE2_115_CAMERA.v(385) has no driver
Warning (10034): Output port "OTG_RST_N" at DE2_115_CAMERA.v(386) has no driver
Warning (10034): Output port "OTG_WE_N" at DE2_115_CAMERA.v(387) has no driver
Warning (10034): Output port "SRAM_CE_N" at DE2_115_CAMERA.v(406) has no driver
Warning (10034): Output port "SRAM_LB_N" at DE2_115_CAMERA.v(408) has no driver
Warning (10034): Output port "SRAM_OE_N" at DE2_115_CAMERA.v(409) has no driver
Warning (10034): Output port "SRAM_UB_N" at DE2_115_CAMERA.v(410) has no driver
Warning (10034): Output port "SRAM_WE_N" at DE2_115_CAMERA.v(411) has no driver
Warning (10034): Output port "FL_CE_N" at DE2_115_CAMERA.v(415) has no driver
Warning (10034): Output port "FL_OE_N" at DE2_115_CAMERA.v(417) has no driver
Warning (10034): Output port "FL_RST_N" at DE2_115_CAMERA.v(418) has no driver
Warning (10034): Output port "FL_WE_N" at DE2_115_CAMERA.v(420) has no driver
Warning (10034): Output port "FL_WP_N" at DE2_115_CAMERA.v(421) has no driver
Info (12128): Elaborating entity "Reset_Delay" for hierarchy "Reset_Delay:u2"
Info (12128): Elaborating entity "CCD_Capture" for hierarchy "CCD_Capture:u3"
Warning (10036): Verilog HDL or VHDL warning at CCD_Capture.v(166): object "ifval_fedge" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at CCD_Capture.v(167): object "y_cnt_d" assigned a value but never read
Warning (10230): Verilog HDL assignment warning at CCD_Capture.v(127): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at CCD_Capture.v(131): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at CCD_Capture.v(187): truncated value with size 32 to match size of target (1)
Info (12128): Elaborating entity "RAW2RGB" for hierarchy "RAW2RGB:u4"
Info (12128): Elaborating entity "Line_Buffer" for hierarchy "RAW2RGB:u4|Line_Buffer:L1"
Info (12128): Elaborating entity "altshift_taps" for hierarchy "RAW2RGB:u4|Line_Buffer:L1|altshift_taps:altshift_taps_component"
Info (12130): Elaborated megafunction instantiation "RAW2RGB:u4|Line_Buffer:L1|altshift_taps:altshift_taps_component"
Info (12133): Instantiated megafunction "RAW2RGB:u4|Line_Buffer:L1|altshift_taps:altshift_taps_component" with the following parameter:
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=M9K"
    Info (12134): Parameter "lpm_type" = "altshift_taps"
    Info (12134): Parameter "number_of_taps" = "3"
    Info (12134): Parameter "tap_distance" = "800"
    Info (12134): Parameter "width" = "12"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_4cs.tdf
    Info (12023): Found entity 1: shift_taps_4cs
Info (12128): Elaborating entity "shift_taps_4cs" for hierarchy "RAW2RGB:u4|Line_Buffer:L1|altshift_taps:altshift_taps_component|shift_taps_4cs:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_bka1.tdf
    Info (12023): Found entity 1: altsyncram_bka1
Info (12128): Elaborating entity "altsyncram_bka1" for hierarchy "RAW2RGB:u4|Line_Buffer:L1|altshift_taps:altshift_taps_component|shift_taps_4cs:auto_generated|altsyncram_bka1:altsyncram2"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_auf.tdf
    Info (12023): Found entity 1: cntr_auf
Info (12128): Elaborating entity "cntr_auf" for hierarchy "RAW2RGB:u4|Line_Buffer:L1|altshift_taps:altshift_taps_component|shift_taps_4cs:auto_generated|cntr_auf:cntr1"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_7ic.tdf
    Info (12023): Found entity 1: cmpr_7ic
Info (12128): Elaborating entity "cmpr_7ic" for hierarchy "RAW2RGB:u4|Line_Buffer:L1|altshift_taps:altshift_taps_component|shift_taps_4cs:auto_generated|cntr_auf:cntr1|cmpr_7ic:cmpr4"
Info (12128): Elaborating entity "SEG7_LUT_8" for hierarchy "SEG7_LUT_8:u5"
Info (12128): Elaborating entity "SEG7_LUT" for hierarchy "SEG7_LUT_8:u5|SEG7_LUT:u0"
Info (12128): Elaborating entity "sdram_pll" for hierarchy "sdram_pll:u6"
Info (12128): Elaborating entity "altpll" for hierarchy "sdram_pll:u6|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "sdram_pll:u6|altpll:altpll_component"
Info (12133): Instantiated megafunction "sdram_pll:u6|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "2"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "1"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "2"
    Info (12134): Parameter "clk1_phase_shift" = "-3000"
    Info (12134): Parameter "clk2_divide_by" = "2"
    Info (12134): Parameter "clk2_duty_cycle" = "50"
    Info (12134): Parameter "clk2_multiply_by" = "1"
    Info (12134): Parameter "clk2_phase_shift" = "0"
    Info (12134): Parameter "clk3_divide_by" = "2"
    Info (12134): Parameter "clk3_duty_cycle" = "50"
    Info (12134): Parameter "clk3_multiply_by" = "1"
    Info (12134): Parameter "clk3_phase_shift" = "0"
    Info (12134): Parameter "clk4_divide_by" = "5"
    Info (12134): Parameter "clk4_duty_cycle" = "50"
    Info (12134): Parameter "clk4_multiply_by" = "4"
    Info (12134): Parameter "clk4_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_USED"
    Info (12134): Parameter "port_clk3" = "PORT_USED"
    Info (12134): Parameter "port_clk4" = "PORT_USED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/altpll_f423.tdf
    Info (12023): Found entity 1: altpll_f423
Info (12128): Elaborating entity "altpll_f423" for hierarchy "sdram_pll:u6|altpll:altpll_component|altpll_f423:auto_generated"
Info (12128): Elaborating entity "Sdram_Control" for hierarchy "Sdram_Control:u7"
Warning (10230): Verilog HDL assignment warning at Sdram_Control.v(385): truncated value with size 32 to match size of target (10)
Warning (10240): Verilog HDL Always Construct warning at Sdram_Control.v(423): inferring latch(es) for variable "rWR1_MAX_ADDR", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at Sdram_Control.v(423): inferring latch(es) for variable "rWR2_MAX_ADDR", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at Sdram_Control.v(423): inferring latch(es) for variable "rRD1_MAX_ADDR", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at Sdram_Control.v(423): inferring latch(es) for variable "rRD2_MAX_ADDR", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at Sdram_Control.v(423): inferring latch(es) for variable "rWR1_LENGTH", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at Sdram_Control.v(423): inferring latch(es) for variable "rWR2_LENGTH", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at Sdram_Control.v(423): inferring latch(es) for variable "rRD1_LENGTH", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at Sdram_Control.v(423): inferring latch(es) for variable "rRD2_LENGTH", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "rRD2_LENGTH[0]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD2_LENGTH[1]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD2_LENGTH[2]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD2_LENGTH[3]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD2_LENGTH[4]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD2_LENGTH[5]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD2_LENGTH[6]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD2_LENGTH[7]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD1_LENGTH[0]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD1_LENGTH[1]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD1_LENGTH[2]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD1_LENGTH[3]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD1_LENGTH[4]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD1_LENGTH[5]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD1_LENGTH[6]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD1_LENGTH[7]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR2_LENGTH[0]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR2_LENGTH[1]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR2_LENGTH[2]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR2_LENGTH[3]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR2_LENGTH[4]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR2_LENGTH[5]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR2_LENGTH[6]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR2_LENGTH[7]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR1_LENGTH[0]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR1_LENGTH[1]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR1_LENGTH[2]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR1_LENGTH[3]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR1_LENGTH[4]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR1_LENGTH[5]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR1_LENGTH[6]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR1_LENGTH[7]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[0]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[1]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[2]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[3]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[4]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[5]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[6]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[7]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[8]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[9]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[10]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[11]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[12]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[13]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[14]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[15]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[16]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[17]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[18]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[19]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[20]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[21]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD2_MAX_ADDR[22]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[0]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[1]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[2]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[3]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[4]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[5]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[6]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[7]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[8]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[9]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[10]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[11]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[12]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[13]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[14]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[15]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[16]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[17]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[18]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[19]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[20]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[21]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rRD1_MAX_ADDR[22]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[0]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[1]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[2]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[3]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[4]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[5]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[6]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[7]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[8]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[9]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[10]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[11]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[12]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[13]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[14]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[15]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[16]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[17]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[18]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[19]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[20]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[21]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR2_MAX_ADDR[22]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[0]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[1]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[2]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[3]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[4]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[5]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[6]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[7]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[8]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[9]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[10]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[11]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[12]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[13]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[14]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[15]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[16]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[17]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[18]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[19]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[20]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[21]" at Sdram_Control.v(423)
Info (10041): Inferred latch for "rWR1_MAX_ADDR[22]" at Sdram_Control.v(423)
Info (12128): Elaborating entity "control_interface" for hierarchy "Sdram_Control:u7|control_interface:u_control_interface"
Warning (10230): Verilog HDL assignment warning at control_interface.v(162): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at control_interface.v(167): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at control_interface.v(192): truncated value with size 32 to match size of target (16)
Info (12128): Elaborating entity "command" for hierarchy "Sdram_Control:u7|command:u_command"
Warning (10240): Verilog HDL Always Construct warning at command.v(275): inferring latch(es) for variable "oe_shift", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at command.v(275): inferring latch(es) for variable "oe1", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at command.v(275): inferring latch(es) for variable "oe2", which holds its previous value in one or more paths through the always construct
Info (12128): Elaborating entity "sdr_data_path" for hierarchy "Sdram_Control:u7|sdr_data_path:u_sdr_data_path"
Warning (10230): Verilog HDL assignment warning at sdr_data_path.v(68): truncated value with size 32 to match size of target (4)
Info (12128): Elaborating entity "Sdram_WR_FIFO" for hierarchy "Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo"
Info (12128): Elaborating entity "dcfifo_mixed_widths" for hierarchy "Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component"
Info (12130): Elaborated megafunction instantiation "Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component"
Info (12133): Instantiated megafunction "Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component" with the following parameter:
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_numwords" = "512"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "16"
    Info (12134): Parameter "lpm_widthu" = "9"
    Info (12134): Parameter "lpm_widthu_r" = "8"
    Info (12134): Parameter "lpm_width_r" = "32"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "4"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "write_aclr_synch" = "OFF"
    Info (12134): Parameter "wrsync_delaypipe" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_lhh1.tdf
    Info (12023): Found entity 1: dcfifo_lhh1
Info (12128): Elaborating entity "dcfifo_lhh1" for hierarchy "Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_gray2bin_ugb.tdf
    Info (12023): Found entity 1: a_gray2bin_ugb
Info (12128): Elaborating entity "a_gray2bin_ugb" for hierarchy "Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_gray2bin_ugb:rdptr_g_gray2bin"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_t57.tdf
    Info (12023): Found entity 1: a_graycounter_t57
Info (12128): Elaborating entity "a_graycounter_t57" for hierarchy "Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_t57:rdptr_g1p"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_ojc.tdf
    Info (12023): Found entity 1: a_graycounter_ojc
Info (12128): Elaborating entity "a_graycounter_ojc" for hierarchy "Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|a_graycounter_ojc:wrptr_g1p"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_rj31.tdf
    Info (12023): Found entity 1: altsyncram_rj31
Info (12128): Elaborating entity "altsyncram_rj31" for hierarchy "Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|altsyncram_rj31:fifo_ram"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_gd9.tdf
    Info (12023): Found entity 1: dffpipe_gd9
Info (12128): Elaborating entity "dffpipe_gd9" for hierarchy "Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp"
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_ikd.tdf
    Info (12023): Found entity 1: alt_synch_pipe_ikd
Info (12128): Elaborating entity "alt_synch_pipe_ikd" for hierarchy "Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_hd9.tdf
    Info (12023): Found entity 1: dffpipe_hd9
Info (12128): Elaborating entity "dffpipe_hd9" for hierarchy "Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_ikd:rs_dgwp|dffpipe_hd9:dffpipe13"
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_jkd.tdf
    Info (12023): Found entity 1: alt_synch_pipe_jkd
Info (12128): Elaborating entity "alt_synch_pipe_jkd" for hierarchy "Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_id9.tdf
    Info (12023): Found entity 1: dffpipe_id9
Info (12128): Elaborating entity "dffpipe_id9" for hierarchy "Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|alt_synch_pipe_jkd:ws_dgrp|dffpipe_id9:dffpipe16"
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_f66.tdf
    Info (12023): Found entity 1: cmpr_f66
Info (12128): Elaborating entity "cmpr_f66" for hierarchy "Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|cmpr_f66:rdempty_eq_comp"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_54e.tdf
    Info (12023): Found entity 1: cntr_54e
Info (12128): Elaborating entity "cntr_54e" for hierarchy "Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|cntr_54e:cntr_b"
Info (12128): Elaborating entity "Sdram_RD_FIFO" for hierarchy "Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo"
Info (12128): Elaborating entity "dcfifo_mixed_widths" for hierarchy "Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component"
Info (12130): Elaborated megafunction instantiation "Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component"
Info (12133): Instantiated megafunction "Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component" with the following parameter:
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_numwords" = "256"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "32"
    Info (12134): Parameter "lpm_widthu" = "8"
    Info (12134): Parameter "lpm_widthu_r" = "9"
    Info (12134): Parameter "lpm_width_r" = "16"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "4"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "write_aclr_synch" = "OFF"
    Info (12134): Parameter "wrsync_delaypipe" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_dih1.tdf
    Info (12023): Found entity 1: dcfifo_dih1
Info (12128): Elaborating entity "dcfifo_dih1" for hierarchy "Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_s57.tdf
    Info (12023): Found entity 1: a_graycounter_s57
Info (12128): Elaborating entity "a_graycounter_s57" for hierarchy "Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_s57:rdptr_g1p"
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_pjc.tdf
    Info (12023): Found entity 1: a_graycounter_pjc
Info (12128): Elaborating entity "a_graycounter_pjc" for hierarchy "Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|a_graycounter_pjc:wrptr_g1p"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_sj31.tdf
    Info (12023): Found entity 1: altsyncram_sj31
Info (12128): Elaborating entity "altsyncram_sj31" for hierarchy "Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram"
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_kkd.tdf
    Info (12023): Found entity 1: alt_synch_pipe_kkd
Info (12128): Elaborating entity "alt_synch_pipe_kkd" for hierarchy "Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_jd9.tdf
    Info (12023): Found entity 1: dffpipe_jd9
Info (12128): Elaborating entity "dffpipe_jd9" for hierarchy "Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_kkd:rs_dgwp|dffpipe_jd9:dffpipe12"
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_lkd.tdf
    Info (12023): Found entity 1: alt_synch_pipe_lkd
Info (12128): Elaborating entity "alt_synch_pipe_lkd" for hierarchy "Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_kd9.tdf
    Info (12023): Found entity 1: dffpipe_kd9
Info (12128): Elaborating entity "dffpipe_kd9" for hierarchy "Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|alt_synch_pipe_lkd:ws_dgrp|dffpipe_kd9:dffpipe15"
Info (12128): Elaborating entity "I2C_CCD_Config" for hierarchy "I2C_CCD_Config:u8"
Warning (10230): Verilog HDL assignment warning at I2C_CCD_Config.v(126): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at I2C_CCD_Config.v(127): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at I2C_CCD_Config.v(149): truncated value with size 32 to match size of target (25)
Warning (10230): Verilog HDL assignment warning at I2C_CCD_Config.v(154): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at I2C_CCD_Config.v(179): truncated value with size 32 to match size of target (16)
Warning (10230): Verilog HDL assignment warning at I2C_CCD_Config.v(229): truncated value with size 32 to match size of target (6)
Info (12128): Elaborating entity "I2C_Controller" for hierarchy "I2C_CCD_Config:u8|I2C_Controller:u0"
Warning (10230): Verilog HDL assignment warning at I2C_Controller.v(71): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at I2C_Controller.v(70): truncated value with size 32 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at I2C_Controller.v(83): truncated value with size 32 to match size of target (7)
Info (12128): Elaborating entity "Sobel" for hierarchy "Sobel:sobel0"
Warning (10230): Verilog HDL assignment warning at Sobel.v(141): truncated value with size 32 to match size of target (10)
Info (12128): Elaborating entity "LineBuffer_3" for hierarchy "Sobel:sobel0|LineBuffer_3:b0"
Info (12128): Elaborating entity "altshift_taps" for hierarchy "Sobel:sobel0|LineBuffer_3:b0|altshift_taps:altshift_taps_component"
Info (12130): Elaborated megafunction instantiation "Sobel:sobel0|LineBuffer_3:b0|altshift_taps:altshift_taps_component"
Info (12133): Instantiated megafunction "Sobel:sobel0|LineBuffer_3:b0|altshift_taps:altshift_taps_component" with the following parameter:
    Info (12134): Parameter "lpm_type" = "altshift_taps"
    Info (12134): Parameter "number_of_taps" = "3"
    Info (12134): Parameter "tap_distance" = "800"
    Info (12134): Parameter "width" = "8"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_7mn.tdf
    Info (12023): Found entity 1: shift_taps_7mn
Info (12128): Elaborating entity "shift_taps_7mn" for hierarchy "Sobel:sobel0|LineBuffer_3:b0|altshift_taps:altshift_taps_component|shift_taps_7mn:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_8o81.tdf
    Info (12023): Found entity 1: altsyncram_8o81
Info (12128): Elaborating entity "altsyncram_8o81" for hierarchy "Sobel:sobel0|LineBuffer_3:b0|altshift_taps:altshift_taps_component|shift_taps_7mn:auto_generated|altsyncram_8o81:altsyncram2"
Info (12128): Elaborating entity "MAC_3" for hierarchy "Sobel:sobel0|MAC_3:x0"
Info (12128): Elaborating entity "altmult_add" for hierarchy "Sobel:sobel0|MAC_3:x0|altmult_add:ALTMULT_ADD_component"
Info (12130): Elaborated megafunction instantiation "Sobel:sobel0|MAC_3:x0|altmult_add:ALTMULT_ADD_component"
Info (12133): Instantiated megafunction "Sobel:sobel0|MAC_3:x0|altmult_add:ALTMULT_ADD_component" with the following parameter:
    Info (12134): Parameter "addnsub_multiplier_aclr1" = "ACLR0"
    Info (12134): Parameter "addnsub_multiplier_pipeline_aclr1" = "ACLR0"
    Info (12134): Parameter "addnsub_multiplier_pipeline_register1" = "CLOCK0"
    Info (12134): Parameter "addnsub_multiplier_register1" = "CLOCK0"
    Info (12134): Parameter "dedicated_multiplier_circuitry" = "AUTO"
    Info (12134): Parameter "input_aclr_a0" = "ACLR0"
    Info (12134): Parameter "input_aclr_a1" = "ACLR0"
    Info (12134): Parameter "input_aclr_a2" = "ACLR0"
    Info (12134): Parameter "input_aclr_b0" = "ACLR0"
    Info (12134): Parameter "input_aclr_b1" = "ACLR0"
    Info (12134): Parameter "input_aclr_b2" = "ACLR0"
    Info (12134): Parameter "input_register_a0" = "CLOCK0"
    Info (12134): Parameter "input_register_a1" = "CLOCK0"
    Info (12134): Parameter "input_register_a2" = "CLOCK0"
    Info (12134): Parameter "input_register_b0" = "CLOCK0"
    Info (12134): Parameter "input_register_b1" = "CLOCK0"
    Info (12134): Parameter "input_register_b2" = "CLOCK0"
    Info (12134): Parameter "input_source_a0" = "DATAA"
    Info (12134): Parameter "input_source_a1" = "SCANA"
    Info (12134): Parameter "input_source_a2" = "SCANA"
    Info (12134): Parameter "input_source_b0" = "DATAB"
    Info (12134): Parameter "input_source_b1" = "DATAB"
    Info (12134): Parameter "input_source_b2" = "DATAB"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_type" = "altmult_add"
    Info (12134): Parameter "multiplier1_direction" = "ADD"
    Info (12134): Parameter "multiplier_aclr0" = "ACLR0"
    Info (12134): Parameter "multiplier_aclr1" = "ACLR0"
    Info (12134): Parameter "multiplier_aclr2" = "ACLR0"
    Info (12134): Parameter "multiplier_register0" = "CLOCK0"
    Info (12134): Parameter "multiplier_register1" = "CLOCK0"
    Info (12134): Parameter "multiplier_register2" = "CLOCK0"
    Info (12134): Parameter "number_of_multipliers" = "3"
    Info (12134): Parameter "output_aclr" = "ACLR0"
    Info (12134): Parameter "output_register" = "CLOCK0"
    Info (12134): Parameter "port_addnsub1" = "PORT_UNUSED"
    Info (12134): Parameter "port_signa" = "PORT_UNUSED"
    Info (12134): Parameter "port_signb" = "PORT_UNUSED"
    Info (12134): Parameter "representation_a" = "UNSIGNED"
    Info (12134): Parameter "representation_b" = "SIGNED"
    Info (12134): Parameter "signed_aclr_a" = "ACLR0"
    Info (12134): Parameter "signed_aclr_b" = "ACLR0"
    Info (12134): Parameter "signed_pipeline_aclr_a" = "ACLR0"
    Info (12134): Parameter "signed_pipeline_aclr_b" = "ACLR0"
    Info (12134): Parameter "signed_pipeline_register_a" = "CLOCK0"
    Info (12134): Parameter "signed_pipeline_register_b" = "CLOCK0"
    Info (12134): Parameter "signed_register_a" = "CLOCK0"
    Info (12134): Parameter "signed_register_b" = "CLOCK0"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_b" = "8"
    Info (12134): Parameter "width_result" = "18"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_add_si74.tdf
    Info (12023): Found entity 1: mult_add_si74
Info (12128): Elaborating entity "mult_add_si74" for hierarchy "Sobel:sobel0|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/ded_mult_oaa1.tdf
    Info (12023): Found entity 1: ded_mult_oaa1
Info (12128): Elaborating entity "ded_mult_oaa1" for hierarchy "Sobel:sobel0|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1"
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_b3c.tdf
    Info (12023): Found entity 1: dffpipe_b3c
Info (12128): Elaborating entity "dffpipe_b3c" for hierarchy "Sobel:sobel0|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_oaa1:ded_mult1|dffpipe_b3c:pre_result"
Info (12021): Found 1 design units, including 1 entities, in source file db/ded_mult_qe91.tdf
    Info (12023): Found entity 1: ded_mult_qe91
Info (12128): Elaborating entity "ded_mult_qe91" for hierarchy "Sobel:sobel0|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_si74:auto_generated|ded_mult_qe91:ded_mult3"
Info (12128): Elaborating entity "PA_3" for hierarchy "Sobel:sobel0|PA_3:pa0"
Info (12128): Elaborating entity "parallel_add" for hierarchy "Sobel:sobel0|PA_3:pa0|parallel_add:parallel_add_component"
Info (12130): Elaborated megafunction instantiation "Sobel:sobel0|PA_3:pa0|parallel_add:parallel_add_component"
Info (12133): Instantiated megafunction "Sobel:sobel0|PA_3:pa0|parallel_add:parallel_add_component" with the following parameter:
    Info (12134): Parameter "msw_subtract" = "NO"
    Info (12134): Parameter "pipeline" = "2"
    Info (12134): Parameter "representation" = "SIGNED"
    Info (12134): Parameter "result_alignment" = "LSB"
    Info (12134): Parameter "shift" = "0"
    Info (12134): Parameter "size" = "3"
    Info (12134): Parameter "width" = "18"
    Info (12134): Parameter "widthr" = "20"
Info (12021): Found 1 design units, including 1 entities, in source file db/par_add_o9f.tdf
    Info (12023): Found entity 1: par_add_o9f
Info (12128): Elaborating entity "par_add_o9f" for hierarchy "Sobel:sobel0|PA_3:pa0|parallel_add:parallel_add_component|par_add_o9f:auto_generated"
Info (12128): Elaborating entity "SQRT" for hierarchy "Sobel:sobel0|SQRT:sqrt0"
Info (12128): Elaborating entity "altsqrt" for hierarchy "Sobel:sobel0|SQRT:sqrt0|altsqrt:altsqrt_component"
Info (12130): Elaborated megafunction instantiation "Sobel:sobel0|SQRT:sqrt0|altsqrt:altsqrt_component"
Info (12133): Instantiated megafunction "Sobel:sobel0|SQRT:sqrt0|altsqrt:altsqrt_component" with the following parameter:
    Info (12134): Parameter "pipeline" = "2"
    Info (12134): Parameter "q_port_width" = "16"
    Info (12134): Parameter "r_port_width" = "17"
    Info (12134): Parameter "width" = "32"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "Sobel:sobel0|SQRT:sqrt0|altsqrt:altsqrt_component|lpm_add_sub:subtractors[15]"
Info (12131): Elaborated megafunction instantiation "Sobel:sobel0|SQRT:sqrt0|altsqrt:altsqrt_component|lpm_add_sub:subtractors[15]", which is child of megafunction instantiation "Sobel:sobel0|SQRT:sqrt0|altsqrt:altsqrt_component"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_vqc.tdf
    Info (12023): Found entity 1: add_sub_vqc
Info (12128): Elaborating entity "add_sub_vqc" for hierarchy "Sobel:sobel0|SQRT:sqrt0|altsqrt:altsqrt_component|lpm_add_sub:subtractors[15]|add_sub_vqc:auto_generated"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "Sobel:sobel0|SQRT:sqrt0|altsqrt:altsqrt_component|lpm_add_sub:subtractors[14]"
Info (12131): Elaborated megafunction instantiation "Sobel:sobel0|SQRT:sqrt0|altsqrt:altsqrt_component|lpm_add_sub:subtractors[14]", which is child of megafunction instantiation "Sobel:sobel0|SQRT:sqrt0|altsqrt:altsqrt_component"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_uqc.tdf
    Info (12023): Found entity 1: add_sub_uqc
Info (12128): Elaborating entity "add_sub_uqc" for hierarchy "Sobel:sobel0|SQRT:sqrt0|altsqrt:altsqrt_component|lpm_add_sub:subtractors[14]|add_sub_uqc:auto_generated"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "Sobel:sobel0|SQRT:sqrt0|altsqrt:altsqrt_component|lpm_add_sub:subtractors[13]"
Info (12131): Elaborated megafunction instantiation "Sobel:sobel0|SQRT:sqrt0|altsqrt:altsqrt_component|lpm_add_sub:subtractors[13]", which is child of megafunction instantiation "Sobel:sobel0|SQRT:sqrt0|altsqrt:altsqrt_component"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_tqc.tdf
    Info (12023): Found entity 1: add_sub_tqc
Info (12128): Elaborating entity "add_sub_tqc" for hierarchy "Sobel:sobel0|SQRT:sqrt0|altsqrt:altsqrt_component|lpm_add_sub:subtractors[13]|add_sub_tqc:auto_generated"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "Sobel:sobel0|SQRT:sqrt0|altsqrt:altsqrt_component|lpm_add_sub:subtractors[12]"
Info (12131): Elaborated megafunction instantiation "Sobel:sobel0|SQRT:sqrt0|altsqrt:altsqrt_component|lpm_add_sub:subtractors[12]", which is child of megafunction instantiation "Sobel:sobel0|SQRT:sqrt0|altsqrt:altsqrt_component"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_sqc.tdf
    Info (12023): Found entity 1: add_sub_sqc
Info (12128): Elaborating entity "add_sub_sqc" for hierarchy "Sobel:sobel0|SQRT:sqrt0|altsqrt:altsqrt_component|lpm_add_sub:subtractors[12]|add_sub_sqc:auto_generated"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "Sobel:sobel0|SQRT:sqrt0|altsqrt:altsqrt_component|lpm_add_sub:subtractors[11]"
Info (12131): Elaborated megafunction instantiation "Sobel:sobel0|SQRT:sqrt0|altsqrt:altsqrt_component|lpm_add_sub:subtractors[11]", which is child of megafunction instantiation "Sobel:sobel0|SQRT:sqrt0|altsqrt:altsqrt_component"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_rqc.tdf
    Info (12023): Found entity 1: add_sub_rqc
Info (12128): Elaborating entity "add_sub_rqc" for hierarchy "Sobel:sobel0|SQRT:sqrt0|altsqrt:altsqrt_component|lpm_add_sub:subtractors[11]|add_sub_rqc:auto_generated"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "Sobel:sobel0|SQRT:sqrt0|altsqrt:altsqrt_component|lpm_add_sub:subtractors[10]"
Info (12131): Elaborated megafunction instantiation "Sobel:sobel0|SQRT:sqrt0|altsqrt:altsqrt_component|lpm_add_sub:subtractors[10]", which is child of megafunction instantiation "Sobel:sobel0|SQRT:sqrt0|altsqrt:altsqrt_component"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_qqc.tdf
    Info (12023): Found entity 1: add_sub_qqc
Info (12128): Elaborating entity "add_sub_qqc" for hierarchy "Sobel:sobel0|SQRT:sqrt0|altsqrt:altsqrt_component|lpm_add_sub:subtractors[10]|add_sub_qqc:auto_generated"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "Sobel:sobel0|SQRT:sqrt0|altsqrt:altsqrt_component|lpm_add_sub:subtractors[9]"
Info (12131): Elaborated megafunction instantiation "Sobel:sobel0|SQRT:sqrt0|altsqrt:altsqrt_component|lpm_add_sub:subtractors[9]", which is child of megafunction instantiation "Sobel:sobel0|SQRT:sqrt0|altsqrt:altsqrt_component"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_pqc.tdf
    Info (12023): Found entity 1: add_sub_pqc
Info (12128): Elaborating entity "add_sub_pqc" for hierarchy "Sobel:sobel0|SQRT:sqrt0|altsqrt:altsqrt_component|lpm_add_sub:subtractors[9]|add_sub_pqc:auto_generated"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "Sobel:sobel0|SQRT:sqrt0|altsqrt:altsqrt_component|lpm_add_sub:subtractors[8]"
Info (12131): Elaborated megafunction instantiation "Sobel:sobel0|SQRT:sqrt0|altsqrt:altsqrt_component|lpm_add_sub:subtractors[8]", which is child of megafunction instantiation "Sobel:sobel0|SQRT:sqrt0|altsqrt:altsqrt_component"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_oqc.tdf
    Info (12023): Found entity 1: add_sub_oqc
Info (12128): Elaborating entity "add_sub_oqc" for hierarchy "Sobel:sobel0|SQRT:sqrt0|altsqrt:altsqrt_component|lpm_add_sub:subtractors[8]|add_sub_oqc:auto_generated"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "Sobel:sobel0|SQRT:sqrt0|altsqrt:altsqrt_component|lpm_add_sub:subtractors[7]"
Info (12131): Elaborated megafunction instantiation "Sobel:sobel0|SQRT:sqrt0|altsqrt:altsqrt_component|lpm_add_sub:subtractors[7]", which is child of megafunction instantiation "Sobel:sobel0|SQRT:sqrt0|altsqrt:altsqrt_component"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_nqc.tdf
    Info (12023): Found entity 1: add_sub_nqc
Info (12128): Elaborating entity "add_sub_nqc" for hierarchy "Sobel:sobel0|SQRT:sqrt0|altsqrt:altsqrt_component|lpm_add_sub:subtractors[7]|add_sub_nqc:auto_generated"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "Sobel:sobel0|SQRT:sqrt0|altsqrt:altsqrt_component|lpm_add_sub:subtractors[6]"
Info (12131): Elaborated megafunction instantiation "Sobel:sobel0|SQRT:sqrt0|altsqrt:altsqrt_component|lpm_add_sub:subtractors[6]", which is child of megafunction instantiation "Sobel:sobel0|SQRT:sqrt0|altsqrt:altsqrt_component"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_fpc.tdf
    Info (12023): Found entity 1: add_sub_fpc
Info (12128): Elaborating entity "add_sub_fpc" for hierarchy "Sobel:sobel0|SQRT:sqrt0|altsqrt:altsqrt_component|lpm_add_sub:subtractors[6]|add_sub_fpc:auto_generated"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "Sobel:sobel0|SQRT:sqrt0|altsqrt:altsqrt_component|lpm_add_sub:subtractors[5]"
Info (12131): Elaborated megafunction instantiation "Sobel:sobel0|SQRT:sqrt0|altsqrt:altsqrt_component|lpm_add_sub:subtractors[5]", which is child of megafunction instantiation "Sobel:sobel0|SQRT:sqrt0|altsqrt:altsqrt_component"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_epc.tdf
    Info (12023): Found entity 1: add_sub_epc
Info (12128): Elaborating entity "add_sub_epc" for hierarchy "Sobel:sobel0|SQRT:sqrt0|altsqrt:altsqrt_component|lpm_add_sub:subtractors[5]|add_sub_epc:auto_generated"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "Sobel:sobel0|SQRT:sqrt0|altsqrt:altsqrt_component|lpm_add_sub:subtractors[4]"
Info (12131): Elaborated megafunction instantiation "Sobel:sobel0|SQRT:sqrt0|altsqrt:altsqrt_component|lpm_add_sub:subtractors[4]", which is child of megafunction instantiation "Sobel:sobel0|SQRT:sqrt0|altsqrt:altsqrt_component"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_dpc.tdf
    Info (12023): Found entity 1: add_sub_dpc
Info (12128): Elaborating entity "add_sub_dpc" for hierarchy "Sobel:sobel0|SQRT:sqrt0|altsqrt:altsqrt_component|lpm_add_sub:subtractors[4]|add_sub_dpc:auto_generated"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "Sobel:sobel0|SQRT:sqrt0|altsqrt:altsqrt_component|lpm_add_sub:subtractors[3]"
Info (12131): Elaborated megafunction instantiation "Sobel:sobel0|SQRT:sqrt0|altsqrt:altsqrt_component|lpm_add_sub:subtractors[3]", which is child of megafunction instantiation "Sobel:sobel0|SQRT:sqrt0|altsqrt:altsqrt_component"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_cpc.tdf
    Info (12023): Found entity 1: add_sub_cpc
Info (12128): Elaborating entity "add_sub_cpc" for hierarchy "Sobel:sobel0|SQRT:sqrt0|altsqrt:altsqrt_component|lpm_add_sub:subtractors[3]|add_sub_cpc:auto_generated"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "Sobel:sobel0|SQRT:sqrt0|altsqrt:altsqrt_component|lpm_add_sub:subtractors[2]"
Info (12131): Elaborated megafunction instantiation "Sobel:sobel0|SQRT:sqrt0|altsqrt:altsqrt_component|lpm_add_sub:subtractors[2]", which is child of megafunction instantiation "Sobel:sobel0|SQRT:sqrt0|altsqrt:altsqrt_component"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_bpc.tdf
    Info (12023): Found entity 1: add_sub_bpc
Info (12128): Elaborating entity "add_sub_bpc" for hierarchy "Sobel:sobel0|SQRT:sqrt0|altsqrt:altsqrt_component|lpm_add_sub:subtractors[2]|add_sub_bpc:auto_generated"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "Sobel:sobel0|SQRT:sqrt0|altsqrt:altsqrt_component|lpm_add_sub:subtractors[1]"
Info (12131): Elaborated megafunction instantiation "Sobel:sobel0|SQRT:sqrt0|altsqrt:altsqrt_component|lpm_add_sub:subtractors[1]", which is child of megafunction instantiation "Sobel:sobel0|SQRT:sqrt0|altsqrt:altsqrt_component"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_apc.tdf
    Info (12023): Found entity 1: add_sub_apc
Info (12128): Elaborating entity "add_sub_apc" for hierarchy "Sobel:sobel0|SQRT:sqrt0|altsqrt:altsqrt_component|lpm_add_sub:subtractors[1]|add_sub_apc:auto_generated"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "Sobel:sobel0|SQRT:sqrt0|altsqrt:altsqrt_component|lpm_add_sub:subtractors[0]"
Info (12131): Elaborated megafunction instantiation "Sobel:sobel0|SQRT:sqrt0|altsqrt:altsqrt_component|lpm_add_sub:subtractors[0]", which is child of megafunction instantiation "Sobel:sobel0|SQRT:sqrt0|altsqrt:altsqrt_component"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf
    Info (12023): Found entity 1: add_sub_8pc
Info (12128): Elaborating entity "add_sub_8pc" for hierarchy "Sobel:sobel0|SQRT:sqrt0|altsqrt:altsqrt_component|lpm_add_sub:subtractors[0]|add_sub_8pc:auto_generated"
Info (12128): Elaborating entity "dffpipe" for hierarchy "Sobel:sobel0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay"
Info (12131): Elaborated megafunction instantiation "Sobel:sobel0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:a_delay", which is child of megafunction instantiation "Sobel:sobel0|SQRT:sqrt0|altsqrt:altsqrt_component"
Info (12128): Elaborating entity "dffpipe" for hierarchy "Sobel:sobel0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[15]"
Info (12131): Elaborated megafunction instantiation "Sobel:sobel0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[15]", which is child of megafunction instantiation "Sobel:sobel0|SQRT:sqrt0|altsqrt:altsqrt_component"
Info (12128): Elaborating entity "dffpipe" for hierarchy "Sobel:sobel0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[14]"
Info (12131): Elaborated megafunction instantiation "Sobel:sobel0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[14]", which is child of megafunction instantiation "Sobel:sobel0|SQRT:sqrt0|altsqrt:altsqrt_component"
Info (12128): Elaborating entity "dffpipe" for hierarchy "Sobel:sobel0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[13]"
Info (12131): Elaborated megafunction instantiation "Sobel:sobel0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[13]", which is child of megafunction instantiation "Sobel:sobel0|SQRT:sqrt0|altsqrt:altsqrt_component"
Info (12128): Elaborating entity "dffpipe" for hierarchy "Sobel:sobel0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[12]"
Info (12131): Elaborated megafunction instantiation "Sobel:sobel0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[12]", which is child of megafunction instantiation "Sobel:sobel0|SQRT:sqrt0|altsqrt:altsqrt_component"
Info (12128): Elaborating entity "dffpipe" for hierarchy "Sobel:sobel0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[11]"
Info (12131): Elaborated megafunction instantiation "Sobel:sobel0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[11]", which is child of megafunction instantiation "Sobel:sobel0|SQRT:sqrt0|altsqrt:altsqrt_component"
Info (12128): Elaborating entity "dffpipe" for hierarchy "Sobel:sobel0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[10]"
Info (12131): Elaborated megafunction instantiation "Sobel:sobel0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[10]", which is child of megafunction instantiation "Sobel:sobel0|SQRT:sqrt0|altsqrt:altsqrt_component"
Info (12128): Elaborating entity "dffpipe" for hierarchy "Sobel:sobel0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[9]"
Info (12131): Elaborated megafunction instantiation "Sobel:sobel0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[9]", which is child of megafunction instantiation "Sobel:sobel0|SQRT:sqrt0|altsqrt:altsqrt_component"
Info (12128): Elaborating entity "dffpipe" for hierarchy "Sobel:sobel0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[8]"
Info (12131): Elaborated megafunction instantiation "Sobel:sobel0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[8]", which is child of megafunction instantiation "Sobel:sobel0|SQRT:sqrt0|altsqrt:altsqrt_component"
Info (12128): Elaborating entity "dffpipe" for hierarchy "Sobel:sobel0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[7]"
Info (12131): Elaborated megafunction instantiation "Sobel:sobel0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[7]", which is child of megafunction instantiation "Sobel:sobel0|SQRT:sqrt0|altsqrt:altsqrt_component"
Info (12128): Elaborating entity "dffpipe" for hierarchy "Sobel:sobel0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[6]"
Info (12131): Elaborated megafunction instantiation "Sobel:sobel0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[6]", which is child of megafunction instantiation "Sobel:sobel0|SQRT:sqrt0|altsqrt:altsqrt_component"
Info (12128): Elaborating entity "dffpipe" for hierarchy "Sobel:sobel0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[5]"
Info (12131): Elaborated megafunction instantiation "Sobel:sobel0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[5]", which is child of megafunction instantiation "Sobel:sobel0|SQRT:sqrt0|altsqrt:altsqrt_component"
Info (12128): Elaborating entity "dffpipe" for hierarchy "Sobel:sobel0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[4]"
Info (12131): Elaborated megafunction instantiation "Sobel:sobel0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[4]", which is child of megafunction instantiation "Sobel:sobel0|SQRT:sqrt0|altsqrt:altsqrt_component"
Info (12128): Elaborating entity "dffpipe" for hierarchy "Sobel:sobel0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[3]"
Info (12131): Elaborated megafunction instantiation "Sobel:sobel0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[3]", which is child of megafunction instantiation "Sobel:sobel0|SQRT:sqrt0|altsqrt:altsqrt_component"
Info (12128): Elaborating entity "dffpipe" for hierarchy "Sobel:sobel0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[2]"
Info (12131): Elaborated megafunction instantiation "Sobel:sobel0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[2]", which is child of megafunction instantiation "Sobel:sobel0|SQRT:sqrt0|altsqrt:altsqrt_component"
Info (12128): Elaborating entity "dffpipe" for hierarchy "Sobel:sobel0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[1]"
Info (12131): Elaborated megafunction instantiation "Sobel:sobel0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[1]", which is child of megafunction instantiation "Sobel:sobel0|SQRT:sqrt0|altsqrt:altsqrt_component"
Info (12128): Elaborating entity "dffpipe" for hierarchy "Sobel:sobel0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[0]"
Info (12131): Elaborated megafunction instantiation "Sobel:sobel0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:b_dffe[0]", which is child of megafunction instantiation "Sobel:sobel0|SQRT:sqrt0|altsqrt:altsqrt_component"
Info (12128): Elaborating entity "dffpipe" for hierarchy "Sobel:sobel0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[15]"
Info (12131): Elaborated megafunction instantiation "Sobel:sobel0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[15]", which is child of megafunction instantiation "Sobel:sobel0|SQRT:sqrt0|altsqrt:altsqrt_component"
Info (12128): Elaborating entity "dffpipe" for hierarchy "Sobel:sobel0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[14]"
Info (12131): Elaborated megafunction instantiation "Sobel:sobel0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[14]", which is child of megafunction instantiation "Sobel:sobel0|SQRT:sqrt0|altsqrt:altsqrt_component"
Info (12128): Elaborating entity "dffpipe" for hierarchy "Sobel:sobel0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[13]"
Info (12131): Elaborated megafunction instantiation "Sobel:sobel0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[13]", which is child of megafunction instantiation "Sobel:sobel0|SQRT:sqrt0|altsqrt:altsqrt_component"
Info (12128): Elaborating entity "dffpipe" for hierarchy "Sobel:sobel0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[12]"
Info (12131): Elaborated megafunction instantiation "Sobel:sobel0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[12]", which is child of megafunction instantiation "Sobel:sobel0|SQRT:sqrt0|altsqrt:altsqrt_component"
Info (12128): Elaborating entity "dffpipe" for hierarchy "Sobel:sobel0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]"
Info (12131): Elaborated megafunction instantiation "Sobel:sobel0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[11]", which is child of megafunction instantiation "Sobel:sobel0|SQRT:sqrt0|altsqrt:altsqrt_component"
Info (12128): Elaborating entity "dffpipe" for hierarchy "Sobel:sobel0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[10]"
Info (12131): Elaborated megafunction instantiation "Sobel:sobel0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[10]", which is child of megafunction instantiation "Sobel:sobel0|SQRT:sqrt0|altsqrt:altsqrt_component"
Info (12128): Elaborating entity "dffpipe" for hierarchy "Sobel:sobel0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[9]"
Info (12131): Elaborated megafunction instantiation "Sobel:sobel0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[9]", which is child of megafunction instantiation "Sobel:sobel0|SQRT:sqrt0|altsqrt:altsqrt_component"
Info (12128): Elaborating entity "dffpipe" for hierarchy "Sobel:sobel0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[8]"
Info (12131): Elaborated megafunction instantiation "Sobel:sobel0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[8]", which is child of megafunction instantiation "Sobel:sobel0|SQRT:sqrt0|altsqrt:altsqrt_component"
Info (12128): Elaborating entity "dffpipe" for hierarchy "Sobel:sobel0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[7]"
Info (12131): Elaborated megafunction instantiation "Sobel:sobel0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[7]", which is child of megafunction instantiation "Sobel:sobel0|SQRT:sqrt0|altsqrt:altsqrt_component"
Info (12128): Elaborating entity "dffpipe" for hierarchy "Sobel:sobel0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[6]"
Info (12131): Elaborated megafunction instantiation "Sobel:sobel0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[6]", which is child of megafunction instantiation "Sobel:sobel0|SQRT:sqrt0|altsqrt:altsqrt_component"
Info (12128): Elaborating entity "dffpipe" for hierarchy "Sobel:sobel0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[5]"
Info (12131): Elaborated megafunction instantiation "Sobel:sobel0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[5]", which is child of megafunction instantiation "Sobel:sobel0|SQRT:sqrt0|altsqrt:altsqrt_component"
Info (12128): Elaborating entity "dffpipe" for hierarchy "Sobel:sobel0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[4]"
Info (12131): Elaborated megafunction instantiation "Sobel:sobel0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[4]", which is child of megafunction instantiation "Sobel:sobel0|SQRT:sqrt0|altsqrt:altsqrt_component"
Info (12128): Elaborating entity "dffpipe" for hierarchy "Sobel:sobel0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[3]"
Info (12131): Elaborated megafunction instantiation "Sobel:sobel0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[3]", which is child of megafunction instantiation "Sobel:sobel0|SQRT:sqrt0|altsqrt:altsqrt_component"
Info (12128): Elaborating entity "dffpipe" for hierarchy "Sobel:sobel0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[2]"
Info (12131): Elaborated megafunction instantiation "Sobel:sobel0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[2]", which is child of megafunction instantiation "Sobel:sobel0|SQRT:sqrt0|altsqrt:altsqrt_component"
Info (12128): Elaborating entity "dffpipe" for hierarchy "Sobel:sobel0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[1]"
Info (12131): Elaborated megafunction instantiation "Sobel:sobel0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[1]", which is child of megafunction instantiation "Sobel:sobel0|SQRT:sqrt0|altsqrt:altsqrt_component"
Info (12128): Elaborating entity "dffpipe" for hierarchy "Sobel:sobel0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[0]"
Info (12131): Elaborated megafunction instantiation "Sobel:sobel0|SQRT:sqrt0|altsqrt:altsqrt_component|dffpipe:r_dffe[0]", which is child of megafunction instantiation "Sobel:sobel0|SQRT:sqrt0|altsqrt:altsqrt_component"
Info (12128): Elaborating entity "VGA_Controller" for hierarchy "VGA_Controller:u1"
Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(138): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(141): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(144): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(201): truncated value with size 32 to match size of target (13)
Warning (10230): Verilog HDL assignment warning at VGA_Controller.v(227): truncated value with size 32 to match size of target (13)
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[0]"
        Warning (14320): Synthesized away node "Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[1]"
        Warning (14320): Synthesized away node "Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[2]"
        Warning (14320): Synthesized away node "Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3]"
        Warning (14320): Synthesized away node "Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[4]"
        Warning (14320): Synthesized away node "Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[5]"
        Warning (14320): Synthesized away node "Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[6]"
        Warning (14320): Synthesized away node "Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[7]"
        Warning (14320): Synthesized away node "Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[8]"
        Warning (14320): Synthesized away node "Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[9]"
        Warning (14320): Synthesized away node "Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[10]"
        Warning (14320): Synthesized away node "Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[11]"
        Warning (14320): Synthesized away node "Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[15]"
        Warning (14320): Synthesized away node "Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[0]"
        Warning (14320): Synthesized away node "Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[1]"
        Warning (14320): Synthesized away node "Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[2]"
        Warning (14320): Synthesized away node "Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[3]"
        Warning (14320): Synthesized away node "Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[4]"
        Warning (14320): Synthesized away node "Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[5]"
        Warning (14320): Synthesized away node "Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[6]"
        Warning (14320): Synthesized away node "Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[7]"
        Warning (14320): Synthesized away node "Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[8]"
        Warning (14320): Synthesized away node "Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[9]"
        Warning (14320): Synthesized away node "Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|altsyncram_sj31:fifo_ram|q_b[15]"
Info (13014): Ignored 359 buffer(s)
    Info (13016): Ignored 15 CARRY_SUM buffer(s)
    Info (13019): Ignored 344 SOFT buffer(s)
Info (13005): Duplicate registers merged to single register
Info (13005): Duplicate registers merged to single register
Info (278001): Inferred 2 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Sobel:sobel0|Mult1"
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "Sobel:sobel0|Mult0"
Info (12130): Elaborated megafunction instantiation "Sobel:sobel0|lpm_mult:Mult1"
Info (12133): Instantiated megafunction "Sobel:sobel0|lpm_mult:Mult1" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "20"
    Info (12134): Parameter "LPM_WIDTHB" = "20"
    Info (12134): Parameter "LPM_WIDTHP" = "40"
    Info (12134): Parameter "LPM_WIDTHR" = "40"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_rct.tdf
    Info (12023): Found entity 1: mult_rct
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following DSP element node(s):
        Warning (14320): Synthesized away node "Sobel:sobel0|lpm_mult:Mult0|mult_rct:auto_generated|mac_mult7"
        Warning (14320): Synthesized away node "Sobel:sobel0|lpm_mult:Mult0|mult_rct:auto_generated|mac_out8"
        Warning (14320): Synthesized away node "Sobel:sobel0|lpm_mult:Mult1|mult_rct:auto_generated|mac_mult7"
        Warning (14320): Synthesized away node "Sobel:sobel0|lpm_mult:Mult1|mult_rct:auto_generated|mac_out8"
Warning (12241): 8 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13014): Ignored 24 buffer(s)
    Info (13019): Ignored 24 SOFT buffer(s)
Warning (13039): The following bidir pins have no drivers
    Warning (13040): Bidir "EX_IO[0]" has no driver
    Warning (13040): Bidir "EX_IO[1]" has no driver
    Warning (13040): Bidir "EX_IO[2]" has no driver
    Warning (13040): Bidir "EX_IO[3]" has no driver
    Warning (13040): Bidir "EX_IO[4]" has no driver
    Warning (13040): Bidir "EX_IO[5]" has no driver
    Warning (13040): Bidir "EX_IO[6]" has no driver
    Warning (13040): Bidir "LCD_DATA[0]" has no driver
    Warning (13040): Bidir "LCD_DATA[1]" has no driver
    Warning (13040): Bidir "LCD_DATA[2]" has no driver
    Warning (13040): Bidir "LCD_DATA[3]" has no driver
    Warning (13040): Bidir "LCD_DATA[4]" has no driver
    Warning (13040): Bidir "LCD_DATA[5]" has no driver
    Warning (13040): Bidir "LCD_DATA[6]" has no driver
    Warning (13040): Bidir "LCD_DATA[7]" has no driver
    Warning (13040): Bidir "PS2_CLK" has no driver
    Warning (13040): Bidir "PS2_CLK2" has no driver
    Warning (13040): Bidir "PS2_DAT" has no driver
    Warning (13040): Bidir "PS2_DAT2" has no driver
    Warning (13040): Bidir "SD_CMD" has no driver
    Warning (13040): Bidir "SD_DAT[0]" has no driver
    Warning (13040): Bidir "SD_DAT[1]" has no driver
    Warning (13040): Bidir "SD_DAT[2]" has no driver
    Warning (13040): Bidir "SD_DAT[3]" has no driver
    Warning (13040): Bidir "AUD_ADCLRCK" has no driver
    Warning (13040): Bidir "AUD_BCLK" has no driver
    Warning (13040): Bidir "AUD_DACLRCK" has no driver
    Warning (13040): Bidir "EEP_I2C_SDAT" has no driver
    Warning (13040): Bidir "I2C_SDAT" has no driver
    Warning (13040): Bidir "ENET0_MDIO" has no driver
    Warning (13040): Bidir "ENET1_MDIO" has no driver
    Warning (13040): Bidir "OTG_DATA[0]" has no driver
    Warning (13040): Bidir "OTG_DATA[1]" has no driver
    Warning (13040): Bidir "OTG_DATA[2]" has no driver
    Warning (13040): Bidir "OTG_DATA[3]" has no driver
    Warning (13040): Bidir "OTG_DATA[4]" has no driver
    Warning (13040): Bidir "OTG_DATA[5]" has no driver
    Warning (13040): Bidir "OTG_DATA[6]" has no driver
    Warning (13040): Bidir "OTG_DATA[7]" has no driver
    Warning (13040): Bidir "OTG_DATA[8]" has no driver
    Warning (13040): Bidir "OTG_DATA[9]" has no driver
    Warning (13040): Bidir "OTG_DATA[10]" has no driver
    Warning (13040): Bidir "OTG_DATA[11]" has no driver
    Warning (13040): Bidir "OTG_DATA[12]" has no driver
    Warning (13040): Bidir "OTG_DATA[13]" has no driver
    Warning (13040): Bidir "OTG_DATA[14]" has no driver
    Warning (13040): Bidir "OTG_DATA[15]" has no driver
    Warning (13040): Bidir "OTG_FSPEED" has no driver
    Warning (13040): Bidir "OTG_LSPEED" has no driver
    Warning (13040): Bidir "SRAM_DQ[0]" has no driver
    Warning (13040): Bidir "SRAM_DQ[1]" has no driver
    Warning (13040): Bidir "SRAM_DQ[2]" has no driver
    Warning (13040): Bidir "SRAM_DQ[3]" has no driver
    Warning (13040): Bidir "SRAM_DQ[4]" has no driver
    Warning (13040): Bidir "SRAM_DQ[5]" has no driver
    Warning (13040): Bidir "SRAM_DQ[6]" has no driver
    Warning (13040): Bidir "SRAM_DQ[7]" has no driver
    Warning (13040): Bidir "SRAM_DQ[8]" has no driver
    Warning (13040): Bidir "SRAM_DQ[9]" has no driver
    Warning (13040): Bidir "SRAM_DQ[10]" has no driver
    Warning (13040): Bidir "SRAM_DQ[11]" has no driver
    Warning (13040): Bidir "SRAM_DQ[12]" has no driver
    Warning (13040): Bidir "SRAM_DQ[13]" has no driver
    Warning (13040): Bidir "SRAM_DQ[14]" has no driver
    Warning (13040): Bidir "SRAM_DQ[15]" has no driver
    Warning (13040): Bidir "FL_DQ[0]" has no driver
    Warning (13040): Bidir "FL_DQ[1]" has no driver
    Warning (13040): Bidir "FL_DQ[2]" has no driver
    Warning (13040): Bidir "FL_DQ[3]" has no driver
    Warning (13040): Bidir "FL_DQ[4]" has no driver
    Warning (13040): Bidir "FL_DQ[5]" has no driver
    Warning (13040): Bidir "FL_DQ[6]" has no driver
    Warning (13040): Bidir "FL_DQ[7]" has no driver
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "SMA_CLKOUT" is stuck at GND
    Warning (13410): Pin "LCD_BLON" is stuck at GND
    Warning (13410): Pin "LCD_EN" is stuck at GND
    Warning (13410): Pin "LCD_ON" is stuck at GND
    Warning (13410): Pin "LCD_RS" is stuck at GND
    Warning (13410): Pin "LCD_RW" is stuck at GND
    Warning (13410): Pin "UART_CTS" is stuck at GND
    Warning (13410): Pin "SD_CLK" is stuck at GND
    Warning (13410): Pin "VGA_SYNC_N" is stuck at GND
    Warning (13410): Pin "AUD_DACDAT" is stuck at GND
    Warning (13410): Pin "AUD_XCK" is stuck at GND
    Warning (13410): Pin "EEP_I2C_SCLK" is stuck at GND
    Warning (13410): Pin "I2C_SCLK" is stuck at GND
    Warning (13410): Pin "ENET0_GTX_CLK" is stuck at GND
    Warning (13410): Pin "ENET0_MDC" is stuck at GND
    Warning (13410): Pin "ENET0_RST_N" is stuck at GND
    Warning (13410): Pin "ENET0_TX_DATA[0]" is stuck at GND
    Warning (13410): Pin "ENET0_TX_DATA[1]" is stuck at GND
    Warning (13410): Pin "ENET0_TX_DATA[2]" is stuck at GND
    Warning (13410): Pin "ENET0_TX_DATA[3]" is stuck at GND
    Warning (13410): Pin "ENET0_TX_EN" is stuck at GND
    Warning (13410): Pin "ENET0_TX_ER" is stuck at GND
    Warning (13410): Pin "ENET1_GTX_CLK" is stuck at GND
    Warning (13410): Pin "ENET1_MDC" is stuck at GND
    Warning (13410): Pin "ENET1_RST_N" is stuck at GND
    Warning (13410): Pin "ENET1_TX_DATA[0]" is stuck at GND
    Warning (13410): Pin "ENET1_TX_DATA[1]" is stuck at GND
    Warning (13410): Pin "ENET1_TX_DATA[2]" is stuck at GND
    Warning (13410): Pin "ENET1_TX_DATA[3]" is stuck at GND
    Warning (13410): Pin "ENET1_TX_EN" is stuck at GND
    Warning (13410): Pin "ENET1_TX_ER" is stuck at GND
    Warning (13410): Pin "TD_RESET_N" is stuck at GND
    Warning (13410): Pin "OTG_ADDR[0]" is stuck at GND
    Warning (13410): Pin "OTG_ADDR[1]" is stuck at GND
    Warning (13410): Pin "OTG_CS_N" is stuck at GND
    Warning (13410): Pin "OTG_DACK_N[0]" is stuck at GND
    Warning (13410): Pin "OTG_DACK_N[1]" is stuck at GND
    Warning (13410): Pin "OTG_RD_N" is stuck at GND
    Warning (13410): Pin "OTG_RST_N" is stuck at GND
    Warning (13410): Pin "OTG_WE_N" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[12]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[0]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[1]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[2]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[3]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[4]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[5]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[6]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[7]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[8]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[9]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[10]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[11]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[12]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[13]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[14]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[15]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[16]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[17]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[18]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[19]" is stuck at GND
    Warning (13410): Pin "SRAM_CE_N" is stuck at GND
    Warning (13410): Pin "SRAM_LB_N" is stuck at GND
    Warning (13410): Pin "SRAM_OE_N" is stuck at GND
    Warning (13410): Pin "SRAM_UB_N" is stuck at GND
    Warning (13410): Pin "SRAM_WE_N" is stuck at GND
    Warning (13410): Pin "FL_ADDR[0]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[1]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[2]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[3]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[4]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[5]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[6]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[7]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[8]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[9]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[10]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[11]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[12]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[13]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[14]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[15]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[16]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[17]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[18]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[19]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[20]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[21]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[22]" is stuck at GND
    Warning (13410): Pin "FL_CE_N" is stuck at GND
    Warning (13410): Pin "FL_OE_N" is stuck at GND
    Warning (13410): Pin "FL_RST_N" is stuck at GND
    Warning (13410): Pin "FL_WE_N" is stuck at GND
    Warning (13410): Pin "FL_WP_N" is stuck at GND
    Warning (13410): Pin "D5M_TRIGGER" is stuck at VCC
Info (286030): Timing-Driven Synthesis is running
Info (17049): 34 registers lost all their fanouts during netlist optimizations. The first 34 are displayed below.
    Info (17050): Register "Sdram_Control:u7|mDATAOUT[0]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "Sdram_Control:u7|mDATAOUT[16]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "Sdram_Control:u7|mDATAOUT[1]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "Sdram_Control:u7|mDATAOUT[17]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "Sdram_Control:u7|mDATAOUT[2]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "Sdram_Control:u7|mDATAOUT[18]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "Sdram_Control:u7|mDATAOUT[3]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "Sdram_Control:u7|mDATAOUT[19]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "Sdram_Control:u7|mDATAOUT[4]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "Sdram_Control:u7|mDATAOUT[20]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "Sdram_Control:u7|mDATAOUT[5]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "Sdram_Control:u7|mDATAOUT[21]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "Sdram_Control:u7|mDATAOUT[6]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "Sdram_Control:u7|mDATAOUT[22]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "Sdram_Control:u7|mDATAOUT[7]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "Sdram_Control:u7|mDATAOUT[23]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "Sdram_Control:u7|mDATAOUT[8]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "Sdram_Control:u7|mDATAOUT[24]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "Sdram_Control:u7|mDATAOUT[9]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "Sdram_Control:u7|mDATAOUT[25]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "Sdram_Control:u7|mDATAOUT[15]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "Sdram_Control:u7|mDATAOUT[31]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "Sobel:sobel0|PA_3:pa1|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe61" lost all its fanouts during netlist optimizations.
    Info (17050): Register "Sobel:sobel0|PA_3:pa0|parallel_add:parallel_add_component|par_add_o9f:auto_generated|dffe61" lost all its fanouts during netlist optimizations.
    Info (17050): Register "Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[8]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[8]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[8]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_dih1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[8]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[8]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[8]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[8]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_lhh1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[8]" lost all its fanouts during netlist optimizations.
    Info (17050): Register "I2C_CCD_Config:u8|mSetup_ST~9" lost all its fanouts during netlist optimizations.
    Info (17050): Register "I2C_CCD_Config:u8|mSetup_ST~10" lost all its fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file /home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/DE2_115_CAMERA.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding node "sdram_pll:u6|altpll:altpll_component|altpll_f423:auto_generated|pll1"
Warning (15899): PLL "sdram_pll:u6|altpll:altpll_component|altpll_f423:auto_generated|pll1" has parameters clk3_multiply_by and clk3_divide_by specified but port CLK[3] is not connected
Warning (21074): Design contains 49 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "CLOCK_50"
    Warning (15610): No output dependent on input pin "CLOCK3_50"
    Warning (15610): No output dependent on input pin "SMA_CLKIN"
    Warning (15610): No output dependent on input pin "UART_RTS"
    Warning (15610): No output dependent on input pin "SD_WP_N"
    Warning (15610): No output dependent on input pin "AUD_ADCDAT"
    Warning (15610): No output dependent on input pin "ENET0_INT_N"
    Warning (15610): No output dependent on input pin "ENET0_LINK100"
    Warning (15610): No output dependent on input pin "ENET0_RX_CLK"
    Warning (15610): No output dependent on input pin "ENET0_RX_COL"
    Warning (15610): No output dependent on input pin "ENET0_RX_CRS"
    Warning (15610): No output dependent on input pin "ENET0_RX_DATA[0]"
    Warning (15610): No output dependent on input pin "ENET0_RX_DATA[1]"
    Warning (15610): No output dependent on input pin "ENET0_RX_DATA[2]"
    Warning (15610): No output dependent on input pin "ENET0_RX_DATA[3]"
    Warning (15610): No output dependent on input pin "ENET0_RX_DV"
    Warning (15610): No output dependent on input pin "ENET0_RX_ER"
    Warning (15610): No output dependent on input pin "ENET0_TX_CLK"
    Warning (15610): No output dependent on input pin "ENETCLK_25"
    Warning (15610): No output dependent on input pin "ENET1_INT_N"
    Warning (15610): No output dependent on input pin "ENET1_LINK100"
    Warning (15610): No output dependent on input pin "ENET1_RX_CLK"
    Warning (15610): No output dependent on input pin "ENET1_RX_COL"
    Warning (15610): No output dependent on input pin "ENET1_RX_CRS"
    Warning (15610): No output dependent on input pin "ENET1_RX_DATA[0]"
    Warning (15610): No output dependent on input pin "ENET1_RX_DATA[1]"
    Warning (15610): No output dependent on input pin "ENET1_RX_DATA[2]"
    Warning (15610): No output dependent on input pin "ENET1_RX_DATA[3]"
    Warning (15610): No output dependent on input pin "ENET1_RX_DV"
    Warning (15610): No output dependent on input pin "ENET1_RX_ER"
    Warning (15610): No output dependent on input pin "ENET1_TX_CLK"
    Warning (15610): No output dependent on input pin "TD_CLK27"
    Warning (15610): No output dependent on input pin "TD_DATA[0]"
    Warning (15610): No output dependent on input pin "TD_DATA[1]"
    Warning (15610): No output dependent on input pin "TD_DATA[2]"
    Warning (15610): No output dependent on input pin "TD_DATA[3]"
    Warning (15610): No output dependent on input pin "TD_DATA[4]"
    Warning (15610): No output dependent on input pin "TD_DATA[5]"
    Warning (15610): No output dependent on input pin "TD_DATA[6]"
    Warning (15610): No output dependent on input pin "TD_DATA[7]"
    Warning (15610): No output dependent on input pin "TD_HS"
    Warning (15610): No output dependent on input pin "TD_VS"
    Warning (15610): No output dependent on input pin "OTG_DREQ[0]"
    Warning (15610): No output dependent on input pin "OTG_DREQ[1]"
    Warning (15610): No output dependent on input pin "OTG_INT[0]"
    Warning (15610): No output dependent on input pin "OTG_INT[1]"
    Warning (15610): No output dependent on input pin "IRDA_RXD"
    Warning (15610): No output dependent on input pin "FL_RY"
    Warning (15610): No output dependent on input pin "D5M_STROBE"
Info (21057): Implemented 3098 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 88 input pins
    Info (21059): Implemented 234 output pins
    Info (21060): Implemented 106 bidirectional pins
    Info (21061): Implemented 2539 logic cells
    Info (21064): Implemented 100 RAM segments
    Info (21065): Implemented 1 PLLs
    Info (21062): Implemented 30 DSP elements
Info: Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 342 warnings
    Info: Peak virtual memory: 347 megabytes
    Info: Processing ended: Wed May 16 23:50:52 2012
    Info: Elapsed time: 00:00:35
    Info: Total CPU time (on all processors): 00:00:32


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in /home/raul/vhdl4fun/myhdl/sobel/THDB_D5M_CD/Demonstration/DE2_115_CAMERA/DE2_115_CAMERA.map.smsg.


