

================================================================
== Vivado HLS Report for 'relu_array_array_ap_fixed_16u_relu_config11_s'
================================================================
* Date:           Tue Jul 20 16:25:52 2021

* Version:        2019.2 (Build 2698951 on Thu Oct 24 19:15:34 MDT 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtex7
* Target device:  xc7vx690t-ffg1761-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 3.843 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |        1|        1| 5.000 ns | 5.000 ns |    1|    1| function |
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|     474|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      -|       -|       -|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|     306|    -|
|Register         |        -|      -|     260|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|      0|     260|     780|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |     2940|   3600|  866400|  433200|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |io_acc_block_signal_op3           |    and   |      0|  0|   2|           1|           1|
    |io_acc_block_signal_op87          |    and   |      0|  0|   2|           1|           1|
    |icmp_ln1494_10_fu_682_p2          |   icmp   |      0|  0|  13|          16|           1|
    |icmp_ln1494_11_fu_687_p2          |   icmp   |      0|  0|  13|          16|           1|
    |icmp_ln1494_12_fu_692_p2          |   icmp   |      0|  0|  13|          16|           1|
    |icmp_ln1494_13_fu_697_p2          |   icmp   |      0|  0|  13|          16|           1|
    |icmp_ln1494_14_fu_702_p2          |   icmp   |      0|  0|  13|          16|           1|
    |icmp_ln1494_15_fu_707_p2          |   icmp   |      0|  0|  13|          16|           1|
    |icmp_ln1494_1_fu_637_p2           |   icmp   |      0|  0|  13|          16|           1|
    |icmp_ln1494_2_fu_642_p2           |   icmp   |      0|  0|  13|          16|           1|
    |icmp_ln1494_3_fu_647_p2           |   icmp   |      0|  0|  13|          16|           1|
    |icmp_ln1494_4_fu_652_p2           |   icmp   |      0|  0|  13|          16|           1|
    |icmp_ln1494_5_fu_657_p2           |   icmp   |      0|  0|  13|          16|           1|
    |icmp_ln1494_6_fu_662_p2           |   icmp   |      0|  0|  13|          16|           1|
    |icmp_ln1494_7_fu_667_p2           |   icmp   |      0|  0|  13|          16|           1|
    |icmp_ln1494_8_fu_672_p2           |   icmp   |      0|  0|  13|          16|           1|
    |icmp_ln1494_9_fu_677_p2           |   icmp   |      0|  0|  13|          16|           1|
    |icmp_ln1494_fu_632_p2             |   icmp   |      0|  0|  13|          16|           1|
    |ap_block_pp0_stage0_01001         |    or    |      0|  0|   2|           1|           1|
    |ap_block_state1_pp0_stage0_iter0  |    or    |      0|  0|   2|           1|           1|
    |res_V_data_0_V_din                |  select  |      0|  0|  16|           1|          16|
    |res_V_data_10_V_din               |  select  |      0|  0|  16|           1|          16|
    |res_V_data_11_V_din               |  select  |      0|  0|  16|           1|          16|
    |res_V_data_12_V_din               |  select  |      0|  0|  16|           1|          16|
    |res_V_data_13_V_din               |  select  |      0|  0|  16|           1|          16|
    |res_V_data_14_V_din               |  select  |      0|  0|  16|           1|          16|
    |res_V_data_15_V_din               |  select  |      0|  0|  16|           1|          16|
    |res_V_data_1_V_din                |  select  |      0|  0|  16|           1|          16|
    |res_V_data_2_V_din                |  select  |      0|  0|  16|           1|          16|
    |res_V_data_3_V_din                |  select  |      0|  0|  16|           1|          16|
    |res_V_data_4_V_din                |  select  |      0|  0|  16|           1|          16|
    |res_V_data_5_V_din                |  select  |      0|  0|  16|           1|          16|
    |res_V_data_6_V_din                |  select  |      0|  0|  16|           1|          16|
    |res_V_data_7_V_din                |  select  |      0|  0|  16|           1|          16|
    |res_V_data_8_V_din                |  select  |      0|  0|  16|           1|          16|
    |res_V_data_9_V_din                |  select  |      0|  0|  16|           1|          16|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 474|         277|         278|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------+----+-----------+-----+-----------+
    |          Name          | LUT| Input Size| Bits| Total Bits|
    +------------------------+----+-----------+-----+-----------+
    |ap_done                 |   9|          2|    1|          2|
    |data_V_data_0_V_blk_n   |   9|          2|    1|          2|
    |data_V_data_10_V_blk_n  |   9|          2|    1|          2|
    |data_V_data_11_V_blk_n  |   9|          2|    1|          2|
    |data_V_data_12_V_blk_n  |   9|          2|    1|          2|
    |data_V_data_13_V_blk_n  |   9|          2|    1|          2|
    |data_V_data_14_V_blk_n  |   9|          2|    1|          2|
    |data_V_data_15_V_blk_n  |   9|          2|    1|          2|
    |data_V_data_1_V_blk_n   |   9|          2|    1|          2|
    |data_V_data_2_V_blk_n   |   9|          2|    1|          2|
    |data_V_data_3_V_blk_n   |   9|          2|    1|          2|
    |data_V_data_4_V_blk_n   |   9|          2|    1|          2|
    |data_V_data_5_V_blk_n   |   9|          2|    1|          2|
    |data_V_data_6_V_blk_n   |   9|          2|    1|          2|
    |data_V_data_7_V_blk_n   |   9|          2|    1|          2|
    |data_V_data_8_V_blk_n   |   9|          2|    1|          2|
    |data_V_data_9_V_blk_n   |   9|          2|    1|          2|
    |real_start              |   9|          2|    1|          2|
    |res_V_data_0_V_blk_n    |   9|          2|    1|          2|
    |res_V_data_10_V_blk_n   |   9|          2|    1|          2|
    |res_V_data_11_V_blk_n   |   9|          2|    1|          2|
    |res_V_data_12_V_blk_n   |   9|          2|    1|          2|
    |res_V_data_13_V_blk_n   |   9|          2|    1|          2|
    |res_V_data_14_V_blk_n   |   9|          2|    1|          2|
    |res_V_data_15_V_blk_n   |   9|          2|    1|          2|
    |res_V_data_1_V_blk_n    |   9|          2|    1|          2|
    |res_V_data_2_V_blk_n    |   9|          2|    1|          2|
    |res_V_data_3_V_blk_n    |   9|          2|    1|          2|
    |res_V_data_4_V_blk_n    |   9|          2|    1|          2|
    |res_V_data_5_V_blk_n    |   9|          2|    1|          2|
    |res_V_data_6_V_blk_n    |   9|          2|    1|          2|
    |res_V_data_7_V_blk_n    |   9|          2|    1|          2|
    |res_V_data_8_V_blk_n    |   9|          2|    1|          2|
    |res_V_data_9_V_blk_n    |   9|          2|    1|          2|
    +------------------------+----+-----------+-----+-----------+
    |Total                   | 306|         68|   34|         68|
    +------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |start_once_reg           |   1|   0|    1|          0|
    |tmp_data_V_0_reg_840     |  16|   0|   16|          0|
    |tmp_data_V_10_reg_900    |  16|   0|   16|          0|
    |tmp_data_V_11_reg_906    |  16|   0|   16|          0|
    |tmp_data_V_12_reg_912    |  16|   0|   16|          0|
    |tmp_data_V_13_reg_918    |  16|   0|   16|          0|
    |tmp_data_V_14_reg_924    |  16|   0|   16|          0|
    |tmp_data_V_15_reg_930    |  16|   0|   16|          0|
    |tmp_data_V_1_reg_846     |  16|   0|   16|          0|
    |tmp_data_V_2_reg_852     |  16|   0|   16|          0|
    |tmp_data_V_3_reg_858     |  16|   0|   16|          0|
    |tmp_data_V_4_reg_864     |  16|   0|   16|          0|
    |tmp_data_V_521_reg_870   |  16|   0|   16|          0|
    |tmp_data_V_6_reg_876     |  16|   0|   16|          0|
    |tmp_data_V_7_reg_882     |  16|   0|   16|          0|
    |tmp_data_V_8_reg_888     |  16|   0|   16|          0|
    |tmp_data_V_9_reg_894     |  16|   0|   16|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 260|   0|  260|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+-----------------------------------------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |                 Source Object                 |    C Type    |
+--------------------------+-----+-----+------------+-----------------------------------------------+--------------+
|ap_clk                    |  in |    1| ap_ctrl_hs | relu<array,array<ap_fixed,16u>,relu_config11> | return value |
|ap_rst                    |  in |    1| ap_ctrl_hs | relu<array,array<ap_fixed,16u>,relu_config11> | return value |
|ap_start                  |  in |    1| ap_ctrl_hs | relu<array,array<ap_fixed,16u>,relu_config11> | return value |
|start_full_n              |  in |    1| ap_ctrl_hs | relu<array,array<ap_fixed,16u>,relu_config11> | return value |
|ap_done                   | out |    1| ap_ctrl_hs | relu<array,array<ap_fixed,16u>,relu_config11> | return value |
|ap_continue               |  in |    1| ap_ctrl_hs | relu<array,array<ap_fixed,16u>,relu_config11> | return value |
|ap_idle                   | out |    1| ap_ctrl_hs | relu<array,array<ap_fixed,16u>,relu_config11> | return value |
|ap_ready                  | out |    1| ap_ctrl_hs | relu<array,array<ap_fixed,16u>,relu_config11> | return value |
|start_out                 | out |    1| ap_ctrl_hs | relu<array,array<ap_fixed,16u>,relu_config11> | return value |
|start_write               | out |    1| ap_ctrl_hs | relu<array,array<ap_fixed,16u>,relu_config11> | return value |
|data_V_data_0_V_dout      |  in |   16|   ap_fifo  |                data_V_data_0_V                |    pointer   |
|data_V_data_0_V_empty_n   |  in |    1|   ap_fifo  |                data_V_data_0_V                |    pointer   |
|data_V_data_0_V_read      | out |    1|   ap_fifo  |                data_V_data_0_V                |    pointer   |
|data_V_data_1_V_dout      |  in |   16|   ap_fifo  |                data_V_data_1_V                |    pointer   |
|data_V_data_1_V_empty_n   |  in |    1|   ap_fifo  |                data_V_data_1_V                |    pointer   |
|data_V_data_1_V_read      | out |    1|   ap_fifo  |                data_V_data_1_V                |    pointer   |
|data_V_data_2_V_dout      |  in |   16|   ap_fifo  |                data_V_data_2_V                |    pointer   |
|data_V_data_2_V_empty_n   |  in |    1|   ap_fifo  |                data_V_data_2_V                |    pointer   |
|data_V_data_2_V_read      | out |    1|   ap_fifo  |                data_V_data_2_V                |    pointer   |
|data_V_data_3_V_dout      |  in |   16|   ap_fifo  |                data_V_data_3_V                |    pointer   |
|data_V_data_3_V_empty_n   |  in |    1|   ap_fifo  |                data_V_data_3_V                |    pointer   |
|data_V_data_3_V_read      | out |    1|   ap_fifo  |                data_V_data_3_V                |    pointer   |
|data_V_data_4_V_dout      |  in |   16|   ap_fifo  |                data_V_data_4_V                |    pointer   |
|data_V_data_4_V_empty_n   |  in |    1|   ap_fifo  |                data_V_data_4_V                |    pointer   |
|data_V_data_4_V_read      | out |    1|   ap_fifo  |                data_V_data_4_V                |    pointer   |
|data_V_data_5_V_dout      |  in |   16|   ap_fifo  |                data_V_data_5_V                |    pointer   |
|data_V_data_5_V_empty_n   |  in |    1|   ap_fifo  |                data_V_data_5_V                |    pointer   |
|data_V_data_5_V_read      | out |    1|   ap_fifo  |                data_V_data_5_V                |    pointer   |
|data_V_data_6_V_dout      |  in |   16|   ap_fifo  |                data_V_data_6_V                |    pointer   |
|data_V_data_6_V_empty_n   |  in |    1|   ap_fifo  |                data_V_data_6_V                |    pointer   |
|data_V_data_6_V_read      | out |    1|   ap_fifo  |                data_V_data_6_V                |    pointer   |
|data_V_data_7_V_dout      |  in |   16|   ap_fifo  |                data_V_data_7_V                |    pointer   |
|data_V_data_7_V_empty_n   |  in |    1|   ap_fifo  |                data_V_data_7_V                |    pointer   |
|data_V_data_7_V_read      | out |    1|   ap_fifo  |                data_V_data_7_V                |    pointer   |
|data_V_data_8_V_dout      |  in |   16|   ap_fifo  |                data_V_data_8_V                |    pointer   |
|data_V_data_8_V_empty_n   |  in |    1|   ap_fifo  |                data_V_data_8_V                |    pointer   |
|data_V_data_8_V_read      | out |    1|   ap_fifo  |                data_V_data_8_V                |    pointer   |
|data_V_data_9_V_dout      |  in |   16|   ap_fifo  |                data_V_data_9_V                |    pointer   |
|data_V_data_9_V_empty_n   |  in |    1|   ap_fifo  |                data_V_data_9_V                |    pointer   |
|data_V_data_9_V_read      | out |    1|   ap_fifo  |                data_V_data_9_V                |    pointer   |
|data_V_data_10_V_dout     |  in |   16|   ap_fifo  |                data_V_data_10_V               |    pointer   |
|data_V_data_10_V_empty_n  |  in |    1|   ap_fifo  |                data_V_data_10_V               |    pointer   |
|data_V_data_10_V_read     | out |    1|   ap_fifo  |                data_V_data_10_V               |    pointer   |
|data_V_data_11_V_dout     |  in |   16|   ap_fifo  |                data_V_data_11_V               |    pointer   |
|data_V_data_11_V_empty_n  |  in |    1|   ap_fifo  |                data_V_data_11_V               |    pointer   |
|data_V_data_11_V_read     | out |    1|   ap_fifo  |                data_V_data_11_V               |    pointer   |
|data_V_data_12_V_dout     |  in |   16|   ap_fifo  |                data_V_data_12_V               |    pointer   |
|data_V_data_12_V_empty_n  |  in |    1|   ap_fifo  |                data_V_data_12_V               |    pointer   |
|data_V_data_12_V_read     | out |    1|   ap_fifo  |                data_V_data_12_V               |    pointer   |
|data_V_data_13_V_dout     |  in |   16|   ap_fifo  |                data_V_data_13_V               |    pointer   |
|data_V_data_13_V_empty_n  |  in |    1|   ap_fifo  |                data_V_data_13_V               |    pointer   |
|data_V_data_13_V_read     | out |    1|   ap_fifo  |                data_V_data_13_V               |    pointer   |
|data_V_data_14_V_dout     |  in |   16|   ap_fifo  |                data_V_data_14_V               |    pointer   |
|data_V_data_14_V_empty_n  |  in |    1|   ap_fifo  |                data_V_data_14_V               |    pointer   |
|data_V_data_14_V_read     | out |    1|   ap_fifo  |                data_V_data_14_V               |    pointer   |
|data_V_data_15_V_dout     |  in |   16|   ap_fifo  |                data_V_data_15_V               |    pointer   |
|data_V_data_15_V_empty_n  |  in |    1|   ap_fifo  |                data_V_data_15_V               |    pointer   |
|data_V_data_15_V_read     | out |    1|   ap_fifo  |                data_V_data_15_V               |    pointer   |
|res_V_data_0_V_din        | out |   16|   ap_fifo  |                 res_V_data_0_V                |    pointer   |
|res_V_data_0_V_full_n     |  in |    1|   ap_fifo  |                 res_V_data_0_V                |    pointer   |
|res_V_data_0_V_write      | out |    1|   ap_fifo  |                 res_V_data_0_V                |    pointer   |
|res_V_data_1_V_din        | out |   16|   ap_fifo  |                 res_V_data_1_V                |    pointer   |
|res_V_data_1_V_full_n     |  in |    1|   ap_fifo  |                 res_V_data_1_V                |    pointer   |
|res_V_data_1_V_write      | out |    1|   ap_fifo  |                 res_V_data_1_V                |    pointer   |
|res_V_data_2_V_din        | out |   16|   ap_fifo  |                 res_V_data_2_V                |    pointer   |
|res_V_data_2_V_full_n     |  in |    1|   ap_fifo  |                 res_V_data_2_V                |    pointer   |
|res_V_data_2_V_write      | out |    1|   ap_fifo  |                 res_V_data_2_V                |    pointer   |
|res_V_data_3_V_din        | out |   16|   ap_fifo  |                 res_V_data_3_V                |    pointer   |
|res_V_data_3_V_full_n     |  in |    1|   ap_fifo  |                 res_V_data_3_V                |    pointer   |
|res_V_data_3_V_write      | out |    1|   ap_fifo  |                 res_V_data_3_V                |    pointer   |
|res_V_data_4_V_din        | out |   16|   ap_fifo  |                 res_V_data_4_V                |    pointer   |
|res_V_data_4_V_full_n     |  in |    1|   ap_fifo  |                 res_V_data_4_V                |    pointer   |
|res_V_data_4_V_write      | out |    1|   ap_fifo  |                 res_V_data_4_V                |    pointer   |
|res_V_data_5_V_din        | out |   16|   ap_fifo  |                 res_V_data_5_V                |    pointer   |
|res_V_data_5_V_full_n     |  in |    1|   ap_fifo  |                 res_V_data_5_V                |    pointer   |
|res_V_data_5_V_write      | out |    1|   ap_fifo  |                 res_V_data_5_V                |    pointer   |
|res_V_data_6_V_din        | out |   16|   ap_fifo  |                 res_V_data_6_V                |    pointer   |
|res_V_data_6_V_full_n     |  in |    1|   ap_fifo  |                 res_V_data_6_V                |    pointer   |
|res_V_data_6_V_write      | out |    1|   ap_fifo  |                 res_V_data_6_V                |    pointer   |
|res_V_data_7_V_din        | out |   16|   ap_fifo  |                 res_V_data_7_V                |    pointer   |
|res_V_data_7_V_full_n     |  in |    1|   ap_fifo  |                 res_V_data_7_V                |    pointer   |
|res_V_data_7_V_write      | out |    1|   ap_fifo  |                 res_V_data_7_V                |    pointer   |
|res_V_data_8_V_din        | out |   16|   ap_fifo  |                 res_V_data_8_V                |    pointer   |
|res_V_data_8_V_full_n     |  in |    1|   ap_fifo  |                 res_V_data_8_V                |    pointer   |
|res_V_data_8_V_write      | out |    1|   ap_fifo  |                 res_V_data_8_V                |    pointer   |
|res_V_data_9_V_din        | out |   16|   ap_fifo  |                 res_V_data_9_V                |    pointer   |
|res_V_data_9_V_full_n     |  in |    1|   ap_fifo  |                 res_V_data_9_V                |    pointer   |
|res_V_data_9_V_write      | out |    1|   ap_fifo  |                 res_V_data_9_V                |    pointer   |
|res_V_data_10_V_din       | out |   16|   ap_fifo  |                res_V_data_10_V                |    pointer   |
|res_V_data_10_V_full_n    |  in |    1|   ap_fifo  |                res_V_data_10_V                |    pointer   |
|res_V_data_10_V_write     | out |    1|   ap_fifo  |                res_V_data_10_V                |    pointer   |
|res_V_data_11_V_din       | out |   16|   ap_fifo  |                res_V_data_11_V                |    pointer   |
|res_V_data_11_V_full_n    |  in |    1|   ap_fifo  |                res_V_data_11_V                |    pointer   |
|res_V_data_11_V_write     | out |    1|   ap_fifo  |                res_V_data_11_V                |    pointer   |
|res_V_data_12_V_din       | out |   16|   ap_fifo  |                res_V_data_12_V                |    pointer   |
|res_V_data_12_V_full_n    |  in |    1|   ap_fifo  |                res_V_data_12_V                |    pointer   |
|res_V_data_12_V_write     | out |    1|   ap_fifo  |                res_V_data_12_V                |    pointer   |
|res_V_data_13_V_din       | out |   16|   ap_fifo  |                res_V_data_13_V                |    pointer   |
|res_V_data_13_V_full_n    |  in |    1|   ap_fifo  |                res_V_data_13_V                |    pointer   |
|res_V_data_13_V_write     | out |    1|   ap_fifo  |                res_V_data_13_V                |    pointer   |
|res_V_data_14_V_din       | out |   16|   ap_fifo  |                res_V_data_14_V                |    pointer   |
|res_V_data_14_V_full_n    |  in |    1|   ap_fifo  |                res_V_data_14_V                |    pointer   |
|res_V_data_14_V_write     | out |    1|   ap_fifo  |                res_V_data_14_V                |    pointer   |
|res_V_data_15_V_din       | out |   16|   ap_fifo  |                res_V_data_15_V                |    pointer   |
|res_V_data_15_V_full_n    |  in |    1|   ap_fifo  |                res_V_data_15_V                |    pointer   |
|res_V_data_15_V_write     | out |    1|   ap_fifo  |                res_V_data_15_V                |    pointer   |
+--------------------------+-----+-----+------------+-----------------------------------------------+--------------+

