
****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Sun Mar 16 19:38:58 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source /home/azureuser/btreeBlock/vivado/delete.tcl
# read_verilog /home/azureuser/btreeBlock/verilog/delete/3/statement/133/delete.v
# read_xdc     /home/azureuser/btreeBlock/vivado/constraints/xc7v2000tflg1925-1.xdc
# synth_design -name delete -top delete -part xc7v2000tflg1925-1 -include_dirs /home/azureuser/btreeBlock/verilog/delete/3/statement/133/includes/ -flatten_hierarchy none -no_timing_driven -directive AlternateRoutability
Command: synth_design -name delete -top delete -part xc7v2000tflg1925-1 -include_dirs /home/azureuser/btreeBlock/verilog/delete/3/statement/133/includes/ -flatten_hierarchy none -no_timing_driven -directive AlternateRoutability
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7v2000t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7v2000t'
INFO: [Common 17-86] Your Synthesis license expires in 9 day(s)
INFO: [Device 21-403] Loading part xc7v2000tflg1925-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 7 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 562994
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2573.422 ; gain = 437.980 ; free physical = 10979 ; free virtual = 13118
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'delete' [/home/azureuser/btreeBlock/verilog/delete/3/statement/133/delete.v:6]
INFO: [Synth 8-6155] done synthesizing module 'delete' (0#1) [/home/azureuser/btreeBlock/verilog/delete/3/statement/133/delete.v:6]
WARNING: [Synth 8-6014] Unused sequential element M_reg was removed.  [/home/azureuser/btreeBlock/verilog/delete/3/statement/133/includes/initializeMemory.vh:1]
WARNING: [Synth 8-6014] Unused sequential element bT_StuckSA_Memory_reg was removed.  [/home/azureuser/btreeBlock/verilog/delete/3/statement/133/includes/initializeMemory.vh:3]
WARNING: [Synth 8-6014] Unused sequential element bT_StuckSA_Copy_reg was removed.  [/home/azureuser/btreeBlock/verilog/delete/3/statement/133/includes/initializeMemory.vh:4]
WARNING: [Synth 8-6014] Unused sequential element bT_StuckSA_Transaction_reg was removed.  [/home/azureuser/btreeBlock/verilog/delete/3/statement/133/includes/initializeMemory.vh:5]
WARNING: [Synth 8-6014] Unused sequential element bL_StuckSA_Memory_reg was removed.  [/home/azureuser/btreeBlock/verilog/delete/3/statement/133/includes/initializeMemory.vh:6]
WARNING: [Synth 8-6014] Unused sequential element bL_StuckSA_Copy_reg was removed.  [/home/azureuser/btreeBlock/verilog/delete/3/statement/133/includes/initializeMemory.vh:7]
WARNING: [Synth 8-6014] Unused sequential element bL_StuckSA_Transaction_reg was removed.  [/home/azureuser/btreeBlock/verilog/delete/3/statement/133/includes/initializeMemory.vh:8]
WARNING: [Synth 8-6014] Unused sequential element bR_StuckSA_Memory_reg was removed.  [/home/azureuser/btreeBlock/verilog/delete/3/statement/133/includes/initializeMemory.vh:9]
WARNING: [Synth 8-6014] Unused sequential element bR_StuckSA_Copy_reg was removed.  [/home/azureuser/btreeBlock/verilog/delete/3/statement/133/includes/initializeMemory.vh:10]
WARNING: [Synth 8-6014] Unused sequential element bR_StuckSA_Transaction_reg was removed.  [/home/azureuser/btreeBlock/verilog/delete/3/statement/133/includes/initializeMemory.vh:11]
WARNING: [Synth 8-6014] Unused sequential element lT_StuckSA_Memory_reg was removed.  [/home/azureuser/btreeBlock/verilog/delete/3/statement/133/includes/initializeMemory.vh:12]
WARNING: [Synth 8-6014] Unused sequential element lT_StuckSA_Copy_reg was removed.  [/home/azureuser/btreeBlock/verilog/delete/3/statement/133/includes/initializeMemory.vh:13]
WARNING: [Synth 8-6014] Unused sequential element lT_StuckSA_Transaction_reg was removed.  [/home/azureuser/btreeBlock/verilog/delete/3/statement/133/includes/initializeMemory.vh:14]
WARNING: [Synth 8-6014] Unused sequential element lL_StuckSA_Copy_reg was removed.  [/home/azureuser/btreeBlock/verilog/delete/3/statement/133/includes/initializeMemory.vh:16]
WARNING: [Synth 8-6014] Unused sequential element lL_StuckSA_Transaction_reg was removed.  [/home/azureuser/btreeBlock/verilog/delete/3/statement/133/includes/initializeMemory.vh:17]
WARNING: [Synth 8-6014] Unused sequential element lR_StuckSA_Copy_reg was removed.  [/home/azureuser/btreeBlock/verilog/delete/3/statement/133/includes/initializeMemory.vh:19]
WARNING: [Synth 8-6014] Unused sequential element lR_StuckSA_Transaction_reg was removed.  [/home/azureuser/btreeBlock/verilog/delete/3/statement/133/includes/initializeMemory.vh:20]
WARNING: [Synth 8-6014] Unused sequential element nT_reg was removed.  [/home/azureuser/btreeBlock/verilog/delete/3/statement/133/includes/initializeMemory.vh:21]
WARNING: [Synth 8-6014] Unused sequential element nL_reg was removed.  [/home/azureuser/btreeBlock/verilog/delete/3/statement/133/includes/initializeMemory.vh:22]
WARNING: [Synth 8-6014] Unused sequential element nR_reg was removed.  [/home/azureuser/btreeBlock/verilog/delete/3/statement/133/includes/initializeMemory.vh:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2676.359 ; gain = 540.918 ; free physical = 10869 ; free virtual = 13010
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2676.359 ; gain = 540.918 ; free physical = 10869 ; free virtual = 13010
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2676.359 ; gain = 540.918 ; free physical = 10869 ; free virtual = 13010
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2676.359 ; gain = 0.000 ; free physical = 10885 ; free virtual = 13025
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/azureuser/btreeBlock/vivado/constraints/xc7v2000tflg1925-1.xdc]
Finished Parsing XDC File [/home/azureuser/btreeBlock/vivado/constraints/xc7v2000tflg1925-1.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/azureuser/btreeBlock/vivado/constraints/xc7v2000tflg1925-1.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/delete_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/delete_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2821.938 ; gain = 0.000 ; free physical = 10996 ; free virtual = 13136
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2821.938 ; gain = 0.000 ; free physical = 10996 ; free virtual = 13136
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 2821.938 ; gain = 686.496 ; free physical = 10995 ; free virtual = 13136
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7v2000tflg1925-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 2829.941 ; gain = 694.500 ; free physical = 10995 ; free virtual = 13136
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 2829.941 ; gain = 694.500 ; free physical = 10995 ; free virtual = 13136
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 2829.941 ; gain = 694.500 ; free physical = 10995 ; free virtual = 13137
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	              182 Bit    Registers := 1     
	               21 Bit    Registers := 2     
	                9 Bit    Registers := 316   
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input  182 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2160 (col length:60)
BRAMs: 2584 (col length: RAMB18 240 RAMB36 120)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:45 ; elapsed = 00:00:46 . Memory (MB): peak = 2922.973 ; gain = 787.531 ; free physical = 10854 ; free virtual = 13003
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:45 ; elapsed = 00:00:46 . Memory (MB): peak = 2922.973 ; gain = 787.531 ; free physical = 10854 ; free virtual = 13003
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:45 ; elapsed = 00:00:46 . Memory (MB): peak = 2922.973 ; gain = 787.531 ; free physical = 10854 ; free virtual = 13003
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:50 ; elapsed = 00:00:51 . Memory (MB): peak = 2922.973 ; gain = 787.531 ; free physical = 10850 ; free virtual = 13000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:50 ; elapsed = 00:00:51 . Memory (MB): peak = 2922.973 ; gain = 787.531 ; free physical = 10850 ; free virtual = 13000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:50 ; elapsed = 00:00:51 . Memory (MB): peak = 2922.973 ; gain = 787.531 ; free physical = 10850 ; free virtual = 13000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     3|
|3     |LUT1   |     1|
|4     |LUT2   |     1|
|5     |LUT3   |     1|
|6     |LUT5   |     3|
|7     |LUT6   |     8|
|8     |FDRE   |    11|
|9     |IBUF   |     2|
|10    |OBUF   |     6|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:50 ; elapsed = 00:00:51 . Memory (MB): peak = 2922.973 ; gain = 787.531 ; free physical = 10850 ; free virtual = 13000
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 2922.973 ; gain = 641.953 ; free physical = 10850 ; free virtual = 13000
Synthesis Optimization Complete : Time (s): cpu = 00:00:50 ; elapsed = 00:00:51 . Memory (MB): peak = 2922.980 ; gain = 787.531 ; free physical = 10850 ; free virtual = 13000
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2925.941 ; gain = 0.000 ; free physical = 10850 ; free virtual = 13000
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/azureuser/btreeBlock/vivado/constraints/xc7v2000tflg1925-1.xdc]
Finished Parsing XDC File [/home/azureuser/btreeBlock/vivado/constraints/xc7v2000tflg1925-1.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3031.453 ; gain = 0.000 ; free physical = 10951 ; free virtual = 13101
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 1d008c0f
INFO: [Common 17-83] Releasing license: Synthesis
18 Infos, 21 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:24 ; elapsed = 00:01:21 . Memory (MB): peak = 3031.453 ; gain = 1658.570 ; free physical = 10951 ; free virtual = 13101
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 2560.394; main = 2494.152; forked = 323.746
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3832.344; main = 3031.457; forked = 909.367
# write_checkpoint -force /home/azureuser/btreeBlock/verilog/delete/vivado/dcp/synth.dcp
INFO: [Timing 38-480] Writing timing data to binary archive.
Wrote PlaceDB: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3063.469 ; gain = 0.000 ; free physical = 10949 ; free virtual = 13099
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3063.469 ; gain = 0.000 ; free physical = 10949 ; free virtual = 13099
Writing XDEF routing.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3063.469 ; gain = 0.000 ; free physical = 10949 ; free virtual = 13099
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3063.469 ; gain = 0.000 ; free physical = 10949 ; free virtual = 13099
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3063.469 ; gain = 0.000 ; free physical = 10949 ; free virtual = 13099
Wrote Device Cache: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3063.469 ; gain = 0.000 ; free physical = 10947 ; free virtual = 13098
Write Physdb Complete: Time (s): cpu = 00:00:00.2 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3063.469 ; gain = 0.000 ; free physical = 10947 ; free virtual = 13098
INFO: [Common 17-1381] The checkpoint '/home/azureuser/btreeBlock/verilog/delete/vivado/dcp/synth.dcp' has been generated.
# opt_design -directive RuntimeOptimized
Command: opt_design -directive RuntimeOptimized
INFO: [Vivado_Tcl 4-136] Directive used for opt_design is: RuntimeOptimized
Attempting to get a license for feature 'Implementation' and/or device 'xc7v2000t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7v2000t'
INFO: [Common 17-86] Your Implementation license expires in 9 day(s)
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3063.469 ; gain = 0.000 ; free physical = 10939 ; free virtual = 13089

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 22d114cdb

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3112.453 ; gain = 0.000 ; free physical = 10885 ; free virtual = 13035

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 22d114cdb

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3112.453 ; gain = 0.000 ; free physical = 10885 ; free virtual = 13035
Phase 1 Initialization | Checksum: 22d114cdb

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3112.453 ; gain = 0.000 ; free physical = 10885 ; free virtual = 13035

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 2.1 Timer Update | Checksum: 22d114cdb

Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 3736.555 ; gain = 624.102 ; free physical = 10314 ; free virtual = 12463

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 22d114cdb

Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 3736.555 ; gain = 624.102 ; free physical = 10314 ; free virtual = 12463
Phase 2 Timer Update And Timing Data Collection | Checksum: 22d114cdb

Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 3736.555 ; gain = 624.102 ; free physical = 10314 ; free virtual = 12463

Phase 3 Retarget
INFO: [Opt 31-1851] Number of loadless carry chains removed were: 0
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 22d114cdb

Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 3736.555 ; gain = 624.102 ; free physical = 10314 ; free virtual = 12463
Retarget | Checksum: 22d114cdb
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 22d114cdb

Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 3736.555 ; gain = 624.102 ; free physical = 10314 ; free virtual = 12463
Constant propagation | Checksum: 22d114cdb
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 5 Sweep
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3736.555 ; gain = 0.000 ; free physical = 10314 ; free virtual = 12463
Phase 5 Sweep | Checksum: 2609e2896

Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 3736.555 ; gain = 624.102 ; free physical = 10314 ; free virtual = 12463
Sweep | Checksum: 2609e2896
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 2609e2896

Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 3736.555 ; gain = 624.102 ; free physical = 10314 ; free virtual = 12463
BUFG optimization | Checksum: 2609e2896
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 2609e2896

Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 3736.555 ; gain = 624.102 ; free physical = 10314 ; free virtual = 12463
Shift Register Optimization | Checksum: 2609e2896
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 2609e2896

Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 3736.555 ; gain = 624.102 ; free physical = 10314 ; free virtual = 12463
Post Processing Netlist | Checksum: 2609e2896
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 2588c8b57

Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 3736.555 ; gain = 624.102 ; free physical = 10314 ; free virtual = 12463

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3736.555 ; gain = 0.000 ; free physical = 10314 ; free virtual = 12463
Phase 9.2 Verifying Netlist Connectivity | Checksum: 2588c8b57

Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 3736.555 ; gain = 624.102 ; free physical = 10314 ; free virtual = 12463
Phase 9 Finalization | Checksum: 2588c8b57

Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 3736.555 ; gain = 624.102 ; free physical = 10314 ; free virtual = 12463
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 2588c8b57

Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 3736.555 ; gain = 624.102 ; free physical = 10314 ; free virtual = 12463

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3736.555 ; gain = 0.000 ; free physical = 10314 ; free virtual = 12463
Ending Netlist Obfuscation Task | Checksum: 2588c8b57

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3736.555 ; gain = 0.000 ; free physical = 10314 ; free virtual = 12463
INFO: [Common 17-83] Releasing license: Implementation
21 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:21 . Memory (MB): peak = 3736.555 ; gain = 673.086 ; free physical = 10314 ; free virtual = 12463
# write_checkpoint -force /home/azureuser/btreeBlock/verilog/delete/vivado/dcp/opt.dcp
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3736.555 ; gain = 0.000 ; free physical = 10314 ; free virtual = 12463
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3736.555 ; gain = 0.000 ; free physical = 10314 ; free virtual = 12463
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3736.555 ; gain = 0.000 ; free physical = 10314 ; free virtual = 12463
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3736.555 ; gain = 0.000 ; free physical = 10314 ; free virtual = 12464
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3736.555 ; gain = 0.000 ; free physical = 10314 ; free virtual = 12464
Wrote Device Cache: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3736.555 ; gain = 0.000 ; free physical = 10312 ; free virtual = 12463
Write Physdb Complete: Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.09 . Memory (MB): peak = 3736.555 ; gain = 0.000 ; free physical = 10312 ; free virtual = 12463
INFO: [Common 17-1381] The checkpoint '/home/azureuser/btreeBlock/verilog/delete/vivado/dcp/opt.dcp' has been generated.
# report_bus_skew -file /home/azureuser/btreeBlock/verilog/delete/vivado/reports/bus_skew.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
# report_clock_interaction -file /home/azureuser/btreeBlock/verilog/delete/vivado/reports/clock_interaction.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
# report_control_sets -file /home/azureuser/btreeBlock/verilog/delete/vivado/reports/control_sets.rpt
report_control_sets: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3736.555 ; gain = 0.000 ; free physical = 10304 ; free virtual = 12454
# report_cdc -file /home/azureuser/btreeBlock/verilog/delete/vivado/reports/cdc.rpt
INFO: [Timing 38-91] UpdateTimingParams: No interconnect No Cell Dly, Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Timing 38-314] The report_cdc command only analyzes and reports clock domain crossing paths where clocks have been defined on both source and destination sides. Ports with no input delay constraint are skipped. Please run check_timing to verify there are no missing clock definitions in your design, nor any unconstrained input port.
# report_design_analysis -file /home/azureuser/btreeBlock/verilog/delete/vivado/reports/design_analysis.rpt
INFO: [Implflow 30-839]  
# report_drc -file /home/azureuser/btreeBlock/verilog/delete/vivado/reports/drc.rpt
Command: report_drc -file /home/azureuser/btreeBlock/verilog/delete/vivado/reports/drc.rpt
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/azureuser/Vivado/2024.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
