# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../lab6_test.srcs/sources_1/new/mux_4bit_4to1.v" \
"../../../../lab6_test.srcs/sources_1/imports/lab6_test/mux_4bit_4to1_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
