
SPI_Atmega.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000039e6  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         000000ca  00800060  000039e6  00003a7a  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000011  0080012a  0080012a  00003b44  2**0
                  ALLOC
  3 .stab         00003ba0  00000000  00000000  00003b44  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      00002111  00000000  00000000  000076e4  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_aranges 00000160  00000000  00000000  000097f5  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_pubnames 0000018f  00000000  00000000  00009955  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   00002045  00000000  00000000  00009ae4  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00001101  00000000  00000000  0000bb29  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   00000f82  00000000  00000000  0000cc2a  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  00000180  00000000  00000000  0000dbac  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    000002c2  00000000  00000000  0000dd2c  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    0000088e  00000000  00000000  0000dfee  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000050  00000000  00000000  0000e87c  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 2a 00 	jmp	0x54	; 0x54 <__ctors_end>
       4:	0c 94 e0 0c 	jmp	0x19c0	; 0x19c0 <__vector_1>
       8:	0c 94 13 0d 	jmp	0x1a26	; 0x1a26 <__vector_2>
       c:	0c 94 46 0d 	jmp	0x1a8c	; 0x1a8c <__vector_3>
      10:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      14:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      18:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      1c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      20:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      24:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      28:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      2c:	0c 94 be 09 	jmp	0x137c	; 0x137c <__vector_11>
      30:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      34:	0c 94 e3 07 	jmp	0xfc6	; 0xfc6 <__vector_13>
      38:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      3c:	0c 94 b0 07 	jmp	0xf60	; 0xf60 <__vector_15>
      40:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      44:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      48:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      4c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      50:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>

00000054 <__ctors_end>:
      54:	11 24       	eor	r1, r1
      56:	1f be       	out	0x3f, r1	; 63
      58:	cf e5       	ldi	r28, 0x5F	; 95
      5a:	d8 e0       	ldi	r29, 0x08	; 8
      5c:	de bf       	out	0x3e, r29	; 62
      5e:	cd bf       	out	0x3d, r28	; 61

00000060 <__do_copy_data>:
      60:	11 e0       	ldi	r17, 0x01	; 1
      62:	a0 e6       	ldi	r26, 0x60	; 96
      64:	b0 e0       	ldi	r27, 0x00	; 0
      66:	e6 ee       	ldi	r30, 0xE6	; 230
      68:	f9 e3       	ldi	r31, 0x39	; 57
      6a:	02 c0       	rjmp	.+4      	; 0x70 <.do_copy_data_start>

0000006c <.do_copy_data_loop>:
      6c:	05 90       	lpm	r0, Z+
      6e:	0d 92       	st	X+, r0

00000070 <.do_copy_data_start>:
      70:	aa 32       	cpi	r26, 0x2A	; 42
      72:	b1 07       	cpc	r27, r17
      74:	d9 f7       	brne	.-10     	; 0x6c <.do_copy_data_loop>

00000076 <__do_clear_bss>:
      76:	11 e0       	ldi	r17, 0x01	; 1
      78:	aa e2       	ldi	r26, 0x2A	; 42
      7a:	b1 e0       	ldi	r27, 0x01	; 1
      7c:	01 c0       	rjmp	.+2      	; 0x80 <.do_clear_bss_start>

0000007e <.do_clear_bss_loop>:
      7e:	1d 92       	st	X+, r1

00000080 <.do_clear_bss_start>:
      80:	ab 33       	cpi	r26, 0x3B	; 59
      82:	b1 07       	cpc	r27, r17
      84:	e1 f7       	brne	.-8      	; 0x7e <.do_clear_bss_loop>
      86:	0e 94 07 1c 	call	0x380e	; 0x380e <main>
      8a:	0c 94 f1 1c 	jmp	0x39e2	; 0x39e2 <_exit>

0000008e <__bad_interrupt>:
      8e:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000092 <__fixunssfsi>:
      92:	ef 92       	push	r14
      94:	ff 92       	push	r15
      96:	0f 93       	push	r16
      98:	1f 93       	push	r17
      9a:	7b 01       	movw	r14, r22
      9c:	8c 01       	movw	r16, r24
      9e:	20 e0       	ldi	r18, 0x00	; 0
      a0:	30 e0       	ldi	r19, 0x00	; 0
      a2:	40 e0       	ldi	r20, 0x00	; 0
      a4:	5f e4       	ldi	r21, 0x4F	; 79
      a6:	0e 94 f5 03 	call	0x7ea	; 0x7ea <__gesf2>
      aa:	88 23       	and	r24, r24
      ac:	8c f0       	brlt	.+34     	; 0xd0 <__fixunssfsi+0x3e>
      ae:	c8 01       	movw	r24, r16
      b0:	b7 01       	movw	r22, r14
      b2:	20 e0       	ldi	r18, 0x00	; 0
      b4:	30 e0       	ldi	r19, 0x00	; 0
      b6:	40 e0       	ldi	r20, 0x00	; 0
      b8:	5f e4       	ldi	r21, 0x4F	; 79
      ba:	0e 94 c1 01 	call	0x382	; 0x382 <__subsf3>
      be:	0e 94 55 04 	call	0x8aa	; 0x8aa <__fixsfsi>
      c2:	9b 01       	movw	r18, r22
      c4:	ac 01       	movw	r20, r24
      c6:	20 50       	subi	r18, 0x00	; 0
      c8:	30 40       	sbci	r19, 0x00	; 0
      ca:	40 40       	sbci	r20, 0x00	; 0
      cc:	50 48       	sbci	r21, 0x80	; 128
      ce:	06 c0       	rjmp	.+12     	; 0xdc <__fixunssfsi+0x4a>
      d0:	c8 01       	movw	r24, r16
      d2:	b7 01       	movw	r22, r14
      d4:	0e 94 55 04 	call	0x8aa	; 0x8aa <__fixsfsi>
      d8:	9b 01       	movw	r18, r22
      da:	ac 01       	movw	r20, r24
      dc:	b9 01       	movw	r22, r18
      de:	ca 01       	movw	r24, r20
      e0:	1f 91       	pop	r17
      e2:	0f 91       	pop	r16
      e4:	ff 90       	pop	r15
      e6:	ef 90       	pop	r14
      e8:	08 95       	ret

000000ea <_fpadd_parts>:
      ea:	a0 e0       	ldi	r26, 0x00	; 0
      ec:	b0 e0       	ldi	r27, 0x00	; 0
      ee:	eb e7       	ldi	r30, 0x7B	; 123
      f0:	f0 e0       	ldi	r31, 0x00	; 0
      f2:	0c 94 ba 1c 	jmp	0x3974	; 0x3974 <__prologue_saves__>
      f6:	dc 01       	movw	r26, r24
      f8:	2b 01       	movw	r4, r22
      fa:	fa 01       	movw	r30, r20
      fc:	9c 91       	ld	r25, X
      fe:	92 30       	cpi	r25, 0x02	; 2
     100:	08 f4       	brcc	.+2      	; 0x104 <_fpadd_parts+0x1a>
     102:	39 c1       	rjmp	.+626    	; 0x376 <_fpadd_parts+0x28c>
     104:	eb 01       	movw	r28, r22
     106:	88 81       	ld	r24, Y
     108:	82 30       	cpi	r24, 0x02	; 2
     10a:	08 f4       	brcc	.+2      	; 0x10e <_fpadd_parts+0x24>
     10c:	33 c1       	rjmp	.+614    	; 0x374 <_fpadd_parts+0x28a>
     10e:	94 30       	cpi	r25, 0x04	; 4
     110:	69 f4       	brne	.+26     	; 0x12c <_fpadd_parts+0x42>
     112:	84 30       	cpi	r24, 0x04	; 4
     114:	09 f0       	breq	.+2      	; 0x118 <_fpadd_parts+0x2e>
     116:	2f c1       	rjmp	.+606    	; 0x376 <_fpadd_parts+0x28c>
     118:	11 96       	adiw	r26, 0x01	; 1
     11a:	9c 91       	ld	r25, X
     11c:	11 97       	sbiw	r26, 0x01	; 1
     11e:	89 81       	ldd	r24, Y+1	; 0x01
     120:	98 17       	cp	r25, r24
     122:	09 f4       	brne	.+2      	; 0x126 <_fpadd_parts+0x3c>
     124:	28 c1       	rjmp	.+592    	; 0x376 <_fpadd_parts+0x28c>
     126:	a0 e6       	ldi	r26, 0x60	; 96
     128:	b0 e0       	ldi	r27, 0x00	; 0
     12a:	25 c1       	rjmp	.+586    	; 0x376 <_fpadd_parts+0x28c>
     12c:	84 30       	cpi	r24, 0x04	; 4
     12e:	09 f4       	brne	.+2      	; 0x132 <_fpadd_parts+0x48>
     130:	21 c1       	rjmp	.+578    	; 0x374 <_fpadd_parts+0x28a>
     132:	82 30       	cpi	r24, 0x02	; 2
     134:	a9 f4       	brne	.+42     	; 0x160 <_fpadd_parts+0x76>
     136:	92 30       	cpi	r25, 0x02	; 2
     138:	09 f0       	breq	.+2      	; 0x13c <_fpadd_parts+0x52>
     13a:	1d c1       	rjmp	.+570    	; 0x376 <_fpadd_parts+0x28c>
     13c:	9a 01       	movw	r18, r20
     13e:	ad 01       	movw	r20, r26
     140:	88 e0       	ldi	r24, 0x08	; 8
     142:	ea 01       	movw	r28, r20
     144:	09 90       	ld	r0, Y+
     146:	ae 01       	movw	r20, r28
     148:	e9 01       	movw	r28, r18
     14a:	09 92       	st	Y+, r0
     14c:	9e 01       	movw	r18, r28
     14e:	81 50       	subi	r24, 0x01	; 1
     150:	c1 f7       	brne	.-16     	; 0x142 <_fpadd_parts+0x58>
     152:	e2 01       	movw	r28, r4
     154:	89 81       	ldd	r24, Y+1	; 0x01
     156:	11 96       	adiw	r26, 0x01	; 1
     158:	9c 91       	ld	r25, X
     15a:	89 23       	and	r24, r25
     15c:	81 83       	std	Z+1, r24	; 0x01
     15e:	08 c1       	rjmp	.+528    	; 0x370 <_fpadd_parts+0x286>
     160:	92 30       	cpi	r25, 0x02	; 2
     162:	09 f4       	brne	.+2      	; 0x166 <_fpadd_parts+0x7c>
     164:	07 c1       	rjmp	.+526    	; 0x374 <_fpadd_parts+0x28a>
     166:	12 96       	adiw	r26, 0x02	; 2
     168:	2d 90       	ld	r2, X+
     16a:	3c 90       	ld	r3, X
     16c:	13 97       	sbiw	r26, 0x03	; 3
     16e:	eb 01       	movw	r28, r22
     170:	8a 81       	ldd	r24, Y+2	; 0x02
     172:	9b 81       	ldd	r25, Y+3	; 0x03
     174:	14 96       	adiw	r26, 0x04	; 4
     176:	ad 90       	ld	r10, X+
     178:	bd 90       	ld	r11, X+
     17a:	cd 90       	ld	r12, X+
     17c:	dc 90       	ld	r13, X
     17e:	17 97       	sbiw	r26, 0x07	; 7
     180:	ec 80       	ldd	r14, Y+4	; 0x04
     182:	fd 80       	ldd	r15, Y+5	; 0x05
     184:	0e 81       	ldd	r16, Y+6	; 0x06
     186:	1f 81       	ldd	r17, Y+7	; 0x07
     188:	91 01       	movw	r18, r2
     18a:	28 1b       	sub	r18, r24
     18c:	39 0b       	sbc	r19, r25
     18e:	b9 01       	movw	r22, r18
     190:	37 ff       	sbrs	r19, 7
     192:	04 c0       	rjmp	.+8      	; 0x19c <_fpadd_parts+0xb2>
     194:	66 27       	eor	r22, r22
     196:	77 27       	eor	r23, r23
     198:	62 1b       	sub	r22, r18
     19a:	73 0b       	sbc	r23, r19
     19c:	60 32       	cpi	r22, 0x20	; 32
     19e:	71 05       	cpc	r23, r1
     1a0:	0c f0       	brlt	.+2      	; 0x1a4 <_fpadd_parts+0xba>
     1a2:	61 c0       	rjmp	.+194    	; 0x266 <_fpadd_parts+0x17c>
     1a4:	12 16       	cp	r1, r18
     1a6:	13 06       	cpc	r1, r19
     1a8:	6c f5       	brge	.+90     	; 0x204 <_fpadd_parts+0x11a>
     1aa:	37 01       	movw	r6, r14
     1ac:	48 01       	movw	r8, r16
     1ae:	06 2e       	mov	r0, r22
     1b0:	04 c0       	rjmp	.+8      	; 0x1ba <_fpadd_parts+0xd0>
     1b2:	96 94       	lsr	r9
     1b4:	87 94       	ror	r8
     1b6:	77 94       	ror	r7
     1b8:	67 94       	ror	r6
     1ba:	0a 94       	dec	r0
     1bc:	d2 f7       	brpl	.-12     	; 0x1b2 <_fpadd_parts+0xc8>
     1be:	21 e0       	ldi	r18, 0x01	; 1
     1c0:	30 e0       	ldi	r19, 0x00	; 0
     1c2:	40 e0       	ldi	r20, 0x00	; 0
     1c4:	50 e0       	ldi	r21, 0x00	; 0
     1c6:	04 c0       	rjmp	.+8      	; 0x1d0 <_fpadd_parts+0xe6>
     1c8:	22 0f       	add	r18, r18
     1ca:	33 1f       	adc	r19, r19
     1cc:	44 1f       	adc	r20, r20
     1ce:	55 1f       	adc	r21, r21
     1d0:	6a 95       	dec	r22
     1d2:	d2 f7       	brpl	.-12     	; 0x1c8 <_fpadd_parts+0xde>
     1d4:	21 50       	subi	r18, 0x01	; 1
     1d6:	30 40       	sbci	r19, 0x00	; 0
     1d8:	40 40       	sbci	r20, 0x00	; 0
     1da:	50 40       	sbci	r21, 0x00	; 0
     1dc:	2e 21       	and	r18, r14
     1de:	3f 21       	and	r19, r15
     1e0:	40 23       	and	r20, r16
     1e2:	51 23       	and	r21, r17
     1e4:	21 15       	cp	r18, r1
     1e6:	31 05       	cpc	r19, r1
     1e8:	41 05       	cpc	r20, r1
     1ea:	51 05       	cpc	r21, r1
     1ec:	21 f0       	breq	.+8      	; 0x1f6 <_fpadd_parts+0x10c>
     1ee:	21 e0       	ldi	r18, 0x01	; 1
     1f0:	30 e0       	ldi	r19, 0x00	; 0
     1f2:	40 e0       	ldi	r20, 0x00	; 0
     1f4:	50 e0       	ldi	r21, 0x00	; 0
     1f6:	79 01       	movw	r14, r18
     1f8:	8a 01       	movw	r16, r20
     1fa:	e6 28       	or	r14, r6
     1fc:	f7 28       	or	r15, r7
     1fe:	08 29       	or	r16, r8
     200:	19 29       	or	r17, r9
     202:	3c c0       	rjmp	.+120    	; 0x27c <_fpadd_parts+0x192>
     204:	23 2b       	or	r18, r19
     206:	d1 f1       	breq	.+116    	; 0x27c <_fpadd_parts+0x192>
     208:	26 0e       	add	r2, r22
     20a:	37 1e       	adc	r3, r23
     20c:	35 01       	movw	r6, r10
     20e:	46 01       	movw	r8, r12
     210:	06 2e       	mov	r0, r22
     212:	04 c0       	rjmp	.+8      	; 0x21c <_fpadd_parts+0x132>
     214:	96 94       	lsr	r9
     216:	87 94       	ror	r8
     218:	77 94       	ror	r7
     21a:	67 94       	ror	r6
     21c:	0a 94       	dec	r0
     21e:	d2 f7       	brpl	.-12     	; 0x214 <_fpadd_parts+0x12a>
     220:	21 e0       	ldi	r18, 0x01	; 1
     222:	30 e0       	ldi	r19, 0x00	; 0
     224:	40 e0       	ldi	r20, 0x00	; 0
     226:	50 e0       	ldi	r21, 0x00	; 0
     228:	04 c0       	rjmp	.+8      	; 0x232 <_fpadd_parts+0x148>
     22a:	22 0f       	add	r18, r18
     22c:	33 1f       	adc	r19, r19
     22e:	44 1f       	adc	r20, r20
     230:	55 1f       	adc	r21, r21
     232:	6a 95       	dec	r22
     234:	d2 f7       	brpl	.-12     	; 0x22a <_fpadd_parts+0x140>
     236:	21 50       	subi	r18, 0x01	; 1
     238:	30 40       	sbci	r19, 0x00	; 0
     23a:	40 40       	sbci	r20, 0x00	; 0
     23c:	50 40       	sbci	r21, 0x00	; 0
     23e:	2a 21       	and	r18, r10
     240:	3b 21       	and	r19, r11
     242:	4c 21       	and	r20, r12
     244:	5d 21       	and	r21, r13
     246:	21 15       	cp	r18, r1
     248:	31 05       	cpc	r19, r1
     24a:	41 05       	cpc	r20, r1
     24c:	51 05       	cpc	r21, r1
     24e:	21 f0       	breq	.+8      	; 0x258 <_fpadd_parts+0x16e>
     250:	21 e0       	ldi	r18, 0x01	; 1
     252:	30 e0       	ldi	r19, 0x00	; 0
     254:	40 e0       	ldi	r20, 0x00	; 0
     256:	50 e0       	ldi	r21, 0x00	; 0
     258:	59 01       	movw	r10, r18
     25a:	6a 01       	movw	r12, r20
     25c:	a6 28       	or	r10, r6
     25e:	b7 28       	or	r11, r7
     260:	c8 28       	or	r12, r8
     262:	d9 28       	or	r13, r9
     264:	0b c0       	rjmp	.+22     	; 0x27c <_fpadd_parts+0x192>
     266:	82 15       	cp	r24, r2
     268:	93 05       	cpc	r25, r3
     26a:	2c f0       	brlt	.+10     	; 0x276 <_fpadd_parts+0x18c>
     26c:	1c 01       	movw	r2, r24
     26e:	aa 24       	eor	r10, r10
     270:	bb 24       	eor	r11, r11
     272:	65 01       	movw	r12, r10
     274:	03 c0       	rjmp	.+6      	; 0x27c <_fpadd_parts+0x192>
     276:	ee 24       	eor	r14, r14
     278:	ff 24       	eor	r15, r15
     27a:	87 01       	movw	r16, r14
     27c:	11 96       	adiw	r26, 0x01	; 1
     27e:	9c 91       	ld	r25, X
     280:	d2 01       	movw	r26, r4
     282:	11 96       	adiw	r26, 0x01	; 1
     284:	8c 91       	ld	r24, X
     286:	98 17       	cp	r25, r24
     288:	09 f4       	brne	.+2      	; 0x28c <_fpadd_parts+0x1a2>
     28a:	45 c0       	rjmp	.+138    	; 0x316 <_fpadd_parts+0x22c>
     28c:	99 23       	and	r25, r25
     28e:	39 f0       	breq	.+14     	; 0x29e <_fpadd_parts+0x1b4>
     290:	a8 01       	movw	r20, r16
     292:	97 01       	movw	r18, r14
     294:	2a 19       	sub	r18, r10
     296:	3b 09       	sbc	r19, r11
     298:	4c 09       	sbc	r20, r12
     29a:	5d 09       	sbc	r21, r13
     29c:	06 c0       	rjmp	.+12     	; 0x2aa <_fpadd_parts+0x1c0>
     29e:	a6 01       	movw	r20, r12
     2a0:	95 01       	movw	r18, r10
     2a2:	2e 19       	sub	r18, r14
     2a4:	3f 09       	sbc	r19, r15
     2a6:	40 0b       	sbc	r20, r16
     2a8:	51 0b       	sbc	r21, r17
     2aa:	57 fd       	sbrc	r21, 7
     2ac:	08 c0       	rjmp	.+16     	; 0x2be <_fpadd_parts+0x1d4>
     2ae:	11 82       	std	Z+1, r1	; 0x01
     2b0:	33 82       	std	Z+3, r3	; 0x03
     2b2:	22 82       	std	Z+2, r2	; 0x02
     2b4:	24 83       	std	Z+4, r18	; 0x04
     2b6:	35 83       	std	Z+5, r19	; 0x05
     2b8:	46 83       	std	Z+6, r20	; 0x06
     2ba:	57 83       	std	Z+7, r21	; 0x07
     2bc:	1d c0       	rjmp	.+58     	; 0x2f8 <_fpadd_parts+0x20e>
     2be:	81 e0       	ldi	r24, 0x01	; 1
     2c0:	81 83       	std	Z+1, r24	; 0x01
     2c2:	33 82       	std	Z+3, r3	; 0x03
     2c4:	22 82       	std	Z+2, r2	; 0x02
     2c6:	88 27       	eor	r24, r24
     2c8:	99 27       	eor	r25, r25
     2ca:	dc 01       	movw	r26, r24
     2cc:	82 1b       	sub	r24, r18
     2ce:	93 0b       	sbc	r25, r19
     2d0:	a4 0b       	sbc	r26, r20
     2d2:	b5 0b       	sbc	r27, r21
     2d4:	84 83       	std	Z+4, r24	; 0x04
     2d6:	95 83       	std	Z+5, r25	; 0x05
     2d8:	a6 83       	std	Z+6, r26	; 0x06
     2da:	b7 83       	std	Z+7, r27	; 0x07
     2dc:	0d c0       	rjmp	.+26     	; 0x2f8 <_fpadd_parts+0x20e>
     2de:	22 0f       	add	r18, r18
     2e0:	33 1f       	adc	r19, r19
     2e2:	44 1f       	adc	r20, r20
     2e4:	55 1f       	adc	r21, r21
     2e6:	24 83       	std	Z+4, r18	; 0x04
     2e8:	35 83       	std	Z+5, r19	; 0x05
     2ea:	46 83       	std	Z+6, r20	; 0x06
     2ec:	57 83       	std	Z+7, r21	; 0x07
     2ee:	82 81       	ldd	r24, Z+2	; 0x02
     2f0:	93 81       	ldd	r25, Z+3	; 0x03
     2f2:	01 97       	sbiw	r24, 0x01	; 1
     2f4:	93 83       	std	Z+3, r25	; 0x03
     2f6:	82 83       	std	Z+2, r24	; 0x02
     2f8:	24 81       	ldd	r18, Z+4	; 0x04
     2fa:	35 81       	ldd	r19, Z+5	; 0x05
     2fc:	46 81       	ldd	r20, Z+6	; 0x06
     2fe:	57 81       	ldd	r21, Z+7	; 0x07
     300:	da 01       	movw	r26, r20
     302:	c9 01       	movw	r24, r18
     304:	01 97       	sbiw	r24, 0x01	; 1
     306:	a1 09       	sbc	r26, r1
     308:	b1 09       	sbc	r27, r1
     30a:	8f 5f       	subi	r24, 0xFF	; 255
     30c:	9f 4f       	sbci	r25, 0xFF	; 255
     30e:	af 4f       	sbci	r26, 0xFF	; 255
     310:	bf 43       	sbci	r27, 0x3F	; 63
     312:	28 f3       	brcs	.-54     	; 0x2de <_fpadd_parts+0x1f4>
     314:	0b c0       	rjmp	.+22     	; 0x32c <_fpadd_parts+0x242>
     316:	91 83       	std	Z+1, r25	; 0x01
     318:	33 82       	std	Z+3, r3	; 0x03
     31a:	22 82       	std	Z+2, r2	; 0x02
     31c:	ea 0c       	add	r14, r10
     31e:	fb 1c       	adc	r15, r11
     320:	0c 1d       	adc	r16, r12
     322:	1d 1d       	adc	r17, r13
     324:	e4 82       	std	Z+4, r14	; 0x04
     326:	f5 82       	std	Z+5, r15	; 0x05
     328:	06 83       	std	Z+6, r16	; 0x06
     32a:	17 83       	std	Z+7, r17	; 0x07
     32c:	83 e0       	ldi	r24, 0x03	; 3
     32e:	80 83       	st	Z, r24
     330:	24 81       	ldd	r18, Z+4	; 0x04
     332:	35 81       	ldd	r19, Z+5	; 0x05
     334:	46 81       	ldd	r20, Z+6	; 0x06
     336:	57 81       	ldd	r21, Z+7	; 0x07
     338:	57 ff       	sbrs	r21, 7
     33a:	1a c0       	rjmp	.+52     	; 0x370 <_fpadd_parts+0x286>
     33c:	c9 01       	movw	r24, r18
     33e:	aa 27       	eor	r26, r26
     340:	97 fd       	sbrc	r25, 7
     342:	a0 95       	com	r26
     344:	ba 2f       	mov	r27, r26
     346:	81 70       	andi	r24, 0x01	; 1
     348:	90 70       	andi	r25, 0x00	; 0
     34a:	a0 70       	andi	r26, 0x00	; 0
     34c:	b0 70       	andi	r27, 0x00	; 0
     34e:	56 95       	lsr	r21
     350:	47 95       	ror	r20
     352:	37 95       	ror	r19
     354:	27 95       	ror	r18
     356:	82 2b       	or	r24, r18
     358:	93 2b       	or	r25, r19
     35a:	a4 2b       	or	r26, r20
     35c:	b5 2b       	or	r27, r21
     35e:	84 83       	std	Z+4, r24	; 0x04
     360:	95 83       	std	Z+5, r25	; 0x05
     362:	a6 83       	std	Z+6, r26	; 0x06
     364:	b7 83       	std	Z+7, r27	; 0x07
     366:	82 81       	ldd	r24, Z+2	; 0x02
     368:	93 81       	ldd	r25, Z+3	; 0x03
     36a:	01 96       	adiw	r24, 0x01	; 1
     36c:	93 83       	std	Z+3, r25	; 0x03
     36e:	82 83       	std	Z+2, r24	; 0x02
     370:	df 01       	movw	r26, r30
     372:	01 c0       	rjmp	.+2      	; 0x376 <_fpadd_parts+0x28c>
     374:	d2 01       	movw	r26, r4
     376:	cd 01       	movw	r24, r26
     378:	cd b7       	in	r28, 0x3d	; 61
     37a:	de b7       	in	r29, 0x3e	; 62
     37c:	e2 e1       	ldi	r30, 0x12	; 18
     37e:	0c 94 d6 1c 	jmp	0x39ac	; 0x39ac <__epilogue_restores__>

00000382 <__subsf3>:
     382:	a0 e2       	ldi	r26, 0x20	; 32
     384:	b0 e0       	ldi	r27, 0x00	; 0
     386:	e7 ec       	ldi	r30, 0xC7	; 199
     388:	f1 e0       	ldi	r31, 0x01	; 1
     38a:	0c 94 c6 1c 	jmp	0x398c	; 0x398c <__prologue_saves__+0x18>
     38e:	69 83       	std	Y+1, r22	; 0x01
     390:	7a 83       	std	Y+2, r23	; 0x02
     392:	8b 83       	std	Y+3, r24	; 0x03
     394:	9c 83       	std	Y+4, r25	; 0x04
     396:	2d 83       	std	Y+5, r18	; 0x05
     398:	3e 83       	std	Y+6, r19	; 0x06
     39a:	4f 83       	std	Y+7, r20	; 0x07
     39c:	58 87       	std	Y+8, r21	; 0x08
     39e:	e9 e0       	ldi	r30, 0x09	; 9
     3a0:	ee 2e       	mov	r14, r30
     3a2:	f1 2c       	mov	r15, r1
     3a4:	ec 0e       	add	r14, r28
     3a6:	fd 1e       	adc	r15, r29
     3a8:	ce 01       	movw	r24, r28
     3aa:	01 96       	adiw	r24, 0x01	; 1
     3ac:	b7 01       	movw	r22, r14
     3ae:	0e 94 7e 05 	call	0xafc	; 0xafc <__unpack_f>
     3b2:	8e 01       	movw	r16, r28
     3b4:	0f 5e       	subi	r16, 0xEF	; 239
     3b6:	1f 4f       	sbci	r17, 0xFF	; 255
     3b8:	ce 01       	movw	r24, r28
     3ba:	05 96       	adiw	r24, 0x05	; 5
     3bc:	b8 01       	movw	r22, r16
     3be:	0e 94 7e 05 	call	0xafc	; 0xafc <__unpack_f>
     3c2:	8a 89       	ldd	r24, Y+18	; 0x12
     3c4:	91 e0       	ldi	r25, 0x01	; 1
     3c6:	89 27       	eor	r24, r25
     3c8:	8a 8b       	std	Y+18, r24	; 0x12
     3ca:	c7 01       	movw	r24, r14
     3cc:	b8 01       	movw	r22, r16
     3ce:	ae 01       	movw	r20, r28
     3d0:	47 5e       	subi	r20, 0xE7	; 231
     3d2:	5f 4f       	sbci	r21, 0xFF	; 255
     3d4:	0e 94 75 00 	call	0xea	; 0xea <_fpadd_parts>
     3d8:	0e 94 a9 04 	call	0x952	; 0x952 <__pack_f>
     3dc:	a0 96       	adiw	r28, 0x20	; 32
     3de:	e6 e0       	ldi	r30, 0x06	; 6
     3e0:	0c 94 e2 1c 	jmp	0x39c4	; 0x39c4 <__epilogue_restores__+0x18>

000003e4 <__addsf3>:
     3e4:	a0 e2       	ldi	r26, 0x20	; 32
     3e6:	b0 e0       	ldi	r27, 0x00	; 0
     3e8:	e8 ef       	ldi	r30, 0xF8	; 248
     3ea:	f1 e0       	ldi	r31, 0x01	; 1
     3ec:	0c 94 c6 1c 	jmp	0x398c	; 0x398c <__prologue_saves__+0x18>
     3f0:	69 83       	std	Y+1, r22	; 0x01
     3f2:	7a 83       	std	Y+2, r23	; 0x02
     3f4:	8b 83       	std	Y+3, r24	; 0x03
     3f6:	9c 83       	std	Y+4, r25	; 0x04
     3f8:	2d 83       	std	Y+5, r18	; 0x05
     3fa:	3e 83       	std	Y+6, r19	; 0x06
     3fc:	4f 83       	std	Y+7, r20	; 0x07
     3fe:	58 87       	std	Y+8, r21	; 0x08
     400:	f9 e0       	ldi	r31, 0x09	; 9
     402:	ef 2e       	mov	r14, r31
     404:	f1 2c       	mov	r15, r1
     406:	ec 0e       	add	r14, r28
     408:	fd 1e       	adc	r15, r29
     40a:	ce 01       	movw	r24, r28
     40c:	01 96       	adiw	r24, 0x01	; 1
     40e:	b7 01       	movw	r22, r14
     410:	0e 94 7e 05 	call	0xafc	; 0xafc <__unpack_f>
     414:	8e 01       	movw	r16, r28
     416:	0f 5e       	subi	r16, 0xEF	; 239
     418:	1f 4f       	sbci	r17, 0xFF	; 255
     41a:	ce 01       	movw	r24, r28
     41c:	05 96       	adiw	r24, 0x05	; 5
     41e:	b8 01       	movw	r22, r16
     420:	0e 94 7e 05 	call	0xafc	; 0xafc <__unpack_f>
     424:	c7 01       	movw	r24, r14
     426:	b8 01       	movw	r22, r16
     428:	ae 01       	movw	r20, r28
     42a:	47 5e       	subi	r20, 0xE7	; 231
     42c:	5f 4f       	sbci	r21, 0xFF	; 255
     42e:	0e 94 75 00 	call	0xea	; 0xea <_fpadd_parts>
     432:	0e 94 a9 04 	call	0x952	; 0x952 <__pack_f>
     436:	a0 96       	adiw	r28, 0x20	; 32
     438:	e6 e0       	ldi	r30, 0x06	; 6
     43a:	0c 94 e2 1c 	jmp	0x39c4	; 0x39c4 <__epilogue_restores__+0x18>

0000043e <__mulsf3>:
     43e:	a0 e2       	ldi	r26, 0x20	; 32
     440:	b0 e0       	ldi	r27, 0x00	; 0
     442:	e5 e2       	ldi	r30, 0x25	; 37
     444:	f2 e0       	ldi	r31, 0x02	; 2
     446:	0c 94 ba 1c 	jmp	0x3974	; 0x3974 <__prologue_saves__>
     44a:	69 83       	std	Y+1, r22	; 0x01
     44c:	7a 83       	std	Y+2, r23	; 0x02
     44e:	8b 83       	std	Y+3, r24	; 0x03
     450:	9c 83       	std	Y+4, r25	; 0x04
     452:	2d 83       	std	Y+5, r18	; 0x05
     454:	3e 83       	std	Y+6, r19	; 0x06
     456:	4f 83       	std	Y+7, r20	; 0x07
     458:	58 87       	std	Y+8, r21	; 0x08
     45a:	ce 01       	movw	r24, r28
     45c:	01 96       	adiw	r24, 0x01	; 1
     45e:	be 01       	movw	r22, r28
     460:	67 5f       	subi	r22, 0xF7	; 247
     462:	7f 4f       	sbci	r23, 0xFF	; 255
     464:	0e 94 7e 05 	call	0xafc	; 0xafc <__unpack_f>
     468:	ce 01       	movw	r24, r28
     46a:	05 96       	adiw	r24, 0x05	; 5
     46c:	be 01       	movw	r22, r28
     46e:	6f 5e       	subi	r22, 0xEF	; 239
     470:	7f 4f       	sbci	r23, 0xFF	; 255
     472:	0e 94 7e 05 	call	0xafc	; 0xafc <__unpack_f>
     476:	99 85       	ldd	r25, Y+9	; 0x09
     478:	92 30       	cpi	r25, 0x02	; 2
     47a:	88 f0       	brcs	.+34     	; 0x49e <__mulsf3+0x60>
     47c:	89 89       	ldd	r24, Y+17	; 0x11
     47e:	82 30       	cpi	r24, 0x02	; 2
     480:	c8 f0       	brcs	.+50     	; 0x4b4 <__mulsf3+0x76>
     482:	94 30       	cpi	r25, 0x04	; 4
     484:	19 f4       	brne	.+6      	; 0x48c <__mulsf3+0x4e>
     486:	82 30       	cpi	r24, 0x02	; 2
     488:	51 f4       	brne	.+20     	; 0x49e <__mulsf3+0x60>
     48a:	04 c0       	rjmp	.+8      	; 0x494 <__mulsf3+0x56>
     48c:	84 30       	cpi	r24, 0x04	; 4
     48e:	29 f4       	brne	.+10     	; 0x49a <__mulsf3+0x5c>
     490:	92 30       	cpi	r25, 0x02	; 2
     492:	81 f4       	brne	.+32     	; 0x4b4 <__mulsf3+0x76>
     494:	80 e6       	ldi	r24, 0x60	; 96
     496:	90 e0       	ldi	r25, 0x00	; 0
     498:	c6 c0       	rjmp	.+396    	; 0x626 <__mulsf3+0x1e8>
     49a:	92 30       	cpi	r25, 0x02	; 2
     49c:	49 f4       	brne	.+18     	; 0x4b0 <__mulsf3+0x72>
     49e:	20 e0       	ldi	r18, 0x00	; 0
     4a0:	9a 85       	ldd	r25, Y+10	; 0x0a
     4a2:	8a 89       	ldd	r24, Y+18	; 0x12
     4a4:	98 13       	cpse	r25, r24
     4a6:	21 e0       	ldi	r18, 0x01	; 1
     4a8:	2a 87       	std	Y+10, r18	; 0x0a
     4aa:	ce 01       	movw	r24, r28
     4ac:	09 96       	adiw	r24, 0x09	; 9
     4ae:	bb c0       	rjmp	.+374    	; 0x626 <__mulsf3+0x1e8>
     4b0:	82 30       	cpi	r24, 0x02	; 2
     4b2:	49 f4       	brne	.+18     	; 0x4c6 <__mulsf3+0x88>
     4b4:	20 e0       	ldi	r18, 0x00	; 0
     4b6:	9a 85       	ldd	r25, Y+10	; 0x0a
     4b8:	8a 89       	ldd	r24, Y+18	; 0x12
     4ba:	98 13       	cpse	r25, r24
     4bc:	21 e0       	ldi	r18, 0x01	; 1
     4be:	2a 8b       	std	Y+18, r18	; 0x12
     4c0:	ce 01       	movw	r24, r28
     4c2:	41 96       	adiw	r24, 0x11	; 17
     4c4:	b0 c0       	rjmp	.+352    	; 0x626 <__mulsf3+0x1e8>
     4c6:	2d 84       	ldd	r2, Y+13	; 0x0d
     4c8:	3e 84       	ldd	r3, Y+14	; 0x0e
     4ca:	4f 84       	ldd	r4, Y+15	; 0x0f
     4cc:	58 88       	ldd	r5, Y+16	; 0x10
     4ce:	6d 88       	ldd	r6, Y+21	; 0x15
     4d0:	7e 88       	ldd	r7, Y+22	; 0x16
     4d2:	8f 88       	ldd	r8, Y+23	; 0x17
     4d4:	98 8c       	ldd	r9, Y+24	; 0x18
     4d6:	ee 24       	eor	r14, r14
     4d8:	ff 24       	eor	r15, r15
     4da:	87 01       	movw	r16, r14
     4dc:	aa 24       	eor	r10, r10
     4de:	bb 24       	eor	r11, r11
     4e0:	65 01       	movw	r12, r10
     4e2:	40 e0       	ldi	r20, 0x00	; 0
     4e4:	50 e0       	ldi	r21, 0x00	; 0
     4e6:	60 e0       	ldi	r22, 0x00	; 0
     4e8:	70 e0       	ldi	r23, 0x00	; 0
     4ea:	e0 e0       	ldi	r30, 0x00	; 0
     4ec:	f0 e0       	ldi	r31, 0x00	; 0
     4ee:	c1 01       	movw	r24, r2
     4f0:	81 70       	andi	r24, 0x01	; 1
     4f2:	90 70       	andi	r25, 0x00	; 0
     4f4:	89 2b       	or	r24, r25
     4f6:	e9 f0       	breq	.+58     	; 0x532 <__mulsf3+0xf4>
     4f8:	e6 0c       	add	r14, r6
     4fa:	f7 1c       	adc	r15, r7
     4fc:	08 1d       	adc	r16, r8
     4fe:	19 1d       	adc	r17, r9
     500:	9a 01       	movw	r18, r20
     502:	ab 01       	movw	r20, r22
     504:	2a 0d       	add	r18, r10
     506:	3b 1d       	adc	r19, r11
     508:	4c 1d       	adc	r20, r12
     50a:	5d 1d       	adc	r21, r13
     50c:	80 e0       	ldi	r24, 0x00	; 0
     50e:	90 e0       	ldi	r25, 0x00	; 0
     510:	a0 e0       	ldi	r26, 0x00	; 0
     512:	b0 e0       	ldi	r27, 0x00	; 0
     514:	e6 14       	cp	r14, r6
     516:	f7 04       	cpc	r15, r7
     518:	08 05       	cpc	r16, r8
     51a:	19 05       	cpc	r17, r9
     51c:	20 f4       	brcc	.+8      	; 0x526 <__mulsf3+0xe8>
     51e:	81 e0       	ldi	r24, 0x01	; 1
     520:	90 e0       	ldi	r25, 0x00	; 0
     522:	a0 e0       	ldi	r26, 0x00	; 0
     524:	b0 e0       	ldi	r27, 0x00	; 0
     526:	ba 01       	movw	r22, r20
     528:	a9 01       	movw	r20, r18
     52a:	48 0f       	add	r20, r24
     52c:	59 1f       	adc	r21, r25
     52e:	6a 1f       	adc	r22, r26
     530:	7b 1f       	adc	r23, r27
     532:	aa 0c       	add	r10, r10
     534:	bb 1c       	adc	r11, r11
     536:	cc 1c       	adc	r12, r12
     538:	dd 1c       	adc	r13, r13
     53a:	97 fe       	sbrs	r9, 7
     53c:	08 c0       	rjmp	.+16     	; 0x54e <__mulsf3+0x110>
     53e:	81 e0       	ldi	r24, 0x01	; 1
     540:	90 e0       	ldi	r25, 0x00	; 0
     542:	a0 e0       	ldi	r26, 0x00	; 0
     544:	b0 e0       	ldi	r27, 0x00	; 0
     546:	a8 2a       	or	r10, r24
     548:	b9 2a       	or	r11, r25
     54a:	ca 2a       	or	r12, r26
     54c:	db 2a       	or	r13, r27
     54e:	31 96       	adiw	r30, 0x01	; 1
     550:	e0 32       	cpi	r30, 0x20	; 32
     552:	f1 05       	cpc	r31, r1
     554:	49 f0       	breq	.+18     	; 0x568 <__mulsf3+0x12a>
     556:	66 0c       	add	r6, r6
     558:	77 1c       	adc	r7, r7
     55a:	88 1c       	adc	r8, r8
     55c:	99 1c       	adc	r9, r9
     55e:	56 94       	lsr	r5
     560:	47 94       	ror	r4
     562:	37 94       	ror	r3
     564:	27 94       	ror	r2
     566:	c3 cf       	rjmp	.-122    	; 0x4ee <__mulsf3+0xb0>
     568:	fa 85       	ldd	r31, Y+10	; 0x0a
     56a:	ea 89       	ldd	r30, Y+18	; 0x12
     56c:	2b 89       	ldd	r18, Y+19	; 0x13
     56e:	3c 89       	ldd	r19, Y+20	; 0x14
     570:	8b 85       	ldd	r24, Y+11	; 0x0b
     572:	9c 85       	ldd	r25, Y+12	; 0x0c
     574:	28 0f       	add	r18, r24
     576:	39 1f       	adc	r19, r25
     578:	2e 5f       	subi	r18, 0xFE	; 254
     57a:	3f 4f       	sbci	r19, 0xFF	; 255
     57c:	17 c0       	rjmp	.+46     	; 0x5ac <__mulsf3+0x16e>
     57e:	ca 01       	movw	r24, r20
     580:	81 70       	andi	r24, 0x01	; 1
     582:	90 70       	andi	r25, 0x00	; 0
     584:	89 2b       	or	r24, r25
     586:	61 f0       	breq	.+24     	; 0x5a0 <__mulsf3+0x162>
     588:	16 95       	lsr	r17
     58a:	07 95       	ror	r16
     58c:	f7 94       	ror	r15
     58e:	e7 94       	ror	r14
     590:	80 e0       	ldi	r24, 0x00	; 0
     592:	90 e0       	ldi	r25, 0x00	; 0
     594:	a0 e0       	ldi	r26, 0x00	; 0
     596:	b0 e8       	ldi	r27, 0x80	; 128
     598:	e8 2a       	or	r14, r24
     59a:	f9 2a       	or	r15, r25
     59c:	0a 2b       	or	r16, r26
     59e:	1b 2b       	or	r17, r27
     5a0:	76 95       	lsr	r23
     5a2:	67 95       	ror	r22
     5a4:	57 95       	ror	r21
     5a6:	47 95       	ror	r20
     5a8:	2f 5f       	subi	r18, 0xFF	; 255
     5aa:	3f 4f       	sbci	r19, 0xFF	; 255
     5ac:	77 fd       	sbrc	r23, 7
     5ae:	e7 cf       	rjmp	.-50     	; 0x57e <__mulsf3+0x140>
     5b0:	0c c0       	rjmp	.+24     	; 0x5ca <__mulsf3+0x18c>
     5b2:	44 0f       	add	r20, r20
     5b4:	55 1f       	adc	r21, r21
     5b6:	66 1f       	adc	r22, r22
     5b8:	77 1f       	adc	r23, r23
     5ba:	17 fd       	sbrc	r17, 7
     5bc:	41 60       	ori	r20, 0x01	; 1
     5be:	ee 0c       	add	r14, r14
     5c0:	ff 1c       	adc	r15, r15
     5c2:	00 1f       	adc	r16, r16
     5c4:	11 1f       	adc	r17, r17
     5c6:	21 50       	subi	r18, 0x01	; 1
     5c8:	30 40       	sbci	r19, 0x00	; 0
     5ca:	40 30       	cpi	r20, 0x00	; 0
     5cc:	90 e0       	ldi	r25, 0x00	; 0
     5ce:	59 07       	cpc	r21, r25
     5d0:	90 e0       	ldi	r25, 0x00	; 0
     5d2:	69 07       	cpc	r22, r25
     5d4:	90 e4       	ldi	r25, 0x40	; 64
     5d6:	79 07       	cpc	r23, r25
     5d8:	60 f3       	brcs	.-40     	; 0x5b2 <__mulsf3+0x174>
     5da:	2b 8f       	std	Y+27, r18	; 0x1b
     5dc:	3c 8f       	std	Y+28, r19	; 0x1c
     5de:	db 01       	movw	r26, r22
     5e0:	ca 01       	movw	r24, r20
     5e2:	8f 77       	andi	r24, 0x7F	; 127
     5e4:	90 70       	andi	r25, 0x00	; 0
     5e6:	a0 70       	andi	r26, 0x00	; 0
     5e8:	b0 70       	andi	r27, 0x00	; 0
     5ea:	80 34       	cpi	r24, 0x40	; 64
     5ec:	91 05       	cpc	r25, r1
     5ee:	a1 05       	cpc	r26, r1
     5f0:	b1 05       	cpc	r27, r1
     5f2:	61 f4       	brne	.+24     	; 0x60c <__mulsf3+0x1ce>
     5f4:	47 fd       	sbrc	r20, 7
     5f6:	0a c0       	rjmp	.+20     	; 0x60c <__mulsf3+0x1ce>
     5f8:	e1 14       	cp	r14, r1
     5fa:	f1 04       	cpc	r15, r1
     5fc:	01 05       	cpc	r16, r1
     5fe:	11 05       	cpc	r17, r1
     600:	29 f0       	breq	.+10     	; 0x60c <__mulsf3+0x1ce>
     602:	40 5c       	subi	r20, 0xC0	; 192
     604:	5f 4f       	sbci	r21, 0xFF	; 255
     606:	6f 4f       	sbci	r22, 0xFF	; 255
     608:	7f 4f       	sbci	r23, 0xFF	; 255
     60a:	40 78       	andi	r20, 0x80	; 128
     60c:	1a 8e       	std	Y+26, r1	; 0x1a
     60e:	fe 17       	cp	r31, r30
     610:	11 f0       	breq	.+4      	; 0x616 <__mulsf3+0x1d8>
     612:	81 e0       	ldi	r24, 0x01	; 1
     614:	8a 8f       	std	Y+26, r24	; 0x1a
     616:	4d 8f       	std	Y+29, r20	; 0x1d
     618:	5e 8f       	std	Y+30, r21	; 0x1e
     61a:	6f 8f       	std	Y+31, r22	; 0x1f
     61c:	78 a3       	std	Y+32, r23	; 0x20
     61e:	83 e0       	ldi	r24, 0x03	; 3
     620:	89 8f       	std	Y+25, r24	; 0x19
     622:	ce 01       	movw	r24, r28
     624:	49 96       	adiw	r24, 0x19	; 25
     626:	0e 94 a9 04 	call	0x952	; 0x952 <__pack_f>
     62a:	a0 96       	adiw	r28, 0x20	; 32
     62c:	e2 e1       	ldi	r30, 0x12	; 18
     62e:	0c 94 d6 1c 	jmp	0x39ac	; 0x39ac <__epilogue_restores__>

00000632 <__divsf3>:
     632:	a8 e1       	ldi	r26, 0x18	; 24
     634:	b0 e0       	ldi	r27, 0x00	; 0
     636:	ef e1       	ldi	r30, 0x1F	; 31
     638:	f3 e0       	ldi	r31, 0x03	; 3
     63a:	0c 94 c2 1c 	jmp	0x3984	; 0x3984 <__prologue_saves__+0x10>
     63e:	69 83       	std	Y+1, r22	; 0x01
     640:	7a 83       	std	Y+2, r23	; 0x02
     642:	8b 83       	std	Y+3, r24	; 0x03
     644:	9c 83       	std	Y+4, r25	; 0x04
     646:	2d 83       	std	Y+5, r18	; 0x05
     648:	3e 83       	std	Y+6, r19	; 0x06
     64a:	4f 83       	std	Y+7, r20	; 0x07
     64c:	58 87       	std	Y+8, r21	; 0x08
     64e:	b9 e0       	ldi	r27, 0x09	; 9
     650:	eb 2e       	mov	r14, r27
     652:	f1 2c       	mov	r15, r1
     654:	ec 0e       	add	r14, r28
     656:	fd 1e       	adc	r15, r29
     658:	ce 01       	movw	r24, r28
     65a:	01 96       	adiw	r24, 0x01	; 1
     65c:	b7 01       	movw	r22, r14
     65e:	0e 94 7e 05 	call	0xafc	; 0xafc <__unpack_f>
     662:	8e 01       	movw	r16, r28
     664:	0f 5e       	subi	r16, 0xEF	; 239
     666:	1f 4f       	sbci	r17, 0xFF	; 255
     668:	ce 01       	movw	r24, r28
     66a:	05 96       	adiw	r24, 0x05	; 5
     66c:	b8 01       	movw	r22, r16
     66e:	0e 94 7e 05 	call	0xafc	; 0xafc <__unpack_f>
     672:	29 85       	ldd	r18, Y+9	; 0x09
     674:	22 30       	cpi	r18, 0x02	; 2
     676:	08 f4       	brcc	.+2      	; 0x67a <__divsf3+0x48>
     678:	7e c0       	rjmp	.+252    	; 0x776 <__divsf3+0x144>
     67a:	39 89       	ldd	r19, Y+17	; 0x11
     67c:	32 30       	cpi	r19, 0x02	; 2
     67e:	10 f4       	brcc	.+4      	; 0x684 <__divsf3+0x52>
     680:	b8 01       	movw	r22, r16
     682:	7c c0       	rjmp	.+248    	; 0x77c <__divsf3+0x14a>
     684:	8a 85       	ldd	r24, Y+10	; 0x0a
     686:	9a 89       	ldd	r25, Y+18	; 0x12
     688:	89 27       	eor	r24, r25
     68a:	8a 87       	std	Y+10, r24	; 0x0a
     68c:	24 30       	cpi	r18, 0x04	; 4
     68e:	11 f0       	breq	.+4      	; 0x694 <__divsf3+0x62>
     690:	22 30       	cpi	r18, 0x02	; 2
     692:	31 f4       	brne	.+12     	; 0x6a0 <__divsf3+0x6e>
     694:	23 17       	cp	r18, r19
     696:	09 f0       	breq	.+2      	; 0x69a <__divsf3+0x68>
     698:	6e c0       	rjmp	.+220    	; 0x776 <__divsf3+0x144>
     69a:	60 e6       	ldi	r22, 0x60	; 96
     69c:	70 e0       	ldi	r23, 0x00	; 0
     69e:	6e c0       	rjmp	.+220    	; 0x77c <__divsf3+0x14a>
     6a0:	34 30       	cpi	r19, 0x04	; 4
     6a2:	39 f4       	brne	.+14     	; 0x6b2 <__divsf3+0x80>
     6a4:	1d 86       	std	Y+13, r1	; 0x0d
     6a6:	1e 86       	std	Y+14, r1	; 0x0e
     6a8:	1f 86       	std	Y+15, r1	; 0x0f
     6aa:	18 8a       	std	Y+16, r1	; 0x10
     6ac:	1c 86       	std	Y+12, r1	; 0x0c
     6ae:	1b 86       	std	Y+11, r1	; 0x0b
     6b0:	04 c0       	rjmp	.+8      	; 0x6ba <__divsf3+0x88>
     6b2:	32 30       	cpi	r19, 0x02	; 2
     6b4:	21 f4       	brne	.+8      	; 0x6be <__divsf3+0x8c>
     6b6:	84 e0       	ldi	r24, 0x04	; 4
     6b8:	89 87       	std	Y+9, r24	; 0x09
     6ba:	b7 01       	movw	r22, r14
     6bc:	5f c0       	rjmp	.+190    	; 0x77c <__divsf3+0x14a>
     6be:	2b 85       	ldd	r18, Y+11	; 0x0b
     6c0:	3c 85       	ldd	r19, Y+12	; 0x0c
     6c2:	8b 89       	ldd	r24, Y+19	; 0x13
     6c4:	9c 89       	ldd	r25, Y+20	; 0x14
     6c6:	28 1b       	sub	r18, r24
     6c8:	39 0b       	sbc	r19, r25
     6ca:	3c 87       	std	Y+12, r19	; 0x0c
     6cc:	2b 87       	std	Y+11, r18	; 0x0b
     6ce:	ed 84       	ldd	r14, Y+13	; 0x0d
     6d0:	fe 84       	ldd	r15, Y+14	; 0x0e
     6d2:	0f 85       	ldd	r16, Y+15	; 0x0f
     6d4:	18 89       	ldd	r17, Y+16	; 0x10
     6d6:	ad 88       	ldd	r10, Y+21	; 0x15
     6d8:	be 88       	ldd	r11, Y+22	; 0x16
     6da:	cf 88       	ldd	r12, Y+23	; 0x17
     6dc:	d8 8c       	ldd	r13, Y+24	; 0x18
     6de:	ea 14       	cp	r14, r10
     6e0:	fb 04       	cpc	r15, r11
     6e2:	0c 05       	cpc	r16, r12
     6e4:	1d 05       	cpc	r17, r13
     6e6:	40 f4       	brcc	.+16     	; 0x6f8 <__divsf3+0xc6>
     6e8:	ee 0c       	add	r14, r14
     6ea:	ff 1c       	adc	r15, r15
     6ec:	00 1f       	adc	r16, r16
     6ee:	11 1f       	adc	r17, r17
     6f0:	21 50       	subi	r18, 0x01	; 1
     6f2:	30 40       	sbci	r19, 0x00	; 0
     6f4:	3c 87       	std	Y+12, r19	; 0x0c
     6f6:	2b 87       	std	Y+11, r18	; 0x0b
     6f8:	20 e0       	ldi	r18, 0x00	; 0
     6fa:	30 e0       	ldi	r19, 0x00	; 0
     6fc:	40 e0       	ldi	r20, 0x00	; 0
     6fe:	50 e0       	ldi	r21, 0x00	; 0
     700:	80 e0       	ldi	r24, 0x00	; 0
     702:	90 e0       	ldi	r25, 0x00	; 0
     704:	a0 e0       	ldi	r26, 0x00	; 0
     706:	b0 e4       	ldi	r27, 0x40	; 64
     708:	60 e0       	ldi	r22, 0x00	; 0
     70a:	70 e0       	ldi	r23, 0x00	; 0
     70c:	ea 14       	cp	r14, r10
     70e:	fb 04       	cpc	r15, r11
     710:	0c 05       	cpc	r16, r12
     712:	1d 05       	cpc	r17, r13
     714:	40 f0       	brcs	.+16     	; 0x726 <__divsf3+0xf4>
     716:	28 2b       	or	r18, r24
     718:	39 2b       	or	r19, r25
     71a:	4a 2b       	or	r20, r26
     71c:	5b 2b       	or	r21, r27
     71e:	ea 18       	sub	r14, r10
     720:	fb 08       	sbc	r15, r11
     722:	0c 09       	sbc	r16, r12
     724:	1d 09       	sbc	r17, r13
     726:	b6 95       	lsr	r27
     728:	a7 95       	ror	r26
     72a:	97 95       	ror	r25
     72c:	87 95       	ror	r24
     72e:	ee 0c       	add	r14, r14
     730:	ff 1c       	adc	r15, r15
     732:	00 1f       	adc	r16, r16
     734:	11 1f       	adc	r17, r17
     736:	6f 5f       	subi	r22, 0xFF	; 255
     738:	7f 4f       	sbci	r23, 0xFF	; 255
     73a:	6f 31       	cpi	r22, 0x1F	; 31
     73c:	71 05       	cpc	r23, r1
     73e:	31 f7       	brne	.-52     	; 0x70c <__divsf3+0xda>
     740:	da 01       	movw	r26, r20
     742:	c9 01       	movw	r24, r18
     744:	8f 77       	andi	r24, 0x7F	; 127
     746:	90 70       	andi	r25, 0x00	; 0
     748:	a0 70       	andi	r26, 0x00	; 0
     74a:	b0 70       	andi	r27, 0x00	; 0
     74c:	80 34       	cpi	r24, 0x40	; 64
     74e:	91 05       	cpc	r25, r1
     750:	a1 05       	cpc	r26, r1
     752:	b1 05       	cpc	r27, r1
     754:	61 f4       	brne	.+24     	; 0x76e <__divsf3+0x13c>
     756:	27 fd       	sbrc	r18, 7
     758:	0a c0       	rjmp	.+20     	; 0x76e <__divsf3+0x13c>
     75a:	e1 14       	cp	r14, r1
     75c:	f1 04       	cpc	r15, r1
     75e:	01 05       	cpc	r16, r1
     760:	11 05       	cpc	r17, r1
     762:	29 f0       	breq	.+10     	; 0x76e <__divsf3+0x13c>
     764:	20 5c       	subi	r18, 0xC0	; 192
     766:	3f 4f       	sbci	r19, 0xFF	; 255
     768:	4f 4f       	sbci	r20, 0xFF	; 255
     76a:	5f 4f       	sbci	r21, 0xFF	; 255
     76c:	20 78       	andi	r18, 0x80	; 128
     76e:	2d 87       	std	Y+13, r18	; 0x0d
     770:	3e 87       	std	Y+14, r19	; 0x0e
     772:	4f 87       	std	Y+15, r20	; 0x0f
     774:	58 8b       	std	Y+16, r21	; 0x10
     776:	be 01       	movw	r22, r28
     778:	67 5f       	subi	r22, 0xF7	; 247
     77a:	7f 4f       	sbci	r23, 0xFF	; 255
     77c:	cb 01       	movw	r24, r22
     77e:	0e 94 a9 04 	call	0x952	; 0x952 <__pack_f>
     782:	68 96       	adiw	r28, 0x18	; 24
     784:	ea e0       	ldi	r30, 0x0A	; 10
     786:	0c 94 de 1c 	jmp	0x39bc	; 0x39bc <__epilogue_restores__+0x10>

0000078a <__gtsf2>:
     78a:	a8 e1       	ldi	r26, 0x18	; 24
     78c:	b0 e0       	ldi	r27, 0x00	; 0
     78e:	eb ec       	ldi	r30, 0xCB	; 203
     790:	f3 e0       	ldi	r31, 0x03	; 3
     792:	0c 94 c6 1c 	jmp	0x398c	; 0x398c <__prologue_saves__+0x18>
     796:	69 83       	std	Y+1, r22	; 0x01
     798:	7a 83       	std	Y+2, r23	; 0x02
     79a:	8b 83       	std	Y+3, r24	; 0x03
     79c:	9c 83       	std	Y+4, r25	; 0x04
     79e:	2d 83       	std	Y+5, r18	; 0x05
     7a0:	3e 83       	std	Y+6, r19	; 0x06
     7a2:	4f 83       	std	Y+7, r20	; 0x07
     7a4:	58 87       	std	Y+8, r21	; 0x08
     7a6:	89 e0       	ldi	r24, 0x09	; 9
     7a8:	e8 2e       	mov	r14, r24
     7aa:	f1 2c       	mov	r15, r1
     7ac:	ec 0e       	add	r14, r28
     7ae:	fd 1e       	adc	r15, r29
     7b0:	ce 01       	movw	r24, r28
     7b2:	01 96       	adiw	r24, 0x01	; 1
     7b4:	b7 01       	movw	r22, r14
     7b6:	0e 94 7e 05 	call	0xafc	; 0xafc <__unpack_f>
     7ba:	8e 01       	movw	r16, r28
     7bc:	0f 5e       	subi	r16, 0xEF	; 239
     7be:	1f 4f       	sbci	r17, 0xFF	; 255
     7c0:	ce 01       	movw	r24, r28
     7c2:	05 96       	adiw	r24, 0x05	; 5
     7c4:	b8 01       	movw	r22, r16
     7c6:	0e 94 7e 05 	call	0xafc	; 0xafc <__unpack_f>
     7ca:	89 85       	ldd	r24, Y+9	; 0x09
     7cc:	82 30       	cpi	r24, 0x02	; 2
     7ce:	40 f0       	brcs	.+16     	; 0x7e0 <__gtsf2+0x56>
     7d0:	89 89       	ldd	r24, Y+17	; 0x11
     7d2:	82 30       	cpi	r24, 0x02	; 2
     7d4:	28 f0       	brcs	.+10     	; 0x7e0 <__gtsf2+0x56>
     7d6:	c7 01       	movw	r24, r14
     7d8:	b8 01       	movw	r22, r16
     7da:	0e 94 f6 05 	call	0xbec	; 0xbec <__fpcmp_parts_f>
     7de:	01 c0       	rjmp	.+2      	; 0x7e2 <__gtsf2+0x58>
     7e0:	8f ef       	ldi	r24, 0xFF	; 255
     7e2:	68 96       	adiw	r28, 0x18	; 24
     7e4:	e6 e0       	ldi	r30, 0x06	; 6
     7e6:	0c 94 e2 1c 	jmp	0x39c4	; 0x39c4 <__epilogue_restores__+0x18>

000007ea <__gesf2>:
     7ea:	a8 e1       	ldi	r26, 0x18	; 24
     7ec:	b0 e0       	ldi	r27, 0x00	; 0
     7ee:	eb ef       	ldi	r30, 0xFB	; 251
     7f0:	f3 e0       	ldi	r31, 0x03	; 3
     7f2:	0c 94 c6 1c 	jmp	0x398c	; 0x398c <__prologue_saves__+0x18>
     7f6:	69 83       	std	Y+1, r22	; 0x01
     7f8:	7a 83       	std	Y+2, r23	; 0x02
     7fa:	8b 83       	std	Y+3, r24	; 0x03
     7fc:	9c 83       	std	Y+4, r25	; 0x04
     7fe:	2d 83       	std	Y+5, r18	; 0x05
     800:	3e 83       	std	Y+6, r19	; 0x06
     802:	4f 83       	std	Y+7, r20	; 0x07
     804:	58 87       	std	Y+8, r21	; 0x08
     806:	89 e0       	ldi	r24, 0x09	; 9
     808:	e8 2e       	mov	r14, r24
     80a:	f1 2c       	mov	r15, r1
     80c:	ec 0e       	add	r14, r28
     80e:	fd 1e       	adc	r15, r29
     810:	ce 01       	movw	r24, r28
     812:	01 96       	adiw	r24, 0x01	; 1
     814:	b7 01       	movw	r22, r14
     816:	0e 94 7e 05 	call	0xafc	; 0xafc <__unpack_f>
     81a:	8e 01       	movw	r16, r28
     81c:	0f 5e       	subi	r16, 0xEF	; 239
     81e:	1f 4f       	sbci	r17, 0xFF	; 255
     820:	ce 01       	movw	r24, r28
     822:	05 96       	adiw	r24, 0x05	; 5
     824:	b8 01       	movw	r22, r16
     826:	0e 94 7e 05 	call	0xafc	; 0xafc <__unpack_f>
     82a:	89 85       	ldd	r24, Y+9	; 0x09
     82c:	82 30       	cpi	r24, 0x02	; 2
     82e:	40 f0       	brcs	.+16     	; 0x840 <__gesf2+0x56>
     830:	89 89       	ldd	r24, Y+17	; 0x11
     832:	82 30       	cpi	r24, 0x02	; 2
     834:	28 f0       	brcs	.+10     	; 0x840 <__gesf2+0x56>
     836:	c7 01       	movw	r24, r14
     838:	b8 01       	movw	r22, r16
     83a:	0e 94 f6 05 	call	0xbec	; 0xbec <__fpcmp_parts_f>
     83e:	01 c0       	rjmp	.+2      	; 0x842 <__gesf2+0x58>
     840:	8f ef       	ldi	r24, 0xFF	; 255
     842:	68 96       	adiw	r28, 0x18	; 24
     844:	e6 e0       	ldi	r30, 0x06	; 6
     846:	0c 94 e2 1c 	jmp	0x39c4	; 0x39c4 <__epilogue_restores__+0x18>

0000084a <__ltsf2>:
     84a:	a8 e1       	ldi	r26, 0x18	; 24
     84c:	b0 e0       	ldi	r27, 0x00	; 0
     84e:	eb e2       	ldi	r30, 0x2B	; 43
     850:	f4 e0       	ldi	r31, 0x04	; 4
     852:	0c 94 c6 1c 	jmp	0x398c	; 0x398c <__prologue_saves__+0x18>
     856:	69 83       	std	Y+1, r22	; 0x01
     858:	7a 83       	std	Y+2, r23	; 0x02
     85a:	8b 83       	std	Y+3, r24	; 0x03
     85c:	9c 83       	std	Y+4, r25	; 0x04
     85e:	2d 83       	std	Y+5, r18	; 0x05
     860:	3e 83       	std	Y+6, r19	; 0x06
     862:	4f 83       	std	Y+7, r20	; 0x07
     864:	58 87       	std	Y+8, r21	; 0x08
     866:	89 e0       	ldi	r24, 0x09	; 9
     868:	e8 2e       	mov	r14, r24
     86a:	f1 2c       	mov	r15, r1
     86c:	ec 0e       	add	r14, r28
     86e:	fd 1e       	adc	r15, r29
     870:	ce 01       	movw	r24, r28
     872:	01 96       	adiw	r24, 0x01	; 1
     874:	b7 01       	movw	r22, r14
     876:	0e 94 7e 05 	call	0xafc	; 0xafc <__unpack_f>
     87a:	8e 01       	movw	r16, r28
     87c:	0f 5e       	subi	r16, 0xEF	; 239
     87e:	1f 4f       	sbci	r17, 0xFF	; 255
     880:	ce 01       	movw	r24, r28
     882:	05 96       	adiw	r24, 0x05	; 5
     884:	b8 01       	movw	r22, r16
     886:	0e 94 7e 05 	call	0xafc	; 0xafc <__unpack_f>
     88a:	89 85       	ldd	r24, Y+9	; 0x09
     88c:	82 30       	cpi	r24, 0x02	; 2
     88e:	40 f0       	brcs	.+16     	; 0x8a0 <__stack+0x41>
     890:	89 89       	ldd	r24, Y+17	; 0x11
     892:	82 30       	cpi	r24, 0x02	; 2
     894:	28 f0       	brcs	.+10     	; 0x8a0 <__stack+0x41>
     896:	c7 01       	movw	r24, r14
     898:	b8 01       	movw	r22, r16
     89a:	0e 94 f6 05 	call	0xbec	; 0xbec <__fpcmp_parts_f>
     89e:	01 c0       	rjmp	.+2      	; 0x8a2 <__stack+0x43>
     8a0:	81 e0       	ldi	r24, 0x01	; 1
     8a2:	68 96       	adiw	r28, 0x18	; 24
     8a4:	e6 e0       	ldi	r30, 0x06	; 6
     8a6:	0c 94 e2 1c 	jmp	0x39c4	; 0x39c4 <__epilogue_restores__+0x18>

000008aa <__fixsfsi>:
     8aa:	ac e0       	ldi	r26, 0x0C	; 12
     8ac:	b0 e0       	ldi	r27, 0x00	; 0
     8ae:	eb e5       	ldi	r30, 0x5B	; 91
     8b0:	f4 e0       	ldi	r31, 0x04	; 4
     8b2:	0c 94 ca 1c 	jmp	0x3994	; 0x3994 <__prologue_saves__+0x20>
     8b6:	69 83       	std	Y+1, r22	; 0x01
     8b8:	7a 83       	std	Y+2, r23	; 0x02
     8ba:	8b 83       	std	Y+3, r24	; 0x03
     8bc:	9c 83       	std	Y+4, r25	; 0x04
     8be:	ce 01       	movw	r24, r28
     8c0:	01 96       	adiw	r24, 0x01	; 1
     8c2:	be 01       	movw	r22, r28
     8c4:	6b 5f       	subi	r22, 0xFB	; 251
     8c6:	7f 4f       	sbci	r23, 0xFF	; 255
     8c8:	0e 94 7e 05 	call	0xafc	; 0xafc <__unpack_f>
     8cc:	8d 81       	ldd	r24, Y+5	; 0x05
     8ce:	82 30       	cpi	r24, 0x02	; 2
     8d0:	61 f1       	breq	.+88     	; 0x92a <__fixsfsi+0x80>
     8d2:	82 30       	cpi	r24, 0x02	; 2
     8d4:	50 f1       	brcs	.+84     	; 0x92a <__fixsfsi+0x80>
     8d6:	84 30       	cpi	r24, 0x04	; 4
     8d8:	21 f4       	brne	.+8      	; 0x8e2 <__fixsfsi+0x38>
     8da:	8e 81       	ldd	r24, Y+6	; 0x06
     8dc:	88 23       	and	r24, r24
     8de:	51 f1       	breq	.+84     	; 0x934 <__fixsfsi+0x8a>
     8e0:	2e c0       	rjmp	.+92     	; 0x93e <__fixsfsi+0x94>
     8e2:	2f 81       	ldd	r18, Y+7	; 0x07
     8e4:	38 85       	ldd	r19, Y+8	; 0x08
     8e6:	37 fd       	sbrc	r19, 7
     8e8:	20 c0       	rjmp	.+64     	; 0x92a <__fixsfsi+0x80>
     8ea:	6e 81       	ldd	r22, Y+6	; 0x06
     8ec:	2f 31       	cpi	r18, 0x1F	; 31
     8ee:	31 05       	cpc	r19, r1
     8f0:	1c f0       	brlt	.+6      	; 0x8f8 <__fixsfsi+0x4e>
     8f2:	66 23       	and	r22, r22
     8f4:	f9 f0       	breq	.+62     	; 0x934 <__fixsfsi+0x8a>
     8f6:	23 c0       	rjmp	.+70     	; 0x93e <__fixsfsi+0x94>
     8f8:	8e e1       	ldi	r24, 0x1E	; 30
     8fa:	90 e0       	ldi	r25, 0x00	; 0
     8fc:	82 1b       	sub	r24, r18
     8fe:	93 0b       	sbc	r25, r19
     900:	29 85       	ldd	r18, Y+9	; 0x09
     902:	3a 85       	ldd	r19, Y+10	; 0x0a
     904:	4b 85       	ldd	r20, Y+11	; 0x0b
     906:	5c 85       	ldd	r21, Y+12	; 0x0c
     908:	04 c0       	rjmp	.+8      	; 0x912 <__fixsfsi+0x68>
     90a:	56 95       	lsr	r21
     90c:	47 95       	ror	r20
     90e:	37 95       	ror	r19
     910:	27 95       	ror	r18
     912:	8a 95       	dec	r24
     914:	d2 f7       	brpl	.-12     	; 0x90a <__fixsfsi+0x60>
     916:	66 23       	and	r22, r22
     918:	b1 f0       	breq	.+44     	; 0x946 <__fixsfsi+0x9c>
     91a:	50 95       	com	r21
     91c:	40 95       	com	r20
     91e:	30 95       	com	r19
     920:	21 95       	neg	r18
     922:	3f 4f       	sbci	r19, 0xFF	; 255
     924:	4f 4f       	sbci	r20, 0xFF	; 255
     926:	5f 4f       	sbci	r21, 0xFF	; 255
     928:	0e c0       	rjmp	.+28     	; 0x946 <__fixsfsi+0x9c>
     92a:	20 e0       	ldi	r18, 0x00	; 0
     92c:	30 e0       	ldi	r19, 0x00	; 0
     92e:	40 e0       	ldi	r20, 0x00	; 0
     930:	50 e0       	ldi	r21, 0x00	; 0
     932:	09 c0       	rjmp	.+18     	; 0x946 <__fixsfsi+0x9c>
     934:	2f ef       	ldi	r18, 0xFF	; 255
     936:	3f ef       	ldi	r19, 0xFF	; 255
     938:	4f ef       	ldi	r20, 0xFF	; 255
     93a:	5f e7       	ldi	r21, 0x7F	; 127
     93c:	04 c0       	rjmp	.+8      	; 0x946 <__fixsfsi+0x9c>
     93e:	20 e0       	ldi	r18, 0x00	; 0
     940:	30 e0       	ldi	r19, 0x00	; 0
     942:	40 e0       	ldi	r20, 0x00	; 0
     944:	50 e8       	ldi	r21, 0x80	; 128
     946:	b9 01       	movw	r22, r18
     948:	ca 01       	movw	r24, r20
     94a:	2c 96       	adiw	r28, 0x0c	; 12
     94c:	e2 e0       	ldi	r30, 0x02	; 2
     94e:	0c 94 e6 1c 	jmp	0x39cc	; 0x39cc <__epilogue_restores__+0x20>

00000952 <__pack_f>:
     952:	df 92       	push	r13
     954:	ef 92       	push	r14
     956:	ff 92       	push	r15
     958:	0f 93       	push	r16
     95a:	1f 93       	push	r17
     95c:	fc 01       	movw	r30, r24
     95e:	e4 80       	ldd	r14, Z+4	; 0x04
     960:	f5 80       	ldd	r15, Z+5	; 0x05
     962:	06 81       	ldd	r16, Z+6	; 0x06
     964:	17 81       	ldd	r17, Z+7	; 0x07
     966:	d1 80       	ldd	r13, Z+1	; 0x01
     968:	80 81       	ld	r24, Z
     96a:	82 30       	cpi	r24, 0x02	; 2
     96c:	48 f4       	brcc	.+18     	; 0x980 <__pack_f+0x2e>
     96e:	80 e0       	ldi	r24, 0x00	; 0
     970:	90 e0       	ldi	r25, 0x00	; 0
     972:	a0 e1       	ldi	r26, 0x10	; 16
     974:	b0 e0       	ldi	r27, 0x00	; 0
     976:	e8 2a       	or	r14, r24
     978:	f9 2a       	or	r15, r25
     97a:	0a 2b       	or	r16, r26
     97c:	1b 2b       	or	r17, r27
     97e:	a5 c0       	rjmp	.+330    	; 0xaca <__pack_f+0x178>
     980:	84 30       	cpi	r24, 0x04	; 4
     982:	09 f4       	brne	.+2      	; 0x986 <__pack_f+0x34>
     984:	9f c0       	rjmp	.+318    	; 0xac4 <__pack_f+0x172>
     986:	82 30       	cpi	r24, 0x02	; 2
     988:	21 f4       	brne	.+8      	; 0x992 <__pack_f+0x40>
     98a:	ee 24       	eor	r14, r14
     98c:	ff 24       	eor	r15, r15
     98e:	87 01       	movw	r16, r14
     990:	05 c0       	rjmp	.+10     	; 0x99c <__pack_f+0x4a>
     992:	e1 14       	cp	r14, r1
     994:	f1 04       	cpc	r15, r1
     996:	01 05       	cpc	r16, r1
     998:	11 05       	cpc	r17, r1
     99a:	19 f4       	brne	.+6      	; 0x9a2 <__pack_f+0x50>
     99c:	e0 e0       	ldi	r30, 0x00	; 0
     99e:	f0 e0       	ldi	r31, 0x00	; 0
     9a0:	96 c0       	rjmp	.+300    	; 0xace <__pack_f+0x17c>
     9a2:	62 81       	ldd	r22, Z+2	; 0x02
     9a4:	73 81       	ldd	r23, Z+3	; 0x03
     9a6:	9f ef       	ldi	r25, 0xFF	; 255
     9a8:	62 38       	cpi	r22, 0x82	; 130
     9aa:	79 07       	cpc	r23, r25
     9ac:	0c f0       	brlt	.+2      	; 0x9b0 <__pack_f+0x5e>
     9ae:	5b c0       	rjmp	.+182    	; 0xa66 <__pack_f+0x114>
     9b0:	22 e8       	ldi	r18, 0x82	; 130
     9b2:	3f ef       	ldi	r19, 0xFF	; 255
     9b4:	26 1b       	sub	r18, r22
     9b6:	37 0b       	sbc	r19, r23
     9b8:	2a 31       	cpi	r18, 0x1A	; 26
     9ba:	31 05       	cpc	r19, r1
     9bc:	2c f0       	brlt	.+10     	; 0x9c8 <__pack_f+0x76>
     9be:	20 e0       	ldi	r18, 0x00	; 0
     9c0:	30 e0       	ldi	r19, 0x00	; 0
     9c2:	40 e0       	ldi	r20, 0x00	; 0
     9c4:	50 e0       	ldi	r21, 0x00	; 0
     9c6:	2a c0       	rjmp	.+84     	; 0xa1c <__pack_f+0xca>
     9c8:	b8 01       	movw	r22, r16
     9ca:	a7 01       	movw	r20, r14
     9cc:	02 2e       	mov	r0, r18
     9ce:	04 c0       	rjmp	.+8      	; 0x9d8 <__pack_f+0x86>
     9d0:	76 95       	lsr	r23
     9d2:	67 95       	ror	r22
     9d4:	57 95       	ror	r21
     9d6:	47 95       	ror	r20
     9d8:	0a 94       	dec	r0
     9da:	d2 f7       	brpl	.-12     	; 0x9d0 <__pack_f+0x7e>
     9dc:	81 e0       	ldi	r24, 0x01	; 1
     9de:	90 e0       	ldi	r25, 0x00	; 0
     9e0:	a0 e0       	ldi	r26, 0x00	; 0
     9e2:	b0 e0       	ldi	r27, 0x00	; 0
     9e4:	04 c0       	rjmp	.+8      	; 0x9ee <__pack_f+0x9c>
     9e6:	88 0f       	add	r24, r24
     9e8:	99 1f       	adc	r25, r25
     9ea:	aa 1f       	adc	r26, r26
     9ec:	bb 1f       	adc	r27, r27
     9ee:	2a 95       	dec	r18
     9f0:	d2 f7       	brpl	.-12     	; 0x9e6 <__pack_f+0x94>
     9f2:	01 97       	sbiw	r24, 0x01	; 1
     9f4:	a1 09       	sbc	r26, r1
     9f6:	b1 09       	sbc	r27, r1
     9f8:	8e 21       	and	r24, r14
     9fa:	9f 21       	and	r25, r15
     9fc:	a0 23       	and	r26, r16
     9fe:	b1 23       	and	r27, r17
     a00:	00 97       	sbiw	r24, 0x00	; 0
     a02:	a1 05       	cpc	r26, r1
     a04:	b1 05       	cpc	r27, r1
     a06:	21 f0       	breq	.+8      	; 0xa10 <__pack_f+0xbe>
     a08:	81 e0       	ldi	r24, 0x01	; 1
     a0a:	90 e0       	ldi	r25, 0x00	; 0
     a0c:	a0 e0       	ldi	r26, 0x00	; 0
     a0e:	b0 e0       	ldi	r27, 0x00	; 0
     a10:	9a 01       	movw	r18, r20
     a12:	ab 01       	movw	r20, r22
     a14:	28 2b       	or	r18, r24
     a16:	39 2b       	or	r19, r25
     a18:	4a 2b       	or	r20, r26
     a1a:	5b 2b       	or	r21, r27
     a1c:	da 01       	movw	r26, r20
     a1e:	c9 01       	movw	r24, r18
     a20:	8f 77       	andi	r24, 0x7F	; 127
     a22:	90 70       	andi	r25, 0x00	; 0
     a24:	a0 70       	andi	r26, 0x00	; 0
     a26:	b0 70       	andi	r27, 0x00	; 0
     a28:	80 34       	cpi	r24, 0x40	; 64
     a2a:	91 05       	cpc	r25, r1
     a2c:	a1 05       	cpc	r26, r1
     a2e:	b1 05       	cpc	r27, r1
     a30:	39 f4       	brne	.+14     	; 0xa40 <__pack_f+0xee>
     a32:	27 ff       	sbrs	r18, 7
     a34:	09 c0       	rjmp	.+18     	; 0xa48 <__pack_f+0xf6>
     a36:	20 5c       	subi	r18, 0xC0	; 192
     a38:	3f 4f       	sbci	r19, 0xFF	; 255
     a3a:	4f 4f       	sbci	r20, 0xFF	; 255
     a3c:	5f 4f       	sbci	r21, 0xFF	; 255
     a3e:	04 c0       	rjmp	.+8      	; 0xa48 <__pack_f+0xf6>
     a40:	21 5c       	subi	r18, 0xC1	; 193
     a42:	3f 4f       	sbci	r19, 0xFF	; 255
     a44:	4f 4f       	sbci	r20, 0xFF	; 255
     a46:	5f 4f       	sbci	r21, 0xFF	; 255
     a48:	e0 e0       	ldi	r30, 0x00	; 0
     a4a:	f0 e0       	ldi	r31, 0x00	; 0
     a4c:	20 30       	cpi	r18, 0x00	; 0
     a4e:	a0 e0       	ldi	r26, 0x00	; 0
     a50:	3a 07       	cpc	r19, r26
     a52:	a0 e0       	ldi	r26, 0x00	; 0
     a54:	4a 07       	cpc	r20, r26
     a56:	a0 e4       	ldi	r26, 0x40	; 64
     a58:	5a 07       	cpc	r21, r26
     a5a:	10 f0       	brcs	.+4      	; 0xa60 <__pack_f+0x10e>
     a5c:	e1 e0       	ldi	r30, 0x01	; 1
     a5e:	f0 e0       	ldi	r31, 0x00	; 0
     a60:	79 01       	movw	r14, r18
     a62:	8a 01       	movw	r16, r20
     a64:	27 c0       	rjmp	.+78     	; 0xab4 <__pack_f+0x162>
     a66:	60 38       	cpi	r22, 0x80	; 128
     a68:	71 05       	cpc	r23, r1
     a6a:	64 f5       	brge	.+88     	; 0xac4 <__pack_f+0x172>
     a6c:	fb 01       	movw	r30, r22
     a6e:	e1 58       	subi	r30, 0x81	; 129
     a70:	ff 4f       	sbci	r31, 0xFF	; 255
     a72:	d8 01       	movw	r26, r16
     a74:	c7 01       	movw	r24, r14
     a76:	8f 77       	andi	r24, 0x7F	; 127
     a78:	90 70       	andi	r25, 0x00	; 0
     a7a:	a0 70       	andi	r26, 0x00	; 0
     a7c:	b0 70       	andi	r27, 0x00	; 0
     a7e:	80 34       	cpi	r24, 0x40	; 64
     a80:	91 05       	cpc	r25, r1
     a82:	a1 05       	cpc	r26, r1
     a84:	b1 05       	cpc	r27, r1
     a86:	39 f4       	brne	.+14     	; 0xa96 <__pack_f+0x144>
     a88:	e7 fe       	sbrs	r14, 7
     a8a:	0d c0       	rjmp	.+26     	; 0xaa6 <__pack_f+0x154>
     a8c:	80 e4       	ldi	r24, 0x40	; 64
     a8e:	90 e0       	ldi	r25, 0x00	; 0
     a90:	a0 e0       	ldi	r26, 0x00	; 0
     a92:	b0 e0       	ldi	r27, 0x00	; 0
     a94:	04 c0       	rjmp	.+8      	; 0xa9e <__pack_f+0x14c>
     a96:	8f e3       	ldi	r24, 0x3F	; 63
     a98:	90 e0       	ldi	r25, 0x00	; 0
     a9a:	a0 e0       	ldi	r26, 0x00	; 0
     a9c:	b0 e0       	ldi	r27, 0x00	; 0
     a9e:	e8 0e       	add	r14, r24
     aa0:	f9 1e       	adc	r15, r25
     aa2:	0a 1f       	adc	r16, r26
     aa4:	1b 1f       	adc	r17, r27
     aa6:	17 ff       	sbrs	r17, 7
     aa8:	05 c0       	rjmp	.+10     	; 0xab4 <__pack_f+0x162>
     aaa:	16 95       	lsr	r17
     aac:	07 95       	ror	r16
     aae:	f7 94       	ror	r15
     ab0:	e7 94       	ror	r14
     ab2:	31 96       	adiw	r30, 0x01	; 1
     ab4:	87 e0       	ldi	r24, 0x07	; 7
     ab6:	16 95       	lsr	r17
     ab8:	07 95       	ror	r16
     aba:	f7 94       	ror	r15
     abc:	e7 94       	ror	r14
     abe:	8a 95       	dec	r24
     ac0:	d1 f7       	brne	.-12     	; 0xab6 <__pack_f+0x164>
     ac2:	05 c0       	rjmp	.+10     	; 0xace <__pack_f+0x17c>
     ac4:	ee 24       	eor	r14, r14
     ac6:	ff 24       	eor	r15, r15
     ac8:	87 01       	movw	r16, r14
     aca:	ef ef       	ldi	r30, 0xFF	; 255
     acc:	f0 e0       	ldi	r31, 0x00	; 0
     ace:	6e 2f       	mov	r22, r30
     ad0:	67 95       	ror	r22
     ad2:	66 27       	eor	r22, r22
     ad4:	67 95       	ror	r22
     ad6:	90 2f       	mov	r25, r16
     ad8:	9f 77       	andi	r25, 0x7F	; 127
     ada:	d7 94       	ror	r13
     adc:	dd 24       	eor	r13, r13
     ade:	d7 94       	ror	r13
     ae0:	8e 2f       	mov	r24, r30
     ae2:	86 95       	lsr	r24
     ae4:	49 2f       	mov	r20, r25
     ae6:	46 2b       	or	r20, r22
     ae8:	58 2f       	mov	r21, r24
     aea:	5d 29       	or	r21, r13
     aec:	b7 01       	movw	r22, r14
     aee:	ca 01       	movw	r24, r20
     af0:	1f 91       	pop	r17
     af2:	0f 91       	pop	r16
     af4:	ff 90       	pop	r15
     af6:	ef 90       	pop	r14
     af8:	df 90       	pop	r13
     afa:	08 95       	ret

00000afc <__unpack_f>:
     afc:	fc 01       	movw	r30, r24
     afe:	db 01       	movw	r26, r22
     b00:	40 81       	ld	r20, Z
     b02:	51 81       	ldd	r21, Z+1	; 0x01
     b04:	22 81       	ldd	r18, Z+2	; 0x02
     b06:	62 2f       	mov	r22, r18
     b08:	6f 77       	andi	r22, 0x7F	; 127
     b0a:	70 e0       	ldi	r23, 0x00	; 0
     b0c:	22 1f       	adc	r18, r18
     b0e:	22 27       	eor	r18, r18
     b10:	22 1f       	adc	r18, r18
     b12:	93 81       	ldd	r25, Z+3	; 0x03
     b14:	89 2f       	mov	r24, r25
     b16:	88 0f       	add	r24, r24
     b18:	82 2b       	or	r24, r18
     b1a:	28 2f       	mov	r18, r24
     b1c:	30 e0       	ldi	r19, 0x00	; 0
     b1e:	99 1f       	adc	r25, r25
     b20:	99 27       	eor	r25, r25
     b22:	99 1f       	adc	r25, r25
     b24:	11 96       	adiw	r26, 0x01	; 1
     b26:	9c 93       	st	X, r25
     b28:	11 97       	sbiw	r26, 0x01	; 1
     b2a:	21 15       	cp	r18, r1
     b2c:	31 05       	cpc	r19, r1
     b2e:	a9 f5       	brne	.+106    	; 0xb9a <__unpack_f+0x9e>
     b30:	41 15       	cp	r20, r1
     b32:	51 05       	cpc	r21, r1
     b34:	61 05       	cpc	r22, r1
     b36:	71 05       	cpc	r23, r1
     b38:	11 f4       	brne	.+4      	; 0xb3e <__unpack_f+0x42>
     b3a:	82 e0       	ldi	r24, 0x02	; 2
     b3c:	37 c0       	rjmp	.+110    	; 0xbac <__unpack_f+0xb0>
     b3e:	82 e8       	ldi	r24, 0x82	; 130
     b40:	9f ef       	ldi	r25, 0xFF	; 255
     b42:	13 96       	adiw	r26, 0x03	; 3
     b44:	9c 93       	st	X, r25
     b46:	8e 93       	st	-X, r24
     b48:	12 97       	sbiw	r26, 0x02	; 2
     b4a:	9a 01       	movw	r18, r20
     b4c:	ab 01       	movw	r20, r22
     b4e:	67 e0       	ldi	r22, 0x07	; 7
     b50:	22 0f       	add	r18, r18
     b52:	33 1f       	adc	r19, r19
     b54:	44 1f       	adc	r20, r20
     b56:	55 1f       	adc	r21, r21
     b58:	6a 95       	dec	r22
     b5a:	d1 f7       	brne	.-12     	; 0xb50 <__unpack_f+0x54>
     b5c:	83 e0       	ldi	r24, 0x03	; 3
     b5e:	8c 93       	st	X, r24
     b60:	0d c0       	rjmp	.+26     	; 0xb7c <__unpack_f+0x80>
     b62:	22 0f       	add	r18, r18
     b64:	33 1f       	adc	r19, r19
     b66:	44 1f       	adc	r20, r20
     b68:	55 1f       	adc	r21, r21
     b6a:	12 96       	adiw	r26, 0x02	; 2
     b6c:	8d 91       	ld	r24, X+
     b6e:	9c 91       	ld	r25, X
     b70:	13 97       	sbiw	r26, 0x03	; 3
     b72:	01 97       	sbiw	r24, 0x01	; 1
     b74:	13 96       	adiw	r26, 0x03	; 3
     b76:	9c 93       	st	X, r25
     b78:	8e 93       	st	-X, r24
     b7a:	12 97       	sbiw	r26, 0x02	; 2
     b7c:	20 30       	cpi	r18, 0x00	; 0
     b7e:	80 e0       	ldi	r24, 0x00	; 0
     b80:	38 07       	cpc	r19, r24
     b82:	80 e0       	ldi	r24, 0x00	; 0
     b84:	48 07       	cpc	r20, r24
     b86:	80 e4       	ldi	r24, 0x40	; 64
     b88:	58 07       	cpc	r21, r24
     b8a:	58 f3       	brcs	.-42     	; 0xb62 <__unpack_f+0x66>
     b8c:	14 96       	adiw	r26, 0x04	; 4
     b8e:	2d 93       	st	X+, r18
     b90:	3d 93       	st	X+, r19
     b92:	4d 93       	st	X+, r20
     b94:	5c 93       	st	X, r21
     b96:	17 97       	sbiw	r26, 0x07	; 7
     b98:	08 95       	ret
     b9a:	2f 3f       	cpi	r18, 0xFF	; 255
     b9c:	31 05       	cpc	r19, r1
     b9e:	79 f4       	brne	.+30     	; 0xbbe <__unpack_f+0xc2>
     ba0:	41 15       	cp	r20, r1
     ba2:	51 05       	cpc	r21, r1
     ba4:	61 05       	cpc	r22, r1
     ba6:	71 05       	cpc	r23, r1
     ba8:	19 f4       	brne	.+6      	; 0xbb0 <__unpack_f+0xb4>
     baa:	84 e0       	ldi	r24, 0x04	; 4
     bac:	8c 93       	st	X, r24
     bae:	08 95       	ret
     bb0:	64 ff       	sbrs	r22, 4
     bb2:	03 c0       	rjmp	.+6      	; 0xbba <__unpack_f+0xbe>
     bb4:	81 e0       	ldi	r24, 0x01	; 1
     bb6:	8c 93       	st	X, r24
     bb8:	12 c0       	rjmp	.+36     	; 0xbde <__unpack_f+0xe2>
     bba:	1c 92       	st	X, r1
     bbc:	10 c0       	rjmp	.+32     	; 0xbde <__unpack_f+0xe2>
     bbe:	2f 57       	subi	r18, 0x7F	; 127
     bc0:	30 40       	sbci	r19, 0x00	; 0
     bc2:	13 96       	adiw	r26, 0x03	; 3
     bc4:	3c 93       	st	X, r19
     bc6:	2e 93       	st	-X, r18
     bc8:	12 97       	sbiw	r26, 0x02	; 2
     bca:	83 e0       	ldi	r24, 0x03	; 3
     bcc:	8c 93       	st	X, r24
     bce:	87 e0       	ldi	r24, 0x07	; 7
     bd0:	44 0f       	add	r20, r20
     bd2:	55 1f       	adc	r21, r21
     bd4:	66 1f       	adc	r22, r22
     bd6:	77 1f       	adc	r23, r23
     bd8:	8a 95       	dec	r24
     bda:	d1 f7       	brne	.-12     	; 0xbd0 <__unpack_f+0xd4>
     bdc:	70 64       	ori	r23, 0x40	; 64
     bde:	14 96       	adiw	r26, 0x04	; 4
     be0:	4d 93       	st	X+, r20
     be2:	5d 93       	st	X+, r21
     be4:	6d 93       	st	X+, r22
     be6:	7c 93       	st	X, r23
     be8:	17 97       	sbiw	r26, 0x07	; 7
     bea:	08 95       	ret

00000bec <__fpcmp_parts_f>:
     bec:	1f 93       	push	r17
     bee:	dc 01       	movw	r26, r24
     bf0:	fb 01       	movw	r30, r22
     bf2:	9c 91       	ld	r25, X
     bf4:	92 30       	cpi	r25, 0x02	; 2
     bf6:	08 f4       	brcc	.+2      	; 0xbfa <__fpcmp_parts_f+0xe>
     bf8:	47 c0       	rjmp	.+142    	; 0xc88 <__fpcmp_parts_f+0x9c>
     bfa:	80 81       	ld	r24, Z
     bfc:	82 30       	cpi	r24, 0x02	; 2
     bfe:	08 f4       	brcc	.+2      	; 0xc02 <__fpcmp_parts_f+0x16>
     c00:	43 c0       	rjmp	.+134    	; 0xc88 <__fpcmp_parts_f+0x9c>
     c02:	94 30       	cpi	r25, 0x04	; 4
     c04:	51 f4       	brne	.+20     	; 0xc1a <__fpcmp_parts_f+0x2e>
     c06:	11 96       	adiw	r26, 0x01	; 1
     c08:	1c 91       	ld	r17, X
     c0a:	84 30       	cpi	r24, 0x04	; 4
     c0c:	99 f5       	brne	.+102    	; 0xc74 <__fpcmp_parts_f+0x88>
     c0e:	81 81       	ldd	r24, Z+1	; 0x01
     c10:	68 2f       	mov	r22, r24
     c12:	70 e0       	ldi	r23, 0x00	; 0
     c14:	61 1b       	sub	r22, r17
     c16:	71 09       	sbc	r23, r1
     c18:	3f c0       	rjmp	.+126    	; 0xc98 <__fpcmp_parts_f+0xac>
     c1a:	84 30       	cpi	r24, 0x04	; 4
     c1c:	21 f0       	breq	.+8      	; 0xc26 <__fpcmp_parts_f+0x3a>
     c1e:	92 30       	cpi	r25, 0x02	; 2
     c20:	31 f4       	brne	.+12     	; 0xc2e <__fpcmp_parts_f+0x42>
     c22:	82 30       	cpi	r24, 0x02	; 2
     c24:	b9 f1       	breq	.+110    	; 0xc94 <__fpcmp_parts_f+0xa8>
     c26:	81 81       	ldd	r24, Z+1	; 0x01
     c28:	88 23       	and	r24, r24
     c2a:	89 f1       	breq	.+98     	; 0xc8e <__fpcmp_parts_f+0xa2>
     c2c:	2d c0       	rjmp	.+90     	; 0xc88 <__fpcmp_parts_f+0x9c>
     c2e:	11 96       	adiw	r26, 0x01	; 1
     c30:	1c 91       	ld	r17, X
     c32:	11 97       	sbiw	r26, 0x01	; 1
     c34:	82 30       	cpi	r24, 0x02	; 2
     c36:	f1 f0       	breq	.+60     	; 0xc74 <__fpcmp_parts_f+0x88>
     c38:	81 81       	ldd	r24, Z+1	; 0x01
     c3a:	18 17       	cp	r17, r24
     c3c:	d9 f4       	brne	.+54     	; 0xc74 <__fpcmp_parts_f+0x88>
     c3e:	12 96       	adiw	r26, 0x02	; 2
     c40:	2d 91       	ld	r18, X+
     c42:	3c 91       	ld	r19, X
     c44:	13 97       	sbiw	r26, 0x03	; 3
     c46:	82 81       	ldd	r24, Z+2	; 0x02
     c48:	93 81       	ldd	r25, Z+3	; 0x03
     c4a:	82 17       	cp	r24, r18
     c4c:	93 07       	cpc	r25, r19
     c4e:	94 f0       	brlt	.+36     	; 0xc74 <__fpcmp_parts_f+0x88>
     c50:	28 17       	cp	r18, r24
     c52:	39 07       	cpc	r19, r25
     c54:	bc f0       	brlt	.+46     	; 0xc84 <__fpcmp_parts_f+0x98>
     c56:	14 96       	adiw	r26, 0x04	; 4
     c58:	8d 91       	ld	r24, X+
     c5a:	9d 91       	ld	r25, X+
     c5c:	0d 90       	ld	r0, X+
     c5e:	bc 91       	ld	r27, X
     c60:	a0 2d       	mov	r26, r0
     c62:	24 81       	ldd	r18, Z+4	; 0x04
     c64:	35 81       	ldd	r19, Z+5	; 0x05
     c66:	46 81       	ldd	r20, Z+6	; 0x06
     c68:	57 81       	ldd	r21, Z+7	; 0x07
     c6a:	28 17       	cp	r18, r24
     c6c:	39 07       	cpc	r19, r25
     c6e:	4a 07       	cpc	r20, r26
     c70:	5b 07       	cpc	r21, r27
     c72:	18 f4       	brcc	.+6      	; 0xc7a <__fpcmp_parts_f+0x8e>
     c74:	11 23       	and	r17, r17
     c76:	41 f0       	breq	.+16     	; 0xc88 <__fpcmp_parts_f+0x9c>
     c78:	0a c0       	rjmp	.+20     	; 0xc8e <__fpcmp_parts_f+0xa2>
     c7a:	82 17       	cp	r24, r18
     c7c:	93 07       	cpc	r25, r19
     c7e:	a4 07       	cpc	r26, r20
     c80:	b5 07       	cpc	r27, r21
     c82:	40 f4       	brcc	.+16     	; 0xc94 <__fpcmp_parts_f+0xa8>
     c84:	11 23       	and	r17, r17
     c86:	19 f0       	breq	.+6      	; 0xc8e <__fpcmp_parts_f+0xa2>
     c88:	61 e0       	ldi	r22, 0x01	; 1
     c8a:	70 e0       	ldi	r23, 0x00	; 0
     c8c:	05 c0       	rjmp	.+10     	; 0xc98 <__fpcmp_parts_f+0xac>
     c8e:	6f ef       	ldi	r22, 0xFF	; 255
     c90:	7f ef       	ldi	r23, 0xFF	; 255
     c92:	02 c0       	rjmp	.+4      	; 0xc98 <__fpcmp_parts_f+0xac>
     c94:	60 e0       	ldi	r22, 0x00	; 0
     c96:	70 e0       	ldi	r23, 0x00	; 0
     c98:	cb 01       	movw	r24, r22
     c9a:	1f 91       	pop	r17
     c9c:	08 95       	ret

00000c9e <UART_Init>:
// 		Initialization
// ==============================================


void UART_Init(void)
{
     c9e:	df 93       	push	r29
     ca0:	cf 93       	push	r28
     ca2:	00 d0       	rcall	.+0      	; 0xca4 <UART_Init+0x6>
     ca4:	0f 92       	push	r0
     ca6:	cd b7       	in	r28, 0x3d	; 61
     ca8:	de b7       	in	r29, 0x3e	; 62
	u8  UCSRC_var=0;
     caa:	1b 82       	std	Y+3, r1	; 0x03
	u16 UBRR_var=0;
     cac:	1a 82       	std	Y+2, r1	; 0x02
     cae:	19 82       	std	Y+1, r1	; 0x01

#if (SPEED_MODE==NORMAL_SPEED)
	CLR_BIT(UCSRA,U2X);
     cb0:	ab e2       	ldi	r26, 0x2B	; 43
     cb2:	b0 e0       	ldi	r27, 0x00	; 0
     cb4:	eb e2       	ldi	r30, 0x2B	; 43
     cb6:	f0 e0       	ldi	r31, 0x00	; 0
     cb8:	80 81       	ld	r24, Z
     cba:	8d 7f       	andi	r24, 0xFD	; 253
     cbc:	8c 93       	st	X, r24
#elif (SPEED_MODE==DOUBLE_SPEED)
	SET_BIT(UCSRA,U2X);
#endif

	// Set URSEL to write data to UCSRC register
	SET_BIT(UCSRC_var,URSEL);
     cbe:	8b 81       	ldd	r24, Y+3	; 0x03
     cc0:	80 68       	ori	r24, 0x80	; 128
     cc2:	8b 83       	std	Y+3, r24	; 0x03


#if (SYNCH_MODE==SYNCH)
	SET_BIT(UCSRC_var,UMSEL)
#elif (SYNCH_MODE==ASYNCH)
	CLR_BIT(UCSRC_var,UMSEL);
     cc4:	8b 81       	ldd	r24, Y+3	; 0x03
     cc6:	8f 7b       	andi	r24, 0xBF	; 191
     cc8:	8b 83       	std	Y+3, r24	; 0x03
#endif

#if (PARITY_MODE==NO_PARITY)
	CLR_BIT(UCSRC_var,UPM0);
     cca:	8b 81       	ldd	r24, Y+3	; 0x03
     ccc:	8f 7e       	andi	r24, 0xEF	; 239
     cce:	8b 83       	std	Y+3, r24	; 0x03
	CLR_BIT(UCSRC_var,UPM1);
     cd0:	8b 81       	ldd	r24, Y+3	; 0x03
     cd2:	8f 7d       	andi	r24, 0xDF	; 223
     cd4:	8b 83       	std	Y+3, r24	; 0x03
#elif (N_DATA_BITS==_7_DATA_BITS)
	CLR_BIT(UCSRC_var,UCSZ0);
	SET_BIT(UCSRC_var,UCSZ1);
	CLR_BIT(UCSRB,UCSZ2);
#elif (N_DATA_BITS==_8_DATA_BITS)
	SET_BIT(UCSRC_var,UCSZ0);
     cd6:	8b 81       	ldd	r24, Y+3	; 0x03
     cd8:	82 60       	ori	r24, 0x02	; 2
     cda:	8b 83       	std	Y+3, r24	; 0x03
	SET_BIT(UCSRC_var,UCSZ1);
     cdc:	8b 81       	ldd	r24, Y+3	; 0x03
     cde:	84 60       	ori	r24, 0x04	; 4
     ce0:	8b 83       	std	Y+3, r24	; 0x03
	CLR_BIT(UCSRB,UCSZ2);
     ce2:	aa e2       	ldi	r26, 0x2A	; 42
     ce4:	b0 e0       	ldi	r27, 0x00	; 0
     ce6:	ea e2       	ldi	r30, 0x2A	; 42
     ce8:	f0 e0       	ldi	r31, 0x00	; 0
     cea:	80 81       	ld	r24, Z
     cec:	8b 7f       	andi	r24, 0xFB	; 251
     cee:	8c 93       	st	X, r24
	SET_BIT(UCSRC_var,UCSZ1);
	SET_BIT(UCSRB,UCSZ2);
#endif

#if (N_STOP_BITS==ONE_STOP_BIT)
	CLR_BIT(UCSRC_var,USBS);
     cf0:	8b 81       	ldd	r24, Y+3	; 0x03
     cf2:	87 7f       	andi	r24, 0xF7	; 247
     cf4:	8b 83       	std	Y+3, r24	; 0x03
	SET_BIT(UCSRC_var,USBS);
#endif


	// Set UCSRC value
	UCSRC=UCSRC_var;
     cf6:	e0 e4       	ldi	r30, 0x40	; 64
     cf8:	f0 e0       	ldi	r31, 0x00	; 0
     cfa:	8b 81       	ldd	r24, Y+3	; 0x03
     cfc:	80 83       	st	Z, r24


	// Baud rate
	UBRR_var = BaudRateArray[SPEED_MODE][CPU_F][BUAD_RATE];
     cfe:	80 91 e5 00 	lds	r24, 0x00E5
     d02:	90 91 e6 00 	lds	r25, 0x00E6
     d06:	9a 83       	std	Y+2, r25	; 0x02
     d08:	89 83       	std	Y+1, r24	; 0x01
	UBRRH = (u8)(UBRR_var>>8);
     d0a:	e0 e4       	ldi	r30, 0x40	; 64
     d0c:	f0 e0       	ldi	r31, 0x00	; 0
     d0e:	89 81       	ldd	r24, Y+1	; 0x01
     d10:	9a 81       	ldd	r25, Y+2	; 0x02
     d12:	89 2f       	mov	r24, r25
     d14:	99 27       	eor	r25, r25
     d16:	80 83       	st	Z, r24
	UBRRL = (u8)UBRR_var;
     d18:	e9 e2       	ldi	r30, 0x29	; 41
     d1a:	f0 e0       	ldi	r31, 0x00	; 0
     d1c:	89 81       	ldd	r24, Y+1	; 0x01
     d1e:	80 83       	st	Z, r24


	// Enabling UART
	//enable UART  receiver
	SET_BIT(UCSRB,RXEN);
     d20:	aa e2       	ldi	r26, 0x2A	; 42
     d22:	b0 e0       	ldi	r27, 0x00	; 0
     d24:	ea e2       	ldi	r30, 0x2A	; 42
     d26:	f0 e0       	ldi	r31, 0x00	; 0
     d28:	80 81       	ld	r24, Z
     d2a:	80 61       	ori	r24, 0x10	; 16
     d2c:	8c 93       	st	X, r24
	//enable UART  transmitter
	SET_BIT(UCSRB,TXEN);
     d2e:	aa e2       	ldi	r26, 0x2A	; 42
     d30:	b0 e0       	ldi	r27, 0x00	; 0
     d32:	ea e2       	ldi	r30, 0x2A	; 42
     d34:	f0 e0       	ldi	r31, 0x00	; 0
     d36:	80 81       	ld	r24, Z
     d38:	88 60       	ori	r24, 0x08	; 8
     d3a:	8c 93       	st	X, r24

}
     d3c:	0f 90       	pop	r0
     d3e:	0f 90       	pop	r0
     d40:	0f 90       	pop	r0
     d42:	cf 91       	pop	r28
     d44:	df 91       	pop	r29
     d46:	08 95       	ret

00000d48 <UART_SendByteNoBlock>:
// ========================================================



void UART_SendByteNoBlock(u8 data)
{
     d48:	df 93       	push	r29
     d4a:	cf 93       	push	r28
     d4c:	0f 92       	push	r0
     d4e:	cd b7       	in	r28, 0x3d	; 61
     d50:	de b7       	in	r29, 0x3e	; 62
     d52:	89 83       	std	Y+1, r24	; 0x01
	UDR = data;
     d54:	ec e2       	ldi	r30, 0x2C	; 44
     d56:	f0 e0       	ldi	r31, 0x00	; 0
     d58:	89 81       	ldd	r24, Y+1	; 0x01
     d5a:	80 83       	st	Z, r24
}
     d5c:	0f 90       	pop	r0
     d5e:	cf 91       	pop	r28
     d60:	df 91       	pop	r29
     d62:	08 95       	ret

00000d64 <UART_ReceiveByteNoBlock>:

u8 UART_ReceiveByteNoBlock(void)
{
     d64:	df 93       	push	r29
     d66:	cf 93       	push	r28
     d68:	cd b7       	in	r28, 0x3d	; 61
     d6a:	de b7       	in	r29, 0x3e	; 62
    return UDR;
     d6c:	ec e2       	ldi	r30, 0x2C	; 44
     d6e:	f0 e0       	ldi	r31, 0x00	; 0
     d70:	80 81       	ld	r24, Z
}
     d72:	cf 91       	pop	r28
     d74:	df 91       	pop	r29
     d76:	08 95       	ret

00000d78 <UART_Send_Char>:
// ========================================================
// 			Busy Wait Functions
// ========================================================

void UART_Send_Char(u8 data)
{
     d78:	df 93       	push	r29
     d7a:	cf 93       	push	r28
     d7c:	0f 92       	push	r0
     d7e:	cd b7       	in	r28, 0x3d	; 61
     d80:	de b7       	in	r29, 0x3e	; 62
     d82:	89 83       	std	Y+1, r24	; 0x01
	/* UDRE flag is set when the buffer is empty and ready for transmitting
		a new byte so wait until this flag is set to one and it will cleared by
		hardware when u write new data to buffer */
	// Busy wait
	while(!GET_BIT(UCSRA,UDRE));
     d84:	eb e2       	ldi	r30, 0x2B	; 43
     d86:	f0 e0       	ldi	r31, 0x00	; 0
     d88:	80 81       	ld	r24, Z
     d8a:	82 95       	swap	r24
     d8c:	86 95       	lsr	r24
     d8e:	87 70       	andi	r24, 0x07	; 7
     d90:	88 2f       	mov	r24, r24
     d92:	90 e0       	ldi	r25, 0x00	; 0
     d94:	81 70       	andi	r24, 0x01	; 1
     d96:	90 70       	andi	r25, 0x00	; 0
     d98:	00 97       	sbiw	r24, 0x00	; 0
     d9a:	a1 f3       	breq	.-24     	; 0xd84 <UART_Send_Char+0xc>
	UDR = data;
     d9c:	ec e2       	ldi	r30, 0x2C	; 44
     d9e:	f0 e0       	ldi	r31, 0x00	; 0
     da0:	89 81       	ldd	r24, Y+1	; 0x01
     da2:	80 83       	st	Z, r24
}
     da4:	0f 90       	pop	r0
     da6:	cf 91       	pop	r28
     da8:	df 91       	pop	r29
     daa:	08 95       	ret

00000dac <UART_Receive_Char>:


u8 UART_Receive_Char(void)
{
     dac:	df 93       	push	r29
     dae:	cf 93       	push	r28
     db0:	cd b7       	in	r28, 0x3d	; 61
     db2:	de b7       	in	r29, 0x3e	; 62
	/* RXC flag is set when the UART receives data so wait until this flag
		is set to one and it will be cleared by hardware when u read data  */
	// The CPU is stucking here
	while(!GET_BIT(UCSRA,RXC));
     db4:	eb e2       	ldi	r30, 0x2B	; 43
     db6:	f0 e0       	ldi	r31, 0x00	; 0
     db8:	80 81       	ld	r24, Z
     dba:	88 23       	and	r24, r24
     dbc:	dc f7       	brge	.-10     	; 0xdb4 <UART_Receive_Char+0x8>
	return UDR;
     dbe:	ec e2       	ldi	r30, 0x2C	; 44
     dc0:	f0 e0       	ldi	r31, 0x00	; 0
     dc2:	80 81       	ld	r24, Z
}
     dc4:	cf 91       	pop	r28
     dc6:	df 91       	pop	r29
     dc8:	08 95       	ret

00000dca <UART_Send_String>:


void UART_Send_String(char* string)
{
     dca:	df 93       	push	r29
     dcc:	cf 93       	push	r28
     dce:	00 d0       	rcall	.+0      	; 0xdd0 <UART_Send_String+0x6>
     dd0:	0f 92       	push	r0
     dd2:	cd b7       	in	r28, 0x3d	; 61
     dd4:	de b7       	in	r29, 0x3e	; 62
     dd6:	9b 83       	std	Y+3, r25	; 0x03
     dd8:	8a 83       	std	Y+2, r24	; 0x02
	u8 i=0;
     dda:	19 82       	std	Y+1, r1	; 0x01
     ddc:	0e c0       	rjmp	.+28     	; 0xdfa <UART_Send_String+0x30>
	while(string[i] != '\0'){
		UART_Send_Char(string[i]);
     dde:	89 81       	ldd	r24, Y+1	; 0x01
     de0:	28 2f       	mov	r18, r24
     de2:	30 e0       	ldi	r19, 0x00	; 0
     de4:	8a 81       	ldd	r24, Y+2	; 0x02
     de6:	9b 81       	ldd	r25, Y+3	; 0x03
     de8:	fc 01       	movw	r30, r24
     dea:	e2 0f       	add	r30, r18
     dec:	f3 1f       	adc	r31, r19
     dee:	80 81       	ld	r24, Z
     df0:	0e 94 bc 06 	call	0xd78	; 0xd78 <UART_Send_Char>
		i++;
     df4:	89 81       	ldd	r24, Y+1	; 0x01
     df6:	8f 5f       	subi	r24, 0xFF	; 255
     df8:	89 83       	std	Y+1, r24	; 0x01


void UART_Send_String(char* string)
{
	u8 i=0;
	while(string[i] != '\0'){
     dfa:	89 81       	ldd	r24, Y+1	; 0x01
     dfc:	28 2f       	mov	r18, r24
     dfe:	30 e0       	ldi	r19, 0x00	; 0
     e00:	8a 81       	ldd	r24, Y+2	; 0x02
     e02:	9b 81       	ldd	r25, Y+3	; 0x03
     e04:	fc 01       	movw	r30, r24
     e06:	e2 0f       	add	r30, r18
     e08:	f3 1f       	adc	r31, r19
     e0a:	80 81       	ld	r24, Z
     e0c:	88 23       	and	r24, r24
     e0e:	39 f7       	brne	.-50     	; 0xdde <UART_Send_String+0x14>
		UART_Send_Char(string[i]);
		i++;
	}
	// Send (Enter) as a terminating char
	UART_Send_Char(DefaultStop);
     e10:	8d e0       	ldi	r24, 0x0D	; 13
     e12:	0e 94 bc 06 	call	0xd78	; 0xd78 <UART_Send_Char>
}
     e16:	0f 90       	pop	r0
     e18:	0f 90       	pop	r0
     e1a:	0f 90       	pop	r0
     e1c:	cf 91       	pop	r28
     e1e:	df 91       	pop	r29
     e20:	08 95       	ret

00000e22 <UART_Receive_String>:


void UART_Receive_String(char *Buffer)
{
     e22:	0f 93       	push	r16
     e24:	1f 93       	push	r17
     e26:	df 93       	push	r29
     e28:	cf 93       	push	r28
     e2a:	00 d0       	rcall	.+0      	; 0xe2c <UART_Receive_String+0xa>
     e2c:	00 d0       	rcall	.+0      	; 0xe2e <UART_Receive_String+0xc>
     e2e:	cd b7       	in	r28, 0x3d	; 61
     e30:	de b7       	in	r29, 0x3e	; 62
     e32:	9c 83       	std	Y+4, r25	; 0x04
     e34:	8b 83       	std	Y+3, r24	; 0x03
    int i = 0;
     e36:	1a 82       	std	Y+2, r1	; 0x02
     e38:	19 82       	std	Y+1, r1	; 0x01

    Buffer[i] = UART_Receive_Char();
     e3a:	29 81       	ldd	r18, Y+1	; 0x01
     e3c:	3a 81       	ldd	r19, Y+2	; 0x02
     e3e:	8b 81       	ldd	r24, Y+3	; 0x03
     e40:	9c 81       	ldd	r25, Y+4	; 0x04
     e42:	8c 01       	movw	r16, r24
     e44:	02 0f       	add	r16, r18
     e46:	13 1f       	adc	r17, r19
     e48:	0e 94 d6 06 	call	0xdac	; 0xdac <UART_Receive_Char>
     e4c:	f8 01       	movw	r30, r16
     e4e:	80 83       	st	Z, r24
     e50:	10 c0       	rjmp	.+32     	; 0xe72 <UART_Receive_String+0x50>
    while (Buffer[i] != DefaultStop) {
        i++;
     e52:	89 81       	ldd	r24, Y+1	; 0x01
     e54:	9a 81       	ldd	r25, Y+2	; 0x02
     e56:	01 96       	adiw	r24, 0x01	; 1
     e58:	9a 83       	std	Y+2, r25	; 0x02
     e5a:	89 83       	std	Y+1, r24	; 0x01
        Buffer[i] = UART_Receive_Char();
     e5c:	29 81       	ldd	r18, Y+1	; 0x01
     e5e:	3a 81       	ldd	r19, Y+2	; 0x02
     e60:	8b 81       	ldd	r24, Y+3	; 0x03
     e62:	9c 81       	ldd	r25, Y+4	; 0x04
     e64:	8c 01       	movw	r16, r24
     e66:	02 0f       	add	r16, r18
     e68:	13 1f       	adc	r17, r19
     e6a:	0e 94 d6 06 	call	0xdac	; 0xdac <UART_Receive_Char>
     e6e:	f8 01       	movw	r30, r16
     e70:	80 83       	st	Z, r24
void UART_Receive_String(char *Buffer)
{
    int i = 0;

    Buffer[i] = UART_Receive_Char();
    while (Buffer[i] != DefaultStop) {
     e72:	29 81       	ldd	r18, Y+1	; 0x01
     e74:	3a 81       	ldd	r19, Y+2	; 0x02
     e76:	8b 81       	ldd	r24, Y+3	; 0x03
     e78:	9c 81       	ldd	r25, Y+4	; 0x04
     e7a:	fc 01       	movw	r30, r24
     e7c:	e2 0f       	add	r30, r18
     e7e:	f3 1f       	adc	r31, r19
     e80:	80 81       	ld	r24, Z
     e82:	8d 30       	cpi	r24, 0x0D	; 13
     e84:	31 f7       	brne	.-52     	; 0xe52 <UART_Receive_String+0x30>
        i++;
        Buffer[i] = UART_Receive_Char();

    }

    Buffer[i] = '\0'; // Null-terminate the string
     e86:	89 81       	ldd	r24, Y+1	; 0x01
     e88:	9a 81       	ldd	r25, Y+2	; 0x02
     e8a:	2b 81       	ldd	r18, Y+3	; 0x03
     e8c:	3c 81       	ldd	r19, Y+4	; 0x04
     e8e:	f9 01       	movw	r30, r18
     e90:	e8 0f       	add	r30, r24
     e92:	f9 1f       	adc	r31, r25
     e94:	10 82       	st	Z, r1
}
     e96:	0f 90       	pop	r0
     e98:	0f 90       	pop	r0
     e9a:	0f 90       	pop	r0
     e9c:	0f 90       	pop	r0
     e9e:	cf 91       	pop	r28
     ea0:	df 91       	pop	r29
     ea2:	1f 91       	pop	r17
     ea4:	0f 91       	pop	r16
     ea6:	08 95       	ret

00000ea8 <UART_RX_InterruptEnable>:
// ==============================================


// Receive complete
void UART_RX_InterruptEnable(void)
{
     ea8:	df 93       	push	r29
     eaa:	cf 93       	push	r28
     eac:	cd b7       	in	r28, 0x3d	; 61
     eae:	de b7       	in	r29, 0x3e	; 62
	SET_BIT(UCSRB,RXCIE);
     eb0:	aa e2       	ldi	r26, 0x2A	; 42
     eb2:	b0 e0       	ldi	r27, 0x00	; 0
     eb4:	ea e2       	ldi	r30, 0x2A	; 42
     eb6:	f0 e0       	ldi	r31, 0x00	; 0
     eb8:	80 81       	ld	r24, Z
     eba:	80 68       	ori	r24, 0x80	; 128
     ebc:	8c 93       	st	X, r24
}
     ebe:	cf 91       	pop	r28
     ec0:	df 91       	pop	r29
     ec2:	08 95       	ret

00000ec4 <UART_TX_InterruptEnable>:

// Transmission complete
void UART_TX_InterruptEnable(void)
{
     ec4:	df 93       	push	r29
     ec6:	cf 93       	push	r28
     ec8:	cd b7       	in	r28, 0x3d	; 61
     eca:	de b7       	in	r29, 0x3e	; 62
	SET_BIT(UCSRB,TXCIE);
     ecc:	aa e2       	ldi	r26, 0x2A	; 42
     ece:	b0 e0       	ldi	r27, 0x00	; 0
     ed0:	ea e2       	ldi	r30, 0x2A	; 42
     ed2:	f0 e0       	ldi	r31, 0x00	; 0
     ed4:	80 81       	ld	r24, Z
     ed6:	80 64       	ori	r24, 0x40	; 64
     ed8:	8c 93       	st	X, r24
}
     eda:	cf 91       	pop	r28
     edc:	df 91       	pop	r29
     ede:	08 95       	ret

00000ee0 <UART_RX_InterruptDisable>:


// Receive complete
void UART_RX_InterruptDisable(void)
{
     ee0:	df 93       	push	r29
     ee2:	cf 93       	push	r28
     ee4:	cd b7       	in	r28, 0x3d	; 61
     ee6:	de b7       	in	r29, 0x3e	; 62
	CLR_BIT(UCSRB,RXCIE);
     ee8:	aa e2       	ldi	r26, 0x2A	; 42
     eea:	b0 e0       	ldi	r27, 0x00	; 0
     eec:	ea e2       	ldi	r30, 0x2A	; 42
     eee:	f0 e0       	ldi	r31, 0x00	; 0
     ef0:	80 81       	ld	r24, Z
     ef2:	8f 77       	andi	r24, 0x7F	; 127
     ef4:	8c 93       	st	X, r24
}
     ef6:	cf 91       	pop	r28
     ef8:	df 91       	pop	r29
     efa:	08 95       	ret

00000efc <UART_TX_InterruptDisable>:

// Transmission complete
void UART_TX_InterruptDisable(void)
{
     efc:	df 93       	push	r29
     efe:	cf 93       	push	r28
     f00:	cd b7       	in	r28, 0x3d	; 61
     f02:	de b7       	in	r29, 0x3e	; 62
	CLR_BIT(UCSRB,TXCIE);
     f04:	aa e2       	ldi	r26, 0x2A	; 42
     f06:	b0 e0       	ldi	r27, 0x00	; 0
     f08:	ea e2       	ldi	r30, 0x2A	; 42
     f0a:	f0 e0       	ldi	r31, 0x00	; 0
     f0c:	80 81       	ld	r24, Z
     f0e:	8f 7b       	andi	r24, 0xBF	; 191
     f10:	8c 93       	st	X, r24
}
     f12:	cf 91       	pop	r28
     f14:	df 91       	pop	r29
     f16:	08 95       	ret

00000f18 <UART_RX_SetCallBack>:
// 		Call Back functions
// ==============================================


void UART_RX_SetCallBack(void (*LocalFptr)(void))
{
     f18:	df 93       	push	r29
     f1a:	cf 93       	push	r28
     f1c:	00 d0       	rcall	.+0      	; 0xf1e <UART_RX_SetCallBack+0x6>
     f1e:	cd b7       	in	r28, 0x3d	; 61
     f20:	de b7       	in	r29, 0x3e	; 62
     f22:	9a 83       	std	Y+2, r25	; 0x02
     f24:	89 83       	std	Y+1, r24	; 0x01
	UART_RX_Fptr = LocalFptr;
     f26:	89 81       	ldd	r24, Y+1	; 0x01
     f28:	9a 81       	ldd	r25, Y+2	; 0x02
     f2a:	90 93 30 01 	sts	0x0130, r25
     f2e:	80 93 2f 01 	sts	0x012F, r24
}
     f32:	0f 90       	pop	r0
     f34:	0f 90       	pop	r0
     f36:	cf 91       	pop	r28
     f38:	df 91       	pop	r29
     f3a:	08 95       	ret

00000f3c <UART_TX_SetCallBack>:

void UART_TX_SetCallBack(void (*LocalFptr)(void))
{
     f3c:	df 93       	push	r29
     f3e:	cf 93       	push	r28
     f40:	00 d0       	rcall	.+0      	; 0xf42 <UART_TX_SetCallBack+0x6>
     f42:	cd b7       	in	r28, 0x3d	; 61
     f44:	de b7       	in	r29, 0x3e	; 62
     f46:	9a 83       	std	Y+2, r25	; 0x02
     f48:	89 83       	std	Y+1, r24	; 0x01
	UART_TX_Fptr = LocalFptr;
     f4a:	89 81       	ldd	r24, Y+1	; 0x01
     f4c:	9a 81       	ldd	r25, Y+2	; 0x02
     f4e:	90 93 32 01 	sts	0x0132, r25
     f52:	80 93 31 01 	sts	0x0131, r24
}
     f56:	0f 90       	pop	r0
     f58:	0f 90       	pop	r0
     f5a:	cf 91       	pop	r28
     f5c:	df 91       	pop	r29
     f5e:	08 95       	ret

00000f60 <__vector_15>:
// 		ISR
// ==============================================


ISR(USART_TXC_vect)
{
     f60:	1f 92       	push	r1
     f62:	0f 92       	push	r0
     f64:	0f b6       	in	r0, 0x3f	; 63
     f66:	0f 92       	push	r0
     f68:	11 24       	eor	r1, r1
     f6a:	2f 93       	push	r18
     f6c:	3f 93       	push	r19
     f6e:	4f 93       	push	r20
     f70:	5f 93       	push	r21
     f72:	6f 93       	push	r22
     f74:	7f 93       	push	r23
     f76:	8f 93       	push	r24
     f78:	9f 93       	push	r25
     f7a:	af 93       	push	r26
     f7c:	bf 93       	push	r27
     f7e:	ef 93       	push	r30
     f80:	ff 93       	push	r31
     f82:	df 93       	push	r29
     f84:	cf 93       	push	r28
     f86:	cd b7       	in	r28, 0x3d	; 61
     f88:	de b7       	in	r29, 0x3e	; 62
	if(UART_TX_Fptr!=NULLPTR)
     f8a:	80 91 31 01 	lds	r24, 0x0131
     f8e:	90 91 32 01 	lds	r25, 0x0132
     f92:	00 97       	sbiw	r24, 0x00	; 0
     f94:	29 f0       	breq	.+10     	; 0xfa0 <__vector_15+0x40>
	{
		UART_TX_Fptr();
     f96:	e0 91 31 01 	lds	r30, 0x0131
     f9a:	f0 91 32 01 	lds	r31, 0x0132
     f9e:	09 95       	icall
	}
}
     fa0:	cf 91       	pop	r28
     fa2:	df 91       	pop	r29
     fa4:	ff 91       	pop	r31
     fa6:	ef 91       	pop	r30
     fa8:	bf 91       	pop	r27
     faa:	af 91       	pop	r26
     fac:	9f 91       	pop	r25
     fae:	8f 91       	pop	r24
     fb0:	7f 91       	pop	r23
     fb2:	6f 91       	pop	r22
     fb4:	5f 91       	pop	r21
     fb6:	4f 91       	pop	r20
     fb8:	3f 91       	pop	r19
     fba:	2f 91       	pop	r18
     fbc:	0f 90       	pop	r0
     fbe:	0f be       	out	0x3f, r0	; 63
     fc0:	0f 90       	pop	r0
     fc2:	1f 90       	pop	r1
     fc4:	18 95       	reti

00000fc6 <__vector_13>:


ISR(USART_RXC_vect)
{
     fc6:	1f 92       	push	r1
     fc8:	0f 92       	push	r0
     fca:	0f b6       	in	r0, 0x3f	; 63
     fcc:	0f 92       	push	r0
     fce:	11 24       	eor	r1, r1
     fd0:	2f 93       	push	r18
     fd2:	3f 93       	push	r19
     fd4:	4f 93       	push	r20
     fd6:	5f 93       	push	r21
     fd8:	6f 93       	push	r22
     fda:	7f 93       	push	r23
     fdc:	8f 93       	push	r24
     fde:	9f 93       	push	r25
     fe0:	af 93       	push	r26
     fe2:	bf 93       	push	r27
     fe4:	ef 93       	push	r30
     fe6:	ff 93       	push	r31
     fe8:	df 93       	push	r29
     fea:	cf 93       	push	r28
     fec:	cd b7       	in	r28, 0x3d	; 61
     fee:	de b7       	in	r29, 0x3e	; 62
	if(UART_RX_Fptr!=NULLPTR)
     ff0:	80 91 2f 01 	lds	r24, 0x012F
     ff4:	90 91 30 01 	lds	r25, 0x0130
     ff8:	00 97       	sbiw	r24, 0x00	; 0
     ffa:	29 f0       	breq	.+10     	; 0x1006 <__vector_13+0x40>
	{
		UART_RX_Fptr();
     ffc:	e0 91 2f 01 	lds	r30, 0x012F
    1000:	f0 91 30 01 	lds	r31, 0x0130
    1004:	09 95       	icall
	}
}
    1006:	cf 91       	pop	r28
    1008:	df 91       	pop	r29
    100a:	ff 91       	pop	r31
    100c:	ef 91       	pop	r30
    100e:	bf 91       	pop	r27
    1010:	af 91       	pop	r26
    1012:	9f 91       	pop	r25
    1014:	8f 91       	pop	r24
    1016:	7f 91       	pop	r23
    1018:	6f 91       	pop	r22
    101a:	5f 91       	pop	r21
    101c:	4f 91       	pop	r20
    101e:	3f 91       	pop	r19
    1020:	2f 91       	pop	r18
    1022:	0f 90       	pop	r0
    1024:	0f be       	out	0x3f, r0	; 63
    1026:	0f 90       	pop	r0
    1028:	1f 90       	pop	r1
    102a:	18 95       	reti

0000102c <UART_Receive_NoBlock>:


u8 UART_Receive_NoBlock(u8 *pdata)
{
    102c:	df 93       	push	r29
    102e:	cf 93       	push	r28
    1030:	00 d0       	rcall	.+0      	; 0x1032 <UART_Receive_NoBlock+0x6>
    1032:	0f 92       	push	r0
    1034:	cd b7       	in	r28, 0x3d	; 61
    1036:	de b7       	in	r29, 0x3e	; 62
    1038:	9b 83       	std	Y+3, r25	; 0x03
    103a:	8a 83       	std	Y+2, r24	; 0x02
	u8 status = 0;
    103c:	19 82       	std	Y+1, r1	; 0x01
	// Check if any data is received and store it in the passed buffer
	if(GET_BIT(UCSRA,RXC))
    103e:	eb e2       	ldi	r30, 0x2B	; 43
    1040:	f0 e0       	ldi	r31, 0x00	; 0
    1042:	80 81       	ld	r24, Z
    1044:	88 23       	and	r24, r24
    1046:	4c f4       	brge	.+18     	; 0x105a <UART_Receive_NoBlock+0x2e>
	{
		*pdata = UDR;
    1048:	ec e2       	ldi	r30, 0x2C	; 44
    104a:	f0 e0       	ldi	r31, 0x00	; 0
    104c:	80 81       	ld	r24, Z
    104e:	ea 81       	ldd	r30, Y+2	; 0x02
    1050:	fb 81       	ldd	r31, Y+3	; 0x03
    1052:	80 83       	st	Z, r24
		status=1;
    1054:	81 e0       	ldi	r24, 0x01	; 1
    1056:	89 83       	std	Y+1, r24	; 0x01
    1058:	01 c0       	rjmp	.+2      	; 0x105c <UART_Receive_NoBlock+0x30>
	}else{
		status = 0;
    105a:	19 82       	std	Y+1, r1	; 0x01
	}
	return status;
    105c:	89 81       	ldd	r24, Y+1	; 0x01
}
    105e:	0f 90       	pop	r0
    1060:	0f 90       	pop	r0
    1062:	0f 90       	pop	r0
    1064:	cf 91       	pop	r28
    1066:	df 91       	pop	r29
    1068:	08 95       	ret

0000106a <UART_SendString_ASYNCH>:
// 		Asynchronous functions
// ==============================================


void UART_SendString_ASYNCH(u8 *str)
{
    106a:	df 93       	push	r29
    106c:	cf 93       	push	r28
    106e:	00 d0       	rcall	.+0      	; 0x1070 <UART_SendString_ASYNCH+0x6>
    1070:	cd b7       	in	r28, 0x3d	; 61
    1072:	de b7       	in	r29, 0x3e	; 62
    1074:	9a 83       	std	Y+2, r25	; 0x02
    1076:	89 83       	std	Y+1, r24	; 0x01
	Asynch_Send_Str = str;
    1078:	89 81       	ldd	r24, Y+1	; 0x01
    107a:	9a 81       	ldd	r25, Y+2	; 0x02
    107c:	90 93 2c 01 	sts	0x012C, r25
    1080:	80 93 2b 01 	sts	0x012B, r24
	UART_Send_Char(str[0]);
    1084:	e9 81       	ldd	r30, Y+1	; 0x01
    1086:	fa 81       	ldd	r31, Y+2	; 0x02
    1088:	80 81       	ld	r24, Z
    108a:	0e 94 bc 06 	call	0xd78	; 0xd78 <UART_Send_Char>

	UART_TX_SetCallBack(Func_TX);
    108e:	82 e5       	ldi	r24, 0x52	; 82
    1090:	98 e0       	ldi	r25, 0x08	; 8
    1092:	0e 94 9e 07 	call	0xf3c	; 0xf3c <UART_TX_SetCallBack>
	UART_TX_InterruptEnable();
    1096:	0e 94 62 07 	call	0xec4	; 0xec4 <UART_TX_InterruptEnable>
}
    109a:	0f 90       	pop	r0
    109c:	0f 90       	pop	r0
    109e:	cf 91       	pop	r28
    10a0:	df 91       	pop	r29
    10a2:	08 95       	ret

000010a4 <Func_TX>:


static void Func_TX(void)
{
    10a4:	df 93       	push	r29
    10a6:	cf 93       	push	r28
    10a8:	cd b7       	in	r28, 0x3d	; 61
    10aa:	de b7       	in	r29, 0x3e	; 62
	static u8 i=1;
	if(Asynch_Send_Str[i] != '\0')
    10ac:	20 91 2b 01 	lds	r18, 0x012B
    10b0:	30 91 2c 01 	lds	r19, 0x012C
    10b4:	80 91 68 00 	lds	r24, 0x0068
    10b8:	88 2f       	mov	r24, r24
    10ba:	90 e0       	ldi	r25, 0x00	; 0
    10bc:	f9 01       	movw	r30, r18
    10be:	e8 0f       	add	r30, r24
    10c0:	f9 1f       	adc	r31, r25
    10c2:	80 81       	ld	r24, Z
    10c4:	88 23       	and	r24, r24
    10c6:	a1 f0       	breq	.+40     	; 0x10f0 <Func_TX+0x4c>
	{
		UART_SendByteNoBlock(Asynch_Send_Str[i]);
    10c8:	20 91 2b 01 	lds	r18, 0x012B
    10cc:	30 91 2c 01 	lds	r19, 0x012C
    10d0:	80 91 68 00 	lds	r24, 0x0068
    10d4:	88 2f       	mov	r24, r24
    10d6:	90 e0       	ldi	r25, 0x00	; 0
    10d8:	f9 01       	movw	r30, r18
    10da:	e8 0f       	add	r30, r24
    10dc:	f9 1f       	adc	r31, r25
    10de:	80 81       	ld	r24, Z
    10e0:	0e 94 a4 06 	call	0xd48	; 0xd48 <UART_SendByteNoBlock>
		i++;
    10e4:	80 91 68 00 	lds	r24, 0x0068
    10e8:	8f 5f       	subi	r24, 0xFF	; 255
    10ea:	80 93 68 00 	sts	0x0068, r24
    10ee:	05 c0       	rjmp	.+10     	; 0x10fa <Func_TX+0x56>
	}else{
		i=1;
    10f0:	81 e0       	ldi	r24, 0x01	; 1
    10f2:	80 93 68 00 	sts	0x0068, r24
		UART_TX_InterruptDisable();
    10f6:	0e 94 7e 07 	call	0xefc	; 0xefc <UART_TX_InterruptDisable>
	}
}
    10fa:	cf 91       	pop	r28
    10fc:	df 91       	pop	r29
    10fe:	08 95       	ret

00001100 <UART_ReceiveString_ASYNCH>:

// -----------------------------------------------

void UART_ReceiveString_ASYNCH(u8* str)
{
    1100:	df 93       	push	r29
    1102:	cf 93       	push	r28
    1104:	00 d0       	rcall	.+0      	; 0x1106 <UART_ReceiveString_ASYNCH+0x6>
    1106:	cd b7       	in	r28, 0x3d	; 61
    1108:	de b7       	in	r29, 0x3e	; 62
    110a:	9a 83       	std	Y+2, r25	; 0x02
    110c:	89 83       	std	Y+1, r24	; 0x01
	Asynch_receive_str = str;
    110e:	89 81       	ldd	r24, Y+1	; 0x01
    1110:	9a 81       	ldd	r25, Y+2	; 0x02
    1112:	90 93 2e 01 	sts	0x012E, r25
    1116:	80 93 2d 01 	sts	0x012D, r24
	UART_RX_InterruptEnable();
    111a:	0e 94 54 07 	call	0xea8	; 0xea8 <UART_RX_InterruptEnable>
	UART_RX_SetCallBack(Receive_Int_Function);
    111e:	88 e9       	ldi	r24, 0x98	; 152
    1120:	98 e0       	ldi	r25, 0x08	; 8
    1122:	0e 94 8c 07 	call	0xf18	; 0xf18 <UART_RX_SetCallBack>
}
    1126:	0f 90       	pop	r0
    1128:	0f 90       	pop	r0
    112a:	cf 91       	pop	r28
    112c:	df 91       	pop	r29
    112e:	08 95       	ret

00001130 <Receive_Int_Function>:



static void Receive_Int_Function(void)
{
    1130:	0f 93       	push	r16
    1132:	1f 93       	push	r17
    1134:	df 93       	push	r29
    1136:	cf 93       	push	r28
    1138:	cd b7       	in	r28, 0x3d	; 61
    113a:	de b7       	in	r29, 0x3e	; 62
	static u8 i=0;
	Asynch_receive_str[i] = UART_ReceiveByteNoBlock();
    113c:	20 91 2d 01 	lds	r18, 0x012D
    1140:	30 91 2e 01 	lds	r19, 0x012E
    1144:	80 91 2a 01 	lds	r24, 0x012A
    1148:	88 2f       	mov	r24, r24
    114a:	90 e0       	ldi	r25, 0x00	; 0
    114c:	89 01       	movw	r16, r18
    114e:	08 0f       	add	r16, r24
    1150:	19 1f       	adc	r17, r25
    1152:	0e 94 b2 06 	call	0xd64	; 0xd64 <UART_ReceiveByteNoBlock>
    1156:	f8 01       	movw	r30, r16
    1158:	80 83       	st	Z, r24
	i++;
    115a:	80 91 2a 01 	lds	r24, 0x012A
    115e:	8f 5f       	subi	r24, 0xFF	; 255
    1160:	80 93 2a 01 	sts	0x012A, r24
}
    1164:	cf 91       	pop	r28
    1166:	df 91       	pop	r29
    1168:	1f 91       	pop	r17
    116a:	0f 91       	pop	r16
    116c:	08 95       	ret

0000116e <Timer0_Init>:
#define NULLPTR   ((void*)0)

static void (*Timer0_OVF_Fptr)(void) = NULLPTR;

void Timer0_Init(Timer0Mode_type Mode, Timer0_Prescalar Prescalar,OC0Mode_type Oc0_Mode)
{
    116e:	df 93       	push	r29
    1170:	cf 93       	push	r28
    1172:	cd b7       	in	r28, 0x3d	; 61
    1174:	de b7       	in	r29, 0x3e	; 62
    1176:	27 97       	sbiw	r28, 0x07	; 7
    1178:	0f b6       	in	r0, 0x3f	; 63
    117a:	f8 94       	cli
    117c:	de bf       	out	0x3e, r29	; 62
    117e:	0f be       	out	0x3f, r0	; 63
    1180:	cd bf       	out	0x3d, r28	; 61
    1182:	89 83       	std	Y+1, r24	; 0x01
    1184:	6a 83       	std	Y+2, r22	; 0x02
    1186:	4b 83       	std	Y+3, r20	; 0x03
	switch(Mode)
    1188:	89 81       	ldd	r24, Y+1	; 0x01
    118a:	28 2f       	mov	r18, r24
    118c:	30 e0       	ldi	r19, 0x00	; 0
    118e:	3f 83       	std	Y+7, r19	; 0x07
    1190:	2e 83       	std	Y+6, r18	; 0x06
    1192:	8e 81       	ldd	r24, Y+6	; 0x06
    1194:	9f 81       	ldd	r25, Y+7	; 0x07
    1196:	81 30       	cpi	r24, 0x01	; 1
    1198:	91 05       	cpc	r25, r1
    119a:	21 f1       	breq	.+72     	; 0x11e4 <Timer0_Init+0x76>
    119c:	2e 81       	ldd	r18, Y+6	; 0x06
    119e:	3f 81       	ldd	r19, Y+7	; 0x07
    11a0:	22 30       	cpi	r18, 0x02	; 2
    11a2:	31 05       	cpc	r19, r1
    11a4:	2c f4       	brge	.+10     	; 0x11b0 <Timer0_Init+0x42>
    11a6:	8e 81       	ldd	r24, Y+6	; 0x06
    11a8:	9f 81       	ldd	r25, Y+7	; 0x07
    11aa:	00 97       	sbiw	r24, 0x00	; 0
    11ac:	61 f0       	breq	.+24     	; 0x11c6 <Timer0_Init+0x58>
    11ae:	46 c0       	rjmp	.+140    	; 0x123c <Timer0_Init+0xce>
    11b0:	2e 81       	ldd	r18, Y+6	; 0x06
    11b2:	3f 81       	ldd	r19, Y+7	; 0x07
    11b4:	22 30       	cpi	r18, 0x02	; 2
    11b6:	31 05       	cpc	r19, r1
    11b8:	21 f1       	breq	.+72     	; 0x1202 <Timer0_Init+0x94>
    11ba:	8e 81       	ldd	r24, Y+6	; 0x06
    11bc:	9f 81       	ldd	r25, Y+7	; 0x07
    11be:	83 30       	cpi	r24, 0x03	; 3
    11c0:	91 05       	cpc	r25, r1
    11c2:	71 f1       	breq	.+92     	; 0x1220 <Timer0_Init+0xb2>
    11c4:	3b c0       	rjmp	.+118    	; 0x123c <Timer0_Init+0xce>
	{
	case TIMER0_NORMAL_MODE:
		CLR_BIT(TCCR0,WGM00);
    11c6:	a3 e5       	ldi	r26, 0x53	; 83
    11c8:	b0 e0       	ldi	r27, 0x00	; 0
    11ca:	e3 e5       	ldi	r30, 0x53	; 83
    11cc:	f0 e0       	ldi	r31, 0x00	; 0
    11ce:	80 81       	ld	r24, Z
    11d0:	8f 7b       	andi	r24, 0xBF	; 191
    11d2:	8c 93       	st	X, r24
		CLR_BIT(TCCR0,WGM01);
    11d4:	a3 e5       	ldi	r26, 0x53	; 83
    11d6:	b0 e0       	ldi	r27, 0x00	; 0
    11d8:	e3 e5       	ldi	r30, 0x53	; 83
    11da:	f0 e0       	ldi	r31, 0x00	; 0
    11dc:	80 81       	ld	r24, Z
    11de:	87 7f       	andi	r24, 0xF7	; 247
    11e0:	8c 93       	st	X, r24
    11e2:	2c c0       	rjmp	.+88     	; 0x123c <Timer0_Init+0xce>
		break;
	case TIMER0_PHASE_CORRECT_MODE:
		SET_BIT(TCCR0,WGM00);
    11e4:	a3 e5       	ldi	r26, 0x53	; 83
    11e6:	b0 e0       	ldi	r27, 0x00	; 0
    11e8:	e3 e5       	ldi	r30, 0x53	; 83
    11ea:	f0 e0       	ldi	r31, 0x00	; 0
    11ec:	80 81       	ld	r24, Z
    11ee:	80 64       	ori	r24, 0x40	; 64
    11f0:	8c 93       	st	X, r24
		CLR_BIT(TCCR0,WGM01);
    11f2:	a3 e5       	ldi	r26, 0x53	; 83
    11f4:	b0 e0       	ldi	r27, 0x00	; 0
    11f6:	e3 e5       	ldi	r30, 0x53	; 83
    11f8:	f0 e0       	ldi	r31, 0x00	; 0
    11fa:	80 81       	ld	r24, Z
    11fc:	87 7f       	andi	r24, 0xF7	; 247
    11fe:	8c 93       	st	X, r24
    1200:	1d c0       	rjmp	.+58     	; 0x123c <Timer0_Init+0xce>
		break;
	case TIMER0_CTC_MODE:
		CLR_BIT(TCCR0,WGM00);
    1202:	a3 e5       	ldi	r26, 0x53	; 83
    1204:	b0 e0       	ldi	r27, 0x00	; 0
    1206:	e3 e5       	ldi	r30, 0x53	; 83
    1208:	f0 e0       	ldi	r31, 0x00	; 0
    120a:	80 81       	ld	r24, Z
    120c:	8f 7b       	andi	r24, 0xBF	; 191
    120e:	8c 93       	st	X, r24
		SET_BIT(TCCR0,WGM01);
    1210:	a3 e5       	ldi	r26, 0x53	; 83
    1212:	b0 e0       	ldi	r27, 0x00	; 0
    1214:	e3 e5       	ldi	r30, 0x53	; 83
    1216:	f0 e0       	ldi	r31, 0x00	; 0
    1218:	80 81       	ld	r24, Z
    121a:	88 60       	ori	r24, 0x08	; 8
    121c:	8c 93       	st	X, r24
    121e:	0e c0       	rjmp	.+28     	; 0x123c <Timer0_Init+0xce>
		break;
	case TIMER0_FAST_PWM_MODE:
		SET_BIT(TCCR0,WGM00);
    1220:	a3 e5       	ldi	r26, 0x53	; 83
    1222:	b0 e0       	ldi	r27, 0x00	; 0
    1224:	e3 e5       	ldi	r30, 0x53	; 83
    1226:	f0 e0       	ldi	r31, 0x00	; 0
    1228:	80 81       	ld	r24, Z
    122a:	80 64       	ori	r24, 0x40	; 64
    122c:	8c 93       	st	X, r24
		SET_BIT(TCCR0,WGM01);
    122e:	a3 e5       	ldi	r26, 0x53	; 83
    1230:	b0 e0       	ldi	r27, 0x00	; 0
    1232:	e3 e5       	ldi	r30, 0x53	; 83
    1234:	f0 e0       	ldi	r31, 0x00	; 0
    1236:	80 81       	ld	r24, Z
    1238:	88 60       	ori	r24, 0x08	; 8
    123a:	8c 93       	st	X, r24
		break;
	}

	// To make sure the first three pins are zero
	// in case of old data written
	TCCR0 = TCCR0 & 0xf8;   // 11111000
    123c:	a3 e5       	ldi	r26, 0x53	; 83
    123e:	b0 e0       	ldi	r27, 0x00	; 0
    1240:	e3 e5       	ldi	r30, 0x53	; 83
    1242:	f0 e0       	ldi	r31, 0x00	; 0
    1244:	80 81       	ld	r24, Z
    1246:	88 7f       	andi	r24, 0xF8	; 248
    1248:	8c 93       	st	X, r24
	TCCR0 = TCCR0 | Prescalar;
    124a:	a3 e5       	ldi	r26, 0x53	; 83
    124c:	b0 e0       	ldi	r27, 0x00	; 0
    124e:	e3 e5       	ldi	r30, 0x53	; 83
    1250:	f0 e0       	ldi	r31, 0x00	; 0
    1252:	90 81       	ld	r25, Z
    1254:	8a 81       	ldd	r24, Y+2	; 0x02
    1256:	89 2b       	or	r24, r25
    1258:	8c 93       	st	X, r24


	// Hardware pin from OCU (Output compare unit) to output something
	// when there is matching between OCR and TCNT

	switch(Oc0_Mode)
    125a:	8b 81       	ldd	r24, Y+3	; 0x03
    125c:	28 2f       	mov	r18, r24
    125e:	30 e0       	ldi	r19, 0x00	; 0
    1260:	3d 83       	std	Y+5, r19	; 0x05
    1262:	2c 83       	std	Y+4, r18	; 0x04
    1264:	8c 81       	ldd	r24, Y+4	; 0x04
    1266:	9d 81       	ldd	r25, Y+5	; 0x05
    1268:	81 30       	cpi	r24, 0x01	; 1
    126a:	91 05       	cpc	r25, r1
    126c:	21 f1       	breq	.+72     	; 0x12b6 <Timer0_Init+0x148>
    126e:	2c 81       	ldd	r18, Y+4	; 0x04
    1270:	3d 81       	ldd	r19, Y+5	; 0x05
    1272:	22 30       	cpi	r18, 0x02	; 2
    1274:	31 05       	cpc	r19, r1
    1276:	2c f4       	brge	.+10     	; 0x1282 <Timer0_Init+0x114>
    1278:	8c 81       	ldd	r24, Y+4	; 0x04
    127a:	9d 81       	ldd	r25, Y+5	; 0x05
    127c:	00 97       	sbiw	r24, 0x00	; 0
    127e:	61 f0       	breq	.+24     	; 0x1298 <Timer0_Init+0x12a>
    1280:	46 c0       	rjmp	.+140    	; 0x130e <Timer0_Init+0x1a0>
    1282:	2c 81       	ldd	r18, Y+4	; 0x04
    1284:	3d 81       	ldd	r19, Y+5	; 0x05
    1286:	22 30       	cpi	r18, 0x02	; 2
    1288:	31 05       	cpc	r19, r1
    128a:	21 f1       	breq	.+72     	; 0x12d4 <Timer0_Init+0x166>
    128c:	8c 81       	ldd	r24, Y+4	; 0x04
    128e:	9d 81       	ldd	r25, Y+5	; 0x05
    1290:	83 30       	cpi	r24, 0x03	; 3
    1292:	91 05       	cpc	r25, r1
    1294:	71 f1       	breq	.+92     	; 0x12f2 <Timer0_Init+0x184>
    1296:	3b c0       	rjmp	.+118    	; 0x130e <Timer0_Init+0x1a0>
	{
	case OC0_DISCONNECTED:
		CLR_BIT(TCCR0,COM00);
    1298:	a3 e5       	ldi	r26, 0x53	; 83
    129a:	b0 e0       	ldi	r27, 0x00	; 0
    129c:	e3 e5       	ldi	r30, 0x53	; 83
    129e:	f0 e0       	ldi	r31, 0x00	; 0
    12a0:	80 81       	ld	r24, Z
    12a2:	8f 7e       	andi	r24, 0xEF	; 239
    12a4:	8c 93       	st	X, r24
		CLR_BIT(TCCR0,COM01);
    12a6:	a3 e5       	ldi	r26, 0x53	; 83
    12a8:	b0 e0       	ldi	r27, 0x00	; 0
    12aa:	e3 e5       	ldi	r30, 0x53	; 83
    12ac:	f0 e0       	ldi	r31, 0x00	; 0
    12ae:	80 81       	ld	r24, Z
    12b0:	8f 7d       	andi	r24, 0xDF	; 223
    12b2:	8c 93       	st	X, r24
    12b4:	2c c0       	rjmp	.+88     	; 0x130e <Timer0_Init+0x1a0>
		break;
	case OC0_TOGGLE:
		SET_BIT(TCCR0,COM00);
    12b6:	a3 e5       	ldi	r26, 0x53	; 83
    12b8:	b0 e0       	ldi	r27, 0x00	; 0
    12ba:	e3 e5       	ldi	r30, 0x53	; 83
    12bc:	f0 e0       	ldi	r31, 0x00	; 0
    12be:	80 81       	ld	r24, Z
    12c0:	80 61       	ori	r24, 0x10	; 16
    12c2:	8c 93       	st	X, r24
		CLR_BIT(TCCR0,COM01);
    12c4:	a3 e5       	ldi	r26, 0x53	; 83
    12c6:	b0 e0       	ldi	r27, 0x00	; 0
    12c8:	e3 e5       	ldi	r30, 0x53	; 83
    12ca:	f0 e0       	ldi	r31, 0x00	; 0
    12cc:	80 81       	ld	r24, Z
    12ce:	8f 7d       	andi	r24, 0xDF	; 223
    12d0:	8c 93       	st	X, r24
    12d2:	1d c0       	rjmp	.+58     	; 0x130e <Timer0_Init+0x1a0>
		break;
	case OC0_NON_INVERTING:
		CLR_BIT(TCCR0,COM00);
    12d4:	a3 e5       	ldi	r26, 0x53	; 83
    12d6:	b0 e0       	ldi	r27, 0x00	; 0
    12d8:	e3 e5       	ldi	r30, 0x53	; 83
    12da:	f0 e0       	ldi	r31, 0x00	; 0
    12dc:	80 81       	ld	r24, Z
    12de:	8f 7e       	andi	r24, 0xEF	; 239
    12e0:	8c 93       	st	X, r24
		SET_BIT(TCCR0,COM01);
    12e2:	a3 e5       	ldi	r26, 0x53	; 83
    12e4:	b0 e0       	ldi	r27, 0x00	; 0
    12e6:	e3 e5       	ldi	r30, 0x53	; 83
    12e8:	f0 e0       	ldi	r31, 0x00	; 0
    12ea:	80 81       	ld	r24, Z
    12ec:	80 62       	ori	r24, 0x20	; 32
    12ee:	8c 93       	st	X, r24
    12f0:	0e c0       	rjmp	.+28     	; 0x130e <Timer0_Init+0x1a0>
		break;
	case OC0_INVERTING:
		SET_BIT(TCCR0,COM00);
    12f2:	a3 e5       	ldi	r26, 0x53	; 83
    12f4:	b0 e0       	ldi	r27, 0x00	; 0
    12f6:	e3 e5       	ldi	r30, 0x53	; 83
    12f8:	f0 e0       	ldi	r31, 0x00	; 0
    12fa:	80 81       	ld	r24, Z
    12fc:	80 61       	ori	r24, 0x10	; 16
    12fe:	8c 93       	st	X, r24
		SET_BIT(TCCR0,COM01);
    1300:	a3 e5       	ldi	r26, 0x53	; 83
    1302:	b0 e0       	ldi	r27, 0x00	; 0
    1304:	e3 e5       	ldi	r30, 0x53	; 83
    1306:	f0 e0       	ldi	r31, 0x00	; 0
    1308:	80 81       	ld	r24, Z
    130a:	80 62       	ori	r24, 0x20	; 32
    130c:	8c 93       	st	X, r24
		break;
	}


}
    130e:	27 96       	adiw	r28, 0x07	; 7
    1310:	0f b6       	in	r0, 0x3f	; 63
    1312:	f8 94       	cli
    1314:	de bf       	out	0x3e, r29	; 62
    1316:	0f be       	out	0x3f, r0	; 63
    1318:	cd bf       	out	0x3d, r28	; 61
    131a:	cf 91       	pop	r28
    131c:	df 91       	pop	r29
    131e:	08 95       	ret

00001320 <Timer0_OVInterrupt_Enable>:

// Separately, in case you want to run the timer
// without interrupt
void Timer0_OVInterrupt_Enable(void)
{
    1320:	df 93       	push	r29
    1322:	cf 93       	push	r28
    1324:	cd b7       	in	r28, 0x3d	; 61
    1326:	de b7       	in	r29, 0x3e	; 62
	SET_BIT(TIMSK,TOIE0);
    1328:	a9 e5       	ldi	r26, 0x59	; 89
    132a:	b0 e0       	ldi	r27, 0x00	; 0
    132c:	e9 e5       	ldi	r30, 0x59	; 89
    132e:	f0 e0       	ldi	r31, 0x00	; 0
    1330:	80 81       	ld	r24, Z
    1332:	81 60       	ori	r24, 0x01	; 1
    1334:	8c 93       	st	X, r24
}
    1336:	cf 91       	pop	r28
    1338:	df 91       	pop	r29
    133a:	08 95       	ret

0000133c <Timer0_OVInterrupt_Disable>:
void Timer0_OVInterrupt_Disable(void)
{
    133c:	df 93       	push	r29
    133e:	cf 93       	push	r28
    1340:	cd b7       	in	r28, 0x3d	; 61
    1342:	de b7       	in	r29, 0x3e	; 62
	CLR_BIT(TIMSK,TOIE0);
    1344:	a9 e5       	ldi	r26, 0x59	; 89
    1346:	b0 e0       	ldi	r27, 0x00	; 0
    1348:	e9 e5       	ldi	r30, 0x59	; 89
    134a:	f0 e0       	ldi	r31, 0x00	; 0
    134c:	80 81       	ld	r24, Z
    134e:	8e 7f       	andi	r24, 0xFE	; 254
    1350:	8c 93       	st	X, r24
}
    1352:	cf 91       	pop	r28
    1354:	df 91       	pop	r29
    1356:	08 95       	ret

00001358 <Timer0_OVF_SetCallBack>:

void Timer0_OVF_SetCallBack(void (*Local_ptr_toFunc))
{
    1358:	df 93       	push	r29
    135a:	cf 93       	push	r28
    135c:	00 d0       	rcall	.+0      	; 0x135e <Timer0_OVF_SetCallBack+0x6>
    135e:	cd b7       	in	r28, 0x3d	; 61
    1360:	de b7       	in	r29, 0x3e	; 62
    1362:	9a 83       	std	Y+2, r25	; 0x02
    1364:	89 83       	std	Y+1, r24	; 0x01
	Timer0_OVF_Fptr = Local_ptr_toFunc;
    1366:	89 81       	ldd	r24, Y+1	; 0x01
    1368:	9a 81       	ldd	r25, Y+2	; 0x02
    136a:	90 93 34 01 	sts	0x0134, r25
    136e:	80 93 33 01 	sts	0x0133, r24
}
    1372:	0f 90       	pop	r0
    1374:	0f 90       	pop	r0
    1376:	cf 91       	pop	r28
    1378:	df 91       	pop	r29
    137a:	08 95       	ret

0000137c <__vector_11>:


// used in delay
ISR(TIMER0_OVF_vect)
{
    137c:	1f 92       	push	r1
    137e:	0f 92       	push	r0
    1380:	0f b6       	in	r0, 0x3f	; 63
    1382:	0f 92       	push	r0
    1384:	11 24       	eor	r1, r1
    1386:	2f 93       	push	r18
    1388:	3f 93       	push	r19
    138a:	4f 93       	push	r20
    138c:	5f 93       	push	r21
    138e:	6f 93       	push	r22
    1390:	7f 93       	push	r23
    1392:	8f 93       	push	r24
    1394:	9f 93       	push	r25
    1396:	af 93       	push	r26
    1398:	bf 93       	push	r27
    139a:	ef 93       	push	r30
    139c:	ff 93       	push	r31
    139e:	df 93       	push	r29
    13a0:	cf 93       	push	r28
    13a2:	cd b7       	in	r28, 0x3d	; 61
    13a4:	de b7       	in	r29, 0x3e	; 62
	if(Timer0_OVF_Fptr != NULLPTR)
    13a6:	80 91 33 01 	lds	r24, 0x0133
    13aa:	90 91 34 01 	lds	r25, 0x0134
    13ae:	00 97       	sbiw	r24, 0x00	; 0
    13b0:	29 f0       	breq	.+10     	; 0x13bc <__vector_11+0x40>
	{
		Timer0_OVF_Fptr();
    13b2:	e0 91 33 01 	lds	r30, 0x0133
    13b6:	f0 91 34 01 	lds	r31, 0x0134
    13ba:	09 95       	icall
	}
}
    13bc:	cf 91       	pop	r28
    13be:	df 91       	pop	r29
    13c0:	ff 91       	pop	r31
    13c2:	ef 91       	pop	r30
    13c4:	bf 91       	pop	r27
    13c6:	af 91       	pop	r26
    13c8:	9f 91       	pop	r25
    13ca:	8f 91       	pop	r24
    13cc:	7f 91       	pop	r23
    13ce:	6f 91       	pop	r22
    13d0:	5f 91       	pop	r21
    13d2:	4f 91       	pop	r20
    13d4:	3f 91       	pop	r19
    13d6:	2f 91       	pop	r18
    13d8:	0f 90       	pop	r0
    13da:	0f be       	out	0x3f, r0	; 63
    13dc:	0f 90       	pop	r0
    13de:	1f 90       	pop	r1
    13e0:	18 95       	reti

000013e2 <SPI_Init>:
#include "SPI.h"



void SPI_Init(SPI_Config_t * SPI_Cfg)
{
    13e2:	df 93       	push	r29
    13e4:	cf 93       	push	r28
    13e6:	00 d0       	rcall	.+0      	; 0x13e8 <SPI_Init+0x6>
    13e8:	cd b7       	in	r28, 0x3d	; 61
    13ea:	de b7       	in	r29, 0x3e	; 62
    13ec:	9a 83       	std	Y+2, r25	; 0x02
    13ee:	89 83       	std	Y+1, r24	; 0x01
	if(SPI_Cfg->Device_Mode == SPI_DEVICE_MODE_MASTER)
    13f0:	e9 81       	ldd	r30, Y+1	; 0x01
    13f2:	fa 81       	ldd	r31, Y+2	; 0x02
    13f4:	80 81       	ld	r24, Z
    13f6:	80 31       	cpi	r24, 0x10	; 16
    13f8:	09 f0       	breq	.+2      	; 0x13fc <SPI_Init+0x1a>
    13fa:	d8 c0       	rjmp	.+432    	; 0x15ac <SPI_Init+0x1ca>
	{
		// SCK, MOSI, SS Output
		DIO_ES_tSetPinDirection(SPI_REG, SCK, OUTPUT);
    13fc:	81 e0       	ldi	r24, 0x01	; 1
    13fe:	67 e0       	ldi	r22, 0x07	; 7
    1400:	41 e0       	ldi	r20, 0x01	; 1
    1402:	0e 94 79 0d 	call	0x1af2	; 0x1af2 <DIO_ES_tSetPinDirection>
		DIO_ES_tSetPinDirection(SPI_REG, MOSI, OUTPUT);
    1406:	81 e0       	ldi	r24, 0x01	; 1
    1408:	65 e0       	ldi	r22, 0x05	; 5
    140a:	41 e0       	ldi	r20, 0x01	; 1
    140c:	0e 94 79 0d 	call	0x1af2	; 0x1af2 <DIO_ES_tSetPinDirection>
		DIO_ES_tSetPinDirection(SPI_REG, SS, OUTPUT);
    1410:	81 e0       	ldi	r24, 0x01	; 1
    1412:	64 e0       	ldi	r22, 0x04	; 4
    1414:	41 e0       	ldi	r20, 0x01	; 1
    1416:	0e 94 79 0d 	call	0x1af2	; 0x1af2 <DIO_ES_tSetPinDirection>

		// Set MISO pin as INPUT
		DIO_ES_tSetPinDirection(SPI_REG, MISO, INPUT);
    141a:	81 e0       	ldi	r24, 0x01	; 1
    141c:	66 e0       	ldi	r22, 0x06	; 6
    141e:	40 e0       	ldi	r20, 0x00	; 0
    1420:	0e 94 79 0d 	call	0x1af2	; 0x1af2 <DIO_ES_tSetPinDirection>


		SPCR |= SPI_DEVICE_MODE_MASTER;
    1424:	ad e2       	ldi	r26, 0x2D	; 45
    1426:	b0 e0       	ldi	r27, 0x00	; 0
    1428:	ed e2       	ldi	r30, 0x2D	; 45
    142a:	f0 e0       	ldi	r31, 0x00	; 0
    142c:	80 81       	ld	r24, Z
    142e:	80 61       	ori	r24, 0x10	; 16
    1430:	8c 93       	st	X, r24

		// The master is the one who generates the clock
		if(SPI_Cfg->Prescalar == SPI_Prescalar_4){
    1432:	e9 81       	ldd	r30, Y+1	; 0x01
    1434:	fa 81       	ldd	r31, Y+2	; 0x02
    1436:	84 81       	ldd	r24, Z+4	; 0x04
    1438:	88 23       	and	r24, r24
    143a:	b1 f4       	brne	.+44     	; 0x1468 <SPI_Init+0x86>
			CLR_BIT(SPCR,SPR0);
    143c:	ad e2       	ldi	r26, 0x2D	; 45
    143e:	b0 e0       	ldi	r27, 0x00	; 0
    1440:	ed e2       	ldi	r30, 0x2D	; 45
    1442:	f0 e0       	ldi	r31, 0x00	; 0
    1444:	80 81       	ld	r24, Z
    1446:	8e 7f       	andi	r24, 0xFE	; 254
    1448:	8c 93       	st	X, r24
			CLR_BIT(SPCR,SPR1);
    144a:	ad e2       	ldi	r26, 0x2D	; 45
    144c:	b0 e0       	ldi	r27, 0x00	; 0
    144e:	ed e2       	ldi	r30, 0x2D	; 45
    1450:	f0 e0       	ldi	r31, 0x00	; 0
    1452:	80 81       	ld	r24, Z
    1454:	8d 7f       	andi	r24, 0xFD	; 253
    1456:	8c 93       	st	X, r24
			CLR_BIT(SPSR,SPI2X);
    1458:	ae e2       	ldi	r26, 0x2E	; 46
    145a:	b0 e0       	ldi	r27, 0x00	; 0
    145c:	ee e2       	ldi	r30, 0x2E	; 46
    145e:	f0 e0       	ldi	r31, 0x00	; 0
    1460:	80 81       	ld	r24, Z
    1462:	8e 7f       	andi	r24, 0xFE	; 254
    1464:	8c 93       	st	X, r24
    1466:	bd c0       	rjmp	.+378    	; 0x15e2 <SPI_Init+0x200>
		}else if(SPI_Cfg->Prescalar == SPI_Prescalar_16){
    1468:	e9 81       	ldd	r30, Y+1	; 0x01
    146a:	fa 81       	ldd	r31, Y+2	; 0x02
    146c:	84 81       	ldd	r24, Z+4	; 0x04
    146e:	81 30       	cpi	r24, 0x01	; 1
    1470:	b1 f4       	brne	.+44     	; 0x149e <SPI_Init+0xbc>
			SET_BIT(SPCR,SPR0);
    1472:	ad e2       	ldi	r26, 0x2D	; 45
    1474:	b0 e0       	ldi	r27, 0x00	; 0
    1476:	ed e2       	ldi	r30, 0x2D	; 45
    1478:	f0 e0       	ldi	r31, 0x00	; 0
    147a:	80 81       	ld	r24, Z
    147c:	81 60       	ori	r24, 0x01	; 1
    147e:	8c 93       	st	X, r24
			CLR_BIT(SPCR,SPR1);
    1480:	ad e2       	ldi	r26, 0x2D	; 45
    1482:	b0 e0       	ldi	r27, 0x00	; 0
    1484:	ed e2       	ldi	r30, 0x2D	; 45
    1486:	f0 e0       	ldi	r31, 0x00	; 0
    1488:	80 81       	ld	r24, Z
    148a:	8d 7f       	andi	r24, 0xFD	; 253
    148c:	8c 93       	st	X, r24
			CLR_BIT(SPSR,SPI2X);
    148e:	ae e2       	ldi	r26, 0x2E	; 46
    1490:	b0 e0       	ldi	r27, 0x00	; 0
    1492:	ee e2       	ldi	r30, 0x2E	; 46
    1494:	f0 e0       	ldi	r31, 0x00	; 0
    1496:	80 81       	ld	r24, Z
    1498:	8e 7f       	andi	r24, 0xFE	; 254
    149a:	8c 93       	st	X, r24
    149c:	a2 c0       	rjmp	.+324    	; 0x15e2 <SPI_Init+0x200>
		}else if(SPI_Cfg->Prescalar == SPI_Prescalar_64){
    149e:	e9 81       	ldd	r30, Y+1	; 0x01
    14a0:	fa 81       	ldd	r31, Y+2	; 0x02
    14a2:	84 81       	ldd	r24, Z+4	; 0x04
    14a4:	82 30       	cpi	r24, 0x02	; 2
    14a6:	b1 f4       	brne	.+44     	; 0x14d4 <SPI_Init+0xf2>
			CLR_BIT(SPCR,SPR0);
    14a8:	ad e2       	ldi	r26, 0x2D	; 45
    14aa:	b0 e0       	ldi	r27, 0x00	; 0
    14ac:	ed e2       	ldi	r30, 0x2D	; 45
    14ae:	f0 e0       	ldi	r31, 0x00	; 0
    14b0:	80 81       	ld	r24, Z
    14b2:	8e 7f       	andi	r24, 0xFE	; 254
    14b4:	8c 93       	st	X, r24
			SET_BIT(SPCR,SPR1);
    14b6:	ad e2       	ldi	r26, 0x2D	; 45
    14b8:	b0 e0       	ldi	r27, 0x00	; 0
    14ba:	ed e2       	ldi	r30, 0x2D	; 45
    14bc:	f0 e0       	ldi	r31, 0x00	; 0
    14be:	80 81       	ld	r24, Z
    14c0:	82 60       	ori	r24, 0x02	; 2
    14c2:	8c 93       	st	X, r24
			CLR_BIT(SPSR,SPI2X);
    14c4:	ae e2       	ldi	r26, 0x2E	; 46
    14c6:	b0 e0       	ldi	r27, 0x00	; 0
    14c8:	ee e2       	ldi	r30, 0x2E	; 46
    14ca:	f0 e0       	ldi	r31, 0x00	; 0
    14cc:	80 81       	ld	r24, Z
    14ce:	8e 7f       	andi	r24, 0xFE	; 254
    14d0:	8c 93       	st	X, r24
    14d2:	87 c0       	rjmp	.+270    	; 0x15e2 <SPI_Init+0x200>
		}else if(SPI_Cfg->Prescalar == SPI_Prescalar_128){
    14d4:	e9 81       	ldd	r30, Y+1	; 0x01
    14d6:	fa 81       	ldd	r31, Y+2	; 0x02
    14d8:	84 81       	ldd	r24, Z+4	; 0x04
    14da:	83 30       	cpi	r24, 0x03	; 3
    14dc:	b1 f4       	brne	.+44     	; 0x150a <SPI_Init+0x128>
			SET_BIT(SPCR,SPR0);
    14de:	ad e2       	ldi	r26, 0x2D	; 45
    14e0:	b0 e0       	ldi	r27, 0x00	; 0
    14e2:	ed e2       	ldi	r30, 0x2D	; 45
    14e4:	f0 e0       	ldi	r31, 0x00	; 0
    14e6:	80 81       	ld	r24, Z
    14e8:	81 60       	ori	r24, 0x01	; 1
    14ea:	8c 93       	st	X, r24
			SET_BIT(SPCR,SPR1);
    14ec:	ad e2       	ldi	r26, 0x2D	; 45
    14ee:	b0 e0       	ldi	r27, 0x00	; 0
    14f0:	ed e2       	ldi	r30, 0x2D	; 45
    14f2:	f0 e0       	ldi	r31, 0x00	; 0
    14f4:	80 81       	ld	r24, Z
    14f6:	82 60       	ori	r24, 0x02	; 2
    14f8:	8c 93       	st	X, r24
			CLR_BIT(SPSR,SPI2X);
    14fa:	ae e2       	ldi	r26, 0x2E	; 46
    14fc:	b0 e0       	ldi	r27, 0x00	; 0
    14fe:	ee e2       	ldi	r30, 0x2E	; 46
    1500:	f0 e0       	ldi	r31, 0x00	; 0
    1502:	80 81       	ld	r24, Z
    1504:	8e 7f       	andi	r24, 0xFE	; 254
    1506:	8c 93       	st	X, r24
    1508:	6c c0       	rjmp	.+216    	; 0x15e2 <SPI_Init+0x200>
		}else if(SPI_Cfg->Prescalar == SPI_Prescalar_2){
    150a:	e9 81       	ldd	r30, Y+1	; 0x01
    150c:	fa 81       	ldd	r31, Y+2	; 0x02
    150e:	84 81       	ldd	r24, Z+4	; 0x04
    1510:	84 30       	cpi	r24, 0x04	; 4
    1512:	b1 f4       	brne	.+44     	; 0x1540 <SPI_Init+0x15e>
			CLR_BIT(SPCR,SPR0);
    1514:	ad e2       	ldi	r26, 0x2D	; 45
    1516:	b0 e0       	ldi	r27, 0x00	; 0
    1518:	ed e2       	ldi	r30, 0x2D	; 45
    151a:	f0 e0       	ldi	r31, 0x00	; 0
    151c:	80 81       	ld	r24, Z
    151e:	8e 7f       	andi	r24, 0xFE	; 254
    1520:	8c 93       	st	X, r24
			CLR_BIT(SPCR,SPR1);
    1522:	ad e2       	ldi	r26, 0x2D	; 45
    1524:	b0 e0       	ldi	r27, 0x00	; 0
    1526:	ed e2       	ldi	r30, 0x2D	; 45
    1528:	f0 e0       	ldi	r31, 0x00	; 0
    152a:	80 81       	ld	r24, Z
    152c:	8d 7f       	andi	r24, 0xFD	; 253
    152e:	8c 93       	st	X, r24
			SET_BIT(SPSR,SPI2X);
    1530:	ae e2       	ldi	r26, 0x2E	; 46
    1532:	b0 e0       	ldi	r27, 0x00	; 0
    1534:	ee e2       	ldi	r30, 0x2E	; 46
    1536:	f0 e0       	ldi	r31, 0x00	; 0
    1538:	80 81       	ld	r24, Z
    153a:	81 60       	ori	r24, 0x01	; 1
    153c:	8c 93       	st	X, r24
    153e:	51 c0       	rjmp	.+162    	; 0x15e2 <SPI_Init+0x200>
		}else if(SPI_Cfg->Prescalar == SPI_Prescalar_8){
    1540:	e9 81       	ldd	r30, Y+1	; 0x01
    1542:	fa 81       	ldd	r31, Y+2	; 0x02
    1544:	84 81       	ldd	r24, Z+4	; 0x04
    1546:	85 30       	cpi	r24, 0x05	; 5
    1548:	b1 f4       	brne	.+44     	; 0x1576 <SPI_Init+0x194>
			SET_BIT(SPCR,SPR0);
    154a:	ad e2       	ldi	r26, 0x2D	; 45
    154c:	b0 e0       	ldi	r27, 0x00	; 0
    154e:	ed e2       	ldi	r30, 0x2D	; 45
    1550:	f0 e0       	ldi	r31, 0x00	; 0
    1552:	80 81       	ld	r24, Z
    1554:	81 60       	ori	r24, 0x01	; 1
    1556:	8c 93       	st	X, r24
			CLR_BIT(SPCR,SPR1);
    1558:	ad e2       	ldi	r26, 0x2D	; 45
    155a:	b0 e0       	ldi	r27, 0x00	; 0
    155c:	ed e2       	ldi	r30, 0x2D	; 45
    155e:	f0 e0       	ldi	r31, 0x00	; 0
    1560:	80 81       	ld	r24, Z
    1562:	8d 7f       	andi	r24, 0xFD	; 253
    1564:	8c 93       	st	X, r24
			SET_BIT(SPSR,SPI2X);
    1566:	ae e2       	ldi	r26, 0x2E	; 46
    1568:	b0 e0       	ldi	r27, 0x00	; 0
    156a:	ee e2       	ldi	r30, 0x2E	; 46
    156c:	f0 e0       	ldi	r31, 0x00	; 0
    156e:	80 81       	ld	r24, Z
    1570:	81 60       	ori	r24, 0x01	; 1
    1572:	8c 93       	st	X, r24
    1574:	36 c0       	rjmp	.+108    	; 0x15e2 <SPI_Init+0x200>
		}else if(SPI_Cfg->Prescalar == SPI_Prescalar_32){
    1576:	e9 81       	ldd	r30, Y+1	; 0x01
    1578:	fa 81       	ldd	r31, Y+2	; 0x02
    157a:	84 81       	ldd	r24, Z+4	; 0x04
    157c:	86 30       	cpi	r24, 0x06	; 6
    157e:	89 f5       	brne	.+98     	; 0x15e2 <SPI_Init+0x200>
			CLR_BIT(SPCR,SPR0);
    1580:	ad e2       	ldi	r26, 0x2D	; 45
    1582:	b0 e0       	ldi	r27, 0x00	; 0
    1584:	ed e2       	ldi	r30, 0x2D	; 45
    1586:	f0 e0       	ldi	r31, 0x00	; 0
    1588:	80 81       	ld	r24, Z
    158a:	8e 7f       	andi	r24, 0xFE	; 254
    158c:	8c 93       	st	X, r24
			SET_BIT(SPCR,SPR1);
    158e:	ad e2       	ldi	r26, 0x2D	; 45
    1590:	b0 e0       	ldi	r27, 0x00	; 0
    1592:	ed e2       	ldi	r30, 0x2D	; 45
    1594:	f0 e0       	ldi	r31, 0x00	; 0
    1596:	80 81       	ld	r24, Z
    1598:	82 60       	ori	r24, 0x02	; 2
    159a:	8c 93       	st	X, r24
			SET_BIT(SPSR,SPI2X);
    159c:	ae e2       	ldi	r26, 0x2E	; 46
    159e:	b0 e0       	ldi	r27, 0x00	; 0
    15a0:	ee e2       	ldi	r30, 0x2E	; 46
    15a2:	f0 e0       	ldi	r31, 0x00	; 0
    15a4:	80 81       	ld	r24, Z
    15a6:	81 60       	ori	r24, 0x01	; 1
    15a8:	8c 93       	st	X, r24
    15aa:	1b c0       	rjmp	.+54     	; 0x15e2 <SPI_Init+0x200>
		}

	}else
	{   // Slave

		DIO_ES_tSetPinDirection(SPI_REG, MISO, OUTPUT);
    15ac:	81 e0       	ldi	r24, 0x01	; 1
    15ae:	66 e0       	ldi	r22, 0x06	; 6
    15b0:	41 e0       	ldi	r20, 0x01	; 1
    15b2:	0e 94 79 0d 	call	0x1af2	; 0x1af2 <DIO_ES_tSetPinDirection>
		// Set SCK, MOSI, and SS pins as INPUT (slave mode doesn't need them as output)
		DIO_ES_tSetPinDirection(SPI_REG, SCK, INPUT);
    15b6:	81 e0       	ldi	r24, 0x01	; 1
    15b8:	67 e0       	ldi	r22, 0x07	; 7
    15ba:	40 e0       	ldi	r20, 0x00	; 0
    15bc:	0e 94 79 0d 	call	0x1af2	; 0x1af2 <DIO_ES_tSetPinDirection>
		DIO_ES_tSetPinDirection(SPI_REG, MOSI, INPUT);
    15c0:	81 e0       	ldi	r24, 0x01	; 1
    15c2:	65 e0       	ldi	r22, 0x05	; 5
    15c4:	40 e0       	ldi	r20, 0x00	; 0
    15c6:	0e 94 79 0d 	call	0x1af2	; 0x1af2 <DIO_ES_tSetPinDirection>
		DIO_ES_tSetPinDirection(SPI_REG, SS, INPUT);
    15ca:	81 e0       	ldi	r24, 0x01	; 1
    15cc:	64 e0       	ldi	r22, 0x04	; 4
    15ce:	40 e0       	ldi	r20, 0x00	; 0
    15d0:	0e 94 79 0d 	call	0x1af2	; 0x1af2 <DIO_ES_tSetPinDirection>


		SPCR &= SPI_DEVICE_MODE_SLAVE;
    15d4:	ad e2       	ldi	r26, 0x2D	; 45
    15d6:	b0 e0       	ldi	r27, 0x00	; 0
    15d8:	ed e2       	ldi	r30, 0x2D	; 45
    15da:	f0 e0       	ldi	r31, 0x00	; 0
    15dc:	80 81       	ld	r24, Z
    15de:	8f 7e       	andi	r24, 0xEF	; 239
    15e0:	8c 93       	st	X, r24
	}



	// Common Configurations
	SPCR |= SPI_Cfg->CLK_Polarity;
    15e2:	ad e2       	ldi	r26, 0x2D	; 45
    15e4:	b0 e0       	ldi	r27, 0x00	; 0
    15e6:	ed e2       	ldi	r30, 0x2D	; 45
    15e8:	f0 e0       	ldi	r31, 0x00	; 0
    15ea:	90 81       	ld	r25, Z
    15ec:	e9 81       	ldd	r30, Y+1	; 0x01
    15ee:	fa 81       	ldd	r31, Y+2	; 0x02
    15f0:	82 81       	ldd	r24, Z+2	; 0x02
    15f2:	89 2b       	or	r24, r25
    15f4:	8c 93       	st	X, r24

	SPCR |= SPI_Cfg->CLK_PHASE;
    15f6:	ad e2       	ldi	r26, 0x2D	; 45
    15f8:	b0 e0       	ldi	r27, 0x00	; 0
    15fa:	ed e2       	ldi	r30, 0x2D	; 45
    15fc:	f0 e0       	ldi	r31, 0x00	; 0
    15fe:	90 81       	ld	r25, Z
    1600:	e9 81       	ldd	r30, Y+1	; 0x01
    1602:	fa 81       	ldd	r31, Y+2	; 0x02
    1604:	83 81       	ldd	r24, Z+3	; 0x03
    1606:	89 2b       	or	r24, r25
    1608:	8c 93       	st	X, r24

	SPCR |= SPI_Cfg->Data_Order;
    160a:	ad e2       	ldi	r26, 0x2D	; 45
    160c:	b0 e0       	ldi	r27, 0x00	; 0
    160e:	ed e2       	ldi	r30, 0x2D	; 45
    1610:	f0 e0       	ldi	r31, 0x00	; 0
    1612:	90 81       	ld	r25, Z
    1614:	e9 81       	ldd	r30, Y+1	; 0x01
    1616:	fa 81       	ldd	r31, Y+2	; 0x02
    1618:	81 81       	ldd	r24, Z+1	; 0x01
    161a:	89 2b       	or	r24, r25
    161c:	8c 93       	st	X, r24


	// Enable SPI
	SET_BIT(SPCR,SPE);
    161e:	ad e2       	ldi	r26, 0x2D	; 45
    1620:	b0 e0       	ldi	r27, 0x00	; 0
    1622:	ed e2       	ldi	r30, 0x2D	; 45
    1624:	f0 e0       	ldi	r31, 0x00	; 0
    1626:	80 81       	ld	r24, Z
    1628:	80 64       	ori	r24, 0x40	; 64
    162a:	8c 93       	st	X, r24
}
    162c:	0f 90       	pop	r0
    162e:	0f 90       	pop	r0
    1630:	cf 91       	pop	r28
    1632:	df 91       	pop	r29
    1634:	08 95       	ret

00001636 <SPI_Transmit_Receive>:




u8 SPI_Transmit_Receive(u8 data)
{
    1636:	df 93       	push	r29
    1638:	cf 93       	push	r28
    163a:	0f 92       	push	r0
    163c:	cd b7       	in	r28, 0x3d	; 61
    163e:	de b7       	in	r29, 0x3e	; 62
    1640:	89 83       	std	Y+1, r24	; 0x01
	SPDR = data;
    1642:	ef e2       	ldi	r30, 0x2F	; 47
    1644:	f0 e0       	ldi	r31, 0x00	; 0
    1646:	89 81       	ldd	r24, Y+1	; 0x01
    1648:	80 83       	st	Z, r24
	while(!GET_BIT(SPSR,SPIF));
    164a:	ee e2       	ldi	r30, 0x2E	; 46
    164c:	f0 e0       	ldi	r31, 0x00	; 0
    164e:	80 81       	ld	r24, Z
    1650:	88 23       	and	r24, r24
    1652:	dc f7       	brge	.-10     	; 0x164a <SPI_Transmit_Receive+0x14>
	// Return data received from slave
	return SPDR;
    1654:	ef e2       	ldi	r30, 0x2F	; 47
    1656:	f0 e0       	ldi	r31, 0x00	; 0
    1658:	80 81       	ld	r24, Z

}
    165a:	0f 90       	pop	r0
    165c:	cf 91       	pop	r28
    165e:	df 91       	pop	r29
    1660:	08 95       	ret

00001662 <EXI_Set_CallBack>:
/* void (*LocalPtr)(void) is a local pointer to function */
/* The name of function without () is an address to that function */
/* The function he passes must take void and return void also */
/************************************************************************/

void EXI_Set_CallBack(EX_Interrupt_Source_type interrupt, void (*LocalPtr)(void)){
    1662:	df 93       	push	r29
    1664:	cf 93       	push	r28
    1666:	00 d0       	rcall	.+0      	; 0x1668 <EXI_Set_CallBack+0x6>
    1668:	00 d0       	rcall	.+0      	; 0x166a <EXI_Set_CallBack+0x8>
    166a:	0f 92       	push	r0
    166c:	cd b7       	in	r28, 0x3d	; 61
    166e:	de b7       	in	r29, 0x3e	; 62
    1670:	89 83       	std	Y+1, r24	; 0x01
    1672:	7b 83       	std	Y+3, r23	; 0x03
    1674:	6a 83       	std	Y+2, r22	; 0x02
	switch(interrupt){
    1676:	89 81       	ldd	r24, Y+1	; 0x01
    1678:	28 2f       	mov	r18, r24
    167a:	30 e0       	ldi	r19, 0x00	; 0
    167c:	3d 83       	std	Y+5, r19	; 0x05
    167e:	2c 83       	std	Y+4, r18	; 0x04
    1680:	8c 81       	ldd	r24, Y+4	; 0x04
    1682:	9d 81       	ldd	r25, Y+5	; 0x05
    1684:	81 30       	cpi	r24, 0x01	; 1
    1686:	91 05       	cpc	r25, r1
    1688:	81 f0       	breq	.+32     	; 0x16aa <EXI_Set_CallBack+0x48>
    168a:	2c 81       	ldd	r18, Y+4	; 0x04
    168c:	3d 81       	ldd	r19, Y+5	; 0x05
    168e:	22 30       	cpi	r18, 0x02	; 2
    1690:	31 05       	cpc	r19, r1
    1692:	91 f0       	breq	.+36     	; 0x16b8 <EXI_Set_CallBack+0x56>
    1694:	8c 81       	ldd	r24, Y+4	; 0x04
    1696:	9d 81       	ldd	r25, Y+5	; 0x05
    1698:	00 97       	sbiw	r24, 0x00	; 0
    169a:	a1 f4       	brne	.+40     	; 0x16c4 <EXI_Set_CallBack+0x62>
	case EX_INT0:
		INT0_Fptr = LocalPtr;
    169c:	8a 81       	ldd	r24, Y+2	; 0x02
    169e:	9b 81       	ldd	r25, Y+3	; 0x03
    16a0:	90 93 36 01 	sts	0x0136, r25
    16a4:	80 93 35 01 	sts	0x0135, r24
    16a8:	0d c0       	rjmp	.+26     	; 0x16c4 <EXI_Set_CallBack+0x62>
		break;
	case EX_INT1:
		INT1_Fptr = LocalPtr;
    16aa:	8a 81       	ldd	r24, Y+2	; 0x02
    16ac:	9b 81       	ldd	r25, Y+3	; 0x03
    16ae:	90 93 38 01 	sts	0x0138, r25
    16b2:	80 93 37 01 	sts	0x0137, r24
    16b6:	06 c0       	rjmp	.+12     	; 0x16c4 <EXI_Set_CallBack+0x62>
		break;
	case EX_INT2:
		INT2_Fptr = LocalPtr;
    16b8:	8a 81       	ldd	r24, Y+2	; 0x02
    16ba:	9b 81       	ldd	r25, Y+3	; 0x03
    16bc:	90 93 3a 01 	sts	0x013A, r25
    16c0:	80 93 39 01 	sts	0x0139, r24
		break;
	}
}
    16c4:	0f 90       	pop	r0
    16c6:	0f 90       	pop	r0
    16c8:	0f 90       	pop	r0
    16ca:	0f 90       	pop	r0
    16cc:	0f 90       	pop	r0
    16ce:	cf 91       	pop	r28
    16d0:	df 91       	pop	r29
    16d2:	08 95       	ret

000016d4 <EXI_ENABLE>:
/************************************************************************/
/*  Enabling and disabling the interrupt                                */
/************************************************************************/


void EXI_ENABLE(EX_Interrupt_Source_type interrupt){
    16d4:	df 93       	push	r29
    16d6:	cf 93       	push	r28
    16d8:	00 d0       	rcall	.+0      	; 0x16da <EXI_ENABLE+0x6>
    16da:	0f 92       	push	r0
    16dc:	cd b7       	in	r28, 0x3d	; 61
    16de:	de b7       	in	r29, 0x3e	; 62
    16e0:	89 83       	std	Y+1, r24	; 0x01
	switch(interrupt){
    16e2:	89 81       	ldd	r24, Y+1	; 0x01
    16e4:	28 2f       	mov	r18, r24
    16e6:	30 e0       	ldi	r19, 0x00	; 0
    16e8:	3b 83       	std	Y+3, r19	; 0x03
    16ea:	2a 83       	std	Y+2, r18	; 0x02
    16ec:	8a 81       	ldd	r24, Y+2	; 0x02
    16ee:	9b 81       	ldd	r25, Y+3	; 0x03
    16f0:	81 30       	cpi	r24, 0x01	; 1
    16f2:	91 05       	cpc	r25, r1
    16f4:	89 f0       	breq	.+34     	; 0x1718 <EXI_ENABLE+0x44>
    16f6:	2a 81       	ldd	r18, Y+2	; 0x02
    16f8:	3b 81       	ldd	r19, Y+3	; 0x03
    16fa:	22 30       	cpi	r18, 0x02	; 2
    16fc:	31 05       	cpc	r19, r1
    16fe:	a1 f0       	breq	.+40     	; 0x1728 <EXI_ENABLE+0x54>
    1700:	8a 81       	ldd	r24, Y+2	; 0x02
    1702:	9b 81       	ldd	r25, Y+3	; 0x03
    1704:	00 97       	sbiw	r24, 0x00	; 0
    1706:	b9 f4       	brne	.+46     	; 0x1736 <EXI_ENABLE+0x62>
	case EX_INT0:
		SET_BIT(GICR,INT0);
    1708:	ab e5       	ldi	r26, 0x5B	; 91
    170a:	b0 e0       	ldi	r27, 0x00	; 0
    170c:	eb e5       	ldi	r30, 0x5B	; 91
    170e:	f0 e0       	ldi	r31, 0x00	; 0
    1710:	80 81       	ld	r24, Z
    1712:	80 64       	ori	r24, 0x40	; 64
    1714:	8c 93       	st	X, r24
    1716:	0f c0       	rjmp	.+30     	; 0x1736 <EXI_ENABLE+0x62>
		break;
	case EX_INT1:
		SET_BIT(GICR,INT1);
    1718:	ab e5       	ldi	r26, 0x5B	; 91
    171a:	b0 e0       	ldi	r27, 0x00	; 0
    171c:	eb e5       	ldi	r30, 0x5B	; 91
    171e:	f0 e0       	ldi	r31, 0x00	; 0
    1720:	80 81       	ld	r24, Z
    1722:	80 68       	ori	r24, 0x80	; 128
    1724:	8c 93       	st	X, r24
    1726:	07 c0       	rjmp	.+14     	; 0x1736 <EXI_ENABLE+0x62>
		break;
	case EX_INT2:
		SET_BIT(GICR,INT2);
    1728:	ab e5       	ldi	r26, 0x5B	; 91
    172a:	b0 e0       	ldi	r27, 0x00	; 0
    172c:	eb e5       	ldi	r30, 0x5B	; 91
    172e:	f0 e0       	ldi	r31, 0x00	; 0
    1730:	80 81       	ld	r24, Z
    1732:	80 62       	ori	r24, 0x20	; 32
    1734:	8c 93       	st	X, r24
		break;
	}
}
    1736:	0f 90       	pop	r0
    1738:	0f 90       	pop	r0
    173a:	0f 90       	pop	r0
    173c:	cf 91       	pop	r28
    173e:	df 91       	pop	r29
    1740:	08 95       	ret

00001742 <EXI_DISABLE>:


void EXI_DISABLE(EX_Interrupt_Source_type interrupt){
    1742:	df 93       	push	r29
    1744:	cf 93       	push	r28
    1746:	00 d0       	rcall	.+0      	; 0x1748 <EXI_DISABLE+0x6>
    1748:	0f 92       	push	r0
    174a:	cd b7       	in	r28, 0x3d	; 61
    174c:	de b7       	in	r29, 0x3e	; 62
    174e:	89 83       	std	Y+1, r24	; 0x01
	switch(interrupt){
    1750:	89 81       	ldd	r24, Y+1	; 0x01
    1752:	28 2f       	mov	r18, r24
    1754:	30 e0       	ldi	r19, 0x00	; 0
    1756:	3b 83       	std	Y+3, r19	; 0x03
    1758:	2a 83       	std	Y+2, r18	; 0x02
    175a:	8a 81       	ldd	r24, Y+2	; 0x02
    175c:	9b 81       	ldd	r25, Y+3	; 0x03
    175e:	81 30       	cpi	r24, 0x01	; 1
    1760:	91 05       	cpc	r25, r1
    1762:	89 f0       	breq	.+34     	; 0x1786 <EXI_DISABLE+0x44>
    1764:	2a 81       	ldd	r18, Y+2	; 0x02
    1766:	3b 81       	ldd	r19, Y+3	; 0x03
    1768:	22 30       	cpi	r18, 0x02	; 2
    176a:	31 05       	cpc	r19, r1
    176c:	a1 f0       	breq	.+40     	; 0x1796 <EXI_DISABLE+0x54>
    176e:	8a 81       	ldd	r24, Y+2	; 0x02
    1770:	9b 81       	ldd	r25, Y+3	; 0x03
    1772:	00 97       	sbiw	r24, 0x00	; 0
    1774:	b9 f4       	brne	.+46     	; 0x17a4 <EXI_DISABLE+0x62>
	case EX_INT0:
		CLR_BIT(GICR,INT0);
    1776:	ab e5       	ldi	r26, 0x5B	; 91
    1778:	b0 e0       	ldi	r27, 0x00	; 0
    177a:	eb e5       	ldi	r30, 0x5B	; 91
    177c:	f0 e0       	ldi	r31, 0x00	; 0
    177e:	80 81       	ld	r24, Z
    1780:	8f 7b       	andi	r24, 0xBF	; 191
    1782:	8c 93       	st	X, r24
    1784:	0f c0       	rjmp	.+30     	; 0x17a4 <EXI_DISABLE+0x62>
		break;
	case EX_INT1:
		CLR_BIT(GICR,INT1);
    1786:	ab e5       	ldi	r26, 0x5B	; 91
    1788:	b0 e0       	ldi	r27, 0x00	; 0
    178a:	eb e5       	ldi	r30, 0x5B	; 91
    178c:	f0 e0       	ldi	r31, 0x00	; 0
    178e:	80 81       	ld	r24, Z
    1790:	8f 77       	andi	r24, 0x7F	; 127
    1792:	8c 93       	st	X, r24
    1794:	07 c0       	rjmp	.+14     	; 0x17a4 <EXI_DISABLE+0x62>
		break;
	case EX_INT2:
		CLR_BIT(GICR,INT2);
    1796:	ab e5       	ldi	r26, 0x5B	; 91
    1798:	b0 e0       	ldi	r27, 0x00	; 0
    179a:	eb e5       	ldi	r30, 0x5B	; 91
    179c:	f0 e0       	ldi	r31, 0x00	; 0
    179e:	80 81       	ld	r24, Z
    17a0:	8f 7d       	andi	r24, 0xDF	; 223
    17a2:	8c 93       	st	X, r24
		break;
	}
}
    17a4:	0f 90       	pop	r0
    17a6:	0f 90       	pop	r0
    17a8:	0f 90       	pop	r0
    17aa:	cf 91       	pop	r28
    17ac:	df 91       	pop	r29
    17ae:	08 95       	ret

000017b0 <EXI_TriggerEdge>:

void EXI_TriggerEdge(EX_Interrupt_Source_type interrupt,Trigger_Edge_type edge){
    17b0:	df 93       	push	r29
    17b2:	cf 93       	push	r28
    17b4:	cd b7       	in	r28, 0x3d	; 61
    17b6:	de b7       	in	r29, 0x3e	; 62
    17b8:	2a 97       	sbiw	r28, 0x0a	; 10
    17ba:	0f b6       	in	r0, 0x3f	; 63
    17bc:	f8 94       	cli
    17be:	de bf       	out	0x3e, r29	; 62
    17c0:	0f be       	out	0x3f, r0	; 63
    17c2:	cd bf       	out	0x3d, r28	; 61
    17c4:	89 83       	std	Y+1, r24	; 0x01
    17c6:	6a 83       	std	Y+2, r22	; 0x02
	switch(interrupt){
    17c8:	89 81       	ldd	r24, Y+1	; 0x01
    17ca:	28 2f       	mov	r18, r24
    17cc:	30 e0       	ldi	r19, 0x00	; 0
    17ce:	3a 87       	std	Y+10, r19	; 0x0a
    17d0:	29 87       	std	Y+9, r18	; 0x09
    17d2:	89 85       	ldd	r24, Y+9	; 0x09
    17d4:	9a 85       	ldd	r25, Y+10	; 0x0a
    17d6:	81 30       	cpi	r24, 0x01	; 1
    17d8:	91 05       	cpc	r25, r1
    17da:	09 f4       	brne	.+2      	; 0x17de <EXI_TriggerEdge+0x2e>
    17dc:	66 c0       	rjmp	.+204    	; 0x18aa <EXI_TriggerEdge+0xfa>
    17de:	29 85       	ldd	r18, Y+9	; 0x09
    17e0:	3a 85       	ldd	r19, Y+10	; 0x0a
    17e2:	22 30       	cpi	r18, 0x02	; 2
    17e4:	31 05       	cpc	r19, r1
    17e6:	09 f4       	brne	.+2      	; 0x17ea <EXI_TriggerEdge+0x3a>
    17e8:	bb c0       	rjmp	.+374    	; 0x1960 <EXI_TriggerEdge+0x1b0>
    17ea:	89 85       	ldd	r24, Y+9	; 0x09
    17ec:	9a 85       	ldd	r25, Y+10	; 0x0a
    17ee:	00 97       	sbiw	r24, 0x00	; 0
    17f0:	09 f0       	breq	.+2      	; 0x17f4 <EXI_TriggerEdge+0x44>
    17f2:	dd c0       	rjmp	.+442    	; 0x19ae <EXI_TriggerEdge+0x1fe>
	case EX_INT0:
		switch(edge){
    17f4:	8a 81       	ldd	r24, Y+2	; 0x02
    17f6:	28 2f       	mov	r18, r24
    17f8:	30 e0       	ldi	r19, 0x00	; 0
    17fa:	38 87       	std	Y+8, r19	; 0x08
    17fc:	2f 83       	std	Y+7, r18	; 0x07
    17fe:	8f 81       	ldd	r24, Y+7	; 0x07
    1800:	98 85       	ldd	r25, Y+8	; 0x08
    1802:	81 30       	cpi	r24, 0x01	; 1
    1804:	91 05       	cpc	r25, r1
    1806:	21 f1       	breq	.+72     	; 0x1850 <EXI_TriggerEdge+0xa0>
    1808:	2f 81       	ldd	r18, Y+7	; 0x07
    180a:	38 85       	ldd	r19, Y+8	; 0x08
    180c:	22 30       	cpi	r18, 0x02	; 2
    180e:	31 05       	cpc	r19, r1
    1810:	2c f4       	brge	.+10     	; 0x181c <EXI_TriggerEdge+0x6c>
    1812:	8f 81       	ldd	r24, Y+7	; 0x07
    1814:	98 85       	ldd	r25, Y+8	; 0x08
    1816:	00 97       	sbiw	r24, 0x00	; 0
    1818:	61 f0       	breq	.+24     	; 0x1832 <EXI_TriggerEdge+0x82>
    181a:	c9 c0       	rjmp	.+402    	; 0x19ae <EXI_TriggerEdge+0x1fe>
    181c:	2f 81       	ldd	r18, Y+7	; 0x07
    181e:	38 85       	ldd	r19, Y+8	; 0x08
    1820:	22 30       	cpi	r18, 0x02	; 2
    1822:	31 05       	cpc	r19, r1
    1824:	21 f1       	breq	.+72     	; 0x186e <EXI_TriggerEdge+0xbe>
    1826:	8f 81       	ldd	r24, Y+7	; 0x07
    1828:	98 85       	ldd	r25, Y+8	; 0x08
    182a:	83 30       	cpi	r24, 0x03	; 3
    182c:	91 05       	cpc	r25, r1
    182e:	71 f1       	breq	.+92     	; 0x188c <EXI_TriggerEdge+0xdc>
    1830:	be c0       	rjmp	.+380    	; 0x19ae <EXI_TriggerEdge+0x1fe>
		case LOW_LEVEL:
			CLR_BIT(MCUCR,ISC00);
    1832:	a5 e5       	ldi	r26, 0x55	; 85
    1834:	b0 e0       	ldi	r27, 0x00	; 0
    1836:	e5 e5       	ldi	r30, 0x55	; 85
    1838:	f0 e0       	ldi	r31, 0x00	; 0
    183a:	80 81       	ld	r24, Z
    183c:	8e 7f       	andi	r24, 0xFE	; 254
    183e:	8c 93       	st	X, r24
			CLR_BIT(MCUCR,ISC01);
    1840:	a5 e5       	ldi	r26, 0x55	; 85
    1842:	b0 e0       	ldi	r27, 0x00	; 0
    1844:	e5 e5       	ldi	r30, 0x55	; 85
    1846:	f0 e0       	ldi	r31, 0x00	; 0
    1848:	80 81       	ld	r24, Z
    184a:	8d 7f       	andi	r24, 0xFD	; 253
    184c:	8c 93       	st	X, r24
    184e:	af c0       	rjmp	.+350    	; 0x19ae <EXI_TriggerEdge+0x1fe>
			break;
		case ANY_LOGIC_CHANGE:
			SET_BIT(MCUCR,ISC00);
    1850:	a5 e5       	ldi	r26, 0x55	; 85
    1852:	b0 e0       	ldi	r27, 0x00	; 0
    1854:	e5 e5       	ldi	r30, 0x55	; 85
    1856:	f0 e0       	ldi	r31, 0x00	; 0
    1858:	80 81       	ld	r24, Z
    185a:	81 60       	ori	r24, 0x01	; 1
    185c:	8c 93       	st	X, r24
			CLR_BIT(MCUCR,ISC01);
    185e:	a5 e5       	ldi	r26, 0x55	; 85
    1860:	b0 e0       	ldi	r27, 0x00	; 0
    1862:	e5 e5       	ldi	r30, 0x55	; 85
    1864:	f0 e0       	ldi	r31, 0x00	; 0
    1866:	80 81       	ld	r24, Z
    1868:	8d 7f       	andi	r24, 0xFD	; 253
    186a:	8c 93       	st	X, r24
    186c:	a0 c0       	rjmp	.+320    	; 0x19ae <EXI_TriggerEdge+0x1fe>
			break;
		case FALLING_EDGE:
			CLR_BIT(MCUCR,ISC00);
    186e:	a5 e5       	ldi	r26, 0x55	; 85
    1870:	b0 e0       	ldi	r27, 0x00	; 0
    1872:	e5 e5       	ldi	r30, 0x55	; 85
    1874:	f0 e0       	ldi	r31, 0x00	; 0
    1876:	80 81       	ld	r24, Z
    1878:	8e 7f       	andi	r24, 0xFE	; 254
    187a:	8c 93       	st	X, r24
			SET_BIT(MCUCR,ISC01);
    187c:	a5 e5       	ldi	r26, 0x55	; 85
    187e:	b0 e0       	ldi	r27, 0x00	; 0
    1880:	e5 e5       	ldi	r30, 0x55	; 85
    1882:	f0 e0       	ldi	r31, 0x00	; 0
    1884:	80 81       	ld	r24, Z
    1886:	82 60       	ori	r24, 0x02	; 2
    1888:	8c 93       	st	X, r24
    188a:	91 c0       	rjmp	.+290    	; 0x19ae <EXI_TriggerEdge+0x1fe>
			break;
		case RISING_EDGE:
			SET_BIT(MCUCR,ISC00);
    188c:	a5 e5       	ldi	r26, 0x55	; 85
    188e:	b0 e0       	ldi	r27, 0x00	; 0
    1890:	e5 e5       	ldi	r30, 0x55	; 85
    1892:	f0 e0       	ldi	r31, 0x00	; 0
    1894:	80 81       	ld	r24, Z
    1896:	81 60       	ori	r24, 0x01	; 1
    1898:	8c 93       	st	X, r24
			SET_BIT(MCUCR,ISC01);
    189a:	a5 e5       	ldi	r26, 0x55	; 85
    189c:	b0 e0       	ldi	r27, 0x00	; 0
    189e:	e5 e5       	ldi	r30, 0x55	; 85
    18a0:	f0 e0       	ldi	r31, 0x00	; 0
    18a2:	80 81       	ld	r24, Z
    18a4:	82 60       	ori	r24, 0x02	; 2
    18a6:	8c 93       	st	X, r24
    18a8:	82 c0       	rjmp	.+260    	; 0x19ae <EXI_TriggerEdge+0x1fe>
			break;
		}
		break;
		case EX_INT1:
			switch(edge){
    18aa:	8a 81       	ldd	r24, Y+2	; 0x02
    18ac:	28 2f       	mov	r18, r24
    18ae:	30 e0       	ldi	r19, 0x00	; 0
    18b0:	3e 83       	std	Y+6, r19	; 0x06
    18b2:	2d 83       	std	Y+5, r18	; 0x05
    18b4:	8d 81       	ldd	r24, Y+5	; 0x05
    18b6:	9e 81       	ldd	r25, Y+6	; 0x06
    18b8:	81 30       	cpi	r24, 0x01	; 1
    18ba:	91 05       	cpc	r25, r1
    18bc:	21 f1       	breq	.+72     	; 0x1906 <EXI_TriggerEdge+0x156>
    18be:	2d 81       	ldd	r18, Y+5	; 0x05
    18c0:	3e 81       	ldd	r19, Y+6	; 0x06
    18c2:	22 30       	cpi	r18, 0x02	; 2
    18c4:	31 05       	cpc	r19, r1
    18c6:	2c f4       	brge	.+10     	; 0x18d2 <EXI_TriggerEdge+0x122>
    18c8:	8d 81       	ldd	r24, Y+5	; 0x05
    18ca:	9e 81       	ldd	r25, Y+6	; 0x06
    18cc:	00 97       	sbiw	r24, 0x00	; 0
    18ce:	61 f0       	breq	.+24     	; 0x18e8 <EXI_TriggerEdge+0x138>
    18d0:	6e c0       	rjmp	.+220    	; 0x19ae <EXI_TriggerEdge+0x1fe>
    18d2:	2d 81       	ldd	r18, Y+5	; 0x05
    18d4:	3e 81       	ldd	r19, Y+6	; 0x06
    18d6:	22 30       	cpi	r18, 0x02	; 2
    18d8:	31 05       	cpc	r19, r1
    18da:	21 f1       	breq	.+72     	; 0x1924 <EXI_TriggerEdge+0x174>
    18dc:	8d 81       	ldd	r24, Y+5	; 0x05
    18de:	9e 81       	ldd	r25, Y+6	; 0x06
    18e0:	83 30       	cpi	r24, 0x03	; 3
    18e2:	91 05       	cpc	r25, r1
    18e4:	71 f1       	breq	.+92     	; 0x1942 <EXI_TriggerEdge+0x192>
    18e6:	63 c0       	rjmp	.+198    	; 0x19ae <EXI_TriggerEdge+0x1fe>
			case LOW_LEVEL:
				CLR_BIT(MCUCR,ISC10);
    18e8:	a5 e5       	ldi	r26, 0x55	; 85
    18ea:	b0 e0       	ldi	r27, 0x00	; 0
    18ec:	e5 e5       	ldi	r30, 0x55	; 85
    18ee:	f0 e0       	ldi	r31, 0x00	; 0
    18f0:	80 81       	ld	r24, Z
    18f2:	8b 7f       	andi	r24, 0xFB	; 251
    18f4:	8c 93       	st	X, r24
				CLR_BIT(MCUCR,ISC11);
    18f6:	a5 e5       	ldi	r26, 0x55	; 85
    18f8:	b0 e0       	ldi	r27, 0x00	; 0
    18fa:	e5 e5       	ldi	r30, 0x55	; 85
    18fc:	f0 e0       	ldi	r31, 0x00	; 0
    18fe:	80 81       	ld	r24, Z
    1900:	87 7f       	andi	r24, 0xF7	; 247
    1902:	8c 93       	st	X, r24
    1904:	54 c0       	rjmp	.+168    	; 0x19ae <EXI_TriggerEdge+0x1fe>
				break;
			case ANY_LOGIC_CHANGE:
				SET_BIT(MCUCR,ISC10);
    1906:	a5 e5       	ldi	r26, 0x55	; 85
    1908:	b0 e0       	ldi	r27, 0x00	; 0
    190a:	e5 e5       	ldi	r30, 0x55	; 85
    190c:	f0 e0       	ldi	r31, 0x00	; 0
    190e:	80 81       	ld	r24, Z
    1910:	84 60       	ori	r24, 0x04	; 4
    1912:	8c 93       	st	X, r24
				CLR_BIT(MCUCR,ISC11);
    1914:	a5 e5       	ldi	r26, 0x55	; 85
    1916:	b0 e0       	ldi	r27, 0x00	; 0
    1918:	e5 e5       	ldi	r30, 0x55	; 85
    191a:	f0 e0       	ldi	r31, 0x00	; 0
    191c:	80 81       	ld	r24, Z
    191e:	87 7f       	andi	r24, 0xF7	; 247
    1920:	8c 93       	st	X, r24
    1922:	45 c0       	rjmp	.+138    	; 0x19ae <EXI_TriggerEdge+0x1fe>
				break;
			case FALLING_EDGE:
				CLR_BIT(MCUCR,ISC10);
    1924:	a5 e5       	ldi	r26, 0x55	; 85
    1926:	b0 e0       	ldi	r27, 0x00	; 0
    1928:	e5 e5       	ldi	r30, 0x55	; 85
    192a:	f0 e0       	ldi	r31, 0x00	; 0
    192c:	80 81       	ld	r24, Z
    192e:	8b 7f       	andi	r24, 0xFB	; 251
    1930:	8c 93       	st	X, r24
				SET_BIT(MCUCR,ISC11);
    1932:	a5 e5       	ldi	r26, 0x55	; 85
    1934:	b0 e0       	ldi	r27, 0x00	; 0
    1936:	e5 e5       	ldi	r30, 0x55	; 85
    1938:	f0 e0       	ldi	r31, 0x00	; 0
    193a:	80 81       	ld	r24, Z
    193c:	88 60       	ori	r24, 0x08	; 8
    193e:	8c 93       	st	X, r24
    1940:	36 c0       	rjmp	.+108    	; 0x19ae <EXI_TriggerEdge+0x1fe>
				break;
			case RISING_EDGE:
				SET_BIT(MCUCR,ISC10);
    1942:	a5 e5       	ldi	r26, 0x55	; 85
    1944:	b0 e0       	ldi	r27, 0x00	; 0
    1946:	e5 e5       	ldi	r30, 0x55	; 85
    1948:	f0 e0       	ldi	r31, 0x00	; 0
    194a:	80 81       	ld	r24, Z
    194c:	84 60       	ori	r24, 0x04	; 4
    194e:	8c 93       	st	X, r24
				SET_BIT(MCUCR,ISC11);
    1950:	a5 e5       	ldi	r26, 0x55	; 85
    1952:	b0 e0       	ldi	r27, 0x00	; 0
    1954:	e5 e5       	ldi	r30, 0x55	; 85
    1956:	f0 e0       	ldi	r31, 0x00	; 0
    1958:	80 81       	ld	r24, Z
    195a:	88 60       	ori	r24, 0x08	; 8
    195c:	8c 93       	st	X, r24
    195e:	27 c0       	rjmp	.+78     	; 0x19ae <EXI_TriggerEdge+0x1fe>
				break;
			}
			break;
			case EX_INT2:
				switch(edge){
    1960:	8a 81       	ldd	r24, Y+2	; 0x02
    1962:	28 2f       	mov	r18, r24
    1964:	30 e0       	ldi	r19, 0x00	; 0
    1966:	3c 83       	std	Y+4, r19	; 0x04
    1968:	2b 83       	std	Y+3, r18	; 0x03
    196a:	8b 81       	ldd	r24, Y+3	; 0x03
    196c:	9c 81       	ldd	r25, Y+4	; 0x04
    196e:	82 30       	cpi	r24, 0x02	; 2
    1970:	91 05       	cpc	r25, r1
    1972:	31 f0       	breq	.+12     	; 0x1980 <EXI_TriggerEdge+0x1d0>
    1974:	2b 81       	ldd	r18, Y+3	; 0x03
    1976:	3c 81       	ldd	r19, Y+4	; 0x04
    1978:	23 30       	cpi	r18, 0x03	; 3
    197a:	31 05       	cpc	r19, r1
    197c:	49 f0       	breq	.+18     	; 0x1990 <EXI_TriggerEdge+0x1e0>
    197e:	10 c0       	rjmp	.+32     	; 0x19a0 <EXI_TriggerEdge+0x1f0>
				case FALLING_EDGE:
					CLR_BIT(MCUCSR,ISC2);
    1980:	a4 e5       	ldi	r26, 0x54	; 84
    1982:	b0 e0       	ldi	r27, 0x00	; 0
    1984:	e4 e5       	ldi	r30, 0x54	; 84
    1986:	f0 e0       	ldi	r31, 0x00	; 0
    1988:	80 81       	ld	r24, Z
    198a:	8f 7b       	andi	r24, 0xBF	; 191
    198c:	8c 93       	st	X, r24
    198e:	0f c0       	rjmp	.+30     	; 0x19ae <EXI_TriggerEdge+0x1fe>
					break;
				case RISING_EDGE:
					SET_BIT(MCUCSR,ISC2);
    1990:	a4 e5       	ldi	r26, 0x54	; 84
    1992:	b0 e0       	ldi	r27, 0x00	; 0
    1994:	e4 e5       	ldi	r30, 0x54	; 84
    1996:	f0 e0       	ldi	r31, 0x00	; 0
    1998:	80 81       	ld	r24, Z
    199a:	80 64       	ori	r24, 0x40	; 64
    199c:	8c 93       	st	X, r24
    199e:	07 c0       	rjmp	.+14     	; 0x19ae <EXI_TriggerEdge+0x1fe>
					break;
				default:   // Because we haven't handled all cases just cuz of data sheet
					CLR_BIT(MCUCSR,ISC2);
    19a0:	a4 e5       	ldi	r26, 0x54	; 84
    19a2:	b0 e0       	ldi	r27, 0x00	; 0
    19a4:	e4 e5       	ldi	r30, 0x54	; 84
    19a6:	f0 e0       	ldi	r31, 0x00	; 0
    19a8:	80 81       	ld	r24, Z
    19aa:	8f 7b       	andi	r24, 0xBF	; 191
    19ac:	8c 93       	st	X, r24
				}
				break;
	}
}
    19ae:	2a 96       	adiw	r28, 0x0a	; 10
    19b0:	0f b6       	in	r0, 0x3f	; 63
    19b2:	f8 94       	cli
    19b4:	de bf       	out	0x3e, r29	; 62
    19b6:	0f be       	out	0x3f, r0	; 63
    19b8:	cd bf       	out	0x3d, r28	; 61
    19ba:	cf 91       	pop	r28
    19bc:	df 91       	pop	r29
    19be:	08 95       	ret

000019c0 <__vector_1>:
/*                     ISR                                              */
/************************************************************************/

/* What if the user forgot to send a function to SetCallBack, We made an initialization with NULLPTR, So we can't call a NULLPTR, it will give undefined behavior  */

ISR(INT0_vect){
    19c0:	1f 92       	push	r1
    19c2:	0f 92       	push	r0
    19c4:	0f b6       	in	r0, 0x3f	; 63
    19c6:	0f 92       	push	r0
    19c8:	11 24       	eor	r1, r1
    19ca:	2f 93       	push	r18
    19cc:	3f 93       	push	r19
    19ce:	4f 93       	push	r20
    19d0:	5f 93       	push	r21
    19d2:	6f 93       	push	r22
    19d4:	7f 93       	push	r23
    19d6:	8f 93       	push	r24
    19d8:	9f 93       	push	r25
    19da:	af 93       	push	r26
    19dc:	bf 93       	push	r27
    19de:	ef 93       	push	r30
    19e0:	ff 93       	push	r31
    19e2:	df 93       	push	r29
    19e4:	cf 93       	push	r28
    19e6:	cd b7       	in	r28, 0x3d	; 61
    19e8:	de b7       	in	r29, 0x3e	; 62
	if(INT0_Fptr != NULLPTR){
    19ea:	80 91 35 01 	lds	r24, 0x0135
    19ee:	90 91 36 01 	lds	r25, 0x0136
    19f2:	00 97       	sbiw	r24, 0x00	; 0
    19f4:	29 f0       	breq	.+10     	; 0x1a00 <__vector_1+0x40>
		INT0_Fptr();
    19f6:	e0 91 35 01 	lds	r30, 0x0135
    19fa:	f0 91 36 01 	lds	r31, 0x0136
    19fe:	09 95       	icall
	}
}
    1a00:	cf 91       	pop	r28
    1a02:	df 91       	pop	r29
    1a04:	ff 91       	pop	r31
    1a06:	ef 91       	pop	r30
    1a08:	bf 91       	pop	r27
    1a0a:	af 91       	pop	r26
    1a0c:	9f 91       	pop	r25
    1a0e:	8f 91       	pop	r24
    1a10:	7f 91       	pop	r23
    1a12:	6f 91       	pop	r22
    1a14:	5f 91       	pop	r21
    1a16:	4f 91       	pop	r20
    1a18:	3f 91       	pop	r19
    1a1a:	2f 91       	pop	r18
    1a1c:	0f 90       	pop	r0
    1a1e:	0f be       	out	0x3f, r0	; 63
    1a20:	0f 90       	pop	r0
    1a22:	1f 90       	pop	r1
    1a24:	18 95       	reti

00001a26 <__vector_2>:

ISR(INT1_vect){
    1a26:	1f 92       	push	r1
    1a28:	0f 92       	push	r0
    1a2a:	0f b6       	in	r0, 0x3f	; 63
    1a2c:	0f 92       	push	r0
    1a2e:	11 24       	eor	r1, r1
    1a30:	2f 93       	push	r18
    1a32:	3f 93       	push	r19
    1a34:	4f 93       	push	r20
    1a36:	5f 93       	push	r21
    1a38:	6f 93       	push	r22
    1a3a:	7f 93       	push	r23
    1a3c:	8f 93       	push	r24
    1a3e:	9f 93       	push	r25
    1a40:	af 93       	push	r26
    1a42:	bf 93       	push	r27
    1a44:	ef 93       	push	r30
    1a46:	ff 93       	push	r31
    1a48:	df 93       	push	r29
    1a4a:	cf 93       	push	r28
    1a4c:	cd b7       	in	r28, 0x3d	; 61
    1a4e:	de b7       	in	r29, 0x3e	; 62
	if(INT1_Fptr != NULLPTR){
    1a50:	80 91 37 01 	lds	r24, 0x0137
    1a54:	90 91 38 01 	lds	r25, 0x0138
    1a58:	00 97       	sbiw	r24, 0x00	; 0
    1a5a:	29 f0       	breq	.+10     	; 0x1a66 <__vector_2+0x40>
		INT1_Fptr();
    1a5c:	e0 91 37 01 	lds	r30, 0x0137
    1a60:	f0 91 38 01 	lds	r31, 0x0138
    1a64:	09 95       	icall
	}
}
    1a66:	cf 91       	pop	r28
    1a68:	df 91       	pop	r29
    1a6a:	ff 91       	pop	r31
    1a6c:	ef 91       	pop	r30
    1a6e:	bf 91       	pop	r27
    1a70:	af 91       	pop	r26
    1a72:	9f 91       	pop	r25
    1a74:	8f 91       	pop	r24
    1a76:	7f 91       	pop	r23
    1a78:	6f 91       	pop	r22
    1a7a:	5f 91       	pop	r21
    1a7c:	4f 91       	pop	r20
    1a7e:	3f 91       	pop	r19
    1a80:	2f 91       	pop	r18
    1a82:	0f 90       	pop	r0
    1a84:	0f be       	out	0x3f, r0	; 63
    1a86:	0f 90       	pop	r0
    1a88:	1f 90       	pop	r1
    1a8a:	18 95       	reti

00001a8c <__vector_3>:

ISR(INT2_vect){
    1a8c:	1f 92       	push	r1
    1a8e:	0f 92       	push	r0
    1a90:	0f b6       	in	r0, 0x3f	; 63
    1a92:	0f 92       	push	r0
    1a94:	11 24       	eor	r1, r1
    1a96:	2f 93       	push	r18
    1a98:	3f 93       	push	r19
    1a9a:	4f 93       	push	r20
    1a9c:	5f 93       	push	r21
    1a9e:	6f 93       	push	r22
    1aa0:	7f 93       	push	r23
    1aa2:	8f 93       	push	r24
    1aa4:	9f 93       	push	r25
    1aa6:	af 93       	push	r26
    1aa8:	bf 93       	push	r27
    1aaa:	ef 93       	push	r30
    1aac:	ff 93       	push	r31
    1aae:	df 93       	push	r29
    1ab0:	cf 93       	push	r28
    1ab2:	cd b7       	in	r28, 0x3d	; 61
    1ab4:	de b7       	in	r29, 0x3e	; 62
	if(INT2_Fptr != NULLPTR){
    1ab6:	80 91 39 01 	lds	r24, 0x0139
    1aba:	90 91 3a 01 	lds	r25, 0x013A
    1abe:	00 97       	sbiw	r24, 0x00	; 0
    1ac0:	29 f0       	breq	.+10     	; 0x1acc <__vector_3+0x40>
		INT2_Fptr();
    1ac2:	e0 91 39 01 	lds	r30, 0x0139
    1ac6:	f0 91 3a 01 	lds	r31, 0x013A
    1aca:	09 95       	icall
	}
}
    1acc:	cf 91       	pop	r28
    1ace:	df 91       	pop	r29
    1ad0:	ff 91       	pop	r31
    1ad2:	ef 91       	pop	r30
    1ad4:	bf 91       	pop	r27
    1ad6:	af 91       	pop	r26
    1ad8:	9f 91       	pop	r25
    1ada:	8f 91       	pop	r24
    1adc:	7f 91       	pop	r23
    1ade:	6f 91       	pop	r22
    1ae0:	5f 91       	pop	r21
    1ae2:	4f 91       	pop	r20
    1ae4:	3f 91       	pop	r19
    1ae6:	2f 91       	pop	r18
    1ae8:	0f 90       	pop	r0
    1aea:	0f be       	out	0x3f, r0	; 63
    1aec:	0f 90       	pop	r0
    1aee:	1f 90       	pop	r1
    1af0:	18 95       	reti

00001af2 <DIO_ES_tSetPinDirection>:
 * DIO_ES_tSetPinDirection is used to set pin direction
 * ( INPUT or OUTPUT )
 */

ES_t DIO_ES_tSetPinDirection(DIO_U8_Port_Type copy_u8_PortId, DIO_U8_Pin_Type copy_u8_PinId, DIO_U8_Dir_Type copy_u8_PinDirection)
{
    1af2:	df 93       	push	r29
    1af4:	cf 93       	push	r28
    1af6:	00 d0       	rcall	.+0      	; 0x1af8 <DIO_ES_tSetPinDirection+0x6>
    1af8:	00 d0       	rcall	.+0      	; 0x1afa <DIO_ES_tSetPinDirection+0x8>
    1afa:	cd b7       	in	r28, 0x3d	; 61
    1afc:	de b7       	in	r29, 0x3e	; 62
    1afe:	89 83       	std	Y+1, r24	; 0x01
    1b00:	6a 83       	std	Y+2, r22	; 0x02
    1b02:	4b 83       	std	Y+3, r20	; 0x03
	if(copy_u8_PinId > PIN_LIMIT){
    1b04:	8a 81       	ldd	r24, Y+2	; 0x02
    1b06:	88 30       	cpi	r24, 0x08	; 8
    1b08:	18 f0       	brcs	.+6      	; 0x1b10 <DIO_ES_tSetPinDirection+0x1e>
		return ES_NOT_OK;
    1b0a:	81 e0       	ldi	r24, 0x01	; 1
    1b0c:	8c 83       	std	Y+4, r24	; 0x04
    1b0e:	d8 c0       	rjmp	.+432    	; 0x1cc0 <DIO_ES_tSetPinDirection+0x1ce>
	}
	if(copy_u8_PortId == DIO_U8_PORT_A){
    1b10:	89 81       	ldd	r24, Y+1	; 0x01
    1b12:	88 23       	and	r24, r24
    1b14:	91 f5       	brne	.+100    	; 0x1b7a <DIO_ES_tSetPinDirection+0x88>
		if(copy_u8_PinDirection == OUTPUT){
    1b16:	8b 81       	ldd	r24, Y+3	; 0x03
    1b18:	81 30       	cpi	r24, 0x01	; 1
    1b1a:	a1 f4       	brne	.+40     	; 0x1b44 <DIO_ES_tSetPinDirection+0x52>
			SET_BIT(DDRA,copy_u8_PinId);
    1b1c:	aa e3       	ldi	r26, 0x3A	; 58
    1b1e:	b0 e0       	ldi	r27, 0x00	; 0
    1b20:	ea e3       	ldi	r30, 0x3A	; 58
    1b22:	f0 e0       	ldi	r31, 0x00	; 0
    1b24:	80 81       	ld	r24, Z
    1b26:	48 2f       	mov	r20, r24
    1b28:	8a 81       	ldd	r24, Y+2	; 0x02
    1b2a:	28 2f       	mov	r18, r24
    1b2c:	30 e0       	ldi	r19, 0x00	; 0
    1b2e:	81 e0       	ldi	r24, 0x01	; 1
    1b30:	90 e0       	ldi	r25, 0x00	; 0
    1b32:	02 2e       	mov	r0, r18
    1b34:	02 c0       	rjmp	.+4      	; 0x1b3a <DIO_ES_tSetPinDirection+0x48>
    1b36:	88 0f       	add	r24, r24
    1b38:	99 1f       	adc	r25, r25
    1b3a:	0a 94       	dec	r0
    1b3c:	e2 f7       	brpl	.-8      	; 0x1b36 <DIO_ES_tSetPinDirection+0x44>
    1b3e:	84 2b       	or	r24, r20
    1b40:	8c 93       	st	X, r24
    1b42:	bd c0       	rjmp	.+378    	; 0x1cbe <DIO_ES_tSetPinDirection+0x1cc>
		}else if(copy_u8_PinDirection == INPUT){
    1b44:	8b 81       	ldd	r24, Y+3	; 0x03
    1b46:	88 23       	and	r24, r24
    1b48:	a9 f4       	brne	.+42     	; 0x1b74 <DIO_ES_tSetPinDirection+0x82>
			CLR_BIT(DDRA,copy_u8_PinId);
    1b4a:	aa e3       	ldi	r26, 0x3A	; 58
    1b4c:	b0 e0       	ldi	r27, 0x00	; 0
    1b4e:	ea e3       	ldi	r30, 0x3A	; 58
    1b50:	f0 e0       	ldi	r31, 0x00	; 0
    1b52:	80 81       	ld	r24, Z
    1b54:	48 2f       	mov	r20, r24
    1b56:	8a 81       	ldd	r24, Y+2	; 0x02
    1b58:	28 2f       	mov	r18, r24
    1b5a:	30 e0       	ldi	r19, 0x00	; 0
    1b5c:	81 e0       	ldi	r24, 0x01	; 1
    1b5e:	90 e0       	ldi	r25, 0x00	; 0
    1b60:	02 2e       	mov	r0, r18
    1b62:	02 c0       	rjmp	.+4      	; 0x1b68 <DIO_ES_tSetPinDirection+0x76>
    1b64:	88 0f       	add	r24, r24
    1b66:	99 1f       	adc	r25, r25
    1b68:	0a 94       	dec	r0
    1b6a:	e2 f7       	brpl	.-8      	; 0x1b64 <DIO_ES_tSetPinDirection+0x72>
    1b6c:	80 95       	com	r24
    1b6e:	84 23       	and	r24, r20
    1b70:	8c 93       	st	X, r24
    1b72:	a5 c0       	rjmp	.+330    	; 0x1cbe <DIO_ES_tSetPinDirection+0x1cc>
		}else{
			return ES_NOT_OK;
    1b74:	81 e0       	ldi	r24, 0x01	; 1
    1b76:	8c 83       	std	Y+4, r24	; 0x04
    1b78:	a3 c0       	rjmp	.+326    	; 0x1cc0 <DIO_ES_tSetPinDirection+0x1ce>
		}
	}else if(copy_u8_PortId == DIO_U8_PORT_B){
    1b7a:	89 81       	ldd	r24, Y+1	; 0x01
    1b7c:	81 30       	cpi	r24, 0x01	; 1
    1b7e:	91 f5       	brne	.+100    	; 0x1be4 <DIO_ES_tSetPinDirection+0xf2>
		if(copy_u8_PinDirection == OUTPUT){
    1b80:	8b 81       	ldd	r24, Y+3	; 0x03
    1b82:	81 30       	cpi	r24, 0x01	; 1
    1b84:	a1 f4       	brne	.+40     	; 0x1bae <DIO_ES_tSetPinDirection+0xbc>
			SET_BIT(DDRB,copy_u8_PinId);
    1b86:	a7 e3       	ldi	r26, 0x37	; 55
    1b88:	b0 e0       	ldi	r27, 0x00	; 0
    1b8a:	e7 e3       	ldi	r30, 0x37	; 55
    1b8c:	f0 e0       	ldi	r31, 0x00	; 0
    1b8e:	80 81       	ld	r24, Z
    1b90:	48 2f       	mov	r20, r24
    1b92:	8a 81       	ldd	r24, Y+2	; 0x02
    1b94:	28 2f       	mov	r18, r24
    1b96:	30 e0       	ldi	r19, 0x00	; 0
    1b98:	81 e0       	ldi	r24, 0x01	; 1
    1b9a:	90 e0       	ldi	r25, 0x00	; 0
    1b9c:	02 2e       	mov	r0, r18
    1b9e:	02 c0       	rjmp	.+4      	; 0x1ba4 <DIO_ES_tSetPinDirection+0xb2>
    1ba0:	88 0f       	add	r24, r24
    1ba2:	99 1f       	adc	r25, r25
    1ba4:	0a 94       	dec	r0
    1ba6:	e2 f7       	brpl	.-8      	; 0x1ba0 <DIO_ES_tSetPinDirection+0xae>
    1ba8:	84 2b       	or	r24, r20
    1baa:	8c 93       	st	X, r24
    1bac:	88 c0       	rjmp	.+272    	; 0x1cbe <DIO_ES_tSetPinDirection+0x1cc>
		}else if(copy_u8_PinDirection == INPUT){
    1bae:	8b 81       	ldd	r24, Y+3	; 0x03
    1bb0:	88 23       	and	r24, r24
    1bb2:	a9 f4       	brne	.+42     	; 0x1bde <DIO_ES_tSetPinDirection+0xec>
			CLR_BIT(DDRB,copy_u8_PinId);
    1bb4:	a7 e3       	ldi	r26, 0x37	; 55
    1bb6:	b0 e0       	ldi	r27, 0x00	; 0
    1bb8:	e7 e3       	ldi	r30, 0x37	; 55
    1bba:	f0 e0       	ldi	r31, 0x00	; 0
    1bbc:	80 81       	ld	r24, Z
    1bbe:	48 2f       	mov	r20, r24
    1bc0:	8a 81       	ldd	r24, Y+2	; 0x02
    1bc2:	28 2f       	mov	r18, r24
    1bc4:	30 e0       	ldi	r19, 0x00	; 0
    1bc6:	81 e0       	ldi	r24, 0x01	; 1
    1bc8:	90 e0       	ldi	r25, 0x00	; 0
    1bca:	02 2e       	mov	r0, r18
    1bcc:	02 c0       	rjmp	.+4      	; 0x1bd2 <DIO_ES_tSetPinDirection+0xe0>
    1bce:	88 0f       	add	r24, r24
    1bd0:	99 1f       	adc	r25, r25
    1bd2:	0a 94       	dec	r0
    1bd4:	e2 f7       	brpl	.-8      	; 0x1bce <DIO_ES_tSetPinDirection+0xdc>
    1bd6:	80 95       	com	r24
    1bd8:	84 23       	and	r24, r20
    1bda:	8c 93       	st	X, r24
    1bdc:	70 c0       	rjmp	.+224    	; 0x1cbe <DIO_ES_tSetPinDirection+0x1cc>
		}else{
			return ES_NOT_OK;
    1bde:	81 e0       	ldi	r24, 0x01	; 1
    1be0:	8c 83       	std	Y+4, r24	; 0x04
    1be2:	6e c0       	rjmp	.+220    	; 0x1cc0 <DIO_ES_tSetPinDirection+0x1ce>
		}
	}else if(copy_u8_PortId == DIO_U8_PORT_C){
    1be4:	89 81       	ldd	r24, Y+1	; 0x01
    1be6:	82 30       	cpi	r24, 0x02	; 2
    1be8:	91 f5       	brne	.+100    	; 0x1c4e <DIO_ES_tSetPinDirection+0x15c>
		if(copy_u8_PinDirection == OUTPUT){
    1bea:	8b 81       	ldd	r24, Y+3	; 0x03
    1bec:	81 30       	cpi	r24, 0x01	; 1
    1bee:	a1 f4       	brne	.+40     	; 0x1c18 <DIO_ES_tSetPinDirection+0x126>
			SET_BIT(DDRC,copy_u8_PinId);
    1bf0:	a4 e3       	ldi	r26, 0x34	; 52
    1bf2:	b0 e0       	ldi	r27, 0x00	; 0
    1bf4:	e4 e3       	ldi	r30, 0x34	; 52
    1bf6:	f0 e0       	ldi	r31, 0x00	; 0
    1bf8:	80 81       	ld	r24, Z
    1bfa:	48 2f       	mov	r20, r24
    1bfc:	8a 81       	ldd	r24, Y+2	; 0x02
    1bfe:	28 2f       	mov	r18, r24
    1c00:	30 e0       	ldi	r19, 0x00	; 0
    1c02:	81 e0       	ldi	r24, 0x01	; 1
    1c04:	90 e0       	ldi	r25, 0x00	; 0
    1c06:	02 2e       	mov	r0, r18
    1c08:	02 c0       	rjmp	.+4      	; 0x1c0e <DIO_ES_tSetPinDirection+0x11c>
    1c0a:	88 0f       	add	r24, r24
    1c0c:	99 1f       	adc	r25, r25
    1c0e:	0a 94       	dec	r0
    1c10:	e2 f7       	brpl	.-8      	; 0x1c0a <DIO_ES_tSetPinDirection+0x118>
    1c12:	84 2b       	or	r24, r20
    1c14:	8c 93       	st	X, r24
    1c16:	53 c0       	rjmp	.+166    	; 0x1cbe <DIO_ES_tSetPinDirection+0x1cc>
		}else if(copy_u8_PinDirection == INPUT){
    1c18:	8b 81       	ldd	r24, Y+3	; 0x03
    1c1a:	88 23       	and	r24, r24
    1c1c:	a9 f4       	brne	.+42     	; 0x1c48 <DIO_ES_tSetPinDirection+0x156>
			CLR_BIT(DDRC,copy_u8_PinId);
    1c1e:	a4 e3       	ldi	r26, 0x34	; 52
    1c20:	b0 e0       	ldi	r27, 0x00	; 0
    1c22:	e4 e3       	ldi	r30, 0x34	; 52
    1c24:	f0 e0       	ldi	r31, 0x00	; 0
    1c26:	80 81       	ld	r24, Z
    1c28:	48 2f       	mov	r20, r24
    1c2a:	8a 81       	ldd	r24, Y+2	; 0x02
    1c2c:	28 2f       	mov	r18, r24
    1c2e:	30 e0       	ldi	r19, 0x00	; 0
    1c30:	81 e0       	ldi	r24, 0x01	; 1
    1c32:	90 e0       	ldi	r25, 0x00	; 0
    1c34:	02 2e       	mov	r0, r18
    1c36:	02 c0       	rjmp	.+4      	; 0x1c3c <DIO_ES_tSetPinDirection+0x14a>
    1c38:	88 0f       	add	r24, r24
    1c3a:	99 1f       	adc	r25, r25
    1c3c:	0a 94       	dec	r0
    1c3e:	e2 f7       	brpl	.-8      	; 0x1c38 <DIO_ES_tSetPinDirection+0x146>
    1c40:	80 95       	com	r24
    1c42:	84 23       	and	r24, r20
    1c44:	8c 93       	st	X, r24
    1c46:	3b c0       	rjmp	.+118    	; 0x1cbe <DIO_ES_tSetPinDirection+0x1cc>
		}else{
			return ES_NOT_OK;
    1c48:	81 e0       	ldi	r24, 0x01	; 1
    1c4a:	8c 83       	std	Y+4, r24	; 0x04
    1c4c:	39 c0       	rjmp	.+114    	; 0x1cc0 <DIO_ES_tSetPinDirection+0x1ce>
		}
	}else if(copy_u8_PortId == DIO_U8_PORT_D){
    1c4e:	89 81       	ldd	r24, Y+1	; 0x01
    1c50:	83 30       	cpi	r24, 0x03	; 3
    1c52:	91 f5       	brne	.+100    	; 0x1cb8 <DIO_ES_tSetPinDirection+0x1c6>
		if(copy_u8_PinDirection == OUTPUT){
    1c54:	8b 81       	ldd	r24, Y+3	; 0x03
    1c56:	81 30       	cpi	r24, 0x01	; 1
    1c58:	a1 f4       	brne	.+40     	; 0x1c82 <DIO_ES_tSetPinDirection+0x190>
			SET_BIT(DDRD,copy_u8_PinId);
    1c5a:	a1 e3       	ldi	r26, 0x31	; 49
    1c5c:	b0 e0       	ldi	r27, 0x00	; 0
    1c5e:	e1 e3       	ldi	r30, 0x31	; 49
    1c60:	f0 e0       	ldi	r31, 0x00	; 0
    1c62:	80 81       	ld	r24, Z
    1c64:	48 2f       	mov	r20, r24
    1c66:	8a 81       	ldd	r24, Y+2	; 0x02
    1c68:	28 2f       	mov	r18, r24
    1c6a:	30 e0       	ldi	r19, 0x00	; 0
    1c6c:	81 e0       	ldi	r24, 0x01	; 1
    1c6e:	90 e0       	ldi	r25, 0x00	; 0
    1c70:	02 2e       	mov	r0, r18
    1c72:	02 c0       	rjmp	.+4      	; 0x1c78 <DIO_ES_tSetPinDirection+0x186>
    1c74:	88 0f       	add	r24, r24
    1c76:	99 1f       	adc	r25, r25
    1c78:	0a 94       	dec	r0
    1c7a:	e2 f7       	brpl	.-8      	; 0x1c74 <DIO_ES_tSetPinDirection+0x182>
    1c7c:	84 2b       	or	r24, r20
    1c7e:	8c 93       	st	X, r24
    1c80:	1e c0       	rjmp	.+60     	; 0x1cbe <DIO_ES_tSetPinDirection+0x1cc>
		}else if(copy_u8_PinDirection == INPUT){
    1c82:	8b 81       	ldd	r24, Y+3	; 0x03
    1c84:	88 23       	and	r24, r24
    1c86:	a9 f4       	brne	.+42     	; 0x1cb2 <DIO_ES_tSetPinDirection+0x1c0>
			CLR_BIT(DDRD,copy_u8_PinId);
    1c88:	a1 e3       	ldi	r26, 0x31	; 49
    1c8a:	b0 e0       	ldi	r27, 0x00	; 0
    1c8c:	e1 e3       	ldi	r30, 0x31	; 49
    1c8e:	f0 e0       	ldi	r31, 0x00	; 0
    1c90:	80 81       	ld	r24, Z
    1c92:	48 2f       	mov	r20, r24
    1c94:	8a 81       	ldd	r24, Y+2	; 0x02
    1c96:	28 2f       	mov	r18, r24
    1c98:	30 e0       	ldi	r19, 0x00	; 0
    1c9a:	81 e0       	ldi	r24, 0x01	; 1
    1c9c:	90 e0       	ldi	r25, 0x00	; 0
    1c9e:	02 2e       	mov	r0, r18
    1ca0:	02 c0       	rjmp	.+4      	; 0x1ca6 <DIO_ES_tSetPinDirection+0x1b4>
    1ca2:	88 0f       	add	r24, r24
    1ca4:	99 1f       	adc	r25, r25
    1ca6:	0a 94       	dec	r0
    1ca8:	e2 f7       	brpl	.-8      	; 0x1ca2 <DIO_ES_tSetPinDirection+0x1b0>
    1caa:	80 95       	com	r24
    1cac:	84 23       	and	r24, r20
    1cae:	8c 93       	st	X, r24
    1cb0:	06 c0       	rjmp	.+12     	; 0x1cbe <DIO_ES_tSetPinDirection+0x1cc>
		}else{
			return ES_NOT_OK;
    1cb2:	81 e0       	ldi	r24, 0x01	; 1
    1cb4:	8c 83       	std	Y+4, r24	; 0x04
    1cb6:	04 c0       	rjmp	.+8      	; 0x1cc0 <DIO_ES_tSetPinDirection+0x1ce>
		}
	}else{
		return ES_NOT_OK;
    1cb8:	81 e0       	ldi	r24, 0x01	; 1
    1cba:	8c 83       	std	Y+4, r24	; 0x04
    1cbc:	01 c0       	rjmp	.+2      	; 0x1cc0 <DIO_ES_tSetPinDirection+0x1ce>
	}
	return ES_OK;
    1cbe:	1c 82       	std	Y+4, r1	; 0x04
    1cc0:	8c 81       	ldd	r24, Y+4	; 0x04
}
    1cc2:	0f 90       	pop	r0
    1cc4:	0f 90       	pop	r0
    1cc6:	0f 90       	pop	r0
    1cc8:	0f 90       	pop	r0
    1cca:	cf 91       	pop	r28
    1ccc:	df 91       	pop	r29
    1cce:	08 95       	ret

00001cd0 <DIO_ES_tSetPinValue>:
 * DIO_ES_tSetPinValue is used to set pin value
 * ( LOW or HIGH )
 */

ES_t DIO_ES_tSetPinValue(DIO_U8_Port_Type copy_u8_PortId, DIO_U8_Pin_Type copy_u8_PinId, DIO_U8_Value_Type copy_u8_PinValue)
{
    1cd0:	df 93       	push	r29
    1cd2:	cf 93       	push	r28
    1cd4:	00 d0       	rcall	.+0      	; 0x1cd6 <DIO_ES_tSetPinValue+0x6>
    1cd6:	00 d0       	rcall	.+0      	; 0x1cd8 <DIO_ES_tSetPinValue+0x8>
    1cd8:	cd b7       	in	r28, 0x3d	; 61
    1cda:	de b7       	in	r29, 0x3e	; 62
    1cdc:	89 83       	std	Y+1, r24	; 0x01
    1cde:	6a 83       	std	Y+2, r22	; 0x02
    1ce0:	4b 83       	std	Y+3, r20	; 0x03
	if(copy_u8_PinId > PIN_LIMIT){
    1ce2:	8a 81       	ldd	r24, Y+2	; 0x02
    1ce4:	88 30       	cpi	r24, 0x08	; 8
    1ce6:	18 f0       	brcs	.+6      	; 0x1cee <DIO_ES_tSetPinValue+0x1e>
		return ES_NOT_OK;
    1ce8:	81 e0       	ldi	r24, 0x01	; 1
    1cea:	8c 83       	std	Y+4, r24	; 0x04
    1cec:	d8 c0       	rjmp	.+432    	; 0x1e9e <DIO_ES_tSetPinValue+0x1ce>
	}
	if(copy_u8_PortId == DIO_U8_PORT_A){
    1cee:	89 81       	ldd	r24, Y+1	; 0x01
    1cf0:	88 23       	and	r24, r24
    1cf2:	91 f5       	brne	.+100    	; 0x1d58 <DIO_ES_tSetPinValue+0x88>
		if(copy_u8_PinValue == HIGH){
    1cf4:	8b 81       	ldd	r24, Y+3	; 0x03
    1cf6:	81 30       	cpi	r24, 0x01	; 1
    1cf8:	a1 f4       	brne	.+40     	; 0x1d22 <DIO_ES_tSetPinValue+0x52>
			SET_BIT(PORTA,copy_u8_PinId);
    1cfa:	ab e3       	ldi	r26, 0x3B	; 59
    1cfc:	b0 e0       	ldi	r27, 0x00	; 0
    1cfe:	eb e3       	ldi	r30, 0x3B	; 59
    1d00:	f0 e0       	ldi	r31, 0x00	; 0
    1d02:	80 81       	ld	r24, Z
    1d04:	48 2f       	mov	r20, r24
    1d06:	8a 81       	ldd	r24, Y+2	; 0x02
    1d08:	28 2f       	mov	r18, r24
    1d0a:	30 e0       	ldi	r19, 0x00	; 0
    1d0c:	81 e0       	ldi	r24, 0x01	; 1
    1d0e:	90 e0       	ldi	r25, 0x00	; 0
    1d10:	02 2e       	mov	r0, r18
    1d12:	02 c0       	rjmp	.+4      	; 0x1d18 <DIO_ES_tSetPinValue+0x48>
    1d14:	88 0f       	add	r24, r24
    1d16:	99 1f       	adc	r25, r25
    1d18:	0a 94       	dec	r0
    1d1a:	e2 f7       	brpl	.-8      	; 0x1d14 <DIO_ES_tSetPinValue+0x44>
    1d1c:	84 2b       	or	r24, r20
    1d1e:	8c 93       	st	X, r24
    1d20:	bd c0       	rjmp	.+378    	; 0x1e9c <DIO_ES_tSetPinValue+0x1cc>
		}else if(copy_u8_PinValue == LOW){
    1d22:	8b 81       	ldd	r24, Y+3	; 0x03
    1d24:	88 23       	and	r24, r24
    1d26:	a9 f4       	brne	.+42     	; 0x1d52 <DIO_ES_tSetPinValue+0x82>
			CLR_BIT(PORTA,copy_u8_PinId);
    1d28:	ab e3       	ldi	r26, 0x3B	; 59
    1d2a:	b0 e0       	ldi	r27, 0x00	; 0
    1d2c:	eb e3       	ldi	r30, 0x3B	; 59
    1d2e:	f0 e0       	ldi	r31, 0x00	; 0
    1d30:	80 81       	ld	r24, Z
    1d32:	48 2f       	mov	r20, r24
    1d34:	8a 81       	ldd	r24, Y+2	; 0x02
    1d36:	28 2f       	mov	r18, r24
    1d38:	30 e0       	ldi	r19, 0x00	; 0
    1d3a:	81 e0       	ldi	r24, 0x01	; 1
    1d3c:	90 e0       	ldi	r25, 0x00	; 0
    1d3e:	02 2e       	mov	r0, r18
    1d40:	02 c0       	rjmp	.+4      	; 0x1d46 <DIO_ES_tSetPinValue+0x76>
    1d42:	88 0f       	add	r24, r24
    1d44:	99 1f       	adc	r25, r25
    1d46:	0a 94       	dec	r0
    1d48:	e2 f7       	brpl	.-8      	; 0x1d42 <DIO_ES_tSetPinValue+0x72>
    1d4a:	80 95       	com	r24
    1d4c:	84 23       	and	r24, r20
    1d4e:	8c 93       	st	X, r24
    1d50:	a5 c0       	rjmp	.+330    	; 0x1e9c <DIO_ES_tSetPinValue+0x1cc>
		}else{
			return ES_NOT_OK;
    1d52:	81 e0       	ldi	r24, 0x01	; 1
    1d54:	8c 83       	std	Y+4, r24	; 0x04
    1d56:	a3 c0       	rjmp	.+326    	; 0x1e9e <DIO_ES_tSetPinValue+0x1ce>
		}
	}else if(copy_u8_PortId == DIO_U8_PORT_B){
    1d58:	89 81       	ldd	r24, Y+1	; 0x01
    1d5a:	81 30       	cpi	r24, 0x01	; 1
    1d5c:	91 f5       	brne	.+100    	; 0x1dc2 <DIO_ES_tSetPinValue+0xf2>
		if(copy_u8_PinValue == HIGH){
    1d5e:	8b 81       	ldd	r24, Y+3	; 0x03
    1d60:	81 30       	cpi	r24, 0x01	; 1
    1d62:	a1 f4       	brne	.+40     	; 0x1d8c <DIO_ES_tSetPinValue+0xbc>
			SET_BIT(PORTB,copy_u8_PinId);
    1d64:	a8 e3       	ldi	r26, 0x38	; 56
    1d66:	b0 e0       	ldi	r27, 0x00	; 0
    1d68:	e8 e3       	ldi	r30, 0x38	; 56
    1d6a:	f0 e0       	ldi	r31, 0x00	; 0
    1d6c:	80 81       	ld	r24, Z
    1d6e:	48 2f       	mov	r20, r24
    1d70:	8a 81       	ldd	r24, Y+2	; 0x02
    1d72:	28 2f       	mov	r18, r24
    1d74:	30 e0       	ldi	r19, 0x00	; 0
    1d76:	81 e0       	ldi	r24, 0x01	; 1
    1d78:	90 e0       	ldi	r25, 0x00	; 0
    1d7a:	02 2e       	mov	r0, r18
    1d7c:	02 c0       	rjmp	.+4      	; 0x1d82 <DIO_ES_tSetPinValue+0xb2>
    1d7e:	88 0f       	add	r24, r24
    1d80:	99 1f       	adc	r25, r25
    1d82:	0a 94       	dec	r0
    1d84:	e2 f7       	brpl	.-8      	; 0x1d7e <DIO_ES_tSetPinValue+0xae>
    1d86:	84 2b       	or	r24, r20
    1d88:	8c 93       	st	X, r24
    1d8a:	88 c0       	rjmp	.+272    	; 0x1e9c <DIO_ES_tSetPinValue+0x1cc>
		}else if(copy_u8_PinValue == LOW){
    1d8c:	8b 81       	ldd	r24, Y+3	; 0x03
    1d8e:	88 23       	and	r24, r24
    1d90:	a9 f4       	brne	.+42     	; 0x1dbc <DIO_ES_tSetPinValue+0xec>
			CLR_BIT(PORTB,copy_u8_PinId);
    1d92:	a8 e3       	ldi	r26, 0x38	; 56
    1d94:	b0 e0       	ldi	r27, 0x00	; 0
    1d96:	e8 e3       	ldi	r30, 0x38	; 56
    1d98:	f0 e0       	ldi	r31, 0x00	; 0
    1d9a:	80 81       	ld	r24, Z
    1d9c:	48 2f       	mov	r20, r24
    1d9e:	8a 81       	ldd	r24, Y+2	; 0x02
    1da0:	28 2f       	mov	r18, r24
    1da2:	30 e0       	ldi	r19, 0x00	; 0
    1da4:	81 e0       	ldi	r24, 0x01	; 1
    1da6:	90 e0       	ldi	r25, 0x00	; 0
    1da8:	02 2e       	mov	r0, r18
    1daa:	02 c0       	rjmp	.+4      	; 0x1db0 <DIO_ES_tSetPinValue+0xe0>
    1dac:	88 0f       	add	r24, r24
    1dae:	99 1f       	adc	r25, r25
    1db0:	0a 94       	dec	r0
    1db2:	e2 f7       	brpl	.-8      	; 0x1dac <DIO_ES_tSetPinValue+0xdc>
    1db4:	80 95       	com	r24
    1db6:	84 23       	and	r24, r20
    1db8:	8c 93       	st	X, r24
    1dba:	70 c0       	rjmp	.+224    	; 0x1e9c <DIO_ES_tSetPinValue+0x1cc>
		}else{
			return ES_NOT_OK;
    1dbc:	81 e0       	ldi	r24, 0x01	; 1
    1dbe:	8c 83       	std	Y+4, r24	; 0x04
    1dc0:	6e c0       	rjmp	.+220    	; 0x1e9e <DIO_ES_tSetPinValue+0x1ce>
		}
	}else if(copy_u8_PortId == DIO_U8_PORT_C){
    1dc2:	89 81       	ldd	r24, Y+1	; 0x01
    1dc4:	82 30       	cpi	r24, 0x02	; 2
    1dc6:	91 f5       	brne	.+100    	; 0x1e2c <DIO_ES_tSetPinValue+0x15c>
		if(copy_u8_PinValue == HIGH){
    1dc8:	8b 81       	ldd	r24, Y+3	; 0x03
    1dca:	81 30       	cpi	r24, 0x01	; 1
    1dcc:	a1 f4       	brne	.+40     	; 0x1df6 <DIO_ES_tSetPinValue+0x126>
			SET_BIT(PORTC,copy_u8_PinId);
    1dce:	a5 e3       	ldi	r26, 0x35	; 53
    1dd0:	b0 e0       	ldi	r27, 0x00	; 0
    1dd2:	e5 e3       	ldi	r30, 0x35	; 53
    1dd4:	f0 e0       	ldi	r31, 0x00	; 0
    1dd6:	80 81       	ld	r24, Z
    1dd8:	48 2f       	mov	r20, r24
    1dda:	8a 81       	ldd	r24, Y+2	; 0x02
    1ddc:	28 2f       	mov	r18, r24
    1dde:	30 e0       	ldi	r19, 0x00	; 0
    1de0:	81 e0       	ldi	r24, 0x01	; 1
    1de2:	90 e0       	ldi	r25, 0x00	; 0
    1de4:	02 2e       	mov	r0, r18
    1de6:	02 c0       	rjmp	.+4      	; 0x1dec <DIO_ES_tSetPinValue+0x11c>
    1de8:	88 0f       	add	r24, r24
    1dea:	99 1f       	adc	r25, r25
    1dec:	0a 94       	dec	r0
    1dee:	e2 f7       	brpl	.-8      	; 0x1de8 <DIO_ES_tSetPinValue+0x118>
    1df0:	84 2b       	or	r24, r20
    1df2:	8c 93       	st	X, r24
    1df4:	53 c0       	rjmp	.+166    	; 0x1e9c <DIO_ES_tSetPinValue+0x1cc>
		}else if(copy_u8_PinValue == LOW){
    1df6:	8b 81       	ldd	r24, Y+3	; 0x03
    1df8:	88 23       	and	r24, r24
    1dfa:	a9 f4       	brne	.+42     	; 0x1e26 <DIO_ES_tSetPinValue+0x156>
			CLR_BIT(PORTC,copy_u8_PinId);
    1dfc:	a5 e3       	ldi	r26, 0x35	; 53
    1dfe:	b0 e0       	ldi	r27, 0x00	; 0
    1e00:	e5 e3       	ldi	r30, 0x35	; 53
    1e02:	f0 e0       	ldi	r31, 0x00	; 0
    1e04:	80 81       	ld	r24, Z
    1e06:	48 2f       	mov	r20, r24
    1e08:	8a 81       	ldd	r24, Y+2	; 0x02
    1e0a:	28 2f       	mov	r18, r24
    1e0c:	30 e0       	ldi	r19, 0x00	; 0
    1e0e:	81 e0       	ldi	r24, 0x01	; 1
    1e10:	90 e0       	ldi	r25, 0x00	; 0
    1e12:	02 2e       	mov	r0, r18
    1e14:	02 c0       	rjmp	.+4      	; 0x1e1a <DIO_ES_tSetPinValue+0x14a>
    1e16:	88 0f       	add	r24, r24
    1e18:	99 1f       	adc	r25, r25
    1e1a:	0a 94       	dec	r0
    1e1c:	e2 f7       	brpl	.-8      	; 0x1e16 <DIO_ES_tSetPinValue+0x146>
    1e1e:	80 95       	com	r24
    1e20:	84 23       	and	r24, r20
    1e22:	8c 93       	st	X, r24
    1e24:	3b c0       	rjmp	.+118    	; 0x1e9c <DIO_ES_tSetPinValue+0x1cc>
		}else{
			return ES_NOT_OK;
    1e26:	81 e0       	ldi	r24, 0x01	; 1
    1e28:	8c 83       	std	Y+4, r24	; 0x04
    1e2a:	39 c0       	rjmp	.+114    	; 0x1e9e <DIO_ES_tSetPinValue+0x1ce>
		}
	}else if(copy_u8_PortId == DIO_U8_PORT_D){
    1e2c:	89 81       	ldd	r24, Y+1	; 0x01
    1e2e:	83 30       	cpi	r24, 0x03	; 3
    1e30:	91 f5       	brne	.+100    	; 0x1e96 <DIO_ES_tSetPinValue+0x1c6>
		if(copy_u8_PinValue == HIGH){
    1e32:	8b 81       	ldd	r24, Y+3	; 0x03
    1e34:	81 30       	cpi	r24, 0x01	; 1
    1e36:	a1 f4       	brne	.+40     	; 0x1e60 <DIO_ES_tSetPinValue+0x190>
			SET_BIT(PORTD,copy_u8_PinId);
    1e38:	a2 e3       	ldi	r26, 0x32	; 50
    1e3a:	b0 e0       	ldi	r27, 0x00	; 0
    1e3c:	e2 e3       	ldi	r30, 0x32	; 50
    1e3e:	f0 e0       	ldi	r31, 0x00	; 0
    1e40:	80 81       	ld	r24, Z
    1e42:	48 2f       	mov	r20, r24
    1e44:	8a 81       	ldd	r24, Y+2	; 0x02
    1e46:	28 2f       	mov	r18, r24
    1e48:	30 e0       	ldi	r19, 0x00	; 0
    1e4a:	81 e0       	ldi	r24, 0x01	; 1
    1e4c:	90 e0       	ldi	r25, 0x00	; 0
    1e4e:	02 2e       	mov	r0, r18
    1e50:	02 c0       	rjmp	.+4      	; 0x1e56 <DIO_ES_tSetPinValue+0x186>
    1e52:	88 0f       	add	r24, r24
    1e54:	99 1f       	adc	r25, r25
    1e56:	0a 94       	dec	r0
    1e58:	e2 f7       	brpl	.-8      	; 0x1e52 <DIO_ES_tSetPinValue+0x182>
    1e5a:	84 2b       	or	r24, r20
    1e5c:	8c 93       	st	X, r24
    1e5e:	1e c0       	rjmp	.+60     	; 0x1e9c <DIO_ES_tSetPinValue+0x1cc>
		}else if(copy_u8_PinValue == LOW){
    1e60:	8b 81       	ldd	r24, Y+3	; 0x03
    1e62:	88 23       	and	r24, r24
    1e64:	a9 f4       	brne	.+42     	; 0x1e90 <DIO_ES_tSetPinValue+0x1c0>
			CLR_BIT(PORTD,copy_u8_PinId);
    1e66:	a2 e3       	ldi	r26, 0x32	; 50
    1e68:	b0 e0       	ldi	r27, 0x00	; 0
    1e6a:	e2 e3       	ldi	r30, 0x32	; 50
    1e6c:	f0 e0       	ldi	r31, 0x00	; 0
    1e6e:	80 81       	ld	r24, Z
    1e70:	48 2f       	mov	r20, r24
    1e72:	8a 81       	ldd	r24, Y+2	; 0x02
    1e74:	28 2f       	mov	r18, r24
    1e76:	30 e0       	ldi	r19, 0x00	; 0
    1e78:	81 e0       	ldi	r24, 0x01	; 1
    1e7a:	90 e0       	ldi	r25, 0x00	; 0
    1e7c:	02 2e       	mov	r0, r18
    1e7e:	02 c0       	rjmp	.+4      	; 0x1e84 <DIO_ES_tSetPinValue+0x1b4>
    1e80:	88 0f       	add	r24, r24
    1e82:	99 1f       	adc	r25, r25
    1e84:	0a 94       	dec	r0
    1e86:	e2 f7       	brpl	.-8      	; 0x1e80 <DIO_ES_tSetPinValue+0x1b0>
    1e88:	80 95       	com	r24
    1e8a:	84 23       	and	r24, r20
    1e8c:	8c 93       	st	X, r24
    1e8e:	06 c0       	rjmp	.+12     	; 0x1e9c <DIO_ES_tSetPinValue+0x1cc>
		}else{
			return ES_NOT_OK;
    1e90:	81 e0       	ldi	r24, 0x01	; 1
    1e92:	8c 83       	std	Y+4, r24	; 0x04
    1e94:	04 c0       	rjmp	.+8      	; 0x1e9e <DIO_ES_tSetPinValue+0x1ce>
		}
	}else{
		return ES_NOT_OK;
    1e96:	81 e0       	ldi	r24, 0x01	; 1
    1e98:	8c 83       	std	Y+4, r24	; 0x04
    1e9a:	01 c0       	rjmp	.+2      	; 0x1e9e <DIO_ES_tSetPinValue+0x1ce>
	}
	return ES_OK;
    1e9c:	1c 82       	std	Y+4, r1	; 0x04
    1e9e:	8c 81       	ldd	r24, Y+4	; 0x04
}
    1ea0:	0f 90       	pop	r0
    1ea2:	0f 90       	pop	r0
    1ea4:	0f 90       	pop	r0
    1ea6:	0f 90       	pop	r0
    1ea8:	cf 91       	pop	r28
    1eaa:	df 91       	pop	r29
    1eac:	08 95       	ret

00001eae <DIO_ES_tGetPinValue>:
 * ( LOW or HIGH )
 */


ES_t DIO_ES_tGetPinValue(DIO_U8_Port_Type copy_u8_PortId, DIO_U8_Pin_Type copy_u8_PinId, DIO_U8_Value_Type* copy_pu8_PinValue)
{
    1eae:	df 93       	push	r29
    1eb0:	cf 93       	push	r28
    1eb2:	00 d0       	rcall	.+0      	; 0x1eb4 <DIO_ES_tGetPinValue+0x6>
    1eb4:	00 d0       	rcall	.+0      	; 0x1eb6 <DIO_ES_tGetPinValue+0x8>
    1eb6:	0f 92       	push	r0
    1eb8:	cd b7       	in	r28, 0x3d	; 61
    1eba:	de b7       	in	r29, 0x3e	; 62
    1ebc:	89 83       	std	Y+1, r24	; 0x01
    1ebe:	6a 83       	std	Y+2, r22	; 0x02
    1ec0:	5c 83       	std	Y+4, r21	; 0x04
    1ec2:	4b 83       	std	Y+3, r20	; 0x03
	if(copy_u8_PinId > PIN_LIMIT){
    1ec4:	8a 81       	ldd	r24, Y+2	; 0x02
    1ec6:	88 30       	cpi	r24, 0x08	; 8
    1ec8:	18 f0       	brcs	.+6      	; 0x1ed0 <DIO_ES_tGetPinValue+0x22>
		return ES_NOT_OK;
    1eca:	41 e0       	ldi	r20, 0x01	; 1
    1ecc:	4d 83       	std	Y+5, r20	; 0x05
    1ece:	60 c0       	rjmp	.+192    	; 0x1f90 <DIO_ES_tGetPinValue+0xe2>
	}
	if(copy_u8_PortId == DIO_U8_PORT_A){
    1ed0:	89 81       	ldd	r24, Y+1	; 0x01
    1ed2:	88 23       	and	r24, r24
    1ed4:	a1 f4       	brne	.+40     	; 0x1efe <DIO_ES_tGetPinValue+0x50>
		*copy_pu8_PinValue = GET_BIT(PINA,copy_u8_PinId);
    1ed6:	e9 e3       	ldi	r30, 0x39	; 57
    1ed8:	f0 e0       	ldi	r31, 0x00	; 0
    1eda:	80 81       	ld	r24, Z
    1edc:	28 2f       	mov	r18, r24
    1ede:	30 e0       	ldi	r19, 0x00	; 0
    1ee0:	8a 81       	ldd	r24, Y+2	; 0x02
    1ee2:	88 2f       	mov	r24, r24
    1ee4:	90 e0       	ldi	r25, 0x00	; 0
    1ee6:	a9 01       	movw	r20, r18
    1ee8:	02 c0       	rjmp	.+4      	; 0x1eee <DIO_ES_tGetPinValue+0x40>
    1eea:	55 95       	asr	r21
    1eec:	47 95       	ror	r20
    1eee:	8a 95       	dec	r24
    1ef0:	e2 f7       	brpl	.-8      	; 0x1eea <DIO_ES_tGetPinValue+0x3c>
    1ef2:	ca 01       	movw	r24, r20
    1ef4:	81 70       	andi	r24, 0x01	; 1
    1ef6:	eb 81       	ldd	r30, Y+3	; 0x03
    1ef8:	fc 81       	ldd	r31, Y+4	; 0x04
    1efa:	80 83       	st	Z, r24
    1efc:	48 c0       	rjmp	.+144    	; 0x1f8e <DIO_ES_tGetPinValue+0xe0>
	}else if(copy_u8_PortId == DIO_U8_PORT_B){
    1efe:	89 81       	ldd	r24, Y+1	; 0x01
    1f00:	81 30       	cpi	r24, 0x01	; 1
    1f02:	a1 f4       	brne	.+40     	; 0x1f2c <DIO_ES_tGetPinValue+0x7e>
		*copy_pu8_PinValue = GET_BIT(PINB,copy_u8_PinId);
    1f04:	e6 e3       	ldi	r30, 0x36	; 54
    1f06:	f0 e0       	ldi	r31, 0x00	; 0
    1f08:	80 81       	ld	r24, Z
    1f0a:	28 2f       	mov	r18, r24
    1f0c:	30 e0       	ldi	r19, 0x00	; 0
    1f0e:	8a 81       	ldd	r24, Y+2	; 0x02
    1f10:	88 2f       	mov	r24, r24
    1f12:	90 e0       	ldi	r25, 0x00	; 0
    1f14:	a9 01       	movw	r20, r18
    1f16:	02 c0       	rjmp	.+4      	; 0x1f1c <DIO_ES_tGetPinValue+0x6e>
    1f18:	55 95       	asr	r21
    1f1a:	47 95       	ror	r20
    1f1c:	8a 95       	dec	r24
    1f1e:	e2 f7       	brpl	.-8      	; 0x1f18 <DIO_ES_tGetPinValue+0x6a>
    1f20:	ca 01       	movw	r24, r20
    1f22:	81 70       	andi	r24, 0x01	; 1
    1f24:	eb 81       	ldd	r30, Y+3	; 0x03
    1f26:	fc 81       	ldd	r31, Y+4	; 0x04
    1f28:	80 83       	st	Z, r24
    1f2a:	31 c0       	rjmp	.+98     	; 0x1f8e <DIO_ES_tGetPinValue+0xe0>
	}else if(copy_u8_PortId == DIO_U8_PORT_C){
    1f2c:	89 81       	ldd	r24, Y+1	; 0x01
    1f2e:	82 30       	cpi	r24, 0x02	; 2
    1f30:	a1 f4       	brne	.+40     	; 0x1f5a <DIO_ES_tGetPinValue+0xac>
		*copy_pu8_PinValue = GET_BIT(PINC,copy_u8_PinId);
    1f32:	e3 e3       	ldi	r30, 0x33	; 51
    1f34:	f0 e0       	ldi	r31, 0x00	; 0
    1f36:	80 81       	ld	r24, Z
    1f38:	28 2f       	mov	r18, r24
    1f3a:	30 e0       	ldi	r19, 0x00	; 0
    1f3c:	8a 81       	ldd	r24, Y+2	; 0x02
    1f3e:	88 2f       	mov	r24, r24
    1f40:	90 e0       	ldi	r25, 0x00	; 0
    1f42:	a9 01       	movw	r20, r18
    1f44:	02 c0       	rjmp	.+4      	; 0x1f4a <DIO_ES_tGetPinValue+0x9c>
    1f46:	55 95       	asr	r21
    1f48:	47 95       	ror	r20
    1f4a:	8a 95       	dec	r24
    1f4c:	e2 f7       	brpl	.-8      	; 0x1f46 <DIO_ES_tGetPinValue+0x98>
    1f4e:	ca 01       	movw	r24, r20
    1f50:	81 70       	andi	r24, 0x01	; 1
    1f52:	eb 81       	ldd	r30, Y+3	; 0x03
    1f54:	fc 81       	ldd	r31, Y+4	; 0x04
    1f56:	80 83       	st	Z, r24
    1f58:	1a c0       	rjmp	.+52     	; 0x1f8e <DIO_ES_tGetPinValue+0xe0>
	}else if(copy_u8_PortId == DIO_U8_PORT_D){
    1f5a:	89 81       	ldd	r24, Y+1	; 0x01
    1f5c:	83 30       	cpi	r24, 0x03	; 3
    1f5e:	a1 f4       	brne	.+40     	; 0x1f88 <DIO_ES_tGetPinValue+0xda>
		*copy_pu8_PinValue = GET_BIT(PIND,copy_u8_PinId);
    1f60:	e0 e3       	ldi	r30, 0x30	; 48
    1f62:	f0 e0       	ldi	r31, 0x00	; 0
    1f64:	80 81       	ld	r24, Z
    1f66:	28 2f       	mov	r18, r24
    1f68:	30 e0       	ldi	r19, 0x00	; 0
    1f6a:	8a 81       	ldd	r24, Y+2	; 0x02
    1f6c:	88 2f       	mov	r24, r24
    1f6e:	90 e0       	ldi	r25, 0x00	; 0
    1f70:	a9 01       	movw	r20, r18
    1f72:	02 c0       	rjmp	.+4      	; 0x1f78 <DIO_ES_tGetPinValue+0xca>
    1f74:	55 95       	asr	r21
    1f76:	47 95       	ror	r20
    1f78:	8a 95       	dec	r24
    1f7a:	e2 f7       	brpl	.-8      	; 0x1f74 <DIO_ES_tGetPinValue+0xc6>
    1f7c:	ca 01       	movw	r24, r20
    1f7e:	81 70       	andi	r24, 0x01	; 1
    1f80:	eb 81       	ldd	r30, Y+3	; 0x03
    1f82:	fc 81       	ldd	r31, Y+4	; 0x04
    1f84:	80 83       	st	Z, r24
    1f86:	03 c0       	rjmp	.+6      	; 0x1f8e <DIO_ES_tGetPinValue+0xe0>
	}else{
		return ES_NOT_OK;
    1f88:	51 e0       	ldi	r21, 0x01	; 1
    1f8a:	5d 83       	std	Y+5, r21	; 0x05
    1f8c:	01 c0       	rjmp	.+2      	; 0x1f90 <DIO_ES_tGetPinValue+0xe2>
	}
	return ES_OK;
    1f8e:	1d 82       	std	Y+5, r1	; 0x05
    1f90:	8d 81       	ldd	r24, Y+5	; 0x05
}
    1f92:	0f 90       	pop	r0
    1f94:	0f 90       	pop	r0
    1f96:	0f 90       	pop	r0
    1f98:	0f 90       	pop	r0
    1f9a:	0f 90       	pop	r0
    1f9c:	cf 91       	pop	r28
    1f9e:	df 91       	pop	r29
    1fa0:	08 95       	ret

00001fa2 <DIO_ES_tSetPortDirection>:
 * ( LOW or HIGH )
 */


ES_t DIO_ES_tSetPortDirection(DIO_U8_Port_Type copy_u8_PortId, DIO_U8_Dir_Type copy_u8_PortDirection)
{
    1fa2:	df 93       	push	r29
    1fa4:	cf 93       	push	r28
    1fa6:	00 d0       	rcall	.+0      	; 0x1fa8 <DIO_ES_tSetPortDirection+0x6>
    1fa8:	00 d0       	rcall	.+0      	; 0x1faa <DIO_ES_tSetPortDirection+0x8>
    1faa:	0f 92       	push	r0
    1fac:	cd b7       	in	r28, 0x3d	; 61
    1fae:	de b7       	in	r29, 0x3e	; 62
    1fb0:	89 83       	std	Y+1, r24	; 0x01
    1fb2:	6a 83       	std	Y+2, r22	; 0x02
	if((copy_u8_PortDirection != OUTPUT) && (copy_u8_PortDirection != OUTPUT)){
    1fb4:	8a 81       	ldd	r24, Y+2	; 0x02
    1fb6:	81 30       	cpi	r24, 0x01	; 1
    1fb8:	31 f0       	breq	.+12     	; 0x1fc6 <DIO_ES_tSetPortDirection+0x24>
    1fba:	8a 81       	ldd	r24, Y+2	; 0x02
    1fbc:	81 30       	cpi	r24, 0x01	; 1
    1fbe:	19 f0       	breq	.+6      	; 0x1fc6 <DIO_ES_tSetPortDirection+0x24>
		return ES_NOT_OK;
    1fc0:	21 e0       	ldi	r18, 0x01	; 1
    1fc2:	2d 83       	std	Y+5, r18	; 0x05
    1fc4:	53 c0       	rjmp	.+166    	; 0x206c <DIO_ES_tSetPortDirection+0xca>
	}
	switch(copy_u8_PortId){
    1fc6:	89 81       	ldd	r24, Y+1	; 0x01
    1fc8:	28 2f       	mov	r18, r24
    1fca:	30 e0       	ldi	r19, 0x00	; 0
    1fcc:	3c 83       	std	Y+4, r19	; 0x04
    1fce:	2b 83       	std	Y+3, r18	; 0x03
    1fd0:	8b 81       	ldd	r24, Y+3	; 0x03
    1fd2:	9c 81       	ldd	r25, Y+4	; 0x04
    1fd4:	81 30       	cpi	r24, 0x01	; 1
    1fd6:	91 05       	cpc	r25, r1
    1fd8:	09 f1       	breq	.+66     	; 0x201c <DIO_ES_tSetPortDirection+0x7a>
    1fda:	2b 81       	ldd	r18, Y+3	; 0x03
    1fdc:	3c 81       	ldd	r19, Y+4	; 0x04
    1fde:	22 30       	cpi	r18, 0x02	; 2
    1fe0:	31 05       	cpc	r19, r1
    1fe2:	2c f4       	brge	.+10     	; 0x1fee <DIO_ES_tSetPortDirection+0x4c>
    1fe4:	8b 81       	ldd	r24, Y+3	; 0x03
    1fe6:	9c 81       	ldd	r25, Y+4	; 0x04
    1fe8:	00 97       	sbiw	r24, 0x00	; 0
    1fea:	61 f0       	breq	.+24     	; 0x2004 <DIO_ES_tSetPortDirection+0x62>
    1fec:	3b c0       	rjmp	.+118    	; 0x2064 <DIO_ES_tSetPortDirection+0xc2>
    1fee:	2b 81       	ldd	r18, Y+3	; 0x03
    1ff0:	3c 81       	ldd	r19, Y+4	; 0x04
    1ff2:	22 30       	cpi	r18, 0x02	; 2
    1ff4:	31 05       	cpc	r19, r1
    1ff6:	f1 f0       	breq	.+60     	; 0x2034 <DIO_ES_tSetPortDirection+0x92>
    1ff8:	8b 81       	ldd	r24, Y+3	; 0x03
    1ffa:	9c 81       	ldd	r25, Y+4	; 0x04
    1ffc:	83 30       	cpi	r24, 0x03	; 3
    1ffe:	91 05       	cpc	r25, r1
    2000:	29 f1       	breq	.+74     	; 0x204c <DIO_ES_tSetPortDirection+0xaa>
    2002:	30 c0       	rjmp	.+96     	; 0x2064 <DIO_ES_tSetPortDirection+0xc2>
	case DIO_U8_PORT_A:
		if(copy_u8_PortDirection == OUTPUT)
    2004:	8a 81       	ldd	r24, Y+2	; 0x02
    2006:	81 30       	cpi	r24, 0x01	; 1
    2008:	29 f4       	brne	.+10     	; 0x2014 <DIO_ES_tSetPortDirection+0x72>
			DDRA = 0xff;
    200a:	ea e3       	ldi	r30, 0x3A	; 58
    200c:	f0 e0       	ldi	r31, 0x00	; 0
    200e:	8f ef       	ldi	r24, 0xFF	; 255
    2010:	80 83       	st	Z, r24
    2012:	2b c0       	rjmp	.+86     	; 0x206a <DIO_ES_tSetPortDirection+0xc8>
		else
			DDRA = 0x00;
    2014:	ea e3       	ldi	r30, 0x3A	; 58
    2016:	f0 e0       	ldi	r31, 0x00	; 0
    2018:	10 82       	st	Z, r1
    201a:	27 c0       	rjmp	.+78     	; 0x206a <DIO_ES_tSetPortDirection+0xc8>
		break;
	case DIO_U8_PORT_B:
		if(copy_u8_PortDirection == OUTPUT)
    201c:	8a 81       	ldd	r24, Y+2	; 0x02
    201e:	81 30       	cpi	r24, 0x01	; 1
    2020:	29 f4       	brne	.+10     	; 0x202c <DIO_ES_tSetPortDirection+0x8a>
			DDRB = 0xff;
    2022:	e7 e3       	ldi	r30, 0x37	; 55
    2024:	f0 e0       	ldi	r31, 0x00	; 0
    2026:	8f ef       	ldi	r24, 0xFF	; 255
    2028:	80 83       	st	Z, r24
    202a:	1f c0       	rjmp	.+62     	; 0x206a <DIO_ES_tSetPortDirection+0xc8>
		else
			DDRB = 0x00;
    202c:	e7 e3       	ldi	r30, 0x37	; 55
    202e:	f0 e0       	ldi	r31, 0x00	; 0
    2030:	10 82       	st	Z, r1
    2032:	1b c0       	rjmp	.+54     	; 0x206a <DIO_ES_tSetPortDirection+0xc8>
		break;
	case DIO_U8_PORT_C:
		if(copy_u8_PortDirection == OUTPUT)
    2034:	8a 81       	ldd	r24, Y+2	; 0x02
    2036:	81 30       	cpi	r24, 0x01	; 1
    2038:	29 f4       	brne	.+10     	; 0x2044 <DIO_ES_tSetPortDirection+0xa2>
			DDRC = 0xff;
    203a:	e4 e3       	ldi	r30, 0x34	; 52
    203c:	f0 e0       	ldi	r31, 0x00	; 0
    203e:	8f ef       	ldi	r24, 0xFF	; 255
    2040:	80 83       	st	Z, r24
    2042:	13 c0       	rjmp	.+38     	; 0x206a <DIO_ES_tSetPortDirection+0xc8>
		else
			DDRC = 0x00;
    2044:	e4 e3       	ldi	r30, 0x34	; 52
    2046:	f0 e0       	ldi	r31, 0x00	; 0
    2048:	10 82       	st	Z, r1
    204a:	0f c0       	rjmp	.+30     	; 0x206a <DIO_ES_tSetPortDirection+0xc8>
		break;
	case DIO_U8_PORT_D:
		if(copy_u8_PortDirection == OUTPUT)
    204c:	8a 81       	ldd	r24, Y+2	; 0x02
    204e:	81 30       	cpi	r24, 0x01	; 1
    2050:	29 f4       	brne	.+10     	; 0x205c <DIO_ES_tSetPortDirection+0xba>
			DDRD = 0xff;
    2052:	e1 e3       	ldi	r30, 0x31	; 49
    2054:	f0 e0       	ldi	r31, 0x00	; 0
    2056:	8f ef       	ldi	r24, 0xFF	; 255
    2058:	80 83       	st	Z, r24
    205a:	07 c0       	rjmp	.+14     	; 0x206a <DIO_ES_tSetPortDirection+0xc8>
		else
			DDRD = 0x00;
    205c:	e1 e3       	ldi	r30, 0x31	; 49
    205e:	f0 e0       	ldi	r31, 0x00	; 0
    2060:	10 82       	st	Z, r1
    2062:	03 c0       	rjmp	.+6      	; 0x206a <DIO_ES_tSetPortDirection+0xc8>
		break;
	default:
		return ES_NOT_OK;
    2064:	91 e0       	ldi	r25, 0x01	; 1
    2066:	9d 83       	std	Y+5, r25	; 0x05
    2068:	01 c0       	rjmp	.+2      	; 0x206c <DIO_ES_tSetPortDirection+0xca>
		break;
	}
	return ES_OK;
    206a:	1d 82       	std	Y+5, r1	; 0x05
    206c:	8d 81       	ldd	r24, Y+5	; 0x05
}
    206e:	0f 90       	pop	r0
    2070:	0f 90       	pop	r0
    2072:	0f 90       	pop	r0
    2074:	0f 90       	pop	r0
    2076:	0f 90       	pop	r0
    2078:	cf 91       	pop	r28
    207a:	df 91       	pop	r29
    207c:	08 95       	ret

0000207e <DIO_ES_tSetPortValue>:



ES_t DIO_ES_tSetPortValue(DIO_U8_Port_Type copy_u8_PortId, u8 copy_u8_PortValue)
{
    207e:	df 93       	push	r29
    2080:	cf 93       	push	r28
    2082:	00 d0       	rcall	.+0      	; 0x2084 <DIO_ES_tSetPortValue+0x6>
    2084:	00 d0       	rcall	.+0      	; 0x2086 <DIO_ES_tSetPortValue+0x8>
    2086:	0f 92       	push	r0
    2088:	cd b7       	in	r28, 0x3d	; 61
    208a:	de b7       	in	r29, 0x3e	; 62
    208c:	89 83       	std	Y+1, r24	; 0x01
    208e:	6a 83       	std	Y+2, r22	; 0x02
	if((copy_u8_PortValue != HIGH) && (copy_u8_PortValue != LOW)){
    2090:	8a 81       	ldd	r24, Y+2	; 0x02
    2092:	81 30       	cpi	r24, 0x01	; 1
    2094:	31 f0       	breq	.+12     	; 0x20a2 <DIO_ES_tSetPortValue+0x24>
    2096:	8a 81       	ldd	r24, Y+2	; 0x02
    2098:	88 23       	and	r24, r24
    209a:	19 f0       	breq	.+6      	; 0x20a2 <DIO_ES_tSetPortValue+0x24>
		return ES_NOT_OK;
    209c:	21 e0       	ldi	r18, 0x01	; 1
    209e:	2d 83       	std	Y+5, r18	; 0x05
    20a0:	53 c0       	rjmp	.+166    	; 0x2148 <DIO_ES_tSetPortValue+0xca>
	}
	switch(copy_u8_PortId){
    20a2:	89 81       	ldd	r24, Y+1	; 0x01
    20a4:	28 2f       	mov	r18, r24
    20a6:	30 e0       	ldi	r19, 0x00	; 0
    20a8:	3c 83       	std	Y+4, r19	; 0x04
    20aa:	2b 83       	std	Y+3, r18	; 0x03
    20ac:	8b 81       	ldd	r24, Y+3	; 0x03
    20ae:	9c 81       	ldd	r25, Y+4	; 0x04
    20b0:	81 30       	cpi	r24, 0x01	; 1
    20b2:	91 05       	cpc	r25, r1
    20b4:	09 f1       	breq	.+66     	; 0x20f8 <DIO_ES_tSetPortValue+0x7a>
    20b6:	2b 81       	ldd	r18, Y+3	; 0x03
    20b8:	3c 81       	ldd	r19, Y+4	; 0x04
    20ba:	22 30       	cpi	r18, 0x02	; 2
    20bc:	31 05       	cpc	r19, r1
    20be:	2c f4       	brge	.+10     	; 0x20ca <DIO_ES_tSetPortValue+0x4c>
    20c0:	8b 81       	ldd	r24, Y+3	; 0x03
    20c2:	9c 81       	ldd	r25, Y+4	; 0x04
    20c4:	00 97       	sbiw	r24, 0x00	; 0
    20c6:	61 f0       	breq	.+24     	; 0x20e0 <DIO_ES_tSetPortValue+0x62>
    20c8:	3b c0       	rjmp	.+118    	; 0x2140 <DIO_ES_tSetPortValue+0xc2>
    20ca:	2b 81       	ldd	r18, Y+3	; 0x03
    20cc:	3c 81       	ldd	r19, Y+4	; 0x04
    20ce:	22 30       	cpi	r18, 0x02	; 2
    20d0:	31 05       	cpc	r19, r1
    20d2:	f1 f0       	breq	.+60     	; 0x2110 <DIO_ES_tSetPortValue+0x92>
    20d4:	8b 81       	ldd	r24, Y+3	; 0x03
    20d6:	9c 81       	ldd	r25, Y+4	; 0x04
    20d8:	83 30       	cpi	r24, 0x03	; 3
    20da:	91 05       	cpc	r25, r1
    20dc:	29 f1       	breq	.+74     	; 0x2128 <DIO_ES_tSetPortValue+0xaa>
    20de:	30 c0       	rjmp	.+96     	; 0x2140 <DIO_ES_tSetPortValue+0xc2>
	case DIO_U8_PORT_A:
		if(copy_u8_PortValue == HIGH)
    20e0:	8a 81       	ldd	r24, Y+2	; 0x02
    20e2:	81 30       	cpi	r24, 0x01	; 1
    20e4:	29 f4       	brne	.+10     	; 0x20f0 <DIO_ES_tSetPortValue+0x72>
			PORTA = 0xff;
    20e6:	eb e3       	ldi	r30, 0x3B	; 59
    20e8:	f0 e0       	ldi	r31, 0x00	; 0
    20ea:	8f ef       	ldi	r24, 0xFF	; 255
    20ec:	80 83       	st	Z, r24
    20ee:	2b c0       	rjmp	.+86     	; 0x2146 <DIO_ES_tSetPortValue+0xc8>
		else
			PORTA = 0x00;
    20f0:	eb e3       	ldi	r30, 0x3B	; 59
    20f2:	f0 e0       	ldi	r31, 0x00	; 0
    20f4:	10 82       	st	Z, r1
    20f6:	27 c0       	rjmp	.+78     	; 0x2146 <DIO_ES_tSetPortValue+0xc8>
		break;
	case DIO_U8_PORT_B:
		if(copy_u8_PortValue == HIGH)
    20f8:	8a 81       	ldd	r24, Y+2	; 0x02
    20fa:	81 30       	cpi	r24, 0x01	; 1
    20fc:	29 f4       	brne	.+10     	; 0x2108 <DIO_ES_tSetPortValue+0x8a>
			PORTB = 0xff;
    20fe:	e8 e3       	ldi	r30, 0x38	; 56
    2100:	f0 e0       	ldi	r31, 0x00	; 0
    2102:	8f ef       	ldi	r24, 0xFF	; 255
    2104:	80 83       	st	Z, r24
    2106:	1f c0       	rjmp	.+62     	; 0x2146 <DIO_ES_tSetPortValue+0xc8>
		else
			PORTB = 0x00;
    2108:	e8 e3       	ldi	r30, 0x38	; 56
    210a:	f0 e0       	ldi	r31, 0x00	; 0
    210c:	10 82       	st	Z, r1
    210e:	1b c0       	rjmp	.+54     	; 0x2146 <DIO_ES_tSetPortValue+0xc8>
		break;
	case DIO_U8_PORT_C:
		if(copy_u8_PortValue == HIGH)
    2110:	8a 81       	ldd	r24, Y+2	; 0x02
    2112:	81 30       	cpi	r24, 0x01	; 1
    2114:	29 f4       	brne	.+10     	; 0x2120 <DIO_ES_tSetPortValue+0xa2>
			PORTC = 0xff;
    2116:	e5 e3       	ldi	r30, 0x35	; 53
    2118:	f0 e0       	ldi	r31, 0x00	; 0
    211a:	8f ef       	ldi	r24, 0xFF	; 255
    211c:	80 83       	st	Z, r24
    211e:	13 c0       	rjmp	.+38     	; 0x2146 <DIO_ES_tSetPortValue+0xc8>
		else
			PORTC = 0x00;
    2120:	e5 e3       	ldi	r30, 0x35	; 53
    2122:	f0 e0       	ldi	r31, 0x00	; 0
    2124:	10 82       	st	Z, r1
    2126:	0f c0       	rjmp	.+30     	; 0x2146 <DIO_ES_tSetPortValue+0xc8>
		break;
	case DIO_U8_PORT_D:
		if(copy_u8_PortValue == HIGH)
    2128:	8a 81       	ldd	r24, Y+2	; 0x02
    212a:	81 30       	cpi	r24, 0x01	; 1
    212c:	29 f4       	brne	.+10     	; 0x2138 <DIO_ES_tSetPortValue+0xba>
			PORTD = 0xff;
    212e:	e2 e3       	ldi	r30, 0x32	; 50
    2130:	f0 e0       	ldi	r31, 0x00	; 0
    2132:	8f ef       	ldi	r24, 0xFF	; 255
    2134:	80 83       	st	Z, r24
    2136:	07 c0       	rjmp	.+14     	; 0x2146 <DIO_ES_tSetPortValue+0xc8>
		else
			PORTD = 0x00;
    2138:	e2 e3       	ldi	r30, 0x32	; 50
    213a:	f0 e0       	ldi	r31, 0x00	; 0
    213c:	10 82       	st	Z, r1
    213e:	03 c0       	rjmp	.+6      	; 0x2146 <DIO_ES_tSetPortValue+0xc8>
		break;
	default:
		return ES_NOT_OK;
    2140:	91 e0       	ldi	r25, 0x01	; 1
    2142:	9d 83       	std	Y+5, r25	; 0x05
    2144:	01 c0       	rjmp	.+2      	; 0x2148 <DIO_ES_tSetPortValue+0xca>
		break;
	}
	return ES_OK;
    2146:	1d 82       	std	Y+5, r1	; 0x05
    2148:	8d 81       	ldd	r24, Y+5	; 0x05
}
    214a:	0f 90       	pop	r0
    214c:	0f 90       	pop	r0
    214e:	0f 90       	pop	r0
    2150:	0f 90       	pop	r0
    2152:	0f 90       	pop	r0
    2154:	cf 91       	pop	r28
    2156:	df 91       	pop	r29
    2158:	08 95       	ret

0000215a <DIO_ES_tTOGPin>:
/*
 * DIO_ES_tTOGPin is used to Toggle a specific pin
 */

ES_t DIO_ES_tTOGPin(DIO_U8_Port_Type copy_u8_PortId, DIO_U8_Pin_Type copy_u8_PinId)
{
    215a:	df 93       	push	r29
    215c:	cf 93       	push	r28
    215e:	00 d0       	rcall	.+0      	; 0x2160 <DIO_ES_tTOGPin+0x6>
    2160:	0f 92       	push	r0
    2162:	cd b7       	in	r28, 0x3d	; 61
    2164:	de b7       	in	r29, 0x3e	; 62
    2166:	89 83       	std	Y+1, r24	; 0x01
    2168:	6a 83       	std	Y+2, r22	; 0x02
	if(copy_u8_PinId > PIN_LIMIT){
    216a:	8a 81       	ldd	r24, Y+2	; 0x02
    216c:	88 30       	cpi	r24, 0x08	; 8
    216e:	18 f0       	brcs	.+6      	; 0x2176 <DIO_ES_tTOGPin+0x1c>
		return ES_NOT_OK;
    2170:	81 e0       	ldi	r24, 0x01	; 1
    2172:	8b 83       	std	Y+3, r24	; 0x03
    2174:	60 c0       	rjmp	.+192    	; 0x2236 <DIO_ES_tTOGPin+0xdc>
	}
	if(copy_u8_PortId == DIO_U8_PORT_A){
    2176:	89 81       	ldd	r24, Y+1	; 0x01
    2178:	88 23       	and	r24, r24
    217a:	a1 f4       	brne	.+40     	; 0x21a4 <DIO_ES_tTOGPin+0x4a>
		TOG_BIT(PORTA,copy_u8_PinId);
    217c:	ab e3       	ldi	r26, 0x3B	; 59
    217e:	b0 e0       	ldi	r27, 0x00	; 0
    2180:	eb e3       	ldi	r30, 0x3B	; 59
    2182:	f0 e0       	ldi	r31, 0x00	; 0
    2184:	80 81       	ld	r24, Z
    2186:	48 2f       	mov	r20, r24
    2188:	8a 81       	ldd	r24, Y+2	; 0x02
    218a:	28 2f       	mov	r18, r24
    218c:	30 e0       	ldi	r19, 0x00	; 0
    218e:	81 e0       	ldi	r24, 0x01	; 1
    2190:	90 e0       	ldi	r25, 0x00	; 0
    2192:	02 2e       	mov	r0, r18
    2194:	02 c0       	rjmp	.+4      	; 0x219a <DIO_ES_tTOGPin+0x40>
    2196:	88 0f       	add	r24, r24
    2198:	99 1f       	adc	r25, r25
    219a:	0a 94       	dec	r0
    219c:	e2 f7       	brpl	.-8      	; 0x2196 <DIO_ES_tTOGPin+0x3c>
    219e:	84 27       	eor	r24, r20
    21a0:	8c 93       	st	X, r24
    21a2:	48 c0       	rjmp	.+144    	; 0x2234 <DIO_ES_tTOGPin+0xda>
	}else if(copy_u8_PortId == DIO_U8_PORT_B){
    21a4:	89 81       	ldd	r24, Y+1	; 0x01
    21a6:	81 30       	cpi	r24, 0x01	; 1
    21a8:	a1 f4       	brne	.+40     	; 0x21d2 <DIO_ES_tTOGPin+0x78>
		TOG_BIT(PORTB,copy_u8_PinId);
    21aa:	a8 e3       	ldi	r26, 0x38	; 56
    21ac:	b0 e0       	ldi	r27, 0x00	; 0
    21ae:	e8 e3       	ldi	r30, 0x38	; 56
    21b0:	f0 e0       	ldi	r31, 0x00	; 0
    21b2:	80 81       	ld	r24, Z
    21b4:	48 2f       	mov	r20, r24
    21b6:	8a 81       	ldd	r24, Y+2	; 0x02
    21b8:	28 2f       	mov	r18, r24
    21ba:	30 e0       	ldi	r19, 0x00	; 0
    21bc:	81 e0       	ldi	r24, 0x01	; 1
    21be:	90 e0       	ldi	r25, 0x00	; 0
    21c0:	02 2e       	mov	r0, r18
    21c2:	02 c0       	rjmp	.+4      	; 0x21c8 <DIO_ES_tTOGPin+0x6e>
    21c4:	88 0f       	add	r24, r24
    21c6:	99 1f       	adc	r25, r25
    21c8:	0a 94       	dec	r0
    21ca:	e2 f7       	brpl	.-8      	; 0x21c4 <DIO_ES_tTOGPin+0x6a>
    21cc:	84 27       	eor	r24, r20
    21ce:	8c 93       	st	X, r24
    21d0:	31 c0       	rjmp	.+98     	; 0x2234 <DIO_ES_tTOGPin+0xda>
	}else if(copy_u8_PortId == DIO_U8_PORT_C){
    21d2:	89 81       	ldd	r24, Y+1	; 0x01
    21d4:	82 30       	cpi	r24, 0x02	; 2
    21d6:	a1 f4       	brne	.+40     	; 0x2200 <DIO_ES_tTOGPin+0xa6>
		TOG_BIT(PORTC,copy_u8_PinId);
    21d8:	a5 e3       	ldi	r26, 0x35	; 53
    21da:	b0 e0       	ldi	r27, 0x00	; 0
    21dc:	e5 e3       	ldi	r30, 0x35	; 53
    21de:	f0 e0       	ldi	r31, 0x00	; 0
    21e0:	80 81       	ld	r24, Z
    21e2:	48 2f       	mov	r20, r24
    21e4:	8a 81       	ldd	r24, Y+2	; 0x02
    21e6:	28 2f       	mov	r18, r24
    21e8:	30 e0       	ldi	r19, 0x00	; 0
    21ea:	81 e0       	ldi	r24, 0x01	; 1
    21ec:	90 e0       	ldi	r25, 0x00	; 0
    21ee:	02 2e       	mov	r0, r18
    21f0:	02 c0       	rjmp	.+4      	; 0x21f6 <DIO_ES_tTOGPin+0x9c>
    21f2:	88 0f       	add	r24, r24
    21f4:	99 1f       	adc	r25, r25
    21f6:	0a 94       	dec	r0
    21f8:	e2 f7       	brpl	.-8      	; 0x21f2 <DIO_ES_tTOGPin+0x98>
    21fa:	84 27       	eor	r24, r20
    21fc:	8c 93       	st	X, r24
    21fe:	1a c0       	rjmp	.+52     	; 0x2234 <DIO_ES_tTOGPin+0xda>
	}else if(copy_u8_PortId == DIO_U8_PORT_D){
    2200:	89 81       	ldd	r24, Y+1	; 0x01
    2202:	83 30       	cpi	r24, 0x03	; 3
    2204:	a1 f4       	brne	.+40     	; 0x222e <DIO_ES_tTOGPin+0xd4>
		TOG_BIT(PORTD,copy_u8_PinId);
    2206:	a2 e3       	ldi	r26, 0x32	; 50
    2208:	b0 e0       	ldi	r27, 0x00	; 0
    220a:	e2 e3       	ldi	r30, 0x32	; 50
    220c:	f0 e0       	ldi	r31, 0x00	; 0
    220e:	80 81       	ld	r24, Z
    2210:	48 2f       	mov	r20, r24
    2212:	8a 81       	ldd	r24, Y+2	; 0x02
    2214:	28 2f       	mov	r18, r24
    2216:	30 e0       	ldi	r19, 0x00	; 0
    2218:	81 e0       	ldi	r24, 0x01	; 1
    221a:	90 e0       	ldi	r25, 0x00	; 0
    221c:	02 2e       	mov	r0, r18
    221e:	02 c0       	rjmp	.+4      	; 0x2224 <DIO_ES_tTOGPin+0xca>
    2220:	88 0f       	add	r24, r24
    2222:	99 1f       	adc	r25, r25
    2224:	0a 94       	dec	r0
    2226:	e2 f7       	brpl	.-8      	; 0x2220 <DIO_ES_tTOGPin+0xc6>
    2228:	84 27       	eor	r24, r20
    222a:	8c 93       	st	X, r24
    222c:	03 c0       	rjmp	.+6      	; 0x2234 <DIO_ES_tTOGPin+0xda>
	}else{
		return ES_NOT_OK;
    222e:	81 e0       	ldi	r24, 0x01	; 1
    2230:	8b 83       	std	Y+3, r24	; 0x03
    2232:	01 c0       	rjmp	.+2      	; 0x2236 <DIO_ES_tTOGPin+0xdc>
	}
	return ES_OK;
    2234:	1b 82       	std	Y+3, r1	; 0x03
    2236:	8b 81       	ldd	r24, Y+3	; 0x03
}
    2238:	0f 90       	pop	r0
    223a:	0f 90       	pop	r0
    223c:	0f 90       	pop	r0
    223e:	cf 91       	pop	r28
    2240:	df 91       	pop	r29
    2242:	08 95       	ret

00002244 <DIO_ES_tInit>:




ES_t DIO_ES_tInit(void)
{
    2244:	df 93       	push	r29
    2246:	cf 93       	push	r28
    2248:	00 d0       	rcall	.+0      	; 0x224a <DIO_ES_tInit+0x6>
    224a:	cd b7       	in	r28, 0x3d	; 61
    224c:	de b7       	in	r29, 0x3e	; 62
	int i = 0;
    224e:	1a 82       	std	Y+2, r1	; 0x02
    2250:	19 82       	std	Y+1, r1	; 0x01
	for(i=0 ; i<PIN_COUNT ; i++){
    2252:	1a 82       	std	Y+2, r1	; 0x02
    2254:	19 82       	std	Y+1, r1	; 0x01
    2256:	a3 c2       	rjmp	.+1350   	; 0x279e <DIO_ES_tInit+0x55a>
		if(Dio_CfgPinsArray[i].PinPort == DIO_U8_PORT_A){
    2258:	89 81       	ldd	r24, Y+1	; 0x01
    225a:	9a 81       	ldd	r25, Y+2	; 0x02
    225c:	88 0f       	add	r24, r24
    225e:	99 1f       	adc	r25, r25
    2260:	88 0f       	add	r24, r24
    2262:	99 1f       	adc	r25, r25
    2264:	fc 01       	movw	r30, r24
    2266:	e7 59       	subi	r30, 0x97	; 151
    2268:	ff 4f       	sbci	r31, 0xFF	; 255
    226a:	80 81       	ld	r24, Z
    226c:	88 23       	and	r24, r24
    226e:	09 f0       	breq	.+2      	; 0x2272 <DIO_ES_tInit+0x2e>
    2270:	9b c0       	rjmp	.+310    	; 0x23a8 <DIO_ES_tInit+0x164>
			if(Dio_CfgPinsArray[i].dir == OUTPUT){
    2272:	89 81       	ldd	r24, Y+1	; 0x01
    2274:	9a 81       	ldd	r25, Y+2	; 0x02
    2276:	88 0f       	add	r24, r24
    2278:	99 1f       	adc	r25, r25
    227a:	01 96       	adiw	r24, 0x01	; 1
    227c:	88 0f       	add	r24, r24
    227e:	99 1f       	adc	r25, r25
    2280:	fc 01       	movw	r30, r24
    2282:	e7 59       	subi	r30, 0x97	; 151
    2284:	ff 4f       	sbci	r31, 0xFF	; 255
    2286:	80 81       	ld	r24, Z
    2288:	81 30       	cpi	r24, 0x01	; 1
    228a:	e9 f4       	brne	.+58     	; 0x22c6 <DIO_ES_tInit+0x82>
				SET_BIT(DDRA,Dio_CfgPinsArray[i].Pin);
    228c:	aa e3       	ldi	r26, 0x3A	; 58
    228e:	b0 e0       	ldi	r27, 0x00	; 0
    2290:	ea e3       	ldi	r30, 0x3A	; 58
    2292:	f0 e0       	ldi	r31, 0x00	; 0
    2294:	80 81       	ld	r24, Z
    2296:	48 2f       	mov	r20, r24
    2298:	89 81       	ldd	r24, Y+1	; 0x01
    229a:	9a 81       	ldd	r25, Y+2	; 0x02
    229c:	88 0f       	add	r24, r24
    229e:	99 1f       	adc	r25, r25
    22a0:	88 0f       	add	r24, r24
    22a2:	99 1f       	adc	r25, r25
    22a4:	fc 01       	movw	r30, r24
    22a6:	e6 59       	subi	r30, 0x96	; 150
    22a8:	ff 4f       	sbci	r31, 0xFF	; 255
    22aa:	80 81       	ld	r24, Z
    22ac:	28 2f       	mov	r18, r24
    22ae:	30 e0       	ldi	r19, 0x00	; 0
    22b0:	81 e0       	ldi	r24, 0x01	; 1
    22b2:	90 e0       	ldi	r25, 0x00	; 0
    22b4:	02 2e       	mov	r0, r18
    22b6:	02 c0       	rjmp	.+4      	; 0x22bc <DIO_ES_tInit+0x78>
    22b8:	88 0f       	add	r24, r24
    22ba:	99 1f       	adc	r25, r25
    22bc:	0a 94       	dec	r0
    22be:	e2 f7       	brpl	.-8      	; 0x22b8 <DIO_ES_tInit+0x74>
    22c0:	84 2b       	or	r24, r20
    22c2:	8c 93       	st	X, r24
    22c4:	67 c2       	rjmp	.+1230   	; 0x2794 <DIO_ES_tInit+0x550>
			}else{
				CLR_BIT(DDRA,Dio_CfgPinsArray[i].Pin);
    22c6:	aa e3       	ldi	r26, 0x3A	; 58
    22c8:	b0 e0       	ldi	r27, 0x00	; 0
    22ca:	ea e3       	ldi	r30, 0x3A	; 58
    22cc:	f0 e0       	ldi	r31, 0x00	; 0
    22ce:	80 81       	ld	r24, Z
    22d0:	48 2f       	mov	r20, r24
    22d2:	89 81       	ldd	r24, Y+1	; 0x01
    22d4:	9a 81       	ldd	r25, Y+2	; 0x02
    22d6:	88 0f       	add	r24, r24
    22d8:	99 1f       	adc	r25, r25
    22da:	88 0f       	add	r24, r24
    22dc:	99 1f       	adc	r25, r25
    22de:	fc 01       	movw	r30, r24
    22e0:	e6 59       	subi	r30, 0x96	; 150
    22e2:	ff 4f       	sbci	r31, 0xFF	; 255
    22e4:	80 81       	ld	r24, Z
    22e6:	28 2f       	mov	r18, r24
    22e8:	30 e0       	ldi	r19, 0x00	; 0
    22ea:	81 e0       	ldi	r24, 0x01	; 1
    22ec:	90 e0       	ldi	r25, 0x00	; 0
    22ee:	02 2e       	mov	r0, r18
    22f0:	02 c0       	rjmp	.+4      	; 0x22f6 <DIO_ES_tInit+0xb2>
    22f2:	88 0f       	add	r24, r24
    22f4:	99 1f       	adc	r25, r25
    22f6:	0a 94       	dec	r0
    22f8:	e2 f7       	brpl	.-8      	; 0x22f2 <DIO_ES_tInit+0xae>
    22fa:	80 95       	com	r24
    22fc:	84 23       	and	r24, r20
    22fe:	8c 93       	st	X, r24
				if(Dio_CfgPinsArray[i].PullUp == PULLUP_ON){
    2300:	89 81       	ldd	r24, Y+1	; 0x01
    2302:	9a 81       	ldd	r25, Y+2	; 0x02
    2304:	88 0f       	add	r24, r24
    2306:	99 1f       	adc	r25, r25
    2308:	88 0f       	add	r24, r24
    230a:	99 1f       	adc	r25, r25
    230c:	fc 01       	movw	r30, r24
    230e:	e4 59       	subi	r30, 0x94	; 148
    2310:	ff 4f       	sbci	r31, 0xFF	; 255
    2312:	80 81       	ld	r24, Z
    2314:	81 30       	cpi	r24, 0x01	; 1
    2316:	e9 f4       	brne	.+58     	; 0x2352 <DIO_ES_tInit+0x10e>
					SET_BIT(PORTA,Dio_CfgPinsArray[i].Pin);
    2318:	ab e3       	ldi	r26, 0x3B	; 59
    231a:	b0 e0       	ldi	r27, 0x00	; 0
    231c:	eb e3       	ldi	r30, 0x3B	; 59
    231e:	f0 e0       	ldi	r31, 0x00	; 0
    2320:	80 81       	ld	r24, Z
    2322:	48 2f       	mov	r20, r24
    2324:	89 81       	ldd	r24, Y+1	; 0x01
    2326:	9a 81       	ldd	r25, Y+2	; 0x02
    2328:	88 0f       	add	r24, r24
    232a:	99 1f       	adc	r25, r25
    232c:	88 0f       	add	r24, r24
    232e:	99 1f       	adc	r25, r25
    2330:	fc 01       	movw	r30, r24
    2332:	e6 59       	subi	r30, 0x96	; 150
    2334:	ff 4f       	sbci	r31, 0xFF	; 255
    2336:	80 81       	ld	r24, Z
    2338:	28 2f       	mov	r18, r24
    233a:	30 e0       	ldi	r19, 0x00	; 0
    233c:	81 e0       	ldi	r24, 0x01	; 1
    233e:	90 e0       	ldi	r25, 0x00	; 0
    2340:	02 2e       	mov	r0, r18
    2342:	02 c0       	rjmp	.+4      	; 0x2348 <DIO_ES_tInit+0x104>
    2344:	88 0f       	add	r24, r24
    2346:	99 1f       	adc	r25, r25
    2348:	0a 94       	dec	r0
    234a:	e2 f7       	brpl	.-8      	; 0x2344 <DIO_ES_tInit+0x100>
    234c:	84 2b       	or	r24, r20
    234e:	8c 93       	st	X, r24
    2350:	21 c2       	rjmp	.+1090   	; 0x2794 <DIO_ES_tInit+0x550>
				}else if(Dio_CfgPinsArray[i].PullUp == PULLUP_OFF){
    2352:	89 81       	ldd	r24, Y+1	; 0x01
    2354:	9a 81       	ldd	r25, Y+2	; 0x02
    2356:	88 0f       	add	r24, r24
    2358:	99 1f       	adc	r25, r25
    235a:	88 0f       	add	r24, r24
    235c:	99 1f       	adc	r25, r25
    235e:	fc 01       	movw	r30, r24
    2360:	e4 59       	subi	r30, 0x94	; 148
    2362:	ff 4f       	sbci	r31, 0xFF	; 255
    2364:	80 81       	ld	r24, Z
    2366:	88 23       	and	r24, r24
    2368:	09 f0       	breq	.+2      	; 0x236c <DIO_ES_tInit+0x128>
    236a:	14 c2       	rjmp	.+1064   	; 0x2794 <DIO_ES_tInit+0x550>
					CLR_BIT(PORTA,Dio_CfgPinsArray[i].Pin);
    236c:	ab e3       	ldi	r26, 0x3B	; 59
    236e:	b0 e0       	ldi	r27, 0x00	; 0
    2370:	eb e3       	ldi	r30, 0x3B	; 59
    2372:	f0 e0       	ldi	r31, 0x00	; 0
    2374:	80 81       	ld	r24, Z
    2376:	48 2f       	mov	r20, r24
    2378:	89 81       	ldd	r24, Y+1	; 0x01
    237a:	9a 81       	ldd	r25, Y+2	; 0x02
    237c:	88 0f       	add	r24, r24
    237e:	99 1f       	adc	r25, r25
    2380:	88 0f       	add	r24, r24
    2382:	99 1f       	adc	r25, r25
    2384:	fc 01       	movw	r30, r24
    2386:	e6 59       	subi	r30, 0x96	; 150
    2388:	ff 4f       	sbci	r31, 0xFF	; 255
    238a:	80 81       	ld	r24, Z
    238c:	28 2f       	mov	r18, r24
    238e:	30 e0       	ldi	r19, 0x00	; 0
    2390:	81 e0       	ldi	r24, 0x01	; 1
    2392:	90 e0       	ldi	r25, 0x00	; 0
    2394:	02 2e       	mov	r0, r18
    2396:	02 c0       	rjmp	.+4      	; 0x239c <DIO_ES_tInit+0x158>
    2398:	88 0f       	add	r24, r24
    239a:	99 1f       	adc	r25, r25
    239c:	0a 94       	dec	r0
    239e:	e2 f7       	brpl	.-8      	; 0x2398 <DIO_ES_tInit+0x154>
    23a0:	80 95       	com	r24
    23a2:	84 23       	and	r24, r20
    23a4:	8c 93       	st	X, r24
    23a6:	f6 c1       	rjmp	.+1004   	; 0x2794 <DIO_ES_tInit+0x550>
				}
			}
		}else if(Dio_CfgPinsArray[i].PinPort == DIO_U8_PORT_B){
    23a8:	89 81       	ldd	r24, Y+1	; 0x01
    23aa:	9a 81       	ldd	r25, Y+2	; 0x02
    23ac:	88 0f       	add	r24, r24
    23ae:	99 1f       	adc	r25, r25
    23b0:	88 0f       	add	r24, r24
    23b2:	99 1f       	adc	r25, r25
    23b4:	fc 01       	movw	r30, r24
    23b6:	e7 59       	subi	r30, 0x97	; 151
    23b8:	ff 4f       	sbci	r31, 0xFF	; 255
    23ba:	80 81       	ld	r24, Z
    23bc:	81 30       	cpi	r24, 0x01	; 1
    23be:	09 f0       	breq	.+2      	; 0x23c2 <DIO_ES_tInit+0x17e>
    23c0:	9b c0       	rjmp	.+310    	; 0x24f8 <DIO_ES_tInit+0x2b4>
			if(Dio_CfgPinsArray[i].dir == OUTPUT){
    23c2:	89 81       	ldd	r24, Y+1	; 0x01
    23c4:	9a 81       	ldd	r25, Y+2	; 0x02
    23c6:	88 0f       	add	r24, r24
    23c8:	99 1f       	adc	r25, r25
    23ca:	01 96       	adiw	r24, 0x01	; 1
    23cc:	88 0f       	add	r24, r24
    23ce:	99 1f       	adc	r25, r25
    23d0:	fc 01       	movw	r30, r24
    23d2:	e7 59       	subi	r30, 0x97	; 151
    23d4:	ff 4f       	sbci	r31, 0xFF	; 255
    23d6:	80 81       	ld	r24, Z
    23d8:	81 30       	cpi	r24, 0x01	; 1
    23da:	e9 f4       	brne	.+58     	; 0x2416 <DIO_ES_tInit+0x1d2>
				SET_BIT(DDRB,Dio_CfgPinsArray[i].Pin);
    23dc:	a7 e3       	ldi	r26, 0x37	; 55
    23de:	b0 e0       	ldi	r27, 0x00	; 0
    23e0:	e7 e3       	ldi	r30, 0x37	; 55
    23e2:	f0 e0       	ldi	r31, 0x00	; 0
    23e4:	80 81       	ld	r24, Z
    23e6:	48 2f       	mov	r20, r24
    23e8:	89 81       	ldd	r24, Y+1	; 0x01
    23ea:	9a 81       	ldd	r25, Y+2	; 0x02
    23ec:	88 0f       	add	r24, r24
    23ee:	99 1f       	adc	r25, r25
    23f0:	88 0f       	add	r24, r24
    23f2:	99 1f       	adc	r25, r25
    23f4:	fc 01       	movw	r30, r24
    23f6:	e6 59       	subi	r30, 0x96	; 150
    23f8:	ff 4f       	sbci	r31, 0xFF	; 255
    23fa:	80 81       	ld	r24, Z
    23fc:	28 2f       	mov	r18, r24
    23fe:	30 e0       	ldi	r19, 0x00	; 0
    2400:	81 e0       	ldi	r24, 0x01	; 1
    2402:	90 e0       	ldi	r25, 0x00	; 0
    2404:	02 2e       	mov	r0, r18
    2406:	02 c0       	rjmp	.+4      	; 0x240c <DIO_ES_tInit+0x1c8>
    2408:	88 0f       	add	r24, r24
    240a:	99 1f       	adc	r25, r25
    240c:	0a 94       	dec	r0
    240e:	e2 f7       	brpl	.-8      	; 0x2408 <DIO_ES_tInit+0x1c4>
    2410:	84 2b       	or	r24, r20
    2412:	8c 93       	st	X, r24
    2414:	bf c1       	rjmp	.+894    	; 0x2794 <DIO_ES_tInit+0x550>
			}else{
				CLR_BIT(DDRB,Dio_CfgPinsArray[i].Pin);
    2416:	a7 e3       	ldi	r26, 0x37	; 55
    2418:	b0 e0       	ldi	r27, 0x00	; 0
    241a:	e7 e3       	ldi	r30, 0x37	; 55
    241c:	f0 e0       	ldi	r31, 0x00	; 0
    241e:	80 81       	ld	r24, Z
    2420:	48 2f       	mov	r20, r24
    2422:	89 81       	ldd	r24, Y+1	; 0x01
    2424:	9a 81       	ldd	r25, Y+2	; 0x02
    2426:	88 0f       	add	r24, r24
    2428:	99 1f       	adc	r25, r25
    242a:	88 0f       	add	r24, r24
    242c:	99 1f       	adc	r25, r25
    242e:	fc 01       	movw	r30, r24
    2430:	e6 59       	subi	r30, 0x96	; 150
    2432:	ff 4f       	sbci	r31, 0xFF	; 255
    2434:	80 81       	ld	r24, Z
    2436:	28 2f       	mov	r18, r24
    2438:	30 e0       	ldi	r19, 0x00	; 0
    243a:	81 e0       	ldi	r24, 0x01	; 1
    243c:	90 e0       	ldi	r25, 0x00	; 0
    243e:	02 2e       	mov	r0, r18
    2440:	02 c0       	rjmp	.+4      	; 0x2446 <DIO_ES_tInit+0x202>
    2442:	88 0f       	add	r24, r24
    2444:	99 1f       	adc	r25, r25
    2446:	0a 94       	dec	r0
    2448:	e2 f7       	brpl	.-8      	; 0x2442 <DIO_ES_tInit+0x1fe>
    244a:	80 95       	com	r24
    244c:	84 23       	and	r24, r20
    244e:	8c 93       	st	X, r24
				if(Dio_CfgPinsArray[i].PullUp == PULLUP_ON){
    2450:	89 81       	ldd	r24, Y+1	; 0x01
    2452:	9a 81       	ldd	r25, Y+2	; 0x02
    2454:	88 0f       	add	r24, r24
    2456:	99 1f       	adc	r25, r25
    2458:	88 0f       	add	r24, r24
    245a:	99 1f       	adc	r25, r25
    245c:	fc 01       	movw	r30, r24
    245e:	e4 59       	subi	r30, 0x94	; 148
    2460:	ff 4f       	sbci	r31, 0xFF	; 255
    2462:	80 81       	ld	r24, Z
    2464:	81 30       	cpi	r24, 0x01	; 1
    2466:	e9 f4       	brne	.+58     	; 0x24a2 <DIO_ES_tInit+0x25e>
					SET_BIT(PORTB,Dio_CfgPinsArray[i].Pin);
    2468:	a8 e3       	ldi	r26, 0x38	; 56
    246a:	b0 e0       	ldi	r27, 0x00	; 0
    246c:	e8 e3       	ldi	r30, 0x38	; 56
    246e:	f0 e0       	ldi	r31, 0x00	; 0
    2470:	80 81       	ld	r24, Z
    2472:	48 2f       	mov	r20, r24
    2474:	89 81       	ldd	r24, Y+1	; 0x01
    2476:	9a 81       	ldd	r25, Y+2	; 0x02
    2478:	88 0f       	add	r24, r24
    247a:	99 1f       	adc	r25, r25
    247c:	88 0f       	add	r24, r24
    247e:	99 1f       	adc	r25, r25
    2480:	fc 01       	movw	r30, r24
    2482:	e6 59       	subi	r30, 0x96	; 150
    2484:	ff 4f       	sbci	r31, 0xFF	; 255
    2486:	80 81       	ld	r24, Z
    2488:	28 2f       	mov	r18, r24
    248a:	30 e0       	ldi	r19, 0x00	; 0
    248c:	81 e0       	ldi	r24, 0x01	; 1
    248e:	90 e0       	ldi	r25, 0x00	; 0
    2490:	02 2e       	mov	r0, r18
    2492:	02 c0       	rjmp	.+4      	; 0x2498 <DIO_ES_tInit+0x254>
    2494:	88 0f       	add	r24, r24
    2496:	99 1f       	adc	r25, r25
    2498:	0a 94       	dec	r0
    249a:	e2 f7       	brpl	.-8      	; 0x2494 <DIO_ES_tInit+0x250>
    249c:	84 2b       	or	r24, r20
    249e:	8c 93       	st	X, r24
    24a0:	79 c1       	rjmp	.+754    	; 0x2794 <DIO_ES_tInit+0x550>
				}else if(Dio_CfgPinsArray[i].PullUp == PULLUP_OFF){
    24a2:	89 81       	ldd	r24, Y+1	; 0x01
    24a4:	9a 81       	ldd	r25, Y+2	; 0x02
    24a6:	88 0f       	add	r24, r24
    24a8:	99 1f       	adc	r25, r25
    24aa:	88 0f       	add	r24, r24
    24ac:	99 1f       	adc	r25, r25
    24ae:	fc 01       	movw	r30, r24
    24b0:	e4 59       	subi	r30, 0x94	; 148
    24b2:	ff 4f       	sbci	r31, 0xFF	; 255
    24b4:	80 81       	ld	r24, Z
    24b6:	88 23       	and	r24, r24
    24b8:	09 f0       	breq	.+2      	; 0x24bc <DIO_ES_tInit+0x278>
    24ba:	6c c1       	rjmp	.+728    	; 0x2794 <DIO_ES_tInit+0x550>
					CLR_BIT(PORTA,Dio_CfgPinsArray[i].Pin);
    24bc:	ab e3       	ldi	r26, 0x3B	; 59
    24be:	b0 e0       	ldi	r27, 0x00	; 0
    24c0:	eb e3       	ldi	r30, 0x3B	; 59
    24c2:	f0 e0       	ldi	r31, 0x00	; 0
    24c4:	80 81       	ld	r24, Z
    24c6:	48 2f       	mov	r20, r24
    24c8:	89 81       	ldd	r24, Y+1	; 0x01
    24ca:	9a 81       	ldd	r25, Y+2	; 0x02
    24cc:	88 0f       	add	r24, r24
    24ce:	99 1f       	adc	r25, r25
    24d0:	88 0f       	add	r24, r24
    24d2:	99 1f       	adc	r25, r25
    24d4:	fc 01       	movw	r30, r24
    24d6:	e6 59       	subi	r30, 0x96	; 150
    24d8:	ff 4f       	sbci	r31, 0xFF	; 255
    24da:	80 81       	ld	r24, Z
    24dc:	28 2f       	mov	r18, r24
    24de:	30 e0       	ldi	r19, 0x00	; 0
    24e0:	81 e0       	ldi	r24, 0x01	; 1
    24e2:	90 e0       	ldi	r25, 0x00	; 0
    24e4:	02 2e       	mov	r0, r18
    24e6:	02 c0       	rjmp	.+4      	; 0x24ec <DIO_ES_tInit+0x2a8>
    24e8:	88 0f       	add	r24, r24
    24ea:	99 1f       	adc	r25, r25
    24ec:	0a 94       	dec	r0
    24ee:	e2 f7       	brpl	.-8      	; 0x24e8 <DIO_ES_tInit+0x2a4>
    24f0:	80 95       	com	r24
    24f2:	84 23       	and	r24, r20
    24f4:	8c 93       	st	X, r24
    24f6:	4e c1       	rjmp	.+668    	; 0x2794 <DIO_ES_tInit+0x550>
				}
			}
		}else if(Dio_CfgPinsArray[i].PinPort == DIO_U8_PORT_C){
    24f8:	89 81       	ldd	r24, Y+1	; 0x01
    24fa:	9a 81       	ldd	r25, Y+2	; 0x02
    24fc:	88 0f       	add	r24, r24
    24fe:	99 1f       	adc	r25, r25
    2500:	88 0f       	add	r24, r24
    2502:	99 1f       	adc	r25, r25
    2504:	fc 01       	movw	r30, r24
    2506:	e7 59       	subi	r30, 0x97	; 151
    2508:	ff 4f       	sbci	r31, 0xFF	; 255
    250a:	80 81       	ld	r24, Z
    250c:	82 30       	cpi	r24, 0x02	; 2
    250e:	09 f0       	breq	.+2      	; 0x2512 <DIO_ES_tInit+0x2ce>
    2510:	9b c0       	rjmp	.+310    	; 0x2648 <DIO_ES_tInit+0x404>
			if(Dio_CfgPinsArray[i].dir == OUTPUT){
    2512:	89 81       	ldd	r24, Y+1	; 0x01
    2514:	9a 81       	ldd	r25, Y+2	; 0x02
    2516:	88 0f       	add	r24, r24
    2518:	99 1f       	adc	r25, r25
    251a:	01 96       	adiw	r24, 0x01	; 1
    251c:	88 0f       	add	r24, r24
    251e:	99 1f       	adc	r25, r25
    2520:	fc 01       	movw	r30, r24
    2522:	e7 59       	subi	r30, 0x97	; 151
    2524:	ff 4f       	sbci	r31, 0xFF	; 255
    2526:	80 81       	ld	r24, Z
    2528:	81 30       	cpi	r24, 0x01	; 1
    252a:	e9 f4       	brne	.+58     	; 0x2566 <DIO_ES_tInit+0x322>
				SET_BIT(DDRC,Dio_CfgPinsArray[i].Pin);
    252c:	a4 e3       	ldi	r26, 0x34	; 52
    252e:	b0 e0       	ldi	r27, 0x00	; 0
    2530:	e4 e3       	ldi	r30, 0x34	; 52
    2532:	f0 e0       	ldi	r31, 0x00	; 0
    2534:	80 81       	ld	r24, Z
    2536:	48 2f       	mov	r20, r24
    2538:	89 81       	ldd	r24, Y+1	; 0x01
    253a:	9a 81       	ldd	r25, Y+2	; 0x02
    253c:	88 0f       	add	r24, r24
    253e:	99 1f       	adc	r25, r25
    2540:	88 0f       	add	r24, r24
    2542:	99 1f       	adc	r25, r25
    2544:	fc 01       	movw	r30, r24
    2546:	e6 59       	subi	r30, 0x96	; 150
    2548:	ff 4f       	sbci	r31, 0xFF	; 255
    254a:	80 81       	ld	r24, Z
    254c:	28 2f       	mov	r18, r24
    254e:	30 e0       	ldi	r19, 0x00	; 0
    2550:	81 e0       	ldi	r24, 0x01	; 1
    2552:	90 e0       	ldi	r25, 0x00	; 0
    2554:	02 2e       	mov	r0, r18
    2556:	02 c0       	rjmp	.+4      	; 0x255c <DIO_ES_tInit+0x318>
    2558:	88 0f       	add	r24, r24
    255a:	99 1f       	adc	r25, r25
    255c:	0a 94       	dec	r0
    255e:	e2 f7       	brpl	.-8      	; 0x2558 <DIO_ES_tInit+0x314>
    2560:	84 2b       	or	r24, r20
    2562:	8c 93       	st	X, r24
    2564:	17 c1       	rjmp	.+558    	; 0x2794 <DIO_ES_tInit+0x550>
			}else{
				CLR_BIT(DDRC,Dio_CfgPinsArray[i].Pin);
    2566:	a4 e3       	ldi	r26, 0x34	; 52
    2568:	b0 e0       	ldi	r27, 0x00	; 0
    256a:	e4 e3       	ldi	r30, 0x34	; 52
    256c:	f0 e0       	ldi	r31, 0x00	; 0
    256e:	80 81       	ld	r24, Z
    2570:	48 2f       	mov	r20, r24
    2572:	89 81       	ldd	r24, Y+1	; 0x01
    2574:	9a 81       	ldd	r25, Y+2	; 0x02
    2576:	88 0f       	add	r24, r24
    2578:	99 1f       	adc	r25, r25
    257a:	88 0f       	add	r24, r24
    257c:	99 1f       	adc	r25, r25
    257e:	fc 01       	movw	r30, r24
    2580:	e6 59       	subi	r30, 0x96	; 150
    2582:	ff 4f       	sbci	r31, 0xFF	; 255
    2584:	80 81       	ld	r24, Z
    2586:	28 2f       	mov	r18, r24
    2588:	30 e0       	ldi	r19, 0x00	; 0
    258a:	81 e0       	ldi	r24, 0x01	; 1
    258c:	90 e0       	ldi	r25, 0x00	; 0
    258e:	02 2e       	mov	r0, r18
    2590:	02 c0       	rjmp	.+4      	; 0x2596 <DIO_ES_tInit+0x352>
    2592:	88 0f       	add	r24, r24
    2594:	99 1f       	adc	r25, r25
    2596:	0a 94       	dec	r0
    2598:	e2 f7       	brpl	.-8      	; 0x2592 <DIO_ES_tInit+0x34e>
    259a:	80 95       	com	r24
    259c:	84 23       	and	r24, r20
    259e:	8c 93       	st	X, r24
				if(Dio_CfgPinsArray[i].PullUp == PULLUP_ON){
    25a0:	89 81       	ldd	r24, Y+1	; 0x01
    25a2:	9a 81       	ldd	r25, Y+2	; 0x02
    25a4:	88 0f       	add	r24, r24
    25a6:	99 1f       	adc	r25, r25
    25a8:	88 0f       	add	r24, r24
    25aa:	99 1f       	adc	r25, r25
    25ac:	fc 01       	movw	r30, r24
    25ae:	e4 59       	subi	r30, 0x94	; 148
    25b0:	ff 4f       	sbci	r31, 0xFF	; 255
    25b2:	80 81       	ld	r24, Z
    25b4:	81 30       	cpi	r24, 0x01	; 1
    25b6:	e9 f4       	brne	.+58     	; 0x25f2 <DIO_ES_tInit+0x3ae>
					SET_BIT(PORTC,Dio_CfgPinsArray[i].Pin);
    25b8:	a5 e3       	ldi	r26, 0x35	; 53
    25ba:	b0 e0       	ldi	r27, 0x00	; 0
    25bc:	e5 e3       	ldi	r30, 0x35	; 53
    25be:	f0 e0       	ldi	r31, 0x00	; 0
    25c0:	80 81       	ld	r24, Z
    25c2:	48 2f       	mov	r20, r24
    25c4:	89 81       	ldd	r24, Y+1	; 0x01
    25c6:	9a 81       	ldd	r25, Y+2	; 0x02
    25c8:	88 0f       	add	r24, r24
    25ca:	99 1f       	adc	r25, r25
    25cc:	88 0f       	add	r24, r24
    25ce:	99 1f       	adc	r25, r25
    25d0:	fc 01       	movw	r30, r24
    25d2:	e6 59       	subi	r30, 0x96	; 150
    25d4:	ff 4f       	sbci	r31, 0xFF	; 255
    25d6:	80 81       	ld	r24, Z
    25d8:	28 2f       	mov	r18, r24
    25da:	30 e0       	ldi	r19, 0x00	; 0
    25dc:	81 e0       	ldi	r24, 0x01	; 1
    25de:	90 e0       	ldi	r25, 0x00	; 0
    25e0:	02 2e       	mov	r0, r18
    25e2:	02 c0       	rjmp	.+4      	; 0x25e8 <DIO_ES_tInit+0x3a4>
    25e4:	88 0f       	add	r24, r24
    25e6:	99 1f       	adc	r25, r25
    25e8:	0a 94       	dec	r0
    25ea:	e2 f7       	brpl	.-8      	; 0x25e4 <DIO_ES_tInit+0x3a0>
    25ec:	84 2b       	or	r24, r20
    25ee:	8c 93       	st	X, r24
    25f0:	d1 c0       	rjmp	.+418    	; 0x2794 <DIO_ES_tInit+0x550>
				}else if(Dio_CfgPinsArray[i].PullUp == PULLUP_OFF){
    25f2:	89 81       	ldd	r24, Y+1	; 0x01
    25f4:	9a 81       	ldd	r25, Y+2	; 0x02
    25f6:	88 0f       	add	r24, r24
    25f8:	99 1f       	adc	r25, r25
    25fa:	88 0f       	add	r24, r24
    25fc:	99 1f       	adc	r25, r25
    25fe:	fc 01       	movw	r30, r24
    2600:	e4 59       	subi	r30, 0x94	; 148
    2602:	ff 4f       	sbci	r31, 0xFF	; 255
    2604:	80 81       	ld	r24, Z
    2606:	88 23       	and	r24, r24
    2608:	09 f0       	breq	.+2      	; 0x260c <DIO_ES_tInit+0x3c8>
    260a:	c4 c0       	rjmp	.+392    	; 0x2794 <DIO_ES_tInit+0x550>
					CLR_BIT(PORTA,Dio_CfgPinsArray[i].Pin);
    260c:	ab e3       	ldi	r26, 0x3B	; 59
    260e:	b0 e0       	ldi	r27, 0x00	; 0
    2610:	eb e3       	ldi	r30, 0x3B	; 59
    2612:	f0 e0       	ldi	r31, 0x00	; 0
    2614:	80 81       	ld	r24, Z
    2616:	48 2f       	mov	r20, r24
    2618:	89 81       	ldd	r24, Y+1	; 0x01
    261a:	9a 81       	ldd	r25, Y+2	; 0x02
    261c:	88 0f       	add	r24, r24
    261e:	99 1f       	adc	r25, r25
    2620:	88 0f       	add	r24, r24
    2622:	99 1f       	adc	r25, r25
    2624:	fc 01       	movw	r30, r24
    2626:	e6 59       	subi	r30, 0x96	; 150
    2628:	ff 4f       	sbci	r31, 0xFF	; 255
    262a:	80 81       	ld	r24, Z
    262c:	28 2f       	mov	r18, r24
    262e:	30 e0       	ldi	r19, 0x00	; 0
    2630:	81 e0       	ldi	r24, 0x01	; 1
    2632:	90 e0       	ldi	r25, 0x00	; 0
    2634:	02 2e       	mov	r0, r18
    2636:	02 c0       	rjmp	.+4      	; 0x263c <DIO_ES_tInit+0x3f8>
    2638:	88 0f       	add	r24, r24
    263a:	99 1f       	adc	r25, r25
    263c:	0a 94       	dec	r0
    263e:	e2 f7       	brpl	.-8      	; 0x2638 <DIO_ES_tInit+0x3f4>
    2640:	80 95       	com	r24
    2642:	84 23       	and	r24, r20
    2644:	8c 93       	st	X, r24
    2646:	a6 c0       	rjmp	.+332    	; 0x2794 <DIO_ES_tInit+0x550>
				}
			}
		}else if(Dio_CfgPinsArray[i].PinPort == DIO_U8_PORT_D){
    2648:	89 81       	ldd	r24, Y+1	; 0x01
    264a:	9a 81       	ldd	r25, Y+2	; 0x02
    264c:	88 0f       	add	r24, r24
    264e:	99 1f       	adc	r25, r25
    2650:	88 0f       	add	r24, r24
    2652:	99 1f       	adc	r25, r25
    2654:	fc 01       	movw	r30, r24
    2656:	e7 59       	subi	r30, 0x97	; 151
    2658:	ff 4f       	sbci	r31, 0xFF	; 255
    265a:	80 81       	ld	r24, Z
    265c:	83 30       	cpi	r24, 0x03	; 3
    265e:	09 f0       	breq	.+2      	; 0x2662 <DIO_ES_tInit+0x41e>
    2660:	99 c0       	rjmp	.+306    	; 0x2794 <DIO_ES_tInit+0x550>
			if(Dio_CfgPinsArray[i].dir == OUTPUT){
    2662:	89 81       	ldd	r24, Y+1	; 0x01
    2664:	9a 81       	ldd	r25, Y+2	; 0x02
    2666:	88 0f       	add	r24, r24
    2668:	99 1f       	adc	r25, r25
    266a:	01 96       	adiw	r24, 0x01	; 1
    266c:	88 0f       	add	r24, r24
    266e:	99 1f       	adc	r25, r25
    2670:	fc 01       	movw	r30, r24
    2672:	e7 59       	subi	r30, 0x97	; 151
    2674:	ff 4f       	sbci	r31, 0xFF	; 255
    2676:	80 81       	ld	r24, Z
    2678:	81 30       	cpi	r24, 0x01	; 1
    267a:	e9 f4       	brne	.+58     	; 0x26b6 <DIO_ES_tInit+0x472>
				SET_BIT(DDRD,Dio_CfgPinsArray[i].Pin);
    267c:	a1 e3       	ldi	r26, 0x31	; 49
    267e:	b0 e0       	ldi	r27, 0x00	; 0
    2680:	e1 e3       	ldi	r30, 0x31	; 49
    2682:	f0 e0       	ldi	r31, 0x00	; 0
    2684:	80 81       	ld	r24, Z
    2686:	48 2f       	mov	r20, r24
    2688:	89 81       	ldd	r24, Y+1	; 0x01
    268a:	9a 81       	ldd	r25, Y+2	; 0x02
    268c:	88 0f       	add	r24, r24
    268e:	99 1f       	adc	r25, r25
    2690:	88 0f       	add	r24, r24
    2692:	99 1f       	adc	r25, r25
    2694:	fc 01       	movw	r30, r24
    2696:	e6 59       	subi	r30, 0x96	; 150
    2698:	ff 4f       	sbci	r31, 0xFF	; 255
    269a:	80 81       	ld	r24, Z
    269c:	28 2f       	mov	r18, r24
    269e:	30 e0       	ldi	r19, 0x00	; 0
    26a0:	81 e0       	ldi	r24, 0x01	; 1
    26a2:	90 e0       	ldi	r25, 0x00	; 0
    26a4:	02 2e       	mov	r0, r18
    26a6:	02 c0       	rjmp	.+4      	; 0x26ac <DIO_ES_tInit+0x468>
    26a8:	88 0f       	add	r24, r24
    26aa:	99 1f       	adc	r25, r25
    26ac:	0a 94       	dec	r0
    26ae:	e2 f7       	brpl	.-8      	; 0x26a8 <DIO_ES_tInit+0x464>
    26b0:	84 2b       	or	r24, r20
    26b2:	8c 93       	st	X, r24
    26b4:	6f c0       	rjmp	.+222    	; 0x2794 <DIO_ES_tInit+0x550>
			}else{
				CLR_BIT(DDRD,Dio_CfgPinsArray[i].Pin);
    26b6:	a1 e3       	ldi	r26, 0x31	; 49
    26b8:	b0 e0       	ldi	r27, 0x00	; 0
    26ba:	e1 e3       	ldi	r30, 0x31	; 49
    26bc:	f0 e0       	ldi	r31, 0x00	; 0
    26be:	80 81       	ld	r24, Z
    26c0:	48 2f       	mov	r20, r24
    26c2:	89 81       	ldd	r24, Y+1	; 0x01
    26c4:	9a 81       	ldd	r25, Y+2	; 0x02
    26c6:	88 0f       	add	r24, r24
    26c8:	99 1f       	adc	r25, r25
    26ca:	88 0f       	add	r24, r24
    26cc:	99 1f       	adc	r25, r25
    26ce:	fc 01       	movw	r30, r24
    26d0:	e6 59       	subi	r30, 0x96	; 150
    26d2:	ff 4f       	sbci	r31, 0xFF	; 255
    26d4:	80 81       	ld	r24, Z
    26d6:	28 2f       	mov	r18, r24
    26d8:	30 e0       	ldi	r19, 0x00	; 0
    26da:	81 e0       	ldi	r24, 0x01	; 1
    26dc:	90 e0       	ldi	r25, 0x00	; 0
    26de:	02 2e       	mov	r0, r18
    26e0:	02 c0       	rjmp	.+4      	; 0x26e6 <DIO_ES_tInit+0x4a2>
    26e2:	88 0f       	add	r24, r24
    26e4:	99 1f       	adc	r25, r25
    26e6:	0a 94       	dec	r0
    26e8:	e2 f7       	brpl	.-8      	; 0x26e2 <DIO_ES_tInit+0x49e>
    26ea:	80 95       	com	r24
    26ec:	84 23       	and	r24, r20
    26ee:	8c 93       	st	X, r24
				if(Dio_CfgPinsArray[i].PullUp == PULLUP_ON){
    26f0:	89 81       	ldd	r24, Y+1	; 0x01
    26f2:	9a 81       	ldd	r25, Y+2	; 0x02
    26f4:	88 0f       	add	r24, r24
    26f6:	99 1f       	adc	r25, r25
    26f8:	88 0f       	add	r24, r24
    26fa:	99 1f       	adc	r25, r25
    26fc:	fc 01       	movw	r30, r24
    26fe:	e4 59       	subi	r30, 0x94	; 148
    2700:	ff 4f       	sbci	r31, 0xFF	; 255
    2702:	80 81       	ld	r24, Z
    2704:	81 30       	cpi	r24, 0x01	; 1
    2706:	e9 f4       	brne	.+58     	; 0x2742 <DIO_ES_tInit+0x4fe>
					SET_BIT(PORTD,Dio_CfgPinsArray[i].Pin);
    2708:	a2 e3       	ldi	r26, 0x32	; 50
    270a:	b0 e0       	ldi	r27, 0x00	; 0
    270c:	e2 e3       	ldi	r30, 0x32	; 50
    270e:	f0 e0       	ldi	r31, 0x00	; 0
    2710:	80 81       	ld	r24, Z
    2712:	48 2f       	mov	r20, r24
    2714:	89 81       	ldd	r24, Y+1	; 0x01
    2716:	9a 81       	ldd	r25, Y+2	; 0x02
    2718:	88 0f       	add	r24, r24
    271a:	99 1f       	adc	r25, r25
    271c:	88 0f       	add	r24, r24
    271e:	99 1f       	adc	r25, r25
    2720:	fc 01       	movw	r30, r24
    2722:	e6 59       	subi	r30, 0x96	; 150
    2724:	ff 4f       	sbci	r31, 0xFF	; 255
    2726:	80 81       	ld	r24, Z
    2728:	28 2f       	mov	r18, r24
    272a:	30 e0       	ldi	r19, 0x00	; 0
    272c:	81 e0       	ldi	r24, 0x01	; 1
    272e:	90 e0       	ldi	r25, 0x00	; 0
    2730:	02 2e       	mov	r0, r18
    2732:	02 c0       	rjmp	.+4      	; 0x2738 <DIO_ES_tInit+0x4f4>
    2734:	88 0f       	add	r24, r24
    2736:	99 1f       	adc	r25, r25
    2738:	0a 94       	dec	r0
    273a:	e2 f7       	brpl	.-8      	; 0x2734 <DIO_ES_tInit+0x4f0>
    273c:	84 2b       	or	r24, r20
    273e:	8c 93       	st	X, r24
    2740:	29 c0       	rjmp	.+82     	; 0x2794 <DIO_ES_tInit+0x550>
				}else if(Dio_CfgPinsArray[i].PullUp == PULLUP_OFF){
    2742:	89 81       	ldd	r24, Y+1	; 0x01
    2744:	9a 81       	ldd	r25, Y+2	; 0x02
    2746:	88 0f       	add	r24, r24
    2748:	99 1f       	adc	r25, r25
    274a:	88 0f       	add	r24, r24
    274c:	99 1f       	adc	r25, r25
    274e:	fc 01       	movw	r30, r24
    2750:	e4 59       	subi	r30, 0x94	; 148
    2752:	ff 4f       	sbci	r31, 0xFF	; 255
    2754:	80 81       	ld	r24, Z
    2756:	88 23       	and	r24, r24
    2758:	e9 f4       	brne	.+58     	; 0x2794 <DIO_ES_tInit+0x550>
					CLR_BIT(PORTA,Dio_CfgPinsArray[i].Pin);
    275a:	ab e3       	ldi	r26, 0x3B	; 59
    275c:	b0 e0       	ldi	r27, 0x00	; 0
    275e:	eb e3       	ldi	r30, 0x3B	; 59
    2760:	f0 e0       	ldi	r31, 0x00	; 0
    2762:	80 81       	ld	r24, Z
    2764:	48 2f       	mov	r20, r24
    2766:	89 81       	ldd	r24, Y+1	; 0x01
    2768:	9a 81       	ldd	r25, Y+2	; 0x02
    276a:	88 0f       	add	r24, r24
    276c:	99 1f       	adc	r25, r25
    276e:	88 0f       	add	r24, r24
    2770:	99 1f       	adc	r25, r25
    2772:	fc 01       	movw	r30, r24
    2774:	e6 59       	subi	r30, 0x96	; 150
    2776:	ff 4f       	sbci	r31, 0xFF	; 255
    2778:	80 81       	ld	r24, Z
    277a:	28 2f       	mov	r18, r24
    277c:	30 e0       	ldi	r19, 0x00	; 0
    277e:	81 e0       	ldi	r24, 0x01	; 1
    2780:	90 e0       	ldi	r25, 0x00	; 0
    2782:	02 2e       	mov	r0, r18
    2784:	02 c0       	rjmp	.+4      	; 0x278a <DIO_ES_tInit+0x546>
    2786:	88 0f       	add	r24, r24
    2788:	99 1f       	adc	r25, r25
    278a:	0a 94       	dec	r0
    278c:	e2 f7       	brpl	.-8      	; 0x2786 <DIO_ES_tInit+0x542>
    278e:	80 95       	com	r24
    2790:	84 23       	and	r24, r20
    2792:	8c 93       	st	X, r24


ES_t DIO_ES_tInit(void)
{
	int i = 0;
	for(i=0 ; i<PIN_COUNT ; i++){
    2794:	89 81       	ldd	r24, Y+1	; 0x01
    2796:	9a 81       	ldd	r25, Y+2	; 0x02
    2798:	01 96       	adiw	r24, 0x01	; 1
    279a:	9a 83       	std	Y+2, r25	; 0x02
    279c:	89 83       	std	Y+1, r24	; 0x01
    279e:	89 81       	ldd	r24, Y+1	; 0x01
    27a0:	9a 81       	ldd	r25, Y+2	; 0x02
    27a2:	88 31       	cpi	r24, 0x18	; 24
    27a4:	91 05       	cpc	r25, r1
    27a6:	0c f4       	brge	.+2      	; 0x27aa <DIO_ES_tInit+0x566>
    27a8:	57 cd       	rjmp	.-1362   	; 0x2258 <DIO_ES_tInit+0x14>
					CLR_BIT(PORTA,Dio_CfgPinsArray[i].Pin);
				}
			}
		}
	}
	return ES_OK;
    27aa:	80 e0       	ldi	r24, 0x00	; 0
}
    27ac:	0f 90       	pop	r0
    27ae:	0f 90       	pop	r0
    27b0:	cf 91       	pop	r28
    27b2:	df 91       	pop	r29
    27b4:	08 95       	ret

000027b6 <LCD_ES_tTrigger_Enable>:
//ProtoType of static is defined in source file itself(Private declaration)
static ES_t LCD_ES_tTrigger_Enable(void);
static ES_t LCD_ES_tSet_Cursor_Pos(u8 row,u8 column);

//We make it static cuz we won't use it anywhere but here
static ES_t LCD_ES_tTrigger_Enable(void){
    27b6:	df 93       	push	r29
    27b8:	cf 93       	push	r28
    27ba:	cd b7       	in	r28, 0x3d	; 61
    27bc:	de b7       	in	r29, 0x3e	; 62
    27be:	e0 97       	sbiw	r28, 0x30	; 48
    27c0:	0f b6       	in	r0, 0x3f	; 63
    27c2:	f8 94       	cli
    27c4:	de bf       	out	0x3e, r29	; 62
    27c6:	0f be       	out	0x3f, r0	; 63
    27c8:	cd bf       	out	0x3d, r28	; 61
	DIO_ES_tSetPinValue(LCD_CMD_PORT, EN, HIGH);
    27ca:	81 e0       	ldi	r24, 0x01	; 1
    27cc:	62 e0       	ldi	r22, 0x02	; 2
    27ce:	41 e0       	ldi	r20, 0x01	; 1
    27d0:	0e 94 68 0e 	call	0x1cd0	; 0x1cd0 <DIO_ES_tSetPinValue>
    27d4:	80 e0       	ldi	r24, 0x00	; 0
    27d6:	90 e0       	ldi	r25, 0x00	; 0
    27d8:	a0 e2       	ldi	r26, 0x20	; 32
    27da:	b1 e4       	ldi	r27, 0x41	; 65
    27dc:	8d a7       	std	Y+45, r24	; 0x2d
    27de:	9e a7       	std	Y+46, r25	; 0x2e
    27e0:	af a7       	std	Y+47, r26	; 0x2f
    27e2:	b8 ab       	std	Y+48, r27	; 0x30
 */
void
_delay_us(double __us)
{
	uint8_t __ticks;
	double __tmp = ((F_CPU) / 3e6) * __us;
    27e4:	6d a5       	ldd	r22, Y+45	; 0x2d
    27e6:	7e a5       	ldd	r23, Y+46	; 0x2e
    27e8:	8f a5       	ldd	r24, Y+47	; 0x2f
    27ea:	98 a9       	ldd	r25, Y+48	; 0x30
    27ec:	2b ea       	ldi	r18, 0xAB	; 171
    27ee:	3a ea       	ldi	r19, 0xAA	; 170
    27f0:	4a ea       	ldi	r20, 0xAA	; 170
    27f2:	50 e4       	ldi	r21, 0x40	; 64
    27f4:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    27f8:	dc 01       	movw	r26, r24
    27fa:	cb 01       	movw	r24, r22
    27fc:	89 a7       	std	Y+41, r24	; 0x29
    27fe:	9a a7       	std	Y+42, r25	; 0x2a
    2800:	ab a7       	std	Y+43, r26	; 0x2b
    2802:	bc a7       	std	Y+44, r27	; 0x2c
	if (__tmp < 1.0)
    2804:	69 a5       	ldd	r22, Y+41	; 0x29
    2806:	7a a5       	ldd	r23, Y+42	; 0x2a
    2808:	8b a5       	ldd	r24, Y+43	; 0x2b
    280a:	9c a5       	ldd	r25, Y+44	; 0x2c
    280c:	20 e0       	ldi	r18, 0x00	; 0
    280e:	30 e0       	ldi	r19, 0x00	; 0
    2810:	40 e8       	ldi	r20, 0x80	; 128
    2812:	5f e3       	ldi	r21, 0x3F	; 63
    2814:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    2818:	88 23       	and	r24, r24
    281a:	1c f4       	brge	.+6      	; 0x2822 <LCD_ES_tTrigger_Enable+0x6c>
		__ticks = 1;
    281c:	81 e0       	ldi	r24, 0x01	; 1
    281e:	88 a7       	std	Y+40, r24	; 0x28
    2820:	91 c0       	rjmp	.+290    	; 0x2944 <LCD_ES_tTrigger_Enable+0x18e>
	else if (__tmp > 255)
    2822:	69 a5       	ldd	r22, Y+41	; 0x29
    2824:	7a a5       	ldd	r23, Y+42	; 0x2a
    2826:	8b a5       	ldd	r24, Y+43	; 0x2b
    2828:	9c a5       	ldd	r25, Y+44	; 0x2c
    282a:	20 e0       	ldi	r18, 0x00	; 0
    282c:	30 e0       	ldi	r19, 0x00	; 0
    282e:	4f e7       	ldi	r20, 0x7F	; 127
    2830:	53 e4       	ldi	r21, 0x43	; 67
    2832:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    2836:	18 16       	cp	r1, r24
    2838:	0c f0       	brlt	.+2      	; 0x283c <LCD_ES_tTrigger_Enable+0x86>
    283a:	7b c0       	rjmp	.+246    	; 0x2932 <LCD_ES_tTrigger_Enable+0x17c>
	{
		_delay_ms(__us / 1000.0);
    283c:	6d a5       	ldd	r22, Y+45	; 0x2d
    283e:	7e a5       	ldd	r23, Y+46	; 0x2e
    2840:	8f a5       	ldd	r24, Y+47	; 0x2f
    2842:	98 a9       	ldd	r25, Y+48	; 0x30
    2844:	20 e0       	ldi	r18, 0x00	; 0
    2846:	30 e0       	ldi	r19, 0x00	; 0
    2848:	4a e7       	ldi	r20, 0x7A	; 122
    284a:	54 e4       	ldi	r21, 0x44	; 68
    284c:	0e 94 19 03 	call	0x632	; 0x632 <__divsf3>
    2850:	dc 01       	movw	r26, r24
    2852:	cb 01       	movw	r24, r22
    2854:	8c a3       	std	Y+36, r24	; 0x24
    2856:	9d a3       	std	Y+37, r25	; 0x25
    2858:	ae a3       	std	Y+38, r26	; 0x26
    285a:	bf a3       	std	Y+39, r27	; 0x27
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    285c:	6c a1       	ldd	r22, Y+36	; 0x24
    285e:	7d a1       	ldd	r23, Y+37	; 0x25
    2860:	8e a1       	ldd	r24, Y+38	; 0x26
    2862:	9f a1       	ldd	r25, Y+39	; 0x27
    2864:	20 e0       	ldi	r18, 0x00	; 0
    2866:	30 e0       	ldi	r19, 0x00	; 0
    2868:	4a e7       	ldi	r20, 0x7A	; 122
    286a:	55 e4       	ldi	r21, 0x45	; 69
    286c:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2870:	dc 01       	movw	r26, r24
    2872:	cb 01       	movw	r24, r22
    2874:	88 a3       	std	Y+32, r24	; 0x20
    2876:	99 a3       	std	Y+33, r25	; 0x21
    2878:	aa a3       	std	Y+34, r26	; 0x22
    287a:	bb a3       	std	Y+35, r27	; 0x23
	if (__tmp < 1.0)
    287c:	68 a1       	ldd	r22, Y+32	; 0x20
    287e:	79 a1       	ldd	r23, Y+33	; 0x21
    2880:	8a a1       	ldd	r24, Y+34	; 0x22
    2882:	9b a1       	ldd	r25, Y+35	; 0x23
    2884:	20 e0       	ldi	r18, 0x00	; 0
    2886:	30 e0       	ldi	r19, 0x00	; 0
    2888:	40 e8       	ldi	r20, 0x80	; 128
    288a:	5f e3       	ldi	r21, 0x3F	; 63
    288c:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    2890:	88 23       	and	r24, r24
    2892:	2c f4       	brge	.+10     	; 0x289e <LCD_ES_tTrigger_Enable+0xe8>
		__ticks = 1;
    2894:	81 e0       	ldi	r24, 0x01	; 1
    2896:	90 e0       	ldi	r25, 0x00	; 0
    2898:	9f 8f       	std	Y+31, r25	; 0x1f
    289a:	8e 8f       	std	Y+30, r24	; 0x1e
    289c:	3f c0       	rjmp	.+126    	; 0x291c <LCD_ES_tTrigger_Enable+0x166>
	else if (__tmp > 65535)
    289e:	68 a1       	ldd	r22, Y+32	; 0x20
    28a0:	79 a1       	ldd	r23, Y+33	; 0x21
    28a2:	8a a1       	ldd	r24, Y+34	; 0x22
    28a4:	9b a1       	ldd	r25, Y+35	; 0x23
    28a6:	20 e0       	ldi	r18, 0x00	; 0
    28a8:	3f ef       	ldi	r19, 0xFF	; 255
    28aa:	4f e7       	ldi	r20, 0x7F	; 127
    28ac:	57 e4       	ldi	r21, 0x47	; 71
    28ae:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    28b2:	18 16       	cp	r1, r24
    28b4:	4c f5       	brge	.+82     	; 0x2908 <LCD_ES_tTrigger_Enable+0x152>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    28b6:	6c a1       	ldd	r22, Y+36	; 0x24
    28b8:	7d a1       	ldd	r23, Y+37	; 0x25
    28ba:	8e a1       	ldd	r24, Y+38	; 0x26
    28bc:	9f a1       	ldd	r25, Y+39	; 0x27
    28be:	20 e0       	ldi	r18, 0x00	; 0
    28c0:	30 e0       	ldi	r19, 0x00	; 0
    28c2:	40 e2       	ldi	r20, 0x20	; 32
    28c4:	51 e4       	ldi	r21, 0x41	; 65
    28c6:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    28ca:	dc 01       	movw	r26, r24
    28cc:	cb 01       	movw	r24, r22
    28ce:	bc 01       	movw	r22, r24
    28d0:	cd 01       	movw	r24, r26
    28d2:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    28d6:	dc 01       	movw	r26, r24
    28d8:	cb 01       	movw	r24, r22
    28da:	9f 8f       	std	Y+31, r25	; 0x1f
    28dc:	8e 8f       	std	Y+30, r24	; 0x1e
    28de:	0f c0       	rjmp	.+30     	; 0x28fe <LCD_ES_tTrigger_Enable+0x148>
    28e0:	80 e9       	ldi	r24, 0x90	; 144
    28e2:	91 e0       	ldi	r25, 0x01	; 1
    28e4:	9d 8f       	std	Y+29, r25	; 0x1d
    28e6:	8c 8f       	std	Y+28, r24	; 0x1c
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    28e8:	8c 8d       	ldd	r24, Y+28	; 0x1c
    28ea:	9d 8d       	ldd	r25, Y+29	; 0x1d
    28ec:	01 97       	sbiw	r24, 0x01	; 1
    28ee:	f1 f7       	brne	.-4      	; 0x28ec <LCD_ES_tTrigger_Enable+0x136>
    28f0:	9d 8f       	std	Y+29, r25	; 0x1d
    28f2:	8c 8f       	std	Y+28, r24	; 0x1c
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    28f4:	8e 8d       	ldd	r24, Y+30	; 0x1e
    28f6:	9f 8d       	ldd	r25, Y+31	; 0x1f
    28f8:	01 97       	sbiw	r24, 0x01	; 1
    28fa:	9f 8f       	std	Y+31, r25	; 0x1f
    28fc:	8e 8f       	std	Y+30, r24	; 0x1e
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    28fe:	8e 8d       	ldd	r24, Y+30	; 0x1e
    2900:	9f 8d       	ldd	r25, Y+31	; 0x1f
    2902:	00 97       	sbiw	r24, 0x00	; 0
    2904:	69 f7       	brne	.-38     	; 0x28e0 <LCD_ES_tTrigger_Enable+0x12a>
    2906:	24 c0       	rjmp	.+72     	; 0x2950 <LCD_ES_tTrigger_Enable+0x19a>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    2908:	68 a1       	ldd	r22, Y+32	; 0x20
    290a:	79 a1       	ldd	r23, Y+33	; 0x21
    290c:	8a a1       	ldd	r24, Y+34	; 0x22
    290e:	9b a1       	ldd	r25, Y+35	; 0x23
    2910:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2914:	dc 01       	movw	r26, r24
    2916:	cb 01       	movw	r24, r22
    2918:	9f 8f       	std	Y+31, r25	; 0x1f
    291a:	8e 8f       	std	Y+30, r24	; 0x1e
    291c:	8e 8d       	ldd	r24, Y+30	; 0x1e
    291e:	9f 8d       	ldd	r25, Y+31	; 0x1f
    2920:	9b 8f       	std	Y+27, r25	; 0x1b
    2922:	8a 8f       	std	Y+26, r24	; 0x1a
    2924:	8a 8d       	ldd	r24, Y+26	; 0x1a
    2926:	9b 8d       	ldd	r25, Y+27	; 0x1b
    2928:	01 97       	sbiw	r24, 0x01	; 1
    292a:	f1 f7       	brne	.-4      	; 0x2928 <LCD_ES_tTrigger_Enable+0x172>
    292c:	9b 8f       	std	Y+27, r25	; 0x1b
    292e:	8a 8f       	std	Y+26, r24	; 0x1a
    2930:	0f c0       	rjmp	.+30     	; 0x2950 <LCD_ES_tTrigger_Enable+0x19a>
	{
		_delay_ms(__us / 1000.0);
		return;
	}
	else
		__ticks = (uint8_t)__tmp;
    2932:	69 a5       	ldd	r22, Y+41	; 0x29
    2934:	7a a5       	ldd	r23, Y+42	; 0x2a
    2936:	8b a5       	ldd	r24, Y+43	; 0x2b
    2938:	9c a5       	ldd	r25, Y+44	; 0x2c
    293a:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    293e:	dc 01       	movw	r26, r24
    2940:	cb 01       	movw	r24, r22
    2942:	88 a7       	std	Y+40, r24	; 0x28
    2944:	88 a5       	ldd	r24, Y+40	; 0x28
    2946:	89 8f       	std	Y+25, r24	; 0x19
    can be achieved.
*/
void
_delay_loop_1(uint8_t __count)
{
	__asm__ volatile (
    2948:	89 8d       	ldd	r24, Y+25	; 0x19
    294a:	8a 95       	dec	r24
    294c:	f1 f7       	brne	.-4      	; 0x294a <LCD_ES_tTrigger_Enable+0x194>
    294e:	89 8f       	std	Y+25, r24	; 0x19
	_delay_us(10);
	DIO_ES_tSetPinValue(LCD_CMD_PORT, EN, LOW);
    2950:	81 e0       	ldi	r24, 0x01	; 1
    2952:	62 e0       	ldi	r22, 0x02	; 2
    2954:	40 e0       	ldi	r20, 0x00	; 0
    2956:	0e 94 68 0e 	call	0x1cd0	; 0x1cd0 <DIO_ES_tSetPinValue>
    295a:	80 e0       	ldi	r24, 0x00	; 0
    295c:	90 e0       	ldi	r25, 0x00	; 0
    295e:	aa ef       	ldi	r26, 0xFA	; 250
    2960:	b4 e4       	ldi	r27, 0x44	; 68
    2962:	8d 8b       	std	Y+21, r24	; 0x15
    2964:	9e 8b       	std	Y+22, r25	; 0x16
    2966:	af 8b       	std	Y+23, r26	; 0x17
    2968:	b8 8f       	std	Y+24, r27	; 0x18
 */
void
_delay_us(double __us)
{
	uint8_t __ticks;
	double __tmp = ((F_CPU) / 3e6) * __us;
    296a:	6d 89       	ldd	r22, Y+21	; 0x15
    296c:	7e 89       	ldd	r23, Y+22	; 0x16
    296e:	8f 89       	ldd	r24, Y+23	; 0x17
    2970:	98 8d       	ldd	r25, Y+24	; 0x18
    2972:	2b ea       	ldi	r18, 0xAB	; 171
    2974:	3a ea       	ldi	r19, 0xAA	; 170
    2976:	4a ea       	ldi	r20, 0xAA	; 170
    2978:	50 e4       	ldi	r21, 0x40	; 64
    297a:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    297e:	dc 01       	movw	r26, r24
    2980:	cb 01       	movw	r24, r22
    2982:	89 8b       	std	Y+17, r24	; 0x11
    2984:	9a 8b       	std	Y+18, r25	; 0x12
    2986:	ab 8b       	std	Y+19, r26	; 0x13
    2988:	bc 8b       	std	Y+20, r27	; 0x14
	if (__tmp < 1.0)
    298a:	69 89       	ldd	r22, Y+17	; 0x11
    298c:	7a 89       	ldd	r23, Y+18	; 0x12
    298e:	8b 89       	ldd	r24, Y+19	; 0x13
    2990:	9c 89       	ldd	r25, Y+20	; 0x14
    2992:	20 e0       	ldi	r18, 0x00	; 0
    2994:	30 e0       	ldi	r19, 0x00	; 0
    2996:	40 e8       	ldi	r20, 0x80	; 128
    2998:	5f e3       	ldi	r21, 0x3F	; 63
    299a:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    299e:	88 23       	and	r24, r24
    29a0:	1c f4       	brge	.+6      	; 0x29a8 <LCD_ES_tTrigger_Enable+0x1f2>
		__ticks = 1;
    29a2:	81 e0       	ldi	r24, 0x01	; 1
    29a4:	88 8b       	std	Y+16, r24	; 0x10
    29a6:	91 c0       	rjmp	.+290    	; 0x2aca <LCD_ES_tTrigger_Enable+0x314>
	else if (__tmp > 255)
    29a8:	69 89       	ldd	r22, Y+17	; 0x11
    29aa:	7a 89       	ldd	r23, Y+18	; 0x12
    29ac:	8b 89       	ldd	r24, Y+19	; 0x13
    29ae:	9c 89       	ldd	r25, Y+20	; 0x14
    29b0:	20 e0       	ldi	r18, 0x00	; 0
    29b2:	30 e0       	ldi	r19, 0x00	; 0
    29b4:	4f e7       	ldi	r20, 0x7F	; 127
    29b6:	53 e4       	ldi	r21, 0x43	; 67
    29b8:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    29bc:	18 16       	cp	r1, r24
    29be:	0c f0       	brlt	.+2      	; 0x29c2 <LCD_ES_tTrigger_Enable+0x20c>
    29c0:	7b c0       	rjmp	.+246    	; 0x2ab8 <LCD_ES_tTrigger_Enable+0x302>
	{
		_delay_ms(__us / 1000.0);
    29c2:	6d 89       	ldd	r22, Y+21	; 0x15
    29c4:	7e 89       	ldd	r23, Y+22	; 0x16
    29c6:	8f 89       	ldd	r24, Y+23	; 0x17
    29c8:	98 8d       	ldd	r25, Y+24	; 0x18
    29ca:	20 e0       	ldi	r18, 0x00	; 0
    29cc:	30 e0       	ldi	r19, 0x00	; 0
    29ce:	4a e7       	ldi	r20, 0x7A	; 122
    29d0:	54 e4       	ldi	r21, 0x44	; 68
    29d2:	0e 94 19 03 	call	0x632	; 0x632 <__divsf3>
    29d6:	dc 01       	movw	r26, r24
    29d8:	cb 01       	movw	r24, r22
    29da:	8c 87       	std	Y+12, r24	; 0x0c
    29dc:	9d 87       	std	Y+13, r25	; 0x0d
    29de:	ae 87       	std	Y+14, r26	; 0x0e
    29e0:	bf 87       	std	Y+15, r27	; 0x0f
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    29e2:	6c 85       	ldd	r22, Y+12	; 0x0c
    29e4:	7d 85       	ldd	r23, Y+13	; 0x0d
    29e6:	8e 85       	ldd	r24, Y+14	; 0x0e
    29e8:	9f 85       	ldd	r25, Y+15	; 0x0f
    29ea:	20 e0       	ldi	r18, 0x00	; 0
    29ec:	30 e0       	ldi	r19, 0x00	; 0
    29ee:	4a e7       	ldi	r20, 0x7A	; 122
    29f0:	55 e4       	ldi	r21, 0x45	; 69
    29f2:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    29f6:	dc 01       	movw	r26, r24
    29f8:	cb 01       	movw	r24, r22
    29fa:	88 87       	std	Y+8, r24	; 0x08
    29fc:	99 87       	std	Y+9, r25	; 0x09
    29fe:	aa 87       	std	Y+10, r26	; 0x0a
    2a00:	bb 87       	std	Y+11, r27	; 0x0b
	if (__tmp < 1.0)
    2a02:	68 85       	ldd	r22, Y+8	; 0x08
    2a04:	79 85       	ldd	r23, Y+9	; 0x09
    2a06:	8a 85       	ldd	r24, Y+10	; 0x0a
    2a08:	9b 85       	ldd	r25, Y+11	; 0x0b
    2a0a:	20 e0       	ldi	r18, 0x00	; 0
    2a0c:	30 e0       	ldi	r19, 0x00	; 0
    2a0e:	40 e8       	ldi	r20, 0x80	; 128
    2a10:	5f e3       	ldi	r21, 0x3F	; 63
    2a12:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    2a16:	88 23       	and	r24, r24
    2a18:	2c f4       	brge	.+10     	; 0x2a24 <LCD_ES_tTrigger_Enable+0x26e>
		__ticks = 1;
    2a1a:	81 e0       	ldi	r24, 0x01	; 1
    2a1c:	90 e0       	ldi	r25, 0x00	; 0
    2a1e:	9f 83       	std	Y+7, r25	; 0x07
    2a20:	8e 83       	std	Y+6, r24	; 0x06
    2a22:	3f c0       	rjmp	.+126    	; 0x2aa2 <LCD_ES_tTrigger_Enable+0x2ec>
	else if (__tmp > 65535)
    2a24:	68 85       	ldd	r22, Y+8	; 0x08
    2a26:	79 85       	ldd	r23, Y+9	; 0x09
    2a28:	8a 85       	ldd	r24, Y+10	; 0x0a
    2a2a:	9b 85       	ldd	r25, Y+11	; 0x0b
    2a2c:	20 e0       	ldi	r18, 0x00	; 0
    2a2e:	3f ef       	ldi	r19, 0xFF	; 255
    2a30:	4f e7       	ldi	r20, 0x7F	; 127
    2a32:	57 e4       	ldi	r21, 0x47	; 71
    2a34:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    2a38:	18 16       	cp	r1, r24
    2a3a:	4c f5       	brge	.+82     	; 0x2a8e <LCD_ES_tTrigger_Enable+0x2d8>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    2a3c:	6c 85       	ldd	r22, Y+12	; 0x0c
    2a3e:	7d 85       	ldd	r23, Y+13	; 0x0d
    2a40:	8e 85       	ldd	r24, Y+14	; 0x0e
    2a42:	9f 85       	ldd	r25, Y+15	; 0x0f
    2a44:	20 e0       	ldi	r18, 0x00	; 0
    2a46:	30 e0       	ldi	r19, 0x00	; 0
    2a48:	40 e2       	ldi	r20, 0x20	; 32
    2a4a:	51 e4       	ldi	r21, 0x41	; 65
    2a4c:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2a50:	dc 01       	movw	r26, r24
    2a52:	cb 01       	movw	r24, r22
    2a54:	bc 01       	movw	r22, r24
    2a56:	cd 01       	movw	r24, r26
    2a58:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2a5c:	dc 01       	movw	r26, r24
    2a5e:	cb 01       	movw	r24, r22
    2a60:	9f 83       	std	Y+7, r25	; 0x07
    2a62:	8e 83       	std	Y+6, r24	; 0x06
    2a64:	0f c0       	rjmp	.+30     	; 0x2a84 <LCD_ES_tTrigger_Enable+0x2ce>
    2a66:	80 e9       	ldi	r24, 0x90	; 144
    2a68:	91 e0       	ldi	r25, 0x01	; 1
    2a6a:	9d 83       	std	Y+5, r25	; 0x05
    2a6c:	8c 83       	std	Y+4, r24	; 0x04
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    2a6e:	8c 81       	ldd	r24, Y+4	; 0x04
    2a70:	9d 81       	ldd	r25, Y+5	; 0x05
    2a72:	01 97       	sbiw	r24, 0x01	; 1
    2a74:	f1 f7       	brne	.-4      	; 0x2a72 <LCD_ES_tTrigger_Enable+0x2bc>
    2a76:	9d 83       	std	Y+5, r25	; 0x05
    2a78:	8c 83       	std	Y+4, r24	; 0x04
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    2a7a:	8e 81       	ldd	r24, Y+6	; 0x06
    2a7c:	9f 81       	ldd	r25, Y+7	; 0x07
    2a7e:	01 97       	sbiw	r24, 0x01	; 1
    2a80:	9f 83       	std	Y+7, r25	; 0x07
    2a82:	8e 83       	std	Y+6, r24	; 0x06
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    2a84:	8e 81       	ldd	r24, Y+6	; 0x06
    2a86:	9f 81       	ldd	r25, Y+7	; 0x07
    2a88:	00 97       	sbiw	r24, 0x00	; 0
    2a8a:	69 f7       	brne	.-38     	; 0x2a66 <LCD_ES_tTrigger_Enable+0x2b0>
    2a8c:	24 c0       	rjmp	.+72     	; 0x2ad6 <LCD_ES_tTrigger_Enable+0x320>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    2a8e:	68 85       	ldd	r22, Y+8	; 0x08
    2a90:	79 85       	ldd	r23, Y+9	; 0x09
    2a92:	8a 85       	ldd	r24, Y+10	; 0x0a
    2a94:	9b 85       	ldd	r25, Y+11	; 0x0b
    2a96:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2a9a:	dc 01       	movw	r26, r24
    2a9c:	cb 01       	movw	r24, r22
    2a9e:	9f 83       	std	Y+7, r25	; 0x07
    2aa0:	8e 83       	std	Y+6, r24	; 0x06
    2aa2:	8e 81       	ldd	r24, Y+6	; 0x06
    2aa4:	9f 81       	ldd	r25, Y+7	; 0x07
    2aa6:	9b 83       	std	Y+3, r25	; 0x03
    2aa8:	8a 83       	std	Y+2, r24	; 0x02
    2aaa:	8a 81       	ldd	r24, Y+2	; 0x02
    2aac:	9b 81       	ldd	r25, Y+3	; 0x03
    2aae:	01 97       	sbiw	r24, 0x01	; 1
    2ab0:	f1 f7       	brne	.-4      	; 0x2aae <LCD_ES_tTrigger_Enable+0x2f8>
    2ab2:	9b 83       	std	Y+3, r25	; 0x03
    2ab4:	8a 83       	std	Y+2, r24	; 0x02
    2ab6:	0f c0       	rjmp	.+30     	; 0x2ad6 <LCD_ES_tTrigger_Enable+0x320>
	{
		_delay_ms(__us / 1000.0);
		return;
	}
	else
		__ticks = (uint8_t)__tmp;
    2ab8:	69 89       	ldd	r22, Y+17	; 0x11
    2aba:	7a 89       	ldd	r23, Y+18	; 0x12
    2abc:	8b 89       	ldd	r24, Y+19	; 0x13
    2abe:	9c 89       	ldd	r25, Y+20	; 0x14
    2ac0:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2ac4:	dc 01       	movw	r26, r24
    2ac6:	cb 01       	movw	r24, r22
    2ac8:	88 8b       	std	Y+16, r24	; 0x10
    2aca:	88 89       	ldd	r24, Y+16	; 0x10
    2acc:	89 83       	std	Y+1, r24	; 0x01
    can be achieved.
*/
void
_delay_loop_1(uint8_t __count)
{
	__asm__ volatile (
    2ace:	89 81       	ldd	r24, Y+1	; 0x01
    2ad0:	8a 95       	dec	r24
    2ad2:	f1 f7       	brne	.-4      	; 0x2ad0 <LCD_ES_tTrigger_Enable+0x31a>
    2ad4:	89 83       	std	Y+1, r24	; 0x01
	_delay_us(2000);
	return ES_OK;
    2ad6:	80 e0       	ldi	r24, 0x00	; 0
}
    2ad8:	e0 96       	adiw	r28, 0x30	; 48
    2ada:	0f b6       	in	r0, 0x3f	; 63
    2adc:	f8 94       	cli
    2ade:	de bf       	out	0x3e, r29	; 62
    2ae0:	0f be       	out	0x3f, r0	; 63
    2ae2:	cd bf       	out	0x3d, r28	; 61
    2ae4:	cf 91       	pop	r28
    2ae6:	df 91       	pop	r29
    2ae8:	08 95       	ret

00002aea <Lcd_ES_tInit>:


ES_t Lcd_ES_tInit(){
    2aea:	df 93       	push	r29
    2aec:	cf 93       	push	r28
    2aee:	cd b7       	in	r28, 0x3d	; 61
    2af0:	de b7       	in	r29, 0x3e	; 62
#if LCD_MODE == FOUR_BIT_MODE
	Lcd_ES_tsendCmd(Four_BitMode);   /* Go into 4-bit operating mode*/
    2af2:	82 e0       	ldi	r24, 0x02	; 2
    2af4:	0e 94 15 16 	call	0x2c2a	; 0x2c2a <Lcd_ES_tsendCmd>
	Lcd_ES_tsendCmd(D4_D7);  /* 2 Line, 5*7 matrix in 4-bit mode */
    2af8:	88 e2       	ldi	r24, 0x28	; 40
    2afa:	0e 94 15 16 	call	0x2c2a	; 0x2c2a <Lcd_ES_tsendCmd>
	Lcd_ES_tsendCmd(CursorON);  /* Display on cursor off */
    2afe:	8e e0       	ldi	r24, 0x0E	; 14
    2b00:	0e 94 15 16 	call	0x2c2a	; 0x2c2a <Lcd_ES_tsendCmd>
	Lcd_ES_tsendCmd(IncrCursor);  /* Increment cursor (shift cursor to right) */
    2b04:	86 e0       	ldi	r24, 0x06	; 6
    2b06:	0e 94 15 16 	call	0x2c2a	; 0x2c2a <Lcd_ES_tsendCmd>
	Lcd_ES_tsendCmd(CLR_Display);  /* Clear display screen */
    2b0a:	81 e0       	ldi	r24, 0x01	; 1
    2b0c:	0e 94 15 16 	call	0x2c2a	; 0x2c2a <Lcd_ES_tsendCmd>
	return ES_OK;
    2b10:	80 e0       	ldi	r24, 0x00	; 0
	Lcd_ES_tsendCmd(CursorON);  /* Display on cursor off */
	Lcd_ES_tsendCmd(IncrCursor);  /* Increment cursor (shift cursor to right) */
	Lcd_ES_tsendCmd(CLR_Display);  /* Clear display screen */
	return ES_OK;
#endif
}
    2b12:	cf 91       	pop	r28
    2b14:	df 91       	pop	r29
    2b16:	08 95       	ret

00002b18 <lcd_ES_tclear>:
 *
 *	Ex. 0x28 0b 0010 1000  //Read bit by bit and see if it is low or high
 */

ES_t lcd_ES_tclear()
{
    2b18:	df 93       	push	r29
    2b1a:	cf 93       	push	r28
    2b1c:	cd b7       	in	r28, 0x3d	; 61
    2b1e:	de b7       	in	r29, 0x3e	; 62
    2b20:	2e 97       	sbiw	r28, 0x0e	; 14
    2b22:	0f b6       	in	r0, 0x3f	; 63
    2b24:	f8 94       	cli
    2b26:	de bf       	out	0x3e, r29	; 62
    2b28:	0f be       	out	0x3f, r0	; 63
    2b2a:	cd bf       	out	0x3d, r28	; 61
	Lcd_ES_tsendCmd(CLR_Display);
    2b2c:	81 e0       	ldi	r24, 0x01	; 1
    2b2e:	0e 94 15 16 	call	0x2c2a	; 0x2c2a <Lcd_ES_tsendCmd>
    2b32:	80 e0       	ldi	r24, 0x00	; 0
    2b34:	90 e0       	ldi	r25, 0x00	; 0
    2b36:	a0 e0       	ldi	r26, 0x00	; 0
    2b38:	b0 e4       	ldi	r27, 0x40	; 64
    2b3a:	8b 87       	std	Y+11, r24	; 0x0b
    2b3c:	9c 87       	std	Y+12, r25	; 0x0c
    2b3e:	ad 87       	std	Y+13, r26	; 0x0d
    2b40:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    2b42:	6b 85       	ldd	r22, Y+11	; 0x0b
    2b44:	7c 85       	ldd	r23, Y+12	; 0x0c
    2b46:	8d 85       	ldd	r24, Y+13	; 0x0d
    2b48:	9e 85       	ldd	r25, Y+14	; 0x0e
    2b4a:	20 e0       	ldi	r18, 0x00	; 0
    2b4c:	30 e0       	ldi	r19, 0x00	; 0
    2b4e:	4a e7       	ldi	r20, 0x7A	; 122
    2b50:	55 e4       	ldi	r21, 0x45	; 69
    2b52:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2b56:	dc 01       	movw	r26, r24
    2b58:	cb 01       	movw	r24, r22
    2b5a:	8f 83       	std	Y+7, r24	; 0x07
    2b5c:	98 87       	std	Y+8, r25	; 0x08
    2b5e:	a9 87       	std	Y+9, r26	; 0x09
    2b60:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    2b62:	6f 81       	ldd	r22, Y+7	; 0x07
    2b64:	78 85       	ldd	r23, Y+8	; 0x08
    2b66:	89 85       	ldd	r24, Y+9	; 0x09
    2b68:	9a 85       	ldd	r25, Y+10	; 0x0a
    2b6a:	20 e0       	ldi	r18, 0x00	; 0
    2b6c:	30 e0       	ldi	r19, 0x00	; 0
    2b6e:	40 e8       	ldi	r20, 0x80	; 128
    2b70:	5f e3       	ldi	r21, 0x3F	; 63
    2b72:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    2b76:	88 23       	and	r24, r24
    2b78:	2c f4       	brge	.+10     	; 0x2b84 <lcd_ES_tclear+0x6c>
		__ticks = 1;
    2b7a:	81 e0       	ldi	r24, 0x01	; 1
    2b7c:	90 e0       	ldi	r25, 0x00	; 0
    2b7e:	9e 83       	std	Y+6, r25	; 0x06
    2b80:	8d 83       	std	Y+5, r24	; 0x05
    2b82:	3f c0       	rjmp	.+126    	; 0x2c02 <lcd_ES_tclear+0xea>
	else if (__tmp > 65535)
    2b84:	6f 81       	ldd	r22, Y+7	; 0x07
    2b86:	78 85       	ldd	r23, Y+8	; 0x08
    2b88:	89 85       	ldd	r24, Y+9	; 0x09
    2b8a:	9a 85       	ldd	r25, Y+10	; 0x0a
    2b8c:	20 e0       	ldi	r18, 0x00	; 0
    2b8e:	3f ef       	ldi	r19, 0xFF	; 255
    2b90:	4f e7       	ldi	r20, 0x7F	; 127
    2b92:	57 e4       	ldi	r21, 0x47	; 71
    2b94:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    2b98:	18 16       	cp	r1, r24
    2b9a:	4c f5       	brge	.+82     	; 0x2bee <lcd_ES_tclear+0xd6>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    2b9c:	6b 85       	ldd	r22, Y+11	; 0x0b
    2b9e:	7c 85       	ldd	r23, Y+12	; 0x0c
    2ba0:	8d 85       	ldd	r24, Y+13	; 0x0d
    2ba2:	9e 85       	ldd	r25, Y+14	; 0x0e
    2ba4:	20 e0       	ldi	r18, 0x00	; 0
    2ba6:	30 e0       	ldi	r19, 0x00	; 0
    2ba8:	40 e2       	ldi	r20, 0x20	; 32
    2baa:	51 e4       	ldi	r21, 0x41	; 65
    2bac:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2bb0:	dc 01       	movw	r26, r24
    2bb2:	cb 01       	movw	r24, r22
    2bb4:	bc 01       	movw	r22, r24
    2bb6:	cd 01       	movw	r24, r26
    2bb8:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2bbc:	dc 01       	movw	r26, r24
    2bbe:	cb 01       	movw	r24, r22
    2bc0:	9e 83       	std	Y+6, r25	; 0x06
    2bc2:	8d 83       	std	Y+5, r24	; 0x05
    2bc4:	0f c0       	rjmp	.+30     	; 0x2be4 <lcd_ES_tclear+0xcc>
    2bc6:	80 e9       	ldi	r24, 0x90	; 144
    2bc8:	91 e0       	ldi	r25, 0x01	; 1
    2bca:	9c 83       	std	Y+4, r25	; 0x04
    2bcc:	8b 83       	std	Y+3, r24	; 0x03
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    2bce:	8b 81       	ldd	r24, Y+3	; 0x03
    2bd0:	9c 81       	ldd	r25, Y+4	; 0x04
    2bd2:	01 97       	sbiw	r24, 0x01	; 1
    2bd4:	f1 f7       	brne	.-4      	; 0x2bd2 <lcd_ES_tclear+0xba>
    2bd6:	9c 83       	std	Y+4, r25	; 0x04
    2bd8:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    2bda:	8d 81       	ldd	r24, Y+5	; 0x05
    2bdc:	9e 81       	ldd	r25, Y+6	; 0x06
    2bde:	01 97       	sbiw	r24, 0x01	; 1
    2be0:	9e 83       	std	Y+6, r25	; 0x06
    2be2:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    2be4:	8d 81       	ldd	r24, Y+5	; 0x05
    2be6:	9e 81       	ldd	r25, Y+6	; 0x06
    2be8:	00 97       	sbiw	r24, 0x00	; 0
    2bea:	69 f7       	brne	.-38     	; 0x2bc6 <lcd_ES_tclear+0xae>
    2bec:	14 c0       	rjmp	.+40     	; 0x2c16 <lcd_ES_tclear+0xfe>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    2bee:	6f 81       	ldd	r22, Y+7	; 0x07
    2bf0:	78 85       	ldd	r23, Y+8	; 0x08
    2bf2:	89 85       	ldd	r24, Y+9	; 0x09
    2bf4:	9a 85       	ldd	r25, Y+10	; 0x0a
    2bf6:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2bfa:	dc 01       	movw	r26, r24
    2bfc:	cb 01       	movw	r24, r22
    2bfe:	9e 83       	std	Y+6, r25	; 0x06
    2c00:	8d 83       	std	Y+5, r24	; 0x05
    2c02:	8d 81       	ldd	r24, Y+5	; 0x05
    2c04:	9e 81       	ldd	r25, Y+6	; 0x06
    2c06:	9a 83       	std	Y+2, r25	; 0x02
    2c08:	89 83       	std	Y+1, r24	; 0x01
    2c0a:	89 81       	ldd	r24, Y+1	; 0x01
    2c0c:	9a 81       	ldd	r25, Y+2	; 0x02
    2c0e:	01 97       	sbiw	r24, 0x01	; 1
    2c10:	f1 f7       	brne	.-4      	; 0x2c0e <lcd_ES_tclear+0xf6>
    2c12:	9a 83       	std	Y+2, r25	; 0x02
    2c14:	89 83       	std	Y+1, r24	; 0x01
	_delay_ms(2);
	return ES_OK;
    2c16:	80 e0       	ldi	r24, 0x00	; 0
}
    2c18:	2e 96       	adiw	r28, 0x0e	; 14
    2c1a:	0f b6       	in	r0, 0x3f	; 63
    2c1c:	f8 94       	cli
    2c1e:	de bf       	out	0x3e, r29	; 62
    2c20:	0f be       	out	0x3f, r0	; 63
    2c22:	cd bf       	out	0x3d, r28	; 61
    2c24:	cf 91       	pop	r28
    2c26:	df 91       	pop	r29
    2c28:	08 95       	ret

00002c2a <Lcd_ES_tsendCmd>:

ES_t Lcd_ES_tsendCmd(u8 cmd){
    2c2a:	df 93       	push	r29
    2c2c:	cf 93       	push	r28
    2c2e:	0f 92       	push	r0
    2c30:	cd b7       	in	r28, 0x3d	; 61
    2c32:	de b7       	in	r29, 0x3e	; 62
    2c34:	89 83       	std	Y+1, r24	; 0x01
	DIO_ES_tSetPinValue(LCD_CMD_PORT, RS, LOW);
    2c36:	81 e0       	ldi	r24, 0x01	; 1
    2c38:	61 e0       	ldi	r22, 0x01	; 1
    2c3a:	40 e0       	ldi	r20, 0x00	; 0
    2c3c:	0e 94 68 0e 	call	0x1cd0	; 0x1cd0 <DIO_ES_tSetPinValue>
	DIO_ES_tSetPinValue(LCD_CMD_PORT, RW, LOW);
    2c40:	81 e0       	ldi	r24, 0x01	; 1
    2c42:	60 e0       	ldi	r22, 0x00	; 0
    2c44:	40 e0       	ldi	r20, 0x00	; 0
    2c46:	0e 94 68 0e 	call	0x1cd0	; 0x1cd0 <DIO_ES_tSetPinValue>
	// DIO_ES_tGetPinValue, DIO_ES_tSetPinValue
	// if(GET_BIT(cmd,7)){Dio_Write(D7,HIGH);}else{Dio_write(D7,LOW);}
	// We use ternary operator instead
#if LCD_MODE == FOUR_BIT_MODE
	(GET_BIT(cmd,7)) ? DIO_ES_tSetPinValue(LCD_DATA_PORT, D7,HIGH) : DIO_ES_tSetPinValue(LCD_DATA_PORT, D7,LOW);
    2c4a:	89 81       	ldd	r24, Y+1	; 0x01
    2c4c:	88 23       	and	r24, r24
    2c4e:	34 f4       	brge	.+12     	; 0x2c5c <Lcd_ES_tsendCmd+0x32>
    2c50:	80 e0       	ldi	r24, 0x00	; 0
    2c52:	66 e0       	ldi	r22, 0x06	; 6
    2c54:	41 e0       	ldi	r20, 0x01	; 1
    2c56:	0e 94 68 0e 	call	0x1cd0	; 0x1cd0 <DIO_ES_tSetPinValue>
    2c5a:	05 c0       	rjmp	.+10     	; 0x2c66 <Lcd_ES_tsendCmd+0x3c>
    2c5c:	80 e0       	ldi	r24, 0x00	; 0
    2c5e:	66 e0       	ldi	r22, 0x06	; 6
    2c60:	40 e0       	ldi	r20, 0x00	; 0
    2c62:	0e 94 68 0e 	call	0x1cd0	; 0x1cd0 <DIO_ES_tSetPinValue>
	(GET_BIT(cmd,6)) ? DIO_ES_tSetPinValue(LCD_DATA_PORT, D6,HIGH) : DIO_ES_tSetPinValue(LCD_DATA_PORT, D6,LOW);
    2c66:	89 81       	ldd	r24, Y+1	; 0x01
    2c68:	82 95       	swap	r24
    2c6a:	86 95       	lsr	r24
    2c6c:	86 95       	lsr	r24
    2c6e:	83 70       	andi	r24, 0x03	; 3
    2c70:	88 2f       	mov	r24, r24
    2c72:	90 e0       	ldi	r25, 0x00	; 0
    2c74:	81 70       	andi	r24, 0x01	; 1
    2c76:	90 70       	andi	r25, 0x00	; 0
    2c78:	88 23       	and	r24, r24
    2c7a:	31 f0       	breq	.+12     	; 0x2c88 <Lcd_ES_tsendCmd+0x5e>
    2c7c:	80 e0       	ldi	r24, 0x00	; 0
    2c7e:	65 e0       	ldi	r22, 0x05	; 5
    2c80:	41 e0       	ldi	r20, 0x01	; 1
    2c82:	0e 94 68 0e 	call	0x1cd0	; 0x1cd0 <DIO_ES_tSetPinValue>
    2c86:	05 c0       	rjmp	.+10     	; 0x2c92 <Lcd_ES_tsendCmd+0x68>
    2c88:	80 e0       	ldi	r24, 0x00	; 0
    2c8a:	65 e0       	ldi	r22, 0x05	; 5
    2c8c:	40 e0       	ldi	r20, 0x00	; 0
    2c8e:	0e 94 68 0e 	call	0x1cd0	; 0x1cd0 <DIO_ES_tSetPinValue>
	(GET_BIT(cmd,5)) ? DIO_ES_tSetPinValue(LCD_DATA_PORT, D5,HIGH) : DIO_ES_tSetPinValue(LCD_DATA_PORT, D5,LOW);
    2c92:	89 81       	ldd	r24, Y+1	; 0x01
    2c94:	82 95       	swap	r24
    2c96:	86 95       	lsr	r24
    2c98:	87 70       	andi	r24, 0x07	; 7
    2c9a:	88 2f       	mov	r24, r24
    2c9c:	90 e0       	ldi	r25, 0x00	; 0
    2c9e:	81 70       	andi	r24, 0x01	; 1
    2ca0:	90 70       	andi	r25, 0x00	; 0
    2ca2:	88 23       	and	r24, r24
    2ca4:	31 f0       	breq	.+12     	; 0x2cb2 <Lcd_ES_tsendCmd+0x88>
    2ca6:	80 e0       	ldi	r24, 0x00	; 0
    2ca8:	64 e0       	ldi	r22, 0x04	; 4
    2caa:	41 e0       	ldi	r20, 0x01	; 1
    2cac:	0e 94 68 0e 	call	0x1cd0	; 0x1cd0 <DIO_ES_tSetPinValue>
    2cb0:	05 c0       	rjmp	.+10     	; 0x2cbc <Lcd_ES_tsendCmd+0x92>
    2cb2:	80 e0       	ldi	r24, 0x00	; 0
    2cb4:	64 e0       	ldi	r22, 0x04	; 4
    2cb6:	40 e0       	ldi	r20, 0x00	; 0
    2cb8:	0e 94 68 0e 	call	0x1cd0	; 0x1cd0 <DIO_ES_tSetPinValue>
	(GET_BIT(cmd,4)) ? DIO_ES_tSetPinValue(LCD_DATA_PORT, D4,HIGH) : DIO_ES_tSetPinValue(LCD_DATA_PORT, D4,LOW);
    2cbc:	89 81       	ldd	r24, Y+1	; 0x01
    2cbe:	82 95       	swap	r24
    2cc0:	8f 70       	andi	r24, 0x0F	; 15
    2cc2:	88 2f       	mov	r24, r24
    2cc4:	90 e0       	ldi	r25, 0x00	; 0
    2cc6:	81 70       	andi	r24, 0x01	; 1
    2cc8:	90 70       	andi	r25, 0x00	; 0
    2cca:	88 23       	and	r24, r24
    2ccc:	31 f0       	breq	.+12     	; 0x2cda <Lcd_ES_tsendCmd+0xb0>
    2cce:	80 e0       	ldi	r24, 0x00	; 0
    2cd0:	63 e0       	ldi	r22, 0x03	; 3
    2cd2:	41 e0       	ldi	r20, 0x01	; 1
    2cd4:	0e 94 68 0e 	call	0x1cd0	; 0x1cd0 <DIO_ES_tSetPinValue>
    2cd8:	05 c0       	rjmp	.+10     	; 0x2ce4 <Lcd_ES_tsendCmd+0xba>
    2cda:	80 e0       	ldi	r24, 0x00	; 0
    2cdc:	63 e0       	ldi	r22, 0x03	; 3
    2cde:	40 e0       	ldi	r20, 0x00	; 0
    2ce0:	0e 94 68 0e 	call	0x1cd0	; 0x1cd0 <DIO_ES_tSetPinValue>
	//Trigger Enable
	LCD_ES_tTrigger_Enable();
    2ce4:	0e 94 db 13 	call	0x27b6	; 0x27b6 <LCD_ES_tTrigger_Enable>
	(GET_BIT(cmd,3)) ? DIO_ES_tSetPinValue(LCD_DATA_PORT, D7,HIGH) : DIO_ES_tSetPinValue(LCD_DATA_PORT, D7,LOW);
    2ce8:	89 81       	ldd	r24, Y+1	; 0x01
    2cea:	86 95       	lsr	r24
    2cec:	86 95       	lsr	r24
    2cee:	86 95       	lsr	r24
    2cf0:	88 2f       	mov	r24, r24
    2cf2:	90 e0       	ldi	r25, 0x00	; 0
    2cf4:	81 70       	andi	r24, 0x01	; 1
    2cf6:	90 70       	andi	r25, 0x00	; 0
    2cf8:	88 23       	and	r24, r24
    2cfa:	31 f0       	breq	.+12     	; 0x2d08 <Lcd_ES_tsendCmd+0xde>
    2cfc:	80 e0       	ldi	r24, 0x00	; 0
    2cfe:	66 e0       	ldi	r22, 0x06	; 6
    2d00:	41 e0       	ldi	r20, 0x01	; 1
    2d02:	0e 94 68 0e 	call	0x1cd0	; 0x1cd0 <DIO_ES_tSetPinValue>
    2d06:	05 c0       	rjmp	.+10     	; 0x2d12 <Lcd_ES_tsendCmd+0xe8>
    2d08:	80 e0       	ldi	r24, 0x00	; 0
    2d0a:	66 e0       	ldi	r22, 0x06	; 6
    2d0c:	40 e0       	ldi	r20, 0x00	; 0
    2d0e:	0e 94 68 0e 	call	0x1cd0	; 0x1cd0 <DIO_ES_tSetPinValue>
	(GET_BIT(cmd,2)) ? DIO_ES_tSetPinValue(LCD_DATA_PORT, D6,HIGH) : DIO_ES_tSetPinValue(LCD_DATA_PORT, D6,LOW);
    2d12:	89 81       	ldd	r24, Y+1	; 0x01
    2d14:	86 95       	lsr	r24
    2d16:	86 95       	lsr	r24
    2d18:	88 2f       	mov	r24, r24
    2d1a:	90 e0       	ldi	r25, 0x00	; 0
    2d1c:	81 70       	andi	r24, 0x01	; 1
    2d1e:	90 70       	andi	r25, 0x00	; 0
    2d20:	88 23       	and	r24, r24
    2d22:	31 f0       	breq	.+12     	; 0x2d30 <Lcd_ES_tsendCmd+0x106>
    2d24:	80 e0       	ldi	r24, 0x00	; 0
    2d26:	65 e0       	ldi	r22, 0x05	; 5
    2d28:	41 e0       	ldi	r20, 0x01	; 1
    2d2a:	0e 94 68 0e 	call	0x1cd0	; 0x1cd0 <DIO_ES_tSetPinValue>
    2d2e:	05 c0       	rjmp	.+10     	; 0x2d3a <Lcd_ES_tsendCmd+0x110>
    2d30:	80 e0       	ldi	r24, 0x00	; 0
    2d32:	65 e0       	ldi	r22, 0x05	; 5
    2d34:	40 e0       	ldi	r20, 0x00	; 0
    2d36:	0e 94 68 0e 	call	0x1cd0	; 0x1cd0 <DIO_ES_tSetPinValue>
	(GET_BIT(cmd,1)) ? DIO_ES_tSetPinValue(LCD_DATA_PORT, D5,HIGH) : DIO_ES_tSetPinValue(LCD_DATA_PORT, D5,LOW);
    2d3a:	89 81       	ldd	r24, Y+1	; 0x01
    2d3c:	86 95       	lsr	r24
    2d3e:	88 2f       	mov	r24, r24
    2d40:	90 e0       	ldi	r25, 0x00	; 0
    2d42:	81 70       	andi	r24, 0x01	; 1
    2d44:	90 70       	andi	r25, 0x00	; 0
    2d46:	88 23       	and	r24, r24
    2d48:	31 f0       	breq	.+12     	; 0x2d56 <Lcd_ES_tsendCmd+0x12c>
    2d4a:	80 e0       	ldi	r24, 0x00	; 0
    2d4c:	64 e0       	ldi	r22, 0x04	; 4
    2d4e:	41 e0       	ldi	r20, 0x01	; 1
    2d50:	0e 94 68 0e 	call	0x1cd0	; 0x1cd0 <DIO_ES_tSetPinValue>
    2d54:	05 c0       	rjmp	.+10     	; 0x2d60 <Lcd_ES_tsendCmd+0x136>
    2d56:	80 e0       	ldi	r24, 0x00	; 0
    2d58:	64 e0       	ldi	r22, 0x04	; 4
    2d5a:	40 e0       	ldi	r20, 0x00	; 0
    2d5c:	0e 94 68 0e 	call	0x1cd0	; 0x1cd0 <DIO_ES_tSetPinValue>
	(GET_BIT(cmd,0)) ? DIO_ES_tSetPinValue(LCD_DATA_PORT, D4,HIGH) : DIO_ES_tSetPinValue(LCD_DATA_PORT, D4,LOW);
    2d60:	89 81       	ldd	r24, Y+1	; 0x01
    2d62:	88 2f       	mov	r24, r24
    2d64:	90 e0       	ldi	r25, 0x00	; 0
    2d66:	81 70       	andi	r24, 0x01	; 1
    2d68:	90 70       	andi	r25, 0x00	; 0
    2d6a:	88 23       	and	r24, r24
    2d6c:	31 f0       	breq	.+12     	; 0x2d7a <Lcd_ES_tsendCmd+0x150>
    2d6e:	80 e0       	ldi	r24, 0x00	; 0
    2d70:	63 e0       	ldi	r22, 0x03	; 3
    2d72:	41 e0       	ldi	r20, 0x01	; 1
    2d74:	0e 94 68 0e 	call	0x1cd0	; 0x1cd0 <DIO_ES_tSetPinValue>
    2d78:	05 c0       	rjmp	.+10     	; 0x2d84 <Lcd_ES_tsendCmd+0x15a>
    2d7a:	80 e0       	ldi	r24, 0x00	; 0
    2d7c:	63 e0       	ldi	r22, 0x03	; 3
    2d7e:	40 e0       	ldi	r20, 0x00	; 0
    2d80:	0e 94 68 0e 	call	0x1cd0	; 0x1cd0 <DIO_ES_tSetPinValue>
	//Trigger Enable
	LCD_ES_tTrigger_Enable();
    2d84:	0e 94 db 13 	call	0x27b6	; 0x27b6 <LCD_ES_tTrigger_Enable>
	return ES_OK;
    2d88:	80 e0       	ldi	r24, 0x00	; 0
	(GET_BIT(cmd,0)) ? DIO_ES_tSetPinValue(LCD_DATA_PORT, D0,HIGH) : DIO_ES_tSetPinValue(LCD_DATA_PORT, D0,LOW);
	//Trigger Enable
	LCD_ES_tTrigger_Enable();
	return ES_OK;
#endif
}
    2d8a:	0f 90       	pop	r0
    2d8c:	cf 91       	pop	r28
    2d8e:	df 91       	pop	r29
    2d90:	08 95       	ret

00002d92 <Lcd_ES_tsendChar>:
ES_t Lcd_ES_tsendChar(u8 data){
    2d92:	df 93       	push	r29
    2d94:	cf 93       	push	r28
    2d96:	0f 92       	push	r0
    2d98:	cd b7       	in	r28, 0x3d	; 61
    2d9a:	de b7       	in	r29, 0x3e	; 62
    2d9c:	89 83       	std	Y+1, r24	; 0x01
#if LCD_MODE == FOUR_BIT_MODE
	DIO_ES_tSetPinValue(LCD_CMD_PORT, RS, HIGH);
    2d9e:	81 e0       	ldi	r24, 0x01	; 1
    2da0:	61 e0       	ldi	r22, 0x01	; 1
    2da2:	41 e0       	ldi	r20, 0x01	; 1
    2da4:	0e 94 68 0e 	call	0x1cd0	; 0x1cd0 <DIO_ES_tSetPinValue>
	DIO_ES_tSetPinValue(LCD_CMD_PORT, RW, LOW);
    2da8:	81 e0       	ldi	r24, 0x01	; 1
    2daa:	60 e0       	ldi	r22, 0x00	; 0
    2dac:	40 e0       	ldi	r20, 0x00	; 0
    2dae:	0e 94 68 0e 	call	0x1cd0	; 0x1cd0 <DIO_ES_tSetPinValue>
	(GET_BIT(data,7)) ? DIO_ES_tSetPinValue(LCD_DATA_PORT, D7,HIGH) : DIO_ES_tSetPinValue(LCD_DATA_PORT, D7,LOW);
    2db2:	89 81       	ldd	r24, Y+1	; 0x01
    2db4:	88 23       	and	r24, r24
    2db6:	34 f4       	brge	.+12     	; 0x2dc4 <Lcd_ES_tsendChar+0x32>
    2db8:	80 e0       	ldi	r24, 0x00	; 0
    2dba:	66 e0       	ldi	r22, 0x06	; 6
    2dbc:	41 e0       	ldi	r20, 0x01	; 1
    2dbe:	0e 94 68 0e 	call	0x1cd0	; 0x1cd0 <DIO_ES_tSetPinValue>
    2dc2:	05 c0       	rjmp	.+10     	; 0x2dce <Lcd_ES_tsendChar+0x3c>
    2dc4:	80 e0       	ldi	r24, 0x00	; 0
    2dc6:	66 e0       	ldi	r22, 0x06	; 6
    2dc8:	40 e0       	ldi	r20, 0x00	; 0
    2dca:	0e 94 68 0e 	call	0x1cd0	; 0x1cd0 <DIO_ES_tSetPinValue>
	(GET_BIT(data,6)) ? DIO_ES_tSetPinValue(LCD_DATA_PORT, D6,HIGH) : DIO_ES_tSetPinValue(LCD_DATA_PORT, D6,LOW);
    2dce:	89 81       	ldd	r24, Y+1	; 0x01
    2dd0:	82 95       	swap	r24
    2dd2:	86 95       	lsr	r24
    2dd4:	86 95       	lsr	r24
    2dd6:	83 70       	andi	r24, 0x03	; 3
    2dd8:	88 2f       	mov	r24, r24
    2dda:	90 e0       	ldi	r25, 0x00	; 0
    2ddc:	81 70       	andi	r24, 0x01	; 1
    2dde:	90 70       	andi	r25, 0x00	; 0
    2de0:	88 23       	and	r24, r24
    2de2:	31 f0       	breq	.+12     	; 0x2df0 <Lcd_ES_tsendChar+0x5e>
    2de4:	80 e0       	ldi	r24, 0x00	; 0
    2de6:	65 e0       	ldi	r22, 0x05	; 5
    2de8:	41 e0       	ldi	r20, 0x01	; 1
    2dea:	0e 94 68 0e 	call	0x1cd0	; 0x1cd0 <DIO_ES_tSetPinValue>
    2dee:	05 c0       	rjmp	.+10     	; 0x2dfa <Lcd_ES_tsendChar+0x68>
    2df0:	80 e0       	ldi	r24, 0x00	; 0
    2df2:	65 e0       	ldi	r22, 0x05	; 5
    2df4:	40 e0       	ldi	r20, 0x00	; 0
    2df6:	0e 94 68 0e 	call	0x1cd0	; 0x1cd0 <DIO_ES_tSetPinValue>
	(GET_BIT(data,5)) ? DIO_ES_tSetPinValue(LCD_DATA_PORT, D5,HIGH) : DIO_ES_tSetPinValue(LCD_DATA_PORT, D5,LOW);
    2dfa:	89 81       	ldd	r24, Y+1	; 0x01
    2dfc:	82 95       	swap	r24
    2dfe:	86 95       	lsr	r24
    2e00:	87 70       	andi	r24, 0x07	; 7
    2e02:	88 2f       	mov	r24, r24
    2e04:	90 e0       	ldi	r25, 0x00	; 0
    2e06:	81 70       	andi	r24, 0x01	; 1
    2e08:	90 70       	andi	r25, 0x00	; 0
    2e0a:	88 23       	and	r24, r24
    2e0c:	31 f0       	breq	.+12     	; 0x2e1a <Lcd_ES_tsendChar+0x88>
    2e0e:	80 e0       	ldi	r24, 0x00	; 0
    2e10:	64 e0       	ldi	r22, 0x04	; 4
    2e12:	41 e0       	ldi	r20, 0x01	; 1
    2e14:	0e 94 68 0e 	call	0x1cd0	; 0x1cd0 <DIO_ES_tSetPinValue>
    2e18:	05 c0       	rjmp	.+10     	; 0x2e24 <Lcd_ES_tsendChar+0x92>
    2e1a:	80 e0       	ldi	r24, 0x00	; 0
    2e1c:	64 e0       	ldi	r22, 0x04	; 4
    2e1e:	40 e0       	ldi	r20, 0x00	; 0
    2e20:	0e 94 68 0e 	call	0x1cd0	; 0x1cd0 <DIO_ES_tSetPinValue>
	(GET_BIT(data,4)) ? DIO_ES_tSetPinValue(LCD_DATA_PORT, D4,HIGH) : DIO_ES_tSetPinValue(LCD_DATA_PORT, D4,LOW);
    2e24:	89 81       	ldd	r24, Y+1	; 0x01
    2e26:	82 95       	swap	r24
    2e28:	8f 70       	andi	r24, 0x0F	; 15
    2e2a:	88 2f       	mov	r24, r24
    2e2c:	90 e0       	ldi	r25, 0x00	; 0
    2e2e:	81 70       	andi	r24, 0x01	; 1
    2e30:	90 70       	andi	r25, 0x00	; 0
    2e32:	88 23       	and	r24, r24
    2e34:	31 f0       	breq	.+12     	; 0x2e42 <Lcd_ES_tsendChar+0xb0>
    2e36:	80 e0       	ldi	r24, 0x00	; 0
    2e38:	63 e0       	ldi	r22, 0x03	; 3
    2e3a:	41 e0       	ldi	r20, 0x01	; 1
    2e3c:	0e 94 68 0e 	call	0x1cd0	; 0x1cd0 <DIO_ES_tSetPinValue>
    2e40:	05 c0       	rjmp	.+10     	; 0x2e4c <Lcd_ES_tsendChar+0xba>
    2e42:	80 e0       	ldi	r24, 0x00	; 0
    2e44:	63 e0       	ldi	r22, 0x03	; 3
    2e46:	40 e0       	ldi	r20, 0x00	; 0
    2e48:	0e 94 68 0e 	call	0x1cd0	; 0x1cd0 <DIO_ES_tSetPinValue>
	//Trigger Enable
	LCD_ES_tTrigger_Enable();
    2e4c:	0e 94 db 13 	call	0x27b6	; 0x27b6 <LCD_ES_tTrigger_Enable>
	(GET_BIT(data,3)) ? DIO_ES_tSetPinValue(LCD_DATA_PORT, D7,HIGH) : DIO_ES_tSetPinValue(LCD_DATA_PORT, D7,LOW);
    2e50:	89 81       	ldd	r24, Y+1	; 0x01
    2e52:	86 95       	lsr	r24
    2e54:	86 95       	lsr	r24
    2e56:	86 95       	lsr	r24
    2e58:	88 2f       	mov	r24, r24
    2e5a:	90 e0       	ldi	r25, 0x00	; 0
    2e5c:	81 70       	andi	r24, 0x01	; 1
    2e5e:	90 70       	andi	r25, 0x00	; 0
    2e60:	88 23       	and	r24, r24
    2e62:	31 f0       	breq	.+12     	; 0x2e70 <Lcd_ES_tsendChar+0xde>
    2e64:	80 e0       	ldi	r24, 0x00	; 0
    2e66:	66 e0       	ldi	r22, 0x06	; 6
    2e68:	41 e0       	ldi	r20, 0x01	; 1
    2e6a:	0e 94 68 0e 	call	0x1cd0	; 0x1cd0 <DIO_ES_tSetPinValue>
    2e6e:	05 c0       	rjmp	.+10     	; 0x2e7a <Lcd_ES_tsendChar+0xe8>
    2e70:	80 e0       	ldi	r24, 0x00	; 0
    2e72:	66 e0       	ldi	r22, 0x06	; 6
    2e74:	40 e0       	ldi	r20, 0x00	; 0
    2e76:	0e 94 68 0e 	call	0x1cd0	; 0x1cd0 <DIO_ES_tSetPinValue>
	(GET_BIT(data,2)) ? DIO_ES_tSetPinValue(LCD_DATA_PORT, D6,HIGH) : DIO_ES_tSetPinValue(LCD_DATA_PORT, D6,LOW);
    2e7a:	89 81       	ldd	r24, Y+1	; 0x01
    2e7c:	86 95       	lsr	r24
    2e7e:	86 95       	lsr	r24
    2e80:	88 2f       	mov	r24, r24
    2e82:	90 e0       	ldi	r25, 0x00	; 0
    2e84:	81 70       	andi	r24, 0x01	; 1
    2e86:	90 70       	andi	r25, 0x00	; 0
    2e88:	88 23       	and	r24, r24
    2e8a:	31 f0       	breq	.+12     	; 0x2e98 <Lcd_ES_tsendChar+0x106>
    2e8c:	80 e0       	ldi	r24, 0x00	; 0
    2e8e:	65 e0       	ldi	r22, 0x05	; 5
    2e90:	41 e0       	ldi	r20, 0x01	; 1
    2e92:	0e 94 68 0e 	call	0x1cd0	; 0x1cd0 <DIO_ES_tSetPinValue>
    2e96:	05 c0       	rjmp	.+10     	; 0x2ea2 <Lcd_ES_tsendChar+0x110>
    2e98:	80 e0       	ldi	r24, 0x00	; 0
    2e9a:	65 e0       	ldi	r22, 0x05	; 5
    2e9c:	40 e0       	ldi	r20, 0x00	; 0
    2e9e:	0e 94 68 0e 	call	0x1cd0	; 0x1cd0 <DIO_ES_tSetPinValue>
	(GET_BIT(data,1)) ? DIO_ES_tSetPinValue(LCD_DATA_PORT, D5,HIGH) : DIO_ES_tSetPinValue(LCD_DATA_PORT, D5,LOW);
    2ea2:	89 81       	ldd	r24, Y+1	; 0x01
    2ea4:	86 95       	lsr	r24
    2ea6:	88 2f       	mov	r24, r24
    2ea8:	90 e0       	ldi	r25, 0x00	; 0
    2eaa:	81 70       	andi	r24, 0x01	; 1
    2eac:	90 70       	andi	r25, 0x00	; 0
    2eae:	88 23       	and	r24, r24
    2eb0:	31 f0       	breq	.+12     	; 0x2ebe <Lcd_ES_tsendChar+0x12c>
    2eb2:	80 e0       	ldi	r24, 0x00	; 0
    2eb4:	64 e0       	ldi	r22, 0x04	; 4
    2eb6:	41 e0       	ldi	r20, 0x01	; 1
    2eb8:	0e 94 68 0e 	call	0x1cd0	; 0x1cd0 <DIO_ES_tSetPinValue>
    2ebc:	05 c0       	rjmp	.+10     	; 0x2ec8 <Lcd_ES_tsendChar+0x136>
    2ebe:	80 e0       	ldi	r24, 0x00	; 0
    2ec0:	64 e0       	ldi	r22, 0x04	; 4
    2ec2:	40 e0       	ldi	r20, 0x00	; 0
    2ec4:	0e 94 68 0e 	call	0x1cd0	; 0x1cd0 <DIO_ES_tSetPinValue>
	(GET_BIT(data,0)) ? DIO_ES_tSetPinValue(LCD_DATA_PORT, D4,HIGH) : DIO_ES_tSetPinValue(LCD_DATA_PORT, D4,LOW);
    2ec8:	89 81       	ldd	r24, Y+1	; 0x01
    2eca:	88 2f       	mov	r24, r24
    2ecc:	90 e0       	ldi	r25, 0x00	; 0
    2ece:	81 70       	andi	r24, 0x01	; 1
    2ed0:	90 70       	andi	r25, 0x00	; 0
    2ed2:	88 23       	and	r24, r24
    2ed4:	31 f0       	breq	.+12     	; 0x2ee2 <Lcd_ES_tsendChar+0x150>
    2ed6:	80 e0       	ldi	r24, 0x00	; 0
    2ed8:	63 e0       	ldi	r22, 0x03	; 3
    2eda:	41 e0       	ldi	r20, 0x01	; 1
    2edc:	0e 94 68 0e 	call	0x1cd0	; 0x1cd0 <DIO_ES_tSetPinValue>
    2ee0:	05 c0       	rjmp	.+10     	; 0x2eec <Lcd_ES_tsendChar+0x15a>
    2ee2:	80 e0       	ldi	r24, 0x00	; 0
    2ee4:	63 e0       	ldi	r22, 0x03	; 3
    2ee6:	40 e0       	ldi	r20, 0x00	; 0
    2ee8:	0e 94 68 0e 	call	0x1cd0	; 0x1cd0 <DIO_ES_tSetPinValue>
	//Trigger Enable
	LCD_ES_tTrigger_Enable();
    2eec:	0e 94 db 13 	call	0x27b6	; 0x27b6 <LCD_ES_tTrigger_Enable>
	return ES_OK;
    2ef0:	80 e0       	ldi	r24, 0x00	; 0
	//Trigger Enable
	LCD_ES_tTrigger_Enable();
	return ES_OK;
#endif

}
    2ef2:	0f 90       	pop	r0
    2ef4:	cf 91       	pop	r28
    2ef6:	df 91       	pop	r29
    2ef8:	08 95       	ret

00002efa <Lcd_ES_tsendString>:

ES_t Lcd_ES_tsendString(char *data)
{
    2efa:	df 93       	push	r29
    2efc:	cf 93       	push	r28
    2efe:	00 d0       	rcall	.+0      	; 0x2f00 <Lcd_ES_tsendString+0x6>
    2f00:	0f 92       	push	r0
    2f02:	cd b7       	in	r28, 0x3d	; 61
    2f04:	de b7       	in	r29, 0x3e	; 62
    2f06:	9b 83       	std	Y+3, r25	; 0x03
    2f08:	8a 83       	std	Y+2, r24	; 0x02
	DIO_ES_tSetPinValue(LCD_CMD_PORT, RS, HIGH);
    2f0a:	81 e0       	ldi	r24, 0x01	; 1
    2f0c:	61 e0       	ldi	r22, 0x01	; 1
    2f0e:	41 e0       	ldi	r20, 0x01	; 1
    2f10:	0e 94 68 0e 	call	0x1cd0	; 0x1cd0 <DIO_ES_tSetPinValue>
	DIO_ES_tSetPinValue(LCD_CMD_PORT, RW, LOW);
    2f14:	81 e0       	ldi	r24, 0x01	; 1
    2f16:	60 e0       	ldi	r22, 0x00	; 0
    2f18:	40 e0       	ldi	r20, 0x00	; 0
    2f1a:	0e 94 68 0e 	call	0x1cd0	; 0x1cd0 <DIO_ES_tSetPinValue>

	unsigned char i=0;
    2f1e:	19 82       	std	Y+1, r1	; 0x01
    2f20:	0e c0       	rjmp	.+28     	; 0x2f3e <Lcd_ES_tsendString+0x44>
	while(data[i]!=0)
	{
		Lcd_ES_tsendChar(data[i]);
    2f22:	89 81       	ldd	r24, Y+1	; 0x01
    2f24:	28 2f       	mov	r18, r24
    2f26:	30 e0       	ldi	r19, 0x00	; 0
    2f28:	8a 81       	ldd	r24, Y+2	; 0x02
    2f2a:	9b 81       	ldd	r25, Y+3	; 0x03
    2f2c:	fc 01       	movw	r30, r24
    2f2e:	e2 0f       	add	r30, r18
    2f30:	f3 1f       	adc	r31, r19
    2f32:	80 81       	ld	r24, Z
    2f34:	0e 94 c9 16 	call	0x2d92	; 0x2d92 <Lcd_ES_tsendChar>
		i++;
    2f38:	89 81       	ldd	r24, Y+1	; 0x01
    2f3a:	8f 5f       	subi	r24, 0xFF	; 255
    2f3c:	89 83       	std	Y+1, r24	; 0x01
{
	DIO_ES_tSetPinValue(LCD_CMD_PORT, RS, HIGH);
	DIO_ES_tSetPinValue(LCD_CMD_PORT, RW, LOW);

	unsigned char i=0;
	while(data[i]!=0)
    2f3e:	89 81       	ldd	r24, Y+1	; 0x01
    2f40:	28 2f       	mov	r18, r24
    2f42:	30 e0       	ldi	r19, 0x00	; 0
    2f44:	8a 81       	ldd	r24, Y+2	; 0x02
    2f46:	9b 81       	ldd	r25, Y+3	; 0x03
    2f48:	fc 01       	movw	r30, r24
    2f4a:	e2 0f       	add	r30, r18
    2f4c:	f3 1f       	adc	r31, r19
    2f4e:	80 81       	ld	r24, Z
    2f50:	88 23       	and	r24, r24
    2f52:	39 f7       	brne	.-50     	; 0x2f22 <Lcd_ES_tsendString+0x28>
	{
		Lcd_ES_tsendChar(data[i]);
		i++;
	}
	return ES_OK;
    2f54:	80 e0       	ldi	r24, 0x00	; 0
}
    2f56:	0f 90       	pop	r0
    2f58:	0f 90       	pop	r0
    2f5a:	0f 90       	pop	r0
    2f5c:	cf 91       	pop	r28
    2f5e:	df 91       	pop	r29
    2f60:	08 95       	ret

00002f62 <Lcd_ES_tsendString_xy>:

ES_t Lcd_ES_tsendString_xy(char *data,u8 row,u8 col){
    2f62:	df 93       	push	r29
    2f64:	cf 93       	push	r28
    2f66:	00 d0       	rcall	.+0      	; 0x2f68 <Lcd_ES_tsendString_xy+0x6>
    2f68:	00 d0       	rcall	.+0      	; 0x2f6a <Lcd_ES_tsendString_xy+0x8>
    2f6a:	cd b7       	in	r28, 0x3d	; 61
    2f6c:	de b7       	in	r29, 0x3e	; 62
    2f6e:	9a 83       	std	Y+2, r25	; 0x02
    2f70:	89 83       	std	Y+1, r24	; 0x01
    2f72:	6b 83       	std	Y+3, r22	; 0x03
    2f74:	4c 83       	std	Y+4, r20	; 0x04
	DIO_ES_tSetPinValue(LCD_CMD_PORT, RS, HIGH);
    2f76:	81 e0       	ldi	r24, 0x01	; 1
    2f78:	61 e0       	ldi	r22, 0x01	; 1
    2f7a:	41 e0       	ldi	r20, 0x01	; 1
    2f7c:	0e 94 68 0e 	call	0x1cd0	; 0x1cd0 <DIO_ES_tSetPinValue>
	DIO_ES_tSetPinValue(LCD_CMD_PORT, RW, LOW);
    2f80:	81 e0       	ldi	r24, 0x01	; 1
    2f82:	60 e0       	ldi	r22, 0x00	; 0
    2f84:	40 e0       	ldi	r20, 0x00	; 0
    2f86:	0e 94 68 0e 	call	0x1cd0	; 0x1cd0 <DIO_ES_tSetPinValue>

	LCD_ES_tSet_Cursor_Pos(row,col);
    2f8a:	8b 81       	ldd	r24, Y+3	; 0x03
    2f8c:	6c 81       	ldd	r22, Y+4	; 0x04
    2f8e:	0e 94 9c 1a 	call	0x3538	; 0x3538 <LCD_ES_tSet_Cursor_Pos>
	Lcd_ES_tsendString(data);
    2f92:	89 81       	ldd	r24, Y+1	; 0x01
    2f94:	9a 81       	ldd	r25, Y+2	; 0x02
    2f96:	0e 94 7d 17 	call	0x2efa	; 0x2efa <Lcd_ES_tsendString>
	return ES_OK;
    2f9a:	80 e0       	ldi	r24, 0x00	; 0

}
    2f9c:	0f 90       	pop	r0
    2f9e:	0f 90       	pop	r0
    2fa0:	0f 90       	pop	r0
    2fa2:	0f 90       	pop	r0
    2fa4:	cf 91       	pop	r28
    2fa6:	df 91       	pop	r29
    2fa8:	08 95       	ret

00002faa <Lcd_ES_tdisplayNum>:


//A function to display Numbers instead of characters
ES_t Lcd_ES_tdisplayNum(u16 num)
{
    2faa:	df 93       	push	r29
    2fac:	cf 93       	push	r28
    2fae:	cd b7       	in	r28, 0x3d	; 61
    2fb0:	de b7       	in	r29, 0x3e	; 62
    2fb2:	2e 97       	sbiw	r28, 0x0e	; 14
    2fb4:	0f b6       	in	r0, 0x3f	; 63
    2fb6:	f8 94       	cli
    2fb8:	de bf       	out	0x3e, r29	; 62
    2fba:	0f be       	out	0x3f, r0	; 63
    2fbc:	cd bf       	out	0x3d, r28	; 61
    2fbe:	9e 87       	std	Y+14, r25	; 0x0e
    2fc0:	8d 87       	std	Y+13, r24	; 0x0d
	DIO_ES_tSetPinValue(LCD_CMD_PORT, RS, HIGH);
    2fc2:	81 e0       	ldi	r24, 0x01	; 1
    2fc4:	61 e0       	ldi	r22, 0x01	; 1
    2fc6:	41 e0       	ldi	r20, 0x01	; 1
    2fc8:	0e 94 68 0e 	call	0x1cd0	; 0x1cd0 <DIO_ES_tSetPinValue>
	DIO_ES_tSetPinValue(LCD_CMD_PORT, RW, LOW);
    2fcc:	81 e0       	ldi	r24, 0x01	; 1
    2fce:	60 e0       	ldi	r22, 0x00	; 0
    2fd0:	40 e0       	ldi	r20, 0x00	; 0
    2fd2:	0e 94 68 0e 	call	0x1cd0	; 0x1cd0 <DIO_ES_tSetPinValue>

	uint8_t ch[10],i=0,j=0;
    2fd6:	1a 82       	std	Y+2, r1	; 0x02
    2fd8:	19 82       	std	Y+1, r1	; 0x01
	if(num == 0)
    2fda:	8d 85       	ldd	r24, Y+13	; 0x0d
    2fdc:	9e 85       	ldd	r25, Y+14	; 0x0e
    2fde:	00 97       	sbiw	r24, 0x00	; 0
    2fe0:	11 f5       	brne	.+68     	; 0x3026 <Lcd_ES_tdisplayNum+0x7c>
	{
		Lcd_ES_tsendChar('0');
    2fe2:	80 e3       	ldi	r24, 0x30	; 48
    2fe4:	0e 94 c9 16 	call	0x2d92	; 0x2d92 <Lcd_ES_tsendChar>
    2fe8:	39 c0       	rjmp	.+114    	; 0x305c <Lcd_ES_tdisplayNum+0xb2>
	}
	else
	{
		while(num)
		{
			ch[i] = num % 10 + '0';  //To convert int to char
    2fea:	8a 81       	ldd	r24, Y+2	; 0x02
    2fec:	e8 2f       	mov	r30, r24
    2fee:	f0 e0       	ldi	r31, 0x00	; 0
    2ff0:	8d 85       	ldd	r24, Y+13	; 0x0d
    2ff2:	9e 85       	ldd	r25, Y+14	; 0x0e
    2ff4:	2a e0       	ldi	r18, 0x0A	; 10
    2ff6:	30 e0       	ldi	r19, 0x00	; 0
    2ff8:	b9 01       	movw	r22, r18
    2ffa:	0e 94 a6 1c 	call	0x394c	; 0x394c <__udivmodhi4>
    2ffe:	28 2f       	mov	r18, r24
    3000:	20 5d       	subi	r18, 0xD0	; 208
    3002:	ce 01       	movw	r24, r28
    3004:	03 96       	adiw	r24, 0x03	; 3
    3006:	e8 0f       	add	r30, r24
    3008:	f9 1f       	adc	r31, r25
    300a:	20 83       	st	Z, r18
			num /= 10;
    300c:	8d 85       	ldd	r24, Y+13	; 0x0d
    300e:	9e 85       	ldd	r25, Y+14	; 0x0e
    3010:	2a e0       	ldi	r18, 0x0A	; 10
    3012:	30 e0       	ldi	r19, 0x00	; 0
    3014:	b9 01       	movw	r22, r18
    3016:	0e 94 a6 1c 	call	0x394c	; 0x394c <__udivmodhi4>
    301a:	cb 01       	movw	r24, r22
    301c:	9e 87       	std	Y+14, r25	; 0x0e
    301e:	8d 87       	std	Y+13, r24	; 0x0d
			i++;
    3020:	8a 81       	ldd	r24, Y+2	; 0x02
    3022:	8f 5f       	subi	r24, 0xFF	; 255
    3024:	8a 83       	std	Y+2, r24	; 0x02
	{
		Lcd_ES_tsendChar('0');
	}
	else
	{
		while(num)
    3026:	8d 85       	ldd	r24, Y+13	; 0x0d
    3028:	9e 85       	ldd	r25, Y+14	; 0x0e
    302a:	00 97       	sbiw	r24, 0x00	; 0
    302c:	f1 f6       	brne	.-68     	; 0x2fea <Lcd_ES_tdisplayNum+0x40>
		{
			ch[i] = num % 10 + '0';  //To convert int to char
			num /= 10;
			i++;
		} //Thus number entered is reversed so, we want to display it correctly
		for(j=i;j>0;j--)
    302e:	8a 81       	ldd	r24, Y+2	; 0x02
    3030:	89 83       	std	Y+1, r24	; 0x01
    3032:	11 c0       	rjmp	.+34     	; 0x3056 <Lcd_ES_tdisplayNum+0xac>
		{
			Lcd_ES_tsendChar(ch[j-1]);
    3034:	89 81       	ldd	r24, Y+1	; 0x01
    3036:	88 2f       	mov	r24, r24
    3038:	90 e0       	ldi	r25, 0x00	; 0
    303a:	9c 01       	movw	r18, r24
    303c:	21 50       	subi	r18, 0x01	; 1
    303e:	30 40       	sbci	r19, 0x00	; 0
    3040:	ce 01       	movw	r24, r28
    3042:	03 96       	adiw	r24, 0x03	; 3
    3044:	fc 01       	movw	r30, r24
    3046:	e2 0f       	add	r30, r18
    3048:	f3 1f       	adc	r31, r19
    304a:	80 81       	ld	r24, Z
    304c:	0e 94 c9 16 	call	0x2d92	; 0x2d92 <Lcd_ES_tsendChar>
		{
			ch[i] = num % 10 + '0';  //To convert int to char
			num /= 10;
			i++;
		} //Thus number entered is reversed so, we want to display it correctly
		for(j=i;j>0;j--)
    3050:	89 81       	ldd	r24, Y+1	; 0x01
    3052:	81 50       	subi	r24, 0x01	; 1
    3054:	89 83       	std	Y+1, r24	; 0x01
    3056:	89 81       	ldd	r24, Y+1	; 0x01
    3058:	88 23       	and	r24, r24
    305a:	61 f7       	brne	.-40     	; 0x3034 <Lcd_ES_tdisplayNum+0x8a>
		{
			Lcd_ES_tsendChar(ch[j-1]);
		}
	}
	return ES_OK;
    305c:	80 e0       	ldi	r24, 0x00	; 0
}
    305e:	2e 96       	adiw	r28, 0x0e	; 14
    3060:	0f b6       	in	r0, 0x3f	; 63
    3062:	f8 94       	cli
    3064:	de bf       	out	0x3e, r29	; 62
    3066:	0f be       	out	0x3f, r0	; 63
    3068:	cd bf       	out	0x3d, r28	; 61
    306a:	cf 91       	pop	r28
    306c:	df 91       	pop	r29
    306e:	08 95       	ret

00003070 <Lcd_ES_tdisplayNum_xy>:

ES_t Lcd_ES_tdisplayNum_xy(u16 num,u8 row,u8 col){
    3070:	df 93       	push	r29
    3072:	cf 93       	push	r28
    3074:	cd b7       	in	r28, 0x3d	; 61
    3076:	de b7       	in	r29, 0x3e	; 62
    3078:	a3 97       	sbiw	r28, 0x23	; 35
    307a:	0f b6       	in	r0, 0x3f	; 63
    307c:	f8 94       	cli
    307e:	de bf       	out	0x3e, r29	; 62
    3080:	0f be       	out	0x3f, r0	; 63
    3082:	cd bf       	out	0x3d, r28	; 61
    3084:	98 a3       	std	Y+32, r25	; 0x20
    3086:	8f 8f       	std	Y+31, r24	; 0x1f
    3088:	69 a3       	std	Y+33, r22	; 0x21
    308a:	4a a3       	std	Y+34, r20	; 0x22

	DIO_ES_tSetPinValue(LCD_CMD_PORT, RS, HIGH);
    308c:	81 e0       	ldi	r24, 0x01	; 1
    308e:	61 e0       	ldi	r22, 0x01	; 1
    3090:	41 e0       	ldi	r20, 0x01	; 1
    3092:	0e 94 68 0e 	call	0x1cd0	; 0x1cd0 <DIO_ES_tSetPinValue>
	DIO_ES_tSetPinValue(LCD_CMD_PORT, RW, LOW);
    3096:	81 e0       	ldi	r24, 0x01	; 1
    3098:	60 e0       	ldi	r22, 0x00	; 0
    309a:	40 e0       	ldi	r20, 0x00	; 0
    309c:	0e 94 68 0e 	call	0x1cd0	; 0x1cd0 <DIO_ES_tSetPinValue>


	if(row == 1){
    30a0:	89 a1       	ldd	r24, Y+33	; 0x21
    30a2:	81 30       	cpi	r24, 0x01	; 1
    30a4:	09 f0       	breq	.+2      	; 0x30a8 <Lcd_ES_tdisplayNum_xy+0x38>
    30a6:	76 c0       	rjmp	.+236    	; 0x3194 <Lcd_ES_tdisplayNum_xy+0x124>
		Lcd_ES_tsendCmd(Force1stline);
    30a8:	80 e8       	ldi	r24, 0x80	; 128
    30aa:	0e 94 15 16 	call	0x2c2a	; 0x2c2a <Lcd_ES_tsendCmd>
    30ae:	80 e0       	ldi	r24, 0x00	; 0
    30b0:	90 e0       	ldi	r25, 0x00	; 0
    30b2:	a0 e8       	ldi	r26, 0x80	; 128
    30b4:	bf e3       	ldi	r27, 0x3F	; 63
    30b6:	89 8f       	std	Y+25, r24	; 0x19
    30b8:	9a 8f       	std	Y+26, r25	; 0x1a
    30ba:	ab 8f       	std	Y+27, r26	; 0x1b
    30bc:	bc 8f       	std	Y+28, r27	; 0x1c
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    30be:	69 8d       	ldd	r22, Y+25	; 0x19
    30c0:	7a 8d       	ldd	r23, Y+26	; 0x1a
    30c2:	8b 8d       	ldd	r24, Y+27	; 0x1b
    30c4:	9c 8d       	ldd	r25, Y+28	; 0x1c
    30c6:	20 e0       	ldi	r18, 0x00	; 0
    30c8:	30 e0       	ldi	r19, 0x00	; 0
    30ca:	4a e7       	ldi	r20, 0x7A	; 122
    30cc:	55 e4       	ldi	r21, 0x45	; 69
    30ce:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    30d2:	dc 01       	movw	r26, r24
    30d4:	cb 01       	movw	r24, r22
    30d6:	8d 8b       	std	Y+21, r24	; 0x15
    30d8:	9e 8b       	std	Y+22, r25	; 0x16
    30da:	af 8b       	std	Y+23, r26	; 0x17
    30dc:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
    30de:	6d 89       	ldd	r22, Y+21	; 0x15
    30e0:	7e 89       	ldd	r23, Y+22	; 0x16
    30e2:	8f 89       	ldd	r24, Y+23	; 0x17
    30e4:	98 8d       	ldd	r25, Y+24	; 0x18
    30e6:	20 e0       	ldi	r18, 0x00	; 0
    30e8:	30 e0       	ldi	r19, 0x00	; 0
    30ea:	40 e8       	ldi	r20, 0x80	; 128
    30ec:	5f e3       	ldi	r21, 0x3F	; 63
    30ee:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    30f2:	88 23       	and	r24, r24
    30f4:	2c f4       	brge	.+10     	; 0x3100 <Lcd_ES_tdisplayNum_xy+0x90>
		__ticks = 1;
    30f6:	81 e0       	ldi	r24, 0x01	; 1
    30f8:	90 e0       	ldi	r25, 0x00	; 0
    30fa:	9c 8b       	std	Y+20, r25	; 0x14
    30fc:	8b 8b       	std	Y+19, r24	; 0x13
    30fe:	3f c0       	rjmp	.+126    	; 0x317e <Lcd_ES_tdisplayNum_xy+0x10e>
	else if (__tmp > 65535)
    3100:	6d 89       	ldd	r22, Y+21	; 0x15
    3102:	7e 89       	ldd	r23, Y+22	; 0x16
    3104:	8f 89       	ldd	r24, Y+23	; 0x17
    3106:	98 8d       	ldd	r25, Y+24	; 0x18
    3108:	20 e0       	ldi	r18, 0x00	; 0
    310a:	3f ef       	ldi	r19, 0xFF	; 255
    310c:	4f e7       	ldi	r20, 0x7F	; 127
    310e:	57 e4       	ldi	r21, 0x47	; 71
    3110:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    3114:	18 16       	cp	r1, r24
    3116:	4c f5       	brge	.+82     	; 0x316a <Lcd_ES_tdisplayNum_xy+0xfa>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    3118:	69 8d       	ldd	r22, Y+25	; 0x19
    311a:	7a 8d       	ldd	r23, Y+26	; 0x1a
    311c:	8b 8d       	ldd	r24, Y+27	; 0x1b
    311e:	9c 8d       	ldd	r25, Y+28	; 0x1c
    3120:	20 e0       	ldi	r18, 0x00	; 0
    3122:	30 e0       	ldi	r19, 0x00	; 0
    3124:	40 e2       	ldi	r20, 0x20	; 32
    3126:	51 e4       	ldi	r21, 0x41	; 65
    3128:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    312c:	dc 01       	movw	r26, r24
    312e:	cb 01       	movw	r24, r22
    3130:	bc 01       	movw	r22, r24
    3132:	cd 01       	movw	r24, r26
    3134:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    3138:	dc 01       	movw	r26, r24
    313a:	cb 01       	movw	r24, r22
    313c:	9c 8b       	std	Y+20, r25	; 0x14
    313e:	8b 8b       	std	Y+19, r24	; 0x13
    3140:	0f c0       	rjmp	.+30     	; 0x3160 <Lcd_ES_tdisplayNum_xy+0xf0>
    3142:	80 e9       	ldi	r24, 0x90	; 144
    3144:	91 e0       	ldi	r25, 0x01	; 1
    3146:	9a 8b       	std	Y+18, r25	; 0x12
    3148:	89 8b       	std	Y+17, r24	; 0x11
    314a:	89 89       	ldd	r24, Y+17	; 0x11
    314c:	9a 89       	ldd	r25, Y+18	; 0x12
    314e:	01 97       	sbiw	r24, 0x01	; 1
    3150:	f1 f7       	brne	.-4      	; 0x314e <Lcd_ES_tdisplayNum_xy+0xde>
    3152:	9a 8b       	std	Y+18, r25	; 0x12
    3154:	89 8b       	std	Y+17, r24	; 0x11
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    3156:	8b 89       	ldd	r24, Y+19	; 0x13
    3158:	9c 89       	ldd	r25, Y+20	; 0x14
    315a:	01 97       	sbiw	r24, 0x01	; 1
    315c:	9c 8b       	std	Y+20, r25	; 0x14
    315e:	8b 8b       	std	Y+19, r24	; 0x13
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    3160:	8b 89       	ldd	r24, Y+19	; 0x13
    3162:	9c 89       	ldd	r25, Y+20	; 0x14
    3164:	00 97       	sbiw	r24, 0x00	; 0
    3166:	69 f7       	brne	.-38     	; 0x3142 <Lcd_ES_tdisplayNum_xy+0xd2>
    3168:	92 c0       	rjmp	.+292    	; 0x328e <Lcd_ES_tdisplayNum_xy+0x21e>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    316a:	6d 89       	ldd	r22, Y+21	; 0x15
    316c:	7e 89       	ldd	r23, Y+22	; 0x16
    316e:	8f 89       	ldd	r24, Y+23	; 0x17
    3170:	98 8d       	ldd	r25, Y+24	; 0x18
    3172:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    3176:	dc 01       	movw	r26, r24
    3178:	cb 01       	movw	r24, r22
    317a:	9c 8b       	std	Y+20, r25	; 0x14
    317c:	8b 8b       	std	Y+19, r24	; 0x13
    317e:	8b 89       	ldd	r24, Y+19	; 0x13
    3180:	9c 89       	ldd	r25, Y+20	; 0x14
    3182:	98 8b       	std	Y+16, r25	; 0x10
    3184:	8f 87       	std	Y+15, r24	; 0x0f
    3186:	8f 85       	ldd	r24, Y+15	; 0x0f
    3188:	98 89       	ldd	r25, Y+16	; 0x10
    318a:	01 97       	sbiw	r24, 0x01	; 1
    318c:	f1 f7       	brne	.-4      	; 0x318a <Lcd_ES_tdisplayNum_xy+0x11a>
    318e:	98 8b       	std	Y+16, r25	; 0x10
    3190:	8f 87       	std	Y+15, r24	; 0x0f
    3192:	7d c0       	rjmp	.+250    	; 0x328e <Lcd_ES_tdisplayNum_xy+0x21e>
		_delay_ms(1);
	}else if(row == 2){
    3194:	89 a1       	ldd	r24, Y+33	; 0x21
    3196:	82 30       	cpi	r24, 0x02	; 2
    3198:	09 f0       	breq	.+2      	; 0x319c <Lcd_ES_tdisplayNum_xy+0x12c>
    319a:	76 c0       	rjmp	.+236    	; 0x3288 <Lcd_ES_tdisplayNum_xy+0x218>
		Lcd_ES_tsendCmd(Force2ndline);
    319c:	80 ec       	ldi	r24, 0xC0	; 192
    319e:	0e 94 15 16 	call	0x2c2a	; 0x2c2a <Lcd_ES_tsendCmd>
    31a2:	80 e0       	ldi	r24, 0x00	; 0
    31a4:	90 e0       	ldi	r25, 0x00	; 0
    31a6:	a0 e2       	ldi	r26, 0x20	; 32
    31a8:	b1 e4       	ldi	r27, 0x41	; 65
    31aa:	8b 87       	std	Y+11, r24	; 0x0b
    31ac:	9c 87       	std	Y+12, r25	; 0x0c
    31ae:	ad 87       	std	Y+13, r26	; 0x0d
    31b0:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    31b2:	6b 85       	ldd	r22, Y+11	; 0x0b
    31b4:	7c 85       	ldd	r23, Y+12	; 0x0c
    31b6:	8d 85       	ldd	r24, Y+13	; 0x0d
    31b8:	9e 85       	ldd	r25, Y+14	; 0x0e
    31ba:	20 e0       	ldi	r18, 0x00	; 0
    31bc:	30 e0       	ldi	r19, 0x00	; 0
    31be:	4a e7       	ldi	r20, 0x7A	; 122
    31c0:	55 e4       	ldi	r21, 0x45	; 69
    31c2:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    31c6:	dc 01       	movw	r26, r24
    31c8:	cb 01       	movw	r24, r22
    31ca:	8f 83       	std	Y+7, r24	; 0x07
    31cc:	98 87       	std	Y+8, r25	; 0x08
    31ce:	a9 87       	std	Y+9, r26	; 0x09
    31d0:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    31d2:	6f 81       	ldd	r22, Y+7	; 0x07
    31d4:	78 85       	ldd	r23, Y+8	; 0x08
    31d6:	89 85       	ldd	r24, Y+9	; 0x09
    31d8:	9a 85       	ldd	r25, Y+10	; 0x0a
    31da:	20 e0       	ldi	r18, 0x00	; 0
    31dc:	30 e0       	ldi	r19, 0x00	; 0
    31de:	40 e8       	ldi	r20, 0x80	; 128
    31e0:	5f e3       	ldi	r21, 0x3F	; 63
    31e2:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    31e6:	88 23       	and	r24, r24
    31e8:	2c f4       	brge	.+10     	; 0x31f4 <Lcd_ES_tdisplayNum_xy+0x184>
		__ticks = 1;
    31ea:	81 e0       	ldi	r24, 0x01	; 1
    31ec:	90 e0       	ldi	r25, 0x00	; 0
    31ee:	9e 83       	std	Y+6, r25	; 0x06
    31f0:	8d 83       	std	Y+5, r24	; 0x05
    31f2:	3f c0       	rjmp	.+126    	; 0x3272 <Lcd_ES_tdisplayNum_xy+0x202>
	else if (__tmp > 65535)
    31f4:	6f 81       	ldd	r22, Y+7	; 0x07
    31f6:	78 85       	ldd	r23, Y+8	; 0x08
    31f8:	89 85       	ldd	r24, Y+9	; 0x09
    31fa:	9a 85       	ldd	r25, Y+10	; 0x0a
    31fc:	20 e0       	ldi	r18, 0x00	; 0
    31fe:	3f ef       	ldi	r19, 0xFF	; 255
    3200:	4f e7       	ldi	r20, 0x7F	; 127
    3202:	57 e4       	ldi	r21, 0x47	; 71
    3204:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    3208:	18 16       	cp	r1, r24
    320a:	4c f5       	brge	.+82     	; 0x325e <Lcd_ES_tdisplayNum_xy+0x1ee>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    320c:	6b 85       	ldd	r22, Y+11	; 0x0b
    320e:	7c 85       	ldd	r23, Y+12	; 0x0c
    3210:	8d 85       	ldd	r24, Y+13	; 0x0d
    3212:	9e 85       	ldd	r25, Y+14	; 0x0e
    3214:	20 e0       	ldi	r18, 0x00	; 0
    3216:	30 e0       	ldi	r19, 0x00	; 0
    3218:	40 e2       	ldi	r20, 0x20	; 32
    321a:	51 e4       	ldi	r21, 0x41	; 65
    321c:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3220:	dc 01       	movw	r26, r24
    3222:	cb 01       	movw	r24, r22
    3224:	bc 01       	movw	r22, r24
    3226:	cd 01       	movw	r24, r26
    3228:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    322c:	dc 01       	movw	r26, r24
    322e:	cb 01       	movw	r24, r22
    3230:	9e 83       	std	Y+6, r25	; 0x06
    3232:	8d 83       	std	Y+5, r24	; 0x05
    3234:	0f c0       	rjmp	.+30     	; 0x3254 <Lcd_ES_tdisplayNum_xy+0x1e4>
    3236:	80 e9       	ldi	r24, 0x90	; 144
    3238:	91 e0       	ldi	r25, 0x01	; 1
    323a:	9c 83       	std	Y+4, r25	; 0x04
    323c:	8b 83       	std	Y+3, r24	; 0x03
    323e:	8b 81       	ldd	r24, Y+3	; 0x03
    3240:	9c 81       	ldd	r25, Y+4	; 0x04
    3242:	01 97       	sbiw	r24, 0x01	; 1
    3244:	f1 f7       	brne	.-4      	; 0x3242 <Lcd_ES_tdisplayNum_xy+0x1d2>
    3246:	9c 83       	std	Y+4, r25	; 0x04
    3248:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    324a:	8d 81       	ldd	r24, Y+5	; 0x05
    324c:	9e 81       	ldd	r25, Y+6	; 0x06
    324e:	01 97       	sbiw	r24, 0x01	; 1
    3250:	9e 83       	std	Y+6, r25	; 0x06
    3252:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    3254:	8d 81       	ldd	r24, Y+5	; 0x05
    3256:	9e 81       	ldd	r25, Y+6	; 0x06
    3258:	00 97       	sbiw	r24, 0x00	; 0
    325a:	69 f7       	brne	.-38     	; 0x3236 <Lcd_ES_tdisplayNum_xy+0x1c6>
    325c:	18 c0       	rjmp	.+48     	; 0x328e <Lcd_ES_tdisplayNum_xy+0x21e>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    325e:	6f 81       	ldd	r22, Y+7	; 0x07
    3260:	78 85       	ldd	r23, Y+8	; 0x08
    3262:	89 85       	ldd	r24, Y+9	; 0x09
    3264:	9a 85       	ldd	r25, Y+10	; 0x0a
    3266:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    326a:	dc 01       	movw	r26, r24
    326c:	cb 01       	movw	r24, r22
    326e:	9e 83       	std	Y+6, r25	; 0x06
    3270:	8d 83       	std	Y+5, r24	; 0x05
    3272:	8d 81       	ldd	r24, Y+5	; 0x05
    3274:	9e 81       	ldd	r25, Y+6	; 0x06
    3276:	9a 83       	std	Y+2, r25	; 0x02
    3278:	89 83       	std	Y+1, r24	; 0x01
    327a:	89 81       	ldd	r24, Y+1	; 0x01
    327c:	9a 81       	ldd	r25, Y+2	; 0x02
    327e:	01 97       	sbiw	r24, 0x01	; 1
    3280:	f1 f7       	brne	.-4      	; 0x327e <Lcd_ES_tdisplayNum_xy+0x20e>
    3282:	9a 83       	std	Y+2, r25	; 0x02
    3284:	89 83       	std	Y+1, r24	; 0x01
    3286:	03 c0       	rjmp	.+6      	; 0x328e <Lcd_ES_tdisplayNum_xy+0x21e>
		_delay_ms(10);
	}else{
		return ES_NOT_OK;
    3288:	81 e0       	ldi	r24, 0x01	; 1
    328a:	8b a3       	std	Y+35, r24	; 0x23
    328c:	1a c0       	rjmp	.+52     	; 0x32c2 <Lcd_ES_tdisplayNum_xy+0x252>
	}


	for(int j=1;j<=col;j++){
    328e:	81 e0       	ldi	r24, 0x01	; 1
    3290:	90 e0       	ldi	r25, 0x00	; 0
    3292:	9e 8f       	std	Y+30, r25	; 0x1e
    3294:	8d 8f       	std	Y+29, r24	; 0x1d
    3296:	08 c0       	rjmp	.+16     	; 0x32a8 <Lcd_ES_tdisplayNum_xy+0x238>
		Lcd_ES_tsendCmd(ShiftRight);
    3298:	8c e1       	ldi	r24, 0x1C	; 28
    329a:	0e 94 15 16 	call	0x2c2a	; 0x2c2a <Lcd_ES_tsendCmd>
	}else{
		return ES_NOT_OK;
	}


	for(int j=1;j<=col;j++){
    329e:	8d 8d       	ldd	r24, Y+29	; 0x1d
    32a0:	9e 8d       	ldd	r25, Y+30	; 0x1e
    32a2:	01 96       	adiw	r24, 0x01	; 1
    32a4:	9e 8f       	std	Y+30, r25	; 0x1e
    32a6:	8d 8f       	std	Y+29, r24	; 0x1d
    32a8:	8a a1       	ldd	r24, Y+34	; 0x22
    32aa:	28 2f       	mov	r18, r24
    32ac:	30 e0       	ldi	r19, 0x00	; 0
    32ae:	8d 8d       	ldd	r24, Y+29	; 0x1d
    32b0:	9e 8d       	ldd	r25, Y+30	; 0x1e
    32b2:	28 17       	cp	r18, r24
    32b4:	39 07       	cpc	r19, r25
    32b6:	84 f7       	brge	.-32     	; 0x3298 <Lcd_ES_tdisplayNum_xy+0x228>
		Lcd_ES_tsendCmd(ShiftRight);
	}

	Lcd_ES_tdisplayNum(num);
    32b8:	8f 8d       	ldd	r24, Y+31	; 0x1f
    32ba:	98 a1       	ldd	r25, Y+32	; 0x20
    32bc:	0e 94 d5 17 	call	0x2faa	; 0x2faa <Lcd_ES_tdisplayNum>
	return ES_OK;
    32c0:	1b a2       	std	Y+35, r1	; 0x23
    32c2:	8b a1       	ldd	r24, Y+35	; 0x23

}
    32c4:	a3 96       	adiw	r28, 0x23	; 35
    32c6:	0f b6       	in	r0, 0x3f	; 63
    32c8:	f8 94       	cli
    32ca:	de bf       	out	0x3e, r29	; 62
    32cc:	0f be       	out	0x3f, r0	; 63
    32ce:	cd bf       	out	0x3d, r28	; 61
    32d0:	cf 91       	pop	r28
    32d2:	df 91       	pop	r29
    32d4:	08 95       	ret

000032d6 <Lcd_ES_tsendChar_xy>:

ES_t Lcd_ES_tsendChar_xy(u8 data,u8 row,u8 col){
    32d6:	df 93       	push	r29
    32d8:	cf 93       	push	r28
    32da:	cd b7       	in	r28, 0x3d	; 61
    32dc:	de b7       	in	r29, 0x3e	; 62
    32de:	a2 97       	sbiw	r28, 0x22	; 34
    32e0:	0f b6       	in	r0, 0x3f	; 63
    32e2:	f8 94       	cli
    32e4:	de bf       	out	0x3e, r29	; 62
    32e6:	0f be       	out	0x3f, r0	; 63
    32e8:	cd bf       	out	0x3d, r28	; 61
    32ea:	8f 8f       	std	Y+31, r24	; 0x1f
    32ec:	68 a3       	std	Y+32, r22	; 0x20
    32ee:	49 a3       	std	Y+33, r20	; 0x21
	DIO_ES_tSetPinValue(LCD_CMD_PORT, RS, HIGH);
    32f0:	81 e0       	ldi	r24, 0x01	; 1
    32f2:	61 e0       	ldi	r22, 0x01	; 1
    32f4:	41 e0       	ldi	r20, 0x01	; 1
    32f6:	0e 94 68 0e 	call	0x1cd0	; 0x1cd0 <DIO_ES_tSetPinValue>
	DIO_ES_tSetPinValue(LCD_CMD_PORT, RW, LOW);
    32fa:	81 e0       	ldi	r24, 0x01	; 1
    32fc:	60 e0       	ldi	r22, 0x00	; 0
    32fe:	40 e0       	ldi	r20, 0x00	; 0
    3300:	0e 94 68 0e 	call	0x1cd0	; 0x1cd0 <DIO_ES_tSetPinValue>


	if(row == 1){
    3304:	88 a1       	ldd	r24, Y+32	; 0x20
    3306:	81 30       	cpi	r24, 0x01	; 1
    3308:	09 f0       	breq	.+2      	; 0x330c <Lcd_ES_tsendChar_xy+0x36>
    330a:	76 c0       	rjmp	.+236    	; 0x33f8 <Lcd_ES_tsendChar_xy+0x122>
		Lcd_ES_tsendCmd(Force1stline);
    330c:	80 e8       	ldi	r24, 0x80	; 128
    330e:	0e 94 15 16 	call	0x2c2a	; 0x2c2a <Lcd_ES_tsendCmd>
    3312:	80 e0       	ldi	r24, 0x00	; 0
    3314:	90 e0       	ldi	r25, 0x00	; 0
    3316:	a0 e8       	ldi	r26, 0x80	; 128
    3318:	bf e3       	ldi	r27, 0x3F	; 63
    331a:	89 8f       	std	Y+25, r24	; 0x19
    331c:	9a 8f       	std	Y+26, r25	; 0x1a
    331e:	ab 8f       	std	Y+27, r26	; 0x1b
    3320:	bc 8f       	std	Y+28, r27	; 0x1c
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    3322:	69 8d       	ldd	r22, Y+25	; 0x19
    3324:	7a 8d       	ldd	r23, Y+26	; 0x1a
    3326:	8b 8d       	ldd	r24, Y+27	; 0x1b
    3328:	9c 8d       	ldd	r25, Y+28	; 0x1c
    332a:	20 e0       	ldi	r18, 0x00	; 0
    332c:	30 e0       	ldi	r19, 0x00	; 0
    332e:	4a e7       	ldi	r20, 0x7A	; 122
    3330:	55 e4       	ldi	r21, 0x45	; 69
    3332:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3336:	dc 01       	movw	r26, r24
    3338:	cb 01       	movw	r24, r22
    333a:	8d 8b       	std	Y+21, r24	; 0x15
    333c:	9e 8b       	std	Y+22, r25	; 0x16
    333e:	af 8b       	std	Y+23, r26	; 0x17
    3340:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
    3342:	6d 89       	ldd	r22, Y+21	; 0x15
    3344:	7e 89       	ldd	r23, Y+22	; 0x16
    3346:	8f 89       	ldd	r24, Y+23	; 0x17
    3348:	98 8d       	ldd	r25, Y+24	; 0x18
    334a:	20 e0       	ldi	r18, 0x00	; 0
    334c:	30 e0       	ldi	r19, 0x00	; 0
    334e:	40 e8       	ldi	r20, 0x80	; 128
    3350:	5f e3       	ldi	r21, 0x3F	; 63
    3352:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    3356:	88 23       	and	r24, r24
    3358:	2c f4       	brge	.+10     	; 0x3364 <Lcd_ES_tsendChar_xy+0x8e>
		__ticks = 1;
    335a:	81 e0       	ldi	r24, 0x01	; 1
    335c:	90 e0       	ldi	r25, 0x00	; 0
    335e:	9c 8b       	std	Y+20, r25	; 0x14
    3360:	8b 8b       	std	Y+19, r24	; 0x13
    3362:	3f c0       	rjmp	.+126    	; 0x33e2 <Lcd_ES_tsendChar_xy+0x10c>
	else if (__tmp > 65535)
    3364:	6d 89       	ldd	r22, Y+21	; 0x15
    3366:	7e 89       	ldd	r23, Y+22	; 0x16
    3368:	8f 89       	ldd	r24, Y+23	; 0x17
    336a:	98 8d       	ldd	r25, Y+24	; 0x18
    336c:	20 e0       	ldi	r18, 0x00	; 0
    336e:	3f ef       	ldi	r19, 0xFF	; 255
    3370:	4f e7       	ldi	r20, 0x7F	; 127
    3372:	57 e4       	ldi	r21, 0x47	; 71
    3374:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    3378:	18 16       	cp	r1, r24
    337a:	4c f5       	brge	.+82     	; 0x33ce <Lcd_ES_tsendChar_xy+0xf8>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    337c:	69 8d       	ldd	r22, Y+25	; 0x19
    337e:	7a 8d       	ldd	r23, Y+26	; 0x1a
    3380:	8b 8d       	ldd	r24, Y+27	; 0x1b
    3382:	9c 8d       	ldd	r25, Y+28	; 0x1c
    3384:	20 e0       	ldi	r18, 0x00	; 0
    3386:	30 e0       	ldi	r19, 0x00	; 0
    3388:	40 e2       	ldi	r20, 0x20	; 32
    338a:	51 e4       	ldi	r21, 0x41	; 65
    338c:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3390:	dc 01       	movw	r26, r24
    3392:	cb 01       	movw	r24, r22
    3394:	bc 01       	movw	r22, r24
    3396:	cd 01       	movw	r24, r26
    3398:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    339c:	dc 01       	movw	r26, r24
    339e:	cb 01       	movw	r24, r22
    33a0:	9c 8b       	std	Y+20, r25	; 0x14
    33a2:	8b 8b       	std	Y+19, r24	; 0x13
    33a4:	0f c0       	rjmp	.+30     	; 0x33c4 <Lcd_ES_tsendChar_xy+0xee>
    33a6:	80 e9       	ldi	r24, 0x90	; 144
    33a8:	91 e0       	ldi	r25, 0x01	; 1
    33aa:	9a 8b       	std	Y+18, r25	; 0x12
    33ac:	89 8b       	std	Y+17, r24	; 0x11
    33ae:	89 89       	ldd	r24, Y+17	; 0x11
    33b0:	9a 89       	ldd	r25, Y+18	; 0x12
    33b2:	01 97       	sbiw	r24, 0x01	; 1
    33b4:	f1 f7       	brne	.-4      	; 0x33b2 <Lcd_ES_tsendChar_xy+0xdc>
    33b6:	9a 8b       	std	Y+18, r25	; 0x12
    33b8:	89 8b       	std	Y+17, r24	; 0x11
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    33ba:	8b 89       	ldd	r24, Y+19	; 0x13
    33bc:	9c 89       	ldd	r25, Y+20	; 0x14
    33be:	01 97       	sbiw	r24, 0x01	; 1
    33c0:	9c 8b       	std	Y+20, r25	; 0x14
    33c2:	8b 8b       	std	Y+19, r24	; 0x13
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    33c4:	8b 89       	ldd	r24, Y+19	; 0x13
    33c6:	9c 89       	ldd	r25, Y+20	; 0x14
    33c8:	00 97       	sbiw	r24, 0x00	; 0
    33ca:	69 f7       	brne	.-38     	; 0x33a6 <Lcd_ES_tsendChar_xy+0xd0>
    33cc:	92 c0       	rjmp	.+292    	; 0x34f2 <Lcd_ES_tsendChar_xy+0x21c>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    33ce:	6d 89       	ldd	r22, Y+21	; 0x15
    33d0:	7e 89       	ldd	r23, Y+22	; 0x16
    33d2:	8f 89       	ldd	r24, Y+23	; 0x17
    33d4:	98 8d       	ldd	r25, Y+24	; 0x18
    33d6:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    33da:	dc 01       	movw	r26, r24
    33dc:	cb 01       	movw	r24, r22
    33de:	9c 8b       	std	Y+20, r25	; 0x14
    33e0:	8b 8b       	std	Y+19, r24	; 0x13
    33e2:	8b 89       	ldd	r24, Y+19	; 0x13
    33e4:	9c 89       	ldd	r25, Y+20	; 0x14
    33e6:	98 8b       	std	Y+16, r25	; 0x10
    33e8:	8f 87       	std	Y+15, r24	; 0x0f
    33ea:	8f 85       	ldd	r24, Y+15	; 0x0f
    33ec:	98 89       	ldd	r25, Y+16	; 0x10
    33ee:	01 97       	sbiw	r24, 0x01	; 1
    33f0:	f1 f7       	brne	.-4      	; 0x33ee <Lcd_ES_tsendChar_xy+0x118>
    33f2:	98 8b       	std	Y+16, r25	; 0x10
    33f4:	8f 87       	std	Y+15, r24	; 0x0f
    33f6:	7d c0       	rjmp	.+250    	; 0x34f2 <Lcd_ES_tsendChar_xy+0x21c>
		_delay_ms(1);
	}else if(row == 2){
    33f8:	88 a1       	ldd	r24, Y+32	; 0x20
    33fa:	82 30       	cpi	r24, 0x02	; 2
    33fc:	09 f0       	breq	.+2      	; 0x3400 <Lcd_ES_tsendChar_xy+0x12a>
    33fe:	76 c0       	rjmp	.+236    	; 0x34ec <Lcd_ES_tsendChar_xy+0x216>
		Lcd_ES_tsendCmd(Force2ndline);
    3400:	80 ec       	ldi	r24, 0xC0	; 192
    3402:	0e 94 15 16 	call	0x2c2a	; 0x2c2a <Lcd_ES_tsendCmd>
    3406:	80 e0       	ldi	r24, 0x00	; 0
    3408:	90 e0       	ldi	r25, 0x00	; 0
    340a:	a0 e2       	ldi	r26, 0x20	; 32
    340c:	b1 e4       	ldi	r27, 0x41	; 65
    340e:	8b 87       	std	Y+11, r24	; 0x0b
    3410:	9c 87       	std	Y+12, r25	; 0x0c
    3412:	ad 87       	std	Y+13, r26	; 0x0d
    3414:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    3416:	6b 85       	ldd	r22, Y+11	; 0x0b
    3418:	7c 85       	ldd	r23, Y+12	; 0x0c
    341a:	8d 85       	ldd	r24, Y+13	; 0x0d
    341c:	9e 85       	ldd	r25, Y+14	; 0x0e
    341e:	20 e0       	ldi	r18, 0x00	; 0
    3420:	30 e0       	ldi	r19, 0x00	; 0
    3422:	4a e7       	ldi	r20, 0x7A	; 122
    3424:	55 e4       	ldi	r21, 0x45	; 69
    3426:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    342a:	dc 01       	movw	r26, r24
    342c:	cb 01       	movw	r24, r22
    342e:	8f 83       	std	Y+7, r24	; 0x07
    3430:	98 87       	std	Y+8, r25	; 0x08
    3432:	a9 87       	std	Y+9, r26	; 0x09
    3434:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    3436:	6f 81       	ldd	r22, Y+7	; 0x07
    3438:	78 85       	ldd	r23, Y+8	; 0x08
    343a:	89 85       	ldd	r24, Y+9	; 0x09
    343c:	9a 85       	ldd	r25, Y+10	; 0x0a
    343e:	20 e0       	ldi	r18, 0x00	; 0
    3440:	30 e0       	ldi	r19, 0x00	; 0
    3442:	40 e8       	ldi	r20, 0x80	; 128
    3444:	5f e3       	ldi	r21, 0x3F	; 63
    3446:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    344a:	88 23       	and	r24, r24
    344c:	2c f4       	brge	.+10     	; 0x3458 <Lcd_ES_tsendChar_xy+0x182>
		__ticks = 1;
    344e:	81 e0       	ldi	r24, 0x01	; 1
    3450:	90 e0       	ldi	r25, 0x00	; 0
    3452:	9e 83       	std	Y+6, r25	; 0x06
    3454:	8d 83       	std	Y+5, r24	; 0x05
    3456:	3f c0       	rjmp	.+126    	; 0x34d6 <Lcd_ES_tsendChar_xy+0x200>
	else if (__tmp > 65535)
    3458:	6f 81       	ldd	r22, Y+7	; 0x07
    345a:	78 85       	ldd	r23, Y+8	; 0x08
    345c:	89 85       	ldd	r24, Y+9	; 0x09
    345e:	9a 85       	ldd	r25, Y+10	; 0x0a
    3460:	20 e0       	ldi	r18, 0x00	; 0
    3462:	3f ef       	ldi	r19, 0xFF	; 255
    3464:	4f e7       	ldi	r20, 0x7F	; 127
    3466:	57 e4       	ldi	r21, 0x47	; 71
    3468:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    346c:	18 16       	cp	r1, r24
    346e:	4c f5       	brge	.+82     	; 0x34c2 <Lcd_ES_tsendChar_xy+0x1ec>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    3470:	6b 85       	ldd	r22, Y+11	; 0x0b
    3472:	7c 85       	ldd	r23, Y+12	; 0x0c
    3474:	8d 85       	ldd	r24, Y+13	; 0x0d
    3476:	9e 85       	ldd	r25, Y+14	; 0x0e
    3478:	20 e0       	ldi	r18, 0x00	; 0
    347a:	30 e0       	ldi	r19, 0x00	; 0
    347c:	40 e2       	ldi	r20, 0x20	; 32
    347e:	51 e4       	ldi	r21, 0x41	; 65
    3480:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3484:	dc 01       	movw	r26, r24
    3486:	cb 01       	movw	r24, r22
    3488:	bc 01       	movw	r22, r24
    348a:	cd 01       	movw	r24, r26
    348c:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    3490:	dc 01       	movw	r26, r24
    3492:	cb 01       	movw	r24, r22
    3494:	9e 83       	std	Y+6, r25	; 0x06
    3496:	8d 83       	std	Y+5, r24	; 0x05
    3498:	0f c0       	rjmp	.+30     	; 0x34b8 <Lcd_ES_tsendChar_xy+0x1e2>
    349a:	80 e9       	ldi	r24, 0x90	; 144
    349c:	91 e0       	ldi	r25, 0x01	; 1
    349e:	9c 83       	std	Y+4, r25	; 0x04
    34a0:	8b 83       	std	Y+3, r24	; 0x03
    34a2:	8b 81       	ldd	r24, Y+3	; 0x03
    34a4:	9c 81       	ldd	r25, Y+4	; 0x04
    34a6:	01 97       	sbiw	r24, 0x01	; 1
    34a8:	f1 f7       	brne	.-4      	; 0x34a6 <Lcd_ES_tsendChar_xy+0x1d0>
    34aa:	9c 83       	std	Y+4, r25	; 0x04
    34ac:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    34ae:	8d 81       	ldd	r24, Y+5	; 0x05
    34b0:	9e 81       	ldd	r25, Y+6	; 0x06
    34b2:	01 97       	sbiw	r24, 0x01	; 1
    34b4:	9e 83       	std	Y+6, r25	; 0x06
    34b6:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    34b8:	8d 81       	ldd	r24, Y+5	; 0x05
    34ba:	9e 81       	ldd	r25, Y+6	; 0x06
    34bc:	00 97       	sbiw	r24, 0x00	; 0
    34be:	69 f7       	brne	.-38     	; 0x349a <Lcd_ES_tsendChar_xy+0x1c4>
    34c0:	18 c0       	rjmp	.+48     	; 0x34f2 <Lcd_ES_tsendChar_xy+0x21c>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    34c2:	6f 81       	ldd	r22, Y+7	; 0x07
    34c4:	78 85       	ldd	r23, Y+8	; 0x08
    34c6:	89 85       	ldd	r24, Y+9	; 0x09
    34c8:	9a 85       	ldd	r25, Y+10	; 0x0a
    34ca:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    34ce:	dc 01       	movw	r26, r24
    34d0:	cb 01       	movw	r24, r22
    34d2:	9e 83       	std	Y+6, r25	; 0x06
    34d4:	8d 83       	std	Y+5, r24	; 0x05
    34d6:	8d 81       	ldd	r24, Y+5	; 0x05
    34d8:	9e 81       	ldd	r25, Y+6	; 0x06
    34da:	9a 83       	std	Y+2, r25	; 0x02
    34dc:	89 83       	std	Y+1, r24	; 0x01
    34de:	89 81       	ldd	r24, Y+1	; 0x01
    34e0:	9a 81       	ldd	r25, Y+2	; 0x02
    34e2:	01 97       	sbiw	r24, 0x01	; 1
    34e4:	f1 f7       	brne	.-4      	; 0x34e2 <Lcd_ES_tsendChar_xy+0x20c>
    34e6:	9a 83       	std	Y+2, r25	; 0x02
    34e8:	89 83       	std	Y+1, r24	; 0x01
    34ea:	03 c0       	rjmp	.+6      	; 0x34f2 <Lcd_ES_tsendChar_xy+0x21c>
		_delay_ms(10);
	}else{
		return ES_NOT_OK;
    34ec:	81 e0       	ldi	r24, 0x01	; 1
    34ee:	8a a3       	std	Y+34, r24	; 0x22
    34f0:	19 c0       	rjmp	.+50     	; 0x3524 <Lcd_ES_tsendChar_xy+0x24e>
	}

	for(int j=1;j<=col;j++){
    34f2:	81 e0       	ldi	r24, 0x01	; 1
    34f4:	90 e0       	ldi	r25, 0x00	; 0
    34f6:	9e 8f       	std	Y+30, r25	; 0x1e
    34f8:	8d 8f       	std	Y+29, r24	; 0x1d
    34fa:	08 c0       	rjmp	.+16     	; 0x350c <Lcd_ES_tsendChar_xy+0x236>
		Lcd_ES_tsendCmd(ShiftRight);
    34fc:	8c e1       	ldi	r24, 0x1C	; 28
    34fe:	0e 94 15 16 	call	0x2c2a	; 0x2c2a <Lcd_ES_tsendCmd>
		_delay_ms(10);
	}else{
		return ES_NOT_OK;
	}

	for(int j=1;j<=col;j++){
    3502:	8d 8d       	ldd	r24, Y+29	; 0x1d
    3504:	9e 8d       	ldd	r25, Y+30	; 0x1e
    3506:	01 96       	adiw	r24, 0x01	; 1
    3508:	9e 8f       	std	Y+30, r25	; 0x1e
    350a:	8d 8f       	std	Y+29, r24	; 0x1d
    350c:	89 a1       	ldd	r24, Y+33	; 0x21
    350e:	28 2f       	mov	r18, r24
    3510:	30 e0       	ldi	r19, 0x00	; 0
    3512:	8d 8d       	ldd	r24, Y+29	; 0x1d
    3514:	9e 8d       	ldd	r25, Y+30	; 0x1e
    3516:	28 17       	cp	r18, r24
    3518:	39 07       	cpc	r19, r25
    351a:	84 f7       	brge	.-32     	; 0x34fc <Lcd_ES_tsendChar_xy+0x226>
		Lcd_ES_tsendCmd(ShiftRight);
	}
	Lcd_ES_tsendChar(data);
    351c:	8f 8d       	ldd	r24, Y+31	; 0x1f
    351e:	0e 94 c9 16 	call	0x2d92	; 0x2d92 <Lcd_ES_tsendChar>
	return ES_OK;
    3522:	1a a2       	std	Y+34, r1	; 0x22
    3524:	8a a1       	ldd	r24, Y+34	; 0x22
}
    3526:	a2 96       	adiw	r28, 0x22	; 34
    3528:	0f b6       	in	r0, 0x3f	; 63
    352a:	f8 94       	cli
    352c:	de bf       	out	0x3e, r29	; 62
    352e:	0f be       	out	0x3f, r0	; 63
    3530:	cd bf       	out	0x3d, r28	; 61
    3532:	cf 91       	pop	r28
    3534:	df 91       	pop	r29
    3536:	08 95       	ret

00003538 <LCD_ES_tSet_Cursor_Pos>:

static ES_t LCD_ES_tSet_Cursor_Pos(u8 row,u8 column){
    3538:	df 93       	push	r29
    353a:	cf 93       	push	r28
    353c:	00 d0       	rcall	.+0      	; 0x353e <LCD_ES_tSet_Cursor_Pos+0x6>
    353e:	00 d0       	rcall	.+0      	; 0x3540 <LCD_ES_tSet_Cursor_Pos+0x8>
    3540:	0f 92       	push	r0
    3542:	cd b7       	in	r28, 0x3d	; 61
    3544:	de b7       	in	r29, 0x3e	; 62
    3546:	89 83       	std	Y+1, r24	; 0x01
    3548:	6a 83       	std	Y+2, r22	; 0x02
	column--;
    354a:	8a 81       	ldd	r24, Y+2	; 0x02
    354c:	81 50       	subi	r24, 0x01	; 1
    354e:	8a 83       	std	Y+2, r24	; 0x02
	switch(row){
    3550:	89 81       	ldd	r24, Y+1	; 0x01
    3552:	28 2f       	mov	r18, r24
    3554:	30 e0       	ldi	r19, 0x00	; 0
    3556:	3d 83       	std	Y+5, r19	; 0x05
    3558:	2c 83       	std	Y+4, r18	; 0x04
    355a:	8c 81       	ldd	r24, Y+4	; 0x04
    355c:	9d 81       	ldd	r25, Y+5	; 0x05
    355e:	81 30       	cpi	r24, 0x01	; 1
    3560:	91 05       	cpc	r25, r1
    3562:	31 f0       	breq	.+12     	; 0x3570 <LCD_ES_tSet_Cursor_Pos+0x38>
    3564:	2c 81       	ldd	r18, Y+4	; 0x04
    3566:	3d 81       	ldd	r19, Y+5	; 0x05
    3568:	22 30       	cpi	r18, 0x02	; 2
    356a:	31 05       	cpc	r19, r1
    356c:	31 f0       	breq	.+12     	; 0x357a <LCD_ES_tSet_Cursor_Pos+0x42>
    356e:	0a c0       	rjmp	.+20     	; 0x3584 <LCD_ES_tSet_Cursor_Pos+0x4c>
	         case 1:
	        	 Lcd_ES_tsendCmd((0x80 + column));
    3570:	8a 81       	ldd	r24, Y+2	; 0x02
    3572:	80 58       	subi	r24, 0x80	; 128
    3574:	0e 94 15 16 	call	0x2c2a	; 0x2c2a <Lcd_ES_tsendCmd>
    3578:	08 c0       	rjmp	.+16     	; 0x358a <LCD_ES_tSet_Cursor_Pos+0x52>
	        	 break;
	         case 2:
	        	 Lcd_ES_tsendCmd((0xc0 + column));
    357a:	8a 81       	ldd	r24, Y+2	; 0x02
    357c:	80 54       	subi	r24, 0x40	; 64
    357e:	0e 94 15 16 	call	0x2c2a	; 0x2c2a <Lcd_ES_tsendCmd>
    3582:	03 c0       	rjmp	.+6      	; 0x358a <LCD_ES_tSet_Cursor_Pos+0x52>
	        	 break;
	         default:
	        	 return ES_NOT_OK;
    3584:	31 e0       	ldi	r19, 0x01	; 1
    3586:	3b 83       	std	Y+3, r19	; 0x03
    3588:	01 c0       	rjmp	.+2      	; 0x358c <LCD_ES_tSet_Cursor_Pos+0x54>
	}
	return ES_OK;
    358a:	1b 82       	std	Y+3, r1	; 0x03
    358c:	8b 81       	ldd	r24, Y+3	; 0x03
}
    358e:	0f 90       	pop	r0
    3590:	0f 90       	pop	r0
    3592:	0f 90       	pop	r0
    3594:	0f 90       	pop	r0
    3596:	0f 90       	pop	r0
    3598:	cf 91       	pop	r28
    359a:	df 91       	pop	r29
    359c:	08 95       	ret

0000359e <LCD_ES_tGoTo>:

/************************************************************************/
ES_t LCD_ES_tGoTo(u8 Line, u8 x){
    359e:	df 93       	push	r29
    35a0:	cf 93       	push	r28
    35a2:	00 d0       	rcall	.+0      	; 0x35a4 <LCD_ES_tGoTo+0x6>
    35a4:	0f 92       	push	r0
    35a6:	cd b7       	in	r28, 0x3d	; 61
    35a8:	de b7       	in	r29, 0x3e	; 62
    35aa:	89 83       	std	Y+1, r24	; 0x01
    35ac:	6a 83       	std	Y+2, r22	; 0x02
	if(0 == Line)
    35ae:	89 81       	ldd	r24, Y+1	; 0x01
    35b0:	88 23       	and	r24, r24
    35b2:	41 f4       	brne	.+16     	; 0x35c4 <LCD_ES_tGoTo+0x26>
	{
		if ( x <=15)
    35b4:	8a 81       	ldd	r24, Y+2	; 0x02
    35b6:	80 31       	cpi	r24, 0x10	; 16
    35b8:	98 f4       	brcc	.+38     	; 0x35e0 <LCD_ES_tGoTo+0x42>
		{
			Lcd_ES_tsendCmd(0x80 + x);
    35ba:	8a 81       	ldd	r24, Y+2	; 0x02
    35bc:	80 58       	subi	r24, 0x80	; 128
    35be:	0e 94 15 16 	call	0x2c2a	; 0x2c2a <Lcd_ES_tsendCmd>
    35c2:	0e c0       	rjmp	.+28     	; 0x35e0 <LCD_ES_tGoTo+0x42>
		}
	}
	else if (1 == Line)
    35c4:	89 81       	ldd	r24, Y+1	; 0x01
    35c6:	81 30       	cpi	r24, 0x01	; 1
    35c8:	41 f4       	brne	.+16     	; 0x35da <LCD_ES_tGoTo+0x3c>
	{
		if ( x <=15)
    35ca:	8a 81       	ldd	r24, Y+2	; 0x02
    35cc:	80 31       	cpi	r24, 0x10	; 16
    35ce:	40 f4       	brcc	.+16     	; 0x35e0 <LCD_ES_tGoTo+0x42>
		{
			Lcd_ES_tsendCmd(0xC0 + x);
    35d0:	8a 81       	ldd	r24, Y+2	; 0x02
    35d2:	80 54       	subi	r24, 0x40	; 64
    35d4:	0e 94 15 16 	call	0x2c2a	; 0x2c2a <Lcd_ES_tsendCmd>
    35d8:	03 c0       	rjmp	.+6      	; 0x35e0 <LCD_ES_tGoTo+0x42>
		}
	}else{
		return ES_NOT_OK;
    35da:	81 e0       	ldi	r24, 0x01	; 1
    35dc:	8b 83       	std	Y+3, r24	; 0x03
    35de:	01 c0       	rjmp	.+2      	; 0x35e2 <LCD_ES_tGoTo+0x44>
	}
	return ES_OK;
    35e0:	1b 82       	std	Y+3, r1	; 0x03
    35e2:	8b 81       	ldd	r24, Y+3	; 0x03
}
    35e4:	0f 90       	pop	r0
    35e6:	0f 90       	pop	r0
    35e8:	0f 90       	pop	r0
    35ea:	cf 91       	pop	r28
    35ec:	df 91       	pop	r29
    35ee:	08 95       	ret

000035f0 <KPD_ES_tGetKeyPressed>:
// To avoid the unarrangement and uncontiguous
const u8 KPD_Au8RowsPins[4] = {KPD_U8_R1,KPD_U8_R2,KPD_U8_R3,KPD_U8_R4};
const u8 KPD_Au8ColsPins[4] = {KPD_U8_C1,KPD_U8_C2,KPD_U8_C3,KPD_U8_C4};

ES_t KPD_ES_tGetKeyPressed(u8 *copy_pu8ReturnedKey)
{
    35f0:	df 93       	push	r29
    35f2:	cf 93       	push	r28
    35f4:	cd b7       	in	r28, 0x3d	; 61
    35f6:	de b7       	in	r29, 0x3e	; 62
    35f8:	65 97       	sbiw	r28, 0x15	; 21
    35fa:	0f b6       	in	r0, 0x3f	; 63
    35fc:	f8 94       	cli
    35fe:	de bf       	out	0x3e, r29	; 62
    3600:	0f be       	out	0x3f, r0	; 63
    3602:	cd bf       	out	0x3d, r28	; 61
    3604:	9c 8b       	std	Y+20, r25	; 0x14
    3606:	8b 8b       	std	Y+19, r24	; 0x13
	*copy_pu8ReturnedKey = KPD_U8_NOT_PRESSED;
    3608:	eb 89       	ldd	r30, Y+19	; 0x13
    360a:	fc 89       	ldd	r31, Y+20	; 0x14
    360c:	8f ef       	ldi	r24, 0xFF	; 255
    360e:	80 83       	st	Z, r24
	u8 Local_u8RowsCounter,Local_u8ColsCounter,Local_u8PinVal,Local_u8Flag = LOW;
    3610:	1f 86       	std	Y+15, r1	; 0x0f
	if(copy_pu8ReturnedKey != NULL)
    3612:	8b 89       	ldd	r24, Y+19	; 0x13
    3614:	9c 89       	ldd	r25, Y+20	; 0x14
    3616:	00 97       	sbiw	r24, 0x00	; 0
    3618:	09 f4       	brne	.+2      	; 0x361c <KPD_ES_tGetKeyPressed+0x2c>
    361a:	ed c0       	rjmp	.+474    	; 0x37f6 <KPD_ES_tGetKeyPressed+0x206>
	{
		/* Activation of each row "for loop" */
		for(Local_u8RowsCounter=INIT;Local_u8RowsCounter<ROWS_NUM;Local_u8RowsCounter++)
    361c:	19 8a       	std	Y+17, r1	; 0x11
    361e:	e5 c0       	rjmp	.+458    	; 0x37ea <KPD_ES_tGetKeyPressed+0x1fa>
		{
			// Activate row
			DIO_ES_tSetPinValue(KPD_U8_PORTROWS,KPD_Au8RowsPins[Local_u8RowsCounter],LOW);
    3620:	89 89       	ldd	r24, Y+17	; 0x11
    3622:	88 2f       	mov	r24, r24
    3624:	90 e0       	ldi	r25, 0x00	; 0
    3626:	fc 01       	movw	r30, r24
    3628:	ef 5d       	subi	r30, 0xDF	; 223
    362a:	fe 4f       	sbci	r31, 0xFE	; 254
    362c:	90 81       	ld	r25, Z
    362e:	81 e0       	ldi	r24, 0x01	; 1
    3630:	69 2f       	mov	r22, r25
    3632:	40 e0       	ldi	r20, 0x00	; 0
    3634:	0e 94 68 0e 	call	0x1cd0	; 0x1cd0 <DIO_ES_tSetPinValue>
			// Check which input pin has zero "pressed"
			// by reading 4 pins input "columns"
			for(Local_u8ColsCounter=INIT;Local_u8ColsCounter<COLS_NUM;Local_u8ColsCounter++)
    3638:	18 8a       	std	Y+16, r1	; 0x10
    363a:	c1 c0       	rjmp	.+386    	; 0x37be <KPD_ES_tGetKeyPressed+0x1ce>
			{
				DIO_ES_tGetPinValue(KPD_U8_PORTCOLS,KPD_Au8ColsPins[Local_u8ColsCounter],&Local_u8PinVal);
    363c:	88 89       	ldd	r24, Y+16	; 0x10
    363e:	88 2f       	mov	r24, r24
    3640:	90 e0       	ldi	r25, 0x00	; 0
    3642:	fc 01       	movw	r30, r24
    3644:	eb 5d       	subi	r30, 0xDB	; 219
    3646:	fe 4f       	sbci	r31, 0xFE	; 254
    3648:	90 81       	ld	r25, Z
    364a:	9e 01       	movw	r18, r28
    364c:	2e 5e       	subi	r18, 0xEE	; 238
    364e:	3f 4f       	sbci	r19, 0xFF	; 255
    3650:	83 e0       	ldi	r24, 0x03	; 3
    3652:	69 2f       	mov	r22, r25
    3654:	a9 01       	movw	r20, r18
    3656:	0e 94 57 0f 	call	0x1eae	; 0x1eae <DIO_ES_tGetPinValue>
				if(Local_u8PinVal == LOW){ /* Switch is pressed */
    365a:	8a 89       	ldd	r24, Y+18	; 0x12
    365c:	88 23       	and	r24, r24
    365e:	09 f0       	breq	.+2      	; 0x3662 <KPD_ES_tGetKeyPressed+0x72>
    3660:	ab c0       	rjmp	.+342    	; 0x37b8 <KPD_ES_tGetKeyPressed+0x1c8>
    3662:	80 e0       	ldi	r24, 0x00	; 0
    3664:	90 e0       	ldi	r25, 0x00	; 0
    3666:	a0 ea       	ldi	r26, 0xA0	; 160
    3668:	b1 e4       	ldi	r27, 0x41	; 65
    366a:	8b 87       	std	Y+11, r24	; 0x0b
    366c:	9c 87       	std	Y+12, r25	; 0x0c
    366e:	ad 87       	std	Y+13, r26	; 0x0d
    3670:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    3672:	6b 85       	ldd	r22, Y+11	; 0x0b
    3674:	7c 85       	ldd	r23, Y+12	; 0x0c
    3676:	8d 85       	ldd	r24, Y+13	; 0x0d
    3678:	9e 85       	ldd	r25, Y+14	; 0x0e
    367a:	20 e0       	ldi	r18, 0x00	; 0
    367c:	30 e0       	ldi	r19, 0x00	; 0
    367e:	4a e7       	ldi	r20, 0x7A	; 122
    3680:	55 e4       	ldi	r21, 0x45	; 69
    3682:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3686:	dc 01       	movw	r26, r24
    3688:	cb 01       	movw	r24, r22
    368a:	8f 83       	std	Y+7, r24	; 0x07
    368c:	98 87       	std	Y+8, r25	; 0x08
    368e:	a9 87       	std	Y+9, r26	; 0x09
    3690:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    3692:	6f 81       	ldd	r22, Y+7	; 0x07
    3694:	78 85       	ldd	r23, Y+8	; 0x08
    3696:	89 85       	ldd	r24, Y+9	; 0x09
    3698:	9a 85       	ldd	r25, Y+10	; 0x0a
    369a:	20 e0       	ldi	r18, 0x00	; 0
    369c:	30 e0       	ldi	r19, 0x00	; 0
    369e:	40 e8       	ldi	r20, 0x80	; 128
    36a0:	5f e3       	ldi	r21, 0x3F	; 63
    36a2:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    36a6:	88 23       	and	r24, r24
    36a8:	2c f4       	brge	.+10     	; 0x36b4 <KPD_ES_tGetKeyPressed+0xc4>
		__ticks = 1;
    36aa:	81 e0       	ldi	r24, 0x01	; 1
    36ac:	90 e0       	ldi	r25, 0x00	; 0
    36ae:	9e 83       	std	Y+6, r25	; 0x06
    36b0:	8d 83       	std	Y+5, r24	; 0x05
    36b2:	3f c0       	rjmp	.+126    	; 0x3732 <KPD_ES_tGetKeyPressed+0x142>
	else if (__tmp > 65535)
    36b4:	6f 81       	ldd	r22, Y+7	; 0x07
    36b6:	78 85       	ldd	r23, Y+8	; 0x08
    36b8:	89 85       	ldd	r24, Y+9	; 0x09
    36ba:	9a 85       	ldd	r25, Y+10	; 0x0a
    36bc:	20 e0       	ldi	r18, 0x00	; 0
    36be:	3f ef       	ldi	r19, 0xFF	; 255
    36c0:	4f e7       	ldi	r20, 0x7F	; 127
    36c2:	57 e4       	ldi	r21, 0x47	; 71
    36c4:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    36c8:	18 16       	cp	r1, r24
    36ca:	4c f5       	brge	.+82     	; 0x371e <KPD_ES_tGetKeyPressed+0x12e>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    36cc:	6b 85       	ldd	r22, Y+11	; 0x0b
    36ce:	7c 85       	ldd	r23, Y+12	; 0x0c
    36d0:	8d 85       	ldd	r24, Y+13	; 0x0d
    36d2:	9e 85       	ldd	r25, Y+14	; 0x0e
    36d4:	20 e0       	ldi	r18, 0x00	; 0
    36d6:	30 e0       	ldi	r19, 0x00	; 0
    36d8:	40 e2       	ldi	r20, 0x20	; 32
    36da:	51 e4       	ldi	r21, 0x41	; 65
    36dc:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    36e0:	dc 01       	movw	r26, r24
    36e2:	cb 01       	movw	r24, r22
    36e4:	bc 01       	movw	r22, r24
    36e6:	cd 01       	movw	r24, r26
    36e8:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    36ec:	dc 01       	movw	r26, r24
    36ee:	cb 01       	movw	r24, r22
    36f0:	9e 83       	std	Y+6, r25	; 0x06
    36f2:	8d 83       	std	Y+5, r24	; 0x05
    36f4:	0f c0       	rjmp	.+30     	; 0x3714 <KPD_ES_tGetKeyPressed+0x124>
    36f6:	80 e9       	ldi	r24, 0x90	; 144
    36f8:	91 e0       	ldi	r25, 0x01	; 1
    36fa:	9c 83       	std	Y+4, r25	; 0x04
    36fc:	8b 83       	std	Y+3, r24	; 0x03
    36fe:	8b 81       	ldd	r24, Y+3	; 0x03
    3700:	9c 81       	ldd	r25, Y+4	; 0x04
    3702:	01 97       	sbiw	r24, 0x01	; 1
    3704:	f1 f7       	brne	.-4      	; 0x3702 <KPD_ES_tGetKeyPressed+0x112>
    3706:	9c 83       	std	Y+4, r25	; 0x04
    3708:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    370a:	8d 81       	ldd	r24, Y+5	; 0x05
    370c:	9e 81       	ldd	r25, Y+6	; 0x06
    370e:	01 97       	sbiw	r24, 0x01	; 1
    3710:	9e 83       	std	Y+6, r25	; 0x06
    3712:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    3714:	8d 81       	ldd	r24, Y+5	; 0x05
    3716:	9e 81       	ldd	r25, Y+6	; 0x06
    3718:	00 97       	sbiw	r24, 0x00	; 0
    371a:	69 f7       	brne	.-38     	; 0x36f6 <KPD_ES_tGetKeyPressed+0x106>
    371c:	14 c0       	rjmp	.+40     	; 0x3746 <KPD_ES_tGetKeyPressed+0x156>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    371e:	6f 81       	ldd	r22, Y+7	; 0x07
    3720:	78 85       	ldd	r23, Y+8	; 0x08
    3722:	89 85       	ldd	r24, Y+9	; 0x09
    3724:	9a 85       	ldd	r25, Y+10	; 0x0a
    3726:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    372a:	dc 01       	movw	r26, r24
    372c:	cb 01       	movw	r24, r22
    372e:	9e 83       	std	Y+6, r25	; 0x06
    3730:	8d 83       	std	Y+5, r24	; 0x05
    3732:	8d 81       	ldd	r24, Y+5	; 0x05
    3734:	9e 81       	ldd	r25, Y+6	; 0x06
    3736:	9a 83       	std	Y+2, r25	; 0x02
    3738:	89 83       	std	Y+1, r24	; 0x01
    373a:	89 81       	ldd	r24, Y+1	; 0x01
    373c:	9a 81       	ldd	r25, Y+2	; 0x02
    373e:	01 97       	sbiw	r24, 0x01	; 1
    3740:	f1 f7       	brne	.-4      	; 0x373e <KPD_ES_tGetKeyPressed+0x14e>
    3742:	9a 83       	std	Y+2, r25	; 0x02
    3744:	89 83       	std	Y+1, r24	; 0x01
					/* The switch which reaches between the activated
					 * Column and the pressed key */
					_delay_ms(20);   // Debouncing
					// Check if the pin is still low "problem of multiple display"
					DIO_ES_tGetPinValue(KPD_U8_PORTCOLS,KPD_Au8ColsPins[Local_u8ColsCounter],&Local_u8PinVal);  // Update the PinVal
    3746:	88 89       	ldd	r24, Y+16	; 0x10
    3748:	88 2f       	mov	r24, r24
    374a:	90 e0       	ldi	r25, 0x00	; 0
    374c:	fc 01       	movw	r30, r24
    374e:	eb 5d       	subi	r30, 0xDB	; 219
    3750:	fe 4f       	sbci	r31, 0xFE	; 254
    3752:	90 81       	ld	r25, Z
    3754:	9e 01       	movw	r18, r28
    3756:	2e 5e       	subi	r18, 0xEE	; 238
    3758:	3f 4f       	sbci	r19, 0xFF	; 255
    375a:	83 e0       	ldi	r24, 0x03	; 3
    375c:	69 2f       	mov	r22, r25
    375e:	a9 01       	movw	r20, r18
    3760:	0e 94 57 0f 	call	0x1eae	; 0x1eae <DIO_ES_tGetPinValue>
    3764:	0f c0       	rjmp	.+30     	; 0x3784 <KPD_ES_tGetKeyPressed+0x194>
					// will not get out of the while until he raised his hand "Value = HIGH"
					// You want to let stuck the code here until the value equals high
					while(Local_u8PinVal == LOW){
						// Continues reading until the value equals high
						DIO_ES_tGetPinValue(KPD_U8_PORTCOLS,KPD_Au8ColsPins[Local_u8ColsCounter],&Local_u8PinVal);  // Update the PinVal
    3766:	88 89       	ldd	r24, Y+16	; 0x10
    3768:	88 2f       	mov	r24, r24
    376a:	90 e0       	ldi	r25, 0x00	; 0
    376c:	fc 01       	movw	r30, r24
    376e:	eb 5d       	subi	r30, 0xDB	; 219
    3770:	fe 4f       	sbci	r31, 0xFE	; 254
    3772:	90 81       	ld	r25, Z
    3774:	9e 01       	movw	r18, r28
    3776:	2e 5e       	subi	r18, 0xEE	; 238
    3778:	3f 4f       	sbci	r19, 0xFF	; 255
    377a:	83 e0       	ldi	r24, 0x03	; 3
    377c:	69 2f       	mov	r22, r25
    377e:	a9 01       	movw	r20, r18
    3780:	0e 94 57 0f 	call	0x1eae	; 0x1eae <DIO_ES_tGetPinValue>
					_delay_ms(20);   // Debouncing
					// Check if the pin is still low "problem of multiple display"
					DIO_ES_tGetPinValue(KPD_U8_PORTCOLS,KPD_Au8ColsPins[Local_u8ColsCounter],&Local_u8PinVal);  // Update the PinVal
					// will not get out of the while until he raised his hand "Value = HIGH"
					// You want to let stuck the code here until the value equals high
					while(Local_u8PinVal == LOW){
    3784:	8a 89       	ldd	r24, Y+18	; 0x12
    3786:	88 23       	and	r24, r24
    3788:	71 f3       	breq	.-36     	; 0x3766 <KPD_ES_tGetKeyPressed+0x176>
						// Continues reading until the value equals high
						DIO_ES_tGetPinValue(KPD_U8_PORTCOLS,KPD_Au8ColsPins[Local_u8ColsCounter],&Local_u8PinVal);  // Update the PinVal
					}
					*copy_pu8ReturnedKey = KPD_Au8Keys[Local_u8RowsCounter][Local_u8ColsCounter];
    378a:	89 89       	ldd	r24, Y+17	; 0x11
    378c:	48 2f       	mov	r20, r24
    378e:	50 e0       	ldi	r21, 0x00	; 0
    3790:	88 89       	ldd	r24, Y+16	; 0x10
    3792:	28 2f       	mov	r18, r24
    3794:	30 e0       	ldi	r19, 0x00	; 0
    3796:	ca 01       	movw	r24, r20
    3798:	88 0f       	add	r24, r24
    379a:	99 1f       	adc	r25, r25
    379c:	88 0f       	add	r24, r24
    379e:	99 1f       	adc	r25, r25
    37a0:	82 0f       	add	r24, r18
    37a2:	93 1f       	adc	r25, r19
    37a4:	fc 01       	movw	r30, r24
    37a6:	ef 5e       	subi	r30, 0xEF	; 239
    37a8:	fe 4f       	sbci	r31, 0xFE	; 254
    37aa:	80 81       	ld	r24, Z
    37ac:	eb 89       	ldd	r30, Y+19	; 0x13
    37ae:	fc 89       	ldd	r31, Y+20	; 0x14
    37b0:	80 83       	st	Z, r24
					Local_u8Flag = HIGH;
    37b2:	81 e0       	ldi	r24, 0x01	; 1
    37b4:	8f 87       	std	Y+15, r24	; 0x0f
    37b6:	07 c0       	rjmp	.+14     	; 0x37c6 <KPD_ES_tGetKeyPressed+0x1d6>
		{
			// Activate row
			DIO_ES_tSetPinValue(KPD_U8_PORTROWS,KPD_Au8RowsPins[Local_u8RowsCounter],LOW);
			// Check which input pin has zero "pressed"
			// by reading 4 pins input "columns"
			for(Local_u8ColsCounter=INIT;Local_u8ColsCounter<COLS_NUM;Local_u8ColsCounter++)
    37b8:	88 89       	ldd	r24, Y+16	; 0x10
    37ba:	8f 5f       	subi	r24, 0xFF	; 255
    37bc:	88 8b       	std	Y+16, r24	; 0x10
    37be:	88 89       	ldd	r24, Y+16	; 0x10
    37c0:	84 30       	cpi	r24, 0x04	; 4
    37c2:	08 f4       	brcc	.+2      	; 0x37c6 <KPD_ES_tGetKeyPressed+0x1d6>
    37c4:	3b cf       	rjmp	.-394    	; 0x363c <KPD_ES_tGetKeyPressed+0x4c>
					Local_u8Flag = HIGH;
					break;
				}
			}
			// Deactivate ROW
			DIO_ES_tSetPinValue(KPD_U8_PORTROWS,KPD_Au8RowsPins[Local_u8RowsCounter],HIGH);
    37c6:	89 89       	ldd	r24, Y+17	; 0x11
    37c8:	88 2f       	mov	r24, r24
    37ca:	90 e0       	ldi	r25, 0x00	; 0
    37cc:	fc 01       	movw	r30, r24
    37ce:	ef 5d       	subi	r30, 0xDF	; 223
    37d0:	fe 4f       	sbci	r31, 0xFE	; 254
    37d2:	90 81       	ld	r25, Z
    37d4:	81 e0       	ldi	r24, 0x01	; 1
    37d6:	69 2f       	mov	r22, r25
    37d8:	41 e0       	ldi	r20, 0x01	; 1
    37da:	0e 94 68 0e 	call	0x1cd0	; 0x1cd0 <DIO_ES_tSetPinValue>
			if(Local_u8Flag == HIGH)
    37de:	8f 85       	ldd	r24, Y+15	; 0x0f
    37e0:	81 30       	cpi	r24, 0x01	; 1
    37e2:	39 f0       	breq	.+14     	; 0x37f2 <KPD_ES_tGetKeyPressed+0x202>
	*copy_pu8ReturnedKey = KPD_U8_NOT_PRESSED;
	u8 Local_u8RowsCounter,Local_u8ColsCounter,Local_u8PinVal,Local_u8Flag = LOW;
	if(copy_pu8ReturnedKey != NULL)
	{
		/* Activation of each row "for loop" */
		for(Local_u8RowsCounter=INIT;Local_u8RowsCounter<ROWS_NUM;Local_u8RowsCounter++)
    37e4:	89 89       	ldd	r24, Y+17	; 0x11
    37e6:	8f 5f       	subi	r24, 0xFF	; 255
    37e8:	89 8b       	std	Y+17, r24	; 0x11
    37ea:	89 89       	ldd	r24, Y+17	; 0x11
    37ec:	84 30       	cpi	r24, 0x04	; 4
    37ee:	08 f4       	brcc	.+2      	; 0x37f2 <KPD_ES_tGetKeyPressed+0x202>
    37f0:	17 cf       	rjmp	.-466    	; 0x3620 <KPD_ES_tGetKeyPressed+0x30>


	}else{
		return ES_NOT_OK;
	}
	return ES_OK;
    37f2:	1d 8a       	std	Y+21, r1	; 0x15
    37f4:	02 c0       	rjmp	.+4      	; 0x37fa <KPD_ES_tGetKeyPressed+0x20a>
				break;
		}


	}else{
		return ES_NOT_OK;
    37f6:	81 e0       	ldi	r24, 0x01	; 1
    37f8:	8d 8b       	std	Y+21, r24	; 0x15
    37fa:	8d 89       	ldd	r24, Y+21	; 0x15
	}
	return ES_OK;
}
    37fc:	65 96       	adiw	r28, 0x15	; 21
    37fe:	0f b6       	in	r0, 0x3f	; 63
    3800:	f8 94       	cli
    3802:	de bf       	out	0x3e, r29	; 62
    3804:	0f be       	out	0x3f, r0	; 63
    3806:	cd bf       	out	0x3d, r28	; 61
    3808:	cf 91       	pop	r28
    380a:	df 91       	pop	r29
    380c:	08 95       	ret

0000380e <main>:




int main()
{
    380e:	0f 93       	push	r16
    3810:	1f 93       	push	r17
    3812:	df 93       	push	r29
    3814:	cf 93       	push	r28
    3816:	cd b7       	in	r28, 0x3d	; 61
    3818:	de b7       	in	r29, 0x3e	; 62
    381a:	64 97       	sbiw	r28, 0x14	; 20
    381c:	0f b6       	in	r0, 0x3f	; 63
    381e:	f8 94       	cli
    3820:	de bf       	out	0x3e, r29	; 62
    3822:	0f be       	out	0x3f, r0	; 63
    3824:	cd bf       	out	0x3d, r28	; 61
	u8 data=0;
    3826:	1f 86       	std	Y+15, r1	; 0x0f
	// Seven segment port
	DIO_ES_tSetPortDirection(DIO_U8_PORT_A, OUTPUT);
    3828:	80 e0       	ldi	r24, 0x00	; 0
    382a:	61 e0       	ldi	r22, 0x01	; 1
    382c:	0e 94 d1 0f 	call	0x1fa2	; 0x1fa2 <DIO_ES_tSetPortDirection>

	SPI_Config_t SPI_Cfg;

	SPI_Cfg.CLK_PHASE = SPI_CLK_PHASE_LEADING_SAMPLE;
    3830:	1b 8a       	std	Y+19, r1	; 0x13
	SPI_Cfg.CLK_Polarity = SPI_CLK_Polarity_IDLE_LOW;
    3832:	1a 8a       	std	Y+18, r1	; 0x12
	SPI_Cfg.Data_Order = SPI_DATA_ORDER_MSB;
    3834:	19 8a       	std	Y+17, r1	; 0x11

#ifdef Act_As_Master
	SPI_Cfg.Device_Mode = SPI_DEVICE_MODE_MASTER;
    3836:	80 e1       	ldi	r24, 0x10	; 16
    3838:	88 8b       	std	Y+16, r24	; 0x10
	SPI_Cfg.Prescalar = SPI_Prescalar_16;
    383a:	81 e0       	ldi	r24, 0x01	; 1
    383c:	8c 8b       	std	Y+20, r24	; 0x14
#ifdef Act_As_Slave
	SPI_Cfg.Device_Mode = SPI_DEVICE_MODE_SLAVE;
#endif


	SPI_Init(&SPI_Cfg);
    383e:	ce 01       	movw	r24, r28
    3840:	40 96       	adiw	r24, 0x10	; 16
    3842:	0e 94 f1 09 	call	0x13e2	; 0x13e2 <SPI_Init>

#ifdef Act_As_Master
	for(data=0;data<= 255;data++)
    3846:	1f 86       	std	Y+15, r1	; 0x0f
	{
		DIO_ES_tSetPinValue(SPI_REG, SS, LOW);
    3848:	81 e0       	ldi	r24, 0x01	; 1
    384a:	64 e0       	ldi	r22, 0x04	; 4
    384c:	40 e0       	ldi	r20, 0x00	; 0
    384e:	0e 94 68 0e 	call	0x1cd0	; 0x1cd0 <DIO_ES_tSetPinValue>
    3852:	80 e0       	ldi	r24, 0x00	; 0
    3854:	90 e0       	ldi	r25, 0x00	; 0
    3856:	aa e7       	ldi	r26, 0x7A	; 122
    3858:	b4 e4       	ldi	r27, 0x44	; 68
    385a:	8b 87       	std	Y+11, r24	; 0x0b
    385c:	9c 87       	std	Y+12, r25	; 0x0c
    385e:	ad 87       	std	Y+13, r26	; 0x0d
    3860:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    3862:	6b 85       	ldd	r22, Y+11	; 0x0b
    3864:	7c 85       	ldd	r23, Y+12	; 0x0c
    3866:	8d 85       	ldd	r24, Y+13	; 0x0d
    3868:	9e 85       	ldd	r25, Y+14	; 0x0e
    386a:	20 e0       	ldi	r18, 0x00	; 0
    386c:	30 e0       	ldi	r19, 0x00	; 0
    386e:	4a e7       	ldi	r20, 0x7A	; 122
    3870:	55 e4       	ldi	r21, 0x45	; 69
    3872:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3876:	dc 01       	movw	r26, r24
    3878:	cb 01       	movw	r24, r22
    387a:	8f 83       	std	Y+7, r24	; 0x07
    387c:	98 87       	std	Y+8, r25	; 0x08
    387e:	a9 87       	std	Y+9, r26	; 0x09
    3880:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    3882:	6f 81       	ldd	r22, Y+7	; 0x07
    3884:	78 85       	ldd	r23, Y+8	; 0x08
    3886:	89 85       	ldd	r24, Y+9	; 0x09
    3888:	9a 85       	ldd	r25, Y+10	; 0x0a
    388a:	20 e0       	ldi	r18, 0x00	; 0
    388c:	30 e0       	ldi	r19, 0x00	; 0
    388e:	40 e8       	ldi	r20, 0x80	; 128
    3890:	5f e3       	ldi	r21, 0x3F	; 63
    3892:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    3896:	88 23       	and	r24, r24
    3898:	2c f4       	brge	.+10     	; 0x38a4 <main+0x96>
		__ticks = 1;
    389a:	81 e0       	ldi	r24, 0x01	; 1
    389c:	90 e0       	ldi	r25, 0x00	; 0
    389e:	9e 83       	std	Y+6, r25	; 0x06
    38a0:	8d 83       	std	Y+5, r24	; 0x05
    38a2:	3f c0       	rjmp	.+126    	; 0x3922 <main+0x114>
	else if (__tmp > 65535)
    38a4:	6f 81       	ldd	r22, Y+7	; 0x07
    38a6:	78 85       	ldd	r23, Y+8	; 0x08
    38a8:	89 85       	ldd	r24, Y+9	; 0x09
    38aa:	9a 85       	ldd	r25, Y+10	; 0x0a
    38ac:	20 e0       	ldi	r18, 0x00	; 0
    38ae:	3f ef       	ldi	r19, 0xFF	; 255
    38b0:	4f e7       	ldi	r20, 0x7F	; 127
    38b2:	57 e4       	ldi	r21, 0x47	; 71
    38b4:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    38b8:	18 16       	cp	r1, r24
    38ba:	4c f5       	brge	.+82     	; 0x390e <main+0x100>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    38bc:	6b 85       	ldd	r22, Y+11	; 0x0b
    38be:	7c 85       	ldd	r23, Y+12	; 0x0c
    38c0:	8d 85       	ldd	r24, Y+13	; 0x0d
    38c2:	9e 85       	ldd	r25, Y+14	; 0x0e
    38c4:	20 e0       	ldi	r18, 0x00	; 0
    38c6:	30 e0       	ldi	r19, 0x00	; 0
    38c8:	40 e2       	ldi	r20, 0x20	; 32
    38ca:	51 e4       	ldi	r21, 0x41	; 65
    38cc:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    38d0:	dc 01       	movw	r26, r24
    38d2:	cb 01       	movw	r24, r22
    38d4:	bc 01       	movw	r22, r24
    38d6:	cd 01       	movw	r24, r26
    38d8:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    38dc:	dc 01       	movw	r26, r24
    38de:	cb 01       	movw	r24, r22
    38e0:	9e 83       	std	Y+6, r25	; 0x06
    38e2:	8d 83       	std	Y+5, r24	; 0x05
    38e4:	0f c0       	rjmp	.+30     	; 0x3904 <main+0xf6>
    38e6:	80 e9       	ldi	r24, 0x90	; 144
    38e8:	91 e0       	ldi	r25, 0x01	; 1
    38ea:	9c 83       	std	Y+4, r25	; 0x04
    38ec:	8b 83       	std	Y+3, r24	; 0x03
    38ee:	8b 81       	ldd	r24, Y+3	; 0x03
    38f0:	9c 81       	ldd	r25, Y+4	; 0x04
    38f2:	01 97       	sbiw	r24, 0x01	; 1
    38f4:	f1 f7       	brne	.-4      	; 0x38f2 <main+0xe4>
    38f6:	9c 83       	std	Y+4, r25	; 0x04
    38f8:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    38fa:	8d 81       	ldd	r24, Y+5	; 0x05
    38fc:	9e 81       	ldd	r25, Y+6	; 0x06
    38fe:	01 97       	sbiw	r24, 0x01	; 1
    3900:	9e 83       	std	Y+6, r25	; 0x06
    3902:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    3904:	8d 81       	ldd	r24, Y+5	; 0x05
    3906:	9e 81       	ldd	r25, Y+6	; 0x06
    3908:	00 97       	sbiw	r24, 0x00	; 0
    390a:	69 f7       	brne	.-38     	; 0x38e6 <main+0xd8>
    390c:	14 c0       	rjmp	.+40     	; 0x3936 <main+0x128>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    390e:	6f 81       	ldd	r22, Y+7	; 0x07
    3910:	78 85       	ldd	r23, Y+8	; 0x08
    3912:	89 85       	ldd	r24, Y+9	; 0x09
    3914:	9a 85       	ldd	r25, Y+10	; 0x0a
    3916:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    391a:	dc 01       	movw	r26, r24
    391c:	cb 01       	movw	r24, r22
    391e:	9e 83       	std	Y+6, r25	; 0x06
    3920:	8d 83       	std	Y+5, r24	; 0x05
    3922:	8d 81       	ldd	r24, Y+5	; 0x05
    3924:	9e 81       	ldd	r25, Y+6	; 0x06
    3926:	9a 83       	std	Y+2, r25	; 0x02
    3928:	89 83       	std	Y+1, r24	; 0x01
    392a:	89 81       	ldd	r24, Y+1	; 0x01
    392c:	9a 81       	ldd	r25, Y+2	; 0x02
    392e:	01 97       	sbiw	r24, 0x01	; 1
    3930:	f1 f7       	brne	.-4      	; 0x392e <main+0x120>
    3932:	9a 83       	std	Y+2, r25	; 0x02
    3934:	89 83       	std	Y+1, r24	; 0x01
#ifdef Act_As_Slave
	for(data=255;data>=0;data--)
	{
#endif
		_delay_ms(1000);
		PORTA = SPI_Transmit_Receive(data);
    3936:	0b e3       	ldi	r16, 0x3B	; 59
    3938:	10 e0       	ldi	r17, 0x00	; 0
    393a:	8f 85       	ldd	r24, Y+15	; 0x0f
    393c:	0e 94 1b 0b 	call	0x1636	; 0x1636 <SPI_Transmit_Receive>
    3940:	f8 01       	movw	r30, r16
    3942:	80 83       	st	Z, r24


	SPI_Init(&SPI_Cfg);

#ifdef Act_As_Master
	for(data=0;data<= 255;data++)
    3944:	8f 85       	ldd	r24, Y+15	; 0x0f
    3946:	8f 5f       	subi	r24, 0xFF	; 255
    3948:	8f 87       	std	Y+15, r24	; 0x0f
    394a:	7e cf       	rjmp	.-260    	; 0x3848 <main+0x3a>

0000394c <__udivmodhi4>:
    394c:	aa 1b       	sub	r26, r26
    394e:	bb 1b       	sub	r27, r27
    3950:	51 e1       	ldi	r21, 0x11	; 17
    3952:	07 c0       	rjmp	.+14     	; 0x3962 <__udivmodhi4_ep>

00003954 <__udivmodhi4_loop>:
    3954:	aa 1f       	adc	r26, r26
    3956:	bb 1f       	adc	r27, r27
    3958:	a6 17       	cp	r26, r22
    395a:	b7 07       	cpc	r27, r23
    395c:	10 f0       	brcs	.+4      	; 0x3962 <__udivmodhi4_ep>
    395e:	a6 1b       	sub	r26, r22
    3960:	b7 0b       	sbc	r27, r23

00003962 <__udivmodhi4_ep>:
    3962:	88 1f       	adc	r24, r24
    3964:	99 1f       	adc	r25, r25
    3966:	5a 95       	dec	r21
    3968:	a9 f7       	brne	.-22     	; 0x3954 <__udivmodhi4_loop>
    396a:	80 95       	com	r24
    396c:	90 95       	com	r25
    396e:	bc 01       	movw	r22, r24
    3970:	cd 01       	movw	r24, r26
    3972:	08 95       	ret

00003974 <__prologue_saves__>:
    3974:	2f 92       	push	r2
    3976:	3f 92       	push	r3
    3978:	4f 92       	push	r4
    397a:	5f 92       	push	r5
    397c:	6f 92       	push	r6
    397e:	7f 92       	push	r7
    3980:	8f 92       	push	r8
    3982:	9f 92       	push	r9
    3984:	af 92       	push	r10
    3986:	bf 92       	push	r11
    3988:	cf 92       	push	r12
    398a:	df 92       	push	r13
    398c:	ef 92       	push	r14
    398e:	ff 92       	push	r15
    3990:	0f 93       	push	r16
    3992:	1f 93       	push	r17
    3994:	cf 93       	push	r28
    3996:	df 93       	push	r29
    3998:	cd b7       	in	r28, 0x3d	; 61
    399a:	de b7       	in	r29, 0x3e	; 62
    399c:	ca 1b       	sub	r28, r26
    399e:	db 0b       	sbc	r29, r27
    39a0:	0f b6       	in	r0, 0x3f	; 63
    39a2:	f8 94       	cli
    39a4:	de bf       	out	0x3e, r29	; 62
    39a6:	0f be       	out	0x3f, r0	; 63
    39a8:	cd bf       	out	0x3d, r28	; 61
    39aa:	09 94       	ijmp

000039ac <__epilogue_restores__>:
    39ac:	2a 88       	ldd	r2, Y+18	; 0x12
    39ae:	39 88       	ldd	r3, Y+17	; 0x11
    39b0:	48 88       	ldd	r4, Y+16	; 0x10
    39b2:	5f 84       	ldd	r5, Y+15	; 0x0f
    39b4:	6e 84       	ldd	r6, Y+14	; 0x0e
    39b6:	7d 84       	ldd	r7, Y+13	; 0x0d
    39b8:	8c 84       	ldd	r8, Y+12	; 0x0c
    39ba:	9b 84       	ldd	r9, Y+11	; 0x0b
    39bc:	aa 84       	ldd	r10, Y+10	; 0x0a
    39be:	b9 84       	ldd	r11, Y+9	; 0x09
    39c0:	c8 84       	ldd	r12, Y+8	; 0x08
    39c2:	df 80       	ldd	r13, Y+7	; 0x07
    39c4:	ee 80       	ldd	r14, Y+6	; 0x06
    39c6:	fd 80       	ldd	r15, Y+5	; 0x05
    39c8:	0c 81       	ldd	r16, Y+4	; 0x04
    39ca:	1b 81       	ldd	r17, Y+3	; 0x03
    39cc:	aa 81       	ldd	r26, Y+2	; 0x02
    39ce:	b9 81       	ldd	r27, Y+1	; 0x01
    39d0:	ce 0f       	add	r28, r30
    39d2:	d1 1d       	adc	r29, r1
    39d4:	0f b6       	in	r0, 0x3f	; 63
    39d6:	f8 94       	cli
    39d8:	de bf       	out	0x3e, r29	; 62
    39da:	0f be       	out	0x3f, r0	; 63
    39dc:	cd bf       	out	0x3d, r28	; 61
    39de:	ed 01       	movw	r28, r26
    39e0:	08 95       	ret

000039e2 <_exit>:
    39e2:	f8 94       	cli

000039e4 <__stop_program>:
    39e4:	ff cf       	rjmp	.-2      	; 0x39e4 <__stop_program>
