// ==============================================================
// Generated by Vitis HLS v2024.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="sobel_sobel,hls_ip_2024_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020-clg400-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=6.665000,HLS_SYN_LAT=235727,HLS_SYN_TPT=none,HLS_SYN_MEM=3,HLS_SYN_DSP=0,HLS_SYN_FF=820,HLS_SYN_LUT=1609,HLS_VERSION=2024_2}" *)

module sobel (
        ap_clk,
        ap_rst_n,
        src_TDATA,
        src_TVALID,
        src_TREADY,
        src_TKEEP,
        src_TSTRB,
        src_TLAST,
        dst_TDATA,
        dst_TVALID,
        dst_TREADY,
        dst_TKEEP,
        dst_TSTRB,
        dst_TLAST,
        s_axi_CTRL_AWVALID,
        s_axi_CTRL_AWREADY,
        s_axi_CTRL_AWADDR,
        s_axi_CTRL_WVALID,
        s_axi_CTRL_WREADY,
        s_axi_CTRL_WDATA,
        s_axi_CTRL_WSTRB,
        s_axi_CTRL_ARVALID,
        s_axi_CTRL_ARREADY,
        s_axi_CTRL_ARADDR,
        s_axi_CTRL_RVALID,
        s_axi_CTRL_RREADY,
        s_axi_CTRL_RDATA,
        s_axi_CTRL_RRESP,
        s_axi_CTRL_BVALID,
        s_axi_CTRL_BREADY,
        s_axi_CTRL_BRESP,
        interrupt
);

parameter    ap_ST_fsm_state1 = 10'd1;
parameter    ap_ST_fsm_state2 = 10'd2;
parameter    ap_ST_fsm_state3 = 10'd4;
parameter    ap_ST_fsm_state4 = 10'd8;
parameter    ap_ST_fsm_state5 = 10'd16;
parameter    ap_ST_fsm_state6 = 10'd32;
parameter    ap_ST_fsm_state7 = 10'd64;
parameter    ap_ST_fsm_state8 = 10'd128;
parameter    ap_ST_fsm_state9 = 10'd256;
parameter    ap_ST_fsm_state10 = 10'd512;
parameter    C_S_AXI_CTRL_DATA_WIDTH = 32;
parameter    C_S_AXI_CTRL_ADDR_WIDTH = 5;
parameter    C_S_AXI_DATA_WIDTH = 32;

parameter C_S_AXI_CTRL_WSTRB_WIDTH = (32 / 8);
parameter C_S_AXI_WSTRB_WIDTH = (32 / 8);

input   ap_clk;
input   ap_rst_n;
input  [7:0] src_TDATA;
input   src_TVALID;
output   src_TREADY;
input  [0:0] src_TKEEP;
input  [0:0] src_TSTRB;
input  [0:0] src_TLAST;
output  [7:0] dst_TDATA;
output   dst_TVALID;
input   dst_TREADY;
output  [0:0] dst_TKEEP;
output  [0:0] dst_TSTRB;
output  [0:0] dst_TLAST;
input   s_axi_CTRL_AWVALID;
output   s_axi_CTRL_AWREADY;
input  [C_S_AXI_CTRL_ADDR_WIDTH - 1:0] s_axi_CTRL_AWADDR;
input   s_axi_CTRL_WVALID;
output   s_axi_CTRL_WREADY;
input  [C_S_AXI_CTRL_DATA_WIDTH - 1:0] s_axi_CTRL_WDATA;
input  [C_S_AXI_CTRL_WSTRB_WIDTH - 1:0] s_axi_CTRL_WSTRB;
input   s_axi_CTRL_ARVALID;
output   s_axi_CTRL_ARREADY;
input  [C_S_AXI_CTRL_ADDR_WIDTH - 1:0] s_axi_CTRL_ARADDR;
output   s_axi_CTRL_RVALID;
input   s_axi_CTRL_RREADY;
output  [C_S_AXI_CTRL_DATA_WIDTH - 1:0] s_axi_CTRL_RDATA;
output  [1:0] s_axi_CTRL_RRESP;
output   s_axi_CTRL_BVALID;
input   s_axi_CTRL_BREADY;
output  [1:0] s_axi_CTRL_BRESP;
output   interrupt;

 reg    ap_rst_n_inv;
wire    ap_start;
reg    ap_done;
reg    ap_idle;
(* fsm_encoding = "none" *) reg   [9:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    ap_ready;
wire   [31:0] rows;
wire   [31:0] cols;
reg   [31:0] cols_read_reg_647;
wire    ap_CS_fsm_state2;
reg   [31:0] rows_read_reg_654;
wire   [30:0] empty_fu_437_p1;
reg   [30:0] empty_reg_660;
wire   [31:0] sub_fu_444_p2;
reg   [31:0] sub_reg_668;
wire    ap_CS_fsm_state4;
reg   [12:0] row_2_reg_673;
wire    ap_CS_fsm_state5;
wire   [31:0] zext_ln98_fu_480_p1;
reg   [31:0] zext_ln98_reg_696;
wire   [1:0] btm_fu_489_p7;
reg   [1:0] btm_reg_704;
wire   [1:0] mid_fu_505_p7;
reg   [1:0] mid_reg_709;
wire   [1:0] top_fu_521_p7;
reg   [1:0] top_reg_714;
wire   [0:0] cmp_i_i80_fu_537_p2;
reg   [0:0] cmp_i_i80_reg_719;
wire    ap_CS_fsm_state6;
reg   [10:0] LineBuffer_address0;
reg    LineBuffer_ce0;
reg    LineBuffer_we0;
reg   [7:0] LineBuffer_d0;
reg    LineBuffer_ce1;
wire   [7:0] LineBuffer_q1;
reg   [10:0] LineBuffer_1_address0;
reg    LineBuffer_1_ce0;
reg    LineBuffer_1_we0;
reg   [7:0] LineBuffer_1_d0;
reg    LineBuffer_1_ce1;
wire   [7:0] LineBuffer_1_q1;
wire   [7:0] LineBuffer_2_q1;
wire    grp_sobel_Pipeline_VITIS_LOOP_88_1_fu_335_ap_start;
wire    grp_sobel_Pipeline_VITIS_LOOP_88_1_fu_335_ap_done;
wire    grp_sobel_Pipeline_VITIS_LOOP_88_1_fu_335_ap_idle;
wire    grp_sobel_Pipeline_VITIS_LOOP_88_1_fu_335_ap_ready;
wire   [10:0] grp_sobel_Pipeline_VITIS_LOOP_88_1_fu_335_LineBuffer_1_address0;
wire    grp_sobel_Pipeline_VITIS_LOOP_88_1_fu_335_LineBuffer_1_ce0;
wire    grp_sobel_Pipeline_VITIS_LOOP_88_1_fu_335_LineBuffer_1_we0;
wire   [7:0] grp_sobel_Pipeline_VITIS_LOOP_88_1_fu_335_LineBuffer_1_d0;
wire   [10:0] grp_sobel_Pipeline_VITIS_LOOP_88_1_fu_335_LineBuffer_address0;
wire    grp_sobel_Pipeline_VITIS_LOOP_88_1_fu_335_LineBuffer_ce0;
wire    grp_sobel_Pipeline_VITIS_LOOP_88_1_fu_335_LineBuffer_we0;
wire   [7:0] grp_sobel_Pipeline_VITIS_LOOP_88_1_fu_335_LineBuffer_d0;
wire    grp_sobel_Pipeline_VITIS_LOOP_88_1_fu_335_src_TREADY;
wire   [0:0] grp_sobel_Pipeline_VITIS_LOOP_88_1_fu_335_data_p_strb_1_out;
wire    grp_sobel_Pipeline_VITIS_LOOP_88_1_fu_335_data_p_strb_1_out_ap_vld;
wire    grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352_ap_start;
wire    grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352_ap_done;
wire    grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352_ap_idle;
wire    grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352_ap_ready;
wire   [10:0] grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352_LineBuffer_address0;
wire    grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352_LineBuffer_ce0;
wire    grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352_LineBuffer_we0;
wire   [7:0] grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352_LineBuffer_d0;
wire   [10:0] grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352_LineBuffer_address1;
wire    grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352_LineBuffer_ce1;
wire   [10:0] grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352_LineBuffer_1_address0;
wire    grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352_LineBuffer_1_ce0;
wire    grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352_LineBuffer_1_we0;
wire   [7:0] grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352_LineBuffer_1_d0;
wire   [10:0] grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352_LineBuffer_1_address1;
wire    grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352_LineBuffer_1_ce1;
wire   [10:0] grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352_LineBuffer_2_address0;
wire    grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352_LineBuffer_2_ce0;
wire    grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352_LineBuffer_2_we0;
wire   [7:0] grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352_LineBuffer_2_d0;
wire   [10:0] grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352_LineBuffer_2_address1;
wire    grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352_LineBuffer_2_ce1;
wire   [7:0] grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352_dst_TDATA;
wire    grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352_dst_TVALID;
wire    grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352_dst_TREADY;
wire   [0:0] grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352_dst_TKEEP;
wire   [0:0] grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352_dst_TSTRB;
wire   [0:0] grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352_dst_TLAST;
wire    grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352_src_TREADY;
wire   [7:0] grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352_WindowBuffer_21_out;
wire    grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352_WindowBuffer_21_out_ap_vld;
wire   [7:0] grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352_WindowBuffer_23_out;
wire    grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352_WindowBuffer_23_out_ap_vld;
wire   [7:0] grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352_WindowBuffer_19_out;
wire    grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352_WindowBuffer_19_out_ap_vld;
wire   [7:0] grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352_WindowBuffer_22_out_o;
wire    grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352_WindowBuffer_22_out_o_ap_vld;
wire   [7:0] grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352_WindowBuffer_18_out_o;
wire    grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352_WindowBuffer_18_out_o_ap_vld;
wire   [7:0] grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352_WindowBuffer_20_out_o;
wire    grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352_WindowBuffer_20_out_o_ap_vld;
wire   [0:0] grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352_data_p_strb_4_out;
wire    grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352_data_p_strb_4_out_ap_vld;
reg   [0:0] data_p_strb_2_reg_154;
wire    ap_CS_fsm_state9;
reg   [7:0] WindowBuffer_8_reg_164;
wire   [0:0] icmp_ln98_fu_484_p2;
reg   [7:0] WindowBuffer_7_reg_177;
reg   [7:0] WindowBuffer_6_reg_190;
reg   [7:0] ap_phi_mux_WindowBuffer_11_phi_fu_206_p6;
reg   [7:0] ap_phi_mux_WindowBuffer_10_phi_fu_221_p6;
reg   [7:0] ap_phi_mux_WindowBuffer_9_phi_fu_236_p6;
reg   [7:0] WindowBuffer_14_reg_248;
reg   [7:0] WindowBuffer_13_reg_261;
reg   [7:0] WindowBuffer_12_reg_274;
reg   [7:0] WindowBuffer_17_reg_287;
reg   [7:0] WindowBuffer_16_reg_303;
reg   [7:0] WindowBuffer_15_reg_319;
reg    grp_sobel_Pipeline_VITIS_LOOP_88_1_fu_335_ap_start_reg;
wire    ap_CS_fsm_state3;
reg    grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352_ap_start_reg;
wire    ap_CS_fsm_state7;
wire    ap_CS_fsm_state8;
reg   [7:0] dst_TDATA_reg;
reg   [0:0] dst_TKEEP_reg;
reg   [0:0] dst_TSTRB_reg;
reg   [0:0] dst_TLAST_reg;
reg   [7:0] WindowBuffer_3_fu_110;
reg   [7:0] WindowBuffer_5_fu_118;
reg   [7:0] WindowBuffer_1_fu_102;
reg   [7:0] WindowBuffer_4_fu_114;
reg   [7:0] WindowBuffer_fu_98;
reg   [7:0] WindowBuffer_2_fu_106;
reg   [0:0] data_p_strb_4_loc_fu_122;
reg   [1:0] lb_r_i_fu_90;
wire   [1:0] lb_r_i_2_fu_553_p3;
reg   [12:0] row_fu_94;
wire   [12:0] row_3_fu_561_p2;
wire   [1:0] lb_r_i_1_fu_541_p2;
wire   [0:0] icmp_ln150_fu_547_p2;
wire    ap_CS_fsm_state10;
wire    regslice_both_dst_V_data_V_U_apdone_blk;
reg   [9:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
reg    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
reg    ap_ST_fsm_state8_blk;
wire    ap_ST_fsm_state9_blk;
reg    ap_ST_fsm_state10_blk;
wire    regslice_both_src_V_data_V_U_apdone_blk;
wire   [7:0] src_TDATA_int_regslice;
wire    src_TVALID_int_regslice;
reg    src_TREADY_int_regslice;
wire    regslice_both_src_V_data_V_U_ack_in;
wire    regslice_both_src_V_keep_V_U_apdone_blk;
wire   [0:0] src_TKEEP_int_regslice;
wire    regslice_both_src_V_keep_V_U_vld_out;
wire    regslice_both_src_V_keep_V_U_ack_in;
wire    regslice_both_src_V_strb_V_U_apdone_blk;
wire   [0:0] src_TSTRB_int_regslice;
wire    regslice_both_src_V_strb_V_U_vld_out;
wire    regslice_both_src_V_strb_V_U_ack_in;
wire    regslice_both_src_V_last_V_U_apdone_blk;
wire   [0:0] src_TLAST_int_regslice;
wire    regslice_both_src_V_last_V_U_vld_out;
wire    regslice_both_src_V_last_V_U_ack_in;
reg   [7:0] dst_TDATA_int_regslice;
wire    dst_TVALID_int_regslice;
wire    dst_TREADY_int_regslice;
wire    regslice_both_dst_V_data_V_U_vld_out;
wire    regslice_both_dst_V_keep_V_U_apdone_blk;
reg   [0:0] dst_TKEEP_int_regslice;
wire    regslice_both_dst_V_keep_V_U_ack_in_dummy;
wire    regslice_both_dst_V_keep_V_U_vld_out;
wire    regslice_both_dst_V_strb_V_U_apdone_blk;
reg   [0:0] dst_TSTRB_int_regslice;
wire    regslice_both_dst_V_strb_V_U_ack_in_dummy;
wire    regslice_both_dst_V_strb_V_U_vld_out;
wire    regslice_both_dst_V_last_V_U_apdone_blk;
reg   [0:0] dst_TLAST_int_regslice;
wire    regslice_both_dst_V_last_V_U_ack_in_dummy;
wire    regslice_both_dst_V_last_V_U_vld_out;
wire  signed [1:0] btm_fu_489_p1;
wire   [1:0] btm_fu_489_p3;
wire  signed [1:0] mid_fu_505_p1;
wire   [1:0] mid_fu_505_p3;
wire  signed [1:0] top_fu_521_p1;
wire   [1:0] top_fu_521_p3;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 10'd1;
#0 grp_sobel_Pipeline_VITIS_LOOP_88_1_fu_335_ap_start_reg = 1'b0;
#0 grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352_ap_start_reg = 1'b0;
#0 WindowBuffer_3_fu_110 = 8'd0;
#0 WindowBuffer_5_fu_118 = 8'd0;
#0 WindowBuffer_1_fu_102 = 8'd0;
#0 WindowBuffer_4_fu_114 = 8'd0;
#0 WindowBuffer_fu_98 = 8'd0;
#0 WindowBuffer_2_fu_106 = 8'd0;
#0 lb_r_i_fu_90 = 2'd0;
#0 row_fu_94 = 13'd0;
end

sobel_LineBuffer_RAM_AUTO_1R1W #(
    .DataWidth( 8 ),
    .AddressRange( 1280 ),
    .AddressWidth( 11 ))
LineBuffer_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(LineBuffer_address0),
    .ce0(LineBuffer_ce0),
    .we0(LineBuffer_we0),
    .d0(LineBuffer_d0),
    .address1(grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352_LineBuffer_address1),
    .ce1(LineBuffer_ce1),
    .q1(LineBuffer_q1)
);

sobel_LineBuffer_RAM_AUTO_1R1W #(
    .DataWidth( 8 ),
    .AddressRange( 1280 ),
    .AddressWidth( 11 ))
LineBuffer_1_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(LineBuffer_1_address0),
    .ce0(LineBuffer_1_ce0),
    .we0(LineBuffer_1_we0),
    .d0(LineBuffer_1_d0),
    .address1(grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352_LineBuffer_1_address1),
    .ce1(LineBuffer_1_ce1),
    .q1(LineBuffer_1_q1)
);

sobel_LineBuffer_RAM_AUTO_1R1W #(
    .DataWidth( 8 ),
    .AddressRange( 1280 ),
    .AddressWidth( 11 ))
LineBuffer_2_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352_LineBuffer_2_address0),
    .ce0(grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352_LineBuffer_2_ce0),
    .we0(grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352_LineBuffer_2_we0),
    .d0(grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352_LineBuffer_2_d0),
    .address1(grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352_LineBuffer_2_address1),
    .ce1(grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352_LineBuffer_2_ce1),
    .q1(LineBuffer_2_q1)
);

sobel_sobel_Pipeline_VITIS_LOOP_88_1 grp_sobel_Pipeline_VITIS_LOOP_88_1_fu_335(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_sobel_Pipeline_VITIS_LOOP_88_1_fu_335_ap_start),
    .ap_done(grp_sobel_Pipeline_VITIS_LOOP_88_1_fu_335_ap_done),
    .ap_idle(grp_sobel_Pipeline_VITIS_LOOP_88_1_fu_335_ap_idle),
    .ap_ready(grp_sobel_Pipeline_VITIS_LOOP_88_1_fu_335_ap_ready),
    .src_TVALID(src_TVALID_int_regslice),
    .cols(cols_read_reg_647),
    .LineBuffer_1_address0(grp_sobel_Pipeline_VITIS_LOOP_88_1_fu_335_LineBuffer_1_address0),
    .LineBuffer_1_ce0(grp_sobel_Pipeline_VITIS_LOOP_88_1_fu_335_LineBuffer_1_ce0),
    .LineBuffer_1_we0(grp_sobel_Pipeline_VITIS_LOOP_88_1_fu_335_LineBuffer_1_we0),
    .LineBuffer_1_d0(grp_sobel_Pipeline_VITIS_LOOP_88_1_fu_335_LineBuffer_1_d0),
    .LineBuffer_address0(grp_sobel_Pipeline_VITIS_LOOP_88_1_fu_335_LineBuffer_address0),
    .LineBuffer_ce0(grp_sobel_Pipeline_VITIS_LOOP_88_1_fu_335_LineBuffer_ce0),
    .LineBuffer_we0(grp_sobel_Pipeline_VITIS_LOOP_88_1_fu_335_LineBuffer_we0),
    .LineBuffer_d0(grp_sobel_Pipeline_VITIS_LOOP_88_1_fu_335_LineBuffer_d0),
    .src_TDATA(src_TDATA_int_regslice),
    .src_TREADY(grp_sobel_Pipeline_VITIS_LOOP_88_1_fu_335_src_TREADY),
    .src_TKEEP(src_TKEEP_int_regslice),
    .src_TSTRB(src_TSTRB_int_regslice),
    .src_TLAST(src_TLAST_int_regslice),
    .data_p_strb_1_out(grp_sobel_Pipeline_VITIS_LOOP_88_1_fu_335_data_p_strb_1_out),
    .data_p_strb_1_out_ap_vld(grp_sobel_Pipeline_VITIS_LOOP_88_1_fu_335_data_p_strb_1_out_ap_vld)
);

sobel_sobel_Pipeline_VITIS_LOOP_118_3 grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352_ap_start),
    .ap_done(grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352_ap_done),
    .ap_idle(grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352_ap_idle),
    .ap_ready(grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352_ap_ready),
    .WindowBuffer_13(WindowBuffer_13_reg_261),
    .WindowBuffer_14(WindowBuffer_14_reg_248),
    .WindowBuffer_12(WindowBuffer_12_reg_274),
    .WindowBuffer_17(WindowBuffer_17_reg_287),
    .WindowBuffer_15(WindowBuffer_15_reg_319),
    .WindowBuffer_16(WindowBuffer_16_reg_303),
    .data_p_strb_2(data_p_strb_2_reg_154),
    .cols(cols_read_reg_647),
    .LineBuffer_address0(grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352_LineBuffer_address0),
    .LineBuffer_ce0(grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352_LineBuffer_ce0),
    .LineBuffer_we0(grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352_LineBuffer_we0),
    .LineBuffer_d0(grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352_LineBuffer_d0),
    .LineBuffer_address1(grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352_LineBuffer_address1),
    .LineBuffer_ce1(grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352_LineBuffer_ce1),
    .LineBuffer_q1(LineBuffer_q1),
    .LineBuffer_1_address0(grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352_LineBuffer_1_address0),
    .LineBuffer_1_ce0(grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352_LineBuffer_1_ce0),
    .LineBuffer_1_we0(grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352_LineBuffer_1_we0),
    .LineBuffer_1_d0(grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352_LineBuffer_1_d0),
    .LineBuffer_1_address1(grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352_LineBuffer_1_address1),
    .LineBuffer_1_ce1(grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352_LineBuffer_1_ce1),
    .LineBuffer_1_q1(LineBuffer_1_q1),
    .LineBuffer_2_address0(grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352_LineBuffer_2_address0),
    .LineBuffer_2_ce0(grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352_LineBuffer_2_ce0),
    .LineBuffer_2_we0(grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352_LineBuffer_2_we0),
    .LineBuffer_2_d0(grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352_LineBuffer_2_d0),
    .LineBuffer_2_address1(grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352_LineBuffer_2_address1),
    .LineBuffer_2_ce1(grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352_LineBuffer_2_ce1),
    .LineBuffer_2_q1(LineBuffer_2_q1),
    .top(top_reg_714),
    .mid(mid_reg_709),
    .btm(btm_reg_704),
    .sub(sub_reg_668),
    .cmp_i_i80(cmp_i_i80_reg_719),
    .dst_TDATA(grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352_dst_TDATA),
    .dst_TVALID(grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352_dst_TVALID),
    .dst_TREADY(grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352_dst_TREADY),
    .dst_TKEEP(grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352_dst_TKEEP),
    .dst_TSTRB(grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352_dst_TSTRB),
    .dst_TLAST(grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352_dst_TLAST),
    .src_TDATA(src_TDATA_int_regslice),
    .src_TVALID(src_TVALID_int_regslice),
    .src_TREADY(grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352_src_TREADY),
    .src_TKEEP(src_TKEEP_int_regslice),
    .src_TSTRB(src_TSTRB_int_regslice),
    .src_TLAST(src_TLAST_int_regslice),
    .zext_ln98(row_2_reg_673),
    .rows(empty_reg_660),
    .WindowBuffer_21_out(grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352_WindowBuffer_21_out),
    .WindowBuffer_21_out_ap_vld(grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352_WindowBuffer_21_out_ap_vld),
    .WindowBuffer_23_out(grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352_WindowBuffer_23_out),
    .WindowBuffer_23_out_ap_vld(grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352_WindowBuffer_23_out_ap_vld),
    .WindowBuffer_19_out(grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352_WindowBuffer_19_out),
    .WindowBuffer_19_out_ap_vld(grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352_WindowBuffer_19_out_ap_vld),
    .WindowBuffer_22_out_i(WindowBuffer_4_fu_114),
    .WindowBuffer_22_out_o(grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352_WindowBuffer_22_out_o),
    .WindowBuffer_22_out_o_ap_vld(grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352_WindowBuffer_22_out_o_ap_vld),
    .WindowBuffer_18_out_i(WindowBuffer_fu_98),
    .WindowBuffer_18_out_o(grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352_WindowBuffer_18_out_o),
    .WindowBuffer_18_out_o_ap_vld(grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352_WindowBuffer_18_out_o_ap_vld),
    .WindowBuffer_20_out_i(WindowBuffer_2_fu_106),
    .WindowBuffer_20_out_o(grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352_WindowBuffer_20_out_o),
    .WindowBuffer_20_out_o_ap_vld(grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352_WindowBuffer_20_out_o_ap_vld),
    .data_p_strb_4_out(grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352_data_p_strb_4_out),
    .data_p_strb_4_out_ap_vld(grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352_data_p_strb_4_out_ap_vld)
);

sobel_CTRL_s_axi #(
    .C_S_AXI_ADDR_WIDTH( C_S_AXI_CTRL_ADDR_WIDTH ),
    .C_S_AXI_DATA_WIDTH( C_S_AXI_CTRL_DATA_WIDTH ))
CTRL_s_axi_U(
    .AWVALID(s_axi_CTRL_AWVALID),
    .AWREADY(s_axi_CTRL_AWREADY),
    .AWADDR(s_axi_CTRL_AWADDR),
    .WVALID(s_axi_CTRL_WVALID),
    .WREADY(s_axi_CTRL_WREADY),
    .WDATA(s_axi_CTRL_WDATA),
    .WSTRB(s_axi_CTRL_WSTRB),
    .ARVALID(s_axi_CTRL_ARVALID),
    .ARREADY(s_axi_CTRL_ARREADY),
    .ARADDR(s_axi_CTRL_ARADDR),
    .RVALID(s_axi_CTRL_RVALID),
    .RREADY(s_axi_CTRL_RREADY),
    .RDATA(s_axi_CTRL_RDATA),
    .RRESP(s_axi_CTRL_RRESP),
    .BVALID(s_axi_CTRL_BVALID),
    .BREADY(s_axi_CTRL_BREADY),
    .BRESP(s_axi_CTRL_BRESP),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .rows(rows),
    .cols(cols),
    .ap_start(ap_start),
    .interrupt(interrupt),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_idle(ap_idle)
);

(* dissolve_hierarchy = "yes" *) sobel_sparsemux_5_2_2_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h2 ),
    .din0_WIDTH( 2 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 2 ),
    .def_WIDTH( 2 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 2 ))
sparsemux_5_2_2_1_1_U46(
    .din0(2'd2),
    .din1(2'd1),
    .def(2'd0),
    .sel(lb_r_i_fu_90),
    .dout(btm_fu_489_p7)
);

(* dissolve_hierarchy = "yes" *) sobel_sparsemux_5_2_2_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h2 ),
    .din0_WIDTH( 2 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 2 ),
    .def_WIDTH( 2 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 2 ))
sparsemux_5_2_2_1_1_U47(
    .din0(2'd1),
    .din1(2'd0),
    .def(2'd2),
    .sel(lb_r_i_fu_90),
    .dout(mid_fu_505_p7)
);

(* dissolve_hierarchy = "yes" *) sobel_sparsemux_5_2_2_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h2 ),
    .din0_WIDTH( 2 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 2 ),
    .def_WIDTH( 2 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 2 ))
sparsemux_5_2_2_1_1_U48(
    .din0(2'd0),
    .din1(2'd2),
    .def(2'd1),
    .sel(lb_r_i_fu_90),
    .dout(top_fu_521_p7)
);

sobel_regslice_both #(
    .DataWidth( 8 ))
regslice_both_src_V_data_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(src_TDATA),
    .vld_in(src_TVALID),
    .ack_in(regslice_both_src_V_data_V_U_ack_in),
    .data_out(src_TDATA_int_regslice),
    .vld_out(src_TVALID_int_regslice),
    .ack_out(src_TREADY_int_regslice),
    .apdone_blk(regslice_both_src_V_data_V_U_apdone_blk)
);

sobel_regslice_both #(
    .DataWidth( 1 ))
regslice_both_src_V_keep_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(src_TKEEP),
    .vld_in(src_TVALID),
    .ack_in(regslice_both_src_V_keep_V_U_ack_in),
    .data_out(src_TKEEP_int_regslice),
    .vld_out(regslice_both_src_V_keep_V_U_vld_out),
    .ack_out(src_TREADY_int_regslice),
    .apdone_blk(regslice_both_src_V_keep_V_U_apdone_blk)
);

sobel_regslice_both #(
    .DataWidth( 1 ))
regslice_both_src_V_strb_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(src_TSTRB),
    .vld_in(src_TVALID),
    .ack_in(regslice_both_src_V_strb_V_U_ack_in),
    .data_out(src_TSTRB_int_regslice),
    .vld_out(regslice_both_src_V_strb_V_U_vld_out),
    .ack_out(src_TREADY_int_regslice),
    .apdone_blk(regslice_both_src_V_strb_V_U_apdone_blk)
);

sobel_regslice_both #(
    .DataWidth( 1 ))
regslice_both_src_V_last_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(src_TLAST),
    .vld_in(src_TVALID),
    .ack_in(regslice_both_src_V_last_V_U_ack_in),
    .data_out(src_TLAST_int_regslice),
    .vld_out(regslice_both_src_V_last_V_U_vld_out),
    .ack_out(src_TREADY_int_regslice),
    .apdone_blk(regslice_both_src_V_last_V_U_apdone_blk)
);

sobel_regslice_both #(
    .DataWidth( 8 ))
regslice_both_dst_V_data_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(dst_TDATA_int_regslice),
    .vld_in(grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352_dst_TVALID),
    .ack_in(dst_TREADY_int_regslice),
    .data_out(dst_TDATA),
    .vld_out(regslice_both_dst_V_data_V_U_vld_out),
    .ack_out(dst_TREADY),
    .apdone_blk(regslice_both_dst_V_data_V_U_apdone_blk)
);

sobel_regslice_both #(
    .DataWidth( 1 ))
regslice_both_dst_V_keep_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(dst_TKEEP_int_regslice),
    .vld_in(grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352_dst_TVALID),
    .ack_in(regslice_both_dst_V_keep_V_U_ack_in_dummy),
    .data_out(dst_TKEEP),
    .vld_out(regslice_both_dst_V_keep_V_U_vld_out),
    .ack_out(dst_TREADY),
    .apdone_blk(regslice_both_dst_V_keep_V_U_apdone_blk)
);

sobel_regslice_both #(
    .DataWidth( 1 ))
regslice_both_dst_V_strb_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(dst_TSTRB_int_regslice),
    .vld_in(grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352_dst_TVALID),
    .ack_in(regslice_both_dst_V_strb_V_U_ack_in_dummy),
    .data_out(dst_TSTRB),
    .vld_out(regslice_both_dst_V_strb_V_U_vld_out),
    .ack_out(dst_TREADY),
    .apdone_blk(regslice_both_dst_V_strb_V_U_apdone_blk)
);

sobel_regslice_both #(
    .DataWidth( 1 ))
regslice_both_dst_V_last_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(dst_TLAST_int_regslice),
    .vld_in(grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352_dst_TVALID),
    .ack_in(regslice_both_dst_V_last_V_U_ack_in_dummy),
    .data_out(dst_TLAST),
    .vld_out(regslice_both_dst_V_last_V_U_vld_out),
    .ack_out(dst_TREADY),
    .apdone_blk(regslice_both_dst_V_last_V_U_apdone_blk)
);

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state7)) begin
            grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352_ap_start_reg <= 1'b1;
        end else if ((grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352_ap_ready == 1'b1)) begin
            grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_sobel_Pipeline_VITIS_LOOP_88_1_fu_335_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state2)) begin
            grp_sobel_Pipeline_VITIS_LOOP_88_1_fu_335_ap_start_reg <= 1'b1;
        end else if ((grp_sobel_Pipeline_VITIS_LOOP_88_1_fu_335_ap_ready == 1'b1)) begin
            grp_sobel_Pipeline_VITIS_LOOP_88_1_fu_335_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((top_reg_714 == 2'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        WindowBuffer_12_reg_274 <= 8'd0;
    end else if (((~(top_reg_714 == 2'd1) & ~(top_reg_714 == 2'd0) & (1'b1 == ap_CS_fsm_state6)) | ((top_reg_714 == 2'd1) & (1'b1 == ap_CS_fsm_state6)))) begin
        WindowBuffer_12_reg_274 <= WindowBuffer_1_fu_102;
    end
end

always @ (posedge ap_clk) begin
    if (((top_reg_714 == 2'd1) & (1'b1 == ap_CS_fsm_state6))) begin
        WindowBuffer_13_reg_261 <= 8'd0;
    end else if (((~(top_reg_714 == 2'd1) & ~(top_reg_714 == 2'd0) & (1'b1 == ap_CS_fsm_state6)) | ((top_reg_714 == 2'd0) & (1'b1 == ap_CS_fsm_state6)))) begin
        WindowBuffer_13_reg_261 <= WindowBuffer_3_fu_110;
    end
end

always @ (posedge ap_clk) begin
    if ((((top_reg_714 == 2'd1) & (1'b1 == ap_CS_fsm_state6)) | ((top_reg_714 == 2'd0) & (1'b1 == ap_CS_fsm_state6)))) begin
        WindowBuffer_14_reg_248 <= WindowBuffer_5_fu_118;
    end else if ((~(top_reg_714 == 2'd1) & ~(top_reg_714 == 2'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        WindowBuffer_14_reg_248 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((btm_reg_704 == 2'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        WindowBuffer_15_reg_319 <= 8'd0;
    end else if (((~(btm_reg_704 == 2'd1) & ~(btm_reg_704 == 2'd0) & (1'b1 == ap_CS_fsm_state6)) | ((btm_reg_704 == 2'd1) & (1'b1 == ap_CS_fsm_state6)))) begin
        WindowBuffer_15_reg_319 <= ap_phi_mux_WindowBuffer_9_phi_fu_236_p6;
    end
end

always @ (posedge ap_clk) begin
    if (((btm_reg_704 == 2'd1) & (1'b1 == ap_CS_fsm_state6))) begin
        WindowBuffer_16_reg_303 <= 8'd0;
    end else if (((~(btm_reg_704 == 2'd1) & ~(btm_reg_704 == 2'd0) & (1'b1 == ap_CS_fsm_state6)) | ((btm_reg_704 == 2'd0) & (1'b1 == ap_CS_fsm_state6)))) begin
        WindowBuffer_16_reg_303 <= ap_phi_mux_WindowBuffer_10_phi_fu_221_p6;
    end
end

always @ (posedge ap_clk) begin
    if ((((btm_reg_704 == 2'd1) & (1'b1 == ap_CS_fsm_state6)) | ((btm_reg_704 == 2'd0) & (1'b1 == ap_CS_fsm_state6)))) begin
        WindowBuffer_17_reg_287 <= ap_phi_mux_WindowBuffer_11_phi_fu_206_p6;
    end else if ((~(btm_reg_704 == 2'd1) & ~(btm_reg_704 == 2'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        WindowBuffer_17_reg_287 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        WindowBuffer_1_fu_102 <= 8'd0;
    end else if (((grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352_WindowBuffer_19_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state8))) begin
        WindowBuffer_1_fu_102 <= grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352_WindowBuffer_19_out;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        WindowBuffer_2_fu_106 <= 8'd0;
    end else if (((grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352_WindowBuffer_20_out_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state8))) begin
        WindowBuffer_2_fu_106 <= grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352_WindowBuffer_20_out_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        WindowBuffer_3_fu_110 <= 8'd0;
    end else if (((1'b1 == ap_CS_fsm_state8) & (grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352_WindowBuffer_21_out_ap_vld == 1'b1))) begin
        WindowBuffer_3_fu_110 <= grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352_WindowBuffer_21_out;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        WindowBuffer_4_fu_114 <= 8'd0;
    end else if (((grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352_WindowBuffer_22_out_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state8))) begin
        WindowBuffer_4_fu_114 <= grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352_WindowBuffer_22_out_o;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        WindowBuffer_5_fu_118 <= 8'd0;
    end else if (((grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352_WindowBuffer_23_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state8))) begin
        WindowBuffer_5_fu_118 <= grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352_WindowBuffer_23_out;
    end
end

always @ (posedge ap_clk) begin
    if (((top_fu_521_p7 == 2'd0) & (icmp_ln98_fu_484_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        WindowBuffer_6_reg_190 <= 8'd0;
    end else if (((~(top_fu_521_p7 == 2'd1) & ~(top_fu_521_p7 == 2'd0) & (icmp_ln98_fu_484_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5)) | ((top_fu_521_p7 == 2'd1) & (icmp_ln98_fu_484_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5)))) begin
        WindowBuffer_6_reg_190 <= WindowBuffer_fu_98;
    end
end

always @ (posedge ap_clk) begin
    if (((top_fu_521_p7 == 2'd1) & (icmp_ln98_fu_484_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        WindowBuffer_7_reg_177 <= 8'd0;
    end else if (((~(top_fu_521_p7 == 2'd1) & ~(top_fu_521_p7 == 2'd0) & (icmp_ln98_fu_484_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5)) | ((top_fu_521_p7 == 2'd0) & (icmp_ln98_fu_484_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5)))) begin
        WindowBuffer_7_reg_177 <= WindowBuffer_2_fu_106;
    end
end

always @ (posedge ap_clk) begin
    if ((((top_fu_521_p7 == 2'd1) & (icmp_ln98_fu_484_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5)) | ((top_fu_521_p7 == 2'd0) & (icmp_ln98_fu_484_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5)))) begin
        WindowBuffer_8_reg_164 <= WindowBuffer_4_fu_114;
    end else if ((~(top_fu_521_p7 == 2'd1) & ~(top_fu_521_p7 == 2'd0) & (icmp_ln98_fu_484_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        WindowBuffer_8_reg_164 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        WindowBuffer_fu_98 <= 8'd0;
    end else if (((grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352_WindowBuffer_18_out_o_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state8))) begin
        WindowBuffer_fu_98 <= grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352_WindowBuffer_18_out_o;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        data_p_strb_2_reg_154 <= data_p_strb_4_loc_fu_122;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        data_p_strb_2_reg_154 <= grp_sobel_Pipeline_VITIS_LOOP_88_1_fu_335_data_p_strb_1_out;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        lb_r_i_fu_90 <= 2'd2;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        lb_r_i_fu_90 <= lb_r_i_2_fu_553_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        row_fu_94 <= 13'd1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        row_fu_94 <= row_3_fu_561_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        btm_reg_704 <= btm_fu_489_p7;
        mid_reg_709 <= mid_fu_505_p7;
        row_2_reg_673 <= row_fu_94;
        top_reg_714 <= top_fu_521_p7;
        zext_ln98_reg_696[12 : 0] <= zext_ln98_fu_480_p1[12 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        cmp_i_i80_reg_719 <= cmp_i_i80_fu_537_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        cols_read_reg_647 <= cols;
        empty_reg_660 <= empty_fu_437_p1;
        rows_read_reg_654 <= rows;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352_data_p_strb_4_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state8))) begin
        data_p_strb_4_loc_fu_122 <= grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352_data_p_strb_4_out;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state8) & (grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352_dst_TVALID == 1'b1))) begin
        dst_TDATA_reg <= grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352_dst_TDATA;
        dst_TKEEP_reg <= grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352_dst_TKEEP;
        dst_TLAST_reg <= grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352_dst_TLAST;
        dst_TSTRB_reg <= grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352_dst_TSTRB;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        sub_reg_668 <= sub_fu_444_p2;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        LineBuffer_1_address0 = grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352_LineBuffer_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        LineBuffer_1_address0 = grp_sobel_Pipeline_VITIS_LOOP_88_1_fu_335_LineBuffer_1_address0;
    end else begin
        LineBuffer_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        LineBuffer_1_ce0 = grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352_LineBuffer_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        LineBuffer_1_ce0 = grp_sobel_Pipeline_VITIS_LOOP_88_1_fu_335_LineBuffer_1_ce0;
    end else begin
        LineBuffer_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        LineBuffer_1_ce1 = grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352_LineBuffer_1_ce1;
    end else begin
        LineBuffer_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        LineBuffer_1_d0 = grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352_LineBuffer_1_d0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        LineBuffer_1_d0 = grp_sobel_Pipeline_VITIS_LOOP_88_1_fu_335_LineBuffer_1_d0;
    end else begin
        LineBuffer_1_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        LineBuffer_1_we0 = grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352_LineBuffer_1_we0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        LineBuffer_1_we0 = grp_sobel_Pipeline_VITIS_LOOP_88_1_fu_335_LineBuffer_1_we0;
    end else begin
        LineBuffer_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        LineBuffer_address0 = grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352_LineBuffer_address0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        LineBuffer_address0 = grp_sobel_Pipeline_VITIS_LOOP_88_1_fu_335_LineBuffer_address0;
    end else begin
        LineBuffer_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        LineBuffer_ce0 = grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352_LineBuffer_ce0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        LineBuffer_ce0 = grp_sobel_Pipeline_VITIS_LOOP_88_1_fu_335_LineBuffer_ce0;
    end else begin
        LineBuffer_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        LineBuffer_ce1 = grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352_LineBuffer_ce1;
    end else begin
        LineBuffer_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        LineBuffer_d0 = grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352_LineBuffer_d0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        LineBuffer_d0 = grp_sobel_Pipeline_VITIS_LOOP_88_1_fu_335_LineBuffer_d0;
    end else begin
        LineBuffer_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        LineBuffer_we0 = grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352_LineBuffer_we0;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        LineBuffer_we0 = grp_sobel_Pipeline_VITIS_LOOP_88_1_fu_335_LineBuffer_we0;
    end else begin
        LineBuffer_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((regslice_both_dst_V_data_V_U_apdone_blk == 1'b1)) begin
        ap_ST_fsm_state10_blk = 1'b1;
    end else begin
        ap_ST_fsm_state10_blk = 1'b0;
    end
end

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state2_blk = 1'b0;

always @ (*) begin
    if ((grp_sobel_Pipeline_VITIS_LOOP_88_1_fu_335_ap_done == 1'b0)) begin
        ap_ST_fsm_state3_blk = 1'b1;
    end else begin
        ap_ST_fsm_state3_blk = 1'b0;
    end
end

assign ap_ST_fsm_state4_blk = 1'b0;

assign ap_ST_fsm_state5_blk = 1'b0;

assign ap_ST_fsm_state6_blk = 1'b0;

assign ap_ST_fsm_state7_blk = 1'b0;

always @ (*) begin
    if ((grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352_ap_done == 1'b0)) begin
        ap_ST_fsm_state8_blk = 1'b1;
    end else begin
        ap_ST_fsm_state8_blk = 1'b0;
    end
end

assign ap_ST_fsm_state9_blk = 1'b0;

always @ (*) begin
    if (((regslice_both_dst_V_data_V_U_apdone_blk == 1'b0) & (1'b1 == ap_CS_fsm_state10))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((mid_reg_709 == 2'd1) & (1'b1 == ap_CS_fsm_state6))) begin
        ap_phi_mux_WindowBuffer_10_phi_fu_221_p6 = 8'd0;
    end else if (((~(mid_reg_709 == 2'd1) & ~(mid_reg_709 == 2'd0) & (1'b1 == ap_CS_fsm_state6)) | ((mid_reg_709 == 2'd0) & (1'b1 == ap_CS_fsm_state6)))) begin
        ap_phi_mux_WindowBuffer_10_phi_fu_221_p6 = WindowBuffer_7_reg_177;
    end else begin
        ap_phi_mux_WindowBuffer_10_phi_fu_221_p6 = 'bx;
    end
end

always @ (*) begin
    if ((((mid_reg_709 == 2'd1) & (1'b1 == ap_CS_fsm_state6)) | ((mid_reg_709 == 2'd0) & (1'b1 == ap_CS_fsm_state6)))) begin
        ap_phi_mux_WindowBuffer_11_phi_fu_206_p6 = WindowBuffer_8_reg_164;
    end else if ((~(mid_reg_709 == 2'd1) & ~(mid_reg_709 == 2'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        ap_phi_mux_WindowBuffer_11_phi_fu_206_p6 = 8'd0;
    end else begin
        ap_phi_mux_WindowBuffer_11_phi_fu_206_p6 = 'bx;
    end
end

always @ (*) begin
    if (((mid_reg_709 == 2'd0) & (1'b1 == ap_CS_fsm_state6))) begin
        ap_phi_mux_WindowBuffer_9_phi_fu_236_p6 = 8'd0;
    end else if (((~(mid_reg_709 == 2'd1) & ~(mid_reg_709 == 2'd0) & (1'b1 == ap_CS_fsm_state6)) | ((mid_reg_709 == 2'd1) & (1'b1 == ap_CS_fsm_state6)))) begin
        ap_phi_mux_WindowBuffer_9_phi_fu_236_p6 = WindowBuffer_6_reg_190;
    end else begin
        ap_phi_mux_WindowBuffer_9_phi_fu_236_p6 = 'bx;
    end
end

always @ (*) begin
    if (((regslice_both_dst_V_data_V_U_apdone_blk == 1'b0) & (1'b1 == ap_CS_fsm_state10))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state8) & (grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352_dst_TVALID == 1'b1))) begin
        dst_TDATA_int_regslice = grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352_dst_TDATA;
    end else begin
        dst_TDATA_int_regslice = dst_TDATA_reg;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state8) & (grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352_dst_TVALID == 1'b1))) begin
        dst_TKEEP_int_regslice = grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352_dst_TKEEP;
    end else begin
        dst_TKEEP_int_regslice = dst_TKEEP_reg;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state8) & (grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352_dst_TVALID == 1'b1))) begin
        dst_TLAST_int_regslice = grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352_dst_TLAST;
    end else begin
        dst_TLAST_int_regslice = dst_TLAST_reg;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state8) & (grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352_dst_TVALID == 1'b1))) begin
        dst_TSTRB_int_regslice = grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352_dst_TSTRB;
    end else begin
        dst_TSTRB_int_regslice = dst_TSTRB_reg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        src_TREADY_int_regslice = grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352_src_TREADY;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        src_TREADY_int_regslice = grp_sobel_Pipeline_VITIS_LOOP_88_1_fu_335_src_TREADY;
    end else begin
        src_TREADY_int_regslice = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            if (((1'b1 == ap_CS_fsm_state3) & (grp_sobel_Pipeline_VITIS_LOOP_88_1_fu_335_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            if (((icmp_ln98_fu_484_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            if (((1'b1 == ap_CS_fsm_state8) & (grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state10 : begin
            if (((regslice_both_dst_V_data_V_U_apdone_blk == 1'b0) & (1'b1 == ap_CS_fsm_state10))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

assign cmp_i_i80_fu_537_p2 = ((zext_ln98_reg_696 == rows_read_reg_654) ? 1'b1 : 1'b0);

assign dst_TVALID = regslice_both_dst_V_data_V_U_vld_out;

assign dst_TVALID_int_regslice = grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352_dst_TVALID;

assign empty_fu_437_p1 = rows[30:0];

assign grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352_ap_start = grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352_ap_start_reg;

assign grp_sobel_Pipeline_VITIS_LOOP_118_3_fu_352_dst_TREADY = (dst_TREADY_int_regslice & ap_CS_fsm_state8);

assign grp_sobel_Pipeline_VITIS_LOOP_88_1_fu_335_ap_start = grp_sobel_Pipeline_VITIS_LOOP_88_1_fu_335_ap_start_reg;

assign icmp_ln150_fu_547_p2 = ((lb_r_i_1_fu_541_p2 == 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln98_fu_484_p2 = (($signed(zext_ln98_fu_480_p1) > $signed(rows_read_reg_654)) ? 1'b1 : 1'b0);

assign lb_r_i_1_fu_541_p2 = (lb_r_i_fu_90 + 2'd1);

assign lb_r_i_2_fu_553_p3 = ((icmp_ln150_fu_547_p2[0:0] == 1'b1) ? 2'd0 : lb_r_i_1_fu_541_p2);

assign row_3_fu_561_p2 = (row_fu_94 + 13'd1);

assign src_TREADY = regslice_both_src_V_data_V_U_ack_in;

assign sub_fu_444_p2 = ($signed(cols_read_reg_647) + $signed(32'd4294967295));

assign zext_ln98_fu_480_p1 = row_fu_94;

always @ (posedge ap_clk) begin
    zext_ln98_reg_696[31:13] <= 19'b0000000000000000000;
end


reg find_kernel_block = 0;
// synthesis translate_off
`include "sobel_hls_deadlock_kernel_monitor_top.vh"
// synthesis translate_on

endmodule //sobel

