library ieee;
use ieee.std_logic_1164.all;

entity subtractor_1bit is
	port(
		-- inputs
		input1  : in std_logic_vector(7 downto 0);
		input2  : in std_logic_vector(7 downto 0);
		carryIn : in std_logic_vector(7 downto 0);
		
		-- outputs
		carryOut : out std_logic_vector(7 downto 0);
		subtract : out std_logic_vector(7 downto 0);
	);
end subtractor_1bit;

architecture subtractor_1bit of subtractor_1bit is
begin
	subtract <= input1 - input2;
	carryOut <= 
end subtractor_1bit; 