@W: FX1039 :"c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\control_fpga_qsw_dc_dc_10kw_fpga_vhdl-main\timer.vhd":30:8:30:9|User-specified initial value defined for instance delay_measurement_inst.delay_tr_timer.counter[29:0] is being ignored. 
@W: FX1039 :"c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\control_fpga_qsw_dc_dc_10kw_fpga_vhdl-main\timer.vhd":30:8:30:9|User-specified initial value defined for instance delay_measurement_inst.delay_tr_timer.running is being ignored. 
@W: FX1039 :"c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\control_fpga_qsw_dc_dc_10kw_fpga_vhdl-main\timer.vhd":30:8:30:9|User-specified initial value defined for instance delay_measurement_inst.delay_hc_timer.counter[29:0] is being ignored. 
@W: FX1039 :"c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\control_fpga_qsw_dc_dc_10kw_fpga_vhdl-main\timer.vhd":30:8:30:9|User-specified initial value defined for instance delay_measurement_inst.delay_hc_timer.running is being ignored. 
@W: FX1039 :"c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\control_fpga_qsw_dc_dc_10kw_fpga_vhdl-main\delay_measurement.vhd":148:8:148:9|User-specified initial value defined for instance delay_measurement_inst.delay_hc_reg[19:0] is being ignored. 
@W: FX1039 :"c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\control_fpga_qsw_dc_dc_10kw_fpga_vhdl-main\delay_measurement.vhd":94:8:94:9|User-specified initial value defined for instance delay_measurement_inst.delay_tr_reg[19:0] is being ignored. 
@W: FX1039 :"c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\control_fpga_qsw_dc_dc_10kw_fpga_vhdl-main\delay_measurement.vhd":148:8:148:9|User-specified initial value defined for instance delay_measurement_inst.start_timer_hc is being ignored. 
@W: FX1039 :"c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\control_fpga_qsw_dc_dc_10kw_fpga_vhdl-main\delay_measurement.vhd":148:8:148:9|User-specified initial value defined for instance delay_measurement_inst.hc_state[0] is being ignored. 
@W: FX1039 :"c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\control_fpga_qsw_dc_dc_10kw_fpga_vhdl-main\delay_measurement.vhd":94:8:94:9|User-specified initial value defined for instance delay_measurement_inst.start_timer_tr is being ignored. 
@W: FX1039 :"c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\control_fpga_qsw_dc_dc_10kw_fpga_vhdl-main\delay_measurement.vhd":94:8:94:9|User-specified initial value defined for instance delay_measurement_inst.tr_state[0] is being ignored. 
@W: FX1039 :"c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\control_fpga_qsw_dc_dc_10kw_fpga_vhdl-main\delay_measurement.vhd":148:8:148:9|User-specified initial value defined for instance delay_measurement_inst.stop_timer_hc is being ignored. 
@W: FX1039 :"c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\control_fpga_qsw_dc_dc_10kw_fpga_vhdl-main\delay_measurement.vhd":94:8:94:9|User-specified initial value defined for instance delay_measurement_inst.stop_timer_tr is being ignored. 
@W: FX1039 :"c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\control_fpga_qsw_dc_dc_10kw_fpga_vhdl-main\delay_measurement.vhd":148:8:148:9|User-specified initial value defined for instance delay_measurement_inst.prev_hc_sig is being ignored. 
@W: FX1039 :"c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\control_fpga_qsw_dc_dc_10kw_fpga_vhdl-main\delay_measurement.vhd":94:8:94:9|User-specified initial value defined for instance delay_measurement_inst.prev_tr_sig is being ignored. 
@W: FX1039 :"c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\control_fpga_qsw_dc_dc_10kw_fpga_vhdl-main\stoper.vhd":39:8:39:9|User-specified initial value defined for instance phase_controller_inst1.stoper_hc.accumulated_time[19:1] is being ignored. 
@W: FX1039 :"c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\control_fpga_qsw_dc_dc_10kw_fpga_vhdl-main\stoper.vhd":39:8:39:9|User-specified initial value defined for instance phase_controller_inst1.stoper_hc.target_time[19:0] is being ignored. 
@W: FX1039 :"c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\control_fpga_qsw_dc_dc_10kw_fpga_vhdl-main\stoper.vhd":39:8:39:9|User-specified initial value defined for instance phase_controller_inst1.stoper_hc.stoper_state[1:0] is being ignored. 
@W: FX1039 :"c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\control_fpga_qsw_dc_dc_10kw_fpga_vhdl-main\stoper.vhd":39:8:39:9|User-specified initial value defined for instance phase_controller_inst1.stoper_tr.accumulated_time[19:1] is being ignored. 
@W: FX1039 :"c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\control_fpga_qsw_dc_dc_10kw_fpga_vhdl-main\stoper.vhd":39:8:39:9|User-specified initial value defined for instance phase_controller_inst1.stoper_tr.target_time[19:0] is being ignored. 
@W: FX1039 :"c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\control_fpga_qsw_dc_dc_10kw_fpga_vhdl-main\stoper.vhd":39:8:39:9|User-specified initial value defined for instance phase_controller_inst1.stoper_tr.stoper_state[1:0] is being ignored. 
@W: FX1039 :"c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\control_fpga_qsw_dc_dc_10kw_fpga_vhdl-main\phase_controller.vhd":69:8:69:9|User-specified initial value defined for instance phase_controller_inst1.start_timer_hc is being ignored. 
@W: FX1039 :"c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\control_fpga_qsw_dc_dc_10kw_fpga_vhdl-main\phase_controller.vhd":69:8:69:9|User-specified initial value defined for instance phase_controller_inst1.start_timer_tr is being ignored. 
@W: FX1039 :"c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\control_fpga_qsw_dc_dc_10kw_fpga_vhdl-main\stoper.vhd":39:8:39:9|User-specified initial value defined for instance phase_controller_slave.stoper_hc.accumulated_time[19:1] is being ignored. 
@W: FX1039 :"c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\control_fpga_qsw_dc_dc_10kw_fpga_vhdl-main\stoper.vhd":39:8:39:9|User-specified initial value defined for instance phase_controller_slave.stoper_hc.target_time[19:0] is being ignored. 
@W: FX1039 :"c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\control_fpga_qsw_dc_dc_10kw_fpga_vhdl-main\stoper.vhd":39:8:39:9|User-specified initial value defined for instance phase_controller_slave.stoper_hc.stoper_state[1:0] is being ignored. 
@W: FX1039 :"c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\control_fpga_qsw_dc_dc_10kw_fpga_vhdl-main\stoper.vhd":39:8:39:9|User-specified initial value defined for instance phase_controller_slave.stoper_tr.accumulated_time[19:1] is being ignored. 
@W: FX1039 :"c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\control_fpga_qsw_dc_dc_10kw_fpga_vhdl-main\stoper.vhd":39:8:39:9|User-specified initial value defined for instance phase_controller_slave.stoper_tr.target_time[19:0] is being ignored. 
@W: FX1039 :"c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\control_fpga_qsw_dc_dc_10kw_fpga_vhdl-main\stoper.vhd":39:8:39:9|User-specified initial value defined for instance phase_controller_slave.stoper_tr.stoper_state[1:0] is being ignored. 
@W: FX1039 :"c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\control_fpga_qsw_dc_dc_10kw_fpga_vhdl-main\phase_controller_second.vhd":70:8:70:9|User-specified initial value defined for instance phase_controller_slave.start_timer_hc is being ignored. 
@W: FX1039 :"c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\control_fpga_qsw_dc_dc_10kw_fpga_vhdl-main\phase_controller_second.vhd":70:8:70:9|User-specified initial value defined for instance phase_controller_slave.start_timer_tr is being ignored. 
@W: MT246 :"c:\users\michal\documents\magisterka\magisterka dokumenty wyjsciowe\fpga\program\control_fpga_qsw_dc_dc_10kw_fpga_vhdl-main\main.vhd":456:8:456:14|Blackbox SB_RGBA_DRV is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results) 
@W: MT420 |Found inferred clock MAIN|clk_12mhz_inferred_clock with period 83.32ns. Please declare a user-defined clock on object "n:clk_12mhz"
