Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Wed Nov  5 13:38:52 2025
| Host         : TOR00094 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7k325t-ffg676
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 58 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 97 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.144        0.000                      0               161606        0.032        0.000                      0               161154        0.264        0.000                       0                 88517  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                   ------------         ----------      --------------
axi_c2c_selio_rx_clk_in                 {0.000 5.000}        10.000          100.000         
  clk_out                               {2.500 7.500}        10.000          100.000         
  clkfbout                              {0.000 5.000}        10.000          100.000         
prm_clk_40                              {0.000 12.500}       25.000          40.000          
  axi_periph_clk_design_1_CLK_COMMON_0  {0.000 5.000}        10.000          100.000         
    clk_div_sel_0_s                     {0.000 20.000}       40.000          25.000          
    clk_div_sel_1_s                     {0.000 10.000}       20.000          50.000          
  clkfbout_design_1_CLK_COMMON_0        {0.000 12.500}       25.000          40.000          
  clkfbout_design_1_clk_DSP_0           {0.000 12.500}       25.000          40.000          
  delay_clk_design_1_CLK_COMMON_0       {0.000 2.500}        5.000           200.000         
  sample_rate_30_72_design_1_clk_DSP_0  {0.000 16.276}       32.552          30.720          
    clk_out1_design_1_clk_wiz_0_0       {0.000 2.713}        5.425           184.320         
    clk_out2_design_1_clk_wiz_0_0       {0.000 1.808}        3.617           276.480         
    clkfbout_design_1_clk_wiz_0_0       {0.000 16.276}       32.552          30.720          
prm_clk_ad1                             {0.000 2.000}        4.000           250.000         
prm_clk_ad2                             {0.000 2.000}        4.000           250.000         
prm_clk_ad3                             {0.000 2.000}        4.000           250.000         
prm_clk_ad4                             {0.000 2.000}        4.000           250.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
axi_c2c_selio_rx_clk_in                                                                                                                                                                   3.000        0.000                       0                     1  
  clk_out                                     5.977        0.000                      0                 1702        0.065        0.000                      0                 1402        4.232        0.000                       0                   856  
  clkfbout                                                                                                                                                                                8.592        0.000                       0                     3  
prm_clk_40                                                                                                                                                                                7.500        0.000                       0                     2  
  axi_periph_clk_design_1_CLK_COMMON_0        2.305        0.000                      0                29818        0.055        0.000                      0                29729        4.232        0.000                       0                 13162  
    clk_div_sel_0_s                          31.921        0.000                      0                 3563        0.067        0.000                      0                 3563       19.232        0.000                       0                  1081  
    clk_div_sel_1_s                                                                                                                                                                      18.591        0.000                       0                     1  
  clkfbout_design_1_CLK_COMMON_0                                                                                                                                                         23.592        0.000                       0                     3  
  clkfbout_design_1_clk_DSP_0                                                                                                                                                            23.592        0.000                       0                     3  
  delay_clk_design_1_CLK_COMMON_0             4.159        0.000                      0                   17        0.108        0.000                      0                   17        0.264        0.000                       0                    29  
  sample_rate_30_72_design_1_clk_DSP_0       22.646        0.000                      0                87112        0.032        0.000                      0                87112       11.276        0.000                       0                 55863  
    clk_out1_design_1_clk_wiz_0_0             0.144        0.000                      0                 7408        0.083        0.000                      0                 7408        1.945        0.000                       0                  1674  
    clk_out2_design_1_clk_wiz_0_0             0.637        0.000                      0                18019        0.040        0.000                      0                18019        1.040        0.000                       0                  9969  
    clkfbout_design_1_clk_wiz_0_0                                                                                                                                                        20.081        0.000                       0                     3  
prm_clk_ad1                                   1.071        0.000                      0                 2787        0.085        0.000                      0                 2787        1.600        0.000                       0                  1580  
prm_clk_ad2                                   0.624        0.000                      0                 3142        0.085        0.000                      0                 3142        1.600        0.000                       0                  1784  
prm_clk_ad3                                   0.874        0.000                      0                 2787        0.108        0.000                      0                 2787        1.600        0.000                       0                  1580  
prm_clk_ad4                                   1.130        0.000                      0                 1595        0.085        0.000                      0                 1595        1.600        0.000                       0                   923  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                            To Clock                                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                            --------                                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
axi_periph_clk_design_1_CLK_COMMON_0  clk_out                                     9.214        0.000                      0                   21                                                                        
clk_out                               axi_periph_clk_design_1_CLK_COMMON_0        6.528        0.000                      0                   43                                                                        
clk_out1_design_1_clk_wiz_0_0         sample_rate_30_72_design_1_clk_DSP_0        1.736        0.000                      0                  266        0.127        0.000                      0                  266  
clk_out2_design_1_clk_wiz_0_0         sample_rate_30_72_design_1_clk_DSP_0        0.904        0.000                      0                   13        0.153        0.000                      0                   13  
sample_rate_30_72_design_1_clk_DSP_0  clk_out1_design_1_clk_wiz_0_0               0.184        0.000                      0                  132        0.093        0.000                      0                  132  
clk_out2_design_1_clk_wiz_0_0         clk_out1_design_1_clk_wiz_0_0               2.943        0.000                      0                    4                                                                        
clk_out1_design_1_clk_wiz_0_0         clk_out2_design_1_clk_wiz_0_0               4.798        0.000                      0                    4                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                            From Clock                            To Clock                                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                            ----------                            --------                                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                     axi_periph_clk_design_1_CLK_COMMON_0  axi_periph_clk_design_1_CLK_COMMON_0        3.529        0.000                      0                 2275        0.372        0.000                      0                 2275  
**async_default**                     clk_out                               clk_out                                    12.585        0.000                      0                   17        0.479        0.000                      0                   17  
**async_default**                     axi_periph_clk_design_1_CLK_COMMON_0  delay_clk_design_1_CLK_COMMON_0             3.108        0.000                      0                   12        0.149        0.000                      0                   12  
**async_default**                     prm_clk_ad1                           prm_clk_ad1                                 1.601        0.000                      0                  282        0.343        0.000                      0                  282  
**async_default**                     prm_clk_ad2                           prm_clk_ad2                                 1.469        0.000                      0                  310        0.309        0.000                      0                  310  
**async_default**                     prm_clk_ad3                           prm_clk_ad3                                 1.715        0.000                      0                  282        0.316        0.000                      0                  282  
**async_default**                     prm_clk_ad4                           prm_clk_ad4                                 1.514        0.000                      0                  174        0.413        0.000                      0                  174  
**async_default**                     sample_rate_30_72_design_1_clk_DSP_0  sample_rate_30_72_design_1_clk_DSP_0       26.499        0.000                      0                   64        0.701        0.000                      0                   64  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  axi_c2c_selio_rx_clk_in
  To Clock:  axi_c2c_selio_rx_clk_in

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         axi_c2c_selio_rx_clk_in
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { AXI_TX_CLK_IN }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.071         10.000      8.929      MMCME2_ADV_X0Y5  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y5  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y5  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y5  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y5  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y5  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out
  To Clock:  clk_out

Setup :            0  Failing Endpoints,  Worst Slack        5.977ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.065ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.232ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.977ns  (required time - arrival time)
  Source:                 design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.grp_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.grp_p1_val_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out rise@12.500ns - clk_out rise@2.500ns)
  Data Path Delay:        3.817ns  (logic 0.619ns (16.218%)  route 3.198ns (83.782%))
  Logic Levels:           4  (CARRY4=2 LUT5=2)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.246ns = ( 12.746 - 12.500 ) 
    Source Clock Delay      (SCD):    0.118ns = ( 2.618 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.229ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    2.500     2.500 r  
    F23                                               0.000     2.500 r  AXI_TX_CLK_IN (IN)
                         net (fo=0)                   0.000     2.500    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    F23                  IBUF (Prop_ibuf_I_O)         1.568     4.068 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           2.536     6.604    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.300    -0.696 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.702     1.006    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     1.099 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=854, routed)         1.519     2.618    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/CLK
    SLICE_X7Y132         FDRE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.grp_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y132         FDRE (Prop_fdre_C_Q)         0.223     2.841 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.grp_count_reg[1]/Q
                         net (fo=107, routed)         2.299     5.140    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.grp_count_mul[3]
    SLICE_X2Y128         LUT5 (Prop_lut5_I0_O)        0.043     5.183 f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.data_flip_sel[19]_i_2/O
                         net (fo=27, routed)          0.898     6.081    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.grp_count_reg[1]_0
    SLICE_X10Y129        LUT5 (Prop_lut5_I3_O)        0.043     6.124 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.grp_p1_val0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     6.124    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.grp_p1_val0_carry__0_i_3_n_0
    SLICE_X10Y129        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     6.380 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.grp_p1_val0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.380    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.grp_p1_val0_carry__0_n_0
    SLICE_X10Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.434 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.grp_p1_val0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.434    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.grp_p1_val0
    SLICE_X10Y130        FDRE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.grp_p1_val_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)   12.500    12.500 r  
    F23                                               0.000    12.500 r  AXI_TX_CLK_IN (IN)
                         net (fo=0)                   0.000    12.500    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    F23                  IBUF (Prop_ibuf_I_O)         1.435    13.935 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           2.053    15.988    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.225     9.763 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.570    11.333    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    11.416 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=854, routed)         1.330    12.746    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/CLK
    SLICE_X10Y130        FDRE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.grp_p1_val_reg/C
                         clock pessimism             -0.229    12.517    
                         clock uncertainty           -0.067    12.450    
    SLICE_X10Y130        FDRE (Setup_fdre_C_D)       -0.038    12.412    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.grp_p1_val_reg
  -------------------------------------------------------------------
                         required time                         12.412    
                         arrival time                          -6.434    
  -------------------------------------------------------------------
                         slack                                  5.977    

Slack (MET) :             6.110ns  (required time - arrival time)
  Source:                 design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.grp_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.grp_p0_val_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out rise@12.500ns - clk_out rise@2.500ns)
  Data Path Delay:        3.682ns  (logic 0.651ns (17.678%)  route 3.031ns (82.322%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.245ns = ( 12.745 - 12.500 ) 
    Source Clock Delay      (SCD):    0.118ns = ( 2.618 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.229ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    2.500     2.500 r  
    F23                                               0.000     2.500 r  AXI_TX_CLK_IN (IN)
                         net (fo=0)                   0.000     2.500    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    F23                  IBUF (Prop_ibuf_I_O)         1.568     4.068 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           2.536     6.604    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.300    -0.696 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.702     1.006    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     1.099 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=854, routed)         1.519     2.618    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/CLK
    SLICE_X7Y132         FDRE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.grp_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y132         FDRE (Prop_fdre_C_Q)         0.223     2.841 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.grp_count_reg[1]/Q
                         net (fo=107, routed)         2.299     5.140    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.grp_count_mul[3]
    SLICE_X2Y128         LUT5 (Prop_lut5_I0_O)        0.053     5.193 f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.data_flip_sel[23]_i_2/O
                         net (fo=27, routed)          0.732     5.925    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.grp_count_reg[1]_1
    SLICE_X8Y129         LUT4 (Prop_lut4_I0_O)        0.138     6.063 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.grp_p0_val0_carry__0_i_2/O
                         net (fo=1, routed)           0.000     6.063    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.grp_p0_val0_carry__0_i_2_n_0
    SLICE_X8Y129         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.183     6.246 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.grp_p0_val0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.246    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.grp_p0_val0_carry__0_n_0
    SLICE_X8Y130         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.300 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.grp_p0_val0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.300    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.grp_p0_val0
    SLICE_X8Y130         FDRE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.grp_p0_val_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)   12.500    12.500 r  
    F23                                               0.000    12.500 r  AXI_TX_CLK_IN (IN)
                         net (fo=0)                   0.000    12.500    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    F23                  IBUF (Prop_ibuf_I_O)         1.435    13.935 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           2.053    15.988    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.225     9.763 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.570    11.333    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    11.416 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=854, routed)         1.329    12.745    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/CLK
    SLICE_X8Y130         FDRE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.grp_p0_val_reg/C
                         clock pessimism             -0.229    12.516    
                         clock uncertainty           -0.067    12.449    
    SLICE_X8Y130         FDRE (Setup_fdre_C_D)       -0.038    12.411    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.grp_p0_val_reg
  -------------------------------------------------------------------
                         required time                         12.411    
                         arrival time                          -6.300    
  -------------------------------------------------------------------
                         slack                                  6.110    

Slack (MET) :             6.160ns  (required time - arrival time)
  Source:                 design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.grp_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.f2_val_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out rise@12.500ns - clk_out rise@2.500ns)
  Data Path Delay:        3.682ns  (logic 0.629ns (17.082%)  route 3.053ns (82.918%))
  Logic Levels:           4  (CARRY4=2 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.299ns = ( 12.799 - 12.500 ) 
    Source Clock Delay      (SCD):    0.118ns = ( 2.618 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.206ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    2.500     2.500 r  
    F23                                               0.000     2.500 r  AXI_TX_CLK_IN (IN)
                         net (fo=0)                   0.000     2.500    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    F23                  IBUF (Prop_ibuf_I_O)         1.568     4.068 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           2.536     6.604    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.300    -0.696 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.702     1.006    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     1.099 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=854, routed)         1.519     2.618    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/CLK
    SLICE_X7Y132         FDRE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.grp_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y132         FDRE (Prop_fdre_C_Q)         0.223     2.841 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.grp_count_reg[1]/Q
                         net (fo=107, routed)         2.299     5.140    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.grp_count_mul[3]
    SLICE_X2Y128         LUT5 (Prop_lut5_I0_O)        0.043     5.183 f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.data_flip_sel[19]_i_2/O
                         net (fo=27, routed)          0.754     5.937    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.grp_count_reg[1]_0
    SLICE_X7Y128         LUT5 (Prop_lut5_I0_O)        0.043     5.980 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/f2_val0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     5.980    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/f2_val0_carry__0_i_3_n_0
    SLICE_X7Y128         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     6.247 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/f2_val0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.247    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/f2_val0_carry__0_n_0
    SLICE_X7Y129         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.300 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/f2_val0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.300    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/f2_val0
    SLICE_X7Y129         FDRE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.f2_val_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)   12.500    12.500 r  
    F23                                               0.000    12.500 r  AXI_TX_CLK_IN (IN)
                         net (fo=0)                   0.000    12.500    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    F23                  IBUF (Prop_ibuf_I_O)         1.435    13.935 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           2.053    15.988    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.225     9.763 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.570    11.333    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    11.416 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=854, routed)         1.383    12.799    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/CLK
    SLICE_X7Y129         FDRE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.f2_val_reg[0]/C
                         clock pessimism             -0.206    12.593    
                         clock uncertainty           -0.067    12.526    
    SLICE_X7Y129         FDRE (Setup_fdre_C_D)       -0.066    12.460    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.f2_val_reg[0]
  -------------------------------------------------------------------
                         required time                         12.460    
                         arrival time                          -6.300    
  -------------------------------------------------------------------
                         slack                                  6.160    

Slack (MET) :             6.170ns  (required time - arrival time)
  Source:                 design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.grp_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.p3_val_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out rise@12.500ns - clk_out rise@2.500ns)
  Data Path Delay:        3.674ns  (logic 0.629ns (17.121%)  route 3.045ns (82.879%))
  Logic Levels:           4  (CARRY4=2 LUT5=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.301ns = ( 12.801 - 12.500 ) 
    Source Clock Delay      (SCD):    0.118ns = ( 2.618 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.206ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    2.500     2.500 r  
    F23                                               0.000     2.500 r  AXI_TX_CLK_IN (IN)
                         net (fo=0)                   0.000     2.500    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    F23                  IBUF (Prop_ibuf_I_O)         1.568     4.068 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           2.536     6.604    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.300    -0.696 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.702     1.006    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     1.099 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=854, routed)         1.519     2.618    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/CLK
    SLICE_X7Y132         FDRE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.grp_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y132         FDRE (Prop_fdre_C_Q)         0.223     2.841 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.grp_count_reg[1]/Q
                         net (fo=107, routed)         2.299     5.140    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.grp_count_mul[3]
    SLICE_X2Y128         LUT5 (Prop_lut5_I0_O)        0.043     5.183 f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.data_flip_sel[19]_i_2/O
                         net (fo=27, routed)          0.745     5.929    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/p0_val0_carry__0_0
    SLICE_X4Y131         LUT5 (Prop_lut5_I1_O)        0.043     5.972 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/deskew_enable_gen.p3_val_reg0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     5.972    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.p3_val_reg[0]_0[1]
    SLICE_X4Y131         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.267     6.239 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.p3_val_reg0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.239    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.p3_val_reg0_carry__0_n_0
    SLICE_X4Y132         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.292 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.p3_val_reg0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.292    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.p3_val_reg0
    SLICE_X4Y132         FDRE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.p3_val_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)   12.500    12.500 r  
    F23                                               0.000    12.500 r  AXI_TX_CLK_IN (IN)
                         net (fo=0)                   0.000    12.500    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    F23                  IBUF (Prop_ibuf_I_O)         1.435    13.935 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           2.053    15.988    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.225     9.763 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.570    11.333    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    11.416 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=854, routed)         1.385    12.801    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/CLK
    SLICE_X4Y132         FDRE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.p3_val_reg[0]/C
                         clock pessimism             -0.206    12.595    
                         clock uncertainty           -0.067    12.528    
    SLICE_X4Y132         FDRE (Setup_fdre_C_D)       -0.066    12.462    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.p3_val_reg[0]
  -------------------------------------------------------------------
                         required time                         12.462    
                         arrival time                          -6.292    
  -------------------------------------------------------------------
                         slack                                  6.170    

Slack (MET) :             6.175ns  (required time - arrival time)
  Source:                 design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/data_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.dout_p0_val_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out rise@12.500ns - clk_out rise@2.500ns)
  Data Path Delay:        3.584ns  (logic 1.022ns (28.519%)  route 2.562ns (71.481%))
  Logic Levels:           7  (CARRY4=3 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.246ns = ( 12.746 - 12.500 ) 
    Source Clock Delay      (SCD):    0.125ns = ( 2.625 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.229ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    2.500     2.500 r  
    F23                                               0.000     2.500 r  AXI_TX_CLK_IN (IN)
                         net (fo=0)                   0.000     2.500    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    F23                  IBUF (Prop_ibuf_I_O)         1.568     4.068 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           2.536     6.604    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.300    -0.696 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.702     1.006    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     1.099 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=854, routed)         1.526     2.625    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/CLK
    SLICE_X0Y111         FDRE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/data_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y111         FDRE (Prop_fdre_C_Q)         0.204     2.829 f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/data_out_reg[0]/Q
                         net (fo=10, routed)          0.969     3.797    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/ddr_data_gen.data_dly_reg[33]_0[0]
    SLICE_X3Y127         LUT3 (Prop_lut3_I0_O)        0.130     3.927 f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.data_stage1[1]_i_1/O
                         net (fo=3, routed)           0.464     4.392    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.data_stage0[1]
    SLICE_X5Y130         LUT5 (Prop_lut5_I4_O)        0.143     4.535 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.grp_p3_val0_carry_i_9/O
                         net (fo=3, routed)           0.851     5.386    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.grp_p3_val0_carry_i_9_n_0
    SLICE_X11Y127        LUT3 (Prop_lut3_I1_O)        0.137     5.523 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.grp_p0_val0_carry_i_5/O
                         net (fo=2, routed)           0.277     5.800    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.grp_p0_val0_carry_i_5_n_0
    SLICE_X11Y128        LUT6 (Prop_lut6_I5_O)        0.043     5.843 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.dout_p0_val0_carry_i_4/O
                         net (fo=1, routed)           0.000     5.843    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.dout_p0_val0_carry_i_4_n_0
    SLICE_X11Y128        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     6.102 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.dout_p0_val0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.102    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.dout_p0_val0_carry_n_0
    SLICE_X11Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.155 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.dout_p0_val0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.155    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.dout_p0_val0_carry__0_n_0
    SLICE_X11Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.208 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.dout_p0_val0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.208    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.dout_p0_val0
    SLICE_X11Y130        FDRE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.dout_p0_val_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)   12.500    12.500 r  
    F23                                               0.000    12.500 r  AXI_TX_CLK_IN (IN)
                         net (fo=0)                   0.000    12.500    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    F23                  IBUF (Prop_ibuf_I_O)         1.435    13.935 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           2.053    15.988    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.225     9.763 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.570    11.333    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    11.416 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=854, routed)         1.330    12.746    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/CLK
    SLICE_X11Y130        FDRE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.dout_p0_val_reg/C
                         clock pessimism             -0.229    12.517    
                         clock uncertainty           -0.067    12.450    
    SLICE_X11Y130        FDRE (Setup_fdre_C_D)       -0.066    12.384    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.dout_p0_val_reg
  -------------------------------------------------------------------
                         required time                         12.384    
                         arrival time                          -6.208    
  -------------------------------------------------------------------
                         slack                                  6.175    

Slack (MET) :             6.195ns  (required time - arrival time)
  Source:                 design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.grp_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.f1_val_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out rise@12.500ns - clk_out rise@2.500ns)
  Data Path Delay:        3.675ns  (logic 0.619ns (16.842%)  route 3.056ns (83.158%))
  Logic Levels:           4  (CARRY4=2 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.299ns = ( 12.799 - 12.500 ) 
    Source Clock Delay      (SCD):    0.118ns = ( 2.618 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.206ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    2.500     2.500 r  
    F23                                               0.000     2.500 r  AXI_TX_CLK_IN (IN)
                         net (fo=0)                   0.000     2.500    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    F23                  IBUF (Prop_ibuf_I_O)         1.568     4.068 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           2.536     6.604    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.300    -0.696 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.702     1.006    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     1.099 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=854, routed)         1.519     2.618    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/CLK
    SLICE_X7Y132         FDRE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.grp_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y132         FDRE (Prop_fdre_C_Q)         0.223     2.841 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.grp_count_reg[1]/Q
                         net (fo=107, routed)         2.299     5.140    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.grp_count_mul[3]
    SLICE_X2Y128         LUT5 (Prop_lut5_I0_O)        0.043     5.183 f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.data_flip_sel[19]_i_2/O
                         net (fo=27, routed)          0.757     5.940    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.grp_count_reg[1]_0
    SLICE_X6Y128         LUT5 (Prop_lut5_I1_O)        0.043     5.983 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/f1_val0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     5.983    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/f1_val0_carry__0_i_3_n_0
    SLICE_X6Y128         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     6.239 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/f1_val0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.239    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/f1_val0_carry__0_n_0
    SLICE_X6Y129         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     6.293 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/f1_val0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.293    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/f1_val0
    SLICE_X6Y129         FDRE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.f1_val_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)   12.500    12.500 r  
    F23                                               0.000    12.500 r  AXI_TX_CLK_IN (IN)
                         net (fo=0)                   0.000    12.500    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    F23                  IBUF (Prop_ibuf_I_O)         1.435    13.935 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           2.053    15.988    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.225     9.763 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.570    11.333    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    11.416 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=854, routed)         1.383    12.799    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/CLK
    SLICE_X6Y129         FDRE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.f1_val_reg[0]/C
                         clock pessimism             -0.206    12.593    
                         clock uncertainty           -0.067    12.526    
    SLICE_X6Y129         FDRE (Setup_fdre_C_D)       -0.038    12.488    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.f1_val_reg[0]
  -------------------------------------------------------------------
                         required time                         12.488    
                         arrival time                          -6.293    
  -------------------------------------------------------------------
                         slack                                  6.195    

Slack (MET) :             6.202ns  (required time - arrival time)
  Source:                 design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.grp_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.grp_p3_val_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out rise@12.500ns - clk_out rise@2.500ns)
  Data Path Delay:        3.562ns  (logic 0.660ns (18.527%)  route 2.902ns (81.473%))
  Logic Levels:           4  (CARRY4=2 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.245ns = ( 12.745 - 12.500 ) 
    Source Clock Delay      (SCD):    0.118ns = ( 2.618 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.229ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    2.500     2.500 r  
    F23                                               0.000     2.500 r  AXI_TX_CLK_IN (IN)
                         net (fo=0)                   0.000     2.500    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    F23                  IBUF (Prop_ibuf_I_O)         1.568     4.068 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           2.536     6.604    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.300    -0.696 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.702     1.006    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     1.099 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=854, routed)         1.519     2.618    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/CLK
    SLICE_X7Y132         FDRE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.grp_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y132         FDRE (Prop_fdre_C_Q)         0.223     2.841 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.grp_count_reg[1]/Q
                         net (fo=107, routed)         2.299     5.140    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.grp_count_mul[3]
    SLICE_X2Y128         LUT5 (Prop_lut5_I0_O)        0.053     5.193 f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.data_flip_sel[23]_i_2/O
                         net (fo=27, routed)          0.603     5.796    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.grp_count_reg[1]_1
    SLICE_X9Y129         LUT3 (Prop_lut3_I2_O)        0.138     5.934 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.grp_p3_val0_carry__0_i_1/O
                         net (fo=1, routed)           0.000     5.934    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.grp_p3_val0_carry__0_i_1_n_0
    SLICE_X9Y129         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     6.127 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.grp_p3_val0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.127    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.grp_p3_val0_carry__0_n_0
    SLICE_X9Y130         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.180 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.grp_p3_val0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.180    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.grp_p3_val0
    SLICE_X9Y130         FDRE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.grp_p3_val_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)   12.500    12.500 r  
    F23                                               0.000    12.500 r  AXI_TX_CLK_IN (IN)
                         net (fo=0)                   0.000    12.500    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    F23                  IBUF (Prop_ibuf_I_O)         1.435    13.935 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           2.053    15.988    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.225     9.763 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.570    11.333    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    11.416 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=854, routed)         1.329    12.745    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/CLK
    SLICE_X9Y130         FDRE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.grp_p3_val_reg/C
                         clock pessimism             -0.229    12.516    
                         clock uncertainty           -0.067    12.449    
    SLICE_X9Y130         FDRE (Setup_fdre_C_D)       -0.066    12.383    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.grp_p3_val_reg
  -------------------------------------------------------------------
                         required time                         12.383    
                         arrival time                          -6.180    
  -------------------------------------------------------------------
                         slack                                  6.202    

Slack (MET) :             6.227ns  (required time - arrival time)
  Source:                 design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.grp_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.data_flip_sel_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out rise@12.500ns - clk_out rise@2.500ns)
  Data Path Delay:        3.636ns  (logic 0.309ns (8.497%)  route 3.327ns (91.503%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.297ns = ( 12.797 - 12.500 ) 
    Source Clock Delay      (SCD):    0.118ns = ( 2.618 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.229ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    2.500     2.500 r  
    F23                                               0.000     2.500 r  AXI_TX_CLK_IN (IN)
                         net (fo=0)                   0.000     2.500    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    F23                  IBUF (Prop_ibuf_I_O)         1.568     4.068 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           2.536     6.604    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.300    -0.696 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.702     1.006    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     1.099 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=854, routed)         1.519     2.618    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/CLK
    SLICE_X7Y132         FDRE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.grp_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y132         FDRE (Prop_fdre_C_Q)         0.223     2.841 f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.grp_count_reg[1]/Q
                         net (fo=107, routed)         2.299     5.140    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.grp_count_mul[3]
    SLICE_X2Y128         LUT5 (Prop_lut5_I0_O)        0.043     5.183 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.data_flip_sel[19]_i_2/O
                         net (fo=27, routed)          0.837     6.020    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.grp_count_reg[1]_0
    SLICE_X1Y127         LUT3 (Prop_lut3_I1_O)        0.043     6.063 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.data_flip_sel[17]_i_1/O
                         net (fo=1, routed)           0.191     6.254    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.data_flip_sel0[17]
    SLICE_X0Y127         FDRE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.data_flip_sel_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)   12.500    12.500 r  
    F23                                               0.000    12.500 r  AXI_TX_CLK_IN (IN)
                         net (fo=0)                   0.000    12.500    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    F23                  IBUF (Prop_ibuf_I_O)         1.435    13.935 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           2.053    15.988    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.225     9.763 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.570    11.333    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    11.416 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=854, routed)         1.381    12.797    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/CLK
    SLICE_X0Y127         FDRE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.data_flip_sel_reg[17]/C
                         clock pessimism             -0.229    12.568    
                         clock uncertainty           -0.067    12.501    
    SLICE_X0Y127         FDRE (Setup_fdre_C_D)       -0.019    12.482    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.data_flip_sel_reg[17]
  -------------------------------------------------------------------
                         required time                         12.482    
                         arrival time                          -6.254    
  -------------------------------------------------------------------
                         slack                                  6.227    

Slack (MET) :             6.242ns  (required time - arrival time)
  Source:                 design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.grp_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.p2_val_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out rise@12.500ns - clk_out rise@2.500ns)
  Data Path Delay:        3.634ns  (logic 0.703ns (19.347%)  route 2.931ns (80.653%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.301ns = ( 12.801 - 12.500 ) 
    Source Clock Delay      (SCD):    0.063ns = ( 2.563 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.229ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    2.500     2.500 r  
    F23                                               0.000     2.500 r  AXI_TX_CLK_IN (IN)
                         net (fo=0)                   0.000     2.500    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    F23                  IBUF (Prop_ibuf_I_O)         1.568     4.068 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           2.536     6.604    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.300    -0.696 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.702     1.006    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     1.099 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=854, routed)         1.464     2.563    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/CLK
    SLICE_X8Y132         FDRE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.grp_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y132         FDRE (Prop_fdre_C_Q)         0.259     2.822 f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.grp_count_reg[2]/Q
                         net (fo=107, routed)         2.169     4.990    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.grp_count_mul[4]
    SLICE_X5Y130         LUT5 (Prop_lut5_I3_O)        0.049     5.039 f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.data_flip_sel[27]_i_2/O
                         net (fo=27, routed)          0.762     5.801    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/deskew_enable_gen.p0_val_reg[0]
    SLICE_X1Y131         LUT4 (Prop_lut4_I3_O)        0.136     5.937 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/p2_val0_carry__1_i_4/O
                         net (fo=1, routed)           0.000     5.937    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.p2_val_reg[0]_1[0]
    SLICE_X1Y131         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     6.196 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/p2_val0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.196    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/p2_val0
    SLICE_X1Y131         FDRE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.p2_val_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)   12.500    12.500 r  
    F23                                               0.000    12.500 r  AXI_TX_CLK_IN (IN)
                         net (fo=0)                   0.000    12.500    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    F23                  IBUF (Prop_ibuf_I_O)         1.435    13.935 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           2.053    15.988    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.225     9.763 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.570    11.333    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    11.416 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=854, routed)         1.385    12.801    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/CLK
    SLICE_X1Y131         FDRE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.p2_val_reg[0]/C
                         clock pessimism             -0.229    12.572    
                         clock uncertainty           -0.067    12.505    
    SLICE_X1Y131         FDRE (Setup_fdre_C_D)       -0.066    12.439    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.p2_val_reg[0]
  -------------------------------------------------------------------
                         required time                         12.439    
                         arrival time                          -6.196    
  -------------------------------------------------------------------
                         slack                                  6.242    

Slack (MET) :             6.276ns  (required time - arrival time)
  Source:                 design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.grp_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.f3_val_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out rise@12.500ns - clk_out rise@2.500ns)
  Data Path Delay:        3.566ns  (logic 0.662ns (18.565%)  route 2.904ns (81.435%))
  Logic Levels:           4  (CARRY4=2 LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.299ns = ( 12.799 - 12.500 ) 
    Source Clock Delay      (SCD):    0.118ns = ( 2.618 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.206ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    2.500     2.500 r  
    F23                                               0.000     2.500 r  AXI_TX_CLK_IN (IN)
                         net (fo=0)                   0.000     2.500    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    F23                  IBUF (Prop_ibuf_I_O)         1.568     4.068 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           2.536     6.604    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.300    -0.696 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.702     1.006    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     1.099 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=854, routed)         1.519     2.618    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/CLK
    SLICE_X7Y132         FDRE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.grp_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y132         FDRE (Prop_fdre_C_Q)         0.223     2.841 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.grp_count_reg[1]/Q
                         net (fo=107, routed)         2.299     5.140    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.grp_count_mul[3]
    SLICE_X2Y128         LUT5 (Prop_lut5_I0_O)        0.053     5.193 f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.data_flip_sel[23]_i_2/O
                         net (fo=27, routed)          0.605     5.798    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.grp_count_reg[1]_1
    SLICE_X5Y128         LUT5 (Prop_lut5_I0_O)        0.138     5.936 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.f3_val_reg0_carry__0_i_2/O
                         net (fo=1, routed)           0.000     5.936    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.f3_val_reg0_carry__0_i_2_n_0
    SLICE_X5Y128         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195     6.131 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.f3_val_reg0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.131    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.f3_val_reg0_carry__0_n_0
    SLICE_X5Y129         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.184 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.f3_val_reg0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     6.184    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.f3_val_reg0
    SLICE_X5Y129         FDRE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.f3_val_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)   12.500    12.500 r  
    F23                                               0.000    12.500 r  AXI_TX_CLK_IN (IN)
                         net (fo=0)                   0.000    12.500    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    F23                  IBUF (Prop_ibuf_I_O)         1.435    13.935 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           2.053    15.988    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.225     9.763 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.570    11.333    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    11.416 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=854, routed)         1.383    12.799    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/CLK
    SLICE_X5Y129         FDRE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.f3_val_reg[0]/C
                         clock pessimism             -0.206    12.593    
                         clock uncertainty           -0.067    12.526    
    SLICE_X5Y129         FDRE (Setup_fdre_C_D)       -0.066    12.460    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.f3_val_reg[0]
  -------------------------------------------------------------------
                         required time                         12.460    
                         arrival time                          -6.184    
  -------------------------------------------------------------------
                         slack                                  6.276    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ch0_ctrl_inst/axi_lite_rx_gen.axi_lite_rx_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out rise@2.500ns - clk_out rise@2.500ns)
  Data Path Delay:        0.207ns  (logic 0.100ns (48.254%)  route 0.107ns (51.746%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.688ns = ( 3.188 - 2.500 ) 
    Source Clock Delay      (SCD):    0.355ns = ( 2.855 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.322ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    2.500     2.500 r  
    F23                                               0.000     2.500 r  AXI_TX_CLK_IN (IN)
                         net (fo=0)                   0.000     2.500    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    F23                  IBUF (Prop_ibuf_I_O)         0.492     2.992 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           1.289     4.281    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.856     1.425 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.771     2.196    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.222 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=854, routed)         0.633     2.855    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ch0_ctrl_inst/rx_user_clk
    SLICE_X13Y123        FDRE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ch0_ctrl_inst/axi_lite_rx_gen.axi_lite_rx_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y123        FDRE (Prop_fdre_C_Q)         0.100     2.955 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ch0_ctrl_inst/axi_lite_rx_gen.axi_lite_rx_data_reg[0]/Q
                         net (fo=1, routed)           0.107     3.062    design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/DIA0
    SLICE_X12Y123        RAMD32                                       r  design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)    2.500     2.500 r  
    F23                                               0.000     2.500 r  AXI_TX_CLK_IN (IN)
                         net (fo=0)                   0.000     2.500    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    F23                  IBUF (Prop_ibuf_I_O)         0.689     3.189 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           1.580     4.769    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.298     1.471 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.837     2.308    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     2.338 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=854, routed)         0.850     3.188    design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/WCLK
    SLICE_X12Y123        RAMD32                                       r  design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
                         clock pessimism             -0.322     2.866    
    SLICE_X12Y123        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.131     2.997    design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -2.997    
                         arrival time                           3.062    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ch0_ctrl_inst/axi_lite_rx_gen.axi_lite_rx_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out rise@2.500ns - clk_out rise@2.500ns)
  Data Path Delay:        0.196ns  (logic 0.100ns (51.054%)  route 0.096ns (48.946%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.688ns = ( 3.188 - 2.500 ) 
    Source Clock Delay      (SCD):    0.355ns = ( 2.855 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.322ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    2.500     2.500 r  
    F23                                               0.000     2.500 r  AXI_TX_CLK_IN (IN)
                         net (fo=0)                   0.000     2.500    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    F23                  IBUF (Prop_ibuf_I_O)         0.492     2.992 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           1.289     4.281    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.856     1.425 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.771     2.196    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.222 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=854, routed)         0.633     2.855    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ch0_ctrl_inst/rx_user_clk
    SLICE_X13Y123        FDRE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ch0_ctrl_inst/axi_lite_rx_gen.axi_lite_rx_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y123        FDRE (Prop_fdre_C_Q)         0.100     2.955 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ch0_ctrl_inst/axi_lite_rx_gen.axi_lite_rx_data_reg[1]/Q
                         net (fo=1, routed)           0.096     3.051    design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/DIA1
    SLICE_X12Y123        RAMD32                                       r  design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)    2.500     2.500 r  
    F23                                               0.000     2.500 r  AXI_TX_CLK_IN (IN)
                         net (fo=0)                   0.000     2.500    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    F23                  IBUF (Prop_ibuf_I_O)         0.689     3.189 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           1.580     4.769    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.298     1.471 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.837     2.308    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     2.338 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=854, routed)         0.850     3.188    design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/WCLK
    SLICE_X12Y123        RAMD32                                       r  design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
                         clock pessimism             -0.322     2.866    
    SLICE_X12Y123        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.108     2.974    design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -2.974    
                         arrival time                           3.051    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ch0_ctrl_inst/axi_lite_rx_gen.axi_lite_rx_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out rise@2.500ns - clk_out rise@2.500ns)
  Data Path Delay:        0.186ns  (logic 0.091ns (48.949%)  route 0.095ns (51.051%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.688ns = ( 3.188 - 2.500 ) 
    Source Clock Delay      (SCD):    0.355ns = ( 2.855 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.322ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    2.500     2.500 r  
    F23                                               0.000     2.500 r  AXI_TX_CLK_IN (IN)
                         net (fo=0)                   0.000     2.500    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    F23                  IBUF (Prop_ibuf_I_O)         0.492     2.992 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           1.289     4.281    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.856     1.425 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.771     2.196    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.222 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=854, routed)         0.633     2.855    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ch0_ctrl_inst/rx_user_clk
    SLICE_X13Y123        FDRE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ch0_ctrl_inst/axi_lite_rx_gen.axi_lite_rx_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y123        FDRE (Prop_fdre_C_Q)         0.091     2.946 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ch0_ctrl_inst/axi_lite_rx_gen.axi_lite_rx_data_reg[4]/Q
                         net (fo=1, routed)           0.095     3.041    design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/DIC0
    SLICE_X12Y123        RAMD32                                       r  design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)    2.500     2.500 r  
    F23                                               0.000     2.500 r  AXI_TX_CLK_IN (IN)
                         net (fo=0)                   0.000     2.500    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    F23                  IBUF (Prop_ibuf_I_O)         0.689     3.189 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           1.580     4.769    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.298     1.471 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.837     2.308    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     2.338 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=854, routed)         0.850     3.188    design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/WCLK
    SLICE_X12Y123        RAMD32                                       r  design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
                         clock pessimism             -0.322     2.866    
    SLICE_X12Y123        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.093     2.959    design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -2.959    
                         arrival time                           3.041    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.p0_val_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.p0_val_reg[2]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out rise@2.500ns - clk_out rise@2.500ns)
  Data Path Delay:        0.196ns  (logic 0.100ns (51.054%)  route 0.096ns (48.946%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.728ns = ( 3.228 - 2.500 ) 
    Source Clock Delay      (SCD):    0.394ns = ( 2.894 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.323ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    2.500     2.500 r  
    F23                                               0.000     2.500 r  AXI_TX_CLK_IN (IN)
                         net (fo=0)                   0.000     2.500    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    F23                  IBUF (Prop_ibuf_I_O)         0.492     2.992 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           1.289     4.281    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.856     1.425 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.771     2.196    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.222 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=854, routed)         0.672     2.894    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/CLK
    SLICE_X3Y132         FDRE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.p0_val_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y132         FDRE (Prop_fdre_C_Q)         0.100     2.994 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.p0_val_reg[0]/Q
                         net (fo=1, routed)           0.096     3.090    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.p0_val_reg_n_0_[0]
    SLICE_X2Y132         SRL16E                                       r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.p0_val_reg[2]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)    2.500     2.500 r  
    F23                                               0.000     2.500 r  AXI_TX_CLK_IN (IN)
                         net (fo=0)                   0.000     2.500    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    F23                  IBUF (Prop_ibuf_I_O)         0.689     3.189 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           1.580     4.769    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.298     1.471 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.837     2.308    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     2.338 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=854, routed)         0.890     3.228    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/CLK
    SLICE_X2Y132         SRL16E                                       r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.p0_val_reg[2]_srl2/CLK
                         clock pessimism             -0.323     2.905    
    SLICE_X2Y132         SRL16E (Hold_srl16e_CLK_D)
                                                      0.099     3.004    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_phy_calib_inst/deskew_enable_gen.p0_val_reg[2]_srl2
  -------------------------------------------------------------------
                         required time                         -3.004    
                         arrival time                           3.090    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ch0_ctrl_inst/axi_lite_rx_gen.axi_lite_rx_data_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_17/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out rise@2.500ns - clk_out rise@2.500ns)
  Data Path Delay:        0.258ns  (logic 0.100ns (38.733%)  route 0.158ns (61.267%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.687ns = ( 3.187 - 2.500 ) 
    Source Clock Delay      (SCD):    0.354ns = ( 2.854 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.304ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    2.500     2.500 r  
    F23                                               0.000     2.500 r  AXI_TX_CLK_IN (IN)
                         net (fo=0)                   0.000     2.500    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    F23                  IBUF (Prop_ibuf_I_O)         0.492     2.992 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           1.289     4.281    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.856     1.425 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.771     2.196    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.222 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=854, routed)         0.632     2.854    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ch0_ctrl_inst/rx_user_clk
    SLICE_X15Y125        FDRE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ch0_ctrl_inst/axi_lite_rx_gen.axi_lite_rx_data_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y125        FDRE (Prop_fdre_C_Q)         0.100     2.954 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ch0_ctrl_inst/axi_lite_rx_gen.axi_lite_rx_data_reg[14]/Q
                         net (fo=1, routed)           0.158     3.112    design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_17/DIB0
    SLICE_X14Y124        RAMD32                                       r  design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_17/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)    2.500     2.500 r  
    F23                                               0.000     2.500 r  AXI_TX_CLK_IN (IN)
                         net (fo=0)                   0.000     2.500    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    F23                  IBUF (Prop_ibuf_I_O)         0.689     3.189 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           1.580     4.769    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.298     1.471 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.837     2.308    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     2.338 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=854, routed)         0.849     3.187    design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_17/WCLK
    SLICE_X14Y124        RAMD32                                       r  design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_17/RAMB/CLK
                         clock pessimism             -0.304     2.883    
    SLICE_X14Y124        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.132     3.015    design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_17/RAMB
  -------------------------------------------------------------------
                         required time                         -3.015    
                         arrival time                           3.112    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ch0_ctrl_inst/axi_lite_rx_gen.axi_lite_rx_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_11/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out rise@2.500ns - clk_out rise@2.500ns)
  Data Path Delay:        0.202ns  (logic 0.091ns (44.970%)  route 0.111ns (55.030%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.688ns = ( 3.188 - 2.500 ) 
    Source Clock Delay      (SCD):    0.354ns = ( 2.854 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.304ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    2.500     2.500 r  
    F23                                               0.000     2.500 r  AXI_TX_CLK_IN (IN)
                         net (fo=0)                   0.000     2.500    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    F23                  IBUF (Prop_ibuf_I_O)         0.492     2.992 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           1.289     4.281    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.856     1.425 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.771     2.196    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.222 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=854, routed)         0.632     2.854    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ch0_ctrl_inst/rx_user_clk
    SLICE_X15Y125        FDRE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ch0_ctrl_inst/axi_lite_rx_gen.axi_lite_rx_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y125        FDRE (Prop_fdre_C_Q)         0.091     2.945 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ch0_ctrl_inst/axi_lite_rx_gen.axi_lite_rx_data_reg[7]/Q
                         net (fo=1, routed)           0.111     3.056    design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_11/DIA1
    SLICE_X14Y123        RAMD32                                       r  design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_11/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)    2.500     2.500 r  
    F23                                               0.000     2.500 r  AXI_TX_CLK_IN (IN)
                         net (fo=0)                   0.000     2.500    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    F23                  IBUF (Prop_ibuf_I_O)         0.689     3.189 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           1.580     4.769    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.298     1.471 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.837     2.308    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     2.338 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=854, routed)         0.850     3.188    design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_11/WCLK
    SLICE_X14Y123        RAMD32                                       r  design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_11/RAMA_D1/CLK
                         clock pessimism             -0.304     2.884    
    SLICE_X14Y123        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.072     2.956    design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_11/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -2.956    
                         arrival time                           3.056    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ch0_ctrl_inst/axi_lite_rx_gen.axi_lite_rx_data_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_17/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out rise@2.500ns - clk_out rise@2.500ns)
  Data Path Delay:        0.266ns  (logic 0.118ns (44.423%)  route 0.148ns (55.577%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.687ns = ( 3.187 - 2.500 ) 
    Source Clock Delay      (SCD):    0.354ns = ( 2.854 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.304ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    2.500     2.500 r  
    F23                                               0.000     2.500 r  AXI_TX_CLK_IN (IN)
                         net (fo=0)                   0.000     2.500    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    F23                  IBUF (Prop_ibuf_I_O)         0.492     2.992 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           1.289     4.281    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.856     1.425 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.771     2.196    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.222 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=854, routed)         0.632     2.854    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ch0_ctrl_inst/rx_user_clk
    SLICE_X14Y125        FDRE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ch0_ctrl_inst/axi_lite_rx_gen.axi_lite_rx_data_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y125        FDRE (Prop_fdre_C_Q)         0.118     2.972 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ch0_ctrl_inst/axi_lite_rx_gen.axi_lite_rx_data_reg[12]/Q
                         net (fo=1, routed)           0.148     3.120    design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_17/DIA0
    SLICE_X14Y124        RAMD32                                       r  design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_17/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)    2.500     2.500 r  
    F23                                               0.000     2.500 r  AXI_TX_CLK_IN (IN)
                         net (fo=0)                   0.000     2.500    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    F23                  IBUF (Prop_ibuf_I_O)         0.689     3.189 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           1.580     4.769    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.298     1.471 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.837     2.308    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     2.338 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=854, routed)         0.849     3.187    design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_17/WCLK
    SLICE_X14Y124        RAMD32                                       r  design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_17/RAMA/CLK
                         clock pessimism             -0.304     2.883    
    SLICE_X14Y124        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.131     3.014    design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_12_17/RAMA
  -------------------------------------------------------------------
                         required time                         -3.014    
                         arrival time                           3.120    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ch0_ctrl_inst/axi_lite_rx_gen.axi_lite_rx_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out rise@2.500ns - clk_out rise@2.500ns)
  Data Path Delay:        0.197ns  (logic 0.091ns (46.135%)  route 0.106ns (53.865%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.688ns = ( 3.188 - 2.500 ) 
    Source Clock Delay      (SCD):    0.355ns = ( 2.855 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.322ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    2.500     2.500 r  
    F23                                               0.000     2.500 r  AXI_TX_CLK_IN (IN)
                         net (fo=0)                   0.000     2.500    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    F23                  IBUF (Prop_ibuf_I_O)         0.492     2.992 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           1.289     4.281    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.856     1.425 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.771     2.196    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.222 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=854, routed)         0.633     2.855    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ch0_ctrl_inst/rx_user_clk
    SLICE_X13Y123        FDRE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ch0_ctrl_inst/axi_lite_rx_gen.axi_lite_rx_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y123        FDRE (Prop_fdre_C_Q)         0.091     2.946 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ch0_ctrl_inst/axi_lite_rx_gen.axi_lite_rx_data_reg[3]/Q
                         net (fo=1, routed)           0.106     3.052    design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/DIB1
    SLICE_X12Y123        RAMD32                                       r  design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)    2.500     2.500 r  
    F23                                               0.000     2.500 r  AXI_TX_CLK_IN (IN)
                         net (fo=0)                   0.000     2.500    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    F23                  IBUF (Prop_ibuf_I_O)         0.689     3.189 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           1.580     4.769    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.298     1.471 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.837     2.308    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     2.338 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=854, routed)         0.850     3.188    design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/WCLK
    SLICE_X12Y123        RAMD32                                       r  design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
                         clock pessimism             -0.322     2.866    
    SLICE_X12Y123        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.079     2.945    design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -2.945    
                         arrival time                           3.052    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ch0_ctrl_inst/axi_lite_rx_gen.axi_lite_rx_data_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_11/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out rise@2.500ns - clk_out rise@2.500ns)
  Data Path Delay:        0.267ns  (logic 0.118ns (44.256%)  route 0.149ns (55.744%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.688ns = ( 3.188 - 2.500 ) 
    Source Clock Delay      (SCD):    0.354ns = ( 2.854 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.304ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    2.500     2.500 r  
    F23                                               0.000     2.500 r  AXI_TX_CLK_IN (IN)
                         net (fo=0)                   0.000     2.500    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    F23                  IBUF (Prop_ibuf_I_O)         0.492     2.992 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           1.289     4.281    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.856     1.425 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.771     2.196    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.222 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=854, routed)         0.632     2.854    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ch0_ctrl_inst/rx_user_clk
    SLICE_X14Y125        FDRE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ch0_ctrl_inst/axi_lite_rx_gen.axi_lite_rx_data_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y125        FDRE (Prop_fdre_C_Q)         0.118     2.972 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ch0_ctrl_inst/axi_lite_rx_gen.axi_lite_rx_data_reg[10]/Q
                         net (fo=1, routed)           0.149     3.121    design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_11/DIC0
    SLICE_X14Y123        RAMD32                                       r  design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_11/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)    2.500     2.500 r  
    F23                                               0.000     2.500 r  AXI_TX_CLK_IN (IN)
                         net (fo=0)                   0.000     2.500    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    F23                  IBUF (Prop_ibuf_I_O)         0.689     3.189 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           1.580     4.769    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.298     1.471 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.837     2.308    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     2.338 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=854, routed)         0.850     3.188    design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_11/WCLK
    SLICE_X14Y123        RAMD32                                       r  design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_11/RAMC/CLK
                         clock pessimism             -0.304     2.884    
    SLICE_X14Y123        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.129     3.013    design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_11/RAMC
  -------------------------------------------------------------------
                         required time                         -3.013    
                         arrival time                           3.121    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             clk_out
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out rise@2.500ns - clk_out rise@2.500ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.728ns = ( 3.228 - 2.500 ) 
    Source Clock Delay      (SCD):    0.394ns = ( 2.894 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.334ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    2.500     2.500 r  
    F23                                               0.000     2.500 r  AXI_TX_CLK_IN (IN)
                         net (fo=0)                   0.000     2.500    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    F23                  IBUF (Prop_ibuf_I_O)         0.492     2.992 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           1.289     4.281    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.856     1.425 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.771     2.196    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     2.222 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=854, routed)         0.672     2.894    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X3Y117         FDRE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y117         FDRE (Prop_fdre_C_Q)         0.100     2.994 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/Q
                         net (fo=1, routed)           0.055     3.049    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff[0][0]
    SLICE_X3Y117         FDRE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)    2.500     2.500 r  
    F23                                               0.000     2.500 r  AXI_TX_CLK_IN (IN)
                         net (fo=0)                   0.000     2.500    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    F23                  IBUF (Prop_ibuf_I_O)         0.689     3.189 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           1.580     4.769    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.298     1.471 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.837     2.308    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     2.338 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=854, routed)         0.890     3.228    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X3Y117         FDRE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/C
                         clock pessimism             -0.334     2.894    
    SLICE_X3Y117         FDRE (Hold_fdre_C_D)         0.047     2.941    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]
  -------------------------------------------------------------------
                         required time                         -2.941    
                         arrival time                           3.049    
  -------------------------------------------------------------------
                         slack                                  0.108    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out
Waveform(ns):       { 2.500 7.500 }
Period(ns):         10.000
Sources:            { design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYE2/C          n/a            2.000         10.000      8.000      IDELAY_X0Y110    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_idelay_gen.ddr_idelay_inst[0].gen_idelaye2.IDELAYE2_inst/C
Min Period        n/a     IDELAYE2/C          n/a            2.000         10.000      8.000      IDELAY_X0Y120    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_idelay_gen.ddr_idelay_inst[10].gen_idelaye2.IDELAYE2_inst/C
Min Period        n/a     IDELAYE2/C          n/a            2.000         10.000      8.000      IDELAY_X0Y137    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_idelay_gen.ddr_idelay_inst[11].gen_idelaye2.IDELAYE2_inst/C
Min Period        n/a     IDELAYE2/C          n/a            2.000         10.000      8.000      IDELAY_X0Y146    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_idelay_gen.ddr_idelay_inst[12].gen_idelaye2.IDELAYE2_inst/C
Min Period        n/a     IDELAYE2/C          n/a            2.000         10.000      8.000      IDELAY_X0Y104    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_idelay_gen.ddr_idelay_inst[13].gen_idelaye2.IDELAYE2_inst/C
Min Period        n/a     IDELAYE2/C          n/a            2.000         10.000      8.000      IDELAY_X0Y143    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_idelay_gen.ddr_idelay_inst[14].gen_idelaye2.IDELAYE2_inst/C
Min Period        n/a     IDELAYE2/C          n/a            2.000         10.000      8.000      IDELAY_X0Y144    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_idelay_gen.ddr_idelay_inst[15].gen_idelaye2.IDELAYE2_inst/C
Min Period        n/a     IDELAYE2/C          n/a            2.000         10.000      8.000      IDELAY_X0Y142    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_idelay_gen.ddr_idelay_inst[16].gen_idelaye2.IDELAYE2_inst/C
Min Period        n/a     IDELAYE2/C          n/a            2.000         10.000      8.000      IDELAY_X0Y133    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_idelay_gen.ddr_idelay_inst[1].gen_idelaye2.IDELAYE2_inst/C
Min Period        n/a     IDELAYE2/C          n/a            2.000         10.000      8.000      IDELAY_X0Y115    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_idelay_gen.ddr_idelay_inst[2].gen_idelaye2.IDELAYE2_inst/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y5  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X14Y121    design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_18_19/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X14Y121    design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_18_19/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X14Y121    design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_18_19/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X14Y121    design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_18_19/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X14Y121    design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_18_19/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X14Y121    design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_18_19/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            0.768         5.000       4.232      SLICE_X14Y121    design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_18_19/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            0.768         5.000       4.232      SLICE_X14Y121    design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_18_19/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X12Y123    design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X12Y123    design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X12Y123    design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X12Y123    design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X12Y123    design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X12Y123    design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X12Y123    design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X12Y123    design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X12Y123    design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X12Y123    design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X12Y123    design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X12Y123    design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout
  To Clock:  clkfbout

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.409         10.000      8.592      BUFGCTRL_X0Y21   design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/fb_bufg_inst/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         10.000      8.929      MMCME2_ADV_X0Y5  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         10.000      8.929      MMCME2_ADV_X0Y5  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y5  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y5  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  prm_clk_40
  To Clock:  prm_clk_40

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         prm_clk_40
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { FPGA_REF_40MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.071         25.000      23.929     MMCME2_ADV_X0Y2  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKIN1
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.071         25.000      23.929     MMCME2_ADV_X0Y3  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       25.000      75.000     MMCME2_ADV_X0Y2  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       25.000      75.000     MMCME2_ADV_X0Y3  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            5.000         12.500      7.500      MMCME2_ADV_X0Y2  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            5.000         12.500      7.500      MMCME2_ADV_X0Y3  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            5.000         12.500      7.500      MMCME2_ADV_X0Y2  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            5.000         12.500      7.500      MMCME2_ADV_X0Y3  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            5.000         12.500      7.500      MMCME2_ADV_X0Y2  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            5.000         12.500      7.500      MMCME2_ADV_X0Y3  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            5.000         12.500      7.500      MMCME2_ADV_X0Y2  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            5.000         12.500      7.500      MMCME2_ADV_X0Y3  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  axi_periph_clk_design_1_CLK_COMMON_0
  To Clock:  axi_periph_clk_design_1_CLK_COMMON_0

Setup :            0  Failing Endpoints,  Worst Slack        2.305ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.055ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.232ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.305ns  (required time - arrival time)
  Source:                 design_1_i/CLK_AXI/AXI_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/up_dwdata_int_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_periph_clk_design_1_CLK_COMMON_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_periph_clk_design_1_CLK_COMMON_0 rise@10.000ns - axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        7.404ns  (logic 0.302ns (4.079%)  route 7.102ns (95.921%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.572ns = ( 9.428 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.331ns
    Clock Pessimism Removal (CPR):    -0.653ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.121     2.689    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.050    -4.361 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.465    -2.896    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -2.803 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=13160, routed)       1.472    -1.331    design_1_i/CLK_AXI/AXI_reset/U0/slowest_sync_clk
    SLICE_X10Y144        FDRE                                         r  design_1_i/CLK_AXI/AXI_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y144        FDRE (Prop_fdre_C_Q)         0.259    -1.072 f  design_1_i/CLK_AXI/AXI_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=182, routed)         6.302     5.230    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/s_axi_aresetn
    SLICE_X150Y68        LUT3 (Prop_lut3_I2_O)        0.043     5.273 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/up_dwdata_int[34]_i_1/O
                         net (fo=35, routed)          0.800     6.073    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/up_dwdata_int[34]_i_1_n_0
    SLICE_X153Y56        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/up_dwdata_int_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                     10.000    10.000 r  
    F22                                               0.000    10.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436    11.436 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.018    12.454    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.026     6.428 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.355     7.783    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.866 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=13160, routed)       1.562     9.428    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/s_axi_aclk
    SLICE_X153Y56        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/up_dwdata_int_reg[5]/C
                         clock pessimism             -0.653     8.774    
                         clock uncertainty           -0.092     8.682    
    SLICE_X153Y56        FDRE (Setup_fdre_C_R)       -0.304     8.378    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/up_dwdata_int_reg[5]
  -------------------------------------------------------------------
                         required time                          8.378    
                         arrival time                          -6.073    
  -------------------------------------------------------------------
                         slack                                  2.305    

Slack (MET) :             2.305ns  (required time - arrival time)
  Source:                 design_1_i/CLK_AXI/AXI_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/up_dwdata_int_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_periph_clk_design_1_CLK_COMMON_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_periph_clk_design_1_CLK_COMMON_0 rise@10.000ns - axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        7.404ns  (logic 0.302ns (4.079%)  route 7.102ns (95.921%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.572ns = ( 9.428 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.331ns
    Clock Pessimism Removal (CPR):    -0.653ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.121     2.689    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.050    -4.361 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.465    -2.896    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -2.803 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=13160, routed)       1.472    -1.331    design_1_i/CLK_AXI/AXI_reset/U0/slowest_sync_clk
    SLICE_X10Y144        FDRE                                         r  design_1_i/CLK_AXI/AXI_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y144        FDRE (Prop_fdre_C_Q)         0.259    -1.072 f  design_1_i/CLK_AXI/AXI_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=182, routed)         6.302     5.230    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/s_axi_aresetn
    SLICE_X150Y68        LUT3 (Prop_lut3_I2_O)        0.043     5.273 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/up_dwdata_int[34]_i_1/O
                         net (fo=35, routed)          0.800     6.073    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/up_dwdata_int[34]_i_1_n_0
    SLICE_X153Y56        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/up_dwdata_int_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                     10.000    10.000 r  
    F22                                               0.000    10.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436    11.436 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.018    12.454    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.026     6.428 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.355     7.783    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.866 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=13160, routed)       1.562     9.428    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/s_axi_aclk
    SLICE_X153Y56        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/up_dwdata_int_reg[6]/C
                         clock pessimism             -0.653     8.774    
                         clock uncertainty           -0.092     8.682    
    SLICE_X153Y56        FDRE (Setup_fdre_C_R)       -0.304     8.378    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/up_dwdata_int_reg[6]
  -------------------------------------------------------------------
                         required time                          8.378    
                         arrival time                          -6.073    
  -------------------------------------------------------------------
                         slack                                  2.305    

Slack (MET) :             2.305ns  (required time - arrival time)
  Source:                 design_1_i/CLK_AXI/AXI_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/up_dwdata_int_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_periph_clk_design_1_CLK_COMMON_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_periph_clk_design_1_CLK_COMMON_0 rise@10.000ns - axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        7.404ns  (logic 0.302ns (4.079%)  route 7.102ns (95.921%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.572ns = ( 9.428 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.331ns
    Clock Pessimism Removal (CPR):    -0.653ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.121     2.689    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.050    -4.361 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.465    -2.896    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -2.803 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=13160, routed)       1.472    -1.331    design_1_i/CLK_AXI/AXI_reset/U0/slowest_sync_clk
    SLICE_X10Y144        FDRE                                         r  design_1_i/CLK_AXI/AXI_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y144        FDRE (Prop_fdre_C_Q)         0.259    -1.072 f  design_1_i/CLK_AXI/AXI_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=182, routed)         6.302     5.230    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/s_axi_aresetn
    SLICE_X150Y68        LUT3 (Prop_lut3_I2_O)        0.043     5.273 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/up_dwdata_int[34]_i_1/O
                         net (fo=35, routed)          0.800     6.073    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/up_dwdata_int[34]_i_1_n_0
    SLICE_X153Y56        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/up_dwdata_int_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                     10.000    10.000 r  
    F22                                               0.000    10.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436    11.436 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.018    12.454    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.026     6.428 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.355     7.783    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.866 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=13160, routed)       1.562     9.428    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/s_axi_aclk
    SLICE_X153Y56        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/up_dwdata_int_reg[7]/C
                         clock pessimism             -0.653     8.774    
                         clock uncertainty           -0.092     8.682    
    SLICE_X153Y56        FDRE (Setup_fdre_C_R)       -0.304     8.378    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/up_dwdata_int_reg[7]
  -------------------------------------------------------------------
                         required time                          8.378    
                         arrival time                          -6.073    
  -------------------------------------------------------------------
                         slack                                  2.305    

Slack (MET) :             2.305ns  (required time - arrival time)
  Source:                 design_1_i/CLK_AXI/AXI_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/up_dwdata_int_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_periph_clk_design_1_CLK_COMMON_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_periph_clk_design_1_CLK_COMMON_0 rise@10.000ns - axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        7.404ns  (logic 0.302ns (4.079%)  route 7.102ns (95.921%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.572ns = ( 9.428 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.331ns
    Clock Pessimism Removal (CPR):    -0.653ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.121     2.689    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.050    -4.361 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.465    -2.896    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -2.803 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=13160, routed)       1.472    -1.331    design_1_i/CLK_AXI/AXI_reset/U0/slowest_sync_clk
    SLICE_X10Y144        FDRE                                         r  design_1_i/CLK_AXI/AXI_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y144        FDRE (Prop_fdre_C_Q)         0.259    -1.072 f  design_1_i/CLK_AXI/AXI_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=182, routed)         6.302     5.230    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/s_axi_aresetn
    SLICE_X150Y68        LUT3 (Prop_lut3_I2_O)        0.043     5.273 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/up_dwdata_int[34]_i_1/O
                         net (fo=35, routed)          0.800     6.073    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/up_dwdata_int[34]_i_1_n_0
    SLICE_X153Y56        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/up_dwdata_int_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                     10.000    10.000 r  
    F22                                               0.000    10.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436    11.436 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.018    12.454    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.026     6.428 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.355     7.783    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.866 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=13160, routed)       1.562     9.428    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/s_axi_aclk
    SLICE_X153Y56        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/up_dwdata_int_reg[8]/C
                         clock pessimism             -0.653     8.774    
                         clock uncertainty           -0.092     8.682    
    SLICE_X153Y56        FDRE (Setup_fdre_C_R)       -0.304     8.378    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/up_dwdata_int_reg[8]
  -------------------------------------------------------------------
                         required time                          8.378    
                         arrival time                          -6.073    
  -------------------------------------------------------------------
                         slack                                  2.305    

Slack (MET) :             2.305ns  (required time - arrival time)
  Source:                 design_1_i/CLK_AXI/AXI_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/up_dwdata_int_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_periph_clk_design_1_CLK_COMMON_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_periph_clk_design_1_CLK_COMMON_0 rise@10.000ns - axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        7.404ns  (logic 0.302ns (4.079%)  route 7.102ns (95.921%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.572ns = ( 9.428 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.331ns
    Clock Pessimism Removal (CPR):    -0.653ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.121     2.689    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.050    -4.361 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.465    -2.896    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -2.803 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=13160, routed)       1.472    -1.331    design_1_i/CLK_AXI/AXI_reset/U0/slowest_sync_clk
    SLICE_X10Y144        FDRE                                         r  design_1_i/CLK_AXI/AXI_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y144        FDRE (Prop_fdre_C_Q)         0.259    -1.072 f  design_1_i/CLK_AXI/AXI_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=182, routed)         6.302     5.230    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/s_axi_aresetn
    SLICE_X150Y68        LUT3 (Prop_lut3_I2_O)        0.043     5.273 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/up_dwdata_int[34]_i_1/O
                         net (fo=35, routed)          0.800     6.073    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/up_dwdata_int[34]_i_1_n_0
    SLICE_X153Y56        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/up_dwdata_int_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                     10.000    10.000 r  
    F22                                               0.000    10.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436    11.436 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.018    12.454    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.026     6.428 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.355     7.783    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.866 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=13160, routed)       1.562     9.428    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/s_axi_aclk
    SLICE_X153Y56        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/up_dwdata_int_reg[9]/C
                         clock pessimism             -0.653     8.774    
                         clock uncertainty           -0.092     8.682    
    SLICE_X153Y56        FDRE (Setup_fdre_C_R)       -0.304     8.378    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/up_dwdata_int_reg[9]
  -------------------------------------------------------------------
                         required time                          8.378    
                         arrival time                          -6.073    
  -------------------------------------------------------------------
                         slack                                  2.305    

Slack (MET) :             2.328ns  (required time - arrival time)
  Source:                 design_1_i/CLK_AXI/AXI_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/up_dwdata_int_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_periph_clk_design_1_CLK_COMMON_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_periph_clk_design_1_CLK_COMMON_0 rise@10.000ns - axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        7.404ns  (logic 0.302ns (4.079%)  route 7.102ns (95.921%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.572ns = ( 9.428 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.331ns
    Clock Pessimism Removal (CPR):    -0.653ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.121     2.689    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.050    -4.361 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.465    -2.896    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -2.803 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=13160, routed)       1.472    -1.331    design_1_i/CLK_AXI/AXI_reset/U0/slowest_sync_clk
    SLICE_X10Y144        FDRE                                         r  design_1_i/CLK_AXI/AXI_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y144        FDRE (Prop_fdre_C_Q)         0.259    -1.072 f  design_1_i/CLK_AXI/AXI_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=182, routed)         6.302     5.230    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/s_axi_aresetn
    SLICE_X150Y68        LUT3 (Prop_lut3_I2_O)        0.043     5.273 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/up_dwdata_int[34]_i_1/O
                         net (fo=35, routed)          0.800     6.073    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/up_dwdata_int[34]_i_1_n_0
    SLICE_X152Y56        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/up_dwdata_int_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                     10.000    10.000 r  
    F22                                               0.000    10.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436    11.436 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.018    12.454    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.026     6.428 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.355     7.783    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.866 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=13160, routed)       1.562     9.428    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/s_axi_aclk
    SLICE_X152Y56        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/up_dwdata_int_reg[10]/C
                         clock pessimism             -0.653     8.774    
                         clock uncertainty           -0.092     8.682    
    SLICE_X152Y56        FDRE (Setup_fdre_C_R)       -0.281     8.401    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/up_dwdata_int_reg[10]
  -------------------------------------------------------------------
                         required time                          8.401    
                         arrival time                          -6.073    
  -------------------------------------------------------------------
                         slack                                  2.328    

Slack (MET) :             2.328ns  (required time - arrival time)
  Source:                 design_1_i/CLK_AXI/AXI_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/up_dwdata_int_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_periph_clk_design_1_CLK_COMMON_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_periph_clk_design_1_CLK_COMMON_0 rise@10.000ns - axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        7.404ns  (logic 0.302ns (4.079%)  route 7.102ns (95.921%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.572ns = ( 9.428 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.331ns
    Clock Pessimism Removal (CPR):    -0.653ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.121     2.689    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.050    -4.361 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.465    -2.896    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -2.803 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=13160, routed)       1.472    -1.331    design_1_i/CLK_AXI/AXI_reset/U0/slowest_sync_clk
    SLICE_X10Y144        FDRE                                         r  design_1_i/CLK_AXI/AXI_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y144        FDRE (Prop_fdre_C_Q)         0.259    -1.072 f  design_1_i/CLK_AXI/AXI_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=182, routed)         6.302     5.230    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/s_axi_aresetn
    SLICE_X150Y68        LUT3 (Prop_lut3_I2_O)        0.043     5.273 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/up_dwdata_int[34]_i_1/O
                         net (fo=35, routed)          0.800     6.073    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/up_dwdata_int[34]_i_1_n_0
    SLICE_X152Y56        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/up_dwdata_int_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                     10.000    10.000 r  
    F22                                               0.000    10.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436    11.436 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.018    12.454    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.026     6.428 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.355     7.783    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.866 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=13160, routed)       1.562     9.428    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/s_axi_aclk
    SLICE_X152Y56        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/up_dwdata_int_reg[11]/C
                         clock pessimism             -0.653     8.774    
                         clock uncertainty           -0.092     8.682    
    SLICE_X152Y56        FDRE (Setup_fdre_C_R)       -0.281     8.401    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/up_dwdata_int_reg[11]
  -------------------------------------------------------------------
                         required time                          8.401    
                         arrival time                          -6.073    
  -------------------------------------------------------------------
                         slack                                  2.328    

Slack (MET) :             2.328ns  (required time - arrival time)
  Source:                 design_1_i/CLK_AXI/AXI_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/up_dwdata_int_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_periph_clk_design_1_CLK_COMMON_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_periph_clk_design_1_CLK_COMMON_0 rise@10.000ns - axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        7.404ns  (logic 0.302ns (4.079%)  route 7.102ns (95.921%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.572ns = ( 9.428 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.331ns
    Clock Pessimism Removal (CPR):    -0.653ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.121     2.689    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.050    -4.361 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.465    -2.896    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -2.803 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=13160, routed)       1.472    -1.331    design_1_i/CLK_AXI/AXI_reset/U0/slowest_sync_clk
    SLICE_X10Y144        FDRE                                         r  design_1_i/CLK_AXI/AXI_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y144        FDRE (Prop_fdre_C_Q)         0.259    -1.072 f  design_1_i/CLK_AXI/AXI_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=182, routed)         6.302     5.230    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/s_axi_aresetn
    SLICE_X150Y68        LUT3 (Prop_lut3_I2_O)        0.043     5.273 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/up_dwdata_int[34]_i_1/O
                         net (fo=35, routed)          0.800     6.073    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/up_dwdata_int[34]_i_1_n_0
    SLICE_X152Y56        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/up_dwdata_int_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                     10.000    10.000 r  
    F22                                               0.000    10.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436    11.436 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.018    12.454    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.026     6.428 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.355     7.783    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.866 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=13160, routed)       1.562     9.428    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/s_axi_aclk
    SLICE_X152Y56        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/up_dwdata_int_reg[12]/C
                         clock pessimism             -0.653     8.774    
                         clock uncertainty           -0.092     8.682    
    SLICE_X152Y56        FDRE (Setup_fdre_C_R)       -0.281     8.401    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/up_dwdata_int_reg[12]
  -------------------------------------------------------------------
                         required time                          8.401    
                         arrival time                          -6.073    
  -------------------------------------------------------------------
                         slack                                  2.328    

Slack (MET) :             2.328ns  (required time - arrival time)
  Source:                 design_1_i/CLK_AXI/AXI_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/up_dwdata_int_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_periph_clk_design_1_CLK_COMMON_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_periph_clk_design_1_CLK_COMMON_0 rise@10.000ns - axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        7.404ns  (logic 0.302ns (4.079%)  route 7.102ns (95.921%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.572ns = ( 9.428 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.331ns
    Clock Pessimism Removal (CPR):    -0.653ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.121     2.689    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.050    -4.361 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.465    -2.896    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -2.803 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=13160, routed)       1.472    -1.331    design_1_i/CLK_AXI/AXI_reset/U0/slowest_sync_clk
    SLICE_X10Y144        FDRE                                         r  design_1_i/CLK_AXI/AXI_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y144        FDRE (Prop_fdre_C_Q)         0.259    -1.072 f  design_1_i/CLK_AXI/AXI_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=182, routed)         6.302     5.230    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/s_axi_aresetn
    SLICE_X150Y68        LUT3 (Prop_lut3_I2_O)        0.043     5.273 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/up_dwdata_int[34]_i_1/O
                         net (fo=35, routed)          0.800     6.073    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/up_dwdata_int[34]_i_1_n_0
    SLICE_X152Y56        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/up_dwdata_int_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                     10.000    10.000 r  
    F22                                               0.000    10.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436    11.436 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.018    12.454    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.026     6.428 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.355     7.783    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.866 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=13160, routed)       1.562     9.428    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/s_axi_aclk
    SLICE_X152Y56        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/up_dwdata_int_reg[13]/C
                         clock pessimism             -0.653     8.774    
                         clock uncertainty           -0.092     8.682    
    SLICE_X152Y56        FDRE (Setup_fdre_C_R)       -0.281     8.401    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/up_dwdata_int_reg[13]
  -------------------------------------------------------------------
                         required time                          8.401    
                         arrival time                          -6.073    
  -------------------------------------------------------------------
                         slack                                  2.328    

Slack (MET) :             2.328ns  (required time - arrival time)
  Source:                 design_1_i/CLK_AXI/AXI_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/up_dwdata_int_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_periph_clk_design_1_CLK_COMMON_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_periph_clk_design_1_CLK_COMMON_0 rise@10.000ns - axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        7.404ns  (logic 0.302ns (4.079%)  route 7.102ns (95.921%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.572ns = ( 9.428 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.331ns
    Clock Pessimism Removal (CPR):    -0.653ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.121     2.689    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.050    -4.361 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.465    -2.896    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -2.803 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=13160, routed)       1.472    -1.331    design_1_i/CLK_AXI/AXI_reset/U0/slowest_sync_clk
    SLICE_X10Y144        FDRE                                         r  design_1_i/CLK_AXI/AXI_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y144        FDRE (Prop_fdre_C_Q)         0.259    -1.072 f  design_1_i/CLK_AXI/AXI_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=182, routed)         6.302     5.230    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/s_axi_aresetn
    SLICE_X150Y68        LUT3 (Prop_lut3_I2_O)        0.043     5.273 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/up_dwdata_int[34]_i_1/O
                         net (fo=35, routed)          0.800     6.073    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/up_dwdata_int[34]_i_1_n_0
    SLICE_X152Y56        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/up_dwdata_int_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                     10.000    10.000 r  
    F22                                               0.000    10.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436    11.436 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.018    12.454    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.026     6.428 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.355     7.783    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.866 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=13160, routed)       1.562     9.428    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/s_axi_aclk
    SLICE_X152Y56        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/up_dwdata_int_reg[14]/C
                         clock pessimism             -0.653     8.774    
                         clock uncertainty           -0.092     8.682    
    SLICE_X152Y56        FDRE (Setup_fdre_C_R)       -0.281     8.401    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/up_dwdata_int_reg[14]
  -------------------------------------------------------------------
                         required time                          8.401    
                         arrival time                          -6.073    
  -------------------------------------------------------------------
                         slack                                  2.328    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 design_1_i/Current_turning_off_0/inst/averaging_inst_4/sum_reg_0_6_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Current_turning_off_0/inst/averaging_inst_4/sum_reg_1_3_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_periph_clk_design_1_CLK_COMMON_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns - axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.179ns (57.404%)  route 0.133ns (42.596%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.186ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.279ns
    Source Clock Delay      (SCD):    -0.393ns
    Clock Pessimism Removal (CPR):    -0.071ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.542     1.035    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.619    -1.584 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.574    -1.010    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.984 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=13160, routed)       0.591    -0.393    design_1_i/Current_turning_off_0/inst/averaging_inst_4/s00_axi_aclk
    SLICE_X80Y113        FDRE                                         r  design_1_i/Current_turning_off_0/inst/averaging_inst_4/sum_reg_0_6_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y113        FDRE (Prop_fdre_C_Q)         0.100    -0.293 r  design_1_i/Current_turning_off_0/inst/averaging_inst_4/sum_reg_0_6_reg[2]/Q
                         net (fo=2, routed)           0.133    -0.161    design_1_i/Current_turning_off_0/inst/averaging_inst_4/sum_reg_0_6[2]
    SLICE_X79Y113        LUT2 (Prop_lut2_I0_O)        0.028    -0.133 r  design_1_i/Current_turning_off_0/inst/averaging_inst_4/sum_reg_1_3[3]_i_3/O
                         net (fo=1, routed)           0.000    -0.133    design_1_i/Current_turning_off_0/inst/averaging_inst_4/sum_reg_1_3[3]_i_3_n_0
    SLICE_X79Y113        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.051    -0.082 r  design_1_i/Current_turning_off_0/inst/averaging_inst_4/sum_reg_1_3_reg[3]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.082    design_1_i/Current_turning_off_0/inst/averaging_inst_4/sum_reg_1_30[2]
    SLICE_X79Y113        FDRE                                         r  design_1_i/Current_turning_off_0/inst/averaging_inst_4/sum_reg_1_3_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.599     1.288    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.039    -1.751 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.637    -1.114    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.084 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=13160, routed)       0.805    -0.279    design_1_i/Current_turning_off_0/inst/averaging_inst_4/s00_axi_aclk
    SLICE_X79Y113        FDRE                                         r  design_1_i/Current_turning_off_0/inst/averaging_inst_4/sum_reg_1_3_reg[2]/C
                         clock pessimism              0.071    -0.207    
    SLICE_X79Y113        FDRE (Hold_fdre_C_D)         0.071    -0.136    design_1_i/Current_turning_off_0/inst/averaging_inst_4/sum_reg_1_3_reg[2]
  -------------------------------------------------------------------
                         required time                          0.136    
                         arrival time                          -0.082    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 design_1_i/Current_turning_off_0/inst/averaging_inst_4/sum_reg_0_6_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Current_turning_off_0/inst/averaging_inst_4/sum_reg_1_3_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_periph_clk_design_1_CLK_COMMON_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns - axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.179ns (57.404%)  route 0.133ns (42.596%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.186ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.279ns
    Source Clock Delay      (SCD):    -0.393ns
    Clock Pessimism Removal (CPR):    -0.071ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.542     1.035    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.619    -1.584 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.574    -1.010    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.984 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=13160, routed)       0.591    -0.393    design_1_i/Current_turning_off_0/inst/averaging_inst_4/s00_axi_aclk
    SLICE_X80Y114        FDRE                                         r  design_1_i/Current_turning_off_0/inst/averaging_inst_4/sum_reg_0_6_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y114        FDRE (Prop_fdre_C_Q)         0.100    -0.293 r  design_1_i/Current_turning_off_0/inst/averaging_inst_4/sum_reg_0_6_reg[6]/Q
                         net (fo=2, routed)           0.133    -0.161    design_1_i/Current_turning_off_0/inst/averaging_inst_4/sum_reg_0_6[6]
    SLICE_X79Y114        LUT2 (Prop_lut2_I0_O)        0.028    -0.133 r  design_1_i/Current_turning_off_0/inst/averaging_inst_4/sum_reg_1_3[7]_i_3/O
                         net (fo=1, routed)           0.000    -0.133    design_1_i/Current_turning_off_0/inst/averaging_inst_4/sum_reg_1_3[7]_i_3_n_0
    SLICE_X79Y114        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.051    -0.082 r  design_1_i/Current_turning_off_0/inst/averaging_inst_4/sum_reg_1_3_reg[7]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.082    design_1_i/Current_turning_off_0/inst/averaging_inst_4/sum_reg_1_30[6]
    SLICE_X79Y114        FDRE                                         r  design_1_i/Current_turning_off_0/inst/averaging_inst_4/sum_reg_1_3_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.599     1.288    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.039    -1.751 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.637    -1.114    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.084 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=13160, routed)       0.805    -0.279    design_1_i/Current_turning_off_0/inst/averaging_inst_4/s00_axi_aclk
    SLICE_X79Y114        FDRE                                         r  design_1_i/Current_turning_off_0/inst/averaging_inst_4/sum_reg_1_3_reg[6]/C
                         clock pessimism              0.071    -0.207    
    SLICE_X79Y114        FDRE (Hold_fdre_C_D)         0.071    -0.136    design_1_i/Current_turning_off_0/inst/averaging_inst_4/sum_reg_1_3_reg[6]
  -------------------------------------------------------------------
                         required time                          0.136    
                         arrival time                          -0.082    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 design_1_i/AXI_Peripheral/AXI_DMA/inst/i_regmap/i_regmap_request/up_measured_transfer_length_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AXI_Peripheral/AXI_DMA/inst/i_regmap/i_regmap_request/i_transfer_lenghts_fifo/ram_reg_0_3_12_17/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_periph_clk_design_1_CLK_COMMON_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns - axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        0.202ns  (logic 0.100ns (49.434%)  route 0.102ns (50.566%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.221ns
    Source Clock Delay      (SCD):    -0.342ns
    Clock Pessimism Removal (CPR):    0.108ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.542     1.035    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.619    -1.584 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.574    -1.010    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.984 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=13160, routed)       0.642    -0.342    design_1_i/AXI_Peripheral/AXI_DMA/inst/i_regmap/i_regmap_request/s_axi_aclk
    SLICE_X19Y104        FDRE                                         r  design_1_i/AXI_Peripheral/AXI_DMA/inst/i_regmap/i_regmap_request/up_measured_transfer_length_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y104        FDRE (Prop_fdre_C_Q)         0.100    -0.242 r  design_1_i/AXI_Peripheral/AXI_DMA/inst/i_regmap/i_regmap_request/up_measured_transfer_length_reg[14]/Q
                         net (fo=3, routed)           0.102    -0.140    design_1_i/AXI_Peripheral/AXI_DMA/inst/i_regmap/i_regmap_request/i_transfer_lenghts_fifo/ram_reg_0_3_12_17/DIB0
    SLICE_X18Y105        RAMD32                                       r  design_1_i/AXI_Peripheral/AXI_DMA/inst/i_regmap/i_regmap_request/i_transfer_lenghts_fifo/ram_reg_0_3_12_17/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.599     1.288    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.039    -1.751 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.637    -1.114    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.084 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=13160, routed)       0.863    -0.221    design_1_i/AXI_Peripheral/AXI_DMA/inst/i_regmap/i_regmap_request/i_transfer_lenghts_fifo/ram_reg_0_3_12_17/WCLK
    SLICE_X18Y105        RAMD32                                       r  design_1_i/AXI_Peripheral/AXI_DMA/inst/i_regmap/i_regmap_request/i_transfer_lenghts_fifo/ram_reg_0_3_12_17/RAMB/CLK
                         clock pessimism             -0.108    -0.328    
    SLICE_X18Y105        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.132    -0.196    design_1_i/AXI_Peripheral/AXI_DMA/inst/i_regmap/i_regmap_request/i_transfer_lenghts_fifo/ram_reg_0_3_12_17/RAMB
  -------------------------------------------------------------------
                         required time                          0.196    
                         arrival time                          -0.140    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 design_1_i/AXI_Peripheral/AXI_DMA/inst/i_transfer/i_request_arb/i_req_gen/id_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AXI_Peripheral/AXI_DMA/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_15_0_0/DP/WADR3
                            (rising edge-triggered cell RAMD32 clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_periph_clk_design_1_CLK_COMMON_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns - axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.118ns (39.796%)  route 0.179ns (60.204%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.221ns
    Source Clock Delay      (SCD):    -0.341ns
    Clock Pessimism Removal (CPR):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.542     1.035    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.619    -1.584 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.574    -1.010    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.984 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=13160, routed)       0.643    -0.341    design_1_i/AXI_Peripheral/AXI_DMA/inst/i_transfer/i_request_arb/i_req_gen/s_axi_aclk
    SLICE_X14Y105        FDRE                                         r  design_1_i/AXI_Peripheral/AXI_DMA/inst/i_transfer/i_request_arb/i_req_gen/id_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y105        FDRE (Prop_fdre_C_Q)         0.118    -0.223 r  design_1_i/AXI_Peripheral/AXI_DMA/inst/i_transfer/i_request_arb/i_req_gen/id_reg[3]/Q
                         net (fo=9, routed)           0.179    -0.045    design_1_i/AXI_Peripheral/AXI_DMA/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_15_0_0/A3
    SLICE_X12Y105        RAMD32                                       r  design_1_i/AXI_Peripheral/AXI_DMA/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_15_0_0/DP/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.599     1.288    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.039    -1.751 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.637    -1.114    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.084 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=13160, routed)       0.863    -0.221    design_1_i/AXI_Peripheral/AXI_DMA/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_15_0_0/WCLK
    SLICE_X12Y105        RAMD32                                       r  design_1_i/AXI_Peripheral/AXI_DMA/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_15_0_0/DP/CLK
                         clock pessimism             -0.107    -0.327    
    SLICE_X12Y105        RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.225    -0.102    design_1_i/AXI_Peripheral/AXI_DMA/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_15_0_0/DP
  -------------------------------------------------------------------
                         required time                          0.102    
                         arrival time                          -0.045    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 design_1_i/AXI_Peripheral/AXI_DMA/inst/i_transfer/i_request_arb/i_req_gen/id_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AXI_Peripheral/AXI_DMA/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_15_0_0/SP/WADR3
                            (rising edge-triggered cell RAMD32 clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_periph_clk_design_1_CLK_COMMON_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns - axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.118ns (39.796%)  route 0.179ns (60.204%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.221ns
    Source Clock Delay      (SCD):    -0.341ns
    Clock Pessimism Removal (CPR):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.542     1.035    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.619    -1.584 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.574    -1.010    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.984 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=13160, routed)       0.643    -0.341    design_1_i/AXI_Peripheral/AXI_DMA/inst/i_transfer/i_request_arb/i_req_gen/s_axi_aclk
    SLICE_X14Y105        FDRE                                         r  design_1_i/AXI_Peripheral/AXI_DMA/inst/i_transfer/i_request_arb/i_req_gen/id_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y105        FDRE (Prop_fdre_C_Q)         0.118    -0.223 r  design_1_i/AXI_Peripheral/AXI_DMA/inst/i_transfer/i_request_arb/i_req_gen/id_reg[3]/Q
                         net (fo=9, routed)           0.179    -0.045    design_1_i/AXI_Peripheral/AXI_DMA/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_15_0_0/A3
    SLICE_X12Y105        RAMD32                                       r  design_1_i/AXI_Peripheral/AXI_DMA/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_15_0_0/SP/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.599     1.288    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.039    -1.751 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.637    -1.114    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.084 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=13160, routed)       0.863    -0.221    design_1_i/AXI_Peripheral/AXI_DMA/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_15_0_0/WCLK
    SLICE_X12Y105        RAMD32                                       r  design_1_i/AXI_Peripheral/AXI_DMA/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_15_0_0/SP/CLK
                         clock pessimism             -0.107    -0.327    
    SLICE_X12Y105        RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.225    -0.102    design_1_i/AXI_Peripheral/AXI_DMA/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_15_0_0/SP
  -------------------------------------------------------------------
                         required time                          0.102    
                         arrival time                          -0.045    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 design_1_i/AXI_Peripheral/AXI_DMA/inst/i_regmap/i_regmap_request/up_measured_transfer_length_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AXI_Peripheral/AXI_DMA/inst/i_regmap/i_regmap_request/i_transfer_lenghts_fifo/ram_reg_0_3_6_11/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_periph_clk_design_1_CLK_COMMON_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns - axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        0.204ns  (logic 0.100ns (48.950%)  route 0.104ns (51.050%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.221ns
    Source Clock Delay      (SCD):    -0.342ns
    Clock Pessimism Removal (CPR):    0.108ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.542     1.035    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.619    -1.584 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.574    -1.010    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.984 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=13160, routed)       0.642    -0.342    design_1_i/AXI_Peripheral/AXI_DMA/inst/i_regmap/i_regmap_request/s_axi_aclk
    SLICE_X19Y103        FDRE                                         r  design_1_i/AXI_Peripheral/AXI_DMA/inst/i_regmap/i_regmap_request/up_measured_transfer_length_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y103        FDRE (Prop_fdre_C_Q)         0.100    -0.242 r  design_1_i/AXI_Peripheral/AXI_DMA/inst/i_regmap/i_regmap_request/up_measured_transfer_length_reg[10]/Q
                         net (fo=3, routed)           0.104    -0.138    design_1_i/AXI_Peripheral/AXI_DMA/inst/i_regmap/i_regmap_request/i_transfer_lenghts_fifo/ram_reg_0_3_6_11/DIC0
    SLICE_X18Y104        RAMD32                                       r  design_1_i/AXI_Peripheral/AXI_DMA/inst/i_regmap/i_regmap_request/i_transfer_lenghts_fifo/ram_reg_0_3_6_11/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.599     1.288    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.039    -1.751 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.637    -1.114    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.084 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=13160, routed)       0.863    -0.221    design_1_i/AXI_Peripheral/AXI_DMA/inst/i_regmap/i_regmap_request/i_transfer_lenghts_fifo/ram_reg_0_3_6_11/WCLK
    SLICE_X18Y104        RAMD32                                       r  design_1_i/AXI_Peripheral/AXI_DMA/inst/i_regmap/i_regmap_request/i_transfer_lenghts_fifo/ram_reg_0_3_6_11/RAMC/CLK
                         clock pessimism             -0.108    -0.328    
    SLICE_X18Y104        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.129    -0.199    design_1_i/AXI_Peripheral/AXI_DMA/inst/i_regmap/i_regmap_request/i_transfer_lenghts_fifo/ram_reg_0_3_6_11/RAMC
  -------------------------------------------------------------------
                         required time                          0.199    
                         arrival time                          -0.138    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 design_1_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/txbuffer_addr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_ethernetlite_0/U0/XEMAC_I/TX_PING/xpm_mem_gen.xpm_memory_inst_2/xpm_memory_base_inst/gen_wr_b.gen_word_wide.mem_reg/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_periph_clk_design_1_CLK_COMMON_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns - axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        0.290ns  (logic 0.100ns (34.496%)  route 0.190ns (65.504%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.208ns
    Source Clock Delay      (SCD):    -0.355ns
    Clock Pessimism Removal (CPR):    0.107ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.542     1.035    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.619    -1.584 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.574    -1.010    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.984 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=13160, routed)       0.629    -0.355    design_1_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/s_axi_aclk
    SLICE_X23Y123        FDRE                                         r  design_1_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/txbuffer_addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y123        FDRE (Prop_fdre_C_Q)         0.100    -0.255 r  design_1_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/txbuffer_addr_reg[8]/Q
                         net (fo=3, routed)           0.190    -0.066    design_1_i/axi_ethernetlite_0/U0/XEMAC_I/TX_PING/xpm_mem_gen.xpm_memory_inst_2/xpm_memory_base_inst/addra[2]
    RAMB18_X1Y49         RAMB18E1                                     r  design_1_i/axi_ethernetlite_0/U0/XEMAC_I/TX_PING/xpm_mem_gen.xpm_memory_inst_2/xpm_memory_base_inst/gen_wr_b.gen_word_wide.mem_reg/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.599     1.288    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.039    -1.751 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.637    -1.114    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.084 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=13160, routed)       0.876    -0.208    design_1_i/axi_ethernetlite_0/U0/XEMAC_I/TX_PING/xpm_mem_gen.xpm_memory_inst_2/xpm_memory_base_inst/clka
    RAMB18_X1Y49         RAMB18E1                                     r  design_1_i/axi_ethernetlite_0/U0/XEMAC_I/TX_PING/xpm_mem_gen.xpm_memory_inst_2/xpm_memory_base_inst/gen_wr_b.gen_word_wide.mem_reg/CLKARDCLK
                         clock pessimism             -0.107    -0.315    
    RAMB18_X1Y49         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183    -0.132    design_1_i/axi_ethernetlite_0/U0/XEMAC_I/TX_PING/xpm_mem_gen.xpm_memory_inst_2/xpm_memory_base_inst/gen_wr_b.gen_word_wide.mem_reg
  -------------------------------------------------------------------
                         required time                          0.132    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 design_1_i/Current_turning_off_0/inst/averaging_inst_4/sum_reg_0_6_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Current_turning_off_0/inst/averaging_inst_4/sum_reg_1_3_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_periph_clk_design_1_CLK_COMMON_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns - axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.219ns (66.618%)  route 0.110ns (33.382%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.185ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.280ns
    Source Clock Delay      (SCD):    -0.393ns
    Clock Pessimism Removal (CPR):    -0.071ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.542     1.035    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.619    -1.584 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.574    -1.010    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.984 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=13160, routed)       0.591    -0.393    design_1_i/Current_turning_off_0/inst/averaging_inst_4/s00_axi_aclk
    SLICE_X80Y115        FDRE                                         r  design_1_i/Current_turning_off_0/inst/averaging_inst_4/sum_reg_0_6_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y115        FDRE (Prop_fdre_C_Q)         0.100    -0.293 r  design_1_i/Current_turning_off_0/inst/averaging_inst_4/sum_reg_0_6_reg[9]/Q
                         net (fo=2, routed)           0.110    -0.184    design_1_i/Current_turning_off_0/inst/averaging_inst_4/sum_reg_0_6[9]
    SLICE_X79Y115        CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.119    -0.065 r  design_1_i/Current_turning_off_0/inst/averaging_inst_4/sum_reg_1_3_reg[11]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.065    design_1_i/Current_turning_off_0/inst/averaging_inst_4/sum_reg_1_30[10]
    SLICE_X79Y115        FDRE                                         r  design_1_i/Current_turning_off_0/inst/averaging_inst_4/sum_reg_1_3_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.599     1.288    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.039    -1.751 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.637    -1.114    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.084 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=13160, routed)       0.804    -0.280    design_1_i/Current_turning_off_0/inst/averaging_inst_4/s00_axi_aclk
    SLICE_X79Y115        FDRE                                         r  design_1_i/Current_turning_off_0/inst/averaging_inst_4/sum_reg_1_3_reg[10]/C
                         clock pessimism              0.071    -0.208    
    SLICE_X79Y115        FDRE (Hold_fdre_C_D)         0.071    -0.137    design_1_i/Current_turning_off_0/inst/averaging_inst_4/sum_reg_1_3_reg[10]
  -------------------------------------------------------------------
                         required time                          0.137    
                         arrival time                          -0.065    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 design_1_i/Current_turning_off_0/inst/averaging_inst_4/value_reg_14_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Current_turning_off_0/inst/averaging_inst_4/sum_reg_0_7_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_periph_clk_design_1_CLK_COMMON_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns - axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.205ns (58.484%)  route 0.146ns (41.516%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.185ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.280ns
    Source Clock Delay      (SCD):    -0.393ns
    Clock Pessimism Removal (CPR):    -0.071ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.542     1.035    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.619    -1.584 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.574    -1.010    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.984 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=13160, routed)       0.591    -0.393    design_1_i/Current_turning_off_0/inst/averaging_inst_4/s00_axi_aclk
    SLICE_X81Y115        FDRE                                         r  design_1_i/Current_turning_off_0/inst/averaging_inst_4/value_reg_14_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y115        FDRE (Prop_fdre_C_Q)         0.091    -0.302 r  design_1_i/Current_turning_off_0/inst/averaging_inst_4/value_reg_14_reg[8]/Q
                         net (fo=3, routed)           0.146    -0.157    design_1_i/Current_turning_off_0/inst/averaging_inst_4/value_reg_14[8]
    SLICE_X78Y115        LUT2 (Prop_lut2_I0_O)        0.064    -0.093 r  design_1_i/Current_turning_off_0/inst/averaging_inst_4/sum_reg_0_7[11]_i_5/O
                         net (fo=1, routed)           0.000    -0.093    design_1_i/Current_turning_off_0/inst/averaging_inst_4/sum_reg_0_7[11]_i_5_n_0
    SLICE_X78Y115        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.050    -0.043 r  design_1_i/Current_turning_off_0/inst/averaging_inst_4/sum_reg_0_7_reg[11]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.043    design_1_i/Current_turning_off_0/inst/averaging_inst_4/sum_reg_0_70[8]
    SLICE_X78Y115        FDRE                                         r  design_1_i/Current_turning_off_0/inst/averaging_inst_4/sum_reg_0_7_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.599     1.288    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.039    -1.751 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.637    -1.114    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.084 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=13160, routed)       0.804    -0.280    design_1_i/Current_turning_off_0/inst/averaging_inst_4/s00_axi_aclk
    SLICE_X78Y115        FDRE                                         r  design_1_i/Current_turning_off_0/inst/averaging_inst_4/sum_reg_0_7_reg[8]/C
                         clock pessimism              0.071    -0.208    
    SLICE_X78Y115        FDRE (Hold_fdre_C_D)         0.092    -0.116    design_1_i/Current_turning_off_0/inst/averaging_inst_4/sum_reg_0_7_reg[8]
  -------------------------------------------------------------------
                         required time                          0.116    
                         arrival time                          -0.043    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 design_1_i/AXI_Peripheral/AXI_DMA/inst/i_regmap/i_regmap_request/up_measured_transfer_length_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AXI_Peripheral/AXI_DMA/inst/i_regmap/i_regmap_request/i_transfer_lenghts_fifo/ram_reg_0_3_6_11/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_periph_clk_design_1_CLK_COMMON_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns - axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.100ns (49.191%)  route 0.103ns (50.809%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.221ns
    Source Clock Delay      (SCD):    -0.342ns
    Clock Pessimism Removal (CPR):    0.108ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.542     1.035    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.619    -1.584 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.574    -1.010    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.984 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=13160, routed)       0.642    -0.342    design_1_i/AXI_Peripheral/AXI_DMA/inst/i_regmap/i_regmap_request/s_axi_aclk
    SLICE_X19Y103        FDRE                                         r  design_1_i/AXI_Peripheral/AXI_DMA/inst/i_regmap/i_regmap_request/up_measured_transfer_length_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y103        FDRE (Prop_fdre_C_Q)         0.100    -0.242 r  design_1_i/AXI_Peripheral/AXI_DMA/inst/i_regmap/i_regmap_request/up_measured_transfer_length_reg[9]/Q
                         net (fo=3, routed)           0.103    -0.139    design_1_i/AXI_Peripheral/AXI_DMA/inst/i_regmap/i_regmap_request/i_transfer_lenghts_fifo/ram_reg_0_3_6_11/DIB1
    SLICE_X18Y104        RAMD32                                       r  design_1_i/AXI_Peripheral/AXI_DMA/inst/i_regmap/i_regmap_request/i_transfer_lenghts_fifo/ram_reg_0_3_6_11/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.599     1.288    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.039    -1.751 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.637    -1.114    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.084 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=13160, routed)       0.863    -0.221    design_1_i/AXI_Peripheral/AXI_DMA/inst/i_regmap/i_regmap_request/i_transfer_lenghts_fifo/ram_reg_0_3_6_11/WCLK
    SLICE_X18Y104        RAMD32                                       r  design_1_i/AXI_Peripheral/AXI_DMA/inst/i_regmap/i_regmap_request/i_transfer_lenghts_fifo/ram_reg_0_3_6_11/RAMB_D1/CLK
                         clock pessimism             -0.108    -0.328    
    SLICE_X18Y104        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.115    -0.213    design_1_i/AXI_Peripheral/AXI_DMA/inst/i_regmap/i_regmap_request/i_transfer_lenghts_fifo/ram_reg_0_3_6_11/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.213    
                         arrival time                          -0.139    
  -------------------------------------------------------------------
                         slack                                  0.074    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         axi_periph_clk_design_1_CLK_COMMON_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.095         10.000      7.905      RAMB18_X1Y50     design_1_i/axi_ethernetlite_0/U0/XEMAC_I/RX_PING/xpm_mem_gen.xpm_memory_inst_1/xpm_memory_base_inst/gen_wr_b.gen_word_wide.mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.095         10.000      7.905      RAMB18_X1Y50     design_1_i/axi_ethernetlite_0/U0/XEMAC_I/RX_PING/xpm_mem_gen.xpm_memory_inst_1/xpm_memory_base_inst/gen_wr_b.gen_word_wide.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.095         10.000      7.905      RAMB18_X1Y48     design_1_i/axi_ethernetlite_0/U0/XEMAC_I/RX_PING/xpm_mem_gen.xpm_memory_inst_2/xpm_memory_base_inst/gen_wr_b.gen_word_wide.mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.095         10.000      7.905      RAMB18_X1Y48     design_1_i/axi_ethernetlite_0/U0/XEMAC_I/RX_PING/xpm_mem_gen.xpm_memory_inst_2/xpm_memory_base_inst/gen_wr_b.gen_word_wide.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.095         10.000      7.905      RAMB18_X1Y51     design_1_i/axi_ethernetlite_0/U0/XEMAC_I/TX_PING/xpm_mem_gen.xpm_memory_inst_1/xpm_memory_base_inst/gen_wr_b.gen_word_wide.mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.095         10.000      7.905      RAMB18_X1Y51     design_1_i/axi_ethernetlite_0/U0/XEMAC_I/TX_PING/xpm_mem_gen.xpm_memory_inst_1/xpm_memory_base_inst/gen_wr_b.gen_word_wide.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.095         10.000      7.905      RAMB18_X1Y49     design_1_i/axi_ethernetlite_0/U0/XEMAC_I/TX_PING/xpm_mem_gen.xpm_memory_inst_2/xpm_memory_base_inst/gen_wr_b.gen_word_wide.mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.095         10.000      7.905      RAMB18_X1Y49     design_1_i/axi_ethernetlite_0/U0/XEMAC_I/TX_PING/xpm_mem_gen.xpm_memory_inst_2/xpm_memory_base_inst/gen_wr_b.gen_word_wide.mem_reg/CLKBWRCLK
Min Period        n/a     IDELAYE2/C          n/a            2.000         10.000      8.000      IDELAY_X0Y156    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/g_rx_data[0].i_rx_data/i_rx_data_idelay/C
Min Period        n/a     IDELAYE2/C          n/a            2.000         10.000      8.000      IDELAY_X0Y154    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/g_rx_data[1].i_rx_data/i_rx_data_idelay/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y3  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X10Y113    design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_18_19/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X10Y113    design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_18_19/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X10Y113    design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_18_19/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X10Y113    design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_18_19/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X10Y113    design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_18_19/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X10Y113    design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_18_19/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            0.768         5.000       4.232      SLICE_X10Y113    design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_18_19/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            0.768         5.000       4.232      SLICE_X10Y113    design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_18_19/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X10Y112    design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_11/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X10Y112    design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_11/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X12Y113    design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X12Y113    design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X12Y113    design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X12Y113    design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X12Y113    design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X12Y113    design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X12Y113    design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X12Y113    design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X12Y113    design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         5.000       4.232      SLICE_X12Y113    design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_tx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_div_sel_0_s
  To Clock:  clk_div_sel_0_s

Setup :            0  Failing Endpoints,  Worst Slack       31.921ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.067ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.232ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.921ns  (required time - arrival time)
  Source:                 design_1_i/eth_pump_0/inst/axis_cobs_encode_0/data_fifo_inst/wr_ptr_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/eth_pump_0/inst/axis_async_fifo_0/mem_reg_1_4/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_div_sel_0_s  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_div_sel_0_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_div_sel_0_s rise@40.000ns - clk_div_sel_0_s rise@0.000ns)
  Data Path Delay:        7.168ns  (logic 0.682ns (9.515%)  route 6.486ns (90.485%))
  Logic Levels:           3  (CARRY4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.492ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.432ns = ( 42.432 - 40.000 ) 
    Source Clock Delay      (SCD):    2.657ns
    Clock Pessimism Removal (CPR):    -0.266ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.121     2.689    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.050    -4.361 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.465    -2.896    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -2.803 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=13160, routed)       1.758    -1.045    design_1_i/util_clkdiv_0/inst/clk
    BUFR_X0Y24           BUFR (Prop_bufr_I_O)         0.650    -0.395 r  design_1_i/util_clkdiv_0/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           1.269     0.874    design_1_i/util_clkdiv_0/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y20       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     0.967 r  design_1_i/util_clkdiv_0/inst/i_div_clk_gbuf/O
                         net (fo=1081, routed)        1.690     2.657    design_1_i/eth_pump_0/inst/axis_cobs_encode_0/data_fifo_inst/iclk_eth
    SLICE_X7Y81          FDRE                                         r  design_1_i/eth_pump_0/inst/axis_cobs_encode_0/data_fifo_inst/wr_ptr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y81          FDRE (Prop_fdre_C_Q)         0.223     2.880 r  design_1_i/eth_pump_0/inst/axis_cobs_encode_0/data_fifo_inst/wr_ptr_reg_reg[3]/Q
                         net (fo=7, routed)           0.850     3.730    design_1_i/eth_pump_0/inst/axis_cobs_encode_0/data_fifo_inst/wr_ptr_reg_reg[3]
    SLICE_X8Y77          LUT6 (Prop_lut6_I2_O)        0.043     3.773 r  design_1_i/eth_pump_0/inst/axis_cobs_encode_0/data_fifo_inst/full_carry_i_2__2/O
                         net (fo=1, routed)           0.000     3.773    design_1_i/eth_pump_0/inst/axis_cobs_encode_0/data_fifo_inst/full_carry_i_2__2_n_0
    SLICE_X8Y77          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.288     4.061 f  design_1_i/eth_pump_0/inst/axis_cobs_encode_0/data_fifo_inst/full_carry/CO[2]
                         net (fo=16, routed)          1.690     5.751    design_1_i/eth_pump_0/inst/axis_cobs_encode_0/code_fifo_inst/mem_reg_1_9[0]
    SLICE_X18Y92         LUT5 (Prop_lut5_I3_O)        0.128     5.879 r  design_1_i/eth_pump_0/inst/axis_cobs_encode_0/code_fifo_inst/mem_reg_0_0_i_2/O
                         net (fo=22, routed)          3.946     9.825    design_1_i/eth_pump_0/inst/axis_async_fifo_0/mem_reg_1_9_0
    RAMB36_X1Y33         RAMB36E1                                     r  design_1_i/eth_pump_0/inst/axis_async_fifo_0/mem_reg_1_4/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_0_s rise edge)
                                                     40.000    40.000 r  
    F22                                               0.000    40.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436    41.436 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.018    42.454    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.026    36.428 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.355    37.783    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    37.866 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=13160, routed)       1.543    39.408    design_1_i/util_clkdiv_0/inst/clk
    BUFR_X0Y24           BUFR (Prop_bufr_I_O)         0.614    40.022 r  design_1_i/util_clkdiv_0/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           1.141    41.163    design_1_i/util_clkdiv_0/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y20       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    41.246 r  design_1_i/util_clkdiv_0/inst/i_div_clk_gbuf/O
                         net (fo=1081, routed)        1.185    42.432    design_1_i/eth_pump_0/inst/axis_async_fifo_0/iclk_eth
    RAMB36_X1Y33         RAMB36E1                                     r  design_1_i/eth_pump_0/inst/axis_async_fifo_0/mem_reg_1_4/CLKBWRCLK
                         clock pessimism             -0.266    42.165    
                         clock uncertainty           -0.092    42.074    
    RAMB36_X1Y33         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.328    41.746    design_1_i/eth_pump_0/inst/axis_async_fifo_0/mem_reg_1_4
  -------------------------------------------------------------------
                         required time                         41.746    
                         arrival time                          -9.825    
  -------------------------------------------------------------------
                         slack                                 31.921    

Slack (MET) :             32.542ns  (required time - arrival time)
  Source:                 design_1_i/eth_pump_0/inst/axis_cobs_encode_0/data_fifo_inst/wr_ptr_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/eth_pump_0/inst/axis_async_fifo_0/mem_reg_1_4/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_div_sel_0_s  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_div_sel_0_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_div_sel_0_s rise@40.000ns - clk_div_sel_0_s rise@0.000ns)
  Data Path Delay:        6.632ns  (logic 0.682ns (10.284%)  route 5.950ns (89.716%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.492ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.432ns = ( 42.432 - 40.000 ) 
    Source Clock Delay      (SCD):    2.657ns
    Clock Pessimism Removal (CPR):    -0.266ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.121     2.689    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.050    -4.361 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.465    -2.896    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -2.803 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=13160, routed)       1.758    -1.045    design_1_i/util_clkdiv_0/inst/clk
    BUFR_X0Y24           BUFR (Prop_bufr_I_O)         0.650    -0.395 r  design_1_i/util_clkdiv_0/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           1.269     0.874    design_1_i/util_clkdiv_0/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y20       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     0.967 r  design_1_i/util_clkdiv_0/inst/i_div_clk_gbuf/O
                         net (fo=1081, routed)        1.690     2.657    design_1_i/eth_pump_0/inst/axis_cobs_encode_0/data_fifo_inst/iclk_eth
    SLICE_X7Y81          FDRE                                         r  design_1_i/eth_pump_0/inst/axis_cobs_encode_0/data_fifo_inst/wr_ptr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y81          FDRE (Prop_fdre_C_Q)         0.223     2.880 r  design_1_i/eth_pump_0/inst/axis_cobs_encode_0/data_fifo_inst/wr_ptr_reg_reg[3]/Q
                         net (fo=7, routed)           0.850     3.730    design_1_i/eth_pump_0/inst/axis_cobs_encode_0/data_fifo_inst/wr_ptr_reg_reg[3]
    SLICE_X8Y77          LUT6 (Prop_lut6_I2_O)        0.043     3.773 r  design_1_i/eth_pump_0/inst/axis_cobs_encode_0/data_fifo_inst/full_carry_i_2__2/O
                         net (fo=1, routed)           0.000     3.773    design_1_i/eth_pump_0/inst/axis_cobs_encode_0/data_fifo_inst/full_carry_i_2__2_n_0
    SLICE_X8Y77          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.288     4.061 f  design_1_i/eth_pump_0/inst/axis_cobs_encode_0/data_fifo_inst/full_carry/CO[2]
                         net (fo=16, routed)          1.442     5.503    design_1_i/eth_pump_0/inst/axis_cobs_encode_0/data_fifo_inst/rd_ptr_reg_reg[6]_0[0]
    SLICE_X19Y88         LUT4 (Prop_lut4_I0_O)        0.128     5.631 r  design_1_i/eth_pump_0/inst/axis_cobs_encode_0/data_fifo_inst/mem_reg_0_0_i_3/O
                         net (fo=21, routed)          3.658     9.289    design_1_i/eth_pump_0/inst/axis_async_fifo_0/mem_reg_1_0_0
    RAMB36_X1Y33         RAMB36E1                                     r  design_1_i/eth_pump_0/inst/axis_async_fifo_0/mem_reg_1_4/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_0_s rise edge)
                                                     40.000    40.000 r  
    F22                                               0.000    40.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436    41.436 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.018    42.454    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.026    36.428 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.355    37.783    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    37.866 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=13160, routed)       1.543    39.408    design_1_i/util_clkdiv_0/inst/clk
    BUFR_X0Y24           BUFR (Prop_bufr_I_O)         0.614    40.022 r  design_1_i/util_clkdiv_0/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           1.141    41.163    design_1_i/util_clkdiv_0/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y20       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    41.246 r  design_1_i/util_clkdiv_0/inst/i_div_clk_gbuf/O
                         net (fo=1081, routed)        1.185    42.432    design_1_i/eth_pump_0/inst/axis_async_fifo_0/iclk_eth
    RAMB36_X1Y33         RAMB36E1                                     r  design_1_i/eth_pump_0/inst/axis_async_fifo_0/mem_reg_1_4/CLKBWRCLK
                         clock pessimism             -0.266    42.165    
                         clock uncertainty           -0.092    42.074    
    RAMB36_X1Y33         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.243    41.831    design_1_i/eth_pump_0/inst/axis_async_fifo_0/mem_reg_1_4
  -------------------------------------------------------------------
                         required time                         41.831    
                         arrival time                          -9.289    
  -------------------------------------------------------------------
                         slack                                 32.542    

Slack (MET) :             32.545ns  (required time - arrival time)
  Source:                 design_1_i/eth_pump_0/inst/axis_cobs_encode_0/data_fifo_inst/wr_ptr_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/eth_pump_0/inst/axis_async_fifo_0/mem_reg_0_4/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_div_sel_0_s  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_div_sel_0_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_div_sel_0_s rise@40.000ns - clk_div_sel_0_s rise@0.000ns)
  Data Path Delay:        6.546ns  (logic 0.725ns (11.075%)  route 5.821ns (88.925%))
  Logic Levels:           4  (CARRY4=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.489ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.435ns = ( 42.435 - 40.000 ) 
    Source Clock Delay      (SCD):    2.657ns
    Clock Pessimism Removal (CPR):    -0.266ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.121     2.689    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.050    -4.361 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.465    -2.896    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -2.803 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=13160, routed)       1.758    -1.045    design_1_i/util_clkdiv_0/inst/clk
    BUFR_X0Y24           BUFR (Prop_bufr_I_O)         0.650    -0.395 r  design_1_i/util_clkdiv_0/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           1.269     0.874    design_1_i/util_clkdiv_0/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y20       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     0.967 r  design_1_i/util_clkdiv_0/inst/i_div_clk_gbuf/O
                         net (fo=1081, routed)        1.690     2.657    design_1_i/eth_pump_0/inst/axis_cobs_encode_0/data_fifo_inst/iclk_eth
    SLICE_X7Y81          FDRE                                         r  design_1_i/eth_pump_0/inst/axis_cobs_encode_0/data_fifo_inst/wr_ptr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y81          FDRE (Prop_fdre_C_Q)         0.223     2.880 r  design_1_i/eth_pump_0/inst/axis_cobs_encode_0/data_fifo_inst/wr_ptr_reg_reg[3]/Q
                         net (fo=7, routed)           0.850     3.730    design_1_i/eth_pump_0/inst/axis_cobs_encode_0/data_fifo_inst/wr_ptr_reg_reg[3]
    SLICE_X8Y77          LUT6 (Prop_lut6_I2_O)        0.043     3.773 r  design_1_i/eth_pump_0/inst/axis_cobs_encode_0/data_fifo_inst/full_carry_i_2__2/O
                         net (fo=1, routed)           0.000     3.773    design_1_i/eth_pump_0/inst/axis_cobs_encode_0/data_fifo_inst/full_carry_i_2__2_n_0
    SLICE_X8Y77          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.288     4.061 f  design_1_i/eth_pump_0/inst/axis_cobs_encode_0/data_fifo_inst/full_carry/CO[2]
                         net (fo=16, routed)          1.690     5.751    design_1_i/eth_pump_0/inst/axis_cobs_encode_0/code_fifo_inst/mem_reg_1_9[0]
    SLICE_X18Y92         LUT5 (Prop_lut5_I3_O)        0.128     5.879 r  design_1_i/eth_pump_0/inst/axis_cobs_encode_0/code_fifo_inst/mem_reg_0_0_i_2/O
                         net (fo=22, routed)          2.084     7.963    design_1_i/eth_pump_0/inst/axis_async_fifo_0/mem_reg_1_9_0
    SLICE_X22Y126        LUT3 (Prop_lut3_I2_O)        0.043     8.006 r  design_1_i/eth_pump_0/inst/axis_async_fifo_0/mem_reg_0_4_ENBWREN_cooolgate_en_gate_95/O
                         net (fo=1, routed)           1.197     9.203    design_1_i/eth_pump_0/inst/axis_async_fifo_0/mem_reg_0_4_ENBWREN_cooolgate_en_sig_67
    RAMB36_X1Y32         RAMB36E1                                     r  design_1_i/eth_pump_0/inst/axis_async_fifo_0/mem_reg_0_4/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_0_s rise edge)
                                                     40.000    40.000 r  
    F22                                               0.000    40.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436    41.436 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.018    42.454    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.026    36.428 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.355    37.783    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    37.866 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=13160, routed)       1.543    39.408    design_1_i/util_clkdiv_0/inst/clk
    BUFR_X0Y24           BUFR (Prop_bufr_I_O)         0.614    40.022 r  design_1_i/util_clkdiv_0/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           1.141    41.163    design_1_i/util_clkdiv_0/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y20       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    41.246 r  design_1_i/util_clkdiv_0/inst/i_div_clk_gbuf/O
                         net (fo=1081, routed)        1.188    42.435    design_1_i/eth_pump_0/inst/axis_async_fifo_0/iclk_eth
    RAMB36_X1Y32         RAMB36E1                                     r  design_1_i/eth_pump_0/inst/axis_async_fifo_0/mem_reg_0_4/CLKBWRCLK
                         clock pessimism             -0.266    42.168    
                         clock uncertainty           -0.092    42.077    
    RAMB36_X1Y32         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.328    41.749    design_1_i/eth_pump_0/inst/axis_async_fifo_0/mem_reg_0_4
  -------------------------------------------------------------------
                         required time                         41.749    
                         arrival time                          -9.203    
  -------------------------------------------------------------------
                         slack                                 32.545    

Slack (MET) :             32.758ns  (required time - arrival time)
  Source:                 design_1_i/eth_pump_0/inst/axis_async_fifo_1/m_axis_tvalid_pipe_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/eth_pump_0/inst/axis_async_fifo_1/mem_reg_1_2/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_div_sel_0_s  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_div_sel_0_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_div_sel_0_s rise@40.000ns - clk_div_sel_0_s rise@0.000ns)
  Data Path Delay:        6.373ns  (logic 0.266ns (4.174%)  route 6.107ns (95.826%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.449ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.423ns = ( 42.423 - 40.000 ) 
    Source Clock Delay      (SCD):    2.605ns
    Clock Pessimism Removal (CPR):    -0.266ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.121     2.689    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.050    -4.361 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.465    -2.896    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -2.803 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=13160, routed)       1.758    -1.045    design_1_i/util_clkdiv_0/inst/clk
    BUFR_X0Y24           BUFR (Prop_bufr_I_O)         0.650    -0.395 r  design_1_i/util_clkdiv_0/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           1.269     0.874    design_1_i/util_clkdiv_0/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y20       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     0.967 r  design_1_i/util_clkdiv_0/inst/i_div_clk_gbuf/O
                         net (fo=1081, routed)        1.638     2.605    design_1_i/eth_pump_0/inst/axis_async_fifo_1/iclk_eth
    SLICE_X28Y98         FDRE                                         r  design_1_i/eth_pump_0/inst/axis_async_fifo_1/m_axis_tvalid_pipe_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y98         FDRE (Prop_fdre_C_Q)         0.223     2.828 f  design_1_i/eth_pump_0/inst/axis_async_fifo_1/m_axis_tvalid_pipe_reg_reg[0]/Q
                         net (fo=13, routed)          1.881     4.709    design_1_i/eth_pump_0/inst/axis_async_fifo_1/m_axis_tvalid_pipe_reg_reg_n_0_[0]
    SLICE_X38Y129        LUT3 (Prop_lut3_I2_O)        0.043     4.752 r  design_1_i/eth_pump_0/inst/axis_async_fifo_1/mem_reg_0_0_i_2__0/O
                         net (fo=10, routed)          4.226     8.978    design_1_i/eth_pump_0/inst/axis_async_fifo_1/mem_reg_0_0_i_2__0_n_0
    RAMB36_X1Y35         RAMB36E1                                     r  design_1_i/eth_pump_0/inst/axis_async_fifo_1/mem_reg_1_2/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_0_s rise edge)
                                                     40.000    40.000 r  
    F22                                               0.000    40.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436    41.436 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.018    42.454    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.026    36.428 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.355    37.783    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    37.866 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=13160, routed)       1.543    39.408    design_1_i/util_clkdiv_0/inst/clk
    BUFR_X0Y24           BUFR (Prop_bufr_I_O)         0.614    40.022 r  design_1_i/util_clkdiv_0/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           1.141    41.163    design_1_i/util_clkdiv_0/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y20       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    41.246 r  design_1_i/util_clkdiv_0/inst/i_div_clk_gbuf/O
                         net (fo=1081, routed)        1.176    42.423    design_1_i/eth_pump_0/inst/axis_async_fifo_1/iclk_eth
    RAMB36_X1Y35         RAMB36E1                                     r  design_1_i/eth_pump_0/inst/axis_async_fifo_1/mem_reg_1_2/CLKBWRCLK
                         clock pessimism             -0.266    42.156    
                         clock uncertainty           -0.092    42.065    
    RAMB36_X1Y35         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.328    41.737    design_1_i/eth_pump_0/inst/axis_async_fifo_1/mem_reg_1_2
  -------------------------------------------------------------------
                         required time                         41.737    
                         arrival time                          -8.978    
  -------------------------------------------------------------------
                         slack                                 32.758    

Slack (MET) :             32.827ns  (required time - arrival time)
  Source:                 design_1_i/eth_pump_0/inst/axis_cobs_encode_0/data_fifo_inst/wr_ptr_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/eth_pump_0/inst/axis_async_fifo_0/mem_reg_0_4/REGCEB
                            (rising edge-triggered cell RAMB36E1 clocked by clk_div_sel_0_s  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_div_sel_0_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_div_sel_0_s rise@40.000ns - clk_div_sel_0_s rise@0.000ns)
  Data Path Delay:        6.350ns  (logic 0.682ns (10.741%)  route 5.668ns (89.259%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.489ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.435ns = ( 42.435 - 40.000 ) 
    Source Clock Delay      (SCD):    2.657ns
    Clock Pessimism Removal (CPR):    -0.266ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.121     2.689    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.050    -4.361 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.465    -2.896    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -2.803 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=13160, routed)       1.758    -1.045    design_1_i/util_clkdiv_0/inst/clk
    BUFR_X0Y24           BUFR (Prop_bufr_I_O)         0.650    -0.395 r  design_1_i/util_clkdiv_0/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           1.269     0.874    design_1_i/util_clkdiv_0/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y20       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     0.967 r  design_1_i/util_clkdiv_0/inst/i_div_clk_gbuf/O
                         net (fo=1081, routed)        1.690     2.657    design_1_i/eth_pump_0/inst/axis_cobs_encode_0/data_fifo_inst/iclk_eth
    SLICE_X7Y81          FDRE                                         r  design_1_i/eth_pump_0/inst/axis_cobs_encode_0/data_fifo_inst/wr_ptr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y81          FDRE (Prop_fdre_C_Q)         0.223     2.880 r  design_1_i/eth_pump_0/inst/axis_cobs_encode_0/data_fifo_inst/wr_ptr_reg_reg[3]/Q
                         net (fo=7, routed)           0.850     3.730    design_1_i/eth_pump_0/inst/axis_cobs_encode_0/data_fifo_inst/wr_ptr_reg_reg[3]
    SLICE_X8Y77          LUT6 (Prop_lut6_I2_O)        0.043     3.773 r  design_1_i/eth_pump_0/inst/axis_cobs_encode_0/data_fifo_inst/full_carry_i_2__2/O
                         net (fo=1, routed)           0.000     3.773    design_1_i/eth_pump_0/inst/axis_cobs_encode_0/data_fifo_inst/full_carry_i_2__2_n_0
    SLICE_X8Y77          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.288     4.061 f  design_1_i/eth_pump_0/inst/axis_cobs_encode_0/data_fifo_inst/full_carry/CO[2]
                         net (fo=16, routed)          1.442     5.503    design_1_i/eth_pump_0/inst/axis_cobs_encode_0/data_fifo_inst/rd_ptr_reg_reg[6]_0[0]
    SLICE_X19Y88         LUT4 (Prop_lut4_I0_O)        0.128     5.631 r  design_1_i/eth_pump_0/inst/axis_cobs_encode_0/data_fifo_inst/mem_reg_0_0_i_3/O
                         net (fo=21, routed)          3.376     9.007    design_1_i/eth_pump_0/inst/axis_async_fifo_0/mem_reg_1_0_0
    RAMB36_X1Y32         RAMB36E1                                     r  design_1_i/eth_pump_0/inst/axis_async_fifo_0/mem_reg_0_4/REGCEB
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_0_s rise edge)
                                                     40.000    40.000 r  
    F22                                               0.000    40.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436    41.436 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.018    42.454    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.026    36.428 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.355    37.783    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    37.866 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=13160, routed)       1.543    39.408    design_1_i/util_clkdiv_0/inst/clk
    BUFR_X0Y24           BUFR (Prop_bufr_I_O)         0.614    40.022 r  design_1_i/util_clkdiv_0/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           1.141    41.163    design_1_i/util_clkdiv_0/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y20       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    41.246 r  design_1_i/util_clkdiv_0/inst/i_div_clk_gbuf/O
                         net (fo=1081, routed)        1.188    42.435    design_1_i/eth_pump_0/inst/axis_async_fifo_0/iclk_eth
    RAMB36_X1Y32         RAMB36E1                                     r  design_1_i/eth_pump_0/inst/axis_async_fifo_0/mem_reg_0_4/CLKBWRCLK
                         clock pessimism             -0.266    42.168    
                         clock uncertainty           -0.092    42.077    
    RAMB36_X1Y32         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_REGCEB)
                                                     -0.243    41.834    design_1_i/eth_pump_0/inst/axis_async_fifo_0/mem_reg_0_4
  -------------------------------------------------------------------
                         required time                         41.834    
                         arrival time                          -9.007    
  -------------------------------------------------------------------
                         slack                                 32.827    

Slack (MET) :             32.920ns  (required time - arrival time)
  Source:                 design_1_i/eth_pump_0/inst/axis_async_fifo_1/wr_ptr_gray_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/eth_pump_0/inst/axis_async_fifo_1/mem_reg_1_5/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_div_sel_0_s  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_div_sel_0_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_div_sel_0_s rise@40.000ns - clk_div_sel_0_s rise@0.000ns)
  Data Path Delay:        6.221ns  (logic 0.701ns (11.269%)  route 5.520ns (88.731%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.439ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.432ns = ( 42.432 - 40.000 ) 
    Source Clock Delay      (SCD):    2.605ns
    Clock Pessimism Removal (CPR):    -0.266ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.121     2.689    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.050    -4.361 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.465    -2.896    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -2.803 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=13160, routed)       1.758    -1.045    design_1_i/util_clkdiv_0/inst/clk
    BUFR_X0Y24           BUFR (Prop_bufr_I_O)         0.650    -0.395 r  design_1_i/util_clkdiv_0/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           1.269     0.874    design_1_i/util_clkdiv_0/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y20       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     0.967 r  design_1_i/util_clkdiv_0/inst/i_div_clk_gbuf/O
                         net (fo=1081, routed)        1.638     2.605    design_1_i/eth_pump_0/inst/axis_async_fifo_1/iclk_eth
    SLICE_X28Y97         FDRE                                         r  design_1_i/eth_pump_0/inst/axis_async_fifo_1/wr_ptr_gray_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y97         FDRE (Prop_fdre_C_Q)         0.223     2.828 r  design_1_i/eth_pump_0/inst/axis_async_fifo_1/wr_ptr_gray_reg_reg[11]/Q
                         net (fo=1, routed)           0.909     3.737    design_1_i/eth_pump_0/inst/axis_async_fifo_1/wr_ptr_gray_reg[11]
    SLICE_X43Y97         LUT6 (Prop_lut6_I5_O)        0.043     3.780 r  design_1_i/eth_pump_0/inst/axis_async_fifo_1/full_carry_i_1__2/O
                         net (fo=1, routed)           0.000     3.780    design_1_i/eth_pump_0/inst/axis_async_fifo_1/full_carry_i_1__2_n_0
    SLICE_X43Y97         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     3.973 r  design_1_i/eth_pump_0/inst/axis_async_fifo_1/full_carry/CO[3]
                         net (fo=1, routed)           0.000     3.973    design_1_i/eth_pump_0/inst/axis_async_fifo_1/full_carry_n_0
    SLICE_X43Y98         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077     4.050 f  design_1_i/eth_pump_0/inst/axis_async_fifo_1/full_carry__0/CO[1]
                         net (fo=26, routed)          0.650     4.700    design_1_i/eth_pump_0/inst/axis_async_fifo_1/full
    SLICE_X36Y97         LUT3 (Prop_lut3_I0_O)        0.122     4.822 r  design_1_i/eth_pump_0/inst/axis_async_fifo_1/mem_reg_0_0_i_1__0/O
                         net (fo=18, routed)          2.803     7.625    design_1_i/eth_pump_0/inst/axis_async_fifo_1/p_1_in
    SLICE_X8Y144         LUT4 (Prop_lut4_I3_O)        0.043     7.668 r  design_1_i/eth_pump_0/inst/axis_async_fifo_1/mem_reg_1_5_ENARDEN_cooolgate_en_gate_200/O
                         net (fo=1, routed)           1.158     8.826    design_1_i/eth_pump_0/inst/axis_async_fifo_1/mem_reg_1_5_ENARDEN_cooolgate_en_sig_120
    RAMB36_X0Y35         RAMB36E1                                     r  design_1_i/eth_pump_0/inst/axis_async_fifo_1/mem_reg_1_5/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_0_s rise edge)
                                                     40.000    40.000 r  
    F22                                               0.000    40.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436    41.436 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.018    42.454    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.026    36.428 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.355    37.783    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    37.866 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=13160, routed)       1.543    39.408    design_1_i/util_clkdiv_0/inst/clk
    BUFR_X0Y24           BUFR (Prop_bufr_I_O)         0.614    40.022 r  design_1_i/util_clkdiv_0/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           1.141    41.163    design_1_i/util_clkdiv_0/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y20       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    41.246 r  design_1_i/util_clkdiv_0/inst/i_div_clk_gbuf/O
                         net (fo=1081, routed)        1.186    42.432    design_1_i/eth_pump_0/inst/axis_async_fifo_1/iclk_eth
    RAMB36_X0Y35         RAMB36E1                                     r  design_1_i/eth_pump_0/inst/axis_async_fifo_1/mem_reg_1_5/CLKARDCLK
                         clock pessimism             -0.266    42.166    
                         clock uncertainty           -0.092    42.074    
    RAMB36_X0Y35         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.328    41.746    design_1_i/eth_pump_0/inst/axis_async_fifo_1/mem_reg_1_5
  -------------------------------------------------------------------
                         required time                         41.746    
                         arrival time                          -8.826    
  -------------------------------------------------------------------
                         slack                                 32.920    

Slack (MET) :             32.986ns  (required time - arrival time)
  Source:                 design_1_i/eth_pump_0/inst/axis_async_fifo_1/wr_ptr_gray_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/eth_pump_0/inst/axis_async_fifo_1/mem_reg_1_2/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_div_sel_0_s  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_div_sel_0_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_div_sel_0_s rise@40.000ns - clk_div_sel_0_s rise@0.000ns)
  Data Path Delay:        6.153ns  (logic 0.701ns (11.394%)  route 5.452ns (88.606%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.441ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.430ns = ( 42.430 - 40.000 ) 
    Source Clock Delay      (SCD):    2.605ns
    Clock Pessimism Removal (CPR):    -0.266ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.121     2.689    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.050    -4.361 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.465    -2.896    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -2.803 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=13160, routed)       1.758    -1.045    design_1_i/util_clkdiv_0/inst/clk
    BUFR_X0Y24           BUFR (Prop_bufr_I_O)         0.650    -0.395 r  design_1_i/util_clkdiv_0/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           1.269     0.874    design_1_i/util_clkdiv_0/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y20       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     0.967 r  design_1_i/util_clkdiv_0/inst/i_div_clk_gbuf/O
                         net (fo=1081, routed)        1.638     2.605    design_1_i/eth_pump_0/inst/axis_async_fifo_1/iclk_eth
    SLICE_X28Y97         FDRE                                         r  design_1_i/eth_pump_0/inst/axis_async_fifo_1/wr_ptr_gray_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y97         FDRE (Prop_fdre_C_Q)         0.223     2.828 r  design_1_i/eth_pump_0/inst/axis_async_fifo_1/wr_ptr_gray_reg_reg[11]/Q
                         net (fo=1, routed)           0.909     3.737    design_1_i/eth_pump_0/inst/axis_async_fifo_1/wr_ptr_gray_reg[11]
    SLICE_X43Y97         LUT6 (Prop_lut6_I5_O)        0.043     3.780 r  design_1_i/eth_pump_0/inst/axis_async_fifo_1/full_carry_i_1__2/O
                         net (fo=1, routed)           0.000     3.780    design_1_i/eth_pump_0/inst/axis_async_fifo_1/full_carry_i_1__2_n_0
    SLICE_X43Y97         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     3.973 r  design_1_i/eth_pump_0/inst/axis_async_fifo_1/full_carry/CO[3]
                         net (fo=1, routed)           0.000     3.973    design_1_i/eth_pump_0/inst/axis_async_fifo_1/full_carry_n_0
    SLICE_X43Y98         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077     4.050 f  design_1_i/eth_pump_0/inst/axis_async_fifo_1/full_carry__0/CO[1]
                         net (fo=26, routed)          0.650     4.700    design_1_i/eth_pump_0/inst/axis_async_fifo_1/full
    SLICE_X36Y97         LUT3 (Prop_lut3_I0_O)        0.122     4.822 r  design_1_i/eth_pump_0/inst/axis_async_fifo_1/mem_reg_0_0_i_1__0/O
                         net (fo=18, routed)          2.722     7.543    design_1_i/eth_pump_0/inst/axis_async_fifo_1/p_1_in
    SLICE_X21Y144        LUT4 (Prop_lut4_I3_O)        0.043     7.586 r  design_1_i/eth_pump_0/inst/axis_async_fifo_1/mem_reg_1_2_ENARDEN_cooolgate_en_gate_194/O
                         net (fo=1, routed)           1.171     8.758    design_1_i/eth_pump_0/inst/axis_async_fifo_1/mem_reg_1_2_ENARDEN_cooolgate_en_sig_117
    RAMB36_X1Y35         RAMB36E1                                     r  design_1_i/eth_pump_0/inst/axis_async_fifo_1/mem_reg_1_2/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_0_s rise edge)
                                                     40.000    40.000 r  
    F22                                               0.000    40.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436    41.436 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.018    42.454    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.026    36.428 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.355    37.783    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    37.866 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=13160, routed)       1.543    39.408    design_1_i/util_clkdiv_0/inst/clk
    BUFR_X0Y24           BUFR (Prop_bufr_I_O)         0.614    40.022 r  design_1_i/util_clkdiv_0/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           1.141    41.163    design_1_i/util_clkdiv_0/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y20       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    41.246 r  design_1_i/util_clkdiv_0/inst/i_div_clk_gbuf/O
                         net (fo=1081, routed)        1.184    42.430    design_1_i/eth_pump_0/inst/axis_async_fifo_1/iclk_eth
    RAMB36_X1Y35         RAMB36E1                                     r  design_1_i/eth_pump_0/inst/axis_async_fifo_1/mem_reg_1_2/CLKARDCLK
                         clock pessimism             -0.266    42.164    
                         clock uncertainty           -0.092    42.072    
    RAMB36_X1Y35         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.328    41.744    design_1_i/eth_pump_0/inst/axis_async_fifo_1/mem_reg_1_2
  -------------------------------------------------------------------
                         required time                         41.744    
                         arrival time                          -8.758    
  -------------------------------------------------------------------
                         slack                                 32.986    

Slack (MET) :             32.994ns  (required time - arrival time)
  Source:                 design_1_i/eth_pump_0/inst/axis_async_fifo_1/wr_ptr_gray_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/eth_pump_0/inst/axis_async_fifo_1/mem_reg_0_5/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_div_sel_0_s  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_div_sel_0_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_div_sel_0_s rise@40.000ns - clk_div_sel_0_s rise@0.000ns)
  Data Path Delay:        6.144ns  (logic 0.701ns (11.409%)  route 5.443ns (88.591%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.441ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.430ns = ( 42.430 - 40.000 ) 
    Source Clock Delay      (SCD):    2.605ns
    Clock Pessimism Removal (CPR):    -0.266ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.121     2.689    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.050    -4.361 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.465    -2.896    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -2.803 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=13160, routed)       1.758    -1.045    design_1_i/util_clkdiv_0/inst/clk
    BUFR_X0Y24           BUFR (Prop_bufr_I_O)         0.650    -0.395 r  design_1_i/util_clkdiv_0/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           1.269     0.874    design_1_i/util_clkdiv_0/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y20       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     0.967 r  design_1_i/util_clkdiv_0/inst/i_div_clk_gbuf/O
                         net (fo=1081, routed)        1.638     2.605    design_1_i/eth_pump_0/inst/axis_async_fifo_1/iclk_eth
    SLICE_X28Y97         FDRE                                         r  design_1_i/eth_pump_0/inst/axis_async_fifo_1/wr_ptr_gray_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y97         FDRE (Prop_fdre_C_Q)         0.223     2.828 r  design_1_i/eth_pump_0/inst/axis_async_fifo_1/wr_ptr_gray_reg_reg[11]/Q
                         net (fo=1, routed)           0.909     3.737    design_1_i/eth_pump_0/inst/axis_async_fifo_1/wr_ptr_gray_reg[11]
    SLICE_X43Y97         LUT6 (Prop_lut6_I5_O)        0.043     3.780 r  design_1_i/eth_pump_0/inst/axis_async_fifo_1/full_carry_i_1__2/O
                         net (fo=1, routed)           0.000     3.780    design_1_i/eth_pump_0/inst/axis_async_fifo_1/full_carry_i_1__2_n_0
    SLICE_X43Y97         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     3.973 r  design_1_i/eth_pump_0/inst/axis_async_fifo_1/full_carry/CO[3]
                         net (fo=1, routed)           0.000     3.973    design_1_i/eth_pump_0/inst/axis_async_fifo_1/full_carry_n_0
    SLICE_X43Y98         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077     4.050 f  design_1_i/eth_pump_0/inst/axis_async_fifo_1/full_carry__0/CO[1]
                         net (fo=26, routed)          0.650     4.700    design_1_i/eth_pump_0/inst/axis_async_fifo_1/full
    SLICE_X36Y97         LUT3 (Prop_lut3_I0_O)        0.122     4.822 r  design_1_i/eth_pump_0/inst/axis_async_fifo_1/mem_reg_0_0_i_1__0/O
                         net (fo=18, routed)          2.942     7.764    design_1_i/eth_pump_0/inst/axis_async_fifo_1/p_1_in
    SLICE_X8Y144         LUT4 (Prop_lut4_I3_O)        0.043     7.807 r  design_1_i/eth_pump_0/inst/axis_async_fifo_1/mem_reg_0_5_ENARDEN_cooolgate_en_gate_216/O
                         net (fo=1, routed)           0.943     8.750    design_1_i/eth_pump_0/inst/axis_async_fifo_1/mem_reg_0_5_ENARDEN_cooolgate_en_sig_128
    RAMB36_X0Y34         RAMB36E1                                     r  design_1_i/eth_pump_0/inst/axis_async_fifo_1/mem_reg_0_5/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_0_s rise edge)
                                                     40.000    40.000 r  
    F22                                               0.000    40.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436    41.436 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.018    42.454    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.026    36.428 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.355    37.783    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    37.866 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=13160, routed)       1.543    39.408    design_1_i/util_clkdiv_0/inst/clk
    BUFR_X0Y24           BUFR (Prop_bufr_I_O)         0.614    40.022 r  design_1_i/util_clkdiv_0/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           1.141    41.163    design_1_i/util_clkdiv_0/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y20       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    41.246 r  design_1_i/util_clkdiv_0/inst/i_div_clk_gbuf/O
                         net (fo=1081, routed)        1.184    42.430    design_1_i/eth_pump_0/inst/axis_async_fifo_1/iclk_eth
    RAMB36_X0Y34         RAMB36E1                                     r  design_1_i/eth_pump_0/inst/axis_async_fifo_1/mem_reg_0_5/CLKARDCLK
                         clock pessimism             -0.266    42.164    
                         clock uncertainty           -0.092    42.072    
    RAMB36_X0Y34         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.328    41.744    design_1_i/eth_pump_0/inst/axis_async_fifo_1/mem_reg_0_5
  -------------------------------------------------------------------
                         required time                         41.744    
                         arrival time                          -8.750    
  -------------------------------------------------------------------
                         slack                                 32.994    

Slack (MET) :             33.092ns  (required time - arrival time)
  Source:                 design_1_i/eth_pump_0/inst/axis_cobs_encode_0/data_fifo_inst/wr_ptr_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/eth_pump_0/inst/axis_async_fifo_0/mem_reg_0_8/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_div_sel_0_s  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_div_sel_0_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_div_sel_0_s rise@40.000ns - clk_div_sel_0_s rise@0.000ns)
  Data Path Delay:        6.167ns  (logic 0.725ns (11.756%)  route 5.442ns (88.244%))
  Logic Levels:           4  (CARRY4=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.321ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.601ns = ( 42.601 - 40.000 ) 
    Source Clock Delay      (SCD):    2.657ns
    Clock Pessimism Removal (CPR):    -0.264ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.121     2.689    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.050    -4.361 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.465    -2.896    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -2.803 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=13160, routed)       1.758    -1.045    design_1_i/util_clkdiv_0/inst/clk
    BUFR_X0Y24           BUFR (Prop_bufr_I_O)         0.650    -0.395 r  design_1_i/util_clkdiv_0/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           1.269     0.874    design_1_i/util_clkdiv_0/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y20       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     0.967 r  design_1_i/util_clkdiv_0/inst/i_div_clk_gbuf/O
                         net (fo=1081, routed)        1.690     2.657    design_1_i/eth_pump_0/inst/axis_cobs_encode_0/data_fifo_inst/iclk_eth
    SLICE_X7Y81          FDRE                                         r  design_1_i/eth_pump_0/inst/axis_cobs_encode_0/data_fifo_inst/wr_ptr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y81          FDRE (Prop_fdre_C_Q)         0.223     2.880 r  design_1_i/eth_pump_0/inst/axis_cobs_encode_0/data_fifo_inst/wr_ptr_reg_reg[3]/Q
                         net (fo=7, routed)           0.850     3.730    design_1_i/eth_pump_0/inst/axis_cobs_encode_0/data_fifo_inst/wr_ptr_reg_reg[3]
    SLICE_X8Y77          LUT6 (Prop_lut6_I2_O)        0.043     3.773 r  design_1_i/eth_pump_0/inst/axis_cobs_encode_0/data_fifo_inst/full_carry_i_2__2/O
                         net (fo=1, routed)           0.000     3.773    design_1_i/eth_pump_0/inst/axis_cobs_encode_0/data_fifo_inst/full_carry_i_2__2_n_0
    SLICE_X8Y77          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.288     4.061 f  design_1_i/eth_pump_0/inst/axis_cobs_encode_0/data_fifo_inst/full_carry/CO[2]
                         net (fo=16, routed)          1.690     5.751    design_1_i/eth_pump_0/inst/axis_cobs_encode_0/code_fifo_inst/mem_reg_1_9[0]
    SLICE_X18Y92         LUT5 (Prop_lut5_I3_O)        0.128     5.879 r  design_1_i/eth_pump_0/inst/axis_cobs_encode_0/code_fifo_inst/mem_reg_0_0_i_2/O
                         net (fo=22, routed)          2.469     8.348    design_1_i/eth_pump_0/inst/axis_async_fifo_0/mem_reg_1_9_0
    SLICE_X8Y126         LUT3 (Prop_lut3_I2_O)        0.043     8.391 r  design_1_i/eth_pump_0/inst/axis_async_fifo_0/mem_reg_0_8_ENBWREN_cooolgate_en_gate_103/O
                         net (fo=1, routed)           0.434     8.824    design_1_i/eth_pump_0/inst/axis_async_fifo_0/mem_reg_0_8_ENBWREN_cooolgate_en_sig_71
    RAMB36_X0Y26         RAMB36E1                                     r  design_1_i/eth_pump_0/inst/axis_async_fifo_0/mem_reg_0_8/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_0_s rise edge)
                                                     40.000    40.000 r  
    F22                                               0.000    40.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436    41.436 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.018    42.454    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.026    36.428 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.355    37.783    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    37.866 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=13160, routed)       1.543    39.408    design_1_i/util_clkdiv_0/inst/clk
    BUFR_X0Y24           BUFR (Prop_bufr_I_O)         0.614    40.022 r  design_1_i/util_clkdiv_0/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           1.141    41.163    design_1_i/util_clkdiv_0/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y20       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    41.246 r  design_1_i/util_clkdiv_0/inst/i_div_clk_gbuf/O
                         net (fo=1081, routed)        1.354    42.601    design_1_i/eth_pump_0/inst/axis_async_fifo_0/iclk_eth
    RAMB36_X0Y26         RAMB36E1                                     r  design_1_i/eth_pump_0/inst/axis_async_fifo_0/mem_reg_0_8/CLKBWRCLK
                         clock pessimism             -0.264    42.336    
                         clock uncertainty           -0.092    42.245    
    RAMB36_X0Y26         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.328    41.917    design_1_i/eth_pump_0/inst/axis_async_fifo_0/mem_reg_0_8
  -------------------------------------------------------------------
                         required time                         41.917    
                         arrival time                          -8.824    
  -------------------------------------------------------------------
                         slack                                 33.092    

Slack (MET) :             33.119ns  (required time - arrival time)
  Source:                 design_1_i/eth_pump_0/inst/axis_async_fifo_1/wr_ptr_gray_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/eth_pump_0/inst/axis_async_fifo_1/mem_reg_0_2/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_div_sel_0_s  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_div_sel_0_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_div_sel_0_s rise@40.000ns - clk_div_sel_0_s rise@0.000ns)
  Data Path Delay:        6.018ns  (logic 0.701ns (11.649%)  route 5.317ns (88.351%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.443ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.428ns = ( 42.428 - 40.000 ) 
    Source Clock Delay      (SCD):    2.605ns
    Clock Pessimism Removal (CPR):    -0.266ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.121     2.689    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.050    -4.361 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.465    -2.896    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -2.803 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=13160, routed)       1.758    -1.045    design_1_i/util_clkdiv_0/inst/clk
    BUFR_X0Y24           BUFR (Prop_bufr_I_O)         0.650    -0.395 r  design_1_i/util_clkdiv_0/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           1.269     0.874    design_1_i/util_clkdiv_0/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y20       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     0.967 r  design_1_i/util_clkdiv_0/inst/i_div_clk_gbuf/O
                         net (fo=1081, routed)        1.638     2.605    design_1_i/eth_pump_0/inst/axis_async_fifo_1/iclk_eth
    SLICE_X28Y97         FDRE                                         r  design_1_i/eth_pump_0/inst/axis_async_fifo_1/wr_ptr_gray_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y97         FDRE (Prop_fdre_C_Q)         0.223     2.828 r  design_1_i/eth_pump_0/inst/axis_async_fifo_1/wr_ptr_gray_reg_reg[11]/Q
                         net (fo=1, routed)           0.909     3.737    design_1_i/eth_pump_0/inst/axis_async_fifo_1/wr_ptr_gray_reg[11]
    SLICE_X43Y97         LUT6 (Prop_lut6_I5_O)        0.043     3.780 r  design_1_i/eth_pump_0/inst/axis_async_fifo_1/full_carry_i_1__2/O
                         net (fo=1, routed)           0.000     3.780    design_1_i/eth_pump_0/inst/axis_async_fifo_1/full_carry_i_1__2_n_0
    SLICE_X43Y97         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     3.973 r  design_1_i/eth_pump_0/inst/axis_async_fifo_1/full_carry/CO[3]
                         net (fo=1, routed)           0.000     3.973    design_1_i/eth_pump_0/inst/axis_async_fifo_1/full_carry_n_0
    SLICE_X43Y98         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.077     4.050 f  design_1_i/eth_pump_0/inst/axis_async_fifo_1/full_carry__0/CO[1]
                         net (fo=26, routed)          0.650     4.700    design_1_i/eth_pump_0/inst/axis_async_fifo_1/full
    SLICE_X36Y97         LUT3 (Prop_lut3_I0_O)        0.122     4.822 r  design_1_i/eth_pump_0/inst/axis_async_fifo_1/mem_reg_0_0_i_1__0/O
                         net (fo=18, routed)          2.719     7.540    design_1_i/eth_pump_0/inst/axis_async_fifo_1/p_1_in
    SLICE_X21Y144        LUT4 (Prop_lut4_I3_O)        0.043     7.583 r  design_1_i/eth_pump_0/inst/axis_async_fifo_1/mem_reg_0_2_ENARDEN_cooolgate_en_gate_210/O
                         net (fo=1, routed)           1.039     8.623    design_1_i/eth_pump_0/inst/axis_async_fifo_1/mem_reg_0_2_ENARDEN_cooolgate_en_sig_125
    RAMB36_X1Y34         RAMB36E1                                     r  design_1_i/eth_pump_0/inst/axis_async_fifo_1/mem_reg_0_2/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_0_s rise edge)
                                                     40.000    40.000 r  
    F22                                               0.000    40.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436    41.436 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.018    42.454    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.026    36.428 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.355    37.783    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    37.866 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=13160, routed)       1.543    39.408    design_1_i/util_clkdiv_0/inst/clk
    BUFR_X0Y24           BUFR (Prop_bufr_I_O)         0.614    40.022 r  design_1_i/util_clkdiv_0/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           1.141    41.163    design_1_i/util_clkdiv_0/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y20       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    41.246 r  design_1_i/util_clkdiv_0/inst/i_div_clk_gbuf/O
                         net (fo=1081, routed)        1.182    42.428    design_1_i/eth_pump_0/inst/axis_async_fifo_1/iclk_eth
    RAMB36_X1Y34         RAMB36E1                                     r  design_1_i/eth_pump_0/inst/axis_async_fifo_1/mem_reg_0_2/CLKARDCLK
                         clock pessimism             -0.266    42.162    
                         clock uncertainty           -0.092    42.070    
    RAMB36_X1Y34         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.328    41.742    design_1_i/eth_pump_0/inst/axis_async_fifo_1/mem_reg_0_2
  -------------------------------------------------------------------
                         required time                         41.742    
                         arrival time                          -8.623    
  -------------------------------------------------------------------
                         slack                                 33.119    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 design_1_i/eth_pump_0/inst/axis_gmii_rx_0/gmii_rx_er_d0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/eth_pump_0/inst/axis_gmii_rx_0/gmii_rx_er_d1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_div_sel_0_s
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_sel_0_s rise@0.000ns - clk_div_sel_0_s rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.118ns (48.428%)  route 0.126ns (51.572%))
  Logic Levels:           0  
  Clock Path Skew:        0.140ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.913ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.542     1.035    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.619    -1.584 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.574    -1.010    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.984 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=13160, routed)       0.811    -0.174    design_1_i/util_clkdiv_0/inst/clk
    BUFR_X0Y24           BUFR (Prop_bufr_I_O)         0.223     0.049 r  design_1_i/util_clkdiv_0/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           0.731     0.780    design_1_i/util_clkdiv_0/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y20       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.806 r  design_1_i/util_clkdiv_0/inst/i_div_clk_gbuf/O
                         net (fo=1081, routed)        0.698     1.504    design_1_i/eth_pump_0/inst/axis_gmii_rx_0/iclk_eth
    SLICE_X18Y99         FDRE                                         r  design_1_i/eth_pump_0/inst/axis_gmii_rx_0/gmii_rx_er_d0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y99         FDRE (Prop_fdre_C_Q)         0.118     1.622 r  design_1_i/eth_pump_0/inst/axis_gmii_rx_0/gmii_rx_er_d0_reg/Q
                         net (fo=3, routed)           0.126     1.748    design_1_i/eth_pump_0/inst/axis_gmii_rx_0/gmii_rx_er_d0
    SLICE_X18Y100        FDRE                                         r  design_1_i/eth_pump_0/inst/axis_gmii_rx_0/gmii_rx_er_d1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.599     1.288    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.039    -1.751 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.637    -1.114    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.084 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=13160, routed)       1.063    -0.021    design_1_i/util_clkdiv_0/inst/clk
    BUFR_X0Y24           BUFR (Prop_bufr_I_O)         0.251     0.230 r  design_1_i/util_clkdiv_0/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           0.787     1.017    design_1_i/util_clkdiv_0/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y20       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.047 r  design_1_i/util_clkdiv_0/inst/i_div_clk_gbuf/O
                         net (fo=1081, routed)        0.866     1.913    design_1_i/eth_pump_0/inst/axis_gmii_rx_0/iclk_eth
    SLICE_X18Y100        FDRE                                         r  design_1_i/eth_pump_0/inst/axis_gmii_rx_0/gmii_rx_er_d1_reg/C
                         clock pessimism             -0.269     1.644    
    SLICE_X18Y100        FDRE (Hold_fdre_C_D)         0.037     1.681    design_1_i/eth_pump_0/inst/axis_gmii_rx_0/gmii_rx_er_d1_reg
  -------------------------------------------------------------------
                         required time                         -1.681    
                         arrival time                           1.748    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 design_1_i/eth_pump_0/inst/axis_data_fifo_0_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/eth_pump_0/inst/axis_data_fifo_0_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_div_sel_0_s  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_div_sel_0_s
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_sel_0_s rise@0.000ns - clk_div_sel_0_s rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.100ns (31.870%)  route 0.214ns (68.130%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.449ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.542     1.035    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.619    -1.584 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.574    -1.010    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.984 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=13160, routed)       0.811    -0.174    design_1_i/util_clkdiv_0/inst/clk
    BUFR_X0Y24           BUFR (Prop_bufr_I_O)         0.223     0.049 r  design_1_i/util_clkdiv_0/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           0.731     0.780    design_1_i/util_clkdiv_0/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y20       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.806 r  design_1_i/util_clkdiv_0/inst/i_div_clk_gbuf/O
                         net (fo=1081, routed)        0.684     1.490    design_1_i/eth_pump_0/inst/axis_data_fifo_0_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X21Y76         FDRE                                         r  design_1_i/eth_pump_0/inst/axis_data_fifo_0_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y76         FDRE (Prop_fdre_C_Q)         0.100     1.590 r  design_1_i/eth_pump_0/inst/axis_data_fifo_0_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[4]/Q
                         net (fo=4, routed)           0.214     1.804    design_1_i/eth_pump_0/inst/axis_data_fifo_0_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/addra[4]
    RAMB36_X1Y15         RAMB36E1                                     r  design_1_i/eth_pump_0/inst/axis_data_fifo_0_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.599     1.288    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.039    -1.751 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.637    -1.114    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.084 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=13160, routed)       1.063    -0.021    design_1_i/util_clkdiv_0/inst/clk
    BUFR_X0Y24           BUFR (Prop_bufr_I_O)         0.251     0.230 r  design_1_i/util_clkdiv_0/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           0.787     1.017    design_1_i/util_clkdiv_0/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y20       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.047 r  design_1_i/util_clkdiv_0/inst/i_div_clk_gbuf/O
                         net (fo=1081, routed)        0.953     2.000    design_1_i/eth_pump_0/inst/axis_data_fifo_0_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X1Y15         RAMB36E1                                     r  design_1_i/eth_pump_0/inst/axis_data_fifo_0_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
                         clock pessimism             -0.449     1.551    
    RAMB36_X1Y15         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     1.734    design_1_i/eth_pump_0/inst/axis_data_fifo_0_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         -1.734    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 design_1_i/eth_pump_0/inst/axis_data_fifo_0_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/eth_pump_0/inst/axis_data_fifo_0_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_div_sel_0_s  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_div_sel_0_s
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_sel_0_s rise@0.000ns - clk_div_sel_0_s rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.100ns (30.915%)  route 0.223ns (69.085%))
  Logic Levels:           0  
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.449ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.542     1.035    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.619    -1.584 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.574    -1.010    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.984 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=13160, routed)       0.811    -0.174    design_1_i/util_clkdiv_0/inst/clk
    BUFR_X0Y24           BUFR (Prop_bufr_I_O)         0.223     0.049 r  design_1_i/util_clkdiv_0/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           0.731     0.780    design_1_i/util_clkdiv_0/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y20       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.806 r  design_1_i/util_clkdiv_0/inst/i_div_clk_gbuf/O
                         net (fo=1081, routed)        0.683     1.489    design_1_i/eth_pump_0/inst/axis_data_fifo_0_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X21Y75         FDRE                                         r  design_1_i/eth_pump_0/inst/axis_data_fifo_0_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y75         FDRE (Prop_fdre_C_Q)         0.100     1.589 r  design_1_i/eth_pump_0/inst/axis_data_fifo_0_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[2]/Q
                         net (fo=4, routed)           0.223     1.813    design_1_i/eth_pump_0/inst/axis_data_fifo_0_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/addra[2]
    RAMB36_X1Y15         RAMB36E1                                     r  design_1_i/eth_pump_0/inst/axis_data_fifo_0_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.599     1.288    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.039    -1.751 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.637    -1.114    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.084 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=13160, routed)       1.063    -0.021    design_1_i/util_clkdiv_0/inst/clk
    BUFR_X0Y24           BUFR (Prop_bufr_I_O)         0.251     0.230 r  design_1_i/util_clkdiv_0/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           0.787     1.017    design_1_i/util_clkdiv_0/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y20       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.047 r  design_1_i/util_clkdiv_0/inst/i_div_clk_gbuf/O
                         net (fo=1081, routed)        0.953     2.000    design_1_i/eth_pump_0/inst/axis_data_fifo_0_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X1Y15         RAMB36E1                                     r  design_1_i/eth_pump_0/inst/axis_data_fifo_0_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
                         clock pessimism             -0.449     1.551    
    RAMB36_X1Y15         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     1.734    design_1_i/eth_pump_0/inst/axis_data_fifo_0_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         -1.734    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 design_1_i/eth_pump_0/inst/axis_async_fifo_0/wr_ptr_sync_commit_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/eth_pump_0/inst/axis_async_fifo_0/wr_ptr_commit_sync_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_div_sel_0_s
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_sel_0_s rise@0.000ns - clk_div_sel_0_s rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.712%)  route 0.055ns (35.288%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.470ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.542     1.035    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.619    -1.584 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.574    -1.010    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.984 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=13160, routed)       0.811    -0.174    design_1_i/util_clkdiv_0/inst/clk
    BUFR_X0Y24           BUFR (Prop_bufr_I_O)         0.223     0.049 r  design_1_i/util_clkdiv_0/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           0.731     0.780    design_1_i/util_clkdiv_0/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y20       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.806 r  design_1_i/util_clkdiv_0/inst/i_div_clk_gbuf/O
                         net (fo=1081, routed)        0.698     1.504    design_1_i/eth_pump_0/inst/axis_async_fifo_0/iclk_eth
    SLICE_X17Y97         FDRE                                         r  design_1_i/eth_pump_0/inst/axis_async_fifo_0/wr_ptr_sync_commit_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y97         FDRE (Prop_fdre_C_Q)         0.100     1.604 r  design_1_i/eth_pump_0/inst/axis_async_fifo_0/wr_ptr_sync_commit_reg_reg[11]/Q
                         net (fo=1, routed)           0.055     1.659    design_1_i/eth_pump_0/inst/axis_async_fifo_0/wr_ptr_sync_commit_reg[11]
    SLICE_X16Y97         FDRE                                         r  design_1_i/eth_pump_0/inst/axis_async_fifo_0/wr_ptr_commit_sync_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.599     1.288    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.039    -1.751 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.637    -1.114    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.084 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=13160, routed)       1.063    -0.021    design_1_i/util_clkdiv_0/inst/clk
    BUFR_X0Y24           BUFR (Prop_bufr_I_O)         0.251     0.230 r  design_1_i/util_clkdiv_0/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           0.787     1.017    design_1_i/util_clkdiv_0/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y20       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.047 r  design_1_i/util_clkdiv_0/inst/i_div_clk_gbuf/O
                         net (fo=1081, routed)        0.938     1.985    design_1_i/eth_pump_0/inst/axis_async_fifo_0/iclk_eth
    SLICE_X16Y97         FDRE                                         r  design_1_i/eth_pump_0/inst/axis_async_fifo_0/wr_ptr_commit_sync_reg_reg[11]/C
                         clock pessimism             -0.470     1.515    
    SLICE_X16Y97         FDRE (Hold_fdre_C_D)         0.059     1.574    design_1_i/eth_pump_0/inst/axis_async_fifo_0/wr_ptr_commit_sync_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.659    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 design_1_i/eth_pump_0/inst/axis_data_fifo_0_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[2][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/eth_pump_0/inst/axis_data_fifo_0_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg/reg_out_i_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_div_sel_0_s
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_sel_0_s rise@0.000ns - clk_div_sel_0_s rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.128ns (40.824%)  route 0.186ns (59.176%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.139ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.865ns
    Source Clock Delay      (SCD):    1.457ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.542     1.035    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.619    -1.584 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.574    -1.010    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.984 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=13160, routed)       0.811    -0.174    design_1_i/util_clkdiv_0/inst/clk
    BUFR_X0Y24           BUFR (Prop_bufr_I_O)         0.223     0.049 r  design_1_i/util_clkdiv_0/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           0.731     0.780    design_1_i/util_clkdiv_0/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y20       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.806 r  design_1_i/util_clkdiv_0/inst/i_div_clk_gbuf/O
                         net (fo=1081, routed)        0.651     1.457    design_1_i/eth_pump_0/inst/axis_data_fifo_0_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X53Y97         FDRE                                         r  design_1_i/eth_pump_0/inst/axis_data_fifo_0_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[2][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y97         FDRE (Prop_fdre_C_Q)         0.100     1.557 r  design_1_i/eth_pump_0/inst/axis_data_fifo_0_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[2][7]/Q
                         net (fo=2, routed)           0.186     1.743    design_1_i/eth_pump_0/inst/axis_data_fifo_0_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff[2][7]
    SLICE_X50Y100        LUT5 (Prop_lut5_I0_O)        0.028     1.771 r  design_1_i/eth_pump_0/inst/axis_data_fifo_0_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_out_bin[7]_INST_0/O
                         net (fo=1, routed)           0.000     1.771    design_1_i/eth_pump_0/inst/axis_data_fifo_0_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg/D[7]
    SLICE_X50Y100        FDRE                                         r  design_1_i/eth_pump_0/inst/axis_data_fifo_0_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg/reg_out_i_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.599     1.288    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.039    -1.751 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.637    -1.114    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.084 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=13160, routed)       1.063    -0.021    design_1_i/util_clkdiv_0/inst/clk
    BUFR_X0Y24           BUFR (Prop_bufr_I_O)         0.251     0.230 r  design_1_i/util_clkdiv_0/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           0.787     1.017    design_1_i/util_clkdiv_0/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y20       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.047 r  design_1_i/util_clkdiv_0/inst/i_div_clk_gbuf/O
                         net (fo=1081, routed)        0.818     1.865    design_1_i/eth_pump_0/inst/axis_data_fifo_0_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg/rd_clk
    SLICE_X50Y100        FDRE                                         r  design_1_i/eth_pump_0/inst/axis_data_fifo_0_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg/reg_out_i_reg[7]/C
                         clock pessimism             -0.269     1.596    
    SLICE_X50Y100        FDRE (Hold_fdre_C_D)         0.087     1.683    design_1_i/eth_pump_0/inst/axis_data_fifo_0_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wpr_gray_reg/reg_out_i_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.683    
                         arrival time                           1.771    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 design_1_i/eth_pump_0/inst/axis_gmii_rx_0/m_axis_tdata_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/eth_pump_0/inst/axis_async_fifo_0/mem_reg_1_6/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_div_sel_0_s  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_div_sel_0_s
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_sel_0_s rise@0.000ns - clk_div_sel_0_s rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.091ns (35.054%)  route 0.169ns (64.946%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.467ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.542     1.035    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.619    -1.584 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.574    -1.010    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.984 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=13160, routed)       0.811    -0.174    design_1_i/util_clkdiv_0/inst/clk
    BUFR_X0Y24           BUFR (Prop_bufr_I_O)         0.223     0.049 r  design_1_i/util_clkdiv_0/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           0.731     0.780    design_1_i/util_clkdiv_0/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y20       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.806 r  design_1_i/util_clkdiv_0/inst/i_div_clk_gbuf/O
                         net (fo=1081, routed)        0.695     1.501    design_1_i/eth_pump_0/inst/axis_gmii_rx_0/iclk_eth
    SLICE_X23Y94         FDRE                                         r  design_1_i/eth_pump_0/inst/axis_gmii_rx_0/m_axis_tdata_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y94         FDRE (Prop_fdre_C_Q)         0.091     1.592 r  design_1_i/eth_pump_0/inst/axis_gmii_rx_0/m_axis_tdata_reg_reg[6]/Q
                         net (fo=2, routed)           0.169     1.761    design_1_i/eth_pump_0/inst/axis_async_fifo_0/s_axis[6]
    RAMB36_X1Y19         RAMB36E1                                     r  design_1_i/eth_pump_0/inst/axis_async_fifo_0/mem_reg_1_6/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.599     1.288    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.039    -1.751 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.637    -1.114    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.084 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=13160, routed)       1.063    -0.021    design_1_i/util_clkdiv_0/inst/clk
    BUFR_X0Y24           BUFR (Prop_bufr_I_O)         0.251     0.230 r  design_1_i/util_clkdiv_0/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           0.787     1.017    design_1_i/util_clkdiv_0/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y20       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.047 r  design_1_i/util_clkdiv_0/inst/i_div_clk_gbuf/O
                         net (fo=1081, routed)        0.966     2.013    design_1_i/eth_pump_0/inst/axis_async_fifo_0/iclk_eth
    RAMB36_X1Y19         RAMB36E1                                     r  design_1_i/eth_pump_0/inst/axis_async_fifo_0/mem_reg_1_6/CLKARDCLK
                         clock pessimism             -0.467     1.546    
    RAMB36_X1Y19         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.119     1.665    design_1_i/eth_pump_0/inst/axis_async_fifo_0/mem_reg_1_6
  -------------------------------------------------------------------
                         required time                         -1.665    
                         arrival time                           1.761    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 design_1_i/eth_pump_0/inst/axis_data_fifo_0_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/eth_pump_0/inst/axis_data_fifo_0_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_div_sel_0_s  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_div_sel_0_s
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_sel_0_s rise@0.000ns - clk_div_sel_0_s rise@0.000ns)
  Data Path Delay:        0.541ns  (logic 0.100ns (18.478%)  route 0.441ns (81.522%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.966ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.542     1.035    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.619    -1.584 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.574    -1.010    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.984 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=13160, routed)       0.811    -0.174    design_1_i/util_clkdiv_0/inst/clk
    BUFR_X0Y24           BUFR (Prop_bufr_I_O)         0.223     0.049 r  design_1_i/util_clkdiv_0/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           0.731     0.780    design_1_i/util_clkdiv_0/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y20       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.806 r  design_1_i/util_clkdiv_0/inst/i_div_clk_gbuf/O
                         net (fo=1081, routed)        0.631     1.437    design_1_i/eth_pump_0/inst/axis_data_fifo_0_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/rd_clk
    SLICE_X47Y101        FDRE                                         r  design_1_i/eth_pump_0/inst/axis_data_fifo_0_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y101        FDRE (Prop_fdre_C_Q)         0.100     1.537 r  design_1_i/eth_pump_0/inst/axis_data_fifo_0_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[10]/Q
                         net (fo=5, routed)           0.441     1.979    design_1_i/eth_pump_0/inst/axis_data_fifo_0_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/addrb[10]
    RAMB36_X2Y19         RAMB36E1                                     r  design_1_i/eth_pump_0/inst/axis_data_fifo_0_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.599     1.288    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.039    -1.751 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.637    -1.114    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.084 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=13160, routed)       1.063    -0.021    design_1_i/util_clkdiv_0/inst/clk
    BUFR_X0Y24           BUFR (Prop_bufr_I_O)         0.251     0.230 r  design_1_i/util_clkdiv_0/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           0.787     1.017    design_1_i/util_clkdiv_0/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y20       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.047 r  design_1_i/util_clkdiv_0/inst/i_div_clk_gbuf/O
                         net (fo=1081, routed)        0.919     1.966    design_1_i/eth_pump_0/inst/axis_data_fifo_0_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    RAMB36_X2Y19         RAMB36E1                                     r  design_1_i/eth_pump_0/inst/axis_data_fifo_0_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism             -0.269     1.697    
    RAMB36_X2Y19         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                      0.183     1.880    design_1_i/eth_pump_0/inst/axis_data_fifo_0_1/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         -1.880    
                         arrival time                           1.979    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 design_1_i/eth_pump_0/inst/axis_gmii_rx_0/m_axis_tvalid_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/eth_pump_0/inst/axis_async_fifo_0/drop_frame_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_div_sel_0_s
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_sel_0_s rise@0.000ns - clk_div_sel_0_s rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.128ns (29.983%)  route 0.299ns (70.017%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.451ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.542     1.035    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.619    -1.584 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.574    -1.010    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.984 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=13160, routed)       0.811    -0.174    design_1_i/util_clkdiv_0/inst/clk
    BUFR_X0Y24           BUFR (Prop_bufr_I_O)         0.223     0.049 r  design_1_i/util_clkdiv_0/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           0.731     0.780    design_1_i/util_clkdiv_0/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y20       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.806 r  design_1_i/util_clkdiv_0/inst/i_div_clk_gbuf/O
                         net (fo=1081, routed)        0.645     1.451    design_1_i/eth_pump_0/inst/axis_gmii_rx_0/iclk_eth
    SLICE_X17Y101        FDRE                                         r  design_1_i/eth_pump_0/inst/axis_gmii_rx_0/m_axis_tvalid_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y101        FDRE (Prop_fdre_C_Q)         0.100     1.551 f  design_1_i/eth_pump_0/inst/axis_gmii_rx_0/m_axis_tvalid_reg_reg/Q
                         net (fo=15, routed)          0.299     1.850    design_1_i/eth_pump_0/inst/axis_async_fifo_0/m_axis_tvalid
    SLICE_X19Y99         LUT6 (Prop_lut6_I3_O)        0.028     1.878 r  design_1_i/eth_pump_0/inst/axis_async_fifo_0/drop_frame_reg_i_1/O
                         net (fo=1, routed)           0.000     1.878    design_1_i/eth_pump_0/inst/axis_async_fifo_0/drop_frame_reg_i_1_n_0
    SLICE_X19Y99         FDRE                                         r  design_1_i/eth_pump_0/inst/axis_async_fifo_0/drop_frame_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.599     1.288    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.039    -1.751 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.637    -1.114    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.084 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=13160, routed)       1.063    -0.021    design_1_i/util_clkdiv_0/inst/clk
    BUFR_X0Y24           BUFR (Prop_bufr_I_O)         0.251     0.230 r  design_1_i/util_clkdiv_0/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           0.787     1.017    design_1_i/util_clkdiv_0/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y20       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.047 r  design_1_i/util_clkdiv_0/inst/i_div_clk_gbuf/O
                         net (fo=1081, routed)        0.938     1.985    design_1_i/eth_pump_0/inst/axis_async_fifo_0/iclk_eth
    SLICE_X19Y99         FDRE                                         r  design_1_i/eth_pump_0/inst/axis_async_fifo_0/drop_frame_reg_reg/C
                         clock pessimism             -0.269     1.716    
    SLICE_X19Y99         FDRE (Hold_fdre_C_D)         0.060     1.776    design_1_i/eth_pump_0/inst/axis_async_fifo_0/drop_frame_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.776    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 design_1_i/eth_pump_0/inst/axis_gmii_rx_0/m_axis_tdata_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/eth_pump_0/inst/axis_async_fifo_0/mem_reg_0_6/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_div_sel_0_s  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_div_sel_0_s
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_sel_0_s rise@0.000ns - clk_div_sel_0_s rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.091ns (34.142%)  route 0.176ns (65.858%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.467ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.542     1.035    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.619    -1.584 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.574    -1.010    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.984 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=13160, routed)       0.811    -0.174    design_1_i/util_clkdiv_0/inst/clk
    BUFR_X0Y24           BUFR (Prop_bufr_I_O)         0.223     0.049 r  design_1_i/util_clkdiv_0/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           0.731     0.780    design_1_i/util_clkdiv_0/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y20       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.806 r  design_1_i/util_clkdiv_0/inst/i_div_clk_gbuf/O
                         net (fo=1081, routed)        0.695     1.501    design_1_i/eth_pump_0/inst/axis_gmii_rx_0/iclk_eth
    SLICE_X23Y94         FDRE                                         r  design_1_i/eth_pump_0/inst/axis_gmii_rx_0/m_axis_tdata_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y94         FDRE (Prop_fdre_C_Q)         0.091     1.592 r  design_1_i/eth_pump_0/inst/axis_gmii_rx_0/m_axis_tdata_reg_reg[6]/Q
                         net (fo=2, routed)           0.176     1.768    design_1_i/eth_pump_0/inst/axis_async_fifo_0/s_axis[6]
    RAMB36_X1Y18         RAMB36E1                                     r  design_1_i/eth_pump_0/inst/axis_async_fifo_0/mem_reg_0_6/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.599     1.288    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.039    -1.751 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.637    -1.114    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.084 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=13160, routed)       1.063    -0.021    design_1_i/util_clkdiv_0/inst/clk
    BUFR_X0Y24           BUFR (Prop_bufr_I_O)         0.251     0.230 r  design_1_i/util_clkdiv_0/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           0.787     1.017    design_1_i/util_clkdiv_0/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y20       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.047 r  design_1_i/util_clkdiv_0/inst/i_div_clk_gbuf/O
                         net (fo=1081, routed)        0.965     2.012    design_1_i/eth_pump_0/inst/axis_async_fifo_0/iclk_eth
    RAMB36_X1Y18         RAMB36E1                                     r  design_1_i/eth_pump_0/inst/axis_async_fifo_0/mem_reg_0_6/CLKARDCLK
                         clock pessimism             -0.467     1.545    
    RAMB36_X1Y18         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.119     1.664    design_1_i/eth_pump_0/inst/axis_async_fifo_0/mem_reg_0_6
  -------------------------------------------------------------------
                         required time                         -1.664    
                         arrival time                           1.768    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 design_1_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_div_sel_0_s
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_sel_0_s rise@0.000ns - clk_div_sel_0_s rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.536ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.542     1.035    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.619    -1.584 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.574    -1.010    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.984 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=13160, routed)       0.811    -0.174    design_1_i/util_clkdiv_0/inst/clk
    BUFR_X0Y24           BUFR (Prop_bufr_I_O)         0.223     0.049 r  design_1_i/util_clkdiv_0/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           0.731     0.780    design_1_i/util_clkdiv_0/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y20       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     0.806 r  design_1_i/util_clkdiv_0/inst/i_div_clk_gbuf/O
                         net (fo=1081, routed)        0.730     1.536    design_1_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/dest_clk
    SLICE_X7Y98          FDRE                                         r  design_1_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y98          FDRE (Prop_fdre_C_Q)         0.100     1.636 r  design_1_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.055     1.691    design_1_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff[0]
    SLICE_X7Y98          FDRE                                         r  design_1_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.599     1.288    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.039    -1.751 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.637    -1.114    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.084 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=13160, routed)       1.063    -0.021    design_1_i/util_clkdiv_0/inst/clk
    BUFR_X0Y24           BUFR (Prop_bufr_I_O)         0.251     0.230 r  design_1_i/util_clkdiv_0/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           0.787     1.017    design_1_i/util_clkdiv_0/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y20       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     1.047 r  design_1_i/util_clkdiv_0/inst/i_div_clk_gbuf/O
                         net (fo=1081, routed)        0.970     2.017    design_1_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/dest_clk
    SLICE_X7Y98          FDRE                                         r  design_1_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[1]/C
                         clock pessimism             -0.481     1.536    
    SLICE_X7Y98          FDRE (Hold_fdre_C_D)         0.049     1.585    design_1_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.691    
  -------------------------------------------------------------------
                         slack                                  0.106    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_div_sel_0_s
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { design_1_i/util_clkdiv_0/inst/clk_divide_sel_0/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.340         40.000      37.660     RAMB36_X0Y24   design_1_i/eth_pump_0/inst/axis_async_fifo_0/mem_reg_0_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.340         40.000      37.660     RAMB36_X1Y16   design_1_i/eth_pump_0/inst/axis_async_fifo_0/mem_reg_0_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.340         40.000      37.660     RAMB36_X1Y22   design_1_i/eth_pump_0/inst/axis_async_fifo_0/mem_reg_0_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.340         40.000      37.660     RAMB36_X0Y9    design_1_i/eth_pump_0/inst/axis_async_fifo_0/mem_reg_0_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.340         40.000      37.660     RAMB36_X1Y32   design_1_i/eth_pump_0/inst/axis_async_fifo_0/mem_reg_0_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.340         40.000      37.660     RAMB36_X1Y13   design_1_i/eth_pump_0/inst/axis_async_fifo_0/mem_reg_0_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.340         40.000      37.660     RAMB36_X1Y18   design_1_i/eth_pump_0/inst/axis_async_fifo_0/mem_reg_0_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.340         40.000      37.660     RAMB36_X0Y15   design_1_i/eth_pump_0/inst/axis_async_fifo_0/mem_reg_0_7/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.340         40.000      37.660     RAMB36_X0Y26   design_1_i/eth_pump_0/inst/axis_async_fifo_0/mem_reg_0_8/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.340         40.000      37.660     RAMB36_X0Y11   design_1_i/eth_pump_0/inst/axis_async_fifo_0/mem_reg_0_9/CLKARDCLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         20.000      19.232     SLICE_X22Y108  design_1_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         20.000      19.232     SLICE_X22Y108  design_1_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         20.000      19.232     SLICE_X22Y108  design_1_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         20.000      19.232     SLICE_X22Y108  design_1_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         20.000      19.232     SLICE_X22Y108  design_1_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         20.000      19.232     SLICE_X22Y108  design_1_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            0.768         20.000      19.232     SLICE_X22Y108  design_1_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            0.768         20.000      19.232     SLICE_X22Y108  design_1_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         20.000      19.232     SLICE_X22Y108  design_1_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         20.000      19.232     SLICE_X22Y108  design_1_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         20.000      19.232     SLICE_X22Y108  design_1_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         20.000      19.232     SLICE_X22Y108  design_1_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         20.000      19.232     SLICE_X22Y108  design_1_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         20.000      19.232     SLICE_X22Y108  design_1_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         20.000      19.232     SLICE_X22Y108  design_1_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         20.000      19.232     SLICE_X22Y108  design_1_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            0.768         20.000      19.232     SLICE_X22Y108  design_1_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            0.768         20.000      19.232     SLICE_X22Y108  design_1_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         20.000      19.232     SLICE_X22Y108  design_1_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         20.000      19.232     SLICE_X22Y108  design_1_i/axi_ethernetlite_0/U0/XEMAC_I/EMAC_I/RX/INST_RX_INTRFCE/I_RX_FIFO/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_div_sel_1_s
  To Clock:  clk_div_sel_1_s

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       18.591ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_div_sel_1_s
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { design_1_i/util_clkdiv_0/inst/clk_divide_sel_1/O }

Check Type  Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFGCTRL/I1  n/a            1.409         20.000      18.591     BUFGCTRL_X0Y20  design_1_i/util_clkdiv_0/inst/i_div_clk_gbuf/I1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_CLK_COMMON_0
  To Clock:  clkfbout_design_1_CLK_COMMON_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       23.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_CLK_COMMON_0
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.409         25.000      23.592     BUFGCTRL_X0Y7    design_1_i/CLK_AXI/CLK_COMMON/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         25.000      23.929     MMCME2_ADV_X0Y3  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         25.000      23.929     MMCME2_ADV_X0Y3  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       25.000      75.000     MMCME2_ADV_X0Y3  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       25.000      188.360    MMCME2_ADV_X0Y3  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_DSP_0
  To Clock:  clkfbout_design_1_clk_DSP_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       23.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_DSP_0
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.409         25.000      23.592     BUFGCTRL_X0Y6    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         25.000      23.929     MMCME2_ADV_X0Y2  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         25.000      23.929     MMCME2_ADV_X0Y2  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       25.000      75.000     MMCME2_ADV_X0Y2  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       25.000      188.360    MMCME2_ADV_X0Y2  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  delay_clk_design_1_CLK_COMMON_0
  To Clock:  delay_clk_design_1_CLK_COMMON_0

Setup :            0  Failing Endpoints,  Worst Slack        4.159ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.108ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.159ns  (required time - arrival time)
  Source:                 design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg/C
                            (rising edge-triggered cell FDPE clocked by delay_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_d_reg/D
                            (rising edge-triggered cell FDRE clocked by delay_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             delay_clk_design_1_CLK_COMMON_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (delay_clk_design_1_CLK_COMMON_0 rise@5.000ns - delay_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        0.620ns  (logic 0.236ns (38.076%)  route 0.384ns (61.924%))
  Logic Levels:           0  
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.989ns = ( 4.011 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.520ns
    Clock Pessimism Removal (CPR):    -0.575ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock delay_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.121     2.689    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.050    -4.361 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465    -2.896    design_1_i/CLK_AXI/CLK_COMMON/inst/delay_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093    -2.803 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout1_buf/O
                         net (fo=27, routed)          1.283    -1.520    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/delay_clk
    SLICE_X12Y234        FDPE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y234        FDPE (Prop_fdpe_C_Q)         0.236    -1.284 r  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg/Q
                         net (fo=1, routed)           0.384    -0.900    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync
    SLICE_X8Y234         FDRE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock delay_clk_design_1_CLK_COMMON_0 rise edge)
                                                      5.000     5.000 r  
    F22                                               0.000     5.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436     6.436 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.018     7.454    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.026     1.428 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355     2.783    design_1_i/CLK_AXI/CLK_COMMON/inst/delay_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     2.866 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout1_buf/O
                         net (fo=27, routed)          1.145     4.011    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/delay_clk
    SLICE_X8Y234         FDRE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_d_reg/C
                         clock pessimism             -0.575     3.435    
                         clock uncertainty           -0.083     3.352    
    SLICE_X8Y234         FDRE (Setup_fdre_C_D)       -0.093     3.259    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_d_reg
  -------------------------------------------------------------------
                         required time                          3.259    
                         arrival time                           0.900    
  -------------------------------------------------------------------
                         slack                                  4.159    

Slack (MET) :             4.240ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg/C
                            (rising edge-triggered cell FDPE clocked by delay_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_d_reg/D
                            (rising edge-triggered cell FDRE clocked by delay_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             delay_clk_design_1_CLK_COMMON_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (delay_clk_design_1_CLK_COMMON_0 rise@5.000ns - delay_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        0.516ns  (logic 0.204ns (39.527%)  route 0.312ns (60.473%))
  Logic Levels:           0  
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.573ns = ( 4.427 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.102ns
    Clock Pessimism Removal (CPR):    -0.578ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock delay_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.121     2.689    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.050    -4.361 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465    -2.896    design_1_i/CLK_AXI/CLK_COMMON/inst/delay_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093    -2.803 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout1_buf/O
                         net (fo=27, routed)          1.701    -1.102    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/delay_clk
    SLICE_X153Y51        FDPE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y51        FDPE (Prop_fdpe_C_Q)         0.204    -0.898 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg/Q
                         net (fo=1, routed)           0.312    -0.586    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync
    SLICE_X149Y51        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock delay_clk_design_1_CLK_COMMON_0 rise edge)
                                                      5.000     5.000 r  
    F22                                               0.000     5.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436     6.436 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.018     7.454    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.026     1.428 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355     2.783    design_1_i/CLK_AXI/CLK_COMMON/inst/delay_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     2.866 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout1_buf/O
                         net (fo=27, routed)          1.561     4.427    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/delay_clk
    SLICE_X149Y51        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_d_reg/C
                         clock pessimism             -0.578     3.848    
                         clock uncertainty           -0.083     3.765    
    SLICE_X149Y51        FDRE (Setup_fdre_C_D)       -0.111     3.654    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_d_reg
  -------------------------------------------------------------------
                         required time                          3.654    
                         arrival time                           0.586    
  -------------------------------------------------------------------
                         slack                                  4.240    

Slack (MET) :             4.295ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_d_reg/C
                            (rising edge-triggered cell FDRE clocked by delay_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_reg/D
                            (rising edge-triggered cell FDRE clocked by delay_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             delay_clk_design_1_CLK_COMMON_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (delay_clk_design_1_CLK_COMMON_0 rise@5.000ns - delay_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        0.620ns  (logic 0.259ns (41.797%)  route 0.361ns (58.203%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.741ns = ( 4.259 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.274ns
    Clock Pessimism Removal (CPR):    -0.532ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock delay_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.121     2.689    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.050    -4.361 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465    -2.896    design_1_i/CLK_AXI/CLK_COMMON/inst/delay_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093    -2.803 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout1_buf/O
                         net (fo=27, routed)          1.529    -1.274    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/delay_clk
    SLICE_X152Y104       FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y104       FDRE (Prop_fdre_C_Q)         0.259    -1.015 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_d_reg/Q
                         net (fo=1, routed)           0.361    -0.654    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_d
    SLICE_X152Y104       FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock delay_clk_design_1_CLK_COMMON_0 rise edge)
                                                      5.000     5.000 r  
    F22                                               0.000     5.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436     6.436 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.018     7.454    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.026     1.428 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355     2.783    design_1_i/CLK_AXI/CLK_COMMON/inst/delay_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     2.866 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout1_buf/O
                         net (fo=27, routed)          1.393     4.259    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/delay_clk
    SLICE_X152Y104       FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_reg/C
                         clock pessimism             -0.532     3.726    
                         clock uncertainty           -0.083     3.643    
    SLICE_X152Y104       FDRE (Setup_fdre_C_D)       -0.002     3.641    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_reg
  -------------------------------------------------------------------
                         required time                          3.641    
                         arrival time                           0.654    
  -------------------------------------------------------------------
                         slack                                  4.295    

Slack (MET) :             4.321ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg/C
                            (rising edge-triggered cell FDPE clocked by delay_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_d_reg/D
                            (rising edge-triggered cell FDRE clocked by delay_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             delay_clk_design_1_CLK_COMMON_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (delay_clk_design_1_CLK_COMMON_0 rise@5.000ns - delay_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        0.481ns  (logic 0.204ns (42.397%)  route 0.277ns (57.603%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.741ns = ( 4.259 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.274ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock delay_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.121     2.689    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.050    -4.361 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465    -2.896    design_1_i/CLK_AXI/CLK_COMMON/inst/delay_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093    -2.803 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout1_buf/O
                         net (fo=27, routed)          1.529    -1.274    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/delay_clk
    SLICE_X151Y104       FDPE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y104       FDPE (Prop_fdpe_C_Q)         0.204    -1.070 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg/Q
                         net (fo=1, routed)           0.277    -0.793    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync
    SLICE_X152Y104       FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock delay_clk_design_1_CLK_COMMON_0 rise edge)
                                                      5.000     5.000 r  
    F22                                               0.000     5.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436     6.436 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.018     7.454    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.026     1.428 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355     2.783    design_1_i/CLK_AXI/CLK_COMMON/inst/delay_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     2.866 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout1_buf/O
                         net (fo=27, routed)          1.393     4.259    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/delay_clk
    SLICE_X152Y104       FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_d_reg/C
                         clock pessimism             -0.557     3.701    
                         clock uncertainty           -0.083     3.618    
    SLICE_X152Y104       FDRE (Setup_fdre_C_D)       -0.090     3.528    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_d_reg
  -------------------------------------------------------------------
                         required time                          3.528    
                         arrival time                           0.793    
  -------------------------------------------------------------------
                         slack                                  4.321    

Slack (MET) :             4.325ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg/C
                            (rising edge-triggered cell FDPE clocked by delay_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_d_reg/D
                            (rising edge-triggered cell FDRE clocked by delay_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             delay_clk_design_1_CLK_COMMON_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (delay_clk_design_1_CLK_COMMON_0 rise@5.000ns - delay_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.236ns (51.675%)  route 0.221ns (48.325%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.912ns = ( 4.088 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.447ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock delay_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.121     2.689    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.050    -4.361 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465    -2.896    design_1_i/CLK_AXI/CLK_COMMON/inst/delay_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093    -2.803 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout1_buf/O
                         net (fo=27, routed)          1.356    -1.447    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/delay_clk
    SLICE_X2Y198         FDPE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y198         FDPE (Prop_fdpe_C_Q)         0.236    -1.211 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg/Q
                         net (fo=1, routed)           0.221    -0.990    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync
    SLICE_X3Y198         FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock delay_clk_design_1_CLK_COMMON_0 rise edge)
                                                      5.000     5.000 r  
    F22                                               0.000     5.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436     6.436 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.018     7.454    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.026     1.428 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355     2.783    design_1_i/CLK_AXI/CLK_COMMON/inst/delay_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     2.866 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout1_buf/O
                         net (fo=27, routed)          1.222     4.088    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/delay_clk
    SLICE_X3Y198         FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_d_reg/C
                         clock pessimism             -0.555     3.532    
                         clock uncertainty           -0.083     3.449    
    SLICE_X3Y198         FDRE (Setup_fdre_C_D)       -0.114     3.335    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_d_reg
  -------------------------------------------------------------------
                         required time                          3.335    
                         arrival time                           0.990    
  -------------------------------------------------------------------
                         slack                                  4.325    

Slack (MET) :             4.340ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_d_reg/C
                            (rising edge-triggered cell FDRE clocked by delay_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_reg/D
                            (rising edge-triggered cell FDRE clocked by delay_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             delay_clk_design_1_CLK_COMMON_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (delay_clk_design_1_CLK_COMMON_0 rise@5.000ns - delay_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        0.555ns  (logic 0.223ns (40.210%)  route 0.332ns (59.790%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.912ns = ( 4.088 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.447ns
    Clock Pessimism Removal (CPR):    -0.534ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock delay_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.121     2.689    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.050    -4.361 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465    -2.896    design_1_i/CLK_AXI/CLK_COMMON/inst/delay_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093    -2.803 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout1_buf/O
                         net (fo=27, routed)          1.356    -1.447    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/delay_clk
    SLICE_X3Y198         FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y198         FDRE (Prop_fdre_C_Q)         0.223    -1.224 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_d_reg/Q
                         net (fo=1, routed)           0.332    -0.892    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_d
    SLICE_X3Y198         FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock delay_clk_design_1_CLK_COMMON_0 rise edge)
                                                      5.000     5.000 r  
    F22                                               0.000     5.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436     6.436 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.018     7.454    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.026     1.428 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355     2.783    design_1_i/CLK_AXI/CLK_COMMON/inst/delay_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     2.866 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout1_buf/O
                         net (fo=27, routed)          1.222     4.088    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/delay_clk
    SLICE_X3Y198         FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_reg/C
                         clock pessimism             -0.534     3.553    
                         clock uncertainty           -0.083     3.470    
    SLICE_X3Y198         FDRE (Setup_fdre_C_D)       -0.022     3.448    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_reg
  -------------------------------------------------------------------
                         required time                          3.448    
                         arrival time                           0.892    
  -------------------------------------------------------------------
                         slack                                  4.340    

Slack (MET) :             4.340ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_d_reg/C
                            (rising edge-triggered cell FDRE clocked by delay_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_reg/D
                            (rising edge-triggered cell FDRE clocked by delay_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             delay_clk_design_1_CLK_COMMON_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (delay_clk_design_1_CLK_COMMON_0 rise@5.000ns - delay_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        0.555ns  (logic 0.223ns (40.210%)  route 0.332ns (59.790%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.573ns = ( 4.427 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.103ns
    Clock Pessimism Removal (CPR):    -0.529ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock delay_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.121     2.689    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.050    -4.361 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465    -2.896    design_1_i/CLK_AXI/CLK_COMMON/inst/delay_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093    -2.803 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout1_buf/O
                         net (fo=27, routed)          1.700    -1.103    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/delay_clk
    SLICE_X149Y51        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X149Y51        FDRE (Prop_fdre_C_Q)         0.223    -0.880 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_d_reg/Q
                         net (fo=1, routed)           0.332    -0.548    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_d
    SLICE_X149Y51        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock delay_clk_design_1_CLK_COMMON_0 rise edge)
                                                      5.000     5.000 r  
    F22                                               0.000     5.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436     6.436 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.018     7.454    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.026     1.428 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355     2.783    design_1_i/CLK_AXI/CLK_COMMON/inst/delay_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     2.866 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout1_buf/O
                         net (fo=27, routed)          1.561     4.427    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/delay_clk
    SLICE_X149Y51        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_reg/C
                         clock pessimism             -0.529     3.897    
                         clock uncertainty           -0.083     3.814    
    SLICE_X149Y51        FDRE (Setup_fdre_C_D)       -0.022     3.792    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_reg
  -------------------------------------------------------------------
                         required time                          3.792    
                         arrival time                           0.548    
  -------------------------------------------------------------------
                         slack                                  4.340    

Slack (MET) :             4.352ns  (required time - arrival time)
  Source:                 design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_d_reg/C
                            (rising edge-triggered cell FDRE clocked by delay_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_reg/D
                            (rising edge-triggered cell FDRE clocked by delay_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             delay_clk_design_1_CLK_COMMON_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (delay_clk_design_1_CLK_COMMON_0 rise@5.000ns - delay_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        0.563ns  (logic 0.259ns (45.985%)  route 0.304ns (54.015%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.989ns = ( 4.011 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.520ns
    Clock Pessimism Removal (CPR):    -0.530ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock delay_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.121     2.689    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.050    -4.361 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465    -2.896    design_1_i/CLK_AXI/CLK_COMMON/inst/delay_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093    -2.803 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout1_buf/O
                         net (fo=27, routed)          1.283    -1.520    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/delay_clk
    SLICE_X8Y234         FDRE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y234         FDRE (Prop_fdre_C_Q)         0.259    -1.261 r  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_d_reg/Q
                         net (fo=1, routed)           0.304    -0.957    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_d
    SLICE_X8Y234         FDRE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock delay_clk_design_1_CLK_COMMON_0 rise edge)
                                                      5.000     5.000 r  
    F22                                               0.000     5.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436     6.436 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.018     7.454    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.026     1.428 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355     2.783    design_1_i/CLK_AXI/CLK_COMMON/inst/delay_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     2.866 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout1_buf/O
                         net (fo=27, routed)          1.145     4.011    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/delay_clk
    SLICE_X8Y234         FDRE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_reg/C
                         clock pessimism             -0.530     3.480    
                         clock uncertainty           -0.083     3.397    
    SLICE_X8Y234         FDRE (Setup_fdre_C_D)       -0.002     3.395    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_reg
  -------------------------------------------------------------------
                         required time                          3.395    
                         arrival time                           0.957    
  -------------------------------------------------------------------
                         slack                                  4.352    

Slack (MET) :             4.386ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by delay_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg/D
                            (rising edge-triggered cell FDPE clocked by delay_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             delay_clk_design_1_CLK_COMMON_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (delay_clk_design_1_CLK_COMMON_0 rise@5.000ns - delay_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.236ns (51.819%)  route 0.219ns (48.181%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.912ns = ( 4.088 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.447ns
    Clock Pessimism Removal (CPR):    -0.534ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock delay_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.121     2.689    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.050    -4.361 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465    -2.896    design_1_i/CLK_AXI/CLK_COMMON/inst/delay_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093    -2.803 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout1_buf/O
                         net (fo=27, routed)          1.356    -1.447    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/delay_clk
    SLICE_X2Y198         FDPE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y198         FDPE (Prop_fdpe_C_Q)         0.236    -1.211 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg/Q
                         net (fo=1, routed)           0.219    -0.991    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2
    SLICE_X2Y198         FDPE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock delay_clk_design_1_CLK_COMMON_0 rise edge)
                                                      5.000     5.000 r  
    F22                                               0.000     5.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436     6.436 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.018     7.454    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.026     1.428 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355     2.783    design_1_i/CLK_AXI/CLK_COMMON/inst/delay_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     2.866 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout1_buf/O
                         net (fo=27, routed)          1.222     4.088    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/delay_clk
    SLICE_X2Y198         FDPE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg/C
                         clock pessimism             -0.534     3.553    
                         clock uncertainty           -0.083     3.470    
    SLICE_X2Y198         FDPE (Setup_fdpe_C_D)       -0.076     3.394    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg
  -------------------------------------------------------------------
                         required time                          3.394    
                         arrival time                           0.991    
  -------------------------------------------------------------------
                         slack                                  4.386    

Slack (MET) :             4.386ns  (required time - arrival time)
  Source:                 design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by delay_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg/D
                            (rising edge-triggered cell FDPE clocked by delay_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             delay_clk_design_1_CLK_COMMON_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (delay_clk_design_1_CLK_COMMON_0 rise@5.000ns - delay_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.236ns (51.819%)  route 0.219ns (48.181%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.989ns = ( 4.011 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.520ns
    Clock Pessimism Removal (CPR):    -0.530ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.150ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock delay_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.121     2.689    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.050    -4.361 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.465    -2.896    design_1_i/CLK_AXI/CLK_COMMON/inst/delay_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.093    -2.803 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout1_buf/O
                         net (fo=27, routed)          1.283    -1.520    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/delay_clk
    SLICE_X12Y234        FDPE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y234        FDPE (Prop_fdpe_C_Q)         0.236    -1.284 r  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg/Q
                         net (fo=1, routed)           0.219    -1.064    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2
    SLICE_X12Y234        FDPE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock delay_clk_design_1_CLK_COMMON_0 rise edge)
                                                      5.000     5.000 r  
    F22                                               0.000     5.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436     6.436 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.018     7.454    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.026     1.428 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355     2.783    design_1_i/CLK_AXI/CLK_COMMON/inst/delay_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     2.866 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout1_buf/O
                         net (fo=27, routed)          1.145     4.011    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/delay_clk
    SLICE_X12Y234        FDPE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg/C
                         clock pessimism             -0.530     3.480    
                         clock uncertainty           -0.083     3.397    
    SLICE_X12Y234        FDPE (Setup_fdpe_C_D)       -0.076     3.321    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg
  -------------------------------------------------------------------
                         required time                          3.321    
                         arrival time                           1.064    
  -------------------------------------------------------------------
                         slack                                  4.386    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d1_reg/C
                            (rising edge-triggered cell FDPE clocked by delay_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg/D
                            (rising edge-triggered cell FDPE clocked by delay_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             delay_clk_design_1_CLK_COMMON_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (delay_clk_design_1_CLK_COMMON_0 rise@0.000ns - delay_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.115ns
    Source Clock Delay      (SCD):    -0.255ns
    Clock Pessimism Removal (CPR):    0.141ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock delay_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.542     1.035    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.619    -1.584 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.574    -1.010    design_1_i/CLK_AXI/CLK_COMMON/inst/delay_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -0.984 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout1_buf/O
                         net (fo=27, routed)          0.729    -0.255    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/delay_clk
    SLICE_X153Y51        FDPE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y51        FDPE (Prop_fdpe_C_Q)         0.100    -0.155 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d1_reg/Q
                         net (fo=1, routed)           0.055    -0.101    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d1
    SLICE_X153Y51        FDPE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock delay_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.599     1.288    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.039    -1.751 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637    -1.114    design_1_i/CLK_AXI/CLK_COMMON/inst/delay_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030    -1.084 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout1_buf/O
                         net (fo=27, routed)          0.969    -0.115    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/delay_clk
    SLICE_X153Y51        FDPE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg/C
                         clock pessimism             -0.141    -0.255    
    SLICE_X153Y51        FDPE (Hold_fdpe_C_D)         0.047    -0.208    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg
  -------------------------------------------------------------------
                         required time                          0.208    
                         arrival time                          -0.101    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d1_reg/C
                            (rising edge-triggered cell FDPE clocked by delay_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg/D
                            (rising edge-triggered cell FDPE clocked by delay_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             delay_clk_design_1_CLK_COMMON_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (delay_clk_design_1_CLK_COMMON_0 rise@0.000ns - delay_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.188ns
    Source Clock Delay      (SCD):    -0.308ns
    Clock Pessimism Removal (CPR):    0.121ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock delay_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.542     1.035    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.619    -1.584 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.574    -1.010    design_1_i/CLK_AXI/CLK_COMMON/inst/delay_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -0.984 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout1_buf/O
                         net (fo=27, routed)          0.676    -0.308    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/delay_clk
    SLICE_X151Y104       FDPE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y104       FDPE (Prop_fdpe_C_Q)         0.100    -0.208 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d1_reg/Q
                         net (fo=1, routed)           0.055    -0.154    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d1
    SLICE_X151Y104       FDPE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock delay_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.599     1.288    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.039    -1.751 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637    -1.114    design_1_i/CLK_AXI/CLK_COMMON/inst/delay_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030    -1.084 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout1_buf/O
                         net (fo=27, routed)          0.896    -0.188    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/delay_clk
    SLICE_X151Y104       FDPE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg/C
                         clock pessimism             -0.121    -0.308    
    SLICE_X151Y104       FDPE (Hold_fdpe_C_D)         0.047    -0.261    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg
  -------------------------------------------------------------------
                         required time                          0.261    
                         arrival time                          -0.154    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d1_reg/C
                            (rising edge-triggered cell FDPE clocked by delay_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg/D
                            (rising edge-triggered cell FDPE clocked by delay_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             delay_clk_design_1_CLK_COMMON_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (delay_clk_design_1_CLK_COMMON_0 rise@0.000ns - delay_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        0.173ns  (logic 0.118ns (68.255%)  route 0.055ns (31.745%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.307ns
    Source Clock Delay      (SCD):    -0.411ns
    Clock Pessimism Removal (CPR):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock delay_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.542     1.035    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.619    -1.584 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.574    -1.010    design_1_i/CLK_AXI/CLK_COMMON/inst/delay_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -0.984 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout1_buf/O
                         net (fo=27, routed)          0.573    -0.411    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/delay_clk
    SLICE_X12Y234        FDPE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y234        FDPE (Prop_fdpe_C_Q)         0.118    -0.293 r  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d1_reg/Q
                         net (fo=1, routed)           0.055    -0.239    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d1
    SLICE_X12Y234        FDPE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock delay_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.599     1.288    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.039    -1.751 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637    -1.114    design_1_i/CLK_AXI/CLK_COMMON/inst/delay_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030    -1.084 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout1_buf/O
                         net (fo=27, routed)          0.777    -0.307    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/delay_clk
    SLICE_X12Y234        FDPE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg/C
                         clock pessimism             -0.105    -0.411    
    SLICE_X12Y234        FDPE (Hold_fdpe_C_D)         0.042    -0.369    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg
  -------------------------------------------------------------------
                         required time                          0.369    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d1_reg/C
                            (rising edge-triggered cell FDPE clocked by delay_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg/D
                            (rising edge-triggered cell FDPE clocked by delay_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             delay_clk_design_1_CLK_COMMON_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (delay_clk_design_1_CLK_COMMON_0 rise@0.000ns - delay_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        0.173ns  (logic 0.118ns (68.255%)  route 0.055ns (31.745%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.259ns
    Source Clock Delay      (SCD):    -0.359ns
    Clock Pessimism Removal (CPR):    0.101ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock delay_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.542     1.035    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.619    -1.584 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.574    -1.010    design_1_i/CLK_AXI/CLK_COMMON/inst/delay_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -0.984 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout1_buf/O
                         net (fo=27, routed)          0.625    -0.359    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/delay_clk
    SLICE_X2Y198         FDPE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y198         FDPE (Prop_fdpe_C_Q)         0.118    -0.241 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d1_reg/Q
                         net (fo=1, routed)           0.055    -0.187    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d1
    SLICE_X2Y198         FDPE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock delay_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.599     1.288    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.039    -1.751 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637    -1.114    design_1_i/CLK_AXI/CLK_COMMON/inst/delay_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030    -1.084 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout1_buf/O
                         net (fo=27, routed)          0.825    -0.259    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/delay_clk
    SLICE_X2Y198         FDPE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg/C
                         clock pessimism             -0.101    -0.359    
    SLICE_X2Y198         FDPE (Hold_fdpe_C_D)         0.042    -0.317    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg
  -------------------------------------------------------------------
                         required time                          0.317    
                         arrival time                          -0.187    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/idelayctrl_gen.reset_idelay_Ctrl_cdc_to_reg/C
                            (rising edge-triggered cell FDRE clocked by delay_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/idelayctrl_gen.reset_idelay_Ctrl_cdc_to1_reg/D
                            (rising edge-triggered cell FDRE clocked by delay_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             delay_clk_design_1_CLK_COMMON_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (delay_clk_design_1_CLK_COMMON_0 rise@0.000ns - delay_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        0.147ns  (logic 0.091ns (62.053%)  route 0.056ns (37.947%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.194ns
    Source Clock Delay      (SCD):    -0.312ns
    Clock Pessimism Removal (CPR):    0.119ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock delay_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.542     1.035    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.619    -1.584 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.574    -1.010    design_1_i/CLK_AXI/CLK_COMMON/inst/delay_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -0.984 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout1_buf/O
                         net (fo=27, routed)          0.672    -0.312    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/idelay_ref_clk
    SLICE_X0Y134         FDRE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/idelayctrl_gen.reset_idelay_Ctrl_cdc_to_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y134         FDRE (Prop_fdre_C_Q)         0.091    -0.221 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/idelayctrl_gen.reset_idelay_Ctrl_cdc_to_reg/Q
                         net (fo=1, routed)           0.056    -0.166    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_idelay_Ctrl_cdc_to
    SLICE_X0Y134         FDRE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/idelayctrl_gen.reset_idelay_Ctrl_cdc_to1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock delay_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.599     1.288    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.039    -1.751 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637    -1.114    design_1_i/CLK_AXI/CLK_COMMON/inst/delay_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030    -1.084 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout1_buf/O
                         net (fo=27, routed)          0.890    -0.194    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/idelay_ref_clk
    SLICE_X0Y134         FDRE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/idelayctrl_gen.reset_idelay_Ctrl_cdc_to1_reg/C
                         clock pessimism             -0.119    -0.312    
    SLICE_X0Y134         FDRE (Hold_fdre_C_D)        -0.006    -0.318    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/idelayctrl_gen.reset_idelay_Ctrl_cdc_to1_reg
  -------------------------------------------------------------------
                         required time                          0.318    
                         arrival time                          -0.166    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by delay_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg/D
                            (rising edge-triggered cell FDPE clocked by delay_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             delay_clk_design_1_CLK_COMMON_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (delay_clk_design_1_CLK_COMMON_0 rise@0.000ns - delay_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.091ns (46.112%)  route 0.106ns (53.888%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.115ns
    Source Clock Delay      (SCD):    -0.255ns
    Clock Pessimism Removal (CPR):    0.141ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock delay_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.542     1.035    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.619    -1.584 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.574    -1.010    design_1_i/CLK_AXI/CLK_COMMON/inst/delay_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -0.984 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout1_buf/O
                         net (fo=27, routed)          0.729    -0.255    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/delay_clk
    SLICE_X153Y51        FDPE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y51        FDPE (Prop_fdpe_C_Q)         0.091    -0.164 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg/Q
                         net (fo=1, routed)           0.106    -0.058    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2
    SLICE_X153Y51        FDPE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock delay_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.599     1.288    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.039    -1.751 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637    -1.114    design_1_i/CLK_AXI/CLK_COMMON/inst/delay_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030    -1.084 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout1_buf/O
                         net (fo=27, routed)          0.969    -0.115    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/delay_clk
    SLICE_X153Y51        FDPE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg/C
                         clock pessimism             -0.141    -0.255    
    SLICE_X153Y51        FDPE (Hold_fdpe_C_D)         0.006    -0.249    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg
  -------------------------------------------------------------------
                         required time                          0.249    
                         arrival time                          -0.058    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by delay_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg/D
                            (rising edge-triggered cell FDPE clocked by delay_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             delay_clk_design_1_CLK_COMMON_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (delay_clk_design_1_CLK_COMMON_0 rise@0.000ns - delay_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.091ns (46.112%)  route 0.106ns (53.888%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.188ns
    Source Clock Delay      (SCD):    -0.308ns
    Clock Pessimism Removal (CPR):    0.121ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock delay_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.542     1.035    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.619    -1.584 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.574    -1.010    design_1_i/CLK_AXI/CLK_COMMON/inst/delay_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -0.984 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout1_buf/O
                         net (fo=27, routed)          0.676    -0.308    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/delay_clk
    SLICE_X151Y104       FDPE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y104       FDPE (Prop_fdpe_C_Q)         0.091    -0.217 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg/Q
                         net (fo=1, routed)           0.106    -0.111    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2
    SLICE_X151Y104       FDPE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock delay_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.599     1.288    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.039    -1.751 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637    -1.114    design_1_i/CLK_AXI/CLK_COMMON/inst/delay_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030    -1.084 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout1_buf/O
                         net (fo=27, routed)          0.896    -0.188    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/delay_clk
    SLICE_X151Y104       FDPE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg/C
                         clock pessimism             -0.121    -0.308    
    SLICE_X151Y104       FDPE (Hold_fdpe_C_D)         0.006    -0.302    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg
  -------------------------------------------------------------------
                         required time                          0.302    
                         arrival time                          -0.111    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg/C
                            (rising edge-triggered cell FDPE clocked by delay_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_d_reg/D
                            (rising edge-triggered cell FDRE clocked by delay_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             delay_clk_design_1_CLK_COMMON_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (delay_clk_design_1_CLK_COMMON_0 rise@0.000ns - delay_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        0.214ns  (logic 0.107ns (50.071%)  route 0.107ns (49.929%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.259ns
    Source Clock Delay      (SCD):    -0.359ns
    Clock Pessimism Removal (CPR):    0.090ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock delay_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.542     1.035    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.619    -1.584 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.574    -1.010    design_1_i/CLK_AXI/CLK_COMMON/inst/delay_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -0.984 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout1_buf/O
                         net (fo=27, routed)          0.625    -0.359    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/delay_clk
    SLICE_X2Y198         FDPE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y198         FDPE (Prop_fdpe_C_Q)         0.107    -0.252 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg/Q
                         net (fo=1, routed)           0.107    -0.146    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync
    SLICE_X3Y198         FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock delay_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.599     1.288    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.039    -1.751 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637    -1.114    design_1_i/CLK_AXI/CLK_COMMON/inst/delay_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030    -1.084 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout1_buf/O
                         net (fo=27, routed)          0.825    -0.259    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/delay_clk
    SLICE_X3Y198         FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_d_reg/C
                         clock pessimism             -0.090    -0.348    
    SLICE_X3Y198         FDRE (Hold_fdre_C_D)         0.000    -0.348    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_d_reg
  -------------------------------------------------------------------
                         required time                          0.348    
                         arrival time                          -0.146    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by delay_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg/D
                            (rising edge-triggered cell FDPE clocked by delay_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             delay_clk_design_1_CLK_COMMON_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (delay_clk_design_1_CLK_COMMON_0 rise@0.000ns - delay_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        0.212ns  (logic 0.107ns (50.369%)  route 0.105ns (49.631%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.307ns
    Source Clock Delay      (SCD):    -0.411ns
    Clock Pessimism Removal (CPR):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock delay_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.542     1.035    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.619    -1.584 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.574    -1.010    design_1_i/CLK_AXI/CLK_COMMON/inst/delay_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -0.984 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout1_buf/O
                         net (fo=27, routed)          0.573    -0.411    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/delay_clk
    SLICE_X12Y234        FDPE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y234        FDPE (Prop_fdpe_C_Q)         0.107    -0.304 r  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg/Q
                         net (fo=1, routed)           0.105    -0.199    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2
    SLICE_X12Y234        FDPE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock delay_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.599     1.288    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.039    -1.751 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637    -1.114    design_1_i/CLK_AXI/CLK_COMMON/inst/delay_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030    -1.084 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout1_buf/O
                         net (fo=27, routed)          0.777    -0.307    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/delay_clk
    SLICE_X12Y234        FDPE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg/C
                         clock pessimism             -0.105    -0.411    
    SLICE_X12Y234        FDPE (Hold_fdpe_C_D)         0.002    -0.409    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg
  -------------------------------------------------------------------
                         required time                          0.409    
                         arrival time                          -0.199    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by delay_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg/D
                            (rising edge-triggered cell FDPE clocked by delay_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             delay_clk_design_1_CLK_COMMON_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (delay_clk_design_1_CLK_COMMON_0 rise@0.000ns - delay_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        0.212ns  (logic 0.107ns (50.369%)  route 0.105ns (49.631%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.259ns
    Source Clock Delay      (SCD):    -0.359ns
    Clock Pessimism Removal (CPR):    0.101ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock delay_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.542     1.035    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.619    -1.584 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.574    -1.010    design_1_i/CLK_AXI/CLK_COMMON/inst/delay_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026    -0.984 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout1_buf/O
                         net (fo=27, routed)          0.625    -0.359    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/delay_clk
    SLICE_X2Y198         FDPE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y198         FDPE (Prop_fdpe_C_Q)         0.107    -0.252 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg/Q
                         net (fo=1, routed)           0.105    -0.147    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2
    SLICE_X2Y198         FDPE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock delay_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.599     1.288    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.039    -1.751 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637    -1.114    design_1_i/CLK_AXI/CLK_COMMON/inst/delay_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030    -1.084 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout1_buf/O
                         net (fo=27, routed)          0.825    -0.259    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/delay_clk
    SLICE_X2Y198         FDPE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg/C
                         clock pessimism             -0.101    -0.359    
    SLICE_X2Y198         FDPE (Hold_fdpe_C_D)         0.002    -0.357    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg
  -------------------------------------------------------------------
                         required time                          0.357    
                         arrival time                          -0.147    
  -------------------------------------------------------------------
                         slack                                  0.210    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         delay_clk_design_1_CLK_COMMON_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK   n/a            2.438         5.000       2.562      IDELAYCTRL_X0Y3  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_rx_frame/i_delay_ctrl/REFCLK
Min Period        n/a     IDELAYCTRL/REFCLK   n/a            2.438         5.000       2.562      IDELAYCTRL_X1Y1  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_rx_frame/i_delay_ctrl/REFCLK
Min Period        n/a     IDELAYCTRL/REFCLK   n/a            2.438         5.000       2.562      IDELAYCTRL_X1Y2  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_rx_frame/i_delay_ctrl/REFCLK
Min Period        n/a     IDELAYCTRL/REFCLK   n/a            2.438         5.000       2.562      IDELAYCTRL_X0Y4  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_rx_frame/i_delay_ctrl/REFCLK
Min Period        n/a     IDELAYCTRL/REFCLK   n/a            2.438         5.000       2.562      IDELAYCTRL_X0Y2  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/idelayctrl_gen.IDELAYCTRL_inst/REFCLK
Min Period        n/a     BUFG/I              n/a            1.409         5.000       3.592      BUFGCTRL_X0Y5    design_1_i/CLK_AXI/CLK_COMMON/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.071         5.000       3.929      MMCME2_ADV_X0Y3  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDPE/C              n/a            0.750         5.000       4.250      SLICE_X2Y198     design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg/C
Min Period        n/a     FDPE/C              n/a            0.750         5.000       4.250      SLICE_X2Y198     design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg/C
Min Period        n/a     FDPE/C              n/a            0.750         5.000       4.250      SLICE_X153Y51    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg/C
Max Period        n/a     IDELAYCTRL/REFCLK   n/a            5.264         5.000       0.264      IDELAYCTRL_X0Y3  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_rx_frame/i_delay_ctrl/REFCLK
Max Period        n/a     IDELAYCTRL/REFCLK   n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y1  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_rx_frame/i_delay_ctrl/REFCLK
Max Period        n/a     IDELAYCTRL/REFCLK   n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y2  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_rx_frame/i_delay_ctrl/REFCLK
Max Period        n/a     IDELAYCTRL/REFCLK   n/a            5.264         5.000       0.264      IDELAYCTRL_X0Y4  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_rx_frame/i_delay_ctrl/REFCLK
Max Period        n/a     IDELAYCTRL/REFCLK   n/a            5.264         5.000       0.264      IDELAYCTRL_X0Y2  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/idelayctrl_gen.IDELAYCTRL_inst/REFCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       5.000       208.360    MMCME2_ADV_X0Y3  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDPE/C              n/a            0.400         2.500       2.100      SLICE_X151Y104   design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg/C
Low Pulse Width   Fast    FDPE/C              n/a            0.400         2.500       2.100      SLICE_X151Y104   design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg/C
Low Pulse Width   Fast    FDPE/C              n/a            0.400         2.500       2.100      SLICE_X12Y234    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg/C
Low Pulse Width   Fast    FDPE/C              n/a            0.400         2.500       2.100      SLICE_X12Y234    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         2.500       2.100      SLICE_X0Y134     design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/idelayctrl_gen.reset_idelay_Ctrl_cdc_to_reg/C
Low Pulse Width   Slow    FDPE/C              n/a            0.400         2.500       2.100      SLICE_X2Y198     design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg/C
Low Pulse Width   Slow    FDPE/C              n/a            0.400         2.500       2.100      SLICE_X2Y198     design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg/C
Low Pulse Width   Slow    FDPE/C              n/a            0.400         2.500       2.100      SLICE_X153Y51    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg/C
Low Pulse Width   Fast    FDPE/C              n/a            0.400         2.500       2.100      SLICE_X153Y51    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg/C
Low Pulse Width   Slow    FDPE/C              n/a            0.400         2.500       2.100      SLICE_X153Y51    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg/C
High Pulse Width  Slow    FDPE/C              n/a            0.350         2.500       2.150      SLICE_X2Y198     design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d1_reg/C
High Pulse Width  Slow    FDPE/C              n/a            0.350         2.500       2.150      SLICE_X2Y198     design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X3Y198     design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X3Y198     design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_d_reg/C
High Pulse Width  Slow    FDPE/C              n/a            0.350         2.500       2.150      SLICE_X2Y198     design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg/C
High Pulse Width  Slow    FDPE/C              n/a            0.350         2.500       2.150      SLICE_X153Y51    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d1_reg/C
High Pulse Width  Slow    FDPE/C              n/a            0.350         2.500       2.150      SLICE_X153Y51    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X149Y51    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X149Y51    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_d_reg/C
High Pulse Width  Slow    FDPE/C              n/a            0.350         2.500       2.150      SLICE_X153Y51    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  sample_rate_30_72_design_1_clk_DSP_0
  To Clock:  sample_rate_30_72_design_1_clk_DSP_0

Setup :            0  Failing Endpoints,  Worst Slack       22.646ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.032ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       11.276ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             22.646ns  (required time - arrival time)
  Source:                 design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_sub/prb_tsync_ram_sub_0/prb_data_reg_11/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Destination:            design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_sub/data_mx_i_1_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             sample_rate_30_72_design_1_clk_DSP_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.552ns  (sample_rate_30_72_design_1_clk_DSP_0 rise@32.552ns - sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns)
  Data Path Delay:        9.829ns  (logic 6.629ns (67.441%)  route 3.200ns (32.559%))
  Logic Levels:           7  (CARRY4=4 DSP48E1=2 LUT2=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.587ns = ( 31.965 - 32.552 ) 
    Source Clock Delay      (SCD):    -1.201ns
    Clock Pessimism Removal (CPR):    -0.653ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.081     2.649    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    -4.775 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    -2.971    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -2.878 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=55879, routed)       1.677    -1.201    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_sub/prb_tsync_ram_sub_0/clk
    RAMB36_X6Y10         RAMB36E1                                     r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_sub/prb_tsync_ram_sub_0/prb_data_reg_11/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X6Y10         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      1.800     0.599 r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_sub/prb_tsync_ram_sub_0/prb_data_reg_11/DOBDO[1]
                         net (fo=28, routed)          2.046     2.645    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_sub/pream_i_1[11]
    DSP48_X4Y10          DSP48E1 (Prop_dsp48e1_B[11]_P[23])
                                                      2.607     5.252 r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_sub/data_mx_i_15__0/P[23]
                         net (fo=2, routed)           0.447     5.700    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_sub/data_mx_i_14
    DSP48_X4Y11          DSP48E1 (Prop_dsp48e1_OPMODE[5]_P[7])
                                                      1.650     7.350 r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_sub/data_mx_i_12__0/P[7]
                         net (fo=2, routed)           0.707     8.056    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_sub/data_mx_i_110_in[1]
    SLICE_X118Y31        LUT2 (Prop_lut2_I0_O)        0.043     8.099 r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_sub/data_mx_i_1[3]_i_4/O
                         net (fo=1, routed)           0.000     8.099    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_sub/data_mx_i_1[3]_i_4_n_0
    SLICE_X118Y31        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     8.355 r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_sub/data_mx_i_1_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.355    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_sub/data_mx_i_1_reg[3]_i_1_n_0
    SLICE_X118Y32        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.409 r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_sub/data_mx_i_1_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.409    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_sub/data_mx_i_1_reg[7]_i_1_n_0
    SLICE_X118Y33        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.463 r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_sub/data_mx_i_1_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.463    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_sub/data_mx_i_1_reg[11]_i_1_n_0
    SLICE_X118Y34        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     8.628 r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_sub/data_mx_i_1_reg[15]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.628    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_sub/data_mx_i_10[13]
    SLICE_X118Y34        FDRE                                         r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_sub/data_mx_i_1_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                     32.552    32.552 r  
    F22                                               0.000    32.552 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000    32.552    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436    33.988 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.986    34.974    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.398    28.576 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    30.262    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    30.345 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=55879, routed)       1.620    31.965    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_sub/clk
    SLICE_X118Y34        FDRE                                         r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_sub/data_mx_i_1_reg[13]/C
                         clock pessimism             -0.653    31.311    
                         clock uncertainty           -0.113    31.199    
    SLICE_X118Y34        FDRE (Setup_fdre_C_D)        0.076    31.275    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_sub/data_mx_i_1_reg[13]
  -------------------------------------------------------------------
                         required time                         31.275    
                         arrival time                          -8.628    
  -------------------------------------------------------------------
                         slack                                 22.646    

Slack (MET) :             22.660ns  (required time - arrival time)
  Source:                 design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_sub/prb_tsync_ram_sub_0/prb_data_reg_11/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Destination:            design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_sub/data_mx_i_1_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             sample_rate_30_72_design_1_clk_DSP_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.552ns  (sample_rate_30_72_design_1_clk_DSP_0 rise@32.552ns - sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns)
  Data Path Delay:        9.815ns  (logic 6.615ns (67.395%)  route 3.200ns (32.605%))
  Logic Levels:           7  (CARRY4=4 DSP48E1=2 LUT2=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.587ns = ( 31.965 - 32.552 ) 
    Source Clock Delay      (SCD):    -1.201ns
    Clock Pessimism Removal (CPR):    -0.653ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.081     2.649    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    -4.775 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    -2.971    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -2.878 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=55879, routed)       1.677    -1.201    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_sub/prb_tsync_ram_sub_0/clk
    RAMB36_X6Y10         RAMB36E1                                     r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_sub/prb_tsync_ram_sub_0/prb_data_reg_11/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X6Y10         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      1.800     0.599 r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_sub/prb_tsync_ram_sub_0/prb_data_reg_11/DOBDO[1]
                         net (fo=28, routed)          2.046     2.645    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_sub/pream_i_1[11]
    DSP48_X4Y10          DSP48E1 (Prop_dsp48e1_B[11]_P[23])
                                                      2.607     5.252 r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_sub/data_mx_i_15__0/P[23]
                         net (fo=2, routed)           0.447     5.700    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_sub/data_mx_i_14
    DSP48_X4Y11          DSP48E1 (Prop_dsp48e1_OPMODE[5]_P[7])
                                                      1.650     7.350 r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_sub/data_mx_i_12__0/P[7]
                         net (fo=2, routed)           0.707     8.056    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_sub/data_mx_i_110_in[1]
    SLICE_X118Y31        LUT2 (Prop_lut2_I0_O)        0.043     8.099 r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_sub/data_mx_i_1[3]_i_4/O
                         net (fo=1, routed)           0.000     8.099    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_sub/data_mx_i_1[3]_i_4_n_0
    SLICE_X118Y31        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     8.355 r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_sub/data_mx_i_1_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.355    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_sub/data_mx_i_1_reg[3]_i_1_n_0
    SLICE_X118Y32        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.409 r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_sub/data_mx_i_1_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.409    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_sub/data_mx_i_1_reg[7]_i_1_n_0
    SLICE_X118Y33        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.463 r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_sub/data_mx_i_1_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.463    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_sub/data_mx_i_1_reg[11]_i_1_n_0
    SLICE_X118Y34        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.151     8.614 r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_sub/data_mx_i_1_reg[15]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.614    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_sub/data_mx_i_10[15]
    SLICE_X118Y34        FDRE                                         r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_sub/data_mx_i_1_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                     32.552    32.552 r  
    F22                                               0.000    32.552 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000    32.552    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436    33.988 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.986    34.974    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.398    28.576 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    30.262    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    30.345 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=55879, routed)       1.620    31.965    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_sub/clk
    SLICE_X118Y34        FDRE                                         r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_sub/data_mx_i_1_reg[15]/C
                         clock pessimism             -0.653    31.311    
                         clock uncertainty           -0.113    31.199    
    SLICE_X118Y34        FDRE (Setup_fdre_C_D)        0.076    31.275    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_sub/data_mx_i_1_reg[15]
  -------------------------------------------------------------------
                         required time                         31.275    
                         arrival time                          -8.614    
  -------------------------------------------------------------------
                         slack                                 22.660    

Slack (MET) :             22.699ns  (required time - arrival time)
  Source:                 design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_sub/prb_tsync_ram_sub_0/prb_data_reg_11/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Destination:            design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_sub/data_mx_i_1_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             sample_rate_30_72_design_1_clk_DSP_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.552ns  (sample_rate_30_72_design_1_clk_DSP_0 rise@32.552ns - sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns)
  Data Path Delay:        9.776ns  (logic 6.576ns (67.265%)  route 3.200ns (32.735%))
  Logic Levels:           7  (CARRY4=4 DSP48E1=2 LUT2=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.587ns = ( 31.965 - 32.552 ) 
    Source Clock Delay      (SCD):    -1.201ns
    Clock Pessimism Removal (CPR):    -0.653ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.081     2.649    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    -4.775 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    -2.971    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -2.878 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=55879, routed)       1.677    -1.201    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_sub/prb_tsync_ram_sub_0/clk
    RAMB36_X6Y10         RAMB36E1                                     r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_sub/prb_tsync_ram_sub_0/prb_data_reg_11/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X6Y10         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      1.800     0.599 r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_sub/prb_tsync_ram_sub_0/prb_data_reg_11/DOBDO[1]
                         net (fo=28, routed)          2.046     2.645    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_sub/pream_i_1[11]
    DSP48_X4Y10          DSP48E1 (Prop_dsp48e1_B[11]_P[23])
                                                      2.607     5.252 r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_sub/data_mx_i_15__0/P[23]
                         net (fo=2, routed)           0.447     5.700    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_sub/data_mx_i_14
    DSP48_X4Y11          DSP48E1 (Prop_dsp48e1_OPMODE[5]_P[7])
                                                      1.650     7.350 r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_sub/data_mx_i_12__0/P[7]
                         net (fo=2, routed)           0.707     8.056    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_sub/data_mx_i_110_in[1]
    SLICE_X118Y31        LUT2 (Prop_lut2_I0_O)        0.043     8.099 r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_sub/data_mx_i_1[3]_i_4/O
                         net (fo=1, routed)           0.000     8.099    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_sub/data_mx_i_1[3]_i_4_n_0
    SLICE_X118Y31        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     8.355 r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_sub/data_mx_i_1_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.355    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_sub/data_mx_i_1_reg[3]_i_1_n_0
    SLICE_X118Y32        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.409 r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_sub/data_mx_i_1_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.409    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_sub/data_mx_i_1_reg[7]_i_1_n_0
    SLICE_X118Y33        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.463 r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_sub/data_mx_i_1_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.463    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_sub/data_mx_i_1_reg[11]_i_1_n_0
    SLICE_X118Y34        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.112     8.575 r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_sub/data_mx_i_1_reg[15]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.575    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_sub/data_mx_i_10[14]
    SLICE_X118Y34        FDRE                                         r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_sub/data_mx_i_1_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                     32.552    32.552 r  
    F22                                               0.000    32.552 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000    32.552    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436    33.988 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.986    34.974    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.398    28.576 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    30.262    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    30.345 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=55879, routed)       1.620    31.965    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_sub/clk
    SLICE_X118Y34        FDRE                                         r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_sub/data_mx_i_1_reg[14]/C
                         clock pessimism             -0.653    31.311    
                         clock uncertainty           -0.113    31.199    
    SLICE_X118Y34        FDRE (Setup_fdre_C_D)        0.076    31.275    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_sub/data_mx_i_1_reg[14]
  -------------------------------------------------------------------
                         required time                         31.275    
                         arrival time                          -8.575    
  -------------------------------------------------------------------
                         slack                                 22.699    

Slack (MET) :             22.699ns  (required time - arrival time)
  Source:                 design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_sub/prb_tsync_ram_sub_0/prb_data_reg_11/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Destination:            design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_sub/data_mx_i_1_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             sample_rate_30_72_design_1_clk_DSP_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.552ns  (sample_rate_30_72_design_1_clk_DSP_0 rise@32.552ns - sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns)
  Data Path Delay:        9.775ns  (logic 6.575ns (67.261%)  route 3.200ns (32.739%))
  Logic Levels:           6  (CARRY4=3 DSP48E1=2 LUT2=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.588ns = ( 31.964 - 32.552 ) 
    Source Clock Delay      (SCD):    -1.201ns
    Clock Pessimism Removal (CPR):    -0.653ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.081     2.649    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    -4.775 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    -2.971    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -2.878 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=55879, routed)       1.677    -1.201    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_sub/prb_tsync_ram_sub_0/clk
    RAMB36_X6Y10         RAMB36E1                                     r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_sub/prb_tsync_ram_sub_0/prb_data_reg_11/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X6Y10         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      1.800     0.599 r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_sub/prb_tsync_ram_sub_0/prb_data_reg_11/DOBDO[1]
                         net (fo=28, routed)          2.046     2.645    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_sub/pream_i_1[11]
    DSP48_X4Y10          DSP48E1 (Prop_dsp48e1_B[11]_P[23])
                                                      2.607     5.252 r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_sub/data_mx_i_15__0/P[23]
                         net (fo=2, routed)           0.447     5.700    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_sub/data_mx_i_14
    DSP48_X4Y11          DSP48E1 (Prop_dsp48e1_OPMODE[5]_P[7])
                                                      1.650     7.350 r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_sub/data_mx_i_12__0/P[7]
                         net (fo=2, routed)           0.707     8.056    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_sub/data_mx_i_110_in[1]
    SLICE_X118Y31        LUT2 (Prop_lut2_I0_O)        0.043     8.099 r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_sub/data_mx_i_1[3]_i_4/O
                         net (fo=1, routed)           0.000     8.099    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_sub/data_mx_i_1[3]_i_4_n_0
    SLICE_X118Y31        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     8.355 r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_sub/data_mx_i_1_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.355    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_sub/data_mx_i_1_reg[3]_i_1_n_0
    SLICE_X118Y32        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.409 r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_sub/data_mx_i_1_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.409    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_sub/data_mx_i_1_reg[7]_i_1_n_0
    SLICE_X118Y33        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     8.574 r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_sub/data_mx_i_1_reg[11]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.574    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_sub/data_mx_i_10[9]
    SLICE_X118Y33        FDRE                                         r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_sub/data_mx_i_1_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                     32.552    32.552 r  
    F22                                               0.000    32.552 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000    32.552    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436    33.988 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.986    34.974    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.398    28.576 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    30.262    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    30.345 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=55879, routed)       1.619    31.964    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_sub/clk
    SLICE_X118Y33        FDRE                                         r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_sub/data_mx_i_1_reg[9]/C
                         clock pessimism             -0.653    31.310    
                         clock uncertainty           -0.113    31.198    
    SLICE_X118Y33        FDRE (Setup_fdre_C_D)        0.076    31.274    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_sub/data_mx_i_1_reg[9]
  -------------------------------------------------------------------
                         required time                         31.274    
                         arrival time                          -8.574    
  -------------------------------------------------------------------
                         slack                                 22.699    

Slack (MET) :             22.703ns  (required time - arrival time)
  Source:                 design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_sub/prb_tsync_ram_sub_0/prb_data_reg_11/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Destination:            design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_sub/data_mx_i_1_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             sample_rate_30_72_design_1_clk_DSP_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.552ns  (sample_rate_30_72_design_1_clk_DSP_0 rise@32.552ns - sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns)
  Data Path Delay:        9.772ns  (logic 6.572ns (67.251%)  route 3.200ns (32.749%))
  Logic Levels:           7  (CARRY4=4 DSP48E1=2 LUT2=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.587ns = ( 31.965 - 32.552 ) 
    Source Clock Delay      (SCD):    -1.201ns
    Clock Pessimism Removal (CPR):    -0.653ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.081     2.649    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    -4.775 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    -2.971    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -2.878 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=55879, routed)       1.677    -1.201    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_sub/prb_tsync_ram_sub_0/clk
    RAMB36_X6Y10         RAMB36E1                                     r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_sub/prb_tsync_ram_sub_0/prb_data_reg_11/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X6Y10         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      1.800     0.599 r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_sub/prb_tsync_ram_sub_0/prb_data_reg_11/DOBDO[1]
                         net (fo=28, routed)          2.046     2.645    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_sub/pream_i_1[11]
    DSP48_X4Y10          DSP48E1 (Prop_dsp48e1_B[11]_P[23])
                                                      2.607     5.252 r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_sub/data_mx_i_15__0/P[23]
                         net (fo=2, routed)           0.447     5.700    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_sub/data_mx_i_14
    DSP48_X4Y11          DSP48E1 (Prop_dsp48e1_OPMODE[5]_P[7])
                                                      1.650     7.350 r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_sub/data_mx_i_12__0/P[7]
                         net (fo=2, routed)           0.707     8.056    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_sub/data_mx_i_110_in[1]
    SLICE_X118Y31        LUT2 (Prop_lut2_I0_O)        0.043     8.099 r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_sub/data_mx_i_1[3]_i_4/O
                         net (fo=1, routed)           0.000     8.099    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_sub/data_mx_i_1[3]_i_4_n_0
    SLICE_X118Y31        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     8.355 r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_sub/data_mx_i_1_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.355    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_sub/data_mx_i_1_reg[3]_i_1_n_0
    SLICE_X118Y32        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.409 r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_sub/data_mx_i_1_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.409    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_sub/data_mx_i_1_reg[7]_i_1_n_0
    SLICE_X118Y33        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.463 r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_sub/data_mx_i_1_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.463    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_sub/data_mx_i_1_reg[11]_i_1_n_0
    SLICE_X118Y34        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108     8.571 r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_sub/data_mx_i_1_reg[15]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.571    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_sub/data_mx_i_10[12]
    SLICE_X118Y34        FDRE                                         r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_sub/data_mx_i_1_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                     32.552    32.552 r  
    F22                                               0.000    32.552 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000    32.552    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436    33.988 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.986    34.974    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.398    28.576 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    30.262    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    30.345 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=55879, routed)       1.620    31.965    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_sub/clk
    SLICE_X118Y34        FDRE                                         r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_sub/data_mx_i_1_reg[12]/C
                         clock pessimism             -0.653    31.311    
                         clock uncertainty           -0.113    31.199    
    SLICE_X118Y34        FDRE (Setup_fdre_C_D)        0.076    31.275    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_sub/data_mx_i_1_reg[12]
  -------------------------------------------------------------------
                         required time                         31.275    
                         arrival time                          -8.571    
  -------------------------------------------------------------------
                         slack                                 22.703    

Slack (MET) :             22.713ns  (required time - arrival time)
  Source:                 design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_sub/prb_tsync_ram_sub_0/prb_data_reg_11/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Destination:            design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_sub/data_mx_i_1_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             sample_rate_30_72_design_1_clk_DSP_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.552ns  (sample_rate_30_72_design_1_clk_DSP_0 rise@32.552ns - sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns)
  Data Path Delay:        9.761ns  (logic 6.561ns (67.214%)  route 3.200ns (32.786%))
  Logic Levels:           6  (CARRY4=3 DSP48E1=2 LUT2=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.588ns = ( 31.964 - 32.552 ) 
    Source Clock Delay      (SCD):    -1.201ns
    Clock Pessimism Removal (CPR):    -0.653ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.081     2.649    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    -4.775 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    -2.971    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -2.878 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=55879, routed)       1.677    -1.201    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_sub/prb_tsync_ram_sub_0/clk
    RAMB36_X6Y10         RAMB36E1                                     r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_sub/prb_tsync_ram_sub_0/prb_data_reg_11/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X6Y10         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      1.800     0.599 r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_sub/prb_tsync_ram_sub_0/prb_data_reg_11/DOBDO[1]
                         net (fo=28, routed)          2.046     2.645    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_sub/pream_i_1[11]
    DSP48_X4Y10          DSP48E1 (Prop_dsp48e1_B[11]_P[23])
                                                      2.607     5.252 r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_sub/data_mx_i_15__0/P[23]
                         net (fo=2, routed)           0.447     5.700    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_sub/data_mx_i_14
    DSP48_X4Y11          DSP48E1 (Prop_dsp48e1_OPMODE[5]_P[7])
                                                      1.650     7.350 r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_sub/data_mx_i_12__0/P[7]
                         net (fo=2, routed)           0.707     8.056    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_sub/data_mx_i_110_in[1]
    SLICE_X118Y31        LUT2 (Prop_lut2_I0_O)        0.043     8.099 r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_sub/data_mx_i_1[3]_i_4/O
                         net (fo=1, routed)           0.000     8.099    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_sub/data_mx_i_1[3]_i_4_n_0
    SLICE_X118Y31        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     8.355 r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_sub/data_mx_i_1_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.355    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_sub/data_mx_i_1_reg[3]_i_1_n_0
    SLICE_X118Y32        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.409 r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_sub/data_mx_i_1_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.409    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_sub/data_mx_i_1_reg[7]_i_1_n_0
    SLICE_X118Y33        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.151     8.560 r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_sub/data_mx_i_1_reg[11]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.560    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_sub/data_mx_i_10[11]
    SLICE_X118Y33        FDRE                                         r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_sub/data_mx_i_1_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                     32.552    32.552 r  
    F22                                               0.000    32.552 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000    32.552    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436    33.988 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.986    34.974    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.398    28.576 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    30.262    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    30.345 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=55879, routed)       1.619    31.964    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_sub/clk
    SLICE_X118Y33        FDRE                                         r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_sub/data_mx_i_1_reg[11]/C
                         clock pessimism             -0.653    31.310    
                         clock uncertainty           -0.113    31.198    
    SLICE_X118Y33        FDRE (Setup_fdre_C_D)        0.076    31.274    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_sub/data_mx_i_1_reg[11]
  -------------------------------------------------------------------
                         required time                         31.274    
                         arrival time                          -8.560    
  -------------------------------------------------------------------
                         slack                                 22.713    

Slack (MET) :             22.752ns  (required time - arrival time)
  Source:                 design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_sub/prb_tsync_ram_sub_0/prb_data_reg_11/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Destination:            design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_sub/data_mx_i_1_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             sample_rate_30_72_design_1_clk_DSP_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.552ns  (sample_rate_30_72_design_1_clk_DSP_0 rise@32.552ns - sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns)
  Data Path Delay:        9.722ns  (logic 6.522ns (67.083%)  route 3.200ns (32.917%))
  Logic Levels:           6  (CARRY4=3 DSP48E1=2 LUT2=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.588ns = ( 31.964 - 32.552 ) 
    Source Clock Delay      (SCD):    -1.201ns
    Clock Pessimism Removal (CPR):    -0.653ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.081     2.649    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    -4.775 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    -2.971    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -2.878 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=55879, routed)       1.677    -1.201    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_sub/prb_tsync_ram_sub_0/clk
    RAMB36_X6Y10         RAMB36E1                                     r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_sub/prb_tsync_ram_sub_0/prb_data_reg_11/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X6Y10         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      1.800     0.599 r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_sub/prb_tsync_ram_sub_0/prb_data_reg_11/DOBDO[1]
                         net (fo=28, routed)          2.046     2.645    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_sub/pream_i_1[11]
    DSP48_X4Y10          DSP48E1 (Prop_dsp48e1_B[11]_P[23])
                                                      2.607     5.252 r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_sub/data_mx_i_15__0/P[23]
                         net (fo=2, routed)           0.447     5.700    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_sub/data_mx_i_14
    DSP48_X4Y11          DSP48E1 (Prop_dsp48e1_OPMODE[5]_P[7])
                                                      1.650     7.350 r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_sub/data_mx_i_12__0/P[7]
                         net (fo=2, routed)           0.707     8.056    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_sub/data_mx_i_110_in[1]
    SLICE_X118Y31        LUT2 (Prop_lut2_I0_O)        0.043     8.099 r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_sub/data_mx_i_1[3]_i_4/O
                         net (fo=1, routed)           0.000     8.099    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_sub/data_mx_i_1[3]_i_4_n_0
    SLICE_X118Y31        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     8.355 r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_sub/data_mx_i_1_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.355    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_sub/data_mx_i_1_reg[3]_i_1_n_0
    SLICE_X118Y32        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.409 r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_sub/data_mx_i_1_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.409    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_sub/data_mx_i_1_reg[7]_i_1_n_0
    SLICE_X118Y33        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.112     8.521 r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_sub/data_mx_i_1_reg[11]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.521    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_sub/data_mx_i_10[10]
    SLICE_X118Y33        FDRE                                         r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_sub/data_mx_i_1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                     32.552    32.552 r  
    F22                                               0.000    32.552 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000    32.552    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436    33.988 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.986    34.974    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.398    28.576 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    30.262    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    30.345 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=55879, routed)       1.619    31.964    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_sub/clk
    SLICE_X118Y33        FDRE                                         r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_sub/data_mx_i_1_reg[10]/C
                         clock pessimism             -0.653    31.310    
                         clock uncertainty           -0.113    31.198    
    SLICE_X118Y33        FDRE (Setup_fdre_C_D)        0.076    31.274    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_sub/data_mx_i_1_reg[10]
  -------------------------------------------------------------------
                         required time                         31.274    
                         arrival time                          -8.521    
  -------------------------------------------------------------------
                         slack                                 22.752    

Slack (MET) :             22.752ns  (required time - arrival time)
  Source:                 design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_sub/prb_tsync_ram_sub_0/prb_data_reg_11/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Destination:            design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_sub/data_mx_i_1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             sample_rate_30_72_design_1_clk_DSP_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.552ns  (sample_rate_30_72_design_1_clk_DSP_0 rise@32.552ns - sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns)
  Data Path Delay:        9.721ns  (logic 6.521ns (67.079%)  route 3.200ns (32.921%))
  Logic Levels:           5  (CARRY4=2 DSP48E1=2 LUT2=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.589ns = ( 31.963 - 32.552 ) 
    Source Clock Delay      (SCD):    -1.201ns
    Clock Pessimism Removal (CPR):    -0.653ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.081     2.649    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    -4.775 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    -2.971    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -2.878 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=55879, routed)       1.677    -1.201    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_sub/prb_tsync_ram_sub_0/clk
    RAMB36_X6Y10         RAMB36E1                                     r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_sub/prb_tsync_ram_sub_0/prb_data_reg_11/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X6Y10         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      1.800     0.599 r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_sub/prb_tsync_ram_sub_0/prb_data_reg_11/DOBDO[1]
                         net (fo=28, routed)          2.046     2.645    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_sub/pream_i_1[11]
    DSP48_X4Y10          DSP48E1 (Prop_dsp48e1_B[11]_P[23])
                                                      2.607     5.252 r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_sub/data_mx_i_15__0/P[23]
                         net (fo=2, routed)           0.447     5.700    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_sub/data_mx_i_14
    DSP48_X4Y11          DSP48E1 (Prop_dsp48e1_OPMODE[5]_P[7])
                                                      1.650     7.350 r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_sub/data_mx_i_12__0/P[7]
                         net (fo=2, routed)           0.707     8.056    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_sub/data_mx_i_110_in[1]
    SLICE_X118Y31        LUT2 (Prop_lut2_I0_O)        0.043     8.099 r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_sub/data_mx_i_1[3]_i_4/O
                         net (fo=1, routed)           0.000     8.099    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_sub/data_mx_i_1[3]_i_4_n_0
    SLICE_X118Y31        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     8.355 r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_sub/data_mx_i_1_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.355    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_sub/data_mx_i_1_reg[3]_i_1_n_0
    SLICE_X118Y32        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     8.520 r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_sub/data_mx_i_1_reg[7]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.520    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_sub/data_mx_i_10[5]
    SLICE_X118Y32        FDRE                                         r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_sub/data_mx_i_1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                     32.552    32.552 r  
    F22                                               0.000    32.552 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000    32.552    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436    33.988 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.986    34.974    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.398    28.576 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    30.262    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    30.345 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=55879, routed)       1.618    31.963    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_sub/clk
    SLICE_X118Y32        FDRE                                         r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_sub/data_mx_i_1_reg[5]/C
                         clock pessimism             -0.653    31.309    
                         clock uncertainty           -0.113    31.197    
    SLICE_X118Y32        FDRE (Setup_fdre_C_D)        0.076    31.273    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_sub/data_mx_i_1_reg[5]
  -------------------------------------------------------------------
                         required time                         31.273    
                         arrival time                          -8.520    
  -------------------------------------------------------------------
                         slack                                 22.752    

Slack (MET) :             22.756ns  (required time - arrival time)
  Source:                 design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_sub/prb_tsync_ram_sub_0/prb_data_reg_11/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Destination:            design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_sub/data_mx_i_1_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             sample_rate_30_72_design_1_clk_DSP_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.552ns  (sample_rate_30_72_design_1_clk_DSP_0 rise@32.552ns - sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns)
  Data Path Delay:        9.718ns  (logic 6.518ns (67.069%)  route 3.200ns (32.931%))
  Logic Levels:           6  (CARRY4=3 DSP48E1=2 LUT2=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.588ns = ( 31.964 - 32.552 ) 
    Source Clock Delay      (SCD):    -1.201ns
    Clock Pessimism Removal (CPR):    -0.653ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.081     2.649    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    -4.775 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    -2.971    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -2.878 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=55879, routed)       1.677    -1.201    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_sub/prb_tsync_ram_sub_0/clk
    RAMB36_X6Y10         RAMB36E1                                     r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_sub/prb_tsync_ram_sub_0/prb_data_reg_11/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X6Y10         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      1.800     0.599 r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_sub/prb_tsync_ram_sub_0/prb_data_reg_11/DOBDO[1]
                         net (fo=28, routed)          2.046     2.645    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_sub/pream_i_1[11]
    DSP48_X4Y10          DSP48E1 (Prop_dsp48e1_B[11]_P[23])
                                                      2.607     5.252 r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_sub/data_mx_i_15__0/P[23]
                         net (fo=2, routed)           0.447     5.700    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_sub/data_mx_i_14
    DSP48_X4Y11          DSP48E1 (Prop_dsp48e1_OPMODE[5]_P[7])
                                                      1.650     7.350 r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_sub/data_mx_i_12__0/P[7]
                         net (fo=2, routed)           0.707     8.056    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_sub/data_mx_i_110_in[1]
    SLICE_X118Y31        LUT2 (Prop_lut2_I0_O)        0.043     8.099 r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_sub/data_mx_i_1[3]_i_4/O
                         net (fo=1, routed)           0.000     8.099    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_sub/data_mx_i_1[3]_i_4_n_0
    SLICE_X118Y31        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     8.355 r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_sub/data_mx_i_1_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.355    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_sub/data_mx_i_1_reg[3]_i_1_n_0
    SLICE_X118Y32        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     8.409 r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_sub/data_mx_i_1_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.409    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_sub/data_mx_i_1_reg[7]_i_1_n_0
    SLICE_X118Y33        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108     8.517 r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_sub/data_mx_i_1_reg[11]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.517    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_sub/data_mx_i_10[8]
    SLICE_X118Y33        FDRE                                         r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_sub/data_mx_i_1_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                     32.552    32.552 r  
    F22                                               0.000    32.552 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000    32.552    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436    33.988 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.986    34.974    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.398    28.576 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    30.262    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    30.345 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=55879, routed)       1.619    31.964    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_sub/clk
    SLICE_X118Y33        FDRE                                         r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_sub/data_mx_i_1_reg[8]/C
                         clock pessimism             -0.653    31.310    
                         clock uncertainty           -0.113    31.198    
    SLICE_X118Y33        FDRE (Setup_fdre_C_D)        0.076    31.274    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_sub/data_mx_i_1_reg[8]
  -------------------------------------------------------------------
                         required time                         31.274    
                         arrival time                          -8.517    
  -------------------------------------------------------------------
                         slack                                 22.756    

Slack (MET) :             22.766ns  (required time - arrival time)
  Source:                 design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_sub/prb_tsync_ram_sub_0/prb_data_reg_11/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Destination:            design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_sub/data_mx_i_1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             sample_rate_30_72_design_1_clk_DSP_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            32.552ns  (sample_rate_30_72_design_1_clk_DSP_0 rise@32.552ns - sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns)
  Data Path Delay:        9.707ns  (logic 6.507ns (67.032%)  route 3.200ns (32.968%))
  Logic Levels:           5  (CARRY4=2 DSP48E1=2 LUT2=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.589ns = ( 31.963 - 32.552 ) 
    Source Clock Delay      (SCD):    -1.201ns
    Clock Pessimism Removal (CPR):    -0.653ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.081     2.649    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    -4.775 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    -2.971    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -2.878 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=55879, routed)       1.677    -1.201    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_sub/prb_tsync_ram_sub_0/clk
    RAMB36_X6Y10         RAMB36E1                                     r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_sub/prb_tsync_ram_sub_0/prb_data_reg_11/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X6Y10         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[1])
                                                      1.800     0.599 r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_sub/prb_tsync_ram_sub_0/prb_data_reg_11/DOBDO[1]
                         net (fo=28, routed)          2.046     2.645    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_sub/pream_i_1[11]
    DSP48_X4Y10          DSP48E1 (Prop_dsp48e1_B[11]_P[23])
                                                      2.607     5.252 r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_sub/data_mx_i_15__0/P[23]
                         net (fo=2, routed)           0.447     5.700    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_sub/data_mx_i_14
    DSP48_X4Y11          DSP48E1 (Prop_dsp48e1_OPMODE[5]_P[7])
                                                      1.650     7.350 r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_sub/data_mx_i_12__0/P[7]
                         net (fo=2, routed)           0.707     8.056    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_sub/data_mx_i_110_in[1]
    SLICE_X118Y31        LUT2 (Prop_lut2_I0_O)        0.043     8.099 r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_sub/data_mx_i_1[3]_i_4/O
                         net (fo=1, routed)           0.000     8.099    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_sub/data_mx_i_1[3]_i_4_n_0
    SLICE_X118Y31        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256     8.355 r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_sub/data_mx_i_1_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.355    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_sub/data_mx_i_1_reg[3]_i_1_n_0
    SLICE_X118Y32        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.151     8.506 r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_sub/data_mx_i_1_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.506    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_sub/data_mx_i_10[7]
    SLICE_X118Y32        FDRE                                         r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_sub/data_mx_i_1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                     32.552    32.552 r  
    F22                                               0.000    32.552 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000    32.552    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436    33.988 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.986    34.974    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.398    28.576 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    30.262    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    30.345 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=55879, routed)       1.618    31.963    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_sub/clk
    SLICE_X118Y32        FDRE                                         r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_sub/data_mx_i_1_reg[7]/C
                         clock pessimism             -0.653    31.309    
                         clock uncertainty           -0.113    31.197    
    SLICE_X118Y32        FDRE (Setup_fdre_C_D)        0.076    31.273    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_sub/data_mx_i_1_reg[7]
  -------------------------------------------------------------------
                         required time                         31.273    
                         arrival time                          -8.506    
  -------------------------------------------------------------------
                         slack                                 22.766    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s1/ifft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/unscaling_reg.scale_out_im_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Destination:            design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s1/ifft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/rounding.ROUND_1/reg_gate.delay_d_2/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[8].i_srl16e0/D
                            (rising edge-triggered cell SRL16E clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             sample_rate_30_72_design_1_clk_DSP_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns - sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns)
  Data Path Delay:        0.201ns  (logic 0.100ns (49.762%)  route 0.101ns (50.238%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.273ns
    Source Clock Delay      (SCD):    -0.392ns
    Clock Pessimism Removal (CPR):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.503     0.996    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -1.837 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.076    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=55879, routed)       0.658    -0.392    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s1/ifft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/aclk
    SLICE_X111Y62        FDRE                                         r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s1/ifft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/unscaling_reg.scale_out_im_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y62        FDRE (Prop_fdre_C_Q)         0.100    -0.292 r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s1/ifft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/unscaling_reg.scale_out_im_reg[21]/Q
                         net (fo=2, routed)           0.101    -0.191    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s1/ifft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/rounding.ROUND_1/reg_gate.delay_d_2/scale_out_im[15]
    SLICE_X110Y61        SRL16E                                       r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s1/ifft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/rounding.ROUND_1/reg_gate.delay_d_2/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[8].i_srl16e0/D
  -------------------------------------------------------------------    -------------------

                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.553     1.242    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.270    -2.028 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.826    -1.202    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.172 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=55879, routed)       0.899    -0.273    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s1/ifft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/rounding.ROUND_1/reg_gate.delay_d_2/aclk
    SLICE_X110Y61        SRL16E                                       r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s1/ifft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/rounding.ROUND_1/reg_gate.delay_d_2/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[8].i_srl16e0/CLK
                         clock pessimism             -0.105    -0.377    
    SLICE_X110Y61        SRL16E (Hold_srl16e_CLK_D)
                                                      0.154    -0.223    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s1/ifft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/rounding.ROUND_1/reg_gate.delay_d_2/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[8].i_srl16e0
  -------------------------------------------------------------------
                         required time                          0.223    
                         arrival time                          -0.191    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s1/ifft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/rounding.ROUND_1/gated_incr_regs[6].ff/C
                            (rising edge-triggered cell FDRE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Destination:            design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s1/ifft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_im/slicel_slicem_implementation.delay_line/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_srl16e0/D
                            (rising edge-triggered cell SRL16E clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             sample_rate_30_72_design_1_clk_DSP_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns - sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.100ns (49.220%)  route 0.103ns (50.780%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.276ns
    Source Clock Delay      (SCD):    -0.393ns
    Clock Pessimism Removal (CPR):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.503     0.996    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -1.837 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.076    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=55879, routed)       0.657    -0.393    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s1/ifft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/rounding.ROUND_1/aclk
    SLICE_X111Y64        FDRE                                         r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s1/ifft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/rounding.ROUND_1/gated_incr_regs[6].ff/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y64        FDRE (Prop_fdre_C_Q)         0.100    -0.293 r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s1/ifft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/rounding.ROUND_1/gated_incr_regs[6].ff/Q
                         net (fo=2, routed)           0.103    -0.190    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s1/ifft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_im/slicel_slicem_implementation.delay_line/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[10].i_fdre1_0[6]
    SLICE_X110Y63        SRL16E                                       r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s1/ifft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_im/slicel_slicem_implementation.delay_line/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_srl16e0/D
  -------------------------------------------------------------------    -------------------

                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.553     1.242    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.270    -2.028 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.826    -1.202    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.172 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=55879, routed)       0.896    -0.276    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s1/ifft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_im/slicel_slicem_implementation.delay_line/aclk
    SLICE_X110Y63        SRL16E                                       r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s1/ifft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_im/slicel_slicem_implementation.delay_line/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_srl16e0/CLK
                         clock pessimism             -0.105    -0.380    
    SLICE_X110Y63        SRL16E (Hold_srl16e_CLK_D)
                                                      0.154    -0.226    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s1/ifft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FB_1.BF_1/mem_mux_and_reg_upper_im/slicel_slicem_implementation.delay_line/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_srl16e0
  -------------------------------------------------------------------
                         required time                          0.226    
                         arrival time                          -0.190    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 design_1_i/modem_0/inst/modem_tx/TX_phy_sub/ifft_sub/xilinx_ifft_sub/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/FB_1.BF_1/BTFLY0/logic_bfly_byp.add_r/adder/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Destination:            design_1_i/modem_0/inst/modem_tx/TX_phy_sub/ifft_sub/xilinx_ifft_sub/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_re/slicel_slicem_implementation.delay_line/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_srl16e0/D
                            (rising edge-triggered cell SRL16E clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             sample_rate_30_72_design_1_clk_DSP_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns - sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.100ns (49.191%)  route 0.103ns (50.809%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.182ns
    Source Clock Delay      (SCD):    -0.319ns
    Clock Pessimism Removal (CPR):    0.125ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.503     0.996    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -1.837 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.076    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=55879, routed)       0.731    -0.319    design_1_i/modem_0/inst/modem_tx/TX_phy_sub/ifft_sub/xilinx_ifft_sub/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/FB_1.BF_1/BTFLY0/logic_bfly_byp.add_r/adder/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X123Y22        FDRE                                         r  design_1_i/modem_0/inst/modem_tx/TX_phy_sub/ifft_sub/xilinx_ifft_sub/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/FB_1.BF_1/BTFLY0/logic_bfly_byp.add_r/adder/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X123Y22        FDRE (Prop_fdre_C_Q)         0.100    -0.219 r  design_1_i/modem_0/inst/modem_tx/TX_phy_sub/ifft_sub/xilinx_ifft_sub/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/FB_1.BF_1/BTFLY0/logic_bfly_byp.add_r/adder/i_baseblox.i_baseblox_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[7]/Q
                         net (fo=2, routed)           0.103    -0.116    design_1_i/modem_0/inst/modem_tx/TX_phy_sub/ifft_sub/xilinx_ifft_sub/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_re/slicel_slicem_implementation.delay_line/D[6]
    SLICE_X122Y21        SRL16E                                       r  design_1_i/modem_0/inst/modem_tx/TX_phy_sub/ifft_sub/xilinx_ifft_sub/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_re/slicel_slicem_implementation.delay_line/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_srl16e0/D
  -------------------------------------------------------------------    -------------------

                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.553     1.242    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.270    -2.028 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.826    -1.202    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.172 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=55879, routed)       0.990    -0.182    design_1_i/modem_0/inst/modem_tx/TX_phy_sub/ifft_sub/xilinx_ifft_sub/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_re/slicel_slicem_implementation.delay_line/aclk
    SLICE_X122Y21        SRL16E                                       r  design_1_i/modem_0/inst/modem_tx/TX_phy_sub/ifft_sub/xilinx_ifft_sub/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_re/slicel_slicem_implementation.delay_line/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_srl16e0/CLK
                         clock pessimism             -0.125    -0.306    
    SLICE_X122Y21        SRL16E (Hold_srl16e_CLK_D)
                                                      0.154    -0.152    design_1_i/modem_0/inst/modem_tx/TX_phy_sub/ifft_sub/xilinx_ifft_sub/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[1].natural_order_input.PE/hasbf2.FB_2.BF_2/mem_mux_and_reg_upper_re/slicel_slicem_implementation.delay_line/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[3].i_srl16e0
  -------------------------------------------------------------------
                         required time                          0.152    
                         arrival time                          -0.116    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 design_1_i/modem_0/inst/modem_tx/TX_phy_sub/add_cp/count_write_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Destination:            design_1_i/modem_0/inst/modem_tx/TX_phy_sub/add_cp/fifo_i_reg_320_383_6_8/RAMA/WADR5
                            (rising edge-triggered cell RAMD64E clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             sample_rate_30_72_design_1_clk_DSP_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns - sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.100ns (48.144%)  route 0.108ns (51.856%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.239ns
    Source Clock Delay      (SCD):    -0.358ns
    Clock Pessimism Removal (CPR):    0.106ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.503     0.996    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -1.837 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.076    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=55879, routed)       0.692    -0.358    design_1_i/modem_0/inst/modem_tx/TX_phy_sub/add_cp/clk_low_data
    SLICE_X127Y50        FDRE                                         r  design_1_i/modem_0/inst/modem_tx/TX_phy_sub/add_cp/count_write_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y50        FDRE (Prop_fdre_C_Q)         0.100    -0.258 r  design_1_i/modem_0/inst/modem_tx/TX_phy_sub/add_cp/count_write_reg[5]/Q
                         net (fo=643, routed)         0.108    -0.151    design_1_i/modem_0/inst/modem_tx/TX_phy_sub/add_cp/fifo_i_reg_320_383_6_8/ADDRD5
    SLICE_X126Y52        RAMD64E                                      r  design_1_i/modem_0/inst/modem_tx/TX_phy_sub/add_cp/fifo_i_reg_320_383_6_8/RAMA/WADR5
  -------------------------------------------------------------------    -------------------

                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.553     1.242    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.270    -2.028 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.826    -1.202    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.172 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=55879, routed)       0.933    -0.239    design_1_i/modem_0/inst/modem_tx/TX_phy_sub/add_cp/fifo_i_reg_320_383_6_8/WCLK
    SLICE_X126Y52        RAMD64E                                      r  design_1_i/modem_0/inst/modem_tx/TX_phy_sub/add_cp/fifo_i_reg_320_383_6_8/RAMA/CLK
                         clock pessimism             -0.106    -0.344    
    SLICE_X126Y52        RAMD64E (Hold_ramd64e_CLK_WADR5)
                                                      0.156    -0.188    design_1_i/modem_0/inst/modem_tx/TX_phy_sub/add_cp/fifo_i_reg_320_383_6_8/RAMA
  -------------------------------------------------------------------
                         required time                          0.188    
                         arrival time                          -0.151    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 design_1_i/modem_0/inst/modem_tx/TX_phy_sub/add_cp/count_write_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Destination:            design_1_i/modem_0/inst/modem_tx/TX_phy_sub/add_cp/fifo_i_reg_320_383_6_8/RAMB/WADR5
                            (rising edge-triggered cell RAMD64E clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             sample_rate_30_72_design_1_clk_DSP_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns - sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.100ns (48.144%)  route 0.108ns (51.856%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.239ns
    Source Clock Delay      (SCD):    -0.358ns
    Clock Pessimism Removal (CPR):    0.106ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.503     0.996    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -1.837 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.076    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=55879, routed)       0.692    -0.358    design_1_i/modem_0/inst/modem_tx/TX_phy_sub/add_cp/clk_low_data
    SLICE_X127Y50        FDRE                                         r  design_1_i/modem_0/inst/modem_tx/TX_phy_sub/add_cp/count_write_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y50        FDRE (Prop_fdre_C_Q)         0.100    -0.258 r  design_1_i/modem_0/inst/modem_tx/TX_phy_sub/add_cp/count_write_reg[5]/Q
                         net (fo=643, routed)         0.108    -0.151    design_1_i/modem_0/inst/modem_tx/TX_phy_sub/add_cp/fifo_i_reg_320_383_6_8/ADDRD5
    SLICE_X126Y52        RAMD64E                                      r  design_1_i/modem_0/inst/modem_tx/TX_phy_sub/add_cp/fifo_i_reg_320_383_6_8/RAMB/WADR5
  -------------------------------------------------------------------    -------------------

                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.553     1.242    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.270    -2.028 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.826    -1.202    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.172 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=55879, routed)       0.933    -0.239    design_1_i/modem_0/inst/modem_tx/TX_phy_sub/add_cp/fifo_i_reg_320_383_6_8/WCLK
    SLICE_X126Y52        RAMD64E                                      r  design_1_i/modem_0/inst/modem_tx/TX_phy_sub/add_cp/fifo_i_reg_320_383_6_8/RAMB/CLK
                         clock pessimism             -0.106    -0.344    
    SLICE_X126Y52        RAMD64E (Hold_ramd64e_CLK_WADR5)
                                                      0.156    -0.188    design_1_i/modem_0/inst/modem_tx/TX_phy_sub/add_cp/fifo_i_reg_320_383_6_8/RAMB
  -------------------------------------------------------------------
                         required time                          0.188    
                         arrival time                          -0.151    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 design_1_i/modem_0/inst/modem_tx/TX_phy_sub/add_cp/count_write_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Destination:            design_1_i/modem_0/inst/modem_tx/TX_phy_sub/add_cp/fifo_i_reg_320_383_6_8/RAMC/WADR5
                            (rising edge-triggered cell RAMD64E clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             sample_rate_30_72_design_1_clk_DSP_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns - sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.100ns (48.144%)  route 0.108ns (51.856%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.239ns
    Source Clock Delay      (SCD):    -0.358ns
    Clock Pessimism Removal (CPR):    0.106ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.503     0.996    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -1.837 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.076    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=55879, routed)       0.692    -0.358    design_1_i/modem_0/inst/modem_tx/TX_phy_sub/add_cp/clk_low_data
    SLICE_X127Y50        FDRE                                         r  design_1_i/modem_0/inst/modem_tx/TX_phy_sub/add_cp/count_write_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y50        FDRE (Prop_fdre_C_Q)         0.100    -0.258 r  design_1_i/modem_0/inst/modem_tx/TX_phy_sub/add_cp/count_write_reg[5]/Q
                         net (fo=643, routed)         0.108    -0.151    design_1_i/modem_0/inst/modem_tx/TX_phy_sub/add_cp/fifo_i_reg_320_383_6_8/ADDRD5
    SLICE_X126Y52        RAMD64E                                      r  design_1_i/modem_0/inst/modem_tx/TX_phy_sub/add_cp/fifo_i_reg_320_383_6_8/RAMC/WADR5
  -------------------------------------------------------------------    -------------------

                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.553     1.242    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.270    -2.028 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.826    -1.202    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.172 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=55879, routed)       0.933    -0.239    design_1_i/modem_0/inst/modem_tx/TX_phy_sub/add_cp/fifo_i_reg_320_383_6_8/WCLK
    SLICE_X126Y52        RAMD64E                                      r  design_1_i/modem_0/inst/modem_tx/TX_phy_sub/add_cp/fifo_i_reg_320_383_6_8/RAMC/CLK
                         clock pessimism             -0.106    -0.344    
    SLICE_X126Y52        RAMD64E (Hold_ramd64e_CLK_WADR5)
                                                      0.156    -0.188    design_1_i/modem_0/inst/modem_tx/TX_phy_sub/add_cp/fifo_i_reg_320_383_6_8/RAMC
  -------------------------------------------------------------------
                         required time                          0.188    
                         arrival time                          -0.151    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 design_1_i/modem_0/inst/modem_tx/TX_phy_sub/add_cp/count_write_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Destination:            design_1_i/modem_0/inst/modem_tx/TX_phy_sub/add_cp/fifo_i_reg_320_383_6_8/RAMD/WADR5
                            (rising edge-triggered cell RAMD64E clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             sample_rate_30_72_design_1_clk_DSP_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns - sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.100ns (48.144%)  route 0.108ns (51.856%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.239ns
    Source Clock Delay      (SCD):    -0.358ns
    Clock Pessimism Removal (CPR):    0.106ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.503     0.996    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -1.837 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.076    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=55879, routed)       0.692    -0.358    design_1_i/modem_0/inst/modem_tx/TX_phy_sub/add_cp/clk_low_data
    SLICE_X127Y50        FDRE                                         r  design_1_i/modem_0/inst/modem_tx/TX_phy_sub/add_cp/count_write_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X127Y50        FDRE (Prop_fdre_C_Q)         0.100    -0.258 r  design_1_i/modem_0/inst/modem_tx/TX_phy_sub/add_cp/count_write_reg[5]/Q
                         net (fo=643, routed)         0.108    -0.151    design_1_i/modem_0/inst/modem_tx/TX_phy_sub/add_cp/fifo_i_reg_320_383_6_8/ADDRD5
    SLICE_X126Y52        RAMD64E                                      r  design_1_i/modem_0/inst/modem_tx/TX_phy_sub/add_cp/fifo_i_reg_320_383_6_8/RAMD/WADR5
  -------------------------------------------------------------------    -------------------

                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.553     1.242    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.270    -2.028 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.826    -1.202    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.172 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=55879, routed)       0.933    -0.239    design_1_i/modem_0/inst/modem_tx/TX_phy_sub/add_cp/fifo_i_reg_320_383_6_8/WCLK
    SLICE_X126Y52        RAMD64E                                      r  design_1_i/modem_0/inst/modem_tx/TX_phy_sub/add_cp/fifo_i_reg_320_383_6_8/RAMD/CLK
                         clock pessimism             -0.106    -0.344    
    SLICE_X126Y52        RAMD64E (Hold_ramd64e_CLK_WADR5)
                                                      0.156    -0.188    design_1_i/modem_0/inst/modem_tx/TX_phy_sub/add_cp/fifo_i_reg_320_383_6_8/RAMD
  -------------------------------------------------------------------
                         required time                          0.188    
                         arrival time                          -0.151    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 design_1_i/modem_0/inst/modem_rx/RX_phy_sub/fft_sub/xilinx_ifft_sub/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/logic_twoscomp.re_cmp/comp_gen[0].ff/C
                            (rising edge-triggered cell FDRE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Destination:            design_1_i/modem_0/inst/modem_rx/RX_phy_sub/fft_sub/xilinx_ifft_sub/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/logic_twoscomp.din_re_cor_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             sample_rate_30_72_design_1_clk_DSP_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns - sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns)
  Data Path Delay:        0.237ns  (logic 0.100ns (42.253%)  route 0.137ns (57.747%))
  Logic Levels:           0  
  Clock Path Skew:        0.139ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.351ns
    Source Clock Delay      (SCD):    -0.396ns
    Clock Pessimism Removal (CPR):    -0.093ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.503     0.996    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -1.837 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.076    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=55879, routed)       0.654    -0.396    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/fft_sub/xilinx_ifft_sub/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/logic_twoscomp.re_cmp/aclk
    SLICE_X95Y99         FDRE                                         r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/fft_sub/xilinx_ifft_sub/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/logic_twoscomp.re_cmp/comp_gen[0].ff/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y99         FDRE (Prop_fdre_C_Q)         0.100    -0.296 r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/fft_sub/xilinx_ifft_sub/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/logic_twoscomp.re_cmp/comp_gen[0].ff/Q
                         net (fo=1, routed)           0.137    -0.160    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/fft_sub/xilinx_ifft_sub/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/din_re_cor_tmp[0]
    SLICE_X95Y100        FDRE                                         r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/fft_sub/xilinx_ifft_sub/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/logic_twoscomp.din_re_cor_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.553     1.242    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.270    -2.028 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.826    -1.202    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.172 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=55879, routed)       0.821    -0.351    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/fft_sub/xilinx_ifft_sub/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/aclk
    SLICE_X95Y100        FDRE                                         r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/fft_sub/xilinx_ifft_sub/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/logic_twoscomp.din_re_cor_reg[0]/C
                         clock pessimism              0.093    -0.257    
    SLICE_X95Y100        FDRE (Hold_fdre_C_D)         0.047    -0.210    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/fft_sub/xilinx_ifft_sub/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[3].natural_order_input.PE/hasbf2.FW_2.BF_2/logic_twoscomp.din_re_cor_reg[0]
  -------------------------------------------------------------------
                         required time                          0.210    
                         arrival time                          -0.160    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s0/ifft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/hasbf2.FW_2.BF_2/logic_twoscomp.din_im_cor_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Destination:            design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s0/ifft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[12].i_srl16e1/D
                            (rising edge-triggered cell SRL16E clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             sample_rate_30_72_design_1_clk_DSP_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns - sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.100ns (34.946%)  route 0.186ns (65.054%))
  Logic Levels:           0  
  Clock Path Skew:        0.140ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.340ns
    Source Clock Delay      (SCD):    -0.386ns
    Clock Pessimism Removal (CPR):    -0.093ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.503     0.996    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -1.837 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.076    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=55879, routed)       0.664    -0.386    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s0/ifft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/hasbf2.FW_2.BF_2/aclk
    SLICE_X119Y99        FDRE                                         r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s0/ifft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/hasbf2.FW_2.BF_2/logic_twoscomp.din_im_cor_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y99        FDRE (Prop_fdre_C_Q)         0.100    -0.286 r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s0/ifft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/hasbf2.FW_2.BF_2/logic_twoscomp.din_im_cor_reg[25]/Q
                         net (fo=1, routed)           0.186    -0.100    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s0/ifft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_B/D[25]
    SLICE_X118Y100       SRL16E                                       r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s0/ifft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[12].i_srl16e1/D
  -------------------------------------------------------------------    -------------------

                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.553     1.242    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.270    -2.028 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.826    -1.202    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.172 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=55879, routed)       0.832    -0.340    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s0/ifft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_B/aclk
    SLICE_X118Y100       SRL16E                                       r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s0/ifft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[12].i_srl16e1/CLK
                         clock pessimism              0.093    -0.246    
    SLICE_X118Y100       SRL16E (Hold_srl16e_CLK_D)
                                                      0.092    -0.154    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s0/ifft_corr_1_1/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[4].natural_order_input.PE/hasbf2.FW_2.BF_2/in_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[12].i_srl16e1
  -------------------------------------------------------------------
                         required time                          0.154    
                         arrival time                          -0.100    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_sub/data_mx_i_0_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Destination:            design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s0/ifft_fifo_sub/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_11/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             sample_rate_30_72_design_1_clk_DSP_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns - sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.100ns (50.795%)  route 0.097ns (49.205%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.241ns
    Source Clock Delay      (SCD):    -0.358ns
    Clock Pessimism Removal (CPR):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.503     0.996    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -1.837 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.076    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=55879, routed)       0.692    -0.358    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_sub/clk
    SLICE_X135Y63        FDRE                                         r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_sub/data_mx_i_0_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y63        FDRE (Prop_fdre_C_Q)         0.100    -0.258 r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_sub/data_mx_i_0_reg[10]/Q
                         net (fo=1, routed)           0.097    -0.162    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s0/ifft_fifo_sub/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_11/DIC0
    SLICE_X134Y64        RAMD32                                       r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s0/ifft_fifo_sub/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_11/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.553     1.242    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.270    -2.028 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.826    -1.202    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.172 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=55879, routed)       0.931    -0.241    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s0/ifft_fifo_sub/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_11/WCLK
    SLICE_X134Y64        RAMD32                                       r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s0/ifft_fifo_sub/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_11/RAMC/CLK
                         clock pessimism             -0.105    -0.345    
    SLICE_X134Y64        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.129    -0.216    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s0/ifft_fifo_sub/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_11/RAMC
  -------------------------------------------------------------------
                         required time                          0.216    
                         arrival time                          -0.162    
  -------------------------------------------------------------------
                         slack                                  0.055    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sample_rate_30_72_design_1_clk_DSP_0
Waveform(ns):       { 0.000 16.276 }
Period(ns):         32.552
Sources:            { design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         32.552      30.457     RAMB36_X2Y10     design_1_i/modem_0/inst/modem_rx/RX_phy_sub/fft_sub/my_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.095         32.552      30.457     RAMB36_X2Y10     design_1_i/modem_0/inst/modem_rx/RX_phy_sub/fft_sub/my_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         32.552      30.457     RAMB36_X1Y6      design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_sub/ram_sub/buff_i_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         32.552      30.457     RAMB36_X2Y6      design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_sub/ram_sub/buff_i_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         32.552      30.457     RAMB36_X2Y5      design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_sub/ram_sub/buff_i_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         32.552      30.457     RAMB36_X1Y5      design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_sub/ram_sub/buff_i_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         32.552      30.457     RAMB36_X2Y3      design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_sub/ram_sub/buff_i_reg_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         32.552      30.457     RAMB36_X1Y3      design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_sub/ram_sub/buff_i_reg_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         32.552      30.457     RAMB36_X2Y7      design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_sub/ram_sub/buff_q_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         32.552      30.457     RAMB36_X0Y3      design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_sub/ram_sub/buff_q_reg_1/CLKARDCLK
Max Period        n/a     PLLE2_ADV/CLKIN1    n/a            52.633        32.552      20.081     PLLE2_ADV_X0Y6   design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       32.552      180.808    MMCME2_ADV_X0Y2  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1    n/a            5.000         16.276      11.276     PLLE2_ADV_X0Y6   design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1    n/a            5.000         16.276      11.276     PLLE2_ADV_X0Y6   design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    RAMD64E/CLK         n/a            0.768         16.276      15.508     SLICE_X134Y48    design_1_i/modem_0/inst/modem_tx/TX_phy_sub/add_cp/fifo_i_reg_384_447_3_5/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            0.768         16.276      15.508     SLICE_X134Y48    design_1_i/modem_0/inst/modem_tx/TX_phy_sub/add_cp/fifo_i_reg_384_447_3_5/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            0.768         16.276      15.508     SLICE_X134Y48    design_1_i/modem_0/inst/modem_tx/TX_phy_sub/add_cp/fifo_i_reg_384_447_3_5/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            0.768         16.276      15.508     SLICE_X134Y48    design_1_i/modem_0/inst/modem_tx/TX_phy_sub/add_cp/fifo_i_reg_384_447_3_5/RAMD/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            0.768         16.276      15.508     SLICE_X134Y47    design_1_i/modem_0/inst/modem_tx/TX_phy_sub/add_cp/fifo_i_reg_640_703_3_5/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            0.768         16.276      15.508     SLICE_X134Y47    design_1_i/modem_0/inst/modem_tx/TX_phy_sub/add_cp/fifo_i_reg_640_703_3_5/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            0.768         16.276      15.508     SLICE_X134Y47    design_1_i/modem_0/inst/modem_tx/TX_phy_sub/add_cp/fifo_i_reg_640_703_3_5/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            0.768         16.276      15.508     SLICE_X134Y47    design_1_i/modem_0/inst/modem_tx/TX_phy_sub/add_cp/fifo_i_reg_640_703_3_5/RAMD/CLK
High Pulse Width  Slow    PLLE2_ADV/CLKIN1    n/a            5.000         16.276      11.276     PLLE2_ADV_X0Y6   design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1    n/a            5.000         16.276      11.276     PLLE2_ADV_X0Y6   design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         16.276      15.508     SLICE_X134Y64    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s0/ifft_fifo_sub/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_11/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         16.276      15.508     SLICE_X134Y64    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s0/ifft_fifo_sub/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_11/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         16.276      15.508     SLICE_X134Y64    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s0/ifft_fifo_sub/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_11/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         16.276      15.508     SLICE_X134Y64    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s0/ifft_fifo_sub/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_11/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         16.276      15.508     SLICE_X134Y64    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s0/ifft_fifo_sub/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_11/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         16.276      15.508     SLICE_X134Y64    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s0/ifft_fifo_sub/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_11/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            0.768         16.276      15.508     SLICE_X134Y64    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s0/ifft_fifo_sub/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_11/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            0.768         16.276      15.508     SLICE_X134Y64    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/xcorr_main_sub/xcorr_ifft_sub_s0/ifft_fifo_sub/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_11/RAMD_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        0.144ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.083ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.945ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.144ns  (required time - arrival time)
  Source:                 design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/sub0_interl_addr_rom/adress_for_interliv_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Destination:            design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/sub0_ram/prbm_mem_reg_3328_3455_0_0/DP.HIGH/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.425ns  (clk_out1_design_1_clk_wiz_0_0 rise@5.425ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.565ns  (logic 2.355ns (51.594%)  route 2.210ns (48.406%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.326ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.702ns = ( 4.723 - 5.425 ) 
    Source Clock Delay      (SCD):    -1.030ns
    Clock Pessimism Removal (CPR):    -0.653ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.081     2.649    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    -4.775 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    -2.971    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -2.878 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=55879, routed)       1.754    -1.124    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.782    -4.906 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.937    -2.969    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.093    -2.876 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1672, routed)        1.846    -1.030    design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/sub0_interl_addr_rom/clk
    RAMB36_X1Y9          RAMB36E1                                     r  design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/sub0_interl_addr_rom/adress_for_interliv_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      1.800     0.770 r  design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/sub0_interl_addr_rom/adress_for_interliv_reg_1/DOADO[0]
                         net (fo=2, routed)           0.667     1.436    design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/adress_for_interliv_reg[4]
    SLICE_X19Y49         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.190     1.626 r  design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/intram_write_cnt_carry/CO[3]
                         net (fo=1, routed)           0.001     1.627    design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/intram_write_cnt_carry_n_0
    SLICE_X19Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.680 r  design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/intram_write_cnt_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.680    design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/intram_write_cnt_carry__0_n_0
    SLICE_X19Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149     1.829 f  design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/intram_write_cnt_carry__1/O[3]
                         net (fo=82, routed)          0.507     2.336    design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/sub0_interl_addr_rom/wr_ram_counter[5]
    SLICE_X19Y53         LUT2 (Prop_lut2_I1_O)        0.120     2.456 r  design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/sub0_interl_addr_rom/prbm_mem_reg_128_255_0_0_i_2/O
                         net (fo=15, routed)          0.756     3.212    design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/sub0_interl_addr_rom/prbm_mem_reg_128_255_0_0_i_2_n_0
    SLICE_X23Y61         LUT6 (Prop_lut6_I5_O)        0.043     3.255 r  design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/sub0_interl_addr_rom/prbm_mem_reg_3328_3455_0_0_i_1/O
                         net (fo=4, routed)           0.279     3.534    design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/sub0_ram/prbm_mem_reg_3328_3455_0_0/WE
    SLICE_X22Y62         RAMD64E                                      r  design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/sub0_ram/prbm_mem_reg_3328_3455_0_0/DP.HIGH/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      5.425     5.425 r  
    F22                                               0.000     5.425 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     5.425    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436     6.861 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.986     7.847    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.398     1.449 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686     3.135    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.218 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=55879, routed)       1.530     4.748    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.394     1.354 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.783     3.137    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083     3.220 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1672, routed)        1.503     4.723    design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/sub0_ram/prbm_mem_reg_3328_3455_0_0/WCLK
    SLICE_X22Y62         RAMD64E                                      r  design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/sub0_ram/prbm_mem_reg_3328_3455_0_0/DP.HIGH/CLK
                         clock pessimism             -0.653     4.070    
                         clock uncertainty           -0.088     3.982    
    SLICE_X22Y62         RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.303     3.679    design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/sub0_ram/prbm_mem_reg_3328_3455_0_0/DP.HIGH
  -------------------------------------------------------------------
                         required time                          3.679    
                         arrival time                          -3.534    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.144ns  (required time - arrival time)
  Source:                 design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/sub0_interl_addr_rom/adress_for_interliv_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Destination:            design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/sub0_ram/prbm_mem_reg_3328_3455_0_0/DP.LOW/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.425ns  (clk_out1_design_1_clk_wiz_0_0 rise@5.425ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.565ns  (logic 2.355ns (51.594%)  route 2.210ns (48.406%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.326ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.702ns = ( 4.723 - 5.425 ) 
    Source Clock Delay      (SCD):    -1.030ns
    Clock Pessimism Removal (CPR):    -0.653ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.081     2.649    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    -4.775 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    -2.971    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -2.878 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=55879, routed)       1.754    -1.124    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.782    -4.906 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.937    -2.969    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.093    -2.876 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1672, routed)        1.846    -1.030    design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/sub0_interl_addr_rom/clk
    RAMB36_X1Y9          RAMB36E1                                     r  design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/sub0_interl_addr_rom/adress_for_interliv_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      1.800     0.770 r  design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/sub0_interl_addr_rom/adress_for_interliv_reg_1/DOADO[0]
                         net (fo=2, routed)           0.667     1.436    design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/adress_for_interliv_reg[4]
    SLICE_X19Y49         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.190     1.626 r  design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/intram_write_cnt_carry/CO[3]
                         net (fo=1, routed)           0.001     1.627    design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/intram_write_cnt_carry_n_0
    SLICE_X19Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.680 r  design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/intram_write_cnt_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.680    design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/intram_write_cnt_carry__0_n_0
    SLICE_X19Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149     1.829 f  design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/intram_write_cnt_carry__1/O[3]
                         net (fo=82, routed)          0.507     2.336    design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/sub0_interl_addr_rom/wr_ram_counter[5]
    SLICE_X19Y53         LUT2 (Prop_lut2_I1_O)        0.120     2.456 r  design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/sub0_interl_addr_rom/prbm_mem_reg_128_255_0_0_i_2/O
                         net (fo=15, routed)          0.756     3.212    design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/sub0_interl_addr_rom/prbm_mem_reg_128_255_0_0_i_2_n_0
    SLICE_X23Y61         LUT6 (Prop_lut6_I5_O)        0.043     3.255 r  design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/sub0_interl_addr_rom/prbm_mem_reg_3328_3455_0_0_i_1/O
                         net (fo=4, routed)           0.279     3.534    design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/sub0_ram/prbm_mem_reg_3328_3455_0_0/WE
    SLICE_X22Y62         RAMD64E                                      r  design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/sub0_ram/prbm_mem_reg_3328_3455_0_0/DP.LOW/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      5.425     5.425 r  
    F22                                               0.000     5.425 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     5.425    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436     6.861 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.986     7.847    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.398     1.449 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686     3.135    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.218 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=55879, routed)       1.530     4.748    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.394     1.354 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.783     3.137    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083     3.220 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1672, routed)        1.503     4.723    design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/sub0_ram/prbm_mem_reg_3328_3455_0_0/WCLK
    SLICE_X22Y62         RAMD64E                                      r  design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/sub0_ram/prbm_mem_reg_3328_3455_0_0/DP.LOW/CLK
                         clock pessimism             -0.653     4.070    
                         clock uncertainty           -0.088     3.982    
    SLICE_X22Y62         RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.303     3.679    design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/sub0_ram/prbm_mem_reg_3328_3455_0_0/DP.LOW
  -------------------------------------------------------------------
                         required time                          3.679    
                         arrival time                          -3.534    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.144ns  (required time - arrival time)
  Source:                 design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/sub0_interl_addr_rom/adress_for_interliv_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Destination:            design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/sub0_ram/prbm_mem_reg_3328_3455_0_0/SP.HIGH/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.425ns  (clk_out1_design_1_clk_wiz_0_0 rise@5.425ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.565ns  (logic 2.355ns (51.594%)  route 2.210ns (48.406%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.326ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.702ns = ( 4.723 - 5.425 ) 
    Source Clock Delay      (SCD):    -1.030ns
    Clock Pessimism Removal (CPR):    -0.653ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.081     2.649    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    -4.775 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    -2.971    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -2.878 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=55879, routed)       1.754    -1.124    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.782    -4.906 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.937    -2.969    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.093    -2.876 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1672, routed)        1.846    -1.030    design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/sub0_interl_addr_rom/clk
    RAMB36_X1Y9          RAMB36E1                                     r  design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/sub0_interl_addr_rom/adress_for_interliv_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      1.800     0.770 r  design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/sub0_interl_addr_rom/adress_for_interliv_reg_1/DOADO[0]
                         net (fo=2, routed)           0.667     1.436    design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/adress_for_interliv_reg[4]
    SLICE_X19Y49         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.190     1.626 r  design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/intram_write_cnt_carry/CO[3]
                         net (fo=1, routed)           0.001     1.627    design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/intram_write_cnt_carry_n_0
    SLICE_X19Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.680 r  design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/intram_write_cnt_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.680    design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/intram_write_cnt_carry__0_n_0
    SLICE_X19Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149     1.829 f  design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/intram_write_cnt_carry__1/O[3]
                         net (fo=82, routed)          0.507     2.336    design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/sub0_interl_addr_rom/wr_ram_counter[5]
    SLICE_X19Y53         LUT2 (Prop_lut2_I1_O)        0.120     2.456 r  design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/sub0_interl_addr_rom/prbm_mem_reg_128_255_0_0_i_2/O
                         net (fo=15, routed)          0.756     3.212    design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/sub0_interl_addr_rom/prbm_mem_reg_128_255_0_0_i_2_n_0
    SLICE_X23Y61         LUT6 (Prop_lut6_I5_O)        0.043     3.255 r  design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/sub0_interl_addr_rom/prbm_mem_reg_3328_3455_0_0_i_1/O
                         net (fo=4, routed)           0.279     3.534    design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/sub0_ram/prbm_mem_reg_3328_3455_0_0/WE
    SLICE_X22Y62         RAMD64E                                      r  design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/sub0_ram/prbm_mem_reg_3328_3455_0_0/SP.HIGH/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      5.425     5.425 r  
    F22                                               0.000     5.425 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     5.425    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436     6.861 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.986     7.847    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.398     1.449 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686     3.135    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.218 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=55879, routed)       1.530     4.748    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.394     1.354 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.783     3.137    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083     3.220 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1672, routed)        1.503     4.723    design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/sub0_ram/prbm_mem_reg_3328_3455_0_0/WCLK
    SLICE_X22Y62         RAMD64E                                      r  design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/sub0_ram/prbm_mem_reg_3328_3455_0_0/SP.HIGH/CLK
                         clock pessimism             -0.653     4.070    
                         clock uncertainty           -0.088     3.982    
    SLICE_X22Y62         RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.303     3.679    design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/sub0_ram/prbm_mem_reg_3328_3455_0_0/SP.HIGH
  -------------------------------------------------------------------
                         required time                          3.679    
                         arrival time                          -3.534    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.144ns  (required time - arrival time)
  Source:                 design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/sub0_interl_addr_rom/adress_for_interliv_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Destination:            design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/sub0_ram/prbm_mem_reg_3328_3455_0_0/SP.LOW/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.425ns  (clk_out1_design_1_clk_wiz_0_0 rise@5.425ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.565ns  (logic 2.355ns (51.594%)  route 2.210ns (48.406%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.326ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.702ns = ( 4.723 - 5.425 ) 
    Source Clock Delay      (SCD):    -1.030ns
    Clock Pessimism Removal (CPR):    -0.653ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.081     2.649    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    -4.775 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    -2.971    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -2.878 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=55879, routed)       1.754    -1.124    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.782    -4.906 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.937    -2.969    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.093    -2.876 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1672, routed)        1.846    -1.030    design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/sub0_interl_addr_rom/clk
    RAMB36_X1Y9          RAMB36E1                                     r  design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/sub0_interl_addr_rom/adress_for_interliv_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      1.800     0.770 r  design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/sub0_interl_addr_rom/adress_for_interliv_reg_1/DOADO[0]
                         net (fo=2, routed)           0.667     1.436    design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/adress_for_interliv_reg[4]
    SLICE_X19Y49         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.190     1.626 r  design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/intram_write_cnt_carry/CO[3]
                         net (fo=1, routed)           0.001     1.627    design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/intram_write_cnt_carry_n_0
    SLICE_X19Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.680 r  design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/intram_write_cnt_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.680    design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/intram_write_cnt_carry__0_n_0
    SLICE_X19Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.149     1.829 f  design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/intram_write_cnt_carry__1/O[3]
                         net (fo=82, routed)          0.507     2.336    design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/sub0_interl_addr_rom/wr_ram_counter[5]
    SLICE_X19Y53         LUT2 (Prop_lut2_I1_O)        0.120     2.456 r  design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/sub0_interl_addr_rom/prbm_mem_reg_128_255_0_0_i_2/O
                         net (fo=15, routed)          0.756     3.212    design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/sub0_interl_addr_rom/prbm_mem_reg_128_255_0_0_i_2_n_0
    SLICE_X23Y61         LUT6 (Prop_lut6_I5_O)        0.043     3.255 r  design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/sub0_interl_addr_rom/prbm_mem_reg_3328_3455_0_0_i_1/O
                         net (fo=4, routed)           0.279     3.534    design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/sub0_ram/prbm_mem_reg_3328_3455_0_0/WE
    SLICE_X22Y62         RAMD64E                                      r  design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/sub0_ram/prbm_mem_reg_3328_3455_0_0/SP.LOW/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      5.425     5.425 r  
    F22                                               0.000     5.425 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     5.425    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436     6.861 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.986     7.847    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.398     1.449 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686     3.135    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.218 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=55879, routed)       1.530     4.748    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.394     1.354 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.783     3.137    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083     3.220 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1672, routed)        1.503     4.723    design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/sub0_ram/prbm_mem_reg_3328_3455_0_0/WCLK
    SLICE_X22Y62         RAMD64E                                      r  design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/sub0_ram/prbm_mem_reg_3328_3455_0_0/SP.LOW/CLK
                         clock pessimism             -0.653     4.070    
                         clock uncertainty           -0.088     3.982    
    SLICE_X22Y62         RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.303     3.679    design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/sub0_ram/prbm_mem_reg_3328_3455_0_0/SP.LOW
  -------------------------------------------------------------------
                         required time                          3.679    
                         arrival time                          -3.534    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.160ns  (required time - arrival time)
  Source:                 design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/sub0_interl_addr_rom/adress_for_interliv_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Destination:            design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/sub0_ram/prbm_mem_reg_5376_5503_0_0/DP.HIGH/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.425ns  (clk_out1_design_1_clk_wiz_0_0 rise@5.425ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.544ns  (logic 2.319ns (51.037%)  route 2.225ns (48.963%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.331ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.707ns = ( 4.718 - 5.425 ) 
    Source Clock Delay      (SCD):    -1.030ns
    Clock Pessimism Removal (CPR):    -0.653ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.081     2.649    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    -4.775 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    -2.971    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -2.878 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=55879, routed)       1.754    -1.124    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.782    -4.906 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.937    -2.969    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.093    -2.876 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1672, routed)        1.846    -1.030    design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/sub0_interl_addr_rom/clk
    RAMB36_X1Y9          RAMB36E1                                     r  design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/sub0_interl_addr_rom/adress_for_interliv_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      1.800     0.770 r  design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/sub0_interl_addr_rom/adress_for_interliv_reg_1/DOADO[0]
                         net (fo=2, routed)           0.667     1.436    design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/adress_for_interliv_reg[4]
    SLICE_X19Y49         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.190     1.626 r  design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/intram_write_cnt_carry/CO[3]
                         net (fo=1, routed)           0.001     1.627    design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/intram_write_cnt_carry_n_0
    SLICE_X19Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.680 r  design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/intram_write_cnt_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.680    design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/intram_write_cnt_carry__0_n_0
    SLICE_X19Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.111     1.791 f  design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/intram_write_cnt_carry__1/O[2]
                         net (fo=102, routed)         0.777     2.568    design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/sub0_interl_addr_rom/wr_ram_counter[4]
    SLICE_X22Y66         LUT2 (Prop_lut2_I1_O)        0.122     2.690 r  design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/sub0_interl_addr_rom/prbm_mem_reg_4480_4607_0_0_i_2/O
                         net (fo=5, routed)           0.382     3.072    design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/sub0_interl_addr_rom/prbm_mem_reg_4480_4607_0_0_i_2_n_0
    SLICE_X20Y66         LUT6 (Prop_lut6_I5_O)        0.043     3.115 r  design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/sub0_interl_addr_rom/prbm_mem_reg_5376_5503_0_0_i_1/O
                         net (fo=4, routed)           0.398     3.514    design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/sub0_ram/prbm_mem_reg_5376_5503_0_0/WE
    SLICE_X18Y70         RAMD64E                                      r  design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/sub0_ram/prbm_mem_reg_5376_5503_0_0/DP.HIGH/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      5.425     5.425 r  
    F22                                               0.000     5.425 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     5.425    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436     6.861 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.986     7.847    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.398     1.449 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686     3.135    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.218 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=55879, routed)       1.530     4.748    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.394     1.354 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.783     3.137    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083     3.220 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1672, routed)        1.498     4.718    design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/sub0_ram/prbm_mem_reg_5376_5503_0_0/WCLK
    SLICE_X18Y70         RAMD64E                                      r  design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/sub0_ram/prbm_mem_reg_5376_5503_0_0/DP.HIGH/CLK
                         clock pessimism             -0.653     4.065    
                         clock uncertainty           -0.088     3.977    
    SLICE_X18Y70         RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.303     3.674    design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/sub0_ram/prbm_mem_reg_5376_5503_0_0/DP.HIGH
  -------------------------------------------------------------------
                         required time                          3.674    
                         arrival time                          -3.514    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (required time - arrival time)
  Source:                 design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/sub0_interl_addr_rom/adress_for_interliv_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Destination:            design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/sub0_ram/prbm_mem_reg_5376_5503_0_0/DP.LOW/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.425ns  (clk_out1_design_1_clk_wiz_0_0 rise@5.425ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.544ns  (logic 2.319ns (51.037%)  route 2.225ns (48.963%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.331ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.707ns = ( 4.718 - 5.425 ) 
    Source Clock Delay      (SCD):    -1.030ns
    Clock Pessimism Removal (CPR):    -0.653ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.081     2.649    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    -4.775 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    -2.971    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -2.878 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=55879, routed)       1.754    -1.124    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.782    -4.906 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.937    -2.969    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.093    -2.876 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1672, routed)        1.846    -1.030    design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/sub0_interl_addr_rom/clk
    RAMB36_X1Y9          RAMB36E1                                     r  design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/sub0_interl_addr_rom/adress_for_interliv_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      1.800     0.770 r  design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/sub0_interl_addr_rom/adress_for_interliv_reg_1/DOADO[0]
                         net (fo=2, routed)           0.667     1.436    design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/adress_for_interliv_reg[4]
    SLICE_X19Y49         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.190     1.626 r  design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/intram_write_cnt_carry/CO[3]
                         net (fo=1, routed)           0.001     1.627    design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/intram_write_cnt_carry_n_0
    SLICE_X19Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.680 r  design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/intram_write_cnt_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.680    design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/intram_write_cnt_carry__0_n_0
    SLICE_X19Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.111     1.791 f  design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/intram_write_cnt_carry__1/O[2]
                         net (fo=102, routed)         0.777     2.568    design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/sub0_interl_addr_rom/wr_ram_counter[4]
    SLICE_X22Y66         LUT2 (Prop_lut2_I1_O)        0.122     2.690 r  design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/sub0_interl_addr_rom/prbm_mem_reg_4480_4607_0_0_i_2/O
                         net (fo=5, routed)           0.382     3.072    design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/sub0_interl_addr_rom/prbm_mem_reg_4480_4607_0_0_i_2_n_0
    SLICE_X20Y66         LUT6 (Prop_lut6_I5_O)        0.043     3.115 r  design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/sub0_interl_addr_rom/prbm_mem_reg_5376_5503_0_0_i_1/O
                         net (fo=4, routed)           0.398     3.514    design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/sub0_ram/prbm_mem_reg_5376_5503_0_0/WE
    SLICE_X18Y70         RAMD64E                                      r  design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/sub0_ram/prbm_mem_reg_5376_5503_0_0/DP.LOW/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      5.425     5.425 r  
    F22                                               0.000     5.425 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     5.425    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436     6.861 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.986     7.847    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.398     1.449 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686     3.135    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.218 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=55879, routed)       1.530     4.748    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.394     1.354 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.783     3.137    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083     3.220 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1672, routed)        1.498     4.718    design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/sub0_ram/prbm_mem_reg_5376_5503_0_0/WCLK
    SLICE_X18Y70         RAMD64E                                      r  design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/sub0_ram/prbm_mem_reg_5376_5503_0_0/DP.LOW/CLK
                         clock pessimism             -0.653     4.065    
                         clock uncertainty           -0.088     3.977    
    SLICE_X18Y70         RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.303     3.674    design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/sub0_ram/prbm_mem_reg_5376_5503_0_0/DP.LOW
  -------------------------------------------------------------------
                         required time                          3.674    
                         arrival time                          -3.514    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (required time - arrival time)
  Source:                 design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/sub0_interl_addr_rom/adress_for_interliv_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Destination:            design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/sub0_ram/prbm_mem_reg_5376_5503_0_0/SP.HIGH/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.425ns  (clk_out1_design_1_clk_wiz_0_0 rise@5.425ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.544ns  (logic 2.319ns (51.037%)  route 2.225ns (48.963%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.331ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.707ns = ( 4.718 - 5.425 ) 
    Source Clock Delay      (SCD):    -1.030ns
    Clock Pessimism Removal (CPR):    -0.653ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.081     2.649    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    -4.775 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    -2.971    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -2.878 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=55879, routed)       1.754    -1.124    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.782    -4.906 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.937    -2.969    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.093    -2.876 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1672, routed)        1.846    -1.030    design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/sub0_interl_addr_rom/clk
    RAMB36_X1Y9          RAMB36E1                                     r  design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/sub0_interl_addr_rom/adress_for_interliv_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      1.800     0.770 r  design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/sub0_interl_addr_rom/adress_for_interliv_reg_1/DOADO[0]
                         net (fo=2, routed)           0.667     1.436    design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/adress_for_interliv_reg[4]
    SLICE_X19Y49         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.190     1.626 r  design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/intram_write_cnt_carry/CO[3]
                         net (fo=1, routed)           0.001     1.627    design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/intram_write_cnt_carry_n_0
    SLICE_X19Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.680 r  design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/intram_write_cnt_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.680    design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/intram_write_cnt_carry__0_n_0
    SLICE_X19Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.111     1.791 f  design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/intram_write_cnt_carry__1/O[2]
                         net (fo=102, routed)         0.777     2.568    design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/sub0_interl_addr_rom/wr_ram_counter[4]
    SLICE_X22Y66         LUT2 (Prop_lut2_I1_O)        0.122     2.690 r  design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/sub0_interl_addr_rom/prbm_mem_reg_4480_4607_0_0_i_2/O
                         net (fo=5, routed)           0.382     3.072    design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/sub0_interl_addr_rom/prbm_mem_reg_4480_4607_0_0_i_2_n_0
    SLICE_X20Y66         LUT6 (Prop_lut6_I5_O)        0.043     3.115 r  design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/sub0_interl_addr_rom/prbm_mem_reg_5376_5503_0_0_i_1/O
                         net (fo=4, routed)           0.398     3.514    design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/sub0_ram/prbm_mem_reg_5376_5503_0_0/WE
    SLICE_X18Y70         RAMD64E                                      r  design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/sub0_ram/prbm_mem_reg_5376_5503_0_0/SP.HIGH/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      5.425     5.425 r  
    F22                                               0.000     5.425 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     5.425    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436     6.861 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.986     7.847    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.398     1.449 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686     3.135    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.218 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=55879, routed)       1.530     4.748    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.394     1.354 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.783     3.137    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083     3.220 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1672, routed)        1.498     4.718    design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/sub0_ram/prbm_mem_reg_5376_5503_0_0/WCLK
    SLICE_X18Y70         RAMD64E                                      r  design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/sub0_ram/prbm_mem_reg_5376_5503_0_0/SP.HIGH/CLK
                         clock pessimism             -0.653     4.065    
                         clock uncertainty           -0.088     3.977    
    SLICE_X18Y70         RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.303     3.674    design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/sub0_ram/prbm_mem_reg_5376_5503_0_0/SP.HIGH
  -------------------------------------------------------------------
                         required time                          3.674    
                         arrival time                          -3.514    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (required time - arrival time)
  Source:                 design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/sub0_interl_addr_rom/adress_for_interliv_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Destination:            design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/sub0_ram/prbm_mem_reg_5376_5503_0_0/SP.LOW/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.425ns  (clk_out1_design_1_clk_wiz_0_0 rise@5.425ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.544ns  (logic 2.319ns (51.037%)  route 2.225ns (48.963%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.331ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.707ns = ( 4.718 - 5.425 ) 
    Source Clock Delay      (SCD):    -1.030ns
    Clock Pessimism Removal (CPR):    -0.653ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.081     2.649    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    -4.775 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    -2.971    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -2.878 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=55879, routed)       1.754    -1.124    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.782    -4.906 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.937    -2.969    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.093    -2.876 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1672, routed)        1.846    -1.030    design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/sub0_interl_addr_rom/clk
    RAMB36_X1Y9          RAMB36E1                                     r  design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/sub0_interl_addr_rom/adress_for_interliv_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      1.800     0.770 r  design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/sub0_interl_addr_rom/adress_for_interliv_reg_1/DOADO[0]
                         net (fo=2, routed)           0.667     1.436    design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/adress_for_interliv_reg[4]
    SLICE_X19Y49         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.190     1.626 r  design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/intram_write_cnt_carry/CO[3]
                         net (fo=1, routed)           0.001     1.627    design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/intram_write_cnt_carry_n_0
    SLICE_X19Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.680 r  design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/intram_write_cnt_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.680    design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/intram_write_cnt_carry__0_n_0
    SLICE_X19Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.111     1.791 f  design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/intram_write_cnt_carry__1/O[2]
                         net (fo=102, routed)         0.777     2.568    design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/sub0_interl_addr_rom/wr_ram_counter[4]
    SLICE_X22Y66         LUT2 (Prop_lut2_I1_O)        0.122     2.690 r  design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/sub0_interl_addr_rom/prbm_mem_reg_4480_4607_0_0_i_2/O
                         net (fo=5, routed)           0.382     3.072    design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/sub0_interl_addr_rom/prbm_mem_reg_4480_4607_0_0_i_2_n_0
    SLICE_X20Y66         LUT6 (Prop_lut6_I5_O)        0.043     3.115 r  design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/sub0_interl_addr_rom/prbm_mem_reg_5376_5503_0_0_i_1/O
                         net (fo=4, routed)           0.398     3.514    design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/sub0_ram/prbm_mem_reg_5376_5503_0_0/WE
    SLICE_X18Y70         RAMD64E                                      r  design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/sub0_ram/prbm_mem_reg_5376_5503_0_0/SP.LOW/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      5.425     5.425 r  
    F22                                               0.000     5.425 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     5.425    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436     6.861 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.986     7.847    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.398     1.449 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686     3.135    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.218 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=55879, routed)       1.530     4.748    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.394     1.354 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.783     3.137    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083     3.220 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1672, routed)        1.498     4.718    design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/sub0_ram/prbm_mem_reg_5376_5503_0_0/WCLK
    SLICE_X18Y70         RAMD64E                                      r  design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/sub0_ram/prbm_mem_reg_5376_5503_0_0/SP.LOW/CLK
                         clock pessimism             -0.653     4.065    
                         clock uncertainty           -0.088     3.977    
    SLICE_X18Y70         RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.303     3.674    design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/sub0_ram/prbm_mem_reg_5376_5503_0_0/SP.LOW
  -------------------------------------------------------------------
                         required time                          3.674    
                         arrival time                          -3.514    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.181ns  (required time - arrival time)
  Source:                 design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/sub0_interl_addr_rom/adress_for_interliv_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Destination:            design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/sub0_ram/prbm_mem_reg_11392_11519_0_0/DP.HIGH/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.425ns  (clk_out1_design_1_clk_wiz_0_0 rise@5.425ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.527ns  (logic 2.374ns (52.441%)  route 2.153ns (47.559%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.327ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.703ns = ( 4.722 - 5.425 ) 
    Source Clock Delay      (SCD):    -1.030ns
    Clock Pessimism Removal (CPR):    -0.653ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.081     2.649    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    -4.775 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    -2.971    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -2.878 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=55879, routed)       1.754    -1.124    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.782    -4.906 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.937    -2.969    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.093    -2.876 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1672, routed)        1.846    -1.030    design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/sub0_interl_addr_rom/clk
    RAMB36_X1Y9          RAMB36E1                                     r  design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/sub0_interl_addr_rom/adress_for_interliv_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      1.800     0.770 r  design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/sub0_interl_addr_rom/adress_for_interliv_reg_1/DOADO[0]
                         net (fo=2, routed)           0.667     1.436    design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/adress_for_interliv_reg[4]
    SLICE_X19Y49         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.190     1.626 r  design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/intram_write_cnt_carry/CO[3]
                         net (fo=1, routed)           0.001     1.627    design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/intram_write_cnt_carry_n_0
    SLICE_X19Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.680 r  design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/intram_write_cnt_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.680    design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/intram_write_cnt_carry__0_n_0
    SLICE_X19Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.733 r  design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/intram_write_cnt_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.733    design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/intram_write_cnt_carry__1_n_0
    SLICE_X19Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     1.844 r  design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/intram_write_cnt_carry__2/O[0]
                         net (fo=92, routed)          0.681     2.525    design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/sub0_interl_addr_rom/wr_ram_counter[6]
    SLICE_X19Y62         LUT2 (Prop_lut2_I0_O)        0.124     2.649 f  design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/sub0_interl_addr_rom/prbm_mem_reg_10880_11007_0_0_i_2/O
                         net (fo=5, routed)           0.448     3.097    design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/sub0_interl_addr_rom/prbm_mem_reg_10880_11007_0_0_i_2_n_0
    SLICE_X19Y63         LUT6 (Prop_lut6_I5_O)        0.043     3.140 r  design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/sub0_interl_addr_rom/prbm_mem_reg_11392_11519_0_0_i_1/O
                         net (fo=4, routed)           0.357     3.497    design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/sub0_ram/prbm_mem_reg_11392_11519_0_0/WE
    SLICE_X18Y65         RAMD64E                                      r  design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/sub0_ram/prbm_mem_reg_11392_11519_0_0/DP.HIGH/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      5.425     5.425 r  
    F22                                               0.000     5.425 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     5.425    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436     6.861 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.986     7.847    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.398     1.449 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686     3.135    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.218 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=55879, routed)       1.530     4.748    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.394     1.354 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.783     3.137    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083     3.220 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1672, routed)        1.502     4.722    design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/sub0_ram/prbm_mem_reg_11392_11519_0_0/WCLK
    SLICE_X18Y65         RAMD64E                                      r  design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/sub0_ram/prbm_mem_reg_11392_11519_0_0/DP.HIGH/CLK
                         clock pessimism             -0.653     4.069    
                         clock uncertainty           -0.088     3.981    
    SLICE_X18Y65         RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.303     3.678    design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/sub0_ram/prbm_mem_reg_11392_11519_0_0/DP.HIGH
  -------------------------------------------------------------------
                         required time                          3.678    
                         arrival time                          -3.497    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.181ns  (required time - arrival time)
  Source:                 design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/sub0_interl_addr_rom/adress_for_interliv_reg_1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Destination:            design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/sub0_ram/prbm_mem_reg_11392_11519_0_0/DP.LOW/WE
                            (rising edge-triggered cell RAMD64E clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.425ns  (clk_out1_design_1_clk_wiz_0_0 rise@5.425ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.527ns  (logic 2.374ns (52.441%)  route 2.153ns (47.559%))
  Logic Levels:           6  (CARRY4=4 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.327ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.703ns = ( 4.722 - 5.425 ) 
    Source Clock Delay      (SCD):    -1.030ns
    Clock Pessimism Removal (CPR):    -0.653ns
  Clock Uncertainty:      0.088ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.161ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.081     2.649    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    -4.775 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    -2.971    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -2.878 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=55879, routed)       1.754    -1.124    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.782    -4.906 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.937    -2.969    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.093    -2.876 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1672, routed)        1.846    -1.030    design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/sub0_interl_addr_rom/clk
    RAMB36_X1Y9          RAMB36E1                                     r  design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/sub0_interl_addr_rom/adress_for_interliv_reg_1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y9          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      1.800     0.770 r  design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/sub0_interl_addr_rom/adress_for_interliv_reg_1/DOADO[0]
                         net (fo=2, routed)           0.667     1.436    design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/adress_for_interliv_reg[4]
    SLICE_X19Y49         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.190     1.626 r  design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/intram_write_cnt_carry/CO[3]
                         net (fo=1, routed)           0.001     1.627    design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/intram_write_cnt_carry_n_0
    SLICE_X19Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.680 r  design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/intram_write_cnt_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.680    design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/intram_write_cnt_carry__0_n_0
    SLICE_X19Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     1.733 r  design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/intram_write_cnt_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.733    design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/intram_write_cnt_carry__1_n_0
    SLICE_X19Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.111     1.844 r  design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/intram_write_cnt_carry__2/O[0]
                         net (fo=92, routed)          0.681     2.525    design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/sub0_interl_addr_rom/wr_ram_counter[6]
    SLICE_X19Y62         LUT2 (Prop_lut2_I0_O)        0.124     2.649 f  design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/sub0_interl_addr_rom/prbm_mem_reg_10880_11007_0_0_i_2/O
                         net (fo=5, routed)           0.448     3.097    design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/sub0_interl_addr_rom/prbm_mem_reg_10880_11007_0_0_i_2_n_0
    SLICE_X19Y63         LUT6 (Prop_lut6_I5_O)        0.043     3.140 r  design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/sub0_interl_addr_rom/prbm_mem_reg_11392_11519_0_0_i_1/O
                         net (fo=4, routed)           0.357     3.497    design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/sub0_ram/prbm_mem_reg_11392_11519_0_0/WE
    SLICE_X18Y65         RAMD64E                                      r  design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/sub0_ram/prbm_mem_reg_11392_11519_0_0/DP.LOW/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      5.425     5.425 r  
    F22                                               0.000     5.425 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     5.425    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436     6.861 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.986     7.847    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.398     1.449 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686     3.135    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.218 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=55879, routed)       1.530     4.748    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.394     1.354 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.783     3.137    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083     3.220 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1672, routed)        1.502     4.722    design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/sub0_ram/prbm_mem_reg_11392_11519_0_0/WCLK
    SLICE_X18Y65         RAMD64E                                      r  design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/sub0_ram/prbm_mem_reg_11392_11519_0_0/DP.LOW/CLK
                         clock pessimism             -0.653     4.069    
                         clock uncertainty           -0.088     3.981    
    SLICE_X18Y65         RAMD64E (Setup_ramd64e_CLK_WE)
                                                     -0.303     3.678    design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/sub0_ram/prbm_mem_reg_11392_11519_0_0/DP.LOW
  -------------------------------------------------------------------
                         required time                          3.678    
                         arrival time                          -3.497    
  -------------------------------------------------------------------
                         slack                                  0.181    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 design_1_i/modem_0/inst/modem_rx/axis_data_fifo_fhy_defec_sub/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[2][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Destination:            design_1_i/modem_0/inst/modem_rx/axis_data_fifo_fhy_defec_sub/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rpw_gray_reg/reg_out_i_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.155ns (46.034%)  route 0.182ns (53.966%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.194ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.360ns
    Source Clock Delay      (SCD):    -0.460ns
    Clock Pessimism Removal (CPR):    -0.093ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.503     0.996    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -1.837 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.076    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=55879, routed)       0.757    -0.293    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.767    -2.060 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.986    -1.074    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.048 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1672, routed)        0.588    -0.460    design_1_i/modem_0/inst/modem_rx/axis_data_fifo_fhy_defec_sub/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X79Y136        FDRE                                         r  design_1_i/modem_0/inst/modem_rx/axis_data_fifo_fhy_defec_sub/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y136        FDRE (Prop_fdre_C_Q)         0.091    -0.369 r  design_1_i/modem_0/inst/modem_rx/axis_data_fifo_fhy_defec_sub/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[2][0]/Q
                         net (fo=1, routed)           0.182    -0.188    design_1_i/modem_0/inst/modem_rx/axis_data_fifo_fhy_defec_sub/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff[2][0]
    SLICE_X80Y134        LUT4 (Prop_lut4_I0_O)        0.064    -0.124 r  design_1_i/modem_0/inst/modem_rx/axis_data_fifo_fhy_defec_sub/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_out_bin[0]_INST_0/O
                         net (fo=1, routed)           0.000    -0.124    design_1_i/modem_0/inst/modem_rx/axis_data_fifo_fhy_defec_sub/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rpw_gray_reg/D[0]
    SLICE_X80Y134        FDRE                                         r  design_1_i/modem_0/inst/modem_rx/axis_data_fifo_fhy_defec_sub/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rpw_gray_reg/reg_out_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.553     1.242    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.270    -2.028 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.826    -1.202    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.172 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=55879, routed)       1.012    -0.160    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.097    -2.257 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.057    -1.200    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030    -1.170 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1672, routed)        0.810    -0.360    design_1_i/modem_0/inst/modem_rx/axis_data_fifo_fhy_defec_sub/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rpw_gray_reg/wr_clk
    SLICE_X80Y134        FDRE                                         r  design_1_i/modem_0/inst/modem_rx/axis_data_fifo_fhy_defec_sub/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rpw_gray_reg/reg_out_i_reg[0]/C
                         clock pessimism              0.093    -0.266    
    SLICE_X80Y134        FDRE (Hold_fdre_C_D)         0.060    -0.206    design_1_i/modem_0/inst/modem_rx/axis_data_fifo_fhy_defec_sub/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rpw_gray_reg/reg_out_i_reg[0]
  -------------------------------------------------------------------
                         required time                          0.206    
                         arrival time                          -0.124    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 design_1_i/modem_0/inst/modem_tx/FEC_sub/ldpc_enc/p1_reg[16][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Destination:            design_1_i/modem_0/inst/modem_tx/FEC_sub/ldpc_enc/p1_reg[15][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (70.125%)  route 0.055ns (29.875%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.259ns
    Source Clock Delay      (SCD):    -0.374ns
    Clock Pessimism Removal (CPR):    0.105ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.503     0.996    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -1.837 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.076    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=55879, routed)       0.757    -0.293    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.767    -2.060 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.986    -1.074    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.048 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1672, routed)        0.674    -0.374    design_1_i/modem_0/inst/modem_tx/FEC_sub/ldpc_enc/clk
    SLICE_X43Y78         FDRE                                         r  design_1_i/modem_0/inst/modem_tx/FEC_sub/ldpc_enc/p1_reg[16][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y78         FDRE (Prop_fdre_C_Q)         0.100    -0.274 r  design_1_i/modem_0/inst/modem_tx/FEC_sub/ldpc_enc/p1_reg[16][1]/Q
                         net (fo=1, routed)           0.055    -0.220    design_1_i/modem_0/inst/modem_tx/FEC_sub/ldpc_enc/p1_reg_n_0_[16][1]
    SLICE_X42Y78         LUT6 (Prop_lut6_I5_O)        0.028    -0.192 r  design_1_i/modem_0/inst/modem_tx/FEC_sub/ldpc_enc/p1[15][1]_i_1/O
                         net (fo=1, routed)           0.000    -0.192    design_1_i/modem_0/inst/modem_tx/FEC_sub/ldpc_enc/p1[15][1]_i_1_n_0
    SLICE_X42Y78         FDRE                                         r  design_1_i/modem_0/inst/modem_tx/FEC_sub/ldpc_enc/p1_reg[15][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.553     1.242    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.270    -2.028 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.826    -1.202    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.172 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=55879, routed)       1.012    -0.160    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.097    -2.257 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.057    -1.200    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030    -1.170 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1672, routed)        0.911    -0.259    design_1_i/modem_0/inst/modem_tx/FEC_sub/ldpc_enc/clk
    SLICE_X42Y78         FDRE                                         r  design_1_i/modem_0/inst/modem_tx/FEC_sub/ldpc_enc/p1_reg[15][1]/C
                         clock pessimism             -0.105    -0.363    
    SLICE_X42Y78         FDRE (Hold_fdre_C_D)         0.087    -0.276    design_1_i/modem_0/inst/modem_tx/FEC_sub/ldpc_enc/p1_reg[15][1]
  -------------------------------------------------------------------
                         required time                          0.276    
                         arrival time                          -0.192    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 design_1_i/eth_pump_0/inst/axis_data_fifo_0_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Destination:            design_1_i/eth_pump_0/inst/axis_data_fifo_0_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.118ns (35.750%)  route 0.212ns (64.250%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.220ns
    Source Clock Delay      (SCD):    -0.364ns
    Clock Pessimism Removal (CPR):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.503     0.996    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -1.837 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.076    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=55879, routed)       0.757    -0.293    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.767    -2.060 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.986    -1.074    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.048 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1672, routed)        0.684    -0.364    design_1_i/eth_pump_0/inst/axis_data_fifo_0_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/rd_clk
    SLICE_X20Y76         FDRE                                         r  design_1_i/eth_pump_0/inst/axis_data_fifo_0_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y76         FDRE (Prop_fdre_C_Q)         0.118    -0.246 r  design_1_i/eth_pump_0/inst/axis_data_fifo_0_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[7]/Q
                         net (fo=5, routed)           0.212    -0.034    design_1_i/eth_pump_0/inst/axis_data_fifo_0_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/addrb[7]
    RAMB36_X1Y15         RAMB36E1                                     r  design_1_i/eth_pump_0/inst/axis_data_fifo_0_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.553     1.242    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.270    -2.028 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.826    -1.202    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.172 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=55879, routed)       1.012    -0.160    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.097    -2.257 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.057    -1.200    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030    -1.170 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1672, routed)        0.950    -0.220    design_1_i/eth_pump_0/inst/axis_data_fifo_0_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    RAMB36_X1Y15         RAMB36E1                                     r  design_1_i/eth_pump_0/inst/axis_data_fifo_0_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism             -0.087    -0.307    
    RAMB36_X1Y15         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183    -0.124    design_1_i/eth_pump_0/inst/axis_data_fifo_0_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                          0.124    
                         arrival time                          -0.034    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 design_1_i/eth_pump_0/inst/axis_data_fifo_0_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Destination:            design_1_i/eth_pump_0/inst/axis_data_fifo_0_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.118ns (35.643%)  route 0.213ns (64.357%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.220ns
    Source Clock Delay      (SCD):    -0.364ns
    Clock Pessimism Removal (CPR):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.503     0.996    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -1.837 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.076    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=55879, routed)       0.757    -0.293    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.767    -2.060 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.986    -1.074    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.048 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1672, routed)        0.684    -0.364    design_1_i/eth_pump_0/inst/axis_data_fifo_0_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/rd_clk
    SLICE_X20Y76         FDRE                                         r  design_1_i/eth_pump_0/inst/axis_data_fifo_0_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y76         FDRE (Prop_fdre_C_Q)         0.118    -0.246 r  design_1_i/eth_pump_0/inst/axis_data_fifo_0_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[6]/Q
                         net (fo=5, routed)           0.213    -0.033    design_1_i/eth_pump_0/inst/axis_data_fifo_0_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/addrb[6]
    RAMB36_X1Y15         RAMB36E1                                     r  design_1_i/eth_pump_0/inst/axis_data_fifo_0_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.553     1.242    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.270    -2.028 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.826    -1.202    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.172 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=55879, routed)       1.012    -0.160    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.097    -2.257 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.057    -1.200    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030    -1.170 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1672, routed)        0.950    -0.220    design_1_i/eth_pump_0/inst/axis_data_fifo_0_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    RAMB36_X1Y15         RAMB36E1                                     r  design_1_i/eth_pump_0/inst/axis_data_fifo_0_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism             -0.087    -0.307    
    RAMB36_X1Y15         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183    -0.124    design_1_i/eth_pump_0/inst/axis_data_fifo_0_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                          0.124    
                         arrival time                          -0.033    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 design_1_i/eth_pump_0/inst/axis_data_fifo_0_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Destination:            design_1_i/eth_pump_0/inst/axis_data_fifo_0_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.118ns (35.196%)  route 0.217ns (64.804%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.220ns
    Source Clock Delay      (SCD):    -0.363ns
    Clock Pessimism Removal (CPR):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.503     0.996    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -1.837 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.076    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=55879, routed)       0.757    -0.293    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.767    -2.060 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.986    -1.074    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.048 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1672, routed)        0.685    -0.363    design_1_i/eth_pump_0/inst/axis_data_fifo_0_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/rd_clk
    SLICE_X20Y77         FDRE                                         r  design_1_i/eth_pump_0/inst/axis_data_fifo_0_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y77         FDRE (Prop_fdre_C_Q)         0.118    -0.245 r  design_1_i/eth_pump_0/inst/axis_data_fifo_0_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[11]/Q
                         net (fo=5, routed)           0.217    -0.028    design_1_i/eth_pump_0/inst/axis_data_fifo_0_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/addrb[11]
    RAMB36_X1Y15         RAMB36E1                                     r  design_1_i/eth_pump_0/inst/axis_data_fifo_0_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.553     1.242    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.270    -2.028 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.826    -1.202    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.172 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=55879, routed)       1.012    -0.160    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.097    -2.257 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.057    -1.200    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030    -1.170 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1672, routed)        0.950    -0.220    design_1_i/eth_pump_0/inst/axis_data_fifo_0_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    RAMB36_X1Y15         RAMB36E1                                     r  design_1_i/eth_pump_0/inst/axis_data_fifo_0_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism             -0.087    -0.307    
    RAMB36_X1Y15         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                      0.183    -0.124    design_1_i/eth_pump_0/inst/axis_data_fifo_0_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                          0.124    
                         arrival time                          -0.028    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 design_1_i/eth_pump_0/inst/axis_data_fifo_0_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Destination:            design_1_i/eth_pump_0/inst/axis_data_fifo_0_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.118ns (35.129%)  route 0.218ns (64.871%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.220ns
    Source Clock Delay      (SCD):    -0.363ns
    Clock Pessimism Removal (CPR):    0.087ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.503     0.996    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -1.837 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.076    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=55879, routed)       0.757    -0.293    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.767    -2.060 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.986    -1.074    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.048 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1672, routed)        0.685    -0.363    design_1_i/eth_pump_0/inst/axis_data_fifo_0_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/rd_clk
    SLICE_X20Y77         FDRE                                         r  design_1_i/eth_pump_0/inst/axis_data_fifo_0_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y77         FDRE (Prop_fdre_C_Q)         0.118    -0.245 r  design_1_i/eth_pump_0/inst/axis_data_fifo_0_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[10]/Q
                         net (fo=5, routed)           0.218    -0.028    design_1_i/eth_pump_0/inst/axis_data_fifo_0_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/addrb[10]
    RAMB36_X1Y15         RAMB36E1                                     r  design_1_i/eth_pump_0/inst/axis_data_fifo_0_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.553     1.242    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.270    -2.028 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.826    -1.202    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.172 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=55879, routed)       1.012    -0.160    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.097    -2.257 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.057    -1.200    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030    -1.170 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1672, routed)        0.950    -0.220    design_1_i/eth_pump_0/inst/axis_data_fifo_0_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    RAMB36_X1Y15         RAMB36E1                                     r  design_1_i/eth_pump_0/inst/axis_data_fifo_0_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism             -0.087    -0.307    
    RAMB36_X1Y15         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                      0.183    -0.124    design_1_i/eth_pump_0/inst/axis_data_fifo_0_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                          0.124    
                         arrival time                          -0.028    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 design_1_i/eth_pump_0/inst/axis_data_fifo_0_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Destination:            design_1_i/eth_pump_0/inst/axis_data_fifo_0_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.248ns
    Source Clock Delay      (SCD):    -0.363ns
    Clock Pessimism Removal (CPR):    0.116ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.503     0.996    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -1.837 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.076    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=55879, routed)       0.757    -0.293    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.767    -2.060 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.986    -1.074    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.048 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1672, routed)        0.685    -0.363    design_1_i/eth_pump_0/inst/axis_data_fifo_0_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X9Y74          FDRE                                         r  design_1_i/eth_pump_0/inst/axis_data_fifo_0_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y74          FDRE (Prop_fdre_C_Q)         0.100    -0.263 r  design_1_i/eth_pump_0/inst/axis_data_fifo_0_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/Q
                         net (fo=1, routed)           0.055    -0.209    design_1_i/eth_pump_0/inst/axis_data_fifo_0_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff[0][0]
    SLICE_X9Y74          FDRE                                         r  design_1_i/eth_pump_0/inst/axis_data_fifo_0_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.553     1.242    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.270    -2.028 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.826    -1.202    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.172 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=55879, routed)       1.012    -0.160    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.097    -2.257 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.057    -1.200    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030    -1.170 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1672, routed)        0.922    -0.248    design_1_i/eth_pump_0/inst/axis_data_fifo_0_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X9Y74          FDRE                                         r  design_1_i/eth_pump_0/inst/axis_data_fifo_0_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/C
                         clock pessimism             -0.116    -0.363    
    SLICE_X9Y74          FDRE (Hold_fdre_C_D)         0.047    -0.316    design_1_i/eth_pump_0/inst/axis_data_fifo_0_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][0]
  -------------------------------------------------------------------
                         required time                          0.316    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 design_1_i/modem_0/inst/modem_rx/axis_data_fifo_fhy_defec_sub/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Destination:            design_1_i/modem_0/inst/modem_rx/axis_data_fifo_fhy_defec_sub/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.363ns
    Source Clock Delay      (SCD):    -0.460ns
    Clock Pessimism Removal (CPR):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.503     0.996    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -1.837 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.076    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=55879, routed)       0.757    -0.293    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.767    -2.060 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.986    -1.074    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.048 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1672, routed)        0.588    -0.460    design_1_i/modem_0/inst/modem_rx/axis_data_fifo_fhy_defec_sub/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X79Y136        FDRE                                         r  design_1_i/modem_0/inst/modem_rx/axis_data_fifo_fhy_defec_sub/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y136        FDRE (Prop_fdre_C_Q)         0.100    -0.360 r  design_1_i/modem_0/inst/modem_rx/axis_data_fifo_fhy_defec_sub/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/Q
                         net (fo=1, routed)           0.055    -0.306    design_1_i/modem_0/inst/modem_rx/axis_data_fifo_fhy_defec_sub/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff[0][0]
    SLICE_X79Y136        FDRE                                         r  design_1_i/modem_0/inst/modem_rx/axis_data_fifo_fhy_defec_sub/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.553     1.242    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.270    -2.028 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.826    -1.202    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.172 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=55879, routed)       1.012    -0.160    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.097    -2.257 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.057    -1.200    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030    -1.170 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1672, routed)        0.807    -0.363    design_1_i/modem_0/inst/modem_rx/axis_data_fifo_fhy_defec_sub/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_clk
    SLICE_X79Y136        FDRE                                         r  design_1_i/modem_0/inst/modem_rx/axis_data_fifo_fhy_defec_sub/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/C
                         clock pessimism             -0.098    -0.460    
    SLICE_X79Y136        FDRE (Hold_fdre_C_D)         0.047    -0.413    design_1_i/modem_0/inst/modem_rx/axis_data_fifo_fhy_defec_sub/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]
  -------------------------------------------------------------------
                         required time                          0.413    
                         arrival time                          -0.306    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 design_1_i/eth_pump_0/inst/axis_data_fifo_0_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Destination:            design_1_i/eth_pump_0/inst/axis_data_fifo_0_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.246ns
    Source Clock Delay      (SCD):    -0.362ns
    Clock Pessimism Removal (CPR):    0.117ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.503     0.996    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -1.837 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.076    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=55879, routed)       0.757    -0.293    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.767    -2.060 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.986    -1.074    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.048 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1672, routed)        0.686    -0.362    design_1_i/eth_pump_0/inst/axis_data_fifo_0_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X19Y72         FDRE                                         r  design_1_i/eth_pump_0/inst/axis_data_fifo_0_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y72         FDRE (Prop_fdre_C_Q)         0.100    -0.262 r  design_1_i/eth_pump_0/inst/axis_data_fifo_0_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/Q
                         net (fo=1, routed)           0.055    -0.208    design_1_i/eth_pump_0/inst/axis_data_fifo_0_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff[0][9]
    SLICE_X19Y72         FDRE                                         r  design_1_i/eth_pump_0/inst/axis_data_fifo_0_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.553     1.242    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.270    -2.028 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.826    -1.202    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.172 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=55879, routed)       1.012    -0.160    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.097    -2.257 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.057    -1.200    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030    -1.170 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1672, routed)        0.924    -0.246    design_1_i/eth_pump_0/inst/axis_data_fifo_0_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X19Y72         FDRE                                         r  design_1_i/eth_pump_0/inst/axis_data_fifo_0_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/C
                         clock pessimism             -0.117    -0.362    
    SLICE_X19Y72         FDRE (Hold_fdre_C_D)         0.047    -0.315    design_1_i/eth_pump_0/inst/axis_data_fifo_0_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][9]
  -------------------------------------------------------------------
                         required time                          0.315    
                         arrival time                          -0.208    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 design_1_i/eth_pump_0/inst/axis_data_fifo_0_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Destination:            design_1_i/eth_pump_0/inst/axis_data_fifo_0_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.243ns
    Source Clock Delay      (SCD):    -0.359ns
    Clock Pessimism Removal (CPR):    0.117ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.503     0.996    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -1.837 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.076    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=55879, routed)       0.757    -0.293    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.767    -2.060 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.986    -1.074    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.048 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1672, routed)        0.689    -0.359    design_1_i/eth_pump_0/inst/axis_data_fifo_0_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/dest_clk
    SLICE_X23Y82         FDRE                                         r  design_1_i/eth_pump_0/inst/axis_data_fifo_0_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y82         FDRE (Prop_fdre_C_Q)         0.100    -0.259 r  design_1_i/eth_pump_0/inst/axis_data_fifo_0_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.055    -0.205    design_1_i/eth_pump_0/inst/axis_data_fifo_0_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff[0]
    SLICE_X23Y82         FDRE                                         r  design_1_i/eth_pump_0/inst/axis_data_fifo_0_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.553     1.242    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.270    -2.028 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.826    -1.202    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.172 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=55879, routed)       1.012    -0.160    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.097    -2.257 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.057    -1.200    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030    -1.170 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1672, routed)        0.927    -0.243    design_1_i/eth_pump_0/inst/axis_data_fifo_0_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/dest_clk
    SLICE_X23Y82         FDRE                                         r  design_1_i/eth_pump_0/inst/axis_data_fifo_0_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[1]/C
                         clock pessimism             -0.117    -0.359    
    SLICE_X23Y82         FDRE (Hold_fdre_C_D)         0.047    -0.312    design_1_i/eth_pump_0/inst/axis_data_fifo_0_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                          0.312    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.108    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 2.713 }
Period(ns):         5.425
Sources:            { design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         5.425       3.586      RAMB36_X1Y10    design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/sub0_interl_addr_rom/adress_for_interliv_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         5.425       3.586      RAMB36_X1Y9     design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/sub0_interl_addr_rom/adress_for_interliv_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         5.425       3.586      RAMB36_X1Y11    design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/sub0_interl_addr_rom/adress_for_interliv_reg_2/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.839         5.425       3.586      RAMB18_X1Y24    design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/sub0_interl_addr_rom/adress_for_interliv_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         5.425       3.586      RAMB36_X1Y15    design_1_i/eth_pump_0/inst/axis_data_fifo_0_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            1.409         5.425       4.017      BUFGCTRL_X0Y19  design_1_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0   n/a            1.071         5.425       4.355      PLLE2_ADV_X0Y6  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            0.750         5.425       4.675      SLICE_X82Y135   design_1_i/modem_0/inst/modem_rx/axis_data_fifo_fhy_defec_sub/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[1]/C
Min Period        n/a     FDRE/C              n/a            0.750         5.425       4.675      SLICE_X82Y135   design_1_i/modem_0/inst/modem_rx/axis_data_fifo_fhy_defec_sub/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[2]/C
Min Period        n/a     FDRE/C              n/a            0.750         5.425       4.675      SLICE_X79Y136   design_1_i/modem_0/inst/modem_rx/axis_data_fifo_fhy_defec_sub/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[1][0]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       5.425       154.575    PLLE2_ADV_X0Y6  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    RAMD64E/CLK         n/a            0.768         2.713       1.945      SLICE_X10Y62    design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/sub0_ram/prbm_mem_reg_10624_10751_0_0/DP.HIGH/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            0.768         2.713       1.945      SLICE_X10Y62    design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/sub0_ram/prbm_mem_reg_10624_10751_0_0/DP.LOW/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            0.768         2.713       1.945      SLICE_X10Y62    design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/sub0_ram/prbm_mem_reg_10624_10751_0_0/SP.HIGH/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            0.768         2.713       1.945      SLICE_X10Y62    design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/sub0_ram/prbm_mem_reg_10624_10751_0_0/SP.LOW/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            0.768         2.713       1.945      SLICE_X16Y61    design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/sub0_ram/prbm_mem_reg_10880_11007_0_0/DP.HIGH/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            0.768         2.713       1.945      SLICE_X16Y61    design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/sub0_ram/prbm_mem_reg_10880_11007_0_0/DP.LOW/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            0.768         2.713       1.945      SLICE_X16Y61    design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/sub0_ram/prbm_mem_reg_10880_11007_0_0/SP.HIGH/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            0.768         2.713       1.945      SLICE_X16Y61    design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/sub0_ram/prbm_mem_reg_10880_11007_0_0/SP.LOW/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            0.768         2.713       1.945      SLICE_X22Y56    design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/sub0_ram/prbm_mem_reg_12288_12415_0_0/DP.HIGH/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            0.768         2.713       1.945      SLICE_X22Y56    design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/sub0_ram/prbm_mem_reg_12288_12415_0_0/DP.LOW/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.768         2.713       1.945      SLICE_X14Y49    design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/sub0_ram/prbm_mem_reg_16000_16127_0_0/DP.HIGH/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.768         2.713       1.945      SLICE_X14Y49    design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/sub0_ram/prbm_mem_reg_16000_16127_0_0/DP.LOW/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.768         2.713       1.945      SLICE_X14Y49    design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/sub0_ram/prbm_mem_reg_16000_16127_0_0/SP.HIGH/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.768         2.713       1.945      SLICE_X14Y49    design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/sub0_ram/prbm_mem_reg_16000_16127_0_0/SP.LOW/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.768         2.713       1.945      SLICE_X12Y49    design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/sub0_ram/prbm_mem_reg_7936_8063_0_0/DP.HIGH/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.768         2.713       1.945      SLICE_X12Y49    design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/sub0_ram/prbm_mem_reg_7936_8063_0_0/DP.LOW/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.768         2.713       1.945      SLICE_X12Y49    design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/sub0_ram/prbm_mem_reg_7936_8063_0_0/SP.HIGH/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.768         2.713       1.945      SLICE_X12Y49    design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/sub0_ram/prbm_mem_reg_7936_8063_0_0/SP.LOW/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         2.713       1.945      SLICE_X78Y134   design_1_i/modem_0/inst/modem_rx/axis_data_fifo_fhy_defec_sub/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         2.713       1.945      SLICE_X78Y134   design_1_i/modem_0/inst/modem_rx/axis_data_fifo_fhy_defec_sub/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_design_1_clk_wiz_0_0
  To Clock:  clk_out2_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        0.637ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.040ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.040ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.637ns  (required time - arrival time)
  Source:                 design_1_i/modem_0/inst/modem_rx/DeFEC_sub/sub0_deInterleaver/sub0_ram/ram_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.808ns period=3.617ns})
  Destination:            design_1_i/modem_0/inst/modem_rx/DeFEC_sub/sub0_LLR_mux/buffer_reg[3][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.808ns period=3.617ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.617ns  (clk_out2_design_1_clk_wiz_0_0 rise@3.617ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.820ns  (logic 1.800ns (63.830%)  route 1.020ns (36.170%))
  Logic Levels:           0  
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.931ns = ( 2.685 - 3.617 ) 
    Source Clock Delay      (SCD):    -1.446ns
    Clock Pessimism Removal (CPR):    -0.582ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.081     2.649    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    -4.775 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    -2.971    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -2.878 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=55879, routed)       1.754    -1.124    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.782    -4.906 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.937    -2.969    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093    -2.876 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=9967, routed)        1.430    -1.446    design_1_i/modem_0/inst/modem_rx/DeFEC_sub/sub0_deInterleaver/sub0_ram/clk_hh
    RAMB36_X3Y25         RAMB36E1                                     r  design_1_i/modem_0/inst/modem_rx/DeFEC_sub/sub0_deInterleaver/sub0_ram/ram_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y25         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[0])
                                                      1.800     0.354 r  design_1_i/modem_0/inst/modem_rx/DeFEC_sub/sub0_deInterleaver/sub0_ram/ram_reg_0/DOBDO[0]
                         net (fo=8, routed)           1.020     1.374    design_1_i/modem_0/inst/modem_rx/DeFEC_sub/sub0_LLR_mux/read_data_out[0]
    SLICE_X95Y141        FDRE                                         r  design_1_i/modem_0/inst/modem_rx/DeFEC_sub/sub0_LLR_mux/buffer_reg[3][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      3.617     3.617 r  
    F22                                               0.000     3.617 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     3.617    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436     5.052 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.986     6.038    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.398    -0.360 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686     1.326    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     1.409 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=55879, routed)       1.530     2.939    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.394    -0.455 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.783     1.328    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     1.411 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=9967, routed)        1.274     2.685    design_1_i/modem_0/inst/modem_rx/DeFEC_sub/sub0_LLR_mux/clk_hh
    SLICE_X95Y141        FDRE                                         r  design_1_i/modem_0/inst/modem_rx/DeFEC_sub/sub0_LLR_mux/buffer_reg[3][0]/C
                         clock pessimism             -0.582     2.103    
                         clock uncertainty           -0.083     2.020    
    SLICE_X95Y141        FDRE (Setup_fdre_C_D)       -0.009     2.011    design_1_i/modem_0/inst/modem_rx/DeFEC_sub/sub0_LLR_mux/buffer_reg[3][0]
  -------------------------------------------------------------------
                         required time                          2.011    
                         arrival time                          -1.374    
  -------------------------------------------------------------------
                         slack                                  0.637    

Slack (MET) :             0.639ns  (required time - arrival time)
  Source:                 design_1_i/modem_0/inst/modem_rx/DeFEC_sub/sub0_deInterleaver/sub0_interl_addr_rom/adress_for_interliv_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.808ns period=3.617ns})
  Destination:            design_1_i/modem_0/inst/modem_rx/DeFEC_sub/sub0_deInterleaver/intram_read_cnt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.808ns period=3.617ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.617ns  (clk_out2_design_1_clk_wiz_0_0 rise@3.617ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.912ns  (logic 2.308ns (79.263%)  route 0.604ns (20.737%))
  Logic Levels:           4  (CARRY4=3 LUT1=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.883ns = ( 2.733 - 3.617 ) 
    Source Clock Delay      (SCD):    -1.385ns
    Clock Pessimism Removal (CPR):    -0.560ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.081     2.649    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    -4.775 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    -2.971    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -2.878 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=55879, routed)       1.754    -1.124    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.782    -4.906 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.937    -2.969    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093    -2.876 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=9967, routed)        1.491    -1.385    design_1_i/modem_0/inst/modem_rx/DeFEC_sub/sub0_deInterleaver/sub0_interl_addr_rom/clk_hh
    RAMB36_X4Y26         RAMB36E1                                     r  design_1_i/modem_0/inst/modem_rx/DeFEC_sub/sub0_deInterleaver/sub0_interl_addr_rom/adress_for_interliv_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y26         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      1.800     0.415 f  design_1_i/modem_0/inst/modem_rx/DeFEC_sub/sub0_deInterleaver/sub0_interl_addr_rom/adress_for_interliv_reg_0/DOADO[1]
                         net (fo=2, routed)           0.604     1.019    design_1_i/modem_0/inst/modem_rx/DeFEC_sub/sub0_deInterleaver/adress_for_interliv_reg[1]
    SLICE_X122Y125       LUT1 (Prop_lut1_I0_O)        0.043     1.062 r  design_1_i/modem_0/inst/modem_rx/DeFEC_sub/sub0_deInterleaver/intram_read_cnt[4]_i_5/O
                         net (fo=1, routed)           0.000     1.062    design_1_i/modem_0/inst/modem_rx/DeFEC_sub/sub0_deInterleaver/sub0_interl_addr_rom/S[0]
    SLICE_X122Y125       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     1.308 r  design_1_i/modem_0/inst/modem_rx/DeFEC_sub/sub0_deInterleaver/sub0_interl_addr_rom/intram_read_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.308    design_1_i/modem_0/inst/modem_rx/DeFEC_sub/sub0_deInterleaver/sub0_interl_addr_rom/intram_read_cnt_reg[4]_i_1_n_0
    SLICE_X122Y126       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.362 r  design_1_i/modem_0/inst/modem_rx/DeFEC_sub/sub0_deInterleaver/sub0_interl_addr_rom/intram_read_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.362    design_1_i/modem_0/inst/modem_rx/DeFEC_sub/sub0_deInterleaver/sub0_interl_addr_rom/intram_read_cnt_reg[8]_i_1_n_0
    SLICE_X122Y127       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     1.527 r  design_1_i/modem_0/inst/modem_rx/DeFEC_sub/sub0_deInterleaver/sub0_interl_addr_rom/intram_read_cnt_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.527    design_1_i/modem_0/inst/modem_rx/DeFEC_sub/sub0_deInterleaver/intram_read_cnt0[10]
    SLICE_X122Y127       FDRE                                         r  design_1_i/modem_0/inst/modem_rx/DeFEC_sub/sub0_deInterleaver/intram_read_cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      3.617     3.617 r  
    F22                                               0.000     3.617 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     3.617    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436     5.052 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.986     6.038    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.398    -0.360 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686     1.326    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     1.409 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=55879, routed)       1.530     2.939    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.394    -0.455 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.783     1.328    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     1.411 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=9967, routed)        1.322     2.733    design_1_i/modem_0/inst/modem_rx/DeFEC_sub/sub0_deInterleaver/clk_hh
    SLICE_X122Y127       FDRE                                         r  design_1_i/modem_0/inst/modem_rx/DeFEC_sub/sub0_deInterleaver/intram_read_cnt_reg[10]/C
                         clock pessimism             -0.560     2.173    
                         clock uncertainty           -0.083     2.090    
    SLICE_X122Y127       FDRE (Setup_fdre_C_D)        0.076     2.166    design_1_i/modem_0/inst/modem_rx/DeFEC_sub/sub0_deInterleaver/intram_read_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          2.166    
                         arrival time                          -1.527    
  -------------------------------------------------------------------
                         slack                                  0.639    

Slack (MET) :             0.643ns  (required time - arrival time)
  Source:                 design_1_i/modem_0/inst/modem_rx/DeFEC_sub/sub0_deInterleaver/sub0_interl_addr_rom/adress_for_interliv_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.808ns period=3.617ns})
  Destination:            design_1_i/modem_0/inst/modem_rx/DeFEC_sub/sub0_deInterleaver/intram_read_cnt_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.808ns period=3.617ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.617ns  (clk_out2_design_1_clk_wiz_0_0 rise@3.617ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.909ns  (logic 2.305ns (79.242%)  route 0.604ns (20.758%))
  Logic Levels:           5  (CARRY4=4 LUT1=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.882ns = ( 2.734 - 3.617 ) 
    Source Clock Delay      (SCD):    -1.385ns
    Clock Pessimism Removal (CPR):    -0.560ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.081     2.649    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    -4.775 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    -2.971    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -2.878 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=55879, routed)       1.754    -1.124    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.782    -4.906 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.937    -2.969    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093    -2.876 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=9967, routed)        1.491    -1.385    design_1_i/modem_0/inst/modem_rx/DeFEC_sub/sub0_deInterleaver/sub0_interl_addr_rom/clk_hh
    RAMB36_X4Y26         RAMB36E1                                     r  design_1_i/modem_0/inst/modem_rx/DeFEC_sub/sub0_deInterleaver/sub0_interl_addr_rom/adress_for_interliv_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y26         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      1.800     0.415 f  design_1_i/modem_0/inst/modem_rx/DeFEC_sub/sub0_deInterleaver/sub0_interl_addr_rom/adress_for_interliv_reg_0/DOADO[1]
                         net (fo=2, routed)           0.604     1.019    design_1_i/modem_0/inst/modem_rx/DeFEC_sub/sub0_deInterleaver/adress_for_interliv_reg[1]
    SLICE_X122Y125       LUT1 (Prop_lut1_I0_O)        0.043     1.062 r  design_1_i/modem_0/inst/modem_rx/DeFEC_sub/sub0_deInterleaver/intram_read_cnt[4]_i_5/O
                         net (fo=1, routed)           0.000     1.062    design_1_i/modem_0/inst/modem_rx/DeFEC_sub/sub0_deInterleaver/sub0_interl_addr_rom/S[0]
    SLICE_X122Y125       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     1.308 r  design_1_i/modem_0/inst/modem_rx/DeFEC_sub/sub0_deInterleaver/sub0_interl_addr_rom/intram_read_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.308    design_1_i/modem_0/inst/modem_rx/DeFEC_sub/sub0_deInterleaver/sub0_interl_addr_rom/intram_read_cnt_reg[4]_i_1_n_0
    SLICE_X122Y126       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.362 r  design_1_i/modem_0/inst/modem_rx/DeFEC_sub/sub0_deInterleaver/sub0_interl_addr_rom/intram_read_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.362    design_1_i/modem_0/inst/modem_rx/DeFEC_sub/sub0_deInterleaver/sub0_interl_addr_rom/intram_read_cnt_reg[8]_i_1_n_0
    SLICE_X122Y127       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.416 r  design_1_i/modem_0/inst/modem_rx/DeFEC_sub/sub0_deInterleaver/sub0_interl_addr_rom/intram_read_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.416    design_1_i/modem_0/inst/modem_rx/DeFEC_sub/sub0_deInterleaver/sub0_interl_addr_rom/intram_read_cnt_reg[12]_i_1_n_0
    SLICE_X122Y128       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108     1.524 r  design_1_i/modem_0/inst/modem_rx/DeFEC_sub/sub0_deInterleaver/sub0_interl_addr_rom/intram_read_cnt_reg[13]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.524    design_1_i/modem_0/inst/modem_rx/DeFEC_sub/sub0_deInterleaver/intram_read_cnt0[13]
    SLICE_X122Y128       FDRE                                         r  design_1_i/modem_0/inst/modem_rx/DeFEC_sub/sub0_deInterleaver/intram_read_cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      3.617     3.617 r  
    F22                                               0.000     3.617 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     3.617    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436     5.052 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.986     6.038    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.398    -0.360 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686     1.326    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     1.409 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=55879, routed)       1.530     2.939    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.394    -0.455 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.783     1.328    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     1.411 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=9967, routed)        1.323     2.734    design_1_i/modem_0/inst/modem_rx/DeFEC_sub/sub0_deInterleaver/clk_hh
    SLICE_X122Y128       FDRE                                         r  design_1_i/modem_0/inst/modem_rx/DeFEC_sub/sub0_deInterleaver/intram_read_cnt_reg[13]/C
                         clock pessimism             -0.560     2.174    
                         clock uncertainty           -0.083     2.091    
    SLICE_X122Y128       FDRE (Setup_fdre_C_D)        0.076     2.167    design_1_i/modem_0/inst/modem_rx/DeFEC_sub/sub0_deInterleaver/intram_read_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                          2.167    
                         arrival time                          -1.524    
  -------------------------------------------------------------------
                         slack                                  0.643    

Slack (MET) :             0.653ns  (required time - arrival time)
  Source:                 design_1_i/modem_0/inst/modem_rx/DeFEC_sub/sub0_deInterleaver/sub0_interl_addr_rom/adress_for_interliv_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.808ns period=3.617ns})
  Destination:            design_1_i/modem_0/inst/modem_rx/DeFEC_sub/sub0_deInterleaver/intram_read_cnt_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.808ns period=3.617ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.617ns  (clk_out2_design_1_clk_wiz_0_0 rise@3.617ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.898ns  (logic 2.294ns (79.163%)  route 0.604ns (20.837%))
  Logic Levels:           4  (CARRY4=3 LUT1=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.883ns = ( 2.733 - 3.617 ) 
    Source Clock Delay      (SCD):    -1.385ns
    Clock Pessimism Removal (CPR):    -0.560ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.081     2.649    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    -4.775 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    -2.971    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -2.878 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=55879, routed)       1.754    -1.124    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.782    -4.906 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.937    -2.969    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093    -2.876 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=9967, routed)        1.491    -1.385    design_1_i/modem_0/inst/modem_rx/DeFEC_sub/sub0_deInterleaver/sub0_interl_addr_rom/clk_hh
    RAMB36_X4Y26         RAMB36E1                                     r  design_1_i/modem_0/inst/modem_rx/DeFEC_sub/sub0_deInterleaver/sub0_interl_addr_rom/adress_for_interliv_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y26         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      1.800     0.415 f  design_1_i/modem_0/inst/modem_rx/DeFEC_sub/sub0_deInterleaver/sub0_interl_addr_rom/adress_for_interliv_reg_0/DOADO[1]
                         net (fo=2, routed)           0.604     1.019    design_1_i/modem_0/inst/modem_rx/DeFEC_sub/sub0_deInterleaver/adress_for_interliv_reg[1]
    SLICE_X122Y125       LUT1 (Prop_lut1_I0_O)        0.043     1.062 r  design_1_i/modem_0/inst/modem_rx/DeFEC_sub/sub0_deInterleaver/intram_read_cnt[4]_i_5/O
                         net (fo=1, routed)           0.000     1.062    design_1_i/modem_0/inst/modem_rx/DeFEC_sub/sub0_deInterleaver/sub0_interl_addr_rom/S[0]
    SLICE_X122Y125       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     1.308 r  design_1_i/modem_0/inst/modem_rx/DeFEC_sub/sub0_deInterleaver/sub0_interl_addr_rom/intram_read_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.308    design_1_i/modem_0/inst/modem_rx/DeFEC_sub/sub0_deInterleaver/sub0_interl_addr_rom/intram_read_cnt_reg[4]_i_1_n_0
    SLICE_X122Y126       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.362 r  design_1_i/modem_0/inst/modem_rx/DeFEC_sub/sub0_deInterleaver/sub0_interl_addr_rom/intram_read_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.362    design_1_i/modem_0/inst/modem_rx/DeFEC_sub/sub0_deInterleaver/sub0_interl_addr_rom/intram_read_cnt_reg[8]_i_1_n_0
    SLICE_X122Y127       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.151     1.513 r  design_1_i/modem_0/inst/modem_rx/DeFEC_sub/sub0_deInterleaver/sub0_interl_addr_rom/intram_read_cnt_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.513    design_1_i/modem_0/inst/modem_rx/DeFEC_sub/sub0_deInterleaver/intram_read_cnt0[12]
    SLICE_X122Y127       FDRE                                         r  design_1_i/modem_0/inst/modem_rx/DeFEC_sub/sub0_deInterleaver/intram_read_cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      3.617     3.617 r  
    F22                                               0.000     3.617 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     3.617    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436     5.052 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.986     6.038    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.398    -0.360 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686     1.326    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     1.409 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=55879, routed)       1.530     2.939    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.394    -0.455 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.783     1.328    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     1.411 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=9967, routed)        1.322     2.733    design_1_i/modem_0/inst/modem_rx/DeFEC_sub/sub0_deInterleaver/clk_hh
    SLICE_X122Y127       FDRE                                         r  design_1_i/modem_0/inst/modem_rx/DeFEC_sub/sub0_deInterleaver/intram_read_cnt_reg[12]/C
                         clock pessimism             -0.560     2.173    
                         clock uncertainty           -0.083     2.090    
    SLICE_X122Y127       FDRE (Setup_fdre_C_D)        0.076     2.166    design_1_i/modem_0/inst/modem_rx/DeFEC_sub/sub0_deInterleaver/intram_read_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                          2.166    
                         arrival time                          -1.513    
  -------------------------------------------------------------------
                         slack                                  0.653    

Slack (MET) :             0.692ns  (required time - arrival time)
  Source:                 design_1_i/modem_0/inst/modem_rx/DeFEC_sub/sub0_deInterleaver/sub0_interl_addr_rom/adress_for_interliv_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.808ns period=3.617ns})
  Destination:            design_1_i/modem_0/inst/modem_rx/DeFEC_sub/sub0_deInterleaver/intram_read_cnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.808ns period=3.617ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.617ns  (clk_out2_design_1_clk_wiz_0_0 rise@3.617ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.858ns  (logic 2.254ns (78.871%)  route 0.604ns (21.129%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.884ns = ( 2.732 - 3.617 ) 
    Source Clock Delay      (SCD):    -1.385ns
    Clock Pessimism Removal (CPR):    -0.560ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.081     2.649    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    -4.775 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    -2.971    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -2.878 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=55879, routed)       1.754    -1.124    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.782    -4.906 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.937    -2.969    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093    -2.876 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=9967, routed)        1.491    -1.385    design_1_i/modem_0/inst/modem_rx/DeFEC_sub/sub0_deInterleaver/sub0_interl_addr_rom/clk_hh
    RAMB36_X4Y26         RAMB36E1                                     r  design_1_i/modem_0/inst/modem_rx/DeFEC_sub/sub0_deInterleaver/sub0_interl_addr_rom/adress_for_interliv_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y26         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      1.800     0.415 f  design_1_i/modem_0/inst/modem_rx/DeFEC_sub/sub0_deInterleaver/sub0_interl_addr_rom/adress_for_interliv_reg_0/DOADO[1]
                         net (fo=2, routed)           0.604     1.019    design_1_i/modem_0/inst/modem_rx/DeFEC_sub/sub0_deInterleaver/adress_for_interliv_reg[1]
    SLICE_X122Y125       LUT1 (Prop_lut1_I0_O)        0.043     1.062 r  design_1_i/modem_0/inst/modem_rx/DeFEC_sub/sub0_deInterleaver/intram_read_cnt[4]_i_5/O
                         net (fo=1, routed)           0.000     1.062    design_1_i/modem_0/inst/modem_rx/DeFEC_sub/sub0_deInterleaver/sub0_interl_addr_rom/S[0]
    SLICE_X122Y125       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     1.308 r  design_1_i/modem_0/inst/modem_rx/DeFEC_sub/sub0_deInterleaver/sub0_interl_addr_rom/intram_read_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.308    design_1_i/modem_0/inst/modem_rx/DeFEC_sub/sub0_deInterleaver/sub0_interl_addr_rom/intram_read_cnt_reg[4]_i_1_n_0
    SLICE_X122Y126       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     1.473 r  design_1_i/modem_0/inst/modem_rx/DeFEC_sub/sub0_deInterleaver/sub0_interl_addr_rom/intram_read_cnt_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.473    design_1_i/modem_0/inst/modem_rx/DeFEC_sub/sub0_deInterleaver/intram_read_cnt0[6]
    SLICE_X122Y126       FDRE                                         r  design_1_i/modem_0/inst/modem_rx/DeFEC_sub/sub0_deInterleaver/intram_read_cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      3.617     3.617 r  
    F22                                               0.000     3.617 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     3.617    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436     5.052 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.986     6.038    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.398    -0.360 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686     1.326    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     1.409 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=55879, routed)       1.530     2.939    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.394    -0.455 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.783     1.328    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     1.411 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=9967, routed)        1.321     2.732    design_1_i/modem_0/inst/modem_rx/DeFEC_sub/sub0_deInterleaver/clk_hh
    SLICE_X122Y126       FDRE                                         r  design_1_i/modem_0/inst/modem_rx/DeFEC_sub/sub0_deInterleaver/intram_read_cnt_reg[6]/C
                         clock pessimism             -0.560     2.172    
                         clock uncertainty           -0.083     2.089    
    SLICE_X122Y126       FDRE (Setup_fdre_C_D)        0.076     2.165    design_1_i/modem_0/inst/modem_rx/DeFEC_sub/sub0_deInterleaver/intram_read_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          2.165    
                         arrival time                          -1.473    
  -------------------------------------------------------------------
                         slack                                  0.692    

Slack (MET) :             0.692ns  (required time - arrival time)
  Source:                 design_1_i/modem_0/inst/modem_rx/DeFEC_sub/sub0_deInterleaver/sub0_interl_addr_rom/adress_for_interliv_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.808ns period=3.617ns})
  Destination:            design_1_i/modem_0/inst/modem_rx/DeFEC_sub/sub0_deInterleaver/intram_read_cnt_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.808ns period=3.617ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.617ns  (clk_out2_design_1_clk_wiz_0_0 rise@3.617ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.859ns  (logic 2.255ns (78.878%)  route 0.604ns (21.122%))
  Logic Levels:           4  (CARRY4=3 LUT1=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.883ns = ( 2.733 - 3.617 ) 
    Source Clock Delay      (SCD):    -1.385ns
    Clock Pessimism Removal (CPR):    -0.560ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.081     2.649    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    -4.775 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    -2.971    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -2.878 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=55879, routed)       1.754    -1.124    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.782    -4.906 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.937    -2.969    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093    -2.876 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=9967, routed)        1.491    -1.385    design_1_i/modem_0/inst/modem_rx/DeFEC_sub/sub0_deInterleaver/sub0_interl_addr_rom/clk_hh
    RAMB36_X4Y26         RAMB36E1                                     r  design_1_i/modem_0/inst/modem_rx/DeFEC_sub/sub0_deInterleaver/sub0_interl_addr_rom/adress_for_interliv_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y26         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      1.800     0.415 f  design_1_i/modem_0/inst/modem_rx/DeFEC_sub/sub0_deInterleaver/sub0_interl_addr_rom/adress_for_interliv_reg_0/DOADO[1]
                         net (fo=2, routed)           0.604     1.019    design_1_i/modem_0/inst/modem_rx/DeFEC_sub/sub0_deInterleaver/adress_for_interliv_reg[1]
    SLICE_X122Y125       LUT1 (Prop_lut1_I0_O)        0.043     1.062 r  design_1_i/modem_0/inst/modem_rx/DeFEC_sub/sub0_deInterleaver/intram_read_cnt[4]_i_5/O
                         net (fo=1, routed)           0.000     1.062    design_1_i/modem_0/inst/modem_rx/DeFEC_sub/sub0_deInterleaver/sub0_interl_addr_rom/S[0]
    SLICE_X122Y125       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     1.308 r  design_1_i/modem_0/inst/modem_rx/DeFEC_sub/sub0_deInterleaver/sub0_interl_addr_rom/intram_read_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.308    design_1_i/modem_0/inst/modem_rx/DeFEC_sub/sub0_deInterleaver/sub0_interl_addr_rom/intram_read_cnt_reg[4]_i_1_n_0
    SLICE_X122Y126       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.362 r  design_1_i/modem_0/inst/modem_rx/DeFEC_sub/sub0_deInterleaver/sub0_interl_addr_rom/intram_read_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.362    design_1_i/modem_0/inst/modem_rx/DeFEC_sub/sub0_deInterleaver/sub0_interl_addr_rom/intram_read_cnt_reg[8]_i_1_n_0
    SLICE_X122Y127       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.112     1.474 r  design_1_i/modem_0/inst/modem_rx/DeFEC_sub/sub0_deInterleaver/sub0_interl_addr_rom/intram_read_cnt_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.474    design_1_i/modem_0/inst/modem_rx/DeFEC_sub/sub0_deInterleaver/intram_read_cnt0[11]
    SLICE_X122Y127       FDRE                                         r  design_1_i/modem_0/inst/modem_rx/DeFEC_sub/sub0_deInterleaver/intram_read_cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      3.617     3.617 r  
    F22                                               0.000     3.617 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     3.617    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436     5.052 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.986     6.038    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.398    -0.360 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686     1.326    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     1.409 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=55879, routed)       1.530     2.939    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.394    -0.455 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.783     1.328    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     1.411 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=9967, routed)        1.322     2.733    design_1_i/modem_0/inst/modem_rx/DeFEC_sub/sub0_deInterleaver/clk_hh
    SLICE_X122Y127       FDRE                                         r  design_1_i/modem_0/inst/modem_rx/DeFEC_sub/sub0_deInterleaver/intram_read_cnt_reg[11]/C
                         clock pessimism             -0.560     2.173    
                         clock uncertainty           -0.083     2.090    
    SLICE_X122Y127       FDRE (Setup_fdre_C_D)        0.076     2.166    design_1_i/modem_0/inst/modem_rx/DeFEC_sub/sub0_deInterleaver/intram_read_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          2.166    
                         arrival time                          -1.474    
  -------------------------------------------------------------------
                         slack                                  0.692    

Slack (MET) :             0.696ns  (required time - arrival time)
  Source:                 design_1_i/modem_0/inst/modem_rx/DeFEC_sub/sub0_deInterleaver/sub0_interl_addr_rom/adress_for_interliv_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.808ns period=3.617ns})
  Destination:            design_1_i/modem_0/inst/modem_rx/DeFEC_sub/sub0_deInterleaver/intram_read_cnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.808ns period=3.617ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.617ns  (clk_out2_design_1_clk_wiz_0_0 rise@3.617ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.855ns  (logic 2.251ns (78.849%)  route 0.604ns (21.151%))
  Logic Levels:           4  (CARRY4=3 LUT1=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.883ns = ( 2.733 - 3.617 ) 
    Source Clock Delay      (SCD):    -1.385ns
    Clock Pessimism Removal (CPR):    -0.560ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.081     2.649    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    -4.775 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    -2.971    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -2.878 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=55879, routed)       1.754    -1.124    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.782    -4.906 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.937    -2.969    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093    -2.876 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=9967, routed)        1.491    -1.385    design_1_i/modem_0/inst/modem_rx/DeFEC_sub/sub0_deInterleaver/sub0_interl_addr_rom/clk_hh
    RAMB36_X4Y26         RAMB36E1                                     r  design_1_i/modem_0/inst/modem_rx/DeFEC_sub/sub0_deInterleaver/sub0_interl_addr_rom/adress_for_interliv_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y26         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      1.800     0.415 f  design_1_i/modem_0/inst/modem_rx/DeFEC_sub/sub0_deInterleaver/sub0_interl_addr_rom/adress_for_interliv_reg_0/DOADO[1]
                         net (fo=2, routed)           0.604     1.019    design_1_i/modem_0/inst/modem_rx/DeFEC_sub/sub0_deInterleaver/adress_for_interliv_reg[1]
    SLICE_X122Y125       LUT1 (Prop_lut1_I0_O)        0.043     1.062 r  design_1_i/modem_0/inst/modem_rx/DeFEC_sub/sub0_deInterleaver/intram_read_cnt[4]_i_5/O
                         net (fo=1, routed)           0.000     1.062    design_1_i/modem_0/inst/modem_rx/DeFEC_sub/sub0_deInterleaver/sub0_interl_addr_rom/S[0]
    SLICE_X122Y125       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     1.308 r  design_1_i/modem_0/inst/modem_rx/DeFEC_sub/sub0_deInterleaver/sub0_interl_addr_rom/intram_read_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.308    design_1_i/modem_0/inst/modem_rx/DeFEC_sub/sub0_deInterleaver/sub0_interl_addr_rom/intram_read_cnt_reg[4]_i_1_n_0
    SLICE_X122Y126       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     1.362 r  design_1_i/modem_0/inst/modem_rx/DeFEC_sub/sub0_deInterleaver/sub0_interl_addr_rom/intram_read_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.362    design_1_i/modem_0/inst/modem_rx/DeFEC_sub/sub0_deInterleaver/sub0_interl_addr_rom/intram_read_cnt_reg[8]_i_1_n_0
    SLICE_X122Y127       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108     1.470 r  design_1_i/modem_0/inst/modem_rx/DeFEC_sub/sub0_deInterleaver/sub0_interl_addr_rom/intram_read_cnt_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.470    design_1_i/modem_0/inst/modem_rx/DeFEC_sub/sub0_deInterleaver/intram_read_cnt0[9]
    SLICE_X122Y127       FDRE                                         r  design_1_i/modem_0/inst/modem_rx/DeFEC_sub/sub0_deInterleaver/intram_read_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      3.617     3.617 r  
    F22                                               0.000     3.617 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     3.617    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436     5.052 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.986     6.038    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.398    -0.360 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686     1.326    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     1.409 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=55879, routed)       1.530     2.939    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.394    -0.455 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.783     1.328    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     1.411 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=9967, routed)        1.322     2.733    design_1_i/modem_0/inst/modem_rx/DeFEC_sub/sub0_deInterleaver/clk_hh
    SLICE_X122Y127       FDRE                                         r  design_1_i/modem_0/inst/modem_rx/DeFEC_sub/sub0_deInterleaver/intram_read_cnt_reg[9]/C
                         clock pessimism             -0.560     2.173    
                         clock uncertainty           -0.083     2.090    
    SLICE_X122Y127       FDRE (Setup_fdre_C_D)        0.076     2.166    design_1_i/modem_0/inst/modem_rx/DeFEC_sub/sub0_deInterleaver/intram_read_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                          2.166    
                         arrival time                          -1.470    
  -------------------------------------------------------------------
                         slack                                  0.696    

Slack (MET) :             0.706ns  (required time - arrival time)
  Source:                 design_1_i/modem_0/inst/modem_rx/DeFEC_sub/sub0_deInterleaver/sub0_interl_addr_rom/adress_for_interliv_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.808ns period=3.617ns})
  Destination:            design_1_i/modem_0/inst/modem_rx/DeFEC_sub/sub0_deInterleaver/intram_read_cnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.808ns period=3.617ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.617ns  (clk_out2_design_1_clk_wiz_0_0 rise@3.617ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.844ns  (logic 2.240ns (78.767%)  route 0.604ns (21.233%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.884ns = ( 2.732 - 3.617 ) 
    Source Clock Delay      (SCD):    -1.385ns
    Clock Pessimism Removal (CPR):    -0.560ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.081     2.649    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    -4.775 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    -2.971    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -2.878 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=55879, routed)       1.754    -1.124    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.782    -4.906 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.937    -2.969    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093    -2.876 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=9967, routed)        1.491    -1.385    design_1_i/modem_0/inst/modem_rx/DeFEC_sub/sub0_deInterleaver/sub0_interl_addr_rom/clk_hh
    RAMB36_X4Y26         RAMB36E1                                     r  design_1_i/modem_0/inst/modem_rx/DeFEC_sub/sub0_deInterleaver/sub0_interl_addr_rom/adress_for_interliv_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y26         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      1.800     0.415 f  design_1_i/modem_0/inst/modem_rx/DeFEC_sub/sub0_deInterleaver/sub0_interl_addr_rom/adress_for_interliv_reg_0/DOADO[1]
                         net (fo=2, routed)           0.604     1.019    design_1_i/modem_0/inst/modem_rx/DeFEC_sub/sub0_deInterleaver/adress_for_interliv_reg[1]
    SLICE_X122Y125       LUT1 (Prop_lut1_I0_O)        0.043     1.062 r  design_1_i/modem_0/inst/modem_rx/DeFEC_sub/sub0_deInterleaver/intram_read_cnt[4]_i_5/O
                         net (fo=1, routed)           0.000     1.062    design_1_i/modem_0/inst/modem_rx/DeFEC_sub/sub0_deInterleaver/sub0_interl_addr_rom/S[0]
    SLICE_X122Y125       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.246     1.308 r  design_1_i/modem_0/inst/modem_rx/DeFEC_sub/sub0_deInterleaver/sub0_interl_addr_rom/intram_read_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.308    design_1_i/modem_0/inst/modem_rx/DeFEC_sub/sub0_deInterleaver/sub0_interl_addr_rom/intram_read_cnt_reg[4]_i_1_n_0
    SLICE_X122Y126       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.151     1.459 r  design_1_i/modem_0/inst/modem_rx/DeFEC_sub/sub0_deInterleaver/sub0_interl_addr_rom/intram_read_cnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.459    design_1_i/modem_0/inst/modem_rx/DeFEC_sub/sub0_deInterleaver/intram_read_cnt0[8]
    SLICE_X122Y126       FDRE                                         r  design_1_i/modem_0/inst/modem_rx/DeFEC_sub/sub0_deInterleaver/intram_read_cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      3.617     3.617 r  
    F22                                               0.000     3.617 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     3.617    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436     5.052 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.986     6.038    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.398    -0.360 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686     1.326    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     1.409 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=55879, routed)       1.530     2.939    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.394    -0.455 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.783     1.328    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     1.411 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=9967, routed)        1.321     2.732    design_1_i/modem_0/inst/modem_rx/DeFEC_sub/sub0_deInterleaver/clk_hh
    SLICE_X122Y126       FDRE                                         r  design_1_i/modem_0/inst/modem_rx/DeFEC_sub/sub0_deInterleaver/intram_read_cnt_reg[8]/C
                         clock pessimism             -0.560     2.172    
                         clock uncertainty           -0.083     2.089    
    SLICE_X122Y126       FDRE (Setup_fdre_C_D)        0.076     2.165    design_1_i/modem_0/inst/modem_rx/DeFEC_sub/sub0_deInterleaver/intram_read_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                          2.165    
                         arrival time                          -1.459    
  -------------------------------------------------------------------
                         slack                                  0.706    

Slack (MET) :             0.730ns  (required time - arrival time)
  Source:                 design_1_i/modem_0/inst/modem_rx/count_err_sub/count_val_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.808ns period=3.617ns})
  Destination:            design_1_i/modem_0/inst/modem_rx/count_err_sub/n_er_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.808ns period=3.617ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.617ns  (clk_out2_design_1_clk_wiz_0_0 rise@3.617ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.573ns  (logic 0.352ns (13.680%)  route 2.221ns (86.320%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.777ns = ( 2.839 - 3.617 ) 
    Source Clock Delay      (SCD):    -1.483ns
    Clock Pessimism Removal (CPR):    -0.655ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.081     2.649    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    -4.775 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    -2.971    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -2.878 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=55879, routed)       1.754    -1.124    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.782    -4.906 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.937    -2.969    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093    -2.876 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=9967, routed)        1.393    -1.483    design_1_i/modem_0/inst/modem_rx/count_err_sub/clk_hh
    SLICE_X77Y103        FDRE                                         r  design_1_i/modem_0/inst/modem_rx/count_err_sub/count_val_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y103        FDRE (Prop_fdre_C_Q)         0.223    -1.260 f  design_1_i/modem_0/inst/modem_rx/count_err_sub/count_val_reg[11]/Q
                         net (fo=2, routed)           0.460    -0.800    design_1_i/modem_0/inst/modem_rx/count_err_sub/count_val[11]
    SLICE_X74Y103        LUT4 (Prop_lut4_I0_O)        0.043    -0.757 f  design_1_i/modem_0/inst/modem_rx/count_err_sub/count_val[23]_i_6/O
                         net (fo=1, routed)           0.627    -0.129    design_1_i/modem_0/inst/modem_rx/count_err_sub/count_val[23]_i_6_n_0
    SLICE_X70Y102        LUT6 (Prop_lut6_I2_O)        0.043    -0.086 f  design_1_i/modem_0/inst/modem_rx/count_err_sub/count_val[23]_i_3/O
                         net (fo=34, routed)          0.599     0.513    design_1_i/modem_0/inst/modem_rx/count_err_sub/count_val[23]_i_3_n_0
    SLICE_X72Y93         LUT3 (Prop_lut3_I1_O)        0.043     0.556 r  design_1_i/modem_0/inst/modem_rx/count_err_sub/n_er[23]_i_1/O
                         net (fo=17, routed)          0.535     1.090    design_1_i/modem_0/inst/modem_rx/count_err_sub/n_er[23]_i_1_n_0
    SLICE_X62Y88         FDRE                                         r  design_1_i/modem_0/inst/modem_rx/count_err_sub/n_er_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      3.617     3.617 r  
    F22                                               0.000     3.617 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     3.617    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436     5.052 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.986     6.038    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.398    -0.360 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686     1.326    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     1.409 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=55879, routed)       1.530     2.939    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.394    -0.455 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.783     1.328    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     1.411 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=9967, routed)        1.428     2.839    design_1_i/modem_0/inst/modem_rx/count_err_sub/clk_hh
    SLICE_X62Y88         FDRE                                         r  design_1_i/modem_0/inst/modem_rx/count_err_sub/n_er_reg[1]/C
                         clock pessimism             -0.655     2.184    
                         clock uncertainty           -0.083     2.101    
    SLICE_X62Y88         FDRE (Setup_fdre_C_R)       -0.281     1.820    design_1_i/modem_0/inst/modem_rx/count_err_sub/n_er_reg[1]
  -------------------------------------------------------------------
                         required time                          1.820    
                         arrival time                          -1.090    
  -------------------------------------------------------------------
                         slack                                  0.730    

Slack (MET) :             0.730ns  (required time - arrival time)
  Source:                 design_1_i/modem_0/inst/modem_rx/count_err_sub/count_val_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.808ns period=3.617ns})
  Destination:            design_1_i/modem_0/inst/modem_rx/count_err_sub/n_er_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.808ns period=3.617ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.617ns  (clk_out2_design_1_clk_wiz_0_0 rise@3.617ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.573ns  (logic 0.352ns (13.680%)  route 2.221ns (86.320%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.777ns = ( 2.839 - 3.617 ) 
    Source Clock Delay      (SCD):    -1.483ns
    Clock Pessimism Removal (CPR):    -0.655ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.081     2.649    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    -4.775 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    -2.971    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -2.878 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=55879, routed)       1.754    -1.124    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.782    -4.906 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.937    -2.969    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093    -2.876 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=9967, routed)        1.393    -1.483    design_1_i/modem_0/inst/modem_rx/count_err_sub/clk_hh
    SLICE_X77Y103        FDRE                                         r  design_1_i/modem_0/inst/modem_rx/count_err_sub/count_val_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y103        FDRE (Prop_fdre_C_Q)         0.223    -1.260 f  design_1_i/modem_0/inst/modem_rx/count_err_sub/count_val_reg[11]/Q
                         net (fo=2, routed)           0.460    -0.800    design_1_i/modem_0/inst/modem_rx/count_err_sub/count_val[11]
    SLICE_X74Y103        LUT4 (Prop_lut4_I0_O)        0.043    -0.757 f  design_1_i/modem_0/inst/modem_rx/count_err_sub/count_val[23]_i_6/O
                         net (fo=1, routed)           0.627    -0.129    design_1_i/modem_0/inst/modem_rx/count_err_sub/count_val[23]_i_6_n_0
    SLICE_X70Y102        LUT6 (Prop_lut6_I2_O)        0.043    -0.086 f  design_1_i/modem_0/inst/modem_rx/count_err_sub/count_val[23]_i_3/O
                         net (fo=34, routed)          0.599     0.513    design_1_i/modem_0/inst/modem_rx/count_err_sub/count_val[23]_i_3_n_0
    SLICE_X72Y93         LUT3 (Prop_lut3_I1_O)        0.043     0.556 r  design_1_i/modem_0/inst/modem_rx/count_err_sub/n_er[23]_i_1/O
                         net (fo=17, routed)          0.535     1.090    design_1_i/modem_0/inst/modem_rx/count_err_sub/n_er[23]_i_1_n_0
    SLICE_X62Y88         FDRE                                         r  design_1_i/modem_0/inst/modem_rx/count_err_sub/n_er_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      3.617     3.617 r  
    F22                                               0.000     3.617 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     3.617    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436     5.052 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.986     6.038    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.398    -0.360 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686     1.326    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     1.409 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=55879, routed)       1.530     2.939    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.394    -0.455 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.783     1.328    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.083     1.411 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=9967, routed)        1.428     2.839    design_1_i/modem_0/inst/modem_rx/count_err_sub/clk_hh
    SLICE_X62Y88         FDRE                                         r  design_1_i/modem_0/inst/modem_rx/count_err_sub/n_er_reg[2]/C
                         clock pessimism             -0.655     2.184    
                         clock uncertainty           -0.083     2.101    
    SLICE_X62Y88         FDRE (Setup_fdre_C_R)       -0.281     1.820    design_1_i/modem_0/inst/modem_rx/count_err_sub/n_er_reg[2]
  -------------------------------------------------------------------
                         required time                          1.820    
                         arrival time                          -1.090    
  -------------------------------------------------------------------
                         slack                                  0.730    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 design_1_i/modem_0/inst/modem_rx/DeFEC_sub/dec/engine/vnode/v_engine_llra_inst[6].v_engine_n_inst[0].engine/cnode_reg[2][2][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.808ns period=3.617ns})
  Destination:            design_1_i/modem_0/inst/modem_rx/DeFEC_sub/dec/engine/vnode/v_engine_llra_inst[6].v_engine_n_inst[0].engine/vnode_reg[2][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.808ns period=3.617ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.206ns (55.150%)  route 0.168ns (44.850%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.320ns
    Source Clock Delay      (SCD):    -0.469ns
    Clock Pessimism Removal (CPR):    -0.113ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.503     0.996    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -1.837 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.076    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=55879, routed)       0.757    -0.293    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.767    -2.060 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.986    -1.074    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.048 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=9967, routed)        0.579    -0.469    design_1_i/modem_0/inst/modem_rx/DeFEC_sub/dec/engine/vnode/v_engine_llra_inst[6].v_engine_n_inst[0].engine/iclk
    SLICE_X49Y150        FDRE                                         r  design_1_i/modem_0/inst/modem_rx/DeFEC_sub/dec/engine/vnode/v_engine_llra_inst[6].v_engine_n_inst[0].engine/cnode_reg[2][2][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y150        FDRE (Prop_fdre_C_Q)         0.091    -0.378 r  design_1_i/modem_0/inst/modem_rx/DeFEC_sub/dec/engine/vnode/v_engine_llra_inst[6].v_engine_n_inst[0].engine/cnode_reg[2][2][2]/Q
                         net (fo=1, routed)           0.168    -0.211    design_1_i/modem_0/inst/modem_rx/DeFEC_sub/dec/engine/vnode/v_engine_llra_inst[6].v_engine_n_inst[0].engine/cnode[2][2]_507[2]
    SLICE_X49Y149        LUT2 (Prop_lut2_I1_O)        0.064    -0.147 r  design_1_i/modem_0/inst/modem_rx/DeFEC_sub/dec/engine/vnode/v_engine_llra_inst[6].v_engine_n_inst[0].engine/vnode[2][3]_i_3__5/O
                         net (fo=1, routed)           0.000    -0.147    design_1_i/modem_0/inst/modem_rx/DeFEC_sub/dec/engine/vnode/v_engine_llra_inst[6].v_engine_n_inst[0].engine/vnode[2][3]_i_3__5_n_0
    SLICE_X49Y149        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.051    -0.096 r  design_1_i/modem_0/inst/modem_rx/DeFEC_sub/dec/engine/vnode/v_engine_llra_inst[6].v_engine_n_inst[0].engine/vnode_reg[2][3]_i_1__5/O[2]
                         net (fo=1, routed)           0.000    -0.096    design_1_i/modem_0/inst/modem_rx/DeFEC_sub/dec/engine/vnode/v_engine_llra_inst[6].v_engine_n_inst[0].engine/vnode_reg[2][3]_i_1__5_n_5
    SLICE_X49Y149        FDRE                                         r  design_1_i/modem_0/inst/modem_rx/DeFEC_sub/dec/engine/vnode/v_engine_llra_inst[6].v_engine_n_inst[0].engine/vnode_reg[2][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.553     1.242    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.270    -2.028 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.826    -1.202    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.172 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=55879, routed)       1.012    -0.160    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.097    -2.257 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.057    -1.200    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030    -1.170 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=9967, routed)        0.850    -0.320    design_1_i/modem_0/inst/modem_rx/DeFEC_sub/dec/engine/vnode/v_engine_llra_inst[6].v_engine_n_inst[0].engine/iclk
    SLICE_X49Y149        FDRE                                         r  design_1_i/modem_0/inst/modem_rx/DeFEC_sub/dec/engine/vnode/v_engine_llra_inst[6].v_engine_n_inst[0].engine/vnode_reg[2][2]/C
                         clock pessimism              0.113    -0.206    
    SLICE_X49Y149        FDRE (Hold_fdre_C_D)         0.071    -0.135    design_1_i/modem_0/inst/modem_rx/DeFEC_sub/dec/engine/vnode/v_engine_llra_inst[6].v_engine_n_inst[0].engine/vnode_reg[2][2]
  -------------------------------------------------------------------
                         required time                          0.135    
                         arrival time                          -0.096    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 design_1_i/modem_0/inst/modem_rx/DeFEC_sub/dec/engine/mem/waddr_reg[3][7][0][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.808ns period=3.617ns})
  Destination:            design_1_i/modem_0/inst/modem_rx/DeFEC_sub/dec/engine/mem/mem_c_inst[3].mem_llra_inst[7].mem_n_inst[0].memb/mem_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.808ns period=3.617ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.237ns  (logic 0.091ns (38.453%)  route 0.146ns (61.547%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.325ns
    Source Clock Delay      (SCD):    -0.453ns
    Clock Pessimism Removal (CPR):    0.084ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.503     0.996    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -1.837 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.076    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=55879, routed)       0.757    -0.293    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.767    -2.060 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.986    -1.074    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.048 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=9967, routed)        0.595    -0.453    design_1_i/modem_0/inst/modem_rx/DeFEC_sub/dec/engine/mem/iclk
    SLICE_X51Y137        FDRE                                         r  design_1_i/modem_0/inst/modem_rx/DeFEC_sub/dec/engine/mem/waddr_reg[3][7][0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y137        FDRE (Prop_fdre_C_Q)         0.091    -0.362 r  design_1_i/modem_0/inst/modem_rx/DeFEC_sub/dec/engine/mem/waddr_reg[3][7][0][7]/Q
                         net (fo=1, routed)           0.146    -0.217    design_1_i/modem_0/inst/modem_rx/DeFEC_sub/dec/engine/mem/mem_c_inst[3].mem_llra_inst[7].mem_n_inst[0].memb/Q[7]
    RAMB18_X2Y55         RAMB18E1                                     r  design_1_i/modem_0/inst/modem_rx/DeFEC_sub/dec/engine/mem/mem_c_inst[3].mem_llra_inst[7].mem_n_inst[0].memb/mem_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.553     1.242    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.270    -2.028 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.826    -1.202    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.172 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=55879, routed)       1.012    -0.160    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.097    -2.257 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.057    -1.200    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030    -1.170 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=9967, routed)        0.845    -0.325    design_1_i/modem_0/inst/modem_rx/DeFEC_sub/dec/engine/mem/mem_c_inst[3].mem_llra_inst[7].mem_n_inst[0].memb/iclk
    RAMB18_X2Y55         RAMB18E1                                     r  design_1_i/modem_0/inst/modem_rx/DeFEC_sub/dec/engine/mem/mem_c_inst[3].mem_llra_inst[7].mem_n_inst[0].memb/mem_reg/CLKARDCLK
                         clock pessimism             -0.084    -0.409    
    RAMB18_X2Y55         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.147    -0.262    design_1_i/modem_0/inst/modem_rx/DeFEC_sub/dec/engine/mem/mem_c_inst[3].mem_llra_inst[7].mem_n_inst[0].memb/mem_reg
  -------------------------------------------------------------------
                         required time                          0.262    
                         arrival time                          -0.217    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 design_1_i/modem_0/inst/modem_rx/DeFEC_sub/dec/engine/mem/waddr_reg[1][7][0][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.808ns period=3.617ns})
  Destination:            design_1_i/modem_0/inst/modem_rx/DeFEC_sub/dec/engine/mem/mem_c_inst[1].mem_llra_inst[7].mem_n_inst[0].memb/mem_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.808ns period=3.617ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.107ns (29.391%)  route 0.257ns (70.609%))
  Logic Levels:           0  
  Clock Path Skew:        0.170ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.346ns
    Source Clock Delay      (SCD):    -0.402ns
    Clock Pessimism Removal (CPR):    -0.113ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.503     0.996    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -1.837 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.076    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=55879, routed)       0.757    -0.293    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.767    -2.060 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.986    -1.074    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.048 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=9967, routed)        0.646    -0.402    design_1_i/modem_0/inst/modem_rx/DeFEC_sub/dec/engine/mem/iclk
    SLICE_X8Y147         FDRE                                         r  design_1_i/modem_0/inst/modem_rx/DeFEC_sub/dec/engine/mem/waddr_reg[1][7][0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y147         FDRE (Prop_fdre_C_Q)         0.107    -0.295 r  design_1_i/modem_0/inst/modem_rx/DeFEC_sub/dec/engine/mem/waddr_reg[1][7][0][2]/Q
                         net (fo=1, routed)           0.257    -0.038    design_1_i/modem_0/inst/modem_rx/DeFEC_sub/dec/engine/mem/mem_c_inst[1].mem_llra_inst[7].mem_n_inst[0].memb/Q[2]
    RAMB18_X0Y61         RAMB18E1                                     r  design_1_i/modem_0/inst/modem_rx/DeFEC_sub/dec/engine/mem/mem_c_inst[1].mem_llra_inst[7].mem_n_inst[0].memb/mem_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.553     1.242    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.270    -2.028 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.826    -1.202    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.172 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=55879, routed)       1.012    -0.160    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.097    -2.257 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.057    -1.200    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030    -1.170 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=9967, routed)        0.824    -0.346    design_1_i/modem_0/inst/modem_rx/DeFEC_sub/dec/engine/mem/mem_c_inst[1].mem_llra_inst[7].mem_n_inst[0].memb/iclk
    RAMB18_X0Y61         RAMB18E1                                     r  design_1_i/modem_0/inst/modem_rx/DeFEC_sub/dec/engine/mem/mem_c_inst[1].mem_llra_inst[7].mem_n_inst[0].memb/mem_reg/CLKARDCLK
                         clock pessimism              0.113    -0.233    
    RAMB18_X0Y61         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.147    -0.086    design_1_i/modem_0/inst/modem_rx/DeFEC_sub/dec/engine/mem/mem_c_inst[1].mem_llra_inst[7].mem_n_inst[0].memb/mem_reg
  -------------------------------------------------------------------
                         required time                          0.086    
                         arrival time                          -0.038    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 design_1_i/modem_0/inst/modem_rx/DeFEC_sub/dec/engine/mem/raddr_reg[0][4][0][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.808ns period=3.617ns})
  Destination:            design_1_i/modem_0/inst/modem_rx/DeFEC_sub/dec/engine/mem/mem_c_inst[0].mem_llra_inst[4].mem_n_inst[0].memb/mem_reg/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.808ns period=3.617ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.100ns (35.523%)  route 0.182ns (64.477%))
  Logic Levels:           0  
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.407ns
    Source Clock Delay      (SCD):    -0.514ns
    Clock Pessimism Removal (CPR):    0.064ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.503     0.996    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -1.837 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.076    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=55879, routed)       0.757    -0.293    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.767    -2.060 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.986    -1.074    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.048 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=9967, routed)        0.534    -0.514    design_1_i/modem_0/inst/modem_rx/DeFEC_sub/dec/engine/mem/iclk
    SLICE_X51Y173        FDRE                                         r  design_1_i/modem_0/inst/modem_rx/DeFEC_sub/dec/engine/mem/raddr_reg[0][4][0][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y173        FDRE (Prop_fdre_C_Q)         0.100    -0.414 r  design_1_i/modem_0/inst/modem_rx/DeFEC_sub/dec/engine/mem/raddr_reg[0][4][0][8]/Q
                         net (fo=1, routed)           0.182    -0.233    design_1_i/modem_0/inst/modem_rx/DeFEC_sub/dec/engine/mem/mem_c_inst[0].mem_llra_inst[4].mem_n_inst[0].memb/out[8]
    RAMB18_X2Y69         RAMB18E1                                     r  design_1_i/modem_0/inst/modem_rx/DeFEC_sub/dec/engine/mem/mem_c_inst[0].mem_llra_inst[4].mem_n_inst[0].memb/mem_reg/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.553     1.242    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.270    -2.028 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.826    -1.202    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.172 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=55879, routed)       1.012    -0.160    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.097    -2.257 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.057    -1.200    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030    -1.170 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=9967, routed)        0.763    -0.407    design_1_i/modem_0/inst/modem_rx/DeFEC_sub/dec/engine/mem/mem_c_inst[0].mem_llra_inst[4].mem_n_inst[0].memb/iclk
    RAMB18_X2Y69         RAMB18E1                                     r  design_1_i/modem_0/inst/modem_rx/DeFEC_sub/dec/engine/mem/mem_c_inst[0].mem_llra_inst[4].mem_n_inst[0].memb/mem_reg/CLKBWRCLK
                         clock pessimism             -0.064    -0.471    
    RAMB18_X2Y69         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                      0.183    -0.288    design_1_i/modem_0/inst/modem_rx/DeFEC_sub/dec/engine/mem/mem_c_inst[0].mem_llra_inst[4].mem_n_inst[0].memb/mem_reg
  -------------------------------------------------------------------
                         required time                          0.288    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 design_1_i/modem_0/inst/modem_rx/DeFEC_sub/dec/engine/mem/raddr_reg[0][4][0][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.808ns period=3.617ns})
  Destination:            design_1_i/modem_0/inst/modem_rx/DeFEC_sub/dec/engine/mem/mem_c_inst[0].mem_llra_inst[4].mem_n_inst[0].memb/mem_reg/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.808ns period=3.617ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.100ns (35.523%)  route 0.182ns (64.477%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.407ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    0.064ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.503     0.996    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -1.837 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.076    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=55879, routed)       0.757    -0.293    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.767    -2.060 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.986    -1.074    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.048 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=9967, routed)        0.535    -0.513    design_1_i/modem_0/inst/modem_rx/DeFEC_sub/dec/engine/mem/iclk
    SLICE_X51Y172        FDRE                                         r  design_1_i/modem_0/inst/modem_rx/DeFEC_sub/dec/engine/mem/raddr_reg[0][4][0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y172        FDRE (Prop_fdre_C_Q)         0.100    -0.413 r  design_1_i/modem_0/inst/modem_rx/DeFEC_sub/dec/engine/mem/raddr_reg[0][4][0][6]/Q
                         net (fo=1, routed)           0.182    -0.232    design_1_i/modem_0/inst/modem_rx/DeFEC_sub/dec/engine/mem/mem_c_inst[0].mem_llra_inst[4].mem_n_inst[0].memb/out[6]
    RAMB18_X2Y69         RAMB18E1                                     r  design_1_i/modem_0/inst/modem_rx/DeFEC_sub/dec/engine/mem/mem_c_inst[0].mem_llra_inst[4].mem_n_inst[0].memb/mem_reg/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.553     1.242    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.270    -2.028 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.826    -1.202    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.172 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=55879, routed)       1.012    -0.160    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.097    -2.257 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.057    -1.200    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030    -1.170 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=9967, routed)        0.763    -0.407    design_1_i/modem_0/inst/modem_rx/DeFEC_sub/dec/engine/mem/mem_c_inst[0].mem_llra_inst[4].mem_n_inst[0].memb/iclk
    RAMB18_X2Y69         RAMB18E1                                     r  design_1_i/modem_0/inst/modem_rx/DeFEC_sub/dec/engine/mem/mem_c_inst[0].mem_llra_inst[4].mem_n_inst[0].memb/mem_reg/CLKBWRCLK
                         clock pessimism             -0.064    -0.471    
    RAMB18_X2Y69         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183    -0.288    design_1_i/modem_0/inst/modem_rx/DeFEC_sub/dec/engine/mem/mem_c_inst[0].mem_llra_inst[4].mem_n_inst[0].memb/mem_reg
  -------------------------------------------------------------------
                         required time                          0.288    
                         arrival time                          -0.232    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 design_1_i/modem_0/inst/modem_rx/DeFEC_sub/dec/engine/mem/raddr_reg[3][4][0][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.808ns period=3.617ns})
  Destination:            design_1_i/modem_0/inst/modem_rx/DeFEC_sub/dec/engine/mem/mem_c_inst[3].mem_llra_inst[4].mem_n_inst[0].memb/mem_reg/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.808ns period=3.617ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.100ns (35.523%)  route 0.182ns (64.477%))
  Logic Levels:           0  
  Clock Path Skew:        0.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.328ns
    Source Clock Delay      (SCD):    -0.453ns
    Clock Pessimism Removal (CPR):    0.084ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.503     0.996    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -1.837 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.076    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=55879, routed)       0.757    -0.293    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.767    -2.060 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.986    -1.074    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.048 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=9967, routed)        0.595    -0.453    design_1_i/modem_0/inst/modem_rx/DeFEC_sub/dec/engine/mem/iclk
    SLICE_X51Y137        FDRE                                         r  design_1_i/modem_0/inst/modem_rx/DeFEC_sub/dec/engine/mem/raddr_reg[3][4][0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y137        FDRE (Prop_fdre_C_Q)         0.100    -0.353 r  design_1_i/modem_0/inst/modem_rx/DeFEC_sub/dec/engine/mem/raddr_reg[3][4][0][6]/Q
                         net (fo=1, routed)           0.182    -0.172    design_1_i/modem_0/inst/modem_rx/DeFEC_sub/dec/engine/mem/mem_c_inst[3].mem_llra_inst[4].mem_n_inst[0].memb/out[6]
    RAMB18_X2Y54         RAMB18E1                                     r  design_1_i/modem_0/inst/modem_rx/DeFEC_sub/dec/engine/mem/mem_c_inst[3].mem_llra_inst[4].mem_n_inst[0].memb/mem_reg/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.553     1.242    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.270    -2.028 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.826    -1.202    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.172 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=55879, routed)       1.012    -0.160    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.097    -2.257 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.057    -1.200    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030    -1.170 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=9967, routed)        0.842    -0.328    design_1_i/modem_0/inst/modem_rx/DeFEC_sub/dec/engine/mem/mem_c_inst[3].mem_llra_inst[4].mem_n_inst[0].memb/iclk
    RAMB18_X2Y54         RAMB18E1                                     r  design_1_i/modem_0/inst/modem_rx/DeFEC_sub/dec/engine/mem/mem_c_inst[3].mem_llra_inst[4].mem_n_inst[0].memb/mem_reg/CLKBWRCLK
                         clock pessimism             -0.084    -0.412    
    RAMB18_X2Y54         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183    -0.229    design_1_i/modem_0/inst/modem_rx/DeFEC_sub/dec/engine/mem/mem_c_inst[3].mem_llra_inst[4].mem_n_inst[0].memb/mem_reg
  -------------------------------------------------------------------
                         required time                          0.229    
                         arrival time                          -0.172    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 design_1_i/modem_0/inst/modem_rx/DeFEC_sub/dec/engine/mem/raddr_reg[0][4][0][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.808ns period=3.617ns})
  Destination:            design_1_i/modem_0/inst/modem_rx/DeFEC_sub/dec/engine/mem/mem_c_inst[0].mem_llra_inst[4].mem_n_inst[0].memb/mem_reg/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.808ns period=3.617ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.100ns (35.272%)  route 0.184ns (64.728%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.407ns
    Source Clock Delay      (SCD):    -0.513ns
    Clock Pessimism Removal (CPR):    0.064ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.503     0.996    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -1.837 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.076    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=55879, routed)       0.757    -0.293    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.767    -2.060 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.986    -1.074    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.048 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=9967, routed)        0.535    -0.513    design_1_i/modem_0/inst/modem_rx/DeFEC_sub/dec/engine/mem/iclk
    SLICE_X51Y172        FDRE                                         r  design_1_i/modem_0/inst/modem_rx/DeFEC_sub/dec/engine/mem/raddr_reg[0][4][0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y172        FDRE (Prop_fdre_C_Q)         0.100    -0.413 r  design_1_i/modem_0/inst/modem_rx/DeFEC_sub/dec/engine/mem/raddr_reg[0][4][0][7]/Q
                         net (fo=1, routed)           0.184    -0.230    design_1_i/modem_0/inst/modem_rx/DeFEC_sub/dec/engine/mem/mem_c_inst[0].mem_llra_inst[4].mem_n_inst[0].memb/out[7]
    RAMB18_X2Y69         RAMB18E1                                     r  design_1_i/modem_0/inst/modem_rx/DeFEC_sub/dec/engine/mem/mem_c_inst[0].mem_llra_inst[4].mem_n_inst[0].memb/mem_reg/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.553     1.242    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.270    -2.028 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.826    -1.202    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.172 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=55879, routed)       1.012    -0.160    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.097    -2.257 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.057    -1.200    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030    -1.170 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=9967, routed)        0.763    -0.407    design_1_i/modem_0/inst/modem_rx/DeFEC_sub/dec/engine/mem/mem_c_inst[0].mem_llra_inst[4].mem_n_inst[0].memb/iclk
    RAMB18_X2Y69         RAMB18E1                                     r  design_1_i/modem_0/inst/modem_rx/DeFEC_sub/dec/engine/mem/mem_c_inst[0].mem_llra_inst[4].mem_n_inst[0].memb/mem_reg/CLKBWRCLK
                         clock pessimism             -0.064    -0.471    
    RAMB18_X2Y69         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                      0.183    -0.288    design_1_i/modem_0/inst/modem_rx/DeFEC_sub/dec/engine/mem/mem_c_inst[0].mem_llra_inst[4].mem_n_inst[0].memb/mem_reg
  -------------------------------------------------------------------
                         required time                          0.288    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 design_1_i/modem_0/inst/modem_rx/DeFEC_sub/dec/engine/mem/raddr_reg[3][4][0][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.808ns period=3.617ns})
  Destination:            design_1_i/modem_0/inst/modem_rx/DeFEC_sub/dec/engine/mem/mem_c_inst[3].mem_llra_inst[4].mem_n_inst[0].memb/mem_reg/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.808ns period=3.617ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.100ns (35.523%)  route 0.182ns (64.477%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.328ns
    Source Clock Delay      (SCD):    -0.452ns
    Clock Pessimism Removal (CPR):    0.084ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.503     0.996    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -1.837 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.076    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=55879, routed)       0.757    -0.293    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.767    -2.060 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.986    -1.074    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.048 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=9967, routed)        0.596    -0.452    design_1_i/modem_0/inst/modem_rx/DeFEC_sub/dec/engine/mem/iclk
    SLICE_X51Y138        FDRE                                         r  design_1_i/modem_0/inst/modem_rx/DeFEC_sub/dec/engine/mem/raddr_reg[3][4][0][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y138        FDRE (Prop_fdre_C_Q)         0.100    -0.352 r  design_1_i/modem_0/inst/modem_rx/DeFEC_sub/dec/engine/mem/raddr_reg[3][4][0][8]/Q
                         net (fo=1, routed)           0.182    -0.171    design_1_i/modem_0/inst/modem_rx/DeFEC_sub/dec/engine/mem/mem_c_inst[3].mem_llra_inst[4].mem_n_inst[0].memb/out[8]
    RAMB18_X2Y54         RAMB18E1                                     r  design_1_i/modem_0/inst/modem_rx/DeFEC_sub/dec/engine/mem/mem_c_inst[3].mem_llra_inst[4].mem_n_inst[0].memb/mem_reg/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.553     1.242    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.270    -2.028 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.826    -1.202    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.172 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=55879, routed)       1.012    -0.160    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.097    -2.257 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.057    -1.200    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030    -1.170 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=9967, routed)        0.842    -0.328    design_1_i/modem_0/inst/modem_rx/DeFEC_sub/dec/engine/mem/mem_c_inst[3].mem_llra_inst[4].mem_n_inst[0].memb/iclk
    RAMB18_X2Y54         RAMB18E1                                     r  design_1_i/modem_0/inst/modem_rx/DeFEC_sub/dec/engine/mem/mem_c_inst[3].mem_llra_inst[4].mem_n_inst[0].memb/mem_reg/CLKBWRCLK
                         clock pessimism             -0.084    -0.412    
    RAMB18_X2Y54         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                      0.183    -0.229    design_1_i/modem_0/inst/modem_rx/DeFEC_sub/dec/engine/mem/mem_c_inst[3].mem_llra_inst[4].mem_n_inst[0].memb/mem_reg
  -------------------------------------------------------------------
                         required time                          0.229    
                         arrival time                          -0.171    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 design_1_i/modem_0/inst/modem_rx/DeFEC_sub/dec/engine/mem/raddr_reg[3][4][0][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.808ns period=3.617ns})
  Destination:            design_1_i/modem_0/inst/modem_rx/DeFEC_sub/dec/engine/mem/mem_c_inst[3].mem_llra_inst[4].mem_n_inst[0].memb/mem_reg/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.808ns period=3.617ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.100ns (35.183%)  route 0.184ns (64.817%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.328ns
    Source Clock Delay      (SCD):    -0.454ns
    Clock Pessimism Removal (CPR):    0.084ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.503     0.996    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -1.837 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.076    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=55879, routed)       0.757    -0.293    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.767    -2.060 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.986    -1.074    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.048 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=9967, routed)        0.594    -0.454    design_1_i/modem_0/inst/modem_rx/DeFEC_sub/dec/engine/mem/iclk
    SLICE_X51Y136        FDRE                                         r  design_1_i/modem_0/inst/modem_rx/DeFEC_sub/dec/engine/mem/raddr_reg[3][4][0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y136        FDRE (Prop_fdre_C_Q)         0.100    -0.354 r  design_1_i/modem_0/inst/modem_rx/DeFEC_sub/dec/engine/mem/raddr_reg[3][4][0][1]/Q
                         net (fo=1, routed)           0.184    -0.170    design_1_i/modem_0/inst/modem_rx/DeFEC_sub/dec/engine/mem/mem_c_inst[3].mem_llra_inst[4].mem_n_inst[0].memb/out[1]
    RAMB18_X2Y54         RAMB18E1                                     r  design_1_i/modem_0/inst/modem_rx/DeFEC_sub/dec/engine/mem/mem_c_inst[3].mem_llra_inst[4].mem_n_inst[0].memb/mem_reg/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.553     1.242    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.270    -2.028 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.826    -1.202    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.172 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=55879, routed)       1.012    -0.160    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.097    -2.257 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.057    -1.200    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030    -1.170 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=9967, routed)        0.842    -0.328    design_1_i/modem_0/inst/modem_rx/DeFEC_sub/dec/engine/mem/mem_c_inst[3].mem_llra_inst[4].mem_n_inst[0].memb/iclk
    RAMB18_X2Y54         RAMB18E1                                     r  design_1_i/modem_0/inst/modem_rx/DeFEC_sub/dec/engine/mem/mem_c_inst[3].mem_llra_inst[4].mem_n_inst[0].memb/mem_reg/CLKBWRCLK
                         clock pessimism             -0.084    -0.412    
    RAMB18_X2Y54         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183    -0.229    design_1_i/modem_0/inst/modem_rx/DeFEC_sub/dec/engine/mem/mem_c_inst[3].mem_llra_inst[4].mem_n_inst[0].memb/mem_reg
  -------------------------------------------------------------------
                         required time                          0.229    
                         arrival time                          -0.170    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 design_1_i/modem_0/inst/modem_rx/DeFEC_sub/dec/engine/mem/raddr_reg[3][1][0][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.808ns period=3.617ns})
  Destination:            design_1_i/modem_0/inst/modem_rx/DeFEC_sub/dec/engine/mem/mem_c_inst[3].mem_llra_inst[1].mem_n_inst[0].memb/mem_reg/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.808ns period=3.617ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.100ns (35.148%)  route 0.185ns (64.852%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.332ns
    Source Clock Delay      (SCD):    -0.458ns
    Clock Pessimism Removal (CPR):    0.084ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.503     0.996    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -1.837 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.076    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=55879, routed)       0.757    -0.293    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.767    -2.060 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.986    -1.074    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.048 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=9967, routed)        0.590    -0.458    design_1_i/modem_0/inst/modem_rx/DeFEC_sub/dec/engine/mem/iclk
    SLICE_X51Y130        FDRE                                         r  design_1_i/modem_0/inst/modem_rx/DeFEC_sub/dec/engine/mem/raddr_reg[3][1][0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y130        FDRE (Prop_fdre_C_Q)         0.100    -0.358 r  design_1_i/modem_0/inst/modem_rx/DeFEC_sub/dec/engine/mem/raddr_reg[3][1][0][6]/Q
                         net (fo=1, routed)           0.185    -0.174    design_1_i/modem_0/inst/modem_rx/DeFEC_sub/dec/engine/mem/mem_c_inst[3].mem_llra_inst[1].mem_n_inst[0].memb/out[6]
    RAMB18_X2Y52         RAMB18E1                                     r  design_1_i/modem_0/inst/modem_rx/DeFEC_sub/dec/engine/mem/mem_c_inst[3].mem_llra_inst[1].mem_n_inst[0].memb/mem_reg/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.553     1.242    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.270    -2.028 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.826    -1.202    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.172 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=55879, routed)       1.012    -0.160    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.097    -2.257 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.057    -1.200    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.030    -1.170 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=9967, routed)        0.838    -0.332    design_1_i/modem_0/inst/modem_rx/DeFEC_sub/dec/engine/mem/mem_c_inst[3].mem_llra_inst[1].mem_n_inst[0].memb/iclk
    RAMB18_X2Y52         RAMB18E1                                     r  design_1_i/modem_0/inst/modem_rx/DeFEC_sub/dec/engine/mem/mem_c_inst[3].mem_llra_inst[1].mem_n_inst[0].memb/mem_reg/CLKBWRCLK
                         clock pessimism             -0.084    -0.416    
    RAMB18_X2Y52         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183    -0.233    design_1_i/modem_0/inst/modem_rx/DeFEC_sub/dec/engine/mem/mem_c_inst[3].mem_llra_inst[1].mem_n_inst[0].memb/mem_reg
  -------------------------------------------------------------------
                         required time                          0.233    
                         arrival time                          -0.174    
  -------------------------------------------------------------------
                         slack                                  0.059    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 1.808 }
Period(ns):         3.617
Sources:            { design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.095         3.617       1.522      RAMB18_X2Y71    design_1_i/modem_0/inst/modem_rx/DeFEC_sub/dec/engine/mem/mem_c_inst[0].mem_llra_inst[0].mem_n_inst[0].memb/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.095         3.617       1.522      RAMB18_X2Y67    design_1_i/modem_0/inst/modem_rx/DeFEC_sub/dec/engine/mem/mem_c_inst[0].mem_llra_inst[1].mem_n_inst[0].memb/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.095         3.617       1.522      RAMB18_X2Y66    design_1_i/modem_0/inst/modem_rx/DeFEC_sub/dec/engine/mem/mem_c_inst[0].mem_llra_inst[2].mem_n_inst[0].memb/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.095         3.617       1.522      RAMB18_X2Y68    design_1_i/modem_0/inst/modem_rx/DeFEC_sub/dec/engine/mem/mem_c_inst[0].mem_llra_inst[3].mem_n_inst[0].memb/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.095         3.617       1.522      RAMB18_X2Y69    design_1_i/modem_0/inst/modem_rx/DeFEC_sub/dec/engine/mem/mem_c_inst[0].mem_llra_inst[4].mem_n_inst[0].memb/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.095         3.617       1.522      RAMB18_X2Y65    design_1_i/modem_0/inst/modem_rx/DeFEC_sub/dec/engine/mem/mem_c_inst[0].mem_llra_inst[5].mem_n_inst[0].memb/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.095         3.617       1.522      RAMB18_X2Y70    design_1_i/modem_0/inst/modem_rx/DeFEC_sub/dec/engine/mem/mem_c_inst[0].mem_llra_inst[6].mem_n_inst[0].memb/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.095         3.617       1.522      RAMB18_X2Y72    design_1_i/modem_0/inst/modem_rx/DeFEC_sub/dec/engine/mem/mem_c_inst[0].mem_llra_inst[7].mem_n_inst[0].memb/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.095         3.617       1.522      RAMB18_X1Y59    design_1_i/modem_0/inst/modem_rx/DeFEC_sub/dec/engine/mem/mem_c_inst[1].mem_llra_inst[0].mem_n_inst[0].memb/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.095         3.617       1.522      RAMB18_X1Y62    design_1_i/modem_0/inst/modem_rx/DeFEC_sub/dec/engine/mem/mem_c_inst[1].mem_llra_inst[1].mem_n_inst[0].memb/mem_reg/CLKARDCLK
Max Period        n/a     PLLE2_ADV/CLKOUT1   n/a            160.000       3.617       156.383    PLLE2_ADV_X0Y6  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         1.808       1.040      SLICE_X66Y141   design_1_i/modem_0/inst/modem_rx/DeFEC_sub/dec/engine/usual_source_gen.ibuf/tram_reg_0_1_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         1.808       1.040      SLICE_X66Y141   design_1_i/modem_0/inst/modem_rx/DeFEC_sub/dec/engine/usual_source_gen.ibuf/tram_reg_0_1_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         1.808       1.040      SLICE_X66Y141   design_1_i/modem_0/inst/modem_rx/DeFEC_sub/dec/engine/usual_source_gen.ibuf/tram_reg_0_1_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         1.808       1.040      SLICE_X66Y141   design_1_i/modem_0/inst/modem_rx/DeFEC_sub/dec/engine/usual_source_gen.ibuf/tram_reg_0_1_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         1.808       1.040      SLICE_X66Y141   design_1_i/modem_0/inst/modem_rx/DeFEC_sub/dec/engine/usual_source_gen.ibuf/tram_reg_0_1_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         1.808       1.040      SLICE_X66Y141   design_1_i/modem_0/inst/modem_rx/DeFEC_sub/dec/engine/usual_source_gen.ibuf/tram_reg_0_1_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            0.768         1.808       1.040      SLICE_X66Y141   design_1_i/modem_0/inst/modem_rx/DeFEC_sub/dec/engine/usual_source_gen.ibuf/tram_reg_0_1_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            0.768         1.808       1.040      SLICE_X66Y141   design_1_i/modem_0/inst/modem_rx/DeFEC_sub/dec/engine/usual_source_gen.ibuf/tram_reg_0_1_0_5/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         1.808       1.040      SLICE_X66Y140   design_1_i/modem_0/inst/modem_rx/DeFEC_sub/dec/engine/usual_source_gen.ibuf/tram_reg_0_1_6_11/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         1.808       1.040      SLICE_X66Y140   design_1_i/modem_0/inst/modem_rx/DeFEC_sub/dec/engine/usual_source_gen.ibuf/tram_reg_0_1_6_11/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         1.808       1.040      SLICE_X66Y141   design_1_i/modem_0/inst/modem_rx/DeFEC_sub/dec/engine/usual_source_gen.ibuf/tram_reg_0_1_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         1.808       1.040      SLICE_X66Y141   design_1_i/modem_0/inst/modem_rx/DeFEC_sub/dec/engine/usual_source_gen.ibuf/tram_reg_0_1_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         1.808       1.040      SLICE_X66Y141   design_1_i/modem_0/inst/modem_rx/DeFEC_sub/dec/engine/usual_source_gen.ibuf/tram_reg_0_1_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         1.808       1.040      SLICE_X66Y141   design_1_i/modem_0/inst/modem_rx/DeFEC_sub/dec/engine/usual_source_gen.ibuf/tram_reg_0_1_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         1.808       1.040      SLICE_X66Y141   design_1_i/modem_0/inst/modem_rx/DeFEC_sub/dec/engine/usual_source_gen.ibuf/tram_reg_0_1_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         1.808       1.040      SLICE_X66Y141   design_1_i/modem_0/inst/modem_rx/DeFEC_sub/dec/engine/usual_source_gen.ibuf/tram_reg_0_1_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            0.768         1.808       1.040      SLICE_X66Y141   design_1_i/modem_0/inst/modem_rx/DeFEC_sub/dec/engine/usual_source_gen.ibuf/tram_reg_0_1_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            0.768         1.808       1.040      SLICE_X66Y141   design_1_i/modem_0/inst/modem_rx/DeFEC_sub/dec/engine/usual_source_gen.ibuf/tram_reg_0_1_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         1.808       1.040      SLICE_X66Y140   design_1_i/modem_0/inst/modem_rx/DeFEC_sub/dec/engine/usual_source_gen.ibuf/tram_reg_0_1_6_11/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.768         1.808       1.040      SLICE_X66Y140   design_1_i/modem_0/inst/modem_rx/DeFEC_sub/dec/engine/usual_source_gen.ibuf/tram_reg_0_1_6_11/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0
  To Clock:  clkfbout_design_1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       20.081ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 16.276 }
Period(ns):         32.552
Sources:            { design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            1.409         32.552      31.144     BUFGCTRL_X0Y22  design_1_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.071         32.552      31.481     PLLE2_ADV_X0Y6  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.071         32.552      31.481     PLLE2_ADV_X0Y6  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        32.552      20.081     PLLE2_ADV_X0Y6  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       32.552      127.448    PLLE2_ADV_X0Y6  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  prm_clk_ad1
  To Clock:  prm_clk_ad1

Setup :            0  Failing Endpoints,  Worst Slack        1.071ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.085ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.071ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/dac_valid_int_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_3/dac_pn_seq_reg[18]/CE
                            (rising edge-triggered cell FDSE clocked by prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad1 rise@4.000ns - prm_clk_ad1 rise@0.000ns)
  Data Path Delay:        2.634ns  (logic 0.327ns (12.416%)  route 2.307ns (87.584%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.544ns = ( 7.544 - 4.000 ) 
    Source Clock Delay      (SCD):    3.888ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad1 rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.805     0.805 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.634     2.439    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     2.532 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.356     3.888    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/clk
    SLICE_X0Y151         FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/dac_valid_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y151         FDRE (Prop_fdre_C_Q)         0.204     4.092 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/dac_valid_int_reg/Q
                         net (fo=205, routed)         1.934     6.026    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_3/dac_pat_data_reg[4]_0
    SLICE_X5Y181         LUT2 (Prop_lut2_I0_O)        0.123     6.149 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_3/dac_pn_seq[23]_i_1__2/O
                         net (fo=24, routed)          0.373     6.521    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_3/dac_pn_seq
    SLICE_X7Y179         FDSE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_3/dac_pn_seq_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad1 rise edge)
                                                      4.000     4.000 r  
    G17                                               0.000     4.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.727     4.727 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.523     6.250    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     6.333 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.211     7.544    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_3/clk
    SLICE_X7Y179         FDSE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_3/dac_pn_seq_reg[18]/C
                         clock pessimism              0.284     7.829    
                         clock uncertainty           -0.035     7.793    
    SLICE_X7Y179         FDSE (Setup_fdse_C_CE)      -0.201     7.592    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_3/dac_pn_seq_reg[18]
  -------------------------------------------------------------------
                         required time                          7.592    
                         arrival time                          -6.521    
  -------------------------------------------------------------------
                         slack                                  1.071    

Slack (MET) :             1.071ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/dac_valid_int_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_3/dac_pn_seq_reg[6]/CE
                            (rising edge-triggered cell FDSE clocked by prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad1 rise@4.000ns - prm_clk_ad1 rise@0.000ns)
  Data Path Delay:        2.634ns  (logic 0.327ns (12.416%)  route 2.307ns (87.584%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.544ns = ( 7.544 - 4.000 ) 
    Source Clock Delay      (SCD):    3.888ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad1 rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.805     0.805 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.634     2.439    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     2.532 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.356     3.888    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/clk
    SLICE_X0Y151         FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/dac_valid_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y151         FDRE (Prop_fdre_C_Q)         0.204     4.092 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/dac_valid_int_reg/Q
                         net (fo=205, routed)         1.934     6.026    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_3/dac_pat_data_reg[4]_0
    SLICE_X5Y181         LUT2 (Prop_lut2_I0_O)        0.123     6.149 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_3/dac_pn_seq[23]_i_1__2/O
                         net (fo=24, routed)          0.373     6.521    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_3/dac_pn_seq
    SLICE_X7Y179         FDSE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_3/dac_pn_seq_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad1 rise edge)
                                                      4.000     4.000 r  
    G17                                               0.000     4.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.727     4.727 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.523     6.250    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     6.333 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.211     7.544    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_3/clk
    SLICE_X7Y179         FDSE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_3/dac_pn_seq_reg[6]/C
                         clock pessimism              0.284     7.829    
                         clock uncertainty           -0.035     7.793    
    SLICE_X7Y179         FDSE (Setup_fdse_C_CE)      -0.201     7.592    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_3/dac_pn_seq_reg[6]
  -------------------------------------------------------------------
                         required time                          7.592    
                         arrival time                          -6.521    
  -------------------------------------------------------------------
                         slack                                  1.071    

Slack (MET) :             1.071ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/dac_valid_int_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_3/dac_pn_seq_reg[9]/CE
                            (rising edge-triggered cell FDSE clocked by prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad1 rise@4.000ns - prm_clk_ad1 rise@0.000ns)
  Data Path Delay:        2.634ns  (logic 0.327ns (12.416%)  route 2.307ns (87.584%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.544ns = ( 7.544 - 4.000 ) 
    Source Clock Delay      (SCD):    3.888ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad1 rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.805     0.805 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.634     2.439    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     2.532 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.356     3.888    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/clk
    SLICE_X0Y151         FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/dac_valid_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y151         FDRE (Prop_fdre_C_Q)         0.204     4.092 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/dac_valid_int_reg/Q
                         net (fo=205, routed)         1.934     6.026    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_3/dac_pat_data_reg[4]_0
    SLICE_X5Y181         LUT2 (Prop_lut2_I0_O)        0.123     6.149 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_3/dac_pn_seq[23]_i_1__2/O
                         net (fo=24, routed)          0.373     6.521    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_3/dac_pn_seq
    SLICE_X7Y179         FDSE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_3/dac_pn_seq_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad1 rise edge)
                                                      4.000     4.000 r  
    G17                                               0.000     4.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.727     4.727 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.523     6.250    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     6.333 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.211     7.544    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_3/clk
    SLICE_X7Y179         FDSE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_3/dac_pn_seq_reg[9]/C
                         clock pessimism              0.284     7.829    
                         clock uncertainty           -0.035     7.793    
    SLICE_X7Y179         FDSE (Setup_fdse_C_CE)      -0.201     7.592    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_3/dac_pn_seq_reg[9]
  -------------------------------------------------------------------
                         required time                          7.592    
                         arrival time                          -6.521    
  -------------------------------------------------------------------
                         slack                                  1.071    

Slack (MET) :             1.138ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/dac_valid_int_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_3/dac_pn_seq_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad1 rise@4.000ns - prm_clk_ad1 rise@0.000ns)
  Data Path Delay:        2.567ns  (logic 0.327ns (12.739%)  route 2.240ns (87.261%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.544ns = ( 7.544 - 4.000 ) 
    Source Clock Delay      (SCD):    3.888ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad1 rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.805     0.805 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.634     2.439    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     2.532 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.356     3.888    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/clk
    SLICE_X0Y151         FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/dac_valid_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y151         FDRE (Prop_fdre_C_Q)         0.204     4.092 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/dac_valid_int_reg/Q
                         net (fo=205, routed)         1.934     6.026    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_3/dac_pat_data_reg[4]_0
    SLICE_X5Y181         LUT2 (Prop_lut2_I0_O)        0.123     6.149 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_3/dac_pn_seq[23]_i_1__2/O
                         net (fo=24, routed)          0.306     6.454    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_3/dac_pn_seq
    SLICE_X5Y179         FDSE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_3/dac_pn_seq_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad1 rise edge)
                                                      4.000     4.000 r  
    G17                                               0.000     4.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.727     4.727 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.523     6.250    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     6.333 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.211     7.544    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_3/clk
    SLICE_X5Y179         FDSE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_3/dac_pn_seq_reg[0]/C
                         clock pessimism              0.284     7.829    
                         clock uncertainty           -0.035     7.793    
    SLICE_X5Y179         FDSE (Setup_fdse_C_CE)      -0.201     7.592    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_3/dac_pn_seq_reg[0]
  -------------------------------------------------------------------
                         required time                          7.592    
                         arrival time                          -6.454    
  -------------------------------------------------------------------
                         slack                                  1.138    

Slack (MET) :             1.138ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/dac_valid_int_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_3/dac_pn_seq_reg[11]/CE
                            (rising edge-triggered cell FDSE clocked by prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad1 rise@4.000ns - prm_clk_ad1 rise@0.000ns)
  Data Path Delay:        2.567ns  (logic 0.327ns (12.739%)  route 2.240ns (87.261%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.544ns = ( 7.544 - 4.000 ) 
    Source Clock Delay      (SCD):    3.888ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad1 rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.805     0.805 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.634     2.439    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     2.532 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.356     3.888    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/clk
    SLICE_X0Y151         FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/dac_valid_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y151         FDRE (Prop_fdre_C_Q)         0.204     4.092 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/dac_valid_int_reg/Q
                         net (fo=205, routed)         1.934     6.026    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_3/dac_pat_data_reg[4]_0
    SLICE_X5Y181         LUT2 (Prop_lut2_I0_O)        0.123     6.149 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_3/dac_pn_seq[23]_i_1__2/O
                         net (fo=24, routed)          0.306     6.454    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_3/dac_pn_seq
    SLICE_X5Y179         FDSE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_3/dac_pn_seq_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad1 rise edge)
                                                      4.000     4.000 r  
    G17                                               0.000     4.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.727     4.727 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.523     6.250    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     6.333 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.211     7.544    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_3/clk
    SLICE_X5Y179         FDSE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_3/dac_pn_seq_reg[11]/C
                         clock pessimism              0.284     7.829    
                         clock uncertainty           -0.035     7.793    
    SLICE_X5Y179         FDSE (Setup_fdse_C_CE)      -0.201     7.592    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_3/dac_pn_seq_reg[11]
  -------------------------------------------------------------------
                         required time                          7.592    
                         arrival time                          -6.454    
  -------------------------------------------------------------------
                         slack                                  1.138    

Slack (MET) :             1.138ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/dac_valid_int_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_3/dac_pn_seq_reg[12]/CE
                            (rising edge-triggered cell FDSE clocked by prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad1 rise@4.000ns - prm_clk_ad1 rise@0.000ns)
  Data Path Delay:        2.567ns  (logic 0.327ns (12.739%)  route 2.240ns (87.261%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.544ns = ( 7.544 - 4.000 ) 
    Source Clock Delay      (SCD):    3.888ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad1 rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.805     0.805 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.634     2.439    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     2.532 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.356     3.888    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/clk
    SLICE_X0Y151         FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/dac_valid_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y151         FDRE (Prop_fdre_C_Q)         0.204     4.092 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/dac_valid_int_reg/Q
                         net (fo=205, routed)         1.934     6.026    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_3/dac_pat_data_reg[4]_0
    SLICE_X5Y181         LUT2 (Prop_lut2_I0_O)        0.123     6.149 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_3/dac_pn_seq[23]_i_1__2/O
                         net (fo=24, routed)          0.306     6.454    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_3/dac_pn_seq
    SLICE_X4Y179         FDSE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_3/dac_pn_seq_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad1 rise edge)
                                                      4.000     4.000 r  
    G17                                               0.000     4.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.727     4.727 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.523     6.250    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     6.333 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.211     7.544    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_3/clk
    SLICE_X4Y179         FDSE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_3/dac_pn_seq_reg[12]/C
                         clock pessimism              0.284     7.829    
                         clock uncertainty           -0.035     7.793    
    SLICE_X4Y179         FDSE (Setup_fdse_C_CE)      -0.201     7.592    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_3/dac_pn_seq_reg[12]
  -------------------------------------------------------------------
                         required time                          7.592    
                         arrival time                          -6.454    
  -------------------------------------------------------------------
                         slack                                  1.138    

Slack (MET) :             1.138ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/dac_valid_int_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_3/dac_pn_seq_reg[13]/CE
                            (rising edge-triggered cell FDSE clocked by prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad1 rise@4.000ns - prm_clk_ad1 rise@0.000ns)
  Data Path Delay:        2.567ns  (logic 0.327ns (12.739%)  route 2.240ns (87.261%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.544ns = ( 7.544 - 4.000 ) 
    Source Clock Delay      (SCD):    3.888ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad1 rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.805     0.805 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.634     2.439    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     2.532 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.356     3.888    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/clk
    SLICE_X0Y151         FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/dac_valid_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y151         FDRE (Prop_fdre_C_Q)         0.204     4.092 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/dac_valid_int_reg/Q
                         net (fo=205, routed)         1.934     6.026    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_3/dac_pat_data_reg[4]_0
    SLICE_X5Y181         LUT2 (Prop_lut2_I0_O)        0.123     6.149 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_3/dac_pn_seq[23]_i_1__2/O
                         net (fo=24, routed)          0.306     6.454    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_3/dac_pn_seq
    SLICE_X4Y179         FDSE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_3/dac_pn_seq_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad1 rise edge)
                                                      4.000     4.000 r  
    G17                                               0.000     4.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.727     4.727 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.523     6.250    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     6.333 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.211     7.544    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_3/clk
    SLICE_X4Y179         FDSE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_3/dac_pn_seq_reg[13]/C
                         clock pessimism              0.284     7.829    
                         clock uncertainty           -0.035     7.793    
    SLICE_X4Y179         FDSE (Setup_fdse_C_CE)      -0.201     7.592    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_3/dac_pn_seq_reg[13]
  -------------------------------------------------------------------
                         required time                          7.592    
                         arrival time                          -6.454    
  -------------------------------------------------------------------
                         slack                                  1.138    

Slack (MET) :             1.138ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/dac_valid_int_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_3/dac_pn_seq_reg[14]/CE
                            (rising edge-triggered cell FDSE clocked by prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad1 rise@4.000ns - prm_clk_ad1 rise@0.000ns)
  Data Path Delay:        2.567ns  (logic 0.327ns (12.739%)  route 2.240ns (87.261%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.544ns = ( 7.544 - 4.000 ) 
    Source Clock Delay      (SCD):    3.888ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad1 rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.805     0.805 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.634     2.439    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     2.532 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.356     3.888    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/clk
    SLICE_X0Y151         FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/dac_valid_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y151         FDRE (Prop_fdre_C_Q)         0.204     4.092 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/dac_valid_int_reg/Q
                         net (fo=205, routed)         1.934     6.026    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_3/dac_pat_data_reg[4]_0
    SLICE_X5Y181         LUT2 (Prop_lut2_I0_O)        0.123     6.149 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_3/dac_pn_seq[23]_i_1__2/O
                         net (fo=24, routed)          0.306     6.454    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_3/dac_pn_seq
    SLICE_X4Y179         FDSE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_3/dac_pn_seq_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad1 rise edge)
                                                      4.000     4.000 r  
    G17                                               0.000     4.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.727     4.727 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.523     6.250    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     6.333 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.211     7.544    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_3/clk
    SLICE_X4Y179         FDSE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_3/dac_pn_seq_reg[14]/C
                         clock pessimism              0.284     7.829    
                         clock uncertainty           -0.035     7.793    
    SLICE_X4Y179         FDSE (Setup_fdse_C_CE)      -0.201     7.592    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_3/dac_pn_seq_reg[14]
  -------------------------------------------------------------------
                         required time                          7.592    
                         arrival time                          -6.454    
  -------------------------------------------------------------------
                         slack                                  1.138    

Slack (MET) :             1.138ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/dac_valid_int_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_3/dac_pn_seq_reg[15]/CE
                            (rising edge-triggered cell FDSE clocked by prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad1 rise@4.000ns - prm_clk_ad1 rise@0.000ns)
  Data Path Delay:        2.567ns  (logic 0.327ns (12.739%)  route 2.240ns (87.261%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.544ns = ( 7.544 - 4.000 ) 
    Source Clock Delay      (SCD):    3.888ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad1 rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.805     0.805 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.634     2.439    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     2.532 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.356     3.888    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/clk
    SLICE_X0Y151         FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/dac_valid_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y151         FDRE (Prop_fdre_C_Q)         0.204     4.092 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/dac_valid_int_reg/Q
                         net (fo=205, routed)         1.934     6.026    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_3/dac_pat_data_reg[4]_0
    SLICE_X5Y181         LUT2 (Prop_lut2_I0_O)        0.123     6.149 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_3/dac_pn_seq[23]_i_1__2/O
                         net (fo=24, routed)          0.306     6.454    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_3/dac_pn_seq
    SLICE_X4Y179         FDSE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_3/dac_pn_seq_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad1 rise edge)
                                                      4.000     4.000 r  
    G17                                               0.000     4.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.727     4.727 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.523     6.250    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     6.333 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.211     7.544    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_3/clk
    SLICE_X4Y179         FDSE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_3/dac_pn_seq_reg[15]/C
                         clock pessimism              0.284     7.829    
                         clock uncertainty           -0.035     7.793    
    SLICE_X4Y179         FDSE (Setup_fdse_C_CE)      -0.201     7.592    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_3/dac_pn_seq_reg[15]
  -------------------------------------------------------------------
                         required time                          7.592    
                         arrival time                          -6.454    
  -------------------------------------------------------------------
                         slack                                  1.138    

Slack (MET) :             1.138ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/dac_valid_int_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_3/dac_pn_seq_reg[16]/CE
                            (rising edge-triggered cell FDSE clocked by prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad1 rise@4.000ns - prm_clk_ad1 rise@0.000ns)
  Data Path Delay:        2.567ns  (logic 0.327ns (12.739%)  route 2.240ns (87.261%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.544ns = ( 7.544 - 4.000 ) 
    Source Clock Delay      (SCD):    3.888ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad1 rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.805     0.805 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.634     2.439    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     2.532 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.356     3.888    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/clk
    SLICE_X0Y151         FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/dac_valid_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y151         FDRE (Prop_fdre_C_Q)         0.204     4.092 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/dac_valid_int_reg/Q
                         net (fo=205, routed)         1.934     6.026    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_3/dac_pat_data_reg[4]_0
    SLICE_X5Y181         LUT2 (Prop_lut2_I0_O)        0.123     6.149 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_3/dac_pn_seq[23]_i_1__2/O
                         net (fo=24, routed)          0.306     6.454    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_3/dac_pn_seq
    SLICE_X4Y179         FDSE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_3/dac_pn_seq_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad1 rise edge)
                                                      4.000     4.000 r  
    G17                                               0.000     4.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.727     4.727 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.523     6.250    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     6.333 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.211     7.544    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_3/clk
    SLICE_X4Y179         FDSE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_3/dac_pn_seq_reg[16]/C
                         clock pessimism              0.284     7.829    
                         clock uncertainty           -0.035     7.793    
    SLICE_X4Y179         FDSE (Setup_fdse_C_CE)      -0.201     7.592    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_3/dac_pn_seq_reg[16]
  -------------------------------------------------------------------
                         required time                          7.592    
                         arrival time                          -6.454    
  -------------------------------------------------------------------
                         slack                                  1.138    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_0/i_rx_pnmon/adc_pn1_data_pn_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_0/i_rx_pnmon/adc_pn_data_pn_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad1 rise@0.000ns - prm_clk_ad1 rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (70.125%)  route 0.055ns (29.875%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.108ns
    Source Clock Delay      (SCD):    1.762ns
    Clock Pessimism Removal (CPR):    0.334ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad1 rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.428     0.428 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.717     1.145    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.171 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.591     1.762    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_0/i_rx_pnmon/clk
    SLICE_X11Y196        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_0/i_rx_pnmon/adc_pn1_data_pn_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y196        FDRE (Prop_fdre_C_Q)         0.100     1.862 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_0/i_rx_pnmon/adc_pn1_data_pn_reg[17]/Q
                         net (fo=1, routed)           0.055     1.917    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/adc_pn_data_pn_reg[23][17]
    SLICE_X10Y196        LUT6 (Prop_lut6_I0_O)        0.028     1.945 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/adc_pn_data_pn[17]_i_1__2/O
                         net (fo=1, routed)           0.000     1.945    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_0/i_rx_pnmon/adc_pn_data_pn_reg[23]_0[17]
    SLICE_X10Y196        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_0/i_rx_pnmon/adc_pn_data_pn_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad1 rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.502     0.502 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.784     1.286    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.316 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.792     2.108    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_0/i_rx_pnmon/clk
    SLICE_X10Y196        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_0/i_rx_pnmon/adc_pn_data_pn_reg[17]/C
                         clock pessimism             -0.334     1.773    
    SLICE_X10Y196        FDRE (Hold_fdre_C_D)         0.087     1.860    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_0/i_rx_pnmon/adc_pn_data_pn_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.860    
                         arrival time                           1.945    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_2/i_rx_pnmon/adc_pn1_data_pn_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_2/i_rx_pnmon/adc_pn_data_pn_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad1 rise@0.000ns - prm_clk_ad1 rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (70.125%)  route 0.055ns (29.875%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.107ns
    Source Clock Delay      (SCD):    1.761ns
    Clock Pessimism Removal (CPR):    0.334ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad1 rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.428     0.428 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.717     1.145    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.171 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.590     1.761    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_2/i_rx_pnmon/clk
    SLICE_X9Y190         FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_2/i_rx_pnmon/adc_pn1_data_pn_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y190         FDRE (Prop_fdre_C_Q)         0.100     1.861 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_2/i_rx_pnmon/adc_pn1_data_pn_reg[20]/Q
                         net (fo=1, routed)           0.055     1.916    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_cntrl/adc_pn_data_pn_reg[23][20]
    SLICE_X8Y190         LUT6 (Prop_lut6_I0_O)        0.028     1.944 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_cntrl/adc_pn_data_pn[20]_i_1__0/O
                         net (fo=1, routed)           0.000     1.944    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_2/i_rx_pnmon/adc_pn_data_pn_reg[23]_0[20]
    SLICE_X8Y190         FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_2/i_rx_pnmon/adc_pn_data_pn_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad1 rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.502     0.502 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.784     1.286    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.316 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.791     2.107    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_2/i_rx_pnmon/clk
    SLICE_X8Y190         FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_2/i_rx_pnmon/adc_pn_data_pn_reg[20]/C
                         clock pessimism             -0.334     1.772    
    SLICE_X8Y190         FDRE (Hold_fdre_C_D)         0.087     1.859    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_2/i_rx_pnmon/adc_pn_data_pn_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.859    
                         arrival time                           1.944    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_async_d1_reg/C
                            (rising edge-triggered cell FDPE clocked by prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_async_d2_reg/D
                            (rising edge-triggered cell FDPE clocked by prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad1 rise@0.000ns - prm_clk_ad1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.109ns
    Source Clock Delay      (SCD):    1.763ns
    Clock Pessimism Removal (CPR):    0.345ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad1 rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.428     0.428 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.717     1.145    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.171 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.592     1.763    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_core_rst_reg/clk
    SLICE_X9Y150         FDPE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_async_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y150         FDPE (Prop_fdpe_C_Q)         0.100     1.863 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_async_d1_reg/Q
                         net (fo=1, routed)           0.055     1.918    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_async_d1_reg_n_0
    SLICE_X9Y150         FDPE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_async_d2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad1 rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.502     0.502 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.784     1.286    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.316 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.793     2.109    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_core_rst_reg/clk
    SLICE_X9Y150         FDPE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_async_d2_reg/C
                         clock pessimism             -0.345     1.763    
    SLICE_X9Y150         FDPE (Hold_fdpe_C_D)         0.047     1.810    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_async_d2_reg
  -------------------------------------------------------------------
                         required time                         -1.810    
                         arrival time                           1.918    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_xfer_toggle_m1_reg/C
                            (rising edge-triggered cell FDCE clocked by prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_xfer_toggle_m2_reg/D
                            (rising edge-triggered cell FDCE clocked by prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad1 rise@0.000ns - prm_clk_ad1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.141ns
    Source Clock Delay      (SCD):    1.796ns
    Clock Pessimism Removal (CPR):    0.344ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad1 rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.428     0.428 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.717     1.145    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.171 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.625     1.796    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_cntrl/clk
    SLICE_X1Y151         FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_xfer_toggle_m1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y151         FDCE (Prop_fdce_C_Q)         0.100     1.896 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_xfer_toggle_m1_reg/Q
                         net (fo=1, routed)           0.055     1.951    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_xfer_toggle_m1
    SLICE_X1Y151         FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_xfer_toggle_m2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad1 rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.502     0.502 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.784     1.286    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.316 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.825     2.141    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_cntrl/clk
    SLICE_X1Y151         FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_xfer_toggle_m2_reg/C
                         clock pessimism             -0.344     1.796    
    SLICE_X1Y151         FDCE (Hold_fdce_C_D)         0.047     1.843    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_xfer_toggle_m2_reg
  -------------------------------------------------------------------
                         required time                         -1.843    
                         arrival time                           1.951    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/tx_clk_p_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/tx_clk_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad1 rise@0.000ns - prm_clk_ad1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.135ns
    Source Clock Delay      (SCD):    1.791ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad1 rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.428     0.428 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.717     1.145    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.171 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.620     1.791    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/txnrx_up_reg_0
    SLICE_X1Y185         FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/tx_clk_p_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y185         FDRE (Prop_fdre_C_Q)         0.100     1.891 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/tx_clk_p_reg[1]/Q
                         net (fo=1, routed)           0.055     1.946    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/tx_clk_p[1]
    SLICE_X1Y185         FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/tx_clk_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad1 rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.502     0.502 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.784     1.286    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.316 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.819     2.135    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/clk
    SLICE_X1Y185         FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/tx_clk_reg[1]/C
                         clock pessimism             -0.343     1.791    
    SLICE_X1Y185         FDRE (Hold_fdre_C_D)         0.047     1.838    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/tx_clk_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.838    
                         arrival time                           1.946    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m1_reg/C
                            (rising edge-triggered cell FDCE clocked by prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m2_reg/D
                            (rising edge-triggered cell FDCE clocked by prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad1 rise@0.000ns - prm_clk_ad1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.135ns
    Source Clock Delay      (SCD):    1.790ns
    Clock Pessimism Removal (CPR):    0.344ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad1 rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.428     0.428 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.717     1.145    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.171 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.619     1.790    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/clk
    SLICE_X7Y187         FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y187         FDCE (Prop_fdce_C_Q)         0.100     1.890 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m1_reg/Q
                         net (fo=1, routed)           0.055     1.945    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m1
    SLICE_X7Y187         FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad1 rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.502     0.502 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.784     1.286    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.316 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.819     2.135    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/clk
    SLICE_X7Y187         FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m2_reg/C
                         clock pessimism             -0.344     1.790    
    SLICE_X7Y187         FDCE (Hold_fdce_C_D)         0.047     1.837    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m2_reg
  -------------------------------------------------------------------
                         required time                         -1.837    
                         arrival time                           1.945    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_async_d1_reg/C
                            (rising edge-triggered cell FDPE clocked by prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_async_d2_reg/D
                            (rising edge-triggered cell FDPE clocked by prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad1 rise@0.000ns - prm_clk_ad1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.124ns
    Source Clock Delay      (SCD):    1.781ns
    Clock Pessimism Removal (CPR):    0.342ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad1 rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.428     0.428 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.717     1.145    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.171 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.610     1.781    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_up_adc_common/i_core_rst_reg/clk
    SLICE_X5Y173         FDPE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_async_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y173         FDPE (Prop_fdpe_C_Q)         0.100     1.881 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_async_d1_reg/Q
                         net (fo=1, routed)           0.055     1.936    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_async_d1_reg_n_0
    SLICE_X5Y173         FDPE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_async_d2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad1 rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.502     0.502 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.784     1.286    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.316 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.808     2.124    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_up_adc_common/i_core_rst_reg/clk
    SLICE_X5Y173         FDPE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_async_d2_reg/C
                         clock pessimism             -0.342     1.781    
    SLICE_X5Y173         FDPE (Hold_fdpe_C_D)         0.047     1.828    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_async_d2_reg
  -------------------------------------------------------------------
                         required time                         -1.828    
                         arrival time                           1.936    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_2/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m1_reg/C
                            (rising edge-triggered cell FDCE clocked by prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_2/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m2_reg/D
                            (rising edge-triggered cell FDCE clocked by prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad1 rise@0.000ns - prm_clk_ad1 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.124ns
    Source Clock Delay      (SCD):    1.782ns
    Clock Pessimism Removal (CPR):    0.341ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad1 rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.428     0.428 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.717     1.145    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.171 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.611     1.782    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_2/i_up_dac_channel/i_xfer_cntrl/clk
    SLICE_X3Y174         FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_2/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y174         FDCE (Prop_fdce_C_Q)         0.100     1.882 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_2/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m1_reg/Q
                         net (fo=1, routed)           0.055     1.937    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_2/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m1
    SLICE_X3Y174         FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_2/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad1 rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.502     0.502 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.784     1.286    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.316 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.808     2.124    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_2/i_up_dac_channel/i_xfer_cntrl/clk
    SLICE_X3Y174         FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_2/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m2_reg/C
                         clock pessimism             -0.341     1.782    
    SLICE_X3Y174         FDCE (Hold_fdce_C_D)         0.047     1.829    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_2/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m2_reg
  -------------------------------------------------------------------
                         required time                         -1.829    
                         arrival time                           1.937    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_2/i_rx_pnmon/adc_pn1_data_pn_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_2/i_rx_pnmon/adc_pn_data_pn_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad1 rise@0.000ns - prm_clk_ad1 rise@0.000ns)
  Data Path Delay:        0.230ns  (logic 0.128ns (55.596%)  route 0.102ns (44.404%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.107ns
    Source Clock Delay      (SCD):    1.761ns
    Clock Pessimism Removal (CPR):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad1 rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.428     0.428 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.717     1.145    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.171 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.590     1.761    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_2/i_rx_pnmon/clk
    SLICE_X9Y190         FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_2/i_rx_pnmon/adc_pn1_data_pn_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y190         FDRE (Prop_fdre_C_Q)         0.100     1.861 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_2/i_rx_pnmon/adc_pn1_data_pn_reg[19]/Q
                         net (fo=1, routed)           0.102     1.964    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_cntrl/adc_pn_data_pn_reg[23][19]
    SLICE_X10Y190        LUT6 (Prop_lut6_I0_O)        0.028     1.992 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_cntrl/adc_pn_data_pn[19]_i_1__0/O
                         net (fo=1, routed)           0.000     1.992    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_2/i_rx_pnmon/adc_pn_data_pn_reg[23]_0[19]
    SLICE_X10Y190        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_2/i_rx_pnmon/adc_pn_data_pn_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad1 rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.502     0.502 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.784     1.286    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.316 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.791     2.107    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_2/i_rx_pnmon/clk
    SLICE_X10Y190        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_2/i_rx_pnmon/adc_pn_data_pn_reg[19]/C
                         clock pessimism             -0.312     1.794    
    SLICE_X10Y190        FDRE (Hold_fdre_C_D)         0.087     1.881    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_2/i_rx_pnmon/adc_pn_data_pn_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.881    
                         arrival time                           1.992    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/txnrx_up_m1_reg/C
                            (rising edge-triggered cell FDCE clocked by prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/txnrx_up_reg/D
                            (rising edge-triggered cell FDCE clocked by prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad1 rise@0.000ns - prm_clk_ad1 rise@0.000ns)
  Data Path Delay:        0.156ns  (logic 0.100ns (64.051%)  route 0.056ns (35.950%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.141ns
    Source Clock Delay      (SCD):    1.796ns
    Clock Pessimism Removal (CPR):    0.344ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad1 rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.428     0.428 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.717     1.145    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.171 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.625     1.796    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/txnrx_up_reg_0
    SLICE_X0Y150         FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/txnrx_up_m1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y150         FDCE (Prop_fdce_C_Q)         0.100     1.896 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/txnrx_up_m1_reg/Q
                         net (fo=1, routed)           0.056     1.952    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/txnrx_up_m1
    SLICE_X0Y150         FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/txnrx_up_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad1 rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.502     0.502 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.784     1.286    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.316 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.825     2.141    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/txnrx_up_reg_0
    SLICE_X0Y150         FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/txnrx_up_reg/C
                         clock pessimism             -0.344     1.796    
    SLICE_X0Y150         FDCE (Hold_fdce_C_D)         0.044     1.840    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/txnrx_up_reg
  -------------------------------------------------------------------
                         required time                         -1.840    
                         arrival time                           1.952    
  -------------------------------------------------------------------
                         slack                                  0.112    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         prm_clk_ad1
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { ad9361_DCLK_1_P }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         4.000       2.161      RAMB36_X0Y33   design_1_i/AD9361_CTRL/AD9361_1/dac_fifo_ad9361_1/inst/i_mem/m_ram_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            1.409         4.000       2.592      BUFGCTRL_X0Y3  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/I
Min Period        n/a     IDDR/C              n/a            1.070         4.000       2.930      ILOGIC_X0Y156  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/g_rx_data[0].i_rx_data/i_rx_data_iddr/C
Min Period        n/a     IDDR/C              n/a            1.070         4.000       2.930      ILOGIC_X0Y154  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/g_rx_data[1].i_rx_data/i_rx_data_iddr/C
Min Period        n/a     IDDR/C              n/a            1.070         4.000       2.930      ILOGIC_X0Y158  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/g_rx_data[2].i_rx_data/i_rx_data_iddr/C
Min Period        n/a     IDDR/C              n/a            1.070         4.000       2.930      ILOGIC_X0Y160  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/g_rx_data[3].i_rx_data/i_rx_data_iddr/C
Min Period        n/a     IDDR/C              n/a            1.070         4.000       2.930      ILOGIC_X0Y162  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/g_rx_data[4].i_rx_data/i_rx_data_iddr/C
Min Period        n/a     IDDR/C              n/a            1.070         4.000       2.930      ILOGIC_X0Y172  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/g_rx_data[5].i_rx_data/i_rx_data_iddr/C
Min Period        n/a     ODDR/C              n/a            1.070         4.000       2.930      OLOGIC_X0Y196  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/g_tx_data[0].i_tx_data/i_tx_data_oddr/C
Min Period        n/a     ODDR/C              n/a            1.070         4.000       2.930      OLOGIC_X0Y198  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/g_tx_data[1].i_tx_data/i_tx_data_oddr/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         2.000       1.600      SLICE_X0Y178   design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_1/dac_data_int_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         2.000       1.600      SLICE_X0Y178   design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_1/dac_data_int_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         2.000       1.600      SLICE_X0Y178   design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_1/dac_data_int_reg[9]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         2.000       1.600      SLICE_X7Y170   design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_2/dac_pat_data_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         2.000       1.600      SLICE_X7Y170   design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_2/dac_pat_data_reg[9]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.400         2.000       1.600      SLICE_X5Y179   design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_3/dac_pn_seq_reg[0]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.400         2.000       1.600      SLICE_X4Y179   design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_3/dac_pn_seq_reg[15]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.400         2.000       1.600      SLICE_X4Y179   design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_3/dac_pn_seq_reg[16]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.400         2.000       1.600      SLICE_X4Y179   design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_3/dac_pn_seq_reg[17]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.400         2.000       1.600      SLICE_X5Y179   design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_3/dac_pn_seq_reg[21]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.000       1.650      SLICE_X13Y179  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/adc_data_int_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.000       1.650      SLICE_X0Y183   design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/adc_data_int_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.000       1.650      SLICE_X2Y183   design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/adc_data_int_reg[18]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.000       1.650      SLICE_X13Y179  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/adc_data_int_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.000       1.650      SLICE_X0Y183   design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/adc_data_int_reg[22]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.000       1.650      SLICE_X6Y184   design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/adc_data_int_reg[23]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.000       1.650      SLICE_X13Y179  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/adc_data_int_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.000       1.650      SLICE_X6Y184   design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/adc_data_int_reg[33]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.000       1.650      SLICE_X2Y183   design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/adc_data_int_reg[38]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.000       1.650      SLICE_X6Y184   design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/adc_data_int_reg[39]/C



---------------------------------------------------------------------------------------------------
From Clock:  prm_clk_ad2
  To Clock:  prm_clk_ad2

Setup :            0  Failing Endpoints,  Worst Slack        0.624ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.085ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.624ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/txnrx_int_p_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_txnrx/i_tx_data_oddr/D2
                            (rising edge-triggered cell ODDR clocked by prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad2 rise@4.000ns - prm_clk_ad2 rise@0.000ns)
  Data Path Delay:        2.862ns  (logic 0.223ns (7.791%)  route 2.639ns (92.209%))
  Logic Levels:           0  
  Clock Path Skew:        -0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.702ns = ( 8.702 - 4.000 ) 
    Source Clock Delay      (SCD):    4.962ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad2 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.299     3.222    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.315 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        1.647     4.962    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/clk
    SLICE_X137Y52        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/txnrx_int_p_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y52        FDRE (Prop_fdre_C_Q)         0.223     5.185 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/txnrx_int_p_reg/Q
                         net (fo=2, routed)           2.639     7.825    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_txnrx/tx_data_n
    OLOGIC_X0Y88         ODDR                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_txnrx/i_tx_data_oddr/D2
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad2 rise edge)
                                                      4.000     4.000 r  
    AA9                                               0.000     4.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.821     4.821 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.173     6.994    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.077 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        1.625     8.702    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_txnrx/clk
    OLOGIC_X0Y88         ODDR                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_txnrx/i_tx_data_oddr/C
                         clock pessimism              0.255     8.957    
                         clock uncertainty           -0.035     8.922    
    OLOGIC_X0Y88         ODDR (Setup_oddr_C_D2)      -0.473     8.449    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_txnrx/i_tx_data_oddr
  -------------------------------------------------------------------
                         required time                          8.449    
                         arrival time                          -7.825    
  -------------------------------------------------------------------
                         slack                                  0.624    

Slack (MET) :             0.707ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/txnrx_int_p_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_txnrx/i_tx_data_oddr/D1
                            (rising edge-triggered cell ODDR clocked by prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad2 rise@4.000ns - prm_clk_ad2 rise@0.000ns)
  Data Path Delay:        2.752ns  (logic 0.223ns (8.102%)  route 2.529ns (91.898%))
  Logic Levels:           0  
  Clock Path Skew:        -0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.702ns = ( 8.702 - 4.000 ) 
    Source Clock Delay      (SCD):    4.962ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad2 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.299     3.222    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.315 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        1.647     4.962    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/clk
    SLICE_X137Y52        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/txnrx_int_p_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y52        FDRE (Prop_fdre_C_Q)         0.223     5.185 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/txnrx_int_p_reg/Q
                         net (fo=2, routed)           2.529     7.715    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_txnrx/tx_data_n
    OLOGIC_X0Y88         ODDR                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_txnrx/i_tx_data_oddr/D1
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad2 rise edge)
                                                      4.000     4.000 r  
    AA9                                               0.000     4.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.821     4.821 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.173     6.994    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.077 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        1.625     8.702    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_txnrx/clk
    OLOGIC_X0Y88         ODDR                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_txnrx/i_tx_data_oddr/C
                         clock pessimism              0.255     8.957    
                         clock uncertainty           -0.035     8.922    
    OLOGIC_X0Y88         ODDR (Setup_oddr_C_D1)      -0.500     8.422    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_txnrx/i_tx_data_oddr
  -------------------------------------------------------------------
                         required time                          8.422    
                         arrival time                          -7.715    
  -------------------------------------------------------------------
                         slack                                  0.707    

Slack (MET) :             0.725ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/enable_int_p_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_enable/i_tx_data_oddr/D1
                            (rising edge-triggered cell ODDR clocked by prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad2 rise@4.000ns - prm_clk_ad2 rise@0.000ns)
  Data Path Delay:        2.641ns  (logic 0.204ns (7.723%)  route 2.437ns (92.277%))
  Logic Levels:           0  
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.692ns = ( 8.692 - 4.000 ) 
    Source Clock Delay      (SCD):    4.962ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad2 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.299     3.222    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.315 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        1.647     4.962    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/clk
    SLICE_X137Y52        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/enable_int_p_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y52        FDRE (Prop_fdre_C_Q)         0.204     5.166 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/enable_int_p_reg/Q
                         net (fo=2, routed)           2.437     7.604    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_enable/tx_data_n
    OLOGIC_X0Y76         ODDR                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_enable/i_tx_data_oddr/D1
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad2 rise edge)
                                                      4.000     4.000 r  
    AA9                                               0.000     4.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.821     4.821 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.173     6.994    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.077 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        1.615     8.692    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_enable/clk
    OLOGIC_X0Y76         ODDR                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_enable/i_tx_data_oddr/C
                         clock pessimism              0.255     8.947    
                         clock uncertainty           -0.035     8.912    
    OLOGIC_X0Y76         ODDR (Setup_oddr_C_D1)      -0.583     8.329    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_enable/i_tx_data_oddr
  -------------------------------------------------------------------
                         required time                          8.329    
                         arrival time                          -7.604    
  -------------------------------------------------------------------
                         slack                                  0.725    

Slack (MET) :             0.840ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/enable_int_p_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_enable/i_tx_data_oddr/D2
                            (rising edge-triggered cell ODDR clocked by prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad2 rise@4.000ns - prm_clk_ad2 rise@0.000ns)
  Data Path Delay:        2.553ns  (logic 0.204ns (7.989%)  route 2.349ns (92.011%))
  Logic Levels:           0  
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.692ns = ( 8.692 - 4.000 ) 
    Source Clock Delay      (SCD):    4.962ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad2 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.299     3.222    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.315 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        1.647     4.962    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/clk
    SLICE_X137Y52        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/enable_int_p_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y52        FDRE (Prop_fdre_C_Q)         0.204     5.166 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/enable_int_p_reg/Q
                         net (fo=2, routed)           2.349     7.516    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_enable/tx_data_n
    OLOGIC_X0Y76         ODDR                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_enable/i_tx_data_oddr/D2
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad2 rise edge)
                                                      4.000     4.000 r  
    AA9                                               0.000     4.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.821     4.821 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.173     6.994    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.077 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        1.615     8.692    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_enable/clk
    OLOGIC_X0Y76         ODDR                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_enable/i_tx_data_oddr/C
                         clock pessimism              0.255     8.947    
                         clock uncertainty           -0.035     8.912    
    OLOGIC_X0Y76         ODDR (Setup_oddr_C_D2)      -0.556     8.356    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_enable/i_tx_data_oddr
  -------------------------------------------------------------------
                         required time                          8.356    
                         arrival time                          -7.516    
  -------------------------------------------------------------------
                         slack                                  0.840    

Slack (MET) :             1.375ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_rx_frame/i_rx_data_iddr/C
                            (rising edge-triggered cell IDDR clocked by prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/adc_data_p_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad2 rise@4.000ns - prm_clk_ad2 rise@0.000ns)
  Data Path Delay:        2.090ns  (logic 0.486ns (23.250%)  route 1.604ns (76.750%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.587ns = ( 8.587 - 4.000 ) 
    Source Clock Delay      (SCD):    5.120ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad2 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.299     3.222    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.315 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        1.805     5.120    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_rx_frame/clk
    ILOGIC_X1Y76         IDDR                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_rx_frame/i_rx_data_iddr/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y76         IDDR (Prop_iddr_C_Q1)        0.392     5.512 f  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_rx_frame/i_rx_data_iddr/Q1
                         net (fo=7, routed)           0.844     6.357    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_rx_frame/D[1]
    SLICE_X151Y67        LUT5 (Prop_lut5_I1_O)        0.094     6.451 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_rx_frame/adc_data_p[47]_i_2/O
                         net (fo=24, routed)          0.760     7.211    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/p_0_in[47]
    SLICE_X143Y52        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/adc_data_p_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad2 rise edge)
                                                      4.000     4.000 r  
    AA9                                               0.000     4.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.821     4.821 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.173     6.994    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.077 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        1.510     8.587    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/clk
    SLICE_X143Y52        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/adc_data_p_reg[26]/C
                         clock pessimism              0.328     8.915    
                         clock uncertainty           -0.035     8.880    
    SLICE_X143Y52        FDRE (Setup_fdre_C_CE)      -0.294     8.586    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/adc_data_p_reg[26]
  -------------------------------------------------------------------
                         required time                          8.586    
                         arrival time                          -7.211    
  -------------------------------------------------------------------
                         slack                                  1.375    

Slack (MET) :             1.375ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_rx_frame/i_rx_data_iddr/C
                            (rising edge-triggered cell IDDR clocked by prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/adc_data_p_reg[43]/CE
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad2 rise@4.000ns - prm_clk_ad2 rise@0.000ns)
  Data Path Delay:        2.090ns  (logic 0.486ns (23.250%)  route 1.604ns (76.750%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.587ns = ( 8.587 - 4.000 ) 
    Source Clock Delay      (SCD):    5.120ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad2 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.299     3.222    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.315 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        1.805     5.120    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_rx_frame/clk
    ILOGIC_X1Y76         IDDR                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_rx_frame/i_rx_data_iddr/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y76         IDDR (Prop_iddr_C_Q1)        0.392     5.512 f  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_rx_frame/i_rx_data_iddr/Q1
                         net (fo=7, routed)           0.844     6.357    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_rx_frame/D[1]
    SLICE_X151Y67        LUT5 (Prop_lut5_I1_O)        0.094     6.451 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_rx_frame/adc_data_p[47]_i_2/O
                         net (fo=24, routed)          0.760     7.211    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/p_0_in[47]
    SLICE_X143Y52        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/adc_data_p_reg[43]/CE
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad2 rise edge)
                                                      4.000     4.000 r  
    AA9                                               0.000     4.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.821     4.821 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.173     6.994    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.077 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        1.510     8.587    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/clk
    SLICE_X143Y52        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/adc_data_p_reg[43]/C
                         clock pessimism              0.328     8.915    
                         clock uncertainty           -0.035     8.880    
    SLICE_X143Y52        FDRE (Setup_fdre_C_CE)      -0.294     8.586    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/adc_data_p_reg[43]
  -------------------------------------------------------------------
                         required time                          8.586    
                         arrival time                          -7.211    
  -------------------------------------------------------------------
                         slack                                  1.375    

Slack (MET) :             1.393ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_rx_frame/i_rx_data_iddr/C
                            (rising edge-triggered cell IDDR clocked by prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/adc_data_p_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad2 rise@4.000ns - prm_clk_ad2 rise@0.000ns)
  Data Path Delay:        2.124ns  (logic 0.486ns (22.886%)  route 1.638ns (77.114%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.638ns = ( 8.638 - 4.000 ) 
    Source Clock Delay      (SCD):    5.120ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad2 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.299     3.222    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.315 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        1.805     5.120    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_rx_frame/clk
    ILOGIC_X1Y76         IDDR                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_rx_frame/i_rx_data_iddr/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y76         IDDR (Prop_iddr_C_Q1)        0.392     5.512 f  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_rx_frame/i_rx_data_iddr/Q1
                         net (fo=7, routed)           0.844     6.357    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_rx_frame/D[1]
    SLICE_X151Y67        LUT5 (Prop_lut5_I1_O)        0.094     6.451 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_rx_frame/adc_data_p[47]_i_2/O
                         net (fo=24, routed)          0.793     7.244    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/p_0_in[47]
    SLICE_X147Y53        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/adc_data_p_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad2 rise edge)
                                                      4.000     4.000 r  
    AA9                                               0.000     4.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.821     4.821 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.173     6.994    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.077 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        1.561     8.638    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/clk
    SLICE_X147Y53        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/adc_data_p_reg[25]/C
                         clock pessimism              0.328     8.966    
                         clock uncertainty           -0.035     8.931    
    SLICE_X147Y53        FDRE (Setup_fdre_C_CE)      -0.294     8.637    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/adc_data_p_reg[25]
  -------------------------------------------------------------------
                         required time                          8.637    
                         arrival time                          -7.244    
  -------------------------------------------------------------------
                         slack                                  1.393    

Slack (MET) :             1.393ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_rx_frame/i_rx_data_iddr/C
                            (rising edge-triggered cell IDDR clocked by prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/adc_data_p_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad2 rise@4.000ns - prm_clk_ad2 rise@0.000ns)
  Data Path Delay:        2.124ns  (logic 0.486ns (22.886%)  route 1.638ns (77.114%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.638ns = ( 8.638 - 4.000 ) 
    Source Clock Delay      (SCD):    5.120ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad2 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.299     3.222    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.315 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        1.805     5.120    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_rx_frame/clk
    ILOGIC_X1Y76         IDDR                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_rx_frame/i_rx_data_iddr/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y76         IDDR (Prop_iddr_C_Q1)        0.392     5.512 f  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_rx_frame/i_rx_data_iddr/Q1
                         net (fo=7, routed)           0.844     6.357    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_rx_frame/D[1]
    SLICE_X151Y67        LUT5 (Prop_lut5_I1_O)        0.094     6.451 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_rx_frame/adc_data_p[47]_i_2/O
                         net (fo=24, routed)          0.793     7.244    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/p_0_in[47]
    SLICE_X147Y53        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/adc_data_p_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad2 rise edge)
                                                      4.000     4.000 r  
    AA9                                               0.000     4.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.821     4.821 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.173     6.994    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.077 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        1.561     8.638    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/clk
    SLICE_X147Y53        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/adc_data_p_reg[29]/C
                         clock pessimism              0.328     8.966    
                         clock uncertainty           -0.035     8.931    
    SLICE_X147Y53        FDRE (Setup_fdre_C_CE)      -0.294     8.637    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/adc_data_p_reg[29]
  -------------------------------------------------------------------
                         required time                          8.637    
                         arrival time                          -7.244    
  -------------------------------------------------------------------
                         slack                                  1.393    

Slack (MET) :             1.393ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_rx_frame/i_rx_data_iddr/C
                            (rising edge-triggered cell IDDR clocked by prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/adc_data_p_reg[30]/CE
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad2 rise@4.000ns - prm_clk_ad2 rise@0.000ns)
  Data Path Delay:        2.124ns  (logic 0.486ns (22.886%)  route 1.638ns (77.114%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.638ns = ( 8.638 - 4.000 ) 
    Source Clock Delay      (SCD):    5.120ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad2 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.299     3.222    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.315 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        1.805     5.120    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_rx_frame/clk
    ILOGIC_X1Y76         IDDR                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_rx_frame/i_rx_data_iddr/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y76         IDDR (Prop_iddr_C_Q1)        0.392     5.512 f  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_rx_frame/i_rx_data_iddr/Q1
                         net (fo=7, routed)           0.844     6.357    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_rx_frame/D[1]
    SLICE_X151Y67        LUT5 (Prop_lut5_I1_O)        0.094     6.451 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_rx_frame/adc_data_p[47]_i_2/O
                         net (fo=24, routed)          0.793     7.244    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/p_0_in[47]
    SLICE_X147Y53        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/adc_data_p_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad2 rise edge)
                                                      4.000     4.000 r  
    AA9                                               0.000     4.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.821     4.821 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.173     6.994    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.077 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        1.561     8.638    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/clk
    SLICE_X147Y53        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/adc_data_p_reg[30]/C
                         clock pessimism              0.328     8.966    
                         clock uncertainty           -0.035     8.931    
    SLICE_X147Y53        FDRE (Setup_fdre_C_CE)      -0.294     8.637    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/adc_data_p_reg[30]
  -------------------------------------------------------------------
                         required time                          8.637    
                         arrival time                          -7.244    
  -------------------------------------------------------------------
                         slack                                  1.393    

Slack (MET) :             1.393ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_rx_frame/i_rx_data_iddr/C
                            (rising edge-triggered cell IDDR clocked by prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/adc_data_p_reg[31]/CE
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad2 rise@4.000ns - prm_clk_ad2 rise@0.000ns)
  Data Path Delay:        2.124ns  (logic 0.486ns (22.886%)  route 1.638ns (77.114%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.638ns = ( 8.638 - 4.000 ) 
    Source Clock Delay      (SCD):    5.120ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad2 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.299     3.222    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.315 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        1.805     5.120    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_rx_frame/clk
    ILOGIC_X1Y76         IDDR                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_rx_frame/i_rx_data_iddr/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y76         IDDR (Prop_iddr_C_Q1)        0.392     5.512 f  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_rx_frame/i_rx_data_iddr/Q1
                         net (fo=7, routed)           0.844     6.357    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_rx_frame/D[1]
    SLICE_X151Y67        LUT5 (Prop_lut5_I1_O)        0.094     6.451 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_rx_frame/adc_data_p[47]_i_2/O
                         net (fo=24, routed)          0.793     7.244    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/p_0_in[47]
    SLICE_X147Y53        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/adc_data_p_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad2 rise edge)
                                                      4.000     4.000 r  
    AA9                                               0.000     4.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.821     4.821 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.173     6.994    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.077 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        1.561     8.638    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/clk
    SLICE_X147Y53        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/adc_data_p_reg[31]/C
                         clock pessimism              0.328     8.966    
                         clock uncertainty           -0.035     8.931    
    SLICE_X147Y53        FDRE (Setup_fdre_C_CE)      -0.294     8.637    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/adc_data_p_reg[31]
  -------------------------------------------------------------------
                         required time                          8.637    
                         arrival time                          -7.244    
  -------------------------------------------------------------------
                         slack                                  1.393    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_rx_channel_0/i_rx_pnmon/adc_pn1_data_pn_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_rx_channel_0/i_rx_pnmon/adc_pn_data_pn_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad2 rise@0.000ns - prm_clk_ad2 rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (70.125%)  route 0.055ns (29.875%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.640ns
    Source Clock Delay      (SCD):    2.244ns
    Clock Pessimism Removal (CPR):    0.385ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad2 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.406     0.406 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.083     1.489    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.515 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        0.729     2.244    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_rx_channel_0/i_rx_pnmon/clk
    SLICE_X153Y52        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_rx_channel_0/i_rx_pnmon/adc_pn1_data_pn_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y52        FDRE (Prop_fdre_C_Q)         0.100     2.344 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_rx_channel_0/i_rx_pnmon/adc_pn1_data_pn_reg[17]/Q
                         net (fo=1, routed)           0.055     2.399    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/adc_pn_data_pn_reg[23][17]
    SLICE_X152Y52        LUT6 (Prop_lut6_I0_O)        0.028     2.427 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/adc_pn_data_pn[17]_i_1__2/O
                         net (fo=1, routed)           0.000     2.427    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_rx_channel_0/i_rx_pnmon/adc_pn_data_pn_reg[23]_0[17]
    SLICE_X152Y52        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_rx_channel_0/i_rx_pnmon/adc_pn_data_pn_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad2 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.154     1.641    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.671 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        0.969     2.640    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_rx_channel_0/i_rx_pnmon/clk
    SLICE_X152Y52        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_rx_channel_0/i_rx_pnmon/adc_pn_data_pn_reg[17]/C
                         clock pessimism             -0.385     2.255    
    SLICE_X152Y52        FDRE (Hold_fdre_C_D)         0.087     2.342    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_rx_channel_0/i_rx_pnmon/adc_pn_data_pn_reg[17]
  -------------------------------------------------------------------
                         required time                         -2.342    
                         arrival time                           2.427    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_rx_channel_1/i_rx_pnmon/adc_pn0_data_reg[14]/C
                            (rising edge-triggered cell FDSE clocked by prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_rx_channel_1/i_rx_pnmon/adc_pn0_data_in_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad2 rise@0.000ns - prm_clk_ad2 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.712%)  route 0.055ns (35.288%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.638ns
    Source Clock Delay      (SCD):    2.241ns
    Clock Pessimism Removal (CPR):    0.386ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad2 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.406     0.406 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.083     1.489    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.515 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        0.726     2.241    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_rx_channel_1/i_rx_pnmon/clk
    SLICE_X149Y56        FDSE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_rx_channel_1/i_rx_pnmon/adc_pn0_data_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X149Y56        FDSE (Prop_fdse_C_Q)         0.100     2.341 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_rx_channel_1/i_rx_pnmon/adc_pn0_data_reg[14]/Q
                         net (fo=1, routed)           0.055     2.396    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_rx_channel_1/i_rx_pnmon/adc_pn0_data[14]
    SLICE_X148Y56        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_rx_channel_1/i_rx_pnmon/adc_pn0_data_in_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad2 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.154     1.641    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.671 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        0.967     2.638    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_rx_channel_1/i_rx_pnmon/clk
    SLICE_X148Y56        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_rx_channel_1/i_rx_pnmon/adc_pn0_data_in_reg[14]/C
                         clock pessimism             -0.386     2.252    
    SLICE_X148Y56        FDRE (Hold_fdre_C_D)         0.059     2.311    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_rx_channel_1/i_rx_pnmon/adc_pn0_data_in_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.311    
                         arrival time                           2.396    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_rx_channel_3/i_rx_pnmon/adc_pn1_data_pn_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_rx_channel_3/i_rx_pnmon/adc_pn1_data_pn_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad2 rise@0.000ns - prm_clk_ad2 rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.128ns (64.468%)  route 0.071ns (35.532%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.608ns
    Source Clock Delay      (SCD):    2.212ns
    Clock Pessimism Removal (CPR):    0.385ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad2 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.406     0.406 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.083     1.489    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.515 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        0.697     2.212    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_rx_channel_3/i_rx_pnmon/clk
    SLICE_X139Y56        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_rx_channel_3/i_rx_pnmon/adc_pn1_data_pn_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X139Y56        FDRE (Prop_fdre_C_Q)         0.100     2.312 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_rx_channel_3/i_rx_pnmon/adc_pn1_data_pn_reg[17]/Q
                         net (fo=4, routed)           0.071     2.383    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_rx_channel_3/i_rx_pnmon/i_pnmon/adc_pn1_data_pn_reg[23][17]
    SLICE_X138Y56        LUT5 (Prop_lut5_I2_O)        0.028     2.411 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_rx_channel_3/i_rx_pnmon/i_pnmon/adc_pn1_data_pn[1]_i_1__0/O
                         net (fo=1, routed)           0.000     2.411    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_rx_channel_3/i_rx_pnmon/pn1fn_return[1]
    SLICE_X138Y56        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_rx_channel_3/i_rx_pnmon/adc_pn1_data_pn_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad2 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.154     1.641    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.671 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        0.937     2.608    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_rx_channel_3/i_rx_pnmon/clk
    SLICE_X138Y56        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_rx_channel_3/i_rx_pnmon/adc_pn1_data_pn_reg[1]/C
                         clock pessimism             -0.385     2.223    
    SLICE_X138Y56        FDRE (Hold_fdre_C_D)         0.087     2.310    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_rx_channel_3/i_rx_pnmon/adc_pn1_data_pn_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.310    
                         arrival time                           2.411    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_2/adc_fifo_ad9361_2/inst/din_waddr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_2/adc_fifo_ad9361_2/inst/i_mem/m_ram_reg/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad2 rise@0.000ns - prm_clk_ad2 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.100ns (28.296%)  route 0.253ns (71.704%))
  Logic Levels:           0  
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.639ns
    Source Clock Delay      (SCD):    2.211ns
    Clock Pessimism Removal (CPR):    0.364ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad2 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.406     0.406 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.083     1.489    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.515 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        0.696     2.211    design_1_i/AD9361_CTRL/AD9361_2/adc_fifo_ad9361_2/inst/din_clk
    SLICE_X141Y57        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_2/adc_fifo_ad9361_2/inst/din_waddr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y57        FDRE (Prop_fdre_C_Q)         0.100     2.311 r  design_1_i/AD9361_CTRL/AD9361_2/adc_fifo_ad9361_2/inst/din_waddr_reg[2]/Q
                         net (fo=5, routed)           0.253     2.564    design_1_i/AD9361_CTRL/AD9361_2/adc_fifo_ad9361_2/inst/i_mem/m_ram_reg_0[2]
    RAMB36_X6Y11         RAMB36E1                                     r  design_1_i/AD9361_CTRL/AD9361_2/adc_fifo_ad9361_2/inst/i_mem/m_ram_reg/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad2 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.154     1.641    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.671 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        0.968     2.639    design_1_i/AD9361_CTRL/AD9361_2/adc_fifo_ad9361_2/inst/i_mem/din_clk
    RAMB36_X6Y11         RAMB36E1                                     r  design_1_i/AD9361_CTRL/AD9361_2/adc_fifo_ad9361_2/inst/i_mem/m_ram_reg/CLKBWRCLK
                         clock pessimism             -0.364     2.275    
    RAMB36_X6Y11         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.183     2.458    design_1_i/AD9361_CTRL/AD9361_2/adc_fifo_ad9361_2/inst/i_mem/m_ram_reg
  -------------------------------------------------------------------
                         required time                         -2.458    
                         arrival time                           2.564    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_rx_channel_1/i_rx_pnmon/adc_pn1_data_pn_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_rx_channel_1/i_rx_pnmon/adc_pn_data_pn_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad2 rise@0.000ns - prm_clk_ad2 rise@0.000ns)
  Data Path Delay:        0.180ns  (logic 0.128ns (71.200%)  route 0.052ns (28.800%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.637ns
    Source Clock Delay      (SCD):    2.240ns
    Clock Pessimism Removal (CPR):    0.386ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad2 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.406     0.406 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.083     1.489    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.515 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        0.725     2.240    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_rx_channel_1/i_rx_pnmon/clk
    SLICE_X146Y58        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_rx_channel_1/i_rx_pnmon/adc_pn1_data_pn_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X146Y58        FDRE (Prop_fdre_C_Q)         0.100     2.340 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_rx_channel_1/i_rx_pnmon/adc_pn1_data_pn_reg[21]/Q
                         net (fo=1, routed)           0.052     2.392    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_cntrl/adc_pn_data_pn_reg[23][21]
    SLICE_X147Y58        LUT6 (Prop_lut6_I0_O)        0.028     2.420 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_cntrl/adc_pn_data_pn[21]_i_1/O
                         net (fo=1, routed)           0.000     2.420    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_rx_channel_1/i_rx_pnmon/adc_pn_data_pn_reg[23]_0[21]
    SLICE_X147Y58        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_rx_channel_1/i_rx_pnmon/adc_pn_data_pn_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad2 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.154     1.641    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.671 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        0.966     2.637    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_rx_channel_1/i_rx_pnmon/clk
    SLICE_X147Y58        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_rx_channel_1/i_rx_pnmon/adc_pn_data_pn_reg[21]/C
                         clock pessimism             -0.386     2.251    
    SLICE_X147Y58        FDRE (Hold_fdre_C_D)         0.061     2.312    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_rx_channel_1/i_rx_pnmon/adc_pn_data_pn_reg[21]
  -------------------------------------------------------------------
                         required time                         -2.312    
                         arrival time                           2.420    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_rx_channel_2/i_ad_datafmt/data_int_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/adc_data_i1_int_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad2 rise@0.000ns - prm_clk_ad2 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.606ns
    Source Clock Delay      (SCD):    2.210ns
    Clock Pessimism Removal (CPR):    0.396ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad2 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.406     0.406 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.083     1.489    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.515 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        0.695     2.210    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_rx_channel_2/i_ad_datafmt/clk
    SLICE_X141Y60        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_rx_channel_2/i_ad_datafmt/data_int_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X141Y60        FDRE (Prop_fdre_C_Q)         0.100     2.310 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_rx_channel_2/i_ad_datafmt/data_int_reg[10]/Q
                         net (fo=1, routed)           0.055     2.365    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/adc_data_i1_s[10]
    SLICE_X141Y60        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/adc_data_i1_int_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad2 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.154     1.641    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.671 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        0.935     2.606    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/clk
    SLICE_X141Y60        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/adc_data_i1_int_reg[10]/C
                         clock pessimism             -0.396     2.210    
    SLICE_X141Y60        FDRE (Hold_fdre_C_D)         0.047     2.257    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/adc_data_i1_int_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.257    
                         arrival time                           2.365    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/adc_status_p_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/adc_status_int_reg/D
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad2 rise@0.000ns - prm_clk_ad2 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.624ns
    Source Clock Delay      (SCD):    2.231ns
    Clock Pessimism Removal (CPR):    0.393ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad2 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.406     0.406 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.083     1.489    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.515 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        0.716     2.231    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/clk
    SLICE_X153Y73        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/adc_status_p_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y73        FDRE (Prop_fdre_C_Q)         0.100     2.331 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/adc_status_p_reg/Q
                         net (fo=1, routed)           0.055     2.386    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/adc_status_p
    SLICE_X153Y73        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/adc_status_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad2 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.154     1.641    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.671 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        0.953     2.624    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/txnrx_up_reg_0
    SLICE_X153Y73        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/adc_status_int_reg/C
                         clock pessimism             -0.393     2.231    
    SLICE_X153Y73        FDRE (Hold_fdre_C_D)         0.047     2.278    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/adc_status_int_reg
  -------------------------------------------------------------------
                         required time                         -2.278    
                         arrival time                           2.386    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/tx_clk_p_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/tx_clk_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad2 rise@0.000ns - prm_clk_ad2 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.634ns
    Source Clock Delay      (SCD):    2.239ns
    Clock Pessimism Removal (CPR):    0.395ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad2 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.406     0.406 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.083     1.489    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.515 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        0.724     2.239    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/txnrx_up_reg_0
    SLICE_X151Y86        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/tx_clk_p_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y86        FDRE (Prop_fdre_C_Q)         0.100     2.339 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/tx_clk_p_reg[1]/Q
                         net (fo=1, routed)           0.055     2.394    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/tx_clk_p[1]
    SLICE_X151Y86        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/tx_clk_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad2 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.154     1.641    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.671 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        0.963     2.634    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/clk
    SLICE_X151Y86        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/tx_clk_reg[1]/C
                         clock pessimism             -0.395     2.239    
    SLICE_X151Y86        FDRE (Hold_fdre_C_D)         0.047     2.286    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/tx_clk_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.286    
                         arrival time                           2.394    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m1_reg/C
                            (rising edge-triggered cell FDCE clocked by prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m2_reg/D
                            (rising edge-triggered cell FDCE clocked by prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad2 rise@0.000ns - prm_clk_ad2 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.599ns
    Source Clock Delay      (SCD):    2.204ns
    Clock Pessimism Removal (CPR):    0.395ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad2 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.406     0.406 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.083     1.489    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.515 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        0.689     2.204    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/clk
    SLICE_X145Y69        FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y69        FDCE (Prop_fdce_C_Q)         0.100     2.304 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m1_reg/Q
                         net (fo=1, routed)           0.055     2.359    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m1
    SLICE_X145Y69        FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad2 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.154     1.641    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.671 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        0.928     2.599    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/clk
    SLICE_X145Y69        FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m2_reg/C
                         clock pessimism             -0.395     2.204    
    SLICE_X145Y69        FDCE (Hold_fdce_C_D)         0.047     2.251    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m2_reg
  -------------------------------------------------------------------
                         required time                         -2.251    
                         arrival time                           2.359    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_async_d1_reg/C
                            (rising edge-triggered cell FDPE clocked by prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_async_d2_reg/D
                            (rising edge-triggered cell FDPE clocked by prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad2 rise@0.000ns - prm_clk_ad2 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.637ns
    Source Clock Delay      (SCD):    2.241ns
    Clock Pessimism Removal (CPR):    0.396ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad2 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.406     0.406 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.083     1.489    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.515 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        0.726     2.241    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_core_rst_reg/clk
    SLICE_X151Y88        FDPE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_async_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y88        FDPE (Prop_fdpe_C_Q)         0.100     2.341 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_async_d1_reg/Q
                         net (fo=1, routed)           0.055     2.396    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_async_d1_reg_n_0
    SLICE_X151Y88        FDPE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_async_d2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad2 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.154     1.641    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.671 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        0.966     2.637    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_core_rst_reg/clk
    SLICE_X151Y88        FDPE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_async_d2_reg/C
                         clock pessimism             -0.396     2.241    
    SLICE_X151Y88        FDPE (Hold_fdpe_C_D)         0.047     2.288    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_async_d2_reg
  -------------------------------------------------------------------
                         required time                         -2.288    
                         arrival time                           2.396    
  -------------------------------------------------------------------
                         slack                                  0.108    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         prm_clk_ad2
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { ad9361_DCLK_2_P }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            1.839         4.000       2.161      RAMB36_X6Y11   design_1_i/AD9361_CTRL/AD9361_2/adc_fifo_ad9361_2/inst/i_mem/m_ram_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         4.000       2.161      RAMB36_X6Y12   design_1_i/AD9361_CTRL/AD9361_2/dac_fifo_ad9361_2/inst/i_mem/m_ram_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            1.409         4.000       2.592      BUFGCTRL_X0Y2  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/I
Min Period        n/a     IDDR/C              n/a            1.070         4.000       2.930      ILOGIC_X1Y60   design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/g_rx_data[0].i_rx_data/i_rx_data_iddr/C
Min Period        n/a     IDDR/C              n/a            1.070         4.000       2.930      ILOGIC_X1Y56   design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/g_rx_data[1].i_rx_data/i_rx_data_iddr/C
Min Period        n/a     IDDR/C              n/a            1.070         4.000       2.930      ILOGIC_X1Y52   design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/g_rx_data[2].i_rx_data/i_rx_data_iddr/C
Min Period        n/a     IDDR/C              n/a            1.070         4.000       2.930      ILOGIC_X1Y62   design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/g_rx_data[3].i_rx_data/i_rx_data_iddr/C
Min Period        n/a     IDDR/C              n/a            1.070         4.000       2.930      ILOGIC_X1Y58   design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/g_rx_data[4].i_rx_data/i_rx_data_iddr/C
Min Period        n/a     IDDR/C              n/a            1.070         4.000       2.930      ILOGIC_X1Y54   design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/g_rx_data[5].i_rx_data/i_rx_data_iddr/C
Min Period        n/a     ODDR/C              n/a            1.070         4.000       2.930      OLOGIC_X1Y88   design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/g_tx_data[0].i_tx_data/i_tx_data_oddr/C
Low Pulse Width   Fast    FDCE/C              n/a            0.400         2.000       1.600      SLICE_X151Y68  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_int_reg[73]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.400         2.000       1.600      SLICE_X151Y68  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_int_reg[74]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.400         2.000       1.600      SLICE_X151Y68  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_int_reg[75]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.400         2.000       1.600      SLICE_X151Y68  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_int_reg[7]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.400         2.000       1.600      SLICE_X143Y68  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[26]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.400         2.000       1.600      SLICE_X143Y68  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.400         2.000       1.600      SLICE_X143Y68  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[30]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.400         2.000       1.600      SLICE_X143Y68  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.400         2.000       1.600      SLICE_X136Y68  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_tx_channel_2/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m2_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.400         2.000       1.600      SLICE_X136Y68  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_tx_channel_2/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m3_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.000       1.650      SLICE_X147Y64  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/adc_data_i0_int_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.000       1.650      SLICE_X147Y64  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/adc_data_i0_int_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.000       1.650      SLICE_X142Y61  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/adc_data_i0_int_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.000       1.650      SLICE_X145Y60  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/adc_data_i0_int_reg[9]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.000       1.650      SLICE_X140Y61  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/adc_data_i1_int_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.000       1.650      SLICE_X141Y60  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/adc_data_i1_int_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.000       1.650      SLICE_X140Y60  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/adc_data_i1_int_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.000       1.650      SLICE_X141Y60  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/adc_data_i1_int_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.000       1.650      SLICE_X145Y60  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/adc_data_i1_int_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.000       1.650      SLICE_X145Y60  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/adc_data_i1_int_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  prm_clk_ad3
  To Clock:  prm_clk_ad3

Setup :            0  Failing Endpoints,  Worst Slack        0.874ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.108ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.874ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/enable_int_p_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_enable/i_tx_data_oddr/D1
                            (rising edge-triggered cell ODDR clocked by prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad3 rise@4.000ns - prm_clk_ad3 rise@0.000ns)
  Data Path Delay:        2.745ns  (logic 0.259ns (9.434%)  route 2.486ns (90.566%))
  Logic Levels:           0  
  Clock Path Skew:        0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.343ns = ( 8.343 - 4.000 ) 
    Source Clock Delay      (SCD):    4.434ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad3 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.960     2.866    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.959 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.475     4.434    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/clk
    SLICE_X142Y100       FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/enable_int_p_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y100       FDRE (Prop_fdre_C_Q)         0.259     4.693 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/enable_int_p_reg/Q
                         net (fo=2, routed)           2.486     7.179    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_enable/tx_data_n
    OLOGIC_X0Y73         ODDR                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_enable/i_tx_data_oddr/D1
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad3 rise edge)
                                                      4.000     4.000 r  
    AA3                                               0.000     4.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.803     4.803 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.842     6.645    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     6.728 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.615     8.343    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_enable/clk
    OLOGIC_X0Y73         ODDR                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_enable/i_tx_data_oddr/C
                         clock pessimism              0.245     8.589    
                         clock uncertainty           -0.035     8.553    
    OLOGIC_X0Y73         ODDR (Setup_oddr_C_D1)      -0.500     8.053    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_enable/i_tx_data_oddr
  -------------------------------------------------------------------
                         required time                          8.053    
                         arrival time                          -7.179    
  -------------------------------------------------------------------
                         slack                                  0.874    

Slack (MET) :             0.898ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/txnrx_int_p_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_txnrx/i_tx_data_oddr/D1
                            (rising edge-triggered cell ODDR clocked by prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad3 rise@4.000ns - prm_clk_ad3 rise@0.000ns)
  Data Path Delay:        2.722ns  (logic 0.223ns (8.193%)  route 2.499ns (91.807%))
  Logic Levels:           0  
  Clock Path Skew:        0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.343ns = ( 8.343 - 4.000 ) 
    Source Clock Delay      (SCD):    4.434ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad3 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.960     2.866    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.959 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.475     4.434    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/clk
    SLICE_X137Y101       FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/txnrx_int_p_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y101       FDRE (Prop_fdre_C_Q)         0.223     4.657 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/txnrx_int_p_reg/Q
                         net (fo=2, routed)           2.499     7.155    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_txnrx/tx_data_n
    OLOGIC_X0Y74         ODDR                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_txnrx/i_tx_data_oddr/D1
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad3 rise edge)
                                                      4.000     4.000 r  
    AA3                                               0.000     4.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.803     4.803 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.842     6.645    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     6.728 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.615     8.343    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_txnrx/clk
    OLOGIC_X0Y74         ODDR                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_txnrx/i_tx_data_oddr/C
                         clock pessimism              0.245     8.589    
                         clock uncertainty           -0.035     8.553    
    OLOGIC_X0Y74         ODDR (Setup_oddr_C_D1)      -0.500     8.053    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_txnrx/i_tx_data_oddr
  -------------------------------------------------------------------
                         required time                          8.053    
                         arrival time                          -7.155    
  -------------------------------------------------------------------
                         slack                                  0.898    

Slack (MET) :             1.011ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/enable_int_p_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_enable/i_tx_data_oddr/D2
                            (rising edge-triggered cell ODDR clocked by prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad3 rise@4.000ns - prm_clk_ad3 rise@0.000ns)
  Data Path Delay:        2.635ns  (logic 0.259ns (9.828%)  route 2.376ns (90.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.343ns = ( 8.343 - 4.000 ) 
    Source Clock Delay      (SCD):    4.434ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad3 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.960     2.866    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.959 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.475     4.434    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/clk
    SLICE_X142Y100       FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/enable_int_p_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X142Y100       FDRE (Prop_fdre_C_Q)         0.259     4.693 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/enable_int_p_reg/Q
                         net (fo=2, routed)           2.376     7.069    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_enable/tx_data_n
    OLOGIC_X0Y73         ODDR                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_enable/i_tx_data_oddr/D2
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad3 rise edge)
                                                      4.000     4.000 r  
    AA3                                               0.000     4.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.803     4.803 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.842     6.645    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     6.728 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.615     8.343    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_enable/clk
    OLOGIC_X0Y73         ODDR                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_enable/i_tx_data_oddr/C
                         clock pessimism              0.245     8.589    
                         clock uncertainty           -0.035     8.553    
    OLOGIC_X0Y73         ODDR (Setup_oddr_C_D2)      -0.473     8.080    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_enable/i_tx_data_oddr
  -------------------------------------------------------------------
                         required time                          8.080    
                         arrival time                          -7.069    
  -------------------------------------------------------------------
                         slack                                  1.011    

Slack (MET) :             1.035ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/txnrx_int_p_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_txnrx/i_tx_data_oddr/D2
                            (rising edge-triggered cell ODDR clocked by prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad3 rise@4.000ns - prm_clk_ad3 rise@0.000ns)
  Data Path Delay:        2.612ns  (logic 0.223ns (8.539%)  route 2.389ns (91.461%))
  Logic Levels:           0  
  Clock Path Skew:        0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.343ns = ( 8.343 - 4.000 ) 
    Source Clock Delay      (SCD):    4.434ns
    Clock Pessimism Removal (CPR):    0.245ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad3 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.960     2.866    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.959 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.475     4.434    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/clk
    SLICE_X137Y101       FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/txnrx_int_p_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y101       FDRE (Prop_fdre_C_Q)         0.223     4.657 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/txnrx_int_p_reg/Q
                         net (fo=2, routed)           2.389     7.045    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_txnrx/tx_data_n
    OLOGIC_X0Y74         ODDR                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_txnrx/i_tx_data_oddr/D2
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad3 rise edge)
                                                      4.000     4.000 r  
    AA3                                               0.000     4.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.803     4.803 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.842     6.645    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     6.728 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.615     8.343    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_txnrx/clk
    OLOGIC_X0Y74         ODDR                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_txnrx/i_tx_data_oddr/C
                         clock pessimism              0.245     8.589    
                         clock uncertainty           -0.035     8.553    
    OLOGIC_X0Y74         ODDR (Setup_oddr_C_D2)      -0.473     8.080    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_txnrx/i_tx_data_oddr
  -------------------------------------------------------------------
                         required time                          8.080    
                         arrival time                          -7.045    
  -------------------------------------------------------------------
                         slack                                  1.035    

Slack (MET) :             1.199ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_rx_frame/i_rx_data_iddr/C
                            (rising edge-triggered cell IDDR clocked by prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/adc_data_p_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad3 rise@4.000ns - prm_clk_ad3 rise@0.000ns)
  Data Path Delay:        2.305ns  (logic 0.478ns (20.736%)  route 1.827ns (79.264%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.119ns = ( 8.119 - 4.000 ) 
    Source Clock Delay      (SCD):    4.594ns
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad3 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.960     2.866    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.959 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.635     4.594    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_rx_frame/clk
    ILOGIC_X1Y128        IDDR                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_rx_frame/i_rx_data_iddr/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y128        IDDR (Prop_iddr_C_Q2)        0.392     4.986 f  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_rx_frame/i_rx_data_iddr/Q2
                         net (fo=7, routed)           1.098     6.084    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_rx_frame/D[0]
    SLICE_X144Y137       LUT5 (Prop_lut5_I4_O)        0.086     6.170 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_rx_frame/adc_data_p[47]_i_1/O
                         net (fo=24, routed)          0.729     6.899    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_rx_frame_n_0
    SLICE_X149Y145       FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/adc_data_p_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad3 rise edge)
                                                      4.000     4.000 r  
    AA3                                               0.000     4.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.803     4.803 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.842     6.645    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     6.728 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.391     8.119    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/clk
    SLICE_X149Y145       FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/adc_data_p_reg[25]/C
                         clock pessimism              0.318     8.438    
                         clock uncertainty           -0.035     8.402    
    SLICE_X149Y145       FDRE (Setup_fdre_C_R)       -0.304     8.098    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/adc_data_p_reg[25]
  -------------------------------------------------------------------
                         required time                          8.098    
                         arrival time                          -6.899    
  -------------------------------------------------------------------
                         slack                                  1.199    

Slack (MET) :             1.199ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_rx_frame/i_rx_data_iddr/C
                            (rising edge-triggered cell IDDR clocked by prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/adc_data_p_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad3 rise@4.000ns - prm_clk_ad3 rise@0.000ns)
  Data Path Delay:        2.305ns  (logic 0.478ns (20.736%)  route 1.827ns (79.264%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.119ns = ( 8.119 - 4.000 ) 
    Source Clock Delay      (SCD):    4.594ns
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad3 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.960     2.866    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.959 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.635     4.594    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_rx_frame/clk
    ILOGIC_X1Y128        IDDR                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_rx_frame/i_rx_data_iddr/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y128        IDDR (Prop_iddr_C_Q2)        0.392     4.986 f  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_rx_frame/i_rx_data_iddr/Q2
                         net (fo=7, routed)           1.098     6.084    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_rx_frame/D[0]
    SLICE_X144Y137       LUT5 (Prop_lut5_I4_O)        0.086     6.170 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_rx_frame/adc_data_p[47]_i_1/O
                         net (fo=24, routed)          0.729     6.899    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_rx_frame_n_0
    SLICE_X149Y145       FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/adc_data_p_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad3 rise edge)
                                                      4.000     4.000 r  
    AA3                                               0.000     4.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.803     4.803 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.842     6.645    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     6.728 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.391     8.119    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/clk
    SLICE_X149Y145       FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/adc_data_p_reg[28]/C
                         clock pessimism              0.318     8.438    
                         clock uncertainty           -0.035     8.402    
    SLICE_X149Y145       FDRE (Setup_fdre_C_R)       -0.304     8.098    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/adc_data_p_reg[28]
  -------------------------------------------------------------------
                         required time                          8.098    
                         arrival time                          -6.899    
  -------------------------------------------------------------------
                         slack                                  1.199    

Slack (MET) :             1.199ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_rx_frame/i_rx_data_iddr/C
                            (rising edge-triggered cell IDDR clocked by prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/adc_data_p_reg[38]/R
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad3 rise@4.000ns - prm_clk_ad3 rise@0.000ns)
  Data Path Delay:        2.305ns  (logic 0.478ns (20.736%)  route 1.827ns (79.264%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.119ns = ( 8.119 - 4.000 ) 
    Source Clock Delay      (SCD):    4.594ns
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad3 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.960     2.866    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.959 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.635     4.594    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_rx_frame/clk
    ILOGIC_X1Y128        IDDR                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_rx_frame/i_rx_data_iddr/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y128        IDDR (Prop_iddr_C_Q2)        0.392     4.986 f  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_rx_frame/i_rx_data_iddr/Q2
                         net (fo=7, routed)           1.098     6.084    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_rx_frame/D[0]
    SLICE_X144Y137       LUT5 (Prop_lut5_I4_O)        0.086     6.170 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_rx_frame/adc_data_p[47]_i_1/O
                         net (fo=24, routed)          0.729     6.899    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_rx_frame_n_0
    SLICE_X149Y145       FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/adc_data_p_reg[38]/R
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad3 rise edge)
                                                      4.000     4.000 r  
    AA3                                               0.000     4.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.803     4.803 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.842     6.645    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     6.728 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.391     8.119    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/clk
    SLICE_X149Y145       FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/adc_data_p_reg[38]/C
                         clock pessimism              0.318     8.438    
                         clock uncertainty           -0.035     8.402    
    SLICE_X149Y145       FDRE (Setup_fdre_C_R)       -0.304     8.098    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/adc_data_p_reg[38]
  -------------------------------------------------------------------
                         required time                          8.098    
                         arrival time                          -6.899    
  -------------------------------------------------------------------
                         slack                                  1.199    

Slack (MET) :             1.199ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_rx_frame/i_rx_data_iddr/C
                            (rising edge-triggered cell IDDR clocked by prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/adc_data_p_reg[44]/R
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad3 rise@4.000ns - prm_clk_ad3 rise@0.000ns)
  Data Path Delay:        2.305ns  (logic 0.478ns (20.736%)  route 1.827ns (79.264%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.119ns = ( 8.119 - 4.000 ) 
    Source Clock Delay      (SCD):    4.594ns
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad3 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.960     2.866    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.959 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.635     4.594    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_rx_frame/clk
    ILOGIC_X1Y128        IDDR                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_rx_frame/i_rx_data_iddr/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y128        IDDR (Prop_iddr_C_Q2)        0.392     4.986 f  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_rx_frame/i_rx_data_iddr/Q2
                         net (fo=7, routed)           1.098     6.084    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_rx_frame/D[0]
    SLICE_X144Y137       LUT5 (Prop_lut5_I4_O)        0.086     6.170 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_rx_frame/adc_data_p[47]_i_1/O
                         net (fo=24, routed)          0.729     6.899    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_rx_frame_n_0
    SLICE_X149Y145       FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/adc_data_p_reg[44]/R
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad3 rise edge)
                                                      4.000     4.000 r  
    AA3                                               0.000     4.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.803     4.803 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.842     6.645    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     6.728 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.391     8.119    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/clk
    SLICE_X149Y145       FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/adc_data_p_reg[44]/C
                         clock pessimism              0.318     8.438    
                         clock uncertainty           -0.035     8.402    
    SLICE_X149Y145       FDRE (Setup_fdre_C_R)       -0.304     8.098    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/adc_data_p_reg[44]
  -------------------------------------------------------------------
                         required time                          8.098    
                         arrival time                          -6.899    
  -------------------------------------------------------------------
                         slack                                  1.199    

Slack (MET) :             1.202ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_rx_frame/i_rx_data_iddr/C
                            (rising edge-triggered cell IDDR clocked by prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/adc_data_p_reg[33]/R
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad3 rise@4.000ns - prm_clk_ad3 rise@0.000ns)
  Data Path Delay:        2.303ns  (logic 0.478ns (20.757%)  route 1.825ns (79.243%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.119ns = ( 8.119 - 4.000 ) 
    Source Clock Delay      (SCD):    4.594ns
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad3 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.960     2.866    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.959 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.635     4.594    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_rx_frame/clk
    ILOGIC_X1Y128        IDDR                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_rx_frame/i_rx_data_iddr/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y128        IDDR (Prop_iddr_C_Q2)        0.392     4.986 f  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_rx_frame/i_rx_data_iddr/Q2
                         net (fo=7, routed)           1.098     6.084    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_rx_frame/D[0]
    SLICE_X144Y137       LUT5 (Prop_lut5_I4_O)        0.086     6.170 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_rx_frame/adc_data_p[47]_i_1/O
                         net (fo=24, routed)          0.726     6.896    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_rx_frame_n_0
    SLICE_X146Y144       FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/adc_data_p_reg[33]/R
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad3 rise edge)
                                                      4.000     4.000 r  
    AA3                                               0.000     4.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.803     4.803 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.842     6.645    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     6.728 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.391     8.119    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/clk
    SLICE_X146Y144       FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/adc_data_p_reg[33]/C
                         clock pessimism              0.318     8.438    
                         clock uncertainty           -0.035     8.402    
    SLICE_X146Y144       FDRE (Setup_fdre_C_R)       -0.304     8.098    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/adc_data_p_reg[33]
  -------------------------------------------------------------------
                         required time                          8.098    
                         arrival time                          -6.896    
  -------------------------------------------------------------------
                         slack                                  1.202    

Slack (MET) :             1.222ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_rx_frame/i_rx_data_iddr/C
                            (rising edge-triggered cell IDDR clocked by prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/adc_data_p_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad3 rise@4.000ns - prm_clk_ad3 rise@0.000ns)
  Data Path Delay:        2.305ns  (logic 0.478ns (20.736%)  route 1.827ns (79.264%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.119ns = ( 8.119 - 4.000 ) 
    Source Clock Delay      (SCD):    4.594ns
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad3 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.960     2.866    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.959 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.635     4.594    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_rx_frame/clk
    ILOGIC_X1Y128        IDDR                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_rx_frame/i_rx_data_iddr/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X1Y128        IDDR (Prop_iddr_C_Q2)        0.392     4.986 f  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_rx_frame/i_rx_data_iddr/Q2
                         net (fo=7, routed)           1.098     6.084    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_rx_frame/D[0]
    SLICE_X144Y137       LUT5 (Prop_lut5_I4_O)        0.086     6.170 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_rx_frame/adc_data_p[47]_i_1/O
                         net (fo=24, routed)          0.729     6.899    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_rx_frame_n_0
    SLICE_X148Y145       FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/adc_data_p_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad3 rise edge)
                                                      4.000     4.000 r  
    AA3                                               0.000     4.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.803     4.803 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.842     6.645    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     6.728 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.391     8.119    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/clk
    SLICE_X148Y145       FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/adc_data_p_reg[26]/C
                         clock pessimism              0.318     8.438    
                         clock uncertainty           -0.035     8.402    
    SLICE_X148Y145       FDRE (Setup_fdre_C_R)       -0.281     8.121    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/adc_data_p_reg[26]
  -------------------------------------------------------------------
                         required time                          8.121    
                         arrival time                          -6.899    
  -------------------------------------------------------------------
                         slack                                  1.222    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m1_reg/C
                            (rising edge-triggered cell FDCE clocked by prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m2_reg/D
                            (rising edge-triggered cell FDCE clocked by prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad3 rise@0.000ns - prm_clk_ad3 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.356ns
    Source Clock Delay      (SCD):    1.982ns
    Clock Pessimism Removal (CPR):    0.373ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad3 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.896     1.284    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.310 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.672     1.982    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/clk
    SLICE_X151Y113       FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y113       FDCE (Prop_fdce_C_Q)         0.100     2.082 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m1_reg/Q
                         net (fo=1, routed)           0.055     2.137    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m1
    SLICE_X151Y113       FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad3 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.965     1.435    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.465 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.891     2.356    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/clk
    SLICE_X151Y113       FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m2_reg/C
                         clock pessimism             -0.373     1.982    
    SLICE_X151Y113       FDCE (Hold_fdce_C_D)         0.047     2.029    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m2_reg
  -------------------------------------------------------------------
                         required time                         -2.029    
                         arrival time                           2.137    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m1_reg/C
                            (rising edge-triggered cell FDCE clocked by prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m2_reg/D
                            (rising edge-triggered cell FDCE clocked by prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad3 rise@0.000ns - prm_clk_ad3 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.324ns
    Source Clock Delay      (SCD):    1.951ns
    Clock Pessimism Removal (CPR):    0.372ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad3 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.896     1.284    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.310 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.641     1.951    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/clk
    SLICE_X143Y134       FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y134       FDCE (Prop_fdce_C_Q)         0.100     2.051 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m1_reg/Q
                         net (fo=1, routed)           0.055     2.106    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m1
    SLICE_X143Y134       FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad3 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.965     1.435    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.465 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.859     2.324    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/clk
    SLICE_X143Y134       FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m2_reg/C
                         clock pessimism             -0.372     1.951    
    SLICE_X143Y134       FDCE (Hold_fdce_C_D)         0.047     1.998    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m2_reg
  -------------------------------------------------------------------
                         required time                         -1.998    
                         arrival time                           2.106    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_status/d_xfer_state_m1_reg/C
                            (rising edge-triggered cell FDCE clocked by prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_status/d_xfer_state_m2_reg/D
                            (rising edge-triggered cell FDCE clocked by prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad3 rise@0.000ns - prm_clk_ad3 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.320ns
    Source Clock Delay      (SCD):    1.946ns
    Clock Pessimism Removal (CPR):    0.373ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad3 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.896     1.284    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.310 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.636     1.946    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_status/clk
    SLICE_X145Y129       FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_status/d_xfer_state_m1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X145Y129       FDCE (Prop_fdce_C_Q)         0.100     2.046 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_status/d_xfer_state_m1_reg/Q
                         net (fo=1, routed)           0.055     2.101    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_status/d_xfer_state_m1
    SLICE_X145Y129       FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_status/d_xfer_state_m2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad3 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.965     1.435    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.465 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.855     2.320    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_status/clk
    SLICE_X145Y129       FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_status/d_xfer_state_m2_reg/C
                         clock pessimism             -0.373     1.946    
    SLICE_X145Y129       FDCE (Hold_fdce_C_D)         0.047     1.993    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_status/d_xfer_state_m2_reg
  -------------------------------------------------------------------
                         required time                         -1.993    
                         arrival time                           2.101    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_2/i_rx_pnmon/adc_pn_valid_in_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_2/i_rx_pnmon/i_pnmon/adc_valid_d_reg/D
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad3 rise@0.000ns - prm_clk_ad3 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.329ns
    Source Clock Delay      (SCD):    1.954ns
    Clock Pessimism Removal (CPR):    0.374ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad3 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.896     1.284    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.310 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.644     1.954    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_2/i_rx_pnmon/clk
    SLICE_X139Y140       FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_2/i_rx_pnmon/adc_pn_valid_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X139Y140       FDRE (Prop_fdre_C_Q)         0.100     2.054 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_2/i_rx_pnmon/adc_pn_valid_in_reg/Q
                         net (fo=1, routed)           0.055     2.109    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_2/i_rx_pnmon/i_pnmon/adc_pn_valid_in
    SLICE_X139Y140       FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_2/i_rx_pnmon/i_pnmon/adc_valid_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad3 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.965     1.435    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.465 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.864     2.329    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_2/i_rx_pnmon/i_pnmon/clk
    SLICE_X139Y140       FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_2/i_rx_pnmon/i_pnmon/adc_valid_d_reg/C
                         clock pessimism             -0.374     1.954    
    SLICE_X139Y140       FDRE (Hold_fdre_C_D)         0.047     2.001    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_2/i_rx_pnmon/i_pnmon/adc_valid_d_reg
  -------------------------------------------------------------------
                         required time                         -2.001    
                         arrival time                           2.109    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m1_reg/C
                            (rising edge-triggered cell FDCE clocked by prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m2_reg/D
                            (rising edge-triggered cell FDCE clocked by prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad3 rise@0.000ns - prm_clk_ad3 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.325ns
    Source Clock Delay      (SCD):    1.951ns
    Clock Pessimism Removal (CPR):    0.373ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad3 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.896     1.284    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.310 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.641     1.951    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_cntrl/clk
    SLICE_X137Y136       FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X137Y136       FDCE (Prop_fdce_C_Q)         0.100     2.051 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m1_reg/Q
                         net (fo=1, routed)           0.055     2.106    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m1
    SLICE_X137Y136       FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad3 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.965     1.435    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.465 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.860     2.325    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_cntrl/clk
    SLICE_X137Y136       FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m2_reg/C
                         clock pessimism             -0.373     1.951    
    SLICE_X137Y136       FDCE (Hold_fdce_C_D)         0.047     1.998    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m2_reg
  -------------------------------------------------------------------
                         required time                         -1.998    
                         arrival time                           2.106    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m1_reg/C
                            (rising edge-triggered cell FDCE clocked by prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m2_reg/D
                            (rising edge-triggered cell FDCE clocked by prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad3 rise@0.000ns - prm_clk_ad3 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.360ns
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    0.374ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad3 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.896     1.284    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.310 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.675     1.985    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl/clk
    SLICE_X151Y108       FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y108       FDCE (Prop_fdce_C_Q)         0.100     2.085 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m1_reg/Q
                         net (fo=1, routed)           0.055     2.140    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m1
    SLICE_X151Y108       FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad3 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.965     1.435    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.465 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.895     2.360    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl/clk
    SLICE_X151Y108       FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m2_reg/C
                         clock pessimism             -0.374     1.985    
    SLICE_X151Y108       FDCE (Hold_fdce_C_D)         0.047     2.032    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m2_reg
  -------------------------------------------------------------------
                         required time                         -2.032    
                         arrival time                           2.140    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m1_reg/C
                            (rising edge-triggered cell FDCE clocked by prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m2_reg/D
                            (rising edge-triggered cell FDCE clocked by prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad3 rise@0.000ns - prm_clk_ad3 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.355ns
    Source Clock Delay      (SCD):    1.980ns
    Clock Pessimism Removal (CPR):    0.374ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad3 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.896     1.284    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.310 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.670     1.980    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/clk
    SLICE_X149Y114       FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X149Y114       FDCE (Prop_fdce_C_Q)         0.100     2.080 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m1_reg/Q
                         net (fo=1, routed)           0.055     2.135    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m1
    SLICE_X149Y114       FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad3 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.965     1.435    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.465 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.890     2.355    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/clk
    SLICE_X149Y114       FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m2_reg/C
                         clock pessimism             -0.374     1.980    
    SLICE_X149Y114       FDCE (Hold_fdce_C_D)         0.047     2.027    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m2_reg
  -------------------------------------------------------------------
                         required time                         -2.027    
                         arrival time                           2.135    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_2/i_rx_pnmon/adc_pn1_data_in_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_2/i_rx_pnmon/adc_pn_data_in_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad3 rise@0.000ns - prm_clk_ad3 rise@0.000ns)
  Data Path Delay:        0.182ns  (logic 0.128ns (70.383%)  route 0.054ns (29.617%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.329ns
    Source Clock Delay      (SCD):    1.954ns
    Clock Pessimism Removal (CPR):    0.363ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad3 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.896     1.284    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.310 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.644     1.954    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_2/i_rx_pnmon/clk
    SLICE_X140Y140       FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_2/i_rx_pnmon/adc_pn1_data_in_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X140Y140       FDRE (Prop_fdre_C_Q)         0.100     2.054 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_2/i_rx_pnmon/adc_pn1_data_in_reg[16]/Q
                         net (fo=1, routed)           0.054     2.108    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_cntrl/adc_pn_data_in_reg[23][16]
    SLICE_X141Y140       LUT6 (Prop_lut6_I0_O)        0.028     2.136 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_cntrl/adc_pn_data_in[16]_i_1__0/O
                         net (fo=1, routed)           0.000     2.136    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_2/i_rx_pnmon/D[16]
    SLICE_X141Y140       FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_2/i_rx_pnmon/adc_pn_data_in_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad3 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.965     1.435    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.465 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.864     2.329    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_2/i_rx_pnmon/clk
    SLICE_X141Y140       FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_2/i_rx_pnmon/adc_pn_data_in_reg[16]/C
                         clock pessimism             -0.363     1.965    
    SLICE_X141Y140       FDRE (Hold_fdre_C_D)         0.060     2.025    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_2/i_rx_pnmon/adc_pn_data_in_reg[16]
  -------------------------------------------------------------------
                         required time                         -2.025    
                         arrival time                           2.136    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/adc_status_p_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/adc_status_int_reg/D
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad3 rise@0.000ns - prm_clk_ad3 rise@0.000ns)
  Data Path Delay:        0.160ns  (logic 0.100ns (62.442%)  route 0.060ns (37.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.323ns
    Source Clock Delay      (SCD):    1.949ns
    Clock Pessimism Removal (CPR):    0.373ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad3 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.896     1.284    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.310 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.639     1.949    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/clk
    SLICE_X144Y132       FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/adc_status_p_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y132       FDRE (Prop_fdre_C_Q)         0.100     2.049 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/adc_status_p_reg/Q
                         net (fo=1, routed)           0.060     2.109    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/adc_status_p
    SLICE_X144Y132       FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/adc_status_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad3 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.965     1.435    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.465 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.858     2.323    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/txnrx_up_reg_0
    SLICE_X144Y132       FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/adc_status_int_reg/C
                         clock pessimism             -0.373     1.949    
    SLICE_X144Y132       FDRE (Hold_fdre_C_D)         0.047     1.996    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/adc_status_int_reg
  -------------------------------------------------------------------
                         required time                         -1.996    
                         arrival time                           2.109    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_1/i_rx_pnmon/adc_pn_valid_in_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_1/i_rx_pnmon/i_pnmon/adc_valid_d_reg/D
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad3 rise@0.000ns - prm_clk_ad3 rise@0.000ns)
  Data Path Delay:        0.160ns  (logic 0.100ns (62.442%)  route 0.060ns (37.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.326ns
    Source Clock Delay      (SCD):    1.951ns
    Clock Pessimism Removal (CPR):    0.374ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad3 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.896     1.284    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.310 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.641     1.951    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_1/i_rx_pnmon/clk
    SLICE_X144Y135       FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_1/i_rx_pnmon/adc_pn_valid_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X144Y135       FDRE (Prop_fdre_C_Q)         0.100     2.051 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_1/i_rx_pnmon/adc_pn_valid_in_reg/Q
                         net (fo=1, routed)           0.060     2.111    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_1/i_rx_pnmon/i_pnmon/adc_pn_valid_in
    SLICE_X144Y135       FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_1/i_rx_pnmon/i_pnmon/adc_valid_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad3 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.965     1.435    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.465 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.861     2.326    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_1/i_rx_pnmon/i_pnmon/clk
    SLICE_X144Y135       FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_1/i_rx_pnmon/i_pnmon/adc_valid_d_reg/C
                         clock pessimism             -0.374     1.951    
    SLICE_X144Y135       FDRE (Hold_fdre_C_D)         0.047     1.998    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_1/i_rx_pnmon/i_pnmon/adc_valid_d_reg
  -------------------------------------------------------------------
                         required time                         -1.998    
                         arrival time                           2.111    
  -------------------------------------------------------------------
                         slack                                  0.113    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         prm_clk_ad3
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { ad9361_DCLK_3_P }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839         4.000       2.161      RAMB36_X6Y23    design_1_i/AD9361_CTRL/AD9361_3/dac_fifo_ad9361_3/inst/i_mem/m_ram_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            1.409         4.000       2.592      BUFGCTRL_X0Y4   design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/I
Min Period        n/a     IDDR/C              n/a            1.070         4.000       2.930      ILOGIC_X1Y148   design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/g_rx_data[0].i_rx_data/i_rx_data_iddr/C
Min Period        n/a     IDDR/C              n/a            1.070         4.000       2.930      ILOGIC_X1Y140   design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/g_rx_data[1].i_rx_data/i_rx_data_iddr/C
Min Period        n/a     IDDR/C              n/a            1.070         4.000       2.930      ILOGIC_X1Y144   design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/g_rx_data[2].i_rx_data/i_rx_data_iddr/C
Min Period        n/a     IDDR/C              n/a            1.070         4.000       2.930      ILOGIC_X1Y138   design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/g_rx_data[3].i_rx_data/i_rx_data_iddr/C
Min Period        n/a     IDDR/C              n/a            1.070         4.000       2.930      ILOGIC_X1Y146   design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/g_rx_data[4].i_rx_data/i_rx_data_iddr/C
Min Period        n/a     IDDR/C              n/a            1.070         4.000       2.930      ILOGIC_X1Y142   design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/g_rx_data[5].i_rx_data/i_rx_data_iddr/C
Min Period        n/a     ODDR/C              n/a            1.070         4.000       2.930      OLOGIC_X1Y104   design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/g_tx_data[0].i_tx_data/i_tx_data_oddr/C
Min Period        n/a     ODDR/C              n/a            1.070         4.000       2.930      OLOGIC_X1Y108   design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/g_tx_data[1].i_tx_data/i_tx_data_oddr/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         2.000       1.600      SLICE_X142Y101  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/enable_up_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         2.000       1.600      SLICE_X151Y128  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/tx_data_reg[46]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         2.000       1.600      SLICE_X152Y128  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/tx_data_reg[47]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         2.000       1.600      SLICE_X146Y129  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/tx_data_reg[9]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         2.000       1.600      SLICE_X153Y127  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/tx_frame_p_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         2.000       1.600      SLICE_X153Y127  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/tx_frame_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.400         2.000       1.600      SLICE_X142Y101  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/txnrx_up_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         2.000       1.600      SLICE_X140Y144  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_2/i_rx_pnmon/adc_pn0_data_in_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         2.000       1.600      SLICE_X140Y144  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_3/i_rx_pnmon/adc_pn0_data_pn_reg[14]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         2.000       1.600      SLICE_X140Y144  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_3/i_rx_pnmon/adc_pn0_data_pn_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.000       1.650      SLICE_X153Y117  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/dac_valid_i0_int_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.000       1.650      SLICE_X153Y117  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/dac_valid_i1_int_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.000       1.650      SLICE_X150Y145  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/adc_data_int_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.000       1.650      SLICE_X149Y147  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/adc_data_int_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.000       1.650      SLICE_X149Y147  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/adc_data_int_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.000       1.650      SLICE_X145Y135  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/adc_data_int_reg[19]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.000       1.650      SLICE_X149Y144  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/adc_data_int_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.000       1.650      SLICE_X146Y145  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/adc_data_int_reg[24]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.000       1.650      SLICE_X147Y144  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/adc_data_int_reg[26]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.000       1.650      SLICE_X149Y147  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/adc_data_int_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  prm_clk_ad4
  To Clock:  prm_clk_ad4

Setup :            0  Failing Endpoints,  Worst Slack        1.130ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.085ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.130ns  (required time - arrival time)
  Source:                 design_1_i/AD9364/axi_ad9364/inst/i_dev_if/txnrx_int_p_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_txnrx/i_tx_data_oddr/D1
                            (rising edge-triggered cell ODDR clocked by prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad4 rise@4.000ns - prm_clk_ad4 rise@0.000ns)
  Data Path Delay:        2.617ns  (logic 0.223ns (8.520%)  route 2.394ns (91.480%))
  Logic Levels:           0  
  Clock Path Skew:        0.283ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.000ns = ( 8.000 - 4.000 ) 
    Source Clock Delay      (SCD):    3.916ns
    Clock Pessimism Removal (CPR):    0.199ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad4 rise edge)
                                                      0.000     0.000 r  
    C12                                               0.000     0.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.845     0.845 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.634     2.479    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.572 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         1.344     3.916    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/clk
    SLICE_X4Y200         FDRE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/txnrx_int_p_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y200         FDRE (Prop_fdre_C_Q)         0.223     4.139 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/txnrx_int_p_reg/Q
                         net (fo=2, routed)           2.394     6.533    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_txnrx/tx_data_n
    OLOGIC_X0Y91         ODDR                                         r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_txnrx/i_tx_data_oddr/D1
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad4 rise edge)
                                                      4.000     4.000 r  
    C12                                               0.000     4.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.767     4.767 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.523     6.290    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     6.373 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         1.627     8.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_txnrx/clk
    OLOGIC_X0Y91         ODDR                                         r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_txnrx/i_tx_data_oddr/C
                         clock pessimism              0.199     8.199    
                         clock uncertainty           -0.035     8.163    
    OLOGIC_X0Y91         ODDR (Setup_oddr_C_D1)      -0.500     7.663    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_txnrx/i_tx_data_oddr
  -------------------------------------------------------------------
                         required time                          7.663    
                         arrival time                          -6.533    
  -------------------------------------------------------------------
                         slack                                  1.130    

Slack (MET) :             1.267ns  (required time - arrival time)
  Source:                 design_1_i/AD9364/axi_ad9364/inst/i_dev_if/txnrx_int_p_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_txnrx/i_tx_data_oddr/D2
                            (rising edge-triggered cell ODDR clocked by prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad4 rise@4.000ns - prm_clk_ad4 rise@0.000ns)
  Data Path Delay:        2.507ns  (logic 0.223ns (8.894%)  route 2.284ns (91.106%))
  Logic Levels:           0  
  Clock Path Skew:        0.283ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.000ns = ( 8.000 - 4.000 ) 
    Source Clock Delay      (SCD):    3.916ns
    Clock Pessimism Removal (CPR):    0.199ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad4 rise edge)
                                                      0.000     0.000 r  
    C12                                               0.000     0.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.845     0.845 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.634     2.479    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.572 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         1.344     3.916    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/clk
    SLICE_X4Y200         FDRE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/txnrx_int_p_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y200         FDRE (Prop_fdre_C_Q)         0.223     4.139 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/txnrx_int_p_reg/Q
                         net (fo=2, routed)           2.284     6.423    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_txnrx/tx_data_n
    OLOGIC_X0Y91         ODDR                                         r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_txnrx/i_tx_data_oddr/D2
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad4 rise edge)
                                                      4.000     4.000 r  
    C12                                               0.000     4.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.767     4.767 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.523     6.290    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     6.373 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         1.627     8.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_txnrx/clk
    OLOGIC_X0Y91         ODDR                                         r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_txnrx/i_tx_data_oddr/C
                         clock pessimism              0.199     8.199    
                         clock uncertainty           -0.035     8.163    
    OLOGIC_X0Y91         ODDR (Setup_oddr_C_D2)      -0.473     7.690    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_txnrx/i_tx_data_oddr
  -------------------------------------------------------------------
                         required time                          7.690    
                         arrival time                          -6.423    
  -------------------------------------------------------------------
                         slack                                  1.267    

Slack (MET) :             1.560ns  (required time - arrival time)
  Source:                 design_1_i/AD9364/axi_ad9364/inst/i_tx/dac_valid_int_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9364/axi_ad9364/inst/i_tx/i_tx_channel_1/dac_pat_data_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad4 rise@4.000ns - prm_clk_ad4 rise@0.000ns)
  Data Path Delay:        2.146ns  (logic 0.223ns (10.391%)  route 1.923ns (89.609%))
  Logic Levels:           0  
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.567ns = ( 7.567 - 4.000 ) 
    Source Clock Delay      (SCD):    3.917ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad4 rise edge)
                                                      0.000     0.000 r  
    C12                                               0.000     0.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.845     0.845 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.634     2.479    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.572 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         1.345     3.917    design_1_i/AD9364/axi_ad9364/inst/i_tx/clk
    SLICE_X0Y207         FDRE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_tx/dac_valid_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y207         FDRE (Prop_fdre_C_Q)         0.223     4.140 r  design_1_i/AD9364/axi_ad9364/inst/i_tx/dac_valid_int_reg/Q
                         net (fo=104, routed)         1.923     6.063    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_tx_channel_1/dac_pat_data_reg[4]_0
    SLICE_X4Y219         FDRE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_tx_channel_1/dac_pat_data_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad4 rise edge)
                                                      4.000     4.000 r  
    C12                                               0.000     4.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.767     4.767 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.523     6.290    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     6.373 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         1.194     7.567    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_tx_channel_1/clk
    SLICE_X4Y219         FDRE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_tx_channel_1/dac_pat_data_reg[12]/C
                         clock pessimism              0.292     7.859    
                         clock uncertainty           -0.035     7.823    
    SLICE_X4Y219         FDRE (Setup_fdre_C_CE)      -0.201     7.622    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_tx_channel_1/dac_pat_data_reg[12]
  -------------------------------------------------------------------
                         required time                          7.622    
                         arrival time                          -6.063    
  -------------------------------------------------------------------
                         slack                                  1.560    

Slack (MET) :             1.560ns  (required time - arrival time)
  Source:                 design_1_i/AD9364/axi_ad9364/inst/i_tx/dac_valid_int_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9364/axi_ad9364/inst/i_tx/i_tx_channel_1/dac_pat_data_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad4 rise@4.000ns - prm_clk_ad4 rise@0.000ns)
  Data Path Delay:        2.146ns  (logic 0.223ns (10.391%)  route 1.923ns (89.609%))
  Logic Levels:           0  
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.567ns = ( 7.567 - 4.000 ) 
    Source Clock Delay      (SCD):    3.917ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad4 rise edge)
                                                      0.000     0.000 r  
    C12                                               0.000     0.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.845     0.845 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.634     2.479    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.572 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         1.345     3.917    design_1_i/AD9364/axi_ad9364/inst/i_tx/clk
    SLICE_X0Y207         FDRE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_tx/dac_valid_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y207         FDRE (Prop_fdre_C_Q)         0.223     4.140 r  design_1_i/AD9364/axi_ad9364/inst/i_tx/dac_valid_int_reg/Q
                         net (fo=104, routed)         1.923     6.063    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_tx_channel_1/dac_pat_data_reg[4]_0
    SLICE_X4Y219         FDRE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_tx_channel_1/dac_pat_data_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad4 rise edge)
                                                      4.000     4.000 r  
    C12                                               0.000     4.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.767     4.767 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.523     6.290    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     6.373 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         1.194     7.567    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_tx_channel_1/clk
    SLICE_X4Y219         FDRE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_tx_channel_1/dac_pat_data_reg[14]/C
                         clock pessimism              0.292     7.859    
                         clock uncertainty           -0.035     7.823    
    SLICE_X4Y219         FDRE (Setup_fdre_C_CE)      -0.201     7.622    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_tx_channel_1/dac_pat_data_reg[14]
  -------------------------------------------------------------------
                         required time                          7.622    
                         arrival time                          -6.063    
  -------------------------------------------------------------------
                         slack                                  1.560    

Slack (MET) :             1.560ns  (required time - arrival time)
  Source:                 design_1_i/AD9364/axi_ad9364/inst/i_tx/dac_valid_int_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9364/axi_ad9364/inst/i_tx/i_tx_channel_1/dac_pat_data_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad4 rise@4.000ns - prm_clk_ad4 rise@0.000ns)
  Data Path Delay:        2.146ns  (logic 0.223ns (10.391%)  route 1.923ns (89.609%))
  Logic Levels:           0  
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.567ns = ( 7.567 - 4.000 ) 
    Source Clock Delay      (SCD):    3.917ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad4 rise edge)
                                                      0.000     0.000 r  
    C12                                               0.000     0.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.845     0.845 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.634     2.479    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.572 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         1.345     3.917    design_1_i/AD9364/axi_ad9364/inst/i_tx/clk
    SLICE_X0Y207         FDRE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_tx/dac_valid_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y207         FDRE (Prop_fdre_C_Q)         0.223     4.140 r  design_1_i/AD9364/axi_ad9364/inst/i_tx/dac_valid_int_reg/Q
                         net (fo=104, routed)         1.923     6.063    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_tx_channel_1/dac_pat_data_reg[4]_0
    SLICE_X4Y219         FDRE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_tx_channel_1/dac_pat_data_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad4 rise edge)
                                                      4.000     4.000 r  
    C12                                               0.000     4.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.767     4.767 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.523     6.290    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     6.373 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         1.194     7.567    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_tx_channel_1/clk
    SLICE_X4Y219         FDRE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_tx_channel_1/dac_pat_data_reg[4]/C
                         clock pessimism              0.292     7.859    
                         clock uncertainty           -0.035     7.823    
    SLICE_X4Y219         FDRE (Setup_fdre_C_CE)      -0.201     7.622    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_tx_channel_1/dac_pat_data_reg[4]
  -------------------------------------------------------------------
                         required time                          7.622    
                         arrival time                          -6.063    
  -------------------------------------------------------------------
                         slack                                  1.560    

Slack (MET) :             1.560ns  (required time - arrival time)
  Source:                 design_1_i/AD9364/axi_ad9364/inst/i_tx/dac_valid_int_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9364/axi_ad9364/inst/i_tx/i_tx_channel_1/dac_pat_data_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad4 rise@4.000ns - prm_clk_ad4 rise@0.000ns)
  Data Path Delay:        2.146ns  (logic 0.223ns (10.391%)  route 1.923ns (89.609%))
  Logic Levels:           0  
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.567ns = ( 7.567 - 4.000 ) 
    Source Clock Delay      (SCD):    3.917ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad4 rise edge)
                                                      0.000     0.000 r  
    C12                                               0.000     0.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.845     0.845 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.634     2.479    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.572 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         1.345     3.917    design_1_i/AD9364/axi_ad9364/inst/i_tx/clk
    SLICE_X0Y207         FDRE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_tx/dac_valid_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y207         FDRE (Prop_fdre_C_Q)         0.223     4.140 r  design_1_i/AD9364/axi_ad9364/inst/i_tx/dac_valid_int_reg/Q
                         net (fo=104, routed)         1.923     6.063    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_tx_channel_1/dac_pat_data_reg[4]_0
    SLICE_X4Y219         FDRE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_tx_channel_1/dac_pat_data_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad4 rise edge)
                                                      4.000     4.000 r  
    C12                                               0.000     4.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.767     4.767 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.523     6.290    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     6.373 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         1.194     7.567    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_tx_channel_1/clk
    SLICE_X4Y219         FDRE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_tx_channel_1/dac_pat_data_reg[5]/C
                         clock pessimism              0.292     7.859    
                         clock uncertainty           -0.035     7.823    
    SLICE_X4Y219         FDRE (Setup_fdre_C_CE)      -0.201     7.622    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_tx_channel_1/dac_pat_data_reg[5]
  -------------------------------------------------------------------
                         required time                          7.622    
                         arrival time                          -6.063    
  -------------------------------------------------------------------
                         slack                                  1.560    

Slack (MET) :             1.560ns  (required time - arrival time)
  Source:                 design_1_i/AD9364/axi_ad9364/inst/i_tx/dac_valid_int_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9364/axi_ad9364/inst/i_tx/i_tx_channel_1/dac_pat_data_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad4 rise@4.000ns - prm_clk_ad4 rise@0.000ns)
  Data Path Delay:        2.146ns  (logic 0.223ns (10.391%)  route 1.923ns (89.609%))
  Logic Levels:           0  
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.567ns = ( 7.567 - 4.000 ) 
    Source Clock Delay      (SCD):    3.917ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad4 rise edge)
                                                      0.000     0.000 r  
    C12                                               0.000     0.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.845     0.845 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.634     2.479    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.572 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         1.345     3.917    design_1_i/AD9364/axi_ad9364/inst/i_tx/clk
    SLICE_X0Y207         FDRE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_tx/dac_valid_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y207         FDRE (Prop_fdre_C_Q)         0.223     4.140 r  design_1_i/AD9364/axi_ad9364/inst/i_tx/dac_valid_int_reg/Q
                         net (fo=104, routed)         1.923     6.063    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_tx_channel_1/dac_pat_data_reg[4]_0
    SLICE_X4Y219         FDRE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_tx_channel_1/dac_pat_data_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad4 rise edge)
                                                      4.000     4.000 r  
    C12                                               0.000     4.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.767     4.767 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.523     6.290    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     6.373 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         1.194     7.567    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_tx_channel_1/clk
    SLICE_X4Y219         FDRE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_tx_channel_1/dac_pat_data_reg[6]/C
                         clock pessimism              0.292     7.859    
                         clock uncertainty           -0.035     7.823    
    SLICE_X4Y219         FDRE (Setup_fdre_C_CE)      -0.201     7.622    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_tx_channel_1/dac_pat_data_reg[6]
  -------------------------------------------------------------------
                         required time                          7.622    
                         arrival time                          -6.063    
  -------------------------------------------------------------------
                         slack                                  1.560    

Slack (MET) :             1.560ns  (required time - arrival time)
  Source:                 design_1_i/AD9364/axi_ad9364/inst/i_tx/dac_valid_int_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9364/axi_ad9364/inst/i_tx/i_tx_channel_1/dac_pat_data_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad4 rise@4.000ns - prm_clk_ad4 rise@0.000ns)
  Data Path Delay:        2.146ns  (logic 0.223ns (10.391%)  route 1.923ns (89.609%))
  Logic Levels:           0  
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.567ns = ( 7.567 - 4.000 ) 
    Source Clock Delay      (SCD):    3.917ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad4 rise edge)
                                                      0.000     0.000 r  
    C12                                               0.000     0.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.845     0.845 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.634     2.479    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.572 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         1.345     3.917    design_1_i/AD9364/axi_ad9364/inst/i_tx/clk
    SLICE_X0Y207         FDRE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_tx/dac_valid_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y207         FDRE (Prop_fdre_C_Q)         0.223     4.140 r  design_1_i/AD9364/axi_ad9364/inst/i_tx/dac_valid_int_reg/Q
                         net (fo=104, routed)         1.923     6.063    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_tx_channel_1/dac_pat_data_reg[4]_0
    SLICE_X4Y219         FDRE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_tx_channel_1/dac_pat_data_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad4 rise edge)
                                                      4.000     4.000 r  
    C12                                               0.000     4.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.767     4.767 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.523     6.290    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     6.373 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         1.194     7.567    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_tx_channel_1/clk
    SLICE_X4Y219         FDRE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_tx_channel_1/dac_pat_data_reg[7]/C
                         clock pessimism              0.292     7.859    
                         clock uncertainty           -0.035     7.823    
    SLICE_X4Y219         FDRE (Setup_fdre_C_CE)      -0.201     7.622    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_tx_channel_1/dac_pat_data_reg[7]
  -------------------------------------------------------------------
                         required time                          7.622    
                         arrival time                          -6.063    
  -------------------------------------------------------------------
                         slack                                  1.560    

Slack (MET) :             1.560ns  (required time - arrival time)
  Source:                 design_1_i/AD9364/axi_ad9364/inst/i_tx/dac_valid_int_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9364/axi_ad9364/inst/i_tx/i_tx_channel_1/dac_pat_data_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad4 rise@4.000ns - prm_clk_ad4 rise@0.000ns)
  Data Path Delay:        2.146ns  (logic 0.223ns (10.391%)  route 1.923ns (89.609%))
  Logic Levels:           0  
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.567ns = ( 7.567 - 4.000 ) 
    Source Clock Delay      (SCD):    3.917ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad4 rise edge)
                                                      0.000     0.000 r  
    C12                                               0.000     0.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.845     0.845 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.634     2.479    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.572 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         1.345     3.917    design_1_i/AD9364/axi_ad9364/inst/i_tx/clk
    SLICE_X0Y207         FDRE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_tx/dac_valid_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y207         FDRE (Prop_fdre_C_Q)         0.223     4.140 r  design_1_i/AD9364/axi_ad9364/inst/i_tx/dac_valid_int_reg/Q
                         net (fo=104, routed)         1.923     6.063    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_tx_channel_1/dac_pat_data_reg[4]_0
    SLICE_X4Y219         FDRE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_tx_channel_1/dac_pat_data_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad4 rise edge)
                                                      4.000     4.000 r  
    C12                                               0.000     4.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.767     4.767 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.523     6.290    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     6.373 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         1.194     7.567    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_tx_channel_1/clk
    SLICE_X4Y219         FDRE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_tx_channel_1/dac_pat_data_reg[8]/C
                         clock pessimism              0.292     7.859    
                         clock uncertainty           -0.035     7.823    
    SLICE_X4Y219         FDRE (Setup_fdre_C_CE)      -0.201     7.622    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_tx_channel_1/dac_pat_data_reg[8]
  -------------------------------------------------------------------
                         required time                          7.622    
                         arrival time                          -6.063    
  -------------------------------------------------------------------
                         slack                                  1.560    

Slack (MET) :             1.560ns  (required time - arrival time)
  Source:                 design_1_i/AD9364/axi_ad9364/inst/i_tx/dac_valid_int_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9364/axi_ad9364/inst/i_tx/i_tx_channel_1/dac_pat_data_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad4 rise@4.000ns - prm_clk_ad4 rise@0.000ns)
  Data Path Delay:        2.146ns  (logic 0.223ns (10.391%)  route 1.923ns (89.609%))
  Logic Levels:           0  
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.567ns = ( 7.567 - 4.000 ) 
    Source Clock Delay      (SCD):    3.917ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad4 rise edge)
                                                      0.000     0.000 r  
    C12                                               0.000     0.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.845     0.845 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.634     2.479    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.572 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         1.345     3.917    design_1_i/AD9364/axi_ad9364/inst/i_tx/clk
    SLICE_X0Y207         FDRE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_tx/dac_valid_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y207         FDRE (Prop_fdre_C_Q)         0.223     4.140 r  design_1_i/AD9364/axi_ad9364/inst/i_tx/dac_valid_int_reg/Q
                         net (fo=104, routed)         1.923     6.063    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_tx_channel_1/dac_pat_data_reg[4]_0
    SLICE_X4Y219         FDRE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_tx_channel_1/dac_pat_data_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad4 rise edge)
                                                      4.000     4.000 r  
    C12                                               0.000     4.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.767     4.767 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.523     6.290    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     6.373 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         1.194     7.567    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_tx_channel_1/clk
    SLICE_X4Y219         FDRE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_tx_channel_1/dac_pat_data_reg[9]/C
                         clock pessimism              0.292     7.859    
                         clock uncertainty           -0.035     7.823    
    SLICE_X4Y219         FDRE (Setup_fdre_C_CE)      -0.201     7.622    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_tx_channel_1/dac_pat_data_reg[9]
  -------------------------------------------------------------------
                         required time                          7.622    
                         arrival time                          -6.063    
  -------------------------------------------------------------------
                         slack                                  1.560    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 design_1_i/AD9364/axi_ad9364/inst/i_dev_if/adc_data_p_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9364/axi_ad9364/inst/i_dev_if/adc_data_int_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad4 rise@0.000ns - prm_clk_ad4 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.712%)  route 0.055ns (35.288%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.121ns
    Source Clock Delay      (SCD):    1.773ns
    Clock Pessimism Removal (CPR):    0.337ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad4 rise edge)
                                                      0.000     0.000 r  
    C12                                               0.000     0.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.468     0.468 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.717     1.185    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.211 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         0.562     1.773    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/clk
    SLICE_X13Y225        FDRE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/adc_data_p_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y225        FDRE (Prop_fdre_C_Q)         0.100     1.873 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/adc_data_p_reg[11]/Q
                         net (fo=1, routed)           0.055     1.927    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/adc_data_p[11]
    SLICE_X12Y225        FDRE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/adc_data_int_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad4 rise edge)
                                                      0.000     0.000 r  
    C12                                               0.000     0.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.542     0.542 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.784     1.326    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.356 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         0.765     2.121    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/txnrx_up_reg_0
    SLICE_X12Y225        FDRE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/adc_data_int_reg[11]/C
                         clock pessimism             -0.337     1.784    
    SLICE_X12Y225        FDRE (Hold_fdre_C_D)         0.059     1.843    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/adc_data_int_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.843    
                         arrival time                           1.927    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 design_1_i/AD9364/axi_ad9364/inst/i_rx/i_rx_channel_0/i_rx_pnmon/adc_pn1_data_in_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9364/axi_ad9364/inst/i_rx/i_rx_channel_0/i_rx_pnmon/adc_pn1_data_pn_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad4 rise@0.000ns - prm_clk_ad4 rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.128ns (62.394%)  route 0.077ns (37.606%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.130ns
    Source Clock Delay      (SCD):    1.781ns
    Clock Pessimism Removal (CPR):    0.338ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad4 rise edge)
                                                      0.000     0.000 r  
    C12                                               0.000     0.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.468     0.468 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.717     1.185    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.211 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         0.570     1.781    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_rx_channel_0/i_rx_pnmon/clk
    SLICE_X13Y233        FDRE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_rx_channel_0/i_rx_pnmon/adc_pn1_data_in_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y233        FDRE (Prop_fdre_C_Q)         0.100     1.881 r  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_rx_channel_0/i_rx_pnmon/adc_pn1_data_in_reg[4]/Q
                         net (fo=6, routed)           0.077     1.958    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_rx_channel_0/i_rx_pnmon/i_pnmon/adc_pn1_data_pn_reg[23][4]
    SLICE_X12Y233        LUT5 (Prop_lut5_I1_O)        0.028     1.986 r  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_rx_channel_0/i_rx_pnmon/i_pnmon/adc_pn1_data_pn[19]_i_1/O
                         net (fo=1, routed)           0.000     1.986    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_rx_channel_0/i_rx_pnmon/pn1fn_return[19]
    SLICE_X12Y233        FDRE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_rx_channel_0/i_rx_pnmon/adc_pn1_data_pn_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad4 rise edge)
                                                      0.000     0.000 r  
    C12                                               0.000     0.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.542     0.542 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.784     1.326    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.356 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         0.774     2.130    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_rx_channel_0/i_rx_pnmon/clk
    SLICE_X12Y233        FDRE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_rx_channel_0/i_rx_pnmon/adc_pn1_data_pn_reg[19]/C
                         clock pessimism             -0.338     1.792    
    SLICE_X12Y233        FDRE (Hold_fdre_C_D)         0.087     1.879    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_rx_channel_0/i_rx_pnmon/adc_pn1_data_pn_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.879    
                         arrival time                           1.986    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 design_1_i/AD9364/axi_ad9364/inst/i_rx/i_rx_channel_1/i_rx_pnmon/adc_pn0_data_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9364/axi_ad9364/inst/i_rx/i_rx_channel_1/i_rx_pnmon/adc_pn0_data_in_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad4 rise@0.000ns - prm_clk_ad4 rise@0.000ns)
  Data Path Delay:        0.152ns  (logic 0.100ns (65.887%)  route 0.052ns (34.114%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.161ns
    Source Clock Delay      (SCD):    1.813ns
    Clock Pessimism Removal (CPR):    0.337ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad4 rise edge)
                                                      0.000     0.000 r  
    C12                                               0.000     0.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.468     0.468 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.717     1.185    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.211 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         0.602     1.813    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_rx_channel_1/i_rx_pnmon/clk
    SLICE_X4Y233         FDSE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_rx_channel_1/i_rx_pnmon/adc_pn0_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y233         FDSE (Prop_fdse_C_Q)         0.100     1.913 r  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_rx_channel_1/i_rx_pnmon/adc_pn0_data_reg[2]/Q
                         net (fo=1, routed)           0.052     1.965    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_rx_channel_1/i_rx_pnmon/adc_pn0_data[2]
    SLICE_X5Y233         FDRE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_rx_channel_1/i_rx_pnmon/adc_pn0_data_in_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad4 rise edge)
                                                      0.000     0.000 r  
    C12                                               0.000     0.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.542     0.542 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.784     1.326    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.356 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         0.805     2.161    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_rx_channel_1/i_rx_pnmon/clk
    SLICE_X5Y233         FDRE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_rx_channel_1/i_rx_pnmon/adc_pn0_data_in_reg[2]/C
                         clock pessimism             -0.337     1.824    
    SLICE_X5Y233         FDRE (Hold_fdre_C_D)         0.033     1.857    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_rx_channel_1/i_rx_pnmon/adc_pn0_data_in_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.857    
                         arrival time                           1.965    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 design_1_i/AD9364/axi_ad9364/inst/i_dev_if/adc_valid_p_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9364/axi_ad9364/inst/i_dev_if/adc_valid_int_reg/D
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad4 rise@0.000ns - prm_clk_ad4 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.158ns
    Source Clock Delay      (SCD):    1.810ns
    Clock Pessimism Removal (CPR):    0.348ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad4 rise edge)
                                                      0.000     0.000 r  
    C12                                               0.000     0.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.468     0.468 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.717     1.185    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.211 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         0.599     1.810    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/clk
    SLICE_X3Y229         FDRE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/adc_valid_p_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y229         FDRE (Prop_fdre_C_Q)         0.100     1.910 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/adc_valid_p_reg/Q
                         net (fo=1, routed)           0.055     1.965    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/adc_valid_p
    SLICE_X3Y229         FDRE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/adc_valid_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad4 rise edge)
                                                      0.000     0.000 r  
    C12                                               0.000     0.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.542     0.542 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.784     1.326    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.356 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         0.802     2.158    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/txnrx_up_reg_0
    SLICE_X3Y229         FDRE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/adc_valid_int_reg/C
                         clock pessimism             -0.348     1.810    
    SLICE_X3Y229         FDRE (Hold_fdre_C_D)         0.047     1.857    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/adc_valid_int_reg
  -------------------------------------------------------------------
                         required time                         -1.857    
                         arrival time                           1.965    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 design_1_i/AD9364/axi_ad9364/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m1_reg/C
                            (rising edge-triggered cell FDCE clocked by prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9364/axi_ad9364/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m2_reg/D
                            (rising edge-triggered cell FDCE clocked by prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad4 rise@0.000ns - prm_clk_ad4 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.125ns
    Source Clock Delay      (SCD):    1.777ns
    Clock Pessimism Removal (CPR):    0.348ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad4 rise edge)
                                                      0.000     0.000 r  
    C12                                               0.000     0.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.468     0.468 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.717     1.185    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.211 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         0.566     1.777    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/clk
    SLICE_X11Y228        FDCE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y228        FDCE (Prop_fdce_C_Q)         0.100     1.877 r  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m1_reg/Q
                         net (fo=1, routed)           0.055     1.932    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m1
    SLICE_X11Y228        FDCE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad4 rise edge)
                                                      0.000     0.000 r  
    C12                                               0.000     0.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.542     0.542 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.784     1.326    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.356 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         0.769     2.125    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/clk
    SLICE_X11Y228        FDCE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m2_reg/C
                         clock pessimism             -0.348     1.777    
    SLICE_X11Y228        FDCE (Hold_fdce_C_D)         0.047     1.824    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m2_reg
  -------------------------------------------------------------------
                         required time                         -1.824    
                         arrival time                           1.932    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_async_d1_reg/C
                            (rising edge-triggered cell FDPE clocked by prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_async_d2_reg/D
                            (rising edge-triggered cell FDPE clocked by prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad4 rise@0.000ns - prm_clk_ad4 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.169ns
    Source Clock Delay      (SCD):    1.819ns
    Clock Pessimism Removal (CPR):    0.350ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad4 rise edge)
                                                      0.000     0.000 r  
    C12                                               0.000     0.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.468     0.468 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.717     1.185    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.211 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         0.608     1.819    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_core_rst_reg/clk
    SLICE_X1Y203         FDPE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_async_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y203         FDPE (Prop_fdpe_C_Q)         0.100     1.919 r  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_async_d1_reg/Q
                         net (fo=1, routed)           0.055     1.974    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_async_d1_reg_n_0
    SLICE_X1Y203         FDPE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_async_d2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad4 rise edge)
                                                      0.000     0.000 r  
    C12                                               0.000     0.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.542     0.542 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.784     1.326    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.356 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         0.813     2.169    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_core_rst_reg/clk
    SLICE_X1Y203         FDPE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_async_d2_reg/C
                         clock pessimism             -0.350     1.819    
    SLICE_X1Y203         FDPE (Hold_fdpe_C_D)         0.047     1.866    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_async_d2_reg
  -------------------------------------------------------------------
                         required time                         -1.866    
                         arrival time                           1.974    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 design_1_i/AD9364/axi_ad9364/inst/i_dev_if/txnrx_up_m1_reg/C
                            (rising edge-triggered cell FDCE clocked by prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9364/axi_ad9364/inst/i_dev_if/txnrx_up_reg/D
                            (rising edge-triggered cell FDCE clocked by prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad4 rise@0.000ns - prm_clk_ad4 rise@0.000ns)
  Data Path Delay:        0.156ns  (logic 0.100ns (64.050%)  route 0.056ns (35.950%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.169ns
    Source Clock Delay      (SCD):    1.819ns
    Clock Pessimism Removal (CPR):    0.350ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad4 rise edge)
                                                      0.000     0.000 r  
    C12                                               0.000     0.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.468     0.468 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.717     1.185    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.211 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         0.608     1.819    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/txnrx_up_reg_0
    SLICE_X4Y201         FDCE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/txnrx_up_m1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y201         FDCE (Prop_fdce_C_Q)         0.100     1.919 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/txnrx_up_m1_reg/Q
                         net (fo=1, routed)           0.056     1.975    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/txnrx_up_m1
    SLICE_X4Y201         FDCE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/txnrx_up_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad4 rise edge)
                                                      0.000     0.000 r  
    C12                                               0.000     0.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.542     0.542 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.784     1.326    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.356 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         0.813     2.169    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/txnrx_up_reg_0
    SLICE_X4Y201         FDCE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/txnrx_up_reg/C
                         clock pessimism             -0.350     1.819    
    SLICE_X4Y201         FDCE (Hold_fdce_C_D)         0.044     1.863    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/txnrx_up_reg
  -------------------------------------------------------------------
                         required time                         -1.863    
                         arrival time                           1.975    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 design_1_i/AD9364/axi_ad9364/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9364/axi_ad9364/inst/i_tx/i_tx_channel_0/dac_pat_data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad4 rise@0.000ns - prm_clk_ad4 rise@0.000ns)
  Data Path Delay:        0.211ns  (logic 0.128ns (60.799%)  route 0.083ns (39.201%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.157ns
    Source Clock Delay      (SCD):    1.809ns
    Clock Pessimism Removal (CPR):    0.337ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad4 rise edge)
                                                      0.000     0.000 r  
    C12                                               0.000     0.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.468     0.468 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.717     1.185    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.211 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         0.598     1.809    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/clk
    SLICE_X7Y220         FDCE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y220         FDCE (Prop_fdce_C_Q)         0.100     1.909 r  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[8]/Q
                         net (fo=1, routed)           0.083     1.991    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg_n_0_[8]
    SLICE_X6Y220         LUT3 (Prop_lut3_I0_O)        0.028     2.019 r  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/dac_pat_data[4]_i_1/O
                         net (fo=1, routed)           0.000     2.019    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_tx_channel_0/i_up_dac_channel_n_19
    SLICE_X6Y220         FDRE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_tx_channel_0/dac_pat_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad4 rise edge)
                                                      0.000     0.000 r  
    C12                                               0.000     0.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.542     0.542 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.784     1.326    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.356 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         0.801     2.157    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_tx_channel_0/clk
    SLICE_X6Y220         FDRE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_tx_channel_0/dac_pat_data_reg[4]/C
                         clock pessimism             -0.337     1.820    
    SLICE_X6Y220         FDRE (Hold_fdre_C_D)         0.087     1.907    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_tx_channel_0/dac_pat_data_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.907    
                         arrival time                           2.019    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 design_1_i/AD9364/axi_ad9364/inst/i_dev_if/enable_up_m1_reg/C
                            (rising edge-triggered cell FDCE clocked by prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9364/axi_ad9364/inst/i_dev_if/enable_up_reg/D
                            (rising edge-triggered cell FDCE clocked by prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad4 rise@0.000ns - prm_clk_ad4 rise@0.000ns)
  Data Path Delay:        0.160ns  (logic 0.100ns (62.442%)  route 0.060ns (37.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.169ns
    Source Clock Delay      (SCD):    1.819ns
    Clock Pessimism Removal (CPR):    0.350ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad4 rise edge)
                                                      0.000     0.000 r  
    C12                                               0.000     0.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.468     0.468 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.717     1.185    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.211 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         0.608     1.819    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/txnrx_up_reg_0
    SLICE_X4Y201         FDCE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/enable_up_m1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y201         FDCE (Prop_fdce_C_Q)         0.100     1.919 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/enable_up_m1_reg/Q
                         net (fo=1, routed)           0.060     1.979    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/enable_up_m1
    SLICE_X4Y201         FDCE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/enable_up_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad4 rise edge)
                                                      0.000     0.000 r  
    C12                                               0.000     0.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.542     0.542 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.784     1.326    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.356 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         0.813     2.169    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/txnrx_up_reg_0
    SLICE_X4Y201         FDCE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/enable_up_reg/C
                         clock pessimism             -0.350     1.819    
    SLICE_X4Y201         FDCE (Hold_fdce_C_D)         0.047     1.866    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/enable_up_reg
  -------------------------------------------------------------------
                         required time                         -1.866    
                         arrival time                           1.979    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 design_1_i/AD9364/axi_ad9364/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_async_d1_reg/C
                            (rising edge-triggered cell FDPE clocked by prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9364/axi_ad9364/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_async_d2_reg/D
                            (rising edge-triggered cell FDPE clocked by prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             prm_clk_ad4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad4 rise@0.000ns - prm_clk_ad4 rise@0.000ns)
  Data Path Delay:        0.160ns  (logic 0.100ns (62.442%)  route 0.060ns (37.558%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.162ns
    Source Clock Delay      (SCD):    1.814ns
    Clock Pessimism Removal (CPR):    0.348ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad4 rise edge)
                                                      0.000     0.000 r  
    C12                                               0.000     0.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.468     0.468 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.717     1.185    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.211 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         0.603     1.814    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_up_adc_common/i_core_rst_reg/clk
    SLICE_X0Y216         FDPE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_async_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y216         FDPE (Prop_fdpe_C_Q)         0.100     1.914 r  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_async_d1_reg/Q
                         net (fo=1, routed)           0.060     1.974    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_async_d1_reg_n_0
    SLICE_X0Y216         FDPE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_async_d2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad4 rise edge)
                                                      0.000     0.000 r  
    C12                                               0.000     0.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.542     0.542 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.784     1.326    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.356 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         0.806     2.162    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_up_adc_common/i_core_rst_reg/clk
    SLICE_X0Y216         FDPE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_async_d2_reg/C
                         clock pessimism             -0.348     1.814    
    SLICE_X0Y216         FDPE (Hold_fdpe_C_D)         0.047     1.861    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_async_d2_reg
  -------------------------------------------------------------------
                         required time                         -1.861    
                         arrival time                           1.974    
  -------------------------------------------------------------------
                         slack                                  0.113    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         prm_clk_ad4
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { ad9364_DCLK_P }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.839         4.000       2.161      RAMB18_X0Y86    design_1_i/AD9364/dac_fifo_ad9364_0/inst/i_mem/m_ram_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            1.409         4.000       2.592      BUFGCTRL_X0Y16  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/I
Min Period        n/a     IDDR/C              n/a            1.070         4.000       2.930      ILOGIC_X0Y202   design_1_i/AD9364/axi_ad9364/inst/i_dev_if/g_rx_data[0].i_rx_data/i_rx_data_iddr/C
Min Period        n/a     IDDR/C              n/a            1.070         4.000       2.930      ILOGIC_X0Y210   design_1_i/AD9364/axi_ad9364/inst/i_dev_if/g_rx_data[1].i_rx_data/i_rx_data_iddr/C
Min Period        n/a     IDDR/C              n/a            1.070         4.000       2.930      ILOGIC_X0Y212   design_1_i/AD9364/axi_ad9364/inst/i_dev_if/g_rx_data[2].i_rx_data/i_rx_data_iddr/C
Min Period        n/a     IDDR/C              n/a            1.070         4.000       2.930      ILOGIC_X0Y208   design_1_i/AD9364/axi_ad9364/inst/i_dev_if/g_rx_data[3].i_rx_data/i_rx_data_iddr/C
Min Period        n/a     IDDR/C              n/a            1.070         4.000       2.930      ILOGIC_X0Y206   design_1_i/AD9364/axi_ad9364/inst/i_dev_if/g_rx_data[4].i_rx_data/i_rx_data_iddr/C
Min Period        n/a     IDDR/C              n/a            1.070         4.000       2.930      ILOGIC_X0Y204   design_1_i/AD9364/axi_ad9364/inst/i_dev_if/g_rx_data[5].i_rx_data/i_rx_data_iddr/C
Min Period        n/a     ODDR/C              n/a            1.070         4.000       2.930      OLOGIC_X0Y248   design_1_i/AD9364/axi_ad9364/inst/i_dev_if/g_tx_data[0].i_tx_data/i_tx_data_oddr/C
Min Period        n/a     ODDR/C              n/a            1.070         4.000       2.930      OLOGIC_X0Y246   design_1_i/AD9364/axi_ad9364/inst/i_dev_if/g_tx_data[1].i_tx_data/i_tx_data_oddr/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         2.000       1.600      SLICE_X12Y225   design_1_i/AD9364/axi_ad9364/inst/i_dev_if/adc_data_int_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         2.000       1.600      SLICE_X12Y225   design_1_i/AD9364/axi_ad9364/inst/i_dev_if/adc_data_int_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         2.000       1.600      SLICE_X13Y225   design_1_i/AD9364/axi_ad9364/inst/i_dev_if/adc_data_p_reg[20]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         2.000       1.600      SLICE_X13Y225   design_1_i/AD9364/axi_ad9364/inst/i_dev_if/adc_data_p_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         2.000       1.600      SLICE_X13Y225   design_1_i/AD9364/axi_ad9364/inst/i_dev_if/adc_data_p_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         2.000       1.600      SLICE_X13Y225   design_1_i/AD9364/axi_ad9364/inst/i_dev_if/adc_data_p_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         2.000       1.600      SLICE_X12Y225   design_1_i/AD9364/axi_ad9364/inst/i_dev_if/rx_data_0_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         2.000       1.600      SLICE_X12Y225   design_1_i/AD9364/axi_ad9364/inst/i_dev_if/rx_data_0_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         2.000       1.600      SLICE_X1Y228    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/rx_data_1_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         2.000       1.600      SLICE_X9Y230    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_rx_channel_0/i_rx_pnmon/adc_pn0_data_pn_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.000       1.650      SLICE_X13Y226   design_1_i/AD9364/axi_ad9364/inst/i_dev_if/adc_data_int_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.000       1.650      SLICE_X3Y228    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/adc_data_int_reg[17]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.000       1.650      SLICE_X13Y226   design_1_i/AD9364/axi_ad9364/inst/i_dev_if/adc_data_int_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.000       1.650      SLICE_X3Y228    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/adc_data_int_reg[22]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.000       1.650      SLICE_X9Y226    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/adc_data_int_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.000       1.650      SLICE_X2Y221    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/adc_data_p_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.000       1.650      SLICE_X2Y221    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/adc_data_p_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.000       1.650      SLICE_X2Y228    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/adc_data_p_reg[16]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.000       1.650      SLICE_X2Y228    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/adc_data_p_reg[17]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.000       1.650      SLICE_X2Y221    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/adc_data_p_reg[18]/C



---------------------------------------------------------------------------------------------------
From Clock:  axi_periph_clk_design_1_CLK_COMMON_0
  To Clock:  clk_out

Setup :            0  Failing Endpoints,  Worst Slack        9.214ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.214ns  (required time - arrival time)
  Source:                 design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.694ns  (logic 0.204ns (29.375%)  route 0.490ns (70.625%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y117                                      0.000     0.000 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X5Y117         FDRE (Prop_fdre_C_Q)         0.204     0.204 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.490     0.694    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[1]
    SLICE_X0Y115         FDRE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X0Y115         FDRE (Setup_fdre_C_D)       -0.092     9.908    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          9.908    
                         arrival time                          -0.694    
  -------------------------------------------------------------------
                         slack                                  9.214    

Slack (MET) :             9.265ns  (required time - arrival time)
  Source:                 design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.645ns  (logic 0.236ns (36.577%)  route 0.409ns (63.423%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y120                                      0.000     0.000 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X6Y120         FDRE (Prop_fdre_C_Q)         0.236     0.236 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.409     0.645    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[7]
    SLICE_X9Y120         FDRE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X9Y120         FDRE (Setup_fdre_C_D)       -0.090     9.910    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                          9.910    
                         arrival time                          -0.645    
  -------------------------------------------------------------------
                         slack                                  9.265    

Slack (MET) :             9.289ns  (required time - arrival time)
  Source:                 design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.629ns  (logic 0.204ns (32.442%)  route 0.425ns (67.558%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y117                                      0.000     0.000 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X7Y117         FDRE (Prop_fdre_C_Q)         0.204     0.204 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.425     0.629    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[5]
    SLICE_X8Y115         FDRE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X8Y115         FDRE (Setup_fdre_C_D)       -0.082     9.918    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          9.918    
                         arrival time                          -0.629    
  -------------------------------------------------------------------
                         slack                                  9.289    

Slack (MET) :             9.303ns  (required time - arrival time)
  Source:                 design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.719ns  (logic 0.223ns (31.016%)  route 0.496ns (68.984%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y120                                     0.000     0.000 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X13Y120        FDRE (Prop_fdre_C_Q)         0.223     0.223 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.496     0.719    design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[0]
    SLICE_X10Y123        FDRE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X10Y123        FDRE (Setup_fdre_C_D)        0.022    10.022    design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                         10.022    
                         arrival time                          -0.719    
  -------------------------------------------------------------------
                         slack                                  9.303    

Slack (MET) :             9.327ns  (required time - arrival time)
  Source:                 design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.694ns  (logic 0.223ns (32.112%)  route 0.471ns (67.888%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y114                                      0.000     0.000 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X7Y114         FDRE (Prop_fdre_C_Q)         0.223     0.223 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.471     0.694    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[6]
    SLICE_X6Y114         FDRE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X6Y114         FDRE (Setup_fdre_C_D)        0.021    10.021    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                         10.021    
                         arrival time                          -0.694    
  -------------------------------------------------------------------
                         slack                                  9.327    

Slack (MET) :             9.328ns  (required time - arrival time)
  Source:                 design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.665ns  (logic 0.223ns (33.543%)  route 0.442ns (66.457%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y117                                      0.000     0.000 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X5Y117         FDRE (Prop_fdre_C_Q)         0.223     0.223 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.442     0.665    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[0]
    SLICE_X3Y117         FDRE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X3Y117         FDRE (Setup_fdre_C_D)       -0.007     9.993    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          9.993    
                         arrival time                          -0.665    
  -------------------------------------------------------------------
                         slack                                  9.328    

Slack (MET) :             9.365ns  (required time - arrival time)
  Source:                 design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.625ns  (logic 0.259ns (41.422%)  route 0.366ns (58.578%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y120                                     0.000     0.000 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X10Y120        FDRE (Prop_fdre_C_Q)         0.259     0.259 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.366     0.625    design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[3]
    SLICE_X11Y120        FDRE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X11Y120        FDRE (Setup_fdre_C_D)       -0.010     9.990    design_1_i/AXI_Peripheral/AXI_C2C/inst/axi_lite_slave_gen.axi_chip2chip_lite_slave_inst/axi_chip2chip_lite_slave_rx_fifo/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          9.990    
                         arrival time                          -0.625    
  -------------------------------------------------------------------
                         slack                                  9.365    

Slack (MET) :             9.374ns  (required time - arrival time)
  Source:                 design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.617ns  (logic 0.223ns (36.138%)  route 0.394ns (63.862%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y120                                      0.000     0.000 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X4Y120         FDRE (Prop_fdre_C_Q)         0.223     0.223 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.394     0.617    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[0]
    SLICE_X5Y123         FDRE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X5Y123         FDRE (Setup_fdre_C_D)       -0.009     9.991    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          9.991    
                         arrival time                          -0.617    
  -------------------------------------------------------------------
                         slack                                  9.374    

Slack (MET) :             9.380ns  (required time - arrival time)
  Source:                 design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.589ns  (logic 0.259ns (44.003%)  route 0.330ns (55.997%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y120                                      0.000     0.000 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X6Y120         FDRE (Prop_fdre_C_Q)         0.259     0.259 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.330     0.589    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[6]
    SLICE_X9Y120         FDRE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X9Y120         FDRE (Setup_fdre_C_D)       -0.031     9.969    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                          9.969    
                         arrival time                          -0.589    
  -------------------------------------------------------------------
                         slack                                  9.380    

Slack (MET) :             9.399ns  (required time - arrival time)
  Source:                 design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             clk_out
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.622ns  (logic 0.223ns (35.862%)  route 0.399ns (64.138%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y120                                      0.000     0.000 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X4Y120         FDRE (Prop_fdre_C_Q)         0.223     0.223 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.399     0.622    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[2]
    SLICE_X6Y122         FDRE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X6Y122         FDRE (Setup_fdre_C_D)        0.021    10.021    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                         10.021    
                         arrival time                          -0.622    
  -------------------------------------------------------------------
                         slack                                  9.399    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out
  To Clock:  axi_periph_clk_design_1_CLK_COMMON_0

Setup :            0  Failing Endpoints,  Worst Slack        6.528ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.528ns  (required time - arrival time)
  Source:                 design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.rx_reset_sync_inst/sync_reset_out_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/sio_io_stage.axi_chip2chip_cir_buf_inst/data_out_reg[0]/CLR
                            (rising edge-triggered cell FDCE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_periph_clk_design_1_CLK_COMMON_0
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        3.260ns  (logic 0.223ns (6.840%)  route 3.037ns (93.160%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y139                                      0.000     0.000 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.rx_reset_sync_inst/sync_reset_out_reg/C
    SLICE_X3Y139         FDPE (Prop_fdpe_C_Q)         0.223     0.223 f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.rx_reset_sync_inst/sync_reset_out_reg/Q
                         net (fo=314, routed)         3.037     3.260    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/sio_io_stage.axi_chip2chip_cir_buf_inst/AR[0]
    SLICE_X5Y114         FDCE                                         f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/sio_io_stage.axi_chip2chip_cir_buf_inst/data_out_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X5Y114         FDCE (Recov_fdce_C_CLR)     -0.212     9.788    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/sio_io_stage.axi_chip2chip_cir_buf_inst/data_out_reg[0]
  -------------------------------------------------------------------
                         required time                          9.788    
                         arrival time                          -3.260    
  -------------------------------------------------------------------
                         slack                                  6.528    

Slack (MET) :             6.528ns  (required time - arrival time)
  Source:                 design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.rx_reset_sync_inst/sync_reset_out_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/sio_io_stage.axi_chip2chip_cir_buf_inst/rd_ptr_reg[0]/CLR
                            (rising edge-triggered cell FDCE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_periph_clk_design_1_CLK_COMMON_0
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        3.260ns  (logic 0.223ns (6.840%)  route 3.037ns (93.160%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y139                                      0.000     0.000 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.rx_reset_sync_inst/sync_reset_out_reg/C
    SLICE_X3Y139         FDPE (Prop_fdpe_C_Q)         0.223     0.223 f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.rx_reset_sync_inst/sync_reset_out_reg/Q
                         net (fo=314, routed)         3.037     3.260    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/sio_io_stage.axi_chip2chip_cir_buf_inst/AR[0]
    SLICE_X5Y114         FDCE                                         f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/sio_io_stage.axi_chip2chip_cir_buf_inst/rd_ptr_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X5Y114         FDCE (Recov_fdce_C_CLR)     -0.212     9.788    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/sio_io_stage.axi_chip2chip_cir_buf_inst/rd_ptr_reg[0]
  -------------------------------------------------------------------
                         required time                          9.788    
                         arrival time                          -3.260    
  -------------------------------------------------------------------
                         slack                                  6.528    

Slack (MET) :             6.562ns  (required time - arrival time)
  Source:                 design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.rx_reset_sync_inst/sync_reset_out_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/sio_io_stage.axi_chip2chip_cir_buf_inst/rd_ptr_reg[1]/PRE
                            (rising edge-triggered cell FDPE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_periph_clk_design_1_CLK_COMMON_0
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        3.260ns  (logic 0.223ns (6.840%)  route 3.037ns (93.160%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y139                                      0.000     0.000 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.rx_reset_sync_inst/sync_reset_out_reg/C
    SLICE_X3Y139         FDPE (Prop_fdpe_C_Q)         0.223     0.223 f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.rx_reset_sync_inst/sync_reset_out_reg/Q
                         net (fo=314, routed)         3.037     3.260    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/sio_io_stage.axi_chip2chip_cir_buf_inst/AR[0]
    SLICE_X5Y114         FDPE                                         f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/sio_io_stage.axi_chip2chip_cir_buf_inst/rd_ptr_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X5Y114         FDPE (Recov_fdpe_C_PRE)     -0.178     9.822    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/sio_io_stage.axi_chip2chip_cir_buf_inst/rd_ptr_reg[1]
  -------------------------------------------------------------------
                         required time                          9.822    
                         arrival time                          -3.260    
  -------------------------------------------------------------------
                         slack                                  6.562    

Slack (MET) :             6.618ns  (required time - arrival time)
  Source:                 design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.rx_reset_sync_inst/sync_reset_out_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/sio_io_stage.axi_chip2chip_cir_buf_inst/data_out_reg[1]/CLR
                            (rising edge-triggered cell FDCE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_periph_clk_design_1_CLK_COMMON_0
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        3.170ns  (logic 0.223ns (7.035%)  route 2.947ns (92.965%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y139                                      0.000     0.000 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.rx_reset_sync_inst/sync_reset_out_reg/C
    SLICE_X3Y139         FDPE (Prop_fdpe_C_Q)         0.223     0.223 f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.rx_reset_sync_inst/sync_reset_out_reg/Q
                         net (fo=314, routed)         2.947     3.170    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/sio_io_stage.axi_chip2chip_cir_buf_inst/AR[0]
    SLICE_X3Y114         FDCE                                         f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/sio_io_stage.axi_chip2chip_cir_buf_inst/data_out_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X3Y114         FDCE (Recov_fdce_C_CLR)     -0.212     9.788    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/sio_io_stage.axi_chip2chip_cir_buf_inst/data_out_reg[1]
  -------------------------------------------------------------------
                         required time                          9.788    
                         arrival time                          -3.170    
  -------------------------------------------------------------------
                         slack                                  6.618    

Slack (MET) :             6.618ns  (required time - arrival time)
  Source:                 design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.rx_reset_sync_inst/sync_reset_out_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/sio_io_stage.axi_chip2chip_cir_buf_inst/data_out_reg[2]/CLR
                            (rising edge-triggered cell FDCE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_periph_clk_design_1_CLK_COMMON_0
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        3.170ns  (logic 0.223ns (7.035%)  route 2.947ns (92.965%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y139                                      0.000     0.000 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.rx_reset_sync_inst/sync_reset_out_reg/C
    SLICE_X3Y139         FDPE (Prop_fdpe_C_Q)         0.223     0.223 f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.rx_reset_sync_inst/sync_reset_out_reg/Q
                         net (fo=314, routed)         2.947     3.170    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/sio_io_stage.axi_chip2chip_cir_buf_inst/AR[0]
    SLICE_X3Y114         FDCE                                         f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/sio_io_stage.axi_chip2chip_cir_buf_inst/data_out_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X3Y114         FDCE (Recov_fdce_C_CLR)     -0.212     9.788    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/sio_io_stage.axi_chip2chip_cir_buf_inst/data_out_reg[2]
  -------------------------------------------------------------------
                         required time                          9.788    
                         arrival time                          -3.170    
  -------------------------------------------------------------------
                         slack                                  6.618    

Slack (MET) :             6.618ns  (required time - arrival time)
  Source:                 design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.rx_reset_sync_inst/sync_reset_out_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/sio_io_stage.axi_chip2chip_cir_buf_inst/data_out_reg[3]/CLR
                            (rising edge-triggered cell FDCE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_periph_clk_design_1_CLK_COMMON_0
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        3.170ns  (logic 0.223ns (7.035%)  route 2.947ns (92.965%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y139                                      0.000     0.000 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.rx_reset_sync_inst/sync_reset_out_reg/C
    SLICE_X3Y139         FDPE (Prop_fdpe_C_Q)         0.223     0.223 f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.rx_reset_sync_inst/sync_reset_out_reg/Q
                         net (fo=314, routed)         2.947     3.170    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/sio_io_stage.axi_chip2chip_cir_buf_inst/AR[0]
    SLICE_X3Y114         FDCE                                         f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/sio_io_stage.axi_chip2chip_cir_buf_inst/data_out_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X3Y114         FDCE (Recov_fdce_C_CLR)     -0.212     9.788    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/sio_io_stage.axi_chip2chip_cir_buf_inst/data_out_reg[3]
  -------------------------------------------------------------------
                         required time                          9.788    
                         arrival time                          -3.170    
  -------------------------------------------------------------------
                         slack                                  6.618    

Slack (MET) :             6.618ns  (required time - arrival time)
  Source:                 design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.rx_reset_sync_inst/sync_reset_out_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/sio_io_stage.axi_chip2chip_cir_buf_inst/data_out_reg[4]/CLR
                            (rising edge-triggered cell FDCE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_periph_clk_design_1_CLK_COMMON_0
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        3.170ns  (logic 0.223ns (7.035%)  route 2.947ns (92.965%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y139                                      0.000     0.000 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.rx_reset_sync_inst/sync_reset_out_reg/C
    SLICE_X3Y139         FDPE (Prop_fdpe_C_Q)         0.223     0.223 f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.rx_reset_sync_inst/sync_reset_out_reg/Q
                         net (fo=314, routed)         2.947     3.170    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/sio_io_stage.axi_chip2chip_cir_buf_inst/AR[0]
    SLICE_X3Y114         FDCE                                         f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/sio_io_stage.axi_chip2chip_cir_buf_inst/data_out_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X3Y114         FDCE (Recov_fdce_C_CLR)     -0.212     9.788    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_inst/sio_io_stage.axi_chip2chip_cir_buf_inst/data_out_reg[4]
  -------------------------------------------------------------------
                         required time                          9.788    
                         arrival time                          -3.170    
  -------------------------------------------------------------------
                         slack                                  6.618    

Slack (MET) :             6.904ns  (required time - arrival time)
  Source:                 design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.rx_reset_sync_inst/sync_reset_out_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_cir_buf_inst/data_out_reg[0]/CLR
                            (rising edge-triggered cell FDCE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_periph_clk_design_1_CLK_COMMON_0
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        2.884ns  (logic 0.223ns (7.732%)  route 2.661ns (92.268%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y139                                      0.000     0.000 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.rx_reset_sync_inst/sync_reset_out_reg/C
    SLICE_X3Y139         FDPE (Prop_fdpe_C_Q)         0.223     0.223 f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.rx_reset_sync_inst/sync_reset_out_reg/Q
                         net (fo=314, routed)         2.661     2.884    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_cir_buf_inst/AR[0]
    SLICE_X5Y124         FDCE                                         f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_cir_buf_inst/data_out_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X5Y124         FDCE (Recov_fdce_C_CLR)     -0.212     9.788    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_cir_buf_inst/data_out_reg[0]
  -------------------------------------------------------------------
                         required time                          9.788    
                         arrival time                          -2.884    
  -------------------------------------------------------------------
                         slack                                  6.904    

Slack (MET) :             6.904ns  (required time - arrival time)
  Source:                 design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.rx_reset_sync_inst/sync_reset_out_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_cir_buf_inst/data_out_reg[1]/CLR
                            (rising edge-triggered cell FDCE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_periph_clk_design_1_CLK_COMMON_0
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        2.884ns  (logic 0.223ns (7.732%)  route 2.661ns (92.268%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y139                                      0.000     0.000 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.rx_reset_sync_inst/sync_reset_out_reg/C
    SLICE_X3Y139         FDPE (Prop_fdpe_C_Q)         0.223     0.223 f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.rx_reset_sync_inst/sync_reset_out_reg/Q
                         net (fo=314, routed)         2.661     2.884    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_cir_buf_inst/AR[0]
    SLICE_X5Y124         FDCE                                         f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_cir_buf_inst/data_out_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X5Y124         FDCE (Recov_fdce_C_CLR)     -0.212     9.788    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_cir_buf_inst/data_out_reg[1]
  -------------------------------------------------------------------
                         required time                          9.788    
                         arrival time                          -2.884    
  -------------------------------------------------------------------
                         slack                                  6.904    

Slack (MET) :             6.904ns  (required time - arrival time)
  Source:                 design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.rx_reset_sync_inst/sync_reset_out_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_cir_buf_inst/data_out_reg[2]/CLR
                            (rising edge-triggered cell FDCE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             axi_periph_clk_design_1_CLK_COMMON_0
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        2.884ns  (logic 0.223ns (7.732%)  route 2.661ns (92.268%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y139                                      0.000     0.000 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.rx_reset_sync_inst/sync_reset_out_reg/C
    SLICE_X3Y139         FDPE (Prop_fdpe_C_Q)         0.223     0.223 f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.rx_reset_sync_inst/sync_reset_out_reg/Q
                         net (fo=314, routed)         2.661     2.884    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_cir_buf_inst/AR[0]
    SLICE_X5Y124         FDCE                                         f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_cir_buf_inst/data_out_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X5Y124         FDCE (Recov_fdce_C_CLR)     -0.212     9.788    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_cir_buf_inst/data_out_reg[2]
  -------------------------------------------------------------------
                         required time                          9.788    
                         arrival time                          -2.884    
  -------------------------------------------------------------------
                         slack                                  6.904    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  sample_rate_30_72_design_1_clk_DSP_0

Setup :            0  Failing Endpoints,  Worst Slack        1.736ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.127ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.736ns  (required time - arrival time)
  Source:                 design_1_i/modem_0/inst/modem_tx/TX_phy_sub/control_sub/local_bw_tx_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Destination:            design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/ss_counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             sample_rate_30_72_design_1_clk_DSP_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.425ns  (sample_rate_30_72_design_1_clk_DSP_0 rise@32.552ns - clk_out1_design_1_clk_wiz_0_0 rise@27.127ns)
  Data Path Delay:        2.798ns  (logic 0.352ns (12.582%)  route 2.446ns (87.418%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.785ns = ( 31.767 - 32.552 ) 
    Source Clock Delay      (SCD):    -1.258ns = ( 25.869 - 27.127 ) 
    Clock Pessimism Removal (CPR):    -0.670ns
  Clock Uncertainty:      0.390ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.277ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     27.127    27.127 r  
    F22                                               0.000    27.127 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000    27.127    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568    28.695 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.081    29.776    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    22.352 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    24.156    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    24.249 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=55879, routed)       1.754    26.003    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.782    22.221 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.937    24.158    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.093    24.251 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1672, routed)        1.618    25.869    design_1_i/modem_0/inst/modem_tx/TX_phy_sub/control_sub/clk_h
    SLICE_X48Y68         FDRE                                         r  design_1_i/modem_0/inst/modem_tx/TX_phy_sub/control_sub/local_bw_tx_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y68         FDRE (Prop_fdre_C_Q)         0.223    26.092 f  design_1_i/modem_0/inst/modem_tx/TX_phy_sub/control_sub/local_bw_tx_reg[1]/Q
                         net (fo=8, routed)           0.874    26.966    design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/map_i_ram_sub/index_bw[1]
    SLICE_X51Y58         LUT5 (Prop_lut5_I3_O)        0.043    27.009 r  design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/map_i_ram_sub/oreq_INST_0_i_5/O
                         net (fo=1, routed)           0.431    27.441    design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/map_i_ram_sub/oreq_INST_0_i_5_n_0
    SLICE_X51Y59         LUT5 (Prop_lut5_I2_O)        0.043    27.484 r  design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/map_i_ram_sub/oreq_INST_0_i_1/O
                         net (fo=7, routed)           0.578    28.062    design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/map_i_ram_sub/E[0]
    SLICE_X47Y70         LUT3 (Prop_lut3_I1_O)        0.043    28.105 r  design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/map_i_ram_sub/ss_counter[4]_i_1/O
                         net (fo=5, routed)           0.562    28.667    design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/map_i_ram_sub_n_2
    SLICE_X53Y70         FDRE                                         r  design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/ss_counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                     32.552    32.552 r  
    F22                                               0.000    32.552 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000    32.552    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436    33.988 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.986    34.974    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.398    28.576 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    30.262    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    30.345 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=55879, routed)       1.422    31.767    design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/clk
    SLICE_X53Y70         FDRE                                         r  design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/ss_counter_reg[0]/C
                         clock pessimism             -0.670    31.096    
                         clock uncertainty           -0.390    30.706    
    SLICE_X53Y70         FDRE (Setup_fdre_C_R)       -0.304    30.402    design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/ss_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         30.402    
                         arrival time                         -28.667    
  -------------------------------------------------------------------
                         slack                                  1.736    

Slack (MET) :             1.824ns  (required time - arrival time)
  Source:                 design_1_i/modem_0/inst/modem_tx/TX_phy_sub/control_sub/local_bw_tx_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Destination:            design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/ss_counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             sample_rate_30_72_design_1_clk_DSP_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.425ns  (sample_rate_30_72_design_1_clk_DSP_0 rise@32.552ns - clk_out1_design_1_clk_wiz_0_0 rise@27.127ns)
  Data Path Delay:        2.769ns  (logic 0.352ns (12.713%)  route 2.417ns (87.287%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.726ns = ( 31.826 - 32.552 ) 
    Source Clock Delay      (SCD):    -1.258ns = ( 25.869 - 27.127 ) 
    Clock Pessimism Removal (CPR):    -0.670ns
  Clock Uncertainty:      0.390ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.277ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     27.127    27.127 r  
    F22                                               0.000    27.127 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000    27.127    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568    28.695 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.081    29.776    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    22.352 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    24.156    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    24.249 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=55879, routed)       1.754    26.003    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.782    22.221 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.937    24.158    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.093    24.251 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1672, routed)        1.618    25.869    design_1_i/modem_0/inst/modem_tx/TX_phy_sub/control_sub/clk_h
    SLICE_X48Y68         FDRE                                         r  design_1_i/modem_0/inst/modem_tx/TX_phy_sub/control_sub/local_bw_tx_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y68         FDRE (Prop_fdre_C_Q)         0.223    26.092 f  design_1_i/modem_0/inst/modem_tx/TX_phy_sub/control_sub/local_bw_tx_reg[1]/Q
                         net (fo=8, routed)           0.874    26.966    design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/map_i_ram_sub/index_bw[1]
    SLICE_X51Y58         LUT5 (Prop_lut5_I3_O)        0.043    27.009 r  design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/map_i_ram_sub/oreq_INST_0_i_5/O
                         net (fo=1, routed)           0.431    27.441    design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/map_i_ram_sub/oreq_INST_0_i_5_n_0
    SLICE_X51Y59         LUT5 (Prop_lut5_I2_O)        0.043    27.484 r  design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/map_i_ram_sub/oreq_INST_0_i_1/O
                         net (fo=7, routed)           0.578    28.062    design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/map_i_ram_sub/E[0]
    SLICE_X47Y70         LUT3 (Prop_lut3_I1_O)        0.043    28.105 r  design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/map_i_ram_sub/ss_counter[4]_i_1/O
                         net (fo=5, routed)           0.533    28.638    design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/map_i_ram_sub_n_2
    SLICE_X47Y69         FDRE                                         r  design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/ss_counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                     32.552    32.552 r  
    F22                                               0.000    32.552 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000    32.552    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436    33.988 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.986    34.974    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.398    28.576 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    30.262    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    30.345 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=55879, routed)       1.481    31.826    design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/clk
    SLICE_X47Y69         FDRE                                         r  design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/ss_counter_reg[1]/C
                         clock pessimism             -0.670    31.155    
                         clock uncertainty           -0.390    30.765    
    SLICE_X47Y69         FDRE (Setup_fdre_C_R)       -0.304    30.461    design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/ss_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         30.461    
                         arrival time                         -28.638    
  -------------------------------------------------------------------
                         slack                                  1.824    

Slack (MET) :             1.824ns  (required time - arrival time)
  Source:                 design_1_i/modem_0/inst/modem_tx/TX_phy_sub/control_sub/local_bw_tx_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Destination:            design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/ss_counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             sample_rate_30_72_design_1_clk_DSP_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.425ns  (sample_rate_30_72_design_1_clk_DSP_0 rise@32.552ns - clk_out1_design_1_clk_wiz_0_0 rise@27.127ns)
  Data Path Delay:        2.769ns  (logic 0.352ns (12.713%)  route 2.417ns (87.287%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.726ns = ( 31.826 - 32.552 ) 
    Source Clock Delay      (SCD):    -1.258ns = ( 25.869 - 27.127 ) 
    Clock Pessimism Removal (CPR):    -0.670ns
  Clock Uncertainty:      0.390ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.277ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     27.127    27.127 r  
    F22                                               0.000    27.127 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000    27.127    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568    28.695 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.081    29.776    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    22.352 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    24.156    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    24.249 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=55879, routed)       1.754    26.003    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.782    22.221 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.937    24.158    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.093    24.251 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1672, routed)        1.618    25.869    design_1_i/modem_0/inst/modem_tx/TX_phy_sub/control_sub/clk_h
    SLICE_X48Y68         FDRE                                         r  design_1_i/modem_0/inst/modem_tx/TX_phy_sub/control_sub/local_bw_tx_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y68         FDRE (Prop_fdre_C_Q)         0.223    26.092 f  design_1_i/modem_0/inst/modem_tx/TX_phy_sub/control_sub/local_bw_tx_reg[1]/Q
                         net (fo=8, routed)           0.874    26.966    design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/map_i_ram_sub/index_bw[1]
    SLICE_X51Y58         LUT5 (Prop_lut5_I3_O)        0.043    27.009 r  design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/map_i_ram_sub/oreq_INST_0_i_5/O
                         net (fo=1, routed)           0.431    27.441    design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/map_i_ram_sub/oreq_INST_0_i_5_n_0
    SLICE_X51Y59         LUT5 (Prop_lut5_I2_O)        0.043    27.484 r  design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/map_i_ram_sub/oreq_INST_0_i_1/O
                         net (fo=7, routed)           0.578    28.062    design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/map_i_ram_sub/E[0]
    SLICE_X47Y70         LUT3 (Prop_lut3_I1_O)        0.043    28.105 r  design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/map_i_ram_sub/ss_counter[4]_i_1/O
                         net (fo=5, routed)           0.533    28.638    design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/map_i_ram_sub_n_2
    SLICE_X47Y69         FDRE                                         r  design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/ss_counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                     32.552    32.552 r  
    F22                                               0.000    32.552 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000    32.552    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436    33.988 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.986    34.974    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.398    28.576 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    30.262    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    30.345 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=55879, routed)       1.481    31.826    design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/clk
    SLICE_X47Y69         FDRE                                         r  design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/ss_counter_reg[2]/C
                         clock pessimism             -0.670    31.155    
                         clock uncertainty           -0.390    30.765    
    SLICE_X47Y69         FDRE (Setup_fdre_C_R)       -0.304    30.461    design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/ss_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         30.461    
                         arrival time                         -28.638    
  -------------------------------------------------------------------
                         slack                                  1.824    

Slack (MET) :             1.824ns  (required time - arrival time)
  Source:                 design_1_i/modem_0/inst/modem_tx/TX_phy_sub/control_sub/local_bw_tx_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Destination:            design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/ss_counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             sample_rate_30_72_design_1_clk_DSP_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.425ns  (sample_rate_30_72_design_1_clk_DSP_0 rise@32.552ns - clk_out1_design_1_clk_wiz_0_0 rise@27.127ns)
  Data Path Delay:        2.769ns  (logic 0.352ns (12.713%)  route 2.417ns (87.287%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.726ns = ( 31.826 - 32.552 ) 
    Source Clock Delay      (SCD):    -1.258ns = ( 25.869 - 27.127 ) 
    Clock Pessimism Removal (CPR):    -0.670ns
  Clock Uncertainty:      0.390ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.277ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     27.127    27.127 r  
    F22                                               0.000    27.127 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000    27.127    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568    28.695 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.081    29.776    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    22.352 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    24.156    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    24.249 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=55879, routed)       1.754    26.003    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.782    22.221 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.937    24.158    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.093    24.251 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1672, routed)        1.618    25.869    design_1_i/modem_0/inst/modem_tx/TX_phy_sub/control_sub/clk_h
    SLICE_X48Y68         FDRE                                         r  design_1_i/modem_0/inst/modem_tx/TX_phy_sub/control_sub/local_bw_tx_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y68         FDRE (Prop_fdre_C_Q)         0.223    26.092 f  design_1_i/modem_0/inst/modem_tx/TX_phy_sub/control_sub/local_bw_tx_reg[1]/Q
                         net (fo=8, routed)           0.874    26.966    design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/map_i_ram_sub/index_bw[1]
    SLICE_X51Y58         LUT5 (Prop_lut5_I3_O)        0.043    27.009 r  design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/map_i_ram_sub/oreq_INST_0_i_5/O
                         net (fo=1, routed)           0.431    27.441    design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/map_i_ram_sub/oreq_INST_0_i_5_n_0
    SLICE_X51Y59         LUT5 (Prop_lut5_I2_O)        0.043    27.484 r  design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/map_i_ram_sub/oreq_INST_0_i_1/O
                         net (fo=7, routed)           0.578    28.062    design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/map_i_ram_sub/E[0]
    SLICE_X47Y70         LUT3 (Prop_lut3_I1_O)        0.043    28.105 r  design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/map_i_ram_sub/ss_counter[4]_i_1/O
                         net (fo=5, routed)           0.533    28.638    design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/map_i_ram_sub_n_2
    SLICE_X47Y69         FDRE                                         r  design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/ss_counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                     32.552    32.552 r  
    F22                                               0.000    32.552 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000    32.552    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436    33.988 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.986    34.974    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.398    28.576 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    30.262    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    30.345 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=55879, routed)       1.481    31.826    design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/clk
    SLICE_X47Y69         FDRE                                         r  design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/ss_counter_reg[3]/C
                         clock pessimism             -0.670    31.155    
                         clock uncertainty           -0.390    30.765    
    SLICE_X47Y69         FDRE (Setup_fdre_C_R)       -0.304    30.461    design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/ss_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         30.461    
                         arrival time                         -28.638    
  -------------------------------------------------------------------
                         slack                                  1.824    

Slack (MET) :             1.824ns  (required time - arrival time)
  Source:                 design_1_i/modem_0/inst/modem_tx/TX_phy_sub/control_sub/local_bw_tx_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Destination:            design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/ss_counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             sample_rate_30_72_design_1_clk_DSP_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.425ns  (sample_rate_30_72_design_1_clk_DSP_0 rise@32.552ns - clk_out1_design_1_clk_wiz_0_0 rise@27.127ns)
  Data Path Delay:        2.769ns  (logic 0.352ns (12.713%)  route 2.417ns (87.287%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.726ns = ( 31.826 - 32.552 ) 
    Source Clock Delay      (SCD):    -1.258ns = ( 25.869 - 27.127 ) 
    Clock Pessimism Removal (CPR):    -0.670ns
  Clock Uncertainty:      0.390ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.277ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     27.127    27.127 r  
    F22                                               0.000    27.127 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000    27.127    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568    28.695 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.081    29.776    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    22.352 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    24.156    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    24.249 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=55879, routed)       1.754    26.003    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.782    22.221 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.937    24.158    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.093    24.251 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1672, routed)        1.618    25.869    design_1_i/modem_0/inst/modem_tx/TX_phy_sub/control_sub/clk_h
    SLICE_X48Y68         FDRE                                         r  design_1_i/modem_0/inst/modem_tx/TX_phy_sub/control_sub/local_bw_tx_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y68         FDRE (Prop_fdre_C_Q)         0.223    26.092 f  design_1_i/modem_0/inst/modem_tx/TX_phy_sub/control_sub/local_bw_tx_reg[1]/Q
                         net (fo=8, routed)           0.874    26.966    design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/map_i_ram_sub/index_bw[1]
    SLICE_X51Y58         LUT5 (Prop_lut5_I3_O)        0.043    27.009 r  design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/map_i_ram_sub/oreq_INST_0_i_5/O
                         net (fo=1, routed)           0.431    27.441    design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/map_i_ram_sub/oreq_INST_0_i_5_n_0
    SLICE_X51Y59         LUT5 (Prop_lut5_I2_O)        0.043    27.484 r  design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/map_i_ram_sub/oreq_INST_0_i_1/O
                         net (fo=7, routed)           0.578    28.062    design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/map_i_ram_sub/E[0]
    SLICE_X47Y70         LUT3 (Prop_lut3_I1_O)        0.043    28.105 r  design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/map_i_ram_sub/ss_counter[4]_i_1/O
                         net (fo=5, routed)           0.533    28.638    design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/map_i_ram_sub_n_2
    SLICE_X47Y69         FDRE                                         r  design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/ss_counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                     32.552    32.552 r  
    F22                                               0.000    32.552 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000    32.552    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436    33.988 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.986    34.974    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.398    28.576 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    30.262    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    30.345 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=55879, routed)       1.481    31.826    design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/clk
    SLICE_X47Y69         FDRE                                         r  design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/ss_counter_reg[4]/C
                         clock pessimism             -0.670    31.155    
                         clock uncertainty           -0.390    30.765    
    SLICE_X47Y69         FDRE (Setup_fdre_C_R)       -0.304    30.461    design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/ss_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         30.461    
                         arrival time                         -28.638    
  -------------------------------------------------------------------
                         slack                                  1.824    

Slack (MET) :             1.885ns  (required time - arrival time)
  Source:                 design_1_i/modem_0/inst/modem_tx/TX_phy_sub/control_sub/del_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Destination:            design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/symb_counter_2_reg_rep[6]/R
                            (rising edge-triggered cell FDRE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             sample_rate_30_72_design_1_clk_DSP_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.425ns  (sample_rate_30_72_design_1_clk_DSP_0 rise@32.552ns - clk_out1_design_1_clk_wiz_0_0 rise@27.127ns)
  Data Path Delay:        2.766ns  (logic 0.266ns (9.618%)  route 2.500ns (90.382%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.723ns = ( 31.829 - 32.552 ) 
    Source Clock Delay      (SCD):    -1.313ns = ( 25.814 - 27.127 ) 
    Clock Pessimism Removal (CPR):    -0.670ns
  Clock Uncertainty:      0.390ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.277ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     27.127    27.127 r  
    F22                                               0.000    27.127 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000    27.127    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568    28.695 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.081    29.776    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    22.352 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    24.156    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    24.249 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=55879, routed)       1.754    26.003    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.782    22.221 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.937    24.158    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.093    24.251 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1672, routed)        1.563    25.814    design_1_i/modem_0/inst/modem_tx/TX_phy_sub/control_sub/clk_h
    SLICE_X76Y59         FDRE                                         r  design_1_i/modem_0/inst/modem_tx/TX_phy_sub/control_sub/del_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y59         FDRE (Prop_fdre_C_Q)         0.223    26.037 f  design_1_i/modem_0/inst/modem_tx/TX_phy_sub/control_sub/del_rst_reg/Q
                         net (fo=50, routed)          0.762    26.799    design_1_i/modem_0/inst/modem_tx/TX_phy_sub/control_sub/del_rst
    SLICE_X94Y48         LUT1 (Prop_lut1_I0_O)        0.043    26.842 r  design_1_i/modem_0/inst/modem_tx/TX_phy_sub/control_sub/mapper_sub_i_1/O
                         net (fo=97, routed)          1.738    28.580    design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/rst
    SLICE_X45Y67         FDRE                                         r  design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/symb_counter_2_reg_rep[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                     32.552    32.552 r  
    F22                                               0.000    32.552 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000    32.552    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436    33.988 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.986    34.974    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.398    28.576 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    30.262    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    30.345 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=55879, routed)       1.484    31.829    design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/clk
    SLICE_X45Y67         FDRE                                         r  design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/symb_counter_2_reg_rep[6]/C
                         clock pessimism             -0.670    31.158    
                         clock uncertainty           -0.390    30.768    
    SLICE_X45Y67         FDRE (Setup_fdre_C_R)       -0.304    30.464    design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/symb_counter_2_reg_rep[6]
  -------------------------------------------------------------------
                         required time                         30.464    
                         arrival time                         -28.580    
  -------------------------------------------------------------------
                         slack                                  1.885    

Slack (MET) :             1.885ns  (required time - arrival time)
  Source:                 design_1_i/modem_0/inst/modem_tx/TX_phy_sub/control_sub/del_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Destination:            design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/symb_counter_2_reg_rep[6]__0/R
                            (rising edge-triggered cell FDRE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             sample_rate_30_72_design_1_clk_DSP_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.425ns  (sample_rate_30_72_design_1_clk_DSP_0 rise@32.552ns - clk_out1_design_1_clk_wiz_0_0 rise@27.127ns)
  Data Path Delay:        2.766ns  (logic 0.266ns (9.618%)  route 2.500ns (90.382%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.723ns = ( 31.829 - 32.552 ) 
    Source Clock Delay      (SCD):    -1.313ns = ( 25.814 - 27.127 ) 
    Clock Pessimism Removal (CPR):    -0.670ns
  Clock Uncertainty:      0.390ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.277ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     27.127    27.127 r  
    F22                                               0.000    27.127 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000    27.127    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568    28.695 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.081    29.776    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    22.352 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    24.156    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    24.249 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=55879, routed)       1.754    26.003    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.782    22.221 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.937    24.158    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.093    24.251 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1672, routed)        1.563    25.814    design_1_i/modem_0/inst/modem_tx/TX_phy_sub/control_sub/clk_h
    SLICE_X76Y59         FDRE                                         r  design_1_i/modem_0/inst/modem_tx/TX_phy_sub/control_sub/del_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y59         FDRE (Prop_fdre_C_Q)         0.223    26.037 f  design_1_i/modem_0/inst/modem_tx/TX_phy_sub/control_sub/del_rst_reg/Q
                         net (fo=50, routed)          0.762    26.799    design_1_i/modem_0/inst/modem_tx/TX_phy_sub/control_sub/del_rst
    SLICE_X94Y48         LUT1 (Prop_lut1_I0_O)        0.043    26.842 r  design_1_i/modem_0/inst/modem_tx/TX_phy_sub/control_sub/mapper_sub_i_1/O
                         net (fo=97, routed)          1.738    28.580    design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/rst
    SLICE_X45Y67         FDRE                                         r  design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/symb_counter_2_reg_rep[6]__0/R
  -------------------------------------------------------------------    -------------------

                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                     32.552    32.552 r  
    F22                                               0.000    32.552 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000    32.552    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436    33.988 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.986    34.974    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.398    28.576 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    30.262    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    30.345 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=55879, routed)       1.484    31.829    design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/clk
    SLICE_X45Y67         FDRE                                         r  design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/symb_counter_2_reg_rep[6]__0/C
                         clock pessimism             -0.670    31.158    
                         clock uncertainty           -0.390    30.768    
    SLICE_X45Y67         FDRE (Setup_fdre_C_R)       -0.304    30.464    design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/symb_counter_2_reg_rep[6]__0
  -------------------------------------------------------------------
                         required time                         30.464    
                         arrival time                         -28.580    
  -------------------------------------------------------------------
                         slack                                  1.885    

Slack (MET) :             1.885ns  (required time - arrival time)
  Source:                 design_1_i/modem_0/inst/modem_tx/TX_phy_sub/control_sub/del_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Destination:            design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/symb_counter_2_reg_rep[7]__0/R
                            (rising edge-triggered cell FDRE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             sample_rate_30_72_design_1_clk_DSP_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.425ns  (sample_rate_30_72_design_1_clk_DSP_0 rise@32.552ns - clk_out1_design_1_clk_wiz_0_0 rise@27.127ns)
  Data Path Delay:        2.766ns  (logic 0.266ns (9.618%)  route 2.500ns (90.382%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.723ns = ( 31.829 - 32.552 ) 
    Source Clock Delay      (SCD):    -1.313ns = ( 25.814 - 27.127 ) 
    Clock Pessimism Removal (CPR):    -0.670ns
  Clock Uncertainty:      0.390ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.277ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     27.127    27.127 r  
    F22                                               0.000    27.127 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000    27.127    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568    28.695 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.081    29.776    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    22.352 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    24.156    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    24.249 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=55879, routed)       1.754    26.003    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.782    22.221 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.937    24.158    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.093    24.251 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1672, routed)        1.563    25.814    design_1_i/modem_0/inst/modem_tx/TX_phy_sub/control_sub/clk_h
    SLICE_X76Y59         FDRE                                         r  design_1_i/modem_0/inst/modem_tx/TX_phy_sub/control_sub/del_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y59         FDRE (Prop_fdre_C_Q)         0.223    26.037 f  design_1_i/modem_0/inst/modem_tx/TX_phy_sub/control_sub/del_rst_reg/Q
                         net (fo=50, routed)          0.762    26.799    design_1_i/modem_0/inst/modem_tx/TX_phy_sub/control_sub/del_rst
    SLICE_X94Y48         LUT1 (Prop_lut1_I0_O)        0.043    26.842 r  design_1_i/modem_0/inst/modem_tx/TX_phy_sub/control_sub/mapper_sub_i_1/O
                         net (fo=97, routed)          1.738    28.580    design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/rst
    SLICE_X45Y67         FDRE                                         r  design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/symb_counter_2_reg_rep[7]__0/R
  -------------------------------------------------------------------    -------------------

                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                     32.552    32.552 r  
    F22                                               0.000    32.552 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000    32.552    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436    33.988 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.986    34.974    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.398    28.576 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    30.262    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    30.345 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=55879, routed)       1.484    31.829    design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/clk
    SLICE_X45Y67         FDRE                                         r  design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/symb_counter_2_reg_rep[7]__0/C
                         clock pessimism             -0.670    31.158    
                         clock uncertainty           -0.390    30.768    
    SLICE_X45Y67         FDRE (Setup_fdre_C_R)       -0.304    30.464    design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/symb_counter_2_reg_rep[7]__0
  -------------------------------------------------------------------
                         required time                         30.464    
                         arrival time                         -28.580    
  -------------------------------------------------------------------
                         slack                                  1.885    

Slack (MET) :             1.885ns  (required time - arrival time)
  Source:                 design_1_i/modem_0/inst/modem_tx/TX_phy_sub/control_sub/del_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Destination:            design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/symb_counter_2_reg_rep[8]/R
                            (rising edge-triggered cell FDRE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             sample_rate_30_72_design_1_clk_DSP_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.425ns  (sample_rate_30_72_design_1_clk_DSP_0 rise@32.552ns - clk_out1_design_1_clk_wiz_0_0 rise@27.127ns)
  Data Path Delay:        2.766ns  (logic 0.266ns (9.618%)  route 2.500ns (90.382%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.723ns = ( 31.829 - 32.552 ) 
    Source Clock Delay      (SCD):    -1.313ns = ( 25.814 - 27.127 ) 
    Clock Pessimism Removal (CPR):    -0.670ns
  Clock Uncertainty:      0.390ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.277ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     27.127    27.127 r  
    F22                                               0.000    27.127 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000    27.127    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568    28.695 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.081    29.776    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    22.352 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    24.156    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    24.249 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=55879, routed)       1.754    26.003    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.782    22.221 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.937    24.158    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.093    24.251 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1672, routed)        1.563    25.814    design_1_i/modem_0/inst/modem_tx/TX_phy_sub/control_sub/clk_h
    SLICE_X76Y59         FDRE                                         r  design_1_i/modem_0/inst/modem_tx/TX_phy_sub/control_sub/del_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y59         FDRE (Prop_fdre_C_Q)         0.223    26.037 f  design_1_i/modem_0/inst/modem_tx/TX_phy_sub/control_sub/del_rst_reg/Q
                         net (fo=50, routed)          0.762    26.799    design_1_i/modem_0/inst/modem_tx/TX_phy_sub/control_sub/del_rst
    SLICE_X94Y48         LUT1 (Prop_lut1_I0_O)        0.043    26.842 r  design_1_i/modem_0/inst/modem_tx/TX_phy_sub/control_sub/mapper_sub_i_1/O
                         net (fo=97, routed)          1.738    28.580    design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/rst
    SLICE_X45Y67         FDRE                                         r  design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/symb_counter_2_reg_rep[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                     32.552    32.552 r  
    F22                                               0.000    32.552 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000    32.552    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436    33.988 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.986    34.974    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.398    28.576 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    30.262    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    30.345 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=55879, routed)       1.484    31.829    design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/clk
    SLICE_X45Y67         FDRE                                         r  design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/symb_counter_2_reg_rep[8]/C
                         clock pessimism             -0.670    31.158    
                         clock uncertainty           -0.390    30.768    
    SLICE_X45Y67         FDRE (Setup_fdre_C_R)       -0.304    30.464    design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/symb_counter_2_reg_rep[8]
  -------------------------------------------------------------------
                         required time                         30.464    
                         arrival time                         -28.580    
  -------------------------------------------------------------------
                         slack                                  1.885    

Slack (MET) :             1.885ns  (required time - arrival time)
  Source:                 design_1_i/modem_0/inst/modem_tx/TX_phy_sub/control_sub/del_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Destination:            design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/symb_counter_2_reg_rep[8]__0/R
                            (rising edge-triggered cell FDRE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             sample_rate_30_72_design_1_clk_DSP_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.425ns  (sample_rate_30_72_design_1_clk_DSP_0 rise@32.552ns - clk_out1_design_1_clk_wiz_0_0 rise@27.127ns)
  Data Path Delay:        2.766ns  (logic 0.266ns (9.618%)  route 2.500ns (90.382%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.723ns = ( 31.829 - 32.552 ) 
    Source Clock Delay      (SCD):    -1.313ns = ( 25.814 - 27.127 ) 
    Clock Pessimism Removal (CPR):    -0.670ns
  Clock Uncertainty:      0.390ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.277ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     27.127    27.127 r  
    F22                                               0.000    27.127 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000    27.127    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568    28.695 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.081    29.776    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    22.352 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    24.156    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    24.249 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=55879, routed)       1.754    26.003    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.782    22.221 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.937    24.158    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.093    24.251 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1672, routed)        1.563    25.814    design_1_i/modem_0/inst/modem_tx/TX_phy_sub/control_sub/clk_h
    SLICE_X76Y59         FDRE                                         r  design_1_i/modem_0/inst/modem_tx/TX_phy_sub/control_sub/del_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y59         FDRE (Prop_fdre_C_Q)         0.223    26.037 f  design_1_i/modem_0/inst/modem_tx/TX_phy_sub/control_sub/del_rst_reg/Q
                         net (fo=50, routed)          0.762    26.799    design_1_i/modem_0/inst/modem_tx/TX_phy_sub/control_sub/del_rst
    SLICE_X94Y48         LUT1 (Prop_lut1_I0_O)        0.043    26.842 r  design_1_i/modem_0/inst/modem_tx/TX_phy_sub/control_sub/mapper_sub_i_1/O
                         net (fo=97, routed)          1.738    28.580    design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/rst
    SLICE_X45Y67         FDRE                                         r  design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/symb_counter_2_reg_rep[8]__0/R
  -------------------------------------------------------------------    -------------------

                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                     32.552    32.552 r  
    F22                                               0.000    32.552 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000    32.552    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436    33.988 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.986    34.974    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.398    28.576 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    30.262    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    30.345 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=55879, routed)       1.484    31.829    design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/clk
    SLICE_X45Y67         FDRE                                         r  design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/symb_counter_2_reg_rep[8]__0/C
                         clock pessimism             -0.670    31.158    
                         clock uncertainty           -0.390    30.768    
    SLICE_X45Y67         FDRE (Setup_fdre_C_R)       -0.304    30.464    design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/symb_counter_2_reg_rep[8]__0
  -------------------------------------------------------------------
                         required time                         30.464    
                         arrival time                         -28.580    
  -------------------------------------------------------------------
                         slack                                  1.885    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 design_1_i/modem_0/inst/modem_tx/TX_phy_sub/control_sub/local_m_tx_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Destination:            design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/index_M_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             sample_rate_30_72_design_1_clk_DSP_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.807ns  (logic 0.128ns (15.864%)  route 0.679ns (84.136%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.203ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.296ns
    Source Clock Delay      (SCD):    -0.377ns
    Clock Pessimism Removal (CPR):    -0.121ns
  Clock Uncertainty:      0.390ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.277ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.503     0.996    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -1.837 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.076    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=55879, routed)       0.757    -0.293    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.767    -2.060 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.986    -1.074    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.048 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1672, routed)        0.671    -0.377    design_1_i/modem_0/inst/modem_tx/TX_phy_sub/control_sub/clk_h
    SLICE_X48Y72         FDRE                                         r  design_1_i/modem_0/inst/modem_tx/TX_phy_sub/control_sub/local_m_tx_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y72         FDRE (Prop_fdre_C_Q)         0.100    -0.277 r  design_1_i/modem_0/inst/modem_tx/TX_phy_sub/control_sub/local_m_tx_reg[2]/Q
                         net (fo=3, routed)           0.679     0.401    design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/index_M_in[2]
    SLICE_X52Y70         LUT6 (Prop_lut6_I5_O)        0.028     0.429 r  design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/index_M_out[2]_i_2/O
                         net (fo=1, routed)           0.000     0.429    design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/index_M_out[2]_i_2_n_0
    SLICE_X52Y70         FDRE                                         r  design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/index_M_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.553     1.242    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.270    -2.028 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.826    -1.202    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.172 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=55879, routed)       0.876    -0.296    design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/clk
    SLICE_X52Y70         FDRE                                         r  design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/index_M_out_reg[2]/C
                         clock pessimism              0.121    -0.174    
                         clock uncertainty            0.390     0.215    
    SLICE_X52Y70         FDRE (Hold_fdre_C_D)         0.087     0.302    design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/index_M_out_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.302    
                         arrival time                           0.429    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Destination:            design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/data_low_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             sample_rate_30_72_design_1_clk_DSP_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.771ns  (logic 0.100ns (12.971%)  route 0.671ns (87.029%))
  Logic Levels:           0  
  Clock Path Skew:        0.204ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.288ns
    Source Clock Delay      (SCD):    -0.370ns
    Clock Pessimism Removal (CPR):    -0.121ns
  Clock Uncertainty:      0.390ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.277ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.503     0.996    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -1.837 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.076    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=55879, routed)       0.757    -0.293    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.767    -2.060 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.986    -1.074    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.048 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1672, routed)        0.678    -0.370    design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/clk_h
    SLICE_X44Y67         FDRE                                         r  design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y67         FDRE (Prop_fdre_C_Q)         0.100    -0.270 r  design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/data_reg[2]/Q
                         net (fo=1, routed)           0.671     0.401    design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/data[2]
    SLICE_X55Y61         FDRE                                         r  design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/data_low_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.553     1.242    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.270    -2.028 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.826    -1.202    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.172 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=55879, routed)       0.884    -0.288    design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/clk
    SLICE_X55Y61         FDRE                                         r  design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/data_low_reg[2]/C
                         clock pessimism              0.121    -0.166    
                         clock uncertainty            0.390     0.223    
    SLICE_X55Y61         FDRE (Hold_fdre_C_D)         0.038     0.261    design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/data_low_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.261    
                         arrival time                           0.401    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 design_1_i/modem_0/inst/modem_tx/TX_phy_sub/control_sub/local_data_off_tx_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Destination:            design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/loc_index_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             sample_rate_30_72_design_1_clk_DSP_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.862ns  (logic 0.146ns (16.930%)  route 0.716ns (83.070%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.243ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.290ns
    Source Clock Delay      (SCD):    -0.411ns
    Clock Pessimism Removal (CPR):    -0.121ns
  Clock Uncertainty:      0.390ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.277ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.503     0.996    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -1.837 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.076    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=55879, routed)       0.757    -0.293    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.767    -2.060 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.986    -1.074    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.048 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1672, routed)        0.637    -0.411    design_1_i/modem_0/inst/modem_tx/TX_phy_sub/control_sub/clk_h
    SLICE_X52Y74         FDRE                                         r  design_1_i/modem_0/inst/modem_tx/TX_phy_sub/control_sub/local_data_off_tx_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y74         FDRE (Prop_fdre_C_Q)         0.118    -0.293 r  design_1_i/modem_0/inst/modem_tx/TX_phy_sub/control_sub/local_data_off_tx_reg/Q
                         net (fo=2, routed)           0.716     0.423    design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/map_i_ram_sub/data_off
    SLICE_X50Y64         LUT5 (Prop_lut5_I3_O)        0.028     0.451 r  design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/map_i_ram_sub/loc_index[0]_i_1/O
                         net (fo=1, routed)           0.000     0.451    design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/map_i_ram_sub_n_4
    SLICE_X50Y64         FDRE                                         r  design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/loc_index_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.553     1.242    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.270    -2.028 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.826    -1.202    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.172 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=55879, routed)       0.882    -0.290    design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/clk
    SLICE_X50Y64         FDRE                                         r  design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/loc_index_reg[0]/C
                         clock pessimism              0.121    -0.168    
                         clock uncertainty            0.390     0.221    
    SLICE_X50Y64         FDRE (Hold_fdre_C_D)         0.087     0.308    design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/loc_index_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.308    
                         arrival time                           0.451    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 design_1_i/modem_0/inst/modem_tx/TX_phy_sub/control_sub/local_data_off_tx_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Destination:            design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/loc_index_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             sample_rate_30_72_design_1_clk_DSP_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.862ns  (logic 0.146ns (16.930%)  route 0.716ns (83.070%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.243ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.290ns
    Source Clock Delay      (SCD):    -0.411ns
    Clock Pessimism Removal (CPR):    -0.121ns
  Clock Uncertainty:      0.390ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.277ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.503     0.996    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -1.837 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.076    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=55879, routed)       0.757    -0.293    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.767    -2.060 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.986    -1.074    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.048 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1672, routed)        0.637    -0.411    design_1_i/modem_0/inst/modem_tx/TX_phy_sub/control_sub/clk_h
    SLICE_X52Y74         FDRE                                         r  design_1_i/modem_0/inst/modem_tx/TX_phy_sub/control_sub/local_data_off_tx_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y74         FDRE (Prop_fdre_C_Q)         0.118    -0.293 r  design_1_i/modem_0/inst/modem_tx/TX_phy_sub/control_sub/local_data_off_tx_reg/Q
                         net (fo=2, routed)           0.716     0.423    design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/map_i_ram_sub/data_off
    SLICE_X50Y64         LUT5 (Prop_lut5_I3_O)        0.028     0.451 r  design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/map_i_ram_sub/loc_index[1]_i_1/O
                         net (fo=1, routed)           0.000     0.451    design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/map_i_ram_sub_n_3
    SLICE_X50Y64         FDRE                                         r  design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/loc_index_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.553     1.242    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.270    -2.028 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.826    -1.202    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.172 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=55879, routed)       0.882    -0.290    design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/clk
    SLICE_X50Y64         FDRE                                         r  design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/loc_index_reg[1]/C
                         clock pessimism              0.121    -0.168    
                         clock uncertainty            0.390     0.221    
    SLICE_X50Y64         FDRE (Hold_fdre_C_D)         0.087     0.308    design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/loc_index_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.308    
                         arrival time                           0.451    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 design_1_i/modem_0/inst/modem_tx/TX_phy_sub/control_sub/local_m_tx_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Destination:            design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/index_M_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             sample_rate_30_72_design_1_clk_DSP_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.859ns  (logic 0.146ns (17.003%)  route 0.713ns (82.997%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.235ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.296ns
    Source Clock Delay      (SCD):    -0.409ns
    Clock Pessimism Removal (CPR):    -0.121ns
  Clock Uncertainty:      0.390ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.277ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.503     0.996    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -1.837 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.076    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=55879, routed)       0.757    -0.293    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.767    -2.060 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.986    -1.074    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.048 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1672, routed)        0.639    -0.409    design_1_i/modem_0/inst/modem_tx/TX_phy_sub/control_sub/clk_h
    SLICE_X52Y72         FDRE                                         r  design_1_i/modem_0/inst/modem_tx/TX_phy_sub/control_sub/local_m_tx_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y72         FDRE (Prop_fdre_C_Q)         0.118    -0.291 r  design_1_i/modem_0/inst/modem_tx/TX_phy_sub/control_sub/local_m_tx_reg[1]/Q
                         net (fo=3, routed)           0.713     0.421    design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/index_M_in[1]
    SLICE_X52Y70         LUT6 (Prop_lut6_I5_O)        0.028     0.449 r  design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/index_M_out[1]_i_1/O
                         net (fo=1, routed)           0.000     0.449    design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/index_M_out[1]_i_1_n_0
    SLICE_X52Y70         FDRE                                         r  design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/index_M_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.553     1.242    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.270    -2.028 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.826    -1.202    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.172 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=55879, routed)       0.876    -0.296    design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/clk
    SLICE_X52Y70         FDRE                                         r  design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/index_M_out_reg[1]/C
                         clock pessimism              0.121    -0.174    
                         clock uncertainty            0.390     0.215    
    SLICE_X52Y70         FDRE (Hold_fdre_C_D)         0.087     0.302    design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/index_M_out_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.302    
                         arrival time                           0.449    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Destination:            design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/data_low_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             sample_rate_30_72_design_1_clk_DSP_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.833ns  (logic 0.118ns (14.172%)  route 0.715ns (85.828%))
  Logic Levels:           0  
  Clock Path Skew:        0.234ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.261ns
    Source Clock Delay      (SCD):    -0.373ns
    Clock Pessimism Removal (CPR):    -0.121ns
  Clock Uncertainty:      0.390ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.277ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.503     0.996    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -1.837 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.076    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=55879, routed)       0.757    -0.293    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.767    -2.060 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.986    -1.074    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.048 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1672, routed)        0.675    -0.373    design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/clk_h
    SLICE_X46Y68         FDRE                                         r  design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y68         FDRE (Prop_fdre_C_Q)         0.118    -0.255 r  design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/data_reg[3]/Q
                         net (fo=1, routed)           0.715     0.459    design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/data[3]
    SLICE_X46Y67         FDRE                                         r  design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/data_low_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.553     1.242    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.270    -2.028 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.826    -1.202    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.172 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=55879, routed)       0.911    -0.261    design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/clk
    SLICE_X46Y67         FDRE                                         r  design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/data_low_reg[3]/C
                         clock pessimism              0.121    -0.139    
                         clock uncertainty            0.390     0.250    
    SLICE_X46Y67         FDRE (Hold_fdre_C_D)         0.059     0.309    design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/data_low_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.309    
                         arrival time                           0.459    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Destination:            design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/data_low_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             sample_rate_30_72_design_1_clk_DSP_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.786ns  (logic 0.100ns (12.724%)  route 0.686ns (87.276%))
  Logic Levels:           0  
  Clock Path Skew:        0.204ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.288ns
    Source Clock Delay      (SCD):    -0.370ns
    Clock Pessimism Removal (CPR):    -0.121ns
  Clock Uncertainty:      0.390ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.277ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.503     0.996    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -1.837 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.076    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=55879, routed)       0.757    -0.293    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.767    -2.060 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.986    -1.074    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.048 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1672, routed)        0.678    -0.370    design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/clk_h
    SLICE_X44Y67         FDRE                                         r  design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y67         FDRE (Prop_fdre_C_Q)         0.100    -0.270 r  design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/data_reg[0]/Q
                         net (fo=1, routed)           0.686     0.415    design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/data[0]
    SLICE_X55Y61         FDRE                                         r  design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/data_low_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.553     1.242    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.270    -2.028 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.826    -1.202    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.172 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=55879, routed)       0.884    -0.288    design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/clk
    SLICE_X55Y61         FDRE                                         r  design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/data_low_reg[0]/C
                         clock pessimism              0.121    -0.166    
                         clock uncertainty            0.390     0.223    
    SLICE_X55Y61         FDRE (Hold_fdre_C_D)         0.040     0.263    design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/data_low_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.263    
                         arrival time                           0.415    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Destination:            design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/data_low_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             sample_rate_30_72_design_1_clk_DSP_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.797ns  (logic 0.100ns (12.551%)  route 0.697ns (87.449%))
  Logic Levels:           0  
  Clock Path Skew:        0.206ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.286ns
    Source Clock Delay      (SCD):    -0.370ns
    Clock Pessimism Removal (CPR):    -0.121ns
  Clock Uncertainty:      0.390ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.277ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.503     0.996    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -1.837 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.076    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=55879, routed)       0.757    -0.293    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.767    -2.060 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.986    -1.074    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.048 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1672, routed)        0.678    -0.370    design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/clk_h
    SLICE_X44Y67         FDRE                                         r  design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y67         FDRE (Prop_fdre_C_Q)         0.100    -0.270 r  design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/data_reg[1]/Q
                         net (fo=1, routed)           0.697     0.426    design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/data[1]
    SLICE_X53Y59         FDRE                                         r  design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/data_low_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.553     1.242    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.270    -2.028 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.826    -1.202    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.172 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=55879, routed)       0.886    -0.286    design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/clk
    SLICE_X53Y59         FDRE                                         r  design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/data_low_reg[1]/C
                         clock pessimism              0.121    -0.164    
                         clock uncertainty            0.390     0.225    
    SLICE_X53Y59         FDRE (Hold_fdre_C_D)         0.040     0.265    design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/data_low_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.265    
                         arrival time                           0.426    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 design_1_i/modem_0/inst/modem_tx/TX_phy_sub/control_sub/local_m_tx_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Destination:            design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/index_M_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             sample_rate_30_72_design_1_clk_DSP_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.898ns  (logic 0.146ns (16.267%)  route 0.752ns (83.733%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.237ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.296ns
    Source Clock Delay      (SCD):    -0.411ns
    Clock Pessimism Removal (CPR):    -0.121ns
  Clock Uncertainty:      0.390ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.277ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.503     0.996    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -1.837 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.076    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=55879, routed)       0.757    -0.293    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.767    -2.060 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.986    -1.074    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.048 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1672, routed)        0.637    -0.411    design_1_i/modem_0/inst/modem_tx/TX_phy_sub/control_sub/clk_h
    SLICE_X52Y74         FDRE                                         r  design_1_i/modem_0/inst/modem_tx/TX_phy_sub/control_sub/local_m_tx_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y74         FDRE (Prop_fdre_C_Q)         0.118    -0.293 r  design_1_i/modem_0/inst/modem_tx/TX_phy_sub/control_sub/local_m_tx_reg[0]/Q
                         net (fo=3, routed)           0.752     0.458    design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/index_M_in[0]
    SLICE_X52Y70         LUT6 (Prop_lut6_I5_O)        0.028     0.486 r  design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/index_M_out[0]_i_1/O
                         net (fo=1, routed)           0.000     0.486    design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/index_M_out[0]_i_1_n_0
    SLICE_X52Y70         FDRE                                         r  design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/index_M_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.553     1.242    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.270    -2.028 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.826    -1.202    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.172 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=55879, routed)       0.876    -0.296    design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/clk
    SLICE_X52Y70         FDRE                                         r  design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/index_M_out_reg[0]/C
                         clock pessimism              0.121    -0.174    
                         clock uncertainty            0.390     0.215    
    SLICE_X52Y70         FDRE (Hold_fdre_C_D)         0.087     0.302    design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/index_M_out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.302    
                         arrival time                           0.486    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Destination:            design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/data_low_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             sample_rate_30_72_design_1_clk_DSP_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.884ns  (logic 0.100ns (11.316%)  route 0.784ns (88.684%))
  Logic Levels:           0  
  Clock Path Skew:        0.241ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.251ns
    Source Clock Delay      (SCD):    -0.370ns
    Clock Pessimism Removal (CPR):    -0.121ns
  Clock Uncertainty:      0.390ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.277ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.503     0.996    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -1.837 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.076    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=55879, routed)       0.757    -0.293    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.767    -2.060 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.986    -1.074    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026    -1.048 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1672, routed)        0.678    -0.370    design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/clk_h
    SLICE_X44Y67         FDRE                                         r  design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y67         FDRE (Prop_fdre_C_Q)         0.100    -0.270 r  design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/data_reg[4]/Q
                         net (fo=1, routed)           0.784     0.513    design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/data[4]
    SLICE_X44Y56         FDRE                                         r  design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/data_low_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.553     1.242    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.270    -2.028 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.826    -1.202    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.172 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=55879, routed)       0.921    -0.251    design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/clk
    SLICE_X44Y56         FDRE                                         r  design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/data_low_reg[4]/C
                         clock pessimism              0.121    -0.129    
                         clock uncertainty            0.390     0.260    
    SLICE_X44Y56         FDRE (Hold_fdre_C_D)         0.039     0.299    design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/data_low_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.299    
                         arrival time                           0.513    
  -------------------------------------------------------------------
                         slack                                  0.214    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_design_1_clk_wiz_0_0
  To Clock:  sample_rate_30_72_design_1_clk_DSP_0

Setup :            0  Failing Endpoints,  Worst Slack        0.904ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.153ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.904ns  (required time - arrival time)
  Source:                 design_1_i/modem_0/inst/modem_rx/speed_test_sub/p1_dtct_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.808ns period=3.617ns})
  Destination:            design_1_i/modem_0/inst/modem_rx/speed_test_sub/accumulator_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             sample_rate_30_72_design_1_clk_DSP_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.617ns  (sample_rate_30_72_design_1_clk_DSP_0 rise@32.552ns - clk_out2_design_1_clk_wiz_0_0 rise@28.935ns)
  Data Path Delay:        2.153ns  (logic 0.302ns (14.024%)  route 1.851ns (85.976%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.780ns = ( 31.772 - 32.552 ) 
    Source Clock Delay      (SCD):    -1.482ns = ( 27.453 - 28.935 ) 
    Clock Pessimism Removal (CPR):    -0.670ns
  Clock Uncertainty:      0.390ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.277ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     28.935    28.935 r  
    F22                                               0.000    28.935 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000    28.935    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568    30.503 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.081    31.584    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    24.160 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    25.964    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    26.057 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=55879, routed)       1.754    27.811    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.782    24.029 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.937    25.966    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093    26.059 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=9967, routed)        1.394    27.453    design_1_i/modem_0/inst/modem_rx/speed_test_sub/clk_hh
    SLICE_X58Y109        FDRE                                         r  design_1_i/modem_0/inst/modem_rx/speed_test_sub/p1_dtct_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y109        FDRE (Prop_fdre_C_Q)         0.259    27.712 r  design_1_i/modem_0/inst/modem_rx/speed_test_sub/p1_dtct_reg/Q
                         net (fo=4, routed)           0.600    28.312    design_1_i/modem_0/inst/modem_rx/speed_test_sub/p1_dtct_reg_n_0
    SLICE_X59Y109        LUT4 (Prop_lut4_I1_O)        0.043    28.355 r  design_1_i/modem_0/inst/modem_rx/speed_test_sub/accumulator[7]_i_2/O
                         net (fo=11, routed)          1.251    29.607    design_1_i/modem_0/inst/modem_rx/speed_test_sub/accumulator0
    SLICE_X55Y88         FDRE                                         r  design_1_i/modem_0/inst/modem_rx/speed_test_sub/accumulator_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                     32.552    32.552 r  
    F22                                               0.000    32.552 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000    32.552    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436    33.988 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.986    34.974    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.398    28.576 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    30.262    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    30.345 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=55879, routed)       1.427    31.772    design_1_i/modem_0/inst/modem_rx/speed_test_sub/clk_l
    SLICE_X55Y88         FDRE                                         r  design_1_i/modem_0/inst/modem_rx/speed_test_sub/accumulator_reg[15]/C
                         clock pessimism             -0.670    31.101    
                         clock uncertainty           -0.390    30.711    
    SLICE_X55Y88         FDRE (Setup_fdre_C_CE)      -0.201    30.510    design_1_i/modem_0/inst/modem_rx/speed_test_sub/accumulator_reg[15]
  -------------------------------------------------------------------
                         required time                         30.510    
                         arrival time                         -29.607    
  -------------------------------------------------------------------
                         slack                                  0.904    

Slack (MET) :             0.904ns  (required time - arrival time)
  Source:                 design_1_i/modem_0/inst/modem_rx/speed_test_sub/p1_dtct_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.808ns period=3.617ns})
  Destination:            design_1_i/modem_0/inst/modem_rx/speed_test_sub/accumulator_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             sample_rate_30_72_design_1_clk_DSP_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.617ns  (sample_rate_30_72_design_1_clk_DSP_0 rise@32.552ns - clk_out2_design_1_clk_wiz_0_0 rise@28.935ns)
  Data Path Delay:        2.153ns  (logic 0.302ns (14.024%)  route 1.851ns (85.976%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.780ns = ( 31.772 - 32.552 ) 
    Source Clock Delay      (SCD):    -1.482ns = ( 27.453 - 28.935 ) 
    Clock Pessimism Removal (CPR):    -0.670ns
  Clock Uncertainty:      0.390ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.277ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     28.935    28.935 r  
    F22                                               0.000    28.935 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000    28.935    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568    30.503 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.081    31.584    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    24.160 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    25.964    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    26.057 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=55879, routed)       1.754    27.811    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.782    24.029 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.937    25.966    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093    26.059 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=9967, routed)        1.394    27.453    design_1_i/modem_0/inst/modem_rx/speed_test_sub/clk_hh
    SLICE_X58Y109        FDRE                                         r  design_1_i/modem_0/inst/modem_rx/speed_test_sub/p1_dtct_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y109        FDRE (Prop_fdre_C_Q)         0.259    27.712 r  design_1_i/modem_0/inst/modem_rx/speed_test_sub/p1_dtct_reg/Q
                         net (fo=4, routed)           0.600    28.312    design_1_i/modem_0/inst/modem_rx/speed_test_sub/p1_dtct_reg_n_0
    SLICE_X59Y109        LUT4 (Prop_lut4_I1_O)        0.043    28.355 r  design_1_i/modem_0/inst/modem_rx/speed_test_sub/accumulator[7]_i_2/O
                         net (fo=11, routed)          1.251    29.607    design_1_i/modem_0/inst/modem_rx/speed_test_sub/accumulator0
    SLICE_X55Y88         FDRE                                         r  design_1_i/modem_0/inst/modem_rx/speed_test_sub/accumulator_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                     32.552    32.552 r  
    F22                                               0.000    32.552 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000    32.552    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436    33.988 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.986    34.974    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.398    28.576 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    30.262    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    30.345 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=55879, routed)       1.427    31.772    design_1_i/modem_0/inst/modem_rx/speed_test_sub/clk_l
    SLICE_X55Y88         FDRE                                         r  design_1_i/modem_0/inst/modem_rx/speed_test_sub/accumulator_reg[16]/C
                         clock pessimism             -0.670    31.101    
                         clock uncertainty           -0.390    30.711    
    SLICE_X55Y88         FDRE (Setup_fdre_C_CE)      -0.201    30.510    design_1_i/modem_0/inst/modem_rx/speed_test_sub/accumulator_reg[16]
  -------------------------------------------------------------------
                         required time                         30.510    
                         arrival time                         -29.607    
  -------------------------------------------------------------------
                         slack                                  0.904    

Slack (MET) :             0.904ns  (required time - arrival time)
  Source:                 design_1_i/modem_0/inst/modem_rx/speed_test_sub/p1_dtct_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.808ns period=3.617ns})
  Destination:            design_1_i/modem_0/inst/modem_rx/speed_test_sub/accumulator_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             sample_rate_30_72_design_1_clk_DSP_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.617ns  (sample_rate_30_72_design_1_clk_DSP_0 rise@32.552ns - clk_out2_design_1_clk_wiz_0_0 rise@28.935ns)
  Data Path Delay:        2.153ns  (logic 0.302ns (14.024%)  route 1.851ns (85.976%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.780ns = ( 31.772 - 32.552 ) 
    Source Clock Delay      (SCD):    -1.482ns = ( 27.453 - 28.935 ) 
    Clock Pessimism Removal (CPR):    -0.670ns
  Clock Uncertainty:      0.390ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.277ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     28.935    28.935 r  
    F22                                               0.000    28.935 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000    28.935    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568    30.503 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.081    31.584    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    24.160 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    25.964    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    26.057 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=55879, routed)       1.754    27.811    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.782    24.029 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.937    25.966    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093    26.059 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=9967, routed)        1.394    27.453    design_1_i/modem_0/inst/modem_rx/speed_test_sub/clk_hh
    SLICE_X58Y109        FDRE                                         r  design_1_i/modem_0/inst/modem_rx/speed_test_sub/p1_dtct_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y109        FDRE (Prop_fdre_C_Q)         0.259    27.712 r  design_1_i/modem_0/inst/modem_rx/speed_test_sub/p1_dtct_reg/Q
                         net (fo=4, routed)           0.600    28.312    design_1_i/modem_0/inst/modem_rx/speed_test_sub/p1_dtct_reg_n_0
    SLICE_X59Y109        LUT4 (Prop_lut4_I1_O)        0.043    28.355 r  design_1_i/modem_0/inst/modem_rx/speed_test_sub/accumulator[7]_i_2/O
                         net (fo=11, routed)          1.251    29.607    design_1_i/modem_0/inst/modem_rx/speed_test_sub/accumulator0
    SLICE_X55Y88         FDRE                                         r  design_1_i/modem_0/inst/modem_rx/speed_test_sub/accumulator_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                     32.552    32.552 r  
    F22                                               0.000    32.552 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000    32.552    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436    33.988 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.986    34.974    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.398    28.576 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    30.262    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    30.345 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=55879, routed)       1.427    31.772    design_1_i/modem_0/inst/modem_rx/speed_test_sub/clk_l
    SLICE_X55Y88         FDRE                                         r  design_1_i/modem_0/inst/modem_rx/speed_test_sub/accumulator_reg[17]/C
                         clock pessimism             -0.670    31.101    
                         clock uncertainty           -0.390    30.711    
    SLICE_X55Y88         FDRE (Setup_fdre_C_CE)      -0.201    30.510    design_1_i/modem_0/inst/modem_rx/speed_test_sub/accumulator_reg[17]
  -------------------------------------------------------------------
                         required time                         30.510    
                         arrival time                         -29.607    
  -------------------------------------------------------------------
                         slack                                  0.904    

Slack (MET) :             0.907ns  (required time - arrival time)
  Source:                 design_1_i/modem_0/inst/modem_rx/speed_test_sub/p1_dtct_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.808ns period=3.617ns})
  Destination:            design_1_i/modem_0/inst/modem_rx/speed_test_sub/accumulator_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             sample_rate_30_72_design_1_clk_DSP_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.617ns  (sample_rate_30_72_design_1_clk_DSP_0 rise@32.552ns - clk_out2_design_1_clk_wiz_0_0 rise@28.935ns)
  Data Path Delay:        2.150ns  (logic 0.302ns (14.044%)  route 1.848ns (85.956%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.780ns = ( 31.772 - 32.552 ) 
    Source Clock Delay      (SCD):    -1.482ns = ( 27.453 - 28.935 ) 
    Clock Pessimism Removal (CPR):    -0.670ns
  Clock Uncertainty:      0.390ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.277ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     28.935    28.935 r  
    F22                                               0.000    28.935 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000    28.935    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568    30.503 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.081    31.584    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    24.160 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    25.964    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    26.057 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=55879, routed)       1.754    27.811    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.782    24.029 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.937    25.966    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093    26.059 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=9967, routed)        1.394    27.453    design_1_i/modem_0/inst/modem_rx/speed_test_sub/clk_hh
    SLICE_X58Y109        FDRE                                         r  design_1_i/modem_0/inst/modem_rx/speed_test_sub/p1_dtct_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y109        FDRE (Prop_fdre_C_Q)         0.259    27.712 r  design_1_i/modem_0/inst/modem_rx/speed_test_sub/p1_dtct_reg/Q
                         net (fo=4, routed)           0.600    28.312    design_1_i/modem_0/inst/modem_rx/speed_test_sub/p1_dtct_reg_n_0
    SLICE_X59Y109        LUT4 (Prop_lut4_I1_O)        0.043    28.355 r  design_1_i/modem_0/inst/modem_rx/speed_test_sub/accumulator[7]_i_2/O
                         net (fo=11, routed)          1.248    29.604    design_1_i/modem_0/inst/modem_rx/speed_test_sub/accumulator0
    SLICE_X55Y86         FDRE                                         r  design_1_i/modem_0/inst/modem_rx/speed_test_sub/accumulator_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                     32.552    32.552 r  
    F22                                               0.000    32.552 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000    32.552    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436    33.988 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.986    34.974    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.398    28.576 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    30.262    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    30.345 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=55879, routed)       1.427    31.772    design_1_i/modem_0/inst/modem_rx/speed_test_sub/clk_l
    SLICE_X55Y86         FDRE                                         r  design_1_i/modem_0/inst/modem_rx/speed_test_sub/accumulator_reg[10]/C
                         clock pessimism             -0.670    31.101    
                         clock uncertainty           -0.390    30.711    
    SLICE_X55Y86         FDRE (Setup_fdre_C_CE)      -0.201    30.510    design_1_i/modem_0/inst/modem_rx/speed_test_sub/accumulator_reg[10]
  -------------------------------------------------------------------
                         required time                         30.510    
                         arrival time                         -29.604    
  -------------------------------------------------------------------
                         slack                                  0.907    

Slack (MET) :             0.907ns  (required time - arrival time)
  Source:                 design_1_i/modem_0/inst/modem_rx/speed_test_sub/p1_dtct_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.808ns period=3.617ns})
  Destination:            design_1_i/modem_0/inst/modem_rx/speed_test_sub/accumulator_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             sample_rate_30_72_design_1_clk_DSP_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.617ns  (sample_rate_30_72_design_1_clk_DSP_0 rise@32.552ns - clk_out2_design_1_clk_wiz_0_0 rise@28.935ns)
  Data Path Delay:        2.150ns  (logic 0.302ns (14.044%)  route 1.848ns (85.956%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.780ns = ( 31.772 - 32.552 ) 
    Source Clock Delay      (SCD):    -1.482ns = ( 27.453 - 28.935 ) 
    Clock Pessimism Removal (CPR):    -0.670ns
  Clock Uncertainty:      0.390ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.277ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     28.935    28.935 r  
    F22                                               0.000    28.935 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000    28.935    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568    30.503 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.081    31.584    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    24.160 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    25.964    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    26.057 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=55879, routed)       1.754    27.811    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.782    24.029 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.937    25.966    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093    26.059 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=9967, routed)        1.394    27.453    design_1_i/modem_0/inst/modem_rx/speed_test_sub/clk_hh
    SLICE_X58Y109        FDRE                                         r  design_1_i/modem_0/inst/modem_rx/speed_test_sub/p1_dtct_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y109        FDRE (Prop_fdre_C_Q)         0.259    27.712 r  design_1_i/modem_0/inst/modem_rx/speed_test_sub/p1_dtct_reg/Q
                         net (fo=4, routed)           0.600    28.312    design_1_i/modem_0/inst/modem_rx/speed_test_sub/p1_dtct_reg_n_0
    SLICE_X59Y109        LUT4 (Prop_lut4_I1_O)        0.043    28.355 r  design_1_i/modem_0/inst/modem_rx/speed_test_sub/accumulator[7]_i_2/O
                         net (fo=11, routed)          1.248    29.604    design_1_i/modem_0/inst/modem_rx/speed_test_sub/accumulator0
    SLICE_X55Y86         FDRE                                         r  design_1_i/modem_0/inst/modem_rx/speed_test_sub/accumulator_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                     32.552    32.552 r  
    F22                                               0.000    32.552 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000    32.552    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436    33.988 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.986    34.974    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.398    28.576 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    30.262    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    30.345 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=55879, routed)       1.427    31.772    design_1_i/modem_0/inst/modem_rx/speed_test_sub/clk_l
    SLICE_X55Y86         FDRE                                         r  design_1_i/modem_0/inst/modem_rx/speed_test_sub/accumulator_reg[7]/C
                         clock pessimism             -0.670    31.101    
                         clock uncertainty           -0.390    30.711    
    SLICE_X55Y86         FDRE (Setup_fdre_C_CE)      -0.201    30.510    design_1_i/modem_0/inst/modem_rx/speed_test_sub/accumulator_reg[7]
  -------------------------------------------------------------------
                         required time                         30.510    
                         arrival time                         -29.604    
  -------------------------------------------------------------------
                         slack                                  0.907    

Slack (MET) :             0.907ns  (required time - arrival time)
  Source:                 design_1_i/modem_0/inst/modem_rx/speed_test_sub/p1_dtct_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.808ns period=3.617ns})
  Destination:            design_1_i/modem_0/inst/modem_rx/speed_test_sub/accumulator_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             sample_rate_30_72_design_1_clk_DSP_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.617ns  (sample_rate_30_72_design_1_clk_DSP_0 rise@32.552ns - clk_out2_design_1_clk_wiz_0_0 rise@28.935ns)
  Data Path Delay:        2.150ns  (logic 0.302ns (14.044%)  route 1.848ns (85.956%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.780ns = ( 31.772 - 32.552 ) 
    Source Clock Delay      (SCD):    -1.482ns = ( 27.453 - 28.935 ) 
    Clock Pessimism Removal (CPR):    -0.670ns
  Clock Uncertainty:      0.390ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.277ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     28.935    28.935 r  
    F22                                               0.000    28.935 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000    28.935    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568    30.503 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.081    31.584    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    24.160 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    25.964    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    26.057 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=55879, routed)       1.754    27.811    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.782    24.029 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.937    25.966    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093    26.059 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=9967, routed)        1.394    27.453    design_1_i/modem_0/inst/modem_rx/speed_test_sub/clk_hh
    SLICE_X58Y109        FDRE                                         r  design_1_i/modem_0/inst/modem_rx/speed_test_sub/p1_dtct_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y109        FDRE (Prop_fdre_C_Q)         0.259    27.712 r  design_1_i/modem_0/inst/modem_rx/speed_test_sub/p1_dtct_reg/Q
                         net (fo=4, routed)           0.600    28.312    design_1_i/modem_0/inst/modem_rx/speed_test_sub/p1_dtct_reg_n_0
    SLICE_X59Y109        LUT4 (Prop_lut4_I1_O)        0.043    28.355 r  design_1_i/modem_0/inst/modem_rx/speed_test_sub/accumulator[7]_i_2/O
                         net (fo=11, routed)          1.248    29.604    design_1_i/modem_0/inst/modem_rx/speed_test_sub/accumulator0
    SLICE_X55Y86         FDRE                                         r  design_1_i/modem_0/inst/modem_rx/speed_test_sub/accumulator_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                     32.552    32.552 r  
    F22                                               0.000    32.552 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000    32.552    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436    33.988 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.986    34.974    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.398    28.576 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    30.262    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    30.345 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=55879, routed)       1.427    31.772    design_1_i/modem_0/inst/modem_rx/speed_test_sub/clk_l
    SLICE_X55Y86         FDRE                                         r  design_1_i/modem_0/inst/modem_rx/speed_test_sub/accumulator_reg[8]/C
                         clock pessimism             -0.670    31.101    
                         clock uncertainty           -0.390    30.711    
    SLICE_X55Y86         FDRE (Setup_fdre_C_CE)      -0.201    30.510    design_1_i/modem_0/inst/modem_rx/speed_test_sub/accumulator_reg[8]
  -------------------------------------------------------------------
                         required time                         30.510    
                         arrival time                         -29.604    
  -------------------------------------------------------------------
                         slack                                  0.907    

Slack (MET) :             0.907ns  (required time - arrival time)
  Source:                 design_1_i/modem_0/inst/modem_rx/speed_test_sub/p1_dtct_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.808ns period=3.617ns})
  Destination:            design_1_i/modem_0/inst/modem_rx/speed_test_sub/accumulator_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             sample_rate_30_72_design_1_clk_DSP_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.617ns  (sample_rate_30_72_design_1_clk_DSP_0 rise@32.552ns - clk_out2_design_1_clk_wiz_0_0 rise@28.935ns)
  Data Path Delay:        2.150ns  (logic 0.302ns (14.044%)  route 1.848ns (85.956%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.780ns = ( 31.772 - 32.552 ) 
    Source Clock Delay      (SCD):    -1.482ns = ( 27.453 - 28.935 ) 
    Clock Pessimism Removal (CPR):    -0.670ns
  Clock Uncertainty:      0.390ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.277ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     28.935    28.935 r  
    F22                                               0.000    28.935 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000    28.935    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568    30.503 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.081    31.584    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    24.160 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    25.964    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    26.057 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=55879, routed)       1.754    27.811    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.782    24.029 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.937    25.966    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093    26.059 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=9967, routed)        1.394    27.453    design_1_i/modem_0/inst/modem_rx/speed_test_sub/clk_hh
    SLICE_X58Y109        FDRE                                         r  design_1_i/modem_0/inst/modem_rx/speed_test_sub/p1_dtct_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y109        FDRE (Prop_fdre_C_Q)         0.259    27.712 r  design_1_i/modem_0/inst/modem_rx/speed_test_sub/p1_dtct_reg/Q
                         net (fo=4, routed)           0.600    28.312    design_1_i/modem_0/inst/modem_rx/speed_test_sub/p1_dtct_reg_n_0
    SLICE_X59Y109        LUT4 (Prop_lut4_I1_O)        0.043    28.355 r  design_1_i/modem_0/inst/modem_rx/speed_test_sub/accumulator[7]_i_2/O
                         net (fo=11, routed)          1.248    29.604    design_1_i/modem_0/inst/modem_rx/speed_test_sub/accumulator0
    SLICE_X55Y86         FDRE                                         r  design_1_i/modem_0/inst/modem_rx/speed_test_sub/accumulator_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                     32.552    32.552 r  
    F22                                               0.000    32.552 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000    32.552    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436    33.988 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.986    34.974    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.398    28.576 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    30.262    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    30.345 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=55879, routed)       1.427    31.772    design_1_i/modem_0/inst/modem_rx/speed_test_sub/clk_l
    SLICE_X55Y86         FDRE                                         r  design_1_i/modem_0/inst/modem_rx/speed_test_sub/accumulator_reg[9]/C
                         clock pessimism             -0.670    31.101    
                         clock uncertainty           -0.390    30.711    
    SLICE_X55Y86         FDRE (Setup_fdre_C_CE)      -0.201    30.510    design_1_i/modem_0/inst/modem_rx/speed_test_sub/accumulator_reg[9]
  -------------------------------------------------------------------
                         required time                         30.510    
                         arrival time                         -29.604    
  -------------------------------------------------------------------
                         slack                                  0.907    

Slack (MET) :             0.989ns  (required time - arrival time)
  Source:                 design_1_i/modem_0/inst/modem_rx/speed_test_sub/p1_dtct_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.808ns period=3.617ns})
  Destination:            design_1_i/modem_0/inst/modem_rx/speed_test_sub/accumulator_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             sample_rate_30_72_design_1_clk_DSP_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.617ns  (sample_rate_30_72_design_1_clk_DSP_0 rise@32.552ns - clk_out2_design_1_clk_wiz_0_0 rise@28.935ns)
  Data Path Delay:        2.068ns  (logic 0.302ns (14.602%)  route 1.766ns (85.398%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.780ns = ( 31.772 - 32.552 ) 
    Source Clock Delay      (SCD):    -1.482ns = ( 27.453 - 28.935 ) 
    Clock Pessimism Removal (CPR):    -0.670ns
  Clock Uncertainty:      0.390ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.277ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     28.935    28.935 r  
    F22                                               0.000    28.935 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000    28.935    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568    30.503 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.081    31.584    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    24.160 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    25.964    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    26.057 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=55879, routed)       1.754    27.811    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.782    24.029 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.937    25.966    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093    26.059 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=9967, routed)        1.394    27.453    design_1_i/modem_0/inst/modem_rx/speed_test_sub/clk_hh
    SLICE_X58Y109        FDRE                                         r  design_1_i/modem_0/inst/modem_rx/speed_test_sub/p1_dtct_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y109        FDRE (Prop_fdre_C_Q)         0.259    27.712 r  design_1_i/modem_0/inst/modem_rx/speed_test_sub/p1_dtct_reg/Q
                         net (fo=4, routed)           0.600    28.312    design_1_i/modem_0/inst/modem_rx/speed_test_sub/p1_dtct_reg_n_0
    SLICE_X59Y109        LUT4 (Prop_lut4_I1_O)        0.043    28.355 r  design_1_i/modem_0/inst/modem_rx/speed_test_sub/accumulator[7]_i_2/O
                         net (fo=11, routed)          1.166    29.522    design_1_i/modem_0/inst/modem_rx/speed_test_sub/accumulator0
    SLICE_X55Y87         FDRE                                         r  design_1_i/modem_0/inst/modem_rx/speed_test_sub/accumulator_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                     32.552    32.552 r  
    F22                                               0.000    32.552 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000    32.552    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436    33.988 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.986    34.974    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.398    28.576 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    30.262    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    30.345 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=55879, routed)       1.427    31.772    design_1_i/modem_0/inst/modem_rx/speed_test_sub/clk_l
    SLICE_X55Y87         FDRE                                         r  design_1_i/modem_0/inst/modem_rx/speed_test_sub/accumulator_reg[11]/C
                         clock pessimism             -0.670    31.101    
                         clock uncertainty           -0.390    30.711    
    SLICE_X55Y87         FDRE (Setup_fdre_C_CE)      -0.201    30.510    design_1_i/modem_0/inst/modem_rx/speed_test_sub/accumulator_reg[11]
  -------------------------------------------------------------------
                         required time                         30.510    
                         arrival time                         -29.522    
  -------------------------------------------------------------------
                         slack                                  0.989    

Slack (MET) :             0.989ns  (required time - arrival time)
  Source:                 design_1_i/modem_0/inst/modem_rx/speed_test_sub/p1_dtct_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.808ns period=3.617ns})
  Destination:            design_1_i/modem_0/inst/modem_rx/speed_test_sub/accumulator_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             sample_rate_30_72_design_1_clk_DSP_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.617ns  (sample_rate_30_72_design_1_clk_DSP_0 rise@32.552ns - clk_out2_design_1_clk_wiz_0_0 rise@28.935ns)
  Data Path Delay:        2.068ns  (logic 0.302ns (14.602%)  route 1.766ns (85.398%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.780ns = ( 31.772 - 32.552 ) 
    Source Clock Delay      (SCD):    -1.482ns = ( 27.453 - 28.935 ) 
    Clock Pessimism Removal (CPR):    -0.670ns
  Clock Uncertainty:      0.390ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.277ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     28.935    28.935 r  
    F22                                               0.000    28.935 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000    28.935    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568    30.503 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.081    31.584    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    24.160 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    25.964    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    26.057 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=55879, routed)       1.754    27.811    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.782    24.029 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.937    25.966    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093    26.059 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=9967, routed)        1.394    27.453    design_1_i/modem_0/inst/modem_rx/speed_test_sub/clk_hh
    SLICE_X58Y109        FDRE                                         r  design_1_i/modem_0/inst/modem_rx/speed_test_sub/p1_dtct_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y109        FDRE (Prop_fdre_C_Q)         0.259    27.712 r  design_1_i/modem_0/inst/modem_rx/speed_test_sub/p1_dtct_reg/Q
                         net (fo=4, routed)           0.600    28.312    design_1_i/modem_0/inst/modem_rx/speed_test_sub/p1_dtct_reg_n_0
    SLICE_X59Y109        LUT4 (Prop_lut4_I1_O)        0.043    28.355 r  design_1_i/modem_0/inst/modem_rx/speed_test_sub/accumulator[7]_i_2/O
                         net (fo=11, routed)          1.166    29.522    design_1_i/modem_0/inst/modem_rx/speed_test_sub/accumulator0
    SLICE_X55Y87         FDRE                                         r  design_1_i/modem_0/inst/modem_rx/speed_test_sub/accumulator_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                     32.552    32.552 r  
    F22                                               0.000    32.552 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000    32.552    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436    33.988 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.986    34.974    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.398    28.576 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    30.262    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    30.345 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=55879, routed)       1.427    31.772    design_1_i/modem_0/inst/modem_rx/speed_test_sub/clk_l
    SLICE_X55Y87         FDRE                                         r  design_1_i/modem_0/inst/modem_rx/speed_test_sub/accumulator_reg[12]/C
                         clock pessimism             -0.670    31.101    
                         clock uncertainty           -0.390    30.711    
    SLICE_X55Y87         FDRE (Setup_fdre_C_CE)      -0.201    30.510    design_1_i/modem_0/inst/modem_rx/speed_test_sub/accumulator_reg[12]
  -------------------------------------------------------------------
                         required time                         30.510    
                         arrival time                         -29.522    
  -------------------------------------------------------------------
                         slack                                  0.989    

Slack (MET) :             0.989ns  (required time - arrival time)
  Source:                 design_1_i/modem_0/inst/modem_rx/speed_test_sub/p1_dtct_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.808ns period=3.617ns})
  Destination:            design_1_i/modem_0/inst/modem_rx/speed_test_sub/accumulator_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             sample_rate_30_72_design_1_clk_DSP_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.617ns  (sample_rate_30_72_design_1_clk_DSP_0 rise@32.552ns - clk_out2_design_1_clk_wiz_0_0 rise@28.935ns)
  Data Path Delay:        2.068ns  (logic 0.302ns (14.602%)  route 1.766ns (85.398%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.780ns = ( 31.772 - 32.552 ) 
    Source Clock Delay      (SCD):    -1.482ns = ( 27.453 - 28.935 ) 
    Clock Pessimism Removal (CPR):    -0.670ns
  Clock Uncertainty:      0.390ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.277ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     28.935    28.935 r  
    F22                                               0.000    28.935 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000    28.935    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568    30.503 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.081    31.584    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    24.160 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    25.964    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    26.057 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=55879, routed)       1.754    27.811    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.782    24.029 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.937    25.966    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.093    26.059 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=9967, routed)        1.394    27.453    design_1_i/modem_0/inst/modem_rx/speed_test_sub/clk_hh
    SLICE_X58Y109        FDRE                                         r  design_1_i/modem_0/inst/modem_rx/speed_test_sub/p1_dtct_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y109        FDRE (Prop_fdre_C_Q)         0.259    27.712 r  design_1_i/modem_0/inst/modem_rx/speed_test_sub/p1_dtct_reg/Q
                         net (fo=4, routed)           0.600    28.312    design_1_i/modem_0/inst/modem_rx/speed_test_sub/p1_dtct_reg_n_0
    SLICE_X59Y109        LUT4 (Prop_lut4_I1_O)        0.043    28.355 r  design_1_i/modem_0/inst/modem_rx/speed_test_sub/accumulator[7]_i_2/O
                         net (fo=11, routed)          1.166    29.522    design_1_i/modem_0/inst/modem_rx/speed_test_sub/accumulator0
    SLICE_X55Y87         FDRE                                         r  design_1_i/modem_0/inst/modem_rx/speed_test_sub/accumulator_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                     32.552    32.552 r  
    F22                                               0.000    32.552 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000    32.552    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436    33.988 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.986    34.974    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.398    28.576 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    30.262    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    30.345 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=55879, routed)       1.427    31.772    design_1_i/modem_0/inst/modem_rx/speed_test_sub/clk_l
    SLICE_X55Y87         FDRE                                         r  design_1_i/modem_0/inst/modem_rx/speed_test_sub/accumulator_reg[13]/C
                         clock pessimism             -0.670    31.101    
                         clock uncertainty           -0.390    30.711    
    SLICE_X55Y87         FDRE (Setup_fdre_C_CE)      -0.201    30.510    design_1_i/modem_0/inst/modem_rx/speed_test_sub/accumulator_reg[13]
  -------------------------------------------------------------------
                         required time                         30.510    
                         arrival time                         -29.522    
  -------------------------------------------------------------------
                         slack                                  0.989    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 design_1_i/modem_0/inst/modem_rx/speed_test_sub/p1_dtct_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.808ns period=3.617ns})
  Destination:            design_1_i/modem_0/inst/modem_rx/speed_test_sub/p1_prev_reg/D
                            (rising edge-triggered cell FDRE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             sample_rate_30_72_design_1_clk_DSP_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.798ns  (logic 0.118ns (14.784%)  route 0.680ns (85.216%))
  Logic Levels:           0  
  Clock Path Skew:        0.215ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.359ns
    Source Clock Delay      (SCD):    -0.452ns
    Clock Pessimism Removal (CPR):    -0.121ns
  Clock Uncertainty:      0.390ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.277ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.503     0.996    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -1.837 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.076    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=55879, routed)       0.757    -0.293    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.767    -2.060 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.986    -1.074    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.048 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=9967, routed)        0.596    -0.452    design_1_i/modem_0/inst/modem_rx/speed_test_sub/clk_hh
    SLICE_X58Y109        FDRE                                         r  design_1_i/modem_0/inst/modem_rx/speed_test_sub/p1_dtct_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y109        FDRE (Prop_fdre_C_Q)         0.118    -0.334 r  design_1_i/modem_0/inst/modem_rx/speed_test_sub/p1_dtct_reg/Q
                         net (fo=4, routed)           0.680     0.346    design_1_i/modem_0/inst/modem_rx/speed_test_sub/p1_dtct_reg_n_0
    SLICE_X59Y109        FDRE                                         r  design_1_i/modem_0/inst/modem_rx/speed_test_sub/p1_prev_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.553     1.242    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.270    -2.028 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.826    -1.202    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.172 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=55879, routed)       0.813    -0.359    design_1_i/modem_0/inst/modem_rx/speed_test_sub/clk_l
    SLICE_X59Y109        FDRE                                         r  design_1_i/modem_0/inst/modem_rx/speed_test_sub/p1_prev_reg/C
                         clock pessimism              0.121    -0.237    
                         clock uncertainty            0.390     0.152    
    SLICE_X59Y109        FDRE (Hold_fdre_C_D)         0.040     0.192    design_1_i/modem_0/inst/modem_rx/speed_test_sub/p1_prev_reg
  -------------------------------------------------------------------
                         required time                         -0.192    
                         arrival time                           0.346    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 design_1_i/modem_0/inst/modem_rx/speed_test_sub/p2_dtct_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.808ns period=3.617ns})
  Destination:            design_1_i/modem_0/inst/modem_rx/speed_test_sub/p2_prev_reg/D
                            (rising edge-triggered cell FDRE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             sample_rate_30_72_design_1_clk_DSP_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.799ns  (logic 0.118ns (14.774%)  route 0.681ns (85.226%))
  Logic Levels:           0  
  Clock Path Skew:        0.215ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.359ns
    Source Clock Delay      (SCD):    -0.452ns
    Clock Pessimism Removal (CPR):    -0.121ns
  Clock Uncertainty:      0.390ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.277ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.503     0.996    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -1.837 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.076    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=55879, routed)       0.757    -0.293    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.767    -2.060 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.986    -1.074    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.048 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=9967, routed)        0.596    -0.452    design_1_i/modem_0/inst/modem_rx/speed_test_sub/clk_hh
    SLICE_X58Y109        FDRE                                         r  design_1_i/modem_0/inst/modem_rx/speed_test_sub/p2_dtct_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y109        FDRE (Prop_fdre_C_Q)         0.118    -0.334 r  design_1_i/modem_0/inst/modem_rx/speed_test_sub/p2_dtct_reg/Q
                         net (fo=4, routed)           0.681     0.346    design_1_i/modem_0/inst/modem_rx/speed_test_sub/p2_dtct_reg_n_0
    SLICE_X59Y109        FDRE                                         r  design_1_i/modem_0/inst/modem_rx/speed_test_sub/p2_prev_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.553     1.242    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.270    -2.028 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.826    -1.202    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.172 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=55879, routed)       0.813    -0.359    design_1_i/modem_0/inst/modem_rx/speed_test_sub/clk_l
    SLICE_X59Y109        FDRE                                         r  design_1_i/modem_0/inst/modem_rx/speed_test_sub/p2_prev_reg/C
                         clock pessimism              0.121    -0.237    
                         clock uncertainty            0.390     0.152    
    SLICE_X59Y109        FDRE (Hold_fdre_C_D)         0.038     0.190    design_1_i/modem_0/inst/modem_rx/speed_test_sub/p2_prev_reg
  -------------------------------------------------------------------
                         required time                         -0.190    
                         arrival time                           0.346    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 design_1_i/modem_0/inst/modem_rx/speed_test_sub/p2_dtct_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.808ns period=3.617ns})
  Destination:            design_1_i/modem_0/inst/modem_rx/speed_test_sub/accumulator_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             sample_rate_30_72_design_1_clk_DSP_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.932ns  (logic 0.146ns (15.657%)  route 0.786ns (84.343%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.284ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.290ns
    Source Clock Delay      (SCD):    -0.452ns
    Clock Pessimism Removal (CPR):    -0.121ns
  Clock Uncertainty:      0.390ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.277ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.503     0.996    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -1.837 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.076    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=55879, routed)       0.757    -0.293    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.767    -2.060 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.986    -1.074    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.048 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=9967, routed)        0.596    -0.452    design_1_i/modem_0/inst/modem_rx/speed_test_sub/clk_hh
    SLICE_X58Y109        FDRE                                         r  design_1_i/modem_0/inst/modem_rx/speed_test_sub/p2_dtct_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y109        FDRE (Prop_fdre_C_Q)         0.118    -0.334 f  design_1_i/modem_0/inst/modem_rx/speed_test_sub/p2_dtct_reg/Q
                         net (fo=4, routed)           0.178    -0.156    design_1_i/modem_0/inst/modem_rx/speed_test_sub/p2_dtct_reg_n_0
    SLICE_X59Y109        LUT4 (Prop_lut4_I2_O)        0.028    -0.128 r  design_1_i/modem_0/inst/modem_rx/speed_test_sub/accumulator[7]_i_2/O
                         net (fo=11, routed)          0.608     0.480    design_1_i/modem_0/inst/modem_rx/speed_test_sub/accumulator0
    SLICE_X55Y87         FDRE                                         r  design_1_i/modem_0/inst/modem_rx/speed_test_sub/accumulator_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.553     1.242    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.270    -2.028 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.826    -1.202    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.172 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=55879, routed)       0.882    -0.290    design_1_i/modem_0/inst/modem_rx/speed_test_sub/clk_l
    SLICE_X55Y87         FDRE                                         r  design_1_i/modem_0/inst/modem_rx/speed_test_sub/accumulator_reg[11]/C
                         clock pessimism              0.121    -0.168    
                         clock uncertainty            0.390     0.221    
    SLICE_X55Y87         FDRE (Hold_fdre_C_CE)        0.010     0.231    design_1_i/modem_0/inst/modem_rx/speed_test_sub/accumulator_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.231    
                         arrival time                           0.480    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 design_1_i/modem_0/inst/modem_rx/speed_test_sub/p2_dtct_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.808ns period=3.617ns})
  Destination:            design_1_i/modem_0/inst/modem_rx/speed_test_sub/accumulator_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             sample_rate_30_72_design_1_clk_DSP_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.932ns  (logic 0.146ns (15.657%)  route 0.786ns (84.343%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.284ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.290ns
    Source Clock Delay      (SCD):    -0.452ns
    Clock Pessimism Removal (CPR):    -0.121ns
  Clock Uncertainty:      0.390ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.277ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.503     0.996    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -1.837 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.076    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=55879, routed)       0.757    -0.293    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.767    -2.060 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.986    -1.074    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.048 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=9967, routed)        0.596    -0.452    design_1_i/modem_0/inst/modem_rx/speed_test_sub/clk_hh
    SLICE_X58Y109        FDRE                                         r  design_1_i/modem_0/inst/modem_rx/speed_test_sub/p2_dtct_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y109        FDRE (Prop_fdre_C_Q)         0.118    -0.334 f  design_1_i/modem_0/inst/modem_rx/speed_test_sub/p2_dtct_reg/Q
                         net (fo=4, routed)           0.178    -0.156    design_1_i/modem_0/inst/modem_rx/speed_test_sub/p2_dtct_reg_n_0
    SLICE_X59Y109        LUT4 (Prop_lut4_I2_O)        0.028    -0.128 r  design_1_i/modem_0/inst/modem_rx/speed_test_sub/accumulator[7]_i_2/O
                         net (fo=11, routed)          0.608     0.480    design_1_i/modem_0/inst/modem_rx/speed_test_sub/accumulator0
    SLICE_X55Y87         FDRE                                         r  design_1_i/modem_0/inst/modem_rx/speed_test_sub/accumulator_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.553     1.242    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.270    -2.028 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.826    -1.202    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.172 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=55879, routed)       0.882    -0.290    design_1_i/modem_0/inst/modem_rx/speed_test_sub/clk_l
    SLICE_X55Y87         FDRE                                         r  design_1_i/modem_0/inst/modem_rx/speed_test_sub/accumulator_reg[12]/C
                         clock pessimism              0.121    -0.168    
                         clock uncertainty            0.390     0.221    
    SLICE_X55Y87         FDRE (Hold_fdre_C_CE)        0.010     0.231    design_1_i/modem_0/inst/modem_rx/speed_test_sub/accumulator_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.231    
                         arrival time                           0.480    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 design_1_i/modem_0/inst/modem_rx/speed_test_sub/p2_dtct_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.808ns period=3.617ns})
  Destination:            design_1_i/modem_0/inst/modem_rx/speed_test_sub/accumulator_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             sample_rate_30_72_design_1_clk_DSP_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.932ns  (logic 0.146ns (15.657%)  route 0.786ns (84.343%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.284ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.290ns
    Source Clock Delay      (SCD):    -0.452ns
    Clock Pessimism Removal (CPR):    -0.121ns
  Clock Uncertainty:      0.390ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.277ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.503     0.996    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -1.837 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.076    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=55879, routed)       0.757    -0.293    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.767    -2.060 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.986    -1.074    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.048 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=9967, routed)        0.596    -0.452    design_1_i/modem_0/inst/modem_rx/speed_test_sub/clk_hh
    SLICE_X58Y109        FDRE                                         r  design_1_i/modem_0/inst/modem_rx/speed_test_sub/p2_dtct_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y109        FDRE (Prop_fdre_C_Q)         0.118    -0.334 f  design_1_i/modem_0/inst/modem_rx/speed_test_sub/p2_dtct_reg/Q
                         net (fo=4, routed)           0.178    -0.156    design_1_i/modem_0/inst/modem_rx/speed_test_sub/p2_dtct_reg_n_0
    SLICE_X59Y109        LUT4 (Prop_lut4_I2_O)        0.028    -0.128 r  design_1_i/modem_0/inst/modem_rx/speed_test_sub/accumulator[7]_i_2/O
                         net (fo=11, routed)          0.608     0.480    design_1_i/modem_0/inst/modem_rx/speed_test_sub/accumulator0
    SLICE_X55Y87         FDRE                                         r  design_1_i/modem_0/inst/modem_rx/speed_test_sub/accumulator_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.553     1.242    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.270    -2.028 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.826    -1.202    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.172 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=55879, routed)       0.882    -0.290    design_1_i/modem_0/inst/modem_rx/speed_test_sub/clk_l
    SLICE_X55Y87         FDRE                                         r  design_1_i/modem_0/inst/modem_rx/speed_test_sub/accumulator_reg[13]/C
                         clock pessimism              0.121    -0.168    
                         clock uncertainty            0.390     0.221    
    SLICE_X55Y87         FDRE (Hold_fdre_C_CE)        0.010     0.231    design_1_i/modem_0/inst/modem_rx/speed_test_sub/accumulator_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.231    
                         arrival time                           0.480    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 design_1_i/modem_0/inst/modem_rx/speed_test_sub/p2_dtct_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.808ns period=3.617ns})
  Destination:            design_1_i/modem_0/inst/modem_rx/speed_test_sub/accumulator_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             sample_rate_30_72_design_1_clk_DSP_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.932ns  (logic 0.146ns (15.657%)  route 0.786ns (84.343%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.284ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.290ns
    Source Clock Delay      (SCD):    -0.452ns
    Clock Pessimism Removal (CPR):    -0.121ns
  Clock Uncertainty:      0.390ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.277ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.503     0.996    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -1.837 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.076    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=55879, routed)       0.757    -0.293    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.767    -2.060 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.986    -1.074    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.048 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=9967, routed)        0.596    -0.452    design_1_i/modem_0/inst/modem_rx/speed_test_sub/clk_hh
    SLICE_X58Y109        FDRE                                         r  design_1_i/modem_0/inst/modem_rx/speed_test_sub/p2_dtct_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y109        FDRE (Prop_fdre_C_Q)         0.118    -0.334 f  design_1_i/modem_0/inst/modem_rx/speed_test_sub/p2_dtct_reg/Q
                         net (fo=4, routed)           0.178    -0.156    design_1_i/modem_0/inst/modem_rx/speed_test_sub/p2_dtct_reg_n_0
    SLICE_X59Y109        LUT4 (Prop_lut4_I2_O)        0.028    -0.128 r  design_1_i/modem_0/inst/modem_rx/speed_test_sub/accumulator[7]_i_2/O
                         net (fo=11, routed)          0.608     0.480    design_1_i/modem_0/inst/modem_rx/speed_test_sub/accumulator0
    SLICE_X55Y87         FDRE                                         r  design_1_i/modem_0/inst/modem_rx/speed_test_sub/accumulator_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.553     1.242    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.270    -2.028 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.826    -1.202    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.172 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=55879, routed)       0.882    -0.290    design_1_i/modem_0/inst/modem_rx/speed_test_sub/clk_l
    SLICE_X55Y87         FDRE                                         r  design_1_i/modem_0/inst/modem_rx/speed_test_sub/accumulator_reg[14]/C
                         clock pessimism              0.121    -0.168    
                         clock uncertainty            0.390     0.221    
    SLICE_X55Y87         FDRE (Hold_fdre_C_CE)        0.010     0.231    design_1_i/modem_0/inst/modem_rx/speed_test_sub/accumulator_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.231    
                         arrival time                           0.480    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 design_1_i/modem_0/inst/modem_rx/speed_test_sub/p2_dtct_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.808ns period=3.617ns})
  Destination:            design_1_i/modem_0/inst/modem_rx/speed_test_sub/accumulator_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             sample_rate_30_72_design_1_clk_DSP_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.976ns  (logic 0.146ns (14.963%)  route 0.830ns (85.037%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.286ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.288ns
    Source Clock Delay      (SCD):    -0.452ns
    Clock Pessimism Removal (CPR):    -0.121ns
  Clock Uncertainty:      0.390ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.277ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.503     0.996    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -1.837 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.076    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=55879, routed)       0.757    -0.293    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.767    -2.060 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.986    -1.074    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.048 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=9967, routed)        0.596    -0.452    design_1_i/modem_0/inst/modem_rx/speed_test_sub/clk_hh
    SLICE_X58Y109        FDRE                                         r  design_1_i/modem_0/inst/modem_rx/speed_test_sub/p2_dtct_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y109        FDRE (Prop_fdre_C_Q)         0.118    -0.334 f  design_1_i/modem_0/inst/modem_rx/speed_test_sub/p2_dtct_reg/Q
                         net (fo=4, routed)           0.178    -0.156    design_1_i/modem_0/inst/modem_rx/speed_test_sub/p2_dtct_reg_n_0
    SLICE_X59Y109        LUT4 (Prop_lut4_I2_O)        0.028    -0.128 r  design_1_i/modem_0/inst/modem_rx/speed_test_sub/accumulator[7]_i_2/O
                         net (fo=11, routed)          0.651     0.523    design_1_i/modem_0/inst/modem_rx/speed_test_sub/accumulator0
    SLICE_X55Y88         FDRE                                         r  design_1_i/modem_0/inst/modem_rx/speed_test_sub/accumulator_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.553     1.242    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.270    -2.028 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.826    -1.202    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.172 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=55879, routed)       0.884    -0.288    design_1_i/modem_0/inst/modem_rx/speed_test_sub/clk_l
    SLICE_X55Y88         FDRE                                         r  design_1_i/modem_0/inst/modem_rx/speed_test_sub/accumulator_reg[15]/C
                         clock pessimism              0.121    -0.166    
                         clock uncertainty            0.390     0.223    
    SLICE_X55Y88         FDRE (Hold_fdre_C_CE)        0.010     0.233    design_1_i/modem_0/inst/modem_rx/speed_test_sub/accumulator_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.233    
                         arrival time                           0.523    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 design_1_i/modem_0/inst/modem_rx/speed_test_sub/p2_dtct_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.808ns period=3.617ns})
  Destination:            design_1_i/modem_0/inst/modem_rx/speed_test_sub/accumulator_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             sample_rate_30_72_design_1_clk_DSP_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.976ns  (logic 0.146ns (14.963%)  route 0.830ns (85.037%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.286ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.288ns
    Source Clock Delay      (SCD):    -0.452ns
    Clock Pessimism Removal (CPR):    -0.121ns
  Clock Uncertainty:      0.390ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.277ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.503     0.996    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -1.837 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.076    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=55879, routed)       0.757    -0.293    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.767    -2.060 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.986    -1.074    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.048 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=9967, routed)        0.596    -0.452    design_1_i/modem_0/inst/modem_rx/speed_test_sub/clk_hh
    SLICE_X58Y109        FDRE                                         r  design_1_i/modem_0/inst/modem_rx/speed_test_sub/p2_dtct_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y109        FDRE (Prop_fdre_C_Q)         0.118    -0.334 f  design_1_i/modem_0/inst/modem_rx/speed_test_sub/p2_dtct_reg/Q
                         net (fo=4, routed)           0.178    -0.156    design_1_i/modem_0/inst/modem_rx/speed_test_sub/p2_dtct_reg_n_0
    SLICE_X59Y109        LUT4 (Prop_lut4_I2_O)        0.028    -0.128 r  design_1_i/modem_0/inst/modem_rx/speed_test_sub/accumulator[7]_i_2/O
                         net (fo=11, routed)          0.651     0.523    design_1_i/modem_0/inst/modem_rx/speed_test_sub/accumulator0
    SLICE_X55Y88         FDRE                                         r  design_1_i/modem_0/inst/modem_rx/speed_test_sub/accumulator_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.553     1.242    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.270    -2.028 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.826    -1.202    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.172 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=55879, routed)       0.884    -0.288    design_1_i/modem_0/inst/modem_rx/speed_test_sub/clk_l
    SLICE_X55Y88         FDRE                                         r  design_1_i/modem_0/inst/modem_rx/speed_test_sub/accumulator_reg[16]/C
                         clock pessimism              0.121    -0.166    
                         clock uncertainty            0.390     0.223    
    SLICE_X55Y88         FDRE (Hold_fdre_C_CE)        0.010     0.233    design_1_i/modem_0/inst/modem_rx/speed_test_sub/accumulator_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.233    
                         arrival time                           0.523    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 design_1_i/modem_0/inst/modem_rx/speed_test_sub/p2_dtct_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.808ns period=3.617ns})
  Destination:            design_1_i/modem_0/inst/modem_rx/speed_test_sub/accumulator_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             sample_rate_30_72_design_1_clk_DSP_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.976ns  (logic 0.146ns (14.963%)  route 0.830ns (85.037%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.286ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.288ns
    Source Clock Delay      (SCD):    -0.452ns
    Clock Pessimism Removal (CPR):    -0.121ns
  Clock Uncertainty:      0.390ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.277ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.503     0.996    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -1.837 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.076    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=55879, routed)       0.757    -0.293    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.767    -2.060 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.986    -1.074    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.048 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=9967, routed)        0.596    -0.452    design_1_i/modem_0/inst/modem_rx/speed_test_sub/clk_hh
    SLICE_X58Y109        FDRE                                         r  design_1_i/modem_0/inst/modem_rx/speed_test_sub/p2_dtct_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y109        FDRE (Prop_fdre_C_Q)         0.118    -0.334 f  design_1_i/modem_0/inst/modem_rx/speed_test_sub/p2_dtct_reg/Q
                         net (fo=4, routed)           0.178    -0.156    design_1_i/modem_0/inst/modem_rx/speed_test_sub/p2_dtct_reg_n_0
    SLICE_X59Y109        LUT4 (Prop_lut4_I2_O)        0.028    -0.128 r  design_1_i/modem_0/inst/modem_rx/speed_test_sub/accumulator[7]_i_2/O
                         net (fo=11, routed)          0.651     0.523    design_1_i/modem_0/inst/modem_rx/speed_test_sub/accumulator0
    SLICE_X55Y88         FDRE                                         r  design_1_i/modem_0/inst/modem_rx/speed_test_sub/accumulator_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.553     1.242    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.270    -2.028 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.826    -1.202    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.172 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=55879, routed)       0.884    -0.288    design_1_i/modem_0/inst/modem_rx/speed_test_sub/clk_l
    SLICE_X55Y88         FDRE                                         r  design_1_i/modem_0/inst/modem_rx/speed_test_sub/accumulator_reg[17]/C
                         clock pessimism              0.121    -0.166    
                         clock uncertainty            0.390     0.223    
    SLICE_X55Y88         FDRE (Hold_fdre_C_CE)        0.010     0.233    design_1_i/modem_0/inst/modem_rx/speed_test_sub/accumulator_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.233    
                         arrival time                           0.523    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 design_1_i/modem_0/inst/modem_rx/speed_test_sub/p2_dtct_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.808ns period=3.617ns})
  Destination:            design_1_i/modem_0/inst/modem_rx/speed_test_sub/accumulator_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             sample_rate_30_72_design_1_clk_DSP_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.975ns  (logic 0.146ns (14.978%)  route 0.829ns (85.022%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.283ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.291ns
    Source Clock Delay      (SCD):    -0.452ns
    Clock Pessimism Removal (CPR):    -0.121ns
  Clock Uncertainty:      0.390ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.277ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.503     0.996    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -1.837 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.076    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=55879, routed)       0.757    -0.293    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.767    -2.060 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.986    -1.074    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    -1.048 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=9967, routed)        0.596    -0.452    design_1_i/modem_0/inst/modem_rx/speed_test_sub/clk_hh
    SLICE_X58Y109        FDRE                                         r  design_1_i/modem_0/inst/modem_rx/speed_test_sub/p2_dtct_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y109        FDRE (Prop_fdre_C_Q)         0.118    -0.334 f  design_1_i/modem_0/inst/modem_rx/speed_test_sub/p2_dtct_reg/Q
                         net (fo=4, routed)           0.178    -0.156    design_1_i/modem_0/inst/modem_rx/speed_test_sub/p2_dtct_reg_n_0
    SLICE_X59Y109        LUT4 (Prop_lut4_I2_O)        0.028    -0.128 r  design_1_i/modem_0/inst/modem_rx/speed_test_sub/accumulator[7]_i_2/O
                         net (fo=11, routed)          0.650     0.522    design_1_i/modem_0/inst/modem_rx/speed_test_sub/accumulator0
    SLICE_X55Y86         FDRE                                         r  design_1_i/modem_0/inst/modem_rx/speed_test_sub/accumulator_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.553     1.242    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.270    -2.028 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.826    -1.202    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.172 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=55879, routed)       0.881    -0.291    design_1_i/modem_0/inst/modem_rx/speed_test_sub/clk_l
    SLICE_X55Y86         FDRE                                         r  design_1_i/modem_0/inst/modem_rx/speed_test_sub/accumulator_reg[10]/C
                         clock pessimism              0.121    -0.169    
                         clock uncertainty            0.390     0.220    
    SLICE_X55Y86         FDRE (Hold_fdre_C_CE)        0.010     0.230    design_1_i/modem_0/inst/modem_rx/speed_test_sub/accumulator_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.230    
                         arrival time                           0.522    
  -------------------------------------------------------------------
                         slack                                  0.292    





---------------------------------------------------------------------------------------------------
From Clock:  sample_rate_30_72_design_1_clk_DSP_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        0.184ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.093ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.184ns  (required time - arrival time)
  Source:                 design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/map_i_ram_sub/map_data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Destination:            design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/read_cnt_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.425ns  (clk_out1_design_1_clk_wiz_0_0 rise@5.425ns - sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns)
  Data Path Delay:        4.566ns  (logic 2.015ns (44.128%)  route 2.551ns (55.872%))
  Logic Levels:           5  (LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.721ns = ( 4.704 - 5.425 ) 
    Source Clock Delay      (SCD):    -1.284ns
    Clock Pessimism Removal (CPR):    -0.670ns
  Clock Uncertainty:      0.366ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.277ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.081     2.649    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    -4.775 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    -2.971    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -2.878 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=55879, routed)       1.594    -1.284    design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/map_i_ram_sub/clk
    RAMB18_X2Y22         RAMB18E1                                     r  design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/map_i_ram_sub/map_data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y22         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[11])
                                                      1.800     0.516 f  design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/map_i_ram_sub/map_data_reg/DOADO[11]
                         net (fo=2, routed)           0.648     1.164    design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/map_i_ram_sub/data5[1]
    SLICE_X53Y60         LUT5 (Prop_lut5_I0_O)        0.043     1.207 f  design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/map_i_ram_sub/oreq_INST_0_i_3/O
                         net (fo=1, routed)           0.355     1.562    design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/map_i_ram_sub/oreq_INST_0_i_3_n_0
    SLICE_X51Y59         LUT5 (Prop_lut5_I0_O)        0.043     1.605 r  design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/map_i_ram_sub/oreq_INST_0_i_1/O
                         net (fo=7, routed)           0.559     2.164    design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/map_i_ram_sub/E[0]
    SLICE_X45Y67         LUT6 (Prop_lut6_I0_O)        0.043     2.207 r  design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/map_i_ram_sub/oreq_INST_0/O
                         net (fo=8, routed)           0.476     2.683    design_1_i/modem_0/inst/modem_tx/TX_phy_sub/series2parallel_sub/oreq
    SLICE_X37Y70         LUT4 (Prop_lut4_I1_O)        0.043     2.726 r  design_1_i/modem_0/inst/modem_tx/TX_phy_sub/series2parallel_sub/s_ax_oreq_INST_0/O
                         net (fo=16, routed)          0.118     2.844    design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/ireq
    SLICE_X37Y70         LUT4 (Prop_lut4_I0_O)        0.043     2.887 r  design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/read_cnt[12]_i_1/O
                         net (fo=13, routed)          0.396     3.282    design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/read_cnt[12]_i_1_n_0
    SLICE_X39Y71         FDCE                                         r  design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/read_cnt_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      5.425     5.425 r  
    F22                                               0.000     5.425 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     5.425    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436     6.861 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.986     7.847    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.398     1.449 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686     3.135    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.218 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=55879, routed)       1.530     4.748    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.394     1.354 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.783     3.137    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083     3.220 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1672, routed)        1.484     4.704    design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/clk
    SLICE_X39Y71         FDCE                                         r  design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/read_cnt_reg[11]/C
                         clock pessimism             -0.670     4.034    
                         clock uncertainty           -0.366     3.668    
    SLICE_X39Y71         FDCE (Setup_fdce_C_CE)      -0.201     3.467    design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/read_cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          3.467    
                         arrival time                          -3.282    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.184ns  (required time - arrival time)
  Source:                 design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/map_i_ram_sub/map_data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Destination:            design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/read_cnt_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.425ns  (clk_out1_design_1_clk_wiz_0_0 rise@5.425ns - sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns)
  Data Path Delay:        4.566ns  (logic 2.015ns (44.128%)  route 2.551ns (55.872%))
  Logic Levels:           5  (LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.721ns = ( 4.704 - 5.425 ) 
    Source Clock Delay      (SCD):    -1.284ns
    Clock Pessimism Removal (CPR):    -0.670ns
  Clock Uncertainty:      0.366ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.277ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.081     2.649    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    -4.775 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    -2.971    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -2.878 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=55879, routed)       1.594    -1.284    design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/map_i_ram_sub/clk
    RAMB18_X2Y22         RAMB18E1                                     r  design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/map_i_ram_sub/map_data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y22         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[11])
                                                      1.800     0.516 f  design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/map_i_ram_sub/map_data_reg/DOADO[11]
                         net (fo=2, routed)           0.648     1.164    design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/map_i_ram_sub/data5[1]
    SLICE_X53Y60         LUT5 (Prop_lut5_I0_O)        0.043     1.207 f  design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/map_i_ram_sub/oreq_INST_0_i_3/O
                         net (fo=1, routed)           0.355     1.562    design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/map_i_ram_sub/oreq_INST_0_i_3_n_0
    SLICE_X51Y59         LUT5 (Prop_lut5_I0_O)        0.043     1.605 r  design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/map_i_ram_sub/oreq_INST_0_i_1/O
                         net (fo=7, routed)           0.559     2.164    design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/map_i_ram_sub/E[0]
    SLICE_X45Y67         LUT6 (Prop_lut6_I0_O)        0.043     2.207 r  design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/map_i_ram_sub/oreq_INST_0/O
                         net (fo=8, routed)           0.476     2.683    design_1_i/modem_0/inst/modem_tx/TX_phy_sub/series2parallel_sub/oreq
    SLICE_X37Y70         LUT4 (Prop_lut4_I1_O)        0.043     2.726 r  design_1_i/modem_0/inst/modem_tx/TX_phy_sub/series2parallel_sub/s_ax_oreq_INST_0/O
                         net (fo=16, routed)          0.118     2.844    design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/ireq
    SLICE_X37Y70         LUT4 (Prop_lut4_I0_O)        0.043     2.887 r  design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/read_cnt[12]_i_1/O
                         net (fo=13, routed)          0.396     3.282    design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/read_cnt[12]_i_1_n_0
    SLICE_X39Y71         FDCE                                         r  design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/read_cnt_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      5.425     5.425 r  
    F22                                               0.000     5.425 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     5.425    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436     6.861 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.986     7.847    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.398     1.449 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686     3.135    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.218 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=55879, routed)       1.530     4.748    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.394     1.354 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.783     3.137    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083     3.220 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1672, routed)        1.484     4.704    design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/clk
    SLICE_X39Y71         FDCE                                         r  design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/read_cnt_reg[12]/C
                         clock pessimism             -0.670     4.034    
                         clock uncertainty           -0.366     3.668    
    SLICE_X39Y71         FDCE (Setup_fdce_C_CE)      -0.201     3.467    design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/read_cnt_reg[12]
  -------------------------------------------------------------------
                         required time                          3.467    
                         arrival time                          -3.282    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.184ns  (required time - arrival time)
  Source:                 design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/map_i_ram_sub/map_data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Destination:            design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/read_cnt_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.425ns  (clk_out1_design_1_clk_wiz_0_0 rise@5.425ns - sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns)
  Data Path Delay:        4.566ns  (logic 2.015ns (44.128%)  route 2.551ns (55.872%))
  Logic Levels:           5  (LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.721ns = ( 4.704 - 5.425 ) 
    Source Clock Delay      (SCD):    -1.284ns
    Clock Pessimism Removal (CPR):    -0.670ns
  Clock Uncertainty:      0.366ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.277ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.081     2.649    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    -4.775 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    -2.971    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -2.878 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=55879, routed)       1.594    -1.284    design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/map_i_ram_sub/clk
    RAMB18_X2Y22         RAMB18E1                                     r  design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/map_i_ram_sub/map_data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y22         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[11])
                                                      1.800     0.516 f  design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/map_i_ram_sub/map_data_reg/DOADO[11]
                         net (fo=2, routed)           0.648     1.164    design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/map_i_ram_sub/data5[1]
    SLICE_X53Y60         LUT5 (Prop_lut5_I0_O)        0.043     1.207 f  design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/map_i_ram_sub/oreq_INST_0_i_3/O
                         net (fo=1, routed)           0.355     1.562    design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/map_i_ram_sub/oreq_INST_0_i_3_n_0
    SLICE_X51Y59         LUT5 (Prop_lut5_I0_O)        0.043     1.605 r  design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/map_i_ram_sub/oreq_INST_0_i_1/O
                         net (fo=7, routed)           0.559     2.164    design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/map_i_ram_sub/E[0]
    SLICE_X45Y67         LUT6 (Prop_lut6_I0_O)        0.043     2.207 r  design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/map_i_ram_sub/oreq_INST_0/O
                         net (fo=8, routed)           0.476     2.683    design_1_i/modem_0/inst/modem_tx/TX_phy_sub/series2parallel_sub/oreq
    SLICE_X37Y70         LUT4 (Prop_lut4_I1_O)        0.043     2.726 r  design_1_i/modem_0/inst/modem_tx/TX_phy_sub/series2parallel_sub/s_ax_oreq_INST_0/O
                         net (fo=16, routed)          0.118     2.844    design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/ireq
    SLICE_X37Y70         LUT4 (Prop_lut4_I0_O)        0.043     2.887 r  design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/read_cnt[12]_i_1/O
                         net (fo=13, routed)          0.396     3.282    design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/read_cnt[12]_i_1_n_0
    SLICE_X39Y71         FDCE                                         r  design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/read_cnt_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      5.425     5.425 r  
    F22                                               0.000     5.425 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     5.425    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436     6.861 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.986     7.847    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.398     1.449 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686     3.135    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.218 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=55879, routed)       1.530     4.748    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.394     1.354 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.783     3.137    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083     3.220 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1672, routed)        1.484     4.704    design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/clk
    SLICE_X39Y71         FDCE                                         r  design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/read_cnt_reg[9]/C
                         clock pessimism             -0.670     4.034    
                         clock uncertainty           -0.366     3.668    
    SLICE_X39Y71         FDCE (Setup_fdce_C_CE)      -0.201     3.467    design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/read_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                          3.467    
                         arrival time                          -3.282    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.190ns  (required time - arrival time)
  Source:                 design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/map_i_ram_sub/map_data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Destination:            design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/read_cnt_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.425ns  (clk_out1_design_1_clk_wiz_0_0 rise@5.425ns - sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns)
  Data Path Delay:        4.568ns  (logic 2.015ns (44.113%)  route 2.553ns (55.887%))
  Logic Levels:           5  (LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.714ns = ( 4.711 - 5.425 ) 
    Source Clock Delay      (SCD):    -1.284ns
    Clock Pessimism Removal (CPR):    -0.670ns
  Clock Uncertainty:      0.366ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.277ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.081     2.649    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    -4.775 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    -2.971    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -2.878 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=55879, routed)       1.594    -1.284    design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/map_i_ram_sub/clk
    RAMB18_X2Y22         RAMB18E1                                     r  design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/map_i_ram_sub/map_data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y22         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[11])
                                                      1.800     0.516 f  design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/map_i_ram_sub/map_data_reg/DOADO[11]
                         net (fo=2, routed)           0.648     1.164    design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/map_i_ram_sub/data5[1]
    SLICE_X53Y60         LUT5 (Prop_lut5_I0_O)        0.043     1.207 f  design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/map_i_ram_sub/oreq_INST_0_i_3/O
                         net (fo=1, routed)           0.355     1.562    design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/map_i_ram_sub/oreq_INST_0_i_3_n_0
    SLICE_X51Y59         LUT5 (Prop_lut5_I0_O)        0.043     1.605 r  design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/map_i_ram_sub/oreq_INST_0_i_1/O
                         net (fo=7, routed)           0.559     2.164    design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/map_i_ram_sub/E[0]
    SLICE_X45Y67         LUT6 (Prop_lut6_I0_O)        0.043     2.207 r  design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/map_i_ram_sub/oreq_INST_0/O
                         net (fo=8, routed)           0.476     2.683    design_1_i/modem_0/inst/modem_tx/TX_phy_sub/series2parallel_sub/oreq
    SLICE_X37Y70         LUT4 (Prop_lut4_I1_O)        0.043     2.726 r  design_1_i/modem_0/inst/modem_tx/TX_phy_sub/series2parallel_sub/s_ax_oreq_INST_0/O
                         net (fo=16, routed)          0.118     2.844    design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/ireq
    SLICE_X37Y70         LUT4 (Prop_lut4_I0_O)        0.043     2.887 r  design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/read_cnt[12]_i_1/O
                         net (fo=13, routed)          0.397     3.284    design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/read_cnt[12]_i_1_n_0
    SLICE_X34Y70         FDCE                                         r  design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/read_cnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      5.425     5.425 r  
    F22                                               0.000     5.425 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     5.425    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436     6.861 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.986     7.847    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.398     1.449 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686     3.135    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.218 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=55879, routed)       1.530     4.748    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.394     1.354 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.783     3.137    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083     3.220 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1672, routed)        1.491     4.711    design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/clk
    SLICE_X34Y70         FDCE                                         r  design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/read_cnt_reg[3]/C
                         clock pessimism             -0.670     4.041    
                         clock uncertainty           -0.366     3.675    
    SLICE_X34Y70         FDCE (Setup_fdce_C_CE)      -0.201     3.474    design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/read_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          3.474    
                         arrival time                          -3.284    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.190ns  (required time - arrival time)
  Source:                 design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/map_i_ram_sub/map_data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Destination:            design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/read_cnt_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.425ns  (clk_out1_design_1_clk_wiz_0_0 rise@5.425ns - sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns)
  Data Path Delay:        4.568ns  (logic 2.015ns (44.113%)  route 2.553ns (55.887%))
  Logic Levels:           5  (LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.714ns = ( 4.711 - 5.425 ) 
    Source Clock Delay      (SCD):    -1.284ns
    Clock Pessimism Removal (CPR):    -0.670ns
  Clock Uncertainty:      0.366ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.277ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.081     2.649    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    -4.775 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    -2.971    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -2.878 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=55879, routed)       1.594    -1.284    design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/map_i_ram_sub/clk
    RAMB18_X2Y22         RAMB18E1                                     r  design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/map_i_ram_sub/map_data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y22         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[11])
                                                      1.800     0.516 f  design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/map_i_ram_sub/map_data_reg/DOADO[11]
                         net (fo=2, routed)           0.648     1.164    design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/map_i_ram_sub/data5[1]
    SLICE_X53Y60         LUT5 (Prop_lut5_I0_O)        0.043     1.207 f  design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/map_i_ram_sub/oreq_INST_0_i_3/O
                         net (fo=1, routed)           0.355     1.562    design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/map_i_ram_sub/oreq_INST_0_i_3_n_0
    SLICE_X51Y59         LUT5 (Prop_lut5_I0_O)        0.043     1.605 r  design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/map_i_ram_sub/oreq_INST_0_i_1/O
                         net (fo=7, routed)           0.559     2.164    design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/map_i_ram_sub/E[0]
    SLICE_X45Y67         LUT6 (Prop_lut6_I0_O)        0.043     2.207 r  design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/map_i_ram_sub/oreq_INST_0/O
                         net (fo=8, routed)           0.476     2.683    design_1_i/modem_0/inst/modem_tx/TX_phy_sub/series2parallel_sub/oreq
    SLICE_X37Y70         LUT4 (Prop_lut4_I1_O)        0.043     2.726 r  design_1_i/modem_0/inst/modem_tx/TX_phy_sub/series2parallel_sub/s_ax_oreq_INST_0/O
                         net (fo=16, routed)          0.118     2.844    design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/ireq
    SLICE_X37Y70         LUT4 (Prop_lut4_I0_O)        0.043     2.887 r  design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/read_cnt[12]_i_1/O
                         net (fo=13, routed)          0.397     3.284    design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/read_cnt[12]_i_1_n_0
    SLICE_X34Y70         FDCE                                         r  design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/read_cnt_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      5.425     5.425 r  
    F22                                               0.000     5.425 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     5.425    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436     6.861 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.986     7.847    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.398     1.449 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686     3.135    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.218 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=55879, routed)       1.530     4.748    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.394     1.354 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.783     3.137    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083     3.220 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1672, routed)        1.491     4.711    design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/clk
    SLICE_X34Y70         FDCE                                         r  design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/read_cnt_reg[4]/C
                         clock pessimism             -0.670     4.041    
                         clock uncertainty           -0.366     3.675    
    SLICE_X34Y70         FDCE (Setup_fdce_C_CE)      -0.201     3.474    design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/read_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          3.474    
                         arrival time                          -3.284    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.205ns  (required time - arrival time)
  Source:                 design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/map_i_ram_sub/map_data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Destination:            design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/read_cnt_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.425ns  (clk_out1_design_1_clk_wiz_0_0 rise@5.425ns - sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns)
  Data Path Delay:        4.548ns  (logic 2.015ns (44.306%)  route 2.533ns (55.694%))
  Logic Levels:           5  (LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.719ns = ( 4.706 - 5.425 ) 
    Source Clock Delay      (SCD):    -1.284ns
    Clock Pessimism Removal (CPR):    -0.670ns
  Clock Uncertainty:      0.366ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.277ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.081     2.649    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    -4.775 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    -2.971    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -2.878 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=55879, routed)       1.594    -1.284    design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/map_i_ram_sub/clk
    RAMB18_X2Y22         RAMB18E1                                     r  design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/map_i_ram_sub/map_data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y22         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[11])
                                                      1.800     0.516 f  design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/map_i_ram_sub/map_data_reg/DOADO[11]
                         net (fo=2, routed)           0.648     1.164    design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/map_i_ram_sub/data5[1]
    SLICE_X53Y60         LUT5 (Prop_lut5_I0_O)        0.043     1.207 f  design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/map_i_ram_sub/oreq_INST_0_i_3/O
                         net (fo=1, routed)           0.355     1.562    design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/map_i_ram_sub/oreq_INST_0_i_3_n_0
    SLICE_X51Y59         LUT5 (Prop_lut5_I0_O)        0.043     1.605 r  design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/map_i_ram_sub/oreq_INST_0_i_1/O
                         net (fo=7, routed)           0.559     2.164    design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/map_i_ram_sub/E[0]
    SLICE_X45Y67         LUT6 (Prop_lut6_I0_O)        0.043     2.207 r  design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/map_i_ram_sub/oreq_INST_0/O
                         net (fo=8, routed)           0.476     2.683    design_1_i/modem_0/inst/modem_tx/TX_phy_sub/series2parallel_sub/oreq
    SLICE_X37Y70         LUT4 (Prop_lut4_I1_O)        0.043     2.726 r  design_1_i/modem_0/inst/modem_tx/TX_phy_sub/series2parallel_sub/s_ax_oreq_INST_0/O
                         net (fo=16, routed)          0.118     2.844    design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/ireq
    SLICE_X37Y70         LUT4 (Prop_lut4_I0_O)        0.043     2.887 r  design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/read_cnt[12]_i_1/O
                         net (fo=13, routed)          0.377     3.264    design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/read_cnt[12]_i_1_n_0
    SLICE_X37Y71         FDCE                                         r  design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/read_cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      5.425     5.425 r  
    F22                                               0.000     5.425 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     5.425    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436     6.861 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.986     7.847    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.398     1.449 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686     3.135    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.218 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=55879, routed)       1.530     4.748    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.394     1.354 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.783     3.137    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083     3.220 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1672, routed)        1.486     4.706    design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/clk
    SLICE_X37Y71         FDCE                                         r  design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/read_cnt_reg[0]/C
                         clock pessimism             -0.670     4.036    
                         clock uncertainty           -0.366     3.670    
    SLICE_X37Y71         FDCE (Setup_fdce_C_CE)      -0.201     3.469    design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/read_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          3.469    
                         arrival time                          -3.264    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.205ns  (required time - arrival time)
  Source:                 design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/map_i_ram_sub/map_data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Destination:            design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/read_cnt_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.425ns  (clk_out1_design_1_clk_wiz_0_0 rise@5.425ns - sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns)
  Data Path Delay:        4.548ns  (logic 2.015ns (44.306%)  route 2.533ns (55.694%))
  Logic Levels:           5  (LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.719ns = ( 4.706 - 5.425 ) 
    Source Clock Delay      (SCD):    -1.284ns
    Clock Pessimism Removal (CPR):    -0.670ns
  Clock Uncertainty:      0.366ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.277ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.081     2.649    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    -4.775 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    -2.971    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -2.878 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=55879, routed)       1.594    -1.284    design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/map_i_ram_sub/clk
    RAMB18_X2Y22         RAMB18E1                                     r  design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/map_i_ram_sub/map_data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y22         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[11])
                                                      1.800     0.516 f  design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/map_i_ram_sub/map_data_reg/DOADO[11]
                         net (fo=2, routed)           0.648     1.164    design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/map_i_ram_sub/data5[1]
    SLICE_X53Y60         LUT5 (Prop_lut5_I0_O)        0.043     1.207 f  design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/map_i_ram_sub/oreq_INST_0_i_3/O
                         net (fo=1, routed)           0.355     1.562    design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/map_i_ram_sub/oreq_INST_0_i_3_n_0
    SLICE_X51Y59         LUT5 (Prop_lut5_I0_O)        0.043     1.605 r  design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/map_i_ram_sub/oreq_INST_0_i_1/O
                         net (fo=7, routed)           0.559     2.164    design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/map_i_ram_sub/E[0]
    SLICE_X45Y67         LUT6 (Prop_lut6_I0_O)        0.043     2.207 r  design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/map_i_ram_sub/oreq_INST_0/O
                         net (fo=8, routed)           0.476     2.683    design_1_i/modem_0/inst/modem_tx/TX_phy_sub/series2parallel_sub/oreq
    SLICE_X37Y70         LUT4 (Prop_lut4_I1_O)        0.043     2.726 r  design_1_i/modem_0/inst/modem_tx/TX_phy_sub/series2parallel_sub/s_ax_oreq_INST_0/O
                         net (fo=16, routed)          0.118     2.844    design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/ireq
    SLICE_X37Y70         LUT4 (Prop_lut4_I0_O)        0.043     2.887 r  design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/read_cnt[12]_i_1/O
                         net (fo=13, routed)          0.377     3.264    design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/read_cnt[12]_i_1_n_0
    SLICE_X37Y71         FDCE                                         r  design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/read_cnt_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      5.425     5.425 r  
    F22                                               0.000     5.425 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     5.425    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436     6.861 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.986     7.847    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.398     1.449 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686     3.135    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.218 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=55879, routed)       1.530     4.748    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.394     1.354 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.783     3.137    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083     3.220 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1672, routed)        1.486     4.706    design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/clk
    SLICE_X37Y71         FDCE                                         r  design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/read_cnt_reg[10]/C
                         clock pessimism             -0.670     4.036    
                         clock uncertainty           -0.366     3.670    
    SLICE_X37Y71         FDCE (Setup_fdce_C_CE)      -0.201     3.469    design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/read_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                          3.469    
                         arrival time                          -3.264    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.205ns  (required time - arrival time)
  Source:                 design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/map_i_ram_sub/map_data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Destination:            design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/read_cnt_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.425ns  (clk_out1_design_1_clk_wiz_0_0 rise@5.425ns - sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns)
  Data Path Delay:        4.548ns  (logic 2.015ns (44.306%)  route 2.533ns (55.694%))
  Logic Levels:           5  (LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.719ns = ( 4.706 - 5.425 ) 
    Source Clock Delay      (SCD):    -1.284ns
    Clock Pessimism Removal (CPR):    -0.670ns
  Clock Uncertainty:      0.366ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.277ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.081     2.649    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    -4.775 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    -2.971    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -2.878 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=55879, routed)       1.594    -1.284    design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/map_i_ram_sub/clk
    RAMB18_X2Y22         RAMB18E1                                     r  design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/map_i_ram_sub/map_data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y22         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[11])
                                                      1.800     0.516 f  design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/map_i_ram_sub/map_data_reg/DOADO[11]
                         net (fo=2, routed)           0.648     1.164    design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/map_i_ram_sub/data5[1]
    SLICE_X53Y60         LUT5 (Prop_lut5_I0_O)        0.043     1.207 f  design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/map_i_ram_sub/oreq_INST_0_i_3/O
                         net (fo=1, routed)           0.355     1.562    design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/map_i_ram_sub/oreq_INST_0_i_3_n_0
    SLICE_X51Y59         LUT5 (Prop_lut5_I0_O)        0.043     1.605 r  design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/map_i_ram_sub/oreq_INST_0_i_1/O
                         net (fo=7, routed)           0.559     2.164    design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/map_i_ram_sub/E[0]
    SLICE_X45Y67         LUT6 (Prop_lut6_I0_O)        0.043     2.207 r  design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/map_i_ram_sub/oreq_INST_0/O
                         net (fo=8, routed)           0.476     2.683    design_1_i/modem_0/inst/modem_tx/TX_phy_sub/series2parallel_sub/oreq
    SLICE_X37Y70         LUT4 (Prop_lut4_I1_O)        0.043     2.726 r  design_1_i/modem_0/inst/modem_tx/TX_phy_sub/series2parallel_sub/s_ax_oreq_INST_0/O
                         net (fo=16, routed)          0.118     2.844    design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/ireq
    SLICE_X37Y70         LUT4 (Prop_lut4_I0_O)        0.043     2.887 r  design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/read_cnt[12]_i_1/O
                         net (fo=13, routed)          0.377     3.264    design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/read_cnt[12]_i_1_n_0
    SLICE_X37Y71         FDCE                                         r  design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/read_cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      5.425     5.425 r  
    F22                                               0.000     5.425 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     5.425    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436     6.861 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.986     7.847    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.398     1.449 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686     3.135    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.218 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=55879, routed)       1.530     4.748    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.394     1.354 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.783     3.137    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083     3.220 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1672, routed)        1.486     4.706    design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/clk
    SLICE_X37Y71         FDCE                                         r  design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/read_cnt_reg[1]/C
                         clock pessimism             -0.670     4.036    
                         clock uncertainty           -0.366     3.670    
    SLICE_X37Y71         FDCE (Setup_fdce_C_CE)      -0.201     3.469    design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/read_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          3.469    
                         arrival time                          -3.264    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.205ns  (required time - arrival time)
  Source:                 design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/map_i_ram_sub/map_data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Destination:            design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/read_cnt_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.425ns  (clk_out1_design_1_clk_wiz_0_0 rise@5.425ns - sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns)
  Data Path Delay:        4.548ns  (logic 2.015ns (44.306%)  route 2.533ns (55.694%))
  Logic Levels:           5  (LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.719ns = ( 4.706 - 5.425 ) 
    Source Clock Delay      (SCD):    -1.284ns
    Clock Pessimism Removal (CPR):    -0.670ns
  Clock Uncertainty:      0.366ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.277ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.081     2.649    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    -4.775 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    -2.971    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -2.878 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=55879, routed)       1.594    -1.284    design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/map_i_ram_sub/clk
    RAMB18_X2Y22         RAMB18E1                                     r  design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/map_i_ram_sub/map_data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y22         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[11])
                                                      1.800     0.516 f  design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/map_i_ram_sub/map_data_reg/DOADO[11]
                         net (fo=2, routed)           0.648     1.164    design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/map_i_ram_sub/data5[1]
    SLICE_X53Y60         LUT5 (Prop_lut5_I0_O)        0.043     1.207 f  design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/map_i_ram_sub/oreq_INST_0_i_3/O
                         net (fo=1, routed)           0.355     1.562    design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/map_i_ram_sub/oreq_INST_0_i_3_n_0
    SLICE_X51Y59         LUT5 (Prop_lut5_I0_O)        0.043     1.605 r  design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/map_i_ram_sub/oreq_INST_0_i_1/O
                         net (fo=7, routed)           0.559     2.164    design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/map_i_ram_sub/E[0]
    SLICE_X45Y67         LUT6 (Prop_lut6_I0_O)        0.043     2.207 r  design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/map_i_ram_sub/oreq_INST_0/O
                         net (fo=8, routed)           0.476     2.683    design_1_i/modem_0/inst/modem_tx/TX_phy_sub/series2parallel_sub/oreq
    SLICE_X37Y70         LUT4 (Prop_lut4_I1_O)        0.043     2.726 r  design_1_i/modem_0/inst/modem_tx/TX_phy_sub/series2parallel_sub/s_ax_oreq_INST_0/O
                         net (fo=16, routed)          0.118     2.844    design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/ireq
    SLICE_X37Y70         LUT4 (Prop_lut4_I0_O)        0.043     2.887 r  design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/read_cnt[12]_i_1/O
                         net (fo=13, routed)          0.377     3.264    design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/read_cnt[12]_i_1_n_0
    SLICE_X37Y71         FDCE                                         r  design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/read_cnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      5.425     5.425 r  
    F22                                               0.000     5.425 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     5.425    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436     6.861 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.986     7.847    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.398     1.449 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686     3.135    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.218 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=55879, routed)       1.530     4.748    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.394     1.354 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.783     3.137    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083     3.220 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1672, routed)        1.486     4.706    design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/clk
    SLICE_X37Y71         FDCE                                         r  design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/read_cnt_reg[2]/C
                         clock pessimism             -0.670     4.036    
                         clock uncertainty           -0.366     3.670    
    SLICE_X37Y71         FDCE (Setup_fdce_C_CE)      -0.201     3.469    design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/read_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          3.469    
                         arrival time                          -3.264    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.205ns  (required time - arrival time)
  Source:                 design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/map_i_ram_sub/map_data_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Destination:            design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/read_cnt_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.425ns  (clk_out1_design_1_clk_wiz_0_0 rise@5.425ns - sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns)
  Data Path Delay:        4.548ns  (logic 2.015ns (44.306%)  route 2.533ns (55.694%))
  Logic Levels:           5  (LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.719ns = ( 4.706 - 5.425 ) 
    Source Clock Delay      (SCD):    -1.284ns
    Clock Pessimism Removal (CPR):    -0.670ns
  Clock Uncertainty:      0.366ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.277ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.081     2.649    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    -4.775 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    -2.971    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -2.878 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=55879, routed)       1.594    -1.284    design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/map_i_ram_sub/clk
    RAMB18_X2Y22         RAMB18E1                                     r  design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/map_i_ram_sub/map_data_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y22         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[11])
                                                      1.800     0.516 f  design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/map_i_ram_sub/map_data_reg/DOADO[11]
                         net (fo=2, routed)           0.648     1.164    design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/map_i_ram_sub/data5[1]
    SLICE_X53Y60         LUT5 (Prop_lut5_I0_O)        0.043     1.207 f  design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/map_i_ram_sub/oreq_INST_0_i_3/O
                         net (fo=1, routed)           0.355     1.562    design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/map_i_ram_sub/oreq_INST_0_i_3_n_0
    SLICE_X51Y59         LUT5 (Prop_lut5_I0_O)        0.043     1.605 r  design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/map_i_ram_sub/oreq_INST_0_i_1/O
                         net (fo=7, routed)           0.559     2.164    design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/map_i_ram_sub/E[0]
    SLICE_X45Y67         LUT6 (Prop_lut6_I0_O)        0.043     2.207 r  design_1_i/modem_0/inst/modem_tx/TX_phy_sub/mapper_sub/map_i_ram_sub/oreq_INST_0/O
                         net (fo=8, routed)           0.476     2.683    design_1_i/modem_0/inst/modem_tx/TX_phy_sub/series2parallel_sub/oreq
    SLICE_X37Y70         LUT4 (Prop_lut4_I1_O)        0.043     2.726 r  design_1_i/modem_0/inst/modem_tx/TX_phy_sub/series2parallel_sub/s_ax_oreq_INST_0/O
                         net (fo=16, routed)          0.118     2.844    design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/ireq
    SLICE_X37Y70         LUT4 (Prop_lut4_I0_O)        0.043     2.887 r  design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/read_cnt[12]_i_1/O
                         net (fo=13, routed)          0.377     3.264    design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/read_cnt[12]_i_1_n_0
    SLICE_X37Y71         FDCE                                         r  design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/read_cnt_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      5.425     5.425 r  
    F22                                               0.000     5.425 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     5.425    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436     6.861 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.986     7.847    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.398     1.449 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686     3.135    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.218 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=55879, routed)       1.530     4.748    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.394     1.354 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.783     3.137    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.083     3.220 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1672, routed)        1.486     4.706    design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/clk
    SLICE_X37Y71         FDCE                                         r  design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/read_cnt_reg[5]/C
                         clock pessimism             -0.670     4.036    
                         clock uncertainty           -0.366     3.670    
    SLICE_X37Y71         FDCE (Setup_fdce_C_CE)      -0.201     3.469    design_1_i/modem_0/inst/modem_tx/FEC_sub/sub0_interliver/read_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          3.469    
                         arrival time                          -3.264    
  -------------------------------------------------------------------
                         slack                                  0.205    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 design_1_i/modem_0/inst/modem_rx/RX_phy_sub/llr_even_qam_demapper_sub/oLLR_reg[5][0]/C
                            (rising edge-triggered cell FDRE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Destination:            design_1_i/modem_0/inst/modem_rx/RX_phy_sub/parallel2series_soft/buffer_reg[5][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns)
  Data Path Delay:        0.720ns  (logic 0.100ns (13.883%)  route 0.620ns (86.117%))
  Logic Levels:           0  
  Clock Path Skew:        0.222ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.367ns
    Source Clock Delay      (SCD):    -0.467ns
    Clock Pessimism Removal (CPR):    -0.121ns
  Clock Uncertainty:      0.366ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.277ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.503     0.996    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -1.837 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.076    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=55879, routed)       0.583    -0.467    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/llr_even_qam_demapper_sub/clk_l
    SLICE_X80Y123        FDRE                                         r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/llr_even_qam_demapper_sub/oLLR_reg[5][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y123        FDRE (Prop_fdre_C_Q)         0.100    -0.367 r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/llr_even_qam_demapper_sub/oLLR_reg[5][0]/Q
                         net (fo=1, routed)           0.620     0.253    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/parallel2series_soft/buffer_reg[5][4]_0[0]
    SLICE_X80Y127        FDRE                                         r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/parallel2series_soft/buffer_reg[5][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.553     1.242    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.270    -2.028 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.826    -1.202    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.172 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=55879, routed)       1.012    -0.160    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.097    -2.257 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.057    -1.200    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030    -1.170 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1672, routed)        0.803    -0.367    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/parallel2series_soft/clk_h
    SLICE_X80Y127        FDRE                                         r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/parallel2series_soft/buffer_reg[5][0]/C
                         clock pessimism              0.121    -0.245    
                         clock uncertainty            0.366     0.121    
    SLICE_X80Y127        FDRE (Hold_fdre_C_D)         0.039     0.160    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/parallel2series_soft/buffer_reg[5][0]
  -------------------------------------------------------------------
                         required time                         -0.160    
                         arrival time                           0.253    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 design_1_i/modem_0/inst/modem_rx/RX_phy_sub/llr_even_qam_demapper_sub/oqam_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Destination:            design_1_i/modem_0/inst/modem_rx/RX_phy_sub/parallel2series_soft/now_order_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns)
  Data Path Delay:        0.786ns  (logic 0.174ns (22.141%)  route 0.612ns (77.859%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.221ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.369ns
    Source Clock Delay      (SCD):    -0.468ns
    Clock Pessimism Removal (CPR):    -0.121ns
  Clock Uncertainty:      0.366ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.277ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.503     0.996    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -1.837 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.076    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=55879, routed)       0.582    -0.468    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/llr_even_qam_demapper_sub/clk_l
    SLICE_X74Y129        FDRE                                         r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/llr_even_qam_demapper_sub/oqam_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X74Y129        FDRE (Prop_fdre_C_Q)         0.107    -0.361 r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/llr_even_qam_demapper_sub/oqam_reg[1]/Q
                         net (fo=1, routed)           0.612     0.250    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/llr_even_qam_demapper_sub/oLLR_index_m[1]
    SLICE_X74Y128        LUT2 (Prop_lut2_I1_O)        0.067     0.317 r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/llr_even_qam_demapper_sub/now_order[1]_i_1/O
                         net (fo=1, routed)           0.000     0.317    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/parallel2series_soft/D[1]
    SLICE_X74Y128        FDRE                                         r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/parallel2series_soft/now_order_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.553     1.242    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.270    -2.028 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.826    -1.202    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.172 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=55879, routed)       1.012    -0.160    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.097    -2.257 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.057    -1.200    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030    -1.170 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1672, routed)        0.801    -0.369    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/parallel2series_soft/clk_h
    SLICE_X74Y128        FDRE                                         r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/parallel2series_soft/now_order_reg[1]/C
                         clock pessimism              0.121    -0.247    
                         clock uncertainty            0.366     0.119    
    SLICE_X74Y128        FDRE (Hold_fdre_C_D)         0.096     0.215    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/parallel2series_soft/now_order_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.215    
                         arrival time                           0.317    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 design_1_i/modem_0/inst/modem_rx/RX_phy_sub/llr_even_qam_demapper_sub/oLLR_reg[5][2]/C
                            (rising edge-triggered cell FDRE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Destination:            design_1_i/modem_0/inst/modem_rx/RX_phy_sub/parallel2series_soft/buffer_reg[5][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns)
  Data Path Delay:        0.730ns  (logic 0.100ns (13.694%)  route 0.630ns (86.306%))
  Logic Levels:           0  
  Clock Path Skew:        0.223ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.367ns
    Source Clock Delay      (SCD):    -0.468ns
    Clock Pessimism Removal (CPR):    -0.121ns
  Clock Uncertainty:      0.366ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.277ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.503     0.996    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -1.837 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.076    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=55879, routed)       0.582    -0.468    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/llr_even_qam_demapper_sub/clk_l
    SLICE_X80Y124        FDRE                                         r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/llr_even_qam_demapper_sub/oLLR_reg[5][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y124        FDRE (Prop_fdre_C_Q)         0.100    -0.368 r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/llr_even_qam_demapper_sub/oLLR_reg[5][2]/Q
                         net (fo=1, routed)           0.630     0.262    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/parallel2series_soft/buffer_reg[5][4]_0[2]
    SLICE_X80Y127        FDRE                                         r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/parallel2series_soft/buffer_reg[5][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.553     1.242    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.270    -2.028 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.826    -1.202    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.172 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=55879, routed)       1.012    -0.160    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.097    -2.257 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.057    -1.200    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030    -1.170 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1672, routed)        0.803    -0.367    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/parallel2series_soft/clk_h
    SLICE_X80Y127        FDRE                                         r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/parallel2series_soft/buffer_reg[5][2]/C
                         clock pessimism              0.121    -0.245    
                         clock uncertainty            0.366     0.121    
    SLICE_X80Y127        FDRE (Hold_fdre_C_D)         0.038     0.159    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/parallel2series_soft/buffer_reg[5][2]
  -------------------------------------------------------------------
                         required time                         -0.159    
                         arrival time                           0.262    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 design_1_i/modem_0/inst/modem_rx/RX_phy_sub/llr_even_qam_demapper_sub/oLLR_reg[4][4]/C
                            (rising edge-triggered cell FDRE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Destination:            design_1_i/modem_0/inst/modem_rx/RX_phy_sub/parallel2series_soft/buffer_reg[4][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns)
  Data Path Delay:        0.762ns  (logic 0.100ns (13.116%)  route 0.662ns (86.884%))
  Logic Levels:           0  
  Clock Path Skew:        0.225ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.366ns
    Source Clock Delay      (SCD):    -0.469ns
    Clock Pessimism Removal (CPR):    -0.121ns
  Clock Uncertainty:      0.366ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.277ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.503     0.996    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -1.837 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.076    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=55879, routed)       0.581    -0.469    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/llr_even_qam_demapper_sub/clk_l
    SLICE_X77Y128        FDRE                                         r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/llr_even_qam_demapper_sub/oLLR_reg[4][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y128        FDRE (Prop_fdre_C_Q)         0.100    -0.369 r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/llr_even_qam_demapper_sub/oLLR_reg[4][4]/Q
                         net (fo=1, routed)           0.662     0.293    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/parallel2series_soft/buffer_reg[4][4]_0[4]
    SLICE_X82Y128        FDRE                                         r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/parallel2series_soft/buffer_reg[4][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.553     1.242    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.270    -2.028 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.826    -1.202    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.172 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=55879, routed)       1.012    -0.160    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.097    -2.257 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.057    -1.200    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030    -1.170 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1672, routed)        0.804    -0.366    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/parallel2series_soft/clk_h
    SLICE_X82Y128        FDRE                                         r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/parallel2series_soft/buffer_reg[4][4]/C
                         clock pessimism              0.121    -0.244    
                         clock uncertainty            0.366     0.122    
    SLICE_X82Y128        FDRE (Hold_fdre_C_D)         0.067     0.189    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/parallel2series_soft/buffer_reg[4][4]
  -------------------------------------------------------------------
                         required time                         -0.189    
                         arrival time                           0.293    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 design_1_i/modem_0/inst/modem_rx/RX_phy_sub/llr_even_qam_demapper_sub/oLLR_reg[4][2]/C
                            (rising edge-triggered cell FDRE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Destination:            design_1_i/modem_0/inst/modem_rx/RX_phy_sub/parallel2series_soft/buffer_reg[4][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns)
  Data Path Delay:        0.728ns  (logic 0.100ns (13.728%)  route 0.628ns (86.272%))
  Logic Levels:           0  
  Clock Path Skew:        0.220ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.369ns
    Source Clock Delay      (SCD):    -0.467ns
    Clock Pessimism Removal (CPR):    -0.121ns
  Clock Uncertainty:      0.366ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.277ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.503     0.996    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -1.837 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.076    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=55879, routed)       0.583    -0.467    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/llr_even_qam_demapper_sub/clk_l
    SLICE_X80Y123        FDRE                                         r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/llr_even_qam_demapper_sub/oLLR_reg[4][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y123        FDRE (Prop_fdre_C_Q)         0.100    -0.367 r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/llr_even_qam_demapper_sub/oLLR_reg[4][2]/Q
                         net (fo=1, routed)           0.628     0.261    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/parallel2series_soft/buffer_reg[4][4]_0[2]
    SLICE_X80Y126        FDRE                                         r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/parallel2series_soft/buffer_reg[4][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.553     1.242    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.270    -2.028 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.826    -1.202    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.172 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=55879, routed)       1.012    -0.160    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.097    -2.257 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.057    -1.200    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030    -1.170 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1672, routed)        0.801    -0.369    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/parallel2series_soft/clk_h
    SLICE_X80Y126        FDRE                                         r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/parallel2series_soft/buffer_reg[4][2]/C
                         clock pessimism              0.121    -0.247    
                         clock uncertainty            0.366     0.119    
    SLICE_X80Y126        FDRE (Hold_fdre_C_D)         0.036     0.155    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/parallel2series_soft/buffer_reg[4][2]
  -------------------------------------------------------------------
                         required time                         -0.155    
                         arrival time                           0.261    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 design_1_i/modem_0/inst/modem_rx/RX_phy_sub/llr_even_qam_demapper_sub/oLLR_reg[4][3]/C
                            (rising edge-triggered cell FDRE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Destination:            design_1_i/modem_0/inst/modem_rx/RX_phy_sub/parallel2series_soft/buffer_reg[4][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns)
  Data Path Delay:        0.746ns  (logic 0.100ns (13.405%)  route 0.646ns (86.595%))
  Logic Levels:           0  
  Clock Path Skew:        0.223ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.367ns
    Source Clock Delay      (SCD):    -0.468ns
    Clock Pessimism Removal (CPR):    -0.121ns
  Clock Uncertainty:      0.366ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.277ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.503     0.996    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -1.837 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.076    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=55879, routed)       0.582    -0.468    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/llr_even_qam_demapper_sub/clk_l
    SLICE_X80Y124        FDRE                                         r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/llr_even_qam_demapper_sub/oLLR_reg[4][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y124        FDRE (Prop_fdre_C_Q)         0.100    -0.368 r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/llr_even_qam_demapper_sub/oLLR_reg[4][3]/Q
                         net (fo=1, routed)           0.646     0.278    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/parallel2series_soft/buffer_reg[4][4]_0[3]
    SLICE_X80Y127        FDRE                                         r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/parallel2series_soft/buffer_reg[4][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.553     1.242    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.270    -2.028 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.826    -1.202    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.172 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=55879, routed)       1.012    -0.160    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.097    -2.257 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.057    -1.200    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030    -1.170 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1672, routed)        0.803    -0.367    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/parallel2series_soft/clk_h
    SLICE_X80Y127        FDRE                                         r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/parallel2series_soft/buffer_reg[4][3]/C
                         clock pessimism              0.121    -0.245    
                         clock uncertainty            0.366     0.121    
    SLICE_X80Y127        FDRE (Hold_fdre_C_D)         0.039     0.160    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/parallel2series_soft/buffer_reg[4][3]
  -------------------------------------------------------------------
                         required time                         -0.160    
                         arrival time                           0.278    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 design_1_i/modem_0/inst/modem_rx/RX_phy_sub/llr_even_qam_demapper_sub/oLLR_reg[2][4]/C
                            (rising edge-triggered cell FDRE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Destination:            design_1_i/modem_0/inst/modem_rx/RX_phy_sub/parallel2series_soft/buffer_reg[2][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns)
  Data Path Delay:        0.744ns  (logic 0.091ns (12.237%)  route 0.653ns (87.763%))
  Logic Levels:           0  
  Clock Path Skew:        0.228ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.366ns
    Source Clock Delay      (SCD):    -0.472ns
    Clock Pessimism Removal (CPR):    -0.121ns
  Clock Uncertainty:      0.366ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.277ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.503     0.996    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -1.837 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.076    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=55879, routed)       0.578    -0.472    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/llr_even_qam_demapper_sub/clk_l
    SLICE_X77Y124        FDRE                                         r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/llr_even_qam_demapper_sub/oLLR_reg[2][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y124        FDRE (Prop_fdre_C_Q)         0.091    -0.381 r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/llr_even_qam_demapper_sub/oLLR_reg[2][4]/Q
                         net (fo=1, routed)           0.653     0.271    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/parallel2series_soft/buffer_reg[2][4]_0[4]
    SLICE_X82Y128        FDRE                                         r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/parallel2series_soft/buffer_reg[2][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.553     1.242    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.270    -2.028 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.826    -1.202    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.172 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=55879, routed)       1.012    -0.160    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.097    -2.257 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.057    -1.200    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030    -1.170 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1672, routed)        0.804    -0.366    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/parallel2series_soft/clk_h
    SLICE_X82Y128        FDRE                                         r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/parallel2series_soft/buffer_reg[2][4]/C
                         clock pessimism              0.121    -0.244    
                         clock uncertainty            0.366     0.122    
    SLICE_X82Y128        FDRE (Hold_fdre_C_D)         0.031     0.153    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/parallel2series_soft/buffer_reg[2][4]
  -------------------------------------------------------------------
                         required time                         -0.153    
                         arrival time                           0.271    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 design_1_i/modem_0/inst/modem_rx/RX_phy_sub/llr_even_qam_demapper_sub/oLLR_reg[5][4]/C
                            (rising edge-triggered cell FDRE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Destination:            design_1_i/modem_0/inst/modem_rx/RX_phy_sub/parallel2series_soft/buffer_reg[5][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns)
  Data Path Delay:        0.774ns  (logic 0.100ns (12.921%)  route 0.674ns (87.079%))
  Logic Levels:           0  
  Clock Path Skew:        0.225ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.365ns
    Source Clock Delay      (SCD):    -0.468ns
    Clock Pessimism Removal (CPR):    -0.121ns
  Clock Uncertainty:      0.366ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.277ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.503     0.996    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -1.837 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.076    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=55879, routed)       0.582    -0.468    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/llr_even_qam_demapper_sub/clk_l
    SLICE_X80Y124        FDRE                                         r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/llr_even_qam_demapper_sub/oLLR_reg[5][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y124        FDRE (Prop_fdre_C_Q)         0.100    -0.368 r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/llr_even_qam_demapper_sub/oLLR_reg[5][4]/Q
                         net (fo=1, routed)           0.674     0.306    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/parallel2series_soft/buffer_reg[5][4]_0[4]
    SLICE_X82Y129        FDRE                                         r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/parallel2series_soft/buffer_reg[5][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.553     1.242    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.270    -2.028 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.826    -1.202    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.172 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=55879, routed)       1.012    -0.160    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.097    -2.257 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.057    -1.200    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030    -1.170 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1672, routed)        0.805    -0.365    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/parallel2series_soft/clk_h
    SLICE_X82Y129        FDRE                                         r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/parallel2series_soft/buffer_reg[5][4]/C
                         clock pessimism              0.121    -0.243    
                         clock uncertainty            0.366     0.123    
    SLICE_X82Y129        FDRE (Hold_fdre_C_D)         0.063     0.186    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/parallel2series_soft/buffer_reg[5][4]
  -------------------------------------------------------------------
                         required time                         -0.186    
                         arrival time                           0.306    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/modem_0/inst/modem_rx/RX_phy_sub/llr_even_qam_demapper_sub/oLLR_reg[4][0]/C
                            (rising edge-triggered cell FDRE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Destination:            design_1_i/modem_0/inst/modem_rx/RX_phy_sub/parallel2series_soft/buffer_reg[4][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns)
  Data Path Delay:        0.746ns  (logic 0.100ns (13.413%)  route 0.646ns (86.587%))
  Logic Levels:           0  
  Clock Path Skew:        0.219ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.369ns
    Source Clock Delay      (SCD):    -0.466ns
    Clock Pessimism Removal (CPR):    -0.121ns
  Clock Uncertainty:      0.366ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.277ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.503     0.996    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -1.837 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.076    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=55879, routed)       0.584    -0.466    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/llr_even_qam_demapper_sub/clk_l
    SLICE_X80Y122        FDRE                                         r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/llr_even_qam_demapper_sub/oLLR_reg[4][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y122        FDRE (Prop_fdre_C_Q)         0.100    -0.366 r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/llr_even_qam_demapper_sub/oLLR_reg[4][0]/Q
                         net (fo=1, routed)           0.646     0.279    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/parallel2series_soft/buffer_reg[4][4]_0[0]
    SLICE_X80Y126        FDRE                                         r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/parallel2series_soft/buffer_reg[4][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.553     1.242    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.270    -2.028 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.826    -1.202    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.172 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=55879, routed)       1.012    -0.160    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.097    -2.257 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.057    -1.200    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030    -1.170 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1672, routed)        0.801    -0.369    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/parallel2series_soft/clk_h
    SLICE_X80Y126        FDRE                                         r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/parallel2series_soft/buffer_reg[4][0]/C
                         clock pessimism              0.121    -0.247    
                         clock uncertainty            0.366     0.119    
    SLICE_X80Y126        FDRE (Hold_fdre_C_D)         0.039     0.158    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/parallel2series_soft/buffer_reg[4][0]
  -------------------------------------------------------------------
                         required time                         -0.158    
                         arrival time                           0.279    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/modem_0/inst/modem_rx/RX_phy_sub/llr_even_qam_demapper_sub/oLLR_reg[4][1]/C
                            (rising edge-triggered cell FDRE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Destination:            design_1_i/modem_0/inst/modem_rx/RX_phy_sub/parallel2series_soft/buffer_reg[4][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns)
  Data Path Delay:        0.778ns  (logic 0.100ns (12.849%)  route 0.678ns (87.151%))
  Logic Levels:           0  
  Clock Path Skew:        0.223ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.366ns
    Source Clock Delay      (SCD):    -0.467ns
    Clock Pessimism Removal (CPR):    -0.121ns
  Clock Uncertainty:      0.366ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.163ns
    Phase Error              (PE):    0.277ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.503     0.996    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -1.837 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.076    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=55879, routed)       0.583    -0.467    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/llr_even_qam_demapper_sub/clk_l
    SLICE_X80Y123        FDRE                                         r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/llr_even_qam_demapper_sub/oLLR_reg[4][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y123        FDRE (Prop_fdre_C_Q)         0.100    -0.367 r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/llr_even_qam_demapper_sub/oLLR_reg[4][1]/Q
                         net (fo=1, routed)           0.678     0.311    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/parallel2series_soft/buffer_reg[4][4]_0[1]
    SLICE_X82Y128        FDRE                                         r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/parallel2series_soft/buffer_reg[4][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.553     1.242    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.270    -2.028 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.826    -1.202    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.172 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=55879, routed)       1.012    -0.160    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y6       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.097    -2.257 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.057    -1.200    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.030    -1.170 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1672, routed)        0.804    -0.366    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/parallel2series_soft/clk_h
    SLICE_X82Y128        FDRE                                         r  design_1_i/modem_0/inst/modem_rx/RX_phy_sub/parallel2series_soft/buffer_reg[4][1]/C
                         clock pessimism              0.121    -0.244    
                         clock uncertainty            0.366     0.122    
    SLICE_X82Y128        FDRE (Hold_fdre_C_D)         0.067     0.189    design_1_i/modem_0/inst/modem_rx/RX_phy_sub/parallel2series_soft/buffer_reg[4][1]
  -------------------------------------------------------------------
                         required time                         -0.189    
                         arrival time                           0.311    
  -------------------------------------------------------------------
                         slack                                  0.122    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        2.943ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.943ns  (required time - arrival time)
  Source:                 design_1_i/modem_0/inst/modem_rx/axis_data_fifo_fhy_defec_sub/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.808ns period=3.617ns})
  Destination:            design_1_i/modem_0/inst/modem_rx/axis_data_fifo_fhy_defec_sub/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.617ns  (MaxDelay Path 3.617ns)
  Data Path Delay:        0.582ns  (logic 0.204ns (35.064%)  route 0.378ns (64.936%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.617ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y136                                     0.000     0.000 r  design_1_i/modem_0/inst/modem_rx/axis_data_fifo_fhy_defec_sub/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X80Y136        FDRE (Prop_fdre_C_Q)         0.204     0.204 r  design_1_i/modem_0/inst/modem_rx/axis_data_fifo_fhy_defec_sub/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.378     0.582    design_1_i/modem_0/inst/modem_rx/axis_data_fifo_fhy_defec_sub/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[1]
    SLICE_X80Y137        FDRE                                         r  design_1_i/modem_0/inst/modem_rx/axis_data_fifo_fhy_defec_sub/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.617     3.617    
    SLICE_X80Y137        FDRE (Setup_fdre_C_D)       -0.092     3.525    design_1_i/modem_0/inst/modem_rx/axis_data_fifo_fhy_defec_sub/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          3.525    
                         arrival time                          -0.582    
  -------------------------------------------------------------------
                         slack                                  2.943    

Slack (MET) :             3.037ns  (required time - arrival time)
  Source:                 design_1_i/modem_0/inst/modem_rx/axis_data_fifo_fhy_defec_sub/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.808ns period=3.617ns})
  Destination:            design_1_i/modem_0/inst/modem_rx/axis_data_fifo_fhy_defec_sub/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.617ns  (MaxDelay Path 3.617ns)
  Data Path Delay:        0.490ns  (logic 0.204ns (41.600%)  route 0.286ns (58.400%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.617ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y136                                     0.000     0.000 r  design_1_i/modem_0/inst/modem_rx/axis_data_fifo_fhy_defec_sub/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X80Y136        FDRE (Prop_fdre_C_Q)         0.204     0.204 r  design_1_i/modem_0/inst/modem_rx/axis_data_fifo_fhy_defec_sub/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.286     0.490    design_1_i/modem_0/inst/modem_rx/axis_data_fifo_fhy_defec_sub/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[3]
    SLICE_X80Y137        FDRE                                         r  design_1_i/modem_0/inst/modem_rx/axis_data_fifo_fhy_defec_sub/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.617     3.617    
    SLICE_X80Y137        FDRE (Setup_fdre_C_D)       -0.090     3.527    design_1_i/modem_0/inst/modem_rx/axis_data_fifo_fhy_defec_sub/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          3.527    
                         arrival time                          -0.490    
  -------------------------------------------------------------------
                         slack                                  3.037    

Slack (MET) :             3.057ns  (required time - arrival time)
  Source:                 design_1_i/modem_0/inst/modem_rx/axis_data_fifo_fhy_defec_sub/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.808ns period=3.617ns})
  Destination:            design_1_i/modem_0/inst/modem_rx/axis_data_fifo_fhy_defec_sub/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.617ns  (MaxDelay Path 3.617ns)
  Data Path Delay:        0.552ns  (logic 0.223ns (40.366%)  route 0.329ns (59.634%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.617ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y136                                     0.000     0.000 r  design_1_i/modem_0/inst/modem_rx/axis_data_fifo_fhy_defec_sub/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X80Y136        FDRE (Prop_fdre_C_Q)         0.223     0.223 r  design_1_i/modem_0/inst/modem_rx/axis_data_fifo_fhy_defec_sub/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.329     0.552    design_1_i/modem_0/inst/modem_rx/axis_data_fifo_fhy_defec_sub/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[0]
    SLICE_X79Y136        FDRE                                         r  design_1_i/modem_0/inst/modem_rx/axis_data_fifo_fhy_defec_sub/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.617     3.617    
    SLICE_X79Y136        FDRE (Setup_fdre_C_D)       -0.008     3.609    design_1_i/modem_0/inst/modem_rx/axis_data_fifo_fhy_defec_sub/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          3.609    
                         arrival time                          -0.552    
  -------------------------------------------------------------------
                         slack                                  3.057    

Slack (MET) :             3.118ns  (required time - arrival time)
  Source:                 design_1_i/modem_0/inst/modem_rx/axis_data_fifo_fhy_defec_sub/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.808ns period=3.617ns})
  Destination:            design_1_i/modem_0/inst/modem_rx/axis_data_fifo_fhy_defec_sub/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.617ns  (MaxDelay Path 3.617ns)
  Data Path Delay:        0.521ns  (logic 0.223ns (42.788%)  route 0.298ns (57.212%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 3.617ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y136                                     0.000     0.000 r  design_1_i/modem_0/inst/modem_rx/axis_data_fifo_fhy_defec_sub/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X80Y136        FDRE (Prop_fdre_C_Q)         0.223     0.223 r  design_1_i/modem_0/inst/modem_rx/axis_data_fifo_fhy_defec_sub/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.298     0.521    design_1_i/modem_0/inst/modem_rx/axis_data_fifo_fhy_defec_sub/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[2]
    SLICE_X82Y135        FDRE                                         r  design_1_i/modem_0/inst/modem_rx/axis_data_fifo_fhy_defec_sub/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    3.617     3.617    
    SLICE_X82Y135        FDRE (Setup_fdre_C_D)        0.022     3.639    design_1_i/modem_0/inst/modem_rx/axis_data_fifo_fhy_defec_sub/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          3.639    
                         arrival time                          -0.521    
  -------------------------------------------------------------------
                         slack                                  3.118    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out2_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        4.798ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.798ns  (required time - arrival time)
  Source:                 design_1_i/modem_0/inst/modem_rx/axis_data_fifo_fhy_defec_sub/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Destination:            design_1_i/modem_0/inst/modem_rx/axis_data_fifo_fhy_defec_sub/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.808ns period=3.617ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.425ns  (MaxDelay Path 5.425ns)
  Data Path Delay:        0.569ns  (logic 0.204ns (35.872%)  route 0.365ns (64.128%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.425ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y135                                     0.000     0.000 r  design_1_i/modem_0/inst/modem_rx/axis_data_fifo_fhy_defec_sub/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X75Y135        FDRE (Prop_fdre_C_Q)         0.204     0.204 r  design_1_i/modem_0/inst/modem_rx/axis_data_fifo_fhy_defec_sub/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.365     0.569    design_1_i/modem_0/inst/modem_rx/axis_data_fifo_fhy_defec_sub/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[3]
    SLICE_X74Y135        FDRE                                         r  design_1_i/modem_0/inst/modem_rx/axis_data_fifo_fhy_defec_sub/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.425     5.425    
    SLICE_X74Y135        FDRE (Setup_fdre_C_D)       -0.058     5.367    design_1_i/modem_0/inst/modem_rx/axis_data_fifo_fhy_defec_sub/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          5.367    
                         arrival time                          -0.569    
  -------------------------------------------------------------------
                         slack                                  4.798    

Slack (MET) :             4.853ns  (required time - arrival time)
  Source:                 design_1_i/modem_0/inst/modem_rx/axis_data_fifo_fhy_defec_sub/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Destination:            design_1_i/modem_0/inst/modem_rx/axis_data_fifo_fhy_defec_sub/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.808ns period=3.617ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.425ns  (MaxDelay Path 5.425ns)
  Data Path Delay:        0.480ns  (logic 0.204ns (42.525%)  route 0.276ns (57.475%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.425ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y135                                     0.000     0.000 r  design_1_i/modem_0/inst/modem_rx/axis_data_fifo_fhy_defec_sub/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X75Y135        FDRE (Prop_fdre_C_Q)         0.204     0.204 r  design_1_i/modem_0/inst/modem_rx/axis_data_fifo_fhy_defec_sub/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.276     0.480    design_1_i/modem_0/inst/modem_rx/axis_data_fifo_fhy_defec_sub/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[1]
    SLICE_X76Y135        FDRE                                         r  design_1_i/modem_0/inst/modem_rx/axis_data_fifo_fhy_defec_sub/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.425     5.425    
    SLICE_X76Y135        FDRE (Setup_fdre_C_D)       -0.092     5.333    design_1_i/modem_0/inst/modem_rx/axis_data_fifo_fhy_defec_sub/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          5.333    
                         arrival time                          -0.480    
  -------------------------------------------------------------------
                         slack                                  4.853    

Slack (MET) :             4.905ns  (required time - arrival time)
  Source:                 design_1_i/modem_0/inst/modem_rx/axis_data_fifo_fhy_defec_sub/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Destination:            design_1_i/modem_0/inst/modem_rx/axis_data_fifo_fhy_defec_sub/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.808ns period=3.617ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.425ns  (MaxDelay Path 5.425ns)
  Data Path Delay:        0.510ns  (logic 0.223ns (43.689%)  route 0.287ns (56.311%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.425ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y135                                     0.000     0.000 r  design_1_i/modem_0/inst/modem_rx/axis_data_fifo_fhy_defec_sub/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X75Y135        FDRE (Prop_fdre_C_Q)         0.223     0.223 r  design_1_i/modem_0/inst/modem_rx/axis_data_fifo_fhy_defec_sub/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.287     0.510    design_1_i/modem_0/inst/modem_rx/axis_data_fifo_fhy_defec_sub/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[2]
    SLICE_X76Y135        FDRE                                         r  design_1_i/modem_0/inst/modem_rx/axis_data_fifo_fhy_defec_sub/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.425     5.425    
    SLICE_X76Y135        FDRE (Setup_fdre_C_D)       -0.010     5.415    design_1_i/modem_0/inst/modem_rx/axis_data_fifo_fhy_defec_sub/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          5.415    
                         arrival time                          -0.510    
  -------------------------------------------------------------------
                         slack                                  4.905    

Slack (MET) :             4.923ns  (required time - arrival time)
  Source:                 design_1_i/modem_0/inst/modem_rx/axis_data_fifo_fhy_defec_sub/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@2.713ns period=5.425ns})
  Destination:            design_1_i/modem_0/inst/modem_rx/axis_data_fifo_fhy_defec_sub/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@1.808ns period=3.617ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.425ns  (MaxDelay Path 5.425ns)
  Data Path Delay:        0.523ns  (logic 0.223ns (42.644%)  route 0.300ns (57.356%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.425ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y135                                     0.000     0.000 r  design_1_i/modem_0/inst/modem_rx/axis_data_fifo_fhy_defec_sub/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X75Y135        FDRE (Prop_fdre_C_Q)         0.223     0.223 r  design_1_i/modem_0/inst/modem_rx/axis_data_fifo_fhy_defec_sub/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.300     0.523    design_1_i/modem_0/inst/modem_rx/axis_data_fifo_fhy_defec_sub/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[0]
    SLICE_X74Y135        FDRE                                         r  design_1_i/modem_0/inst/modem_rx/axis_data_fifo_fhy_defec_sub/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.425     5.425    
    SLICE_X74Y135        FDRE (Setup_fdre_C_D)        0.021     5.446    design_1_i/modem_0/inst/modem_rx/axis_data_fifo_fhy_defec_sub/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          5.446    
                         arrival time                          -0.523    
  -------------------------------------------------------------------
                         slack                                  4.923    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  axi_periph_clk_design_1_CLK_COMMON_0
  To Clock:  axi_periph_clk_design_1_CLK_COMMON_0

Setup :            0  Failing Endpoints,  Worst Slack        3.529ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.372ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.529ns  (required time - arrival time)
  Source:                 design_1_i/CLK_AXI/AXI_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_tx_channel_2/i_up_dac_channel/up_dac_data_sel_reg[0]/CLR
                            (recovery check against rising-edge clock axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_periph_clk_design_1_CLK_COMMON_0 rise@10.000ns - axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        6.211ns  (logic 0.302ns (4.862%)  route 5.909ns (95.138%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.633ns = ( 9.367 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.331ns
    Clock Pessimism Removal (CPR):    -0.653ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.121     2.689    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.050    -4.361 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.465    -2.896    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -2.803 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=13160, routed)       1.472    -1.331    design_1_i/CLK_AXI/AXI_reset/U0/slowest_sync_clk
    SLICE_X10Y144        FDRE                                         r  design_1_i/CLK_AXI/AXI_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y144        FDRE (Prop_fdre_C_Q)         0.259    -1.072 r  design_1_i/CLK_AXI/AXI_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=182, routed)         4.521     3.449    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_xfer_cntrl/s_axi_aresetn
    SLICE_X140Y94        LUT1 (Prop_lut1_I0_O)        0.043     3.492 f  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_xfer_cntrl/up_axi_awready_int_i_1/O
                         net (fo=1249, routed)        1.389     4.880    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_tx_channel_2/i_up_dac_channel/up_xfer_state_reg
    SLICE_X139Y67        FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_tx_channel_2/i_up_dac_channel/up_dac_data_sel_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                     10.000    10.000 r  
    F22                                               0.000    10.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436    11.436 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.018    12.454    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.026     6.428 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.355     7.783    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.866 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=13160, routed)       1.501     9.367    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_tx_channel_2/i_up_dac_channel/s_axi_aclk
    SLICE_X139Y67        FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_tx_channel_2/i_up_dac_channel/up_dac_data_sel_reg[0]/C
                         clock pessimism             -0.653     8.713    
                         clock uncertainty           -0.092     8.621    
    SLICE_X139Y67        FDCE (Recov_fdce_C_CLR)     -0.212     8.409    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_tx_channel_2/i_up_dac_channel/up_dac_data_sel_reg[0]
  -------------------------------------------------------------------
                         required time                          8.409    
                         arrival time                          -4.880    
  -------------------------------------------------------------------
                         slack                                  3.529    

Slack (MET) :             3.529ns  (required time - arrival time)
  Source:                 design_1_i/CLK_AXI/AXI_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_tx_channel_2/i_up_dac_channel/up_dac_data_sel_reg[1]/CLR
                            (recovery check against rising-edge clock axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_periph_clk_design_1_CLK_COMMON_0 rise@10.000ns - axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        6.211ns  (logic 0.302ns (4.862%)  route 5.909ns (95.138%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.633ns = ( 9.367 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.331ns
    Clock Pessimism Removal (CPR):    -0.653ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.121     2.689    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.050    -4.361 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.465    -2.896    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -2.803 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=13160, routed)       1.472    -1.331    design_1_i/CLK_AXI/AXI_reset/U0/slowest_sync_clk
    SLICE_X10Y144        FDRE                                         r  design_1_i/CLK_AXI/AXI_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y144        FDRE (Prop_fdre_C_Q)         0.259    -1.072 r  design_1_i/CLK_AXI/AXI_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=182, routed)         4.521     3.449    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_xfer_cntrl/s_axi_aresetn
    SLICE_X140Y94        LUT1 (Prop_lut1_I0_O)        0.043     3.492 f  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_xfer_cntrl/up_axi_awready_int_i_1/O
                         net (fo=1249, routed)        1.389     4.880    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_tx_channel_2/i_up_dac_channel/up_xfer_state_reg
    SLICE_X139Y67        FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_tx_channel_2/i_up_dac_channel/up_dac_data_sel_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                     10.000    10.000 r  
    F22                                               0.000    10.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436    11.436 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.018    12.454    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.026     6.428 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.355     7.783    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.866 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=13160, routed)       1.501     9.367    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_tx_channel_2/i_up_dac_channel/s_axi_aclk
    SLICE_X139Y67        FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_tx_channel_2/i_up_dac_channel/up_dac_data_sel_reg[1]/C
                         clock pessimism             -0.653     8.713    
                         clock uncertainty           -0.092     8.621    
    SLICE_X139Y67        FDCE (Recov_fdce_C_CLR)     -0.212     8.409    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_tx_channel_2/i_up_dac_channel/up_dac_data_sel_reg[1]
  -------------------------------------------------------------------
                         required time                          8.409    
                         arrival time                          -4.880    
  -------------------------------------------------------------------
                         slack                                  3.529    

Slack (MET) :             3.529ns  (required time - arrival time)
  Source:                 design_1_i/CLK_AXI/AXI_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_tx_channel_2/i_up_dac_channel/up_dac_data_sel_reg[2]/CLR
                            (recovery check against rising-edge clock axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_periph_clk_design_1_CLK_COMMON_0 rise@10.000ns - axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        6.211ns  (logic 0.302ns (4.862%)  route 5.909ns (95.138%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.633ns = ( 9.367 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.331ns
    Clock Pessimism Removal (CPR):    -0.653ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.121     2.689    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.050    -4.361 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.465    -2.896    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -2.803 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=13160, routed)       1.472    -1.331    design_1_i/CLK_AXI/AXI_reset/U0/slowest_sync_clk
    SLICE_X10Y144        FDRE                                         r  design_1_i/CLK_AXI/AXI_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y144        FDRE (Prop_fdre_C_Q)         0.259    -1.072 r  design_1_i/CLK_AXI/AXI_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=182, routed)         4.521     3.449    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_xfer_cntrl/s_axi_aresetn
    SLICE_X140Y94        LUT1 (Prop_lut1_I0_O)        0.043     3.492 f  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_xfer_cntrl/up_axi_awready_int_i_1/O
                         net (fo=1249, routed)        1.389     4.880    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_tx_channel_2/i_up_dac_channel/up_xfer_state_reg
    SLICE_X139Y67        FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_tx_channel_2/i_up_dac_channel/up_dac_data_sel_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                     10.000    10.000 r  
    F22                                               0.000    10.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436    11.436 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.018    12.454    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.026     6.428 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.355     7.783    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.866 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=13160, routed)       1.501     9.367    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_tx_channel_2/i_up_dac_channel/s_axi_aclk
    SLICE_X139Y67        FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_tx_channel_2/i_up_dac_channel/up_dac_data_sel_reg[2]/C
                         clock pessimism             -0.653     8.713    
                         clock uncertainty           -0.092     8.621    
    SLICE_X139Y67        FDCE (Recov_fdce_C_CLR)     -0.212     8.409    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_tx_channel_2/i_up_dac_channel/up_dac_data_sel_reg[2]
  -------------------------------------------------------------------
                         required time                          8.409    
                         arrival time                          -4.880    
  -------------------------------------------------------------------
                         slack                                  3.529    

Slack (MET) :             3.529ns  (required time - arrival time)
  Source:                 design_1_i/CLK_AXI/AXI_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_tx_channel_2/i_up_dac_channel/up_dac_data_sel_reg[3]/CLR
                            (recovery check against rising-edge clock axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_periph_clk_design_1_CLK_COMMON_0 rise@10.000ns - axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        6.211ns  (logic 0.302ns (4.862%)  route 5.909ns (95.138%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.633ns = ( 9.367 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.331ns
    Clock Pessimism Removal (CPR):    -0.653ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.121     2.689    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.050    -4.361 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.465    -2.896    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -2.803 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=13160, routed)       1.472    -1.331    design_1_i/CLK_AXI/AXI_reset/U0/slowest_sync_clk
    SLICE_X10Y144        FDRE                                         r  design_1_i/CLK_AXI/AXI_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y144        FDRE (Prop_fdre_C_Q)         0.259    -1.072 r  design_1_i/CLK_AXI/AXI_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=182, routed)         4.521     3.449    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_xfer_cntrl/s_axi_aresetn
    SLICE_X140Y94        LUT1 (Prop_lut1_I0_O)        0.043     3.492 f  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_xfer_cntrl/up_axi_awready_int_i_1/O
                         net (fo=1249, routed)        1.389     4.880    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_tx_channel_2/i_up_dac_channel/up_xfer_state_reg
    SLICE_X139Y67        FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_tx_channel_2/i_up_dac_channel/up_dac_data_sel_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                     10.000    10.000 r  
    F22                                               0.000    10.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436    11.436 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.018    12.454    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.026     6.428 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.355     7.783    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.866 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=13160, routed)       1.501     9.367    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_tx_channel_2/i_up_dac_channel/s_axi_aclk
    SLICE_X139Y67        FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_tx_channel_2/i_up_dac_channel/up_dac_data_sel_reg[3]/C
                         clock pessimism             -0.653     8.713    
                         clock uncertainty           -0.092     8.621    
    SLICE_X139Y67        FDCE (Recov_fdce_C_CLR)     -0.212     8.409    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_tx_channel_2/i_up_dac_channel/up_dac_data_sel_reg[3]
  -------------------------------------------------------------------
                         required time                          8.409    
                         arrival time                          -4.880    
  -------------------------------------------------------------------
                         slack                                  3.529    

Slack (MET) :             3.673ns  (required time - arrival time)
  Source:                 design_1_i/CLK_AXI/AXI_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_tx_channel_0/i_up_dac_channel/up_dac_data_sel_reg[0]/CLR
                            (recovery check against rising-edge clock axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_periph_clk_design_1_CLK_COMMON_0 rise@10.000ns - axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        6.126ns  (logic 0.302ns (4.930%)  route 5.824ns (95.070%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.632ns = ( 9.368 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.331ns
    Clock Pessimism Removal (CPR):    -0.653ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.121     2.689    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.050    -4.361 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.465    -2.896    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -2.803 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=13160, routed)       1.472    -1.331    design_1_i/CLK_AXI/AXI_reset/U0/slowest_sync_clk
    SLICE_X10Y144        FDRE                                         r  design_1_i/CLK_AXI/AXI_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y144        FDRE (Prop_fdre_C_Q)         0.259    -1.072 r  design_1_i/CLK_AXI/AXI_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=182, routed)         4.521     3.449    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_xfer_cntrl/s_axi_aresetn
    SLICE_X140Y94        LUT1 (Prop_lut1_I0_O)        0.043     3.492 f  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_xfer_cntrl/up_axi_awready_int_i_1/O
                         net (fo=1249, routed)        1.303     4.795    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_tx_channel_0/i_up_dac_channel/up_xfer_state_reg
    SLICE_X138Y66        FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_tx_channel_0/i_up_dac_channel/up_dac_data_sel_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                     10.000    10.000 r  
    F22                                               0.000    10.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436    11.436 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.018    12.454    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.026     6.428 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.355     7.783    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.866 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=13160, routed)       1.502     9.368    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_tx_channel_0/i_up_dac_channel/s_axi_aclk
    SLICE_X138Y66        FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_tx_channel_0/i_up_dac_channel/up_dac_data_sel_reg[0]/C
                         clock pessimism             -0.653     8.714    
                         clock uncertainty           -0.092     8.622    
    SLICE_X138Y66        FDCE (Recov_fdce_C_CLR)     -0.154     8.468    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_tx_channel_0/i_up_dac_channel/up_dac_data_sel_reg[0]
  -------------------------------------------------------------------
                         required time                          8.468    
                         arrival time                          -4.795    
  -------------------------------------------------------------------
                         slack                                  3.673    

Slack (MET) :             3.673ns  (required time - arrival time)
  Source:                 design_1_i/CLK_AXI/AXI_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_tx_channel_0/i_up_dac_channel/up_dac_data_sel_reg[1]/CLR
                            (recovery check against rising-edge clock axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_periph_clk_design_1_CLK_COMMON_0 rise@10.000ns - axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        6.126ns  (logic 0.302ns (4.930%)  route 5.824ns (95.070%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.632ns = ( 9.368 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.331ns
    Clock Pessimism Removal (CPR):    -0.653ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.121     2.689    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.050    -4.361 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.465    -2.896    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -2.803 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=13160, routed)       1.472    -1.331    design_1_i/CLK_AXI/AXI_reset/U0/slowest_sync_clk
    SLICE_X10Y144        FDRE                                         r  design_1_i/CLK_AXI/AXI_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y144        FDRE (Prop_fdre_C_Q)         0.259    -1.072 r  design_1_i/CLK_AXI/AXI_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=182, routed)         4.521     3.449    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_xfer_cntrl/s_axi_aresetn
    SLICE_X140Y94        LUT1 (Prop_lut1_I0_O)        0.043     3.492 f  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_xfer_cntrl/up_axi_awready_int_i_1/O
                         net (fo=1249, routed)        1.303     4.795    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_tx_channel_0/i_up_dac_channel/up_xfer_state_reg
    SLICE_X138Y66        FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_tx_channel_0/i_up_dac_channel/up_dac_data_sel_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                     10.000    10.000 r  
    F22                                               0.000    10.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436    11.436 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.018    12.454    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.026     6.428 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.355     7.783    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.866 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=13160, routed)       1.502     9.368    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_tx_channel_0/i_up_dac_channel/s_axi_aclk
    SLICE_X138Y66        FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_tx_channel_0/i_up_dac_channel/up_dac_data_sel_reg[1]/C
                         clock pessimism             -0.653     8.714    
                         clock uncertainty           -0.092     8.622    
    SLICE_X138Y66        FDCE (Recov_fdce_C_CLR)     -0.154     8.468    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_tx_channel_0/i_up_dac_channel/up_dac_data_sel_reg[1]
  -------------------------------------------------------------------
                         required time                          8.468    
                         arrival time                          -4.795    
  -------------------------------------------------------------------
                         slack                                  3.673    

Slack (MET) :             3.673ns  (required time - arrival time)
  Source:                 design_1_i/CLK_AXI/AXI_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_tx_channel_0/i_up_dac_channel/up_dac_data_sel_reg[2]/CLR
                            (recovery check against rising-edge clock axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_periph_clk_design_1_CLK_COMMON_0 rise@10.000ns - axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        6.126ns  (logic 0.302ns (4.930%)  route 5.824ns (95.070%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.632ns = ( 9.368 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.331ns
    Clock Pessimism Removal (CPR):    -0.653ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.121     2.689    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.050    -4.361 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.465    -2.896    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -2.803 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=13160, routed)       1.472    -1.331    design_1_i/CLK_AXI/AXI_reset/U0/slowest_sync_clk
    SLICE_X10Y144        FDRE                                         r  design_1_i/CLK_AXI/AXI_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y144        FDRE (Prop_fdre_C_Q)         0.259    -1.072 r  design_1_i/CLK_AXI/AXI_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=182, routed)         4.521     3.449    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_xfer_cntrl/s_axi_aresetn
    SLICE_X140Y94        LUT1 (Prop_lut1_I0_O)        0.043     3.492 f  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_xfer_cntrl/up_axi_awready_int_i_1/O
                         net (fo=1249, routed)        1.303     4.795    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_tx_channel_0/i_up_dac_channel/up_xfer_state_reg
    SLICE_X138Y66        FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_tx_channel_0/i_up_dac_channel/up_dac_data_sel_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                     10.000    10.000 r  
    F22                                               0.000    10.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436    11.436 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.018    12.454    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.026     6.428 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.355     7.783    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.866 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=13160, routed)       1.502     9.368    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_tx_channel_0/i_up_dac_channel/s_axi_aclk
    SLICE_X138Y66        FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_tx_channel_0/i_up_dac_channel/up_dac_data_sel_reg[2]/C
                         clock pessimism             -0.653     8.714    
                         clock uncertainty           -0.092     8.622    
    SLICE_X138Y66        FDCE (Recov_fdce_C_CLR)     -0.154     8.468    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_tx_channel_0/i_up_dac_channel/up_dac_data_sel_reg[2]
  -------------------------------------------------------------------
                         required time                          8.468    
                         arrival time                          -4.795    
  -------------------------------------------------------------------
                         slack                                  3.673    

Slack (MET) :             3.673ns  (required time - arrival time)
  Source:                 design_1_i/CLK_AXI/AXI_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_tx_channel_0/i_up_dac_channel/up_dac_data_sel_reg[3]/CLR
                            (recovery check against rising-edge clock axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_periph_clk_design_1_CLK_COMMON_0 rise@10.000ns - axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        6.126ns  (logic 0.302ns (4.930%)  route 5.824ns (95.070%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.632ns = ( 9.368 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.331ns
    Clock Pessimism Removal (CPR):    -0.653ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.121     2.689    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.050    -4.361 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.465    -2.896    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -2.803 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=13160, routed)       1.472    -1.331    design_1_i/CLK_AXI/AXI_reset/U0/slowest_sync_clk
    SLICE_X10Y144        FDRE                                         r  design_1_i/CLK_AXI/AXI_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y144        FDRE (Prop_fdre_C_Q)         0.259    -1.072 r  design_1_i/CLK_AXI/AXI_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=182, routed)         4.521     3.449    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_xfer_cntrl/s_axi_aresetn
    SLICE_X140Y94        LUT1 (Prop_lut1_I0_O)        0.043     3.492 f  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_xfer_cntrl/up_axi_awready_int_i_1/O
                         net (fo=1249, routed)        1.303     4.795    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_tx_channel_0/i_up_dac_channel/up_xfer_state_reg
    SLICE_X138Y66        FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_tx_channel_0/i_up_dac_channel/up_dac_data_sel_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                     10.000    10.000 r  
    F22                                               0.000    10.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436    11.436 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.018    12.454    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.026     6.428 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.355     7.783    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.866 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=13160, routed)       1.502     9.368    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_tx_channel_0/i_up_dac_channel/s_axi_aclk
    SLICE_X138Y66        FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_tx_channel_0/i_up_dac_channel/up_dac_data_sel_reg[3]/C
                         clock pessimism             -0.653     8.714    
                         clock uncertainty           -0.092     8.622    
    SLICE_X138Y66        FDCE (Recov_fdce_C_CLR)     -0.154     8.468    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_tx_channel_0/i_up_dac_channel/up_dac_data_sel_reg[3]
  -------------------------------------------------------------------
                         required time                          8.468    
                         arrival time                          -4.795    
  -------------------------------------------------------------------
                         slack                                  3.673    

Slack (MET) :             3.768ns  (required time - arrival time)
  Source:                 design_1_i/CLK_AXI/AXI_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_tx_channel_0/i_up_dac_channel/up_dac_iq_mode_reg[1]/CLR
                            (recovery check against rising-edge clock axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_periph_clk_design_1_CLK_COMMON_0 rise@10.000ns - axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        5.972ns  (logic 0.302ns (5.057%)  route 5.670ns (94.943%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.633ns = ( 9.367 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.331ns
    Clock Pessimism Removal (CPR):    -0.653ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.121     2.689    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.050    -4.361 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.465    -2.896    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -2.803 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=13160, routed)       1.472    -1.331    design_1_i/CLK_AXI/AXI_reset/U0/slowest_sync_clk
    SLICE_X10Y144        FDRE                                         r  design_1_i/CLK_AXI/AXI_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y144        FDRE (Prop_fdre_C_Q)         0.259    -1.072 r  design_1_i/CLK_AXI/AXI_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=182, routed)         4.521     3.449    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_xfer_cntrl/s_axi_aresetn
    SLICE_X140Y94        LUT1 (Prop_lut1_I0_O)        0.043     3.492 f  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_xfer_cntrl/up_axi_awready_int_i_1/O
                         net (fo=1249, routed)        1.150     4.642    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_tx_channel_0/i_up_dac_channel/up_xfer_state_reg
    SLICE_X144Y69        FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_tx_channel_0/i_up_dac_channel/up_dac_iq_mode_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                     10.000    10.000 r  
    F22                                               0.000    10.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436    11.436 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.018    12.454    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.026     6.428 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.355     7.783    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.866 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=13160, routed)       1.501     9.367    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_tx_channel_0/i_up_dac_channel/s_axi_aclk
    SLICE_X144Y69        FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_tx_channel_0/i_up_dac_channel/up_dac_iq_mode_reg[1]/C
                         clock pessimism             -0.653     8.713    
                         clock uncertainty           -0.092     8.621    
    SLICE_X144Y69        FDCE (Recov_fdce_C_CLR)     -0.212     8.409    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_tx_channel_0/i_up_dac_channel/up_dac_iq_mode_reg[1]
  -------------------------------------------------------------------
                         required time                          8.409    
                         arrival time                          -4.642    
  -------------------------------------------------------------------
                         slack                                  3.768    

Slack (MET) :             3.768ns  (required time - arrival time)
  Source:                 design_1_i/CLK_AXI/AXI_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_tx_channel_0/i_up_dac_channel/up_dac_lb_enb_reg/CLR
                            (recovery check against rising-edge clock axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (axi_periph_clk_design_1_CLK_COMMON_0 rise@10.000ns - axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        5.972ns  (logic 0.302ns (5.057%)  route 5.670ns (94.943%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.633ns = ( 9.367 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.331ns
    Clock Pessimism Removal (CPR):    -0.653ns
  Clock Uncertainty:      0.092ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.121     2.689    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.050    -4.361 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.465    -2.896    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -2.803 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=13160, routed)       1.472    -1.331    design_1_i/CLK_AXI/AXI_reset/U0/slowest_sync_clk
    SLICE_X10Y144        FDRE                                         r  design_1_i/CLK_AXI/AXI_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y144        FDRE (Prop_fdre_C_Q)         0.259    -1.072 r  design_1_i/CLK_AXI/AXI_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=182, routed)         4.521     3.449    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_xfer_cntrl/s_axi_aresetn
    SLICE_X140Y94        LUT1 (Prop_lut1_I0_O)        0.043     3.492 f  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_xfer_cntrl/up_axi_awready_int_i_1/O
                         net (fo=1249, routed)        1.150     4.642    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_tx_channel_0/i_up_dac_channel/up_xfer_state_reg
    SLICE_X144Y69        FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_tx_channel_0/i_up_dac_channel/up_dac_lb_enb_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                     10.000    10.000 r  
    F22                                               0.000    10.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436    11.436 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.018    12.454    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.026     6.428 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.355     7.783    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     7.866 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=13160, routed)       1.501     9.367    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_tx_channel_0/i_up_dac_channel/s_axi_aclk
    SLICE_X144Y69        FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_tx_channel_0/i_up_dac_channel/up_dac_lb_enb_reg/C
                         clock pessimism             -0.653     8.713    
                         clock uncertainty           -0.092     8.621    
    SLICE_X144Y69        FDCE (Recov_fdce_C_CLR)     -0.212     8.409    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_tx_channel_0/i_up_dac_channel/up_dac_lb_enb_reg
  -------------------------------------------------------------------
                         required time                          8.409    
                         arrival time                          -4.642    
  -------------------------------------------------------------------
                         slack                                  3.768    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.372ns  (arrival time - required time)
  Source:                 design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/reset_iddr_reg/C
                            (rising edge-triggered cell FDRE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/ddr_output_gen.output_ddr_pins[5].gen_oddr.oddr_inst/R
                            (removal check against rising-edge clock axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns - axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.107ns (27.091%)  route 0.288ns (72.909%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.158ns
    Source Clock Delay      (SCD):    -0.307ns
    Clock Pessimism Removal (CPR):    0.089ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.542     1.035    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.619    -1.584 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.574    -1.010    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.984 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=13160, routed)       0.677    -0.307    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/axi_c2c_phy_clk
    SLICE_X2Y147         FDRE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/reset_iddr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y147         FDRE (Prop_fdre_C_Q)         0.107    -0.200 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/reset_iddr_reg/Q
                         net (fo=19, routed)          0.288     0.088    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/reset_iddr
    OLOGIC_X0Y145        ODDR                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/ddr_output_gen.output_ddr_pins[5].gen_oddr.oddr_inst/R
  -------------------------------------------------------------------    -------------------

                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.599     1.288    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.039    -1.751 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.637    -1.114    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.084 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=13160, routed)       0.926    -0.158    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/axi_c2c_phy_clk
    OLOGIC_X0Y145        ODDR                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/ddr_output_gen.output_ddr_pins[5].gen_oddr.oddr_inst/C
                         clock pessimism             -0.089    -0.246    
    OLOGIC_X0Y145        ODDR (Remov_oddr_C_R)       -0.038    -0.284    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/ddr_output_gen.output_ddr_pins[5].gen_oddr.oddr_inst
  -------------------------------------------------------------------
                         required time                          0.284    
                         arrival time                           0.088    
  -------------------------------------------------------------------
                         slack                                  0.372    

Slack (MET) :             0.502ns  (arrival time - required time)
  Source:                 design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/reset_iddr_reg/C
                            (rising edge-triggered cell FDRE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/ddr_output_gen.output_ddr_pins[11].gen_oddr.oddr_inst/R
                            (removal check against rising-edge clock axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns - axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        0.523ns  (logic 0.107ns (20.465%)  route 0.416ns (79.535%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.160ns
    Source Clock Delay      (SCD):    -0.307ns
    Clock Pessimism Removal (CPR):    0.089ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.542     1.035    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.619    -1.584 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.574    -1.010    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.984 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=13160, routed)       0.677    -0.307    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/axi_c2c_phy_clk
    SLICE_X2Y147         FDRE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/reset_iddr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y147         FDRE (Prop_fdre_C_Q)         0.107    -0.200 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/reset_iddr_reg/Q
                         net (fo=19, routed)          0.416     0.215    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/reset_iddr
    OLOGIC_X0Y140        ODDR                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/ddr_output_gen.output_ddr_pins[11].gen_oddr.oddr_inst/R
  -------------------------------------------------------------------    -------------------

                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.599     1.288    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.039    -1.751 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.637    -1.114    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.084 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=13160, routed)       0.924    -0.160    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/axi_c2c_phy_clk
    OLOGIC_X0Y140        ODDR                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/ddr_output_gen.output_ddr_pins[11].gen_oddr.oddr_inst/C
                         clock pessimism             -0.089    -0.248    
    OLOGIC_X0Y140        ODDR (Remov_oddr_C_R)       -0.038    -0.286    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/ddr_output_gen.output_ddr_pins[11].gen_oddr.oddr_inst
  -------------------------------------------------------------------
                         required time                          0.286    
                         arrival time                           0.215    
  -------------------------------------------------------------------
                         slack                                  0.502    

Slack (MET) :             0.544ns  (arrival time - required time)
  Source:                 design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/reset_iddr_reg/C
                            (rising edge-triggered cell FDRE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/ddr_output_gen.output_ddr_pins[13].gen_oddr.oddr_inst/R
                            (removal check against rising-edge clock axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns - axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        0.566ns  (logic 0.107ns (18.896%)  route 0.459ns (81.104%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.159ns
    Source Clock Delay      (SCD):    -0.307ns
    Clock Pessimism Removal (CPR):    0.089ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.542     1.035    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.619    -1.584 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.574    -1.010    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.984 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=13160, routed)       0.677    -0.307    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/axi_c2c_phy_clk
    SLICE_X2Y147         FDRE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/reset_iddr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y147         FDRE (Prop_fdre_C_Q)         0.107    -0.200 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/reset_iddr_reg/Q
                         net (fo=19, routed)          0.459     0.259    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/reset_iddr
    OLOGIC_X0Y141        ODDR                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/ddr_output_gen.output_ddr_pins[13].gen_oddr.oddr_inst/R
  -------------------------------------------------------------------    -------------------

                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.599     1.288    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.039    -1.751 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.637    -1.114    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.084 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=13160, routed)       0.925    -0.159    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/axi_c2c_phy_clk
    OLOGIC_X0Y141        ODDR                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/ddr_output_gen.output_ddr_pins[13].gen_oddr.oddr_inst/C
                         clock pessimism             -0.089    -0.247    
    OLOGIC_X0Y141        ODDR (Remov_oddr_C_R)       -0.038    -0.285    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_output_inst/ddr_output_gen.output_ddr_pins[13].gen_oddr.oddr_inst
  -------------------------------------------------------------------
                         required time                          0.285    
                         arrival time                           0.259    
  -------------------------------------------------------------------
                         slack                                  0.544    

Slack (MET) :             0.558ns  (arrival time - required time)
  Source:                 design_1_i/CLK_AXI/AXI_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_1/i_up_dac_channel/up_dac_pat_data_2_reg[0]/CLR
                            (removal check against rising-edge clock axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns - axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        0.649ns  (logic 0.146ns (22.510%)  route 0.503ns (77.490%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.141ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.292ns
    Source Clock Delay      (SCD):    -0.341ns
    Clock Pessimism Removal (CPR):    -0.091ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.542     1.035    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.619    -1.584 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.574    -1.010    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.984 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=13160, routed)       0.643    -0.341    design_1_i/CLK_AXI/AXI_reset/U0/slowest_sync_clk
    SLICE_X10Y144        FDRE                                         r  design_1_i/CLK_AXI/AXI_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y144        FDRE (Prop_fdre_C_Q)         0.118    -0.223 r  design_1_i/CLK_AXI/AXI_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=182, routed)         0.334     0.111    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_cntrl/s_axi_aresetn
    SLICE_X10Y151        LUT1 (Prop_lut1_I0_O)        0.028     0.139 f  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_cntrl/up_axi_awready_int_i_1/O
                         net (fo=1217, routed)        0.168     0.307    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_1/i_up_dac_channel/up_xfer_state_reg
    SLICE_X10Y153        FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_1/i_up_dac_channel/up_dac_pat_data_2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.599     1.288    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.039    -1.751 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.637    -1.114    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.084 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=13160, routed)       0.792    -0.292    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_1/i_up_dac_channel/s_axi_aclk
    SLICE_X10Y153        FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_1/i_up_dac_channel/up_dac_pat_data_2_reg[0]/C
                         clock pessimism              0.091    -0.200    
    SLICE_X10Y153        FDCE (Remov_fdce_C_CLR)     -0.050    -0.250    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_1/i_up_dac_channel/up_dac_pat_data_2_reg[0]
  -------------------------------------------------------------------
                         required time                          0.250    
                         arrival time                           0.307    
  -------------------------------------------------------------------
                         slack                                  0.558    

Slack (MET) :             0.558ns  (arrival time - required time)
  Source:                 design_1_i/CLK_AXI/AXI_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_1/i_up_dac_channel/up_dac_pat_data_2_reg[3]/CLR
                            (removal check against rising-edge clock axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns - axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        0.649ns  (logic 0.146ns (22.510%)  route 0.503ns (77.490%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.141ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.292ns
    Source Clock Delay      (SCD):    -0.341ns
    Clock Pessimism Removal (CPR):    -0.091ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.542     1.035    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.619    -1.584 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.574    -1.010    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.984 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=13160, routed)       0.643    -0.341    design_1_i/CLK_AXI/AXI_reset/U0/slowest_sync_clk
    SLICE_X10Y144        FDRE                                         r  design_1_i/CLK_AXI/AXI_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y144        FDRE (Prop_fdre_C_Q)         0.118    -0.223 r  design_1_i/CLK_AXI/AXI_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=182, routed)         0.334     0.111    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_cntrl/s_axi_aresetn
    SLICE_X10Y151        LUT1 (Prop_lut1_I0_O)        0.028     0.139 f  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_cntrl/up_axi_awready_int_i_1/O
                         net (fo=1217, routed)        0.168     0.307    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_1/i_up_dac_channel/up_xfer_state_reg
    SLICE_X10Y153        FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_1/i_up_dac_channel/up_dac_pat_data_2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.599     1.288    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.039    -1.751 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.637    -1.114    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.084 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=13160, routed)       0.792    -0.292    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_1/i_up_dac_channel/s_axi_aclk
    SLICE_X10Y153        FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_1/i_up_dac_channel/up_dac_pat_data_2_reg[3]/C
                         clock pessimism              0.091    -0.200    
    SLICE_X10Y153        FDCE (Remov_fdce_C_CLR)     -0.050    -0.250    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_1/i_up_dac_channel/up_dac_pat_data_2_reg[3]
  -------------------------------------------------------------------
                         required time                          0.250    
                         arrival time                           0.307    
  -------------------------------------------------------------------
                         slack                                  0.558    

Slack (MET) :             0.612ns  (arrival time - required time)
  Source:                 design_1_i/CLK_AXI/AXI_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/up_dac_frame_reg/CLR
                            (removal check against rising-edge clock axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns - axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        0.716ns  (logic 0.146ns (20.398%)  route 0.570ns (79.602%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.173ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.260ns
    Source Clock Delay      (SCD):    -0.341ns
    Clock Pessimism Removal (CPR):    -0.091ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.542     1.035    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.619    -1.584 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.574    -1.010    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.984 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=13160, routed)       0.643    -0.341    design_1_i/CLK_AXI/AXI_reset/U0/slowest_sync_clk
    SLICE_X10Y144        FDRE                                         r  design_1_i/CLK_AXI/AXI_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y144        FDRE (Prop_fdre_C_Q)         0.118    -0.223 r  design_1_i/CLK_AXI/AXI_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=182, routed)         0.334     0.111    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_cntrl/s_axi_aresetn
    SLICE_X10Y151        LUT1 (Prop_lut1_I0_O)        0.028     0.139 f  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_cntrl/up_axi_awready_int_i_1/O
                         net (fo=1217, routed)        0.235     0.374    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N
    SLICE_X5Y150         FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/up_dac_frame_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.599     1.288    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.039    -1.751 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.637    -1.114    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.084 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=13160, routed)       0.824    -0.260    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/s_axi_aclk
    SLICE_X5Y150         FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/up_dac_frame_reg/C
                         clock pessimism              0.091    -0.168    
    SLICE_X5Y150         FDCE (Remov_fdce_C_CLR)     -0.069    -0.237    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/up_dac_frame_reg
  -------------------------------------------------------------------
                         required time                          0.237    
                         arrival time                           0.374    
  -------------------------------------------------------------------
                         slack                                  0.612    

Slack (MET) :             0.612ns  (arrival time - required time)
  Source:                 design_1_i/CLK_AXI/AXI_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/up_dac_sync_reg/CLR
                            (removal check against rising-edge clock axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns - axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        0.716ns  (logic 0.146ns (20.398%)  route 0.570ns (79.602%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.173ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.260ns
    Source Clock Delay      (SCD):    -0.341ns
    Clock Pessimism Removal (CPR):    -0.091ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.542     1.035    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.619    -1.584 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.574    -1.010    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.984 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=13160, routed)       0.643    -0.341    design_1_i/CLK_AXI/AXI_reset/U0/slowest_sync_clk
    SLICE_X10Y144        FDRE                                         r  design_1_i/CLK_AXI/AXI_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y144        FDRE (Prop_fdre_C_Q)         0.118    -0.223 r  design_1_i/CLK_AXI/AXI_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=182, routed)         0.334     0.111    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_cntrl/s_axi_aresetn
    SLICE_X10Y151        LUT1 (Prop_lut1_I0_O)        0.028     0.139 f  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_cntrl/up_axi_awready_int_i_1/O
                         net (fo=1217, routed)        0.235     0.374    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N
    SLICE_X5Y150         FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/up_dac_sync_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.599     1.288    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.039    -1.751 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.637    -1.114    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.084 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=13160, routed)       0.824    -0.260    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/s_axi_aclk
    SLICE_X5Y150         FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/up_dac_sync_reg/C
                         clock pessimism              0.091    -0.168    
    SLICE_X5Y150         FDCE (Remov_fdce_C_CLR)     -0.069    -0.237    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/up_dac_sync_reg
  -------------------------------------------------------------------
                         required time                          0.237    
                         arrival time                           0.374    
  -------------------------------------------------------------------
                         slack                                  0.612    

Slack (MET) :             0.612ns  (arrival time - required time)
  Source:                 design_1_i/CLK_AXI/AXI_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/up_wack_int_reg/CLR
                            (removal check against rising-edge clock axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns - axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        0.716ns  (logic 0.146ns (20.398%)  route 0.570ns (79.602%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.173ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.260ns
    Source Clock Delay      (SCD):    -0.341ns
    Clock Pessimism Removal (CPR):    -0.091ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.542     1.035    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.619    -1.584 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.574    -1.010    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.984 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=13160, routed)       0.643    -0.341    design_1_i/CLK_AXI/AXI_reset/U0/slowest_sync_clk
    SLICE_X10Y144        FDRE                                         r  design_1_i/CLK_AXI/AXI_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y144        FDRE (Prop_fdre_C_Q)         0.118    -0.223 r  design_1_i/CLK_AXI/AXI_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=182, routed)         0.334     0.111    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_cntrl/s_axi_aresetn
    SLICE_X10Y151        LUT1 (Prop_lut1_I0_O)        0.028     0.139 f  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_cntrl/up_axi_awready_int_i_1/O
                         net (fo=1217, routed)        0.235     0.374    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N
    SLICE_X5Y150         FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/up_wack_int_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.599     1.288    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.039    -1.751 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.637    -1.114    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.084 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=13160, routed)       0.824    -0.260    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/s_axi_aclk
    SLICE_X5Y150         FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/up_wack_int_reg/C
                         clock pessimism              0.091    -0.168    
    SLICE_X5Y150         FDCE (Remov_fdce_C_CLR)     -0.069    -0.237    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/up_wack_int_reg
  -------------------------------------------------------------------
                         required time                          0.237    
                         arrival time                           0.374    
  -------------------------------------------------------------------
                         slack                                  0.612    

Slack (MET) :             0.617ns  (arrival time - required time)
  Source:                 design_1_i/CLK_AXI/AXI_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_1/i_up_dac_channel/up_rdata_int_reg[16]/CLR
                            (removal check against rising-edge clock axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns - axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        0.708ns  (logic 0.146ns (20.608%)  route 0.562ns (79.392%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.141ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.292ns
    Source Clock Delay      (SCD):    -0.341ns
    Clock Pessimism Removal (CPR):    -0.091ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.542     1.035    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.619    -1.584 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.574    -1.010    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.984 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=13160, routed)       0.643    -0.341    design_1_i/CLK_AXI/AXI_reset/U0/slowest_sync_clk
    SLICE_X10Y144        FDRE                                         r  design_1_i/CLK_AXI/AXI_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y144        FDRE (Prop_fdre_C_Q)         0.118    -0.223 r  design_1_i/CLK_AXI/AXI_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=182, routed)         0.334     0.111    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_cntrl/s_axi_aresetn
    SLICE_X10Y151        LUT1 (Prop_lut1_I0_O)        0.028     0.139 f  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_cntrl/up_axi_awready_int_i_1/O
                         net (fo=1217, routed)        0.228     0.367    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_1/i_up_dac_channel/up_xfer_state_reg
    SLICE_X10Y154        FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_1/i_up_dac_channel/up_rdata_int_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.599     1.288    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.039    -1.751 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.637    -1.114    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.084 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=13160, routed)       0.792    -0.292    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_1/i_up_dac_channel/s_axi_aclk
    SLICE_X10Y154        FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_1/i_up_dac_channel/up_rdata_int_reg[16]/C
                         clock pessimism              0.091    -0.200    
    SLICE_X10Y154        FDCE (Remov_fdce_C_CLR)     -0.050    -0.250    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_1/i_up_dac_channel/up_rdata_int_reg[16]
  -------------------------------------------------------------------
                         required time                          0.250    
                         arrival time                           0.367    
  -------------------------------------------------------------------
                         slack                                  0.617    

Slack (MET) :             0.617ns  (arrival time - required time)
  Source:                 design_1_i/CLK_AXI/AXI_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_1/i_up_dac_channel/up_rdata_int_reg[19]/CLR
                            (removal check against rising-edge clock axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns - axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        0.708ns  (logic 0.146ns (20.608%)  route 0.562ns (79.392%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.141ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.292ns
    Source Clock Delay      (SCD):    -0.341ns
    Clock Pessimism Removal (CPR):    -0.091ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.542     1.035    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.619    -1.584 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.574    -1.010    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.984 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=13160, routed)       0.643    -0.341    design_1_i/CLK_AXI/AXI_reset/U0/slowest_sync_clk
    SLICE_X10Y144        FDRE                                         r  design_1_i/CLK_AXI/AXI_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y144        FDRE (Prop_fdre_C_Q)         0.118    -0.223 r  design_1_i/CLK_AXI/AXI_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=182, routed)         0.334     0.111    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_cntrl/s_axi_aresetn
    SLICE_X10Y151        LUT1 (Prop_lut1_I0_O)        0.028     0.139 f  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_cntrl/up_axi_awready_int_i_1/O
                         net (fo=1217, routed)        0.228     0.367    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_1/i_up_dac_channel/up_xfer_state_reg
    SLICE_X10Y154        FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_1/i_up_dac_channel/up_rdata_int_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.599     1.288    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.039    -1.751 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.637    -1.114    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.084 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=13160, routed)       0.792    -0.292    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_1/i_up_dac_channel/s_axi_aclk
    SLICE_X10Y154        FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_1/i_up_dac_channel/up_rdata_int_reg[19]/C
                         clock pessimism              0.091    -0.200    
    SLICE_X10Y154        FDCE (Remov_fdce_C_CLR)     -0.050    -0.250    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_tx_channel_1/i_up_dac_channel/up_rdata_int_reg[19]
  -------------------------------------------------------------------
                         required time                          0.250    
                         arrival time                           0.367    
  -------------------------------------------------------------------
                         slack                                  0.617    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out
  To Clock:  clk_out

Setup :            0  Failing Endpoints,  Worst Slack       12.585ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.479ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.585ns  (required time - arrival time)
  Source:                 design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[13].gen_iddr.iddr_inst/R
                            (recovery check against falling-edge clock clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.000ns  (clk_out fall@17.500ns - clk_out rise@2.500ns)
  Data Path Delay:        1.794ns  (logic 0.223ns (12.432%)  route 1.571ns (87.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.374ns = ( 7.874 - 7.500 ) 
    Source Clock Delay      (SCD):    0.127ns = ( 2.627 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.229ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    2.500     2.500 r  
    F23                                               0.000     2.500 r  AXI_TX_CLK_IN (IN)
                         net (fo=0)                   0.000     2.500    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    F23                  IBUF (Prop_ibuf_I_O)         1.568     4.068 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           2.536     6.604    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.300    -0.696 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.702     1.006    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     1.099 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=854, routed)         1.528     2.627    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/CLK
    SLICE_X0Y140         FDSE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y140         FDSE (Prop_fdse_C_Q)         0.223     2.850 f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr_reg/Q
                         net (fo=17, routed)          1.571     4.420    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr
    ILOGIC_X0Y104        IDDR                                         f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[13].gen_iddr.iddr_inst/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out fall edge)   17.500    17.500 f  
    F23                                               0.000    17.500 f  AXI_TX_CLK_IN (IN)
                         net (fo=0)                   0.000    17.500    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    F23                  IBUF (Prop_ibuf_I_O)         1.435    18.935 f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           2.053    20.988    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.225    14.763 f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.570    16.333    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    16.416 f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=854, routed)         1.458    17.874    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/CLK
    ILOGIC_X0Y104        IDDR                                         f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[13].gen_iddr.iddr_inst/C
                         clock pessimism             -0.229    17.645    
                         clock uncertainty           -0.067    17.578    
    ILOGIC_X0Y104        IDDR (Recov_iddr_C_R)       -0.572    17.006    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[13].gen_iddr.iddr_inst
  -------------------------------------------------------------------
                         required time                         17.006    
                         arrival time                          -4.420    
  -------------------------------------------------------------------
                         slack                                 12.585    

Slack (MET) :             12.722ns  (required time - arrival time)
  Source:                 design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[0].gen_iddr.iddr_inst/R
                            (recovery check against falling-edge clock clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.000ns  (clk_out fall@17.500ns - clk_out rise@2.500ns)
  Data Path Delay:        1.655ns  (logic 0.223ns (13.476%)  route 1.432ns (86.524%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.372ns = ( 7.872 - 7.500 ) 
    Source Clock Delay      (SCD):    0.127ns = ( 2.627 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.229ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    2.500     2.500 r  
    F23                                               0.000     2.500 r  AXI_TX_CLK_IN (IN)
                         net (fo=0)                   0.000     2.500    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    F23                  IBUF (Prop_ibuf_I_O)         1.568     4.068 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           2.536     6.604    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.300    -0.696 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.702     1.006    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     1.099 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=854, routed)         1.528     2.627    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/CLK
    SLICE_X0Y140         FDSE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y140         FDSE (Prop_fdse_C_Q)         0.223     2.850 f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr_reg/Q
                         net (fo=17, routed)          1.432     4.281    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr
    ILOGIC_X0Y110        IDDR                                         f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[0].gen_iddr.iddr_inst/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out fall edge)   17.500    17.500 f  
    F23                                               0.000    17.500 f  AXI_TX_CLK_IN (IN)
                         net (fo=0)                   0.000    17.500    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    F23                  IBUF (Prop_ibuf_I_O)         1.435    18.935 f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           2.053    20.988    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.225    14.763 f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.570    16.333    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    16.416 f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=854, routed)         1.456    17.872    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/CLK
    ILOGIC_X0Y110        IDDR                                         f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[0].gen_iddr.iddr_inst/C
                         clock pessimism             -0.229    17.643    
                         clock uncertainty           -0.067    17.576    
    ILOGIC_X0Y110        IDDR (Recov_iddr_C_R)       -0.572    17.004    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[0].gen_iddr.iddr_inst
  -------------------------------------------------------------------
                         required time                         17.004    
                         arrival time                          -4.281    
  -------------------------------------------------------------------
                         slack                                 12.722    

Slack (MET) :             12.794ns  (required time - arrival time)
  Source:                 design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[8].gen_iddr.iddr_inst/R
                            (recovery check against falling-edge clock clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.000ns  (clk_out fall@17.500ns - clk_out rise@2.500ns)
  Data Path Delay:        1.578ns  (logic 0.223ns (14.130%)  route 1.355ns (85.870%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.367ns = ( 7.867 - 7.500 ) 
    Source Clock Delay      (SCD):    0.127ns = ( 2.627 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.229ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    2.500     2.500 r  
    F23                                               0.000     2.500 r  AXI_TX_CLK_IN (IN)
                         net (fo=0)                   0.000     2.500    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    F23                  IBUF (Prop_ibuf_I_O)         1.568     4.068 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           2.536     6.604    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.300    -0.696 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.702     1.006    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     1.099 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=854, routed)         1.528     2.627    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/CLK
    SLICE_X0Y140         FDSE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y140         FDSE (Prop_fdse_C_Q)         0.223     2.850 f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr_reg/Q
                         net (fo=17, routed)          1.355     4.205    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr
    ILOGIC_X0Y117        IDDR                                         f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[8].gen_iddr.iddr_inst/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out fall edge)   17.500    17.500 f  
    F23                                               0.000    17.500 f  AXI_TX_CLK_IN (IN)
                         net (fo=0)                   0.000    17.500    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    F23                  IBUF (Prop_ibuf_I_O)         1.435    18.935 f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           2.053    20.988    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.225    14.763 f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.570    16.333    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    16.416 f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=854, routed)         1.451    17.867    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/CLK
    ILOGIC_X0Y117        IDDR                                         f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[8].gen_iddr.iddr_inst/C
                         clock pessimism             -0.229    17.638    
                         clock uncertainty           -0.067    17.571    
    ILOGIC_X0Y117        IDDR (Recov_iddr_C_R)       -0.572    16.999    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[8].gen_iddr.iddr_inst
  -------------------------------------------------------------------
                         required time                         16.999    
                         arrival time                          -4.205    
  -------------------------------------------------------------------
                         slack                                 12.794    

Slack (MET) :             12.909ns  (required time - arrival time)
  Source:                 design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[10].gen_iddr.iddr_inst/R
                            (recovery check against falling-edge clock clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.000ns  (clk_out fall@17.500ns - clk_out rise@2.500ns)
  Data Path Delay:        1.460ns  (logic 0.223ns (15.270%)  route 1.237ns (84.730%))
  Logic Levels:           0  
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.365ns = ( 7.865 - 7.500 ) 
    Source Clock Delay      (SCD):    0.127ns = ( 2.627 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.229ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    2.500     2.500 r  
    F23                                               0.000     2.500 r  AXI_TX_CLK_IN (IN)
                         net (fo=0)                   0.000     2.500    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    F23                  IBUF (Prop_ibuf_I_O)         1.568     4.068 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           2.536     6.604    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.300    -0.696 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.702     1.006    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     1.099 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=854, routed)         1.528     2.627    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/CLK
    SLICE_X0Y140         FDSE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y140         FDSE (Prop_fdse_C_Q)         0.223     2.850 f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr_reg/Q
                         net (fo=17, routed)          1.237     4.087    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr
    ILOGIC_X0Y120        IDDR                                         f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[10].gen_iddr.iddr_inst/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out fall edge)   17.500    17.500 f  
    F23                                               0.000    17.500 f  AXI_TX_CLK_IN (IN)
                         net (fo=0)                   0.000    17.500    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    F23                  IBUF (Prop_ibuf_I_O)         1.435    18.935 f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           2.053    20.988    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.225    14.763 f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.570    16.333    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    16.416 f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=854, routed)         1.449    17.865    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/CLK
    ILOGIC_X0Y120        IDDR                                         f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[10].gen_iddr.iddr_inst/C
                         clock pessimism             -0.229    17.636    
                         clock uncertainty           -0.067    17.569    
    ILOGIC_X0Y120        IDDR (Recov_iddr_C_R)       -0.572    16.997    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[10].gen_iddr.iddr_inst
  -------------------------------------------------------------------
                         required time                         16.997    
                         arrival time                          -4.087    
  -------------------------------------------------------------------
                         slack                                 12.909    

Slack (MET) :             12.951ns  (required time - arrival time)
  Source:                 design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[2].gen_iddr.iddr_inst/R
                            (recovery check against falling-edge clock clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.000ns  (clk_out fall@17.500ns - clk_out rise@2.500ns)
  Data Path Delay:        1.424ns  (logic 0.223ns (15.660%)  route 1.201ns (84.340%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.370ns = ( 7.870 - 7.500 ) 
    Source Clock Delay      (SCD):    0.127ns = ( 2.627 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.229ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    2.500     2.500 r  
    F23                                               0.000     2.500 r  AXI_TX_CLK_IN (IN)
                         net (fo=0)                   0.000     2.500    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    F23                  IBUF (Prop_ibuf_I_O)         1.568     4.068 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           2.536     6.604    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.300    -0.696 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.702     1.006    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     1.099 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=854, routed)         1.528     2.627    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/CLK
    SLICE_X0Y140         FDSE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y140         FDSE (Prop_fdse_C_Q)         0.223     2.850 f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr_reg/Q
                         net (fo=17, routed)          1.201     4.051    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr
    ILOGIC_X0Y115        IDDR                                         f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[2].gen_iddr.iddr_inst/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out fall edge)   17.500    17.500 f  
    F23                                               0.000    17.500 f  AXI_TX_CLK_IN (IN)
                         net (fo=0)                   0.000    17.500    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    F23                  IBUF (Prop_ibuf_I_O)         1.435    18.935 f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           2.053    20.988    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.225    14.763 f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.570    16.333    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    16.416 f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=854, routed)         1.454    17.870    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/CLK
    ILOGIC_X0Y115        IDDR                                         f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[2].gen_iddr.iddr_inst/C
                         clock pessimism             -0.229    17.641    
                         clock uncertainty           -0.067    17.574    
    ILOGIC_X0Y115        IDDR (Recov_iddr_C_R)       -0.572    17.002    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[2].gen_iddr.iddr_inst
  -------------------------------------------------------------------
                         required time                         17.002    
                         arrival time                          -4.051    
  -------------------------------------------------------------------
                         slack                                 12.951    

Slack (MET) :             13.078ns  (required time - arrival time)
  Source:                 design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[3].gen_iddr.iddr_inst/R
                            (recovery check against falling-edge clock clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.000ns  (clk_out fall@17.500ns - clk_out rise@2.500ns)
  Data Path Delay:        1.292ns  (logic 0.223ns (17.256%)  route 1.069ns (82.744%))
  Logic Levels:           0  
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.365ns = ( 7.865 - 7.500 ) 
    Source Clock Delay      (SCD):    0.127ns = ( 2.627 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.229ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    2.500     2.500 r  
    F23                                               0.000     2.500 r  AXI_TX_CLK_IN (IN)
                         net (fo=0)                   0.000     2.500    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    F23                  IBUF (Prop_ibuf_I_O)         1.568     4.068 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           2.536     6.604    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.300    -0.696 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.702     1.006    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     1.099 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=854, routed)         1.528     2.627    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/CLK
    SLICE_X0Y140         FDSE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y140         FDSE (Prop_fdse_C_Q)         0.223     2.850 f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr_reg/Q
                         net (fo=17, routed)          1.069     3.919    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr
    ILOGIC_X0Y129        IDDR                                         f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[3].gen_iddr.iddr_inst/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out fall edge)   17.500    17.500 f  
    F23                                               0.000    17.500 f  AXI_TX_CLK_IN (IN)
                         net (fo=0)                   0.000    17.500    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    F23                  IBUF (Prop_ibuf_I_O)         1.435    18.935 f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           2.053    20.988    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.225    14.763 f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.570    16.333    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    16.416 f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=854, routed)         1.449    17.865    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/CLK
    ILOGIC_X0Y129        IDDR                                         f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[3].gen_iddr.iddr_inst/C
                         clock pessimism             -0.229    17.636    
                         clock uncertainty           -0.067    17.569    
    ILOGIC_X0Y129        IDDR (Recov_iddr_C_R)       -0.572    16.997    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[3].gen_iddr.iddr_inst
  -------------------------------------------------------------------
                         required time                         16.997    
                         arrival time                          -3.919    
  -------------------------------------------------------------------
                         slack                                 13.078    

Slack (MET) :             13.162ns  (required time - arrival time)
  Source:                 design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[4].gen_iddr.iddr_inst/R
                            (recovery check against falling-edge clock clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.000ns  (clk_out fall@17.500ns - clk_out rise@2.500ns)
  Data Path Delay:        1.207ns  (logic 0.223ns (18.477%)  route 0.984ns (81.523%))
  Logic Levels:           0  
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.364ns = ( 7.864 - 7.500 ) 
    Source Clock Delay      (SCD):    0.127ns = ( 2.627 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.229ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    2.500     2.500 r  
    F23                                               0.000     2.500 r  AXI_TX_CLK_IN (IN)
                         net (fo=0)                   0.000     2.500    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    F23                  IBUF (Prop_ibuf_I_O)         1.568     4.068 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           2.536     6.604    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.300    -0.696 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.702     1.006    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     1.099 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=854, routed)         1.528     2.627    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/CLK
    SLICE_X0Y140         FDSE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y140         FDSE (Prop_fdse_C_Q)         0.223     2.850 f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr_reg/Q
                         net (fo=17, routed)          0.984     3.834    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr
    ILOGIC_X0Y128        IDDR                                         f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[4].gen_iddr.iddr_inst/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out fall edge)   17.500    17.500 f  
    F23                                               0.000    17.500 f  AXI_TX_CLK_IN (IN)
                         net (fo=0)                   0.000    17.500    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    F23                  IBUF (Prop_ibuf_I_O)         1.435    18.935 f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           2.053    20.988    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.225    14.763 f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.570    16.333    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    16.416 f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=854, routed)         1.448    17.864    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/CLK
    ILOGIC_X0Y128        IDDR                                         f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[4].gen_iddr.iddr_inst/C
                         clock pessimism             -0.229    17.635    
                         clock uncertainty           -0.067    17.568    
    ILOGIC_X0Y128        IDDR (Recov_iddr_C_R)       -0.572    16.996    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[4].gen_iddr.iddr_inst
  -------------------------------------------------------------------
                         required time                         16.996    
                         arrival time                          -3.834    
  -------------------------------------------------------------------
                         slack                                 13.162    

Slack (MET) :             13.251ns  (required time - arrival time)
  Source:                 design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[9].gen_iddr.iddr_inst/R
                            (recovery check against falling-edge clock clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.000ns  (clk_out fall@17.500ns - clk_out rise@2.500ns)
  Data Path Delay:        1.117ns  (logic 0.223ns (19.957%)  route 0.894ns (80.043%))
  Logic Levels:           0  
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.364ns = ( 7.864 - 7.500 ) 
    Source Clock Delay      (SCD):    0.127ns = ( 2.627 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.229ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    2.500     2.500 r  
    F23                                               0.000     2.500 r  AXI_TX_CLK_IN (IN)
                         net (fo=0)                   0.000     2.500    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    F23                  IBUF (Prop_ibuf_I_O)         1.568     4.068 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           2.536     6.604    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.300    -0.696 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.702     1.006    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     1.099 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=854, routed)         1.528     2.627    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/CLK
    SLICE_X0Y140         FDSE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y140         FDSE (Prop_fdse_C_Q)         0.223     2.850 f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr_reg/Q
                         net (fo=17, routed)          0.894     3.744    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr
    ILOGIC_X0Y127        IDDR                                         f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[9].gen_iddr.iddr_inst/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out fall edge)   17.500    17.500 f  
    F23                                               0.000    17.500 f  AXI_TX_CLK_IN (IN)
                         net (fo=0)                   0.000    17.500    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    F23                  IBUF (Prop_ibuf_I_O)         1.435    18.935 f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           2.053    20.988    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.225    14.763 f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.570    16.333    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    16.416 f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=854, routed)         1.448    17.864    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/CLK
    ILOGIC_X0Y127        IDDR                                         f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[9].gen_iddr.iddr_inst/C
                         clock pessimism             -0.229    17.635    
                         clock uncertainty           -0.067    17.568    
    ILOGIC_X0Y127        IDDR (Recov_iddr_C_R)       -0.572    16.996    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[9].gen_iddr.iddr_inst
  -------------------------------------------------------------------
                         required time                         16.996    
                         arrival time                          -3.744    
  -------------------------------------------------------------------
                         slack                                 13.251    

Slack (MET) :             13.300ns  (required time - arrival time)
  Source:                 design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[1].gen_iddr.iddr_inst/R
                            (recovery check against falling-edge clock clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.000ns  (clk_out fall@17.500ns - clk_out rise@2.500ns)
  Data Path Delay:        1.075ns  (logic 0.223ns (20.752%)  route 0.852ns (79.248%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.370ns = ( 7.870 - 7.500 ) 
    Source Clock Delay      (SCD):    0.127ns = ( 2.627 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.229ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    2.500     2.500 r  
    F23                                               0.000     2.500 r  AXI_TX_CLK_IN (IN)
                         net (fo=0)                   0.000     2.500    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    F23                  IBUF (Prop_ibuf_I_O)         1.568     4.068 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           2.536     6.604    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.300    -0.696 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.702     1.006    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     1.099 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=854, routed)         1.528     2.627    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/CLK
    SLICE_X0Y140         FDSE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y140         FDSE (Prop_fdse_C_Q)         0.223     2.850 f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr_reg/Q
                         net (fo=17, routed)          0.852     3.701    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr
    ILOGIC_X0Y133        IDDR                                         f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[1].gen_iddr.iddr_inst/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out fall edge)   17.500    17.500 f  
    F23                                               0.000    17.500 f  AXI_TX_CLK_IN (IN)
                         net (fo=0)                   0.000    17.500    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    F23                  IBUF (Prop_ibuf_I_O)         1.435    18.935 f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           2.053    20.988    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.225    14.763 f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.570    16.333    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    16.416 f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=854, routed)         1.454    17.870    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/CLK
    ILOGIC_X0Y133        IDDR                                         f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[1].gen_iddr.iddr_inst/C
                         clock pessimism             -0.229    17.641    
                         clock uncertainty           -0.067    17.574    
    ILOGIC_X0Y133        IDDR (Recov_iddr_C_R)       -0.572    17.002    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[1].gen_iddr.iddr_inst
  -------------------------------------------------------------------
                         required time                         17.002    
                         arrival time                          -3.701    
  -------------------------------------------------------------------
                         slack                                 13.300    

Slack (MET) :             13.324ns  (required time - arrival time)
  Source:                 design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[6].gen_iddr.iddr_inst/R
                            (recovery check against falling-edge clock clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.000ns  (clk_out fall@17.500ns - clk_out rise@2.500ns)
  Data Path Delay:        1.051ns  (logic 0.223ns (21.217%)  route 0.828ns (78.783%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.370ns = ( 7.870 - 7.500 ) 
    Source Clock Delay      (SCD):    0.127ns = ( 2.627 - 2.500 ) 
    Clock Pessimism Removal (CPR):    -0.229ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.114ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)    2.500     2.500 r  
    F23                                               0.000     2.500 r  AXI_TX_CLK_IN (IN)
                         net (fo=0)                   0.000     2.500    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    F23                  IBUF (Prop_ibuf_I_O)         1.568     4.068 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           2.536     6.604    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.300    -0.696 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.702     1.006    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     1.099 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=854, routed)         1.528     2.627    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/CLK
    SLICE_X0Y140         FDSE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y140         FDSE (Prop_fdse_C_Q)         0.223     2.850 f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr_reg/Q
                         net (fo=17, routed)          0.828     3.678    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr
    ILOGIC_X0Y134        IDDR                                         f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[6].gen_iddr.iddr_inst/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out fall edge)   17.500    17.500 f  
    F23                                               0.000    17.500 f  AXI_TX_CLK_IN (IN)
                         net (fo=0)                   0.000    17.500    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    F23                  IBUF (Prop_ibuf_I_O)         1.435    18.935 f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           2.053    20.988    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.225    14.763 f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.570    16.333    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083    16.416 f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=854, routed)         1.454    17.870    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/CLK
    ILOGIC_X0Y134        IDDR                                         f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[6].gen_iddr.iddr_inst/C
                         clock pessimism             -0.229    17.641    
                         clock uncertainty           -0.067    17.574    
    ILOGIC_X0Y134        IDDR (Recov_iddr_C_R)       -0.572    17.002    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[6].gen_iddr.iddr_inst
  -------------------------------------------------------------------
                         required time                         17.002    
                         arrival time                          -3.678    
  -------------------------------------------------------------------
                         slack                                 13.324    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.479ns  (arrival time - required time)
  Source:                 design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[5].gen_iddr.iddr_inst/R
                            (removal check against rising-edge clock clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out rise@12.500ns - clk_out rise@12.500ns)
  Data Path Delay:        0.345ns  (logic 0.100ns (28.955%)  route 0.245ns (71.045%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.764ns = ( 3.264 - 2.500 ) 
    Source Clock Delay      (SCD):    0.399ns = ( 2.899 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.304ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)   12.500    12.500 r  
    F23                                               0.000    12.500 r  AXI_TX_CLK_IN (IN)
                         net (fo=0)                   0.000    12.500    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    F23                  IBUF (Prop_ibuf_I_O)         0.492    12.992 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           1.289    14.281    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.856    11.425 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.771    12.196    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    12.222 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=854, routed)         0.677    12.899    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/CLK
    SLICE_X0Y140         FDSE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y140         FDSE (Prop_fdse_C_Q)         0.100    12.999 f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr_reg/Q
                         net (fo=17, routed)          0.245    13.244    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr
    ILOGIC_X0Y139        IDDR                                         f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[5].gen_iddr.iddr_inst/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)   12.500    12.500 r  
    F23                                               0.000    12.500 r  AXI_TX_CLK_IN (IN)
                         net (fo=0)                   0.000    12.500    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    F23                  IBUF (Prop_ibuf_I_O)         0.689    13.189 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           1.580    14.769    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.298    11.471 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.837    12.308    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    12.338 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=854, routed)         0.926    13.264    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/CLK
    ILOGIC_X0Y139        IDDR                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[5].gen_iddr.iddr_inst/C
                         clock pessimism             -0.304    12.960    
    ILOGIC_X0Y139        IDDR (Remov_iddr_C_R)       -0.195    12.765    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[5].gen_iddr.iddr_inst
  -------------------------------------------------------------------
                         required time                        -12.765    
                         arrival time                          13.244    
  -------------------------------------------------------------------
                         slack                                  0.479    

Slack (MET) :             0.522ns  (arrival time - required time)
  Source:                 design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[16].gen_iddr.iddr_inst/R
                            (removal check against rising-edge clock clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out rise@12.500ns - clk_out rise@12.500ns)
  Data Path Delay:        0.389ns  (logic 0.100ns (25.735%)  route 0.289ns (74.265%))
  Logic Levels:           0  
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.765ns = ( 3.265 - 2.500 ) 
    Source Clock Delay      (SCD):    0.399ns = ( 2.899 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.304ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)   12.500    12.500 r  
    F23                                               0.000    12.500 r  AXI_TX_CLK_IN (IN)
                         net (fo=0)                   0.000    12.500    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    F23                  IBUF (Prop_ibuf_I_O)         0.492    12.992 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           1.289    14.281    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.856    11.425 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.771    12.196    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    12.222 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=854, routed)         0.677    12.899    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/CLK
    SLICE_X0Y140         FDSE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y140         FDSE (Prop_fdse_C_Q)         0.100    12.999 f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr_reg/Q
                         net (fo=17, routed)          0.289    13.288    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr
    ILOGIC_X0Y142        IDDR                                         f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[16].gen_iddr.iddr_inst/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)   12.500    12.500 r  
    F23                                               0.000    12.500 r  AXI_TX_CLK_IN (IN)
                         net (fo=0)                   0.000    12.500    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    F23                  IBUF (Prop_ibuf_I_O)         0.689    13.189 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           1.580    14.769    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.298    11.471 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.837    12.308    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    12.338 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=854, routed)         0.927    13.265    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/CLK
    ILOGIC_X0Y142        IDDR                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[16].gen_iddr.iddr_inst/C
                         clock pessimism             -0.304    12.961    
    ILOGIC_X0Y142        IDDR (Remov_iddr_C_R)       -0.195    12.766    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[16].gen_iddr.iddr_inst
  -------------------------------------------------------------------
                         required time                        -12.766    
                         arrival time                          13.288    
  -------------------------------------------------------------------
                         slack                                  0.522    

Slack (MET) :             0.568ns  (arrival time - required time)
  Source:                 design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[14].gen_iddr.iddr_inst/R
                            (removal check against rising-edge clock clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out rise@12.500ns - clk_out rise@12.500ns)
  Data Path Delay:        0.435ns  (logic 0.100ns (23.005%)  route 0.335ns (76.995%))
  Logic Levels:           0  
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.765ns = ( 3.265 - 2.500 ) 
    Source Clock Delay      (SCD):    0.399ns = ( 2.899 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.304ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)   12.500    12.500 r  
    F23                                               0.000    12.500 r  AXI_TX_CLK_IN (IN)
                         net (fo=0)                   0.000    12.500    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    F23                  IBUF (Prop_ibuf_I_O)         0.492    12.992 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           1.289    14.281    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.856    11.425 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.771    12.196    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    12.222 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=854, routed)         0.677    12.899    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/CLK
    SLICE_X0Y140         FDSE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y140         FDSE (Prop_fdse_C_Q)         0.100    12.999 f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr_reg/Q
                         net (fo=17, routed)          0.335    13.334    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr
    ILOGIC_X0Y143        IDDR                                         f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[14].gen_iddr.iddr_inst/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)   12.500    12.500 r  
    F23                                               0.000    12.500 r  AXI_TX_CLK_IN (IN)
                         net (fo=0)                   0.000    12.500    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    F23                  IBUF (Prop_ibuf_I_O)         0.689    13.189 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           1.580    14.769    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.298    11.471 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.837    12.308    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    12.338 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=854, routed)         0.927    13.265    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/CLK
    ILOGIC_X0Y143        IDDR                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[14].gen_iddr.iddr_inst/C
                         clock pessimism             -0.304    12.961    
    ILOGIC_X0Y143        IDDR (Remov_iddr_C_R)       -0.195    12.766    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[14].gen_iddr.iddr_inst
  -------------------------------------------------------------------
                         required time                        -12.766    
                         arrival time                          13.334    
  -------------------------------------------------------------------
                         slack                                  0.568    

Slack (MET) :             0.583ns  (arrival time - required time)
  Source:                 design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[11].gen_iddr.iddr_inst/R
                            (removal check against rising-edge clock clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out rise@12.500ns - clk_out rise@12.500ns)
  Data Path Delay:        0.449ns  (logic 0.100ns (22.254%)  route 0.349ns (77.746%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.764ns = ( 3.264 - 2.500 ) 
    Source Clock Delay      (SCD):    0.399ns = ( 2.899 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.304ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)   12.500    12.500 r  
    F23                                               0.000    12.500 r  AXI_TX_CLK_IN (IN)
                         net (fo=0)                   0.000    12.500    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    F23                  IBUF (Prop_ibuf_I_O)         0.492    12.992 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           1.289    14.281    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.856    11.425 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.771    12.196    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    12.222 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=854, routed)         0.677    12.899    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/CLK
    SLICE_X0Y140         FDSE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y140         FDSE (Prop_fdse_C_Q)         0.100    12.999 f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr_reg/Q
                         net (fo=17, routed)          0.349    13.348    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr
    ILOGIC_X0Y137        IDDR                                         f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[11].gen_iddr.iddr_inst/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)   12.500    12.500 r  
    F23                                               0.000    12.500 r  AXI_TX_CLK_IN (IN)
                         net (fo=0)                   0.000    12.500    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    F23                  IBUF (Prop_ibuf_I_O)         0.689    13.189 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           1.580    14.769    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.298    11.471 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.837    12.308    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    12.338 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=854, routed)         0.926    13.264    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/CLK
    ILOGIC_X0Y137        IDDR                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[11].gen_iddr.iddr_inst/C
                         clock pessimism             -0.304    12.960    
    ILOGIC_X0Y137        IDDR (Remov_iddr_C_R)       -0.195    12.765    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[11].gen_iddr.iddr_inst
  -------------------------------------------------------------------
                         required time                        -12.765    
                         arrival time                          13.348    
  -------------------------------------------------------------------
                         slack                                  0.583    

Slack (MET) :             0.614ns  (arrival time - required time)
  Source:                 design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[15].gen_iddr.iddr_inst/R
                            (removal check against rising-edge clock clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out rise@12.500ns - clk_out rise@12.500ns)
  Data Path Delay:        0.481ns  (logic 0.100ns (20.806%)  route 0.381ns (79.194%))
  Logic Levels:           0  
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.765ns = ( 3.265 - 2.500 ) 
    Source Clock Delay      (SCD):    0.399ns = ( 2.899 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.304ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)   12.500    12.500 r  
    F23                                               0.000    12.500 r  AXI_TX_CLK_IN (IN)
                         net (fo=0)                   0.000    12.500    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    F23                  IBUF (Prop_ibuf_I_O)         0.492    12.992 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           1.289    14.281    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.856    11.425 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.771    12.196    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    12.222 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=854, routed)         0.677    12.899    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/CLK
    SLICE_X0Y140         FDSE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y140         FDSE (Prop_fdse_C_Q)         0.100    12.999 f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr_reg/Q
                         net (fo=17, routed)          0.381    13.380    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr
    ILOGIC_X0Y144        IDDR                                         f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[15].gen_iddr.iddr_inst/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)   12.500    12.500 r  
    F23                                               0.000    12.500 r  AXI_TX_CLK_IN (IN)
                         net (fo=0)                   0.000    12.500    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    F23                  IBUF (Prop_ibuf_I_O)         0.689    13.189 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           1.580    14.769    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.298    11.471 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.837    12.308    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    12.338 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=854, routed)         0.927    13.265    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/CLK
    ILOGIC_X0Y144        IDDR                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[15].gen_iddr.iddr_inst/C
                         clock pessimism             -0.304    12.961    
    ILOGIC_X0Y144        IDDR (Remov_iddr_C_R)       -0.195    12.766    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[15].gen_iddr.iddr_inst
  -------------------------------------------------------------------
                         required time                        -12.766    
                         arrival time                          13.380    
  -------------------------------------------------------------------
                         slack                                  0.614    

Slack (MET) :             0.631ns  (arrival time - required time)
  Source:                 design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[7].gen_iddr.iddr_inst/R
                            (removal check against rising-edge clock clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out rise@12.500ns - clk_out rise@12.500ns)
  Data Path Delay:        0.494ns  (logic 0.100ns (20.260%)  route 0.394ns (79.740%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.761ns = ( 3.261 - 2.500 ) 
    Source Clock Delay      (SCD):    0.399ns = ( 2.899 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.304ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)   12.500    12.500 r  
    F23                                               0.000    12.500 r  AXI_TX_CLK_IN (IN)
                         net (fo=0)                   0.000    12.500    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    F23                  IBUF (Prop_ibuf_I_O)         0.492    12.992 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           1.289    14.281    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.856    11.425 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.771    12.196    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    12.222 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=854, routed)         0.677    12.899    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/CLK
    SLICE_X0Y140         FDSE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y140         FDSE (Prop_fdse_C_Q)         0.100    12.999 f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr_reg/Q
                         net (fo=17, routed)          0.394    13.393    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr
    ILOGIC_X0Y136        IDDR                                         f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[7].gen_iddr.iddr_inst/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)   12.500    12.500 r  
    F23                                               0.000    12.500 r  AXI_TX_CLK_IN (IN)
                         net (fo=0)                   0.000    12.500    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    F23                  IBUF (Prop_ibuf_I_O)         0.689    13.189 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           1.580    14.769    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.298    11.471 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.837    12.308    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    12.338 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=854, routed)         0.923    13.261    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/CLK
    ILOGIC_X0Y136        IDDR                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[7].gen_iddr.iddr_inst/C
                         clock pessimism             -0.304    12.957    
    ILOGIC_X0Y136        IDDR (Remov_iddr_C_R)       -0.195    12.762    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[7].gen_iddr.iddr_inst
  -------------------------------------------------------------------
                         required time                        -12.762    
                         arrival time                          13.393    
  -------------------------------------------------------------------
                         slack                                  0.631    

Slack (MET) :             0.662ns  (arrival time - required time)
  Source:                 design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[12].gen_iddr.iddr_inst/R
                            (removal check against rising-edge clock clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out rise@12.500ns - clk_out rise@12.500ns)
  Data Path Delay:        0.530ns  (logic 0.100ns (18.882%)  route 0.430ns (81.118%))
  Logic Levels:           0  
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.766ns = ( 3.266 - 2.500 ) 
    Source Clock Delay      (SCD):    0.399ns = ( 2.899 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.304ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)   12.500    12.500 r  
    F23                                               0.000    12.500 r  AXI_TX_CLK_IN (IN)
                         net (fo=0)                   0.000    12.500    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    F23                  IBUF (Prop_ibuf_I_O)         0.492    12.992 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           1.289    14.281    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.856    11.425 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.771    12.196    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    12.222 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=854, routed)         0.677    12.899    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/CLK
    SLICE_X0Y140         FDSE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y140         FDSE (Prop_fdse_C_Q)         0.100    12.999 f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr_reg/Q
                         net (fo=17, routed)          0.430    13.429    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr
    ILOGIC_X0Y146        IDDR                                         f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[12].gen_iddr.iddr_inst/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)   12.500    12.500 r  
    F23                                               0.000    12.500 r  AXI_TX_CLK_IN (IN)
                         net (fo=0)                   0.000    12.500    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    F23                  IBUF (Prop_ibuf_I_O)         0.689    13.189 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           1.580    14.769    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.298    11.471 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.837    12.308    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    12.338 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=854, routed)         0.928    13.266    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/CLK
    ILOGIC_X0Y146        IDDR                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[12].gen_iddr.iddr_inst/C
                         clock pessimism             -0.304    12.962    
    ILOGIC_X0Y146        IDDR (Remov_iddr_C_R)       -0.195    12.767    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[12].gen_iddr.iddr_inst
  -------------------------------------------------------------------
                         required time                        -12.767    
                         arrival time                          13.429    
  -------------------------------------------------------------------
                         slack                                  0.662    

Slack (MET) :             0.688ns  (arrival time - required time)
  Source:                 design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[6].gen_iddr.iddr_inst/R
                            (removal check against rising-edge clock clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out rise@12.500ns - clk_out rise@12.500ns)
  Data Path Delay:        0.551ns  (logic 0.100ns (18.147%)  route 0.451ns (81.853%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.761ns = ( 3.261 - 2.500 ) 
    Source Clock Delay      (SCD):    0.399ns = ( 2.899 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.304ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)   12.500    12.500 r  
    F23                                               0.000    12.500 r  AXI_TX_CLK_IN (IN)
                         net (fo=0)                   0.000    12.500    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    F23                  IBUF (Prop_ibuf_I_O)         0.492    12.992 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           1.289    14.281    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.856    11.425 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.771    12.196    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    12.222 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=854, routed)         0.677    12.899    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/CLK
    SLICE_X0Y140         FDSE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y140         FDSE (Prop_fdse_C_Q)         0.100    12.999 f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr_reg/Q
                         net (fo=17, routed)          0.451    13.450    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr
    ILOGIC_X0Y134        IDDR                                         f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[6].gen_iddr.iddr_inst/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)   12.500    12.500 r  
    F23                                               0.000    12.500 r  AXI_TX_CLK_IN (IN)
                         net (fo=0)                   0.000    12.500    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    F23                  IBUF (Prop_ibuf_I_O)         0.689    13.189 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           1.580    14.769    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.298    11.471 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.837    12.308    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    12.338 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=854, routed)         0.923    13.261    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/CLK
    ILOGIC_X0Y134        IDDR                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[6].gen_iddr.iddr_inst/C
                         clock pessimism             -0.304    12.957    
    ILOGIC_X0Y134        IDDR (Remov_iddr_C_R)       -0.195    12.762    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[6].gen_iddr.iddr_inst
  -------------------------------------------------------------------
                         required time                        -12.762    
                         arrival time                          13.450    
  -------------------------------------------------------------------
                         slack                                  0.688    

Slack (MET) :             0.696ns  (arrival time - required time)
  Source:                 design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[1].gen_iddr.iddr_inst/R
                            (removal check against rising-edge clock clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out rise@12.500ns - clk_out rise@12.500ns)
  Data Path Delay:        0.559ns  (logic 0.100ns (17.901%)  route 0.459ns (82.099%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.761ns = ( 3.261 - 2.500 ) 
    Source Clock Delay      (SCD):    0.399ns = ( 2.899 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.304ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)   12.500    12.500 r  
    F23                                               0.000    12.500 r  AXI_TX_CLK_IN (IN)
                         net (fo=0)                   0.000    12.500    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    F23                  IBUF (Prop_ibuf_I_O)         0.492    12.992 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           1.289    14.281    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.856    11.425 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.771    12.196    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    12.222 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=854, routed)         0.677    12.899    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/CLK
    SLICE_X0Y140         FDSE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y140         FDSE (Prop_fdse_C_Q)         0.100    12.999 f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr_reg/Q
                         net (fo=17, routed)          0.459    13.458    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr
    ILOGIC_X0Y133        IDDR                                         f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[1].gen_iddr.iddr_inst/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)   12.500    12.500 r  
    F23                                               0.000    12.500 r  AXI_TX_CLK_IN (IN)
                         net (fo=0)                   0.000    12.500    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    F23                  IBUF (Prop_ibuf_I_O)         0.689    13.189 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           1.580    14.769    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.298    11.471 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.837    12.308    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    12.338 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=854, routed)         0.923    13.261    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/CLK
    ILOGIC_X0Y133        IDDR                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[1].gen_iddr.iddr_inst/C
                         clock pessimism             -0.304    12.957    
    ILOGIC_X0Y133        IDDR (Remov_iddr_C_R)       -0.195    12.762    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[1].gen_iddr.iddr_inst
  -------------------------------------------------------------------
                         required time                        -12.762    
                         arrival time                          13.458    
  -------------------------------------------------------------------
                         slack                                  0.696    

Slack (MET) :             0.735ns  (arrival time - required time)
  Source:                 design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Destination:            design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[9].gen_iddr.iddr_inst/R
                            (removal check against rising-edge clock clk_out  {rise@2.500ns fall@7.500ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out rise@12.500ns - clk_out rise@12.500ns)
  Data Path Delay:        0.593ns  (logic 0.100ns (16.851%)  route 0.493ns (83.149%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.756ns = ( 3.256 - 2.500 ) 
    Source Clock Delay      (SCD):    0.399ns = ( 2.899 - 2.500 ) 
    Clock Pessimism Removal (CPR):    0.304ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out rise edge)   12.500    12.500 r  
    F23                                               0.000    12.500 r  AXI_TX_CLK_IN (IN)
                         net (fo=0)                   0.000    12.500    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    F23                  IBUF (Prop_ibuf_I_O)         0.492    12.992 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           1.289    14.281    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.856    11.425 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.771    12.196    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    12.222 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=854, routed)         0.677    12.899    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/CLK
    SLICE_X0Y140         FDSE                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y140         FDSE (Prop_fdse_C_Q)         0.100    12.999 f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr_reg/Q
                         net (fo=17, routed)          0.493    13.492    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/reset_iddr
    ILOGIC_X0Y127        IDDR                                         f  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[9].gen_iddr.iddr_inst/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out rise edge)   12.500    12.500 r  
    F23                                               0.000    12.500 r  AXI_TX_CLK_IN (IN)
                         net (fo=0)                   0.000    12.500    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/axi_c2c_selio_rx_clk_in
    F23                  IBUF (Prop_ibuf_I_O)         0.689    13.189 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/single_end_clk_gen.ibufg_clk_inst/O
                         net (fo=1, routed)           1.580    14.769    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_in_ibufg
    MMCME2_ADV_X0Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.298    11.471 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/gen_mmcme2.mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.837    12.308    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/clk_out
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030    12.338 r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/axi_chip2chip_clk_gen_inst/bufg_inst/O
                         net (fo=854, routed)         0.918    13.256    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/CLK
    ILOGIC_X0Y127        IDDR                                         r  design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[9].gen_iddr.iddr_inst/C
                         clock pessimism             -0.304    12.952    
    ILOGIC_X0Y127        IDDR (Remov_iddr_C_R)       -0.195    12.757    design_1_i/AXI_Peripheral/AXI_C2C/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/master_sio_phy.axi_chip2chip_sio_input_inst/ddr_iddr_gen.input_ddr_inst[9].gen_iddr.iddr_inst
  -------------------------------------------------------------------
                         required time                        -12.757    
                         arrival time                          13.492    
  -------------------------------------------------------------------
                         slack                                  0.735    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  axi_periph_clk_design_1_CLK_COMMON_0
  To Clock:  delay_clk_design_1_CLK_COMMON_0

Setup :            0  Failing Endpoints,  Worst Slack        3.108ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.149ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.108ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/up_preset_reg/C
                            (rising edge-triggered cell FDSE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d1_reg/PRE
                            (recovery check against rising-edge clock delay_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (delay_clk_design_1_CLK_COMMON_0 rise@5.000ns - axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        1.239ns  (logic 0.259ns (20.907%)  route 0.980ns (79.093%))
  Logic Levels:           0  
  Clock Path Skew:        -0.254ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.912ns = ( 4.088 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.447ns
    Clock Pessimism Removal (CPR):    -0.788ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.121     2.689    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.050    -4.361 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.465    -2.896    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -2.803 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=13160, routed)       1.356    -1.447    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/s_axi_aclk
    SLICE_X2Y197         FDSE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/up_preset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y197         FDSE (Prop_fdse_C_Q)         0.259    -1.188 f  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/up_preset_reg/Q
                         net (fo=3, routed)           0.980    -0.208    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/up_preset
    SLICE_X2Y198         FDPE                                         f  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock delay_clk_design_1_CLK_COMMON_0 rise edge)
                                                      5.000     5.000 r  
    F22                                               0.000     5.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436     6.436 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.018     7.454    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.026     1.428 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355     2.783    design_1_i/CLK_AXI/CLK_COMMON/inst/delay_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     2.866 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout1_buf/O
                         net (fo=27, routed)          1.222     4.088    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/delay_clk
    SLICE_X2Y198         FDPE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d1_reg/C
                         clock pessimism             -0.788     3.299    
                         clock uncertainty           -0.212     3.087    
    SLICE_X2Y198         FDPE (Recov_fdpe_C_PRE)     -0.187     2.900    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d1_reg
  -------------------------------------------------------------------
                         required time                          2.900    
                         arrival time                           0.208    
  -------------------------------------------------------------------
                         slack                                  3.108    

Slack (MET) :             3.113ns  (required time - arrival time)
  Source:                 design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/up_preset_reg/C
                            (rising edge-triggered cell FDSE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d1_reg/PRE
                            (recovery check against rising-edge clock delay_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (delay_clk_design_1_CLK_COMMON_0 rise@5.000ns - axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        1.233ns  (logic 0.223ns (18.086%)  route 1.010ns (81.914%))
  Logic Levels:           0  
  Clock Path Skew:        -0.255ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.989ns = ( 4.011 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.523ns
    Clock Pessimism Removal (CPR):    -0.788ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.121     2.689    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.050    -4.361 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.465    -2.896    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -2.803 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=13160, routed)       1.280    -1.523    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/s_axi_aclk
    SLICE_X13Y231        FDSE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/up_preset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y231        FDSE (Prop_fdse_C_Q)         0.223    -1.300 f  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/up_preset_reg/Q
                         net (fo=3, routed)           1.010    -0.290    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/up_preset
    SLICE_X12Y234        FDPE                                         f  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock delay_clk_design_1_CLK_COMMON_0 rise edge)
                                                      5.000     5.000 r  
    F22                                               0.000     5.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436     6.436 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.018     7.454    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.026     1.428 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355     2.783    design_1_i/CLK_AXI/CLK_COMMON/inst/delay_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     2.866 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout1_buf/O
                         net (fo=27, routed)          1.145     4.011    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/delay_clk
    SLICE_X12Y234        FDPE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d1_reg/C
                         clock pessimism             -0.788     3.222    
                         clock uncertainty           -0.212     3.010    
    SLICE_X12Y234        FDPE (Recov_fdpe_C_PRE)     -0.187     2.823    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d1_reg
  -------------------------------------------------------------------
                         required time                          2.823    
                         arrival time                           0.290    
  -------------------------------------------------------------------
                         slack                                  3.113    

Slack (MET) :             3.141ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/up_preset_reg/C
                            (rising edge-triggered cell FDSE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg/PRE
                            (recovery check against rising-edge clock delay_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (delay_clk_design_1_CLK_COMMON_0 rise@5.000ns - axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        1.239ns  (logic 0.259ns (20.907%)  route 0.980ns (79.093%))
  Logic Levels:           0  
  Clock Path Skew:        -0.254ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.912ns = ( 4.088 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.447ns
    Clock Pessimism Removal (CPR):    -0.788ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.121     2.689    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.050    -4.361 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.465    -2.896    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -2.803 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=13160, routed)       1.356    -1.447    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/s_axi_aclk
    SLICE_X2Y197         FDSE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/up_preset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y197         FDSE (Prop_fdse_C_Q)         0.259    -1.188 f  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/up_preset_reg/Q
                         net (fo=3, routed)           0.980    -0.208    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/up_preset
    SLICE_X2Y198         FDPE                                         f  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock delay_clk_design_1_CLK_COMMON_0 rise edge)
                                                      5.000     5.000 r  
    F22                                               0.000     5.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436     6.436 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.018     7.454    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.026     1.428 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355     2.783    design_1_i/CLK_AXI/CLK_COMMON/inst/delay_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     2.866 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout1_buf/O
                         net (fo=27, routed)          1.222     4.088    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/delay_clk
    SLICE_X2Y198         FDPE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg/C
                         clock pessimism             -0.788     3.299    
                         clock uncertainty           -0.212     3.087    
    SLICE_X2Y198         FDPE (Recov_fdpe_C_PRE)     -0.154     2.933    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg
  -------------------------------------------------------------------
                         required time                          2.933    
                         arrival time                           0.208    
  -------------------------------------------------------------------
                         slack                                  3.141    

Slack (MET) :             3.141ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/up_preset_reg/C
                            (rising edge-triggered cell FDSE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg/PRE
                            (recovery check against rising-edge clock delay_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (delay_clk_design_1_CLK_COMMON_0 rise@5.000ns - axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        1.239ns  (logic 0.259ns (20.907%)  route 0.980ns (79.093%))
  Logic Levels:           0  
  Clock Path Skew:        -0.254ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.912ns = ( 4.088 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.447ns
    Clock Pessimism Removal (CPR):    -0.788ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.121     2.689    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.050    -4.361 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.465    -2.896    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -2.803 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=13160, routed)       1.356    -1.447    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/s_axi_aclk
    SLICE_X2Y197         FDSE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/up_preset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y197         FDSE (Prop_fdse_C_Q)         0.259    -1.188 f  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/up_preset_reg/Q
                         net (fo=3, routed)           0.980    -0.208    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/up_preset
    SLICE_X2Y198         FDPE                                         f  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock delay_clk_design_1_CLK_COMMON_0 rise edge)
                                                      5.000     5.000 r  
    F22                                               0.000     5.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436     6.436 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.018     7.454    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.026     1.428 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355     2.783    design_1_i/CLK_AXI/CLK_COMMON/inst/delay_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     2.866 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout1_buf/O
                         net (fo=27, routed)          1.222     4.088    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/delay_clk
    SLICE_X2Y198         FDPE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg/C
                         clock pessimism             -0.788     3.299    
                         clock uncertainty           -0.212     3.087    
    SLICE_X2Y198         FDPE (Recov_fdpe_C_PRE)     -0.154     2.933    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg
  -------------------------------------------------------------------
                         required time                          2.933    
                         arrival time                           0.208    
  -------------------------------------------------------------------
                         slack                                  3.141    

Slack (MET) :             3.146ns  (required time - arrival time)
  Source:                 design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/up_preset_reg/C
                            (rising edge-triggered cell FDSE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg/PRE
                            (recovery check against rising-edge clock delay_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (delay_clk_design_1_CLK_COMMON_0 rise@5.000ns - axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        1.233ns  (logic 0.223ns (18.086%)  route 1.010ns (81.914%))
  Logic Levels:           0  
  Clock Path Skew:        -0.255ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.989ns = ( 4.011 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.523ns
    Clock Pessimism Removal (CPR):    -0.788ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.121     2.689    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.050    -4.361 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.465    -2.896    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -2.803 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=13160, routed)       1.280    -1.523    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/s_axi_aclk
    SLICE_X13Y231        FDSE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/up_preset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y231        FDSE (Prop_fdse_C_Q)         0.223    -1.300 f  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/up_preset_reg/Q
                         net (fo=3, routed)           1.010    -0.290    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/up_preset
    SLICE_X12Y234        FDPE                                         f  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock delay_clk_design_1_CLK_COMMON_0 rise edge)
                                                      5.000     5.000 r  
    F22                                               0.000     5.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436     6.436 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.018     7.454    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.026     1.428 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355     2.783    design_1_i/CLK_AXI/CLK_COMMON/inst/delay_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     2.866 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout1_buf/O
                         net (fo=27, routed)          1.145     4.011    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/delay_clk
    SLICE_X12Y234        FDPE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg/C
                         clock pessimism             -0.788     3.222    
                         clock uncertainty           -0.212     3.010    
    SLICE_X12Y234        FDPE (Recov_fdpe_C_PRE)     -0.154     2.856    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg
  -------------------------------------------------------------------
                         required time                          2.856    
                         arrival time                           0.290    
  -------------------------------------------------------------------
                         slack                                  3.146    

Slack (MET) :             3.146ns  (required time - arrival time)
  Source:                 design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/up_preset_reg/C
                            (rising edge-triggered cell FDSE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg/PRE
                            (recovery check against rising-edge clock delay_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (delay_clk_design_1_CLK_COMMON_0 rise@5.000ns - axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        1.233ns  (logic 0.223ns (18.086%)  route 1.010ns (81.914%))
  Logic Levels:           0  
  Clock Path Skew:        -0.255ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.989ns = ( 4.011 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.523ns
    Clock Pessimism Removal (CPR):    -0.788ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.121     2.689    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.050    -4.361 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.465    -2.896    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -2.803 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=13160, routed)       1.280    -1.523    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/s_axi_aclk
    SLICE_X13Y231        FDSE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/up_preset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y231        FDSE (Prop_fdse_C_Q)         0.223    -1.300 f  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/up_preset_reg/Q
                         net (fo=3, routed)           1.010    -0.290    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/up_preset
    SLICE_X12Y234        FDPE                                         f  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock delay_clk_design_1_CLK_COMMON_0 rise edge)
                                                      5.000     5.000 r  
    F22                                               0.000     5.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436     6.436 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.018     7.454    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.026     1.428 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355     2.783    design_1_i/CLK_AXI/CLK_COMMON/inst/delay_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     2.866 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout1_buf/O
                         net (fo=27, routed)          1.145     4.011    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/delay_clk
    SLICE_X12Y234        FDPE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg/C
                         clock pessimism             -0.788     3.222    
                         clock uncertainty           -0.212     3.010    
    SLICE_X12Y234        FDPE (Recov_fdpe_C_PRE)     -0.154     2.856    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg
  -------------------------------------------------------------------
                         required time                          2.856    
                         arrival time                           0.290    
  -------------------------------------------------------------------
                         slack                                  3.146    

Slack (MET) :             3.212ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/up_preset_reg/C
                            (rising edge-triggered cell FDSE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d1_reg/PRE
                            (recovery check against rising-edge clock delay_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (delay_clk_design_1_CLK_COMMON_0 rise@5.000ns - axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.223ns (19.526%)  route 0.919ns (80.474%))
  Logic Levels:           0  
  Clock Path Skew:        -0.256ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.741ns = ( 4.259 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.274ns
    Clock Pessimism Removal (CPR):    -0.788ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.121     2.689    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.050    -4.361 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.465    -2.896    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -2.803 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=13160, routed)       1.529    -1.274    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/s_axi_aclk
    SLICE_X150Y104       FDSE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/up_preset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X150Y104       FDSE (Prop_fdse_C_Q)         0.223    -1.051 f  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/up_preset_reg/Q
                         net (fo=3, routed)           0.919    -0.132    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/up_preset
    SLICE_X151Y104       FDPE                                         f  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock delay_clk_design_1_CLK_COMMON_0 rise edge)
                                                      5.000     5.000 r  
    F22                                               0.000     5.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436     6.436 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.018     7.454    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.026     1.428 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355     2.783    design_1_i/CLK_AXI/CLK_COMMON/inst/delay_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     2.866 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout1_buf/O
                         net (fo=27, routed)          1.393     4.259    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/delay_clk
    SLICE_X151Y104       FDPE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d1_reg/C
                         clock pessimism             -0.788     3.470    
                         clock uncertainty           -0.212     3.258    
    SLICE_X151Y104       FDPE (Recov_fdpe_C_PRE)     -0.178     3.080    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d1_reg
  -------------------------------------------------------------------
                         required time                          3.080    
                         arrival time                           0.132    
  -------------------------------------------------------------------
                         slack                                  3.212    

Slack (MET) :             3.212ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/up_preset_reg/C
                            (rising edge-triggered cell FDSE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg/PRE
                            (recovery check against rising-edge clock delay_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (delay_clk_design_1_CLK_COMMON_0 rise@5.000ns - axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.223ns (19.526%)  route 0.919ns (80.474%))
  Logic Levels:           0  
  Clock Path Skew:        -0.256ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.741ns = ( 4.259 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.274ns
    Clock Pessimism Removal (CPR):    -0.788ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.121     2.689    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.050    -4.361 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.465    -2.896    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -2.803 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=13160, routed)       1.529    -1.274    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/s_axi_aclk
    SLICE_X150Y104       FDSE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/up_preset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X150Y104       FDSE (Prop_fdse_C_Q)         0.223    -1.051 f  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/up_preset_reg/Q
                         net (fo=3, routed)           0.919    -0.132    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/up_preset
    SLICE_X151Y104       FDPE                                         f  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock delay_clk_design_1_CLK_COMMON_0 rise edge)
                                                      5.000     5.000 r  
    F22                                               0.000     5.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436     6.436 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.018     7.454    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.026     1.428 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355     2.783    design_1_i/CLK_AXI/CLK_COMMON/inst/delay_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     2.866 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout1_buf/O
                         net (fo=27, routed)          1.393     4.259    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/delay_clk
    SLICE_X151Y104       FDPE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg/C
                         clock pessimism             -0.788     3.470    
                         clock uncertainty           -0.212     3.258    
    SLICE_X151Y104       FDPE (Recov_fdpe_C_PRE)     -0.178     3.080    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg
  -------------------------------------------------------------------
                         required time                          3.080    
                         arrival time                           0.132    
  -------------------------------------------------------------------
                         slack                                  3.212    

Slack (MET) :             3.212ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/up_preset_reg/C
                            (rising edge-triggered cell FDSE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg/PRE
                            (recovery check against rising-edge clock delay_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (delay_clk_design_1_CLK_COMMON_0 rise@5.000ns - axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        1.142ns  (logic 0.223ns (19.526%)  route 0.919ns (80.474%))
  Logic Levels:           0  
  Clock Path Skew:        -0.256ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.741ns = ( 4.259 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.274ns
    Clock Pessimism Removal (CPR):    -0.788ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.121     2.689    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.050    -4.361 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.465    -2.896    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -2.803 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=13160, routed)       1.529    -1.274    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/s_axi_aclk
    SLICE_X150Y104       FDSE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/up_preset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X150Y104       FDSE (Prop_fdse_C_Q)         0.223    -1.051 f  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/up_preset_reg/Q
                         net (fo=3, routed)           0.919    -0.132    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/up_preset
    SLICE_X151Y104       FDPE                                         f  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock delay_clk_design_1_CLK_COMMON_0 rise edge)
                                                      5.000     5.000 r  
    F22                                               0.000     5.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436     6.436 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.018     7.454    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.026     1.428 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355     2.783    design_1_i/CLK_AXI/CLK_COMMON/inst/delay_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     2.866 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout1_buf/O
                         net (fo=27, routed)          1.393     4.259    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/delay_clk
    SLICE_X151Y104       FDPE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg/C
                         clock pessimism             -0.788     3.470    
                         clock uncertainty           -0.212     3.258    
    SLICE_X151Y104       FDPE (Recov_fdpe_C_PRE)     -0.178     3.080    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg
  -------------------------------------------------------------------
                         required time                          3.080    
                         arrival time                           0.132    
  -------------------------------------------------------------------
                         slack                                  3.212    

Slack (MET) :             3.264ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/up_preset_reg/C
                            (rising edge-triggered cell FDSE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d1_reg/PRE
                            (recovery check against rising-edge clock delay_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (delay_clk_design_1_CLK_COMMON_0 rise@5.000ns - axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        1.089ns  (logic 0.259ns (23.777%)  route 0.830ns (76.223%))
  Logic Levels:           0  
  Clock Path Skew:        -0.257ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.571ns = ( 4.429 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.103ns
    Clock Pessimism Removal (CPR):    -0.788ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.121     2.689    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.050    -4.361 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.465    -2.896    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -2.803 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=13160, routed)       1.700    -1.103    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/s_axi_aclk
    SLICE_X152Y57        FDSE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/up_preset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y57        FDSE (Prop_fdse_C_Q)         0.259    -0.844 f  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/up_preset_reg/Q
                         net (fo=3, routed)           0.830    -0.013    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/up_preset
    SLICE_X153Y51        FDPE                                         f  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock delay_clk_design_1_CLK_COMMON_0 rise edge)
                                                      5.000     5.000 r  
    F22                                               0.000     5.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     5.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436     6.436 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.018     7.454    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.026     1.428 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.355     2.783    design_1_i/CLK_AXI/CLK_COMMON/inst/delay_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.083     2.866 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout1_buf/O
                         net (fo=27, routed)          1.563     4.429    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/delay_clk
    SLICE_X153Y51        FDPE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d1_reg/C
                         clock pessimism             -0.788     3.640    
                         clock uncertainty           -0.212     3.428    
    SLICE_X153Y51        FDPE (Recov_fdpe_C_PRE)     -0.178     3.250    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d1_reg
  -------------------------------------------------------------------
                         required time                          3.250    
                         arrival time                           0.013    
  -------------------------------------------------------------------
                         slack                                  3.264    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/up_preset_reg/C
                            (rising edge-triggered cell FDSE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d1_reg/PRE
                            (removal check against rising-edge clock delay_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (delay_clk_design_1_CLK_COMMON_0 rise@0.000ns - axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        0.598ns  (logic 0.118ns (19.723%)  route 0.480ns (80.277%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.115ns
    Source Clock Delay      (SCD):    -0.257ns
    Clock Pessimism Removal (CPR):    -0.166ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.542     1.035    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.619    -1.584 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.574    -1.010    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.984 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=13160, routed)       0.727    -0.257    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/s_axi_aclk
    SLICE_X152Y57        FDSE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/up_preset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y57        FDSE (Prop_fdse_C_Q)         0.118    -0.139 f  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/up_preset_reg/Q
                         net (fo=3, routed)           0.480     0.341    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/up_preset
    SLICE_X153Y51        FDPE                                         f  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock delay_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.599     1.288    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.039    -1.751 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637    -1.114    design_1_i/CLK_AXI/CLK_COMMON/inst/delay_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030    -1.084 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout1_buf/O
                         net (fo=27, routed)          0.969    -0.115    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/delay_clk
    SLICE_X153Y51        FDPE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d1_reg/C
                         clock pessimism              0.166     0.052    
                         clock uncertainty            0.212     0.263    
    SLICE_X153Y51        FDPE (Remov_fdpe_C_PRE)     -0.072     0.191    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d1_reg
  -------------------------------------------------------------------
                         required time                         -0.191    
                         arrival time                           0.341    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/up_preset_reg/C
                            (rising edge-triggered cell FDSE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg/PRE
                            (removal check against rising-edge clock delay_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (delay_clk_design_1_CLK_COMMON_0 rise@0.000ns - axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        0.598ns  (logic 0.118ns (19.723%)  route 0.480ns (80.277%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.115ns
    Source Clock Delay      (SCD):    -0.257ns
    Clock Pessimism Removal (CPR):    -0.166ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.542     1.035    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.619    -1.584 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.574    -1.010    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.984 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=13160, routed)       0.727    -0.257    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/s_axi_aclk
    SLICE_X152Y57        FDSE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/up_preset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y57        FDSE (Prop_fdse_C_Q)         0.118    -0.139 f  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/up_preset_reg/Q
                         net (fo=3, routed)           0.480     0.341    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/up_preset
    SLICE_X153Y51        FDPE                                         f  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock delay_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.599     1.288    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.039    -1.751 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637    -1.114    design_1_i/CLK_AXI/CLK_COMMON/inst/delay_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030    -1.084 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout1_buf/O
                         net (fo=27, routed)          0.969    -0.115    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/delay_clk
    SLICE_X153Y51        FDPE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg/C
                         clock pessimism              0.166     0.052    
                         clock uncertainty            0.212     0.263    
    SLICE_X153Y51        FDPE (Remov_fdpe_C_PRE)     -0.072     0.191    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg
  -------------------------------------------------------------------
                         required time                         -0.191    
                         arrival time                           0.341    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/up_preset_reg/C
                            (rising edge-triggered cell FDSE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg/PRE
                            (removal check against rising-edge clock delay_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (delay_clk_design_1_CLK_COMMON_0 rise@0.000ns - axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        0.598ns  (logic 0.118ns (19.723%)  route 0.480ns (80.277%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.115ns
    Source Clock Delay      (SCD):    -0.257ns
    Clock Pessimism Removal (CPR):    -0.166ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.542     1.035    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.619    -1.584 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.574    -1.010    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.984 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=13160, routed)       0.727    -0.257    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/s_axi_aclk
    SLICE_X152Y57        FDSE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/up_preset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y57        FDSE (Prop_fdse_C_Q)         0.118    -0.139 f  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/up_preset_reg/Q
                         net (fo=3, routed)           0.480     0.341    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/up_preset
    SLICE_X153Y51        FDPE                                         f  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock delay_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.599     1.288    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.039    -1.751 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637    -1.114    design_1_i/CLK_AXI/CLK_COMMON/inst/delay_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030    -1.084 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout1_buf/O
                         net (fo=27, routed)          0.969    -0.115    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/delay_clk
    SLICE_X153Y51        FDPE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg/C
                         clock pessimism              0.166     0.052    
                         clock uncertainty            0.212     0.263    
    SLICE_X153Y51        FDPE (Remov_fdpe_C_PRE)     -0.072     0.191    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg
  -------------------------------------------------------------------
                         required time                         -0.191    
                         arrival time                           0.341    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/up_preset_reg/C
                            (rising edge-triggered cell FDSE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d1_reg/PRE
                            (removal check against rising-edge clock delay_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (delay_clk_design_1_CLK_COMMON_0 rise@0.000ns - axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        0.609ns  (logic 0.100ns (16.420%)  route 0.509ns (83.580%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.307ns
    Source Clock Delay      (SCD):    -0.414ns
    Clock Pessimism Removal (CPR):    -0.166ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.542     1.035    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.619    -1.584 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.574    -1.010    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.984 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=13160, routed)       0.570    -0.414    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/s_axi_aclk
    SLICE_X13Y231        FDSE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/up_preset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y231        FDSE (Prop_fdse_C_Q)         0.100    -0.314 f  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/up_preset_reg/Q
                         net (fo=3, routed)           0.509     0.195    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/up_preset
    SLICE_X12Y234        FDPE                                         f  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock delay_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.599     1.288    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.039    -1.751 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637    -1.114    design_1_i/CLK_AXI/CLK_COMMON/inst/delay_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030    -1.084 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout1_buf/O
                         net (fo=27, routed)          0.777    -0.307    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/delay_clk
    SLICE_X12Y234        FDPE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d1_reg/C
                         clock pessimism              0.166    -0.140    
                         clock uncertainty            0.212     0.071    
    SLICE_X12Y234        FDPE (Remov_fdpe_C_PRE)     -0.052     0.019    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d1_reg
  -------------------------------------------------------------------
                         required time                         -0.019    
                         arrival time                           0.195    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/up_preset_reg/C
                            (rising edge-triggered cell FDSE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg/PRE
                            (removal check against rising-edge clock delay_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (delay_clk_design_1_CLK_COMMON_0 rise@0.000ns - axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        0.609ns  (logic 0.100ns (16.420%)  route 0.509ns (83.580%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.307ns
    Source Clock Delay      (SCD):    -0.414ns
    Clock Pessimism Removal (CPR):    -0.166ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.542     1.035    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.619    -1.584 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.574    -1.010    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.984 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=13160, routed)       0.570    -0.414    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/s_axi_aclk
    SLICE_X13Y231        FDSE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/up_preset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y231        FDSE (Prop_fdse_C_Q)         0.100    -0.314 f  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/up_preset_reg/Q
                         net (fo=3, routed)           0.509     0.195    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/up_preset
    SLICE_X12Y234        FDPE                                         f  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock delay_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.599     1.288    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.039    -1.751 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637    -1.114    design_1_i/CLK_AXI/CLK_COMMON/inst/delay_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030    -1.084 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout1_buf/O
                         net (fo=27, routed)          0.777    -0.307    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/delay_clk
    SLICE_X12Y234        FDPE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg/C
                         clock pessimism              0.166    -0.140    
                         clock uncertainty            0.212     0.071    
    SLICE_X12Y234        FDPE (Remov_fdpe_C_PRE)     -0.052     0.019    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg
  -------------------------------------------------------------------
                         required time                         -0.019    
                         arrival time                           0.195    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/up_preset_reg/C
                            (rising edge-triggered cell FDSE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg/PRE
                            (removal check against rising-edge clock delay_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (delay_clk_design_1_CLK_COMMON_0 rise@0.000ns - axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        0.609ns  (logic 0.100ns (16.420%)  route 0.509ns (83.580%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.307ns
    Source Clock Delay      (SCD):    -0.414ns
    Clock Pessimism Removal (CPR):    -0.166ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.542     1.035    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.619    -1.584 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.574    -1.010    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.984 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=13160, routed)       0.570    -0.414    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/s_axi_aclk
    SLICE_X13Y231        FDSE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/up_preset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y231        FDSE (Prop_fdse_C_Q)         0.100    -0.314 f  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/up_preset_reg/Q
                         net (fo=3, routed)           0.509     0.195    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/up_preset
    SLICE_X12Y234        FDPE                                         f  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock delay_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.599     1.288    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.039    -1.751 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637    -1.114    design_1_i/CLK_AXI/CLK_COMMON/inst/delay_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030    -1.084 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout1_buf/O
                         net (fo=27, routed)          0.777    -0.307    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/delay_clk
    SLICE_X12Y234        FDPE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg/C
                         clock pessimism              0.166    -0.140    
                         clock uncertainty            0.212     0.071    
    SLICE_X12Y234        FDPE (Remov_fdpe_C_PRE)     -0.052     0.019    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg
  -------------------------------------------------------------------
                         required time                         -0.019    
                         arrival time                           0.195    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/up_preset_reg/C
                            (rising edge-triggered cell FDSE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d1_reg/PRE
                            (removal check against rising-edge clock delay_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (delay_clk_design_1_CLK_COMMON_0 rise@0.000ns - axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        0.662ns  (logic 0.100ns (15.104%)  route 0.562ns (84.896%))
  Logic Levels:           0  
  Clock Path Skew:        0.287ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.188ns
    Source Clock Delay      (SCD):    -0.308ns
    Clock Pessimism Removal (CPR):    -0.166ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.542     1.035    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.619    -1.584 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.574    -1.010    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.984 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=13160, routed)       0.676    -0.308    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/s_axi_aclk
    SLICE_X150Y104       FDSE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/up_preset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X150Y104       FDSE (Prop_fdse_C_Q)         0.100    -0.208 f  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/up_preset_reg/Q
                         net (fo=3, routed)           0.562     0.354    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/up_preset
    SLICE_X151Y104       FDPE                                         f  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock delay_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.599     1.288    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.039    -1.751 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637    -1.114    design_1_i/CLK_AXI/CLK_COMMON/inst/delay_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030    -1.084 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout1_buf/O
                         net (fo=27, routed)          0.896    -0.188    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/delay_clk
    SLICE_X151Y104       FDPE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d1_reg/C
                         clock pessimism              0.166    -0.021    
                         clock uncertainty            0.212     0.190    
    SLICE_X151Y104       FDPE (Remov_fdpe_C_PRE)     -0.072     0.118    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d1_reg
  -------------------------------------------------------------------
                         required time                         -0.118    
                         arrival time                           0.354    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/up_preset_reg/C
                            (rising edge-triggered cell FDSE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg/PRE
                            (removal check against rising-edge clock delay_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (delay_clk_design_1_CLK_COMMON_0 rise@0.000ns - axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        0.662ns  (logic 0.100ns (15.104%)  route 0.562ns (84.896%))
  Logic Levels:           0  
  Clock Path Skew:        0.287ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.188ns
    Source Clock Delay      (SCD):    -0.308ns
    Clock Pessimism Removal (CPR):    -0.166ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.542     1.035    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.619    -1.584 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.574    -1.010    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.984 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=13160, routed)       0.676    -0.308    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/s_axi_aclk
    SLICE_X150Y104       FDSE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/up_preset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X150Y104       FDSE (Prop_fdse_C_Q)         0.100    -0.208 f  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/up_preset_reg/Q
                         net (fo=3, routed)           0.562     0.354    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/up_preset
    SLICE_X151Y104       FDPE                                         f  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock delay_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.599     1.288    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.039    -1.751 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637    -1.114    design_1_i/CLK_AXI/CLK_COMMON/inst/delay_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030    -1.084 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout1_buf/O
                         net (fo=27, routed)          0.896    -0.188    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/delay_clk
    SLICE_X151Y104       FDPE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg/C
                         clock pessimism              0.166    -0.021    
                         clock uncertainty            0.212     0.190    
    SLICE_X151Y104       FDPE (Remov_fdpe_C_PRE)     -0.072     0.118    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg
  -------------------------------------------------------------------
                         required time                         -0.118    
                         arrival time                           0.354    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/up_preset_reg/C
                            (rising edge-triggered cell FDSE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg/PRE
                            (removal check against rising-edge clock delay_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (delay_clk_design_1_CLK_COMMON_0 rise@0.000ns - axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        0.662ns  (logic 0.100ns (15.104%)  route 0.562ns (84.896%))
  Logic Levels:           0  
  Clock Path Skew:        0.287ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.188ns
    Source Clock Delay      (SCD):    -0.308ns
    Clock Pessimism Removal (CPR):    -0.166ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.542     1.035    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.619    -1.584 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.574    -1.010    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.984 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=13160, routed)       0.676    -0.308    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/s_axi_aclk
    SLICE_X150Y104       FDSE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/up_preset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X150Y104       FDSE (Prop_fdse_C_Q)         0.100    -0.208 f  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/up_preset_reg/Q
                         net (fo=3, routed)           0.562     0.354    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/up_preset
    SLICE_X151Y104       FDPE                                         f  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock delay_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.599     1.288    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.039    -1.751 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637    -1.114    design_1_i/CLK_AXI/CLK_COMMON/inst/delay_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030    -1.084 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout1_buf/O
                         net (fo=27, routed)          0.896    -0.188    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/delay_clk
    SLICE_X151Y104       FDPE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg/C
                         clock pessimism              0.166    -0.021    
                         clock uncertainty            0.212     0.190    
    SLICE_X151Y104       FDPE (Remov_fdpe_C_PRE)     -0.072     0.118    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg
  -------------------------------------------------------------------
                         required time                         -0.118    
                         arrival time                           0.354    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/up_preset_reg/C
                            (rising edge-triggered cell FDSE clocked by axi_periph_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d1_reg/PRE
                            (removal check against rising-edge clock delay_clk_design_1_CLK_COMMON_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (delay_clk_design_1_CLK_COMMON_0 rise@0.000ns - axi_periph_clk_design_1_CLK_COMMON_0 rise@0.000ns)
  Data Path Delay:        0.675ns  (logic 0.118ns (17.486%)  route 0.557ns (82.514%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.259ns
    Source Clock Delay      (SCD):    -0.359ns
    Clock Pessimism Removal (CPR):    -0.166ns
  Clock Uncertainty:      0.212ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.169ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axi_periph_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.542     1.035    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.619    -1.584 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.574    -1.010    design_1_i/CLK_AXI/CLK_COMMON/inst/axi_periph_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.984 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout2_buf/O
                         net (fo=13160, routed)       0.625    -0.359    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/s_axi_aclk
    SLICE_X2Y197         FDSE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/up_preset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y197         FDSE (Prop_fdse_C_Q)         0.118    -0.241 f  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/up_preset_reg/Q
                         net (fo=3, routed)           0.557     0.315    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/up_preset
    SLICE_X2Y198         FDPE                                         f  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock delay_clk_design_1_CLK_COMMON_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.599     1.288    design_1_i/CLK_AXI/CLK_COMMON/inst/clk_in1
    MMCME2_ADV_X0Y3      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.039    -1.751 r  design_1_i/CLK_AXI/CLK_COMMON/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.637    -1.114    design_1_i/CLK_AXI/CLK_COMMON/inst/delay_clk_design_1_CLK_COMMON_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030    -1.084 r  design_1_i/CLK_AXI/CLK_COMMON/inst/clkout1_buf/O
                         net (fo=27, routed)          0.825    -0.259    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/delay_clk
    SLICE_X2Y198         FDPE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d1_reg/C
                         clock pessimism              0.166    -0.092    
                         clock uncertainty            0.212     0.119    
    SLICE_X2Y198         FDPE (Remov_fdpe_C_PRE)     -0.052     0.067    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d1_reg
  -------------------------------------------------------------------
                         required time                         -0.067    
                         arrival time                           0.315    
  -------------------------------------------------------------------
                         slack                                  0.248    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  prm_clk_ad1
  To Clock:  prm_clk_ad1

Setup :            0  Failing Endpoints,  Worst Slack        1.601ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.343ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.601ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_status/d_xfer_state_m2_reg/CLR
                            (recovery check against rising-edge clock prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad1 rise@4.000ns - prm_clk_ad1 rise@0.000ns)
  Data Path Delay:        2.081ns  (logic 0.223ns (10.715%)  route 1.858ns (89.285%))
  Logic Levels:           0  
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.497ns = ( 7.497 - 4.000 ) 
    Source Clock Delay      (SCD):    3.877ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad1 rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.805     0.805 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.634     2.439    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     2.532 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.345     3.877    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_up_adc_common/i_core_rst_reg/clk
    SLICE_X1Y168         FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y168         FDRE (Prop_fdre_C_Q)         0.223     4.100 f  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/Q
                         net (fo=173, routed)         1.858     5.958    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_status/AR[0]
    SLICE_X12Y191        FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_status/d_xfer_state_m2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad1 rise edge)
                                                      4.000     4.000 r  
    G17                                               0.000     4.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.727     4.727 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.523     6.250    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     6.333 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.164     7.497    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_status/clk
    SLICE_X12Y191        FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_status/d_xfer_state_m2_reg/C
                         clock pessimism              0.284     7.782    
                         clock uncertainty           -0.035     7.746    
    SLICE_X12Y191        FDCE (Recov_fdce_C_CLR)     -0.187     7.559    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_status/d_xfer_state_m2_reg
  -------------------------------------------------------------------
                         required time                          7.559    
                         arrival time                          -5.958    
  -------------------------------------------------------------------
                         slack                                  1.601    

Slack (MET) :             1.601ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_status/d_xfer_state_reg/CLR
                            (recovery check against rising-edge clock prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad1 rise@4.000ns - prm_clk_ad1 rise@0.000ns)
  Data Path Delay:        2.081ns  (logic 0.223ns (10.715%)  route 1.858ns (89.285%))
  Logic Levels:           0  
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.497ns = ( 7.497 - 4.000 ) 
    Source Clock Delay      (SCD):    3.877ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad1 rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.805     0.805 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.634     2.439    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     2.532 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.345     3.877    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_up_adc_common/i_core_rst_reg/clk
    SLICE_X1Y168         FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y168         FDRE (Prop_fdre_C_Q)         0.223     4.100 f  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/Q
                         net (fo=173, routed)         1.858     5.958    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_status/AR[0]
    SLICE_X12Y191        FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_status/d_xfer_state_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad1 rise edge)
                                                      4.000     4.000 r  
    G17                                               0.000     4.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.727     4.727 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.523     6.250    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     6.333 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.164     7.497    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_status/clk
    SLICE_X12Y191        FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_status/d_xfer_state_reg/C
                         clock pessimism              0.284     7.782    
                         clock uncertainty           -0.035     7.746    
    SLICE_X12Y191        FDCE (Recov_fdce_C_CLR)     -0.187     7.559    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_status/d_xfer_state_reg
  -------------------------------------------------------------------
                         required time                          7.559    
                         arrival time                          -5.958    
  -------------------------------------------------------------------
                         slack                                  1.601    

Slack (MET) :             1.601ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_status/d_xfer_toggle_reg/CLR
                            (recovery check against rising-edge clock prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad1 rise@4.000ns - prm_clk_ad1 rise@0.000ns)
  Data Path Delay:        2.081ns  (logic 0.223ns (10.715%)  route 1.858ns (89.285%))
  Logic Levels:           0  
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.497ns = ( 7.497 - 4.000 ) 
    Source Clock Delay      (SCD):    3.877ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad1 rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.805     0.805 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.634     2.439    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     2.532 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.345     3.877    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_up_adc_common/i_core_rst_reg/clk
    SLICE_X1Y168         FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y168         FDRE (Prop_fdre_C_Q)         0.223     4.100 f  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/Q
                         net (fo=173, routed)         1.858     5.958    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_status/AR[0]
    SLICE_X12Y191        FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_status/d_xfer_toggle_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad1 rise edge)
                                                      4.000     4.000 r  
    G17                                               0.000     4.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.727     4.727 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.523     6.250    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     6.333 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.164     7.497    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_status/clk
    SLICE_X12Y191        FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_status/d_xfer_toggle_reg/C
                         clock pessimism              0.284     7.782    
                         clock uncertainty           -0.035     7.746    
    SLICE_X12Y191        FDCE (Recov_fdce_C_CLR)     -0.187     7.559    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_status/d_xfer_toggle_reg
  -------------------------------------------------------------------
                         required time                          7.559    
                         arrival time                          -5.958    
  -------------------------------------------------------------------
                         slack                                  1.601    

Slack (MET) :             1.601ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m2_reg/CLR
                            (recovery check against rising-edge clock prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad1 rise@4.000ns - prm_clk_ad1 rise@0.000ns)
  Data Path Delay:        2.081ns  (logic 0.223ns (10.715%)  route 1.858ns (89.285%))
  Logic Levels:           0  
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.497ns = ( 7.497 - 4.000 ) 
    Source Clock Delay      (SCD):    3.877ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad1 rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.805     0.805 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.634     2.439    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     2.532 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.345     3.877    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_up_adc_common/i_core_rst_reg/clk
    SLICE_X1Y168         FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y168         FDRE (Prop_fdre_C_Q)         0.223     4.100 f  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/Q
                         net (fo=173, routed)         1.858     5.958    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_cntrl/AR[0]
    SLICE_X12Y191        FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad1 rise edge)
                                                      4.000     4.000 r  
    G17                                               0.000     4.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.727     4.727 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.523     6.250    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     6.333 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.164     7.497    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_cntrl/clk
    SLICE_X12Y191        FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m2_reg/C
                         clock pessimism              0.284     7.782    
                         clock uncertainty           -0.035     7.746    
    SLICE_X12Y191        FDCE (Recov_fdce_C_CLR)     -0.187     7.559    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m2_reg
  -------------------------------------------------------------------
                         required time                          7.559    
                         arrival time                          -5.958    
  -------------------------------------------------------------------
                         slack                                  1.601    

Slack (MET) :             1.634ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_status/d_acc_data_reg[1]/CLR
                            (recovery check against rising-edge clock prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad1 rise@4.000ns - prm_clk_ad1 rise@0.000ns)
  Data Path Delay:        2.081ns  (logic 0.223ns (10.715%)  route 1.858ns (89.285%))
  Logic Levels:           0  
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.497ns = ( 7.497 - 4.000 ) 
    Source Clock Delay      (SCD):    3.877ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad1 rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.805     0.805 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.634     2.439    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     2.532 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.345     3.877    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_up_adc_common/i_core_rst_reg/clk
    SLICE_X1Y168         FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y168         FDRE (Prop_fdre_C_Q)         0.223     4.100 f  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/Q
                         net (fo=173, routed)         1.858     5.958    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_status/AR[0]
    SLICE_X12Y191        FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_status/d_acc_data_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad1 rise edge)
                                                      4.000     4.000 r  
    G17                                               0.000     4.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.727     4.727 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.523     6.250    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     6.333 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.164     7.497    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_status/clk
    SLICE_X12Y191        FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_status/d_acc_data_reg[1]/C
                         clock pessimism              0.284     7.782    
                         clock uncertainty           -0.035     7.746    
    SLICE_X12Y191        FDCE (Recov_fdce_C_CLR)     -0.154     7.592    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_status/d_acc_data_reg[1]
  -------------------------------------------------------------------
                         required time                          7.592    
                         arrival time                          -5.958    
  -------------------------------------------------------------------
                         slack                                  1.634    

Slack (MET) :             1.634ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_status/d_xfer_state_m1_reg/CLR
                            (recovery check against rising-edge clock prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad1 rise@4.000ns - prm_clk_ad1 rise@0.000ns)
  Data Path Delay:        2.081ns  (logic 0.223ns (10.715%)  route 1.858ns (89.285%))
  Logic Levels:           0  
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.497ns = ( 7.497 - 4.000 ) 
    Source Clock Delay      (SCD):    3.877ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad1 rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.805     0.805 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.634     2.439    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     2.532 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.345     3.877    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_up_adc_common/i_core_rst_reg/clk
    SLICE_X1Y168         FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y168         FDRE (Prop_fdre_C_Q)         0.223     4.100 f  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/Q
                         net (fo=173, routed)         1.858     5.958    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_status/AR[0]
    SLICE_X12Y191        FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_status/d_xfer_state_m1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad1 rise edge)
                                                      4.000     4.000 r  
    G17                                               0.000     4.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.727     4.727 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.523     6.250    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     6.333 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.164     7.497    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_status/clk
    SLICE_X12Y191        FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_status/d_xfer_state_m1_reg/C
                         clock pessimism              0.284     7.782    
                         clock uncertainty           -0.035     7.746    
    SLICE_X12Y191        FDCE (Recov_fdce_C_CLR)     -0.154     7.592    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_status/d_xfer_state_m1_reg
  -------------------------------------------------------------------
                         required time                          7.592    
                         arrival time                          -5.958    
  -------------------------------------------------------------------
                         slack                                  1.634    

Slack (MET) :             1.634ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m1_reg/CLR
                            (recovery check against rising-edge clock prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad1 rise@4.000ns - prm_clk_ad1 rise@0.000ns)
  Data Path Delay:        2.081ns  (logic 0.223ns (10.715%)  route 1.858ns (89.285%))
  Logic Levels:           0  
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.497ns = ( 7.497 - 4.000 ) 
    Source Clock Delay      (SCD):    3.877ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad1 rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.805     0.805 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.634     2.439    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     2.532 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.345     3.877    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_up_adc_common/i_core_rst_reg/clk
    SLICE_X1Y168         FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y168         FDRE (Prop_fdre_C_Q)         0.223     4.100 f  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/Q
                         net (fo=173, routed)         1.858     5.958    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_cntrl/AR[0]
    SLICE_X12Y191        FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad1 rise edge)
                                                      4.000     4.000 r  
    G17                                               0.000     4.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.727     4.727 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.523     6.250    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     6.333 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.164     7.497    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_cntrl/clk
    SLICE_X12Y191        FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m1_reg/C
                         clock pessimism              0.284     7.782    
                         clock uncertainty           -0.035     7.746    
    SLICE_X12Y191        FDCE (Recov_fdce_C_CLR)     -0.154     7.592    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m1_reg
  -------------------------------------------------------------------
                         required time                          7.592    
                         arrival time                          -5.958    
  -------------------------------------------------------------------
                         slack                                  1.634    

Slack (MET) :             1.634ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m3_reg/CLR
                            (recovery check against rising-edge clock prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad1 rise@4.000ns - prm_clk_ad1 rise@0.000ns)
  Data Path Delay:        2.081ns  (logic 0.223ns (10.715%)  route 1.858ns (89.285%))
  Logic Levels:           0  
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.497ns = ( 7.497 - 4.000 ) 
    Source Clock Delay      (SCD):    3.877ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad1 rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.805     0.805 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.634     2.439    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     2.532 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.345     3.877    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_up_adc_common/i_core_rst_reg/clk
    SLICE_X1Y168         FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y168         FDRE (Prop_fdre_C_Q)         0.223     4.100 f  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/Q
                         net (fo=173, routed)         1.858     5.958    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_cntrl/AR[0]
    SLICE_X12Y191        FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m3_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad1 rise edge)
                                                      4.000     4.000 r  
    G17                                               0.000     4.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.727     4.727 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.523     6.250    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     6.333 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.164     7.497    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_cntrl/clk
    SLICE_X12Y191        FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m3_reg/C
                         clock pessimism              0.284     7.782    
                         clock uncertainty           -0.035     7.746    
    SLICE_X12Y191        FDCE (Recov_fdce_C_CLR)     -0.154     7.592    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m3_reg
  -------------------------------------------------------------------
                         required time                          7.592    
                         arrival time                          -5.958    
  -------------------------------------------------------------------
                         slack                                  1.634    

Slack (MET) :             1.662ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_int_reg[5]/CLR
                            (recovery check against rising-edge clock prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad1 rise@4.000ns - prm_clk_ad1 rise@0.000ns)
  Data Path Delay:        1.996ns  (logic 0.223ns (11.173%)  route 1.773ns (88.827%))
  Logic Levels:           0  
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.497ns = ( 7.497 - 4.000 ) 
    Source Clock Delay      (SCD):    3.877ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad1 rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.805     0.805 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.634     2.439    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     2.532 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.345     3.877    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_up_adc_common/i_core_rst_reg/clk
    SLICE_X1Y168         FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y168         FDRE (Prop_fdre_C_Q)         0.223     4.100 f  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/Q
                         net (fo=173, routed)         1.773     5.872    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_cntrl/AR[0]
    SLICE_X13Y190        FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_int_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad1 rise edge)
                                                      4.000     4.000 r  
    G17                                               0.000     4.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.727     4.727 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.523     6.250    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     6.333 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.164     7.497    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_cntrl/clk
    SLICE_X13Y190        FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_int_reg[5]/C
                         clock pessimism              0.284     7.782    
                         clock uncertainty           -0.035     7.746    
    SLICE_X13Y190        FDCE (Recov_fdce_C_CLR)     -0.212     7.534    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_int_reg[5]
  -------------------------------------------------------------------
                         required time                          7.534    
                         arrival time                          -5.872    
  -------------------------------------------------------------------
                         slack                                  1.662    

Slack (MET) :             1.662ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_int_reg[7]/CLR
                            (recovery check against rising-edge clock prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad1 rise@4.000ns - prm_clk_ad1 rise@0.000ns)
  Data Path Delay:        1.996ns  (logic 0.223ns (11.173%)  route 1.773ns (88.827%))
  Logic Levels:           0  
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.497ns = ( 7.497 - 4.000 ) 
    Source Clock Delay      (SCD):    3.877ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad1 rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.805     0.805 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.634     2.439    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     2.532 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.345     3.877    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_up_adc_common/i_core_rst_reg/clk
    SLICE_X1Y168         FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y168         FDRE (Prop_fdre_C_Q)         0.223     4.100 f  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/Q
                         net (fo=173, routed)         1.773     5.872    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_cntrl/AR[0]
    SLICE_X13Y190        FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_int_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad1 rise edge)
                                                      4.000     4.000 r  
    G17                                               0.000     4.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.727     4.727 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.523     6.250    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083     6.333 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.164     7.497    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_cntrl/clk
    SLICE_X13Y190        FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_int_reg[7]/C
                         clock pessimism              0.284     7.782    
                         clock uncertainty           -0.035     7.746    
    SLICE_X13Y190        FDCE (Recov_fdce_C_CLR)     -0.212     7.534    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_rx/i_rx_channel_2/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_int_reg[7]
  -------------------------------------------------------------------
                         required time                          7.534    
                         arrival time                          -5.872    
  -------------------------------------------------------------------
                         slack                                  1.662    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.343ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg[11]/CLR
                            (removal check against rising-edge clock prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad1 rise@0.000ns - prm_clk_ad1 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.118ns (34.906%)  route 0.220ns (65.094%))
  Logic Levels:           0  
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.140ns
    Source Clock Delay      (SCD):    1.763ns
    Clock Pessimism Removal (CPR):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad1 rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.428     0.428 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.717     1.145    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.171 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.592     1.763    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_core_rst_reg/clk
    SLICE_X10Y151        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y151        FDRE (Prop_fdre_C_Q)         0.118     1.881 f  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=184, routed)         0.220     2.101    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]_0
    SLICE_X7Y151         FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad1 rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.502     0.502 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.784     1.286    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.316 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.824     2.140    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_cntrl/clk
    SLICE_X7Y151         FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg[11]/C
                         clock pessimism             -0.312     1.827    
    SLICE_X7Y151         FDCE (Remov_fdce_C_CLR)     -0.069     1.758    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.758    
                         arrival time                           2.101    
  -------------------------------------------------------------------
                         slack                                  0.343    

Slack (MET) :             0.343ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg[13]/CLR
                            (removal check against rising-edge clock prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad1 rise@0.000ns - prm_clk_ad1 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.118ns (34.906%)  route 0.220ns (65.094%))
  Logic Levels:           0  
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.140ns
    Source Clock Delay      (SCD):    1.763ns
    Clock Pessimism Removal (CPR):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad1 rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.428     0.428 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.717     1.145    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.171 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.592     1.763    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_core_rst_reg/clk
    SLICE_X10Y151        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y151        FDRE (Prop_fdre_C_Q)         0.118     1.881 f  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=184, routed)         0.220     2.101    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]_0
    SLICE_X7Y151         FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad1 rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.502     0.502 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.784     1.286    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.316 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.824     2.140    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_cntrl/clk
    SLICE_X7Y151         FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg[13]/C
                         clock pessimism             -0.312     1.827    
    SLICE_X7Y151         FDCE (Remov_fdce_C_CLR)     -0.069     1.758    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.758    
                         arrival time                           2.101    
  -------------------------------------------------------------------
                         slack                                  0.343    

Slack (MET) :             0.343ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg[15]/CLR
                            (removal check against rising-edge clock prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad1 rise@0.000ns - prm_clk_ad1 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.118ns (34.906%)  route 0.220ns (65.094%))
  Logic Levels:           0  
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.140ns
    Source Clock Delay      (SCD):    1.763ns
    Clock Pessimism Removal (CPR):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad1 rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.428     0.428 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.717     1.145    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.171 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.592     1.763    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_core_rst_reg/clk
    SLICE_X10Y151        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y151        FDRE (Prop_fdre_C_Q)         0.118     1.881 f  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=184, routed)         0.220     2.101    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]_0
    SLICE_X7Y151         FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad1 rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.502     0.502 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.784     1.286    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.316 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.824     2.140    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_cntrl/clk
    SLICE_X7Y151         FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg[15]/C
                         clock pessimism             -0.312     1.827    
    SLICE_X7Y151         FDCE (Remov_fdce_C_CLR)     -0.069     1.758    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.758    
                         arrival time                           2.101    
  -------------------------------------------------------------------
                         slack                                  0.343    

Slack (MET) :             0.343ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg[22]/CLR
                            (removal check against rising-edge clock prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad1 rise@0.000ns - prm_clk_ad1 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.118ns (34.906%)  route 0.220ns (65.094%))
  Logic Levels:           0  
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.140ns
    Source Clock Delay      (SCD):    1.763ns
    Clock Pessimism Removal (CPR):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad1 rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.428     0.428 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.717     1.145    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.171 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.592     1.763    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_core_rst_reg/clk
    SLICE_X10Y151        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y151        FDRE (Prop_fdre_C_Q)         0.118     1.881 f  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=184, routed)         0.220     2.101    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]_0
    SLICE_X7Y151         FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad1 rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.502     0.502 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.784     1.286    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.316 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.824     2.140    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_cntrl/clk
    SLICE_X7Y151         FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg[22]/C
                         clock pessimism             -0.312     1.827    
    SLICE_X7Y151         FDCE (Remov_fdce_C_CLR)     -0.069     1.758    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.758    
                         arrival time                           2.101    
  -------------------------------------------------------------------
                         slack                                  0.343    

Slack (MET) :             0.343ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg[3]/CLR
                            (removal check against rising-edge clock prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad1 rise@0.000ns - prm_clk_ad1 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.118ns (34.906%)  route 0.220ns (65.094%))
  Logic Levels:           0  
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.140ns
    Source Clock Delay      (SCD):    1.763ns
    Clock Pessimism Removal (CPR):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad1 rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.428     0.428 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.717     1.145    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.171 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.592     1.763    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_core_rst_reg/clk
    SLICE_X10Y151        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y151        FDRE (Prop_fdre_C_Q)         0.118     1.881 f  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=184, routed)         0.220     2.101    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]_0
    SLICE_X7Y151         FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad1 rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.502     0.502 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.784     1.286    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.316 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.824     2.140    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_cntrl/clk
    SLICE_X7Y151         FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg[3]/C
                         clock pessimism             -0.312     1.827    
    SLICE_X7Y151         FDCE (Remov_fdce_C_CLR)     -0.069     1.758    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.758    
                         arrival time                           2.101    
  -------------------------------------------------------------------
                         slack                                  0.343    

Slack (MET) :             0.343ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg[6]/CLR
                            (removal check against rising-edge clock prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad1 rise@0.000ns - prm_clk_ad1 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.118ns (34.906%)  route 0.220ns (65.094%))
  Logic Levels:           0  
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.140ns
    Source Clock Delay      (SCD):    1.763ns
    Clock Pessimism Removal (CPR):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad1 rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.428     0.428 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.717     1.145    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.171 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.592     1.763    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_core_rst_reg/clk
    SLICE_X10Y151        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y151        FDRE (Prop_fdre_C_Q)         0.118     1.881 f  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=184, routed)         0.220     2.101    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]_0
    SLICE_X7Y151         FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad1 rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.502     0.502 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.784     1.286    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.316 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.824     2.140    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_cntrl/clk
    SLICE_X7Y151         FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg[6]/C
                         clock pessimism             -0.312     1.827    
    SLICE_X7Y151         FDCE (Remov_fdce_C_CLR)     -0.069     1.758    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.758    
                         arrival time                           2.101    
  -------------------------------------------------------------------
                         slack                                  0.343    

Slack (MET) :             0.343ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg[7]/CLR
                            (removal check against rising-edge clock prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad1 rise@0.000ns - prm_clk_ad1 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.118ns (34.906%)  route 0.220ns (65.094%))
  Logic Levels:           0  
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.140ns
    Source Clock Delay      (SCD):    1.763ns
    Clock Pessimism Removal (CPR):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad1 rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.428     0.428 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.717     1.145    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.171 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.592     1.763    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_core_rst_reg/clk
    SLICE_X10Y151        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y151        FDRE (Prop_fdre_C_Q)         0.118     1.881 f  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=184, routed)         0.220     2.101    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]_0
    SLICE_X7Y151         FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad1 rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.502     0.502 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.784     1.286    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.316 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.824     2.140    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_cntrl/clk
    SLICE_X7Y151         FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg[7]/C
                         clock pessimism             -0.312     1.827    
    SLICE_X7Y151         FDCE (Remov_fdce_C_CLR)     -0.069     1.758    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.758    
                         arrival time                           2.101    
  -------------------------------------------------------------------
                         slack                                  0.343    

Slack (MET) :             0.343ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg[9]/CLR
                            (removal check against rising-edge clock prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad1 rise@0.000ns - prm_clk_ad1 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.118ns (34.906%)  route 0.220ns (65.094%))
  Logic Levels:           0  
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.140ns
    Source Clock Delay      (SCD):    1.763ns
    Clock Pessimism Removal (CPR):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad1 rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.428     0.428 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.717     1.145    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.171 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.592     1.763    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_core_rst_reg/clk
    SLICE_X10Y151        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y151        FDRE (Prop_fdre_C_Q)         0.118     1.881 f  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=184, routed)         0.220     2.101    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]_0
    SLICE_X7Y151         FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad1 rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.502     0.502 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.784     1.286    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.316 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.824     2.140    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_cntrl/clk
    SLICE_X7Y151         FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg[9]/C
                         clock pessimism             -0.312     1.827    
    SLICE_X7Y151         FDCE (Remov_fdce_C_CLR)     -0.069     1.758    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.758    
                         arrival time                           2.101    
  -------------------------------------------------------------------
                         slack                                  0.343    

Slack (MET) :             0.446ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]/CLR
                            (removal check against rising-edge clock prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad1 rise@0.000ns - prm_clk_ad1 rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.118ns (26.721%)  route 0.324ns (73.279%))
  Logic Levels:           0  
  Clock Path Skew:        0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.141ns
    Source Clock Delay      (SCD):    1.763ns
    Clock Pessimism Removal (CPR):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad1 rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.428     0.428 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.717     1.145    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.171 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.592     1.763    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_core_rst_reg/clk
    SLICE_X10Y151        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y151        FDRE (Prop_fdre_C_Q)         0.118     1.881 f  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=184, routed)         0.324     2.205    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]_0
    SLICE_X3Y150         FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad1 rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.502     0.502 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.784     1.286    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.316 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.825     2.141    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_cntrl/clk
    SLICE_X3Y150         FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]/C
                         clock pessimism             -0.312     1.828    
    SLICE_X3Y150         FDCE (Remov_fdce_C_CLR)     -0.069     1.759    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.759    
                         arrival time                           2.205    
  -------------------------------------------------------------------
                         slack                                  0.446    

Slack (MET) :             0.446ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg[21]/CLR
                            (removal check against rising-edge clock prm_clk_ad1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad1 rise@0.000ns - prm_clk_ad1 rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.118ns (26.721%)  route 0.324ns (73.279%))
  Logic Levels:           0  
  Clock Path Skew:        0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.141ns
    Source Clock Delay      (SCD):    1.763ns
    Clock Pessimism Removal (CPR):    0.312ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad1 rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.428     0.428 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.717     1.145    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.171 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.592     1.763    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_core_rst_reg/clk
    SLICE_X10Y151        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y151        FDRE (Prop_fdre_C_Q)         0.118     1.881 f  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=184, routed)         0.324     2.205    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]_0
    SLICE_X3Y150         FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad1 rise edge)
                                                      0.000     0.000 r  
    G17                                               0.000     0.000 r  ad9361_DCLK_1_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/rx_clk_in_p
    G17                  IBUFDS (Prop_ibufds_I_O)     0.502     0.502 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.784     1.286    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.316 r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.825     2.141    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_cntrl/clk
    SLICE_X3Y150         FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg[21]/C
                         clock pessimism             -0.312     1.828    
    SLICE_X3Y150         FDCE (Remov_fdce_C_CLR)     -0.069     1.759    design_1_i/AD9361_CTRL/AD9361_1/axi_ad9361_1/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.759    
                         arrival time                           2.205    
  -------------------------------------------------------------------
                         slack                                  0.446    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  prm_clk_ad2
  To Clock:  prm_clk_ad2

Setup :            0  Failing Endpoints,  Worst Slack        1.469ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.309ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.469ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[17]/CLR
                            (recovery check against rising-edge clock prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad2 rise@4.000ns - prm_clk_ad2 rise@0.000ns)
  Data Path Delay:        2.092ns  (logic 0.204ns (9.749%)  route 1.888ns (90.251%))
  Logic Levels:           0  
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.573ns = ( 8.573 - 4.000 ) 
    Source Clock Delay      (SCD):    5.011ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad2 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.299     3.222    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.315 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        1.696     5.011    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_core_rst_reg/clk
    SLICE_X151Y86        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y86        FDRE (Prop_fdre_C_Q)         0.204     5.215 f  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=184, routed)         1.888     7.104    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/dac_rst
    SLICE_X144Y73        FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad2 rise edge)
                                                      4.000     4.000 r  
    AA9                                               0.000     4.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.821     4.821 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.173     6.994    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.077 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        1.496     8.573    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/clk
    SLICE_X144Y73        FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[17]/C
                         clock pessimism              0.328     8.901    
                         clock uncertainty           -0.035     8.866    
    SLICE_X144Y73        FDCE (Recov_fdce_C_CLR)     -0.293     8.573    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[17]
  -------------------------------------------------------------------
                         required time                          8.573    
                         arrival time                          -7.104    
  -------------------------------------------------------------------
                         slack                                  1.469    

Slack (MET) :             1.469ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[27]/CLR
                            (recovery check against rising-edge clock prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad2 rise@4.000ns - prm_clk_ad2 rise@0.000ns)
  Data Path Delay:        2.092ns  (logic 0.204ns (9.749%)  route 1.888ns (90.251%))
  Logic Levels:           0  
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.573ns = ( 8.573 - 4.000 ) 
    Source Clock Delay      (SCD):    5.011ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad2 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.299     3.222    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.315 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        1.696     5.011    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_core_rst_reg/clk
    SLICE_X151Y86        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y86        FDRE (Prop_fdre_C_Q)         0.204     5.215 f  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=184, routed)         1.888     7.104    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/dac_rst
    SLICE_X144Y73        FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad2 rise edge)
                                                      4.000     4.000 r  
    AA9                                               0.000     4.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.821     4.821 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.173     6.994    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.077 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        1.496     8.573    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/clk
    SLICE_X144Y73        FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[27]/C
                         clock pessimism              0.328     8.901    
                         clock uncertainty           -0.035     8.866    
    SLICE_X144Y73        FDCE (Recov_fdce_C_CLR)     -0.293     8.573    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[27]
  -------------------------------------------------------------------
                         required time                          8.573    
                         arrival time                          -7.104    
  -------------------------------------------------------------------
                         slack                                  1.469    

Slack (MET) :             1.469ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[32]/CLR
                            (recovery check against rising-edge clock prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad2 rise@4.000ns - prm_clk_ad2 rise@0.000ns)
  Data Path Delay:        2.092ns  (logic 0.204ns (9.749%)  route 1.888ns (90.251%))
  Logic Levels:           0  
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.573ns = ( 8.573 - 4.000 ) 
    Source Clock Delay      (SCD):    5.011ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad2 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.299     3.222    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.315 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        1.696     5.011    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_core_rst_reg/clk
    SLICE_X151Y86        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y86        FDRE (Prop_fdre_C_Q)         0.204     5.215 f  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=184, routed)         1.888     7.104    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/dac_rst
    SLICE_X144Y73        FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[32]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad2 rise edge)
                                                      4.000     4.000 r  
    AA9                                               0.000     4.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.821     4.821 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.173     6.994    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.077 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        1.496     8.573    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/clk
    SLICE_X144Y73        FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[32]/C
                         clock pessimism              0.328     8.901    
                         clock uncertainty           -0.035     8.866    
    SLICE_X144Y73        FDCE (Recov_fdce_C_CLR)     -0.293     8.573    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[32]
  -------------------------------------------------------------------
                         required time                          8.573    
                         arrival time                          -7.104    
  -------------------------------------------------------------------
                         slack                                  1.469    

Slack (MET) :             1.469ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[34]/CLR
                            (recovery check against rising-edge clock prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad2 rise@4.000ns - prm_clk_ad2 rise@0.000ns)
  Data Path Delay:        2.092ns  (logic 0.204ns (9.749%)  route 1.888ns (90.251%))
  Logic Levels:           0  
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.573ns = ( 8.573 - 4.000 ) 
    Source Clock Delay      (SCD):    5.011ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad2 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.299     3.222    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.315 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        1.696     5.011    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_core_rst_reg/clk
    SLICE_X151Y86        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y86        FDRE (Prop_fdre_C_Q)         0.204     5.215 f  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=184, routed)         1.888     7.104    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/dac_rst
    SLICE_X144Y73        FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[34]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad2 rise edge)
                                                      4.000     4.000 r  
    AA9                                               0.000     4.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.821     4.821 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.173     6.994    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.077 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        1.496     8.573    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/clk
    SLICE_X144Y73        FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[34]/C
                         clock pessimism              0.328     8.901    
                         clock uncertainty           -0.035     8.866    
    SLICE_X144Y73        FDCE (Recov_fdce_C_CLR)     -0.293     8.573    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[34]
  -------------------------------------------------------------------
                         required time                          8.573    
                         arrival time                          -7.104    
  -------------------------------------------------------------------
                         slack                                  1.469    

Slack (MET) :             1.469ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[8]/CLR
                            (recovery check against rising-edge clock prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad2 rise@4.000ns - prm_clk_ad2 rise@0.000ns)
  Data Path Delay:        2.092ns  (logic 0.204ns (9.749%)  route 1.888ns (90.251%))
  Logic Levels:           0  
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.573ns = ( 8.573 - 4.000 ) 
    Source Clock Delay      (SCD):    5.011ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad2 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.299     3.222    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.315 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        1.696     5.011    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_core_rst_reg/clk
    SLICE_X151Y86        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y86        FDRE (Prop_fdre_C_Q)         0.204     5.215 f  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=184, routed)         1.888     7.104    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/dac_rst
    SLICE_X144Y73        FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad2 rise edge)
                                                      4.000     4.000 r  
    AA9                                               0.000     4.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.821     4.821 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.173     6.994    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.077 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        1.496     8.573    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/clk
    SLICE_X144Y73        FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[8]/C
                         clock pessimism              0.328     8.901    
                         clock uncertainty           -0.035     8.866    
    SLICE_X144Y73        FDCE (Recov_fdce_C_CLR)     -0.293     8.573    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[8]
  -------------------------------------------------------------------
                         required time                          8.573    
                         arrival time                          -7.104    
  -------------------------------------------------------------------
                         slack                                  1.469    

Slack (MET) :             1.525ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[12]/CLR
                            (recovery check against rising-edge clock prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad2 rise@4.000ns - prm_clk_ad2 rise@0.000ns)
  Data Path Delay:        2.040ns  (logic 0.204ns (10.001%)  route 1.836ns (89.999%))
  Logic Levels:           0  
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.576ns = ( 8.576 - 4.000 ) 
    Source Clock Delay      (SCD):    5.011ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad2 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.299     3.222    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.315 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        1.696     5.011    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_core_rst_reg/clk
    SLICE_X151Y86        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y86        FDRE (Prop_fdre_C_Q)         0.204     5.215 f  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=184, routed)         1.836     7.051    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl/dac_rst
    SLICE_X137Y70        FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad2 rise edge)
                                                      4.000     4.000 r  
    AA9                                               0.000     4.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.821     4.821 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.173     6.994    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.077 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        1.499     8.576    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl/clk
    SLICE_X137Y70        FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[12]/C
                         clock pessimism              0.328     8.904    
                         clock uncertainty           -0.035     8.869    
    SLICE_X137Y70        FDCE (Recov_fdce_C_CLR)     -0.293     8.576    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[12]
  -------------------------------------------------------------------
                         required time                          8.576    
                         arrival time                          -7.051    
  -------------------------------------------------------------------
                         slack                                  1.525    

Slack (MET) :             1.525ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[13]/CLR
                            (recovery check against rising-edge clock prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad2 rise@4.000ns - prm_clk_ad2 rise@0.000ns)
  Data Path Delay:        2.040ns  (logic 0.204ns (10.001%)  route 1.836ns (89.999%))
  Logic Levels:           0  
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.576ns = ( 8.576 - 4.000 ) 
    Source Clock Delay      (SCD):    5.011ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad2 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.299     3.222    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.315 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        1.696     5.011    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_core_rst_reg/clk
    SLICE_X151Y86        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y86        FDRE (Prop_fdre_C_Q)         0.204     5.215 f  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=184, routed)         1.836     7.051    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl/dac_rst
    SLICE_X137Y70        FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad2 rise edge)
                                                      4.000     4.000 r  
    AA9                                               0.000     4.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.821     4.821 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.173     6.994    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.077 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        1.499     8.576    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl/clk
    SLICE_X137Y70        FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[13]/C
                         clock pessimism              0.328     8.904    
                         clock uncertainty           -0.035     8.869    
    SLICE_X137Y70        FDCE (Recov_fdce_C_CLR)     -0.293     8.576    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[13]
  -------------------------------------------------------------------
                         required time                          8.576    
                         arrival time                          -7.051    
  -------------------------------------------------------------------
                         slack                                  1.525    

Slack (MET) :             1.525ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[24]/CLR
                            (recovery check against rising-edge clock prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad2 rise@4.000ns - prm_clk_ad2 rise@0.000ns)
  Data Path Delay:        2.040ns  (logic 0.204ns (10.001%)  route 1.836ns (89.999%))
  Logic Levels:           0  
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.576ns = ( 8.576 - 4.000 ) 
    Source Clock Delay      (SCD):    5.011ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad2 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.299     3.222    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.315 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        1.696     5.011    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_core_rst_reg/clk
    SLICE_X151Y86        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y86        FDRE (Prop_fdre_C_Q)         0.204     5.215 f  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=184, routed)         1.836     7.051    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl/dac_rst
    SLICE_X137Y70        FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad2 rise edge)
                                                      4.000     4.000 r  
    AA9                                               0.000     4.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.821     4.821 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.173     6.994    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.077 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        1.499     8.576    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl/clk
    SLICE_X137Y70        FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[24]/C
                         clock pessimism              0.328     8.904    
                         clock uncertainty           -0.035     8.869    
    SLICE_X137Y70        FDCE (Recov_fdce_C_CLR)     -0.293     8.576    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[24]
  -------------------------------------------------------------------
                         required time                          8.576    
                         arrival time                          -7.051    
  -------------------------------------------------------------------
                         slack                                  1.525    

Slack (MET) :             1.525ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[26]/CLR
                            (recovery check against rising-edge clock prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad2 rise@4.000ns - prm_clk_ad2 rise@0.000ns)
  Data Path Delay:        2.040ns  (logic 0.204ns (10.001%)  route 1.836ns (89.999%))
  Logic Levels:           0  
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.576ns = ( 8.576 - 4.000 ) 
    Source Clock Delay      (SCD):    5.011ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad2 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.299     3.222    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.315 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        1.696     5.011    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_core_rst_reg/clk
    SLICE_X151Y86        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y86        FDRE (Prop_fdre_C_Q)         0.204     5.215 f  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=184, routed)         1.836     7.051    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl/dac_rst
    SLICE_X137Y70        FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad2 rise edge)
                                                      4.000     4.000 r  
    AA9                                               0.000     4.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.821     4.821 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.173     6.994    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.077 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        1.499     8.576    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl/clk
    SLICE_X137Y70        FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[26]/C
                         clock pessimism              0.328     8.904    
                         clock uncertainty           -0.035     8.869    
    SLICE_X137Y70        FDCE (Recov_fdce_C_CLR)     -0.293     8.576    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[26]
  -------------------------------------------------------------------
                         required time                          8.576    
                         arrival time                          -7.051    
  -------------------------------------------------------------------
                         slack                                  1.525    

Slack (MET) :             1.525ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[27]/CLR
                            (recovery check against rising-edge clock prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad2 rise@4.000ns - prm_clk_ad2 rise@0.000ns)
  Data Path Delay:        2.040ns  (logic 0.204ns (10.001%)  route 1.836ns (89.999%))
  Logic Levels:           0  
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.576ns = ( 8.576 - 4.000 ) 
    Source Clock Delay      (SCD):    5.011ns
    Clock Pessimism Removal (CPR):    0.328ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad2 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.923     0.923 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.299     3.222    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     3.315 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        1.696     5.011    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_core_rst_reg/clk
    SLICE_X151Y86        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y86        FDRE (Prop_fdre_C_Q)         0.204     5.215 f  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=184, routed)         1.836     7.051    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl/dac_rst
    SLICE_X137Y70        FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad2 rise edge)
                                                      4.000     4.000 r  
    AA9                                               0.000     4.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.821     4.821 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           2.173     6.994    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.077 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        1.499     8.576    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl/clk
    SLICE_X137Y70        FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[27]/C
                         clock pessimism              0.328     8.904    
                         clock uncertainty           -0.035     8.869    
    SLICE_X137Y70        FDCE (Recov_fdce_C_CLR)     -0.293     8.576    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[27]
  -------------------------------------------------------------------
                         required time                          8.576    
                         arrival time                          -7.051    
  -------------------------------------------------------------------
                         slack                                  1.525    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.309ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_xfer_toggle_m1_reg/CLR
                            (removal check against rising-edge clock prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad2 rise@0.000ns - prm_clk_ad2 rise@0.000ns)
  Data Path Delay:        0.236ns  (logic 0.091ns (38.639%)  route 0.145ns (61.361%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.634ns
    Source Clock Delay      (SCD):    2.239ns
    Clock Pessimism Removal (CPR):    0.382ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad2 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.406     0.406 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.083     1.489    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.515 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        0.724     2.239    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_core_rst_reg/clk
    SLICE_X151Y86        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y86        FDRE (Prop_fdre_C_Q)         0.091     2.330 f  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=184, routed)         0.145     2.475    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]_0
    SLICE_X152Y85        FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_xfer_toggle_m1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad2 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.154     1.641    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.671 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        0.963     2.634    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_xfer_cntrl/clk
    SLICE_X152Y85        FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_xfer_toggle_m1_reg/C
                         clock pessimism             -0.382     2.252    
    SLICE_X152Y85        FDCE (Remov_fdce_C_CLR)     -0.086     2.166    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_xfer_toggle_m1_reg
  -------------------------------------------------------------------
                         required time                         -2.166    
                         arrival time                           2.475    
  -------------------------------------------------------------------
                         slack                                  0.309    

Slack (MET) :             0.309ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_xfer_toggle_m2_reg/CLR
                            (removal check against rising-edge clock prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad2 rise@0.000ns - prm_clk_ad2 rise@0.000ns)
  Data Path Delay:        0.236ns  (logic 0.091ns (38.639%)  route 0.145ns (61.361%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.634ns
    Source Clock Delay      (SCD):    2.239ns
    Clock Pessimism Removal (CPR):    0.382ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad2 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.406     0.406 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.083     1.489    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.515 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        0.724     2.239    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_core_rst_reg/clk
    SLICE_X151Y86        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y86        FDRE (Prop_fdre_C_Q)         0.091     2.330 f  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=184, routed)         0.145     2.475    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]_0
    SLICE_X152Y85        FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_xfer_toggle_m2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad2 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.154     1.641    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.671 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        0.963     2.634    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_xfer_cntrl/clk
    SLICE_X152Y85        FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_xfer_toggle_m2_reg/C
                         clock pessimism             -0.382     2.252    
    SLICE_X152Y85        FDCE (Remov_fdce_C_CLR)     -0.086     2.166    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_xfer_toggle_m2_reg
  -------------------------------------------------------------------
                         required time                         -2.166    
                         arrival time                           2.475    
  -------------------------------------------------------------------
                         slack                                  0.309    

Slack (MET) :             0.309ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_xfer_toggle_m3_reg/CLR
                            (removal check against rising-edge clock prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad2 rise@0.000ns - prm_clk_ad2 rise@0.000ns)
  Data Path Delay:        0.236ns  (logic 0.091ns (38.639%)  route 0.145ns (61.361%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.634ns
    Source Clock Delay      (SCD):    2.239ns
    Clock Pessimism Removal (CPR):    0.382ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad2 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.406     0.406 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.083     1.489    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.515 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        0.724     2.239    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_core_rst_reg/clk
    SLICE_X151Y86        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y86        FDRE (Prop_fdre_C_Q)         0.091     2.330 f  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=184, routed)         0.145     2.475    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]_0
    SLICE_X152Y85        FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_xfer_toggle_m3_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad2 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.154     1.641    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.671 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        0.963     2.634    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_xfer_cntrl/clk
    SLICE_X152Y85        FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_xfer_toggle_m3_reg/C
                         clock pessimism             -0.382     2.252    
    SLICE_X152Y85        FDCE (Remov_fdce_C_CLR)     -0.086     2.166    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_xfer_toggle_m3_reg
  -------------------------------------------------------------------
                         required time                         -2.166    
                         arrival time                           2.475    
  -------------------------------------------------------------------
                         slack                                  0.309    

Slack (MET) :             0.309ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_xfer_toggle_reg/CLR
                            (removal check against rising-edge clock prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad2 rise@0.000ns - prm_clk_ad2 rise@0.000ns)
  Data Path Delay:        0.236ns  (logic 0.091ns (38.639%)  route 0.145ns (61.361%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.634ns
    Source Clock Delay      (SCD):    2.239ns
    Clock Pessimism Removal (CPR):    0.382ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad2 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.406     0.406 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.083     1.489    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.515 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        0.724     2.239    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_core_rst_reg/clk
    SLICE_X151Y86        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y86        FDRE (Prop_fdre_C_Q)         0.091     2.330 f  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=184, routed)         0.145     2.475    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]_0
    SLICE_X152Y85        FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_xfer_toggle_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad2 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.154     1.641    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.671 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        0.963     2.634    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_xfer_cntrl/clk
    SLICE_X152Y85        FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_xfer_toggle_reg/C
                         clock pessimism             -0.382     2.252    
    SLICE_X152Y85        FDCE (Remov_fdce_C_CLR)     -0.086     2.166    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_xfer_toggle_reg
  -------------------------------------------------------------------
                         required time                         -2.166    
                         arrival time                           2.475    
  -------------------------------------------------------------------
                         slack                                  0.309    

Slack (MET) :             0.309ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_count_reg[0]/CLR
                            (removal check against rising-edge clock prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad2 rise@0.000ns - prm_clk_ad2 rise@0.000ns)
  Data Path Delay:        0.236ns  (logic 0.091ns (38.639%)  route 0.145ns (61.361%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.634ns
    Source Clock Delay      (SCD):    2.239ns
    Clock Pessimism Removal (CPR):    0.382ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad2 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.406     0.406 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.083     1.489    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.515 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        0.724     2.239    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_core_rst_reg/clk
    SLICE_X151Y86        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y86        FDRE (Prop_fdre_C_Q)         0.091     2.330 f  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=184, routed)         0.145     2.475    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_count_reg[5]_0
    SLICE_X152Y85        FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad2 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.154     1.641    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.671 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        0.963     2.634    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_xfer_status/clk
    SLICE_X152Y85        FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_count_reg[0]/C
                         clock pessimism             -0.382     2.252    
    SLICE_X152Y85        FDCE (Remov_fdce_C_CLR)     -0.086     2.166    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.166    
                         arrival time                           2.475    
  -------------------------------------------------------------------
                         slack                                  0.309    

Slack (MET) :             0.328ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_count_reg[1]/CLR
                            (removal check against rising-edge clock prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad2 rise@0.000ns - prm_clk_ad2 rise@0.000ns)
  Data Path Delay:        0.236ns  (logic 0.091ns (38.639%)  route 0.145ns (61.361%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.634ns
    Source Clock Delay      (SCD):    2.239ns
    Clock Pessimism Removal (CPR):    0.382ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad2 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.406     0.406 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.083     1.489    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.515 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        0.724     2.239    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_core_rst_reg/clk
    SLICE_X151Y86        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y86        FDRE (Prop_fdre_C_Q)         0.091     2.330 f  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=184, routed)         0.145     2.475    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_count_reg[5]_0
    SLICE_X153Y85        FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad2 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.154     1.641    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.671 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        0.963     2.634    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_xfer_status/clk
    SLICE_X153Y85        FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_count_reg[1]/C
                         clock pessimism             -0.382     2.252    
    SLICE_X153Y85        FDCE (Remov_fdce_C_CLR)     -0.105     2.147    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.147    
                         arrival time                           2.475    
  -------------------------------------------------------------------
                         slack                                  0.328    

Slack (MET) :             0.328ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_count_reg[2]/CLR
                            (removal check against rising-edge clock prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad2 rise@0.000ns - prm_clk_ad2 rise@0.000ns)
  Data Path Delay:        0.236ns  (logic 0.091ns (38.639%)  route 0.145ns (61.361%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.634ns
    Source Clock Delay      (SCD):    2.239ns
    Clock Pessimism Removal (CPR):    0.382ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad2 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.406     0.406 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.083     1.489    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.515 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        0.724     2.239    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_core_rst_reg/clk
    SLICE_X151Y86        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y86        FDRE (Prop_fdre_C_Q)         0.091     2.330 f  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=184, routed)         0.145     2.475    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_count_reg[5]_0
    SLICE_X153Y85        FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad2 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.154     1.641    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.671 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        0.963     2.634    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_xfer_status/clk
    SLICE_X153Y85        FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_count_reg[2]/C
                         clock pessimism             -0.382     2.252    
    SLICE_X153Y85        FDCE (Remov_fdce_C_CLR)     -0.105     2.147    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.147    
                         arrival time                           2.475    
  -------------------------------------------------------------------
                         slack                                  0.328    

Slack (MET) :             0.328ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_count_reg[3]/CLR
                            (removal check against rising-edge clock prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad2 rise@0.000ns - prm_clk_ad2 rise@0.000ns)
  Data Path Delay:        0.236ns  (logic 0.091ns (38.639%)  route 0.145ns (61.361%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.634ns
    Source Clock Delay      (SCD):    2.239ns
    Clock Pessimism Removal (CPR):    0.382ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad2 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.406     0.406 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.083     1.489    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.515 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        0.724     2.239    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_core_rst_reg/clk
    SLICE_X151Y86        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y86        FDRE (Prop_fdre_C_Q)         0.091     2.330 f  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=184, routed)         0.145     2.475    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_count_reg[5]_0
    SLICE_X153Y85        FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad2 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.154     1.641    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.671 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        0.963     2.634    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_xfer_status/clk
    SLICE_X153Y85        FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_count_reg[3]/C
                         clock pessimism             -0.382     2.252    
    SLICE_X153Y85        FDCE (Remov_fdce_C_CLR)     -0.105     2.147    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.147    
                         arrival time                           2.475    
  -------------------------------------------------------------------
                         slack                                  0.328    

Slack (MET) :             0.328ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_count_reg[4]/CLR
                            (removal check against rising-edge clock prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad2 rise@0.000ns - prm_clk_ad2 rise@0.000ns)
  Data Path Delay:        0.236ns  (logic 0.091ns (38.639%)  route 0.145ns (61.361%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.634ns
    Source Clock Delay      (SCD):    2.239ns
    Clock Pessimism Removal (CPR):    0.382ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad2 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.406     0.406 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.083     1.489    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.515 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        0.724     2.239    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_core_rst_reg/clk
    SLICE_X151Y86        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y86        FDRE (Prop_fdre_C_Q)         0.091     2.330 f  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=184, routed)         0.145     2.475    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_count_reg[5]_0
    SLICE_X153Y85        FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad2 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.154     1.641    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.671 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        0.963     2.634    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_xfer_status/clk
    SLICE_X153Y85        FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_count_reg[4]/C
                         clock pessimism             -0.382     2.252    
    SLICE_X153Y85        FDCE (Remov_fdce_C_CLR)     -0.105     2.147    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_count_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.147    
                         arrival time                           2.475    
  -------------------------------------------------------------------
                         slack                                  0.328    

Slack (MET) :             0.328ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_count_reg[5]/CLR
                            (removal check against rising-edge clock prm_clk_ad2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad2 rise@0.000ns - prm_clk_ad2 rise@0.000ns)
  Data Path Delay:        0.236ns  (logic 0.091ns (38.639%)  route 0.145ns (61.361%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.634ns
    Source Clock Delay      (SCD):    2.239ns
    Clock Pessimism Removal (CPR):    0.382ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad2 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.406     0.406 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.083     1.489    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.515 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        0.724     2.239    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_core_rst_reg/clk
    SLICE_X151Y86        FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X151Y86        FDRE (Prop_fdre_C_Q)         0.091     2.330 f  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=184, routed)         0.145     2.475    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_count_reg[5]_0
    SLICE_X153Y85        FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad2 rise edge)
                                                      0.000     0.000 r  
    AA9                                               0.000     0.000 r  ad9361_DCLK_2_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/rx_clk_in_p
    AA9                  IBUFDS (Prop_ibufds_I_O)     0.487     0.487 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.154     1.641    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.671 r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1783, routed)        0.963     2.634    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_xfer_status/clk
    SLICE_X153Y85        FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_count_reg[5]/C
                         clock pessimism             -0.382     2.252    
    SLICE_X153Y85        FDCE (Remov_fdce_C_CLR)     -0.105     2.147    design_1_i/AD9361_CTRL/AD9361_2/axi_ad9361_2/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_count_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.147    
                         arrival time                           2.475    
  -------------------------------------------------------------------
                         slack                                  0.328    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  prm_clk_ad3
  To Clock:  prm_clk_ad3

Setup :            0  Failing Endpoints,  Worst Slack        1.715ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.316ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.715ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_up_adc_common/i_xfer_status/d_xfer_state_m2_reg/CLR
                            (recovery check against rising-edge clock prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad3 rise@4.000ns - prm_clk_ad3 rise@0.000ns)
  Data Path Delay:        1.961ns  (logic 0.223ns (11.370%)  route 1.738ns (88.630%))
  Logic Levels:           0  
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.058ns = ( 8.058 - 4.000 ) 
    Source Clock Delay      (SCD):    4.478ns
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad3 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.960     2.866    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.959 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.519     4.478    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_up_adc_common/i_core_rst_reg/clk
    SLICE_X153Y117       FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y117       FDRE (Prop_fdre_C_Q)         0.223     4.701 f  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/Q
                         net (fo=173, routed)         1.738     6.439    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_up_adc_common/i_xfer_status/d_xfer_count_reg[0]_0
    SLICE_X136Y131       FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_up_adc_common/i_xfer_status/d_xfer_state_m2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad3 rise edge)
                                                      4.000     4.000 r  
    AA3                                               0.000     4.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.803     4.803 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.842     6.645    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     6.728 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.330     8.058    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_up_adc_common/i_xfer_status/clk
    SLICE_X136Y131       FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_up_adc_common/i_xfer_status/d_xfer_state_m2_reg/C
                         clock pessimism              0.318     8.377    
                         clock uncertainty           -0.035     8.341    
    SLICE_X136Y131       FDCE (Recov_fdce_C_CLR)     -0.187     8.154    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_up_adc_common/i_xfer_status/d_xfer_state_m2_reg
  -------------------------------------------------------------------
                         required time                          8.154    
                         arrival time                          -6.439    
  -------------------------------------------------------------------
                         slack                                  1.715    

Slack (MET) :             1.715ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_up_adc_common/i_xfer_status/d_xfer_state_reg/CLR
                            (recovery check against rising-edge clock prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad3 rise@4.000ns - prm_clk_ad3 rise@0.000ns)
  Data Path Delay:        1.961ns  (logic 0.223ns (11.370%)  route 1.738ns (88.630%))
  Logic Levels:           0  
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.058ns = ( 8.058 - 4.000 ) 
    Source Clock Delay      (SCD):    4.478ns
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad3 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.960     2.866    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.959 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.519     4.478    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_up_adc_common/i_core_rst_reg/clk
    SLICE_X153Y117       FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y117       FDRE (Prop_fdre_C_Q)         0.223     4.701 f  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/Q
                         net (fo=173, routed)         1.738     6.439    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_up_adc_common/i_xfer_status/d_xfer_count_reg[0]_0
    SLICE_X136Y131       FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_up_adc_common/i_xfer_status/d_xfer_state_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad3 rise edge)
                                                      4.000     4.000 r  
    AA3                                               0.000     4.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.803     4.803 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.842     6.645    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     6.728 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.330     8.058    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_up_adc_common/i_xfer_status/clk
    SLICE_X136Y131       FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_up_adc_common/i_xfer_status/d_xfer_state_reg/C
                         clock pessimism              0.318     8.377    
                         clock uncertainty           -0.035     8.341    
    SLICE_X136Y131       FDCE (Recov_fdce_C_CLR)     -0.187     8.154    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_up_adc_common/i_xfer_status/d_xfer_state_reg
  -------------------------------------------------------------------
                         required time                          8.154    
                         arrival time                          -6.439    
  -------------------------------------------------------------------
                         slack                                  1.715    

Slack (MET) :             1.715ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_up_adc_common/i_xfer_status/d_xfer_toggle_reg/CLR
                            (recovery check against rising-edge clock prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad3 rise@4.000ns - prm_clk_ad3 rise@0.000ns)
  Data Path Delay:        1.961ns  (logic 0.223ns (11.370%)  route 1.738ns (88.630%))
  Logic Levels:           0  
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.058ns = ( 8.058 - 4.000 ) 
    Source Clock Delay      (SCD):    4.478ns
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad3 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.960     2.866    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.959 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.519     4.478    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_up_adc_common/i_core_rst_reg/clk
    SLICE_X153Y117       FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y117       FDRE (Prop_fdre_C_Q)         0.223     4.701 f  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/Q
                         net (fo=173, routed)         1.738     6.439    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_up_adc_common/i_xfer_status/d_xfer_count_reg[0]_0
    SLICE_X136Y131       FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_up_adc_common/i_xfer_status/d_xfer_toggle_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad3 rise edge)
                                                      4.000     4.000 r  
    AA3                                               0.000     4.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.803     4.803 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.842     6.645    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     6.728 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.330     8.058    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_up_adc_common/i_xfer_status/clk
    SLICE_X136Y131       FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_up_adc_common/i_xfer_status/d_xfer_toggle_reg/C
                         clock pessimism              0.318     8.377    
                         clock uncertainty           -0.035     8.341    
    SLICE_X136Y131       FDCE (Recov_fdce_C_CLR)     -0.187     8.154    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_up_adc_common/i_xfer_status/d_xfer_toggle_reg
  -------------------------------------------------------------------
                         required time                          8.154    
                         arrival time                          -6.439    
  -------------------------------------------------------------------
                         slack                                  1.715    

Slack (MET) :             1.723ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_int_reg[5]/CLR
                            (recovery check against rising-edge clock prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad3 rise@4.000ns - prm_clk_ad3 rise@0.000ns)
  Data Path Delay:        1.929ns  (logic 0.223ns (11.559%)  route 1.706ns (88.441%))
  Logic Levels:           0  
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.059ns = ( 8.059 - 4.000 ) 
    Source Clock Delay      (SCD):    4.478ns
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad3 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.960     2.866    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.959 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.519     4.478    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_up_adc_common/i_core_rst_reg/clk
    SLICE_X153Y117       FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y117       FDRE (Prop_fdre_C_Q)         0.223     4.701 f  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/Q
                         net (fo=173, routed)         1.706     6.407    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_cntrl/AR[0]
    SLICE_X140Y131       FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_int_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad3 rise edge)
                                                      4.000     4.000 r  
    AA3                                               0.000     4.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.803     4.803 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.842     6.645    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     6.728 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.331     8.059    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_cntrl/clk
    SLICE_X140Y131       FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_int_reg[5]/C
                         clock pessimism              0.318     8.378    
                         clock uncertainty           -0.035     8.342    
    SLICE_X140Y131       FDCE (Recov_fdce_C_CLR)     -0.212     8.130    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_int_reg[5]
  -------------------------------------------------------------------
                         required time                          8.130    
                         arrival time                          -6.407    
  -------------------------------------------------------------------
                         slack                                  1.723    

Slack (MET) :             1.723ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_int_reg[6]/CLR
                            (recovery check against rising-edge clock prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad3 rise@4.000ns - prm_clk_ad3 rise@0.000ns)
  Data Path Delay:        1.929ns  (logic 0.223ns (11.559%)  route 1.706ns (88.441%))
  Logic Levels:           0  
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.059ns = ( 8.059 - 4.000 ) 
    Source Clock Delay      (SCD):    4.478ns
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad3 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.960     2.866    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.959 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.519     4.478    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_up_adc_common/i_core_rst_reg/clk
    SLICE_X153Y117       FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y117       FDRE (Prop_fdre_C_Q)         0.223     4.701 f  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/Q
                         net (fo=173, routed)         1.706     6.407    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_cntrl/AR[0]
    SLICE_X140Y131       FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_int_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad3 rise edge)
                                                      4.000     4.000 r  
    AA3                                               0.000     4.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.803     4.803 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.842     6.645    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     6.728 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.331     8.059    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_cntrl/clk
    SLICE_X140Y131       FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_int_reg[6]/C
                         clock pessimism              0.318     8.378    
                         clock uncertainty           -0.035     8.342    
    SLICE_X140Y131       FDCE (Recov_fdce_C_CLR)     -0.212     8.130    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_int_reg[6]
  -------------------------------------------------------------------
                         required time                          8.130    
                         arrival time                          -6.407    
  -------------------------------------------------------------------
                         slack                                  1.723    

Slack (MET) :             1.723ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_int_reg[7]/CLR
                            (recovery check against rising-edge clock prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad3 rise@4.000ns - prm_clk_ad3 rise@0.000ns)
  Data Path Delay:        1.929ns  (logic 0.223ns (11.559%)  route 1.706ns (88.441%))
  Logic Levels:           0  
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.059ns = ( 8.059 - 4.000 ) 
    Source Clock Delay      (SCD):    4.478ns
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad3 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.960     2.866    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.959 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.519     4.478    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_up_adc_common/i_core_rst_reg/clk
    SLICE_X153Y117       FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y117       FDRE (Prop_fdre_C_Q)         0.223     4.701 f  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/Q
                         net (fo=173, routed)         1.706     6.407    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_cntrl/AR[0]
    SLICE_X140Y131       FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_int_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad3 rise edge)
                                                      4.000     4.000 r  
    AA3                                               0.000     4.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.803     4.803 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.842     6.645    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     6.728 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.331     8.059    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_cntrl/clk
    SLICE_X140Y131       FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_int_reg[7]/C
                         clock pessimism              0.318     8.378    
                         clock uncertainty           -0.035     8.342    
    SLICE_X140Y131       FDCE (Recov_fdce_C_CLR)     -0.212     8.130    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_int_reg[7]
  -------------------------------------------------------------------
                         required time                          8.130    
                         arrival time                          -6.407    
  -------------------------------------------------------------------
                         slack                                  1.723    

Slack (MET) :             1.748ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_up_adc_common/i_xfer_status/d_acc_data_reg[0]/CLR
                            (recovery check against rising-edge clock prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad3 rise@4.000ns - prm_clk_ad3 rise@0.000ns)
  Data Path Delay:        1.961ns  (logic 0.223ns (11.370%)  route 1.738ns (88.630%))
  Logic Levels:           0  
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.058ns = ( 8.058 - 4.000 ) 
    Source Clock Delay      (SCD):    4.478ns
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad3 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.960     2.866    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.959 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.519     4.478    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_up_adc_common/i_core_rst_reg/clk
    SLICE_X153Y117       FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y117       FDRE (Prop_fdre_C_Q)         0.223     4.701 f  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/Q
                         net (fo=173, routed)         1.738     6.439    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_up_adc_common/i_xfer_status/d_xfer_count_reg[0]_0
    SLICE_X136Y131       FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_up_adc_common/i_xfer_status/d_acc_data_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad3 rise edge)
                                                      4.000     4.000 r  
    AA3                                               0.000     4.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.803     4.803 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.842     6.645    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     6.728 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.330     8.058    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_up_adc_common/i_xfer_status/clk
    SLICE_X136Y131       FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_up_adc_common/i_xfer_status/d_acc_data_reg[0]/C
                         clock pessimism              0.318     8.377    
                         clock uncertainty           -0.035     8.341    
    SLICE_X136Y131       FDCE (Recov_fdce_C_CLR)     -0.154     8.187    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_up_adc_common/i_xfer_status/d_acc_data_reg[0]
  -------------------------------------------------------------------
                         required time                          8.187    
                         arrival time                          -6.439    
  -------------------------------------------------------------------
                         slack                                  1.748    

Slack (MET) :             1.748ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_up_adc_common/i_xfer_status/d_xfer_data_reg[0]/CLR
                            (recovery check against rising-edge clock prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad3 rise@4.000ns - prm_clk_ad3 rise@0.000ns)
  Data Path Delay:        1.961ns  (logic 0.223ns (11.370%)  route 1.738ns (88.630%))
  Logic Levels:           0  
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.058ns = ( 8.058 - 4.000 ) 
    Source Clock Delay      (SCD):    4.478ns
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad3 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.960     2.866    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.959 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.519     4.478    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_up_adc_common/i_core_rst_reg/clk
    SLICE_X153Y117       FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y117       FDRE (Prop_fdre_C_Q)         0.223     4.701 f  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/Q
                         net (fo=173, routed)         1.738     6.439    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_up_adc_common/i_xfer_status/d_xfer_count_reg[0]_0
    SLICE_X136Y131       FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_up_adc_common/i_xfer_status/d_xfer_data_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad3 rise edge)
                                                      4.000     4.000 r  
    AA3                                               0.000     4.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.803     4.803 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.842     6.645    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     6.728 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.330     8.058    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_up_adc_common/i_xfer_status/clk
    SLICE_X136Y131       FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_up_adc_common/i_xfer_status/d_xfer_data_reg[0]/C
                         clock pessimism              0.318     8.377    
                         clock uncertainty           -0.035     8.341    
    SLICE_X136Y131       FDCE (Recov_fdce_C_CLR)     -0.154     8.187    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_up_adc_common/i_xfer_status/d_xfer_data_reg[0]
  -------------------------------------------------------------------
                         required time                          8.187    
                         arrival time                          -6.439    
  -------------------------------------------------------------------
                         slack                                  1.748    

Slack (MET) :             1.748ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_up_adc_common/i_xfer_status/d_xfer_data_reg[1]/CLR
                            (recovery check against rising-edge clock prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad3 rise@4.000ns - prm_clk_ad3 rise@0.000ns)
  Data Path Delay:        1.961ns  (logic 0.223ns (11.370%)  route 1.738ns (88.630%))
  Logic Levels:           0  
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.058ns = ( 8.058 - 4.000 ) 
    Source Clock Delay      (SCD):    4.478ns
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad3 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.960     2.866    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.959 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.519     4.478    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_up_adc_common/i_core_rst_reg/clk
    SLICE_X153Y117       FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y117       FDRE (Prop_fdre_C_Q)         0.223     4.701 f  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/Q
                         net (fo=173, routed)         1.738     6.439    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_up_adc_common/i_xfer_status/d_xfer_count_reg[0]_0
    SLICE_X136Y131       FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_up_adc_common/i_xfer_status/d_xfer_data_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad3 rise edge)
                                                      4.000     4.000 r  
    AA3                                               0.000     4.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.803     4.803 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.842     6.645    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     6.728 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.330     8.058    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_up_adc_common/i_xfer_status/clk
    SLICE_X136Y131       FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_up_adc_common/i_xfer_status/d_xfer_data_reg[1]/C
                         clock pessimism              0.318     8.377    
                         clock uncertainty           -0.035     8.341    
    SLICE_X136Y131       FDCE (Recov_fdce_C_CLR)     -0.154     8.187    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_up_adc_common/i_xfer_status/d_xfer_data_reg[1]
  -------------------------------------------------------------------
                         required time                          8.187    
                         arrival time                          -6.439    
  -------------------------------------------------------------------
                         slack                                  1.748    

Slack (MET) :             1.748ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_up_adc_common/i_xfer_status/d_xfer_state_m1_reg/CLR
                            (recovery check against rising-edge clock prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad3 rise@4.000ns - prm_clk_ad3 rise@0.000ns)
  Data Path Delay:        1.961ns  (logic 0.223ns (11.370%)  route 1.738ns (88.630%))
  Logic Levels:           0  
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.058ns = ( 8.058 - 4.000 ) 
    Source Clock Delay      (SCD):    4.478ns
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad3 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.906     0.906 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.960     2.866    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     2.959 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.519     4.478    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_up_adc_common/i_core_rst_reg/clk
    SLICE_X153Y117       FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X153Y117       FDRE (Prop_fdre_C_Q)         0.223     4.701 f  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/Q
                         net (fo=173, routed)         1.738     6.439    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_up_adc_common/i_xfer_status/d_xfer_count_reg[0]_0
    SLICE_X136Y131       FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_up_adc_common/i_xfer_status/d_xfer_state_m1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad3 rise edge)
                                                      4.000     4.000 r  
    AA3                                               0.000     4.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.803     4.803 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.842     6.645    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     6.728 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        1.330     8.058    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_up_adc_common/i_xfer_status/clk
    SLICE_X136Y131       FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_up_adc_common/i_xfer_status/d_xfer_state_m1_reg/C
                         clock pessimism              0.318     8.377    
                         clock uncertainty           -0.035     8.341    
    SLICE_X136Y131       FDCE (Recov_fdce_C_CLR)     -0.154     8.187    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_rx/i_up_adc_common/i_xfer_status/d_xfer_state_m1_reg
  -------------------------------------------------------------------
                         required time                          8.187    
                         arrival time                          -6.439    
  -------------------------------------------------------------------
                         slack                                  1.748    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.316ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_xfer_status/d_acc_data_reg[1]/CLR
                            (removal check against rising-edge clock prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad3 rise@0.000ns - prm_clk_ad3 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.118ns (45.288%)  route 0.143ns (54.712%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.359ns
    Source Clock Delay      (SCD):    1.984ns
    Clock Pessimism Removal (CPR):    0.360ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad3 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.896     1.284    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.310 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.674     1.984    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_core_rst_reg/clk
    SLICE_X152Y110       FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y110       FDRE (Prop_fdre_C_Q)         0.118     2.102 f  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=184, routed)         0.143     2.245    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_count_reg[5]_0
    SLICE_X151Y111       FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_xfer_status/d_acc_data_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad3 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.965     1.435    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.465 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.894     2.359    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_xfer_status/clk
    SLICE_X151Y111       FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_xfer_status/d_acc_data_reg[1]/C
                         clock pessimism             -0.360     1.998    
    SLICE_X151Y111       FDCE (Remov_fdce_C_CLR)     -0.069     1.929    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_xfer_status/d_acc_data_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.929    
                         arrival time                           2.245    
  -------------------------------------------------------------------
                         slack                                  0.316    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_reg/CLR
                            (removal check against rising-edge clock prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad3 rise@0.000ns - prm_clk_ad3 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.118ns (44.791%)  route 0.145ns (55.209%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.360ns
    Source Clock Delay      (SCD):    1.984ns
    Clock Pessimism Removal (CPR):    0.360ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad3 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.896     1.284    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.310 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.674     1.984    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_core_rst_reg/clk
    SLICE_X152Y110       FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y110       FDRE (Prop_fdre_C_Q)         0.118     2.102 f  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=184, routed)         0.145     2.248    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl/dac_rst
    SLICE_X151Y109       FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad3 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.965     1.435    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.465 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.895     2.360    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl/clk
    SLICE_X151Y109       FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_reg/C
                         clock pessimism             -0.360     1.999    
    SLICE_X151Y109       FDCE (Remov_fdce_C_CLR)     -0.069     1.930    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_tx_channel_3/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_reg
  -------------------------------------------------------------------
                         required time                         -1.930    
                         arrival time                           2.248    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_count_reg[1]/CLR
                            (removal check against rising-edge clock prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad3 rise@0.000ns - prm_clk_ad3 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.118ns (44.791%)  route 0.145ns (55.209%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.360ns
    Source Clock Delay      (SCD):    1.984ns
    Clock Pessimism Removal (CPR):    0.360ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad3 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.896     1.284    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.310 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.674     1.984    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_core_rst_reg/clk
    SLICE_X152Y110       FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y110       FDRE (Prop_fdre_C_Q)         0.118     2.102 f  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=184, routed)         0.145     2.248    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_count_reg[5]_0
    SLICE_X151Y109       FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad3 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.965     1.435    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.465 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.895     2.360    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_xfer_status/clk
    SLICE_X151Y109       FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_count_reg[1]/C
                         clock pessimism             -0.360     1.999    
    SLICE_X151Y109       FDCE (Remov_fdce_C_CLR)     -0.069     1.930    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.930    
                         arrival time                           2.248    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_count_reg[2]/CLR
                            (removal check against rising-edge clock prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad3 rise@0.000ns - prm_clk_ad3 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.118ns (44.791%)  route 0.145ns (55.209%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.360ns
    Source Clock Delay      (SCD):    1.984ns
    Clock Pessimism Removal (CPR):    0.360ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad3 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.896     1.284    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.310 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.674     1.984    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_core_rst_reg/clk
    SLICE_X152Y110       FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y110       FDRE (Prop_fdre_C_Q)         0.118     2.102 f  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=184, routed)         0.145     2.248    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_count_reg[5]_0
    SLICE_X151Y109       FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad3 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.965     1.435    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.465 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.895     2.360    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_xfer_status/clk
    SLICE_X151Y109       FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_count_reg[2]/C
                         clock pessimism             -0.360     1.999    
    SLICE_X151Y109       FDCE (Remov_fdce_C_CLR)     -0.069     1.930    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.930    
                         arrival time                           2.248    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_count_reg[3]/CLR
                            (removal check against rising-edge clock prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad3 rise@0.000ns - prm_clk_ad3 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.118ns (44.791%)  route 0.145ns (55.209%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.360ns
    Source Clock Delay      (SCD):    1.984ns
    Clock Pessimism Removal (CPR):    0.360ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad3 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.896     1.284    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.310 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.674     1.984    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_core_rst_reg/clk
    SLICE_X152Y110       FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y110       FDRE (Prop_fdre_C_Q)         0.118     2.102 f  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=184, routed)         0.145     2.248    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_count_reg[5]_0
    SLICE_X151Y109       FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad3 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.965     1.435    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.465 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.895     2.360    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_xfer_status/clk
    SLICE_X151Y109       FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_count_reg[3]/C
                         clock pessimism             -0.360     1.999    
    SLICE_X151Y109       FDCE (Remov_fdce_C_CLR)     -0.069     1.930    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.930    
                         arrival time                           2.248    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_count_reg[4]/CLR
                            (removal check against rising-edge clock prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad3 rise@0.000ns - prm_clk_ad3 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.118ns (44.791%)  route 0.145ns (55.209%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.360ns
    Source Clock Delay      (SCD):    1.984ns
    Clock Pessimism Removal (CPR):    0.360ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad3 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.896     1.284    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.310 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.674     1.984    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_core_rst_reg/clk
    SLICE_X152Y110       FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y110       FDRE (Prop_fdre_C_Q)         0.118     2.102 f  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=184, routed)         0.145     2.248    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_count_reg[5]_0
    SLICE_X151Y109       FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad3 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.965     1.435    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.465 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.895     2.360    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_xfer_status/clk
    SLICE_X151Y109       FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_count_reg[4]/C
                         clock pessimism             -0.360     1.999    
    SLICE_X151Y109       FDCE (Remov_fdce_C_CLR)     -0.069     1.930    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.930    
                         arrival time                           2.248    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_count_reg[5]/CLR
                            (removal check against rising-edge clock prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad3 rise@0.000ns - prm_clk_ad3 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.118ns (44.791%)  route 0.145ns (55.209%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.360ns
    Source Clock Delay      (SCD):    1.984ns
    Clock Pessimism Removal (CPR):    0.360ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad3 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.896     1.284    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.310 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.674     1.984    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_core_rst_reg/clk
    SLICE_X152Y110       FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y110       FDRE (Prop_fdre_C_Q)         0.118     2.102 f  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=184, routed)         0.145     2.248    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_count_reg[5]_0
    SLICE_X151Y109       FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad3 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.965     1.435    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.465 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.895     2.360    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_xfer_status/clk
    SLICE_X151Y109       FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_count_reg[5]/C
                         clock pessimism             -0.360     1.999    
    SLICE_X151Y109       FDCE (Remov_fdce_C_CLR)     -0.069     1.930    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_xfer_status/d_xfer_count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.930    
                         arrival time                           2.248    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.368ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m1_reg/CLR
                            (removal check against rising-edge clock prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad3 rise@0.000ns - prm_clk_ad3 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.118ns (38.121%)  route 0.192ns (61.879%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.356ns
    Source Clock Delay      (SCD):    1.984ns
    Clock Pessimism Removal (CPR):    0.360ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad3 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.896     1.284    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.310 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.674     1.984    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_core_rst_reg/clk
    SLICE_X152Y110       FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y110       FDRE (Prop_fdre_C_Q)         0.118     2.102 f  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=184, routed)         0.192     2.294    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/dac_rst
    SLICE_X151Y113       FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad3 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.965     1.435    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.465 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.891     2.356    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/clk
    SLICE_X151Y113       FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m1_reg/C
                         clock pessimism             -0.360     1.995    
    SLICE_X151Y113       FDCE (Remov_fdce_C_CLR)     -0.069     1.926    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m1_reg
  -------------------------------------------------------------------
                         required time                         -1.926    
                         arrival time                           2.294    
  -------------------------------------------------------------------
                         slack                                  0.368    

Slack (MET) :             0.368ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m2_reg/CLR
                            (removal check against rising-edge clock prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad3 rise@0.000ns - prm_clk_ad3 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.118ns (38.121%)  route 0.192ns (61.879%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.356ns
    Source Clock Delay      (SCD):    1.984ns
    Clock Pessimism Removal (CPR):    0.360ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad3 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.896     1.284    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.310 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.674     1.984    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_core_rst_reg/clk
    SLICE_X152Y110       FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y110       FDRE (Prop_fdre_C_Q)         0.118     2.102 f  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=184, routed)         0.192     2.294    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/dac_rst
    SLICE_X151Y113       FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad3 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.965     1.435    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.465 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.891     2.356    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/clk
    SLICE_X151Y113       FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m2_reg/C
                         clock pessimism             -0.360     1.995    
    SLICE_X151Y113       FDCE (Remov_fdce_C_CLR)     -0.069     1.926    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m2_reg
  -------------------------------------------------------------------
                         required time                         -1.926    
                         arrival time                           2.294    
  -------------------------------------------------------------------
                         slack                                  0.368    

Slack (MET) :             0.368ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m3_reg/CLR
                            (removal check against rising-edge clock prm_clk_ad3  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad3 rise@0.000ns - prm_clk_ad3 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.118ns (38.121%)  route 0.192ns (61.879%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.356ns
    Source Clock Delay      (SCD):    1.984ns
    Clock Pessimism Removal (CPR):    0.360ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad3 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.388     0.388 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.896     1.284    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     1.310 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.674     1.984    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_core_rst_reg/clk
    SLICE_X152Y110       FDRE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X152Y110       FDRE (Prop_fdre_C_Q)         0.118     2.102 f  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=184, routed)         0.192     2.294    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/dac_rst
    SLICE_X151Y113       FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m3_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad3 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  ad9361_DCLK_3_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/rx_clk_in_p
    AA3                  IBUFDS (Prop_ibufds_I_O)     0.470     0.470 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.965     1.435    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     1.465 r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=1579, routed)        0.891     2.356    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/clk
    SLICE_X151Y113       FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m3_reg/C
                         clock pessimism             -0.360     1.995    
    SLICE_X151Y113       FDCE (Remov_fdce_C_CLR)     -0.069     1.926    design_1_i/AD9361_CTRL/AD9361_3/axi_ad9361_3/inst/i_tx/i_tx_channel_1/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m3_reg
  -------------------------------------------------------------------
                         required time                         -1.926    
                         arrival time                           2.294    
  -------------------------------------------------------------------
                         slack                                  0.368    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  prm_clk_ad4
  To Clock:  prm_clk_ad4

Setup :            0  Failing Endpoints,  Worst Slack        1.514ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.413ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.514ns  (required time - arrival time)
  Source:                 design_1_i/AD9364/axi_ad9364/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9364/axi_ad9364/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m1_reg/CLR
                            (recovery check against rising-edge clock prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad4 rise@4.000ns - prm_clk_ad4 rise@0.000ns)
  Data Path Delay:        2.130ns  (logic 0.223ns (10.471%)  route 1.907ns (89.529%))
  Logic Levels:           0  
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.510ns = ( 7.510 - 4.000 ) 
    Source Clock Delay      (SCD):    3.911ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad4 rise edge)
                                                      0.000     0.000 r  
    C12                                               0.000     0.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.845     0.845 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.634     2.479    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.572 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         1.339     3.911    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_up_adc_common/i_core_rst_reg/clk
    SLICE_X1Y214         FDRE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y214         FDRE (Prop_fdre_C_Q)         0.223     4.134 f  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/Q
                         net (fo=106, routed)         1.907     6.040    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/AR[0]
    SLICE_X11Y228        FDCE                                         f  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad4 rise edge)
                                                      4.000     4.000 r  
    C12                                               0.000     4.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.767     4.767 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.523     6.290    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     6.373 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         1.137     7.510    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/clk
    SLICE_X11Y228        FDCE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m1_reg/C
                         clock pessimism              0.292     7.802    
                         clock uncertainty           -0.035     7.766    
    SLICE_X11Y228        FDCE (Recov_fdce_C_CLR)     -0.212     7.554    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m1_reg
  -------------------------------------------------------------------
                         required time                          7.554    
                         arrival time                          -6.040    
  -------------------------------------------------------------------
                         slack                                  1.514    

Slack (MET) :             1.514ns  (required time - arrival time)
  Source:                 design_1_i/AD9364/axi_ad9364/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9364/axi_ad9364/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m2_reg/CLR
                            (recovery check against rising-edge clock prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad4 rise@4.000ns - prm_clk_ad4 rise@0.000ns)
  Data Path Delay:        2.130ns  (logic 0.223ns (10.471%)  route 1.907ns (89.529%))
  Logic Levels:           0  
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.510ns = ( 7.510 - 4.000 ) 
    Source Clock Delay      (SCD):    3.911ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad4 rise edge)
                                                      0.000     0.000 r  
    C12                                               0.000     0.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.845     0.845 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.634     2.479    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.572 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         1.339     3.911    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_up_adc_common/i_core_rst_reg/clk
    SLICE_X1Y214         FDRE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y214         FDRE (Prop_fdre_C_Q)         0.223     4.134 f  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/Q
                         net (fo=106, routed)         1.907     6.040    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/AR[0]
    SLICE_X11Y228        FDCE                                         f  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad4 rise edge)
                                                      4.000     4.000 r  
    C12                                               0.000     4.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.767     4.767 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.523     6.290    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     6.373 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         1.137     7.510    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/clk
    SLICE_X11Y228        FDCE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m2_reg/C
                         clock pessimism              0.292     7.802    
                         clock uncertainty           -0.035     7.766    
    SLICE_X11Y228        FDCE (Recov_fdce_C_CLR)     -0.212     7.554    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m2_reg
  -------------------------------------------------------------------
                         required time                          7.554    
                         arrival time                          -6.040    
  -------------------------------------------------------------------
                         slack                                  1.514    

Slack (MET) :             1.514ns  (required time - arrival time)
  Source:                 design_1_i/AD9364/axi_ad9364/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9364/axi_ad9364/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m3_reg/CLR
                            (recovery check against rising-edge clock prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad4 rise@4.000ns - prm_clk_ad4 rise@0.000ns)
  Data Path Delay:        2.130ns  (logic 0.223ns (10.471%)  route 1.907ns (89.529%))
  Logic Levels:           0  
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.510ns = ( 7.510 - 4.000 ) 
    Source Clock Delay      (SCD):    3.911ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad4 rise edge)
                                                      0.000     0.000 r  
    C12                                               0.000     0.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.845     0.845 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.634     2.479    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.572 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         1.339     3.911    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_up_adc_common/i_core_rst_reg/clk
    SLICE_X1Y214         FDRE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y214         FDRE (Prop_fdre_C_Q)         0.223     4.134 f  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/Q
                         net (fo=106, routed)         1.907     6.040    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/AR[0]
    SLICE_X11Y228        FDCE                                         f  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m3_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad4 rise edge)
                                                      4.000     4.000 r  
    C12                                               0.000     4.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.767     4.767 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.523     6.290    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     6.373 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         1.137     7.510    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/clk
    SLICE_X11Y228        FDCE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m3_reg/C
                         clock pessimism              0.292     7.802    
                         clock uncertainty           -0.035     7.766    
    SLICE_X11Y228        FDCE (Recov_fdce_C_CLR)     -0.212     7.554    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_m3_reg
  -------------------------------------------------------------------
                         required time                          7.554    
                         arrival time                          -6.040    
  -------------------------------------------------------------------
                         slack                                  1.514    

Slack (MET) :             1.568ns  (required time - arrival time)
  Source:                 design_1_i/AD9364/axi_ad9364/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9364/axi_ad9364/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_int_reg[4]/CLR
                            (recovery check against rising-edge clock prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad4 rise@4.000ns - prm_clk_ad4 rise@0.000ns)
  Data Path Delay:        2.134ns  (logic 0.223ns (10.450%)  route 1.911ns (89.550%))
  Logic Levels:           0  
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.510ns = ( 7.510 - 4.000 ) 
    Source Clock Delay      (SCD):    3.911ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad4 rise edge)
                                                      0.000     0.000 r  
    C12                                               0.000     0.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.845     0.845 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.634     2.479    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.572 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         1.339     3.911    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_up_adc_common/i_core_rst_reg/clk
    SLICE_X1Y214         FDRE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y214         FDRE (Prop_fdre_C_Q)         0.223     4.134 f  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/Q
                         net (fo=106, routed)         1.911     6.045    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_cntrl/AR[0]
    SLICE_X8Y228         FDCE                                         f  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_int_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad4 rise edge)
                                                      4.000     4.000 r  
    C12                                               0.000     4.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.767     4.767 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.523     6.290    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     6.373 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         1.137     7.510    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_cntrl/clk
    SLICE_X8Y228         FDCE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_int_reg[4]/C
                         clock pessimism              0.292     7.802    
                         clock uncertainty           -0.035     7.766    
    SLICE_X8Y228         FDCE (Recov_fdce_C_CLR)     -0.154     7.612    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_int_reg[4]
  -------------------------------------------------------------------
                         required time                          7.612    
                         arrival time                          -6.045    
  -------------------------------------------------------------------
                         slack                                  1.568    

Slack (MET) :             1.568ns  (required time - arrival time)
  Source:                 design_1_i/AD9364/axi_ad9364/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9364/axi_ad9364/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_int_reg[5]/CLR
                            (recovery check against rising-edge clock prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad4 rise@4.000ns - prm_clk_ad4 rise@0.000ns)
  Data Path Delay:        2.134ns  (logic 0.223ns (10.450%)  route 1.911ns (89.550%))
  Logic Levels:           0  
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.510ns = ( 7.510 - 4.000 ) 
    Source Clock Delay      (SCD):    3.911ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad4 rise edge)
                                                      0.000     0.000 r  
    C12                                               0.000     0.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.845     0.845 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.634     2.479    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.572 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         1.339     3.911    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_up_adc_common/i_core_rst_reg/clk
    SLICE_X1Y214         FDRE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y214         FDRE (Prop_fdre_C_Q)         0.223     4.134 f  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/Q
                         net (fo=106, routed)         1.911     6.045    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_cntrl/AR[0]
    SLICE_X8Y228         FDCE                                         f  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_int_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad4 rise edge)
                                                      4.000     4.000 r  
    C12                                               0.000     4.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.767     4.767 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.523     6.290    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     6.373 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         1.137     7.510    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_cntrl/clk
    SLICE_X8Y228         FDCE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_int_reg[5]/C
                         clock pessimism              0.292     7.802    
                         clock uncertainty           -0.035     7.766    
    SLICE_X8Y228         FDCE (Recov_fdce_C_CLR)     -0.154     7.612    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_int_reg[5]
  -------------------------------------------------------------------
                         required time                          7.612    
                         arrival time                          -6.045    
  -------------------------------------------------------------------
                         slack                                  1.568    

Slack (MET) :             1.568ns  (required time - arrival time)
  Source:                 design_1_i/AD9364/axi_ad9364/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9364/axi_ad9364/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_int_reg[6]/CLR
                            (recovery check against rising-edge clock prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad4 rise@4.000ns - prm_clk_ad4 rise@0.000ns)
  Data Path Delay:        2.134ns  (logic 0.223ns (10.450%)  route 1.911ns (89.550%))
  Logic Levels:           0  
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.510ns = ( 7.510 - 4.000 ) 
    Source Clock Delay      (SCD):    3.911ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad4 rise edge)
                                                      0.000     0.000 r  
    C12                                               0.000     0.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.845     0.845 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.634     2.479    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.572 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         1.339     3.911    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_up_adc_common/i_core_rst_reg/clk
    SLICE_X1Y214         FDRE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y214         FDRE (Prop_fdre_C_Q)         0.223     4.134 f  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/Q
                         net (fo=106, routed)         1.911     6.045    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_cntrl/AR[0]
    SLICE_X8Y228         FDCE                                         f  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_int_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad4 rise edge)
                                                      4.000     4.000 r  
    C12                                               0.000     4.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.767     4.767 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.523     6.290    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     6.373 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         1.137     7.510    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_cntrl/clk
    SLICE_X8Y228         FDCE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_int_reg[6]/C
                         clock pessimism              0.292     7.802    
                         clock uncertainty           -0.035     7.766    
    SLICE_X8Y228         FDCE (Recov_fdce_C_CLR)     -0.154     7.612    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_int_reg[6]
  -------------------------------------------------------------------
                         required time                          7.612    
                         arrival time                          -6.045    
  -------------------------------------------------------------------
                         slack                                  1.568    

Slack (MET) :             1.568ns  (required time - arrival time)
  Source:                 design_1_i/AD9364/axi_ad9364/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9364/axi_ad9364/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_int_reg[7]/CLR
                            (recovery check against rising-edge clock prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad4 rise@4.000ns - prm_clk_ad4 rise@0.000ns)
  Data Path Delay:        2.134ns  (logic 0.223ns (10.450%)  route 1.911ns (89.550%))
  Logic Levels:           0  
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.510ns = ( 7.510 - 4.000 ) 
    Source Clock Delay      (SCD):    3.911ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad4 rise edge)
                                                      0.000     0.000 r  
    C12                                               0.000     0.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.845     0.845 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.634     2.479    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.572 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         1.339     3.911    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_up_adc_common/i_core_rst_reg/clk
    SLICE_X1Y214         FDRE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y214         FDRE (Prop_fdre_C_Q)         0.223     4.134 f  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/Q
                         net (fo=106, routed)         1.911     6.045    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_cntrl/AR[0]
    SLICE_X8Y228         FDCE                                         f  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_int_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad4 rise edge)
                                                      4.000     4.000 r  
    C12                                               0.000     4.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.767     4.767 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.523     6.290    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     6.373 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         1.137     7.510    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_cntrl/clk
    SLICE_X8Y228         FDCE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_int_reg[7]/C
                         clock pessimism              0.292     7.802    
                         clock uncertainty           -0.035     7.766    
    SLICE_X8Y228         FDCE (Recov_fdce_C_CLR)     -0.154     7.612    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_int_reg[7]
  -------------------------------------------------------------------
                         required time                          7.612    
                         arrival time                          -6.045    
  -------------------------------------------------------------------
                         slack                                  1.568    

Slack (MET) :             1.591ns  (required time - arrival time)
  Source:                 design_1_i/AD9364/axi_ad9364/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9364/axi_ad9364/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_reg/CLR
                            (recovery check against rising-edge clock prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad4 rise@4.000ns - prm_clk_ad4 rise@0.000ns)
  Data Path Delay:        2.077ns  (logic 0.223ns (10.738%)  route 1.854ns (89.262%))
  Logic Levels:           0  
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.509ns = ( 7.509 - 4.000 ) 
    Source Clock Delay      (SCD):    3.911ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad4 rise edge)
                                                      0.000     0.000 r  
    C12                                               0.000     0.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.845     0.845 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.634     2.479    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.572 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         1.339     3.911    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_up_adc_common/i_core_rst_reg/clk
    SLICE_X1Y214         FDRE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y214         FDRE (Prop_fdre_C_Q)         0.223     4.134 f  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/Q
                         net (fo=106, routed)         1.854     5.987    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/AR[0]
    SLICE_X10Y227        FDCE                                         f  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad4 rise edge)
                                                      4.000     4.000 r  
    C12                                               0.000     4.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.767     4.767 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.523     6.290    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     6.373 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         1.136     7.509    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/clk
    SLICE_X10Y227        FDCE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_reg/C
                         clock pessimism              0.292     7.801    
                         clock uncertainty           -0.035     7.765    
    SLICE_X10Y227        FDCE (Recov_fdce_C_CLR)     -0.187     7.578    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_cntrl/d_xfer_toggle_reg
  -------------------------------------------------------------------
                         required time                          7.578    
                         arrival time                          -5.987    
  -------------------------------------------------------------------
                         slack                                  1.591    

Slack (MET) :             1.591ns  (required time - arrival time)
  Source:                 design_1_i/AD9364/axi_ad9364/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9364/axi_ad9364/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_status/d_xfer_toggle_reg/CLR
                            (recovery check against rising-edge clock prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad4 rise@4.000ns - prm_clk_ad4 rise@0.000ns)
  Data Path Delay:        2.077ns  (logic 0.223ns (10.738%)  route 1.854ns (89.262%))
  Logic Levels:           0  
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.509ns = ( 7.509 - 4.000 ) 
    Source Clock Delay      (SCD):    3.911ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad4 rise edge)
                                                      0.000     0.000 r  
    C12                                               0.000     0.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.845     0.845 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.634     2.479    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.572 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         1.339     3.911    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_up_adc_common/i_core_rst_reg/clk
    SLICE_X1Y214         FDRE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y214         FDRE (Prop_fdre_C_Q)         0.223     4.134 f  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/Q
                         net (fo=106, routed)         1.854     5.987    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_status/AR[0]
    SLICE_X10Y227        FDCE                                         f  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_status/d_xfer_toggle_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad4 rise edge)
                                                      4.000     4.000 r  
    C12                                               0.000     4.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.767     4.767 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.523     6.290    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     6.373 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         1.136     7.509    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_status/clk
    SLICE_X10Y227        FDCE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_status/d_xfer_toggle_reg/C
                         clock pessimism              0.292     7.801    
                         clock uncertainty           -0.035     7.765    
    SLICE_X10Y227        FDCE (Recov_fdce_C_CLR)     -0.187     7.578    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_rx_channel_0/i_up_adc_channel/i_xfer_status/d_xfer_toggle_reg
  -------------------------------------------------------------------
                         required time                          7.578    
                         arrival time                          -5.987    
  -------------------------------------------------------------------
                         slack                                  1.591    

Slack (MET) :             1.591ns  (required time - arrival time)
  Source:                 design_1_i/AD9364/axi_ad9364/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9364/axi_ad9364/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_status/d_xfer_state_m2_reg/CLR
                            (recovery check against rising-edge clock prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (prm_clk_ad4 rise@4.000ns - prm_clk_ad4 rise@0.000ns)
  Data Path Delay:        2.077ns  (logic 0.223ns (10.738%)  route 1.854ns (89.262%))
  Logic Levels:           0  
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.509ns = ( 7.509 - 4.000 ) 
    Source Clock Delay      (SCD):    3.911ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad4 rise edge)
                                                      0.000     0.000 r  
    C12                                               0.000     0.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.845     0.845 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.634     2.479    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     2.572 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         1.339     3.911    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_up_adc_common/i_core_rst_reg/clk
    SLICE_X1Y214         FDRE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y214         FDRE (Prop_fdre_C_Q)         0.223     4.134 f  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg/Q
                         net (fo=106, routed)         1.854     5.987    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_status/AR[0]
    SLICE_X10Y227        FDCE                                         f  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_status/d_xfer_state_m2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad4 rise edge)
                                                      4.000     4.000 r  
    C12                                               0.000     4.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.767     4.767 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.523     6.290    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     6.373 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         1.136     7.509    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_status/clk
    SLICE_X10Y227        FDCE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_status/d_xfer_state_m2_reg/C
                         clock pessimism              0.292     7.801    
                         clock uncertainty           -0.035     7.765    
    SLICE_X10Y227        FDCE (Recov_fdce_C_CLR)     -0.187     7.578    design_1_i/AD9364/axi_ad9364/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_status/d_xfer_state_m2_reg
  -------------------------------------------------------------------
                         required time                          7.578    
                         arrival time                          -5.987    
  -------------------------------------------------------------------
                         slack                                  1.591    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.413ns  (arrival time - required time)
  Source:                 design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]/CLR
                            (removal check against rising-edge clock prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad4 rise@0.000ns - prm_clk_ad4 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.100ns (27.829%)  route 0.259ns (72.171%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.169ns
    Source Clock Delay      (SCD):    1.818ns
    Clock Pessimism Removal (CPR):    0.336ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad4 rise edge)
                                                      0.000     0.000 r  
    C12                                               0.000     0.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.468     0.468 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.717     1.185    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.211 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         0.607     1.818    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_core_rst_reg/clk
    SLICE_X0Y207         FDRE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y207         FDRE (Prop_fdre_C_Q)         0.100     1.918 f  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=120, routed)         0.259     2.177    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]_0
    SLICE_X0Y204         FDCE                                         f  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad4 rise edge)
                                                      0.000     0.000 r  
    C12                                               0.000     0.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.542     0.542 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.784     1.326    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.356 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         0.813     2.169    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_cntrl/clk
    SLICE_X0Y204         FDCE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]/C
                         clock pessimism             -0.336     1.833    
    SLICE_X0Y204         FDCE (Remov_fdce_C_CLR)     -0.069     1.764    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.764    
                         arrival time                           2.177    
  -------------------------------------------------------------------
                         slack                                  0.413    

Slack (MET) :             0.413ns  (arrival time - required time)
  Source:                 design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg[2]/CLR
                            (removal check against rising-edge clock prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad4 rise@0.000ns - prm_clk_ad4 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.100ns (27.829%)  route 0.259ns (72.171%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.169ns
    Source Clock Delay      (SCD):    1.818ns
    Clock Pessimism Removal (CPR):    0.336ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad4 rise edge)
                                                      0.000     0.000 r  
    C12                                               0.000     0.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.468     0.468 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.717     1.185    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.211 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         0.607     1.818    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_core_rst_reg/clk
    SLICE_X0Y207         FDRE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y207         FDRE (Prop_fdre_C_Q)         0.100     1.918 f  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=120, routed)         0.259     2.177    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]_0
    SLICE_X0Y204         FDCE                                         f  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad4 rise edge)
                                                      0.000     0.000 r  
    C12                                               0.000     0.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.542     0.542 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.784     1.326    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.356 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         0.813     2.169    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_cntrl/clk
    SLICE_X0Y204         FDCE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg[2]/C
                         clock pessimism             -0.336     1.833    
    SLICE_X0Y204         FDCE (Remov_fdce_C_CLR)     -0.069     1.764    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.764    
                         arrival time                           2.177    
  -------------------------------------------------------------------
                         slack                                  0.413    

Slack (MET) :             0.413ns  (arrival time - required time)
  Source:                 design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg[5]/CLR
                            (removal check against rising-edge clock prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad4 rise@0.000ns - prm_clk_ad4 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.100ns (27.829%)  route 0.259ns (72.171%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.169ns
    Source Clock Delay      (SCD):    1.818ns
    Clock Pessimism Removal (CPR):    0.336ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad4 rise edge)
                                                      0.000     0.000 r  
    C12                                               0.000     0.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.468     0.468 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.717     1.185    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.211 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         0.607     1.818    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_core_rst_reg/clk
    SLICE_X0Y207         FDRE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y207         FDRE (Prop_fdre_C_Q)         0.100     1.918 f  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=120, routed)         0.259     2.177    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]_0
    SLICE_X0Y204         FDCE                                         f  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad4 rise edge)
                                                      0.000     0.000 r  
    C12                                               0.000     0.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.542     0.542 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.784     1.326    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.356 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         0.813     2.169    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_cntrl/clk
    SLICE_X0Y204         FDCE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg[5]/C
                         clock pessimism             -0.336     1.833    
    SLICE_X0Y204         FDCE (Remov_fdce_C_CLR)     -0.069     1.764    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.764    
                         arrival time                           2.177    
  -------------------------------------------------------------------
                         slack                                  0.413    

Slack (MET) :             0.413ns  (arrival time - required time)
  Source:                 design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg[6]/CLR
                            (removal check against rising-edge clock prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad4 rise@0.000ns - prm_clk_ad4 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.100ns (27.829%)  route 0.259ns (72.171%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.169ns
    Source Clock Delay      (SCD):    1.818ns
    Clock Pessimism Removal (CPR):    0.336ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad4 rise edge)
                                                      0.000     0.000 r  
    C12                                               0.000     0.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.468     0.468 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.717     1.185    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.211 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         0.607     1.818    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_core_rst_reg/clk
    SLICE_X0Y207         FDRE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y207         FDRE (Prop_fdre_C_Q)         0.100     1.918 f  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=120, routed)         0.259     2.177    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]_0
    SLICE_X0Y204         FDCE                                         f  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad4 rise edge)
                                                      0.000     0.000 r  
    C12                                               0.000     0.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.542     0.542 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.784     1.326    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.356 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         0.813     2.169    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_cntrl/clk
    SLICE_X0Y204         FDCE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg[6]/C
                         clock pessimism             -0.336     1.833    
    SLICE_X0Y204         FDCE (Remov_fdce_C_CLR)     -0.069     1.764    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.764    
                         arrival time                           2.177    
  -------------------------------------------------------------------
                         slack                                  0.413    

Slack (MET) :             0.413ns  (arrival time - required time)
  Source:                 design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg[7]/CLR
                            (removal check against rising-edge clock prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad4 rise@0.000ns - prm_clk_ad4 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.100ns (27.829%)  route 0.259ns (72.171%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.169ns
    Source Clock Delay      (SCD):    1.818ns
    Clock Pessimism Removal (CPR):    0.336ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad4 rise edge)
                                                      0.000     0.000 r  
    C12                                               0.000     0.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.468     0.468 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.717     1.185    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.211 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         0.607     1.818    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_core_rst_reg/clk
    SLICE_X0Y207         FDRE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y207         FDRE (Prop_fdre_C_Q)         0.100     1.918 f  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=120, routed)         0.259     2.177    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]_0
    SLICE_X0Y204         FDCE                                         f  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad4 rise edge)
                                                      0.000     0.000 r  
    C12                                               0.000     0.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.542     0.542 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.784     1.326    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.356 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         0.813     2.169    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_cntrl/clk
    SLICE_X0Y204         FDCE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg[7]/C
                         clock pessimism             -0.336     1.833    
    SLICE_X0Y204         FDCE (Remov_fdce_C_CLR)     -0.069     1.764    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.764    
                         arrival time                           2.177    
  -------------------------------------------------------------------
                         slack                                  0.413    

Slack (MET) :             0.438ns  (arrival time - required time)
  Source:                 design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_clock_mon/d_count_run_m1_reg/CLR
                            (removal check against rising-edge clock prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad4 rise@0.000ns - prm_clk_ad4 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.100ns (25.385%)  route 0.294ns (74.615%))
  Logic Levels:           0  
  Clock Path Skew:        0.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.161ns
    Source Clock Delay      (SCD):    1.818ns
    Clock Pessimism Removal (CPR):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad4 rise edge)
                                                      0.000     0.000 r  
    C12                                               0.000     0.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.468     0.468 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.717     1.185    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.211 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         0.607     1.818    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_core_rst_reg/clk
    SLICE_X0Y207         FDRE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y207         FDRE (Prop_fdre_C_Q)         0.100     1.918 f  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=120, routed)         0.294     2.212    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_clock_mon/d_count_run_m3_reg_0
    SLICE_X7Y216         FDCE                                         f  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_clock_mon/d_count_run_m1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad4 rise edge)
                                                      0.000     0.000 r  
    C12                                               0.000     0.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.542     0.542 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.784     1.326    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.356 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         0.805     2.161    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_clock_mon/clk
    SLICE_X7Y216         FDCE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_clock_mon/d_count_run_m1_reg/C
                         clock pessimism             -0.318     1.843    
    SLICE_X7Y216         FDCE (Remov_fdce_C_CLR)     -0.069     1.774    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_clock_mon/d_count_run_m1_reg
  -------------------------------------------------------------------
                         required time                         -1.774    
                         arrival time                           2.212    
  -------------------------------------------------------------------
                         slack                                  0.438    

Slack (MET) :             0.438ns  (arrival time - required time)
  Source:                 design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_clock_mon/d_count_run_m2_reg/CLR
                            (removal check against rising-edge clock prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad4 rise@0.000ns - prm_clk_ad4 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.100ns (25.385%)  route 0.294ns (74.615%))
  Logic Levels:           0  
  Clock Path Skew:        0.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.161ns
    Source Clock Delay      (SCD):    1.818ns
    Clock Pessimism Removal (CPR):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad4 rise edge)
                                                      0.000     0.000 r  
    C12                                               0.000     0.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.468     0.468 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.717     1.185    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.211 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         0.607     1.818    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_core_rst_reg/clk
    SLICE_X0Y207         FDRE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y207         FDRE (Prop_fdre_C_Q)         0.100     1.918 f  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=120, routed)         0.294     2.212    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_clock_mon/d_count_run_m3_reg_0
    SLICE_X7Y216         FDCE                                         f  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_clock_mon/d_count_run_m2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad4 rise edge)
                                                      0.000     0.000 r  
    C12                                               0.000     0.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.542     0.542 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.784     1.326    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.356 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         0.805     2.161    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_clock_mon/clk
    SLICE_X7Y216         FDCE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_clock_mon/d_count_run_m2_reg/C
                         clock pessimism             -0.318     1.843    
    SLICE_X7Y216         FDCE (Remov_fdce_C_CLR)     -0.069     1.774    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_clock_mon/d_count_run_m2_reg
  -------------------------------------------------------------------
                         required time                         -1.774    
                         arrival time                           2.212    
  -------------------------------------------------------------------
                         slack                                  0.438    

Slack (MET) :             0.438ns  (arrival time - required time)
  Source:                 design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_clock_mon/d_count_run_m3_reg/CLR
                            (removal check against rising-edge clock prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad4 rise@0.000ns - prm_clk_ad4 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.100ns (25.385%)  route 0.294ns (74.615%))
  Logic Levels:           0  
  Clock Path Skew:        0.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.161ns
    Source Clock Delay      (SCD):    1.818ns
    Clock Pessimism Removal (CPR):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad4 rise edge)
                                                      0.000     0.000 r  
    C12                                               0.000     0.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.468     0.468 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.717     1.185    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.211 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         0.607     1.818    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_core_rst_reg/clk
    SLICE_X0Y207         FDRE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y207         FDRE (Prop_fdre_C_Q)         0.100     1.918 f  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=120, routed)         0.294     2.212    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_clock_mon/d_count_run_m3_reg_0
    SLICE_X7Y216         FDCE                                         f  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_clock_mon/d_count_run_m3_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad4 rise edge)
                                                      0.000     0.000 r  
    C12                                               0.000     0.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.542     0.542 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.784     1.326    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.356 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         0.805     2.161    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_clock_mon/clk
    SLICE_X7Y216         FDCE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_clock_mon/d_count_run_m3_reg/C
                         clock pessimism             -0.318     1.843    
    SLICE_X7Y216         FDCE (Remov_fdce_C_CLR)     -0.069     1.774    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_clock_mon/d_count_run_m3_reg
  -------------------------------------------------------------------
                         required time                         -1.774    
                         arrival time                           2.212    
  -------------------------------------------------------------------
                         slack                                  0.438    

Slack (MET) :             0.441ns  (arrival time - required time)
  Source:                 design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg[15]/CLR
                            (removal check against rising-edge clock prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad4 rise@0.000ns - prm_clk_ad4 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.100ns (24.758%)  route 0.304ns (75.242%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.168ns
    Source Clock Delay      (SCD):    1.818ns
    Clock Pessimism Removal (CPR):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad4 rise edge)
                                                      0.000     0.000 r  
    C12                                               0.000     0.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.468     0.468 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.717     1.185    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.211 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         0.607     1.818    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_core_rst_reg/clk
    SLICE_X0Y207         FDRE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y207         FDRE (Prop_fdre_C_Q)         0.100     1.918 f  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=120, routed)         0.304     2.222    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]_0
    SLICE_X4Y204         FDCE                                         f  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad4 rise edge)
                                                      0.000     0.000 r  
    C12                                               0.000     0.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.542     0.542 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.784     1.326    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.356 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         0.812     2.168    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_cntrl/clk
    SLICE_X4Y204         FDCE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg[15]/C
                         clock pessimism             -0.318     1.850    
    SLICE_X4Y204         FDCE (Remov_fdce_C_CLR)     -0.069     1.781    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.781    
                         arrival time                           2.222    
  -------------------------------------------------------------------
                         slack                                  0.441    

Slack (MET) :             0.441ns  (arrival time - required time)
  Source:                 design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg[1]/CLR
                            (removal check against rising-edge clock prm_clk_ad4  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (prm_clk_ad4 rise@0.000ns - prm_clk_ad4 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.100ns (24.758%)  route 0.304ns (75.242%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.168ns
    Source Clock Delay      (SCD):    1.818ns
    Clock Pessimism Removal (CPR):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock prm_clk_ad4 rise edge)
                                                      0.000     0.000 r  
    C12                                               0.000     0.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.468     0.468 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.717     1.185    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.211 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         0.607     1.818    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_core_rst_reg/clk
    SLICE_X0Y207         FDRE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y207         FDRE (Prop_fdre_C_Q)         0.100     1.918 f  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=120, routed)         0.304     2.222    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg[0]_0
    SLICE_X4Y204         FDCE                                         f  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock prm_clk_ad4 rise edge)
                                                      0.000     0.000 r  
    C12                                               0.000     0.000 r  ad9364_DCLK_P (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/rx_clk_in_p
    C12                  IBUFDS (Prop_ibufds_I_O)     0.542     0.542 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.784     1.326    design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.356 r  design_1_i/AD9364/axi_ad9364/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=922, routed)         0.812     2.168    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_cntrl/clk
    SLICE_X4Y204         FDCE                                         r  design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg[1]/C
                         clock pessimism             -0.318     1.850    
    SLICE_X4Y204         FDCE (Remov_fdce_C_CLR)     -0.069     1.781    design_1_i/AD9364/axi_ad9364/inst/i_tx/i_up_dac_common/i_xfer_cntrl/d_data_cntrl_int_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.781    
                         arrival time                           2.222    
  -------------------------------------------------------------------
                         slack                                  0.441    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sample_rate_30_72_design_1_clk_DSP_0
  To Clock:  sample_rate_30_72_design_1_clk_DSP_0

Setup :            0  Failing Endpoints,  Worst Slack       26.499ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.701ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             26.499ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_2/adc_fifo_ad9361_2/inst/dout_req_cnt_reg[0]/CLR
                            (recovery check against rising-edge clock sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            32.552ns  (sample_rate_30_72_design_1_clk_DSP_0 rise@32.552ns - sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns)
  Data Path Delay:        5.862ns  (logic 0.312ns (5.322%)  route 5.550ns (94.678%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.699ns = ( 31.853 - 32.552 ) 
    Source Clock Delay      (SCD):    -1.583ns
    Clock Pessimism Removal (CPR):    -0.657ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.081     2.649    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    -4.775 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    -2.971    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -2.878 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=55879, routed)       1.295    -1.583    design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/slowest_sync_clk
    SLICE_X16Y162        FDRE                                         r  design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y162        FDRE (Prop_fdre_C_Q)         0.259    -1.324 r  design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           5.134     3.810    design_1_i/AD9361_CTRL/AD9361_2/adc_fifo_ad9361_2/inst/dout_rstn
    SLICE_X140Y59        LUT1 (Prop_lut1_I0_O)        0.053     3.863 f  design_1_i/AD9361_CTRL/AD9361_2/adc_fifo_ad9361_2/inst/dout_enable[0]_i_1/O
                         net (fo=13, routed)          0.417     4.280    design_1_i/AD9361_CTRL/AD9361_2/adc_fifo_ad9361_2/inst/dout_enable[0]_i_1_n_0
    SLICE_X140Y59        FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_2/adc_fifo_ad9361_2/inst/dout_req_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                     32.552    32.552 r  
    F22                                               0.000    32.552 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000    32.552    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436    33.988 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.986    34.974    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.398    28.576 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    30.262    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    30.345 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=55879, routed)       1.508    31.853    design_1_i/AD9361_CTRL/AD9361_2/adc_fifo_ad9361_2/inst/dout_clk
    SLICE_X140Y59        FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_2/adc_fifo_ad9361_2/inst/dout_req_cnt_reg[0]/C
                         clock pessimism             -0.657    31.195    
                         clock uncertainty           -0.113    31.083    
    SLICE_X140Y59        FDCE (Recov_fdce_C_CLR)     -0.304    30.779    design_1_i/AD9361_CTRL/AD9361_2/adc_fifo_ad9361_2/inst/dout_req_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         30.779    
                         arrival time                          -4.280    
  -------------------------------------------------------------------
                         slack                                 26.499    

Slack (MET) :             26.499ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_2/adc_fifo_ad9361_2/inst/dout_req_cnt_reg[1]/CLR
                            (recovery check against rising-edge clock sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            32.552ns  (sample_rate_30_72_design_1_clk_DSP_0 rise@32.552ns - sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns)
  Data Path Delay:        5.862ns  (logic 0.312ns (5.322%)  route 5.550ns (94.678%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.699ns = ( 31.853 - 32.552 ) 
    Source Clock Delay      (SCD):    -1.583ns
    Clock Pessimism Removal (CPR):    -0.657ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.081     2.649    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    -4.775 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    -2.971    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -2.878 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=55879, routed)       1.295    -1.583    design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/slowest_sync_clk
    SLICE_X16Y162        FDRE                                         r  design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y162        FDRE (Prop_fdre_C_Q)         0.259    -1.324 r  design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           5.134     3.810    design_1_i/AD9361_CTRL/AD9361_2/adc_fifo_ad9361_2/inst/dout_rstn
    SLICE_X140Y59        LUT1 (Prop_lut1_I0_O)        0.053     3.863 f  design_1_i/AD9361_CTRL/AD9361_2/adc_fifo_ad9361_2/inst/dout_enable[0]_i_1/O
                         net (fo=13, routed)          0.417     4.280    design_1_i/AD9361_CTRL/AD9361_2/adc_fifo_ad9361_2/inst/dout_enable[0]_i_1_n_0
    SLICE_X140Y59        FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_2/adc_fifo_ad9361_2/inst/dout_req_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                     32.552    32.552 r  
    F22                                               0.000    32.552 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000    32.552    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436    33.988 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.986    34.974    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.398    28.576 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    30.262    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    30.345 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=55879, routed)       1.508    31.853    design_1_i/AD9361_CTRL/AD9361_2/adc_fifo_ad9361_2/inst/dout_clk
    SLICE_X140Y59        FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_2/adc_fifo_ad9361_2/inst/dout_req_cnt_reg[1]/C
                         clock pessimism             -0.657    31.195    
                         clock uncertainty           -0.113    31.083    
    SLICE_X140Y59        FDCE (Recov_fdce_C_CLR)     -0.304    30.779    design_1_i/AD9361_CTRL/AD9361_2/adc_fifo_ad9361_2/inst/dout_req_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         30.779    
                         arrival time                          -4.280    
  -------------------------------------------------------------------
                         slack                                 26.499    

Slack (MET) :             26.499ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_2/adc_fifo_ad9361_2/inst/dout_req_cnt_reg[2]/CLR
                            (recovery check against rising-edge clock sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            32.552ns  (sample_rate_30_72_design_1_clk_DSP_0 rise@32.552ns - sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns)
  Data Path Delay:        5.862ns  (logic 0.312ns (5.322%)  route 5.550ns (94.678%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.699ns = ( 31.853 - 32.552 ) 
    Source Clock Delay      (SCD):    -1.583ns
    Clock Pessimism Removal (CPR):    -0.657ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.081     2.649    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    -4.775 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    -2.971    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -2.878 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=55879, routed)       1.295    -1.583    design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/slowest_sync_clk
    SLICE_X16Y162        FDRE                                         r  design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y162        FDRE (Prop_fdre_C_Q)         0.259    -1.324 r  design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           5.134     3.810    design_1_i/AD9361_CTRL/AD9361_2/adc_fifo_ad9361_2/inst/dout_rstn
    SLICE_X140Y59        LUT1 (Prop_lut1_I0_O)        0.053     3.863 f  design_1_i/AD9361_CTRL/AD9361_2/adc_fifo_ad9361_2/inst/dout_enable[0]_i_1/O
                         net (fo=13, routed)          0.417     4.280    design_1_i/AD9361_CTRL/AD9361_2/adc_fifo_ad9361_2/inst/dout_enable[0]_i_1_n_0
    SLICE_X140Y59        FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_2/adc_fifo_ad9361_2/inst/dout_req_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                     32.552    32.552 r  
    F22                                               0.000    32.552 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000    32.552    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436    33.988 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.986    34.974    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.398    28.576 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    30.262    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    30.345 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=55879, routed)       1.508    31.853    design_1_i/AD9361_CTRL/AD9361_2/adc_fifo_ad9361_2/inst/dout_clk
    SLICE_X140Y59        FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_2/adc_fifo_ad9361_2/inst/dout_req_cnt_reg[2]/C
                         clock pessimism             -0.657    31.195    
                         clock uncertainty           -0.113    31.083    
    SLICE_X140Y59        FDCE (Recov_fdce_C_CLR)     -0.304    30.779    design_1_i/AD9361_CTRL/AD9361_2/adc_fifo_ad9361_2/inst/dout_req_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         30.779    
                         arrival time                          -4.280    
  -------------------------------------------------------------------
                         slack                                 26.499    

Slack (MET) :             26.499ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_2/adc_fifo_ad9361_2/inst/dout_req_cnt_reg[3]/CLR
                            (recovery check against rising-edge clock sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            32.552ns  (sample_rate_30_72_design_1_clk_DSP_0 rise@32.552ns - sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns)
  Data Path Delay:        5.862ns  (logic 0.312ns (5.322%)  route 5.550ns (94.678%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.699ns = ( 31.853 - 32.552 ) 
    Source Clock Delay      (SCD):    -1.583ns
    Clock Pessimism Removal (CPR):    -0.657ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.081     2.649    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    -4.775 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    -2.971    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -2.878 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=55879, routed)       1.295    -1.583    design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/slowest_sync_clk
    SLICE_X16Y162        FDRE                                         r  design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y162        FDRE (Prop_fdre_C_Q)         0.259    -1.324 r  design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           5.134     3.810    design_1_i/AD9361_CTRL/AD9361_2/adc_fifo_ad9361_2/inst/dout_rstn
    SLICE_X140Y59        LUT1 (Prop_lut1_I0_O)        0.053     3.863 f  design_1_i/AD9361_CTRL/AD9361_2/adc_fifo_ad9361_2/inst/dout_enable[0]_i_1/O
                         net (fo=13, routed)          0.417     4.280    design_1_i/AD9361_CTRL/AD9361_2/adc_fifo_ad9361_2/inst/dout_enable[0]_i_1_n_0
    SLICE_X140Y59        FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_2/adc_fifo_ad9361_2/inst/dout_req_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                     32.552    32.552 r  
    F22                                               0.000    32.552 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000    32.552    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436    33.988 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.986    34.974    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.398    28.576 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    30.262    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    30.345 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=55879, routed)       1.508    31.853    design_1_i/AD9361_CTRL/AD9361_2/adc_fifo_ad9361_2/inst/dout_clk
    SLICE_X140Y59        FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_2/adc_fifo_ad9361_2/inst/dout_req_cnt_reg[3]/C
                         clock pessimism             -0.657    31.195    
                         clock uncertainty           -0.113    31.083    
    SLICE_X140Y59        FDCE (Recov_fdce_C_CLR)     -0.304    30.779    design_1_i/AD9361_CTRL/AD9361_2/adc_fifo_ad9361_2/inst/dout_req_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         30.779    
                         arrival time                          -4.280    
  -------------------------------------------------------------------
                         slack                                 26.499    

Slack (MET) :             26.504ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_2/adc_fifo_ad9361_2/inst/dout_req_t_m1_reg/CLR
                            (recovery check against rising-edge clock sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            32.552ns  (sample_rate_30_72_design_1_clk_DSP_0 rise@32.552ns - sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns)
  Data Path Delay:        5.858ns  (logic 0.312ns (5.326%)  route 5.546ns (94.674%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.227ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.698ns = ( 31.854 - 32.552 ) 
    Source Clock Delay      (SCD):    -1.583ns
    Clock Pessimism Removal (CPR):    -0.657ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.081     2.649    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    -4.775 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    -2.971    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -2.878 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=55879, routed)       1.295    -1.583    design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/slowest_sync_clk
    SLICE_X16Y162        FDRE                                         r  design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y162        FDRE (Prop_fdre_C_Q)         0.259    -1.324 r  design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           5.134     3.810    design_1_i/AD9361_CTRL/AD9361_2/adc_fifo_ad9361_2/inst/dout_rstn
    SLICE_X140Y59        LUT1 (Prop_lut1_I0_O)        0.053     3.863 f  design_1_i/AD9361_CTRL/AD9361_2/adc_fifo_ad9361_2/inst/dout_enable[0]_i_1/O
                         net (fo=13, routed)          0.413     4.276    design_1_i/AD9361_CTRL/AD9361_2/adc_fifo_ad9361_2/inst/dout_enable[0]_i_1_n_0
    SLICE_X140Y57        FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_2/adc_fifo_ad9361_2/inst/dout_req_t_m1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                     32.552    32.552 r  
    F22                                               0.000    32.552 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000    32.552    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436    33.988 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.986    34.974    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.398    28.576 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    30.262    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    30.345 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=55879, routed)       1.509    31.854    design_1_i/AD9361_CTRL/AD9361_2/adc_fifo_ad9361_2/inst/dout_clk
    SLICE_X140Y57        FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_2/adc_fifo_ad9361_2/inst/dout_req_t_m1_reg/C
                         clock pessimism             -0.657    31.196    
                         clock uncertainty           -0.113    31.084    
    SLICE_X140Y57        FDCE (Recov_fdce_C_CLR)     -0.304    30.780    design_1_i/AD9361_CTRL/AD9361_2/adc_fifo_ad9361_2/inst/dout_req_t_m1_reg
  -------------------------------------------------------------------
                         required time                         30.780    
                         arrival time                          -4.276    
  -------------------------------------------------------------------
                         slack                                 26.504    

Slack (MET) :             26.504ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_2/adc_fifo_ad9361_2/inst/dout_req_t_m2_reg/CLR
                            (recovery check against rising-edge clock sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            32.552ns  (sample_rate_30_72_design_1_clk_DSP_0 rise@32.552ns - sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns)
  Data Path Delay:        5.858ns  (logic 0.312ns (5.326%)  route 5.546ns (94.674%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.227ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.698ns = ( 31.854 - 32.552 ) 
    Source Clock Delay      (SCD):    -1.583ns
    Clock Pessimism Removal (CPR):    -0.657ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.081     2.649    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    -4.775 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    -2.971    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -2.878 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=55879, routed)       1.295    -1.583    design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/slowest_sync_clk
    SLICE_X16Y162        FDRE                                         r  design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y162        FDRE (Prop_fdre_C_Q)         0.259    -1.324 r  design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           5.134     3.810    design_1_i/AD9361_CTRL/AD9361_2/adc_fifo_ad9361_2/inst/dout_rstn
    SLICE_X140Y59        LUT1 (Prop_lut1_I0_O)        0.053     3.863 f  design_1_i/AD9361_CTRL/AD9361_2/adc_fifo_ad9361_2/inst/dout_enable[0]_i_1/O
                         net (fo=13, routed)          0.413     4.276    design_1_i/AD9361_CTRL/AD9361_2/adc_fifo_ad9361_2/inst/dout_enable[0]_i_1_n_0
    SLICE_X140Y57        FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_2/adc_fifo_ad9361_2/inst/dout_req_t_m2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                     32.552    32.552 r  
    F22                                               0.000    32.552 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000    32.552    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436    33.988 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.986    34.974    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.398    28.576 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    30.262    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    30.345 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=55879, routed)       1.509    31.854    design_1_i/AD9361_CTRL/AD9361_2/adc_fifo_ad9361_2/inst/dout_clk
    SLICE_X140Y57        FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_2/adc_fifo_ad9361_2/inst/dout_req_t_m2_reg/C
                         clock pessimism             -0.657    31.196    
                         clock uncertainty           -0.113    31.084    
    SLICE_X140Y57        FDCE (Recov_fdce_C_CLR)     -0.304    30.780    design_1_i/AD9361_CTRL/AD9361_2/adc_fifo_ad9361_2/inst/dout_req_t_m2_reg
  -------------------------------------------------------------------
                         required time                         30.780    
                         arrival time                          -4.276    
  -------------------------------------------------------------------
                         slack                                 26.504    

Slack (MET) :             26.504ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_2/adc_fifo_ad9361_2/inst/dout_req_t_m3_reg/CLR
                            (recovery check against rising-edge clock sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            32.552ns  (sample_rate_30_72_design_1_clk_DSP_0 rise@32.552ns - sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns)
  Data Path Delay:        5.858ns  (logic 0.312ns (5.326%)  route 5.546ns (94.674%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.227ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.698ns = ( 31.854 - 32.552 ) 
    Source Clock Delay      (SCD):    -1.583ns
    Clock Pessimism Removal (CPR):    -0.657ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.081     2.649    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    -4.775 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    -2.971    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -2.878 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=55879, routed)       1.295    -1.583    design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/slowest_sync_clk
    SLICE_X16Y162        FDRE                                         r  design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y162        FDRE (Prop_fdre_C_Q)         0.259    -1.324 r  design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           5.134     3.810    design_1_i/AD9361_CTRL/AD9361_2/adc_fifo_ad9361_2/inst/dout_rstn
    SLICE_X140Y59        LUT1 (Prop_lut1_I0_O)        0.053     3.863 f  design_1_i/AD9361_CTRL/AD9361_2/adc_fifo_ad9361_2/inst/dout_enable[0]_i_1/O
                         net (fo=13, routed)          0.413     4.276    design_1_i/AD9361_CTRL/AD9361_2/adc_fifo_ad9361_2/inst/dout_enable[0]_i_1_n_0
    SLICE_X140Y57        FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_2/adc_fifo_ad9361_2/inst/dout_req_t_m3_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                     32.552    32.552 r  
    F22                                               0.000    32.552 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000    32.552    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436    33.988 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.986    34.974    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.398    28.576 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    30.262    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    30.345 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=55879, routed)       1.509    31.854    design_1_i/AD9361_CTRL/AD9361_2/adc_fifo_ad9361_2/inst/dout_clk
    SLICE_X140Y57        FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_2/adc_fifo_ad9361_2/inst/dout_req_t_m3_reg/C
                         clock pessimism             -0.657    31.196    
                         clock uncertainty           -0.113    31.084    
    SLICE_X140Y57        FDCE (Recov_fdce_C_CLR)     -0.304    30.780    design_1_i/AD9361_CTRL/AD9361_2/adc_fifo_ad9361_2/inst/dout_req_t_m3_reg
  -------------------------------------------------------------------
                         required time                         30.780    
                         arrival time                          -4.276    
  -------------------------------------------------------------------
                         slack                                 26.504    

Slack (MET) :             26.504ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_2/adc_fifo_ad9361_2/inst/dout_req_t_reg/CLR
                            (recovery check against rising-edge clock sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            32.552ns  (sample_rate_30_72_design_1_clk_DSP_0 rise@32.552ns - sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns)
  Data Path Delay:        5.858ns  (logic 0.312ns (5.326%)  route 5.546ns (94.674%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.227ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.698ns = ( 31.854 - 32.552 ) 
    Source Clock Delay      (SCD):    -1.583ns
    Clock Pessimism Removal (CPR):    -0.657ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.081     2.649    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    -4.775 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    -2.971    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -2.878 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=55879, routed)       1.295    -1.583    design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/slowest_sync_clk
    SLICE_X16Y162        FDRE                                         r  design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y162        FDRE (Prop_fdre_C_Q)         0.259    -1.324 r  design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           5.134     3.810    design_1_i/AD9361_CTRL/AD9361_2/adc_fifo_ad9361_2/inst/dout_rstn
    SLICE_X140Y59        LUT1 (Prop_lut1_I0_O)        0.053     3.863 f  design_1_i/AD9361_CTRL/AD9361_2/adc_fifo_ad9361_2/inst/dout_enable[0]_i_1/O
                         net (fo=13, routed)          0.413     4.276    design_1_i/AD9361_CTRL/AD9361_2/adc_fifo_ad9361_2/inst/dout_enable[0]_i_1_n_0
    SLICE_X140Y57        FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_2/adc_fifo_ad9361_2/inst/dout_req_t_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                     32.552    32.552 r  
    F22                                               0.000    32.552 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000    32.552    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436    33.988 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.986    34.974    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.398    28.576 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    30.262    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    30.345 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=55879, routed)       1.509    31.854    design_1_i/AD9361_CTRL/AD9361_2/adc_fifo_ad9361_2/inst/dout_clk
    SLICE_X140Y57        FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_2/adc_fifo_ad9361_2/inst/dout_req_t_reg/C
                         clock pessimism             -0.657    31.196    
                         clock uncertainty           -0.113    31.084    
    SLICE_X140Y57        FDCE (Recov_fdce_C_CLR)     -0.304    30.780    design_1_i/AD9361_CTRL/AD9361_2/adc_fifo_ad9361_2/inst/dout_req_t_reg
  -------------------------------------------------------------------
                         required time                         30.780    
                         arrival time                          -4.276    
  -------------------------------------------------------------------
                         slack                                 26.504    

Slack (MET) :             26.504ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_2/adc_fifo_ad9361_2/inst/dout_rinit_reg[0]/CLR
                            (recovery check against rising-edge clock sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            32.552ns  (sample_rate_30_72_design_1_clk_DSP_0 rise@32.552ns - sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns)
  Data Path Delay:        5.858ns  (logic 0.312ns (5.326%)  route 5.546ns (94.674%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.227ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.698ns = ( 31.854 - 32.552 ) 
    Source Clock Delay      (SCD):    -1.583ns
    Clock Pessimism Removal (CPR):    -0.657ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.081     2.649    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    -4.775 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    -2.971    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -2.878 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=55879, routed)       1.295    -1.583    design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/slowest_sync_clk
    SLICE_X16Y162        FDRE                                         r  design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y162        FDRE (Prop_fdre_C_Q)         0.259    -1.324 r  design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           5.134     3.810    design_1_i/AD9361_CTRL/AD9361_2/adc_fifo_ad9361_2/inst/dout_rstn
    SLICE_X140Y59        LUT1 (Prop_lut1_I0_O)        0.053     3.863 f  design_1_i/AD9361_CTRL/AD9361_2/adc_fifo_ad9361_2/inst/dout_enable[0]_i_1/O
                         net (fo=13, routed)          0.413     4.276    design_1_i/AD9361_CTRL/AD9361_2/adc_fifo_ad9361_2/inst/dout_enable[0]_i_1_n_0
    SLICE_X140Y57        FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_2/adc_fifo_ad9361_2/inst/dout_rinit_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                     32.552    32.552 r  
    F22                                               0.000    32.552 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000    32.552    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436    33.988 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.986    34.974    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.398    28.576 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    30.262    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    30.345 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=55879, routed)       1.509    31.854    design_1_i/AD9361_CTRL/AD9361_2/adc_fifo_ad9361_2/inst/dout_clk
    SLICE_X140Y57        FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_2/adc_fifo_ad9361_2/inst/dout_rinit_reg[0]/C
                         clock pessimism             -0.657    31.196    
                         clock uncertainty           -0.113    31.084    
    SLICE_X140Y57        FDCE (Recov_fdce_C_CLR)     -0.304    30.780    design_1_i/AD9361_CTRL/AD9361_2/adc_fifo_ad9361_2/inst/dout_rinit_reg[0]
  -------------------------------------------------------------------
                         required time                         30.780    
                         arrival time                          -4.276    
  -------------------------------------------------------------------
                         slack                                 26.504    

Slack (MET) :             26.696ns  (required time - arrival time)
  Source:                 design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_2/adc_fifo_ad9361_2/inst/dout_raddr_reg[0]/CLR
                            (recovery check against rising-edge clock sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            32.552ns  (sample_rate_30_72_design_1_clk_DSP_0 rise@32.552ns - sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns)
  Data Path Delay:        5.665ns  (logic 0.312ns (5.507%)  route 5.353ns (94.493%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.699ns = ( 31.853 - 32.552 ) 
    Source Clock Delay      (SCD):    -1.583ns
    Clock Pessimism Removal (CPR):    -0.657ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.568     1.568 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           1.081     2.649    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.424    -4.775 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.804    -2.971    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093    -2.878 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=55879, routed)       1.295    -1.583    design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/slowest_sync_clk
    SLICE_X16Y162        FDRE                                         r  design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y162        FDRE (Prop_fdre_C_Q)         0.259    -1.324 r  design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           5.134     3.810    design_1_i/AD9361_CTRL/AD9361_2/adc_fifo_ad9361_2/inst/dout_rstn
    SLICE_X140Y59        LUT1 (Prop_lut1_I0_O)        0.053     3.863 f  design_1_i/AD9361_CTRL/AD9361_2/adc_fifo_ad9361_2/inst/dout_enable[0]_i_1/O
                         net (fo=13, routed)          0.219     4.082    design_1_i/AD9361_CTRL/AD9361_2/adc_fifo_ad9361_2/inst/dout_enable[0]_i_1_n_0
    SLICE_X140Y58        FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_2/adc_fifo_ad9361_2/inst/dout_raddr_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                     32.552    32.552 r  
    F22                                               0.000    32.552 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000    32.552    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         1.436    33.988 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.986    34.974    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.398    28.576 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.686    30.262    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    30.345 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=55879, routed)       1.508    31.853    design_1_i/AD9361_CTRL/AD9361_2/adc_fifo_ad9361_2/inst/dout_clk
    SLICE_X140Y58        FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_2/adc_fifo_ad9361_2/inst/dout_raddr_reg[0]/C
                         clock pessimism             -0.657    31.195    
                         clock uncertainty           -0.113    31.083    
    SLICE_X140Y58        FDCE (Recov_fdce_C_CLR)     -0.304    30.779    design_1_i/AD9361_CTRL/AD9361_2/adc_fifo_ad9361_2/inst/dout_raddr_reg[0]
  -------------------------------------------------------------------
                         required time                         30.779    
                         arrival time                          -4.082    
  -------------------------------------------------------------------
                         slack                                 26.696    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.701ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_1/dac_fifo_ad9361_1/inst/din_waddr_reg[0]/CLR
                            (removal check against rising-edge clock sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns - sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns)
  Data Path Delay:        0.695ns  (logic 0.146ns (20.993%)  route 0.549ns (79.007%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.354ns
    Source Clock Delay      (SCD):    -0.463ns
    Clock Pessimism Removal (CPR):    0.047ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.503     0.996    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -1.837 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.076    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=55879, routed)       0.587    -0.463    design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/slowest_sync_clk
    SLICE_X16Y162        FDRE                                         r  design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y162        FDRE (Prop_fdre_C_Q)         0.118    -0.345 r  design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.364     0.019    design_1_i/AD9361_CTRL/AD9361_1/dac_fifo_ad9361_1/inst/din_rstn
    SLICE_X4Y167         LUT1 (Prop_lut1_I0_O)        0.028     0.047 f  design_1_i/AD9361_CTRL/AD9361_1/dac_fifo_ad9361_1/inst/din_enable[0]_i_1/O
                         net (fo=11, routed)          0.185     0.232    design_1_i/AD9361_CTRL/AD9361_1/dac_fifo_ad9361_1/inst/din_enable[0]_i_1_n_0
    SLICE_X1Y165         FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_1/dac_fifo_ad9361_1/inst/din_waddr_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.553     1.242    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.270    -2.028 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.826    -1.202    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.172 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=55879, routed)       0.818    -0.354    design_1_i/AD9361_CTRL/AD9361_1/dac_fifo_ad9361_1/inst/din_clk
    SLICE_X1Y165         FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_1/dac_fifo_ad9361_1/inst/din_waddr_reg[0]/C
                         clock pessimism             -0.047    -0.400    
    SLICE_X1Y165         FDCE (Remov_fdce_C_CLR)     -0.069    -0.469    design_1_i/AD9361_CTRL/AD9361_1/dac_fifo_ad9361_1/inst/din_waddr_reg[0]
  -------------------------------------------------------------------
                         required time                          0.469    
                         arrival time                           0.232    
  -------------------------------------------------------------------
                         slack                                  0.701    

Slack (MET) :             0.701ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_1/dac_fifo_ad9361_1/inst/din_waddr_reg[1]/CLR
                            (removal check against rising-edge clock sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns - sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns)
  Data Path Delay:        0.695ns  (logic 0.146ns (20.993%)  route 0.549ns (79.007%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.354ns
    Source Clock Delay      (SCD):    -0.463ns
    Clock Pessimism Removal (CPR):    0.047ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.503     0.996    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -1.837 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.076    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=55879, routed)       0.587    -0.463    design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/slowest_sync_clk
    SLICE_X16Y162        FDRE                                         r  design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y162        FDRE (Prop_fdre_C_Q)         0.118    -0.345 r  design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.364     0.019    design_1_i/AD9361_CTRL/AD9361_1/dac_fifo_ad9361_1/inst/din_rstn
    SLICE_X4Y167         LUT1 (Prop_lut1_I0_O)        0.028     0.047 f  design_1_i/AD9361_CTRL/AD9361_1/dac_fifo_ad9361_1/inst/din_enable[0]_i_1/O
                         net (fo=11, routed)          0.185     0.232    design_1_i/AD9361_CTRL/AD9361_1/dac_fifo_ad9361_1/inst/din_enable[0]_i_1_n_0
    SLICE_X1Y165         FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_1/dac_fifo_ad9361_1/inst/din_waddr_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.553     1.242    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.270    -2.028 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.826    -1.202    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.172 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=55879, routed)       0.818    -0.354    design_1_i/AD9361_CTRL/AD9361_1/dac_fifo_ad9361_1/inst/din_clk
    SLICE_X1Y165         FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_1/dac_fifo_ad9361_1/inst/din_waddr_reg[1]/C
                         clock pessimism             -0.047    -0.400    
    SLICE_X1Y165         FDCE (Remov_fdce_C_CLR)     -0.069    -0.469    design_1_i/AD9361_CTRL/AD9361_1/dac_fifo_ad9361_1/inst/din_waddr_reg[1]
  -------------------------------------------------------------------
                         required time                          0.469    
                         arrival time                           0.232    
  -------------------------------------------------------------------
                         slack                                  0.701    

Slack (MET) :             0.701ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_1/dac_fifo_ad9361_1/inst/din_waddr_reg[4]/CLR
                            (removal check against rising-edge clock sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns - sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns)
  Data Path Delay:        0.695ns  (logic 0.146ns (20.993%)  route 0.549ns (79.007%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.354ns
    Source Clock Delay      (SCD):    -0.463ns
    Clock Pessimism Removal (CPR):    0.047ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.503     0.996    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -1.837 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.076    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=55879, routed)       0.587    -0.463    design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/slowest_sync_clk
    SLICE_X16Y162        FDRE                                         r  design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y162        FDRE (Prop_fdre_C_Q)         0.118    -0.345 r  design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.364     0.019    design_1_i/AD9361_CTRL/AD9361_1/dac_fifo_ad9361_1/inst/din_rstn
    SLICE_X4Y167         LUT1 (Prop_lut1_I0_O)        0.028     0.047 f  design_1_i/AD9361_CTRL/AD9361_1/dac_fifo_ad9361_1/inst/din_enable[0]_i_1/O
                         net (fo=11, routed)          0.185     0.232    design_1_i/AD9361_CTRL/AD9361_1/dac_fifo_ad9361_1/inst/din_enable[0]_i_1_n_0
    SLICE_X1Y165         FDCE                                         f  design_1_i/AD9361_CTRL/AD9361_1/dac_fifo_ad9361_1/inst/din_waddr_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.553     1.242    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.270    -2.028 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.826    -1.202    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.172 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=55879, routed)       0.818    -0.354    design_1_i/AD9361_CTRL/AD9361_1/dac_fifo_ad9361_1/inst/din_clk
    SLICE_X1Y165         FDCE                                         r  design_1_i/AD9361_CTRL/AD9361_1/dac_fifo_ad9361_1/inst/din_waddr_reg[4]/C
                         clock pessimism             -0.047    -0.400    
    SLICE_X1Y165         FDCE (Remov_fdce_C_CLR)     -0.069    -0.469    design_1_i/AD9361_CTRL/AD9361_1/dac_fifo_ad9361_1/inst/din_waddr_reg[4]
  -------------------------------------------------------------------
                         required time                          0.469    
                         arrival time                           0.232    
  -------------------------------------------------------------------
                         slack                                  0.701    

Slack (MET) :             0.704ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_1/dac_fifo_ad9361_1/inst/din_waddr_reg[2]/PRE
                            (removal check against rising-edge clock sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns - sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns)
  Data Path Delay:        0.695ns  (logic 0.146ns (20.993%)  route 0.549ns (79.007%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.354ns
    Source Clock Delay      (SCD):    -0.463ns
    Clock Pessimism Removal (CPR):    0.047ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.503     0.996    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -1.837 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.076    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=55879, routed)       0.587    -0.463    design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/slowest_sync_clk
    SLICE_X16Y162        FDRE                                         r  design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y162        FDRE (Prop_fdre_C_Q)         0.118    -0.345 r  design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.364     0.019    design_1_i/AD9361_CTRL/AD9361_1/dac_fifo_ad9361_1/inst/din_rstn
    SLICE_X4Y167         LUT1 (Prop_lut1_I0_O)        0.028     0.047 f  design_1_i/AD9361_CTRL/AD9361_1/dac_fifo_ad9361_1/inst/din_enable[0]_i_1/O
                         net (fo=11, routed)          0.185     0.232    design_1_i/AD9361_CTRL/AD9361_1/dac_fifo_ad9361_1/inst/din_enable[0]_i_1_n_0
    SLICE_X1Y165         FDPE                                         f  design_1_i/AD9361_CTRL/AD9361_1/dac_fifo_ad9361_1/inst/din_waddr_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.553     1.242    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.270    -2.028 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.826    -1.202    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.172 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=55879, routed)       0.818    -0.354    design_1_i/AD9361_CTRL/AD9361_1/dac_fifo_ad9361_1/inst/din_clk
    SLICE_X1Y165         FDPE                                         r  design_1_i/AD9361_CTRL/AD9361_1/dac_fifo_ad9361_1/inst/din_waddr_reg[2]/C
                         clock pessimism             -0.047    -0.400    
    SLICE_X1Y165         FDPE (Remov_fdpe_C_PRE)     -0.072    -0.472    design_1_i/AD9361_CTRL/AD9361_1/dac_fifo_ad9361_1/inst/din_waddr_reg[2]
  -------------------------------------------------------------------
                         required time                          0.472    
                         arrival time                           0.232    
  -------------------------------------------------------------------
                         slack                                  0.704    

Slack (MET) :             0.704ns  (arrival time - required time)
  Source:                 design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Destination:            design_1_i/AD9361_CTRL/AD9361_1/dac_fifo_ad9361_1/inst/din_waddr_reg[3]/PRE
                            (removal check against rising-edge clock sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns - sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns)
  Data Path Delay:        0.695ns  (logic 0.146ns (20.993%)  route 0.549ns (79.007%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.354ns
    Source Clock Delay      (SCD):    -0.463ns
    Clock Pessimism Removal (CPR):    0.047ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.503     0.996    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -1.837 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.076    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=55879, routed)       0.587    -0.463    design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/slowest_sync_clk
    SLICE_X16Y162        FDRE                                         r  design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y162        FDRE (Prop_fdre_C_Q)         0.118    -0.345 r  design_1_i/AD9361_CTRL/ad9361_clk/DATA_rst/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=4, routed)           0.364     0.019    design_1_i/AD9361_CTRL/AD9361_1/dac_fifo_ad9361_1/inst/din_rstn
    SLICE_X4Y167         LUT1 (Prop_lut1_I0_O)        0.028     0.047 f  design_1_i/AD9361_CTRL/AD9361_1/dac_fifo_ad9361_1/inst/din_enable[0]_i_1/O
                         net (fo=11, routed)          0.185     0.232    design_1_i/AD9361_CTRL/AD9361_1/dac_fifo_ad9361_1/inst/din_enable[0]_i_1_n_0
    SLICE_X1Y165         FDPE                                         f  design_1_i/AD9361_CTRL/AD9361_1/dac_fifo_ad9361_1/inst/din_waddr_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.553     1.242    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.270    -2.028 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.826    -1.202    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.172 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=55879, routed)       0.818    -0.354    design_1_i/AD9361_CTRL/AD9361_1/dac_fifo_ad9361_1/inst/din_clk
    SLICE_X1Y165         FDPE                                         r  design_1_i/AD9361_CTRL/AD9361_1/dac_fifo_ad9361_1/inst/din_waddr_reg[3]/C
                         clock pessimism             -0.047    -0.400    
    SLICE_X1Y165         FDPE (Remov_fdpe_C_PRE)     -0.072    -0.472    design_1_i/AD9361_CTRL/AD9361_1/dac_fifo_ad9361_1/inst/din_waddr_reg[3]
  -------------------------------------------------------------------
                         required time                          0.472    
                         arrival time                           0.232    
  -------------------------------------------------------------------
                         slack                                  0.704    

Slack (MET) :             0.755ns  (arrival time - required time)
  Source:                 design_1_i/AD9364/divclk_64_rst1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Destination:            design_1_i/AD9364/dac_fifo_ad9364_0/inst/din_waddr_reg[0]/CLR
                            (removal check against rising-edge clock sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns - sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns)
  Data Path Delay:        0.656ns  (logic 0.130ns (19.812%)  route 0.526ns (80.188%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.359ns
    Source Clock Delay      (SCD):    -0.439ns
    Clock Pessimism Removal (CPR):    0.070ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.503     0.996    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -1.837 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.076    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=55879, routed)       0.611    -0.439    design_1_i/AD9364/divclk_64_rst1/U0/slowest_sync_clk
    SLICE_X1Y200         FDRE                                         r  design_1_i/AD9364/divclk_64_rst1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y200         FDRE (Prop_fdre_C_Q)         0.100    -0.339 r  design_1_i/AD9364/divclk_64_rst1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.228    -0.111    design_1_i/AD9364/dac_fifo_ad9364_0/inst/din_rstn
    SLICE_X3Y206         LUT1 (Prop_lut1_I0_O)        0.030    -0.081 f  design_1_i/AD9364/dac_fifo_ad9364_0/inst/din_enable[0]_i_1/O
                         net (fo=11, routed)          0.298     0.217    design_1_i/AD9364/dac_fifo_ad9364_0/inst/din_enable[0]_i_1_n_0
    SLICE_X3Y210         FDCE                                         f  design_1_i/AD9364/dac_fifo_ad9364_0/inst/din_waddr_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.553     1.242    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.270    -2.028 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.826    -1.202    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.172 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=55879, routed)       0.813    -0.359    design_1_i/AD9364/dac_fifo_ad9364_0/inst/din_clk
    SLICE_X3Y210         FDCE                                         r  design_1_i/AD9364/dac_fifo_ad9364_0/inst/din_waddr_reg[0]/C
                         clock pessimism             -0.070    -0.428    
    SLICE_X3Y210         FDCE (Remov_fdce_C_CLR)     -0.110    -0.538    design_1_i/AD9364/dac_fifo_ad9364_0/inst/din_waddr_reg[0]
  -------------------------------------------------------------------
                         required time                          0.538    
                         arrival time                           0.217    
  -------------------------------------------------------------------
                         slack                                  0.755    

Slack (MET) :             0.755ns  (arrival time - required time)
  Source:                 design_1_i/AD9364/divclk_64_rst1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Destination:            design_1_i/AD9364/dac_fifo_ad9364_0/inst/din_waddr_reg[1]/CLR
                            (removal check against rising-edge clock sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns - sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns)
  Data Path Delay:        0.656ns  (logic 0.130ns (19.812%)  route 0.526ns (80.188%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.359ns
    Source Clock Delay      (SCD):    -0.439ns
    Clock Pessimism Removal (CPR):    0.070ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.503     0.996    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -1.837 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.076    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=55879, routed)       0.611    -0.439    design_1_i/AD9364/divclk_64_rst1/U0/slowest_sync_clk
    SLICE_X1Y200         FDRE                                         r  design_1_i/AD9364/divclk_64_rst1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y200         FDRE (Prop_fdre_C_Q)         0.100    -0.339 r  design_1_i/AD9364/divclk_64_rst1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.228    -0.111    design_1_i/AD9364/dac_fifo_ad9364_0/inst/din_rstn
    SLICE_X3Y206         LUT1 (Prop_lut1_I0_O)        0.030    -0.081 f  design_1_i/AD9364/dac_fifo_ad9364_0/inst/din_enable[0]_i_1/O
                         net (fo=11, routed)          0.298     0.217    design_1_i/AD9364/dac_fifo_ad9364_0/inst/din_enable[0]_i_1_n_0
    SLICE_X3Y210         FDCE                                         f  design_1_i/AD9364/dac_fifo_ad9364_0/inst/din_waddr_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.553     1.242    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.270    -2.028 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.826    -1.202    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.172 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=55879, routed)       0.813    -0.359    design_1_i/AD9364/dac_fifo_ad9364_0/inst/din_clk
    SLICE_X3Y210         FDCE                                         r  design_1_i/AD9364/dac_fifo_ad9364_0/inst/din_waddr_reg[1]/C
                         clock pessimism             -0.070    -0.428    
    SLICE_X3Y210         FDCE (Remov_fdce_C_CLR)     -0.110    -0.538    design_1_i/AD9364/dac_fifo_ad9364_0/inst/din_waddr_reg[1]
  -------------------------------------------------------------------
                         required time                          0.538    
                         arrival time                           0.217    
  -------------------------------------------------------------------
                         slack                                  0.755    

Slack (MET) :             0.755ns  (arrival time - required time)
  Source:                 design_1_i/AD9364/divclk_64_rst1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Destination:            design_1_i/AD9364/dac_fifo_ad9364_0/inst/din_waddr_reg[4]/CLR
                            (removal check against rising-edge clock sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns - sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns)
  Data Path Delay:        0.656ns  (logic 0.130ns (19.812%)  route 0.526ns (80.188%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.359ns
    Source Clock Delay      (SCD):    -0.439ns
    Clock Pessimism Removal (CPR):    0.070ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.503     0.996    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -1.837 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.076    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=55879, routed)       0.611    -0.439    design_1_i/AD9364/divclk_64_rst1/U0/slowest_sync_clk
    SLICE_X1Y200         FDRE                                         r  design_1_i/AD9364/divclk_64_rst1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y200         FDRE (Prop_fdre_C_Q)         0.100    -0.339 r  design_1_i/AD9364/divclk_64_rst1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.228    -0.111    design_1_i/AD9364/dac_fifo_ad9364_0/inst/din_rstn
    SLICE_X3Y206         LUT1 (Prop_lut1_I0_O)        0.030    -0.081 f  design_1_i/AD9364/dac_fifo_ad9364_0/inst/din_enable[0]_i_1/O
                         net (fo=11, routed)          0.298     0.217    design_1_i/AD9364/dac_fifo_ad9364_0/inst/din_enable[0]_i_1_n_0
    SLICE_X3Y210         FDCE                                         f  design_1_i/AD9364/dac_fifo_ad9364_0/inst/din_waddr_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.553     1.242    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.270    -2.028 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.826    -1.202    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.172 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=55879, routed)       0.813    -0.359    design_1_i/AD9364/dac_fifo_ad9364_0/inst/din_clk
    SLICE_X3Y210         FDCE                                         r  design_1_i/AD9364/dac_fifo_ad9364_0/inst/din_waddr_reg[4]/C
                         clock pessimism             -0.070    -0.428    
    SLICE_X3Y210         FDCE (Remov_fdce_C_CLR)     -0.110    -0.538    design_1_i/AD9364/dac_fifo_ad9364_0/inst/din_waddr_reg[4]
  -------------------------------------------------------------------
                         required time                          0.538    
                         arrival time                           0.217    
  -------------------------------------------------------------------
                         slack                                  0.755    

Slack (MET) :             0.758ns  (arrival time - required time)
  Source:                 design_1_i/AD9364/divclk_64_rst1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Destination:            design_1_i/AD9364/dac_fifo_ad9364_0/inst/din_waddr_reg[2]/PRE
                            (removal check against rising-edge clock sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns - sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns)
  Data Path Delay:        0.656ns  (logic 0.130ns (19.812%)  route 0.526ns (80.188%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.359ns
    Source Clock Delay      (SCD):    -0.439ns
    Clock Pessimism Removal (CPR):    0.070ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.503     0.996    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -1.837 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.076    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=55879, routed)       0.611    -0.439    design_1_i/AD9364/divclk_64_rst1/U0/slowest_sync_clk
    SLICE_X1Y200         FDRE                                         r  design_1_i/AD9364/divclk_64_rst1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y200         FDRE (Prop_fdre_C_Q)         0.100    -0.339 r  design_1_i/AD9364/divclk_64_rst1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.228    -0.111    design_1_i/AD9364/dac_fifo_ad9364_0/inst/din_rstn
    SLICE_X3Y206         LUT1 (Prop_lut1_I0_O)        0.030    -0.081 f  design_1_i/AD9364/dac_fifo_ad9364_0/inst/din_enable[0]_i_1/O
                         net (fo=11, routed)          0.298     0.217    design_1_i/AD9364/dac_fifo_ad9364_0/inst/din_enable[0]_i_1_n_0
    SLICE_X3Y210         FDPE                                         f  design_1_i/AD9364/dac_fifo_ad9364_0/inst/din_waddr_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.553     1.242    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.270    -2.028 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.826    -1.202    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.172 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=55879, routed)       0.813    -0.359    design_1_i/AD9364/dac_fifo_ad9364_0/inst/din_clk
    SLICE_X3Y210         FDPE                                         r  design_1_i/AD9364/dac_fifo_ad9364_0/inst/din_waddr_reg[2]/C
                         clock pessimism             -0.070    -0.428    
    SLICE_X3Y210         FDPE (Remov_fdpe_C_PRE)     -0.113    -0.541    design_1_i/AD9364/dac_fifo_ad9364_0/inst/din_waddr_reg[2]
  -------------------------------------------------------------------
                         required time                          0.541    
                         arrival time                           0.217    
  -------------------------------------------------------------------
                         slack                                  0.758    

Slack (MET) :             0.758ns  (arrival time - required time)
  Source:                 design_1_i/AD9364/divclk_64_rst1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Destination:            design_1_i/AD9364/dac_fifo_ad9364_0/inst/din_waddr_reg[3]/PRE
                            (removal check against rising-edge clock sample_rate_30_72_design_1_clk_DSP_0  {rise@0.000ns fall@16.276ns period=32.552ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns - sample_rate_30_72_design_1_clk_DSP_0 rise@0.000ns)
  Data Path Delay:        0.656ns  (logic 0.130ns (19.812%)  route 0.526ns (80.188%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.359ns
    Source Clock Delay      (SCD):    -0.439ns
    Clock Pessimism Removal (CPR):    0.070ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.493     0.493 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.503     0.996    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.833    -1.837 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.761    -1.076    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=55879, routed)       0.611    -0.439    design_1_i/AD9364/divclk_64_rst1/U0/slowest_sync_clk
    SLICE_X1Y200         FDRE                                         r  design_1_i/AD9364/divclk_64_rst1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y200         FDRE (Prop_fdre_C_Q)         0.100    -0.339 r  design_1_i/AD9364/divclk_64_rst1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=1, routed)           0.228    -0.111    design_1_i/AD9364/dac_fifo_ad9364_0/inst/din_rstn
    SLICE_X3Y206         LUT1 (Prop_lut1_I0_O)        0.030    -0.081 f  design_1_i/AD9364/dac_fifo_ad9364_0/inst/din_enable[0]_i_1/O
                         net (fo=11, routed)          0.298     0.217    design_1_i/AD9364/dac_fifo_ad9364_0/inst/din_enable[0]_i_1_n_0
    SLICE_X3Y210         FDPE                                         f  design_1_i/AD9364/dac_fifo_ad9364_0/inst/din_waddr_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sample_rate_30_72_design_1_clk_DSP_0 rise edge)
                                                      0.000     0.000 r  
    F22                                               0.000     0.000 r  FPGA_REF_40MHZ (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/CLK_AXI/ibuf_0/inst/in_ref
    F22                  IBUF (Prop_ibuf_I_O)         0.689     0.689 r  design_1_i/CLK_AXI/ibuf_0/inst/IBUF_inst/O
                         net (fo=2, routed)           0.553     1.242    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clk_in1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.270    -2.028 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.826    -1.202    design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/sample_rate_30_72_design_1_clk_DSP_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -1.172 r  design_1_i/AD9361_CTRL/ad9361_clk/clk_DSP/inst/clkout1_buf/O
                         net (fo=55879, routed)       0.813    -0.359    design_1_i/AD9364/dac_fifo_ad9364_0/inst/din_clk
    SLICE_X3Y210         FDPE                                         r  design_1_i/AD9364/dac_fifo_ad9364_0/inst/din_waddr_reg[3]/C
                         clock pessimism             -0.070    -0.428    
    SLICE_X3Y210         FDPE (Remov_fdpe_C_PRE)     -0.113    -0.541    design_1_i/AD9364/dac_fifo_ad9364_0/inst/din_waddr_reg[3]
  -------------------------------------------------------------------
                         required time                          0.541    
                         arrival time                           0.217    
  -------------------------------------------------------------------
                         slack                                  0.758    





