-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL
-- Version: 2020.1
-- Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity erosion_accel is
generic (
    C_S_AXI_CONTROL_ADDR_WIDTH : INTEGER := 4;
    C_S_AXI_CONTROL_DATA_WIDTH : INTEGER := 32;
    C_S_AXI_CONTROL_R_ADDR_WIDTH : INTEGER := 6;
    C_S_AXI_CONTROL_R_DATA_WIDTH : INTEGER := 32;
    C_M_AXI_GMEM0_ADDR_WIDTH : INTEGER := 64;
    C_M_AXI_GMEM0_ID_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM0_AWUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM0_DATA_WIDTH : INTEGER := 32;
    C_M_AXI_GMEM0_WUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM0_ARUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM0_RUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM0_BUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM1_ADDR_WIDTH : INTEGER := 64;
    C_M_AXI_GMEM1_ID_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM1_AWUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM1_DATA_WIDTH : INTEGER := 32;
    C_M_AXI_GMEM1_WUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM1_ARUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM1_RUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM1_BUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM2_ADDR_WIDTH : INTEGER := 64;
    C_M_AXI_GMEM2_ID_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM2_AWUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM2_DATA_WIDTH : INTEGER := 32;
    C_M_AXI_GMEM2_WUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM2_ARUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM2_RUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM2_BUSER_WIDTH : INTEGER := 1;
    C_M_AXI_GMEM0_USER_VALUE : INTEGER := 0;
    C_M_AXI_GMEM0_PROT_VALUE : INTEGER := 0;
    C_M_AXI_GMEM0_CACHE_VALUE : INTEGER := 3;
    C_M_AXI_GMEM1_USER_VALUE : INTEGER := 0;
    C_M_AXI_GMEM1_PROT_VALUE : INTEGER := 0;
    C_M_AXI_GMEM1_CACHE_VALUE : INTEGER := 3;
    C_M_AXI_GMEM2_USER_VALUE : INTEGER := 0;
    C_M_AXI_GMEM2_PROT_VALUE : INTEGER := 0;
    C_M_AXI_GMEM2_CACHE_VALUE : INTEGER := 3 );
port (
    s_axi_control_AWVALID : IN STD_LOGIC;
    s_axi_control_AWREADY : OUT STD_LOGIC;
    s_axi_control_AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_ADDR_WIDTH-1 downto 0);
    s_axi_control_WVALID : IN STD_LOGIC;
    s_axi_control_WREADY : OUT STD_LOGIC;
    s_axi_control_WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_DATA_WIDTH-1 downto 0);
    s_axi_control_WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_DATA_WIDTH/8-1 downto 0);
    s_axi_control_ARVALID : IN STD_LOGIC;
    s_axi_control_ARREADY : OUT STD_LOGIC;
    s_axi_control_ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_ADDR_WIDTH-1 downto 0);
    s_axi_control_RVALID : OUT STD_LOGIC;
    s_axi_control_RREADY : IN STD_LOGIC;
    s_axi_control_RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_CONTROL_DATA_WIDTH-1 downto 0);
    s_axi_control_RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
    s_axi_control_BVALID : OUT STD_LOGIC;
    s_axi_control_BREADY : IN STD_LOGIC;
    s_axi_control_BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
    ap_clk : IN STD_LOGIC;
    ap_rst_n : IN STD_LOGIC;
    interrupt : OUT STD_LOGIC;
    s_axi_control_r_AWVALID : IN STD_LOGIC;
    s_axi_control_r_AWREADY : OUT STD_LOGIC;
    s_axi_control_r_AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_R_ADDR_WIDTH-1 downto 0);
    s_axi_control_r_WVALID : IN STD_LOGIC;
    s_axi_control_r_WREADY : OUT STD_LOGIC;
    s_axi_control_r_WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_R_DATA_WIDTH-1 downto 0);
    s_axi_control_r_WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_R_DATA_WIDTH/8-1 downto 0);
    s_axi_control_r_ARVALID : IN STD_LOGIC;
    s_axi_control_r_ARREADY : OUT STD_LOGIC;
    s_axi_control_r_ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_R_ADDR_WIDTH-1 downto 0);
    s_axi_control_r_RVALID : OUT STD_LOGIC;
    s_axi_control_r_RREADY : IN STD_LOGIC;
    s_axi_control_r_RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_CONTROL_R_DATA_WIDTH-1 downto 0);
    s_axi_control_r_RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
    s_axi_control_r_BVALID : OUT STD_LOGIC;
    s_axi_control_r_BREADY : IN STD_LOGIC;
    s_axi_control_r_BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem0_AWVALID : OUT STD_LOGIC;
    m_axi_gmem0_AWREADY : IN STD_LOGIC;
    m_axi_gmem0_AWADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM0_ADDR_WIDTH-1 downto 0);
    m_axi_gmem0_AWID : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM0_ID_WIDTH-1 downto 0);
    m_axi_gmem0_AWLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_gmem0_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem0_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem0_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem0_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem0_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem0_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem0_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem0_AWUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM0_AWUSER_WIDTH-1 downto 0);
    m_axi_gmem0_WVALID : OUT STD_LOGIC;
    m_axi_gmem0_WREADY : IN STD_LOGIC;
    m_axi_gmem0_WDATA : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM0_DATA_WIDTH-1 downto 0);
    m_axi_gmem0_WSTRB : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM0_DATA_WIDTH/8-1 downto 0);
    m_axi_gmem0_WLAST : OUT STD_LOGIC;
    m_axi_gmem0_WID : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM0_ID_WIDTH-1 downto 0);
    m_axi_gmem0_WUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM0_WUSER_WIDTH-1 downto 0);
    m_axi_gmem0_ARVALID : OUT STD_LOGIC;
    m_axi_gmem0_ARREADY : IN STD_LOGIC;
    m_axi_gmem0_ARADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM0_ADDR_WIDTH-1 downto 0);
    m_axi_gmem0_ARID : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM0_ID_WIDTH-1 downto 0);
    m_axi_gmem0_ARLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_gmem0_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem0_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem0_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem0_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem0_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem0_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem0_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem0_ARUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM0_ARUSER_WIDTH-1 downto 0);
    m_axi_gmem0_RVALID : IN STD_LOGIC;
    m_axi_gmem0_RREADY : OUT STD_LOGIC;
    m_axi_gmem0_RDATA : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM0_DATA_WIDTH-1 downto 0);
    m_axi_gmem0_RLAST : IN STD_LOGIC;
    m_axi_gmem0_RID : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM0_ID_WIDTH-1 downto 0);
    m_axi_gmem0_RUSER : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM0_RUSER_WIDTH-1 downto 0);
    m_axi_gmem0_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem0_BVALID : IN STD_LOGIC;
    m_axi_gmem0_BREADY : OUT STD_LOGIC;
    m_axi_gmem0_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem0_BID : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM0_ID_WIDTH-1 downto 0);
    m_axi_gmem0_BUSER : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM0_BUSER_WIDTH-1 downto 0);
    m_axi_gmem1_AWVALID : OUT STD_LOGIC;
    m_axi_gmem1_AWREADY : IN STD_LOGIC;
    m_axi_gmem1_AWADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM1_ADDR_WIDTH-1 downto 0);
    m_axi_gmem1_AWID : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM1_ID_WIDTH-1 downto 0);
    m_axi_gmem1_AWLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_gmem1_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem1_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem1_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem1_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem1_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem1_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem1_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem1_AWUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM1_AWUSER_WIDTH-1 downto 0);
    m_axi_gmem1_WVALID : OUT STD_LOGIC;
    m_axi_gmem1_WREADY : IN STD_LOGIC;
    m_axi_gmem1_WDATA : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM1_DATA_WIDTH-1 downto 0);
    m_axi_gmem1_WSTRB : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM1_DATA_WIDTH/8-1 downto 0);
    m_axi_gmem1_WLAST : OUT STD_LOGIC;
    m_axi_gmem1_WID : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM1_ID_WIDTH-1 downto 0);
    m_axi_gmem1_WUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM1_WUSER_WIDTH-1 downto 0);
    m_axi_gmem1_ARVALID : OUT STD_LOGIC;
    m_axi_gmem1_ARREADY : IN STD_LOGIC;
    m_axi_gmem1_ARADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM1_ADDR_WIDTH-1 downto 0);
    m_axi_gmem1_ARID : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM1_ID_WIDTH-1 downto 0);
    m_axi_gmem1_ARLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_gmem1_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem1_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem1_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem1_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem1_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem1_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem1_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem1_ARUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM1_ARUSER_WIDTH-1 downto 0);
    m_axi_gmem1_RVALID : IN STD_LOGIC;
    m_axi_gmem1_RREADY : OUT STD_LOGIC;
    m_axi_gmem1_RDATA : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM1_DATA_WIDTH-1 downto 0);
    m_axi_gmem1_RLAST : IN STD_LOGIC;
    m_axi_gmem1_RID : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM1_ID_WIDTH-1 downto 0);
    m_axi_gmem1_RUSER : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM1_RUSER_WIDTH-1 downto 0);
    m_axi_gmem1_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem1_BVALID : IN STD_LOGIC;
    m_axi_gmem1_BREADY : OUT STD_LOGIC;
    m_axi_gmem1_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem1_BID : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM1_ID_WIDTH-1 downto 0);
    m_axi_gmem1_BUSER : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM1_BUSER_WIDTH-1 downto 0);
    m_axi_gmem2_AWVALID : OUT STD_LOGIC;
    m_axi_gmem2_AWREADY : IN STD_LOGIC;
    m_axi_gmem2_AWADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM2_ADDR_WIDTH-1 downto 0);
    m_axi_gmem2_AWID : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM2_ID_WIDTH-1 downto 0);
    m_axi_gmem2_AWLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_gmem2_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem2_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem2_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem2_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem2_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem2_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem2_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem2_AWUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM2_AWUSER_WIDTH-1 downto 0);
    m_axi_gmem2_WVALID : OUT STD_LOGIC;
    m_axi_gmem2_WREADY : IN STD_LOGIC;
    m_axi_gmem2_WDATA : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM2_DATA_WIDTH-1 downto 0);
    m_axi_gmem2_WSTRB : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM2_DATA_WIDTH/8-1 downto 0);
    m_axi_gmem2_WLAST : OUT STD_LOGIC;
    m_axi_gmem2_WID : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM2_ID_WIDTH-1 downto 0);
    m_axi_gmem2_WUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM2_WUSER_WIDTH-1 downto 0);
    m_axi_gmem2_ARVALID : OUT STD_LOGIC;
    m_axi_gmem2_ARREADY : IN STD_LOGIC;
    m_axi_gmem2_ARADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM2_ADDR_WIDTH-1 downto 0);
    m_axi_gmem2_ARID : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM2_ID_WIDTH-1 downto 0);
    m_axi_gmem2_ARLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_gmem2_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem2_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem2_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem2_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem2_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem2_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem2_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem2_ARUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_GMEM2_ARUSER_WIDTH-1 downto 0);
    m_axi_gmem2_RVALID : IN STD_LOGIC;
    m_axi_gmem2_RREADY : OUT STD_LOGIC;
    m_axi_gmem2_RDATA : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM2_DATA_WIDTH-1 downto 0);
    m_axi_gmem2_RLAST : IN STD_LOGIC;
    m_axi_gmem2_RID : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM2_ID_WIDTH-1 downto 0);
    m_axi_gmem2_RUSER : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM2_RUSER_WIDTH-1 downto 0);
    m_axi_gmem2_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem2_BVALID : IN STD_LOGIC;
    m_axi_gmem2_BREADY : OUT STD_LOGIC;
    m_axi_gmem2_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem2_BID : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM2_ID_WIDTH-1 downto 0);
    m_axi_gmem2_BUSER : IN STD_LOGIC_VECTOR (C_M_AXI_GMEM2_BUSER_WIDTH-1 downto 0);
    height : IN STD_LOGIC_VECTOR (31 downto 0);
    width : IN STD_LOGIC_VECTOR (31 downto 0) );
end;


architecture behav of erosion_accel is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "erosion_accel_erosion_accel,hls_ip_2020_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xcvu11p-flga2577-1-e,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=dataflow,HLS_SYN_CLOCK=7.300000,HLS_SYN_LAT=8208,HLS_SYN_TPT=8207,HLS_SYN_MEM=9,HLS_SYN_DSP=0,HLS_SYN_FF=7409,HLS_SYN_LUT=9741,HLS_VERSION=2020_1}";
    constant C_S_AXI_DATA_WIDTH : INTEGER range 63 downto 0 := 20;
    constant C_S_AXI_WSTRB_WIDTH : INTEGER range 63 downto 0 := 4;
    constant C_S_AXI_ADDR_WIDTH : INTEGER range 63 downto 0 := 20;
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant C_M_AXI_ID_WIDTH : INTEGER range 63 downto 0 := 1;
    constant C_M_AXI_ADDR_WIDTH : INTEGER range 63 downto 0 := 40;
    constant C_M_AXI_DATA_WIDTH : INTEGER range 63 downto 0 := 20;
    constant C_M_AXI_WSTRB_WIDTH : INTEGER range 63 downto 0 := 4;
    constant C_M_AXI_AWUSER_WIDTH : INTEGER range 63 downto 0 := 1;
    constant C_M_AXI_ARUSER_WIDTH : INTEGER range 63 downto 0 := 1;
    constant C_M_AXI_WUSER_WIDTH : INTEGER range 63 downto 0 := 1;
    constant C_M_AXI_RUSER_WIDTH : INTEGER range 63 downto 0 := 1;
    constant C_M_AXI_BUSER_WIDTH : INTEGER range 63 downto 0 := 1;
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv64_1 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000001";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv3_1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv4_1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_const_lv8_1 : STD_LOGIC_VECTOR (7 downto 0) := "00000001";

    signal ap_rst_n_inv : STD_LOGIC;
    signal ap_start : STD_LOGIC;
    signal ap_ready : STD_LOGIC;
    signal ap_done : STD_LOGIC;
    signal ap_idle : STD_LOGIC;
    signal img_in : STD_LOGIC_VECTOR (63 downto 0);
    signal process_shape : STD_LOGIC_VECTOR (63 downto 0);
    signal img_out : STD_LOGIC_VECTOR (63 downto 0);
    signal gmem0_AWREADY : STD_LOGIC;
    signal gmem0_WREADY : STD_LOGIC;
    signal gmem0_ARREADY : STD_LOGIC;
    signal gmem0_RVALID : STD_LOGIC;
    signal gmem0_RDATA : STD_LOGIC_VECTOR (7 downto 0);
    signal gmem0_RLAST : STD_LOGIC;
    signal gmem0_RID : STD_LOGIC_VECTOR (0 downto 0);
    signal gmem0_RUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal gmem0_RRESP : STD_LOGIC_VECTOR (1 downto 0);
    signal gmem0_BVALID : STD_LOGIC;
    signal gmem0_BRESP : STD_LOGIC_VECTOR (1 downto 0);
    signal gmem0_BID : STD_LOGIC_VECTOR (0 downto 0);
    signal gmem0_BUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal gmem1_AWREADY : STD_LOGIC;
    signal gmem1_WREADY : STD_LOGIC;
    signal gmem1_ARREADY : STD_LOGIC;
    signal gmem1_RVALID : STD_LOGIC;
    signal gmem1_RDATA : STD_LOGIC_VECTOR (7 downto 0);
    signal gmem1_RLAST : STD_LOGIC;
    signal gmem1_RID : STD_LOGIC_VECTOR (0 downto 0);
    signal gmem1_RUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal gmem1_RRESP : STD_LOGIC_VECTOR (1 downto 0);
    signal gmem1_BVALID : STD_LOGIC;
    signal gmem1_BRESP : STD_LOGIC_VECTOR (1 downto 0);
    signal gmem1_BID : STD_LOGIC_VECTOR (0 downto 0);
    signal gmem1_BUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal gmem2_AWREADY : STD_LOGIC;
    signal gmem2_WREADY : STD_LOGIC;
    signal gmem2_ARREADY : STD_LOGIC;
    signal gmem2_RVALID : STD_LOGIC;
    signal gmem2_RDATA : STD_LOGIC_VECTOR (7 downto 0);
    signal gmem2_RLAST : STD_LOGIC;
    signal gmem2_RID : STD_LOGIC_VECTOR (0 downto 0);
    signal gmem2_RUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal gmem2_RRESP : STD_LOGIC_VECTOR (1 downto 0);
    signal gmem2_BVALID : STD_LOGIC;
    signal gmem2_BRESP : STD_LOGIC_VECTOR (1 downto 0);
    signal gmem2_BID : STD_LOGIC_VECTOR (0 downto 0);
    signal gmem2_BUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal p_kernel_i_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_kernel_t_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal erosion_accel_entry39_U0_ap_start : STD_LOGIC;
    signal erosion_accel_entry39_U0_start_full_n : STD_LOGIC;
    signal erosion_accel_entry39_U0_ap_done : STD_LOGIC;
    signal erosion_accel_entry39_U0_ap_continue : STD_LOGIC;
    signal erosion_accel_entry39_U0_ap_idle : STD_LOGIC;
    signal erosion_accel_entry39_U0_ap_ready : STD_LOGIC;
    signal erosion_accel_entry39_U0_start_out : STD_LOGIC;
    signal erosion_accel_entry39_U0_start_write : STD_LOGIC;
    signal erosion_accel_entry39_U0_img_in_out_din : STD_LOGIC_VECTOR (63 downto 0);
    signal erosion_accel_entry39_U0_img_in_out_write : STD_LOGIC;
    signal erosion_accel_entry39_U0_process_shape_out_din : STD_LOGIC_VECTOR (63 downto 0);
    signal erosion_accel_entry39_U0_process_shape_out_write : STD_LOGIC;
    signal erosion_accel_entry39_U0_img_out_out_din : STD_LOGIC_VECTOR (63 downto 0);
    signal erosion_accel_entry39_U0_img_out_out_write : STD_LOGIC;
    signal erosion_accel_entry39_U0_height_out_din : STD_LOGIC_VECTOR (31 downto 0);
    signal erosion_accel_entry39_U0_height_out_write : STD_LOGIC;
    signal erosion_accel_entry39_U0_width_out_din : STD_LOGIC_VECTOR (31 downto 0);
    signal erosion_accel_entry39_U0_width_out_write : STD_LOGIC;
    signal Block_split2_proc_U0_ap_start : STD_LOGIC;
    signal Block_split2_proc_U0_ap_done : STD_LOGIC;
    signal Block_split2_proc_U0_ap_continue : STD_LOGIC;
    signal Block_split2_proc_U0_ap_idle : STD_LOGIC;
    signal Block_split2_proc_U0_ap_ready : STD_LOGIC;
    signal Block_split2_proc_U0_height_read : STD_LOGIC;
    signal Block_split2_proc_U0_width_read : STD_LOGIC;
    signal Block_split2_proc_U0_imgInput_rows_out_din : STD_LOGIC_VECTOR (31 downto 0);
    signal Block_split2_proc_U0_imgInput_rows_out_write : STD_LOGIC;
    signal Block_split2_proc_U0_imgInput_cols_out_din : STD_LOGIC_VECTOR (31 downto 0);
    signal Block_split2_proc_U0_imgInput_cols_out_write : STD_LOGIC;
    signal Block_split2_proc_U0_imgOutput_rows_out_din : STD_LOGIC_VECTOR (31 downto 0);
    signal Block_split2_proc_U0_imgOutput_rows_out_write : STD_LOGIC;
    signal Block_split2_proc_U0_imgOutput_cols_out_din : STD_LOGIC_VECTOR (31 downto 0);
    signal Block_split2_proc_U0_imgOutput_cols_out_write : STD_LOGIC;
    signal Loop_VITIS_LOOP_35_1_proc_U0_ap_start : STD_LOGIC;
    signal Loop_VITIS_LOOP_35_1_proc_U0_ap_done : STD_LOGIC;
    signal Loop_VITIS_LOOP_35_1_proc_U0_ap_continue : STD_LOGIC;
    signal Loop_VITIS_LOOP_35_1_proc_U0_ap_idle : STD_LOGIC;
    signal Loop_VITIS_LOOP_35_1_proc_U0_ap_ready : STD_LOGIC;
    signal Loop_VITIS_LOOP_35_1_proc_U0_process_shape_read : STD_LOGIC;
    signal Loop_VITIS_LOOP_35_1_proc_U0_m_axi_gmem1_AWVALID : STD_LOGIC;
    signal Loop_VITIS_LOOP_35_1_proc_U0_m_axi_gmem1_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal Loop_VITIS_LOOP_35_1_proc_U0_m_axi_gmem1_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal Loop_VITIS_LOOP_35_1_proc_U0_m_axi_gmem1_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal Loop_VITIS_LOOP_35_1_proc_U0_m_axi_gmem1_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal Loop_VITIS_LOOP_35_1_proc_U0_m_axi_gmem1_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal Loop_VITIS_LOOP_35_1_proc_U0_m_axi_gmem1_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal Loop_VITIS_LOOP_35_1_proc_U0_m_axi_gmem1_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal Loop_VITIS_LOOP_35_1_proc_U0_m_axi_gmem1_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal Loop_VITIS_LOOP_35_1_proc_U0_m_axi_gmem1_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal Loop_VITIS_LOOP_35_1_proc_U0_m_axi_gmem1_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal Loop_VITIS_LOOP_35_1_proc_U0_m_axi_gmem1_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal Loop_VITIS_LOOP_35_1_proc_U0_m_axi_gmem1_WVALID : STD_LOGIC;
    signal Loop_VITIS_LOOP_35_1_proc_U0_m_axi_gmem1_WDATA : STD_LOGIC_VECTOR (7 downto 0);
    signal Loop_VITIS_LOOP_35_1_proc_U0_m_axi_gmem1_WSTRB : STD_LOGIC_VECTOR (0 downto 0);
    signal Loop_VITIS_LOOP_35_1_proc_U0_m_axi_gmem1_WLAST : STD_LOGIC;
    signal Loop_VITIS_LOOP_35_1_proc_U0_m_axi_gmem1_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal Loop_VITIS_LOOP_35_1_proc_U0_m_axi_gmem1_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal Loop_VITIS_LOOP_35_1_proc_U0_m_axi_gmem1_ARVALID : STD_LOGIC;
    signal Loop_VITIS_LOOP_35_1_proc_U0_m_axi_gmem1_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal Loop_VITIS_LOOP_35_1_proc_U0_m_axi_gmem1_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal Loop_VITIS_LOOP_35_1_proc_U0_m_axi_gmem1_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal Loop_VITIS_LOOP_35_1_proc_U0_m_axi_gmem1_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal Loop_VITIS_LOOP_35_1_proc_U0_m_axi_gmem1_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal Loop_VITIS_LOOP_35_1_proc_U0_m_axi_gmem1_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal Loop_VITIS_LOOP_35_1_proc_U0_m_axi_gmem1_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal Loop_VITIS_LOOP_35_1_proc_U0_m_axi_gmem1_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal Loop_VITIS_LOOP_35_1_proc_U0_m_axi_gmem1_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal Loop_VITIS_LOOP_35_1_proc_U0_m_axi_gmem1_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal Loop_VITIS_LOOP_35_1_proc_U0_m_axi_gmem1_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal Loop_VITIS_LOOP_35_1_proc_U0_m_axi_gmem1_RREADY : STD_LOGIC;
    signal Loop_VITIS_LOOP_35_1_proc_U0_m_axi_gmem1_BREADY : STD_LOGIC;
    signal Loop_VITIS_LOOP_35_1_proc_U0_p_kernel_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal Loop_VITIS_LOOP_35_1_proc_U0_p_kernel_ce0 : STD_LOGIC;
    signal Loop_VITIS_LOOP_35_1_proc_U0_p_kernel_we0 : STD_LOGIC;
    signal Loop_VITIS_LOOP_35_1_proc_U0_p_kernel_d0 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_channel_done_p_kernel : STD_LOGIC;
    signal Loop_VITIS_LOOP_35_1_proc_U0_p_kernel_full_n : STD_LOGIC;
    signal Array2xfMat_8_0_128_128_1_U0_ap_start : STD_LOGIC;
    signal Array2xfMat_8_0_128_128_1_U0_ap_done : STD_LOGIC;
    signal Array2xfMat_8_0_128_128_1_U0_ap_continue : STD_LOGIC;
    signal Array2xfMat_8_0_128_128_1_U0_ap_idle : STD_LOGIC;
    signal Array2xfMat_8_0_128_128_1_U0_ap_ready : STD_LOGIC;
    signal Array2xfMat_8_0_128_128_1_U0_m_axi_gmem0_AWVALID : STD_LOGIC;
    signal Array2xfMat_8_0_128_128_1_U0_m_axi_gmem0_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal Array2xfMat_8_0_128_128_1_U0_m_axi_gmem0_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal Array2xfMat_8_0_128_128_1_U0_m_axi_gmem0_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal Array2xfMat_8_0_128_128_1_U0_m_axi_gmem0_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal Array2xfMat_8_0_128_128_1_U0_m_axi_gmem0_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal Array2xfMat_8_0_128_128_1_U0_m_axi_gmem0_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal Array2xfMat_8_0_128_128_1_U0_m_axi_gmem0_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal Array2xfMat_8_0_128_128_1_U0_m_axi_gmem0_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal Array2xfMat_8_0_128_128_1_U0_m_axi_gmem0_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal Array2xfMat_8_0_128_128_1_U0_m_axi_gmem0_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal Array2xfMat_8_0_128_128_1_U0_m_axi_gmem0_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal Array2xfMat_8_0_128_128_1_U0_m_axi_gmem0_WVALID : STD_LOGIC;
    signal Array2xfMat_8_0_128_128_1_U0_m_axi_gmem0_WDATA : STD_LOGIC_VECTOR (7 downto 0);
    signal Array2xfMat_8_0_128_128_1_U0_m_axi_gmem0_WSTRB : STD_LOGIC_VECTOR (0 downto 0);
    signal Array2xfMat_8_0_128_128_1_U0_m_axi_gmem0_WLAST : STD_LOGIC;
    signal Array2xfMat_8_0_128_128_1_U0_m_axi_gmem0_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal Array2xfMat_8_0_128_128_1_U0_m_axi_gmem0_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal Array2xfMat_8_0_128_128_1_U0_m_axi_gmem0_ARVALID : STD_LOGIC;
    signal Array2xfMat_8_0_128_128_1_U0_m_axi_gmem0_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal Array2xfMat_8_0_128_128_1_U0_m_axi_gmem0_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal Array2xfMat_8_0_128_128_1_U0_m_axi_gmem0_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal Array2xfMat_8_0_128_128_1_U0_m_axi_gmem0_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal Array2xfMat_8_0_128_128_1_U0_m_axi_gmem0_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal Array2xfMat_8_0_128_128_1_U0_m_axi_gmem0_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal Array2xfMat_8_0_128_128_1_U0_m_axi_gmem0_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal Array2xfMat_8_0_128_128_1_U0_m_axi_gmem0_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal Array2xfMat_8_0_128_128_1_U0_m_axi_gmem0_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal Array2xfMat_8_0_128_128_1_U0_m_axi_gmem0_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal Array2xfMat_8_0_128_128_1_U0_m_axi_gmem0_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal Array2xfMat_8_0_128_128_1_U0_m_axi_gmem0_RREADY : STD_LOGIC;
    signal Array2xfMat_8_0_128_128_1_U0_m_axi_gmem0_BREADY : STD_LOGIC;
    signal Array2xfMat_8_0_128_128_1_U0_imgInput_417_din : STD_LOGIC_VECTOR (7 downto 0);
    signal Array2xfMat_8_0_128_128_1_U0_imgInput_417_write : STD_LOGIC;
    signal Array2xfMat_8_0_128_128_1_U0_srcPtr_read : STD_LOGIC;
    signal Array2xfMat_8_0_128_128_1_U0_dstMat_1_read : STD_LOGIC;
    signal Array2xfMat_8_0_128_128_1_U0_dstMat_2_read : STD_LOGIC;
    signal Array2xfMat_8_0_128_128_1_U0_dstMat_1_out_din : STD_LOGIC_VECTOR (31 downto 0);
    signal Array2xfMat_8_0_128_128_1_U0_dstMat_1_out_write : STD_LOGIC;
    signal Array2xfMat_8_0_128_128_1_U0_dstMat_2_out_din : STD_LOGIC_VECTOR (31 downto 0);
    signal Array2xfMat_8_0_128_128_1_U0_dstMat_2_out_write : STD_LOGIC;
    signal erode_0_0_128_128_2_3_3_1_1_U0_ap_start : STD_LOGIC;
    signal erode_0_0_128_128_2_3_3_1_1_U0_ap_done : STD_LOGIC;
    signal erode_0_0_128_128_2_3_3_1_1_U0_ap_continue : STD_LOGIC;
    signal erode_0_0_128_128_2_3_3_1_1_U0_ap_idle : STD_LOGIC;
    signal erode_0_0_128_128_2_3_3_1_1_U0_ap_ready : STD_LOGIC;
    signal erode_0_0_128_128_2_3_3_1_1_U0_imgInput_417_read : STD_LOGIC;
    signal erode_0_0_128_128_2_3_3_1_1_U0_imgOutput_418_din : STD_LOGIC_VECTOR (7 downto 0);
    signal erode_0_0_128_128_2_3_3_1_1_U0_imgOutput_418_write : STD_LOGIC;
    signal erode_0_0_128_128_2_3_3_1_1_U0_p_src_1_read : STD_LOGIC;
    signal erode_0_0_128_128_2_3_3_1_1_U0_p_src_2_read : STD_LOGIC;
    signal erode_0_0_128_128_2_3_3_1_1_U0_p_kernel_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal erode_0_0_128_128_2_3_3_1_1_U0_p_kernel_ce0 : STD_LOGIC;
    signal xfMat2Array_8_0_128_128_1_U0_ap_start : STD_LOGIC;
    signal xfMat2Array_8_0_128_128_1_U0_ap_done : STD_LOGIC;
    signal xfMat2Array_8_0_128_128_1_U0_ap_continue : STD_LOGIC;
    signal xfMat2Array_8_0_128_128_1_U0_ap_idle : STD_LOGIC;
    signal xfMat2Array_8_0_128_128_1_U0_ap_ready : STD_LOGIC;
    signal xfMat2Array_8_0_128_128_1_U0_imgOutput_418_read : STD_LOGIC;
    signal xfMat2Array_8_0_128_128_1_U0_m_axi_gmem2_AWVALID : STD_LOGIC;
    signal xfMat2Array_8_0_128_128_1_U0_m_axi_gmem2_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal xfMat2Array_8_0_128_128_1_U0_m_axi_gmem2_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal xfMat2Array_8_0_128_128_1_U0_m_axi_gmem2_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal xfMat2Array_8_0_128_128_1_U0_m_axi_gmem2_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal xfMat2Array_8_0_128_128_1_U0_m_axi_gmem2_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal xfMat2Array_8_0_128_128_1_U0_m_axi_gmem2_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal xfMat2Array_8_0_128_128_1_U0_m_axi_gmem2_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal xfMat2Array_8_0_128_128_1_U0_m_axi_gmem2_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal xfMat2Array_8_0_128_128_1_U0_m_axi_gmem2_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal xfMat2Array_8_0_128_128_1_U0_m_axi_gmem2_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal xfMat2Array_8_0_128_128_1_U0_m_axi_gmem2_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal xfMat2Array_8_0_128_128_1_U0_m_axi_gmem2_WVALID : STD_LOGIC;
    signal xfMat2Array_8_0_128_128_1_U0_m_axi_gmem2_WDATA : STD_LOGIC_VECTOR (7 downto 0);
    signal xfMat2Array_8_0_128_128_1_U0_m_axi_gmem2_WSTRB : STD_LOGIC_VECTOR (0 downto 0);
    signal xfMat2Array_8_0_128_128_1_U0_m_axi_gmem2_WLAST : STD_LOGIC;
    signal xfMat2Array_8_0_128_128_1_U0_m_axi_gmem2_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal xfMat2Array_8_0_128_128_1_U0_m_axi_gmem2_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal xfMat2Array_8_0_128_128_1_U0_m_axi_gmem2_ARVALID : STD_LOGIC;
    signal xfMat2Array_8_0_128_128_1_U0_m_axi_gmem2_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal xfMat2Array_8_0_128_128_1_U0_m_axi_gmem2_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal xfMat2Array_8_0_128_128_1_U0_m_axi_gmem2_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal xfMat2Array_8_0_128_128_1_U0_m_axi_gmem2_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal xfMat2Array_8_0_128_128_1_U0_m_axi_gmem2_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal xfMat2Array_8_0_128_128_1_U0_m_axi_gmem2_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal xfMat2Array_8_0_128_128_1_U0_m_axi_gmem2_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal xfMat2Array_8_0_128_128_1_U0_m_axi_gmem2_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal xfMat2Array_8_0_128_128_1_U0_m_axi_gmem2_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal xfMat2Array_8_0_128_128_1_U0_m_axi_gmem2_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal xfMat2Array_8_0_128_128_1_U0_m_axi_gmem2_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal xfMat2Array_8_0_128_128_1_U0_m_axi_gmem2_RREADY : STD_LOGIC;
    signal xfMat2Array_8_0_128_128_1_U0_m_axi_gmem2_BREADY : STD_LOGIC;
    signal xfMat2Array_8_0_128_128_1_U0_srcMat_1_read : STD_LOGIC;
    signal xfMat2Array_8_0_128_128_1_U0_srcMat_2_read : STD_LOGIC;
    signal xfMat2Array_8_0_128_128_1_U0_dstPtr_read : STD_LOGIC;
    signal ap_sync_continue : STD_LOGIC;
    signal p_kernel_i_full_n : STD_LOGIC;
    signal p_kernel_t_empty_n : STD_LOGIC;
    signal img_in_c_full_n : STD_LOGIC;
    signal img_in_c_dout : STD_LOGIC_VECTOR (63 downto 0);
    signal img_in_c_empty_n : STD_LOGIC;
    signal process_shape_c_full_n : STD_LOGIC;
    signal process_shape_c_dout : STD_LOGIC_VECTOR (63 downto 0);
    signal process_shape_c_empty_n : STD_LOGIC;
    signal img_out_c_full_n : STD_LOGIC;
    signal img_out_c_dout : STD_LOGIC_VECTOR (63 downto 0);
    signal img_out_c_empty_n : STD_LOGIC;
    signal height_c_full_n : STD_LOGIC;
    signal height_c_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal height_c_empty_n : STD_LOGIC;
    signal width_c_full_n : STD_LOGIC;
    signal width_c_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal width_c_empty_n : STD_LOGIC;
    signal imgInput_rows_c_full_n : STD_LOGIC;
    signal imgInput_rows_c_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal imgInput_rows_c_empty_n : STD_LOGIC;
    signal imgInput_cols_c_full_n : STD_LOGIC;
    signal imgInput_cols_c_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal imgInput_cols_c_empty_n : STD_LOGIC;
    signal imgOutput_rows_c_full_n : STD_LOGIC;
    signal imgOutput_rows_c_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal imgOutput_rows_c_empty_n : STD_LOGIC;
    signal imgOutput_cols_c_full_n : STD_LOGIC;
    signal imgOutput_cols_c_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal imgOutput_cols_c_empty_n : STD_LOGIC;
    signal imgInput_data_full_n : STD_LOGIC;
    signal imgInput_data_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal imgInput_data_empty_n : STD_LOGIC;
    signal imgInput_rows_c9_full_n : STD_LOGIC;
    signal imgInput_rows_c9_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal imgInput_rows_c9_empty_n : STD_LOGIC;
    signal imgInput_cols_c10_full_n : STD_LOGIC;
    signal imgInput_cols_c10_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal imgInput_cols_c10_empty_n : STD_LOGIC;
    signal imgOutput_data_full_n : STD_LOGIC;
    signal imgOutput_data_dout : STD_LOGIC_VECTOR (7 downto 0);
    signal imgOutput_data_empty_n : STD_LOGIC;
    signal ap_sync_done : STD_LOGIC;
    signal ap_sync_ready : STD_LOGIC;
    signal ap_sync_reg_erosion_accel_entry39_U0_ap_ready : STD_LOGIC := '0';
    signal ap_sync_erosion_accel_entry39_U0_ap_ready : STD_LOGIC;
    signal erosion_accel_entry39_U0_ap_ready_count : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal ap_sync_reg_Loop_VITIS_LOOP_35_1_proc_U0_ap_ready : STD_LOGIC := '0';
    signal ap_sync_Loop_VITIS_LOOP_35_1_proc_U0_ap_ready : STD_LOGIC;
    signal Loop_VITIS_LOOP_35_1_proc_U0_ap_ready_count : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal ap_sync_reg_Array2xfMat_8_0_128_128_1_U0_ap_ready : STD_LOGIC := '0';
    signal ap_sync_Array2xfMat_8_0_128_128_1_U0_ap_ready : STD_LOGIC;
    signal Array2xfMat_8_0_128_128_1_U0_ap_ready_count : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal start_for_Block_split2_proc_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_Block_split2_proc_U0_full_n : STD_LOGIC;
    signal start_for_Block_split2_proc_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_Block_split2_proc_U0_empty_n : STD_LOGIC;
    signal start_for_xfMat2Array_8_0_128_128_1_U0_din : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_xfMat2Array_8_0_128_128_1_U0_full_n : STD_LOGIC;
    signal start_for_xfMat2Array_8_0_128_128_1_U0_dout : STD_LOGIC_VECTOR (0 downto 0);
    signal start_for_xfMat2Array_8_0_128_128_1_U0_empty_n : STD_LOGIC;
    signal Block_split2_proc_U0_start_full_n : STD_LOGIC;
    signal Block_split2_proc_U0_start_write : STD_LOGIC;
    signal Loop_VITIS_LOOP_35_1_proc_U0_start_full_n : STD_LOGIC;
    signal Loop_VITIS_LOOP_35_1_proc_U0_start_write : STD_LOGIC;
    signal Array2xfMat_8_0_128_128_1_U0_start_full_n : STD_LOGIC;
    signal Array2xfMat_8_0_128_128_1_U0_start_write : STD_LOGIC;
    signal erode_0_0_128_128_2_3_3_1_1_U0_start_full_n : STD_LOGIC;
    signal erode_0_0_128_128_2_3_3_1_1_U0_start_write : STD_LOGIC;
    signal xfMat2Array_8_0_128_128_1_U0_start_full_n : STD_LOGIC;
    signal xfMat2Array_8_0_128_128_1_U0_start_write : STD_LOGIC;

    component erosion_accel_erosion_accel_entry39 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        start_full_n : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        start_out : OUT STD_LOGIC;
        start_write : OUT STD_LOGIC;
        img_in : IN STD_LOGIC_VECTOR (63 downto 0);
        process_shape : IN STD_LOGIC_VECTOR (63 downto 0);
        img_out : IN STD_LOGIC_VECTOR (63 downto 0);
        height : IN STD_LOGIC_VECTOR (31 downto 0);
        width : IN STD_LOGIC_VECTOR (31 downto 0);
        img_in_out_din : OUT STD_LOGIC_VECTOR (63 downto 0);
        img_in_out_full_n : IN STD_LOGIC;
        img_in_out_write : OUT STD_LOGIC;
        process_shape_out_din : OUT STD_LOGIC_VECTOR (63 downto 0);
        process_shape_out_full_n : IN STD_LOGIC;
        process_shape_out_write : OUT STD_LOGIC;
        img_out_out_din : OUT STD_LOGIC_VECTOR (63 downto 0);
        img_out_out_full_n : IN STD_LOGIC;
        img_out_out_write : OUT STD_LOGIC;
        height_out_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        height_out_full_n : IN STD_LOGIC;
        height_out_write : OUT STD_LOGIC;
        width_out_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        width_out_full_n : IN STD_LOGIC;
        width_out_write : OUT STD_LOGIC );
    end component;


    component erosion_accel_Block_split2_proc IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        height_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        height_empty_n : IN STD_LOGIC;
        height_read : OUT STD_LOGIC;
        width_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        width_empty_n : IN STD_LOGIC;
        width_read : OUT STD_LOGIC;
        imgInput_rows_out_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        imgInput_rows_out_full_n : IN STD_LOGIC;
        imgInput_rows_out_write : OUT STD_LOGIC;
        imgInput_cols_out_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        imgInput_cols_out_full_n : IN STD_LOGIC;
        imgInput_cols_out_write : OUT STD_LOGIC;
        imgOutput_rows_out_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        imgOutput_rows_out_full_n : IN STD_LOGIC;
        imgOutput_rows_out_write : OUT STD_LOGIC;
        imgOutput_cols_out_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        imgOutput_cols_out_full_n : IN STD_LOGIC;
        imgOutput_cols_out_write : OUT STD_LOGIC );
    end component;


    component erosion_accel_Loop_VITIS_LOOP_35_1_proc IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        process_shape_dout : IN STD_LOGIC_VECTOR (63 downto 0);
        process_shape_empty_n : IN STD_LOGIC;
        process_shape_read : OUT STD_LOGIC;
        m_axi_gmem1_AWVALID : OUT STD_LOGIC;
        m_axi_gmem1_AWREADY : IN STD_LOGIC;
        m_axi_gmem1_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem1_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem1_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem1_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem1_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem1_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem1_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem1_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem1_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem1_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem1_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem1_WVALID : OUT STD_LOGIC;
        m_axi_gmem1_WREADY : IN STD_LOGIC;
        m_axi_gmem1_WDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
        m_axi_gmem1_WSTRB : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem1_WLAST : OUT STD_LOGIC;
        m_axi_gmem1_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem1_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem1_ARVALID : OUT STD_LOGIC;
        m_axi_gmem1_ARREADY : IN STD_LOGIC;
        m_axi_gmem1_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem1_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem1_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem1_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem1_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem1_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem1_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem1_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem1_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem1_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem1_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem1_RVALID : IN STD_LOGIC;
        m_axi_gmem1_RREADY : OUT STD_LOGIC;
        m_axi_gmem1_RDATA : IN STD_LOGIC_VECTOR (7 downto 0);
        m_axi_gmem1_RLAST : IN STD_LOGIC;
        m_axi_gmem1_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem1_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem1_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem1_BVALID : IN STD_LOGIC;
        m_axi_gmem1_BREADY : OUT STD_LOGIC;
        m_axi_gmem1_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem1_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem1_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        p_kernel_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        p_kernel_ce0 : OUT STD_LOGIC;
        p_kernel_we0 : OUT STD_LOGIC;
        p_kernel_d0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component erosion_accel_Array2xfMat_8_0_128_128_1_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        m_axi_gmem0_AWVALID : OUT STD_LOGIC;
        m_axi_gmem0_AWREADY : IN STD_LOGIC;
        m_axi_gmem0_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem0_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem0_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem0_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem0_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem0_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem0_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem0_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem0_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem0_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem0_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem0_WVALID : OUT STD_LOGIC;
        m_axi_gmem0_WREADY : IN STD_LOGIC;
        m_axi_gmem0_WDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
        m_axi_gmem0_WSTRB : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem0_WLAST : OUT STD_LOGIC;
        m_axi_gmem0_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem0_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem0_ARVALID : OUT STD_LOGIC;
        m_axi_gmem0_ARREADY : IN STD_LOGIC;
        m_axi_gmem0_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem0_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem0_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem0_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem0_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem0_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem0_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem0_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem0_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem0_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem0_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem0_RVALID : IN STD_LOGIC;
        m_axi_gmem0_RREADY : OUT STD_LOGIC;
        m_axi_gmem0_RDATA : IN STD_LOGIC_VECTOR (7 downto 0);
        m_axi_gmem0_RLAST : IN STD_LOGIC;
        m_axi_gmem0_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem0_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem0_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem0_BVALID : IN STD_LOGIC;
        m_axi_gmem0_BREADY : OUT STD_LOGIC;
        m_axi_gmem0_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem0_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem0_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        imgInput_417_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        imgInput_417_full_n : IN STD_LOGIC;
        imgInput_417_write : OUT STD_LOGIC;
        srcPtr_dout : IN STD_LOGIC_VECTOR (63 downto 0);
        srcPtr_empty_n : IN STD_LOGIC;
        srcPtr_read : OUT STD_LOGIC;
        dstMat_1_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        dstMat_1_empty_n : IN STD_LOGIC;
        dstMat_1_read : OUT STD_LOGIC;
        dstMat_2_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        dstMat_2_empty_n : IN STD_LOGIC;
        dstMat_2_read : OUT STD_LOGIC;
        dstMat_1_out_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        dstMat_1_out_full_n : IN STD_LOGIC;
        dstMat_1_out_write : OUT STD_LOGIC;
        dstMat_2_out_din : OUT STD_LOGIC_VECTOR (31 downto 0);
        dstMat_2_out_full_n : IN STD_LOGIC;
        dstMat_2_out_write : OUT STD_LOGIC );
    end component;


    component erosion_accel_erode_0_0_128_128_2_3_3_1_1_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        imgInput_417_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        imgInput_417_empty_n : IN STD_LOGIC;
        imgInput_417_read : OUT STD_LOGIC;
        imgOutput_418_din : OUT STD_LOGIC_VECTOR (7 downto 0);
        imgOutput_418_full_n : IN STD_LOGIC;
        imgOutput_418_write : OUT STD_LOGIC;
        p_src_1_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        p_src_1_empty_n : IN STD_LOGIC;
        p_src_1_read : OUT STD_LOGIC;
        p_src_2_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        p_src_2_empty_n : IN STD_LOGIC;
        p_src_2_read : OUT STD_LOGIC;
        p_kernel_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        p_kernel_ce0 : OUT STD_LOGIC;
        p_kernel_q0 : IN STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component erosion_accel_xfMat2Array_8_0_128_128_1_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        imgOutput_418_dout : IN STD_LOGIC_VECTOR (7 downto 0);
        imgOutput_418_empty_n : IN STD_LOGIC;
        imgOutput_418_read : OUT STD_LOGIC;
        m_axi_gmem2_AWVALID : OUT STD_LOGIC;
        m_axi_gmem2_AWREADY : IN STD_LOGIC;
        m_axi_gmem2_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem2_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem2_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem2_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem2_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem2_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem2_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem2_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem2_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem2_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem2_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem2_WVALID : OUT STD_LOGIC;
        m_axi_gmem2_WREADY : IN STD_LOGIC;
        m_axi_gmem2_WDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
        m_axi_gmem2_WSTRB : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem2_WLAST : OUT STD_LOGIC;
        m_axi_gmem2_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem2_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem2_ARVALID : OUT STD_LOGIC;
        m_axi_gmem2_ARREADY : IN STD_LOGIC;
        m_axi_gmem2_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_gmem2_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem2_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_gmem2_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem2_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem2_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem2_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem2_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_gmem2_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem2_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_gmem2_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem2_RVALID : IN STD_LOGIC;
        m_axi_gmem2_RREADY : OUT STD_LOGIC;
        m_axi_gmem2_RDATA : IN STD_LOGIC_VECTOR (7 downto 0);
        m_axi_gmem2_RLAST : IN STD_LOGIC;
        m_axi_gmem2_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem2_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem2_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem2_BVALID : IN STD_LOGIC;
        m_axi_gmem2_BREADY : OUT STD_LOGIC;
        m_axi_gmem2_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_gmem2_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_gmem2_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        srcMat_1_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        srcMat_1_empty_n : IN STD_LOGIC;
        srcMat_1_read : OUT STD_LOGIC;
        srcMat_2_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        srcMat_2_empty_n : IN STD_LOGIC;
        srcMat_2_read : OUT STD_LOGIC;
        dstPtr_dout : IN STD_LOGIC_VECTOR (63 downto 0);
        dstPtr_empty_n : IN STD_LOGIC;
        dstPtr_read : OUT STD_LOGIC );
    end component;


    component erosion_accel_p_kernel IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        i_address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        i_ce0 : IN STD_LOGIC;
        i_we0 : IN STD_LOGIC;
        i_d0 : IN STD_LOGIC_VECTOR (7 downto 0);
        i_q0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        t_address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        t_ce0 : IN STD_LOGIC;
        t_we0 : IN STD_LOGIC;
        t_d0 : IN STD_LOGIC_VECTOR (7 downto 0);
        t_q0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        i_ce : IN STD_LOGIC;
        t_ce : IN STD_LOGIC;
        i_full_n : OUT STD_LOGIC;
        i_write : IN STD_LOGIC;
        t_empty_n : OUT STD_LOGIC;
        t_read : IN STD_LOGIC );
    end component;


    component erosion_accel_fifo_w64_d3_S IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (63 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (63 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component erosion_accel_fifo_w64_d2_S_x IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (63 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (63 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component erosion_accel_fifo_w64_d5_S IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (63 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (63 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component erosion_accel_fifo_w32_d2_S_x1 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (31 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (31 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component erosion_accel_fifo_w32_d4_S_x IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (31 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (31 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component erosion_accel_fifo_w8_d2_S_x0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (7 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (7 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component erosion_accel_start_for_Block_split2_proc_U0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component erosion_accel_start_for_xfMat2Array_8_0_128_128_1_U0 IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (0 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (0 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component erosion_accel_control_s_axi IS
    generic (
        C_S_AXI_ADDR_WIDTH : INTEGER;
        C_S_AXI_DATA_WIDTH : INTEGER );
    port (
        AWVALID : IN STD_LOGIC;
        AWREADY : OUT STD_LOGIC;
        AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        WVALID : IN STD_LOGIC;
        WREADY : OUT STD_LOGIC;
        WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH/8-1 downto 0);
        ARVALID : IN STD_LOGIC;
        ARREADY : OUT STD_LOGIC;
        ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        RVALID : OUT STD_LOGIC;
        RREADY : IN STD_LOGIC;
        RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        BVALID : OUT STD_LOGIC;
        BREADY : IN STD_LOGIC;
        BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        ap_start : OUT STD_LOGIC;
        interrupt : OUT STD_LOGIC;
        ap_ready : IN STD_LOGIC;
        ap_done : IN STD_LOGIC;
        ap_idle : IN STD_LOGIC );
    end component;


    component erosion_accel_control_r_s_axi IS
    generic (
        C_S_AXI_ADDR_WIDTH : INTEGER;
        C_S_AXI_DATA_WIDTH : INTEGER );
    port (
        AWVALID : IN STD_LOGIC;
        AWREADY : OUT STD_LOGIC;
        AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        WVALID : IN STD_LOGIC;
        WREADY : OUT STD_LOGIC;
        WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH/8-1 downto 0);
        ARVALID : IN STD_LOGIC;
        ARREADY : OUT STD_LOGIC;
        ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        RVALID : OUT STD_LOGIC;
        RREADY : IN STD_LOGIC;
        RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        BVALID : OUT STD_LOGIC;
        BREADY : IN STD_LOGIC;
        BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        img_in : OUT STD_LOGIC_VECTOR (63 downto 0);
        process_shape : OUT STD_LOGIC_VECTOR (63 downto 0);
        img_out : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component erosion_accel_gmem0_m_axi IS
    generic (
        CONSERVATIVE : INTEGER;
        USER_DW : INTEGER;
        USER_AW : INTEGER;
        USER_MAXREQS : INTEGER;
        NUM_READ_OUTSTANDING : INTEGER;
        NUM_WRITE_OUTSTANDING : INTEGER;
        MAX_READ_BURST_LENGTH : INTEGER;
        MAX_WRITE_BURST_LENGTH : INTEGER;
        C_M_AXI_ID_WIDTH : INTEGER;
        C_M_AXI_ADDR_WIDTH : INTEGER;
        C_M_AXI_DATA_WIDTH : INTEGER;
        C_M_AXI_AWUSER_WIDTH : INTEGER;
        C_M_AXI_ARUSER_WIDTH : INTEGER;
        C_M_AXI_WUSER_WIDTH : INTEGER;
        C_M_AXI_RUSER_WIDTH : INTEGER;
        C_M_AXI_BUSER_WIDTH : INTEGER;
        C_USER_VALUE : INTEGER;
        C_PROT_VALUE : INTEGER;
        C_CACHE_VALUE : INTEGER );
    port (
        AWVALID : OUT STD_LOGIC;
        AWREADY : IN STD_LOGIC;
        AWADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_ADDR_WIDTH-1 downto 0);
        AWID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        AWLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
        AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_AWUSER_WIDTH-1 downto 0);
        WVALID : OUT STD_LOGIC;
        WREADY : IN STD_LOGIC;
        WDATA : OUT STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : OUT STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH/8-1 downto 0);
        WLAST : OUT STD_LOGIC;
        WID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        WUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_WUSER_WIDTH-1 downto 0);
        ARVALID : OUT STD_LOGIC;
        ARREADY : IN STD_LOGIC;
        ARADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_ADDR_WIDTH-1 downto 0);
        ARID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        ARLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
        ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_ARUSER_WIDTH-1 downto 0);
        RVALID : IN STD_LOGIC;
        RREADY : OUT STD_LOGIC;
        RDATA : IN STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH-1 downto 0);
        RLAST : IN STD_LOGIC;
        RID : IN STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        RUSER : IN STD_LOGIC_VECTOR (C_M_AXI_RUSER_WIDTH-1 downto 0);
        RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        BVALID : IN STD_LOGIC;
        BREADY : OUT STD_LOGIC;
        BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        BID : IN STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        BUSER : IN STD_LOGIC_VECTOR (C_M_AXI_BUSER_WIDTH-1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        I_ARVALID : IN STD_LOGIC;
        I_ARREADY : OUT STD_LOGIC;
        I_ARADDR : IN STD_LOGIC_VECTOR (63 downto 0);
        I_ARID : IN STD_LOGIC_VECTOR (0 downto 0);
        I_ARLEN : IN STD_LOGIC_VECTOR (31 downto 0);
        I_ARSIZE : IN STD_LOGIC_VECTOR (2 downto 0);
        I_ARLOCK : IN STD_LOGIC_VECTOR (1 downto 0);
        I_ARCACHE : IN STD_LOGIC_VECTOR (3 downto 0);
        I_ARQOS : IN STD_LOGIC_VECTOR (3 downto 0);
        I_ARPROT : IN STD_LOGIC_VECTOR (2 downto 0);
        I_ARUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        I_ARBURST : IN STD_LOGIC_VECTOR (1 downto 0);
        I_ARREGION : IN STD_LOGIC_VECTOR (3 downto 0);
        I_RVALID : OUT STD_LOGIC;
        I_RREADY : IN STD_LOGIC;
        I_RDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
        I_RID : OUT STD_LOGIC_VECTOR (0 downto 0);
        I_RUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        I_RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        I_RLAST : OUT STD_LOGIC;
        I_AWVALID : IN STD_LOGIC;
        I_AWREADY : OUT STD_LOGIC;
        I_AWADDR : IN STD_LOGIC_VECTOR (63 downto 0);
        I_AWID : IN STD_LOGIC_VECTOR (0 downto 0);
        I_AWLEN : IN STD_LOGIC_VECTOR (31 downto 0);
        I_AWSIZE : IN STD_LOGIC_VECTOR (2 downto 0);
        I_AWLOCK : IN STD_LOGIC_VECTOR (1 downto 0);
        I_AWCACHE : IN STD_LOGIC_VECTOR (3 downto 0);
        I_AWQOS : IN STD_LOGIC_VECTOR (3 downto 0);
        I_AWPROT : IN STD_LOGIC_VECTOR (2 downto 0);
        I_AWUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        I_AWBURST : IN STD_LOGIC_VECTOR (1 downto 0);
        I_AWREGION : IN STD_LOGIC_VECTOR (3 downto 0);
        I_WVALID : IN STD_LOGIC;
        I_WREADY : OUT STD_LOGIC;
        I_WDATA : IN STD_LOGIC_VECTOR (7 downto 0);
        I_WID : IN STD_LOGIC_VECTOR (0 downto 0);
        I_WUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        I_WLAST : IN STD_LOGIC;
        I_WSTRB : IN STD_LOGIC_VECTOR (0 downto 0);
        I_BVALID : OUT STD_LOGIC;
        I_BREADY : IN STD_LOGIC;
        I_BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        I_BID : OUT STD_LOGIC_VECTOR (0 downto 0);
        I_BUSER : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component erosion_accel_gmem1_m_axi IS
    generic (
        CONSERVATIVE : INTEGER;
        USER_DW : INTEGER;
        USER_AW : INTEGER;
        USER_MAXREQS : INTEGER;
        NUM_READ_OUTSTANDING : INTEGER;
        NUM_WRITE_OUTSTANDING : INTEGER;
        MAX_READ_BURST_LENGTH : INTEGER;
        MAX_WRITE_BURST_LENGTH : INTEGER;
        C_M_AXI_ID_WIDTH : INTEGER;
        C_M_AXI_ADDR_WIDTH : INTEGER;
        C_M_AXI_DATA_WIDTH : INTEGER;
        C_M_AXI_AWUSER_WIDTH : INTEGER;
        C_M_AXI_ARUSER_WIDTH : INTEGER;
        C_M_AXI_WUSER_WIDTH : INTEGER;
        C_M_AXI_RUSER_WIDTH : INTEGER;
        C_M_AXI_BUSER_WIDTH : INTEGER;
        C_USER_VALUE : INTEGER;
        C_PROT_VALUE : INTEGER;
        C_CACHE_VALUE : INTEGER );
    port (
        AWVALID : OUT STD_LOGIC;
        AWREADY : IN STD_LOGIC;
        AWADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_ADDR_WIDTH-1 downto 0);
        AWID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        AWLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
        AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_AWUSER_WIDTH-1 downto 0);
        WVALID : OUT STD_LOGIC;
        WREADY : IN STD_LOGIC;
        WDATA : OUT STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : OUT STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH/8-1 downto 0);
        WLAST : OUT STD_LOGIC;
        WID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        WUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_WUSER_WIDTH-1 downto 0);
        ARVALID : OUT STD_LOGIC;
        ARREADY : IN STD_LOGIC;
        ARADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_ADDR_WIDTH-1 downto 0);
        ARID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        ARLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
        ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_ARUSER_WIDTH-1 downto 0);
        RVALID : IN STD_LOGIC;
        RREADY : OUT STD_LOGIC;
        RDATA : IN STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH-1 downto 0);
        RLAST : IN STD_LOGIC;
        RID : IN STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        RUSER : IN STD_LOGIC_VECTOR (C_M_AXI_RUSER_WIDTH-1 downto 0);
        RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        BVALID : IN STD_LOGIC;
        BREADY : OUT STD_LOGIC;
        BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        BID : IN STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        BUSER : IN STD_LOGIC_VECTOR (C_M_AXI_BUSER_WIDTH-1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        I_ARVALID : IN STD_LOGIC;
        I_ARREADY : OUT STD_LOGIC;
        I_ARADDR : IN STD_LOGIC_VECTOR (63 downto 0);
        I_ARID : IN STD_LOGIC_VECTOR (0 downto 0);
        I_ARLEN : IN STD_LOGIC_VECTOR (31 downto 0);
        I_ARSIZE : IN STD_LOGIC_VECTOR (2 downto 0);
        I_ARLOCK : IN STD_LOGIC_VECTOR (1 downto 0);
        I_ARCACHE : IN STD_LOGIC_VECTOR (3 downto 0);
        I_ARQOS : IN STD_LOGIC_VECTOR (3 downto 0);
        I_ARPROT : IN STD_LOGIC_VECTOR (2 downto 0);
        I_ARUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        I_ARBURST : IN STD_LOGIC_VECTOR (1 downto 0);
        I_ARREGION : IN STD_LOGIC_VECTOR (3 downto 0);
        I_RVALID : OUT STD_LOGIC;
        I_RREADY : IN STD_LOGIC;
        I_RDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
        I_RID : OUT STD_LOGIC_VECTOR (0 downto 0);
        I_RUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        I_RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        I_RLAST : OUT STD_LOGIC;
        I_AWVALID : IN STD_LOGIC;
        I_AWREADY : OUT STD_LOGIC;
        I_AWADDR : IN STD_LOGIC_VECTOR (63 downto 0);
        I_AWID : IN STD_LOGIC_VECTOR (0 downto 0);
        I_AWLEN : IN STD_LOGIC_VECTOR (31 downto 0);
        I_AWSIZE : IN STD_LOGIC_VECTOR (2 downto 0);
        I_AWLOCK : IN STD_LOGIC_VECTOR (1 downto 0);
        I_AWCACHE : IN STD_LOGIC_VECTOR (3 downto 0);
        I_AWQOS : IN STD_LOGIC_VECTOR (3 downto 0);
        I_AWPROT : IN STD_LOGIC_VECTOR (2 downto 0);
        I_AWUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        I_AWBURST : IN STD_LOGIC_VECTOR (1 downto 0);
        I_AWREGION : IN STD_LOGIC_VECTOR (3 downto 0);
        I_WVALID : IN STD_LOGIC;
        I_WREADY : OUT STD_LOGIC;
        I_WDATA : IN STD_LOGIC_VECTOR (7 downto 0);
        I_WID : IN STD_LOGIC_VECTOR (0 downto 0);
        I_WUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        I_WLAST : IN STD_LOGIC;
        I_WSTRB : IN STD_LOGIC_VECTOR (0 downto 0);
        I_BVALID : OUT STD_LOGIC;
        I_BREADY : IN STD_LOGIC;
        I_BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        I_BID : OUT STD_LOGIC_VECTOR (0 downto 0);
        I_BUSER : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component erosion_accel_gmem2_m_axi IS
    generic (
        CONSERVATIVE : INTEGER;
        USER_DW : INTEGER;
        USER_AW : INTEGER;
        USER_MAXREQS : INTEGER;
        NUM_READ_OUTSTANDING : INTEGER;
        NUM_WRITE_OUTSTANDING : INTEGER;
        MAX_READ_BURST_LENGTH : INTEGER;
        MAX_WRITE_BURST_LENGTH : INTEGER;
        C_M_AXI_ID_WIDTH : INTEGER;
        C_M_AXI_ADDR_WIDTH : INTEGER;
        C_M_AXI_DATA_WIDTH : INTEGER;
        C_M_AXI_AWUSER_WIDTH : INTEGER;
        C_M_AXI_ARUSER_WIDTH : INTEGER;
        C_M_AXI_WUSER_WIDTH : INTEGER;
        C_M_AXI_RUSER_WIDTH : INTEGER;
        C_M_AXI_BUSER_WIDTH : INTEGER;
        C_USER_VALUE : INTEGER;
        C_PROT_VALUE : INTEGER;
        C_CACHE_VALUE : INTEGER );
    port (
        AWVALID : OUT STD_LOGIC;
        AWREADY : IN STD_LOGIC;
        AWADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_ADDR_WIDTH-1 downto 0);
        AWID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        AWLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
        AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_AWUSER_WIDTH-1 downto 0);
        WVALID : OUT STD_LOGIC;
        WREADY : IN STD_LOGIC;
        WDATA : OUT STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : OUT STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH/8-1 downto 0);
        WLAST : OUT STD_LOGIC;
        WID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        WUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_WUSER_WIDTH-1 downto 0);
        ARVALID : OUT STD_LOGIC;
        ARREADY : IN STD_LOGIC;
        ARADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_ADDR_WIDTH-1 downto 0);
        ARID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        ARLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
        ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_ARUSER_WIDTH-1 downto 0);
        RVALID : IN STD_LOGIC;
        RREADY : OUT STD_LOGIC;
        RDATA : IN STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH-1 downto 0);
        RLAST : IN STD_LOGIC;
        RID : IN STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        RUSER : IN STD_LOGIC_VECTOR (C_M_AXI_RUSER_WIDTH-1 downto 0);
        RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        BVALID : IN STD_LOGIC;
        BREADY : OUT STD_LOGIC;
        BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        BID : IN STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        BUSER : IN STD_LOGIC_VECTOR (C_M_AXI_BUSER_WIDTH-1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        I_ARVALID : IN STD_LOGIC;
        I_ARREADY : OUT STD_LOGIC;
        I_ARADDR : IN STD_LOGIC_VECTOR (63 downto 0);
        I_ARID : IN STD_LOGIC_VECTOR (0 downto 0);
        I_ARLEN : IN STD_LOGIC_VECTOR (31 downto 0);
        I_ARSIZE : IN STD_LOGIC_VECTOR (2 downto 0);
        I_ARLOCK : IN STD_LOGIC_VECTOR (1 downto 0);
        I_ARCACHE : IN STD_LOGIC_VECTOR (3 downto 0);
        I_ARQOS : IN STD_LOGIC_VECTOR (3 downto 0);
        I_ARPROT : IN STD_LOGIC_VECTOR (2 downto 0);
        I_ARUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        I_ARBURST : IN STD_LOGIC_VECTOR (1 downto 0);
        I_ARREGION : IN STD_LOGIC_VECTOR (3 downto 0);
        I_RVALID : OUT STD_LOGIC;
        I_RREADY : IN STD_LOGIC;
        I_RDATA : OUT STD_LOGIC_VECTOR (7 downto 0);
        I_RID : OUT STD_LOGIC_VECTOR (0 downto 0);
        I_RUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        I_RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        I_RLAST : OUT STD_LOGIC;
        I_AWVALID : IN STD_LOGIC;
        I_AWREADY : OUT STD_LOGIC;
        I_AWADDR : IN STD_LOGIC_VECTOR (63 downto 0);
        I_AWID : IN STD_LOGIC_VECTOR (0 downto 0);
        I_AWLEN : IN STD_LOGIC_VECTOR (31 downto 0);
        I_AWSIZE : IN STD_LOGIC_VECTOR (2 downto 0);
        I_AWLOCK : IN STD_LOGIC_VECTOR (1 downto 0);
        I_AWCACHE : IN STD_LOGIC_VECTOR (3 downto 0);
        I_AWQOS : IN STD_LOGIC_VECTOR (3 downto 0);
        I_AWPROT : IN STD_LOGIC_VECTOR (2 downto 0);
        I_AWUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        I_AWBURST : IN STD_LOGIC_VECTOR (1 downto 0);
        I_AWREGION : IN STD_LOGIC_VECTOR (3 downto 0);
        I_WVALID : IN STD_LOGIC;
        I_WREADY : OUT STD_LOGIC;
        I_WDATA : IN STD_LOGIC_VECTOR (7 downto 0);
        I_WID : IN STD_LOGIC_VECTOR (0 downto 0);
        I_WUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        I_WLAST : IN STD_LOGIC;
        I_WSTRB : IN STD_LOGIC_VECTOR (0 downto 0);
        I_BVALID : OUT STD_LOGIC;
        I_BREADY : IN STD_LOGIC;
        I_BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        I_BID : OUT STD_LOGIC_VECTOR (0 downto 0);
        I_BUSER : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;



begin
    control_s_axi_U : component erosion_accel_control_s_axi
    generic map (
        C_S_AXI_ADDR_WIDTH => C_S_AXI_CONTROL_ADDR_WIDTH,
        C_S_AXI_DATA_WIDTH => C_S_AXI_CONTROL_DATA_WIDTH)
    port map (
        AWVALID => s_axi_control_AWVALID,
        AWREADY => s_axi_control_AWREADY,
        AWADDR => s_axi_control_AWADDR,
        WVALID => s_axi_control_WVALID,
        WREADY => s_axi_control_WREADY,
        WDATA => s_axi_control_WDATA,
        WSTRB => s_axi_control_WSTRB,
        ARVALID => s_axi_control_ARVALID,
        ARREADY => s_axi_control_ARREADY,
        ARADDR => s_axi_control_ARADDR,
        RVALID => s_axi_control_RVALID,
        RREADY => s_axi_control_RREADY,
        RDATA => s_axi_control_RDATA,
        RRESP => s_axi_control_RRESP,
        BVALID => s_axi_control_BVALID,
        BREADY => s_axi_control_BREADY,
        BRESP => s_axi_control_BRESP,
        ACLK => ap_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        ap_start => ap_start,
        interrupt => interrupt,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_idle => ap_idle);

    control_r_s_axi_U : component erosion_accel_control_r_s_axi
    generic map (
        C_S_AXI_ADDR_WIDTH => C_S_AXI_CONTROL_R_ADDR_WIDTH,
        C_S_AXI_DATA_WIDTH => C_S_AXI_CONTROL_R_DATA_WIDTH)
    port map (
        AWVALID => s_axi_control_r_AWVALID,
        AWREADY => s_axi_control_r_AWREADY,
        AWADDR => s_axi_control_r_AWADDR,
        WVALID => s_axi_control_r_WVALID,
        WREADY => s_axi_control_r_WREADY,
        WDATA => s_axi_control_r_WDATA,
        WSTRB => s_axi_control_r_WSTRB,
        ARVALID => s_axi_control_r_ARVALID,
        ARREADY => s_axi_control_r_ARREADY,
        ARADDR => s_axi_control_r_ARADDR,
        RVALID => s_axi_control_r_RVALID,
        RREADY => s_axi_control_r_RREADY,
        RDATA => s_axi_control_r_RDATA,
        RRESP => s_axi_control_r_RRESP,
        BVALID => s_axi_control_r_BVALID,
        BREADY => s_axi_control_r_BREADY,
        BRESP => s_axi_control_r_BRESP,
        ACLK => ap_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        img_in => img_in,
        process_shape => process_shape,
        img_out => img_out);

    gmem0_m_axi_U : component erosion_accel_gmem0_m_axi
    generic map (
        CONSERVATIVE => 0,
        USER_DW => 8,
        USER_AW => 64,
        USER_MAXREQS => 5,
        NUM_READ_OUTSTANDING => 16,
        NUM_WRITE_OUTSTANDING => 16,
        MAX_READ_BURST_LENGTH => 16,
        MAX_WRITE_BURST_LENGTH => 16,
        C_M_AXI_ID_WIDTH => C_M_AXI_GMEM0_ID_WIDTH,
        C_M_AXI_ADDR_WIDTH => C_M_AXI_GMEM0_ADDR_WIDTH,
        C_M_AXI_DATA_WIDTH => C_M_AXI_GMEM0_DATA_WIDTH,
        C_M_AXI_AWUSER_WIDTH => C_M_AXI_GMEM0_AWUSER_WIDTH,
        C_M_AXI_ARUSER_WIDTH => C_M_AXI_GMEM0_ARUSER_WIDTH,
        C_M_AXI_WUSER_WIDTH => C_M_AXI_GMEM0_WUSER_WIDTH,
        C_M_AXI_RUSER_WIDTH => C_M_AXI_GMEM0_RUSER_WIDTH,
        C_M_AXI_BUSER_WIDTH => C_M_AXI_GMEM0_BUSER_WIDTH,
        C_USER_VALUE => C_M_AXI_GMEM0_USER_VALUE,
        C_PROT_VALUE => C_M_AXI_GMEM0_PROT_VALUE,
        C_CACHE_VALUE => C_M_AXI_GMEM0_CACHE_VALUE)
    port map (
        AWVALID => m_axi_gmem0_AWVALID,
        AWREADY => m_axi_gmem0_AWREADY,
        AWADDR => m_axi_gmem0_AWADDR,
        AWID => m_axi_gmem0_AWID,
        AWLEN => m_axi_gmem0_AWLEN,
        AWSIZE => m_axi_gmem0_AWSIZE,
        AWBURST => m_axi_gmem0_AWBURST,
        AWLOCK => m_axi_gmem0_AWLOCK,
        AWCACHE => m_axi_gmem0_AWCACHE,
        AWPROT => m_axi_gmem0_AWPROT,
        AWQOS => m_axi_gmem0_AWQOS,
        AWREGION => m_axi_gmem0_AWREGION,
        AWUSER => m_axi_gmem0_AWUSER,
        WVALID => m_axi_gmem0_WVALID,
        WREADY => m_axi_gmem0_WREADY,
        WDATA => m_axi_gmem0_WDATA,
        WSTRB => m_axi_gmem0_WSTRB,
        WLAST => m_axi_gmem0_WLAST,
        WID => m_axi_gmem0_WID,
        WUSER => m_axi_gmem0_WUSER,
        ARVALID => m_axi_gmem0_ARVALID,
        ARREADY => m_axi_gmem0_ARREADY,
        ARADDR => m_axi_gmem0_ARADDR,
        ARID => m_axi_gmem0_ARID,
        ARLEN => m_axi_gmem0_ARLEN,
        ARSIZE => m_axi_gmem0_ARSIZE,
        ARBURST => m_axi_gmem0_ARBURST,
        ARLOCK => m_axi_gmem0_ARLOCK,
        ARCACHE => m_axi_gmem0_ARCACHE,
        ARPROT => m_axi_gmem0_ARPROT,
        ARQOS => m_axi_gmem0_ARQOS,
        ARREGION => m_axi_gmem0_ARREGION,
        ARUSER => m_axi_gmem0_ARUSER,
        RVALID => m_axi_gmem0_RVALID,
        RREADY => m_axi_gmem0_RREADY,
        RDATA => m_axi_gmem0_RDATA,
        RLAST => m_axi_gmem0_RLAST,
        RID => m_axi_gmem0_RID,
        RUSER => m_axi_gmem0_RUSER,
        RRESP => m_axi_gmem0_RRESP,
        BVALID => m_axi_gmem0_BVALID,
        BREADY => m_axi_gmem0_BREADY,
        BRESP => m_axi_gmem0_BRESP,
        BID => m_axi_gmem0_BID,
        BUSER => m_axi_gmem0_BUSER,
        ACLK => ap_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        I_ARVALID => Array2xfMat_8_0_128_128_1_U0_m_axi_gmem0_ARVALID,
        I_ARREADY => gmem0_ARREADY,
        I_ARADDR => Array2xfMat_8_0_128_128_1_U0_m_axi_gmem0_ARADDR,
        I_ARID => Array2xfMat_8_0_128_128_1_U0_m_axi_gmem0_ARID,
        I_ARLEN => Array2xfMat_8_0_128_128_1_U0_m_axi_gmem0_ARLEN,
        I_ARSIZE => Array2xfMat_8_0_128_128_1_U0_m_axi_gmem0_ARSIZE,
        I_ARLOCK => Array2xfMat_8_0_128_128_1_U0_m_axi_gmem0_ARLOCK,
        I_ARCACHE => Array2xfMat_8_0_128_128_1_U0_m_axi_gmem0_ARCACHE,
        I_ARQOS => Array2xfMat_8_0_128_128_1_U0_m_axi_gmem0_ARQOS,
        I_ARPROT => Array2xfMat_8_0_128_128_1_U0_m_axi_gmem0_ARPROT,
        I_ARUSER => Array2xfMat_8_0_128_128_1_U0_m_axi_gmem0_ARUSER,
        I_ARBURST => Array2xfMat_8_0_128_128_1_U0_m_axi_gmem0_ARBURST,
        I_ARREGION => Array2xfMat_8_0_128_128_1_U0_m_axi_gmem0_ARREGION,
        I_RVALID => gmem0_RVALID,
        I_RREADY => Array2xfMat_8_0_128_128_1_U0_m_axi_gmem0_RREADY,
        I_RDATA => gmem0_RDATA,
        I_RID => gmem0_RID,
        I_RUSER => gmem0_RUSER,
        I_RRESP => gmem0_RRESP,
        I_RLAST => gmem0_RLAST,
        I_AWVALID => ap_const_logic_0,
        I_AWREADY => gmem0_AWREADY,
        I_AWADDR => ap_const_lv64_0,
        I_AWID => ap_const_lv1_0,
        I_AWLEN => ap_const_lv32_0,
        I_AWSIZE => ap_const_lv3_0,
        I_AWLOCK => ap_const_lv2_0,
        I_AWCACHE => ap_const_lv4_0,
        I_AWQOS => ap_const_lv4_0,
        I_AWPROT => ap_const_lv3_0,
        I_AWUSER => ap_const_lv1_0,
        I_AWBURST => ap_const_lv2_0,
        I_AWREGION => ap_const_lv4_0,
        I_WVALID => ap_const_logic_0,
        I_WREADY => gmem0_WREADY,
        I_WDATA => ap_const_lv8_0,
        I_WID => ap_const_lv1_0,
        I_WUSER => ap_const_lv1_0,
        I_WLAST => ap_const_logic_0,
        I_WSTRB => ap_const_lv1_0,
        I_BVALID => gmem0_BVALID,
        I_BREADY => ap_const_logic_0,
        I_BRESP => gmem0_BRESP,
        I_BID => gmem0_BID,
        I_BUSER => gmem0_BUSER);

    gmem1_m_axi_U : component erosion_accel_gmem1_m_axi
    generic map (
        CONSERVATIVE => 0,
        USER_DW => 8,
        USER_AW => 64,
        USER_MAXREQS => 5,
        NUM_READ_OUTSTANDING => 16,
        NUM_WRITE_OUTSTANDING => 16,
        MAX_READ_BURST_LENGTH => 16,
        MAX_WRITE_BURST_LENGTH => 16,
        C_M_AXI_ID_WIDTH => C_M_AXI_GMEM1_ID_WIDTH,
        C_M_AXI_ADDR_WIDTH => C_M_AXI_GMEM1_ADDR_WIDTH,
        C_M_AXI_DATA_WIDTH => C_M_AXI_GMEM1_DATA_WIDTH,
        C_M_AXI_AWUSER_WIDTH => C_M_AXI_GMEM1_AWUSER_WIDTH,
        C_M_AXI_ARUSER_WIDTH => C_M_AXI_GMEM1_ARUSER_WIDTH,
        C_M_AXI_WUSER_WIDTH => C_M_AXI_GMEM1_WUSER_WIDTH,
        C_M_AXI_RUSER_WIDTH => C_M_AXI_GMEM1_RUSER_WIDTH,
        C_M_AXI_BUSER_WIDTH => C_M_AXI_GMEM1_BUSER_WIDTH,
        C_USER_VALUE => C_M_AXI_GMEM1_USER_VALUE,
        C_PROT_VALUE => C_M_AXI_GMEM1_PROT_VALUE,
        C_CACHE_VALUE => C_M_AXI_GMEM1_CACHE_VALUE)
    port map (
        AWVALID => m_axi_gmem1_AWVALID,
        AWREADY => m_axi_gmem1_AWREADY,
        AWADDR => m_axi_gmem1_AWADDR,
        AWID => m_axi_gmem1_AWID,
        AWLEN => m_axi_gmem1_AWLEN,
        AWSIZE => m_axi_gmem1_AWSIZE,
        AWBURST => m_axi_gmem1_AWBURST,
        AWLOCK => m_axi_gmem1_AWLOCK,
        AWCACHE => m_axi_gmem1_AWCACHE,
        AWPROT => m_axi_gmem1_AWPROT,
        AWQOS => m_axi_gmem1_AWQOS,
        AWREGION => m_axi_gmem1_AWREGION,
        AWUSER => m_axi_gmem1_AWUSER,
        WVALID => m_axi_gmem1_WVALID,
        WREADY => m_axi_gmem1_WREADY,
        WDATA => m_axi_gmem1_WDATA,
        WSTRB => m_axi_gmem1_WSTRB,
        WLAST => m_axi_gmem1_WLAST,
        WID => m_axi_gmem1_WID,
        WUSER => m_axi_gmem1_WUSER,
        ARVALID => m_axi_gmem1_ARVALID,
        ARREADY => m_axi_gmem1_ARREADY,
        ARADDR => m_axi_gmem1_ARADDR,
        ARID => m_axi_gmem1_ARID,
        ARLEN => m_axi_gmem1_ARLEN,
        ARSIZE => m_axi_gmem1_ARSIZE,
        ARBURST => m_axi_gmem1_ARBURST,
        ARLOCK => m_axi_gmem1_ARLOCK,
        ARCACHE => m_axi_gmem1_ARCACHE,
        ARPROT => m_axi_gmem1_ARPROT,
        ARQOS => m_axi_gmem1_ARQOS,
        ARREGION => m_axi_gmem1_ARREGION,
        ARUSER => m_axi_gmem1_ARUSER,
        RVALID => m_axi_gmem1_RVALID,
        RREADY => m_axi_gmem1_RREADY,
        RDATA => m_axi_gmem1_RDATA,
        RLAST => m_axi_gmem1_RLAST,
        RID => m_axi_gmem1_RID,
        RUSER => m_axi_gmem1_RUSER,
        RRESP => m_axi_gmem1_RRESP,
        BVALID => m_axi_gmem1_BVALID,
        BREADY => m_axi_gmem1_BREADY,
        BRESP => m_axi_gmem1_BRESP,
        BID => m_axi_gmem1_BID,
        BUSER => m_axi_gmem1_BUSER,
        ACLK => ap_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        I_ARVALID => Loop_VITIS_LOOP_35_1_proc_U0_m_axi_gmem1_ARVALID,
        I_ARREADY => gmem1_ARREADY,
        I_ARADDR => Loop_VITIS_LOOP_35_1_proc_U0_m_axi_gmem1_ARADDR,
        I_ARID => Loop_VITIS_LOOP_35_1_proc_U0_m_axi_gmem1_ARID,
        I_ARLEN => Loop_VITIS_LOOP_35_1_proc_U0_m_axi_gmem1_ARLEN,
        I_ARSIZE => Loop_VITIS_LOOP_35_1_proc_U0_m_axi_gmem1_ARSIZE,
        I_ARLOCK => Loop_VITIS_LOOP_35_1_proc_U0_m_axi_gmem1_ARLOCK,
        I_ARCACHE => Loop_VITIS_LOOP_35_1_proc_U0_m_axi_gmem1_ARCACHE,
        I_ARQOS => Loop_VITIS_LOOP_35_1_proc_U0_m_axi_gmem1_ARQOS,
        I_ARPROT => Loop_VITIS_LOOP_35_1_proc_U0_m_axi_gmem1_ARPROT,
        I_ARUSER => Loop_VITIS_LOOP_35_1_proc_U0_m_axi_gmem1_ARUSER,
        I_ARBURST => Loop_VITIS_LOOP_35_1_proc_U0_m_axi_gmem1_ARBURST,
        I_ARREGION => Loop_VITIS_LOOP_35_1_proc_U0_m_axi_gmem1_ARREGION,
        I_RVALID => gmem1_RVALID,
        I_RREADY => Loop_VITIS_LOOP_35_1_proc_U0_m_axi_gmem1_RREADY,
        I_RDATA => gmem1_RDATA,
        I_RID => gmem1_RID,
        I_RUSER => gmem1_RUSER,
        I_RRESP => gmem1_RRESP,
        I_RLAST => gmem1_RLAST,
        I_AWVALID => ap_const_logic_0,
        I_AWREADY => gmem1_AWREADY,
        I_AWADDR => ap_const_lv64_0,
        I_AWID => ap_const_lv1_0,
        I_AWLEN => ap_const_lv32_0,
        I_AWSIZE => ap_const_lv3_0,
        I_AWLOCK => ap_const_lv2_0,
        I_AWCACHE => ap_const_lv4_0,
        I_AWQOS => ap_const_lv4_0,
        I_AWPROT => ap_const_lv3_0,
        I_AWUSER => ap_const_lv1_0,
        I_AWBURST => ap_const_lv2_0,
        I_AWREGION => ap_const_lv4_0,
        I_WVALID => ap_const_logic_0,
        I_WREADY => gmem1_WREADY,
        I_WDATA => ap_const_lv8_0,
        I_WID => ap_const_lv1_0,
        I_WUSER => ap_const_lv1_0,
        I_WLAST => ap_const_logic_0,
        I_WSTRB => ap_const_lv1_0,
        I_BVALID => gmem1_BVALID,
        I_BREADY => ap_const_logic_0,
        I_BRESP => gmem1_BRESP,
        I_BID => gmem1_BID,
        I_BUSER => gmem1_BUSER);

    gmem2_m_axi_U : component erosion_accel_gmem2_m_axi
    generic map (
        CONSERVATIVE => 0,
        USER_DW => 8,
        USER_AW => 64,
        USER_MAXREQS => 5,
        NUM_READ_OUTSTANDING => 16,
        NUM_WRITE_OUTSTANDING => 16,
        MAX_READ_BURST_LENGTH => 16,
        MAX_WRITE_BURST_LENGTH => 16,
        C_M_AXI_ID_WIDTH => C_M_AXI_GMEM2_ID_WIDTH,
        C_M_AXI_ADDR_WIDTH => C_M_AXI_GMEM2_ADDR_WIDTH,
        C_M_AXI_DATA_WIDTH => C_M_AXI_GMEM2_DATA_WIDTH,
        C_M_AXI_AWUSER_WIDTH => C_M_AXI_GMEM2_AWUSER_WIDTH,
        C_M_AXI_ARUSER_WIDTH => C_M_AXI_GMEM2_ARUSER_WIDTH,
        C_M_AXI_WUSER_WIDTH => C_M_AXI_GMEM2_WUSER_WIDTH,
        C_M_AXI_RUSER_WIDTH => C_M_AXI_GMEM2_RUSER_WIDTH,
        C_M_AXI_BUSER_WIDTH => C_M_AXI_GMEM2_BUSER_WIDTH,
        C_USER_VALUE => C_M_AXI_GMEM2_USER_VALUE,
        C_PROT_VALUE => C_M_AXI_GMEM2_PROT_VALUE,
        C_CACHE_VALUE => C_M_AXI_GMEM2_CACHE_VALUE)
    port map (
        AWVALID => m_axi_gmem2_AWVALID,
        AWREADY => m_axi_gmem2_AWREADY,
        AWADDR => m_axi_gmem2_AWADDR,
        AWID => m_axi_gmem2_AWID,
        AWLEN => m_axi_gmem2_AWLEN,
        AWSIZE => m_axi_gmem2_AWSIZE,
        AWBURST => m_axi_gmem2_AWBURST,
        AWLOCK => m_axi_gmem2_AWLOCK,
        AWCACHE => m_axi_gmem2_AWCACHE,
        AWPROT => m_axi_gmem2_AWPROT,
        AWQOS => m_axi_gmem2_AWQOS,
        AWREGION => m_axi_gmem2_AWREGION,
        AWUSER => m_axi_gmem2_AWUSER,
        WVALID => m_axi_gmem2_WVALID,
        WREADY => m_axi_gmem2_WREADY,
        WDATA => m_axi_gmem2_WDATA,
        WSTRB => m_axi_gmem2_WSTRB,
        WLAST => m_axi_gmem2_WLAST,
        WID => m_axi_gmem2_WID,
        WUSER => m_axi_gmem2_WUSER,
        ARVALID => m_axi_gmem2_ARVALID,
        ARREADY => m_axi_gmem2_ARREADY,
        ARADDR => m_axi_gmem2_ARADDR,
        ARID => m_axi_gmem2_ARID,
        ARLEN => m_axi_gmem2_ARLEN,
        ARSIZE => m_axi_gmem2_ARSIZE,
        ARBURST => m_axi_gmem2_ARBURST,
        ARLOCK => m_axi_gmem2_ARLOCK,
        ARCACHE => m_axi_gmem2_ARCACHE,
        ARPROT => m_axi_gmem2_ARPROT,
        ARQOS => m_axi_gmem2_ARQOS,
        ARREGION => m_axi_gmem2_ARREGION,
        ARUSER => m_axi_gmem2_ARUSER,
        RVALID => m_axi_gmem2_RVALID,
        RREADY => m_axi_gmem2_RREADY,
        RDATA => m_axi_gmem2_RDATA,
        RLAST => m_axi_gmem2_RLAST,
        RID => m_axi_gmem2_RID,
        RUSER => m_axi_gmem2_RUSER,
        RRESP => m_axi_gmem2_RRESP,
        BVALID => m_axi_gmem2_BVALID,
        BREADY => m_axi_gmem2_BREADY,
        BRESP => m_axi_gmem2_BRESP,
        BID => m_axi_gmem2_BID,
        BUSER => m_axi_gmem2_BUSER,
        ACLK => ap_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        I_ARVALID => ap_const_logic_0,
        I_ARREADY => gmem2_ARREADY,
        I_ARADDR => ap_const_lv64_0,
        I_ARID => ap_const_lv1_0,
        I_ARLEN => ap_const_lv32_0,
        I_ARSIZE => ap_const_lv3_0,
        I_ARLOCK => ap_const_lv2_0,
        I_ARCACHE => ap_const_lv4_0,
        I_ARQOS => ap_const_lv4_0,
        I_ARPROT => ap_const_lv3_0,
        I_ARUSER => ap_const_lv1_0,
        I_ARBURST => ap_const_lv2_0,
        I_ARREGION => ap_const_lv4_0,
        I_RVALID => gmem2_RVALID,
        I_RREADY => ap_const_logic_0,
        I_RDATA => gmem2_RDATA,
        I_RID => gmem2_RID,
        I_RUSER => gmem2_RUSER,
        I_RRESP => gmem2_RRESP,
        I_RLAST => gmem2_RLAST,
        I_AWVALID => xfMat2Array_8_0_128_128_1_U0_m_axi_gmem2_AWVALID,
        I_AWREADY => gmem2_AWREADY,
        I_AWADDR => xfMat2Array_8_0_128_128_1_U0_m_axi_gmem2_AWADDR,
        I_AWID => xfMat2Array_8_0_128_128_1_U0_m_axi_gmem2_AWID,
        I_AWLEN => xfMat2Array_8_0_128_128_1_U0_m_axi_gmem2_AWLEN,
        I_AWSIZE => xfMat2Array_8_0_128_128_1_U0_m_axi_gmem2_AWSIZE,
        I_AWLOCK => xfMat2Array_8_0_128_128_1_U0_m_axi_gmem2_AWLOCK,
        I_AWCACHE => xfMat2Array_8_0_128_128_1_U0_m_axi_gmem2_AWCACHE,
        I_AWQOS => xfMat2Array_8_0_128_128_1_U0_m_axi_gmem2_AWQOS,
        I_AWPROT => xfMat2Array_8_0_128_128_1_U0_m_axi_gmem2_AWPROT,
        I_AWUSER => xfMat2Array_8_0_128_128_1_U0_m_axi_gmem2_AWUSER,
        I_AWBURST => xfMat2Array_8_0_128_128_1_U0_m_axi_gmem2_AWBURST,
        I_AWREGION => xfMat2Array_8_0_128_128_1_U0_m_axi_gmem2_AWREGION,
        I_WVALID => xfMat2Array_8_0_128_128_1_U0_m_axi_gmem2_WVALID,
        I_WREADY => gmem2_WREADY,
        I_WDATA => xfMat2Array_8_0_128_128_1_U0_m_axi_gmem2_WDATA,
        I_WID => xfMat2Array_8_0_128_128_1_U0_m_axi_gmem2_WID,
        I_WUSER => xfMat2Array_8_0_128_128_1_U0_m_axi_gmem2_WUSER,
        I_WLAST => xfMat2Array_8_0_128_128_1_U0_m_axi_gmem2_WLAST,
        I_WSTRB => xfMat2Array_8_0_128_128_1_U0_m_axi_gmem2_WSTRB,
        I_BVALID => gmem2_BVALID,
        I_BREADY => xfMat2Array_8_0_128_128_1_U0_m_axi_gmem2_BREADY,
        I_BRESP => gmem2_BRESP,
        I_BID => gmem2_BID,
        I_BUSER => gmem2_BUSER);

    p_kernel_U : component erosion_accel_p_kernel
    generic map (
        DataWidth => 8,
        AddressRange => 9,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        i_address0 => Loop_VITIS_LOOP_35_1_proc_U0_p_kernel_address0,
        i_ce0 => Loop_VITIS_LOOP_35_1_proc_U0_p_kernel_ce0,
        i_we0 => Loop_VITIS_LOOP_35_1_proc_U0_p_kernel_we0,
        i_d0 => Loop_VITIS_LOOP_35_1_proc_U0_p_kernel_d0,
        i_q0 => p_kernel_i_q0,
        t_address0 => erode_0_0_128_128_2_3_3_1_1_U0_p_kernel_address0,
        t_ce0 => erode_0_0_128_128_2_3_3_1_1_U0_p_kernel_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv8_0,
        t_q0 => p_kernel_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => p_kernel_i_full_n,
        i_write => Loop_VITIS_LOOP_35_1_proc_U0_ap_done,
        t_empty_n => p_kernel_t_empty_n,
        t_read => erode_0_0_128_128_2_3_3_1_1_U0_ap_ready);

    erosion_accel_entry39_U0 : component erosion_accel_erosion_accel_entry39
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => erosion_accel_entry39_U0_ap_start,
        start_full_n => erosion_accel_entry39_U0_start_full_n,
        ap_done => erosion_accel_entry39_U0_ap_done,
        ap_continue => erosion_accel_entry39_U0_ap_continue,
        ap_idle => erosion_accel_entry39_U0_ap_idle,
        ap_ready => erosion_accel_entry39_U0_ap_ready,
        start_out => erosion_accel_entry39_U0_start_out,
        start_write => erosion_accel_entry39_U0_start_write,
        img_in => img_in,
        process_shape => process_shape,
        img_out => img_out,
        height => height,
        width => width,
        img_in_out_din => erosion_accel_entry39_U0_img_in_out_din,
        img_in_out_full_n => img_in_c_full_n,
        img_in_out_write => erosion_accel_entry39_U0_img_in_out_write,
        process_shape_out_din => erosion_accel_entry39_U0_process_shape_out_din,
        process_shape_out_full_n => process_shape_c_full_n,
        process_shape_out_write => erosion_accel_entry39_U0_process_shape_out_write,
        img_out_out_din => erosion_accel_entry39_U0_img_out_out_din,
        img_out_out_full_n => img_out_c_full_n,
        img_out_out_write => erosion_accel_entry39_U0_img_out_out_write,
        height_out_din => erosion_accel_entry39_U0_height_out_din,
        height_out_full_n => height_c_full_n,
        height_out_write => erosion_accel_entry39_U0_height_out_write,
        width_out_din => erosion_accel_entry39_U0_width_out_din,
        width_out_full_n => width_c_full_n,
        width_out_write => erosion_accel_entry39_U0_width_out_write);

    Block_split2_proc_U0 : component erosion_accel_Block_split2_proc
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => Block_split2_proc_U0_ap_start,
        ap_done => Block_split2_proc_U0_ap_done,
        ap_continue => Block_split2_proc_U0_ap_continue,
        ap_idle => Block_split2_proc_U0_ap_idle,
        ap_ready => Block_split2_proc_U0_ap_ready,
        height_dout => height_c_dout,
        height_empty_n => height_c_empty_n,
        height_read => Block_split2_proc_U0_height_read,
        width_dout => width_c_dout,
        width_empty_n => width_c_empty_n,
        width_read => Block_split2_proc_U0_width_read,
        imgInput_rows_out_din => Block_split2_proc_U0_imgInput_rows_out_din,
        imgInput_rows_out_full_n => imgInput_rows_c_full_n,
        imgInput_rows_out_write => Block_split2_proc_U0_imgInput_rows_out_write,
        imgInput_cols_out_din => Block_split2_proc_U0_imgInput_cols_out_din,
        imgInput_cols_out_full_n => imgInput_cols_c_full_n,
        imgInput_cols_out_write => Block_split2_proc_U0_imgInput_cols_out_write,
        imgOutput_rows_out_din => Block_split2_proc_U0_imgOutput_rows_out_din,
        imgOutput_rows_out_full_n => imgOutput_rows_c_full_n,
        imgOutput_rows_out_write => Block_split2_proc_U0_imgOutput_rows_out_write,
        imgOutput_cols_out_din => Block_split2_proc_U0_imgOutput_cols_out_din,
        imgOutput_cols_out_full_n => imgOutput_cols_c_full_n,
        imgOutput_cols_out_write => Block_split2_proc_U0_imgOutput_cols_out_write);

    Loop_VITIS_LOOP_35_1_proc_U0 : component erosion_accel_Loop_VITIS_LOOP_35_1_proc
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => Loop_VITIS_LOOP_35_1_proc_U0_ap_start,
        ap_done => Loop_VITIS_LOOP_35_1_proc_U0_ap_done,
        ap_continue => Loop_VITIS_LOOP_35_1_proc_U0_ap_continue,
        ap_idle => Loop_VITIS_LOOP_35_1_proc_U0_ap_idle,
        ap_ready => Loop_VITIS_LOOP_35_1_proc_U0_ap_ready,
        process_shape_dout => process_shape_c_dout,
        process_shape_empty_n => process_shape_c_empty_n,
        process_shape_read => Loop_VITIS_LOOP_35_1_proc_U0_process_shape_read,
        m_axi_gmem1_AWVALID => Loop_VITIS_LOOP_35_1_proc_U0_m_axi_gmem1_AWVALID,
        m_axi_gmem1_AWREADY => ap_const_logic_0,
        m_axi_gmem1_AWADDR => Loop_VITIS_LOOP_35_1_proc_U0_m_axi_gmem1_AWADDR,
        m_axi_gmem1_AWID => Loop_VITIS_LOOP_35_1_proc_U0_m_axi_gmem1_AWID,
        m_axi_gmem1_AWLEN => Loop_VITIS_LOOP_35_1_proc_U0_m_axi_gmem1_AWLEN,
        m_axi_gmem1_AWSIZE => Loop_VITIS_LOOP_35_1_proc_U0_m_axi_gmem1_AWSIZE,
        m_axi_gmem1_AWBURST => Loop_VITIS_LOOP_35_1_proc_U0_m_axi_gmem1_AWBURST,
        m_axi_gmem1_AWLOCK => Loop_VITIS_LOOP_35_1_proc_U0_m_axi_gmem1_AWLOCK,
        m_axi_gmem1_AWCACHE => Loop_VITIS_LOOP_35_1_proc_U0_m_axi_gmem1_AWCACHE,
        m_axi_gmem1_AWPROT => Loop_VITIS_LOOP_35_1_proc_U0_m_axi_gmem1_AWPROT,
        m_axi_gmem1_AWQOS => Loop_VITIS_LOOP_35_1_proc_U0_m_axi_gmem1_AWQOS,
        m_axi_gmem1_AWREGION => Loop_VITIS_LOOP_35_1_proc_U0_m_axi_gmem1_AWREGION,
        m_axi_gmem1_AWUSER => Loop_VITIS_LOOP_35_1_proc_U0_m_axi_gmem1_AWUSER,
        m_axi_gmem1_WVALID => Loop_VITIS_LOOP_35_1_proc_U0_m_axi_gmem1_WVALID,
        m_axi_gmem1_WREADY => ap_const_logic_0,
        m_axi_gmem1_WDATA => Loop_VITIS_LOOP_35_1_proc_U0_m_axi_gmem1_WDATA,
        m_axi_gmem1_WSTRB => Loop_VITIS_LOOP_35_1_proc_U0_m_axi_gmem1_WSTRB,
        m_axi_gmem1_WLAST => Loop_VITIS_LOOP_35_1_proc_U0_m_axi_gmem1_WLAST,
        m_axi_gmem1_WID => Loop_VITIS_LOOP_35_1_proc_U0_m_axi_gmem1_WID,
        m_axi_gmem1_WUSER => Loop_VITIS_LOOP_35_1_proc_U0_m_axi_gmem1_WUSER,
        m_axi_gmem1_ARVALID => Loop_VITIS_LOOP_35_1_proc_U0_m_axi_gmem1_ARVALID,
        m_axi_gmem1_ARREADY => gmem1_ARREADY,
        m_axi_gmem1_ARADDR => Loop_VITIS_LOOP_35_1_proc_U0_m_axi_gmem1_ARADDR,
        m_axi_gmem1_ARID => Loop_VITIS_LOOP_35_1_proc_U0_m_axi_gmem1_ARID,
        m_axi_gmem1_ARLEN => Loop_VITIS_LOOP_35_1_proc_U0_m_axi_gmem1_ARLEN,
        m_axi_gmem1_ARSIZE => Loop_VITIS_LOOP_35_1_proc_U0_m_axi_gmem1_ARSIZE,
        m_axi_gmem1_ARBURST => Loop_VITIS_LOOP_35_1_proc_U0_m_axi_gmem1_ARBURST,
        m_axi_gmem1_ARLOCK => Loop_VITIS_LOOP_35_1_proc_U0_m_axi_gmem1_ARLOCK,
        m_axi_gmem1_ARCACHE => Loop_VITIS_LOOP_35_1_proc_U0_m_axi_gmem1_ARCACHE,
        m_axi_gmem1_ARPROT => Loop_VITIS_LOOP_35_1_proc_U0_m_axi_gmem1_ARPROT,
        m_axi_gmem1_ARQOS => Loop_VITIS_LOOP_35_1_proc_U0_m_axi_gmem1_ARQOS,
        m_axi_gmem1_ARREGION => Loop_VITIS_LOOP_35_1_proc_U0_m_axi_gmem1_ARREGION,
        m_axi_gmem1_ARUSER => Loop_VITIS_LOOP_35_1_proc_U0_m_axi_gmem1_ARUSER,
        m_axi_gmem1_RVALID => gmem1_RVALID,
        m_axi_gmem1_RREADY => Loop_VITIS_LOOP_35_1_proc_U0_m_axi_gmem1_RREADY,
        m_axi_gmem1_RDATA => gmem1_RDATA,
        m_axi_gmem1_RLAST => gmem1_RLAST,
        m_axi_gmem1_RID => gmem1_RID,
        m_axi_gmem1_RUSER => gmem1_RUSER,
        m_axi_gmem1_RRESP => gmem1_RRESP,
        m_axi_gmem1_BVALID => ap_const_logic_0,
        m_axi_gmem1_BREADY => Loop_VITIS_LOOP_35_1_proc_U0_m_axi_gmem1_BREADY,
        m_axi_gmem1_BRESP => ap_const_lv2_0,
        m_axi_gmem1_BID => ap_const_lv1_0,
        m_axi_gmem1_BUSER => ap_const_lv1_0,
        p_kernel_address0 => Loop_VITIS_LOOP_35_1_proc_U0_p_kernel_address0,
        p_kernel_ce0 => Loop_VITIS_LOOP_35_1_proc_U0_p_kernel_ce0,
        p_kernel_we0 => Loop_VITIS_LOOP_35_1_proc_U0_p_kernel_we0,
        p_kernel_d0 => Loop_VITIS_LOOP_35_1_proc_U0_p_kernel_d0);

    Array2xfMat_8_0_128_128_1_U0 : component erosion_accel_Array2xfMat_8_0_128_128_1_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => Array2xfMat_8_0_128_128_1_U0_ap_start,
        ap_done => Array2xfMat_8_0_128_128_1_U0_ap_done,
        ap_continue => Array2xfMat_8_0_128_128_1_U0_ap_continue,
        ap_idle => Array2xfMat_8_0_128_128_1_U0_ap_idle,
        ap_ready => Array2xfMat_8_0_128_128_1_U0_ap_ready,
        m_axi_gmem0_AWVALID => Array2xfMat_8_0_128_128_1_U0_m_axi_gmem0_AWVALID,
        m_axi_gmem0_AWREADY => ap_const_logic_0,
        m_axi_gmem0_AWADDR => Array2xfMat_8_0_128_128_1_U0_m_axi_gmem0_AWADDR,
        m_axi_gmem0_AWID => Array2xfMat_8_0_128_128_1_U0_m_axi_gmem0_AWID,
        m_axi_gmem0_AWLEN => Array2xfMat_8_0_128_128_1_U0_m_axi_gmem0_AWLEN,
        m_axi_gmem0_AWSIZE => Array2xfMat_8_0_128_128_1_U0_m_axi_gmem0_AWSIZE,
        m_axi_gmem0_AWBURST => Array2xfMat_8_0_128_128_1_U0_m_axi_gmem0_AWBURST,
        m_axi_gmem0_AWLOCK => Array2xfMat_8_0_128_128_1_U0_m_axi_gmem0_AWLOCK,
        m_axi_gmem0_AWCACHE => Array2xfMat_8_0_128_128_1_U0_m_axi_gmem0_AWCACHE,
        m_axi_gmem0_AWPROT => Array2xfMat_8_0_128_128_1_U0_m_axi_gmem0_AWPROT,
        m_axi_gmem0_AWQOS => Array2xfMat_8_0_128_128_1_U0_m_axi_gmem0_AWQOS,
        m_axi_gmem0_AWREGION => Array2xfMat_8_0_128_128_1_U0_m_axi_gmem0_AWREGION,
        m_axi_gmem0_AWUSER => Array2xfMat_8_0_128_128_1_U0_m_axi_gmem0_AWUSER,
        m_axi_gmem0_WVALID => Array2xfMat_8_0_128_128_1_U0_m_axi_gmem0_WVALID,
        m_axi_gmem0_WREADY => ap_const_logic_0,
        m_axi_gmem0_WDATA => Array2xfMat_8_0_128_128_1_U0_m_axi_gmem0_WDATA,
        m_axi_gmem0_WSTRB => Array2xfMat_8_0_128_128_1_U0_m_axi_gmem0_WSTRB,
        m_axi_gmem0_WLAST => Array2xfMat_8_0_128_128_1_U0_m_axi_gmem0_WLAST,
        m_axi_gmem0_WID => Array2xfMat_8_0_128_128_1_U0_m_axi_gmem0_WID,
        m_axi_gmem0_WUSER => Array2xfMat_8_0_128_128_1_U0_m_axi_gmem0_WUSER,
        m_axi_gmem0_ARVALID => Array2xfMat_8_0_128_128_1_U0_m_axi_gmem0_ARVALID,
        m_axi_gmem0_ARREADY => gmem0_ARREADY,
        m_axi_gmem0_ARADDR => Array2xfMat_8_0_128_128_1_U0_m_axi_gmem0_ARADDR,
        m_axi_gmem0_ARID => Array2xfMat_8_0_128_128_1_U0_m_axi_gmem0_ARID,
        m_axi_gmem0_ARLEN => Array2xfMat_8_0_128_128_1_U0_m_axi_gmem0_ARLEN,
        m_axi_gmem0_ARSIZE => Array2xfMat_8_0_128_128_1_U0_m_axi_gmem0_ARSIZE,
        m_axi_gmem0_ARBURST => Array2xfMat_8_0_128_128_1_U0_m_axi_gmem0_ARBURST,
        m_axi_gmem0_ARLOCK => Array2xfMat_8_0_128_128_1_U0_m_axi_gmem0_ARLOCK,
        m_axi_gmem0_ARCACHE => Array2xfMat_8_0_128_128_1_U0_m_axi_gmem0_ARCACHE,
        m_axi_gmem0_ARPROT => Array2xfMat_8_0_128_128_1_U0_m_axi_gmem0_ARPROT,
        m_axi_gmem0_ARQOS => Array2xfMat_8_0_128_128_1_U0_m_axi_gmem0_ARQOS,
        m_axi_gmem0_ARREGION => Array2xfMat_8_0_128_128_1_U0_m_axi_gmem0_ARREGION,
        m_axi_gmem0_ARUSER => Array2xfMat_8_0_128_128_1_U0_m_axi_gmem0_ARUSER,
        m_axi_gmem0_RVALID => gmem0_RVALID,
        m_axi_gmem0_RREADY => Array2xfMat_8_0_128_128_1_U0_m_axi_gmem0_RREADY,
        m_axi_gmem0_RDATA => gmem0_RDATA,
        m_axi_gmem0_RLAST => gmem0_RLAST,
        m_axi_gmem0_RID => gmem0_RID,
        m_axi_gmem0_RUSER => gmem0_RUSER,
        m_axi_gmem0_RRESP => gmem0_RRESP,
        m_axi_gmem0_BVALID => ap_const_logic_0,
        m_axi_gmem0_BREADY => Array2xfMat_8_0_128_128_1_U0_m_axi_gmem0_BREADY,
        m_axi_gmem0_BRESP => ap_const_lv2_0,
        m_axi_gmem0_BID => ap_const_lv1_0,
        m_axi_gmem0_BUSER => ap_const_lv1_0,
        imgInput_417_din => Array2xfMat_8_0_128_128_1_U0_imgInput_417_din,
        imgInput_417_full_n => imgInput_data_full_n,
        imgInput_417_write => Array2xfMat_8_0_128_128_1_U0_imgInput_417_write,
        srcPtr_dout => img_in_c_dout,
        srcPtr_empty_n => img_in_c_empty_n,
        srcPtr_read => Array2xfMat_8_0_128_128_1_U0_srcPtr_read,
        dstMat_1_dout => imgInput_rows_c_dout,
        dstMat_1_empty_n => imgInput_rows_c_empty_n,
        dstMat_1_read => Array2xfMat_8_0_128_128_1_U0_dstMat_1_read,
        dstMat_2_dout => imgInput_cols_c_dout,
        dstMat_2_empty_n => imgInput_cols_c_empty_n,
        dstMat_2_read => Array2xfMat_8_0_128_128_1_U0_dstMat_2_read,
        dstMat_1_out_din => Array2xfMat_8_0_128_128_1_U0_dstMat_1_out_din,
        dstMat_1_out_full_n => imgInput_rows_c9_full_n,
        dstMat_1_out_write => Array2xfMat_8_0_128_128_1_U0_dstMat_1_out_write,
        dstMat_2_out_din => Array2xfMat_8_0_128_128_1_U0_dstMat_2_out_din,
        dstMat_2_out_full_n => imgInput_cols_c10_full_n,
        dstMat_2_out_write => Array2xfMat_8_0_128_128_1_U0_dstMat_2_out_write);

    erode_0_0_128_128_2_3_3_1_1_U0 : component erosion_accel_erode_0_0_128_128_2_3_3_1_1_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => erode_0_0_128_128_2_3_3_1_1_U0_ap_start,
        ap_done => erode_0_0_128_128_2_3_3_1_1_U0_ap_done,
        ap_continue => erode_0_0_128_128_2_3_3_1_1_U0_ap_continue,
        ap_idle => erode_0_0_128_128_2_3_3_1_1_U0_ap_idle,
        ap_ready => erode_0_0_128_128_2_3_3_1_1_U0_ap_ready,
        imgInput_417_dout => imgInput_data_dout,
        imgInput_417_empty_n => imgInput_data_empty_n,
        imgInput_417_read => erode_0_0_128_128_2_3_3_1_1_U0_imgInput_417_read,
        imgOutput_418_din => erode_0_0_128_128_2_3_3_1_1_U0_imgOutput_418_din,
        imgOutput_418_full_n => imgOutput_data_full_n,
        imgOutput_418_write => erode_0_0_128_128_2_3_3_1_1_U0_imgOutput_418_write,
        p_src_1_dout => imgInput_rows_c9_dout,
        p_src_1_empty_n => imgInput_rows_c9_empty_n,
        p_src_1_read => erode_0_0_128_128_2_3_3_1_1_U0_p_src_1_read,
        p_src_2_dout => imgInput_cols_c10_dout,
        p_src_2_empty_n => imgInput_cols_c10_empty_n,
        p_src_2_read => erode_0_0_128_128_2_3_3_1_1_U0_p_src_2_read,
        p_kernel_address0 => erode_0_0_128_128_2_3_3_1_1_U0_p_kernel_address0,
        p_kernel_ce0 => erode_0_0_128_128_2_3_3_1_1_U0_p_kernel_ce0,
        p_kernel_q0 => p_kernel_t_q0);

    xfMat2Array_8_0_128_128_1_U0 : component erosion_accel_xfMat2Array_8_0_128_128_1_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => xfMat2Array_8_0_128_128_1_U0_ap_start,
        ap_done => xfMat2Array_8_0_128_128_1_U0_ap_done,
        ap_continue => xfMat2Array_8_0_128_128_1_U0_ap_continue,
        ap_idle => xfMat2Array_8_0_128_128_1_U0_ap_idle,
        ap_ready => xfMat2Array_8_0_128_128_1_U0_ap_ready,
        imgOutput_418_dout => imgOutput_data_dout,
        imgOutput_418_empty_n => imgOutput_data_empty_n,
        imgOutput_418_read => xfMat2Array_8_0_128_128_1_U0_imgOutput_418_read,
        m_axi_gmem2_AWVALID => xfMat2Array_8_0_128_128_1_U0_m_axi_gmem2_AWVALID,
        m_axi_gmem2_AWREADY => gmem2_AWREADY,
        m_axi_gmem2_AWADDR => xfMat2Array_8_0_128_128_1_U0_m_axi_gmem2_AWADDR,
        m_axi_gmem2_AWID => xfMat2Array_8_0_128_128_1_U0_m_axi_gmem2_AWID,
        m_axi_gmem2_AWLEN => xfMat2Array_8_0_128_128_1_U0_m_axi_gmem2_AWLEN,
        m_axi_gmem2_AWSIZE => xfMat2Array_8_0_128_128_1_U0_m_axi_gmem2_AWSIZE,
        m_axi_gmem2_AWBURST => xfMat2Array_8_0_128_128_1_U0_m_axi_gmem2_AWBURST,
        m_axi_gmem2_AWLOCK => xfMat2Array_8_0_128_128_1_U0_m_axi_gmem2_AWLOCK,
        m_axi_gmem2_AWCACHE => xfMat2Array_8_0_128_128_1_U0_m_axi_gmem2_AWCACHE,
        m_axi_gmem2_AWPROT => xfMat2Array_8_0_128_128_1_U0_m_axi_gmem2_AWPROT,
        m_axi_gmem2_AWQOS => xfMat2Array_8_0_128_128_1_U0_m_axi_gmem2_AWQOS,
        m_axi_gmem2_AWREGION => xfMat2Array_8_0_128_128_1_U0_m_axi_gmem2_AWREGION,
        m_axi_gmem2_AWUSER => xfMat2Array_8_0_128_128_1_U0_m_axi_gmem2_AWUSER,
        m_axi_gmem2_WVALID => xfMat2Array_8_0_128_128_1_U0_m_axi_gmem2_WVALID,
        m_axi_gmem2_WREADY => gmem2_WREADY,
        m_axi_gmem2_WDATA => xfMat2Array_8_0_128_128_1_U0_m_axi_gmem2_WDATA,
        m_axi_gmem2_WSTRB => xfMat2Array_8_0_128_128_1_U0_m_axi_gmem2_WSTRB,
        m_axi_gmem2_WLAST => xfMat2Array_8_0_128_128_1_U0_m_axi_gmem2_WLAST,
        m_axi_gmem2_WID => xfMat2Array_8_0_128_128_1_U0_m_axi_gmem2_WID,
        m_axi_gmem2_WUSER => xfMat2Array_8_0_128_128_1_U0_m_axi_gmem2_WUSER,
        m_axi_gmem2_ARVALID => xfMat2Array_8_0_128_128_1_U0_m_axi_gmem2_ARVALID,
        m_axi_gmem2_ARREADY => ap_const_logic_0,
        m_axi_gmem2_ARADDR => xfMat2Array_8_0_128_128_1_U0_m_axi_gmem2_ARADDR,
        m_axi_gmem2_ARID => xfMat2Array_8_0_128_128_1_U0_m_axi_gmem2_ARID,
        m_axi_gmem2_ARLEN => xfMat2Array_8_0_128_128_1_U0_m_axi_gmem2_ARLEN,
        m_axi_gmem2_ARSIZE => xfMat2Array_8_0_128_128_1_U0_m_axi_gmem2_ARSIZE,
        m_axi_gmem2_ARBURST => xfMat2Array_8_0_128_128_1_U0_m_axi_gmem2_ARBURST,
        m_axi_gmem2_ARLOCK => xfMat2Array_8_0_128_128_1_U0_m_axi_gmem2_ARLOCK,
        m_axi_gmem2_ARCACHE => xfMat2Array_8_0_128_128_1_U0_m_axi_gmem2_ARCACHE,
        m_axi_gmem2_ARPROT => xfMat2Array_8_0_128_128_1_U0_m_axi_gmem2_ARPROT,
        m_axi_gmem2_ARQOS => xfMat2Array_8_0_128_128_1_U0_m_axi_gmem2_ARQOS,
        m_axi_gmem2_ARREGION => xfMat2Array_8_0_128_128_1_U0_m_axi_gmem2_ARREGION,
        m_axi_gmem2_ARUSER => xfMat2Array_8_0_128_128_1_U0_m_axi_gmem2_ARUSER,
        m_axi_gmem2_RVALID => ap_const_logic_0,
        m_axi_gmem2_RREADY => xfMat2Array_8_0_128_128_1_U0_m_axi_gmem2_RREADY,
        m_axi_gmem2_RDATA => ap_const_lv8_0,
        m_axi_gmem2_RLAST => ap_const_logic_0,
        m_axi_gmem2_RID => ap_const_lv1_0,
        m_axi_gmem2_RUSER => ap_const_lv1_0,
        m_axi_gmem2_RRESP => ap_const_lv2_0,
        m_axi_gmem2_BVALID => gmem2_BVALID,
        m_axi_gmem2_BREADY => xfMat2Array_8_0_128_128_1_U0_m_axi_gmem2_BREADY,
        m_axi_gmem2_BRESP => gmem2_BRESP,
        m_axi_gmem2_BID => gmem2_BID,
        m_axi_gmem2_BUSER => gmem2_BUSER,
        srcMat_1_dout => imgOutput_rows_c_dout,
        srcMat_1_empty_n => imgOutput_rows_c_empty_n,
        srcMat_1_read => xfMat2Array_8_0_128_128_1_U0_srcMat_1_read,
        srcMat_2_dout => imgOutput_cols_c_dout,
        srcMat_2_empty_n => imgOutput_cols_c_empty_n,
        srcMat_2_read => xfMat2Array_8_0_128_128_1_U0_srcMat_2_read,
        dstPtr_dout => img_out_c_dout,
        dstPtr_empty_n => img_out_c_empty_n,
        dstPtr_read => xfMat2Array_8_0_128_128_1_U0_dstPtr_read);

    img_in_c_U : component erosion_accel_fifo_w64_d3_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => erosion_accel_entry39_U0_img_in_out_din,
        if_full_n => img_in_c_full_n,
        if_write => erosion_accel_entry39_U0_img_in_out_write,
        if_dout => img_in_c_dout,
        if_empty_n => img_in_c_empty_n,
        if_read => Array2xfMat_8_0_128_128_1_U0_srcPtr_read);

    process_shape_c_U : component erosion_accel_fifo_w64_d2_S_x
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => erosion_accel_entry39_U0_process_shape_out_din,
        if_full_n => process_shape_c_full_n,
        if_write => erosion_accel_entry39_U0_process_shape_out_write,
        if_dout => process_shape_c_dout,
        if_empty_n => process_shape_c_empty_n,
        if_read => Loop_VITIS_LOOP_35_1_proc_U0_process_shape_read);

    img_out_c_U : component erosion_accel_fifo_w64_d5_S
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => erosion_accel_entry39_U0_img_out_out_din,
        if_full_n => img_out_c_full_n,
        if_write => erosion_accel_entry39_U0_img_out_out_write,
        if_dout => img_out_c_dout,
        if_empty_n => img_out_c_empty_n,
        if_read => xfMat2Array_8_0_128_128_1_U0_dstPtr_read);

    height_c_U : component erosion_accel_fifo_w32_d2_S_x1
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => erosion_accel_entry39_U0_height_out_din,
        if_full_n => height_c_full_n,
        if_write => erosion_accel_entry39_U0_height_out_write,
        if_dout => height_c_dout,
        if_empty_n => height_c_empty_n,
        if_read => Block_split2_proc_U0_height_read);

    width_c_U : component erosion_accel_fifo_w32_d2_S_x1
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => erosion_accel_entry39_U0_width_out_din,
        if_full_n => width_c_full_n,
        if_write => erosion_accel_entry39_U0_width_out_write,
        if_dout => width_c_dout,
        if_empty_n => width_c_empty_n,
        if_read => Block_split2_proc_U0_width_read);

    imgInput_rows_c_U : component erosion_accel_fifo_w32_d2_S_x1
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Block_split2_proc_U0_imgInput_rows_out_din,
        if_full_n => imgInput_rows_c_full_n,
        if_write => Block_split2_proc_U0_imgInput_rows_out_write,
        if_dout => imgInput_rows_c_dout,
        if_empty_n => imgInput_rows_c_empty_n,
        if_read => Array2xfMat_8_0_128_128_1_U0_dstMat_1_read);

    imgInput_cols_c_U : component erosion_accel_fifo_w32_d2_S_x1
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Block_split2_proc_U0_imgInput_cols_out_din,
        if_full_n => imgInput_cols_c_full_n,
        if_write => Block_split2_proc_U0_imgInput_cols_out_write,
        if_dout => imgInput_cols_c_dout,
        if_empty_n => imgInput_cols_c_empty_n,
        if_read => Array2xfMat_8_0_128_128_1_U0_dstMat_2_read);

    imgOutput_rows_c_U : component erosion_accel_fifo_w32_d4_S_x
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Block_split2_proc_U0_imgOutput_rows_out_din,
        if_full_n => imgOutput_rows_c_full_n,
        if_write => Block_split2_proc_U0_imgOutput_rows_out_write,
        if_dout => imgOutput_rows_c_dout,
        if_empty_n => imgOutput_rows_c_empty_n,
        if_read => xfMat2Array_8_0_128_128_1_U0_srcMat_1_read);

    imgOutput_cols_c_U : component erosion_accel_fifo_w32_d4_S_x
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Block_split2_proc_U0_imgOutput_cols_out_din,
        if_full_n => imgOutput_cols_c_full_n,
        if_write => Block_split2_proc_U0_imgOutput_cols_out_write,
        if_dout => imgOutput_cols_c_dout,
        if_empty_n => imgOutput_cols_c_empty_n,
        if_read => xfMat2Array_8_0_128_128_1_U0_srcMat_2_read);

    imgInput_data_U : component erosion_accel_fifo_w8_d2_S_x0
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Array2xfMat_8_0_128_128_1_U0_imgInput_417_din,
        if_full_n => imgInput_data_full_n,
        if_write => Array2xfMat_8_0_128_128_1_U0_imgInput_417_write,
        if_dout => imgInput_data_dout,
        if_empty_n => imgInput_data_empty_n,
        if_read => erode_0_0_128_128_2_3_3_1_1_U0_imgInput_417_read);

    imgInput_rows_c9_U : component erosion_accel_fifo_w32_d2_S_x1
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Array2xfMat_8_0_128_128_1_U0_dstMat_1_out_din,
        if_full_n => imgInput_rows_c9_full_n,
        if_write => Array2xfMat_8_0_128_128_1_U0_dstMat_1_out_write,
        if_dout => imgInput_rows_c9_dout,
        if_empty_n => imgInput_rows_c9_empty_n,
        if_read => erode_0_0_128_128_2_3_3_1_1_U0_p_src_1_read);

    imgInput_cols_c10_U : component erosion_accel_fifo_w32_d2_S_x1
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Array2xfMat_8_0_128_128_1_U0_dstMat_2_out_din,
        if_full_n => imgInput_cols_c10_full_n,
        if_write => Array2xfMat_8_0_128_128_1_U0_dstMat_2_out_write,
        if_dout => imgInput_cols_c10_dout,
        if_empty_n => imgInput_cols_c10_empty_n,
        if_read => erode_0_0_128_128_2_3_3_1_1_U0_p_src_2_read);

    imgOutput_data_U : component erosion_accel_fifo_w8_d2_S_x0
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => erode_0_0_128_128_2_3_3_1_1_U0_imgOutput_418_din,
        if_full_n => imgOutput_data_full_n,
        if_write => erode_0_0_128_128_2_3_3_1_1_U0_imgOutput_418_write,
        if_dout => imgOutput_data_dout,
        if_empty_n => imgOutput_data_empty_n,
        if_read => xfMat2Array_8_0_128_128_1_U0_imgOutput_418_read);

    start_for_Block_split2_proc_U0_U : component erosion_accel_start_for_Block_split2_proc_U0
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_Block_split2_proc_U0_din,
        if_full_n => start_for_Block_split2_proc_U0_full_n,
        if_write => erosion_accel_entry39_U0_start_write,
        if_dout => start_for_Block_split2_proc_U0_dout,
        if_empty_n => start_for_Block_split2_proc_U0_empty_n,
        if_read => Block_split2_proc_U0_ap_ready);

    start_for_xfMat2Array_8_0_128_128_1_U0_U : component erosion_accel_start_for_xfMat2Array_8_0_128_128_1_U0
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => start_for_xfMat2Array_8_0_128_128_1_U0_din,
        if_full_n => start_for_xfMat2Array_8_0_128_128_1_U0_full_n,
        if_write => erosion_accel_entry39_U0_start_write,
        if_dout => start_for_xfMat2Array_8_0_128_128_1_U0_dout,
        if_empty_n => start_for_xfMat2Array_8_0_128_128_1_U0_empty_n,
        if_read => xfMat2Array_8_0_128_128_1_U0_ap_ready);





    ap_sync_reg_Array2xfMat_8_0_128_128_1_U0_ap_ready_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_Array2xfMat_8_0_128_128_1_U0_ap_ready <= ap_const_logic_0;
            else
                if (((ap_sync_ready and ap_start) = ap_const_logic_1)) then 
                    ap_sync_reg_Array2xfMat_8_0_128_128_1_U0_ap_ready <= ap_const_logic_0;
                else 
                    ap_sync_reg_Array2xfMat_8_0_128_128_1_U0_ap_ready <= ap_sync_Array2xfMat_8_0_128_128_1_U0_ap_ready;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_Loop_VITIS_LOOP_35_1_proc_U0_ap_ready_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_Loop_VITIS_LOOP_35_1_proc_U0_ap_ready <= ap_const_logic_0;
            else
                if (((ap_sync_ready and ap_start) = ap_const_logic_1)) then 
                    ap_sync_reg_Loop_VITIS_LOOP_35_1_proc_U0_ap_ready <= ap_const_logic_0;
                else 
                    ap_sync_reg_Loop_VITIS_LOOP_35_1_proc_U0_ap_ready <= ap_sync_Loop_VITIS_LOOP_35_1_proc_U0_ap_ready;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_erosion_accel_entry39_U0_ap_ready_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_erosion_accel_entry39_U0_ap_ready <= ap_const_logic_0;
            else
                if (((ap_sync_ready and ap_start) = ap_const_logic_1)) then 
                    ap_sync_reg_erosion_accel_entry39_U0_ap_ready <= ap_const_logic_0;
                else 
                    ap_sync_reg_erosion_accel_entry39_U0_ap_ready <= ap_sync_erosion_accel_entry39_U0_ap_ready;
                end if; 
            end if;
        end if;
    end process;


    Array2xfMat_8_0_128_128_1_U0_ap_ready_count_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_sync_ready = ap_const_logic_1) and (ap_const_logic_0 = Array2xfMat_8_0_128_128_1_U0_ap_ready))) then 
                Array2xfMat_8_0_128_128_1_U0_ap_ready_count <= std_logic_vector(unsigned(Array2xfMat_8_0_128_128_1_U0_ap_ready_count) - unsigned(ap_const_lv2_1));
            elsif (((ap_sync_ready = ap_const_logic_0) and (ap_const_logic_1 = Array2xfMat_8_0_128_128_1_U0_ap_ready))) then 
                Array2xfMat_8_0_128_128_1_U0_ap_ready_count <= std_logic_vector(unsigned(Array2xfMat_8_0_128_128_1_U0_ap_ready_count) + unsigned(ap_const_lv2_1));
            end if; 
        end if;
    end process;

    Loop_VITIS_LOOP_35_1_proc_U0_ap_ready_count_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_sync_ready = ap_const_logic_1) and (ap_const_logic_0 = Loop_VITIS_LOOP_35_1_proc_U0_ap_ready))) then 
                Loop_VITIS_LOOP_35_1_proc_U0_ap_ready_count <= std_logic_vector(unsigned(Loop_VITIS_LOOP_35_1_proc_U0_ap_ready_count) - unsigned(ap_const_lv2_1));
            elsif (((ap_sync_ready = ap_const_logic_0) and (ap_const_logic_1 = Loop_VITIS_LOOP_35_1_proc_U0_ap_ready))) then 
                Loop_VITIS_LOOP_35_1_proc_U0_ap_ready_count <= std_logic_vector(unsigned(Loop_VITIS_LOOP_35_1_proc_U0_ap_ready_count) + unsigned(ap_const_lv2_1));
            end if; 
        end if;
    end process;

    erosion_accel_entry39_U0_ap_ready_count_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_sync_ready = ap_const_logic_1) and (erosion_accel_entry39_U0_ap_ready = ap_const_logic_0))) then 
                erosion_accel_entry39_U0_ap_ready_count <= std_logic_vector(unsigned(erosion_accel_entry39_U0_ap_ready_count) - unsigned(ap_const_lv2_1));
            elsif (((ap_sync_ready = ap_const_logic_0) and (erosion_accel_entry39_U0_ap_ready = ap_const_logic_1))) then 
                erosion_accel_entry39_U0_ap_ready_count <= std_logic_vector(unsigned(erosion_accel_entry39_U0_ap_ready_count) + unsigned(ap_const_lv2_1));
            end if; 
        end if;
    end process;
    Array2xfMat_8_0_128_128_1_U0_ap_continue <= ap_const_logic_1;
    Array2xfMat_8_0_128_128_1_U0_ap_start <= ((ap_sync_reg_Array2xfMat_8_0_128_128_1_U0_ap_ready xor ap_const_logic_1) and ap_start);
    Array2xfMat_8_0_128_128_1_U0_start_full_n <= ap_const_logic_1;
    Array2xfMat_8_0_128_128_1_U0_start_write <= ap_const_logic_0;
    Block_split2_proc_U0_ap_continue <= ap_const_logic_1;
    Block_split2_proc_U0_ap_start <= start_for_Block_split2_proc_U0_empty_n;
    Block_split2_proc_U0_start_full_n <= ap_const_logic_1;
    Block_split2_proc_U0_start_write <= ap_const_logic_0;
    Loop_VITIS_LOOP_35_1_proc_U0_ap_continue <= p_kernel_i_full_n;
    Loop_VITIS_LOOP_35_1_proc_U0_ap_start <= ((ap_sync_reg_Loop_VITIS_LOOP_35_1_proc_U0_ap_ready xor ap_const_logic_1) and ap_start);
    Loop_VITIS_LOOP_35_1_proc_U0_p_kernel_full_n <= p_kernel_i_full_n;
    Loop_VITIS_LOOP_35_1_proc_U0_start_full_n <= ap_const_logic_1;
    Loop_VITIS_LOOP_35_1_proc_U0_start_write <= ap_const_logic_0;
    ap_channel_done_p_kernel <= Loop_VITIS_LOOP_35_1_proc_U0_ap_done;
    ap_done <= xfMat2Array_8_0_128_128_1_U0_ap_done;
    ap_idle <= (xfMat2Array_8_0_128_128_1_U0_ap_idle and (p_kernel_t_empty_n xor ap_const_logic_1) and erosion_accel_entry39_U0_ap_idle and erode_0_0_128_128_2_3_3_1_1_U0_ap_idle and Loop_VITIS_LOOP_35_1_proc_U0_ap_idle and Block_split2_proc_U0_ap_idle and Array2xfMat_8_0_128_128_1_U0_ap_idle);
    ap_ready <= ap_sync_ready;

    ap_rst_n_inv_assign_proc : process(ap_rst_n)
    begin
                ap_rst_n_inv <= not(ap_rst_n);
    end process;

    ap_sync_Array2xfMat_8_0_128_128_1_U0_ap_ready <= (ap_sync_reg_Array2xfMat_8_0_128_128_1_U0_ap_ready or Array2xfMat_8_0_128_128_1_U0_ap_ready);
    ap_sync_Loop_VITIS_LOOP_35_1_proc_U0_ap_ready <= (ap_sync_reg_Loop_VITIS_LOOP_35_1_proc_U0_ap_ready or Loop_VITIS_LOOP_35_1_proc_U0_ap_ready);
    ap_sync_continue <= ap_const_logic_1;
    ap_sync_done <= xfMat2Array_8_0_128_128_1_U0_ap_done;
    ap_sync_erosion_accel_entry39_U0_ap_ready <= (erosion_accel_entry39_U0_ap_ready or ap_sync_reg_erosion_accel_entry39_U0_ap_ready);
    ap_sync_ready <= (ap_sync_erosion_accel_entry39_U0_ap_ready and ap_sync_Loop_VITIS_LOOP_35_1_proc_U0_ap_ready and ap_sync_Array2xfMat_8_0_128_128_1_U0_ap_ready);
    erode_0_0_128_128_2_3_3_1_1_U0_ap_continue <= ap_const_logic_1;
    erode_0_0_128_128_2_3_3_1_1_U0_ap_start <= p_kernel_t_empty_n;
    erode_0_0_128_128_2_3_3_1_1_U0_start_full_n <= ap_const_logic_1;
    erode_0_0_128_128_2_3_3_1_1_U0_start_write <= ap_const_logic_0;
    erosion_accel_entry39_U0_ap_continue <= ap_const_logic_1;
    erosion_accel_entry39_U0_ap_start <= ((ap_sync_reg_erosion_accel_entry39_U0_ap_ready xor ap_const_logic_1) and ap_start);
    erosion_accel_entry39_U0_start_full_n <= (start_for_xfMat2Array_8_0_128_128_1_U0_full_n and start_for_Block_split2_proc_U0_full_n);
    start_for_Block_split2_proc_U0_din <= (0=>ap_const_logic_1, others=>'-');
    start_for_xfMat2Array_8_0_128_128_1_U0_din <= (0=>ap_const_logic_1, others=>'-');
    xfMat2Array_8_0_128_128_1_U0_ap_continue <= ap_const_logic_1;
    xfMat2Array_8_0_128_128_1_U0_ap_start <= start_for_xfMat2Array_8_0_128_128_1_U0_empty_n;
    xfMat2Array_8_0_128_128_1_U0_start_full_n <= ap_const_logic_1;
    xfMat2Array_8_0_128_128_1_U0_start_write <= ap_const_logic_0;
end behav;
