<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.14"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>cpu/sam3/include/sam3x8e/component/component_ssc.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="riot-logo.png"/></td>
    <td style="padding-left: 0.5em;">
    <div id="projectbrief">DecaRange RTLS ARM Application</div>
    </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.14 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_c433b04169c945a1c7f0848f853d4379.html">cpu</a></li><li class="navelem"><a class="el" href="dir_a1d039e69ef81a8c670cbed92a393078.html">sam3</a></li><li class="navelem"><a class="el" href="dir_264279ae633fa28081e3c1ec0b296140.html">include</a></li><li class="navelem"><a class="el" href="dir_81b9cdde8d092086d6cbe3a87d7d2231.html">sam3x8e</a></li><li class="navelem"><a class="el" href="dir_846e10f924bf1973ca94b745835f666c.html">component</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">component_ssc.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="component__ssc_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> *         SAM Software Package License</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> * ----------------------------------------------------------------------------</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> * Copyright (c) 2012, Atmel Corporation</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> * All rights reserved.</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> * Redistribution and use in source and binary forms, with or without</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> * modification, are permitted provided that the following condition is met:</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> * - Redistributions of source code must retain the above copyright notice,</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> * this list of conditions and the disclaimer below.</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> * Atmel&#39;s name may not be used to endorse or promote products derived from</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> * this software without specific prior written permission.</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> * DISCLAIMER: THIS SOFTWARE IS PROVIDED BY ATMEL &quot;AS IS&quot; AND ANY EXPRESS OR</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> * IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT ARE</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> * DISCLAIMED. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT,</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"> * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA,</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment"> * OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment"> * LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment"> * NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment"> * EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment"> * ----------------------------------------------------------------------------</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;</div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="preprocessor">#ifndef _SAM3XA_SSC_COMPONENT_</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="preprocessor">#define _SAM3XA_SSC_COMPONENT_</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;</div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {</div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;</div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="comment">/* ============================================================================= */</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="comment">/* ============================================================================= */</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;</div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;</div><div class="line"><a name="l00046"></a><span class="lineno"><a class="line" href="struct_ssc.html">   46</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l00047"></a><span class="lineno"><a class="line" href="struct_ssc.html#a54f11860d9f3df7923c8914a6fecfc82">   47</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a> <a class="code" href="struct_ssc.html#a54f11860d9f3df7923c8914a6fecfc82">SSC_CR</a>;        </div><div class="line"><a name="l00048"></a><span class="lineno"><a class="line" href="struct_ssc.html#a33c15016e9d625ad0ab2b03018eef2e4">   48</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> <a class="code" href="struct_ssc.html#a33c15016e9d625ad0ab2b03018eef2e4">SSC_CMR</a>;       </div><div class="line"><a name="l00049"></a><span class="lineno"><a class="line" href="struct_ssc.html#a8063ac8df0f4b53239bc015495acffe2">   49</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a> Reserved1[2];</div><div class="line"><a name="l00050"></a><span class="lineno"><a class="line" href="struct_ssc.html#a97495ae203c51eca3e3019ad48f62965">   50</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> <a class="code" href="struct_ssc.html#a97495ae203c51eca3e3019ad48f62965">SSC_RCMR</a>;      </div><div class="line"><a name="l00051"></a><span class="lineno"><a class="line" href="struct_ssc.html#a52916bf70435fe4624720145b50d17c8">   51</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> <a class="code" href="struct_ssc.html#a52916bf70435fe4624720145b50d17c8">SSC_RFMR</a>;      </div><div class="line"><a name="l00052"></a><span class="lineno"><a class="line" href="struct_ssc.html#abecb6c4b5f02419385bf56984cff96ec">   52</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> <a class="code" href="struct_ssc.html#abecb6c4b5f02419385bf56984cff96ec">SSC_TCMR</a>;      </div><div class="line"><a name="l00053"></a><span class="lineno"><a class="line" href="struct_ssc.html#a89997be36a0d13c5e3de45ddc64354d6">   53</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> <a class="code" href="struct_ssc.html#a89997be36a0d13c5e3de45ddc64354d6">SSC_TFMR</a>;      </div><div class="line"><a name="l00054"></a><span class="lineno"><a class="line" href="struct_ssc.html#af4cca25d749a03784a80e5f97bea5b4f">   54</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a> <a class="code" href="struct_ssc.html#af4cca25d749a03784a80e5f97bea5b4f">SSC_RHR</a>;       </div><div class="line"><a name="l00055"></a><span class="lineno"><a class="line" href="struct_ssc.html#ae521540834c1c49586000ffe0b2129e0">   55</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a> <a class="code" href="struct_ssc.html#ae521540834c1c49586000ffe0b2129e0">SSC_THR</a>;       </div><div class="line"><a name="l00056"></a><span class="lineno"><a class="line" href="struct_ssc.html#a1823db3468978991b73e878d603de39a">   56</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a> Reserved2[2];</div><div class="line"><a name="l00057"></a><span class="lineno"><a class="line" href="struct_ssc.html#a87111ae9314d3bd7c241b5953b8a80cf">   57</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a> <a class="code" href="struct_ssc.html#a87111ae9314d3bd7c241b5953b8a80cf">SSC_RSHR</a>;      </div><div class="line"><a name="l00058"></a><span class="lineno"><a class="line" href="struct_ssc.html#a30318eb846c21506ba0bb235fa06bb96">   58</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> <a class="code" href="struct_ssc.html#a30318eb846c21506ba0bb235fa06bb96">SSC_TSHR</a>;      </div><div class="line"><a name="l00059"></a><span class="lineno"><a class="line" href="struct_ssc.html#a8f2fb2f970a2716ceafc8a485aa38719">   59</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> <a class="code" href="struct_ssc.html#a8f2fb2f970a2716ceafc8a485aa38719">SSC_RC0R</a>;      </div><div class="line"><a name="l00060"></a><span class="lineno"><a class="line" href="struct_ssc.html#a441a4898dbc7c6cceb70d3fc877efdfe">   60</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> <a class="code" href="struct_ssc.html#a441a4898dbc7c6cceb70d3fc877efdfe">SSC_RC1R</a>;      </div><div class="line"><a name="l00061"></a><span class="lineno"><a class="line" href="struct_ssc.html#a2a4989786d50e675473f8cd1ddba60d3">   61</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a> <a class="code" href="struct_ssc.html#a2a4989786d50e675473f8cd1ddba60d3">SSC_SR</a>;        </div><div class="line"><a name="l00062"></a><span class="lineno"><a class="line" href="struct_ssc.html#a190f6d82716ed4f4986129180f707afb">   62</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a> <a class="code" href="struct_ssc.html#a190f6d82716ed4f4986129180f707afb">SSC_IER</a>;       </div><div class="line"><a name="l00063"></a><span class="lineno"><a class="line" href="struct_ssc.html#af332f96daaca18d7cdcfd2e9e05f6099">   63</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a> <a class="code" href="struct_ssc.html#af332f96daaca18d7cdcfd2e9e05f6099">SSC_IDR</a>;       </div><div class="line"><a name="l00064"></a><span class="lineno"><a class="line" href="struct_ssc.html#a23e50947da386d958ffd835e16287f0c">   64</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a> <a class="code" href="struct_ssc.html#a23e50947da386d958ffd835e16287f0c">SSC_IMR</a>;       </div><div class="line"><a name="l00065"></a><span class="lineno"><a class="line" href="struct_ssc.html#aff841ac10a445d61a3d18a6552806d11">   65</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a> Reserved3[37];</div><div class="line"><a name="l00066"></a><span class="lineno"><a class="line" href="struct_ssc.html#a0290aab16700fb12f75722076618c9bc">   66</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> <a class="code" href="struct_ssc.html#a0290aab16700fb12f75722076618c9bc">SSC_WPMR</a>;      </div><div class="line"><a name="l00067"></a><span class="lineno"><a class="line" href="struct_ssc.html#ae16b8eff514bcbd4226f42ed49c8f358">   67</a></span>&#160;  <a class="code" href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a> <a class="code" href="struct_ssc.html#ae16b8eff514bcbd4226f42ed49c8f358">SSC_WPSR</a>;      </div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;} <a class="code" href="struct_ssc.html">Ssc</a>;</div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="comment">/* -------- SSC_CR : (SSC Offset: 0x0) Control Register -------- */</span></div><div class="line"><a name="l00071"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_s_c.html#ga7595acb1cdb3449a180ce73a5cad6ae1">   71</a></span>&#160;<span class="preprocessor">#define SSC_CR_RXEN (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00072"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_s_c.html#ga9ec4d8d9af2fb7f26577a6ab092f0204">   72</a></span>&#160;<span class="preprocessor">#define SSC_CR_RXDIS (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00073"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_s_c.html#ga6a7f20128838dd3df608890cc38606a4">   73</a></span>&#160;<span class="preprocessor">#define SSC_CR_TXEN (0x1u &lt;&lt; 8) </span></div><div class="line"><a name="l00074"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_s_c.html#ga05497659a49b097a3d51cfde04251256">   74</a></span>&#160;<span class="preprocessor">#define SSC_CR_TXDIS (0x1u &lt;&lt; 9) </span></div><div class="line"><a name="l00075"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_s_c.html#ga0d1132493efe8596cb3daa6ea549b7d5">   75</a></span>&#160;<span class="preprocessor">#define SSC_CR_SWRST (0x1u &lt;&lt; 15) </span></div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- SSC_CMR : (SSC Offset: 0x4) Clock Mode Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00077"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_s_c.html#ga3f701a9f0819a573dc4d048c47a45f94">   77</a></span>&#160;<span class="preprocessor">#define SSC_CMR_DIV_Pos 0</span></div><div class="line"><a name="l00078"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_s_c.html#ga8f5ed60052bac141f2a1851fd8824347">   78</a></span>&#160;<span class="preprocessor">#define SSC_CMR_DIV_Msk (0xfffu &lt;&lt; SSC_CMR_DIV_Pos) </span></div><div class="line"><a name="l00079"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_s_c.html#gae2d3244231ee654599c3636908207c5c">   79</a></span>&#160;<span class="preprocessor">#define SSC_CMR_DIV(value) ((SSC_CMR_DIV_Msk &amp; ((value) &lt;&lt; SSC_CMR_DIV_Pos)))</span></div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="comment">/* -------- SSC_RCMR : (SSC Offset: 0x10) Receive Clock Mode Register -------- */</span></div><div class="line"><a name="l00081"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_s_c.html#ga3f5918dd169d1bbc1ee331ed9f569ac0">   81</a></span>&#160;<span class="preprocessor">#define SSC_RCMR_CKS_Pos 0</span></div><div class="line"><a name="l00082"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_s_c.html#ga69d2e07e3536ac3c7135edbbdce044ee">   82</a></span>&#160;<span class="preprocessor">#define SSC_RCMR_CKS_Msk (0x3u &lt;&lt; SSC_RCMR_CKS_Pos) </span></div><div class="line"><a name="l00083"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_s_c.html#gac8dcd77b8afc60511c8a0b93f949ce4b">   83</a></span>&#160;<span class="preprocessor">#define   SSC_RCMR_CKS_MCK (0x0u &lt;&lt; 0) </span></div><div class="line"><a name="l00084"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_s_c.html#ga6a35bb440481e72a4cdb5f258e73f81a">   84</a></span>&#160;<span class="preprocessor">#define   SSC_RCMR_CKS_TK (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00085"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_s_c.html#ga6a6a03020179bb03b544e2d00f7fe791">   85</a></span>&#160;<span class="preprocessor">#define   SSC_RCMR_CKS_RK (0x2u &lt;&lt; 0) </span></div><div class="line"><a name="l00086"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_s_c.html#gad598d8b37b64aae3f87368e62ce90851">   86</a></span>&#160;<span class="preprocessor">#define SSC_RCMR_CKO_Pos 2</span></div><div class="line"><a name="l00087"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_s_c.html#ga35f3467254bf5f94f0d32fe49ea1ecee">   87</a></span>&#160;<span class="preprocessor">#define SSC_RCMR_CKO_Msk (0x7u &lt;&lt; SSC_RCMR_CKO_Pos) </span></div><div class="line"><a name="l00088"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_s_c.html#gaf1af78d764d64d5273c400c732626e6a">   88</a></span>&#160;<span class="preprocessor">#define   SSC_RCMR_CKO_NONE (0x0u &lt;&lt; 2) </span></div><div class="line"><a name="l00089"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_s_c.html#gaa3136fb5b9bcceacf6762c4bd96d7c17">   89</a></span>&#160;<span class="preprocessor">#define   SSC_RCMR_CKO_CONTINUOUS (0x1u &lt;&lt; 2) </span></div><div class="line"><a name="l00090"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_s_c.html#ga20dc6012a427587bd9f416252e8199bd">   90</a></span>&#160;<span class="preprocessor">#define   SSC_RCMR_CKO_TRANSFER (0x2u &lt;&lt; 2) </span></div><div class="line"><a name="l00091"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_s_c.html#gaf195476c7a084158753562b8c7530c13">   91</a></span>&#160;<span class="preprocessor">#define SSC_RCMR_CKI (0x1u &lt;&lt; 5) </span></div><div class="line"><a name="l00092"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_s_c.html#gab616082db5c5e2d39d632ee1ae2468fe">   92</a></span>&#160;<span class="preprocessor">#define SSC_RCMR_CKG_Pos 6</span></div><div class="line"><a name="l00093"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_s_c.html#ga0eba5966f4847bb3e4f29c36e74ce36c">   93</a></span>&#160;<span class="preprocessor">#define SSC_RCMR_CKG_Msk (0x3u &lt;&lt; SSC_RCMR_CKG_Pos) </span></div><div class="line"><a name="l00094"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_s_c.html#gab266fb5211685699fbeba572e3125436">   94</a></span>&#160;<span class="preprocessor">#define   SSC_RCMR_CKG_NONE (0x0u &lt;&lt; 6) </span></div><div class="line"><a name="l00095"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_s_c.html#ga3b2c52c765635833ac74c6d21363faf2">   95</a></span>&#160;<span class="preprocessor">#define   SSC_RCMR_CKG_CONTINUOUS (0x1u &lt;&lt; 6) </span></div><div class="line"><a name="l00096"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_s_c.html#ga99ddc83d5703ae785defd9ae105c524c">   96</a></span>&#160;<span class="preprocessor">#define   SSC_RCMR_CKG_TRANSFER (0x2u &lt;&lt; 6) </span></div><div class="line"><a name="l00097"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_s_c.html#gaabdf8ffc3006412877600ff7d335bf97">   97</a></span>&#160;<span class="preprocessor">#define SSC_RCMR_START_Pos 8</span></div><div class="line"><a name="l00098"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_s_c.html#ga83543244871dd9ab8b42ede8e4042da9">   98</a></span>&#160;<span class="preprocessor">#define SSC_RCMR_START_Msk (0xfu &lt;&lt; SSC_RCMR_START_Pos) </span></div><div class="line"><a name="l00099"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_s_c.html#ga024593dd8ba4a9a2356f024a8a40153d">   99</a></span>&#160;<span class="preprocessor">#define   SSC_RCMR_START_CONTINUOUS (0x0u &lt;&lt; 8) </span></div><div class="line"><a name="l00100"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_s_c.html#gae77138b37e3bada4e5964fba65b5b098">  100</a></span>&#160;<span class="preprocessor">#define   SSC_RCMR_START_TRANSMIT (0x1u &lt;&lt; 8) </span></div><div class="line"><a name="l00101"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_s_c.html#ga75df2e66841b6f684566c25ba0dcb79e">  101</a></span>&#160;<span class="preprocessor">#define   SSC_RCMR_START_RF_LOW (0x2u &lt;&lt; 8) </span></div><div class="line"><a name="l00102"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_s_c.html#ga2197b595919575f3b3e6ca23a6c50619">  102</a></span>&#160;<span class="preprocessor">#define   SSC_RCMR_START_RF_HIGH (0x3u &lt;&lt; 8) </span></div><div class="line"><a name="l00103"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_s_c.html#ga127822d8f0cea0ac4f11f5c2335ffe0d">  103</a></span>&#160;<span class="preprocessor">#define   SSC_RCMR_START_RF_FALLING (0x4u &lt;&lt; 8) </span></div><div class="line"><a name="l00104"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_s_c.html#ga56ab9cb07f582301ac0ef5e5376b7c2a">  104</a></span>&#160;<span class="preprocessor">#define   SSC_RCMR_START_RF_RISING (0x5u &lt;&lt; 8) </span></div><div class="line"><a name="l00105"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_s_c.html#ga16de2d677f3754151b9b5a7c2f38a4d2">  105</a></span>&#160;<span class="preprocessor">#define   SSC_RCMR_START_RF_LEVEL (0x6u &lt;&lt; 8) </span></div><div class="line"><a name="l00106"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_s_c.html#gaa39c295e25b98a0d1d5fe116bf9d520b">  106</a></span>&#160;<span class="preprocessor">#define   SSC_RCMR_START_RF_EDGE (0x7u &lt;&lt; 8) </span></div><div class="line"><a name="l00107"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_s_c.html#ga77bdaf11b447e8b2b646087a6b882734">  107</a></span>&#160;<span class="preprocessor">#define   SSC_RCMR_START_CMP_0 (0x8u &lt;&lt; 8) </span></div><div class="line"><a name="l00108"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_s_c.html#ga587fbbb6211fb02a95b11cb8e0b3b9c8">  108</a></span>&#160;<span class="preprocessor">#define SSC_RCMR_STOP (0x1u &lt;&lt; 12) </span></div><div class="line"><a name="l00109"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_s_c.html#gad8731c22e525a002dd8cce069c22d4ae">  109</a></span>&#160;<span class="preprocessor">#define SSC_RCMR_STTDLY_Pos 16</span></div><div class="line"><a name="l00110"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_s_c.html#gae24b9f6b8fefe1a474d92d0a1f32f03e">  110</a></span>&#160;<span class="preprocessor">#define SSC_RCMR_STTDLY_Msk (0xffu &lt;&lt; SSC_RCMR_STTDLY_Pos) </span></div><div class="line"><a name="l00111"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_s_c.html#ga55b0acc7cd2d3745df4562614d603f12">  111</a></span>&#160;<span class="preprocessor">#define SSC_RCMR_STTDLY(value) ((SSC_RCMR_STTDLY_Msk &amp; ((value) &lt;&lt; SSC_RCMR_STTDLY_Pos)))</span></div><div class="line"><a name="l00112"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_s_c.html#gadb6af7dbe35e3d02585b3bda844675fb">  112</a></span>&#160;<span class="preprocessor">#define SSC_RCMR_PERIOD_Pos 24</span></div><div class="line"><a name="l00113"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_s_c.html#ga4625d0dbb12b0c706acd0dcc46662775">  113</a></span>&#160;<span class="preprocessor">#define SSC_RCMR_PERIOD_Msk (0xffu &lt;&lt; SSC_RCMR_PERIOD_Pos) </span></div><div class="line"><a name="l00114"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_s_c.html#ga0da871f61193233e98522eaa4024164a">  114</a></span>&#160;<span class="preprocessor">#define SSC_RCMR_PERIOD(value) ((SSC_RCMR_PERIOD_Msk &amp; ((value) &lt;&lt; SSC_RCMR_PERIOD_Pos)))</span></div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;<span class="comment">/* -------- SSC_RFMR : (SSC Offset: 0x14) Receive Frame Mode Register -------- */</span></div><div class="line"><a name="l00116"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_s_c.html#ga74953a4b34205131a5a48f376e08c68a">  116</a></span>&#160;<span class="preprocessor">#define SSC_RFMR_DATLEN_Pos 0</span></div><div class="line"><a name="l00117"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_s_c.html#gaca434251b9cf5c95de7599b5ba446bbe">  117</a></span>&#160;<span class="preprocessor">#define SSC_RFMR_DATLEN_Msk (0x1fu &lt;&lt; SSC_RFMR_DATLEN_Pos) </span></div><div class="line"><a name="l00118"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_s_c.html#gadac7d50f3f63687b064a5ae6a9ec1976">  118</a></span>&#160;<span class="preprocessor">#define SSC_RFMR_DATLEN(value) ((SSC_RFMR_DATLEN_Msk &amp; ((value) &lt;&lt; SSC_RFMR_DATLEN_Pos)))</span></div><div class="line"><a name="l00119"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_s_c.html#ga31b89142343ee680b1037f62b463e956">  119</a></span>&#160;<span class="preprocessor">#define SSC_RFMR_LOOP (0x1u &lt;&lt; 5) </span></div><div class="line"><a name="l00120"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_s_c.html#ga05ac3810bff08514bdda4a6d1fdb4a88">  120</a></span>&#160;<span class="preprocessor">#define SSC_RFMR_MSBF (0x1u &lt;&lt; 7) </span></div><div class="line"><a name="l00121"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_s_c.html#gaf24d7981a1aa1e9eaf0ed5a02ee32b53">  121</a></span>&#160;<span class="preprocessor">#define SSC_RFMR_DATNB_Pos 8</span></div><div class="line"><a name="l00122"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_s_c.html#ga60d42f9379abbda72d81b4ff83b18db0">  122</a></span>&#160;<span class="preprocessor">#define SSC_RFMR_DATNB_Msk (0xfu &lt;&lt; SSC_RFMR_DATNB_Pos) </span></div><div class="line"><a name="l00123"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_s_c.html#ga7f74aff828737ac5a064b3c0519f2755">  123</a></span>&#160;<span class="preprocessor">#define SSC_RFMR_DATNB(value) ((SSC_RFMR_DATNB_Msk &amp; ((value) &lt;&lt; SSC_RFMR_DATNB_Pos)))</span></div><div class="line"><a name="l00124"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_s_c.html#gaecc243dd0ea4e2ac072608448f4ab38a">  124</a></span>&#160;<span class="preprocessor">#define SSC_RFMR_FSLEN_Pos 16</span></div><div class="line"><a name="l00125"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_s_c.html#gaa95a0040d6a32aa485a1e33acb302226">  125</a></span>&#160;<span class="preprocessor">#define SSC_RFMR_FSLEN_Msk (0xfu &lt;&lt; SSC_RFMR_FSLEN_Pos) </span></div><div class="line"><a name="l00126"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_s_c.html#ga144fd0efa1c48e1b890fe9e1c890e48c">  126</a></span>&#160;<span class="preprocessor">#define SSC_RFMR_FSLEN(value) ((SSC_RFMR_FSLEN_Msk &amp; ((value) &lt;&lt; SSC_RFMR_FSLEN_Pos)))</span></div><div class="line"><a name="l00127"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_s_c.html#ga29fe8a2f08626e37f83913504009e0ea">  127</a></span>&#160;<span class="preprocessor">#define SSC_RFMR_FSOS_Pos 20</span></div><div class="line"><a name="l00128"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_s_c.html#ga9ff89e2c177a09e39b66ef0ebaab0910">  128</a></span>&#160;<span class="preprocessor">#define SSC_RFMR_FSOS_Msk (0x7u &lt;&lt; SSC_RFMR_FSOS_Pos) </span></div><div class="line"><a name="l00129"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_s_c.html#gacec7c9fa9f9ec25f1d1b5c7543b7ae6f">  129</a></span>&#160;<span class="preprocessor">#define   SSC_RFMR_FSOS_NONE (0x0u &lt;&lt; 20) </span></div><div class="line"><a name="l00130"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_s_c.html#ga1438db9598857f32f171d12c81a9ffe7">  130</a></span>&#160;<span class="preprocessor">#define   SSC_RFMR_FSOS_NEGATIVE (0x1u &lt;&lt; 20) </span></div><div class="line"><a name="l00131"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_s_c.html#ga59bcd626cbbd3e14d7c7959c1db8a7a0">  131</a></span>&#160;<span class="preprocessor">#define   SSC_RFMR_FSOS_POSITIVE (0x2u &lt;&lt; 20) </span></div><div class="line"><a name="l00132"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_s_c.html#ga7402d73234db4c6a5b8d0563e9fdd08b">  132</a></span>&#160;<span class="preprocessor">#define   SSC_RFMR_FSOS_LOW (0x3u &lt;&lt; 20) </span></div><div class="line"><a name="l00133"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_s_c.html#ga0159c546b9cee5796ec298b4d03518d3">  133</a></span>&#160;<span class="preprocessor">#define   SSC_RFMR_FSOS_HIGH (0x4u &lt;&lt; 20) </span></div><div class="line"><a name="l00134"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_s_c.html#ga86615ceba54258c4af3b70f6fb4c9482">  134</a></span>&#160;<span class="preprocessor">#define   SSC_RFMR_FSOS_TOGGLING (0x5u &lt;&lt; 20) </span></div><div class="line"><a name="l00135"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_s_c.html#gabbcbdd0b91ca49ab447e3eef096011ea">  135</a></span>&#160;<span class="preprocessor">#define SSC_RFMR_FSEDGE (0x1u &lt;&lt; 24) </span></div><div class="line"><a name="l00136"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_s_c.html#ga26cfd35fe040177701bc4013792a456c">  136</a></span>&#160;<span class="preprocessor">#define   SSC_RFMR_FSEDGE_POSITIVE (0x0u &lt;&lt; 24) </span></div><div class="line"><a name="l00137"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_s_c.html#ga8f398d082b3c84407ea304185059614f">  137</a></span>&#160;<span class="preprocessor">#define   SSC_RFMR_FSEDGE_NEGATIVE (0x1u &lt;&lt; 24) </span></div><div class="line"><a name="l00138"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_s_c.html#gac650b0d5553ebc3d21f05230aca30fb1">  138</a></span>&#160;<span class="preprocessor">#define SSC_RFMR_FSLEN_EXT_Pos 28</span></div><div class="line"><a name="l00139"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_s_c.html#ga570b34d865acc703b40380921b776136">  139</a></span>&#160;<span class="preprocessor">#define SSC_RFMR_FSLEN_EXT_Msk (0xfu &lt;&lt; SSC_RFMR_FSLEN_EXT_Pos) </span></div><div class="line"><a name="l00140"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_s_c.html#ga3e95875d0c89275f910fc165a1521a05">  140</a></span>&#160;<span class="preprocessor">#define SSC_RFMR_FSLEN_EXT(value) ((SSC_RFMR_FSLEN_EXT_Msk &amp; ((value) &lt;&lt; SSC_RFMR_FSLEN_EXT_Pos)))</span></div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;<span class="comment">/* -------- SSC_TCMR : (SSC Offset: 0x18) Transmit Clock Mode Register -------- */</span></div><div class="line"><a name="l00142"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_s_c.html#ga94115d4f5bd6ecd14f57595072b15d3e">  142</a></span>&#160;<span class="preprocessor">#define SSC_TCMR_CKS_Pos 0</span></div><div class="line"><a name="l00143"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_s_c.html#gae089b90796e49eebab2e04ea3e38a7ac">  143</a></span>&#160;<span class="preprocessor">#define SSC_TCMR_CKS_Msk (0x3u &lt;&lt; SSC_TCMR_CKS_Pos) </span></div><div class="line"><a name="l00144"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_s_c.html#ga9fc4c9b6861d3a09197e40b9d9bed722">  144</a></span>&#160;<span class="preprocessor">#define   SSC_TCMR_CKS_MCK (0x0u &lt;&lt; 0) </span></div><div class="line"><a name="l00145"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_s_c.html#gaabba655f85505e698732175260a509de">  145</a></span>&#160;<span class="preprocessor">#define   SSC_TCMR_CKS_TK (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00146"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_s_c.html#ga591c367f8f47aafe313b9024687ee2bc">  146</a></span>&#160;<span class="preprocessor">#define   SSC_TCMR_CKS_RK (0x2u &lt;&lt; 0) </span></div><div class="line"><a name="l00147"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_s_c.html#gadc382f2afcd6c482f71be4875d476eca">  147</a></span>&#160;<span class="preprocessor">#define SSC_TCMR_CKO_Pos 2</span></div><div class="line"><a name="l00148"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_s_c.html#gaf1db19aa9bbf6b92eefc4dc1a94332ef">  148</a></span>&#160;<span class="preprocessor">#define SSC_TCMR_CKO_Msk (0x7u &lt;&lt; SSC_TCMR_CKO_Pos) </span></div><div class="line"><a name="l00149"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_s_c.html#ga0e50ef2ad6415badf2fa6092bacfc877">  149</a></span>&#160;<span class="preprocessor">#define   SSC_TCMR_CKO_NONE (0x0u &lt;&lt; 2) </span></div><div class="line"><a name="l00150"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_s_c.html#ga6fb9e67ed110c6508c752d1141cf0604">  150</a></span>&#160;<span class="preprocessor">#define   SSC_TCMR_CKO_CONTINUOUS (0x1u &lt;&lt; 2) </span></div><div class="line"><a name="l00151"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_s_c.html#gaf4b3bc09db36b00f20543365c665189e">  151</a></span>&#160;<span class="preprocessor">#define   SSC_TCMR_CKO_TRANSFER (0x2u &lt;&lt; 2) </span></div><div class="line"><a name="l00152"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_s_c.html#ga4679388624809de4234de3dd62b8314b">  152</a></span>&#160;<span class="preprocessor">#define SSC_TCMR_CKI (0x1u &lt;&lt; 5) </span></div><div class="line"><a name="l00153"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_s_c.html#ga773762e8d160a8d64abf9b022cf48222">  153</a></span>&#160;<span class="preprocessor">#define SSC_TCMR_CKG_Pos 6</span></div><div class="line"><a name="l00154"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_s_c.html#ga264bf18e5a5c5aa262b5de484879d5a5">  154</a></span>&#160;<span class="preprocessor">#define SSC_TCMR_CKG_Msk (0x3u &lt;&lt; SSC_TCMR_CKG_Pos) </span></div><div class="line"><a name="l00155"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_s_c.html#ga9ca6665a2c2e9bb45eab46faa5bbcc7b">  155</a></span>&#160;<span class="preprocessor">#define   SSC_TCMR_CKG_NONE (0x0u &lt;&lt; 6) </span></div><div class="line"><a name="l00156"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_s_c.html#ga40dee35fdbff46890c1127c8e0f34993">  156</a></span>&#160;<span class="preprocessor">#define   SSC_TCMR_CKG_CONTINUOUS (0x1u &lt;&lt; 6) </span></div><div class="line"><a name="l00157"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_s_c.html#ga3da4c111fdf184b9a24d847005e7f245">  157</a></span>&#160;<span class="preprocessor">#define   SSC_TCMR_CKG_TRANSFER (0x2u &lt;&lt; 6) </span></div><div class="line"><a name="l00158"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_s_c.html#ga62a1f5fd94f93f53ead0056ccef6c3ea">  158</a></span>&#160;<span class="preprocessor">#define SSC_TCMR_START_Pos 8</span></div><div class="line"><a name="l00159"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_s_c.html#ga98e970b3c9086ca47652dff2c6617622">  159</a></span>&#160;<span class="preprocessor">#define SSC_TCMR_START_Msk (0xfu &lt;&lt; SSC_TCMR_START_Pos) </span></div><div class="line"><a name="l00160"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_s_c.html#gab12d647f18d0f194c02984a30a82f254">  160</a></span>&#160;<span class="preprocessor">#define   SSC_TCMR_START_CONTINUOUS (0x0u &lt;&lt; 8) </span></div><div class="line"><a name="l00161"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_s_c.html#gac536853e5f98db75be32c91d8d7e1f6c">  161</a></span>&#160;<span class="preprocessor">#define   SSC_TCMR_START_RECEIVE (0x1u &lt;&lt; 8) </span></div><div class="line"><a name="l00162"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_s_c.html#ga9935ddf22e666fea0ed58b7fccfbd7b3">  162</a></span>&#160;<span class="preprocessor">#define   SSC_TCMR_START_RF_LOW (0x2u &lt;&lt; 8) </span></div><div class="line"><a name="l00163"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_s_c.html#gaaad5f5263ea238b669e3e311fd456190">  163</a></span>&#160;<span class="preprocessor">#define   SSC_TCMR_START_RF_HIGH (0x3u &lt;&lt; 8) </span></div><div class="line"><a name="l00164"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_s_c.html#gab4a4301ff903a36dee078cf8e6604cf2">  164</a></span>&#160;<span class="preprocessor">#define   SSC_TCMR_START_RF_FALLING (0x4u &lt;&lt; 8) </span></div><div class="line"><a name="l00165"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_s_c.html#gad9801f67312d1546d6e2e396bf0f33df">  165</a></span>&#160;<span class="preprocessor">#define   SSC_TCMR_START_RF_RISING (0x5u &lt;&lt; 8) </span></div><div class="line"><a name="l00166"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_s_c.html#gada291bc4f9af2a8ed7231b480b60c953">  166</a></span>&#160;<span class="preprocessor">#define   SSC_TCMR_START_RF_LEVEL (0x6u &lt;&lt; 8) </span></div><div class="line"><a name="l00167"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_s_c.html#gad34358ab8a764783649d0799812a6860">  167</a></span>&#160;<span class="preprocessor">#define   SSC_TCMR_START_RF_EDGE (0x7u &lt;&lt; 8) </span></div><div class="line"><a name="l00168"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_s_c.html#gac2a97e86c3fef424debab53b2033d89f">  168</a></span>&#160;<span class="preprocessor">#define   SSC_TCMR_START_CMP_0 (0x8u &lt;&lt; 8) </span></div><div class="line"><a name="l00169"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_s_c.html#ga977e83009552c82bbb241397b37f5a5a">  169</a></span>&#160;<span class="preprocessor">#define SSC_TCMR_STTDLY_Pos 16</span></div><div class="line"><a name="l00170"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_s_c.html#ga386d8a3fd0fba70a103f9bf198a9a873">  170</a></span>&#160;<span class="preprocessor">#define SSC_TCMR_STTDLY_Msk (0xffu &lt;&lt; SSC_TCMR_STTDLY_Pos) </span></div><div class="line"><a name="l00171"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_s_c.html#ga30e8af004f346016e144d0c38091acee">  171</a></span>&#160;<span class="preprocessor">#define SSC_TCMR_STTDLY(value) ((SSC_TCMR_STTDLY_Msk &amp; ((value) &lt;&lt; SSC_TCMR_STTDLY_Pos)))</span></div><div class="line"><a name="l00172"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_s_c.html#ga8d3daa7e87b601bc07cd2b852590bffe">  172</a></span>&#160;<span class="preprocessor">#define SSC_TCMR_PERIOD_Pos 24</span></div><div class="line"><a name="l00173"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_s_c.html#ga986b8749bbe20060ceabb9d29e2e0b58">  173</a></span>&#160;<span class="preprocessor">#define SSC_TCMR_PERIOD_Msk (0xffu &lt;&lt; SSC_TCMR_PERIOD_Pos) </span></div><div class="line"><a name="l00174"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_s_c.html#gad90938d7adcedb40808ad5cf8448deb5">  174</a></span>&#160;<span class="preprocessor">#define SSC_TCMR_PERIOD(value) ((SSC_TCMR_PERIOD_Msk &amp; ((value) &lt;&lt; SSC_TCMR_PERIOD_Pos)))</span></div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;<span class="comment">/* -------- SSC_TFMR : (SSC Offset: 0x1C) Transmit Frame Mode Register -------- */</span></div><div class="line"><a name="l00176"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_s_c.html#ga073575abfa778655cba30e8d9babf39a">  176</a></span>&#160;<span class="preprocessor">#define SSC_TFMR_DATLEN_Pos 0</span></div><div class="line"><a name="l00177"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_s_c.html#ga1bda5c854310d5ce9d2c6eccdd9f0a0d">  177</a></span>&#160;<span class="preprocessor">#define SSC_TFMR_DATLEN_Msk (0x1fu &lt;&lt; SSC_TFMR_DATLEN_Pos) </span></div><div class="line"><a name="l00178"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_s_c.html#ga89f12676d1a8ddf51791b4e191732d6f">  178</a></span>&#160;<span class="preprocessor">#define SSC_TFMR_DATLEN(value) ((SSC_TFMR_DATLEN_Msk &amp; ((value) &lt;&lt; SSC_TFMR_DATLEN_Pos)))</span></div><div class="line"><a name="l00179"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_s_c.html#ga3b2e5a43351537bdeff72b97a187764b">  179</a></span>&#160;<span class="preprocessor">#define SSC_TFMR_DATDEF (0x1u &lt;&lt; 5) </span></div><div class="line"><a name="l00180"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_s_c.html#ga3116a071a03980bd37c37b17638e7e39">  180</a></span>&#160;<span class="preprocessor">#define SSC_TFMR_MSBF (0x1u &lt;&lt; 7) </span></div><div class="line"><a name="l00181"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_s_c.html#gada12620186d8a7388d073e8c6dcfe27c">  181</a></span>&#160;<span class="preprocessor">#define SSC_TFMR_DATNB_Pos 8</span></div><div class="line"><a name="l00182"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_s_c.html#ga4c790138df7ce44ea5f2228cb8d73aa4">  182</a></span>&#160;<span class="preprocessor">#define SSC_TFMR_DATNB_Msk (0xfu &lt;&lt; SSC_TFMR_DATNB_Pos) </span></div><div class="line"><a name="l00183"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_s_c.html#ga79e871b80fcf5db86c08fa3fc3e67036">  183</a></span>&#160;<span class="preprocessor">#define SSC_TFMR_DATNB(value) ((SSC_TFMR_DATNB_Msk &amp; ((value) &lt;&lt; SSC_TFMR_DATNB_Pos)))</span></div><div class="line"><a name="l00184"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_s_c.html#gae9a1d19f1b7c725309037ee8a91692dc">  184</a></span>&#160;<span class="preprocessor">#define SSC_TFMR_FSLEN_Pos 16</span></div><div class="line"><a name="l00185"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_s_c.html#ga2f1301642ac21f7002625a41bf8afd5e">  185</a></span>&#160;<span class="preprocessor">#define SSC_TFMR_FSLEN_Msk (0xfu &lt;&lt; SSC_TFMR_FSLEN_Pos) </span></div><div class="line"><a name="l00186"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_s_c.html#ga807323258b3dcfa0def1421f07ca795d">  186</a></span>&#160;<span class="preprocessor">#define SSC_TFMR_FSLEN(value) ((SSC_TFMR_FSLEN_Msk &amp; ((value) &lt;&lt; SSC_TFMR_FSLEN_Pos)))</span></div><div class="line"><a name="l00187"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_s_c.html#ga06ba2dd9581e5f97a4703097aff65ce3">  187</a></span>&#160;<span class="preprocessor">#define SSC_TFMR_FSOS_Pos 20</span></div><div class="line"><a name="l00188"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_s_c.html#ga006a6f6e3b4d58e7e09b7b0a40bb508b">  188</a></span>&#160;<span class="preprocessor">#define SSC_TFMR_FSOS_Msk (0x7u &lt;&lt; SSC_TFMR_FSOS_Pos) </span></div><div class="line"><a name="l00189"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_s_c.html#gaed68a856afde49933672c19a153af79f">  189</a></span>&#160;<span class="preprocessor">#define   SSC_TFMR_FSOS_NONE (0x0u &lt;&lt; 20) </span></div><div class="line"><a name="l00190"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_s_c.html#ga2e3272011e178adc13110c27f3c1aba2">  190</a></span>&#160;<span class="preprocessor">#define   SSC_TFMR_FSOS_NEGATIVE (0x1u &lt;&lt; 20) </span></div><div class="line"><a name="l00191"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_s_c.html#ga29db224088bb339b20c9e2d0dc3de969">  191</a></span>&#160;<span class="preprocessor">#define   SSC_TFMR_FSOS_POSITIVE (0x2u &lt;&lt; 20) </span></div><div class="line"><a name="l00192"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_s_c.html#ga06c9b6ae7c4622bac258807c3950ab66">  192</a></span>&#160;<span class="preprocessor">#define   SSC_TFMR_FSOS_LOW (0x3u &lt;&lt; 20) </span></div><div class="line"><a name="l00193"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_s_c.html#ga8f5606bcb77d8ee259746f2b7f30fcda">  193</a></span>&#160;<span class="preprocessor">#define   SSC_TFMR_FSOS_HIGH (0x4u &lt;&lt; 20) </span></div><div class="line"><a name="l00194"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_s_c.html#gaaf74cf512f28da61731c3adbafcff26f">  194</a></span>&#160;<span class="preprocessor">#define   SSC_TFMR_FSOS_TOGGLING (0x5u &lt;&lt; 20) </span></div><div class="line"><a name="l00195"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_s_c.html#ga3a0ed6a4edcacf98e080e8a8550216ed">  195</a></span>&#160;<span class="preprocessor">#define SSC_TFMR_FSDEN (0x1u &lt;&lt; 23) </span></div><div class="line"><a name="l00196"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_s_c.html#gac769e710998fa8eeb877643ec9afd551">  196</a></span>&#160;<span class="preprocessor">#define SSC_TFMR_FSEDGE (0x1u &lt;&lt; 24) </span></div><div class="line"><a name="l00197"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_s_c.html#ga81f00f85f623b0a2791f8c79fa857078">  197</a></span>&#160;<span class="preprocessor">#define   SSC_TFMR_FSEDGE_POSITIVE (0x0u &lt;&lt; 24) </span></div><div class="line"><a name="l00198"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_s_c.html#ga276008f5edffc356e8990a20272c3cbc">  198</a></span>&#160;<span class="preprocessor">#define   SSC_TFMR_FSEDGE_NEGATIVE (0x1u &lt;&lt; 24) </span></div><div class="line"><a name="l00199"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_s_c.html#ga05bfa1f2279d7c38abd4fe729e753cdb">  199</a></span>&#160;<span class="preprocessor">#define SSC_TFMR_FSLEN_EXT_Pos 28</span></div><div class="line"><a name="l00200"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_s_c.html#ga2466e43895155ced65596e40c86ea1fc">  200</a></span>&#160;<span class="preprocessor">#define SSC_TFMR_FSLEN_EXT_Msk (0xfu &lt;&lt; SSC_TFMR_FSLEN_EXT_Pos) </span></div><div class="line"><a name="l00201"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_s_c.html#ga57c88ffc21ad8f905ce78de7bbb85538">  201</a></span>&#160;<span class="preprocessor">#define SSC_TFMR_FSLEN_EXT(value) ((SSC_TFMR_FSLEN_EXT_Msk &amp; ((value) &lt;&lt; SSC_TFMR_FSLEN_EXT_Pos)))</span></div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;<span class="comment">/* -------- SSC_RHR : (SSC Offset: 0x20) Receive Holding Register -------- */</span></div><div class="line"><a name="l00203"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_s_c.html#gaaaa8844418fcfab22981bef56c91faef">  203</a></span>&#160;<span class="preprocessor">#define SSC_RHR_RDAT_Pos 0</span></div><div class="line"><a name="l00204"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_s_c.html#ga864ae9935bdca4a85399ff3049a7c37f">  204</a></span>&#160;<span class="preprocessor">#define SSC_RHR_RDAT_Msk (0xffffffffu &lt;&lt; SSC_RHR_RDAT_Pos) </span></div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- SSC_THR : (SSC Offset: 0x24) Transmit Holding Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00206"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_s_c.html#gaed10f8abd702bef62021152b82988b06">  206</a></span>&#160;<span class="preprocessor">#define SSC_THR_TDAT_Pos 0</span></div><div class="line"><a name="l00207"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_s_c.html#ga8a8b999d53d8c64c5c07c4d358e50a72">  207</a></span>&#160;<span class="preprocessor">#define SSC_THR_TDAT_Msk (0xffffffffu &lt;&lt; SSC_THR_TDAT_Pos) </span></div><div class="line"><a name="l00208"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_s_c.html#gaca6ad095b9e6eb256b67be4d0e05f020">  208</a></span>&#160;<span class="preprocessor">#define SSC_THR_TDAT(value) ((SSC_THR_TDAT_Msk &amp; ((value) &lt;&lt; SSC_THR_TDAT_Pos)))</span></div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;<span class="comment">/* -------- SSC_RSHR : (SSC Offset: 0x30) Receive Sync. Holding Register -------- */</span></div><div class="line"><a name="l00210"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_s_c.html#gae499ee5569b22839b3ca9ca21e3a2eab">  210</a></span>&#160;<span class="preprocessor">#define SSC_RSHR_RSDAT_Pos 0</span></div><div class="line"><a name="l00211"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_s_c.html#gab4558ba00369529a19a522bd5c24dfdf">  211</a></span>&#160;<span class="preprocessor">#define SSC_RSHR_RSDAT_Msk (0xffffu &lt;&lt; SSC_RSHR_RSDAT_Pos) </span></div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- SSC_TSHR : (SSC Offset: 0x34) Transmit Sync. Holding Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00213"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_s_c.html#gab0b15e06f8705eb4dde007d63db671b1">  213</a></span>&#160;<span class="preprocessor">#define SSC_TSHR_TSDAT_Pos 0</span></div><div class="line"><a name="l00214"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_s_c.html#gaeb5dd76f4c46359c292c845739e597af">  214</a></span>&#160;<span class="preprocessor">#define SSC_TSHR_TSDAT_Msk (0xffffu &lt;&lt; SSC_TSHR_TSDAT_Pos) </span></div><div class="line"><a name="l00215"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_s_c.html#gac1f10fe7a748542690ef47260fb33902">  215</a></span>&#160;<span class="preprocessor">#define SSC_TSHR_TSDAT(value) ((SSC_TSHR_TSDAT_Msk &amp; ((value) &lt;&lt; SSC_TSHR_TSDAT_Pos)))</span></div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;<span class="comment">/* -------- SSC_RC0R : (SSC Offset: 0x38) Receive Compare 0 Register -------- */</span></div><div class="line"><a name="l00217"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_s_c.html#gad1e0baafa2488c0e454b897a582c40f2">  217</a></span>&#160;<span class="preprocessor">#define SSC_RC0R_CP0_Pos 0</span></div><div class="line"><a name="l00218"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_s_c.html#ga64aabafb8ac205832de9b681d0639e57">  218</a></span>&#160;<span class="preprocessor">#define SSC_RC0R_CP0_Msk (0xffffu &lt;&lt; SSC_RC0R_CP0_Pos) </span></div><div class="line"><a name="l00219"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_s_c.html#gadf06bb787771a83bb7fd6db091ba2465">  219</a></span>&#160;<span class="preprocessor">#define SSC_RC0R_CP0(value) ((SSC_RC0R_CP0_Msk &amp; ((value) &lt;&lt; SSC_RC0R_CP0_Pos)))</span></div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;<span class="comment">/* -------- SSC_RC1R : (SSC Offset: 0x3C) Receive Compare 1 Register -------- */</span></div><div class="line"><a name="l00221"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_s_c.html#gaf6efcb9d1c46d0b38220b4d1ad1eec39">  221</a></span>&#160;<span class="preprocessor">#define SSC_RC1R_CP1_Pos 0</span></div><div class="line"><a name="l00222"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_s_c.html#ga519e1be06b4771463b6ec39a2bb34aa3">  222</a></span>&#160;<span class="preprocessor">#define SSC_RC1R_CP1_Msk (0xffffu &lt;&lt; SSC_RC1R_CP1_Pos) </span></div><div class="line"><a name="l00223"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_s_c.html#ga367977d6b152f419add981188e460fc3">  223</a></span>&#160;<span class="preprocessor">#define SSC_RC1R_CP1(value) ((SSC_RC1R_CP1_Msk &amp; ((value) &lt;&lt; SSC_RC1R_CP1_Pos)))</span></div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;<span class="comment">/* -------- SSC_SR : (SSC Offset: 0x40) Status Register -------- */</span></div><div class="line"><a name="l00225"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_s_c.html#ga794117122a72c63dbb8c60d46e661ecd">  225</a></span>&#160;<span class="preprocessor">#define SSC_SR_TXRDY (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00226"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_s_c.html#ga63eb031c1926ba0fd237b26ca3df6827">  226</a></span>&#160;<span class="preprocessor">#define SSC_SR_TXEMPTY (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00227"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_s_c.html#ga4afbe5c8232b909f4f120eeab42e44b0">  227</a></span>&#160;<span class="preprocessor">#define SSC_SR_RXRDY (0x1u &lt;&lt; 4) </span></div><div class="line"><a name="l00228"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_s_c.html#ga86a15f406f24a01ccb3eac6a1181e57a">  228</a></span>&#160;<span class="preprocessor">#define SSC_SR_OVRUN (0x1u &lt;&lt; 5) </span></div><div class="line"><a name="l00229"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_s_c.html#ga5dbd90c3dc6c1d19f563f5f40907d11b">  229</a></span>&#160;<span class="preprocessor">#define SSC_SR_CP0 (0x1u &lt;&lt; 8) </span></div><div class="line"><a name="l00230"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_s_c.html#ga480ed11e0f38842d931e8ae048dabbda">  230</a></span>&#160;<span class="preprocessor">#define SSC_SR_CP1 (0x1u &lt;&lt; 9) </span></div><div class="line"><a name="l00231"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_s_c.html#ga3664f10ee97ffcec4ab5ba6ee3d1ee58">  231</a></span>&#160;<span class="preprocessor">#define SSC_SR_TXSYN (0x1u &lt;&lt; 10) </span></div><div class="line"><a name="l00232"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_s_c.html#gaf4aded90315eed01d0444ff6c4db20e5">  232</a></span>&#160;<span class="preprocessor">#define SSC_SR_RXSYN (0x1u &lt;&lt; 11) </span></div><div class="line"><a name="l00233"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_s_c.html#ga01655b9556a9ca0d8ae74c1b92fc2883">  233</a></span>&#160;<span class="preprocessor">#define SSC_SR_TXEN (0x1u &lt;&lt; 16) </span></div><div class="line"><a name="l00234"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_s_c.html#gacdc9dc326bc747260c8c8ea35fb2653c">  234</a></span>&#160;<span class="preprocessor">#define SSC_SR_RXEN (0x1u &lt;&lt; 17) </span></div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- SSC_IER : (SSC Offset: 0x44) Interrupt Enable Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00236"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_s_c.html#ga9ea2a67733fc84f756a99a37b44c9b4b">  236</a></span>&#160;<span class="preprocessor">#define SSC_IER_TXRDY (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00237"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_s_c.html#gaeb7c8a6fb7ccd67620db9af5b60d4b61">  237</a></span>&#160;<span class="preprocessor">#define SSC_IER_TXEMPTY (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00238"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_s_c.html#ga74605365152872946dd199bffcf36132">  238</a></span>&#160;<span class="preprocessor">#define SSC_IER_RXRDY (0x1u &lt;&lt; 4) </span></div><div class="line"><a name="l00239"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_s_c.html#ga597c0c2b920b8a7570140904336ad553">  239</a></span>&#160;<span class="preprocessor">#define SSC_IER_OVRUN (0x1u &lt;&lt; 5) </span></div><div class="line"><a name="l00240"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_s_c.html#ga2cd1af90ccc4eba863a22e6d49fc59ea">  240</a></span>&#160;<span class="preprocessor">#define SSC_IER_CP0 (0x1u &lt;&lt; 8) </span></div><div class="line"><a name="l00241"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_s_c.html#ga514cf159e3a3f4d869c39d025a64133c">  241</a></span>&#160;<span class="preprocessor">#define SSC_IER_CP1 (0x1u &lt;&lt; 9) </span></div><div class="line"><a name="l00242"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_s_c.html#gadad56d3168fa39685836acfe1efcb455">  242</a></span>&#160;<span class="preprocessor">#define SSC_IER_TXSYN (0x1u &lt;&lt; 10) </span></div><div class="line"><a name="l00243"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_s_c.html#gab4e404d443294ff6f5643c498658acf7">  243</a></span>&#160;<span class="preprocessor">#define SSC_IER_RXSYN (0x1u &lt;&lt; 11) </span></div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- SSC_IDR : (SSC Offset: 0x48) Interrupt Disable Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00245"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_s_c.html#ga9b76b95f6e3e699b1cf99e774ab8ac2a">  245</a></span>&#160;<span class="preprocessor">#define SSC_IDR_TXRDY (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00246"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_s_c.html#ga5288b0edd0ca2738a040748643bb54c2">  246</a></span>&#160;<span class="preprocessor">#define SSC_IDR_TXEMPTY (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00247"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_s_c.html#ga299356039a863855c7ad6e021bed4dd7">  247</a></span>&#160;<span class="preprocessor">#define SSC_IDR_RXRDY (0x1u &lt;&lt; 4) </span></div><div class="line"><a name="l00248"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_s_c.html#ga0a37f2a51c3b766afc8b5e6e10e5bfcc">  248</a></span>&#160;<span class="preprocessor">#define SSC_IDR_OVRUN (0x1u &lt;&lt; 5) </span></div><div class="line"><a name="l00249"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_s_c.html#ga812b0dafef18cd516155a29f119fbf16">  249</a></span>&#160;<span class="preprocessor">#define SSC_IDR_CP0 (0x1u &lt;&lt; 8) </span></div><div class="line"><a name="l00250"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_s_c.html#gae8d3514143d21b01497b70e82ff92910">  250</a></span>&#160;<span class="preprocessor">#define SSC_IDR_CP1 (0x1u &lt;&lt; 9) </span></div><div class="line"><a name="l00251"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_s_c.html#gaf7f2c2b638652bc48c3bc6e27928c707">  251</a></span>&#160;<span class="preprocessor">#define SSC_IDR_TXSYN (0x1u &lt;&lt; 10) </span></div><div class="line"><a name="l00252"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_s_c.html#ga6f17f73d70f75d5c1fb5da7a514becd8">  252</a></span>&#160;<span class="preprocessor">#define SSC_IDR_RXSYN (0x1u &lt;&lt; 11) </span></div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- SSC_IMR : (SSC Offset: 0x4C) Interrupt Mask Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00254"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_s_c.html#ga9657890cef5ac456158d2164b089322e">  254</a></span>&#160;<span class="preprocessor">#define SSC_IMR_TXRDY (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00255"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_s_c.html#ga5f579fa94af7339bf90e1041b1b257d2">  255</a></span>&#160;<span class="preprocessor">#define SSC_IMR_TXEMPTY (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00256"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_s_c.html#gabcbf15a70b2dd93442fa113b1a7e972d">  256</a></span>&#160;<span class="preprocessor">#define SSC_IMR_RXRDY (0x1u &lt;&lt; 4) </span></div><div class="line"><a name="l00257"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_s_c.html#ga14c42e0f5a65ab4e0978525e57379d0b">  257</a></span>&#160;<span class="preprocessor">#define SSC_IMR_OVRUN (0x1u &lt;&lt; 5) </span></div><div class="line"><a name="l00258"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_s_c.html#gaf74d990edb2c956b987e236b5d1f0bf9">  258</a></span>&#160;<span class="preprocessor">#define SSC_IMR_CP0 (0x1u &lt;&lt; 8) </span></div><div class="line"><a name="l00259"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_s_c.html#ga82b039173ca9b44601e8eb45f6818184">  259</a></span>&#160;<span class="preprocessor">#define SSC_IMR_CP1 (0x1u &lt;&lt; 9) </span></div><div class="line"><a name="l00260"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_s_c.html#gacd6813a6fc4437c251835addc5885a05">  260</a></span>&#160;<span class="preprocessor">#define SSC_IMR_TXSYN (0x1u &lt;&lt; 10) </span></div><div class="line"><a name="l00261"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_s_c.html#ga758afe23a9b6e09d00cc2adb58cb68d3">  261</a></span>&#160;<span class="preprocessor">#define SSC_IMR_RXSYN (0x1u &lt;&lt; 11) </span></div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- SSC_WPMR : (SSC Offset: 0xE4) Write Protect Mode Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00263"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_s_c.html#ga7e0e980d697f7407f79c73c9555a1a1a">  263</a></span>&#160;<span class="preprocessor">#define SSC_WPMR_WPEN (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00264"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_s_c.html#gaadc2a8570ee82a6d912defbd1c0d04d4">  264</a></span>&#160;<span class="preprocessor">#define SSC_WPMR_WPKEY_Pos 8</span></div><div class="line"><a name="l00265"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_s_c.html#ga7be187a275ddfe23b8a1858da272aacc">  265</a></span>&#160;<span class="preprocessor">#define SSC_WPMR_WPKEY_Msk (0xffffffu &lt;&lt; SSC_WPMR_WPKEY_Pos) </span></div><div class="line"><a name="l00266"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_s_c.html#ga128f625e6400b39d5fa4ec976da56666">  266</a></span>&#160;<span class="preprocessor">#define SSC_WPMR_WPKEY(value) ((SSC_WPMR_WPKEY_Msk &amp; ((value) &lt;&lt; SSC_WPMR_WPKEY_Pos)))</span></div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;<span class="comment">/* -------- SSC_WPSR : (SSC Offset: 0xE8) Write Protect Status Register -------- */</span></div><div class="line"><a name="l00268"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_s_c.html#ga842b1f6249a5c171786a2ae3881db56c">  268</a></span>&#160;<span class="preprocessor">#define SSC_WPSR_WPVS (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00269"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_s_c.html#ga1c4da89fbe8aa1d737f1f41bec925bdb">  269</a></span>&#160;<span class="preprocessor">#define SSC_WPSR_WPVSRC_Pos 8</span></div><div class="line"><a name="l00270"></a><span class="lineno"><a class="line" href="group___s_a_m3_x_a___s_s_c.html#ga6dbf65973e943e7e2653cc10687ae629">  270</a></span>&#160;<span class="preprocessor">#define SSC_WPSR_WPVSRC_Msk (0xffffu &lt;&lt; SSC_WPSR_WPVSRC_Pos) </span></div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;<span class="preprocessor"></span></div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;}</div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;</div><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* _SAM3XA_SSC_COMPONENT_ */</span><span class="preprocessor"></span></div><div class="ttc" id="group___s_a_m_d21_e15_a__definitions_html_gac0f96d4e8018367b38f527007cf0eafd"><div class="ttname"><a href="group___s_a_m_d21_e15_a__definitions.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a></div><div class="ttdeci">volatile uint32_t WoReg</div><div class="ttdef"><b>Definition:</b> <a href="samd21e15a_8h_source.html#l00076">samd21e15a.h:76</a></div></div>
<div class="ttc" id="struct_ssc_html_a87111ae9314d3bd7c241b5953b8a80cf"><div class="ttname"><a href="struct_ssc.html#a87111ae9314d3bd7c241b5953b8a80cf">Ssc::SSC_RSHR</a></div><div class="ttdeci">RoReg SSC_RSHR</div><div class="ttdoc">(Ssc Offset: 0x30) Receive Sync. Holding Register </div><div class="ttdef"><b>Definition:</b> <a href="component__ssc_8h_source.html#l00057">component_ssc.h:57</a></div></div>
<div class="ttc" id="struct_ssc_html_a441a4898dbc7c6cceb70d3fc877efdfe"><div class="ttname"><a href="struct_ssc.html#a441a4898dbc7c6cceb70d3fc877efdfe">Ssc::SSC_RC1R</a></div><div class="ttdeci">RwReg SSC_RC1R</div><div class="ttdoc">(Ssc Offset: 0x3C) Receive Compare 1 Register </div><div class="ttdef"><b>Definition:</b> <a href="component__ssc_8h_source.html#l00060">component_ssc.h:60</a></div></div>
<div class="ttc" id="struct_ssc_html_a30318eb846c21506ba0bb235fa06bb96"><div class="ttname"><a href="struct_ssc.html#a30318eb846c21506ba0bb235fa06bb96">Ssc::SSC_TSHR</a></div><div class="ttdeci">RwReg SSC_TSHR</div><div class="ttdoc">(Ssc Offset: 0x34) Transmit Sync. Holding Register </div><div class="ttdef"><b>Definition:</b> <a href="component__ssc_8h_source.html#l00058">component_ssc.h:58</a></div></div>
<div class="ttc" id="group___s_a_m_d21_e15_a__definitions_html_ga5d556f8391af4141be23f7334ac9dd68"><div class="ttname"><a href="group___s_a_m_d21_e15_a__definitions.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a></div><div class="ttdeci">volatile const uint32_t RoReg</div><div class="ttdef"><b>Definition:</b> <a href="samd21e15a_8h_source.html#l00068">samd21e15a.h:68</a></div></div>
<div class="ttc" id="struct_ssc_html_ae16b8eff514bcbd4226f42ed49c8f358"><div class="ttname"><a href="struct_ssc.html#ae16b8eff514bcbd4226f42ed49c8f358">Ssc::SSC_WPSR</a></div><div class="ttdeci">RoReg SSC_WPSR</div><div class="ttdoc">(Ssc Offset: 0xE8) Write Protect Status Register </div><div class="ttdef"><b>Definition:</b> <a href="component__ssc_8h_source.html#l00067">component_ssc.h:67</a></div></div>
<div class="ttc" id="struct_ssc_html_a0290aab16700fb12f75722076618c9bc"><div class="ttname"><a href="struct_ssc.html#a0290aab16700fb12f75722076618c9bc">Ssc::SSC_WPMR</a></div><div class="ttdeci">RwReg SSC_WPMR</div><div class="ttdoc">(Ssc Offset: 0xE4) Write Protect Mode Register </div><div class="ttdef"><b>Definition:</b> <a href="component__ssc_8h_source.html#l00066">component_ssc.h:66</a></div></div>
<div class="ttc" id="struct_ssc_html_a54f11860d9f3df7923c8914a6fecfc82"><div class="ttname"><a href="struct_ssc.html#a54f11860d9f3df7923c8914a6fecfc82">Ssc::SSC_CR</a></div><div class="ttdeci">WoReg SSC_CR</div><div class="ttdoc">(Ssc Offset: 0x0) Control Register </div><div class="ttdef"><b>Definition:</b> <a href="component__ssc_8h_source.html#l00047">component_ssc.h:47</a></div></div>
<div class="ttc" id="struct_ssc_html_a190f6d82716ed4f4986129180f707afb"><div class="ttname"><a href="struct_ssc.html#a190f6d82716ed4f4986129180f707afb">Ssc::SSC_IER</a></div><div class="ttdeci">WoReg SSC_IER</div><div class="ttdoc">(Ssc Offset: 0x44) Interrupt Enable Register </div><div class="ttdef"><b>Definition:</b> <a href="component__ssc_8h_source.html#l00062">component_ssc.h:62</a></div></div>
<div class="ttc" id="struct_ssc_html_af4cca25d749a03784a80e5f97bea5b4f"><div class="ttname"><a href="struct_ssc.html#af4cca25d749a03784a80e5f97bea5b4f">Ssc::SSC_RHR</a></div><div class="ttdeci">RoReg SSC_RHR</div><div class="ttdoc">(Ssc Offset: 0x20) Receive Holding Register </div><div class="ttdef"><b>Definition:</b> <a href="component__ssc_8h_source.html#l00054">component_ssc.h:54</a></div></div>
<div class="ttc" id="struct_ssc_html"><div class="ttname"><a href="struct_ssc.html">Ssc</a></div><div class="ttdoc">Ssc hardware registers. </div><div class="ttdef"><b>Definition:</b> <a href="component__ssc_8h_source.html#l00046">component_ssc.h:46</a></div></div>
<div class="ttc" id="struct_ssc_html_ae521540834c1c49586000ffe0b2129e0"><div class="ttname"><a href="struct_ssc.html#ae521540834c1c49586000ffe0b2129e0">Ssc::SSC_THR</a></div><div class="ttdeci">WoReg SSC_THR</div><div class="ttdoc">(Ssc Offset: 0x24) Transmit Holding Register </div><div class="ttdef"><b>Definition:</b> <a href="component__ssc_8h_source.html#l00055">component_ssc.h:55</a></div></div>
<div class="ttc" id="struct_ssc_html_a89997be36a0d13c5e3de45ddc64354d6"><div class="ttname"><a href="struct_ssc.html#a89997be36a0d13c5e3de45ddc64354d6">Ssc::SSC_TFMR</a></div><div class="ttdeci">RwReg SSC_TFMR</div><div class="ttdoc">(Ssc Offset: 0x1C) Transmit Frame Mode Register </div><div class="ttdef"><b>Definition:</b> <a href="component__ssc_8h_source.html#l00053">component_ssc.h:53</a></div></div>
<div class="ttc" id="struct_ssc_html_a2a4989786d50e675473f8cd1ddba60d3"><div class="ttname"><a href="struct_ssc.html#a2a4989786d50e675473f8cd1ddba60d3">Ssc::SSC_SR</a></div><div class="ttdeci">RoReg SSC_SR</div><div class="ttdoc">(Ssc Offset: 0x40) Status Register </div><div class="ttdef"><b>Definition:</b> <a href="component__ssc_8h_source.html#l00061">component_ssc.h:61</a></div></div>
<div class="ttc" id="group___s_a_m_d21_e15_a__definitions_html_gacf1496e3bbe303e55f627fc7558a68c7"><div class="ttname"><a href="group___s_a_m_d21_e15_a__definitions.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a></div><div class="ttdeci">volatile uint32_t RwReg</div><div class="ttdef"><b>Definition:</b> <a href="samd21e15a_8h_source.html#l00079">samd21e15a.h:79</a></div></div>
<div class="ttc" id="struct_ssc_html_a52916bf70435fe4624720145b50d17c8"><div class="ttname"><a href="struct_ssc.html#a52916bf70435fe4624720145b50d17c8">Ssc::SSC_RFMR</a></div><div class="ttdeci">RwReg SSC_RFMR</div><div class="ttdoc">(Ssc Offset: 0x14) Receive Frame Mode Register </div><div class="ttdef"><b>Definition:</b> <a href="component__ssc_8h_source.html#l00051">component_ssc.h:51</a></div></div>
<div class="ttc" id="struct_ssc_html_a23e50947da386d958ffd835e16287f0c"><div class="ttname"><a href="struct_ssc.html#a23e50947da386d958ffd835e16287f0c">Ssc::SSC_IMR</a></div><div class="ttdeci">RoReg SSC_IMR</div><div class="ttdoc">(Ssc Offset: 0x4C) Interrupt Mask Register </div><div class="ttdef"><b>Definition:</b> <a href="component__ssc_8h_source.html#l00064">component_ssc.h:64</a></div></div>
<div class="ttc" id="struct_ssc_html_abecb6c4b5f02419385bf56984cff96ec"><div class="ttname"><a href="struct_ssc.html#abecb6c4b5f02419385bf56984cff96ec">Ssc::SSC_TCMR</a></div><div class="ttdeci">RwReg SSC_TCMR</div><div class="ttdoc">(Ssc Offset: 0x18) Transmit Clock Mode Register </div><div class="ttdef"><b>Definition:</b> <a href="component__ssc_8h_source.html#l00052">component_ssc.h:52</a></div></div>
<div class="ttc" id="struct_ssc_html_a97495ae203c51eca3e3019ad48f62965"><div class="ttname"><a href="struct_ssc.html#a97495ae203c51eca3e3019ad48f62965">Ssc::SSC_RCMR</a></div><div class="ttdeci">RwReg SSC_RCMR</div><div class="ttdoc">(Ssc Offset: 0x10) Receive Clock Mode Register </div><div class="ttdef"><b>Definition:</b> <a href="component__ssc_8h_source.html#l00050">component_ssc.h:50</a></div></div>
<div class="ttc" id="struct_ssc_html_a8f2fb2f970a2716ceafc8a485aa38719"><div class="ttname"><a href="struct_ssc.html#a8f2fb2f970a2716ceafc8a485aa38719">Ssc::SSC_RC0R</a></div><div class="ttdeci">RwReg SSC_RC0R</div><div class="ttdoc">(Ssc Offset: 0x38) Receive Compare 0 Register </div><div class="ttdef"><b>Definition:</b> <a href="component__ssc_8h_source.html#l00059">component_ssc.h:59</a></div></div>
<div class="ttc" id="struct_ssc_html_a33c15016e9d625ad0ab2b03018eef2e4"><div class="ttname"><a href="struct_ssc.html#a33c15016e9d625ad0ab2b03018eef2e4">Ssc::SSC_CMR</a></div><div class="ttdeci">RwReg SSC_CMR</div><div class="ttdoc">(Ssc Offset: 0x4) Clock Mode Register </div><div class="ttdef"><b>Definition:</b> <a href="component__ssc_8h_source.html#l00048">component_ssc.h:48</a></div></div>
<div class="ttc" id="struct_ssc_html_af332f96daaca18d7cdcfd2e9e05f6099"><div class="ttname"><a href="struct_ssc.html#af332f96daaca18d7cdcfd2e9e05f6099">Ssc::SSC_IDR</a></div><div class="ttdeci">WoReg SSC_IDR</div><div class="ttdoc">(Ssc Offset: 0x48) Interrupt Disable Register </div><div class="ttdef"><b>Definition:</b> <a href="component__ssc_8h_source.html#l00063">component_ssc.h:63</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Mon May 15 2017 18:57:03 by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.14
</small></address>
</body>
</html>
