

================================================================
== Vitis HLS Report for 'lab7_z4'
================================================================
* Date:           Mon Dec 11 15:48:47 2023

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        lab7_z4
* Solution:       sol1_1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a100t-csg324-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +------+----------+-----------+------------+
    | Clock|  Target  | Estimated | Uncertainty|
    +------+----------+-----------+------------+
    |clk   |  10.00 ns|  24.261 ns|     1.00 ns|
    +------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |      513|      513|  12.446 us|  12.446 us|  514|  514|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Mult    |      512|      512|         4|          -|          -|   128|        no|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.32>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 6 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2"   --->   Operation 7 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %a, void @empty_0, i32 0, i32 0, void @empty_1, i32 4294967295, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i256 %a"   --->   Operation 9 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %b, void @empty_0, i32 0, i32 0, void @empty_1, i32 4294967295, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i256 %b"   --->   Operation 11 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %c, void @empty_0, i32 0, i32 0, void @empty_1, i32 4294967295, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i256 %c"   --->   Operation 13 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (1.32ns)   --->   "%store_ln8 = store i8 0, i8 %i" [./source/lab7_z4.cpp:8]   --->   Operation 14 'store' 'store_ln8' <Predicate = true> <Delay = 1.32>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln8 = br void" [./source/lab7_z4.cpp:8]   --->   Operation 15 'br' 'br_ln8' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.04>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%i_1 = load i8 %i" [./source/lab7_z4.cpp:8]   --->   Operation 16 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln8 = zext i8 %i_1" [./source/lab7_z4.cpp:8]   --->   Operation 17 'zext' 'zext_ln8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (1.24ns)   --->   "%icmp_ln8 = icmp_eq  i8 %i_1, i8 128" [./source/lab7_z4.cpp:8]   --->   Operation 18 'icmp' 'icmp_ln8' <Predicate = true> <Delay = 1.24> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 128, i64 128, i64 128"   --->   Operation 19 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (1.71ns)   --->   "%add_ln8 = add i8 %i_1, i8 1" [./source/lab7_z4.cpp:8]   --->   Operation 20 'add' 'add_ln8' <Predicate = true> <Delay = 1.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln8 = br i1 %icmp_ln8, void %fpga_resource_hint..0, void" [./source/lab7_z4.cpp:8]   --->   Operation 21 'br' 'br_ln8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%b_addr = getelementptr i256 %b, i64 0, i64 %zext_ln8"   --->   Operation 22 'getelementptr' 'b_addr' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 23 [2/2] (2.77ns)   --->   "%lhs = load i7 %b_addr"   --->   Operation 23 'load' 'lhs' <Predicate = (!icmp_ln8)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 128> <RAM>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%c_addr = getelementptr i256 %c, i64 0, i64 %zext_ln8"   --->   Operation 24 'getelementptr' 'c_addr' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 25 [2/2] (2.77ns)   --->   "%rhs = load i7 %c_addr"   --->   Operation 25 'load' 'rhs' <Predicate = (!icmp_ln8)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 128> <RAM>
ST_2 : Operation 26 [1/1] (1.32ns)   --->   "%store_ln8 = store i8 %add_ln8, i8 %i" [./source/lab7_z4.cpp:8]   --->   Operation 26 'store' 'store_ln8' <Predicate = (!icmp_ln8)> <Delay = 1.32>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%ret_ln13 = ret" [./source/lab7_z4.cpp:13]   --->   Operation 27 'ret' 'ret_ln13' <Predicate = (icmp_ln8)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.77>
ST_3 : Operation 28 [1/2] (2.77ns)   --->   "%lhs = load i7 %b_addr"   --->   Operation 28 'load' 'lhs' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 128> <RAM>
ST_3 : Operation 29 [1/2] (2.77ns)   --->   "%rhs = load i7 %c_addr"   --->   Operation 29 'load' 'rhs' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 128> <RAM>

State 4 <SV = 3> <Delay = 24.2>
ST_4 : Operation 30 [1/1] (24.2ns)   --->   "%ret = mul i256 %rhs, i256 %lhs"   --->   Operation 30 'mul' 'ret' <Predicate = true> <Delay = 24.2> <CoreInst = "Mul_LUT">   --->   Core 4 'Mul_LUT' <Latency = 0> <II = 1> <Delay = 24.2> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "%specfucore_ln1539 = specfucore void @_ssdm_op_SpecFUCore, i256 %ret, i64 12, i64 4, i64 18446744073709551615"   --->   Operation 31 'specfucore' 'specfucore_ln1539' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 2.77>
ST_5 : Operation 32 [1/1] (0.00ns)   --->   "%specloopname_ln8 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [./source/lab7_z4.cpp:8]   --->   Operation 32 'specloopname' 'specloopname_ln8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 33 [1/1] (0.00ns)   --->   "%rbegin = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty" [./source/lab7_z4.cpp:9]   --->   Operation 33 'specregionbegin' 'rbegin' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 34 [1/1] (0.00ns)   --->   "%rend = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty, i32 %rbegin" [./source/lab7_z4.cpp:10]   --->   Operation 34 'specregionend' 'rend' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 35 [1/1] (0.00ns)   --->   "%a_addr = getelementptr i256 %a, i64 0, i64 %zext_ln8" [./source/lab7_z4.cpp:11]   --->   Operation 35 'getelementptr' 'a_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 36 [1/1] (2.77ns)   --->   "%store_ln11 = store i256 %ret, i7 %a_addr" [./source/lab7_z4.cpp:11]   --->   Operation 36 'store' 'store_ln11' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 128> <RAM>
ST_5 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 37 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1ns.

 <State 1>: 1.32ns
The critical path consists of the following:
	'alloca' operation ('i') [4]  (0 ns)
	'store' operation ('store_ln8', ./source/lab7_z4.cpp:8) of constant 0 on local variable 'i' [12]  (1.32 ns)

 <State 2>: 3.04ns
The critical path consists of the following:
	'load' operation ('i', ./source/lab7_z4.cpp:8) on local variable 'i' [15]  (0 ns)
	'add' operation ('add_ln8', ./source/lab7_z4.cpp:8) [19]  (1.72 ns)
	'store' operation ('store_ln8', ./source/lab7_z4.cpp:8) of variable 'add_ln8', ./source/lab7_z4.cpp:8 on local variable 'i' [33]  (1.32 ns)

 <State 3>: 2.77ns
The critical path consists of the following:
	'load' operation ('lhs') on array 'b' [25]  (2.77 ns)

 <State 4>: 24.3ns
The critical path consists of the following:
	'mul' operation ('ret') [28]  (24.3 ns)

 <State 5>: 2.77ns
The critical path consists of the following:
	'getelementptr' operation ('a_addr', ./source/lab7_z4.cpp:11) [31]  (0 ns)
	'store' operation ('store_ln11', ./source/lab7_z4.cpp:11) of variable 'ret' on array 'a' [32]  (2.77 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
