<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.10.0"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: llvm::AMDGPURegisterBankInfo Class Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/javascript" src="clipboard.js"></script>
<script type="text/x-mathjax-config">
MathJax.Hub.Config({
  extensions: ["tex2jax.js"],
  jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.7/MathJax.js/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">LLVM<span id="projectnumber">&#160;11.0.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.10.0 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */
</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="namespacellvm.html">llvm</a></li><li class="navelem"><a class="el" href="classllvm_1_1AMDGPURegisterBankInfo.html">AMDGPURegisterBankInfo</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#nested-classes">Classes</a> &#124;
<a href="#pub-methods">Public Member Functions</a> &#124;
<a href="#pub-attribs">Public Attributes</a> &#124;
<a href="classllvm_1_1AMDGPURegisterBankInfo-members.html">List of all members</a>  </div>
  <div class="headertitle"><div class="title">llvm::AMDGPURegisterBankInfo Class Reference</div></div>
</div><!--header-->
<div class="contents">

<p><code>#include &quot;<a class="el" href="AMDGPURegisterBankInfo_8h_source.html">Target/AMDGPU/AMDGPURegisterBankInfo.h</a>&quot;</code></p>
<div class="dynheader">
Inheritance diagram for llvm::AMDGPURegisterBankInfo:</div>
<div class="dyncontent">
<div class="center"><img src="classllvm_1_1AMDGPURegisterBankInfo__inherit__graph.png" border="0" usemap="#allvm_1_1AMDGPURegisterBankInfo_inherit__map" alt="Inheritance graph"/></div>
<map name="allvm_1_1AMDGPURegisterBankInfo_inherit__map" id="allvm_1_1AMDGPURegisterBankInfo_inherit__map">
<area shape="rect" title=" " alt="" coords="17,153,231,178"/>
<area shape="rect" href="classllvm_1_1AMDGPUGenRegisterBankInfo.html" title="This class provides the information for the target register banks." alt="" coords="5,79,243,105"/>
<area shape="poly" title=" " alt="" coords="127,119,127,152,121,152,121,119"/>
<area shape="rect" href="classllvm_1_1RegisterBankInfo.html" title="Holds all the information related to register banks." alt="" coords="47,5,201,31"/>
<area shape="poly" title=" " alt="" coords="127,46,127,79,121,79,121,46"/>
</map>
<center><span class="legend">[<a href="graph_legend.html">legend</a>]</span></center></div>
<div class="dynheader">
Collaboration diagram for llvm::AMDGPURegisterBankInfo:</div>
<div class="dyncontent">
<div class="center"><img src="classllvm_1_1AMDGPURegisterBankInfo__coll__graph.png" border="0" usemap="#allvm_1_1AMDGPURegisterBankInfo_coll__map" alt="Collaboration graph"/></div>
<map name="allvm_1_1AMDGPURegisterBankInfo_coll__map" id="allvm_1_1AMDGPURegisterBankInfo_coll__map">
<area shape="rect" title=" " alt="" coords="2393,1822,2607,1847"/>
<area shape="rect" href="classllvm_1_1AMDGPUGenRegisterBankInfo.html" title="This class provides the information for the target register banks." alt="" coords="2048,1194,2285,1219"/>
<area shape="poly" title=" " alt="" coords="2184,1231,2494,1820,2489,1823,2179,1233"/>
<area shape="rect" href="classllvm_1_1RegisterBankInfo.html" title="Holds all the information related to register banks." alt="" coords="1708,368,1862,394"/>
<area shape="poly" title=" " alt="" coords="1810,403,1855,455,1913,528,1973,615,2026,708,2057,778,2084,852,2126,996,2153,1117,2166,1193,2161,1194,2147,1119,2120,997,2079,853,2052,780,2022,710,1969,617,1908,531,1851,458,1806,406"/>
<area shape="rect" href="classllvm_1_1RegisterBank.html" title="This class implements the register bank concept." alt="" coords="1290,168,1422,194"/>
<area shape="poly" title=" " alt="" coords="1437,188,1490,198,1549,213,1609,234,1665,262,1700,287,1731,316,1775,366,1771,370,1727,319,1697,291,1662,266,1607,239,1547,218,1489,203,1436,193"/>
<area shape="rect" href="classunsigned.html" title=" " alt="" coords="48,1646,121,1671"/>
<area shape="poly" title=" " alt="" coords="136,1651,244,1639,371,1620,482,1605,528,1593,582,1567,594,1554,607,1542,634,1533,680,1523,804,1502,1003,1472,1078,1459,1145,1455,1262,1451,1315,1444,1367,1428,1421,1399,1478,1353,1531,1296,1577,1234,1618,1167,1652,1097,1682,1024,1706,950,1743,803,1765,665,1777,544,1781,451,1781,395,1786,395,1786,452,1782,545,1770,665,1748,804,1711,951,1687,1026,1657,1099,1622,1169,1582,1237,1535,1299,1481,1356,1424,1403,1369,1433,1316,1449,1262,1456,1146,1460,1079,1465,1004,1477,804,1507,681,1528,635,1538,609,1546,598,1558,586,1571,530,1598,483,1610,372,1625,245,1645,136,1657"/>
<area shape="rect" href="classllvm_1_1GCNSubtarget.html" title=" " alt="" coords="2097,1770,2236,1795"/>
<area shape="poly" title=" " alt="" coords="98,1684,111,1715,131,1750,157,1784,189,1811,234,1822,329,1836,605,1869,1028,1911,1118,1915,1208,1911,1439,1894,1617,1873,2024,1808,2102,1793,2103,1799,2024,1813,1618,1878,1439,1899,1208,1916,1118,1920,1027,1916,605,1874,329,1842,233,1827,186,1816,153,1787,126,1753,106,1717,93,1686"/>
<area shape="rect" href="classllvm_1_1AMDGPUSubtarget.html" title=" " alt="" coords="406,1647,574,1673"/>
<area shape="poly" title=" " alt="" coords="136,1666,188,1672,280,1677,371,1672,405,1669,405,1675,372,1677,280,1682,187,1677,136,1671"/>
<area shape="rect" href="classllvm_1_1InstrItineraryData.html" title="Itinerary data supplied by a subtarget to be used by a target." alt="" coords="1708,1695,1862,1721"/>
<area shape="poly" title=" " alt="" coords="117,1678,150,1697,188,1713,245,1726,290,1729,396,1728,782,1734,1160,1729,1484,1719,1707,1709,1707,1715,1484,1724,1160,1734,782,1739,396,1733,290,1735,244,1732,187,1718,148,1702,114,1682"/>
<area shape="rect" href="structllvm_1_1MCSchedModel.html" title="Machine model for scheduling, bundling, and heuristics." alt="" coords="1283,1316,1429,1342"/>
<area shape="poly" title=" " alt="" coords="136,1672,188,1683,324,1701,501,1719,590,1721,671,1716,739,1701,765,1690,786,1675,803,1652,809,1629,806,1604,800,1579,793,1553,790,1526,794,1499,810,1472,832,1463,877,1451,1007,1421,1208,1377,1318,1340,1320,1345,1209,1382,1008,1426,878,1456,833,1468,814,1477,799,1501,795,1526,798,1552,805,1577,812,1603,814,1629,808,1654,790,1679,768,1694,740,1706,672,1721,590,1726,501,1724,323,1706,187,1688,135,1677"/>
<area shape="rect" href="structllvm_1_1MCProcResourceDesc.html" title="Define a kind of processor resource that will be modeled by the scheduler." alt="" coords="396,1531,584,1557"/>
<area shape="poly" title=" " alt="" coords="135,1639,187,1624,239,1615,280,1612,321,1607,371,1593,394,1579,450,1555,452,1560,397,1584,373,1598,322,1612,281,1617,240,1620,188,1629,136,1644"/>
<area shape="rect" href="structllvm_1_1MCSchedClassDesc.html" title="Summarize the scheduling resources required for an instruction of a particular scheduling class." alt="" coords="402,1246,578,1271"/>
<area shape="poly" title=" " alt="" coords="86,1630,94,1581,111,1521,141,1459,161,1432,186,1408,211,1394,235,1390,281,1396,303,1400,325,1401,347,1396,370,1383,381,1367,383,1350,384,1332,394,1312,421,1287,452,1270,455,1274,424,1291,398,1315,389,1333,388,1351,386,1369,373,1386,349,1401,326,1406,302,1405,280,1401,235,1395,213,1399,189,1413,165,1435,146,1462,116,1522,99,1582,91,1631"/>
<area shape="rect" href="structllvm_1_1MCExtraProcessorInfo.html" title="Provide extra details about the machine processor." alt="" coords="815,1316,1001,1342"/>
<area shape="poly" title=" " alt="" coords="100,1632,136,1588,160,1566,186,1548,235,1528,276,1521,319,1519,371,1511,478,1484,583,1451,648,1427,697,1405,811,1357,862,1340,864,1345,813,1362,699,1410,650,1432,585,1456,480,1489,372,1516,319,1524,277,1527,237,1533,189,1553,163,1570,140,1592,105,1635"/>
<area shape="rect" href="structllvm_1_1MCRegisterCostEntry.html" title="Specify the cost of a register definition in terms of number of physical register allocated at regist..." alt="" coords="399,1326,581,1351"/>
<area shape="poly" title=" " alt="" coords="90,1631,102,1594,121,1550,149,1506,186,1470,211,1456,236,1451,281,1455,325,1458,347,1453,370,1439,380,1424,382,1409,384,1392,394,1374,412,1360,433,1349,435,1354,415,1364,398,1378,389,1393,387,1409,385,1426,373,1442,349,1458,326,1464,281,1461,236,1457,213,1461,189,1474,153,1509,126,1552,107,1596,95,1632"/>
<area shape="rect" href="structllvm_1_1InstrStage.html" title="These values represent a non&#45;pipelined step in the execution of an instruction." alt="" coords="433,1944,547,1970"/>
<area shape="poly" title=" " alt="" coords="96,1685,135,1808,162,1869,176,1892,189,1907,280,1923,433,1946,432,1952,279,1929,186,1912,172,1896,157,1872,130,1810,91,1687"/>
<area shape="rect" href="classllvm_1_1DenseMap.html" title=" " alt="" coords="1264,458,1448,529"/>
<area shape="poly" title=" " alt="" coords="1463,472,1560,451,1663,424,1751,392,1753,397,1664,429,1562,456,1464,477"/>
<area shape="rect" href="classllvm_1_1DenseMapBase.html" title=" " alt="" coords="612,448,784,504"/>
<area shape="poly" title=" " alt="" coords="799,505,812,508,923,526,1010,533,1097,531,1208,521,1263,513,1264,518,1209,526,1097,537,1009,538,922,531,812,513,798,510"/>
<area shape="rect" href="classllvm_1_1DebugEpochBase.html" title=" " alt="" coords="5,222,164,247"/>
<area shape="poly" title=" " alt="" coords="110,256,145,289,189,320,242,347,299,371,413,411,521,440,612,459,611,464,520,445,412,416,297,376,240,352,186,325,142,294,106,260"/>
<area shape="rect" href="classllvm_1_1DenseMapBase.html" title=" " alt="" coords="404,249,576,305"/>
<area shape="poly" title=" " alt="" coords="179,242,404,266,403,271,178,247"/>
<area shape="rect" href="classllvm_1_1DenseMapBase.html" title=" " alt="" coords="612,5,784,61"/>
<area shape="poly" title=" " alt="" coords="107,209,142,178,186,149,241,126,297,105,412,73,521,51,611,39,612,44,521,57,413,78,299,110,243,130,189,154,145,182,110,213"/>
<area shape="rect" href="classllvm_1_1DenseMapBase.html" title=" " alt="" coords="612,76,784,132"/>
<area shape="poly" title=" " alt="" coords="124,213,187,188,301,159,416,137,612,109,612,115,417,142,302,164,188,193,126,218"/>
<area shape="rect" href="classllvm_1_1DenseMapBase.html" title=" " alt="" coords="822,153,993,209"/>
<area shape="poly" title=" " alt="" coords="179,226,822,184,822,189,179,231"/>
<area shape="rect" href="classllvm_1_1DenseMapBase.html" title=" " alt="" coords="612,353,784,409"/>
<area shape="poly" title=" " alt="" coords="135,250,188,268,302,298,418,325,613,364,612,369,416,330,301,303,187,273,133,255"/>
<area shape="rect" href="classllvm_1_1DenseMap.html" title=" " alt="" coords="812,270,1003,311"/>
<area shape="poly" title=" " alt="" coords="924,323,941,357,963,394,993,430,1029,459,1085,483,1146,497,1207,502,1263,501,1263,507,1207,507,1146,502,1084,488,1026,463,989,434,959,397,936,359,920,325"/>
<area shape="rect" href="classllvm_1_1DenseMap.html" title=" " alt="" coords="1264,74,1448,145"/>
<area shape="poly" title=" " alt="" coords="946,259,984,233,1026,209,1086,184,1148,161,1263,128,1264,133,1150,166,1088,189,1029,214,986,238,949,263"/>
<area shape="rect" href="classllvm_1_1DenseMap.html" title=" " alt="" coords="1232,219,1480,274"/>
<area shape="poly" title=" " alt="" coords="1018,277,1232,256,1232,261,1018,282"/>
<area shape="rect" href="classllvm_1_1DenseMap.html" title=" " alt="" coords="1264,298,1448,369"/>
<area shape="poly" title=" " alt="" coords="981,313,1028,324,1150,335,1263,335,1263,340,1150,340,1027,329,980,318"/>
<area shape="rect" href="classllvm_1_1DenseMap.html" title=" " alt="" coords="1239,393,1473,434"/>
<area shape="poly" title=" " alt="" coords="943,318,983,347,1028,371,1080,388,1135,399,1239,410,1239,416,1134,404,1079,393,1026,376,980,352,940,323"/>
<area shape="poly" title=" " alt="" coords="590,278,812,285,811,290,590,283"/>
<area shape="poly" title=" " alt="" coords="1464,113,1514,122,1566,136,1618,156,1665,184,1689,205,1710,229,1744,281,1768,330,1782,367,1777,369,1763,332,1740,283,1706,232,1685,209,1662,189,1616,161,1565,141,1513,127,1463,119"/>
<area shape="poly" title=" " alt="" coords="798,27,989,31,1100,40,1209,56,1264,71,1263,76,1208,61,1099,45,989,36,798,33"/>
<area shape="poly" title=" " alt="" coords="1490,276,1665,328,1756,365,1754,370,1663,333,1488,281"/>
<area shape="poly" title=" " alt="" coords="798,86,908,72,1029,65,1086,65,1137,70,1179,79,1210,95,1221,108,1226,122,1225,150,1223,178,1226,191,1234,205,1247,216,1244,220,1230,208,1221,194,1217,178,1220,150,1221,123,1217,111,1207,99,1178,84,1136,75,1086,71,1029,70,909,78,799,91"/>
<area shape="poly" title=" " alt="" coords="1463,342,1707,370,1707,375,1463,348"/>
<area shape="poly" title=" " alt="" coords="967,144,1023,118,1087,100,1120,97,1152,100,1183,110,1210,127,1225,146,1231,165,1230,185,1226,205,1220,245,1223,265,1234,285,1248,298,1265,309,1262,313,1245,302,1230,288,1218,267,1215,245,1221,204,1225,184,1226,166,1221,148,1207,131,1180,114,1151,105,1120,103,1088,106,1025,123,969,149"/>
<area shape="poly" title=" " alt="" coords="1487,404,1663,392,1707,388,1708,393,1664,397,1488,410"/>
<area shape="poly" title=" " alt="" coords="778,413,895,455,961,474,1028,488,1122,508,1162,507,1183,500,1207,488,1215,479,1218,468,1221,455,1231,443,1248,432,1251,436,1234,447,1226,458,1224,469,1220,482,1210,493,1185,505,1163,512,1122,514,1027,493,960,479,893,460,776,418"/>
<area shape="poly" title=" " alt="" coords="2252,1793,2414,1818,2413,1824,2251,1798"/>
<area shape="rect" href="classAMDGPUGenSubtargetInfo.html" title=" " alt="" coords="1694,1744,1876,1770"/>
<area shape="poly" title=" " alt="" coords="1891,1762,2097,1775,2096,1781,1891,1767"/>
<area shape="poly" title=" " alt="" coords="522,1679,562,1705,609,1727,747,1771,858,1795,971,1804,1117,1805,1786,1805,1954,1799,2096,1787,2097,1793,1954,1804,1786,1810,1116,1810,971,1809,857,1800,745,1777,607,1732,559,1709,519,1684"/>
<area shape="rect" href="classbool.html" title=" " alt="" coords="62,831,107,857"/>
<area shape="poly" title=" " alt="" coords="98,816,133,768,158,745,187,727,234,713,295,707,364,706,439,708,584,719,697,725,1786,725,1798,728,1811,736,1837,766,1864,812,1892,872,1951,1024,2009,1202,2063,1385,2110,1554,2165,1769,2159,1770,2104,1556,2058,1387,2004,1204,1946,1026,1887,874,1859,815,1832,769,1807,740,1796,733,1786,730,697,730,584,724,438,714,364,711,295,712,235,718,189,732,161,749,137,772,102,820"/>
<area shape="poly" title=" " alt="" coords="92,871,104,955,124,1064,153,1166,170,1205,189,1231,212,1245,235,1249,258,1247,281,1241,304,1236,328,1234,351,1240,374,1257,388,1283,394,1319,393,1409,389,1501,391,1539,398,1568,413,1592,431,1613,469,1644,466,1648,427,1616,408,1595,393,1570,386,1540,384,1501,388,1409,389,1320,383,1285,370,1260,349,1245,327,1239,305,1241,282,1246,259,1252,234,1254,210,1250,186,1235,166,1208,148,1168,119,1065,98,956,86,872"/>
<area shape="poly" title=" " alt="" coords="97,816,132,766,157,742,186,723,236,704,279,699,322,706,373,723,446,756,473,775,497,795,539,845,586,912,595,930,597,946,600,961,610,976,634,998,665,1021,745,1070,844,1120,952,1169,1164,1256,1318,1313,1316,1318,1162,1261,950,1174,841,1125,743,1074,662,1026,630,1002,606,980,595,963,592,947,590,932,582,914,535,848,493,799,470,779,443,761,371,728,320,711,279,704,238,709,189,728,160,746,136,770,101,819"/>
<area shape="poly" title=" " alt="" coords="107,867,142,905,165,923,189,938,215,948,239,952,283,949,327,950,349,957,374,973,399,1016,432,1096,486,1244,481,1246,427,1098,394,1018,370,976,347,962,326,955,283,955,238,957,214,953,186,943,161,927,139,908,103,870"/>
<area shape="rect" href="structllvm_1_1MCRegisterFileDesc.html" title="A register file descriptor." alt="" coords="402,975,578,1001"/>
<area shape="poly" title=" " alt="" coords="109,819,144,793,187,772,240,754,286,743,307,742,329,746,351,756,374,773,391,795,397,819,395,843,389,867,383,891,380,915,384,939,398,962,410,973,407,977,394,966,379,941,375,915,378,890,384,866,390,842,392,819,386,797,370,776,348,760,327,751,307,747,286,748,242,759,189,777,147,797,112,823"/>
<area shape="poly" title=" " alt="" coords="95,870,106,908,125,953,153,997,170,1016,189,1033,213,1045,237,1048,283,1042,306,1037,329,1037,351,1044,374,1061,384,1080,389,1106,389,1171,388,1237,391,1263,398,1282,421,1306,450,1323,448,1327,418,1310,393,1285,386,1264,383,1237,384,1171,383,1107,379,1081,370,1064,349,1049,328,1042,306,1043,284,1047,237,1054,212,1050,186,1037,166,1020,148,1000,120,955,101,910,89,872"/>
<area shape="rect" title=" " alt="" coords="65,1896,104,1922"/>
<area shape="poly" title=" " alt="" coords="118,1926,143,1948,166,1975,175,2000,174,2023,176,2043,181,2052,189,2060,212,2075,233,2081,253,2083,273,2080,317,2069,371,2060,799,2029,1130,1994,1460,1944,1881,1868,1953,1853,2023,1833,2132,1793,2134,1798,2025,1838,1954,1859,1883,1873,1461,1949,1131,1999,799,2034,372,2065,318,2074,274,2086,253,2088,232,2087,210,2079,186,2065,176,2055,171,2044,169,2023,169,2001,161,1977,140,1951,114,1931"/>
<area shape="poly" title=" " alt="" coords="118,1901,254,1872,323,1851,370,1830,411,1792,443,1747,466,1704,481,1672,486,1674,471,1707,447,1750,415,1796,373,1834,325,1856,255,1877,119,1906"/>
<area shape="poly" title=" " alt="" coords="107,1884,186,1815,239,1782,285,1763,327,1740,348,1723,370,1699,379,1682,382,1668,385,1652,393,1633,431,1588,469,1555,473,1559,435,1592,398,1636,390,1653,387,1669,384,1684,374,1702,351,1726,330,1744,287,1767,242,1787,189,1819,111,1888"/>
<area shape="poly" title=" " alt="" coords="118,1925,151,1941,188,1954,253,1963,319,1967,433,1961,433,1967,319,1972,253,1969,187,1959,149,1946,115,1930"/>
<area shape="rect" href="classchar.html" title=" " alt="" coords="61,1284,108,1310"/>
<area shape="poly" title=" " alt="" coords="96,1324,108,1361,127,1405,154,1450,189,1487,213,1503,235,1512,277,1519,322,1523,346,1530,373,1543,386,1554,398,1567,476,1644,473,1648,394,1571,383,1558,370,1547,344,1535,321,1528,277,1524,233,1518,210,1508,186,1492,150,1453,123,1408,103,1363,90,1326"/>
<area shape="poly" title=" " alt="" coords="122,1300,272,1324,340,1337,373,1347,387,1366,392,1386,389,1423,384,1461,387,1480,398,1500,416,1516,438,1528,435,1533,413,1521,394,1503,382,1482,379,1461,383,1423,387,1386,382,1369,370,1351,339,1342,271,1329,122,1305"/>
<area shape="poly" title=" " alt="" coords="122,1292,371,1271,401,1268,401,1273,372,1276,123,1297"/>
<area shape="poly" title=" " alt="" coords="84,1269,90,1214,106,1144,119,1108,136,1073,158,1042,186,1015,216,1006,270,999,402,989,402,994,270,1004,217,1011,189,1019,162,1045,141,1076,124,1110,111,1146,95,1215,89,1270"/>
<area shape="rect" href="classllvm_1_1Triple.html" title="Triple &#45; Helper class for working with autoconf configuration names." alt="" coords="1742,2008,1828,2034"/>
<area shape="poly" title=" " alt="" coords="1843,2032,1887,2038,1935,2037,1982,2026,2003,2016,2022,2002,2035,1986,2040,1970,2038,1936,2033,1899,2036,1879,2046,1858,2064,1837,2085,1819,2130,1793,2133,1798,2088,1823,2067,1841,2050,1861,2041,1881,2039,1899,2043,1936,2046,1971,2040,1989,2026,2006,2006,2021,1984,2031,1935,2042,1886,2043,1842,2038"/>
<area shape="poly" title=" " alt="" coords="1877,1720,2025,1748,2109,1766,2108,1772,2023,1753,1876,1726"/>
<area shape="poly" title=" " alt="" coords="1376,1353,1422,1420,1493,1509,1536,1557,1584,1603,1635,1645,1689,1682,1712,1692,1709,1697,1686,1686,1632,1649,1580,1607,1532,1560,1489,1513,1418,1423,1371,1356"/>
<area shape="poly" title=" " alt="" coords="1313,1301,1326,1293,1356,1290,1381,1292,1397,1298,1401,1308,1394,1318,1390,1314,1396,1307,1393,1302,1380,1297,1356,1295,1328,1298,1316,1305"/>
<area shape="poly" title=" " alt="" coords="542,1523,607,1504,660,1496,703,1495,743,1489,763,1480,786,1466,794,1456,797,1445,801,1433,810,1422,837,1411,881,1399,1009,1375,1282,1336,1283,1341,1010,1380,882,1404,838,1416,814,1426,805,1436,802,1446,799,1458,790,1470,766,1485,744,1494,703,1500,660,1501,609,1509,544,1529"/>
<area shape="poly" title=" " alt="" coords="593,1261,871,1278,1209,1307,1283,1316,1282,1321,1208,1312,871,1283,593,1266"/>
<area shape="rect" href="classuint16__t.html" title=" " alt="" coords="51,620,118,646"/>
<area shape="poly" title=" " alt="" coords="100,658,166,818,171,838,173,855,178,869,189,883,212,896,235,900,258,898,280,894,303,889,326,888,350,893,374,909,391,933,394,957,394,982,398,1013,446,1149,485,1244,480,1246,441,1151,393,1014,388,983,389,957,386,935,370,912,348,898,326,893,304,894,281,899,258,904,235,906,211,901,186,887,173,872,168,856,166,839,161,819,95,661"/>
<area shape="rect" href="structllvm_1_1InstrItinerary.html" title="An itinerary represents the scheduling information for an instruction." alt="" coords="845,931,971,957"/>
<area shape="poly" title=" " alt="" coords="113,609,147,588,187,572,238,561,279,558,321,562,372,572,435,586,484,601,530,623,585,656,637,690,686,728,778,808,851,880,897,929,893,933,847,883,774,812,683,732,633,695,583,661,527,628,482,606,434,591,371,577,320,568,279,564,239,566,188,577,149,593,116,614"/>
<area shape="poly" title=" " alt="" coords="134,631,190,636,256,651,289,663,320,679,349,699,374,724,392,755,397,786,393,816,385,846,378,875,375,904,380,933,398,962,410,972,406,976,394,966,375,935,369,904,373,874,380,845,388,815,391,786,387,757,370,727,346,703,318,683,287,668,254,656,189,642,133,636"/>
<area shape="poly" title=" " alt="" coords="970,959,1083,999,1147,1026,1210,1057,1371,1150,1435,1192,1491,1237,1540,1288,1584,1348,1626,1421,1666,1511,1674,1537,1675,1561,1670,1603,1668,1623,1669,1642,1675,1662,1690,1682,1709,1696,1706,1700,1686,1686,1671,1664,1664,1643,1662,1623,1665,1603,1670,1561,1668,1538,1661,1513,1621,1424,1580,1351,1536,1291,1487,1241,1432,1196,1368,1154,1207,1062,1145,1031,1081,1004,968,964"/>
<area shape="poly" title=" " alt="" coords="926,968,968,1022,996,1050,1029,1072,1054,1083,1077,1086,1120,1083,1163,1082,1186,1089,1210,1103,1221,1116,1226,1129,1229,1143,1235,1159,1295,1249,1346,1314,1341,1317,1290,1252,1230,1161,1223,1145,1221,1131,1217,1119,1207,1107,1184,1094,1163,1087,1121,1089,1077,1092,1052,1088,1026,1077,993,1054,964,1026,922,971"/>
<area shape="rect" title=" " alt="" coords="460,926,520,951"/>
<area shape="poly" title=" " alt="" coords="535,936,844,940,844,946,535,942"/>
<area shape="poly" title=" " alt="" coords="1016,1327,1282,1327,1282,1332,1016,1332"/>
<area shape="poly" title=" " alt="" coords="514,1010,563,1065,634,1137,720,1215,813,1286,869,1313,867,1318,811,1290,716,1219,630,1141,559,1068,510,1014"/>
<area shape="poly" title=" " alt="" coords="596,1337,788,1335,814,1334,814,1339,788,1340,596,1343"/>
<area shape="poly" title=" " alt="" coords="561,1945,1186,1851,1505,1799,1612,1777,1662,1763,1670,1756,1673,1748,1678,1739,1686,1730,1707,1719,1709,1724,1689,1734,1682,1742,1678,1750,1674,1759,1665,1767,1613,1783,1506,1804,1187,1857,562,1950"/>
<area shape="rect" title=" " alt="" coords="51,1988,118,2014"/>
<area shape="poly" title=" " alt="" coords="133,2004,243,2009,307,2007,371,1999,419,1985,460,1968,462,1973,421,1990,372,2004,308,2012,243,2014,133,2009"/>
<area shape="rect" title=" " alt="" coords="22,2038,147,2063"/>
<area shape="poly" title=" " alt="" coords="162,2053,263,2050,318,2043,371,2030,401,2017,428,2001,472,1968,475,1973,431,2005,403,2022,373,2035,319,2048,263,2056,162,2058"/>
<area shape="rect" title=" " alt="" coords="1760,1596,1810,1622"/>
<area shape="poly" title=" " alt="" coords="1825,1609,1919,1621,1973,1635,2025,1656,2067,1682,2104,1713,2156,1767,2153,1771,2100,1717,2064,1686,2023,1661,1971,1640,1918,1627,1825,1614"/>
<area shape="rect" href="classllvm_1_1SelectionDAGTargetInfo.html" title="Targets can subclass this to parameterize the SelectionDAG lowering and instruction selection process..." alt="" coords="1688,1646,1882,1671"/>
<area shape="poly" title=" " alt="" coords="1892,1672,1958,1687,2025,1707,2092,1737,2145,1767,2143,1772,2090,1741,2023,1712,1957,1692,1890,1677"/>
<area shape="rect" href="classllvm_1_1SIRegisterInfo.html" title=" " alt="" coords="2098,1872,2235,1898"/>
<area shape="poly" title=" " alt="" coords="2249,1870,2369,1852,2413,1845,2414,1851,2370,1857,2250,1876"/>
<area shape="rect" href="classAMDGPUGenRegisterInfo.html" title=" " alt="" coords="1697,2058,1873,2083"/>
<area shape="poly" title=" " alt="" coords="1887,2078,1957,2072,1991,2063,2023,2048,2031,2041,2035,2034,2046,2014,2103,1947,2150,1897,2154,1900,2107,1951,2050,2017,2040,2036,2035,2045,2025,2053,1993,2068,1957,2077,1887,2083"/>
<area shape="rect" href="classllvm_1_1SIInstrInfo.html" title=" " alt="" coords="2110,2028,2224,2054"/>
<area shape="poly" title=" " alt="" coords="2200,2018,2476,1846,2479,1850,2203,2022"/>
<area shape="rect" href="classAMDGPUGenInstrInfo.html" title=" " alt="" coords="1709,2107,1861,2133"/>
<area shape="poly" title=" " alt="" coords="1875,2110,1948,2101,2023,2087,2081,2070,2131,2052,2133,2057,2082,2075,2025,2092,1949,2106,1876,2115"/>
</map>
<center><span class="legend">[<a href="graph_legend.html">legend</a>]</span></center></div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="nested-classes" name="nested-classes"></a>
Classes</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="structllvm_1_1AMDGPURegisterBankInfo_1_1OpRegBankEntry.html">OpRegBankEntry</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="pub-methods" name="pub-methods"></a>
Public Member Functions</h2></td></tr>
<tr class="memitem:a4a2188152bd06bdcbbbc6e200395a6d0" id="r_a4a2188152bd06bdcbbbc6e200395a6d0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a4a2188152bd06bdcbbbc6e200395a6d0">buildVCopy</a> (<a class="el" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;<a class="el" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>, <a class="el" href="classllvm_1_1Register.html">Register</a> DstReg, <a class="el" href="classllvm_1_1Register.html">Register</a> SrcReg) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a4a2188152bd06bdcbbbc6e200395a6d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1d33fd387b81b22c1074a78d30192fea" id="r_a1d33fd387b81b22c1074a78d30192fea"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a1d33fd387b81b22c1074a78d30192fea">collectWaterfallOperands</a> (<a class="el" href="classllvm_1_1SmallSet.html">SmallSet</a>&lt; <a class="el" href="classllvm_1_1Register.html">Register</a>, 4 &gt; &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">SGPROperandRegs</a>, <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="classunsigned.html">unsigned</a> &gt; <a class="el" href="classllvm_1_1ilist__node__impl.html">OpIndices</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a1d33fd387b81b22c1074a78d30192fea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a578172134538b718906c8255c4d0eb6a" id="r_a578172134538b718906c8255c4d0eb6a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a578172134538b718906c8255c4d0eb6a">executeInWaterfallLoop</a> (<a class="el" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;<a class="el" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>, <a class="el" href="classllvm_1_1iterator__range.html">iterator_range</a>&lt; <a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> &gt; Range, <a class="el" href="classllvm_1_1SmallSet.html">SmallSet</a>&lt; <a class="el" href="classllvm_1_1Register.html">Register</a>, 4 &gt; &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">SGPROperandRegs</a>, <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a578172134538b718906c8255c4d0eb6a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Legalize instruction <code>MI</code> where operands in <code>OpIndices</code> must be SGPRs.  <br /></td></tr>
<tr class="separator:a578172134538b718906c8255c4d0eb6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8054fd66e07e0d1b528b890a8554a290" id="r_a8054fd66e07e0d1b528b890a8554a290"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a8054fd66e07e0d1b528b890a8554a290">executeInWaterfallLoop</a> (<a class="el" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;<a class="el" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>, <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="classunsigned.html">unsigned</a> &gt; <a class="el" href="classllvm_1_1ilist__node__impl.html">OpIndices</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a8054fd66e07e0d1b528b890a8554a290"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af24440df02989c99abd91167e9e143e1" id="r_af24440df02989c99abd91167e9e143e1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#af24440df02989c99abd91167e9e143e1">executeInWaterfallLoop</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="classunsigned.html">unsigned</a> &gt; <a class="el" href="classllvm_1_1ilist__node__impl.html">OpIndices</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:af24440df02989c99abd91167e9e143e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac08f356ffc589b235ea7a767ed09331d" id="r_ac08f356ffc589b235ea7a767ed09331d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classvoid.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ac08f356ffc589b235ea7a767ed09331d">constrainOpWithReadfirstlane</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="el" href="classunsigned.html">unsigned</a> OpIdx) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:ac08f356ffc589b235ea7a767ed09331d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abed896b56b0c65ef8efa59f57678b23e" id="r_abed896b56b0c65ef8efa59f57678b23e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#abed896b56b0c65ef8efa59f57678b23e">applyMappingDynStackAlloc</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegisterBankInfo_1_1OperandsMapper.html">OperandsMapper</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">OpdMapper</a>, <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:abed896b56b0c65ef8efa59f57678b23e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a06010b168d1560e305bedddb74ab5921" id="r_a06010b168d1560e305bedddb74ab5921"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a06010b168d1560e305bedddb74ab5921">applyMappingLoad</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegisterBankInfo_1_1OperandsMapper.html">OperandsMapper</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">OpdMapper</a>, <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a06010b168d1560e305bedddb74ab5921"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a52a5e2013d4605db2e56f9e094b0f44b" id="r_a52a5e2013d4605db2e56f9e094b0f44b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a52a5e2013d4605db2e56f9e094b0f44b">applyMappingImage</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegisterBankInfo_1_1OperandsMapper.html">OperandsMapper</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">OpdMapper</a>, <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, int <a class="el" href="classllvm_1_1ilist__node__impl.html">RSrcIdx</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a52a5e2013d4605db2e56f9e094b0f44b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abf49a8e95b46f26d4977f6fa5d56da26" id="r_abf49a8e95b46f26d4977f6fa5d56da26"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#abf49a8e95b46f26d4977f6fa5d56da26">applyMappingSBufferLoad</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegisterBankInfo_1_1OperandsMapper.html">OperandsMapper</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">OpdMapper</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:abf49a8e95b46f26d4977f6fa5d56da26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa6ba619d62fda8779e8f3a8182056cd7" id="r_aa6ba619d62fda8779e8f3a8182056cd7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aa6ba619d62fda8779e8f3a8182056cd7">applyMappingBFEIntrinsic</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegisterBankInfo_1_1OperandsMapper.html">OperandsMapper</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">OpdMapper</a>, <a class="el" href="classbool.html">bool</a> <a class="el" href="NVPTXISelLowering_8cpp.html#ae1a90b5d85643644483b2ca70da4d13faed3fa7a5efe80dad3ea3d86cc14be246">Signed</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:aa6ba619d62fda8779e8f3a8182056cd7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a335fb9597dcba14470c14b1d6d05815d" id="r_a335fb9597dcba14470c14b1d6d05815d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classvoid.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a335fb9597dcba14470c14b1d6d05815d">lowerScalarMinMax</a> (<a class="el" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;<a class="el" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>, <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a335fb9597dcba14470c14b1d6d05815d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5f5e4d60d30f6101d9aedbc3e0e13bc0" id="r_a5f5e4d60d30f6101d9aedbc3e0e13bc0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a5f5e4d60d30f6101d9aedbc3e0e13bc0">handleD16VData</a> (<a class="el" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;<a class="el" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>, <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="el" href="classllvm_1_1Register.html">Register</a> <a class="el" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a5f5e4d60d30f6101d9aedbc3e0e13bc0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Handle register layout difference for f16 images for some subtargets.  <br /></td></tr>
<tr class="separator:a5f5e4d60d30f6101d9aedbc3e0e13bc0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0924254734e306adcc8cdcd0e2a3544c" id="r_a0924254734e306adcc8cdcd0e2a3544c"><td class="memItemLeft" align="right" valign="top">std::pair&lt; <a class="el" href="classllvm_1_1Register.html">Register</a>, <a class="el" href="classunsigned.html">unsigned</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a0924254734e306adcc8cdcd0e2a3544c">splitBufferOffsets</a> (<a class="el" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;<a class="el" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>, <a class="el" href="classllvm_1_1Register.html">Register</a> Offset) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a0924254734e306adcc8cdcd0e2a3544c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa5e1be86d4ab22aaccc61651b329dc69" id="r_aa5e1be86d4ab22aaccc61651b329dc69"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aa5e1be86d4ab22aaccc61651b329dc69">selectStoreIntrinsic</a> (<a class="el" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;<a class="el" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>, <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:aa5e1be86d4ab22aaccc61651b329dc69"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8096db0f3faef0f2b85f2ed8c0975e2e" id="r_a8096db0f3faef0f2b85f2ed8c0975e2e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classvoid.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a8096db0f3faef0f2b85f2ed8c0975e2e">applyMappingImpl</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegisterBankInfo_1_1OperandsMapper.html">OperandsMapper</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">OpdMapper</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">override</a></td></tr>
<tr class="memdesc:a8096db0f3faef0f2b85f2ed8c0975e2e"><td class="mdescLeft">&#160;</td><td class="mdescRight">See <a class="el" href="classllvm_1_1RegisterBankInfo.html#a3e0abb5e64000fe871b5dd65f144e27b" title="Apply OpdMapper.getInstrMapping() to OpdMapper.getMI().">RegisterBankInfo::applyMapping</a>.  <br /></td></tr>
<tr class="separator:a8096db0f3faef0f2b85f2ed8c0975e2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a941f1e23c69340ff634ea8bbb015e6d0" id="r_a941f1e23c69340ff634ea8bbb015e6d0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1RegisterBankInfo_1_1ValueMapping.html">ValueMapping</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a941f1e23c69340ff634ea8bbb015e6d0">getValueMappingForPtr</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="el" href="classllvm_1_1Register.html">Register</a> Ptr) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a941f1e23c69340ff634ea8bbb015e6d0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return the mapping for a pointer arugment.  <br /></td></tr>
<tr class="separator:a941f1e23c69340ff634ea8bbb015e6d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a61f99fec329ba9cbb633996ee0452363" id="r_a61f99fec329ba9cbb633996ee0452363"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegisterBankInfo_1_1InstructionMapping.html">RegisterBankInfo::InstructionMapping</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a61f99fec329ba9cbb633996ee0452363">getInstrMappingForLoad</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a61f99fec329ba9cbb633996ee0452363"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9472eb1a4710e767b9292063f952a171" id="r_a9472eb1a4710e767b9292063f952a171"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a9472eb1a4710e767b9292063f952a171">getRegBankID</a> (<a class="el" href="classllvm_1_1Register.html">Register</a> <a class="el" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> &amp;<a class="el" href="#afef42b99585e128b23a4980bc0bc1824">TRI</a>, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="namespacellvm.html#a239c4ac35d6028bfacaed4018d0488faa7a1920d61156abc05a60135aefe8bc67">Default</a>=AMDGPU::VGPRRegBankID) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a9472eb1a4710e767b9292063f952a171"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a854d61301ea33c4f27021c50ae9e8bdf" id="r_a854d61301ea33c4f27021c50ae9e8bdf"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1RegisterBankInfo_1_1ValueMapping.html">ValueMapping</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a854d61301ea33c4f27021c50ae9e8bdf">getSGPROpMapping</a> (<a class="el" href="classllvm_1_1Register.html">Register</a> <a class="el" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> &amp;<a class="el" href="#afef42b99585e128b23a4980bc0bc1824">TRI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a854d61301ea33c4f27021c50ae9e8bdf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6dca2bae7706ebd6d1d1681137040243" id="r_a6dca2bae7706ebd6d1d1681137040243"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1RegisterBankInfo_1_1ValueMapping.html">ValueMapping</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a6dca2bae7706ebd6d1d1681137040243">getVGPROpMapping</a> (<a class="el" href="classllvm_1_1Register.html">Register</a> <a class="el" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> &amp;<a class="el" href="#afef42b99585e128b23a4980bc0bc1824">TRI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a6dca2bae7706ebd6d1d1681137040243"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acefa289ec10ccb3fb0a928a8609b3724" id="r_acefa289ec10ccb3fb0a928a8609b3724"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1RegisterBankInfo_1_1ValueMapping.html">ValueMapping</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#acefa289ec10ccb3fb0a928a8609b3724">getAGPROpMapping</a> (<a class="el" href="classllvm_1_1Register.html">Register</a> <a class="el" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> &amp;<a class="el" href="#afef42b99585e128b23a4980bc0bc1824">TRI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:acefa289ec10ccb3fb0a928a8609b3724"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a909ca36ce602ebf9224694d163064009" id="r_a909ca36ce602ebf9224694d163064009"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classvoid.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a909ca36ce602ebf9224694d163064009">split64BitValueForMapping</a> (<a class="el" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;<a class="el" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>, <a class="el" href="classllvm_1_1SmallVector.html">SmallVector</a>&lt; <a class="el" href="classllvm_1_1Register.html">Register</a>, 2 &gt; &amp;Regs, <a class="el" href="classllvm_1_1LLT.html">LLT</a> HalfTy, <a class="el" href="classllvm_1_1Register.html">Register</a> <a class="el" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a909ca36ce602ebf9224694d163064009"><td class="mdescLeft">&#160;</td><td class="mdescRight">Split 64-bit value <code>Reg</code> into two 32-bit halves and populate them into <code>Regs</code>.  <br /></td></tr>
<tr class="separator:a909ca36ce602ebf9224694d163064009"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a317794ba2e8cf8f07ca39ade5115d66a" id="r_a317794ba2e8cf8f07ca39ade5115d66a"><td class="memTemplParams" colspan="2">template&lt;<a class="el" href="classunsigned.html">unsigned</a> NumOps&gt; </td></tr>
<tr class="memitem:a317794ba2e8cf8f07ca39ade5115d66a"><td class="memTemplItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1RegisterBankInfo.html#ac89dbbb6460391f27fb352c20c600769">InstructionMappings</a>&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="#a317794ba2e8cf8f07ca39ade5115d66a">addMappingFromTable</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> std::array&lt; <a class="el" href="classunsigned.html">unsigned</a>, <a class="el" href="classllvm_1_1ilist__node__impl.html">NumOps</a> &gt; <a class="el" href="classllvm_1_1ilist__node__impl.html">RegSrcOpIdx</a>, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="structllvm_1_1AMDGPURegisterBankInfo_1_1OpRegBankEntry.html">OpRegBankEntry</a>&lt; <a class="el" href="classllvm_1_1ilist__node__impl.html">NumOps</a> &gt; &gt; Table) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a317794ba2e8cf8f07ca39ade5115d66a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9d554817cae8090009510677635a1c7b" id="r_a9d554817cae8090009510677635a1c7b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1RegisterBankInfo.html#ac89dbbb6460391f27fb352c20c600769">RegisterBankInfo::InstructionMappings</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a9d554817cae8090009510677635a1c7b">getInstrAlternativeMappingsIntrinsic</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a9d554817cae8090009510677635a1c7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3d8badc0c5eeec688355e80d3f116ac3" id="r_a3d8badc0c5eeec688355e80d3f116ac3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1RegisterBankInfo.html#ac89dbbb6460391f27fb352c20c600769">RegisterBankInfo::InstructionMappings</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a3d8badc0c5eeec688355e80d3f116ac3">getInstrAlternativeMappingsIntrinsicWSideEffects</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a3d8badc0c5eeec688355e80d3f116ac3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af5a764fec0343cb91d369059651a11e4" id="r_af5a764fec0343cb91d369059651a11e4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#af5a764fec0343cb91d369059651a11e4">isSALUMapping</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:af5a764fec0343cb91d369059651a11e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aba8269780a1b283db0509e18d3f99d92" id="r_aba8269780a1b283db0509e18d3f99d92"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegisterBankInfo_1_1InstructionMapping.html">InstructionMapping</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aba8269780a1b283db0509e18d3f99d92">getDefaultMappingSOP</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:aba8269780a1b283db0509e18d3f99d92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae6a779141ce10443d7b7d15b7ca76160" id="r_ae6a779141ce10443d7b7d15b7ca76160"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegisterBankInfo_1_1InstructionMapping.html">InstructionMapping</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ae6a779141ce10443d7b7d15b7ca76160">getDefaultMappingVOP</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:ae6a779141ce10443d7b7d15b7ca76160"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abb1babbd49300ea60d3fe16eb5472749" id="r_abb1babbd49300ea60d3fe16eb5472749"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegisterBankInfo_1_1InstructionMapping.html">InstructionMapping</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#abb1babbd49300ea60d3fe16eb5472749">getDefaultMappingAllVGPR</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:abb1babbd49300ea60d3fe16eb5472749"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a27d74d69cbd37e794e77ff37aa8d3401" id="r_a27d74d69cbd37e794e77ff37aa8d3401"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegisterBankInfo_1_1InstructionMapping.html">InstructionMapping</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a27d74d69cbd37e794e77ff37aa8d3401">getImageMapping</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, int <a class="el" href="classllvm_1_1ilist__node__impl.html">RsrcIdx</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a27d74d69cbd37e794e77ff37aa8d3401"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a542fc1282cd157921c7f0900b73c63dd" id="r_a542fc1282cd157921c7f0900b73c63dd"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a542fc1282cd157921c7f0900b73c63dd">AMDGPURegisterBankInfo</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1GCNSubtarget.html">GCNSubtarget</a> &amp;STI)</td></tr>
<tr class="separator:a542fc1282cd157921c7f0900b73c63dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a08eccc4e20c9a72b79a429c6b3e23381" id="r_a08eccc4e20c9a72b79a429c6b3e23381"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a08eccc4e20c9a72b79a429c6b3e23381">copyCost</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegisterBank.html">RegisterBank</a> &amp;<a class="el" href="BuiltinGCs_8cpp.html#a3545a9491d4dcf823feb79f6eb37e3ee">A</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegisterBank.html">RegisterBank</a> &amp;<a class="el" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">override</a></td></tr>
<tr class="memdesc:a08eccc4e20c9a72b79a429c6b3e23381"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the cost of a copy from <code>B</code> to <code>A</code>, or put differently, get the cost of A = COPY B.  <br /></td></tr>
<tr class="separator:a08eccc4e20c9a72b79a429c6b3e23381"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac390939d904c03a62f806bac6ae2626c" id="r_ac390939d904c03a62f806bac6ae2626c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ac390939d904c03a62f806bac6ae2626c">getBreakDownCost</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1RegisterBankInfo_1_1ValueMapping.html">ValueMapping</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">ValMapping</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegisterBank.html">RegisterBank</a> *<a class="el" href="classllvm_1_1ilist__node__impl.html">CurBank</a>=<a class="el" href="classllvm_1_1ilist__node__impl.html">nullptr</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">override</a></td></tr>
<tr class="memdesc:ac390939d904c03a62f806bac6ae2626c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the cost of using <code>ValMapping</code> to decompose a register.  <br /></td></tr>
<tr class="separator:ac390939d904c03a62f806bac6ae2626c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a53fe77055b01a82e1a53e7798cef110a" id="r_a53fe77055b01a82e1a53e7798cef110a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegisterBank.html">RegisterBank</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a53fe77055b01a82e1a53e7798cef110a">getRegBankFromRegClass</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> &amp;RC, <a class="el" href="classllvm_1_1LLT.html">LLT</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">override</a></td></tr>
<tr class="memdesc:a53fe77055b01a82e1a53e7798cef110a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get a register bank that covers <code>RC</code>.  <br /></td></tr>
<tr class="separator:a53fe77055b01a82e1a53e7798cef110a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab65adad01ce4004d6fe95c5b740190ab" id="r_ab65adad01ce4004d6fe95c5b740190ab"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1RegisterBankInfo.html#ac89dbbb6460391f27fb352c20c600769">InstructionMappings</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ab65adad01ce4004d6fe95c5b740190ab">getInstrAlternativeMappings</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">override</a></td></tr>
<tr class="memdesc:ab65adad01ce4004d6fe95c5b740190ab"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the alternative mappings for <code>MI</code>.  <br /></td></tr>
<tr class="separator:ab65adad01ce4004d6fe95c5b740190ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abb21f77ed3dc15eb330b93b3efaa94ba" id="r_abb21f77ed3dc15eb330b93b3efaa94ba"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegisterBankInfo_1_1InstructionMapping.html">InstructionMapping</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#abb21f77ed3dc15eb330b93b3efaa94ba">getInstrMapping</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">override</a></td></tr>
<tr class="memdesc:abb21f77ed3dc15eb330b93b3efaa94ba"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function must return a legal mapping, because <a class="el" href="#ab65adad01ce4004d6fe95c5b740190ab" title="Get the alternative mappings for MI.">AMDGPURegisterBankInfo::getInstrAlternativeMappings()</a> is not called in <a class="el" href="classllvm_1_1RegBankSelect.html#a033277264e702883c8bbf13871247a84a764570eb91457744372935b426a1a397" title="Assign the register banks as fast as possible (default).">RegBankSelect::Mode::Fast</a>.  <br /></td></tr>
<tr class="separator:abb21f77ed3dc15eb330b93b3efaa94ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7af7bb833a1702eacc1b0974ee514698" id="r_a7af7bb833a1702eacc1b0974ee514698"><td class="memTemplParams" colspan="2">template&lt;<a class="el" href="classunsigned.html">unsigned</a> NumOps&gt; </td></tr>
<tr class="memitem:a7af7bb833a1702eacc1b0974ee514698"><td class="memTemplItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1RegisterBankInfo.html#ac89dbbb6460391f27fb352c20c600769">RegisterBankInfo::InstructionMappings</a>&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="#a7af7bb833a1702eacc1b0974ee514698">addMappingFromTable</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> std::array&lt; <a class="el" href="classunsigned.html">unsigned</a>, <a class="el" href="classllvm_1_1ilist__node__impl.html">NumOps</a> &gt; <a class="el" href="classllvm_1_1ilist__node__impl.html">RegSrcOpIdx</a>, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="structllvm_1_1AMDGPURegisterBankInfo_1_1OpRegBankEntry.html">OpRegBankEntry</a>&lt; <a class="el" href="classllvm_1_1ilist__node__impl.html">NumOps</a> &gt; &gt; Table) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a7af7bb833a1702eacc1b0974ee514698"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="inherit_header pub_methods_classllvm_1_1RegisterBankInfo"><td colspan="2" onclick="javascript:dynsection.toggleInherit('pub_methods_classllvm_1_1RegisterBankInfo')"><img src="closed.png" alt="-"/>&#160;Public Member Functions inherited from <a class="el" href="classllvm_1_1RegisterBankInfo.html">llvm::RegisterBankInfo</a></td></tr>
<tr class="memitem:a96b1c6181f78fcdb7aba634c687d20a7 inherit pub_methods_classllvm_1_1RegisterBankInfo" id="r_a96b1c6181f78fcdb7aba634c687d20a7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegisterBank.html">RegisterBank</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RegisterBankInfo.html#a96b1c6181f78fcdb7aba634c687d20a7">getRegBankFromConstraints</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classunsigned.html">unsigned</a> OpIdx, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetInstrInfo.html">TargetInstrInfo</a> &amp;<a class="el" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a96b1c6181f78fcdb7aba634c687d20a7 inherit pub_methods_classllvm_1_1RegisterBankInfo"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the register bank for the <code>OpIdx-th</code> operand of <code>MI</code> form the encoding constraints, if any.  <br /></td></tr>
<tr class="separator:a96b1c6181f78fcdb7aba634c687d20a7 inherit pub_methods_classllvm_1_1RegisterBankInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1509c98e8ac62e07011d2915c527ad16 inherit pub_methods_classllvm_1_1RegisterBankInfo" id="r_a1509c98e8ac62e07011d2915c527ad16"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">virtual</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RegisterBankInfo.html#a1509c98e8ac62e07011d2915c527ad16">~RegisterBankInfo</a> ()=<a class="el" href="classllvm_1_1ilist__node__impl.html">default</a></td></tr>
<tr class="separator:a1509c98e8ac62e07011d2915c527ad16 inherit pub_methods_classllvm_1_1RegisterBankInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa67fe0dd995134920cbffc441302c2ce inherit pub_methods_classllvm_1_1RegisterBankInfo" id="r_aa67fe0dd995134920cbffc441302c2ce"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegisterBank.html">RegisterBank</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RegisterBankInfo.html#aa67fe0dd995134920cbffc441302c2ce">getRegBank</a> (<a class="el" href="classunsigned.html">unsigned</a> ID) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:aa67fe0dd995134920cbffc441302c2ce inherit pub_methods_classllvm_1_1RegisterBankInfo"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the register bank identified by <code>ID</code>.  <br /></td></tr>
<tr class="separator:aa67fe0dd995134920cbffc441302c2ce inherit pub_methods_classllvm_1_1RegisterBankInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a93a0a8ab06630d5406ef007e182bc05f inherit pub_methods_classllvm_1_1RegisterBankInfo" id="r_a93a0a8ab06630d5406ef007e182bc05f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegisterBank.html">RegisterBank</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RegisterBankInfo.html#a93a0a8ab06630d5406ef007e182bc05f">getRegBank</a> (<a class="el" href="classllvm_1_1Register.html">Register</a> <a class="el" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> &amp;<a class="el" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a93a0a8ab06630d5406ef007e182bc05f inherit pub_methods_classllvm_1_1RegisterBankInfo"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the register bank of <code>Reg</code>.  <br /></td></tr>
<tr class="separator:a93a0a8ab06630d5406ef007e182bc05f inherit pub_methods_classllvm_1_1RegisterBankInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a955b1188aace2fd0ff954c427821b49a inherit pub_methods_classllvm_1_1RegisterBankInfo" id="r_a955b1188aace2fd0ff954c427821b49a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RegisterBankInfo.html#a955b1188aace2fd0ff954c427821b49a">getNumRegBanks</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a955b1188aace2fd0ff954c427821b49a inherit pub_methods_classllvm_1_1RegisterBankInfo"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the total number of register banks.  <br /></td></tr>
<tr class="separator:a955b1188aace2fd0ff954c427821b49a inherit pub_methods_classllvm_1_1RegisterBankInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abe3557a319298bbcb38531c7c3785898 inherit pub_methods_classllvm_1_1RegisterBankInfo" id="r_abe3557a319298bbcb38531c7c3785898"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RegisterBankInfo.html#abe3557a319298bbcb38531c7c3785898">cannotCopy</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegisterBank.html">RegisterBank</a> &amp;Dst, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegisterBank.html">RegisterBank</a> &amp;Src, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="Profile_8cpp.html#a1f5ab05b3305a959d954b796c63807c4">Size</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:abe3557a319298bbcb38531c7c3785898 inherit pub_methods_classllvm_1_1RegisterBankInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9ad9f326100ec08e3cde9f430fcb36f1 inherit pub_methods_classllvm_1_1RegisterBankInfo" id="r_a9ad9f326100ec08e3cde9f430fcb36f1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1RegisterBankInfo.html#ac89dbbb6460391f27fb352c20c600769">InstructionMappings</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RegisterBankInfo.html#a9ad9f326100ec08e3cde9f430fcb36f1">getInstrPossibleMappings</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a9ad9f326100ec08e3cde9f430fcb36f1 inherit pub_methods_classllvm_1_1RegisterBankInfo"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the possible mapping for <code>MI</code>.  <br /></td></tr>
<tr class="separator:a9ad9f326100ec08e3cde9f430fcb36f1 inherit pub_methods_classllvm_1_1RegisterBankInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e0abb5e64000fe871b5dd65f144e27b inherit pub_methods_classllvm_1_1RegisterBankInfo" id="r_a3e0abb5e64000fe871b5dd65f144e27b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classvoid.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RegisterBankInfo.html#a3e0abb5e64000fe871b5dd65f144e27b">applyMapping</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegisterBankInfo_1_1OperandsMapper.html">OperandsMapper</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">OpdMapper</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a3e0abb5e64000fe871b5dd65f144e27b inherit pub_methods_classllvm_1_1RegisterBankInfo"><td class="mdescLeft">&#160;</td><td class="mdescRight">Apply <code>OpdMapper.getInstrMapping()</code> to <code>OpdMapper.getMI()</code>.  <br /></td></tr>
<tr class="separator:a3e0abb5e64000fe871b5dd65f144e27b inherit pub_methods_classllvm_1_1RegisterBankInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a03400563b62282df90443c4893d1f0e9 inherit pub_methods_classllvm_1_1RegisterBankInfo" id="r_a03400563b62282df90443c4893d1f0e9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RegisterBankInfo.html#a03400563b62282df90443c4893d1f0e9">getSizeInBits</a> (<a class="el" href="classllvm_1_1Register.html">Register</a> <a class="el" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> &amp;<a class="el" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a03400563b62282df90443c4893d1f0e9 inherit pub_methods_classllvm_1_1RegisterBankInfo"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the size in bits of <code>Reg</code>.  <br /></td></tr>
<tr class="separator:a03400563b62282df90443c4893d1f0e9 inherit pub_methods_classllvm_1_1RegisterBankInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aca0f86b578b560c1ea67d71987c1df57 inherit pub_methods_classllvm_1_1RegisterBankInfo" id="r_aca0f86b578b560c1ea67d71987c1df57"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RegisterBankInfo.html#aca0f86b578b560c1ea67d71987c1df57">verify</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> &amp;<a class="el" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:aca0f86b578b560c1ea67d71987c1df57 inherit pub_methods_classllvm_1_1RegisterBankInfo"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="namespacellvm_1_1Check.html">Check</a> that information hold by this instance make sense for the given <code>TRI</code>.  <br /></td></tr>
<tr class="separator:aca0f86b578b560c1ea67d71987c1df57 inherit pub_methods_classllvm_1_1RegisterBankInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5b7e84a2ea3cdb118f44543cdb33f670 inherit pub_methods_classllvm_1_1RegisterBankInfo" id="r_a5b7e84a2ea3cdb118f44543cdb33f670"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegisterBankInfo_1_1InstructionMapping.html">InstructionMapping</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RegisterBankInfo.html#a5b7e84a2ea3cdb118f44543cdb33f670">getInstructionMapping</a> (<a class="el" href="classunsigned.html">unsigned</a> ID, <a class="el" href="classunsigned.html">unsigned</a> Cost, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1RegisterBankInfo_1_1ValueMapping.html">ValueMapping</a> *OperandsMapping, <a class="el" href="classunsigned.html">unsigned</a> NumOperands) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a5b7e84a2ea3cdb118f44543cdb33f670 inherit pub_methods_classllvm_1_1RegisterBankInfo"><td class="mdescLeft">&#160;</td><td class="mdescRight">Method to get a uniquely generated <a class="el" href="classllvm_1_1RegisterBankInfo_1_1InstructionMapping.html" title="Helper class that represents how the value of an instruction may be mapped and what is the related co...">InstructionMapping</a>.  <br /></td></tr>
<tr class="separator:a5b7e84a2ea3cdb118f44543cdb33f670 inherit pub_methods_classllvm_1_1RegisterBankInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a640c554d91abd68270b79cdef71b99a2 inherit pub_methods_classllvm_1_1RegisterBankInfo" id="r_a640c554d91abd68270b79cdef71b99a2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegisterBankInfo_1_1InstructionMapping.html">InstructionMapping</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RegisterBankInfo.html#a640c554d91abd68270b79cdef71b99a2">getInvalidInstructionMapping</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a640c554d91abd68270b79cdef71b99a2 inherit pub_methods_classllvm_1_1RegisterBankInfo"><td class="mdescLeft">&#160;</td><td class="mdescRight">Method to get a uniquely generated invalid <a class="el" href="classllvm_1_1RegisterBankInfo_1_1InstructionMapping.html" title="Helper class that represents how the value of an instruction may be mapped and what is the related co...">InstructionMapping</a>.  <br /></td></tr>
<tr class="separator:a640c554d91abd68270b79cdef71b99a2 inherit pub_methods_classllvm_1_1RegisterBankInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="pub-attribs" name="pub-attribs"></a>
Public Attributes</h2></td></tr>
<tr class="memitem:ada542413c7089fe35272a9ec47c19116" id="r_ada542413c7089fe35272a9ec47c19116"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1GCNSubtarget.html">GCNSubtarget</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ada542413c7089fe35272a9ec47c19116">Subtarget</a></td></tr>
<tr class="separator:ada542413c7089fe35272a9ec47c19116"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afef42b99585e128b23a4980bc0bc1824" id="r_afef42b99585e128b23a4980bc0bc1824"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SIRegisterInfo.html">SIRegisterInfo</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#afef42b99585e128b23a4980bc0bc1824">TRI</a></td></tr>
<tr class="separator:afef42b99585e128b23a4980bc0bc1824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a774f70ec47e4b324901ebbb23573157d" id="r_a774f70ec47e4b324901ebbb23573157d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SIInstrInfo.html">SIInstrInfo</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a774f70ec47e4b324901ebbb23573157d">TII</a></td></tr>
<tr class="separator:a774f70ec47e4b324901ebbb23573157d"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="inherited" name="inherited"></a>
Additional Inherited Members</h2></td></tr>
<tr class="inherit_header pub_types_classllvm_1_1RegisterBankInfo"><td colspan="2" onclick="javascript:dynsection.toggleInherit('pub_types_classllvm_1_1RegisterBankInfo')"><img src="closed.png" alt="-"/>&#160;Public Types inherited from <a class="el" href="classllvm_1_1RegisterBankInfo.html">llvm::RegisterBankInfo</a></td></tr>
<tr class="memitem:ac89dbbb6460391f27fb352c20c600769 inherit pub_types_classllvm_1_1RegisterBankInfo" id="r_ac89dbbb6460391f27fb352c20c600769"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">using</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RegisterBankInfo.html#ac89dbbb6460391f27fb352c20c600769">InstructionMappings</a> = <a class="el" href="classllvm_1_1SmallVector.html">SmallVector</a>&lt;<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegisterBankInfo_1_1InstructionMapping.html">InstructionMapping</a> *, 4&gt;</td></tr>
<tr class="memdesc:ac89dbbb6460391f27fb352c20c600769 inherit pub_types_classllvm_1_1RegisterBankInfo"><td class="mdescLeft">&#160;</td><td class="mdescRight">Convenient type to represent the alternatives for mapping an instruction.  <br /></td></tr>
<tr class="separator:ac89dbbb6460391f27fb352c20c600769 inherit pub_types_classllvm_1_1RegisterBankInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="inherit_header pub_static_methods_classllvm_1_1RegisterBankInfo"><td colspan="2" onclick="javascript:dynsection.toggleInherit('pub_static_methods_classllvm_1_1RegisterBankInfo')"><img src="closed.png" alt="-"/>&#160;Static Public Member Functions inherited from <a class="el" href="classllvm_1_1RegisterBankInfo.html">llvm::RegisterBankInfo</a></td></tr>
<tr class="memitem:a5c8b942e0a2e8ebef5a138c8d3c4462c inherit pub_static_methods_classllvm_1_1RegisterBankInfo" id="r_a5c8b942e0a2e8ebef5a138c8d3c4462c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classvoid.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RegisterBankInfo.html#a5c8b942e0a2e8ebef5a138c8d3c4462c">applyDefaultMapping</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegisterBankInfo_1_1OperandsMapper.html">OperandsMapper</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">OpdMapper</a>)</td></tr>
<tr class="memdesc:a5c8b942e0a2e8ebef5a138c8d3c4462c inherit pub_static_methods_classllvm_1_1RegisterBankInfo"><td class="mdescLeft">&#160;</td><td class="mdescRight">Helper method to apply something that is like the default mapping.  <br /></td></tr>
<tr class="separator:a5c8b942e0a2e8ebef5a138c8d3c4462c inherit pub_static_methods_classllvm_1_1RegisterBankInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1cfd8b1df608cb89b0acb94d29d447b3 inherit pub_static_methods_classllvm_1_1RegisterBankInfo" id="r_a1cfd8b1df608cb89b0acb94d29d447b3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RegisterBankInfo.html#a1cfd8b1df608cb89b0acb94d29d447b3">constrainGenericRegister</a> (<a class="el" href="classllvm_1_1Register.html">Register</a> <a class="el" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> &amp;RC, <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>)</td></tr>
<tr class="memdesc:a1cfd8b1df608cb89b0acb94d29d447b3 inherit pub_static_methods_classllvm_1_1RegisterBankInfo"><td class="mdescLeft">&#160;</td><td class="mdescRight">Constrain the (possibly generic) virtual register <code>Reg</code> to <code>RC</code>.  <br /></td></tr>
<tr class="separator:a1cfd8b1df608cb89b0acb94d29d447b3 inherit pub_static_methods_classllvm_1_1RegisterBankInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="inherit_header pub_static_attribs_classllvm_1_1RegisterBankInfo"><td colspan="2" onclick="javascript:dynsection.toggleInherit('pub_static_attribs_classllvm_1_1RegisterBankInfo')"><img src="closed.png" alt="-"/>&#160;Static Public Attributes inherited from <a class="el" href="classllvm_1_1RegisterBankInfo.html">llvm::RegisterBankInfo</a></td></tr>
<tr class="memitem:abe7d332de484fcc6cdc4c2a5e7bdd31b inherit pub_static_attribs_classllvm_1_1RegisterBankInfo" id="r_abe7d332de484fcc6cdc4c2a5e7bdd31b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RegisterBankInfo.html#abe7d332de484fcc6cdc4c2a5e7bdd31b">DefaultMappingID</a> = <a class="el" href="classllvm_1_1ilist__node__impl.html">UINT_MAX</a></td></tr>
<tr class="memdesc:abe7d332de484fcc6cdc4c2a5e7bdd31b inherit pub_static_attribs_classllvm_1_1RegisterBankInfo"><td class="mdescLeft">&#160;</td><td class="mdescRight">Identifier used when the related instruction mapping instance is generated by target independent code.  <br /></td></tr>
<tr class="separator:abe7d332de484fcc6cdc4c2a5e7bdd31b inherit pub_static_attribs_classllvm_1_1RegisterBankInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aabde40ed6dff50ce0fc5922ce428c79d inherit pub_static_attribs_classllvm_1_1RegisterBankInfo" id="r_aabde40ed6dff50ce0fc5922ce428c79d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RegisterBankInfo.html#aabde40ed6dff50ce0fc5922ce428c79d">InvalidMappingID</a> = <a class="el" href="classllvm_1_1ilist__node__impl.html">UINT_MAX</a> - 1</td></tr>
<tr class="memdesc:aabde40ed6dff50ce0fc5922ce428c79d inherit pub_static_attribs_classllvm_1_1RegisterBankInfo"><td class="mdescLeft">&#160;</td><td class="mdescRight">Identifier used when the related instruction mapping instance is generated by the default constructor.  <br /></td></tr>
<tr class="separator:aabde40ed6dff50ce0fc5922ce428c79d inherit pub_static_attribs_classllvm_1_1RegisterBankInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="inherit_header pro_methods_classllvm_1_1RegisterBankInfo"><td colspan="2" onclick="javascript:dynsection.toggleInherit('pro_methods_classllvm_1_1RegisterBankInfo')"><img src="closed.png" alt="-"/>&#160;Protected Member Functions inherited from <a class="el" href="classllvm_1_1RegisterBankInfo.html">llvm::RegisterBankInfo</a></td></tr>
<tr class="memitem:a7a0e8ec60913f179f850e8c36cf07b0c inherit pro_methods_classllvm_1_1RegisterBankInfo" id="r_a7a0e8ec60913f179f850e8c36cf07b0c"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RegisterBankInfo.html#a7a0e8ec60913f179f850e8c36cf07b0c">RegisterBankInfo</a> (<a class="el" href="classllvm_1_1RegisterBank.html">RegisterBank</a> **<a class="el" href="classllvm_1_1RegisterBankInfo.html#a9af995a46deda6c89c20ce3ef37a295c">RegBanks</a>, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1RegisterBankInfo.html#a45f91f5fb3c739aa01e83fc81b5c5cb8">NumRegBanks</a>)</td></tr>
<tr class="memdesc:a7a0e8ec60913f179f850e8c36cf07b0c inherit pro_methods_classllvm_1_1RegisterBankInfo"><td class="mdescLeft">&#160;</td><td class="mdescRight">Create a <a class="el" href="classllvm_1_1RegisterBankInfo.html" title="Holds all the information related to register banks.">RegisterBankInfo</a> that can accommodate up to <code>NumRegBanks</code> <a class="el" href="classllvm_1_1RegisterBank.html" title="This class implements the register bank concept.">RegisterBank</a> instances.  <br /></td></tr>
<tr class="separator:a7a0e8ec60913f179f850e8c36cf07b0c inherit pro_methods_classllvm_1_1RegisterBankInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3a09b5d459b62b61b338fe86afaecaf2 inherit pro_methods_classllvm_1_1RegisterBankInfo" id="r_a3a09b5d459b62b61b338fe86afaecaf2"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RegisterBankInfo.html#a3a09b5d459b62b61b338fe86afaecaf2">RegisterBankInfo</a> ()</td></tr>
<tr class="memdesc:a3a09b5d459b62b61b338fe86afaecaf2 inherit pro_methods_classllvm_1_1RegisterBankInfo"><td class="mdescLeft">&#160;</td><td class="mdescRight">This constructor is meaningless.  <br /></td></tr>
<tr class="separator:a3a09b5d459b62b61b338fe86afaecaf2 inherit pro_methods_classllvm_1_1RegisterBankInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab5092c9e3173624b66ddbec3e360101d inherit pro_methods_classllvm_1_1RegisterBankInfo" id="r_ab5092c9e3173624b66ddbec3e360101d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1RegisterBank.html">RegisterBank</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RegisterBankInfo.html#ab5092c9e3173624b66ddbec3e360101d">getRegBank</a> (<a class="el" href="classunsigned.html">unsigned</a> ID)</td></tr>
<tr class="memdesc:ab5092c9e3173624b66ddbec3e360101d inherit pro_methods_classllvm_1_1RegisterBankInfo"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the register bank identified by <code>ID</code>.  <br /></td></tr>
<tr class="separator:ab5092c9e3173624b66ddbec3e360101d inherit pro_methods_classllvm_1_1RegisterBankInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adce46b4a1539a9a9ff0fbb77ab3b0068 inherit pro_methods_classllvm_1_1RegisterBankInfo" id="r_adce46b4a1539a9a9ff0fbb77ab3b0068"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RegisterBankInfo.html#adce46b4a1539a9a9ff0fbb77ab3b0068">getMinimalPhysRegClass</a> (<a class="el" href="classllvm_1_1Register.html">Register</a> <a class="el" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> &amp;<a class="el" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:adce46b4a1539a9a9ff0fbb77ab3b0068 inherit pro_methods_classllvm_1_1RegisterBankInfo"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the MinimalPhysRegClass for Reg.  <br /></td></tr>
<tr class="separator:adce46b4a1539a9a9ff0fbb77ab3b0068 inherit pro_methods_classllvm_1_1RegisterBankInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af5535a05921d5db8486cc4ce527b066f inherit pro_methods_classllvm_1_1RegisterBankInfo" id="r_af5535a05921d5db8486cc4ce527b066f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegisterBankInfo_1_1InstructionMapping.html">InstructionMapping</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RegisterBankInfo.html#af5535a05921d5db8486cc4ce527b066f">getInstrMappingImpl</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:af5535a05921d5db8486cc4ce527b066f inherit pro_methods_classllvm_1_1RegisterBankInfo"><td class="mdescLeft">&#160;</td><td class="mdescRight">Try to get the mapping of <code>MI</code>.  <br /></td></tr>
<tr class="separator:af5535a05921d5db8486cc4ce527b066f inherit pro_methods_classllvm_1_1RegisterBankInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a063bcf2a2c95c6a33a7aaef9246b26de inherit pro_methods_classllvm_1_1RegisterBankInfo" id="r_a063bcf2a2c95c6a33a7aaef9246b26de"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1RegisterBankInfo_1_1PartialMapping.html">PartialMapping</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RegisterBankInfo.html#a063bcf2a2c95c6a33a7aaef9246b26de">getPartialMapping</a> (<a class="el" href="classunsigned.html">unsigned</a> StartIdx, <a class="el" href="classunsigned.html">unsigned</a> Length, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegisterBank.html">RegisterBank</a> &amp;RegBank) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a063bcf2a2c95c6a33a7aaef9246b26de inherit pro_methods_classllvm_1_1RegisterBankInfo"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the uniquely generated <a class="el" href="structllvm_1_1RegisterBankInfo_1_1PartialMapping.html" title="Helper struct that represents how a value is partially mapped into a register.">PartialMapping</a> for the given arguments.  <br /></td></tr>
<tr class="separator:a063bcf2a2c95c6a33a7aaef9246b26de inherit pro_methods_classllvm_1_1RegisterBankInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5f683dcd4b6530d6f1b29d50b92e2907 inherit pro_methods_classllvm_1_1RegisterBankInfo" id="r_a5f683dcd4b6530d6f1b29d50b92e2907"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1RegisterBankInfo_1_1ValueMapping.html">ValueMapping</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RegisterBankInfo.html#a5f683dcd4b6530d6f1b29d50b92e2907">getValueMapping</a> (<a class="el" href="classunsigned.html">unsigned</a> StartIdx, <a class="el" href="classunsigned.html">unsigned</a> Length, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegisterBank.html">RegisterBank</a> &amp;RegBank) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a5f683dcd4b6530d6f1b29d50b92e2907 inherit pro_methods_classllvm_1_1RegisterBankInfo"><td class="mdescLeft">&#160;</td><td class="mdescRight">The most common <a class="el" href="structllvm_1_1RegisterBankInfo_1_1ValueMapping.html" title="Helper struct that represents how a value is mapped through different register banks.">ValueMapping</a> consists of a single <a class="el" href="structllvm_1_1RegisterBankInfo_1_1PartialMapping.html" title="Helper struct that represents how a value is partially mapped into a register.">PartialMapping</a>.  <br /></td></tr>
<tr class="separator:a5f683dcd4b6530d6f1b29d50b92e2907 inherit pro_methods_classllvm_1_1RegisterBankInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a85689f6171de434d7b01fdd1854e3ccf inherit pro_methods_classllvm_1_1RegisterBankInfo" id="r_a85689f6171de434d7b01fdd1854e3ccf"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1RegisterBankInfo_1_1ValueMapping.html">ValueMapping</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RegisterBankInfo.html#a85689f6171de434d7b01fdd1854e3ccf">getValueMapping</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1RegisterBankInfo_1_1PartialMapping.html">PartialMapping</a> *BreakDown, <a class="el" href="classunsigned.html">unsigned</a> NumBreakDowns) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a85689f6171de434d7b01fdd1854e3ccf inherit pro_methods_classllvm_1_1RegisterBankInfo"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the <a class="el" href="structllvm_1_1RegisterBankInfo_1_1ValueMapping.html" title="Helper struct that represents how a value is mapped through different register banks.">ValueMapping</a> for the given arguments.  <br /></td></tr>
<tr class="separator:a85689f6171de434d7b01fdd1854e3ccf inherit pro_methods_classllvm_1_1RegisterBankInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab899ee374f95aa9e56c35eae354f8188 inherit pro_methods_classllvm_1_1RegisterBankInfo" id="r_ab899ee374f95aa9e56c35eae354f8188"><td class="memTemplParams" colspan="2">template&lt;<a class="el" href="classllvm_1_1ilist__node__impl.html">typename</a> Iterator &gt; </td></tr>
<tr class="memitem:ab899ee374f95aa9e56c35eae354f8188 inherit pro_methods_classllvm_1_1RegisterBankInfo"><td class="memTemplItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1RegisterBankInfo_1_1ValueMapping.html">ValueMapping</a> *&#160;</td><td class="memTemplItemRight" valign="bottom"><a class="el" href="classllvm_1_1RegisterBankInfo.html#ab899ee374f95aa9e56c35eae354f8188">getOperandsMapping</a> (Iterator Begin, Iterator End) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:ab899ee374f95aa9e56c35eae354f8188 inherit pro_methods_classllvm_1_1RegisterBankInfo"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the uniquely generated array of <a class="el" href="structllvm_1_1RegisterBankInfo_1_1ValueMapping.html" title="Helper struct that represents how a value is mapped through different register banks.">ValueMapping</a> for the elements of between <code>Begin</code> and <code>End</code>.  <br /></td></tr>
<tr class="separator:ab899ee374f95aa9e56c35eae354f8188 inherit pro_methods_classllvm_1_1RegisterBankInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a724d32daf4f554526f15b36eab12e129 inherit pro_methods_classllvm_1_1RegisterBankInfo" id="r_a724d32daf4f554526f15b36eab12e129"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1RegisterBankInfo_1_1ValueMapping.html">ValueMapping</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RegisterBankInfo.html#a724d32daf4f554526f15b36eab12e129">getOperandsMapping</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1RegisterBankInfo_1_1ValueMapping.html">ValueMapping</a> * &gt; &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">OpdsMapping</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a724d32daf4f554526f15b36eab12e129 inherit pro_methods_classllvm_1_1RegisterBankInfo"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the uniquely generated array of <a class="el" href="structllvm_1_1RegisterBankInfo_1_1ValueMapping.html" title="Helper struct that represents how a value is mapped through different register banks.">ValueMapping</a> for the elements of <code>OpdsMapping</code>.  <br /></td></tr>
<tr class="separator:a724d32daf4f554526f15b36eab12e129 inherit pro_methods_classllvm_1_1RegisterBankInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acb92f4f15dbcf2c4fb654108ed026353 inherit pro_methods_classllvm_1_1RegisterBankInfo" id="r_acb92f4f15dbcf2c4fb654108ed026353"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1RegisterBankInfo_1_1ValueMapping.html">ValueMapping</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RegisterBankInfo.html#acb92f4f15dbcf2c4fb654108ed026353">getOperandsMapping</a> (std::initializer_list&lt; <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1RegisterBankInfo_1_1ValueMapping.html">ValueMapping</a> * &gt; <a class="el" href="classllvm_1_1ilist__node__impl.html">OpdsMapping</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:acb92f4f15dbcf2c4fb654108ed026353 inherit pro_methods_classllvm_1_1RegisterBankInfo"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the uniquely generated array of <a class="el" href="structllvm_1_1RegisterBankInfo_1_1ValueMapping.html" title="Helper struct that represents how a value is mapped through different register banks.">ValueMapping</a> for the given arguments.  <br /></td></tr>
<tr class="separator:acb92f4f15dbcf2c4fb654108ed026353 inherit pro_methods_classllvm_1_1RegisterBankInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="inherit_header pro_attribs_classllvm_1_1RegisterBankInfo"><td colspan="2" onclick="javascript:dynsection.toggleInherit('pro_attribs_classllvm_1_1RegisterBankInfo')"><img src="closed.png" alt="-"/>&#160;Protected Attributes inherited from <a class="el" href="classllvm_1_1RegisterBankInfo.html">llvm::RegisterBankInfo</a></td></tr>
<tr class="memitem:a9af995a46deda6c89c20ce3ef37a295c inherit pro_attribs_classllvm_1_1RegisterBankInfo" id="r_a9af995a46deda6c89c20ce3ef37a295c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1RegisterBank.html">RegisterBank</a> **&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RegisterBankInfo.html#a9af995a46deda6c89c20ce3ef37a295c">RegBanks</a></td></tr>
<tr class="memdesc:a9af995a46deda6c89c20ce3ef37a295c inherit pro_attribs_classllvm_1_1RegisterBankInfo"><td class="mdescLeft">&#160;</td><td class="mdescRight">Hold the set of supported register banks.  <br /></td></tr>
<tr class="separator:a9af995a46deda6c89c20ce3ef37a295c inherit pro_attribs_classllvm_1_1RegisterBankInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a45f91f5fb3c739aa01e83fc81b5c5cb8 inherit pro_attribs_classllvm_1_1RegisterBankInfo" id="r_a45f91f5fb3c739aa01e83fc81b5c5cb8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RegisterBankInfo.html#a45f91f5fb3c739aa01e83fc81b5c5cb8">NumRegBanks</a></td></tr>
<tr class="memdesc:a45f91f5fb3c739aa01e83fc81b5c5cb8 inherit pro_attribs_classllvm_1_1RegisterBankInfo"><td class="mdescLeft">&#160;</td><td class="mdescRight">Total number of register banks.  <br /></td></tr>
<tr class="separator:a45f91f5fb3c739aa01e83fc81b5c5cb8 inherit pro_attribs_classllvm_1_1RegisterBankInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9b40eeafea1db4840a2c4b387b58fd87 inherit pro_attribs_classllvm_1_1RegisterBankInfo" id="r_a9b40eeafea1db4840a2c4b387b58fd87"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1DenseMap.html">DenseMap</a>&lt; <a class="el" href="classunsigned.html">unsigned</a>, std::unique_ptr&lt; <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1RegisterBankInfo_1_1PartialMapping.html">PartialMapping</a> &gt; &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RegisterBankInfo.html#a9b40eeafea1db4840a2c4b387b58fd87">MapOfPartialMappings</a></td></tr>
<tr class="memdesc:a9b40eeafea1db4840a2c4b387b58fd87 inherit pro_attribs_classllvm_1_1RegisterBankInfo"><td class="mdescLeft">&#160;</td><td class="mdescRight">Keep dynamically allocated <a class="el" href="structllvm_1_1RegisterBankInfo_1_1PartialMapping.html" title="Helper struct that represents how a value is partially mapped into a register.">PartialMapping</a> in a separate map.  <br /></td></tr>
<tr class="separator:a9b40eeafea1db4840a2c4b387b58fd87 inherit pro_attribs_classllvm_1_1RegisterBankInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7dab548e7fc3841c9e8d465665c74ecb inherit pro_attribs_classllvm_1_1RegisterBankInfo" id="r_a7dab548e7fc3841c9e8d465665c74ecb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1DenseMap.html">DenseMap</a>&lt; <a class="el" href="classunsigned.html">unsigned</a>, std::unique_ptr&lt; <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1RegisterBankInfo_1_1ValueMapping.html">ValueMapping</a> &gt; &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RegisterBankInfo.html#a7dab548e7fc3841c9e8d465665c74ecb">MapOfValueMappings</a></td></tr>
<tr class="memdesc:a7dab548e7fc3841c9e8d465665c74ecb inherit pro_attribs_classllvm_1_1RegisterBankInfo"><td class="mdescLeft">&#160;</td><td class="mdescRight">Keep dynamically allocated <a class="el" href="structllvm_1_1RegisterBankInfo_1_1ValueMapping.html" title="Helper struct that represents how a value is mapped through different register banks.">ValueMapping</a> in a separate map.  <br /></td></tr>
<tr class="separator:a7dab548e7fc3841c9e8d465665c74ecb inherit pro_attribs_classllvm_1_1RegisterBankInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7c9ef15d9d7fcf121f2ccd38ac18b441 inherit pro_attribs_classllvm_1_1RegisterBankInfo" id="r_a7c9ef15d9d7fcf121f2ccd38ac18b441"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1DenseMap.html">DenseMap</a>&lt; <a class="el" href="classunsigned.html">unsigned</a>, std::unique_ptr&lt; <a class="el" href="structllvm_1_1RegisterBankInfo_1_1ValueMapping.html">ValueMapping</a>[]&gt; &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RegisterBankInfo.html#a7c9ef15d9d7fcf121f2ccd38ac18b441">MapOfOperandsMappings</a></td></tr>
<tr class="memdesc:a7c9ef15d9d7fcf121f2ccd38ac18b441 inherit pro_attribs_classllvm_1_1RegisterBankInfo"><td class="mdescLeft">&#160;</td><td class="mdescRight">Keep dynamically allocated array of <a class="el" href="structllvm_1_1RegisterBankInfo_1_1ValueMapping.html" title="Helper struct that represents how a value is mapped through different register banks.">ValueMapping</a> in a separate map.  <br /></td></tr>
<tr class="separator:a7c9ef15d9d7fcf121f2ccd38ac18b441 inherit pro_attribs_classllvm_1_1RegisterBankInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a88ed627477e18a1f994dfe07c55414ff inherit pro_attribs_classllvm_1_1RegisterBankInfo" id="r_a88ed627477e18a1f994dfe07c55414ff"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1DenseMap.html">DenseMap</a>&lt; <a class="el" href="classunsigned.html">unsigned</a>, std::unique_ptr&lt; <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegisterBankInfo_1_1InstructionMapping.html">InstructionMapping</a> &gt; &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RegisterBankInfo.html#a88ed627477e18a1f994dfe07c55414ff">MapOfInstructionMappings</a></td></tr>
<tr class="memdesc:a88ed627477e18a1f994dfe07c55414ff inherit pro_attribs_classllvm_1_1RegisterBankInfo"><td class="mdescLeft">&#160;</td><td class="mdescRight">Keep dynamically allocated <a class="el" href="classllvm_1_1RegisterBankInfo_1_1InstructionMapping.html" title="Helper class that represents how the value of an instruction may be mapped and what is the related co...">InstructionMapping</a> in a separate map.  <br /></td></tr>
<tr class="separator:a88ed627477e18a1f994dfe07c55414ff inherit pro_attribs_classllvm_1_1RegisterBankInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa184b7fc50428ff89191311836458be7 inherit pro_attribs_classllvm_1_1RegisterBankInfo" id="r_aa184b7fc50428ff89191311836458be7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1DenseMap.html">DenseMap</a>&lt; <a class="el" href="classunsigned.html">unsigned</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> * &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RegisterBankInfo.html#aa184b7fc50428ff89191311836458be7">PhysRegMinimalRCs</a></td></tr>
<tr class="memdesc:aa184b7fc50428ff89191311836458be7 inherit pro_attribs_classllvm_1_1RegisterBankInfo"><td class="mdescLeft">&#160;</td><td class="mdescRight">Getting the minimal register class of a physreg is expensive.  <br /></td></tr>
<tr class="separator:aa184b7fc50428ff89191311836458be7 inherit pro_attribs_classllvm_1_1RegisterBankInfo"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock">
<p class="definition">Definition at line <a class="el" href="AMDGPURegisterBankInfo_8h_source.html#l00042">42</a> of file <a class="el" href="AMDGPURegisterBankInfo_8h_source.html">AMDGPURegisterBankInfo.h</a>.</p>
</div><h2 class="groupheader">Constructor &amp; Destructor Documentation</h2>
<a id="a542fc1282cd157921c7f0900b73c63dd" name="a542fc1282cd157921c7f0900b73c63dd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a542fc1282cd157921c7f0900b73c63dd">&#9670;&#160;</a></span>AMDGPURegisterBankInfo()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">AMDGPURegisterBankInfo::AMDGPURegisterBankInfo </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1GCNSubtarget.html">GCNSubtarget</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>STI</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l00194">194</a> of file <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html">AMDGPURegisterBankInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="Threading_8h_source.html#l00119">llvm::call_once()</a>, and <a class="el" href="RegisterBankInfo_8h_source.html#l00431">llvm::RegisterBankInfo::getRegBank()</a>.</p>

</div>
</div>
<h2 class="groupheader">Member Function Documentation</h2>
<a id="a7af7bb833a1702eacc1b0974ee514698" name="a7af7bb833a1702eacc1b0974ee514698"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7af7bb833a1702eacc1b0974ee514698">&#9670;&#160;</a></span>addMappingFromTable() <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;<a class="el" href="classunsigned.html">unsigned</a> NumOps&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1RegisterBankInfo.html#ac89dbbb6460391f27fb352c20c600769">RegisterBankInfo::InstructionMappings</a> llvm::AMDGPURegisterBankInfo::addMappingFromTable </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MRI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> std::array&lt; <a class="el" href="classunsigned.html">unsigned</a>, <a class="el" href="classllvm_1_1ilist__node__impl.html">NumOps</a> &gt;</td>          <td class="paramname"><span class="paramname"><em>RegSrcOpIdx</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="structllvm_1_1AMDGPURegisterBankInfo_1_1OpRegBankEntry.html">OpRegBankEntry</a>&lt; <a class="el" href="classllvm_1_1ilist__node__impl.html">NumOps</a> &gt; &gt;</td>          <td class="paramname"><span class="paramname"><em>Table</em></span>&#160;) const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l00297">297</a> of file <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html">AMDGPURegisterBankInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="BuiltinGCs_8cpp.html#ab5899ca200d34e3cc6bb09ebce5e5b3c">E</a>, <a class="el" href="RegisterBankInfo_8h_source.html#l00525">llvm::RegisterBankInfo::getInstructionMapping()</a>, <a class="el" href="RegisterBankInfo_8cpp_source.html#l00332">llvm::RegisterBankInfo::getOperandsMapping()</a>, <a class="el" href="RegisterBankInfo_8cpp_source.html#l00494">llvm::RegisterBankInfo::getSizeInBits()</a>, <a class="el" href="MD5_8cpp_source.html#l00059">I</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00093">MI</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, <a class="el" href="MIRNamerPass_8cpp_source.html#l00078">Operands</a>, and <a class="el" href="AMDGPURegisterBankInfo_8h_source.html#l00045">TRI</a>.</p>

</div>
</div>
<a id="a317794ba2e8cf8f07ca39ade5115d66a" name="a317794ba2e8cf8f07ca39ade5115d66a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a317794ba2e8cf8f07ca39ade5115d66a">&#9670;&#160;</a></span>addMappingFromTable() <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
<div class="memtemplate">
template&lt;<a class="el" href="classunsigned.html">unsigned</a> NumOps&gt; </div>
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1RegisterBankInfo.html#ac89dbbb6460391f27fb352c20c600769">InstructionMappings</a> llvm::AMDGPURegisterBankInfo::addMappingFromTable </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MRI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> std::array&lt; <a class="el" href="classunsigned.html">unsigned</a>, <a class="el" href="classllvm_1_1ilist__node__impl.html">NumOps</a> &gt;</td>          <td class="paramname"><span class="paramname"><em>RegSrcOpIdx</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="structllvm_1_1AMDGPURegisterBankInfo_1_1OpRegBankEntry.html">OpRegBankEntry</a>&lt; <a class="el" href="classllvm_1_1ilist__node__impl.html">NumOps</a> &gt; &gt;</td>          <td class="paramname"><span class="paramname"><em>Table</em></span>&#160;) const</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="aa6ba619d62fda8779e8f3a8182056cd7" name="aa6ba619d62fda8779e8f3a8182056cd7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa6ba619d62fda8779e8f3a8182056cd7">&#9670;&#160;</a></span>applyMappingBFEIntrinsic()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> AMDGPURegisterBankInfo::applyMappingBFEIntrinsic </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegisterBankInfo_1_1OperandsMapper.html">OperandsMapper</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>OpdMapper</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a></td>          <td class="paramname"><span class="paramname"><em>Signed</em></span>&#160;) const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01508">1508</a> of file <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html">AMDGPURegisterBankInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="RegisterBankInfo_8cpp_source.html#l00439">llvm::RegisterBankInfo::applyDefaultMapping()</a>, <a class="el" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>, <a class="el" href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00120">llvm::constrainSelectedInstRegOperands()</a>, <a class="el" href="llvm_2Support_2ErrorHandling_8h_source.html#l00136">llvm_unreachable</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00093">MI</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, <a class="el" href="LowLevelTypeImpl_8h_source.html#l00043">llvm::LLT::scalar()</a>, <a class="el" href="NVPTXISelLowering_8cpp_source.html#l04551">Signed</a>, <a class="el" href="AMDGPURegisterBankInfo_8h_source.html#l00046">TII</a>, and <a class="el" href="AMDGPURegisterBankInfo_8h_source.html#l00045">TRI</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l02085">applyMappingImpl()</a>.</p>

</div>
</div>
<a id="abed896b56b0c65ef8efa59f57678b23e" name="abed896b56b0c65ef8efa59f57678b23e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abed896b56b0c65ef8efa59f57678b23e">&#9670;&#160;</a></span>applyMappingDynStackAlloc()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> AMDGPURegisterBankInfo::applyMappingDynStackAlloc </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegisterBankInfo_1_1OperandsMapper.html">OperandsMapper</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>OpdMapper</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MRI</em></span>&#160;) const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01215">1215</a> of file <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html">AMDGPURegisterBankInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="Alignment_8h_source.html#l00113">llvm::assumeAligned()</a>, <a class="el" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>, <a class="el" href="MachineFunction_8h_source.html#l00617">llvm::MachineFunction::getInfo()</a>, <a class="el" href="RegisterBankInfo_8h_source.html#l00431">llvm::RegisterBankInfo::getRegBank()</a>, <a class="el" href="LowLevelTypeImpl_8h_source.html#l00109">llvm::LLT::getSizeInBits()</a>, <a class="el" href="MachineFunction_8h_source.html#l00519">llvm::MachineFunction::getSubtarget()</a>, <a class="el" href="Alignment_8h_source.html#l00217">llvm::Log2()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00093">MI</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, <a class="el" href="LowLevelTypeImpl_8h_source.html#l00043">llvm::LLT::scalar()</a>, <a class="el" href="TargetFrameLowering_8h_source.html#l00045">llvm::TargetFrameLowering::StackGrowsDown</a>, and <a class="el" href="AMDGPURegisterBankInfo_8h_source.html#l00045">TRI</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l02085">applyMappingImpl()</a>.</p>

</div>
</div>
<a id="a52a5e2013d4605db2e56f9e094b0f44b" name="a52a5e2013d4605db2e56f9e094b0f44b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a52a5e2013d4605db2e56f9e094b0f44b">&#9670;&#160;</a></span>applyMappingImage()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> AMDGPURegisterBankInfo::applyMappingImage </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegisterBankInfo_1_1OperandsMapper.html">OperandsMapper</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>OpdMapper</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MRI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int</td>          <td class="paramname"><span class="paramname"><em>RSrcIdx</em></span>&#160;) const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01265">1265</a> of file <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html">AMDGPURegisterBankInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="RegisterBankInfo_8cpp_source.html#l00439">llvm::RegisterBankInfo::applyDefaultMapping()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l00719">executeInWaterfallLoop()</a>, <a class="el" href="MD5_8cpp_source.html#l00059">I</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00093">MI</a>, and <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l02085">applyMappingImpl()</a>.</p>

</div>
</div>
<a id="a8096db0f3faef0f2b85f2ed8c0975e2e" name="a8096db0f3faef0f2b85f2ed8c0975e2e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8096db0f3faef0f2b85f2ed8c0975e2e">&#9670;&#160;</a></span>applyMappingImpl()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classvoid.html">void</a> AMDGPURegisterBankInfo::applyMappingImpl </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegisterBankInfo_1_1OperandsMapper.html">OperandsMapper</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>OpdMapper</em></span></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>See <a class="el" href="classllvm_1_1RegisterBankInfo.html#a3e0abb5e64000fe871b5dd65f144e27b" title="Apply OpdMapper.getInstrMapping() to OpdMapper.getMI().">RegisterBankInfo::applyMapping</a>. </p>

<p>Reimplemented from <a class="el" href="classllvm_1_1RegisterBankInfo.html#a387a01de67bc34f9314fedd9cc3177c6">llvm::RegisterBankInfo</a>.</p>

<p class="definition">Definition at line <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l02085">2085</a> of file <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html">AMDGPURegisterBankInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="RegisterBankInfo_8cpp_source.html#l00439">llvm::RegisterBankInfo::applyDefaultMapping()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01508">applyMappingBFEIntrinsic()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01215">applyMappingDynStackAlloc()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01265">applyMappingImage()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01132">applyMappingLoad()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01389">applyMappingSBufferLoad()</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01619">buildExpandedScalarMinMax()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01835">buildVCopy()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01044">collectWaterfallOperands()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01082">constrainOpWithReadfirstlane()</a>, <a class="el" href="BuiltinGCs_8cpp.html#ab5899ca200d34e3cc6bb09ebce5e5b3c">E</a>, <a class="el" href="STLExtras_8h_source.html#l00266">llvm::empty()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l00719">executeInWaterfallLoop()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01891">extendLow32IntoHigh32()</a>, <a class="el" href="AMDGPUGlobalISelUtils_8cpp_source.html#l00017">llvm::AMDGPU::getBaseWithConstantOffset()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l00691">getHalfSizedType()</a>, <a class="el" href="ilist__node_8h_source.html#l00081">llvm::ilist_node_impl&lt; OptionsT &gt;::getIterator()</a>, <a class="el" href="LowLevelTypeImpl_8h_source.html#l00100">llvm::LLT::getNumElements()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00217">llvm::MachineBasicBlock::getParent()</a>, <a class="el" href="RegisterBankInfo_8h_source.html#l00431">llvm::RegisterBankInfo::getRegBank()</a>, <a class="el" href="MD5_8cpp_source.html#l00059">I</a>, <a class="el" href="LegalizerHelper_8h_source.html#l00056">llvm::LegalizerHelper::Legalized</a>, <a class="el" href="llvm_2Support_2ErrorHandling_8h_source.html#l00136">llvm_unreachable</a>, <a class="el" href="namespacellvm_1_1AMDGPU.html#af678c3209f593c182c0043fd0fce81fe">llvm::AMDGPU::lookupRsrcIntrinsic()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01629">lowerScalarMinMax()</a>, <a class="el" href="iterator__range_8h_source.html#l00054">llvm::make_range()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">MBB</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00093">MI</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l04799">minMaxToCompare()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01583">minMaxToExtend()</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l00729">llvm::LegalizerHelper::narrowScalar()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01870">reinsertVectorIndexAdd()</a>, <a class="el" href="LowLevelTypeImpl_8h_source.html#l00043">llvm::LLT::scalar()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l00683">setRegsToType()</a>, <a class="el" href="NVPTXISelLowering_8cpp_source.html#l04551">Signed</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l00660">split64BitValueForMapping()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01645">substituteSimpleCopyRegs()</a>, <a class="el" href="AMDGPURegisterBankInfo_8h_source.html#l00045">TRI</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01599">unpackV2S16ToS32()</a>, <a class="el" href="LowLevelTypeImpl_8h_source.html#l00058">llvm::LLT::vector()</a>, and <a class="el" href="LegalizerHelper_8cpp_source.html#l01680">llvm::LegalizerHelper::widenScalar()</a>.</p>

</div>
</div>
<a id="a06010b168d1560e305bedddb74ab5921" name="a06010b168d1560e305bedddb74ab5921"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a06010b168d1560e305bedddb74ab5921">&#9670;&#160;</a></span>applyMappingLoad()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> AMDGPURegisterBankInfo::applyMappingLoad </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegisterBankInfo_1_1OperandsMapper.html">OperandsMapper</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>OpdMapper</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MRI</em></span>&#160;) const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01132">1132</a> of file <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html">AMDGPURegisterBankInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l03401">llvm::LegalizerHelper::fewerElementsVector()</a>, <a class="el" href="MachineOperand_8cpp_source.html#l01059">llvm::MachineMemOperand::getAlign()</a>, <a class="el" href="LegalizerHelper_8h_source.html#l00056">llvm::LegalizerHelper::Legalized</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00093">MI</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, <a class="el" href="LegalizerHelper_8cpp_source.html#l00729">llvm::LegalizerHelper::narrowScalar()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01107">splitUnequalType()</a>, and <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01123">widen96To128()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l02085">applyMappingImpl()</a>.</p>

</div>
</div>
<a id="abf49a8e95b46f26d4977f6fa5d56da26" name="abf49a8e95b46f26d4977f6fa5d56da26"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abf49a8e95b46f26d4977f6fa5d56da26">&#9670;&#160;</a></span>applyMappingSBufferLoad()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> AMDGPURegisterBankInfo::applyMappingSBufferLoad </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegisterBankInfo_1_1OperandsMapper.html">OperandsMapper</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>OpdMapper</em></span></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01389">1389</a> of file <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html">AMDGPURegisterBankInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l00719">executeInWaterfallLoop()</a>, <a class="el" href="MachineFunction_8cpp_source.html#l00467">llvm::MachineFunction::getMachineMemOperand()</a>, <a class="el" href="iterator__range_8h_source.html#l00054">llvm::make_range()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00093">MI</a>, <a class="el" href="MachineMemOperand_8h_source.html#l00142">llvm::MachineMemOperand::MODereferenceable</a>, <a class="el" href="MachineMemOperand_8h_source.html#l00144">llvm::MachineMemOperand::MOInvariant</a>, <a class="el" href="MachineMemOperand_8h_source.html#l00134">llvm::MachineMemOperand::MOLoad</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, <a class="el" href="LowLevelTypeImpl_8h_source.html#l00043">llvm::LLT::scalar()</a>, and <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01304">setBufferOffsets()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l02085">applyMappingImpl()</a>.</p>

</div>
</div>
<a id="a4a2188152bd06bdcbbbc6e200395a6d0" name="a4a2188152bd06bdcbbbc6e200395a6d0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4a2188152bd06bdcbbbc6e200395a6d0">&#9670;&#160;</a></span>buildVCopy()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> AMDGPURegisterBankInfo::buildVCopy </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>B</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a></td>          <td class="paramname"><span class="paramname"><em>DstReg</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a></td>          <td class="paramname"><span class="paramname"><em>SrcReg</em></span>&#160;) const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01835">1835</a> of file <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html">AMDGPURegisterBankInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>, <a class="el" href="RegisterBankInfo_8cpp_source.html#l00132">llvm::RegisterBankInfo::constrainGenericRegister()</a>, and <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l02085">applyMappingImpl()</a>.</p>

</div>
</div>
<a id="a1d33fd387b81b22c1074a78d30192fea" name="a1d33fd387b81b22c1074a78d30192fea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1d33fd387b81b22c1074a78d30192fea">&#9670;&#160;</a></span>collectWaterfallOperands()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> AMDGPURegisterBankInfo::collectWaterfallOperands </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallSet.html">SmallSet</a>&lt; <a class="el" href="classllvm_1_1Register.html">Register</a>, 4 &gt; &amp;</td>          <td class="paramname"><span class="paramname"><em>SGPROperandRegs</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MRI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="classunsigned.html">unsigned</a> &gt;</td>          <td class="paramname"><span class="paramname"><em>OpIndices</em></span>&#160;) const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01044">1044</a> of file <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html">AMDGPURegisterBankInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="RegisterBankInfo_8h_source.html#l00431">llvm::RegisterBankInfo::getRegBank()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00093">MI</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, and <a class="el" href="AMDGPURegisterBankInfo_8h_source.html#l00045">TRI</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l02085">applyMappingImpl()</a>, and <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01059">executeInWaterfallLoop()</a>.</p>

</div>
</div>
<a id="ac08f356ffc589b235ea7a767ed09331d" name="ac08f356ffc589b235ea7a767ed09331d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac08f356ffc589b235ea7a767ed09331d">&#9670;&#160;</a></span>constrainOpWithReadfirstlane()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classvoid.html">void</a> AMDGPURegisterBankInfo::constrainOpWithReadfirstlane </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MRI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>OpIdx</em></span>&#160;) const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01082">1082</a> of file <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html">AMDGPURegisterBankInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>, <a class="el" href="RegisterBankInfo_8cpp_source.html#l00132">llvm::RegisterBankInfo::constrainGenericRegister()</a>, <a class="el" href="RegisterBankInfo_8h_source.html#l00431">llvm::RegisterBankInfo::getRegBank()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00093">MI</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, and <a class="el" href="AMDGPURegisterBankInfo_8h_source.html#l00045">TRI</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l02085">applyMappingImpl()</a>.</p>

</div>
</div>
<a id="a08eccc4e20c9a72b79a429c6b3e23381" name="a08eccc4e20c9a72b79a429c6b3e23381"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a08eccc4e20c9a72b79a429c6b3e23381">&#9670;&#160;</a></span>copyCost()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> AMDGPURegisterBankInfo::copyCost </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegisterBank.html">RegisterBank</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>A</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegisterBank.html">RegisterBank</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>B</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>Size</em></span>&#160;) const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Get the cost of a copy from <code>B</code> to <code>A</code>, or put differently, get the cost of A = COPY B. </p>
<p>Since register banks may cover different size, <code>Size</code> specifies what will be the size in bits that will be copied around.</p>
<dl class="section note"><dt>Note</dt><dd>Since this is a copy, both registers have the same size. </dd></dl>

<p>Reimplemented from <a class="el" href="classllvm_1_1RegisterBankInfo.html#a763f1412a7100772aa0a6db69fdcec6f">llvm::RegisterBankInfo</a>.</p>

<p class="definition">Definition at line <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l00218">218</a> of file <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html">AMDGPURegisterBankInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="RegisterBankInfo_8h_source.html#l00613">llvm::RegisterBankInfo::copyCost()</a>, <a class="el" href="RegisterBank_8h_source.html#l00047">llvm::RegisterBank::getID()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l00213">isVectorRegisterBank()</a>, and <a class="el" href="Profile_8cpp_source.html#l00046">Size</a>.</p>

</div>
</div>
<a id="af24440df02989c99abd91167e9e143e1" name="af24440df02989c99abd91167e9e143e1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af24440df02989c99abd91167e9e143e1">&#9670;&#160;</a></span>executeInWaterfallLoop() <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> AMDGPURegisterBankInfo::executeInWaterfallLoop </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MRI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="classunsigned.html">unsigned</a> &gt;</td>          <td class="paramname"><span class="paramname"><em>OpIndices</em></span>&#160;) const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01074">1074</a> of file <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html">AMDGPURegisterBankInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l00719">executeInWaterfallLoop()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00093">MI</a>, and <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>.</p>

</div>
</div>
<a id="a578172134538b718906c8255c4d0eb6a" name="a578172134538b718906c8255c4d0eb6a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a578172134538b718906c8255c4d0eb6a">&#9670;&#160;</a></span>executeInWaterfallLoop() <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> AMDGPURegisterBankInfo::executeInWaterfallLoop </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>B</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1iterator__range.html">iterator_range</a>&lt; <a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> &gt;</td>          <td class="paramname"><span class="paramname"><em>Range</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallSet.html">SmallSet</a>&lt; <a class="el" href="classllvm_1_1Register.html">Register</a>, 4 &gt; &amp;</td>          <td class="paramname"><span class="paramname"><em>SGPROperandRegs</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MRI</em></span>&#160;) const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Legalize instruction <code>MI</code> where operands in <code>OpIndices</code> must be SGPRs. </p>
<p>If any of the required SGPR operands are VGPRs, perform a waterfall loop to execute the instruction for each unique combination of values in all lanes in the wave. The block will be split such that rest of the instructions are moved to a new block.</p>
<p>Essentially performs this loop: Save Execution Mask For (Lane : Wavefront) { Enable Lane, Disable all other lanes SGPR = read SGPR value for current lane from VGPR VGPRResult[Lane] = use_op SGPR } Restore Execution Mask</p>
<p>There is additional complexity to try for compare values to identify the unique values used. </p>

<p class="definition">Definition at line <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l00719">719</a> of file <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html">AMDGPURegisterBankInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineInstrBuilder_8h_source.html#l00088">llvm::MachineInstrBuilder::addReg()</a>, <a class="el" href="MachineBasicBlock_8cpp_source.html#l00675">llvm::MachineBasicBlock::addSuccessor()</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00316">llvm::BuildMI()</a>, <a class="el" href="RegisterBankInfo_8cpp_source.html#l00132">llvm::RegisterBankInfo::constrainGenericRegister()</a>, <a class="el" href="MachineFunction_8cpp_source.html#l00454">llvm::MachineFunction::CreateMachineBasicBlock()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00262">llvm::MachineBasicBlock::end()</a>, <a class="el" href="ilist__node_8h_source.html#l00081">llvm::ilist_node_impl&lt; OptionsT &gt;::getIterator()</a>, <a class="el" href="MipsDisassembler_8cpp_source.html#l00580">getReg()</a>, <a class="el" href="RegisterBankInfo_8h_source.html#l00431">llvm::RegisterBankInfo::getRegBank()</a>, <a class="el" href="SIRegisterInfo_8h_source.html#l00273">llvm::SIRegisterInfo::getWaveMaskRegClass()</a>, <a class="el" href="MD5_8cpp_source.html#l00059">I</a>, <a class="el" href="MachineFunction_8h_source.html#l00720">llvm::MachineFunction::insert()</a>, <a class="el" href="AMDGPUSubtarget_8h_source.html#l01209">llvm::GCNSubtarget::isWave32()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00046">llvm::RegState::Kill</a>, <a class="el" href="iterator__range_8h_source.html#l00054">llvm::make_range()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">MBB</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00075">MBBI</a>, <a class="el" href="R600ClauseMergePass_8cpp_source.html#l00078">Merge</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00093">MI</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, <a class="el" href="LowLevelTypeImpl_8h_source.html#l00043">llvm::LLT::scalar()</a>, <a class="el" href="AMDGPURegisterBankInfo_8h_source.html#l00044">Subtarget</a>, <a class="el" href="AMDGPURegisterBankInfo_8h_source.html#l00046">TII</a>, <a class="el" href="AMDGPURegisterBankInfo_8h_source.html#l00045">TRI</a>, and <a class="el" href="STLExtras_8h_source.html#l00731">llvm::zip()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01265">applyMappingImage()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l02085">applyMappingImpl()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01389">applyMappingSBufferLoad()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01074">executeInWaterfallLoop()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01059">executeInWaterfallLoop()</a>, and <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01758">selectStoreIntrinsic()</a>.</p>

</div>
</div>
<a id="a8054fd66e07e0d1b528b890a8554a290" name="a8054fd66e07e0d1b528b890a8554a290"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8054fd66e07e0d1b528b890a8554a290">&#9670;&#160;</a></span>executeInWaterfallLoop() <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> AMDGPURegisterBankInfo::executeInWaterfallLoop </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>B</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MRI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="classunsigned.html">unsigned</a> &gt;</td>          <td class="paramname"><span class="paramname"><em>OpIndices</em></span>&#160;) const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01059">1059</a> of file <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html">AMDGPURegisterBankInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01044">collectWaterfallOperands()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l00719">executeInWaterfallLoop()</a>, <a class="el" href="MD5_8cpp_source.html#l00059">I</a>, <a class="el" href="iterator__range_8h_source.html#l00054">llvm::make_range()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00093">MI</a>, and <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>.</p>

</div>
</div>
<a id="acefa289ec10ccb3fb0a928a8609b3724" name="acefa289ec10ccb3fb0a928a8609b3724"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acefa289ec10ccb3fb0a928a8609b3724">&#9670;&#160;</a></span>getAGPROpMapping()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1RegisterBankInfo_1_1ValueMapping.html">RegisterBankInfo::ValueMapping</a> * AMDGPURegisterBankInfo::getAGPROpMapping </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a></td>          <td class="paramname"><span class="paramname"><em>Reg</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MRI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>TRI</em></span>&#160;) const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03343">3343</a> of file <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html">AMDGPURegisterBankInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="RegisterBankInfo_8cpp_source.html#l00494">llvm::RegisterBankInfo::getSizeInBits()</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, <a class="el" href="Profile_8cpp_source.html#l00046">Size</a>, and <a class="el" href="AMDGPURegisterBankInfo_8h_source.html#l00045">TRI</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03360">getInstrMapping()</a>.</p>

</div>
</div>
<a id="ac390939d904c03a62f806bac6ae2626c" name="ac390939d904c03a62f806bac6ae2626c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac390939d904c03a62f806bac6ae2626c">&#9670;&#160;</a></span>getBreakDownCost()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> AMDGPURegisterBankInfo::getBreakDownCost </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1RegisterBankInfo_1_1ValueMapping.html">ValueMapping</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>ValMapping</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegisterBank.html">RegisterBank</a> *</td>          <td class="paramname"><span class="paramname"><em>CurBank</em><span class="paramdefsep"> = </span><span class="paramdefval"><a class="el" href="classllvm_1_1ilist__node__impl.html">nullptr</a></span></span>&#160;) const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Get the cost of using <code>ValMapping</code> to decompose a register. </p>
<p>This is similar to <a class="el" href="#a08eccc4e20c9a72b79a429c6b3e23381" title="Get the cost of a copy from B to A, or put differently, get the cost of A = COPY B.">copyCost</a>, except for cases where multiple copy-like operations need to be inserted. If the register is used as a source operand and already has a bank assigned, <code>CurBank</code> is non-null. </p>

<p>Reimplemented from <a class="el" href="classllvm_1_1RegisterBankInfo.html#ae826c1439a2f1735834dfb2ec45fb906">llvm::RegisterBankInfo</a>.</p>

<p class="definition">Definition at line <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l00249">249</a> of file <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html">AMDGPURegisterBankInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>.</p>

</div>
</div>
<a id="abb1babbd49300ea60d3fe16eb5472749" name="abb1babbd49300ea60d3fe16eb5472749"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abb1babbd49300ea60d3fe16eb5472749">&#9670;&#160;</a></span>getDefaultMappingAllVGPR()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegisterBankInfo_1_1InstructionMapping.html">RegisterBankInfo::InstructionMapping</a> &amp; AMDGPURegisterBankInfo::getDefaultMappingAllVGPR </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MI</em></span></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03167">3167</a> of file <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html">AMDGPURegisterBankInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="BuiltinGCs_8cpp.html#ab5899ca200d34e3cc6bb09ebce5e5b3c">E</a>, <a class="el" href="RegisterBankInfo_8h_source.html#l00525">llvm::RegisterBankInfo::getInstructionMapping()</a>, <a class="el" href="RegisterBankInfo_8cpp_source.html#l00332">llvm::RegisterBankInfo::getOperandsMapping()</a>, <a class="el" href="MachineFunction_8h_source.html#l00529">llvm::MachineFunction::getRegInfo()</a>, <a class="el" href="RegisterBankInfo_8cpp_source.html#l00494">llvm::RegisterBankInfo::getSizeInBits()</a>, <a class="el" href="MD5_8cpp_source.html#l00059">I</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00093">MI</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, <a class="el" href="Profile_8cpp_source.html#l00046">Size</a>, and <a class="el" href="AMDGPURegisterBankInfo_8h_source.html#l00045">TRI</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03360">getInstrMapping()</a>.</p>

</div>
</div>
<a id="aba8269780a1b283db0509e18d3f99d92" name="aba8269780a1b283db0509e18d3f99d92"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aba8269780a1b283db0509e18d3f99d92">&#9670;&#160;</a></span>getDefaultMappingSOP()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegisterBankInfo_1_1InstructionMapping.html">RegisterBankInfo::InstructionMapping</a> &amp; AMDGPURegisterBankInfo::getDefaultMappingSOP </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MI</em></span></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03125">3125</a> of file <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html">AMDGPURegisterBankInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="RegisterBankInfo_8h_source.html#l00525">llvm::RegisterBankInfo::getInstructionMapping()</a>, <a class="el" href="RegisterBankInfo_8cpp_source.html#l00332">llvm::RegisterBankInfo::getOperandsMapping()</a>, <a class="el" href="MachineIRBuilder_8h_source.html#l00170">llvm::SrcOp::getReg()</a>, <a class="el" href="MachineFunction_8h_source.html#l00529">llvm::MachineFunction::getRegInfo()</a>, <a class="el" href="RegisterBankInfo_8cpp_source.html#l00494">llvm::RegisterBankInfo::getSizeInBits()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00093">MI</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, <a class="el" href="Profile_8cpp_source.html#l00046">Size</a>, and <a class="el" href="AMDGPURegisterBankInfo_8h_source.html#l00045">TRI</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03360">getInstrMapping()</a>.</p>

</div>
</div>
<a id="ae6a779141ce10443d7b7d15b7ca76160" name="ae6a779141ce10443d7b7d15b7ca76160"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae6a779141ce10443d7b7d15b7ca76160">&#9670;&#160;</a></span>getDefaultMappingVOP()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegisterBankInfo_1_1InstructionMapping.html">RegisterBankInfo::InstructionMapping</a> &amp; AMDGPURegisterBankInfo::getDefaultMappingVOP </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MI</em></span></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03143">3143</a> of file <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html">AMDGPURegisterBankInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="RegisterBankInfo_8h_source.html#l00525">llvm::RegisterBankInfo::getInstructionMapping()</a>, <a class="el" href="RegisterBankInfo_8cpp_source.html#l00332">llvm::RegisterBankInfo::getOperandsMapping()</a>, <a class="el" href="MachineOperand_8h_source.html#l00358">llvm::MachineOperand::getReg()</a>, <a class="el" href="MachineFunction_8h_source.html#l00529">llvm::MachineFunction::getRegInfo()</a>, <a class="el" href="RegisterBankInfo_8cpp_source.html#l00494">llvm::RegisterBankInfo::getSizeInBits()</a>, <a class="el" href="MachineOperand_8h_source.html#l00319">llvm::MachineOperand::isReg()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00093">MI</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, <a class="el" href="Profile_8cpp_source.html#l00046">Size</a>, and <a class="el" href="AMDGPURegisterBankInfo_8h_source.html#l00045">TRI</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03360">getInstrMapping()</a>.</p>

</div>
</div>
<a id="a27d74d69cbd37e794e77ff37aa8d3401" name="a27d74d69cbd37e794e77ff37aa8d3401"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a27d74d69cbd37e794e77ff37aa8d3401">&#9670;&#160;</a></span>getImageMapping()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegisterBankInfo_1_1InstructionMapping.html">RegisterBankInfo::InstructionMapping</a> &amp; AMDGPURegisterBankInfo::getImageMapping </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MRI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int</td>          <td class="paramname"><span class="paramname"><em>RsrcIdx</em></span>&#160;) const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03186">3186</a> of file <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html">AMDGPURegisterBankInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="RegisterBankInfo_8h_source.html#l00525">llvm::RegisterBankInfo::getInstructionMapping()</a>, <a class="el" href="RegisterBankInfo_8cpp_source.html#l00332">llvm::RegisterBankInfo::getOperandsMapping()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03293">getRegBankID()</a>, <a class="el" href="RegisterBankInfo_8cpp_source.html#l00494">llvm::RegisterBankInfo::getSizeInBits()</a>, <a class="el" href="MD5_8cpp_source.html#l00059">I</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00093">MI</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, <a class="el" href="Profile_8cpp_source.html#l00046">Size</a>, and <a class="el" href="AMDGPURegisterBankInfo_8h_source.html#l00045">TRI</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03360">getInstrMapping()</a>.</p>

</div>
</div>
<a id="ab65adad01ce4004d6fe95c5b740190ab" name="ab65adad01ce4004d6fe95c5b740190ab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab65adad01ce4004d6fe95c5b740190ab">&#9670;&#160;</a></span>getInstrAlternativeMappings()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1RegisterBankInfo.html#ac89dbbb6460391f27fb352c20c600769">RegisterBankInfo::InstructionMappings</a> AMDGPURegisterBankInfo::getInstrAlternativeMappings </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MI</em></span></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Get the alternative mappings for <code>MI</code>. </p>
<p>Alternative in the sense different from getInstrMapping. </p>

<p>Reimplemented from <a class="el" href="classllvm_1_1RegisterBankInfo.html#a104c33de0485a9518a9cae99b7023c84">llvm::RegisterBankInfo</a>.</p>

<p class="definition">Definition at line <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l00459">459</a> of file <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html">AMDGPURegisterBankInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="LowLevelTypeImpl_8h_source.html#l00178">llvm::LLT::getAddressSpace()</a>, <a class="el" href="RegisterBankInfo_8cpp_source.html#l00434">llvm::RegisterBankInfo::getInstrAlternativeMappings()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l00334">getInstrAlternativeMappingsIntrinsic()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l00374">getInstrAlternativeMappingsIntrinsicWSideEffects()</a>, <a class="el" href="RegisterBankInfo_8h_source.html#l00525">llvm::RegisterBankInfo::getInstructionMapping()</a>, <a class="el" href="RegisterBankInfo_8cpp_source.html#l00332">llvm::RegisterBankInfo::getOperandsMapping()</a>, <a class="el" href="MachineFunction_8h_source.html#l00529">llvm::MachineFunction::getRegInfo()</a>, <a class="el" href="LowLevelTypeImpl_8h_source.html#l00109">llvm::LLT::getSizeInBits()</a>, <a class="el" href="RegisterBankInfo_8cpp_source.html#l00494">llvm::RegisterBankInfo::getSizeInBits()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l00437">isScalarLoadLegal()</a>, <a class="el" href="Compiler_8h_source.html#l00280">LLVM_FALLTHROUGH</a>, <a class="el" href="AMDGPU_8h_source.html#l00302">AMDGPUAS::LOCAL_ADDRESS</a>, <a class="el" href="ArrayRef_8h_source.html#l00458">llvm::makeArrayRef()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00093">MI</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, <a class="el" href="AMDGPU_8h_source.html#l00303">AMDGPUAS::PRIVATE_ADDRESS</a>, <a class="el" href="AMDGPU_8h_source.html#l00299">AMDGPUAS::REGION_ADDRESS</a>, <a class="el" href="Profile_8cpp_source.html#l00046">Size</a>, and <a class="el" href="AMDGPURegisterBankInfo_8h_source.html#l00045">TRI</a>.</p>

</div>
</div>
<a id="a9d554817cae8090009510677635a1c7b" name="a9d554817cae8090009510677635a1c7b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9d554817cae8090009510677635a1c7b">&#9670;&#160;</a></span>getInstrAlternativeMappingsIntrinsic()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1RegisterBankInfo.html#ac89dbbb6460391f27fb352c20c600769">RegisterBankInfo::InstructionMappings</a> AMDGPURegisterBankInfo::getInstrAlternativeMappingsIntrinsic </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MRI</em></span>&#160;) const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l00334">334</a> of file <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html">AMDGPURegisterBankInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="RegisterBankInfo_8cpp_source.html#l00434">llvm::RegisterBankInfo::getInstrAlternativeMappings()</a>, <a class="el" href="ArrayRef_8h_source.html#l00458">llvm::makeArrayRef()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00093">MI</a>, and <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l00459">getInstrAlternativeMappings()</a>.</p>

</div>
</div>
<a id="a3d8badc0c5eeec688355e80d3f116ac3" name="a3d8badc0c5eeec688355e80d3f116ac3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3d8badc0c5eeec688355e80d3f116ac3">&#9670;&#160;</a></span>getInstrAlternativeMappingsIntrinsicWSideEffects()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1RegisterBankInfo.html#ac89dbbb6460391f27fb352c20c600769">RegisterBankInfo::InstructionMappings</a> AMDGPURegisterBankInfo::getInstrAlternativeMappingsIntrinsicWSideEffects </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MRI</em></span>&#160;) const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l00374">374</a> of file <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html">AMDGPURegisterBankInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="RegisterBankInfo_8cpp_source.html#l00434">llvm::RegisterBankInfo::getInstrAlternativeMappings()</a>, <a class="el" href="ArrayRef_8h_source.html#l00458">llvm::makeArrayRef()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00093">MI</a>, and <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l00459">getInstrAlternativeMappings()</a>.</p>

</div>
</div>
<a id="abb21f77ed3dc15eb330b93b3efaa94ba" name="abb21f77ed3dc15eb330b93b3efaa94ba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abb21f77ed3dc15eb330b93b3efaa94ba">&#9670;&#160;</a></span>getInstrMapping()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegisterBankInfo_1_1InstructionMapping.html">RegisterBankInfo::InstructionMapping</a> &amp; AMDGPURegisterBankInfo::getInstrMapping </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MI</em></span></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>This function must return a legal mapping, because <a class="el" href="#ab65adad01ce4004d6fe95c5b740190ab" title="Get the alternative mappings for MI.">AMDGPURegisterBankInfo::getInstrAlternativeMappings()</a> is not called in <a class="el" href="classllvm_1_1RegBankSelect.html#a033277264e702883c8bbf13871247a84a764570eb91457744372935b426a1a397" title="Assign the register banks as fast as possible (default).">RegBankSelect::Mode::Fast</a>. </p>
<p><a class="el" href="classllvm_1_1Any.html">Any</a> mapping that would cause a VGPR to SGPR generated is illegal. </p>

<p>Reimplemented from <a class="el" href="classllvm_1_1RegisterBankInfo.html#a3f495e9cf115e5d32f21d729c46a484e">llvm::RegisterBankInfo</a>.</p>

<p class="definition">Definition at line <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03360">3360</a> of file <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html">AMDGPURegisterBankInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="RegisterBankInfo_8h_source.html#l00623">llvm::RegisterBankInfo::cannotCopy()</a>, <a class="el" href="BuiltinGCs_8cpp.html#ab5899ca200d34e3cc6bb09ebce5e5b3c">E</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03343">getAGPROpMapping()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03167">getDefaultMappingAllVGPR()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03125">getDefaultMappingSOP()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03143">getDefaultMappingVOP()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03186">getImageMapping()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03245">getInstrMappingForLoad()</a>, <a class="el" href="RegisterBankInfo_8cpp_source.html#l00162">llvm::RegisterBankInfo::getInstrMappingImpl()</a>, <a class="el" href="RegisterBankInfo_8h_source.html#l00525">llvm::RegisterBankInfo::getInstructionMapping()</a>, <a class="el" href="RegisterBankInfo_8h_source.html#l00533">llvm::RegisterBankInfo::getInvalidInstructionMapping()</a>, <a class="el" href="RegisterBankInfo_8cpp_source.html#l00332">llvm::RegisterBankInfo::getOperandsMapping()</a>, <a class="el" href="RegisterBankInfo_8h_source.html#l00431">llvm::RegisterBankInfo::getRegBank()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03293">getRegBankID()</a>, <a class="el" href="MachineFunction_8h_source.html#l00529">llvm::MachineFunction::getRegInfo()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03324">getSGPROpMapping()</a>, <a class="el" href="RegisterBankInfo_8cpp_source.html#l00494">llvm::RegisterBankInfo::getSizeInBits()</a>, <a class="el" href="RegisterBankInfo_8cpp_source.html#l00297">llvm::RegisterBankInfo::getValueMapping()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03230">getValueMappingForPtr()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03335">getVGPROpMapping()</a>, <a class="el" href="AMDGPUSubtarget_8h_source.html#l00957">llvm::GCNSubtarget::hasScalarCompareEq64()</a>, <a class="el" href="AMDGPUSubtarget_8h_source.html#l00585">llvm::GCNSubtarget::hasScalarMulHiInsts()</a>, <a class="el" href="MD5_8cpp_source.html#l00059">I</a>, <a class="el" href="InstrTypes_8h_source.html#l00746">llvm::CmpInst::ICMP_EQ</a>, <a class="el" href="InstrTypes_8h_source.html#l00747">llvm::CmpInst::ICMP_NE</a>, <a class="el" href="MipsInstPrinter_8cpp_source.html#l00031">isReg()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03109">isSALUMapping()</a>, <a class="el" href="RegisterBankInfo_8h_source.html#l00253">llvm::RegisterBankInfo::InstructionMapping::isValid()</a>, <a class="el" href="Compiler_8h_source.html#l00280">LLVM_FALLTHROUGH</a>, <a class="el" href="namespacellvm_1_1AMDGPU.html#af678c3209f593c182c0043fd0fce81fe">llvm::AMDGPU::lookupRsrcIntrinsic()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00093">MI</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03307">regBankBoolUnion()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03302">regBankUnion()</a>, <a class="el" href="Profile_8cpp_source.html#l00046">Size</a>, <a class="el" href="AMDGPURegisterBankInfo_8h_source.html#l00044">Subtarget</a>, <a class="el" href="AMDGPURegisterBankInfo_8h_source.html#l00045">TRI</a>, and <a class="el" href="LowLevelTypeImpl_8h_source.html#l00058">llvm::LLT::vector()</a>.</p>

</div>
</div>
<a id="a61f99fec329ba9cbb633996ee0452363" name="a61f99fec329ba9cbb633996ee0452363"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a61f99fec329ba9cbb633996ee0452363">&#9670;&#160;</a></span>getInstrMappingForLoad()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegisterBankInfo_1_1InstructionMapping.html">RegisterBankInfo::InstructionMapping</a> &amp; AMDGPURegisterBankInfo::getInstrMappingForLoad </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MI</em></span></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03245">3245</a> of file <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html">AMDGPURegisterBankInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="LowLevelTypeImpl_8h_source.html#l00178">llvm::LLT::getAddressSpace()</a>, <a class="el" href="RegisterBankInfo_8h_source.html#l00525">llvm::RegisterBankInfo::getInstructionMapping()</a>, <a class="el" href="RegisterBankInfo_8cpp_source.html#l00332">llvm::RegisterBankInfo::getOperandsMapping()</a>, <a class="el" href="RegisterBankInfo_8h_source.html#l00431">llvm::RegisterBankInfo::getRegBank()</a>, <a class="el" href="MachineFunction_8h_source.html#l00529">llvm::MachineFunction::getRegInfo()</a>, <a class="el" href="LowLevelTypeImpl_8h_source.html#l00109">llvm::LLT::getSizeInBits()</a>, <a class="el" href="RegisterBankInfo_8cpp_source.html#l00494">llvm::RegisterBankInfo::getSizeInBits()</a>, <a class="el" href="SIISelLowering_8h_source.html#l00279">llvm::SITargetLowering::isFlatGlobalAddrSpace()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l00437">isScalarLoadLegal()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00093">MI</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, <a class="el" href="Profile_8cpp_source.html#l00046">Size</a>, <a class="el" href="AMDGPURegisterBankInfo_8h_source.html#l00044">Subtarget</a>, <a class="el" href="AMDGPURegisterBankInfo_8h_source.html#l00045">TRI</a>, and <a class="el" href="AMDGPUSubtarget_8h_source.html#l00658">llvm::GCNSubtarget::useFlatForGlobal()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03360">getInstrMapping()</a>.</p>

</div>
</div>
<a id="a53fe77055b01a82e1a53e7798cef110a" name="a53fe77055b01a82e1a53e7798cef110a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a53fe77055b01a82e1a53e7798cef110a">&#9670;&#160;</a></span>getRegBankFromRegClass()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RegisterBank.html">RegisterBank</a> &amp; AMDGPURegisterBankInfo::getRegBankFromRegClass </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>RC</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1LLT.html">LLT</a></td>          <td class="paramname"><span class="paramname"><em>Ty</em></span>&#160;) const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Get a register bank that covers <code>RC</code>. </p>
<dl class="section pre"><dt>Precondition</dt><dd><code>RC</code> is a user-defined register class (as opposed as one generated by TableGen).</dd></dl>
<dl class="section note"><dt>Note</dt><dd>The mapping RC -&gt; RegBank could be built while adding the coverage for the register banks. However, we do not do it, because, at least for now, we only need this information for register classes that are used in the description of instruction. In other words, there are just a handful of them and we do not want to waste space.</dd></dl>
<dl class="todo"><dt><b><a class="el" href="todo.html#_todo000003">Todo</a></b></dt><dd>This should be TableGen'ed. </dd></dl>

<p>Reimplemented from <a class="el" href="classllvm_1_1RegisterBankInfo.html#a9a3a4079fc2830c334da4406288bce24">llvm::RegisterBankInfo</a>.</p>

<p class="definition">Definition at line <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l00275">275</a> of file <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html">AMDGPURegisterBankInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SIRegisterInfo_8h_source.html#l00161">llvm::SIRegisterInfo::isAGPRClass()</a>, <a class="el" href="SIRegisterInfo_8h_source.html#l00142">llvm::SIRegisterInfo::isSGPRClass()</a>, <a class="el" href="LowLevelTypeImpl_8h_source.html#l00043">llvm::LLT::scalar()</a>, and <a class="el" href="AMDGPURegisterBankInfo_8h_source.html#l00045">TRI</a>.</p>

</div>
</div>
<a id="a9472eb1a4710e767b9292063f952a171" name="a9472eb1a4710e767b9292063f952a171"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9472eb1a4710e767b9292063f952a171">&#9670;&#160;</a></span>getRegBankID()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> AMDGPURegisterBankInfo::getRegBankID </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a></td>          <td class="paramname"><span class="paramname"><em>Reg</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MRI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>TRI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>Default</em><span class="paramdefsep"> = </span><span class="paramdefval">AMDGPU::VGPRRegBankID</span></span>&#160;) const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03293">3293</a> of file <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html">AMDGPURegisterBankInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="namespacellvm.html#a239c4ac35d6028bfacaed4018d0488faa7a1920d61156abc05a60135aefe8bc67">llvm::Default</a>, <a class="el" href="RegisterBankInfo_8h_source.html#l00431">llvm::RegisterBankInfo::getRegBank()</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, and <a class="el" href="AMDGPURegisterBankInfo_8h_source.html#l00045">TRI</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03186">getImageMapping()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03360">getInstrMapping()</a>, and <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03324">getSGPROpMapping()</a>.</p>

</div>
</div>
<a id="a854d61301ea33c4f27021c50ae9e8bdf" name="a854d61301ea33c4f27021c50ae9e8bdf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a854d61301ea33c4f27021c50ae9e8bdf">&#9670;&#160;</a></span>getSGPROpMapping()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1RegisterBankInfo_1_1ValueMapping.html">RegisterBankInfo::ValueMapping</a> * AMDGPURegisterBankInfo::getSGPROpMapping </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a></td>          <td class="paramname"><span class="paramname"><em>Reg</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MRI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>TRI</em></span>&#160;) const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03324">3324</a> of file <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html">AMDGPURegisterBankInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03293">getRegBankID()</a>, <a class="el" href="RegisterBankInfo_8cpp_source.html#l00494">llvm::RegisterBankInfo::getSizeInBits()</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, <a class="el" href="Profile_8cpp_source.html#l00046">Size</a>, and <a class="el" href="AMDGPURegisterBankInfo_8h_source.html#l00045">TRI</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03360">getInstrMapping()</a>.</p>

</div>
</div>
<a id="a941f1e23c69340ff634ea8bbb015e6d0" name="a941f1e23c69340ff634ea8bbb015e6d0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a941f1e23c69340ff634ea8bbb015e6d0">&#9670;&#160;</a></span>getValueMappingForPtr()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1RegisterBankInfo_1_1ValueMapping.html">RegisterBankInfo::ValueMapping</a> * AMDGPURegisterBankInfo::getValueMappingForPtr </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MRI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a></td>          <td class="paramname"><span class="paramname"><em>Ptr</em></span>&#160;) const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Return the mapping for a pointer arugment. </p>

<p class="definition">Definition at line <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03230">3230</a> of file <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html">AMDGPURegisterBankInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="LowLevelTypeImpl_8h_source.html#l00178">llvm::LLT::getAddressSpace()</a>, <a class="el" href="RegisterBankInfo_8h_source.html#l00431">llvm::RegisterBankInfo::getRegBank()</a>, <a class="el" href="LowLevelTypeImpl_8h_source.html#l00109">llvm::LLT::getSizeInBits()</a>, <a class="el" href="SIISelLowering_8h_source.html#l00279">llvm::SITargetLowering::isFlatGlobalAddrSpace()</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, <a class="el" href="Profile_8cpp_source.html#l00046">Size</a>, <a class="el" href="AMDGPURegisterBankInfo_8h_source.html#l00044">Subtarget</a>, <a class="el" href="AMDGPURegisterBankInfo_8h_source.html#l00045">TRI</a>, and <a class="el" href="AMDGPUSubtarget_8h_source.html#l00658">llvm::GCNSubtarget::useFlatForGlobal()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03360">getInstrMapping()</a>.</p>

</div>
</div>
<a id="a6dca2bae7706ebd6d1d1681137040243" name="a6dca2bae7706ebd6d1d1681137040243"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6dca2bae7706ebd6d1d1681137040243">&#9670;&#160;</a></span>getVGPROpMapping()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="structllvm_1_1RegisterBankInfo_1_1ValueMapping.html">RegisterBankInfo::ValueMapping</a> * AMDGPURegisterBankInfo::getVGPROpMapping </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a></td>          <td class="paramname"><span class="paramname"><em>Reg</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MRI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>TRI</em></span>&#160;) const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03335">3335</a> of file <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html">AMDGPURegisterBankInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="RegisterBankInfo_8cpp_source.html#l00494">llvm::RegisterBankInfo::getSizeInBits()</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, <a class="el" href="Profile_8cpp_source.html#l00046">Size</a>, and <a class="el" href="AMDGPURegisterBankInfo_8h_source.html#l00045">TRI</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03360">getInstrMapping()</a>.</p>

</div>
</div>
<a id="a5f5e4d60d30f6101d9aedbc3e0e13bc0" name="a5f5e4d60d30f6101d9aedbc3e0e13bc0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5f5e4d60d30f6101d9aedbc3e0e13bc0">&#9670;&#160;</a></span>handleD16VData()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1Register.html">Register</a> AMDGPURegisterBankInfo::handleD16VData </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>B</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MRI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a></td>          <td class="paramname"><span class="paramname"><em>Reg</em></span>&#160;) const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Handle register layout difference for f16 images for some subtargets. </p>

<p class="definition">Definition at line <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01658">1658</a> of file <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html">AMDGPURegisterBankInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>, <a class="el" href="BuiltinGCs_8cpp.html#ab5899ca200d34e3cc6bb09ebce5e5b3c">E</a>, <a class="el" href="AMDGPUSubtarget_8h_source.html#l00798">llvm::GCNSubtarget::hasUnpackedD16VMem()</a>, <a class="el" href="MD5_8cpp_source.html#l00059">I</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, <a class="el" href="MachineSink_8cpp_source.html#l01147">Reg</a>, <a class="el" href="LowLevelTypeImpl_8h_source.html#l00043">llvm::LLT::scalar()</a>, <a class="el" href="AMDGPURegisterBankInfo_8h_source.html#l00044">Subtarget</a>, and <a class="el" href="LowLevelTypeImpl_8h_source.html#l00058">llvm::LLT::vector()</a>.</p>

</div>
</div>
<a id="af5a764fec0343cb91d369059651a11e4" name="af5a764fec0343cb91d369059651a11e4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af5a764fec0343cb91d369059651a11e4">&#9670;&#160;</a></span>isSALUMapping()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> AMDGPURegisterBankInfo::isSALUMapping </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MI</em></span></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03109">3109</a> of file <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html">AMDGPURegisterBankInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="RegisterBankInfo_8h_source.html#l00431">llvm::RegisterBankInfo::getRegBank()</a>, <a class="el" href="MachineFunction_8h_source.html#l00529">llvm::MachineFunction::getRegInfo()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00093">MI</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, and <a class="el" href="AMDGPURegisterBankInfo_8h_source.html#l00045">TRI</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03360">getInstrMapping()</a>.</p>

</div>
</div>
<a id="a335fb9597dcba14470c14b1d6d05815d" name="a335fb9597dcba14470c14b1d6d05815d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a335fb9597dcba14470c14b1d6d05815d">&#9670;&#160;</a></span>lowerScalarMinMax()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classvoid.html">void</a> AMDGPURegisterBankInfo::lowerScalarMinMax </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>B</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MI</em></span>&#160;) const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01629">1629</a> of file <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html">AMDGPURegisterBankInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01619">buildExpandedScalarMinMax()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00093">MI</a>, and <a class="el" href="LegalizerHelper_8cpp_source.html#l04799">minMaxToCompare()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l02085">applyMappingImpl()</a>.</p>

</div>
</div>
<a id="aa5e1be86d4ab22aaccc61651b329dc69" name="aa5e1be86d4ab22aaccc61651b329dc69"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa5e1be86d4ab22aaccc61651b329dc69">&#9670;&#160;</a></span>selectStoreIntrinsic()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> * AMDGPURegisterBankInfo::selectStoreIntrinsic </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>B</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MI</em></span>&#160;) const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01758">1758</a> of file <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html">AMDGPURegisterBankInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineInstrBuilder_8h_source.html#l00122">llvm::MachineInstrBuilder::addImm()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00114">llvm::MachineInstrBuilder::addUse()</a>, <a class="el" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00204">llvm::MachineInstrBuilder::cloneMemRefs()</a>, <a class="el" href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00120">llvm::constrainSelectedInstRegOperands()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l00719">executeInWaterfallLoop()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01753">extractDLC()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01745">extractGLC()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01749">extractSLC()</a>, <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00200">llvm::AMDGPU::getMUBUFOpcode()</a>, <a class="el" href="Lint_8cpp_source.html#l00548">isZero()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00093">MI</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, <a class="el" href="Testing_2Support_2Error_8cpp_source.html#l00140">llvm::report_fatal_error()</a>, <a class="el" href="Profile_8cpp_source.html#l00046">Size</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01697">splitBufferOffsets()</a>, <a class="el" href="AMDGPURegisterBankInfo_8h_source.html#l00046">TII</a>, and <a class="el" href="AMDGPURegisterBankInfo_8h_source.html#l00045">TRI</a>.</p>

</div>
</div>
<a id="a909ca36ce602ebf9224694d163064009" name="a909ca36ce602ebf9224694d163064009"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a909ca36ce602ebf9224694d163064009">&#9670;&#160;</a></span>split64BitValueForMapping()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classvoid.html">void</a> AMDGPURegisterBankInfo::split64BitValueForMapping </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>B</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallVector.html">SmallVector</a>&lt; <a class="el" href="classllvm_1_1Register.html">Register</a>, 2 &gt; &amp;</td>          <td class="paramname"><span class="paramname"><em>Regs</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1LLT.html">LLT</a></td>          <td class="paramname"><span class="paramname"><em>HalfTy</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a></td>          <td class="paramname"><span class="paramname"><em>Reg</em></span>&#160;) const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Split 64-bit value <code>Reg</code> into two 32-bit halves and populate them into <code>Regs</code>. </p>
<p>This appropriately sets the regbank of the new registers. </p>

<p class="definition">Definition at line <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l00660">660</a> of file <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html">AMDGPURegisterBankInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>, <a class="el" href="RegisterBankInfo_8h_source.html#l00431">llvm::RegisterBankInfo::getRegBank()</a>, <a class="el" href="LowLevelTypeImpl_8h_source.html#l00109">llvm::LLT::getSizeInBits()</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, and <a class="el" href="AMDGPURegisterBankInfo_8h_source.html#l00045">TRI</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l02085">applyMappingImpl()</a>.</p>

</div>
</div>
<a id="a0924254734e306adcc8cdcd0e2a3544c" name="a0924254734e306adcc8cdcd0e2a3544c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0924254734e306adcc8cdcd0e2a3544c">&#9670;&#160;</a></span>splitBufferOffsets()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">std::pair&lt; <a class="el" href="classllvm_1_1Register.html">Register</a>, <a class="el" href="classunsigned.html">unsigned</a> &gt; AMDGPURegisterBankInfo::splitBufferOffsets </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>B</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a></td>          <td class="paramname"><span class="paramname"><em>Offset</em></span>&#160;) const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01697">1697</a> of file <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html">AMDGPURegisterBankInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="BuiltinGCs_8cpp.html#a11d755651840a5529d15260aacde92f3">B</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01683">getBaseWithConstantOffset()</a>, and <a class="el" href="LowLevelTypeImpl_8h_source.html#l00043">llvm::LLT::scalar()</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01758">selectStoreIntrinsic()</a>.</p>

</div>
</div>
<h2 class="groupheader">Member Data Documentation</h2>
<a id="ada542413c7089fe35272a9ec47c19116" name="ada542413c7089fe35272a9ec47c19116"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ada542413c7089fe35272a9ec47c19116">&#9670;&#160;</a></span>Subtarget</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1GCNSubtarget.html">GCNSubtarget</a>&amp; llvm::AMDGPURegisterBankInfo::Subtarget</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPURegisterBankInfo_8h_source.html#l00044">44</a> of file <a class="el" href="AMDGPURegisterBankInfo_8h_source.html">AMDGPURegisterBankInfo.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l00719">executeInWaterfallLoop()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03360">getInstrMapping()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03245">getInstrMappingForLoad()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03230">getValueMappingForPtr()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01658">handleD16VData()</a>, and <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01304">setBufferOffsets()</a>.</p>

</div>
</div>
<a id="a774f70ec47e4b324901ebbb23573157d" name="a774f70ec47e4b324901ebbb23573157d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a774f70ec47e4b324901ebbb23573157d">&#9670;&#160;</a></span>TII</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SIInstrInfo.html">SIInstrInfo</a>* llvm::AMDGPURegisterBankInfo::TII</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPURegisterBankInfo_8h_source.html#l00046">46</a> of file <a class="el" href="AMDGPURegisterBankInfo_8h_source.html">AMDGPURegisterBankInfo.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01508">applyMappingBFEIntrinsic()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l00719">executeInWaterfallLoop()</a>, and <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01758">selectStoreIntrinsic()</a>.</p>

</div>
</div>
<a id="afef42b99585e128b23a4980bc0bc1824" name="afef42b99585e128b23a4980bc0bc1824"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afef42b99585e128b23a4980bc0bc1824">&#9670;&#160;</a></span>TRI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SIRegisterInfo.html">SIRegisterInfo</a>* llvm::AMDGPURegisterBankInfo::TRI</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AMDGPURegisterBankInfo_8h_source.html#l00045">45</a> of file <a class="el" href="AMDGPURegisterBankInfo_8h_source.html">AMDGPURegisterBankInfo.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l00297">addMappingFromTable()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01508">applyMappingBFEIntrinsic()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01215">applyMappingDynStackAlloc()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l02085">applyMappingImpl()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01044">collectWaterfallOperands()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01082">constrainOpWithReadfirstlane()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l00719">executeInWaterfallLoop()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03343">getAGPROpMapping()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03167">getDefaultMappingAllVGPR()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03125">getDefaultMappingSOP()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03143">getDefaultMappingVOP()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03186">getImageMapping()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l00459">getInstrAlternativeMappings()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03360">getInstrMapping()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03245">getInstrMappingForLoad()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l00275">getRegBankFromRegClass()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03293">getRegBankID()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03324">getSGPROpMapping()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03230">getValueMappingForPtr()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03335">getVGPROpMapping()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l03109">isSALUMapping()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01758">selectStoreIntrinsic()</a>, <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l01304">setBufferOffsets()</a>, and <a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html#l00660">split64BitValueForMapping()</a>.</p>

</div>
</div>
<hr/>The documentation for this class was generated from the following files:<ul>
<li>lib/Target/AMDGPU/<a class="el" href="AMDGPURegisterBankInfo_8h_source.html">AMDGPURegisterBankInfo.h</a></li>
<li>lib/Target/AMDGPU/<a class="el" href="AMDGPURegisterBankInfo_8cpp_source.html">AMDGPURegisterBankInfo.cpp</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Tue Feb 20 2024 14:02:27 for LLVM by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.10.0
</small></address>
</body>
</html>
