-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
-- Version: 2022.2
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity rocev2_top_local_req_handler is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    s_axis_tx_meta_dout : IN STD_LOGIC_VECTOR (183 downto 0);
    s_axis_tx_meta_empty_n : IN STD_LOGIC;
    s_axis_tx_meta_read : OUT STD_LOGIC;
    tx_appMetaFifo_din : OUT STD_LOGIC_VECTOR (255 downto 0);
    tx_appMetaFifo_num_data_valid : IN STD_LOGIC_VECTOR (5 downto 0);
    tx_appMetaFifo_fifo_cap : IN STD_LOGIC_VECTOR (5 downto 0);
    tx_appMetaFifo_full_n : IN STD_LOGIC;
    tx_appMetaFifo_write : OUT STD_LOGIC;
    tx_readReqAddr_push_din : OUT STD_LOGIC_VECTOR (127 downto 0);
    tx_readReqAddr_push_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    tx_readReqAddr_push_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    tx_readReqAddr_push_full_n : IN STD_LOGIC;
    tx_readReqAddr_push_write : OUT STD_LOGIC;
    tx_localMemCmdFifo_din : OUT STD_LOGIC_VECTOR (143 downto 0);
    tx_localMemCmdFifo_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    tx_localMemCmdFifo_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    tx_localMemCmdFifo_full_n : IN STD_LOGIC;
    tx_localMemCmdFifo_write : OUT STD_LOGIC );
end;


architecture behav of rocev2_top_local_req_handler is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv48_0 : STD_LOGIC_VECTOR (47 downto 0) := "000000000000000000000000000000000000000000000000";
    constant ap_const_lv32_580 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000010110000000";
    constant ap_const_lv32_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_const_lv32_2F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101111";
    constant ap_const_lv32_68 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001101000";
    constant ap_const_lv32_97 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010010111";
    constant ap_const_lv32_98 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010011000";
    constant ap_const_lv32_B7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010110111";
    constant ap_const_lv32_38 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111000";
    constant ap_const_lv32_67 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001100111";
    constant ap_const_lv32_37 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110111";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv5_18 : STD_LOGIC_VECTOR (4 downto 0) := "11000";
    constant ap_const_lv5_A : STD_LOGIC_VECTOR (4 downto 0) := "01010";
    constant ap_const_lv48_580 : STD_LOGIC_VECTOR (47 downto 0) := "000000000000000000000000000000000000010110000000";
    constant ap_const_lv32_FFFFFA80 : STD_LOGIC_VECTOR (31 downto 0) := "11111111111111111111101010000000";
    constant ap_const_lv5_19 : STD_LOGIC_VECTOR (4 downto 0) := "11001";
    constant ap_const_lv5_6 : STD_LOGIC_VECTOR (4 downto 0) := "00110";
    constant ap_const_lv5_1B : STD_LOGIC_VECTOR (4 downto 0) := "11011";
    constant ap_const_lv5_8 : STD_LOGIC_VECTOR (4 downto 0) := "01000";
    constant ap_const_lv5_1A : STD_LOGIC_VECTOR (4 downto 0) := "11010";
    constant ap_const_lv5_7 : STD_LOGIC_VECTOR (4 downto 0) := "00111";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv160_lc_10 : STD_LOGIC_VECTOR (159 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011101";
    constant ap_const_lv160_lc_11 : STD_LOGIC_VECTOR (159 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001100";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal lrh_state_load_load_fu_335_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_i_nbreadreq_fu_124_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op24_read_state1 : BOOLEAN;
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal lrh_state_load_reg_674 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_i_reg_688 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln1669_reg_692 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_predicate_op80_write_state2 : BOOLEAN;
    signal ap_predicate_op85_write_state2 : BOOLEAN;
    signal ap_predicate_op89_write_state2 : BOOLEAN;
    signal ap_predicate_op94_write_state2 : BOOLEAN;
    signal ap_predicate_op97_write_state2 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal lrh_state : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal meta_local_vaddr_V : STD_LOGIC_VECTOR (47 downto 0) := "000000000000000000000000000000000000000000000000";
    signal meta_remote_vaddr_V : STD_LOGIC_VECTOR (47 downto 0) := "000000000000000000000000000000000000000000000000";
    signal meta_length_V_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal meta_op_code_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal meta_qpn_V_1 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000000000";
    signal s_axis_tx_meta_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal tx_appMetaFifo_blk_n : STD_LOGIC;
    signal tx_readReqAddr_push_blk_n : STD_LOGIC;
    signal tx_localMemCmdFifo_blk_n : STD_LOGIC;
    signal reg_331 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal trunc_ln1669_fu_351_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal meta_remote_vaddr_V_load_reg_678 : STD_LOGIC_VECTOR (47 downto 0);
    signal trunc_ln1669_4_fu_355_p4 : STD_LOGIC_VECTOR (47 downto 0);
    signal trunc_ln1669_4_reg_696 : STD_LOGIC_VECTOR (47 downto 0);
    signal trunc_ln1669_5_fu_367_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln1669_5_reg_703 : STD_LOGIC_VECTOR (31 downto 0);
    signal laddr_V_fu_379_p4 : STD_LOGIC_VECTOR (47 downto 0);
    signal laddr_V_reg_711 : STD_LOGIC_VECTOR (47 downto 0);
    signal tmp_173_i_reg_717 : STD_LOGIC_VECTOR (23 downto 0);
    signal writeOpcode_2_fu_419_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln1639_1_cast_cast_fu_454_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal icmp_ln1035_2_fu_427_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal writeOpcode_fu_484_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal icmp_ln1035_fu_468_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln1735_fu_519_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_phi_mux_meta_local_vaddr_V_new_0_i_phi_fu_162_p4 : STD_LOGIC_VECTOR (47 downto 0);
    signal add_ln840_8_fu_433_p2 : STD_LOGIC_VECTOR (47 downto 0);
    signal ap_phi_reg_pp0_iter0_meta_local_vaddr_V_new_0_i_reg_159 : STD_LOGIC_VECTOR (47 downto 0);
    signal ap_phi_mux_meta_remote_vaddr_V_new_0_i_phi_fu_171_p4 : STD_LOGIC_VECTOR (47 downto 0);
    signal add_ln840_9_fu_440_p2 : STD_LOGIC_VECTOR (47 downto 0);
    signal ap_phi_reg_pp0_iter0_meta_remote_vaddr_V_new_0_i_reg_168 : STD_LOGIC_VECTOR (47 downto 0);
    signal ap_phi_mux_meta_length_V_1_new_0_i_phi_fu_180_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln841_5_fu_447_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter0_meta_length_V_1_new_0_i_reg_177 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_meta_local_vaddr_V_flag_3_i_phi_fu_189_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_meta_local_vaddr_V_flag_3_i_reg_186 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_meta_local_vaddr_V_new_3_i_phi_fu_200_p4 : STD_LOGIC_VECTOR (47 downto 0);
    signal add_ln840_fu_498_p2 : STD_LOGIC_VECTOR (47 downto 0);
    signal ap_phi_reg_pp0_iter0_meta_local_vaddr_V_new_3_i_reg_197 : STD_LOGIC_VECTOR (47 downto 0);
    signal ap_phi_mux_meta_remote_vaddr_V_new_3_i_phi_fu_210_p4 : STD_LOGIC_VECTOR (47 downto 0);
    signal add_ln840_7_fu_505_p2 : STD_LOGIC_VECTOR (47 downto 0);
    signal ap_phi_reg_pp0_iter0_meta_remote_vaddr_V_new_3_i_reg_207 : STD_LOGIC_VECTOR (47 downto 0);
    signal ap_phi_mux_meta_length_V_1_new_3_i_phi_fu_220_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln841_fu_512_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter0_meta_length_V_1_new_3_i_reg_217 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_meta_local_vaddr_V_flag_4_i_phi_fu_230_p8 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_meta_local_vaddr_V_flag_4_i_reg_227 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_meta_local_vaddr_V_new_4_i_phi_fu_247_p8 : STD_LOGIC_VECTOR (47 downto 0);
    signal ap_phi_reg_pp0_iter0_meta_local_vaddr_V_new_4_i_reg_244 : STD_LOGIC_VECTOR (47 downto 0);
    signal ap_phi_mux_meta_remote_vaddr_V_new_4_i_phi_fu_263_p8 : STD_LOGIC_VECTOR (47 downto 0);
    signal ap_phi_reg_pp0_iter0_meta_remote_vaddr_V_new_4_i_reg_260 : STD_LOGIC_VECTOR (47 downto 0);
    signal ap_phi_mux_meta_length_V_1_new_4_i_phi_fu_279_p8 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter0_meta_length_V_1_new_4_i_reg_276 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter0_writeOpcode_3_reg_292 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_phi_reg_pp0_iter1_writeOpcode_3_reg_292 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_phi_reg_pp0_iter0_length_reg_301 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter1_length_reg_301 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter0_writeOpcode_1_reg_312 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_phi_reg_pp0_iter1_writeOpcode_1_reg_312 : STD_LOGIC_VECTOR (4 downto 0);
    signal zext_ln1678_fu_564_p1 : STD_LOGIC_VECTOR (255 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal zext_ln1674_fu_588_p1 : STD_LOGIC_VECTOR (255 downto 0);
    signal zext_ln1717_fu_639_p1 : STD_LOGIC_VECTOR (255 downto 0);
    signal zext_ln1742_fu_669_p1 : STD_LOGIC_VECTOR (255 downto 0);
    signal icmp_ln1696_fu_413_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1734_fu_478_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln1678_1_fu_545_p7 : STD_LOGIC_VECTOR (159 downto 0);
    signal or_ln1678_fu_558_p2 : STD_LOGIC_VECTOR (159 downto 0);
    signal or_ln1674_1_fu_569_p7 : STD_LOGIC_VECTOR (159 downto 0);
    signal or_ln1674_fu_582_p2 : STD_LOGIC_VECTOR (159 downto 0);
    signal tmp_179_i_fu_593_p4 : STD_LOGIC_VECTOR (111 downto 0);
    signal tmp_177_i_fu_611_p5 : STD_LOGIC_VECTOR (111 downto 0);
    signal zext_ln1639_fu_607_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_s_fu_626_p7 : STD_LOGIC_VECTOR (159 downto 0);
    signal zext_ln1642_fu_644_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal or_ln1742_2_i_fu_652_p8 : STD_LOGIC_VECTOR (160 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_idle_pp0_0to0 : STD_LOGIC;
    signal ap_reset_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_condition_207 : BOOLEAN;
    signal ap_condition_191 : BOOLEAN;
    signal ap_condition_232 : BOOLEAN;
    signal ap_condition_251 : BOOLEAN;
    signal ap_condition_316 : BOOLEAN;
    signal ap_ce_reg : STD_LOGIC;


begin




    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start;
                end if; 
            end if;
        end if;
    end process;


    ap_phi_reg_pp0_iter1_length_reg_301_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_191)) then
                if (((lrh_state_load_load_fu_335_p1 = ap_const_lv1_1) and (icmp_ln1035_fu_468_p2 = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter1_length_reg_301 <= meta_length_V_1;
                elsif (((lrh_state_load_load_fu_335_p1 = ap_const_lv1_1) and (icmp_ln1035_fu_468_p2 = ap_const_lv1_1))) then 
                    ap_phi_reg_pp0_iter1_length_reg_301 <= ap_const_lv32_580;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_length_reg_301 <= ap_phi_reg_pp0_iter0_length_reg_301;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_writeOpcode_1_reg_312_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_191)) then
                if (((lrh_state_load_load_fu_335_p1 = ap_const_lv1_1) and (icmp_ln1035_fu_468_p2 = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter1_writeOpcode_1_reg_312 <= writeOpcode_fu_484_p3;
                elsif (((lrh_state_load_load_fu_335_p1 = ap_const_lv1_1) and (icmp_ln1035_fu_468_p2 = ap_const_lv1_1))) then 
                    ap_phi_reg_pp0_iter1_writeOpcode_1_reg_312 <= select_ln1735_fu_519_p3;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_writeOpcode_1_reg_312 <= ap_phi_reg_pp0_iter0_writeOpcode_1_reg_312;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_writeOpcode_3_reg_292_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_191)) then
                if ((ap_const_boolean_1 = ap_condition_251)) then 
                    ap_phi_reg_pp0_iter1_writeOpcode_3_reg_292 <= writeOpcode_2_fu_419_p3;
                elsif ((ap_const_boolean_1 = ap_condition_232)) then 
                    ap_phi_reg_pp0_iter1_writeOpcode_3_reg_292 <= select_ln1639_1_cast_cast_fu_454_p3;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_writeOpcode_3_reg_292 <= ap_phi_reg_pp0_iter0_writeOpcode_3_reg_292;
                end if;
            end if; 
        end if;
    end process;

    lrh_state_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_191)) then
                if (((lrh_state_load_load_fu_335_p1 = ap_const_lv1_1) and (icmp_ln1035_fu_468_p2 = ap_const_lv1_0))) then 
                    lrh_state <= ap_const_lv1_0;
                elsif ((ap_const_boolean_1 = ap_condition_232)) then 
                    lrh_state <= ap_const_lv1_1;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_i_nbreadreq_fu_124_p3 = ap_const_lv1_1) and (lrh_state = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                laddr_V_reg_711 <= s_axis_tx_meta_dout(103 downto 56);
                tmp_173_i_reg_717 <= s_axis_tx_meta_dout(55 downto 32);
                trunc_ln1669_4_reg_696 <= s_axis_tx_meta_dout(151 downto 104);
                trunc_ln1669_5_reg_703 <= s_axis_tx_meta_dout(183 downto 152);
                trunc_ln1669_reg_692 <= trunc_ln1669_fu_351_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                lrh_state_load_reg_674 <= lrh_state;
                meta_remote_vaddr_V_load_reg_678 <= meta_remote_vaddr_V;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_phi_mux_meta_local_vaddr_V_flag_4_i_phi_fu_230_p8 = ap_const_lv1_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                meta_length_V_1 <= ap_phi_mux_meta_length_V_1_new_4_i_phi_fu_279_p8;
                meta_local_vaddr_V <= ap_phi_mux_meta_local_vaddr_V_new_4_i_phi_fu_247_p8;
                meta_remote_vaddr_V <= ap_phi_mux_meta_remote_vaddr_V_new_4_i_phi_fu_263_p8;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_i_nbreadreq_fu_124_p3 = ap_const_lv1_1) and (lrh_state = ap_const_lv1_0) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                meta_op_code_5 <= trunc_ln1669_fu_351_p1;
                meta_qpn_V_1 <= s_axis_tx_meta_dout(55 downto 32);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and ((((tmp_i_nbreadreq_fu_124_p3 = ap_const_lv1_1) and (lrh_state = ap_const_lv1_0) and (trunc_ln1669_fu_351_p1 = ap_const_lv32_4)) or ((tmp_i_nbreadreq_fu_124_p3 = ap_const_lv1_1) and (lrh_state = ap_const_lv1_0) and (trunc_ln1669_fu_351_p1 = ap_const_lv32_3))) or ((tmp_i_nbreadreq_fu_124_p3 = ap_const_lv1_1) and (lrh_state = ap_const_lv1_0) and (trunc_ln1669_fu_351_p1 = ap_const_lv32_0)))) or (not((trunc_ln1669_fu_351_p1 = ap_const_lv32_0)) and not((trunc_ln1669_fu_351_p1 = ap_const_lv32_4)) and not((trunc_ln1669_fu_351_p1 = ap_const_lv32_3)) and (tmp_i_nbreadreq_fu_124_p3 = ap_const_lv1_1) and (lrh_state = ap_const_lv1_0) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then
                reg_331 <= s_axis_tx_meta_dout(47 downto 32);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((lrh_state = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                tmp_i_reg_688 <= tmp_i_nbreadreq_fu_124_p3;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_block_pp0_stage0_subdone, ap_reset_idle_pp0)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    add_ln840_7_fu_505_p2 <= std_logic_vector(unsigned(meta_remote_vaddr_V) + unsigned(ap_const_lv48_580));
    add_ln840_8_fu_433_p2 <= std_logic_vector(unsigned(laddr_V_fu_379_p4) + unsigned(ap_const_lv48_580));
    add_ln840_9_fu_440_p2 <= std_logic_vector(unsigned(trunc_ln1669_4_fu_355_p4) + unsigned(ap_const_lv48_580));
    add_ln840_fu_498_p2 <= std_logic_vector(unsigned(meta_local_vaddr_V) + unsigned(ap_const_lv48_580));
    add_ln841_5_fu_447_p2 <= std_logic_vector(unsigned(trunc_ln1669_5_fu_367_p4) + unsigned(ap_const_lv32_FFFFFA80));
    add_ln841_fu_512_p2 <= std_logic_vector(unsigned(meta_length_V_1) + unsigned(ap_const_lv32_FFFFFA80));
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(ap_start, ap_enable_reg_pp0_iter1, s_axis_tx_meta_empty_n, ap_predicate_op24_read_state1, ap_done_reg, tx_appMetaFifo_full_n, lrh_state_load_reg_674, ap_predicate_op80_write_state2, ap_predicate_op85_write_state2, tx_readReqAddr_push_full_n, ap_predicate_op89_write_state2, tx_localMemCmdFifo_full_n, ap_predicate_op94_write_state2, ap_predicate_op97_write_state2)
    begin
                ap_block_pp0_stage0_01001 <= ((ap_done_reg = ap_const_logic_1) or ((ap_start = ap_const_logic_1) and ((ap_done_reg = ap_const_logic_1) or ((ap_predicate_op24_read_state1 = ap_const_boolean_1) and (s_axis_tx_meta_empty_n = ap_const_logic_0)))) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (((tx_localMemCmdFifo_full_n = ap_const_logic_0) and (ap_predicate_op94_write_state2 = ap_const_boolean_1)) or ((ap_predicate_op89_write_state2 = ap_const_boolean_1) and (tx_readReqAddr_push_full_n = ap_const_logic_0)) or ((ap_predicate_op85_write_state2 = ap_const_boolean_1) and (tx_appMetaFifo_full_n = ap_const_logic_0)) or ((ap_predicate_op80_write_state2 = ap_const_boolean_1) and (tx_appMetaFifo_full_n = ap_const_logic_0)) or ((tx_appMetaFifo_full_n = ap_const_logic_0) and (ap_predicate_op97_write_state2 = ap_const_boolean_1)) or ((lrh_state_load_reg_674 = ap_const_lv1_1) and (tx_appMetaFifo_full_n = ap_const_logic_0)))));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(ap_start, ap_enable_reg_pp0_iter1, s_axis_tx_meta_empty_n, ap_predicate_op24_read_state1, ap_done_reg, tx_appMetaFifo_full_n, lrh_state_load_reg_674, ap_predicate_op80_write_state2, ap_predicate_op85_write_state2, tx_readReqAddr_push_full_n, ap_predicate_op89_write_state2, tx_localMemCmdFifo_full_n, ap_predicate_op94_write_state2, ap_predicate_op97_write_state2)
    begin
                ap_block_pp0_stage0_11001 <= ((ap_done_reg = ap_const_logic_1) or ((ap_start = ap_const_logic_1) and ((ap_done_reg = ap_const_logic_1) or ((ap_predicate_op24_read_state1 = ap_const_boolean_1) and (s_axis_tx_meta_empty_n = ap_const_logic_0)))) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (((tx_localMemCmdFifo_full_n = ap_const_logic_0) and (ap_predicate_op94_write_state2 = ap_const_boolean_1)) or ((ap_predicate_op89_write_state2 = ap_const_boolean_1) and (tx_readReqAddr_push_full_n = ap_const_logic_0)) or ((ap_predicate_op85_write_state2 = ap_const_boolean_1) and (tx_appMetaFifo_full_n = ap_const_logic_0)) or ((ap_predicate_op80_write_state2 = ap_const_boolean_1) and (tx_appMetaFifo_full_n = ap_const_logic_0)) or ((tx_appMetaFifo_full_n = ap_const_logic_0) and (ap_predicate_op97_write_state2 = ap_const_boolean_1)) or ((lrh_state_load_reg_674 = ap_const_lv1_1) and (tx_appMetaFifo_full_n = ap_const_logic_0)))));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_start, ap_enable_reg_pp0_iter1, s_axis_tx_meta_empty_n, ap_predicate_op24_read_state1, ap_done_reg, tx_appMetaFifo_full_n, lrh_state_load_reg_674, ap_predicate_op80_write_state2, ap_predicate_op85_write_state2, tx_readReqAddr_push_full_n, ap_predicate_op89_write_state2, tx_localMemCmdFifo_full_n, ap_predicate_op94_write_state2, ap_predicate_op97_write_state2)
    begin
                ap_block_pp0_stage0_subdone <= ((ap_done_reg = ap_const_logic_1) or ((ap_start = ap_const_logic_1) and ((ap_done_reg = ap_const_logic_1) or ((ap_predicate_op24_read_state1 = ap_const_boolean_1) and (s_axis_tx_meta_empty_n = ap_const_logic_0)))) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (((tx_localMemCmdFifo_full_n = ap_const_logic_0) and (ap_predicate_op94_write_state2 = ap_const_boolean_1)) or ((ap_predicate_op89_write_state2 = ap_const_boolean_1) and (tx_readReqAddr_push_full_n = ap_const_logic_0)) or ((ap_predicate_op85_write_state2 = ap_const_boolean_1) and (tx_appMetaFifo_full_n = ap_const_logic_0)) or ((ap_predicate_op80_write_state2 = ap_const_boolean_1) and (tx_appMetaFifo_full_n = ap_const_logic_0)) or ((tx_appMetaFifo_full_n = ap_const_logic_0) and (ap_predicate_op97_write_state2 = ap_const_boolean_1)) or ((lrh_state_load_reg_674 = ap_const_lv1_1) and (tx_appMetaFifo_full_n = ap_const_logic_0)))));
    end process;


    ap_block_state1_pp0_stage0_iter0_assign_proc : process(s_axis_tx_meta_empty_n, ap_predicate_op24_read_state1, ap_done_reg)
    begin
                ap_block_state1_pp0_stage0_iter0 <= ((ap_done_reg = ap_const_logic_1) or ((ap_predicate_op24_read_state1 = ap_const_boolean_1) and (s_axis_tx_meta_empty_n = ap_const_logic_0)));
    end process;


    ap_block_state2_pp0_stage0_iter1_assign_proc : process(tx_appMetaFifo_full_n, lrh_state_load_reg_674, ap_predicate_op80_write_state2, ap_predicate_op85_write_state2, tx_readReqAddr_push_full_n, ap_predicate_op89_write_state2, tx_localMemCmdFifo_full_n, ap_predicate_op94_write_state2, ap_predicate_op97_write_state2)
    begin
                ap_block_state2_pp0_stage0_iter1 <= (((tx_localMemCmdFifo_full_n = ap_const_logic_0) and (ap_predicate_op94_write_state2 = ap_const_boolean_1)) or ((ap_predicate_op89_write_state2 = ap_const_boolean_1) and (tx_readReqAddr_push_full_n = ap_const_logic_0)) or ((ap_predicate_op85_write_state2 = ap_const_boolean_1) and (tx_appMetaFifo_full_n = ap_const_logic_0)) or ((ap_predicate_op80_write_state2 = ap_const_boolean_1) and (tx_appMetaFifo_full_n = ap_const_logic_0)) or ((tx_appMetaFifo_full_n = ap_const_logic_0) and (ap_predicate_op97_write_state2 = ap_const_boolean_1)) or ((lrh_state_load_reg_674 = ap_const_lv1_1) and (tx_appMetaFifo_full_n = ap_const_logic_0)));
    end process;


    ap_condition_191_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
                ap_condition_191 <= ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001));
    end process;


    ap_condition_207_assign_proc : process(tmp_i_nbreadreq_fu_124_p3, lrh_state, trunc_ln1669_fu_351_p1)
    begin
                ap_condition_207 <= (not((trunc_ln1669_fu_351_p1 = ap_const_lv32_0)) and not((trunc_ln1669_fu_351_p1 = ap_const_lv32_4)) and not((trunc_ln1669_fu_351_p1 = ap_const_lv32_3)) and (tmp_i_nbreadreq_fu_124_p3 = ap_const_lv1_1) and (lrh_state = ap_const_lv1_0));
    end process;


    ap_condition_232_assign_proc : process(tmp_i_nbreadreq_fu_124_p3, lrh_state, trunc_ln1669_fu_351_p1, icmp_ln1035_2_fu_427_p2)
    begin
                ap_condition_232 <= (not((trunc_ln1669_fu_351_p1 = ap_const_lv32_0)) and not((trunc_ln1669_fu_351_p1 = ap_const_lv32_4)) and not((trunc_ln1669_fu_351_p1 = ap_const_lv32_3)) and (tmp_i_nbreadreq_fu_124_p3 = ap_const_lv1_1) and (lrh_state = ap_const_lv1_0) and (icmp_ln1035_2_fu_427_p2 = ap_const_lv1_1));
    end process;


    ap_condition_251_assign_proc : process(tmp_i_nbreadreq_fu_124_p3, lrh_state, trunc_ln1669_fu_351_p1, icmp_ln1035_2_fu_427_p2)
    begin
                ap_condition_251 <= (not((trunc_ln1669_fu_351_p1 = ap_const_lv32_0)) and not((trunc_ln1669_fu_351_p1 = ap_const_lv32_4)) and not((trunc_ln1669_fu_351_p1 = ap_const_lv32_3)) and (tmp_i_nbreadreq_fu_124_p3 = ap_const_lv1_1) and (lrh_state = ap_const_lv1_0) and (icmp_ln1035_2_fu_427_p2 = ap_const_lv1_0));
    end process;


    ap_condition_316_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_01001)
    begin
                ap_condition_316 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_01001));
    end process;


    ap_done_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_done_reg, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start;

    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_idle_pp0)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_0to0_assign_proc : process(ap_enable_reg_pp0_iter0)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_0)) then 
            ap_idle_pp0_0to0 <= ap_const_logic_1;
        else 
            ap_idle_pp0_0to0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_phi_mux_meta_length_V_1_new_0_i_phi_fu_180_p4_assign_proc : process(s_axis_tx_meta_dout, icmp_ln1035_2_fu_427_p2, add_ln841_5_fu_447_p2, ap_phi_reg_pp0_iter0_meta_length_V_1_new_0_i_reg_177, ap_condition_207)
    begin
        if ((ap_const_boolean_1 = ap_condition_207)) then
            if ((icmp_ln1035_2_fu_427_p2 = ap_const_lv1_0)) then 
                ap_phi_mux_meta_length_V_1_new_0_i_phi_fu_180_p4 <= s_axis_tx_meta_dout(183 downto 152);
            elsif ((icmp_ln1035_2_fu_427_p2 = ap_const_lv1_1)) then 
                ap_phi_mux_meta_length_V_1_new_0_i_phi_fu_180_p4 <= add_ln841_5_fu_447_p2;
            else 
                ap_phi_mux_meta_length_V_1_new_0_i_phi_fu_180_p4 <= ap_phi_reg_pp0_iter0_meta_length_V_1_new_0_i_reg_177;
            end if;
        else 
            ap_phi_mux_meta_length_V_1_new_0_i_phi_fu_180_p4 <= ap_phi_reg_pp0_iter0_meta_length_V_1_new_0_i_reg_177;
        end if; 
    end process;


    ap_phi_mux_meta_length_V_1_new_3_i_phi_fu_220_p4_assign_proc : process(lrh_state_load_load_fu_335_p1, icmp_ln1035_fu_468_p2, add_ln841_fu_512_p2, ap_phi_reg_pp0_iter0_meta_length_V_1_new_3_i_reg_217)
    begin
        if (((lrh_state_load_load_fu_335_p1 = ap_const_lv1_1) and (icmp_ln1035_fu_468_p2 = ap_const_lv1_1))) then 
            ap_phi_mux_meta_length_V_1_new_3_i_phi_fu_220_p4 <= add_ln841_fu_512_p2;
        else 
            ap_phi_mux_meta_length_V_1_new_3_i_phi_fu_220_p4 <= ap_phi_reg_pp0_iter0_meta_length_V_1_new_3_i_reg_217;
        end if; 
    end process;


    ap_phi_mux_meta_length_V_1_new_4_i_phi_fu_279_p8_assign_proc : process(s_axis_tx_meta_dout, lrh_state_load_load_fu_335_p1, tmp_i_nbreadreq_fu_124_p3, lrh_state, trunc_ln1669_fu_351_p1, ap_phi_mux_meta_length_V_1_new_0_i_phi_fu_180_p4, ap_phi_mux_meta_length_V_1_new_3_i_phi_fu_220_p4, ap_phi_reg_pp0_iter0_meta_length_V_1_new_4_i_reg_276)
    begin
        if (((((tmp_i_nbreadreq_fu_124_p3 = ap_const_lv1_1) and (lrh_state = ap_const_lv1_0) and (trunc_ln1669_fu_351_p1 = ap_const_lv32_4)) or ((tmp_i_nbreadreq_fu_124_p3 = ap_const_lv1_1) and (lrh_state = ap_const_lv1_0) and (trunc_ln1669_fu_351_p1 = ap_const_lv32_3))) or ((tmp_i_nbreadreq_fu_124_p3 = ap_const_lv1_1) and (lrh_state = ap_const_lv1_0) and (trunc_ln1669_fu_351_p1 = ap_const_lv32_0)))) then 
            ap_phi_mux_meta_length_V_1_new_4_i_phi_fu_279_p8 <= s_axis_tx_meta_dout(183 downto 152);
        elsif ((not((trunc_ln1669_fu_351_p1 = ap_const_lv32_0)) and not((trunc_ln1669_fu_351_p1 = ap_const_lv32_4)) and not((trunc_ln1669_fu_351_p1 = ap_const_lv32_3)) and (tmp_i_nbreadreq_fu_124_p3 = ap_const_lv1_1) and (lrh_state = ap_const_lv1_0))) then 
            ap_phi_mux_meta_length_V_1_new_4_i_phi_fu_279_p8 <= ap_phi_mux_meta_length_V_1_new_0_i_phi_fu_180_p4;
        elsif ((lrh_state_load_load_fu_335_p1 = ap_const_lv1_1)) then 
            ap_phi_mux_meta_length_V_1_new_4_i_phi_fu_279_p8 <= ap_phi_mux_meta_length_V_1_new_3_i_phi_fu_220_p4;
        else 
            ap_phi_mux_meta_length_V_1_new_4_i_phi_fu_279_p8 <= ap_phi_reg_pp0_iter0_meta_length_V_1_new_4_i_reg_276;
        end if; 
    end process;


    ap_phi_mux_meta_local_vaddr_V_flag_3_i_phi_fu_189_p4_assign_proc : process(lrh_state_load_load_fu_335_p1, icmp_ln1035_fu_468_p2, ap_phi_reg_pp0_iter0_meta_local_vaddr_V_flag_3_i_reg_186)
    begin
        if ((lrh_state_load_load_fu_335_p1 = ap_const_lv1_1)) then
            if ((icmp_ln1035_fu_468_p2 = ap_const_lv1_0)) then 
                ap_phi_mux_meta_local_vaddr_V_flag_3_i_phi_fu_189_p4 <= ap_const_lv1_0;
            elsif ((icmp_ln1035_fu_468_p2 = ap_const_lv1_1)) then 
                ap_phi_mux_meta_local_vaddr_V_flag_3_i_phi_fu_189_p4 <= ap_const_lv1_1;
            else 
                ap_phi_mux_meta_local_vaddr_V_flag_3_i_phi_fu_189_p4 <= ap_phi_reg_pp0_iter0_meta_local_vaddr_V_flag_3_i_reg_186;
            end if;
        else 
            ap_phi_mux_meta_local_vaddr_V_flag_3_i_phi_fu_189_p4 <= ap_phi_reg_pp0_iter0_meta_local_vaddr_V_flag_3_i_reg_186;
        end if; 
    end process;


    ap_phi_mux_meta_local_vaddr_V_flag_4_i_phi_fu_230_p8_assign_proc : process(lrh_state_load_load_fu_335_p1, tmp_i_nbreadreq_fu_124_p3, lrh_state, trunc_ln1669_fu_351_p1, ap_phi_mux_meta_local_vaddr_V_flag_3_i_phi_fu_189_p4, ap_phi_reg_pp0_iter0_meta_local_vaddr_V_flag_4_i_reg_227)
    begin
        if ((((tmp_i_nbreadreq_fu_124_p3 = ap_const_lv1_1) and (lrh_state = ap_const_lv1_0) and (trunc_ln1669_fu_351_p1 = ap_const_lv32_0)) or ((tmp_i_nbreadreq_fu_124_p3 = ap_const_lv1_1) and (lrh_state = ap_const_lv1_0) and (trunc_ln1669_fu_351_p1 = ap_const_lv32_4)) or ((tmp_i_nbreadreq_fu_124_p3 = ap_const_lv1_1) and (lrh_state = ap_const_lv1_0) and (trunc_ln1669_fu_351_p1 = ap_const_lv32_3)) or (not((trunc_ln1669_fu_351_p1 = ap_const_lv32_0)) and not((trunc_ln1669_fu_351_p1 = ap_const_lv32_4)) and not((trunc_ln1669_fu_351_p1 = ap_const_lv32_3)) and (tmp_i_nbreadreq_fu_124_p3 = ap_const_lv1_1) and (lrh_state = ap_const_lv1_0)))) then 
            ap_phi_mux_meta_local_vaddr_V_flag_4_i_phi_fu_230_p8 <= ap_const_lv1_1;
        elsif (((tmp_i_nbreadreq_fu_124_p3 = ap_const_lv1_0) and (lrh_state = ap_const_lv1_0))) then 
            ap_phi_mux_meta_local_vaddr_V_flag_4_i_phi_fu_230_p8 <= ap_const_lv1_0;
        elsif ((lrh_state_load_load_fu_335_p1 = ap_const_lv1_1)) then 
            ap_phi_mux_meta_local_vaddr_V_flag_4_i_phi_fu_230_p8 <= ap_phi_mux_meta_local_vaddr_V_flag_3_i_phi_fu_189_p4;
        else 
            ap_phi_mux_meta_local_vaddr_V_flag_4_i_phi_fu_230_p8 <= ap_phi_reg_pp0_iter0_meta_local_vaddr_V_flag_4_i_reg_227;
        end if; 
    end process;


    ap_phi_mux_meta_local_vaddr_V_new_0_i_phi_fu_162_p4_assign_proc : process(s_axis_tx_meta_dout, icmp_ln1035_2_fu_427_p2, add_ln840_8_fu_433_p2, ap_phi_reg_pp0_iter0_meta_local_vaddr_V_new_0_i_reg_159, ap_condition_207)
    begin
        if ((ap_const_boolean_1 = ap_condition_207)) then
            if ((icmp_ln1035_2_fu_427_p2 = ap_const_lv1_0)) then 
                ap_phi_mux_meta_local_vaddr_V_new_0_i_phi_fu_162_p4 <= s_axis_tx_meta_dout(103 downto 56);
            elsif ((icmp_ln1035_2_fu_427_p2 = ap_const_lv1_1)) then 
                ap_phi_mux_meta_local_vaddr_V_new_0_i_phi_fu_162_p4 <= add_ln840_8_fu_433_p2;
            else 
                ap_phi_mux_meta_local_vaddr_V_new_0_i_phi_fu_162_p4 <= ap_phi_reg_pp0_iter0_meta_local_vaddr_V_new_0_i_reg_159;
            end if;
        else 
            ap_phi_mux_meta_local_vaddr_V_new_0_i_phi_fu_162_p4 <= ap_phi_reg_pp0_iter0_meta_local_vaddr_V_new_0_i_reg_159;
        end if; 
    end process;


    ap_phi_mux_meta_local_vaddr_V_new_3_i_phi_fu_200_p4_assign_proc : process(lrh_state_load_load_fu_335_p1, icmp_ln1035_fu_468_p2, add_ln840_fu_498_p2, ap_phi_reg_pp0_iter0_meta_local_vaddr_V_new_3_i_reg_197)
    begin
        if (((lrh_state_load_load_fu_335_p1 = ap_const_lv1_1) and (icmp_ln1035_fu_468_p2 = ap_const_lv1_1))) then 
            ap_phi_mux_meta_local_vaddr_V_new_3_i_phi_fu_200_p4 <= add_ln840_fu_498_p2;
        else 
            ap_phi_mux_meta_local_vaddr_V_new_3_i_phi_fu_200_p4 <= ap_phi_reg_pp0_iter0_meta_local_vaddr_V_new_3_i_reg_197;
        end if; 
    end process;


    ap_phi_mux_meta_local_vaddr_V_new_4_i_phi_fu_247_p8_assign_proc : process(s_axis_tx_meta_dout, lrh_state_load_load_fu_335_p1, tmp_i_nbreadreq_fu_124_p3, lrh_state, trunc_ln1669_fu_351_p1, ap_phi_mux_meta_local_vaddr_V_new_0_i_phi_fu_162_p4, ap_phi_mux_meta_local_vaddr_V_new_3_i_phi_fu_200_p4, ap_phi_reg_pp0_iter0_meta_local_vaddr_V_new_4_i_reg_244)
    begin
        if (((((tmp_i_nbreadreq_fu_124_p3 = ap_const_lv1_1) and (lrh_state = ap_const_lv1_0) and (trunc_ln1669_fu_351_p1 = ap_const_lv32_4)) or ((tmp_i_nbreadreq_fu_124_p3 = ap_const_lv1_1) and (lrh_state = ap_const_lv1_0) and (trunc_ln1669_fu_351_p1 = ap_const_lv32_3))) or ((tmp_i_nbreadreq_fu_124_p3 = ap_const_lv1_1) and (lrh_state = ap_const_lv1_0) and (trunc_ln1669_fu_351_p1 = ap_const_lv32_0)))) then 
            ap_phi_mux_meta_local_vaddr_V_new_4_i_phi_fu_247_p8 <= s_axis_tx_meta_dout(103 downto 56);
        elsif ((not((trunc_ln1669_fu_351_p1 = ap_const_lv32_0)) and not((trunc_ln1669_fu_351_p1 = ap_const_lv32_4)) and not((trunc_ln1669_fu_351_p1 = ap_const_lv32_3)) and (tmp_i_nbreadreq_fu_124_p3 = ap_const_lv1_1) and (lrh_state = ap_const_lv1_0))) then 
            ap_phi_mux_meta_local_vaddr_V_new_4_i_phi_fu_247_p8 <= ap_phi_mux_meta_local_vaddr_V_new_0_i_phi_fu_162_p4;
        elsif ((lrh_state_load_load_fu_335_p1 = ap_const_lv1_1)) then 
            ap_phi_mux_meta_local_vaddr_V_new_4_i_phi_fu_247_p8 <= ap_phi_mux_meta_local_vaddr_V_new_3_i_phi_fu_200_p4;
        else 
            ap_phi_mux_meta_local_vaddr_V_new_4_i_phi_fu_247_p8 <= ap_phi_reg_pp0_iter0_meta_local_vaddr_V_new_4_i_reg_244;
        end if; 
    end process;


    ap_phi_mux_meta_remote_vaddr_V_new_0_i_phi_fu_171_p4_assign_proc : process(s_axis_tx_meta_dout, icmp_ln1035_2_fu_427_p2, add_ln840_9_fu_440_p2, ap_phi_reg_pp0_iter0_meta_remote_vaddr_V_new_0_i_reg_168, ap_condition_207)
    begin
        if ((ap_const_boolean_1 = ap_condition_207)) then
            if ((icmp_ln1035_2_fu_427_p2 = ap_const_lv1_0)) then 
                ap_phi_mux_meta_remote_vaddr_V_new_0_i_phi_fu_171_p4 <= s_axis_tx_meta_dout(151 downto 104);
            elsif ((icmp_ln1035_2_fu_427_p2 = ap_const_lv1_1)) then 
                ap_phi_mux_meta_remote_vaddr_V_new_0_i_phi_fu_171_p4 <= add_ln840_9_fu_440_p2;
            else 
                ap_phi_mux_meta_remote_vaddr_V_new_0_i_phi_fu_171_p4 <= ap_phi_reg_pp0_iter0_meta_remote_vaddr_V_new_0_i_reg_168;
            end if;
        else 
            ap_phi_mux_meta_remote_vaddr_V_new_0_i_phi_fu_171_p4 <= ap_phi_reg_pp0_iter0_meta_remote_vaddr_V_new_0_i_reg_168;
        end if; 
    end process;


    ap_phi_mux_meta_remote_vaddr_V_new_3_i_phi_fu_210_p4_assign_proc : process(lrh_state_load_load_fu_335_p1, icmp_ln1035_fu_468_p2, add_ln840_7_fu_505_p2, ap_phi_reg_pp0_iter0_meta_remote_vaddr_V_new_3_i_reg_207)
    begin
        if (((lrh_state_load_load_fu_335_p1 = ap_const_lv1_1) and (icmp_ln1035_fu_468_p2 = ap_const_lv1_1))) then 
            ap_phi_mux_meta_remote_vaddr_V_new_3_i_phi_fu_210_p4 <= add_ln840_7_fu_505_p2;
        else 
            ap_phi_mux_meta_remote_vaddr_V_new_3_i_phi_fu_210_p4 <= ap_phi_reg_pp0_iter0_meta_remote_vaddr_V_new_3_i_reg_207;
        end if; 
    end process;


    ap_phi_mux_meta_remote_vaddr_V_new_4_i_phi_fu_263_p8_assign_proc : process(s_axis_tx_meta_dout, lrh_state_load_load_fu_335_p1, tmp_i_nbreadreq_fu_124_p3, lrh_state, trunc_ln1669_fu_351_p1, ap_phi_mux_meta_remote_vaddr_V_new_0_i_phi_fu_171_p4, ap_phi_mux_meta_remote_vaddr_V_new_3_i_phi_fu_210_p4, ap_phi_reg_pp0_iter0_meta_remote_vaddr_V_new_4_i_reg_260)
    begin
        if (((((tmp_i_nbreadreq_fu_124_p3 = ap_const_lv1_1) and (lrh_state = ap_const_lv1_0) and (trunc_ln1669_fu_351_p1 = ap_const_lv32_4)) or ((tmp_i_nbreadreq_fu_124_p3 = ap_const_lv1_1) and (lrh_state = ap_const_lv1_0) and (trunc_ln1669_fu_351_p1 = ap_const_lv32_3))) or ((tmp_i_nbreadreq_fu_124_p3 = ap_const_lv1_1) and (lrh_state = ap_const_lv1_0) and (trunc_ln1669_fu_351_p1 = ap_const_lv32_0)))) then 
            ap_phi_mux_meta_remote_vaddr_V_new_4_i_phi_fu_263_p8 <= s_axis_tx_meta_dout(151 downto 104);
        elsif ((not((trunc_ln1669_fu_351_p1 = ap_const_lv32_0)) and not((trunc_ln1669_fu_351_p1 = ap_const_lv32_4)) and not((trunc_ln1669_fu_351_p1 = ap_const_lv32_3)) and (tmp_i_nbreadreq_fu_124_p3 = ap_const_lv1_1) and (lrh_state = ap_const_lv1_0))) then 
            ap_phi_mux_meta_remote_vaddr_V_new_4_i_phi_fu_263_p8 <= ap_phi_mux_meta_remote_vaddr_V_new_0_i_phi_fu_171_p4;
        elsif ((lrh_state_load_load_fu_335_p1 = ap_const_lv1_1)) then 
            ap_phi_mux_meta_remote_vaddr_V_new_4_i_phi_fu_263_p8 <= ap_phi_mux_meta_remote_vaddr_V_new_3_i_phi_fu_210_p4;
        else 
            ap_phi_mux_meta_remote_vaddr_V_new_4_i_phi_fu_263_p8 <= ap_phi_reg_pp0_iter0_meta_remote_vaddr_V_new_4_i_reg_260;
        end if; 
    end process;

    ap_phi_reg_pp0_iter0_length_reg_301 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_meta_length_V_1_new_0_i_reg_177 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_meta_length_V_1_new_3_i_reg_217 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_meta_length_V_1_new_4_i_reg_276 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_meta_local_vaddr_V_flag_3_i_reg_186 <= "X";
    ap_phi_reg_pp0_iter0_meta_local_vaddr_V_flag_4_i_reg_227 <= "X";
    ap_phi_reg_pp0_iter0_meta_local_vaddr_V_new_0_i_reg_159 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_meta_local_vaddr_V_new_3_i_reg_197 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_meta_local_vaddr_V_new_4_i_reg_244 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_meta_remote_vaddr_V_new_0_i_reg_168 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_meta_remote_vaddr_V_new_3_i_reg_207 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_meta_remote_vaddr_V_new_4_i_reg_260 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_writeOpcode_1_reg_312 <= "XXXXX";
    ap_phi_reg_pp0_iter0_writeOpcode_3_reg_292 <= "XXXXX";

    ap_predicate_op24_read_state1_assign_proc : process(tmp_i_nbreadreq_fu_124_p3, lrh_state)
    begin
                ap_predicate_op24_read_state1 <= ((tmp_i_nbreadreq_fu_124_p3 = ap_const_lv1_1) and (lrh_state = ap_const_lv1_0));
    end process;


    ap_predicate_op80_write_state2_assign_proc : process(lrh_state_load_reg_674, tmp_i_reg_688, trunc_ln1669_reg_692)
    begin
                ap_predicate_op80_write_state2 <= ((trunc_ln1669_reg_692 = ap_const_lv32_4) and (tmp_i_reg_688 = ap_const_lv1_1) and (lrh_state_load_reg_674 = ap_const_lv1_0));
    end process;


    ap_predicate_op85_write_state2_assign_proc : process(lrh_state_load_reg_674, tmp_i_reg_688, trunc_ln1669_reg_692)
    begin
                ap_predicate_op85_write_state2 <= ((trunc_ln1669_reg_692 = ap_const_lv32_0) and (tmp_i_reg_688 = ap_const_lv1_1) and (lrh_state_load_reg_674 = ap_const_lv1_0));
    end process;


    ap_predicate_op89_write_state2_assign_proc : process(lrh_state_load_reg_674, tmp_i_reg_688, trunc_ln1669_reg_692)
    begin
                ap_predicate_op89_write_state2 <= ((((trunc_ln1669_reg_692 = ap_const_lv32_3) and (tmp_i_reg_688 = ap_const_lv1_1) and (lrh_state_load_reg_674 = ap_const_lv1_0)) or ((trunc_ln1669_reg_692 = ap_const_lv32_4) and (tmp_i_reg_688 = ap_const_lv1_1) and (lrh_state_load_reg_674 = ap_const_lv1_0))) or ((trunc_ln1669_reg_692 = ap_const_lv32_0) and (tmp_i_reg_688 = ap_const_lv1_1) and (lrh_state_load_reg_674 = ap_const_lv1_0)));
    end process;


    ap_predicate_op94_write_state2_assign_proc : process(lrh_state_load_reg_674, tmp_i_reg_688, trunc_ln1669_reg_692)
    begin
                ap_predicate_op94_write_state2 <= (not((trunc_ln1669_reg_692 = ap_const_lv32_3)) and not((trunc_ln1669_reg_692 = ap_const_lv32_0)) and not((trunc_ln1669_reg_692 = ap_const_lv32_4)) and (tmp_i_reg_688 = ap_const_lv1_1) and (lrh_state_load_reg_674 = ap_const_lv1_0));
    end process;


    ap_predicate_op97_write_state2_assign_proc : process(lrh_state_load_reg_674, tmp_i_reg_688, trunc_ln1669_reg_692)
    begin
                ap_predicate_op97_write_state2 <= (not((trunc_ln1669_reg_692 = ap_const_lv32_3)) and not((trunc_ln1669_reg_692 = ap_const_lv32_0)) and not((trunc_ln1669_reg_692 = ap_const_lv32_4)) and (tmp_i_reg_688 = ap_const_lv1_1) and (lrh_state_load_reg_674 = ap_const_lv1_0));
    end process;


    ap_ready_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_reset_idle_pp0_assign_proc : process(ap_start, ap_idle_pp0_0to0)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0_0to0 = ap_const_logic_1))) then 
            ap_reset_idle_pp0 <= ap_const_logic_1;
        else 
            ap_reset_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    icmp_ln1035_2_fu_427_p2 <= "1" when (unsigned(trunc_ln1669_5_fu_367_p4) > unsigned(ap_const_lv32_580)) else "0";
    icmp_ln1035_fu_468_p2 <= "1" when (unsigned(meta_length_V_1) > unsigned(ap_const_lv32_580)) else "0";
    icmp_ln1696_fu_413_p2 <= "1" when (trunc_ln1669_fu_351_p1 = ap_const_lv32_2) else "0";
    icmp_ln1734_fu_478_p2 <= "1" when (meta_op_code_5 = ap_const_lv32_2) else "0";
    laddr_V_fu_379_p4 <= s_axis_tx_meta_dout(103 downto 56);
    lrh_state_load_load_fu_335_p1 <= lrh_state;
    or_ln1674_1_fu_569_p7 <= (((((trunc_ln1669_5_reg_703 & ap_const_lv16_0) & trunc_ln1669_4_reg_696) & ap_const_lv8_0) & tmp_173_i_reg_717) & ap_const_lv32_0);
    or_ln1674_fu_582_p2 <= (or_ln1674_1_fu_569_p7 or ap_const_lv160_lc_11);
    or_ln1678_1_fu_545_p7 <= (((((trunc_ln1669_5_reg_703 & ap_const_lv16_0) & trunc_ln1669_4_reg_696) & ap_const_lv8_0) & tmp_173_i_reg_717) & ap_const_lv32_0);
    or_ln1678_fu_558_p2 <= (or_ln1678_1_fu_545_p7 or ap_const_lv160_lc_10);
    or_ln1742_2_i_fu_652_p8 <= ((((((ap_const_lv1_0 & ap_phi_reg_pp0_iter1_length_reg_301) & ap_const_lv16_0) & meta_remote_vaddr_V_load_reg_678) & ap_const_lv8_0) & meta_qpn_V_1) & zext_ln1642_fu_644_p1);

    s_axis_tx_meta_blk_n_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, s_axis_tx_meta_empty_n, ap_predicate_op24_read_state1, ap_done_reg, ap_block_pp0_stage0)
    begin
        if (((ap_done_reg = ap_const_logic_0) and (ap_predicate_op24_read_state1 = ap_const_boolean_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            s_axis_tx_meta_blk_n <= s_axis_tx_meta_empty_n;
        else 
            s_axis_tx_meta_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    s_axis_tx_meta_read_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_predicate_op24_read_state1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_predicate_op24_read_state1 = ap_const_boolean_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            s_axis_tx_meta_read <= ap_const_logic_1;
        else 
            s_axis_tx_meta_read <= ap_const_logic_0;
        end if; 
    end process;

    select_ln1639_1_cast_cast_fu_454_p3 <= 
        ap_const_lv5_19 when (icmp_ln1696_fu_413_p2(0) = '1') else 
        ap_const_lv5_6;
    select_ln1735_fu_519_p3 <= 
        ap_const_lv5_1A when (icmp_ln1734_fu_478_p2(0) = '1') else 
        ap_const_lv5_7;
    tmp_177_i_fu_611_p5 <= (((trunc_ln1669_5_reg_703 & ap_const_lv16_0) & laddr_V_reg_711) & reg_331);
    tmp_179_i_fu_593_p4 <= ((laddr_V_reg_711 & ap_const_lv48_0) & reg_331);
    tmp_i_nbreadreq_fu_124_p3 <= (0=>(s_axis_tx_meta_empty_n), others=>'-');
    tmp_s_fu_626_p7 <= (((((trunc_ln1669_5_reg_703 & ap_const_lv16_0) & trunc_ln1669_4_reg_696) & ap_const_lv8_0) & tmp_173_i_reg_717) & zext_ln1639_fu_607_p1);
    trunc_ln1669_4_fu_355_p4 <= s_axis_tx_meta_dout(151 downto 104);
    trunc_ln1669_5_fu_367_p4 <= s_axis_tx_meta_dout(183 downto 152);
    trunc_ln1669_fu_351_p1 <= s_axis_tx_meta_dout(32 - 1 downto 0);

    tx_appMetaFifo_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, tx_appMetaFifo_full_n, lrh_state_load_reg_674, ap_predicate_op80_write_state2, ap_predicate_op85_write_state2, ap_predicate_op97_write_state2, ap_block_pp0_stage0)
    begin
        if ((((ap_predicate_op85_write_state2 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0)) or ((ap_predicate_op80_write_state2 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_predicate_op97_write_state2 = ap_const_boolean_1)) or ((lrh_state_load_reg_674 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0)))) then 
            tx_appMetaFifo_blk_n <= tx_appMetaFifo_full_n;
        else 
            tx_appMetaFifo_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    tx_appMetaFifo_din_assign_proc : process(lrh_state_load_reg_674, ap_predicate_op80_write_state2, ap_predicate_op85_write_state2, ap_predicate_op97_write_state2, zext_ln1678_fu_564_p1, zext_ln1674_fu_588_p1, zext_ln1717_fu_639_p1, zext_ln1742_fu_669_p1, ap_condition_316)
    begin
        if ((ap_const_boolean_1 = ap_condition_316)) then
            if ((lrh_state_load_reg_674 = ap_const_lv1_1)) then 
                tx_appMetaFifo_din <= zext_ln1742_fu_669_p1;
            elsif ((ap_predicate_op97_write_state2 = ap_const_boolean_1)) then 
                tx_appMetaFifo_din <= zext_ln1717_fu_639_p1;
            elsif ((ap_predicate_op85_write_state2 = ap_const_boolean_1)) then 
                tx_appMetaFifo_din <= zext_ln1674_fu_588_p1;
            elsif ((ap_predicate_op80_write_state2 = ap_const_boolean_1)) then 
                tx_appMetaFifo_din <= zext_ln1678_fu_564_p1;
            else 
                tx_appMetaFifo_din <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            tx_appMetaFifo_din <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    tx_appMetaFifo_write_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, lrh_state_load_reg_674, ap_predicate_op80_write_state2, ap_predicate_op85_write_state2, ap_predicate_op97_write_state2, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_predicate_op85_write_state2 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_predicate_op80_write_state2 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op97_write_state2 = ap_const_boolean_1)) or ((lrh_state_load_reg_674 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            tx_appMetaFifo_write <= ap_const_logic_1;
        else 
            tx_appMetaFifo_write <= ap_const_logic_0;
        end if; 
    end process;


    tx_localMemCmdFifo_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, tx_localMemCmdFifo_full_n, ap_predicate_op94_write_state2, ap_block_pp0_stage0)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_predicate_op94_write_state2 = ap_const_boolean_1))) then 
            tx_localMemCmdFifo_blk_n <= tx_localMemCmdFifo_full_n;
        else 
            tx_localMemCmdFifo_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    tx_localMemCmdFifo_din <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_177_i_fu_611_p5),144));

    tx_localMemCmdFifo_write_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_predicate_op94_write_state2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op94_write_state2 = ap_const_boolean_1))) then 
            tx_localMemCmdFifo_write <= ap_const_logic_1;
        else 
            tx_localMemCmdFifo_write <= ap_const_logic_0;
        end if; 
    end process;


    tx_readReqAddr_push_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, tx_readReqAddr_push_full_n, ap_predicate_op89_write_state2, ap_block_pp0_stage0)
    begin
        if (((ap_predicate_op89_write_state2 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            tx_readReqAddr_push_blk_n <= tx_readReqAddr_push_full_n;
        else 
            tx_readReqAddr_push_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    tx_readReqAddr_push_din <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_179_i_fu_593_p4),128));

    tx_readReqAddr_push_write_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_predicate_op89_write_state2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_predicate_op89_write_state2 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            tx_readReqAddr_push_write <= ap_const_logic_1;
        else 
            tx_readReqAddr_push_write <= ap_const_logic_0;
        end if; 
    end process;

    writeOpcode_2_fu_419_p3 <= 
        ap_const_lv5_18 when (icmp_ln1696_fu_413_p2(0) = '1') else 
        ap_const_lv5_A;
    writeOpcode_fu_484_p3 <= 
        ap_const_lv5_1B when (icmp_ln1734_fu_478_p2(0) = '1') else 
        ap_const_lv5_8;
    zext_ln1639_fu_607_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_reg_pp0_iter1_writeOpcode_3_reg_292),32));
    zext_ln1642_fu_644_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_reg_pp0_iter1_writeOpcode_1_reg_312),32));
    zext_ln1674_fu_588_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln1674_fu_582_p2),256));
    zext_ln1678_fu_564_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln1678_fu_558_p2),256));
    zext_ln1717_fu_639_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_s_fu_626_p7),256));
    zext_ln1742_fu_669_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln1742_2_i_fu_652_p8),256));
end behav;
