// Seed: 3336270497
module module_0 (
    input tri0 id_0,
    input tri0 id_1,
    output wand id_2,
    output uwire id_3,
    input supply1 id_4,
    output tri id_5,
    input supply1 id_6,
    output supply0 id_7,
    output wor id_8
);
  id_10(
      1, 1 + {1{id_5}}, 1, 1
  );
endmodule
macromodule module_1 (
    input wand id_0,
    output uwire id_1,
    input wor id_2,
    output tri1 id_3,
    input wire id_4,
    output supply0 id_5,
    input logic id_6
);
  assign id_3 = id_2;
  assign id_3 = id_4;
  reg id_8, id_9;
  module_0(
      id_0, id_2, id_1, id_3, id_4, id_3, id_0, id_1, id_3
  );
  always id_9 <= id_6;
  assign id_5 = id_4;
  assign id_5 = id_0;
  wire id_10;
  xor (id_3, id_0, id_8, id_6, id_2, id_4, id_9);
  genvar id_11;
  wire id_12;
endmodule
