--------------------------------------------------------------------------------
Release 11.4 Trace  (lin64)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/11.1/ISE/bin/lin64/unwrapped/trce -ise ../__xps/ise/system.ise -e
200 -xml system.twx system.ncd system.pcf

Design file:              system.ncd
Physical constraint file: system.pcf
Device,package,speed:     xc5vsx95t,ff1136,-1 (PRODUCTION 1.66 2009-11-16, STEPPING level 0)
Report level:             error report, limited to 200 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

WARNING:Timing:3223 - Timing constraint TS_MC_PHY_INIT_DATA_SEL_90 = MAXDELAY 
   FROM TIMEGRP "TNM_PHY_INIT_DATA_SEL" TO        TIMEGRP "RAMS" 10 ns; ignored 
   during timing analysis.
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET "epb_cs_n_IBUF" MAXDELAY = 4 ns;

 1 net analyzed, 0 failing nets detected.
 0 timing errors detected.
 Maximum net delay is   2.954ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"chan_550_clean_adc_mkid/chan_550_clean_adc_mkid/drdy_clk" PERIOD = 3.6364      
   ns HIGH 50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET 
"chan_550_clean_adc_mkid/chan_550_clean_adc_mkid/drdy_clk" PERIOD = 3.6364      
   ns HIGH 50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   3.000ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net 
"chan_550_clean_adc_mkid/chan_550_clean_adc_mkid/dcm_clk" derived from  NET 
"chan_550_clean_adc_mkid/chan_550_clean_adc_mkid/drdy_clk" PERIOD = 3.6364      
  ns HIGH 50%;  duty cycle corrected to 3.636 nS  HIGH 1.818 nS  

 131169 paths analyzed, 85765 endpoints analyzed, 12 failing endpoints
 12 timing errors detected. (12 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.915ns.
--------------------------------------------------------------------------------
Slack:                  -1.279ns (requirement - (data path - clock path skew + uncertainty))
  Source:               chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_1 (FF)
  Destination:          chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_9 (FF)
  Requirement:          3.636ns
  Data Path Delay:      4.857ns (Levels of Logic = 2)
  Clock Path Skew:      -0.023ns (0.144 - 0.167)
  Source Clock:         adc1_clk rising at 0.000ns
  Destination Clock:    adc1_clk rising at 3.636ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_1 to chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y104.AQ     Tcko                  0.471   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(3)
                                                       chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_1
    SLICE_X15Y101.A3     net (fanout=2)        1.984   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(0)
    SLICE_X15Y101.A      Tilo                  0.094   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/conv_phase_12137bdd2d/addsub4_s_net(11)
                                                       chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce_SW0
    SLICE_X15Y99.D6      net (fanout=1)        0.429   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/N38
    SLICE_X15Y99.D       Tilo                  0.094   chan_550_clean_gpio_a1_gateway
                                                       chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce
    SLICE_X40Y106.CE     net (fanout=4)        1.559   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce
    SLICE_X40Y106.CLK    Tceck                 0.226   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(8)
                                                       chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_9
    -------------------------------------------------  ---------------------------
    Total                                      4.857ns (0.885ns logic, 3.972ns route)
                                                       (18.2% logic, 81.8% route)

--------------------------------------------------------------------------------
Slack:                  -1.261ns (requirement - (data path - clock path skew + uncertainty))
  Source:               chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_1 (FF)
  Destination:          chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_7 (FF)
  Requirement:          3.636ns
  Data Path Delay:      4.845ns (Levels of Logic = 2)
  Clock Path Skew:      -0.017ns (0.150 - 0.167)
  Source Clock:         adc1_clk rising at 0.000ns
  Destination Clock:    adc1_clk rising at 3.636ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_1 to chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y104.AQ     Tcko                  0.471   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(3)
                                                       chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_1
    SLICE_X15Y101.A3     net (fanout=2)        1.984   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(0)
    SLICE_X15Y101.A      Tilo                  0.094   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/conv_phase_12137bdd2d/addsub4_s_net(11)
                                                       chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce_SW0
    SLICE_X15Y99.D6      net (fanout=1)        0.429   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/N38
    SLICE_X15Y99.D       Tilo                  0.094   chan_550_clean_gpio_a1_gateway
                                                       chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce
    SLICE_X40Y105.CE     net (fanout=4)        1.547   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce
    SLICE_X40Y105.CLK    Tceck                 0.226   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(7)
                                                       chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_7
    -------------------------------------------------  ---------------------------
    Total                                      4.845ns (0.885ns logic, 3.960ns route)
                                                       (18.3% logic, 81.7% route)

--------------------------------------------------------------------------------
Slack:                  -1.261ns (requirement - (data path - clock path skew + uncertainty))
  Source:               chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_1 (FF)
  Destination:          chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_5 (FF)
  Requirement:          3.636ns
  Data Path Delay:      4.845ns (Levels of Logic = 2)
  Clock Path Skew:      -0.017ns (0.150 - 0.167)
  Source Clock:         adc1_clk rising at 0.000ns
  Destination Clock:    adc1_clk rising at 3.636ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_1 to chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y104.AQ     Tcko                  0.471   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(3)
                                                       chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_1
    SLICE_X15Y101.A3     net (fanout=2)        1.984   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(0)
    SLICE_X15Y101.A      Tilo                  0.094   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/conv_phase_12137bdd2d/addsub4_s_net(11)
                                                       chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce_SW0
    SLICE_X15Y99.D6      net (fanout=1)        0.429   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/N38
    SLICE_X15Y99.D       Tilo                  0.094   chan_550_clean_gpio_a1_gateway
                                                       chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce
    SLICE_X40Y105.CE     net (fanout=4)        1.547   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce
    SLICE_X40Y105.CLK    Tceck                 0.226   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(7)
                                                       chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_5
    -------------------------------------------------  ---------------------------
    Total                                      4.845ns (0.885ns logic, 3.960ns route)
                                                       (18.3% logic, 81.7% route)

--------------------------------------------------------------------------------
Slack:                  -1.261ns (requirement - (data path - clock path skew + uncertainty))
  Source:               chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_1 (FF)
  Destination:          chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_8 (FF)
  Requirement:          3.636ns
  Data Path Delay:      4.845ns (Levels of Logic = 2)
  Clock Path Skew:      -0.017ns (0.150 - 0.167)
  Source Clock:         adc1_clk rising at 0.000ns
  Destination Clock:    adc1_clk rising at 3.636ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_1 to chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y104.AQ     Tcko                  0.471   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(3)
                                                       chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_1
    SLICE_X15Y101.A3     net (fanout=2)        1.984   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(0)
    SLICE_X15Y101.A      Tilo                  0.094   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/conv_phase_12137bdd2d/addsub4_s_net(11)
                                                       chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce_SW0
    SLICE_X15Y99.D6      net (fanout=1)        0.429   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/N38
    SLICE_X15Y99.D       Tilo                  0.094   chan_550_clean_gpio_a1_gateway
                                                       chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce
    SLICE_X40Y105.CE     net (fanout=4)        1.547   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce
    SLICE_X40Y105.CLK    Tceck                 0.226   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(7)
                                                       chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_8
    -------------------------------------------------  ---------------------------
    Total                                      4.845ns (0.885ns logic, 3.960ns route)
                                                       (18.3% logic, 81.7% route)

--------------------------------------------------------------------------------
Slack:                  -1.261ns (requirement - (data path - clock path skew + uncertainty))
  Source:               chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_1 (FF)
  Destination:          chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_6 (FF)
  Requirement:          3.636ns
  Data Path Delay:      4.845ns (Levels of Logic = 2)
  Clock Path Skew:      -0.017ns (0.150 - 0.167)
  Source Clock:         adc1_clk rising at 0.000ns
  Destination Clock:    adc1_clk rising at 3.636ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_1 to chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y104.AQ     Tcko                  0.471   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(3)
                                                       chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_1
    SLICE_X15Y101.A3     net (fanout=2)        1.984   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(0)
    SLICE_X15Y101.A      Tilo                  0.094   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/conv_phase_12137bdd2d/addsub4_s_net(11)
                                                       chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce_SW0
    SLICE_X15Y99.D6      net (fanout=1)        0.429   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/N38
    SLICE_X15Y99.D       Tilo                  0.094   chan_550_clean_gpio_a1_gateway
                                                       chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce
    SLICE_X40Y105.CE     net (fanout=4)        1.547   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce
    SLICE_X40Y105.CLK    Tceck                 0.226   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(7)
                                                       chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_6
    -------------------------------------------------  ---------------------------
    Total                                      4.845ns (0.885ns logic, 3.960ns route)
                                                       (18.3% logic, 81.7% route)

--------------------------------------------------------------------------------
Slack:                  -1.248ns (requirement - (data path - clock path skew + uncertainty))
  Source:               chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_1 (FF)
  Destination:          chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_1 (FF)
  Requirement:          3.636ns
  Data Path Delay:      4.849ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         adc1_clk rising at 0.000ns
  Destination Clock:    adc1_clk rising at 3.636ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_1 to chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y104.AQ     Tcko                  0.471   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(3)
                                                       chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_1
    SLICE_X15Y101.A3     net (fanout=2)        1.984   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(0)
    SLICE_X15Y101.A      Tilo                  0.094   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/conv_phase_12137bdd2d/addsub4_s_net(11)
                                                       chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce_SW0
    SLICE_X15Y99.D6      net (fanout=1)        0.429   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/N38
    SLICE_X15Y99.D       Tilo                  0.094   chan_550_clean_gpio_a1_gateway
                                                       chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce
    SLICE_X40Y104.CE     net (fanout=4)        1.551   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce
    SLICE_X40Y104.CLK    Tceck                 0.226   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(3)
                                                       chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_1
    -------------------------------------------------  ---------------------------
    Total                                      4.849ns (0.885ns logic, 3.964ns route)
                                                       (18.3% logic, 81.7% route)

--------------------------------------------------------------------------------
Slack:                  -1.248ns (requirement - (data path - clock path skew + uncertainty))
  Source:               chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_1 (FF)
  Destination:          chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_4 (FF)
  Requirement:          3.636ns
  Data Path Delay:      4.849ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         adc1_clk rising at 0.000ns
  Destination Clock:    adc1_clk rising at 3.636ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_1 to chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y104.AQ     Tcko                  0.471   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(3)
                                                       chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_1
    SLICE_X15Y101.A3     net (fanout=2)        1.984   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(0)
    SLICE_X15Y101.A      Tilo                  0.094   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/conv_phase_12137bdd2d/addsub4_s_net(11)
                                                       chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce_SW0
    SLICE_X15Y99.D6      net (fanout=1)        0.429   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/N38
    SLICE_X15Y99.D       Tilo                  0.094   chan_550_clean_gpio_a1_gateway
                                                       chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce
    SLICE_X40Y104.CE     net (fanout=4)        1.551   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce
    SLICE_X40Y104.CLK    Tceck                 0.226   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(3)
                                                       chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_4
    -------------------------------------------------  ---------------------------
    Total                                      4.849ns (0.885ns logic, 3.964ns route)
                                                       (18.3% logic, 81.7% route)

--------------------------------------------------------------------------------
Slack:                  -1.248ns (requirement - (data path - clock path skew + uncertainty))
  Source:               chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_1 (FF)
  Destination:          chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_2 (FF)
  Requirement:          3.636ns
  Data Path Delay:      4.849ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         adc1_clk rising at 0.000ns
  Destination Clock:    adc1_clk rising at 3.636ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_1 to chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y104.AQ     Tcko                  0.471   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(3)
                                                       chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_1
    SLICE_X15Y101.A3     net (fanout=2)        1.984   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(0)
    SLICE_X15Y101.A      Tilo                  0.094   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/conv_phase_12137bdd2d/addsub4_s_net(11)
                                                       chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce_SW0
    SLICE_X15Y99.D6      net (fanout=1)        0.429   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/N38
    SLICE_X15Y99.D       Tilo                  0.094   chan_550_clean_gpio_a1_gateway
                                                       chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce
    SLICE_X40Y104.CE     net (fanout=4)        1.551   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce
    SLICE_X40Y104.CLK    Tceck                 0.226   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(3)
                                                       chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_2
    -------------------------------------------------  ---------------------------
    Total                                      4.849ns (0.885ns logic, 3.964ns route)
                                                       (18.3% logic, 81.7% route)

--------------------------------------------------------------------------------
Slack:                  -1.248ns (requirement - (data path - clock path skew + uncertainty))
  Source:               chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_1 (FF)
  Destination:          chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_3 (FF)
  Requirement:          3.636ns
  Data Path Delay:      4.849ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         adc1_clk rising at 0.000ns
  Destination Clock:    adc1_clk rising at 3.636ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_1 to chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y104.AQ     Tcko                  0.471   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(3)
                                                       chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_1
    SLICE_X15Y101.A3     net (fanout=2)        1.984   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(0)
    SLICE_X15Y101.A      Tilo                  0.094   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/conv_phase_12137bdd2d/addsub4_s_net(11)
                                                       chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce_SW0
    SLICE_X15Y99.D6      net (fanout=1)        0.429   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/N38
    SLICE_X15Y99.D       Tilo                  0.094   chan_550_clean_gpio_a1_gateway
                                                       chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce
    SLICE_X40Y104.CE     net (fanout=4)        1.551   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce
    SLICE_X40Y104.CLK    Tceck                 0.226   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(3)
                                                       chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_3
    -------------------------------------------------  ---------------------------
    Total                                      4.849ns (0.885ns logic, 3.964ns route)
                                                       (18.3% logic, 81.7% route)

--------------------------------------------------------------------------------
Slack:                  -0.940ns (requirement - (data path - clock path skew + uncertainty))
  Source:               chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_2 (FF)
  Destination:          chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_9 (FF)
  Requirement:          3.636ns
  Data Path Delay:      4.518ns (Levels of Logic = 2)
  Clock Path Skew:      -0.023ns (0.144 - 0.167)
  Source Clock:         adc1_clk rising at 0.000ns
  Destination Clock:    adc1_clk rising at 3.636ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_2 to chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y104.BQ     Tcko                  0.471   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(3)
                                                       chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_2
    SLICE_X15Y101.A5     net (fanout=2)        1.645   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(1)
    SLICE_X15Y101.A      Tilo                  0.094   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/conv_phase_12137bdd2d/addsub4_s_net(11)
                                                       chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce_SW0
    SLICE_X15Y99.D6      net (fanout=1)        0.429   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/N38
    SLICE_X15Y99.D       Tilo                  0.094   chan_550_clean_gpio_a1_gateway
                                                       chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce
    SLICE_X40Y106.CE     net (fanout=4)        1.559   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce
    SLICE_X40Y106.CLK    Tceck                 0.226   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(8)
                                                       chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_9
    -------------------------------------------------  ---------------------------
    Total                                      4.518ns (0.885ns logic, 3.633ns route)
                                                       (19.6% logic, 80.4% route)

--------------------------------------------------------------------------------
Slack:                  -0.922ns (requirement - (data path - clock path skew + uncertainty))
  Source:               chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_2 (FF)
  Destination:          chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_7 (FF)
  Requirement:          3.636ns
  Data Path Delay:      4.506ns (Levels of Logic = 2)
  Clock Path Skew:      -0.017ns (0.150 - 0.167)
  Source Clock:         adc1_clk rising at 0.000ns
  Destination Clock:    adc1_clk rising at 3.636ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_2 to chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y104.BQ     Tcko                  0.471   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(3)
                                                       chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_2
    SLICE_X15Y101.A5     net (fanout=2)        1.645   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(1)
    SLICE_X15Y101.A      Tilo                  0.094   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/conv_phase_12137bdd2d/addsub4_s_net(11)
                                                       chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce_SW0
    SLICE_X15Y99.D6      net (fanout=1)        0.429   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/N38
    SLICE_X15Y99.D       Tilo                  0.094   chan_550_clean_gpio_a1_gateway
                                                       chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce
    SLICE_X40Y105.CE     net (fanout=4)        1.547   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce
    SLICE_X40Y105.CLK    Tceck                 0.226   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(7)
                                                       chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_7
    -------------------------------------------------  ---------------------------
    Total                                      4.506ns (0.885ns logic, 3.621ns route)
                                                       (19.6% logic, 80.4% route)

--------------------------------------------------------------------------------
Slack:                  -0.922ns (requirement - (data path - clock path skew + uncertainty))
  Source:               chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_2 (FF)
  Destination:          chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_6 (FF)
  Requirement:          3.636ns
  Data Path Delay:      4.506ns (Levels of Logic = 2)
  Clock Path Skew:      -0.017ns (0.150 - 0.167)
  Source Clock:         adc1_clk rising at 0.000ns
  Destination Clock:    adc1_clk rising at 3.636ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_2 to chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y104.BQ     Tcko                  0.471   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(3)
                                                       chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_2
    SLICE_X15Y101.A5     net (fanout=2)        1.645   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(1)
    SLICE_X15Y101.A      Tilo                  0.094   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/conv_phase_12137bdd2d/addsub4_s_net(11)
                                                       chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce_SW0
    SLICE_X15Y99.D6      net (fanout=1)        0.429   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/N38
    SLICE_X15Y99.D       Tilo                  0.094   chan_550_clean_gpio_a1_gateway
                                                       chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce
    SLICE_X40Y105.CE     net (fanout=4)        1.547   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce
    SLICE_X40Y105.CLK    Tceck                 0.226   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(7)
                                                       chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_6
    -------------------------------------------------  ---------------------------
    Total                                      4.506ns (0.885ns logic, 3.621ns route)
                                                       (19.6% logic, 80.4% route)

--------------------------------------------------------------------------------
Slack:                  -0.922ns (requirement - (data path - clock path skew + uncertainty))
  Source:               chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_2 (FF)
  Destination:          chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_5 (FF)
  Requirement:          3.636ns
  Data Path Delay:      4.506ns (Levels of Logic = 2)
  Clock Path Skew:      -0.017ns (0.150 - 0.167)
  Source Clock:         adc1_clk rising at 0.000ns
  Destination Clock:    adc1_clk rising at 3.636ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_2 to chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y104.BQ     Tcko                  0.471   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(3)
                                                       chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_2
    SLICE_X15Y101.A5     net (fanout=2)        1.645   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(1)
    SLICE_X15Y101.A      Tilo                  0.094   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/conv_phase_12137bdd2d/addsub4_s_net(11)
                                                       chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce_SW0
    SLICE_X15Y99.D6      net (fanout=1)        0.429   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/N38
    SLICE_X15Y99.D       Tilo                  0.094   chan_550_clean_gpio_a1_gateway
                                                       chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce
    SLICE_X40Y105.CE     net (fanout=4)        1.547   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce
    SLICE_X40Y105.CLK    Tceck                 0.226   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(7)
                                                       chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_5
    -------------------------------------------------  ---------------------------
    Total                                      4.506ns (0.885ns logic, 3.621ns route)
                                                       (19.6% logic, 80.4% route)

--------------------------------------------------------------------------------
Slack:                  -0.922ns (requirement - (data path - clock path skew + uncertainty))
  Source:               chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_2 (FF)
  Destination:          chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_8 (FF)
  Requirement:          3.636ns
  Data Path Delay:      4.506ns (Levels of Logic = 2)
  Clock Path Skew:      -0.017ns (0.150 - 0.167)
  Source Clock:         adc1_clk rising at 0.000ns
  Destination Clock:    adc1_clk rising at 3.636ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_2 to chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y104.BQ     Tcko                  0.471   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(3)
                                                       chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_2
    SLICE_X15Y101.A5     net (fanout=2)        1.645   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(1)
    SLICE_X15Y101.A      Tilo                  0.094   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/conv_phase_12137bdd2d/addsub4_s_net(11)
                                                       chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce_SW0
    SLICE_X15Y99.D6      net (fanout=1)        0.429   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/N38
    SLICE_X15Y99.D       Tilo                  0.094   chan_550_clean_gpio_a1_gateway
                                                       chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce
    SLICE_X40Y105.CE     net (fanout=4)        1.547   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce
    SLICE_X40Y105.CLK    Tceck                 0.226   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(7)
                                                       chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_8
    -------------------------------------------------  ---------------------------
    Total                                      4.506ns (0.885ns logic, 3.621ns route)
                                                       (19.6% logic, 80.4% route)

--------------------------------------------------------------------------------
Slack:                  -0.909ns (requirement - (data path - clock path skew + uncertainty))
  Source:               chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_2 (FF)
  Destination:          chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_4 (FF)
  Requirement:          3.636ns
  Data Path Delay:      4.510ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         adc1_clk rising at 0.000ns
  Destination Clock:    adc1_clk rising at 3.636ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_2 to chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y104.BQ     Tcko                  0.471   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(3)
                                                       chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_2
    SLICE_X15Y101.A5     net (fanout=2)        1.645   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(1)
    SLICE_X15Y101.A      Tilo                  0.094   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/conv_phase_12137bdd2d/addsub4_s_net(11)
                                                       chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce_SW0
    SLICE_X15Y99.D6      net (fanout=1)        0.429   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/N38
    SLICE_X15Y99.D       Tilo                  0.094   chan_550_clean_gpio_a1_gateway
                                                       chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce
    SLICE_X40Y104.CE     net (fanout=4)        1.551   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce
    SLICE_X40Y104.CLK    Tceck                 0.226   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(3)
                                                       chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_4
    -------------------------------------------------  ---------------------------
    Total                                      4.510ns (0.885ns logic, 3.625ns route)
                                                       (19.6% logic, 80.4% route)

--------------------------------------------------------------------------------
Slack:                  -0.909ns (requirement - (data path - clock path skew + uncertainty))
  Source:               chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_2 (FF)
  Destination:          chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_3 (FF)
  Requirement:          3.636ns
  Data Path Delay:      4.510ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         adc1_clk rising at 0.000ns
  Destination Clock:    adc1_clk rising at 3.636ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_2 to chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y104.BQ     Tcko                  0.471   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(3)
                                                       chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_2
    SLICE_X15Y101.A5     net (fanout=2)        1.645   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(1)
    SLICE_X15Y101.A      Tilo                  0.094   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/conv_phase_12137bdd2d/addsub4_s_net(11)
                                                       chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce_SW0
    SLICE_X15Y99.D6      net (fanout=1)        0.429   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/N38
    SLICE_X15Y99.D       Tilo                  0.094   chan_550_clean_gpio_a1_gateway
                                                       chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce
    SLICE_X40Y104.CE     net (fanout=4)        1.551   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce
    SLICE_X40Y104.CLK    Tceck                 0.226   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(3)
                                                       chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_3
    -------------------------------------------------  ---------------------------
    Total                                      4.510ns (0.885ns logic, 3.625ns route)
                                                       (19.6% logic, 80.4% route)

--------------------------------------------------------------------------------
Slack:                  -0.909ns (requirement - (data path - clock path skew + uncertainty))
  Source:               chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_2 (FF)
  Destination:          chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_2 (FF)
  Requirement:          3.636ns
  Data Path Delay:      4.510ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         adc1_clk rising at 0.000ns
  Destination Clock:    adc1_clk rising at 3.636ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_2 to chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y104.BQ     Tcko                  0.471   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(3)
                                                       chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_2
    SLICE_X15Y101.A5     net (fanout=2)        1.645   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(1)
    SLICE_X15Y101.A      Tilo                  0.094   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/conv_phase_12137bdd2d/addsub4_s_net(11)
                                                       chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce_SW0
    SLICE_X15Y99.D6      net (fanout=1)        0.429   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/N38
    SLICE_X15Y99.D       Tilo                  0.094   chan_550_clean_gpio_a1_gateway
                                                       chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce
    SLICE_X40Y104.CE     net (fanout=4)        1.551   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce
    SLICE_X40Y104.CLK    Tceck                 0.226   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(3)
                                                       chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_2
    -------------------------------------------------  ---------------------------
    Total                                      4.510ns (0.885ns logic, 3.625ns route)
                                                       (19.6% logic, 80.4% route)

--------------------------------------------------------------------------------
Slack:                  -0.909ns (requirement - (data path - clock path skew + uncertainty))
  Source:               chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_2 (FF)
  Destination:          chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_1 (FF)
  Requirement:          3.636ns
  Data Path Delay:      4.510ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         adc1_clk rising at 0.000ns
  Destination Clock:    adc1_clk rising at 3.636ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_2 to chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y104.BQ     Tcko                  0.471   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(3)
                                                       chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_2
    SLICE_X15Y101.A5     net (fanout=2)        1.645   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(1)
    SLICE_X15Y101.A      Tilo                  0.094   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/conv_phase_12137bdd2d/addsub4_s_net(11)
                                                       chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce_SW0
    SLICE_X15Y99.D6      net (fanout=1)        0.429   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/N38
    SLICE_X15Y99.D       Tilo                  0.094   chan_550_clean_gpio_a1_gateway
                                                       chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce
    SLICE_X40Y104.CE     net (fanout=4)        1.551   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce
    SLICE_X40Y104.CLK    Tceck                 0.226   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(3)
                                                       chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_1
    -------------------------------------------------  ---------------------------
    Total                                      4.510ns (0.885ns logic, 3.625ns route)
                                                       (19.6% logic, 80.4% route)

--------------------------------------------------------------------------------
Slack:                  -0.897ns (requirement - (data path - clock path skew + uncertainty))
  Source:               chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_3 (FF)
  Destination:          chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_9 (FF)
  Requirement:          3.636ns
  Data Path Delay:      4.475ns (Levels of Logic = 2)
  Clock Path Skew:      -0.023ns (0.144 - 0.167)
  Source Clock:         adc1_clk rising at 0.000ns
  Destination Clock:    adc1_clk rising at 3.636ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_3 to chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y104.CQ     Tcko                  0.471   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(3)
                                                       chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_3
    SLICE_X15Y101.A4     net (fanout=2)        1.602   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(2)
    SLICE_X15Y101.A      Tilo                  0.094   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/conv_phase_12137bdd2d/addsub4_s_net(11)
                                                       chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce_SW0
    SLICE_X15Y99.D6      net (fanout=1)        0.429   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/N38
    SLICE_X15Y99.D       Tilo                  0.094   chan_550_clean_gpio_a1_gateway
                                                       chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce
    SLICE_X40Y106.CE     net (fanout=4)        1.559   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce
    SLICE_X40Y106.CLK    Tceck                 0.226   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(8)
                                                       chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_9
    -------------------------------------------------  ---------------------------
    Total                                      4.475ns (0.885ns logic, 3.590ns route)
                                                       (19.8% logic, 80.2% route)

--------------------------------------------------------------------------------
Slack:                  -0.879ns (requirement - (data path - clock path skew + uncertainty))
  Source:               chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_3 (FF)
  Destination:          chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_7 (FF)
  Requirement:          3.636ns
  Data Path Delay:      4.463ns (Levels of Logic = 2)
  Clock Path Skew:      -0.017ns (0.150 - 0.167)
  Source Clock:         adc1_clk rising at 0.000ns
  Destination Clock:    adc1_clk rising at 3.636ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_3 to chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y104.CQ     Tcko                  0.471   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(3)
                                                       chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_3
    SLICE_X15Y101.A4     net (fanout=2)        1.602   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(2)
    SLICE_X15Y101.A      Tilo                  0.094   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/conv_phase_12137bdd2d/addsub4_s_net(11)
                                                       chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce_SW0
    SLICE_X15Y99.D6      net (fanout=1)        0.429   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/N38
    SLICE_X15Y99.D       Tilo                  0.094   chan_550_clean_gpio_a1_gateway
                                                       chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce
    SLICE_X40Y105.CE     net (fanout=4)        1.547   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce
    SLICE_X40Y105.CLK    Tceck                 0.226   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(7)
                                                       chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_7
    -------------------------------------------------  ---------------------------
    Total                                      4.463ns (0.885ns logic, 3.578ns route)
                                                       (19.8% logic, 80.2% route)

--------------------------------------------------------------------------------
Slack:                  -0.879ns (requirement - (data path - clock path skew + uncertainty))
  Source:               chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_3 (FF)
  Destination:          chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_5 (FF)
  Requirement:          3.636ns
  Data Path Delay:      4.463ns (Levels of Logic = 2)
  Clock Path Skew:      -0.017ns (0.150 - 0.167)
  Source Clock:         adc1_clk rising at 0.000ns
  Destination Clock:    adc1_clk rising at 3.636ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_3 to chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y104.CQ     Tcko                  0.471   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(3)
                                                       chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_3
    SLICE_X15Y101.A4     net (fanout=2)        1.602   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(2)
    SLICE_X15Y101.A      Tilo                  0.094   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/conv_phase_12137bdd2d/addsub4_s_net(11)
                                                       chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce_SW0
    SLICE_X15Y99.D6      net (fanout=1)        0.429   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/N38
    SLICE_X15Y99.D       Tilo                  0.094   chan_550_clean_gpio_a1_gateway
                                                       chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce
    SLICE_X40Y105.CE     net (fanout=4)        1.547   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce
    SLICE_X40Y105.CLK    Tceck                 0.226   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(7)
                                                       chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_5
    -------------------------------------------------  ---------------------------
    Total                                      4.463ns (0.885ns logic, 3.578ns route)
                                                       (19.8% logic, 80.2% route)

--------------------------------------------------------------------------------
Slack:                  -0.879ns (requirement - (data path - clock path skew + uncertainty))
  Source:               chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_3 (FF)
  Destination:          chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_8 (FF)
  Requirement:          3.636ns
  Data Path Delay:      4.463ns (Levels of Logic = 2)
  Clock Path Skew:      -0.017ns (0.150 - 0.167)
  Source Clock:         adc1_clk rising at 0.000ns
  Destination Clock:    adc1_clk rising at 3.636ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_3 to chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y104.CQ     Tcko                  0.471   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(3)
                                                       chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_3
    SLICE_X15Y101.A4     net (fanout=2)        1.602   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(2)
    SLICE_X15Y101.A      Tilo                  0.094   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/conv_phase_12137bdd2d/addsub4_s_net(11)
                                                       chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce_SW0
    SLICE_X15Y99.D6      net (fanout=1)        0.429   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/N38
    SLICE_X15Y99.D       Tilo                  0.094   chan_550_clean_gpio_a1_gateway
                                                       chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce
    SLICE_X40Y105.CE     net (fanout=4)        1.547   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce
    SLICE_X40Y105.CLK    Tceck                 0.226   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(7)
                                                       chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_8
    -------------------------------------------------  ---------------------------
    Total                                      4.463ns (0.885ns logic, 3.578ns route)
                                                       (19.8% logic, 80.2% route)

--------------------------------------------------------------------------------
Slack:                  -0.879ns (requirement - (data path - clock path skew + uncertainty))
  Source:               chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_3 (FF)
  Destination:          chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_6 (FF)
  Requirement:          3.636ns
  Data Path Delay:      4.463ns (Levels of Logic = 2)
  Clock Path Skew:      -0.017ns (0.150 - 0.167)
  Source Clock:         adc1_clk rising at 0.000ns
  Destination Clock:    adc1_clk rising at 3.636ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_3 to chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y104.CQ     Tcko                  0.471   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(3)
                                                       chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_3
    SLICE_X15Y101.A4     net (fanout=2)        1.602   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(2)
    SLICE_X15Y101.A      Tilo                  0.094   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/conv_phase_12137bdd2d/addsub4_s_net(11)
                                                       chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce_SW0
    SLICE_X15Y99.D6      net (fanout=1)        0.429   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/N38
    SLICE_X15Y99.D       Tilo                  0.094   chan_550_clean_gpio_a1_gateway
                                                       chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce
    SLICE_X40Y105.CE     net (fanout=4)        1.547   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce
    SLICE_X40Y105.CLK    Tceck                 0.226   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(7)
                                                       chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_6
    -------------------------------------------------  ---------------------------
    Total                                      4.463ns (0.885ns logic, 3.578ns route)
                                                       (19.8% logic, 80.2% route)

--------------------------------------------------------------------------------
Slack:                  -0.866ns (requirement - (data path - clock path skew + uncertainty))
  Source:               chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_3 (FF)
  Destination:          chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_4 (FF)
  Requirement:          3.636ns
  Data Path Delay:      4.467ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         adc1_clk rising at 0.000ns
  Destination Clock:    adc1_clk rising at 3.636ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_3 to chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y104.CQ     Tcko                  0.471   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(3)
                                                       chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_3
    SLICE_X15Y101.A4     net (fanout=2)        1.602   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(2)
    SLICE_X15Y101.A      Tilo                  0.094   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/conv_phase_12137bdd2d/addsub4_s_net(11)
                                                       chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce_SW0
    SLICE_X15Y99.D6      net (fanout=1)        0.429   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/N38
    SLICE_X15Y99.D       Tilo                  0.094   chan_550_clean_gpio_a1_gateway
                                                       chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce
    SLICE_X40Y104.CE     net (fanout=4)        1.551   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce
    SLICE_X40Y104.CLK    Tceck                 0.226   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(3)
                                                       chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_4
    -------------------------------------------------  ---------------------------
    Total                                      4.467ns (0.885ns logic, 3.582ns route)
                                                       (19.8% logic, 80.2% route)

--------------------------------------------------------------------------------
Slack:                  -0.866ns (requirement - (data path - clock path skew + uncertainty))
  Source:               chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_3 (FF)
  Destination:          chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_3 (FF)
  Requirement:          3.636ns
  Data Path Delay:      4.467ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         adc1_clk rising at 0.000ns
  Destination Clock:    adc1_clk rising at 3.636ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_3 to chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y104.CQ     Tcko                  0.471   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(3)
                                                       chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_3
    SLICE_X15Y101.A4     net (fanout=2)        1.602   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(2)
    SLICE_X15Y101.A      Tilo                  0.094   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/conv_phase_12137bdd2d/addsub4_s_net(11)
                                                       chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce_SW0
    SLICE_X15Y99.D6      net (fanout=1)        0.429   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/N38
    SLICE_X15Y99.D       Tilo                  0.094   chan_550_clean_gpio_a1_gateway
                                                       chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce
    SLICE_X40Y104.CE     net (fanout=4)        1.551   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce
    SLICE_X40Y104.CLK    Tceck                 0.226   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(3)
                                                       chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_3
    -------------------------------------------------  ---------------------------
    Total                                      4.467ns (0.885ns logic, 3.582ns route)
                                                       (19.8% logic, 80.2% route)

--------------------------------------------------------------------------------
Slack:                  -0.866ns (requirement - (data path - clock path skew + uncertainty))
  Source:               chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_3 (FF)
  Destination:          chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_2 (FF)
  Requirement:          3.636ns
  Data Path Delay:      4.467ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         adc1_clk rising at 0.000ns
  Destination Clock:    adc1_clk rising at 3.636ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_3 to chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y104.CQ     Tcko                  0.471   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(3)
                                                       chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_3
    SLICE_X15Y101.A4     net (fanout=2)        1.602   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(2)
    SLICE_X15Y101.A      Tilo                  0.094   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/conv_phase_12137bdd2d/addsub4_s_net(11)
                                                       chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce_SW0
    SLICE_X15Y99.D6      net (fanout=1)        0.429   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/N38
    SLICE_X15Y99.D       Tilo                  0.094   chan_550_clean_gpio_a1_gateway
                                                       chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce
    SLICE_X40Y104.CE     net (fanout=4)        1.551   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce
    SLICE_X40Y104.CLK    Tceck                 0.226   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(3)
                                                       chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_2
    -------------------------------------------------  ---------------------------
    Total                                      4.467ns (0.885ns logic, 3.582ns route)
                                                       (19.8% logic, 80.2% route)

--------------------------------------------------------------------------------
Slack:                  -0.866ns (requirement - (data path - clock path skew + uncertainty))
  Source:               chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_3 (FF)
  Destination:          chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_1 (FF)
  Requirement:          3.636ns
  Data Path Delay:      4.467ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         adc1_clk rising at 0.000ns
  Destination Clock:    adc1_clk rising at 3.636ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_3 to chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y104.CQ     Tcko                  0.471   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(3)
                                                       chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_3
    SLICE_X15Y101.A4     net (fanout=2)        1.602   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(2)
    SLICE_X15Y101.A      Tilo                  0.094   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/conv_phase_12137bdd2d/addsub4_s_net(11)
                                                       chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce_SW0
    SLICE_X15Y99.D6      net (fanout=1)        0.429   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/N38
    SLICE_X15Y99.D       Tilo                  0.094   chan_550_clean_gpio_a1_gateway
                                                       chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce
    SLICE_X40Y104.CE     net (fanout=4)        1.551   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce
    SLICE_X40Y104.CLK    Tceck                 0.226   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(3)
                                                       chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_1
    -------------------------------------------------  ---------------------------
    Total                                      4.467ns (0.885ns logic, 3.582ns route)
                                                       (19.8% logic, 80.2% route)

--------------------------------------------------------------------------------
Slack:                  -0.825ns (requirement - (data path - clock path skew + uncertainty))
  Source:               chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_8 (FF)
  Destination:          chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_9 (FF)
  Requirement:          3.636ns
  Data Path Delay:      4.409ns (Levels of Logic = 1)
  Clock Path Skew:      -0.017ns (0.144 - 0.161)
  Source Clock:         adc1_clk rising at 0.000ns
  Destination Clock:    adc1_clk rising at 3.636ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_8 to chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y105.DQ     Tcko                  0.471   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(7)
                                                       chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_8
    SLICE_X15Y99.D1      net (fanout=2)        2.059   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(7)
    SLICE_X15Y99.D       Tilo                  0.094   chan_550_clean_gpio_a1_gateway
                                                       chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce
    SLICE_X40Y106.CE     net (fanout=4)        1.559   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce
    SLICE_X40Y106.CLK    Tceck                 0.226   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(8)
                                                       chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_9
    -------------------------------------------------  ---------------------------
    Total                                      4.409ns (0.791ns logic, 3.618ns route)
                                                       (17.9% logic, 82.1% route)

--------------------------------------------------------------------------------
Slack:                  -0.806ns (requirement - (data path - clock path skew + uncertainty))
  Source:               chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_8 (FF)
  Destination:          chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_2 (FF)
  Requirement:          3.636ns
  Data Path Delay:      4.401ns (Levels of Logic = 1)
  Clock Path Skew:      -0.006ns (0.155 - 0.161)
  Source Clock:         adc1_clk rising at 0.000ns
  Destination Clock:    adc1_clk rising at 3.636ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_8 to chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y105.DQ     Tcko                  0.471   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(7)
                                                       chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_8
    SLICE_X15Y99.D1      net (fanout=2)        2.059   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(7)
    SLICE_X15Y99.D       Tilo                  0.094   chan_550_clean_gpio_a1_gateway
                                                       chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce
    SLICE_X40Y104.CE     net (fanout=4)        1.551   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce
    SLICE_X40Y104.CLK    Tceck                 0.226   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(3)
                                                       chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_2
    -------------------------------------------------  ---------------------------
    Total                                      4.401ns (0.791ns logic, 3.610ns route)
                                                       (18.0% logic, 82.0% route)

--------------------------------------------------------------------------------
Slack:                  -0.806ns (requirement - (data path - clock path skew + uncertainty))
  Source:               chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_8 (FF)
  Destination:          chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_1 (FF)
  Requirement:          3.636ns
  Data Path Delay:      4.401ns (Levels of Logic = 1)
  Clock Path Skew:      -0.006ns (0.155 - 0.161)
  Source Clock:         adc1_clk rising at 0.000ns
  Destination Clock:    adc1_clk rising at 3.636ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_8 to chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y105.DQ     Tcko                  0.471   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(7)
                                                       chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_8
    SLICE_X15Y99.D1      net (fanout=2)        2.059   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(7)
    SLICE_X15Y99.D       Tilo                  0.094   chan_550_clean_gpio_a1_gateway
                                                       chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce
    SLICE_X40Y104.CE     net (fanout=4)        1.551   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce
    SLICE_X40Y104.CLK    Tceck                 0.226   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(3)
                                                       chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_1
    -------------------------------------------------  ---------------------------
    Total                                      4.401ns (0.791ns logic, 3.610ns route)
                                                       (18.0% logic, 82.0% route)

--------------------------------------------------------------------------------
Slack:                  -0.806ns (requirement - (data path - clock path skew + uncertainty))
  Source:               chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_8 (FF)
  Destination:          chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_3 (FF)
  Requirement:          3.636ns
  Data Path Delay:      4.401ns (Levels of Logic = 1)
  Clock Path Skew:      -0.006ns (0.155 - 0.161)
  Source Clock:         adc1_clk rising at 0.000ns
  Destination Clock:    adc1_clk rising at 3.636ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_8 to chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y105.DQ     Tcko                  0.471   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(7)
                                                       chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_8
    SLICE_X15Y99.D1      net (fanout=2)        2.059   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(7)
    SLICE_X15Y99.D       Tilo                  0.094   chan_550_clean_gpio_a1_gateway
                                                       chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce
    SLICE_X40Y104.CE     net (fanout=4)        1.551   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce
    SLICE_X40Y104.CLK    Tceck                 0.226   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(3)
                                                       chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_3
    -------------------------------------------------  ---------------------------
    Total                                      4.401ns (0.791ns logic, 3.610ns route)
                                                       (18.0% logic, 82.0% route)

--------------------------------------------------------------------------------
Slack:                  -0.806ns (requirement - (data path - clock path skew + uncertainty))
  Source:               chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_8 (FF)
  Destination:          chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_4 (FF)
  Requirement:          3.636ns
  Data Path Delay:      4.401ns (Levels of Logic = 1)
  Clock Path Skew:      -0.006ns (0.155 - 0.161)
  Source Clock:         adc1_clk rising at 0.000ns
  Destination Clock:    adc1_clk rising at 3.636ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_8 to chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y105.DQ     Tcko                  0.471   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(7)
                                                       chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_8
    SLICE_X15Y99.D1      net (fanout=2)        2.059   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(7)
    SLICE_X15Y99.D       Tilo                  0.094   chan_550_clean_gpio_a1_gateway
                                                       chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce
    SLICE_X40Y104.CE     net (fanout=4)        1.551   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce
    SLICE_X40Y104.CLK    Tceck                 0.226   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(3)
                                                       chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_4
    -------------------------------------------------  ---------------------------
    Total                                      4.401ns (0.791ns logic, 3.610ns route)
                                                       (18.0% logic, 82.0% route)

--------------------------------------------------------------------------------
Slack:                  -0.796ns (requirement - (data path - clock path skew + uncertainty))
  Source:               chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_8 (FF)
  Destination:          chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_6 (FF)
  Requirement:          3.636ns
  Data Path Delay:      4.397ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         adc1_clk rising at 0.000ns
  Destination Clock:    adc1_clk rising at 3.636ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_8 to chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y105.DQ     Tcko                  0.471   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(7)
                                                       chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_8
    SLICE_X15Y99.D1      net (fanout=2)        2.059   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(7)
    SLICE_X15Y99.D       Tilo                  0.094   chan_550_clean_gpio_a1_gateway
                                                       chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce
    SLICE_X40Y105.CE     net (fanout=4)        1.547   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce
    SLICE_X40Y105.CLK    Tceck                 0.226   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(7)
                                                       chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_6
    -------------------------------------------------  ---------------------------
    Total                                      4.397ns (0.791ns logic, 3.606ns route)
                                                       (18.0% logic, 82.0% route)

--------------------------------------------------------------------------------
Slack:                  -0.796ns (requirement - (data path - clock path skew + uncertainty))
  Source:               chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_8 (FF)
  Destination:          chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_8 (FF)
  Requirement:          3.636ns
  Data Path Delay:      4.397ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         adc1_clk rising at 0.000ns
  Destination Clock:    adc1_clk rising at 3.636ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_8 to chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y105.DQ     Tcko                  0.471   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(7)
                                                       chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_8
    SLICE_X15Y99.D1      net (fanout=2)        2.059   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(7)
    SLICE_X15Y99.D       Tilo                  0.094   chan_550_clean_gpio_a1_gateway
                                                       chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce
    SLICE_X40Y105.CE     net (fanout=4)        1.547   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce
    SLICE_X40Y105.CLK    Tceck                 0.226   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(7)
                                                       chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_8
    -------------------------------------------------  ---------------------------
    Total                                      4.397ns (0.791ns logic, 3.606ns route)
                                                       (18.0% logic, 82.0% route)

--------------------------------------------------------------------------------
Slack:                  -0.796ns (requirement - (data path - clock path skew + uncertainty))
  Source:               chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_8 (FF)
  Destination:          chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_5 (FF)
  Requirement:          3.636ns
  Data Path Delay:      4.397ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         adc1_clk rising at 0.000ns
  Destination Clock:    adc1_clk rising at 3.636ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_8 to chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y105.DQ     Tcko                  0.471   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(7)
                                                       chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_8
    SLICE_X15Y99.D1      net (fanout=2)        2.059   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(7)
    SLICE_X15Y99.D       Tilo                  0.094   chan_550_clean_gpio_a1_gateway
                                                       chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce
    SLICE_X40Y105.CE     net (fanout=4)        1.547   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce
    SLICE_X40Y105.CLK    Tceck                 0.226   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(7)
                                                       chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_5
    -------------------------------------------------  ---------------------------
    Total                                      4.397ns (0.791ns logic, 3.606ns route)
                                                       (18.0% logic, 82.0% route)

--------------------------------------------------------------------------------
Slack:                  -0.796ns (requirement - (data path - clock path skew + uncertainty))
  Source:               chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_8 (FF)
  Destination:          chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_7 (FF)
  Requirement:          3.636ns
  Data Path Delay:      4.397ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         adc1_clk rising at 0.000ns
  Destination Clock:    adc1_clk rising at 3.636ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_8 to chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y105.DQ     Tcko                  0.471   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(7)
                                                       chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_8
    SLICE_X15Y99.D1      net (fanout=2)        2.059   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(7)
    SLICE_X15Y99.D       Tilo                  0.094   chan_550_clean_gpio_a1_gateway
                                                       chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce
    SLICE_X40Y105.CE     net (fanout=4)        1.547   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce
    SLICE_X40Y105.CLK    Tceck                 0.226   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(7)
                                                       chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_7
    -------------------------------------------------  ---------------------------
    Total                                      4.397ns (0.791ns logic, 3.606ns route)
                                                       (18.0% logic, 82.0% route)

--------------------------------------------------------------------------------
Slack:                  -0.758ns (requirement - (data path - clock path skew + uncertainty))
  Source:               chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_5 (FF)
  Destination:          chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_9 (FF)
  Requirement:          3.636ns
  Data Path Delay:      4.342ns (Levels of Logic = 1)
  Clock Path Skew:      -0.017ns (0.144 - 0.161)
  Source Clock:         adc1_clk rising at 0.000ns
  Destination Clock:    adc1_clk rising at 3.636ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_5 to chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y105.AQ     Tcko                  0.471   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(7)
                                                       chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_5
    SLICE_X15Y99.D2      net (fanout=2)        1.992   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(4)
    SLICE_X15Y99.D       Tilo                  0.094   chan_550_clean_gpio_a1_gateway
                                                       chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce
    SLICE_X40Y106.CE     net (fanout=4)        1.559   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce
    SLICE_X40Y106.CLK    Tceck                 0.226   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(8)
                                                       chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_9
    -------------------------------------------------  ---------------------------
    Total                                      4.342ns (0.791ns logic, 3.551ns route)
                                                       (18.2% logic, 81.8% route)

--------------------------------------------------------------------------------
Slack:                  -0.739ns (requirement - (data path - clock path skew + uncertainty))
  Source:               chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_5 (FF)
  Destination:          chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_3 (FF)
  Requirement:          3.636ns
  Data Path Delay:      4.334ns (Levels of Logic = 1)
  Clock Path Skew:      -0.006ns (0.155 - 0.161)
  Source Clock:         adc1_clk rising at 0.000ns
  Destination Clock:    adc1_clk rising at 3.636ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_5 to chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y105.AQ     Tcko                  0.471   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(7)
                                                       chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_5
    SLICE_X15Y99.D2      net (fanout=2)        1.992   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(4)
    SLICE_X15Y99.D       Tilo                  0.094   chan_550_clean_gpio_a1_gateway
                                                       chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce
    SLICE_X40Y104.CE     net (fanout=4)        1.551   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce
    SLICE_X40Y104.CLK    Tceck                 0.226   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(3)
                                                       chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_3
    -------------------------------------------------  ---------------------------
    Total                                      4.334ns (0.791ns logic, 3.543ns route)
                                                       (18.3% logic, 81.7% route)

--------------------------------------------------------------------------------
Slack:                  -0.739ns (requirement - (data path - clock path skew + uncertainty))
  Source:               chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_5 (FF)
  Destination:          chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_1 (FF)
  Requirement:          3.636ns
  Data Path Delay:      4.334ns (Levels of Logic = 1)
  Clock Path Skew:      -0.006ns (0.155 - 0.161)
  Source Clock:         adc1_clk rising at 0.000ns
  Destination Clock:    adc1_clk rising at 3.636ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_5 to chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y105.AQ     Tcko                  0.471   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(7)
                                                       chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_5
    SLICE_X15Y99.D2      net (fanout=2)        1.992   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(4)
    SLICE_X15Y99.D       Tilo                  0.094   chan_550_clean_gpio_a1_gateway
                                                       chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce
    SLICE_X40Y104.CE     net (fanout=4)        1.551   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce
    SLICE_X40Y104.CLK    Tceck                 0.226   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(3)
                                                       chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_1
    -------------------------------------------------  ---------------------------
    Total                                      4.334ns (0.791ns logic, 3.543ns route)
                                                       (18.3% logic, 81.7% route)

--------------------------------------------------------------------------------
Slack:                  -0.739ns (requirement - (data path - clock path skew + uncertainty))
  Source:               chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_5 (FF)
  Destination:          chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_4 (FF)
  Requirement:          3.636ns
  Data Path Delay:      4.334ns (Levels of Logic = 1)
  Clock Path Skew:      -0.006ns (0.155 - 0.161)
  Source Clock:         adc1_clk rising at 0.000ns
  Destination Clock:    adc1_clk rising at 3.636ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_5 to chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y105.AQ     Tcko                  0.471   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(7)
                                                       chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_5
    SLICE_X15Y99.D2      net (fanout=2)        1.992   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(4)
    SLICE_X15Y99.D       Tilo                  0.094   chan_550_clean_gpio_a1_gateway
                                                       chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce
    SLICE_X40Y104.CE     net (fanout=4)        1.551   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce
    SLICE_X40Y104.CLK    Tceck                 0.226   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(3)
                                                       chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_4
    -------------------------------------------------  ---------------------------
    Total                                      4.334ns (0.791ns logic, 3.543ns route)
                                                       (18.3% logic, 81.7% route)

--------------------------------------------------------------------------------
Slack:                  -0.739ns (requirement - (data path - clock path skew + uncertainty))
  Source:               chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_5 (FF)
  Destination:          chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_2 (FF)
  Requirement:          3.636ns
  Data Path Delay:      4.334ns (Levels of Logic = 1)
  Clock Path Skew:      -0.006ns (0.155 - 0.161)
  Source Clock:         adc1_clk rising at 0.000ns
  Destination Clock:    adc1_clk rising at 3.636ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_5 to chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y105.AQ     Tcko                  0.471   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(7)
                                                       chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_5
    SLICE_X15Y99.D2      net (fanout=2)        1.992   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(4)
    SLICE_X15Y99.D       Tilo                  0.094   chan_550_clean_gpio_a1_gateway
                                                       chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce
    SLICE_X40Y104.CE     net (fanout=4)        1.551   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce
    SLICE_X40Y104.CLK    Tceck                 0.226   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(3)
                                                       chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_2
    -------------------------------------------------  ---------------------------
    Total                                      4.334ns (0.791ns logic, 3.543ns route)
                                                       (18.3% logic, 81.7% route)

--------------------------------------------------------------------------------
Slack:                  -0.729ns (requirement - (data path - clock path skew + uncertainty))
  Source:               chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_5 (FF)
  Destination:          chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_6 (FF)
  Requirement:          3.636ns
  Data Path Delay:      4.330ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         adc1_clk rising at 0.000ns
  Destination Clock:    adc1_clk rising at 3.636ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_5 to chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y105.AQ     Tcko                  0.471   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(7)
                                                       chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_5
    SLICE_X15Y99.D2      net (fanout=2)        1.992   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(4)
    SLICE_X15Y99.D       Tilo                  0.094   chan_550_clean_gpio_a1_gateway
                                                       chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce
    SLICE_X40Y105.CE     net (fanout=4)        1.547   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce
    SLICE_X40Y105.CLK    Tceck                 0.226   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(7)
                                                       chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_6
    -------------------------------------------------  ---------------------------
    Total                                      4.330ns (0.791ns logic, 3.539ns route)
                                                       (18.3% logic, 81.7% route)

--------------------------------------------------------------------------------
Slack:                  -0.729ns (requirement - (data path - clock path skew + uncertainty))
  Source:               chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_5 (FF)
  Destination:          chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_5 (FF)
  Requirement:          3.636ns
  Data Path Delay:      4.330ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         adc1_clk rising at 0.000ns
  Destination Clock:    adc1_clk rising at 3.636ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_5 to chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y105.AQ     Tcko                  0.471   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(7)
                                                       chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_5
    SLICE_X15Y99.D2      net (fanout=2)        1.992   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(4)
    SLICE_X15Y99.D       Tilo                  0.094   chan_550_clean_gpio_a1_gateway
                                                       chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce
    SLICE_X40Y105.CE     net (fanout=4)        1.547   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce
    SLICE_X40Y105.CLK    Tceck                 0.226   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(7)
                                                       chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_5
    -------------------------------------------------  ---------------------------
    Total                                      4.330ns (0.791ns logic, 3.539ns route)
                                                       (18.3% logic, 81.7% route)

--------------------------------------------------------------------------------
Slack:                  -0.729ns (requirement - (data path - clock path skew + uncertainty))
  Source:               chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_5 (FF)
  Destination:          chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_7 (FF)
  Requirement:          3.636ns
  Data Path Delay:      4.330ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         adc1_clk rising at 0.000ns
  Destination Clock:    adc1_clk rising at 3.636ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_5 to chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y105.AQ     Tcko                  0.471   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(7)
                                                       chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_5
    SLICE_X15Y99.D2      net (fanout=2)        1.992   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(4)
    SLICE_X15Y99.D       Tilo                  0.094   chan_550_clean_gpio_a1_gateway
                                                       chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce
    SLICE_X40Y105.CE     net (fanout=4)        1.547   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce
    SLICE_X40Y105.CLK    Tceck                 0.226   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(7)
                                                       chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_7
    -------------------------------------------------  ---------------------------
    Total                                      4.330ns (0.791ns logic, 3.539ns route)
                                                       (18.3% logic, 81.7% route)

--------------------------------------------------------------------------------
Slack:                  -0.729ns (requirement - (data path - clock path skew + uncertainty))
  Source:               chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_5 (FF)
  Destination:          chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_8 (FF)
  Requirement:          3.636ns
  Data Path Delay:      4.330ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         adc1_clk rising at 0.000ns
  Destination Clock:    adc1_clk rising at 3.636ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_5 to chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y105.AQ     Tcko                  0.471   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(7)
                                                       chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_5
    SLICE_X15Y99.D2      net (fanout=2)        1.992   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(4)
    SLICE_X15Y99.D       Tilo                  0.094   chan_550_clean_gpio_a1_gateway
                                                       chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce
    SLICE_X40Y105.CE     net (fanout=4)        1.547   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce
    SLICE_X40Y105.CLK    Tceck                 0.226   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(7)
                                                       chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_8
    -------------------------------------------------  ---------------------------
    Total                                      4.330ns (0.791ns logic, 3.539ns route)
                                                       (18.3% logic, 81.7% route)

--------------------------------------------------------------------------------
Slack:                  -0.690ns (requirement - (data path - clock path skew + uncertainty))
  Source:               chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_4 (FF)
  Destination:          chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_9 (FF)
  Requirement:          3.636ns
  Data Path Delay:      4.268ns (Levels of Logic = 2)
  Clock Path Skew:      -0.023ns (0.144 - 0.167)
  Source Clock:         adc1_clk rising at 0.000ns
  Destination Clock:    adc1_clk rising at 3.636ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_4 to chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y104.DQ     Tcko                  0.471   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(3)
                                                       chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_4
    SLICE_X15Y101.A6     net (fanout=2)        1.395   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(3)
    SLICE_X15Y101.A      Tilo                  0.094   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/conv_phase_12137bdd2d/addsub4_s_net(11)
                                                       chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce_SW0
    SLICE_X15Y99.D6      net (fanout=1)        0.429   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/N38
    SLICE_X15Y99.D       Tilo                  0.094   chan_550_clean_gpio_a1_gateway
                                                       chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce
    SLICE_X40Y106.CE     net (fanout=4)        1.559   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce
    SLICE_X40Y106.CLK    Tceck                 0.226   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(8)
                                                       chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_9
    -------------------------------------------------  ---------------------------
    Total                                      4.268ns (0.885ns logic, 3.383ns route)
                                                       (20.7% logic, 79.3% route)

--------------------------------------------------------------------------------
Slack:                  -0.672ns (requirement - (data path - clock path skew + uncertainty))
  Source:               chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_4 (FF)
  Destination:          chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_7 (FF)
  Requirement:          3.636ns
  Data Path Delay:      4.256ns (Levels of Logic = 2)
  Clock Path Skew:      -0.017ns (0.150 - 0.167)
  Source Clock:         adc1_clk rising at 0.000ns
  Destination Clock:    adc1_clk rising at 3.636ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_4 to chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y104.DQ     Tcko                  0.471   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(3)
                                                       chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_4
    SLICE_X15Y101.A6     net (fanout=2)        1.395   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(3)
    SLICE_X15Y101.A      Tilo                  0.094   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/conv_phase_12137bdd2d/addsub4_s_net(11)
                                                       chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce_SW0
    SLICE_X15Y99.D6      net (fanout=1)        0.429   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/N38
    SLICE_X15Y99.D       Tilo                  0.094   chan_550_clean_gpio_a1_gateway
                                                       chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce
    SLICE_X40Y105.CE     net (fanout=4)        1.547   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce
    SLICE_X40Y105.CLK    Tceck                 0.226   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(7)
                                                       chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_7
    -------------------------------------------------  ---------------------------
    Total                                      4.256ns (0.885ns logic, 3.371ns route)
                                                       (20.8% logic, 79.2% route)

--------------------------------------------------------------------------------
Slack:                  -0.672ns (requirement - (data path - clock path skew + uncertainty))
  Source:               chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_4 (FF)
  Destination:          chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_6 (FF)
  Requirement:          3.636ns
  Data Path Delay:      4.256ns (Levels of Logic = 2)
  Clock Path Skew:      -0.017ns (0.150 - 0.167)
  Source Clock:         adc1_clk rising at 0.000ns
  Destination Clock:    adc1_clk rising at 3.636ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_4 to chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y104.DQ     Tcko                  0.471   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(3)
                                                       chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_4
    SLICE_X15Y101.A6     net (fanout=2)        1.395   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(3)
    SLICE_X15Y101.A      Tilo                  0.094   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/conv_phase_12137bdd2d/addsub4_s_net(11)
                                                       chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce_SW0
    SLICE_X15Y99.D6      net (fanout=1)        0.429   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/N38
    SLICE_X15Y99.D       Tilo                  0.094   chan_550_clean_gpio_a1_gateway
                                                       chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce
    SLICE_X40Y105.CE     net (fanout=4)        1.547   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce
    SLICE_X40Y105.CLK    Tceck                 0.226   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(7)
                                                       chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_6
    -------------------------------------------------  ---------------------------
    Total                                      4.256ns (0.885ns logic, 3.371ns route)
                                                       (20.8% logic, 79.2% route)

--------------------------------------------------------------------------------
Slack:                  -0.672ns (requirement - (data path - clock path skew + uncertainty))
  Source:               chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_4 (FF)
  Destination:          chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_8 (FF)
  Requirement:          3.636ns
  Data Path Delay:      4.256ns (Levels of Logic = 2)
  Clock Path Skew:      -0.017ns (0.150 - 0.167)
  Source Clock:         adc1_clk rising at 0.000ns
  Destination Clock:    adc1_clk rising at 3.636ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_4 to chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y104.DQ     Tcko                  0.471   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(3)
                                                       chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_4
    SLICE_X15Y101.A6     net (fanout=2)        1.395   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(3)
    SLICE_X15Y101.A      Tilo                  0.094   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/conv_phase_12137bdd2d/addsub4_s_net(11)
                                                       chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce_SW0
    SLICE_X15Y99.D6      net (fanout=1)        0.429   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/N38
    SLICE_X15Y99.D       Tilo                  0.094   chan_550_clean_gpio_a1_gateway
                                                       chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce
    SLICE_X40Y105.CE     net (fanout=4)        1.547   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce
    SLICE_X40Y105.CLK    Tceck                 0.226   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(7)
                                                       chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_8
    -------------------------------------------------  ---------------------------
    Total                                      4.256ns (0.885ns logic, 3.371ns route)
                                                       (20.8% logic, 79.2% route)

--------------------------------------------------------------------------------
Slack:                  -0.672ns (requirement - (data path - clock path skew + uncertainty))
  Source:               chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_4 (FF)
  Destination:          chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_5 (FF)
  Requirement:          3.636ns
  Data Path Delay:      4.256ns (Levels of Logic = 2)
  Clock Path Skew:      -0.017ns (0.150 - 0.167)
  Source Clock:         adc1_clk rising at 0.000ns
  Destination Clock:    adc1_clk rising at 3.636ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_4 to chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y104.DQ     Tcko                  0.471   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(3)
                                                       chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_4
    SLICE_X15Y101.A6     net (fanout=2)        1.395   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(3)
    SLICE_X15Y101.A      Tilo                  0.094   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/conv_phase_12137bdd2d/addsub4_s_net(11)
                                                       chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce_SW0
    SLICE_X15Y99.D6      net (fanout=1)        0.429   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/N38
    SLICE_X15Y99.D       Tilo                  0.094   chan_550_clean_gpio_a1_gateway
                                                       chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce
    SLICE_X40Y105.CE     net (fanout=4)        1.547   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce
    SLICE_X40Y105.CLK    Tceck                 0.226   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(7)
                                                       chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_5
    -------------------------------------------------  ---------------------------
    Total                                      4.256ns (0.885ns logic, 3.371ns route)
                                                       (20.8% logic, 79.2% route)

--------------------------------------------------------------------------------
Slack:                  -0.659ns (requirement - (data path - clock path skew + uncertainty))
  Source:               chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_4 (FF)
  Destination:          chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_1 (FF)
  Requirement:          3.636ns
  Data Path Delay:      4.260ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         adc1_clk rising at 0.000ns
  Destination Clock:    adc1_clk rising at 3.636ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_4 to chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y104.DQ     Tcko                  0.471   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(3)
                                                       chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_4
    SLICE_X15Y101.A6     net (fanout=2)        1.395   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(3)
    SLICE_X15Y101.A      Tilo                  0.094   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/conv_phase_12137bdd2d/addsub4_s_net(11)
                                                       chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce_SW0
    SLICE_X15Y99.D6      net (fanout=1)        0.429   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/N38
    SLICE_X15Y99.D       Tilo                  0.094   chan_550_clean_gpio_a1_gateway
                                                       chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce
    SLICE_X40Y104.CE     net (fanout=4)        1.551   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce
    SLICE_X40Y104.CLK    Tceck                 0.226   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(3)
                                                       chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_1
    -------------------------------------------------  ---------------------------
    Total                                      4.260ns (0.885ns logic, 3.375ns route)
                                                       (20.8% logic, 79.2% route)

--------------------------------------------------------------------------------
Slack:                  -0.659ns (requirement - (data path - clock path skew + uncertainty))
  Source:               chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_4 (FF)
  Destination:          chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_4 (FF)
  Requirement:          3.636ns
  Data Path Delay:      4.260ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         adc1_clk rising at 0.000ns
  Destination Clock:    adc1_clk rising at 3.636ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_4 to chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y104.DQ     Tcko                  0.471   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(3)
                                                       chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_4
    SLICE_X15Y101.A6     net (fanout=2)        1.395   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(3)
    SLICE_X15Y101.A      Tilo                  0.094   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/conv_phase_12137bdd2d/addsub4_s_net(11)
                                                       chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce_SW0
    SLICE_X15Y99.D6      net (fanout=1)        0.429   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/N38
    SLICE_X15Y99.D       Tilo                  0.094   chan_550_clean_gpio_a1_gateway
                                                       chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce
    SLICE_X40Y104.CE     net (fanout=4)        1.551   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce
    SLICE_X40Y104.CLK    Tceck                 0.226   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(3)
                                                       chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_4
    -------------------------------------------------  ---------------------------
    Total                                      4.260ns (0.885ns logic, 3.375ns route)
                                                       (20.8% logic, 79.2% route)

--------------------------------------------------------------------------------
Slack:                  -0.659ns (requirement - (data path - clock path skew + uncertainty))
  Source:               chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_4 (FF)
  Destination:          chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_2 (FF)
  Requirement:          3.636ns
  Data Path Delay:      4.260ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         adc1_clk rising at 0.000ns
  Destination Clock:    adc1_clk rising at 3.636ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_4 to chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y104.DQ     Tcko                  0.471   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(3)
                                                       chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_4
    SLICE_X15Y101.A6     net (fanout=2)        1.395   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(3)
    SLICE_X15Y101.A      Tilo                  0.094   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/conv_phase_12137bdd2d/addsub4_s_net(11)
                                                       chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce_SW0
    SLICE_X15Y99.D6      net (fanout=1)        0.429   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/N38
    SLICE_X15Y99.D       Tilo                  0.094   chan_550_clean_gpio_a1_gateway
                                                       chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce
    SLICE_X40Y104.CE     net (fanout=4)        1.551   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce
    SLICE_X40Y104.CLK    Tceck                 0.226   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(3)
                                                       chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_2
    -------------------------------------------------  ---------------------------
    Total                                      4.260ns (0.885ns logic, 3.375ns route)
                                                       (20.8% logic, 79.2% route)

--------------------------------------------------------------------------------
Slack:                  -0.659ns (requirement - (data path - clock path skew + uncertainty))
  Source:               chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_4 (FF)
  Destination:          chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_3 (FF)
  Requirement:          3.636ns
  Data Path Delay:      4.260ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         adc1_clk rising at 0.000ns
  Destination Clock:    adc1_clk rising at 3.636ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_4 to chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y104.DQ     Tcko                  0.471   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(3)
                                                       chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_4
    SLICE_X15Y101.A6     net (fanout=2)        1.395   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(3)
    SLICE_X15Y101.A      Tilo                  0.094   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/conv_phase_12137bdd2d/addsub4_s_net(11)
                                                       chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce_SW0
    SLICE_X15Y99.D6      net (fanout=1)        0.429   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/N38
    SLICE_X15Y99.D       Tilo                  0.094   chan_550_clean_gpio_a1_gateway
                                                       chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce
    SLICE_X40Y104.CE     net (fanout=4)        1.551   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce
    SLICE_X40Y104.CLK    Tceck                 0.226   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(3)
                                                       chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_3
    -------------------------------------------------  ---------------------------
    Total                                      4.260ns (0.885ns logic, 3.375ns route)
                                                       (20.8% logic, 79.2% route)

--------------------------------------------------------------------------------
Slack:                  -0.643ns (requirement - (data path - clock path skew + uncertainty))
  Source:               chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_9 (FF)
  Destination:          chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_9 (FF)
  Requirement:          3.636ns
  Data Path Delay:      4.244ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         adc1_clk rising at 0.000ns
  Destination Clock:    adc1_clk rising at 3.636ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_9 to chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y106.AQ     Tcko                  0.471   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(8)
                                                       chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_9
    SLICE_X15Y99.D3      net (fanout=2)        1.894   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(8)
    SLICE_X15Y99.D       Tilo                  0.094   chan_550_clean_gpio_a1_gateway
                                                       chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce
    SLICE_X40Y106.CE     net (fanout=4)        1.559   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce
    SLICE_X40Y106.CLK    Tceck                 0.226   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(8)
                                                       chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_9
    -------------------------------------------------  ---------------------------
    Total                                      4.244ns (0.791ns logic, 3.453ns route)
                                                       (18.6% logic, 81.4% route)

--------------------------------------------------------------------------------
Slack:                  -0.635ns (requirement - (data path - clock path skew + uncertainty))
  Source:               chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_9 (FF)
  Destination:          chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_8 (FF)
  Requirement:          3.636ns
  Data Path Delay:      4.232ns (Levels of Logic = 1)
  Clock Path Skew:      -0.004ns (0.150 - 0.154)
  Source Clock:         adc1_clk rising at 0.000ns
  Destination Clock:    adc1_clk rising at 3.636ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_9 to chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y106.AQ     Tcko                  0.471   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(8)
                                                       chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_9
    SLICE_X15Y99.D3      net (fanout=2)        1.894   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(8)
    SLICE_X15Y99.D       Tilo                  0.094   chan_550_clean_gpio_a1_gateway
                                                       chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce
    SLICE_X40Y105.CE     net (fanout=4)        1.547   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce
    SLICE_X40Y105.CLK    Tceck                 0.226   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(7)
                                                       chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_8
    -------------------------------------------------  ---------------------------
    Total                                      4.232ns (0.791ns logic, 3.441ns route)
                                                       (18.7% logic, 81.3% route)

--------------------------------------------------------------------------------
Slack:                  -0.635ns (requirement - (data path - clock path skew + uncertainty))
  Source:               chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_9 (FF)
  Destination:          chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_7 (FF)
  Requirement:          3.636ns
  Data Path Delay:      4.232ns (Levels of Logic = 1)
  Clock Path Skew:      -0.004ns (0.150 - 0.154)
  Source Clock:         adc1_clk rising at 0.000ns
  Destination Clock:    adc1_clk rising at 3.636ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_9 to chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y106.AQ     Tcko                  0.471   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(8)
                                                       chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_9
    SLICE_X15Y99.D3      net (fanout=2)        1.894   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(8)
    SLICE_X15Y99.D       Tilo                  0.094   chan_550_clean_gpio_a1_gateway
                                                       chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce
    SLICE_X40Y105.CE     net (fanout=4)        1.547   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce
    SLICE_X40Y105.CLK    Tceck                 0.226   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(7)
                                                       chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_7
    -------------------------------------------------  ---------------------------
    Total                                      4.232ns (0.791ns logic, 3.441ns route)
                                                       (18.7% logic, 81.3% route)

--------------------------------------------------------------------------------
Slack:                  -0.635ns (requirement - (data path - clock path skew + uncertainty))
  Source:               chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_9 (FF)
  Destination:          chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_6 (FF)
  Requirement:          3.636ns
  Data Path Delay:      4.232ns (Levels of Logic = 1)
  Clock Path Skew:      -0.004ns (0.150 - 0.154)
  Source Clock:         adc1_clk rising at 0.000ns
  Destination Clock:    adc1_clk rising at 3.636ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_9 to chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y106.AQ     Tcko                  0.471   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(8)
                                                       chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_9
    SLICE_X15Y99.D3      net (fanout=2)        1.894   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(8)
    SLICE_X15Y99.D       Tilo                  0.094   chan_550_clean_gpio_a1_gateway
                                                       chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce
    SLICE_X40Y105.CE     net (fanout=4)        1.547   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce
    SLICE_X40Y105.CLK    Tceck                 0.226   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(7)
                                                       chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_6
    -------------------------------------------------  ---------------------------
    Total                                      4.232ns (0.791ns logic, 3.441ns route)
                                                       (18.7% logic, 81.3% route)

--------------------------------------------------------------------------------
Slack:                  -0.635ns (requirement - (data path - clock path skew + uncertainty))
  Source:               chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_9 (FF)
  Destination:          chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_5 (FF)
  Requirement:          3.636ns
  Data Path Delay:      4.232ns (Levels of Logic = 1)
  Clock Path Skew:      -0.004ns (0.150 - 0.154)
  Source Clock:         adc1_clk rising at 0.000ns
  Destination Clock:    adc1_clk rising at 3.636ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_9 to chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y106.AQ     Tcko                  0.471   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(8)
                                                       chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_9
    SLICE_X15Y99.D3      net (fanout=2)        1.894   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(8)
    SLICE_X15Y99.D       Tilo                  0.094   chan_550_clean_gpio_a1_gateway
                                                       chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce
    SLICE_X40Y105.CE     net (fanout=4)        1.547   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce
    SLICE_X40Y105.CLK    Tceck                 0.226   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(7)
                                                       chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_5
    -------------------------------------------------  ---------------------------
    Total                                      4.232ns (0.791ns logic, 3.441ns route)
                                                       (18.7% logic, 81.3% route)

--------------------------------------------------------------------------------
Slack:                  -0.634ns (requirement - (data path - clock path skew + uncertainty))
  Source:               chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_9 (FF)
  Destination:          chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_2 (FF)
  Requirement:          3.636ns
  Data Path Delay:      4.236ns (Levels of Logic = 1)
  Clock Path Skew:      0.001ns (0.155 - 0.154)
  Source Clock:         adc1_clk rising at 0.000ns
  Destination Clock:    adc1_clk rising at 3.636ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_9 to chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y106.AQ     Tcko                  0.471   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(8)
                                                       chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_9
    SLICE_X15Y99.D3      net (fanout=2)        1.894   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(8)
    SLICE_X15Y99.D       Tilo                  0.094   chan_550_clean_gpio_a1_gateway
                                                       chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce
    SLICE_X40Y104.CE     net (fanout=4)        1.551   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce
    SLICE_X40Y104.CLK    Tceck                 0.226   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(3)
                                                       chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_2
    -------------------------------------------------  ---------------------------
    Total                                      4.236ns (0.791ns logic, 3.445ns route)
                                                       (18.7% logic, 81.3% route)

--------------------------------------------------------------------------------
Slack:                  -0.634ns (requirement - (data path - clock path skew + uncertainty))
  Source:               chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_9 (FF)
  Destination:          chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_1 (FF)
  Requirement:          3.636ns
  Data Path Delay:      4.236ns (Levels of Logic = 1)
  Clock Path Skew:      0.001ns (0.155 - 0.154)
  Source Clock:         adc1_clk rising at 0.000ns
  Destination Clock:    adc1_clk rising at 3.636ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_9 to chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y106.AQ     Tcko                  0.471   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(8)
                                                       chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_9
    SLICE_X15Y99.D3      net (fanout=2)        1.894   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(8)
    SLICE_X15Y99.D       Tilo                  0.094   chan_550_clean_gpio_a1_gateway
                                                       chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce
    SLICE_X40Y104.CE     net (fanout=4)        1.551   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce
    SLICE_X40Y104.CLK    Tceck                 0.226   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(3)
                                                       chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_1
    -------------------------------------------------  ---------------------------
    Total                                      4.236ns (0.791ns logic, 3.445ns route)
                                                       (18.7% logic, 81.3% route)

--------------------------------------------------------------------------------
Slack:                  -0.634ns (requirement - (data path - clock path skew + uncertainty))
  Source:               chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_9 (FF)
  Destination:          chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_3 (FF)
  Requirement:          3.636ns
  Data Path Delay:      4.236ns (Levels of Logic = 1)
  Clock Path Skew:      0.001ns (0.155 - 0.154)
  Source Clock:         adc1_clk rising at 0.000ns
  Destination Clock:    adc1_clk rising at 3.636ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_9 to chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y106.AQ     Tcko                  0.471   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(8)
                                                       chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_9
    SLICE_X15Y99.D3      net (fanout=2)        1.894   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(8)
    SLICE_X15Y99.D       Tilo                  0.094   chan_550_clean_gpio_a1_gateway
                                                       chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce
    SLICE_X40Y104.CE     net (fanout=4)        1.551   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce
    SLICE_X40Y104.CLK    Tceck                 0.226   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(3)
                                                       chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_3
    -------------------------------------------------  ---------------------------
    Total                                      4.236ns (0.791ns logic, 3.445ns route)
                                                       (18.7% logic, 81.3% route)

--------------------------------------------------------------------------------
Slack:                  -0.634ns (requirement - (data path - clock path skew + uncertainty))
  Source:               chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_9 (FF)
  Destination:          chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_4 (FF)
  Requirement:          3.636ns
  Data Path Delay:      4.236ns (Levels of Logic = 1)
  Clock Path Skew:      0.001ns (0.155 - 0.154)
  Source Clock:         adc1_clk rising at 0.000ns
  Destination Clock:    adc1_clk rising at 3.636ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_9 to chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y106.AQ     Tcko                  0.471   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(8)
                                                       chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_9
    SLICE_X15Y99.D3      net (fanout=2)        1.894   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(8)
    SLICE_X15Y99.D       Tilo                  0.094   chan_550_clean_gpio_a1_gateway
                                                       chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce
    SLICE_X40Y104.CE     net (fanout=4)        1.551   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce
    SLICE_X40Y104.CLK    Tceck                 0.226   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(3)
                                                       chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_4
    -------------------------------------------------  ---------------------------
    Total                                      4.236ns (0.791ns logic, 3.445ns route)
                                                       (18.7% logic, 81.3% route)

--------------------------------------------------------------------------------
Slack:                  -0.409ns (requirement - (data path - clock path skew + uncertainty))
  Source:               chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/dac_mkid_01a03306da/pipeline10_98b5f4dbe3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp (FF)
  Destination:          chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/dac_mkid_01a03306da/pipeline10_98b5f4dbe3/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp (FF)
  Requirement:          3.636ns
  Data Path Delay:      4.325ns (Levels of Logic = 0)
  Clock Path Skew:      0.315ns (1.636 - 1.321)
  Source Clock:         adc1_clk rising at 0.000ns
  Destination Clock:    adc1_clk rising at 3.636ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/dac_mkid_01a03306da/pipeline10_98b5f4dbe3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp to chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/dac_mkid_01a03306da/pipeline10_98b5f4dbe3/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y53.CQ      Tcko                  0.471   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/dac_mkid_01a03306da/pipeline10_98b5f4dbe3/register0_q_net
                                                       chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/dac_mkid_01a03306da/pipeline10_98b5f4dbe3/register0/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp
    OLOGIC_X0Y197.D1     net (fanout=1)        3.420   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/dac_mkid_01a03306da/pipeline10_98b5f4dbe3/register0_q_net
    OLOGIC_X0Y197.CLK    Todck                 0.434   chan_550_clean_dac_mkid_dac_sync_i
                                                       chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/dac_mkid_01a03306da/pipeline10_98b5f4dbe3/register1/synth_reg_inst/latency_gt_0.fd_array[1].reg_comp/fd_prim_array[0].bit_is_0.fdre_comp
    -------------------------------------------------  ---------------------------
    Total                                      4.325ns (0.905ns logic, 3.420ns route)
                                                       (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------
Slack:                  -0.396ns (requirement - (data path - clock path skew + uncertainty))
  Source:               chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_7 (FF)
  Destination:          chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_9 (FF)
  Requirement:          3.636ns
  Data Path Delay:      3.980ns (Levels of Logic = 1)
  Clock Path Skew:      -0.017ns (0.144 - 0.161)
  Source Clock:         adc1_clk rising at 0.000ns
  Destination Clock:    adc1_clk rising at 3.636ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_7 to chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y105.CQ     Tcko                  0.471   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(7)
                                                       chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_7
    SLICE_X15Y99.D5      net (fanout=2)        1.630   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(6)
    SLICE_X15Y99.D       Tilo                  0.094   chan_550_clean_gpio_a1_gateway
                                                       chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce
    SLICE_X40Y106.CE     net (fanout=4)        1.559   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce
    SLICE_X40Y106.CLK    Tceck                 0.226   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(8)
                                                       chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_9
    -------------------------------------------------  ---------------------------
    Total                                      3.980ns (0.791ns logic, 3.189ns route)
                                                       (19.9% logic, 80.1% route)

--------------------------------------------------------------------------------
Slack:                  -0.377ns (requirement - (data path - clock path skew + uncertainty))
  Source:               chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_7 (FF)
  Destination:          chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_4 (FF)
  Requirement:          3.636ns
  Data Path Delay:      3.972ns (Levels of Logic = 1)
  Clock Path Skew:      -0.006ns (0.155 - 0.161)
  Source Clock:         adc1_clk rising at 0.000ns
  Destination Clock:    adc1_clk rising at 3.636ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_7 to chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y105.CQ     Tcko                  0.471   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(7)
                                                       chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_7
    SLICE_X15Y99.D5      net (fanout=2)        1.630   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(6)
    SLICE_X15Y99.D       Tilo                  0.094   chan_550_clean_gpio_a1_gateway
                                                       chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce
    SLICE_X40Y104.CE     net (fanout=4)        1.551   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce
    SLICE_X40Y104.CLK    Tceck                 0.226   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(3)
                                                       chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_4
    -------------------------------------------------  ---------------------------
    Total                                      3.972ns (0.791ns logic, 3.181ns route)
                                                       (19.9% logic, 80.1% route)

--------------------------------------------------------------------------------
Slack:                  -0.377ns (requirement - (data path - clock path skew + uncertainty))
  Source:               chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_7 (FF)
  Destination:          chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_3 (FF)
  Requirement:          3.636ns
  Data Path Delay:      3.972ns (Levels of Logic = 1)
  Clock Path Skew:      -0.006ns (0.155 - 0.161)
  Source Clock:         adc1_clk rising at 0.000ns
  Destination Clock:    adc1_clk rising at 3.636ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_7 to chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y105.CQ     Tcko                  0.471   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(7)
                                                       chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_7
    SLICE_X15Y99.D5      net (fanout=2)        1.630   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(6)
    SLICE_X15Y99.D       Tilo                  0.094   chan_550_clean_gpio_a1_gateway
                                                       chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce
    SLICE_X40Y104.CE     net (fanout=4)        1.551   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce
    SLICE_X40Y104.CLK    Tceck                 0.226   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(3)
                                                       chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_3
    -------------------------------------------------  ---------------------------
    Total                                      3.972ns (0.791ns logic, 3.181ns route)
                                                       (19.9% logic, 80.1% route)

--------------------------------------------------------------------------------
Slack:                  -0.377ns (requirement - (data path - clock path skew + uncertainty))
  Source:               chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_7 (FF)
  Destination:          chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_2 (FF)
  Requirement:          3.636ns
  Data Path Delay:      3.972ns (Levels of Logic = 1)
  Clock Path Skew:      -0.006ns (0.155 - 0.161)
  Source Clock:         adc1_clk rising at 0.000ns
  Destination Clock:    adc1_clk rising at 3.636ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_7 to chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y105.CQ     Tcko                  0.471   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(7)
                                                       chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_7
    SLICE_X15Y99.D5      net (fanout=2)        1.630   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(6)
    SLICE_X15Y99.D       Tilo                  0.094   chan_550_clean_gpio_a1_gateway
                                                       chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce
    SLICE_X40Y104.CE     net (fanout=4)        1.551   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce
    SLICE_X40Y104.CLK    Tceck                 0.226   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(3)
                                                       chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_2
    -------------------------------------------------  ---------------------------
    Total                                      3.972ns (0.791ns logic, 3.181ns route)
                                                       (19.9% logic, 80.1% route)

--------------------------------------------------------------------------------
Slack:                  -0.377ns (requirement - (data path - clock path skew + uncertainty))
  Source:               chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_7 (FF)
  Destination:          chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_1 (FF)
  Requirement:          3.636ns
  Data Path Delay:      3.972ns (Levels of Logic = 1)
  Clock Path Skew:      -0.006ns (0.155 - 0.161)
  Source Clock:         adc1_clk rising at 0.000ns
  Destination Clock:    adc1_clk rising at 3.636ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_7 to chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y105.CQ     Tcko                  0.471   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(7)
                                                       chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_7
    SLICE_X15Y99.D5      net (fanout=2)        1.630   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(6)
    SLICE_X15Y99.D       Tilo                  0.094   chan_550_clean_gpio_a1_gateway
                                                       chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce
    SLICE_X40Y104.CE     net (fanout=4)        1.551   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce
    SLICE_X40Y104.CLK    Tceck                 0.226   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(3)
                                                       chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_1
    -------------------------------------------------  ---------------------------
    Total                                      3.972ns (0.791ns logic, 3.181ns route)
                                                       (19.9% logic, 80.1% route)

--------------------------------------------------------------------------------
Slack:                  -0.376ns (requirement - (data path - clock path skew + uncertainty))
  Source:               chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_6 (FF)
  Destination:          chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_9 (FF)
  Requirement:          3.636ns
  Data Path Delay:      3.960ns (Levels of Logic = 1)
  Clock Path Skew:      -0.017ns (0.144 - 0.161)
  Source Clock:         adc1_clk rising at 0.000ns
  Destination Clock:    adc1_clk rising at 3.636ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_6 to chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y105.BQ     Tcko                  0.471   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(7)
                                                       chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_6
    SLICE_X15Y99.D4      net (fanout=2)        1.610   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(5)
    SLICE_X15Y99.D       Tilo                  0.094   chan_550_clean_gpio_a1_gateway
                                                       chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce
    SLICE_X40Y106.CE     net (fanout=4)        1.559   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce
    SLICE_X40Y106.CLK    Tceck                 0.226   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(8)
                                                       chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_9
    -------------------------------------------------  ---------------------------
    Total                                      3.960ns (0.791ns logic, 3.169ns route)
                                                       (20.0% logic, 80.0% route)

--------------------------------------------------------------------------------
Slack:                  -0.367ns (requirement - (data path - clock path skew + uncertainty))
  Source:               chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_7 (FF)
  Destination:          chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_6 (FF)
  Requirement:          3.636ns
  Data Path Delay:      3.968ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         adc1_clk rising at 0.000ns
  Destination Clock:    adc1_clk rising at 3.636ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_7 to chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y105.CQ     Tcko                  0.471   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(7)
                                                       chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_7
    SLICE_X15Y99.D5      net (fanout=2)        1.630   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(6)
    SLICE_X15Y99.D       Tilo                  0.094   chan_550_clean_gpio_a1_gateway
                                                       chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce
    SLICE_X40Y105.CE     net (fanout=4)        1.547   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce
    SLICE_X40Y105.CLK    Tceck                 0.226   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(7)
                                                       chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_6
    -------------------------------------------------  ---------------------------
    Total                                      3.968ns (0.791ns logic, 3.177ns route)
                                                       (19.9% logic, 80.1% route)

--------------------------------------------------------------------------------
Slack:                  -0.367ns (requirement - (data path - clock path skew + uncertainty))
  Source:               chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_7 (FF)
  Destination:          chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_5 (FF)
  Requirement:          3.636ns
  Data Path Delay:      3.968ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         adc1_clk rising at 0.000ns
  Destination Clock:    adc1_clk rising at 3.636ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_7 to chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y105.CQ     Tcko                  0.471   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(7)
                                                       chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_7
    SLICE_X15Y99.D5      net (fanout=2)        1.630   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(6)
    SLICE_X15Y99.D       Tilo                  0.094   chan_550_clean_gpio_a1_gateway
                                                       chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce
    SLICE_X40Y105.CE     net (fanout=4)        1.547   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce
    SLICE_X40Y105.CLK    Tceck                 0.226   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(7)
                                                       chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_5
    -------------------------------------------------  ---------------------------
    Total                                      3.968ns (0.791ns logic, 3.177ns route)
                                                       (19.9% logic, 80.1% route)

--------------------------------------------------------------------------------
Slack:                  -0.367ns (requirement - (data path - clock path skew + uncertainty))
  Source:               chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_7 (FF)
  Destination:          chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_7 (FF)
  Requirement:          3.636ns
  Data Path Delay:      3.968ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         adc1_clk rising at 0.000ns
  Destination Clock:    adc1_clk rising at 3.636ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_7 to chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y105.CQ     Tcko                  0.471   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(7)
                                                       chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_7
    SLICE_X15Y99.D5      net (fanout=2)        1.630   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(6)
    SLICE_X15Y99.D       Tilo                  0.094   chan_550_clean_gpio_a1_gateway
                                                       chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce
    SLICE_X40Y105.CE     net (fanout=4)        1.547   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce
    SLICE_X40Y105.CLK    Tceck                 0.226   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(7)
                                                       chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_7
    -------------------------------------------------  ---------------------------
    Total                                      3.968ns (0.791ns logic, 3.177ns route)
                                                       (19.9% logic, 80.1% route)

--------------------------------------------------------------------------------
Slack:                  -0.367ns (requirement - (data path - clock path skew + uncertainty))
  Source:               chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_7 (FF)
  Destination:          chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_8 (FF)
  Requirement:          3.636ns
  Data Path Delay:      3.968ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         adc1_clk rising at 0.000ns
  Destination Clock:    adc1_clk rising at 3.636ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_7 to chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y105.CQ     Tcko                  0.471   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(7)
                                                       chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_7
    SLICE_X15Y99.D5      net (fanout=2)        1.630   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(6)
    SLICE_X15Y99.D       Tilo                  0.094   chan_550_clean_gpio_a1_gateway
                                                       chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce
    SLICE_X40Y105.CE     net (fanout=4)        1.547   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce
    SLICE_X40Y105.CLK    Tceck                 0.226   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(7)
                                                       chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_8
    -------------------------------------------------  ---------------------------
    Total                                      3.968ns (0.791ns logic, 3.177ns route)
                                                       (19.9% logic, 80.1% route)

--------------------------------------------------------------------------------
Slack:                  -0.357ns (requirement - (data path - clock path skew + uncertainty))
  Source:               chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_6 (FF)
  Destination:          chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_2 (FF)
  Requirement:          3.636ns
  Data Path Delay:      3.952ns (Levels of Logic = 1)
  Clock Path Skew:      -0.006ns (0.155 - 0.161)
  Source Clock:         adc1_clk rising at 0.000ns
  Destination Clock:    adc1_clk rising at 3.636ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_6 to chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y105.BQ     Tcko                  0.471   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(7)
                                                       chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_6
    SLICE_X15Y99.D4      net (fanout=2)        1.610   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(5)
    SLICE_X15Y99.D       Tilo                  0.094   chan_550_clean_gpio_a1_gateway
                                                       chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce
    SLICE_X40Y104.CE     net (fanout=4)        1.551   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce
    SLICE_X40Y104.CLK    Tceck                 0.226   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(3)
                                                       chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_2
    -------------------------------------------------  ---------------------------
    Total                                      3.952ns (0.791ns logic, 3.161ns route)
                                                       (20.0% logic, 80.0% route)

--------------------------------------------------------------------------------
Slack:                  -0.357ns (requirement - (data path - clock path skew + uncertainty))
  Source:               chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_6 (FF)
  Destination:          chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_1 (FF)
  Requirement:          3.636ns
  Data Path Delay:      3.952ns (Levels of Logic = 1)
  Clock Path Skew:      -0.006ns (0.155 - 0.161)
  Source Clock:         adc1_clk rising at 0.000ns
  Destination Clock:    adc1_clk rising at 3.636ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_6 to chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y105.BQ     Tcko                  0.471   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(7)
                                                       chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_6
    SLICE_X15Y99.D4      net (fanout=2)        1.610   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(5)
    SLICE_X15Y99.D       Tilo                  0.094   chan_550_clean_gpio_a1_gateway
                                                       chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce
    SLICE_X40Y104.CE     net (fanout=4)        1.551   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce
    SLICE_X40Y104.CLK    Tceck                 0.226   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(3)
                                                       chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_1
    -------------------------------------------------  ---------------------------
    Total                                      3.952ns (0.791ns logic, 3.161ns route)
                                                       (20.0% logic, 80.0% route)

--------------------------------------------------------------------------------
Slack:                  -0.357ns (requirement - (data path - clock path skew + uncertainty))
  Source:               chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_6 (FF)
  Destination:          chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_3 (FF)
  Requirement:          3.636ns
  Data Path Delay:      3.952ns (Levels of Logic = 1)
  Clock Path Skew:      -0.006ns (0.155 - 0.161)
  Source Clock:         adc1_clk rising at 0.000ns
  Destination Clock:    adc1_clk rising at 3.636ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_6 to chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y105.BQ     Tcko                  0.471   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(7)
                                                       chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_6
    SLICE_X15Y99.D4      net (fanout=2)        1.610   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(5)
    SLICE_X15Y99.D       Tilo                  0.094   chan_550_clean_gpio_a1_gateway
                                                       chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce
    SLICE_X40Y104.CE     net (fanout=4)        1.551   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce
    SLICE_X40Y104.CLK    Tceck                 0.226   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(3)
                                                       chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_3
    -------------------------------------------------  ---------------------------
    Total                                      3.952ns (0.791ns logic, 3.161ns route)
                                                       (20.0% logic, 80.0% route)

--------------------------------------------------------------------------------
Slack:                  -0.357ns (requirement - (data path - clock path skew + uncertainty))
  Source:               chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_6 (FF)
  Destination:          chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_4 (FF)
  Requirement:          3.636ns
  Data Path Delay:      3.952ns (Levels of Logic = 1)
  Clock Path Skew:      -0.006ns (0.155 - 0.161)
  Source Clock:         adc1_clk rising at 0.000ns
  Destination Clock:    adc1_clk rising at 3.636ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_6 to chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y105.BQ     Tcko                  0.471   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(7)
                                                       chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_6
    SLICE_X15Y99.D4      net (fanout=2)        1.610   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(5)
    SLICE_X15Y99.D       Tilo                  0.094   chan_550_clean_gpio_a1_gateway
                                                       chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce
    SLICE_X40Y104.CE     net (fanout=4)        1.551   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce
    SLICE_X40Y104.CLK    Tceck                 0.226   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(3)
                                                       chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_4
    -------------------------------------------------  ---------------------------
    Total                                      3.952ns (0.791ns logic, 3.161ns route)
                                                       (20.0% logic, 80.0% route)

--------------------------------------------------------------------------------
Slack:                  -0.347ns (requirement - (data path - clock path skew + uncertainty))
  Source:               chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_6 (FF)
  Destination:          chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_5 (FF)
  Requirement:          3.636ns
  Data Path Delay:      3.948ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         adc1_clk rising at 0.000ns
  Destination Clock:    adc1_clk rising at 3.636ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_6 to chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y105.BQ     Tcko                  0.471   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(7)
                                                       chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_6
    SLICE_X15Y99.D4      net (fanout=2)        1.610   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(5)
    SLICE_X15Y99.D       Tilo                  0.094   chan_550_clean_gpio_a1_gateway
                                                       chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce
    SLICE_X40Y105.CE     net (fanout=4)        1.547   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce
    SLICE_X40Y105.CLK    Tceck                 0.226   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(7)
                                                       chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_5
    -------------------------------------------------  ---------------------------
    Total                                      3.948ns (0.791ns logic, 3.157ns route)
                                                       (20.0% logic, 80.0% route)

--------------------------------------------------------------------------------
Slack:                  -0.347ns (requirement - (data path - clock path skew + uncertainty))
  Source:               chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_6 (FF)
  Destination:          chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_7 (FF)
  Requirement:          3.636ns
  Data Path Delay:      3.948ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         adc1_clk rising at 0.000ns
  Destination Clock:    adc1_clk rising at 3.636ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_6 to chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y105.BQ     Tcko                  0.471   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(7)
                                                       chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_6
    SLICE_X15Y99.D4      net (fanout=2)        1.610   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(5)
    SLICE_X15Y99.D       Tilo                  0.094   chan_550_clean_gpio_a1_gateway
                                                       chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce
    SLICE_X40Y105.CE     net (fanout=4)        1.547   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce
    SLICE_X40Y105.CLK    Tceck                 0.226   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(7)
                                                       chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_7
    -------------------------------------------------  ---------------------------
    Total                                      3.948ns (0.791ns logic, 3.157ns route)
                                                       (20.0% logic, 80.0% route)

--------------------------------------------------------------------------------
Slack:                  -0.347ns (requirement - (data path - clock path skew + uncertainty))
  Source:               chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_6 (FF)
  Destination:          chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_8 (FF)
  Requirement:          3.636ns
  Data Path Delay:      3.948ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         adc1_clk rising at 0.000ns
  Destination Clock:    adc1_clk rising at 3.636ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_6 to chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y105.BQ     Tcko                  0.471   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(7)
                                                       chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_6
    SLICE_X15Y99.D4      net (fanout=2)        1.610   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(5)
    SLICE_X15Y99.D       Tilo                  0.094   chan_550_clean_gpio_a1_gateway
                                                       chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce
    SLICE_X40Y105.CE     net (fanout=4)        1.547   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce
    SLICE_X40Y105.CLK    Tceck                 0.226   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(7)
                                                       chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_8
    -------------------------------------------------  ---------------------------
    Total                                      3.948ns (0.791ns logic, 3.157ns route)
                                                       (20.0% logic, 80.0% route)

--------------------------------------------------------------------------------
Slack:                  -0.347ns (requirement - (data path - clock path skew + uncertainty))
  Source:               chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_6 (FF)
  Destination:          chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_6 (FF)
  Requirement:          3.636ns
  Data Path Delay:      3.948ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         adc1_clk rising at 0.000ns
  Destination Clock:    adc1_clk rising at 3.636ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_6 to chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y105.BQ     Tcko                  0.471   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(7)
                                                       chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_6
    SLICE_X15Y99.D4      net (fanout=2)        1.610   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(5)
    SLICE_X15Y99.D       Tilo                  0.094   chan_550_clean_gpio_a1_gateway
                                                       chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce
    SLICE_X40Y105.CE     net (fanout=4)        1.547   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/core_ce
    SLICE_X40Y105.CLK    Tceck                 0.226   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3_op_net(7)
                                                       chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pulse_ext5_156b76a1c0/counter3/comp17.core_instance17/BU2/U0/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/fd/output_6
    -------------------------------------------------  ---------------------------
    Total                                      3.948ns (0.791ns logic, 3.157ns route)
                                                       (20.0% logic, 80.0% route)

--------------------------------------------------------------------------------
Slack:                  -0.132ns (requirement - (data path - clock path skew + uncertainty))
  Source:               chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/accumulator_4b4c402f2b/delay1/Mshreg_op_mem_20_24_251_42_3 (FF)
  Destination:          chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/accumulator_4b4c402f2b/delay1/Mshreg_op_mem_20_24_251_42_4 (FF)
  Requirement:          3.636ns
  Data Path Delay:      3.773ns (Levels of Logic = 0)
  Clock Path Skew:      0.040ns (1.361 - 1.321)
  Source Clock:         adc1_clk rising at 0.000ns
  Destination Clock:    adc1_clk rising at 3.636ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/accumulator_4b4c402f2b/delay1/Mshreg_op_mem_20_24_251_42_3 to chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/accumulator_4b4c402f2b/delay1/Mshreg_op_mem_20_24_251_42_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y53.DMUX    Treg                  1.384   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/dac_mkid_01a03306da/pipeline10_98b5f4dbe3/register0_q_net
                                                       chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/accumulator_4b4c402f2b/delay1/Mshreg_op_mem_20_24_251_42_3
    SLICE_X32Y71.DX      net (fanout=1)        2.021   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/accumulator_4b4c402f2b/delay1/Mshreg_op_mem_20_24_251_42_3
    SLICE_X32Y71.CLK     Tds                   0.368   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/accumulator_4b4c402f2b/delay1/op_mem_20_24_251_42
                                                       chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/accumulator_4b4c402f2b/delay1/Mshreg_op_mem_20_24_251_42_4
    -------------------------------------------------  ---------------------------
    Total                                      3.773ns (1.752ns logic, 2.021ns route)
                                                       (46.4% logic, 53.6% route)

--------------------------------------------------------------------------------
Slack:                  -0.062ns (requirement - (data path - clock path skew + uncertainty))
  Source:               chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pfb_e4e97e63c9/fft_21aeb470f7/fft_biplex0_8692c6859b/biplex_core_f23779b06d/fft_stage_6_5050925d28/butterfly_direct_487f028998/twiddle_general_4mult_93f765f76a/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2 (FF)
  Destination:          chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pfb_e4e97e63c9/fft_21aeb470f7/fft_biplex0_8692c6859b/biplex_core_f23779b06d/fft_stage_6_5050925d28/butterfly_direct_487f028998/sync_delay/Mshreg_op_mem_20_24_4 (FF)
  Requirement:          3.636ns
  Data Path Delay:      3.248ns (Levels of Logic = 0)
  Clock Path Skew:      -0.415ns (1.169 - 1.584)
  Source Clock:         adc1_clk rising at 0.000ns
  Destination Clock:    adc1_clk rising at 3.636ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pfb_e4e97e63c9/fft_21aeb470f7/fft_biplex0_8692c6859b/biplex_core_f23779b06d/fft_stage_6_5050925d28/butterfly_direct_487f028998/twiddle_general_4mult_93f765f76a/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2 to chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pfb_e4e97e63c9/fft_21aeb470f7/fft_biplex0_8692c6859b/biplex_core_f23779b06d/fft_stage_6_5050925d28/butterfly_direct_487f028998/sync_delay/Mshreg_op_mem_20_24_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y127.AQ     Tcko                  0.471   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/conv_phase_12137bdd2d/lpf_fir_q_78d6ffa8b9/delay19/srl_delay.synth_reg_srl_inst/z(4)(4)
                                                       chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pfb_e4e97e63c9/fft_21aeb470f7/fft_biplex0_8692c6859b/biplex_core_f23779b06d/fft_stage_6_5050925d28/butterfly_direct_487f028998/twiddle_general_4mult_93f765f76a/delay2/srl_delay.synth_reg_srl_inst/partial_one.last_srl17e/reg_array[0].fde_used.u2
    SLICE_X54Y88.BI      net (fanout=1)        2.442   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pfb_e4e97e63c9/fft_21aeb470f7/fft_biplex0_8692c6859b/biplex_core_f23779b06d/fft_stage_6_5050925d28/butterfly_direct_487f028998/delay2_q_net_x0
    SLICE_X54Y88.CLK     Tds                   0.335   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/fir_5589f10850/delay11/srl_delay.synth_reg_srl_inst/z(12)(4)
                                                       chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pfb_e4e97e63c9/fft_21aeb470f7/fft_biplex0_8692c6859b/biplex_core_f23779b06d/fft_stage_6_5050925d28/butterfly_direct_487f028998/sync_delay/Mshreg_op_mem_20_24_4
    -------------------------------------------------  ---------------------------
    Total                                      3.248ns (0.806ns logic, 2.442ns route)
                                                       (24.8% logic, 75.2% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_dly_clk_n = PERIOD TIMEGRP "dly_clk_n" 200 MHz HIGH 50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   3.600ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_epb_clk = PERIOD TIMEGRP "epb_clk" 88 MHz HIGH 50%;

 382709 paths analyzed, 10706 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  11.318ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_MC_RD_DATA_SEL = MAXDELAY FROM TIMEGRP "TNM_RD_DATA_SEL" 
TO TIMEGRP "FFS"         10 ns;

 402 paths analyzed, 402 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.546ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_MC_RDEN_SEL_MUX = MAXDELAY FROM TIMEGRP 
"TNM_RDEN_SEL_MUX" TO TIMEGRP "FFS"         10 ns;

 128 paths analyzed, 128 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.324ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_MC_PHY_INIT_DATA_SEL_0 = MAXDELAY FROM TIMEGRP 
"TNM_PHY_INIT_DATA_SEL" TO         TIMEGRP "FFS" 10 ns;

 311 paths analyzed, 311 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.782ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_MC_PHY_INIT_DATA_SEL_90 = MAXDELAY FROM TIMEGRP 
"TNM_PHY_INIT_DATA_SEL" TO         TIMEGRP "RAMS" 10 ns;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_MC_GATE_DLY = MAXDELAY FROM TIMEGRP "TNM_GATE_DLY" TO 
TIMEGRP "FFS" 10 ns;

 45 paths analyzed, 45 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   2.143ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_MC_RDEN_DLY = MAXDELAY FROM TIMEGRP "TNM_RDEN_DLY" TO 
TIMEGRP "FFS" 10 ns;

 5 paths analyzed, 5 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   2.745ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_MC_CAL_RDEN_DLY = MAXDELAY FROM TIMEGRP 
"TNM_CAL_RDEN_DLY" TO TIMEGRP "FFS"         10 ns;

 5 paths analyzed, 5 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   2.448ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_adcmkid1_DRDY_I_p = PERIOD TIMEGRP "adcmkid1_DRDY_I_p" 
3.636 ns HIGH 50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   3.000ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_adcmkid1_DRDY_I_n = PERIOD TIMEGRP "adcmkid1_DRDY_I_n" 
3.636 ns HIGH 50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   3.000ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_dram_infrastructure_inst_dram_infrastructure_inst_mem_clk 
= PERIOD TIMEGRP         
"dram_infrastructure_inst_dram_infrastructure_inst_mem_clk"         
TS_dly_clk_n * 1.5 HIGH 50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.221ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_chan_550_clean_adc_mkid_chan_550_clean_adc_mkid_dcm_clk = 
PERIOD TIMEGRP         
"chan_550_clean_adc_mkid_chan_550_clean_adc_mkid_dcm_clk"         
TS_adcmkid1_DRDY_I_p HIGH 50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.222ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_chan_550_clean_adc_mkid_chan_550_clean_adc_mkid_dcm_clk_0 
= PERIOD TIMEGRP         
"chan_550_clean_adc_mkid_chan_550_clean_adc_mkid_dcm_clk_0"         
TS_adcmkid1_DRDY_I_n HIGH 50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.222ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_dram_infrastructure_inst_dram_infrastructure_inst_dram_clk_0_int = PERIOD    
     TIMEGRP         
"dram_infrastructure_inst_dram_infrastructure_inst_dram_clk_0_int"         
TS_dram_infrastructure_inst_dram_infrastructure_inst_mem_clk HIGH 50%;

 11631 paths analyzed, 6256 endpoints analyzed, 71 failing endpoints
 71 timing errors detected. (71 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.086ns.
--------------------------------------------------------------------------------
Slack:                  -1.753ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_init/phy_init_done (FF)
  Destination:          opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.mem_opb_attach_inst/opb_wr_data_reg_0 (FF)
  Requirement:          3.333ns
  Data Path Delay:      4.378ns (Levels of Logic = 4)
  Clock Path Skew:      -0.519ns (3.195 - 3.714)
  Source Clock:         dram_sys_dram_clk_div rising at 0.000ns
  Destination Clock:    dram_sys_dram_clk_0 rising at 3.333ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_init/phy_init_done to opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.mem_opb_attach_inst/opb_wr_data_reg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y55.AQ      Tcko                  0.471   chan_550_clean_DRAM_LUT_dram_phy_ready
                                                       dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_init/phy_init_done
    SLICE_X59Y65.A5      net (fanout=2)        1.073   chan_550_clean_DRAM_LUT_dram_phy_ready
    SLICE_X59Y65.A       Tilo                  0.094   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pfb_e4e97e63c9/fft_21aeb470f7/fft_biplex0_8692c6859b/biplex_core_f23779b06d/concat_y_net_x7(35)
                                                       opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.ctrl_opb_attach_inst/Sl_DBus_reg<31>2
    SLICE_X53Y70.C5      net (fanout=1)        0.891   opb0_Sl_DBus<95>
    SLICE_X53Y70.C       Tilo                  0.094   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pfb_e4e97e63c9/fft_21aeb470f7/fft_biplex0_8692c6859b/biplex_core_f23779b06d/concat_y_net_x5(23)
                                                       opb0/opb0/ARBITER_HAS_NO_PROC_INTF.OPB_rdDBus_I/Y_31_or000029
    SLICE_X51Y73.B5      net (fanout=1)        0.759   opb0/opb0/ARBITER_HAS_NO_PROC_INTF.OPB_rdDBus_I/Y_31_or000029
    SLICE_X51Y73.B       Tilo                  0.094   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/fir_5589f10850/delay39_q_net(15)
                                                       opb0/opb0/ARBITER_HAS_NO_PROC_INTF.OPB_rdDBus_I/Y_31_or0000104
    SLICE_X51Y72.B6      net (fanout=1)        0.285   opb0/OPB_rdDBus<31>
    SLICE_X51Y72.B       Tilo                  0.094   epb_opb_bridge_inst/epb_opb_bridge_inst/epb_data_o_reg<1>
                                                       opb0/opb0/OPB_DBus_I/Y_31_or00001
    SLICE_X51Y69.AX      net (fanout=33)       0.531   chan_550_clean_avgIQ_bram_ramblk_portb_BRAM_Dout<31>
    SLICE_X51Y69.CLK     Tdick                -0.008   opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.mem_opb_attach_inst/opb_wr_data_reg<3>
                                                       opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.mem_opb_attach_inst/opb_wr_data_reg_0
    -------------------------------------------------  ---------------------------
    Total                                      4.378ns (0.839ns logic, 3.539ns route)
                                                       (19.2% logic, 80.8% route)

--------------------------------------------------------------------------------
Slack:                  -1.145ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/bank_hit_r_2 (FF)
  Destination:          dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/state_r_FSM_FFd4 (FF)
  Requirement:          3.333ns
  Data Path Delay:      4.333ns (Levels of Logic = 3)
  Clock Path Skew:      -0.082ns (0.694 - 0.776)
  Source Clock:         dram_sys_dram_clk_0 rising at 0.000ns
  Destination Clock:    dram_sys_dram_clk_0 rising at 3.333ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/bank_hit_r_2 to dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/state_r_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X87Y52.BQ      Tcko                  0.450   dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/af_addr_r2<24>
                                                       dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/bank_hit_r_2
    SLICE_X53Y48.A6      net (fanout=4)        1.811   dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/bank_hit_r<2>
    SLICE_X53Y48.A       Tilo                  0.094   chan_550_clean_startDAC_user_data_out<0>
                                                       dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/conflict_detect_or0000_SW1
    SLICE_X82Y46.C6      net (fanout=1)        1.371   dram_controller_inst/N521
    SLICE_X82Y46.C       Tilo                  0.094   dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/state_r_FSM_FFd7
                                                       dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/conflict_detect1
    SLICE_X78Y46.D6      net (fanout=4)        0.485   dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/conflict_detect
    SLICE_X78Y46.CLK     Tas                   0.028   dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/state_r_FSM_FFd4
                                                       dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/state_r_FSM_FFd4-In
                                                       dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/state_r_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      4.333ns (0.666ns logic, 3.667ns route)
                                                       (15.4% logic, 84.6% route)

--------------------------------------------------------------------------------
Slack:                  -1.126ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/bank_hit_r_2 (FF)
  Destination:          dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/state_r_FSM_FFd1 (FF)
  Requirement:          3.333ns
  Data Path Delay:      4.287ns (Levels of Logic = 3)
  Clock Path Skew:      -0.109ns (0.667 - 0.776)
  Source Clock:         dram_sys_dram_clk_0 rising at 0.000ns
  Destination Clock:    dram_sys_dram_clk_0 rising at 3.333ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/bank_hit_r_2 to dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/state_r_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X87Y52.BQ      Tcko                  0.450   dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/af_addr_r2<24>
                                                       dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/bank_hit_r_2
    SLICE_X53Y48.A6      net (fanout=4)        1.811   dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/bank_hit_r<2>
    SLICE_X53Y48.A       Tilo                  0.094   chan_550_clean_startDAC_user_data_out<0>
                                                       dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/conflict_detect_or0000_SW1
    SLICE_X82Y46.C6      net (fanout=1)        1.371   dram_controller_inst/N521
    SLICE_X82Y46.C       Tilo                  0.094   dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/state_r_FSM_FFd7
                                                       dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/conflict_detect1
    SLICE_X81Y46.CX      net (fanout=4)        0.342   dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/conflict_detect
    SLICE_X81Y46.CLK     Tdick                 0.125   dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/state_r_FSM_FFd1
                                                       dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/state_r_FSM_FFd1-In1
                                                       dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/state_r_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      4.287ns (0.763ns logic, 3.524ns route)
                                                       (17.8% logic, 82.2% route)

--------------------------------------------------------------------------------
Slack:                  -1.103ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/bank_hit_r_2 (FF)
  Destination:          dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/state_r_FSM_FFd2 (FF)
  Requirement:          3.333ns
  Data Path Delay:      4.275ns (Levels of Logic = 3)
  Clock Path Skew:      -0.098ns (0.678 - 0.776)
  Source Clock:         dram_sys_dram_clk_0 rising at 0.000ns
  Destination Clock:    dram_sys_dram_clk_0 rising at 3.333ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/bank_hit_r_2 to dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/state_r_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X87Y52.BQ      Tcko                  0.450   dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/af_addr_r2<24>
                                                       dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/bank_hit_r_2
    SLICE_X53Y48.A6      net (fanout=4)        1.811   dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/bank_hit_r<2>
    SLICE_X53Y48.A       Tilo                  0.094   chan_550_clean_startDAC_user_data_out<0>
                                                       dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/conflict_detect_or0000_SW1
    SLICE_X82Y46.C6      net (fanout=1)        1.371   dram_controller_inst/N521
    SLICE_X82Y46.C       Tilo                  0.094   dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/state_r_FSM_FFd7
                                                       dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/conflict_detect1
    SLICE_X83Y47.AX      net (fanout=4)        0.343   dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/conflict_detect
    SLICE_X83Y47.CLK     Tdick                 0.112   dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/state_r_FSM_FFd2
                                                       dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/state_r_FSM_FFd2-In1
                                                       dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/state_r_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      4.275ns (0.750ns logic, 3.525ns route)
                                                       (17.5% logic, 82.5% route)

--------------------------------------------------------------------------------
Slack:                  -1.062ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/bank_hit_r_2 (FF)
  Destination:          dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/state_r_FSM_FFd7 (FF)
  Requirement:          3.333ns
  Data Path Delay:      4.265ns (Levels of Logic = 3)
  Clock Path Skew:      -0.067ns (0.709 - 0.776)
  Source Clock:         dram_sys_dram_clk_0 rising at 0.000ns
  Destination Clock:    dram_sys_dram_clk_0 rising at 3.333ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/bank_hit_r_2 to dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/state_r_FSM_FFd7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X87Y52.BQ      Tcko                  0.450   dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/af_addr_r2<24>
                                                       dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/bank_hit_r_2
    SLICE_X53Y48.A6      net (fanout=4)        1.811   dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/bank_hit_r<2>
    SLICE_X53Y48.A       Tilo                  0.094   chan_550_clean_startDAC_user_data_out<0>
                                                       dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/conflict_detect_or0000_SW1
    SLICE_X82Y46.C6      net (fanout=1)        1.371   dram_controller_inst/N521
    SLICE_X82Y46.C       Tilo                  0.094   dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/state_r_FSM_FFd7
                                                       dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/conflict_detect1
    SLICE_X82Y46.B5      net (fanout=4)        0.418   dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/conflict_detect
    SLICE_X82Y46.CLK     Tas                   0.027   dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/state_r_FSM_FFd7
                                                       dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/state_r_FSM_FFd7-In541
                                                       dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/state_r_FSM_FFd7
    -------------------------------------------------  ---------------------------
    Total                                      4.265ns (0.665ns logic, 3.600ns route)
                                                       (15.6% logic, 84.4% route)

--------------------------------------------------------------------------------
Slack:                  -0.912ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/row_conflict_r_2 (FF)
  Destination:          dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/state_r_FSM_FFd4 (FF)
  Requirement:          3.333ns
  Data Path Delay:      4.130ns (Levels of Logic = 3)
  Clock Path Skew:      -0.052ns (0.694 - 0.746)
  Source Clock:         dram_sys_dram_clk_0 rising at 0.000ns
  Destination Clock:    dram_sys_dram_clk_0 rising at 3.333ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/row_conflict_r_2 to dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/state_r_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X83Y57.AQ      Tcko                  0.450   dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/row_conflict_r<2>
                                                       dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/row_conflict_r_2
    SLICE_X53Y48.A5      net (fanout=3)        1.608   dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/row_conflict_r<2>
    SLICE_X53Y48.A       Tilo                  0.094   chan_550_clean_startDAC_user_data_out<0>
                                                       dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/conflict_detect_or0000_SW1
    SLICE_X82Y46.C6      net (fanout=1)        1.371   dram_controller_inst/N521
    SLICE_X82Y46.C       Tilo                  0.094   dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/state_r_FSM_FFd7
                                                       dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/conflict_detect1
    SLICE_X78Y46.D6      net (fanout=4)        0.485   dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/conflict_detect
    SLICE_X78Y46.CLK     Tas                   0.028   dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/state_r_FSM_FFd4
                                                       dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/state_r_FSM_FFd4-In
                                                       dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/state_r_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      4.130ns (0.666ns logic, 3.464ns route)
                                                       (16.1% logic, 83.9% route)

--------------------------------------------------------------------------------
Slack:                  -0.910ns (requirement - (data path - clock path skew + uncertainty))
  Source:               async_dram_1/async_dram_1/cycle_wait (FF)
  Destination:          opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/arb_state_0 (FF)
  Requirement:          3.333ns
  Data Path Delay:      4.136ns (Levels of Logic = 2)
  Clock Path Skew:      -0.044ns (1.524 - 1.568)
  Source Clock:         dram_sys_dram_clk_0 rising at 0.000ns
  Destination Clock:    dram_sys_dram_clk_0 rising at 3.333ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: async_dram_1/async_dram_1/cycle_wait to opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/arb_state_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y26.AQ      Tcko                  0.450   async_dram_1/async_dram_1/cycle_wait
                                                       async_dram_1/async_dram_1/cycle_wait
    SLICE_X47Y24.B4      net (fanout=8)        1.827   async_dram_1/async_dram_1/cycle_wait
    SLICE_X47Y24.B       Tilo                  0.094   opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_wr_en
                                                       async_dram_1/async_dram_1/dram_cmd_en1
    SLICE_X69Y15.C6      net (fanout=5)        1.736   dram_user_dimm1_async_app_cmd_valid
    SLICE_X69Y15.CLK     Tas                   0.029   dram_user_dimm1_async_app_cmd_ack
                                                       opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/arb_state_mux0000<2>1
                                                       opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/arb_state_0
    -------------------------------------------------  ---------------------------
    Total                                      4.136ns (0.573ns logic, 3.563ns route)
                                                       (13.9% logic, 86.1% route)

--------------------------------------------------------------------------------
Slack:                  -0.893ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/row_conflict_r_2 (FF)
  Destination:          dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/state_r_FSM_FFd1 (FF)
  Requirement:          3.333ns
  Data Path Delay:      4.084ns (Levels of Logic = 3)
  Clock Path Skew:      -0.079ns (0.667 - 0.746)
  Source Clock:         dram_sys_dram_clk_0 rising at 0.000ns
  Destination Clock:    dram_sys_dram_clk_0 rising at 3.333ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/row_conflict_r_2 to dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/state_r_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X83Y57.AQ      Tcko                  0.450   dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/row_conflict_r<2>
                                                       dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/row_conflict_r_2
    SLICE_X53Y48.A5      net (fanout=3)        1.608   dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/row_conflict_r<2>
    SLICE_X53Y48.A       Tilo                  0.094   chan_550_clean_startDAC_user_data_out<0>
                                                       dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/conflict_detect_or0000_SW1
    SLICE_X82Y46.C6      net (fanout=1)        1.371   dram_controller_inst/N521
    SLICE_X82Y46.C       Tilo                  0.094   dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/state_r_FSM_FFd7
                                                       dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/conflict_detect1
    SLICE_X81Y46.CX      net (fanout=4)        0.342   dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/conflict_detect
    SLICE_X81Y46.CLK     Tdick                 0.125   dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/state_r_FSM_FFd1
                                                       dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/state_r_FSM_FFd1-In1
                                                       dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/state_r_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      4.084ns (0.763ns logic, 3.321ns route)
                                                       (18.7% logic, 81.3% route)

--------------------------------------------------------------------------------
Slack:                  -0.877ns (requirement - (data path - clock path skew + uncertainty))
  Source:               async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_i (FF)
  Destination:          opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/arb_state_0 (FF)
  Requirement:          3.333ns
  Data Path Delay:      4.126ns (Levels of Logic = 2)
  Clock Path Skew:      -0.021ns (0.613 - 0.634)
  Source Clock:         dram_sys_dram_clk_0 rising at 0.000ns
  Destination Clock:    dram_sys_dram_clk_0 rising at 3.333ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_i to opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/arb_state_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y16.DQ      Tcko                  0.471   async_dram_1/async_dram_1/txn_fifo_empty
                                                       async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_i
    SLICE_X47Y24.B5      net (fanout=3)        1.796   async_dram_1/async_dram_1/txn_fifo_empty
    SLICE_X47Y24.B       Tilo                  0.094   opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_wr_en
                                                       async_dram_1/async_dram_1/dram_cmd_en1
    SLICE_X69Y15.C6      net (fanout=5)        1.736   dram_user_dimm1_async_app_cmd_valid
    SLICE_X69Y15.CLK     Tas                   0.029   dram_user_dimm1_async_app_cmd_ack
                                                       opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/arb_state_mux0000<2>1
                                                       opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/arb_state_0
    -------------------------------------------------  ---------------------------
    Total                                      4.126ns (0.594ns logic, 3.532ns route)
                                                       (14.4% logic, 85.6% route)

--------------------------------------------------------------------------------
Slack:                  -0.859ns (requirement - (data path - clock path skew + uncertainty))
  Source:               async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_i (FF)
  Destination:          opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/arb_state_2 (FF)
  Requirement:          3.333ns
  Data Path Delay:      3.854ns (Levels of Logic = 2)
  Clock Path Skew:      -0.275ns (1.338 - 1.613)
  Source Clock:         dram_sys_dram_clk_0 rising at 0.000ns
  Destination Clock:    dram_sys_dram_clk_0 rising at 3.333ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_i to opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/arb_state_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y16.DQ      Tcko                  0.471   async_dram_1/async_dram_1/txn_fifo_empty
                                                       async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_i
    SLICE_X47Y24.B5      net (fanout=3)        1.796   async_dram_1/async_dram_1/txn_fifo_empty
    SLICE_X47Y24.B       Tilo                  0.094   opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_wr_en
                                                       async_dram_1/async_dram_1/dram_cmd_en1
    SLICE_X56Y34.B6      net (fanout=5)        1.490   dram_user_dimm1_async_app_cmd_valid
    SLICE_X56Y34.CLK     Tas                   0.003   opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/arb_state<2>
                                                       opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/arb_state_mux0000<0>111
                                                       opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/arb_state_2
    -------------------------------------------------  ---------------------------
    Total                                      3.854ns (0.568ns logic, 3.286ns route)
                                                       (14.7% logic, 85.3% route)

--------------------------------------------------------------------------------
Slack:                  -0.856ns (requirement - (data path - clock path skew + uncertainty))
  Source:               async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_i (FF)
  Destination:          opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/arb_state_1 (FF)
  Requirement:          3.333ns
  Data Path Delay:      3.851ns (Levels of Logic = 2)
  Clock Path Skew:      -0.275ns (1.338 - 1.613)
  Source Clock:         dram_sys_dram_clk_0 rising at 0.000ns
  Destination Clock:    dram_sys_dram_clk_0 rising at 3.333ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_i to opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/arb_state_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y16.DQ      Tcko                  0.471   async_dram_1/async_dram_1/txn_fifo_empty
                                                       async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_i
    SLICE_X47Y24.B5      net (fanout=3)        1.796   async_dram_1/async_dram_1/txn_fifo_empty
    SLICE_X47Y24.B       Tilo                  0.094   opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_wr_en
                                                       async_dram_1/async_dram_1/dram_cmd_en1
    SLICE_X56Y34.A6      net (fanout=5)        1.483   dram_user_dimm1_async_app_cmd_valid
    SLICE_X56Y34.CLK     Tas                   0.007   opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/arb_state<2>
                                                       opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/arb_state_mux0000<1>11
                                                       opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/arb_state_1
    -------------------------------------------------  ---------------------------
    Total                                      3.851ns (0.572ns logic, 3.279ns route)
                                                       (14.9% logic, 85.1% route)

--------------------------------------------------------------------------------
Slack:                  -0.832ns (requirement - (data path - clock path skew + uncertainty))
  Source:               opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/arb_state_0 (FF)
  Destination:          opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/arb_state_2 (FF)
  Requirement:          3.333ns
  Data Path Delay:      3.801ns (Levels of Logic = 2)
  Clock Path Skew:      -0.301ns (1.338 - 1.639)
  Source Clock:         dram_sys_dram_clk_0 rising at 0.000ns
  Destination Clock:    dram_sys_dram_clk_0 rising at 3.333ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/arb_state_0 to opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/arb_state_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y15.CQ      Tcko                  0.450   dram_user_dimm1_async_app_cmd_ack
                                                       opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/arb_state_0
    SLICE_X47Y24.B6      net (fanout=8)        1.764   dram_user_dimm1_async_app_cmd_ack
    SLICE_X47Y24.B       Tilo                  0.094   opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_wr_en
                                                       async_dram_1/async_dram_1/dram_cmd_en1
    SLICE_X56Y34.B6      net (fanout=5)        1.490   dram_user_dimm1_async_app_cmd_valid
    SLICE_X56Y34.CLK     Tas                   0.003   opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/arb_state<2>
                                                       opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/arb_state_mux0000<0>111
                                                       opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/arb_state_2
    -------------------------------------------------  ---------------------------
    Total                                      3.801ns (0.547ns logic, 3.254ns route)
                                                       (14.4% logic, 85.6% route)

--------------------------------------------------------------------------------
Slack:                  -0.829ns (requirement - (data path - clock path skew + uncertainty))
  Source:               opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/arb_state_0 (FF)
  Destination:          opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/arb_state_1 (FF)
  Requirement:          3.333ns
  Data Path Delay:      3.798ns (Levels of Logic = 2)
  Clock Path Skew:      -0.301ns (1.338 - 1.639)
  Source Clock:         dram_sys_dram_clk_0 rising at 0.000ns
  Destination Clock:    dram_sys_dram_clk_0 rising at 3.333ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/arb_state_0 to opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/arb_state_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y15.CQ      Tcko                  0.450   dram_user_dimm1_async_app_cmd_ack
                                                       opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/arb_state_0
    SLICE_X47Y24.B6      net (fanout=8)        1.764   dram_user_dimm1_async_app_cmd_ack
    SLICE_X47Y24.B       Tilo                  0.094   opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_wr_en
                                                       async_dram_1/async_dram_1/dram_cmd_en1
    SLICE_X56Y34.A6      net (fanout=5)        1.483   dram_user_dimm1_async_app_cmd_valid
    SLICE_X56Y34.CLK     Tas                   0.007   opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/arb_state<2>
                                                       opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/arb_state_mux0000<1>11
                                                       opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/arb_state_1
    -------------------------------------------------  ---------------------------
    Total                                      3.798ns (0.551ns logic, 3.247ns route)
                                                       (14.5% logic, 85.5% route)

--------------------------------------------------------------------------------
Slack:                  -0.828ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/row_conflict_r_2 (FF)
  Destination:          dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/state_r_FSM_FFd2 (FF)
  Requirement:          3.333ns
  Data Path Delay:      4.072ns (Levels of Logic = 3)
  Clock Path Skew:      -0.026ns (0.130 - 0.156)
  Source Clock:         dram_sys_dram_clk_0 rising at 0.000ns
  Destination Clock:    dram_sys_dram_clk_0 rising at 3.333ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/row_conflict_r_2 to dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/state_r_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X83Y57.AQ      Tcko                  0.450   dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/row_conflict_r<2>
                                                       dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/row_conflict_r_2
    SLICE_X53Y48.A5      net (fanout=3)        1.608   dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/row_conflict_r<2>
    SLICE_X53Y48.A       Tilo                  0.094   chan_550_clean_startDAC_user_data_out<0>
                                                       dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/conflict_detect_or0000_SW1
    SLICE_X82Y46.C6      net (fanout=1)        1.371   dram_controller_inst/N521
    SLICE_X82Y46.C       Tilo                  0.094   dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/state_r_FSM_FFd7
                                                       dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/conflict_detect1
    SLICE_X83Y47.AX      net (fanout=4)        0.343   dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/conflict_detect
    SLICE_X83Y47.CLK     Tdick                 0.112   dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/state_r_FSM_FFd2
                                                       dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/state_r_FSM_FFd2-In1
                                                       dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/state_r_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      4.072ns (0.750ns logic, 3.322ns route)
                                                       (18.4% logic, 81.6% route)

--------------------------------------------------------------------------------
Slack:                  -0.803ns (requirement - (data path - clock path skew + uncertainty))
  Source:               opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/arb_state_0 (FF)
  Destination:          opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/arb_state_0 (FF)
  Requirement:          3.333ns
  Data Path Delay:      4.073ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         dram_sys_dram_clk_0 rising at 0.000ns
  Destination Clock:    dram_sys_dram_clk_0 rising at 3.333ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/arb_state_0 to opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/arb_state_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y15.CQ      Tcko                  0.450   dram_user_dimm1_async_app_cmd_ack
                                                       opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/arb_state_0
    SLICE_X47Y24.B6      net (fanout=8)        1.764   dram_user_dimm1_async_app_cmd_ack
    SLICE_X47Y24.B       Tilo                  0.094   opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_wr_en
                                                       async_dram_1/async_dram_1/dram_cmd_en1
    SLICE_X69Y15.C6      net (fanout=5)        1.736   dram_user_dimm1_async_app_cmd_valid
    SLICE_X69Y15.CLK     Tas                   0.029   dram_user_dimm1_async_app_cmd_ack
                                                       opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/arb_state_mux0000<2>1
                                                       opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/arb_state_0
    -------------------------------------------------  ---------------------------
    Total                                      4.073ns (0.573ns logic, 3.500ns route)
                                                       (14.1% logic, 85.9% route)

--------------------------------------------------------------------------------
Slack:                  -0.787ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/row_conflict_r_2 (FF)
  Destination:          dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/state_r_FSM_FFd7 (FF)
  Requirement:          3.333ns
  Data Path Delay:      4.062ns (Levels of Logic = 3)
  Clock Path Skew:      0.005ns (0.161 - 0.156)
  Source Clock:         dram_sys_dram_clk_0 rising at 0.000ns
  Destination Clock:    dram_sys_dram_clk_0 rising at 3.333ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/row_conflict_r_2 to dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/state_r_FSM_FFd7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X83Y57.AQ      Tcko                  0.450   dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/row_conflict_r<2>
                                                       dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/row_conflict_r_2
    SLICE_X53Y48.A5      net (fanout=3)        1.608   dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/row_conflict_r<2>
    SLICE_X53Y48.A       Tilo                  0.094   chan_550_clean_startDAC_user_data_out<0>
                                                       dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/conflict_detect_or0000_SW1
    SLICE_X82Y46.C6      net (fanout=1)        1.371   dram_controller_inst/N521
    SLICE_X82Y46.C       Tilo                  0.094   dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/state_r_FSM_FFd7
                                                       dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/conflict_detect1
    SLICE_X82Y46.B5      net (fanout=4)        0.418   dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/conflict_detect
    SLICE_X82Y46.CLK     Tas                   0.027   dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/state_r_FSM_FFd7
                                                       dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/state_r_FSM_FFd7-In541
                                                       dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_ctrl/state_r_FSM_FFd7
    -------------------------------------------------  ---------------------------
    Total                                      4.062ns (0.665ns logic, 3.397ns route)
                                                       (16.4% logic, 83.6% route)

--------------------------------------------------------------------------------
Slack:                  -0.760ns (requirement - (data path - clock path skew + uncertainty))
  Source:               async_dram_1/async_dram_1/cycle_wait (FF)
  Destination:          opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/arb_state_2 (FF)
  Requirement:          3.333ns
  Data Path Delay:      3.864ns (Levels of Logic = 2)
  Clock Path Skew:      -0.166ns (0.487 - 0.653)
  Source Clock:         dram_sys_dram_clk_0 rising at 0.000ns
  Destination Clock:    dram_sys_dram_clk_0 rising at 3.333ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: async_dram_1/async_dram_1/cycle_wait to opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/arb_state_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y26.AQ      Tcko                  0.450   async_dram_1/async_dram_1/cycle_wait
                                                       async_dram_1/async_dram_1/cycle_wait
    SLICE_X47Y24.B4      net (fanout=8)        1.827   async_dram_1/async_dram_1/cycle_wait
    SLICE_X47Y24.B       Tilo                  0.094   opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_wr_en
                                                       async_dram_1/async_dram_1/dram_cmd_en1
    SLICE_X56Y34.B6      net (fanout=5)        1.490   dram_user_dimm1_async_app_cmd_valid
    SLICE_X56Y34.CLK     Tas                   0.003   opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/arb_state<2>
                                                       opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/arb_state_mux0000<0>111
                                                       opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/arb_state_2
    -------------------------------------------------  ---------------------------
    Total                                      3.864ns (0.547ns logic, 3.317ns route)
                                                       (14.2% logic, 85.8% route)

--------------------------------------------------------------------------------
Slack:                  -0.757ns (requirement - (data path - clock path skew + uncertainty))
  Source:               async_dram_1/async_dram_1/cycle_wait (FF)
  Destination:          opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/arb_state_1 (FF)
  Requirement:          3.333ns
  Data Path Delay:      3.861ns (Levels of Logic = 2)
  Clock Path Skew:      -0.166ns (0.487 - 0.653)
  Source Clock:         dram_sys_dram_clk_0 rising at 0.000ns
  Destination Clock:    dram_sys_dram_clk_0 rising at 3.333ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: async_dram_1/async_dram_1/cycle_wait to opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/arb_state_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y26.AQ      Tcko                  0.450   async_dram_1/async_dram_1/cycle_wait
                                                       async_dram_1/async_dram_1/cycle_wait
    SLICE_X47Y24.B4      net (fanout=8)        1.827   async_dram_1/async_dram_1/cycle_wait
    SLICE_X47Y24.B       Tilo                  0.094   opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_wr_en
                                                       async_dram_1/async_dram_1/dram_cmd_en1
    SLICE_X56Y34.A6      net (fanout=5)        1.483   dram_user_dimm1_async_app_cmd_valid
    SLICE_X56Y34.CLK     Tas                   0.007   opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/arb_state<2>
                                                       opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/arb_state_mux0000<1>11
                                                       opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/arb_state_1
    -------------------------------------------------  ---------------------------
    Total                                      3.861ns (0.551ns logic, 3.310ns route)
                                                       (14.3% logic, 85.7% route)

--------------------------------------------------------------------------------
Slack:                  -0.486ns (requirement - (data path - clock path skew + uncertainty))
  Source:               async_dram_1/async_dram_1/dram_reset (FF)
  Destination:          opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.mem_opb_attach_inst/wait_reg (FF)
  Requirement:          3.333ns
  Data Path Delay:      3.655ns (Levels of Logic = 1)
  Clock Path Skew:      -0.101ns (1.412 - 1.513)
  Source Clock:         dram_sys_dram_clk_0 rising at 0.000ns
  Destination Clock:    dram_sys_dram_clk_0 rising at 3.333ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: async_dram_1/async_dram_1/dram_reset to opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.mem_opb_attach_inst/wait_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y31.CQ      Tcko                  0.450   dram_user_reset
                                                       async_dram_1/async_dram_1/dram_reset
    SLICE_X68Y31.A5      net (fanout=78)       2.098   dram_user_reset
    SLICE_X68Y31.A       Tilo                  0.094   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/fir_5589f10850/single_port_ram4_data_out_net(7)
                                                       opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.mem_opb_attach_inst/wait_reg_or00001
    SLICE_X67Y31.SR      net (fanout=1)        0.468   opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.mem_opb_attach_inst/wait_reg_or0000
    SLICE_X67Y31.CLK     Tsrck                 0.545   opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.mem_opb_attach_inst/wait_reg
                                                       opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.mem_opb_attach_inst/wait_reg
    -------------------------------------------------  ---------------------------
    Total                                      3.655ns (1.089ns logic, 2.566ns route)
                                                       (29.8% logic, 70.2% route)

--------------------------------------------------------------------------------
Slack:                  -0.455ns (requirement - (data path - clock path skew + uncertainty))
  Source:               async_dram_1/async_dram_1/dram_reset (FF)
  Destination:          opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.mem_opb_attach_inst/resp_reg (FF)
  Requirement:          3.333ns
  Data Path Delay:      3.629ns (Levels of Logic = 1)
  Clock Path Skew:      -0.096ns (1.417 - 1.513)
  Source Clock:         dram_sys_dram_clk_0 rising at 0.000ns
  Destination Clock:    dram_sys_dram_clk_0 rising at 3.333ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: async_dram_1/async_dram_1/dram_reset to opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.mem_opb_attach_inst/resp_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y31.CQ      Tcko                  0.450   dram_user_reset
                                                       async_dram_1/async_dram_1/dram_reset
    SLICE_X73Y31.D6      net (fanout=78)       2.007   dram_user_reset
    SLICE_X73Y31.D       Tilo                  0.094   dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_usr_top/u_usr_rd/rd_data_in_rise_r<45>
                                                       opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.mem_opb_attach_inst/resp_reg_or00001
    SLICE_X66Y32.SR      net (fanout=1)        0.537   opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.mem_opb_attach_inst/resp_reg_or0000
    SLICE_X66Y32.CLK     Tsrck                 0.541   opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.mem_opb_attach_inst/resp_reg
                                                       opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.mem_opb_attach_inst/resp_reg
    -------------------------------------------------  ---------------------------
    Total                                      3.629ns (1.085ns logic, 2.544ns route)
                                                       (29.9% logic, 70.1% route)

--------------------------------------------------------------------------------
Slack:                  -0.415ns (requirement - (data path - clock path skew + uncertainty))
  Source:               async_dram_1/async_dram_1/dram_reset (FF)
  Destination:          async_dram_1/async_dram_1/cycle_wait (FF)
  Requirement:          3.333ns
  Data Path Delay:      3.630ns (Levels of Logic = 1)
  Clock Path Skew:      -0.055ns (1.458 - 1.513)
  Source Clock:         dram_sys_dram_clk_0 rising at 0.000ns
  Destination Clock:    dram_sys_dram_clk_0 rising at 3.333ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: async_dram_1/async_dram_1/dram_reset to async_dram_1/async_dram_1/cycle_wait
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y31.CQ      Tcko                  0.450   dram_user_reset
                                                       async_dram_1/async_dram_1/dram_reset
    SLICE_X61Y26.A5      net (fanout=78)       1.782   dram_user_reset
    SLICE_X61Y26.A       Tilo                  0.094   dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wdf_data_r<36>
                                                       async_dram_1/async_dram_1/cycle_wait_or00001
    SLICE_X71Y26.SR      net (fanout=1)        0.759   async_dram_1/async_dram_1/cycle_wait_or0000
    SLICE_X71Y26.CLK     Tsrck                 0.545   async_dram_1/async_dram_1/cycle_wait
                                                       async_dram_1/async_dram_1/cycle_wait
    -------------------------------------------------  ---------------------------
    Total                                      3.630ns (1.089ns logic, 2.541ns route)
                                                       (30.0% logic, 70.0% route)

--------------------------------------------------------------------------------
Slack:                  -0.413ns (requirement - (data path - clock path skew + uncertainty))
  Source:               async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/mem/dout_i_32 (FF)
  Destination:          async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_54 (FF)
  Requirement:          3.333ns
  Data Path Delay:      3.540ns (Levels of Logic = 2)
  Clock Path Skew:      -0.143ns (1.420 - 1.563)
  Source Clock:         dram_sys_dram_clk_0 rising at 0.000ns
  Destination Clock:    dram_sys_dram_clk_0 rising at 3.333ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/mem/dout_i_32 to async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_54
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y27.AQ      Tcko                  0.450   dram_user_dimm1_async_app_cmd_rnw
                                                       async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/mem/dout_i_32
    SLICE_X71Y13.C4      net (fanout=3)        1.109   dram_user_dimm1_async_app_cmd_rnw
    SLICE_X71Y13.C       Tilo                  0.094   async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/gdm.dm/dout_i<55>
                                                       async_dram_1/async_dram_1/dat_fifo_re1
    SLICE_X65Y10.C6      net (fanout=15)       0.808   async_dram_1/async_dram_1/dat_fifo_re
    SLICE_X65Y10.C       Tilo                  0.094   dram_user_dimm1_async_app_wr_data<43>
                                                       async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/RAM_REGOUT_EN1
    SLICE_X63Y11.CE      net (fanout=14)       0.756   async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/ram_regout_en
    SLICE_X63Y11.CLK     Tceck                 0.229   dram_user_dimm1_async_app_wr_data<55>
                                                       async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_54
    -------------------------------------------------  ---------------------------
    Total                                      3.540ns (0.867ns logic, 2.673ns route)
                                                       (24.5% logic, 75.5% route)

--------------------------------------------------------------------------------
Slack:                  -0.413ns (requirement - (data path - clock path skew + uncertainty))
  Source:               async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/mem/dout_i_32 (FF)
  Destination:          async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_53 (FF)
  Requirement:          3.333ns
  Data Path Delay:      3.540ns (Levels of Logic = 2)
  Clock Path Skew:      -0.143ns (1.420 - 1.563)
  Source Clock:         dram_sys_dram_clk_0 rising at 0.000ns
  Destination Clock:    dram_sys_dram_clk_0 rising at 3.333ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/mem/dout_i_32 to async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_53
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y27.AQ      Tcko                  0.450   dram_user_dimm1_async_app_cmd_rnw
                                                       async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/mem/dout_i_32
    SLICE_X71Y13.C4      net (fanout=3)        1.109   dram_user_dimm1_async_app_cmd_rnw
    SLICE_X71Y13.C       Tilo                  0.094   async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/gdm.dm/dout_i<55>
                                                       async_dram_1/async_dram_1/dat_fifo_re1
    SLICE_X65Y10.C6      net (fanout=15)       0.808   async_dram_1/async_dram_1/dat_fifo_re
    SLICE_X65Y10.C       Tilo                  0.094   dram_user_dimm1_async_app_wr_data<43>
                                                       async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/RAM_REGOUT_EN1
    SLICE_X63Y11.CE      net (fanout=14)       0.756   async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/ram_regout_en
    SLICE_X63Y11.CLK     Tceck                 0.229   dram_user_dimm1_async_app_wr_data<55>
                                                       async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_53
    -------------------------------------------------  ---------------------------
    Total                                      3.540ns (0.867ns logic, 2.673ns route)
                                                       (24.5% logic, 75.5% route)

--------------------------------------------------------------------------------
Slack:                  -0.413ns (requirement - (data path - clock path skew + uncertainty))
  Source:               async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/mem/dout_i_32 (FF)
  Destination:          async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_52 (FF)
  Requirement:          3.333ns
  Data Path Delay:      3.540ns (Levels of Logic = 2)
  Clock Path Skew:      -0.143ns (1.420 - 1.563)
  Source Clock:         dram_sys_dram_clk_0 rising at 0.000ns
  Destination Clock:    dram_sys_dram_clk_0 rising at 3.333ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/mem/dout_i_32 to async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_52
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y27.AQ      Tcko                  0.450   dram_user_dimm1_async_app_cmd_rnw
                                                       async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/mem/dout_i_32
    SLICE_X71Y13.C4      net (fanout=3)        1.109   dram_user_dimm1_async_app_cmd_rnw
    SLICE_X71Y13.C       Tilo                  0.094   async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/gdm.dm/dout_i<55>
                                                       async_dram_1/async_dram_1/dat_fifo_re1
    SLICE_X65Y10.C6      net (fanout=15)       0.808   async_dram_1/async_dram_1/dat_fifo_re
    SLICE_X65Y10.C       Tilo                  0.094   dram_user_dimm1_async_app_wr_data<43>
                                                       async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/RAM_REGOUT_EN1
    SLICE_X63Y11.CE      net (fanout=14)       0.756   async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/ram_regout_en
    SLICE_X63Y11.CLK     Tceck                 0.229   dram_user_dimm1_async_app_wr_data<55>
                                                       async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_52
    -------------------------------------------------  ---------------------------
    Total                                      3.540ns (0.867ns logic, 2.673ns route)
                                                       (24.5% logic, 75.5% route)

--------------------------------------------------------------------------------
Slack:                  -0.413ns (requirement - (data path - clock path skew + uncertainty))
  Source:               async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/mem/dout_i_32 (FF)
  Destination:          async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_55 (FF)
  Requirement:          3.333ns
  Data Path Delay:      3.540ns (Levels of Logic = 2)
  Clock Path Skew:      -0.143ns (1.420 - 1.563)
  Source Clock:         dram_sys_dram_clk_0 rising at 0.000ns
  Destination Clock:    dram_sys_dram_clk_0 rising at 3.333ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/mem/dout_i_32 to async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_55
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y27.AQ      Tcko                  0.450   dram_user_dimm1_async_app_cmd_rnw
                                                       async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/mem/dout_i_32
    SLICE_X71Y13.C4      net (fanout=3)        1.109   dram_user_dimm1_async_app_cmd_rnw
    SLICE_X71Y13.C       Tilo                  0.094   async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/gdm.dm/dout_i<55>
                                                       async_dram_1/async_dram_1/dat_fifo_re1
    SLICE_X65Y10.C6      net (fanout=15)       0.808   async_dram_1/async_dram_1/dat_fifo_re
    SLICE_X65Y10.C       Tilo                  0.094   dram_user_dimm1_async_app_wr_data<43>
                                                       async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/RAM_REGOUT_EN1
    SLICE_X63Y11.CE      net (fanout=14)       0.756   async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/ram_regout_en
    SLICE_X63Y11.CLK     Tceck                 0.229   dram_user_dimm1_async_app_wr_data<55>
                                                       async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_55
    -------------------------------------------------  ---------------------------
    Total                                      3.540ns (0.867ns logic, 2.673ns route)
                                                       (24.5% logic, 75.5% route)

--------------------------------------------------------------------------------
Slack:                  -0.410ns (requirement - (data path - clock path skew + uncertainty))
  Source:               async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/mem/dout_i_32 (FF)
  Destination:          async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_156 (FF)
  Requirement:          3.333ns
  Data Path Delay:      3.537ns (Levels of Logic = 2)
  Clock Path Skew:      -0.143ns (1.420 - 1.563)
  Source Clock:         dram_sys_dram_clk_0 rising at 0.000ns
  Destination Clock:    dram_sys_dram_clk_0 rising at 3.333ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/mem/dout_i_32 to async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_156
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y27.AQ      Tcko                  0.450   dram_user_dimm1_async_app_cmd_rnw
                                                       async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/mem/dout_i_32
    SLICE_X71Y13.C4      net (fanout=3)        1.109   dram_user_dimm1_async_app_cmd_rnw
    SLICE_X71Y13.C       Tilo                  0.094   async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/gdm.dm/dout_i<55>
                                                       async_dram_1/async_dram_1/dat_fifo_re1
    SLICE_X65Y10.C6      net (fanout=15)       0.808   async_dram_1/async_dram_1/dat_fifo_re
    SLICE_X65Y10.C       Tilo                  0.094   dram_user_dimm1_async_app_wr_data<43>
                                                       async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/RAM_REGOUT_EN1
    SLICE_X62Y11.CE      net (fanout=14)       0.756   async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/ram_regout_en
    SLICE_X62Y11.CLK     Tceck                 0.226   dram_user_dimm1_async_app_wr_be<15>
                                                       async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_156
    -------------------------------------------------  ---------------------------
    Total                                      3.537ns (0.864ns logic, 2.673ns route)
                                                       (24.4% logic, 75.6% route)

--------------------------------------------------------------------------------
Slack:                  -0.410ns (requirement - (data path - clock path skew + uncertainty))
  Source:               async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/mem/dout_i_32 (FF)
  Destination:          async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_159 (FF)
  Requirement:          3.333ns
  Data Path Delay:      3.537ns (Levels of Logic = 2)
  Clock Path Skew:      -0.143ns (1.420 - 1.563)
  Source Clock:         dram_sys_dram_clk_0 rising at 0.000ns
  Destination Clock:    dram_sys_dram_clk_0 rising at 3.333ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/mem/dout_i_32 to async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_159
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y27.AQ      Tcko                  0.450   dram_user_dimm1_async_app_cmd_rnw
                                                       async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/mem/dout_i_32
    SLICE_X71Y13.C4      net (fanout=3)        1.109   dram_user_dimm1_async_app_cmd_rnw
    SLICE_X71Y13.C       Tilo                  0.094   async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/gdm.dm/dout_i<55>
                                                       async_dram_1/async_dram_1/dat_fifo_re1
    SLICE_X65Y10.C6      net (fanout=15)       0.808   async_dram_1/async_dram_1/dat_fifo_re
    SLICE_X65Y10.C       Tilo                  0.094   dram_user_dimm1_async_app_wr_data<43>
                                                       async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/RAM_REGOUT_EN1
    SLICE_X62Y11.CE      net (fanout=14)       0.756   async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/ram_regout_en
    SLICE_X62Y11.CLK     Tceck                 0.226   dram_user_dimm1_async_app_wr_be<15>
                                                       async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_159
    -------------------------------------------------  ---------------------------
    Total                                      3.537ns (0.864ns logic, 2.673ns route)
                                                       (24.4% logic, 75.6% route)

--------------------------------------------------------------------------------
Slack:                  -0.410ns (requirement - (data path - clock path skew + uncertainty))
  Source:               async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/mem/dout_i_32 (FF)
  Destination:          async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_157 (FF)
  Requirement:          3.333ns
  Data Path Delay:      3.537ns (Levels of Logic = 2)
  Clock Path Skew:      -0.143ns (1.420 - 1.563)
  Source Clock:         dram_sys_dram_clk_0 rising at 0.000ns
  Destination Clock:    dram_sys_dram_clk_0 rising at 3.333ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/mem/dout_i_32 to async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_157
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y27.AQ      Tcko                  0.450   dram_user_dimm1_async_app_cmd_rnw
                                                       async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/mem/dout_i_32
    SLICE_X71Y13.C4      net (fanout=3)        1.109   dram_user_dimm1_async_app_cmd_rnw
    SLICE_X71Y13.C       Tilo                  0.094   async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/gdm.dm/dout_i<55>
                                                       async_dram_1/async_dram_1/dat_fifo_re1
    SLICE_X65Y10.C6      net (fanout=15)       0.808   async_dram_1/async_dram_1/dat_fifo_re
    SLICE_X65Y10.C       Tilo                  0.094   dram_user_dimm1_async_app_wr_data<43>
                                                       async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/RAM_REGOUT_EN1
    SLICE_X62Y11.CE      net (fanout=14)       0.756   async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/ram_regout_en
    SLICE_X62Y11.CLK     Tceck                 0.226   dram_user_dimm1_async_app_wr_be<15>
                                                       async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_157
    -------------------------------------------------  ---------------------------
    Total                                      3.537ns (0.864ns logic, 2.673ns route)
                                                       (24.4% logic, 75.6% route)

--------------------------------------------------------------------------------
Slack:                  -0.410ns (requirement - (data path - clock path skew + uncertainty))
  Source:               async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/mem/dout_i_32 (FF)
  Destination:          async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_158 (FF)
  Requirement:          3.333ns
  Data Path Delay:      3.537ns (Levels of Logic = 2)
  Clock Path Skew:      -0.143ns (1.420 - 1.563)
  Source Clock:         dram_sys_dram_clk_0 rising at 0.000ns
  Destination Clock:    dram_sys_dram_clk_0 rising at 3.333ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/mem/dout_i_32 to async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_158
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y27.AQ      Tcko                  0.450   dram_user_dimm1_async_app_cmd_rnw
                                                       async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/mem/dout_i_32
    SLICE_X71Y13.C4      net (fanout=3)        1.109   dram_user_dimm1_async_app_cmd_rnw
    SLICE_X71Y13.C       Tilo                  0.094   async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/gdm.dm/dout_i<55>
                                                       async_dram_1/async_dram_1/dat_fifo_re1
    SLICE_X65Y10.C6      net (fanout=15)       0.808   async_dram_1/async_dram_1/dat_fifo_re
    SLICE_X65Y10.C       Tilo                  0.094   dram_user_dimm1_async_app_wr_data<43>
                                                       async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/RAM_REGOUT_EN1
    SLICE_X62Y11.CE      net (fanout=14)       0.756   async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/ram_regout_en
    SLICE_X62Y11.CLK     Tceck                 0.226   dram_user_dimm1_async_app_wr_be<15>
                                                       async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_158
    -------------------------------------------------  ---------------------------
    Total                                      3.537ns (0.864ns logic, 2.673ns route)
                                                       (24.4% logic, 75.6% route)

--------------------------------------------------------------------------------
Slack:                  -0.369ns (requirement - (data path - clock path skew + uncertainty))
  Source:               async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_i (FF)
  Destination:          opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_cmd_valid_reg (FF)
  Requirement:          3.333ns
  Data Path Delay:      3.353ns (Levels of Logic = 2)
  Clock Path Skew:      -0.286ns (1.327 - 1.613)
  Source Clock:         dram_sys_dram_clk_0 rising at 0.000ns
  Destination Clock:    dram_sys_dram_clk_0 rising at 3.333ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_i to opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_cmd_valid_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y16.DQ      Tcko                  0.471   async_dram_1/async_dram_1/txn_fifo_empty
                                                       async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/empty_fwft_i
    SLICE_X47Y24.B5      net (fanout=3)        1.796   async_dram_1/async_dram_1/txn_fifo_empty
    SLICE_X47Y24.B       Tilo                  0.094   opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_wr_en
                                                       async_dram_1/async_dram_1/dram_cmd_en1
    SLICE_X55Y24.C5      net (fanout=5)        0.963   dram_user_dimm1_async_app_cmd_valid
    SLICE_X55Y24.CLK     Tas                   0.029   dram_ctrl_app_cmd_valid
                                                       opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/master_cmd_valid1
                                                       opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_cmd_valid_reg
    -------------------------------------------------  ---------------------------
    Total                                      3.353ns (0.594ns logic, 2.759ns route)
                                                       (17.7% logic, 82.3% route)

--------------------------------------------------------------------------------
Slack:                  -0.342ns (requirement - (data path - clock path skew + uncertainty))
  Source:               opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/arb_state_0 (FF)
  Destination:          opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_cmd_valid_reg (FF)
  Requirement:          3.333ns
  Data Path Delay:      3.300ns (Levels of Logic = 2)
  Clock Path Skew:      -0.312ns (1.327 - 1.639)
  Source Clock:         dram_sys_dram_clk_0 rising at 0.000ns
  Destination Clock:    dram_sys_dram_clk_0 rising at 3.333ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/arb_state_0 to opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_cmd_valid_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y15.CQ      Tcko                  0.450   dram_user_dimm1_async_app_cmd_ack
                                                       opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/arb_state_0
    SLICE_X47Y24.B6      net (fanout=8)        1.764   dram_user_dimm1_async_app_cmd_ack
    SLICE_X47Y24.B       Tilo                  0.094   opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_wr_en
                                                       async_dram_1/async_dram_1/dram_cmd_en1
    SLICE_X55Y24.C5      net (fanout=5)        0.963   dram_user_dimm1_async_app_cmd_valid
    SLICE_X55Y24.CLK     Tas                   0.029   dram_ctrl_app_cmd_valid
                                                       opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/master_cmd_valid1
                                                       opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_cmd_valid_reg
    -------------------------------------------------  ---------------------------
    Total                                      3.300ns (0.573ns logic, 2.727ns route)
                                                       (17.4% logic, 82.6% route)

--------------------------------------------------------------------------------
Slack:                  -0.295ns (requirement - (data path - clock path skew + uncertainty))
  Source:               async_dram_1/async_dram_1/cycle_wait (FF)
  Destination:          async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_54 (FF)
  Requirement:          3.333ns
  Data Path Delay:      3.417ns (Levels of Logic = 2)
  Clock Path Skew:      -0.148ns (1.420 - 1.568)
  Source Clock:         dram_sys_dram_clk_0 rising at 0.000ns
  Destination Clock:    dram_sys_dram_clk_0 rising at 3.333ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: async_dram_1/async_dram_1/cycle_wait to async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_54
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y26.AQ      Tcko                  0.450   async_dram_1/async_dram_1/cycle_wait
                                                       async_dram_1/async_dram_1/cycle_wait
    SLICE_X71Y13.C6      net (fanout=8)        0.986   async_dram_1/async_dram_1/cycle_wait
    SLICE_X71Y13.C       Tilo                  0.094   async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/gdm.dm/dout_i<55>
                                                       async_dram_1/async_dram_1/dat_fifo_re1
    SLICE_X65Y10.C6      net (fanout=15)       0.808   async_dram_1/async_dram_1/dat_fifo_re
    SLICE_X65Y10.C       Tilo                  0.094   dram_user_dimm1_async_app_wr_data<43>
                                                       async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/RAM_REGOUT_EN1
    SLICE_X63Y11.CE      net (fanout=14)       0.756   async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/ram_regout_en
    SLICE_X63Y11.CLK     Tceck                 0.229   dram_user_dimm1_async_app_wr_data<55>
                                                       async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_54
    -------------------------------------------------  ---------------------------
    Total                                      3.417ns (0.867ns logic, 2.550ns route)
                                                       (25.4% logic, 74.6% route)

--------------------------------------------------------------------------------
Slack:                  -0.295ns (requirement - (data path - clock path skew + uncertainty))
  Source:               async_dram_1/async_dram_1/cycle_wait (FF)
  Destination:          async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_52 (FF)
  Requirement:          3.333ns
  Data Path Delay:      3.417ns (Levels of Logic = 2)
  Clock Path Skew:      -0.148ns (1.420 - 1.568)
  Source Clock:         dram_sys_dram_clk_0 rising at 0.000ns
  Destination Clock:    dram_sys_dram_clk_0 rising at 3.333ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: async_dram_1/async_dram_1/cycle_wait to async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_52
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y26.AQ      Tcko                  0.450   async_dram_1/async_dram_1/cycle_wait
                                                       async_dram_1/async_dram_1/cycle_wait
    SLICE_X71Y13.C6      net (fanout=8)        0.986   async_dram_1/async_dram_1/cycle_wait
    SLICE_X71Y13.C       Tilo                  0.094   async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/gdm.dm/dout_i<55>
                                                       async_dram_1/async_dram_1/dat_fifo_re1
    SLICE_X65Y10.C6      net (fanout=15)       0.808   async_dram_1/async_dram_1/dat_fifo_re
    SLICE_X65Y10.C       Tilo                  0.094   dram_user_dimm1_async_app_wr_data<43>
                                                       async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/RAM_REGOUT_EN1
    SLICE_X63Y11.CE      net (fanout=14)       0.756   async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/ram_regout_en
    SLICE_X63Y11.CLK     Tceck                 0.229   dram_user_dimm1_async_app_wr_data<55>
                                                       async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_52
    -------------------------------------------------  ---------------------------
    Total                                      3.417ns (0.867ns logic, 2.550ns route)
                                                       (25.4% logic, 74.6% route)

--------------------------------------------------------------------------------
Slack:                  -0.295ns (requirement - (data path - clock path skew + uncertainty))
  Source:               async_dram_1/async_dram_1/cycle_wait (FF)
  Destination:          async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_55 (FF)
  Requirement:          3.333ns
  Data Path Delay:      3.417ns (Levels of Logic = 2)
  Clock Path Skew:      -0.148ns (1.420 - 1.568)
  Source Clock:         dram_sys_dram_clk_0 rising at 0.000ns
  Destination Clock:    dram_sys_dram_clk_0 rising at 3.333ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: async_dram_1/async_dram_1/cycle_wait to async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_55
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y26.AQ      Tcko                  0.450   async_dram_1/async_dram_1/cycle_wait
                                                       async_dram_1/async_dram_1/cycle_wait
    SLICE_X71Y13.C6      net (fanout=8)        0.986   async_dram_1/async_dram_1/cycle_wait
    SLICE_X71Y13.C       Tilo                  0.094   async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/gdm.dm/dout_i<55>
                                                       async_dram_1/async_dram_1/dat_fifo_re1
    SLICE_X65Y10.C6      net (fanout=15)       0.808   async_dram_1/async_dram_1/dat_fifo_re
    SLICE_X65Y10.C       Tilo                  0.094   dram_user_dimm1_async_app_wr_data<43>
                                                       async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/RAM_REGOUT_EN1
    SLICE_X63Y11.CE      net (fanout=14)       0.756   async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/ram_regout_en
    SLICE_X63Y11.CLK     Tceck                 0.229   dram_user_dimm1_async_app_wr_data<55>
                                                       async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_55
    -------------------------------------------------  ---------------------------
    Total                                      3.417ns (0.867ns logic, 2.550ns route)
                                                       (25.4% logic, 74.6% route)

--------------------------------------------------------------------------------
Slack:                  -0.295ns (requirement - (data path - clock path skew + uncertainty))
  Source:               async_dram_1/async_dram_1/cycle_wait (FF)
  Destination:          async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_53 (FF)
  Requirement:          3.333ns
  Data Path Delay:      3.417ns (Levels of Logic = 2)
  Clock Path Skew:      -0.148ns (1.420 - 1.568)
  Source Clock:         dram_sys_dram_clk_0 rising at 0.000ns
  Destination Clock:    dram_sys_dram_clk_0 rising at 3.333ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: async_dram_1/async_dram_1/cycle_wait to async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_53
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y26.AQ      Tcko                  0.450   async_dram_1/async_dram_1/cycle_wait
                                                       async_dram_1/async_dram_1/cycle_wait
    SLICE_X71Y13.C6      net (fanout=8)        0.986   async_dram_1/async_dram_1/cycle_wait
    SLICE_X71Y13.C       Tilo                  0.094   async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/gdm.dm/dout_i<55>
                                                       async_dram_1/async_dram_1/dat_fifo_re1
    SLICE_X65Y10.C6      net (fanout=15)       0.808   async_dram_1/async_dram_1/dat_fifo_re
    SLICE_X65Y10.C       Tilo                  0.094   dram_user_dimm1_async_app_wr_data<43>
                                                       async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/RAM_REGOUT_EN1
    SLICE_X63Y11.CE      net (fanout=14)       0.756   async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/ram_regout_en
    SLICE_X63Y11.CLK     Tceck                 0.229   dram_user_dimm1_async_app_wr_data<55>
                                                       async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_53
    -------------------------------------------------  ---------------------------
    Total                                      3.417ns (0.867ns logic, 2.550ns route)
                                                       (25.4% logic, 74.6% route)

--------------------------------------------------------------------------------
Slack:                  -0.292ns (requirement - (data path - clock path skew + uncertainty))
  Source:               async_dram_1/async_dram_1/cycle_wait (FF)
  Destination:          async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_157 (FF)
  Requirement:          3.333ns
  Data Path Delay:      3.414ns (Levels of Logic = 2)
  Clock Path Skew:      -0.148ns (1.420 - 1.568)
  Source Clock:         dram_sys_dram_clk_0 rising at 0.000ns
  Destination Clock:    dram_sys_dram_clk_0 rising at 3.333ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: async_dram_1/async_dram_1/cycle_wait to async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_157
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y26.AQ      Tcko                  0.450   async_dram_1/async_dram_1/cycle_wait
                                                       async_dram_1/async_dram_1/cycle_wait
    SLICE_X71Y13.C6      net (fanout=8)        0.986   async_dram_1/async_dram_1/cycle_wait
    SLICE_X71Y13.C       Tilo                  0.094   async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/gdm.dm/dout_i<55>
                                                       async_dram_1/async_dram_1/dat_fifo_re1
    SLICE_X65Y10.C6      net (fanout=15)       0.808   async_dram_1/async_dram_1/dat_fifo_re
    SLICE_X65Y10.C       Tilo                  0.094   dram_user_dimm1_async_app_wr_data<43>
                                                       async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/RAM_REGOUT_EN1
    SLICE_X62Y11.CE      net (fanout=14)       0.756   async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/ram_regout_en
    SLICE_X62Y11.CLK     Tceck                 0.226   dram_user_dimm1_async_app_wr_be<15>
                                                       async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_157
    -------------------------------------------------  ---------------------------
    Total                                      3.414ns (0.864ns logic, 2.550ns route)
                                                       (25.3% logic, 74.7% route)

--------------------------------------------------------------------------------
Slack:                  -0.292ns (requirement - (data path - clock path skew + uncertainty))
  Source:               async_dram_1/async_dram_1/cycle_wait (FF)
  Destination:          async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_159 (FF)
  Requirement:          3.333ns
  Data Path Delay:      3.414ns (Levels of Logic = 2)
  Clock Path Skew:      -0.148ns (1.420 - 1.568)
  Source Clock:         dram_sys_dram_clk_0 rising at 0.000ns
  Destination Clock:    dram_sys_dram_clk_0 rising at 3.333ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: async_dram_1/async_dram_1/cycle_wait to async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_159
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y26.AQ      Tcko                  0.450   async_dram_1/async_dram_1/cycle_wait
                                                       async_dram_1/async_dram_1/cycle_wait
    SLICE_X71Y13.C6      net (fanout=8)        0.986   async_dram_1/async_dram_1/cycle_wait
    SLICE_X71Y13.C       Tilo                  0.094   async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/gdm.dm/dout_i<55>
                                                       async_dram_1/async_dram_1/dat_fifo_re1
    SLICE_X65Y10.C6      net (fanout=15)       0.808   async_dram_1/async_dram_1/dat_fifo_re
    SLICE_X65Y10.C       Tilo                  0.094   dram_user_dimm1_async_app_wr_data<43>
                                                       async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/RAM_REGOUT_EN1
    SLICE_X62Y11.CE      net (fanout=14)       0.756   async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/ram_regout_en
    SLICE_X62Y11.CLK     Tceck                 0.226   dram_user_dimm1_async_app_wr_be<15>
                                                       async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_159
    -------------------------------------------------  ---------------------------
    Total                                      3.414ns (0.864ns logic, 2.550ns route)
                                                       (25.3% logic, 74.7% route)

--------------------------------------------------------------------------------
Slack:                  -0.292ns (requirement - (data path - clock path skew + uncertainty))
  Source:               async_dram_1/async_dram_1/cycle_wait (FF)
  Destination:          async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_158 (FF)
  Requirement:          3.333ns
  Data Path Delay:      3.414ns (Levels of Logic = 2)
  Clock Path Skew:      -0.148ns (1.420 - 1.568)
  Source Clock:         dram_sys_dram_clk_0 rising at 0.000ns
  Destination Clock:    dram_sys_dram_clk_0 rising at 3.333ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: async_dram_1/async_dram_1/cycle_wait to async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_158
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y26.AQ      Tcko                  0.450   async_dram_1/async_dram_1/cycle_wait
                                                       async_dram_1/async_dram_1/cycle_wait
    SLICE_X71Y13.C6      net (fanout=8)        0.986   async_dram_1/async_dram_1/cycle_wait
    SLICE_X71Y13.C       Tilo                  0.094   async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/gdm.dm/dout_i<55>
                                                       async_dram_1/async_dram_1/dat_fifo_re1
    SLICE_X65Y10.C6      net (fanout=15)       0.808   async_dram_1/async_dram_1/dat_fifo_re
    SLICE_X65Y10.C       Tilo                  0.094   dram_user_dimm1_async_app_wr_data<43>
                                                       async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/RAM_REGOUT_EN1
    SLICE_X62Y11.CE      net (fanout=14)       0.756   async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/ram_regout_en
    SLICE_X62Y11.CLK     Tceck                 0.226   dram_user_dimm1_async_app_wr_be<15>
                                                       async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_158
    -------------------------------------------------  ---------------------------
    Total                                      3.414ns (0.864ns logic, 2.550ns route)
                                                       (25.3% logic, 74.7% route)

--------------------------------------------------------------------------------
Slack:                  -0.292ns (requirement - (data path - clock path skew + uncertainty))
  Source:               async_dram_1/async_dram_1/cycle_wait (FF)
  Destination:          async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_156 (FF)
  Requirement:          3.333ns
  Data Path Delay:      3.414ns (Levels of Logic = 2)
  Clock Path Skew:      -0.148ns (1.420 - 1.568)
  Source Clock:         dram_sys_dram_clk_0 rising at 0.000ns
  Destination Clock:    dram_sys_dram_clk_0 rising at 3.333ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: async_dram_1/async_dram_1/cycle_wait to async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_156
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y26.AQ      Tcko                  0.450   async_dram_1/async_dram_1/cycle_wait
                                                       async_dram_1/async_dram_1/cycle_wait
    SLICE_X71Y13.C6      net (fanout=8)        0.986   async_dram_1/async_dram_1/cycle_wait
    SLICE_X71Y13.C       Tilo                  0.094   async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/gdm.dm/dout_i<55>
                                                       async_dram_1/async_dram_1/dat_fifo_re1
    SLICE_X65Y10.C6      net (fanout=15)       0.808   async_dram_1/async_dram_1/dat_fifo_re
    SLICE_X65Y10.C       Tilo                  0.094   dram_user_dimm1_async_app_wr_data<43>
                                                       async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/RAM_REGOUT_EN1
    SLICE_X62Y11.CE      net (fanout=14)       0.756   async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/ram_regout_en
    SLICE_X62Y11.CLK     Tceck                 0.226   dram_user_dimm1_async_app_wr_be<15>
                                                       async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_156
    -------------------------------------------------  ---------------------------
    Total                                      3.414ns (0.864ns logic, 2.550ns route)
                                                       (25.3% logic, 74.7% route)

--------------------------------------------------------------------------------
Slack:                  -0.270ns (requirement - (data path - clock path skew + uncertainty))
  Source:               async_dram_1/async_dram_1/cycle_wait (FF)
  Destination:          opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_cmd_valid_reg (FF)
  Requirement:          3.333ns
  Data Path Delay:      3.363ns (Levels of Logic = 2)
  Clock Path Skew:      -0.177ns (0.476 - 0.653)
  Source Clock:         dram_sys_dram_clk_0 rising at 0.000ns
  Destination Clock:    dram_sys_dram_clk_0 rising at 3.333ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: async_dram_1/async_dram_1/cycle_wait to opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_cmd_valid_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y26.AQ      Tcko                  0.450   async_dram_1/async_dram_1/cycle_wait
                                                       async_dram_1/async_dram_1/cycle_wait
    SLICE_X47Y24.B4      net (fanout=8)        1.827   async_dram_1/async_dram_1/cycle_wait
    SLICE_X47Y24.B       Tilo                  0.094   opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_wr_en
                                                       async_dram_1/async_dram_1/dram_cmd_en1
    SLICE_X55Y24.C5      net (fanout=5)        0.963   dram_user_dimm1_async_app_cmd_valid
    SLICE_X55Y24.CLK     Tas                   0.029   dram_ctrl_app_cmd_valid
                                                       opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/master_cmd_valid1
                                                       opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_cmd_valid_reg
    -------------------------------------------------  ---------------------------
    Total                                      3.363ns (0.573ns logic, 2.790ns route)
                                                       (17.0% logic, 83.0% route)

--------------------------------------------------------------------------------
Slack:                  -0.212ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_usr_top/u_usr_addr_fifo/u_af (RAM)
  Destination:          dram_controller_inst/dram_controller_inst/app_af_afull_z (FF)
  Requirement:          3.333ns
  Data Path Delay:      3.337ns (Levels of Logic = 0)
  Clock Path Skew:      -0.145ns (1.407 - 1.552)
  Source Clock:         dram_sys_dram_clk_0 rising at 0.000ns
  Destination Clock:    dram_sys_dram_clk_0 rising at 3.333ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_usr_top/u_usr_addr_fifo/u_af to dram_controller_inst/dram_controller_inst/app_af_afull_z
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    RAMB36_X5Y11.ALMOSTFULL Trcko_AFULL           1.020   dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_usr_top/u_usr_addr_fifo/u_af
                                                          dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_usr_top/u_usr_addr_fifo/u_af
    SLICE_X41Y31.BX         net (fanout=1)        2.328   dram_controller_inst/dram_controller_inst/app_af_afull
    SLICE_X41Y31.CLK        Tdick                -0.011   dram_user_reset
                                                          dram_controller_inst/dram_controller_inst/app_af_afull_z
    ----------------------------------------------------  ---------------------------
    Total                                         3.337ns (1.009ns logic, 2.328ns route)
                                                          (30.2% logic, 69.8% route)

--------------------------------------------------------------------------------
Slack:                  -0.211ns (requirement - (data path - clock path skew + uncertainty))
  Source:               async_dram_1/async_dram_1/dram_reset (FF)
  Destination:          opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.mem_opb_attach_inst/second_wr_cycle (FF)
  Requirement:          3.333ns
  Data Path Delay:      3.256ns (Levels of Logic = 1)
  Clock Path Skew:      -0.225ns (1.288 - 1.513)
  Source Clock:         dram_sys_dram_clk_0 rising at 0.000ns
  Destination Clock:    dram_sys_dram_clk_0 rising at 3.333ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: async_dram_1/async_dram_1/dram_reset to opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.mem_opb_attach_inst/second_wr_cycle
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y31.CQ      Tcko                  0.450   dram_user_reset
                                                       async_dram_1/async_dram_1/dram_reset
    SLICE_X53Y26.D4      net (fanout=78)       1.604   dram_user_reset
    SLICE_X53Y26.D       Tilo                  0.094   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/pfb_e4e97e63c9/fft1_25d63d5fcf/fft_biplex0_845e891b1d/biplex_core_f23779b06d/fft_stage_1_7e6d1cb9ca/single_port_ram_data_out_net_x3(31)
                                                       opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.mem_opb_attach_inst/second_wr_cycle_or00001
    SLICE_X48Y23.SR      net (fanout=1)        0.564   opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.mem_opb_attach_inst/second_wr_cycle_or0000
    SLICE_X48Y23.CLK     Tsrck                 0.544   opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.mem_opb_attach_inst/second_wr_cycle
                                                       opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.mem_opb_attach_inst/second_wr_cycle
    -------------------------------------------------  ---------------------------
    Total                                      3.256ns (1.088ns logic, 2.168ns route)
                                                       (33.4% logic, 66.6% route)

--------------------------------------------------------------------------------
Slack:                  -0.179ns (requirement - (data path - clock path skew + uncertainty))
  Source:               opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_wr_en (FF)
  Destination:          opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.gpf.wrpf/diff_pntr_pad_10 (FF)
  Requirement:          3.333ns
  Data Path Delay:      3.431ns (Levels of Logic = 5)
  Clock Path Skew:      -0.018ns (0.551 - 0.569)
  Source Clock:         dram_sys_dram_clk_0 rising at 0.000ns
  Destination Clock:    dram_sys_dram_clk_0 rising at 3.333ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_wr_en to opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.gpf.wrpf/diff_pntr_pad_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y24.CQ      Tcko                  0.450   opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_wr_en
                                                       opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_wr_en
    SLICE_X46Y26.A1      net (fanout=13)       0.925   opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_wr_en
    SLICE_X46Y26.A       Tilo                  0.094   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/bufferedswitch_8d2f6f5158/delay13_q_net_x1(75)
                                                       opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.gpf.wrpf/rd_pntr_wr_inv_pad<0>_mand1
    SLICE_X44Y25.AX      net (fanout=1)        0.507   opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.gpf.wrpf/rd_pntr_wr_inv_pad<0>_mand1
    SLICE_X44Y25.COUT    Taxcy                 0.458   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/fir_5589f10850/mult_p_net(8)
                                                       opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.gpf.wrpf/Madd_diff_pntr_pad_addsub0000_cy<3>
    SLICE_X44Y26.CIN     net (fanout=1)        0.000   opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.gpf.wrpf/Madd_diff_pntr_pad_addsub0000_cy<3>
    SLICE_X44Y26.COUT    Tbyp                  0.104   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/bufferedswitch_8d2f6f5158/concat_y_net_x0(80)
                                                       opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.gpf.wrpf/Madd_diff_pntr_pad_addsub0000_cy<7>
    SLICE_X44Y27.CIN     net (fanout=1)        0.000   opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.gpf.wrpf/Madd_diff_pntr_pad_addsub0000_cy<7>
    SLICE_X44Y27.CMUX    Tcinc                 0.337   opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.gpf.wrpf/diff_pntr_pad_addsub0000<10>
                                                       opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.gpf.wrpf/Madd_diff_pntr_pad_addsub0000_xor<10>
    SLICE_X41Y28.B6      net (fanout=1)        0.529   opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.gpf.wrpf/diff_pntr_pad_addsub0000<10>
    SLICE_X41Y28.CLK     Tas                   0.027   opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.gpf.wrpf/diff_pntr_pad<10>
                                                       opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.gpf.wrpf/diff_pntr_pad_mux0001<0>1
                                                       opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.gpf.wrpf/diff_pntr_pad_10
    -------------------------------------------------  ---------------------------
    Total                                      3.431ns (1.470ns logic, 1.961ns route)
                                                       (42.8% logic, 57.2% route)

--------------------------------------------------------------------------------
Slack:                  -0.174ns (requirement - (data path - clock path skew + uncertainty))
  Source:               opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_wr_en (FF)
  Destination:          opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.gpf.wrpf/diff_pntr_pad_9 (FF)
  Requirement:          3.333ns
  Data Path Delay:      3.426ns (Levels of Logic = 5)
  Clock Path Skew:      -0.018ns (0.551 - 0.569)
  Source Clock:         dram_sys_dram_clk_0 rising at 0.000ns
  Destination Clock:    dram_sys_dram_clk_0 rising at 3.333ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_wr_en to opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.gpf.wrpf/diff_pntr_pad_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y24.CQ      Tcko                  0.450   opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_wr_en
                                                       opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_wr_en
    SLICE_X46Y26.A1      net (fanout=13)       0.925   opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_wr_en
    SLICE_X46Y26.A       Tilo                  0.094   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/bufferedswitch_8d2f6f5158/delay13_q_net_x1(75)
                                                       opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.gpf.wrpf/rd_pntr_wr_inv_pad<0>_mand1
    SLICE_X44Y25.AX      net (fanout=1)        0.507   opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.gpf.wrpf/rd_pntr_wr_inv_pad<0>_mand1
    SLICE_X44Y25.COUT    Taxcy                 0.458   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/fir_5589f10850/mult_p_net(8)
                                                       opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.gpf.wrpf/Madd_diff_pntr_pad_addsub0000_cy<3>
    SLICE_X44Y26.CIN     net (fanout=1)        0.000   opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.gpf.wrpf/Madd_diff_pntr_pad_addsub0000_cy<3>
    SLICE_X44Y26.COUT    Tbyp                  0.104   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/bufferedswitch_8d2f6f5158/concat_y_net_x0(80)
                                                       opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.gpf.wrpf/Madd_diff_pntr_pad_addsub0000_cy<7>
    SLICE_X44Y27.CIN     net (fanout=1)        0.000   opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.gpf.wrpf/Madd_diff_pntr_pad_addsub0000_cy<7>
    SLICE_X44Y27.BMUX    Tcinb                 0.342   opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.gpf.wrpf/diff_pntr_pad_addsub0000<10>
                                                       opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.gpf.wrpf/Madd_diff_pntr_pad_addsub0000_xor<10>
    SLICE_X41Y28.A6      net (fanout=1)        0.520   opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.gpf.wrpf/diff_pntr_pad_addsub0000<9>
    SLICE_X41Y28.CLK     Tas                   0.026   opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.gpf.wrpf/diff_pntr_pad<10>
                                                       opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.gpf.wrpf/diff_pntr_pad_mux0001<1>1
                                                       opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.gpf.wrpf/diff_pntr_pad_9
    -------------------------------------------------  ---------------------------
    Total                                      3.426ns (1.474ns logic, 1.952ns route)
                                                       (43.0% logic, 57.0% route)

--------------------------------------------------------------------------------
Slack:                  -0.152ns (requirement - (data path - clock path skew + uncertainty))
  Source:               async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/mem/dout_i_32 (FF)
  Destination:          async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/gdm.dm/dout_i_34 (FF)
  Requirement:          3.333ns
  Data Path Delay:      3.429ns (Levels of Logic = 2)
  Clock Path Skew:      0.007ns (1.570 - 1.563)
  Source Clock:         dram_sys_dram_clk_0 rising at 0.000ns
  Destination Clock:    dram_sys_dram_clk_0 rising at 3.333ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/mem/dout_i_32 to async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/gdm.dm/dout_i_34
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y27.AQ      Tcko                  0.450   dram_user_dimm1_async_app_cmd_rnw
                                                       async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/mem/dout_i_32
    SLICE_X71Y13.C4      net (fanout=3)        1.109   dram_user_dimm1_async_app_cmd_rnw
    SLICE_X71Y13.C       Tilo                  0.094   async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/gdm.dm/dout_i<55>
                                                       async_dram_1/async_dram_1/dat_fifo_re1
    SLICE_X71Y13.B5      net (fanout=15)       0.426   async_dram_1/async_dram_1/dat_fifo_re
    SLICE_X71Y13.B       Tilo                  0.094   async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/gdm.dm/dout_i<55>
                                                       async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/RAM_RD_EN_FWFT1
    SLICE_X77Y14.CE      net (fanout=46)       1.027   async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_not0001
    SLICE_X77Y14.CLK     Tceck                 0.229   async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/gdm.dm/dout_i<35>
                                                       async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/gdm.dm/dout_i_34
    -------------------------------------------------  ---------------------------
    Total                                      3.429ns (0.867ns logic, 2.562ns route)
                                                       (25.3% logic, 74.7% route)

--------------------------------------------------------------------------------
Slack:                  -0.152ns (requirement - (data path - clock path skew + uncertainty))
  Source:               async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/mem/dout_i_32 (FF)
  Destination:          async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/gdm.dm/dout_i_33 (FF)
  Requirement:          3.333ns
  Data Path Delay:      3.429ns (Levels of Logic = 2)
  Clock Path Skew:      0.007ns (1.570 - 1.563)
  Source Clock:         dram_sys_dram_clk_0 rising at 0.000ns
  Destination Clock:    dram_sys_dram_clk_0 rising at 3.333ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/mem/dout_i_32 to async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/gdm.dm/dout_i_33
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y27.AQ      Tcko                  0.450   dram_user_dimm1_async_app_cmd_rnw
                                                       async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/mem/dout_i_32
    SLICE_X71Y13.C4      net (fanout=3)        1.109   dram_user_dimm1_async_app_cmd_rnw
    SLICE_X71Y13.C       Tilo                  0.094   async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/gdm.dm/dout_i<55>
                                                       async_dram_1/async_dram_1/dat_fifo_re1
    SLICE_X71Y13.B5      net (fanout=15)       0.426   async_dram_1/async_dram_1/dat_fifo_re
    SLICE_X71Y13.B       Tilo                  0.094   async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/gdm.dm/dout_i<55>
                                                       async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/RAM_RD_EN_FWFT1
    SLICE_X77Y14.CE      net (fanout=46)       1.027   async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_not0001
    SLICE_X77Y14.CLK     Tceck                 0.229   async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/gdm.dm/dout_i<35>
                                                       async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/gdm.dm/dout_i_33
    -------------------------------------------------  ---------------------------
    Total                                      3.429ns (0.867ns logic, 2.562ns route)
                                                       (25.3% logic, 74.7% route)

--------------------------------------------------------------------------------
Slack:                  -0.152ns (requirement - (data path - clock path skew + uncertainty))
  Source:               async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/mem/dout_i_32 (FF)
  Destination:          async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/gdm.dm/dout_i_32 (FF)
  Requirement:          3.333ns
  Data Path Delay:      3.429ns (Levels of Logic = 2)
  Clock Path Skew:      0.007ns (1.570 - 1.563)
  Source Clock:         dram_sys_dram_clk_0 rising at 0.000ns
  Destination Clock:    dram_sys_dram_clk_0 rising at 3.333ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/mem/dout_i_32 to async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/gdm.dm/dout_i_32
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y27.AQ      Tcko                  0.450   dram_user_dimm1_async_app_cmd_rnw
                                                       async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/mem/dout_i_32
    SLICE_X71Y13.C4      net (fanout=3)        1.109   dram_user_dimm1_async_app_cmd_rnw
    SLICE_X71Y13.C       Tilo                  0.094   async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/gdm.dm/dout_i<55>
                                                       async_dram_1/async_dram_1/dat_fifo_re1
    SLICE_X71Y13.B5      net (fanout=15)       0.426   async_dram_1/async_dram_1/dat_fifo_re
    SLICE_X71Y13.B       Tilo                  0.094   async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/gdm.dm/dout_i<55>
                                                       async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/RAM_RD_EN_FWFT1
    SLICE_X77Y14.CE      net (fanout=46)       1.027   async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_not0001
    SLICE_X77Y14.CLK     Tceck                 0.229   async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/gdm.dm/dout_i<35>
                                                       async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/gdm.dm/dout_i_32
    -------------------------------------------------  ---------------------------
    Total                                      3.429ns (0.867ns logic, 2.562ns route)
                                                       (25.3% logic, 74.7% route)

--------------------------------------------------------------------------------
Slack:                  -0.152ns (requirement - (data path - clock path skew + uncertainty))
  Source:               async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/mem/dout_i_32 (FF)
  Destination:          async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/gdm.dm/dout_i_35 (FF)
  Requirement:          3.333ns
  Data Path Delay:      3.429ns (Levels of Logic = 2)
  Clock Path Skew:      0.007ns (1.570 - 1.563)
  Source Clock:         dram_sys_dram_clk_0 rising at 0.000ns
  Destination Clock:    dram_sys_dram_clk_0 rising at 3.333ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/mem/dout_i_32 to async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/gdm.dm/dout_i_35
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y27.AQ      Tcko                  0.450   dram_user_dimm1_async_app_cmd_rnw
                                                       async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/mem/dout_i_32
    SLICE_X71Y13.C4      net (fanout=3)        1.109   dram_user_dimm1_async_app_cmd_rnw
    SLICE_X71Y13.C       Tilo                  0.094   async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/gdm.dm/dout_i<55>
                                                       async_dram_1/async_dram_1/dat_fifo_re1
    SLICE_X71Y13.B5      net (fanout=15)       0.426   async_dram_1/async_dram_1/dat_fifo_re
    SLICE_X71Y13.B       Tilo                  0.094   async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/gdm.dm/dout_i<55>
                                                       async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/RAM_RD_EN_FWFT1
    SLICE_X77Y14.CE      net (fanout=46)       1.027   async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_not0001
    SLICE_X77Y14.CLK     Tceck                 0.229   async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/gdm.dm/dout_i<35>
                                                       async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/gdm.dm/dout_i_35
    -------------------------------------------------  ---------------------------
    Total                                      3.429ns (0.867ns logic, 2.562ns route)
                                                       (25.3% logic, 74.7% route)

--------------------------------------------------------------------------------
Slack:                  -0.129ns (requirement - (data path - clock path skew + uncertainty))
  Source:               async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/mem/dout_i_32 (FF)
  Destination:          async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_139 (FF)
  Requirement:          3.333ns
  Data Path Delay:      3.313ns (Levels of Logic = 2)
  Clock Path Skew:      -0.086ns (1.477 - 1.563)
  Source Clock:         dram_sys_dram_clk_0 rising at 0.000ns
  Destination Clock:    dram_sys_dram_clk_0 rising at 3.333ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/mem/dout_i_32 to async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_139
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y27.AQ      Tcko                  0.450   dram_user_dimm1_async_app_cmd_rnw
                                                       async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/mem/dout_i_32
    SLICE_X71Y13.C4      net (fanout=3)        1.109   dram_user_dimm1_async_app_cmd_rnw
    SLICE_X71Y13.C       Tilo                  0.094   async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/gdm.dm/dout_i<55>
                                                       async_dram_1/async_dram_1/dat_fifo_re1
    SLICE_X65Y10.C6      net (fanout=15)       0.808   async_dram_1/async_dram_1/dat_fifo_re
    SLICE_X65Y10.C       Tilo                  0.094   dram_user_dimm1_async_app_wr_data<43>
                                                       async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/RAM_REGOUT_EN1
    SLICE_X65Y11.CE      net (fanout=14)       0.529   async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/ram_regout_en
    SLICE_X65Y11.CLK     Tceck                 0.229   dram_user_dimm1_async_app_wr_data<139>
                                                       async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_139
    -------------------------------------------------  ---------------------------
    Total                                      3.313ns (0.867ns logic, 2.446ns route)
                                                       (26.2% logic, 73.8% route)

--------------------------------------------------------------------------------
Slack:                  -0.129ns (requirement - (data path - clock path skew + uncertainty))
  Source:               async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/mem/dout_i_32 (FF)
  Destination:          async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_138 (FF)
  Requirement:          3.333ns
  Data Path Delay:      3.313ns (Levels of Logic = 2)
  Clock Path Skew:      -0.086ns (1.477 - 1.563)
  Source Clock:         dram_sys_dram_clk_0 rising at 0.000ns
  Destination Clock:    dram_sys_dram_clk_0 rising at 3.333ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/mem/dout_i_32 to async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_138
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y27.AQ      Tcko                  0.450   dram_user_dimm1_async_app_cmd_rnw
                                                       async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/mem/dout_i_32
    SLICE_X71Y13.C4      net (fanout=3)        1.109   dram_user_dimm1_async_app_cmd_rnw
    SLICE_X71Y13.C       Tilo                  0.094   async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/gdm.dm/dout_i<55>
                                                       async_dram_1/async_dram_1/dat_fifo_re1
    SLICE_X65Y10.C6      net (fanout=15)       0.808   async_dram_1/async_dram_1/dat_fifo_re
    SLICE_X65Y10.C       Tilo                  0.094   dram_user_dimm1_async_app_wr_data<43>
                                                       async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/RAM_REGOUT_EN1
    SLICE_X65Y11.CE      net (fanout=14)       0.529   async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/ram_regout_en
    SLICE_X65Y11.CLK     Tceck                 0.229   dram_user_dimm1_async_app_wr_data<139>
                                                       async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_138
    -------------------------------------------------  ---------------------------
    Total                                      3.313ns (0.867ns logic, 2.446ns route)
                                                       (26.2% logic, 73.8% route)

--------------------------------------------------------------------------------
Slack:                  -0.129ns (requirement - (data path - clock path skew + uncertainty))
  Source:               async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/mem/dout_i_32 (FF)
  Destination:          async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_137 (FF)
  Requirement:          3.333ns
  Data Path Delay:      3.313ns (Levels of Logic = 2)
  Clock Path Skew:      -0.086ns (1.477 - 1.563)
  Source Clock:         dram_sys_dram_clk_0 rising at 0.000ns
  Destination Clock:    dram_sys_dram_clk_0 rising at 3.333ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/mem/dout_i_32 to async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_137
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y27.AQ      Tcko                  0.450   dram_user_dimm1_async_app_cmd_rnw
                                                       async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/mem/dout_i_32
    SLICE_X71Y13.C4      net (fanout=3)        1.109   dram_user_dimm1_async_app_cmd_rnw
    SLICE_X71Y13.C       Tilo                  0.094   async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/gdm.dm/dout_i<55>
                                                       async_dram_1/async_dram_1/dat_fifo_re1
    SLICE_X65Y10.C6      net (fanout=15)       0.808   async_dram_1/async_dram_1/dat_fifo_re
    SLICE_X65Y10.C       Tilo                  0.094   dram_user_dimm1_async_app_wr_data<43>
                                                       async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/RAM_REGOUT_EN1
    SLICE_X65Y11.CE      net (fanout=14)       0.529   async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/ram_regout_en
    SLICE_X65Y11.CLK     Tceck                 0.229   dram_user_dimm1_async_app_wr_data<139>
                                                       async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_137
    -------------------------------------------------  ---------------------------
    Total                                      3.313ns (0.867ns logic, 2.446ns route)
                                                       (26.2% logic, 73.8% route)

--------------------------------------------------------------------------------
Slack:                  -0.129ns (requirement - (data path - clock path skew + uncertainty))
  Source:               async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/mem/dout_i_32 (FF)
  Destination:          async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_136 (FF)
  Requirement:          3.333ns
  Data Path Delay:      3.313ns (Levels of Logic = 2)
  Clock Path Skew:      -0.086ns (1.477 - 1.563)
  Source Clock:         dram_sys_dram_clk_0 rising at 0.000ns
  Destination Clock:    dram_sys_dram_clk_0 rising at 3.333ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/mem/dout_i_32 to async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_136
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y27.AQ      Tcko                  0.450   dram_user_dimm1_async_app_cmd_rnw
                                                       async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/mem/dout_i_32
    SLICE_X71Y13.C4      net (fanout=3)        1.109   dram_user_dimm1_async_app_cmd_rnw
    SLICE_X71Y13.C       Tilo                  0.094   async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/gdm.dm/dout_i<55>
                                                       async_dram_1/async_dram_1/dat_fifo_re1
    SLICE_X65Y10.C6      net (fanout=15)       0.808   async_dram_1/async_dram_1/dat_fifo_re
    SLICE_X65Y10.C       Tilo                  0.094   dram_user_dimm1_async_app_wr_data<43>
                                                       async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/RAM_REGOUT_EN1
    SLICE_X65Y11.CE      net (fanout=14)       0.529   async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/ram_regout_en
    SLICE_X65Y11.CLK     Tceck                 0.229   dram_user_dimm1_async_app_wr_data<139>
                                                       async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_136
    -------------------------------------------------  ---------------------------
    Total                                      3.313ns (0.867ns logic, 2.446ns route)
                                                       (26.2% logic, 73.8% route)

--------------------------------------------------------------------------------
Slack:                  -0.126ns (requirement - (data path - clock path skew + uncertainty))
  Source:               async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/mem/dout_i_32 (FF)
  Destination:          async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_117 (FF)
  Requirement:          3.333ns
  Data Path Delay:      3.310ns (Levels of Logic = 2)
  Clock Path Skew:      -0.086ns (1.477 - 1.563)
  Source Clock:         dram_sys_dram_clk_0 rising at 0.000ns
  Destination Clock:    dram_sys_dram_clk_0 rising at 3.333ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/mem/dout_i_32 to async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_117
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y27.AQ      Tcko                  0.450   dram_user_dimm1_async_app_cmd_rnw
                                                       async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/mem/dout_i_32
    SLICE_X71Y13.C4      net (fanout=3)        1.109   dram_user_dimm1_async_app_cmd_rnw
    SLICE_X71Y13.C       Tilo                  0.094   async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/gdm.dm/dout_i<55>
                                                       async_dram_1/async_dram_1/dat_fifo_re1
    SLICE_X65Y10.C6      net (fanout=15)       0.808   async_dram_1/async_dram_1/dat_fifo_re
    SLICE_X65Y10.C       Tilo                  0.094   dram_user_dimm1_async_app_wr_data<43>
                                                       async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/RAM_REGOUT_EN1
    SLICE_X64Y11.CE      net (fanout=14)       0.529   async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/ram_regout_en
    SLICE_X64Y11.CLK     Tceck                 0.226   dram_user_dimm1_async_app_wr_data<119>
                                                       async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_117
    -------------------------------------------------  ---------------------------
    Total                                      3.310ns (0.864ns logic, 2.446ns route)
                                                       (26.1% logic, 73.9% route)

--------------------------------------------------------------------------------
Slack:                  -0.126ns (requirement - (data path - clock path skew + uncertainty))
  Source:               async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/mem/dout_i_32 (FF)
  Destination:          async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_119 (FF)
  Requirement:          3.333ns
  Data Path Delay:      3.310ns (Levels of Logic = 2)
  Clock Path Skew:      -0.086ns (1.477 - 1.563)
  Source Clock:         dram_sys_dram_clk_0 rising at 0.000ns
  Destination Clock:    dram_sys_dram_clk_0 rising at 3.333ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/mem/dout_i_32 to async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_119
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y27.AQ      Tcko                  0.450   dram_user_dimm1_async_app_cmd_rnw
                                                       async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/mem/dout_i_32
    SLICE_X71Y13.C4      net (fanout=3)        1.109   dram_user_dimm1_async_app_cmd_rnw
    SLICE_X71Y13.C       Tilo                  0.094   async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/gdm.dm/dout_i<55>
                                                       async_dram_1/async_dram_1/dat_fifo_re1
    SLICE_X65Y10.C6      net (fanout=15)       0.808   async_dram_1/async_dram_1/dat_fifo_re
    SLICE_X65Y10.C       Tilo                  0.094   dram_user_dimm1_async_app_wr_data<43>
                                                       async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/RAM_REGOUT_EN1
    SLICE_X64Y11.CE      net (fanout=14)       0.529   async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/ram_regout_en
    SLICE_X64Y11.CLK     Tceck                 0.226   dram_user_dimm1_async_app_wr_data<119>
                                                       async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_119
    -------------------------------------------------  ---------------------------
    Total                                      3.310ns (0.864ns logic, 2.446ns route)
                                                       (26.1% logic, 73.9% route)

--------------------------------------------------------------------------------
Slack:                  -0.126ns (requirement - (data path - clock path skew + uncertainty))
  Source:               async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/mem/dout_i_32 (FF)
  Destination:          async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_116 (FF)
  Requirement:          3.333ns
  Data Path Delay:      3.310ns (Levels of Logic = 2)
  Clock Path Skew:      -0.086ns (1.477 - 1.563)
  Source Clock:         dram_sys_dram_clk_0 rising at 0.000ns
  Destination Clock:    dram_sys_dram_clk_0 rising at 3.333ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/mem/dout_i_32 to async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_116
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y27.AQ      Tcko                  0.450   dram_user_dimm1_async_app_cmd_rnw
                                                       async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/mem/dout_i_32
    SLICE_X71Y13.C4      net (fanout=3)        1.109   dram_user_dimm1_async_app_cmd_rnw
    SLICE_X71Y13.C       Tilo                  0.094   async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/gdm.dm/dout_i<55>
                                                       async_dram_1/async_dram_1/dat_fifo_re1
    SLICE_X65Y10.C6      net (fanout=15)       0.808   async_dram_1/async_dram_1/dat_fifo_re
    SLICE_X65Y10.C       Tilo                  0.094   dram_user_dimm1_async_app_wr_data<43>
                                                       async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/RAM_REGOUT_EN1
    SLICE_X64Y11.CE      net (fanout=14)       0.529   async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/ram_regout_en
    SLICE_X64Y11.CLK     Tceck                 0.226   dram_user_dimm1_async_app_wr_data<119>
                                                       async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_116
    -------------------------------------------------  ---------------------------
    Total                                      3.310ns (0.864ns logic, 2.446ns route)
                                                       (26.1% logic, 73.9% route)

--------------------------------------------------------------------------------
Slack:                  -0.126ns (requirement - (data path - clock path skew + uncertainty))
  Source:               async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/mem/dout_i_32 (FF)
  Destination:          async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_118 (FF)
  Requirement:          3.333ns
  Data Path Delay:      3.310ns (Levels of Logic = 2)
  Clock Path Skew:      -0.086ns (1.477 - 1.563)
  Source Clock:         dram_sys_dram_clk_0 rising at 0.000ns
  Destination Clock:    dram_sys_dram_clk_0 rising at 3.333ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/mem/dout_i_32 to async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_118
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y27.AQ      Tcko                  0.450   dram_user_dimm1_async_app_cmd_rnw
                                                       async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/mem/dout_i_32
    SLICE_X71Y13.C4      net (fanout=3)        1.109   dram_user_dimm1_async_app_cmd_rnw
    SLICE_X71Y13.C       Tilo                  0.094   async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/gdm.dm/dout_i<55>
                                                       async_dram_1/async_dram_1/dat_fifo_re1
    SLICE_X65Y10.C6      net (fanout=15)       0.808   async_dram_1/async_dram_1/dat_fifo_re
    SLICE_X65Y10.C       Tilo                  0.094   dram_user_dimm1_async_app_wr_data<43>
                                                       async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/RAM_REGOUT_EN1
    SLICE_X64Y11.CE      net (fanout=14)       0.529   async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/ram_regout_en
    SLICE_X64Y11.CLK     Tceck                 0.226   dram_user_dimm1_async_app_wr_data<119>
                                                       async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_118
    -------------------------------------------------  ---------------------------
    Total                                      3.310ns (0.864ns logic, 2.446ns route)
                                                       (26.1% logic, 73.9% route)

--------------------------------------------------------------------------------
Slack:                  -0.112ns (requirement - (data path - clock path skew + uncertainty))
  Source:               async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/mem/dout_i_32 (FF)
  Destination:          async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_121 (FF)
  Requirement:          3.333ns
  Data Path Delay:      3.232ns (Levels of Logic = 2)
  Clock Path Skew:      -0.150ns (1.413 - 1.563)
  Source Clock:         dram_sys_dram_clk_0 rising at 0.000ns
  Destination Clock:    dram_sys_dram_clk_0 rising at 3.333ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/mem/dout_i_32 to async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_121
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y27.AQ      Tcko                  0.450   dram_user_dimm1_async_app_cmd_rnw
                                                       async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/mem/dout_i_32
    SLICE_X71Y13.C4      net (fanout=3)        1.109   dram_user_dimm1_async_app_cmd_rnw
    SLICE_X71Y13.C       Tilo                  0.094   async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/gdm.dm/dout_i<55>
                                                       async_dram_1/async_dram_1/dat_fifo_re1
    SLICE_X65Y10.C6      net (fanout=15)       0.808   async_dram_1/async_dram_1/dat_fifo_re
    SLICE_X65Y10.C       Tilo                  0.094   dram_user_dimm1_async_app_wr_data<43>
                                                       async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/RAM_REGOUT_EN1
    SLICE_X63Y10.CE      net (fanout=14)       0.448   async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/ram_regout_en
    SLICE_X63Y10.CLK     Tceck                 0.229   dram_user_dimm1_async_app_wr_data<123>
                                                       async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_121
    -------------------------------------------------  ---------------------------
    Total                                      3.232ns (0.867ns logic, 2.365ns route)
                                                       (26.8% logic, 73.2% route)

--------------------------------------------------------------------------------
Slack:                  -0.112ns (requirement - (data path - clock path skew + uncertainty))
  Source:               async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/mem/dout_i_32 (FF)
  Destination:          async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_123 (FF)
  Requirement:          3.333ns
  Data Path Delay:      3.232ns (Levels of Logic = 2)
  Clock Path Skew:      -0.150ns (1.413 - 1.563)
  Source Clock:         dram_sys_dram_clk_0 rising at 0.000ns
  Destination Clock:    dram_sys_dram_clk_0 rising at 3.333ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/mem/dout_i_32 to async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_123
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y27.AQ      Tcko                  0.450   dram_user_dimm1_async_app_cmd_rnw
                                                       async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/mem/dout_i_32
    SLICE_X71Y13.C4      net (fanout=3)        1.109   dram_user_dimm1_async_app_cmd_rnw
    SLICE_X71Y13.C       Tilo                  0.094   async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/gdm.dm/dout_i<55>
                                                       async_dram_1/async_dram_1/dat_fifo_re1
    SLICE_X65Y10.C6      net (fanout=15)       0.808   async_dram_1/async_dram_1/dat_fifo_re
    SLICE_X65Y10.C       Tilo                  0.094   dram_user_dimm1_async_app_wr_data<43>
                                                       async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/RAM_REGOUT_EN1
    SLICE_X63Y10.CE      net (fanout=14)       0.448   async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/ram_regout_en
    SLICE_X63Y10.CLK     Tceck                 0.229   dram_user_dimm1_async_app_wr_data<123>
                                                       async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_123
    -------------------------------------------------  ---------------------------
    Total                                      3.232ns (0.867ns logic, 2.365ns route)
                                                       (26.8% logic, 73.2% route)

--------------------------------------------------------------------------------
Slack:                  -0.112ns (requirement - (data path - clock path skew + uncertainty))
  Source:               async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/mem/dout_i_32 (FF)
  Destination:          async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_120 (FF)
  Requirement:          3.333ns
  Data Path Delay:      3.232ns (Levels of Logic = 2)
  Clock Path Skew:      -0.150ns (1.413 - 1.563)
  Source Clock:         dram_sys_dram_clk_0 rising at 0.000ns
  Destination Clock:    dram_sys_dram_clk_0 rising at 3.333ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/mem/dout_i_32 to async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_120
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y27.AQ      Tcko                  0.450   dram_user_dimm1_async_app_cmd_rnw
                                                       async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/mem/dout_i_32
    SLICE_X71Y13.C4      net (fanout=3)        1.109   dram_user_dimm1_async_app_cmd_rnw
    SLICE_X71Y13.C       Tilo                  0.094   async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/gdm.dm/dout_i<55>
                                                       async_dram_1/async_dram_1/dat_fifo_re1
    SLICE_X65Y10.C6      net (fanout=15)       0.808   async_dram_1/async_dram_1/dat_fifo_re
    SLICE_X65Y10.C       Tilo                  0.094   dram_user_dimm1_async_app_wr_data<43>
                                                       async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/RAM_REGOUT_EN1
    SLICE_X63Y10.CE      net (fanout=14)       0.448   async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/ram_regout_en
    SLICE_X63Y10.CLK     Tceck                 0.229   dram_user_dimm1_async_app_wr_data<123>
                                                       async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_120
    -------------------------------------------------  ---------------------------
    Total                                      3.232ns (0.867ns logic, 2.365ns route)
                                                       (26.8% logic, 73.2% route)

--------------------------------------------------------------------------------
Slack:                  -0.112ns (requirement - (data path - clock path skew + uncertainty))
  Source:               async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/mem/dout_i_32 (FF)
  Destination:          async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_122 (FF)
  Requirement:          3.333ns
  Data Path Delay:      3.232ns (Levels of Logic = 2)
  Clock Path Skew:      -0.150ns (1.413 - 1.563)
  Source Clock:         dram_sys_dram_clk_0 rising at 0.000ns
  Destination Clock:    dram_sys_dram_clk_0 rising at 3.333ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/mem/dout_i_32 to async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_122
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y27.AQ      Tcko                  0.450   dram_user_dimm1_async_app_cmd_rnw
                                                       async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/mem/dout_i_32
    SLICE_X71Y13.C4      net (fanout=3)        1.109   dram_user_dimm1_async_app_cmd_rnw
    SLICE_X71Y13.C       Tilo                  0.094   async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/gdm.dm/dout_i<55>
                                                       async_dram_1/async_dram_1/dat_fifo_re1
    SLICE_X65Y10.C6      net (fanout=15)       0.808   async_dram_1/async_dram_1/dat_fifo_re
    SLICE_X65Y10.C       Tilo                  0.094   dram_user_dimm1_async_app_wr_data<43>
                                                       async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/RAM_REGOUT_EN1
    SLICE_X63Y10.CE      net (fanout=14)       0.448   async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/ram_regout_en
    SLICE_X63Y10.CLK     Tceck                 0.229   dram_user_dimm1_async_app_wr_data<123>
                                                       async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_122
    -------------------------------------------------  ---------------------------
    Total                                      3.232ns (0.867ns logic, 2.365ns route)
                                                       (26.8% logic, 73.2% route)

--------------------------------------------------------------------------------
Slack:                  -0.109ns (requirement - (data path - clock path skew + uncertainty))
  Source:               async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/mem/dout_i_32 (FF)
  Destination:          async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_59 (FF)
  Requirement:          3.333ns
  Data Path Delay:      3.301ns (Levels of Logic = 2)
  Clock Path Skew:      -0.078ns (1.485 - 1.563)
  Source Clock:         dram_sys_dram_clk_0 rising at 0.000ns
  Destination Clock:    dram_sys_dram_clk_0 rising at 3.333ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/mem/dout_i_32 to async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_59
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y27.AQ      Tcko                  0.450   dram_user_dimm1_async_app_cmd_rnw
                                                       async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/mem/dout_i_32
    SLICE_X71Y13.C4      net (fanout=3)        1.109   dram_user_dimm1_async_app_cmd_rnw
    SLICE_X71Y13.C       Tilo                  0.094   async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/gdm.dm/dout_i<55>
                                                       async_dram_1/async_dram_1/dat_fifo_re1
    SLICE_X65Y10.C6      net (fanout=15)       0.808   async_dram_1/async_dram_1/dat_fifo_re
    SLICE_X65Y10.C       Tilo                  0.094   dram_user_dimm1_async_app_wr_data<43>
                                                       async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/RAM_REGOUT_EN1
    SLICE_X67Y11.CE      net (fanout=14)       0.517   async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/ram_regout_en
    SLICE_X67Y11.CLK     Tceck                 0.229   dram_user_dimm1_async_app_wr_data<59>
                                                       async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_59
    -------------------------------------------------  ---------------------------
    Total                                      3.301ns (0.867ns logic, 2.434ns route)
                                                       (26.3% logic, 73.7% route)

--------------------------------------------------------------------------------
Slack:                  -0.109ns (requirement - (data path - clock path skew + uncertainty))
  Source:               async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/mem/dout_i_32 (FF)
  Destination:          async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_58 (FF)
  Requirement:          3.333ns
  Data Path Delay:      3.301ns (Levels of Logic = 2)
  Clock Path Skew:      -0.078ns (1.485 - 1.563)
  Source Clock:         dram_sys_dram_clk_0 rising at 0.000ns
  Destination Clock:    dram_sys_dram_clk_0 rising at 3.333ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/mem/dout_i_32 to async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_58
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y27.AQ      Tcko                  0.450   dram_user_dimm1_async_app_cmd_rnw
                                                       async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/mem/dout_i_32
    SLICE_X71Y13.C4      net (fanout=3)        1.109   dram_user_dimm1_async_app_cmd_rnw
    SLICE_X71Y13.C       Tilo                  0.094   async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/gdm.dm/dout_i<55>
                                                       async_dram_1/async_dram_1/dat_fifo_re1
    SLICE_X65Y10.C6      net (fanout=15)       0.808   async_dram_1/async_dram_1/dat_fifo_re
    SLICE_X65Y10.C       Tilo                  0.094   dram_user_dimm1_async_app_wr_data<43>
                                                       async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/RAM_REGOUT_EN1
    SLICE_X67Y11.CE      net (fanout=14)       0.517   async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/ram_regout_en
    SLICE_X67Y11.CLK     Tceck                 0.229   dram_user_dimm1_async_app_wr_data<59>
                                                       async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_58
    -------------------------------------------------  ---------------------------
    Total                                      3.301ns (0.867ns logic, 2.434ns route)
                                                       (26.3% logic, 73.7% route)

--------------------------------------------------------------------------------
Slack:                  -0.109ns (requirement - (data path - clock path skew + uncertainty))
  Source:               async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/mem/dout_i_32 (FF)
  Destination:          async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_57 (FF)
  Requirement:          3.333ns
  Data Path Delay:      3.301ns (Levels of Logic = 2)
  Clock Path Skew:      -0.078ns (1.485 - 1.563)
  Source Clock:         dram_sys_dram_clk_0 rising at 0.000ns
  Destination Clock:    dram_sys_dram_clk_0 rising at 3.333ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/mem/dout_i_32 to async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_57
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y27.AQ      Tcko                  0.450   dram_user_dimm1_async_app_cmd_rnw
                                                       async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/mem/dout_i_32
    SLICE_X71Y13.C4      net (fanout=3)        1.109   dram_user_dimm1_async_app_cmd_rnw
    SLICE_X71Y13.C       Tilo                  0.094   async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/gdm.dm/dout_i<55>
                                                       async_dram_1/async_dram_1/dat_fifo_re1
    SLICE_X65Y10.C6      net (fanout=15)       0.808   async_dram_1/async_dram_1/dat_fifo_re
    SLICE_X65Y10.C       Tilo                  0.094   dram_user_dimm1_async_app_wr_data<43>
                                                       async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/RAM_REGOUT_EN1
    SLICE_X67Y11.CE      net (fanout=14)       0.517   async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/ram_regout_en
    SLICE_X67Y11.CLK     Tceck                 0.229   dram_user_dimm1_async_app_wr_data<59>
                                                       async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_57
    -------------------------------------------------  ---------------------------
    Total                                      3.301ns (0.867ns logic, 2.434ns route)
                                                       (26.3% logic, 73.7% route)

--------------------------------------------------------------------------------
Slack:                  -0.109ns (requirement - (data path - clock path skew + uncertainty))
  Source:               async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/mem/dout_i_32 (FF)
  Destination:          async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_56 (FF)
  Requirement:          3.333ns
  Data Path Delay:      3.301ns (Levels of Logic = 2)
  Clock Path Skew:      -0.078ns (1.485 - 1.563)
  Source Clock:         dram_sys_dram_clk_0 rising at 0.000ns
  Destination Clock:    dram_sys_dram_clk_0 rising at 3.333ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/mem/dout_i_32 to async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_56
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y27.AQ      Tcko                  0.450   dram_user_dimm1_async_app_cmd_rnw
                                                       async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/mem/dout_i_32
    SLICE_X71Y13.C4      net (fanout=3)        1.109   dram_user_dimm1_async_app_cmd_rnw
    SLICE_X71Y13.C       Tilo                  0.094   async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/gdm.dm/dout_i<55>
                                                       async_dram_1/async_dram_1/dat_fifo_re1
    SLICE_X65Y10.C6      net (fanout=15)       0.808   async_dram_1/async_dram_1/dat_fifo_re
    SLICE_X65Y10.C       Tilo                  0.094   dram_user_dimm1_async_app_wr_data<43>
                                                       async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/RAM_REGOUT_EN1
    SLICE_X67Y11.CE      net (fanout=14)       0.517   async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/ram_regout_en
    SLICE_X67Y11.CLK     Tceck                 0.229   dram_user_dimm1_async_app_wr_data<59>
                                                       async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_56
    -------------------------------------------------  ---------------------------
    Total                                      3.301ns (0.867ns logic, 2.434ns route)
                                                       (26.3% logic, 73.7% route)

--------------------------------------------------------------------------------
Slack:                  -0.109ns (requirement - (data path - clock path skew + uncertainty))
  Source:               async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/mem/dout_i_32 (FF)
  Destination:          async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_71 (FF)
  Requirement:          3.333ns
  Data Path Delay:      3.229ns (Levels of Logic = 2)
  Clock Path Skew:      -0.150ns (1.413 - 1.563)
  Source Clock:         dram_sys_dram_clk_0 rising at 0.000ns
  Destination Clock:    dram_sys_dram_clk_0 rising at 3.333ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/mem/dout_i_32 to async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_71
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y27.AQ      Tcko                  0.450   dram_user_dimm1_async_app_cmd_rnw
                                                       async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/mem/dout_i_32
    SLICE_X71Y13.C4      net (fanout=3)        1.109   dram_user_dimm1_async_app_cmd_rnw
    SLICE_X71Y13.C       Tilo                  0.094   async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/gdm.dm/dout_i<55>
                                                       async_dram_1/async_dram_1/dat_fifo_re1
    SLICE_X65Y10.C6      net (fanout=15)       0.808   async_dram_1/async_dram_1/dat_fifo_re
    SLICE_X65Y10.C       Tilo                  0.094   dram_user_dimm1_async_app_wr_data<43>
                                                       async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/RAM_REGOUT_EN1
    SLICE_X62Y10.CE      net (fanout=14)       0.448   async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/ram_regout_en
    SLICE_X62Y10.CLK     Tceck                 0.226   dram_user_dimm1_async_app_wr_data<71>
                                                       async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_71
    -------------------------------------------------  ---------------------------
    Total                                      3.229ns (0.864ns logic, 2.365ns route)
                                                       (26.8% logic, 73.2% route)

--------------------------------------------------------------------------------
Slack:                  -0.109ns (requirement - (data path - clock path skew + uncertainty))
  Source:               async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/mem/dout_i_32 (FF)
  Destination:          async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_70 (FF)
  Requirement:          3.333ns
  Data Path Delay:      3.229ns (Levels of Logic = 2)
  Clock Path Skew:      -0.150ns (1.413 - 1.563)
  Source Clock:         dram_sys_dram_clk_0 rising at 0.000ns
  Destination Clock:    dram_sys_dram_clk_0 rising at 3.333ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/mem/dout_i_32 to async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_70
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y27.AQ      Tcko                  0.450   dram_user_dimm1_async_app_cmd_rnw
                                                       async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/mem/dout_i_32
    SLICE_X71Y13.C4      net (fanout=3)        1.109   dram_user_dimm1_async_app_cmd_rnw
    SLICE_X71Y13.C       Tilo                  0.094   async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/gdm.dm/dout_i<55>
                                                       async_dram_1/async_dram_1/dat_fifo_re1
    SLICE_X65Y10.C6      net (fanout=15)       0.808   async_dram_1/async_dram_1/dat_fifo_re
    SLICE_X65Y10.C       Tilo                  0.094   dram_user_dimm1_async_app_wr_data<43>
                                                       async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/RAM_REGOUT_EN1
    SLICE_X62Y10.CE      net (fanout=14)       0.448   async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/ram_regout_en
    SLICE_X62Y10.CLK     Tceck                 0.226   dram_user_dimm1_async_app_wr_data<71>
                                                       async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_70
    -------------------------------------------------  ---------------------------
    Total                                      3.229ns (0.864ns logic, 2.365ns route)
                                                       (26.8% logic, 73.2% route)

--------------------------------------------------------------------------------
Slack:                  -0.109ns (requirement - (data path - clock path skew + uncertainty))
  Source:               async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/mem/dout_i_32 (FF)
  Destination:          async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_69 (FF)
  Requirement:          3.333ns
  Data Path Delay:      3.229ns (Levels of Logic = 2)
  Clock Path Skew:      -0.150ns (1.413 - 1.563)
  Source Clock:         dram_sys_dram_clk_0 rising at 0.000ns
  Destination Clock:    dram_sys_dram_clk_0 rising at 3.333ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/mem/dout_i_32 to async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_69
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y27.AQ      Tcko                  0.450   dram_user_dimm1_async_app_cmd_rnw
                                                       async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/mem/dout_i_32
    SLICE_X71Y13.C4      net (fanout=3)        1.109   dram_user_dimm1_async_app_cmd_rnw
    SLICE_X71Y13.C       Tilo                  0.094   async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/gdm.dm/dout_i<55>
                                                       async_dram_1/async_dram_1/dat_fifo_re1
    SLICE_X65Y10.C6      net (fanout=15)       0.808   async_dram_1/async_dram_1/dat_fifo_re
    SLICE_X65Y10.C       Tilo                  0.094   dram_user_dimm1_async_app_wr_data<43>
                                                       async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/RAM_REGOUT_EN1
    SLICE_X62Y10.CE      net (fanout=14)       0.448   async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/ram_regout_en
    SLICE_X62Y10.CLK     Tceck                 0.226   dram_user_dimm1_async_app_wr_data<71>
                                                       async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_69
    -------------------------------------------------  ---------------------------
    Total                                      3.229ns (0.864ns logic, 2.365ns route)
                                                       (26.8% logic, 73.2% route)

--------------------------------------------------------------------------------
Slack:                  -0.109ns (requirement - (data path - clock path skew + uncertainty))
  Source:               async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/mem/dout_i_32 (FF)
  Destination:          async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_68 (FF)
  Requirement:          3.333ns
  Data Path Delay:      3.229ns (Levels of Logic = 2)
  Clock Path Skew:      -0.150ns (1.413 - 1.563)
  Source Clock:         dram_sys_dram_clk_0 rising at 0.000ns
  Destination Clock:    dram_sys_dram_clk_0 rising at 3.333ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/mem/dout_i_32 to async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_68
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y27.AQ      Tcko                  0.450   dram_user_dimm1_async_app_cmd_rnw
                                                       async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/mem/dout_i_32
    SLICE_X71Y13.C4      net (fanout=3)        1.109   dram_user_dimm1_async_app_cmd_rnw
    SLICE_X71Y13.C       Tilo                  0.094   async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/gdm.dm/dout_i<55>
                                                       async_dram_1/async_dram_1/dat_fifo_re1
    SLICE_X65Y10.C6      net (fanout=15)       0.808   async_dram_1/async_dram_1/dat_fifo_re
    SLICE_X65Y10.C       Tilo                  0.094   dram_user_dimm1_async_app_wr_data<43>
                                                       async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/RAM_REGOUT_EN1
    SLICE_X62Y10.CE      net (fanout=14)       0.448   async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/ram_regout_en
    SLICE_X62Y10.CLK     Tceck                 0.226   dram_user_dimm1_async_app_wr_data<71>
                                                       async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_68
    -------------------------------------------------  ---------------------------
    Total                                      3.229ns (0.864ns logic, 2.365ns route)
                                                       (26.8% logic, 73.2% route)

--------------------------------------------------------------------------------
Slack:                  -0.096ns (requirement - (data path - clock path skew + uncertainty))
  Source:               async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/mem/dout_i_32 (FF)
  Destination:          async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_51 (FF)
  Requirement:          3.333ns
  Data Path Delay:      3.284ns (Levels of Logic = 2)
  Clock Path Skew:      -0.082ns (1.481 - 1.563)
  Source Clock:         dram_sys_dram_clk_0 rising at 0.000ns
  Destination Clock:    dram_sys_dram_clk_0 rising at 3.333ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/mem/dout_i_32 to async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_51
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y27.AQ      Tcko                  0.450   dram_user_dimm1_async_app_cmd_rnw
                                                       async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/mem/dout_i_32
    SLICE_X71Y13.C4      net (fanout=3)        1.109   dram_user_dimm1_async_app_cmd_rnw
    SLICE_X71Y13.C       Tilo                  0.094   async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/gdm.dm/dout_i<55>
                                                       async_dram_1/async_dram_1/dat_fifo_re1
    SLICE_X65Y10.C6      net (fanout=15)       0.808   async_dram_1/async_dram_1/dat_fifo_re
    SLICE_X65Y10.C       Tilo                  0.094   dram_user_dimm1_async_app_wr_data<43>
                                                       async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/RAM_REGOUT_EN1
    SLICE_X65Y7.CE       net (fanout=14)       0.500   async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/ram_regout_en
    SLICE_X65Y7.CLK      Tceck                 0.229   dram_user_dimm1_async_app_wr_data<51>
                                                       async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_51
    -------------------------------------------------  ---------------------------
    Total                                      3.284ns (0.867ns logic, 2.417ns route)
                                                       (26.4% logic, 73.6% route)

--------------------------------------------------------------------------------
Slack:                  -0.096ns (requirement - (data path - clock path skew + uncertainty))
  Source:               async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/mem/dout_i_32 (FF)
  Destination:          async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_50 (FF)
  Requirement:          3.333ns
  Data Path Delay:      3.284ns (Levels of Logic = 2)
  Clock Path Skew:      -0.082ns (1.481 - 1.563)
  Source Clock:         dram_sys_dram_clk_0 rising at 0.000ns
  Destination Clock:    dram_sys_dram_clk_0 rising at 3.333ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/mem/dout_i_32 to async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_50
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y27.AQ      Tcko                  0.450   dram_user_dimm1_async_app_cmd_rnw
                                                       async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/mem/dout_i_32
    SLICE_X71Y13.C4      net (fanout=3)        1.109   dram_user_dimm1_async_app_cmd_rnw
    SLICE_X71Y13.C       Tilo                  0.094   async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/gdm.dm/dout_i<55>
                                                       async_dram_1/async_dram_1/dat_fifo_re1
    SLICE_X65Y10.C6      net (fanout=15)       0.808   async_dram_1/async_dram_1/dat_fifo_re
    SLICE_X65Y10.C       Tilo                  0.094   dram_user_dimm1_async_app_wr_data<43>
                                                       async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/RAM_REGOUT_EN1
    SLICE_X65Y7.CE       net (fanout=14)       0.500   async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/ram_regout_en
    SLICE_X65Y7.CLK      Tceck                 0.229   dram_user_dimm1_async_app_wr_data<51>
                                                       async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_50
    -------------------------------------------------  ---------------------------
    Total                                      3.284ns (0.867ns logic, 2.417ns route)
                                                       (26.4% logic, 73.6% route)

--------------------------------------------------------------------------------
Slack:                  -0.096ns (requirement - (data path - clock path skew + uncertainty))
  Source:               async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/mem/dout_i_32 (FF)
  Destination:          async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_49 (FF)
  Requirement:          3.333ns
  Data Path Delay:      3.284ns (Levels of Logic = 2)
  Clock Path Skew:      -0.082ns (1.481 - 1.563)
  Source Clock:         dram_sys_dram_clk_0 rising at 0.000ns
  Destination Clock:    dram_sys_dram_clk_0 rising at 3.333ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/mem/dout_i_32 to async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_49
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y27.AQ      Tcko                  0.450   dram_user_dimm1_async_app_cmd_rnw
                                                       async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/mem/dout_i_32
    SLICE_X71Y13.C4      net (fanout=3)        1.109   dram_user_dimm1_async_app_cmd_rnw
    SLICE_X71Y13.C       Tilo                  0.094   async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/gdm.dm/dout_i<55>
                                                       async_dram_1/async_dram_1/dat_fifo_re1
    SLICE_X65Y10.C6      net (fanout=15)       0.808   async_dram_1/async_dram_1/dat_fifo_re
    SLICE_X65Y10.C       Tilo                  0.094   dram_user_dimm1_async_app_wr_data<43>
                                                       async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/RAM_REGOUT_EN1
    SLICE_X65Y7.CE       net (fanout=14)       0.500   async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/ram_regout_en
    SLICE_X65Y7.CLK      Tceck                 0.229   dram_user_dimm1_async_app_wr_data<51>
                                                       async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_49
    -------------------------------------------------  ---------------------------
    Total                                      3.284ns (0.867ns logic, 2.417ns route)
                                                       (26.4% logic, 73.6% route)

--------------------------------------------------------------------------------
Slack:                  -0.096ns (requirement - (data path - clock path skew + uncertainty))
  Source:               async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/mem/dout_i_32 (FF)
  Destination:          async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_48 (FF)
  Requirement:          3.333ns
  Data Path Delay:      3.284ns (Levels of Logic = 2)
  Clock Path Skew:      -0.082ns (1.481 - 1.563)
  Source Clock:         dram_sys_dram_clk_0 rising at 0.000ns
  Destination Clock:    dram_sys_dram_clk_0 rising at 3.333ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/mem/dout_i_32 to async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_48
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y27.AQ      Tcko                  0.450   dram_user_dimm1_async_app_cmd_rnw
                                                       async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/mem/dout_i_32
    SLICE_X71Y13.C4      net (fanout=3)        1.109   dram_user_dimm1_async_app_cmd_rnw
    SLICE_X71Y13.C       Tilo                  0.094   async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/gdm.dm/dout_i<55>
                                                       async_dram_1/async_dram_1/dat_fifo_re1
    SLICE_X65Y10.C6      net (fanout=15)       0.808   async_dram_1/async_dram_1/dat_fifo_re
    SLICE_X65Y10.C       Tilo                  0.094   dram_user_dimm1_async_app_wr_data<43>
                                                       async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/RAM_REGOUT_EN1
    SLICE_X65Y7.CE       net (fanout=14)       0.500   async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/ram_regout_en
    SLICE_X65Y7.CLK      Tceck                 0.229   dram_user_dimm1_async_app_wr_data<51>
                                                       async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_48
    -------------------------------------------------  ---------------------------
    Total                                      3.284ns (0.867ns logic, 2.417ns route)
                                                       (26.4% logic, 73.6% route)

--------------------------------------------------------------------------------
Slack:                  -0.083ns (requirement - (data path - clock path skew + uncertainty))
  Source:               async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/mem/dout_i_32 (FF)
  Destination:          async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_37 (FF)
  Requirement:          3.333ns
  Data Path Delay:      3.274ns (Levels of Logic = 2)
  Clock Path Skew:      -0.079ns (1.484 - 1.563)
  Source Clock:         dram_sys_dram_clk_0 rising at 0.000ns
  Destination Clock:    dram_sys_dram_clk_0 rising at 3.333ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/mem/dout_i_32 to async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_37
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y27.AQ      Tcko                  0.450   dram_user_dimm1_async_app_cmd_rnw
                                                       async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/mem/dout_i_32
    SLICE_X71Y13.C4      net (fanout=3)        1.109   dram_user_dimm1_async_app_cmd_rnw
    SLICE_X71Y13.C       Tilo                  0.094   async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/gdm.dm/dout_i<55>
                                                       async_dram_1/async_dram_1/dat_fifo_re1
    SLICE_X65Y10.C6      net (fanout=15)       0.808   async_dram_1/async_dram_1/dat_fifo_re
    SLICE_X65Y10.C       Tilo                  0.094   dram_user_dimm1_async_app_wr_data<43>
                                                       async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/RAM_REGOUT_EN1
    SLICE_X67Y8.CE       net (fanout=14)       0.490   async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/ram_regout_en
    SLICE_X67Y8.CLK      Tceck                 0.229   dram_user_dimm1_async_app_wr_data<39>
                                                       async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_37
    -------------------------------------------------  ---------------------------
    Total                                      3.274ns (0.867ns logic, 2.407ns route)
                                                       (26.5% logic, 73.5% route)

--------------------------------------------------------------------------------
Slack:                  -0.083ns (requirement - (data path - clock path skew + uncertainty))
  Source:               async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/mem/dout_i_32 (FF)
  Destination:          async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_39 (FF)
  Requirement:          3.333ns
  Data Path Delay:      3.274ns (Levels of Logic = 2)
  Clock Path Skew:      -0.079ns (1.484 - 1.563)
  Source Clock:         dram_sys_dram_clk_0 rising at 0.000ns
  Destination Clock:    dram_sys_dram_clk_0 rising at 3.333ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/mem/dout_i_32 to async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_39
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y27.AQ      Tcko                  0.450   dram_user_dimm1_async_app_cmd_rnw
                                                       async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/mem/dout_i_32
    SLICE_X71Y13.C4      net (fanout=3)        1.109   dram_user_dimm1_async_app_cmd_rnw
    SLICE_X71Y13.C       Tilo                  0.094   async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/gdm.dm/dout_i<55>
                                                       async_dram_1/async_dram_1/dat_fifo_re1
    SLICE_X65Y10.C6      net (fanout=15)       0.808   async_dram_1/async_dram_1/dat_fifo_re
    SLICE_X65Y10.C       Tilo                  0.094   dram_user_dimm1_async_app_wr_data<43>
                                                       async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/RAM_REGOUT_EN1
    SLICE_X67Y8.CE       net (fanout=14)       0.490   async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/ram_regout_en
    SLICE_X67Y8.CLK      Tceck                 0.229   dram_user_dimm1_async_app_wr_data<39>
                                                       async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_39
    -------------------------------------------------  ---------------------------
    Total                                      3.274ns (0.867ns logic, 2.407ns route)
                                                       (26.5% logic, 73.5% route)

--------------------------------------------------------------------------------
Slack:                  -0.083ns (requirement - (data path - clock path skew + uncertainty))
  Source:               async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/mem/dout_i_32 (FF)
  Destination:          async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_36 (FF)
  Requirement:          3.333ns
  Data Path Delay:      3.274ns (Levels of Logic = 2)
  Clock Path Skew:      -0.079ns (1.484 - 1.563)
  Source Clock:         dram_sys_dram_clk_0 rising at 0.000ns
  Destination Clock:    dram_sys_dram_clk_0 rising at 3.333ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/mem/dout_i_32 to async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_36
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y27.AQ      Tcko                  0.450   dram_user_dimm1_async_app_cmd_rnw
                                                       async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/mem/dout_i_32
    SLICE_X71Y13.C4      net (fanout=3)        1.109   dram_user_dimm1_async_app_cmd_rnw
    SLICE_X71Y13.C       Tilo                  0.094   async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/gdm.dm/dout_i<55>
                                                       async_dram_1/async_dram_1/dat_fifo_re1
    SLICE_X65Y10.C6      net (fanout=15)       0.808   async_dram_1/async_dram_1/dat_fifo_re
    SLICE_X65Y10.C       Tilo                  0.094   dram_user_dimm1_async_app_wr_data<43>
                                                       async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/RAM_REGOUT_EN1
    SLICE_X67Y8.CE       net (fanout=14)       0.490   async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/ram_regout_en
    SLICE_X67Y8.CLK      Tceck                 0.229   dram_user_dimm1_async_app_wr_data<39>
                                                       async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_36
    -------------------------------------------------  ---------------------------
    Total                                      3.274ns (0.867ns logic, 2.407ns route)
                                                       (26.5% logic, 73.5% route)

--------------------------------------------------------------------------------
Slack:                  -0.083ns (requirement - (data path - clock path skew + uncertainty))
  Source:               async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/mem/dout_i_32 (FF)
  Destination:          async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_38 (FF)
  Requirement:          3.333ns
  Data Path Delay:      3.274ns (Levels of Logic = 2)
  Clock Path Skew:      -0.079ns (1.484 - 1.563)
  Source Clock:         dram_sys_dram_clk_0 rising at 0.000ns
  Destination Clock:    dram_sys_dram_clk_0 rising at 3.333ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/mem/dout_i_32 to async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_38
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y27.AQ      Tcko                  0.450   dram_user_dimm1_async_app_cmd_rnw
                                                       async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/mem/dout_i_32
    SLICE_X71Y13.C4      net (fanout=3)        1.109   dram_user_dimm1_async_app_cmd_rnw
    SLICE_X71Y13.C       Tilo                  0.094   async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/gdm.dm/dout_i<55>
                                                       async_dram_1/async_dram_1/dat_fifo_re1
    SLICE_X65Y10.C6      net (fanout=15)       0.808   async_dram_1/async_dram_1/dat_fifo_re
    SLICE_X65Y10.C       Tilo                  0.094   dram_user_dimm1_async_app_wr_data<43>
                                                       async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/RAM_REGOUT_EN1
    SLICE_X67Y8.CE       net (fanout=14)       0.490   async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/ram_regout_en
    SLICE_X67Y8.CLK      Tceck                 0.229   dram_user_dimm1_async_app_wr_data<39>
                                                       async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_38
    -------------------------------------------------  ---------------------------
    Total                                      3.274ns (0.867ns logic, 2.407ns route)
                                                       (26.5% logic, 73.5% route)

--------------------------------------------------------------------------------
Slack:                  -0.069ns (requirement - (data path - clock path skew + uncertainty))
  Source:               opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.wsts/ram_full_fb_i (FF)
  Destination:          opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.gpf.wrpf/diff_pntr_pad_10 (FF)
  Requirement:          3.333ns
  Data Path Delay:      3.291ns (Levels of Logic = 5)
  Clock Path Skew:      -0.048ns (0.551 - 0.599)
  Source Clock:         dram_sys_dram_clk_0 rising at 0.000ns
  Destination Clock:    dram_sys_dram_clk_0 rising at 3.333ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.wsts/ram_full_fb_i to opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.gpf.wrpf/diff_pntr_pad_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y23.AQ      Tcko                  0.450   opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/curr_fwft_state<1>
                                                       opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.wsts/ram_full_fb_i
    SLICE_X46Y26.A3      net (fanout=13)       0.785   opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.wsts/ram_full_fb_i
    SLICE_X46Y26.A       Tilo                  0.094   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/bufferedswitch_8d2f6f5158/delay13_q_net_x1(75)
                                                       opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.gpf.wrpf/rd_pntr_wr_inv_pad<0>_mand1
    SLICE_X44Y25.AX      net (fanout=1)        0.507   opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.gpf.wrpf/rd_pntr_wr_inv_pad<0>_mand1
    SLICE_X44Y25.COUT    Taxcy                 0.458   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/fir_5589f10850/mult_p_net(8)
                                                       opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.gpf.wrpf/Madd_diff_pntr_pad_addsub0000_cy<3>
    SLICE_X44Y26.CIN     net (fanout=1)        0.000   opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.gpf.wrpf/Madd_diff_pntr_pad_addsub0000_cy<3>
    SLICE_X44Y26.COUT    Tbyp                  0.104   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/bufferedswitch_8d2f6f5158/concat_y_net_x0(80)
                                                       opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.gpf.wrpf/Madd_diff_pntr_pad_addsub0000_cy<7>
    SLICE_X44Y27.CIN     net (fanout=1)        0.000   opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.gpf.wrpf/Madd_diff_pntr_pad_addsub0000_cy<7>
    SLICE_X44Y27.CMUX    Tcinc                 0.337   opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.gpf.wrpf/diff_pntr_pad_addsub0000<10>
                                                       opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.gpf.wrpf/Madd_diff_pntr_pad_addsub0000_xor<10>
    SLICE_X41Y28.B6      net (fanout=1)        0.529   opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.gpf.wrpf/diff_pntr_pad_addsub0000<10>
    SLICE_X41Y28.CLK     Tas                   0.027   opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.gpf.wrpf/diff_pntr_pad<10>
                                                       opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.gpf.wrpf/diff_pntr_pad_mux0001<0>1
                                                       opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.gpf.wrpf/diff_pntr_pad_10
    -------------------------------------------------  ---------------------------
    Total                                      3.291ns (1.470ns logic, 1.821ns route)
                                                       (44.7% logic, 55.3% route)

--------------------------------------------------------------------------------
Slack:                  -0.064ns (requirement - (data path - clock path skew + uncertainty))
  Source:               opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.wsts/ram_full_fb_i (FF)
  Destination:          opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.gpf.wrpf/diff_pntr_pad_9 (FF)
  Requirement:          3.333ns
  Data Path Delay:      3.286ns (Levels of Logic = 5)
  Clock Path Skew:      -0.048ns (0.551 - 0.599)
  Source Clock:         dram_sys_dram_clk_0 rising at 0.000ns
  Destination Clock:    dram_sys_dram_clk_0 rising at 3.333ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.wsts/ram_full_fb_i to opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.gpf.wrpf/diff_pntr_pad_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y23.AQ      Tcko                  0.450   opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/curr_fwft_state<1>
                                                       opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.wsts/ram_full_fb_i
    SLICE_X46Y26.A3      net (fanout=13)       0.785   opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.wsts/ram_full_fb_i
    SLICE_X46Y26.A       Tilo                  0.094   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/bufferedswitch_8d2f6f5158/delay13_q_net_x1(75)
                                                       opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.gpf.wrpf/rd_pntr_wr_inv_pad<0>_mand1
    SLICE_X44Y25.AX      net (fanout=1)        0.507   opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.gpf.wrpf/rd_pntr_wr_inv_pad<0>_mand1
    SLICE_X44Y25.COUT    Taxcy                 0.458   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/fir_5589f10850/mult_p_net(8)
                                                       opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.gpf.wrpf/Madd_diff_pntr_pad_addsub0000_cy<3>
    SLICE_X44Y26.CIN     net (fanout=1)        0.000   opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.gpf.wrpf/Madd_diff_pntr_pad_addsub0000_cy<3>
    SLICE_X44Y26.COUT    Tbyp                  0.104   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/bufferedswitch_8d2f6f5158/concat_y_net_x0(80)
                                                       opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.gpf.wrpf/Madd_diff_pntr_pad_addsub0000_cy<7>
    SLICE_X44Y27.CIN     net (fanout=1)        0.000   opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.gpf.wrpf/Madd_diff_pntr_pad_addsub0000_cy<7>
    SLICE_X44Y27.BMUX    Tcinb                 0.342   opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.gpf.wrpf/diff_pntr_pad_addsub0000<10>
                                                       opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.gpf.wrpf/Madd_diff_pntr_pad_addsub0000_xor<10>
    SLICE_X41Y28.A6      net (fanout=1)        0.520   opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.gpf.wrpf/diff_pntr_pad_addsub0000<9>
    SLICE_X41Y28.CLK     Tas                   0.026   opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.gpf.wrpf/diff_pntr_pad<10>
                                                       opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.gpf.wrpf/diff_pntr_pad_mux0001<1>1
                                                       opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.gpf.wrpf/diff_pntr_pad_9
    -------------------------------------------------  ---------------------------
    Total                                      3.286ns (1.474ns logic, 1.812ns route)
                                                       (44.9% logic, 55.1% route)

--------------------------------------------------------------------------------
Slack:                  -0.059ns (requirement - (data path - clock path skew + uncertainty))
  Source:               opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/arb_state_0 (FF)
  Destination:          async_dram_1/async_dram_1/cycle_wait (FF)
  Requirement:          3.333ns
  Data Path Delay:      3.148ns (Levels of Logic = 1)
  Clock Path Skew:      -0.181ns (1.458 - 1.639)
  Source Clock:         dram_sys_dram_clk_0 rising at 0.000ns
  Destination Clock:    dram_sys_dram_clk_0 rising at 3.333ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/arb_state_0 to async_dram_1/async_dram_1/cycle_wait
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y15.CQ      Tcko                  0.450   dram_user_dimm1_async_app_cmd_ack
                                                       opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/arb_state_0
    SLICE_X61Y26.A3      net (fanout=8)        1.300   dram_user_dimm1_async_app_cmd_ack
    SLICE_X61Y26.A       Tilo                  0.094   dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_write/wdf_data_r<36>
                                                       async_dram_1/async_dram_1/cycle_wait_or00001
    SLICE_X71Y26.SR      net (fanout=1)        0.759   async_dram_1/async_dram_1/cycle_wait_or0000
    SLICE_X71Y26.CLK     Tsrck                 0.545   async_dram_1/async_dram_1/cycle_wait
                                                       async_dram_1/async_dram_1/cycle_wait
    -------------------------------------------------  ---------------------------
    Total                                      3.148ns (1.089ns logic, 2.059ns route)
                                                       (34.6% logic, 65.4% route)

--------------------------------------------------------------------------------
Slack:                  -0.055ns (requirement - (data path - clock path skew + uncertainty))
  Source:               opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/arb_state_0 (FF)
  Destination:          async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_52 (FF)
  Requirement:          3.333ns
  Data Path Delay:      3.174ns (Levels of Logic = 2)
  Clock Path Skew:      -0.151ns (0.509 - 0.660)
  Source Clock:         dram_sys_dram_clk_0 rising at 0.000ns
  Destination Clock:    dram_sys_dram_clk_0 rising at 3.333ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/arb_state_0 to async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_52
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y15.CQ      Tcko                  0.450   dram_user_dimm1_async_app_cmd_ack
                                                       opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/arb_state_0
    SLICE_X71Y13.C3      net (fanout=8)        0.743   dram_user_dimm1_async_app_cmd_ack
    SLICE_X71Y13.C       Tilo                  0.094   async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/gdm.dm/dout_i<55>
                                                       async_dram_1/async_dram_1/dat_fifo_re1
    SLICE_X65Y10.C6      net (fanout=15)       0.808   async_dram_1/async_dram_1/dat_fifo_re
    SLICE_X65Y10.C       Tilo                  0.094   dram_user_dimm1_async_app_wr_data<43>
                                                       async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/RAM_REGOUT_EN1
    SLICE_X63Y11.CE      net (fanout=14)       0.756   async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/ram_regout_en
    SLICE_X63Y11.CLK     Tceck                 0.229   dram_user_dimm1_async_app_wr_data<55>
                                                       async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_52
    -------------------------------------------------  ---------------------------
    Total                                      3.174ns (0.867ns logic, 2.307ns route)
                                                       (27.3% logic, 72.7% route)

--------------------------------------------------------------------------------
Slack:                  -0.055ns (requirement - (data path - clock path skew + uncertainty))
  Source:               opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/arb_state_0 (FF)
  Destination:          async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_55 (FF)
  Requirement:          3.333ns
  Data Path Delay:      3.174ns (Levels of Logic = 2)
  Clock Path Skew:      -0.151ns (0.509 - 0.660)
  Source Clock:         dram_sys_dram_clk_0 rising at 0.000ns
  Destination Clock:    dram_sys_dram_clk_0 rising at 3.333ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/arb_state_0 to async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_55
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y15.CQ      Tcko                  0.450   dram_user_dimm1_async_app_cmd_ack
                                                       opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/arb_state_0
    SLICE_X71Y13.C3      net (fanout=8)        0.743   dram_user_dimm1_async_app_cmd_ack
    SLICE_X71Y13.C       Tilo                  0.094   async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/gdm.dm/dout_i<55>
                                                       async_dram_1/async_dram_1/dat_fifo_re1
    SLICE_X65Y10.C6      net (fanout=15)       0.808   async_dram_1/async_dram_1/dat_fifo_re
    SLICE_X65Y10.C       Tilo                  0.094   dram_user_dimm1_async_app_wr_data<43>
                                                       async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/RAM_REGOUT_EN1
    SLICE_X63Y11.CE      net (fanout=14)       0.756   async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/ram_regout_en
    SLICE_X63Y11.CLK     Tceck                 0.229   dram_user_dimm1_async_app_wr_data<55>
                                                       async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_55
    -------------------------------------------------  ---------------------------
    Total                                      3.174ns (0.867ns logic, 2.307ns route)
                                                       (27.3% logic, 72.7% route)

--------------------------------------------------------------------------------
Slack:                  -0.055ns (requirement - (data path - clock path skew + uncertainty))
  Source:               opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/arb_state_0 (FF)
  Destination:          async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_54 (FF)
  Requirement:          3.333ns
  Data Path Delay:      3.174ns (Levels of Logic = 2)
  Clock Path Skew:      -0.151ns (0.509 - 0.660)
  Source Clock:         dram_sys_dram_clk_0 rising at 0.000ns
  Destination Clock:    dram_sys_dram_clk_0 rising at 3.333ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/arb_state_0 to async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_54
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y15.CQ      Tcko                  0.450   dram_user_dimm1_async_app_cmd_ack
                                                       opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/arb_state_0
    SLICE_X71Y13.C3      net (fanout=8)        0.743   dram_user_dimm1_async_app_cmd_ack
    SLICE_X71Y13.C       Tilo                  0.094   async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/gdm.dm/dout_i<55>
                                                       async_dram_1/async_dram_1/dat_fifo_re1
    SLICE_X65Y10.C6      net (fanout=15)       0.808   async_dram_1/async_dram_1/dat_fifo_re
    SLICE_X65Y10.C       Tilo                  0.094   dram_user_dimm1_async_app_wr_data<43>
                                                       async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/RAM_REGOUT_EN1
    SLICE_X63Y11.CE      net (fanout=14)       0.756   async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/ram_regout_en
    SLICE_X63Y11.CLK     Tceck                 0.229   dram_user_dimm1_async_app_wr_data<55>
                                                       async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_54
    -------------------------------------------------  ---------------------------
    Total                                      3.174ns (0.867ns logic, 2.307ns route)
                                                       (27.3% logic, 72.7% route)

--------------------------------------------------------------------------------
Slack:                  -0.055ns (requirement - (data path - clock path skew + uncertainty))
  Source:               opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/arb_state_0 (FF)
  Destination:          async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_53 (FF)
  Requirement:          3.333ns
  Data Path Delay:      3.174ns (Levels of Logic = 2)
  Clock Path Skew:      -0.151ns (0.509 - 0.660)
  Source Clock:         dram_sys_dram_clk_0 rising at 0.000ns
  Destination Clock:    dram_sys_dram_clk_0 rising at 3.333ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/arb_state_0 to async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_53
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y15.CQ      Tcko                  0.450   dram_user_dimm1_async_app_cmd_ack
                                                       opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/arb_state_0
    SLICE_X71Y13.C3      net (fanout=8)        0.743   dram_user_dimm1_async_app_cmd_ack
    SLICE_X71Y13.C       Tilo                  0.094   async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/gdm.dm/dout_i<55>
                                                       async_dram_1/async_dram_1/dat_fifo_re1
    SLICE_X65Y10.C6      net (fanout=15)       0.808   async_dram_1/async_dram_1/dat_fifo_re
    SLICE_X65Y10.C       Tilo                  0.094   dram_user_dimm1_async_app_wr_data<43>
                                                       async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/RAM_REGOUT_EN1
    SLICE_X63Y11.CE      net (fanout=14)       0.756   async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/ram_regout_en
    SLICE_X63Y11.CLK     Tceck                 0.229   dram_user_dimm1_async_app_wr_data<55>
                                                       async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_53
    -------------------------------------------------  ---------------------------
    Total                                      3.174ns (0.867ns logic, 2.307ns route)
                                                       (27.3% logic, 72.7% route)

--------------------------------------------------------------------------------
Slack:                  -0.052ns (requirement - (data path - clock path skew + uncertainty))
  Source:               opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/arb_state_0 (FF)
  Destination:          async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_157 (FF)
  Requirement:          3.333ns
  Data Path Delay:      3.171ns (Levels of Logic = 2)
  Clock Path Skew:      -0.151ns (0.509 - 0.660)
  Source Clock:         dram_sys_dram_clk_0 rising at 0.000ns
  Destination Clock:    dram_sys_dram_clk_0 rising at 3.333ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/arb_state_0 to async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_157
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y15.CQ      Tcko                  0.450   dram_user_dimm1_async_app_cmd_ack
                                                       opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/arb_state_0
    SLICE_X71Y13.C3      net (fanout=8)        0.743   dram_user_dimm1_async_app_cmd_ack
    SLICE_X71Y13.C       Tilo                  0.094   async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/gdm.dm/dout_i<55>
                                                       async_dram_1/async_dram_1/dat_fifo_re1
    SLICE_X65Y10.C6      net (fanout=15)       0.808   async_dram_1/async_dram_1/dat_fifo_re
    SLICE_X65Y10.C       Tilo                  0.094   dram_user_dimm1_async_app_wr_data<43>
                                                       async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/RAM_REGOUT_EN1
    SLICE_X62Y11.CE      net (fanout=14)       0.756   async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/ram_regout_en
    SLICE_X62Y11.CLK     Tceck                 0.226   dram_user_dimm1_async_app_wr_be<15>
                                                       async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_157
    -------------------------------------------------  ---------------------------
    Total                                      3.171ns (0.864ns logic, 2.307ns route)
                                                       (27.2% logic, 72.8% route)

--------------------------------------------------------------------------------
Slack:                  -0.052ns (requirement - (data path - clock path skew + uncertainty))
  Source:               opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.rd/grss.rsts/ram_empty_fb_i (FF)
  Destination:          opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.gpf.wrpf/diff_pntr_pad_10 (FF)
  Requirement:          3.333ns
  Data Path Delay:      3.313ns (Levels of Logic = 5)
  Clock Path Skew:      -0.009ns (0.551 - 0.560)
  Source Clock:         dram_sys_dram_clk_0 rising at 0.000ns
  Destination Clock:    dram_sys_dram_clk_0 rising at 3.333ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.rd/grss.rsts/ram_empty_fb_i to opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.gpf.wrpf/diff_pntr_pad_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y26.CQ      Tcko                  0.450   opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.gpf.wrpf/wr_rst_d1
                                                       opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.rd/grss.rsts/ram_empty_fb_i
    SLICE_X46Y26.A2      net (fanout=6)        0.807   opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.rd/grss.rsts/ram_empty_fb_i
    SLICE_X46Y26.A       Tilo                  0.094   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/bufferedswitch_8d2f6f5158/delay13_q_net_x1(75)
                                                       opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.gpf.wrpf/rd_pntr_wr_inv_pad<0>_mand1
    SLICE_X44Y25.AX      net (fanout=1)        0.507   opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.gpf.wrpf/rd_pntr_wr_inv_pad<0>_mand1
    SLICE_X44Y25.COUT    Taxcy                 0.458   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/fir_5589f10850/mult_p_net(8)
                                                       opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.gpf.wrpf/Madd_diff_pntr_pad_addsub0000_cy<3>
    SLICE_X44Y26.CIN     net (fanout=1)        0.000   opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.gpf.wrpf/Madd_diff_pntr_pad_addsub0000_cy<3>
    SLICE_X44Y26.COUT    Tbyp                  0.104   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/bufferedswitch_8d2f6f5158/concat_y_net_x0(80)
                                                       opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.gpf.wrpf/Madd_diff_pntr_pad_addsub0000_cy<7>
    SLICE_X44Y27.CIN     net (fanout=1)        0.000   opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.gpf.wrpf/Madd_diff_pntr_pad_addsub0000_cy<7>
    SLICE_X44Y27.CMUX    Tcinc                 0.337   opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.gpf.wrpf/diff_pntr_pad_addsub0000<10>
                                                       opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.gpf.wrpf/Madd_diff_pntr_pad_addsub0000_xor<10>
    SLICE_X41Y28.B6      net (fanout=1)        0.529   opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.gpf.wrpf/diff_pntr_pad_addsub0000<10>
    SLICE_X41Y28.CLK     Tas                   0.027   opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.gpf.wrpf/diff_pntr_pad<10>
                                                       opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.gpf.wrpf/diff_pntr_pad_mux0001<0>1
                                                       opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.gpf.wrpf/diff_pntr_pad_10
    -------------------------------------------------  ---------------------------
    Total                                      3.313ns (1.470ns logic, 1.843ns route)
                                                       (44.4% logic, 55.6% route)

--------------------------------------------------------------------------------
Slack:                  -0.052ns (requirement - (data path - clock path skew + uncertainty))
  Source:               opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/arb_state_0 (FF)
  Destination:          async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_158 (FF)
  Requirement:          3.333ns
  Data Path Delay:      3.171ns (Levels of Logic = 2)
  Clock Path Skew:      -0.151ns (0.509 - 0.660)
  Source Clock:         dram_sys_dram_clk_0 rising at 0.000ns
  Destination Clock:    dram_sys_dram_clk_0 rising at 3.333ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/arb_state_0 to async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_158
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y15.CQ      Tcko                  0.450   dram_user_dimm1_async_app_cmd_ack
                                                       opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/arb_state_0
    SLICE_X71Y13.C3      net (fanout=8)        0.743   dram_user_dimm1_async_app_cmd_ack
    SLICE_X71Y13.C       Tilo                  0.094   async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/gdm.dm/dout_i<55>
                                                       async_dram_1/async_dram_1/dat_fifo_re1
    SLICE_X65Y10.C6      net (fanout=15)       0.808   async_dram_1/async_dram_1/dat_fifo_re
    SLICE_X65Y10.C       Tilo                  0.094   dram_user_dimm1_async_app_wr_data<43>
                                                       async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/RAM_REGOUT_EN1
    SLICE_X62Y11.CE      net (fanout=14)       0.756   async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/ram_regout_en
    SLICE_X62Y11.CLK     Tceck                 0.226   dram_user_dimm1_async_app_wr_be<15>
                                                       async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_158
    -------------------------------------------------  ---------------------------
    Total                                      3.171ns (0.864ns logic, 2.307ns route)
                                                       (27.2% logic, 72.8% route)

--------------------------------------------------------------------------------
Slack:                  -0.052ns (requirement - (data path - clock path skew + uncertainty))
  Source:               opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/arb_state_0 (FF)
  Destination:          async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_159 (FF)
  Requirement:          3.333ns
  Data Path Delay:      3.171ns (Levels of Logic = 2)
  Clock Path Skew:      -0.151ns (0.509 - 0.660)
  Source Clock:         dram_sys_dram_clk_0 rising at 0.000ns
  Destination Clock:    dram_sys_dram_clk_0 rising at 3.333ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/arb_state_0 to async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_159
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y15.CQ      Tcko                  0.450   dram_user_dimm1_async_app_cmd_ack
                                                       opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/arb_state_0
    SLICE_X71Y13.C3      net (fanout=8)        0.743   dram_user_dimm1_async_app_cmd_ack
    SLICE_X71Y13.C       Tilo                  0.094   async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/gdm.dm/dout_i<55>
                                                       async_dram_1/async_dram_1/dat_fifo_re1
    SLICE_X65Y10.C6      net (fanout=15)       0.808   async_dram_1/async_dram_1/dat_fifo_re
    SLICE_X65Y10.C       Tilo                  0.094   dram_user_dimm1_async_app_wr_data<43>
                                                       async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/RAM_REGOUT_EN1
    SLICE_X62Y11.CE      net (fanout=14)       0.756   async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/ram_regout_en
    SLICE_X62Y11.CLK     Tceck                 0.226   dram_user_dimm1_async_app_wr_be<15>
                                                       async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_159
    -------------------------------------------------  ---------------------------
    Total                                      3.171ns (0.864ns logic, 2.307ns route)
                                                       (27.2% logic, 72.8% route)

--------------------------------------------------------------------------------
Slack:                  -0.052ns (requirement - (data path - clock path skew + uncertainty))
  Source:               opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/arb_state_0 (FF)
  Destination:          async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_156 (FF)
  Requirement:          3.333ns
  Data Path Delay:      3.171ns (Levels of Logic = 2)
  Clock Path Skew:      -0.151ns (0.509 - 0.660)
  Source Clock:         dram_sys_dram_clk_0 rising at 0.000ns
  Destination Clock:    dram_sys_dram_clk_0 rising at 3.333ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/arb_state_0 to async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_156
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y15.CQ      Tcko                  0.450   dram_user_dimm1_async_app_cmd_ack
                                                       opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/arb_state_0
    SLICE_X71Y13.C3      net (fanout=8)        0.743   dram_user_dimm1_async_app_cmd_ack
    SLICE_X71Y13.C       Tilo                  0.094   async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/gdm.dm/dout_i<55>
                                                       async_dram_1/async_dram_1/dat_fifo_re1
    SLICE_X65Y10.C6      net (fanout=15)       0.808   async_dram_1/async_dram_1/dat_fifo_re
    SLICE_X65Y10.C       Tilo                  0.094   dram_user_dimm1_async_app_wr_data<43>
                                                       async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/RAM_REGOUT_EN1
    SLICE_X62Y11.CE      net (fanout=14)       0.756   async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/ram_regout_en
    SLICE_X62Y11.CLK     Tceck                 0.226   dram_user_dimm1_async_app_wr_be<15>
                                                       async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_156
    -------------------------------------------------  ---------------------------
    Total                                      3.171ns (0.864ns logic, 2.307ns route)
                                                       (27.2% logic, 72.8% route)

--------------------------------------------------------------------------------
Slack:                  -0.047ns (requirement - (data path - clock path skew + uncertainty))
  Source:               opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.rd/grss.rsts/ram_empty_fb_i (FF)
  Destination:          opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.gpf.wrpf/diff_pntr_pad_9 (FF)
  Requirement:          3.333ns
  Data Path Delay:      3.308ns (Levels of Logic = 5)
  Clock Path Skew:      -0.009ns (0.551 - 0.560)
  Source Clock:         dram_sys_dram_clk_0 rising at 0.000ns
  Destination Clock:    dram_sys_dram_clk_0 rising at 3.333ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.rd/grss.rsts/ram_empty_fb_i to opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.gpf.wrpf/diff_pntr_pad_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y26.CQ      Tcko                  0.450   opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.gpf.wrpf/wr_rst_d1
                                                       opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.rd/grss.rsts/ram_empty_fb_i
    SLICE_X46Y26.A2      net (fanout=6)        0.807   opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.rd/grss.rsts/ram_empty_fb_i
    SLICE_X46Y26.A       Tilo                  0.094   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/bufferedswitch_8d2f6f5158/delay13_q_net_x1(75)
                                                       opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.gpf.wrpf/rd_pntr_wr_inv_pad<0>_mand1
    SLICE_X44Y25.AX      net (fanout=1)        0.507   opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.gpf.wrpf/rd_pntr_wr_inv_pad<0>_mand1
    SLICE_X44Y25.COUT    Taxcy                 0.458   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/fir_5589f10850/mult_p_net(8)
                                                       opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.gpf.wrpf/Madd_diff_pntr_pad_addsub0000_cy<3>
    SLICE_X44Y26.CIN     net (fanout=1)        0.000   opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.gpf.wrpf/Madd_diff_pntr_pad_addsub0000_cy<3>
    SLICE_X44Y26.COUT    Tbyp                  0.104   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/bufferedswitch_8d2f6f5158/concat_y_net_x0(80)
                                                       opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.gpf.wrpf/Madd_diff_pntr_pad_addsub0000_cy<7>
    SLICE_X44Y27.CIN     net (fanout=1)        0.000   opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.gpf.wrpf/Madd_diff_pntr_pad_addsub0000_cy<7>
    SLICE_X44Y27.BMUX    Tcinb                 0.342   opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.gpf.wrpf/diff_pntr_pad_addsub0000<10>
                                                       opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.gpf.wrpf/Madd_diff_pntr_pad_addsub0000_xor<10>
    SLICE_X41Y28.A6      net (fanout=1)        0.520   opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.gpf.wrpf/diff_pntr_pad_addsub0000<9>
    SLICE_X41Y28.CLK     Tas                   0.026   opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.gpf.wrpf/diff_pntr_pad<10>
                                                       opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.gpf.wrpf/diff_pntr_pad_mux0001<1>1
                                                       opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.gpf.wrpf/diff_pntr_pad_9
    -------------------------------------------------  ---------------------------
    Total                                      3.308ns (1.474ns logic, 1.834ns route)
                                                       (44.6% logic, 55.4% route)

--------------------------------------------------------------------------------
Slack:                  -0.034ns (requirement - (data path - clock path skew + uncertainty))
  Source:               async_dram_1/async_dram_1/cycle_wait (FF)
  Destination:          async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/gdm.dm/dout_i_34 (FF)
  Requirement:          3.333ns
  Data Path Delay:      3.306ns (Levels of Logic = 2)
  Clock Path Skew:      0.002ns (1.570 - 1.568)
  Source Clock:         dram_sys_dram_clk_0 rising at 0.000ns
  Destination Clock:    dram_sys_dram_clk_0 rising at 3.333ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: async_dram_1/async_dram_1/cycle_wait to async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/gdm.dm/dout_i_34
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y26.AQ      Tcko                  0.450   async_dram_1/async_dram_1/cycle_wait
                                                       async_dram_1/async_dram_1/cycle_wait
    SLICE_X71Y13.C6      net (fanout=8)        0.986   async_dram_1/async_dram_1/cycle_wait
    SLICE_X71Y13.C       Tilo                  0.094   async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/gdm.dm/dout_i<55>
                                                       async_dram_1/async_dram_1/dat_fifo_re1
    SLICE_X71Y13.B5      net (fanout=15)       0.426   async_dram_1/async_dram_1/dat_fifo_re
    SLICE_X71Y13.B       Tilo                  0.094   async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/gdm.dm/dout_i<55>
                                                       async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/RAM_RD_EN_FWFT1
    SLICE_X77Y14.CE      net (fanout=46)       1.027   async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_not0001
    SLICE_X77Y14.CLK     Tceck                 0.229   async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/gdm.dm/dout_i<35>
                                                       async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/gdm.dm/dout_i_34
    -------------------------------------------------  ---------------------------
    Total                                      3.306ns (0.867ns logic, 2.439ns route)
                                                       (26.2% logic, 73.8% route)

--------------------------------------------------------------------------------
Slack:                  -0.034ns (requirement - (data path - clock path skew + uncertainty))
  Source:               async_dram_1/async_dram_1/cycle_wait (FF)
  Destination:          async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/gdm.dm/dout_i_32 (FF)
  Requirement:          3.333ns
  Data Path Delay:      3.306ns (Levels of Logic = 2)
  Clock Path Skew:      0.002ns (1.570 - 1.568)
  Source Clock:         dram_sys_dram_clk_0 rising at 0.000ns
  Destination Clock:    dram_sys_dram_clk_0 rising at 3.333ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: async_dram_1/async_dram_1/cycle_wait to async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/gdm.dm/dout_i_32
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y26.AQ      Tcko                  0.450   async_dram_1/async_dram_1/cycle_wait
                                                       async_dram_1/async_dram_1/cycle_wait
    SLICE_X71Y13.C6      net (fanout=8)        0.986   async_dram_1/async_dram_1/cycle_wait
    SLICE_X71Y13.C       Tilo                  0.094   async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/gdm.dm/dout_i<55>
                                                       async_dram_1/async_dram_1/dat_fifo_re1
    SLICE_X71Y13.B5      net (fanout=15)       0.426   async_dram_1/async_dram_1/dat_fifo_re
    SLICE_X71Y13.B       Tilo                  0.094   async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/gdm.dm/dout_i<55>
                                                       async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/RAM_RD_EN_FWFT1
    SLICE_X77Y14.CE      net (fanout=46)       1.027   async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_not0001
    SLICE_X77Y14.CLK     Tceck                 0.229   async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/gdm.dm/dout_i<35>
                                                       async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/gdm.dm/dout_i_32
    -------------------------------------------------  ---------------------------
    Total                                      3.306ns (0.867ns logic, 2.439ns route)
                                                       (26.2% logic, 73.8% route)

--------------------------------------------------------------------------------
Slack:                  -0.034ns (requirement - (data path - clock path skew + uncertainty))
  Source:               async_dram_1/async_dram_1/cycle_wait (FF)
  Destination:          async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/gdm.dm/dout_i_35 (FF)
  Requirement:          3.333ns
  Data Path Delay:      3.306ns (Levels of Logic = 2)
  Clock Path Skew:      0.002ns (1.570 - 1.568)
  Source Clock:         dram_sys_dram_clk_0 rising at 0.000ns
  Destination Clock:    dram_sys_dram_clk_0 rising at 3.333ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: async_dram_1/async_dram_1/cycle_wait to async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/gdm.dm/dout_i_35
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y26.AQ      Tcko                  0.450   async_dram_1/async_dram_1/cycle_wait
                                                       async_dram_1/async_dram_1/cycle_wait
    SLICE_X71Y13.C6      net (fanout=8)        0.986   async_dram_1/async_dram_1/cycle_wait
    SLICE_X71Y13.C       Tilo                  0.094   async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/gdm.dm/dout_i<55>
                                                       async_dram_1/async_dram_1/dat_fifo_re1
    SLICE_X71Y13.B5      net (fanout=15)       0.426   async_dram_1/async_dram_1/dat_fifo_re
    SLICE_X71Y13.B       Tilo                  0.094   async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/gdm.dm/dout_i<55>
                                                       async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/RAM_RD_EN_FWFT1
    SLICE_X77Y14.CE      net (fanout=46)       1.027   async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_not0001
    SLICE_X77Y14.CLK     Tceck                 0.229   async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/gdm.dm/dout_i<35>
                                                       async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/gdm.dm/dout_i_35
    -------------------------------------------------  ---------------------------
    Total                                      3.306ns (0.867ns logic, 2.439ns route)
                                                       (26.2% logic, 73.8% route)

--------------------------------------------------------------------------------
Slack:                  -0.034ns (requirement - (data path - clock path skew + uncertainty))
  Source:               async_dram_1/async_dram_1/cycle_wait (FF)
  Destination:          async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/gdm.dm/dout_i_33 (FF)
  Requirement:          3.333ns
  Data Path Delay:      3.306ns (Levels of Logic = 2)
  Clock Path Skew:      0.002ns (1.570 - 1.568)
  Source Clock:         dram_sys_dram_clk_0 rising at 0.000ns
  Destination Clock:    dram_sys_dram_clk_0 rising at 3.333ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: async_dram_1/async_dram_1/cycle_wait to async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/gdm.dm/dout_i_33
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y26.AQ      Tcko                  0.450   async_dram_1/async_dram_1/cycle_wait
                                                       async_dram_1/async_dram_1/cycle_wait
    SLICE_X71Y13.C6      net (fanout=8)        0.986   async_dram_1/async_dram_1/cycle_wait
    SLICE_X71Y13.C       Tilo                  0.094   async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/gdm.dm/dout_i<55>
                                                       async_dram_1/async_dram_1/dat_fifo_re1
    SLICE_X71Y13.B5      net (fanout=15)       0.426   async_dram_1/async_dram_1/dat_fifo_re
    SLICE_X71Y13.B       Tilo                  0.094   async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/gdm.dm/dout_i<55>
                                                       async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/RAM_RD_EN_FWFT1
    SLICE_X77Y14.CE      net (fanout=46)       1.027   async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_not0001
    SLICE_X77Y14.CLK     Tceck                 0.229   async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/gdm.dm/dout_i<35>
                                                       async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/gdm.dm/dout_i_33
    -------------------------------------------------  ---------------------------
    Total                                      3.306ns (0.867ns logic, 2.439ns route)
                                                       (26.2% logic, 73.8% route)

--------------------------------------------------------------------------------
Slack:                  -0.031ns (requirement - (data path - clock path skew + uncertainty))
  Source:               async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/mem/dout_i_32 (FF)
  Destination:          async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_72 (FF)
  Requirement:          3.333ns
  Data Path Delay:      3.240ns (Levels of Logic = 2)
  Clock Path Skew:      -0.061ns (1.502 - 1.563)
  Source Clock:         dram_sys_dram_clk_0 rising at 0.000ns
  Destination Clock:    dram_sys_dram_clk_0 rising at 3.333ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/mem/dout_i_32 to async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_72
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y27.AQ      Tcko                  0.450   dram_user_dimm1_async_app_cmd_rnw
                                                       async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/mem/dout_i_32
    SLICE_X71Y13.C4      net (fanout=3)        1.109   dram_user_dimm1_async_app_cmd_rnw
    SLICE_X71Y13.C       Tilo                  0.094   async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/gdm.dm/dout_i<55>
                                                       async_dram_1/async_dram_1/dat_fifo_re1
    SLICE_X67Y15.C5      net (fanout=15)       0.664   async_dram_1/async_dram_1/dat_fifo_re
    SLICE_X67Y15.C       Tilo                  0.094   dram_user_dimm1_async_app_wr_data<79>
                                                       async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/ram_regout_en_REPLICA_9
    SLICE_X65Y17.CE      net (fanout=4)        0.600   async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/ram_regout_en_REPLICA_9
    SLICE_X65Y17.CLK     Tceck                 0.229   dram_user_dimm1_async_app_wr_data<75>
                                                       async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_72
    -------------------------------------------------  ---------------------------
    Total                                      3.240ns (0.867ns logic, 2.373ns route)
                                                       (26.8% logic, 73.2% route)

--------------------------------------------------------------------------------
Slack:                  -0.031ns (requirement - (data path - clock path skew + uncertainty))
  Source:               async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/mem/dout_i_32 (FF)
  Destination:          async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_75 (FF)
  Requirement:          3.333ns
  Data Path Delay:      3.240ns (Levels of Logic = 2)
  Clock Path Skew:      -0.061ns (1.502 - 1.563)
  Source Clock:         dram_sys_dram_clk_0 rising at 0.000ns
  Destination Clock:    dram_sys_dram_clk_0 rising at 3.333ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/mem/dout_i_32 to async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_75
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y27.AQ      Tcko                  0.450   dram_user_dimm1_async_app_cmd_rnw
                                                       async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/mem/dout_i_32
    SLICE_X71Y13.C4      net (fanout=3)        1.109   dram_user_dimm1_async_app_cmd_rnw
    SLICE_X71Y13.C       Tilo                  0.094   async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/gdm.dm/dout_i<55>
                                                       async_dram_1/async_dram_1/dat_fifo_re1
    SLICE_X67Y15.C5      net (fanout=15)       0.664   async_dram_1/async_dram_1/dat_fifo_re
    SLICE_X67Y15.C       Tilo                  0.094   dram_user_dimm1_async_app_wr_data<79>
                                                       async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/ram_regout_en_REPLICA_9
    SLICE_X65Y17.CE      net (fanout=4)        0.600   async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/ram_regout_en_REPLICA_9
    SLICE_X65Y17.CLK     Tceck                 0.229   dram_user_dimm1_async_app_wr_data<75>
                                                       async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_75
    -------------------------------------------------  ---------------------------
    Total                                      3.240ns (0.867ns logic, 2.373ns route)
                                                       (26.8% logic, 73.2% route)

--------------------------------------------------------------------------------
Slack:                  -0.031ns (requirement - (data path - clock path skew + uncertainty))
  Source:               async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/mem/dout_i_32 (FF)
  Destination:          async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_74 (FF)
  Requirement:          3.333ns
  Data Path Delay:      3.240ns (Levels of Logic = 2)
  Clock Path Skew:      -0.061ns (1.502 - 1.563)
  Source Clock:         dram_sys_dram_clk_0 rising at 0.000ns
  Destination Clock:    dram_sys_dram_clk_0 rising at 3.333ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/mem/dout_i_32 to async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_74
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y27.AQ      Tcko                  0.450   dram_user_dimm1_async_app_cmd_rnw
                                                       async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/mem/dout_i_32
    SLICE_X71Y13.C4      net (fanout=3)        1.109   dram_user_dimm1_async_app_cmd_rnw
    SLICE_X71Y13.C       Tilo                  0.094   async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/gdm.dm/dout_i<55>
                                                       async_dram_1/async_dram_1/dat_fifo_re1
    SLICE_X67Y15.C5      net (fanout=15)       0.664   async_dram_1/async_dram_1/dat_fifo_re
    SLICE_X67Y15.C       Tilo                  0.094   dram_user_dimm1_async_app_wr_data<79>
                                                       async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/ram_regout_en_REPLICA_9
    SLICE_X65Y17.CE      net (fanout=4)        0.600   async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/ram_regout_en_REPLICA_9
    SLICE_X65Y17.CLK     Tceck                 0.229   dram_user_dimm1_async_app_wr_data<75>
                                                       async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_74
    -------------------------------------------------  ---------------------------
    Total                                      3.240ns (0.867ns logic, 2.373ns route)
                                                       (26.8% logic, 73.2% route)

--------------------------------------------------------------------------------
Slack:                  -0.031ns (requirement - (data path - clock path skew + uncertainty))
  Source:               async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/mem/dout_i_32 (FF)
  Destination:          async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_73 (FF)
  Requirement:          3.333ns
  Data Path Delay:      3.240ns (Levels of Logic = 2)
  Clock Path Skew:      -0.061ns (1.502 - 1.563)
  Source Clock:         dram_sys_dram_clk_0 rising at 0.000ns
  Destination Clock:    dram_sys_dram_clk_0 rising at 3.333ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/mem/dout_i_32 to async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_73
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y27.AQ      Tcko                  0.450   dram_user_dimm1_async_app_cmd_rnw
                                                       async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/mem/dout_i_32
    SLICE_X71Y13.C4      net (fanout=3)        1.109   dram_user_dimm1_async_app_cmd_rnw
    SLICE_X71Y13.C       Tilo                  0.094   async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/gdm.dm/dout_i<55>
                                                       async_dram_1/async_dram_1/dat_fifo_re1
    SLICE_X67Y15.C5      net (fanout=15)       0.664   async_dram_1/async_dram_1/dat_fifo_re
    SLICE_X67Y15.C       Tilo                  0.094   dram_user_dimm1_async_app_wr_data<79>
                                                       async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/ram_regout_en_REPLICA_9
    SLICE_X65Y17.CE      net (fanout=4)        0.600   async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/ram_regout_en_REPLICA_9
    SLICE_X65Y17.CLK     Tceck                 0.229   dram_user_dimm1_async_app_wr_data<75>
                                                       async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_73
    -------------------------------------------------  ---------------------------
    Total                                      3.240ns (0.867ns logic, 2.373ns route)
                                                       (26.8% logic, 73.2% route)

--------------------------------------------------------------------------------
Slack:                  -0.015ns (requirement - (data path - clock path skew + uncertainty))
  Source:               opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_wr_en (FF)
  Destination:          opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.gpf.wrpf/diff_pntr_pad_5 (FF)
  Requirement:          3.333ns
  Data Path Delay:      3.240ns (Levels of Logic = 4)
  Clock Path Skew:      -0.045ns (0.524 - 0.569)
  Source Clock:         dram_sys_dram_clk_0 rising at 0.000ns
  Destination Clock:    dram_sys_dram_clk_0 rising at 3.333ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_wr_en to opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.gpf.wrpf/diff_pntr_pad_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y24.CQ      Tcko                  0.450   opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_wr_en
                                                       opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_wr_en
    SLICE_X46Y26.A1      net (fanout=13)       0.925   opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_wr_en
    SLICE_X46Y26.A       Tilo                  0.094   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/bufferedswitch_8d2f6f5158/delay13_q_net_x1(75)
                                                       opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.gpf.wrpf/rd_pntr_wr_inv_pad<0>_mand1
    SLICE_X44Y25.AX      net (fanout=1)        0.507   opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.gpf.wrpf/rd_pntr_wr_inv_pad<0>_mand1
    SLICE_X44Y25.COUT    Taxcy                 0.458   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/fir_5589f10850/mult_p_net(8)
                                                       opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.gpf.wrpf/Madd_diff_pntr_pad_addsub0000_cy<3>
    SLICE_X44Y26.CIN     net (fanout=1)        0.000   opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.gpf.wrpf/Madd_diff_pntr_pad_addsub0000_cy<3>
    SLICE_X44Y26.BMUX    Tcinb                 0.342   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/bufferedswitch_8d2f6f5158/concat_y_net_x0(80)
                                                       opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.gpf.wrpf/Madd_diff_pntr_pad_addsub0000_cy<7>
    SLICE_X45Y26.A6      net (fanout=1)        0.438   opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.gpf.wrpf/diff_pntr_pad_addsub0000<5>
    SLICE_X45Y26.CLK     Tas                   0.026   opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.gpf.wrpf/diff_pntr_pad<8>
                                                       opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.gpf.wrpf/diff_pntr_pad_mux0001<5>1
                                                       opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.gpf.wrpf/diff_pntr_pad_5
    -------------------------------------------------  ---------------------------
    Total                                      3.240ns (1.370ns logic, 1.870ns route)
                                                       (42.3% logic, 57.7% route)

--------------------------------------------------------------------------------
Slack:                  -0.015ns (requirement - (data path - clock path skew + uncertainty))
  Source:               opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_wr_en (FF)
  Destination:          opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.gpf.wrpf/diff_pntr_pad_7 (FF)
  Requirement:          3.333ns
  Data Path Delay:      3.240ns (Levels of Logic = 4)
  Clock Path Skew:      -0.045ns (0.524 - 0.569)
  Source Clock:         dram_sys_dram_clk_0 rising at 0.000ns
  Destination Clock:    dram_sys_dram_clk_0 rising at 3.333ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_wr_en to opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.gpf.wrpf/diff_pntr_pad_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y24.CQ      Tcko                  0.450   opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_wr_en
                                                       opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_wr_en
    SLICE_X46Y26.A1      net (fanout=13)       0.925   opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_wr_en
    SLICE_X46Y26.A       Tilo                  0.094   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/bufferedswitch_8d2f6f5158/delay13_q_net_x1(75)
                                                       opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.gpf.wrpf/rd_pntr_wr_inv_pad<0>_mand1
    SLICE_X44Y25.AX      net (fanout=1)        0.507   opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.gpf.wrpf/rd_pntr_wr_inv_pad<0>_mand1
    SLICE_X44Y25.COUT    Taxcy                 0.458   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/fir_5589f10850/mult_p_net(8)
                                                       opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.gpf.wrpf/Madd_diff_pntr_pad_addsub0000_cy<3>
    SLICE_X44Y26.CIN     net (fanout=1)        0.000   opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.gpf.wrpf/Madd_diff_pntr_pad_addsub0000_cy<3>
    SLICE_X44Y26.DMUX    Tcind                 0.405   chan_550_clean_XSG_core_config/chan_550_clean_XSG_core_config/chan_550_clean_x0/bufferedswitch_8d2f6f5158/concat_y_net_x0(80)
                                                       opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.gpf.wrpf/Madd_diff_pntr_pad_addsub0000_cy<7>
    SLICE_X45Y26.C5      net (fanout=1)        0.372   opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.gpf.wrpf/diff_pntr_pad_addsub0000<7>
    SLICE_X45Y26.CLK     Tas                   0.029   opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.gpf.wrpf/diff_pntr_pad<8>
                                                       opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.gpf.wrpf/diff_pntr_pad_mux0001<3>1
                                                       opb_dram_sniffer_inst/opb_dram_sniffer_inst/sniffer_enabled.dram_arbiter/read_history_fifo_inst/BU2/U0/grf.rf/gl0.wr/gwss.gpf.wrpf/diff_pntr_pad_7
    -------------------------------------------------  ---------------------------
    Total                                      3.240ns (1.436ns logic, 1.804ns route)
                                                       (44.3% logic, 55.7% route)

--------------------------------------------------------------------------------
Slack:                  -0.014ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_init/phy_init_rden (FF)
  Destination:          dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/u_phy_calib/phy_init_rden_r (FF)
  Requirement:          3.333ns
  Data Path Delay:      2.710ns (Levels of Logic = 0)
  Clock Path Skew:      -0.448ns (3.497 - 3.945)
  Source Clock:         dram_sys_dram_clk_div rising at 0.000ns
  Destination Clock:    dram_sys_dram_clk_0 rising at 3.333ns
  Clock Uncertainty:    0.189ns

  Clock Uncertainty:          0.189ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.118ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_init/phy_init_rden to dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/u_phy_calib/phy_init_rden_r
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X79Y8.DQ       Tcko                  0.450   dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_init/phy_init_rden
                                                       dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_init/phy_init_rden
    SLICE_X47Y20.BX      net (fanout=4)        2.271   dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_init/phy_init_rden
    SLICE_X47Y20.CLK     Tdick                -0.011   dram_ctrl_app_rd_valid
                                                       dram_controller_inst/dram_controller_inst/mem_if_top_inst/u_phy_top/u_phy_io/u_phy_calib/phy_init_rden_r
    -------------------------------------------------  ---------------------------
    Total                                      2.710ns (0.439ns logic, 2.271ns route)
                                                       (16.2% logic, 83.8% route)

--------------------------------------------------------------------------------
Slack:                  -0.012ns (requirement - (data path - clock path skew + uncertainty))
  Source:               async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/mem/dout_i_32 (FF)
  Destination:          async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/gdm.dm/dout_i_105 (FF)
  Requirement:          3.333ns
  Data Path Delay:      3.276ns (Levels of Logic = 2)
  Clock Path Skew:      -0.006ns (1.557 - 1.563)
  Source Clock:         dram_sys_dram_clk_0 rising at 0.000ns
  Destination Clock:    dram_sys_dram_clk_0 rising at 3.333ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/mem/dout_i_32 to async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/gdm.dm/dout_i_105
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y27.AQ      Tcko                  0.450   dram_user_dimm1_async_app_cmd_rnw
                                                       async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/mem/dout_i_32
    SLICE_X71Y13.C4      net (fanout=3)        1.109   dram_user_dimm1_async_app_cmd_rnw
    SLICE_X71Y13.C       Tilo                  0.094   async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/gdm.dm/dout_i<55>
                                                       async_dram_1/async_dram_1/dat_fifo_re1
    SLICE_X71Y13.B5      net (fanout=15)       0.426   async_dram_1/async_dram_1/dat_fifo_re
    SLICE_X71Y13.B       Tilo                  0.094   async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/gdm.dm/dout_i<55>
                                                       async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/RAM_RD_EN_FWFT1
    SLICE_X75Y17.CE      net (fanout=46)       0.874   async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_not0001
    SLICE_X75Y17.CLK     Tceck                 0.229   async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/gdm.dm/dout_i<107>
                                                       async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/gdm.dm/dout_i_105
    -------------------------------------------------  ---------------------------
    Total                                      3.276ns (0.867ns logic, 2.409ns route)
                                                       (26.5% logic, 73.5% route)

--------------------------------------------------------------------------------
Slack:                  -0.012ns (requirement - (data path - clock path skew + uncertainty))
  Source:               async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/mem/dout_i_32 (FF)
  Destination:          async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/gdm.dm/dout_i_107 (FF)
  Requirement:          3.333ns
  Data Path Delay:      3.276ns (Levels of Logic = 2)
  Clock Path Skew:      -0.006ns (1.557 - 1.563)
  Source Clock:         dram_sys_dram_clk_0 rising at 0.000ns
  Destination Clock:    dram_sys_dram_clk_0 rising at 3.333ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/mem/dout_i_32 to async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/gdm.dm/dout_i_107
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y27.AQ      Tcko                  0.450   dram_user_dimm1_async_app_cmd_rnw
                                                       async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/mem/dout_i_32
    SLICE_X71Y13.C4      net (fanout=3)        1.109   dram_user_dimm1_async_app_cmd_rnw
    SLICE_X71Y13.C       Tilo                  0.094   async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/gdm.dm/dout_i<55>
                                                       async_dram_1/async_dram_1/dat_fifo_re1
    SLICE_X71Y13.B5      net (fanout=15)       0.426   async_dram_1/async_dram_1/dat_fifo_re
    SLICE_X71Y13.B       Tilo                  0.094   async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/gdm.dm/dout_i<55>
                                                       async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/RAM_RD_EN_FWFT1
    SLICE_X75Y17.CE      net (fanout=46)       0.874   async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_not0001
    SLICE_X75Y17.CLK     Tceck                 0.229   async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/gdm.dm/dout_i<107>
                                                       async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/gdm.dm/dout_i_107
    -------------------------------------------------  ---------------------------
    Total                                      3.276ns (0.867ns logic, 2.409ns route)
                                                       (26.5% logic, 73.5% route)

--------------------------------------------------------------------------------
Slack:                  -0.012ns (requirement - (data path - clock path skew + uncertainty))
  Source:               async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/mem/dout_i_32 (FF)
  Destination:          async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/gdm.dm/dout_i_104 (FF)
  Requirement:          3.333ns
  Data Path Delay:      3.276ns (Levels of Logic = 2)
  Clock Path Skew:      -0.006ns (1.557 - 1.563)
  Source Clock:         dram_sys_dram_clk_0 rising at 0.000ns
  Destination Clock:    dram_sys_dram_clk_0 rising at 3.333ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/mem/dout_i_32 to async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/gdm.dm/dout_i_104
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y27.AQ      Tcko                  0.450   dram_user_dimm1_async_app_cmd_rnw
                                                       async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/mem/dout_i_32
    SLICE_X71Y13.C4      net (fanout=3)        1.109   dram_user_dimm1_async_app_cmd_rnw
    SLICE_X71Y13.C       Tilo                  0.094   async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/gdm.dm/dout_i<55>
                                                       async_dram_1/async_dram_1/dat_fifo_re1
    SLICE_X71Y13.B5      net (fanout=15)       0.426   async_dram_1/async_dram_1/dat_fifo_re
    SLICE_X71Y13.B       Tilo                  0.094   async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/gdm.dm/dout_i<55>
                                                       async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/RAM_RD_EN_FWFT1
    SLICE_X75Y17.CE      net (fanout=46)       0.874   async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_not0001
    SLICE_X75Y17.CLK     Tceck                 0.229   async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/gdm.dm/dout_i<107>
                                                       async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/gdm.dm/dout_i_104
    -------------------------------------------------  ---------------------------
    Total                                      3.276ns (0.867ns logic, 2.409ns route)
                                                       (26.5% logic, 73.5% route)

--------------------------------------------------------------------------------
Slack:                  -0.012ns (requirement - (data path - clock path skew + uncertainty))
  Source:               async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/mem/dout_i_32 (FF)
  Destination:          async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/gdm.dm/dout_i_106 (FF)
  Requirement:          3.333ns
  Data Path Delay:      3.276ns (Levels of Logic = 2)
  Clock Path Skew:      -0.006ns (1.557 - 1.563)
  Source Clock:         dram_sys_dram_clk_0 rising at 0.000ns
  Destination Clock:    dram_sys_dram_clk_0 rising at 3.333ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/mem/dout_i_32 to async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/gdm.dm/dout_i_106
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y27.AQ      Tcko                  0.450   dram_user_dimm1_async_app_cmd_rnw
                                                       async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/mem/dout_i_32
    SLICE_X71Y13.C4      net (fanout=3)        1.109   dram_user_dimm1_async_app_cmd_rnw
    SLICE_X71Y13.C       Tilo                  0.094   async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/gdm.dm/dout_i<55>
                                                       async_dram_1/async_dram_1/dat_fifo_re1
    SLICE_X71Y13.B5      net (fanout=15)       0.426   async_dram_1/async_dram_1/dat_fifo_re
    SLICE_X71Y13.B       Tilo                  0.094   async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/gdm.dm/dout_i<55>
                                                       async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/RAM_RD_EN_FWFT1
    SLICE_X75Y17.CE      net (fanout=46)       0.874   async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_not0001
    SLICE_X75Y17.CLK     Tceck                 0.229   async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/gdm.dm/dout_i<107>
                                                       async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/gdm.dm/dout_i_106
    -------------------------------------------------  ---------------------------
    Total                                      3.276ns (0.867ns logic, 2.409ns route)
                                                       (26.5% logic, 73.5% route)

--------------------------------------------------------------------------------
Slack:                  -0.011ns (requirement - (data path - clock path skew + uncertainty))
  Source:               async_dram_1/async_dram_1/cycle_wait (FF)
  Destination:          async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_139 (FF)
  Requirement:          3.333ns
  Data Path Delay:      3.190ns (Levels of Logic = 2)
  Clock Path Skew:      -0.091ns (1.477 - 1.568)
  Source Clock:         dram_sys_dram_clk_0 rising at 0.000ns
  Destination Clock:    dram_sys_dram_clk_0 rising at 3.333ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: async_dram_1/async_dram_1/cycle_wait to async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_139
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y26.AQ      Tcko                  0.450   async_dram_1/async_dram_1/cycle_wait
                                                       async_dram_1/async_dram_1/cycle_wait
    SLICE_X71Y13.C6      net (fanout=8)        0.986   async_dram_1/async_dram_1/cycle_wait
    SLICE_X71Y13.C       Tilo                  0.094   async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/gdm.dm/dout_i<55>
                                                       async_dram_1/async_dram_1/dat_fifo_re1
    SLICE_X65Y10.C6      net (fanout=15)       0.808   async_dram_1/async_dram_1/dat_fifo_re
    SLICE_X65Y10.C       Tilo                  0.094   dram_user_dimm1_async_app_wr_data<43>
                                                       async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/RAM_REGOUT_EN1
    SLICE_X65Y11.CE      net (fanout=14)       0.529   async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/ram_regout_en
    SLICE_X65Y11.CLK     Tceck                 0.229   dram_user_dimm1_async_app_wr_data<139>
                                                       async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_139
    -------------------------------------------------  ---------------------------
    Total                                      3.190ns (0.867ns logic, 2.323ns route)
                                                       (27.2% logic, 72.8% route)

--------------------------------------------------------------------------------
Slack:                  -0.011ns (requirement - (data path - clock path skew + uncertainty))
  Source:               async_dram_1/async_dram_1/cycle_wait (FF)
  Destination:          async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_138 (FF)
  Requirement:          3.333ns
  Data Path Delay:      3.190ns (Levels of Logic = 2)
  Clock Path Skew:      -0.091ns (1.477 - 1.568)
  Source Clock:         dram_sys_dram_clk_0 rising at 0.000ns
  Destination Clock:    dram_sys_dram_clk_0 rising at 3.333ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: async_dram_1/async_dram_1/cycle_wait to async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_138
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y26.AQ      Tcko                  0.450   async_dram_1/async_dram_1/cycle_wait
                                                       async_dram_1/async_dram_1/cycle_wait
    SLICE_X71Y13.C6      net (fanout=8)        0.986   async_dram_1/async_dram_1/cycle_wait
    SLICE_X71Y13.C       Tilo                  0.094   async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/gdm.dm/dout_i<55>
                                                       async_dram_1/async_dram_1/dat_fifo_re1
    SLICE_X65Y10.C6      net (fanout=15)       0.808   async_dram_1/async_dram_1/dat_fifo_re
    SLICE_X65Y10.C       Tilo                  0.094   dram_user_dimm1_async_app_wr_data<43>
                                                       async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/RAM_REGOUT_EN1
    SLICE_X65Y11.CE      net (fanout=14)       0.529   async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/ram_regout_en
    SLICE_X65Y11.CLK     Tceck                 0.229   dram_user_dimm1_async_app_wr_data<139>
                                                       async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_138
    -------------------------------------------------  ---------------------------
    Total                                      3.190ns (0.867ns logic, 2.323ns route)
                                                       (27.2% logic, 72.8% route)

--------------------------------------------------------------------------------
Slack:                  -0.011ns (requirement - (data path - clock path skew + uncertainty))
  Source:               async_dram_1/async_dram_1/cycle_wait (FF)
  Destination:          async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_137 (FF)
  Requirement:          3.333ns
  Data Path Delay:      3.190ns (Levels of Logic = 2)
  Clock Path Skew:      -0.091ns (1.477 - 1.568)
  Source Clock:         dram_sys_dram_clk_0 rising at 0.000ns
  Destination Clock:    dram_sys_dram_clk_0 rising at 3.333ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: async_dram_1/async_dram_1/cycle_wait to async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_137
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y26.AQ      Tcko                  0.450   async_dram_1/async_dram_1/cycle_wait
                                                       async_dram_1/async_dram_1/cycle_wait
    SLICE_X71Y13.C6      net (fanout=8)        0.986   async_dram_1/async_dram_1/cycle_wait
    SLICE_X71Y13.C       Tilo                  0.094   async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/gdm.dm/dout_i<55>
                                                       async_dram_1/async_dram_1/dat_fifo_re1
    SLICE_X65Y10.C6      net (fanout=15)       0.808   async_dram_1/async_dram_1/dat_fifo_re
    SLICE_X65Y10.C       Tilo                  0.094   dram_user_dimm1_async_app_wr_data<43>
                                                       async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/RAM_REGOUT_EN1
    SLICE_X65Y11.CE      net (fanout=14)       0.529   async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/ram_regout_en
    SLICE_X65Y11.CLK     Tceck                 0.229   dram_user_dimm1_async_app_wr_data<139>
                                                       async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_137
    -------------------------------------------------  ---------------------------
    Total                                      3.190ns (0.867ns logic, 2.323ns route)
                                                       (27.2% logic, 72.8% route)

--------------------------------------------------------------------------------
Slack:                  -0.011ns (requirement - (data path - clock path skew + uncertainty))
  Source:               async_dram_1/async_dram_1/cycle_wait (FF)
  Destination:          async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_136 (FF)
  Requirement:          3.333ns
  Data Path Delay:      3.190ns (Levels of Logic = 2)
  Clock Path Skew:      -0.091ns (1.477 - 1.568)
  Source Clock:         dram_sys_dram_clk_0 rising at 0.000ns
  Destination Clock:    dram_sys_dram_clk_0 rising at 3.333ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: async_dram_1/async_dram_1/cycle_wait to async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_136
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y26.AQ      Tcko                  0.450   async_dram_1/async_dram_1/cycle_wait
                                                       async_dram_1/async_dram_1/cycle_wait
    SLICE_X71Y13.C6      net (fanout=8)        0.986   async_dram_1/async_dram_1/cycle_wait
    SLICE_X71Y13.C       Tilo                  0.094   async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/gdm.dm/dout_i<55>
                                                       async_dram_1/async_dram_1/dat_fifo_re1
    SLICE_X65Y10.C6      net (fanout=15)       0.808   async_dram_1/async_dram_1/dat_fifo_re
    SLICE_X65Y10.C       Tilo                  0.094   dram_user_dimm1_async_app_wr_data<43>
                                                       async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/RAM_REGOUT_EN1
    SLICE_X65Y11.CE      net (fanout=14)       0.529   async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/ram_regout_en
    SLICE_X65Y11.CLK     Tceck                 0.229   dram_user_dimm1_async_app_wr_data<139>
                                                       async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_136
    -------------------------------------------------  ---------------------------
    Total                                      3.190ns (0.867ns logic, 2.323ns route)
                                                       (27.2% logic, 72.8% route)

--------------------------------------------------------------------------------
Slack:                  -0.008ns (requirement - (data path - clock path skew + uncertainty))
  Source:               async_dram_1/async_dram_1/cycle_wait (FF)
  Destination:          async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_117 (FF)
  Requirement:          3.333ns
  Data Path Delay:      3.187ns (Levels of Logic = 2)
  Clock Path Skew:      -0.091ns (1.477 - 1.568)
  Source Clock:         dram_sys_dram_clk_0 rising at 0.000ns
  Destination Clock:    dram_sys_dram_clk_0 rising at 3.333ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: async_dram_1/async_dram_1/cycle_wait to async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_117
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y26.AQ      Tcko                  0.450   async_dram_1/async_dram_1/cycle_wait
                                                       async_dram_1/async_dram_1/cycle_wait
    SLICE_X71Y13.C6      net (fanout=8)        0.986   async_dram_1/async_dram_1/cycle_wait
    SLICE_X71Y13.C       Tilo                  0.094   async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/gdm.dm/dout_i<55>
                                                       async_dram_1/async_dram_1/dat_fifo_re1
    SLICE_X65Y10.C6      net (fanout=15)       0.808   async_dram_1/async_dram_1/dat_fifo_re
    SLICE_X65Y10.C       Tilo                  0.094   dram_user_dimm1_async_app_wr_data<43>
                                                       async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/RAM_REGOUT_EN1
    SLICE_X64Y11.CE      net (fanout=14)       0.529   async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/ram_regout_en
    SLICE_X64Y11.CLK     Tceck                 0.226   dram_user_dimm1_async_app_wr_data<119>
                                                       async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_117
    -------------------------------------------------  ---------------------------
    Total                                      3.187ns (0.864ns logic, 2.323ns route)
                                                       (27.1% logic, 72.9% route)

--------------------------------------------------------------------------------
Slack:                  -0.008ns (requirement - (data path - clock path skew + uncertainty))
  Source:               async_dram_1/async_dram_1/cycle_wait (FF)
  Destination:          async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_119 (FF)
  Requirement:          3.333ns
  Data Path Delay:      3.187ns (Levels of Logic = 2)
  Clock Path Skew:      -0.091ns (1.477 - 1.568)
  Source Clock:         dram_sys_dram_clk_0 rising at 0.000ns
  Destination Clock:    dram_sys_dram_clk_0 rising at 3.333ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: async_dram_1/async_dram_1/cycle_wait to async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_119
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y26.AQ      Tcko                  0.450   async_dram_1/async_dram_1/cycle_wait
                                                       async_dram_1/async_dram_1/cycle_wait
    SLICE_X71Y13.C6      net (fanout=8)        0.986   async_dram_1/async_dram_1/cycle_wait
    SLICE_X71Y13.C       Tilo                  0.094   async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/gdm.dm/dout_i<55>
                                                       async_dram_1/async_dram_1/dat_fifo_re1
    SLICE_X65Y10.C6      net (fanout=15)       0.808   async_dram_1/async_dram_1/dat_fifo_re
    SLICE_X65Y10.C       Tilo                  0.094   dram_user_dimm1_async_app_wr_data<43>
                                                       async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/RAM_REGOUT_EN1
    SLICE_X64Y11.CE      net (fanout=14)       0.529   async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/ram_regout_en
    SLICE_X64Y11.CLK     Tceck                 0.226   dram_user_dimm1_async_app_wr_data<119>
                                                       async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_119
    -------------------------------------------------  ---------------------------
    Total                                      3.187ns (0.864ns logic, 2.323ns route)
                                                       (27.1% logic, 72.9% route)

--------------------------------------------------------------------------------
Slack:                  -0.008ns (requirement - (data path - clock path skew + uncertainty))
  Source:               async_dram_1/async_dram_1/cycle_wait (FF)
  Destination:          async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_116 (FF)
  Requirement:          3.333ns
  Data Path Delay:      3.187ns (Levels of Logic = 2)
  Clock Path Skew:      -0.091ns (1.477 - 1.568)
  Source Clock:         dram_sys_dram_clk_0 rising at 0.000ns
  Destination Clock:    dram_sys_dram_clk_0 rising at 3.333ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: async_dram_1/async_dram_1/cycle_wait to async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_116
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y26.AQ      Tcko                  0.450   async_dram_1/async_dram_1/cycle_wait
                                                       async_dram_1/async_dram_1/cycle_wait
    SLICE_X71Y13.C6      net (fanout=8)        0.986   async_dram_1/async_dram_1/cycle_wait
    SLICE_X71Y13.C       Tilo                  0.094   async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/gdm.dm/dout_i<55>
                                                       async_dram_1/async_dram_1/dat_fifo_re1
    SLICE_X65Y10.C6      net (fanout=15)       0.808   async_dram_1/async_dram_1/dat_fifo_re
    SLICE_X65Y10.C       Tilo                  0.094   dram_user_dimm1_async_app_wr_data<43>
                                                       async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/RAM_REGOUT_EN1
    SLICE_X64Y11.CE      net (fanout=14)       0.529   async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/ram_regout_en
    SLICE_X64Y11.CLK     Tceck                 0.226   dram_user_dimm1_async_app_wr_data<119>
                                                       async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_116
    -------------------------------------------------  ---------------------------
    Total                                      3.187ns (0.864ns logic, 2.323ns route)
                                                       (27.1% logic, 72.9% route)

--------------------------------------------------------------------------------
Slack:                  -0.008ns (requirement - (data path - clock path skew + uncertainty))
  Source:               async_dram_1/async_dram_1/cycle_wait (FF)
  Destination:          async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_118 (FF)
  Requirement:          3.333ns
  Data Path Delay:      3.187ns (Levels of Logic = 2)
  Clock Path Skew:      -0.091ns (1.477 - 1.568)
  Source Clock:         dram_sys_dram_clk_0 rising at 0.000ns
  Destination Clock:    dram_sys_dram_clk_0 rising at 3.333ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: async_dram_1/async_dram_1/cycle_wait to async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_118
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y26.AQ      Tcko                  0.450   async_dram_1/async_dram_1/cycle_wait
                                                       async_dram_1/async_dram_1/cycle_wait
    SLICE_X71Y13.C6      net (fanout=8)        0.986   async_dram_1/async_dram_1/cycle_wait
    SLICE_X71Y13.C       Tilo                  0.094   async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/gdm.dm/dout_i<55>
                                                       async_dram_1/async_dram_1/dat_fifo_re1
    SLICE_X65Y10.C6      net (fanout=15)       0.808   async_dram_1/async_dram_1/dat_fifo_re
    SLICE_X65Y10.C       Tilo                  0.094   dram_user_dimm1_async_app_wr_data<43>
                                                       async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/RAM_REGOUT_EN1
    SLICE_X64Y11.CE      net (fanout=14)       0.529   async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/ram_regout_en
    SLICE_X64Y11.CLK     Tceck                 0.226   dram_user_dimm1_async_app_wr_data<119>
                                                       async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/dout_i_118
    -------------------------------------------------  ---------------------------
    Total                                      3.187ns (0.864ns logic, 2.323ns route)
                                                       (27.1% logic, 72.9% route)

--------------------------------------------------------------------------------
Slack:                  -0.004ns (requirement - (data path - clock path skew + uncertainty))
  Source:               async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/mem/dout_i_32 (FF)
  Destination:          async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/gdm.dm/dout_i_28 (FF)
  Requirement:          3.333ns
  Data Path Delay:      3.214ns (Levels of Logic = 2)
  Clock Path Skew:      -0.060ns (1.503 - 1.563)
  Source Clock:         dram_sys_dram_clk_0 rising at 0.000ns
  Destination Clock:    dram_sys_dram_clk_0 rising at 3.333ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/mem/dout_i_32 to async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/gdm.dm/dout_i_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y27.AQ      Tcko                  0.450   dram_user_dimm1_async_app_cmd_rnw
                                                       async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/mem/dout_i_32
    SLICE_X71Y13.C4      net (fanout=3)        1.109   dram_user_dimm1_async_app_cmd_rnw
    SLICE_X71Y13.C       Tilo                  0.094   async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/gdm.dm/dout_i<55>
                                                       async_dram_1/async_dram_1/dat_fifo_re1
    SLICE_X71Y13.B5      net (fanout=15)       0.426   async_dram_1/async_dram_1/dat_fifo_re
    SLICE_X71Y13.B       Tilo                  0.094   async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/gdm.dm/dout_i<55>
                                                       async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/RAM_RD_EN_FWFT1
    SLICE_X69Y8.CE       net (fanout=46)       0.812   async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_not0001
    SLICE_X69Y8.CLK      Tceck                 0.229   async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/gdm.dm/dout_i<31>
                                                       async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/gdm.dm/dout_i_28
    -------------------------------------------------  ---------------------------
    Total                                      3.214ns (0.867ns logic, 2.347ns route)
                                                       (27.0% logic, 73.0% route)

--------------------------------------------------------------------------------
Slack:                  -0.004ns (requirement - (data path - clock path skew + uncertainty))
  Source:               async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/mem/dout_i_32 (FF)
  Destination:          async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/gdm.dm/dout_i_31 (FF)
  Requirement:          3.333ns
  Data Path Delay:      3.214ns (Levels of Logic = 2)
  Clock Path Skew:      -0.060ns (1.503 - 1.563)
  Source Clock:         dram_sys_dram_clk_0 rising at 0.000ns
  Destination Clock:    dram_sys_dram_clk_0 rising at 3.333ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/mem/dout_i_32 to async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/gdm.dm/dout_i_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y27.AQ      Tcko                  0.450   dram_user_dimm1_async_app_cmd_rnw
                                                       async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/mem/dout_i_32
    SLICE_X71Y13.C4      net (fanout=3)        1.109   dram_user_dimm1_async_app_cmd_rnw
    SLICE_X71Y13.C       Tilo                  0.094   async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/gdm.dm/dout_i<55>
                                                       async_dram_1/async_dram_1/dat_fifo_re1
    SLICE_X71Y13.B5      net (fanout=15)       0.426   async_dram_1/async_dram_1/dat_fifo_re
    SLICE_X71Y13.B       Tilo                  0.094   async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/gdm.dm/dout_i<55>
                                                       async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/RAM_RD_EN_FWFT1
    SLICE_X69Y8.CE       net (fanout=46)       0.812   async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_not0001
    SLICE_X69Y8.CLK      Tceck                 0.229   async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/gdm.dm/dout_i<31>
                                                       async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/gdm.dm/dout_i_31
    -------------------------------------------------  ---------------------------
    Total                                      3.214ns (0.867ns logic, 2.347ns route)
                                                       (27.0% logic, 73.0% route)

--------------------------------------------------------------------------------
Slack:                  -0.004ns (requirement - (data path - clock path skew + uncertainty))
  Source:               async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/mem/dout_i_32 (FF)
  Destination:          async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/gdm.dm/dout_i_29 (FF)
  Requirement:          3.333ns
  Data Path Delay:      3.214ns (Levels of Logic = 2)
  Clock Path Skew:      -0.060ns (1.503 - 1.563)
  Source Clock:         dram_sys_dram_clk_0 rising at 0.000ns
  Destination Clock:    dram_sys_dram_clk_0 rising at 3.333ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/mem/dout_i_32 to async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/gdm.dm/dout_i_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y27.AQ      Tcko                  0.450   dram_user_dimm1_async_app_cmd_rnw
                                                       async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/mem/dout_i_32
    SLICE_X71Y13.C4      net (fanout=3)        1.109   dram_user_dimm1_async_app_cmd_rnw
    SLICE_X71Y13.C       Tilo                  0.094   async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/gdm.dm/dout_i<55>
                                                       async_dram_1/async_dram_1/dat_fifo_re1
    SLICE_X71Y13.B5      net (fanout=15)       0.426   async_dram_1/async_dram_1/dat_fifo_re
    SLICE_X71Y13.B       Tilo                  0.094   async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/gdm.dm/dout_i<55>
                                                       async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/RAM_RD_EN_FWFT1
    SLICE_X69Y8.CE       net (fanout=46)       0.812   async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_not0001
    SLICE_X69Y8.CLK      Tceck                 0.229   async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/gdm.dm/dout_i<31>
                                                       async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/gdm.dm/dout_i_29
    -------------------------------------------------  ---------------------------
    Total                                      3.214ns (0.867ns logic, 2.347ns route)
                                                       (27.0% logic, 73.0% route)

--------------------------------------------------------------------------------
Slack:                  -0.004ns (requirement - (data path - clock path skew + uncertainty))
  Source:               async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/mem/dout_i_32 (FF)
  Destination:          async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/gdm.dm/dout_i_30 (FF)
  Requirement:          3.333ns
  Data Path Delay:      3.214ns (Levels of Logic = 2)
  Clock Path Skew:      -0.060ns (1.503 - 1.563)
  Source Clock:         dram_sys_dram_clk_0 rising at 0.000ns
  Destination Clock:    dram_sys_dram_clk_0 rising at 3.333ns
  Clock Uncertainty:    0.063ns

  Clock Uncertainty:          0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.103ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/mem/dout_i_32 to async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/gdm.dm/dout_i_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y27.AQ      Tcko                  0.450   dram_user_dimm1_async_app_cmd_rnw
                                                       async_dram_1/async_dram_1/txn_fifo/BU2/U0/grf.rf/mem/dout_i_32
    SLICE_X71Y13.C4      net (fanout=3)        1.109   dram_user_dimm1_async_app_cmd_rnw
    SLICE_X71Y13.C       Tilo                  0.094   async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/gdm.dm/dout_i<55>
                                                       async_dram_1/async_dram_1/dat_fifo_re1
    SLICE_X71Y13.B5      net (fanout=15)       0.426   async_dram_1/async_dram_1/dat_fifo_re
    SLICE_X71Y13.B       Tilo                  0.094   async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/gdm.dm/dout_i<55>
                                                       async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/gl0.rd/gr1.rfwft/RAM_RD_EN_FWFT1
    SLICE_X69Y8.CE       net (fanout=46)       0.812   async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/gl0.rd/rpntr/count_not0001
    SLICE_X69Y8.CLK      Tceck                 0.229   async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/gdm.dm/dout_i<31>
                                                       async_dram_1/async_dram_1/dat_fifo/BU2/U0/grf.rf/mem/gdm.dm/dout_i_30
    -------------------------------------------------  ---------------------------
    Total                                      3.214ns (0.867ns logic, 2.347ns route)
                                                       (27.0% logic, 73.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_dram_infrastructure_inst_dram_infrastructure_inst_dram_clk_90_int = PERIOD   
      TIMEGRP         
"dram_infrastructure_inst_dram_infrastructure_inst_dram_clk_90_int"         
TS_dram_infrastructure_inst_dram_infrastructure_inst_mem_clk PHASE         
0.833 ns HIGH 50%;

 729 paths analyzed, 708 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.293ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: 
TS_dram_infrastructure_inst_dram_infrastructure_inst_dram_clk_div_int = PERIOD  
       TIMEGRP         
"dram_infrastructure_inst_dram_infrastructure_inst_dram_clk_div_int"         
TS_dram_infrastructure_inst_dram_infrastructure_inst_mem_clk * 0.5         HIGH 
50%;

 13489 paths analyzed, 4260 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.664ns.
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for chan_550_clean_adc_mkid/chan_550_clean_adc_mkid/drdy_clk
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|chan_550_clean_adc_mkid/chan_55|      3.636ns|      3.000ns|      4.915ns|            0|           12|            0|       131169|
|0_clean_adc_mkid/drdy_clk      |             |             |             |             |             |             |             |
| chan_550_clean_adc_mkid/chan_5|      3.636ns|      4.915ns|          N/A|           12|            0|       131169|            0|
| 50_clean_adc_mkid/dcm_clk     |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_dly_clk_n
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_dly_clk_n                   |      5.000ns|      3.600ns|      7.629ns|            0|           71|            0|        25849|
| TS_dram_infrastructure_inst_dr|      3.333ns|      2.221ns|      5.086ns|            0|           71|            0|        25849|
| am_infrastructure_inst_mem_clk|             |             |             |             |             |             |             |
|  TS_dram_infrastructure_inst_d|      3.333ns|      5.086ns|          N/A|           71|            0|        11631|            0|
|  ram_infrastructure_inst_dram_|             |             |             |             |             |             |             |
|  clk_0_int                    |             |             |             |             |             |             |             |
|  TS_dram_infrastructure_inst_d|      3.333ns|      3.293ns|          N/A|            0|            0|          729|            0|
|  ram_infrastructure_inst_dram_|             |             |             |             |             |             |             |
|  clk_90_int                   |             |             |             |             |             |             |             |
|  TS_dram_infrastructure_inst_d|      6.667ns|      6.664ns|          N/A|            0|            0|        13489|            0|
|  ram_infrastructure_inst_dram_|             |             |             |             |             |             |             |
|  clk_div_int                  |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_adcmkid1_DRDY_I_p
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_adcmkid1_DRDY_I_p           |      3.636ns|      3.000ns|      2.222ns|            0|            0|            0|            0|
| TS_chan_550_clean_adc_mkid_cha|      3.636ns|      2.222ns|          N/A|            0|            0|            0|            0|
| n_550_clean_adc_mkid_dcm_clk  |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_adcmkid1_DRDY_I_n
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_adcmkid1_DRDY_I_n           |      3.636ns|      3.000ns|      2.222ns|            0|            0|            0|            0|
| TS_chan_550_clean_adc_mkid_cha|      3.636ns|      2.222ns|          N/A|            0|            0|            0|            0|
| n_550_clean_adc_mkid_dcm_clk_0|             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

2 constraints not met.
WARNING:Timing - DCM chan_550_clean_adc_mkid/chan_550_clean_adc_mkid/CLK_DCM 
   does not have a CLKIN_PERIOD attribute (the period of the DCM input 
   clock).DCM jitter will not be included in timing analysis when this 
   attribute is not defined. For more information, please refer to the 
   appropriate architectural handbook


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock adcmkid1_DRDY_I_n
-----------------+---------+---------+---------+---------+
                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------+---------+---------+---------+---------+
adcmkid1_DRDY_I_n|    4.915|         |         |         |
adcmkid1_DRDY_I_p|    4.915|         |         |         |
-----------------+---------+---------+---------+---------+

Clock to Setup on destination clock adcmkid1_DRDY_I_p
-----------------+---------+---------+---------+---------+
                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------+---------+---------+---------+---------+
adcmkid1_DRDY_I_n|    4.915|         |         |         |
adcmkid1_DRDY_I_p|    4.915|         |         |         |
-----------------+---------+---------+---------+---------+

Clock to Setup on destination clock dly_clk_n
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
dly_clk_n      |    6.620|    1.550|    2.159|    3.094|
dly_clk_p      |    6.620|    1.550|    2.159|    3.094|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock dly_clk_p
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
dly_clk_n      |    6.620|    1.550|    2.159|    3.094|
dly_clk_p      |    6.620|    1.550|    2.159|    3.094|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock epb_clk_in
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
epb_clk_in     |   11.318|         |    4.673|         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 83  Score: 30421  (Setup/Max: 30421, Hold: 0)

Constraints cover 540623 paths, 1 nets, and 123921 connections

Design statistics:
   Minimum period:  11.318ns   (Maximum frequency:  88.355MHz)
   Maximum path delay from/to any node:   5.546ns
   Maximum net delay:   2.954ns


Analysis completed Fri Jul 27 22:58:59 2012 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 1711 MB

Total REAL time to Trace completion: 1 mins 59 secs 
Total CPU time to Trace completion: 1 mins 59 secs 



