<dec f='llvm/llvm/include/llvm/CodeGen/MachineScheduler.h' l='478' type='void llvm::ScheduleDAGMILive::schedule()'/>
<inh f='llvm/llvm/lib/CodeGen/MachineScheduler.cpp' l='744' c='_ZN4llvm13ScheduleDAGMI8scheduleEv'/>
<def f='llvm/llvm/lib/CodeGen/MachineScheduler.cpp' l='1194' ll='1251' type='void llvm::ScheduleDAGMILive::schedule()'/>
<doc f='llvm/llvm/lib/CodeGen/MachineScheduler.cpp' l='1184'>/// schedule - Called back from MachineScheduler::runOnMachineFunction
/// after setting up the current scheduling region. [RegionBegin, RegionEnd)
/// only includes instructions that have DAG nodes, not scheduling boundaries.
///
/// This is a skeletal driver, with all the functionality pushed into helpers,
/// so that it can be easily extended by experimental schedulers. Generally,
/// implementing MachineSchedStrategy should be sufficient to implement a new
/// scheduling algorithm. However, if a scheduler further subclasses
/// ScheduleDAGMILive then it will want to override this virtual method in order
/// to update any specialized state.</doc>
<doc f='llvm/llvm/include/llvm/CodeGen/MachineScheduler.h' l='476'>/// Implement ScheduleDAGInstrs interface for scheduling a sequence of
  /// reorderable instructions.</doc>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNIterativeScheduler.cpp' l='205' u='c' c='_ZN4llvm21GCNIterativeScheduler22OverrideLegacyStrategy8scheduleEv'/>
<ovr f='llvm/llvm/lib/Target/AMDGPU/GCNIterativeScheduler.cpp' l='312' c='_ZN4llvm21GCNIterativeScheduler8scheduleEv'/>
<ovr f='llvm/llvm/lib/Target/AMDGPU/GCNSchedStrategy.cpp' l='304' c='_ZN4llvm20GCNScheduleDAGMILive8scheduleEv'/>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNSchedStrategy.cpp' l='329' u='c' c='_ZN4llvm20GCNScheduleDAGMILive8scheduleEv'/>
<ovr f='llvm/llvm/lib/Target/AMDGPU/SIMachineScheduler.cpp' l='1928' c='_ZN4llvm15SIScheduleDAGMI8scheduleEv'/>
<ovr f='llvm/llvm/lib/Target/Hexagon/HexagonMachineScheduler.cpp' l='191' c='_ZN4llvm20VLIWMachineScheduler8scheduleEv'/>
