#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Thu May 29 13:13:20 2025
# Process ID: 453719
# Current directory: /st/c2023/c3253/jikken3/kadai4-2/riscv-np/fpga
# Command line: vivado -mode tcl -source riscv.tcl
# Log file: /st/c2023/c3253/jikken3/kadai4-2/riscv-np/fpga/vivado.log
# Journal file: /st/c2023/c3253/jikken3/kadai4-2/riscv-np/fpga/vivado.jou
# Running On: st151, OS: Linux, CPU Frequency: 2200.000 MHz, CPU Physical cores: 4, Host memory: 16453 MB
#-----------------------------------------------------------
source riscv.tcl
# create_project riscv ./riscv -part xc7a100tcsg324-1 -force
# set_property board_part digilentinc.com:nexys4_ddr:part0:1.1 [current_project]
# import_files -norecurse {../np/riscv.v ../np/riscv.vh ../np/inst.vh ../np/alu.vh ../np/alu.v  ../np/daligner.v  ../np/dmem.v ../np/rf.v ../np/shift.v ../np/prog.mif ../np/data.mif }
# update_compile_order -fileset sources_1
# add_files -fileset constrs_1 -norecurse ./riscv.xdc
# import_files -fileset constrs_1 ./riscv.xdc
# launch_runs impl_1 -to_step write_bitstream -jobs 2
[Thu May 29 13:14:36 2025] Launched synth_1...
Run output will be captured here: /st/c2023/c3253/jikken3/kadai4-2/riscv-np/fpga/riscv/riscv.runs/synth_1/runme.log
[Thu May 29 13:14:36 2025] Launched impl_1...
Run output will be captured here: /st/c2023/c3253/jikken3/kadai4-2/riscv-np/fpga/riscv/riscv.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:00.09 ; elapsed = 00:01:00 . Memory (MB): peak = 1759.531 ; gain = 24.812 ; free physical = 3530 ; free virtual = 9649
# wait_on_run impl_1
[Thu May 29 13:14:36 2025] Waiting for impl_1 to finish...

*** Running vivado
    with args -log riscv.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source riscv.tcl -notrace


****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source riscv.tcl -notrace
Command: link_design -top riscv -part xc7a100tcsg324-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2069.527 ; gain = 0.000 ; free physical = 4044 ; free virtual = 10187
INFO: [Netlist 29-17] Analyzing 4965 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 5 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/st/c2023/c3253/jikken3/kadai4-2/riscv-np/fpga/riscv/riscv.srcs/constrs_1/imports/fpga/riscv.xdc]
Finished Parsing XDC File [/st/c2023/c3253/jikken3/kadai4-2/riscv-np/fpga/riscv/riscv.srcs/constrs_1/imports/fpga/riscv.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2282.867 ; gain = 0.000 ; free physical = 3958 ; free virtual = 10100
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4110 instances were transformed.
  RAM256X1S => RAM256X1S (MUXF7(x2), MUXF8, RAMS64E(x4)): 4096 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 10 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 4 instances

7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:53 . Memory (MB): peak = 2282.867 ; gain = 559.316 ; free physical = 3958 ; free virtual = 10100
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.78 ; elapsed = 00:00:00.45 . Memory (MB): peak = 2383.555 ; gain = 100.688 ; free physical = 3958 ; free virtual = 10096

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 19e0f8ed1

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2861.375 ; gain = 477.820 ; free physical = 3547 ; free virtual = 9705

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 145afc4e0

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.41 . Memory (MB): peak = 3140.266 ; gain = 0.000 ; free physical = 3333 ; free virtual = 9489
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 1 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1a6b953ae

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.44 . Memory (MB): peak = 3140.266 ; gain = 0.000 ; free physical = 3333 ; free virtual = 9489
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1d31a45fb

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.51 . Memory (MB): peak = 3140.266 ; gain = 0.000 ; free physical = 3333 ; free virtual = 9489
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1d31a45fb

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.7 . Memory (MB): peak = 3172.281 ; gain = 32.016 ; free physical = 3331 ; free virtual = 9487
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 1d31a45fb

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.71 . Memory (MB): peak = 3172.281 ; gain = 32.016 ; free physical = 3331 ; free virtual = 9487
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1d31a45fb

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.74 . Memory (MB): peak = 3172.281 ; gain = 32.016 ; free physical = 3331 ; free virtual = 9487
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               1  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3172.281 ; gain = 0.000 ; free physical = 3331 ; free virtual = 9487
Ending Logic Optimization Task | Checksum: 1b613408e

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.77 . Memory (MB): peak = 3172.281 ; gain = 32.016 ; free physical = 3331 ; free virtual = 9487

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1b613408e

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3172.281 ; gain = 0.000 ; free physical = 3331 ; free virtual = 9487

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1b613408e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3172.281 ; gain = 0.000 ; free physical = 3331 ; free virtual = 9487

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3172.281 ; gain = 0.000 ; free physical = 3331 ; free virtual = 9487
Ending Netlist Obfuscation Task | Checksum: 1b613408e

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3172.281 ; gain = 0.000 ; free physical = 3331 ; free virtual = 9487
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 3172.281 ; gain = 889.414 ; free physical = 3331 ; free virtual = 9487
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3180.285 ; gain = 0.000 ; free physical = 3319 ; free virtual = 9476
INFO: [Common 17-1381] The checkpoint '/st/c2023/c3253/jikken3/kadai4-2/riscv-np/fpga/riscv/riscv.runs/impl_1/riscv_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file riscv_drc_opted.rpt -pb riscv_drc_opted.pb -rpx riscv_drc_opted.rpx
Command: report_drc -file riscv_drc_opted.rpt -pb riscv_drc_opted.pb -rpx riscv_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/xilinx/Vivado/2022.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /st/c2023/c3253/jikken3/kadai4-2/riscv-np/fpga/riscv/riscv.runs/impl_1/riscv_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3276.332 ; gain = 0.000 ; free physical = 3273 ; free virtual = 9433
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 11c3f5d68

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3276.332 ; gain = 0.000 ; free physical = 3273 ; free virtual = 9433
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3276.332 ; gain = 0.000 ; free physical = 3273 ; free virtual = 9433

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 9c1d264c

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.97 . Memory (MB): peak = 3276.332 ; gain = 0.000 ; free physical = 3235 ; free virtual = 9397

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: a18ede63

Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 3325.316 ; gain = 48.984 ; free physical = 3152 ; free virtual = 9307

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: a18ede63

Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 3325.316 ; gain = 48.984 ; free physical = 3152 ; free virtual = 9307
Phase 1 Placer Initialization | Checksum: a18ede63

Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 3325.316 ; gain = 48.984 ; free physical = 3149 ; free virtual = 9304

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: d0d7e9a3

Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 3379.230 ; gain = 102.898 ; free physical = 3131 ; free virtual = 9285

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: c8508402

Time (s): cpu = 00:00:16 ; elapsed = 00:00:08 . Memory (MB): peak = 3379.230 ; gain = 102.898 ; free physical = 3116 ; free virtual = 9272

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: c8508402

Time (s): cpu = 00:00:16 ; elapsed = 00:00:08 . Memory (MB): peak = 3379.230 ; gain = 102.898 ; free physical = 3116 ; free virtual = 9272

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 1315623de

Time (s): cpu = 00:00:31 ; elapsed = 00:00:13 . Memory (MB): peak = 3379.230 ; gain = 102.898 ; free physical = 3064 ; free virtual = 9258

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 359 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 163 nets or LUTs. Breaked 0 LUT, combined 163 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3379.230 ; gain = 0.000 ; free physical = 3067 ; free virtual = 9232

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |            163  |                   163  |           0  |           1  |  00:00:03  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |            163  |                   163  |           0  |           4  |  00:00:03  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 18459318e

Time (s): cpu = 00:00:36 ; elapsed = 00:00:18 . Memory (MB): peak = 3379.230 ; gain = 102.898 ; free physical = 3060 ; free virtual = 9230
Phase 2.4 Global Placement Core | Checksum: 21135f6a4

Time (s): cpu = 00:00:37 ; elapsed = 00:00:18 . Memory (MB): peak = 3379.230 ; gain = 102.898 ; free physical = 3059 ; free virtual = 9229
Phase 2 Global Placement | Checksum: 21135f6a4

Time (s): cpu = 00:00:37 ; elapsed = 00:00:18 . Memory (MB): peak = 3379.230 ; gain = 102.898 ; free physical = 3062 ; free virtual = 9232

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1cc2b0dcc

Time (s): cpu = 00:00:40 ; elapsed = 00:00:20 . Memory (MB): peak = 3379.230 ; gain = 102.898 ; free physical = 3054 ; free virtual = 9224

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1cc59519d

Time (s): cpu = 00:01:43 ; elapsed = 00:01:06 . Memory (MB): peak = 3379.230 ; gain = 102.898 ; free physical = 3035 ; free virtual = 9198

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 259dc2278

Time (s): cpu = 00:01:44 ; elapsed = 00:01:06 . Memory (MB): peak = 3379.230 ; gain = 102.898 ; free physical = 3035 ; free virtual = 9198

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 22f81f228

Time (s): cpu = 00:01:44 ; elapsed = 00:01:06 . Memory (MB): peak = 3379.230 ; gain = 102.898 ; free physical = 3035 ; free virtual = 9198

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 2353c679b

Time (s): cpu = 00:01:45 ; elapsed = 00:01:07 . Memory (MB): peak = 3379.230 ; gain = 102.898 ; free physical = 3029 ; free virtual = 9192

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 2261a73b3

Time (s): cpu = 00:01:46 ; elapsed = 00:01:07 . Memory (MB): peak = 3379.230 ; gain = 102.898 ; free physical = 3032 ; free virtual = 9195

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1fcbd4363

Time (s): cpu = 00:01:46 ; elapsed = 00:01:07 . Memory (MB): peak = 3379.230 ; gain = 102.898 ; free physical = 3032 ; free virtual = 9195
Phase 3 Detail Placement | Checksum: 1fcbd4363

Time (s): cpu = 00:01:46 ; elapsed = 00:01:07 . Memory (MB): peak = 3379.230 ; gain = 102.898 ; free physical = 3032 ; free virtual = 9195

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 14915d64c

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.446 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 11d559336

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.97 . Memory (MB): peak = 3383.027 ; gain = 0.000 ; free physical = 3087 ; free virtual = 9250
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 1ced18671

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 3383.027 ; gain = 0.000 ; free physical = 3086 ; free virtual = 9249
Phase 4.1.1.1 BUFG Insertion | Checksum: 14915d64c

Time (s): cpu = 00:01:58 ; elapsed = 00:01:13 . Memory (MB): peak = 3383.027 ; gain = 106.695 ; free physical = 3085 ; free virtual = 9249

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.516. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: f065ce64

Time (s): cpu = 00:01:58 ; elapsed = 00:01:14 . Memory (MB): peak = 3383.027 ; gain = 106.695 ; free physical = 3074 ; free virtual = 9239

Time (s): cpu = 00:01:58 ; elapsed = 00:01:14 . Memory (MB): peak = 3383.027 ; gain = 106.695 ; free physical = 3074 ; free virtual = 9239
Phase 4.1 Post Commit Optimization | Checksum: f065ce64

Time (s): cpu = 00:01:59 ; elapsed = 00:01:14 . Memory (MB): peak = 3383.027 ; gain = 106.695 ; free physical = 3074 ; free virtual = 9239

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: f065ce64

Time (s): cpu = 00:01:59 ; elapsed = 00:01:14 . Memory (MB): peak = 3383.027 ; gain = 106.695 ; free physical = 3073 ; free virtual = 9238

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                2x2|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: f065ce64

Time (s): cpu = 00:01:59 ; elapsed = 00:01:14 . Memory (MB): peak = 3383.027 ; gain = 106.695 ; free physical = 3080 ; free virtual = 9241
Phase 4.3 Placer Reporting | Checksum: f065ce64

Time (s): cpu = 00:01:59 ; elapsed = 00:01:14 . Memory (MB): peak = 3383.027 ; gain = 106.695 ; free physical = 3080 ; free virtual = 9241

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3383.027 ; gain = 0.000 ; free physical = 3080 ; free virtual = 9241

Time (s): cpu = 00:01:59 ; elapsed = 00:01:14 . Memory (MB): peak = 3383.027 ; gain = 106.695 ; free physical = 3080 ; free virtual = 9241
Phase 4 Post Placement Optimization and Clean-Up | Checksum: b5dce8b3

Time (s): cpu = 00:01:59 ; elapsed = 00:01:14 . Memory (MB): peak = 3383.027 ; gain = 106.695 ; free physical = 3080 ; free virtual = 9241
Ending Placer Task | Checksum: 92f69a78

Time (s): cpu = 00:02:00 ; elapsed = 00:01:14 . Memory (MB): peak = 3383.027 ; gain = 106.695 ; free physical = 3080 ; free virtual = 9241
INFO: [Common 17-83] Releasing license: Implementation
61 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:02:01 ; elapsed = 00:01:15 . Memory (MB): peak = 3383.027 ; gain = 106.695 ; free physical = 3127 ; free virtual = 9288
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 3399.035 ; gain = 8.004 ; free physical = 3091 ; free virtual = 9284
INFO: [Common 17-1381] The checkpoint '/st/c2023/c3253/jikken3/kadai4-2/riscv-np/fpga/riscv/riscv.runs/impl_1/riscv_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file riscv_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3407.039 ; gain = 0.000 ; free physical = 3094 ; free virtual = 9276
INFO: [runtcl-4] Executing : report_utilization -file riscv_utilization_placed.rpt -pb riscv_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file riscv_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3407.039 ; gain = 0.000 ; free physical = 3091 ; free virtual = 9274
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 3407.039 ; gain = 0.000 ; free physical = 3075 ; free virtual = 9246
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
70 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 3407.039 ; gain = 0.000 ; free physical = 3075 ; free virtual = 9246
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3415.879 ; gain = 8.840 ; free physical = 3034 ; free virtual = 9238
INFO: [Common 17-1381] The checkpoint '/st/c2023/c3253/jikken3/kadai4-2/riscv-np/fpga/riscv/riscv.runs/impl_1/riscv_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 5e16031a ConstDB: 0 ShapeSum: 34e0975e RouteDB: 0
Post Restoration Checksum: NetGraph: 4745feec NumContArr: cc4ef41 Constraints: 0 Timing: 0
Phase 1 Build RT Design | Checksum: 540aee2d

Time (s): cpu = 00:00:25 ; elapsed = 00:00:14 . Memory (MB): peak = 3478.594 ; gain = 16.957 ; free physical = 2934 ; free virtual = 9095

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 540aee2d

Time (s): cpu = 00:00:25 ; elapsed = 00:00:14 . Memory (MB): peak = 3504.594 ; gain = 42.957 ; free physical = 2903 ; free virtual = 9064

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 540aee2d

Time (s): cpu = 00:00:25 ; elapsed = 00:00:14 . Memory (MB): peak = 3504.594 ; gain = 42.957 ; free physical = 2903 ; free virtual = 9064
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 1e4bed790

Time (s): cpu = 00:00:37 ; elapsed = 00:00:18 . Memory (MB): peak = 3544.391 ; gain = 82.754 ; free physical = 2858 ; free virtual = 9043
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.153  | TNS=0.000  | WHS=0.010  | THS=0.000  |


Router Utilization Summary
  Global Vertical Routing Utilization    = 0.068895 %
  Global Horizontal Routing Utilization  = 0.0733163 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 5862
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 5679
  Number of Partially Routed Nets     = 183
  Number of Node Overlaps             = 967

Phase 2 Router Initialization | Checksum: 29a881a50

Time (s): cpu = 00:00:47 ; elapsed = 00:00:21 . Memory (MB): peak = 3559.391 ; gain = 97.754 ; free physical = 2873 ; free virtual = 9036

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 29a881a50

Time (s): cpu = 00:00:47 ; elapsed = 00:00:21 . Memory (MB): peak = 3559.391 ; gain = 97.754 ; free physical = 2873 ; free virtual = 9036
Phase 3 Initial Routing | Checksum: 10d73a05c

Time (s): cpu = 00:01:23 ; elapsed = 00:00:32 . Memory (MB): peak = 4020.000 ; gain = 558.363 ; free physical = 2795 ; free virtual = 8960

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 2508
 Number of Nodes with overlaps = 976
 Number of Nodes with overlaps = 318
 Number of Nodes with overlaps = 140
 Number of Nodes with overlaps = 30
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.211 | TNS=-0.846 | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1c02934da

Time (s): cpu = 00:04:32 ; elapsed = 00:02:17 . Memory (MB): peak = 4020.000 ; gain = 558.363 ; free physical = 2737 ; free virtual = 8930

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 931
 Number of Nodes with overlaps = 361
 Number of Nodes with overlaps = 104
 Number of Nodes with overlaps = 62
 Number of Nodes with overlaps = 23
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 15
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.926  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1cd1428ab

Time (s): cpu = 00:05:25 ; elapsed = 00:02:54 . Memory (MB): peak = 4020.000 ; gain = 558.363 ; free physical = 2720 ; free virtual = 8895
Phase 4 Rip-up And Reroute | Checksum: 1cd1428ab

Time (s): cpu = 00:05:25 ; elapsed = 00:02:54 . Memory (MB): peak = 4020.000 ; gain = 558.363 ; free physical = 2719 ; free virtual = 8897

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1cd1428ab

Time (s): cpu = 00:05:25 ; elapsed = 00:02:55 . Memory (MB): peak = 4020.000 ; gain = 558.363 ; free physical = 2721 ; free virtual = 8898

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1cd1428ab

Time (s): cpu = 00:05:25 ; elapsed = 00:02:55 . Memory (MB): peak = 4020.000 ; gain = 558.363 ; free physical = 2722 ; free virtual = 8899
Phase 5 Delay and Skew Optimization | Checksum: 1cd1428ab

Time (s): cpu = 00:05:25 ; elapsed = 00:02:55 . Memory (MB): peak = 4020.000 ; gain = 558.363 ; free physical = 2722 ; free virtual = 8899

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1b32d0c7f

Time (s): cpu = 00:05:29 ; elapsed = 00:02:56 . Memory (MB): peak = 4020.000 ; gain = 558.363 ; free physical = 2677 ; free virtual = 8893
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.933  | TNS=0.000  | WHS=0.510  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1b32d0c7f

Time (s): cpu = 00:05:29 ; elapsed = 00:02:57 . Memory (MB): peak = 4020.000 ; gain = 558.363 ; free physical = 2676 ; free virtual = 8892
Phase 6 Post Hold Fix | Checksum: 1b32d0c7f

Time (s): cpu = 00:05:29 ; elapsed = 00:02:57 . Memory (MB): peak = 4020.000 ; gain = 558.363 ; free physical = 2677 ; free virtual = 8893

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 19.6012 %
  Global Horizontal Routing Utilization  = 15.2778 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 182101817

Time (s): cpu = 00:05:30 ; elapsed = 00:02:57 . Memory (MB): peak = 4020.000 ; gain = 558.363 ; free physical = 2674 ; free virtual = 8890

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 182101817

Time (s): cpu = 00:05:30 ; elapsed = 00:02:57 . Memory (MB): peak = 4020.000 ; gain = 558.363 ; free physical = 2674 ; free virtual = 8889

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1e27c697a

Time (s): cpu = 00:05:31 ; elapsed = 00:02:58 . Memory (MB): peak = 4036.008 ; gain = 574.371 ; free physical = 2686 ; free virtual = 8881

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.933  | TNS=0.000  | WHS=0.510  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1e27c697a

Time (s): cpu = 00:05:34 ; elapsed = 00:02:58 . Memory (MB): peak = 4036.008 ; gain = 574.371 ; free physical = 2686 ; free virtual = 8882
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:05:34 ; elapsed = 00:02:58 . Memory (MB): peak = 4036.008 ; gain = 574.371 ; free physical = 2748 ; free virtual = 8944

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
85 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:05:35 ; elapsed = 00:03:59 . Memory (MB): peak = 4036.008 ; gain = 620.129 ; free physical = 2761 ; free virtual = 8953
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 4036.008 ; gain = 0.000 ; free physical = 2716 ; free virtual = 8957
INFO: [Common 17-1381] The checkpoint '/st/c2023/c3253/jikken3/kadai4-2/riscv-np/fpga/riscv/riscv.runs/impl_1/riscv_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 4044.012 ; gain = 8.004 ; free physical = 2743 ; free virtual = 8950
INFO: [runtcl-4] Executing : report_drc -file riscv_drc_routed.rpt -pb riscv_drc_routed.pb -rpx riscv_drc_routed.rpx
Command: report_drc -file riscv_drc_routed.rpt -pb riscv_drc_routed.pb -rpx riscv_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /st/c2023/c3253/jikken3/kadai4-2/riscv-np/fpga/riscv/riscv.runs/impl_1/riscv_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file riscv_methodology_drc_routed.rpt -pb riscv_methodology_drc_routed.pb -rpx riscv_methodology_drc_routed.rpx
Command: report_methodology -file riscv_methodology_drc_routed.rpt -pb riscv_methodology_drc_routed.pb -rpx riscv_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /st/c2023/c3253/jikken3/kadai4-2/riscv-np/fpga/riscv/riscv.runs/impl_1/riscv_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:28 ; elapsed = 00:00:06 . Memory (MB): peak = 4052.016 ; gain = 0.000 ; free physical = 2739 ; free virtual = 8933
INFO: [runtcl-4] Executing : report_power -file riscv_power_routed.rpt -pb riscv_power_summary_routed.pb -rpx riscv_power_routed.rpx
Command: report_power -file riscv_power_routed.rpt -pb riscv_power_summary_routed.pb -rpx riscv_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
97 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file riscv_route_status.rpt -pb riscv_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file riscv_timing_summary_routed.rpt -pb riscv_timing_summary_routed.pb -rpx riscv_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file riscv_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file riscv_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file riscv_bus_skew_routed.rpt -pb riscv_bus_skew_routed.pb -rpx riscv_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Command: write_bitstream -force riscv.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./riscv.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
12 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:32 ; elapsed = 00:01:51 . Memory (MB): peak = 4076.027 ; gain = 0.000 ; free physical = 2683 ; free virtual = 8865
INFO: [Common 17-206] Exiting Vivado at Thu May 29 13:24:04 2025...
[Thu May 29 13:24:09 2025] impl_1 finished
wait_on_runs: Time (s): cpu = 00:00:39 ; elapsed = 00:09:33 . Memory (MB): peak = 1759.531 ; gain = 0.000 ; free physical = 5093 ; free virtual = 11274
# exit
INFO: [Common 17-206] Exiting Vivado at Thu May 29 13:24:09 2025...
