cocci_test_suite() {
	struct clk_hw **cocci_id/* drivers/gpu/drm/msm/dsi/pll/dsi_pll_14nm.c 953 */;
	char cocci_id/* drivers/gpu/drm/msm/dsi/pll/dsi_pll_14nm.c 944 */[32];
	const char *cocci_id/* drivers/gpu/drm/msm/dsi/pll/dsi_pll_14nm.c 915 */[];
	struct clk_init_data cocci_id/* drivers/gpu/drm/msm/dsi/pll/dsi_pll_14nm.c 914 */;
	struct device *cocci_id/* drivers/gpu/drm/msm/dsi/pll/dsi_pll_14nm.c 913 */;
	const char *cocci_id/* drivers/gpu/drm/msm/dsi/pll/dsi_pll_14nm.c 907 */;
	int cocci_id/* drivers/gpu/drm/msm/dsi/pll/dsi_pll_14nm.c 898 */;
	struct platform_device *cocci_id/* drivers/gpu/drm/msm/dsi/pll/dsi_pll_14nm.c 897 */;
	struct dsi_pll_14nm *cocci_id/* drivers/gpu/drm/msm/dsi/pll/dsi_pll_14nm.c 896 */;
	struct msm_dsi_pll *cocci_id/* drivers/gpu/drm/msm/dsi/pll/dsi_pll_14nm.c 894 */;
	void cocci_id/* drivers/gpu/drm/msm/dsi/pll/dsi_pll_14nm.c 894 */;
	struct clk_hw_onecell_data *cocci_id/* drivers/gpu/drm/msm/dsi/pll/dsi_pll_14nm.c 884 */;
	struct clk **cocci_id/* drivers/gpu/drm/msm/dsi/pll/dsi_pll_14nm.c 880 */;
	struct dsi_pll_output {
		u32 pll_txclk_en;
		u32 dec_start;
		u32 div_frac_start;
		u32 ssc_period;
		u32 ssc_step_size;
		u32 plllock_cmp;
		u32 pll_vco_div_ref;
		u32 pll_vco_count;
		u32 pll_kvco_div_ref;
		u32 pll_kvco_count;
		u32 pll_misc1;
		u32 pll_lpf2_postdiv;
		u32 pll_resetsm_cntrl;
		u32 pll_resetsm_cntrl2;
		u32 pll_resetsm_cntrl5;
		u32 pll_kvco_code;
		u32 cmn_clk_cfg0;
		u32 cmn_clk_cfg1;
		u32 cmn_ldo_cntrl;
		u32 pll_postdiv;
		u32 fcvo;
	} cocci_id/* drivers/gpu/drm/msm/dsi/pll/dsi_pll_14nm.c 85 */;
	enum msm_dsi_phy_usecase cocci_id/* drivers/gpu/drm/msm/dsi/pll/dsi_pll_14nm.c 848 */;
	struct pll_14nm_cached_state *cocci_id/* drivers/gpu/drm/msm/dsi/pll/dsi_pll_14nm.c 816 */;
	void __iomem *cocci_id/* drivers/gpu/drm/msm/dsi/pll/dsi_pll_14nm.c 788 */;
	bool cocci_id/* drivers/gpu/drm/msm/dsi/pll/dsi_pll_14nm.c 767 */;
	const struct clk_ops cocci_id/* drivers/gpu/drm/msm/dsi/pll/dsi_pll_14nm.c 752 */;
	unsigned int cocci_id/* drivers/gpu/drm/msm/dsi/pll/dsi_pll_14nm.c 719 */;
	spinlock_t *cocci_id/* drivers/gpu/drm/msm/dsi/pll/dsi_pll_14nm.c 716 */;
	unsigned long *cocci_id/* drivers/gpu/drm/msm/dsi/pll/dsi_pll_14nm.c 698 */;
	long cocci_id/* drivers/gpu/drm/msm/dsi/pll/dsi_pll_14nm.c 696 */;
	u32 cocci_id/* drivers/gpu/drm/msm/dsi/pll/dsi_pll_14nm.c 685 */;
	u8 cocci_id/* drivers/gpu/drm/msm/dsi/pll/dsi_pll_14nm.c 683 */;
	struct dsi_pll_14nm_postdiv *cocci_id/* drivers/gpu/drm/msm/dsi/pll/dsi_pll_14nm.c 680 */;
	struct clk_hw *cocci_id/* drivers/gpu/drm/msm/dsi/pll/dsi_pll_14nm.c 677 */;
	unsigned long cocci_id/* drivers/gpu/drm/msm/dsi/pll/dsi_pll_14nm.c 677 */;
	u64 cocci_id/* drivers/gpu/drm/msm/dsi/pll/dsi_pll_14nm.c 630 */;
	struct dsi_pll_output *cocci_id/* drivers/gpu/drm/msm/dsi/pll/dsi_pll_14nm.c 580 */;
	struct dsi_pll_input *cocci_id/* drivers/gpu/drm/msm/dsi/pll/dsi_pll_14nm.c 579 */;
	struct dsi_pll_input {
		u32 fref;
		u32 fdata;
		u32 dsiclk_sel;
		u32 ssc_en;
		u32 ldo_en;
		u32 refclk_dbler_en;
		u32 vco_measure_time;
		u32 kvco_measure_time;
		u32 bandgap_timer;
		u32 pll_wakeup_timer;
		u32 plllock_cnt;
		u32 plllock_rng;
		u32 ssc_center;
		u32 ssc_adj_period;
		u32 ssc_spread;
		u32 ssc_freq;
		u32 pll_ie_trim;
		u32 pll_ip_trim;
		u32 pll_iptat_trim;
		u32 pll_cpcset_cur;
		u32 pll_cpmset_cur;
		u32 pll_icpmset;
		u32 pll_icpcset;
		u32 pll_icpmset_p;
		u32 pll_icpmset_m;
		u32 pll_icpcset_p;
		u32 pll_icpcset_m;
		u32 pll_lpf_res1;
		u32 pll_lpf_cap1;
		u32 pll_lpf_cap2;
		u32 pll_c3ctrl;
		u32 pll_r3ctrl;
	} cocci_id/* drivers/gpu/drm/msm/dsi/pll/dsi_pll_14nm.c 44 */;
	struct dsi_pll_14nm *cocci_id/* drivers/gpu/drm/msm/dsi/pll/dsi_pll_14nm.c 174 */[DSI_MAX];
	struct dsi_pll_14nm_postdiv cocci_id/* drivers/gpu/drm/msm/dsi/pll/dsi_pll_14nm.c 168 */;
	struct dsi_pll_14nm_postdiv {
		struct clk_hw hw;
		u8 shift;
		u8 width;
		u8 flags;
		struct dsi_pll_14nm *pll;
	} cocci_id/* drivers/gpu/drm/msm/dsi/pll/dsi_pll_14nm.c 157 */;
	struct dsi_pll_14nm cocci_id/* drivers/gpu/drm/msm/dsi/pll/dsi_pll_14nm.c 150 */;
	struct dsi_pll_14nm {
		struct msm_dsi_pll base;
		int id;
		struct platform_device *pdev;
		void __iomem *phy_cmn_mmio;
		void __iomem *mmio;
		int vco_delay;
		struct dsi_pll_input in;
		struct dsi_pll_output out;
		spinlock_t postdiv_lock;
		u64 vco_current_rate;
		u64 vco_ref_clk_rate;
		struct clk_hw *hws[NUM_DSI_CLOCKS_MAX];
		u32 num_hws;
		struct clk_hw_onecell_data *hw_data;
		struct pll_14nm_cached_state cached_state;
		enum msm_dsi_phy_usecase uc;
		struct dsi_pll_14nm *slave;
	} cocci_id/* drivers/gpu/drm/msm/dsi/pll/dsi_pll_14nm.c 117 */;
	struct pll_14nm_cached_state {
		unsigned long vco_rate;
		u8 n2postdiv;
		u8 n1postdiv;
	} cocci_id/* drivers/gpu/drm/msm/dsi/pll/dsi_pll_14nm.c 111 */;
}
