{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "/home/diego/i_zero_final/iZero/componentes_CPU/memoria_de_instrucoes/memoria_de_instrucoes.v " "Source file: /home/diego/i_zero_final/iZero/componentes_CPU/memoria_de_instrucoes/memoria_de_instrucoes.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1504500740822 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Quartus II" 0 -1 1504500740822 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "/home/diego/i_zero_final/iZero/componentes_CPU/memoria_de_instrucoes/memoria_de_instrucoes.v " "Source file: /home/diego/i_zero_final/iZero/componentes_CPU/memoria_de_instrucoes/memoria_de_instrucoes.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1504500740837 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Quartus II" 0 -1 1504500740837 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "/home/diego/i_zero_final/iZero/componentes_CPU/memoria_de_instrucoes/memoria_de_instrucoes.v " "Source file: /home/diego/i_zero_final/iZero/componentes_CPU/memoria_de_instrucoes/memoria_de_instrucoes.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1504500740852 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Quartus II" 0 -1 1504500740852 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1504500742998 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.2 Build 153 07/15/2015 SJ Web Edition " "Version 15.0.2 Build 153 07/15/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1504500742999 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep  4 01:52:22 2017 " "Processing started: Mon Sep  4 01:52:22 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1504500742999 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1504500742999 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off iZero -c iZero " "Command: quartus_map --read_settings_files=on --write_settings_files=off iZero -c iZero" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1504500742999 ""}
{ "Info" "IQCU_OPT_MODE_DESCRIPTION" "Aggressive Power dynamic power reduced timing performance and increased compilation time " "Aggressive Power optimization mode selected -- dynamic power will be prioritized at the potential cost of reduced timing performance and increased compilation time" {  } {  } 0 16303 "%1!s! optimization mode selected -- %2!s! will be prioritized at the potential cost of %3!s!" 0 0 "Quartus II" 0 -1 1504500743236 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1504500743261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/diego/i_zero_final/iZero/componentes_CPU/temporizador.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/diego/i_zero_final/iZero/componentes_CPU/temporizador.v" { { "Info" "ISGN_ENTITY_NAME" "1 temporizador " "Found entity 1: temporizador" {  } { { "../componentes_CPU/temporizador.v" "" { Text "/home/diego/i_zero_final/iZero/componentes_CPU/temporizador.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504500754119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504500754119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/diego/i_zero_final/iZero/componentes_CPU/display_quadruplo/display_quadruplo.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/diego/i_zero_final/iZero/componentes_CPU/display_quadruplo/display_quadruplo.v" { { "Info" "ISGN_ENTITY_NAME" "1 display_quadruplo " "Found entity 1: display_quadruplo" {  } { { "../componentes_CPU/display_quadruplo/display_quadruplo.v" "" { Text "/home/diego/i_zero_final/iZero/componentes_CPU/display_quadruplo/display_quadruplo.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504500754120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504500754120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/diego/i_zero_final/iZero/componentes_CPU/display_duplo/display_duplo.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/diego/i_zero_final/iZero/componentes_CPU/display_duplo/display_duplo.v" { { "Info" "ISGN_ENTITY_NAME" "1 display_duplo " "Found entity 1: display_duplo" {  } { { "../componentes_CPU/display_duplo/display_duplo.v" "" { Text "/home/diego/i_zero_final/iZero/componentes_CPU/display_duplo/display_duplo.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504500754121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504500754121 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "unidade_logica_aritmetica.v(12) " "Verilog HDL information at unidade_logica_aritmetica.v(12): always construct contains both blocking and non-blocking assignments" {  } { { "../componentes_CPU/unidade_logica_aritmetica/unidade_logica_aritmetica.v" "" { Text "/home/diego/i_zero_final/iZero/componentes_CPU/unidade_logica_aritmetica/unidade_logica_aritmetica.v" 12 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1504500754121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/diego/i_zero_final/iZero/componentes_CPU/unidade_logica_aritmetica/unidade_logica_aritmetica.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/diego/i_zero_final/iZero/componentes_CPU/unidade_logica_aritmetica/unidade_logica_aritmetica.v" { { "Info" "ISGN_ENTITY_NAME" "1 unidade_logica_aritmetica " "Found entity 1: unidade_logica_aritmetica" {  } { { "../componentes_CPU/unidade_logica_aritmetica/unidade_logica_aritmetica.v" "" { Text "/home/diego/i_zero_final/iZero/componentes_CPU/unidade_logica_aritmetica/unidade_logica_aritmetica.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504500754122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504500754122 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "unidade_de_controle.v(58) " "Verilog HDL information at unidade_de_controle.v(58): always construct contains both blocking and non-blocking assignments" {  } { { "../componentes_CPU/unidade_de_controle/unidade_de_controle.v" "" { Text "/home/diego/i_zero_final/iZero/componentes_CPU/unidade_de_controle/unidade_de_controle.v" 58 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1504500754123 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "reset RESET unidade_de_controle.v(5) " "Verilog HDL Declaration information at unidade_de_controle.v(5): object \"reset\" differs only in case from object \"RESET\" in the same scope" {  } { { "../componentes_CPU/unidade_de_controle/unidade_de_controle.v" "" { Text "/home/diego/i_zero_final/iZero/componentes_CPU/unidade_de_controle/unidade_de_controle.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1504500754123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/diego/i_zero_final/iZero/componentes_CPU/unidade_de_controle/unidade_de_controle.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/diego/i_zero_final/iZero/componentes_CPU/unidade_de_controle/unidade_de_controle.v" { { "Info" "ISGN_ENTITY_NAME" "1 unidade_de_controle " "Found entity 1: unidade_de_controle" {  } { { "../componentes_CPU/unidade_de_controle/unidade_de_controle.v" "" { Text "/home/diego/i_zero_final/iZero/componentes_CPU/unidade_de_controle/unidade_de_controle.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504500754123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504500754123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/diego/i_zero_final/iZero/componentes_CPU/somador_pc/somador_pc.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/diego/i_zero_final/iZero/componentes_CPU/somador_pc/somador_pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 somador_pc " "Found entity 1: somador_pc" {  } { { "../componentes_CPU/somador_pc/somador_pc.v" "" { Text "/home/diego/i_zero_final/iZero/componentes_CPU/somador_pc/somador_pc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504500754124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504500754124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/diego/i_zero_final/iZero/componentes_CPU/saida_de_dados/saida_de_dados.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/diego/i_zero_final/iZero/componentes_CPU/saida_de_dados/saida_de_dados.v" { { "Info" "ISGN_ENTITY_NAME" "1 saida_de_dados " "Found entity 1: saida_de_dados" {  } { { "../componentes_CPU/saida_de_dados/saida_de_dados.v" "" { Text "/home/diego/i_zero_final/iZero/componentes_CPU/saida_de_dados/saida_de_dados.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504500754125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504500754125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/diego/i_zero_final/iZero/componentes_CPU/multiplexador_ula/multiplexador_ula.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/diego/i_zero_final/iZero/componentes_CPU/multiplexador_ula/multiplexador_ula.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplexador_ula " "Found entity 1: multiplexador_ula" {  } { { "../componentes_CPU/multiplexador_ula/multiplexador_ula.v" "" { Text "/home/diego/i_zero_final/iZero/componentes_CPU/multiplexador_ula/multiplexador_ula.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504500754125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504500754125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/diego/i_zero_final/iZero/componentes_CPU/multiplexador_escrita_br/multiplexador_escrita_br.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/diego/i_zero_final/iZero/componentes_CPU/multiplexador_escrita_br/multiplexador_escrita_br.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplexador_escrita_br " "Found entity 1: multiplexador_escrita_br" {  } { { "../componentes_CPU/multiplexador_escrita_br/multiplexador_escrita_br.v" "" { Text "/home/diego/i_zero_final/iZero/componentes_CPU/multiplexador_escrita_br/multiplexador_escrita_br.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504500754126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504500754126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/diego/i_zero_final/iZero/componentes_CPU/multiplexador_br/multiplexador_br.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/diego/i_zero_final/iZero/componentes_CPU/multiplexador_br/multiplexador_br.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplexador_br " "Found entity 1: multiplexador_br" {  } { { "../componentes_CPU/multiplexador_br/multiplexador_br.v" "" { Text "/home/diego/i_zero_final/iZero/componentes_CPU/multiplexador_br/multiplexador_br.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504500754126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504500754126 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "memoria_de_instrucoes.v(19) " "Verilog HDL information at memoria_de_instrucoes.v(19): always construct contains both blocking and non-blocking assignments" {  } { { "../componentes_CPU/memoria_de_instrucoes/memoria_de_instrucoes.v" "" { Text "/home/diego/i_zero_final/iZero/componentes_CPU/memoria_de_instrucoes/memoria_de_instrucoes.v" 19 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1504500754127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/diego/i_zero_final/iZero/componentes_CPU/memoria_de_instrucoes/memoria_de_instrucoes.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/diego/i_zero_final/iZero/componentes_CPU/memoria_de_instrucoes/memoria_de_instrucoes.v" { { "Info" "ISGN_ENTITY_NAME" "1 memoria_de_instrucoes " "Found entity 1: memoria_de_instrucoes" {  } { { "../componentes_CPU/memoria_de_instrucoes/memoria_de_instrucoes.v" "" { Text "/home/diego/i_zero_final/iZero/componentes_CPU/memoria_de_instrucoes/memoria_de_instrucoes.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504500754127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504500754127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/diego/i_zero_final/iZero/componentes_CPU/memoria_de_dados/memoria_de_dados.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/diego/i_zero_final/iZero/componentes_CPU/memoria_de_dados/memoria_de_dados.v" { { "Info" "ISGN_ENTITY_NAME" "1 memoria_de_dados " "Found entity 1: memoria_de_dados" {  } { { "../componentes_CPU/memoria_de_dados/memoria_de_dados.v" "" { Text "/home/diego/i_zero_final/iZero/componentes_CPU/memoria_de_dados/memoria_de_dados.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504500754128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504500754128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/diego/i_zero_final/iZero/componentes_CPU/extensor_de_bit/extensor_de_bit.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/diego/i_zero_final/iZero/componentes_CPU/extensor_de_bit/extensor_de_bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 extensor_de_bit " "Found entity 1: extensor_de_bit" {  } { { "../componentes_CPU/extensor_de_bit/extensor_de_bit.v" "" { Text "/home/diego/i_zero_final/iZero/componentes_CPU/extensor_de_bit/extensor_de_bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504500754128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504500754128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/diego/i_zero_final/iZero/componentes_CPU/entrada_de_dados/entrada_de_dados.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/diego/i_zero_final/iZero/componentes_CPU/entrada_de_dados/entrada_de_dados.v" { { "Info" "ISGN_ENTITY_NAME" "1 entrada_de_dados " "Found entity 1: entrada_de_dados" {  } { { "../componentes_CPU/entrada_de_dados/entrada_de_dados.v" "" { Text "/home/diego/i_zero_final/iZero/componentes_CPU/entrada_de_dados/entrada_de_dados.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504500754129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504500754129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/diego/i_zero_final/iZero/componentes_CPU/contador_de_programa/contador_de_programa.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/diego/i_zero_final/iZero/componentes_CPU/contador_de_programa/contador_de_programa.v" { { "Info" "ISGN_ENTITY_NAME" "1 contador_de_programa " "Found entity 1: contador_de_programa" {  } { { "../componentes_CPU/contador_de_programa/contador_de_programa.v" "" { Text "/home/diego/i_zero_final/iZero/componentes_CPU/contador_de_programa/contador_de_programa.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504500754130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504500754130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/diego/i_zero_final/iZero/componentes_CPU/BCD_quatro_digitos/BCD_quatro_digitos.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/diego/i_zero_final/iZero/componentes_CPU/BCD_quatro_digitos/BCD_quatro_digitos.v" { { "Info" "ISGN_ENTITY_NAME" "1 BCD_quatro_digitos " "Found entity 1: BCD_quatro_digitos" {  } { { "../componentes_CPU/BCD_quatro_digitos/BCD_quatro_digitos.v" "" { Text "/home/diego/i_zero_final/iZero/componentes_CPU/BCD_quatro_digitos/BCD_quatro_digitos.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504500754130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504500754130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/diego/i_zero_final/iZero/componentes_CPU/BCD_dois_digitos/BCD_dois_digitos.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/diego/i_zero_final/iZero/componentes_CPU/BCD_dois_digitos/BCD_dois_digitos.v" { { "Info" "ISGN_ENTITY_NAME" "1 BCD_dois_digitos " "Found entity 1: BCD_dois_digitos" {  } { { "../componentes_CPU/BCD_dois_digitos/BCD_dois_digitos.v" "" { Text "/home/diego/i_zero_final/iZero/componentes_CPU/BCD_dois_digitos/BCD_dois_digitos.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504500754131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504500754131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/diego/i_zero_final/iZero/componentes_CPU/banco_de_registradores/banco_de_registradores.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/diego/i_zero_final/iZero/componentes_CPU/banco_de_registradores/banco_de_registradores.v" { { "Info" "ISGN_ENTITY_NAME" "1 banco_de_registradores " "Found entity 1: banco_de_registradores" {  } { { "../componentes_CPU/banco_de_registradores/banco_de_registradores.v" "" { Text "/home/diego/i_zero_final/iZero/componentes_CPU/banco_de_registradores/banco_de_registradores.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504500754132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504500754132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "iZero.bdf 1 1 " "Found 1 design units, including 1 entities, in source file iZero.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 iZero " "Found entity 1: iZero" {  } { { "iZero.bdf" "" { Schematic "/home/diego/i_zero_final/iZero/iZero/iZero.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504500754132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504500754132 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "iZero " "Elaborating entity \"iZero\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1504500754197 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display_duplo display_duplo:inst34 " "Elaborating entity \"display_duplo\" for hierarchy \"display_duplo:inst34\"" {  } { { "iZero.bdf" "inst34" { Schematic "/home/diego/i_zero_final/iZero/iZero/iZero.bdf" { { 32 2208 2432 144 "inst34" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504500754199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCD_dois_digitos BCD_dois_digitos:inst31 " "Elaborating entity \"BCD_dois_digitos\" for hierarchy \"BCD_dois_digitos:inst31\"" {  } { { "iZero.bdf" "inst31" { Schematic "/home/diego/i_zero_final/iZero/iZero/iZero.bdf" { { 32 1976 2184 144 "inst31" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504500754200 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "aux BCD_dois_digitos.v(14) " "Verilog HDL Always Construct warning at BCD_dois_digitos.v(14): inferring latch(es) for variable \"aux\", which holds its previous value in one or more paths through the always construct" {  } { { "../componentes_CPU/BCD_dois_digitos/BCD_dois_digitos.v" "" { Text "/home/diego/i_zero_final/iZero/componentes_CPU/BCD_dois_digitos/BCD_dois_digitos.v" 14 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1504500754201 "|iZero|BCD_dois_digitos:inst31"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "saida_de_dados saida_de_dados:inst28 " "Elaborating entity \"saida_de_dados\" for hierarchy \"saida_de_dados:inst28\"" {  } { { "iZero.bdf" "inst28" { Schematic "/home/diego/i_zero_final/iZero/iZero/iZero.bdf" { { 248 1616 1840 392 "inst28" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504500754202 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "temporizador temporizador:inst37 " "Elaborating entity \"temporizador\" for hierarchy \"temporizador:inst37\"" {  } { { "iZero.bdf" "inst37" { Schematic "/home/diego/i_zero_final/iZero/iZero/iZero.bdf" { { -384 136 296 -304 "inst37" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504500754203 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unidade_de_controle unidade_de_controle:inst5 " "Elaborating entity \"unidade_de_controle\" for hierarchy \"unidade_de_controle:inst5\"" {  } { { "iZero.bdf" "inst5" { Schematic "/home/diego/i_zero_final/iZero/iZero/iZero.bdf" { { -264 400 632 -56 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504500754204 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "entrada_de_dados entrada_de_dados:inst27 " "Elaborating entity \"entrada_de_dados\" for hierarchy \"entrada_de_dados:inst27\"" {  } { { "iZero.bdf" "inst27" { Schematic "/home/diego/i_zero_final/iZero/iZero/iZero.bdf" { { 152 1600 1792 232 "inst27" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504500754205 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoria_de_instrucoes memoria_de_instrucoes:inst " "Elaborating entity \"memoria_de_instrucoes\" for hierarchy \"memoria_de_instrucoes:inst\"" {  } { { "iZero.bdf" "inst" { Schematic "/home/diego/i_zero_final/iZero/iZero/iZero.bdf" { { 240 408 600 320 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504500754206 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_de_programa contador_de_programa:inst12 " "Elaborating entity \"contador_de_programa\" for hierarchy \"contador_de_programa:inst12\"" {  } { { "iZero.bdf" "inst12" { Schematic "/home/diego/i_zero_final/iZero/iZero/iZero.bdf" { { 240 144 360 352 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504500754351 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somador_pc somador_pc:inst8 " "Elaborating entity \"somador_pc\" for hierarchy \"somador_pc:inst8\"" {  } { { "iZero.bdf" "inst8" { Schematic "/home/diego/i_zero_final/iZero/iZero/iZero.bdf" { { 16 144 352 160 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504500754352 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unidade_logica_aritmetica unidade_logica_aritmetica:inst6 " "Elaborating entity \"unidade_logica_aritmetica\" for hierarchy \"unidade_logica_aritmetica:inst6\"" {  } { { "iZero.bdf" "inst6" { Schematic "/home/diego/i_zero_final/iZero/iZero/iZero.bdf" { { 16 1592 1800 128 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504500754353 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "flagBranch unidade_logica_aritmetica.v(12) " "Verilog HDL Always Construct warning at unidade_logica_aritmetica.v(12): inferring latch(es) for variable \"flagBranch\", which holds its previous value in one or more paths through the always construct" {  } { { "../componentes_CPU/unidade_logica_aritmetica/unidade_logica_aritmetica.v" "" { Text "/home/diego/i_zero_final/iZero/componentes_CPU/unidade_logica_aritmetica/unidade_logica_aritmetica.v" 12 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1504500754354 "|iZero|unidade_logica_aritmetica:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flagBranch unidade_logica_aritmetica.v(12) " "Inferred latch for \"flagBranch\" at unidade_logica_aritmetica.v(12)" {  } { { "../componentes_CPU/unidade_logica_aritmetica/unidade_logica_aritmetica.v" "" { Text "/home/diego/i_zero_final/iZero/componentes_CPU/unidade_logica_aritmetica/unidade_logica_aritmetica.v" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1504500754354 "|iZero|unidade_logica_aritmetica:inst6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "banco_de_registradores banco_de_registradores:inst1 " "Elaborating entity \"banco_de_registradores\" for hierarchy \"banco_de_registradores:inst1\"" {  } { { "iZero.bdf" "inst1" { Schematic "/home/diego/i_zero_final/iZero/iZero/iZero.bdf" { { 32 1008 1248 176 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504500754355 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplexador_escrita_br multiplexador_escrita_br:inst4 " "Elaborating entity \"multiplexador_escrita_br\" for hierarchy \"multiplexador_escrita_br:inst4\"" {  } { { "iZero.bdf" "inst4" { Schematic "/home/diego/i_zero_final/iZero/iZero/iZero.bdf" { { 216 1032 1304 360 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504500754356 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoria_de_dados memoria_de_dados:inst29 " "Elaborating entity \"memoria_de_dados\" for hierarchy \"memoria_de_dados:inst29\"" {  } { { "iZero.bdf" "inst29" { Schematic "/home/diego/i_zero_final/iZero/iZero/iZero.bdf" { { -152 1552 1792 -40 "inst29" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504500754357 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplexador_br multiplexador_br:inst3 " "Elaborating entity \"multiplexador_br\" for hierarchy \"multiplexador_br:inst3\"" {  } { { "iZero.bdf" "inst3" { Schematic "/home/diego/i_zero_final/iZero/iZero/iZero.bdf" { { 128 752 984 240 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504500754358 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplexador_ula multiplexador_ula:inst24 " "Elaborating entity \"multiplexador_ula\" for hierarchy \"multiplexador_ula:inst24\"" {  } { { "iZero.bdf" "inst24" { Schematic "/home/diego/i_zero_final/iZero/iZero/iZero.bdf" { { 48 1288 1520 160 "inst24" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504500754359 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "extensor_de_bit extensor_de_bit:inst21 " "Elaborating entity \"extensor_de_bit\" for hierarchy \"extensor_de_bit:inst21\"" {  } { { "iZero.bdf" "inst21" { Schematic "/home/diego/i_zero_final/iZero/iZero/iZero.bdf" { { 248 760 1000 328 "inst21" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504500754360 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display_quadruplo display_quadruplo:inst35 " "Elaborating entity \"display_quadruplo\" for hierarchy \"display_quadruplo:inst35\"" {  } { { "iZero.bdf" "inst35" { Schematic "/home/diego/i_zero_final/iZero/iZero/iZero.bdf" { { 152 2208 2440 296 "inst35" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504500754361 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCD_quatro_digitos BCD_quatro_digitos:inst32 " "Elaborating entity \"BCD_quatro_digitos\" for hierarchy \"BCD_quatro_digitos:inst32\"" {  } { { "iZero.bdf" "inst32" { Schematic "/home/diego/i_zero_final/iZero/iZero/iZero.bdf" { { 152 1976 2184 296 "inst32" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504500754362 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "aux BCD_quatro_digitos.v(16) " "Verilog HDL Always Construct warning at BCD_quatro_digitos.v(16): inferring latch(es) for variable \"aux\", which holds its previous value in one or more paths through the always construct" {  } { { "../componentes_CPU/BCD_quatro_digitos/BCD_quatro_digitos.v" "" { Text "/home/diego/i_zero_final/iZero/componentes_CPU/BCD_quatro_digitos/BCD_quatro_digitos.v" 16 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1504500754363 "|iZero|BCD_quatro_digitos:inst32"}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "banco_de_registradores:inst1\|regs " "RAM logic \"banco_de_registradores:inst1\|regs\" is uninferred due to asynchronous read logic" {  } { { "../componentes_CPU/banco_de_registradores/banco_de_registradores.v" "regs" { Text "/home/diego/i_zero_final/iZero/componentes_CPU/banco_de_registradores/banco_de_registradores.v" 17 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1504500755623 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "memoria_de_dados:inst29\|memoria_dados " "RAM logic \"memoria_de_dados:inst29\|memoria_dados\" is uninferred due to asynchronous read logic" {  } { { "../componentes_CPU/memoria_de_dados/memoria_de_dados.v" "memoria_dados" { Text "/home/diego/i_zero_final/iZero/componentes_CPU/memoria_de_dados/memoria_de_dados.v" 14 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1504500755623 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1504500755623 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "/home/diego/i_zero_final/iZero/iZero/db/iZero.ram0_banco_de_registradores_85df3e6f.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"/home/diego/i_zero_final/iZero/iZero/db/iZero.ram0_banco_de_registradores_85df3e6f.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Quartus II" 0 -1 1504500756790 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "unidade_logica_aritmetica:inst6\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"unidade_logica_aritmetica:inst6\|Mult0\"" {  } { { "../componentes_CPU/unidade_logica_aritmetica/unidade_logica_aritmetica.v" "Mult0" { Text "/home/diego/i_zero_final/iZero/componentes_CPU/unidade_logica_aritmetica/unidade_logica_aritmetica.v" 17 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1504500762604 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "unidade_logica_aritmetica:inst6\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"unidade_logica_aritmetica:inst6\|Div0\"" {  } { { "../componentes_CPU/unidade_logica_aritmetica/unidade_logica_aritmetica.v" "Div0" { Text "/home/diego/i_zero_final/iZero/componentes_CPU/unidade_logica_aritmetica/unidade_logica_aritmetica.v" 18 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1504500762604 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "unidade_logica_aritmetica:inst6\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"unidade_logica_aritmetica:inst6\|Mod0\"" {  } { { "../componentes_CPU/unidade_logica_aritmetica/unidade_logica_aritmetica.v" "Mod0" { Text "/home/diego/i_zero_final/iZero/componentes_CPU/unidade_logica_aritmetica/unidade_logica_aritmetica.v" 19 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1504500762604 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1504500762604 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "unidade_logica_aritmetica:inst6\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"unidade_logica_aritmetica:inst6\|lpm_mult:Mult0\"" {  } { { "../componentes_CPU/unidade_logica_aritmetica/unidade_logica_aritmetica.v" "" { Text "/home/diego/i_zero_final/iZero/componentes_CPU/unidade_logica_aritmetica/unidade_logica_aritmetica.v" 17 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1504500762633 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "unidade_logica_aritmetica:inst6\|lpm_mult:Mult0 " "Instantiated megafunction \"unidade_logica_aritmetica:inst6\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504500762634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 32 " "Parameter \"LPM_WIDTHB\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504500762634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 64 " "Parameter \"LPM_WIDTHP\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504500762634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 64 " "Parameter \"LPM_WIDTHR\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504500762634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504500762634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504500762634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504500762634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504500762634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504500762634 ""}  } { { "../componentes_CPU/unidade_logica_aritmetica/unidade_logica_aritmetica.v" "" { Text "/home/diego/i_zero_final/iZero/componentes_CPU/unidade_logica_aritmetica/unidade_logica_aritmetica.v" 17 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1504500762634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_7dt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_7dt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_7dt " "Found entity 1: mult_7dt" {  } { { "db/mult_7dt.tdf" "" { Text "/home/diego/i_zero_final/iZero/iZero/db/mult_7dt.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504500762671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504500762671 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "unidade_logica_aritmetica:inst6\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"unidade_logica_aritmetica:inst6\|lpm_divide:Div0\"" {  } { { "../componentes_CPU/unidade_logica_aritmetica/unidade_logica_aritmetica.v" "" { Text "/home/diego/i_zero_final/iZero/componentes_CPU/unidade_logica_aritmetica/unidade_logica_aritmetica.v" 18 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1504500762682 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "unidade_logica_aritmetica:inst6\|lpm_divide:Div0 " "Instantiated megafunction \"unidade_logica_aritmetica:inst6\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504500762682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504500762682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504500762682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504500762682 ""}  } { { "../componentes_CPU/unidade_logica_aritmetica/unidade_logica_aritmetica.v" "" { Text "/home/diego/i_zero_final/iZero/componentes_CPU/unidade_logica_aritmetica/unidade_logica_aritmetica.v" 18 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1504500762682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_hkm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_hkm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_hkm " "Found entity 1: lpm_divide_hkm" {  } { { "db/lpm_divide_hkm.tdf" "" { Text "/home/diego/i_zero_final/iZero/iZero/db/lpm_divide_hkm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504500762716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504500762716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9nh " "Found entity 1: sign_div_unsign_9nh" {  } { { "db/sign_div_unsign_9nh.tdf" "" { Text "/home/diego/i_zero_final/iZero/iZero/db/sign_div_unsign_9nh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504500762720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504500762720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_6af.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_6af.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_6af " "Found entity 1: alt_u_div_6af" {  } { { "db/alt_u_div_6af.tdf" "" { Text "/home/diego/i_zero_final/iZero/iZero/db/alt_u_div_6af.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504500762778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504500762778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "/home/diego/i_zero_final/iZero/iZero/db/add_sub_7pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504500762830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504500762830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "/home/diego/i_zero_final/iZero/iZero/db/add_sub_8pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504500762865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504500762865 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "unidade_logica_aritmetica:inst6\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"unidade_logica_aritmetica:inst6\|lpm_divide:Mod0\"" {  } { { "../componentes_CPU/unidade_logica_aritmetica/unidade_logica_aritmetica.v" "" { Text "/home/diego/i_zero_final/iZero/componentes_CPU/unidade_logica_aritmetica/unidade_logica_aritmetica.v" 19 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1504500762870 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "unidade_logica_aritmetica:inst6\|lpm_divide:Mod0 " "Instantiated megafunction \"unidade_logica_aritmetica:inst6\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504500762870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504500762870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504500762870 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1504500762870 ""}  } { { "../componentes_CPU/unidade_logica_aritmetica/unidade_logica_aritmetica.v" "" { Text "/home/diego/i_zero_final/iZero/componentes_CPU/unidade_logica_aritmetica/unidade_logica_aritmetica.v" 19 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1504500762870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_kcm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_kcm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_kcm " "Found entity 1: lpm_divide_kcm" {  } { { "db/lpm_divide_kcm.tdf" "" { Text "/home/diego/i_zero_final/iZero/iZero/db/lpm_divide_kcm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1504500762903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1504500762903 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "DSP element " "Synthesized away the following DSP element node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "unidade_logica_aritmetica:inst6\|lpm_mult:Mult0\|mult_7dt:auto_generated\|mac_mult7 " "Synthesized away node \"unidade_logica_aritmetica:inst6\|lpm_mult:Mult0\|mult_7dt:auto_generated\|mac_mult7\"" {  } { { "db/mult_7dt.tdf" "" { Text "/home/diego/i_zero_final/iZero/iZero/db/mult_7dt.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "/home/diego/altera/15.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "../componentes_CPU/unidade_logica_aritmetica/unidade_logica_aritmetica.v" "" { Text "/home/diego/i_zero_final/iZero/componentes_CPU/unidade_logica_aritmetica/unidade_logica_aritmetica.v" 17 -1 0 } } { "iZero.bdf" "" { Schematic "/home/diego/i_zero_final/iZero/iZero/iZero.bdf" { { 16 1592 1800 128 "inst6" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1504500763262 "|iZero|unidade_logica_aritmetica:inst6|lpm_mult:Mult0|mult_7dt:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "unidade_logica_aritmetica:inst6\|lpm_mult:Mult0\|mult_7dt:auto_generated\|mac_out8 " "Synthesized away node \"unidade_logica_aritmetica:inst6\|lpm_mult:Mult0\|mult_7dt:auto_generated\|mac_out8\"" {  } { { "db/mult_7dt.tdf" "" { Text "/home/diego/i_zero_final/iZero/iZero/db/mult_7dt.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "/home/diego/altera/15.0/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "../componentes_CPU/unidade_logica_aritmetica/unidade_logica_aritmetica.v" "" { Text "/home/diego/i_zero_final/iZero/componentes_CPU/unidade_logica_aritmetica/unidade_logica_aritmetica.v" 17 -1 0 } } { "iZero.bdf" "" { Schematic "/home/diego/i_zero_final/iZero/iZero/iZero.bdf" { { 16 1592 1800 128 "inst6" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1504500763262 "|iZero|unidade_logica_aritmetica:inst6|lpm_mult:Mult0|mult_7dt:auto_generated|mac_out8"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1504500763262 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1504500763262 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "84 " "Ignored 84 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "84 " "Ignored 84 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Quartus II" 0 -1 1504500768552 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Quartus II" 0 -1 1504500768552 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "63 " "63 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1504500796467 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/diego/i_zero_final/iZero/iZero/output_files/iZero.map.smsg " "Generated suppressed messages file /home/diego/i_zero_final/iZero/iZero/output_files/iZero.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1504500796758 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1504500797392 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1504500797392 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "14816 " "Implemented 14816 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1504500798206 ""} { "Info" "ICUT_CUT_TM_OPINS" "68 " "Implemented 68 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1504500798206 ""} { "Info" "ICUT_CUT_TM_LCELLS" "14731 " "Implemented 14731 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1504500798206 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "6 " "Implemented 6 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Quartus II" 0 -1 1504500798206 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1504500798206 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1047 " "Peak virtual memory: 1047 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1504500798236 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep  4 01:53:18 2017 " "Processing ended: Mon Sep  4 01:53:18 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1504500798236 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:56 " "Elapsed time: 00:00:56" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1504500798236 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:11 " "Total CPU time (on all processors): 00:01:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1504500798236 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1504500798236 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1504500800349 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.2 Build 153 07/15/2015 SJ Web Edition " "Version 15.0.2 Build 153 07/15/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1504500800349 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep  4 01:53:20 2017 " "Processing started: Mon Sep  4 01:53:20 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1504500800349 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1504500800349 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off iZero -c iZero " "Command: quartus_fit --read_settings_files=off --write_settings_files=off iZero -c iZero" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1504500800350 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1504500800398 ""}
{ "Info" "0" "" "Project  = iZero" {  } {  } 0 0 "Project  = iZero" 0 0 "Fitter" 0 0 1504500800399 ""}
{ "Info" "0" "" "Revision = iZero" {  } {  } 0 0 "Revision = iZero" 0 0 "Fitter" 0 0 1504500800399 ""}
{ "Info" "IQCU_OPT_MODE_DESCRIPTION" "Aggressive Power dynamic power reduced timing performance and increased compilation time " "Aggressive Power optimization mode selected -- dynamic power will be prioritized at the potential cost of reduced timing performance and increased compilation time" {  } {  } 0 16303 "%1!s! optimization mode selected -- %2!s! will be prioritized at the potential cost of %3!s!" 0 0 "Fitter" 0 -1 1504500800534 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1504500800548 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "iZero EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"iZero\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1504500800601 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1504500800633 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1504500800633 ""}
{ "Info" "IFITCC_FITCC_INFO_FAST_FIT_COMPILATION_ON" "" "Fitter is performing a Fast Fit compilation, which decreases Fitter effort to reduce compilation time" {  } {  } 0 171001 "Fitter is performing a Fast Fit compilation, which decreases Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1504500801092 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1504500801098 ""}
{ "Warning" "WFITCC_FITCC_TIMING_DRIVEN_COMPILE_OFF" "" "Timing-driven compilation is disabled - timing performance will not be optimized" {  } {  } 0 171124 "Timing-driven compilation is disabled - timing performance will not be optimized" 0 0 "Fitter" 0 -1 1504500801121 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1504500801241 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1504500801241 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1504500801241 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1504500801241 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1504500801241 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1504500801241 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1504500801241 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1504500801241 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1504500801241 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1504500801241 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "/home/diego/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diego/altera/15.0/quartus/linux64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "/home/diego/i_zero_final/iZero/iZero/" { { 0 { 0 ""} 0 19069 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1504500801275 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "/home/diego/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diego/altera/15.0/quartus/linux64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "/home/diego/i_zero_final/iZero/iZero/" { { 0 { 0 ""} 0 19071 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1504500801275 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "/home/diego/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diego/altera/15.0/quartus/linux64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "/home/diego/i_zero_final/iZero/iZero/" { { 0 { 0 ""} 0 19073 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1504500801275 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "/home/diego/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diego/altera/15.0/quartus/linux64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "/home/diego/i_zero_final/iZero/iZero/" { { 0 { 0 ""} 0 19075 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1504500801275 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "/home/diego/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/diego/altera/15.0/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "/home/diego/i_zero_final/iZero/iZero/" { { 0 { 0 ""} 0 19077 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1504500801275 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1504500801275 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1504500801280 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node clock~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1504500804578 ""}  } { { "iZero.bdf" "" { Schematic "/home/diego/i_zero_final/iZero/iZero/iZero.bdf" { { -360 -56 120 -344 "clock" "" } } } } { "temporary_test_loc" "" { Generic "/home/diego/i_zero_final/iZero/iZero/" { { 0 { 0 ""} 0 19063 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1504500804578 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "temporizador:inst37\|contador\[18\]  " "Automatically promoted node temporizador:inst37\|contador\[18\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1504500804579 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "temporizador:inst37\|contador\[18\]~52 " "Destination node temporizador:inst37\|contador\[18\]~52" {  } { { "../componentes_CPU/temporizador.v" "" { Text "/home/diego/i_zero_final/iZero/componentes_CPU/temporizador.v" 5 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diego/i_zero_final/iZero/iZero/" { { 0 { 0 ""} 0 14763 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1504500804579 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1504500804579 ""}  } { { "../componentes_CPU/temporizador.v" "" { Text "/home/diego/i_zero_final/iZero/componentes_CPU/temporizador.v" 5 -1 0 } } { "temporary_test_loc" "" { Generic "/home/diego/i_zero_final/iZero/iZero/" { { 0 { 0 ""} 0 425 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1504500804579 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1504500804681 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1504500804702 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1504500804768 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1504500804794 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1504500804828 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1504500804870 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1504500804947 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1504500804968 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1504500804968 ""}
{ "Info" "IPVA_PVA_START_CALCULATION" "" "Starting Vectorless Power Activity Estimation" {  } {  } 0 223000 "Starting Vectorless Power Activity Estimation" 0 0 "Fitter" 0 -1 1504500805018 ""}
{ "Info" "IPVA_PVA_END_CALCULATION" "" "Completed Vectorless Power Activity Estimation" {  } {  } 0 223001 "Completed Vectorless Power Activity Estimation" 0 0 "Fitter" 0 -1 1504500805180 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:06 " "Fitter preparation operations ending: elapsed time is 00:00:06" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1504500807371 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1504500807387 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1504500813044 ""}
{ "Info" "IPVA_PVA_START_CALCULATION" "" "Starting Vectorless Power Activity Estimation" {  } {  } 0 223000 "Starting Vectorless Power Activity Estimation" 0 0 "Fitter" 0 -1 1504500813100 ""}
{ "Info" "IPVA_PVA_END_CALCULATION" "" "Completed Vectorless Power Activity Estimation" {  } {  } 0 223001 "Completed Vectorless Power Activity Estimation" 0 0 "Fitter" 0 -1 1504500813264 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:06 " "Fitter placement preparation operations ending: elapsed time is 00:00:06" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1504500819015 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1504500819080 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1504500866631 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:48 " "Fitter placement operations ending: elapsed time is 00:00:48" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1504500866631 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1504500866665 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "3 " "Router estimated average interconnect usage is 3% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "22 X58_Y12 X68_Y23 " "Router estimated peak interconnect usage is 22% of the available device resources in the region that extends from location X58_Y12 to location X68_Y23" {  } { { "loc" "" { Generic "/home/diego/i_zero_final/iZero/iZero/" { { 1 { 0 "Router estimated peak interconnect usage is 22% of the available device resources in the region that extends from location X58_Y12 to location X68_Y23"} { { 12 { 0 ""} 58 12 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1504500874372 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1504500874372 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:02:59 " "Fitter routing operations ending: elapsed time is 00:02:59" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1504501048989 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.00 " "Total time spent on timing analysis during the Fitter is 0.00 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1504501049309 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1504501049328 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1504501051851 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "1 " "TimeQuest Timing Analyzer is analyzing 1 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1504501052151 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "iZero.sdc " "Synopsys Design Constraints File file not found: 'iZero.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1504501052163 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1504501052164 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1504501052311 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1504501052311 ""}
{ "Info" "ISTA_DEFAULT_TDC_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ISTA_ASSUMED_DEFAULT_TDC_REQUIREMENT" "" "Assuming a default timing requirement" {  } {  } 0 332127 "Assuming a default timing requirement" 0 0 "Quartus II" 0 -1 1504501052314 ""}  } {  } 0 332128 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "Fitter" 0 -1 1504501052314 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 3 clocks " "Found 3 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1504501052314 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1504501052314 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000        clock " "   1.000        clock" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1504501052314 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 temporizador:inst37\|contador\[18\] " "   1.000 temporizador:inst37\|contador\[18\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1504501052314 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 unidade_de_controle:inst5\|ula_controle\[0\] " "   1.000 unidade_de_controle:inst5\|ula_controle\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1504501052314 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1504501052314 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1504501052697 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1209 " "Peak virtual memory: 1209 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1504501057723 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep  4 01:57:37 2017 " "Processing ended: Mon Sep  4 01:57:37 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1504501057723 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:04:17 " "Elapsed time: 00:04:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1504501057723 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:04:18 " "Total CPU time (on all processors): 00:04:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1504501057723 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1504501057723 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1504501059926 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.2 Build 153 07/15/2015 SJ Web Edition " "Version 15.0.2 Build 153 07/15/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1504501059927 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep  4 01:57:39 2017 " "Processing started: Mon Sep  4 01:57:39 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1504501059927 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1504501059927 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off iZero -c iZero " "Command: quartus_asm --read_settings_files=off --write_settings_files=off iZero -c iZero" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1504501059927 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "1 " "TimeQuest Timing Analyzer is analyzing 1 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Assembler" 0 -1 1504501063945 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "iZero.sdc " "Synopsys Design Constraints File file not found: 'iZero.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Assembler" 0 -1 1504501063958 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Assembler" 0 -1 1504501063959 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Assembler" 0 -1 1504501064112 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Assembler" 0 -1 1504501064113 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Assembler" 0 -1 1504501064116 ""}
{ "Info" "IPVA_PVA_START_CALCULATION" "" "Starting Vectorless Power Activity Estimation" {  } {  } 0 223000 "Starting Vectorless Power Activity Estimation" 0 0 "Assembler" 0 -1 1504501064261 ""}
{ "Info" "IPVA_PVA_END_CALCULATION" "" "Completed Vectorless Power Activity Estimation" {  } {  } 0 223001 "Completed Vectorless Power Activity Estimation" 0 0 "Assembler" 0 -1 1504501064516 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1504501064987 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1504501065114 ""}
{ "Critical Warning" "WPGMIO_CANT_FIT_ASM" "" "Size of device data exceeds memory capacity of configuration device" {  } {  } 1 210053 "Size of device data exceeds memory capacity of configuration device" 0 0 "Assembler" 0 -1 1504501066224 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1060 " "Peak virtual memory: 1060 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1504501066348 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep  4 01:57:46 2017 " "Processing ended: Mon Sep  4 01:57:46 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1504501066348 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1504501066348 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1504501066348 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1504501066348 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1504501066514 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1504501068567 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.2 Build 153 07/15/2015 SJ Web Edition " "Version 15.0.2 Build 153 07/15/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1504501068567 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep  4 01:57:48 2017 " "Processing started: Mon Sep  4 01:57:48 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1504501068567 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1504501068567 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta iZero -c iZero " "Command: quartus_sta iZero -c iZero" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1504501068568 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #11" {  } {  } 0 0 "qsta_default_script.tcl version: #11" 0 0 "Quartus II" 0 0 1504501068628 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1504501068872 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1504501068907 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1504501068907 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "1 " "TimeQuest Timing Analyzer is analyzing 1 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1504501069665 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "iZero.sdc " "Synopsys Design Constraints File file not found: 'iZero.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1504501069757 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1504501069757 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name temporizador:inst37\|contador\[18\] temporizador:inst37\|contador\[18\] " "create_clock -period 1.000 -name temporizador:inst37\|contador\[18\] temporizador:inst37\|contador\[18\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1504501069800 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock clock " "create_clock -period 1.000 -name clock clock" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1504501069800 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name unidade_de_controle:inst5\|ula_controle\[0\] unidade_de_controle:inst5\|ula_controle\[0\] " "create_clock -period 1.000 -name unidade_de_controle:inst5\|ula_controle\[0\] unidade_de_controle:inst5\|ula_controle\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1504501069800 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1504501069800 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1504501070137 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1504501070138 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1504501070141 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1504501104090 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1504501104090 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -172.380 " "Worst-case setup slack is -172.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1504501104092 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1504501104092 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " -172.380         -957325.837 temporizador:inst37\|contador\[18\]  " " -172.380         -957325.837 temporizador:inst37\|contador\[18\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1504501104092 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -19.149             -19.149 unidade_de_controle:inst5\|ula_controle\[0\]  " "  -19.149             -19.149 unidade_de_controle:inst5\|ula_controle\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1504501104092 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.751             -21.442 clock  " "   -1.751             -21.442 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1504501104092 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1504501104092 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.815 " "Worst-case hold slack is -2.815" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1504501104259 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1504501104259 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.815              -2.815 clock  " "   -2.815              -2.815 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1504501104259 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.658              -2.658 temporizador:inst37\|contador\[18\]  " "   -2.658              -2.658 temporizador:inst37\|contador\[18\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1504501104259 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.745               0.000 unidade_de_controle:inst5\|ula_controle\[0\]  " "    4.745               0.000 unidade_de_controle:inst5\|ula_controle\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1504501104259 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1504501104259 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1504501104260 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1504501104261 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1504501104266 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1504501104266 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -27.415 clock  " "   -3.000             -27.415 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1504501104266 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285           -7585.355 temporizador:inst37\|contador\[18\]  " "   -1.285           -7585.355 temporizador:inst37\|contador\[18\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1504501104266 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.460               0.000 unidade_de_controle:inst5\|ula_controle\[0\]  " "    0.460               0.000 unidade_de_controle:inst5\|ula_controle\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1504501104266 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1504501104266 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1504501120302 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1504501120305 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1897 " "Peak virtual memory: 1897 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1504501120462 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep  4 01:58:40 2017 " "Processing ended: Mon Sep  4 01:58:40 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1504501120462 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:52 " "Elapsed time: 00:00:52" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1504501120462 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:52 " "Total CPU time (on all processors): 00:00:52" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1504501120462 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1504501120462 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1504501122792 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.2 Build 153 07/15/2015 SJ Web Edition " "Version 15.0.2 Build 153 07/15/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1504501122793 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep  4 01:58:42 2017 " "Processing started: Mon Sep  4 01:58:42 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1504501122793 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1504501122793 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off iZero -c iZero " "Command: quartus_eda --read_settings_files=off --write_settings_files=off iZero -c iZero" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1504501122793 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "iZero.vo /home/diego/i_zero_final/iZero/iZero/C:/Users/PC/Desktop/iZero_v3/iZero/simulation/qsim// simulation " "Generated file iZero.vo in folder \"/home/diego/i_zero_final/iZero/iZero/C:/Users/PC/Desktop/iZero_v3/iZero/simulation/qsim//\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1504501125267 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1131 " "Peak virtual memory: 1131 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1504501125364 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep  4 01:58:45 2017 " "Processing ended: Mon Sep  4 01:58:45 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1504501125364 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1504501125364 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1504501125364 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1504501125364 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 22 s " "Quartus II Full Compilation was successful. 0 errors, 22 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1504501125495 ""}
