
Node2.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         000000ae  00800200  00001c02  00001c96  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00001c02  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000036  008002ae  008002ae  00001d44  2**0
                  ALLOC
  3 .comment      0000005c  00000000  00000000  00001d44  2**0
                  CONTENTS, READONLY
  4 .debug_aranges 000002d8  00000000  00000000  00001da0  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   00001ff8  00000000  00000000  00002078  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 00001046  00000000  00000000  00004070  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_line   000017fe  00000000  00000000  000050b6  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_frame  00000688  00000000  00000000  000068b4  2**2
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    0000075a  00000000  00000000  00006f3c  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    00000f8a  00000000  00000000  00007696  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000220  00000000  00000000  00008620  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	c2 c0       	rjmp	.+388    	; 0x186 <__ctors_end>
       2:	00 00       	nop
       4:	e0 c0       	rjmp	.+448    	; 0x1c6 <__bad_interrupt>
       6:	00 00       	nop
       8:	de c0       	rjmp	.+444    	; 0x1c6 <__bad_interrupt>
       a:	00 00       	nop
       c:	dc c0       	rjmp	.+440    	; 0x1c6 <__bad_interrupt>
       e:	00 00       	nop
      10:	da c0       	rjmp	.+436    	; 0x1c6 <__bad_interrupt>
      12:	00 00       	nop
      14:	d8 c0       	rjmp	.+432    	; 0x1c6 <__bad_interrupt>
      16:	00 00       	nop
      18:	d6 c0       	rjmp	.+428    	; 0x1c6 <__bad_interrupt>
      1a:	00 00       	nop
      1c:	d4 c0       	rjmp	.+424    	; 0x1c6 <__bad_interrupt>
      1e:	00 00       	nop
      20:	d2 c0       	rjmp	.+420    	; 0x1c6 <__bad_interrupt>
      22:	00 00       	nop
      24:	e6 c1       	rjmp	.+972    	; 0x3f2 <__vector_9>
      26:	00 00       	nop
      28:	ce c0       	rjmp	.+412    	; 0x1c6 <__bad_interrupt>
      2a:	00 00       	nop
      2c:	cc c0       	rjmp	.+408    	; 0x1c6 <__bad_interrupt>
      2e:	00 00       	nop
      30:	ca c0       	rjmp	.+404    	; 0x1c6 <__bad_interrupt>
      32:	00 00       	nop
      34:	c8 c0       	rjmp	.+400    	; 0x1c6 <__bad_interrupt>
      36:	00 00       	nop
      38:	c6 c0       	rjmp	.+396    	; 0x1c6 <__bad_interrupt>
      3a:	00 00       	nop
      3c:	c4 c0       	rjmp	.+392    	; 0x1c6 <__bad_interrupt>
      3e:	00 00       	nop
      40:	c2 c0       	rjmp	.+388    	; 0x1c6 <__bad_interrupt>
      42:	00 00       	nop
      44:	c0 c0       	rjmp	.+384    	; 0x1c6 <__bad_interrupt>
      46:	00 00       	nop
      48:	be c0       	rjmp	.+380    	; 0x1c6 <__bad_interrupt>
      4a:	00 00       	nop
      4c:	bc c0       	rjmp	.+376    	; 0x1c6 <__bad_interrupt>
      4e:	00 00       	nop
      50:	ba c0       	rjmp	.+372    	; 0x1c6 <__bad_interrupt>
      52:	00 00       	nop
      54:	b8 c0       	rjmp	.+368    	; 0x1c6 <__bad_interrupt>
      56:	00 00       	nop
      58:	b6 c0       	rjmp	.+364    	; 0x1c6 <__bad_interrupt>
      5a:	00 00       	nop
      5c:	b4 c0       	rjmp	.+360    	; 0x1c6 <__bad_interrupt>
      5e:	00 00       	nop
      60:	b2 c0       	rjmp	.+356    	; 0x1c6 <__bad_interrupt>
      62:	00 00       	nop
      64:	b0 c0       	rjmp	.+352    	; 0x1c6 <__bad_interrupt>
      66:	00 00       	nop
      68:	ae c0       	rjmp	.+348    	; 0x1c6 <__bad_interrupt>
      6a:	00 00       	nop
      6c:	ac c0       	rjmp	.+344    	; 0x1c6 <__bad_interrupt>
      6e:	00 00       	nop
      70:	aa c0       	rjmp	.+340    	; 0x1c6 <__bad_interrupt>
      72:	00 00       	nop
      74:	16 c2       	rjmp	.+1068   	; 0x4a2 <__vector_29>
      76:	00 00       	nop
      78:	a6 c0       	rjmp	.+332    	; 0x1c6 <__bad_interrupt>
      7a:	00 00       	nop
      7c:	a4 c0       	rjmp	.+328    	; 0x1c6 <__bad_interrupt>
      7e:	00 00       	nop
      80:	a2 c0       	rjmp	.+324    	; 0x1c6 <__bad_interrupt>
      82:	00 00       	nop
      84:	a0 c0       	rjmp	.+320    	; 0x1c6 <__bad_interrupt>
      86:	00 00       	nop
      88:	9e c0       	rjmp	.+316    	; 0x1c6 <__bad_interrupt>
      8a:	00 00       	nop
      8c:	f6 c5       	rjmp	.+3052   	; 0xc7a <__vector_35>
      8e:	00 00       	nop
      90:	9a c0       	rjmp	.+308    	; 0x1c6 <__bad_interrupt>
      92:	00 00       	nop
      94:	98 c0       	rjmp	.+304    	; 0x1c6 <__bad_interrupt>
      96:	00 00       	nop
      98:	96 c0       	rjmp	.+300    	; 0x1c6 <__bad_interrupt>
      9a:	00 00       	nop
      9c:	a8 c6       	rjmp	.+3408   	; 0xdee <__vector_39>
      9e:	00 00       	nop
      a0:	92 c0       	rjmp	.+292    	; 0x1c6 <__bad_interrupt>
      a2:	00 00       	nop
      a4:	90 c0       	rjmp	.+288    	; 0x1c6 <__bad_interrupt>
      a6:	00 00       	nop
      a8:	8e c0       	rjmp	.+284    	; 0x1c6 <__bad_interrupt>
      aa:	00 00       	nop
      ac:	8c c0       	rjmp	.+280    	; 0x1c6 <__bad_interrupt>
      ae:	00 00       	nop
      b0:	8a c0       	rjmp	.+276    	; 0x1c6 <__bad_interrupt>
      b2:	00 00       	nop
      b4:	88 c0       	rjmp	.+272    	; 0x1c6 <__bad_interrupt>
      b6:	00 00       	nop
      b8:	86 c0       	rjmp	.+268    	; 0x1c6 <__bad_interrupt>
      ba:	00 00       	nop
      bc:	84 c0       	rjmp	.+264    	; 0x1c6 <__bad_interrupt>
      be:	00 00       	nop
      c0:	82 c0       	rjmp	.+260    	; 0x1c6 <__bad_interrupt>
      c2:	00 00       	nop
      c4:	80 c0       	rjmp	.+256    	; 0x1c6 <__bad_interrupt>
      c6:	00 00       	nop
      c8:	7e c0       	rjmp	.+252    	; 0x1c6 <__bad_interrupt>
      ca:	00 00       	nop
      cc:	7c c0       	rjmp	.+248    	; 0x1c6 <__bad_interrupt>
      ce:	00 00       	nop
      d0:	7a c0       	rjmp	.+244    	; 0x1c6 <__bad_interrupt>
      d2:	00 00       	nop
      d4:	78 c0       	rjmp	.+240    	; 0x1c6 <__bad_interrupt>
      d6:	00 00       	nop
      d8:	76 c0       	rjmp	.+236    	; 0x1c6 <__bad_interrupt>
      da:	00 00       	nop
      dc:	74 c0       	rjmp	.+232    	; 0x1c6 <__bad_interrupt>
      de:	00 00       	nop
      e0:	72 c0       	rjmp	.+228    	; 0x1c6 <__bad_interrupt>
      e2:	00 00       	nop
      e4:	12 07       	cpc	r17, r18
      e6:	64 07       	cpc	r22, r20
      e8:	64 07       	cpc	r22, r20
      ea:	64 07       	cpc	r22, r20
      ec:	64 07       	cpc	r22, r20
      ee:	64 07       	cpc	r22, r20
      f0:	64 07       	cpc	r22, r20
      f2:	64 07       	cpc	r22, r20
      f4:	12 07       	cpc	r17, r18
      f6:	64 07       	cpc	r22, r20
      f8:	64 07       	cpc	r22, r20
      fa:	64 07       	cpc	r22, r20
      fc:	64 07       	cpc	r22, r20
      fe:	64 07       	cpc	r22, r20
     100:	64 07       	cpc	r22, r20
     102:	64 07       	cpc	r22, r20
     104:	14 07       	cpc	r17, r20
     106:	64 07       	cpc	r22, r20
     108:	64 07       	cpc	r22, r20
     10a:	64 07       	cpc	r22, r20
     10c:	64 07       	cpc	r22, r20
     10e:	64 07       	cpc	r22, r20
     110:	64 07       	cpc	r22, r20
     112:	64 07       	cpc	r22, r20
     114:	64 07       	cpc	r22, r20
     116:	64 07       	cpc	r22, r20
     118:	64 07       	cpc	r22, r20
     11a:	64 07       	cpc	r22, r20
     11c:	64 07       	cpc	r22, r20
     11e:	64 07       	cpc	r22, r20
     120:	64 07       	cpc	r22, r20
     122:	64 07       	cpc	r22, r20
     124:	14 07       	cpc	r17, r20
     126:	64 07       	cpc	r22, r20
     128:	64 07       	cpc	r22, r20
     12a:	64 07       	cpc	r22, r20
     12c:	64 07       	cpc	r22, r20
     12e:	64 07       	cpc	r22, r20
     130:	64 07       	cpc	r22, r20
     132:	64 07       	cpc	r22, r20
     134:	64 07       	cpc	r22, r20
     136:	64 07       	cpc	r22, r20
     138:	64 07       	cpc	r22, r20
     13a:	64 07       	cpc	r22, r20
     13c:	64 07       	cpc	r22, r20
     13e:	64 07       	cpc	r22, r20
     140:	64 07       	cpc	r22, r20
     142:	64 07       	cpc	r22, r20
     144:	60 07       	cpc	r22, r16
     146:	64 07       	cpc	r22, r20
     148:	64 07       	cpc	r22, r20
     14a:	64 07       	cpc	r22, r20
     14c:	64 07       	cpc	r22, r20
     14e:	64 07       	cpc	r22, r20
     150:	64 07       	cpc	r22, r20
     152:	64 07       	cpc	r22, r20
     154:	3d 07       	cpc	r19, r29
     156:	64 07       	cpc	r22, r20
     158:	64 07       	cpc	r22, r20
     15a:	64 07       	cpc	r22, r20
     15c:	64 07       	cpc	r22, r20
     15e:	64 07       	cpc	r22, r20
     160:	64 07       	cpc	r22, r20
     162:	64 07       	cpc	r22, r20
     164:	64 07       	cpc	r22, r20
     166:	64 07       	cpc	r22, r20
     168:	64 07       	cpc	r22, r20
     16a:	64 07       	cpc	r22, r20
     16c:	64 07       	cpc	r22, r20
     16e:	64 07       	cpc	r22, r20
     170:	64 07       	cpc	r22, r20
     172:	64 07       	cpc	r22, r20
     174:	31 07       	cpc	r19, r17
     176:	64 07       	cpc	r22, r20
     178:	64 07       	cpc	r22, r20
     17a:	64 07       	cpc	r22, r20
     17c:	64 07       	cpc	r22, r20
     17e:	64 07       	cpc	r22, r20
     180:	64 07       	cpc	r22, r20
     182:	64 07       	cpc	r22, r20
     184:	4f 07       	cpc	r20, r31

00000186 <__ctors_end>:
     186:	11 24       	eor	r1, r1
     188:	1f be       	out	0x3f, r1	; 63
     18a:	cf ef       	ldi	r28, 0xFF	; 255
     18c:	d1 e2       	ldi	r29, 0x21	; 33
     18e:	de bf       	out	0x3e, r29	; 62
     190:	cd bf       	out	0x3d, r28	; 61
     192:	00 e0       	ldi	r16, 0x00	; 0
     194:	0c bf       	out	0x3c, r16	; 60

00000196 <__do_copy_data>:
     196:	12 e0       	ldi	r17, 0x02	; 2
     198:	a0 e0       	ldi	r26, 0x00	; 0
     19a:	b2 e0       	ldi	r27, 0x02	; 2
     19c:	e2 e0       	ldi	r30, 0x02	; 2
     19e:	fc e1       	ldi	r31, 0x1C	; 28
     1a0:	00 e0       	ldi	r16, 0x00	; 0
     1a2:	0b bf       	out	0x3b, r16	; 59
     1a4:	02 c0       	rjmp	.+4      	; 0x1aa <__do_copy_data+0x14>
     1a6:	07 90       	elpm	r0, Z+
     1a8:	0d 92       	st	X+, r0
     1aa:	ae 3a       	cpi	r26, 0xAE	; 174
     1ac:	b1 07       	cpc	r27, r17
     1ae:	d9 f7       	brne	.-10     	; 0x1a6 <__do_copy_data+0x10>

000001b0 <__do_clear_bss>:
     1b0:	22 e0       	ldi	r18, 0x02	; 2
     1b2:	ae ea       	ldi	r26, 0xAE	; 174
     1b4:	b2 e0       	ldi	r27, 0x02	; 2
     1b6:	01 c0       	rjmp	.+2      	; 0x1ba <.do_clear_bss_start>

000001b8 <.do_clear_bss_loop>:
     1b8:	1d 92       	st	X+, r1

000001ba <.do_clear_bss_start>:
     1ba:	a4 3e       	cpi	r26, 0xE4	; 228
     1bc:	b2 07       	cpc	r27, r18
     1be:	e1 f7       	brne	.-8      	; 0x1b8 <.do_clear_bss_loop>
     1c0:	13 d4       	rcall	.+2086   	; 0x9e8 <main>
     1c2:	0c 94 ff 0d 	jmp	0x1bfe	; 0x1bfe <_exit>

000001c6 <__bad_interrupt>:
     1c6:	1c cf       	rjmp	.-456    	; 0x0 <__vectors>

000001c8 <CAN_init>:
		return -1;
	} else if (test_bit(MCP2515_read(MCP_TXB0CTRL), 5)){
		return -2;
	}
	return 0; 
}
     1c8:	cf 93       	push	r28
     1ca:	df 93       	push	r29
     1cc:	1f 92       	push	r1
     1ce:	cd b7       	in	r28, 0x3d	; 61
     1d0:	de b7       	in	r29, 0x3e	; 62
     1d2:	71 d5       	rcall	.+2786   	; 0xcb6 <SPI_init>
     1d4:	c5 d3       	rcall	.+1930   	; 0x960 <MCP2515_reset>
     1d6:	8f e9       	ldi	r24, 0x9F	; 159
     1d8:	9f e0       	ldi	r25, 0x0F	; 15
     1da:	01 97       	sbiw	r24, 0x01	; 1
     1dc:	f1 f7       	brne	.-4      	; 0x1da <CAN_init+0x12>
     1de:	00 c0       	rjmp	.+0      	; 0x1e0 <CAN_init+0x18>
     1e0:	00 00       	nop
     1e2:	8e e0       	ldi	r24, 0x0E	; 14
     1e4:	c2 d3       	rcall	.+1924   	; 0x96a <MCP2515_read>
     1e6:	89 83       	std	Y+1, r24	; 0x01
     1e8:	89 81       	ldd	r24, Y+1	; 0x01
     1ea:	80 7e       	andi	r24, 0xE0	; 224
     1ec:	80 38       	cpi	r24, 0x80	; 128
     1ee:	39 f0       	breq	.+14     	; 0x1fe <CAN_init+0x36>
     1f0:	87 e0       	ldi	r24, 0x07	; 7
     1f2:	92 e0       	ldi	r25, 0x02	; 2
     1f4:	0e 94 f6 09 	call	0x13ec	; 0x13ec <puts>
     1f8:	81 e0       	ldi	r24, 0x01	; 1
     1fa:	90 e0       	ldi	r25, 0x00	; 0
     1fc:	2d c0       	rjmp	.+90     	; 0x258 <CAN_init+0x90>
     1fe:	41 e0       	ldi	r20, 0x01	; 1
     200:	61 e0       	ldi	r22, 0x01	; 1
     202:	8b e2       	ldi	r24, 0x2B	; 43
     204:	dd d3       	rcall	.+1978   	; 0x9c0 <MCP2515_bit_modify>
     206:	4f ef       	ldi	r20, 0xFF	; 255
     208:	60 e6       	ldi	r22, 0x60	; 96
     20a:	80 e6       	ldi	r24, 0x60	; 96
     20c:	d9 d3       	rcall	.+1970   	; 0x9c0 <MCP2515_bit_modify>
     20e:	40 e0       	ldi	r20, 0x00	; 0
     210:	60 ee       	ldi	r22, 0xE0	; 224
     212:	8f e0       	ldi	r24, 0x0F	; 15
     214:	d5 d3       	rcall	.+1962   	; 0x9c0 <MCP2515_bit_modify>
     216:	8e e0       	ldi	r24, 0x0E	; 14
     218:	a8 d3       	rcall	.+1872   	; 0x96a <MCP2515_read>
     21a:	89 83       	std	Y+1, r24	; 0x01
     21c:	89 81       	ldd	r24, Y+1	; 0x01
     21e:	80 7e       	andi	r24, 0xE0	; 224
     220:	39 f0       	breq	.+14     	; 0x230 <CAN_init+0x68>
     222:	82 e3       	ldi	r24, 0x32	; 50
     224:	92 e0       	ldi	r25, 0x02	; 2
     226:	0e 94 f6 09 	call	0x13ec	; 0x13ec <puts>
     22a:	81 e0       	ldi	r24, 0x01	; 1
     22c:	90 e0       	ldi	r25, 0x00	; 0
     22e:	14 c0       	rjmp	.+40     	; 0x258 <CAN_init+0x90>
     230:	eb e6       	ldi	r30, 0x6B	; 107
     232:	f0 e0       	ldi	r31, 0x00	; 0
     234:	80 81       	ld	r24, Z
     236:	80 64       	ori	r24, 0x40	; 64
     238:	80 83       	st	Z, r24
     23a:	e8 e6       	ldi	r30, 0x68	; 104
     23c:	f0 e0       	ldi	r31, 0x00	; 0
     23e:	80 81       	ld	r24, Z
     240:	81 60       	ori	r24, 0x01	; 1
     242:	80 83       	st	Z, r24
     244:	e9 e6       	ldi	r30, 0x69	; 105
     246:	f0 e0       	ldi	r31, 0x00	; 0
     248:	80 81       	ld	r24, Z
     24a:	8d 7f       	andi	r24, 0xFD	; 253
     24c:	80 83       	st	Z, r24
     24e:	80 81       	ld	r24, Z
     250:	8e 7f       	andi	r24, 0xFE	; 254
     252:	80 83       	st	Z, r24
     254:	80 e0       	ldi	r24, 0x00	; 0
     256:	90 e0       	ldi	r25, 0x00	; 0
     258:	0f 90       	pop	r0
     25a:	df 91       	pop	r29
     25c:	cf 91       	pop	r28
     25e:	08 95       	ret

00000260 <CAN_transmit_complete>:
     260:	80 e3       	ldi	r24, 0x30	; 48
     262:	83 d3       	rcall	.+1798   	; 0x96a <MCP2515_read>
     264:	86 95       	lsr	r24
     266:	86 95       	lsr	r24
     268:	86 95       	lsr	r24
     26a:	91 e0       	ldi	r25, 0x01	; 1
     26c:	89 27       	eor	r24, r25
     26e:	81 70       	andi	r24, 0x01	; 1
     270:	90 e0       	ldi	r25, 0x00	; 0
     272:	08 95       	ret

00000274 <CAN_send>:
     274:	ef 92       	push	r14
     276:	ff 92       	push	r15
     278:	0f 93       	push	r16
     27a:	1f 93       	push	r17
     27c:	cf 93       	push	r28
     27e:	df 93       	push	r29
     280:	7c 01       	movw	r14, r24
     282:	ee df       	rcall	.-36     	; 0x260 <CAN_transmit_complete>
     284:	89 2b       	or	r24, r25
     286:	b1 f1       	breq	.+108    	; 0x2f4 <CAN_send+0x80>
     288:	f7 01       	movw	r30, r14
     28a:	60 81       	ld	r22, Z
     28c:	66 95       	lsr	r22
     28e:	66 95       	lsr	r22
     290:	66 95       	lsr	r22
     292:	81 e3       	ldi	r24, 0x31	; 49
     294:	78 d3       	rcall	.+1776   	; 0x986 <MCP2515_write>
     296:	f7 01       	movw	r30, r14
     298:	60 81       	ld	r22, Z
     29a:	62 95       	swap	r22
     29c:	66 0f       	add	r22, r22
     29e:	60 7e       	andi	r22, 0xE0	; 224
     2a0:	82 e3       	ldi	r24, 0x32	; 50
     2a2:	71 d3       	rcall	.+1762   	; 0x986 <MCP2515_write>
     2a4:	f7 01       	movw	r30, r14
     2a6:	62 81       	ldd	r22, Z+2	; 0x02
     2a8:	6f 70       	andi	r22, 0x0F	; 15
     2aa:	85 e3       	ldi	r24, 0x35	; 53
     2ac:	6c d3       	rcall	.+1752   	; 0x986 <MCP2515_write>
     2ae:	f7 01       	movw	r30, r14
     2b0:	82 81       	ldd	r24, Z+2	; 0x02
     2b2:	93 81       	ldd	r25, Z+3	; 0x03
     2b4:	89 30       	cpi	r24, 0x09	; 9
     2b6:	91 05       	cpc	r25, r1
     2b8:	54 f0       	brlt	.+20     	; 0x2ce <CAN_send+0x5a>
     2ba:	88 e0       	ldi	r24, 0x08	; 8
     2bc:	90 e0       	ldi	r25, 0x00	; 0
     2be:	93 83       	std	Z+3, r25	; 0x03
     2c0:	82 83       	std	Z+2, r24	; 0x02
     2c2:	87 01       	movw	r16, r14
     2c4:	0c 5f       	subi	r16, 0xFC	; 252
     2c6:	1f 4f       	sbci	r17, 0xFF	; 255
     2c8:	c0 e0       	ldi	r28, 0x00	; 0
     2ca:	d0 e0       	ldi	r29, 0x00	; 0
     2cc:	04 c0       	rjmp	.+8      	; 0x2d6 <CAN_send+0x62>
     2ce:	18 16       	cp	r1, r24
     2d0:	19 06       	cpc	r1, r25
     2d2:	bc f3       	brlt	.-18     	; 0x2c2 <CAN_send+0x4e>
     2d4:	0d c0       	rjmp	.+26     	; 0x2f0 <CAN_send+0x7c>
     2d6:	f8 01       	movw	r30, r16
     2d8:	61 91       	ld	r22, Z+
     2da:	8f 01       	movw	r16, r30
     2dc:	8c 2f       	mov	r24, r28
     2de:	8a 5c       	subi	r24, 0xCA	; 202
     2e0:	52 d3       	rcall	.+1700   	; 0x986 <MCP2515_write>
     2e2:	21 96       	adiw	r28, 0x01	; 1
     2e4:	f7 01       	movw	r30, r14
     2e6:	22 81       	ldd	r18, Z+2	; 0x02
     2e8:	33 81       	ldd	r19, Z+3	; 0x03
     2ea:	c2 17       	cp	r28, r18
     2ec:	d3 07       	cpc	r29, r19
     2ee:	9c f3       	brlt	.-26     	; 0x2d6 <CAN_send+0x62>
     2f0:	81 e0       	ldi	r24, 0x01	; 1
     2f2:	58 d3       	rcall	.+1712   	; 0x9a4 <MCP2515_request_to_send>
     2f4:	df 91       	pop	r29
     2f6:	cf 91       	pop	r28
     2f8:	1f 91       	pop	r17
     2fa:	0f 91       	pop	r16
     2fc:	ff 90       	pop	r15
     2fe:	ef 90       	pop	r14
     300:	08 95       	ret

00000302 <CAN_recieve>:
     302:	7f 92       	push	r7
     304:	8f 92       	push	r8
     306:	9f 92       	push	r9
     308:	af 92       	push	r10
     30a:	bf 92       	push	r11
     30c:	cf 92       	push	r12
     30e:	df 92       	push	r13
     310:	ef 92       	push	r14
     312:	ff 92       	push	r15
     314:	0f 93       	push	r16
     316:	1f 93       	push	r17
     318:	cf 93       	push	r28
     31a:	df 93       	push	r29
     31c:	cd b7       	in	r28, 0x3d	; 61
     31e:	de b7       	in	r29, 0x3e	; 62
     320:	2c 97       	sbiw	r28, 0x0c	; 12
     322:	0f b6       	in	r0, 0x3f	; 63
     324:	f8 94       	cli
     326:	de bf       	out	0x3e, r29	; 62
     328:	0f be       	out	0x3f, r0	; 63
     32a:	cd bf       	out	0x3d, r28	; 61
     32c:	5c 01       	movw	r10, r24
     32e:	81 e6       	ldi	r24, 0x61	; 97
     330:	1c d3       	rcall	.+1592   	; 0x96a <MCP2515_read>
     332:	88 2e       	mov	r8, r24
     334:	82 e6       	ldi	r24, 0x62	; 98
     336:	19 d3       	rcall	.+1586   	; 0x96a <MCP2515_read>
     338:	82 95       	swap	r24
     33a:	86 95       	lsr	r24
     33c:	87 70       	andi	r24, 0x07	; 7
     33e:	91 2c       	mov	r9, r1
     340:	88 0c       	add	r8, r8
     342:	99 1c       	adc	r9, r9
     344:	88 0c       	add	r8, r8
     346:	99 1c       	adc	r9, r9
     348:	88 0c       	add	r8, r8
     34a:	99 1c       	adc	r9, r9
     34c:	88 2a       	or	r8, r24
     34e:	85 e6       	ldi	r24, 0x65	; 101
     350:	0c d3       	rcall	.+1560   	; 0x96a <MCP2515_read>
     352:	8f 70       	andi	r24, 0x0F	; 15
     354:	c8 2e       	mov	r12, r24
     356:	d1 2c       	mov	r13, r1
     358:	89 e0       	ldi	r24, 0x09	; 9
     35a:	c8 16       	cp	r12, r24
     35c:	d1 04       	cpc	r13, r1
     35e:	24 f0       	brlt	.+8      	; 0x368 <CAN_recieve+0x66>
     360:	68 94       	set
     362:	cc 24       	eor	r12, r12
     364:	c3 f8       	bld	r12, 3
     366:	d1 2c       	mov	r13, r1
     368:	1c 14       	cp	r1, r12
     36a:	1d 04       	cpc	r1, r13
     36c:	9c f4       	brge	.+38     	; 0x394 <CAN_recieve+0x92>
     36e:	8e 01       	movw	r16, r28
     370:	0b 5f       	subi	r16, 0xFB	; 251
     372:	1f 4f       	sbci	r17, 0xFF	; 255
     374:	78 01       	movw	r14, r16
     376:	ec 0c       	add	r14, r12
     378:	fd 1c       	adc	r15, r13
     37a:	0f 2e       	mov	r0, r31
     37c:	f6 e6       	ldi	r31, 0x66	; 102
     37e:	7f 2e       	mov	r7, r31
     380:	f0 2d       	mov	r31, r0
     382:	87 2d       	mov	r24, r7
     384:	f2 d2       	rcall	.+1508   	; 0x96a <MCP2515_read>
     386:	f8 01       	movw	r30, r16
     388:	81 93       	st	Z+, r24
     38a:	8f 01       	movw	r16, r30
     38c:	73 94       	inc	r7
     38e:	ee 15       	cp	r30, r14
     390:	ff 05       	cpc	r31, r15
     392:	b9 f7       	brne	.-18     	; 0x382 <CAN_recieve+0x80>
     394:	10 92 bc 02 	sts	0x02BC, r1
     398:	9a 82       	std	Y+2, r9	; 0x02
     39a:	89 82       	std	Y+1, r8	; 0x01
     39c:	dc 82       	std	Y+4, r13	; 0x04
     39e:	cb 82       	std	Y+3, r12	; 0x03
     3a0:	8c e0       	ldi	r24, 0x0C	; 12
     3a2:	fe 01       	movw	r30, r28
     3a4:	31 96       	adiw	r30, 0x01	; 1
     3a6:	d5 01       	movw	r26, r10
     3a8:	01 90       	ld	r0, Z+
     3aa:	0d 92       	st	X+, r0
     3ac:	8a 95       	dec	r24
     3ae:	e1 f7       	brne	.-8      	; 0x3a8 <CAN_recieve+0xa6>
     3b0:	c5 01       	movw	r24, r10
     3b2:	2c 96       	adiw	r28, 0x0c	; 12
     3b4:	0f b6       	in	r0, 0x3f	; 63
     3b6:	f8 94       	cli
     3b8:	de bf       	out	0x3e, r29	; 62
     3ba:	0f be       	out	0x3f, r0	; 63
     3bc:	cd bf       	out	0x3d, r28	; 61
     3be:	df 91       	pop	r29
     3c0:	cf 91       	pop	r28
     3c2:	1f 91       	pop	r17
     3c4:	0f 91       	pop	r16
     3c6:	ff 90       	pop	r15
     3c8:	ef 90       	pop	r14
     3ca:	df 90       	pop	r13
     3cc:	cf 90       	pop	r12
     3ce:	bf 90       	pop	r11
     3d0:	af 90       	pop	r10
     3d2:	9f 90       	pop	r9
     3d4:	8f 90       	pop	r8
     3d6:	7f 90       	pop	r7
     3d8:	08 95       	ret

000003da <CAN_int_vect>:

void CAN_int_vect(){
	//set recieve flag to 0
	MCP2515_bit_modify(MCP_CANINTF, 0x01, 0x00);
     3da:	40 e0       	ldi	r20, 0x00	; 0
     3dc:	61 e0       	ldi	r22, 0x01	; 1
     3de:	8c e2       	ldi	r24, 0x2C	; 44
     3e0:	ef d2       	rcall	.+1502   	; 0x9c0 <MCP2515_bit_modify>
	//set transmit flag to 0 
	MCP2515_bit_modify(MCP_CANINTF, 0x04, 0x00);
     3e2:	40 e0       	ldi	r20, 0x00	; 0
     3e4:	64 e0       	ldi	r22, 0x04	; 4
     3e6:	8c e2       	ldi	r24, 0x2C	; 44
     3e8:	eb d2       	rcall	.+1494   	; 0x9c0 <MCP2515_bit_modify>
	rx_int_flag = 1;
     3ea:	81 e0       	ldi	r24, 0x01	; 1
     3ec:	80 93 bc 02 	sts	0x02BC, r24
     3f0:	08 95       	ret

000003f2 <__vector_9>:
	
}

ISR(PCINT0_vect){
     3f2:	1f 92       	push	r1
     3f4:	0f 92       	push	r0
     3f6:	0f b6       	in	r0, 0x3f	; 63
     3f8:	0f 92       	push	r0
     3fa:	11 24       	eor	r1, r1
     3fc:	0b b6       	in	r0, 0x3b	; 59
     3fe:	0f 92       	push	r0
     400:	2f 93       	push	r18
     402:	3f 93       	push	r19
     404:	4f 93       	push	r20
     406:	5f 93       	push	r21
     408:	6f 93       	push	r22
     40a:	7f 93       	push	r23
     40c:	8f 93       	push	r24
     40e:	9f 93       	push	r25
     410:	af 93       	push	r26
     412:	bf 93       	push	r27
     414:	ef 93       	push	r30
     416:	ff 93       	push	r31
	//RX0 interrupt flag set to 0
	CAN_int_vect();
     418:	e0 df       	rcall	.-64     	; 0x3da <CAN_int_vect>
     41a:	ff 91       	pop	r31
     41c:	ef 91       	pop	r30
     41e:	bf 91       	pop	r27
     420:	af 91       	pop	r26
     422:	9f 91       	pop	r25
     424:	8f 91       	pop	r24
     426:	7f 91       	pop	r23
     428:	6f 91       	pop	r22
     42a:	5f 91       	pop	r21
     42c:	4f 91       	pop	r20
     42e:	3f 91       	pop	r19
     430:	2f 91       	pop	r18
     432:	0f 90       	pop	r0
     434:	0b be       	out	0x3b, r0	; 59
     436:	0f 90       	pop	r0
     438:	0f be       	out	0x3f, r0	; 63
     43a:	0f 90       	pop	r0
     43c:	1f 90       	pop	r1
     43e:	18 95       	reti

00000440 <ADC_init>:
volatile int ADC_ready;


void ADC_init(void){
	//Set PF0 to input
	clr_bit(DDRF, PF0);
     440:	80 98       	cbi	0x10, 0	; 16
	//enable ADC
	set_bit(ADCSRA, ADEN);
     442:	ea e7       	ldi	r30, 0x7A	; 122
     444:	f0 e0       	ldi	r31, 0x00	; 0
     446:	80 81       	ld	r24, Z
     448:	80 68       	ori	r24, 0x80	; 128
     44a:	80 83       	st	Z, r24
	//set prescaler to 128
	set_bit(ADCSRA, ADPS2);
     44c:	80 81       	ld	r24, Z
     44e:	84 60       	ori	r24, 0x04	; 4
     450:	80 83       	st	Z, r24
	set_bit(ADCSRA, ADPS1);
     452:	80 81       	ld	r24, Z
     454:	82 60       	ori	r24, 0x02	; 2
     456:	80 83       	st	Z, r24
	set_bit(ADCSRA, ADPS0);
     458:	80 81       	ld	r24, Z
     45a:	81 60       	ori	r24, 0x01	; 1
     45c:	80 83       	st	Z, r24

	set_bit(ADMUX, REFS1);
     45e:	ac e7       	ldi	r26, 0x7C	; 124
     460:	b0 e0       	ldi	r27, 0x00	; 0
     462:	8c 91       	ld	r24, X
     464:	80 68       	ori	r24, 0x80	; 128
     466:	8c 93       	st	X, r24
	set_bit(ADMUX, REFS0);
     468:	8c 91       	ld	r24, X
     46a:	80 64       	ori	r24, 0x40	; 64
     46c:	8c 93       	st	X, r24
	//enable interrupt
	set_bit(ADCSRA, ADIE);
     46e:	80 81       	ld	r24, Z
     470:	88 60       	ori	r24, 0x08	; 8
     472:	80 83       	st	Z, r24
     474:	08 95       	ret

00000476 <ADC_read>:
}

uint16_t ADC_read(void){
	//ADC0 is default channel
	//start conversion, when done automatically set to 0
	set_bit(ADCSRA, ADSC);
     476:	ea e7       	ldi	r30, 0x7A	; 122
     478:	f0 e0       	ldi	r31, 0x00	; 0
     47a:	80 81       	ld	r24, Z
     47c:	80 64       	ori	r24, 0x40	; 64
     47e:	80 83       	st	Z, r24
	
	while(!ADC_ready);
     480:	80 91 c4 02 	lds	r24, 0x02C4
     484:	90 91 c5 02 	lds	r25, 0x02C5
     488:	89 2b       	or	r24, r25
     48a:	d1 f3       	breq	.-12     	; 0x480 <ADC_read+0xa>
	ADC_ready = 0;
     48c:	10 92 c5 02 	sts	0x02C5, r1
     490:	10 92 c4 02 	sts	0x02C4, r1
	uint16_t data = ADCL | ADCH << 8;
     494:	80 91 78 00 	lds	r24, 0x0078
     498:	20 91 79 00 	lds	r18, 0x0079
     49c:	90 e0       	ldi	r25, 0x00	; 0

	return data;
}
     49e:	92 2b       	or	r25, r18
     4a0:	08 95       	ret

000004a2 <__vector_29>:



ISR(ADC_vect){
     4a2:	1f 92       	push	r1
     4a4:	0f 92       	push	r0
     4a6:	0f b6       	in	r0, 0x3f	; 63
     4a8:	0f 92       	push	r0
     4aa:	11 24       	eor	r1, r1
     4ac:	8f 93       	push	r24
     4ae:	9f 93       	push	r25
	ADC_ready = 1;
     4b0:	81 e0       	ldi	r24, 0x01	; 1
     4b2:	90 e0       	ldi	r25, 0x00	; 0
     4b4:	90 93 c5 02 	sts	0x02C5, r25
     4b8:	80 93 c4 02 	sts	0x02C4, r24
	//wake up the CPU
}
     4bc:	9f 91       	pop	r25
     4be:	8f 91       	pop	r24
     4c0:	0f 90       	pop	r0
     4c2:	0f be       	out	0x3f, r0	; 63
     4c4:	0f 90       	pop	r0
     4c6:	1f 90       	pop	r1
     4c8:	18 95       	reti

000004ca <DAC_init>:
#include <avr/io.h>
#include "bit_functions.h"
#include <avr/interrupt.h>

void DAC_init(void){
	sei();
     4ca:	78 94       	sei
	TWI_Master_Initialise();
     4cc:	64 d4       	rcall	.+2248   	; 0xd96 <TWI_Master_Initialise>
	cli();
     4ce:	f8 94       	cli
	//set_bit(TWSR, TWPS1); 
	//set_bit(TWSR, TWPS0);
	
	
	//Set SDA og SCK til output
	set_bit(DDRD, PD0);
     4d0:	50 9a       	sbi	0x0a, 0	; 10
	set_bit(DDRD, PD1);
     4d2:	51 9a       	sbi	0x0a, 1	; 10
     4d4:	08 95       	ret

000004d6 <DAC_send_data>:
}

void DAC_send_data(uint8_t data){
     4d6:	cf 93       	push	r28
     4d8:	df 93       	push	r29
     4da:	00 d0       	rcall	.+0      	; 0x4dc <DAC_send_data+0x6>
     4dc:	cd b7       	in	r28, 0x3d	; 61
     4de:	de b7       	in	r29, 0x3e	; 62
	//Send motor voltage to DAC
	
	uint8_t address = 0b01010000; //8 bits slave address - OUT0
	uint8_t command = 0b00000000;		  //command choose DAC0
	
	uint8_t msg[3] = {address, command, data};
     4e0:	90 e5       	ldi	r25, 0x50	; 80
     4e2:	99 83       	std	Y+1, r25	; 0x01
     4e4:	1a 82       	std	Y+2, r1	; 0x02
     4e6:	8b 83       	std	Y+3, r24	; 0x03
	TWI_Start_Transceiver_With_Data(msg, 3);
     4e8:	63 e0       	ldi	r22, 0x03	; 3
     4ea:	ce 01       	movw	r24, r28
     4ec:	01 96       	adiw	r24, 0x01	; 1
     4ee:	5d d4       	rcall	.+2234   	; 0xdaa <TWI_Start_Transceiver_With_Data>
}
     4f0:	0f 90       	pop	r0
     4f2:	0f 90       	pop	r0
     4f4:	0f 90       	pop	r0
     4f6:	df 91       	pop	r29
     4f8:	cf 91       	pop	r28
     4fa:	08 95       	ret

000004fc <IR_digital_filter>:
#include "ADC_driver.h"
#include <stdio.h>



int IR_digital_filter(void){
     4fc:	0f 93       	push	r16
     4fe:	1f 93       	push	r17
     500:	cf 93       	push	r28
     502:	df 93       	push	r29
     504:	c4 e0       	ldi	r28, 0x04	; 4
     506:	d0 e0       	ldi	r29, 0x00	; 0
	uint16_t total_read_value = 0;
     508:	00 e0       	ldi	r16, 0x00	; 0
     50a:	10 e0       	ldi	r17, 0x00	; 0
	
	for(int i = 0 ; i < 4 ; i++){
		total_read_value += ADC_read();
     50c:	b4 df       	rcall	.-152    	; 0x476 <ADC_read>
     50e:	08 0f       	add	r16, r24
     510:	19 1f       	adc	r17, r25
     512:	21 97       	sbiw	r28, 0x01	; 1


int IR_digital_filter(void){
	uint16_t total_read_value = 0;
	
	for(int i = 0 ; i < 4 ; i++){
     514:	20 97       	sbiw	r28, 0x00	; 0
     516:	d1 f7       	brne	.-12     	; 0x50c <IR_digital_filter+0x10>
		total_read_value += ADC_read();
	}
	return total_read_value/4;
}
     518:	c8 01       	movw	r24, r16
     51a:	96 95       	lsr	r25
     51c:	87 95       	ror	r24
     51e:	96 95       	lsr	r25
     520:	87 95       	ror	r24
     522:	df 91       	pop	r29
     524:	cf 91       	pop	r28
     526:	1f 91       	pop	r17
     528:	0f 91       	pop	r16
     52a:	08 95       	ret

0000052c <IR_game_over>:

int IR_game_over(){
	if(IR_digital_filter() < 250){
     52c:	e7 df       	rcall	.-50     	; 0x4fc <IR_digital_filter>
     52e:	21 e0       	ldi	r18, 0x01	; 1
     530:	30 e0       	ldi	r19, 0x00	; 0
     532:	8a 3f       	cpi	r24, 0xFA	; 250
     534:	91 05       	cpc	r25, r1
     536:	14 f0       	brlt	.+4      	; 0x53c <IR_game_over+0x10>
     538:	20 e0       	ldi	r18, 0x00	; 0
     53a:	30 e0       	ldi	r19, 0x00	; 0
		return 1;
	}
	return 0;
	
}
     53c:	c9 01       	movw	r24, r18
     53e:	08 95       	ret

00000540 <motor_set_dir>:
	motor_set_dir();
	DAC_send_data(motor_input);
}

void motor_set_dir(void){
	if (dir == LEFT){
     540:	80 91 c8 02 	lds	r24, 0x02C8
     544:	81 30       	cpi	r24, 0x01	; 1
     546:	31 f4       	brne	.+12     	; 0x554 <motor_set_dir+0x14>
		clr_bit(PORTH, PH1);
     548:	e2 e0       	ldi	r30, 0x02	; 2
     54a:	f1 e0       	ldi	r31, 0x01	; 1
     54c:	80 81       	ld	r24, Z
     54e:	8d 7f       	andi	r24, 0xFD	; 253
     550:	80 83       	st	Z, r24
     552:	08 95       	ret
	}
	else{
		set_bit(PORTH, PH1);
     554:	e2 e0       	ldi	r30, 0x02	; 2
     556:	f1 e0       	ldi	r31, 0x01	; 1
     558:	80 81       	ld	r24, Z
     55a:	82 60       	ori	r24, 0x02	; 2
     55c:	80 83       	st	Z, r24
     55e:	08 95       	ret

00000560 <motor_drive>:
	set_bit(TIMSK3, TOIE3);
}


//Get joystick input 0-130: Left, 135-255: Right
void motor_drive(int motor_input){
     560:	cf 93       	push	r28
     562:	c8 2f       	mov	r28, r24
	motor_set_dir();
     564:	ed df       	rcall	.-38     	; 0x540 <motor_set_dir>
	DAC_send_data(motor_input);
     566:	8c 2f       	mov	r24, r28
     568:	b6 df       	rcall	.-148    	; 0x4d6 <DAC_send_data>
}
     56a:	cf 91       	pop	r28
     56c:	08 95       	ret

0000056e <motor_reset_encoder>:
		set_bit(PORTH, PH1);
	}
}

void motor_reset_encoder(void){
	clr_bit(PORTH, PH6);
     56e:	e2 e0       	ldi	r30, 0x02	; 2
     570:	f1 e0       	ldi	r31, 0x01	; 1
     572:	80 81       	ld	r24, Z
     574:	8f 7b       	andi	r24, 0xBF	; 191
     576:	80 83       	st	Z, r24
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     578:	2f ef       	ldi	r18, 0xFF	; 255
     57a:	8a e6       	ldi	r24, 0x6A	; 106
     57c:	93 e0       	ldi	r25, 0x03	; 3
     57e:	21 50       	subi	r18, 0x01	; 1
     580:	80 40       	sbci	r24, 0x00	; 0
     582:	90 40       	sbci	r25, 0x00	; 0
     584:	e1 f7       	brne	.-8      	; 0x57e <motor_reset_encoder+0x10>
     586:	00 c0       	rjmp	.+0      	; 0x588 <motor_reset_encoder+0x1a>
     588:	00 00       	nop
	_delay_ms(70);	
	set_bit(PORTH, PH6);
     58a:	80 81       	ld	r24, Z
     58c:	80 64       	ori	r24, 0x40	; 64
     58e:	80 83       	st	Z, r24
     590:	08 95       	ret

00000592 <motor_read_encoder_unscaled>:
	//Reset
}


int16_t motor_read_encoder_unscaled(void){
	clr_bit(PORTH, PH5);		//!OE low
     592:	e2 e0       	ldi	r30, 0x02	; 2
     594:	f1 e0       	ldi	r31, 0x01	; 1
     596:	80 81       	ld	r24, Z
     598:	8f 7d       	andi	r24, 0xDF	; 223
     59a:	80 83       	st	Z, r24
	clr_bit(PORTH, PH3);		//SEL low
     59c:	80 81       	ld	r24, Z
     59e:	87 7f       	andi	r24, 0xF7	; 247
     5a0:	80 83       	st	Z, r24
     5a2:	2f ef       	ldi	r18, 0xFF	; 255
     5a4:	39 ef       	ldi	r19, 0xF9	; 249
     5a6:	40 e0       	ldi	r20, 0x00	; 0
     5a8:	21 50       	subi	r18, 0x01	; 1
     5aa:	30 40       	sbci	r19, 0x00	; 0
     5ac:	40 40       	sbci	r20, 0x00	; 0
     5ae:	e1 f7       	brne	.-8      	; 0x5a8 <motor_read_encoder_unscaled+0x16>
     5b0:	00 c0       	rjmp	.+0      	; 0x5b2 <motor_read_encoder_unscaled+0x20>
     5b2:	00 00       	nop
	_delay_ms(20);
	int16_t data = PINK << 8;	//Read MSB
     5b4:	80 91 06 01 	lds	r24, 0x0106
     5b8:	90 e0       	ldi	r25, 0x00	; 0
     5ba:	98 2f       	mov	r25, r24
     5bc:	88 27       	eor	r24, r24
	set_bit(PORTH, PH3);		//SEL high
     5be:	20 81       	ld	r18, Z
     5c0:	28 60       	ori	r18, 0x08	; 8
     5c2:	20 83       	st	Z, r18
     5c4:	2f ef       	ldi	r18, 0xFF	; 255
     5c6:	39 ef       	ldi	r19, 0xF9	; 249
     5c8:	40 e0       	ldi	r20, 0x00	; 0
     5ca:	21 50       	subi	r18, 0x01	; 1
     5cc:	30 40       	sbci	r19, 0x00	; 0
     5ce:	40 40       	sbci	r20, 0x00	; 0
     5d0:	e1 f7       	brne	.-8      	; 0x5ca <motor_read_encoder_unscaled+0x38>
     5d2:	00 c0       	rjmp	.+0      	; 0x5d4 <motor_read_encoder_unscaled+0x42>
     5d4:	00 00       	nop
	_delay_ms(20);
	
	//printf("K = %d\n", PINK);
	data = PINK | data;
     5d6:	20 91 06 01 	lds	r18, 0x0106
	//motor_reset_encoder();
	set_bit(PORTH, PH5);		//!OE high
     5da:	30 81       	ld	r19, Z
     5dc:	30 62       	ori	r19, 0x20	; 32
     5de:	30 83       	st	Z, r19
	
	return data;
}
     5e0:	82 2b       	or	r24, r18
     5e2:	08 95       	ret

000005e4 <motor_read_encoder>:

int16_t motor_read_encoder(void){
     5e4:	cf 92       	push	r12
     5e6:	df 92       	push	r13
     5e8:	ef 92       	push	r14
     5ea:	ff 92       	push	r15
     5ec:	cf 93       	push	r28
     5ee:	df 93       	push	r29
	int data = motor_read_encoder_unscaled();
     5f0:	d0 df       	rcall	.-96     	; 0x592 <motor_read_encoder_unscaled>
     5f2:	ec 01       	movw	r28, r24

	return -((double)(255)/(0-right_pos))*data;
     5f4:	60 91 c9 02 	lds	r22, 0x02C9
     5f8:	70 91 ca 02 	lds	r23, 0x02CA
     5fc:	71 95       	neg	r23
     5fe:	61 95       	neg	r22
     600:	71 09       	sbc	r23, r1
     602:	88 27       	eor	r24, r24
     604:	77 fd       	sbrc	r23, 7
     606:	80 95       	com	r24
     608:	98 2f       	mov	r25, r24
     60a:	78 d5       	rcall	.+2800   	; 0x10fc <__floatsisf>
     60c:	9b 01       	movw	r18, r22
     60e:	ac 01       	movw	r20, r24
     610:	60 e0       	ldi	r22, 0x00	; 0
     612:	70 e0       	ldi	r23, 0x00	; 0
     614:	8f e7       	ldi	r24, 0x7F	; 127
     616:	93 e4       	ldi	r25, 0x43	; 67
     618:	d6 d4       	rcall	.+2476   	; 0xfc6 <__divsf3>
     61a:	6b 01       	movw	r12, r22
     61c:	7c 01       	movw	r14, r24
     61e:	f7 fa       	bst	r15, 7
     620:	f0 94       	com	r15
     622:	f7 f8       	bld	r15, 7
     624:	f0 94       	com	r15
     626:	be 01       	movw	r22, r28
     628:	88 27       	eor	r24, r24
     62a:	77 fd       	sbrc	r23, 7
     62c:	80 95       	com	r24
     62e:	98 2f       	mov	r25, r24
     630:	65 d5       	rcall	.+2762   	; 0x10fc <__floatsisf>
     632:	9b 01       	movw	r18, r22
     634:	ac 01       	movw	r20, r24
     636:	c7 01       	movw	r24, r14
     638:	b6 01       	movw	r22, r12
     63a:	14 d6       	rcall	.+3112   	; 0x1264 <__mulsf3>
     63c:	2c d5       	rcall	.+2648   	; 0x1096 <__fixsfsi>
}
     63e:	cb 01       	movw	r24, r22
     640:	df 91       	pop	r29
     642:	cf 91       	pop	r28
     644:	ff 90       	pop	r15
     646:	ef 90       	pop	r14
     648:	df 90       	pop	r13
     64a:	cf 90       	pop	r12
     64c:	08 95       	ret

0000064e <motor_calibration>:

void motor_calibration(void){
	//drive to left corner
	dir = LEFT;
     64e:	81 e0       	ldi	r24, 0x01	; 1
     650:	80 93 c8 02 	sts	0x02C8, r24
	motor_drive(150);
     654:	86 e9       	ldi	r24, 0x96	; 150
     656:	90 e0       	ldi	r25, 0x00	; 0
     658:	83 df       	rcall	.-250    	; 0x560 <motor_drive>
     65a:	2f ef       	ldi	r18, 0xFF	; 255
     65c:	8d e2       	ldi	r24, 0x2D	; 45
     65e:	92 e2       	ldi	r25, 0x22	; 34
     660:	21 50       	subi	r18, 0x01	; 1
     662:	80 40       	sbci	r24, 0x00	; 0
     664:	90 40       	sbci	r25, 0x00	; 0
     666:	e1 f7       	brne	.-8      	; 0x660 <motor_calibration+0x12>
     668:	00 c0       	rjmp	.+0      	; 0x66a <motor_calibration+0x1c>
     66a:	00 00       	nop
	_delay_ms(700);
	
	//choose zero-position
	motor_reset_encoder();
     66c:	80 df       	rcall	.-256    	; 0x56e <motor_reset_encoder>
	
	dir = RIGHT;
     66e:	10 92 c8 02 	sts	0x02C8, r1
	motor_drive(150);
     672:	86 e9       	ldi	r24, 0x96	; 150
     674:	90 e0       	ldi	r25, 0x00	; 0
     676:	74 df       	rcall	.-280    	; 0x560 <motor_drive>
     678:	2f ef       	ldi	r18, 0xFF	; 255
     67a:	8d e2       	ldi	r24, 0x2D	; 45
     67c:	92 e2       	ldi	r25, 0x22	; 34
     67e:	21 50       	subi	r18, 0x01	; 1
     680:	80 40       	sbci	r24, 0x00	; 0
     682:	90 40       	sbci	r25, 0x00	; 0
     684:	e1 f7       	brne	.-8      	; 0x67e <motor_calibration+0x30>
     686:	00 c0       	rjmp	.+0      	; 0x688 <motor_calibration+0x3a>
     688:	00 00       	nop
	_delay_ms(700);
	right_pos = motor_read_encoder_unscaled();
     68a:	83 df       	rcall	.-250    	; 0x592 <motor_read_encoder_unscaled>
     68c:	90 93 ca 02 	sts	0x02CA, r25
     690:	80 93 c9 02 	sts	0x02C9, r24
	printf("right encoder value %d\n", motor_read_encoder_unscaled());
     694:	7e df       	rcall	.-260    	; 0x592 <motor_read_encoder_unscaled>
     696:	9f 93       	push	r25
     698:	8f 93       	push	r24
     69a:	81 e5       	ldi	r24, 0x51	; 81
     69c:	92 e0       	ldi	r25, 0x02	; 2
     69e:	9f 93       	push	r25
     6a0:	8f 93       	push	r24
     6a2:	93 d6       	rcall	.+3366   	; 0x13ca <printf>
	motor_drive(STOP);
     6a4:	80 e0       	ldi	r24, 0x00	; 0
     6a6:	90 e0       	ldi	r25, 0x00	; 0
     6a8:	5b df       	rcall	.-330    	; 0x560 <motor_drive>
	
	dir = LEFT;
     6aa:	81 e0       	ldi	r24, 0x01	; 1
     6ac:	80 93 c8 02 	sts	0x02C8, r24
	motor_drive(150);
     6b0:	86 e9       	ldi	r24, 0x96	; 150
     6b2:	90 e0       	ldi	r25, 0x00	; 0
     6b4:	55 df       	rcall	.-342    	; 0x560 <motor_drive>
	left_pos = motor_read_encoder_unscaled();
     6b6:	6d df       	rcall	.-294    	; 0x592 <motor_read_encoder_unscaled>
     6b8:	90 93 c7 02 	sts	0x02C7, r25
     6bc:	80 93 c6 02 	sts	0x02C6, r24
     6c0:	2f ef       	ldi	r18, 0xFF	; 255
     6c2:	87 e9       	ldi	r24, 0x97	; 151
     6c4:	9a e3       	ldi	r25, 0x3A	; 58
     6c6:	21 50       	subi	r18, 0x01	; 1
     6c8:	80 40       	sbci	r24, 0x00	; 0
     6ca:	90 40       	sbci	r25, 0x00	; 0
     6cc:	e1 f7       	brne	.-8      	; 0x6c6 <motor_calibration+0x78>
     6ce:	00 c0       	rjmp	.+0      	; 0x6d0 <motor_calibration+0x82>
     6d0:	00 00       	nop
	_delay_ms(1200);
	motor_reset_encoder();
     6d2:	4d df       	rcall	.-358    	; 0x56e <motor_reset_encoder>
     6d4:	0f 90       	pop	r0
     6d6:	0f 90       	pop	r0
     6d8:	0f 90       	pop	r0
     6da:	0f 90       	pop	r0
     6dc:	08 95       	ret

000006de <motor_init>:
int prev_error = 0; 

 

void motor_init(void){
	DAC_init();
     6de:	f5 de       	rcall	.-534    	; 0x4ca <DAC_init>
	//declare output pins
	set_bit(DDRH, PH4);				//EN as output
     6e0:	e1 e0       	ldi	r30, 0x01	; 1
     6e2:	f1 e0       	ldi	r31, 0x01	; 1
     6e4:	80 81       	ld	r24, Z
     6e6:	80 61       	ori	r24, 0x10	; 16
     6e8:	80 83       	st	Z, r24
	//enable motor
	set_bit(PORTH, PH4);
     6ea:	a2 e0       	ldi	r26, 0x02	; 2
     6ec:	b1 e0       	ldi	r27, 0x01	; 1
     6ee:	8c 91       	ld	r24, X
     6f0:	80 61       	ori	r24, 0x10	; 16
     6f2:	8c 93       	st	X, r24
	set_bit(DDRH, PH1);				//DIR as output
     6f4:	80 81       	ld	r24, Z
     6f6:	82 60       	ori	r24, 0x02	; 2
     6f8:	80 83       	st	Z, r24
	set_bit(DDRH, PH5);				//!OE as output
     6fa:	80 81       	ld	r24, Z
     6fc:	80 62       	ori	r24, 0x20	; 32
     6fe:	80 83       	st	Z, r24
	set_bit(DDRH, PH3);				//SEL as output
     700:	80 81       	ld	r24, Z
     702:	88 60       	ori	r24, 0x08	; 8
     704:	80 83       	st	Z, r24
	set_bit(DDRH, PH6);				//!RST as output
     706:	80 81       	ld	r24, Z
     708:	80 64       	ori	r24, 0x40	; 64
     70a:	80 83       	st	Z, r24
	
	set_bit(PORTH, PH5);			//Output enables
     70c:	8c 91       	ld	r24, X
     70e:	80 62       	ori	r24, 0x20	; 32
     710:	8c 93       	st	X, r24
	set_bit(PORTH, PH6);			//set restart to pin
     712:	8c 91       	ld	r24, X
     714:	80 64       	ori	r24, 0x40	; 64
     716:	8c 93       	st	X, r24
	
	
	
	DDRK = 0x00;
     718:	10 92 07 01 	sts	0x0107, r1
	motor_reset_encoder();
     71c:	28 df       	rcall	.-432    	; 0x56e <motor_reset_encoder>
	
	sei();
     71e:	78 94       	sei
	motor_calibration();
     720:	96 df       	rcall	.-212    	; 0x64e <motor_calibration>
	cli();
     722:	f8 94       	cli
	
	
	
	//Set timer/counter0 interrupt
	//Normal mode
	clr_bit(TCCR3A, WGM31);
     724:	e0 e9       	ldi	r30, 0x90	; 144
     726:	f0 e0       	ldi	r31, 0x00	; 0
     728:	80 81       	ld	r24, Z
     72a:	8d 7f       	andi	r24, 0xFD	; 253
     72c:	80 83       	st	Z, r24
	clr_bit(TCCR3A, WGM30);
     72e:	80 81       	ld	r24, Z
     730:	8e 7f       	andi	r24, 0xFE	; 254
     732:	80 83       	st	Z, r24
	
	//Prescaler Fosc/8
	set_bit(TCCR3B, CS31);
     734:	e1 e9       	ldi	r30, 0x91	; 145
     736:	f0 e0       	ldi	r31, 0x00	; 0
     738:	80 81       	ld	r24, Z
     73a:	82 60       	ori	r24, 0x02	; 2
     73c:	80 83       	st	Z, r24

	//Interrupt enable overflow
	set_bit(TIMSK3, TOIE3);
     73e:	e1 e7       	ldi	r30, 0x71	; 113
     740:	f0 e0       	ldi	r31, 0x00	; 0
     742:	80 81       	ld	r24, Z
     744:	81 60       	ori	r24, 0x01	; 1
     746:	80 83       	st	Z, r24
     748:	08 95       	ret

0000074a <motor_PID>:
	_delay_ms(1200);
	motor_reset_encoder();
}


int motor_PID(int slider_value, float Kp, float Ki, float Kd){
     74a:	4f 92       	push	r4
     74c:	5f 92       	push	r5
     74e:	6f 92       	push	r6
     750:	7f 92       	push	r7
     752:	8f 92       	push	r8
     754:	9f 92       	push	r9
     756:	af 92       	push	r10
     758:	bf 92       	push	r11
     75a:	cf 92       	push	r12
     75c:	df 92       	push	r13
     75e:	ef 92       	push	r14
     760:	ff 92       	push	r15
     762:	0f 93       	push	r16
     764:	1f 93       	push	r17
     766:	cf 93       	push	r28
     768:	df 93       	push	r29
     76a:	ec 01       	movw	r28, r24
     76c:	4a 01       	movw	r8, r20
     76e:	5b 01       	movw	r10, r22
     770:	28 01       	movw	r4, r16
     772:	39 01       	movw	r6, r18
	
	static float integral = 0; 
	int data = motor_read_encoder();
     774:	37 df       	rcall	.-402    	; 0x5e4 <motor_read_encoder>
	int error = slider_value - data; 
     776:	c8 1b       	sub	r28, r24
     778:	d9 0b       	sbc	r29, r25
	//printf("encoder: %d\n", data);
	if (error > 0){
     77a:	1c 16       	cp	r1, r28
     77c:	1d 06       	cpc	r1, r29
     77e:	1c f4       	brge	.+6      	; 0x786 <motor_PID+0x3c>
		dir = RIGHT;
     780:	10 92 c8 02 	sts	0x02C8, r1
     784:	03 c0       	rjmp	.+6      	; 0x78c <motor_PID+0x42>
	} 
	else{
		dir = LEFT; 
     786:	81 e0       	ldi	r24, 0x01	; 1
     788:	80 93 c8 02 	sts	0x02C8, r24
	}
	//in case of error ti small, stop integration
	if(abs(error) > epsilon){
     78c:	8e 01       	movw	r16, r28
     78e:	dd 23       	and	r29, r29
     790:	24 f4       	brge	.+8      	; 0x79a <motor_PID+0x50>
     792:	00 27       	eor	r16, r16
     794:	11 27       	eor	r17, r17
     796:	0c 1b       	sub	r16, r28
     798:	1d 0b       	sbc	r17, r29
     79a:	02 30       	cpi	r16, 0x02	; 2
     79c:	11 05       	cpc	r17, r1
     79e:	f4 f0       	brlt	.+60     	; 0x7dc <motor_PID+0x92>
		integral = integral + error*dt;
     7a0:	be 01       	movw	r22, r28
     7a2:	88 27       	eor	r24, r24
     7a4:	77 fd       	sbrc	r23, 7
     7a6:	80 95       	com	r24
     7a8:	98 2f       	mov	r25, r24
     7aa:	a8 d4       	rcall	.+2384   	; 0x10fc <__floatsisf>
     7ac:	2f e6       	ldi	r18, 0x6F	; 111
     7ae:	32 e1       	ldi	r19, 0x12	; 18
     7b0:	43 e0       	ldi	r20, 0x03	; 3
     7b2:	5d e3       	ldi	r21, 0x3D	; 61
     7b4:	57 d5       	rcall	.+2734   	; 0x1264 <__mulsf3>
     7b6:	9b 01       	movw	r18, r22
     7b8:	ac 01       	movw	r20, r24
     7ba:	60 91 ae 02 	lds	r22, 0x02AE
     7be:	70 91 af 02 	lds	r23, 0x02AF
     7c2:	80 91 b0 02 	lds	r24, 0x02B0
     7c6:	90 91 b1 02 	lds	r25, 0x02B1
     7ca:	95 d3       	rcall	.+1834   	; 0xef6 <__addsf3>
     7cc:	60 93 ae 02 	sts	0x02AE, r22
     7d0:	70 93 af 02 	sts	0x02AF, r23
     7d4:	80 93 b0 02 	sts	0x02B0, r24
     7d8:	90 93 b1 02 	sts	0x02B1, r25
	} 
	float derivate = (error - prev_error)/dt;
	int output = Kp*abs(error) + Ki*integral + Kd*derivate;
     7dc:	b8 01       	movw	r22, r16
     7de:	88 27       	eor	r24, r24
     7e0:	77 fd       	sbrc	r23, 7
     7e2:	80 95       	com	r24
     7e4:	98 2f       	mov	r25, r24
     7e6:	8a d4       	rcall	.+2324   	; 0x10fc <__floatsisf>
     7e8:	a5 01       	movw	r20, r10
     7ea:	94 01       	movw	r18, r8
     7ec:	3b d5       	rcall	.+2678   	; 0x1264 <__mulsf3>
     7ee:	4b 01       	movw	r8, r22
     7f0:	5c 01       	movw	r10, r24
     7f2:	20 91 ae 02 	lds	r18, 0x02AE
     7f6:	30 91 af 02 	lds	r19, 0x02AF
     7fa:	40 91 b0 02 	lds	r20, 0x02B0
     7fe:	50 91 b1 02 	lds	r21, 0x02B1
     802:	c3 01       	movw	r24, r6
     804:	b2 01       	movw	r22, r4
     806:	2e d5       	rcall	.+2652   	; 0x1264 <__mulsf3>
     808:	9b 01       	movw	r18, r22
     80a:	ac 01       	movw	r20, r24
     80c:	c5 01       	movw	r24, r10
     80e:	b4 01       	movw	r22, r8
     810:	72 d3       	rcall	.+1764   	; 0xef6 <__addsf3>
     812:	4b 01       	movw	r8, r22
     814:	5c 01       	movw	r10, r24
	}
	//in case of error ti small, stop integration
	if(abs(error) > epsilon){
		integral = integral + error*dt;
	} 
	float derivate = (error - prev_error)/dt;
     816:	80 91 b2 02 	lds	r24, 0x02B2
     81a:	90 91 b3 02 	lds	r25, 0x02B3
     81e:	be 01       	movw	r22, r28
     820:	68 1b       	sub	r22, r24
     822:	79 0b       	sbc	r23, r25
     824:	88 27       	eor	r24, r24
     826:	77 fd       	sbrc	r23, 7
     828:	80 95       	com	r24
     82a:	98 2f       	mov	r25, r24
     82c:	67 d4       	rcall	.+2254   	; 0x10fc <__floatsisf>
     82e:	2f e6       	ldi	r18, 0x6F	; 111
     830:	32 e1       	ldi	r19, 0x12	; 18
     832:	43 e0       	ldi	r20, 0x03	; 3
     834:	5d e3       	ldi	r21, 0x3D	; 61
     836:	c7 d3       	rcall	.+1934   	; 0xfc6 <__divsf3>
     838:	9b 01       	movw	r18, r22
     83a:	ac 01       	movw	r20, r24
	int output = Kp*abs(error) + Ki*integral + Kd*derivate;
     83c:	c7 01       	movw	r24, r14
     83e:	b6 01       	movw	r22, r12
     840:	11 d5       	rcall	.+2594   	; 0x1264 <__mulsf3>
     842:	9b 01       	movw	r18, r22
     844:	ac 01       	movw	r20, r24
     846:	c5 01       	movw	r24, r10
     848:	b4 01       	movw	r22, r8
     84a:	55 d3       	rcall	.+1706   	; 0xef6 <__addsf3>
     84c:	24 d4       	rcall	.+2120   	; 0x1096 <__fixsfsi>
     84e:	77 23       	and	r23, r23
     850:	14 f4       	brge	.+4      	; 0x856 <motor_PID+0x10c>
     852:	60 e0       	ldi	r22, 0x00	; 0
     854:	70 e0       	ldi	r23, 0x00	; 0
	} 
	else if (output < MIN){
		output = MIN;
	} 
	
	prev_error = error;
     856:	d0 93 b3 02 	sts	0x02B3, r29
     85a:	c0 93 b2 02 	sts	0x02B2, r28
     85e:	cb 01       	movw	r24, r22
     860:	6f 3f       	cpi	r22, 0xFF	; 255
     862:	71 05       	cpc	r23, r1
     864:	19 f0       	breq	.+6      	; 0x86c <motor_PID+0x122>
     866:	14 f0       	brlt	.+4      	; 0x86c <motor_PID+0x122>
     868:	8f ef       	ldi	r24, 0xFF	; 255
     86a:	90 e0       	ldi	r25, 0x00	; 0
	return output;
}
     86c:	df 91       	pop	r29
     86e:	cf 91       	pop	r28
     870:	1f 91       	pop	r17
     872:	0f 91       	pop	r16
     874:	ff 90       	pop	r15
     876:	ef 90       	pop	r14
     878:	df 90       	pop	r13
     87a:	cf 90       	pop	r12
     87c:	bf 90       	pop	r11
     87e:	af 90       	pop	r10
     880:	9f 90       	pop	r9
     882:	8f 90       	pop	r8
     884:	7f 90       	pop	r7
     886:	6f 90       	pop	r6
     888:	5f 90       	pop	r5
     88a:	4f 90       	pop	r4
     88c:	08 95       	ret

0000088e <servo_init>:
#include "SERVO_driver.h"
#include "UART_driver.h"


void servo_init(void){
	pwm_init();
     88e:	28 d2       	rcall	.+1104   	; 0xce0 <pwm_init>
	//initialize to center position
	pwm_set_pulse_width(0.0015);
     890:	66 ea       	ldi	r22, 0xA6	; 166
     892:	7b e9       	ldi	r23, 0x9B	; 155
     894:	84 ec       	ldi	r24, 0xC4	; 196
     896:	9a e3       	ldi	r25, 0x3A	; 58
     898:	4a c2       	rjmp	.+1172   	; 0xd2e <pwm_set_pulse_width>
     89a:	08 95       	ret

0000089c <servo_set_pos>:


void servo_set_pos(uint8_t dir){
	

	if(dir > 135){					//dir is scaled from 0 to 100
     89c:	88 38       	cpi	r24, 0x88	; 136
     89e:	a8 f0       	brcs	.+42     	; 0x8ca <servo_set_pos+0x2e>
		pwm_set_pulse_width(0.0015 + (dir-132)*0.000004);
     8a0:	68 2f       	mov	r22, r24
     8a2:	70 e0       	ldi	r23, 0x00	; 0
     8a4:	64 58       	subi	r22, 0x84	; 132
     8a6:	71 09       	sbc	r23, r1
     8a8:	88 27       	eor	r24, r24
     8aa:	77 fd       	sbrc	r23, 7
     8ac:	80 95       	com	r24
     8ae:	98 2f       	mov	r25, r24
     8b0:	25 d4       	rcall	.+2122   	; 0x10fc <__floatsisf>
     8b2:	2d eb       	ldi	r18, 0xBD	; 189
     8b4:	37 e3       	ldi	r19, 0x37	; 55
     8b6:	46 e8       	ldi	r20, 0x86	; 134
     8b8:	56 e3       	ldi	r21, 0x36	; 54
     8ba:	d4 d4       	rcall	.+2472   	; 0x1264 <__mulsf3>
     8bc:	26 ea       	ldi	r18, 0xA6	; 166
     8be:	3b e9       	ldi	r19, 0x9B	; 155
     8c0:	44 ec       	ldi	r20, 0xC4	; 196
     8c2:	5a e3       	ldi	r21, 0x3A	; 58
     8c4:	18 d3       	rcall	.+1584   	; 0xef6 <__addsf3>
     8c6:	33 c2       	rjmp	.+1126   	; 0xd2e <pwm_set_pulse_width>
     8c8:	08 95       	ret
	}
	else if (dir < 130){
     8ca:	82 38       	cpi	r24, 0x82	; 130
     8cc:	88 f4       	brcc	.+34     	; 0x8f0 <servo_set_pos+0x54>
		pwm_set_pulse_width(0.0009 + dir*0.000004);
     8ce:	68 2f       	mov	r22, r24
     8d0:	70 e0       	ldi	r23, 0x00	; 0
     8d2:	80 e0       	ldi	r24, 0x00	; 0
     8d4:	90 e0       	ldi	r25, 0x00	; 0
     8d6:	12 d4       	rcall	.+2084   	; 0x10fc <__floatsisf>
     8d8:	2d eb       	ldi	r18, 0xBD	; 189
     8da:	37 e3       	ldi	r19, 0x37	; 55
     8dc:	46 e8       	ldi	r20, 0x86	; 134
     8de:	56 e3       	ldi	r21, 0x36	; 54
     8e0:	c1 d4       	rcall	.+2434   	; 0x1264 <__mulsf3>
     8e2:	2a ef       	ldi	r18, 0xFA	; 250
     8e4:	3d ee       	ldi	r19, 0xED	; 237
     8e6:	4b e6       	ldi	r20, 0x6B	; 107
     8e8:	5a e3       	ldi	r21, 0x3A	; 58
     8ea:	05 d3       	rcall	.+1546   	; 0xef6 <__addsf3>
     8ec:	20 c2       	rjmp	.+1088   	; 0xd2e <pwm_set_pulse_width>
     8ee:	08 95       	ret
	}
	else{
		pwm_set_pulse_width(0.0015);
     8f0:	66 ea       	ldi	r22, 0xA6	; 166
     8f2:	7b e9       	ldi	r23, 0x9B	; 155
     8f4:	84 ec       	ldi	r24, 0xC4	; 196
     8f6:	9a e3       	ldi	r25, 0x3A	; 58
     8f8:	1a c2       	rjmp	.+1076   	; 0xd2e <pwm_set_pulse_width>
     8fa:	08 95       	ret

000008fc <solenoid_init>:



void solenoid_init(void){
	//Set solenoidpin(A1 == PF1) to output
	set_bit(DDRF, PF1);
     8fc:	81 9a       	sbi	0x10, 1	; 16
	set_bit(PORTF, PF1);
     8fe:	89 9a       	sbi	0x11, 1	; 17
     900:	08 95       	ret

00000902 <solenoid_shoot>:
}

void solenoid_shoot(void){
	clr_bit(PORTF, PF1);
     902:	89 98       	cbi	0x11, 1	; 17
     904:	2f ef       	ldi	r18, 0xFF	; 255
     906:	81 ee       	ldi	r24, 0xE1	; 225
     908:	94 e0       	ldi	r25, 0x04	; 4
     90a:	21 50       	subi	r18, 0x01	; 1
     90c:	80 40       	sbci	r24, 0x00	; 0
     90e:	90 40       	sbci	r25, 0x00	; 0
     910:	e1 f7       	brne	.-8      	; 0x90a <solenoid_shoot+0x8>
     912:	00 c0       	rjmp	.+0      	; 0x914 <solenoid_shoot+0x12>
     914:	00 00       	nop
	_delay_ms(100); 
	set_bit(PORTF, PF1);
     916:	89 9a       	sbi	0x11, 1	; 17
     918:	08 95       	ret

0000091a <UART_transmit>:

int UART_transmit(unsigned char data, FILE *stream){
	
	//Wait for empty transmit buffer
	
	while(!( UCSR0A & (1<<UDRE0)) );
     91a:	e0 ec       	ldi	r30, 0xC0	; 192
     91c:	f0 e0       	ldi	r31, 0x00	; 0
     91e:	90 81       	ld	r25, Z
     920:	95 ff       	sbrs	r25, 5
     922:	fd cf       	rjmp	.-6      	; 0x91e <UART_transmit+0x4>
 
	//Put data into buffer, sends the data
 
	UDR0 = data;
     924:	80 93 c6 00 	sts	0x00C6, r24
	return 0; 
}
     928:	80 e0       	ldi	r24, 0x00	; 0
     92a:	90 e0       	ldi	r25, 0x00	; 0
     92c:	08 95       	ret

0000092e <UART_receive>:

unsigned char UART_receive(){

	//Wait for data to be received

	while( !(UCSR0A & (1<<RXC0)) );
     92e:	e0 ec       	ldi	r30, 0xC0	; 192
     930:	f0 e0       	ldi	r31, 0x00	; 0
     932:	80 81       	ld	r24, Z
     934:	88 23       	and	r24, r24
     936:	ec f7       	brge	.-6      	; 0x932 <UART_receive+0x4>
 
	//Get and return received data from buffer
 
	return UDR0;
     938:	80 91 c6 00 	lds	r24, 0x00C6
}
     93c:	08 95       	ret

0000093e <UART_init>:

int UART_init(unsigned int ubrr){
/* 
Set baud rate
 */
	UBRR0L = ubrr;
     93e:	80 93 c4 00 	sts	0x00C4, r24

/* 
Enable receiver and transmitter
 */
	UCSR0B =(1<<RXEN0)|(1<<TXEN0);
     942:	88 e1       	ldi	r24, 0x18	; 24
     944:	80 93 c1 00 	sts	0x00C1, r24
	
	uart = fdevopen(&UART_transmit, &UART_receive);
     948:	67 e9       	ldi	r22, 0x97	; 151
     94a:	74 e0       	ldi	r23, 0x04	; 4
     94c:	8d e8       	ldi	r24, 0x8D	; 141
     94e:	94 e0       	ldi	r25, 0x04	; 4
     950:	f2 d4       	rcall	.+2532   	; 0x1336 <fdevopen>
     952:	90 93 cc 02 	sts	0x02CC, r25
     956:	80 93 cb 02 	sts	0x02CB, r24
	
	
	return 0; 
}
     95a:	80 e0       	ldi	r24, 0x00	; 0
     95c:	90 e0       	ldi	r25, 0x00	; 0
     95e:	08 95       	ret

00000960 <MCP2515_reset>:
	SPI_read_write(MCP_READ_STATUS);
	status = SPI_read_write(0xFF);
	status = SPI_read_write(0xFF);		//send same data two times
	SPI_deactivate_SS();	
	return status;
}
     960:	a6 d1       	rcall	.+844    	; 0xcae <SPI_activate_SS>
     962:	80 ec       	ldi	r24, 0xC0	; 192
     964:	9e d1       	rcall	.+828    	; 0xca2 <SPI_read_write>
     966:	a5 c1       	rjmp	.+842    	; 0xcb2 <SPI_deactivate_SS>
     968:	08 95       	ret

0000096a <MCP2515_read>:
     96a:	cf 93       	push	r28
     96c:	c8 2f       	mov	r28, r24
     96e:	9f d1       	rcall	.+830    	; 0xcae <SPI_activate_SS>
     970:	83 e0       	ldi	r24, 0x03	; 3
     972:	97 d1       	rcall	.+814    	; 0xca2 <SPI_read_write>
     974:	8c 2f       	mov	r24, r28
     976:	95 d1       	rcall	.+810    	; 0xca2 <SPI_read_write>
     978:	80 e0       	ldi	r24, 0x00	; 0
     97a:	93 d1       	rcall	.+806    	; 0xca2 <SPI_read_write>
     97c:	c8 2f       	mov	r28, r24
     97e:	99 d1       	rcall	.+818    	; 0xcb2 <SPI_deactivate_SS>
     980:	8c 2f       	mov	r24, r28
     982:	cf 91       	pop	r28
     984:	08 95       	ret

00000986 <MCP2515_write>:
     986:	cf 93       	push	r28
     988:	df 93       	push	r29
     98a:	d8 2f       	mov	r29, r24
     98c:	c6 2f       	mov	r28, r22
     98e:	8f d1       	rcall	.+798    	; 0xcae <SPI_activate_SS>
     990:	82 e0       	ldi	r24, 0x02	; 2
     992:	87 d1       	rcall	.+782    	; 0xca2 <SPI_read_write>
     994:	8d 2f       	mov	r24, r29
     996:	85 d1       	rcall	.+778    	; 0xca2 <SPI_read_write>
     998:	8c 2f       	mov	r24, r28
     99a:	83 d1       	rcall	.+774    	; 0xca2 <SPI_read_write>
     99c:	8a d1       	rcall	.+788    	; 0xcb2 <SPI_deactivate_SS>
     99e:	df 91       	pop	r29
     9a0:	cf 91       	pop	r28
     9a2:	08 95       	ret

000009a4 <MCP2515_request_to_send>:
     9a4:	cf 93       	push	r28
     9a6:	c8 2f       	mov	r28, r24
     9a8:	82 d1       	rcall	.+772    	; 0xcae <SPI_activate_SS>
     9aa:	c8 30       	cpi	r28, 0x08	; 8
     9ac:	20 f4       	brcc	.+8      	; 0x9b6 <MCP2515_request_to_send+0x12>
     9ae:	8c 2f       	mov	r24, r28
     9b0:	80 68       	ori	r24, 0x80	; 128
     9b2:	77 d1       	rcall	.+750    	; 0xca2 <SPI_read_write>
     9b4:	02 c0       	rjmp	.+4      	; 0x9ba <MCP2515_request_to_send+0x16>
     9b6:	80 e8       	ldi	r24, 0x80	; 128
     9b8:	74 d1       	rcall	.+744    	; 0xca2 <SPI_read_write>
     9ba:	7b d1       	rcall	.+758    	; 0xcb2 <SPI_deactivate_SS>
     9bc:	cf 91       	pop	r28
     9be:	08 95       	ret

000009c0 <MCP2515_bit_modify>:


void MCP2515_bit_modify(uint8_t address, uint8_t mask_byte, uint8_t data_byte){
     9c0:	1f 93       	push	r17
     9c2:	cf 93       	push	r28
     9c4:	df 93       	push	r29
     9c6:	18 2f       	mov	r17, r24
     9c8:	d6 2f       	mov	r29, r22
     9ca:	c4 2f       	mov	r28, r20
	SPI_activate_SS();
     9cc:	70 d1       	rcall	.+736    	; 0xcae <SPI_activate_SS>
	SPI_read_write(MCP_BITMOD);
     9ce:	85 e0       	ldi	r24, 0x05	; 5
     9d0:	68 d1       	rcall	.+720    	; 0xca2 <SPI_read_write>
	SPI_read_write(address);
     9d2:	81 2f       	mov	r24, r17
     9d4:	66 d1       	rcall	.+716    	; 0xca2 <SPI_read_write>
	SPI_read_write(mask_byte);
     9d6:	8d 2f       	mov	r24, r29
     9d8:	64 d1       	rcall	.+712    	; 0xca2 <SPI_read_write>
	SPI_read_write(data_byte);
     9da:	8c 2f       	mov	r24, r28
     9dc:	62 d1       	rcall	.+708    	; 0xca2 <SPI_read_write>
	SPI_deactivate_SS();
     9de:	69 d1       	rcall	.+722    	; 0xcb2 <SPI_deactivate_SS>
     9e0:	df 91       	pop	r29
     9e2:	cf 91       	pop	r28
     9e4:	1f 91       	pop	r17
     9e6:	08 95       	ret

000009e8 <main>:
int solenoid_button = 0;
typedef enum {IDLE = 0, EASY = 1, MEDIUM = 2, HARD = 3, PLAY} states;
states current_state = IDLE;

int main(void)
{
     9e8:	cf 93       	push	r28
     9ea:	df 93       	push	r29
     9ec:	cd b7       	in	r28, 0x3d	; 61
     9ee:	de b7       	in	r29, 0x3e	; 62
     9f0:	2e 97       	sbiw	r28, 0x0e	; 14
     9f2:	0f b6       	in	r0, 0x3f	; 63
     9f4:	f8 94       	cli
     9f6:	de bf       	out	0x3e, r29	; 62
     9f8:	0f be       	out	0x3f, r0	; 63
     9fa:	cd bf       	out	0x3d, r28	; 61
	
	cli();
     9fc:	f8 94       	cli
	UART_init(MYUBRR);
     9fe:	87 e6       	ldi	r24, 0x67	; 103
     a00:	90 e0       	ldi	r25, 0x00	; 0
     a02:	9d df       	rcall	.-198    	; 0x93e <UART_init>
	CAN_init();
     a04:	e1 db       	rcall	.-2110   	; 0x1c8 <CAN_init>
	servo_init();
     a06:	43 df       	rcall	.-378    	; 0x88e <servo_init>
	ADC_init();
     a08:	1b dd       	rcall	.-1482   	; 0x440 <ADC_init>
	solenoid_init();
     a0a:	78 df       	rcall	.-272    	; 0x8fc <solenoid_init>
	motor_init();
     a0c:	68 de       	rcall	.-816    	; 0x6de <motor_init>
	sei();
     a0e:	78 94       	sei
			Ki = 0.1;
			current_state = PLAY;
			break;
		case MEDIUM:
			printf("MEDIUM \n");
			Kp = 0.95;
     a10:	0f 2e       	mov	r0, r31
     a12:	f3 e3       	ldi	r31, 0x33	; 51
     a14:	4f 2e       	mov	r4, r31
     a16:	54 2c       	mov	r5, r4
     a18:	f3 e7       	ldi	r31, 0x73	; 115
     a1a:	6f 2e       	mov	r6, r31
     a1c:	ff e3       	ldi	r31, 0x3F	; 63
     a1e:	7f 2e       	mov	r7, r31
     a20:	f0 2d       	mov	r31, r0
			
			Kd = 0.1;
     a22:	0f 2e       	mov	r0, r31
     a24:	fd ec       	ldi	r31, 0xCD	; 205
     a26:	8f 2e       	mov	r8, r31
     a28:	fc ec       	ldi	r31, 0xCC	; 204
     a2a:	9f 2e       	mov	r9, r31
     a2c:	a9 2c       	mov	r10, r9
     a2e:	fd e3       	ldi	r31, 0x3D	; 61
     a30:	bf 2e       	mov	r11, r31
     a32:	f0 2d       	mov	r31, r0
			Ki = 0.05;
			current_state = PLAY;
     a34:	68 94       	set
     a36:	33 24       	eor	r3, r3
     a38:	32 f8       	bld	r3, 2
			
			IR_value = IR_game_over();
			
			if(IR_value == 1){
				printf("Can melding, spill over\n");
				Message msg = {0, 1, {0}};
     a3a:	0f 2e       	mov	r0, r31
     a3c:	fc e0       	ldi	r31, 0x0C	; 12
     a3e:	2f 2e       	mov	r2, r31
     a40:	f0 2d       	mov	r31, r0
     a42:	ce 01       	movw	r24, r28
     a44:	01 96       	adiw	r24, 0x01	; 1
     a46:	9e 87       	std	Y+14, r25	; 0x0e
     a48:	8d 87       	std	Y+13, r24	; 0x0d
	sei();
	
	while(1)
	{
		
		switch (current_state)
     a4a:	80 91 b4 02 	lds	r24, 0x02B4
     a4e:	82 30       	cpi	r24, 0x02	; 2
     a50:	09 f4       	brne	.+2      	; 0xa54 <main+0x6c>
     a52:	50 c0       	rjmp	.+160    	; 0xaf4 <main+0x10c>
     a54:	28 f4       	brcc	.+10     	; 0xa60 <main+0x78>
     a56:	88 23       	and	r24, r24
     a58:	51 f0       	breq	.+20     	; 0xa6e <main+0x86>
     a5a:	81 30       	cpi	r24, 0x01	; 1
     a5c:	29 f1       	breq	.+74     	; 0xaa8 <main+0xc0>
     a5e:	f7 cf       	rjmp	.-18     	; 0xa4e <main+0x66>
     a60:	83 30       	cpi	r24, 0x03	; 3
     a62:	09 f4       	brne	.+2      	; 0xa66 <main+0x7e>
     a64:	69 c0       	rjmp	.+210    	; 0xb38 <main+0x150>
     a66:	84 30       	cpi	r24, 0x04	; 4
     a68:	09 f4       	brne	.+2      	; 0xa6c <main+0x84>
     a6a:	8c c0       	rjmp	.+280    	; 0xb84 <main+0x19c>
     a6c:	f0 cf       	rjmp	.-32     	; 0xa4e <main+0x66>
		{
		case IDLE:
			if (rx_int_flag){
     a6e:	80 91 bc 02 	lds	r24, 0x02BC
     a72:	88 23       	and	r24, r24
     a74:	51 f3       	breq	.-44     	; 0xa4a <main+0x62>
				Message recieve_msg = CAN_recieve();
     a76:	ce 01       	movw	r24, r28
     a78:	01 96       	adiw	r24, 0x01	; 1
     a7a:	43 dc       	rcall	.-1914   	; 0x302 <CAN_recieve>
     a7c:	28 85       	ldd	r18, Y+8	; 0x08
				int received_state = recieve_msg.data[3];
				if (received_state > 0 && received_state <4){ 
     a7e:	82 2f       	mov	r24, r18
     a80:	90 e0       	ldi	r25, 0x00	; 0
     a82:	01 97       	sbiw	r24, 0x01	; 1
     a84:	03 97       	sbiw	r24, 0x03	; 3
     a86:	68 f4       	brcc	.+26     	; 0xaa2 <main+0xba>
					current_state = received_state;
     a88:	20 93 b4 02 	sts	0x02B4, r18
					printf("current state %d \n", recieve_msg.data[3]);
     a8c:	1f 92       	push	r1
     a8e:	2f 93       	push	r18
     a90:	a9 e6       	ldi	r26, 0x69	; 105
     a92:	b2 e0       	ldi	r27, 0x02	; 2
     a94:	bf 93       	push	r27
     a96:	af 93       	push	r26
     a98:	98 d4       	rcall	.+2352   	; 0x13ca <printf>
     a9a:	0f 90       	pop	r0
     a9c:	0f 90       	pop	r0
     a9e:	0f 90       	pop	r0
     aa0:	0f 90       	pop	r0
				}
				rx_int_flag = 0;
     aa2:	10 92 bc 02 	sts	0x02BC, r1
     aa6:	d1 cf       	rjmp	.-94     	; 0xa4a <main+0x62>
			}
			break;
		case EASY:
			printf("EASY \n");
     aa8:	8c e7       	ldi	r24, 0x7C	; 124
     aaa:	92 e0       	ldi	r25, 0x02	; 2
     aac:	9f d4       	rcall	.+2366   	; 0x13ec <puts>
			Kp = 0.9;
     aae:	86 e6       	ldi	r24, 0x66	; 102
     ab0:	96 e6       	ldi	r25, 0x66	; 102
     ab2:	a6 e6       	ldi	r26, 0x66	; 102
     ab4:	bf e3       	ldi	r27, 0x3F	; 63
     ab6:	80 93 d6 02 	sts	0x02D6, r24
     aba:	90 93 d7 02 	sts	0x02D7, r25
     abe:	a0 93 d8 02 	sts	0x02D8, r26
     ac2:	b0 93 d9 02 	sts	0x02D9, r27
			Kd = 0.07;
     ac6:	89 e2       	ldi	r24, 0x29	; 41
     ac8:	9c e5       	ldi	r25, 0x5C	; 92
     aca:	af e8       	ldi	r26, 0x8F	; 143
     acc:	bd e3       	ldi	r27, 0x3D	; 61
     ace:	80 93 d2 02 	sts	0x02D2, r24
     ad2:	90 93 d3 02 	sts	0x02D3, r25
     ad6:	a0 93 d4 02 	sts	0x02D4, r26
     ada:	b0 93 d5 02 	sts	0x02D5, r27
			Ki = 0.1;
     ade:	80 92 cd 02 	sts	0x02CD, r8
     ae2:	90 92 ce 02 	sts	0x02CE, r9
     ae6:	a0 92 cf 02 	sts	0x02CF, r10
     aea:	b0 92 d0 02 	sts	0x02D0, r11
			current_state = PLAY;
     aee:	30 92 b4 02 	sts	0x02B4, r3
			break;
     af2:	ab cf       	rjmp	.-170    	; 0xa4a <main+0x62>
		case MEDIUM:
			printf("MEDIUM \n");
     af4:	82 e8       	ldi	r24, 0x82	; 130
     af6:	92 e0       	ldi	r25, 0x02	; 2
     af8:	79 d4       	rcall	.+2290   	; 0x13ec <puts>
			Kp = 0.95;
     afa:	40 92 d6 02 	sts	0x02D6, r4
     afe:	50 92 d7 02 	sts	0x02D7, r5
     b02:	60 92 d8 02 	sts	0x02D8, r6
     b06:	70 92 d9 02 	sts	0x02D9, r7
			
			Kd = 0.1;
     b0a:	80 92 d2 02 	sts	0x02D2, r8
     b0e:	90 92 d3 02 	sts	0x02D3, r9
     b12:	a0 92 d4 02 	sts	0x02D4, r10
     b16:	b0 92 d5 02 	sts	0x02D5, r11
			Ki = 0.05;
     b1a:	8d ec       	ldi	r24, 0xCD	; 205
     b1c:	9c ec       	ldi	r25, 0xCC	; 204
     b1e:	ac e4       	ldi	r26, 0x4C	; 76
     b20:	bd e3       	ldi	r27, 0x3D	; 61
     b22:	80 93 cd 02 	sts	0x02CD, r24
     b26:	90 93 ce 02 	sts	0x02CE, r25
     b2a:	a0 93 cf 02 	sts	0x02CF, r26
     b2e:	b0 93 d0 02 	sts	0x02D0, r27
			current_state = PLAY;
     b32:	30 92 b4 02 	sts	0x02B4, r3
			break;
     b36:	89 cf       	rjmp	.-238    	; 0xa4a <main+0x62>
		case HARD:
			printf("HARD \n");
     b38:	8a e8       	ldi	r24, 0x8A	; 138
     b3a:	92 e0       	ldi	r25, 0x02	; 2
     b3c:	57 d4       	rcall	.+2222   	; 0x13ec <puts>
			Kp = 1;
     b3e:	80 e0       	ldi	r24, 0x00	; 0
     b40:	90 e0       	ldi	r25, 0x00	; 0
     b42:	a0 e8       	ldi	r26, 0x80	; 128
     b44:	bf e3       	ldi	r27, 0x3F	; 63
     b46:	80 93 d6 02 	sts	0x02D6, r24
     b4a:	90 93 d7 02 	sts	0x02D7, r25
     b4e:	a0 93 d8 02 	sts	0x02D8, r26
     b52:	b0 93 d9 02 	sts	0x02D9, r27
			Kd = 0.1;
     b56:	80 92 d2 02 	sts	0x02D2, r8
     b5a:	90 92 d3 02 	sts	0x02D3, r9
     b5e:	a0 92 d4 02 	sts	0x02D4, r10
     b62:	b0 92 d5 02 	sts	0x02D5, r11
			Ki = 0.01;
     b66:	8a e0       	ldi	r24, 0x0A	; 10
     b68:	97 ed       	ldi	r25, 0xD7	; 215
     b6a:	a3 e2       	ldi	r26, 0x23	; 35
     b6c:	bc e3       	ldi	r27, 0x3C	; 60
     b6e:	80 93 cd 02 	sts	0x02CD, r24
     b72:	90 93 ce 02 	sts	0x02CE, r25
     b76:	a0 93 cf 02 	sts	0x02CF, r26
     b7a:	b0 93 d0 02 	sts	0x02D0, r27
			current_state = PLAY;
     b7e:	30 92 b4 02 	sts	0x02B4, r3
			break;
     b82:	63 cf       	rjmp	.-314    	; 0xa4a <main+0x62>
		case PLAY:
			
			if(rx_int_flag){
     b84:	80 91 bc 02 	lds	r24, 0x02BC
     b88:	88 23       	and	r24, r24
     b8a:	31 f1       	breq	.+76     	; 0xbd8 <main+0x1f0>
				Message recieve_msg = CAN_recieve();
     b8c:	ce 01       	movw	r24, r28
     b8e:	01 96       	adiw	r24, 0x01	; 1
     b90:	b8 db       	rcall	.-2192   	; 0x302 <CAN_recieve>
     b92:	1f 81       	ldd	r17, Y+7	; 0x07
				
				right_joystick = recieve_msg.data[0];
     b94:	8d 81       	ldd	r24, Y+5	; 0x05
     b96:	80 93 d1 02 	sts	0x02D1, r24
				left_joystick = recieve_msg.data[1];
     b9a:	9e 81       	ldd	r25, Y+6	; 0x06
     b9c:	90 93 bb 02 	sts	0x02BB, r25
				
				if (recieve_msg.data[2] == 0){
     ba0:	11 11       	cpse	r17, r1
     ba2:	04 c0       	rjmp	.+8      	; 0xbac <main+0x1c4>
					solenoid_button = 0;
     ba4:	10 92 b6 02 	sts	0x02B6, r1
     ba8:	10 92 b5 02 	sts	0x02B5, r1
				}
				
				servo_set_pos(right_joystick);
     bac:	77 de       	rcall	.-786    	; 0x89c <servo_set_pos>
				
				if (recieve_msg.data[2] != solenoid_button){
     bae:	21 2f       	mov	r18, r17
     bb0:	30 e0       	ldi	r19, 0x00	; 0
     bb2:	80 91 b5 02 	lds	r24, 0x02B5
     bb6:	90 91 b6 02 	lds	r25, 0x02B6
     bba:	28 17       	cp	r18, r24
     bbc:	39 07       	cpc	r19, r25
     bbe:	51 f0       	breq	.+20     	; 0xbd4 <main+0x1ec>
					printf("shoot\n");
     bc0:	80 e9       	ldi	r24, 0x90	; 144
     bc2:	92 e0       	ldi	r25, 0x02	; 2
     bc4:	13 d4       	rcall	.+2086   	; 0x13ec <puts>
					solenoid_shoot();
     bc6:	9d de       	rcall	.-710    	; 0x902 <solenoid_shoot>
					solenoid_button = 1;
     bc8:	a1 e0       	ldi	r26, 0x01	; 1
     bca:	b0 e0       	ldi	r27, 0x00	; 0
     bcc:	b0 93 b6 02 	sts	0x02B6, r27
     bd0:	a0 93 b5 02 	sts	0x02B5, r26
				}
				rx_int_flag = 0;
     bd4:	10 92 bc 02 	sts	0x02BC, r1
			}
			
			if(timer_flag == 1){
     bd8:	80 91 b9 02 	lds	r24, 0x02B9
     bdc:	90 91 ba 02 	lds	r25, 0x02BA
     be0:	01 97       	sbiw	r24, 0x01	; 1
     be2:	59 f5       	brne	.+86     	; 0xc3a <main+0x252>
				clr_bit(TIMSK3, TOIE3);
     be4:	e1 e7       	ldi	r30, 0x71	; 113
     be6:	f0 e0       	ldi	r31, 0x00	; 0
     be8:	80 81       	ld	r24, Z
     bea:	8e 7f       	andi	r24, 0xFE	; 254
     bec:	80 83       	st	Z, r24
				motor_drive(motor_PID(left_joystick, Kp, Ki, Kd));
     bee:	c0 90 d2 02 	lds	r12, 0x02D2
     bf2:	d0 90 d3 02 	lds	r13, 0x02D3
     bf6:	e0 90 d4 02 	lds	r14, 0x02D4
     bfa:	f0 90 d5 02 	lds	r15, 0x02D5
     bfe:	00 91 cd 02 	lds	r16, 0x02CD
     c02:	10 91 ce 02 	lds	r17, 0x02CE
     c06:	20 91 cf 02 	lds	r18, 0x02CF
     c0a:	30 91 d0 02 	lds	r19, 0x02D0
     c0e:	40 91 d6 02 	lds	r20, 0x02D6
     c12:	50 91 d7 02 	lds	r21, 0x02D7
     c16:	60 91 d8 02 	lds	r22, 0x02D8
     c1a:	70 91 d9 02 	lds	r23, 0x02D9
     c1e:	80 91 bb 02 	lds	r24, 0x02BB
     c22:	90 e0       	ldi	r25, 0x00	; 0
     c24:	92 dd       	rcall	.-1244   	; 0x74a <motor_PID>
     c26:	9c dc       	rcall	.-1736   	; 0x560 <motor_drive>
				set_bit(TIMSK3, TOIE3);
     c28:	a1 e7       	ldi	r26, 0x71	; 113
     c2a:	b0 e0       	ldi	r27, 0x00	; 0
     c2c:	8c 91       	ld	r24, X
     c2e:	81 60       	ori	r24, 0x01	; 1
     c30:	8c 93       	st	X, r24
				timer_flag = 0;
     c32:	10 92 ba 02 	sts	0x02BA, r1
     c36:	10 92 b9 02 	sts	0x02B9, r1
			}
			
			IR_value = IR_game_over();
     c3a:	78 dc       	rcall	.-1808   	; 0x52c <IR_game_over>
     c3c:	90 93 b8 02 	sts	0x02B8, r25
     c40:	80 93 b7 02 	sts	0x02B7, r24
			
			if(IR_value == 1){
     c44:	01 97       	sbiw	r24, 0x01	; 1
     c46:	91 f4       	brne	.+36     	; 0xc6c <main+0x284>
				printf("Can melding, spill over\n");
     c48:	86 e9       	ldi	r24, 0x96	; 150
     c4a:	92 e0       	ldi	r25, 0x02	; 2
     c4c:	cf d3       	rcall	.+1950   	; 0x13ec <puts>
				Message msg = {0, 1, {0}};
     c4e:	ed 85       	ldd	r30, Y+13	; 0x0d
     c50:	fe 85       	ldd	r31, Y+14	; 0x0e
     c52:	82 2d       	mov	r24, r2
     c54:	11 92       	st	Z+, r1
     c56:	8a 95       	dec	r24
     c58:	e9 f7       	brne	.-6      	; 0xc54 <main+0x26c>
     c5a:	a1 e0       	ldi	r26, 0x01	; 1
     c5c:	b0 e0       	ldi	r27, 0x00	; 0
     c5e:	bc 83       	std	Y+4, r27	; 0x04
     c60:	ab 83       	std	Y+3, r26	; 0x03
				CAN_send(&msg);
     c62:	ce 01       	movw	r24, r28
     c64:	01 96       	adiw	r24, 0x01	; 1
     c66:	06 db       	rcall	.-2548   	; 0x274 <CAN_send>
				current_state = IDLE;
     c68:	10 92 b4 02 	sts	0x02B4, r1
     c6c:	ef e9       	ldi	r30, 0x9F	; 159
     c6e:	ff e0       	ldi	r31, 0x0F	; 15
     c70:	31 97       	sbiw	r30, 0x01	; 1
     c72:	f1 f7       	brne	.-4      	; 0xc70 <main+0x288>
     c74:	00 c0       	rjmp	.+0      	; 0xc76 <main+0x28e>
     c76:	00 00       	nop
     c78:	e8 ce       	rjmp	.-560    	; 0xa4a <main+0x62>

00000c7a <__vector_35>:
	}
	return 0;
}


ISR(TIMER3_OVF_vect){
     c7a:	1f 92       	push	r1
     c7c:	0f 92       	push	r0
     c7e:	0f b6       	in	r0, 0x3f	; 63
     c80:	0f 92       	push	r0
     c82:	11 24       	eor	r1, r1
     c84:	8f 93       	push	r24
     c86:	9f 93       	push	r25
	timer_flag = 1;
     c88:	81 e0       	ldi	r24, 0x01	; 1
     c8a:	90 e0       	ldi	r25, 0x00	; 0
     c8c:	90 93 ba 02 	sts	0x02BA, r25
     c90:	80 93 b9 02 	sts	0x02B9, r24
	
     c94:	9f 91       	pop	r25
     c96:	8f 91       	pop	r24
     c98:	0f 90       	pop	r0
     c9a:	0f be       	out	0x3f, r0	; 63
     c9c:	0f 90       	pop	r0
     c9e:	1f 90       	pop	r1
     ca0:	18 95       	reti

00000ca2 <SPI_read_write>:

}

uint8_t SPI_read_write(char cData){
	/* Start transmission */
	SPDR = cData;
     ca2:	8e bd       	out	0x2e, r24	; 46
	/* Wait for transmission complete */
	while(!(test_bit(SPSR, SPIF)));   //wait until SPIF-flag is set. 
     ca4:	0d b4       	in	r0, 0x2d	; 45
     ca6:	07 fe       	sbrs	r0, 7
     ca8:	fd cf       	rjmp	.-6      	; 0xca4 <SPI_read_write+0x2>
	
	return SPDR;
     caa:	8e b5       	in	r24, 0x2e	; 46
}
     cac:	08 95       	ret

00000cae <SPI_activate_SS>:

void SPI_activate_SS(){
	clr_bit(PORTB, SS);
     cae:	2f 98       	cbi	0x05, 7	; 5
     cb0:	08 95       	ret

00000cb2 <SPI_deactivate_SS>:
}

void SPI_deactivate_SS(){
	set_bit(PORTB, SS);
     cb2:	2f 9a       	sbi	0x05, 7	; 5
     cb4:	08 95       	ret

00000cb6 <SPI_init>:

void SPI_init(void){
	
	
	//Set SPI to master mode
	set_bit(SPCR, MSTR);
     cb6:	8c b5       	in	r24, 0x2c	; 44
     cb8:	80 61       	ori	r24, 0x10	; 16
     cba:	8c bd       	out	0x2c, r24	; 44
	//set SPI clock rate = Fosc/16 
	set_bit(SPCR, SPR0);
     cbc:	8c b5       	in	r24, 0x2c	; 44
     cbe:	81 60       	ori	r24, 0x01	; 1
     cc0:	8c bd       	out	0x2c, r24	; 44
	
	//Clock polarity SCK is high when idle
	set_bit(SPCR, CPOL);
     cc2:	8c b5       	in	r24, 0x2c	; 44
     cc4:	88 60       	ori	r24, 0x08	; 8
     cc6:	8c bd       	out	0x2c, r24	; 44
	//Clock phase transmit
	set_bit(SPCR, CPHA);
     cc8:	8c b5       	in	r24, 0x2c	; 44
     cca:	84 60       	ori	r24, 0x04	; 4
     ccc:	8c bd       	out	0x2c, r24	; 44
	
	//set MOSI and SCK to output, all others input
	set_bit(DDRB, MOSI);
     cce:	22 9a       	sbi	0x04, 2	; 4
	set_bit(DDRB, SCK);
     cd0:	21 9a       	sbi	0x04, 1	; 4
	set_bit(DDRB, SS);
     cd2:	27 9a       	sbi	0x04, 7	; 4
	set_bit(DDRB, PB0);
     cd4:	20 9a       	sbi	0x04, 0	; 4


	//SPI enable
	set_bit(SPCR, SPE);
     cd6:	8c b5       	in	r24, 0x2c	; 44
     cd8:	80 64       	ori	r24, 0x40	; 64
     cda:	8c bd       	out	0x2c, r24	; 44
	SPI_deactivate_SS();
     cdc:	ea cf       	rjmp	.-44     	; 0xcb2 <SPI_deactivate_SS>
     cde:	08 95       	ret

00000ce0 <pwm_init>:
void pwm_set_period(float sec){
	if ((sec < 0.021) & (sec > 0.009)){
		uint16_t period = (PWM_FREQ)*sec -0.5;
		ICR1 = period;  
	}
}
     ce0:	e0 e8       	ldi	r30, 0x80	; 128
     ce2:	f0 e0       	ldi	r31, 0x00	; 0
     ce4:	80 81       	ld	r24, Z
     ce6:	80 68       	ori	r24, 0x80	; 128
     ce8:	80 83       	st	Z, r24
     cea:	80 81       	ld	r24, Z
     cec:	8f 7b       	andi	r24, 0xBF	; 191
     cee:	80 83       	st	Z, r24
     cf0:	80 81       	ld	r24, Z
     cf2:	82 60       	ori	r24, 0x02	; 2
     cf4:	80 83       	st	Z, r24
     cf6:	80 81       	ld	r24, Z
     cf8:	8e 7f       	andi	r24, 0xFE	; 254
     cfa:	80 83       	st	Z, r24
     cfc:	e1 e8       	ldi	r30, 0x81	; 129
     cfe:	f0 e0       	ldi	r31, 0x00	; 0
     d00:	80 81       	ld	r24, Z
     d02:	88 60       	ori	r24, 0x08	; 8
     d04:	80 83       	st	Z, r24
     d06:	80 81       	ld	r24, Z
     d08:	80 61       	ori	r24, 0x10	; 16
     d0a:	80 83       	st	Z, r24
     d0c:	80 81       	ld	r24, Z
     d0e:	84 60       	ori	r24, 0x04	; 4
     d10:	80 83       	st	Z, r24
     d12:	80 81       	ld	r24, Z
     d14:	8d 7f       	andi	r24, 0xFD	; 253
     d16:	80 83       	st	Z, r24
     d18:	80 81       	ld	r24, Z
     d1a:	8e 7f       	andi	r24, 0xFE	; 254
     d1c:	80 83       	st	Z, r24
     d1e:	25 9a       	sbi	0x04, 5	; 4
     d20:	81 ee       	ldi	r24, 0xE1	; 225
     d22:	94 e0       	ldi	r25, 0x04	; 4
     d24:	90 93 87 00 	sts	0x0087, r25
     d28:	80 93 86 00 	sts	0x0086, r24
     d2c:	08 95       	ret

00000d2e <pwm_set_pulse_width>:

void pwm_set_pulse_width(float sec){
     d2e:	cf 92       	push	r12
     d30:	df 92       	push	r13
     d32:	ef 92       	push	r14
     d34:	ff 92       	push	r15
     d36:	cf 93       	push	r28
     d38:	6b 01       	movw	r12, r22
     d3a:	7c 01       	movw	r14, r24
	cli();
     d3c:	f8 94       	cli
	if ((sec < 0.0021) & (sec > 0.0009)){
     d3e:	c1 e0       	ldi	r28, 0x01	; 1
     d40:	2a ef       	ldi	r18, 0xFA	; 250
     d42:	3d ee       	ldi	r19, 0xED	; 237
     d44:	4b e6       	ldi	r20, 0x6B	; 107
     d46:	5a e3       	ldi	r21, 0x3A	; 58
     d48:	89 d2       	rcall	.+1298   	; 0x125c <__gesf2>
     d4a:	18 16       	cp	r1, r24
     d4c:	0c f0       	brlt	.+2      	; 0xd50 <pwm_set_pulse_width+0x22>
     d4e:	c0 e0       	ldi	r28, 0x00	; 0
     d50:	cc 23       	and	r28, r28
     d52:	d1 f0       	breq	.+52     	; 0xd88 <pwm_set_pulse_width+0x5a>
     d54:	27 e2       	ldi	r18, 0x27	; 39
     d56:	30 ea       	ldi	r19, 0xA0	; 160
     d58:	49 e0       	ldi	r20, 0x09	; 9
     d5a:	5b e3       	ldi	r21, 0x3B	; 59
     d5c:	c7 01       	movw	r24, r14
     d5e:	b6 01       	movw	r22, r12
     d60:	2e d1       	rcall	.+604    	; 0xfbe <__cmpsf2>
     d62:	88 23       	and	r24, r24
     d64:	8c f4       	brge	.+34     	; 0xd88 <pwm_set_pulse_width+0x5a>
		
		uint16_t pulse = PWM_FREQ*sec -0.5;
     d66:	20 e0       	ldi	r18, 0x00	; 0
     d68:	34 e2       	ldi	r19, 0x24	; 36
     d6a:	44 e7       	ldi	r20, 0x74	; 116
     d6c:	57 e4       	ldi	r21, 0x47	; 71
     d6e:	c7 01       	movw	r24, r14
     d70:	b6 01       	movw	r22, r12
     d72:	78 d2       	rcall	.+1264   	; 0x1264 <__mulsf3>
     d74:	20 e0       	ldi	r18, 0x00	; 0
     d76:	30 e0       	ldi	r19, 0x00	; 0
     d78:	40 e0       	ldi	r20, 0x00	; 0
     d7a:	5f e3       	ldi	r21, 0x3F	; 63
     d7c:	bb d0       	rcall	.+374    	; 0xef4 <__subsf3>
     d7e:	90 d1       	rcall	.+800    	; 0x10a0 <__fixunssfsi>
		OCR1A = pulse;
     d80:	70 93 89 00 	sts	0x0089, r23
     d84:	60 93 88 00 	sts	0x0088, r22
	}

	sei();
     d88:	78 94       	sei
}
     d8a:	cf 91       	pop	r28
     d8c:	ff 90       	pop	r15
     d8e:	ef 90       	pop	r14
     d90:	df 90       	pop	r13
     d92:	cf 90       	pop	r12
     d94:	08 95       	ret

00000d96 <TWI_Master_Initialise>:
    {
      msg[ i ] = TWI_buf[ i ];
    }
  }
  return( TWI_statusReg.lastTransOK );                                   
}
     d96:	8c e0       	ldi	r24, 0x0C	; 12
     d98:	80 93 b8 00 	sts	0x00B8, r24
     d9c:	8f ef       	ldi	r24, 0xFF	; 255
     d9e:	80 93 bb 00 	sts	0x00BB, r24
     da2:	84 e0       	ldi	r24, 0x04	; 4
     da4:	80 93 bc 00 	sts	0x00BC, r24
     da8:	08 95       	ret

00000daa <TWI_Start_Transceiver_With_Data>:
     daa:	ec eb       	ldi	r30, 0xBC	; 188
     dac:	f0 e0       	ldi	r31, 0x00	; 0
     dae:	20 81       	ld	r18, Z
     db0:	20 fd       	sbrc	r18, 0
     db2:	fd cf       	rjmp	.-6      	; 0xdae <TWI_Start_Transceiver_With_Data+0x4>
     db4:	60 93 bf 02 	sts	0x02BF, r22
     db8:	fc 01       	movw	r30, r24
     dba:	20 81       	ld	r18, Z
     dbc:	20 93 c0 02 	sts	0x02C0, r18
     dc0:	20 fd       	sbrc	r18, 0
     dc2:	0c c0       	rjmp	.+24     	; 0xddc <TWI_Start_Transceiver_With_Data+0x32>
     dc4:	62 30       	cpi	r22, 0x02	; 2
     dc6:	50 f0       	brcs	.+20     	; 0xddc <TWI_Start_Transceiver_With_Data+0x32>
     dc8:	dc 01       	movw	r26, r24
     dca:	11 96       	adiw	r26, 0x01	; 1
     dcc:	e1 ec       	ldi	r30, 0xC1	; 193
     dce:	f2 e0       	ldi	r31, 0x02	; 2
     dd0:	81 e0       	ldi	r24, 0x01	; 1
     dd2:	9d 91       	ld	r25, X+
     dd4:	91 93       	st	Z+, r25
     dd6:	8f 5f       	subi	r24, 0xFF	; 255
     dd8:	86 13       	cpse	r24, r22
     dda:	fb cf       	rjmp	.-10     	; 0xdd2 <TWI_Start_Transceiver_With_Data+0x28>
     ddc:	10 92 be 02 	sts	0x02BE, r1
     de0:	88 ef       	ldi	r24, 0xF8	; 248
     de2:	80 93 06 02 	sts	0x0206, r24
     de6:	85 ea       	ldi	r24, 0xA5	; 165
     de8:	80 93 bc 00 	sts	0x00BC, r24
     dec:	08 95       	ret

00000dee <__vector_39>:
This function is the Interrupt Service Routine (ISR), and called when the TWI interrupt is triggered;
that is whenever a TWI event has occurred. This function should not be called directly from the main
application.
****************************************************************************/
ISR(TWI_vect)
{
     dee:	1f 92       	push	r1
     df0:	0f 92       	push	r0
     df2:	0f b6       	in	r0, 0x3f	; 63
     df4:	0f 92       	push	r0
     df6:	11 24       	eor	r1, r1
     df8:	0b b6       	in	r0, 0x3b	; 59
     dfa:	0f 92       	push	r0
     dfc:	2f 93       	push	r18
     dfe:	3f 93       	push	r19
     e00:	8f 93       	push	r24
     e02:	9f 93       	push	r25
     e04:	af 93       	push	r26
     e06:	bf 93       	push	r27
     e08:	ef 93       	push	r30
     e0a:	ff 93       	push	r31
  static unsigned char TWI_bufPtr;
  
  switch (TWSR)
     e0c:	80 91 b9 00 	lds	r24, 0x00B9
     e10:	90 e0       	ldi	r25, 0x00	; 0
     e12:	fc 01       	movw	r30, r24
     e14:	38 97       	sbiw	r30, 0x08	; 8
     e16:	e1 35       	cpi	r30, 0x51	; 81
     e18:	f1 05       	cpc	r31, r1
     e1a:	08 f0       	brcs	.+2      	; 0xe1e <__vector_39+0x30>
     e1c:	55 c0       	rjmp	.+170    	; 0xec8 <__vector_39+0xda>
     e1e:	ee 58       	subi	r30, 0x8E	; 142
     e20:	ff 4f       	sbci	r31, 0xFF	; 255
     e22:	83 c2       	rjmp	.+1286   	; 0x132a <__tablejump2__>
  {
    case TWI_START:             // START has been transmitted  
    case TWI_REP_START:         // Repeated START has been transmitted
      TWI_bufPtr = 0;                                     // Set buffer pointer to the TWI Address location
     e24:	10 92 bd 02 	sts	0x02BD, r1
    case TWI_MTX_ADR_ACK:       // SLA+W has been tramsmitted and ACK received
    case TWI_MTX_DATA_ACK:      // Data byte has been tramsmitted and ACK received
      if (TWI_bufPtr < TWI_msgSize)
     e28:	e0 91 bd 02 	lds	r30, 0x02BD
     e2c:	80 91 bf 02 	lds	r24, 0x02BF
     e30:	e8 17       	cp	r30, r24
     e32:	70 f4       	brcc	.+28     	; 0xe50 <__vector_39+0x62>
      {
        TWDR = TWI_buf[TWI_bufPtr++];
     e34:	81 e0       	ldi	r24, 0x01	; 1
     e36:	8e 0f       	add	r24, r30
     e38:	80 93 bd 02 	sts	0x02BD, r24
     e3c:	f0 e0       	ldi	r31, 0x00	; 0
     e3e:	e0 54       	subi	r30, 0x40	; 64
     e40:	fd 4f       	sbci	r31, 0xFD	; 253
     e42:	80 81       	ld	r24, Z
     e44:	80 93 bb 00 	sts	0x00BB, r24
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     e48:	85 e8       	ldi	r24, 0x85	; 133
     e4a:	80 93 bc 00 	sts	0x00BC, r24
     e4e:	43 c0       	rjmp	.+134    	; 0xed6 <__vector_39+0xe8>
               (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag to send byte
               (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           //
               (0<<TWWC);                                 //  
      }else                    // Send STOP after last byte
      {
        TWI_statusReg.lastTransOK = TRUE;                 // Set status bits to completed successfully. 
     e50:	80 91 be 02 	lds	r24, 0x02BE
     e54:	81 60       	ori	r24, 0x01	; 1
     e56:	80 93 be 02 	sts	0x02BE, r24
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     e5a:	84 e9       	ldi	r24, 0x94	; 148
     e5c:	80 93 bc 00 	sts	0x00BC, r24
     e60:	3a c0       	rjmp	.+116    	; 0xed6 <__vector_39+0xe8>
               (0<<TWEA)|(0<<TWSTA)|(1<<TWSTO)|           // Initiate a STOP condition.
               (0<<TWWC);                                 //
      }
      break;
    case TWI_MRX_DATA_ACK:      // Data byte has been received and ACK tramsmitted
      TWI_buf[TWI_bufPtr++] = TWDR;
     e62:	e0 91 bd 02 	lds	r30, 0x02BD
     e66:	81 e0       	ldi	r24, 0x01	; 1
     e68:	8e 0f       	add	r24, r30
     e6a:	80 93 bd 02 	sts	0x02BD, r24
     e6e:	80 91 bb 00 	lds	r24, 0x00BB
     e72:	f0 e0       	ldi	r31, 0x00	; 0
     e74:	e0 54       	subi	r30, 0x40	; 64
     e76:	fd 4f       	sbci	r31, 0xFD	; 253
     e78:	80 83       	st	Z, r24
    case TWI_MRX_ADR_ACK:       // SLA+R has been tramsmitted and ACK received
      if (TWI_bufPtr < (TWI_msgSize-1) )                  // Detect the last byte to NACK it.
     e7a:	20 91 bd 02 	lds	r18, 0x02BD
     e7e:	30 e0       	ldi	r19, 0x00	; 0
     e80:	80 91 bf 02 	lds	r24, 0x02BF
     e84:	90 e0       	ldi	r25, 0x00	; 0
     e86:	01 97       	sbiw	r24, 0x01	; 1
     e88:	28 17       	cp	r18, r24
     e8a:	39 07       	cpc	r19, r25
     e8c:	24 f4       	brge	.+8      	; 0xe96 <__vector_39+0xa8>
      {
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     e8e:	85 ec       	ldi	r24, 0xC5	; 197
     e90:	80 93 bc 00 	sts	0x00BC, r24
     e94:	20 c0       	rjmp	.+64     	; 0xed6 <__vector_39+0xe8>
               (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag to read next byte
               (1<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // Send ACK after reception
               (0<<TWWC);                                 //  
      }else                    // Send NACK after next reception
      {
        TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     e96:	85 e8       	ldi	r24, 0x85	; 133
     e98:	80 93 bc 00 	sts	0x00BC, r24
     e9c:	1c c0       	rjmp	.+56     	; 0xed6 <__vector_39+0xe8>
               (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // Send NACK after reception
               (0<<TWWC);                                 // 
      }    
      break; 
    case TWI_MRX_DATA_NACK:     // Data byte has been received and NACK tramsmitted
      TWI_buf[TWI_bufPtr] = TWDR;
     e9e:	80 91 bb 00 	lds	r24, 0x00BB
     ea2:	e0 91 bd 02 	lds	r30, 0x02BD
     ea6:	f0 e0       	ldi	r31, 0x00	; 0
     ea8:	e0 54       	subi	r30, 0x40	; 64
     eaa:	fd 4f       	sbci	r31, 0xFD	; 253
     eac:	80 83       	st	Z, r24
      TWI_statusReg.lastTransOK = TRUE;                 // Set status bits to completed successfully. 
     eae:	80 91 be 02 	lds	r24, 0x02BE
     eb2:	81 60       	ori	r24, 0x01	; 1
     eb4:	80 93 be 02 	sts	0x02BE, r24
      TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     eb8:	84 e9       	ldi	r24, 0x94	; 148
     eba:	80 93 bc 00 	sts	0x00BC, r24
             (0<<TWIE)|(1<<TWINT)|                      // Disable TWI Interrupt and clear the flag
             (0<<TWEA)|(0<<TWSTA)|(1<<TWSTO)|           // Initiate a STOP condition.
             (0<<TWWC);                                 //
      break;      
     ebe:	0b c0       	rjmp	.+22     	; 0xed6 <__vector_39+0xe8>
    case TWI_ARB_LOST:          // Arbitration lost
      TWCR = (1<<TWEN)|                                 // TWI Interface enabled
     ec0:	85 ea       	ldi	r24, 0xA5	; 165
     ec2:	80 93 bc 00 	sts	0x00BC, r24
             (1<<TWIE)|(1<<TWINT)|                      // Enable TWI Interupt and clear the flag
             (0<<TWEA)|(1<<TWSTA)|(0<<TWSTO)|           // Initiate a (RE)START condition.
             (0<<TWWC);                                 //
      break;
     ec6:	07 c0       	rjmp	.+14     	; 0xed6 <__vector_39+0xe8>
    case TWI_MRX_ADR_NACK:      // SLA+R has been tramsmitted and NACK received    
    case TWI_MTX_DATA_NACK:     // Data byte has been tramsmitted and NACK received
//    case TWI_NO_STATE              // No relevant state information available; TWINT = 0
    case TWI_BUS_ERROR:         // Bus error due to an illegal START or STOP condition
    default:     
      TWI_state = TWSR;                                 // Store TWSR and automatically sets clears noErrors bit.
     ec8:	80 91 b9 00 	lds	r24, 0x00B9
     ecc:	80 93 06 02 	sts	0x0206, r24
                                                        // Reset TWI Interface
      TWCR = (1<<TWEN)|                                 // Enable TWI-interface and release TWI pins
     ed0:	84 e0       	ldi	r24, 0x04	; 4
     ed2:	80 93 bc 00 	sts	0x00BC, r24
             (0<<TWIE)|(0<<TWINT)|                      // Disable Interupt
             (0<<TWEA)|(0<<TWSTA)|(0<<TWSTO)|           // No Signal requests
             (0<<TWWC);                                 //
  }
}
     ed6:	ff 91       	pop	r31
     ed8:	ef 91       	pop	r30
     eda:	bf 91       	pop	r27
     edc:	af 91       	pop	r26
     ede:	9f 91       	pop	r25
     ee0:	8f 91       	pop	r24
     ee2:	3f 91       	pop	r19
     ee4:	2f 91       	pop	r18
     ee6:	0f 90       	pop	r0
     ee8:	0b be       	out	0x3b, r0	; 59
     eea:	0f 90       	pop	r0
     eec:	0f be       	out	0x3f, r0	; 63
     eee:	0f 90       	pop	r0
     ef0:	1f 90       	pop	r1
     ef2:	18 95       	reti

00000ef4 <__subsf3>:
     ef4:	50 58       	subi	r21, 0x80	; 128

00000ef6 <__addsf3>:
     ef6:	bb 27       	eor	r27, r27
     ef8:	aa 27       	eor	r26, r26
     efa:	0e d0       	rcall	.+28     	; 0xf18 <__addsf3x>
     efc:	75 c1       	rjmp	.+746    	; 0x11e8 <__fp_round>
     efe:	66 d1       	rcall	.+716    	; 0x11cc <__fp_pscA>
     f00:	30 f0       	brcs	.+12     	; 0xf0e <__addsf3+0x18>
     f02:	6b d1       	rcall	.+726    	; 0x11da <__fp_pscB>
     f04:	20 f0       	brcs	.+8      	; 0xf0e <__addsf3+0x18>
     f06:	31 f4       	brne	.+12     	; 0xf14 <__addsf3+0x1e>
     f08:	9f 3f       	cpi	r25, 0xFF	; 255
     f0a:	11 f4       	brne	.+4      	; 0xf10 <__addsf3+0x1a>
     f0c:	1e f4       	brtc	.+6      	; 0xf14 <__addsf3+0x1e>
     f0e:	5b c1       	rjmp	.+694    	; 0x11c6 <__fp_nan>
     f10:	0e f4       	brtc	.+2      	; 0xf14 <__addsf3+0x1e>
     f12:	e0 95       	com	r30
     f14:	e7 fb       	bst	r30, 7
     f16:	51 c1       	rjmp	.+674    	; 0x11ba <__fp_inf>

00000f18 <__addsf3x>:
     f18:	e9 2f       	mov	r30, r25
     f1a:	77 d1       	rcall	.+750    	; 0x120a <__fp_split3>
     f1c:	80 f3       	brcs	.-32     	; 0xefe <__addsf3+0x8>
     f1e:	ba 17       	cp	r27, r26
     f20:	62 07       	cpc	r22, r18
     f22:	73 07       	cpc	r23, r19
     f24:	84 07       	cpc	r24, r20
     f26:	95 07       	cpc	r25, r21
     f28:	18 f0       	brcs	.+6      	; 0xf30 <__addsf3x+0x18>
     f2a:	71 f4       	brne	.+28     	; 0xf48 <__addsf3x+0x30>
     f2c:	9e f5       	brtc	.+102    	; 0xf94 <__addsf3x+0x7c>
     f2e:	8f c1       	rjmp	.+798    	; 0x124e <__fp_zero>
     f30:	0e f4       	brtc	.+2      	; 0xf34 <__addsf3x+0x1c>
     f32:	e0 95       	com	r30
     f34:	0b 2e       	mov	r0, r27
     f36:	ba 2f       	mov	r27, r26
     f38:	a0 2d       	mov	r26, r0
     f3a:	0b 01       	movw	r0, r22
     f3c:	b9 01       	movw	r22, r18
     f3e:	90 01       	movw	r18, r0
     f40:	0c 01       	movw	r0, r24
     f42:	ca 01       	movw	r24, r20
     f44:	a0 01       	movw	r20, r0
     f46:	11 24       	eor	r1, r1
     f48:	ff 27       	eor	r31, r31
     f4a:	59 1b       	sub	r21, r25
     f4c:	99 f0       	breq	.+38     	; 0xf74 <__addsf3x+0x5c>
     f4e:	59 3f       	cpi	r21, 0xF9	; 249
     f50:	50 f4       	brcc	.+20     	; 0xf66 <__addsf3x+0x4e>
     f52:	50 3e       	cpi	r21, 0xE0	; 224
     f54:	68 f1       	brcs	.+90     	; 0xfb0 <__addsf3x+0x98>
     f56:	1a 16       	cp	r1, r26
     f58:	f0 40       	sbci	r31, 0x00	; 0
     f5a:	a2 2f       	mov	r26, r18
     f5c:	23 2f       	mov	r18, r19
     f5e:	34 2f       	mov	r19, r20
     f60:	44 27       	eor	r20, r20
     f62:	58 5f       	subi	r21, 0xF8	; 248
     f64:	f3 cf       	rjmp	.-26     	; 0xf4c <__addsf3x+0x34>
     f66:	46 95       	lsr	r20
     f68:	37 95       	ror	r19
     f6a:	27 95       	ror	r18
     f6c:	a7 95       	ror	r26
     f6e:	f0 40       	sbci	r31, 0x00	; 0
     f70:	53 95       	inc	r21
     f72:	c9 f7       	brne	.-14     	; 0xf66 <__addsf3x+0x4e>
     f74:	7e f4       	brtc	.+30     	; 0xf94 <__addsf3x+0x7c>
     f76:	1f 16       	cp	r1, r31
     f78:	ba 0b       	sbc	r27, r26
     f7a:	62 0b       	sbc	r22, r18
     f7c:	73 0b       	sbc	r23, r19
     f7e:	84 0b       	sbc	r24, r20
     f80:	ba f0       	brmi	.+46     	; 0xfb0 <__addsf3x+0x98>
     f82:	91 50       	subi	r25, 0x01	; 1
     f84:	a1 f0       	breq	.+40     	; 0xfae <__addsf3x+0x96>
     f86:	ff 0f       	add	r31, r31
     f88:	bb 1f       	adc	r27, r27
     f8a:	66 1f       	adc	r22, r22
     f8c:	77 1f       	adc	r23, r23
     f8e:	88 1f       	adc	r24, r24
     f90:	c2 f7       	brpl	.-16     	; 0xf82 <__addsf3x+0x6a>
     f92:	0e c0       	rjmp	.+28     	; 0xfb0 <__addsf3x+0x98>
     f94:	ba 0f       	add	r27, r26
     f96:	62 1f       	adc	r22, r18
     f98:	73 1f       	adc	r23, r19
     f9a:	84 1f       	adc	r24, r20
     f9c:	48 f4       	brcc	.+18     	; 0xfb0 <__addsf3x+0x98>
     f9e:	87 95       	ror	r24
     fa0:	77 95       	ror	r23
     fa2:	67 95       	ror	r22
     fa4:	b7 95       	ror	r27
     fa6:	f7 95       	ror	r31
     fa8:	9e 3f       	cpi	r25, 0xFE	; 254
     faa:	08 f0       	brcs	.+2      	; 0xfae <__addsf3x+0x96>
     fac:	b3 cf       	rjmp	.-154    	; 0xf14 <__addsf3+0x1e>
     fae:	93 95       	inc	r25
     fb0:	88 0f       	add	r24, r24
     fb2:	08 f0       	brcs	.+2      	; 0xfb6 <__addsf3x+0x9e>
     fb4:	99 27       	eor	r25, r25
     fb6:	ee 0f       	add	r30, r30
     fb8:	97 95       	ror	r25
     fba:	87 95       	ror	r24
     fbc:	08 95       	ret

00000fbe <__cmpsf2>:
     fbe:	d9 d0       	rcall	.+434    	; 0x1172 <__fp_cmp>
     fc0:	08 f4       	brcc	.+2      	; 0xfc4 <__cmpsf2+0x6>
     fc2:	81 e0       	ldi	r24, 0x01	; 1
     fc4:	08 95       	ret

00000fc6 <__divsf3>:
     fc6:	0c d0       	rcall	.+24     	; 0xfe0 <__divsf3x>
     fc8:	0f c1       	rjmp	.+542    	; 0x11e8 <__fp_round>
     fca:	07 d1       	rcall	.+526    	; 0x11da <__fp_pscB>
     fcc:	40 f0       	brcs	.+16     	; 0xfde <__divsf3+0x18>
     fce:	fe d0       	rcall	.+508    	; 0x11cc <__fp_pscA>
     fd0:	30 f0       	brcs	.+12     	; 0xfde <__divsf3+0x18>
     fd2:	21 f4       	brne	.+8      	; 0xfdc <__divsf3+0x16>
     fd4:	5f 3f       	cpi	r21, 0xFF	; 255
     fd6:	19 f0       	breq	.+6      	; 0xfde <__divsf3+0x18>
     fd8:	f0 c0       	rjmp	.+480    	; 0x11ba <__fp_inf>
     fda:	51 11       	cpse	r21, r1
     fdc:	39 c1       	rjmp	.+626    	; 0x1250 <__fp_szero>
     fde:	f3 c0       	rjmp	.+486    	; 0x11c6 <__fp_nan>

00000fe0 <__divsf3x>:
     fe0:	14 d1       	rcall	.+552    	; 0x120a <__fp_split3>
     fe2:	98 f3       	brcs	.-26     	; 0xfca <__divsf3+0x4>

00000fe4 <__divsf3_pse>:
     fe4:	99 23       	and	r25, r25
     fe6:	c9 f3       	breq	.-14     	; 0xfda <__divsf3+0x14>
     fe8:	55 23       	and	r21, r21
     fea:	b1 f3       	breq	.-20     	; 0xfd8 <__divsf3+0x12>
     fec:	95 1b       	sub	r25, r21
     fee:	55 0b       	sbc	r21, r21
     ff0:	bb 27       	eor	r27, r27
     ff2:	aa 27       	eor	r26, r26
     ff4:	62 17       	cp	r22, r18
     ff6:	73 07       	cpc	r23, r19
     ff8:	84 07       	cpc	r24, r20
     ffa:	38 f0       	brcs	.+14     	; 0x100a <__divsf3_pse+0x26>
     ffc:	9f 5f       	subi	r25, 0xFF	; 255
     ffe:	5f 4f       	sbci	r21, 0xFF	; 255
    1000:	22 0f       	add	r18, r18
    1002:	33 1f       	adc	r19, r19
    1004:	44 1f       	adc	r20, r20
    1006:	aa 1f       	adc	r26, r26
    1008:	a9 f3       	breq	.-22     	; 0xff4 <__divsf3_pse+0x10>
    100a:	33 d0       	rcall	.+102    	; 0x1072 <__divsf3_pse+0x8e>
    100c:	0e 2e       	mov	r0, r30
    100e:	3a f0       	brmi	.+14     	; 0x101e <__divsf3_pse+0x3a>
    1010:	e0 e8       	ldi	r30, 0x80	; 128
    1012:	30 d0       	rcall	.+96     	; 0x1074 <__divsf3_pse+0x90>
    1014:	91 50       	subi	r25, 0x01	; 1
    1016:	50 40       	sbci	r21, 0x00	; 0
    1018:	e6 95       	lsr	r30
    101a:	00 1c       	adc	r0, r0
    101c:	ca f7       	brpl	.-14     	; 0x1010 <__divsf3_pse+0x2c>
    101e:	29 d0       	rcall	.+82     	; 0x1072 <__divsf3_pse+0x8e>
    1020:	fe 2f       	mov	r31, r30
    1022:	27 d0       	rcall	.+78     	; 0x1072 <__divsf3_pse+0x8e>
    1024:	66 0f       	add	r22, r22
    1026:	77 1f       	adc	r23, r23
    1028:	88 1f       	adc	r24, r24
    102a:	bb 1f       	adc	r27, r27
    102c:	26 17       	cp	r18, r22
    102e:	37 07       	cpc	r19, r23
    1030:	48 07       	cpc	r20, r24
    1032:	ab 07       	cpc	r26, r27
    1034:	b0 e8       	ldi	r27, 0x80	; 128
    1036:	09 f0       	breq	.+2      	; 0x103a <__divsf3_pse+0x56>
    1038:	bb 0b       	sbc	r27, r27
    103a:	80 2d       	mov	r24, r0
    103c:	bf 01       	movw	r22, r30
    103e:	ff 27       	eor	r31, r31
    1040:	93 58       	subi	r25, 0x83	; 131
    1042:	5f 4f       	sbci	r21, 0xFF	; 255
    1044:	2a f0       	brmi	.+10     	; 0x1050 <__divsf3_pse+0x6c>
    1046:	9e 3f       	cpi	r25, 0xFE	; 254
    1048:	51 05       	cpc	r21, r1
    104a:	68 f0       	brcs	.+26     	; 0x1066 <__divsf3_pse+0x82>
    104c:	b6 c0       	rjmp	.+364    	; 0x11ba <__fp_inf>
    104e:	00 c1       	rjmp	.+512    	; 0x1250 <__fp_szero>
    1050:	5f 3f       	cpi	r21, 0xFF	; 255
    1052:	ec f3       	brlt	.-6      	; 0x104e <__divsf3_pse+0x6a>
    1054:	98 3e       	cpi	r25, 0xE8	; 232
    1056:	dc f3       	brlt	.-10     	; 0x104e <__divsf3_pse+0x6a>
    1058:	86 95       	lsr	r24
    105a:	77 95       	ror	r23
    105c:	67 95       	ror	r22
    105e:	b7 95       	ror	r27
    1060:	f7 95       	ror	r31
    1062:	9f 5f       	subi	r25, 0xFF	; 255
    1064:	c9 f7       	brne	.-14     	; 0x1058 <__divsf3_pse+0x74>
    1066:	88 0f       	add	r24, r24
    1068:	91 1d       	adc	r25, r1
    106a:	96 95       	lsr	r25
    106c:	87 95       	ror	r24
    106e:	97 f9       	bld	r25, 7
    1070:	08 95       	ret
    1072:	e1 e0       	ldi	r30, 0x01	; 1
    1074:	66 0f       	add	r22, r22
    1076:	77 1f       	adc	r23, r23
    1078:	88 1f       	adc	r24, r24
    107a:	bb 1f       	adc	r27, r27
    107c:	62 17       	cp	r22, r18
    107e:	73 07       	cpc	r23, r19
    1080:	84 07       	cpc	r24, r20
    1082:	ba 07       	cpc	r27, r26
    1084:	20 f0       	brcs	.+8      	; 0x108e <__divsf3_pse+0xaa>
    1086:	62 1b       	sub	r22, r18
    1088:	73 0b       	sbc	r23, r19
    108a:	84 0b       	sbc	r24, r20
    108c:	ba 0b       	sbc	r27, r26
    108e:	ee 1f       	adc	r30, r30
    1090:	88 f7       	brcc	.-30     	; 0x1074 <__divsf3_pse+0x90>
    1092:	e0 95       	com	r30
    1094:	08 95       	ret

00001096 <__fixsfsi>:
    1096:	04 d0       	rcall	.+8      	; 0x10a0 <__fixunssfsi>
    1098:	68 94       	set
    109a:	b1 11       	cpse	r27, r1
    109c:	d9 c0       	rjmp	.+434    	; 0x1250 <__fp_szero>
    109e:	08 95       	ret

000010a0 <__fixunssfsi>:
    10a0:	bc d0       	rcall	.+376    	; 0x121a <__fp_splitA>
    10a2:	88 f0       	brcs	.+34     	; 0x10c6 <__fixunssfsi+0x26>
    10a4:	9f 57       	subi	r25, 0x7F	; 127
    10a6:	90 f0       	brcs	.+36     	; 0x10cc <__fixunssfsi+0x2c>
    10a8:	b9 2f       	mov	r27, r25
    10aa:	99 27       	eor	r25, r25
    10ac:	b7 51       	subi	r27, 0x17	; 23
    10ae:	a0 f0       	brcs	.+40     	; 0x10d8 <__fixunssfsi+0x38>
    10b0:	d1 f0       	breq	.+52     	; 0x10e6 <__fixunssfsi+0x46>
    10b2:	66 0f       	add	r22, r22
    10b4:	77 1f       	adc	r23, r23
    10b6:	88 1f       	adc	r24, r24
    10b8:	99 1f       	adc	r25, r25
    10ba:	1a f0       	brmi	.+6      	; 0x10c2 <__fixunssfsi+0x22>
    10bc:	ba 95       	dec	r27
    10be:	c9 f7       	brne	.-14     	; 0x10b2 <__fixunssfsi+0x12>
    10c0:	12 c0       	rjmp	.+36     	; 0x10e6 <__fixunssfsi+0x46>
    10c2:	b1 30       	cpi	r27, 0x01	; 1
    10c4:	81 f0       	breq	.+32     	; 0x10e6 <__fixunssfsi+0x46>
    10c6:	c3 d0       	rcall	.+390    	; 0x124e <__fp_zero>
    10c8:	b1 e0       	ldi	r27, 0x01	; 1
    10ca:	08 95       	ret
    10cc:	c0 c0       	rjmp	.+384    	; 0x124e <__fp_zero>
    10ce:	67 2f       	mov	r22, r23
    10d0:	78 2f       	mov	r23, r24
    10d2:	88 27       	eor	r24, r24
    10d4:	b8 5f       	subi	r27, 0xF8	; 248
    10d6:	39 f0       	breq	.+14     	; 0x10e6 <__fixunssfsi+0x46>
    10d8:	b9 3f       	cpi	r27, 0xF9	; 249
    10da:	cc f3       	brlt	.-14     	; 0x10ce <__fixunssfsi+0x2e>
    10dc:	86 95       	lsr	r24
    10de:	77 95       	ror	r23
    10e0:	67 95       	ror	r22
    10e2:	b3 95       	inc	r27
    10e4:	d9 f7       	brne	.-10     	; 0x10dc <__fixunssfsi+0x3c>
    10e6:	3e f4       	brtc	.+14     	; 0x10f6 <__fixunssfsi+0x56>
    10e8:	90 95       	com	r25
    10ea:	80 95       	com	r24
    10ec:	70 95       	com	r23
    10ee:	61 95       	neg	r22
    10f0:	7f 4f       	sbci	r23, 0xFF	; 255
    10f2:	8f 4f       	sbci	r24, 0xFF	; 255
    10f4:	9f 4f       	sbci	r25, 0xFF	; 255
    10f6:	08 95       	ret

000010f8 <__floatunsisf>:
    10f8:	e8 94       	clt
    10fa:	09 c0       	rjmp	.+18     	; 0x110e <__floatsisf+0x12>

000010fc <__floatsisf>:
    10fc:	97 fb       	bst	r25, 7
    10fe:	3e f4       	brtc	.+14     	; 0x110e <__floatsisf+0x12>
    1100:	90 95       	com	r25
    1102:	80 95       	com	r24
    1104:	70 95       	com	r23
    1106:	61 95       	neg	r22
    1108:	7f 4f       	sbci	r23, 0xFF	; 255
    110a:	8f 4f       	sbci	r24, 0xFF	; 255
    110c:	9f 4f       	sbci	r25, 0xFF	; 255
    110e:	99 23       	and	r25, r25
    1110:	a9 f0       	breq	.+42     	; 0x113c <__floatsisf+0x40>
    1112:	f9 2f       	mov	r31, r25
    1114:	96 e9       	ldi	r25, 0x96	; 150
    1116:	bb 27       	eor	r27, r27
    1118:	93 95       	inc	r25
    111a:	f6 95       	lsr	r31
    111c:	87 95       	ror	r24
    111e:	77 95       	ror	r23
    1120:	67 95       	ror	r22
    1122:	b7 95       	ror	r27
    1124:	f1 11       	cpse	r31, r1
    1126:	f8 cf       	rjmp	.-16     	; 0x1118 <__floatsisf+0x1c>
    1128:	fa f4       	brpl	.+62     	; 0x1168 <__floatsisf+0x6c>
    112a:	bb 0f       	add	r27, r27
    112c:	11 f4       	brne	.+4      	; 0x1132 <__floatsisf+0x36>
    112e:	60 ff       	sbrs	r22, 0
    1130:	1b c0       	rjmp	.+54     	; 0x1168 <__floatsisf+0x6c>
    1132:	6f 5f       	subi	r22, 0xFF	; 255
    1134:	7f 4f       	sbci	r23, 0xFF	; 255
    1136:	8f 4f       	sbci	r24, 0xFF	; 255
    1138:	9f 4f       	sbci	r25, 0xFF	; 255
    113a:	16 c0       	rjmp	.+44     	; 0x1168 <__floatsisf+0x6c>
    113c:	88 23       	and	r24, r24
    113e:	11 f0       	breq	.+4      	; 0x1144 <__floatsisf+0x48>
    1140:	96 e9       	ldi	r25, 0x96	; 150
    1142:	11 c0       	rjmp	.+34     	; 0x1166 <__floatsisf+0x6a>
    1144:	77 23       	and	r23, r23
    1146:	21 f0       	breq	.+8      	; 0x1150 <__floatsisf+0x54>
    1148:	9e e8       	ldi	r25, 0x8E	; 142
    114a:	87 2f       	mov	r24, r23
    114c:	76 2f       	mov	r23, r22
    114e:	05 c0       	rjmp	.+10     	; 0x115a <__floatsisf+0x5e>
    1150:	66 23       	and	r22, r22
    1152:	71 f0       	breq	.+28     	; 0x1170 <__floatsisf+0x74>
    1154:	96 e8       	ldi	r25, 0x86	; 134
    1156:	86 2f       	mov	r24, r22
    1158:	70 e0       	ldi	r23, 0x00	; 0
    115a:	60 e0       	ldi	r22, 0x00	; 0
    115c:	2a f0       	brmi	.+10     	; 0x1168 <__floatsisf+0x6c>
    115e:	9a 95       	dec	r25
    1160:	66 0f       	add	r22, r22
    1162:	77 1f       	adc	r23, r23
    1164:	88 1f       	adc	r24, r24
    1166:	da f7       	brpl	.-10     	; 0x115e <__floatsisf+0x62>
    1168:	88 0f       	add	r24, r24
    116a:	96 95       	lsr	r25
    116c:	87 95       	ror	r24
    116e:	97 f9       	bld	r25, 7
    1170:	08 95       	ret

00001172 <__fp_cmp>:
    1172:	99 0f       	add	r25, r25
    1174:	00 08       	sbc	r0, r0
    1176:	55 0f       	add	r21, r21
    1178:	aa 0b       	sbc	r26, r26
    117a:	e0 e8       	ldi	r30, 0x80	; 128
    117c:	fe ef       	ldi	r31, 0xFE	; 254
    117e:	16 16       	cp	r1, r22
    1180:	17 06       	cpc	r1, r23
    1182:	e8 07       	cpc	r30, r24
    1184:	f9 07       	cpc	r31, r25
    1186:	c0 f0       	brcs	.+48     	; 0x11b8 <__fp_cmp+0x46>
    1188:	12 16       	cp	r1, r18
    118a:	13 06       	cpc	r1, r19
    118c:	e4 07       	cpc	r30, r20
    118e:	f5 07       	cpc	r31, r21
    1190:	98 f0       	brcs	.+38     	; 0x11b8 <__fp_cmp+0x46>
    1192:	62 1b       	sub	r22, r18
    1194:	73 0b       	sbc	r23, r19
    1196:	84 0b       	sbc	r24, r20
    1198:	95 0b       	sbc	r25, r21
    119a:	39 f4       	brne	.+14     	; 0x11aa <__fp_cmp+0x38>
    119c:	0a 26       	eor	r0, r26
    119e:	61 f0       	breq	.+24     	; 0x11b8 <__fp_cmp+0x46>
    11a0:	23 2b       	or	r18, r19
    11a2:	24 2b       	or	r18, r20
    11a4:	25 2b       	or	r18, r21
    11a6:	21 f4       	brne	.+8      	; 0x11b0 <__fp_cmp+0x3e>
    11a8:	08 95       	ret
    11aa:	0a 26       	eor	r0, r26
    11ac:	09 f4       	brne	.+2      	; 0x11b0 <__fp_cmp+0x3e>
    11ae:	a1 40       	sbci	r26, 0x01	; 1
    11b0:	a6 95       	lsr	r26
    11b2:	8f ef       	ldi	r24, 0xFF	; 255
    11b4:	81 1d       	adc	r24, r1
    11b6:	81 1d       	adc	r24, r1
    11b8:	08 95       	ret

000011ba <__fp_inf>:
    11ba:	97 f9       	bld	r25, 7
    11bc:	9f 67       	ori	r25, 0x7F	; 127
    11be:	80 e8       	ldi	r24, 0x80	; 128
    11c0:	70 e0       	ldi	r23, 0x00	; 0
    11c2:	60 e0       	ldi	r22, 0x00	; 0
    11c4:	08 95       	ret

000011c6 <__fp_nan>:
    11c6:	9f ef       	ldi	r25, 0xFF	; 255
    11c8:	80 ec       	ldi	r24, 0xC0	; 192
    11ca:	08 95       	ret

000011cc <__fp_pscA>:
    11cc:	00 24       	eor	r0, r0
    11ce:	0a 94       	dec	r0
    11d0:	16 16       	cp	r1, r22
    11d2:	17 06       	cpc	r1, r23
    11d4:	18 06       	cpc	r1, r24
    11d6:	09 06       	cpc	r0, r25
    11d8:	08 95       	ret

000011da <__fp_pscB>:
    11da:	00 24       	eor	r0, r0
    11dc:	0a 94       	dec	r0
    11de:	12 16       	cp	r1, r18
    11e0:	13 06       	cpc	r1, r19
    11e2:	14 06       	cpc	r1, r20
    11e4:	05 06       	cpc	r0, r21
    11e6:	08 95       	ret

000011e8 <__fp_round>:
    11e8:	09 2e       	mov	r0, r25
    11ea:	03 94       	inc	r0
    11ec:	00 0c       	add	r0, r0
    11ee:	11 f4       	brne	.+4      	; 0x11f4 <__fp_round+0xc>
    11f0:	88 23       	and	r24, r24
    11f2:	52 f0       	brmi	.+20     	; 0x1208 <__fp_round+0x20>
    11f4:	bb 0f       	add	r27, r27
    11f6:	40 f4       	brcc	.+16     	; 0x1208 <__fp_round+0x20>
    11f8:	bf 2b       	or	r27, r31
    11fa:	11 f4       	brne	.+4      	; 0x1200 <__fp_round+0x18>
    11fc:	60 ff       	sbrs	r22, 0
    11fe:	04 c0       	rjmp	.+8      	; 0x1208 <__fp_round+0x20>
    1200:	6f 5f       	subi	r22, 0xFF	; 255
    1202:	7f 4f       	sbci	r23, 0xFF	; 255
    1204:	8f 4f       	sbci	r24, 0xFF	; 255
    1206:	9f 4f       	sbci	r25, 0xFF	; 255
    1208:	08 95       	ret

0000120a <__fp_split3>:
    120a:	57 fd       	sbrc	r21, 7
    120c:	90 58       	subi	r25, 0x80	; 128
    120e:	44 0f       	add	r20, r20
    1210:	55 1f       	adc	r21, r21
    1212:	59 f0       	breq	.+22     	; 0x122a <__fp_splitA+0x10>
    1214:	5f 3f       	cpi	r21, 0xFF	; 255
    1216:	71 f0       	breq	.+28     	; 0x1234 <__fp_splitA+0x1a>
    1218:	47 95       	ror	r20

0000121a <__fp_splitA>:
    121a:	88 0f       	add	r24, r24
    121c:	97 fb       	bst	r25, 7
    121e:	99 1f       	adc	r25, r25
    1220:	61 f0       	breq	.+24     	; 0x123a <__fp_splitA+0x20>
    1222:	9f 3f       	cpi	r25, 0xFF	; 255
    1224:	79 f0       	breq	.+30     	; 0x1244 <__fp_splitA+0x2a>
    1226:	87 95       	ror	r24
    1228:	08 95       	ret
    122a:	12 16       	cp	r1, r18
    122c:	13 06       	cpc	r1, r19
    122e:	14 06       	cpc	r1, r20
    1230:	55 1f       	adc	r21, r21
    1232:	f2 cf       	rjmp	.-28     	; 0x1218 <__fp_split3+0xe>
    1234:	46 95       	lsr	r20
    1236:	f1 df       	rcall	.-30     	; 0x121a <__fp_splitA>
    1238:	08 c0       	rjmp	.+16     	; 0x124a <__fp_splitA+0x30>
    123a:	16 16       	cp	r1, r22
    123c:	17 06       	cpc	r1, r23
    123e:	18 06       	cpc	r1, r24
    1240:	99 1f       	adc	r25, r25
    1242:	f1 cf       	rjmp	.-30     	; 0x1226 <__fp_splitA+0xc>
    1244:	86 95       	lsr	r24
    1246:	71 05       	cpc	r23, r1
    1248:	61 05       	cpc	r22, r1
    124a:	08 94       	sec
    124c:	08 95       	ret

0000124e <__fp_zero>:
    124e:	e8 94       	clt

00001250 <__fp_szero>:
    1250:	bb 27       	eor	r27, r27
    1252:	66 27       	eor	r22, r22
    1254:	77 27       	eor	r23, r23
    1256:	cb 01       	movw	r24, r22
    1258:	97 f9       	bld	r25, 7
    125a:	08 95       	ret

0000125c <__gesf2>:
    125c:	8a df       	rcall	.-236    	; 0x1172 <__fp_cmp>
    125e:	08 f4       	brcc	.+2      	; 0x1262 <__gesf2+0x6>
    1260:	8f ef       	ldi	r24, 0xFF	; 255
    1262:	08 95       	ret

00001264 <__mulsf3>:
    1264:	0b d0       	rcall	.+22     	; 0x127c <__mulsf3x>
    1266:	c0 cf       	rjmp	.-128    	; 0x11e8 <__fp_round>
    1268:	b1 df       	rcall	.-158    	; 0x11cc <__fp_pscA>
    126a:	28 f0       	brcs	.+10     	; 0x1276 <__mulsf3+0x12>
    126c:	b6 df       	rcall	.-148    	; 0x11da <__fp_pscB>
    126e:	18 f0       	brcs	.+6      	; 0x1276 <__mulsf3+0x12>
    1270:	95 23       	and	r25, r21
    1272:	09 f0       	breq	.+2      	; 0x1276 <__mulsf3+0x12>
    1274:	a2 cf       	rjmp	.-188    	; 0x11ba <__fp_inf>
    1276:	a7 cf       	rjmp	.-178    	; 0x11c6 <__fp_nan>
    1278:	11 24       	eor	r1, r1
    127a:	ea cf       	rjmp	.-44     	; 0x1250 <__fp_szero>

0000127c <__mulsf3x>:
    127c:	c6 df       	rcall	.-116    	; 0x120a <__fp_split3>
    127e:	a0 f3       	brcs	.-24     	; 0x1268 <__mulsf3+0x4>

00001280 <__mulsf3_pse>:
    1280:	95 9f       	mul	r25, r21
    1282:	d1 f3       	breq	.-12     	; 0x1278 <__mulsf3+0x14>
    1284:	95 0f       	add	r25, r21
    1286:	50 e0       	ldi	r21, 0x00	; 0
    1288:	55 1f       	adc	r21, r21
    128a:	62 9f       	mul	r22, r18
    128c:	f0 01       	movw	r30, r0
    128e:	72 9f       	mul	r23, r18
    1290:	bb 27       	eor	r27, r27
    1292:	f0 0d       	add	r31, r0
    1294:	b1 1d       	adc	r27, r1
    1296:	63 9f       	mul	r22, r19
    1298:	aa 27       	eor	r26, r26
    129a:	f0 0d       	add	r31, r0
    129c:	b1 1d       	adc	r27, r1
    129e:	aa 1f       	adc	r26, r26
    12a0:	64 9f       	mul	r22, r20
    12a2:	66 27       	eor	r22, r22
    12a4:	b0 0d       	add	r27, r0
    12a6:	a1 1d       	adc	r26, r1
    12a8:	66 1f       	adc	r22, r22
    12aa:	82 9f       	mul	r24, r18
    12ac:	22 27       	eor	r18, r18
    12ae:	b0 0d       	add	r27, r0
    12b0:	a1 1d       	adc	r26, r1
    12b2:	62 1f       	adc	r22, r18
    12b4:	73 9f       	mul	r23, r19
    12b6:	b0 0d       	add	r27, r0
    12b8:	a1 1d       	adc	r26, r1
    12ba:	62 1f       	adc	r22, r18
    12bc:	83 9f       	mul	r24, r19
    12be:	a0 0d       	add	r26, r0
    12c0:	61 1d       	adc	r22, r1
    12c2:	22 1f       	adc	r18, r18
    12c4:	74 9f       	mul	r23, r20
    12c6:	33 27       	eor	r19, r19
    12c8:	a0 0d       	add	r26, r0
    12ca:	61 1d       	adc	r22, r1
    12cc:	23 1f       	adc	r18, r19
    12ce:	84 9f       	mul	r24, r20
    12d0:	60 0d       	add	r22, r0
    12d2:	21 1d       	adc	r18, r1
    12d4:	82 2f       	mov	r24, r18
    12d6:	76 2f       	mov	r23, r22
    12d8:	6a 2f       	mov	r22, r26
    12da:	11 24       	eor	r1, r1
    12dc:	9f 57       	subi	r25, 0x7F	; 127
    12de:	50 40       	sbci	r21, 0x00	; 0
    12e0:	8a f0       	brmi	.+34     	; 0x1304 <__mulsf3_pse+0x84>
    12e2:	e1 f0       	breq	.+56     	; 0x131c <__mulsf3_pse+0x9c>
    12e4:	88 23       	and	r24, r24
    12e6:	4a f0       	brmi	.+18     	; 0x12fa <__mulsf3_pse+0x7a>
    12e8:	ee 0f       	add	r30, r30
    12ea:	ff 1f       	adc	r31, r31
    12ec:	bb 1f       	adc	r27, r27
    12ee:	66 1f       	adc	r22, r22
    12f0:	77 1f       	adc	r23, r23
    12f2:	88 1f       	adc	r24, r24
    12f4:	91 50       	subi	r25, 0x01	; 1
    12f6:	50 40       	sbci	r21, 0x00	; 0
    12f8:	a9 f7       	brne	.-22     	; 0x12e4 <__mulsf3_pse+0x64>
    12fa:	9e 3f       	cpi	r25, 0xFE	; 254
    12fc:	51 05       	cpc	r21, r1
    12fe:	70 f0       	brcs	.+28     	; 0x131c <__mulsf3_pse+0x9c>
    1300:	5c cf       	rjmp	.-328    	; 0x11ba <__fp_inf>
    1302:	a6 cf       	rjmp	.-180    	; 0x1250 <__fp_szero>
    1304:	5f 3f       	cpi	r21, 0xFF	; 255
    1306:	ec f3       	brlt	.-6      	; 0x1302 <__mulsf3_pse+0x82>
    1308:	98 3e       	cpi	r25, 0xE8	; 232
    130a:	dc f3       	brlt	.-10     	; 0x1302 <__mulsf3_pse+0x82>
    130c:	86 95       	lsr	r24
    130e:	77 95       	ror	r23
    1310:	67 95       	ror	r22
    1312:	b7 95       	ror	r27
    1314:	f7 95       	ror	r31
    1316:	e7 95       	ror	r30
    1318:	9f 5f       	subi	r25, 0xFF	; 255
    131a:	c1 f7       	brne	.-16     	; 0x130c <__mulsf3_pse+0x8c>
    131c:	fe 2b       	or	r31, r30
    131e:	88 0f       	add	r24, r24
    1320:	91 1d       	adc	r25, r1
    1322:	96 95       	lsr	r25
    1324:	87 95       	ror	r24
    1326:	97 f9       	bld	r25, 7
    1328:	08 95       	ret

0000132a <__tablejump2__>:
    132a:	ee 0f       	add	r30, r30
    132c:	ff 1f       	adc	r31, r31

0000132e <__tablejump__>:
    132e:	05 90       	lpm	r0, Z+
    1330:	f4 91       	lpm	r31, Z
    1332:	e0 2d       	mov	r30, r0
    1334:	19 94       	eijmp

00001336 <fdevopen>:
    1336:	0f 93       	push	r16
    1338:	1f 93       	push	r17
    133a:	cf 93       	push	r28
    133c:	df 93       	push	r29
    133e:	ec 01       	movw	r28, r24
    1340:	8b 01       	movw	r16, r22
    1342:	00 97       	sbiw	r24, 0x00	; 0
    1344:	31 f4       	brne	.+12     	; 0x1352 <fdevopen+0x1c>
    1346:	61 15       	cp	r22, r1
    1348:	71 05       	cpc	r23, r1
    134a:	19 f4       	brne	.+6      	; 0x1352 <fdevopen+0x1c>
    134c:	80 e0       	ldi	r24, 0x00	; 0
    134e:	90 e0       	ldi	r25, 0x00	; 0
    1350:	37 c0       	rjmp	.+110    	; 0x13c0 <fdevopen+0x8a>
    1352:	6e e0       	ldi	r22, 0x0E	; 14
    1354:	70 e0       	ldi	r23, 0x00	; 0
    1356:	81 e0       	ldi	r24, 0x01	; 1
    1358:	90 e0       	ldi	r25, 0x00	; 0
    135a:	63 d2       	rcall	.+1222   	; 0x1822 <calloc>
    135c:	fc 01       	movw	r30, r24
    135e:	00 97       	sbiw	r24, 0x00	; 0
    1360:	a9 f3       	breq	.-22     	; 0x134c <fdevopen+0x16>
    1362:	80 e8       	ldi	r24, 0x80	; 128
    1364:	83 83       	std	Z+3, r24	; 0x03
    1366:	01 15       	cp	r16, r1
    1368:	11 05       	cpc	r17, r1
    136a:	71 f0       	breq	.+28     	; 0x1388 <fdevopen+0x52>
    136c:	13 87       	std	Z+11, r17	; 0x0b
    136e:	02 87       	std	Z+10, r16	; 0x0a
    1370:	81 e8       	ldi	r24, 0x81	; 129
    1372:	83 83       	std	Z+3, r24	; 0x03
    1374:	80 91 da 02 	lds	r24, 0x02DA
    1378:	90 91 db 02 	lds	r25, 0x02DB
    137c:	89 2b       	or	r24, r25
    137e:	21 f4       	brne	.+8      	; 0x1388 <fdevopen+0x52>
    1380:	f0 93 db 02 	sts	0x02DB, r31
    1384:	e0 93 da 02 	sts	0x02DA, r30
    1388:	20 97       	sbiw	r28, 0x00	; 0
    138a:	c9 f0       	breq	.+50     	; 0x13be <fdevopen+0x88>
    138c:	d1 87       	std	Z+9, r29	; 0x09
    138e:	c0 87       	std	Z+8, r28	; 0x08
    1390:	83 81       	ldd	r24, Z+3	; 0x03
    1392:	82 60       	ori	r24, 0x02	; 2
    1394:	83 83       	std	Z+3, r24	; 0x03
    1396:	80 91 dc 02 	lds	r24, 0x02DC
    139a:	90 91 dd 02 	lds	r25, 0x02DD
    139e:	89 2b       	or	r24, r25
    13a0:	71 f4       	brne	.+28     	; 0x13be <fdevopen+0x88>
    13a2:	f0 93 dd 02 	sts	0x02DD, r31
    13a6:	e0 93 dc 02 	sts	0x02DC, r30
    13aa:	80 91 de 02 	lds	r24, 0x02DE
    13ae:	90 91 df 02 	lds	r25, 0x02DF
    13b2:	89 2b       	or	r24, r25
    13b4:	21 f4       	brne	.+8      	; 0x13be <fdevopen+0x88>
    13b6:	f0 93 df 02 	sts	0x02DF, r31
    13ba:	e0 93 de 02 	sts	0x02DE, r30
    13be:	cf 01       	movw	r24, r30
    13c0:	df 91       	pop	r29
    13c2:	cf 91       	pop	r28
    13c4:	1f 91       	pop	r17
    13c6:	0f 91       	pop	r16
    13c8:	08 95       	ret

000013ca <printf>:
    13ca:	cf 93       	push	r28
    13cc:	df 93       	push	r29
    13ce:	cd b7       	in	r28, 0x3d	; 61
    13d0:	de b7       	in	r29, 0x3e	; 62
    13d2:	fe 01       	movw	r30, r28
    13d4:	36 96       	adiw	r30, 0x06	; 6
    13d6:	61 91       	ld	r22, Z+
    13d8:	71 91       	ld	r23, Z+
    13da:	af 01       	movw	r20, r30
    13dc:	80 91 dc 02 	lds	r24, 0x02DC
    13e0:	90 91 dd 02 	lds	r25, 0x02DD
    13e4:	30 d0       	rcall	.+96     	; 0x1446 <vfprintf>
    13e6:	df 91       	pop	r29
    13e8:	cf 91       	pop	r28
    13ea:	08 95       	ret

000013ec <puts>:
    13ec:	0f 93       	push	r16
    13ee:	1f 93       	push	r17
    13f0:	cf 93       	push	r28
    13f2:	df 93       	push	r29
    13f4:	e0 91 dc 02 	lds	r30, 0x02DC
    13f8:	f0 91 dd 02 	lds	r31, 0x02DD
    13fc:	23 81       	ldd	r18, Z+3	; 0x03
    13fe:	21 ff       	sbrs	r18, 1
    1400:	1b c0       	rjmp	.+54     	; 0x1438 <puts+0x4c>
    1402:	ec 01       	movw	r28, r24
    1404:	00 e0       	ldi	r16, 0x00	; 0
    1406:	10 e0       	ldi	r17, 0x00	; 0
    1408:	89 91       	ld	r24, Y+
    140a:	60 91 dc 02 	lds	r22, 0x02DC
    140e:	70 91 dd 02 	lds	r23, 0x02DD
    1412:	db 01       	movw	r26, r22
    1414:	18 96       	adiw	r26, 0x08	; 8
    1416:	ed 91       	ld	r30, X+
    1418:	fc 91       	ld	r31, X
    141a:	19 97       	sbiw	r26, 0x09	; 9
    141c:	88 23       	and	r24, r24
    141e:	31 f0       	breq	.+12     	; 0x142c <puts+0x40>
    1420:	19 95       	eicall
    1422:	89 2b       	or	r24, r25
    1424:	89 f3       	breq	.-30     	; 0x1408 <puts+0x1c>
    1426:	0f ef       	ldi	r16, 0xFF	; 255
    1428:	1f ef       	ldi	r17, 0xFF	; 255
    142a:	ee cf       	rjmp	.-36     	; 0x1408 <puts+0x1c>
    142c:	8a e0       	ldi	r24, 0x0A	; 10
    142e:	19 95       	eicall
    1430:	89 2b       	or	r24, r25
    1432:	11 f4       	brne	.+4      	; 0x1438 <puts+0x4c>
    1434:	c8 01       	movw	r24, r16
    1436:	02 c0       	rjmp	.+4      	; 0x143c <puts+0x50>
    1438:	8f ef       	ldi	r24, 0xFF	; 255
    143a:	9f ef       	ldi	r25, 0xFF	; 255
    143c:	df 91       	pop	r29
    143e:	cf 91       	pop	r28
    1440:	1f 91       	pop	r17
    1442:	0f 91       	pop	r16
    1444:	08 95       	ret

00001446 <vfprintf>:
    1446:	2f 92       	push	r2
    1448:	3f 92       	push	r3
    144a:	4f 92       	push	r4
    144c:	5f 92       	push	r5
    144e:	6f 92       	push	r6
    1450:	7f 92       	push	r7
    1452:	8f 92       	push	r8
    1454:	9f 92       	push	r9
    1456:	af 92       	push	r10
    1458:	bf 92       	push	r11
    145a:	cf 92       	push	r12
    145c:	df 92       	push	r13
    145e:	ef 92       	push	r14
    1460:	ff 92       	push	r15
    1462:	0f 93       	push	r16
    1464:	1f 93       	push	r17
    1466:	cf 93       	push	r28
    1468:	df 93       	push	r29
    146a:	cd b7       	in	r28, 0x3d	; 61
    146c:	de b7       	in	r29, 0x3e	; 62
    146e:	2c 97       	sbiw	r28, 0x0c	; 12
    1470:	0f b6       	in	r0, 0x3f	; 63
    1472:	f8 94       	cli
    1474:	de bf       	out	0x3e, r29	; 62
    1476:	0f be       	out	0x3f, r0	; 63
    1478:	cd bf       	out	0x3d, r28	; 61
    147a:	7c 01       	movw	r14, r24
    147c:	6b 01       	movw	r12, r22
    147e:	8a 01       	movw	r16, r20
    1480:	fc 01       	movw	r30, r24
    1482:	17 82       	std	Z+7, r1	; 0x07
    1484:	16 82       	std	Z+6, r1	; 0x06
    1486:	83 81       	ldd	r24, Z+3	; 0x03
    1488:	81 ff       	sbrs	r24, 1
    148a:	b0 c1       	rjmp	.+864    	; 0x17ec <vfprintf+0x3a6>
    148c:	ce 01       	movw	r24, r28
    148e:	01 96       	adiw	r24, 0x01	; 1
    1490:	4c 01       	movw	r8, r24
    1492:	f7 01       	movw	r30, r14
    1494:	93 81       	ldd	r25, Z+3	; 0x03
    1496:	f6 01       	movw	r30, r12
    1498:	93 fd       	sbrc	r25, 3
    149a:	85 91       	lpm	r24, Z+
    149c:	93 ff       	sbrs	r25, 3
    149e:	81 91       	ld	r24, Z+
    14a0:	6f 01       	movw	r12, r30
    14a2:	88 23       	and	r24, r24
    14a4:	09 f4       	brne	.+2      	; 0x14a8 <vfprintf+0x62>
    14a6:	9e c1       	rjmp	.+828    	; 0x17e4 <vfprintf+0x39e>
    14a8:	85 32       	cpi	r24, 0x25	; 37
    14aa:	39 f4       	brne	.+14     	; 0x14ba <vfprintf+0x74>
    14ac:	93 fd       	sbrc	r25, 3
    14ae:	85 91       	lpm	r24, Z+
    14b0:	93 ff       	sbrs	r25, 3
    14b2:	81 91       	ld	r24, Z+
    14b4:	6f 01       	movw	r12, r30
    14b6:	85 32       	cpi	r24, 0x25	; 37
    14b8:	21 f4       	brne	.+8      	; 0x14c2 <vfprintf+0x7c>
    14ba:	b7 01       	movw	r22, r14
    14bc:	90 e0       	ldi	r25, 0x00	; 0
    14be:	0f d3       	rcall	.+1566   	; 0x1ade <fputc>
    14c0:	e8 cf       	rjmp	.-48     	; 0x1492 <vfprintf+0x4c>
    14c2:	51 2c       	mov	r5, r1
    14c4:	31 2c       	mov	r3, r1
    14c6:	20 e0       	ldi	r18, 0x00	; 0
    14c8:	20 32       	cpi	r18, 0x20	; 32
    14ca:	a0 f4       	brcc	.+40     	; 0x14f4 <vfprintf+0xae>
    14cc:	8b 32       	cpi	r24, 0x2B	; 43
    14ce:	69 f0       	breq	.+26     	; 0x14ea <vfprintf+0xa4>
    14d0:	30 f4       	brcc	.+12     	; 0x14de <vfprintf+0x98>
    14d2:	80 32       	cpi	r24, 0x20	; 32
    14d4:	59 f0       	breq	.+22     	; 0x14ec <vfprintf+0xa6>
    14d6:	83 32       	cpi	r24, 0x23	; 35
    14d8:	69 f4       	brne	.+26     	; 0x14f4 <vfprintf+0xae>
    14da:	20 61       	ori	r18, 0x10	; 16
    14dc:	2c c0       	rjmp	.+88     	; 0x1536 <vfprintf+0xf0>
    14de:	8d 32       	cpi	r24, 0x2D	; 45
    14e0:	39 f0       	breq	.+14     	; 0x14f0 <vfprintf+0xaa>
    14e2:	80 33       	cpi	r24, 0x30	; 48
    14e4:	39 f4       	brne	.+14     	; 0x14f4 <vfprintf+0xae>
    14e6:	21 60       	ori	r18, 0x01	; 1
    14e8:	26 c0       	rjmp	.+76     	; 0x1536 <vfprintf+0xf0>
    14ea:	22 60       	ori	r18, 0x02	; 2
    14ec:	24 60       	ori	r18, 0x04	; 4
    14ee:	23 c0       	rjmp	.+70     	; 0x1536 <vfprintf+0xf0>
    14f0:	28 60       	ori	r18, 0x08	; 8
    14f2:	21 c0       	rjmp	.+66     	; 0x1536 <vfprintf+0xf0>
    14f4:	27 fd       	sbrc	r18, 7
    14f6:	27 c0       	rjmp	.+78     	; 0x1546 <vfprintf+0x100>
    14f8:	30 ed       	ldi	r19, 0xD0	; 208
    14fa:	38 0f       	add	r19, r24
    14fc:	3a 30       	cpi	r19, 0x0A	; 10
    14fe:	78 f4       	brcc	.+30     	; 0x151e <vfprintf+0xd8>
    1500:	26 ff       	sbrs	r18, 6
    1502:	06 c0       	rjmp	.+12     	; 0x1510 <vfprintf+0xca>
    1504:	fa e0       	ldi	r31, 0x0A	; 10
    1506:	5f 9e       	mul	r5, r31
    1508:	30 0d       	add	r19, r0
    150a:	11 24       	eor	r1, r1
    150c:	53 2e       	mov	r5, r19
    150e:	13 c0       	rjmp	.+38     	; 0x1536 <vfprintf+0xf0>
    1510:	8a e0       	ldi	r24, 0x0A	; 10
    1512:	38 9e       	mul	r3, r24
    1514:	30 0d       	add	r19, r0
    1516:	11 24       	eor	r1, r1
    1518:	33 2e       	mov	r3, r19
    151a:	20 62       	ori	r18, 0x20	; 32
    151c:	0c c0       	rjmp	.+24     	; 0x1536 <vfprintf+0xf0>
    151e:	8e 32       	cpi	r24, 0x2E	; 46
    1520:	21 f4       	brne	.+8      	; 0x152a <vfprintf+0xe4>
    1522:	26 fd       	sbrc	r18, 6
    1524:	5f c1       	rjmp	.+702    	; 0x17e4 <vfprintf+0x39e>
    1526:	20 64       	ori	r18, 0x40	; 64
    1528:	06 c0       	rjmp	.+12     	; 0x1536 <vfprintf+0xf0>
    152a:	8c 36       	cpi	r24, 0x6C	; 108
    152c:	11 f4       	brne	.+4      	; 0x1532 <vfprintf+0xec>
    152e:	20 68       	ori	r18, 0x80	; 128
    1530:	02 c0       	rjmp	.+4      	; 0x1536 <vfprintf+0xf0>
    1532:	88 36       	cpi	r24, 0x68	; 104
    1534:	41 f4       	brne	.+16     	; 0x1546 <vfprintf+0x100>
    1536:	f6 01       	movw	r30, r12
    1538:	93 fd       	sbrc	r25, 3
    153a:	85 91       	lpm	r24, Z+
    153c:	93 ff       	sbrs	r25, 3
    153e:	81 91       	ld	r24, Z+
    1540:	6f 01       	movw	r12, r30
    1542:	81 11       	cpse	r24, r1
    1544:	c1 cf       	rjmp	.-126    	; 0x14c8 <vfprintf+0x82>
    1546:	98 2f       	mov	r25, r24
    1548:	9f 7d       	andi	r25, 0xDF	; 223
    154a:	95 54       	subi	r25, 0x45	; 69
    154c:	93 30       	cpi	r25, 0x03	; 3
    154e:	28 f4       	brcc	.+10     	; 0x155a <vfprintf+0x114>
    1550:	0c 5f       	subi	r16, 0xFC	; 252
    1552:	1f 4f       	sbci	r17, 0xFF	; 255
    1554:	ff e3       	ldi	r31, 0x3F	; 63
    1556:	f9 83       	std	Y+1, r31	; 0x01
    1558:	0d c0       	rjmp	.+26     	; 0x1574 <vfprintf+0x12e>
    155a:	83 36       	cpi	r24, 0x63	; 99
    155c:	31 f0       	breq	.+12     	; 0x156a <vfprintf+0x124>
    155e:	83 37       	cpi	r24, 0x73	; 115
    1560:	71 f0       	breq	.+28     	; 0x157e <vfprintf+0x138>
    1562:	83 35       	cpi	r24, 0x53	; 83
    1564:	09 f0       	breq	.+2      	; 0x1568 <vfprintf+0x122>
    1566:	57 c0       	rjmp	.+174    	; 0x1616 <vfprintf+0x1d0>
    1568:	21 c0       	rjmp	.+66     	; 0x15ac <vfprintf+0x166>
    156a:	f8 01       	movw	r30, r16
    156c:	80 81       	ld	r24, Z
    156e:	89 83       	std	Y+1, r24	; 0x01
    1570:	0e 5f       	subi	r16, 0xFE	; 254
    1572:	1f 4f       	sbci	r17, 0xFF	; 255
    1574:	44 24       	eor	r4, r4
    1576:	43 94       	inc	r4
    1578:	51 2c       	mov	r5, r1
    157a:	54 01       	movw	r10, r8
    157c:	14 c0       	rjmp	.+40     	; 0x15a6 <vfprintf+0x160>
    157e:	38 01       	movw	r6, r16
    1580:	f2 e0       	ldi	r31, 0x02	; 2
    1582:	6f 0e       	add	r6, r31
    1584:	71 1c       	adc	r7, r1
    1586:	f8 01       	movw	r30, r16
    1588:	a0 80       	ld	r10, Z
    158a:	b1 80       	ldd	r11, Z+1	; 0x01
    158c:	26 ff       	sbrs	r18, 6
    158e:	03 c0       	rjmp	.+6      	; 0x1596 <vfprintf+0x150>
    1590:	65 2d       	mov	r22, r5
    1592:	70 e0       	ldi	r23, 0x00	; 0
    1594:	02 c0       	rjmp	.+4      	; 0x159a <vfprintf+0x154>
    1596:	6f ef       	ldi	r22, 0xFF	; 255
    1598:	7f ef       	ldi	r23, 0xFF	; 255
    159a:	c5 01       	movw	r24, r10
    159c:	2c 87       	std	Y+12, r18	; 0x0c
    159e:	94 d2       	rcall	.+1320   	; 0x1ac8 <strnlen>
    15a0:	2c 01       	movw	r4, r24
    15a2:	83 01       	movw	r16, r6
    15a4:	2c 85       	ldd	r18, Y+12	; 0x0c
    15a6:	2f 77       	andi	r18, 0x7F	; 127
    15a8:	22 2e       	mov	r2, r18
    15aa:	16 c0       	rjmp	.+44     	; 0x15d8 <vfprintf+0x192>
    15ac:	38 01       	movw	r6, r16
    15ae:	f2 e0       	ldi	r31, 0x02	; 2
    15b0:	6f 0e       	add	r6, r31
    15b2:	71 1c       	adc	r7, r1
    15b4:	f8 01       	movw	r30, r16
    15b6:	a0 80       	ld	r10, Z
    15b8:	b1 80       	ldd	r11, Z+1	; 0x01
    15ba:	26 ff       	sbrs	r18, 6
    15bc:	03 c0       	rjmp	.+6      	; 0x15c4 <vfprintf+0x17e>
    15be:	65 2d       	mov	r22, r5
    15c0:	70 e0       	ldi	r23, 0x00	; 0
    15c2:	02 c0       	rjmp	.+4      	; 0x15c8 <vfprintf+0x182>
    15c4:	6f ef       	ldi	r22, 0xFF	; 255
    15c6:	7f ef       	ldi	r23, 0xFF	; 255
    15c8:	c5 01       	movw	r24, r10
    15ca:	2c 87       	std	Y+12, r18	; 0x0c
    15cc:	6b d2       	rcall	.+1238   	; 0x1aa4 <strnlen_P>
    15ce:	2c 01       	movw	r4, r24
    15d0:	2c 85       	ldd	r18, Y+12	; 0x0c
    15d2:	20 68       	ori	r18, 0x80	; 128
    15d4:	22 2e       	mov	r2, r18
    15d6:	83 01       	movw	r16, r6
    15d8:	23 fc       	sbrc	r2, 3
    15da:	19 c0       	rjmp	.+50     	; 0x160e <vfprintf+0x1c8>
    15dc:	83 2d       	mov	r24, r3
    15de:	90 e0       	ldi	r25, 0x00	; 0
    15e0:	48 16       	cp	r4, r24
    15e2:	59 06       	cpc	r5, r25
    15e4:	a0 f4       	brcc	.+40     	; 0x160e <vfprintf+0x1c8>
    15e6:	b7 01       	movw	r22, r14
    15e8:	80 e2       	ldi	r24, 0x20	; 32
    15ea:	90 e0       	ldi	r25, 0x00	; 0
    15ec:	78 d2       	rcall	.+1264   	; 0x1ade <fputc>
    15ee:	3a 94       	dec	r3
    15f0:	f5 cf       	rjmp	.-22     	; 0x15dc <vfprintf+0x196>
    15f2:	f5 01       	movw	r30, r10
    15f4:	27 fc       	sbrc	r2, 7
    15f6:	85 91       	lpm	r24, Z+
    15f8:	27 fe       	sbrs	r2, 7
    15fa:	81 91       	ld	r24, Z+
    15fc:	5f 01       	movw	r10, r30
    15fe:	b7 01       	movw	r22, r14
    1600:	90 e0       	ldi	r25, 0x00	; 0
    1602:	6d d2       	rcall	.+1242   	; 0x1ade <fputc>
    1604:	31 10       	cpse	r3, r1
    1606:	3a 94       	dec	r3
    1608:	f1 e0       	ldi	r31, 0x01	; 1
    160a:	4f 1a       	sub	r4, r31
    160c:	51 08       	sbc	r5, r1
    160e:	41 14       	cp	r4, r1
    1610:	51 04       	cpc	r5, r1
    1612:	79 f7       	brne	.-34     	; 0x15f2 <vfprintf+0x1ac>
    1614:	de c0       	rjmp	.+444    	; 0x17d2 <vfprintf+0x38c>
    1616:	84 36       	cpi	r24, 0x64	; 100
    1618:	11 f0       	breq	.+4      	; 0x161e <vfprintf+0x1d8>
    161a:	89 36       	cpi	r24, 0x69	; 105
    161c:	31 f5       	brne	.+76     	; 0x166a <vfprintf+0x224>
    161e:	f8 01       	movw	r30, r16
    1620:	27 ff       	sbrs	r18, 7
    1622:	07 c0       	rjmp	.+14     	; 0x1632 <vfprintf+0x1ec>
    1624:	60 81       	ld	r22, Z
    1626:	71 81       	ldd	r23, Z+1	; 0x01
    1628:	82 81       	ldd	r24, Z+2	; 0x02
    162a:	93 81       	ldd	r25, Z+3	; 0x03
    162c:	0c 5f       	subi	r16, 0xFC	; 252
    162e:	1f 4f       	sbci	r17, 0xFF	; 255
    1630:	08 c0       	rjmp	.+16     	; 0x1642 <vfprintf+0x1fc>
    1632:	60 81       	ld	r22, Z
    1634:	71 81       	ldd	r23, Z+1	; 0x01
    1636:	88 27       	eor	r24, r24
    1638:	77 fd       	sbrc	r23, 7
    163a:	80 95       	com	r24
    163c:	98 2f       	mov	r25, r24
    163e:	0e 5f       	subi	r16, 0xFE	; 254
    1640:	1f 4f       	sbci	r17, 0xFF	; 255
    1642:	2f 76       	andi	r18, 0x6F	; 111
    1644:	b2 2e       	mov	r11, r18
    1646:	97 ff       	sbrs	r25, 7
    1648:	09 c0       	rjmp	.+18     	; 0x165c <vfprintf+0x216>
    164a:	90 95       	com	r25
    164c:	80 95       	com	r24
    164e:	70 95       	com	r23
    1650:	61 95       	neg	r22
    1652:	7f 4f       	sbci	r23, 0xFF	; 255
    1654:	8f 4f       	sbci	r24, 0xFF	; 255
    1656:	9f 4f       	sbci	r25, 0xFF	; 255
    1658:	20 68       	ori	r18, 0x80	; 128
    165a:	b2 2e       	mov	r11, r18
    165c:	2a e0       	ldi	r18, 0x0A	; 10
    165e:	30 e0       	ldi	r19, 0x00	; 0
    1660:	a4 01       	movw	r20, r8
    1662:	6f d2       	rcall	.+1246   	; 0x1b42 <__ultoa_invert>
    1664:	a8 2e       	mov	r10, r24
    1666:	a8 18       	sub	r10, r8
    1668:	43 c0       	rjmp	.+134    	; 0x16f0 <vfprintf+0x2aa>
    166a:	85 37       	cpi	r24, 0x75	; 117
    166c:	29 f4       	brne	.+10     	; 0x1678 <vfprintf+0x232>
    166e:	2f 7e       	andi	r18, 0xEF	; 239
    1670:	b2 2e       	mov	r11, r18
    1672:	2a e0       	ldi	r18, 0x0A	; 10
    1674:	30 e0       	ldi	r19, 0x00	; 0
    1676:	25 c0       	rjmp	.+74     	; 0x16c2 <vfprintf+0x27c>
    1678:	f2 2f       	mov	r31, r18
    167a:	f9 7f       	andi	r31, 0xF9	; 249
    167c:	bf 2e       	mov	r11, r31
    167e:	8f 36       	cpi	r24, 0x6F	; 111
    1680:	c1 f0       	breq	.+48     	; 0x16b2 <vfprintf+0x26c>
    1682:	18 f4       	brcc	.+6      	; 0x168a <vfprintf+0x244>
    1684:	88 35       	cpi	r24, 0x58	; 88
    1686:	79 f0       	breq	.+30     	; 0x16a6 <vfprintf+0x260>
    1688:	ad c0       	rjmp	.+346    	; 0x17e4 <vfprintf+0x39e>
    168a:	80 37       	cpi	r24, 0x70	; 112
    168c:	19 f0       	breq	.+6      	; 0x1694 <vfprintf+0x24e>
    168e:	88 37       	cpi	r24, 0x78	; 120
    1690:	21 f0       	breq	.+8      	; 0x169a <vfprintf+0x254>
    1692:	a8 c0       	rjmp	.+336    	; 0x17e4 <vfprintf+0x39e>
    1694:	2f 2f       	mov	r18, r31
    1696:	20 61       	ori	r18, 0x10	; 16
    1698:	b2 2e       	mov	r11, r18
    169a:	b4 fe       	sbrs	r11, 4
    169c:	0d c0       	rjmp	.+26     	; 0x16b8 <vfprintf+0x272>
    169e:	8b 2d       	mov	r24, r11
    16a0:	84 60       	ori	r24, 0x04	; 4
    16a2:	b8 2e       	mov	r11, r24
    16a4:	09 c0       	rjmp	.+18     	; 0x16b8 <vfprintf+0x272>
    16a6:	24 ff       	sbrs	r18, 4
    16a8:	0a c0       	rjmp	.+20     	; 0x16be <vfprintf+0x278>
    16aa:	9f 2f       	mov	r25, r31
    16ac:	96 60       	ori	r25, 0x06	; 6
    16ae:	b9 2e       	mov	r11, r25
    16b0:	06 c0       	rjmp	.+12     	; 0x16be <vfprintf+0x278>
    16b2:	28 e0       	ldi	r18, 0x08	; 8
    16b4:	30 e0       	ldi	r19, 0x00	; 0
    16b6:	05 c0       	rjmp	.+10     	; 0x16c2 <vfprintf+0x27c>
    16b8:	20 e1       	ldi	r18, 0x10	; 16
    16ba:	30 e0       	ldi	r19, 0x00	; 0
    16bc:	02 c0       	rjmp	.+4      	; 0x16c2 <vfprintf+0x27c>
    16be:	20 e1       	ldi	r18, 0x10	; 16
    16c0:	32 e0       	ldi	r19, 0x02	; 2
    16c2:	f8 01       	movw	r30, r16
    16c4:	b7 fe       	sbrs	r11, 7
    16c6:	07 c0       	rjmp	.+14     	; 0x16d6 <vfprintf+0x290>
    16c8:	60 81       	ld	r22, Z
    16ca:	71 81       	ldd	r23, Z+1	; 0x01
    16cc:	82 81       	ldd	r24, Z+2	; 0x02
    16ce:	93 81       	ldd	r25, Z+3	; 0x03
    16d0:	0c 5f       	subi	r16, 0xFC	; 252
    16d2:	1f 4f       	sbci	r17, 0xFF	; 255
    16d4:	06 c0       	rjmp	.+12     	; 0x16e2 <vfprintf+0x29c>
    16d6:	60 81       	ld	r22, Z
    16d8:	71 81       	ldd	r23, Z+1	; 0x01
    16da:	80 e0       	ldi	r24, 0x00	; 0
    16dc:	90 e0       	ldi	r25, 0x00	; 0
    16de:	0e 5f       	subi	r16, 0xFE	; 254
    16e0:	1f 4f       	sbci	r17, 0xFF	; 255
    16e2:	a4 01       	movw	r20, r8
    16e4:	2e d2       	rcall	.+1116   	; 0x1b42 <__ultoa_invert>
    16e6:	a8 2e       	mov	r10, r24
    16e8:	a8 18       	sub	r10, r8
    16ea:	fb 2d       	mov	r31, r11
    16ec:	ff 77       	andi	r31, 0x7F	; 127
    16ee:	bf 2e       	mov	r11, r31
    16f0:	b6 fe       	sbrs	r11, 6
    16f2:	0b c0       	rjmp	.+22     	; 0x170a <vfprintf+0x2c4>
    16f4:	2b 2d       	mov	r18, r11
    16f6:	2e 7f       	andi	r18, 0xFE	; 254
    16f8:	a5 14       	cp	r10, r5
    16fa:	50 f4       	brcc	.+20     	; 0x1710 <vfprintf+0x2ca>
    16fc:	b4 fe       	sbrs	r11, 4
    16fe:	0a c0       	rjmp	.+20     	; 0x1714 <vfprintf+0x2ce>
    1700:	b2 fc       	sbrc	r11, 2
    1702:	08 c0       	rjmp	.+16     	; 0x1714 <vfprintf+0x2ce>
    1704:	2b 2d       	mov	r18, r11
    1706:	2e 7e       	andi	r18, 0xEE	; 238
    1708:	05 c0       	rjmp	.+10     	; 0x1714 <vfprintf+0x2ce>
    170a:	7a 2c       	mov	r7, r10
    170c:	2b 2d       	mov	r18, r11
    170e:	03 c0       	rjmp	.+6      	; 0x1716 <vfprintf+0x2d0>
    1710:	7a 2c       	mov	r7, r10
    1712:	01 c0       	rjmp	.+2      	; 0x1716 <vfprintf+0x2d0>
    1714:	75 2c       	mov	r7, r5
    1716:	24 ff       	sbrs	r18, 4
    1718:	0d c0       	rjmp	.+26     	; 0x1734 <vfprintf+0x2ee>
    171a:	fe 01       	movw	r30, r28
    171c:	ea 0d       	add	r30, r10
    171e:	f1 1d       	adc	r31, r1
    1720:	80 81       	ld	r24, Z
    1722:	80 33       	cpi	r24, 0x30	; 48
    1724:	11 f4       	brne	.+4      	; 0x172a <vfprintf+0x2e4>
    1726:	29 7e       	andi	r18, 0xE9	; 233
    1728:	09 c0       	rjmp	.+18     	; 0x173c <vfprintf+0x2f6>
    172a:	22 ff       	sbrs	r18, 2
    172c:	06 c0       	rjmp	.+12     	; 0x173a <vfprintf+0x2f4>
    172e:	73 94       	inc	r7
    1730:	73 94       	inc	r7
    1732:	04 c0       	rjmp	.+8      	; 0x173c <vfprintf+0x2f6>
    1734:	82 2f       	mov	r24, r18
    1736:	86 78       	andi	r24, 0x86	; 134
    1738:	09 f0       	breq	.+2      	; 0x173c <vfprintf+0x2f6>
    173a:	73 94       	inc	r7
    173c:	23 fd       	sbrc	r18, 3
    173e:	12 c0       	rjmp	.+36     	; 0x1764 <vfprintf+0x31e>
    1740:	20 ff       	sbrs	r18, 0
    1742:	06 c0       	rjmp	.+12     	; 0x1750 <vfprintf+0x30a>
    1744:	5a 2c       	mov	r5, r10
    1746:	73 14       	cp	r7, r3
    1748:	18 f4       	brcc	.+6      	; 0x1750 <vfprintf+0x30a>
    174a:	53 0c       	add	r5, r3
    174c:	57 18       	sub	r5, r7
    174e:	73 2c       	mov	r7, r3
    1750:	73 14       	cp	r7, r3
    1752:	60 f4       	brcc	.+24     	; 0x176c <vfprintf+0x326>
    1754:	b7 01       	movw	r22, r14
    1756:	80 e2       	ldi	r24, 0x20	; 32
    1758:	90 e0       	ldi	r25, 0x00	; 0
    175a:	2c 87       	std	Y+12, r18	; 0x0c
    175c:	c0 d1       	rcall	.+896    	; 0x1ade <fputc>
    175e:	73 94       	inc	r7
    1760:	2c 85       	ldd	r18, Y+12	; 0x0c
    1762:	f6 cf       	rjmp	.-20     	; 0x1750 <vfprintf+0x30a>
    1764:	73 14       	cp	r7, r3
    1766:	10 f4       	brcc	.+4      	; 0x176c <vfprintf+0x326>
    1768:	37 18       	sub	r3, r7
    176a:	01 c0       	rjmp	.+2      	; 0x176e <vfprintf+0x328>
    176c:	31 2c       	mov	r3, r1
    176e:	24 ff       	sbrs	r18, 4
    1770:	11 c0       	rjmp	.+34     	; 0x1794 <vfprintf+0x34e>
    1772:	b7 01       	movw	r22, r14
    1774:	80 e3       	ldi	r24, 0x30	; 48
    1776:	90 e0       	ldi	r25, 0x00	; 0
    1778:	2c 87       	std	Y+12, r18	; 0x0c
    177a:	b1 d1       	rcall	.+866    	; 0x1ade <fputc>
    177c:	2c 85       	ldd	r18, Y+12	; 0x0c
    177e:	22 ff       	sbrs	r18, 2
    1780:	16 c0       	rjmp	.+44     	; 0x17ae <vfprintf+0x368>
    1782:	21 ff       	sbrs	r18, 1
    1784:	03 c0       	rjmp	.+6      	; 0x178c <vfprintf+0x346>
    1786:	88 e5       	ldi	r24, 0x58	; 88
    1788:	90 e0       	ldi	r25, 0x00	; 0
    178a:	02 c0       	rjmp	.+4      	; 0x1790 <vfprintf+0x34a>
    178c:	88 e7       	ldi	r24, 0x78	; 120
    178e:	90 e0       	ldi	r25, 0x00	; 0
    1790:	b7 01       	movw	r22, r14
    1792:	0c c0       	rjmp	.+24     	; 0x17ac <vfprintf+0x366>
    1794:	82 2f       	mov	r24, r18
    1796:	86 78       	andi	r24, 0x86	; 134
    1798:	51 f0       	breq	.+20     	; 0x17ae <vfprintf+0x368>
    179a:	21 fd       	sbrc	r18, 1
    179c:	02 c0       	rjmp	.+4      	; 0x17a2 <vfprintf+0x35c>
    179e:	80 e2       	ldi	r24, 0x20	; 32
    17a0:	01 c0       	rjmp	.+2      	; 0x17a4 <vfprintf+0x35e>
    17a2:	8b e2       	ldi	r24, 0x2B	; 43
    17a4:	27 fd       	sbrc	r18, 7
    17a6:	8d e2       	ldi	r24, 0x2D	; 45
    17a8:	b7 01       	movw	r22, r14
    17aa:	90 e0       	ldi	r25, 0x00	; 0
    17ac:	98 d1       	rcall	.+816    	; 0x1ade <fputc>
    17ae:	a5 14       	cp	r10, r5
    17b0:	30 f4       	brcc	.+12     	; 0x17be <vfprintf+0x378>
    17b2:	b7 01       	movw	r22, r14
    17b4:	80 e3       	ldi	r24, 0x30	; 48
    17b6:	90 e0       	ldi	r25, 0x00	; 0
    17b8:	92 d1       	rcall	.+804    	; 0x1ade <fputc>
    17ba:	5a 94       	dec	r5
    17bc:	f8 cf       	rjmp	.-16     	; 0x17ae <vfprintf+0x368>
    17be:	aa 94       	dec	r10
    17c0:	f4 01       	movw	r30, r8
    17c2:	ea 0d       	add	r30, r10
    17c4:	f1 1d       	adc	r31, r1
    17c6:	80 81       	ld	r24, Z
    17c8:	b7 01       	movw	r22, r14
    17ca:	90 e0       	ldi	r25, 0x00	; 0
    17cc:	88 d1       	rcall	.+784    	; 0x1ade <fputc>
    17ce:	a1 10       	cpse	r10, r1
    17d0:	f6 cf       	rjmp	.-20     	; 0x17be <vfprintf+0x378>
    17d2:	33 20       	and	r3, r3
    17d4:	09 f4       	brne	.+2      	; 0x17d8 <vfprintf+0x392>
    17d6:	5d ce       	rjmp	.-838    	; 0x1492 <vfprintf+0x4c>
    17d8:	b7 01       	movw	r22, r14
    17da:	80 e2       	ldi	r24, 0x20	; 32
    17dc:	90 e0       	ldi	r25, 0x00	; 0
    17de:	7f d1       	rcall	.+766    	; 0x1ade <fputc>
    17e0:	3a 94       	dec	r3
    17e2:	f7 cf       	rjmp	.-18     	; 0x17d2 <vfprintf+0x38c>
    17e4:	f7 01       	movw	r30, r14
    17e6:	86 81       	ldd	r24, Z+6	; 0x06
    17e8:	97 81       	ldd	r25, Z+7	; 0x07
    17ea:	02 c0       	rjmp	.+4      	; 0x17f0 <vfprintf+0x3aa>
    17ec:	8f ef       	ldi	r24, 0xFF	; 255
    17ee:	9f ef       	ldi	r25, 0xFF	; 255
    17f0:	2c 96       	adiw	r28, 0x0c	; 12
    17f2:	0f b6       	in	r0, 0x3f	; 63
    17f4:	f8 94       	cli
    17f6:	de bf       	out	0x3e, r29	; 62
    17f8:	0f be       	out	0x3f, r0	; 63
    17fa:	cd bf       	out	0x3d, r28	; 61
    17fc:	df 91       	pop	r29
    17fe:	cf 91       	pop	r28
    1800:	1f 91       	pop	r17
    1802:	0f 91       	pop	r16
    1804:	ff 90       	pop	r15
    1806:	ef 90       	pop	r14
    1808:	df 90       	pop	r13
    180a:	cf 90       	pop	r12
    180c:	bf 90       	pop	r11
    180e:	af 90       	pop	r10
    1810:	9f 90       	pop	r9
    1812:	8f 90       	pop	r8
    1814:	7f 90       	pop	r7
    1816:	6f 90       	pop	r6
    1818:	5f 90       	pop	r5
    181a:	4f 90       	pop	r4
    181c:	3f 90       	pop	r3
    181e:	2f 90       	pop	r2
    1820:	08 95       	ret

00001822 <calloc>:
    1822:	0f 93       	push	r16
    1824:	1f 93       	push	r17
    1826:	cf 93       	push	r28
    1828:	df 93       	push	r29
    182a:	86 9f       	mul	r24, r22
    182c:	80 01       	movw	r16, r0
    182e:	87 9f       	mul	r24, r23
    1830:	10 0d       	add	r17, r0
    1832:	96 9f       	mul	r25, r22
    1834:	10 0d       	add	r17, r0
    1836:	11 24       	eor	r1, r1
    1838:	c8 01       	movw	r24, r16
    183a:	0d d0       	rcall	.+26     	; 0x1856 <malloc>
    183c:	ec 01       	movw	r28, r24
    183e:	00 97       	sbiw	r24, 0x00	; 0
    1840:	21 f0       	breq	.+8      	; 0x184a <calloc+0x28>
    1842:	a8 01       	movw	r20, r16
    1844:	60 e0       	ldi	r22, 0x00	; 0
    1846:	70 e0       	ldi	r23, 0x00	; 0
    1848:	38 d1       	rcall	.+624    	; 0x1aba <memset>
    184a:	ce 01       	movw	r24, r28
    184c:	df 91       	pop	r29
    184e:	cf 91       	pop	r28
    1850:	1f 91       	pop	r17
    1852:	0f 91       	pop	r16
    1854:	08 95       	ret

00001856 <malloc>:
    1856:	cf 93       	push	r28
    1858:	df 93       	push	r29
    185a:	82 30       	cpi	r24, 0x02	; 2
    185c:	91 05       	cpc	r25, r1
    185e:	10 f4       	brcc	.+4      	; 0x1864 <malloc+0xe>
    1860:	82 e0       	ldi	r24, 0x02	; 2
    1862:	90 e0       	ldi	r25, 0x00	; 0
    1864:	e0 91 e2 02 	lds	r30, 0x02E2
    1868:	f0 91 e3 02 	lds	r31, 0x02E3
    186c:	20 e0       	ldi	r18, 0x00	; 0
    186e:	30 e0       	ldi	r19, 0x00	; 0
    1870:	a0 e0       	ldi	r26, 0x00	; 0
    1872:	b0 e0       	ldi	r27, 0x00	; 0
    1874:	30 97       	sbiw	r30, 0x00	; 0
    1876:	39 f1       	breq	.+78     	; 0x18c6 <malloc+0x70>
    1878:	40 81       	ld	r20, Z
    187a:	51 81       	ldd	r21, Z+1	; 0x01
    187c:	48 17       	cp	r20, r24
    187e:	59 07       	cpc	r21, r25
    1880:	b8 f0       	brcs	.+46     	; 0x18b0 <malloc+0x5a>
    1882:	48 17       	cp	r20, r24
    1884:	59 07       	cpc	r21, r25
    1886:	71 f4       	brne	.+28     	; 0x18a4 <malloc+0x4e>
    1888:	82 81       	ldd	r24, Z+2	; 0x02
    188a:	93 81       	ldd	r25, Z+3	; 0x03
    188c:	10 97       	sbiw	r26, 0x00	; 0
    188e:	29 f0       	breq	.+10     	; 0x189a <malloc+0x44>
    1890:	13 96       	adiw	r26, 0x03	; 3
    1892:	9c 93       	st	X, r25
    1894:	8e 93       	st	-X, r24
    1896:	12 97       	sbiw	r26, 0x02	; 2
    1898:	2c c0       	rjmp	.+88     	; 0x18f2 <malloc+0x9c>
    189a:	90 93 e3 02 	sts	0x02E3, r25
    189e:	80 93 e2 02 	sts	0x02E2, r24
    18a2:	27 c0       	rjmp	.+78     	; 0x18f2 <malloc+0x9c>
    18a4:	21 15       	cp	r18, r1
    18a6:	31 05       	cpc	r19, r1
    18a8:	31 f0       	breq	.+12     	; 0x18b6 <malloc+0x60>
    18aa:	42 17       	cp	r20, r18
    18ac:	53 07       	cpc	r21, r19
    18ae:	18 f0       	brcs	.+6      	; 0x18b6 <malloc+0x60>
    18b0:	a9 01       	movw	r20, r18
    18b2:	db 01       	movw	r26, r22
    18b4:	01 c0       	rjmp	.+2      	; 0x18b8 <malloc+0x62>
    18b6:	ef 01       	movw	r28, r30
    18b8:	9a 01       	movw	r18, r20
    18ba:	bd 01       	movw	r22, r26
    18bc:	df 01       	movw	r26, r30
    18be:	02 80       	ldd	r0, Z+2	; 0x02
    18c0:	f3 81       	ldd	r31, Z+3	; 0x03
    18c2:	e0 2d       	mov	r30, r0
    18c4:	d7 cf       	rjmp	.-82     	; 0x1874 <malloc+0x1e>
    18c6:	21 15       	cp	r18, r1
    18c8:	31 05       	cpc	r19, r1
    18ca:	f9 f0       	breq	.+62     	; 0x190a <malloc+0xb4>
    18cc:	28 1b       	sub	r18, r24
    18ce:	39 0b       	sbc	r19, r25
    18d0:	24 30       	cpi	r18, 0x04	; 4
    18d2:	31 05       	cpc	r19, r1
    18d4:	80 f4       	brcc	.+32     	; 0x18f6 <malloc+0xa0>
    18d6:	8a 81       	ldd	r24, Y+2	; 0x02
    18d8:	9b 81       	ldd	r25, Y+3	; 0x03
    18da:	61 15       	cp	r22, r1
    18dc:	71 05       	cpc	r23, r1
    18de:	21 f0       	breq	.+8      	; 0x18e8 <malloc+0x92>
    18e0:	fb 01       	movw	r30, r22
    18e2:	93 83       	std	Z+3, r25	; 0x03
    18e4:	82 83       	std	Z+2, r24	; 0x02
    18e6:	04 c0       	rjmp	.+8      	; 0x18f0 <malloc+0x9a>
    18e8:	90 93 e3 02 	sts	0x02E3, r25
    18ec:	80 93 e2 02 	sts	0x02E2, r24
    18f0:	fe 01       	movw	r30, r28
    18f2:	32 96       	adiw	r30, 0x02	; 2
    18f4:	44 c0       	rjmp	.+136    	; 0x197e <malloc+0x128>
    18f6:	fe 01       	movw	r30, r28
    18f8:	e2 0f       	add	r30, r18
    18fa:	f3 1f       	adc	r31, r19
    18fc:	81 93       	st	Z+, r24
    18fe:	91 93       	st	Z+, r25
    1900:	22 50       	subi	r18, 0x02	; 2
    1902:	31 09       	sbc	r19, r1
    1904:	39 83       	std	Y+1, r19	; 0x01
    1906:	28 83       	st	Y, r18
    1908:	3a c0       	rjmp	.+116    	; 0x197e <malloc+0x128>
    190a:	20 91 e0 02 	lds	r18, 0x02E0
    190e:	30 91 e1 02 	lds	r19, 0x02E1
    1912:	23 2b       	or	r18, r19
    1914:	41 f4       	brne	.+16     	; 0x1926 <malloc+0xd0>
    1916:	20 91 02 02 	lds	r18, 0x0202
    191a:	30 91 03 02 	lds	r19, 0x0203
    191e:	30 93 e1 02 	sts	0x02E1, r19
    1922:	20 93 e0 02 	sts	0x02E0, r18
    1926:	20 91 00 02 	lds	r18, 0x0200
    192a:	30 91 01 02 	lds	r19, 0x0201
    192e:	21 15       	cp	r18, r1
    1930:	31 05       	cpc	r19, r1
    1932:	41 f4       	brne	.+16     	; 0x1944 <malloc+0xee>
    1934:	2d b7       	in	r18, 0x3d	; 61
    1936:	3e b7       	in	r19, 0x3e	; 62
    1938:	40 91 04 02 	lds	r20, 0x0204
    193c:	50 91 05 02 	lds	r21, 0x0205
    1940:	24 1b       	sub	r18, r20
    1942:	35 0b       	sbc	r19, r21
    1944:	e0 91 e0 02 	lds	r30, 0x02E0
    1948:	f0 91 e1 02 	lds	r31, 0x02E1
    194c:	e2 17       	cp	r30, r18
    194e:	f3 07       	cpc	r31, r19
    1950:	a0 f4       	brcc	.+40     	; 0x197a <malloc+0x124>
    1952:	2e 1b       	sub	r18, r30
    1954:	3f 0b       	sbc	r19, r31
    1956:	28 17       	cp	r18, r24
    1958:	39 07       	cpc	r19, r25
    195a:	78 f0       	brcs	.+30     	; 0x197a <malloc+0x124>
    195c:	ac 01       	movw	r20, r24
    195e:	4e 5f       	subi	r20, 0xFE	; 254
    1960:	5f 4f       	sbci	r21, 0xFF	; 255
    1962:	24 17       	cp	r18, r20
    1964:	35 07       	cpc	r19, r21
    1966:	48 f0       	brcs	.+18     	; 0x197a <malloc+0x124>
    1968:	4e 0f       	add	r20, r30
    196a:	5f 1f       	adc	r21, r31
    196c:	50 93 e1 02 	sts	0x02E1, r21
    1970:	40 93 e0 02 	sts	0x02E0, r20
    1974:	81 93       	st	Z+, r24
    1976:	91 93       	st	Z+, r25
    1978:	02 c0       	rjmp	.+4      	; 0x197e <malloc+0x128>
    197a:	e0 e0       	ldi	r30, 0x00	; 0
    197c:	f0 e0       	ldi	r31, 0x00	; 0
    197e:	cf 01       	movw	r24, r30
    1980:	df 91       	pop	r29
    1982:	cf 91       	pop	r28
    1984:	08 95       	ret

00001986 <free>:
    1986:	cf 93       	push	r28
    1988:	df 93       	push	r29
    198a:	00 97       	sbiw	r24, 0x00	; 0
    198c:	09 f4       	brne	.+2      	; 0x1990 <free+0xa>
    198e:	87 c0       	rjmp	.+270    	; 0x1a9e <free+0x118>
    1990:	fc 01       	movw	r30, r24
    1992:	32 97       	sbiw	r30, 0x02	; 2
    1994:	13 82       	std	Z+3, r1	; 0x03
    1996:	12 82       	std	Z+2, r1	; 0x02
    1998:	c0 91 e2 02 	lds	r28, 0x02E2
    199c:	d0 91 e3 02 	lds	r29, 0x02E3
    19a0:	20 97       	sbiw	r28, 0x00	; 0
    19a2:	81 f4       	brne	.+32     	; 0x19c4 <free+0x3e>
    19a4:	20 81       	ld	r18, Z
    19a6:	31 81       	ldd	r19, Z+1	; 0x01
    19a8:	28 0f       	add	r18, r24
    19aa:	39 1f       	adc	r19, r25
    19ac:	80 91 e0 02 	lds	r24, 0x02E0
    19b0:	90 91 e1 02 	lds	r25, 0x02E1
    19b4:	82 17       	cp	r24, r18
    19b6:	93 07       	cpc	r25, r19
    19b8:	79 f5       	brne	.+94     	; 0x1a18 <free+0x92>
    19ba:	f0 93 e1 02 	sts	0x02E1, r31
    19be:	e0 93 e0 02 	sts	0x02E0, r30
    19c2:	6d c0       	rjmp	.+218    	; 0x1a9e <free+0x118>
    19c4:	de 01       	movw	r26, r28
    19c6:	20 e0       	ldi	r18, 0x00	; 0
    19c8:	30 e0       	ldi	r19, 0x00	; 0
    19ca:	ae 17       	cp	r26, r30
    19cc:	bf 07       	cpc	r27, r31
    19ce:	50 f4       	brcc	.+20     	; 0x19e4 <free+0x5e>
    19d0:	12 96       	adiw	r26, 0x02	; 2
    19d2:	4d 91       	ld	r20, X+
    19d4:	5c 91       	ld	r21, X
    19d6:	13 97       	sbiw	r26, 0x03	; 3
    19d8:	9d 01       	movw	r18, r26
    19da:	41 15       	cp	r20, r1
    19dc:	51 05       	cpc	r21, r1
    19de:	09 f1       	breq	.+66     	; 0x1a22 <free+0x9c>
    19e0:	da 01       	movw	r26, r20
    19e2:	f3 cf       	rjmp	.-26     	; 0x19ca <free+0x44>
    19e4:	b3 83       	std	Z+3, r27	; 0x03
    19e6:	a2 83       	std	Z+2, r26	; 0x02
    19e8:	40 81       	ld	r20, Z
    19ea:	51 81       	ldd	r21, Z+1	; 0x01
    19ec:	84 0f       	add	r24, r20
    19ee:	95 1f       	adc	r25, r21
    19f0:	8a 17       	cp	r24, r26
    19f2:	9b 07       	cpc	r25, r27
    19f4:	71 f4       	brne	.+28     	; 0x1a12 <free+0x8c>
    19f6:	8d 91       	ld	r24, X+
    19f8:	9c 91       	ld	r25, X
    19fa:	11 97       	sbiw	r26, 0x01	; 1
    19fc:	84 0f       	add	r24, r20
    19fe:	95 1f       	adc	r25, r21
    1a00:	02 96       	adiw	r24, 0x02	; 2
    1a02:	91 83       	std	Z+1, r25	; 0x01
    1a04:	80 83       	st	Z, r24
    1a06:	12 96       	adiw	r26, 0x02	; 2
    1a08:	8d 91       	ld	r24, X+
    1a0a:	9c 91       	ld	r25, X
    1a0c:	13 97       	sbiw	r26, 0x03	; 3
    1a0e:	93 83       	std	Z+3, r25	; 0x03
    1a10:	82 83       	std	Z+2, r24	; 0x02
    1a12:	21 15       	cp	r18, r1
    1a14:	31 05       	cpc	r19, r1
    1a16:	29 f4       	brne	.+10     	; 0x1a22 <free+0x9c>
    1a18:	f0 93 e3 02 	sts	0x02E3, r31
    1a1c:	e0 93 e2 02 	sts	0x02E2, r30
    1a20:	3e c0       	rjmp	.+124    	; 0x1a9e <free+0x118>
    1a22:	d9 01       	movw	r26, r18
    1a24:	13 96       	adiw	r26, 0x03	; 3
    1a26:	fc 93       	st	X, r31
    1a28:	ee 93       	st	-X, r30
    1a2a:	12 97       	sbiw	r26, 0x02	; 2
    1a2c:	4d 91       	ld	r20, X+
    1a2e:	5d 91       	ld	r21, X+
    1a30:	a4 0f       	add	r26, r20
    1a32:	b5 1f       	adc	r27, r21
    1a34:	ea 17       	cp	r30, r26
    1a36:	fb 07       	cpc	r31, r27
    1a38:	79 f4       	brne	.+30     	; 0x1a58 <free+0xd2>
    1a3a:	80 81       	ld	r24, Z
    1a3c:	91 81       	ldd	r25, Z+1	; 0x01
    1a3e:	84 0f       	add	r24, r20
    1a40:	95 1f       	adc	r25, r21
    1a42:	02 96       	adiw	r24, 0x02	; 2
    1a44:	d9 01       	movw	r26, r18
    1a46:	11 96       	adiw	r26, 0x01	; 1
    1a48:	9c 93       	st	X, r25
    1a4a:	8e 93       	st	-X, r24
    1a4c:	82 81       	ldd	r24, Z+2	; 0x02
    1a4e:	93 81       	ldd	r25, Z+3	; 0x03
    1a50:	13 96       	adiw	r26, 0x03	; 3
    1a52:	9c 93       	st	X, r25
    1a54:	8e 93       	st	-X, r24
    1a56:	12 97       	sbiw	r26, 0x02	; 2
    1a58:	e0 e0       	ldi	r30, 0x00	; 0
    1a5a:	f0 e0       	ldi	r31, 0x00	; 0
    1a5c:	8a 81       	ldd	r24, Y+2	; 0x02
    1a5e:	9b 81       	ldd	r25, Y+3	; 0x03
    1a60:	00 97       	sbiw	r24, 0x00	; 0
    1a62:	19 f0       	breq	.+6      	; 0x1a6a <free+0xe4>
    1a64:	fe 01       	movw	r30, r28
    1a66:	ec 01       	movw	r28, r24
    1a68:	f9 cf       	rjmp	.-14     	; 0x1a5c <free+0xd6>
    1a6a:	ce 01       	movw	r24, r28
    1a6c:	02 96       	adiw	r24, 0x02	; 2
    1a6e:	28 81       	ld	r18, Y
    1a70:	39 81       	ldd	r19, Y+1	; 0x01
    1a72:	82 0f       	add	r24, r18
    1a74:	93 1f       	adc	r25, r19
    1a76:	20 91 e0 02 	lds	r18, 0x02E0
    1a7a:	30 91 e1 02 	lds	r19, 0x02E1
    1a7e:	28 17       	cp	r18, r24
    1a80:	39 07       	cpc	r19, r25
    1a82:	69 f4       	brne	.+26     	; 0x1a9e <free+0x118>
    1a84:	30 97       	sbiw	r30, 0x00	; 0
    1a86:	29 f4       	brne	.+10     	; 0x1a92 <free+0x10c>
    1a88:	10 92 e3 02 	sts	0x02E3, r1
    1a8c:	10 92 e2 02 	sts	0x02E2, r1
    1a90:	02 c0       	rjmp	.+4      	; 0x1a96 <free+0x110>
    1a92:	13 82       	std	Z+3, r1	; 0x03
    1a94:	12 82       	std	Z+2, r1	; 0x02
    1a96:	d0 93 e1 02 	sts	0x02E1, r29
    1a9a:	c0 93 e0 02 	sts	0x02E0, r28
    1a9e:	df 91       	pop	r29
    1aa0:	cf 91       	pop	r28
    1aa2:	08 95       	ret

00001aa4 <strnlen_P>:
    1aa4:	fc 01       	movw	r30, r24
    1aa6:	05 90       	lpm	r0, Z+
    1aa8:	61 50       	subi	r22, 0x01	; 1
    1aaa:	70 40       	sbci	r23, 0x00	; 0
    1aac:	01 10       	cpse	r0, r1
    1aae:	d8 f7       	brcc	.-10     	; 0x1aa6 <strnlen_P+0x2>
    1ab0:	80 95       	com	r24
    1ab2:	90 95       	com	r25
    1ab4:	8e 0f       	add	r24, r30
    1ab6:	9f 1f       	adc	r25, r31
    1ab8:	08 95       	ret

00001aba <memset>:
    1aba:	dc 01       	movw	r26, r24
    1abc:	01 c0       	rjmp	.+2      	; 0x1ac0 <memset+0x6>
    1abe:	6d 93       	st	X+, r22
    1ac0:	41 50       	subi	r20, 0x01	; 1
    1ac2:	50 40       	sbci	r21, 0x00	; 0
    1ac4:	e0 f7       	brcc	.-8      	; 0x1abe <memset+0x4>
    1ac6:	08 95       	ret

00001ac8 <strnlen>:
    1ac8:	fc 01       	movw	r30, r24
    1aca:	61 50       	subi	r22, 0x01	; 1
    1acc:	70 40       	sbci	r23, 0x00	; 0
    1ace:	01 90       	ld	r0, Z+
    1ad0:	01 10       	cpse	r0, r1
    1ad2:	d8 f7       	brcc	.-10     	; 0x1aca <strnlen+0x2>
    1ad4:	80 95       	com	r24
    1ad6:	90 95       	com	r25
    1ad8:	8e 0f       	add	r24, r30
    1ada:	9f 1f       	adc	r25, r31
    1adc:	08 95       	ret

00001ade <fputc>:
    1ade:	0f 93       	push	r16
    1ae0:	1f 93       	push	r17
    1ae2:	cf 93       	push	r28
    1ae4:	df 93       	push	r29
    1ae6:	18 2f       	mov	r17, r24
    1ae8:	09 2f       	mov	r16, r25
    1aea:	eb 01       	movw	r28, r22
    1aec:	8b 81       	ldd	r24, Y+3	; 0x03
    1aee:	81 fd       	sbrc	r24, 1
    1af0:	03 c0       	rjmp	.+6      	; 0x1af8 <fputc+0x1a>
    1af2:	8f ef       	ldi	r24, 0xFF	; 255
    1af4:	9f ef       	ldi	r25, 0xFF	; 255
    1af6:	20 c0       	rjmp	.+64     	; 0x1b38 <fputc+0x5a>
    1af8:	82 ff       	sbrs	r24, 2
    1afa:	10 c0       	rjmp	.+32     	; 0x1b1c <fputc+0x3e>
    1afc:	4e 81       	ldd	r20, Y+6	; 0x06
    1afe:	5f 81       	ldd	r21, Y+7	; 0x07
    1b00:	2c 81       	ldd	r18, Y+4	; 0x04
    1b02:	3d 81       	ldd	r19, Y+5	; 0x05
    1b04:	42 17       	cp	r20, r18
    1b06:	53 07       	cpc	r21, r19
    1b08:	7c f4       	brge	.+30     	; 0x1b28 <fputc+0x4a>
    1b0a:	e8 81       	ld	r30, Y
    1b0c:	f9 81       	ldd	r31, Y+1	; 0x01
    1b0e:	9f 01       	movw	r18, r30
    1b10:	2f 5f       	subi	r18, 0xFF	; 255
    1b12:	3f 4f       	sbci	r19, 0xFF	; 255
    1b14:	39 83       	std	Y+1, r19	; 0x01
    1b16:	28 83       	st	Y, r18
    1b18:	10 83       	st	Z, r17
    1b1a:	06 c0       	rjmp	.+12     	; 0x1b28 <fputc+0x4a>
    1b1c:	e8 85       	ldd	r30, Y+8	; 0x08
    1b1e:	f9 85       	ldd	r31, Y+9	; 0x09
    1b20:	81 2f       	mov	r24, r17
    1b22:	19 95       	eicall
    1b24:	89 2b       	or	r24, r25
    1b26:	29 f7       	brne	.-54     	; 0x1af2 <fputc+0x14>
    1b28:	2e 81       	ldd	r18, Y+6	; 0x06
    1b2a:	3f 81       	ldd	r19, Y+7	; 0x07
    1b2c:	2f 5f       	subi	r18, 0xFF	; 255
    1b2e:	3f 4f       	sbci	r19, 0xFF	; 255
    1b30:	3f 83       	std	Y+7, r19	; 0x07
    1b32:	2e 83       	std	Y+6, r18	; 0x06
    1b34:	81 2f       	mov	r24, r17
    1b36:	90 2f       	mov	r25, r16
    1b38:	df 91       	pop	r29
    1b3a:	cf 91       	pop	r28
    1b3c:	1f 91       	pop	r17
    1b3e:	0f 91       	pop	r16
    1b40:	08 95       	ret

00001b42 <__ultoa_invert>:
    1b42:	fa 01       	movw	r30, r20
    1b44:	aa 27       	eor	r26, r26
    1b46:	28 30       	cpi	r18, 0x08	; 8
    1b48:	51 f1       	breq	.+84     	; 0x1b9e <__ultoa_invert+0x5c>
    1b4a:	20 31       	cpi	r18, 0x10	; 16
    1b4c:	81 f1       	breq	.+96     	; 0x1bae <__ultoa_invert+0x6c>
    1b4e:	e8 94       	clt
    1b50:	6f 93       	push	r22
    1b52:	6e 7f       	andi	r22, 0xFE	; 254
    1b54:	6e 5f       	subi	r22, 0xFE	; 254
    1b56:	7f 4f       	sbci	r23, 0xFF	; 255
    1b58:	8f 4f       	sbci	r24, 0xFF	; 255
    1b5a:	9f 4f       	sbci	r25, 0xFF	; 255
    1b5c:	af 4f       	sbci	r26, 0xFF	; 255
    1b5e:	b1 e0       	ldi	r27, 0x01	; 1
    1b60:	3e d0       	rcall	.+124    	; 0x1bde <__ultoa_invert+0x9c>
    1b62:	b4 e0       	ldi	r27, 0x04	; 4
    1b64:	3c d0       	rcall	.+120    	; 0x1bde <__ultoa_invert+0x9c>
    1b66:	67 0f       	add	r22, r23
    1b68:	78 1f       	adc	r23, r24
    1b6a:	89 1f       	adc	r24, r25
    1b6c:	9a 1f       	adc	r25, r26
    1b6e:	a1 1d       	adc	r26, r1
    1b70:	68 0f       	add	r22, r24
    1b72:	79 1f       	adc	r23, r25
    1b74:	8a 1f       	adc	r24, r26
    1b76:	91 1d       	adc	r25, r1
    1b78:	a1 1d       	adc	r26, r1
    1b7a:	6a 0f       	add	r22, r26
    1b7c:	71 1d       	adc	r23, r1
    1b7e:	81 1d       	adc	r24, r1
    1b80:	91 1d       	adc	r25, r1
    1b82:	a1 1d       	adc	r26, r1
    1b84:	20 d0       	rcall	.+64     	; 0x1bc6 <__ultoa_invert+0x84>
    1b86:	09 f4       	brne	.+2      	; 0x1b8a <__ultoa_invert+0x48>
    1b88:	68 94       	set
    1b8a:	3f 91       	pop	r19
    1b8c:	2a e0       	ldi	r18, 0x0A	; 10
    1b8e:	26 9f       	mul	r18, r22
    1b90:	11 24       	eor	r1, r1
    1b92:	30 19       	sub	r19, r0
    1b94:	30 5d       	subi	r19, 0xD0	; 208
    1b96:	31 93       	st	Z+, r19
    1b98:	de f6       	brtc	.-74     	; 0x1b50 <__ultoa_invert+0xe>
    1b9a:	cf 01       	movw	r24, r30
    1b9c:	08 95       	ret
    1b9e:	46 2f       	mov	r20, r22
    1ba0:	47 70       	andi	r20, 0x07	; 7
    1ba2:	40 5d       	subi	r20, 0xD0	; 208
    1ba4:	41 93       	st	Z+, r20
    1ba6:	b3 e0       	ldi	r27, 0x03	; 3
    1ba8:	0f d0       	rcall	.+30     	; 0x1bc8 <__ultoa_invert+0x86>
    1baa:	c9 f7       	brne	.-14     	; 0x1b9e <__ultoa_invert+0x5c>
    1bac:	f6 cf       	rjmp	.-20     	; 0x1b9a <__ultoa_invert+0x58>
    1bae:	46 2f       	mov	r20, r22
    1bb0:	4f 70       	andi	r20, 0x0F	; 15
    1bb2:	40 5d       	subi	r20, 0xD0	; 208
    1bb4:	4a 33       	cpi	r20, 0x3A	; 58
    1bb6:	18 f0       	brcs	.+6      	; 0x1bbe <__ultoa_invert+0x7c>
    1bb8:	49 5d       	subi	r20, 0xD9	; 217
    1bba:	31 fd       	sbrc	r19, 1
    1bbc:	40 52       	subi	r20, 0x20	; 32
    1bbe:	41 93       	st	Z+, r20
    1bc0:	02 d0       	rcall	.+4      	; 0x1bc6 <__ultoa_invert+0x84>
    1bc2:	a9 f7       	brne	.-22     	; 0x1bae <__ultoa_invert+0x6c>
    1bc4:	ea cf       	rjmp	.-44     	; 0x1b9a <__ultoa_invert+0x58>
    1bc6:	b4 e0       	ldi	r27, 0x04	; 4
    1bc8:	a6 95       	lsr	r26
    1bca:	97 95       	ror	r25
    1bcc:	87 95       	ror	r24
    1bce:	77 95       	ror	r23
    1bd0:	67 95       	ror	r22
    1bd2:	ba 95       	dec	r27
    1bd4:	c9 f7       	brne	.-14     	; 0x1bc8 <__ultoa_invert+0x86>
    1bd6:	00 97       	sbiw	r24, 0x00	; 0
    1bd8:	61 05       	cpc	r22, r1
    1bda:	71 05       	cpc	r23, r1
    1bdc:	08 95       	ret
    1bde:	9b 01       	movw	r18, r22
    1be0:	ac 01       	movw	r20, r24
    1be2:	0a 2e       	mov	r0, r26
    1be4:	06 94       	lsr	r0
    1be6:	57 95       	ror	r21
    1be8:	47 95       	ror	r20
    1bea:	37 95       	ror	r19
    1bec:	27 95       	ror	r18
    1bee:	ba 95       	dec	r27
    1bf0:	c9 f7       	brne	.-14     	; 0x1be4 <__ultoa_invert+0xa2>
    1bf2:	62 0f       	add	r22, r18
    1bf4:	73 1f       	adc	r23, r19
    1bf6:	84 1f       	adc	r24, r20
    1bf8:	95 1f       	adc	r25, r21
    1bfa:	a0 1d       	adc	r26, r0
    1bfc:	08 95       	ret

00001bfe <_exit>:
    1bfe:	f8 94       	cli

00001c00 <__stop_program>:
    1c00:	ff cf       	rjmp	.-2      	; 0x1c00 <__stop_program>
