Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Fri Feb  8 12:36:02 2019
| Host         : niklas-desktop running 64-bit Ubuntu 18.10
| Command      : report_control_sets -verbose -file fourier_bram_wrapper_control_sets_placed.rpt
| Design       : fourier_bram_wrapper
| Device       : xc7z020
-------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   581 |
| Unused register locations in slices containing registers |  1860 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |           31 |
|      2 |            5 |
|      3 |           31 |
|      4 |           94 |
|      5 |           36 |
|      6 |           44 |
|      7 |           14 |
|      8 |           48 |
|      9 |           27 |
|     10 |            9 |
|     11 |            7 |
|     12 |           44 |
|     13 |            4 |
|     14 |            2 |
|     15 |           16 |
|    16+ |          169 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             827 |          308 |
| No           | No                    | Yes                    |             763 |          187 |
| No           | Yes                   | No                     |             778 |          388 |
| Yes          | No                    | No                     |            2900 |          738 |
| Yes          | No                    | Yes                    |             585 |          167 |
| Yes          | Yes                   | No                     |            2671 |          850 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                     Clock Signal                    |                                                                                             Enable Signal                                                                                             |                                                                                            Set/Reset Signal                                                                                           | Slice Load Count | Bel Load Count |
+-----------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | fourier_bram_i/axiSmc/inst/m01_nodes/m01_aw_node/inst/s_sc_areset_pipe                                                                                                                                |                1 |              1 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | fourier_bram_i/axiSmc/inst/m03_nodes/m03_ar_node/inst/s_sc_areset_pipe                                                                                                                                |                1 |              1 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | fourier_bram_i/axiSmc/inst/m00_nodes/m00_w_node/inst/s_sc_areset_pipe                                                                                                                                 |                1 |              1 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | fourier_bram_i/axiSmc/inst/m04_nodes/m04_r_node/inst/s_sc_areset_pipe                                                                                                                                 |                1 |              1 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | fourier_bram_i/axiSmc/inst/m04_nodes/m04_b_node/inst/s_sc_areset_pipe                                                                                                                                 |                1 |              1 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | fourier_bram_i/axiSmc/inst/m03_nodes/m03_aw_node/inst/s_sc_areset_pipe                                                                                                                                |                1 |              1 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | fourier_bram_i/axiSmc/inst/m01_nodes/m01_ar_node/inst/s_sc_areset_pipe                                                                                                                                |                1 |              1 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | fourier_bram_i/axiSmc/inst/m04_nodes/m04_aw_node/inst/s_sc_areset_pipe                                                                                                                                |                1 |              1 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | fourier_bram_i/axiSmc/inst/m02_nodes/m02_ar_node/inst/s_sc_areset_pipe                                                                                                                                |                1 |              1 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | fourier_bram_i/axiSmc/inst/m04_nodes/m04_w_node/inst/s_sc_areset_pipe                                                                                                                                 |                1 |              1 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | fourier_bram_i/axiSmc/inst/m03_nodes/m03_b_node/inst/s_sc_areset_pipe                                                                                                                                 |                1 |              1 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | fourier_bram_i/axiSmc/inst/m01_nodes/m01_b_node/inst/s_sc_areset_pipe                                                                                                                                 |                1 |              1 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | fourier_bram_i/axiSmc/inst/m04_nodes/m04_ar_node/inst/s_sc_areset_pipe                                                                                                                                |                1 |              1 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | fourier_bram_i/axiSmc/inst/m01_nodes/m01_r_node/inst/s_sc_areset_pipe                                                                                                                                 |                1 |              1 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | fourier_bram_i/axiSmc/inst/m03_nodes/m03_r_node/inst/s_sc_areset_pipe                                                                                                                                 |                1 |              1 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | fourier_bram_i/axiSmc/inst/m03_nodes/m03_w_node/inst/s_sc_areset_pipe                                                                                                                                 |                1 |              1 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | fourier_bram_i/axiSmc/inst/m01_nodes/m01_w_node/inst/s_sc_areset_pipe                                                                                                                                 |                1 |              1 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | fourier_bram_i/axiSmc/inst/m00_nodes/m00_r_node/inst/s_sc_areset_pipe                                                                                                                                 |                1 |              1 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | fourier_bram_i/axiSmc/inst/m02_nodes/m02_aw_node/inst/s_sc_areset_pipe                                                                                                                                |                1 |              1 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | fourier_bram_i/axiSmc/inst/m00_nodes/m00_b_node/inst/s_sc_areset_pipe                                                                                                                                 |                1 |              1 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | fourier_bram_i/axiSmc/inst/s00_nodes/s00_ar_node/inst/s_sc_areset_pipe                                                                                                                                |                1 |              1 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | fourier_bram_i/axiSmc/inst/m00_nodes/m00_aw_node/inst/s_sc_areset_pipe                                                                                                                                |                1 |              1 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | fourier_bram_i/axiSmc/inst/s00_nodes/s00_aw_node/inst/s_sc_areset_pipe                                                                                                                                |                1 |              1 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | fourier_bram_i/axiSmc/inst/m02_nodes/m02_b_node/inst/s_sc_areset_pipe                                                                                                                                 |                1 |              1 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | fourier_bram_i/axiSmc/inst/m00_nodes/m00_ar_node/inst/s_sc_areset_pipe                                                                                                                                |                1 |              1 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | fourier_bram_i/axiSmc/inst/s00_nodes/s00_b_node/inst/s_sc_areset_pipe                                                                                                                                 |                1 |              1 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | fourier_bram_i/axiSmc/inst/s00_nodes/s00_r_node/inst/s_sc_areset_pipe                                                                                                                                 |                1 |              1 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_pipelined.mesg_reg                                                                      | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_pipelined.mesg_reg[10]_i_1__8_n_0                                                       |                1 |              1 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | fourier_bram_i/axiSmc/inst/s00_nodes/s00_w_node/inst/s_sc_areset_pipe                                                                                                                                 |                1 |              1 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | fourier_bram_i/axiSmc/inst/m02_nodes/m02_r_node/inst/s_sc_areset_pipe                                                                                                                                 |                1 |              1 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | fourier_bram_i/axiSmc/inst/m02_nodes/m02_w_node/inst/s_sc_areset_pipe                                                                                                                                 |                1 |              1 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.mesg_reg_0          | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.mesg_reg[1]_i_1_n_0 |                1 |              2 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m03_exit_pipeline/m03_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/gen_b_fifo.bid_fifo_0/bresp_push                                                     |                                                                                                                                                                                                       |                1 |              2 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/gen_b_fifo.bid_fifo_0/bresp_push                                                     |                                                                                                                                                                                                       |                1 |              2 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | fourier_bram_i/axiSmc/inst/m04_nodes/m04_w_node/inst/inst_mi_handler/areset_r                                                                                                                         |                2 |              2 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce_int[0]                                                     | fourier_bram_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/reset2ip_reset_int                                                               |                1 |              2 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | fourier_bram_i/axiSmc/inst/m04_nodes/m04_ar_node/inst/inst_mi_handler/areset_r                                                                                                                        |                2 |              3 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m04_exit_pipeline/m04_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[17].srl_nx1/shift_qual                                                                        |                                                                                                                                                                                                       |                1 |              3 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | fourier_bram_i/axiSmc/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/areset_r                                                                                                                         |                3 |              3 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m04_exit_pipeline/m04_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.mesg_reg                                                                                 |                                                                                                                                                                                                       |                2 |              3 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | fourier_bram_i/axiSmc/inst/m04_nodes/m04_aw_node/inst/inst_mi_handler/areset_r                                                                                                                        |                3 |              3 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m04_exit_pipeline/m04_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_srls[3].srl_nx1/shift_qual                                                                         |                                                                                                                                                                                                       |                1 |              3 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m03_exit_pipeline/m03_exit/inst/splitter_inst/gen_axi4lite.r_last_offset_0                                                                                                 |                                                                                                                                                                                                       |                2 |              3 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | fourier_bram_i/axiSmc/inst/m03_nodes/m03_ar_node/inst/inst_mi_handler/areset_r                                                                                                                        |                3 |              3 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | fourier_bram_i/axiSmc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                                                         |                3 |              3 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | fourier_bram_i/axiSmc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                         |                2 |              3 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_srls[3].srl_nx1/shift_qual                                                                         |                                                                                                                                                                                                       |                1 |              3 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | fourier_bram_i/axiSmc/inst/m03_nodes/m03_aw_node/inst/inst_mi_handler/areset_r                                                                                                                        |                2 |              3 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | fourier_bram_i/axiSmc/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/areset_r                                                                                                                         |                3 |              3 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m02_exit_pipeline/m02_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[14].srl_nx1/shift_qual                                                                        |                                                                                                                                                                                                       |                1 |              3 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m02_exit_pipeline/m02_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.mesg_reg                                                                                 |                                                                                                                                                                                                       |                1 |              3 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m01_exit_pipeline/m01_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_srls[3].srl_nx1/shift_qual                                                                         |                                                                                                                                                                                                       |                1 |              3 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | fourier_bram_i/axiSmc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                        |                2 |              3 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | fourier_bram_i/axiSmc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                        |                1 |              3 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | fourier_bram_i/axiSmc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                                         |                3 |              3 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | fourier_bram_i/axiSmc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/areset_r                                                                                                                        |                2 |              3 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | fourier_bram_i/axiSmc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/areset_r                                                                                                                        |                2 |              3 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi4lite.r_last_offset_0                                                                                                 |                                                                                                                                                                                                       |                1 |              3 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m03_exit_pipeline/m03_exit/inst/ar_reg/m_vector_i                                                                                                                          |                                                                                                                                                                                                       |                1 |              3 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | fourier_bram_i/axiSmc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/areset_r                                                                                                                         |                2 |              3 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m03_exit_pipeline/m03_exit/inst/ar_reg/skid_buffer[1136]_i_1_n_0                                                                                                           |                                                                                                                                                                                                       |                1 |              3 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m03_exit_pipeline/m03_exit/inst/aw_reg/m_vector_i                                                                                                                          |                                                                                                                                                                                                       |                1 |              3 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m03_exit_pipeline/m03_exit/inst/aw_reg/skid_buffer[1136]_i_1__0_n_0                                                                                                        |                                                                                                                                                                                                       |                1 |              3 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m03_exit_pipeline/m03_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[14].srl_nx1/shift_qual                                                                        |                                                                                                                                                                                                       |                1 |              3 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | fourier_bram_i/axiSmc/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/areset_r                                                                                                                        |                2 |              3 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m03_exit_pipeline/m03_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.mesg_reg                                                                                 |                                                                                                                                                                                                       |                1 |              3 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | fourier_bram_i/axiSmc/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/areset_r                                                                                                                        |                3 |              3 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/fifoaddr[3]_i_1_n_0                                                                                    | fourier_bram_i/axiSmc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                     |                1 |              4 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/E[0]                                                                   | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                            |                1 |              4 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_cmd_fifo/fifoaddr[3]_i_1__7_n_0                                                   | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                            |                1 |              4 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/cmd_fifo/fifoaddr[3]_i_1__6_n_0                                        | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                            |                1 |              4 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m02_exit_pipeline/m02_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/fifoaddr[3]_i_1_n_0                                                                                    | fourier_bram_i/axiSmc/inst/m02_exit_pipeline/m02_exit/inst/areset                                                                                                                                     |                1 |              4 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m03_exit_pipeline/m03_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[3]_i_1__2_n_0                                                | fourier_bram_i/axiSmc/inst/m03_exit_pipeline/m03_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/areset_d1                                                                                           |                2 |              4 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/cmd_fifo/last_beat_reg                                                 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                            |                2 |              4 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_cmd_fifo/fifoaddr[3]_i_1__10_n_0                                                  | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                            |                1 |              4 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/cmd_fifo/fifoaddr[3]_i_1__9_n_0                                        | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                            |                2 |              4 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m01_exit_pipeline/m01_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/fifoaddr[3]_i_1_n_0                                                                                    | fourier_bram_i/axiSmc/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                                     |                1 |              4 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m03_exit_pipeline/m03_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/gen_b_fifo.bid_fifo_0/E[0]                                                           | fourier_bram_i/axiSmc/inst/m03_exit_pipeline/m03_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/areset_d1                                                                                           |                2 |              4 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/cmd_fifo/last_beat_reg                                                 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                            |                1 |              4 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/fifoaddr[3]_i_1__11_n_0                                                                     | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                            |                2 |              4 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[3]_i_1__0_n_0                                            | fourier_bram_i/axiSmc/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/areset_d1                                                                                           |                1 |              4 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m03_exit_pipeline/m03_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[3]_i_1__0_n_0                                            | fourier_bram_i/axiSmc/inst/m03_exit_pipeline/m03_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/areset_d1                                                                                           |                1 |              4 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m01_exit_pipeline/m01_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/fifoaddr[3]_i_1__0_n_0                                                                                 | fourier_bram_i/axiSmc/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                                     |                1 |              4 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/fifoaddr[3]_i_1__0_n_0                                                                                 | fourier_bram_i/axiSmc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                     |                1 |              4 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m02_exit_pipeline/m02_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/fifoaddr[3]_i_1__0_n_0                                                                                 | fourier_bram_i/axiSmc/inst/m02_exit_pipeline/m02_exit/inst/areset                                                                                                                                     |                2 |              4 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m03_exit_pipeline/m03_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/gen_b_fifo.bid_fifo_0/cnt_read[3]_i_1__1_n_0                                         | fourier_bram_i/axiSmc/inst/m03_exit_pipeline/m03_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/areset_d1                                                                                           |                1 |              4 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/fifoaddr[3]_i_1__12_n_0                                                          | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                            |                1 |              4 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/last_beat_reg                                                                    | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                            |                1 |              4 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_payld_push_d                                                                            | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                            |                1 |              4 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/E[0]                                                                                      | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                            |                2 |              4 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m03_exit_pipeline/m03_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/RD.r_channel_0/r_push_r                                                                             |                                                                                                                                                                                                       |                1 |              4 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_mmu/inst/gen_wroute_fifo.wroute_fifo/fifoaddr[3]_i_1_n_0                                                                                            | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                     |                1 |              4 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                              | fourier_bram_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                 |                1 |              4 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiBramCtrlLeft/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/FSM_sequential_GEN_NO_RD_CMD_OPT.rd_data_sm_cs[3]_i_1_n_0                                                  | fourier_bram_i/axiBramCtrlLeft/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/s_axi_aresetn_0                                                              |                4 |              4 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiBramCtrlLeft/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                              | fourier_bram_i/axiBramCtrlLeft/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WR_NO_ECC.bram_we_int[3]_i_1_n_0                                                                       |                2 |              4 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiBramCtrlRight/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/FSM_sequential_GEN_NO_RD_CMD_OPT.rd_data_sm_cs[3]_i_1_n_0                                                 | fourier_bram_i/axiBramCtrlRight/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/s_axi_aresetn_0                                                             |                2 |              4 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m03_exit_pipeline/m03_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/fifoaddr[3]_i_1__0_n_0                                                                                 | fourier_bram_i/axiSmc/inst/m03_exit_pipeline/m03_exit/inst/areset                                                                                                                                     |                2 |              4 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m04_exit_pipeline/m04_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/fifoaddr[3]_i_1_n_0                                                                                    | fourier_bram_i/axiSmc/inst/m04_exit_pipeline/m04_exit/inst/areset                                                                                                                                     |                1 |              4 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                | fourier_bram_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                   |                3 |              4 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | fourier_bram_i/axiSmc/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int                                                                                                                                        |                1 |              4 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/gen_b_fifo.bid_fifo_0/E[0]                                                           | fourier_bram_i/axiSmc/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/areset_d1                                                                                           |                2 |              4 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m04_exit_pipeline/m04_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/fifoaddr[3]_i_1__0_n_0                                                                                 | fourier_bram_i/axiSmc/inst/m04_exit_pipeline/m04_exit/inst/areset                                                                                                                                     |                1 |              4 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/gen_b_fifo.bid_fifo_0/cnt_read[3]_i_1__1_n_0                                         | fourier_bram_i/axiSmc/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/areset_d1                                                                                           |                1 |              4 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[3]_i_1__2_n_0                                                | fourier_bram_i/axiSmc/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/areset_d1                                                                                           |                3 |              4 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m03_exit_pipeline/m03_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/fifoaddr[3]_i_1_n_0                                                                                    | fourier_bram_i/axiSmc/inst/m03_exit_pipeline/m03_exit/inst/areset                                                                                                                                     |                1 |              4 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/RD.r_channel_0/r_push_r                                                                             |                                                                                                                                                                                                       |                1 |              4 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/fifoaddr[3]_i_1__1_n_0                                                   | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                            |                1 |              4 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiBramCtrlRight/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                             | fourier_bram_i/axiBramCtrlRight/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WR_NO_ECC.bram_we_int[3]_i_1_n_0                                                                      |                1 |              4 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/E[0]                                                                                      | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                            |                2 |              4 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/fifoaddr[3]_i_1__0_n_0                                        | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                            |                2 |              4 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/last_beat_reg                                                 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                            |                2 |              4 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_cmd_fifo/fifoaddr[3]_i_1__4_n_0                                                   | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                            |                2 |              4 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/cmd_fifo/fifoaddr[3]_i_1__3_n_0                                        | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                            |                1 |              4 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/cmd_fifo/last_beat_reg                                                 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                            |                2 |              4 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/gen_pipe.sr_aid_match_reg[3]                                        | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/areset_reg                                                          |                1 |              4 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/deadlock_d                                                          |                2 |              4 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/deadlock_d                                                          |                2 |              4 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | fourier_bram_i/axiSmc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                    |                3 |              4 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/aid_match_d                                                         | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/deadlock_d                                                          |                2 |              4 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/gen_pipe.sr_aid_match_reg[1]                                        | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/areset_reg_1                                                        |                1 |              4 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | fourier_bram_i/axiSmc/inst/m04_nodes/m04_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                    |                3 |              4 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/gen_pipe.sr_aid_match_reg[2]                                        | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/areset_reg_0                                                        |                2 |              4 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | fourier_bram_i/axiSmc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                   |                3 |              4 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | fourier_bram_i/axiSmc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                   |                2 |              4 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | fourier_bram_i/axiSmc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                    |                3 |              4 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | fourier_bram_i/axiSmc/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/SI_REG/ar_pipe/p_0_in                                                                               |                3 |              4 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | fourier_bram_i/axiSmc/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/SI_REG/aw_pipe/p_1_in                                                                               |                2 |              4 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | fourier_bram_i/axiSmc/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                   |                3 |              4 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/areset_reg                                                             |                2 |              4 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | fourier_bram_i/axiSmc/inst/m04_nodes/m04_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                   |                3 |              4 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/active_cnt                                                          | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/areset_reg_2                                                        |                1 |              4 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | fourier_bram_i/axiSmc/inst/m04_nodes/m04_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                   |                3 |              4 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | fourier_bram_i/axiSmc/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                   |                3 |              4 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | fourier_bram_i/axiSmc/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                    |                3 |              4 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/E[0]                                                                |                                                                                                                                                                                                       |                3 |              4 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | fourier_bram_i/axiSmc/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                    |                4 |              4 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | fourier_bram_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                 |                1 |              4 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/allocate_queue/gen_srls[3].srl_nx1/shift_qual                               |                                                                                                                                                                                                       |                1 |              4 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | fourier_bram_i/axiSmc/inst/m03_exit_pipeline/m03_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/SI_REG/ar_pipe/p_0_in                                                                               |                4 |              4 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | fourier_bram_i/axiSmc/inst/m03_exit_pipeline/m03_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/SI_REG/aw_pipe/p_1_in                                                                               |                4 |              4 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | fourier_bram_i/axiSmc/inst/m03_nodes/m03_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                   |                2 |              4 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | fourier_bram_i/axiSmc/inst/m03_nodes/m03_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                   |                3 |              4 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/gen_pipe.sr_aid_match_reg[3]                                        | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/areset_reg                                                          |                1 |              4 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/allocate_queue/gen_pipelined.mesg_reg                                       |                                                                                                                                                                                                       |                2 |              4 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | fourier_bram_i/rstRTL/U0/EXT_LPF/lpf_int                                                                                                                                                              |                3 |              4 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/allocate_queue/free_ready                                                   | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                   |                1 |              4 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | fourier_bram_i/rstAxi/U0/EXT_LPF/lpf_int                                                                                                                                                              |                1 |              4 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/aid_match_d                                                         |                                                                                                                                                                                                       |                1 |              4 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/aid_match_d                                                         | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/deadlock_d                                                          |                1 |              4 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/gen_pipe.sr_aid_match_reg[1]                                        | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/areset_reg_1                                                        |                1 |              4 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/gen_pipe.sr_aid_match_reg[2]                                        | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/areset_reg_0                                                        |                1 |              4 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/aid_match_d                                                         |                                                                                                                                                                                                       |                2 |              4 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | fourier_bram_i/axiSmc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                   |                3 |              4 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | fourier_bram_i/axiSmc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                   |                3 |              4 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | fourier_bram_i/axiSmc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                    |                2 |              4 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/active_cnt                                                          | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/areset_reg_2                                                        |                1 |              4 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/allocate_queue/free_ready                                                   | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                   |                1 |              4 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/allocate_queue/gen_pipelined.mesg_reg                                       |                                                                                                                                                                                                       |                2 |              4 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/allocate_queue/gen_srls[3].srl_nx1/shift_qual                               |                                                                                                                                                                                                       |                1 |              4 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/FSM_sequential_state_reg[1]_1[0]                                    |                                                                                                                                                                                                       |                3 |              4 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | fourier_bram_i/axiSmc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                    |                1 |              4 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.state2                                                                          | fourier_bram_i/axiSmc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_o[4]_i_1_n_0                                                              |                1 |              5 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_nodes/s00_b_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[4].inst_req_counter/E[0]                                                     | fourier_bram_i/axiSmc/inst/s00_nodes/s00_b_node/inst/inst_si_handler/areset_r                                                                                                                         |                2 |              5 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_b                                                                         |                                                                                                                                                                                                       |                1 |              5 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m02_exit_pipeline/m02_exit/inst/ar_reg/m_vector_i                                                                                                                          |                                                                                                                                                                                                       |                2 |              5 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_nodes/s00_r_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[4].inst_req_counter/E[0]                                                     | fourier_bram_i/axiSmc/inst/s00_nodes/s00_r_node/inst/inst_si_handler/areset_r                                                                                                                         |                2 |              5 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m02_exit_pipeline/m02_exit/inst/ar_reg/skid_buffer[1136]_i_1_n_0                                                                                                           |                                                                                                                                                                                                       |                2 |              5 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                   |                                                                                                                                                                                                       |                1 |              5 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m03_exit_pipeline/m03_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/SI_REG/b_pipe/m_payload_i[4]_i_1_n_0                                                                |                                                                                                                                                                                                       |                2 |              5 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m02_exit_pipeline/m02_exit/inst/aw_reg/m_vector_i                                                                                                                          |                                                                                                                                                                                                       |                1 |              5 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m02_exit_pipeline/m02_exit/inst/aw_reg/skid_buffer[1136]_i_1__0_n_0                                                                                                        |                                                                                                                                                                                                       |                1 |              5 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/SI_REG/b_pipe/m_payload_i[4]_i_1_n_0                                                                |                                                                                                                                                                                                       |                2 |              5 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[6]_i_1_n_0                                  |                                                                                                                                                                                                       |                1 |              5 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_a                                                                         |                                                                                                                                                                                                       |                1 |              5 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_mmu/inst/gen_wroute_fifo.wroute_fifo/gen_pipelined.mesg_reg                                                                                         |                                                                                                                                                                                                       |                2 |              5 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.state2                                                                          | fourier_bram_i/axiSmc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_o[4]_i_1_n_0                                                              |                1 |              5 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_b                                                                          |                                                                                                                                                                                                       |                2 |              5 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_a                                                                          |                                                                                                                                                                                                       |                1 |              5 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_b                                                                         |                                                                                                                                                                                                       |                1 |              5 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.state2                                                                           | fourier_bram_i/axiSmc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_o[4]_i_1_n_0                                                               |                2 |              5 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | fourier_bram_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg_0                                                                                                          |                2 |              5 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/fifoaddr                                                               | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                            |                3 |              5 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | fourier_bram_i/axiSmc/inst/s00_nodes/s00_b_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[4].inst_req_counter/gen_wr.afull_r_reg                                       |                1 |              5 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | fourier_bram_i/axiSmc/inst/s00_nodes/s00_r_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[4].inst_req_counter/gen_wr.afull_r_reg                                       |                1 |              5 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_pipelined.mesg_reg                                                                      |                                                                                                                                                                                                       |                3 |              5 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/fifoaddr                                                               | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                            |                3 |              5 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/fifoaddr                                                               | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                            |                3 |              5 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/E[0]                                                                                                                               | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                     |                2 |              5 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Count[4]_i_2_n_0                         | fourier_bram_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Count[4]_i_1_n_0                         |                2 |              5 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg[0]                                                                                                         | fourier_bram_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                 |                1 |              5 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_a                                                                         |                                                                                                                                                                                                       |                1 |              5 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/fifoaddr                                                                                  | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                            |                3 |              5 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/s_ready_i_reg_0[0]                                                                        |                                                                                                                                                                                                       |                1 |              5 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/E[0]                                                                                                                               | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                     |                2 |              5 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_mmu/inst/b_sreg/E[0]                                                                                                                                | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                     |                1 |              5 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_mmu/inst/gen_wroute_fifo.wroute_fifo/gen_srls[4].srl_nx1/shift_qual                                                                                 |                                                                                                                                                                                                       |                2 |              5 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/fifoaddr                                                               | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                            |                3 |              5 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/rstAxi/U0/SEQ/seq_cnt_en                                                                                                                                                               | fourier_bram_i/rstAxi/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                        |                1 |              6 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/gen_srls[10].srl_nx1/shift_qual                                                             |                                                                                                                                                                                                       |                2 |              6 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr  | fourier_bram_i/axiSmc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                    |                4 |              6 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/rstRTL/U0/SEQ/seq_cnt_en                                                                                                                                                               | fourier_bram_i/rstRTL/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                        |                1 |              6 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr              | fourier_bram_i/axiSmc/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                    |                3 |              6 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[6]_i_1_n_0                                                         | fourier_bram_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                            |                1 |              6 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr  | fourier_bram_i/axiSmc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                    |                3 |              6 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr              | fourier_bram_i/axiSmc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                    |                2 |              6 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr              | fourier_bram_i/axiSmc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                    |                3 |              6 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.mesg_reg_0          |                                                                                                                                                                                                       |                2 |              6 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m04_nodes/m04_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr | fourier_bram_i/axiSmc/inst/m04_nodes/m04_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                   |                3 |              6 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m03_nodes/m03_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr | fourier_bram_i/axiSmc/inst/m03_nodes/m03_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                   |                3 |              6 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m03_nodes/m03_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr | fourier_bram_i/axiSmc/inst/m03_nodes/m03_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                   |                2 |              6 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m03_exit_pipeline/m03_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.aw_channel_0/null_beat_supress_0/first_beat                                                      |                                                                                                                                                                                                       |                1 |              6 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m03_nodes/m03_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr              | fourier_bram_i/axiSmc/inst/m03_nodes/m03_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                    |                3 |              6 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                         | fourier_bram_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                 |                1 |              6 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr              | fourier_bram_i/axiSmc/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                    |                2 |              6 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr  | fourier_bram_i/axiSmc/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                    |                2 |              6 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m04_nodes/m04_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr | fourier_bram_i/axiSmc/inst/m04_nodes/m04_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                   |                2 |              6 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m04_nodes/m04_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                    | fourier_bram_i/axiSmc/inst/m04_nodes/m04_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                    |                3 |              6 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m04_nodes/m04_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr              | fourier_bram_i/axiSmc/inst/m04_nodes/m04_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                    |                2 |              6 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m04_nodes/m04_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr              | fourier_bram_i/axiSmc/inst/m04_nodes/m04_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                    |                3 |              6 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m04_nodes/m04_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr  | fourier_bram_i/axiSmc/inst/m04_nodes/m04_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                    |                3 |              6 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr  | fourier_bram_i/axiSmc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                    |                3 |              6 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr  | fourier_bram_i/axiSmc/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                    |                2 |              6 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr              | fourier_bram_i/axiSmc/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                    |                3 |              6 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr | fourier_bram_i/axiSmc/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                   |                3 |              6 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr | fourier_bram_i/axiSmc/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                   |                2 |              6 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr | fourier_bram_i/axiSmc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                   |                2 |              6 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m01_exit_pipeline/m01_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.mesg_reg                                                                                 |                                                                                                                                                                                                       |                2 |              6 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m01_exit_pipeline/m01_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[17].srl_nx1/shift_qual                                                                        |                                                                                                                                                                                                       |                2 |              6 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr  | fourier_bram_i/axiSmc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                    |                2 |              6 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | fourier_bram_i/axiSmc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                     |                4 |              6 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | fourier_bram_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                            |                2 |              6 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                         | fourier_bram_i/axiSmc/inst/clk_map/psr_aclk/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                  |                1 |              6 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr              | fourier_bram_i/axiSmc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                    |                3 |              6 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.mesg_reg                                                                                 |                                                                                                                                                                                                       |                2 |              6 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[17].srl_nx1/shift_qual                                                                        |                                                                                                                                                                                                       |                3 |              6 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr              | fourier_bram_i/axiSmc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                    |                2 |              6 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | fourier_bram_i/axiSmc/inst/m04_exit_pipeline/m04_exit/inst/areset                                                                                                                                     |                3 |              6 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | fourier_bram_i/axiSmc/inst/m01_exit_pipeline/m01_exit/inst/areset                                                                                                                                     |                3 |              6 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr | fourier_bram_i/axiSmc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                   |                3 |              6 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr | fourier_bram_i/axiSmc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                   |                3 |              6 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr | fourier_bram_i/axiSmc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                   |                3 |              6 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/w_payld_push144_out                                                                         |                                                                                                                                                                                                       |                1 |              7 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | fourier_bram_i/axiSmc/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                    |                3 |              7 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | fourier_bram_i/axiSmc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                    |                3 |              7 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m03_exit_pipeline/m03_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                   |                                                                                                                                                                                                       |                1 |              7 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | fourier_bram_i/axiSmc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                    |                3 |              7 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | fourier_bram_i/axiSmc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                    |                5 |              7 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | fourier_bram_i/axiSmc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                    |                5 |              7 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | fourier_bram_i/axiSmc/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                    |                4 |              7 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m03_exit_pipeline/m03_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[8]_i_1_n_0                                  |                                                                                                                                                                                                       |                2 |              7 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | fourier_bram_i/axiSmc/inst/m04_nodes/m04_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                    |                3 |              7 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | fourier_bram_i/axiSmc/inst/m04_nodes/m04_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                    |                3 |              7 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | fourier_bram_i/axiSmc/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                    |                4 |              7 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | fourier_bram_i/axiSmc/inst/m03_nodes/m03_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                    |                4 |              7 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                   | fourier_bram_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/reset2ip_reset_int                                                               |                1 |              7 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiBramCtrlLeft/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.brst_cnt[7]_i_1_n_0                                                                      | fourier_bram_i/axiBramCtrlLeft/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/s_axi_aresetn_0                                                              |                3 |              8 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiBramCtrlRight/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.brst_cnt[7]_i_1_n_0                                                                     | fourier_bram_i/axiBramCtrlRight/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/s_axi_aresetn_0                                                             |                3 |              8 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.QSPI_RX_TX_REG/SPIXfer_done_delay                                              | fourier_bram_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/reset2ip_reset_int                                                               |                1 |              8 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[13].srl_nx1/shift_qual   |                                                                                                                                                                                                       |                2 |              8 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/E[0]                                                                   | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                            |                3 |              8 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_cmd_fifo/gen_srls[11].srl_nx1/shift_qual                                          |                                                                                                                                                                                                       |                2 |              8 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/DFTStageWrapperLeft/U0/inst_DFTStage/r_bramRe_i_1_n_0                                                                                                                                  | fourier_bram_i/rstRTL/U0/peripheral_reset[0]                                                                                                                                                          |                1 |              8 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/cmd_fifo/gen_srls[11].srl_nx1/shift_qual                               |                                                                                                                                                                                                       |                2 |              8 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg                                        |                                                                                                                                                                                                       |                3 |              8 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_cmd_fifo/gen_pipelined.mesg_reg                                                   |                                                                                                                                                                                                       |                3 |              8 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                  |                                                                                                                                                                                                       |                1 |              8 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/cmd_fifo/gen_srls[11].srl_nx1/shift_qual                               |                                                                                                                                                                                                       |                3 |              8 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg                                        |                                                                                                                                                                                                       |                2 |              8 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m04_nodes/m04_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                       |                                                                                                                                                                                                       |                1 |              8 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/Freq2BRAMRight/U0/inst_addrFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]_0[0]                                   |                                                                                                                                                                                                       |                1 |              8 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/sr_5_Tx_Empty_i1                                                       | fourier_bram_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/NO_FIFO_EXISTS.CROSS_CLK_FIFO_0_INST/tx_Reg_Soft_Reset_op                                     |                1 |              8 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_srls[11].srl_nx1/shift_qual                                          |                                                                                                                                                                                                       |                2 |              8 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_cmd_fifo/E[0]                                                                                        | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                            |                4 |              8 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.Shift_Reg_reg[0]_i_1_n_0                 | fourier_bram_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                        |                2 |              8 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/gen_srls[11].srl_nx1/shift_qual                                                  |                                                                                                                                                                                                       |                2 |              8 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m03_exit_pipeline/m03_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/gen_pipelined.state_reg[2][0]                                          |                                                                                                                                                                                                       |                3 |              8 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_cmd_fifo/gen_pipelined.mesg_reg                                                   |                                                                                                                                                                                                       |                3 |              8 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_srls[11].srl_nx1/shift_qual                               |                                                                                                                                                                                                       |                2 |              8 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/Freq2BRAMLeft/U0/inst_addrFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]_0[0]                                    |                                                                                                                                                                                                       |                3 |              8 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg                                        |                                                                                                                                                                                                       |                2 |              8 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m03_exit_pipeline/m03_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                   |                                                                                                                                                                                                       |                4 |              8 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg                                                           |                                                                                                                                                                                                       |                3 |              8 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/OTHER_RATIO_GENERATE.rx_shft_reg_mode_0110[0]_i_1_n_0         | fourier_bram_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                        |                2 |              8 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                                        | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                     |                3 |              8 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/gen_pipelined.state_reg[2][0]                                          |                                                                                                                                                                                                       |                3 |              8 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                 |                                                                                                                                                                                                       |                1 |              8 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/DFTStageWrapperRight/U0/inst_DFTStage/r_bramRe_i_1_n_0                                                                                                                                 | fourier_bram_i/rstRTL/U0/peripheral_reset[0]                                                                                                                                                          |                2 |              8 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/gen_thread_loop[1].rlast_i_reg[1][0]                                   | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                            |                3 |              8 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_cmd_fifo/gen_srls[11].srl_nx1/shift_qual                                          |                                                                                                                                                                                                       |                2 |              8 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_cmd_fifo/gen_pipelined.mesg_reg                                                   |                                                                                                                                                                                                       |                2 |              8 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/cmd_fifo/gen_srls[11].srl_nx1/shift_qual                               |                                                                                                                                                                                                       |                2 |              8 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                   |                                                                                                                                                                                                       |                3 |              8 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/cmd_fifo/gen_pipelined.mesg_reg                                        |                                                                                                                                                                                                       |                2 |              8 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.aw_channel_0/null_beat_supress_0/first_beat                                                      |                                                                                                                                                                                                       |                4 |              8 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/p_16_out                                                      | fourier_bram_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                        |                2 |              8 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/E[0]                                                                   | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                            |                4 |              8 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_cmd_fifo/gen_srls[11].srl_nx1/shift_qual                                          |                                                                                                                                                                                                       |                2 |              8 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                 |                                                                                                                                                                                                       |                1 |              8 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_0_GEN.SPI_MODULE_I/SPIXfer_done_int_pulse_d1                                     |                                                                                                                                                                                                       |                3 |              8 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_cmd_fifo/gen_pipelined.mesg_reg                                                   |                                                                                                                                                                                                       |                2 |              8 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m04_nodes/m04_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                       |                                                                                                                                                                                                       |                1 |              8 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/SPICR_data_int_reg0                                                    | fourier_bram_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/reset2ip_reset_int                                                               |                4 |              8 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_cmd_fifo/E[0]                                                                     | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                            |                3 |              8 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/DFTStageWrapperRight/U0/inst_DFTStage/r_k[8]_i_1_n_0                                                                                                                                   | fourier_bram_i/rstRTL/U0/peripheral_reset[0]                                                                                                                                                          |                2 |              9 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/DFTStageWrapperLeft/U0/inst_DFTStage/r_k[8]_i_1_n_0                                                                                                                                    | fourier_bram_i/rstRTL/U0/peripheral_reset[0]                                                                                                                                                          |                2 |              9 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/E[0]                                                          | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                            |                4 |              9 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m03_exit_pipeline/m03_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.aw_channel_0/null_beat_supress_0/count                                                           | fourier_bram_i/axiSmc/inst/m03_exit_pipeline/m03_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/SR[0]                                                                  |                3 |              9 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m04_nodes/m04_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                   | fourier_bram_i/axiSmc/inst/m04_nodes/m04_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                   |                4 |              9 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/last_beat_reg_0[0]                                            | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                            |                2 |              9 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/cmd_fifo/E[0]                                                          | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                            |                4 |              9 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | fourier_bram_i/axiSmc/inst/m03_exit_pipeline/m03_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/areset_d1                                                                                           |                6 |              9 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m04_nodes/m04_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                   | fourier_bram_i/axiSmc/inst/m04_nodes/m04_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                   |                4 |              9 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/cmd_fifo/cmd_len_qq                                                    | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                            |                2 |              9 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m03_exit_pipeline/m03_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                         | fourier_bram_i/axiSmc/inst/m03_exit_pipeline/m03_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/gen_b_fifo.bid_fifo_0/SR[0]                                                          |                2 |              9 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/cmd_fifo/E[0]                                                          | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                            |                3 |              9 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/cmd_fifo/E[0]                                                          | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                            |                4 |              9 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/cmd_fifo/cmd_active_reg_0[0]                                           | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                            |                2 |              9 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/cmd_fifo/cmd_active_reg_0[0]                                           | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                            |                2 |              9 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | fourier_bram_i/axiSmc/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/areset_d1                                                                                           |                5 |              9 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/E[0]                                                                             | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                            |                2 |              9 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/s_ready_i_reg_2[0]                                                                        |                                                                                                                                                                                                       |                5 |              9 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | fourier_bram_i/axiSmc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                   |                4 |              9 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/s_ready_i_reg_2[1]                                                                        |                                                                                                                                                                                                       |                4 |              9 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | fourier_bram_i/axiSmc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                   |                6 |              9 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.aw_channel_0/null_beat_supress_0/count                                                           | fourier_bram_i/axiSmc/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/SR[0]                                                                  |                3 |              9 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | fourier_bram_i/axiSmc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                    |                3 |              9 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/cmd_fifo/cmd_active_reg[0]                                                                | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                            |                2 |              9 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                         | fourier_bram_i/axiSmc/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.b_channel_0/gen_b_fifo.bid_fifo_0/SR[0]                                                          |                3 |              9 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/s_ready_i_reg_2[2]                                                                        |                                                                                                                                                                                                       |                5 |              9 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/s_ready_i_reg_1                                                                           | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/w_accum_continue_d_reg                                                                    |                2 |              9 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_cmd_fifo/gen_thread_loop[3].rlast_i_reg[3][0]                                     | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                            |                4 |             10 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/gen_thread_loop[1].r_cmd_active_reg[1]_0[0]                            | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                            |                3 |             10 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiBramCtrlRight/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/E[0]                                                                        | fourier_bram_i/axiBramCtrlRight/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/curr_fixed_burst_reg_reg                                                                      |                5 |             10 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                    | fourier_bram_i/axiSmc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                    |                4 |             10 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/s_rvalid_reg_reg[0]                                                    | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                            |                3 |             10 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m03_exit_pipeline/m03_exit/inst/w_reg/skid_buffer[2052]_i_1_n_0                                                                                                            |                                                                                                                                                                                                       |                2 |             10 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m03_exit_pipeline/m03_exit/inst/w_reg/m_vector_i                                                                                                                           |                                                                                                                                                                                                       |                3 |             10 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/gen_thread_loop[2].r_cmd_active_reg[2]_0[0]                            | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                            |                4 |             10 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiBramCtrlLeft/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/E[0]                                                                         | fourier_bram_i/axiBramCtrlLeft/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/curr_fixed_burst_reg_reg                                                                       |                4 |             10 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.aw_channel_0/null_beat_supress_0/b_push                                                          |                                                                                                                                                                                                       |                2 |             11 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr              | fourier_bram_i/axiSmc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                    |                3 |             11 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr             | fourier_bram_i/axiSmc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                   |                2 |             11 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | fourier_bram_i/axiSmc/inst/m02_exit_pipeline/m02_exit/inst/areset                                                                                                                                     |                5 |             11 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | fourier_bram_i/axiSmc/inst/m03_exit_pipeline/m03_exit/inst/areset                                                                                                                                     |                6 |             11 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m03_exit_pipeline/m03_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/WR.aw_channel_0/null_beat_supress_0/b_push                                                          |                                                                                                                                                                                                       |                2 |             11 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr             | fourier_bram_i/axiSmc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                   |                3 |             11 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                   | fourier_bram_i/axiSmc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                                         |                4 |             12 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m02_nodes/m02_ar_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                  | fourier_bram_i/axiSmc/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/areset_r                                                                                                                        |                5 |             12 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                  | fourier_bram_i/axiSmc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                        |                4 |             12 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m04_nodes/m04_aw_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                  | fourier_bram_i/axiSmc/inst/m04_nodes/m04_aw_node/inst/inst_mi_handler/areset_r                                                                                                                        |                3 |             12 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                  | fourier_bram_i/axiSmc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/areset_r                                                                                                                        |                4 |             12 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m04_nodes/m04_aw_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                  | fourier_bram_i/axiSmc/inst/m04_nodes/m04_aw_node/inst/inst_mi_handler/areset_r                                                                                                                        |                5 |             12 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m04_nodes/m04_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                    | fourier_bram_i/axiSmc/inst/m04_nodes/m04_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                    |                6 |             12 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m01_nodes/m01_aw_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                  | fourier_bram_i/axiSmc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/areset_r                                                                                                                        |                4 |             12 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                    | fourier_bram_i/axiSmc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                    |                6 |             12 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m01_nodes/m01_ar_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                  | fourier_bram_i/axiSmc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/areset_r                                                                                                                        |                4 |             12 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                   | fourier_bram_i/axiSmc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/areset_r                                                                                                                         |                5 |             12 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m02_exit_pipeline/m02_exit/inst/r_reg/skid_buffer[1090]_i_1_n_0                                                                                                            |                                                                                                                                                                                                       |                2 |             12 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m01_nodes/m01_w_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                   | fourier_bram_i/axiSmc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/areset_r                                                                                                                         |                5 |             12 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                  | fourier_bram_i/axiSmc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/areset_r                                                                                                                        |                3 |             12 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m04_nodes/m04_w_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                   | fourier_bram_i/axiSmc/inst/m04_nodes/m04_w_node/inst/inst_mi_handler/areset_r                                                                                                                         |                4 |             12 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m04_nodes/m04_w_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                   | fourier_bram_i/axiSmc/inst/m04_nodes/m04_w_node/inst/inst_mi_handler/areset_r                                                                                                                         |                4 |             12 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m02_exit_pipeline/m02_exit/inst/r_reg/m_vector_i                                                                                                                           |                                                                                                                                                                                                       |                2 |             12 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                   | fourier_bram_i/axiSmc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/areset_r                                                                                                                         |                4 |             12 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_write.s_axi_bid_i[11]_i_1_n_0                                                                   | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                     |                3 |             12 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.s_axi_rid_i                                                                                | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                     |                2 |             12 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                  | fourier_bram_i/axiSmc/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/areset_r                                                                                                                        |                4 |             12 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_nodes/s00_r_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_valid                                                                | fourier_bram_i/axiSmc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                         |                4 |             12 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                   | fourier_bram_i/axiSmc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                                                         |                5 |             12 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m03_nodes/m03_aw_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                  | fourier_bram_i/axiSmc/inst/m03_nodes/m03_aw_node/inst/inst_mi_handler/areset_r                                                                                                                        |                3 |             12 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m03_nodes/m03_aw_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                  | fourier_bram_i/axiSmc/inst/m03_nodes/m03_aw_node/inst/inst_mi_handler/areset_r                                                                                                                        |                5 |             12 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m03_nodes/m03_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                    | fourier_bram_i/axiSmc/inst/m03_nodes/m03_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                    |                5 |             12 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                   | fourier_bram_i/axiSmc/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/areset_r                                                                                                                         |                3 |             12 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m02_nodes/m02_w_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                   | fourier_bram_i/axiSmc/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/areset_r                                                                                                                         |                5 |             12 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m04_nodes/m04_ar_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                  | fourier_bram_i/axiSmc/inst/m04_nodes/m04_ar_node/inst/inst_mi_handler/areset_r                                                                                                                        |                4 |             12 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                    | fourier_bram_i/axiSmc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                    |                5 |             12 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m03_nodes/m03_ar_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                  | fourier_bram_i/axiSmc/inst/m03_nodes/m03_ar_node/inst/inst_mi_handler/areset_r                                                                                                                        |                3 |             12 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m03_nodes/m03_ar_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                  | fourier_bram_i/axiSmc/inst/m03_nodes/m03_ar_node/inst/inst_mi_handler/areset_r                                                                                                                        |                4 |             12 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                   | fourier_bram_i/axiSmc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/areset_r                                                                                                                         |                3 |             12 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_nodes/s00_b_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_valid                                                                | fourier_bram_i/axiSmc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                                                         |                5 |             12 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                  | fourier_bram_i/axiSmc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                        |                6 |             12 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                   | fourier_bram_i/axiSmc/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/areset_r                                                                                                                         |                4 |             12 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                    | fourier_bram_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                            |                3 |             12 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m04_nodes/m04_ar_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                  | fourier_bram_i/axiSmc/inst/m04_nodes/m04_ar_node/inst/inst_mi_handler/areset_r                                                                                                                        |                4 |             12 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                  | fourier_bram_i/axiSmc/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/areset_r                                                                                                                        |                4 |             12 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                  | fourier_bram_i/axiSmc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                        |                4 |             12 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m02_nodes/m02_aw_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                  | fourier_bram_i/axiSmc/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/areset_r                                                                                                                        |                5 |             12 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m03_nodes/m03_w_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                   | fourier_bram_i/axiSmc/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/areset_r                                                                                                                         |                4 |             12 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                  | fourier_bram_i/axiSmc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                        |                4 |             12 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                    | fourier_bram_i/axiSmc/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                    |                5 |             12 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiBramCtrlRight/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/aw_active_re                                                                                     | fourier_bram_i/axiBramCtrlRight/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/s_axi_aresetn_0                                                             |                3 |             13 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiBramCtrlLeft/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/aw_active_re                                                                                      | fourier_bram_i/axiBramCtrlLeft/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/s_axi_aresetn_0                                                              |                3 |             13 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m02_exit_pipeline/m02_exit/inst/w_reg/m_vector_i                                                                                                                           |                                                                                                                                                                                                       |                4 |             13 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m02_exit_pipeline/m02_exit/inst/w_reg/skid_buffer[2052]_i_1_n_0                                                                                                            |                                                                                                                                                                                                       |                2 |             13 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_mmu/inst/b_sreg/m_vector_i                                                                                                                          |                                                                                                                                                                                                       |                4 |             14 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_mmu/inst/b_sreg/skid_buffer[1057]_i_1_n_0                                                                                                           |                                                                                                                                                                                                       |                5 |             14 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/aid_match_d_reg[2]                                                  |                                                                                                                                                                                                       |                5 |             15 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/m_vector_i                                                                                                                          |                                                                                                                                                                                                       |                3 |             15 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/aid_match_d_reg[3]                                                  |                                                                                                                                                                                                       |                6 |             15 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/active_target                                                       |                                                                                                                                                                                                       |                5 |             15 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m01_exit_pipeline/m01_exit/inst/aw_reg/m_vector_i                                                                                                                          |                                                                                                                                                                                                       |                3 |             15 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/aid_match_d_reg[1]                                                  |                                                                                                                                                                                                       |                4 |             15 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m01_exit_pipeline/m01_exit/inst/aw_reg/skid_buffer[1144]_i_1__0_n_0                                                                                                        |                                                                                                                                                                                                       |                5 |             15 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/I2S_receiver_1/U0/SDATA_REC_SIGNAL[23]_i_1_n_0                                                                                                                                         | fourier_bram_i/I2S_receiver_1/U0/WR_EN_L_SIGNAL_i_2_n_0                                                                                                                                               |                4 |             15 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | fourier_bram_i/axiSmc/inst/s00_nodes/s00_r_node/inst/inst_si_handler/areset_r                                                                                                                         |                4 |             15 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/skid_buffer[1144]_i_1__0_n_0                                                                                                        |                                                                                                                                                                                                       |                2 |             15 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/gen_pipelined.mesg_reg_reg[1]                                       |                                                                                                                                                                                                       |                4 |             15 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/gen_pipelined.mesg_reg_reg[2]                                       |                                                                                                                                                                                                       |                3 |             15 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/gen_pipelined.mesg_reg_reg[3]                                       |                                                                                                                                                                                                       |                3 |             15 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/active_target                                                       |                                                                                                                                                                                                       |                4 |             15 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                |                                                                                                                                                                                                       |                3 |             15 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | fourier_bram_i/axiSmc/inst/s00_nodes/s00_b_node/inst/inst_si_handler/areset_r                                                                                                                         |                3 |             15 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m03_nodes/m03_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                        |                                                                                                                                                                                                       |                2 |             16 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/SI_REG/aw_pipe/m_payload_i[35]_i_1_n_0                                                              |                                                                                                                                                                                                       |                4 |             16 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                        |                                                                                                                                                                                                       |                2 |             16 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                        |                                                                                                                                                                                                       |                2 |             16 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                        |                                                                                                                                                                                                       |                2 |             16 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                        |                                                                                                                                                                                                       |                2 |             16 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m04_nodes/m04_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                        |                                                                                                                                                                                                       |                2 |             16 |
| ~fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       |                                                                                                                                                                                                       |                7 |             17 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | fourier_bram_i/I2S_receiver_1/U0/WR_EN_L_SIGNAL_i_2_n_0                                                                                                                                               |                7 |             17 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/DFTStageWrapperRight/U0/inst_dataFifoFillLevel/inst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                          |                                                                                                                                                                                                       |                7 |             18 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/inst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                           |                                                                                                                                                                                                       |                5 |             18 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/Freq2BRAMRight/U0/inst_addrFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/r_fifoImagWe_reg[0]                                                            |                                                                                                                                                                                                       |                6 |             18 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/Freq2BRAMRight/U0/inst_imagFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                   |                                                                                                                                                                                                       |                4 |             18 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/inst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg_0[0]                                 |                                                                                                                                                                                                       |                5 |             18 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/Freq2BRAMRight/U0/inst_addrFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                   |                                                                                                                                                                                                       |                5 |             18 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/Freq2BRAMRight/U0/inst_imagFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/r_fifoImagWe_reg[0]                                                            |                                                                                                                                                                                                       |                3 |             18 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/Freq2BRAMLeft/U0/inst_imagFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/r_fifoImagWe_reg[0]                                                             |                                                                                                                                                                                                       |                3 |             18 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m03_exit_pipeline/m03_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/SI_REG/aw_pipe/m_payload_i[35]_i_1_n_0                                                              |                                                                                                                                                                                                       |                5 |             18 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/Freq2BRAMLeft/U0/inst_imagFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                    |                                                                                                                                                                                                       |                4 |             18 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/Freq2BRAMLeft/U0/inst_addrFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/r_fifoImagWe_reg[0]                                                             |                                                                                                                                                                                                       |                4 |             18 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/Freq2BRAMLeft/U0/inst_addrFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                    |                                                                                                                                                                                                       |                5 |             18 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/DFTStageWrapperRight/U0/inst_dataFifoFillLevel/inst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg_0[0]                                |                                                                                                                                                                                                       |                5 |             18 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/SI_REG/r_pipe/m_payload_i[37]_i_1_n_0                                                               |                                                                                                                                                                                                       |                4 |             19 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/skid_buffer[1144]_i_1_n_0                                                                                                           |                                                                                                                                                                                                       |                3 |             19 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m01_exit_pipeline/m01_exit/inst/ar_reg/m_vector_i                                                                                                                          |                                                                                                                                                                                                       |                4 |             19 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/m_vector_i                                                                                                                          |                                                                                                                                                                                                       |                6 |             19 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                     |               13 |             19 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m02_exit_pipeline/m02_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/SI_REG/ar_pipe/m_payload_i[229]_i_1_n_0                                                             |                                                                                                                                                                                                       |                4 |             19 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m01_exit_pipeline/m01_exit/inst/ar_reg/skid_buffer[1144]_i_1_n_0                                                                                                           |                                                                                                                                                                                                       |                4 |             19 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m03_exit_pipeline/m03_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/SI_REG/ar_pipe/m_payload_i[229]_i_1_n_0                                                             |                                                                                                                                                                                                       |                7 |             21 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | fourier_bram_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                 |                6 |             21 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                    | fourier_bram_i/axiSmc/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                    |                8 |             21 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                   | fourier_bram_i/axiSmc/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                   |                8 |             22 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                    | fourier_bram_i/axiSmc/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                    |                8 |             22 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m00_nodes/m00_b_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                   | fourier_bram_i/axiSmc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/areset_r                                                                                                                         |                8 |             24 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m03_nodes/m03_r_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                   | fourier_bram_i/axiSmc/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/areset_r                                                                                                                         |                9 |             24 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m02_nodes/m02_r_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                   | fourier_bram_i/axiSmc/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/areset_r                                                                                                                         |                9 |             24 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m03_nodes/m03_b_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                   | fourier_bram_i/axiSmc/inst/m03_nodes/m03_b_node/inst/inst_mi_handler/areset_r                                                                                                                         |               10 |             24 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m03_nodes/m03_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                   | fourier_bram_i/axiSmc/inst/m03_nodes/m03_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                   |                8 |             24 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m00_nodes/m00_r_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                   | fourier_bram_i/axiSmc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/areset_r                                                                                                                         |               10 |             24 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_nodes/s00_aw_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                  | fourier_bram_i/axiSmc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                        |                9 |             24 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                   | fourier_bram_i/axiSmc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                   |                8 |             24 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m02_nodes/m02_b_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                   | fourier_bram_i/axiSmc/inst/m02_nodes/m02_b_node/inst/inst_mi_handler/areset_r                                                                                                                         |               10 |             24 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m04_nodes/m04_b_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                   | fourier_bram_i/axiSmc/inst/m04_nodes/m04_b_node/inst/inst_mi_handler/areset_r                                                                                                                         |                8 |             24 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m04_nodes/m04_r_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                   | fourier_bram_i/axiSmc/inst/m04_nodes/m04_r_node/inst/inst_mi_handler/areset_r                                                                                                                         |                8 |             24 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                   | fourier_bram_i/axiSmc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                   |                8 |             24 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m01_nodes/m01_r_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                   | fourier_bram_i/axiSmc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/areset_r                                                                                                                         |               10 |             24 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m01_nodes/m01_b_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                   | fourier_bram_i/axiSmc/inst/m01_nodes/m01_b_node/inst/inst_mi_handler/areset_r                                                                                                                         |                8 |             24 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_nodes/s00_w_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                   | fourier_bram_i/axiSmc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                                                                         |                9 |             24 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_nodes/s00_ar_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                  | fourier_bram_i/axiSmc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                        |                9 |             24 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/DFTStageWrapperRight/U0/inst_DFTStage/E[0]                                                                                                                                             | fourier_bram_i/rstRTL/U0/peripheral_reset[0]                                                                                                                                                          |                7 |             25 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                   | fourier_bram_i/axiSmc/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                   |               10 |             25 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/Freq2BRAMLeft/U0/inst_imagFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]_0[0]                                    |                                                                                                                                                                                                       |                5 |             25 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/DFTStageWrapperLeft/U0/inst_DFTStage/E[0]                                                                                                                                              | fourier_bram_i/rstRTL/U0/peripheral_reset[0]                                                                                                                                                          |                7 |             25 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/DFTStageWrapperRight/U0/inst_dataFifoFillLevel/inst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]_0[0]          |                                                                                                                                                                                                       |                4 |             25 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/Freq2BRAMRight/U0/inst_imagFifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]_0[0]                                   |                                                                                                                                                                                                       |                6 |             25 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/inst_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]_0[0]           |                                                                                                                                                                                                       |                7 |             25 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_shelve_d                                                                                             |                                                                                                                                                                                                       |                7 |             27 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m03_nodes/m03_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                   | fourier_bram_i/axiSmc/inst/m03_nodes/m03_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                   |                9 |             27 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                   | fourier_bram_i/axiSmc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                   |               10 |             31 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | fourier_bram_i/axiBramCtrlLeft/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/s_axi_aresetn_0                                                              |               19 |             31 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                   | fourier_bram_i/axiSmc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                   |               10 |             31 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | fourier_bram_i/axiBramCtrlRight/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/s_axi_aresetn_0                                                             |               16 |             31 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | fourier_bram_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                            |                8 |             31 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiBramCtrlRight/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld                                                                                            | fourier_bram_i/axiBramCtrlRight/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/s_axi_aresetn_0                                                             |                7 |             32 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m03_exit_pipeline/m03_exit/inst/r_reg/m_vector_i                                                                                                                           |                                                                                                                                                                                                       |                5 |             32 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/DFTStageWrapperRight/U0/inst_dataFifoFillLevel/r_fillLevel[0]_i_1_n_0                                                                                                                  | fourier_bram_i/rstRTL/U0/peripheral_reset[0]                                                                                                                                                          |                8 |             32 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m03_exit_pipeline/m03_exit/inst/r_reg/skid_buffer[1090]_i_1_n_0                                                                                                            |                                                                                                                                                                                                       |                7 |             32 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/I2S_receiver_1/U0/counter                                                                                                                                                              | fourier_bram_i/I2S_receiver_1/U0/clear                                                                                                                                                                |                8 |             32 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiBramCtrlLeft/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rdata_en                                                                                               | fourier_bram_i/axiBramCtrlLeft/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[31].axi_rdata_int[31]_i_1_n_0          |                7 |             32 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiBramCtrlLeft/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld                                                                                             | fourier_bram_i/axiBramCtrlLeft/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/s_axi_aresetn_0                                                              |                9 |             32 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                           | fourier_bram_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                              |                9 |             32 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/DFTStageWrapperLeft/U0/inst_dataFifoFillLevel/r_fillLevel[0]_i_1_n_0                                                                                                                   | fourier_bram_i/rstRTL/U0/peripheral_reset[0]                                                                                                                                                          |                8 |             32 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiBramCtrlRight/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                             |                                                                                                                                                                                                       |                9 |             32 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiBramCtrlLeft/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                                              |                                                                                                                                                                                                       |                6 |             32 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiBramCtrlRight/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rdata_en                                                                                              | fourier_bram_i/axiBramCtrlRight/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RDATA_NO_ECC.GEN_RDATA_NO_RL_NO_ECC.GEN_RDATA[31].axi_rdata_int[31]_i_1_n_0         |                6 |             32 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i                                                                                                                           |                                                                                                                                                                                                       |                7 |             33 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/skid_buffer[1090]_i_1_n_0                                                                                                            |                                                                                                                                                                                                       |                8 |             33 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m01_exit_pipeline/m01_exit/inst/r_reg/skid_buffer[1090]_i_1_n_0                                                                                                            |                                                                                                                                                                                                       |                8 |             33 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/Freq2BRAMLeft/U0/r_fifoImagDin                                                                                                                                                         | fourier_bram_i/rstRTL/U0/peripheral_reset[0]                                                                                                                                                          |                9 |             33 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/Freq2BRAMRight/U0/r_fifoImagDin                                                                                                                                                        | fourier_bram_i/rstRTL/U0/peripheral_reset[0]                                                                                                                                                          |               10 |             33 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m01_exit_pipeline/m01_exit/inst/r_reg/m_vector_i                                                                                                                           |                                                                                                                                                                                                       |                8 |             33 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/Freq2BRAMLeft/U0/o_bramAddr[10]_i_1_n_0                                                                                                                                                | fourier_bram_i/rstRTL/U0/peripheral_reset[0]                                                                                                                                                          |               12 |             34 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/Freq2BRAMRight/U0/o_bramAddr[10]_i_1_n_0                                                                                                                                               | fourier_bram_i/rstRTL/U0/peripheral_reset[0]                                                                                                                                                          |               12 |             34 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m03_exit_pipeline/m03_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                |                                                                                                                                                                                                       |                5 |             35 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/cmd_fifo/m_valid_i                                                     |                                                                                                                                                                                                       |                9 |             36 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/r_shelf                                                                                                |                                                                                                                                                                                                       |               10 |             36 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/m_vector_i                                                                                |                                                                                                                                                                                                       |                9 |             36 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_shelf[2][40]_i_1_n_0                                                              |                                                                                                                                                                                                       |               11 |             36 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_shelf[1][40]_i_1_n_0                                                              |                                                                                                                                                                                                       |               12 |             36 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/cmd_fifo/m_valid_i                                                     |                                                                                                                                                                                                       |                9 |             36 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[1].r_payld_fifo/gen_srls[4].srl_nx1/gen_rd_b.doutb_reg_reg[17]                         |                                                                                                                                                                                                       |                9 |             36 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[0].r_payld_fifo/gen_srls[40].srl_nx1/push                                              |                                                                                                                                                                                                       |                9 |             36 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/cmd_fifo/m_valid_i                                                     |                                                                                                                                                                                                       |               10 |             36 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[2].r_payld_fifo/gen_srls[40].srl_nx1/push                                              |                                                                                                                                                                                                       |               10 |             36 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aw_reg_slice/i___3_n_0                                                                                 |                                                                                                                                                                                                       |               11 |             36 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/gen_srls[40].srl_nx1/push                                              |                                                                                                                                                                                                       |               10 |             36 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_shelf[3][40]_i_1_n_0                                                              |                                                                                                                                                                                                       |               10 |             36 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/gen_thread_loop[3].r_payld_fifo/cmd_fifo/m_valid_i                                                     |                                                                                                                                                                                                       |               10 |             36 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i                                                                                |                                                                                                                                                                                                       |                8 |             37 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/skid_buffer[2052]_i_1_n_0                                                                                                           |                                                                                                                                                                                                       |                8 |             37 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m01_exit_pipeline/m01_exit/inst/w_reg/m_vector_i                                                                                                                           |                                                                                                                                                                                                       |                6 |             37 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/i___3_n_0                                                                                 |                                                                                                                                                                                                       |                9 |             37 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m01_exit_pipeline/m01_exit/inst/w_reg/skid_buffer[2052]_i_1_n_0                                                                                                            |                                                                                                                                                                                                       |                6 |             37 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/m_vector_i                                                                                                                          |                                                                                                                                                                                                       |                7 |             37 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/skid_buffer[2052]_i_1_n_0                                                                                                            |                                                                                                                                                                                                       |                7 |             37 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/m_vector_i                                                                                                                           |                                                                                                                                                                                                       |                8 |             37 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/r_payld_reg                                                                                            |                                                                                                                                                                                                       |               22 |             37 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m03_exit_pipeline/m03_exit/inst/splitter_inst/gen_axi4lite.axilite_b2s/SI_REG/r_pipe/m_payload_i[37]_i_1_n_0                                                               |                                                                                                                                                                                                       |                6 |             39 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[103].srl_nx1/push                                                                |                                                                                                                                                                                                       |               11 |             41 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.state_reg[1]_1[0]   |                                                                                                                                                                                                       |               12 |             42 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                    | fourier_bram_i/axiSmc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                    |                8 |             42 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/i___6_n_0                                                           |                                                                                                                                                                                                       |                7 |             43 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/m_vector_i                                                          |                                                                                                                                                                                                       |               10 |             43 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_multithread.w_multithread/cmd_reg/s_aready                                                            |                                                                                                                                                                                                       |                9 |             43 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                    | fourier_bram_i/axiSmc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                    |                9 |             43 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/m_vector_i                                                          |                                                                                                                                                                                                       |                8 |             43 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer[1144]_i_1__0_n_0                                                                                                  |                                                                                                                                                                                                       |               12 |             43 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i                                                                                                                    |                                                                                                                                                                                                       |                9 |             43 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/E[0]                                                                |                                                                                                                                                                                                       |                8 |             43 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_multithread.r_multithread/cmd_reg/i___6_n_0                                                           |                                                                                                                                                                                                       |               10 |             43 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                     |                                                                                                                                                                                                       |                8 |             43 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                    |                                                                                                                                                                                                       |                8 |             43 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                    | fourier_bram_i/axiSmc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                    |                9 |             43 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/rd_addrb_incr                                                                                     | fourier_bram_i/axiSmc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                    |               11 |             46 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/rd_addrb_incr                                                                                    | fourier_bram_i/axiSmc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                   |                8 |             47 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i                                                                                                                          |                                                                                                                                                                                                       |               15 |             47 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                    | fourier_bram_i/axiSmc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                    |               10 |             47 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                    | fourier_bram_i/axiSmc/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                    |                9 |             47 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                    | fourier_bram_i/axiSmc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                    |                9 |             47 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                    | fourier_bram_i/axiSmc/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                    |               10 |             47 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m04_nodes/m04_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                    | fourier_bram_i/axiSmc/inst/m04_nodes/m04_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                    |                9 |             47 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/skid_buffer[1090]_i_1_n_0                                                                                                           |                                                                                                                                                                                                       |               12 |             47 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m01_nodes/m01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                       |                                                                                                                                                                                                       |                6 |             48 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m02_nodes/m02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                       |                                                                                                                                                                                                       |                6 |             48 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m02_nodes/m02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                        |                                                                                                                                                                                                       |                6 |             48 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                       |                                                                                                                                                                                                       |                6 |             48 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m03_nodes/m03_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                       |                                                                                                                                                                                                       |                6 |             48 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m03_nodes/m03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                        |                                                                                                                                                                                                       |                6 |             48 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/skid_buffer[1144]_i_1__2_n_0                                                                                                       |                                                                                                                                                                                                       |               12 |             52 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/m_vector_i                                                                                                                         |                                                                                                                                                                                                       |               12 |             52 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer[1144]_i_1__1_n_0                                                                                                       |                                                                                                                                                                                                       |               11 |             52 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i                                                                                                                         |                                                                                                                                                                                                       |               12 |             52 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/rd_addrb_incr                                                                                    | fourier_bram_i/axiSmc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                   |               10 |             53 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                   |               27 |             54 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                       |                                                                                                                                                                                                       |                7 |             56 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m01_nodes/m01_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                        |                                                                                                                                                                                                       |                7 |             56 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m01_nodes/m01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                        |                                                                                                                                                                                                       |                7 |             56 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                        |                                                                                                                                                                                                       |                7 |             56 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m02_nodes/m02_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                       |                                                                                                                                                                                                       |                7 |             56 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                        |                                                                                                                                                                                                       |                7 |             56 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m02_nodes/m02_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                        |                                                                                                                                                                                                       |                7 |             56 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                        |                                                                                                                                                                                                       |                7 |             56 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m03_nodes/m03_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                       |                                                                                                                                                                                                       |                7 |             56 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m03_nodes/m03_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                        |                                                                                                                                                                                                       |                7 |             56 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m04_nodes/m04_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                        |                                                                                                                                                                                                       |                7 |             56 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/DFTStageWrapperLeft/U0/inst_DFTStage/r_bramWe_i_1_n_0                                                                                                                                  | fourier_bram_i/rstRTL/U0/peripheral_reset[0]                                                                                                                                                          |               17 |             58 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/DFTStageWrapperRight/U0/inst_DFTStage/r_bramWe_i_1_n_0                                                                                                                                 | fourier_bram_i/rstRTL/U0/peripheral_reset[0]                                                                                                                                                          |               17 |             58 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | fourier_bram_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/RESET_SYNC_AXI_SPI_CLK_INST/Rst_to_spi                                                        |               11 |             60 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                       |                                                                                                                                                                                                       |                8 |             64 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                       |                                                                                                                                                                                                       |                8 |             64 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | fourier_bram_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/SOFT_RESET_I/reset2ip_reset_int                                                               |               12 |             64 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/m01_nodes/m01_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                       |                                                                                                                                                                                                       |                8 |             64 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | fourier_bram_i/axiSmc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                            |               39 |             69 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/axiSmc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                        |                                                                                                                                                                                                       |                9 |             72 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/DFTStageWrapperLeft/U0/inst_DFTStage/r_bImag_0                                                                                                                                         | fourier_bram_i/rstRTL/U0/peripheral_reset[0]                                                                                                                                                          |               21 |             86 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 | fourier_bram_i/DFTStageWrapperRight/U0/inst_DFTStage/r_bImag_0                                                                                                                                        | fourier_bram_i/rstRTL/U0/peripheral_reset[0]                                                                                                                                                          |               28 |             86 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       | fourier_bram_i/rstRTL/U0/peripheral_reset[0]                                                                                                                                                          |              180 |            746 |
|  fourier_bram_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                       |                                                                                                                                                                                                       |              304 |            813 |
+-----------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


