###############################################################
#  Generated by:      Cadence Innovus 19.10-p002_1
#  OS:                Linux x86_64(Host ID r6cad-tsmc40r.stanford.edu)
#  Generated on:      Tue Jan 19 01:21:10 2021
#  Design:            pe_tile_new_unq1
#  Command:           timeDesign -prefix signoff -signoff -reportOnly -hold -outDir reports -expandedViews
###############################################################
Path 1: MET Removal Check with Pin cb_data1/config_cb_reg_28_/CP 
Endpoint:   cb_data1/config_cb_reg_28_/CDN (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: reset                          (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGIN}
Analysis View: analysis_default
Other End Arrival Time          0.031
+ Removal                       0.155
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.186
  Arrival Time                  0.193
  Slack Time                    0.006
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.009
     = Beginpoint Arrival Time            0.019
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |            Cell            |  Slew | Delay | Arrival | Required | 
     |                            |             |                            |       |       |  Time   |   Time   | 
     |----------------------------+-------------+----------------------------+-------+-------+---------+----------| 
     |                            | reset v     |                            | 0.013 |       |   0.019 |    0.012 | 
     | cb_data1                   | reset v     | pe_tile_new_unq1_cb_unq1_1 |       |       |   0.019 |    0.012 | 
     | cb_data1/FE_PHC5_reset     |             | BUFFD0BWP40                | 0.013 | 0.000 |   0.019 |    0.012 | 
     | cb_data1/FE_PHC5_reset     | I v -> Z v  | BUFFD0BWP40                | 0.014 | 0.026 |   0.045 |    0.039 | 
     | cb_data1/FE_PHC3_reset     |             | BUFFD0BWP40                | 0.014 | 0.000 |   0.045 |    0.039 | 
     | cb_data1/FE_PHC3_reset     | I v -> Z v  | BUFFD0BWP40                | 0.018 | 0.029 |   0.074 |    0.068 | 
     | cb_data1/U20               |             | INVD2BWP40                 | 0.018 | 0.000 |   0.074 |    0.068 | 
     | cb_data1/U20               | I v -> ZN ^ | INVD2BWP40                 | 0.208 | 0.118 |   0.192 |    0.186 | 
     | cb_data1/config_cb_reg_28_ |             | DFCNQD1BWP40               | 0.208 | 0.001 |   0.193 |    0.186 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.030
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.125
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc     |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                       |             |                            |       |       |  Time   |   Time   | 
     |---------------------------------------+-------------+----------------------------+-------+-------+---------+----------| 
     |                                       | clk_in ^    |                            | 0.058 |       |  -0.125 |   -0.118 | 
     | CTS_ccl_a_buf_00011                   |             | CKBD20BWP40                | 0.058 | 0.001 |  -0.124 |   -0.117 | 
     | CTS_ccl_a_buf_00011                   | I ^ -> Z ^  | CKBD20BWP40                | 0.050 | 0.061 |  -0.062 |   -0.056 | 
     | cb_data1                              | clk ^       | pe_tile_new_unq1_cb_unq1_1 |       |       |  -0.058 |   -0.051 | 
     | cb_data1/clk_gate_config_cb_reg/latch |             | CKLNQD6BWP40               | 0.050 | 0.005 |  -0.058 |   -0.051 | 
     | cb_data1/clk_gate_config_cb_reg/latch | CP ^ -> Q ^ | CKLNQD6BWP40               | 0.073 | 0.087 |   0.029 |    0.036 | 
     | cb_data1/config_cb_reg_28_            |             | DFCNQD1BWP40               | 0.073 | 0.002 |   0.031 |    0.037 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
Path 2: MET Removal Check with Pin cb_data1/config_cb_reg_31_/CP 
Endpoint:   cb_data1/config_cb_reg_31_/CDN (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: reset                          (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGIN}
Analysis View: analysis_default
Other End Arrival Time          0.031
+ Removal                       0.155
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.186
  Arrival Time                  0.193
  Slack Time                    0.006
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.009
     = Beginpoint Arrival Time            0.019
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |            Cell            |  Slew | Delay | Arrival | Required | 
     |                            |             |                            |       |       |  Time   |   Time   | 
     |----------------------------+-------------+----------------------------+-------+-------+---------+----------| 
     |                            | reset v     |                            | 0.013 |       |   0.019 |    0.012 | 
     | cb_data1                   | reset v     | pe_tile_new_unq1_cb_unq1_1 |       |       |   0.019 |    0.012 | 
     | cb_data1/FE_PHC5_reset     |             | BUFFD0BWP40                | 0.013 | 0.000 |   0.019 |    0.012 | 
     | cb_data1/FE_PHC5_reset     | I v -> Z v  | BUFFD0BWP40                | 0.014 | 0.026 |   0.045 |    0.039 | 
     | cb_data1/FE_PHC3_reset     |             | BUFFD0BWP40                | 0.014 | 0.000 |   0.045 |    0.039 | 
     | cb_data1/FE_PHC3_reset     | I v -> Z v  | BUFFD0BWP40                | 0.018 | 0.029 |   0.074 |    0.068 | 
     | cb_data1/U20               |             | INVD2BWP40                 | 0.018 | 0.000 |   0.074 |    0.068 | 
     | cb_data1/U20               | I v -> ZN ^ | INVD2BWP40                 | 0.208 | 0.118 |   0.192 |    0.186 | 
     | cb_data1/config_cb_reg_31_ |             | DFCNQD1BWP40               | 0.208 | 0.001 |   0.193 |    0.186 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.030
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.125
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc     |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                       |             |                            |       |       |  Time   |   Time   | 
     |---------------------------------------+-------------+----------------------------+-------+-------+---------+----------| 
     |                                       | clk_in ^    |                            | 0.058 |       |  -0.125 |   -0.118 | 
     | CTS_ccl_a_buf_00011                   |             | CKBD20BWP40                | 0.058 | 0.001 |  -0.124 |   -0.117 | 
     | CTS_ccl_a_buf_00011                   | I ^ -> Z ^  | CKBD20BWP40                | 0.050 | 0.061 |  -0.062 |   -0.056 | 
     | cb_data1                              | clk ^       | pe_tile_new_unq1_cb_unq1_1 |       |       |  -0.058 |   -0.051 | 
     | cb_data1/clk_gate_config_cb_reg/latch |             | CKLNQD6BWP40               | 0.050 | 0.005 |  -0.058 |   -0.051 | 
     | cb_data1/clk_gate_config_cb_reg/latch | CP ^ -> Q ^ | CKLNQD6BWP40               | 0.073 | 0.087 |   0.029 |    0.036 | 
     | cb_data1/config_cb_reg_31_            |             | DFCNQD1BWP40               | 0.073 | 0.002 |   0.031 |    0.037 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
Path 3: MET Removal Check with Pin cb_data1/config_cb_reg_30_/CP 
Endpoint:   cb_data1/config_cb_reg_30_/CDN (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: reset                          (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGIN}
Analysis View: analysis_default
Other End Arrival Time          0.031
+ Removal                       0.155
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.186
  Arrival Time                  0.193
  Slack Time                    0.007
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.009
     = Beginpoint Arrival Time            0.019
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |            Cell            |  Slew | Delay | Arrival | Required | 
     |                            |             |                            |       |       |  Time   |   Time   | 
     |----------------------------+-------------+----------------------------+-------+-------+---------+----------| 
     |                            | reset v     |                            | 0.013 |       |   0.019 |    0.012 | 
     | cb_data1                   | reset v     | pe_tile_new_unq1_cb_unq1_1 |       |       |   0.019 |    0.012 | 
     | cb_data1/FE_PHC5_reset     |             | BUFFD0BWP40                | 0.013 | 0.000 |   0.019 |    0.012 | 
     | cb_data1/FE_PHC5_reset     | I v -> Z v  | BUFFD0BWP40                | 0.014 | 0.026 |   0.045 |    0.039 | 
     | cb_data1/FE_PHC3_reset     |             | BUFFD0BWP40                | 0.014 | 0.000 |   0.045 |    0.039 | 
     | cb_data1/FE_PHC3_reset     | I v -> Z v  | BUFFD0BWP40                | 0.018 | 0.029 |   0.074 |    0.068 | 
     | cb_data1/U20               |             | INVD2BWP40                 | 0.018 | 0.000 |   0.074 |    0.068 | 
     | cb_data1/U20               | I v -> ZN ^ | INVD2BWP40                 | 0.208 | 0.118 |   0.192 |    0.185 | 
     | cb_data1/config_cb_reg_30_ |             | DFCNQD1BWP40               | 0.208 | 0.001 |   0.193 |    0.186 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.030
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.125
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc     |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                       |             |                            |       |       |  Time   |   Time   | 
     |---------------------------------------+-------------+----------------------------+-------+-------+---------+----------| 
     |                                       | clk_in ^    |                            | 0.058 |       |  -0.125 |   -0.118 | 
     | CTS_ccl_a_buf_00011                   |             | CKBD20BWP40                | 0.058 | 0.001 |  -0.124 |   -0.117 | 
     | CTS_ccl_a_buf_00011                   | I ^ -> Z ^  | CKBD20BWP40                | 0.050 | 0.061 |  -0.062 |   -0.056 | 
     | cb_data1                              | clk ^       | pe_tile_new_unq1_cb_unq1_1 |       |       |  -0.058 |   -0.051 | 
     | cb_data1/clk_gate_config_cb_reg/latch |             | CKLNQD6BWP40               | 0.050 | 0.005 |  -0.058 |   -0.051 | 
     | cb_data1/clk_gate_config_cb_reg/latch | CP ^ -> Q ^ | CKLNQD6BWP40               | 0.073 | 0.087 |   0.029 |    0.036 | 
     | cb_data1/config_cb_reg_30_            |             | DFCNQD1BWP40               | 0.073 | 0.002 |   0.031 |    0.037 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
Path 4: MET Removal Check with Pin cb_data1/config_cb_reg_29_/CP 
Endpoint:   cb_data1/config_cb_reg_29_/CDN (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: reset                          (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGIN}
Analysis View: analysis_default
Other End Arrival Time          0.031
+ Removal                       0.155
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.186
  Arrival Time                  0.193
  Slack Time                    0.007
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.009
     = Beginpoint Arrival Time            0.019
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |            Cell            |  Slew | Delay | Arrival | Required | 
     |                            |             |                            |       |       |  Time   |   Time   | 
     |----------------------------+-------------+----------------------------+-------+-------+---------+----------| 
     |                            | reset v     |                            | 0.013 |       |   0.019 |    0.012 | 
     | cb_data1                   | reset v     | pe_tile_new_unq1_cb_unq1_1 |       |       |   0.019 |    0.012 | 
     | cb_data1/FE_PHC5_reset     |             | BUFFD0BWP40                | 0.013 | 0.000 |   0.019 |    0.012 | 
     | cb_data1/FE_PHC5_reset     | I v -> Z v  | BUFFD0BWP40                | 0.014 | 0.026 |   0.045 |    0.038 | 
     | cb_data1/FE_PHC3_reset     |             | BUFFD0BWP40                | 0.014 | 0.000 |   0.045 |    0.038 | 
     | cb_data1/FE_PHC3_reset     | I v -> Z v  | BUFFD0BWP40                | 0.018 | 0.029 |   0.074 |    0.067 | 
     | cb_data1/U20               |             | INVD2BWP40                 | 0.018 | 0.000 |   0.074 |    0.067 | 
     | cb_data1/U20               | I v -> ZN ^ | INVD2BWP40                 | 0.208 | 0.118 |   0.192 |    0.185 | 
     | cb_data1/config_cb_reg_29_ |             | DFCNQD1BWP40               | 0.208 | 0.001 |   0.193 |    0.186 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.030
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.125
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc     |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                       |             |                            |       |       |  Time   |   Time   | 
     |---------------------------------------+-------------+----------------------------+-------+-------+---------+----------| 
     |                                       | clk_in ^    |                            | 0.058 |       |  -0.125 |   -0.118 | 
     | CTS_ccl_a_buf_00011                   |             | CKBD20BWP40                | 0.058 | 0.001 |  -0.124 |   -0.117 | 
     | CTS_ccl_a_buf_00011                   | I ^ -> Z ^  | CKBD20BWP40                | 0.050 | 0.061 |  -0.062 |   -0.056 | 
     | cb_data1                              | clk ^       | pe_tile_new_unq1_cb_unq1_1 |       |       |  -0.058 |   -0.051 | 
     | cb_data1/clk_gate_config_cb_reg/latch |             | CKLNQD6BWP40               | 0.050 | 0.005 |  -0.058 |   -0.051 | 
     | cb_data1/clk_gate_config_cb_reg/latch | CP ^ -> Q ^ | CKLNQD6BWP40               | 0.073 | 0.087 |   0.029 |    0.036 | 
     | cb_data1/config_cb_reg_29_            |             | DFCNQD1BWP40               | 0.073 | 0.002 |   0.031 |    0.037 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
Path 5: MET Removal Check with Pin cb_data1/config_cb_reg_23_/CP 
Endpoint:   cb_data1/config_cb_reg_23_/CDN (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: reset                          (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGIN}
Analysis View: analysis_default
Other End Arrival Time          0.031
+ Removal                       0.155
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.186
  Arrival Time                  0.193
  Slack Time                    0.007
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.009
     = Beginpoint Arrival Time            0.019
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |            Cell            |  Slew | Delay | Arrival | Required | 
     |                            |             |                            |       |       |  Time   |   Time   | 
     |----------------------------+-------------+----------------------------+-------+-------+---------+----------| 
     |                            | reset v     |                            | 0.013 |       |   0.019 |    0.012 | 
     | cb_data1                   | reset v     | pe_tile_new_unq1_cb_unq1_1 |       |       |   0.019 |    0.012 | 
     | cb_data1/FE_PHC5_reset     |             | BUFFD0BWP40                | 0.013 | 0.000 |   0.019 |    0.012 | 
     | cb_data1/FE_PHC5_reset     | I v -> Z v  | BUFFD0BWP40                | 0.014 | 0.026 |   0.045 |    0.038 | 
     | cb_data1/FE_PHC3_reset     |             | BUFFD0BWP40                | 0.014 | 0.000 |   0.045 |    0.038 | 
     | cb_data1/FE_PHC3_reset     | I v -> Z v  | BUFFD0BWP40                | 0.018 | 0.029 |   0.074 |    0.067 | 
     | cb_data1/U20               |             | INVD2BWP40                 | 0.018 | 0.000 |   0.074 |    0.067 | 
     | cb_data1/U20               | I v -> ZN ^ | INVD2BWP40                 | 0.208 | 0.118 |   0.192 |    0.185 | 
     | cb_data1/config_cb_reg_23_ |             | DFCNQD1BWP40               | 0.208 | 0.001 |   0.193 |    0.186 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.030
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.125
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc     |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                       |             |                            |       |       |  Time   |   Time   | 
     |---------------------------------------+-------------+----------------------------+-------+-------+---------+----------| 
     |                                       | clk_in ^    |                            | 0.058 |       |  -0.125 |   -0.118 | 
     | CTS_ccl_a_buf_00011                   |             | CKBD20BWP40                | 0.058 | 0.001 |  -0.124 |   -0.117 | 
     | CTS_ccl_a_buf_00011                   | I ^ -> Z ^  | CKBD20BWP40                | 0.050 | 0.061 |  -0.062 |   -0.056 | 
     | cb_data1                              | clk ^       | pe_tile_new_unq1_cb_unq1_1 |       |       |  -0.058 |   -0.051 | 
     | cb_data1/clk_gate_config_cb_reg/latch |             | CKLNQD6BWP40               | 0.050 | 0.005 |  -0.058 |   -0.051 | 
     | cb_data1/clk_gate_config_cb_reg/latch | CP ^ -> Q ^ | CKLNQD6BWP40               | 0.073 | 0.087 |   0.029 |    0.036 | 
     | cb_data1/config_cb_reg_23_            |             | DFCNQD1BWP40               | 0.073 | 0.002 |   0.031 |    0.038 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
Path 6: MET Removal Check with Pin cb_data1/config_cb_reg_22_/CP 
Endpoint:   cb_data1/config_cb_reg_22_/CDN (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: reset                          (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGIN}
Analysis View: analysis_default
Other End Arrival Time          0.031
+ Removal                       0.155
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.186
  Arrival Time                  0.193
  Slack Time                    0.007
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.009
     = Beginpoint Arrival Time            0.019
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |            Cell            |  Slew | Delay | Arrival | Required | 
     |                            |             |                            |       |       |  Time   |   Time   | 
     |----------------------------+-------------+----------------------------+-------+-------+---------+----------| 
     |                            | reset v     |                            | 0.013 |       |   0.019 |    0.012 | 
     | cb_data1                   | reset v     | pe_tile_new_unq1_cb_unq1_1 |       |       |   0.019 |    0.012 | 
     | cb_data1/FE_PHC5_reset     |             | BUFFD0BWP40                | 0.013 | 0.000 |   0.019 |    0.012 | 
     | cb_data1/FE_PHC5_reset     | I v -> Z v  | BUFFD0BWP40                | 0.014 | 0.026 |   0.045 |    0.038 | 
     | cb_data1/FE_PHC3_reset     |             | BUFFD0BWP40                | 0.014 | 0.000 |   0.045 |    0.038 | 
     | cb_data1/FE_PHC3_reset     | I v -> Z v  | BUFFD0BWP40                | 0.018 | 0.029 |   0.074 |    0.067 | 
     | cb_data1/U20               |             | INVD2BWP40                 | 0.018 | 0.000 |   0.074 |    0.067 | 
     | cb_data1/U20               | I v -> ZN ^ | INVD2BWP40                 | 0.208 | 0.118 |   0.192 |    0.185 | 
     | cb_data1/config_cb_reg_22_ |             | DFCNQD1BWP40               | 0.208 | 0.001 |   0.193 |    0.186 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.030
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.125
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc     |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                       |             |                            |       |       |  Time   |   Time   | 
     |---------------------------------------+-------------+----------------------------+-------+-------+---------+----------| 
     |                                       | clk_in ^    |                            | 0.058 |       |  -0.125 |   -0.118 | 
     | CTS_ccl_a_buf_00011                   |             | CKBD20BWP40                | 0.058 | 0.001 |  -0.124 |   -0.117 | 
     | CTS_ccl_a_buf_00011                   | I ^ -> Z ^  | CKBD20BWP40                | 0.050 | 0.061 |  -0.062 |   -0.056 | 
     | cb_data1                              | clk ^       | pe_tile_new_unq1_cb_unq1_1 |       |       |  -0.058 |   -0.051 | 
     | cb_data1/clk_gate_config_cb_reg/latch |             | CKLNQD6BWP40               | 0.050 | 0.005 |  -0.058 |   -0.051 | 
     | cb_data1/clk_gate_config_cb_reg/latch | CP ^ -> Q ^ | CKLNQD6BWP40               | 0.073 | 0.087 |   0.029 |    0.036 | 
     | cb_data1/config_cb_reg_22_            |             | DFCNQD1BWP40               | 0.073 | 0.002 |   0.031 |    0.038 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
Path 7: MET Removal Check with Pin cb_data1/config_cb_reg_21_/CP 
Endpoint:   cb_data1/config_cb_reg_21_/CDN (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: reset                          (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGIN}
Analysis View: analysis_default
Other End Arrival Time          0.031
+ Removal                       0.155
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.186
  Arrival Time                  0.193
  Slack Time                    0.007
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.009
     = Beginpoint Arrival Time            0.019
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |            Cell            |  Slew | Delay | Arrival | Required | 
     |                            |             |                            |       |       |  Time   |   Time   | 
     |----------------------------+-------------+----------------------------+-------+-------+---------+----------| 
     |                            | reset v     |                            | 0.013 |       |   0.019 |    0.012 | 
     | cb_data1                   | reset v     | pe_tile_new_unq1_cb_unq1_1 |       |       |   0.019 |    0.012 | 
     | cb_data1/FE_PHC5_reset     |             | BUFFD0BWP40                | 0.013 | 0.000 |   0.019 |    0.012 | 
     | cb_data1/FE_PHC5_reset     | I v -> Z v  | BUFFD0BWP40                | 0.014 | 0.026 |   0.045 |    0.038 | 
     | cb_data1/FE_PHC3_reset     |             | BUFFD0BWP40                | 0.014 | 0.000 |   0.045 |    0.038 | 
     | cb_data1/FE_PHC3_reset     | I v -> Z v  | BUFFD0BWP40                | 0.018 | 0.029 |   0.074 |    0.067 | 
     | cb_data1/U20               |             | INVD2BWP40                 | 0.018 | 0.000 |   0.074 |    0.067 | 
     | cb_data1/U20               | I v -> ZN ^ | INVD2BWP40                 | 0.208 | 0.118 |   0.192 |    0.185 | 
     | cb_data1/config_cb_reg_21_ |             | DFCNQD1BWP40               | 0.208 | 0.001 |   0.193 |    0.186 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.030
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.125
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc     |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                       |             |                            |       |       |  Time   |   Time   | 
     |---------------------------------------+-------------+----------------------------+-------+-------+---------+----------| 
     |                                       | clk_in ^    |                            | 0.058 |       |  -0.125 |   -0.118 | 
     | CTS_ccl_a_buf_00011                   |             | CKBD20BWP40                | 0.058 | 0.001 |  -0.124 |   -0.117 | 
     | CTS_ccl_a_buf_00011                   | I ^ -> Z ^  | CKBD20BWP40                | 0.050 | 0.061 |  -0.062 |   -0.055 | 
     | cb_data1                              | clk ^       | pe_tile_new_unq1_cb_unq1_1 |       |       |  -0.058 |   -0.051 | 
     | cb_data1/clk_gate_config_cb_reg/latch |             | CKLNQD6BWP40               | 0.050 | 0.005 |  -0.058 |   -0.051 | 
     | cb_data1/clk_gate_config_cb_reg/latch | CP ^ -> Q ^ | CKLNQD6BWP40               | 0.073 | 0.087 |   0.029 |    0.036 | 
     | cb_data1/config_cb_reg_21_            |             | DFCNQD1BWP40               | 0.073 | 0.001 |   0.031 |    0.038 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
Path 8: MET Removal Check with Pin cb_data1/config_cb_reg_25_/CP 
Endpoint:   cb_data1/config_cb_reg_25_/CDN (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: reset                          (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGIN}
Analysis View: analysis_default
Other End Arrival Time          0.031
+ Removal                       0.155
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.186
  Arrival Time                  0.193
  Slack Time                    0.007
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.009
     = Beginpoint Arrival Time            0.019
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |            Cell            |  Slew | Delay | Arrival | Required | 
     |                            |             |                            |       |       |  Time   |   Time   | 
     |----------------------------+-------------+----------------------------+-------+-------+---------+----------| 
     |                            | reset v     |                            | 0.013 |       |   0.019 |    0.012 | 
     | cb_data1                   | reset v     | pe_tile_new_unq1_cb_unq1_1 |       |       |   0.019 |    0.012 | 
     | cb_data1/FE_PHC5_reset     |             | BUFFD0BWP40                | 0.013 | 0.000 |   0.019 |    0.012 | 
     | cb_data1/FE_PHC5_reset     | I v -> Z v  | BUFFD0BWP40                | 0.014 | 0.026 |   0.045 |    0.038 | 
     | cb_data1/FE_PHC3_reset     |             | BUFFD0BWP40                | 0.014 | 0.000 |   0.045 |    0.038 | 
     | cb_data1/FE_PHC3_reset     | I v -> Z v  | BUFFD0BWP40                | 0.018 | 0.029 |   0.074 |    0.067 | 
     | cb_data1/U20               |             | INVD2BWP40                 | 0.018 | 0.000 |   0.074 |    0.067 | 
     | cb_data1/U20               | I v -> ZN ^ | INVD2BWP40                 | 0.208 | 0.118 |   0.192 |    0.185 | 
     | cb_data1/config_cb_reg_25_ |             | DFCNQD1BWP40               | 0.208 | 0.001 |   0.193 |    0.186 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.030
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.125
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc     |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                       |             |                            |       |       |  Time   |   Time   | 
     |---------------------------------------+-------------+----------------------------+-------+-------+---------+----------| 
     |                                       | clk_in ^    |                            | 0.058 |       |  -0.125 |   -0.118 | 
     | CTS_ccl_a_buf_00011                   |             | CKBD20BWP40                | 0.058 | 0.001 |  -0.124 |   -0.117 | 
     | CTS_ccl_a_buf_00011                   | I ^ -> Z ^  | CKBD20BWP40                | 0.050 | 0.061 |  -0.062 |   -0.055 | 
     | cb_data1                              | clk ^       | pe_tile_new_unq1_cb_unq1_1 |       |       |  -0.058 |   -0.051 | 
     | cb_data1/clk_gate_config_cb_reg/latch |             | CKLNQD6BWP40               | 0.050 | 0.005 |  -0.058 |   -0.051 | 
     | cb_data1/clk_gate_config_cb_reg/latch | CP ^ -> Q ^ | CKLNQD6BWP40               | 0.073 | 0.087 |   0.029 |    0.036 | 
     | cb_data1/config_cb_reg_25_            |             | DFCNQD1BWP40               | 0.073 | 0.001 |   0.031 |    0.038 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
Path 9: MET Removal Check with Pin cb_data1/config_cb_reg_4_/CP 
Endpoint:   cb_data1/config_cb_reg_4_/CDN (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: reset                         (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGIN}
Analysis View: analysis_default
Other End Arrival Time          0.031
+ Removal                       0.155
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.186
  Arrival Time                  0.193
  Slack Time                    0.007
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.009
     = Beginpoint Arrival Time            0.019
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |            Cell            |  Slew | Delay | Arrival | Required | 
     |                           |             |                            |       |       |  Time   |   Time   | 
     |---------------------------+-------------+----------------------------+-------+-------+---------+----------| 
     |                           | reset v     |                            | 0.013 |       |   0.019 |    0.011 | 
     | cb_data1                  | reset v     | pe_tile_new_unq1_cb_unq1_1 |       |       |   0.019 |    0.011 | 
     | cb_data1/FE_PHC5_reset    |             | BUFFD0BWP40                | 0.013 | 0.000 |   0.019 |    0.011 | 
     | cb_data1/FE_PHC5_reset    | I v -> Z v  | BUFFD0BWP40                | 0.014 | 0.026 |   0.045 |    0.038 | 
     | cb_data1/FE_PHC3_reset    |             | BUFFD0BWP40                | 0.014 | 0.000 |   0.045 |    0.038 | 
     | cb_data1/FE_PHC3_reset    | I v -> Z v  | BUFFD0BWP40                | 0.018 | 0.029 |   0.074 |    0.067 | 
     | cb_data1/U20              |             | INVD2BWP40                 | 0.018 | 0.000 |   0.074 |    0.067 | 
     | cb_data1/U20              | I v -> ZN ^ | INVD2BWP40                 | 0.208 | 0.118 |   0.192 |    0.185 | 
     | cb_data1/config_cb_reg_4_ |             | DFCNQD1BWP40               | 0.208 | 0.001 |   0.193 |    0.186 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.030
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.125
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc     |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                       |             |                            |       |       |  Time   |   Time   | 
     |---------------------------------------+-------------+----------------------------+-------+-------+---------+----------| 
     |                                       | clk_in ^    |                            | 0.058 |       |  -0.125 |   -0.118 | 
     | CTS_ccl_a_buf_00011                   |             | CKBD20BWP40                | 0.058 | 0.001 |  -0.124 |   -0.116 | 
     | CTS_ccl_a_buf_00011                   | I ^ -> Z ^  | CKBD20BWP40                | 0.050 | 0.061 |  -0.062 |   -0.055 | 
     | cb_data1                              | clk ^       | pe_tile_new_unq1_cb_unq1_1 |       |       |  -0.058 |   -0.050 | 
     | cb_data1/clk_gate_config_cb_reg/latch |             | CKLNQD6BWP40               | 0.050 | 0.005 |  -0.058 |   -0.050 | 
     | cb_data1/clk_gate_config_cb_reg/latch | CP ^ -> Q ^ | CKLNQD6BWP40               | 0.073 | 0.087 |   0.029 |    0.037 | 
     | cb_data1/config_cb_reg_4_             |             | DFCNQD1BWP40               | 0.073 | 0.002 |   0.031 |    0.038 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
Path 10: MET Removal Check with Pin cb_data1/config_cb_reg_26_/CP 
Endpoint:   cb_data1/config_cb_reg_26_/CDN (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: reset                          (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGIN}
Analysis View: analysis_default
Other End Arrival Time          0.031
+ Removal                       0.155
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.186
  Arrival Time                  0.193
  Slack Time                    0.007
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.009
     = Beginpoint Arrival Time            0.019
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |            Cell            |  Slew | Delay | Arrival | Required | 
     |                            |             |                            |       |       |  Time   |   Time   | 
     |----------------------------+-------------+----------------------------+-------+-------+---------+----------| 
     |                            | reset v     |                            | 0.013 |       |   0.019 |    0.011 | 
     | cb_data1                   | reset v     | pe_tile_new_unq1_cb_unq1_1 |       |       |   0.019 |    0.011 | 
     | cb_data1/FE_PHC5_reset     |             | BUFFD0BWP40                | 0.013 | 0.000 |   0.019 |    0.011 | 
     | cb_data1/FE_PHC5_reset     | I v -> Z v  | BUFFD0BWP40                | 0.014 | 0.026 |   0.045 |    0.038 | 
     | cb_data1/FE_PHC3_reset     |             | BUFFD0BWP40                | 0.014 | 0.000 |   0.045 |    0.038 | 
     | cb_data1/FE_PHC3_reset     | I v -> Z v  | BUFFD0BWP40                | 0.018 | 0.029 |   0.074 |    0.067 | 
     | cb_data1/U20               |             | INVD2BWP40                 | 0.018 | 0.000 |   0.074 |    0.067 | 
     | cb_data1/U20               | I v -> ZN ^ | INVD2BWP40                 | 0.208 | 0.118 |   0.192 |    0.185 | 
     | cb_data1/config_cb_reg_26_ |             | DFCNQD1BWP40               | 0.208 | 0.001 |   0.193 |    0.186 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.030
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.125
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc     |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                       |             |                            |       |       |  Time   |   Time   | 
     |---------------------------------------+-------------+----------------------------+-------+-------+---------+----------| 
     |                                       | clk_in ^    |                            | 0.058 |       |  -0.125 |   -0.118 | 
     | CTS_ccl_a_buf_00011                   |             | CKBD20BWP40                | 0.058 | 0.001 |  -0.124 |   -0.116 | 
     | CTS_ccl_a_buf_00011                   | I ^ -> Z ^  | CKBD20BWP40                | 0.050 | 0.061 |  -0.062 |   -0.055 | 
     | cb_data1                              | clk ^       | pe_tile_new_unq1_cb_unq1_1 |       |       |  -0.058 |   -0.050 | 
     | cb_data1/clk_gate_config_cb_reg/latch |             | CKLNQD6BWP40               | 0.050 | 0.005 |  -0.058 |   -0.050 | 
     | cb_data1/clk_gate_config_cb_reg/latch | CP ^ -> Q ^ | CKLNQD6BWP40               | 0.073 | 0.087 |   0.029 |    0.037 | 
     | cb_data1/config_cb_reg_26_            |             | DFCNQD1BWP40               | 0.073 | 0.002 |   0.031 |    0.038 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
Path 11: MET Removal Check with Pin cb_data1/config_cb_reg_5_/CP 
Endpoint:   cb_data1/config_cb_reg_5_/CDN (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: reset                         (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGIN}
Analysis View: analysis_default
Other End Arrival Time          0.031
+ Removal                       0.155
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.186
  Arrival Time                  0.193
  Slack Time                    0.007
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.009
     = Beginpoint Arrival Time            0.019
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |            Cell            |  Slew | Delay | Arrival | Required | 
     |                           |             |                            |       |       |  Time   |   Time   | 
     |---------------------------+-------------+----------------------------+-------+-------+---------+----------| 
     |                           | reset v     |                            | 0.013 |       |   0.019 |    0.011 | 
     | cb_data1                  | reset v     | pe_tile_new_unq1_cb_unq1_1 |       |       |   0.019 |    0.011 | 
     | cb_data1/FE_PHC5_reset    |             | BUFFD0BWP40                | 0.013 | 0.000 |   0.019 |    0.011 | 
     | cb_data1/FE_PHC5_reset    | I v -> Z v  | BUFFD0BWP40                | 0.014 | 0.026 |   0.045 |    0.038 | 
     | cb_data1/FE_PHC3_reset    |             | BUFFD0BWP40                | 0.014 | 0.000 |   0.045 |    0.038 | 
     | cb_data1/FE_PHC3_reset    | I v -> Z v  | BUFFD0BWP40                | 0.018 | 0.029 |   0.074 |    0.067 | 
     | cb_data1/U20              |             | INVD2BWP40                 | 0.018 | 0.000 |   0.074 |    0.067 | 
     | cb_data1/U20              | I v -> ZN ^ | INVD2BWP40                 | 0.208 | 0.118 |   0.192 |    0.185 | 
     | cb_data1/config_cb_reg_5_ |             | DFCNQD1BWP40               | 0.208 | 0.001 |   0.193 |    0.186 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.030
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.125
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc     |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                       |             |                            |       |       |  Time   |   Time   | 
     |---------------------------------------+-------------+----------------------------+-------+-------+---------+----------| 
     |                                       | clk_in ^    |                            | 0.058 |       |  -0.125 |   -0.117 | 
     | CTS_ccl_a_buf_00011                   |             | CKBD20BWP40                | 0.058 | 0.001 |  -0.124 |   -0.116 | 
     | CTS_ccl_a_buf_00011                   | I ^ -> Z ^  | CKBD20BWP40                | 0.050 | 0.061 |  -0.062 |   -0.055 | 
     | cb_data1                              | clk ^       | pe_tile_new_unq1_cb_unq1_1 |       |       |  -0.058 |   -0.050 | 
     | cb_data1/clk_gate_config_cb_reg/latch |             | CKLNQD6BWP40               | 0.050 | 0.005 |  -0.058 |   -0.050 | 
     | cb_data1/clk_gate_config_cb_reg/latch | CP ^ -> Q ^ | CKLNQD6BWP40               | 0.073 | 0.087 |   0.029 |    0.037 | 
     | cb_data1/config_cb_reg_5_             |             | DFCNQD1BWP40               | 0.073 | 0.002 |   0.031 |    0.038 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
Path 12: MET Removal Check with Pin cb_data1/config_cb_reg_24_/CP 
Endpoint:   cb_data1/config_cb_reg_24_/CDN (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: reset                          (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGIN}
Analysis View: analysis_default
Other End Arrival Time          0.031
+ Removal                       0.155
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.186
  Arrival Time                  0.193
  Slack Time                    0.007
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.009
     = Beginpoint Arrival Time            0.019
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |            Cell            |  Slew | Delay | Arrival | Required | 
     |                            |             |                            |       |       |  Time   |   Time   | 
     |----------------------------+-------------+----------------------------+-------+-------+---------+----------| 
     |                            | reset v     |                            | 0.013 |       |   0.019 |    0.011 | 
     | cb_data1                   | reset v     | pe_tile_new_unq1_cb_unq1_1 |       |       |   0.019 |    0.011 | 
     | cb_data1/FE_PHC5_reset     |             | BUFFD0BWP40                | 0.013 | 0.000 |   0.019 |    0.011 | 
     | cb_data1/FE_PHC5_reset     | I v -> Z v  | BUFFD0BWP40                | 0.014 | 0.026 |   0.045 |    0.038 | 
     | cb_data1/FE_PHC3_reset     |             | BUFFD0BWP40                | 0.014 | 0.000 |   0.045 |    0.038 | 
     | cb_data1/FE_PHC3_reset     | I v -> Z v  | BUFFD0BWP40                | 0.018 | 0.029 |   0.074 |    0.067 | 
     | cb_data1/U20               |             | INVD2BWP40                 | 0.018 | 0.000 |   0.074 |    0.067 | 
     | cb_data1/U20               | I v -> ZN ^ | INVD2BWP40                 | 0.208 | 0.118 |   0.192 |    0.185 | 
     | cb_data1/config_cb_reg_24_ |             | DFCNQD1BWP40               | 0.208 | 0.001 |   0.193 |    0.186 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.030
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.125
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc     |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                       |             |                            |       |       |  Time   |   Time   | 
     |---------------------------------------+-------------+----------------------------+-------+-------+---------+----------| 
     |                                       | clk_in ^    |                            | 0.058 |       |  -0.125 |   -0.117 | 
     | CTS_ccl_a_buf_00011                   |             | CKBD20BWP40                | 0.058 | 0.001 |  -0.124 |   -0.116 | 
     | CTS_ccl_a_buf_00011                   | I ^ -> Z ^  | CKBD20BWP40                | 0.050 | 0.061 |  -0.062 |   -0.055 | 
     | cb_data1                              | clk ^       | pe_tile_new_unq1_cb_unq1_1 |       |       |  -0.058 |   -0.050 | 
     | cb_data1/clk_gate_config_cb_reg/latch |             | CKLNQD6BWP40               | 0.050 | 0.005 |  -0.058 |   -0.050 | 
     | cb_data1/clk_gate_config_cb_reg/latch | CP ^ -> Q ^ | CKLNQD6BWP40               | 0.073 | 0.087 |   0.029 |    0.037 | 
     | cb_data1/config_cb_reg_24_            |             | DFCNQD1BWP40               | 0.073 | 0.002 |   0.031 |    0.038 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
Path 13: MET Removal Check with Pin cb_data1/config_cb_reg_27_/CP 
Endpoint:   cb_data1/config_cb_reg_27_/CDN (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: reset                          (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGIN}
Analysis View: analysis_default
Other End Arrival Time          0.031
+ Removal                       0.155
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.186
  Arrival Time                  0.193
  Slack Time                    0.007
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.009
     = Beginpoint Arrival Time            0.019
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |            Cell            |  Slew | Delay | Arrival | Required | 
     |                            |             |                            |       |       |  Time   |   Time   | 
     |----------------------------+-------------+----------------------------+-------+-------+---------+----------| 
     |                            | reset v     |                            | 0.013 |       |   0.019 |    0.011 | 
     | cb_data1                   | reset v     | pe_tile_new_unq1_cb_unq1_1 |       |       |   0.019 |    0.011 | 
     | cb_data1/FE_PHC5_reset     |             | BUFFD0BWP40                | 0.013 | 0.000 |   0.019 |    0.011 | 
     | cb_data1/FE_PHC5_reset     | I v -> Z v  | BUFFD0BWP40                | 0.014 | 0.026 |   0.045 |    0.038 | 
     | cb_data1/FE_PHC3_reset     |             | BUFFD0BWP40                | 0.014 | 0.000 |   0.045 |    0.038 | 
     | cb_data1/FE_PHC3_reset     | I v -> Z v  | BUFFD0BWP40                | 0.018 | 0.029 |   0.074 |    0.067 | 
     | cb_data1/U20               |             | INVD2BWP40                 | 0.018 | 0.000 |   0.074 |    0.067 | 
     | cb_data1/U20               | I v -> ZN ^ | INVD2BWP40                 | 0.208 | 0.118 |   0.192 |    0.185 | 
     | cb_data1/config_cb_reg_27_ |             | DFCNQD1BWP40               | 0.208 | 0.001 |   0.193 |    0.186 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.030
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.125
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc     |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                       |             |                            |       |       |  Time   |   Time   | 
     |---------------------------------------+-------------+----------------------------+-------+-------+---------+----------| 
     |                                       | clk_in ^    |                            | 0.058 |       |  -0.125 |   -0.117 | 
     | CTS_ccl_a_buf_00011                   |             | CKBD20BWP40                | 0.058 | 0.001 |  -0.124 |   -0.116 | 
     | CTS_ccl_a_buf_00011                   | I ^ -> Z ^  | CKBD20BWP40                | 0.050 | 0.061 |  -0.062 |   -0.055 | 
     | cb_data1                              | clk ^       | pe_tile_new_unq1_cb_unq1_1 |       |       |  -0.058 |   -0.050 | 
     | cb_data1/clk_gate_config_cb_reg/latch |             | CKLNQD6BWP40               | 0.050 | 0.005 |  -0.058 |   -0.050 | 
     | cb_data1/clk_gate_config_cb_reg/latch | CP ^ -> Q ^ | CKLNQD6BWP40               | 0.073 | 0.087 |   0.029 |    0.037 | 
     | cb_data1/config_cb_reg_27_            |             | DFCNQD1BWP40               | 0.073 | 0.002 |   0.031 |    0.038 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
Path 14: MET Hold Check with Pin sb_wide/out_1_1_id1_reg_4_/CP 
Endpoint:   sb_wide/out_1_1_id1_reg_4_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: in_BUS16_S2_T1[4]            (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGIN}
Analysis View: analysis_default
Other End Arrival Time          0.031
+ Hold                          0.041
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.072
  Arrival Time                  0.080
  Slack Time                    0.007
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.014
     = Beginpoint Arrival Time            0.024
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |          Instance          |         Arc         |            Cell            |  Slew | Delay | Arrival | Required | 
     |                            |                     |                            |       |       |  Time   |   Time   | 
     |----------------------------+---------------------+----------------------------+-------+-------+---------+----------| 
     |                            | in_BUS16_S2_T1[4] v |                            | 0.023 |       |   0.024 |    0.017 | 
     | sb_wide                    | in_2_1[4] v         | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.026 |    0.018 | 
     | sb_wide/U1345              |                     | AOI22D0BWP40               | 0.023 | 0.002 |   0.026 |    0.018 | 
     | sb_wide/U1345              | A1 v -> ZN ^        | AOI22D0BWP40               | 0.031 | 0.025 |   0.051 |    0.043 | 
     | sb_wide/U1347              |                     | ND2D1BWP40                 | 0.031 | 0.000 |   0.051 |    0.043 | 
     | sb_wide/U1347              | A1 ^ -> ZN v        | ND2D1BWP40                 | 0.033 | 0.029 |   0.080 |    0.072 | 
     | sb_wide/out_1_1_id1_reg_4_ |                     | DFQD2BWP40                 | 0.033 | 0.000 |   0.080 |    0.072 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.030
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.125
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.058 |       |  -0.125 |   -0.117 | 
     | CTS_ccl_a_buf_00013                    |             | CKBD16BWP40  | 0.058 | 0.002 |  -0.123 |   -0.116 | 
     | CTS_ccl_a_buf_00013                    | I ^ -> Z ^  | CKBD16BWP40  | 0.059 | 0.066 |  -0.057 |   -0.050 | 
     | sb_wide/clk_gate_out_1_1_id1_reg/latch |             | CKLNQD3BWP40 | 0.060 | 0.006 |  -0.051 |   -0.044 | 
     | sb_wide/clk_gate_out_1_1_id1_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.075 | 0.082 |   0.031 |    0.038 | 
     | sb_wide/out_1_1_id1_reg_4_             |             | DFQD2BWP40   | 0.075 | 0.001 |   0.031 |    0.039 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 15: MET Removal Check with Pin cb_data1/config_cb_reg_20_/CP 
Endpoint:   cb_data1/config_cb_reg_20_/CDN (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: reset                          (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGIN}
Analysis View: analysis_default
Other End Arrival Time          0.031
+ Removal                       0.155
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.186
  Arrival Time                  0.194
  Slack Time                    0.008
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.009
     = Beginpoint Arrival Time            0.019
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |            Cell            |  Slew | Delay | Arrival | Required | 
     |                            |             |                            |       |       |  Time   |   Time   | 
     |----------------------------+-------------+----------------------------+-------+-------+---------+----------| 
     |                            | reset v     |                            | 0.013 |       |   0.019 |    0.011 | 
     | cb_data1                   | reset v     | pe_tile_new_unq1_cb_unq1_1 |       |       |   0.019 |    0.011 | 
     | cb_data1/FE_PHC5_reset     |             | BUFFD0BWP40                | 0.013 | 0.000 |   0.019 |    0.011 | 
     | cb_data1/FE_PHC5_reset     | I v -> Z v  | BUFFD0BWP40                | 0.014 | 0.026 |   0.045 |    0.037 | 
     | cb_data1/FE_PHC3_reset     |             | BUFFD0BWP40                | 0.014 | 0.000 |   0.045 |    0.037 | 
     | cb_data1/FE_PHC3_reset     | I v -> Z v  | BUFFD0BWP40                | 0.018 | 0.029 |   0.074 |    0.066 | 
     | cb_data1/U20               |             | INVD2BWP40                 | 0.018 | 0.000 |   0.074 |    0.066 | 
     | cb_data1/U20               | I v -> ZN ^ | INVD2BWP40                 | 0.208 | 0.118 |   0.192 |    0.184 | 
     | cb_data1/config_cb_reg_20_ |             | DFCNQD1BWP40               | 0.208 | 0.002 |   0.194 |    0.186 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.030
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.125
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc     |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                       |             |                            |       |       |  Time   |   Time   | 
     |---------------------------------------+-------------+----------------------------+-------+-------+---------+----------| 
     |                                       | clk_in ^    |                            | 0.058 |       |  -0.125 |   -0.117 | 
     | CTS_ccl_a_buf_00011                   |             | CKBD20BWP40                | 0.058 | 0.001 |  -0.124 |   -0.116 | 
     | CTS_ccl_a_buf_00011                   | I ^ -> Z ^  | CKBD20BWP40                | 0.050 | 0.061 |  -0.062 |   -0.055 | 
     | cb_data1                              | clk ^       | pe_tile_new_unq1_cb_unq1_1 |       |       |  -0.058 |   -0.050 | 
     | cb_data1/clk_gate_config_cb_reg/latch |             | CKLNQD6BWP40               | 0.050 | 0.005 |  -0.058 |   -0.050 | 
     | cb_data1/clk_gate_config_cb_reg/latch | CP ^ -> Q ^ | CKLNQD6BWP40               | 0.073 | 0.087 |   0.029 |    0.037 | 
     | cb_data1/config_cb_reg_20_            |             | DFCNQD1BWP40               | 0.073 | 0.002 |   0.031 |    0.038 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
Path 16: MET Removal Check with Pin cb_data1/config_cb_reg_6_/CP 
Endpoint:   cb_data1/config_cb_reg_6_/CDN (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: reset                         (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGIN}
Analysis View: analysis_default
Other End Arrival Time          0.031
+ Removal                       0.155
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.186
  Arrival Time                  0.194
  Slack Time                    0.008
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.009
     = Beginpoint Arrival Time            0.019
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |            Cell            |  Slew | Delay | Arrival | Required | 
     |                           |             |                            |       |       |  Time   |   Time   | 
     |---------------------------+-------------+----------------------------+-------+-------+---------+----------| 
     |                           | reset v     |                            | 0.013 |       |   0.019 |    0.011 | 
     | cb_data1                  | reset v     | pe_tile_new_unq1_cb_unq1_1 |       |       |   0.019 |    0.011 | 
     | cb_data1/FE_PHC5_reset    |             | BUFFD0BWP40                | 0.013 | 0.000 |   0.019 |    0.011 | 
     | cb_data1/FE_PHC5_reset    | I v -> Z v  | BUFFD0BWP40                | 0.014 | 0.026 |   0.045 |    0.037 | 
     | cb_data1/FE_PHC3_reset    |             | BUFFD0BWP40                | 0.014 | 0.000 |   0.045 |    0.037 | 
     | cb_data1/FE_PHC3_reset    | I v -> Z v  | BUFFD0BWP40                | 0.018 | 0.029 |   0.074 |    0.066 | 
     | cb_data1/U20              |             | INVD2BWP40                 | 0.018 | 0.000 |   0.074 |    0.066 | 
     | cb_data1/U20              | I v -> ZN ^ | INVD2BWP40                 | 0.208 | 0.118 |   0.192 |    0.184 | 
     | cb_data1/config_cb_reg_6_ |             | DFCNQD1BWP40               | 0.208 | 0.002 |   0.194 |    0.186 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.030
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.125
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc     |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                       |             |                            |       |       |  Time   |   Time   | 
     |---------------------------------------+-------------+----------------------------+-------+-------+---------+----------| 
     |                                       | clk_in ^    |                            | 0.058 |       |  -0.125 |   -0.117 | 
     | CTS_ccl_a_buf_00011                   |             | CKBD20BWP40                | 0.058 | 0.001 |  -0.124 |   -0.116 | 
     | CTS_ccl_a_buf_00011                   | I ^ -> Z ^  | CKBD20BWP40                | 0.050 | 0.061 |  -0.062 |   -0.055 | 
     | cb_data1                              | clk ^       | pe_tile_new_unq1_cb_unq1_1 |       |       |  -0.058 |   -0.050 | 
     | cb_data1/clk_gate_config_cb_reg/latch |             | CKLNQD6BWP40               | 0.050 | 0.005 |  -0.058 |   -0.050 | 
     | cb_data1/clk_gate_config_cb_reg/latch | CP ^ -> Q ^ | CKLNQD6BWP40               | 0.073 | 0.087 |   0.029 |    0.037 | 
     | cb_data1/config_cb_reg_6_             |             | DFCNQD1BWP40               | 0.073 | 0.002 |   0.031 |    0.039 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
Path 17: MET Removal Check with Pin cb_data1/config_cb_reg_19_/CP 
Endpoint:   cb_data1/config_cb_reg_19_/CDN (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: reset                          (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGIN}
Analysis View: analysis_default
Other End Arrival Time          0.031
+ Removal                       0.155
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.186
  Arrival Time                  0.194
  Slack Time                    0.008
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.009
     = Beginpoint Arrival Time            0.019
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |            Cell            |  Slew | Delay | Arrival | Required | 
     |                            |             |                            |       |       |  Time   |   Time   | 
     |----------------------------+-------------+----------------------------+-------+-------+---------+----------| 
     |                            | reset v     |                            | 0.013 |       |   0.019 |    0.011 | 
     | cb_data1                   | reset v     | pe_tile_new_unq1_cb_unq1_1 |       |       |   0.019 |    0.011 | 
     | cb_data1/FE_PHC5_reset     |             | BUFFD0BWP40                | 0.013 | 0.000 |   0.019 |    0.011 | 
     | cb_data1/FE_PHC5_reset     | I v -> Z v  | BUFFD0BWP40                | 0.014 | 0.026 |   0.045 |    0.037 | 
     | cb_data1/FE_PHC3_reset     |             | BUFFD0BWP40                | 0.014 | 0.000 |   0.045 |    0.037 | 
     | cb_data1/FE_PHC3_reset     | I v -> Z v  | BUFFD0BWP40                | 0.018 | 0.029 |   0.074 |    0.066 | 
     | cb_data1/U20               |             | INVD2BWP40                 | 0.018 | 0.000 |   0.074 |    0.066 | 
     | cb_data1/U20               | I v -> ZN ^ | INVD2BWP40                 | 0.208 | 0.118 |   0.192 |    0.184 | 
     | cb_data1/config_cb_reg_19_ |             | DFCNQD1BWP40               | 0.208 | 0.002 |   0.194 |    0.186 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.030
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.125
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc     |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                       |             |                            |       |       |  Time   |   Time   | 
     |---------------------------------------+-------------+----------------------------+-------+-------+---------+----------| 
     |                                       | clk_in ^    |                            | 0.058 |       |  -0.125 |   -0.117 | 
     | CTS_ccl_a_buf_00011                   |             | CKBD20BWP40                | 0.058 | 0.001 |  -0.124 |   -0.116 | 
     | CTS_ccl_a_buf_00011                   | I ^ -> Z ^  | CKBD20BWP40                | 0.050 | 0.061 |  -0.062 |   -0.054 | 
     | cb_data1                              | clk ^       | pe_tile_new_unq1_cb_unq1_1 |       |       |  -0.058 |   -0.050 | 
     | cb_data1/clk_gate_config_cb_reg/latch |             | CKLNQD6BWP40               | 0.050 | 0.005 |  -0.058 |   -0.050 | 
     | cb_data1/clk_gate_config_cb_reg/latch | CP ^ -> Q ^ | CKLNQD6BWP40               | 0.073 | 0.087 |   0.029 |    0.037 | 
     | cb_data1/config_cb_reg_19_            |             | DFCNQD1BWP40               | 0.073 | 0.001 |   0.031 |    0.039 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
Path 18: MET Removal Check with Pin cb_data1/config_cb_reg_12_/CP 
Endpoint:   cb_data1/config_cb_reg_12_/CDN (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: reset                          (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGIN}
Analysis View: analysis_default
Other End Arrival Time          0.031
+ Removal                       0.155
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.186
  Arrival Time                  0.194
  Slack Time                    0.008
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.009
     = Beginpoint Arrival Time            0.019
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |            Cell            |  Slew | Delay | Arrival | Required | 
     |                            |             |                            |       |       |  Time   |   Time   | 
     |----------------------------+-------------+----------------------------+-------+-------+---------+----------| 
     |                            | reset v     |                            | 0.013 |       |   0.019 |    0.010 | 
     | cb_data1                   | reset v     | pe_tile_new_unq1_cb_unq1_1 |       |       |   0.019 |    0.011 | 
     | cb_data1/FE_PHC5_reset     |             | BUFFD0BWP40                | 0.013 | 0.000 |   0.019 |    0.011 | 
     | cb_data1/FE_PHC5_reset     | I v -> Z v  | BUFFD0BWP40                | 0.014 | 0.026 |   0.045 |    0.037 | 
     | cb_data1/FE_PHC3_reset     |             | BUFFD0BWP40                | 0.014 | 0.000 |   0.045 |    0.037 | 
     | cb_data1/FE_PHC3_reset     | I v -> Z v  | BUFFD0BWP40                | 0.018 | 0.029 |   0.074 |    0.066 | 
     | cb_data1/U20               |             | INVD2BWP40                 | 0.018 | 0.000 |   0.074 |    0.066 | 
     | cb_data1/U20               | I v -> ZN ^ | INVD2BWP40                 | 0.208 | 0.118 |   0.192 |    0.184 | 
     | cb_data1/config_cb_reg_12_ |             | DFCNQD1BWP40               | 0.208 | 0.002 |   0.194 |    0.186 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.030
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.125
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc     |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                       |             |                            |       |       |  Time   |   Time   | 
     |---------------------------------------+-------------+----------------------------+-------+-------+---------+----------| 
     |                                       | clk_in ^    |                            | 0.058 |       |  -0.125 |   -0.117 | 
     | CTS_ccl_a_buf_00011                   |             | CKBD20BWP40                | 0.058 | 0.001 |  -0.124 |   -0.116 | 
     | CTS_ccl_a_buf_00011                   | I ^ -> Z ^  | CKBD20BWP40                | 0.050 | 0.061 |  -0.062 |   -0.054 | 
     | cb_data1                              | clk ^       | pe_tile_new_unq1_cb_unq1_1 |       |       |  -0.058 |   -0.050 | 
     | cb_data1/clk_gate_config_cb_reg/latch |             | CKLNQD6BWP40               | 0.050 | 0.005 |  -0.058 |   -0.050 | 
     | cb_data1/clk_gate_config_cb_reg/latch | CP ^ -> Q ^ | CKLNQD6BWP40               | 0.073 | 0.087 |   0.029 |    0.037 | 
     | cb_data1/config_cb_reg_12_            |             | DFCNQD1BWP40               | 0.073 | 0.001 |   0.031 |    0.039 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
Path 19: MET Removal Check with Pin cb_bit0/config_cb_reg_11_/CP 
Endpoint:   cb_bit0/config_cb_reg_11_/CDN (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: reset                         (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGIN}
Analysis View: analysis_default
Other End Arrival Time          0.032
+ Removal                       0.156
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.188
  Arrival Time                  0.196
  Slack Time                    0.008
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.009
     = Beginpoint Arrival Time            0.019
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |            Cell            |  Slew | Delay | Arrival | Required | 
     |                           |             |                            |       |       |  Time   |   Time   | 
     |---------------------------+-------------+----------------------------+-------+-------+---------+----------| 
     |                           | reset v     |                            | 0.013 |       |   0.019 |    0.010 | 
     | cb_bit0                   | reset v     | pe_tile_new_unq1_cb_unq2_3 |       |       |   0.019 |    0.011 | 
     | cb_bit0/FE_PHC6_reset     |             | BUFFD0BWP40                | 0.013 | 0.000 |   0.019 |    0.011 | 
     | cb_bit0/FE_PHC6_reset     | I v -> Z v  | BUFFD0BWP40                | 0.015 | 0.027 |   0.045 |    0.037 | 
     | cb_bit0/FE_PHC4_reset     |             | BUFFD0BWP40                | 0.015 | 0.000 |   0.045 |    0.037 | 
     | cb_bit0/FE_PHC4_reset     | I v -> Z v  | BUFFD0BWP40                | 0.021 | 0.031 |   0.077 |    0.069 | 
     | cb_bit0/U2                |             | CKND2BWP40                 | 0.021 | 0.000 |   0.077 |    0.069 | 
     | cb_bit0/U2                | I v -> ZN ^ | CKND2BWP40                 | 0.206 | 0.119 |   0.195 |    0.187 | 
     | cb_bit0/config_cb_reg_11_ |             | DFCNQD1BWP40               | 0.206 | 0.001 |   0.196 |    0.188 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.030
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.125
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc     |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                      |             |                            |       |       |  Time   |   Time   | 
     |--------------------------------------+-------------+----------------------------+-------+-------+---------+----------| 
     |                                      | clk_in ^    |                            | 0.058 |       |  -0.125 |   -0.117 | 
     | CTS_ccl_a_buf_00011                  |             | CKBD20BWP40                | 0.058 | 0.001 |  -0.124 |   -0.116 | 
     | CTS_ccl_a_buf_00011                  | I ^ -> Z ^  | CKBD20BWP40                | 0.050 | 0.061 |  -0.062 |   -0.054 | 
     | cb_bit0                              | clk ^       | pe_tile_new_unq1_cb_unq2_3 |       |       |  -0.058 |   -0.050 | 
     | cb_bit0/clk_gate_config_cb_reg/latch |             | CKLNQD6BWP40               | 0.050 | 0.005 |  -0.058 |   -0.050 | 
     | cb_bit0/clk_gate_config_cb_reg/latch | CP ^ -> Q ^ | CKLNQD6BWP40               | 0.076 | 0.089 |   0.031 |    0.039 | 
     | cb_bit0/config_cb_reg_11_            |             | DFCNQD1BWP40               | 0.076 | 0.001 |   0.032 |    0.040 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
Path 20: MET Removal Check with Pin cb_bit0/config_cb_reg_24_/CP 
Endpoint:   cb_bit0/config_cb_reg_24_/CDN (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: reset                         (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGIN}
Analysis View: analysis_default
Other End Arrival Time          0.032
+ Removal                       0.156
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.188
  Arrival Time                  0.196
  Slack Time                    0.008
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.009
     = Beginpoint Arrival Time            0.019
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |            Cell            |  Slew | Delay | Arrival | Required | 
     |                           |             |                            |       |       |  Time   |   Time   | 
     |---------------------------+-------------+----------------------------+-------+-------+---------+----------| 
     |                           | reset v     |                            | 0.013 |       |   0.019 |    0.010 | 
     | cb_bit0                   | reset v     | pe_tile_new_unq1_cb_unq2_3 |       |       |   0.019 |    0.011 | 
     | cb_bit0/FE_PHC6_reset     |             | BUFFD0BWP40                | 0.013 | 0.000 |   0.019 |    0.011 | 
     | cb_bit0/FE_PHC6_reset     | I v -> Z v  | BUFFD0BWP40                | 0.015 | 0.027 |   0.045 |    0.037 | 
     | cb_bit0/FE_PHC4_reset     |             | BUFFD0BWP40                | 0.015 | 0.000 |   0.045 |    0.037 | 
     | cb_bit0/FE_PHC4_reset     | I v -> Z v  | BUFFD0BWP40                | 0.021 | 0.031 |   0.077 |    0.069 | 
     | cb_bit0/U2                |             | CKND2BWP40                 | 0.021 | 0.000 |   0.077 |    0.069 | 
     | cb_bit0/U2                | I v -> ZN ^ | CKND2BWP40                 | 0.206 | 0.119 |   0.195 |    0.187 | 
     | cb_bit0/config_cb_reg_24_ |             | DFCNQD1BWP40               | 0.206 | 0.001 |   0.196 |    0.188 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.030
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.125
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc     |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                      |             |                            |       |       |  Time   |   Time   | 
     |--------------------------------------+-------------+----------------------------+-------+-------+---------+----------| 
     |                                      | clk_in ^    |                            | 0.058 |       |  -0.125 |   -0.117 | 
     | CTS_ccl_a_buf_00011                  |             | CKBD20BWP40                | 0.058 | 0.001 |  -0.124 |   -0.116 | 
     | CTS_ccl_a_buf_00011                  | I ^ -> Z ^  | CKBD20BWP40                | 0.050 | 0.061 |  -0.062 |   -0.054 | 
     | cb_bit0                              | clk ^       | pe_tile_new_unq1_cb_unq2_3 |       |       |  -0.058 |   -0.050 | 
     | cb_bit0/clk_gate_config_cb_reg/latch |             | CKLNQD6BWP40               | 0.050 | 0.005 |  -0.058 |   -0.050 | 
     | cb_bit0/clk_gate_config_cb_reg/latch | CP ^ -> Q ^ | CKLNQD6BWP40               | 0.076 | 0.089 |   0.031 |    0.039 | 
     | cb_bit0/config_cb_reg_24_            |             | DFCNQD1BWP40               | 0.076 | 0.001 |   0.032 |    0.040 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
Path 21: MET Removal Check with Pin cb_bit0/config_cb_reg_26_/CP 
Endpoint:   cb_bit0/config_cb_reg_26_/CDN (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: reset                         (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGIN}
Analysis View: analysis_default
Other End Arrival Time          0.032
+ Removal                       0.156
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.188
  Arrival Time                  0.196
  Slack Time                    0.008
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.009
     = Beginpoint Arrival Time            0.019
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |            Cell            |  Slew | Delay | Arrival | Required | 
     |                           |             |                            |       |       |  Time   |   Time   | 
     |---------------------------+-------------+----------------------------+-------+-------+---------+----------| 
     |                           | reset v     |                            | 0.013 |       |   0.019 |    0.010 | 
     | cb_bit0                   | reset v     | pe_tile_new_unq1_cb_unq2_3 |       |       |   0.019 |    0.011 | 
     | cb_bit0/FE_PHC6_reset     |             | BUFFD0BWP40                | 0.013 | 0.000 |   0.019 |    0.011 | 
     | cb_bit0/FE_PHC6_reset     | I v -> Z v  | BUFFD0BWP40                | 0.015 | 0.027 |   0.045 |    0.037 | 
     | cb_bit0/FE_PHC4_reset     |             | BUFFD0BWP40                | 0.015 | 0.000 |   0.045 |    0.037 | 
     | cb_bit0/FE_PHC4_reset     | I v -> Z v  | BUFFD0BWP40                | 0.021 | 0.031 |   0.077 |    0.069 | 
     | cb_bit0/U2                |             | CKND2BWP40                 | 0.021 | 0.000 |   0.077 |    0.069 | 
     | cb_bit0/U2                | I v -> ZN ^ | CKND2BWP40                 | 0.206 | 0.119 |   0.195 |    0.187 | 
     | cb_bit0/config_cb_reg_26_ |             | DFCNQD1BWP40               | 0.206 | 0.001 |   0.196 |    0.188 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.030
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.125
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc     |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                      |             |                            |       |       |  Time   |   Time   | 
     |--------------------------------------+-------------+----------------------------+-------+-------+---------+----------| 
     |                                      | clk_in ^    |                            | 0.058 |       |  -0.125 |   -0.117 | 
     | CTS_ccl_a_buf_00011                  |             | CKBD20BWP40                | 0.058 | 0.001 |  -0.124 |   -0.116 | 
     | CTS_ccl_a_buf_00011                  | I ^ -> Z ^  | CKBD20BWP40                | 0.050 | 0.061 |  -0.062 |   -0.054 | 
     | cb_bit0                              | clk ^       | pe_tile_new_unq1_cb_unq2_3 |       |       |  -0.058 |   -0.050 | 
     | cb_bit0/clk_gate_config_cb_reg/latch |             | CKLNQD6BWP40               | 0.050 | 0.005 |  -0.058 |   -0.050 | 
     | cb_bit0/clk_gate_config_cb_reg/latch | CP ^ -> Q ^ | CKLNQD6BWP40               | 0.076 | 0.089 |   0.031 |    0.039 | 
     | cb_bit0/config_cb_reg_26_            |             | DFCNQD1BWP40               | 0.076 | 0.001 |   0.032 |    0.040 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
Path 22: MET Removal Check with Pin cb_data1/config_cb_reg_18_/CP 
Endpoint:   cb_data1/config_cb_reg_18_/CDN (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: reset                          (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGIN}
Analysis View: analysis_default
Other End Arrival Time          0.031
+ Removal                       0.155
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.186
  Arrival Time                  0.194
  Slack Time                    0.008
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.009
     = Beginpoint Arrival Time            0.019
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |            Cell            |  Slew | Delay | Arrival | Required | 
     |                            |             |                            |       |       |  Time   |   Time   | 
     |----------------------------+-------------+----------------------------+-------+-------+---------+----------| 
     |                            | reset v     |                            | 0.013 |       |   0.019 |    0.010 | 
     | cb_data1                   | reset v     | pe_tile_new_unq1_cb_unq1_1 |       |       |   0.019 |    0.010 | 
     | cb_data1/FE_PHC5_reset     |             | BUFFD0BWP40                | 0.013 | 0.000 |   0.019 |    0.010 | 
     | cb_data1/FE_PHC5_reset     | I v -> Z v  | BUFFD0BWP40                | 0.014 | 0.026 |   0.045 |    0.037 | 
     | cb_data1/FE_PHC3_reset     |             | BUFFD0BWP40                | 0.014 | 0.000 |   0.045 |    0.037 | 
     | cb_data1/FE_PHC3_reset     | I v -> Z v  | BUFFD0BWP40                | 0.018 | 0.029 |   0.074 |    0.066 | 
     | cb_data1/U20               |             | INVD2BWP40                 | 0.018 | 0.000 |   0.074 |    0.066 | 
     | cb_data1/U20               | I v -> ZN ^ | INVD2BWP40                 | 0.208 | 0.118 |   0.192 |    0.184 | 
     | cb_data1/config_cb_reg_18_ |             | DFCNQD1BWP40               | 0.208 | 0.002 |   0.194 |    0.186 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.030
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.125
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc     |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                       |             |                            |       |       |  Time   |   Time   | 
     |---------------------------------------+-------------+----------------------------+-------+-------+---------+----------| 
     |                                       | clk_in ^    |                            | 0.058 |       |  -0.125 |   -0.117 | 
     | CTS_ccl_a_buf_00011                   |             | CKBD20BWP40                | 0.058 | 0.001 |  -0.124 |   -0.116 | 
     | CTS_ccl_a_buf_00011                   | I ^ -> Z ^  | CKBD20BWP40                | 0.050 | 0.061 |  -0.062 |   -0.054 | 
     | cb_data1                              | clk ^       | pe_tile_new_unq1_cb_unq1_1 |       |       |  -0.058 |   -0.050 | 
     | cb_data1/clk_gate_config_cb_reg/latch |             | CKLNQD6BWP40               | 0.050 | 0.005 |  -0.058 |   -0.050 | 
     | cb_data1/clk_gate_config_cb_reg/latch | CP ^ -> Q ^ | CKLNQD6BWP40               | 0.073 | 0.087 |   0.029 |    0.037 | 
     | cb_data1/config_cb_reg_18_            |             | DFCNQD1BWP40               | 0.073 | 0.001 |   0.031 |    0.039 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
Path 23: MET Removal Check with Pin cb_bit0/config_cb_reg_5_/CP 
Endpoint:   cb_bit0/config_cb_reg_5_/CDN (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: reset                        (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGIN}
Analysis View: analysis_default
Other End Arrival Time          0.032
+ Removal                       0.156
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.188
  Arrival Time                  0.196
  Slack Time                    0.008
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.009
     = Beginpoint Arrival Time            0.019
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc     |            Cell            |  Slew | Delay | Arrival | Required | 
     |                          |             |                            |       |       |  Time   |   Time   | 
     |--------------------------+-------------+----------------------------+-------+-------+---------+----------| 
     |                          | reset v     |                            | 0.013 |       |   0.019 |    0.010 | 
     | cb_bit0                  | reset v     | pe_tile_new_unq1_cb_unq2_3 |       |       |   0.019 |    0.010 | 
     | cb_bit0/FE_PHC6_reset    |             | BUFFD0BWP40                | 0.013 | 0.000 |   0.019 |    0.010 | 
     | cb_bit0/FE_PHC6_reset    | I v -> Z v  | BUFFD0BWP40                | 0.015 | 0.027 |   0.045 |    0.037 | 
     | cb_bit0/FE_PHC4_reset    |             | BUFFD0BWP40                | 0.015 | 0.000 |   0.045 |    0.037 | 
     | cb_bit0/FE_PHC4_reset    | I v -> Z v  | BUFFD0BWP40                | 0.021 | 0.031 |   0.077 |    0.069 | 
     | cb_bit0/U2               |             | CKND2BWP40                 | 0.021 | 0.000 |   0.077 |    0.069 | 
     | cb_bit0/U2               | I v -> ZN ^ | CKND2BWP40                 | 0.206 | 0.119 |   0.195 |    0.187 | 
     | cb_bit0/config_cb_reg_5_ |             | DFCNQD1BWP40               | 0.206 | 0.000 |   0.196 |    0.188 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.030
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.125
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc     |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                      |             |                            |       |       |  Time   |   Time   | 
     |--------------------------------------+-------------+----------------------------+-------+-------+---------+----------| 
     |                                      | clk_in ^    |                            | 0.058 |       |  -0.125 |   -0.117 | 
     | CTS_ccl_a_buf_00011                  |             | CKBD20BWP40                | 0.058 | 0.001 |  -0.124 |   -0.116 | 
     | CTS_ccl_a_buf_00011                  | I ^ -> Z ^  | CKBD20BWP40                | 0.050 | 0.061 |  -0.062 |   -0.054 | 
     | cb_bit0                              | clk ^       | pe_tile_new_unq1_cb_unq2_3 |       |       |  -0.058 |   -0.050 | 
     | cb_bit0/clk_gate_config_cb_reg/latch |             | CKLNQD6BWP40               | 0.050 | 0.005 |  -0.058 |   -0.050 | 
     | cb_bit0/clk_gate_config_cb_reg/latch | CP ^ -> Q ^ | CKLNQD6BWP40               | 0.076 | 0.089 |   0.031 |    0.039 | 
     | cb_bit0/config_cb_reg_5_             |             | DFCNQD1BWP40               | 0.076 | 0.001 |   0.032 |    0.040 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
Path 24: MET Removal Check with Pin cb_bit0/config_cb_reg_27_/CP 
Endpoint:   cb_bit0/config_cb_reg_27_/CDN (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: reset                         (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGIN}
Analysis View: analysis_default
Other End Arrival Time          0.032
+ Removal                       0.156
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.188
  Arrival Time                  0.196
  Slack Time                    0.008
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.009
     = Beginpoint Arrival Time            0.019
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |            Cell            |  Slew | Delay | Arrival | Required | 
     |                           |             |                            |       |       |  Time   |   Time   | 
     |---------------------------+-------------+----------------------------+-------+-------+---------+----------| 
     |                           | reset v     |                            | 0.013 |       |   0.019 |    0.010 | 
     | cb_bit0                   | reset v     | pe_tile_new_unq1_cb_unq2_3 |       |       |   0.019 |    0.010 | 
     | cb_bit0/FE_PHC6_reset     |             | BUFFD0BWP40                | 0.013 | 0.000 |   0.019 |    0.010 | 
     | cb_bit0/FE_PHC6_reset     | I v -> Z v  | BUFFD0BWP40                | 0.015 | 0.027 |   0.045 |    0.037 | 
     | cb_bit0/FE_PHC4_reset     |             | BUFFD0BWP40                | 0.015 | 0.000 |   0.045 |    0.037 | 
     | cb_bit0/FE_PHC4_reset     | I v -> Z v  | BUFFD0BWP40                | 0.021 | 0.031 |   0.077 |    0.069 | 
     | cb_bit0/U2                |             | CKND2BWP40                 | 0.021 | 0.000 |   0.077 |    0.069 | 
     | cb_bit0/U2                | I v -> ZN ^ | CKND2BWP40                 | 0.206 | 0.119 |   0.195 |    0.187 | 
     | cb_bit0/config_cb_reg_27_ |             | DFCNQD1BWP40               | 0.206 | 0.000 |   0.196 |    0.188 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.030
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.125
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc     |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                      |             |                            |       |       |  Time   |   Time   | 
     |--------------------------------------+-------------+----------------------------+-------+-------+---------+----------| 
     |                                      | clk_in ^    |                            | 0.058 |       |  -0.125 |   -0.117 | 
     | CTS_ccl_a_buf_00011                  |             | CKBD20BWP40                | 0.058 | 0.001 |  -0.124 |   -0.116 | 
     | CTS_ccl_a_buf_00011                  | I ^ -> Z ^  | CKBD20BWP40                | 0.050 | 0.061 |  -0.062 |   -0.054 | 
     | cb_bit0                              | clk ^       | pe_tile_new_unq1_cb_unq2_3 |       |       |  -0.058 |   -0.050 | 
     | cb_bit0/clk_gate_config_cb_reg/latch |             | CKLNQD6BWP40               | 0.050 | 0.005 |  -0.058 |   -0.050 | 
     | cb_bit0/clk_gate_config_cb_reg/latch | CP ^ -> Q ^ | CKLNQD6BWP40               | 0.076 | 0.089 |   0.031 |    0.039 | 
     | cb_bit0/config_cb_reg_27_            |             | DFCNQD1BWP40               | 0.076 | 0.001 |   0.032 |    0.040 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
Path 25: MET Hold Check with Pin sb_wide/out_1_1_id1_reg_6_/CP 
Endpoint:   sb_wide/out_1_1_id1_reg_6_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: in_BUS16_S2_T1[6]            (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGIN}
Analysis View: analysis_default
Other End Arrival Time          0.031
+ Hold                          0.040
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.072
  Arrival Time                  0.080
  Slack Time                    0.008
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.015
     = Beginpoint Arrival Time            0.025
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |          Instance          |         Arc         |            Cell            |  Slew | Delay | Arrival | Required | 
     |                            |                     |                            |       |       |  Time   |   Time   | 
     |----------------------------+---------------------+----------------------------+-------+-------+---------+----------| 
     |                            | in_BUS16_S2_T1[6] v |                            | 0.024 |       |   0.025 |    0.016 | 
     | sb_wide                    | in_2_1[6] v         | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.026 |    0.018 | 
     | sb_wide/U1349              |                     | AOI22D0BWP40               | 0.024 | 0.001 |   0.026 |    0.018 | 
     | sb_wide/U1349              | A1 v -> ZN ^        | AOI22D0BWP40               | 0.029 | 0.024 |   0.050 |    0.042 | 
     | sb_wide/U1351              |                     | ND2D1BWP40                 | 0.029 | 0.000 |   0.050 |    0.042 | 
     | sb_wide/U1351              | A1 ^ -> ZN v        | ND2D1BWP40                 | 0.037 | 0.030 |   0.080 |    0.072 | 
     | sb_wide/out_1_1_id1_reg_6_ |                     | DFQD2BWP40                 | 0.037 | 0.000 |   0.080 |    0.072 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.030
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.125
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.058 |       |  -0.125 |   -0.117 | 
     | CTS_ccl_a_buf_00013                    |             | CKBD16BWP40  | 0.058 | 0.002 |  -0.123 |   -0.115 | 
     | CTS_ccl_a_buf_00013                    | I ^ -> Z ^  | CKBD16BWP40  | 0.059 | 0.066 |  -0.057 |   -0.049 | 
     | sb_wide/clk_gate_out_1_1_id1_reg/latch |             | CKLNQD3BWP40 | 0.060 | 0.006 |  -0.051 |   -0.043 | 
     | sb_wide/clk_gate_out_1_1_id1_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.075 | 0.082 |   0.031 |    0.039 | 
     | sb_wide/out_1_1_id1_reg_6_             |             | DFQD2BWP40   | 0.075 | 0.001 |   0.031 |    0.040 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 26: MET Hold Check with Pin sb_wide/out_1_1_id1_reg_9_/CP 
Endpoint:   sb_wide/out_1_1_id1_reg_9_/D (v) checked with  leading edge of 
'ideal_clock'
Beginpoint: in_BUS16_S2_T1[9]            (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGIN}
Analysis View: analysis_default
Other End Arrival Time          0.031
+ Hold                          0.041
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.073
  Arrival Time                  0.081
  Slack Time                    0.008
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.016
     = Beginpoint Arrival Time            0.026
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |          Instance          |         Arc         |            Cell            |  Slew | Delay | Arrival | Required | 
     |                            |                     |                            |       |       |  Time   |   Time   | 
     |----------------------------+---------------------+----------------------------+-------+-------+---------+----------| 
     |                            | in_BUS16_S2_T1[9] v |                            | 0.027 |       |   0.026 |    0.018 | 
     | sb_wide                    | in_2_1[9] v         | pe_tile_new_unq1_sb_unq1_0 |       |       |   0.028 |    0.020 | 
     | sb_wide/U897               |                     | AOI22D0BWP40               | 0.027 | 0.002 |   0.028 |    0.020 | 
     | sb_wide/U897               | A1 v -> ZN ^        | AOI22D0BWP40               | 0.030 | 0.025 |   0.053 |    0.045 | 
     | sb_wide/U899               |                     | ND2D1BWP40                 | 0.030 | 0.000 |   0.053 |    0.045 | 
     | sb_wide/U899               | A1 ^ -> ZN v        | ND2D1BWP40                 | 0.032 | 0.028 |   0.081 |    0.073 | 
     | sb_wide/out_1_1_id1_reg_9_ |                     | DFQD2BWP40                 | 0.032 | 0.000 |   0.081 |    0.073 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.030
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.125
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                Instance                |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                                        |             |              |       |       |  Time   |   Time   | 
     |----------------------------------------+-------------+--------------+-------+-------+---------+----------| 
     |                                        | clk_in ^    |              | 0.058 |       |  -0.125 |   -0.117 | 
     | CTS_ccl_a_buf_00013                    |             | CKBD16BWP40  | 0.058 | 0.002 |  -0.123 |   -0.115 | 
     | CTS_ccl_a_buf_00013                    | I ^ -> Z ^  | CKBD16BWP40  | 0.059 | 0.066 |  -0.057 |   -0.049 | 
     | sb_wide/clk_gate_out_1_1_id1_reg/latch |             | CKLNQD3BWP40 | 0.060 | 0.006 |  -0.051 |   -0.043 | 
     | sb_wide/clk_gate_out_1_1_id1_reg/latch | CP ^ -> Q ^ | CKLNQD3BWP40 | 0.075 | 0.082 |   0.031 |    0.039 | 
     | sb_wide/out_1_1_id1_reg_9_             |             | DFQD2BWP40   | 0.075 | 0.001 |   0.031 |    0.040 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 27: MET Removal Check with Pin cb_data1/config_cb_reg_14_/CP 
Endpoint:   cb_data1/config_cb_reg_14_/CDN (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: reset                          (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGIN}
Analysis View: analysis_default
Other End Arrival Time          0.031
+ Removal                       0.155
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.186
  Arrival Time                  0.194
  Slack Time                    0.008
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.009
     = Beginpoint Arrival Time            0.019
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |            Cell            |  Slew | Delay | Arrival | Required | 
     |                            |             |                            |       |       |  Time   |   Time   | 
     |----------------------------+-------------+----------------------------+-------+-------+---------+----------| 
     |                            | reset v     |                            | 0.013 |       |   0.019 |    0.010 | 
     | cb_data1                   | reset v     | pe_tile_new_unq1_cb_unq1_1 |       |       |   0.019 |    0.010 | 
     | cb_data1/FE_PHC5_reset     |             | BUFFD0BWP40                | 0.013 | 0.000 |   0.019 |    0.010 | 
     | cb_data1/FE_PHC5_reset     | I v -> Z v  | BUFFD0BWP40                | 0.014 | 0.026 |   0.045 |    0.037 | 
     | cb_data1/FE_PHC3_reset     |             | BUFFD0BWP40                | 0.014 | 0.000 |   0.045 |    0.037 | 
     | cb_data1/FE_PHC3_reset     | I v -> Z v  | BUFFD0BWP40                | 0.018 | 0.029 |   0.074 |    0.066 | 
     | cb_data1/U20               |             | INVD2BWP40                 | 0.018 | 0.000 |   0.074 |    0.066 | 
     | cb_data1/U20               | I v -> ZN ^ | INVD2BWP40                 | 0.208 | 0.118 |   0.192 |    0.184 | 
     | cb_data1/config_cb_reg_14_ |             | DFCNQD1BWP40               | 0.208 | 0.002 |   0.194 |    0.186 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.030
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.125
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc     |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                       |             |                            |       |       |  Time   |   Time   | 
     |---------------------------------------+-------------+----------------------------+-------+-------+---------+----------| 
     |                                       | clk_in ^    |                            | 0.058 |       |  -0.125 |   -0.117 | 
     | CTS_ccl_a_buf_00011                   |             | CKBD20BWP40                | 0.058 | 0.001 |  -0.124 |   -0.115 | 
     | CTS_ccl_a_buf_00011                   | I ^ -> Z ^  | CKBD20BWP40                | 0.050 | 0.061 |  -0.062 |   -0.054 | 
     | cb_data1                              | clk ^       | pe_tile_new_unq1_cb_unq1_1 |       |       |  -0.058 |   -0.049 | 
     | cb_data1/clk_gate_config_cb_reg/latch |             | CKLNQD6BWP40               | 0.050 | 0.005 |  -0.058 |   -0.049 | 
     | cb_data1/clk_gate_config_cb_reg/latch | CP ^ -> Q ^ | CKLNQD6BWP40               | 0.073 | 0.087 |   0.029 |    0.038 | 
     | cb_data1/config_cb_reg_14_            |             | DFCNQD1BWP40               | 0.073 | 0.001 |   0.031 |    0.039 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
Path 28: MET Removal Check with Pin cb_bit0/config_cb_reg_13_/CP 
Endpoint:   cb_bit0/config_cb_reg_13_/CDN (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: reset                         (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGIN}
Analysis View: analysis_default
Other End Arrival Time          0.032
+ Removal                       0.156
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.188
  Arrival Time                  0.196
  Slack Time                    0.008
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.009
     = Beginpoint Arrival Time            0.019
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |            Cell            |  Slew | Delay | Arrival | Required | 
     |                           |             |                            |       |       |  Time   |   Time   | 
     |---------------------------+-------------+----------------------------+-------+-------+---------+----------| 
     |                           | reset v     |                            | 0.013 |       |   0.019 |    0.010 | 
     | cb_bit0                   | reset v     | pe_tile_new_unq1_cb_unq2_3 |       |       |   0.019 |    0.010 | 
     | cb_bit0/FE_PHC6_reset     |             | BUFFD0BWP40                | 0.013 | 0.000 |   0.019 |    0.010 | 
     | cb_bit0/FE_PHC6_reset     | I v -> Z v  | BUFFD0BWP40                | 0.015 | 0.027 |   0.045 |    0.037 | 
     | cb_bit0/FE_PHC4_reset     |             | BUFFD0BWP40                | 0.015 | 0.000 |   0.045 |    0.037 | 
     | cb_bit0/FE_PHC4_reset     | I v -> Z v  | BUFFD0BWP40                | 0.021 | 0.031 |   0.077 |    0.068 | 
     | cb_bit0/U2                |             | CKND2BWP40                 | 0.021 | 0.000 |   0.077 |    0.068 | 
     | cb_bit0/U2                | I v -> ZN ^ | CKND2BWP40                 | 0.206 | 0.119 |   0.195 |    0.187 | 
     | cb_bit0/config_cb_reg_13_ |             | DFCNQD1BWP40               | 0.206 | 0.001 |   0.196 |    0.188 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.030
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.125
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc     |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                      |             |                            |       |       |  Time   |   Time   | 
     |--------------------------------------+-------------+----------------------------+-------+-------+---------+----------| 
     |                                      | clk_in ^    |                            | 0.058 |       |  -0.125 |   -0.117 | 
     | CTS_ccl_a_buf_00011                  |             | CKBD20BWP40                | 0.058 | 0.001 |  -0.124 |   -0.115 | 
     | CTS_ccl_a_buf_00011                  | I ^ -> Z ^  | CKBD20BWP40                | 0.050 | 0.061 |  -0.062 |   -0.054 | 
     | cb_bit0                              | clk ^       | pe_tile_new_unq1_cb_unq2_3 |       |       |  -0.058 |   -0.049 | 
     | cb_bit0/clk_gate_config_cb_reg/latch |             | CKLNQD6BWP40               | 0.050 | 0.005 |  -0.058 |   -0.049 | 
     | cb_bit0/clk_gate_config_cb_reg/latch | CP ^ -> Q ^ | CKLNQD6BWP40               | 0.076 | 0.089 |   0.031 |    0.039 | 
     | cb_bit0/config_cb_reg_13_            |             | DFCNQD1BWP40               | 0.076 | 0.001 |   0.032 |    0.040 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
Path 29: MET Removal Check with Pin cb_bit0/config_cb_reg_21_/CP 
Endpoint:   cb_bit0/config_cb_reg_21_/CDN (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: reset                         (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGIN}
Analysis View: analysis_default
Other End Arrival Time          0.032
+ Removal                       0.156
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.188
  Arrival Time                  0.196
  Slack Time                    0.008
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.009
     = Beginpoint Arrival Time            0.019
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |            Cell            |  Slew | Delay | Arrival | Required | 
     |                           |             |                            |       |       |  Time   |   Time   | 
     |---------------------------+-------------+----------------------------+-------+-------+---------+----------| 
     |                           | reset v     |                            | 0.013 |       |   0.019 |    0.010 | 
     | cb_bit0                   | reset v     | pe_tile_new_unq1_cb_unq2_3 |       |       |   0.019 |    0.010 | 
     | cb_bit0/FE_PHC6_reset     |             | BUFFD0BWP40                | 0.013 | 0.000 |   0.019 |    0.010 | 
     | cb_bit0/FE_PHC6_reset     | I v -> Z v  | BUFFD0BWP40                | 0.015 | 0.027 |   0.045 |    0.037 | 
     | cb_bit0/FE_PHC4_reset     |             | BUFFD0BWP40                | 0.015 | 0.000 |   0.045 |    0.037 | 
     | cb_bit0/FE_PHC4_reset     | I v -> Z v  | BUFFD0BWP40                | 0.021 | 0.031 |   0.077 |    0.068 | 
     | cb_bit0/U2                |             | CKND2BWP40                 | 0.021 | 0.000 |   0.077 |    0.068 | 
     | cb_bit0/U2                | I v -> ZN ^ | CKND2BWP40                 | 0.206 | 0.119 |   0.195 |    0.187 | 
     | cb_bit0/config_cb_reg_21_ |             | DFCNQD1BWP40               | 0.206 | 0.000 |   0.196 |    0.188 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.030
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.125
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc     |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                      |             |                            |       |       |  Time   |   Time   | 
     |--------------------------------------+-------------+----------------------------+-------+-------+---------+----------| 
     |                                      | clk_in ^    |                            | 0.058 |       |  -0.125 |   -0.117 | 
     | CTS_ccl_a_buf_00011                  |             | CKBD20BWP40                | 0.058 | 0.001 |  -0.124 |   -0.115 | 
     | CTS_ccl_a_buf_00011                  | I ^ -> Z ^  | CKBD20BWP40                | 0.050 | 0.061 |  -0.062 |   -0.054 | 
     | cb_bit0                              | clk ^       | pe_tile_new_unq1_cb_unq2_3 |       |       |  -0.058 |   -0.049 | 
     | cb_bit0/clk_gate_config_cb_reg/latch |             | CKLNQD6BWP40               | 0.050 | 0.005 |  -0.058 |   -0.049 | 
     | cb_bit0/clk_gate_config_cb_reg/latch | CP ^ -> Q ^ | CKLNQD6BWP40               | 0.076 | 0.089 |   0.031 |    0.039 | 
     | cb_bit0/config_cb_reg_21_            |             | DFCNQD1BWP40               | 0.076 | 0.001 |   0.032 |    0.040 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
Path 30: MET Removal Check with Pin cb_bit0/config_cb_reg_22_/CP 
Endpoint:   cb_bit0/config_cb_reg_22_/CDN (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: reset                         (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGIN}
Analysis View: analysis_default
Other End Arrival Time          0.032
+ Removal                       0.156
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.188
  Arrival Time                  0.196
  Slack Time                    0.008
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.009
     = Beginpoint Arrival Time            0.019
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |            Cell            |  Slew | Delay | Arrival | Required | 
     |                           |             |                            |       |       |  Time   |   Time   | 
     |---------------------------+-------------+----------------------------+-------+-------+---------+----------| 
     |                           | reset v     |                            | 0.013 |       |   0.019 |    0.010 | 
     | cb_bit0                   | reset v     | pe_tile_new_unq1_cb_unq2_3 |       |       |   0.019 |    0.010 | 
     | cb_bit0/FE_PHC6_reset     |             | BUFFD0BWP40                | 0.013 | 0.000 |   0.019 |    0.010 | 
     | cb_bit0/FE_PHC6_reset     | I v -> Z v  | BUFFD0BWP40                | 0.015 | 0.027 |   0.045 |    0.037 | 
     | cb_bit0/FE_PHC4_reset     |             | BUFFD0BWP40                | 0.015 | 0.000 |   0.045 |    0.037 | 
     | cb_bit0/FE_PHC4_reset     | I v -> Z v  | BUFFD0BWP40                | 0.021 | 0.031 |   0.077 |    0.068 | 
     | cb_bit0/U2                |             | CKND2BWP40                 | 0.021 | 0.000 |   0.077 |    0.068 | 
     | cb_bit0/U2                | I v -> ZN ^ | CKND2BWP40                 | 0.206 | 0.119 |   0.195 |    0.187 | 
     | cb_bit0/config_cb_reg_22_ |             | DFCNQD1BWP40               | 0.206 | 0.000 |   0.196 |    0.188 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.030
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.125
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc     |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                      |             |                            |       |       |  Time   |   Time   | 
     |--------------------------------------+-------------+----------------------------+-------+-------+---------+----------| 
     |                                      | clk_in ^    |                            | 0.058 |       |  -0.125 |   -0.117 | 
     | CTS_ccl_a_buf_00011                  |             | CKBD20BWP40                | 0.058 | 0.001 |  -0.124 |   -0.115 | 
     | CTS_ccl_a_buf_00011                  | I ^ -> Z ^  | CKBD20BWP40                | 0.050 | 0.061 |  -0.062 |   -0.054 | 
     | cb_bit0                              | clk ^       | pe_tile_new_unq1_cb_unq2_3 |       |       |  -0.058 |   -0.049 | 
     | cb_bit0/clk_gate_config_cb_reg/latch |             | CKLNQD6BWP40               | 0.050 | 0.005 |  -0.058 |   -0.049 | 
     | cb_bit0/clk_gate_config_cb_reg/latch | CP ^ -> Q ^ | CKLNQD6BWP40               | 0.076 | 0.089 |   0.031 |    0.039 | 
     | cb_bit0/config_cb_reg_22_            |             | DFCNQD1BWP40               | 0.076 | 0.001 |   0.032 |    0.040 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
Path 31: MET Removal Check with Pin cb_bit0/config_cb_reg_23_/CP 
Endpoint:   cb_bit0/config_cb_reg_23_/CDN (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: reset                         (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGIN}
Analysis View: analysis_default
Other End Arrival Time          0.032
+ Removal                       0.156
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.188
  Arrival Time                  0.196
  Slack Time                    0.008
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.009
     = Beginpoint Arrival Time            0.019
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |            Cell            |  Slew | Delay | Arrival | Required | 
     |                           |             |                            |       |       |  Time   |   Time   | 
     |---------------------------+-------------+----------------------------+-------+-------+---------+----------| 
     |                           | reset v     |                            | 0.013 |       |   0.019 |    0.010 | 
     | cb_bit0                   | reset v     | pe_tile_new_unq1_cb_unq2_3 |       |       |   0.019 |    0.010 | 
     | cb_bit0/FE_PHC6_reset     |             | BUFFD0BWP40                | 0.013 | 0.000 |   0.019 |    0.010 | 
     | cb_bit0/FE_PHC6_reset     | I v -> Z v  | BUFFD0BWP40                | 0.015 | 0.027 |   0.045 |    0.037 | 
     | cb_bit0/FE_PHC4_reset     |             | BUFFD0BWP40                | 0.015 | 0.000 |   0.045 |    0.037 | 
     | cb_bit0/FE_PHC4_reset     | I v -> Z v  | BUFFD0BWP40                | 0.021 | 0.031 |   0.077 |    0.068 | 
     | cb_bit0/U2                |             | CKND2BWP40                 | 0.021 | 0.000 |   0.077 |    0.068 | 
     | cb_bit0/U2                | I v -> ZN ^ | CKND2BWP40                 | 0.206 | 0.119 |   0.195 |    0.187 | 
     | cb_bit0/config_cb_reg_23_ |             | DFCNQD1BWP40               | 0.206 | 0.000 |   0.196 |    0.188 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.030
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.125
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc     |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                      |             |                            |       |       |  Time   |   Time   | 
     |--------------------------------------+-------------+----------------------------+-------+-------+---------+----------| 
     |                                      | clk_in ^    |                            | 0.058 |       |  -0.125 |   -0.117 | 
     | CTS_ccl_a_buf_00011                  |             | CKBD20BWP40                | 0.058 | 0.001 |  -0.124 |   -0.115 | 
     | CTS_ccl_a_buf_00011                  | I ^ -> Z ^  | CKBD20BWP40                | 0.050 | 0.061 |  -0.062 |   -0.054 | 
     | cb_bit0                              | clk ^       | pe_tile_new_unq1_cb_unq2_3 |       |       |  -0.058 |   -0.049 | 
     | cb_bit0/clk_gate_config_cb_reg/latch |             | CKLNQD6BWP40               | 0.050 | 0.005 |  -0.058 |   -0.049 | 
     | cb_bit0/clk_gate_config_cb_reg/latch | CP ^ -> Q ^ | CKLNQD6BWP40               | 0.076 | 0.089 |   0.031 |    0.039 | 
     | cb_bit0/config_cb_reg_23_            |             | DFCNQD1BWP40               | 0.076 | 0.001 |   0.032 |    0.040 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
Path 32: MET Removal Check with Pin cb_data1/config_cb_reg_7_/CP 
Endpoint:   cb_data1/config_cb_reg_7_/CDN (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: reset                         (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGIN}
Analysis View: analysis_default
Other End Arrival Time          0.031
+ Removal                       0.155
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.186
  Arrival Time                  0.194
  Slack Time                    0.008
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.009
     = Beginpoint Arrival Time            0.019
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |            Cell            |  Slew | Delay | Arrival | Required | 
     |                           |             |                            |       |       |  Time   |   Time   | 
     |---------------------------+-------------+----------------------------+-------+-------+---------+----------| 
     |                           | reset v     |                            | 0.013 |       |   0.019 |    0.010 | 
     | cb_data1                  | reset v     | pe_tile_new_unq1_cb_unq1_1 |       |       |   0.019 |    0.010 | 
     | cb_data1/FE_PHC5_reset    |             | BUFFD0BWP40                | 0.013 | 0.000 |   0.019 |    0.010 | 
     | cb_data1/FE_PHC5_reset    | I v -> Z v  | BUFFD0BWP40                | 0.014 | 0.026 |   0.045 |    0.037 | 
     | cb_data1/FE_PHC3_reset    |             | BUFFD0BWP40                | 0.014 | 0.000 |   0.045 |    0.037 | 
     | cb_data1/FE_PHC3_reset    | I v -> Z v  | BUFFD0BWP40                | 0.018 | 0.029 |   0.074 |    0.066 | 
     | cb_data1/U20              |             | INVD2BWP40                 | 0.018 | 0.000 |   0.074 |    0.066 | 
     | cb_data1/U20              | I v -> ZN ^ | INVD2BWP40                 | 0.208 | 0.118 |   0.192 |    0.184 | 
     | cb_data1/config_cb_reg_7_ |             | DFCNQD1BWP40               | 0.208 | 0.002 |   0.194 |    0.186 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.030
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.125
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc     |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                       |             |                            |       |       |  Time   |   Time   | 
     |---------------------------------------+-------------+----------------------------+-------+-------+---------+----------| 
     |                                       | clk_in ^    |                            | 0.058 |       |  -0.125 |   -0.116 | 
     | CTS_ccl_a_buf_00011                   |             | CKBD20BWP40                | 0.058 | 0.001 |  -0.124 |   -0.115 | 
     | CTS_ccl_a_buf_00011                   | I ^ -> Z ^  | CKBD20BWP40                | 0.050 | 0.061 |  -0.062 |   -0.054 | 
     | cb_data1                              | clk ^       | pe_tile_new_unq1_cb_unq1_1 |       |       |  -0.058 |   -0.049 | 
     | cb_data1/clk_gate_config_cb_reg/latch |             | CKLNQD6BWP40               | 0.050 | 0.005 |  -0.058 |   -0.049 | 
     | cb_data1/clk_gate_config_cb_reg/latch | CP ^ -> Q ^ | CKLNQD6BWP40               | 0.073 | 0.087 |   0.029 |    0.038 | 
     | cb_data1/config_cb_reg_7_             |             | DFCNQD1BWP40               | 0.073 | 0.001 |   0.031 |    0.039 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
Path 33: MET Removal Check with Pin cb_bit0/config_cb_reg_14_/CP 
Endpoint:   cb_bit0/config_cb_reg_14_/CDN (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: reset                         (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGIN}
Analysis View: analysis_default
Other End Arrival Time          0.032
+ Removal                       0.156
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.188
  Arrival Time                  0.196
  Slack Time                    0.008
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.009
     = Beginpoint Arrival Time            0.019
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |            Cell            |  Slew | Delay | Arrival | Required | 
     |                           |             |                            |       |       |  Time   |   Time   | 
     |---------------------------+-------------+----------------------------+-------+-------+---------+----------| 
     |                           | reset v     |                            | 0.013 |       |   0.019 |    0.010 | 
     | cb_bit0                   | reset v     | pe_tile_new_unq1_cb_unq2_3 |       |       |   0.019 |    0.010 | 
     | cb_bit0/FE_PHC6_reset     |             | BUFFD0BWP40                | 0.013 | 0.000 |   0.019 |    0.010 | 
     | cb_bit0/FE_PHC6_reset     | I v -> Z v  | BUFFD0BWP40                | 0.015 | 0.027 |   0.045 |    0.037 | 
     | cb_bit0/FE_PHC4_reset     |             | BUFFD0BWP40                | 0.015 | 0.000 |   0.045 |    0.037 | 
     | cb_bit0/FE_PHC4_reset     | I v -> Z v  | BUFFD0BWP40                | 0.021 | 0.031 |   0.077 |    0.068 | 
     | cb_bit0/U2                |             | CKND2BWP40                 | 0.021 | 0.000 |   0.077 |    0.068 | 
     | cb_bit0/U2                | I v -> ZN ^ | CKND2BWP40                 | 0.206 | 0.119 |   0.195 |    0.187 | 
     | cb_bit0/config_cb_reg_14_ |             | DFCNQD1BWP40               | 0.206 | 0.000 |   0.196 |    0.188 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.030
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.125
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc     |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                      |             |                            |       |       |  Time   |   Time   | 
     |--------------------------------------+-------------+----------------------------+-------+-------+---------+----------| 
     |                                      | clk_in ^    |                            | 0.058 |       |  -0.125 |   -0.116 | 
     | CTS_ccl_a_buf_00011                  |             | CKBD20BWP40                | 0.058 | 0.001 |  -0.124 |   -0.115 | 
     | CTS_ccl_a_buf_00011                  | I ^ -> Z ^  | CKBD20BWP40                | 0.050 | 0.061 |  -0.062 |   -0.054 | 
     | cb_bit0                              | clk ^       | pe_tile_new_unq1_cb_unq2_3 |       |       |  -0.058 |   -0.049 | 
     | cb_bit0/clk_gate_config_cb_reg/latch |             | CKLNQD6BWP40               | 0.050 | 0.005 |  -0.058 |   -0.049 | 
     | cb_bit0/clk_gate_config_cb_reg/latch | CP ^ -> Q ^ | CKLNQD6BWP40               | 0.076 | 0.089 |   0.031 |    0.039 | 
     | cb_bit0/config_cb_reg_14_            |             | DFCNQD1BWP40               | 0.076 | 0.001 |   0.032 |    0.040 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
Path 34: MET Removal Check with Pin cb_bit0/config_cb_reg_4_/CP 
Endpoint:   cb_bit0/config_cb_reg_4_/CDN (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: reset                        (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGIN}
Analysis View: analysis_default
Other End Arrival Time          0.032
+ Removal                       0.156
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.188
  Arrival Time                  0.196
  Slack Time                    0.008
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.009
     = Beginpoint Arrival Time            0.019
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc     |            Cell            |  Slew | Delay | Arrival | Required | 
     |                          |             |                            |       |       |  Time   |   Time   | 
     |--------------------------+-------------+----------------------------+-------+-------+---------+----------| 
     |                          | reset v     |                            | 0.013 |       |   0.019 |    0.010 | 
     | cb_bit0                  | reset v     | pe_tile_new_unq1_cb_unq2_3 |       |       |   0.019 |    0.010 | 
     | cb_bit0/FE_PHC6_reset    |             | BUFFD0BWP40                | 0.013 | 0.000 |   0.019 |    0.010 | 
     | cb_bit0/FE_PHC6_reset    | I v -> Z v  | BUFFD0BWP40                | 0.015 | 0.027 |   0.045 |    0.037 | 
     | cb_bit0/FE_PHC4_reset    |             | BUFFD0BWP40                | 0.015 | 0.000 |   0.045 |    0.037 | 
     | cb_bit0/FE_PHC4_reset    | I v -> Z v  | BUFFD0BWP40                | 0.021 | 0.031 |   0.077 |    0.068 | 
     | cb_bit0/U2               |             | CKND2BWP40                 | 0.021 | 0.000 |   0.077 |    0.068 | 
     | cb_bit0/U2               | I v -> ZN ^ | CKND2BWP40                 | 0.206 | 0.119 |   0.195 |    0.187 | 
     | cb_bit0/config_cb_reg_4_ |             | DFCNQD1BWP40               | 0.206 | 0.001 |   0.196 |    0.188 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.030
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.125
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc     |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                      |             |                            |       |       |  Time   |   Time   | 
     |--------------------------------------+-------------+----------------------------+-------+-------+---------+----------| 
     |                                      | clk_in ^    |                            | 0.058 |       |  -0.125 |   -0.116 | 
     | CTS_ccl_a_buf_00011                  |             | CKBD20BWP40                | 0.058 | 0.001 |  -0.124 |   -0.115 | 
     | CTS_ccl_a_buf_00011                  | I ^ -> Z ^  | CKBD20BWP40                | 0.050 | 0.061 |  -0.062 |   -0.054 | 
     | cb_bit0                              | clk ^       | pe_tile_new_unq1_cb_unq2_3 |       |       |  -0.058 |   -0.049 | 
     | cb_bit0/clk_gate_config_cb_reg/latch |             | CKLNQD6BWP40               | 0.050 | 0.005 |  -0.058 |   -0.049 | 
     | cb_bit0/clk_gate_config_cb_reg/latch | CP ^ -> Q ^ | CKLNQD6BWP40               | 0.076 | 0.089 |   0.031 |    0.040 | 
     | cb_bit0/config_cb_reg_4_             |             | DFCNQD1BWP40               | 0.076 | 0.001 |   0.032 |    0.041 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
Path 35: MET Removal Check with Pin cb_bit0/config_cb_reg_18_/CP 
Endpoint:   cb_bit0/config_cb_reg_18_/CDN (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: reset                         (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGIN}
Analysis View: analysis_default
Other End Arrival Time          0.032
+ Removal                       0.156
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.187
  Arrival Time                  0.196
  Slack Time                    0.009
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.009
     = Beginpoint Arrival Time            0.019
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |            Cell            |  Slew | Delay | Arrival | Required | 
     |                           |             |                            |       |       |  Time   |   Time   | 
     |---------------------------+-------------+----------------------------+-------+-------+---------+----------| 
     |                           | reset v     |                            | 0.013 |       |   0.019 |    0.010 | 
     | cb_bit0                   | reset v     | pe_tile_new_unq1_cb_unq2_3 |       |       |   0.019 |    0.010 | 
     | cb_bit0/FE_PHC6_reset     |             | BUFFD0BWP40                | 0.013 | 0.000 |   0.019 |    0.010 | 
     | cb_bit0/FE_PHC6_reset     | I v -> Z v  | BUFFD0BWP40                | 0.015 | 0.027 |   0.045 |    0.037 | 
     | cb_bit0/FE_PHC4_reset     |             | BUFFD0BWP40                | 0.015 | 0.000 |   0.045 |    0.037 | 
     | cb_bit0/FE_PHC4_reset     | I v -> Z v  | BUFFD0BWP40                | 0.021 | 0.031 |   0.077 |    0.068 | 
     | cb_bit0/U2                |             | CKND2BWP40                 | 0.021 | 0.000 |   0.077 |    0.068 | 
     | cb_bit0/U2                | I v -> ZN ^ | CKND2BWP40                 | 0.206 | 0.119 |   0.195 |    0.187 | 
     | cb_bit0/config_cb_reg_18_ |             | DFCNQD1BWP40               | 0.206 | 0.000 |   0.196 |    0.187 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.030
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.125
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc     |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                      |             |                            |       |       |  Time   |   Time   | 
     |--------------------------------------+-------------+----------------------------+-------+-------+---------+----------| 
     |                                      | clk_in ^    |                            | 0.058 |       |  -0.125 |   -0.116 | 
     | CTS_ccl_a_buf_00011                  |             | CKBD20BWP40                | 0.058 | 0.001 |  -0.124 |   -0.115 | 
     | CTS_ccl_a_buf_00011                  | I ^ -> Z ^  | CKBD20BWP40                | 0.050 | 0.061 |  -0.062 |   -0.054 | 
     | cb_bit0                              | clk ^       | pe_tile_new_unq1_cb_unq2_3 |       |       |  -0.058 |   -0.049 | 
     | cb_bit0/clk_gate_config_cb_reg/latch |             | CKLNQD6BWP40               | 0.050 | 0.005 |  -0.058 |   -0.049 | 
     | cb_bit0/clk_gate_config_cb_reg/latch | CP ^ -> Q ^ | CKLNQD6BWP40               | 0.076 | 0.089 |   0.031 |    0.040 | 
     | cb_bit0/config_cb_reg_18_            |             | DFCNQD1BWP40               | 0.076 | 0.001 |   0.032 |    0.040 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
Path 36: MET Removal Check with Pin cb_bit0/config_cb_reg_6_/CP 
Endpoint:   cb_bit0/config_cb_reg_6_/CDN (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: reset                        (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGIN}
Analysis View: analysis_default
Other End Arrival Time          0.032
+ Removal                       0.156
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.188
  Arrival Time                  0.196
  Slack Time                    0.009
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.009
     = Beginpoint Arrival Time            0.019
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc     |            Cell            |  Slew | Delay | Arrival | Required | 
     |                          |             |                            |       |       |  Time   |   Time   | 
     |--------------------------+-------------+----------------------------+-------+-------+---------+----------| 
     |                          | reset v     |                            | 0.013 |       |   0.019 |    0.010 | 
     | cb_bit0                  | reset v     | pe_tile_new_unq1_cb_unq2_3 |       |       |   0.019 |    0.010 | 
     | cb_bit0/FE_PHC6_reset    |             | BUFFD0BWP40                | 0.013 | 0.000 |   0.019 |    0.010 | 
     | cb_bit0/FE_PHC6_reset    | I v -> Z v  | BUFFD0BWP40                | 0.015 | 0.027 |   0.045 |    0.037 | 
     | cb_bit0/FE_PHC4_reset    |             | BUFFD0BWP40                | 0.015 | 0.000 |   0.045 |    0.037 | 
     | cb_bit0/FE_PHC4_reset    | I v -> Z v  | BUFFD0BWP40                | 0.021 | 0.031 |   0.077 |    0.068 | 
     | cb_bit0/U2               |             | CKND2BWP40                 | 0.021 | 0.000 |   0.077 |    0.068 | 
     | cb_bit0/U2               | I v -> ZN ^ | CKND2BWP40                 | 0.206 | 0.119 |   0.195 |    0.187 | 
     | cb_bit0/config_cb_reg_6_ |             | DFCNQD1BWP40               | 0.206 | 0.001 |   0.196 |    0.188 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.030
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.125
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc     |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                      |             |                            |       |       |  Time   |   Time   | 
     |--------------------------------------+-------------+----------------------------+-------+-------+---------+----------| 
     |                                      | clk_in ^    |                            | 0.058 |       |  -0.125 |   -0.116 | 
     | CTS_ccl_a_buf_00011                  |             | CKBD20BWP40                | 0.058 | 0.001 |  -0.124 |   -0.115 | 
     | CTS_ccl_a_buf_00011                  | I ^ -> Z ^  | CKBD20BWP40                | 0.050 | 0.061 |  -0.062 |   -0.054 | 
     | cb_bit0                              | clk ^       | pe_tile_new_unq1_cb_unq2_3 |       |       |  -0.058 |   -0.049 | 
     | cb_bit0/clk_gate_config_cb_reg/latch |             | CKLNQD6BWP40               | 0.050 | 0.005 |  -0.058 |   -0.049 | 
     | cb_bit0/clk_gate_config_cb_reg/latch | CP ^ -> Q ^ | CKLNQD6BWP40               | 0.076 | 0.089 |   0.031 |    0.040 | 
     | cb_bit0/config_cb_reg_6_             |             | DFCNQD1BWP40               | 0.076 | 0.001 |   0.032 |    0.041 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
Path 37: MET Removal Check with Pin cb_bit0/config_cb_reg_29_/CP 
Endpoint:   cb_bit0/config_cb_reg_29_/CDN (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: reset                         (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGIN}
Analysis View: analysis_default
Other End Arrival Time          0.032
+ Removal                       0.156
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.188
  Arrival Time                  0.196
  Slack Time                    0.009
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.009
     = Beginpoint Arrival Time            0.019
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |            Cell            |  Slew | Delay | Arrival | Required | 
     |                           |             |                            |       |       |  Time   |   Time   | 
     |---------------------------+-------------+----------------------------+-------+-------+---------+----------| 
     |                           | reset v     |                            | 0.013 |       |   0.019 |    0.010 | 
     | cb_bit0                   | reset v     | pe_tile_new_unq1_cb_unq2_3 |       |       |   0.019 |    0.010 | 
     | cb_bit0/FE_PHC6_reset     |             | BUFFD0BWP40                | 0.013 | 0.000 |   0.019 |    0.010 | 
     | cb_bit0/FE_PHC6_reset     | I v -> Z v  | BUFFD0BWP40                | 0.015 | 0.027 |   0.045 |    0.037 | 
     | cb_bit0/FE_PHC4_reset     |             | BUFFD0BWP40                | 0.015 | 0.000 |   0.045 |    0.037 | 
     | cb_bit0/FE_PHC4_reset     | I v -> Z v  | BUFFD0BWP40                | 0.021 | 0.031 |   0.077 |    0.068 | 
     | cb_bit0/U2                |             | CKND2BWP40                 | 0.021 | 0.000 |   0.077 |    0.068 | 
     | cb_bit0/U2                | I v -> ZN ^ | CKND2BWP40                 | 0.206 | 0.119 |   0.195 |    0.187 | 
     | cb_bit0/config_cb_reg_29_ |             | DFCNQD1BWP40               | 0.206 | 0.001 |   0.196 |    0.188 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.030
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.125
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc     |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                      |             |                            |       |       |  Time   |   Time   | 
     |--------------------------------------+-------------+----------------------------+-------+-------+---------+----------| 
     |                                      | clk_in ^    |                            | 0.058 |       |  -0.125 |   -0.116 | 
     | CTS_ccl_a_buf_00011                  |             | CKBD20BWP40                | 0.058 | 0.001 |  -0.124 |   -0.115 | 
     | CTS_ccl_a_buf_00011                  | I ^ -> Z ^  | CKBD20BWP40                | 0.050 | 0.061 |  -0.062 |   -0.054 | 
     | cb_bit0                              | clk ^       | pe_tile_new_unq1_cb_unq2_3 |       |       |  -0.058 |   -0.049 | 
     | cb_bit0/clk_gate_config_cb_reg/latch |             | CKLNQD6BWP40               | 0.050 | 0.005 |  -0.058 |   -0.049 | 
     | cb_bit0/clk_gate_config_cb_reg/latch | CP ^ -> Q ^ | CKLNQD6BWP40               | 0.076 | 0.089 |   0.031 |    0.040 | 
     | cb_bit0/config_cb_reg_29_            |             | DFCNQD1BWP40               | 0.076 | 0.001 |   0.032 |    0.041 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
Path 38: MET Removal Check with Pin cb_bit0/config_cb_reg_7_/CP 
Endpoint:   cb_bit0/config_cb_reg_7_/CDN (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: reset                        (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGIN}
Analysis View: analysis_default
Other End Arrival Time          0.032
+ Removal                       0.156
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.187
  Arrival Time                  0.196
  Slack Time                    0.009
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.009
     = Beginpoint Arrival Time            0.019
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc     |            Cell            |  Slew | Delay | Arrival | Required | 
     |                          |             |                            |       |       |  Time   |   Time   | 
     |--------------------------+-------------+----------------------------+-------+-------+---------+----------| 
     |                          | reset v     |                            | 0.013 |       |   0.019 |    0.010 | 
     | cb_bit0                  | reset v     | pe_tile_new_unq1_cb_unq2_3 |       |       |   0.019 |    0.010 | 
     | cb_bit0/FE_PHC6_reset    |             | BUFFD0BWP40                | 0.013 | 0.000 |   0.019 |    0.010 | 
     | cb_bit0/FE_PHC6_reset    | I v -> Z v  | BUFFD0BWP40                | 0.015 | 0.027 |   0.045 |    0.037 | 
     | cb_bit0/FE_PHC4_reset    |             | BUFFD0BWP40                | 0.015 | 0.000 |   0.045 |    0.037 | 
     | cb_bit0/FE_PHC4_reset    | I v -> Z v  | BUFFD0BWP40                | 0.021 | 0.031 |   0.077 |    0.068 | 
     | cb_bit0/U2               |             | CKND2BWP40                 | 0.021 | 0.000 |   0.077 |    0.068 | 
     | cb_bit0/U2               | I v -> ZN ^ | CKND2BWP40                 | 0.206 | 0.119 |   0.195 |    0.187 | 
     | cb_bit0/config_cb_reg_7_ |             | DFCNQD1BWP40               | 0.206 | 0.001 |   0.196 |    0.187 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.030
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.125
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc     |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                      |             |                            |       |       |  Time   |   Time   | 
     |--------------------------------------+-------------+----------------------------+-------+-------+---------+----------| 
     |                                      | clk_in ^    |                            | 0.058 |       |  -0.125 |   -0.116 | 
     | CTS_ccl_a_buf_00011                  |             | CKBD20BWP40                | 0.058 | 0.001 |  -0.124 |   -0.115 | 
     | CTS_ccl_a_buf_00011                  | I ^ -> Z ^  | CKBD20BWP40                | 0.050 | 0.061 |  -0.062 |   -0.054 | 
     | cb_bit0                              | clk ^       | pe_tile_new_unq1_cb_unq2_3 |       |       |  -0.058 |   -0.049 | 
     | cb_bit0/clk_gate_config_cb_reg/latch |             | CKLNQD6BWP40               | 0.050 | 0.005 |  -0.058 |   -0.049 | 
     | cb_bit0/clk_gate_config_cb_reg/latch | CP ^ -> Q ^ | CKLNQD6BWP40               | 0.076 | 0.089 |   0.031 |    0.040 | 
     | cb_bit0/config_cb_reg_7_             |             | DFCNQD1BWP40               | 0.076 | 0.001 |   0.032 |    0.040 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
Path 39: MET Removal Check with Pin cb_bit0/config_cb_reg_31_/CP 
Endpoint:   cb_bit0/config_cb_reg_31_/CDN (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: reset                         (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGIN}
Analysis View: analysis_default
Other End Arrival Time          0.032
+ Removal                       0.156
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.188
  Arrival Time                  0.197
  Slack Time                    0.009
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.009
     = Beginpoint Arrival Time            0.019
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |            Cell            |  Slew | Delay | Arrival | Required | 
     |                           |             |                            |       |       |  Time   |   Time   | 
     |---------------------------+-------------+----------------------------+-------+-------+---------+----------| 
     |                           | reset v     |                            | 0.013 |       |   0.019 |    0.010 | 
     | cb_bit0                   | reset v     | pe_tile_new_unq1_cb_unq2_3 |       |       |   0.019 |    0.010 | 
     | cb_bit0/FE_PHC6_reset     |             | BUFFD0BWP40                | 0.013 | 0.000 |   0.019 |    0.010 | 
     | cb_bit0/FE_PHC6_reset     | I v -> Z v  | BUFFD0BWP40                | 0.015 | 0.027 |   0.045 |    0.037 | 
     | cb_bit0/FE_PHC4_reset     |             | BUFFD0BWP40                | 0.015 | 0.000 |   0.045 |    0.037 | 
     | cb_bit0/FE_PHC4_reset     | I v -> Z v  | BUFFD0BWP40                | 0.021 | 0.031 |   0.077 |    0.068 | 
     | cb_bit0/U2                |             | CKND2BWP40                 | 0.021 | 0.000 |   0.077 |    0.068 | 
     | cb_bit0/U2                | I v -> ZN ^ | CKND2BWP40                 | 0.206 | 0.119 |   0.195 |    0.187 | 
     | cb_bit0/config_cb_reg_31_ |             | DFCNQD1BWP40               | 0.206 | 0.001 |   0.197 |    0.188 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.030
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.125
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc     |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                      |             |                            |       |       |  Time   |   Time   | 
     |--------------------------------------+-------------+----------------------------+-------+-------+---------+----------| 
     |                                      | clk_in ^    |                            | 0.058 |       |  -0.125 |   -0.116 | 
     | CTS_ccl_a_buf_00011                  |             | CKBD20BWP40                | 0.058 | 0.001 |  -0.124 |   -0.115 | 
     | CTS_ccl_a_buf_00011                  | I ^ -> Z ^  | CKBD20BWP40                | 0.050 | 0.061 |  -0.062 |   -0.054 | 
     | cb_bit0                              | clk ^       | pe_tile_new_unq1_cb_unq2_3 |       |       |  -0.058 |   -0.049 | 
     | cb_bit0/clk_gate_config_cb_reg/latch |             | CKLNQD6BWP40               | 0.050 | 0.005 |  -0.058 |   -0.049 | 
     | cb_bit0/clk_gate_config_cb_reg/latch | CP ^ -> Q ^ | CKLNQD6BWP40               | 0.076 | 0.089 |   0.031 |    0.040 | 
     | cb_bit0/config_cb_reg_31_            |             | DFCNQD1BWP40               | 0.076 | 0.001 |   0.032 |    0.041 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
Path 40: MET Removal Check with Pin cb_bit0/config_cb_reg_28_/CP 
Endpoint:   cb_bit0/config_cb_reg_28_/CDN (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: reset                         (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGIN}
Analysis View: analysis_default
Other End Arrival Time          0.032
+ Removal                       0.156
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.188
  Arrival Time                  0.196
  Slack Time                    0.009
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.009
     = Beginpoint Arrival Time            0.019
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |            Cell            |  Slew | Delay | Arrival | Required | 
     |                           |             |                            |       |       |  Time   |   Time   | 
     |---------------------------+-------------+----------------------------+-------+-------+---------+----------| 
     |                           | reset v     |                            | 0.013 |       |   0.019 |    0.010 | 
     | cb_bit0                   | reset v     | pe_tile_new_unq1_cb_unq2_3 |       |       |   0.019 |    0.010 | 
     | cb_bit0/FE_PHC6_reset     |             | BUFFD0BWP40                | 0.013 | 0.000 |   0.019 |    0.010 | 
     | cb_bit0/FE_PHC6_reset     | I v -> Z v  | BUFFD0BWP40                | 0.015 | 0.027 |   0.045 |    0.037 | 
     | cb_bit0/FE_PHC4_reset     |             | BUFFD0BWP40                | 0.015 | 0.000 |   0.045 |    0.037 | 
     | cb_bit0/FE_PHC4_reset     | I v -> Z v  | BUFFD0BWP40                | 0.021 | 0.031 |   0.077 |    0.068 | 
     | cb_bit0/U2                |             | CKND2BWP40                 | 0.021 | 0.000 |   0.077 |    0.068 | 
     | cb_bit0/U2                | I v -> ZN ^ | CKND2BWP40                 | 0.206 | 0.119 |   0.195 |    0.187 | 
     | cb_bit0/config_cb_reg_28_ |             | DFCNQD1BWP40               | 0.206 | 0.001 |   0.196 |    0.188 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.030
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.125
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc     |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                      |             |                            |       |       |  Time   |   Time   | 
     |--------------------------------------+-------------+----------------------------+-------+-------+---------+----------| 
     |                                      | clk_in ^    |                            | 0.058 |       |  -0.125 |   -0.116 | 
     | CTS_ccl_a_buf_00011                  |             | CKBD20BWP40                | 0.058 | 0.001 |  -0.124 |   -0.115 | 
     | CTS_ccl_a_buf_00011                  | I ^ -> Z ^  | CKBD20BWP40                | 0.050 | 0.061 |  -0.062 |   -0.054 | 
     | cb_bit0                              | clk ^       | pe_tile_new_unq1_cb_unq2_3 |       |       |  -0.058 |   -0.049 | 
     | cb_bit0/clk_gate_config_cb_reg/latch |             | CKLNQD6BWP40               | 0.050 | 0.005 |  -0.058 |   -0.049 | 
     | cb_bit0/clk_gate_config_cb_reg/latch | CP ^ -> Q ^ | CKLNQD6BWP40               | 0.076 | 0.089 |   0.031 |    0.040 | 
     | cb_bit0/config_cb_reg_28_            |             | DFCNQD1BWP40               | 0.076 | 0.001 |   0.032 |    0.041 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
Path 41: MET Removal Check with Pin cb_bit0/config_cb_reg_30_/CP 
Endpoint:   cb_bit0/config_cb_reg_30_/CDN (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: reset                         (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGIN}
Analysis View: analysis_default
Other End Arrival Time          0.032
+ Removal                       0.156
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.188
  Arrival Time                  0.197
  Slack Time                    0.009
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.009
     = Beginpoint Arrival Time            0.019
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |            Cell            |  Slew | Delay | Arrival | Required | 
     |                           |             |                            |       |       |  Time   |   Time   | 
     |---------------------------+-------------+----------------------------+-------+-------+---------+----------| 
     |                           | reset v     |                            | 0.013 |       |   0.019 |    0.010 | 
     | cb_bit0                   | reset v     | pe_tile_new_unq1_cb_unq2_3 |       |       |   0.019 |    0.010 | 
     | cb_bit0/FE_PHC6_reset     |             | BUFFD0BWP40                | 0.013 | 0.000 |   0.019 |    0.010 | 
     | cb_bit0/FE_PHC6_reset     | I v -> Z v  | BUFFD0BWP40                | 0.015 | 0.027 |   0.045 |    0.037 | 
     | cb_bit0/FE_PHC4_reset     |             | BUFFD0BWP40                | 0.015 | 0.000 |   0.045 |    0.037 | 
     | cb_bit0/FE_PHC4_reset     | I v -> Z v  | BUFFD0BWP40                | 0.021 | 0.031 |   0.077 |    0.068 | 
     | cb_bit0/U2                |             | CKND2BWP40                 | 0.021 | 0.000 |   0.077 |    0.068 | 
     | cb_bit0/U2                | I v -> ZN ^ | CKND2BWP40                 | 0.206 | 0.119 |   0.195 |    0.187 | 
     | cb_bit0/config_cb_reg_30_ |             | DFCNQD1BWP40               | 0.206 | 0.001 |   0.197 |    0.188 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.030
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.125
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc     |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                      |             |                            |       |       |  Time   |   Time   | 
     |--------------------------------------+-------------+----------------------------+-------+-------+---------+----------| 
     |                                      | clk_in ^    |                            | 0.058 |       |  -0.125 |   -0.116 | 
     | CTS_ccl_a_buf_00011                  |             | CKBD20BWP40                | 0.058 | 0.001 |  -0.124 |   -0.115 | 
     | CTS_ccl_a_buf_00011                  | I ^ -> Z ^  | CKBD20BWP40                | 0.050 | 0.061 |  -0.062 |   -0.054 | 
     | cb_bit0                              | clk ^       | pe_tile_new_unq1_cb_unq2_3 |       |       |  -0.058 |   -0.049 | 
     | cb_bit0/clk_gate_config_cb_reg/latch |             | CKLNQD6BWP40               | 0.050 | 0.005 |  -0.058 |   -0.049 | 
     | cb_bit0/clk_gate_config_cb_reg/latch | CP ^ -> Q ^ | CKLNQD6BWP40               | 0.076 | 0.089 |   0.031 |    0.040 | 
     | cb_bit0/config_cb_reg_30_            |             | DFCNQD1BWP40               | 0.076 | 0.001 |   0.032 |    0.041 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
Path 42: MET Removal Check with Pin cb_data1/config_cb_reg_13_/CP 
Endpoint:   cb_data1/config_cb_reg_13_/CDN (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: reset                          (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGIN}
Analysis View: analysis_default
Other End Arrival Time          0.030
+ Removal                       0.155
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.186
  Arrival Time                  0.195
  Slack Time                    0.009
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.009
     = Beginpoint Arrival Time            0.019
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |            Cell            |  Slew | Delay | Arrival | Required | 
     |                            |             |                            |       |       |  Time   |   Time   | 
     |----------------------------+-------------+----------------------------+-------+-------+---------+----------| 
     |                            | reset v     |                            | 0.013 |       |   0.019 |    0.010 | 
     | cb_data1                   | reset v     | pe_tile_new_unq1_cb_unq1_1 |       |       |   0.019 |    0.010 | 
     | cb_data1/FE_PHC5_reset     |             | BUFFD0BWP40                | 0.013 | 0.000 |   0.019 |    0.010 | 
     | cb_data1/FE_PHC5_reset     | I v -> Z v  | BUFFD0BWP40                | 0.014 | 0.026 |   0.045 |    0.036 | 
     | cb_data1/FE_PHC3_reset     |             | BUFFD0BWP40                | 0.014 | 0.000 |   0.045 |    0.036 | 
     | cb_data1/FE_PHC3_reset     | I v -> Z v  | BUFFD0BWP40                | 0.018 | 0.029 |   0.074 |    0.065 | 
     | cb_data1/U20               |             | INVD2BWP40                 | 0.018 | 0.000 |   0.074 |    0.065 | 
     | cb_data1/U20               | I v -> ZN ^ | INVD2BWP40                 | 0.208 | 0.118 |   0.192 |    0.183 | 
     | cb_data1/config_cb_reg_13_ |             | DFCNQD1BWP40               | 0.208 | 0.003 |   0.195 |    0.186 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.030
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.125
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc     |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                       |             |                            |       |       |  Time   |   Time   | 
     |---------------------------------------+-------------+----------------------------+-------+-------+---------+----------| 
     |                                       | clk_in ^    |                            | 0.058 |       |  -0.125 |   -0.116 | 
     | CTS_ccl_a_buf_00011                   |             | CKBD20BWP40                | 0.058 | 0.001 |  -0.124 |   -0.115 | 
     | CTS_ccl_a_buf_00011                   | I ^ -> Z ^  | CKBD20BWP40                | 0.050 | 0.061 |  -0.062 |   -0.054 | 
     | cb_data1                              | clk ^       | pe_tile_new_unq1_cb_unq1_1 |       |       |  -0.058 |   -0.049 | 
     | cb_data1/clk_gate_config_cb_reg/latch |             | CKLNQD6BWP40               | 0.050 | 0.005 |  -0.058 |   -0.049 | 
     | cb_data1/clk_gate_config_cb_reg/latch | CP ^ -> Q ^ | CKLNQD6BWP40               | 0.073 | 0.087 |   0.029 |    0.038 | 
     | cb_data1/config_cb_reg_13_            |             | DFCNQD1BWP40               | 0.074 | 0.001 |   0.030 |    0.039 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
Path 43: MET Removal Check with Pin cb_data1/config_cb_reg_16_/CP 
Endpoint:   cb_data1/config_cb_reg_16_/CDN (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: reset                          (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGIN}
Analysis View: analysis_default
Other End Arrival Time          0.030
+ Removal                       0.155
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.186
  Arrival Time                  0.195
  Slack Time                    0.009
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.009
     = Beginpoint Arrival Time            0.019
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |            Cell            |  Slew | Delay | Arrival | Required | 
     |                            |             |                            |       |       |  Time   |   Time   | 
     |----------------------------+-------------+----------------------------+-------+-------+---------+----------| 
     |                            | reset v     |                            | 0.013 |       |   0.019 |    0.010 | 
     | cb_data1                   | reset v     | pe_tile_new_unq1_cb_unq1_1 |       |       |   0.019 |    0.010 | 
     | cb_data1/FE_PHC5_reset     |             | BUFFD0BWP40                | 0.013 | 0.000 |   0.019 |    0.010 | 
     | cb_data1/FE_PHC5_reset     | I v -> Z v  | BUFFD0BWP40                | 0.014 | 0.026 |   0.045 |    0.036 | 
     | cb_data1/FE_PHC3_reset     |             | BUFFD0BWP40                | 0.014 | 0.000 |   0.045 |    0.036 | 
     | cb_data1/FE_PHC3_reset     | I v -> Z v  | BUFFD0BWP40                | 0.018 | 0.029 |   0.074 |    0.065 | 
     | cb_data1/U20               |             | INVD2BWP40                 | 0.018 | 0.000 |   0.074 |    0.065 | 
     | cb_data1/U20               | I v -> ZN ^ | INVD2BWP40                 | 0.208 | 0.118 |   0.192 |    0.183 | 
     | cb_data1/config_cb_reg_16_ |             | DFCNQD1BWP40               | 0.208 | 0.003 |   0.195 |    0.186 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.030
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.125
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc     |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                       |             |                            |       |       |  Time   |   Time   | 
     |---------------------------------------+-------------+----------------------------+-------+-------+---------+----------| 
     |                                       | clk_in ^    |                            | 0.058 |       |  -0.125 |   -0.116 | 
     | CTS_ccl_a_buf_00011                   |             | CKBD20BWP40                | 0.058 | 0.001 |  -0.124 |   -0.115 | 
     | CTS_ccl_a_buf_00011                   | I ^ -> Z ^  | CKBD20BWP40                | 0.050 | 0.061 |  -0.062 |   -0.054 | 
     | cb_data1                              | clk ^       | pe_tile_new_unq1_cb_unq1_1 |       |       |  -0.058 |   -0.049 | 
     | cb_data1/clk_gate_config_cb_reg/latch |             | CKLNQD6BWP40               | 0.050 | 0.005 |  -0.058 |   -0.049 | 
     | cb_data1/clk_gate_config_cb_reg/latch | CP ^ -> Q ^ | CKLNQD6BWP40               | 0.073 | 0.087 |   0.029 |    0.038 | 
     | cb_data1/config_cb_reg_16_            |             | DFCNQD1BWP40               | 0.074 | 0.001 |   0.030 |    0.039 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
Path 44: MET Removal Check with Pin cb_data1/config_cb_reg_15_/CP 
Endpoint:   cb_data1/config_cb_reg_15_/CDN (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: reset                          (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGIN}
Analysis View: analysis_default
Other End Arrival Time          0.030
+ Removal                       0.155
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.186
  Arrival Time                  0.195
  Slack Time                    0.009
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.009
     = Beginpoint Arrival Time            0.019
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |            Cell            |  Slew | Delay | Arrival | Required | 
     |                            |             |                            |       |       |  Time   |   Time   | 
     |----------------------------+-------------+----------------------------+-------+-------+---------+----------| 
     |                            | reset v     |                            | 0.013 |       |   0.019 |    0.009 | 
     | cb_data1                   | reset v     | pe_tile_new_unq1_cb_unq1_1 |       |       |   0.019 |    0.009 | 
     | cb_data1/FE_PHC5_reset     |             | BUFFD0BWP40                | 0.013 | 0.000 |   0.019 |    0.009 | 
     | cb_data1/FE_PHC5_reset     | I v -> Z v  | BUFFD0BWP40                | 0.014 | 0.026 |   0.045 |    0.036 | 
     | cb_data1/FE_PHC3_reset     |             | BUFFD0BWP40                | 0.014 | 0.000 |   0.045 |    0.036 | 
     | cb_data1/FE_PHC3_reset     | I v -> Z v  | BUFFD0BWP40                | 0.018 | 0.029 |   0.074 |    0.065 | 
     | cb_data1/U20               |             | INVD2BWP40                 | 0.018 | 0.000 |   0.074 |    0.065 | 
     | cb_data1/U20               | I v -> ZN ^ | INVD2BWP40                 | 0.208 | 0.118 |   0.192 |    0.183 | 
     | cb_data1/config_cb_reg_15_ |             | DFCNQD1BWP40               | 0.208 | 0.003 |   0.195 |    0.186 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.030
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.125
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc     |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                       |             |                            |       |       |  Time   |   Time   | 
     |---------------------------------------+-------------+----------------------------+-------+-------+---------+----------| 
     |                                       | clk_in ^    |                            | 0.058 |       |  -0.125 |   -0.116 | 
     | CTS_ccl_a_buf_00011                   |             | CKBD20BWP40                | 0.058 | 0.001 |  -0.124 |   -0.115 | 
     | CTS_ccl_a_buf_00011                   | I ^ -> Z ^  | CKBD20BWP40                | 0.050 | 0.061 |  -0.062 |   -0.053 | 
     | cb_data1                              | clk ^       | pe_tile_new_unq1_cb_unq1_1 |       |       |  -0.058 |   -0.049 | 
     | cb_data1/clk_gate_config_cb_reg/latch |             | CKLNQD6BWP40               | 0.050 | 0.005 |  -0.058 |   -0.049 | 
     | cb_data1/clk_gate_config_cb_reg/latch | CP ^ -> Q ^ | CKLNQD6BWP40               | 0.073 | 0.087 |   0.029 |    0.038 | 
     | cb_data1/config_cb_reg_15_            |             | DFCNQD1BWP40               | 0.073 | 0.001 |   0.030 |    0.039 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
Path 45: MET Removal Check with Pin cb_data1/config_cb_reg_1_/CP 
Endpoint:   cb_data1/config_cb_reg_1_/CDN (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: reset                         (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGIN}
Analysis View: analysis_default
Other End Arrival Time          0.030
+ Removal                       0.155
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.186
  Arrival Time                  0.195
  Slack Time                    0.009
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.009
     = Beginpoint Arrival Time            0.019
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |            Cell            |  Slew | Delay | Arrival | Required | 
     |                           |             |                            |       |       |  Time   |   Time   | 
     |---------------------------+-------------+----------------------------+-------+-------+---------+----------| 
     |                           | reset v     |                            | 0.013 |       |   0.019 |    0.009 | 
     | cb_data1                  | reset v     | pe_tile_new_unq1_cb_unq1_1 |       |       |   0.019 |    0.009 | 
     | cb_data1/FE_PHC5_reset    |             | BUFFD0BWP40                | 0.013 | 0.000 |   0.019 |    0.009 | 
     | cb_data1/FE_PHC5_reset    | I v -> Z v  | BUFFD0BWP40                | 0.014 | 0.026 |   0.045 |    0.036 | 
     | cb_data1/FE_PHC3_reset    |             | BUFFD0BWP40                | 0.014 | 0.000 |   0.045 |    0.036 | 
     | cb_data1/FE_PHC3_reset    | I v -> Z v  | BUFFD0BWP40                | 0.018 | 0.029 |   0.074 |    0.065 | 
     | cb_data1/U20              |             | INVD2BWP40                 | 0.018 | 0.000 |   0.074 |    0.065 | 
     | cb_data1/U20              | I v -> ZN ^ | INVD2BWP40                 | 0.208 | 0.118 |   0.192 |    0.183 | 
     | cb_data1/config_cb_reg_1_ |             | DFCNQD1BWP40               | 0.208 | 0.003 |   0.195 |    0.186 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.030
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.125
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc     |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                       |             |                            |       |       |  Time   |   Time   | 
     |---------------------------------------+-------------+----------------------------+-------+-------+---------+----------| 
     |                                       | clk_in ^    |                            | 0.058 |       |  -0.125 |   -0.116 | 
     | CTS_ccl_a_buf_00011                   |             | CKBD20BWP40                | 0.058 | 0.001 |  -0.124 |   -0.114 | 
     | CTS_ccl_a_buf_00011                   | I ^ -> Z ^  | CKBD20BWP40                | 0.050 | 0.061 |  -0.062 |   -0.053 | 
     | cb_data1                              | clk ^       | pe_tile_new_unq1_cb_unq1_1 |       |       |  -0.058 |   -0.048 | 
     | cb_data1/clk_gate_config_cb_reg/latch |             | CKLNQD6BWP40               | 0.050 | 0.005 |  -0.058 |   -0.048 | 
     | cb_data1/clk_gate_config_cb_reg/latch | CP ^ -> Q ^ | CKLNQD6BWP40               | 0.073 | 0.087 |   0.029 |    0.039 | 
     | cb_data1/config_cb_reg_1_             |             | DFCNQD1BWP40               | 0.073 | 0.001 |   0.030 |    0.040 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
Path 46: MET Removal Check with Pin cb_data1/config_cb_reg_2_/CP 
Endpoint:   cb_data1/config_cb_reg_2_/CDN (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: reset                         (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGIN}
Analysis View: analysis_default
Other End Arrival Time          0.030
+ Removal                       0.155
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.186
  Arrival Time                  0.195
  Slack Time                    0.009
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.009
     = Beginpoint Arrival Time            0.019
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |            Cell            |  Slew | Delay | Arrival | Required | 
     |                           |             |                            |       |       |  Time   |   Time   | 
     |---------------------------+-------------+----------------------------+-------+-------+---------+----------| 
     |                           | reset v     |                            | 0.013 |       |   0.019 |    0.009 | 
     | cb_data1                  | reset v     | pe_tile_new_unq1_cb_unq1_1 |       |       |   0.019 |    0.009 | 
     | cb_data1/FE_PHC5_reset    |             | BUFFD0BWP40                | 0.013 | 0.000 |   0.019 |    0.009 | 
     | cb_data1/FE_PHC5_reset    | I v -> Z v  | BUFFD0BWP40                | 0.014 | 0.026 |   0.045 |    0.036 | 
     | cb_data1/FE_PHC3_reset    |             | BUFFD0BWP40                | 0.014 | 0.000 |   0.045 |    0.036 | 
     | cb_data1/FE_PHC3_reset    | I v -> Z v  | BUFFD0BWP40                | 0.018 | 0.029 |   0.074 |    0.065 | 
     | cb_data1/U20              |             | INVD2BWP40                 | 0.018 | 0.000 |   0.074 |    0.065 | 
     | cb_data1/U20              | I v -> ZN ^ | INVD2BWP40                 | 0.208 | 0.118 |   0.192 |    0.183 | 
     | cb_data1/config_cb_reg_2_ |             | DFCNQD1BWP40               | 0.208 | 0.003 |   0.195 |    0.186 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.030
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.125
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc     |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                       |             |                            |       |       |  Time   |   Time   | 
     |---------------------------------------+-------------+----------------------------+-------+-------+---------+----------| 
     |                                       | clk_in ^    |                            | 0.058 |       |  -0.125 |   -0.116 | 
     | CTS_ccl_a_buf_00011                   |             | CKBD20BWP40                | 0.058 | 0.001 |  -0.124 |   -0.114 | 
     | CTS_ccl_a_buf_00011                   | I ^ -> Z ^  | CKBD20BWP40                | 0.050 | 0.061 |  -0.062 |   -0.053 | 
     | cb_data1                              | clk ^       | pe_tile_new_unq1_cb_unq1_1 |       |       |  -0.058 |   -0.048 | 
     | cb_data1/clk_gate_config_cb_reg/latch |             | CKLNQD6BWP40               | 0.050 | 0.005 |  -0.058 |   -0.048 | 
     | cb_data1/clk_gate_config_cb_reg/latch | CP ^ -> Q ^ | CKLNQD6BWP40               | 0.073 | 0.087 |   0.029 |    0.039 | 
     | cb_data1/config_cb_reg_2_             |             | DFCNQD1BWP40               | 0.073 | 0.001 |   0.030 |    0.040 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
Path 47: MET Removal Check with Pin cb_bit0/config_cb_reg_20_/CP 
Endpoint:   cb_bit0/config_cb_reg_20_/CDN (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: reset                         (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGIN}
Analysis View: analysis_default
Other End Arrival Time          0.032
+ Removal                       0.156
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.188
  Arrival Time                  0.197
  Slack Time                    0.009
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.009
     = Beginpoint Arrival Time            0.019
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc     |            Cell            |  Slew | Delay | Arrival | Required | 
     |                           |             |                            |       |       |  Time   |   Time   | 
     |---------------------------+-------------+----------------------------+-------+-------+---------+----------| 
     |                           | reset v     |                            | 0.013 |       |   0.019 |    0.009 | 
     | cb_bit0                   | reset v     | pe_tile_new_unq1_cb_unq2_3 |       |       |   0.019 |    0.009 | 
     | cb_bit0/FE_PHC6_reset     |             | BUFFD0BWP40                | 0.013 | 0.000 |   0.019 |    0.009 | 
     | cb_bit0/FE_PHC6_reset     | I v -> Z v  | BUFFD0BWP40                | 0.015 | 0.027 |   0.045 |    0.036 | 
     | cb_bit0/FE_PHC4_reset     |             | BUFFD0BWP40                | 0.015 | 0.000 |   0.045 |    0.036 | 
     | cb_bit0/FE_PHC4_reset     | I v -> Z v  | BUFFD0BWP40                | 0.021 | 0.031 |   0.077 |    0.067 | 
     | cb_bit0/U2                |             | CKND2BWP40                 | 0.021 | 0.000 |   0.077 |    0.067 | 
     | cb_bit0/U2                | I v -> ZN ^ | CKND2BWP40                 | 0.206 | 0.119 |   0.195 |    0.186 | 
     | cb_bit0/config_cb_reg_20_ |             | DFCNQD1BWP40               | 0.206 | 0.001 |   0.197 |    0.188 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.030
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.125
     Other End Path:
     +----------------------------------------------------------------------------------------------------------------------+ 
     |               Instance               |     Arc     |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                      |             |                            |       |       |  Time   |   Time   | 
     |--------------------------------------+-------------+----------------------------+-------+-------+---------+----------| 
     |                                      | clk_in ^    |                            | 0.058 |       |  -0.125 |   -0.116 | 
     | CTS_ccl_a_buf_00011                  |             | CKBD20BWP40                | 0.058 | 0.001 |  -0.124 |   -0.114 | 
     | CTS_ccl_a_buf_00011                  | I ^ -> Z ^  | CKBD20BWP40                | 0.050 | 0.061 |  -0.062 |   -0.053 | 
     | cb_bit0                              | clk ^       | pe_tile_new_unq1_cb_unq2_3 |       |       |  -0.058 |   -0.048 | 
     | cb_bit0/clk_gate_config_cb_reg/latch |             | CKLNQD6BWP40               | 0.050 | 0.005 |  -0.058 |   -0.048 | 
     | cb_bit0/clk_gate_config_cb_reg/latch | CP ^ -> Q ^ | CKLNQD6BWP40               | 0.076 | 0.089 |   0.031 |    0.040 | 
     | cb_bit0/config_cb_reg_20_            |             | DFCNQD1BWP40               | 0.076 | 0.001 |   0.032 |    0.041 | 
     +----------------------------------------------------------------------------------------------------------------------+ 
Path 48: MET Removal Check with Pin cb_data1/config_cb_reg_10_/CP 
Endpoint:   cb_data1/config_cb_reg_10_/CDN (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: reset                          (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGIN}
Analysis View: analysis_default
Other End Arrival Time          0.030
+ Removal                       0.155
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.186
  Arrival Time                  0.195
  Slack Time                    0.009
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.009
     = Beginpoint Arrival Time            0.019
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |            Cell            |  Slew | Delay | Arrival | Required | 
     |                            |             |                            |       |       |  Time   |   Time   | 
     |----------------------------+-------------+----------------------------+-------+-------+---------+----------| 
     |                            | reset v     |                            | 0.013 |       |   0.019 |    0.009 | 
     | cb_data1                   | reset v     | pe_tile_new_unq1_cb_unq1_1 |       |       |   0.019 |    0.009 | 
     | cb_data1/FE_PHC5_reset     |             | BUFFD0BWP40                | 0.013 | 0.000 |   0.019 |    0.009 | 
     | cb_data1/FE_PHC5_reset     | I v -> Z v  | BUFFD0BWP40                | 0.014 | 0.026 |   0.045 |    0.036 | 
     | cb_data1/FE_PHC3_reset     |             | BUFFD0BWP40                | 0.014 | 0.000 |   0.045 |    0.036 | 
     | cb_data1/FE_PHC3_reset     | I v -> Z v  | BUFFD0BWP40                | 0.018 | 0.029 |   0.074 |    0.065 | 
     | cb_data1/U20               |             | INVD2BWP40                 | 0.018 | 0.000 |   0.074 |    0.065 | 
     | cb_data1/U20               | I v -> ZN ^ | INVD2BWP40                 | 0.208 | 0.118 |   0.192 |    0.183 | 
     | cb_data1/config_cb_reg_10_ |             | DFCNQD1BWP40               | 0.208 | 0.003 |   0.195 |    0.186 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.030
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.125
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc     |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                       |             |                            |       |       |  Time   |   Time   | 
     |---------------------------------------+-------------+----------------------------+-------+-------+---------+----------| 
     |                                       | clk_in ^    |                            | 0.058 |       |  -0.125 |   -0.115 | 
     | CTS_ccl_a_buf_00011                   |             | CKBD20BWP40                | 0.058 | 0.001 |  -0.124 |   -0.114 | 
     | CTS_ccl_a_buf_00011                   | I ^ -> Z ^  | CKBD20BWP40                | 0.050 | 0.061 |  -0.062 |   -0.053 | 
     | cb_data1                              | clk ^       | pe_tile_new_unq1_cb_unq1_1 |       |       |  -0.058 |   -0.048 | 
     | cb_data1/clk_gate_config_cb_reg/latch |             | CKLNQD6BWP40               | 0.050 | 0.005 |  -0.058 |   -0.048 | 
     | cb_data1/clk_gate_config_cb_reg/latch | CP ^ -> Q ^ | CKLNQD6BWP40               | 0.073 | 0.087 |   0.029 |    0.039 | 
     | cb_data1/config_cb_reg_10_            |             | DFCNQD1BWP40               | 0.073 | 0.001 |   0.030 |    0.040 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
Path 49: MET Removal Check with Pin cb_data1/config_cb_reg_17_/CP 
Endpoint:   cb_data1/config_cb_reg_17_/CDN (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: reset                          (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGIN}
Analysis View: analysis_default
Other End Arrival Time          0.030
+ Removal                       0.155
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.185
  Arrival Time                  0.195
  Slack Time                    0.009
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.009
     = Beginpoint Arrival Time            0.019
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |            Cell            |  Slew | Delay | Arrival | Required | 
     |                            |             |                            |       |       |  Time   |   Time   | 
     |----------------------------+-------------+----------------------------+-------+-------+---------+----------| 
     |                            | reset v     |                            | 0.013 |       |   0.019 |    0.009 | 
     | cb_data1                   | reset v     | pe_tile_new_unq1_cb_unq1_1 |       |       |   0.019 |    0.009 | 
     | cb_data1/FE_PHC5_reset     |             | BUFFD0BWP40                | 0.013 | 0.000 |   0.019 |    0.009 | 
     | cb_data1/FE_PHC5_reset     | I v -> Z v  | BUFFD0BWP40                | 0.014 | 0.026 |   0.045 |    0.036 | 
     | cb_data1/FE_PHC3_reset     |             | BUFFD0BWP40                | 0.014 | 0.000 |   0.045 |    0.036 | 
     | cb_data1/FE_PHC3_reset     | I v -> Z v  | BUFFD0BWP40                | 0.018 | 0.029 |   0.074 |    0.065 | 
     | cb_data1/U20               |             | INVD2BWP40                 | 0.018 | 0.000 |   0.074 |    0.065 | 
     | cb_data1/U20               | I v -> ZN ^ | INVD2BWP40                 | 0.208 | 0.118 |   0.192 |    0.183 | 
     | cb_data1/config_cb_reg_17_ |             | DFCNQD1BWP40               | 0.208 | 0.003 |   0.195 |    0.185 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.030
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.125
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc     |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                       |             |                            |       |       |  Time   |   Time   | 
     |---------------------------------------+-------------+----------------------------+-------+-------+---------+----------| 
     |                                       | clk_in ^    |                            | 0.058 |       |  -0.125 |   -0.115 | 
     | CTS_ccl_a_buf_00011                   |             | CKBD20BWP40                | 0.058 | 0.001 |  -0.124 |   -0.114 | 
     | CTS_ccl_a_buf_00011                   | I ^ -> Z ^  | CKBD20BWP40                | 0.050 | 0.061 |  -0.062 |   -0.053 | 
     | cb_data1                              | clk ^       | pe_tile_new_unq1_cb_unq1_1 |       |       |  -0.058 |   -0.048 | 
     | cb_data1/clk_gate_config_cb_reg/latch |             | CKLNQD6BWP40               | 0.050 | 0.005 |  -0.058 |   -0.048 | 
     | cb_data1/clk_gate_config_cb_reg/latch | CP ^ -> Q ^ | CKLNQD6BWP40               | 0.073 | 0.087 |   0.029 |    0.039 | 
     | cb_data1/config_cb_reg_17_            |             | DFCNQD1BWP40               | 0.073 | 0.001 |   0.030 |    0.039 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 
Path 50: MET Removal Check with Pin cb_data1/config_cb_reg_11_/CP 
Endpoint:   cb_data1/config_cb_reg_11_/CDN (^) checked with  leading edge of 
'ideal_clock'
Beginpoint: reset                          (v) triggered by  leading edge of 
'ideal_clock'
Path Groups: {REGIN}
Analysis View: analysis_default
Other End Arrival Time          0.030
+ Removal                       0.155
+ Phase Shift                   0.000
- CPPR Adjustment               0.000
= Required Time                 0.185
  Arrival Time                  0.195
  Slack Time                    0.009
     Clock Rise Edge                      0.000
     + Input Delay                        0.010
     + Drive Adjustment                   0.009
     = Beginpoint Arrival Time            0.019
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |            Cell            |  Slew | Delay | Arrival | Required | 
     |                            |             |                            |       |       |  Time   |   Time   | 
     |----------------------------+-------------+----------------------------+-------+-------+---------+----------| 
     |                            | reset v     |                            | 0.013 |       |   0.019 |    0.009 | 
     | cb_data1                   | reset v     | pe_tile_new_unq1_cb_unq1_1 |       |       |   0.019 |    0.009 | 
     | cb_data1/FE_PHC5_reset     |             | BUFFD0BWP40                | 0.013 | 0.000 |   0.019 |    0.009 | 
     | cb_data1/FE_PHC5_reset     | I v -> Z v  | BUFFD0BWP40                | 0.014 | 0.026 |   0.045 |    0.036 | 
     | cb_data1/FE_PHC3_reset     |             | BUFFD0BWP40                | 0.014 | 0.000 |   0.045 |    0.036 | 
     | cb_data1/FE_PHC3_reset     | I v -> Z v  | BUFFD0BWP40                | 0.018 | 0.029 |   0.074 |    0.065 | 
     | cb_data1/U20               |             | INVD2BWP40                 | 0.018 | 0.000 |   0.074 |    0.065 | 
     | cb_data1/U20               | I v -> ZN ^ | INVD2BWP40                 | 0.208 | 0.118 |   0.192 |    0.183 | 
     | cb_data1/config_cb_reg_11_ |             | DFCNQD1BWP40               | 0.208 | 0.003 |   0.195 |    0.185 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.030
     + Source Insertion Delay            -0.155
     = Beginpoint Arrival Time           -0.125
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------------------+ 
     |               Instance                |     Arc     |            Cell            |  Slew | Delay | Arrival | Required | 
     |                                       |             |                            |       |       |  Time   |   Time   | 
     |---------------------------------------+-------------+----------------------------+-------+-------+---------+----------| 
     |                                       | clk_in ^    |                            | 0.058 |       |  -0.125 |   -0.115 | 
     | CTS_ccl_a_buf_00011                   |             | CKBD20BWP40                | 0.058 | 0.001 |  -0.124 |   -0.114 | 
     | CTS_ccl_a_buf_00011                   | I ^ -> Z ^  | CKBD20BWP40                | 0.050 | 0.061 |  -0.062 |   -0.053 | 
     | cb_data1                              | clk ^       | pe_tile_new_unq1_cb_unq1_1 |       |       |  -0.058 |   -0.048 | 
     | cb_data1/clk_gate_config_cb_reg/latch |             | CKLNQD6BWP40               | 0.050 | 0.005 |  -0.058 |   -0.048 | 
     | cb_data1/clk_gate_config_cb_reg/latch | CP ^ -> Q ^ | CKLNQD6BWP40               | 0.073 | 0.087 |   0.029 |    0.039 | 
     | cb_data1/config_cb_reg_11_            |             | DFCNQD1BWP40               | 0.073 | 0.001 |   0.030 |    0.040 | 
     +-----------------------------------------------------------------------------------------------------------------------+ 

