// Seed: 3526938986
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    module_0,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17
);
  input wire id_17;
  inout wire id_16;
  input wire id_15;
  inout logic [7:0] id_14;
  inout wire id_13;
  output wire id_12;
  inout wire id_11;
  input wire id_10;
  output wire id_9;
  inout wire id_8;
  output wire id_7;
  inout wire id_6;
  input wire id_5;
  inout wire id_4;
  input wire id_3;
  output tri1 id_2;
  inout wire id_1;
  wire id_18;
  ;
  reg id_19;
  assign id_14[1] = id_14;
  always @(posedge 1) begin : LABEL_0
    if (1 || 1) begin : LABEL_1
      for (id_2 = -1; id_5; id_19 = -1) #1;
      $unsigned(17);
      ;
    end
  end
endmodule
module module_1 #(
    parameter id_14 = 32'd39
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    _id_14
);
  inout wire _id_14;
  input wire id_13;
  output wire id_12;
  output wire id_11;
  module_0 modCall_1 (
      id_7,
      id_5,
      id_5,
      id_5,
      id_2,
      id_7,
      id_7,
      id_7,
      id_11,
      id_5,
      id_5,
      id_11,
      id_2,
      id_1,
      id_5,
      id_7,
      id_7
  );
  output wire id_10;
  input wire id_9;
  output wire id_8;
  inout wire id_7;
  output wire id_6;
  inout uwire id_5;
  input logic [7:0] id_4;
  input wire id_3;
  inout wire id_2;
  inout logic [7:0] id_1;
  assign id_1[id_14] = {id_4[-1]{id_1}};
  assign id_5 = id_1 || 1'h0 || id_5;
  wire [1 : 1] id_15, id_16, id_17, id_18, id_19, id_20, id_21, id_22, id_23;
  wire id_24;
  wire id_25;
endmodule
