/bin/rm -f *.o harness *~
make -C ../lib clean
make[1]: Entering directory '/home/noah/programs/hashidea/lib'
/bin/rm -f *.o *~ cache-params.h
make[1]: Leaving directory '/home/noah/programs/hashidea/lib'
./test_cache.sh: line 35: [0: command not found
---- Making with hashtable_cache ---- (Mon Sep 16 17:09:42 CDT 2019)
g++ -O3 -g -std=c++11 -D_GNU_SOURCE -DCOLLECT_STAT=0   -c -o harness.o harness.c
g++ -O3 -g -std=c++11 -D_GNU_SOURCE -DCOLLECT_STAT=0   -c -o arg.o arg.c
g++ -O3 -g -std=c++11 -D_GNU_SOURCE -DCOLLECT_STAT=0   -c -o util.o util.c
g++ -O3 -g -std=c++11 -D_GNU_SOURCE -DCOLLECT_STAT=0   -c -o timing.o timing.c
g++ -O3 -g -std=c++11 -D_GNU_SOURCE -DCOLLECT_STAT=0   -c -o dist.o dist.c
g++ -O3 -g -std=c++11 -D_GNU_SOURCE -DCOLLECT_STAT=0   -c -o temp.o temp.c
make -C ../lib WITHSTATS=0 hashtable_cache.o
make[1]: Entering directory '/home/noah/programs/hashidea/lib'
../src/getcacheparms > cache-params.h
g++ -O3 -g -std=c++11 -D_GNU_SOURCE -DCOLLECT_STAT=0 -c hashtable_cache.c -o hashtable_cache.o
make[1]: Leaving directory '/home/noah/programs/hashidea/lib'
make -C ../lib WITHSTATS=0 hash.o
make[1]: Entering directory '/home/noah/programs/hashidea/lib'
g++ -O3 -g -std=c++11 -D_GNU_SOURCE -DCOLLECT_STAT=0 -c hash.c -o hash.o
make[1]: Leaving directory '/home/noah/programs/hashidea/lib'
g++   harness.o arg.o util.o timing.o dist.o temp.o ../lib/hashtable_cache.o ../lib/hash.o  -lpthread -lm -lgsl -lgslcblas -lm -o harness
g++ -O3 -g -std=c++11 -D_GNU_SOURCE -DCOLLECT_STAT=0   -c -o waitfortemp.o waitfortemp.c
g++   waitfortemp.o temp.o arg.o util.o  -lpthread -lm -lgsl -lgslcblas -lm -o waitfortemp
g++ -O3 -g -std=c++11 -D_GNU_SOURCE -DCOLLECT_STAT=0   -c -o getcacheparms.o getcacheparms.c
g++   getcacheparms.o util.o timing.o  -lpthread -lm -lgsl -lgslcblas -lm -o getcacheparms
Running for threads 4 on table hashtable_cache (Mon Sep 16 17:09:43 CDT 2019)
FIRST ./../pcm/pcm.x -csv=hashtable_cache_pcmOut/2019-09-16T17:09:43-05:00 -yc 4 -yc 5 -yc 6 -yc 7 -yc 8 --external_program ./harness --trials 5 --tracktemp --inserts 25000 --qp .5 -t 4 -i 18 -a 1 --lines .25 --regtemp --args --sc 4 --ec 8

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : yes
Number of physical cores: 4
Number of logical cores: 8
Number of online logical cores: 8
Threads (logical cores) per physical core: 2
Num sockets: 1
Physical cores per socket: 4
Core PMU (perfmon) version: 4
Number of core PMU generic (programmable) counters: 3
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
The processor is not susceptible to Rogue Data Cache Load: yes
The processor supports enhanced IBRS                     : no
Package thermal spec power: 15 Watt; Package minimum power: 0 Watt; Package maximum power: 0 Watt; 
opening /dev/mem failed: errno is 1 (Operation not permitted)
Can not read memory controller counter information from PCI configuration space. Access to memory bandwidth counters is not possible.
You must be root to access these SandyBridge/IvyBridge/Haswell counters in PCM. 
Secure Boot detected. Using Linux perf for uncore PMU programming.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf

Detected Intel(R) Core(TM) i7-8565U CPU @ 1.80GHz "Intel(r) microarchitecture codename Kabylake" stepping 11

Executing "./harness" command:
Enforcing temp:	48.000000	46.000000	47.000000	48.000000
Invalid core range specified!
GPP,SP,numInsertions, trialsToRun, stopError, alpha, beta, queryPercentage,deletePercentage, randomSeed, nthreads,HashAttempts,InitSize,cooloff,enfTemp,tempvar,HEADING
open/multiprobe/remain:V0.2:harness:0.2,OMR:V0.2/h:0.2,25000,5,0.000000,0.500000,0.500000,0.500000,0.500000,1568671783,4,1,262144,0,1,1.100000,START
DEBUG: caught signal to interrupt (Child exited).
Program ./harness launched with PID: 30616
Program exited with status 0
Cleaning up
 Zeroed uncore PMU registers
FIRST ./../pcm/pcm.x -csv=hashtable_cache_pcmOut/2019-09-16T17:09:43-05:00 -yc 4 -yc 5 -yc 6 -yc 7 -yc 8 --external_program ./harness --trials 5 --tracktemp --inserts 25000 --qp .5 -t 4 -i 18 -a 1 --lines .5 --regtemp --args --sc 4 --ec 8

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : yes
Number of physical cores: 4
Number of logical cores: 8
Number of online logical cores: 8
Threads (logical cores) per physical core: 2
Num sockets: 1
Physical cores per socket: 4
Core PMU (perfmon) version: 4
Number of core PMU generic (programmable) counters: 3
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
The processor is not susceptible to Rogue Data Cache Load: yes
The processor supports enhanced IBRS                     : no
Package thermal spec power: 15 Watt; Package minimum power: 0 Watt; Package maximum power: 0 Watt; 
opening /dev/mem failed: errno is 1 (Operation not permitted)
Can not read memory controller counter information from PCI configuration space. Access to memory bandwidth counters is not possible.
You must be root to access these SandyBridge/IvyBridge/Haswell counters in PCM. 
Secure Boot detected. Using Linux perf for uncore PMU programming.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf

Detected Intel(R) Core(TM) i7-8565U CPU @ 1.80GHz "Intel(r) microarchitecture codename Kabylake" stepping 11

Executing "./harness" command:
Enforcing temp:	48.000000	46.000000	47.000000	48.000000
Invalid core range specified!
GPP,SP,numInsertions, trialsToRun, stopError, alpha, beta, queryPercentage,deletePercentage, randomSeed, nthreads,HashAttempts,InitSize,cooloff,enfTemp,tempvar,HEADING
open/multiprobe/remain:V0.2:harness:0.2,OMR:V0.2/h:0.2,25000,5,0.000000,0.500000,0.500000,0.500000,0.500000,1568671783,4,1,262144,0,1,1.100000,START
DEBUG: caught signal to interrupt (Child exited).
Program ./harness launched with PID: 30631
Program exited with status 0
Cleaning up
 Zeroed uncore PMU registers
FIRST ./../pcm/pcm.x -csv=hashtable_cache_pcmOut/2019-09-16T17:09:43-05:00 -yc 4 -yc 5 -yc 6 -yc 7 -yc 8 --external_program ./harness --trials 5 --tracktemp --inserts 25000 --qp .5 -t 4 -i 18 -a 1 --lines 1 --regtemp --args --sc 4 --ec 8

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : yes
Number of physical cores: 4
Number of logical cores: 8
Number of online logical cores: 8
Threads (logical cores) per physical core: 2
Num sockets: 1
Physical cores per socket: 4
Core PMU (perfmon) version: 4
Number of core PMU generic (programmable) counters: 3
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
The processor is not susceptible to Rogue Data Cache Load: yes
The processor supports enhanced IBRS                     : no
Package thermal spec power: 15 Watt; Package minimum power: 0 Watt; Package maximum power: 0 Watt; 
opening /dev/mem failed: errno is 1 (Operation not permitted)
Can not read memory controller counter information from PCI configuration space. Access to memory bandwidth counters is not possible.
You must be root to access these SandyBridge/IvyBridge/Haswell counters in PCM. 
Secure Boot detected. Using Linux perf for uncore PMU programming.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf

Detected Intel(R) Core(TM) i7-8565U CPU @ 1.80GHz "Intel(r) microarchitecture codename Kabylake" stepping 11

Executing "./harness" command:
Enforcing temp:	48.000000	46.000000	47.000000	48.000000
Invalid core range specified!
GPP,SP,numInsertions, trialsToRun, stopError, alpha, beta, queryPercentage,deletePercentage, randomSeed, nthreads,HashAttempts,InitSize,cooloff,enfTemp,tempvar,HEADING
open/multiprobe/remain:V0.2:harness:0.2,OMR:V0.2/h:0.2,25000,5,0.000000,0.500000,0.500000,0.500000,0.500000,1568671783,4,1,262144,0,1,1.100000,START
DEBUG: caught signal to interrupt (Child exited).
Program ./harness launched with PID: 30646
Program exited with status 0
Cleaning up
 Zeroed uncore PMU registers
FIRST ./../pcm/pcm.x -csv=hashtable_cache_pcmOut/2019-09-16T17:09:43-05:00 -yc 4 -yc 5 -yc 6 -yc 7 -yc 8 --external_program ./harness --trials 5 --tracktemp --inserts 25000 --qp .5 -t 4 -i 18 -a 1 --lines 2 --regtemp --args --sc 4 --ec 8

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : yes
Number of physical cores: 4
Number of logical cores: 8
Number of online logical cores: 8
Threads (logical cores) per physical core: 2
Num sockets: 1
Physical cores per socket: 4
Core PMU (perfmon) version: 4
Number of core PMU generic (programmable) counters: 3
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
The processor is not susceptible to Rogue Data Cache Load: yes
The processor supports enhanced IBRS                     : no
Package thermal spec power: 15 Watt; Package minimum power: 0 Watt; Package maximum power: 0 Watt; 
opening /dev/mem failed: errno is 1 (Operation not permitted)
Can not read memory controller counter information from PCI configuration space. Access to memory bandwidth counters is not possible.
You must be root to access these SandyBridge/IvyBridge/Haswell counters in PCM. 
Secure Boot detected. Using Linux perf for uncore PMU programming.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf

Detected Intel(R) Core(TM) i7-8565U CPU @ 1.80GHz "Intel(r) microarchitecture codename Kabylake" stepping 11

Executing "./harness" command:
Enforcing temp:	48.000000	46.000000	47.000000	48.000000
Invalid core range specified!
GPP,SP,numInsertions, trialsToRun, stopError, alpha, beta, queryPercentage,deletePercentage, randomSeed, nthreads,HashAttempts,InitSize,cooloff,enfTemp,tempvar,HEADING
open/multiprobe/remain:V0.2:harness:0.2,OMR:V0.2/h:0.2,25000,5,0.000000,0.500000,0.500000,0.500000,0.500000,1568671783,4,1,262144,0,1,1.100000,START
DEBUG: caught signal to interrupt (Child exited).
Program ./harness launched with PID: 30661
Program exited with status 0
Cleaning up
 Zeroed uncore PMU registers
FIRST ./../pcm/pcm.x -csv=hashtable_cache_pcmOut/2019-09-16T17:09:43-05:00 -yc 4 -yc 5 -yc 6 -yc 7 -yc 8 --external_program ./harness --trials 5 --tracktemp --inserts 25000 --qp .5 -t 4 -i 17 -a 1 --lines .25 --regtemp --args --sc 4 --ec 8

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : yes
Number of physical cores: 4
Number of logical cores: 8
Number of online logical cores: 8
Threads (logical cores) per physical core: 2
Num sockets: 1
Physical cores per socket: 4
Core PMU (perfmon) version: 4
Number of core PMU generic (programmable) counters: 3
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
The processor is not susceptible to Rogue Data Cache Load: yes
The processor supports enhanced IBRS                     : no
Package thermal spec power: 15 Watt; Package minimum power: 0 Watt; Package maximum power: 0 Watt; 
opening /dev/mem failed: errno is 1 (Operation not permitted)
Can not read memory controller counter information from PCI configuration space. Access to memory bandwidth counters is not possible.
You must be root to access these SandyBridge/IvyBridge/Haswell counters in PCM. 
Secure Boot detected. Using Linux perf for uncore PMU programming.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf

Detected Intel(R) Core(TM) i7-8565U CPU @ 1.80GHz "Intel(r) microarchitecture codename Kabylake" stepping 11

Executing "./harness" command:
Enforcing temp:	48.000000	46.000000	47.000000	48.000000
Invalid core range specified!
GPP,SP,numInsertions, trialsToRun, stopError, alpha, beta, queryPercentage,deletePercentage, randomSeed, nthreads,HashAttempts,InitSize,cooloff,enfTemp,tempvar,HEADING
open/multiprobe/remain:V0.2:harness:0.2,OMR:V0.2/h:0.2,25000,5,0.000000,0.500000,0.500000,0.500000,0.500000,1568671783,4,1,131072,0,1,1.100000,START
DEBUG: caught signal to interrupt (Child exited).
Program ./harness launched with PID: 30682
Program exited with status 0
Cleaning up
 Zeroed uncore PMU registers
FIRST ./../pcm/pcm.x -csv=hashtable_cache_pcmOut/2019-09-16T17:09:43-05:00 -yc 4 -yc 5 -yc 6 -yc 7 -yc 8 --external_program ./harness --trials 5 --tracktemp --inserts 25000 --qp .5 -t 4 -i 17 -a 1 --lines .5 --regtemp --args --sc 4 --ec 8

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : yes
Number of physical cores: 4
Number of logical cores: 8
Number of online logical cores: 8
Threads (logical cores) per physical core: 2
Num sockets: 1
Physical cores per socket: 4
Core PMU (perfmon) version: 4
Number of core PMU generic (programmable) counters: 3
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
The processor is not susceptible to Rogue Data Cache Load: yes
The processor supports enhanced IBRS                     : no
Package thermal spec power: 15 Watt; Package minimum power: 0 Watt; Package maximum power: 0 Watt; 
opening /dev/mem failed: errno is 1 (Operation not permitted)
Can not read memory controller counter information from PCI configuration space. Access to memory bandwidth counters is not possible.
You must be root to access these SandyBridge/IvyBridge/Haswell counters in PCM. 
Secure Boot detected. Using Linux perf for uncore PMU programming.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf

Detected Intel(R) Core(TM) i7-8565U CPU @ 1.80GHz "Intel(r) microarchitecture codename Kabylake" stepping 11

Executing "./harness" command:
Enforcing temp:	48.000000	46.000000	47.000000	48.000000
Invalid core range specified!
GPP,SP,numInsertions, trialsToRun, stopError, alpha, beta, queryPercentage,deletePercentage, randomSeed, nthreads,HashAttempts,InitSize,cooloff,enfTemp,tempvar,HEADING
open/multiprobe/remain:V0.2:harness:0.2,OMR:V0.2/h:0.2,25000,5,0.000000,0.500000,0.500000,0.500000,0.500000,1568671783,4,1,131072,0,1,1.100000,START
DEBUG: caught signal to interrupt (Child exited).
Program ./harness launched with PID: 30697
Program exited with status 0
Cleaning up
 Zeroed uncore PMU registers
FIRST ./../pcm/pcm.x -csv=hashtable_cache_pcmOut/2019-09-16T17:09:43-05:00 -yc 4 -yc 5 -yc 6 -yc 7 -yc 8 --external_program ./harness --trials 5 --tracktemp --inserts 25000 --qp .5 -t 4 -i 17 -a 1 --lines 1 --regtemp --args --sc 4 --ec 8

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : yes
Number of physical cores: 4
Number of logical cores: 8
Number of online logical cores: 8
Threads (logical cores) per physical core: 2
Num sockets: 1
Physical cores per socket: 4
Core PMU (perfmon) version: 4
Number of core PMU generic (programmable) counters: 3
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
The processor is not susceptible to Rogue Data Cache Load: yes
The processor supports enhanced IBRS                     : no
Package thermal spec power: 15 Watt; Package minimum power: 0 Watt; Package maximum power: 0 Watt; 
opening /dev/mem failed: errno is 1 (Operation not permitted)
Can not read memory controller counter information from PCI configuration space. Access to memory bandwidth counters is not possible.
You must be root to access these SandyBridge/IvyBridge/Haswell counters in PCM. 
Secure Boot detected. Using Linux perf for uncore PMU programming.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf

Detected Intel(R) Core(TM) i7-8565U CPU @ 1.80GHz "Intel(r) microarchitecture codename Kabylake" stepping 11

Executing "./harness" command:
Enforcing temp:	48.000000	46.000000	47.000000	48.000000
Invalid core range specified!
GPP,SP,numInsertions, trialsToRun, stopError, alpha, beta, queryPercentage,deletePercentage, randomSeed, nthreads,HashAttempts,InitSize,cooloff,enfTemp,tempvar,HEADING
open/multiprobe/remain:V0.2:harness:0.2,OMR:V0.2/h:0.2,25000,5,0.000000,0.500000,0.500000,0.500000,0.500000,1568671783,4,1,131072,0,1,1.100000,START
DEBUG: caught signal to interrupt (Child exited).
Program ./harness launched with PID: 30712
Program exited with status 0
Cleaning up
 Zeroed uncore PMU registers
FIRST ./../pcm/pcm.x -csv=hashtable_cache_pcmOut/2019-09-16T17:09:43-05:00 -yc 4 -yc 5 -yc 6 -yc 7 -yc 8 --external_program ./harness --trials 5 --tracktemp --inserts 25000 --qp .5 -t 4 -i 17 -a 1 --lines 2 --regtemp --args --sc 4 --ec 8

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : yes
Number of physical cores: 4
Number of logical cores: 8
Number of online logical cores: 8
Threads (logical cores) per physical core: 2
Num sockets: 1
Physical cores per socket: 4
Core PMU (perfmon) version: 4
Number of core PMU generic (programmable) counters: 3
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
The processor is not susceptible to Rogue Data Cache Load: yes
The processor supports enhanced IBRS                     : no
Package thermal spec power: 15 Watt; Package minimum power: 0 Watt; Package maximum power: 0 Watt; 
opening /dev/mem failed: errno is 1 (Operation not permitted)
Can not read memory controller counter information from PCI configuration space. Access to memory bandwidth counters is not possible.
You must be root to access these SandyBridge/IvyBridge/Haswell counters in PCM. 
Secure Boot detected. Using Linux perf for uncore PMU programming.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf

Detected Intel(R) Core(TM) i7-8565U CPU @ 1.80GHz "Intel(r) microarchitecture codename Kabylake" stepping 11

Executing "./harness" command:
Enforcing temp:	48.000000	46.000000	47.000000	48.000000
Invalid core range specified!
GPP,SP,numInsertions, trialsToRun, stopError, alpha, beta, queryPercentage,deletePercentage, randomSeed, nthreads,HashAttempts,InitSize,cooloff,enfTemp,tempvar,HEADING
open/multiprobe/remain:V0.2:harness:0.2,OMR:V0.2/h:0.2,25000,5,0.000000,0.500000,0.500000,0.500000,0.500000,1568671783,4,1,131072,0,1,1.100000,START
DEBUG: caught signal to interrupt (Child exited).
Program ./harness launched with PID: 30727
Program exited with status 0
Cleaning up
 Zeroed uncore PMU registers
FIRST ./../pcm/pcm.x -csv=hashtable_cache_pcmOut/2019-09-16T17:09:43-05:00 -yc 4 -yc 5 -yc 6 -yc 7 -yc 8 --external_program ./harness --trials 5 --tracktemp --inserts 25000 --qp .5 -t 4 -i 16 -a 1 --lines .25 --regtemp --args --sc 4 --ec 8

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : yes
Number of physical cores: 4
Number of logical cores: 8
Number of online logical cores: 8
Threads (logical cores) per physical core: 2
Num sockets: 1
Physical cores per socket: 4
Core PMU (perfmon) version: 4
Number of core PMU generic (programmable) counters: 3
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
The processor is not susceptible to Rogue Data Cache Load: yes
The processor supports enhanced IBRS                     : no
Package thermal spec power: 15 Watt; Package minimum power: 0 Watt; Package maximum power: 0 Watt; 
opening /dev/mem failed: errno is 1 (Operation not permitted)
Can not read memory controller counter information from PCI configuration space. Access to memory bandwidth counters is not possible.
You must be root to access these SandyBridge/IvyBridge/Haswell counters in PCM. 
Secure Boot detected. Using Linux perf for uncore PMU programming.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf

Detected Intel(R) Core(TM) i7-8565U CPU @ 1.80GHz "Intel(r) microarchitecture codename Kabylake" stepping 11

Executing "./harness" command:
Enforcing temp:	48.000000	46.000000	47.000000	48.000000
Invalid core range specified!
GPP,SP,numInsertions, trialsToRun, stopError, alpha, beta, queryPercentage,deletePercentage, randomSeed, nthreads,HashAttempts,InitSize,cooloff,enfTemp,tempvar,HEADING
open/multiprobe/remain:V0.2:harness:0.2,OMR:V0.2/h:0.2,25000,5,0.000000,0.500000,0.500000,0.500000,0.500000,1568671783,4,1,65536,0,1,1.100000,START
DEBUG: caught signal to interrupt (Child exited).
Program ./harness launched with PID: 30748
Program exited with status 0
Cleaning up
 Zeroed uncore PMU registers
FIRST ./../pcm/pcm.x -csv=hashtable_cache_pcmOut/2019-09-16T17:09:43-05:00 -yc 4 -yc 5 -yc 6 -yc 7 -yc 8 --external_program ./harness --trials 5 --tracktemp --inserts 25000 --qp .5 -t 4 -i 16 -a 1 --lines .5 --regtemp --args --sc 4 --ec 8

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : yes
Number of physical cores: 4
Number of logical cores: 8
Number of online logical cores: 8
Threads (logical cores) per physical core: 2
Num sockets: 1
Physical cores per socket: 4
Core PMU (perfmon) version: 4
Number of core PMU generic (programmable) counters: 3
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
The processor is not susceptible to Rogue Data Cache Load: yes
The processor supports enhanced IBRS                     : no
Package thermal spec power: 15 Watt; Package minimum power: 0 Watt; Package maximum power: 0 Watt; 
opening /dev/mem failed: errno is 1 (Operation not permitted)
Can not read memory controller counter information from PCI configuration space. Access to memory bandwidth counters is not possible.
You must be root to access these SandyBridge/IvyBridge/Haswell counters in PCM. 
Secure Boot detected. Using Linux perf for uncore PMU programming.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf

Detected Intel(R) Core(TM) i7-8565U CPU @ 1.80GHz "Intel(r) microarchitecture codename Kabylake" stepping 11

Executing "./harness" command:
Enforcing temp:	48.000000	46.000000	47.000000	48.000000
Invalid core range specified!
GPP,SP,numInsertions, trialsToRun, stopError, alpha, beta, queryPercentage,deletePercentage, randomSeed, nthreads,HashAttempts,InitSize,cooloff,enfTemp,tempvar,HEADING
open/multiprobe/remain:V0.2:harness:0.2,OMR:V0.2/h:0.2,25000,5,0.000000,0.500000,0.500000,0.500000,0.500000,1568671783,4,1,65536,0,1,1.100000,START
DEBUG: caught signal to interrupt (Child exited).
Program ./harness launched with PID: 30763
Program exited with status 0
Cleaning up
 Zeroed uncore PMU registers
FIRST ./../pcm/pcm.x -csv=hashtable_cache_pcmOut/2019-09-16T17:09:43-05:00 -yc 4 -yc 5 -yc 6 -yc 7 -yc 8 --external_program ./harness --trials 5 --tracktemp --inserts 25000 --qp .5 -t 4 -i 16 -a 1 --lines 1 --regtemp --args --sc 4 --ec 8

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : yes
Number of physical cores: 4
Number of logical cores: 8
Number of online logical cores: 8
Threads (logical cores) per physical core: 2
Num sockets: 1
Physical cores per socket: 4
Core PMU (perfmon) version: 4
Number of core PMU generic (programmable) counters: 3
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
The processor is not susceptible to Rogue Data Cache Load: yes
The processor supports enhanced IBRS                     : no
Package thermal spec power: 15 Watt; Package minimum power: 0 Watt; Package maximum power: 0 Watt; 
opening /dev/mem failed: errno is 1 (Operation not permitted)
Can not read memory controller counter information from PCI configuration space. Access to memory bandwidth counters is not possible.
You must be root to access these SandyBridge/IvyBridge/Haswell counters in PCM. 
Secure Boot detected. Using Linux perf for uncore PMU programming.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf

Detected Intel(R) Core(TM) i7-8565U CPU @ 1.80GHz "Intel(r) microarchitecture codename Kabylake" stepping 11

Executing "./harness" command:
Enforcing temp:	48.000000	46.000000	47.000000	48.000000
Invalid core range specified!
GPP,SP,numInsertions, trialsToRun, stopError, alpha, beta, queryPercentage,deletePercentage, randomSeed, nthreads,HashAttempts,InitSize,cooloff,enfTemp,tempvar,HEADING
open/multiprobe/remain:V0.2:harness:0.2,OMR:V0.2/h:0.2,25000,5,0.000000,0.500000,0.500000,0.500000,0.500000,1568671784,4,1,65536,0,1,1.100000,START
DEBUG: caught signal to interrupt (Child exited).
Program ./harness launched with PID: 30778
Program exited with status 0
Cleaning up
 Zeroed uncore PMU registers
FIRST ./../pcm/pcm.x -csv=hashtable_cache_pcmOut/2019-09-16T17:09:44-05:00 -yc 4 -yc 5 -yc 6 -yc 7 -yc 8 --external_program ./harness --trials 5 --tracktemp --inserts 25000 --qp .5 -t 4 -i 16 -a 1 --lines 2 --regtemp --args --sc 4 --ec 8

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : yes
Number of physical cores: 4
Number of logical cores: 8
Number of online logical cores: 8
Threads (logical cores) per physical core: 2
Num sockets: 1
Physical cores per socket: 4
Core PMU (perfmon) version: 4
Number of core PMU generic (programmable) counters: 3
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
The processor is not susceptible to Rogue Data Cache Load: yes
The processor supports enhanced IBRS                     : no
Package thermal spec power: 15 Watt; Package minimum power: 0 Watt; Package maximum power: 0 Watt; 
opening /dev/mem failed: errno is 1 (Operation not permitted)
Can not read memory controller counter information from PCI configuration space. Access to memory bandwidth counters is not possible.
You must be root to access these SandyBridge/IvyBridge/Haswell counters in PCM. 
Secure Boot detected. Using Linux perf for uncore PMU programming.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf

Detected Intel(R) Core(TM) i7-8565U CPU @ 1.80GHz "Intel(r) microarchitecture codename Kabylake" stepping 11

Executing "./harness" command:
Enforcing temp:	48.000000	46.000000	47.000000	48.000000
Invalid core range specified!
GPP,SP,numInsertions, trialsToRun, stopError, alpha, beta, queryPercentage,deletePercentage, randomSeed, nthreads,HashAttempts,InitSize,cooloff,enfTemp,tempvar,HEADING
open/multiprobe/remain:V0.2:harness:0.2,OMR:V0.2/h:0.2,25000,5,0.000000,0.500000,0.500000,0.500000,0.500000,1568671784,4,1,65536,0,1,1.100000,START
DEBUG: caught signal to interrupt (Child exited).
Program ./harness launched with PID: 30793
Program exited with status 0
Cleaning up
 Zeroed uncore PMU registers
FIRST ./../pcm/pcm.x -csv=hashtable_cache_pcmOut/2019-09-16T17:09:44-05:00 -yc 4 -yc 5 -yc 6 -yc 7 -yc 8 --external_program ./harness --trials 5 --tracktemp --inserts 25000 --qp .5 -t 4 -i 15 -a 1 --lines .25 --regtemp --args --sc 4 --ec 8

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : yes
Number of physical cores: 4
Number of logical cores: 8
Number of online logical cores: 8
Threads (logical cores) per physical core: 2
Num sockets: 1
Physical cores per socket: 4
Core PMU (perfmon) version: 4
Number of core PMU generic (programmable) counters: 3
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
The processor is not susceptible to Rogue Data Cache Load: yes
The processor supports enhanced IBRS                     : no
Package thermal spec power: 15 Watt; Package minimum power: 0 Watt; Package maximum power: 0 Watt; 
opening /dev/mem failed: errno is 1 (Operation not permitted)
Can not read memory controller counter information from PCI configuration space. Access to memory bandwidth counters is not possible.
You must be root to access these SandyBridge/IvyBridge/Haswell counters in PCM. 
Secure Boot detected. Using Linux perf for uncore PMU programming.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf

Detected Intel(R) Core(TM) i7-8565U CPU @ 1.80GHz "Intel(r) microarchitecture codename Kabylake" stepping 11

Executing "./harness" command:
Enforcing temp:	48.000000	46.000000	47.000000	48.000000
Invalid core range specified!
GPP,SP,numInsertions, trialsToRun, stopError, alpha, beta, queryPercentage,deletePercentage, randomSeed, nthreads,HashAttempts,InitSize,cooloff,enfTemp,tempvar,HEADING
open/multiprobe/remain:V0.2:harness:0.2,OMR:V0.2/h:0.2,25000,5,0.000000,0.500000,0.500000,0.500000,0.500000,1568671784,4,1,32768,0,1,1.100000,START
DEBUG: caught signal to interrupt (Child exited).
Program ./harness launched with PID: 30814
Program exited with status 0
Cleaning up
 Zeroed uncore PMU registers
FIRST ./../pcm/pcm.x -csv=hashtable_cache_pcmOut/2019-09-16T17:09:44-05:00 -yc 4 -yc 5 -yc 6 -yc 7 -yc 8 --external_program ./harness --trials 5 --tracktemp --inserts 25000 --qp .5 -t 4 -i 15 -a 1 --lines .5 --regtemp --args --sc 4 --ec 8

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : yes
Number of physical cores: 4
Number of logical cores: 8
Number of online logical cores: 8
Threads (logical cores) per physical core: 2
Num sockets: 1
Physical cores per socket: 4
Core PMU (perfmon) version: 4
Number of core PMU generic (programmable) counters: 3
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
The processor is not susceptible to Rogue Data Cache Load: yes
The processor supports enhanced IBRS                     : no
Package thermal spec power: 15 Watt; Package minimum power: 0 Watt; Package maximum power: 0 Watt; 
opening /dev/mem failed: errno is 1 (Operation not permitted)
Can not read memory controller counter information from PCI configuration space. Access to memory bandwidth counters is not possible.
You must be root to access these SandyBridge/IvyBridge/Haswell counters in PCM. 
Secure Boot detected. Using Linux perf for uncore PMU programming.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf

Detected Intel(R) Core(TM) i7-8565U CPU @ 1.80GHz "Intel(r) microarchitecture codename Kabylake" stepping 11

Executing "./harness" command:
Enforcing temp:	48.000000	46.000000	47.000000	48.000000
Invalid core range specified!
GPP,SP,numInsertions, trialsToRun, stopError, alpha, beta, queryPercentage,deletePercentage, randomSeed, nthreads,HashAttempts,InitSize,cooloff,enfTemp,tempvar,HEADING
open/multiprobe/remain:V0.2:harness:0.2,OMR:V0.2/h:0.2,25000,5,0.000000,0.500000,0.500000,0.500000,0.500000,1568671784,4,1,32768,0,1,1.100000,START
DEBUG: caught signal to interrupt (Child exited).
Program ./harness launched with PID: 30829
Program exited with status 0
Cleaning up
 Zeroed uncore PMU registers
FIRST ./../pcm/pcm.x -csv=hashtable_cache_pcmOut/2019-09-16T17:09:44-05:00 -yc 4 -yc 5 -yc 6 -yc 7 -yc 8 --external_program ./harness --trials 5 --tracktemp --inserts 25000 --qp .5 -t 4 -i 15 -a 1 --lines 1 --regtemp --args --sc 4 --ec 8

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : yes
Number of physical cores: 4
Number of logical cores: 8
Number of online logical cores: 8
Threads (logical cores) per physical core: 2
Num sockets: 1
Physical cores per socket: 4
Core PMU (perfmon) version: 4
Number of core PMU generic (programmable) counters: 3
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
The processor is not susceptible to Rogue Data Cache Load: yes
The processor supports enhanced IBRS                     : no
Package thermal spec power: 15 Watt; Package minimum power: 0 Watt; Package maximum power: 0 Watt; 
opening /dev/mem failed: errno is 1 (Operation not permitted)
Can not read memory controller counter information from PCI configuration space. Access to memory bandwidth counters is not possible.
You must be root to access these SandyBridge/IvyBridge/Haswell counters in PCM. 
Secure Boot detected. Using Linux perf for uncore PMU programming.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf

Detected Intel(R) Core(TM) i7-8565U CPU @ 1.80GHz "Intel(r) microarchitecture codename Kabylake" stepping 11

Executing "./harness" command:
Enforcing temp:	48.000000	46.000000	47.000000	48.000000
Invalid core range specified!
GPP,SP,numInsertions, trialsToRun, stopError, alpha, beta, queryPercentage,deletePercentage, randomSeed, nthreads,HashAttempts,InitSize,cooloff,enfTemp,tempvar,HEADING
open/multiprobe/remain:V0.2:harness:0.2,OMR:V0.2/h:0.2,25000,5,0.000000,0.500000,0.500000,0.500000,0.500000,1568671784,4,1,32768,0,1,1.100000,START
DEBUG: caught signal to interrupt (Child exited).
Program ./harness launched with PID: 30844
Program exited with status 0
Cleaning up
 Zeroed uncore PMU registers
FIRST ./../pcm/pcm.x -csv=hashtable_cache_pcmOut/2019-09-16T17:09:44-05:00 -yc 4 -yc 5 -yc 6 -yc 7 -yc 8 --external_program ./harness --trials 5 --tracktemp --inserts 25000 --qp .5 -t 4 -i 15 -a 1 --lines 2 --regtemp --args --sc 4 --ec 8

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : yes
Number of physical cores: 4
Number of logical cores: 8
Number of online logical cores: 8
Threads (logical cores) per physical core: 2
Num sockets: 1
Physical cores per socket: 4
Core PMU (perfmon) version: 4
Number of core PMU generic (programmable) counters: 3
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
The processor is not susceptible to Rogue Data Cache Load: yes
The processor supports enhanced IBRS                     : no
Package thermal spec power: 15 Watt; Package minimum power: 0 Watt; Package maximum power: 0 Watt; 
opening /dev/mem failed: errno is 1 (Operation not permitted)
Can not read memory controller counter information from PCI configuration space. Access to memory bandwidth counters is not possible.
You must be root to access these SandyBridge/IvyBridge/Haswell counters in PCM. 
Secure Boot detected. Using Linux perf for uncore PMU programming.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf

Detected Intel(R) Core(TM) i7-8565U CPU @ 1.80GHz "Intel(r) microarchitecture codename Kabylake" stepping 11

Executing "./harness" command:
Enforcing temp:	48.000000	46.000000	47.000000	48.000000
Invalid core range specified!
GPP,SP,numInsertions, trialsToRun, stopError, alpha, beta, queryPercentage,deletePercentage, randomSeed, nthreads,HashAttempts,InitSize,cooloff,enfTemp,tempvar,HEADING
open/multiprobe/remain:V0.2:harness:0.2,OMR:V0.2/h:0.2,25000,5,0.000000,0.500000,0.500000,0.500000,0.500000,1568671784,4,1,32768,0,1,1.100000,START
DEBUG: caught signal to interrupt (Child exited).
Program ./harness launched with PID: 30859
Program exited with status 0
Cleaning up
 Zeroed uncore PMU registers
./test_cache.sh: line 35: [1: command not found
---- Making with hashtable_lazy_cache ---- (Mon Sep 16 17:09:44 CDT 2019)
make -C ../lib WITHSTATS=0 hashtable_lazy_cache.o
make[1]: Entering directory '/home/noah/programs/hashidea/lib'
g++ -O3 -g -std=c++11 -D_GNU_SOURCE -DCOLLECT_STAT=0 -c hashtable_lazy_cache.c -o hashtable_lazy_cache.o
make[1]: Leaving directory '/home/noah/programs/hashidea/lib'
g++   harness.o arg.o util.o timing.o dist.o temp.o ../lib/hashtable_lazy_cache.o ../lib/hash.o  -lpthread -lm -lgsl -lgslcblas -lm -o harness
Running for threads 4 on table hashtable_lazy_cache (Mon Sep 16 17:09:44 CDT 2019)
FIRST ./../pcm/pcm.x -csv=hashtable_lazy_cache_pcmOut/2019-09-16T17:09:44-05:00 -yc 4 -yc 5 -yc 6 -yc 7 -yc 8 --external_program ./harness --trials 5 --tracktemp --inserts 25000 --qp .5 -t 4 -i 18 -a 1 --lines .25 --regtemp --args --sc 4 --ec 8

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : yes
Number of physical cores: 4
Number of logical cores: 8
Number of online logical cores: 8
Threads (logical cores) per physical core: 2
Num sockets: 1
Physical cores per socket: 4
Core PMU (perfmon) version: 4
Number of core PMU generic (programmable) counters: 3
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
The processor is not susceptible to Rogue Data Cache Load: yes
The processor supports enhanced IBRS                     : no
Package thermal spec power: 15 Watt; Package minimum power: 0 Watt; Package maximum power: 0 Watt; 
opening /dev/mem failed: errno is 1 (Operation not permitted)
Can not read memory controller counter information from PCI configuration space. Access to memory bandwidth counters is not possible.
You must be root to access these SandyBridge/IvyBridge/Haswell counters in PCM. 
Secure Boot detected. Using Linux perf for uncore PMU programming.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf

Detected Intel(R) Core(TM) i7-8565U CPU @ 1.80GHz "Intel(r) microarchitecture codename Kabylake" stepping 11

Executing "./harness" command:
Enforcing temp:	48.000000	46.000000	47.000000	48.000000
Invalid core range specified!
GPP,SP,numInsertions, trialsToRun, stopError, alpha, beta, queryPercentage,deletePercentage, randomSeed, nthreads,HashAttempts,InitSize,cooloff,enfTemp,tempvar,HEADING
open/multiprobe/lazymove:V0.1:harness:0.2,OML:V0.1/h:0.2,25000,5,0.000000,0.500000,0.500000,0.500000,0.500000,1568671784,4,1,262144,0,1,1.100000,START
DEBUG: caught signal to interrupt (Child exited).
Program ./harness launched with PID: 30897
Program exited with status 0
Cleaning up
 Zeroed uncore PMU registers
FIRST ./../pcm/pcm.x -csv=hashtable_lazy_cache_pcmOut/2019-09-16T17:09:44-05:00 -yc 4 -yc 5 -yc 6 -yc 7 -yc 8 --external_program ./harness --trials 5 --tracktemp --inserts 25000 --qp .5 -t 4 -i 18 -a 1 --lines .5 --regtemp --args --sc 4 --ec 8

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : yes
Number of physical cores: 4
Number of logical cores: 8
Number of online logical cores: 8
Threads (logical cores) per physical core: 2
Num sockets: 1
Physical cores per socket: 4
Core PMU (perfmon) version: 4
Number of core PMU generic (programmable) counters: 3
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
The processor is not susceptible to Rogue Data Cache Load: yes
The processor supports enhanced IBRS                     : no
Package thermal spec power: 15 Watt; Package minimum power: 0 Watt; Package maximum power: 0 Watt; 
opening /dev/mem failed: errno is 1 (Operation not permitted)
Can not read memory controller counter information from PCI configuration space. Access to memory bandwidth counters is not possible.
You must be root to access these SandyBridge/IvyBridge/Haswell counters in PCM. 
Secure Boot detected. Using Linux perf for uncore PMU programming.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf

Detected Intel(R) Core(TM) i7-8565U CPU @ 1.80GHz "Intel(r) microarchitecture codename Kabylake" stepping 11

Executing "./harness" command:
Enforcing temp:	48.000000	46.000000	47.000000	48.000000
Invalid core range specified!
GPP,SP,numInsertions, trialsToRun, stopError, alpha, beta, queryPercentage,deletePercentage, randomSeed, nthreads,HashAttempts,InitSize,cooloff,enfTemp,tempvar,HEADING
open/multiprobe/lazymove:V0.1:harness:0.2,OML:V0.1/h:0.2,25000,5,0.000000,0.500000,0.500000,0.500000,0.500000,1568671784,4,1,262144,0,1,1.100000,START
DEBUG: caught signal to interrupt (Child exited).
Program ./harness launched with PID: 30912
Program exited with status 0
Cleaning up
 Zeroed uncore PMU registers
FIRST ./../pcm/pcm.x -csv=hashtable_lazy_cache_pcmOut/2019-09-16T17:09:44-05:00 -yc 4 -yc 5 -yc 6 -yc 7 -yc 8 --external_program ./harness --trials 5 --tracktemp --inserts 25000 --qp .5 -t 4 -i 18 -a 1 --lines 1 --regtemp --args --sc 4 --ec 8

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : yes
Number of physical cores: 4
Number of logical cores: 8
Number of online logical cores: 8
Threads (logical cores) per physical core: 2
Num sockets: 1
Physical cores per socket: 4
Core PMU (perfmon) version: 4
Number of core PMU generic (programmable) counters: 3
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
The processor is not susceptible to Rogue Data Cache Load: yes
The processor supports enhanced IBRS                     : no
Package thermal spec power: 15 Watt; Package minimum power: 0 Watt; Package maximum power: 0 Watt; 
opening /dev/mem failed: errno is 1 (Operation not permitted)
Can not read memory controller counter information from PCI configuration space. Access to memory bandwidth counters is not possible.
You must be root to access these SandyBridge/IvyBridge/Haswell counters in PCM. 
Secure Boot detected. Using Linux perf for uncore PMU programming.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf

Detected Intel(R) Core(TM) i7-8565U CPU @ 1.80GHz "Intel(r) microarchitecture codename Kabylake" stepping 11

Executing "./harness" command:
Enforcing temp:	48.000000	46.000000	47.000000	48.000000
Invalid core range specified!
GPP,SP,numInsertions, trialsToRun, stopError, alpha, beta, queryPercentage,deletePercentage, randomSeed, nthreads,HashAttempts,InitSize,cooloff,enfTemp,tempvar,HEADING
open/multiprobe/lazymove:V0.1:harness:0.2,OML:V0.1/h:0.2,25000,5,0.000000,0.500000,0.500000,0.500000,0.500000,1568671784,4,1,262144,0,1,1.100000,START
DEBUG: caught signal to interrupt (Child exited).
Program ./harness launched with PID: 30927
Program exited with status 0
Cleaning up
 Zeroed uncore PMU registers
FIRST ./../pcm/pcm.x -csv=hashtable_lazy_cache_pcmOut/2019-09-16T17:09:44-05:00 -yc 4 -yc 5 -yc 6 -yc 7 -yc 8 --external_program ./harness --trials 5 --tracktemp --inserts 25000 --qp .5 -t 4 -i 18 -a 1 --lines 2 --regtemp --args --sc 4 --ec 8

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : yes
Number of physical cores: 4
Number of logical cores: 8
Number of online logical cores: 8
Threads (logical cores) per physical core: 2
Num sockets: 1
Physical cores per socket: 4
Core PMU (perfmon) version: 4
Number of core PMU generic (programmable) counters: 3
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
The processor is not susceptible to Rogue Data Cache Load: yes
The processor supports enhanced IBRS                     : no
Package thermal spec power: 15 Watt; Package minimum power: 0 Watt; Package maximum power: 0 Watt; 
opening /dev/mem failed: errno is 1 (Operation not permitted)
Can not read memory controller counter information from PCI configuration space. Access to memory bandwidth counters is not possible.
You must be root to access these SandyBridge/IvyBridge/Haswell counters in PCM. 
Secure Boot detected. Using Linux perf for uncore PMU programming.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf

Detected Intel(R) Core(TM) i7-8565U CPU @ 1.80GHz "Intel(r) microarchitecture codename Kabylake" stepping 11

Executing "./harness" command:
Enforcing temp:	48.000000	46.000000	47.000000	48.000000
Invalid core range specified!
GPP,SP,numInsertions, trialsToRun, stopError, alpha, beta, queryPercentage,deletePercentage, randomSeed, nthreads,HashAttempts,InitSize,cooloff,enfTemp,tempvar,HEADING
open/multiprobe/lazymove:V0.1:harness:0.2,OML:V0.1/h:0.2,25000,5,0.000000,0.500000,0.500000,0.500000,0.500000,1568671784,4,1,262144,0,1,1.100000,START
DEBUG: caught signal to interrupt (Child exited).
Program ./harness launched with PID: 30942
Program exited with status 0
Cleaning up
 Zeroed uncore PMU registers
FIRST ./../pcm/pcm.x -csv=hashtable_lazy_cache_pcmOut/2019-09-16T17:09:44-05:00 -yc 4 -yc 5 -yc 6 -yc 7 -yc 8 --external_program ./harness --trials 5 --tracktemp --inserts 25000 --qp .5 -t 4 -i 17 -a 1 --lines .25 --regtemp --args --sc 4 --ec 8

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : yes
Number of physical cores: 4
Number of logical cores: 8
Number of online logical cores: 8
Threads (logical cores) per physical core: 2
Num sockets: 1
Physical cores per socket: 4
Core PMU (perfmon) version: 4
Number of core PMU generic (programmable) counters: 3
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
The processor is not susceptible to Rogue Data Cache Load: yes
The processor supports enhanced IBRS                     : no
Package thermal spec power: 15 Watt; Package minimum power: 0 Watt; Package maximum power: 0 Watt; 
opening /dev/mem failed: errno is 1 (Operation not permitted)
Can not read memory controller counter information from PCI configuration space. Access to memory bandwidth counters is not possible.
You must be root to access these SandyBridge/IvyBridge/Haswell counters in PCM. 
Secure Boot detected. Using Linux perf for uncore PMU programming.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf

Detected Intel(R) Core(TM) i7-8565U CPU @ 1.80GHz "Intel(r) microarchitecture codename Kabylake" stepping 11

Executing "./harness" command:
Enforcing temp:	48.000000	46.000000	47.000000	48.000000
Invalid core range specified!
GPP,SP,numInsertions, trialsToRun, stopError, alpha, beta, queryPercentage,deletePercentage, randomSeed, nthreads,HashAttempts,InitSize,cooloff,enfTemp,tempvar,HEADING
open/multiprobe/lazymove:V0.1:harness:0.2,OML:V0.1/h:0.2,25000,5,0.000000,0.500000,0.500000,0.500000,0.500000,1568671784,4,1,131072,0,1,1.100000,START
DEBUG: caught signal to interrupt (Child exited).
Program ./harness launched with PID: 30966
Program exited with status 0
Cleaning up
 Zeroed uncore PMU registers
FIRST ./../pcm/pcm.x -csv=hashtable_lazy_cache_pcmOut/2019-09-16T17:09:44-05:00 -yc 4 -yc 5 -yc 6 -yc 7 -yc 8 --external_program ./harness --trials 5 --tracktemp --inserts 25000 --qp .5 -t 4 -i 17 -a 1 --lines .5 --regtemp --args --sc 4 --ec 8

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : yes
Number of physical cores: 4
Number of logical cores: 8
Number of online logical cores: 8
Threads (logical cores) per physical core: 2
Num sockets: 1
Physical cores per socket: 4
Core PMU (perfmon) version: 4
Number of core PMU generic (programmable) counters: 3
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
The processor is not susceptible to Rogue Data Cache Load: yes
The processor supports enhanced IBRS                     : no
Package thermal spec power: 15 Watt; Package minimum power: 0 Watt; Package maximum power: 0 Watt; 
opening /dev/mem failed: errno is 1 (Operation not permitted)
Can not read memory controller counter information from PCI configuration space. Access to memory bandwidth counters is not possible.
You must be root to access these SandyBridge/IvyBridge/Haswell counters in PCM. 
Secure Boot detected. Using Linux perf for uncore PMU programming.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf

Detected Intel(R) Core(TM) i7-8565U CPU @ 1.80GHz "Intel(r) microarchitecture codename Kabylake" stepping 11

Executing "./harness" command:
Enforcing temp:	48.000000	46.000000	47.000000	48.000000
Invalid core range specified!
GPP,SP,numInsertions, trialsToRun, stopError, alpha, beta, queryPercentage,deletePercentage, randomSeed, nthreads,HashAttempts,InitSize,cooloff,enfTemp,tempvar,HEADING
open/multiprobe/lazymove:V0.1:harness:0.2,OML:V0.1/h:0.2,25000,5,0.000000,0.500000,0.500000,0.500000,0.500000,1568671784,4,1,131072,0,1,1.100000,START
DEBUG: caught signal to interrupt (Child exited).
Program ./harness launched with PID: 30981
Program exited with status 0
Cleaning up
 Zeroed uncore PMU registers
FIRST ./../pcm/pcm.x -csv=hashtable_lazy_cache_pcmOut/2019-09-16T17:09:44-05:00 -yc 4 -yc 5 -yc 6 -yc 7 -yc 8 --external_program ./harness --trials 5 --tracktemp --inserts 25000 --qp .5 -t 4 -i 17 -a 1 --lines 1 --regtemp --args --sc 4 --ec 8

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : yes
Number of physical cores: 4
Number of logical cores: 8
Number of online logical cores: 8
Threads (logical cores) per physical core: 2
Num sockets: 1
Physical cores per socket: 4
Core PMU (perfmon) version: 4
Number of core PMU generic (programmable) counters: 3
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
The processor is not susceptible to Rogue Data Cache Load: yes
The processor supports enhanced IBRS                     : no
Package thermal spec power: 15 Watt; Package minimum power: 0 Watt; Package maximum power: 0 Watt; 
opening /dev/mem failed: errno is 1 (Operation not permitted)
Can not read memory controller counter information from PCI configuration space. Access to memory bandwidth counters is not possible.
You must be root to access these SandyBridge/IvyBridge/Haswell counters in PCM. 
Secure Boot detected. Using Linux perf for uncore PMU programming.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf

Detected Intel(R) Core(TM) i7-8565U CPU @ 1.80GHz "Intel(r) microarchitecture codename Kabylake" stepping 11

Executing "./harness" command:
Enforcing temp:	48.000000	46.000000	47.000000	48.000000
Invalid core range specified!
GPP,SP,numInsertions, trialsToRun, stopError, alpha, beta, queryPercentage,deletePercentage, randomSeed, nthreads,HashAttempts,InitSize,cooloff,enfTemp,tempvar,HEADING
open/multiprobe/lazymove:V0.1:harness:0.2,OML:V0.1/h:0.2,25000,5,0.000000,0.500000,0.500000,0.500000,0.500000,1568671784,4,1,131072,0,1,1.100000,START
DEBUG: caught signal to interrupt (Child exited).
Program ./harness launched with PID: 30996
Program exited with status 0
Cleaning up
 Zeroed uncore PMU registers
FIRST ./../pcm/pcm.x -csv=hashtable_lazy_cache_pcmOut/2019-09-16T17:09:44-05:00 -yc 4 -yc 5 -yc 6 -yc 7 -yc 8 --external_program ./harness --trials 5 --tracktemp --inserts 25000 --qp .5 -t 4 -i 17 -a 1 --lines 2 --regtemp --args --sc 4 --ec 8

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : yes
Number of physical cores: 4
Number of logical cores: 8
Number of online logical cores: 8
Threads (logical cores) per physical core: 2
Num sockets: 1
Physical cores per socket: 4
Core PMU (perfmon) version: 4
Number of core PMU generic (programmable) counters: 3
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
The processor is not susceptible to Rogue Data Cache Load: yes
The processor supports enhanced IBRS                     : no
Package thermal spec power: 15 Watt; Package minimum power: 0 Watt; Package maximum power: 0 Watt; 
opening /dev/mem failed: errno is 1 (Operation not permitted)
Can not read memory controller counter information from PCI configuration space. Access to memory bandwidth counters is not possible.
You must be root to access these SandyBridge/IvyBridge/Haswell counters in PCM. 
Secure Boot detected. Using Linux perf for uncore PMU programming.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf

Detected Intel(R) Core(TM) i7-8565U CPU @ 1.80GHz "Intel(r) microarchitecture codename Kabylake" stepping 11

Executing "./harness" command:
Enforcing temp:	48.000000	46.000000	47.000000	48.000000
Invalid core range specified!
GPP,SP,numInsertions, trialsToRun, stopError, alpha, beta, queryPercentage,deletePercentage, randomSeed, nthreads,HashAttempts,InitSize,cooloff,enfTemp,tempvar,HEADING
open/multiprobe/lazymove:V0.1:harness:0.2,OML:V0.1/h:0.2,25000,5,0.000000,0.500000,0.500000,0.500000,0.500000,1568671784,4,1,131072,0,1,1.100000,START
DEBUG: caught signal to interrupt (Child exited).
Program ./harness launched with PID: 31011
Program exited with status 0
Cleaning up
 Zeroed uncore PMU registers
FIRST ./../pcm/pcm.x -csv=hashtable_lazy_cache_pcmOut/2019-09-16T17:09:44-05:00 -yc 4 -yc 5 -yc 6 -yc 7 -yc 8 --external_program ./harness --trials 5 --tracktemp --inserts 25000 --qp .5 -t 4 -i 16 -a 1 --lines .25 --regtemp --args --sc 4 --ec 8

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : yes
Number of physical cores: 4
Number of logical cores: 8
Number of online logical cores: 8
Threads (logical cores) per physical core: 2
Num sockets: 1
Physical cores per socket: 4
Core PMU (perfmon) version: 4
Number of core PMU generic (programmable) counters: 3
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
The processor is not susceptible to Rogue Data Cache Load: yes
The processor supports enhanced IBRS                     : no
Package thermal spec power: 15 Watt; Package minimum power: 0 Watt; Package maximum power: 0 Watt; 
opening /dev/mem failed: errno is 1 (Operation not permitted)
Can not read memory controller counter information from PCI configuration space. Access to memory bandwidth counters is not possible.
You must be root to access these SandyBridge/IvyBridge/Haswell counters in PCM. 
Secure Boot detected. Using Linux perf for uncore PMU programming.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf

Detected Intel(R) Core(TM) i7-8565U CPU @ 1.80GHz "Intel(r) microarchitecture codename Kabylake" stepping 11

Executing "./harness" command:
Enforcing temp:	48.000000	46.000000	47.000000	48.000000
Invalid core range specified!
GPP,SP,numInsertions, trialsToRun, stopError, alpha, beta, queryPercentage,deletePercentage, randomSeed, nthreads,HashAttempts,InitSize,cooloff,enfTemp,tempvar,HEADING
open/multiprobe/lazymove:V0.1:harness:0.2,OML:V0.1/h:0.2,25000,5,0.000000,0.500000,0.500000,0.500000,0.500000,1568671784,4,1,65536,0,1,1.100000,START
DEBUG: caught signal to interrupt (Child exited).
Program ./harness launched with PID: 31032
Program exited with status 0
Cleaning up
 Zeroed uncore PMU registers
FIRST ./../pcm/pcm.x -csv=hashtable_lazy_cache_pcmOut/2019-09-16T17:09:44-05:00 -yc 4 -yc 5 -yc 6 -yc 7 -yc 8 --external_program ./harness --trials 5 --tracktemp --inserts 25000 --qp .5 -t 4 -i 16 -a 1 --lines .5 --regtemp --args --sc 4 --ec 8

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : yes
Number of physical cores: 4
Number of logical cores: 8
Number of online logical cores: 8
Threads (logical cores) per physical core: 2
Num sockets: 1
Physical cores per socket: 4
Core PMU (perfmon) version: 4
Number of core PMU generic (programmable) counters: 3
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
The processor is not susceptible to Rogue Data Cache Load: yes
The processor supports enhanced IBRS                     : no
Package thermal spec power: 15 Watt; Package minimum power: 0 Watt; Package maximum power: 0 Watt; 
opening /dev/mem failed: errno is 1 (Operation not permitted)
Can not read memory controller counter information from PCI configuration space. Access to memory bandwidth counters is not possible.
You must be root to access these SandyBridge/IvyBridge/Haswell counters in PCM. 
Secure Boot detected. Using Linux perf for uncore PMU programming.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf

Detected Intel(R) Core(TM) i7-8565U CPU @ 1.80GHz "Intel(r) microarchitecture codename Kabylake" stepping 11

Executing "./harness" command:
Enforcing temp:	48.000000	46.000000	47.000000	48.000000
Invalid core range specified!
GPP,SP,numInsertions, trialsToRun, stopError, alpha, beta, queryPercentage,deletePercentage, randomSeed, nthreads,HashAttempts,InitSize,cooloff,enfTemp,tempvar,HEADING
open/multiprobe/lazymove:V0.1:harness:0.2,OML:V0.1/h:0.2,25000,5,0.000000,0.500000,0.500000,0.500000,0.500000,1568671784,4,1,65536,0,1,1.100000,START
DEBUG: caught signal to interrupt (Child exited).
Program ./harness launched with PID: 31047
Program exited with status 0
Cleaning up
 Zeroed uncore PMU registers
FIRST ./../pcm/pcm.x -csv=hashtable_lazy_cache_pcmOut/2019-09-16T17:09:44-05:00 -yc 4 -yc 5 -yc 6 -yc 7 -yc 8 --external_program ./harness --trials 5 --tracktemp --inserts 25000 --qp .5 -t 4 -i 16 -a 1 --lines 1 --regtemp --args --sc 4 --ec 8

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : yes
Number of physical cores: 4
Number of logical cores: 8
Number of online logical cores: 8
Threads (logical cores) per physical core: 2
Num sockets: 1
Physical cores per socket: 4
Core PMU (perfmon) version: 4
Number of core PMU generic (programmable) counters: 3
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
The processor is not susceptible to Rogue Data Cache Load: yes
The processor supports enhanced IBRS                     : no
Package thermal spec power: 15 Watt; Package minimum power: 0 Watt; Package maximum power: 0 Watt; 
opening /dev/mem failed: errno is 1 (Operation not permitted)
Can not read memory controller counter information from PCI configuration space. Access to memory bandwidth counters is not possible.
You must be root to access these SandyBridge/IvyBridge/Haswell counters in PCM. 
Secure Boot detected. Using Linux perf for uncore PMU programming.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf

Detected Intel(R) Core(TM) i7-8565U CPU @ 1.80GHz "Intel(r) microarchitecture codename Kabylake" stepping 11

Executing "./harness" command:
Enforcing temp:	48.000000	46.000000	47.000000	48.000000
Invalid core range specified!
GPP,SP,numInsertions, trialsToRun, stopError, alpha, beta, queryPercentage,deletePercentage, randomSeed, nthreads,HashAttempts,InitSize,cooloff,enfTemp,tempvar,HEADING
open/multiprobe/lazymove:V0.1:harness:0.2,OML:V0.1/h:0.2,25000,5,0.000000,0.500000,0.500000,0.500000,0.500000,1568671784,4,1,65536,0,1,1.100000,START
DEBUG: caught signal to interrupt (Child exited).
Program ./harness launched with PID: 31062
Program exited with status 0
Cleaning up
 Zeroed uncore PMU registers
FIRST ./../pcm/pcm.x -csv=hashtable_lazy_cache_pcmOut/2019-09-16T17:09:44-05:00 -yc 4 -yc 5 -yc 6 -yc 7 -yc 8 --external_program ./harness --trials 5 --tracktemp --inserts 25000 --qp .5 -t 4 -i 16 -a 1 --lines 2 --regtemp --args --sc 4 --ec 8

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : yes
Number of physical cores: 4
Number of logical cores: 8
Number of online logical cores: 8
Threads (logical cores) per physical core: 2
Num sockets: 1
Physical cores per socket: 4
Core PMU (perfmon) version: 4
Number of core PMU generic (programmable) counters: 3
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
The processor is not susceptible to Rogue Data Cache Load: yes
The processor supports enhanced IBRS                     : no
Package thermal spec power: 15 Watt; Package minimum power: 0 Watt; Package maximum power: 0 Watt; 
opening /dev/mem failed: errno is 1 (Operation not permitted)
Can not read memory controller counter information from PCI configuration space. Access to memory bandwidth counters is not possible.
You must be root to access these SandyBridge/IvyBridge/Haswell counters in PCM. 
Secure Boot detected. Using Linux perf for uncore PMU programming.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf

Detected Intel(R) Core(TM) i7-8565U CPU @ 1.80GHz "Intel(r) microarchitecture codename Kabylake" stepping 11

Executing "./harness" command:
Enforcing temp:	48.000000	46.000000	47.000000	48.000000
Invalid core range specified!
GPP,SP,numInsertions, trialsToRun, stopError, alpha, beta, queryPercentage,deletePercentage, randomSeed, nthreads,HashAttempts,InitSize,cooloff,enfTemp,tempvar,HEADING
open/multiprobe/lazymove:V0.1:harness:0.2,OML:V0.1/h:0.2,25000,5,0.000000,0.500000,0.500000,0.500000,0.500000,1568671784,4,1,65536,0,1,1.100000,START
DEBUG: caught signal to interrupt (Child exited).
Program ./harness launched with PID: 31077
Program exited with status 0
Cleaning up
 Zeroed uncore PMU registers
FIRST ./../pcm/pcm.x -csv=hashtable_lazy_cache_pcmOut/2019-09-16T17:09:44-05:00 -yc 4 -yc 5 -yc 6 -yc 7 -yc 8 --external_program ./harness --trials 5 --tracktemp --inserts 25000 --qp .5 -t 4 -i 15 -a 1 --lines .25 --regtemp --args --sc 4 --ec 8

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : yes
Number of physical cores: 4
Number of logical cores: 8
Number of online logical cores: 8
Threads (logical cores) per physical core: 2
Num sockets: 1
Physical cores per socket: 4
Core PMU (perfmon) version: 4
Number of core PMU generic (programmable) counters: 3
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
The processor is not susceptible to Rogue Data Cache Load: yes
The processor supports enhanced IBRS                     : no
Package thermal spec power: 15 Watt; Package minimum power: 0 Watt; Package maximum power: 0 Watt; 
opening /dev/mem failed: errno is 1 (Operation not permitted)
Can not read memory controller counter information from PCI configuration space. Access to memory bandwidth counters is not possible.
You must be root to access these SandyBridge/IvyBridge/Haswell counters in PCM. 
Secure Boot detected. Using Linux perf for uncore PMU programming.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf

Detected Intel(R) Core(TM) i7-8565U CPU @ 1.80GHz "Intel(r) microarchitecture codename Kabylake" stepping 11

Executing "./harness" command:
Enforcing temp:	48.000000	46.000000	47.000000	48.000000
Invalid core range specified!
GPP,SP,numInsertions, trialsToRun, stopError, alpha, beta, queryPercentage,deletePercentage, randomSeed, nthreads,HashAttempts,InitSize,cooloff,enfTemp,tempvar,HEADING
open/multiprobe/lazymove:V0.1:harness:0.2,OML:V0.1/h:0.2,25000,5,0.000000,0.500000,0.500000,0.500000,0.500000,1568671784,4,1,32768,0,1,1.100000,START
DEBUG: caught signal to interrupt (Child exited).
Program ./harness launched with PID: 31098
Program exited with status 0
Cleaning up
 Zeroed uncore PMU registers
FIRST ./../pcm/pcm.x -csv=hashtable_lazy_cache_pcmOut/2019-09-16T17:09:44-05:00 -yc 4 -yc 5 -yc 6 -yc 7 -yc 8 --external_program ./harness --trials 5 --tracktemp --inserts 25000 --qp .5 -t 4 -i 15 -a 1 --lines .5 --regtemp --args --sc 4 --ec 8

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : yes
Number of physical cores: 4
Number of logical cores: 8
Number of online logical cores: 8
Threads (logical cores) per physical core: 2
Num sockets: 1
Physical cores per socket: 4
Core PMU (perfmon) version: 4
Number of core PMU generic (programmable) counters: 3
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
The processor is not susceptible to Rogue Data Cache Load: yes
The processor supports enhanced IBRS                     : no
Package thermal spec power: 15 Watt; Package minimum power: 0 Watt; Package maximum power: 0 Watt; 
opening /dev/mem failed: errno is 1 (Operation not permitted)
Can not read memory controller counter information from PCI configuration space. Access to memory bandwidth counters is not possible.
You must be root to access these SandyBridge/IvyBridge/Haswell counters in PCM. 
Secure Boot detected. Using Linux perf for uncore PMU programming.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf

Detected Intel(R) Core(TM) i7-8565U CPU @ 1.80GHz "Intel(r) microarchitecture codename Kabylake" stepping 11

Executing "./harness" command:
Enforcing temp:	48.000000	46.000000	47.000000	48.000000
Invalid core range specified!
GPP,SP,numInsertions, trialsToRun, stopError, alpha, beta, queryPercentage,deletePercentage, randomSeed, nthreads,HashAttempts,InitSize,cooloff,enfTemp,tempvar,HEADING
open/multiprobe/lazymove:V0.1:harness:0.2,OML:V0.1/h:0.2,25000,5,0.000000,0.500000,0.500000,0.500000,0.500000,1568671784,4,1,32768,0,1,1.100000,START
DEBUG: caught signal to interrupt (Child exited).
Program ./harness launched with PID: 31113
Program exited with status 0
Cleaning up
 Zeroed uncore PMU registers
FIRST ./../pcm/pcm.x -csv=hashtable_lazy_cache_pcmOut/2019-09-16T17:09:44-05:00 -yc 4 -yc 5 -yc 6 -yc 7 -yc 8 --external_program ./harness --trials 5 --tracktemp --inserts 25000 --qp .5 -t 4 -i 15 -a 1 --lines 1 --regtemp --args --sc 4 --ec 8

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : yes
Number of physical cores: 4
Number of logical cores: 8
Number of online logical cores: 8
Threads (logical cores) per physical core: 2
Num sockets: 1
Physical cores per socket: 4
Core PMU (perfmon) version: 4
Number of core PMU generic (programmable) counters: 3
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
The processor is not susceptible to Rogue Data Cache Load: yes
The processor supports enhanced IBRS                     : no
Package thermal spec power: 15 Watt; Package minimum power: 0 Watt; Package maximum power: 0 Watt; 
opening /dev/mem failed: errno is 1 (Operation not permitted)
Can not read memory controller counter information from PCI configuration space. Access to memory bandwidth counters is not possible.
You must be root to access these SandyBridge/IvyBridge/Haswell counters in PCM. 
Secure Boot detected. Using Linux perf for uncore PMU programming.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf

Detected Intel(R) Core(TM) i7-8565U CPU @ 1.80GHz "Intel(r) microarchitecture codename Kabylake" stepping 11

Executing "./harness" command:
Enforcing temp:	48.000000	46.000000	47.000000	48.000000
Invalid core range specified!
GPP,SP,numInsertions, trialsToRun, stopError, alpha, beta, queryPercentage,deletePercentage, randomSeed, nthreads,HashAttempts,InitSize,cooloff,enfTemp,tempvar,HEADING
open/multiprobe/lazymove:V0.1:harness:0.2,OML:V0.1/h:0.2,25000,5,0.000000,0.500000,0.500000,0.500000,0.500000,1568671784,4,1,32768,0,1,1.100000,START
DEBUG: caught signal to interrupt (Child exited).
Program ./harness launched with PID: 31128
Program exited with status 0
Cleaning up
 Zeroed uncore PMU registers
FIRST ./../pcm/pcm.x -csv=hashtable_lazy_cache_pcmOut/2019-09-16T17:09:44-05:00 -yc 4 -yc 5 -yc 6 -yc 7 -yc 8 --external_program ./harness --trials 5 --tracktemp --inserts 25000 --qp .5 -t 4 -i 15 -a 1 --lines 2 --regtemp --args --sc 4 --ec 8

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : yes
Number of physical cores: 4
Number of logical cores: 8
Number of online logical cores: 8
Threads (logical cores) per physical core: 2
Num sockets: 1
Physical cores per socket: 4
Core PMU (perfmon) version: 4
Number of core PMU generic (programmable) counters: 3
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
The processor is not susceptible to Rogue Data Cache Load: yes
The processor supports enhanced IBRS                     : no
Package thermal spec power: 15 Watt; Package minimum power: 0 Watt; Package maximum power: 0 Watt; 
opening /dev/mem failed: errno is 1 (Operation not permitted)
Can not read memory controller counter information from PCI configuration space. Access to memory bandwidth counters is not possible.
You must be root to access these SandyBridge/IvyBridge/Haswell counters in PCM. 
Secure Boot detected. Using Linux perf for uncore PMU programming.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf

Detected Intel(R) Core(TM) i7-8565U CPU @ 1.80GHz "Intel(r) microarchitecture codename Kabylake" stepping 11

Executing "./harness" command:
Enforcing temp:	48.000000	46.000000	47.000000	48.000000
Invalid core range specified!
GPP,SP,numInsertions, trialsToRun, stopError, alpha, beta, queryPercentage,deletePercentage, randomSeed, nthreads,HashAttempts,InitSize,cooloff,enfTemp,tempvar,HEADING
open/multiprobe/lazymove:V0.1:harness:0.2,OML:V0.1/h:0.2,25000,5,0.000000,0.500000,0.500000,0.500000,0.500000,1568671784,4,1,32768,0,1,1.100000,START
DEBUG: caught signal to interrupt (Child exited).
Program ./harness launched with PID: 31143
Program exited with status 0
Cleaning up
 Zeroed uncore PMU registers
./test_cache.sh: line 35: [2: command not found
---- Making with hashtable ---- (Mon Sep 16 17:09:44 CDT 2019)
make -C ../lib WITHSTATS=0 hashtable.o
make[1]: Entering directory '/home/noah/programs/hashidea/lib'
g++ -O3 -g -std=c++11 -D_GNU_SOURCE -DCOLLECT_STAT=0 -c hashtable.c -o hashtable.o
make[1]: Leaving directory '/home/noah/programs/hashidea/lib'
g++   harness.o arg.o util.o timing.o dist.o temp.o ../lib/hashtable.o ../lib/hash.o  -lpthread -lm -lgsl -lgslcblas -lm -o harness
Running for threads 4 on table hashtable (Mon Sep 16 17:09:44 CDT 2019)
FIRST ./../pcm/pcm.x -csv=hashtable_pcmOut/2019-09-16T17:09:44-05:00 -yc 4 -yc 5 -yc 6 -yc 7 -yc 8 --external_program ./harness --trials 5 --tracktemp --inserts 25000 --qp .5 -t 4 -i 18 -a 1 --lines .25 --regtemp --args --sc 4 --ec 8

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : yes
Number of physical cores: 4
Number of logical cores: 8
Number of online logical cores: 8
Threads (logical cores) per physical core: 2
Num sockets: 1
Physical cores per socket: 4
Core PMU (perfmon) version: 4
Number of core PMU generic (programmable) counters: 3
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
The processor is not susceptible to Rogue Data Cache Load: yes
The processor supports enhanced IBRS                     : no
Package thermal spec power: 15 Watt; Package minimum power: 0 Watt; Package maximum power: 0 Watt; 
opening /dev/mem failed: errno is 1 (Operation not permitted)
Can not read memory controller counter information from PCI configuration space. Access to memory bandwidth counters is not possible.
You must be root to access these SandyBridge/IvyBridge/Haswell counters in PCM. 
Secure Boot detected. Using Linux perf for uncore PMU programming.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf

Detected Intel(R) Core(TM) i7-8565U CPU @ 1.80GHz "Intel(r) microarchitecture codename Kabylake" stepping 11

Executing "./harness" command:
Enforcing temp:	48.000000	46.000000	47.000000	48.000000
Invalid core range specified!
GPP,SP,numInsertions, trialsToRun, stopError, alpha, beta, queryPercentage,deletePercentage, randomSeed, nthreads,HashAttempts,InitSize,cooloff,enfTemp,tempvar,HEADING
open/multiprobe/remain:V0.1:harness:0.2,OMR:V0.1/h:0.2,25000,5,0.000000,0.500000,0.500000,0.500000,0.500000,1568671784,4,1,262144,0,1,1.100000,START
DEBUG: caught signal to interrupt (Child exited).
Program ./harness launched with PID: 31181
Program exited with status 0
Cleaning up
 Zeroed uncore PMU registers
FIRST ./../pcm/pcm.x -csv=hashtable_pcmOut/2019-09-16T17:09:44-05:00 -yc 4 -yc 5 -yc 6 -yc 7 -yc 8 --external_program ./harness --trials 5 --tracktemp --inserts 25000 --qp .5 -t 4 -i 18 -a 1 --lines .5 --regtemp --args --sc 4 --ec 8

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : yes
Number of physical cores: 4
Number of logical cores: 8
Number of online logical cores: 8
Threads (logical cores) per physical core: 2
Num sockets: 1
Physical cores per socket: 4
Core PMU (perfmon) version: 4
Number of core PMU generic (programmable) counters: 3
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
The processor is not susceptible to Rogue Data Cache Load: yes
The processor supports enhanced IBRS                     : no
Package thermal spec power: 15 Watt; Package minimum power: 0 Watt; Package maximum power: 0 Watt; 
opening /dev/mem failed: errno is 1 (Operation not permitted)
Can not read memory controller counter information from PCI configuration space. Access to memory bandwidth counters is not possible.
You must be root to access these SandyBridge/IvyBridge/Haswell counters in PCM. 
Secure Boot detected. Using Linux perf for uncore PMU programming.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf

Detected Intel(R) Core(TM) i7-8565U CPU @ 1.80GHz "Intel(r) microarchitecture codename Kabylake" stepping 11

Executing "./harness" command:
Enforcing temp:	48.000000	46.000000	47.000000	48.000000
Invalid core range specified!
GPP,SP,numInsertions, trialsToRun, stopError, alpha, beta, queryPercentage,deletePercentage, randomSeed, nthreads,HashAttempts,InitSize,cooloff,enfTemp,tempvar,HEADING
open/multiprobe/remain:V0.1:harness:0.2,OMR:V0.1/h:0.2,25000,5,0.000000,0.500000,0.500000,0.500000,0.500000,1568671784,4,1,262144,0,1,1.100000,START
DEBUG: caught signal to interrupt (Child exited).
Program ./harness launched with PID: 31196
Program exited with status 0
Cleaning up
 Zeroed uncore PMU registers
FIRST ./../pcm/pcm.x -csv=hashtable_pcmOut/2019-09-16T17:09:44-05:00 -yc 4 -yc 5 -yc 6 -yc 7 -yc 8 --external_program ./harness --trials 5 --tracktemp --inserts 25000 --qp .5 -t 4 -i 18 -a 1 --lines 1 --regtemp --args --sc 4 --ec 8

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : yes
Number of physical cores: 4
Number of logical cores: 8
Number of online logical cores: 8
Threads (logical cores) per physical core: 2
Num sockets: 1
Physical cores per socket: 4
Core PMU (perfmon) version: 4
Number of core PMU generic (programmable) counters: 3
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
The processor is not susceptible to Rogue Data Cache Load: yes
The processor supports enhanced IBRS                     : no
Package thermal spec power: 15 Watt; Package minimum power: 0 Watt; Package maximum power: 0 Watt; 
opening /dev/mem failed: errno is 1 (Operation not permitted)
Can not read memory controller counter information from PCI configuration space. Access to memory bandwidth counters is not possible.
You must be root to access these SandyBridge/IvyBridge/Haswell counters in PCM. 
Secure Boot detected. Using Linux perf for uncore PMU programming.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf

Detected Intel(R) Core(TM) i7-8565U CPU @ 1.80GHz "Intel(r) microarchitecture codename Kabylake" stepping 11

Executing "./harness" command:
Enforcing temp:	48.000000	46.000000	47.000000	48.000000
Invalid core range specified!
GPP,SP,numInsertions, trialsToRun, stopError, alpha, beta, queryPercentage,deletePercentage, randomSeed, nthreads,HashAttempts,InitSize,cooloff,enfTemp,tempvar,HEADING
open/multiprobe/remain:V0.1:harness:0.2,OMR:V0.1/h:0.2,25000,5,0.000000,0.500000,0.500000,0.500000,0.500000,1568671784,4,1,262144,0,1,1.100000,START
DEBUG: caught signal to interrupt (Child exited).
Program ./harness launched with PID: 31211
Program exited with status 0
Cleaning up
 Zeroed uncore PMU registers
FIRST ./../pcm/pcm.x -csv=hashtable_pcmOut/2019-09-16T17:09:44-05:00 -yc 4 -yc 5 -yc 6 -yc 7 -yc 8 --external_program ./harness --trials 5 --tracktemp --inserts 25000 --qp .5 -t 4 -i 18 -a 1 --lines 2 --regtemp --args --sc 4 --ec 8

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : yes
Number of physical cores: 4
Number of logical cores: 8
Number of online logical cores: 8
Threads (logical cores) per physical core: 2
Num sockets: 1
Physical cores per socket: 4
Core PMU (perfmon) version: 4
Number of core PMU generic (programmable) counters: 3
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
The processor is not susceptible to Rogue Data Cache Load: yes
The processor supports enhanced IBRS                     : no
Package thermal spec power: 15 Watt; Package minimum power: 0 Watt; Package maximum power: 0 Watt; 
opening /dev/mem failed: errno is 1 (Operation not permitted)
Can not read memory controller counter information from PCI configuration space. Access to memory bandwidth counters is not possible.
You must be root to access these SandyBridge/IvyBridge/Haswell counters in PCM. 
Secure Boot detected. Using Linux perf for uncore PMU programming.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf

Detected Intel(R) Core(TM) i7-8565U CPU @ 1.80GHz "Intel(r) microarchitecture codename Kabylake" stepping 11

Executing "./harness" command:
Enforcing temp:	48.000000	46.000000	47.000000	48.000000
Invalid core range specified!
GPP,SP,numInsertions, trialsToRun, stopError, alpha, beta, queryPercentage,deletePercentage, randomSeed, nthreads,HashAttempts,InitSize,cooloff,enfTemp,tempvar,HEADING
open/multiprobe/remain:V0.1:harness:0.2,OMR:V0.1/h:0.2,25000,5,0.000000,0.500000,0.500000,0.500000,0.500000,1568671784,4,1,262144,0,1,1.100000,START
DEBUG: caught signal to interrupt (Child exited).
Program ./harness launched with PID: 31226
Program exited with status 0
Cleaning up
 Zeroed uncore PMU registers
FIRST ./../pcm/pcm.x -csv=hashtable_pcmOut/2019-09-16T17:09:44-05:00 -yc 4 -yc 5 -yc 6 -yc 7 -yc 8 --external_program ./harness --trials 5 --tracktemp --inserts 25000 --qp .5 -t 4 -i 17 -a 1 --lines .25 --regtemp --args --sc 4 --ec 8

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : yes
Number of physical cores: 4
Number of logical cores: 8
Number of online logical cores: 8
Threads (logical cores) per physical core: 2
Num sockets: 1
Physical cores per socket: 4
Core PMU (perfmon) version: 4
Number of core PMU generic (programmable) counters: 3
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
The processor is not susceptible to Rogue Data Cache Load: yes
The processor supports enhanced IBRS                     : no
Package thermal spec power: 15 Watt; Package minimum power: 0 Watt; Package maximum power: 0 Watt; 
opening /dev/mem failed: errno is 1 (Operation not permitted)
Can not read memory controller counter information from PCI configuration space. Access to memory bandwidth counters is not possible.
You must be root to access these SandyBridge/IvyBridge/Haswell counters in PCM. 
Secure Boot detected. Using Linux perf for uncore PMU programming.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf

Detected Intel(R) Core(TM) i7-8565U CPU @ 1.80GHz "Intel(r) microarchitecture codename Kabylake" stepping 11

Executing "./harness" command:
Enforcing temp:	48.000000	46.000000	47.000000	48.000000
Invalid core range specified!
GPP,SP,numInsertions, trialsToRun, stopError, alpha, beta, queryPercentage,deletePercentage, randomSeed, nthreads,HashAttempts,InitSize,cooloff,enfTemp,tempvar,HEADING
open/multiprobe/remain:V0.1:harness:0.2,OMR:V0.1/h:0.2,25000,5,0.000000,0.500000,0.500000,0.500000,0.500000,1568671784,4,1,131072,0,1,1.100000,START
DEBUG: caught signal to interrupt (Child exited).
Program ./harness launched with PID: 31247
Program exited with status 0
Cleaning up
 Zeroed uncore PMU registers
FIRST ./../pcm/pcm.x -csv=hashtable_pcmOut/2019-09-16T17:09:44-05:00 -yc 4 -yc 5 -yc 6 -yc 7 -yc 8 --external_program ./harness --trials 5 --tracktemp --inserts 25000 --qp .5 -t 4 -i 17 -a 1 --lines .5 --regtemp --args --sc 4 --ec 8

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : yes
Number of physical cores: 4
Number of logical cores: 8
Number of online logical cores: 8
Threads (logical cores) per physical core: 2
Num sockets: 1
Physical cores per socket: 4
Core PMU (perfmon) version: 4
Number of core PMU generic (programmable) counters: 3
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
The processor is not susceptible to Rogue Data Cache Load: yes
The processor supports enhanced IBRS                     : no
Package thermal spec power: 15 Watt; Package minimum power: 0 Watt; Package maximum power: 0 Watt; 
opening /dev/mem failed: errno is 1 (Operation not permitted)
Can not read memory controller counter information from PCI configuration space. Access to memory bandwidth counters is not possible.
You must be root to access these SandyBridge/IvyBridge/Haswell counters in PCM. 
Secure Boot detected. Using Linux perf for uncore PMU programming.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf

Detected Intel(R) Core(TM) i7-8565U CPU @ 1.80GHz "Intel(r) microarchitecture codename Kabylake" stepping 11

Executing "./harness" command:
Enforcing temp:	48.000000	46.000000	47.000000	48.000000
Invalid core range specified!
GPP,SP,numInsertions, trialsToRun, stopError, alpha, beta, queryPercentage,deletePercentage, randomSeed, nthreads,HashAttempts,InitSize,cooloff,enfTemp,tempvar,HEADING
open/multiprobe/remain:V0.1:harness:0.2,OMR:V0.1/h:0.2,25000,5,0.000000,0.500000,0.500000,0.500000,0.500000,1568671784,4,1,131072,0,1,1.100000,START
DEBUG: caught signal to interrupt (Child exited).
Program ./harness launched with PID: 31266
Program exited with status 0
Cleaning up
 Zeroed uncore PMU registers
FIRST ./../pcm/pcm.x -csv=hashtable_pcmOut/2019-09-16T17:09:44-05:00 -yc 4 -yc 5 -yc 6 -yc 7 -yc 8 --external_program ./harness --trials 5 --tracktemp --inserts 25000 --qp .5 -t 4 -i 17 -a 1 --lines 1 --regtemp --args --sc 4 --ec 8

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : yes
Number of physical cores: 4
Number of logical cores: 8
Number of online logical cores: 8
Threads (logical cores) per physical core: 2
Num sockets: 1
Physical cores per socket: 4
Core PMU (perfmon) version: 4
Number of core PMU generic (programmable) counters: 3
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
The processor is not susceptible to Rogue Data Cache Load: yes
The processor supports enhanced IBRS                     : no
Package thermal spec power: 15 Watt; Package minimum power: 0 Watt; Package maximum power: 0 Watt; 
opening /dev/mem failed: errno is 1 (Operation not permitted)
Can not read memory controller counter information from PCI configuration space. Access to memory bandwidth counters is not possible.
You must be root to access these SandyBridge/IvyBridge/Haswell counters in PCM. 
Secure Boot detected. Using Linux perf for uncore PMU programming.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf

Detected Intel(R) Core(TM) i7-8565U CPU @ 1.80GHz "Intel(r) microarchitecture codename Kabylake" stepping 11

Executing "./harness" command:
Enforcing temp:	48.000000	46.000000	47.000000	48.000000
Invalid core range specified!
GPP,SP,numInsertions, trialsToRun, stopError, alpha, beta, queryPercentage,deletePercentage, randomSeed, nthreads,HashAttempts,InitSize,cooloff,enfTemp,tempvar,HEADING
open/multiprobe/remain:V0.1:harness:0.2,OMR:V0.1/h:0.2,25000,5,0.000000,0.500000,0.500000,0.500000,0.500000,1568671784,4,1,131072,0,1,1.100000,START
DEBUG: caught signal to interrupt (Child exited).
Program ./harness launched with PID: 31281
Program exited with status 0
Cleaning up
 Zeroed uncore PMU registers
FIRST ./../pcm/pcm.x -csv=hashtable_pcmOut/2019-09-16T17:09:44-05:00 -yc 4 -yc 5 -yc 6 -yc 7 -yc 8 --external_program ./harness --trials 5 --tracktemp --inserts 25000 --qp .5 -t 4 -i 17 -a 1 --lines 2 --regtemp --args --sc 4 --ec 8

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : yes
Number of physical cores: 4
Number of logical cores: 8
Number of online logical cores: 8
Threads (logical cores) per physical core: 2
Num sockets: 1
Physical cores per socket: 4
Core PMU (perfmon) version: 4
Number of core PMU generic (programmable) counters: 3
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
The processor is not susceptible to Rogue Data Cache Load: yes
The processor supports enhanced IBRS                     : no
Package thermal spec power: 15 Watt; Package minimum power: 0 Watt; Package maximum power: 0 Watt; 
opening /dev/mem failed: errno is 1 (Operation not permitted)
Can not read memory controller counter information from PCI configuration space. Access to memory bandwidth counters is not possible.
You must be root to access these SandyBridge/IvyBridge/Haswell counters in PCM. 
Secure Boot detected. Using Linux perf for uncore PMU programming.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf

Detected Intel(R) Core(TM) i7-8565U CPU @ 1.80GHz "Intel(r) microarchitecture codename Kabylake" stepping 11

Executing "./harness" command:
Enforcing temp:	48.000000	46.000000	47.000000	48.000000
Invalid core range specified!
GPP,SP,numInsertions, trialsToRun, stopError, alpha, beta, queryPercentage,deletePercentage, randomSeed, nthreads,HashAttempts,InitSize,cooloff,enfTemp,tempvar,HEADING
open/multiprobe/remain:V0.1:harness:0.2,OMR:V0.1/h:0.2,25000,5,0.000000,0.500000,0.500000,0.500000,0.500000,1568671784,4,1,131072,0,1,1.100000,START
DEBUG: caught signal to interrupt (Child exited).
Program ./harness launched with PID: 31296
Program exited with status 0
Cleaning up
 Zeroed uncore PMU registers
FIRST ./../pcm/pcm.x -csv=hashtable_pcmOut/2019-09-16T17:09:44-05:00 -yc 4 -yc 5 -yc 6 -yc 7 -yc 8 --external_program ./harness --trials 5 --tracktemp --inserts 25000 --qp .5 -t 4 -i 16 -a 1 --lines .25 --regtemp --args --sc 4 --ec 8

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : yes
Number of physical cores: 4
Number of logical cores: 8
Number of online logical cores: 8
Threads (logical cores) per physical core: 2
Num sockets: 1
Physical cores per socket: 4
Core PMU (perfmon) version: 4
Number of core PMU generic (programmable) counters: 3
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
The processor is not susceptible to Rogue Data Cache Load: yes
The processor supports enhanced IBRS                     : no
Package thermal spec power: 15 Watt; Package minimum power: 0 Watt; Package maximum power: 0 Watt; 
opening /dev/mem failed: errno is 1 (Operation not permitted)
Can not read memory controller counter information from PCI configuration space. Access to memory bandwidth counters is not possible.
You must be root to access these SandyBridge/IvyBridge/Haswell counters in PCM. 
Secure Boot detected. Using Linux perf for uncore PMU programming.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf

Detected Intel(R) Core(TM) i7-8565U CPU @ 1.80GHz "Intel(r) microarchitecture codename Kabylake" stepping 11

Executing "./harness" command:
Enforcing temp:	48.000000	46.000000	47.000000	48.000000
Invalid core range specified!
GPP,SP,numInsertions, trialsToRun, stopError, alpha, beta, queryPercentage,deletePercentage, randomSeed, nthreads,HashAttempts,InitSize,cooloff,enfTemp,tempvar,HEADING
open/multiprobe/remain:V0.1:harness:0.2,OMR:V0.1/h:0.2,25000,5,0.000000,0.500000,0.500000,0.500000,0.500000,1568671784,4,1,65536,0,1,1.100000,START
DEBUG: caught signal to interrupt (Child exited).
Program ./harness launched with PID: 31317
Program exited with status 0
Cleaning up
 Zeroed uncore PMU registers
FIRST ./../pcm/pcm.x -csv=hashtable_pcmOut/2019-09-16T17:09:44-05:00 -yc 4 -yc 5 -yc 6 -yc 7 -yc 8 --external_program ./harness --trials 5 --tracktemp --inserts 25000 --qp .5 -t 4 -i 16 -a 1 --lines .5 --regtemp --args --sc 4 --ec 8

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : yes
Number of physical cores: 4
Number of logical cores: 8
Number of online logical cores: 8
Threads (logical cores) per physical core: 2
Num sockets: 1
Physical cores per socket: 4
Core PMU (perfmon) version: 4
Number of core PMU generic (programmable) counters: 3
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
The processor is not susceptible to Rogue Data Cache Load: yes
The processor supports enhanced IBRS                     : no
Package thermal spec power: 15 Watt; Package minimum power: 0 Watt; Package maximum power: 0 Watt; 
opening /dev/mem failed: errno is 1 (Operation not permitted)
Can not read memory controller counter information from PCI configuration space. Access to memory bandwidth counters is not possible.
You must be root to access these SandyBridge/IvyBridge/Haswell counters in PCM. 
Secure Boot detected. Using Linux perf for uncore PMU programming.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf

Detected Intel(R) Core(TM) i7-8565U CPU @ 1.80GHz "Intel(r) microarchitecture codename Kabylake" stepping 11

Executing "./harness" command:
Enforcing temp:	48.000000	46.000000	47.000000	48.000000
Invalid core range specified!
GPP,SP,numInsertions, trialsToRun, stopError, alpha, beta, queryPercentage,deletePercentage, randomSeed, nthreads,HashAttempts,InitSize,cooloff,enfTemp,tempvar,HEADING
open/multiprobe/remain:V0.1:harness:0.2,OMR:V0.1/h:0.2,25000,5,0.000000,0.500000,0.500000,0.500000,0.500000,1568671784,4,1,65536,0,1,1.100000,START
DEBUG: caught signal to interrupt (Child exited).
Program ./harness launched with PID: 31332
Program exited with status 0
Cleaning up
 Zeroed uncore PMU registers
FIRST ./../pcm/pcm.x -csv=hashtable_pcmOut/2019-09-16T17:09:44-05:00 -yc 4 -yc 5 -yc 6 -yc 7 -yc 8 --external_program ./harness --trials 5 --tracktemp --inserts 25000 --qp .5 -t 4 -i 16 -a 1 --lines 1 --regtemp --args --sc 4 --ec 8

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : yes
Number of physical cores: 4
Number of logical cores: 8
Number of online logical cores: 8
Threads (logical cores) per physical core: 2
Num sockets: 1
Physical cores per socket: 4
Core PMU (perfmon) version: 4
Number of core PMU generic (programmable) counters: 3
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
The processor is not susceptible to Rogue Data Cache Load: yes
The processor supports enhanced IBRS                     : no
Package thermal spec power: 15 Watt; Package minimum power: 0 Watt; Package maximum power: 0 Watt; 
opening /dev/mem failed: errno is 1 (Operation not permitted)
Can not read memory controller counter information from PCI configuration space. Access to memory bandwidth counters is not possible.
You must be root to access these SandyBridge/IvyBridge/Haswell counters in PCM. 
Secure Boot detected. Using Linux perf for uncore PMU programming.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf

Detected Intel(R) Core(TM) i7-8565U CPU @ 1.80GHz "Intel(r) microarchitecture codename Kabylake" stepping 11

Executing "./harness" command:
Enforcing temp:	48.000000	46.000000	47.000000	48.000000
Invalid core range specified!
GPP,SP,numInsertions, trialsToRun, stopError, alpha, beta, queryPercentage,deletePercentage, randomSeed, nthreads,HashAttempts,InitSize,cooloff,enfTemp,tempvar,HEADING
open/multiprobe/remain:V0.1:harness:0.2,OMR:V0.1/h:0.2,25000,5,0.000000,0.500000,0.500000,0.500000,0.500000,1568671784,4,1,65536,0,1,1.100000,START
DEBUG: caught signal to interrupt (Child exited).
Program ./harness launched with PID: 31347
Program exited with status 0
Cleaning up
 Zeroed uncore PMU registers
FIRST ./../pcm/pcm.x -csv=hashtable_pcmOut/2019-09-16T17:09:44-05:00 -yc 4 -yc 5 -yc 6 -yc 7 -yc 8 --external_program ./harness --trials 5 --tracktemp --inserts 25000 --qp .5 -t 4 -i 16 -a 1 --lines 2 --regtemp --args --sc 4 --ec 8

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : yes
Number of physical cores: 4
Number of logical cores: 8
Number of online logical cores: 8
Threads (logical cores) per physical core: 2
Num sockets: 1
Physical cores per socket: 4
Core PMU (perfmon) version: 4
Number of core PMU generic (programmable) counters: 3
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
The processor is not susceptible to Rogue Data Cache Load: yes
The processor supports enhanced IBRS                     : no
Package thermal spec power: 15 Watt; Package minimum power: 0 Watt; Package maximum power: 0 Watt; 
opening /dev/mem failed: errno is 1 (Operation not permitted)
Can not read memory controller counter information from PCI configuration space. Access to memory bandwidth counters is not possible.
You must be root to access these SandyBridge/IvyBridge/Haswell counters in PCM. 
Secure Boot detected. Using Linux perf for uncore PMU programming.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf

Detected Intel(R) Core(TM) i7-8565U CPU @ 1.80GHz "Intel(r) microarchitecture codename Kabylake" stepping 11

Executing "./harness" command:
Enforcing temp:	51.000000	53.000000	52.000000	57.000000
Invalid core range specified!
GPP,SP,numInsertions, trialsToRun, stopError, alpha, beta, queryPercentage,deletePercentage, randomSeed, nthreads,HashAttempts,InitSize,cooloff,enfTemp,tempvar,HEADING
open/multiprobe/remain:V0.1:harness:0.2,OMR:V0.1/h:0.2,25000,5,0.000000,0.500000,0.500000,0.500000,0.500000,1568671784,4,1,65536,0,1,1.100000,START
DEBUG: caught signal to interrupt (Child exited).
Program ./harness launched with PID: 31362
Program exited with status 0
Cleaning up
 Zeroed uncore PMU registers
FIRST ./../pcm/pcm.x -csv=hashtable_pcmOut/2019-09-16T17:09:45-05:00 -yc 4 -yc 5 -yc 6 -yc 7 -yc 8 --external_program ./harness --trials 5 --tracktemp --inserts 25000 --qp .5 -t 4 -i 15 -a 1 --lines .25 --regtemp --args --sc 4 --ec 8

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : yes
Number of physical cores: 4
Number of logical cores: 8
Number of online logical cores: 8
Threads (logical cores) per physical core: 2
Num sockets: 1
Physical cores per socket: 4
Core PMU (perfmon) version: 4
Number of core PMU generic (programmable) counters: 3
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
The processor is not susceptible to Rogue Data Cache Load: yes
The processor supports enhanced IBRS                     : no
Package thermal spec power: 15 Watt; Package minimum power: 0 Watt; Package maximum power: 0 Watt; 
opening /dev/mem failed: errno is 1 (Operation not permitted)
Can not read memory controller counter information from PCI configuration space. Access to memory bandwidth counters is not possible.
You must be root to access these SandyBridge/IvyBridge/Haswell counters in PCM. 
Secure Boot detected. Using Linux perf for uncore PMU programming.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf

Detected Intel(R) Core(TM) i7-8565U CPU @ 1.80GHz "Intel(r) microarchitecture codename Kabylake" stepping 11

Executing "./harness" command:
Enforcing temp:	43.000000	43.000000	43.000000	43.000000
Invalid core range specified!
GPP,SP,numInsertions, trialsToRun, stopError, alpha, beta, queryPercentage,deletePercentage, randomSeed, nthreads,HashAttempts,InitSize,cooloff,enfTemp,tempvar,HEADING
open/multiprobe/remain:V0.1:harness:0.2,OMR:V0.1/h:0.2,25000,5,0.000000,0.500000,0.500000,0.500000,0.500000,1568671785,4,1,32768,0,1,1.100000,START
DEBUG: caught signal to interrupt (Child exited).
Program ./harness launched with PID: 31383
Program exited with status 0
Cleaning up
 Zeroed uncore PMU registers
FIRST ./../pcm/pcm.x -csv=hashtable_pcmOut/2019-09-16T17:09:45-05:00 -yc 4 -yc 5 -yc 6 -yc 7 -yc 8 --external_program ./harness --trials 5 --tracktemp --inserts 25000 --qp .5 -t 4 -i 15 -a 1 --lines .5 --regtemp --args --sc 4 --ec 8

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : yes
Number of physical cores: 4
Number of logical cores: 8
Number of online logical cores: 8
Threads (logical cores) per physical core: 2
Num sockets: 1
Physical cores per socket: 4
Core PMU (perfmon) version: 4
Number of core PMU generic (programmable) counters: 3
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
The processor is not susceptible to Rogue Data Cache Load: yes
The processor supports enhanced IBRS                     : no
Package thermal spec power: 15 Watt; Package minimum power: 0 Watt; Package maximum power: 0 Watt; 
opening /dev/mem failed: errno is 1 (Operation not permitted)
Can not read memory controller counter information from PCI configuration space. Access to memory bandwidth counters is not possible.
You must be root to access these SandyBridge/IvyBridge/Haswell counters in PCM. 
Secure Boot detected. Using Linux perf for uncore PMU programming.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf

Detected Intel(R) Core(TM) i7-8565U CPU @ 1.80GHz "Intel(r) microarchitecture codename Kabylake" stepping 11

Executing "./harness" command:
Enforcing temp:	43.000000	43.000000	43.000000	43.000000
Invalid core range specified!
GPP,SP,numInsertions, trialsToRun, stopError, alpha, beta, queryPercentage,deletePercentage, randomSeed, nthreads,HashAttempts,InitSize,cooloff,enfTemp,tempvar,HEADING
open/multiprobe/remain:V0.1:harness:0.2,OMR:V0.1/h:0.2,25000,5,0.000000,0.500000,0.500000,0.500000,0.500000,1568671785,4,1,32768,0,1,1.100000,START
DEBUG: caught signal to interrupt (Child exited).
Program ./harness launched with PID: 31398
Program exited with status 0
Cleaning up
 Zeroed uncore PMU registers
FIRST ./../pcm/pcm.x -csv=hashtable_pcmOut/2019-09-16T17:09:45-05:00 -yc 4 -yc 5 -yc 6 -yc 7 -yc 8 --external_program ./harness --trials 5 --tracktemp --inserts 25000 --qp .5 -t 4 -i 15 -a 1 --lines 1 --regtemp --args --sc 4 --ec 8

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : yes
Number of physical cores: 4
Number of logical cores: 8
Number of online logical cores: 8
Threads (logical cores) per physical core: 2
Num sockets: 1
Physical cores per socket: 4
Core PMU (perfmon) version: 4
Number of core PMU generic (programmable) counters: 3
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
The processor is not susceptible to Rogue Data Cache Load: yes
The processor supports enhanced IBRS                     : no
Package thermal spec power: 15 Watt; Package minimum power: 0 Watt; Package maximum power: 0 Watt; 
opening /dev/mem failed: errno is 1 (Operation not permitted)
Can not read memory controller counter information from PCI configuration space. Access to memory bandwidth counters is not possible.
You must be root to access these SandyBridge/IvyBridge/Haswell counters in PCM. 
Secure Boot detected. Using Linux perf for uncore PMU programming.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf

Detected Intel(R) Core(TM) i7-8565U CPU @ 1.80GHz "Intel(r) microarchitecture codename Kabylake" stepping 11

Executing "./harness" command:
Enforcing temp:	43.000000	43.000000	43.000000	43.000000
Invalid core range specified!
GPP,SP,numInsertions, trialsToRun, stopError, alpha, beta, queryPercentage,deletePercentage, randomSeed, nthreads,HashAttempts,InitSize,cooloff,enfTemp,tempvar,HEADING
open/multiprobe/remain:V0.1:harness:0.2,OMR:V0.1/h:0.2,25000,5,0.000000,0.500000,0.500000,0.500000,0.500000,1568671785,4,1,32768,0,1,1.100000,START
DEBUG: caught signal to interrupt (Child exited).
Program ./harness launched with PID: 31413
Program exited with status 0
Cleaning up
 Zeroed uncore PMU registers
FIRST ./../pcm/pcm.x -csv=hashtable_pcmOut/2019-09-16T17:09:45-05:00 -yc 4 -yc 5 -yc 6 -yc 7 -yc 8 --external_program ./harness --trials 5 --tracktemp --inserts 25000 --qp .5 -t 4 -i 15 -a 1 --lines 2 --regtemp --args --sc 4 --ec 8

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : yes
Number of physical cores: 4
Number of logical cores: 8
Number of online logical cores: 8
Threads (logical cores) per physical core: 2
Num sockets: 1
Physical cores per socket: 4
Core PMU (perfmon) version: 4
Number of core PMU generic (programmable) counters: 3
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
The processor is not susceptible to Rogue Data Cache Load: yes
The processor supports enhanced IBRS                     : no
Package thermal spec power: 15 Watt; Package minimum power: 0 Watt; Package maximum power: 0 Watt; 
opening /dev/mem failed: errno is 1 (Operation not permitted)
Can not read memory controller counter information from PCI configuration space. Access to memory bandwidth counters is not possible.
You must be root to access these SandyBridge/IvyBridge/Haswell counters in PCM. 
Secure Boot detected. Using Linux perf for uncore PMU programming.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf

Detected Intel(R) Core(TM) i7-8565U CPU @ 1.80GHz "Intel(r) microarchitecture codename Kabylake" stepping 11

Executing "./harness" command:
Enforcing temp:	43.000000	43.000000	43.000000	43.000000
Invalid core range specified!
GPP,SP,numInsertions, trialsToRun, stopError, alpha, beta, queryPercentage,deletePercentage, randomSeed, nthreads,HashAttempts,InitSize,cooloff,enfTemp,tempvar,HEADING
open/multiprobe/remain:V0.1:harness:0.2,OMR:V0.1/h:0.2,25000,5,0.000000,0.500000,0.500000,0.500000,0.500000,1568671785,4,1,32768,0,1,1.100000,START
DEBUG: caught signal to interrupt (Child exited).
Program ./harness launched with PID: 31428
Program exited with status 0
Cleaning up
 Zeroed uncore PMU registers
./test_cache.sh: line 35: [3: command not found
---- Making with hashtable_lazy ---- (Mon Sep 16 17:09:45 CDT 2019)
make -C ../lib WITHSTATS=0 hashtable_lazy.o
make[1]: Entering directory '/home/noah/programs/hashidea/lib'
g++ -O3 -g -std=c++11 -D_GNU_SOURCE -DCOLLECT_STAT=0 -c hashtable_lazy.c -o hashtable_lazy.o
make[1]: Leaving directory '/home/noah/programs/hashidea/lib'
g++   harness.o arg.o util.o timing.o dist.o temp.o ../lib/hashtable_lazy.o ../lib/hash.o  -lpthread -lm -lgsl -lgslcblas -lm -o harness
Running for threads 4 on table hashtable_lazy (Mon Sep 16 17:09:46 CDT 2019)
FIRST ./../pcm/pcm.x -csv=hashtable_lazy_pcmOut/2019-09-16T17:09:46-05:00 -yc 4 -yc 5 -yc 6 -yc 7 -yc 8 --external_program ./harness --trials 5 --tracktemp --inserts 25000 --qp .5 -t 4 -i 18 -a 1 --lines .25 --regtemp --args --sc 4 --ec 8

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : yes
Number of physical cores: 4
Number of logical cores: 8
Number of online logical cores: 8
Threads (logical cores) per physical core: 2
Num sockets: 1
Physical cores per socket: 4
Core PMU (perfmon) version: 4
Number of core PMU generic (programmable) counters: 3
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
The processor is not susceptible to Rogue Data Cache Load: yes
The processor supports enhanced IBRS                     : no
Package thermal spec power: 15 Watt; Package minimum power: 0 Watt; Package maximum power: 0 Watt; 
opening /dev/mem failed: errno is 1 (Operation not permitted)
Can not read memory controller counter information from PCI configuration space. Access to memory bandwidth counters is not possible.
You must be root to access these SandyBridge/IvyBridge/Haswell counters in PCM. 
Secure Boot detected. Using Linux perf for uncore PMU programming.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf

Detected Intel(R) Core(TM) i7-8565U CPU @ 1.80GHz "Intel(r) microarchitecture codename Kabylake" stepping 11

Executing "./harness" command:
Enforcing temp:	43.000000	43.000000	43.000000	43.000000
Invalid core range specified!
GPP,SP,numInsertions, trialsToRun, stopError, alpha, beta, queryPercentage,deletePercentage, randomSeed, nthreads,HashAttempts,InitSize,cooloff,enfTemp,tempvar,HEADING
open/multiprobe/lazymove:V0.1:harness:0.2,OML:V0.1/h:0.2,25000,5,0.000000,0.500000,0.500000,0.500000,0.500000,1568671786,4,1,262144,0,1,1.100000,START
DEBUG: caught signal to interrupt (Child exited).
Program ./harness launched with PID: 31466
Program exited with status 0
Cleaning up
 Zeroed uncore PMU registers
FIRST ./../pcm/pcm.x -csv=hashtable_lazy_pcmOut/2019-09-16T17:09:46-05:00 -yc 4 -yc 5 -yc 6 -yc 7 -yc 8 --external_program ./harness --trials 5 --tracktemp --inserts 25000 --qp .5 -t 4 -i 18 -a 1 --lines .5 --regtemp --args --sc 4 --ec 8

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : yes
Number of physical cores: 4
Number of logical cores: 8
Number of online logical cores: 8
Threads (logical cores) per physical core: 2
Num sockets: 1
Physical cores per socket: 4
Core PMU (perfmon) version: 4
Number of core PMU generic (programmable) counters: 3
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
The processor is not susceptible to Rogue Data Cache Load: yes
The processor supports enhanced IBRS                     : no
Package thermal spec power: 15 Watt; Package minimum power: 0 Watt; Package maximum power: 0 Watt; 
opening /dev/mem failed: errno is 1 (Operation not permitted)
Can not read memory controller counter information from PCI configuration space. Access to memory bandwidth counters is not possible.
You must be root to access these SandyBridge/IvyBridge/Haswell counters in PCM. 
Secure Boot detected. Using Linux perf for uncore PMU programming.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf

Detected Intel(R) Core(TM) i7-8565U CPU @ 1.80GHz "Intel(r) microarchitecture codename Kabylake" stepping 11

Executing "./harness" command:
Enforcing temp:	43.000000	43.000000	43.000000	43.000000
Invalid core range specified!
GPP,SP,numInsertions, trialsToRun, stopError, alpha, beta, queryPercentage,deletePercentage, randomSeed, nthreads,HashAttempts,InitSize,cooloff,enfTemp,tempvar,HEADING
open/multiprobe/lazymove:V0.1:harness:0.2,OML:V0.1/h:0.2,25000,5,0.000000,0.500000,0.500000,0.500000,0.500000,1568671786,4,1,262144,0,1,1.100000,START
DEBUG: caught signal to interrupt (Child exited).
Program ./harness launched with PID: 31481
Program exited with status 0
Cleaning up
 Zeroed uncore PMU registers
FIRST ./../pcm/pcm.x -csv=hashtable_lazy_pcmOut/2019-09-16T17:09:46-05:00 -yc 4 -yc 5 -yc 6 -yc 7 -yc 8 --external_program ./harness --trials 5 --tracktemp --inserts 25000 --qp .5 -t 4 -i 18 -a 1 --lines 1 --regtemp --args --sc 4 --ec 8

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : yes
Number of physical cores: 4
Number of logical cores: 8
Number of online logical cores: 8
Threads (logical cores) per physical core: 2
Num sockets: 1
Physical cores per socket: 4
Core PMU (perfmon) version: 4
Number of core PMU generic (programmable) counters: 3
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
The processor is not susceptible to Rogue Data Cache Load: yes
The processor supports enhanced IBRS                     : no
Package thermal spec power: 15 Watt; Package minimum power: 0 Watt; Package maximum power: 0 Watt; 
opening /dev/mem failed: errno is 1 (Operation not permitted)
Can not read memory controller counter information from PCI configuration space. Access to memory bandwidth counters is not possible.
You must be root to access these SandyBridge/IvyBridge/Haswell counters in PCM. 
Secure Boot detected. Using Linux perf for uncore PMU programming.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf

Detected Intel(R) Core(TM) i7-8565U CPU @ 1.80GHz "Intel(r) microarchitecture codename Kabylake" stepping 11

Executing "./harness" command:
Enforcing temp:	43.000000	43.000000	43.000000	43.000000
Invalid core range specified!
GPP,SP,numInsertions, trialsToRun, stopError, alpha, beta, queryPercentage,deletePercentage, randomSeed, nthreads,HashAttempts,InitSize,cooloff,enfTemp,tempvar,HEADING
open/multiprobe/lazymove:V0.1:harness:0.2,OML:V0.1/h:0.2,25000,5,0.000000,0.500000,0.500000,0.500000,0.500000,1568671786,4,1,262144,0,1,1.100000,START
DEBUG: caught signal to interrupt (Child exited).
Program ./harness launched with PID: 31496
Program exited with status 0
Cleaning up
 Zeroed uncore PMU registers
FIRST ./../pcm/pcm.x -csv=hashtable_lazy_pcmOut/2019-09-16T17:09:46-05:00 -yc 4 -yc 5 -yc 6 -yc 7 -yc 8 --external_program ./harness --trials 5 --tracktemp --inserts 25000 --qp .5 -t 4 -i 18 -a 1 --lines 2 --regtemp --args --sc 4 --ec 8

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : yes
Number of physical cores: 4
Number of logical cores: 8
Number of online logical cores: 8
Threads (logical cores) per physical core: 2
Num sockets: 1
Physical cores per socket: 4
Core PMU (perfmon) version: 4
Number of core PMU generic (programmable) counters: 3
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
The processor is not susceptible to Rogue Data Cache Load: yes
The processor supports enhanced IBRS                     : no
Package thermal spec power: 15 Watt; Package minimum power: 0 Watt; Package maximum power: 0 Watt; 
opening /dev/mem failed: errno is 1 (Operation not permitted)
Can not read memory controller counter information from PCI configuration space. Access to memory bandwidth counters is not possible.
You must be root to access these SandyBridge/IvyBridge/Haswell counters in PCM. 
Secure Boot detected. Using Linux perf for uncore PMU programming.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf

Detected Intel(R) Core(TM) i7-8565U CPU @ 1.80GHz "Intel(r) microarchitecture codename Kabylake" stepping 11

Executing "./harness" command:
Enforcing temp:	43.000000	43.000000	43.000000	43.000000
Invalid core range specified!
GPP,SP,numInsertions, trialsToRun, stopError, alpha, beta, queryPercentage,deletePercentage, randomSeed, nthreads,HashAttempts,InitSize,cooloff,enfTemp,tempvar,HEADING
open/multiprobe/lazymove:V0.1:harness:0.2,OML:V0.1/h:0.2,25000,5,0.000000,0.500000,0.500000,0.500000,0.500000,1568671786,4,1,262144,0,1,1.100000,START
DEBUG: caught signal to interrupt (Child exited).
Program ./harness launched with PID: 31511
Program exited with status 0
Cleaning up
 Zeroed uncore PMU registers
FIRST ./../pcm/pcm.x -csv=hashtable_lazy_pcmOut/2019-09-16T17:09:46-05:00 -yc 4 -yc 5 -yc 6 -yc 7 -yc 8 --external_program ./harness --trials 5 --tracktemp --inserts 25000 --qp .5 -t 4 -i 17 -a 1 --lines .25 --regtemp --args --sc 4 --ec 8

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : yes
Number of physical cores: 4
Number of logical cores: 8
Number of online logical cores: 8
Threads (logical cores) per physical core: 2
Num sockets: 1
Physical cores per socket: 4
Core PMU (perfmon) version: 4
Number of core PMU generic (programmable) counters: 3
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
The processor is not susceptible to Rogue Data Cache Load: yes
The processor supports enhanced IBRS                     : no
Package thermal spec power: 15 Watt; Package minimum power: 0 Watt; Package maximum power: 0 Watt; 
opening /dev/mem failed: errno is 1 (Operation not permitted)
Can not read memory controller counter information from PCI configuration space. Access to memory bandwidth counters is not possible.
You must be root to access these SandyBridge/IvyBridge/Haswell counters in PCM. 
Secure Boot detected. Using Linux perf for uncore PMU programming.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf

Detected Intel(R) Core(TM) i7-8565U CPU @ 1.80GHz "Intel(r) microarchitecture codename Kabylake" stepping 11

Executing "./harness" command:
Enforcing temp:	43.000000	43.000000	43.000000	43.000000
Invalid core range specified!
GPP,SP,numInsertions, trialsToRun, stopError, alpha, beta, queryPercentage,deletePercentage, randomSeed, nthreads,HashAttempts,InitSize,cooloff,enfTemp,tempvar,HEADING
open/multiprobe/lazymove:V0.1:harness:0.2,OML:V0.1/h:0.2,25000,5,0.000000,0.500000,0.500000,0.500000,0.500000,1568671786,4,1,131072,0,1,1.100000,START
DEBUG: caught signal to interrupt (Child exited).
Program ./harness launched with PID: 31532
Program exited with status 0
Cleaning up
 Zeroed uncore PMU registers
FIRST ./../pcm/pcm.x -csv=hashtable_lazy_pcmOut/2019-09-16T17:09:46-05:00 -yc 4 -yc 5 -yc 6 -yc 7 -yc 8 --external_program ./harness --trials 5 --tracktemp --inserts 25000 --qp .5 -t 4 -i 17 -a 1 --lines .5 --regtemp --args --sc 4 --ec 8

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : yes
Number of physical cores: 4
Number of logical cores: 8
Number of online logical cores: 8
Threads (logical cores) per physical core: 2
Num sockets: 1
Physical cores per socket: 4
Core PMU (perfmon) version: 4
Number of core PMU generic (programmable) counters: 3
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
The processor is not susceptible to Rogue Data Cache Load: yes
The processor supports enhanced IBRS                     : no
Package thermal spec power: 15 Watt; Package minimum power: 0 Watt; Package maximum power: 0 Watt; 
opening /dev/mem failed: errno is 1 (Operation not permitted)
Can not read memory controller counter information from PCI configuration space. Access to memory bandwidth counters is not possible.
You must be root to access these SandyBridge/IvyBridge/Haswell counters in PCM. 
Secure Boot detected. Using Linux perf for uncore PMU programming.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf

Detected Intel(R) Core(TM) i7-8565U CPU @ 1.80GHz "Intel(r) microarchitecture codename Kabylake" stepping 11

Executing "./harness" command:
Enforcing temp:	43.000000	43.000000	43.000000	43.000000
Invalid core range specified!
GPP,SP,numInsertions, trialsToRun, stopError, alpha, beta, queryPercentage,deletePercentage, randomSeed, nthreads,HashAttempts,InitSize,cooloff,enfTemp,tempvar,HEADING
open/multiprobe/lazymove:V0.1:harness:0.2,OML:V0.1/h:0.2,25000,5,0.000000,0.500000,0.500000,0.500000,0.500000,1568671786,4,1,131072,0,1,1.100000,START
DEBUG: caught signal to interrupt (Child exited).
Program ./harness launched with PID: 31547
Program exited with status 0
Cleaning up
 Zeroed uncore PMU registers
FIRST ./../pcm/pcm.x -csv=hashtable_lazy_pcmOut/2019-09-16T17:09:46-05:00 -yc 4 -yc 5 -yc 6 -yc 7 -yc 8 --external_program ./harness --trials 5 --tracktemp --inserts 25000 --qp .5 -t 4 -i 17 -a 1 --lines 1 --regtemp --args --sc 4 --ec 8

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : yes
Number of physical cores: 4
Number of logical cores: 8
Number of online logical cores: 8
Threads (logical cores) per physical core: 2
Num sockets: 1
Physical cores per socket: 4
Core PMU (perfmon) version: 4
Number of core PMU generic (programmable) counters: 3
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
The processor is not susceptible to Rogue Data Cache Load: yes
The processor supports enhanced IBRS                     : no
Package thermal spec power: 15 Watt; Package minimum power: 0 Watt; Package maximum power: 0 Watt; 
opening /dev/mem failed: errno is 1 (Operation not permitted)
Can not read memory controller counter information from PCI configuration space. Access to memory bandwidth counters is not possible.
You must be root to access these SandyBridge/IvyBridge/Haswell counters in PCM. 
Secure Boot detected. Using Linux perf for uncore PMU programming.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf

Detected Intel(R) Core(TM) i7-8565U CPU @ 1.80GHz "Intel(r) microarchitecture codename Kabylake" stepping 11

Executing "./harness" command:
Enforcing temp:	43.000000	43.000000	43.000000	43.000000
Invalid core range specified!
GPP,SP,numInsertions, trialsToRun, stopError, alpha, beta, queryPercentage,deletePercentage, randomSeed, nthreads,HashAttempts,InitSize,cooloff,enfTemp,tempvar,HEADING
open/multiprobe/lazymove:V0.1:harness:0.2,OML:V0.1/h:0.2,25000,5,0.000000,0.500000,0.500000,0.500000,0.500000,1568671786,4,1,131072,0,1,1.100000,START
DEBUG: caught signal to interrupt (Child exited).
Program ./harness launched with PID: 31562
Program exited with status 0
Cleaning up
 Zeroed uncore PMU registers
FIRST ./../pcm/pcm.x -csv=hashtable_lazy_pcmOut/2019-09-16T17:09:46-05:00 -yc 4 -yc 5 -yc 6 -yc 7 -yc 8 --external_program ./harness --trials 5 --tracktemp --inserts 25000 --qp .5 -t 4 -i 17 -a 1 --lines 2 --regtemp --args --sc 4 --ec 8

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : yes
Number of physical cores: 4
Number of logical cores: 8
Number of online logical cores: 8
Threads (logical cores) per physical core: 2
Num sockets: 1
Physical cores per socket: 4
Core PMU (perfmon) version: 4
Number of core PMU generic (programmable) counters: 3
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
The processor is not susceptible to Rogue Data Cache Load: yes
The processor supports enhanced IBRS                     : no
Package thermal spec power: 15 Watt; Package minimum power: 0 Watt; Package maximum power: 0 Watt; 
opening /dev/mem failed: errno is 1 (Operation not permitted)
Can not read memory controller counter information from PCI configuration space. Access to memory bandwidth counters is not possible.
You must be root to access these SandyBridge/IvyBridge/Haswell counters in PCM. 
Secure Boot detected. Using Linux perf for uncore PMU programming.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf

Detected Intel(R) Core(TM) i7-8565U CPU @ 1.80GHz "Intel(r) microarchitecture codename Kabylake" stepping 11

Executing "./harness" command:
Enforcing temp:	43.000000	43.000000	43.000000	43.000000
Invalid core range specified!
GPP,SP,numInsertions, trialsToRun, stopError, alpha, beta, queryPercentage,deletePercentage, randomSeed, nthreads,HashAttempts,InitSize,cooloff,enfTemp,tempvar,HEADING
open/multiprobe/lazymove:V0.1:harness:0.2,OML:V0.1/h:0.2,25000,5,0.000000,0.500000,0.500000,0.500000,0.500000,1568671786,4,1,131072,0,1,1.100000,START
DEBUG: caught signal to interrupt (Child exited).
Program ./harness launched with PID: 31577
Program exited with status 0
Cleaning up
 Zeroed uncore PMU registers
FIRST ./../pcm/pcm.x -csv=hashtable_lazy_pcmOut/2019-09-16T17:09:46-05:00 -yc 4 -yc 5 -yc 6 -yc 7 -yc 8 --external_program ./harness --trials 5 --tracktemp --inserts 25000 --qp .5 -t 4 -i 16 -a 1 --lines .25 --regtemp --args --sc 4 --ec 8

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : yes
Number of physical cores: 4
Number of logical cores: 8
Number of online logical cores: 8
Threads (logical cores) per physical core: 2
Num sockets: 1
Physical cores per socket: 4
Core PMU (perfmon) version: 4
Number of core PMU generic (programmable) counters: 3
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
The processor is not susceptible to Rogue Data Cache Load: yes
The processor supports enhanced IBRS                     : no
Package thermal spec power: 15 Watt; Package minimum power: 0 Watt; Package maximum power: 0 Watt; 
opening /dev/mem failed: errno is 1 (Operation not permitted)
Can not read memory controller counter information from PCI configuration space. Access to memory bandwidth counters is not possible.
You must be root to access these SandyBridge/IvyBridge/Haswell counters in PCM. 
Secure Boot detected. Using Linux perf for uncore PMU programming.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf

Detected Intel(R) Core(TM) i7-8565U CPU @ 1.80GHz "Intel(r) microarchitecture codename Kabylake" stepping 11

Executing "./harness" command:
Enforcing temp:	43.000000	43.000000	43.000000	43.000000
Invalid core range specified!
GPP,SP,numInsertions, trialsToRun, stopError, alpha, beta, queryPercentage,deletePercentage, randomSeed, nthreads,HashAttempts,InitSize,cooloff,enfTemp,tempvar,HEADING
open/multiprobe/lazymove:V0.1:harness:0.2,OML:V0.1/h:0.2,25000,5,0.000000,0.500000,0.500000,0.500000,0.500000,1568671786,4,1,65536,0,1,1.100000,START
DEBUG: caught signal to interrupt (Child exited).
Program ./harness launched with PID: 31598
Program exited with status 0
Cleaning up
 Zeroed uncore PMU registers
FIRST ./../pcm/pcm.x -csv=hashtable_lazy_pcmOut/2019-09-16T17:09:46-05:00 -yc 4 -yc 5 -yc 6 -yc 7 -yc 8 --external_program ./harness --trials 5 --tracktemp --inserts 25000 --qp .5 -t 4 -i 16 -a 1 --lines .5 --regtemp --args --sc 4 --ec 8

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : yes
Number of physical cores: 4
Number of logical cores: 8
Number of online logical cores: 8
Threads (logical cores) per physical core: 2
Num sockets: 1
Physical cores per socket: 4
Core PMU (perfmon) version: 4
Number of core PMU generic (programmable) counters: 3
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
The processor is not susceptible to Rogue Data Cache Load: yes
The processor supports enhanced IBRS                     : no
Package thermal spec power: 15 Watt; Package minimum power: 0 Watt; Package maximum power: 0 Watt; 
opening /dev/mem failed: errno is 1 (Operation not permitted)
Can not read memory controller counter information from PCI configuration space. Access to memory bandwidth counters is not possible.
You must be root to access these SandyBridge/IvyBridge/Haswell counters in PCM. 
Secure Boot detected. Using Linux perf for uncore PMU programming.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf

Detected Intel(R) Core(TM) i7-8565U CPU @ 1.80GHz "Intel(r) microarchitecture codename Kabylake" stepping 11

Executing "./harness" command:
Enforcing temp:	43.000000	43.000000	43.000000	43.000000
Invalid core range specified!
GPP,SP,numInsertions, trialsToRun, stopError, alpha, beta, queryPercentage,deletePercentage, randomSeed, nthreads,HashAttempts,InitSize,cooloff,enfTemp,tempvar,HEADING
open/multiprobe/lazymove:V0.1:harness:0.2,OML:V0.1/h:0.2,25000,5,0.000000,0.500000,0.500000,0.500000,0.500000,1568671786,4,1,65536,0,1,1.100000,START
DEBUG: caught signal to interrupt (Child exited).
Program ./harness launched with PID: 31613
Program exited with status 0
Cleaning up
 Zeroed uncore PMU registers
FIRST ./../pcm/pcm.x -csv=hashtable_lazy_pcmOut/2019-09-16T17:09:46-05:00 -yc 4 -yc 5 -yc 6 -yc 7 -yc 8 --external_program ./harness --trials 5 --tracktemp --inserts 25000 --qp .5 -t 4 -i 16 -a 1 --lines 1 --regtemp --args --sc 4 --ec 8

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : yes
Number of physical cores: 4
Number of logical cores: 8
Number of online logical cores: 8
Threads (logical cores) per physical core: 2
Num sockets: 1
Physical cores per socket: 4
Core PMU (perfmon) version: 4
Number of core PMU generic (programmable) counters: 3
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
The processor is not susceptible to Rogue Data Cache Load: yes
The processor supports enhanced IBRS                     : no
Package thermal spec power: 15 Watt; Package minimum power: 0 Watt; Package maximum power: 0 Watt; 
opening /dev/mem failed: errno is 1 (Operation not permitted)
Can not read memory controller counter information from PCI configuration space. Access to memory bandwidth counters is not possible.
You must be root to access these SandyBridge/IvyBridge/Haswell counters in PCM. 
Secure Boot detected. Using Linux perf for uncore PMU programming.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf

Detected Intel(R) Core(TM) i7-8565U CPU @ 1.80GHz "Intel(r) microarchitecture codename Kabylake" stepping 11

Executing "./harness" command:
Enforcing temp:	43.000000	43.000000	43.000000	43.000000
Invalid core range specified!
GPP,SP,numInsertions, trialsToRun, stopError, alpha, beta, queryPercentage,deletePercentage, randomSeed, nthreads,HashAttempts,InitSize,cooloff,enfTemp,tempvar,HEADING
open/multiprobe/lazymove:V0.1:harness:0.2,OML:V0.1/h:0.2,25000,5,0.000000,0.500000,0.500000,0.500000,0.500000,1568671786,4,1,65536,0,1,1.100000,START
DEBUG: caught signal to interrupt (Child exited).
Program ./harness launched with PID: 31628
Program exited with status 0
Cleaning up
 Zeroed uncore PMU registers
FIRST ./../pcm/pcm.x -csv=hashtable_lazy_pcmOut/2019-09-16T17:09:46-05:00 -yc 4 -yc 5 -yc 6 -yc 7 -yc 8 --external_program ./harness --trials 5 --tracktemp --inserts 25000 --qp .5 -t 4 -i 16 -a 1 --lines 2 --regtemp --args --sc 4 --ec 8

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : yes
Number of physical cores: 4
Number of logical cores: 8
Number of online logical cores: 8
Threads (logical cores) per physical core: 2
Num sockets: 1
Physical cores per socket: 4
Core PMU (perfmon) version: 4
Number of core PMU generic (programmable) counters: 3
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
The processor is not susceptible to Rogue Data Cache Load: yes
The processor supports enhanced IBRS                     : no
Package thermal spec power: 15 Watt; Package minimum power: 0 Watt; Package maximum power: 0 Watt; 
opening /dev/mem failed: errno is 1 (Operation not permitted)
Can not read memory controller counter information from PCI configuration space. Access to memory bandwidth counters is not possible.
You must be root to access these SandyBridge/IvyBridge/Haswell counters in PCM. 
Secure Boot detected. Using Linux perf for uncore PMU programming.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf

Detected Intel(R) Core(TM) i7-8565U CPU @ 1.80GHz "Intel(r) microarchitecture codename Kabylake" stepping 11

Executing "./harness" command:
Enforcing temp:	43.000000	43.000000	43.000000	43.000000
Invalid core range specified!
GPP,SP,numInsertions, trialsToRun, stopError, alpha, beta, queryPercentage,deletePercentage, randomSeed, nthreads,HashAttempts,InitSize,cooloff,enfTemp,tempvar,HEADING
open/multiprobe/lazymove:V0.1:harness:0.2,OML:V0.1/h:0.2,25000,5,0.000000,0.500000,0.500000,0.500000,0.500000,1568671786,4,1,65536,0,1,1.100000,START
DEBUG: caught signal to interrupt (Child exited).
Program ./harness launched with PID: 31643
Program exited with status 0
Cleaning up
 Zeroed uncore PMU registers
FIRST ./../pcm/pcm.x -csv=hashtable_lazy_pcmOut/2019-09-16T17:09:46-05:00 -yc 4 -yc 5 -yc 6 -yc 7 -yc 8 --external_program ./harness --trials 5 --tracktemp --inserts 25000 --qp .5 -t 4 -i 15 -a 1 --lines .25 --regtemp --args --sc 4 --ec 8

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : yes
Number of physical cores: 4
Number of logical cores: 8
Number of online logical cores: 8
Threads (logical cores) per physical core: 2
Num sockets: 1
Physical cores per socket: 4
Core PMU (perfmon) version: 4
Number of core PMU generic (programmable) counters: 3
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
The processor is not susceptible to Rogue Data Cache Load: yes
The processor supports enhanced IBRS                     : no
Package thermal spec power: 15 Watt; Package minimum power: 0 Watt; Package maximum power: 0 Watt; 
opening /dev/mem failed: errno is 1 (Operation not permitted)
Can not read memory controller counter information from PCI configuration space. Access to memory bandwidth counters is not possible.
You must be root to access these SandyBridge/IvyBridge/Haswell counters in PCM. 
Secure Boot detected. Using Linux perf for uncore PMU programming.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf

Detected Intel(R) Core(TM) i7-8565U CPU @ 1.80GHz "Intel(r) microarchitecture codename Kabylake" stepping 11

Executing "./harness" command:
Enforcing temp:	43.000000	43.000000	43.000000	43.000000
Invalid core range specified!
GPP,SP,numInsertions, trialsToRun, stopError, alpha, beta, queryPercentage,deletePercentage, randomSeed, nthreads,HashAttempts,InitSize,cooloff,enfTemp,tempvar,HEADING
open/multiprobe/lazymove:V0.1:harness:0.2,OML:V0.1/h:0.2,25000,5,0.000000,0.500000,0.500000,0.500000,0.500000,1568671786,4,1,32768,0,1,1.100000,START
DEBUG: caught signal to interrupt (Child exited).
Program ./harness launched with PID: 31664
Program exited with status 0
Cleaning up
 Zeroed uncore PMU registers
FIRST ./../pcm/pcm.x -csv=hashtable_lazy_pcmOut/2019-09-16T17:09:46-05:00 -yc 4 -yc 5 -yc 6 -yc 7 -yc 8 --external_program ./harness --trials 5 --tracktemp --inserts 25000 --qp .5 -t 4 -i 15 -a 1 --lines .5 --regtemp --args --sc 4 --ec 8

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : yes
Number of physical cores: 4
Number of logical cores: 8
Number of online logical cores: 8
Threads (logical cores) per physical core: 2
Num sockets: 1
Physical cores per socket: 4
Core PMU (perfmon) version: 4
Number of core PMU generic (programmable) counters: 3
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
The processor is not susceptible to Rogue Data Cache Load: yes
The processor supports enhanced IBRS                     : no
Package thermal spec power: 15 Watt; Package minimum power: 0 Watt; Package maximum power: 0 Watt; 
opening /dev/mem failed: errno is 1 (Operation not permitted)
Can not read memory controller counter information from PCI configuration space. Access to memory bandwidth counters is not possible.
You must be root to access these SandyBridge/IvyBridge/Haswell counters in PCM. 
Secure Boot detected. Using Linux perf for uncore PMU programming.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf

Detected Intel(R) Core(TM) i7-8565U CPU @ 1.80GHz "Intel(r) microarchitecture codename Kabylake" stepping 11

Executing "./harness" command:
Enforcing temp:	43.000000	43.000000	43.000000	43.000000
Invalid core range specified!
GPP,SP,numInsertions, trialsToRun, stopError, alpha, beta, queryPercentage,deletePercentage, randomSeed, nthreads,HashAttempts,InitSize,cooloff,enfTemp,tempvar,HEADING
open/multiprobe/lazymove:V0.1:harness:0.2,OML:V0.1/h:0.2,25000,5,0.000000,0.500000,0.500000,0.500000,0.500000,1568671786,4,1,32768,0,1,1.100000,START
DEBUG: caught signal to interrupt (Child exited).
Program ./harness launched with PID: 31679
Program exited with status 0
Cleaning up
 Zeroed uncore PMU registers
FIRST ./../pcm/pcm.x -csv=hashtable_lazy_pcmOut/2019-09-16T17:09:46-05:00 -yc 4 -yc 5 -yc 6 -yc 7 -yc 8 --external_program ./harness --trials 5 --tracktemp --inserts 25000 --qp .5 -t 4 -i 15 -a 1 --lines 1 --regtemp --args --sc 4 --ec 8

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : yes
Number of physical cores: 4
Number of logical cores: 8
Number of online logical cores: 8
Threads (logical cores) per physical core: 2
Num sockets: 1
Physical cores per socket: 4
Core PMU (perfmon) version: 4
Number of core PMU generic (programmable) counters: 3
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
The processor is not susceptible to Rogue Data Cache Load: yes
The processor supports enhanced IBRS                     : no
Package thermal spec power: 15 Watt; Package minimum power: 0 Watt; Package maximum power: 0 Watt; 
opening /dev/mem failed: errno is 1 (Operation not permitted)
Can not read memory controller counter information from PCI configuration space. Access to memory bandwidth counters is not possible.
You must be root to access these SandyBridge/IvyBridge/Haswell counters in PCM. 
Secure Boot detected. Using Linux perf for uncore PMU programming.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf

Detected Intel(R) Core(TM) i7-8565U CPU @ 1.80GHz "Intel(r) microarchitecture codename Kabylake" stepping 11

Executing "./harness" command:
Enforcing temp:	43.000000	43.000000	43.000000	43.000000
Invalid core range specified!
GPP,SP,numInsertions, trialsToRun, stopError, alpha, beta, queryPercentage,deletePercentage, randomSeed, nthreads,HashAttempts,InitSize,cooloff,enfTemp,tempvar,HEADING
open/multiprobe/lazymove:V0.1:harness:0.2,OML:V0.1/h:0.2,25000,5,0.000000,0.500000,0.500000,0.500000,0.500000,1568671786,4,1,32768,0,1,1.100000,START
DEBUG: caught signal to interrupt (Child exited).
Program ./harness launched with PID: 31694
Program exited with status 0
Cleaning up
 Zeroed uncore PMU registers
FIRST ./../pcm/pcm.x -csv=hashtable_lazy_pcmOut/2019-09-16T17:09:46-05:00 -yc 4 -yc 5 -yc 6 -yc 7 -yc 8 --external_program ./harness --trials 5 --tracktemp --inserts 25000 --qp .5 -t 4 -i 15 -a 1 --lines 2 --regtemp --args --sc 4 --ec 8

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : yes
Number of physical cores: 4
Number of logical cores: 8
Number of online logical cores: 8
Threads (logical cores) per physical core: 2
Num sockets: 1
Physical cores per socket: 4
Core PMU (perfmon) version: 4
Number of core PMU generic (programmable) counters: 3
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
The processor is not susceptible to Rogue Data Cache Load: yes
The processor supports enhanced IBRS                     : no
Package thermal spec power: 15 Watt; Package minimum power: 0 Watt; Package maximum power: 0 Watt; 
opening /dev/mem failed: errno is 1 (Operation not permitted)
Can not read memory controller counter information from PCI configuration space. Access to memory bandwidth counters is not possible.
You must be root to access these SandyBridge/IvyBridge/Haswell counters in PCM. 
Secure Boot detected. Using Linux perf for uncore PMU programming.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf

Detected Intel(R) Core(TM) i7-8565U CPU @ 1.80GHz "Intel(r) microarchitecture codename Kabylake" stepping 11

Executing "./harness" command:
Enforcing temp:	43.000000	43.000000	43.000000	43.000000
Invalid core range specified!
GPP,SP,numInsertions, trialsToRun, stopError, alpha, beta, queryPercentage,deletePercentage, randomSeed, nthreads,HashAttempts,InitSize,cooloff,enfTemp,tempvar,HEADING
open/multiprobe/lazymove:V0.1:harness:0.2,OML:V0.1/h:0.2,25000,5,0.000000,0.500000,0.500000,0.500000,0.500000,1568671786,4,1,32768,0,1,1.100000,START
DEBUG: caught signal to interrupt (Child exited).
Program ./harness launched with PID: 31709
Program exited with status 0
Cleaning up
 Zeroed uncore PMU registers
./test_cache.sh: line 35: [4: command not found
---- Making with hashtable_locks ---- (Mon Sep 16 17:09:46 CDT 2019)
make -C ../lib WITHSTATS=0 hashtable_locks.o
make[1]: Entering directory '/home/noah/programs/hashidea/lib'
g++ -O3 -g -std=c++11 -D_GNU_SOURCE -DCOLLECT_STAT=0 -c hashtable_locks.c -o hashtable_locks.o
make[1]: Leaving directory '/home/noah/programs/hashidea/lib'
g++   harness.o arg.o util.o timing.o dist.o temp.o ../lib/hashtable_locks.o ../lib/hash.o  -lpthread -lm -lgsl -lgslcblas -lm -o harness
Running for threads 4 on table hashtable_locks (Mon Sep 16 17:09:46 CDT 2019)
FIRST ./../pcm/pcm.x -csv=hashtable_locks_pcmOut/2019-09-16T17:09:46-05:00 -yc 4 -yc 5 -yc 6 -yc 7 -yc 8 --external_program ./harness --trials 5 --tracktemp --inserts 25000 --qp .5 -t 4 -i 18 -a 1 --lines .25 --regtemp --args --sc 4 --ec 8

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : yes
Number of physical cores: 4
Number of logical cores: 8
Number of online logical cores: 8
Threads (logical cores) per physical core: 2
Num sockets: 1
Physical cores per socket: 4
Core PMU (perfmon) version: 4
Number of core PMU generic (programmable) counters: 3
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
The processor is not susceptible to Rogue Data Cache Load: yes
The processor supports enhanced IBRS                     : no
Package thermal spec power: 15 Watt; Package minimum power: 0 Watt; Package maximum power: 0 Watt; 
opening /dev/mem failed: errno is 1 (Operation not permitted)
Can not read memory controller counter information from PCI configuration space. Access to memory bandwidth counters is not possible.
You must be root to access these SandyBridge/IvyBridge/Haswell counters in PCM. 
Secure Boot detected. Using Linux perf for uncore PMU programming.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf

Detected Intel(R) Core(TM) i7-8565U CPU @ 1.80GHz "Intel(r) microarchitecture codename Kabylake" stepping 11

Executing "./harness" command:
Enforcing temp:	43.000000	43.000000	43.000000	43.000000
Invalid core range specified!
GPP,SP,numInsertions, trialsToRun, stopError, alpha, beta, queryPercentage,deletePercentage, randomSeed, nthreads,HashAttempts,InitSize,cooloff,enfTemp,tempvar,HEADING
linked-locks/single-probe/move:V0.1:harness:0.2,OMR:V0.1/h:0.2,25000,5,0.000000,0.500000,0.500000,0.500000,0.500000,1568671786,4,1,262144,0,1,1.100000,START
DEBUG: caught signal to interrupt (Child exited).
Program ./harness launched with PID: 31747
Program exited with status 0
Cleaning up
 Zeroed uncore PMU registers
FIRST ./../pcm/pcm.x -csv=hashtable_locks_pcmOut/2019-09-16T17:09:46-05:00 -yc 4 -yc 5 -yc 6 -yc 7 -yc 8 --external_program ./harness --trials 5 --tracktemp --inserts 25000 --qp .5 -t 4 -i 18 -a 1 --lines .5 --regtemp --args --sc 4 --ec 8

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : yes
Number of physical cores: 4
Number of logical cores: 8
Number of online logical cores: 8
Threads (logical cores) per physical core: 2
Num sockets: 1
Physical cores per socket: 4
Core PMU (perfmon) version: 4
Number of core PMU generic (programmable) counters: 3
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
The processor is not susceptible to Rogue Data Cache Load: yes
The processor supports enhanced IBRS                     : no
Package thermal spec power: 15 Watt; Package minimum power: 0 Watt; Package maximum power: 0 Watt; 
opening /dev/mem failed: errno is 1 (Operation not permitted)
Can not read memory controller counter information from PCI configuration space. Access to memory bandwidth counters is not possible.
You must be root to access these SandyBridge/IvyBridge/Haswell counters in PCM. 
Secure Boot detected. Using Linux perf for uncore PMU programming.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf

Detected Intel(R) Core(TM) i7-8565U CPU @ 1.80GHz "Intel(r) microarchitecture codename Kabylake" stepping 11

Executing "./harness" command:
Enforcing temp:	43.000000	43.000000	43.000000	43.000000
Invalid core range specified!
GPP,SP,numInsertions, trialsToRun, stopError, alpha, beta, queryPercentage,deletePercentage, randomSeed, nthreads,HashAttempts,InitSize,cooloff,enfTemp,tempvar,HEADING
linked-locks/single-probe/move:V0.1:harness:0.2,OMR:V0.1/h:0.2,25000,5,0.000000,0.500000,0.500000,0.500000,0.500000,1568671786,4,1,262144,0,1,1.100000,START
DEBUG: caught signal to interrupt (Child exited).
Program ./harness launched with PID: 31762
Program exited with status 0
Cleaning up
 Zeroed uncore PMU registers
FIRST ./../pcm/pcm.x -csv=hashtable_locks_pcmOut/2019-09-16T17:09:46-05:00 -yc 4 -yc 5 -yc 6 -yc 7 -yc 8 --external_program ./harness --trials 5 --tracktemp --inserts 25000 --qp .5 -t 4 -i 18 -a 1 --lines 1 --regtemp --args --sc 4 --ec 8

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : yes
Number of physical cores: 4
Number of logical cores: 8
Number of online logical cores: 8
Threads (logical cores) per physical core: 2
Num sockets: 1
Physical cores per socket: 4
Core PMU (perfmon) version: 4
Number of core PMU generic (programmable) counters: 3
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
The processor is not susceptible to Rogue Data Cache Load: yes
The processor supports enhanced IBRS                     : no
Package thermal spec power: 15 Watt; Package minimum power: 0 Watt; Package maximum power: 0 Watt; 
opening /dev/mem failed: errno is 1 (Operation not permitted)
Can not read memory controller counter information from PCI configuration space. Access to memory bandwidth counters is not possible.
You must be root to access these SandyBridge/IvyBridge/Haswell counters in PCM. 
Secure Boot detected. Using Linux perf for uncore PMU programming.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf

Detected Intel(R) Core(TM) i7-8565U CPU @ 1.80GHz "Intel(r) microarchitecture codename Kabylake" stepping 11

Executing "./harness" command:
Enforcing temp:	43.000000	43.000000	43.000000	43.000000
Invalid core range specified!
GPP,SP,numInsertions, trialsToRun, stopError, alpha, beta, queryPercentage,deletePercentage, randomSeed, nthreads,HashAttempts,InitSize,cooloff,enfTemp,tempvar,HEADING
linked-locks/single-probe/move:V0.1:harness:0.2,OMR:V0.1/h:0.2,25000,5,0.000000,0.500000,0.500000,0.500000,0.500000,1568671786,4,1,262144,0,1,1.100000,START
DEBUG: caught signal to interrupt (Child exited).
Program ./harness launched with PID: 31777
Program exited with status 0
Cleaning up
 Zeroed uncore PMU registers
FIRST ./../pcm/pcm.x -csv=hashtable_locks_pcmOut/2019-09-16T17:09:46-05:00 -yc 4 -yc 5 -yc 6 -yc 7 -yc 8 --external_program ./harness --trials 5 --tracktemp --inserts 25000 --qp .5 -t 4 -i 18 -a 1 --lines 2 --regtemp --args --sc 4 --ec 8

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : yes
Number of physical cores: 4
Number of logical cores: 8
Number of online logical cores: 8
Threads (logical cores) per physical core: 2
Num sockets: 1
Physical cores per socket: 4
Core PMU (perfmon) version: 4
Number of core PMU generic (programmable) counters: 3
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
The processor is not susceptible to Rogue Data Cache Load: yes
The processor supports enhanced IBRS                     : no
Package thermal spec power: 15 Watt; Package minimum power: 0 Watt; Package maximum power: 0 Watt; 
opening /dev/mem failed: errno is 1 (Operation not permitted)
Can not read memory controller counter information from PCI configuration space. Access to memory bandwidth counters is not possible.
You must be root to access these SandyBridge/IvyBridge/Haswell counters in PCM. 
Secure Boot detected. Using Linux perf for uncore PMU programming.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf

Detected Intel(R) Core(TM) i7-8565U CPU @ 1.80GHz "Intel(r) microarchitecture codename Kabylake" stepping 11

Executing "./harness" command:
Enforcing temp:	43.000000	43.000000	43.000000	43.000000
Invalid core range specified!
GPP,SP,numInsertions, trialsToRun, stopError, alpha, beta, queryPercentage,deletePercentage, randomSeed, nthreads,HashAttempts,InitSize,cooloff,enfTemp,tempvar,HEADING
linked-locks/single-probe/move:V0.1:harness:0.2,OMR:V0.1/h:0.2,25000,5,0.000000,0.500000,0.500000,0.500000,0.500000,1568671786,4,1,262144,0,1,1.100000,START
DEBUG: caught signal to interrupt (Child exited).
Program ./harness launched with PID: 31792
Program exited with status 0
Cleaning up
 Zeroed uncore PMU registers
FIRST ./../pcm/pcm.x -csv=hashtable_locks_pcmOut/2019-09-16T17:09:46-05:00 -yc 4 -yc 5 -yc 6 -yc 7 -yc 8 --external_program ./harness --trials 5 --tracktemp --inserts 25000 --qp .5 -t 4 -i 17 -a 1 --lines .25 --regtemp --args --sc 4 --ec 8

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : yes
Number of physical cores: 4
Number of logical cores: 8
Number of online logical cores: 8
Threads (logical cores) per physical core: 2
Num sockets: 1
Physical cores per socket: 4
Core PMU (perfmon) version: 4
Number of core PMU generic (programmable) counters: 3
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
The processor is not susceptible to Rogue Data Cache Load: yes
The processor supports enhanced IBRS                     : no
Package thermal spec power: 15 Watt; Package minimum power: 0 Watt; Package maximum power: 0 Watt; 
opening /dev/mem failed: errno is 1 (Operation not permitted)
Can not read memory controller counter information from PCI configuration space. Access to memory bandwidth counters is not possible.
You must be root to access these SandyBridge/IvyBridge/Haswell counters in PCM. 
Secure Boot detected. Using Linux perf for uncore PMU programming.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf

Detected Intel(R) Core(TM) i7-8565U CPU @ 1.80GHz "Intel(r) microarchitecture codename Kabylake" stepping 11

Executing "./harness" command:
Enforcing temp:	43.000000	43.000000	43.000000	43.000000
Invalid core range specified!
GPP,SP,numInsertions, trialsToRun, stopError, alpha, beta, queryPercentage,deletePercentage, randomSeed, nthreads,HashAttempts,InitSize,cooloff,enfTemp,tempvar,HEADING
linked-locks/single-probe/move:V0.1:harness:0.2,OMR:V0.1/h:0.2,25000,5,0.000000,0.500000,0.500000,0.500000,0.500000,1568671786,4,1,131072,0,1,1.100000,START
DEBUG: caught signal to interrupt (Child exited).
Program ./harness launched with PID: 31813
Program exited with status 0
Cleaning up
 Zeroed uncore PMU registers
FIRST ./../pcm/pcm.x -csv=hashtable_locks_pcmOut/2019-09-16T17:09:46-05:00 -yc 4 -yc 5 -yc 6 -yc 7 -yc 8 --external_program ./harness --trials 5 --tracktemp --inserts 25000 --qp .5 -t 4 -i 17 -a 1 --lines .5 --regtemp --args --sc 4 --ec 8

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : yes
Number of physical cores: 4
Number of logical cores: 8
Number of online logical cores: 8
Threads (logical cores) per physical core: 2
Num sockets: 1
Physical cores per socket: 4
Core PMU (perfmon) version: 4
Number of core PMU generic (programmable) counters: 3
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
The processor is not susceptible to Rogue Data Cache Load: yes
The processor supports enhanced IBRS                     : no
Package thermal spec power: 15 Watt; Package minimum power: 0 Watt; Package maximum power: 0 Watt; 
opening /dev/mem failed: errno is 1 (Operation not permitted)
Can not read memory controller counter information from PCI configuration space. Access to memory bandwidth counters is not possible.
You must be root to access these SandyBridge/IvyBridge/Haswell counters in PCM. 
Secure Boot detected. Using Linux perf for uncore PMU programming.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf

Detected Intel(R) Core(TM) i7-8565U CPU @ 1.80GHz "Intel(r) microarchitecture codename Kabylake" stepping 11

Executing "./harness" command:
Enforcing temp:	43.000000	43.000000	43.000000	43.000000
Invalid core range specified!
GPP,SP,numInsertions, trialsToRun, stopError, alpha, beta, queryPercentage,deletePercentage, randomSeed, nthreads,HashAttempts,InitSize,cooloff,enfTemp,tempvar,HEADING
linked-locks/single-probe/move:V0.1:harness:0.2,OMR:V0.1/h:0.2,25000,5,0.000000,0.500000,0.500000,0.500000,0.500000,1568671786,4,1,131072,0,1,1.100000,START
DEBUG: caught signal to interrupt (Child exited).
Program ./harness launched with PID: 31828
Program exited with status 0
Cleaning up
 Zeroed uncore PMU registers
FIRST ./../pcm/pcm.x -csv=hashtable_locks_pcmOut/2019-09-16T17:09:46-05:00 -yc 4 -yc 5 -yc 6 -yc 7 -yc 8 --external_program ./harness --trials 5 --tracktemp --inserts 25000 --qp .5 -t 4 -i 17 -a 1 --lines 1 --regtemp --args --sc 4 --ec 8

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : yes
Number of physical cores: 4
Number of logical cores: 8
Number of online logical cores: 8
Threads (logical cores) per physical core: 2
Num sockets: 1
Physical cores per socket: 4
Core PMU (perfmon) version: 4
Number of core PMU generic (programmable) counters: 3
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
The processor is not susceptible to Rogue Data Cache Load: yes
The processor supports enhanced IBRS                     : no
Package thermal spec power: 15 Watt; Package minimum power: 0 Watt; Package maximum power: 0 Watt; 
opening /dev/mem failed: errno is 1 (Operation not permitted)
Can not read memory controller counter information from PCI configuration space. Access to memory bandwidth counters is not possible.
You must be root to access these SandyBridge/IvyBridge/Haswell counters in PCM. 
Secure Boot detected. Using Linux perf for uncore PMU programming.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf

Detected Intel(R) Core(TM) i7-8565U CPU @ 1.80GHz "Intel(r) microarchitecture codename Kabylake" stepping 11

Executing "./harness" command:
Enforcing temp:	43.000000	43.000000	43.000000	43.000000
Invalid core range specified!
GPP,SP,numInsertions, trialsToRun, stopError, alpha, beta, queryPercentage,deletePercentage, randomSeed, nthreads,HashAttempts,InitSize,cooloff,enfTemp,tempvar,HEADING
linked-locks/single-probe/move:V0.1:harness:0.2,OMR:V0.1/h:0.2,25000,5,0.000000,0.500000,0.500000,0.500000,0.500000,1568671786,4,1,131072,0,1,1.100000,START
DEBUG: caught signal to interrupt (Child exited).
Program ./harness launched with PID: 31843
Program exited with status 0
Cleaning up
 Zeroed uncore PMU registers
FIRST ./../pcm/pcm.x -csv=hashtable_locks_pcmOut/2019-09-16T17:09:46-05:00 -yc 4 -yc 5 -yc 6 -yc 7 -yc 8 --external_program ./harness --trials 5 --tracktemp --inserts 25000 --qp .5 -t 4 -i 17 -a 1 --lines 2 --regtemp --args --sc 4 --ec 8

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : yes
Number of physical cores: 4
Number of logical cores: 8
Number of online logical cores: 8
Threads (logical cores) per physical core: 2
Num sockets: 1
Physical cores per socket: 4
Core PMU (perfmon) version: 4
Number of core PMU generic (programmable) counters: 3
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
The processor is not susceptible to Rogue Data Cache Load: yes
The processor supports enhanced IBRS                     : no
Package thermal spec power: 15 Watt; Package minimum power: 0 Watt; Package maximum power: 0 Watt; 
opening /dev/mem failed: errno is 1 (Operation not permitted)
Can not read memory controller counter information from PCI configuration space. Access to memory bandwidth counters is not possible.
You must be root to access these SandyBridge/IvyBridge/Haswell counters in PCM. 
Secure Boot detected. Using Linux perf for uncore PMU programming.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf

Detected Intel(R) Core(TM) i7-8565U CPU @ 1.80GHz "Intel(r) microarchitecture codename Kabylake" stepping 11

Executing "./harness" command:
Enforcing temp:	43.000000	43.000000	43.000000	43.000000
Invalid core range specified!
GPP,SP,numInsertions, trialsToRun, stopError, alpha, beta, queryPercentage,deletePercentage, randomSeed, nthreads,HashAttempts,InitSize,cooloff,enfTemp,tempvar,HEADING
linked-locks/single-probe/move:V0.1:harness:0.2,OMR:V0.1/h:0.2,25000,5,0.000000,0.500000,0.500000,0.500000,0.500000,1568671786,4,1,131072,0,1,1.100000,START
DEBUG: caught signal to interrupt (Child exited).
Program ./harness launched with PID: 31858
Program exited with status 0
Cleaning up
 Zeroed uncore PMU registers
FIRST ./../pcm/pcm.x -csv=hashtable_locks_pcmOut/2019-09-16T17:09:46-05:00 -yc 4 -yc 5 -yc 6 -yc 7 -yc 8 --external_program ./harness --trials 5 --tracktemp --inserts 25000 --qp .5 -t 4 -i 16 -a 1 --lines .25 --regtemp --args --sc 4 --ec 8

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : yes
Number of physical cores: 4
Number of logical cores: 8
Number of online logical cores: 8
Threads (logical cores) per physical core: 2
Num sockets: 1
Physical cores per socket: 4
Core PMU (perfmon) version: 4
Number of core PMU generic (programmable) counters: 3
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
The processor is not susceptible to Rogue Data Cache Load: yes
The processor supports enhanced IBRS                     : no
Package thermal spec power: 15 Watt; Package minimum power: 0 Watt; Package maximum power: 0 Watt; 
opening /dev/mem failed: errno is 1 (Operation not permitted)
Can not read memory controller counter information from PCI configuration space. Access to memory bandwidth counters is not possible.
You must be root to access these SandyBridge/IvyBridge/Haswell counters in PCM. 
Secure Boot detected. Using Linux perf for uncore PMU programming.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf

Detected Intel(R) Core(TM) i7-8565U CPU @ 1.80GHz "Intel(r) microarchitecture codename Kabylake" stepping 11

Executing "./harness" command:
Enforcing temp:	43.000000	43.000000	43.000000	43.000000
Invalid core range specified!
GPP,SP,numInsertions, trialsToRun, stopError, alpha, beta, queryPercentage,deletePercentage, randomSeed, nthreads,HashAttempts,InitSize,cooloff,enfTemp,tempvar,HEADING
linked-locks/single-probe/move:V0.1:harness:0.2,OMR:V0.1/h:0.2,25000,5,0.000000,0.500000,0.500000,0.500000,0.500000,1568671786,4,1,65536,0,1,1.100000,START
DEBUG: caught signal to interrupt (Child exited).
Program ./harness launched with PID: 31879
Program exited with status 0
Cleaning up
 Zeroed uncore PMU registers
FIRST ./../pcm/pcm.x -csv=hashtable_locks_pcmOut/2019-09-16T17:09:46-05:00 -yc 4 -yc 5 -yc 6 -yc 7 -yc 8 --external_program ./harness --trials 5 --tracktemp --inserts 25000 --qp .5 -t 4 -i 16 -a 1 --lines .5 --regtemp --args --sc 4 --ec 8

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : yes
Number of physical cores: 4
Number of logical cores: 8
Number of online logical cores: 8
Threads (logical cores) per physical core: 2
Num sockets: 1
Physical cores per socket: 4
Core PMU (perfmon) version: 4
Number of core PMU generic (programmable) counters: 3
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
The processor is not susceptible to Rogue Data Cache Load: yes
The processor supports enhanced IBRS                     : no
Package thermal spec power: 15 Watt; Package minimum power: 0 Watt; Package maximum power: 0 Watt; 
opening /dev/mem failed: errno is 1 (Operation not permitted)
Can not read memory controller counter information from PCI configuration space. Access to memory bandwidth counters is not possible.
You must be root to access these SandyBridge/IvyBridge/Haswell counters in PCM. 
Secure Boot detected. Using Linux perf for uncore PMU programming.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf

Detected Intel(R) Core(TM) i7-8565U CPU @ 1.80GHz "Intel(r) microarchitecture codename Kabylake" stepping 11

Executing "./harness" command:
Enforcing temp:	43.000000	43.000000	43.000000	43.000000
Invalid core range specified!
GPP,SP,numInsertions, trialsToRun, stopError, alpha, beta, queryPercentage,deletePercentage, randomSeed, nthreads,HashAttempts,InitSize,cooloff,enfTemp,tempvar,HEADING
linked-locks/single-probe/move:V0.1:harness:0.2,OMR:V0.1/h:0.2,25000,5,0.000000,0.500000,0.500000,0.500000,0.500000,1568671786,4,1,65536,0,1,1.100000,START
DEBUG: caught signal to interrupt (Child exited).
Program ./harness launched with PID: 31894
Program exited with status 0
Cleaning up
 Zeroed uncore PMU registers
FIRST ./../pcm/pcm.x -csv=hashtable_locks_pcmOut/2019-09-16T17:09:46-05:00 -yc 4 -yc 5 -yc 6 -yc 7 -yc 8 --external_program ./harness --trials 5 --tracktemp --inserts 25000 --qp .5 -t 4 -i 16 -a 1 --lines 1 --regtemp --args --sc 4 --ec 8

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : yes
Number of physical cores: 4
Number of logical cores: 8
Number of online logical cores: 8
Threads (logical cores) per physical core: 2
Num sockets: 1
Physical cores per socket: 4
Core PMU (perfmon) version: 4
Number of core PMU generic (programmable) counters: 3
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
The processor is not susceptible to Rogue Data Cache Load: yes
The processor supports enhanced IBRS                     : no
Package thermal spec power: 15 Watt; Package minimum power: 0 Watt; Package maximum power: 0 Watt; 
opening /dev/mem failed: errno is 1 (Operation not permitted)
Can not read memory controller counter information from PCI configuration space. Access to memory bandwidth counters is not possible.
You must be root to access these SandyBridge/IvyBridge/Haswell counters in PCM. 
Secure Boot detected. Using Linux perf for uncore PMU programming.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf

Detected Intel(R) Core(TM) i7-8565U CPU @ 1.80GHz "Intel(r) microarchitecture codename Kabylake" stepping 11

Executing "./harness" command:
Enforcing temp:	43.000000	43.000000	43.000000	43.000000
Invalid core range specified!
GPP,SP,numInsertions, trialsToRun, stopError, alpha, beta, queryPercentage,deletePercentage, randomSeed, nthreads,HashAttempts,InitSize,cooloff,enfTemp,tempvar,HEADING
linked-locks/single-probe/move:V0.1:harness:0.2,OMR:V0.1/h:0.2,25000,5,0.000000,0.500000,0.500000,0.500000,0.500000,1568671786,4,1,65536,0,1,1.100000,START
DEBUG: caught signal to interrupt (Child exited).
Program ./harness launched with PID: 31909
Program exited with status 0
Cleaning up
 Zeroed uncore PMU registers
FIRST ./../pcm/pcm.x -csv=hashtable_locks_pcmOut/2019-09-16T17:09:46-05:00 -yc 4 -yc 5 -yc 6 -yc 7 -yc 8 --external_program ./harness --trials 5 --tracktemp --inserts 25000 --qp .5 -t 4 -i 16 -a 1 --lines 2 --regtemp --args --sc 4 --ec 8

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : yes
Number of physical cores: 4
Number of logical cores: 8
Number of online logical cores: 8
Threads (logical cores) per physical core: 2
Num sockets: 1
Physical cores per socket: 4
Core PMU (perfmon) version: 4
Number of core PMU generic (programmable) counters: 3
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
The processor is not susceptible to Rogue Data Cache Load: yes
The processor supports enhanced IBRS                     : no
Package thermal spec power: 15 Watt; Package minimum power: 0 Watt; Package maximum power: 0 Watt; 
opening /dev/mem failed: errno is 1 (Operation not permitted)
Can not read memory controller counter information from PCI configuration space. Access to memory bandwidth counters is not possible.
You must be root to access these SandyBridge/IvyBridge/Haswell counters in PCM. 
Secure Boot detected. Using Linux perf for uncore PMU programming.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf

Detected Intel(R) Core(TM) i7-8565U CPU @ 1.80GHz "Intel(r) microarchitecture codename Kabylake" stepping 11

Executing "./harness" command:
Enforcing temp:	43.000000	43.000000	43.000000	43.000000
Invalid core range specified!
GPP,SP,numInsertions, trialsToRun, stopError, alpha, beta, queryPercentage,deletePercentage, randomSeed, nthreads,HashAttempts,InitSize,cooloff,enfTemp,tempvar,HEADING
linked-locks/single-probe/move:V0.1:harness:0.2,OMR:V0.1/h:0.2,25000,5,0.000000,0.500000,0.500000,0.500000,0.500000,1568671786,4,1,65536,0,1,1.100000,START
DEBUG: caught signal to interrupt (Child exited).
Program ./harness launched with PID: 31924
Program exited with status 0
Cleaning up
 Zeroed uncore PMU registers
FIRST ./../pcm/pcm.x -csv=hashtable_locks_pcmOut/2019-09-16T17:09:46-05:00 -yc 4 -yc 5 -yc 6 -yc 7 -yc 8 --external_program ./harness --trials 5 --tracktemp --inserts 25000 --qp .5 -t 4 -i 15 -a 1 --lines .25 --regtemp --args --sc 4 --ec 8

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : yes
Number of physical cores: 4
Number of logical cores: 8
Number of online logical cores: 8
Threads (logical cores) per physical core: 2
Num sockets: 1
Physical cores per socket: 4
Core PMU (perfmon) version: 4
Number of core PMU generic (programmable) counters: 3
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
The processor is not susceptible to Rogue Data Cache Load: yes
The processor supports enhanced IBRS                     : no
Package thermal spec power: 15 Watt; Package minimum power: 0 Watt; Package maximum power: 0 Watt; 
opening /dev/mem failed: errno is 1 (Operation not permitted)
Can not read memory controller counter information from PCI configuration space. Access to memory bandwidth counters is not possible.
You must be root to access these SandyBridge/IvyBridge/Haswell counters in PCM. 
Secure Boot detected. Using Linux perf for uncore PMU programming.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf

Detected Intel(R) Core(TM) i7-8565U CPU @ 1.80GHz "Intel(r) microarchitecture codename Kabylake" stepping 11

Executing "./harness" command:
Enforcing temp:	43.000000	43.000000	43.000000	43.000000
Invalid core range specified!
GPP,SP,numInsertions, trialsToRun, stopError, alpha, beta, queryPercentage,deletePercentage, randomSeed, nthreads,HashAttempts,InitSize,cooloff,enfTemp,tempvar,HEADING
linked-locks/single-probe/move:V0.1:harness:0.2,OMR:V0.1/h:0.2,25000,5,0.000000,0.500000,0.500000,0.500000,0.500000,1568671786,4,1,32768,0,1,1.100000,START
DEBUG: caught signal to interrupt (Child exited).
Program ./harness launched with PID: 31945
Program exited with status 0
Cleaning up
 Zeroed uncore PMU registers
FIRST ./../pcm/pcm.x -csv=hashtable_locks_pcmOut/2019-09-16T17:09:46-05:00 -yc 4 -yc 5 -yc 6 -yc 7 -yc 8 --external_program ./harness --trials 5 --tracktemp --inserts 25000 --qp .5 -t 4 -i 15 -a 1 --lines .5 --regtemp --args --sc 4 --ec 8

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : yes
Number of physical cores: 4
Number of logical cores: 8
Number of online logical cores: 8
Threads (logical cores) per physical core: 2
Num sockets: 1
Physical cores per socket: 4
Core PMU (perfmon) version: 4
Number of core PMU generic (programmable) counters: 3
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
The processor is not susceptible to Rogue Data Cache Load: yes
The processor supports enhanced IBRS                     : no
Package thermal spec power: 15 Watt; Package minimum power: 0 Watt; Package maximum power: 0 Watt; 
opening /dev/mem failed: errno is 1 (Operation not permitted)
Can not read memory controller counter information from PCI configuration space. Access to memory bandwidth counters is not possible.
You must be root to access these SandyBridge/IvyBridge/Haswell counters in PCM. 
Secure Boot detected. Using Linux perf for uncore PMU programming.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf

Detected Intel(R) Core(TM) i7-8565U CPU @ 1.80GHz "Intel(r) microarchitecture codename Kabylake" stepping 11

Executing "./harness" command:
Enforcing temp:	43.000000	43.000000	43.000000	43.000000
Invalid core range specified!
GPP,SP,numInsertions, trialsToRun, stopError, alpha, beta, queryPercentage,deletePercentage, randomSeed, nthreads,HashAttempts,InitSize,cooloff,enfTemp,tempvar,HEADING
linked-locks/single-probe/move:V0.1:harness:0.2,OMR:V0.1/h:0.2,25000,5,0.000000,0.500000,0.500000,0.500000,0.500000,1568671786,4,1,32768,0,1,1.100000,START
DEBUG: caught signal to interrupt (Child exited).
Program ./harness launched with PID: 31960
Program exited with status 0
Cleaning up
 Zeroed uncore PMU registers
FIRST ./../pcm/pcm.x -csv=hashtable_locks_pcmOut/2019-09-16T17:09:46-05:00 -yc 4 -yc 5 -yc 6 -yc 7 -yc 8 --external_program ./harness --trials 5 --tracktemp --inserts 25000 --qp .5 -t 4 -i 15 -a 1 --lines 1 --regtemp --args --sc 4 --ec 8

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : yes
Number of physical cores: 4
Number of logical cores: 8
Number of online logical cores: 8
Threads (logical cores) per physical core: 2
Num sockets: 1
Physical cores per socket: 4
Core PMU (perfmon) version: 4
Number of core PMU generic (programmable) counters: 3
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
The processor is not susceptible to Rogue Data Cache Load: yes
The processor supports enhanced IBRS                     : no
Package thermal spec power: 15 Watt; Package minimum power: 0 Watt; Package maximum power: 0 Watt; 
opening /dev/mem failed: errno is 1 (Operation not permitted)
Can not read memory controller counter information from PCI configuration space. Access to memory bandwidth counters is not possible.
You must be root to access these SandyBridge/IvyBridge/Haswell counters in PCM. 
Secure Boot detected. Using Linux perf for uncore PMU programming.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf

Detected Intel(R) Core(TM) i7-8565U CPU @ 1.80GHz "Intel(r) microarchitecture codename Kabylake" stepping 11

Executing "./harness" command:
Enforcing temp:	43.000000	43.000000	43.000000	43.000000
Invalid core range specified!
GPP,SP,numInsertions, trialsToRun, stopError, alpha, beta, queryPercentage,deletePercentage, randomSeed, nthreads,HashAttempts,InitSize,cooloff,enfTemp,tempvar,HEADING
linked-locks/single-probe/move:V0.1:harness:0.2,OMR:V0.1/h:0.2,25000,5,0.000000,0.500000,0.500000,0.500000,0.500000,1568671786,4,1,32768,0,1,1.100000,START
DEBUG: caught signal to interrupt (Child exited).
Program ./harness launched with PID: 31975
Program exited with status 0
Cleaning up
 Zeroed uncore PMU registers
FIRST ./../pcm/pcm.x -csv=hashtable_locks_pcmOut/2019-09-16T17:09:46-05:00 -yc 4 -yc 5 -yc 6 -yc 7 -yc 8 --external_program ./harness --trials 5 --tracktemp --inserts 25000 --qp .5 -t 4 -i 15 -a 1 --lines 2 --regtemp --args --sc 4 --ec 8

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : yes
Number of physical cores: 4
Number of logical cores: 8
Number of online logical cores: 8
Threads (logical cores) per physical core: 2
Num sockets: 1
Physical cores per socket: 4
Core PMU (perfmon) version: 4
Number of core PMU generic (programmable) counters: 3
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
The processor is not susceptible to Rogue Data Cache Load: yes
The processor supports enhanced IBRS                     : no
Package thermal spec power: 15 Watt; Package minimum power: 0 Watt; Package maximum power: 0 Watt; 
opening /dev/mem failed: errno is 1 (Operation not permitted)
Can not read memory controller counter information from PCI configuration space. Access to memory bandwidth counters is not possible.
You must be root to access these SandyBridge/IvyBridge/Haswell counters in PCM. 
Secure Boot detected. Using Linux perf for uncore PMU programming.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf

Detected Intel(R) Core(TM) i7-8565U CPU @ 1.80GHz "Intel(r) microarchitecture codename Kabylake" stepping 11

Executing "./harness" command:
Enforcing temp:	43.000000	43.000000	43.000000	43.000000
Invalid core range specified!
GPP,SP,numInsertions, trialsToRun, stopError, alpha, beta, queryPercentage,deletePercentage, randomSeed, nthreads,HashAttempts,InitSize,cooloff,enfTemp,tempvar,HEADING
linked-locks/single-probe/move:V0.1:harness:0.2,OMR:V0.1/h:0.2,25000,5,0.000000,0.500000,0.500000,0.500000,0.500000,1568671786,4,1,32768,0,1,1.100000,START
DEBUG: caught signal to interrupt (Child exited).
Program ./harness launched with PID: 31990
Program exited with status 0
Cleaning up
 Zeroed uncore PMU registers
./test_cache.sh: line 35: [5: command not found
---- Making with hashtable_cuckoo ---- (Mon Sep 16 17:09:46 CDT 2019)
g++    -c -o ../lib/hashtable_cuckoo.o ../lib/hashtable_cuckoo.cpp
g++   harness.o arg.o util.o timing.o dist.o temp.o ../lib/hashtable_cuckoo.o ../lib/hash.o  -lpthread -lm -lgsl -lgslcblas -lm -o harness
Running for threads 4 on table hashtable_cuckoo (Mon Sep 16 17:09:47 CDT 2019)
FIRST ./../pcm/pcm.x -csv=hashtable_cuckoo_pcmOut/2019-09-16T17:09:47-05:00 -yc 4 -yc 5 -yc 6 -yc 7 -yc 8 --external_program ./harness --trials 5 --tracktemp --inserts 25000 --qp .5 -t 4 -i 18 -a 1 --lines .25 --regtemp --args --sc 4 --ec 8

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : yes
Number of physical cores: 4
Number of logical cores: 8
Number of online logical cores: 8
Threads (logical cores) per physical core: 2
Num sockets: 1
Physical cores per socket: 4
Core PMU (perfmon) version: 4
Number of core PMU generic (programmable) counters: 3
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
The processor is not susceptible to Rogue Data Cache Load: yes
The processor supports enhanced IBRS                     : no
Package thermal spec power: 15 Watt; Package minimum power: 0 Watt; Package maximum power: 0 Watt; 
opening /dev/mem failed: errno is 1 (Operation not permitted)
Can not read memory controller counter information from PCI configuration space. Access to memory bandwidth counters is not possible.
You must be root to access these SandyBridge/IvyBridge/Haswell counters in PCM. 
Secure Boot detected. Using Linux perf for uncore PMU programming.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf

Detected Intel(R) Core(TM) i7-8565U CPU @ 1.80GHz "Intel(r) microarchitecture codename Kabylake" stepping 11

Executing "./harness" command:
Enforcing temp:	51.000000	53.000000	54.000000	56.000000
Invalid core range specified!
GPP,SP,numInsertions, trialsToRun, stopError, alpha, beta, queryPercentage,deletePercentage, randomSeed, nthreads,HashAttempts,InitSize,cooloff,enfTemp,tempvar,HEADING
cuckoo/cpp/remain:V:harness:0.2,OMR:V/h:0.2,25000,5,0.000000,0.500000,0.500000,0.500000,0.500000,1568671787,4,1,262144,0,1,1.100000,START
DEBUG: caught signal to interrupt (Child exited).
Program ./harness launched with PID: 32027
Program exited with status 0
Cleaning up
 Zeroed uncore PMU registers
FIRST ./../pcm/pcm.x -csv=hashtable_cuckoo_pcmOut/2019-09-16T17:09:47-05:00 -yc 4 -yc 5 -yc 6 -yc 7 -yc 8 --external_program ./harness --trials 5 --tracktemp --inserts 25000 --qp .5 -t 4 -i 18 -a 1 --lines .5 --regtemp --args --sc 4 --ec 8

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : yes
Number of physical cores: 4
Number of logical cores: 8
Number of online logical cores: 8
Threads (logical cores) per physical core: 2
Num sockets: 1
Physical cores per socket: 4
Core PMU (perfmon) version: 4
Number of core PMU generic (programmable) counters: 3
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
The processor is not susceptible to Rogue Data Cache Load: yes
The processor supports enhanced IBRS                     : no
Package thermal spec power: 15 Watt; Package minimum power: 0 Watt; Package maximum power: 0 Watt; 
opening /dev/mem failed: errno is 1 (Operation not permitted)
Can not read memory controller counter information from PCI configuration space. Access to memory bandwidth counters is not possible.
You must be root to access these SandyBridge/IvyBridge/Haswell counters in PCM. 
Secure Boot detected. Using Linux perf for uncore PMU programming.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf

Detected Intel(R) Core(TM) i7-8565U CPU @ 1.80GHz "Intel(r) microarchitecture codename Kabylake" stepping 11

Executing "./harness" command:
Enforcing temp:	51.000000	53.000000	54.000000	56.000000
Invalid core range specified!
GPP,SP,numInsertions, trialsToRun, stopError, alpha, beta, queryPercentage,deletePercentage, randomSeed, nthreads,HashAttempts,InitSize,cooloff,enfTemp,tempvar,HEADING
cuckoo/cpp/remain:V:harness:0.2,OMR:V/h:0.2,25000,5,0.000000,0.500000,0.500000,0.500000,0.500000,1568671787,4,1,262144,0,1,1.100000,START
DEBUG: caught signal to interrupt (Child exited).
Program ./harness launched with PID: 32042
Program exited with status 0
Cleaning up
 Zeroed uncore PMU registers
FIRST ./../pcm/pcm.x -csv=hashtable_cuckoo_pcmOut/2019-09-16T17:09:47-05:00 -yc 4 -yc 5 -yc 6 -yc 7 -yc 8 --external_program ./harness --trials 5 --tracktemp --inserts 25000 --qp .5 -t 4 -i 18 -a 1 --lines 1 --regtemp --args --sc 4 --ec 8

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : yes
Number of physical cores: 4
Number of logical cores: 8
Number of online logical cores: 8
Threads (logical cores) per physical core: 2
Num sockets: 1
Physical cores per socket: 4
Core PMU (perfmon) version: 4
Number of core PMU generic (programmable) counters: 3
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
The processor is not susceptible to Rogue Data Cache Load: yes
The processor supports enhanced IBRS                     : no
Package thermal spec power: 15 Watt; Package minimum power: 0 Watt; Package maximum power: 0 Watt; 
opening /dev/mem failed: errno is 1 (Operation not permitted)
Can not read memory controller counter information from PCI configuration space. Access to memory bandwidth counters is not possible.
You must be root to access these SandyBridge/IvyBridge/Haswell counters in PCM. 
Secure Boot detected. Using Linux perf for uncore PMU programming.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf

Detected Intel(R) Core(TM) i7-8565U CPU @ 1.80GHz "Intel(r) microarchitecture codename Kabylake" stepping 11

Executing "./harness" command:
Enforcing temp:	51.000000	53.000000	54.000000	56.000000
Invalid core range specified!
GPP,SP,numInsertions, trialsToRun, stopError, alpha, beta, queryPercentage,deletePercentage, randomSeed, nthreads,HashAttempts,InitSize,cooloff,enfTemp,tempvar,HEADING
cuckoo/cpp/remain:V:harness:0.2,OMR:V/h:0.2,25000,5,0.000000,0.500000,0.500000,0.500000,0.500000,1568671787,4,1,262144,0,1,1.100000,START
DEBUG: caught signal to interrupt (Child exited).
Program ./harness launched with PID: 32057
Program exited with status 0
Cleaning up
 Zeroed uncore PMU registers
FIRST ./../pcm/pcm.x -csv=hashtable_cuckoo_pcmOut/2019-09-16T17:09:47-05:00 -yc 4 -yc 5 -yc 6 -yc 7 -yc 8 --external_program ./harness --trials 5 --tracktemp --inserts 25000 --qp .5 -t 4 -i 18 -a 1 --lines 2 --regtemp --args --sc 4 --ec 8

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : yes
Number of physical cores: 4
Number of logical cores: 8
Number of online logical cores: 8
Threads (logical cores) per physical core: 2
Num sockets: 1
Physical cores per socket: 4
Core PMU (perfmon) version: 4
Number of core PMU generic (programmable) counters: 3
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
The processor is not susceptible to Rogue Data Cache Load: yes
The processor supports enhanced IBRS                     : no
Package thermal spec power: 15 Watt; Package minimum power: 0 Watt; Package maximum power: 0 Watt; 
opening /dev/mem failed: errno is 1 (Operation not permitted)
Can not read memory controller counter information from PCI configuration space. Access to memory bandwidth counters is not possible.
You must be root to access these SandyBridge/IvyBridge/Haswell counters in PCM. 
Secure Boot detected. Using Linux perf for uncore PMU programming.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf

Detected Intel(R) Core(TM) i7-8565U CPU @ 1.80GHz "Intel(r) microarchitecture codename Kabylake" stepping 11

Executing "./harness" command:
Enforcing temp:	51.000000	53.000000	54.000000	56.000000
Invalid core range specified!
GPP,SP,numInsertions, trialsToRun, stopError, alpha, beta, queryPercentage,deletePercentage, randomSeed, nthreads,HashAttempts,InitSize,cooloff,enfTemp,tempvar,HEADING
cuckoo/cpp/remain:V:harness:0.2,OMR:V/h:0.2,25000,5,0.000000,0.500000,0.500000,0.500000,0.500000,1568671787,4,1,262144,0,1,1.100000,START
DEBUG: caught signal to interrupt (Child exited).
Program ./harness launched with PID: 32072
Program exited with status 0
Cleaning up
 Zeroed uncore PMU registers
FIRST ./../pcm/pcm.x -csv=hashtable_cuckoo_pcmOut/2019-09-16T17:09:47-05:00 -yc 4 -yc 5 -yc 6 -yc 7 -yc 8 --external_program ./harness --trials 5 --tracktemp --inserts 25000 --qp .5 -t 4 -i 17 -a 1 --lines .25 --regtemp --args --sc 4 --ec 8

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : yes
Number of physical cores: 4
Number of logical cores: 8
Number of online logical cores: 8
Threads (logical cores) per physical core: 2
Num sockets: 1
Physical cores per socket: 4
Core PMU (perfmon) version: 4
Number of core PMU generic (programmable) counters: 3
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
The processor is not susceptible to Rogue Data Cache Load: yes
The processor supports enhanced IBRS                     : no
Package thermal spec power: 15 Watt; Package minimum power: 0 Watt; Package maximum power: 0 Watt; 
opening /dev/mem failed: errno is 1 (Operation not permitted)
Can not read memory controller counter information from PCI configuration space. Access to memory bandwidth counters is not possible.
You must be root to access these SandyBridge/IvyBridge/Haswell counters in PCM. 
Secure Boot detected. Using Linux perf for uncore PMU programming.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf

Detected Intel(R) Core(TM) i7-8565U CPU @ 1.80GHz "Intel(r) microarchitecture codename Kabylake" stepping 11

Executing "./harness" command:
Enforcing temp:	51.000000	53.000000	54.000000	56.000000
Invalid core range specified!
GPP,SP,numInsertions, trialsToRun, stopError, alpha, beta, queryPercentage,deletePercentage, randomSeed, nthreads,HashAttempts,InitSize,cooloff,enfTemp,tempvar,HEADING
cuckoo/cpp/remain:V:harness:0.2,OMR:V/h:0.2,25000,5,0.000000,0.500000,0.500000,0.500000,0.500000,1568671787,4,1,131072,0,1,1.100000,START
DEBUG: caught signal to interrupt (Child exited).
Program ./harness launched with PID: 32093
Program exited with status 0
Cleaning up
 Zeroed uncore PMU registers
FIRST ./../pcm/pcm.x -csv=hashtable_cuckoo_pcmOut/2019-09-16T17:09:47-05:00 -yc 4 -yc 5 -yc 6 -yc 7 -yc 8 --external_program ./harness --trials 5 --tracktemp --inserts 25000 --qp .5 -t 4 -i 17 -a 1 --lines .5 --regtemp --args --sc 4 --ec 8

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : yes
Number of physical cores: 4
Number of logical cores: 8
Number of online logical cores: 8
Threads (logical cores) per physical core: 2
Num sockets: 1
Physical cores per socket: 4
Core PMU (perfmon) version: 4
Number of core PMU generic (programmable) counters: 3
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
The processor is not susceptible to Rogue Data Cache Load: yes
The processor supports enhanced IBRS                     : no
Package thermal spec power: 15 Watt; Package minimum power: 0 Watt; Package maximum power: 0 Watt; 
opening /dev/mem failed: errno is 1 (Operation not permitted)
Can not read memory controller counter information from PCI configuration space. Access to memory bandwidth counters is not possible.
You must be root to access these SandyBridge/IvyBridge/Haswell counters in PCM. 
Secure Boot detected. Using Linux perf for uncore PMU programming.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf

Detected Intel(R) Core(TM) i7-8565U CPU @ 1.80GHz "Intel(r) microarchitecture codename Kabylake" stepping 11

Executing "./harness" command:
Enforcing temp:	51.000000	53.000000	54.000000	56.000000
Invalid core range specified!
GPP,SP,numInsertions, trialsToRun, stopError, alpha, beta, queryPercentage,deletePercentage, randomSeed, nthreads,HashAttempts,InitSize,cooloff,enfTemp,tempvar,HEADING
cuckoo/cpp/remain:V:harness:0.2,OMR:V/h:0.2,25000,5,0.000000,0.500000,0.500000,0.500000,0.500000,1568671787,4,1,131072,0,1,1.100000,START
DEBUG: caught signal to interrupt (Child exited).
Program ./harness launched with PID: 32108
Program exited with status 0
Cleaning up
 Zeroed uncore PMU registers
FIRST ./../pcm/pcm.x -csv=hashtable_cuckoo_pcmOut/2019-09-16T17:09:47-05:00 -yc 4 -yc 5 -yc 6 -yc 7 -yc 8 --external_program ./harness --trials 5 --tracktemp --inserts 25000 --qp .5 -t 4 -i 17 -a 1 --lines 1 --regtemp --args --sc 4 --ec 8

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : yes
Number of physical cores: 4
Number of logical cores: 8
Number of online logical cores: 8
Threads (logical cores) per physical core: 2
Num sockets: 1
Physical cores per socket: 4
Core PMU (perfmon) version: 4
Number of core PMU generic (programmable) counters: 3
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
The processor is not susceptible to Rogue Data Cache Load: yes
The processor supports enhanced IBRS                     : no
Package thermal spec power: 15 Watt; Package minimum power: 0 Watt; Package maximum power: 0 Watt; 
opening /dev/mem failed: errno is 1 (Operation not permitted)
Can not read memory controller counter information from PCI configuration space. Access to memory bandwidth counters is not possible.
You must be root to access these SandyBridge/IvyBridge/Haswell counters in PCM. 
Secure Boot detected. Using Linux perf for uncore PMU programming.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf

Detected Intel(R) Core(TM) i7-8565U CPU @ 1.80GHz "Intel(r) microarchitecture codename Kabylake" stepping 11

Executing "./harness" command:
Enforcing temp:	51.000000	53.000000	54.000000	56.000000
Invalid core range specified!
GPP,SP,numInsertions, trialsToRun, stopError, alpha, beta, queryPercentage,deletePercentage, randomSeed, nthreads,HashAttempts,InitSize,cooloff,enfTemp,tempvar,HEADING
cuckoo/cpp/remain:V:harness:0.2,OMR:V/h:0.2,25000,5,0.000000,0.500000,0.500000,0.500000,0.500000,1568671787,4,1,131072,0,1,1.100000,START
DEBUG: caught signal to interrupt (Child exited).
Program ./harness launched with PID: 32123
Program exited with status 0
Cleaning up
 Zeroed uncore PMU registers
FIRST ./../pcm/pcm.x -csv=hashtable_cuckoo_pcmOut/2019-09-16T17:09:47-05:00 -yc 4 -yc 5 -yc 6 -yc 7 -yc 8 --external_program ./harness --trials 5 --tracktemp --inserts 25000 --qp .5 -t 4 -i 17 -a 1 --lines 2 --regtemp --args --sc 4 --ec 8

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : yes
Number of physical cores: 4
Number of logical cores: 8
Number of online logical cores: 8
Threads (logical cores) per physical core: 2
Num sockets: 1
Physical cores per socket: 4
Core PMU (perfmon) version: 4
Number of core PMU generic (programmable) counters: 3
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
The processor is not susceptible to Rogue Data Cache Load: yes
The processor supports enhanced IBRS                     : no
Package thermal spec power: 15 Watt; Package minimum power: 0 Watt; Package maximum power: 0 Watt; 
opening /dev/mem failed: errno is 1 (Operation not permitted)
Can not read memory controller counter information from PCI configuration space. Access to memory bandwidth counters is not possible.
You must be root to access these SandyBridge/IvyBridge/Haswell counters in PCM. 
Secure Boot detected. Using Linux perf for uncore PMU programming.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf

Detected Intel(R) Core(TM) i7-8565U CPU @ 1.80GHz "Intel(r) microarchitecture codename Kabylake" stepping 11

Executing "./harness" command:
Enforcing temp:	51.000000	53.000000	54.000000	56.000000
Invalid core range specified!
GPP,SP,numInsertions, trialsToRun, stopError, alpha, beta, queryPercentage,deletePercentage, randomSeed, nthreads,HashAttempts,InitSize,cooloff,enfTemp,tempvar,HEADING
cuckoo/cpp/remain:V:harness:0.2,OMR:V/h:0.2,25000,5,0.000000,0.500000,0.500000,0.500000,0.500000,1568671787,4,1,131072,0,1,1.100000,START
DEBUG: caught signal to interrupt (Child exited).
Program ./harness launched with PID: 32138
Program exited with status 0
Cleaning up
 Zeroed uncore PMU registers
FIRST ./../pcm/pcm.x -csv=hashtable_cuckoo_pcmOut/2019-09-16T17:09:47-05:00 -yc 4 -yc 5 -yc 6 -yc 7 -yc 8 --external_program ./harness --trials 5 --tracktemp --inserts 25000 --qp .5 -t 4 -i 16 -a 1 --lines .25 --regtemp --args --sc 4 --ec 8

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : yes
Number of physical cores: 4
Number of logical cores: 8
Number of online logical cores: 8
Threads (logical cores) per physical core: 2
Num sockets: 1
Physical cores per socket: 4
Core PMU (perfmon) version: 4
Number of core PMU generic (programmable) counters: 3
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
The processor is not susceptible to Rogue Data Cache Load: yes
The processor supports enhanced IBRS                     : no
Package thermal spec power: 15 Watt; Package minimum power: 0 Watt; Package maximum power: 0 Watt; 
opening /dev/mem failed: errno is 1 (Operation not permitted)
Can not read memory controller counter information from PCI configuration space. Access to memory bandwidth counters is not possible.
You must be root to access these SandyBridge/IvyBridge/Haswell counters in PCM. 
Secure Boot detected. Using Linux perf for uncore PMU programming.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf

Detected Intel(R) Core(TM) i7-8565U CPU @ 1.80GHz "Intel(r) microarchitecture codename Kabylake" stepping 11

Executing "./harness" command:
Enforcing temp:	51.000000	53.000000	54.000000	56.000000
Invalid core range specified!
GPP,SP,numInsertions, trialsToRun, stopError, alpha, beta, queryPercentage,deletePercentage, randomSeed, nthreads,HashAttempts,InitSize,cooloff,enfTemp,tempvar,HEADING
cuckoo/cpp/remain:V:harness:0.2,OMR:V/h:0.2,25000,5,0.000000,0.500000,0.500000,0.500000,0.500000,1568671787,4,1,65536,0,1,1.100000,START
DEBUG: caught signal to interrupt (Child exited).
Program ./harness launched with PID: 32159
Program exited with status 0
Cleaning up
 Zeroed uncore PMU registers
FIRST ./../pcm/pcm.x -csv=hashtable_cuckoo_pcmOut/2019-09-16T17:09:47-05:00 -yc 4 -yc 5 -yc 6 -yc 7 -yc 8 --external_program ./harness --trials 5 --tracktemp --inserts 25000 --qp .5 -t 4 -i 16 -a 1 --lines .5 --regtemp --args --sc 4 --ec 8

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : yes
Number of physical cores: 4
Number of logical cores: 8
Number of online logical cores: 8
Threads (logical cores) per physical core: 2
Num sockets: 1
Physical cores per socket: 4
Core PMU (perfmon) version: 4
Number of core PMU generic (programmable) counters: 3
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
The processor is not susceptible to Rogue Data Cache Load: yes
The processor supports enhanced IBRS                     : no
Package thermal spec power: 15 Watt; Package minimum power: 0 Watt; Package maximum power: 0 Watt; 
opening /dev/mem failed: errno is 1 (Operation not permitted)
Can not read memory controller counter information from PCI configuration space. Access to memory bandwidth counters is not possible.
You must be root to access these SandyBridge/IvyBridge/Haswell counters in PCM. 
Secure Boot detected. Using Linux perf for uncore PMU programming.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf

Detected Intel(R) Core(TM) i7-8565U CPU @ 1.80GHz "Intel(r) microarchitecture codename Kabylake" stepping 11

Executing "./harness" command:
Enforcing temp:	51.000000	53.000000	54.000000	56.000000
Invalid core range specified!
GPP,SP,numInsertions, trialsToRun, stopError, alpha, beta, queryPercentage,deletePercentage, randomSeed, nthreads,HashAttempts,InitSize,cooloff,enfTemp,tempvar,HEADING
cuckoo/cpp/remain:V:harness:0.2,OMR:V/h:0.2,25000,5,0.000000,0.500000,0.500000,0.500000,0.500000,1568671787,4,1,65536,0,1,1.100000,START
DEBUG: caught signal to interrupt (Child exited).
Program ./harness launched with PID: 32174
Program exited with status 0
Cleaning up
 Zeroed uncore PMU registers
FIRST ./../pcm/pcm.x -csv=hashtable_cuckoo_pcmOut/2019-09-16T17:09:47-05:00 -yc 4 -yc 5 -yc 6 -yc 7 -yc 8 --external_program ./harness --trials 5 --tracktemp --inserts 25000 --qp .5 -t 4 -i 16 -a 1 --lines 1 --regtemp --args --sc 4 --ec 8

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : yes
Number of physical cores: 4
Number of logical cores: 8
Number of online logical cores: 8
Threads (logical cores) per physical core: 2
Num sockets: 1
Physical cores per socket: 4
Core PMU (perfmon) version: 4
Number of core PMU generic (programmable) counters: 3
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
The processor is not susceptible to Rogue Data Cache Load: yes
The processor supports enhanced IBRS                     : no
Package thermal spec power: 15 Watt; Package minimum power: 0 Watt; Package maximum power: 0 Watt; 
opening /dev/mem failed: errno is 1 (Operation not permitted)
Can not read memory controller counter information from PCI configuration space. Access to memory bandwidth counters is not possible.
You must be root to access these SandyBridge/IvyBridge/Haswell counters in PCM. 
Secure Boot detected. Using Linux perf for uncore PMU programming.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf

Detected Intel(R) Core(TM) i7-8565U CPU @ 1.80GHz "Intel(r) microarchitecture codename Kabylake" stepping 11

Executing "./harness" command:
Enforcing temp:	51.000000	53.000000	54.000000	56.000000
Invalid core range specified!
GPP,SP,numInsertions, trialsToRun, stopError, alpha, beta, queryPercentage,deletePercentage, randomSeed, nthreads,HashAttempts,InitSize,cooloff,enfTemp,tempvar,HEADING
cuckoo/cpp/remain:V:harness:0.2,OMR:V/h:0.2,25000,5,0.000000,0.500000,0.500000,0.500000,0.500000,1568671787,4,1,65536,0,1,1.100000,START
DEBUG: caught signal to interrupt (Child exited).
Program ./harness launched with PID: 32189
Program exited with status 0
Cleaning up
 Zeroed uncore PMU registers
FIRST ./../pcm/pcm.x -csv=hashtable_cuckoo_pcmOut/2019-09-16T17:09:47-05:00 -yc 4 -yc 5 -yc 6 -yc 7 -yc 8 --external_program ./harness --trials 5 --tracktemp --inserts 25000 --qp .5 -t 4 -i 16 -a 1 --lines 2 --regtemp --args --sc 4 --ec 8

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : yes
Number of physical cores: 4
Number of logical cores: 8
Number of online logical cores: 8
Threads (logical cores) per physical core: 2
Num sockets: 1
Physical cores per socket: 4
Core PMU (perfmon) version: 4
Number of core PMU generic (programmable) counters: 3
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
The processor is not susceptible to Rogue Data Cache Load: yes
The processor supports enhanced IBRS                     : no
Package thermal spec power: 15 Watt; Package minimum power: 0 Watt; Package maximum power: 0 Watt; 
opening /dev/mem failed: errno is 1 (Operation not permitted)
Can not read memory controller counter information from PCI configuration space. Access to memory bandwidth counters is not possible.
You must be root to access these SandyBridge/IvyBridge/Haswell counters in PCM. 
Secure Boot detected. Using Linux perf for uncore PMU programming.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf

Detected Intel(R) Core(TM) i7-8565U CPU @ 1.80GHz "Intel(r) microarchitecture codename Kabylake" stepping 11

Executing "./harness" command:
Enforcing temp:	51.000000	53.000000	54.000000	56.000000
Invalid core range specified!
GPP,SP,numInsertions, trialsToRun, stopError, alpha, beta, queryPercentage,deletePercentage, randomSeed, nthreads,HashAttempts,InitSize,cooloff,enfTemp,tempvar,HEADING
cuckoo/cpp/remain:V:harness:0.2,OMR:V/h:0.2,25000,5,0.000000,0.500000,0.500000,0.500000,0.500000,1568671787,4,1,65536,0,1,1.100000,START
DEBUG: caught signal to interrupt (Child exited).
Program ./harness launched with PID: 32204
Program exited with status 0
Cleaning up
 Zeroed uncore PMU registers
FIRST ./../pcm/pcm.x -csv=hashtable_cuckoo_pcmOut/2019-09-16T17:09:47-05:00 -yc 4 -yc 5 -yc 6 -yc 7 -yc 8 --external_program ./harness --trials 5 --tracktemp --inserts 25000 --qp .5 -t 4 -i 15 -a 1 --lines .25 --regtemp --args --sc 4 --ec 8

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : yes
Number of physical cores: 4
Number of logical cores: 8
Number of online logical cores: 8
Threads (logical cores) per physical core: 2
Num sockets: 1
Physical cores per socket: 4
Core PMU (perfmon) version: 4
Number of core PMU generic (programmable) counters: 3
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
The processor is not susceptible to Rogue Data Cache Load: yes
The processor supports enhanced IBRS                     : no
Package thermal spec power: 15 Watt; Package minimum power: 0 Watt; Package maximum power: 0 Watt; 
opening /dev/mem failed: errno is 1 (Operation not permitted)
Can not read memory controller counter information from PCI configuration space. Access to memory bandwidth counters is not possible.
You must be root to access these SandyBridge/IvyBridge/Haswell counters in PCM. 
Secure Boot detected. Using Linux perf for uncore PMU programming.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf

Detected Intel(R) Core(TM) i7-8565U CPU @ 1.80GHz "Intel(r) microarchitecture codename Kabylake" stepping 11

Executing "./harness" command:
Enforcing temp:	51.000000	53.000000	54.000000	56.000000
Invalid core range specified!
GPP,SP,numInsertions, trialsToRun, stopError, alpha, beta, queryPercentage,deletePercentage, randomSeed, nthreads,HashAttempts,InitSize,cooloff,enfTemp,tempvar,HEADING
cuckoo/cpp/remain:V:harness:0.2,OMR:V/h:0.2,25000,5,0.000000,0.500000,0.500000,0.500000,0.500000,1568671787,4,1,32768,0,1,1.100000,START
DEBUG: caught signal to interrupt (Child exited).
Program ./harness launched with PID: 32225
Program exited with status 0
Cleaning up
 Zeroed uncore PMU registers
FIRST ./../pcm/pcm.x -csv=hashtable_cuckoo_pcmOut/2019-09-16T17:09:47-05:00 -yc 4 -yc 5 -yc 6 -yc 7 -yc 8 --external_program ./harness --trials 5 --tracktemp --inserts 25000 --qp .5 -t 4 -i 15 -a 1 --lines .5 --regtemp --args --sc 4 --ec 8

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : yes
Number of physical cores: 4
Number of logical cores: 8
Number of online logical cores: 8
Threads (logical cores) per physical core: 2
Num sockets: 1
Physical cores per socket: 4
Core PMU (perfmon) version: 4
Number of core PMU generic (programmable) counters: 3
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
The processor is not susceptible to Rogue Data Cache Load: yes
The processor supports enhanced IBRS                     : no
Package thermal spec power: 15 Watt; Package minimum power: 0 Watt; Package maximum power: 0 Watt; 
opening /dev/mem failed: errno is 1 (Operation not permitted)
Can not read memory controller counter information from PCI configuration space. Access to memory bandwidth counters is not possible.
You must be root to access these SandyBridge/IvyBridge/Haswell counters in PCM. 
Secure Boot detected. Using Linux perf for uncore PMU programming.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf

Detected Intel(R) Core(TM) i7-8565U CPU @ 1.80GHz "Intel(r) microarchitecture codename Kabylake" stepping 11

Executing "./harness" command:
Enforcing temp:	51.000000	53.000000	54.000000	56.000000
Invalid core range specified!
GPP,SP,numInsertions, trialsToRun, stopError, alpha, beta, queryPercentage,deletePercentage, randomSeed, nthreads,HashAttempts,InitSize,cooloff,enfTemp,tempvar,HEADING
cuckoo/cpp/remain:V:harness:0.2,OMR:V/h:0.2,25000,5,0.000000,0.500000,0.500000,0.500000,0.500000,1568671787,4,1,32768,0,1,1.100000,START
DEBUG: caught signal to interrupt (Child exited).
Program ./harness launched with PID: 32240
Program exited with status 0
Cleaning up
 Zeroed uncore PMU registers
FIRST ./../pcm/pcm.x -csv=hashtable_cuckoo_pcmOut/2019-09-16T17:09:47-05:00 -yc 4 -yc 5 -yc 6 -yc 7 -yc 8 --external_program ./harness --trials 5 --tracktemp --inserts 25000 --qp .5 -t 4 -i 15 -a 1 --lines 1 --regtemp --args --sc 4 --ec 8

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : yes
Number of physical cores: 4
Number of logical cores: 8
Number of online logical cores: 8
Threads (logical cores) per physical core: 2
Num sockets: 1
Physical cores per socket: 4
Core PMU (perfmon) version: 4
Number of core PMU generic (programmable) counters: 3
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
The processor is not susceptible to Rogue Data Cache Load: yes
The processor supports enhanced IBRS                     : no
Package thermal spec power: 15 Watt; Package minimum power: 0 Watt; Package maximum power: 0 Watt; 
opening /dev/mem failed: errno is 1 (Operation not permitted)
Can not read memory controller counter information from PCI configuration space. Access to memory bandwidth counters is not possible.
You must be root to access these SandyBridge/IvyBridge/Haswell counters in PCM. 
Secure Boot detected. Using Linux perf for uncore PMU programming.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf

Detected Intel(R) Core(TM) i7-8565U CPU @ 1.80GHz "Intel(r) microarchitecture codename Kabylake" stepping 11

Executing "./harness" command:
Enforcing temp:	51.000000	53.000000	54.000000	56.000000
Invalid core range specified!
GPP,SP,numInsertions, trialsToRun, stopError, alpha, beta, queryPercentage,deletePercentage, randomSeed, nthreads,HashAttempts,InitSize,cooloff,enfTemp,tempvar,HEADING
cuckoo/cpp/remain:V:harness:0.2,OMR:V/h:0.2,25000,5,0.000000,0.500000,0.500000,0.500000,0.500000,1568671787,4,1,32768,0,1,1.100000,START
DEBUG: caught signal to interrupt (Child exited).
Program ./harness launched with PID: 32255
Program exited with status 0
Cleaning up
 Zeroed uncore PMU registers
FIRST ./../pcm/pcm.x -csv=hashtable_cuckoo_pcmOut/2019-09-16T17:09:47-05:00 -yc 4 -yc 5 -yc 6 -yc 7 -yc 8 --external_program ./harness --trials 5 --tracktemp --inserts 25000 --qp .5 -t 4 -i 15 -a 1 --lines 2 --regtemp --args --sc 4 --ec 8

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : yes
Number of physical cores: 4
Number of logical cores: 8
Number of online logical cores: 8
Threads (logical cores) per physical core: 2
Num sockets: 1
Physical cores per socket: 4
Core PMU (perfmon) version: 4
Number of core PMU generic (programmable) counters: 3
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
The processor is not susceptible to Rogue Data Cache Load: yes
The processor supports enhanced IBRS                     : no
Package thermal spec power: 15 Watt; Package minimum power: 0 Watt; Package maximum power: 0 Watt; 
opening /dev/mem failed: errno is 1 (Operation not permitted)
Can not read memory controller counter information from PCI configuration space. Access to memory bandwidth counters is not possible.
You must be root to access these SandyBridge/IvyBridge/Haswell counters in PCM. 
Secure Boot detected. Using Linux perf for uncore PMU programming.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf

Detected Intel(R) Core(TM) i7-8565U CPU @ 1.80GHz "Intel(r) microarchitecture codename Kabylake" stepping 11

Executing "./harness" command:
Enforcing temp:	51.000000	53.000000	54.000000	56.000000
Invalid core range specified!
GPP,SP,numInsertions, trialsToRun, stopError, alpha, beta, queryPercentage,deletePercentage, randomSeed, nthreads,HashAttempts,InitSize,cooloff,enfTemp,tempvar,HEADING
cuckoo/cpp/remain:V:harness:0.2,OMR:V/h:0.2,25000,5,0.000000,0.500000,0.500000,0.500000,0.500000,1568671787,4,1,32768,0,1,1.100000,START
DEBUG: caught signal to interrupt (Child exited).
Program ./harness launched with PID: 32270
Program exited with status 0
Cleaning up
 Zeroed uncore PMU registers
ALL DONE!
