$date
	Sat Apr 18 19:37:53 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var wire 1 ! z $end
$upscope $end
$scope module testbench $end
$var wire 2 " cs [1:0] $end
$upscope $end
$scope module testbench $end
$var wire 2 # ns [1:0] $end
$upscope $end
$scope module testbench $end
$var reg 1 $ w $end
$upscope $end
$scope module testbench $end
$var reg 1 % rst $end
$upscope $end
$scope module testbench $end
$var reg 1 & clk $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1&
1%
0$
b10 #
b0 "
0!
$end
#20
b11 #
0&
1$
0%
#40
1!
b1 #
b11 "
1&
#60
0&
#80
0!
b0 #
b1 "
1&
#100
b1 #
0&
0$
#120
1&
#140
b0 #
0&
1$
#160
b11 #
b0 "
1&
#180
b10 #
0&
0$
#200
b11 #
b10 "
1&
#220
b0 #
0&
1$
#240
b11 #
b0 "
1&
#260
b10 #
0&
0$
#280
b11 #
b10 "
1&
#300
0&
#320
1!
b10 #
b11 "
1&
#340
b1 #
0&
1$
#360
0!
b0 #
b1 "
1&
#380
0&
#400
b11 #
b0 "
1&
#420
b10 #
0&
0$
#440
b11 #
b10 "
1&
#460
0&
#480
1!
b10 #
b11 "
1&
#500
0&
#520
0!
b11 #
b10 "
1&
#540
0&
#560
1!
b10 #
b11 "
1&
#580
b1 #
0&
1$
#600
0!
b0 #
b1 "
1&
#620
b1 #
0&
0$
#640
1&
#660
b0 #
0&
1$
#680
b11 #
b0 "
1&
#700
b10 #
0&
0$
#720
b11 #
b10 "
1&
#740
b0 #
0&
1$
#760
b11 #
b0 "
1&
#780
0&
#800
1!
b1 #
b11 "
1&
#820
b10 #
0&
0$
#840
0!
b11 #
b10 "
1&
#860
b0 #
0&
1$
#880
b11 #
b0 "
1&
#900
b10 #
0&
0$
#920
b11 #
b10 "
1&
#940
b0 #
0&
1$
#960
b11 #
b0 "
1&
#980
b10 #
0&
0$
#1000
b11 #
b10 "
1&
#1020
0&
#1040
1!
b10 #
b11 "
1&
#1060
b1 #
0&
1$
#1080
0!
b0 #
b1 "
1&
#1100
0&
#1120
b11 #
b0 "
1&
#1140
b10 #
0&
0$
#1160
b11 #
b10 "
1&
#1180
0&
#1200
1!
b10 #
b11 "
1&
#1220
0&
#1240
0!
b11 #
b10 "
1&
#1260
0&
#1280
1!
b10 #
b11 "
1&
#1300
0&
#1320
0!
b11 #
b10 "
1&
#1340
0&
#1360
1!
b10 #
b11 "
1&
#1380
0&
#1400
0!
b11 #
b10 "
1&
#1420
b0 #
0&
1$
#1440
b11 #
b0 "
1&
#1460
b10 #
0&
0$
#1480
b11 #
b10 "
1&
#1500
0&
#1520
1!
b10 #
b11 "
1&
#1540
b1 #
0&
1$
#1560
0!
b0 #
b1 "
1&
#1580
0&
#1600
b11 #
b0 "
1&
#1620
b10 #
0&
0$
#1640
b11 #
b10 "
1&
#1660
0&
#1680
1!
b10 #
b11 "
1&
#1700
0&
#1720
0!
b11 #
b10 "
1&
#1740
0&
#1760
1!
b10 #
b11 "
1&
#1780
b1 #
0&
1$
#1800
0!
b0 #
b1 "
1&
#1820
0&
#1840
b11 #
b0 "
1&
#1860
0&
