#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_00000193018df250 .scope module, "SingleCycle_sim" "SingleCycle_sim" 2 25;
 .timescale 0 0;
v000001930191d4f0_0 .net "PC", 31 0, v0000019301916ca0_0;  1 drivers
v000001930191d090_0 .var "clk", 0 0;
v000001930191dbd0_0 .net "clkout", 0 0, L_0000019301976430;  1 drivers
v000001930191d8b0_0 .net "cycles_consumed", 31 0, v000001930191c690_0;  1 drivers
v000001930191c9b0_0 .var "rst", 0 0;
S_00000193018df570 .scope module, "cpu" "SC_CPU" 2 31, 3 1 0, S_00000193018df250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
    .port_info 4 /OUTPUT 1 "clk";
P_00000193018f1810 .param/l "RType" 0 4 2, C4<000000>;
P_00000193018f1848 .param/l "add" 0 4 5, C4<100000>;
P_00000193018f1880 .param/l "addi" 0 4 8, C4<001000>;
P_00000193018f18b8 .param/l "addu" 0 4 5, C4<100001>;
P_00000193018f18f0 .param/l "and_" 0 4 5, C4<100100>;
P_00000193018f1928 .param/l "andi" 0 4 8, C4<001100>;
P_00000193018f1960 .param/l "beq" 0 4 10, C4<000100>;
P_00000193018f1998 .param/l "bne" 0 4 10, C4<000101>;
P_00000193018f19d0 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_00000193018f1a08 .param/l "j" 0 4 12, C4<000010>;
P_00000193018f1a40 .param/l "jal" 0 4 12, C4<000011>;
P_00000193018f1a78 .param/l "jr" 0 4 6, C4<001000>;
P_00000193018f1ab0 .param/l "lw" 0 4 8, C4<100011>;
P_00000193018f1ae8 .param/l "nor_" 0 4 5, C4<100111>;
P_00000193018f1b20 .param/l "or_" 0 4 5, C4<100101>;
P_00000193018f1b58 .param/l "ori" 0 4 8, C4<001101>;
P_00000193018f1b90 .param/l "sgt" 0 4 6, C4<101011>;
P_00000193018f1bc8 .param/l "sll" 0 4 6, C4<000000>;
P_00000193018f1c00 .param/l "slt" 0 4 5, C4<101010>;
P_00000193018f1c38 .param/l "slti" 0 4 8, C4<101010>;
P_00000193018f1c70 .param/l "srl" 0 4 6, C4<000010>;
P_00000193018f1ca8 .param/l "sub" 0 4 5, C4<100010>;
P_00000193018f1ce0 .param/l "subu" 0 4 5, C4<100011>;
P_00000193018f1d18 .param/l "sw" 0 4 8, C4<101011>;
P_00000193018f1d50 .param/l "xor_" 0 4 5, C4<100110>;
P_00000193018f1d88 .param/l "xori" 0 4 8, C4<001110>;
L_0000019301976a50 .functor NOT 1, v000001930191c9b0_0, C4<0>, C4<0>, C4<0>;
L_0000019301976900 .functor NOT 1, v000001930191c9b0_0, C4<0>, C4<0>, C4<0>;
L_0000019301976190 .functor NOT 1, v000001930191c9b0_0, C4<0>, C4<0>, C4<0>;
L_0000019301976350 .functor NOT 1, v000001930191c9b0_0, C4<0>, C4<0>, C4<0>;
L_0000019301976820 .functor NOT 1, v000001930191c9b0_0, C4<0>, C4<0>, C4<0>;
L_0000019301976040 .functor NOT 1, v000001930191c9b0_0, C4<0>, C4<0>, C4<0>;
L_0000019301976970 .functor NOT 1, v000001930191c9b0_0, C4<0>, C4<0>, C4<0>;
L_0000019301976ac0 .functor NOT 1, v000001930191c9b0_0, C4<0>, C4<0>, C4<0>;
L_0000019301976430 .functor OR 1, v000001930191d090_0, v00000193018e6c80_0, C4<0>, C4<0>;
L_0000019301975e10 .functor OR 1, L_00000193019bf650, L_00000193019bf010, C4<0>, C4<0>;
L_00000193019769e0 .functor AND 1, L_00000193019bf330, L_00000193019bf510, C4<1>, C4<1>;
L_0000019301975e80 .functor NOT 1, v000001930191c9b0_0, C4<0>, C4<0>, C4<0>;
L_0000019301976b30 .functor OR 1, L_00000193019bf150, L_00000193019bf290, C4<0>, C4<0>;
L_0000019301976120 .functor OR 1, L_0000019301976b30, L_00000193019c09b0, C4<0>, C4<0>;
L_0000019301976200 .functor OR 1, L_00000193019bef70, L_00000193019d29d0, C4<0>, C4<0>;
L_00000193019765f0 .functor AND 1, L_00000193019beed0, L_0000019301976200, C4<1>, C4<1>;
L_00000193019762e0 .functor OR 1, L_00000193019d15d0, L_00000193019d2610, C4<0>, C4<0>;
L_0000019301975fd0 .functor AND 1, L_00000193019d13f0, L_00000193019762e0, C4<1>, C4<1>;
L_00000193019766d0 .functor NOT 1, L_0000019301976430, C4<0>, C4<0>, C4<0>;
v0000019301917560_0 .net "ALUOp", 3 0, v00000193018e8260_0;  1 drivers
v0000019301917600_0 .net "ALUResult", 31 0, v0000019301916980_0;  1 drivers
v0000019301917740_0 .net "ALUSrc", 0 0, v00000193018e8300_0;  1 drivers
v0000019301919390_0 .net "ALUin2", 31 0, L_00000193019d2c50;  1 drivers
v0000019301919570_0 .net "MemReadEn", 0 0, v00000193018e70e0_0;  1 drivers
v0000019301918710_0 .net "MemWriteEn", 0 0, v00000193018e7180_0;  1 drivers
v0000019301919070_0 .net "MemtoReg", 0 0, v00000193018e77c0_0;  1 drivers
v00000193019199d0_0 .net "PC", 31 0, v0000019301916ca0_0;  alias, 1 drivers
v0000019301918030_0 .net "PCPlus1", 31 0, L_00000193019bffb0;  1 drivers
v0000019301918c10_0 .net "PCsrc", 0 0, v0000019301917240_0;  1 drivers
v0000019301919430_0 .net "RegDst", 0 0, v00000193018e6b40_0;  1 drivers
v0000019301919a70_0 .net "RegWriteEn", 0 0, v00000193018e7400_0;  1 drivers
v00000193019194d0_0 .net "WriteRegister", 4 0, L_00000193019bf5b0;  1 drivers
v0000019301919610_0 .net *"_ivl_0", 0 0, L_0000019301976a50;  1 drivers
L_0000019301976e20 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000019301918350_0 .net/2u *"_ivl_10", 4 0, L_0000019301976e20;  1 drivers
L_0000019301977210 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000193019188f0_0 .net *"_ivl_101", 15 0, L_0000019301977210;  1 drivers
v0000019301919250_0 .net *"_ivl_102", 31 0, L_00000193019c0550;  1 drivers
L_0000019301977258 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000193019180d0_0 .net *"_ivl_105", 25 0, L_0000019301977258;  1 drivers
L_00000193019772a0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000019301919750_0 .net/2u *"_ivl_106", 31 0, L_00000193019772a0;  1 drivers
v0000019301918670_0 .net *"_ivl_108", 0 0, L_00000193019bf330;  1 drivers
L_00000193019772e8 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v0000019301918b70_0 .net/2u *"_ivl_110", 5 0, L_00000193019772e8;  1 drivers
v00000193019196b0_0 .net *"_ivl_112", 0 0, L_00000193019bf510;  1 drivers
v0000019301917f90_0 .net *"_ivl_115", 0 0, L_00000193019769e0;  1 drivers
v0000019301918cb0_0 .net *"_ivl_116", 47 0, L_00000193019bfe70;  1 drivers
L_0000019301977330 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000193019197f0_0 .net *"_ivl_119", 15 0, L_0000019301977330;  1 drivers
L_0000019301976e68 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000019301919d90_0 .net/2u *"_ivl_12", 5 0, L_0000019301976e68;  1 drivers
v0000019301918d50_0 .net *"_ivl_120", 47 0, L_00000193019c0370;  1 drivers
L_0000019301977378 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000019301918170_0 .net *"_ivl_123", 15 0, L_0000019301977378;  1 drivers
v0000019301918df0_0 .net *"_ivl_125", 0 0, L_00000193019bf1f0;  1 drivers
v0000019301918e90_0 .net *"_ivl_126", 31 0, L_00000193019bfab0;  1 drivers
v0000019301918f30_0 .net *"_ivl_128", 47 0, L_00000193019bf0b0;  1 drivers
v0000019301919110_0 .net *"_ivl_130", 47 0, L_00000193019c0410;  1 drivers
v0000019301918fd0_0 .net *"_ivl_132", 47 0, L_00000193019c05f0;  1 drivers
v00000193019191b0_0 .net *"_ivl_134", 47 0, L_00000193019c0690;  1 drivers
v00000193019192f0_0 .net *"_ivl_14", 0 0, L_000001930191ca50;  1 drivers
v0000019301918210_0 .net *"_ivl_140", 0 0, L_0000019301975e80;  1 drivers
L_0000019301977408 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000019301918850_0 .net/2u *"_ivl_142", 31 0, L_0000019301977408;  1 drivers
L_00000193019774e0 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v00000193019185d0_0 .net/2u *"_ivl_146", 5 0, L_00000193019774e0;  1 drivers
v00000193019183f0_0 .net *"_ivl_148", 0 0, L_00000193019bf150;  1 drivers
L_0000019301977528 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v0000019301918490_0 .net/2u *"_ivl_150", 5 0, L_0000019301977528;  1 drivers
v00000193019182b0_0 .net *"_ivl_152", 0 0, L_00000193019bf290;  1 drivers
v0000019301919890_0 .net *"_ivl_155", 0 0, L_0000019301976b30;  1 drivers
L_0000019301977570 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v0000019301918990_0 .net/2u *"_ivl_156", 5 0, L_0000019301977570;  1 drivers
v0000019301919930_0 .net *"_ivl_158", 0 0, L_00000193019c09b0;  1 drivers
L_0000019301976eb0 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0000019301919b10_0 .net/2u *"_ivl_16", 4 0, L_0000019301976eb0;  1 drivers
v0000019301919bb0_0 .net *"_ivl_161", 0 0, L_0000019301976120;  1 drivers
L_00000193019775b8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000193019187b0_0 .net/2u *"_ivl_162", 15 0, L_00000193019775b8;  1 drivers
v0000019301918530_0 .net *"_ivl_164", 31 0, L_00000193019c0c30;  1 drivers
v0000019301919e30_0 .net *"_ivl_167", 0 0, L_00000193019bf8d0;  1 drivers
v0000019301918a30_0 .net *"_ivl_168", 15 0, L_00000193019bf970;  1 drivers
v0000019301919c50_0 .net *"_ivl_170", 31 0, L_00000193019bfb50;  1 drivers
v0000019301919cf0_0 .net *"_ivl_174", 31 0, L_00000193019bfdd0;  1 drivers
L_0000019301977600 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000019301918ad0_0 .net *"_ivl_177", 25 0, L_0000019301977600;  1 drivers
L_0000019301977648 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001930191bbc0_0 .net/2u *"_ivl_178", 31 0, L_0000019301977648;  1 drivers
v000001930191b120_0 .net *"_ivl_180", 0 0, L_00000193019beed0;  1 drivers
L_0000019301977690 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001930191b4e0_0 .net/2u *"_ivl_182", 5 0, L_0000019301977690;  1 drivers
v000001930191a360_0 .net *"_ivl_184", 0 0, L_00000193019bef70;  1 drivers
L_00000193019776d8 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001930191afe0_0 .net/2u *"_ivl_186", 5 0, L_00000193019776d8;  1 drivers
v000001930191b080_0 .net *"_ivl_188", 0 0, L_00000193019d29d0;  1 drivers
v000001930191a9a0_0 .net *"_ivl_19", 4 0, L_000001930191cb90;  1 drivers
v000001930191b1c0_0 .net *"_ivl_191", 0 0, L_0000019301976200;  1 drivers
v000001930191a900_0 .net *"_ivl_193", 0 0, L_00000193019765f0;  1 drivers
L_0000019301977720 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001930191b260_0 .net/2u *"_ivl_194", 5 0, L_0000019301977720;  1 drivers
v000001930191b440_0 .net *"_ivl_196", 0 0, L_00000193019d2930;  1 drivers
L_0000019301977768 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001930191af40_0 .net/2u *"_ivl_198", 31 0, L_0000019301977768;  1 drivers
L_0000019301976dd8 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001930191b580_0 .net/2u *"_ivl_2", 5 0, L_0000019301976dd8;  1 drivers
v000001930191b800_0 .net *"_ivl_20", 4 0, L_000001930191d270;  1 drivers
v000001930191a4a0_0 .net *"_ivl_200", 31 0, L_00000193019d1170;  1 drivers
v000001930191aa40_0 .net *"_ivl_204", 31 0, L_00000193019d0e50;  1 drivers
L_00000193019777b0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001930191b8a0_0 .net *"_ivl_207", 25 0, L_00000193019777b0;  1 drivers
L_00000193019777f8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001930191ab80_0 .net/2u *"_ivl_208", 31 0, L_00000193019777f8;  1 drivers
v000001930191acc0_0 .net *"_ivl_210", 0 0, L_00000193019d13f0;  1 drivers
L_0000019301977840 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001930191a400_0 .net/2u *"_ivl_212", 5 0, L_0000019301977840;  1 drivers
v000001930191b300_0 .net *"_ivl_214", 0 0, L_00000193019d15d0;  1 drivers
L_0000019301977888 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001930191a540_0 .net/2u *"_ivl_216", 5 0, L_0000019301977888;  1 drivers
v000001930191bc60_0 .net *"_ivl_218", 0 0, L_00000193019d2610;  1 drivers
v000001930191ac20_0 .net *"_ivl_221", 0 0, L_00000193019762e0;  1 drivers
v000001930191a220_0 .net *"_ivl_223", 0 0, L_0000019301975fd0;  1 drivers
L_00000193019778d0 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001930191b940_0 .net/2u *"_ivl_224", 5 0, L_00000193019778d0;  1 drivers
v000001930191aea0_0 .net *"_ivl_226", 0 0, L_00000193019d1710;  1 drivers
v000001930191ae00_0 .net *"_ivl_228", 31 0, L_00000193019d1670;  1 drivers
v000001930191bda0_0 .net *"_ivl_24", 0 0, L_0000019301976190;  1 drivers
L_0000019301976ef8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001930191be40_0 .net/2u *"_ivl_26", 4 0, L_0000019301976ef8;  1 drivers
v000001930191bd00_0 .net *"_ivl_29", 4 0, L_000001930191d630;  1 drivers
v000001930191b3a0_0 .net *"_ivl_32", 0 0, L_0000019301976350;  1 drivers
L_0000019301976f40 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001930191b9e0_0 .net/2u *"_ivl_34", 4 0, L_0000019301976f40;  1 drivers
v000001930191a7c0_0 .net *"_ivl_37", 4 0, L_000001930191bfb0;  1 drivers
v000001930191a680_0 .net *"_ivl_40", 0 0, L_0000019301976820;  1 drivers
L_0000019301976f88 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001930191aae0_0 .net/2u *"_ivl_42", 15 0, L_0000019301976f88;  1 drivers
v000001930191b620_0 .net *"_ivl_45", 15 0, L_00000193019c0050;  1 drivers
v000001930191b6c0_0 .net *"_ivl_48", 0 0, L_0000019301976040;  1 drivers
v000001930191a5e0_0 .net *"_ivl_5", 5 0, L_000001930191d590;  1 drivers
L_0000019301976fd0 .functor BUFT 1, C4<0000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001930191b760_0 .net/2u *"_ivl_50", 36 0, L_0000019301976fd0;  1 drivers
L_0000019301977018 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001930191ba80_0 .net/2u *"_ivl_52", 31 0, L_0000019301977018;  1 drivers
v000001930191bb20_0 .net *"_ivl_55", 4 0, L_00000193019c0af0;  1 drivers
v000001930191a720_0 .net *"_ivl_56", 36 0, L_00000193019c0b90;  1 drivers
v000001930191ad60_0 .net *"_ivl_58", 36 0, L_00000193019bff10;  1 drivers
v0000019301919fa0_0 .net *"_ivl_62", 0 0, L_0000019301976970;  1 drivers
L_0000019301977060 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001930191a040_0 .net/2u *"_ivl_64", 5 0, L_0000019301977060;  1 drivers
v000001930191a0e0_0 .net *"_ivl_67", 5 0, L_00000193019bfa10;  1 drivers
v000001930191a180_0 .net *"_ivl_70", 0 0, L_0000019301976ac0;  1 drivers
L_00000193019770a8 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001930191a2c0_0 .net/2u *"_ivl_72", 57 0, L_00000193019770a8;  1 drivers
L_00000193019770f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001930191a860_0 .net/2u *"_ivl_74", 31 0, L_00000193019770f0;  1 drivers
v000001930191c370_0 .net *"_ivl_77", 25 0, L_00000193019c0cd0;  1 drivers
v000001930191d810_0 .net *"_ivl_78", 57 0, L_00000193019c0230;  1 drivers
v000001930191ceb0_0 .net *"_ivl_8", 0 0, L_0000019301976900;  1 drivers
v000001930191d130_0 .net *"_ivl_80", 57 0, L_00000193019c07d0;  1 drivers
L_0000019301977138 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001930191c550_0 .net/2u *"_ivl_84", 31 0, L_0000019301977138;  1 drivers
L_0000019301977180 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001930191caf0_0 .net/2u *"_ivl_88", 5 0, L_0000019301977180;  1 drivers
v000001930191c5f0_0 .net *"_ivl_90", 0 0, L_00000193019bf650;  1 drivers
L_00000193019771c8 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001930191da90_0 .net/2u *"_ivl_92", 5 0, L_00000193019771c8;  1 drivers
v000001930191d950_0 .net *"_ivl_94", 0 0, L_00000193019bf010;  1 drivers
v000001930191c050_0 .net *"_ivl_97", 0 0, L_0000019301975e10;  1 drivers
v000001930191c410_0 .net *"_ivl_98", 47 0, L_00000193019c0870;  1 drivers
v000001930191d1d0_0 .net "adderResult", 31 0, L_00000193019bee30;  1 drivers
v000001930191d9f0_0 .net "address", 31 0, L_00000193019c04b0;  1 drivers
v000001930191c910_0 .net "clk", 0 0, L_0000019301976430;  alias, 1 drivers
v000001930191c690_0 .var "cycles_consumed", 31 0;
v000001930191ce10_0 .net "extImm", 31 0, L_00000193019bfd30;  1 drivers
v000001930191c190_0 .net "funct", 5 0, L_00000193019c02d0;  1 drivers
v000001930191cf50_0 .net "hlt", 0 0, v00000193018e6c80_0;  1 drivers
v000001930191cd70_0 .net "imm", 15 0, L_00000193019bfbf0;  1 drivers
v000001930191cff0_0 .net "immediate", 31 0, L_00000193019d1c10;  1 drivers
v000001930191ccd0_0 .net "input_clk", 0 0, v000001930191d090_0;  1 drivers
v000001930191d3b0_0 .net "instruction", 31 0, L_00000193019bf790;  1 drivers
v000001930191c730_0 .net "memoryReadData", 31 0, v0000019301917b00_0;  1 drivers
v000001930191c4b0_0 .net "nextPC", 31 0, L_00000193019bf6f0;  1 drivers
v000001930191c0f0_0 .net "opcode", 5 0, L_000001930191dc70;  1 drivers
v000001930191c7d0_0 .net "rd", 4 0, L_000001930191d310;  1 drivers
v000001930191cc30_0 .net "readData1", 31 0, L_0000019301976ba0;  1 drivers
v000001930191c870_0 .net "readData1_w", 31 0, L_00000193019d1d50;  1 drivers
v000001930191d450_0 .net "readData2", 31 0, L_0000019301976c10;  1 drivers
v000001930191dd10_0 .net "rs", 4 0, L_000001930191de50;  1 drivers
v000001930191d6d0_0 .net "rst", 0 0, v000001930191c9b0_0;  1 drivers
v000001930191db30_0 .net "rt", 4 0, L_00000193019c00f0;  1 drivers
v000001930191c230_0 .net "shamt", 31 0, L_00000193019c0190;  1 drivers
v000001930191ddb0_0 .net "wire_instruction", 31 0, L_00000193019760b0;  1 drivers
v000001930191c2d0_0 .net "writeData", 31 0, L_00000193019d1ad0;  1 drivers
v000001930191d770_0 .net "zero", 0 0, L_00000193019d1fd0;  1 drivers
L_000001930191d590 .part L_00000193019bf790, 26, 6;
L_000001930191dc70 .functor MUXZ 6, L_000001930191d590, L_0000019301976dd8, L_0000019301976a50, C4<>;
L_000001930191ca50 .cmp/eq 6, L_000001930191dc70, L_0000019301976e68;
L_000001930191cb90 .part L_00000193019bf790, 11, 5;
L_000001930191d270 .functor MUXZ 5, L_000001930191cb90, L_0000019301976eb0, L_000001930191ca50, C4<>;
L_000001930191d310 .functor MUXZ 5, L_000001930191d270, L_0000019301976e20, L_0000019301976900, C4<>;
L_000001930191d630 .part L_00000193019bf790, 21, 5;
L_000001930191de50 .functor MUXZ 5, L_000001930191d630, L_0000019301976ef8, L_0000019301976190, C4<>;
L_000001930191bfb0 .part L_00000193019bf790, 16, 5;
L_00000193019c00f0 .functor MUXZ 5, L_000001930191bfb0, L_0000019301976f40, L_0000019301976350, C4<>;
L_00000193019c0050 .part L_00000193019bf790, 0, 16;
L_00000193019bfbf0 .functor MUXZ 16, L_00000193019c0050, L_0000019301976f88, L_0000019301976820, C4<>;
L_00000193019c0af0 .part L_00000193019bf790, 6, 5;
L_00000193019c0b90 .concat [ 5 32 0 0], L_00000193019c0af0, L_0000019301977018;
L_00000193019bff10 .functor MUXZ 37, L_00000193019c0b90, L_0000019301976fd0, L_0000019301976040, C4<>;
L_00000193019c0190 .part L_00000193019bff10, 0, 32;
L_00000193019bfa10 .part L_00000193019bf790, 0, 6;
L_00000193019c02d0 .functor MUXZ 6, L_00000193019bfa10, L_0000019301977060, L_0000019301976970, C4<>;
L_00000193019c0cd0 .part L_00000193019bf790, 0, 26;
L_00000193019c0230 .concat [ 26 32 0 0], L_00000193019c0cd0, L_00000193019770f0;
L_00000193019c07d0 .functor MUXZ 58, L_00000193019c0230, L_00000193019770a8, L_0000019301976ac0, C4<>;
L_00000193019c04b0 .part L_00000193019c07d0, 0, 32;
L_00000193019bffb0 .arith/sum 32, v0000019301916ca0_0, L_0000019301977138;
L_00000193019bf650 .cmp/eq 6, L_000001930191dc70, L_0000019301977180;
L_00000193019bf010 .cmp/eq 6, L_000001930191dc70, L_00000193019771c8;
L_00000193019c0870 .concat [ 32 16 0 0], L_00000193019c04b0, L_0000019301977210;
L_00000193019c0550 .concat [ 6 26 0 0], L_000001930191dc70, L_0000019301977258;
L_00000193019bf330 .cmp/eq 32, L_00000193019c0550, L_00000193019772a0;
L_00000193019bf510 .cmp/eq 6, L_00000193019c02d0, L_00000193019772e8;
L_00000193019bfe70 .concat [ 32 16 0 0], L_0000019301976ba0, L_0000019301977330;
L_00000193019c0370 .concat [ 32 16 0 0], v0000019301916ca0_0, L_0000019301977378;
L_00000193019bf1f0 .part L_00000193019bfbf0, 15, 1;
LS_00000193019bfab0_0_0 .concat [ 1 1 1 1], L_00000193019bf1f0, L_00000193019bf1f0, L_00000193019bf1f0, L_00000193019bf1f0;
LS_00000193019bfab0_0_4 .concat [ 1 1 1 1], L_00000193019bf1f0, L_00000193019bf1f0, L_00000193019bf1f0, L_00000193019bf1f0;
LS_00000193019bfab0_0_8 .concat [ 1 1 1 1], L_00000193019bf1f0, L_00000193019bf1f0, L_00000193019bf1f0, L_00000193019bf1f0;
LS_00000193019bfab0_0_12 .concat [ 1 1 1 1], L_00000193019bf1f0, L_00000193019bf1f0, L_00000193019bf1f0, L_00000193019bf1f0;
LS_00000193019bfab0_0_16 .concat [ 1 1 1 1], L_00000193019bf1f0, L_00000193019bf1f0, L_00000193019bf1f0, L_00000193019bf1f0;
LS_00000193019bfab0_0_20 .concat [ 1 1 1 1], L_00000193019bf1f0, L_00000193019bf1f0, L_00000193019bf1f0, L_00000193019bf1f0;
LS_00000193019bfab0_0_24 .concat [ 1 1 1 1], L_00000193019bf1f0, L_00000193019bf1f0, L_00000193019bf1f0, L_00000193019bf1f0;
LS_00000193019bfab0_0_28 .concat [ 1 1 1 1], L_00000193019bf1f0, L_00000193019bf1f0, L_00000193019bf1f0, L_00000193019bf1f0;
LS_00000193019bfab0_1_0 .concat [ 4 4 4 4], LS_00000193019bfab0_0_0, LS_00000193019bfab0_0_4, LS_00000193019bfab0_0_8, LS_00000193019bfab0_0_12;
LS_00000193019bfab0_1_4 .concat [ 4 4 4 4], LS_00000193019bfab0_0_16, LS_00000193019bfab0_0_20, LS_00000193019bfab0_0_24, LS_00000193019bfab0_0_28;
L_00000193019bfab0 .concat [ 16 16 0 0], LS_00000193019bfab0_1_0, LS_00000193019bfab0_1_4;
L_00000193019bf0b0 .concat [ 16 32 0 0], L_00000193019bfbf0, L_00000193019bfab0;
L_00000193019c0410 .arith/sum 48, L_00000193019c0370, L_00000193019bf0b0;
L_00000193019c05f0 .functor MUXZ 48, L_00000193019c0410, L_00000193019bfe70, L_00000193019769e0, C4<>;
L_00000193019c0690 .functor MUXZ 48, L_00000193019c05f0, L_00000193019c0870, L_0000019301975e10, C4<>;
L_00000193019bee30 .part L_00000193019c0690, 0, 32;
L_00000193019bf6f0 .functor MUXZ 32, L_00000193019bffb0, L_00000193019bee30, v0000019301917240_0, C4<>;
L_00000193019bf790 .functor MUXZ 32, L_00000193019760b0, L_0000019301977408, L_0000019301975e80, C4<>;
L_00000193019bf150 .cmp/eq 6, L_000001930191dc70, L_00000193019774e0;
L_00000193019bf290 .cmp/eq 6, L_000001930191dc70, L_0000019301977528;
L_00000193019c09b0 .cmp/eq 6, L_000001930191dc70, L_0000019301977570;
L_00000193019c0c30 .concat [ 16 16 0 0], L_00000193019bfbf0, L_00000193019775b8;
L_00000193019bf8d0 .part L_00000193019bfbf0, 15, 1;
LS_00000193019bf970_0_0 .concat [ 1 1 1 1], L_00000193019bf8d0, L_00000193019bf8d0, L_00000193019bf8d0, L_00000193019bf8d0;
LS_00000193019bf970_0_4 .concat [ 1 1 1 1], L_00000193019bf8d0, L_00000193019bf8d0, L_00000193019bf8d0, L_00000193019bf8d0;
LS_00000193019bf970_0_8 .concat [ 1 1 1 1], L_00000193019bf8d0, L_00000193019bf8d0, L_00000193019bf8d0, L_00000193019bf8d0;
LS_00000193019bf970_0_12 .concat [ 1 1 1 1], L_00000193019bf8d0, L_00000193019bf8d0, L_00000193019bf8d0, L_00000193019bf8d0;
L_00000193019bf970 .concat [ 4 4 4 4], LS_00000193019bf970_0_0, LS_00000193019bf970_0_4, LS_00000193019bf970_0_8, LS_00000193019bf970_0_12;
L_00000193019bfb50 .concat [ 16 16 0 0], L_00000193019bfbf0, L_00000193019bf970;
L_00000193019bfd30 .functor MUXZ 32, L_00000193019bfb50, L_00000193019c0c30, L_0000019301976120, C4<>;
L_00000193019bfdd0 .concat [ 6 26 0 0], L_000001930191dc70, L_0000019301977600;
L_00000193019beed0 .cmp/eq 32, L_00000193019bfdd0, L_0000019301977648;
L_00000193019bef70 .cmp/eq 6, L_00000193019c02d0, L_0000019301977690;
L_00000193019d29d0 .cmp/eq 6, L_00000193019c02d0, L_00000193019776d8;
L_00000193019d2930 .cmp/eq 6, L_000001930191dc70, L_0000019301977720;
L_00000193019d1170 .functor MUXZ 32, L_00000193019bfd30, L_0000019301977768, L_00000193019d2930, C4<>;
L_00000193019d1c10 .functor MUXZ 32, L_00000193019d1170, L_00000193019c0190, L_00000193019765f0, C4<>;
L_00000193019d0e50 .concat [ 6 26 0 0], L_000001930191dc70, L_00000193019777b0;
L_00000193019d13f0 .cmp/eq 32, L_00000193019d0e50, L_00000193019777f8;
L_00000193019d15d0 .cmp/eq 6, L_00000193019c02d0, L_0000019301977840;
L_00000193019d2610 .cmp/eq 6, L_00000193019c02d0, L_0000019301977888;
L_00000193019d1710 .cmp/eq 6, L_000001930191dc70, L_00000193019778d0;
L_00000193019d1670 .functor MUXZ 32, L_0000019301976ba0, v0000019301916ca0_0, L_00000193019d1710, C4<>;
L_00000193019d1d50 .functor MUXZ 32, L_00000193019d1670, L_0000019301976c10, L_0000019301975fd0, C4<>;
S_00000193018df700 .scope module, "ALUMux" "mux2x1" 3 76, 5 1 0, S_00000193018df570;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_00000193018d2dd0 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_0000019301976270 .functor NOT 1, v00000193018e8300_0, C4<0>, C4<0>, C4<0>;
v00000193018e8080_0 .net *"_ivl_0", 0 0, L_0000019301976270;  1 drivers
v00000193018e7040_0 .net "in1", 31 0, L_0000019301976c10;  alias, 1 drivers
v00000193018e7680_0 .net "in2", 31 0, L_00000193019d1c10;  alias, 1 drivers
v00000193018e7ae0_0 .net "out", 31 0, L_00000193019d2c50;  alias, 1 drivers
v00000193018e6fa0_0 .net "s", 0 0, v00000193018e8300_0;  alias, 1 drivers
L_00000193019d2c50 .functor MUXZ 32, L_00000193019d1c10, L_0000019301976c10, L_0000019301976270, C4<>;
S_00000193018f0b80 .scope module, "CU" "controlUnit" 3 61, 6 1 0, S_00000193018df570;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "MemReadEn";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 4 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWriteEn";
    .port_info 8 /OUTPUT 1 "RegWriteEn";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "hlt";
P_0000019301970090 .param/l "RType" 0 4 2, C4<000000>;
P_00000193019700c8 .param/l "add" 0 4 5, C4<100000>;
P_0000019301970100 .param/l "addi" 0 4 8, C4<001000>;
P_0000019301970138 .param/l "addu" 0 4 5, C4<100001>;
P_0000019301970170 .param/l "and_" 0 4 5, C4<100100>;
P_00000193019701a8 .param/l "andi" 0 4 8, C4<001100>;
P_00000193019701e0 .param/l "beq" 0 4 10, C4<000100>;
P_0000019301970218 .param/l "bne" 0 4 10, C4<000101>;
P_0000019301970250 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_0000019301970288 .param/l "j" 0 4 12, C4<000010>;
P_00000193019702c0 .param/l "jal" 0 4 12, C4<000011>;
P_00000193019702f8 .param/l "jr" 0 4 6, C4<001000>;
P_0000019301970330 .param/l "lw" 0 4 8, C4<100011>;
P_0000019301970368 .param/l "nor_" 0 4 5, C4<100111>;
P_00000193019703a0 .param/l "or_" 0 4 5, C4<100101>;
P_00000193019703d8 .param/l "ori" 0 4 8, C4<001101>;
P_0000019301970410 .param/l "sgt" 0 4 6, C4<101011>;
P_0000019301970448 .param/l "sll" 0 4 6, C4<000000>;
P_0000019301970480 .param/l "slt" 0 4 5, C4<101010>;
P_00000193019704b8 .param/l "slti" 0 4 8, C4<101010>;
P_00000193019704f0 .param/l "srl" 0 4 6, C4<000010>;
P_0000019301970528 .param/l "sub" 0 4 5, C4<100010>;
P_0000019301970560 .param/l "subu" 0 4 5, C4<100011>;
P_0000019301970598 .param/l "sw" 0 4 8, C4<101011>;
P_00000193019705d0 .param/l "xor_" 0 4 5, C4<100110>;
P_0000019301970608 .param/l "xori" 0 4 8, C4<001110>;
v00000193018e8260_0 .var "ALUOp", 3 0;
v00000193018e8300_0 .var "ALUSrc", 0 0;
v00000193018e70e0_0 .var "MemReadEn", 0 0;
v00000193018e7180_0 .var "MemWriteEn", 0 0;
v00000193018e77c0_0 .var "MemtoReg", 0 0;
v00000193018e6b40_0 .var "RegDst", 0 0;
v00000193018e7400_0 .var "RegWriteEn", 0 0;
v00000193018e7fe0_0 .net "funct", 5 0, L_00000193019c02d0;  alias, 1 drivers
v00000193018e6c80_0 .var "hlt", 0 0;
v00000193018e7860_0 .net "opcode", 5 0, L_000001930191dc70;  alias, 1 drivers
v00000193018e83a0_0 .net "rst", 0 0, v000001930191c9b0_0;  alias, 1 drivers
E_00000193018d3490 .event anyedge, v00000193018e83a0_0, v00000193018e7860_0, v00000193018e7fe0_0;
S_00000193018f0d10 .scope module, "InstMem" "IM" 3 57, 7 1 0, S_00000193018df570;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
P_00000193018d3150 .param/l "bit_width" 0 7 3, +C4<00000000000000000000000000100000>;
L_00000193019760b0 .functor BUFZ 32, L_00000193019c0a50, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000193018e6820_0 .net "Data_Out", 31 0, L_00000193019760b0;  alias, 1 drivers
v00000193018e79a0 .array "InstMem", 0 1023, 31 0;
v00000193018e68c0_0 .net *"_ivl_0", 31 0, L_00000193019c0a50;  1 drivers
v00000193018e7b80_0 .net *"_ivl_3", 9 0, L_00000193019c0730;  1 drivers
v00000193018e6960_0 .net *"_ivl_4", 11 0, L_00000193019bf470;  1 drivers
L_00000193019773c0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000193018e6a00_0 .net *"_ivl_7", 1 0, L_00000193019773c0;  1 drivers
v00000193018e74a0_0 .net "addr", 31 0, v0000019301916ca0_0;  alias, 1 drivers
v00000193018e7900_0 .var/i "i", 31 0;
L_00000193019c0a50 .array/port v00000193018e79a0, L_00000193019bf470;
L_00000193019c0730 .part v0000019301916ca0_0, 0, 10;
L_00000193019bf470 .concat [ 10 2 0 0], L_00000193019c0730, L_00000193019773c0;
S_0000019301886550 .scope module, "RF" "registerFile" 3 67, 8 1 0, S_00000193018df570;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "readRegister1";
    .port_info 4 /INPUT 5 "readRegister2";
    .port_info 5 /INPUT 5 "writeRegister";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
L_0000019301976ba0 .functor BUFZ 32, L_00000193019c0910, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000019301976c10 .functor BUFZ 32, L_00000193019bf830, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000193018e6e60_0 .net *"_ivl_0", 31 0, L_00000193019c0910;  1 drivers
v00000193018e7540_0 .net *"_ivl_10", 6 0, L_00000193019bfc90;  1 drivers
L_0000019301977498 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000193018c4ce0_0 .net *"_ivl_13", 1 0, L_0000019301977498;  1 drivers
v00000193018c50a0_0 .net *"_ivl_2", 6 0, L_00000193019bf3d0;  1 drivers
L_0000019301977450 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000019301916d40_0 .net *"_ivl_5", 1 0, L_0000019301977450;  1 drivers
v00000193019176a0_0 .net *"_ivl_8", 31 0, L_00000193019bf830;  1 drivers
v00000193019162a0_0 .net "clk", 0 0, L_0000019301976430;  alias, 1 drivers
v0000019301917ce0_0 .var/i "i", 31 0;
v0000019301917ba0_0 .net "readData1", 31 0, L_0000019301976ba0;  alias, 1 drivers
v0000019301915f80_0 .net "readData2", 31 0, L_0000019301976c10;  alias, 1 drivers
v0000019301916020_0 .net "readRegister1", 4 0, L_000001930191de50;  alias, 1 drivers
v00000193019177e0_0 .net "readRegister2", 4 0, L_00000193019c00f0;  alias, 1 drivers
v0000019301917d80 .array "registers", 31 0, 31 0;
v0000019301916660_0 .net "rst", 0 0, v000001930191c9b0_0;  alias, 1 drivers
v0000019301917e20_0 .net "we", 0 0, v00000193018e7400_0;  alias, 1 drivers
v00000193019174c0_0 .net "writeData", 31 0, L_00000193019d1ad0;  alias, 1 drivers
v0000019301916840_0 .net "writeRegister", 4 0, L_00000193019bf5b0;  alias, 1 drivers
E_00000193018d2790/0 .event negedge, v00000193018e83a0_0;
E_00000193018d2790/1 .event posedge, v00000193019162a0_0;
E_00000193018d2790 .event/or E_00000193018d2790/0, E_00000193018d2790/1;
L_00000193019c0910 .array/port v0000019301917d80, L_00000193019bf3d0;
L_00000193019bf3d0 .concat [ 5 2 0 0], L_000001930191de50, L_0000019301977450;
L_00000193019bf830 .array/port v0000019301917d80, L_00000193019bfc90;
L_00000193019bfc90 .concat [ 5 2 0 0], L_00000193019c00f0, L_0000019301977498;
S_00000193018866e0 .scope begin, "Write_on_register_file_block" "Write_on_register_file_block" 8 20, 8 20 0, S_0000019301886550;
 .timescale 0 0;
v00000193018e6d20_0 .var/i "i", 31 0;
S_00000193019369c0 .scope module, "RFMux" "mux2x1" 3 65, 5 1 0, S_00000193018df570;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_00000193018d2890 .param/l "size" 0 5 1, +C4<00000000000000000000000000000101>;
L_0000019301976510 .functor NOT 1, v00000193018e6b40_0, C4<0>, C4<0>, C4<0>;
v00000193019168e0_0 .net *"_ivl_0", 0 0, L_0000019301976510;  1 drivers
v0000019301916520_0 .net "in1", 4 0, L_00000193019c00f0;  alias, 1 drivers
v0000019301916de0_0 .net "in2", 4 0, L_000001930191d310;  alias, 1 drivers
v0000019301917920_0 .net "out", 4 0, L_00000193019bf5b0;  alias, 1 drivers
v0000019301916700_0 .net "s", 0 0, v00000193018e6b40_0;  alias, 1 drivers
L_00000193019bf5b0 .functor MUXZ 5, L_000001930191d310, L_00000193019c00f0, L_0000019301976510, C4<>;
S_0000019301936b50 .scope module, "WBMux" "mux2x1" 3 87, 5 1 0, S_00000193018df570;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_00000193018d3ed0 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_0000019301976c80 .functor NOT 1, v00000193018e77c0_0, C4<0>, C4<0>, C4<0>;
v0000019301917880_0 .net *"_ivl_0", 0 0, L_0000019301976c80;  1 drivers
v0000019301916e80_0 .net "in1", 31 0, v0000019301916980_0;  alias, 1 drivers
v00000193019160c0_0 .net "in2", 31 0, v0000019301917b00_0;  alias, 1 drivers
v0000019301916160_0 .net "out", 31 0, L_00000193019d1ad0;  alias, 1 drivers
v0000019301916200_0 .net "s", 0 0, v00000193018e77c0_0;  alias, 1 drivers
L_00000193019d1ad0 .functor MUXZ 32, v0000019301917b00_0, v0000019301916980_0, L_0000019301976c80, C4<>;
S_0000019301884c00 .scope module, "alu" "ALU" 3 81, 9 1 0, S_00000193018df570;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "opSel";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_0000019301884d90 .param/l "ADD" 0 9 12, C4<0000>;
P_0000019301884dc8 .param/l "AND" 0 9 12, C4<0010>;
P_0000019301884e00 .param/l "NOR" 0 9 12, C4<0101>;
P_0000019301884e38 .param/l "OR" 0 9 12, C4<0011>;
P_0000019301884e70 .param/l "SGT" 0 9 12, C4<0111>;
P_0000019301884ea8 .param/l "SLL" 0 9 12, C4<1000>;
P_0000019301884ee0 .param/l "SLT" 0 9 12, C4<0110>;
P_0000019301884f18 .param/l "SRL" 0 9 12, C4<1001>;
P_0000019301884f50 .param/l "SUB" 0 9 12, C4<0001>;
P_0000019301884f88 .param/l "XOR" 0 9 12, C4<0100>;
P_0000019301884fc0 .param/l "data_width" 0 9 3, +C4<00000000000000000000000000100000>;
P_0000019301884ff8 .param/l "sel_width" 0 9 4, +C4<00000000000000000000000000000100>;
L_0000019301977918 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000193019167a0_0 .net/2u *"_ivl_0", 31 0, L_0000019301977918;  1 drivers
v0000019301916340_0 .net "opSel", 3 0, v00000193018e8260_0;  alias, 1 drivers
v00000193019179c0_0 .net "operand1", 31 0, L_00000193019d1d50;  alias, 1 drivers
v0000019301917c40_0 .net "operand2", 31 0, L_00000193019d2c50;  alias, 1 drivers
v0000019301916980_0 .var "result", 31 0;
v0000019301916f20_0 .net "zero", 0 0, L_00000193019d1fd0;  alias, 1 drivers
E_00000193018d3e10 .event anyedge, v00000193018e8260_0, v00000193019179c0_0, v00000193018e7ae0_0;
L_00000193019d1fd0 .cmp/eq 32, v0000019301916980_0, L_0000019301977918;
S_000001930186ed90 .scope module, "branchcontroller" "BranchController" 3 43, 10 1 0, S_00000193018df570;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 32 "operand1";
    .port_info 3 /INPUT 32 "operand2";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /OUTPUT 1 "PCsrc";
P_0000019301971660 .param/l "RType" 0 4 2, C4<000000>;
P_0000019301971698 .param/l "add" 0 4 5, C4<100000>;
P_00000193019716d0 .param/l "addi" 0 4 8, C4<001000>;
P_0000019301971708 .param/l "addu" 0 4 5, C4<100001>;
P_0000019301971740 .param/l "and_" 0 4 5, C4<100100>;
P_0000019301971778 .param/l "andi" 0 4 8, C4<001100>;
P_00000193019717b0 .param/l "beq" 0 4 10, C4<000100>;
P_00000193019717e8 .param/l "bne" 0 4 10, C4<000101>;
P_0000019301971820 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_0000019301971858 .param/l "j" 0 4 12, C4<000010>;
P_0000019301971890 .param/l "jal" 0 4 12, C4<000011>;
P_00000193019718c8 .param/l "jr" 0 4 6, C4<001000>;
P_0000019301971900 .param/l "lw" 0 4 8, C4<100011>;
P_0000019301971938 .param/l "nor_" 0 4 5, C4<100111>;
P_0000019301971970 .param/l "or_" 0 4 5, C4<100101>;
P_00000193019719a8 .param/l "ori" 0 4 8, C4<001101>;
P_00000193019719e0 .param/l "sgt" 0 4 6, C4<101011>;
P_0000019301971a18 .param/l "sll" 0 4 6, C4<000000>;
P_0000019301971a50 .param/l "slt" 0 4 5, C4<101010>;
P_0000019301971a88 .param/l "slti" 0 4 8, C4<101010>;
P_0000019301971ac0 .param/l "srl" 0 4 6, C4<000010>;
P_0000019301971af8 .param/l "sub" 0 4 5, C4<100010>;
P_0000019301971b30 .param/l "subu" 0 4 5, C4<100011>;
P_0000019301971b68 .param/l "sw" 0 4 8, C4<101011>;
P_0000019301971ba0 .param/l "xor_" 0 4 5, C4<100110>;
P_0000019301971bd8 .param/l "xori" 0 4 8, C4<001110>;
v0000019301917240_0 .var "PCsrc", 0 0;
v0000019301916a20_0 .net "funct", 5 0, L_00000193019c02d0;  alias, 1 drivers
v0000019301916b60_0 .net "opcode", 5 0, L_000001930191dc70;  alias, 1 drivers
v0000019301916fc0_0 .net "operand1", 31 0, L_0000019301976ba0;  alias, 1 drivers
v0000019301917100_0 .net "operand2", 31 0, L_00000193019d2c50;  alias, 1 drivers
v00000193019163e0_0 .net "rst", 0 0, v000001930191c9b0_0;  alias, 1 drivers
E_00000193018d4390/0 .event anyedge, v00000193018e83a0_0, v00000193018e7860_0, v0000019301917ba0_0, v00000193018e7ae0_0;
E_00000193018d4390/1 .event anyedge, v00000193018e7fe0_0;
E_00000193018d4390 .event/or E_00000193018d4390/0, E_00000193018d4390/1;
S_000001930186ef20 .scope module, "dataMem" "DM" 3 85, 11 1 0, S_00000193018df570;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "rden";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 32 "q";
v0000019301916480 .array "DataMem", 0 1023, 31 0;
v0000019301917060_0 .net "address", 31 0, v0000019301916980_0;  alias, 1 drivers
v00000193019172e0_0 .net "clock", 0 0, L_00000193019766d0;  1 drivers
v0000019301917a60_0 .net "data", 31 0, L_0000019301976c10;  alias, 1 drivers
v00000193019165c0_0 .var/i "i", 31 0;
v0000019301917b00_0 .var "q", 31 0;
v0000019301916ac0_0 .net "rden", 0 0, v00000193018e70e0_0;  alias, 1 drivers
v00000193019171a0_0 .net "wren", 0 0, v00000193018e7180_0;  alias, 1 drivers
E_00000193018d4410 .event posedge, v00000193019172e0_0;
S_0000019301971c20 .scope module, "pc" "programCounter" 3 54, 12 1 0, S_00000193018df570;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /OUTPUT 32 "PCout";
P_00000193018d4490 .param/l "initialaddr" 0 12 10, +C4<11111111111111111111111111111111>;
v0000019301916c00_0 .net "PCin", 31 0, L_00000193019bf6f0;  alias, 1 drivers
v0000019301916ca0_0 .var "PCout", 31 0;
v0000019301917380_0 .net "clk", 0 0, L_0000019301976430;  alias, 1 drivers
v0000019301917420_0 .net "rst", 0 0, v000001930191c9b0_0;  alias, 1 drivers
    .scope S_000001930186ed90;
T_0 ;
    %wait E_00000193018d4390;
    %load/vec4 v00000193019163e0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000019301917240_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000019301916b60_0;
    %cmpi/e 4, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.6, 4;
    %load/vec4 v0000019301916fc0_0;
    %load/vec4 v0000019301917100_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/1 T_0.5, 8;
    %load/vec4 v0000019301916b60_0;
    %cmpi/e 5, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.7, 4;
    %load/vec4 v0000019301916fc0_0;
    %load/vec4 v0000019301917100_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.7;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.5;
    %jmp/1 T_0.4, 8;
    %load/vec4 v0000019301916b60_0;
    %cmpi/e 2, 0, 6;
    %flag_or 8, 4;
T_0.4;
    %jmp/1 T_0.3, 8;
    %load/vec4 v0000019301916b60_0;
    %cmpi/e 3, 0, 6;
    %flag_or 8, 4;
T_0.3;
    %flag_get/vec4 8;
    %jmp/1 T_0.2, 8;
    %load/vec4 v0000019301916b60_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.8, 4;
    %load/vec4 v0000019301916a20_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.8;
    %or;
T_0.2;
    %assign/vec4 v0000019301917240_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0000019301971c20;
T_1 ;
    %wait E_00000193018d2790;
    %load/vec4 v0000019301917420_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0000019301916ca0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000019301916c00_0;
    %assign/vec4 v0000019301916ca0_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_00000193018f0d10;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000193018e7900_0, 0, 32;
T_2.0 ;
    %load/vec4 v00000193018e7900_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v00000193018e7900_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000193018e79a0, 0, 4;
    %load/vec4 v00000193018e7900_0;
    %addi 1, 0, 32;
    %store/vec4 v00000193018e7900_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 537001989, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000193018e79a0, 0, 4;
    %pushi/vec4 537067530, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000193018e79a0, 0, 4;
    %pushi/vec4 807337984, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000193018e79a0, 0, 4;
    %pushi/vec4 260128, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000193018e79a0, 0, 4;
    %pushi/vec4 137248, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000193018e79a0, 0, 4;
    %pushi/vec4 2035744, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000193018e79a0, 0, 4;
    %pushi/vec4 2885812225, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000193018e79a0, 0, 4;
    %pushi/vec4 2885877762, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000193018e79a0, 0, 4;
    %pushi/vec4 537133071, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000193018e79a0, 0, 4;
    %pushi/vec4 537198612, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000193018e79a0, 0, 4;
    %pushi/vec4 8726560, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000193018e79a0, 0, 4;
    %pushi/vec4 10756130, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000193018e79a0, 0, 4;
    %pushi/vec4 10758178, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000193018e79a0, 0, 4;
    %pushi/vec4 2885943299, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000193018e79a0, 0, 4;
    %pushi/vec4 2886008836, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000193018e79a0, 0, 4;
    %pushi/vec4 537264153, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000193018e79a0, 0, 4;
    %pushi/vec4 537329694, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000193018e79a0, 0, 4;
    %pushi/vec4 13053990, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000193018e79a0, 0, 4;
    %pushi/vec4 13056038, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000193018e79a0, 0, 4;
    %pushi/vec4 13053990, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000193018e79a0, 0, 4;
    %pushi/vec4 2886074373, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000193018e79a0, 0, 4;
    %pushi/vec4 2886139910, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000193018e79a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000193018e79a0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000193018e79a0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000193018e79a0, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000193018e79a0, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000193018e79a0, 0, 4;
    %end;
    .thread T_2;
    .scope S_00000193018f0b80;
T_3 ;
    %wait E_00000193018d3490;
    %load/vec4 v00000193018e83a0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %assign/vec4 v00000193018e6c80_0, 0;
    %split/vec4 4;
    %assign/vec4 v00000193018e8260_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000193018e8300_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000193018e7400_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000193018e7180_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000193018e77c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v00000193018e70e0_0, 0;
    %assign/vec4 v00000193018e6b40_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v00000193018e6c80_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v00000193018e8260_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v00000193018e8300_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000193018e7400_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000193018e7180_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000193018e77c0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v00000193018e70e0_0, 0, 1;
    %store/vec4 v00000193018e6b40_0, 0, 1;
    %load/vec4 v00000193018e7860_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %jmp T_3.16;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000193018e6c80_0, 0;
    %jmp T_3.16;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000193018e6b40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000193018e7400_0, 0;
    %load/vec4 v00000193018e7fe0_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %jmp T_3.31;
T_3.17 ;
    %jmp T_3.31;
T_3.18 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000193018e8260_0, 0;
    %jmp T_3.31;
T_3.19 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000193018e8260_0, 0;
    %jmp T_3.31;
T_3.20 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000193018e8260_0, 0;
    %jmp T_3.31;
T_3.21 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000193018e8260_0, 0;
    %jmp T_3.31;
T_3.22 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v00000193018e8260_0, 0;
    %jmp T_3.31;
T_3.23 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v00000193018e8260_0, 0;
    %jmp T_3.31;
T_3.24 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v00000193018e8260_0, 0;
    %jmp T_3.31;
T_3.25 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v00000193018e8260_0, 0;
    %jmp T_3.31;
T_3.26 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v00000193018e8260_0, 0;
    %jmp T_3.31;
T_3.27 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v00000193018e8260_0, 0;
    %jmp T_3.31;
T_3.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000193018e8300_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v00000193018e8260_0, 0;
    %jmp T_3.31;
T_3.29 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000193018e8300_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v00000193018e8260_0, 0;
    %jmp T_3.31;
T_3.30 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000193018e8260_0, 0;
    %jmp T_3.31;
T_3.31 ;
    %pop/vec4 1;
    %jmp T_3.16;
T_3.4 ;
    %jmp T_3.16;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000193018e7400_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000193018e6b40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000193018e8300_0, 0;
    %jmp T_3.16;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000193018e7400_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000193018e6b40_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000193018e8300_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v00000193018e8260_0, 0;
    %jmp T_3.16;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000193018e7400_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000193018e8300_0, 0;
    %jmp T_3.16;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v00000193018e8260_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000193018e7400_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000193018e8300_0, 0;
    %jmp T_3.16;
T_3.9 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v00000193018e8260_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000193018e7400_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000193018e8300_0, 0;
    %jmp T_3.16;
T_3.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v00000193018e8260_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000193018e7400_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000193018e8300_0, 0;
    %jmp T_3.16;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000193018e70e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000193018e7400_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000193018e8300_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000193018e77c0_0, 0;
    %jmp T_3.16;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000193018e7180_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000193018e8300_0, 0;
    %jmp T_3.16;
T_3.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000193018e8260_0, 0;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v00000193018e8260_0, 0;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0000019301886550;
T_4 ;
    %wait E_00000193018d2790;
    %fork t_1, S_00000193018866e0;
    %jmp t_0;
    .scope S_00000193018866e0;
t_1 ;
    %load/vec4 v0000019301916660_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000193018e6d20_0, 0, 32;
T_4.2 ;
    %load/vec4 v00000193018e6d20_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v00000193018e6d20_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019301917d80, 0, 4;
    %load/vec4 v00000193018e6d20_0;
    %addi 1, 0, 32;
    %store/vec4 v00000193018e6d20_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0000019301917e20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v00000193019174c0_0;
    %load/vec4 v0000019301916840_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019301917d80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019301917d80, 0, 4;
T_4.4 ;
T_4.1 ;
    %end;
    .scope S_0000019301886550;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_0000019301886550;
T_5 ;
    %delay 200004, 0;
    %vpi_call 8 43 "$display", "Register file content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000019301917ce0_0, 0, 32;
T_5.0 ;
    %load/vec4 v0000019301917ce0_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v0000019301917ce0_0;
    %ix/getv/s 4, v0000019301917ce0_0;
    %load/vec4a v0000019301917d80, 4;
    %ix/getv/s 4, v0000019301917ce0_0;
    %load/vec4a v0000019301917d80, 4;
    %vpi_call 8 45 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v0000019301917ce0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000019301917ce0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0000019301884c00;
T_6 ;
    %wait E_00000193018d3e10;
    %load/vec4 v0000019301916340_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0000019301916980_0, 0;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v00000193019179c0_0;
    %load/vec4 v0000019301917c40_0;
    %add;
    %assign/vec4 v0000019301916980_0, 0;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v00000193019179c0_0;
    %load/vec4 v0000019301917c40_0;
    %sub;
    %assign/vec4 v0000019301916980_0, 0;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v00000193019179c0_0;
    %load/vec4 v0000019301917c40_0;
    %and;
    %assign/vec4 v0000019301916980_0, 0;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v00000193019179c0_0;
    %load/vec4 v0000019301917c40_0;
    %or;
    %assign/vec4 v0000019301916980_0, 0;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v00000193019179c0_0;
    %load/vec4 v0000019301917c40_0;
    %xor;
    %assign/vec4 v0000019301916980_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v00000193019179c0_0;
    %load/vec4 v0000019301917c40_0;
    %or;
    %inv;
    %assign/vec4 v0000019301916980_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v00000193019179c0_0;
    %load/vec4 v0000019301917c40_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v0000019301916980_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v0000019301917c40_0;
    %load/vec4 v00000193019179c0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %assign/vec4 v0000019301916980_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v00000193019179c0_0;
    %ix/getv 4, v0000019301917c40_0;
    %shiftl 4;
    %assign/vec4 v0000019301916980_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v00000193019179c0_0;
    %ix/getv 4, v0000019301917c40_0;
    %shiftr 4;
    %assign/vec4 v0000019301916980_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000001930186ef20;
T_7 ;
    %wait E_00000193018d4410;
    %load/vec4 v0000019301916ac0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0000019301917060_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0000019301916480, 4;
    %assign/vec4 v0000019301917b00_0, 0;
T_7.0 ;
    %load/vec4 v00000193019171a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0000019301917a60_0;
    %ix/getv 3, v0000019301917060_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019301916480, 0, 4;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000001930186ef20;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000193019165c0_0, 0, 32;
T_8.0 ;
    %load/vec4 v00000193019165c0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_8.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v00000193019165c0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000019301916480, 0, 4;
    %load/vec4 v00000193019165c0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000193019165c0_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %end;
    .thread T_8;
    .scope S_000001930186ef20;
T_9 ;
    %delay 200004, 0;
    %vpi_call 11 44 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000193019165c0_0, 0, 32;
T_9.0 ;
    %load/vec4 v00000193019165c0_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.1, 5;
    %ix/getv/s 4, v00000193019165c0_0;
    %load/vec4a v0000019301916480, 4;
    %vpi_call 11 46 "$display", "Mem[%d] = %d", &PV<v00000193019165c0_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v00000193019165c0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000193019165c0_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_00000193018df570;
T_10 ;
    %wait E_00000193018d2790;
    %load/vec4 v000001930191d6d0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001930191c690_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000001930191c690_0;
    %addi 1, 0, 32;
    %assign/vec4 v000001930191c690_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_00000193018df250;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001930191d090_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001930191c9b0_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_00000193018df250;
T_12 ;
    %delay 1, 0;
    %load/vec4 v000001930191d090_0;
    %inv;
    %assign/vec4 v000001930191d090_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_00000193018df250;
T_13 ;
    %vpi_call 2 39 "$dumpfile", "./Swapping/SingleCycle_WaveForm.vcd" {0 0 0};
    %vpi_call 2 40 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001930191c9b0_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001930191c9b0_0, 0, 1;
    %delay 200001, 0;
    %vpi_call 2 53 "$display", "Number of cycles consumed: %d", v000001930191d8b0_0 {0 0 0};
    %vpi_call 2 54 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "../singlecycle/SiliCore_Qualifying_code/SingleCycle_sim.v";
    "../singlecycle/SiliCore_Qualifying_code//SC_CPU.v";
    "../singlecycle/SiliCore_Qualifying_code//opcodes.txt";
    "../singlecycle/SiliCore_Qualifying_code//mux2x1.v";
    "../singlecycle/SiliCore_Qualifying_code//controlUnit.v";
    "../singlecycle/SiliCore_Qualifying_code//IM.v";
    "../singlecycle/SiliCore_Qualifying_code//registerFile.v";
    "../singlecycle/SiliCore_Qualifying_code//ALU.v";
    "../singlecycle/SiliCore_Qualifying_code//BranchController.v";
    "../singlecycle/SiliCore_Qualifying_code//DM.v";
    "../singlecycle/SiliCore_Qualifying_code//programCounter.v";
