
SCUTTLE_V0.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000739c  08000188  08000188  00001188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000048  08007524  08007524  00008524  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800756c  0800756c  0000900c  2**0
                  CONTENTS
  4 .ARM          00000008  0800756c  0800756c  0000856c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08007574  08007574  0000900c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007574  08007574  00008574  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08007578  08007578  00008578  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000000c  20000000  0800757c  00009000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000004b8  2000000c  08007588  0000900c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200004c4  08007588  000094c4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000900c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00019939  00000000  00000000  0000903c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002d72  00000000  00000000  00022975  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000017b8  00000000  00000000  000256e8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000012b5  00000000  00000000  00026ea0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00027419  00000000  00000000  00028155  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001d10e  00000000  00000000  0004f56e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000f964d  00000000  00000000  0006c67c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00165cc9  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006704  00000000  00000000  00165d0c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005e  00000000  00000000  0016c410  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	@ (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	@ (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	@ (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	2000000c 	.word	0x2000000c
 80001a4:	00000000 	.word	0x00000000
 80001a8:	0800750c 	.word	0x0800750c

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	@ (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	@ (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	@ (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000010 	.word	0x20000010
 80001c4:	0800750c 	.word	0x0800750c

080001c8 <__aeabi_uldivmod>:
 80001c8:	b953      	cbnz	r3, 80001e0 <__aeabi_uldivmod+0x18>
 80001ca:	b94a      	cbnz	r2, 80001e0 <__aeabi_uldivmod+0x18>
 80001cc:	2900      	cmp	r1, #0
 80001ce:	bf08      	it	eq
 80001d0:	2800      	cmpeq	r0, #0
 80001d2:	bf1c      	itt	ne
 80001d4:	f04f 31ff 	movne.w	r1, #4294967295
 80001d8:	f04f 30ff 	movne.w	r0, #4294967295
 80001dc:	f000 b96a 	b.w	80004b4 <__aeabi_idiv0>
 80001e0:	f1ad 0c08 	sub.w	ip, sp, #8
 80001e4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001e8:	f000 f806 	bl	80001f8 <__udivmoddi4>
 80001ec:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001f0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001f4:	b004      	add	sp, #16
 80001f6:	4770      	bx	lr

080001f8 <__udivmoddi4>:
 80001f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80001fc:	9d08      	ldr	r5, [sp, #32]
 80001fe:	460c      	mov	r4, r1
 8000200:	2b00      	cmp	r3, #0
 8000202:	d14e      	bne.n	80002a2 <__udivmoddi4+0xaa>
 8000204:	4694      	mov	ip, r2
 8000206:	458c      	cmp	ip, r1
 8000208:	4686      	mov	lr, r0
 800020a:	fab2 f282 	clz	r2, r2
 800020e:	d962      	bls.n	80002d6 <__udivmoddi4+0xde>
 8000210:	b14a      	cbz	r2, 8000226 <__udivmoddi4+0x2e>
 8000212:	f1c2 0320 	rsb	r3, r2, #32
 8000216:	4091      	lsls	r1, r2
 8000218:	fa20 f303 	lsr.w	r3, r0, r3
 800021c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000220:	4319      	orrs	r1, r3
 8000222:	fa00 fe02 	lsl.w	lr, r0, r2
 8000226:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800022a:	fa1f f68c 	uxth.w	r6, ip
 800022e:	fbb1 f4f7 	udiv	r4, r1, r7
 8000232:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000236:	fb07 1114 	mls	r1, r7, r4, r1
 800023a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800023e:	fb04 f106 	mul.w	r1, r4, r6
 8000242:	4299      	cmp	r1, r3
 8000244:	d90a      	bls.n	800025c <__udivmoddi4+0x64>
 8000246:	eb1c 0303 	adds.w	r3, ip, r3
 800024a:	f104 30ff 	add.w	r0, r4, #4294967295
 800024e:	f080 8112 	bcs.w	8000476 <__udivmoddi4+0x27e>
 8000252:	4299      	cmp	r1, r3
 8000254:	f240 810f 	bls.w	8000476 <__udivmoddi4+0x27e>
 8000258:	3c02      	subs	r4, #2
 800025a:	4463      	add	r3, ip
 800025c:	1a59      	subs	r1, r3, r1
 800025e:	fa1f f38e 	uxth.w	r3, lr
 8000262:	fbb1 f0f7 	udiv	r0, r1, r7
 8000266:	fb07 1110 	mls	r1, r7, r0, r1
 800026a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800026e:	fb00 f606 	mul.w	r6, r0, r6
 8000272:	429e      	cmp	r6, r3
 8000274:	d90a      	bls.n	800028c <__udivmoddi4+0x94>
 8000276:	eb1c 0303 	adds.w	r3, ip, r3
 800027a:	f100 31ff 	add.w	r1, r0, #4294967295
 800027e:	f080 80fc 	bcs.w	800047a <__udivmoddi4+0x282>
 8000282:	429e      	cmp	r6, r3
 8000284:	f240 80f9 	bls.w	800047a <__udivmoddi4+0x282>
 8000288:	4463      	add	r3, ip
 800028a:	3802      	subs	r0, #2
 800028c:	1b9b      	subs	r3, r3, r6
 800028e:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000292:	2100      	movs	r1, #0
 8000294:	b11d      	cbz	r5, 800029e <__udivmoddi4+0xa6>
 8000296:	40d3      	lsrs	r3, r2
 8000298:	2200      	movs	r2, #0
 800029a:	e9c5 3200 	strd	r3, r2, [r5]
 800029e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002a2:	428b      	cmp	r3, r1
 80002a4:	d905      	bls.n	80002b2 <__udivmoddi4+0xba>
 80002a6:	b10d      	cbz	r5, 80002ac <__udivmoddi4+0xb4>
 80002a8:	e9c5 0100 	strd	r0, r1, [r5]
 80002ac:	2100      	movs	r1, #0
 80002ae:	4608      	mov	r0, r1
 80002b0:	e7f5      	b.n	800029e <__udivmoddi4+0xa6>
 80002b2:	fab3 f183 	clz	r1, r3
 80002b6:	2900      	cmp	r1, #0
 80002b8:	d146      	bne.n	8000348 <__udivmoddi4+0x150>
 80002ba:	42a3      	cmp	r3, r4
 80002bc:	d302      	bcc.n	80002c4 <__udivmoddi4+0xcc>
 80002be:	4290      	cmp	r0, r2
 80002c0:	f0c0 80f0 	bcc.w	80004a4 <__udivmoddi4+0x2ac>
 80002c4:	1a86      	subs	r6, r0, r2
 80002c6:	eb64 0303 	sbc.w	r3, r4, r3
 80002ca:	2001      	movs	r0, #1
 80002cc:	2d00      	cmp	r5, #0
 80002ce:	d0e6      	beq.n	800029e <__udivmoddi4+0xa6>
 80002d0:	e9c5 6300 	strd	r6, r3, [r5]
 80002d4:	e7e3      	b.n	800029e <__udivmoddi4+0xa6>
 80002d6:	2a00      	cmp	r2, #0
 80002d8:	f040 8090 	bne.w	80003fc <__udivmoddi4+0x204>
 80002dc:	eba1 040c 	sub.w	r4, r1, ip
 80002e0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80002e4:	fa1f f78c 	uxth.w	r7, ip
 80002e8:	2101      	movs	r1, #1
 80002ea:	fbb4 f6f8 	udiv	r6, r4, r8
 80002ee:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80002f2:	fb08 4416 	mls	r4, r8, r6, r4
 80002f6:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80002fa:	fb07 f006 	mul.w	r0, r7, r6
 80002fe:	4298      	cmp	r0, r3
 8000300:	d908      	bls.n	8000314 <__udivmoddi4+0x11c>
 8000302:	eb1c 0303 	adds.w	r3, ip, r3
 8000306:	f106 34ff 	add.w	r4, r6, #4294967295
 800030a:	d202      	bcs.n	8000312 <__udivmoddi4+0x11a>
 800030c:	4298      	cmp	r0, r3
 800030e:	f200 80cd 	bhi.w	80004ac <__udivmoddi4+0x2b4>
 8000312:	4626      	mov	r6, r4
 8000314:	1a1c      	subs	r4, r3, r0
 8000316:	fa1f f38e 	uxth.w	r3, lr
 800031a:	fbb4 f0f8 	udiv	r0, r4, r8
 800031e:	fb08 4410 	mls	r4, r8, r0, r4
 8000322:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000326:	fb00 f707 	mul.w	r7, r0, r7
 800032a:	429f      	cmp	r7, r3
 800032c:	d908      	bls.n	8000340 <__udivmoddi4+0x148>
 800032e:	eb1c 0303 	adds.w	r3, ip, r3
 8000332:	f100 34ff 	add.w	r4, r0, #4294967295
 8000336:	d202      	bcs.n	800033e <__udivmoddi4+0x146>
 8000338:	429f      	cmp	r7, r3
 800033a:	f200 80b0 	bhi.w	800049e <__udivmoddi4+0x2a6>
 800033e:	4620      	mov	r0, r4
 8000340:	1bdb      	subs	r3, r3, r7
 8000342:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000346:	e7a5      	b.n	8000294 <__udivmoddi4+0x9c>
 8000348:	f1c1 0620 	rsb	r6, r1, #32
 800034c:	408b      	lsls	r3, r1
 800034e:	fa22 f706 	lsr.w	r7, r2, r6
 8000352:	431f      	orrs	r7, r3
 8000354:	fa20 fc06 	lsr.w	ip, r0, r6
 8000358:	fa04 f301 	lsl.w	r3, r4, r1
 800035c:	ea43 030c 	orr.w	r3, r3, ip
 8000360:	40f4      	lsrs	r4, r6
 8000362:	fa00 f801 	lsl.w	r8, r0, r1
 8000366:	0c38      	lsrs	r0, r7, #16
 8000368:	ea4f 4913 	mov.w	r9, r3, lsr #16
 800036c:	fbb4 fef0 	udiv	lr, r4, r0
 8000370:	fa1f fc87 	uxth.w	ip, r7
 8000374:	fb00 441e 	mls	r4, r0, lr, r4
 8000378:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 800037c:	fb0e f90c 	mul.w	r9, lr, ip
 8000380:	45a1      	cmp	r9, r4
 8000382:	fa02 f201 	lsl.w	r2, r2, r1
 8000386:	d90a      	bls.n	800039e <__udivmoddi4+0x1a6>
 8000388:	193c      	adds	r4, r7, r4
 800038a:	f10e 3aff 	add.w	sl, lr, #4294967295
 800038e:	f080 8084 	bcs.w	800049a <__udivmoddi4+0x2a2>
 8000392:	45a1      	cmp	r9, r4
 8000394:	f240 8081 	bls.w	800049a <__udivmoddi4+0x2a2>
 8000398:	f1ae 0e02 	sub.w	lr, lr, #2
 800039c:	443c      	add	r4, r7
 800039e:	eba4 0409 	sub.w	r4, r4, r9
 80003a2:	fa1f f983 	uxth.w	r9, r3
 80003a6:	fbb4 f3f0 	udiv	r3, r4, r0
 80003aa:	fb00 4413 	mls	r4, r0, r3, r4
 80003ae:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80003b2:	fb03 fc0c 	mul.w	ip, r3, ip
 80003b6:	45a4      	cmp	ip, r4
 80003b8:	d907      	bls.n	80003ca <__udivmoddi4+0x1d2>
 80003ba:	193c      	adds	r4, r7, r4
 80003bc:	f103 30ff 	add.w	r0, r3, #4294967295
 80003c0:	d267      	bcs.n	8000492 <__udivmoddi4+0x29a>
 80003c2:	45a4      	cmp	ip, r4
 80003c4:	d965      	bls.n	8000492 <__udivmoddi4+0x29a>
 80003c6:	3b02      	subs	r3, #2
 80003c8:	443c      	add	r4, r7
 80003ca:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 80003ce:	fba0 9302 	umull	r9, r3, r0, r2
 80003d2:	eba4 040c 	sub.w	r4, r4, ip
 80003d6:	429c      	cmp	r4, r3
 80003d8:	46ce      	mov	lr, r9
 80003da:	469c      	mov	ip, r3
 80003dc:	d351      	bcc.n	8000482 <__udivmoddi4+0x28a>
 80003de:	d04e      	beq.n	800047e <__udivmoddi4+0x286>
 80003e0:	b155      	cbz	r5, 80003f8 <__udivmoddi4+0x200>
 80003e2:	ebb8 030e 	subs.w	r3, r8, lr
 80003e6:	eb64 040c 	sbc.w	r4, r4, ip
 80003ea:	fa04 f606 	lsl.w	r6, r4, r6
 80003ee:	40cb      	lsrs	r3, r1
 80003f0:	431e      	orrs	r6, r3
 80003f2:	40cc      	lsrs	r4, r1
 80003f4:	e9c5 6400 	strd	r6, r4, [r5]
 80003f8:	2100      	movs	r1, #0
 80003fa:	e750      	b.n	800029e <__udivmoddi4+0xa6>
 80003fc:	f1c2 0320 	rsb	r3, r2, #32
 8000400:	fa20 f103 	lsr.w	r1, r0, r3
 8000404:	fa0c fc02 	lsl.w	ip, ip, r2
 8000408:	fa24 f303 	lsr.w	r3, r4, r3
 800040c:	4094      	lsls	r4, r2
 800040e:	430c      	orrs	r4, r1
 8000410:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000414:	fa00 fe02 	lsl.w	lr, r0, r2
 8000418:	fa1f f78c 	uxth.w	r7, ip
 800041c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000420:	fb08 3110 	mls	r1, r8, r0, r3
 8000424:	0c23      	lsrs	r3, r4, #16
 8000426:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800042a:	fb00 f107 	mul.w	r1, r0, r7
 800042e:	4299      	cmp	r1, r3
 8000430:	d908      	bls.n	8000444 <__udivmoddi4+0x24c>
 8000432:	eb1c 0303 	adds.w	r3, ip, r3
 8000436:	f100 36ff 	add.w	r6, r0, #4294967295
 800043a:	d22c      	bcs.n	8000496 <__udivmoddi4+0x29e>
 800043c:	4299      	cmp	r1, r3
 800043e:	d92a      	bls.n	8000496 <__udivmoddi4+0x29e>
 8000440:	3802      	subs	r0, #2
 8000442:	4463      	add	r3, ip
 8000444:	1a5b      	subs	r3, r3, r1
 8000446:	b2a4      	uxth	r4, r4
 8000448:	fbb3 f1f8 	udiv	r1, r3, r8
 800044c:	fb08 3311 	mls	r3, r8, r1, r3
 8000450:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000454:	fb01 f307 	mul.w	r3, r1, r7
 8000458:	42a3      	cmp	r3, r4
 800045a:	d908      	bls.n	800046e <__udivmoddi4+0x276>
 800045c:	eb1c 0404 	adds.w	r4, ip, r4
 8000460:	f101 36ff 	add.w	r6, r1, #4294967295
 8000464:	d213      	bcs.n	800048e <__udivmoddi4+0x296>
 8000466:	42a3      	cmp	r3, r4
 8000468:	d911      	bls.n	800048e <__udivmoddi4+0x296>
 800046a:	3902      	subs	r1, #2
 800046c:	4464      	add	r4, ip
 800046e:	1ae4      	subs	r4, r4, r3
 8000470:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000474:	e739      	b.n	80002ea <__udivmoddi4+0xf2>
 8000476:	4604      	mov	r4, r0
 8000478:	e6f0      	b.n	800025c <__udivmoddi4+0x64>
 800047a:	4608      	mov	r0, r1
 800047c:	e706      	b.n	800028c <__udivmoddi4+0x94>
 800047e:	45c8      	cmp	r8, r9
 8000480:	d2ae      	bcs.n	80003e0 <__udivmoddi4+0x1e8>
 8000482:	ebb9 0e02 	subs.w	lr, r9, r2
 8000486:	eb63 0c07 	sbc.w	ip, r3, r7
 800048a:	3801      	subs	r0, #1
 800048c:	e7a8      	b.n	80003e0 <__udivmoddi4+0x1e8>
 800048e:	4631      	mov	r1, r6
 8000490:	e7ed      	b.n	800046e <__udivmoddi4+0x276>
 8000492:	4603      	mov	r3, r0
 8000494:	e799      	b.n	80003ca <__udivmoddi4+0x1d2>
 8000496:	4630      	mov	r0, r6
 8000498:	e7d4      	b.n	8000444 <__udivmoddi4+0x24c>
 800049a:	46d6      	mov	lr, sl
 800049c:	e77f      	b.n	800039e <__udivmoddi4+0x1a6>
 800049e:	4463      	add	r3, ip
 80004a0:	3802      	subs	r0, #2
 80004a2:	e74d      	b.n	8000340 <__udivmoddi4+0x148>
 80004a4:	4606      	mov	r6, r0
 80004a6:	4623      	mov	r3, r4
 80004a8:	4608      	mov	r0, r1
 80004aa:	e70f      	b.n	80002cc <__udivmoddi4+0xd4>
 80004ac:	3e02      	subs	r6, #2
 80004ae:	4463      	add	r3, ip
 80004b0:	e730      	b.n	8000314 <__udivmoddi4+0x11c>
 80004b2:	bf00      	nop

080004b4 <__aeabi_idiv0>:
 80004b4:	4770      	bx	lr
 80004b6:	bf00      	nop

080004b8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80004b8:	b5b0      	push	{r4, r5, r7, lr}
 80004ba:	b0a4      	sub	sp, #144	@ 0x90
 80004bc:	af18      	add	r7, sp, #96	@ 0x60
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80004be:	f001 fc48 	bl	8001d52 <HAL_Init>

  /* USER CODE BEGIN Init */
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80004c2:	f000 f8c5 	bl	8000650 <SystemClock_Config>

/* Configure the peripherals common clocks */
  PeriphCommonClock_Config();
 80004c6:	f000 f912 	bl	80006ee <PeriphCommonClock_Config>

  /* USER CODE BEGIN SysInit */
  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80004ca:	f000 fe59 	bl	8001180 <MX_GPIO_Init>
  MX_TIM1_Init();
 80004ce:	f000 faf9 	bl	8000ac4 <MX_TIM1_Init>
  MX_ADC1_Init();
 80004d2:	f000 f937 	bl	8000744 <MX_ADC1_Init>
  MX_ADC2_Init();
 80004d6:	f000 f9ad 	bl	8000834 <MX_ADC2_Init>
  MX_ADC3_Init();
 80004da:	f000 fa11 	bl	8000900 <MX_ADC3_Init>
  MX_TIM2_Init();
 80004de:	f000 fbb3 	bl	8000c48 <MX_TIM2_Init>
  MX_SPI3_Init();
 80004e2:	f000 fab1 	bl	8000a48 <MX_SPI3_Init>
  MX_TIM3_Init();
 80004e6:	f000 fc03 	bl	8000cf0 <MX_TIM3_Init>
  MX_USART3_UART_Init();
 80004ea:	f000 fe19 	bl	8001120 <MX_USART3_UART_Init>
  MX_TIM4_Init();
 80004ee:	f000 fc55 	bl	8000d9c <MX_TIM4_Init>
  MX_TIM5_Init();
 80004f2:	f000 fca9 	bl	8000e48 <MX_TIM5_Init>
  MX_I2C2_Init();
 80004f6:	f000 fa67 	bl	80009c8 <MX_I2C2_Init>
  MX_TIM8_Init();
 80004fa:	f000 fd05 	bl	8000f08 <MX_TIM8_Init>
  MX_TIM15_Init();
 80004fe:	f000 fdb7 	bl	8001070 <MX_TIM15_Init>
  /* USER CODE BEGIN 2 */




  uint8_t task = 0; //State variable for main loop
 8000502:	2300      	movs	r3, #0
 8000504:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  uint8_t T1State = 0; //Task 1 State
 8000508:	2300      	movs	r3, #0
 800050a:	74fb      	strb	r3, [r7, #19]
  uint8_t T2State = 0; //Task 2 State
 800050c:	2300      	movs	r3, #0
 800050e:	74bb      	strb	r3, [r7, #18]
  uint8_t T3State = 0; //Task 3 State
 8000510:	2300      	movs	r3, #0
 8000512:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
  uint8_t T4State = 0; //Task 4 State
 8000516:	2300      	movs	r3, #0
 8000518:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
  uint8_t T5State = 0; //Task 5 State
 800051c:	2300      	movs	r3, #0
 800051e:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
  uint8_t T6State = 0; //Task 6 State
 8000522:	2300      	movs	r3, #0
 8000524:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  //Set motors, metal detector, and camera to ON by default. Will turn off if battery too low or killswitch active
   uint8_t DriveON = 1;
 8000528:	2301      	movs	r3, #1
 800052a:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
   uint8_t ArmON = 1;
 800052e:	2301      	movs	r3, #1
 8000530:	f887 3029 	strb.w	r3, [r7, #41]	@ 0x29
   uint8_t MDON = 1;
 8000534:	2301      	movs	r3, #1
 8000536:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
   uint8_t OPENMV = 1;
 800053a:	2301      	movs	r3, #1
 800053c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

   //Set Kill switch to be off by default
   uint8_t BatKill = 0; //If Kill is 1 then turn everything off
 8000540:	2300      	movs	r3, #0
 8000542:	747b      	strb	r3, [r7, #17]
   uint8_t RadKill = 0; //Radio Kill switch
 8000544:	2300      	movs	r3, #0
 8000546:	743b      	strb	r3, [r7, #16]

   // Start Timer 1 channels 3 and 4
   int32_t duty = -50;
 8000548:	f06f 0331 	mvn.w	r3, #49	@ 0x31
 800054c:	623b      	str	r3, [r7, #32]
   HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2, GPIO_PIN_SET);
 800054e:	2201      	movs	r2, #1
 8000550:	2104      	movs	r1, #4
 8000552:	483b      	ldr	r0, [pc, #236]	@ (8000640 <main+0x188>)
 8000554:	f003 f974 	bl	8003840 <HAL_GPIO_WritePin>
   HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_3);
 8000558:	2108      	movs	r1, #8
 800055a:	483a      	ldr	r0, [pc, #232]	@ (8000644 <main+0x18c>)
 800055c:	f004 ff06 	bl	800536c <HAL_TIM_PWM_Start>
   HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_4);
 8000560:	210c      	movs	r1, #12
 8000562:	4838      	ldr	r0, [pc, #224]	@ (8000644 <main+0x18c>)
 8000564:	f004 ff02 	bl	800536c <HAL_TIM_PWM_Start>

   // Setup motor2 with TIM1 Channel 3 and 4
   volatile uint32_t *pCCR3 = &(htim1.Instance->CCR3);
 8000568:	4b36      	ldr	r3, [pc, #216]	@ (8000644 <main+0x18c>)
 800056a:	681b      	ldr	r3, [r3, #0]
 800056c:	333c      	adds	r3, #60	@ 0x3c
 800056e:	61fb      	str	r3, [r7, #28]
   volatile uint32_t *pCCR4 = &(htim1.Instance->CCR4);
 8000570:	4b34      	ldr	r3, [pc, #208]	@ (8000644 <main+0x18c>)
 8000572:	681b      	ldr	r3, [r3, #0]
 8000574:	3340      	adds	r3, #64	@ 0x40
 8000576:	61bb      	str	r3, [r7, #24]
   uint32_t Tim2Period = (htim1.Instance->ARR);
 8000578:	4b32      	ldr	r3, [pc, #200]	@ (8000644 <main+0x18c>)
 800057a:	681b      	ldr	r3, [r3, #0]
 800057c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800057e:	617b      	str	r3, [r7, #20]
   motor_t motor2 = {pCCR3, pCCR4, Tim2Period, duty};
 8000580:	69fb      	ldr	r3, [r7, #28]
 8000582:	603b      	str	r3, [r7, #0]
 8000584:	69bb      	ldr	r3, [r7, #24]
 8000586:	607b      	str	r3, [r7, #4]
 8000588:	697b      	ldr	r3, [r7, #20]
 800058a:	60bb      	str	r3, [r7, #8]
 800058c:	6a3b      	ldr	r3, [r7, #32]
 800058e:	60fb      	str	r3, [r7, #12]

   HAL_Delay(1000);
 8000590:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000594:	f001 fc52 	bl	8001e3c <HAL_Delay>
   set_duty(&motor2, duty);
 8000598:	463b      	mov	r3, r7
 800059a:	6a39      	ldr	r1, [r7, #32]
 800059c:	4618      	mov	r0, r3
 800059e:	f000 feeb 	bl	8001378 <set_duty>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1) {
	  //Run FSM
	  switch(task){
 80005a2:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80005a6:	2b06      	cmp	r3, #6
 80005a8:	d8fb      	bhi.n	80005a2 <main+0xea>
 80005aa:	a201      	add	r2, pc, #4	@ (adr r2, 80005b0 <main+0xf8>)
 80005ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80005b0:	080005cd 	.word	0x080005cd
 80005b4:	080005d5 	.word	0x080005d5
 80005b8:	08000601 	.word	0x08000601
 80005bc:	0800061b 	.word	0x0800061b
 80005c0:	08000623 	.word	0x08000623
 80005c4:	0800062b 	.word	0x0800062b
 80005c8:	08000633 	.word	0x08000633

	  case 0: //State 0
		  //State 0: INIT
		  //Do not make file for this, just Initialize as necessary
		  task = 1;
 80005cc:	2301      	movs	r3, #1
 80005ce:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		  break;
 80005d2:	e033      	b.n	800063c <main+0x184>

	  case 1: //State 1
		  //State 1: Diagnostics
		  //Check battery and shut off if necessary
		  task1_run(&T1State, hadc1,&BatKill);
 80005d4:	4c1c      	ldr	r4, [pc, #112]	@ (8000648 <main+0x190>)
 80005d6:	f107 0513 	add.w	r5, r7, #19
 80005da:	f107 0311 	add.w	r3, r7, #17
 80005de:	9316      	str	r3, [sp, #88]	@ 0x58
 80005e0:	4668      	mov	r0, sp
 80005e2:	f104 030c 	add.w	r3, r4, #12
 80005e6:	2258      	movs	r2, #88	@ 0x58
 80005e8:	4619      	mov	r1, r3
 80005ea:	f006 ff81 	bl	80074f0 <memcpy>
 80005ee:	e894 000e 	ldmia.w	r4, {r1, r2, r3}
 80005f2:	4628      	mov	r0, r5
 80005f4:	f001 fb20 	bl	8001c38 <task1_run>
		  task = 2;
 80005f8:	2302      	movs	r3, #2
 80005fa:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		  break;
 80005fe:	e01d      	b.n	800063c <main+0x184>

	  case 2: //State 2
		  //State 2: Radio
		  //Check killswitches and radio, act accordingly
		  task2_run(&T2State,&BatKill,&RadKill,&usWidth);
 8000600:	f107 0210 	add.w	r2, r7, #16
 8000604:	f107 0111 	add.w	r1, r7, #17
 8000608:	f107 0012 	add.w	r0, r7, #18
 800060c:	4b0f      	ldr	r3, [pc, #60]	@ (800064c <main+0x194>)
 800060e:	f001 fb4d 	bl	8001cac <task2_run>
	  	  task = 3;
 8000612:	2303      	movs	r3, #3
 8000614:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
	  	  break;
 8000618:	e010      	b.n	800063c <main+0x184>

	  case 3: //State 3
		  //State 3:
	  	  //Insert State 3 class here
	  	  task = 4;
 800061a:	2304      	movs	r3, #4
 800061c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
	  	  break;
 8000620:	e00c      	b.n	800063c <main+0x184>

	  case 4: //State 4
		  //State 4:
	  	  //Insert State 4 class here
	  	  task = 5;
 8000622:	2305      	movs	r3, #5
 8000624:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
	  	  break;
 8000628:	e008      	b.n	800063c <main+0x184>

	  case 5: //State 5
		  //State 5:
	  	  //Insert State 5 class here
	  	  task = 6;
 800062a:	2306      	movs	r3, #6
 800062c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
	  	  break;
 8000630:	e004      	b.n	800063c <main+0x184>

	  case 6: //State 6
		  //State 6:
	  	  //Insert State 6 class here
	  	  task = 1; //Do not go back to init
 8000632:	2301      	movs	r3, #1
 8000634:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
	  	  break;
 8000638:	bf00      	nop
 800063a:	e7b2      	b.n	80005a2 <main+0xea>
	  switch(task){
 800063c:	e7b1      	b.n	80005a2 <main+0xea>
 800063e:	bf00      	nop
 8000640:	48000400 	.word	0x48000400
 8000644:	2000020c 	.word	0x2000020c
 8000648:	20000028 	.word	0x20000028
 800064c:	200004a8 	.word	0x200004a8

08000650 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000650:	b580      	push	{r7, lr}
 8000652:	b096      	sub	sp, #88	@ 0x58
 8000654:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000656:	f107 0314 	add.w	r3, r7, #20
 800065a:	2244      	movs	r2, #68	@ 0x44
 800065c:	2100      	movs	r1, #0
 800065e:	4618      	mov	r0, r3
 8000660:	f006 ff19 	bl	8007496 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000664:	463b      	mov	r3, r7
 8000666:	2200      	movs	r2, #0
 8000668:	601a      	str	r2, [r3, #0]
 800066a:	605a      	str	r2, [r3, #4]
 800066c:	609a      	str	r2, [r3, #8]
 800066e:	60da      	str	r2, [r3, #12]
 8000670:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8000672:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8000676:	f003 fa3b 	bl	8003af0 <HAL_PWREx_ControlVoltageScaling>
 800067a:	4603      	mov	r3, r0
 800067c:	2b00      	cmp	r3, #0
 800067e:	d001      	beq.n	8000684 <SystemClock_Config+0x34>
  {
    Error_Handler();
 8000680:	f000 fe72 	bl	8001368 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000684:	2301      	movs	r3, #1
 8000686:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000688:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800068c:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800068e:	2302      	movs	r3, #2
 8000690:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000692:	2303      	movs	r3, #3
 8000694:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 5;
 8000696:	2305      	movs	r3, #5
 8000698:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 32;
 800069a:	2320      	movs	r3, #32
 800069c:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 800069e:	2307      	movs	r3, #7
 80006a0:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80006a2:	2302      	movs	r3, #2
 80006a4:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80006a6:	2302      	movs	r3, #2
 80006a8:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80006aa:	f107 0314 	add.w	r3, r7, #20
 80006ae:	4618      	mov	r0, r3
 80006b0:	f003 fa74 	bl	8003b9c <HAL_RCC_OscConfig>
 80006b4:	4603      	mov	r3, r0
 80006b6:	2b00      	cmp	r3, #0
 80006b8:	d001      	beq.n	80006be <SystemClock_Config+0x6e>
  {
    Error_Handler();
 80006ba:	f000 fe55 	bl	8001368 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80006be:	230f      	movs	r3, #15
 80006c0:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80006c2:	2303      	movs	r3, #3
 80006c4:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80006c6:	2300      	movs	r3, #0
 80006c8:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80006ca:	2300      	movs	r3, #0
 80006cc:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80006ce:	2300      	movs	r3, #0
 80006d0:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 80006d2:	463b      	mov	r3, r7
 80006d4:	2104      	movs	r1, #4
 80006d6:	4618      	mov	r0, r3
 80006d8:	f003 fe3c 	bl	8004354 <HAL_RCC_ClockConfig>
 80006dc:	4603      	mov	r3, r0
 80006de:	2b00      	cmp	r3, #0
 80006e0:	d001      	beq.n	80006e6 <SystemClock_Config+0x96>
  {
    Error_Handler();
 80006e2:	f000 fe41 	bl	8001368 <Error_Handler>
  }
}
 80006e6:	bf00      	nop
 80006e8:	3758      	adds	r7, #88	@ 0x58
 80006ea:	46bd      	mov	sp, r7
 80006ec:	bd80      	pop	{r7, pc}

080006ee <PeriphCommonClock_Config>:
/**
  * @brief Peripherals Common Clock Configuration
  * @retval None
  */
void PeriphCommonClock_Config(void)
{
 80006ee:	b580      	push	{r7, lr}
 80006f0:	b0a2      	sub	sp, #136	@ 0x88
 80006f2:	af00      	add	r7, sp, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80006f4:	1d3b      	adds	r3, r7, #4
 80006f6:	2284      	movs	r2, #132	@ 0x84
 80006f8:	2100      	movs	r1, #0
 80006fa:	4618      	mov	r0, r3
 80006fc:	f006 fecb 	bl	8007496 <memset>

  /** Initializes the peripherals clock
  */
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8000700:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8000704:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_PLLSAI1;
 8000706:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 800070a:	67bb      	str	r3, [r7, #120]	@ 0x78
  PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_HSE;
 800070c:	2303      	movs	r3, #3
 800070e:	60bb      	str	r3, [r7, #8]
  PeriphClkInit.PLLSAI1.PLLSAI1M = 5;
 8000710:	2305      	movs	r3, #5
 8000712:	60fb      	str	r3, [r7, #12]
  PeriphClkInit.PLLSAI1.PLLSAI1N = 24;
 8000714:	2318      	movs	r3, #24
 8000716:	613b      	str	r3, [r7, #16]
  PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
 8000718:	2307      	movs	r3, #7
 800071a:	617b      	str	r3, [r7, #20]
  PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 800071c:	2302      	movs	r3, #2
 800071e:	61bb      	str	r3, [r7, #24]
  PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 8000720:	2302      	movs	r3, #2
 8000722:	61fb      	str	r3, [r7, #28]
  PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_ADC1CLK;
 8000724:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8000728:	623b      	str	r3, [r7, #32]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800072a:	1d3b      	adds	r3, r7, #4
 800072c:	4618      	mov	r0, r3
 800072e:	f004 f835 	bl	800479c <HAL_RCCEx_PeriphCLKConfig>
 8000732:	4603      	mov	r3, r0
 8000734:	2b00      	cmp	r3, #0
 8000736:	d001      	beq.n	800073c <PeriphCommonClock_Config+0x4e>
  {
    Error_Handler();
 8000738:	f000 fe16 	bl	8001368 <Error_Handler>
  }
}
 800073c:	bf00      	nop
 800073e:	3788      	adds	r7, #136	@ 0x88
 8000740:	46bd      	mov	sp, r7
 8000742:	bd80      	pop	{r7, pc}

08000744 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8000744:	b580      	push	{r7, lr}
 8000746:	b08a      	sub	sp, #40	@ 0x28
 8000748:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 800074a:	f107 031c 	add.w	r3, r7, #28
 800074e:	2200      	movs	r2, #0
 8000750:	601a      	str	r2, [r3, #0]
 8000752:	605a      	str	r2, [r3, #4]
 8000754:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8000756:	1d3b      	adds	r3, r7, #4
 8000758:	2200      	movs	r2, #0
 800075a:	601a      	str	r2, [r3, #0]
 800075c:	605a      	str	r2, [r3, #4]
 800075e:	609a      	str	r2, [r3, #8]
 8000760:	60da      	str	r2, [r3, #12]
 8000762:	611a      	str	r2, [r3, #16]
 8000764:	615a      	str	r2, [r3, #20]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8000766:	4b2f      	ldr	r3, [pc, #188]	@ (8000824 <MX_ADC1_Init+0xe0>)
 8000768:	4a2f      	ldr	r2, [pc, #188]	@ (8000828 <MX_ADC1_Init+0xe4>)
 800076a:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 800076c:	4b2d      	ldr	r3, [pc, #180]	@ (8000824 <MX_ADC1_Init+0xe0>)
 800076e:	2200      	movs	r2, #0
 8000770:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000772:	4b2c      	ldr	r3, [pc, #176]	@ (8000824 <MX_ADC1_Init+0xe0>)
 8000774:	2200      	movs	r2, #0
 8000776:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000778:	4b2a      	ldr	r3, [pc, #168]	@ (8000824 <MX_ADC1_Init+0xe0>)
 800077a:	2200      	movs	r2, #0
 800077c:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800077e:	4b29      	ldr	r3, [pc, #164]	@ (8000824 <MX_ADC1_Init+0xe0>)
 8000780:	2200      	movs	r2, #0
 8000782:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000784:	4b27      	ldr	r3, [pc, #156]	@ (8000824 <MX_ADC1_Init+0xe0>)
 8000786:	2204      	movs	r2, #4
 8000788:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 800078a:	4b26      	ldr	r3, [pc, #152]	@ (8000824 <MX_ADC1_Init+0xe0>)
 800078c:	2200      	movs	r2, #0
 800078e:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000790:	4b24      	ldr	r3, [pc, #144]	@ (8000824 <MX_ADC1_Init+0xe0>)
 8000792:	2200      	movs	r2, #0
 8000794:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 1;
 8000796:	4b23      	ldr	r3, [pc, #140]	@ (8000824 <MX_ADC1_Init+0xe0>)
 8000798:	2201      	movs	r2, #1
 800079a:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800079c:	4b21      	ldr	r3, [pc, #132]	@ (8000824 <MX_ADC1_Init+0xe0>)
 800079e:	2200      	movs	r2, #0
 80007a0:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80007a4:	4b1f      	ldr	r3, [pc, #124]	@ (8000824 <MX_ADC1_Init+0xe0>)
 80007a6:	2200      	movs	r2, #0
 80007a8:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80007aa:	4b1e      	ldr	r3, [pc, #120]	@ (8000824 <MX_ADC1_Init+0xe0>)
 80007ac:	2200      	movs	r2, #0
 80007ae:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80007b0:	4b1c      	ldr	r3, [pc, #112]	@ (8000824 <MX_ADC1_Init+0xe0>)
 80007b2:	2200      	movs	r2, #0
 80007b4:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80007b8:	4b1a      	ldr	r3, [pc, #104]	@ (8000824 <MX_ADC1_Init+0xe0>)
 80007ba:	2200      	movs	r2, #0
 80007bc:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 80007be:	4b19      	ldr	r3, [pc, #100]	@ (8000824 <MX_ADC1_Init+0xe0>)
 80007c0:	2200      	movs	r2, #0
 80007c2:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80007c6:	4817      	ldr	r0, [pc, #92]	@ (8000824 <MX_ADC1_Init+0xe0>)
 80007c8:	f001 fd40 	bl	800224c <HAL_ADC_Init>
 80007cc:	4603      	mov	r3, r0
 80007ce:	2b00      	cmp	r3, #0
 80007d0:	d001      	beq.n	80007d6 <MX_ADC1_Init+0x92>
  {
    Error_Handler();
 80007d2:	f000 fdc9 	bl	8001368 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 80007d6:	2300      	movs	r3, #0
 80007d8:	61fb      	str	r3, [r7, #28]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 80007da:	f107 031c 	add.w	r3, r7, #28
 80007de:	4619      	mov	r1, r3
 80007e0:	4810      	ldr	r0, [pc, #64]	@ (8000824 <MX_ADC1_Init+0xe0>)
 80007e2:	f002 fcc1 	bl	8003168 <HAL_ADCEx_MultiModeConfigChannel>
 80007e6:	4603      	mov	r3, r0
 80007e8:	2b00      	cmp	r3, #0
 80007ea:	d001      	beq.n	80007f0 <MX_ADC1_Init+0xac>
  {
    Error_Handler();
 80007ec:	f000 fdbc 	bl	8001368 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 80007f0:	4b0e      	ldr	r3, [pc, #56]	@ (800082c <MX_ADC1_Init+0xe8>)
 80007f2:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80007f4:	2306      	movs	r3, #6
 80007f6:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 80007f8:	2300      	movs	r3, #0
 80007fa:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_DIFFERENTIAL_ENDED;
 80007fc:	4b0c      	ldr	r3, [pc, #48]	@ (8000830 <MX_ADC1_Init+0xec>)
 80007fe:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000800:	2304      	movs	r3, #4
 8000802:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 8000804:	2300      	movs	r3, #0
 8000806:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000808:	1d3b      	adds	r3, r7, #4
 800080a:	4619      	mov	r1, r3
 800080c:	4805      	ldr	r0, [pc, #20]	@ (8000824 <MX_ADC1_Init+0xe0>)
 800080e:	f002 f80d 	bl	800282c <HAL_ADC_ConfigChannel>
 8000812:	4603      	mov	r3, r0
 8000814:	2b00      	cmp	r3, #0
 8000816:	d001      	beq.n	800081c <MX_ADC1_Init+0xd8>
  {
    Error_Handler();
 8000818:	f000 fda6 	bl	8001368 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800081c:	bf00      	nop
 800081e:	3728      	adds	r7, #40	@ 0x28
 8000820:	46bd      	mov	sp, r7
 8000822:	bd80      	pop	{r7, pc}
 8000824:	20000028 	.word	0x20000028
 8000828:	50040000 	.word	0x50040000
 800082c:	04300002 	.word	0x04300002
 8000830:	407f0000 	.word	0x407f0000

08000834 <MX_ADC2_Init>:
  * @brief ADC2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC2_Init(void)
{
 8000834:	b580      	push	{r7, lr}
 8000836:	b086      	sub	sp, #24
 8000838:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800083a:	463b      	mov	r3, r7
 800083c:	2200      	movs	r2, #0
 800083e:	601a      	str	r2, [r3, #0]
 8000840:	605a      	str	r2, [r3, #4]
 8000842:	609a      	str	r2, [r3, #8]
 8000844:	60da      	str	r2, [r3, #12]
 8000846:	611a      	str	r2, [r3, #16]
 8000848:	615a      	str	r2, [r3, #20]

  /* USER CODE END ADC2_Init 1 */

  /** Common config
  */
  hadc2.Instance = ADC2;
 800084a:	4b29      	ldr	r3, [pc, #164]	@ (80008f0 <MX_ADC2_Init+0xbc>)
 800084c:	4a29      	ldr	r2, [pc, #164]	@ (80008f4 <MX_ADC2_Init+0xc0>)
 800084e:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8000850:	4b27      	ldr	r3, [pc, #156]	@ (80008f0 <MX_ADC2_Init+0xbc>)
 8000852:	2200      	movs	r2, #0
 8000854:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 8000856:	4b26      	ldr	r3, [pc, #152]	@ (80008f0 <MX_ADC2_Init+0xbc>)
 8000858:	2200      	movs	r2, #0
 800085a:	609a      	str	r2, [r3, #8]
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800085c:	4b24      	ldr	r3, [pc, #144]	@ (80008f0 <MX_ADC2_Init+0xbc>)
 800085e:	2200      	movs	r2, #0
 8000860:	60da      	str	r2, [r3, #12]
  hadc2.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000862:	4b23      	ldr	r3, [pc, #140]	@ (80008f0 <MX_ADC2_Init+0xbc>)
 8000864:	2200      	movs	r2, #0
 8000866:	611a      	str	r2, [r3, #16]
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000868:	4b21      	ldr	r3, [pc, #132]	@ (80008f0 <MX_ADC2_Init+0xbc>)
 800086a:	2204      	movs	r2, #4
 800086c:	615a      	str	r2, [r3, #20]
  hadc2.Init.LowPowerAutoWait = DISABLE;
 800086e:	4b20      	ldr	r3, [pc, #128]	@ (80008f0 <MX_ADC2_Init+0xbc>)
 8000870:	2200      	movs	r2, #0
 8000872:	761a      	strb	r2, [r3, #24]
  hadc2.Init.ContinuousConvMode = DISABLE;
 8000874:	4b1e      	ldr	r3, [pc, #120]	@ (80008f0 <MX_ADC2_Init+0xbc>)
 8000876:	2200      	movs	r2, #0
 8000878:	765a      	strb	r2, [r3, #25]
  hadc2.Init.NbrOfConversion = 1;
 800087a:	4b1d      	ldr	r3, [pc, #116]	@ (80008f0 <MX_ADC2_Init+0xbc>)
 800087c:	2201      	movs	r2, #1
 800087e:	61da      	str	r2, [r3, #28]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 8000880:	4b1b      	ldr	r3, [pc, #108]	@ (80008f0 <MX_ADC2_Init+0xbc>)
 8000882:	2200      	movs	r2, #0
 8000884:	f883 2020 	strb.w	r2, [r3, #32]
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000888:	4b19      	ldr	r3, [pc, #100]	@ (80008f0 <MX_ADC2_Init+0xbc>)
 800088a:	2200      	movs	r2, #0
 800088c:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800088e:	4b18      	ldr	r3, [pc, #96]	@ (80008f0 <MX_ADC2_Init+0xbc>)
 8000890:	2200      	movs	r2, #0
 8000892:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc2.Init.DMAContinuousRequests = DISABLE;
 8000894:	4b16      	ldr	r3, [pc, #88]	@ (80008f0 <MX_ADC2_Init+0xbc>)
 8000896:	2200      	movs	r2, #0
 8000898:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc2.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 800089c:	4b14      	ldr	r3, [pc, #80]	@ (80008f0 <MX_ADC2_Init+0xbc>)
 800089e:	2200      	movs	r2, #0
 80008a0:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc2.Init.OversamplingMode = DISABLE;
 80008a2:	4b13      	ldr	r3, [pc, #76]	@ (80008f0 <MX_ADC2_Init+0xbc>)
 80008a4:	2200      	movs	r2, #0
 80008a6:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 80008aa:	4811      	ldr	r0, [pc, #68]	@ (80008f0 <MX_ADC2_Init+0xbc>)
 80008ac:	f001 fcce 	bl	800224c <HAL_ADC_Init>
 80008b0:	4603      	mov	r3, r0
 80008b2:	2b00      	cmp	r3, #0
 80008b4:	d001      	beq.n	80008ba <MX_ADC2_Init+0x86>
  {
    Error_Handler();
 80008b6:	f000 fd57 	bl	8001368 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_2;
 80008ba:	4b0f      	ldr	r3, [pc, #60]	@ (80008f8 <MX_ADC2_Init+0xc4>)
 80008bc:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80008be:	2306      	movs	r3, #6
 80008c0:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 80008c2:	2300      	movs	r3, #0
 80008c4:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_DIFFERENTIAL_ENDED;
 80008c6:	4b0d      	ldr	r3, [pc, #52]	@ (80008fc <MX_ADC2_Init+0xc8>)
 80008c8:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80008ca:	2304      	movs	r3, #4
 80008cc:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 80008ce:	2300      	movs	r3, #0
 80008d0:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 80008d2:	463b      	mov	r3, r7
 80008d4:	4619      	mov	r1, r3
 80008d6:	4806      	ldr	r0, [pc, #24]	@ (80008f0 <MX_ADC2_Init+0xbc>)
 80008d8:	f001 ffa8 	bl	800282c <HAL_ADC_ConfigChannel>
 80008dc:	4603      	mov	r3, r0
 80008de:	2b00      	cmp	r3, #0
 80008e0:	d001      	beq.n	80008e6 <MX_ADC2_Init+0xb2>
  {
    Error_Handler();
 80008e2:	f000 fd41 	bl	8001368 <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 80008e6:	bf00      	nop
 80008e8:	3718      	adds	r7, #24
 80008ea:	46bd      	mov	sp, r7
 80008ec:	bd80      	pop	{r7, pc}
 80008ee:	bf00      	nop
 80008f0:	2000008c 	.word	0x2000008c
 80008f4:	50040100 	.word	0x50040100
 80008f8:	08600004 	.word	0x08600004
 80008fc:	407f0000 	.word	0x407f0000

08000900 <MX_ADC3_Init>:
  * @brief ADC3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC3_Init(void)
{
 8000900:	b580      	push	{r7, lr}
 8000902:	b086      	sub	sp, #24
 8000904:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC3_Init 0 */

  /* USER CODE END ADC3_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000906:	463b      	mov	r3, r7
 8000908:	2200      	movs	r2, #0
 800090a:	601a      	str	r2, [r3, #0]
 800090c:	605a      	str	r2, [r3, #4]
 800090e:	609a      	str	r2, [r3, #8]
 8000910:	60da      	str	r2, [r3, #12]
 8000912:	611a      	str	r2, [r3, #16]
 8000914:	615a      	str	r2, [r3, #20]

  /* USER CODE END ADC3_Init 1 */

  /** Common config
  */
  hadc3.Instance = ADC3;
 8000916:	4b29      	ldr	r3, [pc, #164]	@ (80009bc <MX_ADC3_Init+0xbc>)
 8000918:	4a29      	ldr	r2, [pc, #164]	@ (80009c0 <MX_ADC3_Init+0xc0>)
 800091a:	601a      	str	r2, [r3, #0]
  hadc3.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 800091c:	4b27      	ldr	r3, [pc, #156]	@ (80009bc <MX_ADC3_Init+0xbc>)
 800091e:	2200      	movs	r2, #0
 8000920:	605a      	str	r2, [r3, #4]
  hadc3.Init.Resolution = ADC_RESOLUTION_12B;
 8000922:	4b26      	ldr	r3, [pc, #152]	@ (80009bc <MX_ADC3_Init+0xbc>)
 8000924:	2200      	movs	r2, #0
 8000926:	609a      	str	r2, [r3, #8]
  hadc3.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000928:	4b24      	ldr	r3, [pc, #144]	@ (80009bc <MX_ADC3_Init+0xbc>)
 800092a:	2200      	movs	r2, #0
 800092c:	60da      	str	r2, [r3, #12]
  hadc3.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800092e:	4b23      	ldr	r3, [pc, #140]	@ (80009bc <MX_ADC3_Init+0xbc>)
 8000930:	2200      	movs	r2, #0
 8000932:	611a      	str	r2, [r3, #16]
  hadc3.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000934:	4b21      	ldr	r3, [pc, #132]	@ (80009bc <MX_ADC3_Init+0xbc>)
 8000936:	2204      	movs	r2, #4
 8000938:	615a      	str	r2, [r3, #20]
  hadc3.Init.LowPowerAutoWait = DISABLE;
 800093a:	4b20      	ldr	r3, [pc, #128]	@ (80009bc <MX_ADC3_Init+0xbc>)
 800093c:	2200      	movs	r2, #0
 800093e:	761a      	strb	r2, [r3, #24]
  hadc3.Init.ContinuousConvMode = DISABLE;
 8000940:	4b1e      	ldr	r3, [pc, #120]	@ (80009bc <MX_ADC3_Init+0xbc>)
 8000942:	2200      	movs	r2, #0
 8000944:	765a      	strb	r2, [r3, #25]
  hadc3.Init.NbrOfConversion = 1;
 8000946:	4b1d      	ldr	r3, [pc, #116]	@ (80009bc <MX_ADC3_Init+0xbc>)
 8000948:	2201      	movs	r2, #1
 800094a:	61da      	str	r2, [r3, #28]
  hadc3.Init.DiscontinuousConvMode = DISABLE;
 800094c:	4b1b      	ldr	r3, [pc, #108]	@ (80009bc <MX_ADC3_Init+0xbc>)
 800094e:	2200      	movs	r2, #0
 8000950:	f883 2020 	strb.w	r2, [r3, #32]
  hadc3.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000954:	4b19      	ldr	r3, [pc, #100]	@ (80009bc <MX_ADC3_Init+0xbc>)
 8000956:	2200      	movs	r2, #0
 8000958:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc3.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800095a:	4b18      	ldr	r3, [pc, #96]	@ (80009bc <MX_ADC3_Init+0xbc>)
 800095c:	2200      	movs	r2, #0
 800095e:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc3.Init.DMAContinuousRequests = DISABLE;
 8000960:	4b16      	ldr	r3, [pc, #88]	@ (80009bc <MX_ADC3_Init+0xbc>)
 8000962:	2200      	movs	r2, #0
 8000964:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc3.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000968:	4b14      	ldr	r3, [pc, #80]	@ (80009bc <MX_ADC3_Init+0xbc>)
 800096a:	2200      	movs	r2, #0
 800096c:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc3.Init.OversamplingMode = DISABLE;
 800096e:	4b13      	ldr	r3, [pc, #76]	@ (80009bc <MX_ADC3_Init+0xbc>)
 8000970:	2200      	movs	r2, #0
 8000972:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  if (HAL_ADC_Init(&hadc3) != HAL_OK)
 8000976:	4811      	ldr	r0, [pc, #68]	@ (80009bc <MX_ADC3_Init+0xbc>)
 8000978:	f001 fc68 	bl	800224c <HAL_ADC_Init>
 800097c:	4603      	mov	r3, r0
 800097e:	2b00      	cmp	r3, #0
 8000980:	d001      	beq.n	8000986 <MX_ADC3_Init+0x86>
  {
    Error_Handler();
 8000982:	f000 fcf1 	bl	8001368 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_3;
 8000986:	4b0f      	ldr	r3, [pc, #60]	@ (80009c4 <MX_ADC3_Init+0xc4>)
 8000988:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800098a:	2306      	movs	r3, #6
 800098c:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 800098e:	2300      	movs	r3, #0
 8000990:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000992:	237f      	movs	r3, #127	@ 0x7f
 8000994:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000996:	2304      	movs	r3, #4
 8000998:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 800099a:	2300      	movs	r3, #0
 800099c:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 800099e:	463b      	mov	r3, r7
 80009a0:	4619      	mov	r1, r3
 80009a2:	4806      	ldr	r0, [pc, #24]	@ (80009bc <MX_ADC3_Init+0xbc>)
 80009a4:	f001 ff42 	bl	800282c <HAL_ADC_ConfigChannel>
 80009a8:	4603      	mov	r3, r0
 80009aa:	2b00      	cmp	r3, #0
 80009ac:	d001      	beq.n	80009b2 <MX_ADC3_Init+0xb2>
  {
    Error_Handler();
 80009ae:	f000 fcdb 	bl	8001368 <Error_Handler>
  }
  /* USER CODE BEGIN ADC3_Init 2 */

  /* USER CODE END ADC3_Init 2 */

}
 80009b2:	bf00      	nop
 80009b4:	3718      	adds	r7, #24
 80009b6:	46bd      	mov	sp, r7
 80009b8:	bd80      	pop	{r7, pc}
 80009ba:	bf00      	nop
 80009bc:	200000f0 	.word	0x200000f0
 80009c0:	50040200 	.word	0x50040200
 80009c4:	0c900008 	.word	0x0c900008

080009c8 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 80009c8:	b580      	push	{r7, lr}
 80009ca:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 80009cc:	4b1b      	ldr	r3, [pc, #108]	@ (8000a3c <MX_I2C2_Init+0x74>)
 80009ce:	4a1c      	ldr	r2, [pc, #112]	@ (8000a40 <MX_I2C2_Init+0x78>)
 80009d0:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x10909CEC;
 80009d2:	4b1a      	ldr	r3, [pc, #104]	@ (8000a3c <MX_I2C2_Init+0x74>)
 80009d4:	4a1b      	ldr	r2, [pc, #108]	@ (8000a44 <MX_I2C2_Init+0x7c>)
 80009d6:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 80009d8:	4b18      	ldr	r3, [pc, #96]	@ (8000a3c <MX_I2C2_Init+0x74>)
 80009da:	2200      	movs	r2, #0
 80009dc:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80009de:	4b17      	ldr	r3, [pc, #92]	@ (8000a3c <MX_I2C2_Init+0x74>)
 80009e0:	2201      	movs	r2, #1
 80009e2:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80009e4:	4b15      	ldr	r3, [pc, #84]	@ (8000a3c <MX_I2C2_Init+0x74>)
 80009e6:	2200      	movs	r2, #0
 80009e8:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 80009ea:	4b14      	ldr	r3, [pc, #80]	@ (8000a3c <MX_I2C2_Init+0x74>)
 80009ec:	2200      	movs	r2, #0
 80009ee:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80009f0:	4b12      	ldr	r3, [pc, #72]	@ (8000a3c <MX_I2C2_Init+0x74>)
 80009f2:	2200      	movs	r2, #0
 80009f4:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80009f6:	4b11      	ldr	r3, [pc, #68]	@ (8000a3c <MX_I2C2_Init+0x74>)
 80009f8:	2200      	movs	r2, #0
 80009fa:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80009fc:	4b0f      	ldr	r3, [pc, #60]	@ (8000a3c <MX_I2C2_Init+0x74>)
 80009fe:	2200      	movs	r2, #0
 8000a00:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8000a02:	480e      	ldr	r0, [pc, #56]	@ (8000a3c <MX_I2C2_Init+0x74>)
 8000a04:	f002 ff34 	bl	8003870 <HAL_I2C_Init>
 8000a08:	4603      	mov	r3, r0
 8000a0a:	2b00      	cmp	r3, #0
 8000a0c:	d001      	beq.n	8000a12 <MX_I2C2_Init+0x4a>
  {
    Error_Handler();
 8000a0e:	f000 fcab 	bl	8001368 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000a12:	2100      	movs	r1, #0
 8000a14:	4809      	ldr	r0, [pc, #36]	@ (8000a3c <MX_I2C2_Init+0x74>)
 8000a16:	f002 ffc6 	bl	80039a6 <HAL_I2CEx_ConfigAnalogFilter>
 8000a1a:	4603      	mov	r3, r0
 8000a1c:	2b00      	cmp	r3, #0
 8000a1e:	d001      	beq.n	8000a24 <MX_I2C2_Init+0x5c>
  {
    Error_Handler();
 8000a20:	f000 fca2 	bl	8001368 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 8000a24:	2100      	movs	r1, #0
 8000a26:	4805      	ldr	r0, [pc, #20]	@ (8000a3c <MX_I2C2_Init+0x74>)
 8000a28:	f003 f808 	bl	8003a3c <HAL_I2CEx_ConfigDigitalFilter>
 8000a2c:	4603      	mov	r3, r0
 8000a2e:	2b00      	cmp	r3, #0
 8000a30:	d001      	beq.n	8000a36 <MX_I2C2_Init+0x6e>
  {
    Error_Handler();
 8000a32:	f000 fc99 	bl	8001368 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8000a36:	bf00      	nop
 8000a38:	bd80      	pop	{r7, pc}
 8000a3a:	bf00      	nop
 8000a3c:	20000154 	.word	0x20000154
 8000a40:	40005800 	.word	0x40005800
 8000a44:	10909cec 	.word	0x10909cec

08000a48 <MX_SPI3_Init>:
  * @brief SPI3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI3_Init(void)
{
 8000a48:	b580      	push	{r7, lr}
 8000a4a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  /* SPI3 parameter configuration*/
  hspi3.Instance = SPI3;
 8000a4c:	4b1b      	ldr	r3, [pc, #108]	@ (8000abc <MX_SPI3_Init+0x74>)
 8000a4e:	4a1c      	ldr	r2, [pc, #112]	@ (8000ac0 <MX_SPI3_Init+0x78>)
 8000a50:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 8000a52:	4b1a      	ldr	r3, [pc, #104]	@ (8000abc <MX_SPI3_Init+0x74>)
 8000a54:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8000a58:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES_RXONLY;
 8000a5a:	4b18      	ldr	r3, [pc, #96]	@ (8000abc <MX_SPI3_Init+0x74>)
 8000a5c:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000a60:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_4BIT;
 8000a62:	4b16      	ldr	r3, [pc, #88]	@ (8000abc <MX_SPI3_Init+0x74>)
 8000a64:	f44f 7240 	mov.w	r2, #768	@ 0x300
 8000a68:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000a6a:	4b14      	ldr	r3, [pc, #80]	@ (8000abc <MX_SPI3_Init+0x74>)
 8000a6c:	2200      	movs	r2, #0
 8000a6e:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000a70:	4b12      	ldr	r3, [pc, #72]	@ (8000abc <MX_SPI3_Init+0x74>)
 8000a72:	2200      	movs	r2, #0
 8000a74:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_HARD_INPUT;
 8000a76:	4b11      	ldr	r3, [pc, #68]	@ (8000abc <MX_SPI3_Init+0x74>)
 8000a78:	2200      	movs	r2, #0
 8000a7a:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8000a7c:	4b0f      	ldr	r3, [pc, #60]	@ (8000abc <MX_SPI3_Init+0x74>)
 8000a7e:	2200      	movs	r2, #0
 8000a80:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000a82:	4b0e      	ldr	r3, [pc, #56]	@ (8000abc <MX_SPI3_Init+0x74>)
 8000a84:	2200      	movs	r2, #0
 8000a86:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8000a88:	4b0c      	ldr	r3, [pc, #48]	@ (8000abc <MX_SPI3_Init+0x74>)
 8000a8a:	2200      	movs	r2, #0
 8000a8c:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000a8e:	4b0b      	ldr	r3, [pc, #44]	@ (8000abc <MX_SPI3_Init+0x74>)
 8000a90:	2200      	movs	r2, #0
 8000a92:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi3.Init.CRCPolynomial = 7;
 8000a94:	4b09      	ldr	r3, [pc, #36]	@ (8000abc <MX_SPI3_Init+0x74>)
 8000a96:	2207      	movs	r2, #7
 8000a98:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi3.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8000a9a:	4b08      	ldr	r3, [pc, #32]	@ (8000abc <MX_SPI3_Init+0x74>)
 8000a9c:	2200      	movs	r2, #0
 8000a9e:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8000aa0:	4b06      	ldr	r3, [pc, #24]	@ (8000abc <MX_SPI3_Init+0x74>)
 8000aa2:	2208      	movs	r2, #8
 8000aa4:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 8000aa6:	4805      	ldr	r0, [pc, #20]	@ (8000abc <MX_SPI3_Init+0x74>)
 8000aa8:	f004 fb04 	bl	80050b4 <HAL_SPI_Init>
 8000aac:	4603      	mov	r3, r0
 8000aae:	2b00      	cmp	r3, #0
 8000ab0:	d001      	beq.n	8000ab6 <MX_SPI3_Init+0x6e>
  {
    Error_Handler();
 8000ab2:	f000 fc59 	bl	8001368 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 8000ab6:	bf00      	nop
 8000ab8:	bd80      	pop	{r7, pc}
 8000aba:	bf00      	nop
 8000abc:	200001a8 	.word	0x200001a8
 8000ac0:	40003c00 	.word	0x40003c00

08000ac4 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8000ac4:	b580      	push	{r7, lr}
 8000ac6:	b096      	sub	sp, #88	@ 0x58
 8000ac8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */
  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000aca:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8000ace:	2200      	movs	r2, #0
 8000ad0:	601a      	str	r2, [r3, #0]
 8000ad2:	605a      	str	r2, [r3, #4]
 8000ad4:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000ad6:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8000ada:	2200      	movs	r2, #0
 8000adc:	601a      	str	r2, [r3, #0]
 8000ade:	605a      	str	r2, [r3, #4]
 8000ae0:	609a      	str	r2, [r3, #8]
 8000ae2:	60da      	str	r2, [r3, #12]
 8000ae4:	611a      	str	r2, [r3, #16]
 8000ae6:	615a      	str	r2, [r3, #20]
 8000ae8:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8000aea:	1d3b      	adds	r3, r7, #4
 8000aec:	222c      	movs	r2, #44	@ 0x2c
 8000aee:	2100      	movs	r1, #0
 8000af0:	4618      	mov	r0, r3
 8000af2:	f006 fcd0 	bl	8007496 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */
  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8000af6:	4b52      	ldr	r3, [pc, #328]	@ (8000c40 <MX_TIM1_Init+0x17c>)
 8000af8:	4a52      	ldr	r2, [pc, #328]	@ (8000c44 <MX_TIM1_Init+0x180>)
 8000afa:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8000afc:	4b50      	ldr	r3, [pc, #320]	@ (8000c40 <MX_TIM1_Init+0x17c>)
 8000afe:	2200      	movs	r2, #0
 8000b00:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000b02:	4b4f      	ldr	r3, [pc, #316]	@ (8000c40 <MX_TIM1_Init+0x17c>)
 8000b04:	2200      	movs	r2, #0
 8000b06:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 59999;
 8000b08:	4b4d      	ldr	r3, [pc, #308]	@ (8000c40 <MX_TIM1_Init+0x17c>)
 8000b0a:	f64e 225f 	movw	r2, #59999	@ 0xea5f
 8000b0e:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000b10:	4b4b      	ldr	r3, [pc, #300]	@ (8000c40 <MX_TIM1_Init+0x17c>)
 8000b12:	2200      	movs	r2, #0
 8000b14:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8000b16:	4b4a      	ldr	r3, [pc, #296]	@ (8000c40 <MX_TIM1_Init+0x17c>)
 8000b18:	2200      	movs	r2, #0
 8000b1a:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000b1c:	4b48      	ldr	r3, [pc, #288]	@ (8000c40 <MX_TIM1_Init+0x17c>)
 8000b1e:	2200      	movs	r2, #0
 8000b20:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8000b22:	4847      	ldr	r0, [pc, #284]	@ (8000c40 <MX_TIM1_Init+0x17c>)
 8000b24:	f004 fbca 	bl	80052bc <HAL_TIM_PWM_Init>
 8000b28:	4603      	mov	r3, r0
 8000b2a:	2b00      	cmp	r3, #0
 8000b2c:	d001      	beq.n	8000b32 <MX_TIM1_Init+0x6e>
  {
    Error_Handler();
 8000b2e:	f000 fc1b 	bl	8001368 <Error_Handler>
  }
  if (HAL_TIM_OC_Init(&htim1) != HAL_OK)
 8000b32:	4843      	ldr	r0, [pc, #268]	@ (8000c40 <MX_TIM1_Init+0x17c>)
 8000b34:	f004 fb61 	bl	80051fa <HAL_TIM_OC_Init>
 8000b38:	4603      	mov	r3, r0
 8000b3a:	2b00      	cmp	r3, #0
 8000b3c:	d001      	beq.n	8000b42 <MX_TIM1_Init+0x7e>
  {
    Error_Handler();
 8000b3e:	f000 fc13 	bl	8001368 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000b42:	2300      	movs	r3, #0
 8000b44:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8000b46:	2300      	movs	r3, #0
 8000b48:	653b      	str	r3, [r7, #80]	@ 0x50
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000b4a:	2300      	movs	r3, #0
 8000b4c:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8000b4e:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8000b52:	4619      	mov	r1, r3
 8000b54:	483a      	ldr	r0, [pc, #232]	@ (8000c40 <MX_TIM1_Init+0x17c>)
 8000b56:	f005 fe5f 	bl	8006818 <HAL_TIMEx_MasterConfigSynchronization>
 8000b5a:	4603      	mov	r3, r0
 8000b5c:	2b00      	cmp	r3, #0
 8000b5e:	d001      	beq.n	8000b64 <MX_TIM1_Init+0xa0>
  {
    Error_Handler();
 8000b60:	f000 fc02 	bl	8001368 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000b64:	2360      	movs	r3, #96	@ 0x60
 8000b66:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.Pulse = 0;
 8000b68:	2300      	movs	r3, #0
 8000b6a:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000b6c:	2300      	movs	r3, #0
 8000b6e:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8000b70:	2300      	movs	r3, #0
 8000b72:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000b74:	2300      	movs	r3, #0
 8000b76:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8000b78:	2300      	movs	r3, #0
 8000b7a:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8000b7c:	2300      	movs	r3, #0
 8000b7e:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000b80:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8000b84:	2200      	movs	r2, #0
 8000b86:	4619      	mov	r1, r3
 8000b88:	482d      	ldr	r0, [pc, #180]	@ (8000c40 <MX_TIM1_Init+0x17c>)
 8000b8a:	f005 f80b 	bl	8005ba4 <HAL_TIM_PWM_ConfigChannel>
 8000b8e:	4603      	mov	r3, r0
 8000b90:	2b00      	cmp	r3, #0
 8000b92:	d001      	beq.n	8000b98 <MX_TIM1_Init+0xd4>
  {
    Error_Handler();
 8000b94:	f000 fbe8 	bl	8001368 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_TIMING;
 8000b98:	2300      	movs	r3, #0
 8000b9a:	633b      	str	r3, [r7, #48]	@ 0x30
  if (HAL_TIM_OC_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8000b9c:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8000ba0:	2204      	movs	r2, #4
 8000ba2:	4619      	mov	r1, r3
 8000ba4:	4826      	ldr	r0, [pc, #152]	@ (8000c40 <MX_TIM1_Init+0x17c>)
 8000ba6:	f004 fee7 	bl	8005978 <HAL_TIM_OC_ConfigChannel>
 8000baa:	4603      	mov	r3, r0
 8000bac:	2b00      	cmp	r3, #0
 8000bae:	d001      	beq.n	8000bb4 <MX_TIM1_Init+0xf0>
  {
    Error_Handler();
 8000bb0:	f000 fbda 	bl	8001368 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000bb4:	2360      	movs	r3, #96	@ 0x60
 8000bb6:	633b      	str	r3, [r7, #48]	@ 0x30
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8000bb8:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8000bbc:	2208      	movs	r2, #8
 8000bbe:	4619      	mov	r1, r3
 8000bc0:	481f      	ldr	r0, [pc, #124]	@ (8000c40 <MX_TIM1_Init+0x17c>)
 8000bc2:	f004 ffef 	bl	8005ba4 <HAL_TIM_PWM_ConfigChannel>
 8000bc6:	4603      	mov	r3, r0
 8000bc8:	2b00      	cmp	r3, #0
 8000bca:	d001      	beq.n	8000bd0 <MX_TIM1_Init+0x10c>
  {
    Error_Handler();
 8000bcc:	f000 fbcc 	bl	8001368 <Error_Handler>
  }
  sConfigOC.Pulse = 29999;
 8000bd0:	f247 532f 	movw	r3, #29999	@ 0x752f
 8000bd4:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8000bd6:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8000bda:	220c      	movs	r2, #12
 8000bdc:	4619      	mov	r1, r3
 8000bde:	4818      	ldr	r0, [pc, #96]	@ (8000c40 <MX_TIM1_Init+0x17c>)
 8000be0:	f004 ffe0 	bl	8005ba4 <HAL_TIM_PWM_ConfigChannel>
 8000be4:	4603      	mov	r3, r0
 8000be6:	2b00      	cmp	r3, #0
 8000be8:	d001      	beq.n	8000bee <MX_TIM1_Init+0x12a>
  {
    Error_Handler();
 8000bea:	f000 fbbd 	bl	8001368 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8000bee:	2300      	movs	r3, #0
 8000bf0:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8000bf2:	2300      	movs	r3, #0
 8000bf4:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8000bf6:	2300      	movs	r3, #0
 8000bf8:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8000bfa:	2300      	movs	r3, #0
 8000bfc:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8000bfe:	2300      	movs	r3, #0
 8000c00:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8000c02:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000c06:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8000c08:	2300      	movs	r3, #0
 8000c0a:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8000c0c:	2300      	movs	r3, #0
 8000c0e:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8000c10:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8000c14:	627b      	str	r3, [r7, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Filter = 0;
 8000c16:	2300      	movs	r3, #0
 8000c18:	62bb      	str	r3, [r7, #40]	@ 0x28
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8000c1a:	2300      	movs	r3, #0
 8000c1c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8000c1e:	1d3b      	adds	r3, r7, #4
 8000c20:	4619      	mov	r1, r3
 8000c22:	4807      	ldr	r0, [pc, #28]	@ (8000c40 <MX_TIM1_Init+0x17c>)
 8000c24:	f005 fe80 	bl	8006928 <HAL_TIMEx_ConfigBreakDeadTime>
 8000c28:	4603      	mov	r3, r0
 8000c2a:	2b00      	cmp	r3, #0
 8000c2c:	d001      	beq.n	8000c32 <MX_TIM1_Init+0x16e>
  {
    Error_Handler();
 8000c2e:	f000 fb9b 	bl	8001368 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */
  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8000c32:	4803      	ldr	r0, [pc, #12]	@ (8000c40 <MX_TIM1_Init+0x17c>)
 8000c34:	f000 fef4 	bl	8001a20 <HAL_TIM_MspPostInit>

}
 8000c38:	bf00      	nop
 8000c3a:	3758      	adds	r7, #88	@ 0x58
 8000c3c:	46bd      	mov	sp, r7
 8000c3e:	bd80      	pop	{r7, pc}
 8000c40:	2000020c 	.word	0x2000020c
 8000c44:	40012c00 	.word	0x40012c00

08000c48 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8000c48:	b580      	push	{r7, lr}
 8000c4a:	b08c      	sub	sp, #48	@ 0x30
 8000c4c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8000c4e:	f107 030c 	add.w	r3, r7, #12
 8000c52:	2224      	movs	r2, #36	@ 0x24
 8000c54:	2100      	movs	r1, #0
 8000c56:	4618      	mov	r0, r3
 8000c58:	f006 fc1d 	bl	8007496 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000c5c:	463b      	mov	r3, r7
 8000c5e:	2200      	movs	r2, #0
 8000c60:	601a      	str	r2, [r3, #0]
 8000c62:	605a      	str	r2, [r3, #4]
 8000c64:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000c66:	4b21      	ldr	r3, [pc, #132]	@ (8000cec <MX_TIM2_Init+0xa4>)
 8000c68:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000c6c:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8000c6e:	4b1f      	ldr	r3, [pc, #124]	@ (8000cec <MX_TIM2_Init+0xa4>)
 8000c70:	2200      	movs	r2, #0
 8000c72:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000c74:	4b1d      	ldr	r3, [pc, #116]	@ (8000cec <MX_TIM2_Init+0xa4>)
 8000c76:	2200      	movs	r2, #0
 8000c78:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 65535;
 8000c7a:	4b1c      	ldr	r3, [pc, #112]	@ (8000cec <MX_TIM2_Init+0xa4>)
 8000c7c:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000c80:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000c82:	4b1a      	ldr	r3, [pc, #104]	@ (8000cec <MX_TIM2_Init+0xa4>)
 8000c84:	2200      	movs	r2, #0
 8000c86:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000c88:	4b18      	ldr	r3, [pc, #96]	@ (8000cec <MX_TIM2_Init+0xa4>)
 8000c8a:	2200      	movs	r2, #0
 8000c8c:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 8000c8e:	2301      	movs	r3, #1
 8000c90:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8000c92:	2300      	movs	r3, #0
 8000c94:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8000c96:	2301      	movs	r3, #1
 8000c98:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8000c9a:	2300      	movs	r3, #0
 8000c9c:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8000c9e:	2300      	movs	r3, #0
 8000ca0:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8000ca2:	2300      	movs	r3, #0
 8000ca4:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8000ca6:	2301      	movs	r3, #1
 8000ca8:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8000caa:	2300      	movs	r3, #0
 8000cac:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 8000cae:	2300      	movs	r3, #0
 8000cb0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim2, &sConfig) != HAL_OK)
 8000cb2:	f107 030c 	add.w	r3, r7, #12
 8000cb6:	4619      	mov	r1, r3
 8000cb8:	480c      	ldr	r0, [pc, #48]	@ (8000cec <MX_TIM2_Init+0xa4>)
 8000cba:	f004 fcb4 	bl	8005626 <HAL_TIM_Encoder_Init>
 8000cbe:	4603      	mov	r3, r0
 8000cc0:	2b00      	cmp	r3, #0
 8000cc2:	d001      	beq.n	8000cc8 <MX_TIM2_Init+0x80>
  {
    Error_Handler();
 8000cc4:	f000 fb50 	bl	8001368 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000cc8:	2300      	movs	r3, #0
 8000cca:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000ccc:	2300      	movs	r3, #0
 8000cce:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000cd0:	463b      	mov	r3, r7
 8000cd2:	4619      	mov	r1, r3
 8000cd4:	4805      	ldr	r0, [pc, #20]	@ (8000cec <MX_TIM2_Init+0xa4>)
 8000cd6:	f005 fd9f 	bl	8006818 <HAL_TIMEx_MasterConfigSynchronization>
 8000cda:	4603      	mov	r3, r0
 8000cdc:	2b00      	cmp	r3, #0
 8000cde:	d001      	beq.n	8000ce4 <MX_TIM2_Init+0x9c>
  {
    Error_Handler();
 8000ce0:	f000 fb42 	bl	8001368 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8000ce4:	bf00      	nop
 8000ce6:	3730      	adds	r7, #48	@ 0x30
 8000ce8:	46bd      	mov	sp, r7
 8000cea:	bd80      	pop	{r7, pc}
 8000cec:	20000258 	.word	0x20000258

08000cf0 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8000cf0:	b580      	push	{r7, lr}
 8000cf2:	b08c      	sub	sp, #48	@ 0x30
 8000cf4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8000cf6:	f107 030c 	add.w	r3, r7, #12
 8000cfa:	2224      	movs	r2, #36	@ 0x24
 8000cfc:	2100      	movs	r1, #0
 8000cfe:	4618      	mov	r0, r3
 8000d00:	f006 fbc9 	bl	8007496 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000d04:	463b      	mov	r3, r7
 8000d06:	2200      	movs	r2, #0
 8000d08:	601a      	str	r2, [r3, #0]
 8000d0a:	605a      	str	r2, [r3, #4]
 8000d0c:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8000d0e:	4b21      	ldr	r3, [pc, #132]	@ (8000d94 <MX_TIM3_Init+0xa4>)
 8000d10:	4a21      	ldr	r2, [pc, #132]	@ (8000d98 <MX_TIM3_Init+0xa8>)
 8000d12:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8000d14:	4b1f      	ldr	r3, [pc, #124]	@ (8000d94 <MX_TIM3_Init+0xa4>)
 8000d16:	2200      	movs	r2, #0
 8000d18:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000d1a:	4b1e      	ldr	r3, [pc, #120]	@ (8000d94 <MX_TIM3_Init+0xa4>)
 8000d1c:	2200      	movs	r2, #0
 8000d1e:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8000d20:	4b1c      	ldr	r3, [pc, #112]	@ (8000d94 <MX_TIM3_Init+0xa4>)
 8000d22:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000d26:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000d28:	4b1a      	ldr	r3, [pc, #104]	@ (8000d94 <MX_TIM3_Init+0xa4>)
 8000d2a:	2200      	movs	r2, #0
 8000d2c:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000d2e:	4b19      	ldr	r3, [pc, #100]	@ (8000d94 <MX_TIM3_Init+0xa4>)
 8000d30:	2200      	movs	r2, #0
 8000d32:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 8000d34:	2301      	movs	r3, #1
 8000d36:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8000d38:	2300      	movs	r3, #0
 8000d3a:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8000d3c:	2301      	movs	r3, #1
 8000d3e:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8000d40:	2300      	movs	r3, #0
 8000d42:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8000d44:	2300      	movs	r3, #0
 8000d46:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8000d48:	2300      	movs	r3, #0
 8000d4a:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8000d4c:	2301      	movs	r3, #1
 8000d4e:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8000d50:	2300      	movs	r3, #0
 8000d52:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 8000d54:	2300      	movs	r3, #0
 8000d56:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 8000d58:	f107 030c 	add.w	r3, r7, #12
 8000d5c:	4619      	mov	r1, r3
 8000d5e:	480d      	ldr	r0, [pc, #52]	@ (8000d94 <MX_TIM3_Init+0xa4>)
 8000d60:	f004 fc61 	bl	8005626 <HAL_TIM_Encoder_Init>
 8000d64:	4603      	mov	r3, r0
 8000d66:	2b00      	cmp	r3, #0
 8000d68:	d001      	beq.n	8000d6e <MX_TIM3_Init+0x7e>
  {
    Error_Handler();
 8000d6a:	f000 fafd 	bl	8001368 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000d6e:	2300      	movs	r3, #0
 8000d70:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000d72:	2300      	movs	r3, #0
 8000d74:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8000d76:	463b      	mov	r3, r7
 8000d78:	4619      	mov	r1, r3
 8000d7a:	4806      	ldr	r0, [pc, #24]	@ (8000d94 <MX_TIM3_Init+0xa4>)
 8000d7c:	f005 fd4c 	bl	8006818 <HAL_TIMEx_MasterConfigSynchronization>
 8000d80:	4603      	mov	r3, r0
 8000d82:	2b00      	cmp	r3, #0
 8000d84:	d001      	beq.n	8000d8a <MX_TIM3_Init+0x9a>
  {
    Error_Handler();
 8000d86:	f000 faef 	bl	8001368 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8000d8a:	bf00      	nop
 8000d8c:	3730      	adds	r7, #48	@ 0x30
 8000d8e:	46bd      	mov	sp, r7
 8000d90:	bd80      	pop	{r7, pc}
 8000d92:	bf00      	nop
 8000d94:	200002a4 	.word	0x200002a4
 8000d98:	40000400 	.word	0x40000400

08000d9c <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8000d9c:	b580      	push	{r7, lr}
 8000d9e:	b08c      	sub	sp, #48	@ 0x30
 8000da0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8000da2:	f107 030c 	add.w	r3, r7, #12
 8000da6:	2224      	movs	r2, #36	@ 0x24
 8000da8:	2100      	movs	r1, #0
 8000daa:	4618      	mov	r0, r3
 8000dac:	f006 fb73 	bl	8007496 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000db0:	463b      	mov	r3, r7
 8000db2:	2200      	movs	r2, #0
 8000db4:	601a      	str	r2, [r3, #0]
 8000db6:	605a      	str	r2, [r3, #4]
 8000db8:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8000dba:	4b21      	ldr	r3, [pc, #132]	@ (8000e40 <MX_TIM4_Init+0xa4>)
 8000dbc:	4a21      	ldr	r2, [pc, #132]	@ (8000e44 <MX_TIM4_Init+0xa8>)
 8000dbe:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 8000dc0:	4b1f      	ldr	r3, [pc, #124]	@ (8000e40 <MX_TIM4_Init+0xa4>)
 8000dc2:	2200      	movs	r2, #0
 8000dc4:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000dc6:	4b1e      	ldr	r3, [pc, #120]	@ (8000e40 <MX_TIM4_Init+0xa4>)
 8000dc8:	2200      	movs	r2, #0
 8000dca:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 8000dcc:	4b1c      	ldr	r3, [pc, #112]	@ (8000e40 <MX_TIM4_Init+0xa4>)
 8000dce:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000dd2:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000dd4:	4b1a      	ldr	r3, [pc, #104]	@ (8000e40 <MX_TIM4_Init+0xa4>)
 8000dd6:	2200      	movs	r2, #0
 8000dd8:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000dda:	4b19      	ldr	r3, [pc, #100]	@ (8000e40 <MX_TIM4_Init+0xa4>)
 8000ddc:	2200      	movs	r2, #0
 8000dde:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 8000de0:	2301      	movs	r3, #1
 8000de2:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8000de4:	2300      	movs	r3, #0
 8000de6:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8000de8:	2301      	movs	r3, #1
 8000dea:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8000dec:	2300      	movs	r3, #0
 8000dee:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8000df0:	2300      	movs	r3, #0
 8000df2:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8000df4:	2300      	movs	r3, #0
 8000df6:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8000df8:	2301      	movs	r3, #1
 8000dfa:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8000dfc:	2300      	movs	r3, #0
 8000dfe:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 8000e00:	2300      	movs	r3, #0
 8000e02:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 8000e04:	f107 030c 	add.w	r3, r7, #12
 8000e08:	4619      	mov	r1, r3
 8000e0a:	480d      	ldr	r0, [pc, #52]	@ (8000e40 <MX_TIM4_Init+0xa4>)
 8000e0c:	f004 fc0b 	bl	8005626 <HAL_TIM_Encoder_Init>
 8000e10:	4603      	mov	r3, r0
 8000e12:	2b00      	cmp	r3, #0
 8000e14:	d001      	beq.n	8000e1a <MX_TIM4_Init+0x7e>
  {
    Error_Handler();
 8000e16:	f000 faa7 	bl	8001368 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000e1a:	2300      	movs	r3, #0
 8000e1c:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000e1e:	2300      	movs	r3, #0
 8000e20:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8000e22:	463b      	mov	r3, r7
 8000e24:	4619      	mov	r1, r3
 8000e26:	4806      	ldr	r0, [pc, #24]	@ (8000e40 <MX_TIM4_Init+0xa4>)
 8000e28:	f005 fcf6 	bl	8006818 <HAL_TIMEx_MasterConfigSynchronization>
 8000e2c:	4603      	mov	r3, r0
 8000e2e:	2b00      	cmp	r3, #0
 8000e30:	d001      	beq.n	8000e36 <MX_TIM4_Init+0x9a>
  {
    Error_Handler();
 8000e32:	f000 fa99 	bl	8001368 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8000e36:	bf00      	nop
 8000e38:	3730      	adds	r7, #48	@ 0x30
 8000e3a:	46bd      	mov	sp, r7
 8000e3c:	bd80      	pop	{r7, pc}
 8000e3e:	bf00      	nop
 8000e40:	200002f0 	.word	0x200002f0
 8000e44:	40000800 	.word	0x40000800

08000e48 <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 8000e48:	b580      	push	{r7, lr}
 8000e4a:	b088      	sub	sp, #32
 8000e4c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000e4e:	f107 0314 	add.w	r3, r7, #20
 8000e52:	2200      	movs	r2, #0
 8000e54:	601a      	str	r2, [r3, #0]
 8000e56:	605a      	str	r2, [r3, #4]
 8000e58:	609a      	str	r2, [r3, #8]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8000e5a:	1d3b      	adds	r3, r7, #4
 8000e5c:	2200      	movs	r2, #0
 8000e5e:	601a      	str	r2, [r3, #0]
 8000e60:	605a      	str	r2, [r3, #4]
 8000e62:	609a      	str	r2, [r3, #8]
 8000e64:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 8000e66:	4b26      	ldr	r3, [pc, #152]	@ (8000f00 <MX_TIM5_Init+0xb8>)
 8000e68:	4a26      	ldr	r2, [pc, #152]	@ (8000f04 <MX_TIM5_Init+0xbc>)
 8000e6a:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 0;
 8000e6c:	4b24      	ldr	r3, [pc, #144]	@ (8000f00 <MX_TIM5_Init+0xb8>)
 8000e6e:	2200      	movs	r2, #0
 8000e70:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000e72:	4b23      	ldr	r3, [pc, #140]	@ (8000f00 <MX_TIM5_Init+0xb8>)
 8000e74:	2200      	movs	r2, #0
 8000e76:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 4294967295;
 8000e78:	4b21      	ldr	r3, [pc, #132]	@ (8000f00 <MX_TIM5_Init+0xb8>)
 8000e7a:	f04f 32ff 	mov.w	r2, #4294967295
 8000e7e:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000e80:	4b1f      	ldr	r3, [pc, #124]	@ (8000f00 <MX_TIM5_Init+0xb8>)
 8000e82:	2200      	movs	r2, #0
 8000e84:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000e86:	4b1e      	ldr	r3, [pc, #120]	@ (8000f00 <MX_TIM5_Init+0xb8>)
 8000e88:	2200      	movs	r2, #0
 8000e8a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_IC_Init(&htim5) != HAL_OK)
 8000e8c:	481c      	ldr	r0, [pc, #112]	@ (8000f00 <MX_TIM5_Init+0xb8>)
 8000e8e:	f004 fb73 	bl	8005578 <HAL_TIM_IC_Init>
 8000e92:	4603      	mov	r3, r0
 8000e94:	2b00      	cmp	r3, #0
 8000e96:	d001      	beq.n	8000e9c <MX_TIM5_Init+0x54>
  {
    Error_Handler();
 8000e98:	f000 fa66 	bl	8001368 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000e9c:	2300      	movs	r3, #0
 8000e9e:	617b      	str	r3, [r7, #20]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000ea0:	2300      	movs	r3, #0
 8000ea2:	61fb      	str	r3, [r7, #28]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8000ea4:	f107 0314 	add.w	r3, r7, #20
 8000ea8:	4619      	mov	r1, r3
 8000eaa:	4815      	ldr	r0, [pc, #84]	@ (8000f00 <MX_TIM5_Init+0xb8>)
 8000eac:	f005 fcb4 	bl	8006818 <HAL_TIMEx_MasterConfigSynchronization>
 8000eb0:	4603      	mov	r3, r0
 8000eb2:	2b00      	cmp	r3, #0
 8000eb4:	d001      	beq.n	8000eba <MX_TIM5_Init+0x72>
  {
    Error_Handler();
 8000eb6:	f000 fa57 	bl	8001368 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_RISING;
 8000eba:	2300      	movs	r3, #0
 8000ebc:	607b      	str	r3, [r7, #4]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8000ebe:	2301      	movs	r3, #1
 8000ec0:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8000ec2:	2300      	movs	r3, #0
 8000ec4:	60fb      	str	r3, [r7, #12]
  sConfigIC.ICFilter = 0;
 8000ec6:	2300      	movs	r3, #0
 8000ec8:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_IC_ConfigChannel(&htim5, &sConfigIC, TIM_CHANNEL_3) != HAL_OK)
 8000eca:	1d3b      	adds	r3, r7, #4
 8000ecc:	2208      	movs	r2, #8
 8000ece:	4619      	mov	r1, r3
 8000ed0:	480b      	ldr	r0, [pc, #44]	@ (8000f00 <MX_TIM5_Init+0xb8>)
 8000ed2:	f004 fdcb 	bl	8005a6c <HAL_TIM_IC_ConfigChannel>
 8000ed6:	4603      	mov	r3, r0
 8000ed8:	2b00      	cmp	r3, #0
 8000eda:	d001      	beq.n	8000ee0 <MX_TIM5_Init+0x98>
  {
    Error_Handler();
 8000edc:	f000 fa44 	bl	8001368 <Error_Handler>
  }
  if (HAL_TIM_IC_ConfigChannel(&htim5, &sConfigIC, TIM_CHANNEL_4) != HAL_OK)
 8000ee0:	1d3b      	adds	r3, r7, #4
 8000ee2:	220c      	movs	r2, #12
 8000ee4:	4619      	mov	r1, r3
 8000ee6:	4806      	ldr	r0, [pc, #24]	@ (8000f00 <MX_TIM5_Init+0xb8>)
 8000ee8:	f004 fdc0 	bl	8005a6c <HAL_TIM_IC_ConfigChannel>
 8000eec:	4603      	mov	r3, r0
 8000eee:	2b00      	cmp	r3, #0
 8000ef0:	d001      	beq.n	8000ef6 <MX_TIM5_Init+0xae>
  {
    Error_Handler();
 8000ef2:	f000 fa39 	bl	8001368 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 8000ef6:	bf00      	nop
 8000ef8:	3720      	adds	r7, #32
 8000efa:	46bd      	mov	sp, r7
 8000efc:	bd80      	pop	{r7, pc}
 8000efe:	bf00      	nop
 8000f00:	2000033c 	.word	0x2000033c
 8000f04:	40000c00 	.word	0x40000c00

08000f08 <MX_TIM8_Init>:
  * @brief TIM8 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM8_Init(void)
{
 8000f08:	b580      	push	{r7, lr}
 8000f0a:	b096      	sub	sp, #88	@ 0x58
 8000f0c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000f0e:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8000f12:	2200      	movs	r2, #0
 8000f14:	601a      	str	r2, [r3, #0]
 8000f16:	605a      	str	r2, [r3, #4]
 8000f18:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000f1a:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8000f1e:	2200      	movs	r2, #0
 8000f20:	601a      	str	r2, [r3, #0]
 8000f22:	605a      	str	r2, [r3, #4]
 8000f24:	609a      	str	r2, [r3, #8]
 8000f26:	60da      	str	r2, [r3, #12]
 8000f28:	611a      	str	r2, [r3, #16]
 8000f2a:	615a      	str	r2, [r3, #20]
 8000f2c:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8000f2e:	1d3b      	adds	r3, r7, #4
 8000f30:	222c      	movs	r2, #44	@ 0x2c
 8000f32:	2100      	movs	r1, #0
 8000f34:	4618      	mov	r0, r3
 8000f36:	f006 faae 	bl	8007496 <memset>

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 8000f3a:	4b4b      	ldr	r3, [pc, #300]	@ (8001068 <MX_TIM8_Init+0x160>)
 8000f3c:	4a4b      	ldr	r2, [pc, #300]	@ (800106c <MX_TIM8_Init+0x164>)
 8000f3e:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 0;
 8000f40:	4b49      	ldr	r3, [pc, #292]	@ (8001068 <MX_TIM8_Init+0x160>)
 8000f42:	2200      	movs	r2, #0
 8000f44:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000f46:	4b48      	ldr	r3, [pc, #288]	@ (8001068 <MX_TIM8_Init+0x160>)
 8000f48:	2200      	movs	r2, #0
 8000f4a:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 65535;
 8000f4c:	4b46      	ldr	r3, [pc, #280]	@ (8001068 <MX_TIM8_Init+0x160>)
 8000f4e:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000f52:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000f54:	4b44      	ldr	r3, [pc, #272]	@ (8001068 <MX_TIM8_Init+0x160>)
 8000f56:	2200      	movs	r2, #0
 8000f58:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 8000f5a:	4b43      	ldr	r3, [pc, #268]	@ (8001068 <MX_TIM8_Init+0x160>)
 8000f5c:	2200      	movs	r2, #0
 8000f5e:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000f60:	4b41      	ldr	r3, [pc, #260]	@ (8001068 <MX_TIM8_Init+0x160>)
 8000f62:	2200      	movs	r2, #0
 8000f64:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim8) != HAL_OK)
 8000f66:	4840      	ldr	r0, [pc, #256]	@ (8001068 <MX_TIM8_Init+0x160>)
 8000f68:	f004 f9a8 	bl	80052bc <HAL_TIM_PWM_Init>
 8000f6c:	4603      	mov	r3, r0
 8000f6e:	2b00      	cmp	r3, #0
 8000f70:	d001      	beq.n	8000f76 <MX_TIM8_Init+0x6e>
  {
    Error_Handler();
 8000f72:	f000 f9f9 	bl	8001368 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000f76:	2300      	movs	r3, #0
 8000f78:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8000f7a:	2300      	movs	r3, #0
 8000f7c:	653b      	str	r3, [r7, #80]	@ 0x50
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000f7e:	2300      	movs	r3, #0
 8000f80:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 8000f82:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8000f86:	4619      	mov	r1, r3
 8000f88:	4837      	ldr	r0, [pc, #220]	@ (8001068 <MX_TIM8_Init+0x160>)
 8000f8a:	f005 fc45 	bl	8006818 <HAL_TIMEx_MasterConfigSynchronization>
 8000f8e:	4603      	mov	r3, r0
 8000f90:	2b00      	cmp	r3, #0
 8000f92:	d001      	beq.n	8000f98 <MX_TIM8_Init+0x90>
  {
    Error_Handler();
 8000f94:	f000 f9e8 	bl	8001368 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000f98:	2360      	movs	r3, #96	@ 0x60
 8000f9a:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.Pulse = 0;
 8000f9c:	2300      	movs	r3, #0
 8000f9e:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000fa0:	2300      	movs	r3, #0
 8000fa2:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8000fa4:	2300      	movs	r3, #0
 8000fa6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000fa8:	2300      	movs	r3, #0
 8000faa:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8000fac:	2300      	movs	r3, #0
 8000fae:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8000fb0:	2300      	movs	r3, #0
 8000fb2:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000fb4:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8000fb8:	2200      	movs	r2, #0
 8000fba:	4619      	mov	r1, r3
 8000fbc:	482a      	ldr	r0, [pc, #168]	@ (8001068 <MX_TIM8_Init+0x160>)
 8000fbe:	f004 fdf1 	bl	8005ba4 <HAL_TIM_PWM_ConfigChannel>
 8000fc2:	4603      	mov	r3, r0
 8000fc4:	2b00      	cmp	r3, #0
 8000fc6:	d001      	beq.n	8000fcc <MX_TIM8_Init+0xc4>
  {
    Error_Handler();
 8000fc8:	f000 f9ce 	bl	8001368 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8000fcc:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8000fd0:	2204      	movs	r2, #4
 8000fd2:	4619      	mov	r1, r3
 8000fd4:	4824      	ldr	r0, [pc, #144]	@ (8001068 <MX_TIM8_Init+0x160>)
 8000fd6:	f004 fde5 	bl	8005ba4 <HAL_TIM_PWM_ConfigChannel>
 8000fda:	4603      	mov	r3, r0
 8000fdc:	2b00      	cmp	r3, #0
 8000fde:	d001      	beq.n	8000fe4 <MX_TIM8_Init+0xdc>
  {
    Error_Handler();
 8000fe0:	f000 f9c2 	bl	8001368 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8000fe4:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8000fe8:	2208      	movs	r2, #8
 8000fea:	4619      	mov	r1, r3
 8000fec:	481e      	ldr	r0, [pc, #120]	@ (8001068 <MX_TIM8_Init+0x160>)
 8000fee:	f004 fdd9 	bl	8005ba4 <HAL_TIM_PWM_ConfigChannel>
 8000ff2:	4603      	mov	r3, r0
 8000ff4:	2b00      	cmp	r3, #0
 8000ff6:	d001      	beq.n	8000ffc <MX_TIM8_Init+0xf4>
  {
    Error_Handler();
 8000ff8:	f000 f9b6 	bl	8001368 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8000ffc:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8001000:	220c      	movs	r2, #12
 8001002:	4619      	mov	r1, r3
 8001004:	4818      	ldr	r0, [pc, #96]	@ (8001068 <MX_TIM8_Init+0x160>)
 8001006:	f004 fdcd 	bl	8005ba4 <HAL_TIM_PWM_ConfigChannel>
 800100a:	4603      	mov	r3, r0
 800100c:	2b00      	cmp	r3, #0
 800100e:	d001      	beq.n	8001014 <MX_TIM8_Init+0x10c>
  {
    Error_Handler();
 8001010:	f000 f9aa 	bl	8001368 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001014:	2300      	movs	r3, #0
 8001016:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001018:	2300      	movs	r3, #0
 800101a:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 800101c:	2300      	movs	r3, #0
 800101e:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001020:	2300      	movs	r3, #0
 8001022:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001024:	2300      	movs	r3, #0
 8001026:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001028:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800102c:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 800102e:	2300      	movs	r3, #0
 8001030:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8001032:	2300      	movs	r3, #0
 8001034:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8001036:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800103a:	627b      	str	r3, [r7, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Filter = 0;
 800103c:	2300      	movs	r3, #0
 800103e:	62bb      	str	r3, [r7, #40]	@ 0x28
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001040:	2300      	movs	r3, #0
 8001042:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 8001044:	1d3b      	adds	r3, r7, #4
 8001046:	4619      	mov	r1, r3
 8001048:	4807      	ldr	r0, [pc, #28]	@ (8001068 <MX_TIM8_Init+0x160>)
 800104a:	f005 fc6d 	bl	8006928 <HAL_TIMEx_ConfigBreakDeadTime>
 800104e:	4603      	mov	r3, r0
 8001050:	2b00      	cmp	r3, #0
 8001052:	d001      	beq.n	8001058 <MX_TIM8_Init+0x150>
  {
    Error_Handler();
 8001054:	f000 f988 	bl	8001368 <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */
  HAL_TIM_MspPostInit(&htim8);
 8001058:	4803      	ldr	r0, [pc, #12]	@ (8001068 <MX_TIM8_Init+0x160>)
 800105a:	f000 fce1 	bl	8001a20 <HAL_TIM_MspPostInit>

}
 800105e:	bf00      	nop
 8001060:	3758      	adds	r7, #88	@ 0x58
 8001062:	46bd      	mov	sp, r7
 8001064:	bd80      	pop	{r7, pc}
 8001066:	bf00      	nop
 8001068:	20000388 	.word	0x20000388
 800106c:	40013400 	.word	0x40013400

08001070 <MX_TIM15_Init>:
  * @brief TIM15 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM15_Init(void)
{
 8001070:	b580      	push	{r7, lr}
 8001072:	b088      	sub	sp, #32
 8001074:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM15_Init 0 */

  /* USER CODE END TIM15_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001076:	f107 0314 	add.w	r3, r7, #20
 800107a:	2200      	movs	r2, #0
 800107c:	601a      	str	r2, [r3, #0]
 800107e:	605a      	str	r2, [r3, #4]
 8001080:	609a      	str	r2, [r3, #8]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8001082:	1d3b      	adds	r3, r7, #4
 8001084:	2200      	movs	r2, #0
 8001086:	601a      	str	r2, [r3, #0]
 8001088:	605a      	str	r2, [r3, #4]
 800108a:	609a      	str	r2, [r3, #8]
 800108c:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM15_Init 1 */

  /* USER CODE END TIM15_Init 1 */
  htim15.Instance = TIM15;
 800108e:	4b22      	ldr	r3, [pc, #136]	@ (8001118 <MX_TIM15_Init+0xa8>)
 8001090:	4a22      	ldr	r2, [pc, #136]	@ (800111c <MX_TIM15_Init+0xac>)
 8001092:	601a      	str	r2, [r3, #0]
  htim15.Init.Prescaler = 80;
 8001094:	4b20      	ldr	r3, [pc, #128]	@ (8001118 <MX_TIM15_Init+0xa8>)
 8001096:	2250      	movs	r2, #80	@ 0x50
 8001098:	605a      	str	r2, [r3, #4]
  htim15.Init.CounterMode = TIM_COUNTERMODE_UP;
 800109a:	4b1f      	ldr	r3, [pc, #124]	@ (8001118 <MX_TIM15_Init+0xa8>)
 800109c:	2200      	movs	r2, #0
 800109e:	609a      	str	r2, [r3, #8]
  htim15.Init.Period = 65535;
 80010a0:	4b1d      	ldr	r3, [pc, #116]	@ (8001118 <MX_TIM15_Init+0xa8>)
 80010a2:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80010a6:	60da      	str	r2, [r3, #12]
  htim15.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80010a8:	4b1b      	ldr	r3, [pc, #108]	@ (8001118 <MX_TIM15_Init+0xa8>)
 80010aa:	2200      	movs	r2, #0
 80010ac:	611a      	str	r2, [r3, #16]
  htim15.Init.RepetitionCounter = 0;
 80010ae:	4b1a      	ldr	r3, [pc, #104]	@ (8001118 <MX_TIM15_Init+0xa8>)
 80010b0:	2200      	movs	r2, #0
 80010b2:	615a      	str	r2, [r3, #20]
  htim15.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80010b4:	4b18      	ldr	r3, [pc, #96]	@ (8001118 <MX_TIM15_Init+0xa8>)
 80010b6:	2280      	movs	r2, #128	@ 0x80
 80010b8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_IC_Init(&htim15) != HAL_OK)
 80010ba:	4817      	ldr	r0, [pc, #92]	@ (8001118 <MX_TIM15_Init+0xa8>)
 80010bc:	f004 fa5c 	bl	8005578 <HAL_TIM_IC_Init>
 80010c0:	4603      	mov	r3, r0
 80010c2:	2b00      	cmp	r3, #0
 80010c4:	d001      	beq.n	80010ca <MX_TIM15_Init+0x5a>
  {
    Error_Handler();
 80010c6:	f000 f94f 	bl	8001368 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80010ca:	2300      	movs	r3, #0
 80010cc:	617b      	str	r3, [r7, #20]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80010ce:	2300      	movs	r3, #0
 80010d0:	61fb      	str	r3, [r7, #28]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim15, &sMasterConfig) != HAL_OK)
 80010d2:	f107 0314 	add.w	r3, r7, #20
 80010d6:	4619      	mov	r1, r3
 80010d8:	480f      	ldr	r0, [pc, #60]	@ (8001118 <MX_TIM15_Init+0xa8>)
 80010da:	f005 fb9d 	bl	8006818 <HAL_TIMEx_MasterConfigSynchronization>
 80010de:	4603      	mov	r3, r0
 80010e0:	2b00      	cmp	r3, #0
 80010e2:	d001      	beq.n	80010e8 <MX_TIM15_Init+0x78>
  {
    Error_Handler();
 80010e4:	f000 f940 	bl	8001368 <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_BOTHEDGE;
 80010e8:	230a      	movs	r3, #10
 80010ea:	607b      	str	r3, [r7, #4]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 80010ec:	2301      	movs	r3, #1
 80010ee:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 80010f0:	2300      	movs	r3, #0
 80010f2:	60fb      	str	r3, [r7, #12]
  sConfigIC.ICFilter = 0;
 80010f4:	2300      	movs	r3, #0
 80010f6:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_IC_ConfigChannel(&htim15, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 80010f8:	1d3b      	adds	r3, r7, #4
 80010fa:	2200      	movs	r2, #0
 80010fc:	4619      	mov	r1, r3
 80010fe:	4806      	ldr	r0, [pc, #24]	@ (8001118 <MX_TIM15_Init+0xa8>)
 8001100:	f004 fcb4 	bl	8005a6c <HAL_TIM_IC_ConfigChannel>
 8001104:	4603      	mov	r3, r0
 8001106:	2b00      	cmp	r3, #0
 8001108:	d001      	beq.n	800110e <MX_TIM15_Init+0x9e>
  {
    Error_Handler();
 800110a:	f000 f92d 	bl	8001368 <Error_Handler>
  }
  /* USER CODE BEGIN TIM15_Init 2 */

  /* USER CODE END TIM15_Init 2 */

}
 800110e:	bf00      	nop
 8001110:	3720      	adds	r7, #32
 8001112:	46bd      	mov	sp, r7
 8001114:	bd80      	pop	{r7, pc}
 8001116:	bf00      	nop
 8001118:	200003d4 	.word	0x200003d4
 800111c:	40014000 	.word	0x40014000

08001120 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8001120:	b580      	push	{r7, lr}
 8001122:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8001124:	4b14      	ldr	r3, [pc, #80]	@ (8001178 <MX_USART3_UART_Init+0x58>)
 8001126:	4a15      	ldr	r2, [pc, #84]	@ (800117c <MX_USART3_UART_Init+0x5c>)
 8001128:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 800112a:	4b13      	ldr	r3, [pc, #76]	@ (8001178 <MX_USART3_UART_Init+0x58>)
 800112c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001130:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8001132:	4b11      	ldr	r3, [pc, #68]	@ (8001178 <MX_USART3_UART_Init+0x58>)
 8001134:	2200      	movs	r2, #0
 8001136:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001138:	4b0f      	ldr	r3, [pc, #60]	@ (8001178 <MX_USART3_UART_Init+0x58>)
 800113a:	2200      	movs	r2, #0
 800113c:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 800113e:	4b0e      	ldr	r3, [pc, #56]	@ (8001178 <MX_USART3_UART_Init+0x58>)
 8001140:	2200      	movs	r2, #0
 8001142:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8001144:	4b0c      	ldr	r3, [pc, #48]	@ (8001178 <MX_USART3_UART_Init+0x58>)
 8001146:	220c      	movs	r2, #12
 8001148:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800114a:	4b0b      	ldr	r3, [pc, #44]	@ (8001178 <MX_USART3_UART_Init+0x58>)
 800114c:	2200      	movs	r2, #0
 800114e:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001150:	4b09      	ldr	r3, [pc, #36]	@ (8001178 <MX_USART3_UART_Init+0x58>)
 8001152:	2200      	movs	r2, #0
 8001154:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001156:	4b08      	ldr	r3, [pc, #32]	@ (8001178 <MX_USART3_UART_Init+0x58>)
 8001158:	2200      	movs	r2, #0
 800115a:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800115c:	4b06      	ldr	r3, [pc, #24]	@ (8001178 <MX_USART3_UART_Init+0x58>)
 800115e:	2200      	movs	r2, #0
 8001160:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8001162:	4805      	ldr	r0, [pc, #20]	@ (8001178 <MX_USART3_UART_Init+0x58>)
 8001164:	f005 fc7c 	bl	8006a60 <HAL_UART_Init>
 8001168:	4603      	mov	r3, r0
 800116a:	2b00      	cmp	r3, #0
 800116c:	d001      	beq.n	8001172 <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 800116e:	f000 f8fb 	bl	8001368 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8001172:	bf00      	nop
 8001174:	bd80      	pop	{r7, pc}
 8001176:	bf00      	nop
 8001178:	20000420 	.word	0x20000420
 800117c:	40004800 	.word	0x40004800

08001180 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001180:	b580      	push	{r7, lr}
 8001182:	b08a      	sub	sp, #40	@ 0x28
 8001184:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001186:	f107 0314 	add.w	r3, r7, #20
 800118a:	2200      	movs	r2, #0
 800118c:	601a      	str	r2, [r3, #0]
 800118e:	605a      	str	r2, [r3, #4]
 8001190:	609a      	str	r2, [r3, #8]
 8001192:	60da      	str	r2, [r3, #12]
 8001194:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001196:	4b39      	ldr	r3, [pc, #228]	@ (800127c <MX_GPIO_Init+0xfc>)
 8001198:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800119a:	4a38      	ldr	r2, [pc, #224]	@ (800127c <MX_GPIO_Init+0xfc>)
 800119c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80011a0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80011a2:	4b36      	ldr	r3, [pc, #216]	@ (800127c <MX_GPIO_Init+0xfc>)
 80011a4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80011a6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80011aa:	613b      	str	r3, [r7, #16]
 80011ac:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80011ae:	4b33      	ldr	r3, [pc, #204]	@ (800127c <MX_GPIO_Init+0xfc>)
 80011b0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80011b2:	4a32      	ldr	r2, [pc, #200]	@ (800127c <MX_GPIO_Init+0xfc>)
 80011b4:	f043 0304 	orr.w	r3, r3, #4
 80011b8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80011ba:	4b30      	ldr	r3, [pc, #192]	@ (800127c <MX_GPIO_Init+0xfc>)
 80011bc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80011be:	f003 0304 	and.w	r3, r3, #4
 80011c2:	60fb      	str	r3, [r7, #12]
 80011c4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80011c6:	4b2d      	ldr	r3, [pc, #180]	@ (800127c <MX_GPIO_Init+0xfc>)
 80011c8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80011ca:	4a2c      	ldr	r2, [pc, #176]	@ (800127c <MX_GPIO_Init+0xfc>)
 80011cc:	f043 0301 	orr.w	r3, r3, #1
 80011d0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80011d2:	4b2a      	ldr	r3, [pc, #168]	@ (800127c <MX_GPIO_Init+0xfc>)
 80011d4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80011d6:	f003 0301 	and.w	r3, r3, #1
 80011da:	60bb      	str	r3, [r7, #8]
 80011dc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80011de:	4b27      	ldr	r3, [pc, #156]	@ (800127c <MX_GPIO_Init+0xfc>)
 80011e0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80011e2:	4a26      	ldr	r2, [pc, #152]	@ (800127c <MX_GPIO_Init+0xfc>)
 80011e4:	f043 0302 	orr.w	r3, r3, #2
 80011e8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80011ea:	4b24      	ldr	r3, [pc, #144]	@ (800127c <MX_GPIO_Init+0xfc>)
 80011ec:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80011ee:	f003 0302 	and.w	r3, r3, #2
 80011f2:	607b      	str	r3, [r7, #4]
 80011f4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_3, GPIO_PIN_RESET);
 80011f6:	2200      	movs	r2, #0
 80011f8:	2108      	movs	r1, #8
 80011fa:	4821      	ldr	r0, [pc, #132]	@ (8001280 <MX_GPIO_Init+0x100>)
 80011fc:	f002 fb20 	bl	8003840 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5|GPIO_PIN_12, GPIO_PIN_RESET);
 8001200:	2200      	movs	r2, #0
 8001202:	f44f 5181 	mov.w	r1, #4128	@ 0x1020
 8001206:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800120a:	f002 fb19 	bl	8003840 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_12|GPIO_PIN_13, GPIO_PIN_RESET);
 800120e:	2200      	movs	r2, #0
 8001210:	f243 0106 	movw	r1, #12294	@ 0x3006
 8001214:	481b      	ldr	r0, [pc, #108]	@ (8001284 <MX_GPIO_Init+0x104>)
 8001216:	f002 fb13 	bl	8003840 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC3 */
  GPIO_InitStruct.Pin = GPIO_PIN_3;
 800121a:	2308      	movs	r3, #8
 800121c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800121e:	2301      	movs	r3, #1
 8001220:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001222:	2300      	movs	r3, #0
 8001224:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001226:	2300      	movs	r3, #0
 8001228:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800122a:	f107 0314 	add.w	r3, r7, #20
 800122e:	4619      	mov	r1, r3
 8001230:	4813      	ldr	r0, [pc, #76]	@ (8001280 <MX_GPIO_Init+0x100>)
 8001232:	f002 f95b 	bl	80034ec <HAL_GPIO_Init>

  /*Configure GPIO pins : PA5 PA12 */
  GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_12;
 8001236:	f44f 5381 	mov.w	r3, #4128	@ 0x1020
 800123a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800123c:	2301      	movs	r3, #1
 800123e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001240:	2300      	movs	r3, #0
 8001242:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001244:	2300      	movs	r3, #0
 8001246:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001248:	f107 0314 	add.w	r3, r7, #20
 800124c:	4619      	mov	r1, r3
 800124e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001252:	f002 f94b 	bl	80034ec <HAL_GPIO_Init>

  /*Configure GPIO pins : PB1 PB2 PB12 PB13 */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_12|GPIO_PIN_13;
 8001256:	f243 0306 	movw	r3, #12294	@ 0x3006
 800125a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800125c:	2301      	movs	r3, #1
 800125e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001260:	2300      	movs	r3, #0
 8001262:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001264:	2300      	movs	r3, #0
 8001266:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001268:	f107 0314 	add.w	r3, r7, #20
 800126c:	4619      	mov	r1, r3
 800126e:	4805      	ldr	r0, [pc, #20]	@ (8001284 <MX_GPIO_Init+0x104>)
 8001270:	f002 f93c 	bl	80034ec <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001274:	bf00      	nop
 8001276:	3728      	adds	r7, #40	@ 0x28
 8001278:	46bd      	mov	sp, r7
 800127a:	bd80      	pop	{r7, pc}
 800127c:	40021000 	.word	0x40021000
 8001280:	48000800 	.word	0x48000800
 8001284:	48000400 	.word	0x48000400

08001288 <HAL_TIM_IC_CaptureCallback>:

/* USER CODE BEGIN 4 */


void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim) //Function from https://controllerstech.com/input-capture-in-stm32/
{
 8001288:	b580      	push	{r7, lr}
 800128a:	b084      	sub	sp, #16
 800128c:	af00      	add	r7, sp, #0
 800128e:	6078      	str	r0, [r7, #4]
	if (htim->Channel == HAL_TIM_ACTIVE_CHANNEL_1)  // if the interrupt source is channel1
 8001290:	687b      	ldr	r3, [r7, #4]
 8001292:	7f1b      	ldrb	r3, [r3, #28]
 8001294:	2b01      	cmp	r3, #1
 8001296:	d154      	bne.n	8001342 <HAL_TIM_IC_CaptureCallback+0xba>
	{
		if (Is_First_Captured==0) // if the first value is not captured
 8001298:	4b2c      	ldr	r3, [pc, #176]	@ (800134c <HAL_TIM_IC_CaptureCallback+0xc4>)
 800129a:	681b      	ldr	r3, [r3, #0]
 800129c:	2b00      	cmp	r3, #0
 800129e:	d10a      	bne.n	80012b6 <HAL_TIM_IC_CaptureCallback+0x2e>
		{
			IC_Val1 = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_1); // read the first value
 80012a0:	2100      	movs	r1, #0
 80012a2:	6878      	ldr	r0, [r7, #4]
 80012a4:	f004 fd92 	bl	8005dcc <HAL_TIM_ReadCapturedValue>
 80012a8:	4603      	mov	r3, r0
 80012aa:	4a29      	ldr	r2, [pc, #164]	@ (8001350 <HAL_TIM_IC_CaptureCallback+0xc8>)
 80012ac:	6013      	str	r3, [r2, #0]
			Is_First_Captured = 1;  // set the first captured as true
 80012ae:	4b27      	ldr	r3, [pc, #156]	@ (800134c <HAL_TIM_IC_CaptureCallback+0xc4>)
 80012b0:	2201      	movs	r2, #1
 80012b2:	601a      	str	r2, [r3, #0]

			__HAL_TIM_SET_COUNTER(htim, 0);  // reset the counter
			Is_First_Captured = 0; // set it back to false
		}
	}
}
 80012b4:	e045      	b.n	8001342 <HAL_TIM_IC_CaptureCallback+0xba>
			IC_Val2 = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_1);  // read second value
 80012b6:	2100      	movs	r1, #0
 80012b8:	6878      	ldr	r0, [r7, #4]
 80012ba:	f004 fd87 	bl	8005dcc <HAL_TIM_ReadCapturedValue>
 80012be:	4603      	mov	r3, r0
 80012c0:	4a24      	ldr	r2, [pc, #144]	@ (8001354 <HAL_TIM_IC_CaptureCallback+0xcc>)
 80012c2:	6013      	str	r3, [r2, #0]
			if (IC_Val2 > IC_Val1)
 80012c4:	4b23      	ldr	r3, [pc, #140]	@ (8001354 <HAL_TIM_IC_CaptureCallback+0xcc>)
 80012c6:	681a      	ldr	r2, [r3, #0]
 80012c8:	4b21      	ldr	r3, [pc, #132]	@ (8001350 <HAL_TIM_IC_CaptureCallback+0xc8>)
 80012ca:	681b      	ldr	r3, [r3, #0]
 80012cc:	429a      	cmp	r2, r3
 80012ce:	d907      	bls.n	80012e0 <HAL_TIM_IC_CaptureCallback+0x58>
				Difference = IC_Val2-IC_Val1;
 80012d0:	4b20      	ldr	r3, [pc, #128]	@ (8001354 <HAL_TIM_IC_CaptureCallback+0xcc>)
 80012d2:	681a      	ldr	r2, [r3, #0]
 80012d4:	4b1e      	ldr	r3, [pc, #120]	@ (8001350 <HAL_TIM_IC_CaptureCallback+0xc8>)
 80012d6:	681b      	ldr	r3, [r3, #0]
 80012d8:	1ad3      	subs	r3, r2, r3
 80012da:	4a1f      	ldr	r2, [pc, #124]	@ (8001358 <HAL_TIM_IC_CaptureCallback+0xd0>)
 80012dc:	6013      	str	r3, [r2, #0]
 80012de:	e00f      	b.n	8001300 <HAL_TIM_IC_CaptureCallback+0x78>
			else if (IC_Val1 > IC_Val2)
 80012e0:	4b1b      	ldr	r3, [pc, #108]	@ (8001350 <HAL_TIM_IC_CaptureCallback+0xc8>)
 80012e2:	681a      	ldr	r2, [r3, #0]
 80012e4:	4b1b      	ldr	r3, [pc, #108]	@ (8001354 <HAL_TIM_IC_CaptureCallback+0xcc>)
 80012e6:	681b      	ldr	r3, [r3, #0]
 80012e8:	429a      	cmp	r2, r3
 80012ea:	d909      	bls.n	8001300 <HAL_TIM_IC_CaptureCallback+0x78>
				Difference = (0xffff - IC_Val1) + IC_Val2;
 80012ec:	4b19      	ldr	r3, [pc, #100]	@ (8001354 <HAL_TIM_IC_CaptureCallback+0xcc>)
 80012ee:	681a      	ldr	r2, [r3, #0]
 80012f0:	4b17      	ldr	r3, [pc, #92]	@ (8001350 <HAL_TIM_IC_CaptureCallback+0xc8>)
 80012f2:	681b      	ldr	r3, [r3, #0]
 80012f4:	1ad3      	subs	r3, r2, r3
 80012f6:	f503 437f 	add.w	r3, r3, #65280	@ 0xff00
 80012fa:	33ff      	adds	r3, #255	@ 0xff
 80012fc:	4a16      	ldr	r2, [pc, #88]	@ (8001358 <HAL_TIM_IC_CaptureCallback+0xd0>)
 80012fe:	6013      	str	r3, [r2, #0]
			float refClock = TIMCLOCK/(PRESCALAR);
 8001300:	4b16      	ldr	r3, [pc, #88]	@ (800135c <HAL_TIM_IC_CaptureCallback+0xd4>)
 8001302:	60fb      	str	r3, [r7, #12]
			float mFactor = 1000000/refClock;
 8001304:	eddf 6a16 	vldr	s13, [pc, #88]	@ 8001360 <HAL_TIM_IC_CaptureCallback+0xd8>
 8001308:	ed97 7a03 	vldr	s14, [r7, #12]
 800130c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001310:	edc7 7a02 	vstr	s15, [r7, #8]
			usWidth = Difference*mFactor;
 8001314:	4b10      	ldr	r3, [pc, #64]	@ (8001358 <HAL_TIM_IC_CaptureCallback+0xd0>)
 8001316:	681b      	ldr	r3, [r3, #0]
 8001318:	ee07 3a90 	vmov	s15, r3
 800131c:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001320:	edd7 7a02 	vldr	s15, [r7, #8]
 8001324:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001328:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800132c:	ee17 2a90 	vmov	r2, s15
 8001330:	4b0c      	ldr	r3, [pc, #48]	@ (8001364 <HAL_TIM_IC_CaptureCallback+0xdc>)
 8001332:	601a      	str	r2, [r3, #0]
			__HAL_TIM_SET_COUNTER(htim, 0);  // reset the counter
 8001334:	687b      	ldr	r3, [r7, #4]
 8001336:	681b      	ldr	r3, [r3, #0]
 8001338:	2200      	movs	r2, #0
 800133a:	625a      	str	r2, [r3, #36]	@ 0x24
			Is_First_Captured = 0; // set it back to false
 800133c:	4b03      	ldr	r3, [pc, #12]	@ (800134c <HAL_TIM_IC_CaptureCallback+0xc4>)
 800133e:	2200      	movs	r2, #0
 8001340:	601a      	str	r2, [r3, #0]
}
 8001342:	bf00      	nop
 8001344:	3710      	adds	r7, #16
 8001346:	46bd      	mov	sp, r7
 8001348:	bd80      	pop	{r7, pc}
 800134a:	bf00      	nop
 800134c:	200004b8 	.word	0x200004b8
 8001350:	200004ac 	.word	0x200004ac
 8001354:	200004b0 	.word	0x200004b0
 8001358:	200004b4 	.word	0x200004b4
 800135c:	49742400 	.word	0x49742400
 8001360:	49742400 	.word	0x49742400
 8001364:	200004a8 	.word	0x200004a8

08001368 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001368:	b480      	push	{r7}
 800136a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* USER CODE END Error_Handler_Debug */
}
 800136c:	bf00      	nop
 800136e:	46bd      	mov	sp, r7
 8001370:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001374:	4770      	bx	lr
	...

08001378 <set_duty>:
 * @param[in] p_mot Pointer to the motor object structure.
 * @param[in] level Desired duty cycle percentage (-100 to 100).
 * @details This function constrains the level to the valid range and sets the
 * 			PWM duty cycle by updating the compare register pointer directly.
 */
void set_duty(motor_t* p_mot, int32_t level) {
 8001378:	b480      	push	{r7}
 800137a:	b085      	sub	sp, #20
 800137c:	af00      	add	r7, sp, #0
 800137e:	6078      	str	r0, [r7, #4]
 8001380:	6039      	str	r1, [r7, #0]
	/// Constrain level to valid range
	if (level > 100) level = 100;
 8001382:	683b      	ldr	r3, [r7, #0]
 8001384:	2b64      	cmp	r3, #100	@ 0x64
 8001386:	dd01      	ble.n	800138c <set_duty+0x14>
 8001388:	2364      	movs	r3, #100	@ 0x64
 800138a:	603b      	str	r3, [r7, #0]
    if (level < -100) level = -100;
 800138c:	683b      	ldr	r3, [r7, #0]
 800138e:	f113 0f64 	cmn.w	r3, #100	@ 0x64
 8001392:	da02      	bge.n	800139a <set_duty+0x22>
 8001394:	f06f 0363 	mvn.w	r3, #99	@ 0x63
 8001398:	603b      	str	r3, [r7, #0]
	/// Initialize pulse width variables
    uint32_t pulse1 = 0;
 800139a:	2300      	movs	r3, #0
 800139c:	60fb      	str	r3, [r7, #12]
    uint32_t pulse2 = 0;
 800139e:	2300      	movs	r3, #0
 80013a0:	60bb      	str	r3, [r7, #8]
    if(level > 0 ){
 80013a2:	683b      	ldr	r3, [r7, #0]
 80013a4:	2b00      	cmp	r3, #0
 80013a6:	dd0c      	ble.n	80013c2 <set_duty+0x4a>
    	pulse2 = (uint32_t)((level * p_mot->Period) / 100);
 80013a8:	687b      	ldr	r3, [r7, #4]
 80013aa:	689b      	ldr	r3, [r3, #8]
 80013ac:	683a      	ldr	r2, [r7, #0]
 80013ae:	fb02 f303 	mul.w	r3, r2, r3
 80013b2:	4a13      	ldr	r2, [pc, #76]	@ (8001400 <set_duty+0x88>)
 80013b4:	fb82 1203 	smull	r1, r2, r2, r3
 80013b8:	1152      	asrs	r2, r2, #5
 80013ba:	17db      	asrs	r3, r3, #31
 80013bc:	1ad3      	subs	r3, r2, r3
 80013be:	60bb      	str	r3, [r7, #8]
 80013c0:	e00f      	b.n	80013e2 <set_duty+0x6a>
    }
    else if(level < 0){
 80013c2:	683b      	ldr	r3, [r7, #0]
 80013c4:	2b00      	cmp	r3, #0
 80013c6:	da0c      	bge.n	80013e2 <set_duty+0x6a>
    	pulse1 = (uint32_t)((-level * p_mot->Period) / 100);
 80013c8:	683b      	ldr	r3, [r7, #0]
 80013ca:	425b      	negs	r3, r3
 80013cc:	687a      	ldr	r2, [r7, #4]
 80013ce:	6892      	ldr	r2, [r2, #8]
 80013d0:	fb02 f303 	mul.w	r3, r2, r3
 80013d4:	4a0a      	ldr	r2, [pc, #40]	@ (8001400 <set_duty+0x88>)
 80013d6:	fb82 1203 	smull	r1, r2, r2, r3
 80013da:	1152      	asrs	r2, r2, #5
 80013dc:	17db      	asrs	r3, r3, #31
 80013de:	1ad3      	subs	r3, r2, r3
 80013e0:	60fb      	str	r3, [r7, #12]
    }
    /// Set the PWM duty cycle by updating the compare register
    *(p_mot->chA) = pulse1;
 80013e2:	687b      	ldr	r3, [r7, #4]
 80013e4:	681b      	ldr	r3, [r3, #0]
 80013e6:	68fa      	ldr	r2, [r7, #12]
 80013e8:	601a      	str	r2, [r3, #0]
    *(p_mot->chB) = pulse2;
 80013ea:	687b      	ldr	r3, [r7, #4]
 80013ec:	685b      	ldr	r3, [r3, #4]
 80013ee:	68ba      	ldr	r2, [r7, #8]
 80013f0:	601a      	str	r2, [r3, #0]

}
 80013f2:	bf00      	nop
 80013f4:	3714      	adds	r7, #20
 80013f6:	46bd      	mov	sp, r7
 80013f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013fc:	4770      	bx	lr
 80013fe:	bf00      	nop
 8001400:	51eb851f 	.word	0x51eb851f

08001404 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001404:	b480      	push	{r7}
 8001406:	b083      	sub	sp, #12
 8001408:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800140a:	4b0f      	ldr	r3, [pc, #60]	@ (8001448 <HAL_MspInit+0x44>)
 800140c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800140e:	4a0e      	ldr	r2, [pc, #56]	@ (8001448 <HAL_MspInit+0x44>)
 8001410:	f043 0301 	orr.w	r3, r3, #1
 8001414:	6613      	str	r3, [r2, #96]	@ 0x60
 8001416:	4b0c      	ldr	r3, [pc, #48]	@ (8001448 <HAL_MspInit+0x44>)
 8001418:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800141a:	f003 0301 	and.w	r3, r3, #1
 800141e:	607b      	str	r3, [r7, #4]
 8001420:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001422:	4b09      	ldr	r3, [pc, #36]	@ (8001448 <HAL_MspInit+0x44>)
 8001424:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001426:	4a08      	ldr	r2, [pc, #32]	@ (8001448 <HAL_MspInit+0x44>)
 8001428:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800142c:	6593      	str	r3, [r2, #88]	@ 0x58
 800142e:	4b06      	ldr	r3, [pc, #24]	@ (8001448 <HAL_MspInit+0x44>)
 8001430:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001432:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001436:	603b      	str	r3, [r7, #0]
 8001438:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800143a:	bf00      	nop
 800143c:	370c      	adds	r7, #12
 800143e:	46bd      	mov	sp, r7
 8001440:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001444:	4770      	bx	lr
 8001446:	bf00      	nop
 8001448:	40021000 	.word	0x40021000

0800144c <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 800144c:	b580      	push	{r7, lr}
 800144e:	b08e      	sub	sp, #56	@ 0x38
 8001450:	af00      	add	r7, sp, #0
 8001452:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001454:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001458:	2200      	movs	r2, #0
 800145a:	601a      	str	r2, [r3, #0]
 800145c:	605a      	str	r2, [r3, #4]
 800145e:	609a      	str	r2, [r3, #8]
 8001460:	60da      	str	r2, [r3, #12]
 8001462:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8001464:	687b      	ldr	r3, [r7, #4]
 8001466:	681b      	ldr	r3, [r3, #0]
 8001468:	4a58      	ldr	r2, [pc, #352]	@ (80015cc <HAL_ADC_MspInit+0x180>)
 800146a:	4293      	cmp	r3, r2
 800146c:	d12d      	bne.n	80014ca <HAL_ADC_MspInit+0x7e>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    HAL_RCC_ADC_CLK_ENABLED++;
 800146e:	4b58      	ldr	r3, [pc, #352]	@ (80015d0 <HAL_ADC_MspInit+0x184>)
 8001470:	681b      	ldr	r3, [r3, #0]
 8001472:	3301      	adds	r3, #1
 8001474:	4a56      	ldr	r2, [pc, #344]	@ (80015d0 <HAL_ADC_MspInit+0x184>)
 8001476:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC_CLK_ENABLED==1){
 8001478:	4b55      	ldr	r3, [pc, #340]	@ (80015d0 <HAL_ADC_MspInit+0x184>)
 800147a:	681b      	ldr	r3, [r3, #0]
 800147c:	2b01      	cmp	r3, #1
 800147e:	d10b      	bne.n	8001498 <HAL_ADC_MspInit+0x4c>
      __HAL_RCC_ADC_CLK_ENABLE();
 8001480:	4b54      	ldr	r3, [pc, #336]	@ (80015d4 <HAL_ADC_MspInit+0x188>)
 8001482:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001484:	4a53      	ldr	r2, [pc, #332]	@ (80015d4 <HAL_ADC_MspInit+0x188>)
 8001486:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 800148a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800148c:	4b51      	ldr	r3, [pc, #324]	@ (80015d4 <HAL_ADC_MspInit+0x188>)
 800148e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001490:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001494:	623b      	str	r3, [r7, #32]
 8001496:	6a3b      	ldr	r3, [r7, #32]
    }

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001498:	4b4e      	ldr	r3, [pc, #312]	@ (80015d4 <HAL_ADC_MspInit+0x188>)
 800149a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800149c:	4a4d      	ldr	r2, [pc, #308]	@ (80015d4 <HAL_ADC_MspInit+0x188>)
 800149e:	f043 0304 	orr.w	r3, r3, #4
 80014a2:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80014a4:	4b4b      	ldr	r3, [pc, #300]	@ (80015d4 <HAL_ADC_MspInit+0x188>)
 80014a6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80014a8:	f003 0304 	and.w	r3, r3, #4
 80014ac:	61fb      	str	r3, [r7, #28]
 80014ae:	69fb      	ldr	r3, [r7, #28]
    /**ADC1 GPIO Configuration
    PC0     ------> ADC1_IN1
    PC1     ------> ADC1_IN2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 80014b0:	2303      	movs	r3, #3
 80014b2:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80014b4:	2303      	movs	r3, #3
 80014b6:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014b8:	2300      	movs	r3, #0
 80014ba:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80014bc:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80014c0:	4619      	mov	r1, r3
 80014c2:	4845      	ldr	r0, [pc, #276]	@ (80015d8 <HAL_ADC_MspInit+0x18c>)
 80014c4:	f002 f812 	bl	80034ec <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC3_MspInit 1 */

  /* USER CODE END ADC3_MspInit 1 */
  }

}
 80014c8:	e07c      	b.n	80015c4 <HAL_ADC_MspInit+0x178>
  else if(hadc->Instance==ADC2)
 80014ca:	687b      	ldr	r3, [r7, #4]
 80014cc:	681b      	ldr	r3, [r3, #0]
 80014ce:	4a43      	ldr	r2, [pc, #268]	@ (80015dc <HAL_ADC_MspInit+0x190>)
 80014d0:	4293      	cmp	r3, r2
 80014d2:	d145      	bne.n	8001560 <HAL_ADC_MspInit+0x114>
    HAL_RCC_ADC_CLK_ENABLED++;
 80014d4:	4b3e      	ldr	r3, [pc, #248]	@ (80015d0 <HAL_ADC_MspInit+0x184>)
 80014d6:	681b      	ldr	r3, [r3, #0]
 80014d8:	3301      	adds	r3, #1
 80014da:	4a3d      	ldr	r2, [pc, #244]	@ (80015d0 <HAL_ADC_MspInit+0x184>)
 80014dc:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC_CLK_ENABLED==1){
 80014de:	4b3c      	ldr	r3, [pc, #240]	@ (80015d0 <HAL_ADC_MspInit+0x184>)
 80014e0:	681b      	ldr	r3, [r3, #0]
 80014e2:	2b01      	cmp	r3, #1
 80014e4:	d10b      	bne.n	80014fe <HAL_ADC_MspInit+0xb2>
      __HAL_RCC_ADC_CLK_ENABLE();
 80014e6:	4b3b      	ldr	r3, [pc, #236]	@ (80015d4 <HAL_ADC_MspInit+0x188>)
 80014e8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80014ea:	4a3a      	ldr	r2, [pc, #232]	@ (80015d4 <HAL_ADC_MspInit+0x188>)
 80014ec:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80014f0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80014f2:	4b38      	ldr	r3, [pc, #224]	@ (80015d4 <HAL_ADC_MspInit+0x188>)
 80014f4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80014f6:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80014fa:	61bb      	str	r3, [r7, #24]
 80014fc:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80014fe:	4b35      	ldr	r3, [pc, #212]	@ (80015d4 <HAL_ADC_MspInit+0x188>)
 8001500:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001502:	4a34      	ldr	r2, [pc, #208]	@ (80015d4 <HAL_ADC_MspInit+0x188>)
 8001504:	f043 0304 	orr.w	r3, r3, #4
 8001508:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800150a:	4b32      	ldr	r3, [pc, #200]	@ (80015d4 <HAL_ADC_MspInit+0x188>)
 800150c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800150e:	f003 0304 	and.w	r3, r3, #4
 8001512:	617b      	str	r3, [r7, #20]
 8001514:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001516:	4b2f      	ldr	r3, [pc, #188]	@ (80015d4 <HAL_ADC_MspInit+0x188>)
 8001518:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800151a:	4a2e      	ldr	r2, [pc, #184]	@ (80015d4 <HAL_ADC_MspInit+0x188>)
 800151c:	f043 0302 	orr.w	r3, r3, #2
 8001520:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001522:	4b2c      	ldr	r3, [pc, #176]	@ (80015d4 <HAL_ADC_MspInit+0x188>)
 8001524:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001526:	f003 0302 	and.w	r3, r3, #2
 800152a:	613b      	str	r3, [r7, #16]
 800152c:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2;
 800152e:	2306      	movs	r3, #6
 8001530:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001532:	2303      	movs	r3, #3
 8001534:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001536:	2300      	movs	r3, #0
 8001538:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800153a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800153e:	4619      	mov	r1, r3
 8001540:	4825      	ldr	r0, [pc, #148]	@ (80015d8 <HAL_ADC_MspInit+0x18c>)
 8001542:	f001 ffd3 	bl	80034ec <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001546:	2301      	movs	r3, #1
 8001548:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 800154a:	230b      	movs	r3, #11
 800154c:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800154e:	2300      	movs	r3, #0
 8001550:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001552:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001556:	4619      	mov	r1, r3
 8001558:	4821      	ldr	r0, [pc, #132]	@ (80015e0 <HAL_ADC_MspInit+0x194>)
 800155a:	f001 ffc7 	bl	80034ec <HAL_GPIO_Init>
}
 800155e:	e031      	b.n	80015c4 <HAL_ADC_MspInit+0x178>
  else if(hadc->Instance==ADC3)
 8001560:	687b      	ldr	r3, [r7, #4]
 8001562:	681b      	ldr	r3, [r3, #0]
 8001564:	4a1f      	ldr	r2, [pc, #124]	@ (80015e4 <HAL_ADC_MspInit+0x198>)
 8001566:	4293      	cmp	r3, r2
 8001568:	d12c      	bne.n	80015c4 <HAL_ADC_MspInit+0x178>
    HAL_RCC_ADC_CLK_ENABLED++;
 800156a:	4b19      	ldr	r3, [pc, #100]	@ (80015d0 <HAL_ADC_MspInit+0x184>)
 800156c:	681b      	ldr	r3, [r3, #0]
 800156e:	3301      	adds	r3, #1
 8001570:	4a17      	ldr	r2, [pc, #92]	@ (80015d0 <HAL_ADC_MspInit+0x184>)
 8001572:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC_CLK_ENABLED==1){
 8001574:	4b16      	ldr	r3, [pc, #88]	@ (80015d0 <HAL_ADC_MspInit+0x184>)
 8001576:	681b      	ldr	r3, [r3, #0]
 8001578:	2b01      	cmp	r3, #1
 800157a:	d10b      	bne.n	8001594 <HAL_ADC_MspInit+0x148>
      __HAL_RCC_ADC_CLK_ENABLE();
 800157c:	4b15      	ldr	r3, [pc, #84]	@ (80015d4 <HAL_ADC_MspInit+0x188>)
 800157e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001580:	4a14      	ldr	r2, [pc, #80]	@ (80015d4 <HAL_ADC_MspInit+0x188>)
 8001582:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8001586:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001588:	4b12      	ldr	r3, [pc, #72]	@ (80015d4 <HAL_ADC_MspInit+0x188>)
 800158a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800158c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001590:	60fb      	str	r3, [r7, #12]
 8001592:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001594:	4b0f      	ldr	r3, [pc, #60]	@ (80015d4 <HAL_ADC_MspInit+0x188>)
 8001596:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001598:	4a0e      	ldr	r2, [pc, #56]	@ (80015d4 <HAL_ADC_MspInit+0x188>)
 800159a:	f043 0304 	orr.w	r3, r3, #4
 800159e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80015a0:	4b0c      	ldr	r3, [pc, #48]	@ (80015d4 <HAL_ADC_MspInit+0x188>)
 80015a2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80015a4:	f003 0304 	and.w	r3, r3, #4
 80015a8:	60bb      	str	r3, [r7, #8]
 80015aa:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 80015ac:	2304      	movs	r3, #4
 80015ae:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80015b0:	2303      	movs	r3, #3
 80015b2:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015b4:	2300      	movs	r3, #0
 80015b6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80015b8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80015bc:	4619      	mov	r1, r3
 80015be:	4806      	ldr	r0, [pc, #24]	@ (80015d8 <HAL_ADC_MspInit+0x18c>)
 80015c0:	f001 ff94 	bl	80034ec <HAL_GPIO_Init>
}
 80015c4:	bf00      	nop
 80015c6:	3738      	adds	r7, #56	@ 0x38
 80015c8:	46bd      	mov	sp, r7
 80015ca:	bd80      	pop	{r7, pc}
 80015cc:	50040000 	.word	0x50040000
 80015d0:	200004bc 	.word	0x200004bc
 80015d4:	40021000 	.word	0x40021000
 80015d8:	48000800 	.word	0x48000800
 80015dc:	50040100 	.word	0x50040100
 80015e0:	48000400 	.word	0x48000400
 80015e4:	50040200 	.word	0x50040200

080015e8 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80015e8:	b580      	push	{r7, lr}
 80015ea:	b0aa      	sub	sp, #168	@ 0xa8
 80015ec:	af00      	add	r7, sp, #0
 80015ee:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80015f0:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 80015f4:	2200      	movs	r2, #0
 80015f6:	601a      	str	r2, [r3, #0]
 80015f8:	605a      	str	r2, [r3, #4]
 80015fa:	609a      	str	r2, [r3, #8]
 80015fc:	60da      	str	r2, [r3, #12]
 80015fe:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001600:	f107 0310 	add.w	r3, r7, #16
 8001604:	2284      	movs	r2, #132	@ 0x84
 8001606:	2100      	movs	r1, #0
 8001608:	4618      	mov	r0, r3
 800160a:	f005 ff44 	bl	8007496 <memset>
  if(hi2c->Instance==I2C2)
 800160e:	687b      	ldr	r3, [r7, #4]
 8001610:	681b      	ldr	r3, [r3, #0]
 8001612:	4a21      	ldr	r2, [pc, #132]	@ (8001698 <HAL_I2C_MspInit+0xb0>)
 8001614:	4293      	cmp	r3, r2
 8001616:	d13b      	bne.n	8001690 <HAL_I2C_MspInit+0xa8>

  /* USER CODE END I2C2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
 8001618:	2380      	movs	r3, #128	@ 0x80
 800161a:	613b      	str	r3, [r7, #16]
    PeriphClkInit.I2c2ClockSelection = RCC_I2C2CLKSOURCE_PCLK1;
 800161c:	2300      	movs	r3, #0
 800161e:	667b      	str	r3, [r7, #100]	@ 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001620:	f107 0310 	add.w	r3, r7, #16
 8001624:	4618      	mov	r0, r3
 8001626:	f003 f8b9 	bl	800479c <HAL_RCCEx_PeriphCLKConfig>
 800162a:	4603      	mov	r3, r0
 800162c:	2b00      	cmp	r3, #0
 800162e:	d001      	beq.n	8001634 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 8001630:	f7ff fe9a 	bl	8001368 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001634:	4b19      	ldr	r3, [pc, #100]	@ (800169c <HAL_I2C_MspInit+0xb4>)
 8001636:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001638:	4a18      	ldr	r2, [pc, #96]	@ (800169c <HAL_I2C_MspInit+0xb4>)
 800163a:	f043 0302 	orr.w	r3, r3, #2
 800163e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001640:	4b16      	ldr	r3, [pc, #88]	@ (800169c <HAL_I2C_MspInit+0xb4>)
 8001642:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001644:	f003 0302 	and.w	r3, r3, #2
 8001648:	60fb      	str	r3, [r7, #12]
 800164a:	68fb      	ldr	r3, [r7, #12]
    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 800164c:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8001650:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001654:	2312      	movs	r3, #18
 8001656:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800165a:	2300      	movs	r3, #0
 800165c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001660:	2303      	movs	r3, #3
 8001662:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8001666:	2304      	movs	r3, #4
 8001668:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800166c:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 8001670:	4619      	mov	r1, r3
 8001672:	480b      	ldr	r0, [pc, #44]	@ (80016a0 <HAL_I2C_MspInit+0xb8>)
 8001674:	f001 ff3a 	bl	80034ec <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 8001678:	4b08      	ldr	r3, [pc, #32]	@ (800169c <HAL_I2C_MspInit+0xb4>)
 800167a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800167c:	4a07      	ldr	r2, [pc, #28]	@ (800169c <HAL_I2C_MspInit+0xb4>)
 800167e:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8001682:	6593      	str	r3, [r2, #88]	@ 0x58
 8001684:	4b05      	ldr	r3, [pc, #20]	@ (800169c <HAL_I2C_MspInit+0xb4>)
 8001686:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001688:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800168c:	60bb      	str	r3, [r7, #8]
 800168e:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }

}
 8001690:	bf00      	nop
 8001692:	37a8      	adds	r7, #168	@ 0xa8
 8001694:	46bd      	mov	sp, r7
 8001696:	bd80      	pop	{r7, pc}
 8001698:	40005800 	.word	0x40005800
 800169c:	40021000 	.word	0x40021000
 80016a0:	48000400 	.word	0x48000400

080016a4 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80016a4:	b580      	push	{r7, lr}
 80016a6:	b08a      	sub	sp, #40	@ 0x28
 80016a8:	af00      	add	r7, sp, #0
 80016aa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80016ac:	f107 0314 	add.w	r3, r7, #20
 80016b0:	2200      	movs	r2, #0
 80016b2:	601a      	str	r2, [r3, #0]
 80016b4:	605a      	str	r2, [r3, #4]
 80016b6:	609a      	str	r2, [r3, #8]
 80016b8:	60da      	str	r2, [r3, #12]
 80016ba:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI3)
 80016bc:	687b      	ldr	r3, [r7, #4]
 80016be:	681b      	ldr	r3, [r3, #0]
 80016c0:	4a26      	ldr	r2, [pc, #152]	@ (800175c <HAL_SPI_MspInit+0xb8>)
 80016c2:	4293      	cmp	r3, r2
 80016c4:	d145      	bne.n	8001752 <HAL_SPI_MspInit+0xae>
  {
  /* USER CODE BEGIN SPI3_MspInit 0 */

  /* USER CODE END SPI3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 80016c6:	4b26      	ldr	r3, [pc, #152]	@ (8001760 <HAL_SPI_MspInit+0xbc>)
 80016c8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80016ca:	4a25      	ldr	r2, [pc, #148]	@ (8001760 <HAL_SPI_MspInit+0xbc>)
 80016cc:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80016d0:	6593      	str	r3, [r2, #88]	@ 0x58
 80016d2:	4b23      	ldr	r3, [pc, #140]	@ (8001760 <HAL_SPI_MspInit+0xbc>)
 80016d4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80016d6:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80016da:	613b      	str	r3, [r7, #16]
 80016dc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80016de:	4b20      	ldr	r3, [pc, #128]	@ (8001760 <HAL_SPI_MspInit+0xbc>)
 80016e0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80016e2:	4a1f      	ldr	r2, [pc, #124]	@ (8001760 <HAL_SPI_MspInit+0xbc>)
 80016e4:	f043 0301 	orr.w	r3, r3, #1
 80016e8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80016ea:	4b1d      	ldr	r3, [pc, #116]	@ (8001760 <HAL_SPI_MspInit+0xbc>)
 80016ec:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80016ee:	f003 0301 	and.w	r3, r3, #1
 80016f2:	60fb      	str	r3, [r7, #12]
 80016f4:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80016f6:	4b1a      	ldr	r3, [pc, #104]	@ (8001760 <HAL_SPI_MspInit+0xbc>)
 80016f8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80016fa:	4a19      	ldr	r2, [pc, #100]	@ (8001760 <HAL_SPI_MspInit+0xbc>)
 80016fc:	f043 0304 	orr.w	r3, r3, #4
 8001700:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001702:	4b17      	ldr	r3, [pc, #92]	@ (8001760 <HAL_SPI_MspInit+0xbc>)
 8001704:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001706:	f003 0304 	and.w	r3, r3, #4
 800170a:	60bb      	str	r3, [r7, #8]
 800170c:	68bb      	ldr	r3, [r7, #8]
    /**SPI3 GPIO Configuration
    PA4     ------> SPI3_NSS
    PC10     ------> SPI3_SCK
    PC11     ------> SPI3_MISO
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 800170e:	2310      	movs	r3, #16
 8001710:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001712:	2302      	movs	r3, #2
 8001714:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001716:	2300      	movs	r3, #0
 8001718:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800171a:	2303      	movs	r3, #3
 800171c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 800171e:	2306      	movs	r3, #6
 8001720:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001722:	f107 0314 	add.w	r3, r7, #20
 8001726:	4619      	mov	r1, r3
 8001728:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800172c:	f001 fede 	bl	80034ec <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8001730:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8001734:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001736:	2302      	movs	r3, #2
 8001738:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800173a:	2300      	movs	r3, #0
 800173c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800173e:	2303      	movs	r3, #3
 8001740:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8001742:	2306      	movs	r3, #6
 8001744:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001746:	f107 0314 	add.w	r3, r7, #20
 800174a:	4619      	mov	r1, r3
 800174c:	4805      	ldr	r0, [pc, #20]	@ (8001764 <HAL_SPI_MspInit+0xc0>)
 800174e:	f001 fecd 	bl	80034ec <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }

}
 8001752:	bf00      	nop
 8001754:	3728      	adds	r7, #40	@ 0x28
 8001756:	46bd      	mov	sp, r7
 8001758:	bd80      	pop	{r7, pc}
 800175a:	bf00      	nop
 800175c:	40003c00 	.word	0x40003c00
 8001760:	40021000 	.word	0x40021000
 8001764:	48000800 	.word	0x48000800

08001768 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8001768:	b580      	push	{r7, lr}
 800176a:	b084      	sub	sp, #16
 800176c:	af00      	add	r7, sp, #0
 800176e:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM1)
 8001770:	687b      	ldr	r3, [r7, #4]
 8001772:	681b      	ldr	r3, [r3, #0]
 8001774:	4a16      	ldr	r2, [pc, #88]	@ (80017d0 <HAL_TIM_PWM_MspInit+0x68>)
 8001776:	4293      	cmp	r3, r2
 8001778:	d114      	bne.n	80017a4 <HAL_TIM_PWM_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800177a:	4b16      	ldr	r3, [pc, #88]	@ (80017d4 <HAL_TIM_PWM_MspInit+0x6c>)
 800177c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800177e:	4a15      	ldr	r2, [pc, #84]	@ (80017d4 <HAL_TIM_PWM_MspInit+0x6c>)
 8001780:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8001784:	6613      	str	r3, [r2, #96]	@ 0x60
 8001786:	4b13      	ldr	r3, [pc, #76]	@ (80017d4 <HAL_TIM_PWM_MspInit+0x6c>)
 8001788:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800178a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800178e:	60fb      	str	r3, [r7, #12]
 8001790:	68fb      	ldr	r3, [r7, #12]
    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_BRK_TIM15_IRQn, 0, 0);
 8001792:	2200      	movs	r2, #0
 8001794:	2100      	movs	r1, #0
 8001796:	2018      	movs	r0, #24
 8001798:	f001 fe71 	bl	800347e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_TIM15_IRQn);
 800179c:	2018      	movs	r0, #24
 800179e:	f001 fe8a 	bl	80034b6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }

}
 80017a2:	e010      	b.n	80017c6 <HAL_TIM_PWM_MspInit+0x5e>
  else if(htim_pwm->Instance==TIM8)
 80017a4:	687b      	ldr	r3, [r7, #4]
 80017a6:	681b      	ldr	r3, [r3, #0]
 80017a8:	4a0b      	ldr	r2, [pc, #44]	@ (80017d8 <HAL_TIM_PWM_MspInit+0x70>)
 80017aa:	4293      	cmp	r3, r2
 80017ac:	d10b      	bne.n	80017c6 <HAL_TIM_PWM_MspInit+0x5e>
    __HAL_RCC_TIM8_CLK_ENABLE();
 80017ae:	4b09      	ldr	r3, [pc, #36]	@ (80017d4 <HAL_TIM_PWM_MspInit+0x6c>)
 80017b0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80017b2:	4a08      	ldr	r2, [pc, #32]	@ (80017d4 <HAL_TIM_PWM_MspInit+0x6c>)
 80017b4:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80017b8:	6613      	str	r3, [r2, #96]	@ 0x60
 80017ba:	4b06      	ldr	r3, [pc, #24]	@ (80017d4 <HAL_TIM_PWM_MspInit+0x6c>)
 80017bc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80017be:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80017c2:	60bb      	str	r3, [r7, #8]
 80017c4:	68bb      	ldr	r3, [r7, #8]
}
 80017c6:	bf00      	nop
 80017c8:	3710      	adds	r7, #16
 80017ca:	46bd      	mov	sp, r7
 80017cc:	bd80      	pop	{r7, pc}
 80017ce:	bf00      	nop
 80017d0:	40012c00 	.word	0x40012c00
 80017d4:	40021000 	.word	0x40021000
 80017d8:	40013400 	.word	0x40013400

080017dc <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 80017dc:	b580      	push	{r7, lr}
 80017de:	b08e      	sub	sp, #56	@ 0x38
 80017e0:	af00      	add	r7, sp, #0
 80017e2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80017e4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80017e8:	2200      	movs	r2, #0
 80017ea:	601a      	str	r2, [r3, #0]
 80017ec:	605a      	str	r2, [r3, #4]
 80017ee:	609a      	str	r2, [r3, #8]
 80017f0:	60da      	str	r2, [r3, #12]
 80017f2:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM2)
 80017f4:	687b      	ldr	r3, [r7, #4]
 80017f6:	681b      	ldr	r3, [r3, #0]
 80017f8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80017fc:	d129      	bne.n	8001852 <HAL_TIM_Encoder_MspInit+0x76>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80017fe:	4b45      	ldr	r3, [pc, #276]	@ (8001914 <HAL_TIM_Encoder_MspInit+0x138>)
 8001800:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001802:	4a44      	ldr	r2, [pc, #272]	@ (8001914 <HAL_TIM_Encoder_MspInit+0x138>)
 8001804:	f043 0301 	orr.w	r3, r3, #1
 8001808:	6593      	str	r3, [r2, #88]	@ 0x58
 800180a:	4b42      	ldr	r3, [pc, #264]	@ (8001914 <HAL_TIM_Encoder_MspInit+0x138>)
 800180c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800180e:	f003 0301 	and.w	r3, r3, #1
 8001812:	623b      	str	r3, [r7, #32]
 8001814:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001816:	4b3f      	ldr	r3, [pc, #252]	@ (8001914 <HAL_TIM_Encoder_MspInit+0x138>)
 8001818:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800181a:	4a3e      	ldr	r2, [pc, #248]	@ (8001914 <HAL_TIM_Encoder_MspInit+0x138>)
 800181c:	f043 0301 	orr.w	r3, r3, #1
 8001820:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001822:	4b3c      	ldr	r3, [pc, #240]	@ (8001914 <HAL_TIM_Encoder_MspInit+0x138>)
 8001824:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001826:	f003 0301 	and.w	r3, r3, #1
 800182a:	61fb      	str	r3, [r7, #28]
 800182c:	69fb      	ldr	r3, [r7, #28]
    /**TIM2 GPIO Configuration
    PA0     ------> TIM2_CH1
    PA1     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 800182e:	2303      	movs	r3, #3
 8001830:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001832:	2302      	movs	r3, #2
 8001834:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001836:	2300      	movs	r3, #0
 8001838:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800183a:	2300      	movs	r3, #0
 800183c:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 800183e:	2301      	movs	r3, #1
 8001840:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001842:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001846:	4619      	mov	r1, r3
 8001848:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800184c:	f001 fe4e 	bl	80034ec <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 8001850:	e05b      	b.n	800190a <HAL_TIM_Encoder_MspInit+0x12e>
  else if(htim_encoder->Instance==TIM3)
 8001852:	687b      	ldr	r3, [r7, #4]
 8001854:	681b      	ldr	r3, [r3, #0]
 8001856:	4a30      	ldr	r2, [pc, #192]	@ (8001918 <HAL_TIM_Encoder_MspInit+0x13c>)
 8001858:	4293      	cmp	r3, r2
 800185a:	d129      	bne.n	80018b0 <HAL_TIM_Encoder_MspInit+0xd4>
    __HAL_RCC_TIM3_CLK_ENABLE();
 800185c:	4b2d      	ldr	r3, [pc, #180]	@ (8001914 <HAL_TIM_Encoder_MspInit+0x138>)
 800185e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001860:	4a2c      	ldr	r2, [pc, #176]	@ (8001914 <HAL_TIM_Encoder_MspInit+0x138>)
 8001862:	f043 0302 	orr.w	r3, r3, #2
 8001866:	6593      	str	r3, [r2, #88]	@ 0x58
 8001868:	4b2a      	ldr	r3, [pc, #168]	@ (8001914 <HAL_TIM_Encoder_MspInit+0x138>)
 800186a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800186c:	f003 0302 	and.w	r3, r3, #2
 8001870:	61bb      	str	r3, [r7, #24]
 8001872:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001874:	4b27      	ldr	r3, [pc, #156]	@ (8001914 <HAL_TIM_Encoder_MspInit+0x138>)
 8001876:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001878:	4a26      	ldr	r2, [pc, #152]	@ (8001914 <HAL_TIM_Encoder_MspInit+0x138>)
 800187a:	f043 0301 	orr.w	r3, r3, #1
 800187e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001880:	4b24      	ldr	r3, [pc, #144]	@ (8001914 <HAL_TIM_Encoder_MspInit+0x138>)
 8001882:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001884:	f003 0301 	and.w	r3, r3, #1
 8001888:	617b      	str	r3, [r7, #20]
 800188a:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800188c:	23c0      	movs	r3, #192	@ 0xc0
 800188e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001890:	2302      	movs	r3, #2
 8001892:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001894:	2300      	movs	r3, #0
 8001896:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001898:	2300      	movs	r3, #0
 800189a:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 800189c:	2302      	movs	r3, #2
 800189e:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80018a0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80018a4:	4619      	mov	r1, r3
 80018a6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80018aa:	f001 fe1f 	bl	80034ec <HAL_GPIO_Init>
}
 80018ae:	e02c      	b.n	800190a <HAL_TIM_Encoder_MspInit+0x12e>
  else if(htim_encoder->Instance==TIM4)
 80018b0:	687b      	ldr	r3, [r7, #4]
 80018b2:	681b      	ldr	r3, [r3, #0]
 80018b4:	4a19      	ldr	r2, [pc, #100]	@ (800191c <HAL_TIM_Encoder_MspInit+0x140>)
 80018b6:	4293      	cmp	r3, r2
 80018b8:	d127      	bne.n	800190a <HAL_TIM_Encoder_MspInit+0x12e>
    __HAL_RCC_TIM4_CLK_ENABLE();
 80018ba:	4b16      	ldr	r3, [pc, #88]	@ (8001914 <HAL_TIM_Encoder_MspInit+0x138>)
 80018bc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80018be:	4a15      	ldr	r2, [pc, #84]	@ (8001914 <HAL_TIM_Encoder_MspInit+0x138>)
 80018c0:	f043 0304 	orr.w	r3, r3, #4
 80018c4:	6593      	str	r3, [r2, #88]	@ 0x58
 80018c6:	4b13      	ldr	r3, [pc, #76]	@ (8001914 <HAL_TIM_Encoder_MspInit+0x138>)
 80018c8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80018ca:	f003 0304 	and.w	r3, r3, #4
 80018ce:	613b      	str	r3, [r7, #16]
 80018d0:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80018d2:	4b10      	ldr	r3, [pc, #64]	@ (8001914 <HAL_TIM_Encoder_MspInit+0x138>)
 80018d4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80018d6:	4a0f      	ldr	r2, [pc, #60]	@ (8001914 <HAL_TIM_Encoder_MspInit+0x138>)
 80018d8:	f043 0302 	orr.w	r3, r3, #2
 80018dc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80018de:	4b0d      	ldr	r3, [pc, #52]	@ (8001914 <HAL_TIM_Encoder_MspInit+0x138>)
 80018e0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80018e2:	f003 0302 	and.w	r3, r3, #2
 80018e6:	60fb      	str	r3, [r7, #12]
 80018e8:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80018ea:	23c0      	movs	r3, #192	@ 0xc0
 80018ec:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80018ee:	2302      	movs	r3, #2
 80018f0:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018f2:	2300      	movs	r3, #0
 80018f4:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80018f6:	2300      	movs	r3, #0
 80018f8:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 80018fa:	2302      	movs	r3, #2
 80018fc:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80018fe:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001902:	4619      	mov	r1, r3
 8001904:	4806      	ldr	r0, [pc, #24]	@ (8001920 <HAL_TIM_Encoder_MspInit+0x144>)
 8001906:	f001 fdf1 	bl	80034ec <HAL_GPIO_Init>
}
 800190a:	bf00      	nop
 800190c:	3738      	adds	r7, #56	@ 0x38
 800190e:	46bd      	mov	sp, r7
 8001910:	bd80      	pop	{r7, pc}
 8001912:	bf00      	nop
 8001914:	40021000 	.word	0x40021000
 8001918:	40000400 	.word	0x40000400
 800191c:	40000800 	.word	0x40000800
 8001920:	48000400 	.word	0x48000400

08001924 <HAL_TIM_IC_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_ic: TIM_IC handle pointer
* @retval None
*/
void HAL_TIM_IC_MspInit(TIM_HandleTypeDef* htim_ic)
{
 8001924:	b580      	push	{r7, lr}
 8001926:	b08c      	sub	sp, #48	@ 0x30
 8001928:	af00      	add	r7, sp, #0
 800192a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800192c:	f107 031c 	add.w	r3, r7, #28
 8001930:	2200      	movs	r2, #0
 8001932:	601a      	str	r2, [r3, #0]
 8001934:	605a      	str	r2, [r3, #4]
 8001936:	609a      	str	r2, [r3, #8]
 8001938:	60da      	str	r2, [r3, #12]
 800193a:	611a      	str	r2, [r3, #16]
  if(htim_ic->Instance==TIM5)
 800193c:	687b      	ldr	r3, [r7, #4]
 800193e:	681b      	ldr	r3, [r3, #0]
 8001940:	4a33      	ldr	r2, [pc, #204]	@ (8001a10 <HAL_TIM_IC_MspInit+0xec>)
 8001942:	4293      	cmp	r3, r2
 8001944:	d129      	bne.n	800199a <HAL_TIM_IC_MspInit+0x76>
  {
  /* USER CODE BEGIN TIM5_MspInit 0 */

  /* USER CODE END TIM5_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM5_CLK_ENABLE();
 8001946:	4b33      	ldr	r3, [pc, #204]	@ (8001a14 <HAL_TIM_IC_MspInit+0xf0>)
 8001948:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800194a:	4a32      	ldr	r2, [pc, #200]	@ (8001a14 <HAL_TIM_IC_MspInit+0xf0>)
 800194c:	f043 0308 	orr.w	r3, r3, #8
 8001950:	6593      	str	r3, [r2, #88]	@ 0x58
 8001952:	4b30      	ldr	r3, [pc, #192]	@ (8001a14 <HAL_TIM_IC_MspInit+0xf0>)
 8001954:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001956:	f003 0308 	and.w	r3, r3, #8
 800195a:	61bb      	str	r3, [r7, #24]
 800195c:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800195e:	4b2d      	ldr	r3, [pc, #180]	@ (8001a14 <HAL_TIM_IC_MspInit+0xf0>)
 8001960:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001962:	4a2c      	ldr	r2, [pc, #176]	@ (8001a14 <HAL_TIM_IC_MspInit+0xf0>)
 8001964:	f043 0301 	orr.w	r3, r3, #1
 8001968:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800196a:	4b2a      	ldr	r3, [pc, #168]	@ (8001a14 <HAL_TIM_IC_MspInit+0xf0>)
 800196c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800196e:	f003 0301 	and.w	r3, r3, #1
 8001972:	617b      	str	r3, [r7, #20]
 8001974:	697b      	ldr	r3, [r7, #20]
    /**TIM5 GPIO Configuration
    PA2     ------> TIM5_CH3
    PA3     ------> TIM5_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8001976:	230c      	movs	r3, #12
 8001978:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800197a:	2302      	movs	r3, #2
 800197c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800197e:	2300      	movs	r3, #0
 8001980:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001982:	2300      	movs	r3, #0
 8001984:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 8001986:	2302      	movs	r3, #2
 8001988:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800198a:	f107 031c 	add.w	r3, r7, #28
 800198e:	4619      	mov	r1, r3
 8001990:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001994:	f001 fdaa 	bl	80034ec <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM15_MspInit 1 */

  /* USER CODE END TIM15_MspInit 1 */
  }

}
 8001998:	e035      	b.n	8001a06 <HAL_TIM_IC_MspInit+0xe2>
  else if(htim_ic->Instance==TIM15)
 800199a:	687b      	ldr	r3, [r7, #4]
 800199c:	681b      	ldr	r3, [r3, #0]
 800199e:	4a1e      	ldr	r2, [pc, #120]	@ (8001a18 <HAL_TIM_IC_MspInit+0xf4>)
 80019a0:	4293      	cmp	r3, r2
 80019a2:	d130      	bne.n	8001a06 <HAL_TIM_IC_MspInit+0xe2>
    __HAL_RCC_TIM15_CLK_ENABLE();
 80019a4:	4b1b      	ldr	r3, [pc, #108]	@ (8001a14 <HAL_TIM_IC_MspInit+0xf0>)
 80019a6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80019a8:	4a1a      	ldr	r2, [pc, #104]	@ (8001a14 <HAL_TIM_IC_MspInit+0xf0>)
 80019aa:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80019ae:	6613      	str	r3, [r2, #96]	@ 0x60
 80019b0:	4b18      	ldr	r3, [pc, #96]	@ (8001a14 <HAL_TIM_IC_MspInit+0xf0>)
 80019b2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80019b4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80019b8:	613b      	str	r3, [r7, #16]
 80019ba:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80019bc:	4b15      	ldr	r3, [pc, #84]	@ (8001a14 <HAL_TIM_IC_MspInit+0xf0>)
 80019be:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80019c0:	4a14      	ldr	r2, [pc, #80]	@ (8001a14 <HAL_TIM_IC_MspInit+0xf0>)
 80019c2:	f043 0302 	orr.w	r3, r3, #2
 80019c6:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80019c8:	4b12      	ldr	r3, [pc, #72]	@ (8001a14 <HAL_TIM_IC_MspInit+0xf0>)
 80019ca:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80019cc:	f003 0302 	and.w	r3, r3, #2
 80019d0:	60fb      	str	r3, [r7, #12]
 80019d2:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_14;
 80019d4:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 80019d8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80019da:	2302      	movs	r3, #2
 80019dc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80019de:	2300      	movs	r3, #0
 80019e0:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80019e2:	2300      	movs	r3, #0
 80019e4:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF14_TIM15;
 80019e6:	230e      	movs	r3, #14
 80019e8:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80019ea:	f107 031c 	add.w	r3, r7, #28
 80019ee:	4619      	mov	r1, r3
 80019f0:	480a      	ldr	r0, [pc, #40]	@ (8001a1c <HAL_TIM_IC_MspInit+0xf8>)
 80019f2:	f001 fd7b 	bl	80034ec <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM1_BRK_TIM15_IRQn, 0, 0);
 80019f6:	2200      	movs	r2, #0
 80019f8:	2100      	movs	r1, #0
 80019fa:	2018      	movs	r0, #24
 80019fc:	f001 fd3f 	bl	800347e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_TIM15_IRQn);
 8001a00:	2018      	movs	r0, #24
 8001a02:	f001 fd58 	bl	80034b6 <HAL_NVIC_EnableIRQ>
}
 8001a06:	bf00      	nop
 8001a08:	3730      	adds	r7, #48	@ 0x30
 8001a0a:	46bd      	mov	sp, r7
 8001a0c:	bd80      	pop	{r7, pc}
 8001a0e:	bf00      	nop
 8001a10:	40000c00 	.word	0x40000c00
 8001a14:	40021000 	.word	0x40021000
 8001a18:	40014000 	.word	0x40014000
 8001a1c:	48000400 	.word	0x48000400

08001a20 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001a20:	b580      	push	{r7, lr}
 8001a22:	b08a      	sub	sp, #40	@ 0x28
 8001a24:	af00      	add	r7, sp, #0
 8001a26:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a28:	f107 0314 	add.w	r3, r7, #20
 8001a2c:	2200      	movs	r2, #0
 8001a2e:	601a      	str	r2, [r3, #0]
 8001a30:	605a      	str	r2, [r3, #4]
 8001a32:	609a      	str	r2, [r3, #8]
 8001a34:	60da      	str	r2, [r3, #12]
 8001a36:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8001a38:	687b      	ldr	r3, [r7, #4]
 8001a3a:	681b      	ldr	r3, [r3, #0]
 8001a3c:	4a23      	ldr	r2, [pc, #140]	@ (8001acc <HAL_TIM_MspPostInit+0xac>)
 8001a3e:	4293      	cmp	r3, r2
 8001a40:	d11e      	bne.n	8001a80 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a42:	4b23      	ldr	r3, [pc, #140]	@ (8001ad0 <HAL_TIM_MspPostInit+0xb0>)
 8001a44:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001a46:	4a22      	ldr	r2, [pc, #136]	@ (8001ad0 <HAL_TIM_MspPostInit+0xb0>)
 8001a48:	f043 0301 	orr.w	r3, r3, #1
 8001a4c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001a4e:	4b20      	ldr	r3, [pc, #128]	@ (8001ad0 <HAL_TIM_MspPostInit+0xb0>)
 8001a50:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001a52:	f003 0301 	and.w	r3, r3, #1
 8001a56:	613b      	str	r3, [r7, #16]
 8001a58:	693b      	ldr	r3, [r7, #16]
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    PA10     ------> TIM1_CH3
    PA11     ------> TIM1_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11;
 8001a5a:	f44f 6370 	mov.w	r3, #3840	@ 0xf00
 8001a5e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a60:	2302      	movs	r3, #2
 8001a62:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a64:	2300      	movs	r3, #0
 8001a66:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a68:	2300      	movs	r3, #0
 8001a6a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8001a6c:	2301      	movs	r3, #1
 8001a6e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a70:	f107 0314 	add.w	r3, r7, #20
 8001a74:	4619      	mov	r1, r3
 8001a76:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001a7a:	f001 fd37 	bl	80034ec <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM8_MspPostInit 1 */

  /* USER CODE END TIM8_MspPostInit 1 */
  }

}
 8001a7e:	e021      	b.n	8001ac4 <HAL_TIM_MspPostInit+0xa4>
  else if(htim->Instance==TIM8)
 8001a80:	687b      	ldr	r3, [r7, #4]
 8001a82:	681b      	ldr	r3, [r3, #0]
 8001a84:	4a13      	ldr	r2, [pc, #76]	@ (8001ad4 <HAL_TIM_MspPostInit+0xb4>)
 8001a86:	4293      	cmp	r3, r2
 8001a88:	d11c      	bne.n	8001ac4 <HAL_TIM_MspPostInit+0xa4>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001a8a:	4b11      	ldr	r3, [pc, #68]	@ (8001ad0 <HAL_TIM_MspPostInit+0xb0>)
 8001a8c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001a8e:	4a10      	ldr	r2, [pc, #64]	@ (8001ad0 <HAL_TIM_MspPostInit+0xb0>)
 8001a90:	f043 0304 	orr.w	r3, r3, #4
 8001a94:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001a96:	4b0e      	ldr	r3, [pc, #56]	@ (8001ad0 <HAL_TIM_MspPostInit+0xb0>)
 8001a98:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001a9a:	f003 0304 	and.w	r3, r3, #4
 8001a9e:	60fb      	str	r3, [r7, #12]
 8001aa0:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9;
 8001aa2:	f44f 7370 	mov.w	r3, #960	@ 0x3c0
 8001aa6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001aa8:	2302      	movs	r3, #2
 8001aaa:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001aac:	2300      	movs	r3, #0
 8001aae:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ab0:	2300      	movs	r3, #0
 8001ab2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 8001ab4:	2303      	movs	r3, #3
 8001ab6:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001ab8:	f107 0314 	add.w	r3, r7, #20
 8001abc:	4619      	mov	r1, r3
 8001abe:	4806      	ldr	r0, [pc, #24]	@ (8001ad8 <HAL_TIM_MspPostInit+0xb8>)
 8001ac0:	f001 fd14 	bl	80034ec <HAL_GPIO_Init>
}
 8001ac4:	bf00      	nop
 8001ac6:	3728      	adds	r7, #40	@ 0x28
 8001ac8:	46bd      	mov	sp, r7
 8001aca:	bd80      	pop	{r7, pc}
 8001acc:	40012c00 	.word	0x40012c00
 8001ad0:	40021000 	.word	0x40021000
 8001ad4:	40013400 	.word	0x40013400
 8001ad8:	48000800 	.word	0x48000800

08001adc <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001adc:	b580      	push	{r7, lr}
 8001ade:	b0aa      	sub	sp, #168	@ 0xa8
 8001ae0:	af00      	add	r7, sp, #0
 8001ae2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ae4:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 8001ae8:	2200      	movs	r2, #0
 8001aea:	601a      	str	r2, [r3, #0]
 8001aec:	605a      	str	r2, [r3, #4]
 8001aee:	609a      	str	r2, [r3, #8]
 8001af0:	60da      	str	r2, [r3, #12]
 8001af2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001af4:	f107 0310 	add.w	r3, r7, #16
 8001af8:	2284      	movs	r2, #132	@ 0x84
 8001afa:	2100      	movs	r1, #0
 8001afc:	4618      	mov	r0, r3
 8001afe:	f005 fcca 	bl	8007496 <memset>
  if(huart->Instance==USART3)
 8001b02:	687b      	ldr	r3, [r7, #4]
 8001b04:	681b      	ldr	r3, [r3, #0]
 8001b06:	4a21      	ldr	r2, [pc, #132]	@ (8001b8c <HAL_UART_MspInit+0xb0>)
 8001b08:	4293      	cmp	r3, r2
 8001b0a:	d13a      	bne.n	8001b82 <HAL_UART_MspInit+0xa6>

  /* USER CODE END USART3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8001b0c:	2304      	movs	r3, #4
 8001b0e:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8001b10:	2300      	movs	r3, #0
 8001b12:	653b      	str	r3, [r7, #80]	@ 0x50
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001b14:	f107 0310 	add.w	r3, r7, #16
 8001b18:	4618      	mov	r0, r3
 8001b1a:	f002 fe3f 	bl	800479c <HAL_RCCEx_PeriphCLKConfig>
 8001b1e:	4603      	mov	r3, r0
 8001b20:	2b00      	cmp	r3, #0
 8001b22:	d001      	beq.n	8001b28 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8001b24:	f7ff fc20 	bl	8001368 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8001b28:	4b19      	ldr	r3, [pc, #100]	@ (8001b90 <HAL_UART_MspInit+0xb4>)
 8001b2a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001b2c:	4a18      	ldr	r2, [pc, #96]	@ (8001b90 <HAL_UART_MspInit+0xb4>)
 8001b2e:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001b32:	6593      	str	r3, [r2, #88]	@ 0x58
 8001b34:	4b16      	ldr	r3, [pc, #88]	@ (8001b90 <HAL_UART_MspInit+0xb4>)
 8001b36:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001b38:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001b3c:	60fb      	str	r3, [r7, #12]
 8001b3e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001b40:	4b13      	ldr	r3, [pc, #76]	@ (8001b90 <HAL_UART_MspInit+0xb4>)
 8001b42:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001b44:	4a12      	ldr	r2, [pc, #72]	@ (8001b90 <HAL_UART_MspInit+0xb4>)
 8001b46:	f043 0304 	orr.w	r3, r3, #4
 8001b4a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001b4c:	4b10      	ldr	r3, [pc, #64]	@ (8001b90 <HAL_UART_MspInit+0xb4>)
 8001b4e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001b50:	f003 0304 	and.w	r3, r3, #4
 8001b54:	60bb      	str	r3, [r7, #8]
 8001b56:	68bb      	ldr	r3, [r7, #8]
    /**USART3 GPIO Configuration
    PC4     ------> USART3_TX
    PC5     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 8001b58:	2330      	movs	r3, #48	@ 0x30
 8001b5a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b5e:	2302      	movs	r3, #2
 8001b60:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b64:	2300      	movs	r3, #0
 8001b66:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001b6a:	2303      	movs	r3, #3
 8001b6c:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8001b70:	2307      	movs	r3, #7
 8001b72:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001b76:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 8001b7a:	4619      	mov	r1, r3
 8001b7c:	4805      	ldr	r0, [pc, #20]	@ (8001b94 <HAL_UART_MspInit+0xb8>)
 8001b7e:	f001 fcb5 	bl	80034ec <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8001b82:	bf00      	nop
 8001b84:	37a8      	adds	r7, #168	@ 0xa8
 8001b86:	46bd      	mov	sp, r7
 8001b88:	bd80      	pop	{r7, pc}
 8001b8a:	bf00      	nop
 8001b8c:	40004800 	.word	0x40004800
 8001b90:	40021000 	.word	0x40021000
 8001b94:	48000800 	.word	0x48000800

08001b98 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001b98:	b480      	push	{r7}
 8001b9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001b9c:	bf00      	nop
 8001b9e:	e7fd      	b.n	8001b9c <NMI_Handler+0x4>

08001ba0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001ba0:	b480      	push	{r7}
 8001ba2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001ba4:	bf00      	nop
 8001ba6:	e7fd      	b.n	8001ba4 <HardFault_Handler+0x4>

08001ba8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001ba8:	b480      	push	{r7}
 8001baa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001bac:	bf00      	nop
 8001bae:	e7fd      	b.n	8001bac <MemManage_Handler+0x4>

08001bb0 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001bb0:	b480      	push	{r7}
 8001bb2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001bb4:	bf00      	nop
 8001bb6:	e7fd      	b.n	8001bb4 <BusFault_Handler+0x4>

08001bb8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001bb8:	b480      	push	{r7}
 8001bba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001bbc:	bf00      	nop
 8001bbe:	e7fd      	b.n	8001bbc <UsageFault_Handler+0x4>

08001bc0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001bc0:	b480      	push	{r7}
 8001bc2:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001bc4:	bf00      	nop
 8001bc6:	46bd      	mov	sp, r7
 8001bc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bcc:	4770      	bx	lr

08001bce <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001bce:	b480      	push	{r7}
 8001bd0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001bd2:	bf00      	nop
 8001bd4:	46bd      	mov	sp, r7
 8001bd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bda:	4770      	bx	lr

08001bdc <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001bdc:	b480      	push	{r7}
 8001bde:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001be0:	bf00      	nop
 8001be2:	46bd      	mov	sp, r7
 8001be4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001be8:	4770      	bx	lr

08001bea <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001bea:	b580      	push	{r7, lr}
 8001bec:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001bee:	f000 f905 	bl	8001dfc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001bf2:	bf00      	nop
 8001bf4:	bd80      	pop	{r7, pc}
	...

08001bf8 <TIM1_BRK_TIM15_IRQHandler>:

/**
  * @brief This function handles TIM1 break interrupt and TIM15 global interrupt.
  */
void TIM1_BRK_TIM15_IRQHandler(void)
{
 8001bf8:	b580      	push	{r7, lr}
 8001bfa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_BRK_TIM15_IRQn 0 */

  /* USER CODE END TIM1_BRK_TIM15_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8001bfc:	4803      	ldr	r0, [pc, #12]	@ (8001c0c <TIM1_BRK_TIM15_IRQHandler+0x14>)
 8001bfe:	f003 fdb8 	bl	8005772 <HAL_TIM_IRQHandler>
  HAL_TIM_IRQHandler(&htim15);
 8001c02:	4803      	ldr	r0, [pc, #12]	@ (8001c10 <TIM1_BRK_TIM15_IRQHandler+0x18>)
 8001c04:	f003 fdb5 	bl	8005772 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_BRK_TIM15_IRQn 1 */

  /* USER CODE END TIM1_BRK_TIM15_IRQn 1 */
}
 8001c08:	bf00      	nop
 8001c0a:	bd80      	pop	{r7, pc}
 8001c0c:	2000020c 	.word	0x2000020c
 8001c10:	200003d4 	.word	0x200003d4

08001c14 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8001c14:	b480      	push	{r7}
 8001c16:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8001c18:	4b06      	ldr	r3, [pc, #24]	@ (8001c34 <SystemInit+0x20>)
 8001c1a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001c1e:	4a05      	ldr	r2, [pc, #20]	@ (8001c34 <SystemInit+0x20>)
 8001c20:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001c24:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8001c28:	bf00      	nop
 8001c2a:	46bd      	mov	sp, r7
 8001c2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c30:	4770      	bx	lr
 8001c32:	bf00      	nop
 8001c34:	e000ed00 	.word	0xe000ed00

08001c38 <task1_run>:


#include "task1.h"


void task1_run(uint8_t* State, ADC_HandleTypeDef Analog1,uint8_t* Kill) {
 8001c38:	b084      	sub	sp, #16
 8001c3a:	b580      	push	{r7, lr}
 8001c3c:	b084      	sub	sp, #16
 8001c3e:	af00      	add	r7, sp, #0
 8001c40:	6078      	str	r0, [r7, #4]
 8001c42:	f107 001c 	add.w	r0, r7, #28
 8001c46:	e880 000e 	stmia.w	r0, {r1, r2, r3}
    // Task 1 implementation
	while(1){
		switch(*State){
 8001c4a:	687b      	ldr	r3, [r7, #4]
 8001c4c:	781b      	ldrb	r3, [r3, #0]
 8001c4e:	2b00      	cmp	r3, #0
 8001c50:	d002      	beq.n	8001c58 <task1_run+0x20>
 8001c52:	2b01      	cmp	r3, #1
 8001c54:	d00c      	beq.n	8001c70 <task1_run+0x38>
 8001c56:	e7f8      	b.n	8001c4a <task1_run+0x12>

		case 0:
			//State 0: INIT
			//Initialize ADC
			HAL_ADC_Start(&Analog1);
 8001c58:	f107 031c 	add.w	r3, r7, #28
 8001c5c:	4618      	mov	r0, r3
 8001c5e:	f000 fc45 	bl	80024ec <HAL_ADC_Start>
			Analog1.Init.EOCSelection = DISABLE; //Apparently important
 8001c62:	2300      	movs	r3, #0
 8001c64:	633b      	str	r3, [r7, #48]	@ 0x30
			//Set Variables
			uint16_t Bat_Res = 0; //Battery reading, should not be below 3303
 8001c66:	2300      	movs	r3, #0
 8001c68:	81fb      	strh	r3, [r7, #14]
			*State = 1;
 8001c6a:	687b      	ldr	r3, [r7, #4]
 8001c6c:	2201      	movs	r2, #1
 8001c6e:	701a      	strb	r2, [r3, #0]

		case 1:
			//State 1: Check Battery
			//Read ADC, make sure good for conversion first
			if (HAL_ADC_PollForConversion(&Analog1, 10000) == HAL_OK)
 8001c70:	f107 031c 	add.w	r3, r7, #28
 8001c74:	f242 7110 	movw	r1, #10000	@ 0x2710
 8001c78:	4618      	mov	r0, r3
 8001c7a:	f000 fcf1 	bl	8002660 <HAL_ADC_PollForConversion>
 8001c7e:	4603      	mov	r3, r0
 8001c80:	2b00      	cmp	r3, #0
 8001c82:	d106      	bne.n	8001c92 <task1_run+0x5a>
			        {
			            Bat_Res = HAL_ADC_GetValue(&Analog1);
 8001c84:	f107 031c 	add.w	r3, r7, #28
 8001c88:	4618      	mov	r0, r3
 8001c8a:	f000 fdc1 	bl	8002810 <HAL_ADC_GetValue>
 8001c8e:	4603      	mov	r3, r0
 8001c90:	81fb      	strh	r3, [r7, #14]
			        }
			if (Bat_Res <3303) {
 8001c92:	89fb      	ldrh	r3, [r7, #14]
 8001c94:	f640 42e6 	movw	r2, #3302	@ 0xce6
 8001c98:	4293      	cmp	r3, r2
 8001c9a:	d803      	bhi.n	8001ca4 <task1_run+0x6c>
				//If battery too low, turn everything off, they should be on by default
				*Kill = 1; //Kill if battery too low
 8001c9c:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8001ca0:	2201      	movs	r2, #1
 8001ca2:	701a      	strb	r2, [r3, #0]

			}

			*State = 1; //Always return to state 1
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	2201      	movs	r2, #1
 8001ca8:	701a      	strb	r2, [r3, #0]
		switch(*State){
 8001caa:	e7ce      	b.n	8001c4a <task1_run+0x12>

08001cac <task2_run>:
#include "task2.h"
#include <stdlib.h>


void task2_run(uint8_t* State, uint8_t* BatKill,uint8_t* RadKill,uint16_t* usWidth)
{
 8001cac:	b480      	push	{r7}
 8001cae:	b085      	sub	sp, #20
 8001cb0:	af00      	add	r7, sp, #0
 8001cb2:	60f8      	str	r0, [r7, #12]
 8001cb4:	60b9      	str	r1, [r7, #8]
 8001cb6:	607a      	str	r2, [r7, #4]
 8001cb8:	603b      	str	r3, [r7, #0]
    // Task 2 implementation
	while(1){
		switch(*State){
 8001cba:	68fb      	ldr	r3, [r7, #12]
 8001cbc:	781b      	ldrb	r3, [r3, #0]
 8001cbe:	2b00      	cmp	r3, #0
 8001cc0:	d002      	beq.n	8001cc8 <task2_run+0x1c>
 8001cc2:	2b01      	cmp	r3, #1
 8001cc4:	d003      	beq.n	8001cce <task2_run+0x22>
 8001cc6:	e7f8      	b.n	8001cba <task2_run+0xe>

		case 0:
			//State 0: INIT

			*State = 1;
 8001cc8:	68fb      	ldr	r3, [r7, #12]
 8001cca:	2201      	movs	r2, #1
 8001ccc:	701a      	strb	r2, [r3, #0]

		case 1:
			//State 1: Check Battery
			//Check Radio First, then Battery
			if(abs(*usWidth-1500)<200) //If Pulse width within 200 microseconds, then kill
 8001cce:	683b      	ldr	r3, [r7, #0]
 8001cd0:	881b      	ldrh	r3, [r3, #0]
 8001cd2:	f2a3 53dc 	subw	r3, r3, #1500	@ 0x5dc
 8001cd6:	f113 0fc7 	cmn.w	r3, #199	@ 0xc7
 8001cda:	db09      	blt.n	8001cf0 <task2_run+0x44>
 8001cdc:	683b      	ldr	r3, [r7, #0]
 8001cde:	881b      	ldrh	r3, [r3, #0]
 8001ce0:	f2a3 53dc 	subw	r3, r3, #1500	@ 0x5dc
 8001ce4:	2bc7      	cmp	r3, #199	@ 0xc7
 8001ce6:	dc03      	bgt.n	8001cf0 <task2_run+0x44>
			{
				*RadKill = 1;
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	2201      	movs	r2, #1
 8001cec:	701a      	strb	r2, [r3, #0]
 8001cee:	e002      	b.n	8001cf6 <task2_run+0x4a>
				//Kill all motors and metal detector
			}
			else {
				*RadKill = 0;
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	2200      	movs	r2, #0
 8001cf4:	701a      	strb	r2, [r3, #0]

			if (*BatKill == 1){
				//Kill Everything

			}
			*State = 1; //Always return to state 1
 8001cf6:	68fb      	ldr	r3, [r7, #12]
 8001cf8:	2201      	movs	r2, #1
 8001cfa:	701a      	strb	r2, [r3, #0]
		switch(*State){
 8001cfc:	e7dd      	b.n	8001cba <task2_run+0xe>
	...

08001d00 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8001d00:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001d38 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001d04:	f7ff ff86 	bl	8001c14 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001d08:	480c      	ldr	r0, [pc, #48]	@ (8001d3c <LoopForever+0x6>)
  ldr r1, =_edata
 8001d0a:	490d      	ldr	r1, [pc, #52]	@ (8001d40 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001d0c:	4a0d      	ldr	r2, [pc, #52]	@ (8001d44 <LoopForever+0xe>)
  movs r3, #0
 8001d0e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001d10:	e002      	b.n	8001d18 <LoopCopyDataInit>

08001d12 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001d12:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001d14:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001d16:	3304      	adds	r3, #4

08001d18 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001d18:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001d1a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001d1c:	d3f9      	bcc.n	8001d12 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001d1e:	4a0a      	ldr	r2, [pc, #40]	@ (8001d48 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001d20:	4c0a      	ldr	r4, [pc, #40]	@ (8001d4c <LoopForever+0x16>)
  movs r3, #0
 8001d22:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001d24:	e001      	b.n	8001d2a <LoopFillZerobss>

08001d26 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001d26:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001d28:	3204      	adds	r2, #4

08001d2a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001d2a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001d2c:	d3fb      	bcc.n	8001d26 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001d2e:	f005 fbbb 	bl	80074a8 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001d32:	f7fe fbc1 	bl	80004b8 <main>

08001d36 <LoopForever>:

LoopForever:
    b LoopForever
 8001d36:	e7fe      	b.n	8001d36 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8001d38:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8001d3c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001d40:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8001d44:	0800757c 	.word	0x0800757c
  ldr r2, =_sbss
 8001d48:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 8001d4c:	200004c4 	.word	0x200004c4

08001d50 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001d50:	e7fe      	b.n	8001d50 <ADC1_2_IRQHandler>

08001d52 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001d52:	b580      	push	{r7, lr}
 8001d54:	b082      	sub	sp, #8
 8001d56:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001d58:	2300      	movs	r3, #0
 8001d5a:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001d5c:	2003      	movs	r0, #3
 8001d5e:	f001 fb83 	bl	8003468 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001d62:	200f      	movs	r0, #15
 8001d64:	f000 f80e 	bl	8001d84 <HAL_InitTick>
 8001d68:	4603      	mov	r3, r0
 8001d6a:	2b00      	cmp	r3, #0
 8001d6c:	d002      	beq.n	8001d74 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8001d6e:	2301      	movs	r3, #1
 8001d70:	71fb      	strb	r3, [r7, #7]
 8001d72:	e001      	b.n	8001d78 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001d74:	f7ff fb46 	bl	8001404 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001d78:	79fb      	ldrb	r3, [r7, #7]
}
 8001d7a:	4618      	mov	r0, r3
 8001d7c:	3708      	adds	r7, #8
 8001d7e:	46bd      	mov	sp, r7
 8001d80:	bd80      	pop	{r7, pc}
	...

08001d84 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001d84:	b580      	push	{r7, lr}
 8001d86:	b084      	sub	sp, #16
 8001d88:	af00      	add	r7, sp, #0
 8001d8a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001d8c:	2300      	movs	r3, #0
 8001d8e:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8001d90:	4b17      	ldr	r3, [pc, #92]	@ (8001df0 <HAL_InitTick+0x6c>)
 8001d92:	781b      	ldrb	r3, [r3, #0]
 8001d94:	2b00      	cmp	r3, #0
 8001d96:	d023      	beq.n	8001de0 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8001d98:	4b16      	ldr	r3, [pc, #88]	@ (8001df4 <HAL_InitTick+0x70>)
 8001d9a:	681a      	ldr	r2, [r3, #0]
 8001d9c:	4b14      	ldr	r3, [pc, #80]	@ (8001df0 <HAL_InitTick+0x6c>)
 8001d9e:	781b      	ldrb	r3, [r3, #0]
 8001da0:	4619      	mov	r1, r3
 8001da2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001da6:	fbb3 f3f1 	udiv	r3, r3, r1
 8001daa:	fbb2 f3f3 	udiv	r3, r2, r3
 8001dae:	4618      	mov	r0, r3
 8001db0:	f001 fb8f 	bl	80034d2 <HAL_SYSTICK_Config>
 8001db4:	4603      	mov	r3, r0
 8001db6:	2b00      	cmp	r3, #0
 8001db8:	d10f      	bne.n	8001dda <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001dba:	687b      	ldr	r3, [r7, #4]
 8001dbc:	2b0f      	cmp	r3, #15
 8001dbe:	d809      	bhi.n	8001dd4 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001dc0:	2200      	movs	r2, #0
 8001dc2:	6879      	ldr	r1, [r7, #4]
 8001dc4:	f04f 30ff 	mov.w	r0, #4294967295
 8001dc8:	f001 fb59 	bl	800347e <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001dcc:	4a0a      	ldr	r2, [pc, #40]	@ (8001df8 <HAL_InitTick+0x74>)
 8001dce:	687b      	ldr	r3, [r7, #4]
 8001dd0:	6013      	str	r3, [r2, #0]
 8001dd2:	e007      	b.n	8001de4 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8001dd4:	2301      	movs	r3, #1
 8001dd6:	73fb      	strb	r3, [r7, #15]
 8001dd8:	e004      	b.n	8001de4 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001dda:	2301      	movs	r3, #1
 8001ddc:	73fb      	strb	r3, [r7, #15]
 8001dde:	e001      	b.n	8001de4 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001de0:	2301      	movs	r3, #1
 8001de2:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8001de4:	7bfb      	ldrb	r3, [r7, #15]
}
 8001de6:	4618      	mov	r0, r3
 8001de8:	3710      	adds	r7, #16
 8001dea:	46bd      	mov	sp, r7
 8001dec:	bd80      	pop	{r7, pc}
 8001dee:	bf00      	nop
 8001df0:	20000008 	.word	0x20000008
 8001df4:	20000000 	.word	0x20000000
 8001df8:	20000004 	.word	0x20000004

08001dfc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001dfc:	b480      	push	{r7}
 8001dfe:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001e00:	4b06      	ldr	r3, [pc, #24]	@ (8001e1c <HAL_IncTick+0x20>)
 8001e02:	781b      	ldrb	r3, [r3, #0]
 8001e04:	461a      	mov	r2, r3
 8001e06:	4b06      	ldr	r3, [pc, #24]	@ (8001e20 <HAL_IncTick+0x24>)
 8001e08:	681b      	ldr	r3, [r3, #0]
 8001e0a:	4413      	add	r3, r2
 8001e0c:	4a04      	ldr	r2, [pc, #16]	@ (8001e20 <HAL_IncTick+0x24>)
 8001e0e:	6013      	str	r3, [r2, #0]
}
 8001e10:	bf00      	nop
 8001e12:	46bd      	mov	sp, r7
 8001e14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e18:	4770      	bx	lr
 8001e1a:	bf00      	nop
 8001e1c:	20000008 	.word	0x20000008
 8001e20:	200004c0 	.word	0x200004c0

08001e24 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001e24:	b480      	push	{r7}
 8001e26:	af00      	add	r7, sp, #0
  return uwTick;
 8001e28:	4b03      	ldr	r3, [pc, #12]	@ (8001e38 <HAL_GetTick+0x14>)
 8001e2a:	681b      	ldr	r3, [r3, #0]
}
 8001e2c:	4618      	mov	r0, r3
 8001e2e:	46bd      	mov	sp, r7
 8001e30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e34:	4770      	bx	lr
 8001e36:	bf00      	nop
 8001e38:	200004c0 	.word	0x200004c0

08001e3c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001e3c:	b580      	push	{r7, lr}
 8001e3e:	b084      	sub	sp, #16
 8001e40:	af00      	add	r7, sp, #0
 8001e42:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001e44:	f7ff ffee 	bl	8001e24 <HAL_GetTick>
 8001e48:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001e4e:	68fb      	ldr	r3, [r7, #12]
 8001e50:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001e54:	d005      	beq.n	8001e62 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8001e56:	4b0a      	ldr	r3, [pc, #40]	@ (8001e80 <HAL_Delay+0x44>)
 8001e58:	781b      	ldrb	r3, [r3, #0]
 8001e5a:	461a      	mov	r2, r3
 8001e5c:	68fb      	ldr	r3, [r7, #12]
 8001e5e:	4413      	add	r3, r2
 8001e60:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001e62:	bf00      	nop
 8001e64:	f7ff ffde 	bl	8001e24 <HAL_GetTick>
 8001e68:	4602      	mov	r2, r0
 8001e6a:	68bb      	ldr	r3, [r7, #8]
 8001e6c:	1ad3      	subs	r3, r2, r3
 8001e6e:	68fa      	ldr	r2, [r7, #12]
 8001e70:	429a      	cmp	r2, r3
 8001e72:	d8f7      	bhi.n	8001e64 <HAL_Delay+0x28>
  {
  }
}
 8001e74:	bf00      	nop
 8001e76:	bf00      	nop
 8001e78:	3710      	adds	r7, #16
 8001e7a:	46bd      	mov	sp, r7
 8001e7c:	bd80      	pop	{r7, pc}
 8001e7e:	bf00      	nop
 8001e80:	20000008 	.word	0x20000008

08001e84 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8001e84:	b480      	push	{r7}
 8001e86:	b083      	sub	sp, #12
 8001e88:	af00      	add	r7, sp, #0
 8001e8a:	6078      	str	r0, [r7, #4]
 8001e8c:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	689b      	ldr	r3, [r3, #8]
 8001e92:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8001e96:	683b      	ldr	r3, [r7, #0]
 8001e98:	431a      	orrs	r2, r3
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	609a      	str	r2, [r3, #8]
}
 8001e9e:	bf00      	nop
 8001ea0:	370c      	adds	r7, #12
 8001ea2:	46bd      	mov	sp, r7
 8001ea4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ea8:	4770      	bx	lr

08001eaa <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8001eaa:	b480      	push	{r7}
 8001eac:	b083      	sub	sp, #12
 8001eae:	af00      	add	r7, sp, #0
 8001eb0:	6078      	str	r0, [r7, #4]
 8001eb2:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	689b      	ldr	r3, [r3, #8]
 8001eb8:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8001ebc:	683b      	ldr	r3, [r7, #0]
 8001ebe:	431a      	orrs	r2, r3
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	609a      	str	r2, [r3, #8]
}
 8001ec4:	bf00      	nop
 8001ec6:	370c      	adds	r7, #12
 8001ec8:	46bd      	mov	sp, r7
 8001eca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ece:	4770      	bx	lr

08001ed0 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8001ed0:	b480      	push	{r7}
 8001ed2:	b083      	sub	sp, #12
 8001ed4:	af00      	add	r7, sp, #0
 8001ed6:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8001ed8:	687b      	ldr	r3, [r7, #4]
 8001eda:	689b      	ldr	r3, [r3, #8]
 8001edc:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8001ee0:	4618      	mov	r0, r3
 8001ee2:	370c      	adds	r7, #12
 8001ee4:	46bd      	mov	sp, r7
 8001ee6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eea:	4770      	bx	lr

08001eec <LL_ADC_SetOffset>:
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8001eec:	b480      	push	{r7}
 8001eee:	b087      	sub	sp, #28
 8001ef0:	af00      	add	r7, sp, #0
 8001ef2:	60f8      	str	r0, [r7, #12]
 8001ef4:	60b9      	str	r1, [r7, #8]
 8001ef6:	607a      	str	r2, [r7, #4]
 8001ef8:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001efa:	68fb      	ldr	r3, [r7, #12]
 8001efc:	3360      	adds	r3, #96	@ 0x60
 8001efe:	461a      	mov	r2, r3
 8001f00:	68bb      	ldr	r3, [r7, #8]
 8001f02:	009b      	lsls	r3, r3, #2
 8001f04:	4413      	add	r3, r2
 8001f06:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001f08:	697b      	ldr	r3, [r7, #20]
 8001f0a:	681a      	ldr	r2, [r3, #0]
 8001f0c:	4b08      	ldr	r3, [pc, #32]	@ (8001f30 <LL_ADC_SetOffset+0x44>)
 8001f0e:	4013      	ands	r3, r2
 8001f10:	687a      	ldr	r2, [r7, #4]
 8001f12:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 8001f16:	683a      	ldr	r2, [r7, #0]
 8001f18:	430a      	orrs	r2, r1
 8001f1a:	4313      	orrs	r3, r2
 8001f1c:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8001f20:	697b      	ldr	r3, [r7, #20]
 8001f22:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8001f24:	bf00      	nop
 8001f26:	371c      	adds	r7, #28
 8001f28:	46bd      	mov	sp, r7
 8001f2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f2e:	4770      	bx	lr
 8001f30:	03fff000 	.word	0x03fff000

08001f34 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8001f34:	b480      	push	{r7}
 8001f36:	b085      	sub	sp, #20
 8001f38:	af00      	add	r7, sp, #0
 8001f3a:	6078      	str	r0, [r7, #4]
 8001f3c:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001f3e:	687b      	ldr	r3, [r7, #4]
 8001f40:	3360      	adds	r3, #96	@ 0x60
 8001f42:	461a      	mov	r2, r3
 8001f44:	683b      	ldr	r3, [r7, #0]
 8001f46:	009b      	lsls	r3, r3, #2
 8001f48:	4413      	add	r3, r2
 8001f4a:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8001f4c:	68fb      	ldr	r3, [r7, #12]
 8001f4e:	681b      	ldr	r3, [r3, #0]
 8001f50:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 8001f54:	4618      	mov	r0, r3
 8001f56:	3714      	adds	r7, #20
 8001f58:	46bd      	mov	sp, r7
 8001f5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f5e:	4770      	bx	lr

08001f60 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8001f60:	b480      	push	{r7}
 8001f62:	b087      	sub	sp, #28
 8001f64:	af00      	add	r7, sp, #0
 8001f66:	60f8      	str	r0, [r7, #12]
 8001f68:	60b9      	str	r1, [r7, #8]
 8001f6a:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001f6c:	68fb      	ldr	r3, [r7, #12]
 8001f6e:	3360      	adds	r3, #96	@ 0x60
 8001f70:	461a      	mov	r2, r3
 8001f72:	68bb      	ldr	r3, [r7, #8]
 8001f74:	009b      	lsls	r3, r3, #2
 8001f76:	4413      	add	r3, r2
 8001f78:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001f7a:	697b      	ldr	r3, [r7, #20]
 8001f7c:	681b      	ldr	r3, [r3, #0]
 8001f7e:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	431a      	orrs	r2, r3
 8001f86:	697b      	ldr	r3, [r7, #20]
 8001f88:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8001f8a:	bf00      	nop
 8001f8c:	371c      	adds	r7, #28
 8001f8e:	46bd      	mov	sp, r7
 8001f90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f94:	4770      	bx	lr

08001f96 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 8001f96:	b480      	push	{r7}
 8001f98:	b083      	sub	sp, #12
 8001f9a:	af00      	add	r7, sp, #0
 8001f9c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	68db      	ldr	r3, [r3, #12]
 8001fa2:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8001fa6:	2b00      	cmp	r3, #0
 8001fa8:	d101      	bne.n	8001fae <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8001faa:	2301      	movs	r3, #1
 8001fac:	e000      	b.n	8001fb0 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8001fae:	2300      	movs	r3, #0
}
 8001fb0:	4618      	mov	r0, r3
 8001fb2:	370c      	adds	r7, #12
 8001fb4:	46bd      	mov	sp, r7
 8001fb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fba:	4770      	bx	lr

08001fbc <LL_ADC_REG_SetSequencerRanks>:
  *         (7) On STM32L4, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8001fbc:	b480      	push	{r7}
 8001fbe:	b087      	sub	sp, #28
 8001fc0:	af00      	add	r7, sp, #0
 8001fc2:	60f8      	str	r0, [r7, #12]
 8001fc4:	60b9      	str	r1, [r7, #8]
 8001fc6:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 8001fc8:	68fb      	ldr	r3, [r7, #12]
 8001fca:	3330      	adds	r3, #48	@ 0x30
 8001fcc:	461a      	mov	r2, r3
 8001fce:	68bb      	ldr	r3, [r7, #8]
 8001fd0:	0a1b      	lsrs	r3, r3, #8
 8001fd2:	009b      	lsls	r3, r3, #2
 8001fd4:	f003 030c 	and.w	r3, r3, #12
 8001fd8:	4413      	add	r3, r2
 8001fda:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8001fdc:	697b      	ldr	r3, [r7, #20]
 8001fde:	681a      	ldr	r2, [r3, #0]
 8001fe0:	68bb      	ldr	r3, [r7, #8]
 8001fe2:	f003 031f 	and.w	r3, r3, #31
 8001fe6:	211f      	movs	r1, #31
 8001fe8:	fa01 f303 	lsl.w	r3, r1, r3
 8001fec:	43db      	mvns	r3, r3
 8001fee:	401a      	ands	r2, r3
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	0e9b      	lsrs	r3, r3, #26
 8001ff4:	f003 011f 	and.w	r1, r3, #31
 8001ff8:	68bb      	ldr	r3, [r7, #8]
 8001ffa:	f003 031f 	and.w	r3, r3, #31
 8001ffe:	fa01 f303 	lsl.w	r3, r1, r3
 8002002:	431a      	orrs	r2, r3
 8002004:	697b      	ldr	r3, [r7, #20]
 8002006:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8002008:	bf00      	nop
 800200a:	371c      	adds	r7, #28
 800200c:	46bd      	mov	sp, r7
 800200e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002012:	4770      	bx	lr

08002014 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8002014:	b480      	push	{r7}
 8002016:	b087      	sub	sp, #28
 8002018:	af00      	add	r7, sp, #0
 800201a:	60f8      	str	r0, [r7, #12]
 800201c:	60b9      	str	r1, [r7, #8]
 800201e:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8002020:	68fb      	ldr	r3, [r7, #12]
 8002022:	3314      	adds	r3, #20
 8002024:	461a      	mov	r2, r3
 8002026:	68bb      	ldr	r3, [r7, #8]
 8002028:	0e5b      	lsrs	r3, r3, #25
 800202a:	009b      	lsls	r3, r3, #2
 800202c:	f003 0304 	and.w	r3, r3, #4
 8002030:	4413      	add	r3, r2
 8002032:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8002034:	697b      	ldr	r3, [r7, #20]
 8002036:	681a      	ldr	r2, [r3, #0]
 8002038:	68bb      	ldr	r3, [r7, #8]
 800203a:	0d1b      	lsrs	r3, r3, #20
 800203c:	f003 031f 	and.w	r3, r3, #31
 8002040:	2107      	movs	r1, #7
 8002042:	fa01 f303 	lsl.w	r3, r1, r3
 8002046:	43db      	mvns	r3, r3
 8002048:	401a      	ands	r2, r3
 800204a:	68bb      	ldr	r3, [r7, #8]
 800204c:	0d1b      	lsrs	r3, r3, #20
 800204e:	f003 031f 	and.w	r3, r3, #31
 8002052:	6879      	ldr	r1, [r7, #4]
 8002054:	fa01 f303 	lsl.w	r3, r1, r3
 8002058:	431a      	orrs	r2, r3
 800205a:	697b      	ldr	r3, [r7, #20]
 800205c:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 800205e:	bf00      	nop
 8002060:	371c      	adds	r7, #28
 8002062:	46bd      	mov	sp, r7
 8002064:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002068:	4770      	bx	lr
	...

0800206c <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 800206c:	b480      	push	{r7}
 800206e:	b085      	sub	sp, #20
 8002070:	af00      	add	r7, sp, #0
 8002072:	60f8      	str	r0, [r7, #12]
 8002074:	60b9      	str	r1, [r7, #8]
 8002076:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8002078:	68fb      	ldr	r3, [r7, #12]
 800207a:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 800207e:	68bb      	ldr	r3, [r7, #8]
 8002080:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002084:	43db      	mvns	r3, r3
 8002086:	401a      	ands	r2, r3
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	f003 0318 	and.w	r3, r3, #24
 800208e:	4908      	ldr	r1, [pc, #32]	@ (80020b0 <LL_ADC_SetChannelSingleDiff+0x44>)
 8002090:	40d9      	lsrs	r1, r3
 8002092:	68bb      	ldr	r3, [r7, #8]
 8002094:	400b      	ands	r3, r1
 8002096:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800209a:	431a      	orrs	r2, r3
 800209c:	68fb      	ldr	r3, [r7, #12]
 800209e:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 80020a2:	bf00      	nop
 80020a4:	3714      	adds	r7, #20
 80020a6:	46bd      	mov	sp, r7
 80020a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020ac:	4770      	bx	lr
 80020ae:	bf00      	nop
 80020b0:	0007ffff 	.word	0x0007ffff

080020b4 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 80020b4:	b480      	push	{r7}
 80020b6:	b083      	sub	sp, #12
 80020b8:	af00      	add	r7, sp, #0
 80020ba:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	689b      	ldr	r3, [r3, #8]
 80020c0:	f003 031f 	and.w	r3, r3, #31
}
 80020c4:	4618      	mov	r0, r3
 80020c6:	370c      	adds	r7, #12
 80020c8:	46bd      	mov	sp, r7
 80020ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020ce:	4770      	bx	lr

080020d0 <LL_ADC_GetMultiDMATransfer>:
  *         @arg @ref LL_ADC_MULTI_REG_DMA_LIMIT_RES8_6B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES12_10B
  *         @arg @ref LL_ADC_MULTI_REG_DMA_UNLMT_RES8_6B
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultiDMATransfer(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 80020d0:	b480      	push	{r7}
 80020d2:	b083      	sub	sp, #12
 80020d4:	af00      	add	r7, sp, #0
 80020d6:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG));
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	689b      	ldr	r3, [r3, #8]
 80020dc:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
}
 80020e0:	4618      	mov	r0, r3
 80020e2:	370c      	adds	r7, #12
 80020e4:	46bd      	mov	sp, r7
 80020e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020ea:	4770      	bx	lr

080020ec <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 80020ec:	b480      	push	{r7}
 80020ee:	b083      	sub	sp, #12
 80020f0:	af00      	add	r7, sp, #0
 80020f2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	689b      	ldr	r3, [r3, #8]
 80020f8:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 80020fc:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8002100:	687a      	ldr	r2, [r7, #4]
 8002102:	6093      	str	r3, [r2, #8]
}
 8002104:	bf00      	nop
 8002106:	370c      	adds	r7, #12
 8002108:	46bd      	mov	sp, r7
 800210a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800210e:	4770      	bx	lr

08002110 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8002110:	b480      	push	{r7}
 8002112:	b083      	sub	sp, #12
 8002114:	af00      	add	r7, sp, #0
 8002116:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	689b      	ldr	r3, [r3, #8]
 800211c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8002120:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8002124:	d101      	bne.n	800212a <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8002126:	2301      	movs	r3, #1
 8002128:	e000      	b.n	800212c <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 800212a:	2300      	movs	r3, #0
}
 800212c:	4618      	mov	r0, r3
 800212e:	370c      	adds	r7, #12
 8002130:	46bd      	mov	sp, r7
 8002132:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002136:	4770      	bx	lr

08002138 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8002138:	b480      	push	{r7}
 800213a:	b083      	sub	sp, #12
 800213c:	af00      	add	r7, sp, #0
 800213e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	689b      	ldr	r3, [r3, #8]
 8002144:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 8002148:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800214c:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8002154:	bf00      	nop
 8002156:	370c      	adds	r7, #12
 8002158:	46bd      	mov	sp, r7
 800215a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800215e:	4770      	bx	lr

08002160 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8002160:	b480      	push	{r7}
 8002162:	b083      	sub	sp, #12
 8002164:	af00      	add	r7, sp, #0
 8002166:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	689b      	ldr	r3, [r3, #8]
 800216c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002170:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8002174:	d101      	bne.n	800217a <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8002176:	2301      	movs	r3, #1
 8002178:	e000      	b.n	800217c <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 800217a:	2300      	movs	r3, #0
}
 800217c:	4618      	mov	r0, r3
 800217e:	370c      	adds	r7, #12
 8002180:	46bd      	mov	sp, r7
 8002182:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002186:	4770      	bx	lr

08002188 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8002188:	b480      	push	{r7}
 800218a:	b083      	sub	sp, #12
 800218c:	af00      	add	r7, sp, #0
 800218e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	689b      	ldr	r3, [r3, #8]
 8002194:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8002198:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800219c:	f043 0201 	orr.w	r2, r3, #1
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 80021a4:	bf00      	nop
 80021a6:	370c      	adds	r7, #12
 80021a8:	46bd      	mov	sp, r7
 80021aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021ae:	4770      	bx	lr

080021b0 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 80021b0:	b480      	push	{r7}
 80021b2:	b083      	sub	sp, #12
 80021b4:	af00      	add	r7, sp, #0
 80021b6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	689b      	ldr	r3, [r3, #8]
 80021bc:	f003 0301 	and.w	r3, r3, #1
 80021c0:	2b01      	cmp	r3, #1
 80021c2:	d101      	bne.n	80021c8 <LL_ADC_IsEnabled+0x18>
 80021c4:	2301      	movs	r3, #1
 80021c6:	e000      	b.n	80021ca <LL_ADC_IsEnabled+0x1a>
 80021c8:	2300      	movs	r3, #0
}
 80021ca:	4618      	mov	r0, r3
 80021cc:	370c      	adds	r7, #12
 80021ce:	46bd      	mov	sp, r7
 80021d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021d4:	4770      	bx	lr

080021d6 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 80021d6:	b480      	push	{r7}
 80021d8:	b083      	sub	sp, #12
 80021da:	af00      	add	r7, sp, #0
 80021dc:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	689b      	ldr	r3, [r3, #8]
 80021e2:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80021e6:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80021ea:	f043 0204 	orr.w	r2, r3, #4
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 80021f2:	bf00      	nop
 80021f4:	370c      	adds	r7, #12
 80021f6:	46bd      	mov	sp, r7
 80021f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021fc:	4770      	bx	lr

080021fe <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 80021fe:	b480      	push	{r7}
 8002200:	b083      	sub	sp, #12
 8002202:	af00      	add	r7, sp, #0
 8002204:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	689b      	ldr	r3, [r3, #8]
 800220a:	f003 0304 	and.w	r3, r3, #4
 800220e:	2b04      	cmp	r3, #4
 8002210:	d101      	bne.n	8002216 <LL_ADC_REG_IsConversionOngoing+0x18>
 8002212:	2301      	movs	r3, #1
 8002214:	e000      	b.n	8002218 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8002216:	2300      	movs	r3, #0
}
 8002218:	4618      	mov	r0, r3
 800221a:	370c      	adds	r7, #12
 800221c:	46bd      	mov	sp, r7
 800221e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002222:	4770      	bx	lr

08002224 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8002224:	b480      	push	{r7}
 8002226:	b083      	sub	sp, #12
 8002228:	af00      	add	r7, sp, #0
 800222a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	689b      	ldr	r3, [r3, #8]
 8002230:	f003 0308 	and.w	r3, r3, #8
 8002234:	2b08      	cmp	r3, #8
 8002236:	d101      	bne.n	800223c <LL_ADC_INJ_IsConversionOngoing+0x18>
 8002238:	2301      	movs	r3, #1
 800223a:	e000      	b.n	800223e <LL_ADC_INJ_IsConversionOngoing+0x1a>
 800223c:	2300      	movs	r3, #0
}
 800223e:	4618      	mov	r0, r3
 8002240:	370c      	adds	r7, #12
 8002242:	46bd      	mov	sp, r7
 8002244:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002248:	4770      	bx	lr
	...

0800224c <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 800224c:	b590      	push	{r4, r7, lr}
 800224e:	b089      	sub	sp, #36	@ 0x24
 8002250:	af00      	add	r7, sp, #0
 8002252:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002254:	2300      	movs	r3, #0
 8002256:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 8002258:	2300      	movs	r3, #0
 800225a:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	2b00      	cmp	r3, #0
 8002260:	d101      	bne.n	8002266 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8002262:	2301      	movs	r3, #1
 8002264:	e130      	b.n	80024c8 <HAL_ADC_Init+0x27c>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	691b      	ldr	r3, [r3, #16]
 800226a:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002270:	2b00      	cmp	r3, #0
 8002272:	d109      	bne.n	8002288 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002274:	6878      	ldr	r0, [r7, #4]
 8002276:	f7ff f8e9 	bl	800144c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	2200      	movs	r2, #0
 800227e:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	2200      	movs	r2, #0
 8002284:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	681b      	ldr	r3, [r3, #0]
 800228c:	4618      	mov	r0, r3
 800228e:	f7ff ff3f 	bl	8002110 <LL_ADC_IsDeepPowerDownEnabled>
 8002292:	4603      	mov	r3, r0
 8002294:	2b00      	cmp	r3, #0
 8002296:	d004      	beq.n	80022a2 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	681b      	ldr	r3, [r3, #0]
 800229c:	4618      	mov	r0, r3
 800229e:	f7ff ff25 	bl	80020ec <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	681b      	ldr	r3, [r3, #0]
 80022a6:	4618      	mov	r0, r3
 80022a8:	f7ff ff5a 	bl	8002160 <LL_ADC_IsInternalRegulatorEnabled>
 80022ac:	4603      	mov	r3, r0
 80022ae:	2b00      	cmp	r3, #0
 80022b0:	d115      	bne.n	80022de <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	681b      	ldr	r3, [r3, #0]
 80022b6:	4618      	mov	r0, r3
 80022b8:	f7ff ff3e 	bl	8002138 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80022bc:	4b84      	ldr	r3, [pc, #528]	@ (80024d0 <HAL_ADC_Init+0x284>)
 80022be:	681b      	ldr	r3, [r3, #0]
 80022c0:	099b      	lsrs	r3, r3, #6
 80022c2:	4a84      	ldr	r2, [pc, #528]	@ (80024d4 <HAL_ADC_Init+0x288>)
 80022c4:	fba2 2303 	umull	r2, r3, r2, r3
 80022c8:	099b      	lsrs	r3, r3, #6
 80022ca:	3301      	adds	r3, #1
 80022cc:	005b      	lsls	r3, r3, #1
 80022ce:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 80022d0:	e002      	b.n	80022d8 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 80022d2:	68fb      	ldr	r3, [r7, #12]
 80022d4:	3b01      	subs	r3, #1
 80022d6:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 80022d8:	68fb      	ldr	r3, [r7, #12]
 80022da:	2b00      	cmp	r3, #0
 80022dc:	d1f9      	bne.n	80022d2 <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	681b      	ldr	r3, [r3, #0]
 80022e2:	4618      	mov	r0, r3
 80022e4:	f7ff ff3c 	bl	8002160 <LL_ADC_IsInternalRegulatorEnabled>
 80022e8:	4603      	mov	r3, r0
 80022ea:	2b00      	cmp	r3, #0
 80022ec:	d10d      	bne.n	800230a <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80022f2:	f043 0210 	orr.w	r2, r3, #16
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80022fe:	f043 0201 	orr.w	r2, r3, #1
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8002306:	2301      	movs	r3, #1
 8002308:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	681b      	ldr	r3, [r3, #0]
 800230e:	4618      	mov	r0, r3
 8002310:	f7ff ff75 	bl	80021fe <LL_ADC_REG_IsConversionOngoing>
 8002314:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800231a:	f003 0310 	and.w	r3, r3, #16
 800231e:	2b00      	cmp	r3, #0
 8002320:	f040 80c9 	bne.w	80024b6 <HAL_ADC_Init+0x26a>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 8002324:	697b      	ldr	r3, [r7, #20]
 8002326:	2b00      	cmp	r3, #0
 8002328:	f040 80c5 	bne.w	80024b6 <HAL_ADC_Init+0x26a>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002330:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8002334:	f043 0202 	orr.w	r2, r3, #2
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	681b      	ldr	r3, [r3, #0]
 8002340:	4618      	mov	r0, r3
 8002342:	f7ff ff35 	bl	80021b0 <LL_ADC_IsEnabled>
 8002346:	4603      	mov	r3, r0
 8002348:	2b00      	cmp	r3, #0
 800234a:	d115      	bne.n	8002378 <HAL_ADC_Init+0x12c>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800234c:	4862      	ldr	r0, [pc, #392]	@ (80024d8 <HAL_ADC_Init+0x28c>)
 800234e:	f7ff ff2f 	bl	80021b0 <LL_ADC_IsEnabled>
 8002352:	4604      	mov	r4, r0
 8002354:	4861      	ldr	r0, [pc, #388]	@ (80024dc <HAL_ADC_Init+0x290>)
 8002356:	f7ff ff2b 	bl	80021b0 <LL_ADC_IsEnabled>
 800235a:	4603      	mov	r3, r0
 800235c:	431c      	orrs	r4, r3
 800235e:	4860      	ldr	r0, [pc, #384]	@ (80024e0 <HAL_ADC_Init+0x294>)
 8002360:	f7ff ff26 	bl	80021b0 <LL_ADC_IsEnabled>
 8002364:	4603      	mov	r3, r0
 8002366:	4323      	orrs	r3, r4
 8002368:	2b00      	cmp	r3, #0
 800236a:	d105      	bne.n	8002378 <HAL_ADC_Init+0x12c>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	685b      	ldr	r3, [r3, #4]
 8002370:	4619      	mov	r1, r3
 8002372:	485c      	ldr	r0, [pc, #368]	@ (80024e4 <HAL_ADC_Init+0x298>)
 8002374:	f7ff fd86 	bl	8001e84 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	7e5b      	ldrb	r3, [r3, #25]
 800237c:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002382:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 8002388:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 800238e:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002396:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002398:	4313      	orrs	r3, r2
 800239a:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	f893 3020 	ldrb.w	r3, [r3, #32]
 80023a2:	2b01      	cmp	r3, #1
 80023a4:	d106      	bne.n	80023b4 <HAL_ADC_Init+0x168>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 80023a6:	687b      	ldr	r3, [r7, #4]
 80023a8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80023aa:	3b01      	subs	r3, #1
 80023ac:	045b      	lsls	r3, r3, #17
 80023ae:	69ba      	ldr	r2, [r7, #24]
 80023b0:	4313      	orrs	r3, r2
 80023b2:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80023b8:	2b00      	cmp	r3, #0
 80023ba:	d009      	beq.n	80023d0 <HAL_ADC_Init+0x184>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80023c0:	f403 7270 	and.w	r2, r3, #960	@ 0x3c0
                   | hadc->Init.ExternalTrigConvEdge
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80023c8:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80023ca:	69ba      	ldr	r2, [r7, #24]
 80023cc:	4313      	orrs	r3, r2
 80023ce:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	681b      	ldr	r3, [r3, #0]
 80023d4:	68da      	ldr	r2, [r3, #12]
 80023d6:	4b44      	ldr	r3, [pc, #272]	@ (80024e8 <HAL_ADC_Init+0x29c>)
 80023d8:	4013      	ands	r3, r2
 80023da:	687a      	ldr	r2, [r7, #4]
 80023dc:	6812      	ldr	r2, [r2, #0]
 80023de:	69b9      	ldr	r1, [r7, #24]
 80023e0:	430b      	orrs	r3, r1
 80023e2:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	681b      	ldr	r3, [r3, #0]
 80023e8:	4618      	mov	r0, r3
 80023ea:	f7ff ff1b 	bl	8002224 <LL_ADC_INJ_IsConversionOngoing>
 80023ee:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80023f0:	697b      	ldr	r3, [r7, #20]
 80023f2:	2b00      	cmp	r3, #0
 80023f4:	d13d      	bne.n	8002472 <HAL_ADC_Init+0x226>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80023f6:	693b      	ldr	r3, [r7, #16]
 80023f8:	2b00      	cmp	r3, #0
 80023fa:	d13a      	bne.n	8002472 <HAL_ADC_Init+0x226>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	7e1b      	ldrb	r3, [r3, #24]
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8002400:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8002408:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 800240a:	4313      	orrs	r3, r2
 800240c:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	681b      	ldr	r3, [r3, #0]
 8002412:	68db      	ldr	r3, [r3, #12]
 8002414:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8002418:	f023 0302 	bic.w	r3, r3, #2
 800241c:	687a      	ldr	r2, [r7, #4]
 800241e:	6812      	ldr	r2, [r2, #0]
 8002420:	69b9      	ldr	r1, [r7, #24]
 8002422:	430b      	orrs	r3, r1
 8002424:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800242c:	2b01      	cmp	r3, #1
 800242e:	d118      	bne.n	8002462 <HAL_ADC_Init+0x216>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	681b      	ldr	r3, [r3, #0]
 8002434:	691b      	ldr	r3, [r3, #16]
 8002436:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 800243a:	f023 0304 	bic.w	r3, r3, #4
 800243e:	687a      	ldr	r2, [r7, #4]
 8002440:	6bd1      	ldr	r1, [r2, #60]	@ 0x3c
 8002442:	687a      	ldr	r2, [r7, #4]
 8002444:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8002446:	4311      	orrs	r1, r2
 8002448:	687a      	ldr	r2, [r7, #4]
 800244a:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 800244c:	4311      	orrs	r1, r2
 800244e:	687a      	ldr	r2, [r7, #4]
 8002450:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8002452:	430a      	orrs	r2, r1
 8002454:	431a      	orrs	r2, r3
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	681b      	ldr	r3, [r3, #0]
 800245a:	f042 0201 	orr.w	r2, r2, #1
 800245e:	611a      	str	r2, [r3, #16]
 8002460:	e007      	b.n	8002472 <HAL_ADC_Init+0x226>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	681b      	ldr	r3, [r3, #0]
 8002466:	691a      	ldr	r2, [r3, #16]
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	681b      	ldr	r3, [r3, #0]
 800246c:	f022 0201 	bic.w	r2, r2, #1
 8002470:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	691b      	ldr	r3, [r3, #16]
 8002476:	2b01      	cmp	r3, #1
 8002478:	d10c      	bne.n	8002494 <HAL_ADC_Init+0x248>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	681b      	ldr	r3, [r3, #0]
 800247e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002480:	f023 010f 	bic.w	r1, r3, #15
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	69db      	ldr	r3, [r3, #28]
 8002488:	1e5a      	subs	r2, r3, #1
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	681b      	ldr	r3, [r3, #0]
 800248e:	430a      	orrs	r2, r1
 8002490:	631a      	str	r2, [r3, #48]	@ 0x30
 8002492:	e007      	b.n	80024a4 <HAL_ADC_Init+0x258>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	681b      	ldr	r3, [r3, #0]
 8002498:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	681b      	ldr	r3, [r3, #0]
 800249e:	f022 020f 	bic.w	r2, r2, #15
 80024a2:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80024a8:	f023 0303 	bic.w	r3, r3, #3
 80024ac:	f043 0201 	orr.w	r2, r3, #1
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	655a      	str	r2, [r3, #84]	@ 0x54
 80024b4:	e007      	b.n	80024c6 <HAL_ADC_Init+0x27a>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80024ba:	f043 0210 	orr.w	r2, r3, #16
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 80024c2:	2301      	movs	r3, #1
 80024c4:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 80024c6:	7ffb      	ldrb	r3, [r7, #31]
}
 80024c8:	4618      	mov	r0, r3
 80024ca:	3724      	adds	r7, #36	@ 0x24
 80024cc:	46bd      	mov	sp, r7
 80024ce:	bd90      	pop	{r4, r7, pc}
 80024d0:	20000000 	.word	0x20000000
 80024d4:	053e2d63 	.word	0x053e2d63
 80024d8:	50040000 	.word	0x50040000
 80024dc:	50040100 	.word	0x50040100
 80024e0:	50040200 	.word	0x50040200
 80024e4:	50040300 	.word	0x50040300
 80024e8:	fff0c007 	.word	0xfff0c007

080024ec <HAL_ADC_Start>:
  *           if ADC is master, ADC is enabled and multimode conversion is started.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 80024ec:	b580      	push	{r7, lr}
 80024ee:	b086      	sub	sp, #24
 80024f0:	af00      	add	r7, sp, #0
 80024f2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80024f4:	4857      	ldr	r0, [pc, #348]	@ (8002654 <HAL_ADC_Start+0x168>)
 80024f6:	f7ff fddd 	bl	80020b4 <LL_ADC_GetMultimode>
 80024fa:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	681b      	ldr	r3, [r3, #0]
 8002500:	4618      	mov	r0, r3
 8002502:	f7ff fe7c 	bl	80021fe <LL_ADC_REG_IsConversionOngoing>
 8002506:	4603      	mov	r3, r0
 8002508:	2b00      	cmp	r3, #0
 800250a:	f040 809c 	bne.w	8002646 <HAL_ADC_Start+0x15a>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8002514:	2b01      	cmp	r3, #1
 8002516:	d101      	bne.n	800251c <HAL_ADC_Start+0x30>
 8002518:	2302      	movs	r3, #2
 800251a:	e097      	b.n	800264c <HAL_ADC_Start+0x160>
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	2201      	movs	r2, #1
 8002520:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8002524:	6878      	ldr	r0, [r7, #4]
 8002526:	f000 fd73 	bl	8003010 <ADC_Enable>
 800252a:	4603      	mov	r3, r0
 800252c:	75fb      	strb	r3, [r7, #23]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 800252e:	7dfb      	ldrb	r3, [r7, #23]
 8002530:	2b00      	cmp	r3, #0
 8002532:	f040 8083 	bne.w	800263c <HAL_ADC_Start+0x150>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800253a:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 800253e:	f023 0301 	bic.w	r3, r3, #1
 8002542:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	655a      	str	r2, [r3, #84]	@ 0x54

#if defined(ADC_MULTIMODE_SUPPORT)
      /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
        - if ADC instance is master or if multimode feature is not available
        - if multimode setting is disabled (ADC instance slave in independent mode) */
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	681b      	ldr	r3, [r3, #0]
 800254e:	4a42      	ldr	r2, [pc, #264]	@ (8002658 <HAL_ADC_Start+0x16c>)
 8002550:	4293      	cmp	r3, r2
 8002552:	d002      	beq.n	800255a <HAL_ADC_Start+0x6e>
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	681b      	ldr	r3, [r3, #0]
 8002558:	e000      	b.n	800255c <HAL_ADC_Start+0x70>
 800255a:	4b40      	ldr	r3, [pc, #256]	@ (800265c <HAL_ADC_Start+0x170>)
 800255c:	687a      	ldr	r2, [r7, #4]
 800255e:	6812      	ldr	r2, [r2, #0]
 8002560:	4293      	cmp	r3, r2
 8002562:	d002      	beq.n	800256a <HAL_ADC_Start+0x7e>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002564:	693b      	ldr	r3, [r7, #16]
 8002566:	2b00      	cmp	r3, #0
 8002568:	d105      	bne.n	8002576 <HAL_ADC_Start+0x8a>
         )
      {
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800256e:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	655a      	str	r2, [r3, #84]	@ 0x54
      }
#endif /* ADC_MULTIMODE_SUPPORT */

      /* Set ADC error code */
      /* Check if a conversion is on going on ADC group injected */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800257a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800257e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002582:	d106      	bne.n	8002592 <HAL_ADC_Start+0xa6>
      {
        /* Reset ADC error code fields related to regular conversions only */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002588:	f023 0206 	bic.w	r2, r3, #6
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	659a      	str	r2, [r3, #88]	@ 0x58
 8002590:	e002      	b.n	8002598 <HAL_ADC_Start+0xac>
      }
      else
      {
        /* Reset all ADC error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	2200      	movs	r2, #0
 8002596:	659a      	str	r2, [r3, #88]	@ 0x58
      }

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	681b      	ldr	r3, [r3, #0]
 800259c:	221c      	movs	r2, #28
 800259e:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	2200      	movs	r2, #0
 80025a4:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
      /* Case of multimode enabled (when multimode feature is available):     */
      /*  - if ADC is slave and dual regular conversions are enabled, ADC is  */
      /*    enabled only (conversion is not started),                         */
      /*  - if ADC is master, ADC is enabled and conversion is started.       */
#if defined(ADC_MULTIMODE_SUPPORT)
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	681b      	ldr	r3, [r3, #0]
 80025ac:	4a2a      	ldr	r2, [pc, #168]	@ (8002658 <HAL_ADC_Start+0x16c>)
 80025ae:	4293      	cmp	r3, r2
 80025b0:	d002      	beq.n	80025b8 <HAL_ADC_Start+0xcc>
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	681b      	ldr	r3, [r3, #0]
 80025b6:	e000      	b.n	80025ba <HAL_ADC_Start+0xce>
 80025b8:	4b28      	ldr	r3, [pc, #160]	@ (800265c <HAL_ADC_Start+0x170>)
 80025ba:	687a      	ldr	r2, [r7, #4]
 80025bc:	6812      	ldr	r2, [r2, #0]
 80025be:	4293      	cmp	r3, r2
 80025c0:	d008      	beq.n	80025d4 <HAL_ADC_Start+0xe8>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80025c2:	693b      	ldr	r3, [r7, #16]
 80025c4:	2b00      	cmp	r3, #0
 80025c6:	d005      	beq.n	80025d4 <HAL_ADC_Start+0xe8>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 80025c8:	693b      	ldr	r3, [r7, #16]
 80025ca:	2b05      	cmp	r3, #5
 80025cc:	d002      	beq.n	80025d4 <HAL_ADC_Start+0xe8>
          || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 80025ce:	693b      	ldr	r3, [r7, #16]
 80025d0:	2b09      	cmp	r3, #9
 80025d2:	d114      	bne.n	80025fe <HAL_ADC_Start+0x112>
         )
      {
        /* ADC instance is not a multimode slave instance with multimode regular conversions enabled */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != 0UL)
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	681b      	ldr	r3, [r3, #0]
 80025d8:	68db      	ldr	r3, [r3, #12]
 80025da:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80025de:	2b00      	cmp	r3, #0
 80025e0:	d007      	beq.n	80025f2 <HAL_ADC_Start+0x106>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80025e6:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 80025ea:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	655a      	str	r2, [r3, #84]	@ 0x54
        }

        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	681b      	ldr	r3, [r3, #0]
 80025f6:	4618      	mov	r0, r3
 80025f8:	f7ff fded 	bl	80021d6 <LL_ADC_REG_StartConversion>
 80025fc:	e025      	b.n	800264a <HAL_ADC_Start+0x15e>
      }
      else
      {
        /* ADC instance is a multimode slave instance with multimode regular conversions enabled */
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002602:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	655a      	str	r2, [r3, #84]	@ 0x54
        /* if Master ADC JAUTO bit is set, update Slave State in setting
           HAL_ADC_STATE_INJ_BUSY bit and in resetting HAL_ADC_STATE_INJ_EOC bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	681b      	ldr	r3, [r3, #0]
 800260e:	4a12      	ldr	r2, [pc, #72]	@ (8002658 <HAL_ADC_Start+0x16c>)
 8002610:	4293      	cmp	r3, r2
 8002612:	d002      	beq.n	800261a <HAL_ADC_Start+0x12e>
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	681b      	ldr	r3, [r3, #0]
 8002618:	e000      	b.n	800261c <HAL_ADC_Start+0x130>
 800261a:	4b10      	ldr	r3, [pc, #64]	@ (800265c <HAL_ADC_Start+0x170>)
 800261c:	60fb      	str	r3, [r7, #12]
        if (READ_BIT(tmpADC_Master->CFGR, ADC_CFGR_JAUTO) != 0UL)
 800261e:	68fb      	ldr	r3, [r7, #12]
 8002620:	68db      	ldr	r3, [r3, #12]
 8002622:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002626:	2b00      	cmp	r3, #0
 8002628:	d00f      	beq.n	800264a <HAL_ADC_Start+0x15e>
        {
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800262e:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8002632:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	655a      	str	r2, [r3, #84]	@ 0x54
 800263a:	e006      	b.n	800264a <HAL_ADC_Start+0x15e>
#endif /* ADC_MULTIMODE_SUPPORT */
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	2200      	movs	r2, #0
 8002640:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
 8002644:	e001      	b.n	800264a <HAL_ADC_Start+0x15e>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8002646:	2302      	movs	r3, #2
 8002648:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 800264a:	7dfb      	ldrb	r3, [r7, #23]
}
 800264c:	4618      	mov	r0, r3
 800264e:	3718      	adds	r7, #24
 8002650:	46bd      	mov	sp, r7
 8002652:	bd80      	pop	{r7, pc}
 8002654:	50040300 	.word	0x50040300
 8002658:	50040100 	.word	0x50040100
 800265c:	50040000 	.word	0x50040000

08002660 <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 8002660:	b580      	push	{r7, lr}
 8002662:	b088      	sub	sp, #32
 8002664:	af00      	add	r7, sp, #0
 8002666:	6078      	str	r0, [r7, #4]
 8002668:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t tmp_Flag_End;
  uint32_t tmp_cfgr;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800266a:	4866      	ldr	r0, [pc, #408]	@ (8002804 <HAL_ADC_PollForConversion+0x1a4>)
 800266c:	f7ff fd22 	bl	80020b4 <LL_ADC_GetMultimode>
 8002670:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	695b      	ldr	r3, [r3, #20]
 8002676:	2b08      	cmp	r3, #8
 8002678:	d102      	bne.n	8002680 <HAL_ADC_PollForConversion+0x20>
  {
    tmp_Flag_End = ADC_FLAG_EOS;
 800267a:	2308      	movs	r3, #8
 800267c:	61fb      	str	r3, [r7, #28]
 800267e:	e02a      	b.n	80026d6 <HAL_ADC_PollForConversion+0x76>
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
#if defined(ADC_MULTIMODE_SUPPORT)
    if ((tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002680:	697b      	ldr	r3, [r7, #20]
 8002682:	2b00      	cmp	r3, #0
 8002684:	d005      	beq.n	8002692 <HAL_ADC_PollForConversion+0x32>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8002686:	697b      	ldr	r3, [r7, #20]
 8002688:	2b05      	cmp	r3, #5
 800268a:	d002      	beq.n	8002692 <HAL_ADC_PollForConversion+0x32>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 800268c:	697b      	ldr	r3, [r7, #20]
 800268e:	2b09      	cmp	r3, #9
 8002690:	d111      	bne.n	80026b6 <HAL_ADC_PollForConversion+0x56>
       )
    {
      /* Check ADC DMA mode in independent mode on ADC group regular */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	681b      	ldr	r3, [r3, #0]
 8002696:	68db      	ldr	r3, [r3, #12]
 8002698:	f003 0301 	and.w	r3, r3, #1
 800269c:	2b00      	cmp	r3, #0
 800269e:	d007      	beq.n	80026b0 <HAL_ADC_PollForConversion+0x50>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80026a4:	f043 0220 	orr.w	r2, r3, #32
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_ERROR;
 80026ac:	2301      	movs	r3, #1
 80026ae:	e0a4      	b.n	80027fa <HAL_ADC_PollForConversion+0x19a>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 80026b0:	2304      	movs	r3, #4
 80026b2:	61fb      	str	r3, [r7, #28]
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 80026b4:	e00f      	b.n	80026d6 <HAL_ADC_PollForConversion+0x76>
      }
    }
    else
    {
      /* Check ADC DMA mode in multimode on ADC group regular */
      if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 80026b6:	4853      	ldr	r0, [pc, #332]	@ (8002804 <HAL_ADC_PollForConversion+0x1a4>)
 80026b8:	f7ff fd0a 	bl	80020d0 <LL_ADC_GetMultiDMATransfer>
 80026bc:	4603      	mov	r3, r0
 80026be:	2b00      	cmp	r3, #0
 80026c0:	d007      	beq.n	80026d2 <HAL_ADC_PollForConversion+0x72>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80026c6:	f043 0220 	orr.w	r2, r3, #32
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_ERROR;
 80026ce:	2301      	movs	r3, #1
 80026d0:	e093      	b.n	80027fa <HAL_ADC_PollForConversion+0x19a>
      }
      else
      {
        tmp_Flag_End = (ADC_FLAG_EOC);
 80026d2:	2304      	movs	r3, #4
 80026d4:	61fb      	str	r3, [r7, #28]
    }
#endif /* ADC_MULTIMODE_SUPPORT */
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 80026d6:	f7ff fba5 	bl	8001e24 <HAL_GetTick>
 80026da:	6138      	str	r0, [r7, #16]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 80026dc:	e021      	b.n	8002722 <HAL_ADC_PollForConversion+0xc2>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 80026de:	683b      	ldr	r3, [r7, #0]
 80026e0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80026e4:	d01d      	beq.n	8002722 <HAL_ADC_PollForConversion+0xc2>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 80026e6:	f7ff fb9d 	bl	8001e24 <HAL_GetTick>
 80026ea:	4602      	mov	r2, r0
 80026ec:	693b      	ldr	r3, [r7, #16]
 80026ee:	1ad3      	subs	r3, r2, r3
 80026f0:	683a      	ldr	r2, [r7, #0]
 80026f2:	429a      	cmp	r2, r3
 80026f4:	d302      	bcc.n	80026fc <HAL_ADC_PollForConversion+0x9c>
 80026f6:	683b      	ldr	r3, [r7, #0]
 80026f8:	2b00      	cmp	r3, #0
 80026fa:	d112      	bne.n	8002722 <HAL_ADC_PollForConversion+0xc2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	681b      	ldr	r3, [r3, #0]
 8002700:	681a      	ldr	r2, [r3, #0]
 8002702:	69fb      	ldr	r3, [r7, #28]
 8002704:	4013      	ands	r3, r2
 8002706:	2b00      	cmp	r3, #0
 8002708:	d10b      	bne.n	8002722 <HAL_ADC_PollForConversion+0xc2>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800270e:	f043 0204 	orr.w	r2, r3, #4
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	2200      	movs	r2, #0
 800271a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

          return HAL_TIMEOUT;
 800271e:	2303      	movs	r3, #3
 8002720:	e06b      	b.n	80027fa <HAL_ADC_PollForConversion+0x19a>
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	681b      	ldr	r3, [r3, #0]
 8002726:	681a      	ldr	r2, [r3, #0]
 8002728:	69fb      	ldr	r3, [r7, #28]
 800272a:	4013      	ands	r3, r2
 800272c:	2b00      	cmp	r3, #0
 800272e:	d0d6      	beq.n	80026de <HAL_ADC_PollForConversion+0x7e>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002734:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	681b      	ldr	r3, [r3, #0]
 8002740:	4618      	mov	r0, r3
 8002742:	f7ff fc28 	bl	8001f96 <LL_ADC_REG_IsTriggerSourceSWStart>
 8002746:	4603      	mov	r3, r0
 8002748:	2b00      	cmp	r3, #0
 800274a:	d01c      	beq.n	8002786 <HAL_ADC_PollForConversion+0x126>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	7e5b      	ldrb	r3, [r3, #25]
 8002750:	2b00      	cmp	r3, #0
 8002752:	d118      	bne.n	8002786 <HAL_ADC_PollForConversion+0x126>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	681b      	ldr	r3, [r3, #0]
 8002758:	681b      	ldr	r3, [r3, #0]
 800275a:	f003 0308 	and.w	r3, r3, #8
 800275e:	2b08      	cmp	r3, #8
 8002760:	d111      	bne.n	8002786 <HAL_ADC_PollForConversion+0x126>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002766:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	655a      	str	r2, [r3, #84]	@ 0x54

      if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002772:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002776:	2b00      	cmp	r3, #0
 8002778:	d105      	bne.n	8002786 <HAL_ADC_PollForConversion+0x126>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800277e:	f043 0201 	orr.w	r2, r3, #1
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Get relevant register CFGR in ADC instance of ADC master or slave        */
  /* in function of multimode state (for devices with multimode               */
  /* available).                                                              */
#if defined(ADC_MULTIMODE_SUPPORT)
  if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	681b      	ldr	r3, [r3, #0]
 800278a:	4a1f      	ldr	r2, [pc, #124]	@ (8002808 <HAL_ADC_PollForConversion+0x1a8>)
 800278c:	4293      	cmp	r3, r2
 800278e:	d002      	beq.n	8002796 <HAL_ADC_PollForConversion+0x136>
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	681b      	ldr	r3, [r3, #0]
 8002794:	e000      	b.n	8002798 <HAL_ADC_PollForConversion+0x138>
 8002796:	4b1d      	ldr	r3, [pc, #116]	@ (800280c <HAL_ADC_PollForConversion+0x1ac>)
 8002798:	687a      	ldr	r2, [r7, #4]
 800279a:	6812      	ldr	r2, [r2, #0]
 800279c:	4293      	cmp	r3, r2
 800279e:	d008      	beq.n	80027b2 <HAL_ADC_PollForConversion+0x152>
      || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80027a0:	697b      	ldr	r3, [r7, #20]
 80027a2:	2b00      	cmp	r3, #0
 80027a4:	d005      	beq.n	80027b2 <HAL_ADC_PollForConversion+0x152>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 80027a6:	697b      	ldr	r3, [r7, #20]
 80027a8:	2b05      	cmp	r3, #5
 80027aa:	d002      	beq.n	80027b2 <HAL_ADC_PollForConversion+0x152>
      || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 80027ac:	697b      	ldr	r3, [r7, #20]
 80027ae:	2b09      	cmp	r3, #9
 80027b0:	d104      	bne.n	80027bc <HAL_ADC_PollForConversion+0x15c>
     )
  {
    /* Retrieve handle ADC CFGR register */
    tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 80027b2:	687b      	ldr	r3, [r7, #4]
 80027b4:	681b      	ldr	r3, [r3, #0]
 80027b6:	68db      	ldr	r3, [r3, #12]
 80027b8:	61bb      	str	r3, [r7, #24]
 80027ba:	e00c      	b.n	80027d6 <HAL_ADC_PollForConversion+0x176>
  }
  else
  {
    /* Retrieve Master ADC CFGR register */
    tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	681b      	ldr	r3, [r3, #0]
 80027c0:	4a11      	ldr	r2, [pc, #68]	@ (8002808 <HAL_ADC_PollForConversion+0x1a8>)
 80027c2:	4293      	cmp	r3, r2
 80027c4:	d002      	beq.n	80027cc <HAL_ADC_PollForConversion+0x16c>
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	681b      	ldr	r3, [r3, #0]
 80027ca:	e000      	b.n	80027ce <HAL_ADC_PollForConversion+0x16e>
 80027cc:	4b0f      	ldr	r3, [pc, #60]	@ (800280c <HAL_ADC_PollForConversion+0x1ac>)
 80027ce:	60fb      	str	r3, [r7, #12]
    tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 80027d0:	68fb      	ldr	r3, [r7, #12]
 80027d2:	68db      	ldr	r3, [r3, #12]
 80027d4:	61bb      	str	r3, [r7, #24]
  /* Retrieve handle ADC CFGR register */
  tmp_cfgr = READ_REG(hadc->Instance->CFGR);
#endif /* ADC_MULTIMODE_SUPPORT */

  /* Clear polled flag */
  if (tmp_Flag_End == ADC_FLAG_EOS)
 80027d6:	69fb      	ldr	r3, [r7, #28]
 80027d8:	2b08      	cmp	r3, #8
 80027da:	d104      	bne.n	80027e6 <HAL_ADC_PollForConversion+0x186>
  {
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOS);
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	681b      	ldr	r3, [r3, #0]
 80027e0:	2208      	movs	r2, #8
 80027e2:	601a      	str	r2, [r3, #0]
 80027e4:	e008      	b.n	80027f8 <HAL_ADC_PollForConversion+0x198>
  else
  {
    /* Clear end of conversion EOC flag of regular group if low power feature */
    /* "LowPowerAutoWait " is disabled, to not interfere with this feature    */
    /* until data register is read using function HAL_ADC_GetValue().         */
    if (READ_BIT(tmp_cfgr, ADC_CFGR_AUTDLY) == 0UL)
 80027e6:	69bb      	ldr	r3, [r7, #24]
 80027e8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80027ec:	2b00      	cmp	r3, #0
 80027ee:	d103      	bne.n	80027f8 <HAL_ADC_PollForConversion+0x198>
    {
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	681b      	ldr	r3, [r3, #0]
 80027f4:	220c      	movs	r2, #12
 80027f6:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return HAL_OK;
 80027f8:	2300      	movs	r3, #0
}
 80027fa:	4618      	mov	r0, r3
 80027fc:	3720      	adds	r7, #32
 80027fe:	46bd      	mov	sp, r7
 8002800:	bd80      	pop	{r7, pc}
 8002802:	bf00      	nop
 8002804:	50040300 	.word	0x50040300
 8002808:	50040100 	.word	0x50040100
 800280c:	50040000 	.word	0x50040000

08002810 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(const ADC_HandleTypeDef *hadc)
{
 8002810:	b480      	push	{r7}
 8002812:	b083      	sub	sp, #12
 8002814:	af00      	add	r7, sp, #0
 8002816:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	681b      	ldr	r3, [r3, #0]
 800281c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
}
 800281e:	4618      	mov	r0, r3
 8002820:	370c      	adds	r7, #12
 8002822:	46bd      	mov	sp, r7
 8002824:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002828:	4770      	bx	lr
	...

0800282c <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 800282c:	b580      	push	{r7, lr}
 800282e:	b0b6      	sub	sp, #216	@ 0xd8
 8002830:	af00      	add	r7, sp, #0
 8002832:	6078      	str	r0, [r7, #4]
 8002834:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002836:	2300      	movs	r3, #0
 8002838:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 800283c:	2300      	movs	r3, #0
 800283e:	60bb      	str	r3, [r7, #8]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8002846:	2b01      	cmp	r3, #1
 8002848:	d101      	bne.n	800284e <HAL_ADC_ConfigChannel+0x22>
 800284a:	2302      	movs	r3, #2
 800284c:	e3c9      	b.n	8002fe2 <HAL_ADC_ConfigChannel+0x7b6>
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	2201      	movs	r2, #1
 8002852:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	681b      	ldr	r3, [r3, #0]
 800285a:	4618      	mov	r0, r3
 800285c:	f7ff fccf 	bl	80021fe <LL_ADC_REG_IsConversionOngoing>
 8002860:	4603      	mov	r3, r0
 8002862:	2b00      	cmp	r3, #0
 8002864:	f040 83aa 	bne.w	8002fbc <HAL_ADC_ConfigChannel+0x790>
  {
#if !defined (USE_FULL_ASSERT)
    uint32_t config_rank = pConfig->Rank;
 8002868:	683b      	ldr	r3, [r7, #0]
 800286a:	685b      	ldr	r3, [r3, #4]
 800286c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
    /* Correspondence for compatibility with legacy definition of             */
    /* sequencer ranks in direct number format. This correspondence can       */
    /* be done only on ranks 1 to 5 due to literal values.                    */
    /* Note: Sequencer ranks in direct number format are no more used         */
    /*       and are detected by activating USE_FULL_ASSERT feature.          */
    if (pConfig->Rank <= 5U)
 8002870:	683b      	ldr	r3, [r7, #0]
 8002872:	685b      	ldr	r3, [r3, #4]
 8002874:	2b05      	cmp	r3, #5
 8002876:	d824      	bhi.n	80028c2 <HAL_ADC_ConfigChannel+0x96>
    {
      switch (pConfig->Rank)
 8002878:	683b      	ldr	r3, [r7, #0]
 800287a:	685b      	ldr	r3, [r3, #4]
 800287c:	3b02      	subs	r3, #2
 800287e:	2b03      	cmp	r3, #3
 8002880:	d81b      	bhi.n	80028ba <HAL_ADC_ConfigChannel+0x8e>
 8002882:	a201      	add	r2, pc, #4	@ (adr r2, 8002888 <HAL_ADC_ConfigChannel+0x5c>)
 8002884:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002888:	08002899 	.word	0x08002899
 800288c:	080028a1 	.word	0x080028a1
 8002890:	080028a9 	.word	0x080028a9
 8002894:	080028b1 	.word	0x080028b1
      {
        case 2U:
          config_rank = ADC_REGULAR_RANK_2;
 8002898:	230c      	movs	r3, #12
 800289a:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 800289e:	e010      	b.n	80028c2 <HAL_ADC_ConfigChannel+0x96>
        case 3U:
          config_rank = ADC_REGULAR_RANK_3;
 80028a0:	2312      	movs	r3, #18
 80028a2:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 80028a6:	e00c      	b.n	80028c2 <HAL_ADC_ConfigChannel+0x96>
        case 4U:
          config_rank = ADC_REGULAR_RANK_4;
 80028a8:	2318      	movs	r3, #24
 80028aa:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 80028ae:	e008      	b.n	80028c2 <HAL_ADC_ConfigChannel+0x96>
        case 5U:
          config_rank = ADC_REGULAR_RANK_5;
 80028b0:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80028b4:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 80028b8:	e003      	b.n	80028c2 <HAL_ADC_ConfigChannel+0x96>
        /* case 1U */
        default:
          config_rank = ADC_REGULAR_RANK_1;
 80028ba:	2306      	movs	r3, #6
 80028bc:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 80028c0:	bf00      	nop
      }
    }
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, config_rank, pConfig->Channel);
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	6818      	ldr	r0, [r3, #0]
 80028c6:	683b      	ldr	r3, [r7, #0]
 80028c8:	681b      	ldr	r3, [r3, #0]
 80028ca:	461a      	mov	r2, r3
 80028cc:	f8d7 10d0 	ldr.w	r1, [r7, #208]	@ 0xd0
 80028d0:	f7ff fb74 	bl	8001fbc <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	681b      	ldr	r3, [r3, #0]
 80028d8:	4618      	mov	r0, r3
 80028da:	f7ff fc90 	bl	80021fe <LL_ADC_REG_IsConversionOngoing>
 80028de:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	681b      	ldr	r3, [r3, #0]
 80028e6:	4618      	mov	r0, r3
 80028e8:	f7ff fc9c 	bl	8002224 <LL_ADC_INJ_IsConversionOngoing>
 80028ec:	f8c7 00c8 	str.w	r0, [r7, #200]	@ 0xc8
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80028f0:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80028f4:	2b00      	cmp	r3, #0
 80028f6:	f040 81a4 	bne.w	8002c42 <HAL_ADC_ConfigChannel+0x416>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80028fa:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 80028fe:	2b00      	cmp	r3, #0
 8002900:	f040 819f 	bne.w	8002c42 <HAL_ADC_ConfigChannel+0x416>
        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
      }
#else
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	6818      	ldr	r0, [r3, #0]
 8002908:	683b      	ldr	r3, [r7, #0]
 800290a:	6819      	ldr	r1, [r3, #0]
 800290c:	683b      	ldr	r3, [r7, #0]
 800290e:	689b      	ldr	r3, [r3, #8]
 8002910:	461a      	mov	r2, r3
 8002912:	f7ff fb7f 	bl	8002014 <LL_ADC_SetChannelSamplingTime>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 8002916:	683b      	ldr	r3, [r7, #0]
 8002918:	695a      	ldr	r2, [r3, #20]
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	681b      	ldr	r3, [r3, #0]
 800291e:	68db      	ldr	r3, [r3, #12]
 8002920:	08db      	lsrs	r3, r3, #3
 8002922:	f003 0303 	and.w	r3, r3, #3
 8002926:	005b      	lsls	r3, r3, #1
 8002928:	fa02 f303 	lsl.w	r3, r2, r3
 800292c:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 8002930:	683b      	ldr	r3, [r7, #0]
 8002932:	691b      	ldr	r3, [r3, #16]
 8002934:	2b04      	cmp	r3, #4
 8002936:	d00a      	beq.n	800294e <HAL_ADC_ConfigChannel+0x122>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	6818      	ldr	r0, [r3, #0]
 800293c:	683b      	ldr	r3, [r7, #0]
 800293e:	6919      	ldr	r1, [r3, #16]
 8002940:	683b      	ldr	r3, [r7, #0]
 8002942:	681a      	ldr	r2, [r3, #0]
 8002944:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002948:	f7ff fad0 	bl	8001eec <LL_ADC_SetOffset>
 800294c:	e179      	b.n	8002c42 <HAL_ADC_ConfigChannel+0x416>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	681b      	ldr	r3, [r3, #0]
 8002952:	2100      	movs	r1, #0
 8002954:	4618      	mov	r0, r3
 8002956:	f7ff faed 	bl	8001f34 <LL_ADC_GetOffsetChannel>
 800295a:	4603      	mov	r3, r0
 800295c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002960:	2b00      	cmp	r3, #0
 8002962:	d10a      	bne.n	800297a <HAL_ADC_ConfigChannel+0x14e>
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	681b      	ldr	r3, [r3, #0]
 8002968:	2100      	movs	r1, #0
 800296a:	4618      	mov	r0, r3
 800296c:	f7ff fae2 	bl	8001f34 <LL_ADC_GetOffsetChannel>
 8002970:	4603      	mov	r3, r0
 8002972:	0e9b      	lsrs	r3, r3, #26
 8002974:	f003 021f 	and.w	r2, r3, #31
 8002978:	e01e      	b.n	80029b8 <HAL_ADC_ConfigChannel+0x18c>
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	681b      	ldr	r3, [r3, #0]
 800297e:	2100      	movs	r1, #0
 8002980:	4618      	mov	r0, r3
 8002982:	f7ff fad7 	bl	8001f34 <LL_ADC_GetOffsetChannel>
 8002986:	4603      	mov	r3, r0
 8002988:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800298c:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8002990:	fa93 f3a3 	rbit	r3, r3
 8002994:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8002998:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800299c:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 80029a0:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 80029a4:	2b00      	cmp	r3, #0
 80029a6:	d101      	bne.n	80029ac <HAL_ADC_ConfigChannel+0x180>
  {
    return 32U;
 80029a8:	2320      	movs	r3, #32
 80029aa:	e004      	b.n	80029b6 <HAL_ADC_ConfigChannel+0x18a>
  }
  return __builtin_clz(value);
 80029ac:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 80029b0:	fab3 f383 	clz	r3, r3
 80029b4:	b2db      	uxtb	r3, r3
 80029b6:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80029b8:	683b      	ldr	r3, [r7, #0]
 80029ba:	681b      	ldr	r3, [r3, #0]
 80029bc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80029c0:	2b00      	cmp	r3, #0
 80029c2:	d105      	bne.n	80029d0 <HAL_ADC_ConfigChannel+0x1a4>
 80029c4:	683b      	ldr	r3, [r7, #0]
 80029c6:	681b      	ldr	r3, [r3, #0]
 80029c8:	0e9b      	lsrs	r3, r3, #26
 80029ca:	f003 031f 	and.w	r3, r3, #31
 80029ce:	e018      	b.n	8002a02 <HAL_ADC_ConfigChannel+0x1d6>
 80029d0:	683b      	ldr	r3, [r7, #0]
 80029d2:	681b      	ldr	r3, [r3, #0]
 80029d4:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80029d8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80029dc:	fa93 f3a3 	rbit	r3, r3
 80029e0:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  return result;
 80029e4:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80029e8:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
  if (value == 0U)
 80029ec:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 80029f0:	2b00      	cmp	r3, #0
 80029f2:	d101      	bne.n	80029f8 <HAL_ADC_ConfigChannel+0x1cc>
    return 32U;
 80029f4:	2320      	movs	r3, #32
 80029f6:	e004      	b.n	8002a02 <HAL_ADC_ConfigChannel+0x1d6>
  return __builtin_clz(value);
 80029f8:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 80029fc:	fab3 f383 	clz	r3, r3
 8002a00:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8002a02:	429a      	cmp	r2, r3
 8002a04:	d106      	bne.n	8002a14 <HAL_ADC_ConfigChannel+0x1e8>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	681b      	ldr	r3, [r3, #0]
 8002a0a:	2200      	movs	r2, #0
 8002a0c:	2100      	movs	r1, #0
 8002a0e:	4618      	mov	r0, r3
 8002a10:	f7ff faa6 	bl	8001f60 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	681b      	ldr	r3, [r3, #0]
 8002a18:	2101      	movs	r1, #1
 8002a1a:	4618      	mov	r0, r3
 8002a1c:	f7ff fa8a 	bl	8001f34 <LL_ADC_GetOffsetChannel>
 8002a20:	4603      	mov	r3, r0
 8002a22:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002a26:	2b00      	cmp	r3, #0
 8002a28:	d10a      	bne.n	8002a40 <HAL_ADC_ConfigChannel+0x214>
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	681b      	ldr	r3, [r3, #0]
 8002a2e:	2101      	movs	r1, #1
 8002a30:	4618      	mov	r0, r3
 8002a32:	f7ff fa7f 	bl	8001f34 <LL_ADC_GetOffsetChannel>
 8002a36:	4603      	mov	r3, r0
 8002a38:	0e9b      	lsrs	r3, r3, #26
 8002a3a:	f003 021f 	and.w	r2, r3, #31
 8002a3e:	e01e      	b.n	8002a7e <HAL_ADC_ConfigChannel+0x252>
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	681b      	ldr	r3, [r3, #0]
 8002a44:	2101      	movs	r1, #1
 8002a46:	4618      	mov	r0, r3
 8002a48:	f7ff fa74 	bl	8001f34 <LL_ADC_GetOffsetChannel>
 8002a4c:	4603      	mov	r3, r0
 8002a4e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a52:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8002a56:	fa93 f3a3 	rbit	r3, r3
 8002a5a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  return result;
 8002a5e:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8002a62:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  if (value == 0U)
 8002a66:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8002a6a:	2b00      	cmp	r3, #0
 8002a6c:	d101      	bne.n	8002a72 <HAL_ADC_ConfigChannel+0x246>
    return 32U;
 8002a6e:	2320      	movs	r3, #32
 8002a70:	e004      	b.n	8002a7c <HAL_ADC_ConfigChannel+0x250>
  return __builtin_clz(value);
 8002a72:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8002a76:	fab3 f383 	clz	r3, r3
 8002a7a:	b2db      	uxtb	r3, r3
 8002a7c:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002a7e:	683b      	ldr	r3, [r7, #0]
 8002a80:	681b      	ldr	r3, [r3, #0]
 8002a82:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002a86:	2b00      	cmp	r3, #0
 8002a88:	d105      	bne.n	8002a96 <HAL_ADC_ConfigChannel+0x26a>
 8002a8a:	683b      	ldr	r3, [r7, #0]
 8002a8c:	681b      	ldr	r3, [r3, #0]
 8002a8e:	0e9b      	lsrs	r3, r3, #26
 8002a90:	f003 031f 	and.w	r3, r3, #31
 8002a94:	e018      	b.n	8002ac8 <HAL_ADC_ConfigChannel+0x29c>
 8002a96:	683b      	ldr	r3, [r7, #0]
 8002a98:	681b      	ldr	r3, [r3, #0]
 8002a9a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a9e:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8002aa2:	fa93 f3a3 	rbit	r3, r3
 8002aa6:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  return result;
 8002aaa:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8002aae:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
  if (value == 0U)
 8002ab2:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8002ab6:	2b00      	cmp	r3, #0
 8002ab8:	d101      	bne.n	8002abe <HAL_ADC_ConfigChannel+0x292>
    return 32U;
 8002aba:	2320      	movs	r3, #32
 8002abc:	e004      	b.n	8002ac8 <HAL_ADC_ConfigChannel+0x29c>
  return __builtin_clz(value);
 8002abe:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8002ac2:	fab3 f383 	clz	r3, r3
 8002ac6:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8002ac8:	429a      	cmp	r2, r3
 8002aca:	d106      	bne.n	8002ada <HAL_ADC_ConfigChannel+0x2ae>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	681b      	ldr	r3, [r3, #0]
 8002ad0:	2200      	movs	r2, #0
 8002ad2:	2101      	movs	r1, #1
 8002ad4:	4618      	mov	r0, r3
 8002ad6:	f7ff fa43 	bl	8001f60 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	681b      	ldr	r3, [r3, #0]
 8002ade:	2102      	movs	r1, #2
 8002ae0:	4618      	mov	r0, r3
 8002ae2:	f7ff fa27 	bl	8001f34 <LL_ADC_GetOffsetChannel>
 8002ae6:	4603      	mov	r3, r0
 8002ae8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002aec:	2b00      	cmp	r3, #0
 8002aee:	d10a      	bne.n	8002b06 <HAL_ADC_ConfigChannel+0x2da>
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	681b      	ldr	r3, [r3, #0]
 8002af4:	2102      	movs	r1, #2
 8002af6:	4618      	mov	r0, r3
 8002af8:	f7ff fa1c 	bl	8001f34 <LL_ADC_GetOffsetChannel>
 8002afc:	4603      	mov	r3, r0
 8002afe:	0e9b      	lsrs	r3, r3, #26
 8002b00:	f003 021f 	and.w	r2, r3, #31
 8002b04:	e01e      	b.n	8002b44 <HAL_ADC_ConfigChannel+0x318>
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	681b      	ldr	r3, [r3, #0]
 8002b0a:	2102      	movs	r1, #2
 8002b0c:	4618      	mov	r0, r3
 8002b0e:	f7ff fa11 	bl	8001f34 <LL_ADC_GetOffsetChannel>
 8002b12:	4603      	mov	r3, r0
 8002b14:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002b18:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8002b1c:	fa93 f3a3 	rbit	r3, r3
 8002b20:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  return result;
 8002b24:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8002b28:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  if (value == 0U)
 8002b2c:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002b30:	2b00      	cmp	r3, #0
 8002b32:	d101      	bne.n	8002b38 <HAL_ADC_ConfigChannel+0x30c>
    return 32U;
 8002b34:	2320      	movs	r3, #32
 8002b36:	e004      	b.n	8002b42 <HAL_ADC_ConfigChannel+0x316>
  return __builtin_clz(value);
 8002b38:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002b3c:	fab3 f383 	clz	r3, r3
 8002b40:	b2db      	uxtb	r3, r3
 8002b42:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002b44:	683b      	ldr	r3, [r7, #0]
 8002b46:	681b      	ldr	r3, [r3, #0]
 8002b48:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002b4c:	2b00      	cmp	r3, #0
 8002b4e:	d105      	bne.n	8002b5c <HAL_ADC_ConfigChannel+0x330>
 8002b50:	683b      	ldr	r3, [r7, #0]
 8002b52:	681b      	ldr	r3, [r3, #0]
 8002b54:	0e9b      	lsrs	r3, r3, #26
 8002b56:	f003 031f 	and.w	r3, r3, #31
 8002b5a:	e014      	b.n	8002b86 <HAL_ADC_ConfigChannel+0x35a>
 8002b5c:	683b      	ldr	r3, [r7, #0]
 8002b5e:	681b      	ldr	r3, [r3, #0]
 8002b60:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002b62:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8002b64:	fa93 f3a3 	rbit	r3, r3
 8002b68:	67bb      	str	r3, [r7, #120]	@ 0x78
  return result;
 8002b6a:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8002b6c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
  if (value == 0U)
 8002b70:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8002b74:	2b00      	cmp	r3, #0
 8002b76:	d101      	bne.n	8002b7c <HAL_ADC_ConfigChannel+0x350>
    return 32U;
 8002b78:	2320      	movs	r3, #32
 8002b7a:	e004      	b.n	8002b86 <HAL_ADC_ConfigChannel+0x35a>
  return __builtin_clz(value);
 8002b7c:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8002b80:	fab3 f383 	clz	r3, r3
 8002b84:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8002b86:	429a      	cmp	r2, r3
 8002b88:	d106      	bne.n	8002b98 <HAL_ADC_ConfigChannel+0x36c>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	681b      	ldr	r3, [r3, #0]
 8002b8e:	2200      	movs	r2, #0
 8002b90:	2102      	movs	r1, #2
 8002b92:	4618      	mov	r0, r3
 8002b94:	f7ff f9e4 	bl	8001f60 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	681b      	ldr	r3, [r3, #0]
 8002b9c:	2103      	movs	r1, #3
 8002b9e:	4618      	mov	r0, r3
 8002ba0:	f7ff f9c8 	bl	8001f34 <LL_ADC_GetOffsetChannel>
 8002ba4:	4603      	mov	r3, r0
 8002ba6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002baa:	2b00      	cmp	r3, #0
 8002bac:	d10a      	bne.n	8002bc4 <HAL_ADC_ConfigChannel+0x398>
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	681b      	ldr	r3, [r3, #0]
 8002bb2:	2103      	movs	r1, #3
 8002bb4:	4618      	mov	r0, r3
 8002bb6:	f7ff f9bd 	bl	8001f34 <LL_ADC_GetOffsetChannel>
 8002bba:	4603      	mov	r3, r0
 8002bbc:	0e9b      	lsrs	r3, r3, #26
 8002bbe:	f003 021f 	and.w	r2, r3, #31
 8002bc2:	e017      	b.n	8002bf4 <HAL_ADC_ConfigChannel+0x3c8>
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	681b      	ldr	r3, [r3, #0]
 8002bc8:	2103      	movs	r1, #3
 8002bca:	4618      	mov	r0, r3
 8002bcc:	f7ff f9b2 	bl	8001f34 <LL_ADC_GetOffsetChannel>
 8002bd0:	4603      	mov	r3, r0
 8002bd2:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002bd4:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8002bd6:	fa93 f3a3 	rbit	r3, r3
 8002bda:	66fb      	str	r3, [r7, #108]	@ 0x6c
  return result;
 8002bdc:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002bde:	677b      	str	r3, [r7, #116]	@ 0x74
  if (value == 0U)
 8002be0:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002be2:	2b00      	cmp	r3, #0
 8002be4:	d101      	bne.n	8002bea <HAL_ADC_ConfigChannel+0x3be>
    return 32U;
 8002be6:	2320      	movs	r3, #32
 8002be8:	e003      	b.n	8002bf2 <HAL_ADC_ConfigChannel+0x3c6>
  return __builtin_clz(value);
 8002bea:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002bec:	fab3 f383 	clz	r3, r3
 8002bf0:	b2db      	uxtb	r3, r3
 8002bf2:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002bf4:	683b      	ldr	r3, [r7, #0]
 8002bf6:	681b      	ldr	r3, [r3, #0]
 8002bf8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002bfc:	2b00      	cmp	r3, #0
 8002bfe:	d105      	bne.n	8002c0c <HAL_ADC_ConfigChannel+0x3e0>
 8002c00:	683b      	ldr	r3, [r7, #0]
 8002c02:	681b      	ldr	r3, [r3, #0]
 8002c04:	0e9b      	lsrs	r3, r3, #26
 8002c06:	f003 031f 	and.w	r3, r3, #31
 8002c0a:	e011      	b.n	8002c30 <HAL_ADC_ConfigChannel+0x404>
 8002c0c:	683b      	ldr	r3, [r7, #0]
 8002c0e:	681b      	ldr	r3, [r3, #0]
 8002c10:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c12:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8002c14:	fa93 f3a3 	rbit	r3, r3
 8002c18:	663b      	str	r3, [r7, #96]	@ 0x60
  return result;
 8002c1a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8002c1c:	66bb      	str	r3, [r7, #104]	@ 0x68
  if (value == 0U)
 8002c1e:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8002c20:	2b00      	cmp	r3, #0
 8002c22:	d101      	bne.n	8002c28 <HAL_ADC_ConfigChannel+0x3fc>
    return 32U;
 8002c24:	2320      	movs	r3, #32
 8002c26:	e003      	b.n	8002c30 <HAL_ADC_ConfigChannel+0x404>
  return __builtin_clz(value);
 8002c28:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8002c2a:	fab3 f383 	clz	r3, r3
 8002c2e:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8002c30:	429a      	cmp	r2, r3
 8002c32:	d106      	bne.n	8002c42 <HAL_ADC_ConfigChannel+0x416>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	681b      	ldr	r3, [r3, #0]
 8002c38:	2200      	movs	r2, #0
 8002c3a:	2103      	movs	r1, #3
 8002c3c:	4618      	mov	r0, r3
 8002c3e:	f7ff f98f 	bl	8001f60 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	681b      	ldr	r3, [r3, #0]
 8002c46:	4618      	mov	r0, r3
 8002c48:	f7ff fab2 	bl	80021b0 <LL_ADC_IsEnabled>
 8002c4c:	4603      	mov	r3, r0
 8002c4e:	2b00      	cmp	r3, #0
 8002c50:	f040 8140 	bne.w	8002ed4 <HAL_ADC_ConfigChannel+0x6a8>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	6818      	ldr	r0, [r3, #0]
 8002c58:	683b      	ldr	r3, [r7, #0]
 8002c5a:	6819      	ldr	r1, [r3, #0]
 8002c5c:	683b      	ldr	r3, [r7, #0]
 8002c5e:	68db      	ldr	r3, [r3, #12]
 8002c60:	461a      	mov	r2, r3
 8002c62:	f7ff fa03 	bl	800206c <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8002c66:	683b      	ldr	r3, [r7, #0]
 8002c68:	68db      	ldr	r3, [r3, #12]
 8002c6a:	4a8f      	ldr	r2, [pc, #572]	@ (8002ea8 <HAL_ADC_ConfigChannel+0x67c>)
 8002c6c:	4293      	cmp	r3, r2
 8002c6e:	f040 8131 	bne.w	8002ed4 <HAL_ADC_ConfigChannel+0x6a8>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8002c76:	683b      	ldr	r3, [r7, #0]
 8002c78:	681b      	ldr	r3, [r3, #0]
 8002c7a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002c7e:	2b00      	cmp	r3, #0
 8002c80:	d10b      	bne.n	8002c9a <HAL_ADC_ConfigChannel+0x46e>
 8002c82:	683b      	ldr	r3, [r7, #0]
 8002c84:	681b      	ldr	r3, [r3, #0]
 8002c86:	0e9b      	lsrs	r3, r3, #26
 8002c88:	3301      	adds	r3, #1
 8002c8a:	f003 031f 	and.w	r3, r3, #31
 8002c8e:	2b09      	cmp	r3, #9
 8002c90:	bf94      	ite	ls
 8002c92:	2301      	movls	r3, #1
 8002c94:	2300      	movhi	r3, #0
 8002c96:	b2db      	uxtb	r3, r3
 8002c98:	e019      	b.n	8002cce <HAL_ADC_ConfigChannel+0x4a2>
 8002c9a:	683b      	ldr	r3, [r7, #0]
 8002c9c:	681b      	ldr	r3, [r3, #0]
 8002c9e:	65bb      	str	r3, [r7, #88]	@ 0x58
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ca0:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002ca2:	fa93 f3a3 	rbit	r3, r3
 8002ca6:	657b      	str	r3, [r7, #84]	@ 0x54
  return result;
 8002ca8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002caa:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (value == 0U)
 8002cac:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002cae:	2b00      	cmp	r3, #0
 8002cb0:	d101      	bne.n	8002cb6 <HAL_ADC_ConfigChannel+0x48a>
    return 32U;
 8002cb2:	2320      	movs	r3, #32
 8002cb4:	e003      	b.n	8002cbe <HAL_ADC_ConfigChannel+0x492>
  return __builtin_clz(value);
 8002cb6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002cb8:	fab3 f383 	clz	r3, r3
 8002cbc:	b2db      	uxtb	r3, r3
 8002cbe:	3301      	adds	r3, #1
 8002cc0:	f003 031f 	and.w	r3, r3, #31
 8002cc4:	2b09      	cmp	r3, #9
 8002cc6:	bf94      	ite	ls
 8002cc8:	2301      	movls	r3, #1
 8002cca:	2300      	movhi	r3, #0
 8002ccc:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002cce:	2b00      	cmp	r3, #0
 8002cd0:	d079      	beq.n	8002dc6 <HAL_ADC_ConfigChannel+0x59a>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8002cd2:	683b      	ldr	r3, [r7, #0]
 8002cd4:	681b      	ldr	r3, [r3, #0]
 8002cd6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002cda:	2b00      	cmp	r3, #0
 8002cdc:	d107      	bne.n	8002cee <HAL_ADC_ConfigChannel+0x4c2>
 8002cde:	683b      	ldr	r3, [r7, #0]
 8002ce0:	681b      	ldr	r3, [r3, #0]
 8002ce2:	0e9b      	lsrs	r3, r3, #26
 8002ce4:	3301      	adds	r3, #1
 8002ce6:	069b      	lsls	r3, r3, #26
 8002ce8:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002cec:	e015      	b.n	8002d1a <HAL_ADC_ConfigChannel+0x4ee>
 8002cee:	683b      	ldr	r3, [r7, #0]
 8002cf0:	681b      	ldr	r3, [r3, #0]
 8002cf2:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002cf4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002cf6:	fa93 f3a3 	rbit	r3, r3
 8002cfa:	64bb      	str	r3, [r7, #72]	@ 0x48
  return result;
 8002cfc:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002cfe:	653b      	str	r3, [r7, #80]	@ 0x50
  if (value == 0U)
 8002d00:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002d02:	2b00      	cmp	r3, #0
 8002d04:	d101      	bne.n	8002d0a <HAL_ADC_ConfigChannel+0x4de>
    return 32U;
 8002d06:	2320      	movs	r3, #32
 8002d08:	e003      	b.n	8002d12 <HAL_ADC_ConfigChannel+0x4e6>
  return __builtin_clz(value);
 8002d0a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002d0c:	fab3 f383 	clz	r3, r3
 8002d10:	b2db      	uxtb	r3, r3
 8002d12:	3301      	adds	r3, #1
 8002d14:	069b      	lsls	r3, r3, #26
 8002d16:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002d1a:	683b      	ldr	r3, [r7, #0]
 8002d1c:	681b      	ldr	r3, [r3, #0]
 8002d1e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002d22:	2b00      	cmp	r3, #0
 8002d24:	d109      	bne.n	8002d3a <HAL_ADC_ConfigChannel+0x50e>
 8002d26:	683b      	ldr	r3, [r7, #0]
 8002d28:	681b      	ldr	r3, [r3, #0]
 8002d2a:	0e9b      	lsrs	r3, r3, #26
 8002d2c:	3301      	adds	r3, #1
 8002d2e:	f003 031f 	and.w	r3, r3, #31
 8002d32:	2101      	movs	r1, #1
 8002d34:	fa01 f303 	lsl.w	r3, r1, r3
 8002d38:	e017      	b.n	8002d6a <HAL_ADC_ConfigChannel+0x53e>
 8002d3a:	683b      	ldr	r3, [r7, #0]
 8002d3c:	681b      	ldr	r3, [r3, #0]
 8002d3e:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d40:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002d42:	fa93 f3a3 	rbit	r3, r3
 8002d46:	63fb      	str	r3, [r7, #60]	@ 0x3c
  return result;
 8002d48:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002d4a:	647b      	str	r3, [r7, #68]	@ 0x44
  if (value == 0U)
 8002d4c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002d4e:	2b00      	cmp	r3, #0
 8002d50:	d101      	bne.n	8002d56 <HAL_ADC_ConfigChannel+0x52a>
    return 32U;
 8002d52:	2320      	movs	r3, #32
 8002d54:	e003      	b.n	8002d5e <HAL_ADC_ConfigChannel+0x532>
  return __builtin_clz(value);
 8002d56:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002d58:	fab3 f383 	clz	r3, r3
 8002d5c:	b2db      	uxtb	r3, r3
 8002d5e:	3301      	adds	r3, #1
 8002d60:	f003 031f 	and.w	r3, r3, #31
 8002d64:	2101      	movs	r1, #1
 8002d66:	fa01 f303 	lsl.w	r3, r1, r3
 8002d6a:	ea42 0103 	orr.w	r1, r2, r3
 8002d6e:	683b      	ldr	r3, [r7, #0]
 8002d70:	681b      	ldr	r3, [r3, #0]
 8002d72:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002d76:	2b00      	cmp	r3, #0
 8002d78:	d10a      	bne.n	8002d90 <HAL_ADC_ConfigChannel+0x564>
 8002d7a:	683b      	ldr	r3, [r7, #0]
 8002d7c:	681b      	ldr	r3, [r3, #0]
 8002d7e:	0e9b      	lsrs	r3, r3, #26
 8002d80:	3301      	adds	r3, #1
 8002d82:	f003 021f 	and.w	r2, r3, #31
 8002d86:	4613      	mov	r3, r2
 8002d88:	005b      	lsls	r3, r3, #1
 8002d8a:	4413      	add	r3, r2
 8002d8c:	051b      	lsls	r3, r3, #20
 8002d8e:	e018      	b.n	8002dc2 <HAL_ADC_ConfigChannel+0x596>
 8002d90:	683b      	ldr	r3, [r7, #0]
 8002d92:	681b      	ldr	r3, [r3, #0]
 8002d94:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d96:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002d98:	fa93 f3a3 	rbit	r3, r3
 8002d9c:	633b      	str	r3, [r7, #48]	@ 0x30
  return result;
 8002d9e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002da0:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (value == 0U)
 8002da2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002da4:	2b00      	cmp	r3, #0
 8002da6:	d101      	bne.n	8002dac <HAL_ADC_ConfigChannel+0x580>
    return 32U;
 8002da8:	2320      	movs	r3, #32
 8002daa:	e003      	b.n	8002db4 <HAL_ADC_ConfigChannel+0x588>
  return __builtin_clz(value);
 8002dac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002dae:	fab3 f383 	clz	r3, r3
 8002db2:	b2db      	uxtb	r3, r3
 8002db4:	3301      	adds	r3, #1
 8002db6:	f003 021f 	and.w	r2, r3, #31
 8002dba:	4613      	mov	r3, r2
 8002dbc:	005b      	lsls	r3, r3, #1
 8002dbe:	4413      	add	r3, r2
 8002dc0:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002dc2:	430b      	orrs	r3, r1
 8002dc4:	e081      	b.n	8002eca <HAL_ADC_ConfigChannel+0x69e>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8002dc6:	683b      	ldr	r3, [r7, #0]
 8002dc8:	681b      	ldr	r3, [r3, #0]
 8002dca:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002dce:	2b00      	cmp	r3, #0
 8002dd0:	d107      	bne.n	8002de2 <HAL_ADC_ConfigChannel+0x5b6>
 8002dd2:	683b      	ldr	r3, [r7, #0]
 8002dd4:	681b      	ldr	r3, [r3, #0]
 8002dd6:	0e9b      	lsrs	r3, r3, #26
 8002dd8:	3301      	adds	r3, #1
 8002dda:	069b      	lsls	r3, r3, #26
 8002ddc:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002de0:	e015      	b.n	8002e0e <HAL_ADC_ConfigChannel+0x5e2>
 8002de2:	683b      	ldr	r3, [r7, #0]
 8002de4:	681b      	ldr	r3, [r3, #0]
 8002de6:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002de8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002dea:	fa93 f3a3 	rbit	r3, r3
 8002dee:	627b      	str	r3, [r7, #36]	@ 0x24
  return result;
 8002df0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002df2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (value == 0U)
 8002df4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002df6:	2b00      	cmp	r3, #0
 8002df8:	d101      	bne.n	8002dfe <HAL_ADC_ConfigChannel+0x5d2>
    return 32U;
 8002dfa:	2320      	movs	r3, #32
 8002dfc:	e003      	b.n	8002e06 <HAL_ADC_ConfigChannel+0x5da>
  return __builtin_clz(value);
 8002dfe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002e00:	fab3 f383 	clz	r3, r3
 8002e04:	b2db      	uxtb	r3, r3
 8002e06:	3301      	adds	r3, #1
 8002e08:	069b      	lsls	r3, r3, #26
 8002e0a:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002e0e:	683b      	ldr	r3, [r7, #0]
 8002e10:	681b      	ldr	r3, [r3, #0]
 8002e12:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002e16:	2b00      	cmp	r3, #0
 8002e18:	d109      	bne.n	8002e2e <HAL_ADC_ConfigChannel+0x602>
 8002e1a:	683b      	ldr	r3, [r7, #0]
 8002e1c:	681b      	ldr	r3, [r3, #0]
 8002e1e:	0e9b      	lsrs	r3, r3, #26
 8002e20:	3301      	adds	r3, #1
 8002e22:	f003 031f 	and.w	r3, r3, #31
 8002e26:	2101      	movs	r1, #1
 8002e28:	fa01 f303 	lsl.w	r3, r1, r3
 8002e2c:	e017      	b.n	8002e5e <HAL_ADC_ConfigChannel+0x632>
 8002e2e:	683b      	ldr	r3, [r7, #0]
 8002e30:	681b      	ldr	r3, [r3, #0]
 8002e32:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e34:	69fb      	ldr	r3, [r7, #28]
 8002e36:	fa93 f3a3 	rbit	r3, r3
 8002e3a:	61bb      	str	r3, [r7, #24]
  return result;
 8002e3c:	69bb      	ldr	r3, [r7, #24]
 8002e3e:	623b      	str	r3, [r7, #32]
  if (value == 0U)
 8002e40:	6a3b      	ldr	r3, [r7, #32]
 8002e42:	2b00      	cmp	r3, #0
 8002e44:	d101      	bne.n	8002e4a <HAL_ADC_ConfigChannel+0x61e>
    return 32U;
 8002e46:	2320      	movs	r3, #32
 8002e48:	e003      	b.n	8002e52 <HAL_ADC_ConfigChannel+0x626>
  return __builtin_clz(value);
 8002e4a:	6a3b      	ldr	r3, [r7, #32]
 8002e4c:	fab3 f383 	clz	r3, r3
 8002e50:	b2db      	uxtb	r3, r3
 8002e52:	3301      	adds	r3, #1
 8002e54:	f003 031f 	and.w	r3, r3, #31
 8002e58:	2101      	movs	r1, #1
 8002e5a:	fa01 f303 	lsl.w	r3, r1, r3
 8002e5e:	ea42 0103 	orr.w	r1, r2, r3
 8002e62:	683b      	ldr	r3, [r7, #0]
 8002e64:	681b      	ldr	r3, [r3, #0]
 8002e66:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002e6a:	2b00      	cmp	r3, #0
 8002e6c:	d10d      	bne.n	8002e8a <HAL_ADC_ConfigChannel+0x65e>
 8002e6e:	683b      	ldr	r3, [r7, #0]
 8002e70:	681b      	ldr	r3, [r3, #0]
 8002e72:	0e9b      	lsrs	r3, r3, #26
 8002e74:	3301      	adds	r3, #1
 8002e76:	f003 021f 	and.w	r2, r3, #31
 8002e7a:	4613      	mov	r3, r2
 8002e7c:	005b      	lsls	r3, r3, #1
 8002e7e:	4413      	add	r3, r2
 8002e80:	3b1e      	subs	r3, #30
 8002e82:	051b      	lsls	r3, r3, #20
 8002e84:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8002e88:	e01e      	b.n	8002ec8 <HAL_ADC_ConfigChannel+0x69c>
 8002e8a:	683b      	ldr	r3, [r7, #0]
 8002e8c:	681b      	ldr	r3, [r3, #0]
 8002e8e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e90:	693b      	ldr	r3, [r7, #16]
 8002e92:	fa93 f3a3 	rbit	r3, r3
 8002e96:	60fb      	str	r3, [r7, #12]
  return result;
 8002e98:	68fb      	ldr	r3, [r7, #12]
 8002e9a:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 8002e9c:	697b      	ldr	r3, [r7, #20]
 8002e9e:	2b00      	cmp	r3, #0
 8002ea0:	d104      	bne.n	8002eac <HAL_ADC_ConfigChannel+0x680>
    return 32U;
 8002ea2:	2320      	movs	r3, #32
 8002ea4:	e006      	b.n	8002eb4 <HAL_ADC_ConfigChannel+0x688>
 8002ea6:	bf00      	nop
 8002ea8:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 8002eac:	697b      	ldr	r3, [r7, #20]
 8002eae:	fab3 f383 	clz	r3, r3
 8002eb2:	b2db      	uxtb	r3, r3
 8002eb4:	3301      	adds	r3, #1
 8002eb6:	f003 021f 	and.w	r2, r3, #31
 8002eba:	4613      	mov	r3, r2
 8002ebc:	005b      	lsls	r3, r3, #1
 8002ebe:	4413      	add	r3, r2
 8002ec0:	3b1e      	subs	r3, #30
 8002ec2:	051b      	lsls	r3, r3, #20
 8002ec4:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002ec8:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 8002eca:	683a      	ldr	r2, [r7, #0]
 8002ecc:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002ece:	4619      	mov	r1, r3
 8002ed0:	f7ff f8a0 	bl	8002014 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8002ed4:	683b      	ldr	r3, [r7, #0]
 8002ed6:	681a      	ldr	r2, [r3, #0]
 8002ed8:	4b44      	ldr	r3, [pc, #272]	@ (8002fec <HAL_ADC_ConfigChannel+0x7c0>)
 8002eda:	4013      	ands	r3, r2
 8002edc:	2b00      	cmp	r3, #0
 8002ede:	d07a      	beq.n	8002fd6 <HAL_ADC_ConfigChannel+0x7aa>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002ee0:	4843      	ldr	r0, [pc, #268]	@ (8002ff0 <HAL_ADC_ConfigChannel+0x7c4>)
 8002ee2:	f7fe fff5 	bl	8001ed0 <LL_ADC_GetCommonPathInternalCh>
 8002ee6:	f8c7 00c0 	str.w	r0, [r7, #192]	@ 0xc0

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002eea:	683b      	ldr	r3, [r7, #0]
 8002eec:	681b      	ldr	r3, [r3, #0]
 8002eee:	4a41      	ldr	r2, [pc, #260]	@ (8002ff4 <HAL_ADC_ConfigChannel+0x7c8>)
 8002ef0:	4293      	cmp	r3, r2
 8002ef2:	d12c      	bne.n	8002f4e <HAL_ADC_ConfigChannel+0x722>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8002ef4:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8002ef8:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8002efc:	2b00      	cmp	r3, #0
 8002efe:	d126      	bne.n	8002f4e <HAL_ADC_ConfigChannel+0x722>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	681b      	ldr	r3, [r3, #0]
 8002f04:	4a3c      	ldr	r2, [pc, #240]	@ (8002ff8 <HAL_ADC_ConfigChannel+0x7cc>)
 8002f06:	4293      	cmp	r3, r2
 8002f08:	d004      	beq.n	8002f14 <HAL_ADC_ConfigChannel+0x6e8>
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	681b      	ldr	r3, [r3, #0]
 8002f0e:	4a3b      	ldr	r2, [pc, #236]	@ (8002ffc <HAL_ADC_ConfigChannel+0x7d0>)
 8002f10:	4293      	cmp	r3, r2
 8002f12:	d15d      	bne.n	8002fd0 <HAL_ADC_ConfigChannel+0x7a4>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002f14:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8002f18:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8002f1c:	4619      	mov	r1, r3
 8002f1e:	4834      	ldr	r0, [pc, #208]	@ (8002ff0 <HAL_ADC_ConfigChannel+0x7c4>)
 8002f20:	f7fe ffc3 	bl	8001eaa <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002f24:	4b36      	ldr	r3, [pc, #216]	@ (8003000 <HAL_ADC_ConfigChannel+0x7d4>)
 8002f26:	681b      	ldr	r3, [r3, #0]
 8002f28:	099b      	lsrs	r3, r3, #6
 8002f2a:	4a36      	ldr	r2, [pc, #216]	@ (8003004 <HAL_ADC_ConfigChannel+0x7d8>)
 8002f2c:	fba2 2303 	umull	r2, r3, r2, r3
 8002f30:	099b      	lsrs	r3, r3, #6
 8002f32:	1c5a      	adds	r2, r3, #1
 8002f34:	4613      	mov	r3, r2
 8002f36:	005b      	lsls	r3, r3, #1
 8002f38:	4413      	add	r3, r2
 8002f3a:	009b      	lsls	r3, r3, #2
 8002f3c:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 8002f3e:	e002      	b.n	8002f46 <HAL_ADC_ConfigChannel+0x71a>
          {
            wait_loop_index--;
 8002f40:	68bb      	ldr	r3, [r7, #8]
 8002f42:	3b01      	subs	r3, #1
 8002f44:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 8002f46:	68bb      	ldr	r3, [r7, #8]
 8002f48:	2b00      	cmp	r3, #0
 8002f4a:	d1f9      	bne.n	8002f40 <HAL_ADC_ConfigChannel+0x714>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002f4c:	e040      	b.n	8002fd0 <HAL_ADC_ConfigChannel+0x7a4>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 8002f4e:	683b      	ldr	r3, [r7, #0]
 8002f50:	681b      	ldr	r3, [r3, #0]
 8002f52:	4a2d      	ldr	r2, [pc, #180]	@ (8003008 <HAL_ADC_ConfigChannel+0x7dc>)
 8002f54:	4293      	cmp	r3, r2
 8002f56:	d118      	bne.n	8002f8a <HAL_ADC_ConfigChannel+0x75e>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8002f58:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8002f5c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002f60:	2b00      	cmp	r3, #0
 8002f62:	d112      	bne.n	8002f8a <HAL_ADC_ConfigChannel+0x75e>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	681b      	ldr	r3, [r3, #0]
 8002f68:	4a23      	ldr	r2, [pc, #140]	@ (8002ff8 <HAL_ADC_ConfigChannel+0x7cc>)
 8002f6a:	4293      	cmp	r3, r2
 8002f6c:	d004      	beq.n	8002f78 <HAL_ADC_ConfigChannel+0x74c>
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	681b      	ldr	r3, [r3, #0]
 8002f72:	4a22      	ldr	r2, [pc, #136]	@ (8002ffc <HAL_ADC_ConfigChannel+0x7d0>)
 8002f74:	4293      	cmp	r3, r2
 8002f76:	d12d      	bne.n	8002fd4 <HAL_ADC_ConfigChannel+0x7a8>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002f78:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8002f7c:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002f80:	4619      	mov	r1, r3
 8002f82:	481b      	ldr	r0, [pc, #108]	@ (8002ff0 <HAL_ADC_ConfigChannel+0x7c4>)
 8002f84:	f7fe ff91 	bl	8001eaa <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002f88:	e024      	b.n	8002fd4 <HAL_ADC_ConfigChannel+0x7a8>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 8002f8a:	683b      	ldr	r3, [r7, #0]
 8002f8c:	681b      	ldr	r3, [r3, #0]
 8002f8e:	4a1f      	ldr	r2, [pc, #124]	@ (800300c <HAL_ADC_ConfigChannel+0x7e0>)
 8002f90:	4293      	cmp	r3, r2
 8002f92:	d120      	bne.n	8002fd6 <HAL_ADC_ConfigChannel+0x7aa>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8002f94:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8002f98:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002f9c:	2b00      	cmp	r3, #0
 8002f9e:	d11a      	bne.n	8002fd6 <HAL_ADC_ConfigChannel+0x7aa>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	681b      	ldr	r3, [r3, #0]
 8002fa4:	4a14      	ldr	r2, [pc, #80]	@ (8002ff8 <HAL_ADC_ConfigChannel+0x7cc>)
 8002fa6:	4293      	cmp	r3, r2
 8002fa8:	d115      	bne.n	8002fd6 <HAL_ADC_ConfigChannel+0x7aa>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002faa:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8002fae:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8002fb2:	4619      	mov	r1, r3
 8002fb4:	480e      	ldr	r0, [pc, #56]	@ (8002ff0 <HAL_ADC_ConfigChannel+0x7c4>)
 8002fb6:	f7fe ff78 	bl	8001eaa <LL_ADC_SetCommonPathInternalCh>
 8002fba:	e00c      	b.n	8002fd6 <HAL_ADC_ConfigChannel+0x7aa>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002fc0:	f043 0220 	orr.w	r2, r3, #32
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 8002fc8:	2301      	movs	r3, #1
 8002fca:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
 8002fce:	e002      	b.n	8002fd6 <HAL_ADC_ConfigChannel+0x7aa>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002fd0:	bf00      	nop
 8002fd2:	e000      	b.n	8002fd6 <HAL_ADC_ConfigChannel+0x7aa>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002fd4:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	2200      	movs	r2, #0
 8002fda:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 8002fde:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 8002fe2:	4618      	mov	r0, r3
 8002fe4:	37d8      	adds	r7, #216	@ 0xd8
 8002fe6:	46bd      	mov	sp, r7
 8002fe8:	bd80      	pop	{r7, pc}
 8002fea:	bf00      	nop
 8002fec:	80080000 	.word	0x80080000
 8002ff0:	50040300 	.word	0x50040300
 8002ff4:	c7520000 	.word	0xc7520000
 8002ff8:	50040000 	.word	0x50040000
 8002ffc:	50040200 	.word	0x50040200
 8003000:	20000000 	.word	0x20000000
 8003004:	053e2d63 	.word	0x053e2d63
 8003008:	cb840000 	.word	0xcb840000
 800300c:	80000001 	.word	0x80000001

08003010 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8003010:	b580      	push	{r7, lr}
 8003012:	b084      	sub	sp, #16
 8003014:	af00      	add	r7, sp, #0
 8003016:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 8003018:	2300      	movs	r3, #0
 800301a:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	681b      	ldr	r3, [r3, #0]
 8003020:	4618      	mov	r0, r3
 8003022:	f7ff f8c5 	bl	80021b0 <LL_ADC_IsEnabled>
 8003026:	4603      	mov	r3, r0
 8003028:	2b00      	cmp	r3, #0
 800302a:	d169      	bne.n	8003100 <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	681b      	ldr	r3, [r3, #0]
 8003030:	689a      	ldr	r2, [r3, #8]
 8003032:	4b36      	ldr	r3, [pc, #216]	@ (800310c <ADC_Enable+0xfc>)
 8003034:	4013      	ands	r3, r2
 8003036:	2b00      	cmp	r3, #0
 8003038:	d00d      	beq.n	8003056 <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800303e:	f043 0210 	orr.w	r2, r3, #16
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800304a:	f043 0201 	orr.w	r2, r3, #1
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	659a      	str	r2, [r3, #88]	@ 0x58

      return HAL_ERROR;
 8003052:	2301      	movs	r3, #1
 8003054:	e055      	b.n	8003102 <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	681b      	ldr	r3, [r3, #0]
 800305a:	4618      	mov	r0, r3
 800305c:	f7ff f894 	bl	8002188 <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8003060:	482b      	ldr	r0, [pc, #172]	@ (8003110 <ADC_Enable+0x100>)
 8003062:	f7fe ff35 	bl	8001ed0 <LL_ADC_GetCommonPathInternalCh>
 8003066:	4603      	mov	r3, r0
         & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 8003068:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 800306c:	2b00      	cmp	r3, #0
 800306e:	d013      	beq.n	8003098 <ADC_Enable+0x88>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8003070:	4b28      	ldr	r3, [pc, #160]	@ (8003114 <ADC_Enable+0x104>)
 8003072:	681b      	ldr	r3, [r3, #0]
 8003074:	099b      	lsrs	r3, r3, #6
 8003076:	4a28      	ldr	r2, [pc, #160]	@ (8003118 <ADC_Enable+0x108>)
 8003078:	fba2 2303 	umull	r2, r3, r2, r3
 800307c:	099b      	lsrs	r3, r3, #6
 800307e:	1c5a      	adds	r2, r3, #1
 8003080:	4613      	mov	r3, r2
 8003082:	005b      	lsls	r3, r3, #1
 8003084:	4413      	add	r3, r2
 8003086:	009b      	lsls	r3, r3, #2
 8003088:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 800308a:	e002      	b.n	8003092 <ADC_Enable+0x82>
      {
        wait_loop_index--;
 800308c:	68bb      	ldr	r3, [r7, #8]
 800308e:	3b01      	subs	r3, #1
 8003090:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8003092:	68bb      	ldr	r3, [r7, #8]
 8003094:	2b00      	cmp	r3, #0
 8003096:	d1f9      	bne.n	800308c <ADC_Enable+0x7c>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8003098:	f7fe fec4 	bl	8001e24 <HAL_GetTick>
 800309c:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800309e:	e028      	b.n	80030f2 <ADC_Enable+0xe2>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	681b      	ldr	r3, [r3, #0]
 80030a4:	4618      	mov	r0, r3
 80030a6:	f7ff f883 	bl	80021b0 <LL_ADC_IsEnabled>
 80030aa:	4603      	mov	r3, r0
 80030ac:	2b00      	cmp	r3, #0
 80030ae:	d104      	bne.n	80030ba <ADC_Enable+0xaa>
      {
        LL_ADC_Enable(hadc->Instance);
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	681b      	ldr	r3, [r3, #0]
 80030b4:	4618      	mov	r0, r3
 80030b6:	f7ff f867 	bl	8002188 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80030ba:	f7fe feb3 	bl	8001e24 <HAL_GetTick>
 80030be:	4602      	mov	r2, r0
 80030c0:	68fb      	ldr	r3, [r7, #12]
 80030c2:	1ad3      	subs	r3, r2, r3
 80030c4:	2b02      	cmp	r3, #2
 80030c6:	d914      	bls.n	80030f2 <ADC_Enable+0xe2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	681b      	ldr	r3, [r3, #0]
 80030cc:	681b      	ldr	r3, [r3, #0]
 80030ce:	f003 0301 	and.w	r3, r3, #1
 80030d2:	2b01      	cmp	r3, #1
 80030d4:	d00d      	beq.n	80030f2 <ADC_Enable+0xe2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80030da:	f043 0210 	orr.w	r2, r3, #16
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80030e6:	f043 0201 	orr.w	r2, r3, #1
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	659a      	str	r2, [r3, #88]	@ 0x58

          return HAL_ERROR;
 80030ee:	2301      	movs	r3, #1
 80030f0:	e007      	b.n	8003102 <ADC_Enable+0xf2>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	681b      	ldr	r3, [r3, #0]
 80030f6:	681b      	ldr	r3, [r3, #0]
 80030f8:	f003 0301 	and.w	r3, r3, #1
 80030fc:	2b01      	cmp	r3, #1
 80030fe:	d1cf      	bne.n	80030a0 <ADC_Enable+0x90>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8003100:	2300      	movs	r3, #0
}
 8003102:	4618      	mov	r0, r3
 8003104:	3710      	adds	r7, #16
 8003106:	46bd      	mov	sp, r7
 8003108:	bd80      	pop	{r7, pc}
 800310a:	bf00      	nop
 800310c:	8000003f 	.word	0x8000003f
 8003110:	50040300 	.word	0x50040300
 8003114:	20000000 	.word	0x20000000
 8003118:	053e2d63 	.word	0x053e2d63

0800311c <LL_ADC_IsEnabled>:
{
 800311c:	b480      	push	{r7}
 800311e:	b083      	sub	sp, #12
 8003120:	af00      	add	r7, sp, #0
 8003122:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	689b      	ldr	r3, [r3, #8]
 8003128:	f003 0301 	and.w	r3, r3, #1
 800312c:	2b01      	cmp	r3, #1
 800312e:	d101      	bne.n	8003134 <LL_ADC_IsEnabled+0x18>
 8003130:	2301      	movs	r3, #1
 8003132:	e000      	b.n	8003136 <LL_ADC_IsEnabled+0x1a>
 8003134:	2300      	movs	r3, #0
}
 8003136:	4618      	mov	r0, r3
 8003138:	370c      	adds	r7, #12
 800313a:	46bd      	mov	sp, r7
 800313c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003140:	4770      	bx	lr

08003142 <LL_ADC_REG_IsConversionOngoing>:
{
 8003142:	b480      	push	{r7}
 8003144:	b083      	sub	sp, #12
 8003146:	af00      	add	r7, sp, #0
 8003148:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	689b      	ldr	r3, [r3, #8]
 800314e:	f003 0304 	and.w	r3, r3, #4
 8003152:	2b04      	cmp	r3, #4
 8003154:	d101      	bne.n	800315a <LL_ADC_REG_IsConversionOngoing+0x18>
 8003156:	2301      	movs	r3, #1
 8003158:	e000      	b.n	800315c <LL_ADC_REG_IsConversionOngoing+0x1a>
 800315a:	2300      	movs	r3, #0
}
 800315c:	4618      	mov	r0, r3
 800315e:	370c      	adds	r7, #12
 8003160:	46bd      	mov	sp, r7
 8003162:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003166:	4770      	bx	lr

08003168 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param pMultimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, const ADC_MultiModeTypeDef *pMultimode)
{
 8003168:	b590      	push	{r4, r7, lr}
 800316a:	b09f      	sub	sp, #124	@ 0x7c
 800316c:	af00      	add	r7, sp, #0
 800316e:	6078      	str	r0, [r7, #4]
 8003170:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003172:	2300      	movs	r3, #0
 8003174:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(pMultimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(pMultimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800317e:	2b01      	cmp	r3, #1
 8003180:	d101      	bne.n	8003186 <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 8003182:	2302      	movs	r3, #2
 8003184:	e093      	b.n	80032ae <HAL_ADCEx_MultiModeConfigChannel+0x146>
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	2201      	movs	r2, #1
 800318a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
 800318e:	2300      	movs	r3, #0
 8003190:	65fb      	str	r3, [r7, #92]	@ 0x5c
  ADC_CLEAR_ERRORCODE(&tmp_hadc_slave);
 8003192:	2300      	movs	r3, #0
 8003194:	663b      	str	r3, [r7, #96]	@ 0x60

  ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	681b      	ldr	r3, [r3, #0]
 800319a:	4a47      	ldr	r2, [pc, #284]	@ (80032b8 <HAL_ADCEx_MultiModeConfigChannel+0x150>)
 800319c:	4293      	cmp	r3, r2
 800319e:	d102      	bne.n	80031a6 <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 80031a0:	4b46      	ldr	r3, [pc, #280]	@ (80032bc <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 80031a2:	60bb      	str	r3, [r7, #8]
 80031a4:	e001      	b.n	80031aa <HAL_ADCEx_MultiModeConfigChannel+0x42>
 80031a6:	2300      	movs	r3, #0
 80031a8:	60bb      	str	r3, [r7, #8]

  if (tmp_hadc_slave.Instance == NULL)
 80031aa:	68bb      	ldr	r3, [r7, #8]
 80031ac:	2b00      	cmp	r3, #0
 80031ae:	d10b      	bne.n	80031c8 <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80031b4:	f043 0220 	orr.w	r2, r3, #32
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	2200      	movs	r2, #0
 80031c0:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    return HAL_ERROR;
 80031c4:	2301      	movs	r3, #1
 80031c6:	e072      	b.n	80032ae <HAL_ADCEx_MultiModeConfigChannel+0x146>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmp_hadc_slave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmp_hadc_slave)->Instance);
 80031c8:	68bb      	ldr	r3, [r7, #8]
 80031ca:	4618      	mov	r0, r3
 80031cc:	f7ff ffb9 	bl	8003142 <LL_ADC_REG_IsConversionOngoing>
 80031d0:	6738      	str	r0, [r7, #112]	@ 0x70
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	681b      	ldr	r3, [r3, #0]
 80031d6:	4618      	mov	r0, r3
 80031d8:	f7ff ffb3 	bl	8003142 <LL_ADC_REG_IsConversionOngoing>
 80031dc:	4603      	mov	r3, r0
 80031de:	2b00      	cmp	r3, #0
 80031e0:	d154      	bne.n	800328c <HAL_ADCEx_MultiModeConfigChannel+0x124>
      && (tmp_hadc_slave_conversion_on_going == 0UL))
 80031e2:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80031e4:	2b00      	cmp	r3, #0
 80031e6:	d151      	bne.n	800328c <HAL_ADCEx_MultiModeConfigChannel+0x124>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 80031e8:	4b35      	ldr	r3, [pc, #212]	@ (80032c0 <HAL_ADCEx_MultiModeConfigChannel+0x158>)
 80031ea:	66fb      	str	r3, [r7, #108]	@ 0x6c

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 80031ec:	683b      	ldr	r3, [r7, #0]
 80031ee:	681b      	ldr	r3, [r3, #0]
 80031f0:	2b00      	cmp	r3, #0
 80031f2:	d02c      	beq.n	800324e <HAL_ADCEx_MultiModeConfigChannel+0xe6>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 80031f4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80031f6:	689b      	ldr	r3, [r3, #8]
 80031f8:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80031fc:	683b      	ldr	r3, [r7, #0]
 80031fe:	6859      	ldr	r1, [r3, #4]
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8003206:	035b      	lsls	r3, r3, #13
 8003208:	430b      	orrs	r3, r1
 800320a:	431a      	orrs	r2, r3
 800320c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800320e:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8003210:	4829      	ldr	r0, [pc, #164]	@ (80032b8 <HAL_ADCEx_MultiModeConfigChannel+0x150>)
 8003212:	f7ff ff83 	bl	800311c <LL_ADC_IsEnabled>
 8003216:	4604      	mov	r4, r0
 8003218:	4828      	ldr	r0, [pc, #160]	@ (80032bc <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 800321a:	f7ff ff7f 	bl	800311c <LL_ADC_IsEnabled>
 800321e:	4603      	mov	r3, r0
 8003220:	431c      	orrs	r4, r3
 8003222:	4828      	ldr	r0, [pc, #160]	@ (80032c4 <HAL_ADCEx_MultiModeConfigChannel+0x15c>)
 8003224:	f7ff ff7a 	bl	800311c <LL_ADC_IsEnabled>
 8003228:	4603      	mov	r3, r0
 800322a:	4323      	orrs	r3, r4
 800322c:	2b00      	cmp	r3, #0
 800322e:	d137      	bne.n	80032a0 <HAL_ADCEx_MultiModeConfigChannel+0x138>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 8003230:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003232:	689b      	ldr	r3, [r3, #8]
 8003234:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 8003238:	f023 030f 	bic.w	r3, r3, #15
 800323c:	683a      	ldr	r2, [r7, #0]
 800323e:	6811      	ldr	r1, [r2, #0]
 8003240:	683a      	ldr	r2, [r7, #0]
 8003242:	6892      	ldr	r2, [r2, #8]
 8003244:	430a      	orrs	r2, r1
 8003246:	431a      	orrs	r2, r3
 8003248:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800324a:	609a      	str	r2, [r3, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 800324c:	e028      	b.n	80032a0 <HAL_ADCEx_MultiModeConfigChannel+0x138>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 800324e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003250:	689b      	ldr	r3, [r3, #8]
 8003252:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8003256:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003258:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800325a:	4817      	ldr	r0, [pc, #92]	@ (80032b8 <HAL_ADCEx_MultiModeConfigChannel+0x150>)
 800325c:	f7ff ff5e 	bl	800311c <LL_ADC_IsEnabled>
 8003260:	4604      	mov	r4, r0
 8003262:	4816      	ldr	r0, [pc, #88]	@ (80032bc <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 8003264:	f7ff ff5a 	bl	800311c <LL_ADC_IsEnabled>
 8003268:	4603      	mov	r3, r0
 800326a:	431c      	orrs	r4, r3
 800326c:	4815      	ldr	r0, [pc, #84]	@ (80032c4 <HAL_ADCEx_MultiModeConfigChannel+0x15c>)
 800326e:	f7ff ff55 	bl	800311c <LL_ADC_IsEnabled>
 8003272:	4603      	mov	r3, r0
 8003274:	4323      	orrs	r3, r4
 8003276:	2b00      	cmp	r3, #0
 8003278:	d112      	bne.n	80032a0 <HAL_ADCEx_MultiModeConfigChannel+0x138>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 800327a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800327c:	689b      	ldr	r3, [r3, #8]
 800327e:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 8003282:	f023 030f 	bic.w	r3, r3, #15
 8003286:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8003288:	6093      	str	r3, [r2, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 800328a:	e009      	b.n	80032a0 <HAL_ADCEx_MultiModeConfigChannel+0x138>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003290:	f043 0220 	orr.w	r2, r3, #32
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 8003298:	2301      	movs	r3, #1
 800329a:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
 800329e:	e000      	b.n	80032a2 <HAL_ADCEx_MultiModeConfigChannel+0x13a>
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 80032a0:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	2200      	movs	r2, #0
 80032a6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Return function status */
  return tmp_hal_status;
 80032aa:	f897 3077 	ldrb.w	r3, [r7, #119]	@ 0x77
}
 80032ae:	4618      	mov	r0, r3
 80032b0:	377c      	adds	r7, #124	@ 0x7c
 80032b2:	46bd      	mov	sp, r7
 80032b4:	bd90      	pop	{r4, r7, pc}
 80032b6:	bf00      	nop
 80032b8:	50040000 	.word	0x50040000
 80032bc:	50040100 	.word	0x50040100
 80032c0:	50040300 	.word	0x50040300
 80032c4:	50040200 	.word	0x50040200

080032c8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80032c8:	b480      	push	{r7}
 80032ca:	b085      	sub	sp, #20
 80032cc:	af00      	add	r7, sp, #0
 80032ce:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	f003 0307 	and.w	r3, r3, #7
 80032d6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80032d8:	4b0c      	ldr	r3, [pc, #48]	@ (800330c <__NVIC_SetPriorityGrouping+0x44>)
 80032da:	68db      	ldr	r3, [r3, #12]
 80032dc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80032de:	68ba      	ldr	r2, [r7, #8]
 80032e0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80032e4:	4013      	ands	r3, r2
 80032e6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80032e8:	68fb      	ldr	r3, [r7, #12]
 80032ea:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80032ec:	68bb      	ldr	r3, [r7, #8]
 80032ee:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80032f0:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80032f4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80032f8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80032fa:	4a04      	ldr	r2, [pc, #16]	@ (800330c <__NVIC_SetPriorityGrouping+0x44>)
 80032fc:	68bb      	ldr	r3, [r7, #8]
 80032fe:	60d3      	str	r3, [r2, #12]
}
 8003300:	bf00      	nop
 8003302:	3714      	adds	r7, #20
 8003304:	46bd      	mov	sp, r7
 8003306:	f85d 7b04 	ldr.w	r7, [sp], #4
 800330a:	4770      	bx	lr
 800330c:	e000ed00 	.word	0xe000ed00

08003310 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003310:	b480      	push	{r7}
 8003312:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003314:	4b04      	ldr	r3, [pc, #16]	@ (8003328 <__NVIC_GetPriorityGrouping+0x18>)
 8003316:	68db      	ldr	r3, [r3, #12]
 8003318:	0a1b      	lsrs	r3, r3, #8
 800331a:	f003 0307 	and.w	r3, r3, #7
}
 800331e:	4618      	mov	r0, r3
 8003320:	46bd      	mov	sp, r7
 8003322:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003326:	4770      	bx	lr
 8003328:	e000ed00 	.word	0xe000ed00

0800332c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800332c:	b480      	push	{r7}
 800332e:	b083      	sub	sp, #12
 8003330:	af00      	add	r7, sp, #0
 8003332:	4603      	mov	r3, r0
 8003334:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003336:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800333a:	2b00      	cmp	r3, #0
 800333c:	db0b      	blt.n	8003356 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800333e:	79fb      	ldrb	r3, [r7, #7]
 8003340:	f003 021f 	and.w	r2, r3, #31
 8003344:	4907      	ldr	r1, [pc, #28]	@ (8003364 <__NVIC_EnableIRQ+0x38>)
 8003346:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800334a:	095b      	lsrs	r3, r3, #5
 800334c:	2001      	movs	r0, #1
 800334e:	fa00 f202 	lsl.w	r2, r0, r2
 8003352:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8003356:	bf00      	nop
 8003358:	370c      	adds	r7, #12
 800335a:	46bd      	mov	sp, r7
 800335c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003360:	4770      	bx	lr
 8003362:	bf00      	nop
 8003364:	e000e100 	.word	0xe000e100

08003368 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003368:	b480      	push	{r7}
 800336a:	b083      	sub	sp, #12
 800336c:	af00      	add	r7, sp, #0
 800336e:	4603      	mov	r3, r0
 8003370:	6039      	str	r1, [r7, #0]
 8003372:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003374:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003378:	2b00      	cmp	r3, #0
 800337a:	db0a      	blt.n	8003392 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800337c:	683b      	ldr	r3, [r7, #0]
 800337e:	b2da      	uxtb	r2, r3
 8003380:	490c      	ldr	r1, [pc, #48]	@ (80033b4 <__NVIC_SetPriority+0x4c>)
 8003382:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003386:	0112      	lsls	r2, r2, #4
 8003388:	b2d2      	uxtb	r2, r2
 800338a:	440b      	add	r3, r1
 800338c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003390:	e00a      	b.n	80033a8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003392:	683b      	ldr	r3, [r7, #0]
 8003394:	b2da      	uxtb	r2, r3
 8003396:	4908      	ldr	r1, [pc, #32]	@ (80033b8 <__NVIC_SetPriority+0x50>)
 8003398:	79fb      	ldrb	r3, [r7, #7]
 800339a:	f003 030f 	and.w	r3, r3, #15
 800339e:	3b04      	subs	r3, #4
 80033a0:	0112      	lsls	r2, r2, #4
 80033a2:	b2d2      	uxtb	r2, r2
 80033a4:	440b      	add	r3, r1
 80033a6:	761a      	strb	r2, [r3, #24]
}
 80033a8:	bf00      	nop
 80033aa:	370c      	adds	r7, #12
 80033ac:	46bd      	mov	sp, r7
 80033ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033b2:	4770      	bx	lr
 80033b4:	e000e100 	.word	0xe000e100
 80033b8:	e000ed00 	.word	0xe000ed00

080033bc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80033bc:	b480      	push	{r7}
 80033be:	b089      	sub	sp, #36	@ 0x24
 80033c0:	af00      	add	r7, sp, #0
 80033c2:	60f8      	str	r0, [r7, #12]
 80033c4:	60b9      	str	r1, [r7, #8]
 80033c6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80033c8:	68fb      	ldr	r3, [r7, #12]
 80033ca:	f003 0307 	and.w	r3, r3, #7
 80033ce:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80033d0:	69fb      	ldr	r3, [r7, #28]
 80033d2:	f1c3 0307 	rsb	r3, r3, #7
 80033d6:	2b04      	cmp	r3, #4
 80033d8:	bf28      	it	cs
 80033da:	2304      	movcs	r3, #4
 80033dc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80033de:	69fb      	ldr	r3, [r7, #28]
 80033e0:	3304      	adds	r3, #4
 80033e2:	2b06      	cmp	r3, #6
 80033e4:	d902      	bls.n	80033ec <NVIC_EncodePriority+0x30>
 80033e6:	69fb      	ldr	r3, [r7, #28]
 80033e8:	3b03      	subs	r3, #3
 80033ea:	e000      	b.n	80033ee <NVIC_EncodePriority+0x32>
 80033ec:	2300      	movs	r3, #0
 80033ee:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80033f0:	f04f 32ff 	mov.w	r2, #4294967295
 80033f4:	69bb      	ldr	r3, [r7, #24]
 80033f6:	fa02 f303 	lsl.w	r3, r2, r3
 80033fa:	43da      	mvns	r2, r3
 80033fc:	68bb      	ldr	r3, [r7, #8]
 80033fe:	401a      	ands	r2, r3
 8003400:	697b      	ldr	r3, [r7, #20]
 8003402:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003404:	f04f 31ff 	mov.w	r1, #4294967295
 8003408:	697b      	ldr	r3, [r7, #20]
 800340a:	fa01 f303 	lsl.w	r3, r1, r3
 800340e:	43d9      	mvns	r1, r3
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003414:	4313      	orrs	r3, r2
         );
}
 8003416:	4618      	mov	r0, r3
 8003418:	3724      	adds	r7, #36	@ 0x24
 800341a:	46bd      	mov	sp, r7
 800341c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003420:	4770      	bx	lr
	...

08003424 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003424:	b580      	push	{r7, lr}
 8003426:	b082      	sub	sp, #8
 8003428:	af00      	add	r7, sp, #0
 800342a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	3b01      	subs	r3, #1
 8003430:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003434:	d301      	bcc.n	800343a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003436:	2301      	movs	r3, #1
 8003438:	e00f      	b.n	800345a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800343a:	4a0a      	ldr	r2, [pc, #40]	@ (8003464 <SysTick_Config+0x40>)
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	3b01      	subs	r3, #1
 8003440:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003442:	210f      	movs	r1, #15
 8003444:	f04f 30ff 	mov.w	r0, #4294967295
 8003448:	f7ff ff8e 	bl	8003368 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800344c:	4b05      	ldr	r3, [pc, #20]	@ (8003464 <SysTick_Config+0x40>)
 800344e:	2200      	movs	r2, #0
 8003450:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003452:	4b04      	ldr	r3, [pc, #16]	@ (8003464 <SysTick_Config+0x40>)
 8003454:	2207      	movs	r2, #7
 8003456:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003458:	2300      	movs	r3, #0
}
 800345a:	4618      	mov	r0, r3
 800345c:	3708      	adds	r7, #8
 800345e:	46bd      	mov	sp, r7
 8003460:	bd80      	pop	{r7, pc}
 8003462:	bf00      	nop
 8003464:	e000e010 	.word	0xe000e010

08003468 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003468:	b580      	push	{r7, lr}
 800346a:	b082      	sub	sp, #8
 800346c:	af00      	add	r7, sp, #0
 800346e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003470:	6878      	ldr	r0, [r7, #4]
 8003472:	f7ff ff29 	bl	80032c8 <__NVIC_SetPriorityGrouping>
}
 8003476:	bf00      	nop
 8003478:	3708      	adds	r7, #8
 800347a:	46bd      	mov	sp, r7
 800347c:	bd80      	pop	{r7, pc}

0800347e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800347e:	b580      	push	{r7, lr}
 8003480:	b086      	sub	sp, #24
 8003482:	af00      	add	r7, sp, #0
 8003484:	4603      	mov	r3, r0
 8003486:	60b9      	str	r1, [r7, #8]
 8003488:	607a      	str	r2, [r7, #4]
 800348a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 800348c:	2300      	movs	r3, #0
 800348e:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8003490:	f7ff ff3e 	bl	8003310 <__NVIC_GetPriorityGrouping>
 8003494:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003496:	687a      	ldr	r2, [r7, #4]
 8003498:	68b9      	ldr	r1, [r7, #8]
 800349a:	6978      	ldr	r0, [r7, #20]
 800349c:	f7ff ff8e 	bl	80033bc <NVIC_EncodePriority>
 80034a0:	4602      	mov	r2, r0
 80034a2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80034a6:	4611      	mov	r1, r2
 80034a8:	4618      	mov	r0, r3
 80034aa:	f7ff ff5d 	bl	8003368 <__NVIC_SetPriority>
}
 80034ae:	bf00      	nop
 80034b0:	3718      	adds	r7, #24
 80034b2:	46bd      	mov	sp, r7
 80034b4:	bd80      	pop	{r7, pc}

080034b6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80034b6:	b580      	push	{r7, lr}
 80034b8:	b082      	sub	sp, #8
 80034ba:	af00      	add	r7, sp, #0
 80034bc:	4603      	mov	r3, r0
 80034be:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80034c0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80034c4:	4618      	mov	r0, r3
 80034c6:	f7ff ff31 	bl	800332c <__NVIC_EnableIRQ>
}
 80034ca:	bf00      	nop
 80034cc:	3708      	adds	r7, #8
 80034ce:	46bd      	mov	sp, r7
 80034d0:	bd80      	pop	{r7, pc}

080034d2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80034d2:	b580      	push	{r7, lr}
 80034d4:	b082      	sub	sp, #8
 80034d6:	af00      	add	r7, sp, #0
 80034d8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80034da:	6878      	ldr	r0, [r7, #4]
 80034dc:	f7ff ffa2 	bl	8003424 <SysTick_Config>
 80034e0:	4603      	mov	r3, r0
}
 80034e2:	4618      	mov	r0, r3
 80034e4:	3708      	adds	r7, #8
 80034e6:	46bd      	mov	sp, r7
 80034e8:	bd80      	pop	{r7, pc}
	...

080034ec <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80034ec:	b480      	push	{r7}
 80034ee:	b087      	sub	sp, #28
 80034f0:	af00      	add	r7, sp, #0
 80034f2:	6078      	str	r0, [r7, #4]
 80034f4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80034f6:	2300      	movs	r3, #0
 80034f8:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80034fa:	e17f      	b.n	80037fc <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80034fc:	683b      	ldr	r3, [r7, #0]
 80034fe:	681a      	ldr	r2, [r3, #0]
 8003500:	2101      	movs	r1, #1
 8003502:	697b      	ldr	r3, [r7, #20]
 8003504:	fa01 f303 	lsl.w	r3, r1, r3
 8003508:	4013      	ands	r3, r2
 800350a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800350c:	68fb      	ldr	r3, [r7, #12]
 800350e:	2b00      	cmp	r3, #0
 8003510:	f000 8171 	beq.w	80037f6 <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003514:	683b      	ldr	r3, [r7, #0]
 8003516:	685b      	ldr	r3, [r3, #4]
 8003518:	f003 0303 	and.w	r3, r3, #3
 800351c:	2b01      	cmp	r3, #1
 800351e:	d005      	beq.n	800352c <HAL_GPIO_Init+0x40>
 8003520:	683b      	ldr	r3, [r7, #0]
 8003522:	685b      	ldr	r3, [r3, #4]
 8003524:	f003 0303 	and.w	r3, r3, #3
 8003528:	2b02      	cmp	r3, #2
 800352a:	d130      	bne.n	800358e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	689b      	ldr	r3, [r3, #8]
 8003530:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8003532:	697b      	ldr	r3, [r7, #20]
 8003534:	005b      	lsls	r3, r3, #1
 8003536:	2203      	movs	r2, #3
 8003538:	fa02 f303 	lsl.w	r3, r2, r3
 800353c:	43db      	mvns	r3, r3
 800353e:	693a      	ldr	r2, [r7, #16]
 8003540:	4013      	ands	r3, r2
 8003542:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8003544:	683b      	ldr	r3, [r7, #0]
 8003546:	68da      	ldr	r2, [r3, #12]
 8003548:	697b      	ldr	r3, [r7, #20]
 800354a:	005b      	lsls	r3, r3, #1
 800354c:	fa02 f303 	lsl.w	r3, r2, r3
 8003550:	693a      	ldr	r2, [r7, #16]
 8003552:	4313      	orrs	r3, r2
 8003554:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	693a      	ldr	r2, [r7, #16]
 800355a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	685b      	ldr	r3, [r3, #4]
 8003560:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8003562:	2201      	movs	r2, #1
 8003564:	697b      	ldr	r3, [r7, #20]
 8003566:	fa02 f303 	lsl.w	r3, r2, r3
 800356a:	43db      	mvns	r3, r3
 800356c:	693a      	ldr	r2, [r7, #16]
 800356e:	4013      	ands	r3, r2
 8003570:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003572:	683b      	ldr	r3, [r7, #0]
 8003574:	685b      	ldr	r3, [r3, #4]
 8003576:	091b      	lsrs	r3, r3, #4
 8003578:	f003 0201 	and.w	r2, r3, #1
 800357c:	697b      	ldr	r3, [r7, #20]
 800357e:	fa02 f303 	lsl.w	r3, r2, r3
 8003582:	693a      	ldr	r2, [r7, #16]
 8003584:	4313      	orrs	r3, r2
 8003586:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	693a      	ldr	r2, [r7, #16]
 800358c:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 800358e:	683b      	ldr	r3, [r7, #0]
 8003590:	685b      	ldr	r3, [r3, #4]
 8003592:	f003 0303 	and.w	r3, r3, #3
 8003596:	2b03      	cmp	r3, #3
 8003598:	d118      	bne.n	80035cc <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800359e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 80035a0:	2201      	movs	r2, #1
 80035a2:	697b      	ldr	r3, [r7, #20]
 80035a4:	fa02 f303 	lsl.w	r3, r2, r3
 80035a8:	43db      	mvns	r3, r3
 80035aa:	693a      	ldr	r2, [r7, #16]
 80035ac:	4013      	ands	r3, r2
 80035ae:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 80035b0:	683b      	ldr	r3, [r7, #0]
 80035b2:	685b      	ldr	r3, [r3, #4]
 80035b4:	08db      	lsrs	r3, r3, #3
 80035b6:	f003 0201 	and.w	r2, r3, #1
 80035ba:	697b      	ldr	r3, [r7, #20]
 80035bc:	fa02 f303 	lsl.w	r3, r2, r3
 80035c0:	693a      	ldr	r2, [r7, #16]
 80035c2:	4313      	orrs	r3, r2
 80035c4:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	693a      	ldr	r2, [r7, #16]
 80035ca:	62da      	str	r2, [r3, #44]	@ 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80035cc:	683b      	ldr	r3, [r7, #0]
 80035ce:	685b      	ldr	r3, [r3, #4]
 80035d0:	f003 0303 	and.w	r3, r3, #3
 80035d4:	2b03      	cmp	r3, #3
 80035d6:	d017      	beq.n	8003608 <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	68db      	ldr	r3, [r3, #12]
 80035dc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80035de:	697b      	ldr	r3, [r7, #20]
 80035e0:	005b      	lsls	r3, r3, #1
 80035e2:	2203      	movs	r2, #3
 80035e4:	fa02 f303 	lsl.w	r3, r2, r3
 80035e8:	43db      	mvns	r3, r3
 80035ea:	693a      	ldr	r2, [r7, #16]
 80035ec:	4013      	ands	r3, r2
 80035ee:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80035f0:	683b      	ldr	r3, [r7, #0]
 80035f2:	689a      	ldr	r2, [r3, #8]
 80035f4:	697b      	ldr	r3, [r7, #20]
 80035f6:	005b      	lsls	r3, r3, #1
 80035f8:	fa02 f303 	lsl.w	r3, r2, r3
 80035fc:	693a      	ldr	r2, [r7, #16]
 80035fe:	4313      	orrs	r3, r2
 8003600:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	693a      	ldr	r2, [r7, #16]
 8003606:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003608:	683b      	ldr	r3, [r7, #0]
 800360a:	685b      	ldr	r3, [r3, #4]
 800360c:	f003 0303 	and.w	r3, r3, #3
 8003610:	2b02      	cmp	r3, #2
 8003612:	d123      	bne.n	800365c <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8003614:	697b      	ldr	r3, [r7, #20]
 8003616:	08da      	lsrs	r2, r3, #3
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	3208      	adds	r2, #8
 800361c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003620:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8003622:	697b      	ldr	r3, [r7, #20]
 8003624:	f003 0307 	and.w	r3, r3, #7
 8003628:	009b      	lsls	r3, r3, #2
 800362a:	220f      	movs	r2, #15
 800362c:	fa02 f303 	lsl.w	r3, r2, r3
 8003630:	43db      	mvns	r3, r3
 8003632:	693a      	ldr	r2, [r7, #16]
 8003634:	4013      	ands	r3, r2
 8003636:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8003638:	683b      	ldr	r3, [r7, #0]
 800363a:	691a      	ldr	r2, [r3, #16]
 800363c:	697b      	ldr	r3, [r7, #20]
 800363e:	f003 0307 	and.w	r3, r3, #7
 8003642:	009b      	lsls	r3, r3, #2
 8003644:	fa02 f303 	lsl.w	r3, r2, r3
 8003648:	693a      	ldr	r2, [r7, #16]
 800364a:	4313      	orrs	r3, r2
 800364c:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 800364e:	697b      	ldr	r3, [r7, #20]
 8003650:	08da      	lsrs	r2, r3, #3
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	3208      	adds	r2, #8
 8003656:	6939      	ldr	r1, [r7, #16]
 8003658:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	681b      	ldr	r3, [r3, #0]
 8003660:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8003662:	697b      	ldr	r3, [r7, #20]
 8003664:	005b      	lsls	r3, r3, #1
 8003666:	2203      	movs	r2, #3
 8003668:	fa02 f303 	lsl.w	r3, r2, r3
 800366c:	43db      	mvns	r3, r3
 800366e:	693a      	ldr	r2, [r7, #16]
 8003670:	4013      	ands	r3, r2
 8003672:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8003674:	683b      	ldr	r3, [r7, #0]
 8003676:	685b      	ldr	r3, [r3, #4]
 8003678:	f003 0203 	and.w	r2, r3, #3
 800367c:	697b      	ldr	r3, [r7, #20]
 800367e:	005b      	lsls	r3, r3, #1
 8003680:	fa02 f303 	lsl.w	r3, r2, r3
 8003684:	693a      	ldr	r2, [r7, #16]
 8003686:	4313      	orrs	r3, r2
 8003688:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	693a      	ldr	r2, [r7, #16]
 800368e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8003690:	683b      	ldr	r3, [r7, #0]
 8003692:	685b      	ldr	r3, [r3, #4]
 8003694:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003698:	2b00      	cmp	r3, #0
 800369a:	f000 80ac 	beq.w	80037f6 <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800369e:	4b5f      	ldr	r3, [pc, #380]	@ (800381c <HAL_GPIO_Init+0x330>)
 80036a0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80036a2:	4a5e      	ldr	r2, [pc, #376]	@ (800381c <HAL_GPIO_Init+0x330>)
 80036a4:	f043 0301 	orr.w	r3, r3, #1
 80036a8:	6613      	str	r3, [r2, #96]	@ 0x60
 80036aa:	4b5c      	ldr	r3, [pc, #368]	@ (800381c <HAL_GPIO_Init+0x330>)
 80036ac:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80036ae:	f003 0301 	and.w	r3, r3, #1
 80036b2:	60bb      	str	r3, [r7, #8]
 80036b4:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80036b6:	4a5a      	ldr	r2, [pc, #360]	@ (8003820 <HAL_GPIO_Init+0x334>)
 80036b8:	697b      	ldr	r3, [r7, #20]
 80036ba:	089b      	lsrs	r3, r3, #2
 80036bc:	3302      	adds	r3, #2
 80036be:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80036c2:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80036c4:	697b      	ldr	r3, [r7, #20]
 80036c6:	f003 0303 	and.w	r3, r3, #3
 80036ca:	009b      	lsls	r3, r3, #2
 80036cc:	220f      	movs	r2, #15
 80036ce:	fa02 f303 	lsl.w	r3, r2, r3
 80036d2:	43db      	mvns	r3, r3
 80036d4:	693a      	ldr	r2, [r7, #16]
 80036d6:	4013      	ands	r3, r2
 80036d8:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 80036e0:	d025      	beq.n	800372e <HAL_GPIO_Init+0x242>
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	4a4f      	ldr	r2, [pc, #316]	@ (8003824 <HAL_GPIO_Init+0x338>)
 80036e6:	4293      	cmp	r3, r2
 80036e8:	d01f      	beq.n	800372a <HAL_GPIO_Init+0x23e>
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	4a4e      	ldr	r2, [pc, #312]	@ (8003828 <HAL_GPIO_Init+0x33c>)
 80036ee:	4293      	cmp	r3, r2
 80036f0:	d019      	beq.n	8003726 <HAL_GPIO_Init+0x23a>
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	4a4d      	ldr	r2, [pc, #308]	@ (800382c <HAL_GPIO_Init+0x340>)
 80036f6:	4293      	cmp	r3, r2
 80036f8:	d013      	beq.n	8003722 <HAL_GPIO_Init+0x236>
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	4a4c      	ldr	r2, [pc, #304]	@ (8003830 <HAL_GPIO_Init+0x344>)
 80036fe:	4293      	cmp	r3, r2
 8003700:	d00d      	beq.n	800371e <HAL_GPIO_Init+0x232>
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	4a4b      	ldr	r2, [pc, #300]	@ (8003834 <HAL_GPIO_Init+0x348>)
 8003706:	4293      	cmp	r3, r2
 8003708:	d007      	beq.n	800371a <HAL_GPIO_Init+0x22e>
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	4a4a      	ldr	r2, [pc, #296]	@ (8003838 <HAL_GPIO_Init+0x34c>)
 800370e:	4293      	cmp	r3, r2
 8003710:	d101      	bne.n	8003716 <HAL_GPIO_Init+0x22a>
 8003712:	2306      	movs	r3, #6
 8003714:	e00c      	b.n	8003730 <HAL_GPIO_Init+0x244>
 8003716:	2307      	movs	r3, #7
 8003718:	e00a      	b.n	8003730 <HAL_GPIO_Init+0x244>
 800371a:	2305      	movs	r3, #5
 800371c:	e008      	b.n	8003730 <HAL_GPIO_Init+0x244>
 800371e:	2304      	movs	r3, #4
 8003720:	e006      	b.n	8003730 <HAL_GPIO_Init+0x244>
 8003722:	2303      	movs	r3, #3
 8003724:	e004      	b.n	8003730 <HAL_GPIO_Init+0x244>
 8003726:	2302      	movs	r3, #2
 8003728:	e002      	b.n	8003730 <HAL_GPIO_Init+0x244>
 800372a:	2301      	movs	r3, #1
 800372c:	e000      	b.n	8003730 <HAL_GPIO_Init+0x244>
 800372e:	2300      	movs	r3, #0
 8003730:	697a      	ldr	r2, [r7, #20]
 8003732:	f002 0203 	and.w	r2, r2, #3
 8003736:	0092      	lsls	r2, r2, #2
 8003738:	4093      	lsls	r3, r2
 800373a:	693a      	ldr	r2, [r7, #16]
 800373c:	4313      	orrs	r3, r2
 800373e:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8003740:	4937      	ldr	r1, [pc, #220]	@ (8003820 <HAL_GPIO_Init+0x334>)
 8003742:	697b      	ldr	r3, [r7, #20]
 8003744:	089b      	lsrs	r3, r3, #2
 8003746:	3302      	adds	r3, #2
 8003748:	693a      	ldr	r2, [r7, #16]
 800374a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800374e:	4b3b      	ldr	r3, [pc, #236]	@ (800383c <HAL_GPIO_Init+0x350>)
 8003750:	689b      	ldr	r3, [r3, #8]
 8003752:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003754:	68fb      	ldr	r3, [r7, #12]
 8003756:	43db      	mvns	r3, r3
 8003758:	693a      	ldr	r2, [r7, #16]
 800375a:	4013      	ands	r3, r2
 800375c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800375e:	683b      	ldr	r3, [r7, #0]
 8003760:	685b      	ldr	r3, [r3, #4]
 8003762:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003766:	2b00      	cmp	r3, #0
 8003768:	d003      	beq.n	8003772 <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 800376a:	693a      	ldr	r2, [r7, #16]
 800376c:	68fb      	ldr	r3, [r7, #12]
 800376e:	4313      	orrs	r3, r2
 8003770:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8003772:	4a32      	ldr	r2, [pc, #200]	@ (800383c <HAL_GPIO_Init+0x350>)
 8003774:	693b      	ldr	r3, [r7, #16]
 8003776:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8003778:	4b30      	ldr	r3, [pc, #192]	@ (800383c <HAL_GPIO_Init+0x350>)
 800377a:	68db      	ldr	r3, [r3, #12]
 800377c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800377e:	68fb      	ldr	r3, [r7, #12]
 8003780:	43db      	mvns	r3, r3
 8003782:	693a      	ldr	r2, [r7, #16]
 8003784:	4013      	ands	r3, r2
 8003786:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8003788:	683b      	ldr	r3, [r7, #0]
 800378a:	685b      	ldr	r3, [r3, #4]
 800378c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003790:	2b00      	cmp	r3, #0
 8003792:	d003      	beq.n	800379c <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8003794:	693a      	ldr	r2, [r7, #16]
 8003796:	68fb      	ldr	r3, [r7, #12]
 8003798:	4313      	orrs	r3, r2
 800379a:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800379c:	4a27      	ldr	r2, [pc, #156]	@ (800383c <HAL_GPIO_Init+0x350>)
 800379e:	693b      	ldr	r3, [r7, #16]
 80037a0:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 80037a2:	4b26      	ldr	r3, [pc, #152]	@ (800383c <HAL_GPIO_Init+0x350>)
 80037a4:	685b      	ldr	r3, [r3, #4]
 80037a6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80037a8:	68fb      	ldr	r3, [r7, #12]
 80037aa:	43db      	mvns	r3, r3
 80037ac:	693a      	ldr	r2, [r7, #16]
 80037ae:	4013      	ands	r3, r2
 80037b0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80037b2:	683b      	ldr	r3, [r7, #0]
 80037b4:	685b      	ldr	r3, [r3, #4]
 80037b6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80037ba:	2b00      	cmp	r3, #0
 80037bc:	d003      	beq.n	80037c6 <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 80037be:	693a      	ldr	r2, [r7, #16]
 80037c0:	68fb      	ldr	r3, [r7, #12]
 80037c2:	4313      	orrs	r3, r2
 80037c4:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80037c6:	4a1d      	ldr	r2, [pc, #116]	@ (800383c <HAL_GPIO_Init+0x350>)
 80037c8:	693b      	ldr	r3, [r7, #16]
 80037ca:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 80037cc:	4b1b      	ldr	r3, [pc, #108]	@ (800383c <HAL_GPIO_Init+0x350>)
 80037ce:	681b      	ldr	r3, [r3, #0]
 80037d0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80037d2:	68fb      	ldr	r3, [r7, #12]
 80037d4:	43db      	mvns	r3, r3
 80037d6:	693a      	ldr	r2, [r7, #16]
 80037d8:	4013      	ands	r3, r2
 80037da:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80037dc:	683b      	ldr	r3, [r7, #0]
 80037de:	685b      	ldr	r3, [r3, #4]
 80037e0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80037e4:	2b00      	cmp	r3, #0
 80037e6:	d003      	beq.n	80037f0 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 80037e8:	693a      	ldr	r2, [r7, #16]
 80037ea:	68fb      	ldr	r3, [r7, #12]
 80037ec:	4313      	orrs	r3, r2
 80037ee:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80037f0:	4a12      	ldr	r2, [pc, #72]	@ (800383c <HAL_GPIO_Init+0x350>)
 80037f2:	693b      	ldr	r3, [r7, #16]
 80037f4:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80037f6:	697b      	ldr	r3, [r7, #20]
 80037f8:	3301      	adds	r3, #1
 80037fa:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80037fc:	683b      	ldr	r3, [r7, #0]
 80037fe:	681a      	ldr	r2, [r3, #0]
 8003800:	697b      	ldr	r3, [r7, #20]
 8003802:	fa22 f303 	lsr.w	r3, r2, r3
 8003806:	2b00      	cmp	r3, #0
 8003808:	f47f ae78 	bne.w	80034fc <HAL_GPIO_Init+0x10>
  }
}
 800380c:	bf00      	nop
 800380e:	bf00      	nop
 8003810:	371c      	adds	r7, #28
 8003812:	46bd      	mov	sp, r7
 8003814:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003818:	4770      	bx	lr
 800381a:	bf00      	nop
 800381c:	40021000 	.word	0x40021000
 8003820:	40010000 	.word	0x40010000
 8003824:	48000400 	.word	0x48000400
 8003828:	48000800 	.word	0x48000800
 800382c:	48000c00 	.word	0x48000c00
 8003830:	48001000 	.word	0x48001000
 8003834:	48001400 	.word	0x48001400
 8003838:	48001800 	.word	0x48001800
 800383c:	40010400 	.word	0x40010400

08003840 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003840:	b480      	push	{r7}
 8003842:	b083      	sub	sp, #12
 8003844:	af00      	add	r7, sp, #0
 8003846:	6078      	str	r0, [r7, #4]
 8003848:	460b      	mov	r3, r1
 800384a:	807b      	strh	r3, [r7, #2]
 800384c:	4613      	mov	r3, r2
 800384e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003850:	787b      	ldrb	r3, [r7, #1]
 8003852:	2b00      	cmp	r3, #0
 8003854:	d003      	beq.n	800385e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8003856:	887a      	ldrh	r2, [r7, #2]
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800385c:	e002      	b.n	8003864 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800385e:	887a      	ldrh	r2, [r7, #2]
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8003864:	bf00      	nop
 8003866:	370c      	adds	r7, #12
 8003868:	46bd      	mov	sp, r7
 800386a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800386e:	4770      	bx	lr

08003870 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003870:	b580      	push	{r7, lr}
 8003872:	b082      	sub	sp, #8
 8003874:	af00      	add	r7, sp, #0
 8003876:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	2b00      	cmp	r3, #0
 800387c:	d101      	bne.n	8003882 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800387e:	2301      	movs	r3, #1
 8003880:	e08d      	b.n	800399e <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003888:	b2db      	uxtb	r3, r3
 800388a:	2b00      	cmp	r3, #0
 800388c:	d106      	bne.n	800389c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	2200      	movs	r2, #0
 8003892:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8003896:	6878      	ldr	r0, [r7, #4]
 8003898:	f7fd fea6 	bl	80015e8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	2224      	movs	r2, #36	@ 0x24
 80038a0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	681b      	ldr	r3, [r3, #0]
 80038a8:	681a      	ldr	r2, [r3, #0]
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	681b      	ldr	r3, [r3, #0]
 80038ae:	f022 0201 	bic.w	r2, r2, #1
 80038b2:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	685a      	ldr	r2, [r3, #4]
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	681b      	ldr	r3, [r3, #0]
 80038bc:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80038c0:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	681b      	ldr	r3, [r3, #0]
 80038c6:	689a      	ldr	r2, [r3, #8]
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	681b      	ldr	r3, [r3, #0]
 80038cc:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80038d0:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	68db      	ldr	r3, [r3, #12]
 80038d6:	2b01      	cmp	r3, #1
 80038d8:	d107      	bne.n	80038ea <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	689a      	ldr	r2, [r3, #8]
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	681b      	ldr	r3, [r3, #0]
 80038e2:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80038e6:	609a      	str	r2, [r3, #8]
 80038e8:	e006      	b.n	80038f8 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	689a      	ldr	r2, [r3, #8]
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	681b      	ldr	r3, [r3, #0]
 80038f2:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 80038f6:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	68db      	ldr	r3, [r3, #12]
 80038fc:	2b02      	cmp	r3, #2
 80038fe:	d108      	bne.n	8003912 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	681b      	ldr	r3, [r3, #0]
 8003904:	685a      	ldr	r2, [r3, #4]
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	681b      	ldr	r3, [r3, #0]
 800390a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800390e:	605a      	str	r2, [r3, #4]
 8003910:	e007      	b.n	8003922 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	681b      	ldr	r3, [r3, #0]
 8003916:	685a      	ldr	r2, [r3, #4]
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	681b      	ldr	r3, [r3, #0]
 800391c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003920:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	681b      	ldr	r3, [r3, #0]
 8003926:	685b      	ldr	r3, [r3, #4]
 8003928:	687a      	ldr	r2, [r7, #4]
 800392a:	6812      	ldr	r2, [r2, #0]
 800392c:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8003930:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003934:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	681b      	ldr	r3, [r3, #0]
 800393a:	68da      	ldr	r2, [r3, #12]
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	681b      	ldr	r3, [r3, #0]
 8003940:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8003944:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	691a      	ldr	r2, [r3, #16]
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	695b      	ldr	r3, [r3, #20]
 800394e:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	699b      	ldr	r3, [r3, #24]
 8003956:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	681b      	ldr	r3, [r3, #0]
 800395c:	430a      	orrs	r2, r1
 800395e:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	69d9      	ldr	r1, [r3, #28]
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	6a1a      	ldr	r2, [r3, #32]
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	681b      	ldr	r3, [r3, #0]
 800396c:	430a      	orrs	r2, r1
 800396e:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	681b      	ldr	r3, [r3, #0]
 8003974:	681a      	ldr	r2, [r3, #0]
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	681b      	ldr	r3, [r3, #0]
 800397a:	f042 0201 	orr.w	r2, r2, #1
 800397e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	2200      	movs	r2, #0
 8003984:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	2220      	movs	r2, #32
 800398a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	2200      	movs	r2, #0
 8003992:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	2200      	movs	r2, #0
 8003998:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 800399c:	2300      	movs	r3, #0
}
 800399e:	4618      	mov	r0, r3
 80039a0:	3708      	adds	r7, #8
 80039a2:	46bd      	mov	sp, r7
 80039a4:	bd80      	pop	{r7, pc}

080039a6 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80039a6:	b480      	push	{r7}
 80039a8:	b083      	sub	sp, #12
 80039aa:	af00      	add	r7, sp, #0
 80039ac:	6078      	str	r0, [r7, #4]
 80039ae:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80039b6:	b2db      	uxtb	r3, r3
 80039b8:	2b20      	cmp	r3, #32
 80039ba:	d138      	bne.n	8003a2e <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80039c2:	2b01      	cmp	r3, #1
 80039c4:	d101      	bne.n	80039ca <HAL_I2CEx_ConfigAnalogFilter+0x24>
 80039c6:	2302      	movs	r3, #2
 80039c8:	e032      	b.n	8003a30 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	2201      	movs	r2, #1
 80039ce:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	2224      	movs	r2, #36	@ 0x24
 80039d6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	681b      	ldr	r3, [r3, #0]
 80039de:	681a      	ldr	r2, [r3, #0]
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	681b      	ldr	r3, [r3, #0]
 80039e4:	f022 0201 	bic.w	r2, r2, #1
 80039e8:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	681b      	ldr	r3, [r3, #0]
 80039ee:	681a      	ldr	r2, [r3, #0]
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	681b      	ldr	r3, [r3, #0]
 80039f4:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80039f8:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	681b      	ldr	r3, [r3, #0]
 80039fe:	6819      	ldr	r1, [r3, #0]
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	681b      	ldr	r3, [r3, #0]
 8003a04:	683a      	ldr	r2, [r7, #0]
 8003a06:	430a      	orrs	r2, r1
 8003a08:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	681b      	ldr	r3, [r3, #0]
 8003a0e:	681a      	ldr	r2, [r3, #0]
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	681b      	ldr	r3, [r3, #0]
 8003a14:	f042 0201 	orr.w	r2, r2, #1
 8003a18:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	2220      	movs	r2, #32
 8003a1e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	2200      	movs	r2, #0
 8003a26:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8003a2a:	2300      	movs	r3, #0
 8003a2c:	e000      	b.n	8003a30 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8003a2e:	2302      	movs	r3, #2
  }
}
 8003a30:	4618      	mov	r0, r3
 8003a32:	370c      	adds	r7, #12
 8003a34:	46bd      	mov	sp, r7
 8003a36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a3a:	4770      	bx	lr

08003a3c <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8003a3c:	b480      	push	{r7}
 8003a3e:	b085      	sub	sp, #20
 8003a40:	af00      	add	r7, sp, #0
 8003a42:	6078      	str	r0, [r7, #4]
 8003a44:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003a4c:	b2db      	uxtb	r3, r3
 8003a4e:	2b20      	cmp	r3, #32
 8003a50:	d139      	bne.n	8003ac6 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003a58:	2b01      	cmp	r3, #1
 8003a5a:	d101      	bne.n	8003a60 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8003a5c:	2302      	movs	r3, #2
 8003a5e:	e033      	b.n	8003ac8 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	2201      	movs	r2, #1
 8003a64:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	2224      	movs	r2, #36	@ 0x24
 8003a6c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	681b      	ldr	r3, [r3, #0]
 8003a74:	681a      	ldr	r2, [r3, #0]
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	681b      	ldr	r3, [r3, #0]
 8003a7a:	f022 0201 	bic.w	r2, r2, #1
 8003a7e:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	681b      	ldr	r3, [r3, #0]
 8003a84:	681b      	ldr	r3, [r3, #0]
 8003a86:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8003a88:	68fb      	ldr	r3, [r7, #12]
 8003a8a:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8003a8e:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8003a90:	683b      	ldr	r3, [r7, #0]
 8003a92:	021b      	lsls	r3, r3, #8
 8003a94:	68fa      	ldr	r2, [r7, #12]
 8003a96:	4313      	orrs	r3, r2
 8003a98:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	681b      	ldr	r3, [r3, #0]
 8003a9e:	68fa      	ldr	r2, [r7, #12]
 8003aa0:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	681b      	ldr	r3, [r3, #0]
 8003aa6:	681a      	ldr	r2, [r3, #0]
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	681b      	ldr	r3, [r3, #0]
 8003aac:	f042 0201 	orr.w	r2, r2, #1
 8003ab0:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	2220      	movs	r2, #32
 8003ab6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	2200      	movs	r2, #0
 8003abe:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8003ac2:	2300      	movs	r3, #0
 8003ac4:	e000      	b.n	8003ac8 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8003ac6:	2302      	movs	r3, #2
  }
}
 8003ac8:	4618      	mov	r0, r3
 8003aca:	3714      	adds	r7, #20
 8003acc:	46bd      	mov	sp, r7
 8003ace:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ad2:	4770      	bx	lr

08003ad4 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8003ad4:	b480      	push	{r7}
 8003ad6:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8003ad8:	4b04      	ldr	r3, [pc, #16]	@ (8003aec <HAL_PWREx_GetVoltageRange+0x18>)
 8003ada:	681b      	ldr	r3, [r3, #0]
 8003adc:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 8003ae0:	4618      	mov	r0, r3
 8003ae2:	46bd      	mov	sp, r7
 8003ae4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ae8:	4770      	bx	lr
 8003aea:	bf00      	nop
 8003aec:	40007000 	.word	0x40007000

08003af0 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8003af0:	b480      	push	{r7}
 8003af2:	b085      	sub	sp, #20
 8003af4:	af00      	add	r7, sp, #0
 8003af6:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003afe:	d130      	bne.n	8003b62 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8003b00:	4b23      	ldr	r3, [pc, #140]	@ (8003b90 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003b02:	681b      	ldr	r3, [r3, #0]
 8003b04:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8003b08:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003b0c:	d038      	beq.n	8003b80 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8003b0e:	4b20      	ldr	r3, [pc, #128]	@ (8003b90 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003b10:	681b      	ldr	r3, [r3, #0]
 8003b12:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8003b16:	4a1e      	ldr	r2, [pc, #120]	@ (8003b90 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003b18:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8003b1c:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8003b1e:	4b1d      	ldr	r3, [pc, #116]	@ (8003b94 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8003b20:	681b      	ldr	r3, [r3, #0]
 8003b22:	2232      	movs	r2, #50	@ 0x32
 8003b24:	fb02 f303 	mul.w	r3, r2, r3
 8003b28:	4a1b      	ldr	r2, [pc, #108]	@ (8003b98 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8003b2a:	fba2 2303 	umull	r2, r3, r2, r3
 8003b2e:	0c9b      	lsrs	r3, r3, #18
 8003b30:	3301      	adds	r3, #1
 8003b32:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003b34:	e002      	b.n	8003b3c <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8003b36:	68fb      	ldr	r3, [r7, #12]
 8003b38:	3b01      	subs	r3, #1
 8003b3a:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003b3c:	4b14      	ldr	r3, [pc, #80]	@ (8003b90 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003b3e:	695b      	ldr	r3, [r3, #20]
 8003b40:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003b44:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003b48:	d102      	bne.n	8003b50 <HAL_PWREx_ControlVoltageScaling+0x60>
 8003b4a:	68fb      	ldr	r3, [r7, #12]
 8003b4c:	2b00      	cmp	r3, #0
 8003b4e:	d1f2      	bne.n	8003b36 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8003b50:	4b0f      	ldr	r3, [pc, #60]	@ (8003b90 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003b52:	695b      	ldr	r3, [r3, #20]
 8003b54:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003b58:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003b5c:	d110      	bne.n	8003b80 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8003b5e:	2303      	movs	r3, #3
 8003b60:	e00f      	b.n	8003b82 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8003b62:	4b0b      	ldr	r3, [pc, #44]	@ (8003b90 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003b64:	681b      	ldr	r3, [r3, #0]
 8003b66:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8003b6a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003b6e:	d007      	beq.n	8003b80 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8003b70:	4b07      	ldr	r3, [pc, #28]	@ (8003b90 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003b72:	681b      	ldr	r3, [r3, #0]
 8003b74:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8003b78:	4a05      	ldr	r2, [pc, #20]	@ (8003b90 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8003b7a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8003b7e:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8003b80:	2300      	movs	r3, #0
}
 8003b82:	4618      	mov	r0, r3
 8003b84:	3714      	adds	r7, #20
 8003b86:	46bd      	mov	sp, r7
 8003b88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b8c:	4770      	bx	lr
 8003b8e:	bf00      	nop
 8003b90:	40007000 	.word	0x40007000
 8003b94:	20000000 	.word	0x20000000
 8003b98:	431bde83 	.word	0x431bde83

08003b9c <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003b9c:	b580      	push	{r7, lr}
 8003b9e:	b088      	sub	sp, #32
 8003ba0:	af00      	add	r7, sp, #0
 8003ba2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	2b00      	cmp	r3, #0
 8003ba8:	d101      	bne.n	8003bae <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003baa:	2301      	movs	r3, #1
 8003bac:	e3ca      	b.n	8004344 <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003bae:	4b97      	ldr	r3, [pc, #604]	@ (8003e0c <HAL_RCC_OscConfig+0x270>)
 8003bb0:	689b      	ldr	r3, [r3, #8]
 8003bb2:	f003 030c 	and.w	r3, r3, #12
 8003bb6:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003bb8:	4b94      	ldr	r3, [pc, #592]	@ (8003e0c <HAL_RCC_OscConfig+0x270>)
 8003bba:	68db      	ldr	r3, [r3, #12]
 8003bbc:	f003 0303 	and.w	r3, r3, #3
 8003bc0:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	681b      	ldr	r3, [r3, #0]
 8003bc6:	f003 0310 	and.w	r3, r3, #16
 8003bca:	2b00      	cmp	r3, #0
 8003bcc:	f000 80e4 	beq.w	8003d98 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8003bd0:	69bb      	ldr	r3, [r7, #24]
 8003bd2:	2b00      	cmp	r3, #0
 8003bd4:	d007      	beq.n	8003be6 <HAL_RCC_OscConfig+0x4a>
 8003bd6:	69bb      	ldr	r3, [r7, #24]
 8003bd8:	2b0c      	cmp	r3, #12
 8003bda:	f040 808b 	bne.w	8003cf4 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8003bde:	697b      	ldr	r3, [r7, #20]
 8003be0:	2b01      	cmp	r3, #1
 8003be2:	f040 8087 	bne.w	8003cf4 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8003be6:	4b89      	ldr	r3, [pc, #548]	@ (8003e0c <HAL_RCC_OscConfig+0x270>)
 8003be8:	681b      	ldr	r3, [r3, #0]
 8003bea:	f003 0302 	and.w	r3, r3, #2
 8003bee:	2b00      	cmp	r3, #0
 8003bf0:	d005      	beq.n	8003bfe <HAL_RCC_OscConfig+0x62>
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	699b      	ldr	r3, [r3, #24]
 8003bf6:	2b00      	cmp	r3, #0
 8003bf8:	d101      	bne.n	8003bfe <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 8003bfa:	2301      	movs	r3, #1
 8003bfc:	e3a2      	b.n	8004344 <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	6a1a      	ldr	r2, [r3, #32]
 8003c02:	4b82      	ldr	r3, [pc, #520]	@ (8003e0c <HAL_RCC_OscConfig+0x270>)
 8003c04:	681b      	ldr	r3, [r3, #0]
 8003c06:	f003 0308 	and.w	r3, r3, #8
 8003c0a:	2b00      	cmp	r3, #0
 8003c0c:	d004      	beq.n	8003c18 <HAL_RCC_OscConfig+0x7c>
 8003c0e:	4b7f      	ldr	r3, [pc, #508]	@ (8003e0c <HAL_RCC_OscConfig+0x270>)
 8003c10:	681b      	ldr	r3, [r3, #0]
 8003c12:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003c16:	e005      	b.n	8003c24 <HAL_RCC_OscConfig+0x88>
 8003c18:	4b7c      	ldr	r3, [pc, #496]	@ (8003e0c <HAL_RCC_OscConfig+0x270>)
 8003c1a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003c1e:	091b      	lsrs	r3, r3, #4
 8003c20:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003c24:	4293      	cmp	r3, r2
 8003c26:	d223      	bcs.n	8003c70 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	6a1b      	ldr	r3, [r3, #32]
 8003c2c:	4618      	mov	r0, r3
 8003c2e:	f000 fd55 	bl	80046dc <RCC_SetFlashLatencyFromMSIRange>
 8003c32:	4603      	mov	r3, r0
 8003c34:	2b00      	cmp	r3, #0
 8003c36:	d001      	beq.n	8003c3c <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8003c38:	2301      	movs	r3, #1
 8003c3a:	e383      	b.n	8004344 <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003c3c:	4b73      	ldr	r3, [pc, #460]	@ (8003e0c <HAL_RCC_OscConfig+0x270>)
 8003c3e:	681b      	ldr	r3, [r3, #0]
 8003c40:	4a72      	ldr	r2, [pc, #456]	@ (8003e0c <HAL_RCC_OscConfig+0x270>)
 8003c42:	f043 0308 	orr.w	r3, r3, #8
 8003c46:	6013      	str	r3, [r2, #0]
 8003c48:	4b70      	ldr	r3, [pc, #448]	@ (8003e0c <HAL_RCC_OscConfig+0x270>)
 8003c4a:	681b      	ldr	r3, [r3, #0]
 8003c4c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	6a1b      	ldr	r3, [r3, #32]
 8003c54:	496d      	ldr	r1, [pc, #436]	@ (8003e0c <HAL_RCC_OscConfig+0x270>)
 8003c56:	4313      	orrs	r3, r2
 8003c58:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003c5a:	4b6c      	ldr	r3, [pc, #432]	@ (8003e0c <HAL_RCC_OscConfig+0x270>)
 8003c5c:	685b      	ldr	r3, [r3, #4]
 8003c5e:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	69db      	ldr	r3, [r3, #28]
 8003c66:	021b      	lsls	r3, r3, #8
 8003c68:	4968      	ldr	r1, [pc, #416]	@ (8003e0c <HAL_RCC_OscConfig+0x270>)
 8003c6a:	4313      	orrs	r3, r2
 8003c6c:	604b      	str	r3, [r1, #4]
 8003c6e:	e025      	b.n	8003cbc <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003c70:	4b66      	ldr	r3, [pc, #408]	@ (8003e0c <HAL_RCC_OscConfig+0x270>)
 8003c72:	681b      	ldr	r3, [r3, #0]
 8003c74:	4a65      	ldr	r2, [pc, #404]	@ (8003e0c <HAL_RCC_OscConfig+0x270>)
 8003c76:	f043 0308 	orr.w	r3, r3, #8
 8003c7a:	6013      	str	r3, [r2, #0]
 8003c7c:	4b63      	ldr	r3, [pc, #396]	@ (8003e0c <HAL_RCC_OscConfig+0x270>)
 8003c7e:	681b      	ldr	r3, [r3, #0]
 8003c80:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	6a1b      	ldr	r3, [r3, #32]
 8003c88:	4960      	ldr	r1, [pc, #384]	@ (8003e0c <HAL_RCC_OscConfig+0x270>)
 8003c8a:	4313      	orrs	r3, r2
 8003c8c:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003c8e:	4b5f      	ldr	r3, [pc, #380]	@ (8003e0c <HAL_RCC_OscConfig+0x270>)
 8003c90:	685b      	ldr	r3, [r3, #4]
 8003c92:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	69db      	ldr	r3, [r3, #28]
 8003c9a:	021b      	lsls	r3, r3, #8
 8003c9c:	495b      	ldr	r1, [pc, #364]	@ (8003e0c <HAL_RCC_OscConfig+0x270>)
 8003c9e:	4313      	orrs	r3, r2
 8003ca0:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003ca2:	69bb      	ldr	r3, [r7, #24]
 8003ca4:	2b00      	cmp	r3, #0
 8003ca6:	d109      	bne.n	8003cbc <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	6a1b      	ldr	r3, [r3, #32]
 8003cac:	4618      	mov	r0, r3
 8003cae:	f000 fd15 	bl	80046dc <RCC_SetFlashLatencyFromMSIRange>
 8003cb2:	4603      	mov	r3, r0
 8003cb4:	2b00      	cmp	r3, #0
 8003cb6:	d001      	beq.n	8003cbc <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8003cb8:	2301      	movs	r3, #1
 8003cba:	e343      	b.n	8004344 <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003cbc:	f000 fc4a 	bl	8004554 <HAL_RCC_GetSysClockFreq>
 8003cc0:	4602      	mov	r2, r0
 8003cc2:	4b52      	ldr	r3, [pc, #328]	@ (8003e0c <HAL_RCC_OscConfig+0x270>)
 8003cc4:	689b      	ldr	r3, [r3, #8]
 8003cc6:	091b      	lsrs	r3, r3, #4
 8003cc8:	f003 030f 	and.w	r3, r3, #15
 8003ccc:	4950      	ldr	r1, [pc, #320]	@ (8003e10 <HAL_RCC_OscConfig+0x274>)
 8003cce:	5ccb      	ldrb	r3, [r1, r3]
 8003cd0:	f003 031f 	and.w	r3, r3, #31
 8003cd4:	fa22 f303 	lsr.w	r3, r2, r3
 8003cd8:	4a4e      	ldr	r2, [pc, #312]	@ (8003e14 <HAL_RCC_OscConfig+0x278>)
 8003cda:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8003cdc:	4b4e      	ldr	r3, [pc, #312]	@ (8003e18 <HAL_RCC_OscConfig+0x27c>)
 8003cde:	681b      	ldr	r3, [r3, #0]
 8003ce0:	4618      	mov	r0, r3
 8003ce2:	f7fe f84f 	bl	8001d84 <HAL_InitTick>
 8003ce6:	4603      	mov	r3, r0
 8003ce8:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8003cea:	7bfb      	ldrb	r3, [r7, #15]
 8003cec:	2b00      	cmp	r3, #0
 8003cee:	d052      	beq.n	8003d96 <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8003cf0:	7bfb      	ldrb	r3, [r7, #15]
 8003cf2:	e327      	b.n	8004344 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	699b      	ldr	r3, [r3, #24]
 8003cf8:	2b00      	cmp	r3, #0
 8003cfa:	d032      	beq.n	8003d62 <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8003cfc:	4b43      	ldr	r3, [pc, #268]	@ (8003e0c <HAL_RCC_OscConfig+0x270>)
 8003cfe:	681b      	ldr	r3, [r3, #0]
 8003d00:	4a42      	ldr	r2, [pc, #264]	@ (8003e0c <HAL_RCC_OscConfig+0x270>)
 8003d02:	f043 0301 	orr.w	r3, r3, #1
 8003d06:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8003d08:	f7fe f88c 	bl	8001e24 <HAL_GetTick>
 8003d0c:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003d0e:	e008      	b.n	8003d22 <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003d10:	f7fe f888 	bl	8001e24 <HAL_GetTick>
 8003d14:	4602      	mov	r2, r0
 8003d16:	693b      	ldr	r3, [r7, #16]
 8003d18:	1ad3      	subs	r3, r2, r3
 8003d1a:	2b02      	cmp	r3, #2
 8003d1c:	d901      	bls.n	8003d22 <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 8003d1e:	2303      	movs	r3, #3
 8003d20:	e310      	b.n	8004344 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003d22:	4b3a      	ldr	r3, [pc, #232]	@ (8003e0c <HAL_RCC_OscConfig+0x270>)
 8003d24:	681b      	ldr	r3, [r3, #0]
 8003d26:	f003 0302 	and.w	r3, r3, #2
 8003d2a:	2b00      	cmp	r3, #0
 8003d2c:	d0f0      	beq.n	8003d10 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003d2e:	4b37      	ldr	r3, [pc, #220]	@ (8003e0c <HAL_RCC_OscConfig+0x270>)
 8003d30:	681b      	ldr	r3, [r3, #0]
 8003d32:	4a36      	ldr	r2, [pc, #216]	@ (8003e0c <HAL_RCC_OscConfig+0x270>)
 8003d34:	f043 0308 	orr.w	r3, r3, #8
 8003d38:	6013      	str	r3, [r2, #0]
 8003d3a:	4b34      	ldr	r3, [pc, #208]	@ (8003e0c <HAL_RCC_OscConfig+0x270>)
 8003d3c:	681b      	ldr	r3, [r3, #0]
 8003d3e:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	6a1b      	ldr	r3, [r3, #32]
 8003d46:	4931      	ldr	r1, [pc, #196]	@ (8003e0c <HAL_RCC_OscConfig+0x270>)
 8003d48:	4313      	orrs	r3, r2
 8003d4a:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003d4c:	4b2f      	ldr	r3, [pc, #188]	@ (8003e0c <HAL_RCC_OscConfig+0x270>)
 8003d4e:	685b      	ldr	r3, [r3, #4]
 8003d50:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	69db      	ldr	r3, [r3, #28]
 8003d58:	021b      	lsls	r3, r3, #8
 8003d5a:	492c      	ldr	r1, [pc, #176]	@ (8003e0c <HAL_RCC_OscConfig+0x270>)
 8003d5c:	4313      	orrs	r3, r2
 8003d5e:	604b      	str	r3, [r1, #4]
 8003d60:	e01a      	b.n	8003d98 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8003d62:	4b2a      	ldr	r3, [pc, #168]	@ (8003e0c <HAL_RCC_OscConfig+0x270>)
 8003d64:	681b      	ldr	r3, [r3, #0]
 8003d66:	4a29      	ldr	r2, [pc, #164]	@ (8003e0c <HAL_RCC_OscConfig+0x270>)
 8003d68:	f023 0301 	bic.w	r3, r3, #1
 8003d6c:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8003d6e:	f7fe f859 	bl	8001e24 <HAL_GetTick>
 8003d72:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8003d74:	e008      	b.n	8003d88 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003d76:	f7fe f855 	bl	8001e24 <HAL_GetTick>
 8003d7a:	4602      	mov	r2, r0
 8003d7c:	693b      	ldr	r3, [r7, #16]
 8003d7e:	1ad3      	subs	r3, r2, r3
 8003d80:	2b02      	cmp	r3, #2
 8003d82:	d901      	bls.n	8003d88 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8003d84:	2303      	movs	r3, #3
 8003d86:	e2dd      	b.n	8004344 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8003d88:	4b20      	ldr	r3, [pc, #128]	@ (8003e0c <HAL_RCC_OscConfig+0x270>)
 8003d8a:	681b      	ldr	r3, [r3, #0]
 8003d8c:	f003 0302 	and.w	r3, r3, #2
 8003d90:	2b00      	cmp	r3, #0
 8003d92:	d1f0      	bne.n	8003d76 <HAL_RCC_OscConfig+0x1da>
 8003d94:	e000      	b.n	8003d98 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8003d96:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	681b      	ldr	r3, [r3, #0]
 8003d9c:	f003 0301 	and.w	r3, r3, #1
 8003da0:	2b00      	cmp	r3, #0
 8003da2:	d074      	beq.n	8003e8e <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8003da4:	69bb      	ldr	r3, [r7, #24]
 8003da6:	2b08      	cmp	r3, #8
 8003da8:	d005      	beq.n	8003db6 <HAL_RCC_OscConfig+0x21a>
 8003daa:	69bb      	ldr	r3, [r7, #24]
 8003dac:	2b0c      	cmp	r3, #12
 8003dae:	d10e      	bne.n	8003dce <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8003db0:	697b      	ldr	r3, [r7, #20]
 8003db2:	2b03      	cmp	r3, #3
 8003db4:	d10b      	bne.n	8003dce <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003db6:	4b15      	ldr	r3, [pc, #84]	@ (8003e0c <HAL_RCC_OscConfig+0x270>)
 8003db8:	681b      	ldr	r3, [r3, #0]
 8003dba:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003dbe:	2b00      	cmp	r3, #0
 8003dc0:	d064      	beq.n	8003e8c <HAL_RCC_OscConfig+0x2f0>
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	685b      	ldr	r3, [r3, #4]
 8003dc6:	2b00      	cmp	r3, #0
 8003dc8:	d160      	bne.n	8003e8c <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8003dca:	2301      	movs	r3, #1
 8003dcc:	e2ba      	b.n	8004344 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	685b      	ldr	r3, [r3, #4]
 8003dd2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003dd6:	d106      	bne.n	8003de6 <HAL_RCC_OscConfig+0x24a>
 8003dd8:	4b0c      	ldr	r3, [pc, #48]	@ (8003e0c <HAL_RCC_OscConfig+0x270>)
 8003dda:	681b      	ldr	r3, [r3, #0]
 8003ddc:	4a0b      	ldr	r2, [pc, #44]	@ (8003e0c <HAL_RCC_OscConfig+0x270>)
 8003dde:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003de2:	6013      	str	r3, [r2, #0]
 8003de4:	e026      	b.n	8003e34 <HAL_RCC_OscConfig+0x298>
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	685b      	ldr	r3, [r3, #4]
 8003dea:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003dee:	d115      	bne.n	8003e1c <HAL_RCC_OscConfig+0x280>
 8003df0:	4b06      	ldr	r3, [pc, #24]	@ (8003e0c <HAL_RCC_OscConfig+0x270>)
 8003df2:	681b      	ldr	r3, [r3, #0]
 8003df4:	4a05      	ldr	r2, [pc, #20]	@ (8003e0c <HAL_RCC_OscConfig+0x270>)
 8003df6:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003dfa:	6013      	str	r3, [r2, #0]
 8003dfc:	4b03      	ldr	r3, [pc, #12]	@ (8003e0c <HAL_RCC_OscConfig+0x270>)
 8003dfe:	681b      	ldr	r3, [r3, #0]
 8003e00:	4a02      	ldr	r2, [pc, #8]	@ (8003e0c <HAL_RCC_OscConfig+0x270>)
 8003e02:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003e06:	6013      	str	r3, [r2, #0]
 8003e08:	e014      	b.n	8003e34 <HAL_RCC_OscConfig+0x298>
 8003e0a:	bf00      	nop
 8003e0c:	40021000 	.word	0x40021000
 8003e10:	08007524 	.word	0x08007524
 8003e14:	20000000 	.word	0x20000000
 8003e18:	20000004 	.word	0x20000004
 8003e1c:	4ba0      	ldr	r3, [pc, #640]	@ (80040a0 <HAL_RCC_OscConfig+0x504>)
 8003e1e:	681b      	ldr	r3, [r3, #0]
 8003e20:	4a9f      	ldr	r2, [pc, #636]	@ (80040a0 <HAL_RCC_OscConfig+0x504>)
 8003e22:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003e26:	6013      	str	r3, [r2, #0]
 8003e28:	4b9d      	ldr	r3, [pc, #628]	@ (80040a0 <HAL_RCC_OscConfig+0x504>)
 8003e2a:	681b      	ldr	r3, [r3, #0]
 8003e2c:	4a9c      	ldr	r2, [pc, #624]	@ (80040a0 <HAL_RCC_OscConfig+0x504>)
 8003e2e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003e32:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	685b      	ldr	r3, [r3, #4]
 8003e38:	2b00      	cmp	r3, #0
 8003e3a:	d013      	beq.n	8003e64 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003e3c:	f7fd fff2 	bl	8001e24 <HAL_GetTick>
 8003e40:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003e42:	e008      	b.n	8003e56 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003e44:	f7fd ffee 	bl	8001e24 <HAL_GetTick>
 8003e48:	4602      	mov	r2, r0
 8003e4a:	693b      	ldr	r3, [r7, #16]
 8003e4c:	1ad3      	subs	r3, r2, r3
 8003e4e:	2b64      	cmp	r3, #100	@ 0x64
 8003e50:	d901      	bls.n	8003e56 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8003e52:	2303      	movs	r3, #3
 8003e54:	e276      	b.n	8004344 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003e56:	4b92      	ldr	r3, [pc, #584]	@ (80040a0 <HAL_RCC_OscConfig+0x504>)
 8003e58:	681b      	ldr	r3, [r3, #0]
 8003e5a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003e5e:	2b00      	cmp	r3, #0
 8003e60:	d0f0      	beq.n	8003e44 <HAL_RCC_OscConfig+0x2a8>
 8003e62:	e014      	b.n	8003e8e <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003e64:	f7fd ffde 	bl	8001e24 <HAL_GetTick>
 8003e68:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003e6a:	e008      	b.n	8003e7e <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003e6c:	f7fd ffda 	bl	8001e24 <HAL_GetTick>
 8003e70:	4602      	mov	r2, r0
 8003e72:	693b      	ldr	r3, [r7, #16]
 8003e74:	1ad3      	subs	r3, r2, r3
 8003e76:	2b64      	cmp	r3, #100	@ 0x64
 8003e78:	d901      	bls.n	8003e7e <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8003e7a:	2303      	movs	r3, #3
 8003e7c:	e262      	b.n	8004344 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003e7e:	4b88      	ldr	r3, [pc, #544]	@ (80040a0 <HAL_RCC_OscConfig+0x504>)
 8003e80:	681b      	ldr	r3, [r3, #0]
 8003e82:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003e86:	2b00      	cmp	r3, #0
 8003e88:	d1f0      	bne.n	8003e6c <HAL_RCC_OscConfig+0x2d0>
 8003e8a:	e000      	b.n	8003e8e <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003e8c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	681b      	ldr	r3, [r3, #0]
 8003e92:	f003 0302 	and.w	r3, r3, #2
 8003e96:	2b00      	cmp	r3, #0
 8003e98:	d060      	beq.n	8003f5c <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8003e9a:	69bb      	ldr	r3, [r7, #24]
 8003e9c:	2b04      	cmp	r3, #4
 8003e9e:	d005      	beq.n	8003eac <HAL_RCC_OscConfig+0x310>
 8003ea0:	69bb      	ldr	r3, [r7, #24]
 8003ea2:	2b0c      	cmp	r3, #12
 8003ea4:	d119      	bne.n	8003eda <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8003ea6:	697b      	ldr	r3, [r7, #20]
 8003ea8:	2b02      	cmp	r3, #2
 8003eaa:	d116      	bne.n	8003eda <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003eac:	4b7c      	ldr	r3, [pc, #496]	@ (80040a0 <HAL_RCC_OscConfig+0x504>)
 8003eae:	681b      	ldr	r3, [r3, #0]
 8003eb0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003eb4:	2b00      	cmp	r3, #0
 8003eb6:	d005      	beq.n	8003ec4 <HAL_RCC_OscConfig+0x328>
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	68db      	ldr	r3, [r3, #12]
 8003ebc:	2b00      	cmp	r3, #0
 8003ebe:	d101      	bne.n	8003ec4 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8003ec0:	2301      	movs	r3, #1
 8003ec2:	e23f      	b.n	8004344 <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003ec4:	4b76      	ldr	r3, [pc, #472]	@ (80040a0 <HAL_RCC_OscConfig+0x504>)
 8003ec6:	685b      	ldr	r3, [r3, #4]
 8003ec8:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	691b      	ldr	r3, [r3, #16]
 8003ed0:	061b      	lsls	r3, r3, #24
 8003ed2:	4973      	ldr	r1, [pc, #460]	@ (80040a0 <HAL_RCC_OscConfig+0x504>)
 8003ed4:	4313      	orrs	r3, r2
 8003ed6:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003ed8:	e040      	b.n	8003f5c <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	68db      	ldr	r3, [r3, #12]
 8003ede:	2b00      	cmp	r3, #0
 8003ee0:	d023      	beq.n	8003f2a <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003ee2:	4b6f      	ldr	r3, [pc, #444]	@ (80040a0 <HAL_RCC_OscConfig+0x504>)
 8003ee4:	681b      	ldr	r3, [r3, #0]
 8003ee6:	4a6e      	ldr	r2, [pc, #440]	@ (80040a0 <HAL_RCC_OscConfig+0x504>)
 8003ee8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003eec:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003eee:	f7fd ff99 	bl	8001e24 <HAL_GetTick>
 8003ef2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003ef4:	e008      	b.n	8003f08 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003ef6:	f7fd ff95 	bl	8001e24 <HAL_GetTick>
 8003efa:	4602      	mov	r2, r0
 8003efc:	693b      	ldr	r3, [r7, #16]
 8003efe:	1ad3      	subs	r3, r2, r3
 8003f00:	2b02      	cmp	r3, #2
 8003f02:	d901      	bls.n	8003f08 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8003f04:	2303      	movs	r3, #3
 8003f06:	e21d      	b.n	8004344 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003f08:	4b65      	ldr	r3, [pc, #404]	@ (80040a0 <HAL_RCC_OscConfig+0x504>)
 8003f0a:	681b      	ldr	r3, [r3, #0]
 8003f0c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003f10:	2b00      	cmp	r3, #0
 8003f12:	d0f0      	beq.n	8003ef6 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003f14:	4b62      	ldr	r3, [pc, #392]	@ (80040a0 <HAL_RCC_OscConfig+0x504>)
 8003f16:	685b      	ldr	r3, [r3, #4]
 8003f18:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	691b      	ldr	r3, [r3, #16]
 8003f20:	061b      	lsls	r3, r3, #24
 8003f22:	495f      	ldr	r1, [pc, #380]	@ (80040a0 <HAL_RCC_OscConfig+0x504>)
 8003f24:	4313      	orrs	r3, r2
 8003f26:	604b      	str	r3, [r1, #4]
 8003f28:	e018      	b.n	8003f5c <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003f2a:	4b5d      	ldr	r3, [pc, #372]	@ (80040a0 <HAL_RCC_OscConfig+0x504>)
 8003f2c:	681b      	ldr	r3, [r3, #0]
 8003f2e:	4a5c      	ldr	r2, [pc, #368]	@ (80040a0 <HAL_RCC_OscConfig+0x504>)
 8003f30:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003f34:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003f36:	f7fd ff75 	bl	8001e24 <HAL_GetTick>
 8003f3a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003f3c:	e008      	b.n	8003f50 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003f3e:	f7fd ff71 	bl	8001e24 <HAL_GetTick>
 8003f42:	4602      	mov	r2, r0
 8003f44:	693b      	ldr	r3, [r7, #16]
 8003f46:	1ad3      	subs	r3, r2, r3
 8003f48:	2b02      	cmp	r3, #2
 8003f4a:	d901      	bls.n	8003f50 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8003f4c:	2303      	movs	r3, #3
 8003f4e:	e1f9      	b.n	8004344 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003f50:	4b53      	ldr	r3, [pc, #332]	@ (80040a0 <HAL_RCC_OscConfig+0x504>)
 8003f52:	681b      	ldr	r3, [r3, #0]
 8003f54:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003f58:	2b00      	cmp	r3, #0
 8003f5a:	d1f0      	bne.n	8003f3e <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	681b      	ldr	r3, [r3, #0]
 8003f60:	f003 0308 	and.w	r3, r3, #8
 8003f64:	2b00      	cmp	r3, #0
 8003f66:	d03c      	beq.n	8003fe2 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	695b      	ldr	r3, [r3, #20]
 8003f6c:	2b00      	cmp	r3, #0
 8003f6e:	d01c      	beq.n	8003faa <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003f70:	4b4b      	ldr	r3, [pc, #300]	@ (80040a0 <HAL_RCC_OscConfig+0x504>)
 8003f72:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003f76:	4a4a      	ldr	r2, [pc, #296]	@ (80040a0 <HAL_RCC_OscConfig+0x504>)
 8003f78:	f043 0301 	orr.w	r3, r3, #1
 8003f7c:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003f80:	f7fd ff50 	bl	8001e24 <HAL_GetTick>
 8003f84:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003f86:	e008      	b.n	8003f9a <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003f88:	f7fd ff4c 	bl	8001e24 <HAL_GetTick>
 8003f8c:	4602      	mov	r2, r0
 8003f8e:	693b      	ldr	r3, [r7, #16]
 8003f90:	1ad3      	subs	r3, r2, r3
 8003f92:	2b02      	cmp	r3, #2
 8003f94:	d901      	bls.n	8003f9a <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8003f96:	2303      	movs	r3, #3
 8003f98:	e1d4      	b.n	8004344 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003f9a:	4b41      	ldr	r3, [pc, #260]	@ (80040a0 <HAL_RCC_OscConfig+0x504>)
 8003f9c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003fa0:	f003 0302 	and.w	r3, r3, #2
 8003fa4:	2b00      	cmp	r3, #0
 8003fa6:	d0ef      	beq.n	8003f88 <HAL_RCC_OscConfig+0x3ec>
 8003fa8:	e01b      	b.n	8003fe2 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003faa:	4b3d      	ldr	r3, [pc, #244]	@ (80040a0 <HAL_RCC_OscConfig+0x504>)
 8003fac:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003fb0:	4a3b      	ldr	r2, [pc, #236]	@ (80040a0 <HAL_RCC_OscConfig+0x504>)
 8003fb2:	f023 0301 	bic.w	r3, r3, #1
 8003fb6:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003fba:	f7fd ff33 	bl	8001e24 <HAL_GetTick>
 8003fbe:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003fc0:	e008      	b.n	8003fd4 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003fc2:	f7fd ff2f 	bl	8001e24 <HAL_GetTick>
 8003fc6:	4602      	mov	r2, r0
 8003fc8:	693b      	ldr	r3, [r7, #16]
 8003fca:	1ad3      	subs	r3, r2, r3
 8003fcc:	2b02      	cmp	r3, #2
 8003fce:	d901      	bls.n	8003fd4 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8003fd0:	2303      	movs	r3, #3
 8003fd2:	e1b7      	b.n	8004344 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003fd4:	4b32      	ldr	r3, [pc, #200]	@ (80040a0 <HAL_RCC_OscConfig+0x504>)
 8003fd6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003fda:	f003 0302 	and.w	r3, r3, #2
 8003fde:	2b00      	cmp	r3, #0
 8003fe0:	d1ef      	bne.n	8003fc2 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	681b      	ldr	r3, [r3, #0]
 8003fe6:	f003 0304 	and.w	r3, r3, #4
 8003fea:	2b00      	cmp	r3, #0
 8003fec:	f000 80a6 	beq.w	800413c <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003ff0:	2300      	movs	r3, #0
 8003ff2:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8003ff4:	4b2a      	ldr	r3, [pc, #168]	@ (80040a0 <HAL_RCC_OscConfig+0x504>)
 8003ff6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003ff8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003ffc:	2b00      	cmp	r3, #0
 8003ffe:	d10d      	bne.n	800401c <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004000:	4b27      	ldr	r3, [pc, #156]	@ (80040a0 <HAL_RCC_OscConfig+0x504>)
 8004002:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004004:	4a26      	ldr	r2, [pc, #152]	@ (80040a0 <HAL_RCC_OscConfig+0x504>)
 8004006:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800400a:	6593      	str	r3, [r2, #88]	@ 0x58
 800400c:	4b24      	ldr	r3, [pc, #144]	@ (80040a0 <HAL_RCC_OscConfig+0x504>)
 800400e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004010:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004014:	60bb      	str	r3, [r7, #8]
 8004016:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004018:	2301      	movs	r3, #1
 800401a:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800401c:	4b21      	ldr	r3, [pc, #132]	@ (80040a4 <HAL_RCC_OscConfig+0x508>)
 800401e:	681b      	ldr	r3, [r3, #0]
 8004020:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004024:	2b00      	cmp	r3, #0
 8004026:	d118      	bne.n	800405a <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004028:	4b1e      	ldr	r3, [pc, #120]	@ (80040a4 <HAL_RCC_OscConfig+0x508>)
 800402a:	681b      	ldr	r3, [r3, #0]
 800402c:	4a1d      	ldr	r2, [pc, #116]	@ (80040a4 <HAL_RCC_OscConfig+0x508>)
 800402e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004032:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004034:	f7fd fef6 	bl	8001e24 <HAL_GetTick>
 8004038:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800403a:	e008      	b.n	800404e <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800403c:	f7fd fef2 	bl	8001e24 <HAL_GetTick>
 8004040:	4602      	mov	r2, r0
 8004042:	693b      	ldr	r3, [r7, #16]
 8004044:	1ad3      	subs	r3, r2, r3
 8004046:	2b02      	cmp	r3, #2
 8004048:	d901      	bls.n	800404e <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 800404a:	2303      	movs	r3, #3
 800404c:	e17a      	b.n	8004344 <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800404e:	4b15      	ldr	r3, [pc, #84]	@ (80040a4 <HAL_RCC_OscConfig+0x508>)
 8004050:	681b      	ldr	r3, [r3, #0]
 8004052:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004056:	2b00      	cmp	r3, #0
 8004058:	d0f0      	beq.n	800403c <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	689b      	ldr	r3, [r3, #8]
 800405e:	2b01      	cmp	r3, #1
 8004060:	d108      	bne.n	8004074 <HAL_RCC_OscConfig+0x4d8>
 8004062:	4b0f      	ldr	r3, [pc, #60]	@ (80040a0 <HAL_RCC_OscConfig+0x504>)
 8004064:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004068:	4a0d      	ldr	r2, [pc, #52]	@ (80040a0 <HAL_RCC_OscConfig+0x504>)
 800406a:	f043 0301 	orr.w	r3, r3, #1
 800406e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8004072:	e029      	b.n	80040c8 <HAL_RCC_OscConfig+0x52c>
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	689b      	ldr	r3, [r3, #8]
 8004078:	2b05      	cmp	r3, #5
 800407a:	d115      	bne.n	80040a8 <HAL_RCC_OscConfig+0x50c>
 800407c:	4b08      	ldr	r3, [pc, #32]	@ (80040a0 <HAL_RCC_OscConfig+0x504>)
 800407e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004082:	4a07      	ldr	r2, [pc, #28]	@ (80040a0 <HAL_RCC_OscConfig+0x504>)
 8004084:	f043 0304 	orr.w	r3, r3, #4
 8004088:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800408c:	4b04      	ldr	r3, [pc, #16]	@ (80040a0 <HAL_RCC_OscConfig+0x504>)
 800408e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004092:	4a03      	ldr	r2, [pc, #12]	@ (80040a0 <HAL_RCC_OscConfig+0x504>)
 8004094:	f043 0301 	orr.w	r3, r3, #1
 8004098:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800409c:	e014      	b.n	80040c8 <HAL_RCC_OscConfig+0x52c>
 800409e:	bf00      	nop
 80040a0:	40021000 	.word	0x40021000
 80040a4:	40007000 	.word	0x40007000
 80040a8:	4b9c      	ldr	r3, [pc, #624]	@ (800431c <HAL_RCC_OscConfig+0x780>)
 80040aa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80040ae:	4a9b      	ldr	r2, [pc, #620]	@ (800431c <HAL_RCC_OscConfig+0x780>)
 80040b0:	f023 0301 	bic.w	r3, r3, #1
 80040b4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80040b8:	4b98      	ldr	r3, [pc, #608]	@ (800431c <HAL_RCC_OscConfig+0x780>)
 80040ba:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80040be:	4a97      	ldr	r2, [pc, #604]	@ (800431c <HAL_RCC_OscConfig+0x780>)
 80040c0:	f023 0304 	bic.w	r3, r3, #4
 80040c4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	689b      	ldr	r3, [r3, #8]
 80040cc:	2b00      	cmp	r3, #0
 80040ce:	d016      	beq.n	80040fe <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80040d0:	f7fd fea8 	bl	8001e24 <HAL_GetTick>
 80040d4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80040d6:	e00a      	b.n	80040ee <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80040d8:	f7fd fea4 	bl	8001e24 <HAL_GetTick>
 80040dc:	4602      	mov	r2, r0
 80040de:	693b      	ldr	r3, [r7, #16]
 80040e0:	1ad3      	subs	r3, r2, r3
 80040e2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80040e6:	4293      	cmp	r3, r2
 80040e8:	d901      	bls.n	80040ee <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 80040ea:	2303      	movs	r3, #3
 80040ec:	e12a      	b.n	8004344 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80040ee:	4b8b      	ldr	r3, [pc, #556]	@ (800431c <HAL_RCC_OscConfig+0x780>)
 80040f0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80040f4:	f003 0302 	and.w	r3, r3, #2
 80040f8:	2b00      	cmp	r3, #0
 80040fa:	d0ed      	beq.n	80040d8 <HAL_RCC_OscConfig+0x53c>
 80040fc:	e015      	b.n	800412a <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80040fe:	f7fd fe91 	bl	8001e24 <HAL_GetTick>
 8004102:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004104:	e00a      	b.n	800411c <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004106:	f7fd fe8d 	bl	8001e24 <HAL_GetTick>
 800410a:	4602      	mov	r2, r0
 800410c:	693b      	ldr	r3, [r7, #16]
 800410e:	1ad3      	subs	r3, r2, r3
 8004110:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004114:	4293      	cmp	r3, r2
 8004116:	d901      	bls.n	800411c <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8004118:	2303      	movs	r3, #3
 800411a:	e113      	b.n	8004344 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800411c:	4b7f      	ldr	r3, [pc, #508]	@ (800431c <HAL_RCC_OscConfig+0x780>)
 800411e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004122:	f003 0302 	and.w	r3, r3, #2
 8004126:	2b00      	cmp	r3, #0
 8004128:	d1ed      	bne.n	8004106 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800412a:	7ffb      	ldrb	r3, [r7, #31]
 800412c:	2b01      	cmp	r3, #1
 800412e:	d105      	bne.n	800413c <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004130:	4b7a      	ldr	r3, [pc, #488]	@ (800431c <HAL_RCC_OscConfig+0x780>)
 8004132:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004134:	4a79      	ldr	r2, [pc, #484]	@ (800431c <HAL_RCC_OscConfig+0x780>)
 8004136:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800413a:	6593      	str	r3, [r2, #88]	@ 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004140:	2b00      	cmp	r3, #0
 8004142:	f000 80fe 	beq.w	8004342 <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800414a:	2b02      	cmp	r3, #2
 800414c:	f040 80d0 	bne.w	80042f0 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8004150:	4b72      	ldr	r3, [pc, #456]	@ (800431c <HAL_RCC_OscConfig+0x780>)
 8004152:	68db      	ldr	r3, [r3, #12]
 8004154:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8004156:	697b      	ldr	r3, [r7, #20]
 8004158:	f003 0203 	and.w	r2, r3, #3
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004160:	429a      	cmp	r2, r3
 8004162:	d130      	bne.n	80041c6 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004164:	697b      	ldr	r3, [r7, #20]
 8004166:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800416e:	3b01      	subs	r3, #1
 8004170:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8004172:	429a      	cmp	r2, r3
 8004174:	d127      	bne.n	80041c6 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004176:	697b      	ldr	r3, [r7, #20]
 8004178:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004180:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004182:	429a      	cmp	r2, r3
 8004184:	d11f      	bne.n	80041c6 <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8004186:	697b      	ldr	r3, [r7, #20]
 8004188:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800418c:	687a      	ldr	r2, [r7, #4]
 800418e:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8004190:	2a07      	cmp	r2, #7
 8004192:	bf14      	ite	ne
 8004194:	2201      	movne	r2, #1
 8004196:	2200      	moveq	r2, #0
 8004198:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800419a:	4293      	cmp	r3, r2
 800419c:	d113      	bne.n	80041c6 <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800419e:	697b      	ldr	r3, [r7, #20]
 80041a0:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80041a8:	085b      	lsrs	r3, r3, #1
 80041aa:	3b01      	subs	r3, #1
 80041ac:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 80041ae:	429a      	cmp	r2, r3
 80041b0:	d109      	bne.n	80041c6 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80041b2:	697b      	ldr	r3, [r7, #20]
 80041b4:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80041bc:	085b      	lsrs	r3, r3, #1
 80041be:	3b01      	subs	r3, #1
 80041c0:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80041c2:	429a      	cmp	r2, r3
 80041c4:	d06e      	beq.n	80042a4 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80041c6:	69bb      	ldr	r3, [r7, #24]
 80041c8:	2b0c      	cmp	r3, #12
 80041ca:	d069      	beq.n	80042a0 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 80041cc:	4b53      	ldr	r3, [pc, #332]	@ (800431c <HAL_RCC_OscConfig+0x780>)
 80041ce:	681b      	ldr	r3, [r3, #0]
 80041d0:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80041d4:	2b00      	cmp	r3, #0
 80041d6:	d105      	bne.n	80041e4 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 80041d8:	4b50      	ldr	r3, [pc, #320]	@ (800431c <HAL_RCC_OscConfig+0x780>)
 80041da:	681b      	ldr	r3, [r3, #0]
 80041dc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80041e0:	2b00      	cmp	r3, #0
 80041e2:	d001      	beq.n	80041e8 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 80041e4:	2301      	movs	r3, #1
 80041e6:	e0ad      	b.n	8004344 <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 80041e8:	4b4c      	ldr	r3, [pc, #304]	@ (800431c <HAL_RCC_OscConfig+0x780>)
 80041ea:	681b      	ldr	r3, [r3, #0]
 80041ec:	4a4b      	ldr	r2, [pc, #300]	@ (800431c <HAL_RCC_OscConfig+0x780>)
 80041ee:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80041f2:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80041f4:	f7fd fe16 	bl	8001e24 <HAL_GetTick>
 80041f8:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80041fa:	e008      	b.n	800420e <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80041fc:	f7fd fe12 	bl	8001e24 <HAL_GetTick>
 8004200:	4602      	mov	r2, r0
 8004202:	693b      	ldr	r3, [r7, #16]
 8004204:	1ad3      	subs	r3, r2, r3
 8004206:	2b02      	cmp	r3, #2
 8004208:	d901      	bls.n	800420e <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 800420a:	2303      	movs	r3, #3
 800420c:	e09a      	b.n	8004344 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800420e:	4b43      	ldr	r3, [pc, #268]	@ (800431c <HAL_RCC_OscConfig+0x780>)
 8004210:	681b      	ldr	r3, [r3, #0]
 8004212:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004216:	2b00      	cmp	r3, #0
 8004218:	d1f0      	bne.n	80041fc <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800421a:	4b40      	ldr	r3, [pc, #256]	@ (800431c <HAL_RCC_OscConfig+0x780>)
 800421c:	68da      	ldr	r2, [r3, #12]
 800421e:	4b40      	ldr	r3, [pc, #256]	@ (8004320 <HAL_RCC_OscConfig+0x784>)
 8004220:	4013      	ands	r3, r2
 8004222:	687a      	ldr	r2, [r7, #4]
 8004224:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8004226:	687a      	ldr	r2, [r7, #4]
 8004228:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 800422a:	3a01      	subs	r2, #1
 800422c:	0112      	lsls	r2, r2, #4
 800422e:	4311      	orrs	r1, r2
 8004230:	687a      	ldr	r2, [r7, #4]
 8004232:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8004234:	0212      	lsls	r2, r2, #8
 8004236:	4311      	orrs	r1, r2
 8004238:	687a      	ldr	r2, [r7, #4]
 800423a:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 800423c:	0852      	lsrs	r2, r2, #1
 800423e:	3a01      	subs	r2, #1
 8004240:	0552      	lsls	r2, r2, #21
 8004242:	4311      	orrs	r1, r2
 8004244:	687a      	ldr	r2, [r7, #4]
 8004246:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8004248:	0852      	lsrs	r2, r2, #1
 800424a:	3a01      	subs	r2, #1
 800424c:	0652      	lsls	r2, r2, #25
 800424e:	4311      	orrs	r1, r2
 8004250:	687a      	ldr	r2, [r7, #4]
 8004252:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8004254:	0912      	lsrs	r2, r2, #4
 8004256:	0452      	lsls	r2, r2, #17
 8004258:	430a      	orrs	r2, r1
 800425a:	4930      	ldr	r1, [pc, #192]	@ (800431c <HAL_RCC_OscConfig+0x780>)
 800425c:	4313      	orrs	r3, r2
 800425e:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8004260:	4b2e      	ldr	r3, [pc, #184]	@ (800431c <HAL_RCC_OscConfig+0x780>)
 8004262:	681b      	ldr	r3, [r3, #0]
 8004264:	4a2d      	ldr	r2, [pc, #180]	@ (800431c <HAL_RCC_OscConfig+0x780>)
 8004266:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800426a:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800426c:	4b2b      	ldr	r3, [pc, #172]	@ (800431c <HAL_RCC_OscConfig+0x780>)
 800426e:	68db      	ldr	r3, [r3, #12]
 8004270:	4a2a      	ldr	r2, [pc, #168]	@ (800431c <HAL_RCC_OscConfig+0x780>)
 8004272:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004276:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8004278:	f7fd fdd4 	bl	8001e24 <HAL_GetTick>
 800427c:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800427e:	e008      	b.n	8004292 <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004280:	f7fd fdd0 	bl	8001e24 <HAL_GetTick>
 8004284:	4602      	mov	r2, r0
 8004286:	693b      	ldr	r3, [r7, #16]
 8004288:	1ad3      	subs	r3, r2, r3
 800428a:	2b02      	cmp	r3, #2
 800428c:	d901      	bls.n	8004292 <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 800428e:	2303      	movs	r3, #3
 8004290:	e058      	b.n	8004344 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004292:	4b22      	ldr	r3, [pc, #136]	@ (800431c <HAL_RCC_OscConfig+0x780>)
 8004294:	681b      	ldr	r3, [r3, #0]
 8004296:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800429a:	2b00      	cmp	r3, #0
 800429c:	d0f0      	beq.n	8004280 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800429e:	e050      	b.n	8004342 <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 80042a0:	2301      	movs	r3, #1
 80042a2:	e04f      	b.n	8004344 <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80042a4:	4b1d      	ldr	r3, [pc, #116]	@ (800431c <HAL_RCC_OscConfig+0x780>)
 80042a6:	681b      	ldr	r3, [r3, #0]
 80042a8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80042ac:	2b00      	cmp	r3, #0
 80042ae:	d148      	bne.n	8004342 <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 80042b0:	4b1a      	ldr	r3, [pc, #104]	@ (800431c <HAL_RCC_OscConfig+0x780>)
 80042b2:	681b      	ldr	r3, [r3, #0]
 80042b4:	4a19      	ldr	r2, [pc, #100]	@ (800431c <HAL_RCC_OscConfig+0x780>)
 80042b6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80042ba:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80042bc:	4b17      	ldr	r3, [pc, #92]	@ (800431c <HAL_RCC_OscConfig+0x780>)
 80042be:	68db      	ldr	r3, [r3, #12]
 80042c0:	4a16      	ldr	r2, [pc, #88]	@ (800431c <HAL_RCC_OscConfig+0x780>)
 80042c2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80042c6:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80042c8:	f7fd fdac 	bl	8001e24 <HAL_GetTick>
 80042cc:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80042ce:	e008      	b.n	80042e2 <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80042d0:	f7fd fda8 	bl	8001e24 <HAL_GetTick>
 80042d4:	4602      	mov	r2, r0
 80042d6:	693b      	ldr	r3, [r7, #16]
 80042d8:	1ad3      	subs	r3, r2, r3
 80042da:	2b02      	cmp	r3, #2
 80042dc:	d901      	bls.n	80042e2 <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 80042de:	2303      	movs	r3, #3
 80042e0:	e030      	b.n	8004344 <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80042e2:	4b0e      	ldr	r3, [pc, #56]	@ (800431c <HAL_RCC_OscConfig+0x780>)
 80042e4:	681b      	ldr	r3, [r3, #0]
 80042e6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80042ea:	2b00      	cmp	r3, #0
 80042ec:	d0f0      	beq.n	80042d0 <HAL_RCC_OscConfig+0x734>
 80042ee:	e028      	b.n	8004342 <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 80042f0:	69bb      	ldr	r3, [r7, #24]
 80042f2:	2b0c      	cmp	r3, #12
 80042f4:	d023      	beq.n	800433e <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80042f6:	4b09      	ldr	r3, [pc, #36]	@ (800431c <HAL_RCC_OscConfig+0x780>)
 80042f8:	681b      	ldr	r3, [r3, #0]
 80042fa:	4a08      	ldr	r2, [pc, #32]	@ (800431c <HAL_RCC_OscConfig+0x780>)
 80042fc:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004300:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004302:	f7fd fd8f 	bl	8001e24 <HAL_GetTick>
 8004306:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004308:	e00c      	b.n	8004324 <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800430a:	f7fd fd8b 	bl	8001e24 <HAL_GetTick>
 800430e:	4602      	mov	r2, r0
 8004310:	693b      	ldr	r3, [r7, #16]
 8004312:	1ad3      	subs	r3, r2, r3
 8004314:	2b02      	cmp	r3, #2
 8004316:	d905      	bls.n	8004324 <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 8004318:	2303      	movs	r3, #3
 800431a:	e013      	b.n	8004344 <HAL_RCC_OscConfig+0x7a8>
 800431c:	40021000 	.word	0x40021000
 8004320:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004324:	4b09      	ldr	r3, [pc, #36]	@ (800434c <HAL_RCC_OscConfig+0x7b0>)
 8004326:	681b      	ldr	r3, [r3, #0]
 8004328:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800432c:	2b00      	cmp	r3, #0
 800432e:	d1ec      	bne.n	800430a <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8004330:	4b06      	ldr	r3, [pc, #24]	@ (800434c <HAL_RCC_OscConfig+0x7b0>)
 8004332:	68da      	ldr	r2, [r3, #12]
 8004334:	4905      	ldr	r1, [pc, #20]	@ (800434c <HAL_RCC_OscConfig+0x7b0>)
 8004336:	4b06      	ldr	r3, [pc, #24]	@ (8004350 <HAL_RCC_OscConfig+0x7b4>)
 8004338:	4013      	ands	r3, r2
 800433a:	60cb      	str	r3, [r1, #12]
 800433c:	e001      	b.n	8004342 <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 800433e:	2301      	movs	r3, #1
 8004340:	e000      	b.n	8004344 <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 8004342:	2300      	movs	r3, #0
}
 8004344:	4618      	mov	r0, r3
 8004346:	3720      	adds	r7, #32
 8004348:	46bd      	mov	sp, r7
 800434a:	bd80      	pop	{r7, pc}
 800434c:	40021000 	.word	0x40021000
 8004350:	feeefffc 	.word	0xfeeefffc

08004354 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004354:	b580      	push	{r7, lr}
 8004356:	b084      	sub	sp, #16
 8004358:	af00      	add	r7, sp, #0
 800435a:	6078      	str	r0, [r7, #4]
 800435c:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800435e:	687b      	ldr	r3, [r7, #4]
 8004360:	2b00      	cmp	r3, #0
 8004362:	d101      	bne.n	8004368 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004364:	2301      	movs	r3, #1
 8004366:	e0e7      	b.n	8004538 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004368:	4b75      	ldr	r3, [pc, #468]	@ (8004540 <HAL_RCC_ClockConfig+0x1ec>)
 800436a:	681b      	ldr	r3, [r3, #0]
 800436c:	f003 0307 	and.w	r3, r3, #7
 8004370:	683a      	ldr	r2, [r7, #0]
 8004372:	429a      	cmp	r2, r3
 8004374:	d910      	bls.n	8004398 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004376:	4b72      	ldr	r3, [pc, #456]	@ (8004540 <HAL_RCC_ClockConfig+0x1ec>)
 8004378:	681b      	ldr	r3, [r3, #0]
 800437a:	f023 0207 	bic.w	r2, r3, #7
 800437e:	4970      	ldr	r1, [pc, #448]	@ (8004540 <HAL_RCC_ClockConfig+0x1ec>)
 8004380:	683b      	ldr	r3, [r7, #0]
 8004382:	4313      	orrs	r3, r2
 8004384:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004386:	4b6e      	ldr	r3, [pc, #440]	@ (8004540 <HAL_RCC_ClockConfig+0x1ec>)
 8004388:	681b      	ldr	r3, [r3, #0]
 800438a:	f003 0307 	and.w	r3, r3, #7
 800438e:	683a      	ldr	r2, [r7, #0]
 8004390:	429a      	cmp	r2, r3
 8004392:	d001      	beq.n	8004398 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8004394:	2301      	movs	r3, #1
 8004396:	e0cf      	b.n	8004538 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	681b      	ldr	r3, [r3, #0]
 800439c:	f003 0302 	and.w	r3, r3, #2
 80043a0:	2b00      	cmp	r3, #0
 80043a2:	d010      	beq.n	80043c6 <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	689a      	ldr	r2, [r3, #8]
 80043a8:	4b66      	ldr	r3, [pc, #408]	@ (8004544 <HAL_RCC_ClockConfig+0x1f0>)
 80043aa:	689b      	ldr	r3, [r3, #8]
 80043ac:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80043b0:	429a      	cmp	r2, r3
 80043b2:	d908      	bls.n	80043c6 <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80043b4:	4b63      	ldr	r3, [pc, #396]	@ (8004544 <HAL_RCC_ClockConfig+0x1f0>)
 80043b6:	689b      	ldr	r3, [r3, #8]
 80043b8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	689b      	ldr	r3, [r3, #8]
 80043c0:	4960      	ldr	r1, [pc, #384]	@ (8004544 <HAL_RCC_ClockConfig+0x1f0>)
 80043c2:	4313      	orrs	r3, r2
 80043c4:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	681b      	ldr	r3, [r3, #0]
 80043ca:	f003 0301 	and.w	r3, r3, #1
 80043ce:	2b00      	cmp	r3, #0
 80043d0:	d04c      	beq.n	800446c <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80043d2:	687b      	ldr	r3, [r7, #4]
 80043d4:	685b      	ldr	r3, [r3, #4]
 80043d6:	2b03      	cmp	r3, #3
 80043d8:	d107      	bne.n	80043ea <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80043da:	4b5a      	ldr	r3, [pc, #360]	@ (8004544 <HAL_RCC_ClockConfig+0x1f0>)
 80043dc:	681b      	ldr	r3, [r3, #0]
 80043de:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80043e2:	2b00      	cmp	r3, #0
 80043e4:	d121      	bne.n	800442a <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 80043e6:	2301      	movs	r3, #1
 80043e8:	e0a6      	b.n	8004538 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	685b      	ldr	r3, [r3, #4]
 80043ee:	2b02      	cmp	r3, #2
 80043f0:	d107      	bne.n	8004402 <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80043f2:	4b54      	ldr	r3, [pc, #336]	@ (8004544 <HAL_RCC_ClockConfig+0x1f0>)
 80043f4:	681b      	ldr	r3, [r3, #0]
 80043f6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80043fa:	2b00      	cmp	r3, #0
 80043fc:	d115      	bne.n	800442a <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80043fe:	2301      	movs	r3, #1
 8004400:	e09a      	b.n	8004538 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	685b      	ldr	r3, [r3, #4]
 8004406:	2b00      	cmp	r3, #0
 8004408:	d107      	bne.n	800441a <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800440a:	4b4e      	ldr	r3, [pc, #312]	@ (8004544 <HAL_RCC_ClockConfig+0x1f0>)
 800440c:	681b      	ldr	r3, [r3, #0]
 800440e:	f003 0302 	and.w	r3, r3, #2
 8004412:	2b00      	cmp	r3, #0
 8004414:	d109      	bne.n	800442a <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8004416:	2301      	movs	r3, #1
 8004418:	e08e      	b.n	8004538 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800441a:	4b4a      	ldr	r3, [pc, #296]	@ (8004544 <HAL_RCC_ClockConfig+0x1f0>)
 800441c:	681b      	ldr	r3, [r3, #0]
 800441e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004422:	2b00      	cmp	r3, #0
 8004424:	d101      	bne.n	800442a <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8004426:	2301      	movs	r3, #1
 8004428:	e086      	b.n	8004538 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800442a:	4b46      	ldr	r3, [pc, #280]	@ (8004544 <HAL_RCC_ClockConfig+0x1f0>)
 800442c:	689b      	ldr	r3, [r3, #8]
 800442e:	f023 0203 	bic.w	r2, r3, #3
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	685b      	ldr	r3, [r3, #4]
 8004436:	4943      	ldr	r1, [pc, #268]	@ (8004544 <HAL_RCC_ClockConfig+0x1f0>)
 8004438:	4313      	orrs	r3, r2
 800443a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800443c:	f7fd fcf2 	bl	8001e24 <HAL_GetTick>
 8004440:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004442:	e00a      	b.n	800445a <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004444:	f7fd fcee 	bl	8001e24 <HAL_GetTick>
 8004448:	4602      	mov	r2, r0
 800444a:	68fb      	ldr	r3, [r7, #12]
 800444c:	1ad3      	subs	r3, r2, r3
 800444e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004452:	4293      	cmp	r3, r2
 8004454:	d901      	bls.n	800445a <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8004456:	2303      	movs	r3, #3
 8004458:	e06e      	b.n	8004538 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800445a:	4b3a      	ldr	r3, [pc, #232]	@ (8004544 <HAL_RCC_ClockConfig+0x1f0>)
 800445c:	689b      	ldr	r3, [r3, #8]
 800445e:	f003 020c 	and.w	r2, r3, #12
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	685b      	ldr	r3, [r3, #4]
 8004466:	009b      	lsls	r3, r3, #2
 8004468:	429a      	cmp	r2, r3
 800446a:	d1eb      	bne.n	8004444 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	681b      	ldr	r3, [r3, #0]
 8004470:	f003 0302 	and.w	r3, r3, #2
 8004474:	2b00      	cmp	r3, #0
 8004476:	d010      	beq.n	800449a <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	689a      	ldr	r2, [r3, #8]
 800447c:	4b31      	ldr	r3, [pc, #196]	@ (8004544 <HAL_RCC_ClockConfig+0x1f0>)
 800447e:	689b      	ldr	r3, [r3, #8]
 8004480:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004484:	429a      	cmp	r2, r3
 8004486:	d208      	bcs.n	800449a <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004488:	4b2e      	ldr	r3, [pc, #184]	@ (8004544 <HAL_RCC_ClockConfig+0x1f0>)
 800448a:	689b      	ldr	r3, [r3, #8]
 800448c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	689b      	ldr	r3, [r3, #8]
 8004494:	492b      	ldr	r1, [pc, #172]	@ (8004544 <HAL_RCC_ClockConfig+0x1f0>)
 8004496:	4313      	orrs	r3, r2
 8004498:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800449a:	4b29      	ldr	r3, [pc, #164]	@ (8004540 <HAL_RCC_ClockConfig+0x1ec>)
 800449c:	681b      	ldr	r3, [r3, #0]
 800449e:	f003 0307 	and.w	r3, r3, #7
 80044a2:	683a      	ldr	r2, [r7, #0]
 80044a4:	429a      	cmp	r2, r3
 80044a6:	d210      	bcs.n	80044ca <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80044a8:	4b25      	ldr	r3, [pc, #148]	@ (8004540 <HAL_RCC_ClockConfig+0x1ec>)
 80044aa:	681b      	ldr	r3, [r3, #0]
 80044ac:	f023 0207 	bic.w	r2, r3, #7
 80044b0:	4923      	ldr	r1, [pc, #140]	@ (8004540 <HAL_RCC_ClockConfig+0x1ec>)
 80044b2:	683b      	ldr	r3, [r7, #0]
 80044b4:	4313      	orrs	r3, r2
 80044b6:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80044b8:	4b21      	ldr	r3, [pc, #132]	@ (8004540 <HAL_RCC_ClockConfig+0x1ec>)
 80044ba:	681b      	ldr	r3, [r3, #0]
 80044bc:	f003 0307 	and.w	r3, r3, #7
 80044c0:	683a      	ldr	r2, [r7, #0]
 80044c2:	429a      	cmp	r2, r3
 80044c4:	d001      	beq.n	80044ca <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 80044c6:	2301      	movs	r3, #1
 80044c8:	e036      	b.n	8004538 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	681b      	ldr	r3, [r3, #0]
 80044ce:	f003 0304 	and.w	r3, r3, #4
 80044d2:	2b00      	cmp	r3, #0
 80044d4:	d008      	beq.n	80044e8 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80044d6:	4b1b      	ldr	r3, [pc, #108]	@ (8004544 <HAL_RCC_ClockConfig+0x1f0>)
 80044d8:	689b      	ldr	r3, [r3, #8]
 80044da:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	68db      	ldr	r3, [r3, #12]
 80044e2:	4918      	ldr	r1, [pc, #96]	@ (8004544 <HAL_RCC_ClockConfig+0x1f0>)
 80044e4:	4313      	orrs	r3, r2
 80044e6:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	681b      	ldr	r3, [r3, #0]
 80044ec:	f003 0308 	and.w	r3, r3, #8
 80044f0:	2b00      	cmp	r3, #0
 80044f2:	d009      	beq.n	8004508 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80044f4:	4b13      	ldr	r3, [pc, #76]	@ (8004544 <HAL_RCC_ClockConfig+0x1f0>)
 80044f6:	689b      	ldr	r3, [r3, #8]
 80044f8:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	691b      	ldr	r3, [r3, #16]
 8004500:	00db      	lsls	r3, r3, #3
 8004502:	4910      	ldr	r1, [pc, #64]	@ (8004544 <HAL_RCC_ClockConfig+0x1f0>)
 8004504:	4313      	orrs	r3, r2
 8004506:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8004508:	f000 f824 	bl	8004554 <HAL_RCC_GetSysClockFreq>
 800450c:	4602      	mov	r2, r0
 800450e:	4b0d      	ldr	r3, [pc, #52]	@ (8004544 <HAL_RCC_ClockConfig+0x1f0>)
 8004510:	689b      	ldr	r3, [r3, #8]
 8004512:	091b      	lsrs	r3, r3, #4
 8004514:	f003 030f 	and.w	r3, r3, #15
 8004518:	490b      	ldr	r1, [pc, #44]	@ (8004548 <HAL_RCC_ClockConfig+0x1f4>)
 800451a:	5ccb      	ldrb	r3, [r1, r3]
 800451c:	f003 031f 	and.w	r3, r3, #31
 8004520:	fa22 f303 	lsr.w	r3, r2, r3
 8004524:	4a09      	ldr	r2, [pc, #36]	@ (800454c <HAL_RCC_ClockConfig+0x1f8>)
 8004526:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8004528:	4b09      	ldr	r3, [pc, #36]	@ (8004550 <HAL_RCC_ClockConfig+0x1fc>)
 800452a:	681b      	ldr	r3, [r3, #0]
 800452c:	4618      	mov	r0, r3
 800452e:	f7fd fc29 	bl	8001d84 <HAL_InitTick>
 8004532:	4603      	mov	r3, r0
 8004534:	72fb      	strb	r3, [r7, #11]

  return status;
 8004536:	7afb      	ldrb	r3, [r7, #11]
}
 8004538:	4618      	mov	r0, r3
 800453a:	3710      	adds	r7, #16
 800453c:	46bd      	mov	sp, r7
 800453e:	bd80      	pop	{r7, pc}
 8004540:	40022000 	.word	0x40022000
 8004544:	40021000 	.word	0x40021000
 8004548:	08007524 	.word	0x08007524
 800454c:	20000000 	.word	0x20000000
 8004550:	20000004 	.word	0x20000004

08004554 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004554:	b480      	push	{r7}
 8004556:	b089      	sub	sp, #36	@ 0x24
 8004558:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 800455a:	2300      	movs	r3, #0
 800455c:	61fb      	str	r3, [r7, #28]
 800455e:	2300      	movs	r3, #0
 8004560:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004562:	4b3e      	ldr	r3, [pc, #248]	@ (800465c <HAL_RCC_GetSysClockFreq+0x108>)
 8004564:	689b      	ldr	r3, [r3, #8]
 8004566:	f003 030c 	and.w	r3, r3, #12
 800456a:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 800456c:	4b3b      	ldr	r3, [pc, #236]	@ (800465c <HAL_RCC_GetSysClockFreq+0x108>)
 800456e:	68db      	ldr	r3, [r3, #12]
 8004570:	f003 0303 	and.w	r3, r3, #3
 8004574:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8004576:	693b      	ldr	r3, [r7, #16]
 8004578:	2b00      	cmp	r3, #0
 800457a:	d005      	beq.n	8004588 <HAL_RCC_GetSysClockFreq+0x34>
 800457c:	693b      	ldr	r3, [r7, #16]
 800457e:	2b0c      	cmp	r3, #12
 8004580:	d121      	bne.n	80045c6 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8004582:	68fb      	ldr	r3, [r7, #12]
 8004584:	2b01      	cmp	r3, #1
 8004586:	d11e      	bne.n	80045c6 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8004588:	4b34      	ldr	r3, [pc, #208]	@ (800465c <HAL_RCC_GetSysClockFreq+0x108>)
 800458a:	681b      	ldr	r3, [r3, #0]
 800458c:	f003 0308 	and.w	r3, r3, #8
 8004590:	2b00      	cmp	r3, #0
 8004592:	d107      	bne.n	80045a4 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8004594:	4b31      	ldr	r3, [pc, #196]	@ (800465c <HAL_RCC_GetSysClockFreq+0x108>)
 8004596:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800459a:	0a1b      	lsrs	r3, r3, #8
 800459c:	f003 030f 	and.w	r3, r3, #15
 80045a0:	61fb      	str	r3, [r7, #28]
 80045a2:	e005      	b.n	80045b0 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 80045a4:	4b2d      	ldr	r3, [pc, #180]	@ (800465c <HAL_RCC_GetSysClockFreq+0x108>)
 80045a6:	681b      	ldr	r3, [r3, #0]
 80045a8:	091b      	lsrs	r3, r3, #4
 80045aa:	f003 030f 	and.w	r3, r3, #15
 80045ae:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 80045b0:	4a2b      	ldr	r2, [pc, #172]	@ (8004660 <HAL_RCC_GetSysClockFreq+0x10c>)
 80045b2:	69fb      	ldr	r3, [r7, #28]
 80045b4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80045b8:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80045ba:	693b      	ldr	r3, [r7, #16]
 80045bc:	2b00      	cmp	r3, #0
 80045be:	d10d      	bne.n	80045dc <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 80045c0:	69fb      	ldr	r3, [r7, #28]
 80045c2:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80045c4:	e00a      	b.n	80045dc <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 80045c6:	693b      	ldr	r3, [r7, #16]
 80045c8:	2b04      	cmp	r3, #4
 80045ca:	d102      	bne.n	80045d2 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80045cc:	4b25      	ldr	r3, [pc, #148]	@ (8004664 <HAL_RCC_GetSysClockFreq+0x110>)
 80045ce:	61bb      	str	r3, [r7, #24]
 80045d0:	e004      	b.n	80045dc <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 80045d2:	693b      	ldr	r3, [r7, #16]
 80045d4:	2b08      	cmp	r3, #8
 80045d6:	d101      	bne.n	80045dc <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80045d8:	4b23      	ldr	r3, [pc, #140]	@ (8004668 <HAL_RCC_GetSysClockFreq+0x114>)
 80045da:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 80045dc:	693b      	ldr	r3, [r7, #16]
 80045de:	2b0c      	cmp	r3, #12
 80045e0:	d134      	bne.n	800464c <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80045e2:	4b1e      	ldr	r3, [pc, #120]	@ (800465c <HAL_RCC_GetSysClockFreq+0x108>)
 80045e4:	68db      	ldr	r3, [r3, #12]
 80045e6:	f003 0303 	and.w	r3, r3, #3
 80045ea:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80045ec:	68bb      	ldr	r3, [r7, #8]
 80045ee:	2b02      	cmp	r3, #2
 80045f0:	d003      	beq.n	80045fa <HAL_RCC_GetSysClockFreq+0xa6>
 80045f2:	68bb      	ldr	r3, [r7, #8]
 80045f4:	2b03      	cmp	r3, #3
 80045f6:	d003      	beq.n	8004600 <HAL_RCC_GetSysClockFreq+0xac>
 80045f8:	e005      	b.n	8004606 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 80045fa:	4b1a      	ldr	r3, [pc, #104]	@ (8004664 <HAL_RCC_GetSysClockFreq+0x110>)
 80045fc:	617b      	str	r3, [r7, #20]
      break;
 80045fe:	e005      	b.n	800460c <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8004600:	4b19      	ldr	r3, [pc, #100]	@ (8004668 <HAL_RCC_GetSysClockFreq+0x114>)
 8004602:	617b      	str	r3, [r7, #20]
      break;
 8004604:	e002      	b.n	800460c <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8004606:	69fb      	ldr	r3, [r7, #28]
 8004608:	617b      	str	r3, [r7, #20]
      break;
 800460a:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800460c:	4b13      	ldr	r3, [pc, #76]	@ (800465c <HAL_RCC_GetSysClockFreq+0x108>)
 800460e:	68db      	ldr	r3, [r3, #12]
 8004610:	091b      	lsrs	r3, r3, #4
 8004612:	f003 0307 	and.w	r3, r3, #7
 8004616:	3301      	adds	r3, #1
 8004618:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 800461a:	4b10      	ldr	r3, [pc, #64]	@ (800465c <HAL_RCC_GetSysClockFreq+0x108>)
 800461c:	68db      	ldr	r3, [r3, #12]
 800461e:	0a1b      	lsrs	r3, r3, #8
 8004620:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004624:	697a      	ldr	r2, [r7, #20]
 8004626:	fb03 f202 	mul.w	r2, r3, r2
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004630:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8004632:	4b0a      	ldr	r3, [pc, #40]	@ (800465c <HAL_RCC_GetSysClockFreq+0x108>)
 8004634:	68db      	ldr	r3, [r3, #12]
 8004636:	0e5b      	lsrs	r3, r3, #25
 8004638:	f003 0303 	and.w	r3, r3, #3
 800463c:	3301      	adds	r3, #1
 800463e:	005b      	lsls	r3, r3, #1
 8004640:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8004642:	697a      	ldr	r2, [r7, #20]
 8004644:	683b      	ldr	r3, [r7, #0]
 8004646:	fbb2 f3f3 	udiv	r3, r2, r3
 800464a:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 800464c:	69bb      	ldr	r3, [r7, #24]
}
 800464e:	4618      	mov	r0, r3
 8004650:	3724      	adds	r7, #36	@ 0x24
 8004652:	46bd      	mov	sp, r7
 8004654:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004658:	4770      	bx	lr
 800465a:	bf00      	nop
 800465c:	40021000 	.word	0x40021000
 8004660:	0800753c 	.word	0x0800753c
 8004664:	00f42400 	.word	0x00f42400
 8004668:	017d7840 	.word	0x017d7840

0800466c <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800466c:	b480      	push	{r7}
 800466e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004670:	4b03      	ldr	r3, [pc, #12]	@ (8004680 <HAL_RCC_GetHCLKFreq+0x14>)
 8004672:	681b      	ldr	r3, [r3, #0]
}
 8004674:	4618      	mov	r0, r3
 8004676:	46bd      	mov	sp, r7
 8004678:	f85d 7b04 	ldr.w	r7, [sp], #4
 800467c:	4770      	bx	lr
 800467e:	bf00      	nop
 8004680:	20000000 	.word	0x20000000

08004684 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004684:	b580      	push	{r7, lr}
 8004686:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8004688:	f7ff fff0 	bl	800466c <HAL_RCC_GetHCLKFreq>
 800468c:	4602      	mov	r2, r0
 800468e:	4b06      	ldr	r3, [pc, #24]	@ (80046a8 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004690:	689b      	ldr	r3, [r3, #8]
 8004692:	0a1b      	lsrs	r3, r3, #8
 8004694:	f003 0307 	and.w	r3, r3, #7
 8004698:	4904      	ldr	r1, [pc, #16]	@ (80046ac <HAL_RCC_GetPCLK1Freq+0x28>)
 800469a:	5ccb      	ldrb	r3, [r1, r3]
 800469c:	f003 031f 	and.w	r3, r3, #31
 80046a0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80046a4:	4618      	mov	r0, r3
 80046a6:	bd80      	pop	{r7, pc}
 80046a8:	40021000 	.word	0x40021000
 80046ac:	08007534 	.word	0x08007534

080046b0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80046b0:	b580      	push	{r7, lr}
 80046b2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 80046b4:	f7ff ffda 	bl	800466c <HAL_RCC_GetHCLKFreq>
 80046b8:	4602      	mov	r2, r0
 80046ba:	4b06      	ldr	r3, [pc, #24]	@ (80046d4 <HAL_RCC_GetPCLK2Freq+0x24>)
 80046bc:	689b      	ldr	r3, [r3, #8]
 80046be:	0adb      	lsrs	r3, r3, #11
 80046c0:	f003 0307 	and.w	r3, r3, #7
 80046c4:	4904      	ldr	r1, [pc, #16]	@ (80046d8 <HAL_RCC_GetPCLK2Freq+0x28>)
 80046c6:	5ccb      	ldrb	r3, [r1, r3]
 80046c8:	f003 031f 	and.w	r3, r3, #31
 80046cc:	fa22 f303 	lsr.w	r3, r2, r3
}
 80046d0:	4618      	mov	r0, r3
 80046d2:	bd80      	pop	{r7, pc}
 80046d4:	40021000 	.word	0x40021000
 80046d8:	08007534 	.word	0x08007534

080046dc <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 80046dc:	b580      	push	{r7, lr}
 80046de:	b086      	sub	sp, #24
 80046e0:	af00      	add	r7, sp, #0
 80046e2:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 80046e4:	2300      	movs	r3, #0
 80046e6:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 80046e8:	4b2a      	ldr	r3, [pc, #168]	@ (8004794 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80046ea:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80046ec:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80046f0:	2b00      	cmp	r3, #0
 80046f2:	d003      	beq.n	80046fc <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 80046f4:	f7ff f9ee 	bl	8003ad4 <HAL_PWREx_GetVoltageRange>
 80046f8:	6178      	str	r0, [r7, #20]
 80046fa:	e014      	b.n	8004726 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 80046fc:	4b25      	ldr	r3, [pc, #148]	@ (8004794 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80046fe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004700:	4a24      	ldr	r2, [pc, #144]	@ (8004794 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004702:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004706:	6593      	str	r3, [r2, #88]	@ 0x58
 8004708:	4b22      	ldr	r3, [pc, #136]	@ (8004794 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800470a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800470c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004710:	60fb      	str	r3, [r7, #12]
 8004712:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8004714:	f7ff f9de 	bl	8003ad4 <HAL_PWREx_GetVoltageRange>
 8004718:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 800471a:	4b1e      	ldr	r3, [pc, #120]	@ (8004794 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800471c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800471e:	4a1d      	ldr	r2, [pc, #116]	@ (8004794 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004720:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004724:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8004726:	697b      	ldr	r3, [r7, #20]
 8004728:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800472c:	d10b      	bne.n	8004746 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	2b80      	cmp	r3, #128	@ 0x80
 8004732:	d919      	bls.n	8004768 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	2ba0      	cmp	r3, #160	@ 0xa0
 8004738:	d902      	bls.n	8004740 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800473a:	2302      	movs	r3, #2
 800473c:	613b      	str	r3, [r7, #16]
 800473e:	e013      	b.n	8004768 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8004740:	2301      	movs	r3, #1
 8004742:	613b      	str	r3, [r7, #16]
 8004744:	e010      	b.n	8004768 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	2b80      	cmp	r3, #128	@ 0x80
 800474a:	d902      	bls.n	8004752 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 800474c:	2303      	movs	r3, #3
 800474e:	613b      	str	r3, [r7, #16]
 8004750:	e00a      	b.n	8004768 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	2b80      	cmp	r3, #128	@ 0x80
 8004756:	d102      	bne.n	800475e <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8004758:	2302      	movs	r3, #2
 800475a:	613b      	str	r3, [r7, #16]
 800475c:	e004      	b.n	8004768 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	2b70      	cmp	r3, #112	@ 0x70
 8004762:	d101      	bne.n	8004768 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8004764:	2301      	movs	r3, #1
 8004766:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8004768:	4b0b      	ldr	r3, [pc, #44]	@ (8004798 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800476a:	681b      	ldr	r3, [r3, #0]
 800476c:	f023 0207 	bic.w	r2, r3, #7
 8004770:	4909      	ldr	r1, [pc, #36]	@ (8004798 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8004772:	693b      	ldr	r3, [r7, #16]
 8004774:	4313      	orrs	r3, r2
 8004776:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8004778:	4b07      	ldr	r3, [pc, #28]	@ (8004798 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800477a:	681b      	ldr	r3, [r3, #0]
 800477c:	f003 0307 	and.w	r3, r3, #7
 8004780:	693a      	ldr	r2, [r7, #16]
 8004782:	429a      	cmp	r2, r3
 8004784:	d001      	beq.n	800478a <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8004786:	2301      	movs	r3, #1
 8004788:	e000      	b.n	800478c <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 800478a:	2300      	movs	r3, #0
}
 800478c:	4618      	mov	r0, r3
 800478e:	3718      	adds	r7, #24
 8004790:	46bd      	mov	sp, r7
 8004792:	bd80      	pop	{r7, pc}
 8004794:	40021000 	.word	0x40021000
 8004798:	40022000 	.word	0x40022000

0800479c <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800479c:	b580      	push	{r7, lr}
 800479e:	b086      	sub	sp, #24
 80047a0:	af00      	add	r7, sp, #0
 80047a2:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80047a4:	2300      	movs	r3, #0
 80047a6:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80047a8:	2300      	movs	r3, #0
 80047aa:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	681b      	ldr	r3, [r3, #0]
 80047b0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80047b4:	2b00      	cmp	r3, #0
 80047b6:	d041      	beq.n	800483c <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80047bc:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 80047c0:	d02a      	beq.n	8004818 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 80047c2:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 80047c6:	d824      	bhi.n	8004812 <HAL_RCCEx_PeriphCLKConfig+0x76>
 80047c8:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80047cc:	d008      	beq.n	80047e0 <HAL_RCCEx_PeriphCLKConfig+0x44>
 80047ce:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80047d2:	d81e      	bhi.n	8004812 <HAL_RCCEx_PeriphCLKConfig+0x76>
 80047d4:	2b00      	cmp	r3, #0
 80047d6:	d00a      	beq.n	80047ee <HAL_RCCEx_PeriphCLKConfig+0x52>
 80047d8:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80047dc:	d010      	beq.n	8004800 <HAL_RCCEx_PeriphCLKConfig+0x64>
 80047de:	e018      	b.n	8004812 <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80047e0:	4b86      	ldr	r3, [pc, #536]	@ (80049fc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80047e2:	68db      	ldr	r3, [r3, #12]
 80047e4:	4a85      	ldr	r2, [pc, #532]	@ (80049fc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80047e6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80047ea:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 80047ec:	e015      	b.n	800481a <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	3304      	adds	r3, #4
 80047f2:	2100      	movs	r1, #0
 80047f4:	4618      	mov	r0, r3
 80047f6:	f000 fa8b 	bl	8004d10 <RCCEx_PLLSAI1_Config>
 80047fa:	4603      	mov	r3, r0
 80047fc:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80047fe:	e00c      	b.n	800481a <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	3320      	adds	r3, #32
 8004804:	2100      	movs	r1, #0
 8004806:	4618      	mov	r0, r3
 8004808:	f000 fb76 	bl	8004ef8 <RCCEx_PLLSAI2_Config>
 800480c:	4603      	mov	r3, r0
 800480e:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8004810:	e003      	b.n	800481a <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8004812:	2301      	movs	r3, #1
 8004814:	74fb      	strb	r3, [r7, #19]
      break;
 8004816:	e000      	b.n	800481a <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8004818:	bf00      	nop
    }

    if(ret == HAL_OK)
 800481a:	7cfb      	ldrb	r3, [r7, #19]
 800481c:	2b00      	cmp	r3, #0
 800481e:	d10b      	bne.n	8004838 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8004820:	4b76      	ldr	r3, [pc, #472]	@ (80049fc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004822:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004826:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800482e:	4973      	ldr	r1, [pc, #460]	@ (80049fc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004830:	4313      	orrs	r3, r2
 8004832:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8004836:	e001      	b.n	800483c <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004838:	7cfb      	ldrb	r3, [r7, #19]
 800483a:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	681b      	ldr	r3, [r3, #0]
 8004840:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004844:	2b00      	cmp	r3, #0
 8004846:	d041      	beq.n	80048cc <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800484c:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8004850:	d02a      	beq.n	80048a8 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 8004852:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8004856:	d824      	bhi.n	80048a2 <HAL_RCCEx_PeriphCLKConfig+0x106>
 8004858:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800485c:	d008      	beq.n	8004870 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 800485e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8004862:	d81e      	bhi.n	80048a2 <HAL_RCCEx_PeriphCLKConfig+0x106>
 8004864:	2b00      	cmp	r3, #0
 8004866:	d00a      	beq.n	800487e <HAL_RCCEx_PeriphCLKConfig+0xe2>
 8004868:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800486c:	d010      	beq.n	8004890 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 800486e:	e018      	b.n	80048a2 <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8004870:	4b62      	ldr	r3, [pc, #392]	@ (80049fc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004872:	68db      	ldr	r3, [r3, #12]
 8004874:	4a61      	ldr	r2, [pc, #388]	@ (80049fc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004876:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800487a:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800487c:	e015      	b.n	80048aa <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	3304      	adds	r3, #4
 8004882:	2100      	movs	r1, #0
 8004884:	4618      	mov	r0, r3
 8004886:	f000 fa43 	bl	8004d10 <RCCEx_PLLSAI1_Config>
 800488a:	4603      	mov	r3, r0
 800488c:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800488e:	e00c      	b.n	80048aa <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	3320      	adds	r3, #32
 8004894:	2100      	movs	r1, #0
 8004896:	4618      	mov	r0, r3
 8004898:	f000 fb2e 	bl	8004ef8 <RCCEx_PLLSAI2_Config>
 800489c:	4603      	mov	r3, r0
 800489e:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80048a0:	e003      	b.n	80048aa <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80048a2:	2301      	movs	r3, #1
 80048a4:	74fb      	strb	r3, [r7, #19]
      break;
 80048a6:	e000      	b.n	80048aa <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 80048a8:	bf00      	nop
    }

    if(ret == HAL_OK)
 80048aa:	7cfb      	ldrb	r3, [r7, #19]
 80048ac:	2b00      	cmp	r3, #0
 80048ae:	d10b      	bne.n	80048c8 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 80048b0:	4b52      	ldr	r3, [pc, #328]	@ (80049fc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80048b2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80048b6:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80048be:	494f      	ldr	r1, [pc, #316]	@ (80049fc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80048c0:	4313      	orrs	r3, r2
 80048c2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 80048c6:	e001      	b.n	80048cc <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80048c8:	7cfb      	ldrb	r3, [r7, #19]
 80048ca:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	681b      	ldr	r3, [r3, #0]
 80048d0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80048d4:	2b00      	cmp	r3, #0
 80048d6:	f000 80a0 	beq.w	8004a1a <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 80048da:	2300      	movs	r3, #0
 80048dc:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80048de:	4b47      	ldr	r3, [pc, #284]	@ (80049fc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80048e0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80048e2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80048e6:	2b00      	cmp	r3, #0
 80048e8:	d101      	bne.n	80048ee <HAL_RCCEx_PeriphCLKConfig+0x152>
 80048ea:	2301      	movs	r3, #1
 80048ec:	e000      	b.n	80048f0 <HAL_RCCEx_PeriphCLKConfig+0x154>
 80048ee:	2300      	movs	r3, #0
 80048f0:	2b00      	cmp	r3, #0
 80048f2:	d00d      	beq.n	8004910 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80048f4:	4b41      	ldr	r3, [pc, #260]	@ (80049fc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80048f6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80048f8:	4a40      	ldr	r2, [pc, #256]	@ (80049fc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80048fa:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80048fe:	6593      	str	r3, [r2, #88]	@ 0x58
 8004900:	4b3e      	ldr	r3, [pc, #248]	@ (80049fc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004902:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004904:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004908:	60bb      	str	r3, [r7, #8]
 800490a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800490c:	2301      	movs	r3, #1
 800490e:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004910:	4b3b      	ldr	r3, [pc, #236]	@ (8004a00 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8004912:	681b      	ldr	r3, [r3, #0]
 8004914:	4a3a      	ldr	r2, [pc, #232]	@ (8004a00 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8004916:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800491a:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800491c:	f7fd fa82 	bl	8001e24 <HAL_GetTick>
 8004920:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8004922:	e009      	b.n	8004938 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004924:	f7fd fa7e 	bl	8001e24 <HAL_GetTick>
 8004928:	4602      	mov	r2, r0
 800492a:	68fb      	ldr	r3, [r7, #12]
 800492c:	1ad3      	subs	r3, r2, r3
 800492e:	2b02      	cmp	r3, #2
 8004930:	d902      	bls.n	8004938 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 8004932:	2303      	movs	r3, #3
 8004934:	74fb      	strb	r3, [r7, #19]
        break;
 8004936:	e005      	b.n	8004944 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8004938:	4b31      	ldr	r3, [pc, #196]	@ (8004a00 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800493a:	681b      	ldr	r3, [r3, #0]
 800493c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004940:	2b00      	cmp	r3, #0
 8004942:	d0ef      	beq.n	8004924 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 8004944:	7cfb      	ldrb	r3, [r7, #19]
 8004946:	2b00      	cmp	r3, #0
 8004948:	d15c      	bne.n	8004a04 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800494a:	4b2c      	ldr	r3, [pc, #176]	@ (80049fc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800494c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004950:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004954:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8004956:	697b      	ldr	r3, [r7, #20]
 8004958:	2b00      	cmp	r3, #0
 800495a:	d01f      	beq.n	800499c <HAL_RCCEx_PeriphCLKConfig+0x200>
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004962:	697a      	ldr	r2, [r7, #20]
 8004964:	429a      	cmp	r2, r3
 8004966:	d019      	beq.n	800499c <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8004968:	4b24      	ldr	r3, [pc, #144]	@ (80049fc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800496a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800496e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004972:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8004974:	4b21      	ldr	r3, [pc, #132]	@ (80049fc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004976:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800497a:	4a20      	ldr	r2, [pc, #128]	@ (80049fc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800497c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004980:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8004984:	4b1d      	ldr	r3, [pc, #116]	@ (80049fc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004986:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800498a:	4a1c      	ldr	r2, [pc, #112]	@ (80049fc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800498c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004990:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8004994:	4a19      	ldr	r2, [pc, #100]	@ (80049fc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004996:	697b      	ldr	r3, [r7, #20]
 8004998:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800499c:	697b      	ldr	r3, [r7, #20]
 800499e:	f003 0301 	and.w	r3, r3, #1
 80049a2:	2b00      	cmp	r3, #0
 80049a4:	d016      	beq.n	80049d4 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80049a6:	f7fd fa3d 	bl	8001e24 <HAL_GetTick>
 80049aa:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80049ac:	e00b      	b.n	80049c6 <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80049ae:	f7fd fa39 	bl	8001e24 <HAL_GetTick>
 80049b2:	4602      	mov	r2, r0
 80049b4:	68fb      	ldr	r3, [r7, #12]
 80049b6:	1ad3      	subs	r3, r2, r3
 80049b8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80049bc:	4293      	cmp	r3, r2
 80049be:	d902      	bls.n	80049c6 <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 80049c0:	2303      	movs	r3, #3
 80049c2:	74fb      	strb	r3, [r7, #19]
            break;
 80049c4:	e006      	b.n	80049d4 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80049c6:	4b0d      	ldr	r3, [pc, #52]	@ (80049fc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80049c8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80049cc:	f003 0302 	and.w	r3, r3, #2
 80049d0:	2b00      	cmp	r3, #0
 80049d2:	d0ec      	beq.n	80049ae <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 80049d4:	7cfb      	ldrb	r3, [r7, #19]
 80049d6:	2b00      	cmp	r3, #0
 80049d8:	d10c      	bne.n	80049f4 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80049da:	4b08      	ldr	r3, [pc, #32]	@ (80049fc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80049dc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80049e0:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80049ea:	4904      	ldr	r1, [pc, #16]	@ (80049fc <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80049ec:	4313      	orrs	r3, r2
 80049ee:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 80049f2:	e009      	b.n	8004a08 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80049f4:	7cfb      	ldrb	r3, [r7, #19]
 80049f6:	74bb      	strb	r3, [r7, #18]
 80049f8:	e006      	b.n	8004a08 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 80049fa:	bf00      	nop
 80049fc:	40021000 	.word	0x40021000
 8004a00:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004a04:	7cfb      	ldrb	r3, [r7, #19]
 8004a06:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004a08:	7c7b      	ldrb	r3, [r7, #17]
 8004a0a:	2b01      	cmp	r3, #1
 8004a0c:	d105      	bne.n	8004a1a <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004a0e:	4ba1      	ldr	r3, [pc, #644]	@ (8004c94 <HAL_RCCEx_PeriphCLKConfig+0x4f8>)
 8004a10:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004a12:	4aa0      	ldr	r2, [pc, #640]	@ (8004c94 <HAL_RCCEx_PeriphCLKConfig+0x4f8>)
 8004a14:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004a18:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	681b      	ldr	r3, [r3, #0]
 8004a1e:	f003 0301 	and.w	r3, r3, #1
 8004a22:	2b00      	cmp	r3, #0
 8004a24:	d00a      	beq.n	8004a3c <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8004a26:	4b9b      	ldr	r3, [pc, #620]	@ (8004c94 <HAL_RCCEx_PeriphCLKConfig+0x4f8>)
 8004a28:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004a2c:	f023 0203 	bic.w	r2, r3, #3
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004a34:	4997      	ldr	r1, [pc, #604]	@ (8004c94 <HAL_RCCEx_PeriphCLKConfig+0x4f8>)
 8004a36:	4313      	orrs	r3, r2
 8004a38:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	681b      	ldr	r3, [r3, #0]
 8004a40:	f003 0302 	and.w	r3, r3, #2
 8004a44:	2b00      	cmp	r3, #0
 8004a46:	d00a      	beq.n	8004a5e <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8004a48:	4b92      	ldr	r3, [pc, #584]	@ (8004c94 <HAL_RCCEx_PeriphCLKConfig+0x4f8>)
 8004a4a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004a4e:	f023 020c 	bic.w	r2, r3, #12
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004a56:	498f      	ldr	r1, [pc, #572]	@ (8004c94 <HAL_RCCEx_PeriphCLKConfig+0x4f8>)
 8004a58:	4313      	orrs	r3, r2
 8004a5a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	681b      	ldr	r3, [r3, #0]
 8004a62:	f003 0304 	and.w	r3, r3, #4
 8004a66:	2b00      	cmp	r3, #0
 8004a68:	d00a      	beq.n	8004a80 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8004a6a:	4b8a      	ldr	r3, [pc, #552]	@ (8004c94 <HAL_RCCEx_PeriphCLKConfig+0x4f8>)
 8004a6c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004a70:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004a78:	4986      	ldr	r1, [pc, #536]	@ (8004c94 <HAL_RCCEx_PeriphCLKConfig+0x4f8>)
 8004a7a:	4313      	orrs	r3, r2
 8004a7c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	681b      	ldr	r3, [r3, #0]
 8004a84:	f003 0308 	and.w	r3, r3, #8
 8004a88:	2b00      	cmp	r3, #0
 8004a8a:	d00a      	beq.n	8004aa2 <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8004a8c:	4b81      	ldr	r3, [pc, #516]	@ (8004c94 <HAL_RCCEx_PeriphCLKConfig+0x4f8>)
 8004a8e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004a92:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004a9a:	497e      	ldr	r1, [pc, #504]	@ (8004c94 <HAL_RCCEx_PeriphCLKConfig+0x4f8>)
 8004a9c:	4313      	orrs	r3, r2
 8004a9e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	681b      	ldr	r3, [r3, #0]
 8004aa6:	f003 0310 	and.w	r3, r3, #16
 8004aaa:	2b00      	cmp	r3, #0
 8004aac:	d00a      	beq.n	8004ac4 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8004aae:	4b79      	ldr	r3, [pc, #484]	@ (8004c94 <HAL_RCCEx_PeriphCLKConfig+0x4f8>)
 8004ab0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004ab4:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004abc:	4975      	ldr	r1, [pc, #468]	@ (8004c94 <HAL_RCCEx_PeriphCLKConfig+0x4f8>)
 8004abe:	4313      	orrs	r3, r2
 8004ac0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	681b      	ldr	r3, [r3, #0]
 8004ac8:	f003 0320 	and.w	r3, r3, #32
 8004acc:	2b00      	cmp	r3, #0
 8004ace:	d00a      	beq.n	8004ae6 <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8004ad0:	4b70      	ldr	r3, [pc, #448]	@ (8004c94 <HAL_RCCEx_PeriphCLKConfig+0x4f8>)
 8004ad2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004ad6:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004ade:	496d      	ldr	r1, [pc, #436]	@ (8004c94 <HAL_RCCEx_PeriphCLKConfig+0x4f8>)
 8004ae0:	4313      	orrs	r3, r2
 8004ae2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	681b      	ldr	r3, [r3, #0]
 8004aea:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004aee:	2b00      	cmp	r3, #0
 8004af0:	d00a      	beq.n	8004b08 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8004af2:	4b68      	ldr	r3, [pc, #416]	@ (8004c94 <HAL_RCCEx_PeriphCLKConfig+0x4f8>)
 8004af4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004af8:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8004afc:	687b      	ldr	r3, [r7, #4]
 8004afe:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004b00:	4964      	ldr	r1, [pc, #400]	@ (8004c94 <HAL_RCCEx_PeriphCLKConfig+0x4f8>)
 8004b02:	4313      	orrs	r3, r2
 8004b04:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	681b      	ldr	r3, [r3, #0]
 8004b0c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004b10:	2b00      	cmp	r3, #0
 8004b12:	d00a      	beq.n	8004b2a <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8004b14:	4b5f      	ldr	r3, [pc, #380]	@ (8004c94 <HAL_RCCEx_PeriphCLKConfig+0x4f8>)
 8004b16:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004b1a:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004b22:	495c      	ldr	r1, [pc, #368]	@ (8004c94 <HAL_RCCEx_PeriphCLKConfig+0x4f8>)
 8004b24:	4313      	orrs	r3, r2
 8004b26:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	681b      	ldr	r3, [r3, #0]
 8004b2e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004b32:	2b00      	cmp	r3, #0
 8004b34:	d00a      	beq.n	8004b4c <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004b36:	4b57      	ldr	r3, [pc, #348]	@ (8004c94 <HAL_RCCEx_PeriphCLKConfig+0x4f8>)
 8004b38:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004b3c:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004b44:	4953      	ldr	r1, [pc, #332]	@ (8004c94 <HAL_RCCEx_PeriphCLKConfig+0x4f8>)
 8004b46:	4313      	orrs	r3, r2
 8004b48:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	681b      	ldr	r3, [r3, #0]
 8004b50:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004b54:	2b00      	cmp	r3, #0
 8004b56:	d00a      	beq.n	8004b6e <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8004b58:	4b4e      	ldr	r3, [pc, #312]	@ (8004c94 <HAL_RCCEx_PeriphCLKConfig+0x4f8>)
 8004b5a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004b5e:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004b66:	494b      	ldr	r1, [pc, #300]	@ (8004c94 <HAL_RCCEx_PeriphCLKConfig+0x4f8>)
 8004b68:	4313      	orrs	r3, r2
 8004b6a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8004b6e:	687b      	ldr	r3, [r7, #4]
 8004b70:	681b      	ldr	r3, [r3, #0]
 8004b72:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004b76:	2b00      	cmp	r3, #0
 8004b78:	d00a      	beq.n	8004b90 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8004b7a:	4b46      	ldr	r3, [pc, #280]	@ (8004c94 <HAL_RCCEx_PeriphCLKConfig+0x4f8>)
 8004b7c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004b80:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004b88:	4942      	ldr	r1, [pc, #264]	@ (8004c94 <HAL_RCCEx_PeriphCLKConfig+0x4f8>)
 8004b8a:	4313      	orrs	r3, r2
 8004b8c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	681b      	ldr	r3, [r3, #0]
 8004b94:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8004b98:	2b00      	cmp	r3, #0
 8004b9a:	d028      	beq.n	8004bee <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8004b9c:	4b3d      	ldr	r3, [pc, #244]	@ (8004c94 <HAL_RCCEx_PeriphCLKConfig+0x4f8>)
 8004b9e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004ba2:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8004ba6:	687b      	ldr	r3, [r7, #4]
 8004ba8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004baa:	493a      	ldr	r1, [pc, #232]	@ (8004c94 <HAL_RCCEx_PeriphCLKConfig+0x4f8>)
 8004bac:	4313      	orrs	r3, r2
 8004bae:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004bb6:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004bba:	d106      	bne.n	8004bca <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004bbc:	4b35      	ldr	r3, [pc, #212]	@ (8004c94 <HAL_RCCEx_PeriphCLKConfig+0x4f8>)
 8004bbe:	68db      	ldr	r3, [r3, #12]
 8004bc0:	4a34      	ldr	r2, [pc, #208]	@ (8004c94 <HAL_RCCEx_PeriphCLKConfig+0x4f8>)
 8004bc2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004bc6:	60d3      	str	r3, [r2, #12]
 8004bc8:	e011      	b.n	8004bee <HAL_RCCEx_PeriphCLKConfig+0x452>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004bce:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004bd2:	d10c      	bne.n	8004bee <HAL_RCCEx_PeriphCLKConfig+0x452>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	3304      	adds	r3, #4
 8004bd8:	2101      	movs	r1, #1
 8004bda:	4618      	mov	r0, r3
 8004bdc:	f000 f898 	bl	8004d10 <RCCEx_PLLSAI1_Config>
 8004be0:	4603      	mov	r3, r0
 8004be2:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004be4:	7cfb      	ldrb	r3, [r7, #19]
 8004be6:	2b00      	cmp	r3, #0
 8004be8:	d001      	beq.n	8004bee <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* set overall return value */
        status = ret;
 8004bea:	7cfb      	ldrb	r3, [r7, #19]
 8004bec:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8004bee:	687b      	ldr	r3, [r7, #4]
 8004bf0:	681b      	ldr	r3, [r3, #0]
 8004bf2:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004bf6:	2b00      	cmp	r3, #0
 8004bf8:	d028      	beq.n	8004c4c <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8004bfa:	4b26      	ldr	r3, [pc, #152]	@ (8004c94 <HAL_RCCEx_PeriphCLKConfig+0x4f8>)
 8004bfc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004c00:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004c08:	4922      	ldr	r1, [pc, #136]	@ (8004c94 <HAL_RCCEx_PeriphCLKConfig+0x4f8>)
 8004c0a:	4313      	orrs	r3, r2
 8004c0c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004c14:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004c18:	d106      	bne.n	8004c28 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004c1a:	4b1e      	ldr	r3, [pc, #120]	@ (8004c94 <HAL_RCCEx_PeriphCLKConfig+0x4f8>)
 8004c1c:	68db      	ldr	r3, [r3, #12]
 8004c1e:	4a1d      	ldr	r2, [pc, #116]	@ (8004c94 <HAL_RCCEx_PeriphCLKConfig+0x4f8>)
 8004c20:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004c24:	60d3      	str	r3, [r2, #12]
 8004c26:	e011      	b.n	8004c4c <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004c2c:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004c30:	d10c      	bne.n	8004c4c <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004c32:	687b      	ldr	r3, [r7, #4]
 8004c34:	3304      	adds	r3, #4
 8004c36:	2101      	movs	r1, #1
 8004c38:	4618      	mov	r0, r3
 8004c3a:	f000 f869 	bl	8004d10 <RCCEx_PLLSAI1_Config>
 8004c3e:	4603      	mov	r3, r0
 8004c40:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004c42:	7cfb      	ldrb	r3, [r7, #19]
 8004c44:	2b00      	cmp	r3, #0
 8004c46:	d001      	beq.n	8004c4c <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 8004c48:	7cfb      	ldrb	r3, [r7, #19]
 8004c4a:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	681b      	ldr	r3, [r3, #0]
 8004c50:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004c54:	2b00      	cmp	r3, #0
 8004c56:	d031      	beq.n	8004cbc <HAL_RCCEx_PeriphCLKConfig+0x520>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8004c58:	4b0e      	ldr	r3, [pc, #56]	@ (8004c94 <HAL_RCCEx_PeriphCLKConfig+0x4f8>)
 8004c5a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004c5e:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004c66:	490b      	ldr	r1, [pc, #44]	@ (8004c94 <HAL_RCCEx_PeriphCLKConfig+0x4f8>)
 8004c68:	4313      	orrs	r3, r2
 8004c6a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004c72:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004c76:	d10f      	bne.n	8004c98 <HAL_RCCEx_PeriphCLKConfig+0x4fc>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	3304      	adds	r3, #4
 8004c7c:	2102      	movs	r1, #2
 8004c7e:	4618      	mov	r0, r3
 8004c80:	f000 f846 	bl	8004d10 <RCCEx_PLLSAI1_Config>
 8004c84:	4603      	mov	r3, r0
 8004c86:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004c88:	7cfb      	ldrb	r3, [r7, #19]
 8004c8a:	2b00      	cmp	r3, #0
 8004c8c:	d016      	beq.n	8004cbc <HAL_RCCEx_PeriphCLKConfig+0x520>
      {
        /* set overall return value */
        status = ret;
 8004c8e:	7cfb      	ldrb	r3, [r7, #19]
 8004c90:	74bb      	strb	r3, [r7, #18]
 8004c92:	e013      	b.n	8004cbc <HAL_RCCEx_PeriphCLKConfig+0x520>
 8004c94:	40021000 	.word	0x40021000
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004c9c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004ca0:	d10c      	bne.n	8004cbc <HAL_RCCEx_PeriphCLKConfig+0x520>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	3320      	adds	r3, #32
 8004ca6:	2102      	movs	r1, #2
 8004ca8:	4618      	mov	r0, r3
 8004caa:	f000 f925 	bl	8004ef8 <RCCEx_PLLSAI2_Config>
 8004cae:	4603      	mov	r3, r0
 8004cb0:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8004cb2:	7cfb      	ldrb	r3, [r7, #19]
 8004cb4:	2b00      	cmp	r3, #0
 8004cb6:	d001      	beq.n	8004cbc <HAL_RCCEx_PeriphCLKConfig+0x520>
      {
        /* set overall return value */
        status = ret;
 8004cb8:	7cfb      	ldrb	r3, [r7, #19]
 8004cba:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	681b      	ldr	r3, [r3, #0]
 8004cc0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004cc4:	2b00      	cmp	r3, #0
 8004cc6:	d00a      	beq.n	8004cde <HAL_RCCEx_PeriphCLKConfig+0x542>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8004cc8:	4b10      	ldr	r3, [pc, #64]	@ (8004d0c <HAL_RCCEx_PeriphCLKConfig+0x570>)
 8004cca:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004cce:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 8004cd2:	687b      	ldr	r3, [r7, #4]
 8004cd4:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004cd6:	490d      	ldr	r1, [pc, #52]	@ (8004d0c <HAL_RCCEx_PeriphCLKConfig+0x570>)
 8004cd8:	4313      	orrs	r3, r2
 8004cda:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8004cde:	687b      	ldr	r3, [r7, #4]
 8004ce0:	681b      	ldr	r3, [r3, #0]
 8004ce2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004ce6:	2b00      	cmp	r3, #0
 8004ce8:	d00a      	beq.n	8004d00 <HAL_RCCEx_PeriphCLKConfig+0x564>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8004cea:	4b08      	ldr	r3, [pc, #32]	@ (8004d0c <HAL_RCCEx_PeriphCLKConfig+0x570>)
 8004cec:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004cf0:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004cf8:	4904      	ldr	r1, [pc, #16]	@ (8004d0c <HAL_RCCEx_PeriphCLKConfig+0x570>)
 8004cfa:	4313      	orrs	r3, r2
 8004cfc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8004d00:	7cbb      	ldrb	r3, [r7, #18]
}
 8004d02:	4618      	mov	r0, r3
 8004d04:	3718      	adds	r7, #24
 8004d06:	46bd      	mov	sp, r7
 8004d08:	bd80      	pop	{r7, pc}
 8004d0a:	bf00      	nop
 8004d0c:	40021000 	.word	0x40021000

08004d10 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8004d10:	b580      	push	{r7, lr}
 8004d12:	b084      	sub	sp, #16
 8004d14:	af00      	add	r7, sp, #0
 8004d16:	6078      	str	r0, [r7, #4]
 8004d18:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8004d1a:	2300      	movs	r3, #0
 8004d1c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8004d1e:	4b75      	ldr	r3, [pc, #468]	@ (8004ef4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004d20:	68db      	ldr	r3, [r3, #12]
 8004d22:	f003 0303 	and.w	r3, r3, #3
 8004d26:	2b00      	cmp	r3, #0
 8004d28:	d018      	beq.n	8004d5c <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8004d2a:	4b72      	ldr	r3, [pc, #456]	@ (8004ef4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004d2c:	68db      	ldr	r3, [r3, #12]
 8004d2e:	f003 0203 	and.w	r2, r3, #3
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	681b      	ldr	r3, [r3, #0]
 8004d36:	429a      	cmp	r2, r3
 8004d38:	d10d      	bne.n	8004d56 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	681b      	ldr	r3, [r3, #0]
       ||
 8004d3e:	2b00      	cmp	r3, #0
 8004d40:	d009      	beq.n	8004d56 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8004d42:	4b6c      	ldr	r3, [pc, #432]	@ (8004ef4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004d44:	68db      	ldr	r3, [r3, #12]
 8004d46:	091b      	lsrs	r3, r3, #4
 8004d48:	f003 0307 	and.w	r3, r3, #7
 8004d4c:	1c5a      	adds	r2, r3, #1
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	685b      	ldr	r3, [r3, #4]
       ||
 8004d52:	429a      	cmp	r2, r3
 8004d54:	d047      	beq.n	8004de6 <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8004d56:	2301      	movs	r3, #1
 8004d58:	73fb      	strb	r3, [r7, #15]
 8004d5a:	e044      	b.n	8004de6 <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	681b      	ldr	r3, [r3, #0]
 8004d60:	2b03      	cmp	r3, #3
 8004d62:	d018      	beq.n	8004d96 <RCCEx_PLLSAI1_Config+0x86>
 8004d64:	2b03      	cmp	r3, #3
 8004d66:	d825      	bhi.n	8004db4 <RCCEx_PLLSAI1_Config+0xa4>
 8004d68:	2b01      	cmp	r3, #1
 8004d6a:	d002      	beq.n	8004d72 <RCCEx_PLLSAI1_Config+0x62>
 8004d6c:	2b02      	cmp	r3, #2
 8004d6e:	d009      	beq.n	8004d84 <RCCEx_PLLSAI1_Config+0x74>
 8004d70:	e020      	b.n	8004db4 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8004d72:	4b60      	ldr	r3, [pc, #384]	@ (8004ef4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004d74:	681b      	ldr	r3, [r3, #0]
 8004d76:	f003 0302 	and.w	r3, r3, #2
 8004d7a:	2b00      	cmp	r3, #0
 8004d7c:	d11d      	bne.n	8004dba <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8004d7e:	2301      	movs	r3, #1
 8004d80:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004d82:	e01a      	b.n	8004dba <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8004d84:	4b5b      	ldr	r3, [pc, #364]	@ (8004ef4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004d86:	681b      	ldr	r3, [r3, #0]
 8004d88:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004d8c:	2b00      	cmp	r3, #0
 8004d8e:	d116      	bne.n	8004dbe <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8004d90:	2301      	movs	r3, #1
 8004d92:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004d94:	e013      	b.n	8004dbe <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8004d96:	4b57      	ldr	r3, [pc, #348]	@ (8004ef4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004d98:	681b      	ldr	r3, [r3, #0]
 8004d9a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004d9e:	2b00      	cmp	r3, #0
 8004da0:	d10f      	bne.n	8004dc2 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8004da2:	4b54      	ldr	r3, [pc, #336]	@ (8004ef4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004da4:	681b      	ldr	r3, [r3, #0]
 8004da6:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004daa:	2b00      	cmp	r3, #0
 8004dac:	d109      	bne.n	8004dc2 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8004dae:	2301      	movs	r3, #1
 8004db0:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8004db2:	e006      	b.n	8004dc2 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8004db4:	2301      	movs	r3, #1
 8004db6:	73fb      	strb	r3, [r7, #15]
      break;
 8004db8:	e004      	b.n	8004dc4 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8004dba:	bf00      	nop
 8004dbc:	e002      	b.n	8004dc4 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8004dbe:	bf00      	nop
 8004dc0:	e000      	b.n	8004dc4 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8004dc2:	bf00      	nop
    }

    if(status == HAL_OK)
 8004dc4:	7bfb      	ldrb	r3, [r7, #15]
 8004dc6:	2b00      	cmp	r3, #0
 8004dc8:	d10d      	bne.n	8004de6 <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8004dca:	4b4a      	ldr	r3, [pc, #296]	@ (8004ef4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004dcc:	68db      	ldr	r3, [r3, #12]
 8004dce:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8004dd2:	687b      	ldr	r3, [r7, #4]
 8004dd4:	6819      	ldr	r1, [r3, #0]
 8004dd6:	687b      	ldr	r3, [r7, #4]
 8004dd8:	685b      	ldr	r3, [r3, #4]
 8004dda:	3b01      	subs	r3, #1
 8004ddc:	011b      	lsls	r3, r3, #4
 8004dde:	430b      	orrs	r3, r1
 8004de0:	4944      	ldr	r1, [pc, #272]	@ (8004ef4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004de2:	4313      	orrs	r3, r2
 8004de4:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8004de6:	7bfb      	ldrb	r3, [r7, #15]
 8004de8:	2b00      	cmp	r3, #0
 8004dea:	d17d      	bne.n	8004ee8 <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8004dec:	4b41      	ldr	r3, [pc, #260]	@ (8004ef4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004dee:	681b      	ldr	r3, [r3, #0]
 8004df0:	4a40      	ldr	r2, [pc, #256]	@ (8004ef4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004df2:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8004df6:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004df8:	f7fd f814 	bl	8001e24 <HAL_GetTick>
 8004dfc:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8004dfe:	e009      	b.n	8004e14 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8004e00:	f7fd f810 	bl	8001e24 <HAL_GetTick>
 8004e04:	4602      	mov	r2, r0
 8004e06:	68bb      	ldr	r3, [r7, #8]
 8004e08:	1ad3      	subs	r3, r2, r3
 8004e0a:	2b02      	cmp	r3, #2
 8004e0c:	d902      	bls.n	8004e14 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8004e0e:	2303      	movs	r3, #3
 8004e10:	73fb      	strb	r3, [r7, #15]
        break;
 8004e12:	e005      	b.n	8004e20 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8004e14:	4b37      	ldr	r3, [pc, #220]	@ (8004ef4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004e16:	681b      	ldr	r3, [r3, #0]
 8004e18:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004e1c:	2b00      	cmp	r3, #0
 8004e1e:	d1ef      	bne.n	8004e00 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8004e20:	7bfb      	ldrb	r3, [r7, #15]
 8004e22:	2b00      	cmp	r3, #0
 8004e24:	d160      	bne.n	8004ee8 <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8004e26:	683b      	ldr	r3, [r7, #0]
 8004e28:	2b00      	cmp	r3, #0
 8004e2a:	d111      	bne.n	8004e50 <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004e2c:	4b31      	ldr	r3, [pc, #196]	@ (8004ef4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004e2e:	691b      	ldr	r3, [r3, #16]
 8004e30:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 8004e34:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004e38:	687a      	ldr	r2, [r7, #4]
 8004e3a:	6892      	ldr	r2, [r2, #8]
 8004e3c:	0211      	lsls	r1, r2, #8
 8004e3e:	687a      	ldr	r2, [r7, #4]
 8004e40:	68d2      	ldr	r2, [r2, #12]
 8004e42:	0912      	lsrs	r2, r2, #4
 8004e44:	0452      	lsls	r2, r2, #17
 8004e46:	430a      	orrs	r2, r1
 8004e48:	492a      	ldr	r1, [pc, #168]	@ (8004ef4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004e4a:	4313      	orrs	r3, r2
 8004e4c:	610b      	str	r3, [r1, #16]
 8004e4e:	e027      	b.n	8004ea0 <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8004e50:	683b      	ldr	r3, [r7, #0]
 8004e52:	2b01      	cmp	r3, #1
 8004e54:	d112      	bne.n	8004e7c <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004e56:	4b27      	ldr	r3, [pc, #156]	@ (8004ef4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004e58:	691b      	ldr	r3, [r3, #16]
 8004e5a:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 8004e5e:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8004e62:	687a      	ldr	r2, [r7, #4]
 8004e64:	6892      	ldr	r2, [r2, #8]
 8004e66:	0211      	lsls	r1, r2, #8
 8004e68:	687a      	ldr	r2, [r7, #4]
 8004e6a:	6912      	ldr	r2, [r2, #16]
 8004e6c:	0852      	lsrs	r2, r2, #1
 8004e6e:	3a01      	subs	r2, #1
 8004e70:	0552      	lsls	r2, r2, #21
 8004e72:	430a      	orrs	r2, r1
 8004e74:	491f      	ldr	r1, [pc, #124]	@ (8004ef4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004e76:	4313      	orrs	r3, r2
 8004e78:	610b      	str	r3, [r1, #16]
 8004e7a:	e011      	b.n	8004ea0 <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004e7c:	4b1d      	ldr	r3, [pc, #116]	@ (8004ef4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004e7e:	691b      	ldr	r3, [r3, #16]
 8004e80:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8004e84:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8004e88:	687a      	ldr	r2, [r7, #4]
 8004e8a:	6892      	ldr	r2, [r2, #8]
 8004e8c:	0211      	lsls	r1, r2, #8
 8004e8e:	687a      	ldr	r2, [r7, #4]
 8004e90:	6952      	ldr	r2, [r2, #20]
 8004e92:	0852      	lsrs	r2, r2, #1
 8004e94:	3a01      	subs	r2, #1
 8004e96:	0652      	lsls	r2, r2, #25
 8004e98:	430a      	orrs	r2, r1
 8004e9a:	4916      	ldr	r1, [pc, #88]	@ (8004ef4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004e9c:	4313      	orrs	r3, r2
 8004e9e:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8004ea0:	4b14      	ldr	r3, [pc, #80]	@ (8004ef4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004ea2:	681b      	ldr	r3, [r3, #0]
 8004ea4:	4a13      	ldr	r2, [pc, #76]	@ (8004ef4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004ea6:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8004eaa:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004eac:	f7fc ffba 	bl	8001e24 <HAL_GetTick>
 8004eb0:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8004eb2:	e009      	b.n	8004ec8 <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8004eb4:	f7fc ffb6 	bl	8001e24 <HAL_GetTick>
 8004eb8:	4602      	mov	r2, r0
 8004eba:	68bb      	ldr	r3, [r7, #8]
 8004ebc:	1ad3      	subs	r3, r2, r3
 8004ebe:	2b02      	cmp	r3, #2
 8004ec0:	d902      	bls.n	8004ec8 <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 8004ec2:	2303      	movs	r3, #3
 8004ec4:	73fb      	strb	r3, [r7, #15]
          break;
 8004ec6:	e005      	b.n	8004ed4 <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8004ec8:	4b0a      	ldr	r3, [pc, #40]	@ (8004ef4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004eca:	681b      	ldr	r3, [r3, #0]
 8004ecc:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004ed0:	2b00      	cmp	r3, #0
 8004ed2:	d0ef      	beq.n	8004eb4 <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 8004ed4:	7bfb      	ldrb	r3, [r7, #15]
 8004ed6:	2b00      	cmp	r3, #0
 8004ed8:	d106      	bne.n	8004ee8 <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8004eda:	4b06      	ldr	r3, [pc, #24]	@ (8004ef4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004edc:	691a      	ldr	r2, [r3, #16]
 8004ede:	687b      	ldr	r3, [r7, #4]
 8004ee0:	699b      	ldr	r3, [r3, #24]
 8004ee2:	4904      	ldr	r1, [pc, #16]	@ (8004ef4 <RCCEx_PLLSAI1_Config+0x1e4>)
 8004ee4:	4313      	orrs	r3, r2
 8004ee6:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8004ee8:	7bfb      	ldrb	r3, [r7, #15]
}
 8004eea:	4618      	mov	r0, r3
 8004eec:	3710      	adds	r7, #16
 8004eee:	46bd      	mov	sp, r7
 8004ef0:	bd80      	pop	{r7, pc}
 8004ef2:	bf00      	nop
 8004ef4:	40021000 	.word	0x40021000

08004ef8 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8004ef8:	b580      	push	{r7, lr}
 8004efa:	b084      	sub	sp, #16
 8004efc:	af00      	add	r7, sp, #0
 8004efe:	6078      	str	r0, [r7, #4]
 8004f00:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8004f02:	2300      	movs	r3, #0
 8004f04:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8004f06:	4b6a      	ldr	r3, [pc, #424]	@ (80050b0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004f08:	68db      	ldr	r3, [r3, #12]
 8004f0a:	f003 0303 	and.w	r3, r3, #3
 8004f0e:	2b00      	cmp	r3, #0
 8004f10:	d018      	beq.n	8004f44 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8004f12:	4b67      	ldr	r3, [pc, #412]	@ (80050b0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004f14:	68db      	ldr	r3, [r3, #12]
 8004f16:	f003 0203 	and.w	r2, r3, #3
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	681b      	ldr	r3, [r3, #0]
 8004f1e:	429a      	cmp	r2, r3
 8004f20:	d10d      	bne.n	8004f3e <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	681b      	ldr	r3, [r3, #0]
       ||
 8004f26:	2b00      	cmp	r3, #0
 8004f28:	d009      	beq.n	8004f3e <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 8004f2a:	4b61      	ldr	r3, [pc, #388]	@ (80050b0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004f2c:	68db      	ldr	r3, [r3, #12]
 8004f2e:	091b      	lsrs	r3, r3, #4
 8004f30:	f003 0307 	and.w	r3, r3, #7
 8004f34:	1c5a      	adds	r2, r3, #1
 8004f36:	687b      	ldr	r3, [r7, #4]
 8004f38:	685b      	ldr	r3, [r3, #4]
       ||
 8004f3a:	429a      	cmp	r2, r3
 8004f3c:	d047      	beq.n	8004fce <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8004f3e:	2301      	movs	r3, #1
 8004f40:	73fb      	strb	r3, [r7, #15]
 8004f42:	e044      	b.n	8004fce <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	681b      	ldr	r3, [r3, #0]
 8004f48:	2b03      	cmp	r3, #3
 8004f4a:	d018      	beq.n	8004f7e <RCCEx_PLLSAI2_Config+0x86>
 8004f4c:	2b03      	cmp	r3, #3
 8004f4e:	d825      	bhi.n	8004f9c <RCCEx_PLLSAI2_Config+0xa4>
 8004f50:	2b01      	cmp	r3, #1
 8004f52:	d002      	beq.n	8004f5a <RCCEx_PLLSAI2_Config+0x62>
 8004f54:	2b02      	cmp	r3, #2
 8004f56:	d009      	beq.n	8004f6c <RCCEx_PLLSAI2_Config+0x74>
 8004f58:	e020      	b.n	8004f9c <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8004f5a:	4b55      	ldr	r3, [pc, #340]	@ (80050b0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004f5c:	681b      	ldr	r3, [r3, #0]
 8004f5e:	f003 0302 	and.w	r3, r3, #2
 8004f62:	2b00      	cmp	r3, #0
 8004f64:	d11d      	bne.n	8004fa2 <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 8004f66:	2301      	movs	r3, #1
 8004f68:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004f6a:	e01a      	b.n	8004fa2 <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8004f6c:	4b50      	ldr	r3, [pc, #320]	@ (80050b0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004f6e:	681b      	ldr	r3, [r3, #0]
 8004f70:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004f74:	2b00      	cmp	r3, #0
 8004f76:	d116      	bne.n	8004fa6 <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 8004f78:	2301      	movs	r3, #1
 8004f7a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004f7c:	e013      	b.n	8004fa6 <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8004f7e:	4b4c      	ldr	r3, [pc, #304]	@ (80050b0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004f80:	681b      	ldr	r3, [r3, #0]
 8004f82:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004f86:	2b00      	cmp	r3, #0
 8004f88:	d10f      	bne.n	8004faa <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8004f8a:	4b49      	ldr	r3, [pc, #292]	@ (80050b0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004f8c:	681b      	ldr	r3, [r3, #0]
 8004f8e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004f92:	2b00      	cmp	r3, #0
 8004f94:	d109      	bne.n	8004faa <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 8004f96:	2301      	movs	r3, #1
 8004f98:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8004f9a:	e006      	b.n	8004faa <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 8004f9c:	2301      	movs	r3, #1
 8004f9e:	73fb      	strb	r3, [r7, #15]
      break;
 8004fa0:	e004      	b.n	8004fac <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8004fa2:	bf00      	nop
 8004fa4:	e002      	b.n	8004fac <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8004fa6:	bf00      	nop
 8004fa8:	e000      	b.n	8004fac <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8004faa:	bf00      	nop
    }

    if(status == HAL_OK)
 8004fac:	7bfb      	ldrb	r3, [r7, #15]
 8004fae:	2b00      	cmp	r3, #0
 8004fb0:	d10d      	bne.n	8004fce <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8004fb2:	4b3f      	ldr	r3, [pc, #252]	@ (80050b0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004fb4:	68db      	ldr	r3, [r3, #12]
 8004fb6:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8004fba:	687b      	ldr	r3, [r7, #4]
 8004fbc:	6819      	ldr	r1, [r3, #0]
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	685b      	ldr	r3, [r3, #4]
 8004fc2:	3b01      	subs	r3, #1
 8004fc4:	011b      	lsls	r3, r3, #4
 8004fc6:	430b      	orrs	r3, r1
 8004fc8:	4939      	ldr	r1, [pc, #228]	@ (80050b0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004fca:	4313      	orrs	r3, r2
 8004fcc:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8004fce:	7bfb      	ldrb	r3, [r7, #15]
 8004fd0:	2b00      	cmp	r3, #0
 8004fd2:	d167      	bne.n	80050a4 <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8004fd4:	4b36      	ldr	r3, [pc, #216]	@ (80050b0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004fd6:	681b      	ldr	r3, [r3, #0]
 8004fd8:	4a35      	ldr	r2, [pc, #212]	@ (80050b0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004fda:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004fde:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004fe0:	f7fc ff20 	bl	8001e24 <HAL_GetTick>
 8004fe4:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8004fe6:	e009      	b.n	8004ffc <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8004fe8:	f7fc ff1c 	bl	8001e24 <HAL_GetTick>
 8004fec:	4602      	mov	r2, r0
 8004fee:	68bb      	ldr	r3, [r7, #8]
 8004ff0:	1ad3      	subs	r3, r2, r3
 8004ff2:	2b02      	cmp	r3, #2
 8004ff4:	d902      	bls.n	8004ffc <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8004ff6:	2303      	movs	r3, #3
 8004ff8:	73fb      	strb	r3, [r7, #15]
        break;
 8004ffa:	e005      	b.n	8005008 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8004ffc:	4b2c      	ldr	r3, [pc, #176]	@ (80050b0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8004ffe:	681b      	ldr	r3, [r3, #0]
 8005000:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005004:	2b00      	cmp	r3, #0
 8005006:	d1ef      	bne.n	8004fe8 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8005008:	7bfb      	ldrb	r3, [r7, #15]
 800500a:	2b00      	cmp	r3, #0
 800500c:	d14a      	bne.n	80050a4 <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800500e:	683b      	ldr	r3, [r7, #0]
 8005010:	2b00      	cmp	r3, #0
 8005012:	d111      	bne.n	8005038 <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8005014:	4b26      	ldr	r3, [pc, #152]	@ (80050b0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005016:	695b      	ldr	r3, [r3, #20]
 8005018:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 800501c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005020:	687a      	ldr	r2, [r7, #4]
 8005022:	6892      	ldr	r2, [r2, #8]
 8005024:	0211      	lsls	r1, r2, #8
 8005026:	687a      	ldr	r2, [r7, #4]
 8005028:	68d2      	ldr	r2, [r2, #12]
 800502a:	0912      	lsrs	r2, r2, #4
 800502c:	0452      	lsls	r2, r2, #17
 800502e:	430a      	orrs	r2, r1
 8005030:	491f      	ldr	r1, [pc, #124]	@ (80050b0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005032:	4313      	orrs	r3, r2
 8005034:	614b      	str	r3, [r1, #20]
 8005036:	e011      	b.n	800505c <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8005038:	4b1d      	ldr	r3, [pc, #116]	@ (80050b0 <RCCEx_PLLSAI2_Config+0x1b8>)
 800503a:	695b      	ldr	r3, [r3, #20]
 800503c:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8005040:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8005044:	687a      	ldr	r2, [r7, #4]
 8005046:	6892      	ldr	r2, [r2, #8]
 8005048:	0211      	lsls	r1, r2, #8
 800504a:	687a      	ldr	r2, [r7, #4]
 800504c:	6912      	ldr	r2, [r2, #16]
 800504e:	0852      	lsrs	r2, r2, #1
 8005050:	3a01      	subs	r2, #1
 8005052:	0652      	lsls	r2, r2, #25
 8005054:	430a      	orrs	r2, r1
 8005056:	4916      	ldr	r1, [pc, #88]	@ (80050b0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005058:	4313      	orrs	r3, r2
 800505a:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 800505c:	4b14      	ldr	r3, [pc, #80]	@ (80050b0 <RCCEx_PLLSAI2_Config+0x1b8>)
 800505e:	681b      	ldr	r3, [r3, #0]
 8005060:	4a13      	ldr	r2, [pc, #76]	@ (80050b0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005062:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005066:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005068:	f7fc fedc 	bl	8001e24 <HAL_GetTick>
 800506c:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 800506e:	e009      	b.n	8005084 <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8005070:	f7fc fed8 	bl	8001e24 <HAL_GetTick>
 8005074:	4602      	mov	r2, r0
 8005076:	68bb      	ldr	r3, [r7, #8]
 8005078:	1ad3      	subs	r3, r2, r3
 800507a:	2b02      	cmp	r3, #2
 800507c:	d902      	bls.n	8005084 <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 800507e:	2303      	movs	r3, #3
 8005080:	73fb      	strb	r3, [r7, #15]
          break;
 8005082:	e005      	b.n	8005090 <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8005084:	4b0a      	ldr	r3, [pc, #40]	@ (80050b0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005086:	681b      	ldr	r3, [r3, #0]
 8005088:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800508c:	2b00      	cmp	r3, #0
 800508e:	d0ef      	beq.n	8005070 <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 8005090:	7bfb      	ldrb	r3, [r7, #15]
 8005092:	2b00      	cmp	r3, #0
 8005094:	d106      	bne.n	80050a4 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8005096:	4b06      	ldr	r3, [pc, #24]	@ (80050b0 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005098:	695a      	ldr	r2, [r3, #20]
 800509a:	687b      	ldr	r3, [r7, #4]
 800509c:	695b      	ldr	r3, [r3, #20]
 800509e:	4904      	ldr	r1, [pc, #16]	@ (80050b0 <RCCEx_PLLSAI2_Config+0x1b8>)
 80050a0:	4313      	orrs	r3, r2
 80050a2:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 80050a4:	7bfb      	ldrb	r3, [r7, #15]
}
 80050a6:	4618      	mov	r0, r3
 80050a8:	3710      	adds	r7, #16
 80050aa:	46bd      	mov	sp, r7
 80050ac:	bd80      	pop	{r7, pc}
 80050ae:	bf00      	nop
 80050b0:	40021000 	.word	0x40021000

080050b4 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80050b4:	b580      	push	{r7, lr}
 80050b6:	b084      	sub	sp, #16
 80050b8:	af00      	add	r7, sp, #0
 80050ba:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80050bc:	687b      	ldr	r3, [r7, #4]
 80050be:	2b00      	cmp	r3, #0
 80050c0:	d101      	bne.n	80050c6 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80050c2:	2301      	movs	r3, #1
 80050c4:	e095      	b.n	80051f2 <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80050c6:	687b      	ldr	r3, [r7, #4]
 80050c8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80050ca:	2b00      	cmp	r3, #0
 80050cc:	d108      	bne.n	80050e0 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	685b      	ldr	r3, [r3, #4]
 80050d2:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80050d6:	d009      	beq.n	80050ec <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	2200      	movs	r2, #0
 80050dc:	61da      	str	r2, [r3, #28]
 80050de:	e005      	b.n	80050ec <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	2200      	movs	r2, #0
 80050e4:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	2200      	movs	r2, #0
 80050ea:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80050ec:	687b      	ldr	r3, [r7, #4]
 80050ee:	2200      	movs	r2, #0
 80050f0:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80050f2:	687b      	ldr	r3, [r7, #4]
 80050f4:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80050f8:	b2db      	uxtb	r3, r3
 80050fa:	2b00      	cmp	r3, #0
 80050fc:	d106      	bne.n	800510c <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80050fe:	687b      	ldr	r3, [r7, #4]
 8005100:	2200      	movs	r2, #0
 8005102:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8005106:	6878      	ldr	r0, [r7, #4]
 8005108:	f7fc facc 	bl	80016a4 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	2202      	movs	r2, #2
 8005110:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	681b      	ldr	r3, [r3, #0]
 8005118:	681a      	ldr	r2, [r3, #0]
 800511a:	687b      	ldr	r3, [r7, #4]
 800511c:	681b      	ldr	r3, [r3, #0]
 800511e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005122:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8005124:	687b      	ldr	r3, [r7, #4]
 8005126:	68db      	ldr	r3, [r3, #12]
 8005128:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800512c:	d902      	bls.n	8005134 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800512e:	2300      	movs	r3, #0
 8005130:	60fb      	str	r3, [r7, #12]
 8005132:	e002      	b.n	800513a <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8005134:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8005138:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800513a:	687b      	ldr	r3, [r7, #4]
 800513c:	68db      	ldr	r3, [r3, #12]
 800513e:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 8005142:	d007      	beq.n	8005154 <HAL_SPI_Init+0xa0>
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	68db      	ldr	r3, [r3, #12]
 8005148:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800514c:	d002      	beq.n	8005154 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800514e:	687b      	ldr	r3, [r7, #4]
 8005150:	2200      	movs	r2, #0
 8005152:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8005154:	687b      	ldr	r3, [r7, #4]
 8005156:	685b      	ldr	r3, [r3, #4]
 8005158:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 800515c:	687b      	ldr	r3, [r7, #4]
 800515e:	689b      	ldr	r3, [r3, #8]
 8005160:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8005164:	431a      	orrs	r2, r3
 8005166:	687b      	ldr	r3, [r7, #4]
 8005168:	691b      	ldr	r3, [r3, #16]
 800516a:	f003 0302 	and.w	r3, r3, #2
 800516e:	431a      	orrs	r2, r3
 8005170:	687b      	ldr	r3, [r7, #4]
 8005172:	695b      	ldr	r3, [r3, #20]
 8005174:	f003 0301 	and.w	r3, r3, #1
 8005178:	431a      	orrs	r2, r3
 800517a:	687b      	ldr	r3, [r7, #4]
 800517c:	699b      	ldr	r3, [r3, #24]
 800517e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005182:	431a      	orrs	r2, r3
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	69db      	ldr	r3, [r3, #28]
 8005188:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800518c:	431a      	orrs	r2, r3
 800518e:	687b      	ldr	r3, [r7, #4]
 8005190:	6a1b      	ldr	r3, [r3, #32]
 8005192:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005196:	ea42 0103 	orr.w	r1, r2, r3
 800519a:	687b      	ldr	r3, [r7, #4]
 800519c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800519e:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 80051a2:	687b      	ldr	r3, [r7, #4]
 80051a4:	681b      	ldr	r3, [r3, #0]
 80051a6:	430a      	orrs	r2, r1
 80051a8:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 80051aa:	687b      	ldr	r3, [r7, #4]
 80051ac:	699b      	ldr	r3, [r3, #24]
 80051ae:	0c1b      	lsrs	r3, r3, #16
 80051b0:	f003 0204 	and.w	r2, r3, #4
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80051b8:	f003 0310 	and.w	r3, r3, #16
 80051bc:	431a      	orrs	r2, r3
 80051be:	687b      	ldr	r3, [r7, #4]
 80051c0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80051c2:	f003 0308 	and.w	r3, r3, #8
 80051c6:	431a      	orrs	r2, r3
 80051c8:	687b      	ldr	r3, [r7, #4]
 80051ca:	68db      	ldr	r3, [r3, #12]
 80051cc:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 80051d0:	ea42 0103 	orr.w	r1, r2, r3
 80051d4:	68fb      	ldr	r3, [r7, #12]
 80051d6:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 80051da:	687b      	ldr	r3, [r7, #4]
 80051dc:	681b      	ldr	r3, [r3, #0]
 80051de:	430a      	orrs	r2, r1
 80051e0:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80051e2:	687b      	ldr	r3, [r7, #4]
 80051e4:	2200      	movs	r2, #0
 80051e6:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	2201      	movs	r2, #1
 80051ec:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 80051f0:	2300      	movs	r3, #0
}
 80051f2:	4618      	mov	r0, r3
 80051f4:	3710      	adds	r7, #16
 80051f6:	46bd      	mov	sp, r7
 80051f8:	bd80      	pop	{r7, pc}

080051fa <HAL_TIM_OC_Init>:
  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
 80051fa:	b580      	push	{r7, lr}
 80051fc:	b082      	sub	sp, #8
 80051fe:	af00      	add	r7, sp, #0
 8005200:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005202:	687b      	ldr	r3, [r7, #4]
 8005204:	2b00      	cmp	r3, #0
 8005206:	d101      	bne.n	800520c <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 8005208:	2301      	movs	r3, #1
 800520a:	e049      	b.n	80052a0 <HAL_TIM_OC_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800520c:	687b      	ldr	r3, [r7, #4]
 800520e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005212:	b2db      	uxtb	r3, r3
 8005214:	2b00      	cmp	r3, #0
 8005216:	d106      	bne.n	8005226 <HAL_TIM_OC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	2200      	movs	r2, #0
 800521c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OC_MspInit(htim);
 8005220:	6878      	ldr	r0, [r7, #4]
 8005222:	f000 f841 	bl	80052a8 <HAL_TIM_OC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	2202      	movs	r2, #2
 800522a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 800522e:	687b      	ldr	r3, [r7, #4]
 8005230:	681a      	ldr	r2, [r3, #0]
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	3304      	adds	r3, #4
 8005236:	4619      	mov	r1, r3
 8005238:	4610      	mov	r0, r2
 800523a:	f000 fe33 	bl	8005ea4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800523e:	687b      	ldr	r3, [r7, #4]
 8005240:	2201      	movs	r2, #1
 8005242:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005246:	687b      	ldr	r3, [r7, #4]
 8005248:	2201      	movs	r2, #1
 800524a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800524e:	687b      	ldr	r3, [r7, #4]
 8005250:	2201      	movs	r2, #1
 8005252:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005256:	687b      	ldr	r3, [r7, #4]
 8005258:	2201      	movs	r2, #1
 800525a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800525e:	687b      	ldr	r3, [r7, #4]
 8005260:	2201      	movs	r2, #1
 8005262:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	2201      	movs	r2, #1
 800526a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800526e:	687b      	ldr	r3, [r7, #4]
 8005270:	2201      	movs	r2, #1
 8005272:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	2201      	movs	r2, #1
 800527a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800527e:	687b      	ldr	r3, [r7, #4]
 8005280:	2201      	movs	r2, #1
 8005282:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005286:	687b      	ldr	r3, [r7, #4]
 8005288:	2201      	movs	r2, #1
 800528a:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800528e:	687b      	ldr	r3, [r7, #4]
 8005290:	2201      	movs	r2, #1
 8005292:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005296:	687b      	ldr	r3, [r7, #4]
 8005298:	2201      	movs	r2, #1
 800529a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800529e:	2300      	movs	r3, #0
}
 80052a0:	4618      	mov	r0, r3
 80052a2:	3708      	adds	r7, #8
 80052a4:	46bd      	mov	sp, r7
 80052a6:	bd80      	pop	{r7, pc}

080052a8 <HAL_TIM_OC_MspInit>:
  * @brief  Initializes the TIM Output Compare MSP.
  * @param  htim TIM Output Compare handle
  * @retval None
  */
__weak void HAL_TIM_OC_MspInit(TIM_HandleTypeDef *htim)
{
 80052a8:	b480      	push	{r7}
 80052aa:	b083      	sub	sp, #12
 80052ac:	af00      	add	r7, sp, #0
 80052ae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_MspInit could be implemented in the user file
   */
}
 80052b0:	bf00      	nop
 80052b2:	370c      	adds	r7, #12
 80052b4:	46bd      	mov	sp, r7
 80052b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052ba:	4770      	bx	lr

080052bc <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80052bc:	b580      	push	{r7, lr}
 80052be:	b082      	sub	sp, #8
 80052c0:	af00      	add	r7, sp, #0
 80052c2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	2b00      	cmp	r3, #0
 80052c8:	d101      	bne.n	80052ce <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80052ca:	2301      	movs	r3, #1
 80052cc:	e049      	b.n	8005362 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80052ce:	687b      	ldr	r3, [r7, #4]
 80052d0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80052d4:	b2db      	uxtb	r3, r3
 80052d6:	2b00      	cmp	r3, #0
 80052d8:	d106      	bne.n	80052e8 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80052da:	687b      	ldr	r3, [r7, #4]
 80052dc:	2200      	movs	r2, #0
 80052de:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80052e2:	6878      	ldr	r0, [r7, #4]
 80052e4:	f7fc fa40 	bl	8001768 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	2202      	movs	r2, #2
 80052ec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	681a      	ldr	r2, [r3, #0]
 80052f4:	687b      	ldr	r3, [r7, #4]
 80052f6:	3304      	adds	r3, #4
 80052f8:	4619      	mov	r1, r3
 80052fa:	4610      	mov	r0, r2
 80052fc:	f000 fdd2 	bl	8005ea4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005300:	687b      	ldr	r3, [r7, #4]
 8005302:	2201      	movs	r2, #1
 8005304:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005308:	687b      	ldr	r3, [r7, #4]
 800530a:	2201      	movs	r2, #1
 800530c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	2201      	movs	r2, #1
 8005314:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	2201      	movs	r2, #1
 800531c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	2201      	movs	r2, #1
 8005324:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	2201      	movs	r2, #1
 800532c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	2201      	movs	r2, #1
 8005334:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005338:	687b      	ldr	r3, [r7, #4]
 800533a:	2201      	movs	r2, #1
 800533c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	2201      	movs	r2, #1
 8005344:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	2201      	movs	r2, #1
 800534c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	2201      	movs	r2, #1
 8005354:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	2201      	movs	r2, #1
 800535c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005360:	2300      	movs	r3, #0
}
 8005362:	4618      	mov	r0, r3
 8005364:	3708      	adds	r7, #8
 8005366:	46bd      	mov	sp, r7
 8005368:	bd80      	pop	{r7, pc}
	...

0800536c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800536c:	b580      	push	{r7, lr}
 800536e:	b084      	sub	sp, #16
 8005370:	af00      	add	r7, sp, #0
 8005372:	6078      	str	r0, [r7, #4]
 8005374:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8005376:	683b      	ldr	r3, [r7, #0]
 8005378:	2b00      	cmp	r3, #0
 800537a:	d109      	bne.n	8005390 <HAL_TIM_PWM_Start+0x24>
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8005382:	b2db      	uxtb	r3, r3
 8005384:	2b01      	cmp	r3, #1
 8005386:	bf14      	ite	ne
 8005388:	2301      	movne	r3, #1
 800538a:	2300      	moveq	r3, #0
 800538c:	b2db      	uxtb	r3, r3
 800538e:	e03c      	b.n	800540a <HAL_TIM_PWM_Start+0x9e>
 8005390:	683b      	ldr	r3, [r7, #0]
 8005392:	2b04      	cmp	r3, #4
 8005394:	d109      	bne.n	80053aa <HAL_TIM_PWM_Start+0x3e>
 8005396:	687b      	ldr	r3, [r7, #4]
 8005398:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800539c:	b2db      	uxtb	r3, r3
 800539e:	2b01      	cmp	r3, #1
 80053a0:	bf14      	ite	ne
 80053a2:	2301      	movne	r3, #1
 80053a4:	2300      	moveq	r3, #0
 80053a6:	b2db      	uxtb	r3, r3
 80053a8:	e02f      	b.n	800540a <HAL_TIM_PWM_Start+0x9e>
 80053aa:	683b      	ldr	r3, [r7, #0]
 80053ac:	2b08      	cmp	r3, #8
 80053ae:	d109      	bne.n	80053c4 <HAL_TIM_PWM_Start+0x58>
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80053b6:	b2db      	uxtb	r3, r3
 80053b8:	2b01      	cmp	r3, #1
 80053ba:	bf14      	ite	ne
 80053bc:	2301      	movne	r3, #1
 80053be:	2300      	moveq	r3, #0
 80053c0:	b2db      	uxtb	r3, r3
 80053c2:	e022      	b.n	800540a <HAL_TIM_PWM_Start+0x9e>
 80053c4:	683b      	ldr	r3, [r7, #0]
 80053c6:	2b0c      	cmp	r3, #12
 80053c8:	d109      	bne.n	80053de <HAL_TIM_PWM_Start+0x72>
 80053ca:	687b      	ldr	r3, [r7, #4]
 80053cc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80053d0:	b2db      	uxtb	r3, r3
 80053d2:	2b01      	cmp	r3, #1
 80053d4:	bf14      	ite	ne
 80053d6:	2301      	movne	r3, #1
 80053d8:	2300      	moveq	r3, #0
 80053da:	b2db      	uxtb	r3, r3
 80053dc:	e015      	b.n	800540a <HAL_TIM_PWM_Start+0x9e>
 80053de:	683b      	ldr	r3, [r7, #0]
 80053e0:	2b10      	cmp	r3, #16
 80053e2:	d109      	bne.n	80053f8 <HAL_TIM_PWM_Start+0x8c>
 80053e4:	687b      	ldr	r3, [r7, #4]
 80053e6:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80053ea:	b2db      	uxtb	r3, r3
 80053ec:	2b01      	cmp	r3, #1
 80053ee:	bf14      	ite	ne
 80053f0:	2301      	movne	r3, #1
 80053f2:	2300      	moveq	r3, #0
 80053f4:	b2db      	uxtb	r3, r3
 80053f6:	e008      	b.n	800540a <HAL_TIM_PWM_Start+0x9e>
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 80053fe:	b2db      	uxtb	r3, r3
 8005400:	2b01      	cmp	r3, #1
 8005402:	bf14      	ite	ne
 8005404:	2301      	movne	r3, #1
 8005406:	2300      	moveq	r3, #0
 8005408:	b2db      	uxtb	r3, r3
 800540a:	2b00      	cmp	r3, #0
 800540c:	d001      	beq.n	8005412 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 800540e:	2301      	movs	r3, #1
 8005410:	e09c      	b.n	800554c <HAL_TIM_PWM_Start+0x1e0>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005412:	683b      	ldr	r3, [r7, #0]
 8005414:	2b00      	cmp	r3, #0
 8005416:	d104      	bne.n	8005422 <HAL_TIM_PWM_Start+0xb6>
 8005418:	687b      	ldr	r3, [r7, #4]
 800541a:	2202      	movs	r2, #2
 800541c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005420:	e023      	b.n	800546a <HAL_TIM_PWM_Start+0xfe>
 8005422:	683b      	ldr	r3, [r7, #0]
 8005424:	2b04      	cmp	r3, #4
 8005426:	d104      	bne.n	8005432 <HAL_TIM_PWM_Start+0xc6>
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	2202      	movs	r2, #2
 800542c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005430:	e01b      	b.n	800546a <HAL_TIM_PWM_Start+0xfe>
 8005432:	683b      	ldr	r3, [r7, #0]
 8005434:	2b08      	cmp	r3, #8
 8005436:	d104      	bne.n	8005442 <HAL_TIM_PWM_Start+0xd6>
 8005438:	687b      	ldr	r3, [r7, #4]
 800543a:	2202      	movs	r2, #2
 800543c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005440:	e013      	b.n	800546a <HAL_TIM_PWM_Start+0xfe>
 8005442:	683b      	ldr	r3, [r7, #0]
 8005444:	2b0c      	cmp	r3, #12
 8005446:	d104      	bne.n	8005452 <HAL_TIM_PWM_Start+0xe6>
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	2202      	movs	r2, #2
 800544c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8005450:	e00b      	b.n	800546a <HAL_TIM_PWM_Start+0xfe>
 8005452:	683b      	ldr	r3, [r7, #0]
 8005454:	2b10      	cmp	r3, #16
 8005456:	d104      	bne.n	8005462 <HAL_TIM_PWM_Start+0xf6>
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	2202      	movs	r2, #2
 800545c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005460:	e003      	b.n	800546a <HAL_TIM_PWM_Start+0xfe>
 8005462:	687b      	ldr	r3, [r7, #4]
 8005464:	2202      	movs	r2, #2
 8005466:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800546a:	687b      	ldr	r3, [r7, #4]
 800546c:	681b      	ldr	r3, [r3, #0]
 800546e:	2201      	movs	r2, #1
 8005470:	6839      	ldr	r1, [r7, #0]
 8005472:	4618      	mov	r0, r3
 8005474:	f001 f9aa 	bl	80067cc <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005478:	687b      	ldr	r3, [r7, #4]
 800547a:	681b      	ldr	r3, [r3, #0]
 800547c:	4a35      	ldr	r2, [pc, #212]	@ (8005554 <HAL_TIM_PWM_Start+0x1e8>)
 800547e:	4293      	cmp	r3, r2
 8005480:	d013      	beq.n	80054aa <HAL_TIM_PWM_Start+0x13e>
 8005482:	687b      	ldr	r3, [r7, #4]
 8005484:	681b      	ldr	r3, [r3, #0]
 8005486:	4a34      	ldr	r2, [pc, #208]	@ (8005558 <HAL_TIM_PWM_Start+0x1ec>)
 8005488:	4293      	cmp	r3, r2
 800548a:	d00e      	beq.n	80054aa <HAL_TIM_PWM_Start+0x13e>
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	681b      	ldr	r3, [r3, #0]
 8005490:	4a32      	ldr	r2, [pc, #200]	@ (800555c <HAL_TIM_PWM_Start+0x1f0>)
 8005492:	4293      	cmp	r3, r2
 8005494:	d009      	beq.n	80054aa <HAL_TIM_PWM_Start+0x13e>
 8005496:	687b      	ldr	r3, [r7, #4]
 8005498:	681b      	ldr	r3, [r3, #0]
 800549a:	4a31      	ldr	r2, [pc, #196]	@ (8005560 <HAL_TIM_PWM_Start+0x1f4>)
 800549c:	4293      	cmp	r3, r2
 800549e:	d004      	beq.n	80054aa <HAL_TIM_PWM_Start+0x13e>
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	681b      	ldr	r3, [r3, #0]
 80054a4:	4a2f      	ldr	r2, [pc, #188]	@ (8005564 <HAL_TIM_PWM_Start+0x1f8>)
 80054a6:	4293      	cmp	r3, r2
 80054a8:	d101      	bne.n	80054ae <HAL_TIM_PWM_Start+0x142>
 80054aa:	2301      	movs	r3, #1
 80054ac:	e000      	b.n	80054b0 <HAL_TIM_PWM_Start+0x144>
 80054ae:	2300      	movs	r3, #0
 80054b0:	2b00      	cmp	r3, #0
 80054b2:	d007      	beq.n	80054c4 <HAL_TIM_PWM_Start+0x158>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	681b      	ldr	r3, [r3, #0]
 80054b8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80054ba:	687b      	ldr	r3, [r7, #4]
 80054bc:	681b      	ldr	r3, [r3, #0]
 80054be:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80054c2:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80054c4:	687b      	ldr	r3, [r7, #4]
 80054c6:	681b      	ldr	r3, [r3, #0]
 80054c8:	4a22      	ldr	r2, [pc, #136]	@ (8005554 <HAL_TIM_PWM_Start+0x1e8>)
 80054ca:	4293      	cmp	r3, r2
 80054cc:	d01d      	beq.n	800550a <HAL_TIM_PWM_Start+0x19e>
 80054ce:	687b      	ldr	r3, [r7, #4]
 80054d0:	681b      	ldr	r3, [r3, #0]
 80054d2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80054d6:	d018      	beq.n	800550a <HAL_TIM_PWM_Start+0x19e>
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	681b      	ldr	r3, [r3, #0]
 80054dc:	4a22      	ldr	r2, [pc, #136]	@ (8005568 <HAL_TIM_PWM_Start+0x1fc>)
 80054de:	4293      	cmp	r3, r2
 80054e0:	d013      	beq.n	800550a <HAL_TIM_PWM_Start+0x19e>
 80054e2:	687b      	ldr	r3, [r7, #4]
 80054e4:	681b      	ldr	r3, [r3, #0]
 80054e6:	4a21      	ldr	r2, [pc, #132]	@ (800556c <HAL_TIM_PWM_Start+0x200>)
 80054e8:	4293      	cmp	r3, r2
 80054ea:	d00e      	beq.n	800550a <HAL_TIM_PWM_Start+0x19e>
 80054ec:	687b      	ldr	r3, [r7, #4]
 80054ee:	681b      	ldr	r3, [r3, #0]
 80054f0:	4a1f      	ldr	r2, [pc, #124]	@ (8005570 <HAL_TIM_PWM_Start+0x204>)
 80054f2:	4293      	cmp	r3, r2
 80054f4:	d009      	beq.n	800550a <HAL_TIM_PWM_Start+0x19e>
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	681b      	ldr	r3, [r3, #0]
 80054fa:	4a17      	ldr	r2, [pc, #92]	@ (8005558 <HAL_TIM_PWM_Start+0x1ec>)
 80054fc:	4293      	cmp	r3, r2
 80054fe:	d004      	beq.n	800550a <HAL_TIM_PWM_Start+0x19e>
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	681b      	ldr	r3, [r3, #0]
 8005504:	4a15      	ldr	r2, [pc, #84]	@ (800555c <HAL_TIM_PWM_Start+0x1f0>)
 8005506:	4293      	cmp	r3, r2
 8005508:	d115      	bne.n	8005536 <HAL_TIM_PWM_Start+0x1ca>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800550a:	687b      	ldr	r3, [r7, #4]
 800550c:	681b      	ldr	r3, [r3, #0]
 800550e:	689a      	ldr	r2, [r3, #8]
 8005510:	4b18      	ldr	r3, [pc, #96]	@ (8005574 <HAL_TIM_PWM_Start+0x208>)
 8005512:	4013      	ands	r3, r2
 8005514:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005516:	68fb      	ldr	r3, [r7, #12]
 8005518:	2b06      	cmp	r3, #6
 800551a:	d015      	beq.n	8005548 <HAL_TIM_PWM_Start+0x1dc>
 800551c:	68fb      	ldr	r3, [r7, #12]
 800551e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005522:	d011      	beq.n	8005548 <HAL_TIM_PWM_Start+0x1dc>
    {
      __HAL_TIM_ENABLE(htim);
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	681b      	ldr	r3, [r3, #0]
 8005528:	681a      	ldr	r2, [r3, #0]
 800552a:	687b      	ldr	r3, [r7, #4]
 800552c:	681b      	ldr	r3, [r3, #0]
 800552e:	f042 0201 	orr.w	r2, r2, #1
 8005532:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005534:	e008      	b.n	8005548 <HAL_TIM_PWM_Start+0x1dc>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005536:	687b      	ldr	r3, [r7, #4]
 8005538:	681b      	ldr	r3, [r3, #0]
 800553a:	681a      	ldr	r2, [r3, #0]
 800553c:	687b      	ldr	r3, [r7, #4]
 800553e:	681b      	ldr	r3, [r3, #0]
 8005540:	f042 0201 	orr.w	r2, r2, #1
 8005544:	601a      	str	r2, [r3, #0]
 8005546:	e000      	b.n	800554a <HAL_TIM_PWM_Start+0x1de>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005548:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800554a:	2300      	movs	r3, #0
}
 800554c:	4618      	mov	r0, r3
 800554e:	3710      	adds	r7, #16
 8005550:	46bd      	mov	sp, r7
 8005552:	bd80      	pop	{r7, pc}
 8005554:	40012c00 	.word	0x40012c00
 8005558:	40013400 	.word	0x40013400
 800555c:	40014000 	.word	0x40014000
 8005560:	40014400 	.word	0x40014400
 8005564:	40014800 	.word	0x40014800
 8005568:	40000400 	.word	0x40000400
 800556c:	40000800 	.word	0x40000800
 8005570:	40000c00 	.word	0x40000c00
 8005574:	00010007 	.word	0x00010007

08005578 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8005578:	b580      	push	{r7, lr}
 800557a:	b082      	sub	sp, #8
 800557c:	af00      	add	r7, sp, #0
 800557e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005580:	687b      	ldr	r3, [r7, #4]
 8005582:	2b00      	cmp	r3, #0
 8005584:	d101      	bne.n	800558a <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 8005586:	2301      	movs	r3, #1
 8005588:	e049      	b.n	800561e <HAL_TIM_IC_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800558a:	687b      	ldr	r3, [r7, #4]
 800558c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005590:	b2db      	uxtb	r3, r3
 8005592:	2b00      	cmp	r3, #0
 8005594:	d106      	bne.n	80055a4 <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005596:	687b      	ldr	r3, [r7, #4]
 8005598:	2200      	movs	r2, #0
 800559a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 800559e:	6878      	ldr	r0, [r7, #4]
 80055a0:	f7fc f9c0 	bl	8001924 <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80055a4:	687b      	ldr	r3, [r7, #4]
 80055a6:	2202      	movs	r2, #2
 80055a8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80055ac:	687b      	ldr	r3, [r7, #4]
 80055ae:	681a      	ldr	r2, [r3, #0]
 80055b0:	687b      	ldr	r3, [r7, #4]
 80055b2:	3304      	adds	r3, #4
 80055b4:	4619      	mov	r1, r3
 80055b6:	4610      	mov	r0, r2
 80055b8:	f000 fc74 	bl	8005ea4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80055bc:	687b      	ldr	r3, [r7, #4]
 80055be:	2201      	movs	r2, #1
 80055c0:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80055c4:	687b      	ldr	r3, [r7, #4]
 80055c6:	2201      	movs	r2, #1
 80055c8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80055cc:	687b      	ldr	r3, [r7, #4]
 80055ce:	2201      	movs	r2, #1
 80055d0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80055d4:	687b      	ldr	r3, [r7, #4]
 80055d6:	2201      	movs	r2, #1
 80055d8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	2201      	movs	r2, #1
 80055e0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80055e4:	687b      	ldr	r3, [r7, #4]
 80055e6:	2201      	movs	r2, #1
 80055e8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80055ec:	687b      	ldr	r3, [r7, #4]
 80055ee:	2201      	movs	r2, #1
 80055f0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80055f4:	687b      	ldr	r3, [r7, #4]
 80055f6:	2201      	movs	r2, #1
 80055f8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80055fc:	687b      	ldr	r3, [r7, #4]
 80055fe:	2201      	movs	r2, #1
 8005600:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005604:	687b      	ldr	r3, [r7, #4]
 8005606:	2201      	movs	r2, #1
 8005608:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800560c:	687b      	ldr	r3, [r7, #4]
 800560e:	2201      	movs	r2, #1
 8005610:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005614:	687b      	ldr	r3, [r7, #4]
 8005616:	2201      	movs	r2, #1
 8005618:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800561c:	2300      	movs	r3, #0
}
 800561e:	4618      	mov	r0, r3
 8005620:	3708      	adds	r7, #8
 8005622:	46bd      	mov	sp, r7
 8005624:	bd80      	pop	{r7, pc}

08005626 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 8005626:	b580      	push	{r7, lr}
 8005628:	b086      	sub	sp, #24
 800562a:	af00      	add	r7, sp, #0
 800562c:	6078      	str	r0, [r7, #4]
 800562e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005630:	687b      	ldr	r3, [r7, #4]
 8005632:	2b00      	cmp	r3, #0
 8005634:	d101      	bne.n	800563a <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8005636:	2301      	movs	r3, #1
 8005638:	e097      	b.n	800576a <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 800563a:	687b      	ldr	r3, [r7, #4]
 800563c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005640:	b2db      	uxtb	r3, r3
 8005642:	2b00      	cmp	r3, #0
 8005644:	d106      	bne.n	8005654 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005646:	687b      	ldr	r3, [r7, #4]
 8005648:	2200      	movs	r2, #0
 800564a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 800564e:	6878      	ldr	r0, [r7, #4]
 8005650:	f7fc f8c4 	bl	80017dc <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005654:	687b      	ldr	r3, [r7, #4]
 8005656:	2202      	movs	r2, #2
 8005658:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	681b      	ldr	r3, [r3, #0]
 8005660:	689b      	ldr	r3, [r3, #8]
 8005662:	687a      	ldr	r2, [r7, #4]
 8005664:	6812      	ldr	r2, [r2, #0]
 8005666:	f423 33a0 	bic.w	r3, r3, #81920	@ 0x14000
 800566a:	f023 0307 	bic.w	r3, r3, #7
 800566e:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	681a      	ldr	r2, [r3, #0]
 8005674:	687b      	ldr	r3, [r7, #4]
 8005676:	3304      	adds	r3, #4
 8005678:	4619      	mov	r1, r3
 800567a:	4610      	mov	r0, r2
 800567c:	f000 fc12 	bl	8005ea4 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	681b      	ldr	r3, [r3, #0]
 8005684:	689b      	ldr	r3, [r3, #8]
 8005686:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8005688:	687b      	ldr	r3, [r7, #4]
 800568a:	681b      	ldr	r3, [r3, #0]
 800568c:	699b      	ldr	r3, [r3, #24]
 800568e:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8005690:	687b      	ldr	r3, [r7, #4]
 8005692:	681b      	ldr	r3, [r3, #0]
 8005694:	6a1b      	ldr	r3, [r3, #32]
 8005696:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8005698:	683b      	ldr	r3, [r7, #0]
 800569a:	681b      	ldr	r3, [r3, #0]
 800569c:	697a      	ldr	r2, [r7, #20]
 800569e:	4313      	orrs	r3, r2
 80056a0:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 80056a2:	693b      	ldr	r3, [r7, #16]
 80056a4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80056a8:	f023 0303 	bic.w	r3, r3, #3
 80056ac:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 80056ae:	683b      	ldr	r3, [r7, #0]
 80056b0:	689a      	ldr	r2, [r3, #8]
 80056b2:	683b      	ldr	r3, [r7, #0]
 80056b4:	699b      	ldr	r3, [r3, #24]
 80056b6:	021b      	lsls	r3, r3, #8
 80056b8:	4313      	orrs	r3, r2
 80056ba:	693a      	ldr	r2, [r7, #16]
 80056bc:	4313      	orrs	r3, r2
 80056be:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 80056c0:	693b      	ldr	r3, [r7, #16]
 80056c2:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 80056c6:	f023 030c 	bic.w	r3, r3, #12
 80056ca:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 80056cc:	693b      	ldr	r3, [r7, #16]
 80056ce:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80056d2:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80056d6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 80056d8:	683b      	ldr	r3, [r7, #0]
 80056da:	68da      	ldr	r2, [r3, #12]
 80056dc:	683b      	ldr	r3, [r7, #0]
 80056de:	69db      	ldr	r3, [r3, #28]
 80056e0:	021b      	lsls	r3, r3, #8
 80056e2:	4313      	orrs	r3, r2
 80056e4:	693a      	ldr	r2, [r7, #16]
 80056e6:	4313      	orrs	r3, r2
 80056e8:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 80056ea:	683b      	ldr	r3, [r7, #0]
 80056ec:	691b      	ldr	r3, [r3, #16]
 80056ee:	011a      	lsls	r2, r3, #4
 80056f0:	683b      	ldr	r3, [r7, #0]
 80056f2:	6a1b      	ldr	r3, [r3, #32]
 80056f4:	031b      	lsls	r3, r3, #12
 80056f6:	4313      	orrs	r3, r2
 80056f8:	693a      	ldr	r2, [r7, #16]
 80056fa:	4313      	orrs	r3, r2
 80056fc:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 80056fe:	68fb      	ldr	r3, [r7, #12]
 8005700:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 8005704:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8005706:	68fb      	ldr	r3, [r7, #12]
 8005708:	f023 0388 	bic.w	r3, r3, #136	@ 0x88
 800570c:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 800570e:	683b      	ldr	r3, [r7, #0]
 8005710:	685a      	ldr	r2, [r3, #4]
 8005712:	683b      	ldr	r3, [r7, #0]
 8005714:	695b      	ldr	r3, [r3, #20]
 8005716:	011b      	lsls	r3, r3, #4
 8005718:	4313      	orrs	r3, r2
 800571a:	68fa      	ldr	r2, [r7, #12]
 800571c:	4313      	orrs	r3, r2
 800571e:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8005720:	687b      	ldr	r3, [r7, #4]
 8005722:	681b      	ldr	r3, [r3, #0]
 8005724:	697a      	ldr	r2, [r7, #20]
 8005726:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8005728:	687b      	ldr	r3, [r7, #4]
 800572a:	681b      	ldr	r3, [r3, #0]
 800572c:	693a      	ldr	r2, [r7, #16]
 800572e:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	681b      	ldr	r3, [r3, #0]
 8005734:	68fa      	ldr	r2, [r7, #12]
 8005736:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005738:	687b      	ldr	r3, [r7, #4]
 800573a:	2201      	movs	r2, #1
 800573c:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	2201      	movs	r2, #1
 8005744:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8005748:	687b      	ldr	r3, [r7, #4]
 800574a:	2201      	movs	r2, #1
 800574c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	2201      	movs	r2, #1
 8005754:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	2201      	movs	r2, #1
 800575c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005760:	687b      	ldr	r3, [r7, #4]
 8005762:	2201      	movs	r2, #1
 8005764:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005768:	2300      	movs	r3, #0
}
 800576a:	4618      	mov	r0, r3
 800576c:	3718      	adds	r7, #24
 800576e:	46bd      	mov	sp, r7
 8005770:	bd80      	pop	{r7, pc}

08005772 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005772:	b580      	push	{r7, lr}
 8005774:	b084      	sub	sp, #16
 8005776:	af00      	add	r7, sp, #0
 8005778:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800577a:	687b      	ldr	r3, [r7, #4]
 800577c:	681b      	ldr	r3, [r3, #0]
 800577e:	68db      	ldr	r3, [r3, #12]
 8005780:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8005782:	687b      	ldr	r3, [r7, #4]
 8005784:	681b      	ldr	r3, [r3, #0]
 8005786:	691b      	ldr	r3, [r3, #16]
 8005788:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800578a:	68bb      	ldr	r3, [r7, #8]
 800578c:	f003 0302 	and.w	r3, r3, #2
 8005790:	2b00      	cmp	r3, #0
 8005792:	d020      	beq.n	80057d6 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8005794:	68fb      	ldr	r3, [r7, #12]
 8005796:	f003 0302 	and.w	r3, r3, #2
 800579a:	2b00      	cmp	r3, #0
 800579c:	d01b      	beq.n	80057d6 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800579e:	687b      	ldr	r3, [r7, #4]
 80057a0:	681b      	ldr	r3, [r3, #0]
 80057a2:	f06f 0202 	mvn.w	r2, #2
 80057a6:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80057a8:	687b      	ldr	r3, [r7, #4]
 80057aa:	2201      	movs	r2, #1
 80057ac:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80057ae:	687b      	ldr	r3, [r7, #4]
 80057b0:	681b      	ldr	r3, [r3, #0]
 80057b2:	699b      	ldr	r3, [r3, #24]
 80057b4:	f003 0303 	and.w	r3, r3, #3
 80057b8:	2b00      	cmp	r3, #0
 80057ba:	d003      	beq.n	80057c4 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80057bc:	6878      	ldr	r0, [r7, #4]
 80057be:	f7fb fd63 	bl	8001288 <HAL_TIM_IC_CaptureCallback>
 80057c2:	e005      	b.n	80057d0 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80057c4:	6878      	ldr	r0, [r7, #4]
 80057c6:	f000 fb4f 	bl	8005e68 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80057ca:	6878      	ldr	r0, [r7, #4]
 80057cc:	f000 fb56 	bl	8005e7c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80057d0:	687b      	ldr	r3, [r7, #4]
 80057d2:	2200      	movs	r2, #0
 80057d4:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80057d6:	68bb      	ldr	r3, [r7, #8]
 80057d8:	f003 0304 	and.w	r3, r3, #4
 80057dc:	2b00      	cmp	r3, #0
 80057de:	d020      	beq.n	8005822 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80057e0:	68fb      	ldr	r3, [r7, #12]
 80057e2:	f003 0304 	and.w	r3, r3, #4
 80057e6:	2b00      	cmp	r3, #0
 80057e8:	d01b      	beq.n	8005822 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80057ea:	687b      	ldr	r3, [r7, #4]
 80057ec:	681b      	ldr	r3, [r3, #0]
 80057ee:	f06f 0204 	mvn.w	r2, #4
 80057f2:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80057f4:	687b      	ldr	r3, [r7, #4]
 80057f6:	2202      	movs	r2, #2
 80057f8:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80057fa:	687b      	ldr	r3, [r7, #4]
 80057fc:	681b      	ldr	r3, [r3, #0]
 80057fe:	699b      	ldr	r3, [r3, #24]
 8005800:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005804:	2b00      	cmp	r3, #0
 8005806:	d003      	beq.n	8005810 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005808:	6878      	ldr	r0, [r7, #4]
 800580a:	f7fb fd3d 	bl	8001288 <HAL_TIM_IC_CaptureCallback>
 800580e:	e005      	b.n	800581c <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005810:	6878      	ldr	r0, [r7, #4]
 8005812:	f000 fb29 	bl	8005e68 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005816:	6878      	ldr	r0, [r7, #4]
 8005818:	f000 fb30 	bl	8005e7c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	2200      	movs	r2, #0
 8005820:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8005822:	68bb      	ldr	r3, [r7, #8]
 8005824:	f003 0308 	and.w	r3, r3, #8
 8005828:	2b00      	cmp	r3, #0
 800582a:	d020      	beq.n	800586e <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800582c:	68fb      	ldr	r3, [r7, #12]
 800582e:	f003 0308 	and.w	r3, r3, #8
 8005832:	2b00      	cmp	r3, #0
 8005834:	d01b      	beq.n	800586e <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8005836:	687b      	ldr	r3, [r7, #4]
 8005838:	681b      	ldr	r3, [r3, #0]
 800583a:	f06f 0208 	mvn.w	r2, #8
 800583e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005840:	687b      	ldr	r3, [r7, #4]
 8005842:	2204      	movs	r2, #4
 8005844:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005846:	687b      	ldr	r3, [r7, #4]
 8005848:	681b      	ldr	r3, [r3, #0]
 800584a:	69db      	ldr	r3, [r3, #28]
 800584c:	f003 0303 	and.w	r3, r3, #3
 8005850:	2b00      	cmp	r3, #0
 8005852:	d003      	beq.n	800585c <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005854:	6878      	ldr	r0, [r7, #4]
 8005856:	f7fb fd17 	bl	8001288 <HAL_TIM_IC_CaptureCallback>
 800585a:	e005      	b.n	8005868 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800585c:	6878      	ldr	r0, [r7, #4]
 800585e:	f000 fb03 	bl	8005e68 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005862:	6878      	ldr	r0, [r7, #4]
 8005864:	f000 fb0a 	bl	8005e7c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	2200      	movs	r2, #0
 800586c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800586e:	68bb      	ldr	r3, [r7, #8]
 8005870:	f003 0310 	and.w	r3, r3, #16
 8005874:	2b00      	cmp	r3, #0
 8005876:	d020      	beq.n	80058ba <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8005878:	68fb      	ldr	r3, [r7, #12]
 800587a:	f003 0310 	and.w	r3, r3, #16
 800587e:	2b00      	cmp	r3, #0
 8005880:	d01b      	beq.n	80058ba <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8005882:	687b      	ldr	r3, [r7, #4]
 8005884:	681b      	ldr	r3, [r3, #0]
 8005886:	f06f 0210 	mvn.w	r2, #16
 800588a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	2208      	movs	r2, #8
 8005890:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005892:	687b      	ldr	r3, [r7, #4]
 8005894:	681b      	ldr	r3, [r3, #0]
 8005896:	69db      	ldr	r3, [r3, #28]
 8005898:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800589c:	2b00      	cmp	r3, #0
 800589e:	d003      	beq.n	80058a8 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80058a0:	6878      	ldr	r0, [r7, #4]
 80058a2:	f7fb fcf1 	bl	8001288 <HAL_TIM_IC_CaptureCallback>
 80058a6:	e005      	b.n	80058b4 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80058a8:	6878      	ldr	r0, [r7, #4]
 80058aa:	f000 fadd 	bl	8005e68 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80058ae:	6878      	ldr	r0, [r7, #4]
 80058b0:	f000 fae4 	bl	8005e7c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	2200      	movs	r2, #0
 80058b8:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80058ba:	68bb      	ldr	r3, [r7, #8]
 80058bc:	f003 0301 	and.w	r3, r3, #1
 80058c0:	2b00      	cmp	r3, #0
 80058c2:	d00c      	beq.n	80058de <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80058c4:	68fb      	ldr	r3, [r7, #12]
 80058c6:	f003 0301 	and.w	r3, r3, #1
 80058ca:	2b00      	cmp	r3, #0
 80058cc:	d007      	beq.n	80058de <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80058ce:	687b      	ldr	r3, [r7, #4]
 80058d0:	681b      	ldr	r3, [r3, #0]
 80058d2:	f06f 0201 	mvn.w	r2, #1
 80058d6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80058d8:	6878      	ldr	r0, [r7, #4]
 80058da:	f000 fabb 	bl	8005e54 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 80058de:	68bb      	ldr	r3, [r7, #8]
 80058e0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80058e4:	2b00      	cmp	r3, #0
 80058e6:	d00c      	beq.n	8005902 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80058e8:	68fb      	ldr	r3, [r7, #12]
 80058ea:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80058ee:	2b00      	cmp	r3, #0
 80058f0:	d007      	beq.n	8005902 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80058f2:	687b      	ldr	r3, [r7, #4]
 80058f4:	681b      	ldr	r3, [r3, #0]
 80058f6:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 80058fa:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80058fc:	6878      	ldr	r0, [r7, #4]
 80058fe:	f001 f89b 	bl	8006a38 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8005902:	68bb      	ldr	r3, [r7, #8]
 8005904:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005908:	2b00      	cmp	r3, #0
 800590a:	d00c      	beq.n	8005926 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800590c:	68fb      	ldr	r3, [r7, #12]
 800590e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005912:	2b00      	cmp	r3, #0
 8005914:	d007      	beq.n	8005926 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8005916:	687b      	ldr	r3, [r7, #4]
 8005918:	681b      	ldr	r3, [r3, #0]
 800591a:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 800591e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8005920:	6878      	ldr	r0, [r7, #4]
 8005922:	f001 f893 	bl	8006a4c <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8005926:	68bb      	ldr	r3, [r7, #8]
 8005928:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800592c:	2b00      	cmp	r3, #0
 800592e:	d00c      	beq.n	800594a <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8005930:	68fb      	ldr	r3, [r7, #12]
 8005932:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005936:	2b00      	cmp	r3, #0
 8005938:	d007      	beq.n	800594a <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800593a:	687b      	ldr	r3, [r7, #4]
 800593c:	681b      	ldr	r3, [r3, #0]
 800593e:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8005942:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005944:	6878      	ldr	r0, [r7, #4]
 8005946:	f000 faa3 	bl	8005e90 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800594a:	68bb      	ldr	r3, [r7, #8]
 800594c:	f003 0320 	and.w	r3, r3, #32
 8005950:	2b00      	cmp	r3, #0
 8005952:	d00c      	beq.n	800596e <HAL_TIM_IRQHandler+0x1fc>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8005954:	68fb      	ldr	r3, [r7, #12]
 8005956:	f003 0320 	and.w	r3, r3, #32
 800595a:	2b00      	cmp	r3, #0
 800595c:	d007      	beq.n	800596e <HAL_TIM_IRQHandler+0x1fc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800595e:	687b      	ldr	r3, [r7, #4]
 8005960:	681b      	ldr	r3, [r3, #0]
 8005962:	f06f 0220 	mvn.w	r2, #32
 8005966:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005968:	6878      	ldr	r0, [r7, #4]
 800596a:	f001 f85b 	bl	8006a24 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800596e:	bf00      	nop
 8005970:	3710      	adds	r7, #16
 8005972:	46bd      	mov	sp, r7
 8005974:	bd80      	pop	{r7, pc}
	...

08005978 <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           const TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 8005978:	b580      	push	{r7, lr}
 800597a:	b086      	sub	sp, #24
 800597c:	af00      	add	r7, sp, #0
 800597e:	60f8      	str	r0, [r7, #12]
 8005980:	60b9      	str	r1, [r7, #8]
 8005982:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005984:	2300      	movs	r3, #0
 8005986:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005988:	68fb      	ldr	r3, [r7, #12]
 800598a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800598e:	2b01      	cmp	r3, #1
 8005990:	d101      	bne.n	8005996 <HAL_TIM_OC_ConfigChannel+0x1e>
 8005992:	2302      	movs	r3, #2
 8005994:	e066      	b.n	8005a64 <HAL_TIM_OC_ConfigChannel+0xec>
 8005996:	68fb      	ldr	r3, [r7, #12]
 8005998:	2201      	movs	r2, #1
 800599a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800599e:	687b      	ldr	r3, [r7, #4]
 80059a0:	2b14      	cmp	r3, #20
 80059a2:	d857      	bhi.n	8005a54 <HAL_TIM_OC_ConfigChannel+0xdc>
 80059a4:	a201      	add	r2, pc, #4	@ (adr r2, 80059ac <HAL_TIM_OC_ConfigChannel+0x34>)
 80059a6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80059aa:	bf00      	nop
 80059ac:	08005a01 	.word	0x08005a01
 80059b0:	08005a55 	.word	0x08005a55
 80059b4:	08005a55 	.word	0x08005a55
 80059b8:	08005a55 	.word	0x08005a55
 80059bc:	08005a0f 	.word	0x08005a0f
 80059c0:	08005a55 	.word	0x08005a55
 80059c4:	08005a55 	.word	0x08005a55
 80059c8:	08005a55 	.word	0x08005a55
 80059cc:	08005a1d 	.word	0x08005a1d
 80059d0:	08005a55 	.word	0x08005a55
 80059d4:	08005a55 	.word	0x08005a55
 80059d8:	08005a55 	.word	0x08005a55
 80059dc:	08005a2b 	.word	0x08005a2b
 80059e0:	08005a55 	.word	0x08005a55
 80059e4:	08005a55 	.word	0x08005a55
 80059e8:	08005a55 	.word	0x08005a55
 80059ec:	08005a39 	.word	0x08005a39
 80059f0:	08005a55 	.word	0x08005a55
 80059f4:	08005a55 	.word	0x08005a55
 80059f8:	08005a55 	.word	0x08005a55
 80059fc:	08005a47 	.word	0x08005a47
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 1 in Output Compare */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8005a00:	68fb      	ldr	r3, [r7, #12]
 8005a02:	681b      	ldr	r3, [r3, #0]
 8005a04:	68b9      	ldr	r1, [r7, #8]
 8005a06:	4618      	mov	r0, r3
 8005a08:	f000 fae6 	bl	8005fd8 <TIM_OC1_SetConfig>
      break;
 8005a0c:	e025      	b.n	8005a5a <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 2 in Output Compare */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8005a0e:	68fb      	ldr	r3, [r7, #12]
 8005a10:	681b      	ldr	r3, [r3, #0]
 8005a12:	68b9      	ldr	r1, [r7, #8]
 8005a14:	4618      	mov	r0, r3
 8005a16:	f000 fb6f 	bl	80060f8 <TIM_OC2_SetConfig>
      break;
 8005a1a:	e01e      	b.n	8005a5a <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 3 in Output Compare */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8005a1c:	68fb      	ldr	r3, [r7, #12]
 8005a1e:	681b      	ldr	r3, [r3, #0]
 8005a20:	68b9      	ldr	r1, [r7, #8]
 8005a22:	4618      	mov	r0, r3
 8005a24:	f000 fbf2 	bl	800620c <TIM_OC3_SetConfig>
      break;
 8005a28:	e017      	b.n	8005a5a <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 4 in Output Compare */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8005a2a:	68fb      	ldr	r3, [r7, #12]
 8005a2c:	681b      	ldr	r3, [r3, #0]
 8005a2e:	68b9      	ldr	r1, [r7, #8]
 8005a30:	4618      	mov	r0, r3
 8005a32:	f000 fc73 	bl	800631c <TIM_OC4_SetConfig>
      break;
 8005a36:	e010      	b.n	8005a5a <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 5 in Output Compare */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8005a38:	68fb      	ldr	r3, [r7, #12]
 8005a3a:	681b      	ldr	r3, [r3, #0]
 8005a3c:	68b9      	ldr	r1, [r7, #8]
 8005a3e:	4618      	mov	r0, r3
 8005a40:	f000 fcd6 	bl	80063f0 <TIM_OC5_SetConfig>
      break;
 8005a44:	e009      	b.n	8005a5a <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 6 in Output Compare */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8005a46:	68fb      	ldr	r3, [r7, #12]
 8005a48:	681b      	ldr	r3, [r3, #0]
 8005a4a:	68b9      	ldr	r1, [r7, #8]
 8005a4c:	4618      	mov	r0, r3
 8005a4e:	f000 fd33 	bl	80064b8 <TIM_OC6_SetConfig>
      break;
 8005a52:	e002      	b.n	8005a5a <HAL_TIM_OC_ConfigChannel+0xe2>
    }

    default:
      status = HAL_ERROR;
 8005a54:	2301      	movs	r3, #1
 8005a56:	75fb      	strb	r3, [r7, #23]
      break;
 8005a58:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8005a5a:	68fb      	ldr	r3, [r7, #12]
 8005a5c:	2200      	movs	r2, #0
 8005a5e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8005a62:	7dfb      	ldrb	r3, [r7, #23]
}
 8005a64:	4618      	mov	r0, r3
 8005a66:	3718      	adds	r7, #24
 8005a68:	46bd      	mov	sp, r7
 8005a6a:	bd80      	pop	{r7, pc}

08005a6c <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, const TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8005a6c:	b580      	push	{r7, lr}
 8005a6e:	b086      	sub	sp, #24
 8005a70:	af00      	add	r7, sp, #0
 8005a72:	60f8      	str	r0, [r7, #12]
 8005a74:	60b9      	str	r1, [r7, #8]
 8005a76:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005a78:	2300      	movs	r3, #0
 8005a7a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005a7c:	68fb      	ldr	r3, [r7, #12]
 8005a7e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005a82:	2b01      	cmp	r3, #1
 8005a84:	d101      	bne.n	8005a8a <HAL_TIM_IC_ConfigChannel+0x1e>
 8005a86:	2302      	movs	r3, #2
 8005a88:	e088      	b.n	8005b9c <HAL_TIM_IC_ConfigChannel+0x130>
 8005a8a:	68fb      	ldr	r3, [r7, #12]
 8005a8c:	2201      	movs	r2, #1
 8005a8e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  if (Channel == TIM_CHANNEL_1)
 8005a92:	687b      	ldr	r3, [r7, #4]
 8005a94:	2b00      	cmp	r3, #0
 8005a96:	d11b      	bne.n	8005ad0 <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 8005a98:	68fb      	ldr	r3, [r7, #12]
 8005a9a:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8005a9c:	68bb      	ldr	r3, [r7, #8]
 8005a9e:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8005aa0:	68bb      	ldr	r3, [r7, #8]
 8005aa2:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8005aa4:	68bb      	ldr	r3, [r7, #8]
 8005aa6:	68db      	ldr	r3, [r3, #12]
    TIM_TI1_SetConfig(htim->Instance,
 8005aa8:	f000 fd6c 	bl	8006584 <TIM_TI1_SetConfig>

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8005aac:	68fb      	ldr	r3, [r7, #12]
 8005aae:	681b      	ldr	r3, [r3, #0]
 8005ab0:	699a      	ldr	r2, [r3, #24]
 8005ab2:	68fb      	ldr	r3, [r7, #12]
 8005ab4:	681b      	ldr	r3, [r3, #0]
 8005ab6:	f022 020c 	bic.w	r2, r2, #12
 8005aba:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8005abc:	68fb      	ldr	r3, [r7, #12]
 8005abe:	681b      	ldr	r3, [r3, #0]
 8005ac0:	6999      	ldr	r1, [r3, #24]
 8005ac2:	68bb      	ldr	r3, [r7, #8]
 8005ac4:	689a      	ldr	r2, [r3, #8]
 8005ac6:	68fb      	ldr	r3, [r7, #12]
 8005ac8:	681b      	ldr	r3, [r3, #0]
 8005aca:	430a      	orrs	r2, r1
 8005acc:	619a      	str	r2, [r3, #24]
 8005ace:	e060      	b.n	8005b92 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 8005ad0:	687b      	ldr	r3, [r7, #4]
 8005ad2:	2b04      	cmp	r3, #4
 8005ad4:	d11c      	bne.n	8005b10 <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 8005ad6:	68fb      	ldr	r3, [r7, #12]
 8005ad8:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8005ada:	68bb      	ldr	r3, [r7, #8]
 8005adc:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8005ade:	68bb      	ldr	r3, [r7, #8]
 8005ae0:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8005ae2:	68bb      	ldr	r3, [r7, #8]
 8005ae4:	68db      	ldr	r3, [r3, #12]
    TIM_TI2_SetConfig(htim->Instance,
 8005ae6:	f000 fdbb 	bl	8006660 <TIM_TI2_SetConfig>

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 8005aea:	68fb      	ldr	r3, [r7, #12]
 8005aec:	681b      	ldr	r3, [r3, #0]
 8005aee:	699a      	ldr	r2, [r3, #24]
 8005af0:	68fb      	ldr	r3, [r7, #12]
 8005af2:	681b      	ldr	r3, [r3, #0]
 8005af4:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 8005af8:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 8005afa:	68fb      	ldr	r3, [r7, #12]
 8005afc:	681b      	ldr	r3, [r3, #0]
 8005afe:	6999      	ldr	r1, [r3, #24]
 8005b00:	68bb      	ldr	r3, [r7, #8]
 8005b02:	689b      	ldr	r3, [r3, #8]
 8005b04:	021a      	lsls	r2, r3, #8
 8005b06:	68fb      	ldr	r3, [r7, #12]
 8005b08:	681b      	ldr	r3, [r3, #0]
 8005b0a:	430a      	orrs	r2, r1
 8005b0c:	619a      	str	r2, [r3, #24]
 8005b0e:	e040      	b.n	8005b92 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 8005b10:	687b      	ldr	r3, [r7, #4]
 8005b12:	2b08      	cmp	r3, #8
 8005b14:	d11b      	bne.n	8005b4e <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 8005b16:	68fb      	ldr	r3, [r7, #12]
 8005b18:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8005b1a:	68bb      	ldr	r3, [r7, #8]
 8005b1c:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8005b1e:	68bb      	ldr	r3, [r7, #8]
 8005b20:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8005b22:	68bb      	ldr	r3, [r7, #8]
 8005b24:	68db      	ldr	r3, [r3, #12]
    TIM_TI3_SetConfig(htim->Instance,
 8005b26:	f000 fdd8 	bl	80066da <TIM_TI3_SetConfig>

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 8005b2a:	68fb      	ldr	r3, [r7, #12]
 8005b2c:	681b      	ldr	r3, [r3, #0]
 8005b2e:	69da      	ldr	r2, [r3, #28]
 8005b30:	68fb      	ldr	r3, [r7, #12]
 8005b32:	681b      	ldr	r3, [r3, #0]
 8005b34:	f022 020c 	bic.w	r2, r2, #12
 8005b38:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 8005b3a:	68fb      	ldr	r3, [r7, #12]
 8005b3c:	681b      	ldr	r3, [r3, #0]
 8005b3e:	69d9      	ldr	r1, [r3, #28]
 8005b40:	68bb      	ldr	r3, [r7, #8]
 8005b42:	689a      	ldr	r2, [r3, #8]
 8005b44:	68fb      	ldr	r3, [r7, #12]
 8005b46:	681b      	ldr	r3, [r3, #0]
 8005b48:	430a      	orrs	r2, r1
 8005b4a:	61da      	str	r2, [r3, #28]
 8005b4c:	e021      	b.n	8005b92 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 8005b4e:	687b      	ldr	r3, [r7, #4]
 8005b50:	2b0c      	cmp	r3, #12
 8005b52:	d11c      	bne.n	8005b8e <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 8005b54:	68fb      	ldr	r3, [r7, #12]
 8005b56:	6818      	ldr	r0, [r3, #0]
                      sConfig->ICPolarity,
 8005b58:	68bb      	ldr	r3, [r7, #8]
 8005b5a:	6819      	ldr	r1, [r3, #0]
                      sConfig->ICSelection,
 8005b5c:	68bb      	ldr	r3, [r7, #8]
 8005b5e:	685a      	ldr	r2, [r3, #4]
                      sConfig->ICFilter);
 8005b60:	68bb      	ldr	r3, [r7, #8]
 8005b62:	68db      	ldr	r3, [r3, #12]
    TIM_TI4_SetConfig(htim->Instance,
 8005b64:	f000 fdf5 	bl	8006752 <TIM_TI4_SetConfig>

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 8005b68:	68fb      	ldr	r3, [r7, #12]
 8005b6a:	681b      	ldr	r3, [r3, #0]
 8005b6c:	69da      	ldr	r2, [r3, #28]
 8005b6e:	68fb      	ldr	r3, [r7, #12]
 8005b70:	681b      	ldr	r3, [r3, #0]
 8005b72:	f422 6240 	bic.w	r2, r2, #3072	@ 0xc00
 8005b76:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 8005b78:	68fb      	ldr	r3, [r7, #12]
 8005b7a:	681b      	ldr	r3, [r3, #0]
 8005b7c:	69d9      	ldr	r1, [r3, #28]
 8005b7e:	68bb      	ldr	r3, [r7, #8]
 8005b80:	689b      	ldr	r3, [r3, #8]
 8005b82:	021a      	lsls	r2, r3, #8
 8005b84:	68fb      	ldr	r3, [r7, #12]
 8005b86:	681b      	ldr	r3, [r3, #0]
 8005b88:	430a      	orrs	r2, r1
 8005b8a:	61da      	str	r2, [r3, #28]
 8005b8c:	e001      	b.n	8005b92 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 8005b8e:	2301      	movs	r3, #1
 8005b90:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 8005b92:	68fb      	ldr	r3, [r7, #12]
 8005b94:	2200      	movs	r2, #0
 8005b96:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8005b9a:	7dfb      	ldrb	r3, [r7, #23]
}
 8005b9c:	4618      	mov	r0, r3
 8005b9e:	3718      	adds	r7, #24
 8005ba0:	46bd      	mov	sp, r7
 8005ba2:	bd80      	pop	{r7, pc}

08005ba4 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8005ba4:	b580      	push	{r7, lr}
 8005ba6:	b086      	sub	sp, #24
 8005ba8:	af00      	add	r7, sp, #0
 8005baa:	60f8      	str	r0, [r7, #12]
 8005bac:	60b9      	str	r1, [r7, #8]
 8005bae:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005bb0:	2300      	movs	r3, #0
 8005bb2:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005bb4:	68fb      	ldr	r3, [r7, #12]
 8005bb6:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005bba:	2b01      	cmp	r3, #1
 8005bbc:	d101      	bne.n	8005bc2 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8005bbe:	2302      	movs	r3, #2
 8005bc0:	e0ff      	b.n	8005dc2 <HAL_TIM_PWM_ConfigChannel+0x21e>
 8005bc2:	68fb      	ldr	r3, [r7, #12]
 8005bc4:	2201      	movs	r2, #1
 8005bc6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8005bca:	687b      	ldr	r3, [r7, #4]
 8005bcc:	2b14      	cmp	r3, #20
 8005bce:	f200 80f0 	bhi.w	8005db2 <HAL_TIM_PWM_ConfigChannel+0x20e>
 8005bd2:	a201      	add	r2, pc, #4	@ (adr r2, 8005bd8 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8005bd4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005bd8:	08005c2d 	.word	0x08005c2d
 8005bdc:	08005db3 	.word	0x08005db3
 8005be0:	08005db3 	.word	0x08005db3
 8005be4:	08005db3 	.word	0x08005db3
 8005be8:	08005c6d 	.word	0x08005c6d
 8005bec:	08005db3 	.word	0x08005db3
 8005bf0:	08005db3 	.word	0x08005db3
 8005bf4:	08005db3 	.word	0x08005db3
 8005bf8:	08005caf 	.word	0x08005caf
 8005bfc:	08005db3 	.word	0x08005db3
 8005c00:	08005db3 	.word	0x08005db3
 8005c04:	08005db3 	.word	0x08005db3
 8005c08:	08005cef 	.word	0x08005cef
 8005c0c:	08005db3 	.word	0x08005db3
 8005c10:	08005db3 	.word	0x08005db3
 8005c14:	08005db3 	.word	0x08005db3
 8005c18:	08005d31 	.word	0x08005d31
 8005c1c:	08005db3 	.word	0x08005db3
 8005c20:	08005db3 	.word	0x08005db3
 8005c24:	08005db3 	.word	0x08005db3
 8005c28:	08005d71 	.word	0x08005d71
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8005c2c:	68fb      	ldr	r3, [r7, #12]
 8005c2e:	681b      	ldr	r3, [r3, #0]
 8005c30:	68b9      	ldr	r1, [r7, #8]
 8005c32:	4618      	mov	r0, r3
 8005c34:	f000 f9d0 	bl	8005fd8 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8005c38:	68fb      	ldr	r3, [r7, #12]
 8005c3a:	681b      	ldr	r3, [r3, #0]
 8005c3c:	699a      	ldr	r2, [r3, #24]
 8005c3e:	68fb      	ldr	r3, [r7, #12]
 8005c40:	681b      	ldr	r3, [r3, #0]
 8005c42:	f042 0208 	orr.w	r2, r2, #8
 8005c46:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8005c48:	68fb      	ldr	r3, [r7, #12]
 8005c4a:	681b      	ldr	r3, [r3, #0]
 8005c4c:	699a      	ldr	r2, [r3, #24]
 8005c4e:	68fb      	ldr	r3, [r7, #12]
 8005c50:	681b      	ldr	r3, [r3, #0]
 8005c52:	f022 0204 	bic.w	r2, r2, #4
 8005c56:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8005c58:	68fb      	ldr	r3, [r7, #12]
 8005c5a:	681b      	ldr	r3, [r3, #0]
 8005c5c:	6999      	ldr	r1, [r3, #24]
 8005c5e:	68bb      	ldr	r3, [r7, #8]
 8005c60:	691a      	ldr	r2, [r3, #16]
 8005c62:	68fb      	ldr	r3, [r7, #12]
 8005c64:	681b      	ldr	r3, [r3, #0]
 8005c66:	430a      	orrs	r2, r1
 8005c68:	619a      	str	r2, [r3, #24]
      break;
 8005c6a:	e0a5      	b.n	8005db8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8005c6c:	68fb      	ldr	r3, [r7, #12]
 8005c6e:	681b      	ldr	r3, [r3, #0]
 8005c70:	68b9      	ldr	r1, [r7, #8]
 8005c72:	4618      	mov	r0, r3
 8005c74:	f000 fa40 	bl	80060f8 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8005c78:	68fb      	ldr	r3, [r7, #12]
 8005c7a:	681b      	ldr	r3, [r3, #0]
 8005c7c:	699a      	ldr	r2, [r3, #24]
 8005c7e:	68fb      	ldr	r3, [r7, #12]
 8005c80:	681b      	ldr	r3, [r3, #0]
 8005c82:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005c86:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8005c88:	68fb      	ldr	r3, [r7, #12]
 8005c8a:	681b      	ldr	r3, [r3, #0]
 8005c8c:	699a      	ldr	r2, [r3, #24]
 8005c8e:	68fb      	ldr	r3, [r7, #12]
 8005c90:	681b      	ldr	r3, [r3, #0]
 8005c92:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005c96:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8005c98:	68fb      	ldr	r3, [r7, #12]
 8005c9a:	681b      	ldr	r3, [r3, #0]
 8005c9c:	6999      	ldr	r1, [r3, #24]
 8005c9e:	68bb      	ldr	r3, [r7, #8]
 8005ca0:	691b      	ldr	r3, [r3, #16]
 8005ca2:	021a      	lsls	r2, r3, #8
 8005ca4:	68fb      	ldr	r3, [r7, #12]
 8005ca6:	681b      	ldr	r3, [r3, #0]
 8005ca8:	430a      	orrs	r2, r1
 8005caa:	619a      	str	r2, [r3, #24]
      break;
 8005cac:	e084      	b.n	8005db8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8005cae:	68fb      	ldr	r3, [r7, #12]
 8005cb0:	681b      	ldr	r3, [r3, #0]
 8005cb2:	68b9      	ldr	r1, [r7, #8]
 8005cb4:	4618      	mov	r0, r3
 8005cb6:	f000 faa9 	bl	800620c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8005cba:	68fb      	ldr	r3, [r7, #12]
 8005cbc:	681b      	ldr	r3, [r3, #0]
 8005cbe:	69da      	ldr	r2, [r3, #28]
 8005cc0:	68fb      	ldr	r3, [r7, #12]
 8005cc2:	681b      	ldr	r3, [r3, #0]
 8005cc4:	f042 0208 	orr.w	r2, r2, #8
 8005cc8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8005cca:	68fb      	ldr	r3, [r7, #12]
 8005ccc:	681b      	ldr	r3, [r3, #0]
 8005cce:	69da      	ldr	r2, [r3, #28]
 8005cd0:	68fb      	ldr	r3, [r7, #12]
 8005cd2:	681b      	ldr	r3, [r3, #0]
 8005cd4:	f022 0204 	bic.w	r2, r2, #4
 8005cd8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8005cda:	68fb      	ldr	r3, [r7, #12]
 8005cdc:	681b      	ldr	r3, [r3, #0]
 8005cde:	69d9      	ldr	r1, [r3, #28]
 8005ce0:	68bb      	ldr	r3, [r7, #8]
 8005ce2:	691a      	ldr	r2, [r3, #16]
 8005ce4:	68fb      	ldr	r3, [r7, #12]
 8005ce6:	681b      	ldr	r3, [r3, #0]
 8005ce8:	430a      	orrs	r2, r1
 8005cea:	61da      	str	r2, [r3, #28]
      break;
 8005cec:	e064      	b.n	8005db8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8005cee:	68fb      	ldr	r3, [r7, #12]
 8005cf0:	681b      	ldr	r3, [r3, #0]
 8005cf2:	68b9      	ldr	r1, [r7, #8]
 8005cf4:	4618      	mov	r0, r3
 8005cf6:	f000 fb11 	bl	800631c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8005cfa:	68fb      	ldr	r3, [r7, #12]
 8005cfc:	681b      	ldr	r3, [r3, #0]
 8005cfe:	69da      	ldr	r2, [r3, #28]
 8005d00:	68fb      	ldr	r3, [r7, #12]
 8005d02:	681b      	ldr	r3, [r3, #0]
 8005d04:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005d08:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8005d0a:	68fb      	ldr	r3, [r7, #12]
 8005d0c:	681b      	ldr	r3, [r3, #0]
 8005d0e:	69da      	ldr	r2, [r3, #28]
 8005d10:	68fb      	ldr	r3, [r7, #12]
 8005d12:	681b      	ldr	r3, [r3, #0]
 8005d14:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005d18:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8005d1a:	68fb      	ldr	r3, [r7, #12]
 8005d1c:	681b      	ldr	r3, [r3, #0]
 8005d1e:	69d9      	ldr	r1, [r3, #28]
 8005d20:	68bb      	ldr	r3, [r7, #8]
 8005d22:	691b      	ldr	r3, [r3, #16]
 8005d24:	021a      	lsls	r2, r3, #8
 8005d26:	68fb      	ldr	r3, [r7, #12]
 8005d28:	681b      	ldr	r3, [r3, #0]
 8005d2a:	430a      	orrs	r2, r1
 8005d2c:	61da      	str	r2, [r3, #28]
      break;
 8005d2e:	e043      	b.n	8005db8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8005d30:	68fb      	ldr	r3, [r7, #12]
 8005d32:	681b      	ldr	r3, [r3, #0]
 8005d34:	68b9      	ldr	r1, [r7, #8]
 8005d36:	4618      	mov	r0, r3
 8005d38:	f000 fb5a 	bl	80063f0 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8005d3c:	68fb      	ldr	r3, [r7, #12]
 8005d3e:	681b      	ldr	r3, [r3, #0]
 8005d40:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8005d42:	68fb      	ldr	r3, [r7, #12]
 8005d44:	681b      	ldr	r3, [r3, #0]
 8005d46:	f042 0208 	orr.w	r2, r2, #8
 8005d4a:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8005d4c:	68fb      	ldr	r3, [r7, #12]
 8005d4e:	681b      	ldr	r3, [r3, #0]
 8005d50:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8005d52:	68fb      	ldr	r3, [r7, #12]
 8005d54:	681b      	ldr	r3, [r3, #0]
 8005d56:	f022 0204 	bic.w	r2, r2, #4
 8005d5a:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8005d5c:	68fb      	ldr	r3, [r7, #12]
 8005d5e:	681b      	ldr	r3, [r3, #0]
 8005d60:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8005d62:	68bb      	ldr	r3, [r7, #8]
 8005d64:	691a      	ldr	r2, [r3, #16]
 8005d66:	68fb      	ldr	r3, [r7, #12]
 8005d68:	681b      	ldr	r3, [r3, #0]
 8005d6a:	430a      	orrs	r2, r1
 8005d6c:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8005d6e:	e023      	b.n	8005db8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8005d70:	68fb      	ldr	r3, [r7, #12]
 8005d72:	681b      	ldr	r3, [r3, #0]
 8005d74:	68b9      	ldr	r1, [r7, #8]
 8005d76:	4618      	mov	r0, r3
 8005d78:	f000 fb9e 	bl	80064b8 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8005d7c:	68fb      	ldr	r3, [r7, #12]
 8005d7e:	681b      	ldr	r3, [r3, #0]
 8005d80:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8005d82:	68fb      	ldr	r3, [r7, #12]
 8005d84:	681b      	ldr	r3, [r3, #0]
 8005d86:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005d8a:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8005d8c:	68fb      	ldr	r3, [r7, #12]
 8005d8e:	681b      	ldr	r3, [r3, #0]
 8005d90:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8005d92:	68fb      	ldr	r3, [r7, #12]
 8005d94:	681b      	ldr	r3, [r3, #0]
 8005d96:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005d9a:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8005d9c:	68fb      	ldr	r3, [r7, #12]
 8005d9e:	681b      	ldr	r3, [r3, #0]
 8005da0:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8005da2:	68bb      	ldr	r3, [r7, #8]
 8005da4:	691b      	ldr	r3, [r3, #16]
 8005da6:	021a      	lsls	r2, r3, #8
 8005da8:	68fb      	ldr	r3, [r7, #12]
 8005daa:	681b      	ldr	r3, [r3, #0]
 8005dac:	430a      	orrs	r2, r1
 8005dae:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8005db0:	e002      	b.n	8005db8 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 8005db2:	2301      	movs	r3, #1
 8005db4:	75fb      	strb	r3, [r7, #23]
      break;
 8005db6:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8005db8:	68fb      	ldr	r3, [r7, #12]
 8005dba:	2200      	movs	r2, #0
 8005dbc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8005dc0:	7dfb      	ldrb	r3, [r7, #23]
}
 8005dc2:	4618      	mov	r0, r3
 8005dc4:	3718      	adds	r7, #24
 8005dc6:	46bd      	mov	sp, r7
 8005dc8:	bd80      	pop	{r7, pc}
 8005dca:	bf00      	nop

08005dcc <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(const TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005dcc:	b480      	push	{r7}
 8005dce:	b085      	sub	sp, #20
 8005dd0:	af00      	add	r7, sp, #0
 8005dd2:	6078      	str	r0, [r7, #4]
 8005dd4:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 8005dd6:	2300      	movs	r3, #0
 8005dd8:	60fb      	str	r3, [r7, #12]

  switch (Channel)
 8005dda:	683b      	ldr	r3, [r7, #0]
 8005ddc:	2b0c      	cmp	r3, #12
 8005dde:	d831      	bhi.n	8005e44 <HAL_TIM_ReadCapturedValue+0x78>
 8005de0:	a201      	add	r2, pc, #4	@ (adr r2, 8005de8 <HAL_TIM_ReadCapturedValue+0x1c>)
 8005de2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005de6:	bf00      	nop
 8005de8:	08005e1d 	.word	0x08005e1d
 8005dec:	08005e45 	.word	0x08005e45
 8005df0:	08005e45 	.word	0x08005e45
 8005df4:	08005e45 	.word	0x08005e45
 8005df8:	08005e27 	.word	0x08005e27
 8005dfc:	08005e45 	.word	0x08005e45
 8005e00:	08005e45 	.word	0x08005e45
 8005e04:	08005e45 	.word	0x08005e45
 8005e08:	08005e31 	.word	0x08005e31
 8005e0c:	08005e45 	.word	0x08005e45
 8005e10:	08005e45 	.word	0x08005e45
 8005e14:	08005e45 	.word	0x08005e45
 8005e18:	08005e3b 	.word	0x08005e3b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Return the capture 1 value */
      tmpreg =  htim->Instance->CCR1;
 8005e1c:	687b      	ldr	r3, [r7, #4]
 8005e1e:	681b      	ldr	r3, [r3, #0]
 8005e20:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005e22:	60fb      	str	r3, [r7, #12]

      break;
 8005e24:	e00f      	b.n	8005e46 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Return the capture 2 value */
      tmpreg =   htim->Instance->CCR2;
 8005e26:	687b      	ldr	r3, [r7, #4]
 8005e28:	681b      	ldr	r3, [r3, #0]
 8005e2a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005e2c:	60fb      	str	r3, [r7, #12]

      break;
 8005e2e:	e00a      	b.n	8005e46 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Return the capture 3 value */
      tmpreg =   htim->Instance->CCR3;
 8005e30:	687b      	ldr	r3, [r7, #4]
 8005e32:	681b      	ldr	r3, [r3, #0]
 8005e34:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005e36:	60fb      	str	r3, [r7, #12]

      break;
 8005e38:	e005      	b.n	8005e46 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Return the capture 4 value */
      tmpreg =   htim->Instance->CCR4;
 8005e3a:	687b      	ldr	r3, [r7, #4]
 8005e3c:	681b      	ldr	r3, [r3, #0]
 8005e3e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005e40:	60fb      	str	r3, [r7, #12]

      break;
 8005e42:	e000      	b.n	8005e46 <HAL_TIM_ReadCapturedValue+0x7a>
    }

    default:
      break;
 8005e44:	bf00      	nop
  }

  return tmpreg;
 8005e46:	68fb      	ldr	r3, [r7, #12]
}
 8005e48:	4618      	mov	r0, r3
 8005e4a:	3714      	adds	r7, #20
 8005e4c:	46bd      	mov	sp, r7
 8005e4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e52:	4770      	bx	lr

08005e54 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005e54:	b480      	push	{r7}
 8005e56:	b083      	sub	sp, #12
 8005e58:	af00      	add	r7, sp, #0
 8005e5a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8005e5c:	bf00      	nop
 8005e5e:	370c      	adds	r7, #12
 8005e60:	46bd      	mov	sp, r7
 8005e62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e66:	4770      	bx	lr

08005e68 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005e68:	b480      	push	{r7}
 8005e6a:	b083      	sub	sp, #12
 8005e6c:	af00      	add	r7, sp, #0
 8005e6e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005e70:	bf00      	nop
 8005e72:	370c      	adds	r7, #12
 8005e74:	46bd      	mov	sp, r7
 8005e76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e7a:	4770      	bx	lr

08005e7c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005e7c:	b480      	push	{r7}
 8005e7e:	b083      	sub	sp, #12
 8005e80:	af00      	add	r7, sp, #0
 8005e82:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005e84:	bf00      	nop
 8005e86:	370c      	adds	r7, #12
 8005e88:	46bd      	mov	sp, r7
 8005e8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e8e:	4770      	bx	lr

08005e90 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005e90:	b480      	push	{r7}
 8005e92:	b083      	sub	sp, #12
 8005e94:	af00      	add	r7, sp, #0
 8005e96:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005e98:	bf00      	nop
 8005e9a:	370c      	adds	r7, #12
 8005e9c:	46bd      	mov	sp, r7
 8005e9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ea2:	4770      	bx	lr

08005ea4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005ea4:	b480      	push	{r7}
 8005ea6:	b085      	sub	sp, #20
 8005ea8:	af00      	add	r7, sp, #0
 8005eaa:	6078      	str	r0, [r7, #4]
 8005eac:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005eae:	687b      	ldr	r3, [r7, #4]
 8005eb0:	681b      	ldr	r3, [r3, #0]
 8005eb2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005eb4:	687b      	ldr	r3, [r7, #4]
 8005eb6:	4a40      	ldr	r2, [pc, #256]	@ (8005fb8 <TIM_Base_SetConfig+0x114>)
 8005eb8:	4293      	cmp	r3, r2
 8005eba:	d013      	beq.n	8005ee4 <TIM_Base_SetConfig+0x40>
 8005ebc:	687b      	ldr	r3, [r7, #4]
 8005ebe:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005ec2:	d00f      	beq.n	8005ee4 <TIM_Base_SetConfig+0x40>
 8005ec4:	687b      	ldr	r3, [r7, #4]
 8005ec6:	4a3d      	ldr	r2, [pc, #244]	@ (8005fbc <TIM_Base_SetConfig+0x118>)
 8005ec8:	4293      	cmp	r3, r2
 8005eca:	d00b      	beq.n	8005ee4 <TIM_Base_SetConfig+0x40>
 8005ecc:	687b      	ldr	r3, [r7, #4]
 8005ece:	4a3c      	ldr	r2, [pc, #240]	@ (8005fc0 <TIM_Base_SetConfig+0x11c>)
 8005ed0:	4293      	cmp	r3, r2
 8005ed2:	d007      	beq.n	8005ee4 <TIM_Base_SetConfig+0x40>
 8005ed4:	687b      	ldr	r3, [r7, #4]
 8005ed6:	4a3b      	ldr	r2, [pc, #236]	@ (8005fc4 <TIM_Base_SetConfig+0x120>)
 8005ed8:	4293      	cmp	r3, r2
 8005eda:	d003      	beq.n	8005ee4 <TIM_Base_SetConfig+0x40>
 8005edc:	687b      	ldr	r3, [r7, #4]
 8005ede:	4a3a      	ldr	r2, [pc, #232]	@ (8005fc8 <TIM_Base_SetConfig+0x124>)
 8005ee0:	4293      	cmp	r3, r2
 8005ee2:	d108      	bne.n	8005ef6 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005ee4:	68fb      	ldr	r3, [r7, #12]
 8005ee6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005eea:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005eec:	683b      	ldr	r3, [r7, #0]
 8005eee:	685b      	ldr	r3, [r3, #4]
 8005ef0:	68fa      	ldr	r2, [r7, #12]
 8005ef2:	4313      	orrs	r3, r2
 8005ef4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005ef6:	687b      	ldr	r3, [r7, #4]
 8005ef8:	4a2f      	ldr	r2, [pc, #188]	@ (8005fb8 <TIM_Base_SetConfig+0x114>)
 8005efa:	4293      	cmp	r3, r2
 8005efc:	d01f      	beq.n	8005f3e <TIM_Base_SetConfig+0x9a>
 8005efe:	687b      	ldr	r3, [r7, #4]
 8005f00:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005f04:	d01b      	beq.n	8005f3e <TIM_Base_SetConfig+0x9a>
 8005f06:	687b      	ldr	r3, [r7, #4]
 8005f08:	4a2c      	ldr	r2, [pc, #176]	@ (8005fbc <TIM_Base_SetConfig+0x118>)
 8005f0a:	4293      	cmp	r3, r2
 8005f0c:	d017      	beq.n	8005f3e <TIM_Base_SetConfig+0x9a>
 8005f0e:	687b      	ldr	r3, [r7, #4]
 8005f10:	4a2b      	ldr	r2, [pc, #172]	@ (8005fc0 <TIM_Base_SetConfig+0x11c>)
 8005f12:	4293      	cmp	r3, r2
 8005f14:	d013      	beq.n	8005f3e <TIM_Base_SetConfig+0x9a>
 8005f16:	687b      	ldr	r3, [r7, #4]
 8005f18:	4a2a      	ldr	r2, [pc, #168]	@ (8005fc4 <TIM_Base_SetConfig+0x120>)
 8005f1a:	4293      	cmp	r3, r2
 8005f1c:	d00f      	beq.n	8005f3e <TIM_Base_SetConfig+0x9a>
 8005f1e:	687b      	ldr	r3, [r7, #4]
 8005f20:	4a29      	ldr	r2, [pc, #164]	@ (8005fc8 <TIM_Base_SetConfig+0x124>)
 8005f22:	4293      	cmp	r3, r2
 8005f24:	d00b      	beq.n	8005f3e <TIM_Base_SetConfig+0x9a>
 8005f26:	687b      	ldr	r3, [r7, #4]
 8005f28:	4a28      	ldr	r2, [pc, #160]	@ (8005fcc <TIM_Base_SetConfig+0x128>)
 8005f2a:	4293      	cmp	r3, r2
 8005f2c:	d007      	beq.n	8005f3e <TIM_Base_SetConfig+0x9a>
 8005f2e:	687b      	ldr	r3, [r7, #4]
 8005f30:	4a27      	ldr	r2, [pc, #156]	@ (8005fd0 <TIM_Base_SetConfig+0x12c>)
 8005f32:	4293      	cmp	r3, r2
 8005f34:	d003      	beq.n	8005f3e <TIM_Base_SetConfig+0x9a>
 8005f36:	687b      	ldr	r3, [r7, #4]
 8005f38:	4a26      	ldr	r2, [pc, #152]	@ (8005fd4 <TIM_Base_SetConfig+0x130>)
 8005f3a:	4293      	cmp	r3, r2
 8005f3c:	d108      	bne.n	8005f50 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005f3e:	68fb      	ldr	r3, [r7, #12]
 8005f40:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005f44:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005f46:	683b      	ldr	r3, [r7, #0]
 8005f48:	68db      	ldr	r3, [r3, #12]
 8005f4a:	68fa      	ldr	r2, [r7, #12]
 8005f4c:	4313      	orrs	r3, r2
 8005f4e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005f50:	68fb      	ldr	r3, [r7, #12]
 8005f52:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8005f56:	683b      	ldr	r3, [r7, #0]
 8005f58:	695b      	ldr	r3, [r3, #20]
 8005f5a:	4313      	orrs	r3, r2
 8005f5c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005f5e:	687b      	ldr	r3, [r7, #4]
 8005f60:	68fa      	ldr	r2, [r7, #12]
 8005f62:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005f64:	683b      	ldr	r3, [r7, #0]
 8005f66:	689a      	ldr	r2, [r3, #8]
 8005f68:	687b      	ldr	r3, [r7, #4]
 8005f6a:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005f6c:	683b      	ldr	r3, [r7, #0]
 8005f6e:	681a      	ldr	r2, [r3, #0]
 8005f70:	687b      	ldr	r3, [r7, #4]
 8005f72:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005f74:	687b      	ldr	r3, [r7, #4]
 8005f76:	4a10      	ldr	r2, [pc, #64]	@ (8005fb8 <TIM_Base_SetConfig+0x114>)
 8005f78:	4293      	cmp	r3, r2
 8005f7a:	d00f      	beq.n	8005f9c <TIM_Base_SetConfig+0xf8>
 8005f7c:	687b      	ldr	r3, [r7, #4]
 8005f7e:	4a12      	ldr	r2, [pc, #72]	@ (8005fc8 <TIM_Base_SetConfig+0x124>)
 8005f80:	4293      	cmp	r3, r2
 8005f82:	d00b      	beq.n	8005f9c <TIM_Base_SetConfig+0xf8>
 8005f84:	687b      	ldr	r3, [r7, #4]
 8005f86:	4a11      	ldr	r2, [pc, #68]	@ (8005fcc <TIM_Base_SetConfig+0x128>)
 8005f88:	4293      	cmp	r3, r2
 8005f8a:	d007      	beq.n	8005f9c <TIM_Base_SetConfig+0xf8>
 8005f8c:	687b      	ldr	r3, [r7, #4]
 8005f8e:	4a10      	ldr	r2, [pc, #64]	@ (8005fd0 <TIM_Base_SetConfig+0x12c>)
 8005f90:	4293      	cmp	r3, r2
 8005f92:	d003      	beq.n	8005f9c <TIM_Base_SetConfig+0xf8>
 8005f94:	687b      	ldr	r3, [r7, #4]
 8005f96:	4a0f      	ldr	r2, [pc, #60]	@ (8005fd4 <TIM_Base_SetConfig+0x130>)
 8005f98:	4293      	cmp	r3, r2
 8005f9a:	d103      	bne.n	8005fa4 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005f9c:	683b      	ldr	r3, [r7, #0]
 8005f9e:	691a      	ldr	r2, [r3, #16]
 8005fa0:	687b      	ldr	r3, [r7, #4]
 8005fa2:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005fa4:	687b      	ldr	r3, [r7, #4]
 8005fa6:	2201      	movs	r2, #1
 8005fa8:	615a      	str	r2, [r3, #20]
}
 8005faa:	bf00      	nop
 8005fac:	3714      	adds	r7, #20
 8005fae:	46bd      	mov	sp, r7
 8005fb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fb4:	4770      	bx	lr
 8005fb6:	bf00      	nop
 8005fb8:	40012c00 	.word	0x40012c00
 8005fbc:	40000400 	.word	0x40000400
 8005fc0:	40000800 	.word	0x40000800
 8005fc4:	40000c00 	.word	0x40000c00
 8005fc8:	40013400 	.word	0x40013400
 8005fcc:	40014000 	.word	0x40014000
 8005fd0:	40014400 	.word	0x40014400
 8005fd4:	40014800 	.word	0x40014800

08005fd8 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005fd8:	b480      	push	{r7}
 8005fda:	b087      	sub	sp, #28
 8005fdc:	af00      	add	r7, sp, #0
 8005fde:	6078      	str	r0, [r7, #4]
 8005fe0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005fe2:	687b      	ldr	r3, [r7, #4]
 8005fe4:	6a1b      	ldr	r3, [r3, #32]
 8005fe6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005fe8:	687b      	ldr	r3, [r7, #4]
 8005fea:	6a1b      	ldr	r3, [r3, #32]
 8005fec:	f023 0201 	bic.w	r2, r3, #1
 8005ff0:	687b      	ldr	r3, [r7, #4]
 8005ff2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005ff4:	687b      	ldr	r3, [r7, #4]
 8005ff6:	685b      	ldr	r3, [r3, #4]
 8005ff8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005ffa:	687b      	ldr	r3, [r7, #4]
 8005ffc:	699b      	ldr	r3, [r3, #24]
 8005ffe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8006000:	68fb      	ldr	r3, [r7, #12]
 8006002:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006006:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800600a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800600c:	68fb      	ldr	r3, [r7, #12]
 800600e:	f023 0303 	bic.w	r3, r3, #3
 8006012:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006014:	683b      	ldr	r3, [r7, #0]
 8006016:	681b      	ldr	r3, [r3, #0]
 8006018:	68fa      	ldr	r2, [r7, #12]
 800601a:	4313      	orrs	r3, r2
 800601c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800601e:	697b      	ldr	r3, [r7, #20]
 8006020:	f023 0302 	bic.w	r3, r3, #2
 8006024:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8006026:	683b      	ldr	r3, [r7, #0]
 8006028:	689b      	ldr	r3, [r3, #8]
 800602a:	697a      	ldr	r2, [r7, #20]
 800602c:	4313      	orrs	r3, r2
 800602e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8006030:	687b      	ldr	r3, [r7, #4]
 8006032:	4a2c      	ldr	r2, [pc, #176]	@ (80060e4 <TIM_OC1_SetConfig+0x10c>)
 8006034:	4293      	cmp	r3, r2
 8006036:	d00f      	beq.n	8006058 <TIM_OC1_SetConfig+0x80>
 8006038:	687b      	ldr	r3, [r7, #4]
 800603a:	4a2b      	ldr	r2, [pc, #172]	@ (80060e8 <TIM_OC1_SetConfig+0x110>)
 800603c:	4293      	cmp	r3, r2
 800603e:	d00b      	beq.n	8006058 <TIM_OC1_SetConfig+0x80>
 8006040:	687b      	ldr	r3, [r7, #4]
 8006042:	4a2a      	ldr	r2, [pc, #168]	@ (80060ec <TIM_OC1_SetConfig+0x114>)
 8006044:	4293      	cmp	r3, r2
 8006046:	d007      	beq.n	8006058 <TIM_OC1_SetConfig+0x80>
 8006048:	687b      	ldr	r3, [r7, #4]
 800604a:	4a29      	ldr	r2, [pc, #164]	@ (80060f0 <TIM_OC1_SetConfig+0x118>)
 800604c:	4293      	cmp	r3, r2
 800604e:	d003      	beq.n	8006058 <TIM_OC1_SetConfig+0x80>
 8006050:	687b      	ldr	r3, [r7, #4]
 8006052:	4a28      	ldr	r2, [pc, #160]	@ (80060f4 <TIM_OC1_SetConfig+0x11c>)
 8006054:	4293      	cmp	r3, r2
 8006056:	d10c      	bne.n	8006072 <TIM_OC1_SetConfig+0x9a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8006058:	697b      	ldr	r3, [r7, #20]
 800605a:	f023 0308 	bic.w	r3, r3, #8
 800605e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8006060:	683b      	ldr	r3, [r7, #0]
 8006062:	68db      	ldr	r3, [r3, #12]
 8006064:	697a      	ldr	r2, [r7, #20]
 8006066:	4313      	orrs	r3, r2
 8006068:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800606a:	697b      	ldr	r3, [r7, #20]
 800606c:	f023 0304 	bic.w	r3, r3, #4
 8006070:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006072:	687b      	ldr	r3, [r7, #4]
 8006074:	4a1b      	ldr	r2, [pc, #108]	@ (80060e4 <TIM_OC1_SetConfig+0x10c>)
 8006076:	4293      	cmp	r3, r2
 8006078:	d00f      	beq.n	800609a <TIM_OC1_SetConfig+0xc2>
 800607a:	687b      	ldr	r3, [r7, #4]
 800607c:	4a1a      	ldr	r2, [pc, #104]	@ (80060e8 <TIM_OC1_SetConfig+0x110>)
 800607e:	4293      	cmp	r3, r2
 8006080:	d00b      	beq.n	800609a <TIM_OC1_SetConfig+0xc2>
 8006082:	687b      	ldr	r3, [r7, #4]
 8006084:	4a19      	ldr	r2, [pc, #100]	@ (80060ec <TIM_OC1_SetConfig+0x114>)
 8006086:	4293      	cmp	r3, r2
 8006088:	d007      	beq.n	800609a <TIM_OC1_SetConfig+0xc2>
 800608a:	687b      	ldr	r3, [r7, #4]
 800608c:	4a18      	ldr	r2, [pc, #96]	@ (80060f0 <TIM_OC1_SetConfig+0x118>)
 800608e:	4293      	cmp	r3, r2
 8006090:	d003      	beq.n	800609a <TIM_OC1_SetConfig+0xc2>
 8006092:	687b      	ldr	r3, [r7, #4]
 8006094:	4a17      	ldr	r2, [pc, #92]	@ (80060f4 <TIM_OC1_SetConfig+0x11c>)
 8006096:	4293      	cmp	r3, r2
 8006098:	d111      	bne.n	80060be <TIM_OC1_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800609a:	693b      	ldr	r3, [r7, #16]
 800609c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80060a0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80060a2:	693b      	ldr	r3, [r7, #16]
 80060a4:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80060a8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80060aa:	683b      	ldr	r3, [r7, #0]
 80060ac:	695b      	ldr	r3, [r3, #20]
 80060ae:	693a      	ldr	r2, [r7, #16]
 80060b0:	4313      	orrs	r3, r2
 80060b2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80060b4:	683b      	ldr	r3, [r7, #0]
 80060b6:	699b      	ldr	r3, [r3, #24]
 80060b8:	693a      	ldr	r2, [r7, #16]
 80060ba:	4313      	orrs	r3, r2
 80060bc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80060be:	687b      	ldr	r3, [r7, #4]
 80060c0:	693a      	ldr	r2, [r7, #16]
 80060c2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80060c4:	687b      	ldr	r3, [r7, #4]
 80060c6:	68fa      	ldr	r2, [r7, #12]
 80060c8:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80060ca:	683b      	ldr	r3, [r7, #0]
 80060cc:	685a      	ldr	r2, [r3, #4]
 80060ce:	687b      	ldr	r3, [r7, #4]
 80060d0:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80060d2:	687b      	ldr	r3, [r7, #4]
 80060d4:	697a      	ldr	r2, [r7, #20]
 80060d6:	621a      	str	r2, [r3, #32]
}
 80060d8:	bf00      	nop
 80060da:	371c      	adds	r7, #28
 80060dc:	46bd      	mov	sp, r7
 80060de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060e2:	4770      	bx	lr
 80060e4:	40012c00 	.word	0x40012c00
 80060e8:	40013400 	.word	0x40013400
 80060ec:	40014000 	.word	0x40014000
 80060f0:	40014400 	.word	0x40014400
 80060f4:	40014800 	.word	0x40014800

080060f8 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80060f8:	b480      	push	{r7}
 80060fa:	b087      	sub	sp, #28
 80060fc:	af00      	add	r7, sp, #0
 80060fe:	6078      	str	r0, [r7, #4]
 8006100:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006102:	687b      	ldr	r3, [r7, #4]
 8006104:	6a1b      	ldr	r3, [r3, #32]
 8006106:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006108:	687b      	ldr	r3, [r7, #4]
 800610a:	6a1b      	ldr	r3, [r3, #32]
 800610c:	f023 0210 	bic.w	r2, r3, #16
 8006110:	687b      	ldr	r3, [r7, #4]
 8006112:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006114:	687b      	ldr	r3, [r7, #4]
 8006116:	685b      	ldr	r3, [r3, #4]
 8006118:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800611a:	687b      	ldr	r3, [r7, #4]
 800611c:	699b      	ldr	r3, [r3, #24]
 800611e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8006120:	68fb      	ldr	r3, [r7, #12]
 8006122:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8006126:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800612a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800612c:	68fb      	ldr	r3, [r7, #12]
 800612e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006132:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006134:	683b      	ldr	r3, [r7, #0]
 8006136:	681b      	ldr	r3, [r3, #0]
 8006138:	021b      	lsls	r3, r3, #8
 800613a:	68fa      	ldr	r2, [r7, #12]
 800613c:	4313      	orrs	r3, r2
 800613e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8006140:	697b      	ldr	r3, [r7, #20]
 8006142:	f023 0320 	bic.w	r3, r3, #32
 8006146:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8006148:	683b      	ldr	r3, [r7, #0]
 800614a:	689b      	ldr	r3, [r3, #8]
 800614c:	011b      	lsls	r3, r3, #4
 800614e:	697a      	ldr	r2, [r7, #20]
 8006150:	4313      	orrs	r3, r2
 8006152:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8006154:	687b      	ldr	r3, [r7, #4]
 8006156:	4a28      	ldr	r2, [pc, #160]	@ (80061f8 <TIM_OC2_SetConfig+0x100>)
 8006158:	4293      	cmp	r3, r2
 800615a:	d003      	beq.n	8006164 <TIM_OC2_SetConfig+0x6c>
 800615c:	687b      	ldr	r3, [r7, #4]
 800615e:	4a27      	ldr	r2, [pc, #156]	@ (80061fc <TIM_OC2_SetConfig+0x104>)
 8006160:	4293      	cmp	r3, r2
 8006162:	d10d      	bne.n	8006180 <TIM_OC2_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8006164:	697b      	ldr	r3, [r7, #20]
 8006166:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800616a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800616c:	683b      	ldr	r3, [r7, #0]
 800616e:	68db      	ldr	r3, [r3, #12]
 8006170:	011b      	lsls	r3, r3, #4
 8006172:	697a      	ldr	r2, [r7, #20]
 8006174:	4313      	orrs	r3, r2
 8006176:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8006178:	697b      	ldr	r3, [r7, #20]
 800617a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800617e:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006180:	687b      	ldr	r3, [r7, #4]
 8006182:	4a1d      	ldr	r2, [pc, #116]	@ (80061f8 <TIM_OC2_SetConfig+0x100>)
 8006184:	4293      	cmp	r3, r2
 8006186:	d00f      	beq.n	80061a8 <TIM_OC2_SetConfig+0xb0>
 8006188:	687b      	ldr	r3, [r7, #4]
 800618a:	4a1c      	ldr	r2, [pc, #112]	@ (80061fc <TIM_OC2_SetConfig+0x104>)
 800618c:	4293      	cmp	r3, r2
 800618e:	d00b      	beq.n	80061a8 <TIM_OC2_SetConfig+0xb0>
 8006190:	687b      	ldr	r3, [r7, #4]
 8006192:	4a1b      	ldr	r2, [pc, #108]	@ (8006200 <TIM_OC2_SetConfig+0x108>)
 8006194:	4293      	cmp	r3, r2
 8006196:	d007      	beq.n	80061a8 <TIM_OC2_SetConfig+0xb0>
 8006198:	687b      	ldr	r3, [r7, #4]
 800619a:	4a1a      	ldr	r2, [pc, #104]	@ (8006204 <TIM_OC2_SetConfig+0x10c>)
 800619c:	4293      	cmp	r3, r2
 800619e:	d003      	beq.n	80061a8 <TIM_OC2_SetConfig+0xb0>
 80061a0:	687b      	ldr	r3, [r7, #4]
 80061a2:	4a19      	ldr	r2, [pc, #100]	@ (8006208 <TIM_OC2_SetConfig+0x110>)
 80061a4:	4293      	cmp	r3, r2
 80061a6:	d113      	bne.n	80061d0 <TIM_OC2_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80061a8:	693b      	ldr	r3, [r7, #16]
 80061aa:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80061ae:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80061b0:	693b      	ldr	r3, [r7, #16]
 80061b2:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80061b6:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80061b8:	683b      	ldr	r3, [r7, #0]
 80061ba:	695b      	ldr	r3, [r3, #20]
 80061bc:	009b      	lsls	r3, r3, #2
 80061be:	693a      	ldr	r2, [r7, #16]
 80061c0:	4313      	orrs	r3, r2
 80061c2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80061c4:	683b      	ldr	r3, [r7, #0]
 80061c6:	699b      	ldr	r3, [r3, #24]
 80061c8:	009b      	lsls	r3, r3, #2
 80061ca:	693a      	ldr	r2, [r7, #16]
 80061cc:	4313      	orrs	r3, r2
 80061ce:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80061d0:	687b      	ldr	r3, [r7, #4]
 80061d2:	693a      	ldr	r2, [r7, #16]
 80061d4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80061d6:	687b      	ldr	r3, [r7, #4]
 80061d8:	68fa      	ldr	r2, [r7, #12]
 80061da:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80061dc:	683b      	ldr	r3, [r7, #0]
 80061de:	685a      	ldr	r2, [r3, #4]
 80061e0:	687b      	ldr	r3, [r7, #4]
 80061e2:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80061e4:	687b      	ldr	r3, [r7, #4]
 80061e6:	697a      	ldr	r2, [r7, #20]
 80061e8:	621a      	str	r2, [r3, #32]
}
 80061ea:	bf00      	nop
 80061ec:	371c      	adds	r7, #28
 80061ee:	46bd      	mov	sp, r7
 80061f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061f4:	4770      	bx	lr
 80061f6:	bf00      	nop
 80061f8:	40012c00 	.word	0x40012c00
 80061fc:	40013400 	.word	0x40013400
 8006200:	40014000 	.word	0x40014000
 8006204:	40014400 	.word	0x40014400
 8006208:	40014800 	.word	0x40014800

0800620c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800620c:	b480      	push	{r7}
 800620e:	b087      	sub	sp, #28
 8006210:	af00      	add	r7, sp, #0
 8006212:	6078      	str	r0, [r7, #4]
 8006214:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006216:	687b      	ldr	r3, [r7, #4]
 8006218:	6a1b      	ldr	r3, [r3, #32]
 800621a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800621c:	687b      	ldr	r3, [r7, #4]
 800621e:	6a1b      	ldr	r3, [r3, #32]
 8006220:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8006224:	687b      	ldr	r3, [r7, #4]
 8006226:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006228:	687b      	ldr	r3, [r7, #4]
 800622a:	685b      	ldr	r3, [r3, #4]
 800622c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800622e:	687b      	ldr	r3, [r7, #4]
 8006230:	69db      	ldr	r3, [r3, #28]
 8006232:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8006234:	68fb      	ldr	r3, [r7, #12]
 8006236:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800623a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800623e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8006240:	68fb      	ldr	r3, [r7, #12]
 8006242:	f023 0303 	bic.w	r3, r3, #3
 8006246:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006248:	683b      	ldr	r3, [r7, #0]
 800624a:	681b      	ldr	r3, [r3, #0]
 800624c:	68fa      	ldr	r2, [r7, #12]
 800624e:	4313      	orrs	r3, r2
 8006250:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8006252:	697b      	ldr	r3, [r7, #20]
 8006254:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8006258:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800625a:	683b      	ldr	r3, [r7, #0]
 800625c:	689b      	ldr	r3, [r3, #8]
 800625e:	021b      	lsls	r3, r3, #8
 8006260:	697a      	ldr	r2, [r7, #20]
 8006262:	4313      	orrs	r3, r2
 8006264:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8006266:	687b      	ldr	r3, [r7, #4]
 8006268:	4a27      	ldr	r2, [pc, #156]	@ (8006308 <TIM_OC3_SetConfig+0xfc>)
 800626a:	4293      	cmp	r3, r2
 800626c:	d003      	beq.n	8006276 <TIM_OC3_SetConfig+0x6a>
 800626e:	687b      	ldr	r3, [r7, #4]
 8006270:	4a26      	ldr	r2, [pc, #152]	@ (800630c <TIM_OC3_SetConfig+0x100>)
 8006272:	4293      	cmp	r3, r2
 8006274:	d10d      	bne.n	8006292 <TIM_OC3_SetConfig+0x86>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8006276:	697b      	ldr	r3, [r7, #20]
 8006278:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800627c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800627e:	683b      	ldr	r3, [r7, #0]
 8006280:	68db      	ldr	r3, [r3, #12]
 8006282:	021b      	lsls	r3, r3, #8
 8006284:	697a      	ldr	r2, [r7, #20]
 8006286:	4313      	orrs	r3, r2
 8006288:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800628a:	697b      	ldr	r3, [r7, #20]
 800628c:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8006290:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006292:	687b      	ldr	r3, [r7, #4]
 8006294:	4a1c      	ldr	r2, [pc, #112]	@ (8006308 <TIM_OC3_SetConfig+0xfc>)
 8006296:	4293      	cmp	r3, r2
 8006298:	d00f      	beq.n	80062ba <TIM_OC3_SetConfig+0xae>
 800629a:	687b      	ldr	r3, [r7, #4]
 800629c:	4a1b      	ldr	r2, [pc, #108]	@ (800630c <TIM_OC3_SetConfig+0x100>)
 800629e:	4293      	cmp	r3, r2
 80062a0:	d00b      	beq.n	80062ba <TIM_OC3_SetConfig+0xae>
 80062a2:	687b      	ldr	r3, [r7, #4]
 80062a4:	4a1a      	ldr	r2, [pc, #104]	@ (8006310 <TIM_OC3_SetConfig+0x104>)
 80062a6:	4293      	cmp	r3, r2
 80062a8:	d007      	beq.n	80062ba <TIM_OC3_SetConfig+0xae>
 80062aa:	687b      	ldr	r3, [r7, #4]
 80062ac:	4a19      	ldr	r2, [pc, #100]	@ (8006314 <TIM_OC3_SetConfig+0x108>)
 80062ae:	4293      	cmp	r3, r2
 80062b0:	d003      	beq.n	80062ba <TIM_OC3_SetConfig+0xae>
 80062b2:	687b      	ldr	r3, [r7, #4]
 80062b4:	4a18      	ldr	r2, [pc, #96]	@ (8006318 <TIM_OC3_SetConfig+0x10c>)
 80062b6:	4293      	cmp	r3, r2
 80062b8:	d113      	bne.n	80062e2 <TIM_OC3_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80062ba:	693b      	ldr	r3, [r7, #16]
 80062bc:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80062c0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80062c2:	693b      	ldr	r3, [r7, #16]
 80062c4:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80062c8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80062ca:	683b      	ldr	r3, [r7, #0]
 80062cc:	695b      	ldr	r3, [r3, #20]
 80062ce:	011b      	lsls	r3, r3, #4
 80062d0:	693a      	ldr	r2, [r7, #16]
 80062d2:	4313      	orrs	r3, r2
 80062d4:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80062d6:	683b      	ldr	r3, [r7, #0]
 80062d8:	699b      	ldr	r3, [r3, #24]
 80062da:	011b      	lsls	r3, r3, #4
 80062dc:	693a      	ldr	r2, [r7, #16]
 80062de:	4313      	orrs	r3, r2
 80062e0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80062e2:	687b      	ldr	r3, [r7, #4]
 80062e4:	693a      	ldr	r2, [r7, #16]
 80062e6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80062e8:	687b      	ldr	r3, [r7, #4]
 80062ea:	68fa      	ldr	r2, [r7, #12]
 80062ec:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80062ee:	683b      	ldr	r3, [r7, #0]
 80062f0:	685a      	ldr	r2, [r3, #4]
 80062f2:	687b      	ldr	r3, [r7, #4]
 80062f4:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80062f6:	687b      	ldr	r3, [r7, #4]
 80062f8:	697a      	ldr	r2, [r7, #20]
 80062fa:	621a      	str	r2, [r3, #32]
}
 80062fc:	bf00      	nop
 80062fe:	371c      	adds	r7, #28
 8006300:	46bd      	mov	sp, r7
 8006302:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006306:	4770      	bx	lr
 8006308:	40012c00 	.word	0x40012c00
 800630c:	40013400 	.word	0x40013400
 8006310:	40014000 	.word	0x40014000
 8006314:	40014400 	.word	0x40014400
 8006318:	40014800 	.word	0x40014800

0800631c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800631c:	b480      	push	{r7}
 800631e:	b087      	sub	sp, #28
 8006320:	af00      	add	r7, sp, #0
 8006322:	6078      	str	r0, [r7, #4]
 8006324:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006326:	687b      	ldr	r3, [r7, #4]
 8006328:	6a1b      	ldr	r3, [r3, #32]
 800632a:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800632c:	687b      	ldr	r3, [r7, #4]
 800632e:	6a1b      	ldr	r3, [r3, #32]
 8006330:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8006334:	687b      	ldr	r3, [r7, #4]
 8006336:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006338:	687b      	ldr	r3, [r7, #4]
 800633a:	685b      	ldr	r3, [r3, #4]
 800633c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800633e:	687b      	ldr	r3, [r7, #4]
 8006340:	69db      	ldr	r3, [r3, #28]
 8006342:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8006344:	68fb      	ldr	r3, [r7, #12]
 8006346:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800634a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800634e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8006350:	68fb      	ldr	r3, [r7, #12]
 8006352:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006356:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006358:	683b      	ldr	r3, [r7, #0]
 800635a:	681b      	ldr	r3, [r3, #0]
 800635c:	021b      	lsls	r3, r3, #8
 800635e:	68fa      	ldr	r2, [r7, #12]
 8006360:	4313      	orrs	r3, r2
 8006362:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8006364:	693b      	ldr	r3, [r7, #16]
 8006366:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800636a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800636c:	683b      	ldr	r3, [r7, #0]
 800636e:	689b      	ldr	r3, [r3, #8]
 8006370:	031b      	lsls	r3, r3, #12
 8006372:	693a      	ldr	r2, [r7, #16]
 8006374:	4313      	orrs	r3, r2
 8006376:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006378:	687b      	ldr	r3, [r7, #4]
 800637a:	4a18      	ldr	r2, [pc, #96]	@ (80063dc <TIM_OC4_SetConfig+0xc0>)
 800637c:	4293      	cmp	r3, r2
 800637e:	d00f      	beq.n	80063a0 <TIM_OC4_SetConfig+0x84>
 8006380:	687b      	ldr	r3, [r7, #4]
 8006382:	4a17      	ldr	r2, [pc, #92]	@ (80063e0 <TIM_OC4_SetConfig+0xc4>)
 8006384:	4293      	cmp	r3, r2
 8006386:	d00b      	beq.n	80063a0 <TIM_OC4_SetConfig+0x84>
 8006388:	687b      	ldr	r3, [r7, #4]
 800638a:	4a16      	ldr	r2, [pc, #88]	@ (80063e4 <TIM_OC4_SetConfig+0xc8>)
 800638c:	4293      	cmp	r3, r2
 800638e:	d007      	beq.n	80063a0 <TIM_OC4_SetConfig+0x84>
 8006390:	687b      	ldr	r3, [r7, #4]
 8006392:	4a15      	ldr	r2, [pc, #84]	@ (80063e8 <TIM_OC4_SetConfig+0xcc>)
 8006394:	4293      	cmp	r3, r2
 8006396:	d003      	beq.n	80063a0 <TIM_OC4_SetConfig+0x84>
 8006398:	687b      	ldr	r3, [r7, #4]
 800639a:	4a14      	ldr	r2, [pc, #80]	@ (80063ec <TIM_OC4_SetConfig+0xd0>)
 800639c:	4293      	cmp	r3, r2
 800639e:	d109      	bne.n	80063b4 <TIM_OC4_SetConfig+0x98>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80063a0:	697b      	ldr	r3, [r7, #20]
 80063a2:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80063a6:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80063a8:	683b      	ldr	r3, [r7, #0]
 80063aa:	695b      	ldr	r3, [r3, #20]
 80063ac:	019b      	lsls	r3, r3, #6
 80063ae:	697a      	ldr	r2, [r7, #20]
 80063b0:	4313      	orrs	r3, r2
 80063b2:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80063b4:	687b      	ldr	r3, [r7, #4]
 80063b6:	697a      	ldr	r2, [r7, #20]
 80063b8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80063ba:	687b      	ldr	r3, [r7, #4]
 80063bc:	68fa      	ldr	r2, [r7, #12]
 80063be:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80063c0:	683b      	ldr	r3, [r7, #0]
 80063c2:	685a      	ldr	r2, [r3, #4]
 80063c4:	687b      	ldr	r3, [r7, #4]
 80063c6:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80063c8:	687b      	ldr	r3, [r7, #4]
 80063ca:	693a      	ldr	r2, [r7, #16]
 80063cc:	621a      	str	r2, [r3, #32]
}
 80063ce:	bf00      	nop
 80063d0:	371c      	adds	r7, #28
 80063d2:	46bd      	mov	sp, r7
 80063d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063d8:	4770      	bx	lr
 80063da:	bf00      	nop
 80063dc:	40012c00 	.word	0x40012c00
 80063e0:	40013400 	.word	0x40013400
 80063e4:	40014000 	.word	0x40014000
 80063e8:	40014400 	.word	0x40014400
 80063ec:	40014800 	.word	0x40014800

080063f0 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 80063f0:	b480      	push	{r7}
 80063f2:	b087      	sub	sp, #28
 80063f4:	af00      	add	r7, sp, #0
 80063f6:	6078      	str	r0, [r7, #4]
 80063f8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80063fa:	687b      	ldr	r3, [r7, #4]
 80063fc:	6a1b      	ldr	r3, [r3, #32]
 80063fe:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8006400:	687b      	ldr	r3, [r7, #4]
 8006402:	6a1b      	ldr	r3, [r3, #32]
 8006404:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8006408:	687b      	ldr	r3, [r7, #4]
 800640a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800640c:	687b      	ldr	r3, [r7, #4]
 800640e:	685b      	ldr	r3, [r3, #4]
 8006410:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8006412:	687b      	ldr	r3, [r7, #4]
 8006414:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006416:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8006418:	68fb      	ldr	r3, [r7, #12]
 800641a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800641e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006422:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006424:	683b      	ldr	r3, [r7, #0]
 8006426:	681b      	ldr	r3, [r3, #0]
 8006428:	68fa      	ldr	r2, [r7, #12]
 800642a:	4313      	orrs	r3, r2
 800642c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800642e:	693b      	ldr	r3, [r7, #16]
 8006430:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8006434:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8006436:	683b      	ldr	r3, [r7, #0]
 8006438:	689b      	ldr	r3, [r3, #8]
 800643a:	041b      	lsls	r3, r3, #16
 800643c:	693a      	ldr	r2, [r7, #16]
 800643e:	4313      	orrs	r3, r2
 8006440:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006442:	687b      	ldr	r3, [r7, #4]
 8006444:	4a17      	ldr	r2, [pc, #92]	@ (80064a4 <TIM_OC5_SetConfig+0xb4>)
 8006446:	4293      	cmp	r3, r2
 8006448:	d00f      	beq.n	800646a <TIM_OC5_SetConfig+0x7a>
 800644a:	687b      	ldr	r3, [r7, #4]
 800644c:	4a16      	ldr	r2, [pc, #88]	@ (80064a8 <TIM_OC5_SetConfig+0xb8>)
 800644e:	4293      	cmp	r3, r2
 8006450:	d00b      	beq.n	800646a <TIM_OC5_SetConfig+0x7a>
 8006452:	687b      	ldr	r3, [r7, #4]
 8006454:	4a15      	ldr	r2, [pc, #84]	@ (80064ac <TIM_OC5_SetConfig+0xbc>)
 8006456:	4293      	cmp	r3, r2
 8006458:	d007      	beq.n	800646a <TIM_OC5_SetConfig+0x7a>
 800645a:	687b      	ldr	r3, [r7, #4]
 800645c:	4a14      	ldr	r2, [pc, #80]	@ (80064b0 <TIM_OC5_SetConfig+0xc0>)
 800645e:	4293      	cmp	r3, r2
 8006460:	d003      	beq.n	800646a <TIM_OC5_SetConfig+0x7a>
 8006462:	687b      	ldr	r3, [r7, #4]
 8006464:	4a13      	ldr	r2, [pc, #76]	@ (80064b4 <TIM_OC5_SetConfig+0xc4>)
 8006466:	4293      	cmp	r3, r2
 8006468:	d109      	bne.n	800647e <TIM_OC5_SetConfig+0x8e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800646a:	697b      	ldr	r3, [r7, #20]
 800646c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006470:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8006472:	683b      	ldr	r3, [r7, #0]
 8006474:	695b      	ldr	r3, [r3, #20]
 8006476:	021b      	lsls	r3, r3, #8
 8006478:	697a      	ldr	r2, [r7, #20]
 800647a:	4313      	orrs	r3, r2
 800647c:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800647e:	687b      	ldr	r3, [r7, #4]
 8006480:	697a      	ldr	r2, [r7, #20]
 8006482:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8006484:	687b      	ldr	r3, [r7, #4]
 8006486:	68fa      	ldr	r2, [r7, #12]
 8006488:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800648a:	683b      	ldr	r3, [r7, #0]
 800648c:	685a      	ldr	r2, [r3, #4]
 800648e:	687b      	ldr	r3, [r7, #4]
 8006490:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006492:	687b      	ldr	r3, [r7, #4]
 8006494:	693a      	ldr	r2, [r7, #16]
 8006496:	621a      	str	r2, [r3, #32]
}
 8006498:	bf00      	nop
 800649a:	371c      	adds	r7, #28
 800649c:	46bd      	mov	sp, r7
 800649e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064a2:	4770      	bx	lr
 80064a4:	40012c00 	.word	0x40012c00
 80064a8:	40013400 	.word	0x40013400
 80064ac:	40014000 	.word	0x40014000
 80064b0:	40014400 	.word	0x40014400
 80064b4:	40014800 	.word	0x40014800

080064b8 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 80064b8:	b480      	push	{r7}
 80064ba:	b087      	sub	sp, #28
 80064bc:	af00      	add	r7, sp, #0
 80064be:	6078      	str	r0, [r7, #4]
 80064c0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80064c2:	687b      	ldr	r3, [r7, #4]
 80064c4:	6a1b      	ldr	r3, [r3, #32]
 80064c6:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 80064c8:	687b      	ldr	r3, [r7, #4]
 80064ca:	6a1b      	ldr	r3, [r3, #32]
 80064cc:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 80064d0:	687b      	ldr	r3, [r7, #4]
 80064d2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80064d4:	687b      	ldr	r3, [r7, #4]
 80064d6:	685b      	ldr	r3, [r3, #4]
 80064d8:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80064da:	687b      	ldr	r3, [r7, #4]
 80064dc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80064de:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 80064e0:	68fb      	ldr	r3, [r7, #12]
 80064e2:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80064e6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80064ea:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80064ec:	683b      	ldr	r3, [r7, #0]
 80064ee:	681b      	ldr	r3, [r3, #0]
 80064f0:	021b      	lsls	r3, r3, #8
 80064f2:	68fa      	ldr	r2, [r7, #12]
 80064f4:	4313      	orrs	r3, r2
 80064f6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 80064f8:	693b      	ldr	r3, [r7, #16]
 80064fa:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80064fe:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8006500:	683b      	ldr	r3, [r7, #0]
 8006502:	689b      	ldr	r3, [r3, #8]
 8006504:	051b      	lsls	r3, r3, #20
 8006506:	693a      	ldr	r2, [r7, #16]
 8006508:	4313      	orrs	r3, r2
 800650a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800650c:	687b      	ldr	r3, [r7, #4]
 800650e:	4a18      	ldr	r2, [pc, #96]	@ (8006570 <TIM_OC6_SetConfig+0xb8>)
 8006510:	4293      	cmp	r3, r2
 8006512:	d00f      	beq.n	8006534 <TIM_OC6_SetConfig+0x7c>
 8006514:	687b      	ldr	r3, [r7, #4]
 8006516:	4a17      	ldr	r2, [pc, #92]	@ (8006574 <TIM_OC6_SetConfig+0xbc>)
 8006518:	4293      	cmp	r3, r2
 800651a:	d00b      	beq.n	8006534 <TIM_OC6_SetConfig+0x7c>
 800651c:	687b      	ldr	r3, [r7, #4]
 800651e:	4a16      	ldr	r2, [pc, #88]	@ (8006578 <TIM_OC6_SetConfig+0xc0>)
 8006520:	4293      	cmp	r3, r2
 8006522:	d007      	beq.n	8006534 <TIM_OC6_SetConfig+0x7c>
 8006524:	687b      	ldr	r3, [r7, #4]
 8006526:	4a15      	ldr	r2, [pc, #84]	@ (800657c <TIM_OC6_SetConfig+0xc4>)
 8006528:	4293      	cmp	r3, r2
 800652a:	d003      	beq.n	8006534 <TIM_OC6_SetConfig+0x7c>
 800652c:	687b      	ldr	r3, [r7, #4]
 800652e:	4a14      	ldr	r2, [pc, #80]	@ (8006580 <TIM_OC6_SetConfig+0xc8>)
 8006530:	4293      	cmp	r3, r2
 8006532:	d109      	bne.n	8006548 <TIM_OC6_SetConfig+0x90>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8006534:	697b      	ldr	r3, [r7, #20]
 8006536:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800653a:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800653c:	683b      	ldr	r3, [r7, #0]
 800653e:	695b      	ldr	r3, [r3, #20]
 8006540:	029b      	lsls	r3, r3, #10
 8006542:	697a      	ldr	r2, [r7, #20]
 8006544:	4313      	orrs	r3, r2
 8006546:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006548:	687b      	ldr	r3, [r7, #4]
 800654a:	697a      	ldr	r2, [r7, #20]
 800654c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800654e:	687b      	ldr	r3, [r7, #4]
 8006550:	68fa      	ldr	r2, [r7, #12]
 8006552:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8006554:	683b      	ldr	r3, [r7, #0]
 8006556:	685a      	ldr	r2, [r3, #4]
 8006558:	687b      	ldr	r3, [r7, #4]
 800655a:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800655c:	687b      	ldr	r3, [r7, #4]
 800655e:	693a      	ldr	r2, [r7, #16]
 8006560:	621a      	str	r2, [r3, #32]
}
 8006562:	bf00      	nop
 8006564:	371c      	adds	r7, #28
 8006566:	46bd      	mov	sp, r7
 8006568:	f85d 7b04 	ldr.w	r7, [sp], #4
 800656c:	4770      	bx	lr
 800656e:	bf00      	nop
 8006570:	40012c00 	.word	0x40012c00
 8006574:	40013400 	.word	0x40013400
 8006578:	40014000 	.word	0x40014000
 800657c:	40014400 	.word	0x40014400
 8006580:	40014800 	.word	0x40014800

08006584 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 8006584:	b480      	push	{r7}
 8006586:	b087      	sub	sp, #28
 8006588:	af00      	add	r7, sp, #0
 800658a:	60f8      	str	r0, [r7, #12]
 800658c:	60b9      	str	r1, [r7, #8]
 800658e:	607a      	str	r2, [r7, #4]
 8006590:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006592:	68fb      	ldr	r3, [r7, #12]
 8006594:	6a1b      	ldr	r3, [r3, #32]
 8006596:	613b      	str	r3, [r7, #16]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006598:	68fb      	ldr	r3, [r7, #12]
 800659a:	6a1b      	ldr	r3, [r3, #32]
 800659c:	f023 0201 	bic.w	r2, r3, #1
 80065a0:	68fb      	ldr	r3, [r7, #12]
 80065a2:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80065a4:	68fb      	ldr	r3, [r7, #12]
 80065a6:	699b      	ldr	r3, [r3, #24]
 80065a8:	617b      	str	r3, [r7, #20]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 80065aa:	68fb      	ldr	r3, [r7, #12]
 80065ac:	4a26      	ldr	r2, [pc, #152]	@ (8006648 <TIM_TI1_SetConfig+0xc4>)
 80065ae:	4293      	cmp	r3, r2
 80065b0:	d017      	beq.n	80065e2 <TIM_TI1_SetConfig+0x5e>
 80065b2:	68fb      	ldr	r3, [r7, #12]
 80065b4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80065b8:	d013      	beq.n	80065e2 <TIM_TI1_SetConfig+0x5e>
 80065ba:	68fb      	ldr	r3, [r7, #12]
 80065bc:	4a23      	ldr	r2, [pc, #140]	@ (800664c <TIM_TI1_SetConfig+0xc8>)
 80065be:	4293      	cmp	r3, r2
 80065c0:	d00f      	beq.n	80065e2 <TIM_TI1_SetConfig+0x5e>
 80065c2:	68fb      	ldr	r3, [r7, #12]
 80065c4:	4a22      	ldr	r2, [pc, #136]	@ (8006650 <TIM_TI1_SetConfig+0xcc>)
 80065c6:	4293      	cmp	r3, r2
 80065c8:	d00b      	beq.n	80065e2 <TIM_TI1_SetConfig+0x5e>
 80065ca:	68fb      	ldr	r3, [r7, #12]
 80065cc:	4a21      	ldr	r2, [pc, #132]	@ (8006654 <TIM_TI1_SetConfig+0xd0>)
 80065ce:	4293      	cmp	r3, r2
 80065d0:	d007      	beq.n	80065e2 <TIM_TI1_SetConfig+0x5e>
 80065d2:	68fb      	ldr	r3, [r7, #12]
 80065d4:	4a20      	ldr	r2, [pc, #128]	@ (8006658 <TIM_TI1_SetConfig+0xd4>)
 80065d6:	4293      	cmp	r3, r2
 80065d8:	d003      	beq.n	80065e2 <TIM_TI1_SetConfig+0x5e>
 80065da:	68fb      	ldr	r3, [r7, #12]
 80065dc:	4a1f      	ldr	r2, [pc, #124]	@ (800665c <TIM_TI1_SetConfig+0xd8>)
 80065de:	4293      	cmp	r3, r2
 80065e0:	d101      	bne.n	80065e6 <TIM_TI1_SetConfig+0x62>
 80065e2:	2301      	movs	r3, #1
 80065e4:	e000      	b.n	80065e8 <TIM_TI1_SetConfig+0x64>
 80065e6:	2300      	movs	r3, #0
 80065e8:	2b00      	cmp	r3, #0
 80065ea:	d008      	beq.n	80065fe <TIM_TI1_SetConfig+0x7a>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 80065ec:	697b      	ldr	r3, [r7, #20]
 80065ee:	f023 0303 	bic.w	r3, r3, #3
 80065f2:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 80065f4:	697a      	ldr	r2, [r7, #20]
 80065f6:	687b      	ldr	r3, [r7, #4]
 80065f8:	4313      	orrs	r3, r2
 80065fa:	617b      	str	r3, [r7, #20]
 80065fc:	e003      	b.n	8006606 <TIM_TI1_SetConfig+0x82>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 80065fe:	697b      	ldr	r3, [r7, #20]
 8006600:	f043 0301 	orr.w	r3, r3, #1
 8006604:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006606:	697b      	ldr	r3, [r7, #20]
 8006608:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800660c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 800660e:	683b      	ldr	r3, [r7, #0]
 8006610:	011b      	lsls	r3, r3, #4
 8006612:	b2db      	uxtb	r3, r3
 8006614:	697a      	ldr	r2, [r7, #20]
 8006616:	4313      	orrs	r3, r2
 8006618:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800661a:	693b      	ldr	r3, [r7, #16]
 800661c:	f023 030a 	bic.w	r3, r3, #10
 8006620:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8006622:	68bb      	ldr	r3, [r7, #8]
 8006624:	f003 030a 	and.w	r3, r3, #10
 8006628:	693a      	ldr	r2, [r7, #16]
 800662a:	4313      	orrs	r3, r2
 800662c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800662e:	68fb      	ldr	r3, [r7, #12]
 8006630:	697a      	ldr	r2, [r7, #20]
 8006632:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006634:	68fb      	ldr	r3, [r7, #12]
 8006636:	693a      	ldr	r2, [r7, #16]
 8006638:	621a      	str	r2, [r3, #32]
}
 800663a:	bf00      	nop
 800663c:	371c      	adds	r7, #28
 800663e:	46bd      	mov	sp, r7
 8006640:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006644:	4770      	bx	lr
 8006646:	bf00      	nop
 8006648:	40012c00 	.word	0x40012c00
 800664c:	40000400 	.word	0x40000400
 8006650:	40000800 	.word	0x40000800
 8006654:	40000c00 	.word	0x40000c00
 8006658:	40013400 	.word	0x40013400
 800665c:	40014000 	.word	0x40014000

08006660 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8006660:	b480      	push	{r7}
 8006662:	b087      	sub	sp, #28
 8006664:	af00      	add	r7, sp, #0
 8006666:	60f8      	str	r0, [r7, #12]
 8006668:	60b9      	str	r1, [r7, #8]
 800666a:	607a      	str	r2, [r7, #4]
 800666c:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800666e:	68fb      	ldr	r3, [r7, #12]
 8006670:	6a1b      	ldr	r3, [r3, #32]
 8006672:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006674:	68fb      	ldr	r3, [r7, #12]
 8006676:	6a1b      	ldr	r3, [r3, #32]
 8006678:	f023 0210 	bic.w	r2, r3, #16
 800667c:	68fb      	ldr	r3, [r7, #12]
 800667e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006680:	68fb      	ldr	r3, [r7, #12]
 8006682:	699b      	ldr	r3, [r3, #24]
 8006684:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 8006686:	693b      	ldr	r3, [r7, #16]
 8006688:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800668c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 800668e:	687b      	ldr	r3, [r7, #4]
 8006690:	021b      	lsls	r3, r3, #8
 8006692:	693a      	ldr	r2, [r7, #16]
 8006694:	4313      	orrs	r3, r2
 8006696:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006698:	693b      	ldr	r3, [r7, #16]
 800669a:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800669e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 80066a0:	683b      	ldr	r3, [r7, #0]
 80066a2:	031b      	lsls	r3, r3, #12
 80066a4:	b29b      	uxth	r3, r3
 80066a6:	693a      	ldr	r2, [r7, #16]
 80066a8:	4313      	orrs	r3, r2
 80066aa:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80066ac:	697b      	ldr	r3, [r7, #20]
 80066ae:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80066b2:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 80066b4:	68bb      	ldr	r3, [r7, #8]
 80066b6:	011b      	lsls	r3, r3, #4
 80066b8:	f003 03a0 	and.w	r3, r3, #160	@ 0xa0
 80066bc:	697a      	ldr	r2, [r7, #20]
 80066be:	4313      	orrs	r3, r2
 80066c0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80066c2:	68fb      	ldr	r3, [r7, #12]
 80066c4:	693a      	ldr	r2, [r7, #16]
 80066c6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80066c8:	68fb      	ldr	r3, [r7, #12]
 80066ca:	697a      	ldr	r2, [r7, #20]
 80066cc:	621a      	str	r2, [r3, #32]
}
 80066ce:	bf00      	nop
 80066d0:	371c      	adds	r7, #28
 80066d2:	46bd      	mov	sp, r7
 80066d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066d8:	4770      	bx	lr

080066da <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 80066da:	b480      	push	{r7}
 80066dc:	b087      	sub	sp, #28
 80066de:	af00      	add	r7, sp, #0
 80066e0:	60f8      	str	r0, [r7, #12]
 80066e2:	60b9      	str	r1, [r7, #8]
 80066e4:	607a      	str	r2, [r7, #4]
 80066e6:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  tmpccer = TIMx->CCER;
 80066e8:	68fb      	ldr	r3, [r7, #12]
 80066ea:	6a1b      	ldr	r3, [r3, #32]
 80066ec:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80066ee:	68fb      	ldr	r3, [r7, #12]
 80066f0:	6a1b      	ldr	r3, [r3, #32]
 80066f2:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80066f6:	68fb      	ldr	r3, [r7, #12]
 80066f8:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 80066fa:	68fb      	ldr	r3, [r7, #12]
 80066fc:	69db      	ldr	r3, [r3, #28]
 80066fe:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 8006700:	693b      	ldr	r3, [r7, #16]
 8006702:	f023 0303 	bic.w	r3, r3, #3
 8006706:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= TIM_ICSelection;
 8006708:	693a      	ldr	r2, [r7, #16]
 800670a:	687b      	ldr	r3, [r7, #4]
 800670c:	4313      	orrs	r3, r2
 800670e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 8006710:	693b      	ldr	r3, [r7, #16]
 8006712:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8006716:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 8006718:	683b      	ldr	r3, [r7, #0]
 800671a:	011b      	lsls	r3, r3, #4
 800671c:	b2db      	uxtb	r3, r3
 800671e:	693a      	ldr	r2, [r7, #16]
 8006720:	4313      	orrs	r3, r2
 8006722:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 8006724:	697b      	ldr	r3, [r7, #20]
 8006726:	f423 6320 	bic.w	r3, r3, #2560	@ 0xa00
 800672a:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 800672c:	68bb      	ldr	r3, [r7, #8]
 800672e:	021b      	lsls	r3, r3, #8
 8006730:	f403 6320 	and.w	r3, r3, #2560	@ 0xa00
 8006734:	697a      	ldr	r2, [r7, #20]
 8006736:	4313      	orrs	r3, r2
 8006738:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 800673a:	68fb      	ldr	r3, [r7, #12]
 800673c:	693a      	ldr	r2, [r7, #16]
 800673e:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8006740:	68fb      	ldr	r3, [r7, #12]
 8006742:	697a      	ldr	r2, [r7, #20]
 8006744:	621a      	str	r2, [r3, #32]
}
 8006746:	bf00      	nop
 8006748:	371c      	adds	r7, #28
 800674a:	46bd      	mov	sp, r7
 800674c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006750:	4770      	bx	lr

08006752 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8006752:	b480      	push	{r7}
 8006754:	b087      	sub	sp, #28
 8006756:	af00      	add	r7, sp, #0
 8006758:	60f8      	str	r0, [r7, #12]
 800675a:	60b9      	str	r1, [r7, #8]
 800675c:	607a      	str	r2, [r7, #4]
 800675e:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  tmpccer = TIMx->CCER;
 8006760:	68fb      	ldr	r3, [r7, #12]
 8006762:	6a1b      	ldr	r3, [r3, #32]
 8006764:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006766:	68fb      	ldr	r3, [r7, #12]
 8006768:	6a1b      	ldr	r3, [r3, #32]
 800676a:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800676e:	68fb      	ldr	r3, [r7, #12]
 8006770:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 8006772:	68fb      	ldr	r3, [r7, #12]
 8006774:	69db      	ldr	r3, [r3, #28]
 8006776:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 8006778:	693b      	ldr	r3, [r7, #16]
 800677a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800677e:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 8006780:	687b      	ldr	r3, [r7, #4]
 8006782:	021b      	lsls	r3, r3, #8
 8006784:	693a      	ldr	r2, [r7, #16]
 8006786:	4313      	orrs	r3, r2
 8006788:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 800678a:	693b      	ldr	r3, [r7, #16]
 800678c:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8006790:	613b      	str	r3, [r7, #16]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 8006792:	683b      	ldr	r3, [r7, #0]
 8006794:	031b      	lsls	r3, r3, #12
 8006796:	b29b      	uxth	r3, r3
 8006798:	693a      	ldr	r2, [r7, #16]
 800679a:	4313      	orrs	r3, r2
 800679c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 800679e:	697b      	ldr	r3, [r7, #20]
 80067a0:	f423 4320 	bic.w	r3, r3, #40960	@ 0xa000
 80067a4:	617b      	str	r3, [r7, #20]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 80067a6:	68bb      	ldr	r3, [r7, #8]
 80067a8:	031b      	lsls	r3, r3, #12
 80067aa:	f403 4320 	and.w	r3, r3, #40960	@ 0xa000
 80067ae:	697a      	ldr	r2, [r7, #20]
 80067b0:	4313      	orrs	r3, r2
 80067b2:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 80067b4:	68fb      	ldr	r3, [r7, #12]
 80067b6:	693a      	ldr	r2, [r7, #16]
 80067b8:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 80067ba:	68fb      	ldr	r3, [r7, #12]
 80067bc:	697a      	ldr	r2, [r7, #20]
 80067be:	621a      	str	r2, [r3, #32]
}
 80067c0:	bf00      	nop
 80067c2:	371c      	adds	r7, #28
 80067c4:	46bd      	mov	sp, r7
 80067c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067ca:	4770      	bx	lr

080067cc <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80067cc:	b480      	push	{r7}
 80067ce:	b087      	sub	sp, #28
 80067d0:	af00      	add	r7, sp, #0
 80067d2:	60f8      	str	r0, [r7, #12]
 80067d4:	60b9      	str	r1, [r7, #8]
 80067d6:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80067d8:	68bb      	ldr	r3, [r7, #8]
 80067da:	f003 031f 	and.w	r3, r3, #31
 80067de:	2201      	movs	r2, #1
 80067e0:	fa02 f303 	lsl.w	r3, r2, r3
 80067e4:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80067e6:	68fb      	ldr	r3, [r7, #12]
 80067e8:	6a1a      	ldr	r2, [r3, #32]
 80067ea:	697b      	ldr	r3, [r7, #20]
 80067ec:	43db      	mvns	r3, r3
 80067ee:	401a      	ands	r2, r3
 80067f0:	68fb      	ldr	r3, [r7, #12]
 80067f2:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80067f4:	68fb      	ldr	r3, [r7, #12]
 80067f6:	6a1a      	ldr	r2, [r3, #32]
 80067f8:	68bb      	ldr	r3, [r7, #8]
 80067fa:	f003 031f 	and.w	r3, r3, #31
 80067fe:	6879      	ldr	r1, [r7, #4]
 8006800:	fa01 f303 	lsl.w	r3, r1, r3
 8006804:	431a      	orrs	r2, r3
 8006806:	68fb      	ldr	r3, [r7, #12]
 8006808:	621a      	str	r2, [r3, #32]
}
 800680a:	bf00      	nop
 800680c:	371c      	adds	r7, #28
 800680e:	46bd      	mov	sp, r7
 8006810:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006814:	4770      	bx	lr
	...

08006818 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006818:	b480      	push	{r7}
 800681a:	b085      	sub	sp, #20
 800681c:	af00      	add	r7, sp, #0
 800681e:	6078      	str	r0, [r7, #4]
 8006820:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006822:	687b      	ldr	r3, [r7, #4]
 8006824:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006828:	2b01      	cmp	r3, #1
 800682a:	d101      	bne.n	8006830 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800682c:	2302      	movs	r3, #2
 800682e:	e068      	b.n	8006902 <HAL_TIMEx_MasterConfigSynchronization+0xea>
 8006830:	687b      	ldr	r3, [r7, #4]
 8006832:	2201      	movs	r2, #1
 8006834:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006838:	687b      	ldr	r3, [r7, #4]
 800683a:	2202      	movs	r2, #2
 800683c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006840:	687b      	ldr	r3, [r7, #4]
 8006842:	681b      	ldr	r3, [r3, #0]
 8006844:	685b      	ldr	r3, [r3, #4]
 8006846:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006848:	687b      	ldr	r3, [r7, #4]
 800684a:	681b      	ldr	r3, [r3, #0]
 800684c:	689b      	ldr	r3, [r3, #8]
 800684e:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8006850:	687b      	ldr	r3, [r7, #4]
 8006852:	681b      	ldr	r3, [r3, #0]
 8006854:	4a2e      	ldr	r2, [pc, #184]	@ (8006910 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8006856:	4293      	cmp	r3, r2
 8006858:	d004      	beq.n	8006864 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800685a:	687b      	ldr	r3, [r7, #4]
 800685c:	681b      	ldr	r3, [r3, #0]
 800685e:	4a2d      	ldr	r2, [pc, #180]	@ (8006914 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8006860:	4293      	cmp	r3, r2
 8006862:	d108      	bne.n	8006876 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8006864:	68fb      	ldr	r3, [r7, #12]
 8006866:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 800686a:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800686c:	683b      	ldr	r3, [r7, #0]
 800686e:	685b      	ldr	r3, [r3, #4]
 8006870:	68fa      	ldr	r2, [r7, #12]
 8006872:	4313      	orrs	r3, r2
 8006874:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006876:	68fb      	ldr	r3, [r7, #12]
 8006878:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800687c:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800687e:	683b      	ldr	r3, [r7, #0]
 8006880:	681b      	ldr	r3, [r3, #0]
 8006882:	68fa      	ldr	r2, [r7, #12]
 8006884:	4313      	orrs	r3, r2
 8006886:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006888:	687b      	ldr	r3, [r7, #4]
 800688a:	681b      	ldr	r3, [r3, #0]
 800688c:	68fa      	ldr	r2, [r7, #12]
 800688e:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006890:	687b      	ldr	r3, [r7, #4]
 8006892:	681b      	ldr	r3, [r3, #0]
 8006894:	4a1e      	ldr	r2, [pc, #120]	@ (8006910 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8006896:	4293      	cmp	r3, r2
 8006898:	d01d      	beq.n	80068d6 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800689a:	687b      	ldr	r3, [r7, #4]
 800689c:	681b      	ldr	r3, [r3, #0]
 800689e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80068a2:	d018      	beq.n	80068d6 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80068a4:	687b      	ldr	r3, [r7, #4]
 80068a6:	681b      	ldr	r3, [r3, #0]
 80068a8:	4a1b      	ldr	r2, [pc, #108]	@ (8006918 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 80068aa:	4293      	cmp	r3, r2
 80068ac:	d013      	beq.n	80068d6 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80068ae:	687b      	ldr	r3, [r7, #4]
 80068b0:	681b      	ldr	r3, [r3, #0]
 80068b2:	4a1a      	ldr	r2, [pc, #104]	@ (800691c <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 80068b4:	4293      	cmp	r3, r2
 80068b6:	d00e      	beq.n	80068d6 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80068b8:	687b      	ldr	r3, [r7, #4]
 80068ba:	681b      	ldr	r3, [r3, #0]
 80068bc:	4a18      	ldr	r2, [pc, #96]	@ (8006920 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 80068be:	4293      	cmp	r3, r2
 80068c0:	d009      	beq.n	80068d6 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80068c2:	687b      	ldr	r3, [r7, #4]
 80068c4:	681b      	ldr	r3, [r3, #0]
 80068c6:	4a13      	ldr	r2, [pc, #76]	@ (8006914 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 80068c8:	4293      	cmp	r3, r2
 80068ca:	d004      	beq.n	80068d6 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80068cc:	687b      	ldr	r3, [r7, #4]
 80068ce:	681b      	ldr	r3, [r3, #0]
 80068d0:	4a14      	ldr	r2, [pc, #80]	@ (8006924 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 80068d2:	4293      	cmp	r3, r2
 80068d4:	d10c      	bne.n	80068f0 <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80068d6:	68bb      	ldr	r3, [r7, #8]
 80068d8:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80068dc:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80068de:	683b      	ldr	r3, [r7, #0]
 80068e0:	689b      	ldr	r3, [r3, #8]
 80068e2:	68ba      	ldr	r2, [r7, #8]
 80068e4:	4313      	orrs	r3, r2
 80068e6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80068e8:	687b      	ldr	r3, [r7, #4]
 80068ea:	681b      	ldr	r3, [r3, #0]
 80068ec:	68ba      	ldr	r2, [r7, #8]
 80068ee:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80068f0:	687b      	ldr	r3, [r7, #4]
 80068f2:	2201      	movs	r2, #1
 80068f4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80068f8:	687b      	ldr	r3, [r7, #4]
 80068fa:	2200      	movs	r2, #0
 80068fc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8006900:	2300      	movs	r3, #0
}
 8006902:	4618      	mov	r0, r3
 8006904:	3714      	adds	r7, #20
 8006906:	46bd      	mov	sp, r7
 8006908:	f85d 7b04 	ldr.w	r7, [sp], #4
 800690c:	4770      	bx	lr
 800690e:	bf00      	nop
 8006910:	40012c00 	.word	0x40012c00
 8006914:	40013400 	.word	0x40013400
 8006918:	40000400 	.word	0x40000400
 800691c:	40000800 	.word	0x40000800
 8006920:	40000c00 	.word	0x40000c00
 8006924:	40014000 	.word	0x40014000

08006928 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8006928:	b480      	push	{r7}
 800692a:	b085      	sub	sp, #20
 800692c:	af00      	add	r7, sp, #0
 800692e:	6078      	str	r0, [r7, #4]
 8006930:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8006932:	2300      	movs	r3, #0
 8006934:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8006936:	687b      	ldr	r3, [r7, #4]
 8006938:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800693c:	2b01      	cmp	r3, #1
 800693e:	d101      	bne.n	8006944 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8006940:	2302      	movs	r3, #2
 8006942:	e065      	b.n	8006a10 <HAL_TIMEx_ConfigBreakDeadTime+0xe8>
 8006944:	687b      	ldr	r3, [r7, #4]
 8006946:	2201      	movs	r2, #1
 8006948:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800694c:	68fb      	ldr	r3, [r7, #12]
 800694e:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8006952:	683b      	ldr	r3, [r7, #0]
 8006954:	68db      	ldr	r3, [r3, #12]
 8006956:	4313      	orrs	r3, r2
 8006958:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800695a:	68fb      	ldr	r3, [r7, #12]
 800695c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8006960:	683b      	ldr	r3, [r7, #0]
 8006962:	689b      	ldr	r3, [r3, #8]
 8006964:	4313      	orrs	r3, r2
 8006966:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8006968:	68fb      	ldr	r3, [r7, #12]
 800696a:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 800696e:	683b      	ldr	r3, [r7, #0]
 8006970:	685b      	ldr	r3, [r3, #4]
 8006972:	4313      	orrs	r3, r2
 8006974:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8006976:	68fb      	ldr	r3, [r7, #12]
 8006978:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 800697c:	683b      	ldr	r3, [r7, #0]
 800697e:	681b      	ldr	r3, [r3, #0]
 8006980:	4313      	orrs	r3, r2
 8006982:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8006984:	68fb      	ldr	r3, [r7, #12]
 8006986:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800698a:	683b      	ldr	r3, [r7, #0]
 800698c:	691b      	ldr	r3, [r3, #16]
 800698e:	4313      	orrs	r3, r2
 8006990:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8006992:	68fb      	ldr	r3, [r7, #12]
 8006994:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8006998:	683b      	ldr	r3, [r7, #0]
 800699a:	695b      	ldr	r3, [r3, #20]
 800699c:	4313      	orrs	r3, r2
 800699e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 80069a0:	68fb      	ldr	r3, [r7, #12]
 80069a2:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 80069a6:	683b      	ldr	r3, [r7, #0]
 80069a8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80069aa:	4313      	orrs	r3, r2
 80069ac:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 80069ae:	68fb      	ldr	r3, [r7, #12]
 80069b0:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 80069b4:	683b      	ldr	r3, [r7, #0]
 80069b6:	699b      	ldr	r3, [r3, #24]
 80069b8:	041b      	lsls	r3, r3, #16
 80069ba:	4313      	orrs	r3, r2
 80069bc:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 80069be:	687b      	ldr	r3, [r7, #4]
 80069c0:	681b      	ldr	r3, [r3, #0]
 80069c2:	4a16      	ldr	r2, [pc, #88]	@ (8006a1c <HAL_TIMEx_ConfigBreakDeadTime+0xf4>)
 80069c4:	4293      	cmp	r3, r2
 80069c6:	d004      	beq.n	80069d2 <HAL_TIMEx_ConfigBreakDeadTime+0xaa>
 80069c8:	687b      	ldr	r3, [r7, #4]
 80069ca:	681b      	ldr	r3, [r3, #0]
 80069cc:	4a14      	ldr	r2, [pc, #80]	@ (8006a20 <HAL_TIMEx_ConfigBreakDeadTime+0xf8>)
 80069ce:	4293      	cmp	r3, r2
 80069d0:	d115      	bne.n	80069fe <HAL_TIMEx_ConfigBreakDeadTime+0xd6>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 80069d2:	68fb      	ldr	r3, [r7, #12]
 80069d4:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 80069d8:	683b      	ldr	r3, [r7, #0]
 80069da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80069dc:	051b      	lsls	r3, r3, #20
 80069de:	4313      	orrs	r3, r2
 80069e0:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 80069e2:	68fb      	ldr	r3, [r7, #12]
 80069e4:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 80069e8:	683b      	ldr	r3, [r7, #0]
 80069ea:	69db      	ldr	r3, [r3, #28]
 80069ec:	4313      	orrs	r3, r2
 80069ee:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 80069f0:	68fb      	ldr	r3, [r7, #12]
 80069f2:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 80069f6:	683b      	ldr	r3, [r7, #0]
 80069f8:	6a1b      	ldr	r3, [r3, #32]
 80069fa:	4313      	orrs	r3, r2
 80069fc:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 80069fe:	687b      	ldr	r3, [r7, #4]
 8006a00:	681b      	ldr	r3, [r3, #0]
 8006a02:	68fa      	ldr	r2, [r7, #12]
 8006a04:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 8006a06:	687b      	ldr	r3, [r7, #4]
 8006a08:	2200      	movs	r2, #0
 8006a0a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8006a0e:	2300      	movs	r3, #0
}
 8006a10:	4618      	mov	r0, r3
 8006a12:	3714      	adds	r7, #20
 8006a14:	46bd      	mov	sp, r7
 8006a16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a1a:	4770      	bx	lr
 8006a1c:	40012c00 	.word	0x40012c00
 8006a20:	40013400 	.word	0x40013400

08006a24 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006a24:	b480      	push	{r7}
 8006a26:	b083      	sub	sp, #12
 8006a28:	af00      	add	r7, sp, #0
 8006a2a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006a2c:	bf00      	nop
 8006a2e:	370c      	adds	r7, #12
 8006a30:	46bd      	mov	sp, r7
 8006a32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a36:	4770      	bx	lr

08006a38 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006a38:	b480      	push	{r7}
 8006a3a:	b083      	sub	sp, #12
 8006a3c:	af00      	add	r7, sp, #0
 8006a3e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006a40:	bf00      	nop
 8006a42:	370c      	adds	r7, #12
 8006a44:	46bd      	mov	sp, r7
 8006a46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a4a:	4770      	bx	lr

08006a4c <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8006a4c:	b480      	push	{r7}
 8006a4e:	b083      	sub	sp, #12
 8006a50:	af00      	add	r7, sp, #0
 8006a52:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8006a54:	bf00      	nop
 8006a56:	370c      	adds	r7, #12
 8006a58:	46bd      	mov	sp, r7
 8006a5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a5e:	4770      	bx	lr

08006a60 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006a60:	b580      	push	{r7, lr}
 8006a62:	b082      	sub	sp, #8
 8006a64:	af00      	add	r7, sp, #0
 8006a66:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006a68:	687b      	ldr	r3, [r7, #4]
 8006a6a:	2b00      	cmp	r3, #0
 8006a6c:	d101      	bne.n	8006a72 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006a6e:	2301      	movs	r3, #1
 8006a70:	e040      	b.n	8006af4 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8006a72:	687b      	ldr	r3, [r7, #4]
 8006a74:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8006a76:	2b00      	cmp	r3, #0
 8006a78:	d106      	bne.n	8006a88 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006a7a:	687b      	ldr	r3, [r7, #4]
 8006a7c:	2200      	movs	r2, #0
 8006a7e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006a82:	6878      	ldr	r0, [r7, #4]
 8006a84:	f7fb f82a 	bl	8001adc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006a88:	687b      	ldr	r3, [r7, #4]
 8006a8a:	2224      	movs	r2, #36	@ 0x24
 8006a8c:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8006a8e:	687b      	ldr	r3, [r7, #4]
 8006a90:	681b      	ldr	r3, [r3, #0]
 8006a92:	681a      	ldr	r2, [r3, #0]
 8006a94:	687b      	ldr	r3, [r7, #4]
 8006a96:	681b      	ldr	r3, [r3, #0]
 8006a98:	f022 0201 	bic.w	r2, r2, #1
 8006a9c:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8006a9e:	687b      	ldr	r3, [r7, #4]
 8006aa0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006aa2:	2b00      	cmp	r3, #0
 8006aa4:	d002      	beq.n	8006aac <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8006aa6:	6878      	ldr	r0, [r7, #4]
 8006aa8:	f000 fae0 	bl	800706c <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8006aac:	6878      	ldr	r0, [r7, #4]
 8006aae:	f000 f825 	bl	8006afc <UART_SetConfig>
 8006ab2:	4603      	mov	r3, r0
 8006ab4:	2b01      	cmp	r3, #1
 8006ab6:	d101      	bne.n	8006abc <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8006ab8:	2301      	movs	r3, #1
 8006aba:	e01b      	b.n	8006af4 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006abc:	687b      	ldr	r3, [r7, #4]
 8006abe:	681b      	ldr	r3, [r3, #0]
 8006ac0:	685a      	ldr	r2, [r3, #4]
 8006ac2:	687b      	ldr	r3, [r7, #4]
 8006ac4:	681b      	ldr	r3, [r3, #0]
 8006ac6:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8006aca:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006acc:	687b      	ldr	r3, [r7, #4]
 8006ace:	681b      	ldr	r3, [r3, #0]
 8006ad0:	689a      	ldr	r2, [r3, #8]
 8006ad2:	687b      	ldr	r3, [r7, #4]
 8006ad4:	681b      	ldr	r3, [r3, #0]
 8006ad6:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8006ada:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8006adc:	687b      	ldr	r3, [r7, #4]
 8006ade:	681b      	ldr	r3, [r3, #0]
 8006ae0:	681a      	ldr	r2, [r3, #0]
 8006ae2:	687b      	ldr	r3, [r7, #4]
 8006ae4:	681b      	ldr	r3, [r3, #0]
 8006ae6:	f042 0201 	orr.w	r2, r2, #1
 8006aea:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8006aec:	6878      	ldr	r0, [r7, #4]
 8006aee:	f000 fb5f 	bl	80071b0 <UART_CheckIdleState>
 8006af2:	4603      	mov	r3, r0
}
 8006af4:	4618      	mov	r0, r3
 8006af6:	3708      	adds	r7, #8
 8006af8:	46bd      	mov	sp, r7
 8006afa:	bd80      	pop	{r7, pc}

08006afc <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006afc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006b00:	b08a      	sub	sp, #40	@ 0x28
 8006b02:	af00      	add	r7, sp, #0
 8006b04:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8006b06:	2300      	movs	r3, #0
 8006b08:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8006b0c:	68fb      	ldr	r3, [r7, #12]
 8006b0e:	689a      	ldr	r2, [r3, #8]
 8006b10:	68fb      	ldr	r3, [r7, #12]
 8006b12:	691b      	ldr	r3, [r3, #16]
 8006b14:	431a      	orrs	r2, r3
 8006b16:	68fb      	ldr	r3, [r7, #12]
 8006b18:	695b      	ldr	r3, [r3, #20]
 8006b1a:	431a      	orrs	r2, r3
 8006b1c:	68fb      	ldr	r3, [r7, #12]
 8006b1e:	69db      	ldr	r3, [r3, #28]
 8006b20:	4313      	orrs	r3, r2
 8006b22:	627b      	str	r3, [r7, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8006b24:	68fb      	ldr	r3, [r7, #12]
 8006b26:	681b      	ldr	r3, [r3, #0]
 8006b28:	681a      	ldr	r2, [r3, #0]
 8006b2a:	4ba4      	ldr	r3, [pc, #656]	@ (8006dbc <UART_SetConfig+0x2c0>)
 8006b2c:	4013      	ands	r3, r2
 8006b2e:	68fa      	ldr	r2, [r7, #12]
 8006b30:	6812      	ldr	r2, [r2, #0]
 8006b32:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8006b34:	430b      	orrs	r3, r1
 8006b36:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006b38:	68fb      	ldr	r3, [r7, #12]
 8006b3a:	681b      	ldr	r3, [r3, #0]
 8006b3c:	685b      	ldr	r3, [r3, #4]
 8006b3e:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8006b42:	68fb      	ldr	r3, [r7, #12]
 8006b44:	68da      	ldr	r2, [r3, #12]
 8006b46:	68fb      	ldr	r3, [r7, #12]
 8006b48:	681b      	ldr	r3, [r3, #0]
 8006b4a:	430a      	orrs	r2, r1
 8006b4c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8006b4e:	68fb      	ldr	r3, [r7, #12]
 8006b50:	699b      	ldr	r3, [r3, #24]
 8006b52:	627b      	str	r3, [r7, #36]	@ 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8006b54:	68fb      	ldr	r3, [r7, #12]
 8006b56:	681b      	ldr	r3, [r3, #0]
 8006b58:	4a99      	ldr	r2, [pc, #612]	@ (8006dc0 <UART_SetConfig+0x2c4>)
 8006b5a:	4293      	cmp	r3, r2
 8006b5c:	d004      	beq.n	8006b68 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8006b5e:	68fb      	ldr	r3, [r7, #12]
 8006b60:	6a1b      	ldr	r3, [r3, #32]
 8006b62:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006b64:	4313      	orrs	r3, r2
 8006b66:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8006b68:	68fb      	ldr	r3, [r7, #12]
 8006b6a:	681b      	ldr	r3, [r3, #0]
 8006b6c:	689b      	ldr	r3, [r3, #8]
 8006b6e:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8006b72:	68fb      	ldr	r3, [r7, #12]
 8006b74:	681b      	ldr	r3, [r3, #0]
 8006b76:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006b78:	430a      	orrs	r2, r1
 8006b7a:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006b7c:	68fb      	ldr	r3, [r7, #12]
 8006b7e:	681b      	ldr	r3, [r3, #0]
 8006b80:	4a90      	ldr	r2, [pc, #576]	@ (8006dc4 <UART_SetConfig+0x2c8>)
 8006b82:	4293      	cmp	r3, r2
 8006b84:	d126      	bne.n	8006bd4 <UART_SetConfig+0xd8>
 8006b86:	4b90      	ldr	r3, [pc, #576]	@ (8006dc8 <UART_SetConfig+0x2cc>)
 8006b88:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006b8c:	f003 0303 	and.w	r3, r3, #3
 8006b90:	2b03      	cmp	r3, #3
 8006b92:	d81b      	bhi.n	8006bcc <UART_SetConfig+0xd0>
 8006b94:	a201      	add	r2, pc, #4	@ (adr r2, 8006b9c <UART_SetConfig+0xa0>)
 8006b96:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006b9a:	bf00      	nop
 8006b9c:	08006bad 	.word	0x08006bad
 8006ba0:	08006bbd 	.word	0x08006bbd
 8006ba4:	08006bb5 	.word	0x08006bb5
 8006ba8:	08006bc5 	.word	0x08006bc5
 8006bac:	2301      	movs	r3, #1
 8006bae:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006bb2:	e116      	b.n	8006de2 <UART_SetConfig+0x2e6>
 8006bb4:	2302      	movs	r3, #2
 8006bb6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006bba:	e112      	b.n	8006de2 <UART_SetConfig+0x2e6>
 8006bbc:	2304      	movs	r3, #4
 8006bbe:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006bc2:	e10e      	b.n	8006de2 <UART_SetConfig+0x2e6>
 8006bc4:	2308      	movs	r3, #8
 8006bc6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006bca:	e10a      	b.n	8006de2 <UART_SetConfig+0x2e6>
 8006bcc:	2310      	movs	r3, #16
 8006bce:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006bd2:	e106      	b.n	8006de2 <UART_SetConfig+0x2e6>
 8006bd4:	68fb      	ldr	r3, [r7, #12]
 8006bd6:	681b      	ldr	r3, [r3, #0]
 8006bd8:	4a7c      	ldr	r2, [pc, #496]	@ (8006dcc <UART_SetConfig+0x2d0>)
 8006bda:	4293      	cmp	r3, r2
 8006bdc:	d138      	bne.n	8006c50 <UART_SetConfig+0x154>
 8006bde:	4b7a      	ldr	r3, [pc, #488]	@ (8006dc8 <UART_SetConfig+0x2cc>)
 8006be0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006be4:	f003 030c 	and.w	r3, r3, #12
 8006be8:	2b0c      	cmp	r3, #12
 8006bea:	d82d      	bhi.n	8006c48 <UART_SetConfig+0x14c>
 8006bec:	a201      	add	r2, pc, #4	@ (adr r2, 8006bf4 <UART_SetConfig+0xf8>)
 8006bee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006bf2:	bf00      	nop
 8006bf4:	08006c29 	.word	0x08006c29
 8006bf8:	08006c49 	.word	0x08006c49
 8006bfc:	08006c49 	.word	0x08006c49
 8006c00:	08006c49 	.word	0x08006c49
 8006c04:	08006c39 	.word	0x08006c39
 8006c08:	08006c49 	.word	0x08006c49
 8006c0c:	08006c49 	.word	0x08006c49
 8006c10:	08006c49 	.word	0x08006c49
 8006c14:	08006c31 	.word	0x08006c31
 8006c18:	08006c49 	.word	0x08006c49
 8006c1c:	08006c49 	.word	0x08006c49
 8006c20:	08006c49 	.word	0x08006c49
 8006c24:	08006c41 	.word	0x08006c41
 8006c28:	2300      	movs	r3, #0
 8006c2a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006c2e:	e0d8      	b.n	8006de2 <UART_SetConfig+0x2e6>
 8006c30:	2302      	movs	r3, #2
 8006c32:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006c36:	e0d4      	b.n	8006de2 <UART_SetConfig+0x2e6>
 8006c38:	2304      	movs	r3, #4
 8006c3a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006c3e:	e0d0      	b.n	8006de2 <UART_SetConfig+0x2e6>
 8006c40:	2308      	movs	r3, #8
 8006c42:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006c46:	e0cc      	b.n	8006de2 <UART_SetConfig+0x2e6>
 8006c48:	2310      	movs	r3, #16
 8006c4a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006c4e:	e0c8      	b.n	8006de2 <UART_SetConfig+0x2e6>
 8006c50:	68fb      	ldr	r3, [r7, #12]
 8006c52:	681b      	ldr	r3, [r3, #0]
 8006c54:	4a5e      	ldr	r2, [pc, #376]	@ (8006dd0 <UART_SetConfig+0x2d4>)
 8006c56:	4293      	cmp	r3, r2
 8006c58:	d125      	bne.n	8006ca6 <UART_SetConfig+0x1aa>
 8006c5a:	4b5b      	ldr	r3, [pc, #364]	@ (8006dc8 <UART_SetConfig+0x2cc>)
 8006c5c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006c60:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8006c64:	2b30      	cmp	r3, #48	@ 0x30
 8006c66:	d016      	beq.n	8006c96 <UART_SetConfig+0x19a>
 8006c68:	2b30      	cmp	r3, #48	@ 0x30
 8006c6a:	d818      	bhi.n	8006c9e <UART_SetConfig+0x1a2>
 8006c6c:	2b20      	cmp	r3, #32
 8006c6e:	d00a      	beq.n	8006c86 <UART_SetConfig+0x18a>
 8006c70:	2b20      	cmp	r3, #32
 8006c72:	d814      	bhi.n	8006c9e <UART_SetConfig+0x1a2>
 8006c74:	2b00      	cmp	r3, #0
 8006c76:	d002      	beq.n	8006c7e <UART_SetConfig+0x182>
 8006c78:	2b10      	cmp	r3, #16
 8006c7a:	d008      	beq.n	8006c8e <UART_SetConfig+0x192>
 8006c7c:	e00f      	b.n	8006c9e <UART_SetConfig+0x1a2>
 8006c7e:	2300      	movs	r3, #0
 8006c80:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006c84:	e0ad      	b.n	8006de2 <UART_SetConfig+0x2e6>
 8006c86:	2302      	movs	r3, #2
 8006c88:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006c8c:	e0a9      	b.n	8006de2 <UART_SetConfig+0x2e6>
 8006c8e:	2304      	movs	r3, #4
 8006c90:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006c94:	e0a5      	b.n	8006de2 <UART_SetConfig+0x2e6>
 8006c96:	2308      	movs	r3, #8
 8006c98:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006c9c:	e0a1      	b.n	8006de2 <UART_SetConfig+0x2e6>
 8006c9e:	2310      	movs	r3, #16
 8006ca0:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006ca4:	e09d      	b.n	8006de2 <UART_SetConfig+0x2e6>
 8006ca6:	68fb      	ldr	r3, [r7, #12]
 8006ca8:	681b      	ldr	r3, [r3, #0]
 8006caa:	4a4a      	ldr	r2, [pc, #296]	@ (8006dd4 <UART_SetConfig+0x2d8>)
 8006cac:	4293      	cmp	r3, r2
 8006cae:	d125      	bne.n	8006cfc <UART_SetConfig+0x200>
 8006cb0:	4b45      	ldr	r3, [pc, #276]	@ (8006dc8 <UART_SetConfig+0x2cc>)
 8006cb2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006cb6:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8006cba:	2bc0      	cmp	r3, #192	@ 0xc0
 8006cbc:	d016      	beq.n	8006cec <UART_SetConfig+0x1f0>
 8006cbe:	2bc0      	cmp	r3, #192	@ 0xc0
 8006cc0:	d818      	bhi.n	8006cf4 <UART_SetConfig+0x1f8>
 8006cc2:	2b80      	cmp	r3, #128	@ 0x80
 8006cc4:	d00a      	beq.n	8006cdc <UART_SetConfig+0x1e0>
 8006cc6:	2b80      	cmp	r3, #128	@ 0x80
 8006cc8:	d814      	bhi.n	8006cf4 <UART_SetConfig+0x1f8>
 8006cca:	2b00      	cmp	r3, #0
 8006ccc:	d002      	beq.n	8006cd4 <UART_SetConfig+0x1d8>
 8006cce:	2b40      	cmp	r3, #64	@ 0x40
 8006cd0:	d008      	beq.n	8006ce4 <UART_SetConfig+0x1e8>
 8006cd2:	e00f      	b.n	8006cf4 <UART_SetConfig+0x1f8>
 8006cd4:	2300      	movs	r3, #0
 8006cd6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006cda:	e082      	b.n	8006de2 <UART_SetConfig+0x2e6>
 8006cdc:	2302      	movs	r3, #2
 8006cde:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006ce2:	e07e      	b.n	8006de2 <UART_SetConfig+0x2e6>
 8006ce4:	2304      	movs	r3, #4
 8006ce6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006cea:	e07a      	b.n	8006de2 <UART_SetConfig+0x2e6>
 8006cec:	2308      	movs	r3, #8
 8006cee:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006cf2:	e076      	b.n	8006de2 <UART_SetConfig+0x2e6>
 8006cf4:	2310      	movs	r3, #16
 8006cf6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006cfa:	e072      	b.n	8006de2 <UART_SetConfig+0x2e6>
 8006cfc:	68fb      	ldr	r3, [r7, #12]
 8006cfe:	681b      	ldr	r3, [r3, #0]
 8006d00:	4a35      	ldr	r2, [pc, #212]	@ (8006dd8 <UART_SetConfig+0x2dc>)
 8006d02:	4293      	cmp	r3, r2
 8006d04:	d12a      	bne.n	8006d5c <UART_SetConfig+0x260>
 8006d06:	4b30      	ldr	r3, [pc, #192]	@ (8006dc8 <UART_SetConfig+0x2cc>)
 8006d08:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006d0c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006d10:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006d14:	d01a      	beq.n	8006d4c <UART_SetConfig+0x250>
 8006d16:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006d1a:	d81b      	bhi.n	8006d54 <UART_SetConfig+0x258>
 8006d1c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006d20:	d00c      	beq.n	8006d3c <UART_SetConfig+0x240>
 8006d22:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006d26:	d815      	bhi.n	8006d54 <UART_SetConfig+0x258>
 8006d28:	2b00      	cmp	r3, #0
 8006d2a:	d003      	beq.n	8006d34 <UART_SetConfig+0x238>
 8006d2c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006d30:	d008      	beq.n	8006d44 <UART_SetConfig+0x248>
 8006d32:	e00f      	b.n	8006d54 <UART_SetConfig+0x258>
 8006d34:	2300      	movs	r3, #0
 8006d36:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006d3a:	e052      	b.n	8006de2 <UART_SetConfig+0x2e6>
 8006d3c:	2302      	movs	r3, #2
 8006d3e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006d42:	e04e      	b.n	8006de2 <UART_SetConfig+0x2e6>
 8006d44:	2304      	movs	r3, #4
 8006d46:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006d4a:	e04a      	b.n	8006de2 <UART_SetConfig+0x2e6>
 8006d4c:	2308      	movs	r3, #8
 8006d4e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006d52:	e046      	b.n	8006de2 <UART_SetConfig+0x2e6>
 8006d54:	2310      	movs	r3, #16
 8006d56:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006d5a:	e042      	b.n	8006de2 <UART_SetConfig+0x2e6>
 8006d5c:	68fb      	ldr	r3, [r7, #12]
 8006d5e:	681b      	ldr	r3, [r3, #0]
 8006d60:	4a17      	ldr	r2, [pc, #92]	@ (8006dc0 <UART_SetConfig+0x2c4>)
 8006d62:	4293      	cmp	r3, r2
 8006d64:	d13a      	bne.n	8006ddc <UART_SetConfig+0x2e0>
 8006d66:	4b18      	ldr	r3, [pc, #96]	@ (8006dc8 <UART_SetConfig+0x2cc>)
 8006d68:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006d6c:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8006d70:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8006d74:	d01a      	beq.n	8006dac <UART_SetConfig+0x2b0>
 8006d76:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8006d7a:	d81b      	bhi.n	8006db4 <UART_SetConfig+0x2b8>
 8006d7c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006d80:	d00c      	beq.n	8006d9c <UART_SetConfig+0x2a0>
 8006d82:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006d86:	d815      	bhi.n	8006db4 <UART_SetConfig+0x2b8>
 8006d88:	2b00      	cmp	r3, #0
 8006d8a:	d003      	beq.n	8006d94 <UART_SetConfig+0x298>
 8006d8c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006d90:	d008      	beq.n	8006da4 <UART_SetConfig+0x2a8>
 8006d92:	e00f      	b.n	8006db4 <UART_SetConfig+0x2b8>
 8006d94:	2300      	movs	r3, #0
 8006d96:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006d9a:	e022      	b.n	8006de2 <UART_SetConfig+0x2e6>
 8006d9c:	2302      	movs	r3, #2
 8006d9e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006da2:	e01e      	b.n	8006de2 <UART_SetConfig+0x2e6>
 8006da4:	2304      	movs	r3, #4
 8006da6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006daa:	e01a      	b.n	8006de2 <UART_SetConfig+0x2e6>
 8006dac:	2308      	movs	r3, #8
 8006dae:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006db2:	e016      	b.n	8006de2 <UART_SetConfig+0x2e6>
 8006db4:	2310      	movs	r3, #16
 8006db6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8006dba:	e012      	b.n	8006de2 <UART_SetConfig+0x2e6>
 8006dbc:	efff69f3 	.word	0xefff69f3
 8006dc0:	40008000 	.word	0x40008000
 8006dc4:	40013800 	.word	0x40013800
 8006dc8:	40021000 	.word	0x40021000
 8006dcc:	40004400 	.word	0x40004400
 8006dd0:	40004800 	.word	0x40004800
 8006dd4:	40004c00 	.word	0x40004c00
 8006dd8:	40005000 	.word	0x40005000
 8006ddc:	2310      	movs	r3, #16
 8006dde:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8006de2:	68fb      	ldr	r3, [r7, #12]
 8006de4:	681b      	ldr	r3, [r3, #0]
 8006de6:	4a9f      	ldr	r2, [pc, #636]	@ (8007064 <UART_SetConfig+0x568>)
 8006de8:	4293      	cmp	r3, r2
 8006dea:	d17a      	bne.n	8006ee2 <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8006dec:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8006df0:	2b08      	cmp	r3, #8
 8006df2:	d824      	bhi.n	8006e3e <UART_SetConfig+0x342>
 8006df4:	a201      	add	r2, pc, #4	@ (adr r2, 8006dfc <UART_SetConfig+0x300>)
 8006df6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006dfa:	bf00      	nop
 8006dfc:	08006e21 	.word	0x08006e21
 8006e00:	08006e3f 	.word	0x08006e3f
 8006e04:	08006e29 	.word	0x08006e29
 8006e08:	08006e3f 	.word	0x08006e3f
 8006e0c:	08006e2f 	.word	0x08006e2f
 8006e10:	08006e3f 	.word	0x08006e3f
 8006e14:	08006e3f 	.word	0x08006e3f
 8006e18:	08006e3f 	.word	0x08006e3f
 8006e1c:	08006e37 	.word	0x08006e37
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006e20:	f7fd fc30 	bl	8004684 <HAL_RCC_GetPCLK1Freq>
 8006e24:	61f8      	str	r0, [r7, #28]
        break;
 8006e26:	e010      	b.n	8006e4a <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006e28:	4b8f      	ldr	r3, [pc, #572]	@ (8007068 <UART_SetConfig+0x56c>)
 8006e2a:	61fb      	str	r3, [r7, #28]
        break;
 8006e2c:	e00d      	b.n	8006e4a <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006e2e:	f7fd fb91 	bl	8004554 <HAL_RCC_GetSysClockFreq>
 8006e32:	61f8      	str	r0, [r7, #28]
        break;
 8006e34:	e009      	b.n	8006e4a <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006e36:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006e3a:	61fb      	str	r3, [r7, #28]
        break;
 8006e3c:	e005      	b.n	8006e4a <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 8006e3e:	2300      	movs	r3, #0
 8006e40:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8006e42:	2301      	movs	r3, #1
 8006e44:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8006e48:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8006e4a:	69fb      	ldr	r3, [r7, #28]
 8006e4c:	2b00      	cmp	r3, #0
 8006e4e:	f000 80fb 	beq.w	8007048 <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8006e52:	68fb      	ldr	r3, [r7, #12]
 8006e54:	685a      	ldr	r2, [r3, #4]
 8006e56:	4613      	mov	r3, r2
 8006e58:	005b      	lsls	r3, r3, #1
 8006e5a:	4413      	add	r3, r2
 8006e5c:	69fa      	ldr	r2, [r7, #28]
 8006e5e:	429a      	cmp	r2, r3
 8006e60:	d305      	bcc.n	8006e6e <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 8006e62:	68fb      	ldr	r3, [r7, #12]
 8006e64:	685b      	ldr	r3, [r3, #4]
 8006e66:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8006e68:	69fa      	ldr	r2, [r7, #28]
 8006e6a:	429a      	cmp	r2, r3
 8006e6c:	d903      	bls.n	8006e76 <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 8006e6e:	2301      	movs	r3, #1
 8006e70:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8006e74:	e0e8      	b.n	8007048 <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8006e76:	69fb      	ldr	r3, [r7, #28]
 8006e78:	2200      	movs	r2, #0
 8006e7a:	461c      	mov	r4, r3
 8006e7c:	4615      	mov	r5, r2
 8006e7e:	f04f 0200 	mov.w	r2, #0
 8006e82:	f04f 0300 	mov.w	r3, #0
 8006e86:	022b      	lsls	r3, r5, #8
 8006e88:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 8006e8c:	0222      	lsls	r2, r4, #8
 8006e8e:	68f9      	ldr	r1, [r7, #12]
 8006e90:	6849      	ldr	r1, [r1, #4]
 8006e92:	0849      	lsrs	r1, r1, #1
 8006e94:	2000      	movs	r0, #0
 8006e96:	4688      	mov	r8, r1
 8006e98:	4681      	mov	r9, r0
 8006e9a:	eb12 0a08 	adds.w	sl, r2, r8
 8006e9e:	eb43 0b09 	adc.w	fp, r3, r9
 8006ea2:	68fb      	ldr	r3, [r7, #12]
 8006ea4:	685b      	ldr	r3, [r3, #4]
 8006ea6:	2200      	movs	r2, #0
 8006ea8:	603b      	str	r3, [r7, #0]
 8006eaa:	607a      	str	r2, [r7, #4]
 8006eac:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006eb0:	4650      	mov	r0, sl
 8006eb2:	4659      	mov	r1, fp
 8006eb4:	f7f9 f988 	bl	80001c8 <__aeabi_uldivmod>
 8006eb8:	4602      	mov	r2, r0
 8006eba:	460b      	mov	r3, r1
 8006ebc:	4613      	mov	r3, r2
 8006ebe:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8006ec0:	69bb      	ldr	r3, [r7, #24]
 8006ec2:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006ec6:	d308      	bcc.n	8006eda <UART_SetConfig+0x3de>
 8006ec8:	69bb      	ldr	r3, [r7, #24]
 8006eca:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006ece:	d204      	bcs.n	8006eda <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 8006ed0:	68fb      	ldr	r3, [r7, #12]
 8006ed2:	681b      	ldr	r3, [r3, #0]
 8006ed4:	69ba      	ldr	r2, [r7, #24]
 8006ed6:	60da      	str	r2, [r3, #12]
 8006ed8:	e0b6      	b.n	8007048 <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 8006eda:	2301      	movs	r3, #1
 8006edc:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8006ee0:	e0b2      	b.n	8007048 <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006ee2:	68fb      	ldr	r3, [r7, #12]
 8006ee4:	69db      	ldr	r3, [r3, #28]
 8006ee6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006eea:	d15e      	bne.n	8006faa <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 8006eec:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8006ef0:	2b08      	cmp	r3, #8
 8006ef2:	d828      	bhi.n	8006f46 <UART_SetConfig+0x44a>
 8006ef4:	a201      	add	r2, pc, #4	@ (adr r2, 8006efc <UART_SetConfig+0x400>)
 8006ef6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006efa:	bf00      	nop
 8006efc:	08006f21 	.word	0x08006f21
 8006f00:	08006f29 	.word	0x08006f29
 8006f04:	08006f31 	.word	0x08006f31
 8006f08:	08006f47 	.word	0x08006f47
 8006f0c:	08006f37 	.word	0x08006f37
 8006f10:	08006f47 	.word	0x08006f47
 8006f14:	08006f47 	.word	0x08006f47
 8006f18:	08006f47 	.word	0x08006f47
 8006f1c:	08006f3f 	.word	0x08006f3f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006f20:	f7fd fbb0 	bl	8004684 <HAL_RCC_GetPCLK1Freq>
 8006f24:	61f8      	str	r0, [r7, #28]
        break;
 8006f26:	e014      	b.n	8006f52 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006f28:	f7fd fbc2 	bl	80046b0 <HAL_RCC_GetPCLK2Freq>
 8006f2c:	61f8      	str	r0, [r7, #28]
        break;
 8006f2e:	e010      	b.n	8006f52 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006f30:	4b4d      	ldr	r3, [pc, #308]	@ (8007068 <UART_SetConfig+0x56c>)
 8006f32:	61fb      	str	r3, [r7, #28]
        break;
 8006f34:	e00d      	b.n	8006f52 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006f36:	f7fd fb0d 	bl	8004554 <HAL_RCC_GetSysClockFreq>
 8006f3a:	61f8      	str	r0, [r7, #28]
        break;
 8006f3c:	e009      	b.n	8006f52 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006f3e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006f42:	61fb      	str	r3, [r7, #28]
        break;
 8006f44:	e005      	b.n	8006f52 <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 8006f46:	2300      	movs	r3, #0
 8006f48:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8006f4a:	2301      	movs	r3, #1
 8006f4c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8006f50:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8006f52:	69fb      	ldr	r3, [r7, #28]
 8006f54:	2b00      	cmp	r3, #0
 8006f56:	d077      	beq.n	8007048 <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8006f58:	69fb      	ldr	r3, [r7, #28]
 8006f5a:	005a      	lsls	r2, r3, #1
 8006f5c:	68fb      	ldr	r3, [r7, #12]
 8006f5e:	685b      	ldr	r3, [r3, #4]
 8006f60:	085b      	lsrs	r3, r3, #1
 8006f62:	441a      	add	r2, r3
 8006f64:	68fb      	ldr	r3, [r7, #12]
 8006f66:	685b      	ldr	r3, [r3, #4]
 8006f68:	fbb2 f3f3 	udiv	r3, r2, r3
 8006f6c:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006f6e:	69bb      	ldr	r3, [r7, #24]
 8006f70:	2b0f      	cmp	r3, #15
 8006f72:	d916      	bls.n	8006fa2 <UART_SetConfig+0x4a6>
 8006f74:	69bb      	ldr	r3, [r7, #24]
 8006f76:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006f7a:	d212      	bcs.n	8006fa2 <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8006f7c:	69bb      	ldr	r3, [r7, #24]
 8006f7e:	b29b      	uxth	r3, r3
 8006f80:	f023 030f 	bic.w	r3, r3, #15
 8006f84:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8006f86:	69bb      	ldr	r3, [r7, #24]
 8006f88:	085b      	lsrs	r3, r3, #1
 8006f8a:	b29b      	uxth	r3, r3
 8006f8c:	f003 0307 	and.w	r3, r3, #7
 8006f90:	b29a      	uxth	r2, r3
 8006f92:	8afb      	ldrh	r3, [r7, #22]
 8006f94:	4313      	orrs	r3, r2
 8006f96:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 8006f98:	68fb      	ldr	r3, [r7, #12]
 8006f9a:	681b      	ldr	r3, [r3, #0]
 8006f9c:	8afa      	ldrh	r2, [r7, #22]
 8006f9e:	60da      	str	r2, [r3, #12]
 8006fa0:	e052      	b.n	8007048 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8006fa2:	2301      	movs	r3, #1
 8006fa4:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8006fa8:	e04e      	b.n	8007048 <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8006faa:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8006fae:	2b08      	cmp	r3, #8
 8006fb0:	d827      	bhi.n	8007002 <UART_SetConfig+0x506>
 8006fb2:	a201      	add	r2, pc, #4	@ (adr r2, 8006fb8 <UART_SetConfig+0x4bc>)
 8006fb4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006fb8:	08006fdd 	.word	0x08006fdd
 8006fbc:	08006fe5 	.word	0x08006fe5
 8006fc0:	08006fed 	.word	0x08006fed
 8006fc4:	08007003 	.word	0x08007003
 8006fc8:	08006ff3 	.word	0x08006ff3
 8006fcc:	08007003 	.word	0x08007003
 8006fd0:	08007003 	.word	0x08007003
 8006fd4:	08007003 	.word	0x08007003
 8006fd8:	08006ffb 	.word	0x08006ffb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006fdc:	f7fd fb52 	bl	8004684 <HAL_RCC_GetPCLK1Freq>
 8006fe0:	61f8      	str	r0, [r7, #28]
        break;
 8006fe2:	e014      	b.n	800700e <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006fe4:	f7fd fb64 	bl	80046b0 <HAL_RCC_GetPCLK2Freq>
 8006fe8:	61f8      	str	r0, [r7, #28]
        break;
 8006fea:	e010      	b.n	800700e <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006fec:	4b1e      	ldr	r3, [pc, #120]	@ (8007068 <UART_SetConfig+0x56c>)
 8006fee:	61fb      	str	r3, [r7, #28]
        break;
 8006ff0:	e00d      	b.n	800700e <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006ff2:	f7fd faaf 	bl	8004554 <HAL_RCC_GetSysClockFreq>
 8006ff6:	61f8      	str	r0, [r7, #28]
        break;
 8006ff8:	e009      	b.n	800700e <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006ffa:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006ffe:	61fb      	str	r3, [r7, #28]
        break;
 8007000:	e005      	b.n	800700e <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 8007002:	2300      	movs	r3, #0
 8007004:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8007006:	2301      	movs	r3, #1
 8007008:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 800700c:	bf00      	nop
    }

    if (pclk != 0U)
 800700e:	69fb      	ldr	r3, [r7, #28]
 8007010:	2b00      	cmp	r3, #0
 8007012:	d019      	beq.n	8007048 <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8007014:	68fb      	ldr	r3, [r7, #12]
 8007016:	685b      	ldr	r3, [r3, #4]
 8007018:	085a      	lsrs	r2, r3, #1
 800701a:	69fb      	ldr	r3, [r7, #28]
 800701c:	441a      	add	r2, r3
 800701e:	68fb      	ldr	r3, [r7, #12]
 8007020:	685b      	ldr	r3, [r3, #4]
 8007022:	fbb2 f3f3 	udiv	r3, r2, r3
 8007026:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007028:	69bb      	ldr	r3, [r7, #24]
 800702a:	2b0f      	cmp	r3, #15
 800702c:	d909      	bls.n	8007042 <UART_SetConfig+0x546>
 800702e:	69bb      	ldr	r3, [r7, #24]
 8007030:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007034:	d205      	bcs.n	8007042 <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8007036:	69bb      	ldr	r3, [r7, #24]
 8007038:	b29a      	uxth	r2, r3
 800703a:	68fb      	ldr	r3, [r7, #12]
 800703c:	681b      	ldr	r3, [r3, #0]
 800703e:	60da      	str	r2, [r3, #12]
 8007040:	e002      	b.n	8007048 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8007042:	2301      	movs	r3, #1
 8007044:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8007048:	68fb      	ldr	r3, [r7, #12]
 800704a:	2200      	movs	r2, #0
 800704c:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 800704e:	68fb      	ldr	r3, [r7, #12]
 8007050:	2200      	movs	r2, #0
 8007052:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8007054:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
}
 8007058:	4618      	mov	r0, r3
 800705a:	3728      	adds	r7, #40	@ 0x28
 800705c:	46bd      	mov	sp, r7
 800705e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8007062:	bf00      	nop
 8007064:	40008000 	.word	0x40008000
 8007068:	00f42400 	.word	0x00f42400

0800706c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800706c:	b480      	push	{r7}
 800706e:	b083      	sub	sp, #12
 8007070:	af00      	add	r7, sp, #0
 8007072:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8007074:	687b      	ldr	r3, [r7, #4]
 8007076:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007078:	f003 0308 	and.w	r3, r3, #8
 800707c:	2b00      	cmp	r3, #0
 800707e:	d00a      	beq.n	8007096 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8007080:	687b      	ldr	r3, [r7, #4]
 8007082:	681b      	ldr	r3, [r3, #0]
 8007084:	685b      	ldr	r3, [r3, #4]
 8007086:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800708a:	687b      	ldr	r3, [r7, #4]
 800708c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800708e:	687b      	ldr	r3, [r7, #4]
 8007090:	681b      	ldr	r3, [r3, #0]
 8007092:	430a      	orrs	r2, r1
 8007094:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8007096:	687b      	ldr	r3, [r7, #4]
 8007098:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800709a:	f003 0301 	and.w	r3, r3, #1
 800709e:	2b00      	cmp	r3, #0
 80070a0:	d00a      	beq.n	80070b8 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80070a2:	687b      	ldr	r3, [r7, #4]
 80070a4:	681b      	ldr	r3, [r3, #0]
 80070a6:	685b      	ldr	r3, [r3, #4]
 80070a8:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 80070ac:	687b      	ldr	r3, [r7, #4]
 80070ae:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80070b0:	687b      	ldr	r3, [r7, #4]
 80070b2:	681b      	ldr	r3, [r3, #0]
 80070b4:	430a      	orrs	r2, r1
 80070b6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80070b8:	687b      	ldr	r3, [r7, #4]
 80070ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80070bc:	f003 0302 	and.w	r3, r3, #2
 80070c0:	2b00      	cmp	r3, #0
 80070c2:	d00a      	beq.n	80070da <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80070c4:	687b      	ldr	r3, [r7, #4]
 80070c6:	681b      	ldr	r3, [r3, #0]
 80070c8:	685b      	ldr	r3, [r3, #4]
 80070ca:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80070ce:	687b      	ldr	r3, [r7, #4]
 80070d0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80070d2:	687b      	ldr	r3, [r7, #4]
 80070d4:	681b      	ldr	r3, [r3, #0]
 80070d6:	430a      	orrs	r2, r1
 80070d8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80070da:	687b      	ldr	r3, [r7, #4]
 80070dc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80070de:	f003 0304 	and.w	r3, r3, #4
 80070e2:	2b00      	cmp	r3, #0
 80070e4:	d00a      	beq.n	80070fc <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80070e6:	687b      	ldr	r3, [r7, #4]
 80070e8:	681b      	ldr	r3, [r3, #0]
 80070ea:	685b      	ldr	r3, [r3, #4]
 80070ec:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 80070f0:	687b      	ldr	r3, [r7, #4]
 80070f2:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80070f4:	687b      	ldr	r3, [r7, #4]
 80070f6:	681b      	ldr	r3, [r3, #0]
 80070f8:	430a      	orrs	r2, r1
 80070fa:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80070fc:	687b      	ldr	r3, [r7, #4]
 80070fe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007100:	f003 0310 	and.w	r3, r3, #16
 8007104:	2b00      	cmp	r3, #0
 8007106:	d00a      	beq.n	800711e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8007108:	687b      	ldr	r3, [r7, #4]
 800710a:	681b      	ldr	r3, [r3, #0]
 800710c:	689b      	ldr	r3, [r3, #8]
 800710e:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8007112:	687b      	ldr	r3, [r7, #4]
 8007114:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007116:	687b      	ldr	r3, [r7, #4]
 8007118:	681b      	ldr	r3, [r3, #0]
 800711a:	430a      	orrs	r2, r1
 800711c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800711e:	687b      	ldr	r3, [r7, #4]
 8007120:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007122:	f003 0320 	and.w	r3, r3, #32
 8007126:	2b00      	cmp	r3, #0
 8007128:	d00a      	beq.n	8007140 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800712a:	687b      	ldr	r3, [r7, #4]
 800712c:	681b      	ldr	r3, [r3, #0]
 800712e:	689b      	ldr	r3, [r3, #8]
 8007130:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8007134:	687b      	ldr	r3, [r7, #4]
 8007136:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8007138:	687b      	ldr	r3, [r7, #4]
 800713a:	681b      	ldr	r3, [r3, #0]
 800713c:	430a      	orrs	r2, r1
 800713e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8007140:	687b      	ldr	r3, [r7, #4]
 8007142:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007144:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007148:	2b00      	cmp	r3, #0
 800714a:	d01a      	beq.n	8007182 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800714c:	687b      	ldr	r3, [r7, #4]
 800714e:	681b      	ldr	r3, [r3, #0]
 8007150:	685b      	ldr	r3, [r3, #4]
 8007152:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8007156:	687b      	ldr	r3, [r7, #4]
 8007158:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800715a:	687b      	ldr	r3, [r7, #4]
 800715c:	681b      	ldr	r3, [r3, #0]
 800715e:	430a      	orrs	r2, r1
 8007160:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8007162:	687b      	ldr	r3, [r7, #4]
 8007164:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007166:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800716a:	d10a      	bne.n	8007182 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800716c:	687b      	ldr	r3, [r7, #4]
 800716e:	681b      	ldr	r3, [r3, #0]
 8007170:	685b      	ldr	r3, [r3, #4]
 8007172:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8007176:	687b      	ldr	r3, [r7, #4]
 8007178:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800717a:	687b      	ldr	r3, [r7, #4]
 800717c:	681b      	ldr	r3, [r3, #0]
 800717e:	430a      	orrs	r2, r1
 8007180:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8007182:	687b      	ldr	r3, [r7, #4]
 8007184:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007186:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800718a:	2b00      	cmp	r3, #0
 800718c:	d00a      	beq.n	80071a4 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800718e:	687b      	ldr	r3, [r7, #4]
 8007190:	681b      	ldr	r3, [r3, #0]
 8007192:	685b      	ldr	r3, [r3, #4]
 8007194:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8007198:	687b      	ldr	r3, [r7, #4]
 800719a:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800719c:	687b      	ldr	r3, [r7, #4]
 800719e:	681b      	ldr	r3, [r3, #0]
 80071a0:	430a      	orrs	r2, r1
 80071a2:	605a      	str	r2, [r3, #4]
  }
}
 80071a4:	bf00      	nop
 80071a6:	370c      	adds	r7, #12
 80071a8:	46bd      	mov	sp, r7
 80071aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071ae:	4770      	bx	lr

080071b0 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80071b0:	b580      	push	{r7, lr}
 80071b2:	b098      	sub	sp, #96	@ 0x60
 80071b4:	af02      	add	r7, sp, #8
 80071b6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80071b8:	687b      	ldr	r3, [r7, #4]
 80071ba:	2200      	movs	r2, #0
 80071bc:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80071c0:	f7fa fe30 	bl	8001e24 <HAL_GetTick>
 80071c4:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80071c6:	687b      	ldr	r3, [r7, #4]
 80071c8:	681b      	ldr	r3, [r3, #0]
 80071ca:	681b      	ldr	r3, [r3, #0]
 80071cc:	f003 0308 	and.w	r3, r3, #8
 80071d0:	2b08      	cmp	r3, #8
 80071d2:	d12e      	bne.n	8007232 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80071d4:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80071d8:	9300      	str	r3, [sp, #0]
 80071da:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80071dc:	2200      	movs	r2, #0
 80071de:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 80071e2:	6878      	ldr	r0, [r7, #4]
 80071e4:	f000 f88c 	bl	8007300 <UART_WaitOnFlagUntilTimeout>
 80071e8:	4603      	mov	r3, r0
 80071ea:	2b00      	cmp	r3, #0
 80071ec:	d021      	beq.n	8007232 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 80071ee:	687b      	ldr	r3, [r7, #4]
 80071f0:	681b      	ldr	r3, [r3, #0]
 80071f2:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80071f4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80071f6:	e853 3f00 	ldrex	r3, [r3]
 80071fa:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80071fc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80071fe:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007202:	653b      	str	r3, [r7, #80]	@ 0x50
 8007204:	687b      	ldr	r3, [r7, #4]
 8007206:	681b      	ldr	r3, [r3, #0]
 8007208:	461a      	mov	r2, r3
 800720a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800720c:	647b      	str	r3, [r7, #68]	@ 0x44
 800720e:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007210:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8007212:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007214:	e841 2300 	strex	r3, r2, [r1]
 8007218:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800721a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800721c:	2b00      	cmp	r3, #0
 800721e:	d1e6      	bne.n	80071ee <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 8007220:	687b      	ldr	r3, [r7, #4]
 8007222:	2220      	movs	r2, #32
 8007224:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8007226:	687b      	ldr	r3, [r7, #4]
 8007228:	2200      	movs	r2, #0
 800722a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800722e:	2303      	movs	r3, #3
 8007230:	e062      	b.n	80072f8 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8007232:	687b      	ldr	r3, [r7, #4]
 8007234:	681b      	ldr	r3, [r3, #0]
 8007236:	681b      	ldr	r3, [r3, #0]
 8007238:	f003 0304 	and.w	r3, r3, #4
 800723c:	2b04      	cmp	r3, #4
 800723e:	d149      	bne.n	80072d4 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007240:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8007244:	9300      	str	r3, [sp, #0]
 8007246:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007248:	2200      	movs	r2, #0
 800724a:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800724e:	6878      	ldr	r0, [r7, #4]
 8007250:	f000 f856 	bl	8007300 <UART_WaitOnFlagUntilTimeout>
 8007254:	4603      	mov	r3, r0
 8007256:	2b00      	cmp	r3, #0
 8007258:	d03c      	beq.n	80072d4 <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800725a:	687b      	ldr	r3, [r7, #4]
 800725c:	681b      	ldr	r3, [r3, #0]
 800725e:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007260:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007262:	e853 3f00 	ldrex	r3, [r3]
 8007266:	623b      	str	r3, [r7, #32]
   return(result);
 8007268:	6a3b      	ldr	r3, [r7, #32]
 800726a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800726e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007270:	687b      	ldr	r3, [r7, #4]
 8007272:	681b      	ldr	r3, [r3, #0]
 8007274:	461a      	mov	r2, r3
 8007276:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007278:	633b      	str	r3, [r7, #48]	@ 0x30
 800727a:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800727c:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800727e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007280:	e841 2300 	strex	r3, r2, [r1]
 8007284:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8007286:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007288:	2b00      	cmp	r3, #0
 800728a:	d1e6      	bne.n	800725a <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800728c:	687b      	ldr	r3, [r7, #4]
 800728e:	681b      	ldr	r3, [r3, #0]
 8007290:	3308      	adds	r3, #8
 8007292:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007294:	693b      	ldr	r3, [r7, #16]
 8007296:	e853 3f00 	ldrex	r3, [r3]
 800729a:	60fb      	str	r3, [r7, #12]
   return(result);
 800729c:	68fb      	ldr	r3, [r7, #12]
 800729e:	f023 0301 	bic.w	r3, r3, #1
 80072a2:	64bb      	str	r3, [r7, #72]	@ 0x48
 80072a4:	687b      	ldr	r3, [r7, #4]
 80072a6:	681b      	ldr	r3, [r3, #0]
 80072a8:	3308      	adds	r3, #8
 80072aa:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80072ac:	61fa      	str	r2, [r7, #28]
 80072ae:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80072b0:	69b9      	ldr	r1, [r7, #24]
 80072b2:	69fa      	ldr	r2, [r7, #28]
 80072b4:	e841 2300 	strex	r3, r2, [r1]
 80072b8:	617b      	str	r3, [r7, #20]
   return(result);
 80072ba:	697b      	ldr	r3, [r7, #20]
 80072bc:	2b00      	cmp	r3, #0
 80072be:	d1e5      	bne.n	800728c <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 80072c0:	687b      	ldr	r3, [r7, #4]
 80072c2:	2220      	movs	r2, #32
 80072c4:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 80072c8:	687b      	ldr	r3, [r7, #4]
 80072ca:	2200      	movs	r2, #0
 80072cc:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80072d0:	2303      	movs	r3, #3
 80072d2:	e011      	b.n	80072f8 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80072d4:	687b      	ldr	r3, [r7, #4]
 80072d6:	2220      	movs	r2, #32
 80072d8:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 80072da:	687b      	ldr	r3, [r7, #4]
 80072dc:	2220      	movs	r2, #32
 80072de:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80072e2:	687b      	ldr	r3, [r7, #4]
 80072e4:	2200      	movs	r2, #0
 80072e6:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80072e8:	687b      	ldr	r3, [r7, #4]
 80072ea:	2200      	movs	r2, #0
 80072ec:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 80072ee:	687b      	ldr	r3, [r7, #4]
 80072f0:	2200      	movs	r2, #0
 80072f2:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 80072f6:	2300      	movs	r3, #0
}
 80072f8:	4618      	mov	r0, r3
 80072fa:	3758      	adds	r7, #88	@ 0x58
 80072fc:	46bd      	mov	sp, r7
 80072fe:	bd80      	pop	{r7, pc}

08007300 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8007300:	b580      	push	{r7, lr}
 8007302:	b084      	sub	sp, #16
 8007304:	af00      	add	r7, sp, #0
 8007306:	60f8      	str	r0, [r7, #12]
 8007308:	60b9      	str	r1, [r7, #8]
 800730a:	603b      	str	r3, [r7, #0]
 800730c:	4613      	mov	r3, r2
 800730e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007310:	e049      	b.n	80073a6 <UART_WaitOnFlagUntilTimeout+0xa6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007312:	69bb      	ldr	r3, [r7, #24]
 8007314:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007318:	d045      	beq.n	80073a6 <UART_WaitOnFlagUntilTimeout+0xa6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800731a:	f7fa fd83 	bl	8001e24 <HAL_GetTick>
 800731e:	4602      	mov	r2, r0
 8007320:	683b      	ldr	r3, [r7, #0]
 8007322:	1ad3      	subs	r3, r2, r3
 8007324:	69ba      	ldr	r2, [r7, #24]
 8007326:	429a      	cmp	r2, r3
 8007328:	d302      	bcc.n	8007330 <UART_WaitOnFlagUntilTimeout+0x30>
 800732a:	69bb      	ldr	r3, [r7, #24]
 800732c:	2b00      	cmp	r3, #0
 800732e:	d101      	bne.n	8007334 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8007330:	2303      	movs	r3, #3
 8007332:	e048      	b.n	80073c6 <UART_WaitOnFlagUntilTimeout+0xc6>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8007334:	68fb      	ldr	r3, [r7, #12]
 8007336:	681b      	ldr	r3, [r3, #0]
 8007338:	681b      	ldr	r3, [r3, #0]
 800733a:	f003 0304 	and.w	r3, r3, #4
 800733e:	2b00      	cmp	r3, #0
 8007340:	d031      	beq.n	80073a6 <UART_WaitOnFlagUntilTimeout+0xa6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8007342:	68fb      	ldr	r3, [r7, #12]
 8007344:	681b      	ldr	r3, [r3, #0]
 8007346:	69db      	ldr	r3, [r3, #28]
 8007348:	f003 0308 	and.w	r3, r3, #8
 800734c:	2b08      	cmp	r3, #8
 800734e:	d110      	bne.n	8007372 <UART_WaitOnFlagUntilTimeout+0x72>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8007350:	68fb      	ldr	r3, [r7, #12]
 8007352:	681b      	ldr	r3, [r3, #0]
 8007354:	2208      	movs	r2, #8
 8007356:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007358:	68f8      	ldr	r0, [r7, #12]
 800735a:	f000 f838 	bl	80073ce <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800735e:	68fb      	ldr	r3, [r7, #12]
 8007360:	2208      	movs	r2, #8
 8007362:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007366:	68fb      	ldr	r3, [r7, #12]
 8007368:	2200      	movs	r2, #0
 800736a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 800736e:	2301      	movs	r3, #1
 8007370:	e029      	b.n	80073c6 <UART_WaitOnFlagUntilTimeout+0xc6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8007372:	68fb      	ldr	r3, [r7, #12]
 8007374:	681b      	ldr	r3, [r3, #0]
 8007376:	69db      	ldr	r3, [r3, #28]
 8007378:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800737c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007380:	d111      	bne.n	80073a6 <UART_WaitOnFlagUntilTimeout+0xa6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007382:	68fb      	ldr	r3, [r7, #12]
 8007384:	681b      	ldr	r3, [r3, #0]
 8007386:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800738a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800738c:	68f8      	ldr	r0, [r7, #12]
 800738e:	f000 f81e 	bl	80073ce <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8007392:	68fb      	ldr	r3, [r7, #12]
 8007394:	2220      	movs	r2, #32
 8007396:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800739a:	68fb      	ldr	r3, [r7, #12]
 800739c:	2200      	movs	r2, #0
 800739e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 80073a2:	2303      	movs	r3, #3
 80073a4:	e00f      	b.n	80073c6 <UART_WaitOnFlagUntilTimeout+0xc6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80073a6:	68fb      	ldr	r3, [r7, #12]
 80073a8:	681b      	ldr	r3, [r3, #0]
 80073aa:	69da      	ldr	r2, [r3, #28]
 80073ac:	68bb      	ldr	r3, [r7, #8]
 80073ae:	4013      	ands	r3, r2
 80073b0:	68ba      	ldr	r2, [r7, #8]
 80073b2:	429a      	cmp	r2, r3
 80073b4:	bf0c      	ite	eq
 80073b6:	2301      	moveq	r3, #1
 80073b8:	2300      	movne	r3, #0
 80073ba:	b2db      	uxtb	r3, r3
 80073bc:	461a      	mov	r2, r3
 80073be:	79fb      	ldrb	r3, [r7, #7]
 80073c0:	429a      	cmp	r2, r3
 80073c2:	d0a6      	beq.n	8007312 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80073c4:	2300      	movs	r3, #0
}
 80073c6:	4618      	mov	r0, r3
 80073c8:	3710      	adds	r7, #16
 80073ca:	46bd      	mov	sp, r7
 80073cc:	bd80      	pop	{r7, pc}

080073ce <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80073ce:	b480      	push	{r7}
 80073d0:	b095      	sub	sp, #84	@ 0x54
 80073d2:	af00      	add	r7, sp, #0
 80073d4:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80073d6:	687b      	ldr	r3, [r7, #4]
 80073d8:	681b      	ldr	r3, [r3, #0]
 80073da:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80073dc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80073de:	e853 3f00 	ldrex	r3, [r3]
 80073e2:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80073e4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80073e6:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80073ea:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80073ec:	687b      	ldr	r3, [r7, #4]
 80073ee:	681b      	ldr	r3, [r3, #0]
 80073f0:	461a      	mov	r2, r3
 80073f2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80073f4:	643b      	str	r3, [r7, #64]	@ 0x40
 80073f6:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80073f8:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80073fa:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80073fc:	e841 2300 	strex	r3, r2, [r1]
 8007400:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8007402:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007404:	2b00      	cmp	r3, #0
 8007406:	d1e6      	bne.n	80073d6 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007408:	687b      	ldr	r3, [r7, #4]
 800740a:	681b      	ldr	r3, [r3, #0]
 800740c:	3308      	adds	r3, #8
 800740e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007410:	6a3b      	ldr	r3, [r7, #32]
 8007412:	e853 3f00 	ldrex	r3, [r3]
 8007416:	61fb      	str	r3, [r7, #28]
   return(result);
 8007418:	69fb      	ldr	r3, [r7, #28]
 800741a:	f023 0301 	bic.w	r3, r3, #1
 800741e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007420:	687b      	ldr	r3, [r7, #4]
 8007422:	681b      	ldr	r3, [r3, #0]
 8007424:	3308      	adds	r3, #8
 8007426:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007428:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800742a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800742c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800742e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007430:	e841 2300 	strex	r3, r2, [r1]
 8007434:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8007436:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007438:	2b00      	cmp	r3, #0
 800743a:	d1e5      	bne.n	8007408 <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800743c:	687b      	ldr	r3, [r7, #4]
 800743e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007440:	2b01      	cmp	r3, #1
 8007442:	d118      	bne.n	8007476 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007444:	687b      	ldr	r3, [r7, #4]
 8007446:	681b      	ldr	r3, [r3, #0]
 8007448:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800744a:	68fb      	ldr	r3, [r7, #12]
 800744c:	e853 3f00 	ldrex	r3, [r3]
 8007450:	60bb      	str	r3, [r7, #8]
   return(result);
 8007452:	68bb      	ldr	r3, [r7, #8]
 8007454:	f023 0310 	bic.w	r3, r3, #16
 8007458:	647b      	str	r3, [r7, #68]	@ 0x44
 800745a:	687b      	ldr	r3, [r7, #4]
 800745c:	681b      	ldr	r3, [r3, #0]
 800745e:	461a      	mov	r2, r3
 8007460:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007462:	61bb      	str	r3, [r7, #24]
 8007464:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007466:	6979      	ldr	r1, [r7, #20]
 8007468:	69ba      	ldr	r2, [r7, #24]
 800746a:	e841 2300 	strex	r3, r2, [r1]
 800746e:	613b      	str	r3, [r7, #16]
   return(result);
 8007470:	693b      	ldr	r3, [r7, #16]
 8007472:	2b00      	cmp	r3, #0
 8007474:	d1e6      	bne.n	8007444 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8007476:	687b      	ldr	r3, [r7, #4]
 8007478:	2220      	movs	r2, #32
 800747a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800747e:	687b      	ldr	r3, [r7, #4]
 8007480:	2200      	movs	r2, #0
 8007482:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8007484:	687b      	ldr	r3, [r7, #4]
 8007486:	2200      	movs	r2, #0
 8007488:	669a      	str	r2, [r3, #104]	@ 0x68
}
 800748a:	bf00      	nop
 800748c:	3754      	adds	r7, #84	@ 0x54
 800748e:	46bd      	mov	sp, r7
 8007490:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007494:	4770      	bx	lr

08007496 <memset>:
 8007496:	4402      	add	r2, r0
 8007498:	4603      	mov	r3, r0
 800749a:	4293      	cmp	r3, r2
 800749c:	d100      	bne.n	80074a0 <memset+0xa>
 800749e:	4770      	bx	lr
 80074a0:	f803 1b01 	strb.w	r1, [r3], #1
 80074a4:	e7f9      	b.n	800749a <memset+0x4>
	...

080074a8 <__libc_init_array>:
 80074a8:	b570      	push	{r4, r5, r6, lr}
 80074aa:	4d0d      	ldr	r5, [pc, #52]	@ (80074e0 <__libc_init_array+0x38>)
 80074ac:	4c0d      	ldr	r4, [pc, #52]	@ (80074e4 <__libc_init_array+0x3c>)
 80074ae:	1b64      	subs	r4, r4, r5
 80074b0:	10a4      	asrs	r4, r4, #2
 80074b2:	2600      	movs	r6, #0
 80074b4:	42a6      	cmp	r6, r4
 80074b6:	d109      	bne.n	80074cc <__libc_init_array+0x24>
 80074b8:	4d0b      	ldr	r5, [pc, #44]	@ (80074e8 <__libc_init_array+0x40>)
 80074ba:	4c0c      	ldr	r4, [pc, #48]	@ (80074ec <__libc_init_array+0x44>)
 80074bc:	f000 f826 	bl	800750c <_init>
 80074c0:	1b64      	subs	r4, r4, r5
 80074c2:	10a4      	asrs	r4, r4, #2
 80074c4:	2600      	movs	r6, #0
 80074c6:	42a6      	cmp	r6, r4
 80074c8:	d105      	bne.n	80074d6 <__libc_init_array+0x2e>
 80074ca:	bd70      	pop	{r4, r5, r6, pc}
 80074cc:	f855 3b04 	ldr.w	r3, [r5], #4
 80074d0:	4798      	blx	r3
 80074d2:	3601      	adds	r6, #1
 80074d4:	e7ee      	b.n	80074b4 <__libc_init_array+0xc>
 80074d6:	f855 3b04 	ldr.w	r3, [r5], #4
 80074da:	4798      	blx	r3
 80074dc:	3601      	adds	r6, #1
 80074de:	e7f2      	b.n	80074c6 <__libc_init_array+0x1e>
 80074e0:	08007574 	.word	0x08007574
 80074e4:	08007574 	.word	0x08007574
 80074e8:	08007574 	.word	0x08007574
 80074ec:	08007578 	.word	0x08007578

080074f0 <memcpy>:
 80074f0:	440a      	add	r2, r1
 80074f2:	4291      	cmp	r1, r2
 80074f4:	f100 33ff 	add.w	r3, r0, #4294967295
 80074f8:	d100      	bne.n	80074fc <memcpy+0xc>
 80074fa:	4770      	bx	lr
 80074fc:	b510      	push	{r4, lr}
 80074fe:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007502:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007506:	4291      	cmp	r1, r2
 8007508:	d1f9      	bne.n	80074fe <memcpy+0xe>
 800750a:	bd10      	pop	{r4, pc}

0800750c <_init>:
 800750c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800750e:	bf00      	nop
 8007510:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007512:	bc08      	pop	{r3}
 8007514:	469e      	mov	lr, r3
 8007516:	4770      	bx	lr

08007518 <_fini>:
 8007518:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800751a:	bf00      	nop
 800751c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800751e:	bc08      	pop	{r3}
 8007520:	469e      	mov	lr, r3
 8007522:	4770      	bx	lr
