// ==============================================================
// Generated by Vitis HLS v2024.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module pl_kernel_stage2 (
        temp_dout,
        temp_empty_n,
        temp_read,
        m_axi_gmem4_AWVALID,
        m_axi_gmem4_AWREADY,
        m_axi_gmem4_AWADDR,
        m_axi_gmem4_AWID,
        m_axi_gmem4_AWLEN,
        m_axi_gmem4_AWSIZE,
        m_axi_gmem4_AWBURST,
        m_axi_gmem4_AWLOCK,
        m_axi_gmem4_AWCACHE,
        m_axi_gmem4_AWPROT,
        m_axi_gmem4_AWQOS,
        m_axi_gmem4_AWREGION,
        m_axi_gmem4_AWUSER,
        m_axi_gmem4_WVALID,
        m_axi_gmem4_WREADY,
        m_axi_gmem4_WDATA,
        m_axi_gmem4_WSTRB,
        m_axi_gmem4_WLAST,
        m_axi_gmem4_WID,
        m_axi_gmem4_WUSER,
        m_axi_gmem4_ARVALID,
        m_axi_gmem4_ARREADY,
        m_axi_gmem4_ARADDR,
        m_axi_gmem4_ARID,
        m_axi_gmem4_ARLEN,
        m_axi_gmem4_ARSIZE,
        m_axi_gmem4_ARBURST,
        m_axi_gmem4_ARLOCK,
        m_axi_gmem4_ARCACHE,
        m_axi_gmem4_ARPROT,
        m_axi_gmem4_ARQOS,
        m_axi_gmem4_ARREGION,
        m_axi_gmem4_ARUSER,
        m_axi_gmem4_RVALID,
        m_axi_gmem4_RREADY,
        m_axi_gmem4_RDATA,
        m_axi_gmem4_RLAST,
        m_axi_gmem4_RID,
        m_axi_gmem4_RFIFONUM,
        m_axi_gmem4_RUSER,
        m_axi_gmem4_RRESP,
        m_axi_gmem4_BVALID,
        m_axi_gmem4_BREADY,
        m_axi_gmem4_BRESP,
        m_axi_gmem4_BID,
        m_axi_gmem4_BUSER,
        lb,
        m_axi_gmem5_AWVALID,
        m_axi_gmem5_AWREADY,
        m_axi_gmem5_AWADDR,
        m_axi_gmem5_AWID,
        m_axi_gmem5_AWLEN,
        m_axi_gmem5_AWSIZE,
        m_axi_gmem5_AWBURST,
        m_axi_gmem5_AWLOCK,
        m_axi_gmem5_AWCACHE,
        m_axi_gmem5_AWPROT,
        m_axi_gmem5_AWQOS,
        m_axi_gmem5_AWREGION,
        m_axi_gmem5_AWUSER,
        m_axi_gmem5_WVALID,
        m_axi_gmem5_WREADY,
        m_axi_gmem5_WDATA,
        m_axi_gmem5_WSTRB,
        m_axi_gmem5_WLAST,
        m_axi_gmem5_WID,
        m_axi_gmem5_WUSER,
        m_axi_gmem5_ARVALID,
        m_axi_gmem5_ARREADY,
        m_axi_gmem5_ARADDR,
        m_axi_gmem5_ARID,
        m_axi_gmem5_ARLEN,
        m_axi_gmem5_ARSIZE,
        m_axi_gmem5_ARBURST,
        m_axi_gmem5_ARLOCK,
        m_axi_gmem5_ARCACHE,
        m_axi_gmem5_ARPROT,
        m_axi_gmem5_ARQOS,
        m_axi_gmem5_ARREGION,
        m_axi_gmem5_ARUSER,
        m_axi_gmem5_RVALID,
        m_axi_gmem5_RREADY,
        m_axi_gmem5_RDATA,
        m_axi_gmem5_RLAST,
        m_axi_gmem5_RID,
        m_axi_gmem5_RFIFONUM,
        m_axi_gmem5_RUSER,
        m_axi_gmem5_RRESP,
        m_axi_gmem5_BVALID,
        m_axi_gmem5_BREADY,
        m_axi_gmem5_BRESP,
        m_axi_gmem5_BID,
        m_axi_gmem5_BUSER,
        ub,
        m_axi_gmem1_AWVALID,
        m_axi_gmem1_AWREADY,
        m_axi_gmem1_AWADDR,
        m_axi_gmem1_AWID,
        m_axi_gmem1_AWLEN,
        m_axi_gmem1_AWSIZE,
        m_axi_gmem1_AWBURST,
        m_axi_gmem1_AWLOCK,
        m_axi_gmem1_AWCACHE,
        m_axi_gmem1_AWPROT,
        m_axi_gmem1_AWQOS,
        m_axi_gmem1_AWREGION,
        m_axi_gmem1_AWUSER,
        m_axi_gmem1_WVALID,
        m_axi_gmem1_WREADY,
        m_axi_gmem1_WDATA,
        m_axi_gmem1_WSTRB,
        m_axi_gmem1_WLAST,
        m_axi_gmem1_WID,
        m_axi_gmem1_WUSER,
        m_axi_gmem1_ARVALID,
        m_axi_gmem1_ARREADY,
        m_axi_gmem1_ARADDR,
        m_axi_gmem1_ARID,
        m_axi_gmem1_ARLEN,
        m_axi_gmem1_ARSIZE,
        m_axi_gmem1_ARBURST,
        m_axi_gmem1_ARLOCK,
        m_axi_gmem1_ARCACHE,
        m_axi_gmem1_ARPROT,
        m_axi_gmem1_ARQOS,
        m_axi_gmem1_ARREGION,
        m_axi_gmem1_ARUSER,
        m_axi_gmem1_RVALID,
        m_axi_gmem1_RREADY,
        m_axi_gmem1_RDATA,
        m_axi_gmem1_RLAST,
        m_axi_gmem1_RID,
        m_axi_gmem1_RFIFONUM,
        m_axi_gmem1_RUSER,
        m_axi_gmem1_RRESP,
        m_axi_gmem1_BVALID,
        m_axi_gmem1_BREADY,
        m_axi_gmem1_BRESP,
        m_axi_gmem1_BID,
        m_axi_gmem1_BUSER,
        xUpdate,
        len_assign_loc_dout,
        len_assign_loc_empty_n,
        len_assign_loc_read,
        ap_clk,
        ap_rst,
        xUpdate_ap_vld,
        ap_start,
        lb_ap_vld,
        ub_ap_vld,
        ap_done,
        ap_ready,
        ap_idle,
        ap_continue
);


input  [255:0] temp_dout;
input   temp_empty_n;
output   temp_read;
output   m_axi_gmem4_AWVALID;
input   m_axi_gmem4_AWREADY;
output  [63:0] m_axi_gmem4_AWADDR;
output  [0:0] m_axi_gmem4_AWID;
output  [31:0] m_axi_gmem4_AWLEN;
output  [2:0] m_axi_gmem4_AWSIZE;
output  [1:0] m_axi_gmem4_AWBURST;
output  [1:0] m_axi_gmem4_AWLOCK;
output  [3:0] m_axi_gmem4_AWCACHE;
output  [2:0] m_axi_gmem4_AWPROT;
output  [3:0] m_axi_gmem4_AWQOS;
output  [3:0] m_axi_gmem4_AWREGION;
output  [0:0] m_axi_gmem4_AWUSER;
output   m_axi_gmem4_WVALID;
input   m_axi_gmem4_WREADY;
output  [255:0] m_axi_gmem4_WDATA;
output  [31:0] m_axi_gmem4_WSTRB;
output   m_axi_gmem4_WLAST;
output  [0:0] m_axi_gmem4_WID;
output  [0:0] m_axi_gmem4_WUSER;
output   m_axi_gmem4_ARVALID;
input   m_axi_gmem4_ARREADY;
output  [63:0] m_axi_gmem4_ARADDR;
output  [0:0] m_axi_gmem4_ARID;
output  [31:0] m_axi_gmem4_ARLEN;
output  [2:0] m_axi_gmem4_ARSIZE;
output  [1:0] m_axi_gmem4_ARBURST;
output  [1:0] m_axi_gmem4_ARLOCK;
output  [3:0] m_axi_gmem4_ARCACHE;
output  [2:0] m_axi_gmem4_ARPROT;
output  [3:0] m_axi_gmem4_ARQOS;
output  [3:0] m_axi_gmem4_ARREGION;
output  [0:0] m_axi_gmem4_ARUSER;
input   m_axi_gmem4_RVALID;
output   m_axi_gmem4_RREADY;
input  [255:0] m_axi_gmem4_RDATA;
input   m_axi_gmem4_RLAST;
input  [0:0] m_axi_gmem4_RID;
input  [8:0] m_axi_gmem4_RFIFONUM;
input  [0:0] m_axi_gmem4_RUSER;
input  [1:0] m_axi_gmem4_RRESP;
input   m_axi_gmem4_BVALID;
output   m_axi_gmem4_BREADY;
input  [1:0] m_axi_gmem4_BRESP;
input  [0:0] m_axi_gmem4_BID;
input  [0:0] m_axi_gmem4_BUSER;
input  [63:0] lb;
output   m_axi_gmem5_AWVALID;
input   m_axi_gmem5_AWREADY;
output  [63:0] m_axi_gmem5_AWADDR;
output  [0:0] m_axi_gmem5_AWID;
output  [31:0] m_axi_gmem5_AWLEN;
output  [2:0] m_axi_gmem5_AWSIZE;
output  [1:0] m_axi_gmem5_AWBURST;
output  [1:0] m_axi_gmem5_AWLOCK;
output  [3:0] m_axi_gmem5_AWCACHE;
output  [2:0] m_axi_gmem5_AWPROT;
output  [3:0] m_axi_gmem5_AWQOS;
output  [3:0] m_axi_gmem5_AWREGION;
output  [0:0] m_axi_gmem5_AWUSER;
output   m_axi_gmem5_WVALID;
input   m_axi_gmem5_WREADY;
output  [255:0] m_axi_gmem5_WDATA;
output  [31:0] m_axi_gmem5_WSTRB;
output   m_axi_gmem5_WLAST;
output  [0:0] m_axi_gmem5_WID;
output  [0:0] m_axi_gmem5_WUSER;
output   m_axi_gmem5_ARVALID;
input   m_axi_gmem5_ARREADY;
output  [63:0] m_axi_gmem5_ARADDR;
output  [0:0] m_axi_gmem5_ARID;
output  [31:0] m_axi_gmem5_ARLEN;
output  [2:0] m_axi_gmem5_ARSIZE;
output  [1:0] m_axi_gmem5_ARBURST;
output  [1:0] m_axi_gmem5_ARLOCK;
output  [3:0] m_axi_gmem5_ARCACHE;
output  [2:0] m_axi_gmem5_ARPROT;
output  [3:0] m_axi_gmem5_ARQOS;
output  [3:0] m_axi_gmem5_ARREGION;
output  [0:0] m_axi_gmem5_ARUSER;
input   m_axi_gmem5_RVALID;
output   m_axi_gmem5_RREADY;
input  [255:0] m_axi_gmem5_RDATA;
input   m_axi_gmem5_RLAST;
input  [0:0] m_axi_gmem5_RID;
input  [8:0] m_axi_gmem5_RFIFONUM;
input  [0:0] m_axi_gmem5_RUSER;
input  [1:0] m_axi_gmem5_RRESP;
input   m_axi_gmem5_BVALID;
output   m_axi_gmem5_BREADY;
input  [1:0] m_axi_gmem5_BRESP;
input  [0:0] m_axi_gmem5_BID;
input  [0:0] m_axi_gmem5_BUSER;
input  [63:0] ub;
output   m_axi_gmem1_AWVALID;
input   m_axi_gmem1_AWREADY;
output  [63:0] m_axi_gmem1_AWADDR;
output  [0:0] m_axi_gmem1_AWID;
output  [31:0] m_axi_gmem1_AWLEN;
output  [2:0] m_axi_gmem1_AWSIZE;
output  [1:0] m_axi_gmem1_AWBURST;
output  [1:0] m_axi_gmem1_AWLOCK;
output  [3:0] m_axi_gmem1_AWCACHE;
output  [2:0] m_axi_gmem1_AWPROT;
output  [3:0] m_axi_gmem1_AWQOS;
output  [3:0] m_axi_gmem1_AWREGION;
output  [0:0] m_axi_gmem1_AWUSER;
output   m_axi_gmem1_WVALID;
input   m_axi_gmem1_WREADY;
output  [255:0] m_axi_gmem1_WDATA;
output  [31:0] m_axi_gmem1_WSTRB;
output   m_axi_gmem1_WLAST;
output  [0:0] m_axi_gmem1_WID;
output  [0:0] m_axi_gmem1_WUSER;
output   m_axi_gmem1_ARVALID;
input   m_axi_gmem1_ARREADY;
output  [63:0] m_axi_gmem1_ARADDR;
output  [0:0] m_axi_gmem1_ARID;
output  [31:0] m_axi_gmem1_ARLEN;
output  [2:0] m_axi_gmem1_ARSIZE;
output  [1:0] m_axi_gmem1_ARBURST;
output  [1:0] m_axi_gmem1_ARLOCK;
output  [3:0] m_axi_gmem1_ARCACHE;
output  [2:0] m_axi_gmem1_ARPROT;
output  [3:0] m_axi_gmem1_ARQOS;
output  [3:0] m_axi_gmem1_ARREGION;
output  [0:0] m_axi_gmem1_ARUSER;
input   m_axi_gmem1_RVALID;
output   m_axi_gmem1_RREADY;
input  [255:0] m_axi_gmem1_RDATA;
input   m_axi_gmem1_RLAST;
input  [0:0] m_axi_gmem1_RID;
input  [8:0] m_axi_gmem1_RFIFONUM;
input  [0:0] m_axi_gmem1_RUSER;
input  [1:0] m_axi_gmem1_RRESP;
input   m_axi_gmem1_BVALID;
output   m_axi_gmem1_BREADY;
input  [1:0] m_axi_gmem1_BRESP;
input  [0:0] m_axi_gmem1_BID;
input  [0:0] m_axi_gmem1_BUSER;
input  [63:0] xUpdate;
input  [30:0] len_assign_loc_dout;
input   len_assign_loc_empty_n;
output   len_assign_loc_read;
input   ap_clk;
input   ap_rst;
input   xUpdate_ap_vld;
input   ap_start;
input   lb_ap_vld;
input   ub_ap_vld;
output   ap_done;
output   ap_ready;
output   ap_idle;
input   ap_continue;

wire    entry_proc_U0_ap_start;
wire    entry_proc_U0_ap_done;
wire    entry_proc_U0_ap_continue;
wire    entry_proc_U0_ap_idle;
wire    entry_proc_U0_ap_ready;
wire    entry_proc_U0_start_out;
wire    entry_proc_U0_start_write;
wire   [63:0] entry_proc_U0_xUpdate_c_din;
wire    entry_proc_U0_xUpdate_c_write;
wire    entry_proc_U0_len_assign_loc_read;
wire   [30:0] entry_proc_U0_ap_return_0;
wire   [30:0] entry_proc_U0_ap_return_1;
wire    ap_channel_done_len_assign_loc_tmp1_channel;
wire    len_assign_loc_tmp1_channel_full_n;
reg    ap_sync_reg_channel_write_len_assign_loc_tmp1_channel;
wire    ap_sync_channel_write_len_assign_loc_tmp1_channel;
wire    ap_channel_done_len_assign_loc_tmp_channel;
wire    len_assign_loc_tmp_channel_full_n;
reg    ap_sync_reg_channel_write_len_assign_loc_tmp_channel;
wire    ap_sync_channel_write_len_assign_loc_tmp_channel;
wire    read_3_U0_ap_start;
wire    read_3_U0_ap_done;
wire    read_3_U0_ap_continue;
wire    read_3_U0_ap_idle;
wire    read_3_U0_ap_ready;
wire    read_3_U0_start_out;
wire    read_3_U0_start_write;
wire    read_3_U0_m_axi_gmem4_AWVALID;
wire   [63:0] read_3_U0_m_axi_gmem4_AWADDR;
wire   [0:0] read_3_U0_m_axi_gmem4_AWID;
wire   [31:0] read_3_U0_m_axi_gmem4_AWLEN;
wire   [2:0] read_3_U0_m_axi_gmem4_AWSIZE;
wire   [1:0] read_3_U0_m_axi_gmem4_AWBURST;
wire   [1:0] read_3_U0_m_axi_gmem4_AWLOCK;
wire   [3:0] read_3_U0_m_axi_gmem4_AWCACHE;
wire   [2:0] read_3_U0_m_axi_gmem4_AWPROT;
wire   [3:0] read_3_U0_m_axi_gmem4_AWQOS;
wire   [3:0] read_3_U0_m_axi_gmem4_AWREGION;
wire   [0:0] read_3_U0_m_axi_gmem4_AWUSER;
wire    read_3_U0_m_axi_gmem4_WVALID;
wire   [255:0] read_3_U0_m_axi_gmem4_WDATA;
wire   [31:0] read_3_U0_m_axi_gmem4_WSTRB;
wire    read_3_U0_m_axi_gmem4_WLAST;
wire   [0:0] read_3_U0_m_axi_gmem4_WID;
wire   [0:0] read_3_U0_m_axi_gmem4_WUSER;
wire    read_3_U0_m_axi_gmem4_ARVALID;
wire   [63:0] read_3_U0_m_axi_gmem4_ARADDR;
wire   [0:0] read_3_U0_m_axi_gmem4_ARID;
wire   [31:0] read_3_U0_m_axi_gmem4_ARLEN;
wire   [2:0] read_3_U0_m_axi_gmem4_ARSIZE;
wire   [1:0] read_3_U0_m_axi_gmem4_ARBURST;
wire   [1:0] read_3_U0_m_axi_gmem4_ARLOCK;
wire   [3:0] read_3_U0_m_axi_gmem4_ARCACHE;
wire   [2:0] read_3_U0_m_axi_gmem4_ARPROT;
wire   [3:0] read_3_U0_m_axi_gmem4_ARQOS;
wire   [3:0] read_3_U0_m_axi_gmem4_ARREGION;
wire   [0:0] read_3_U0_m_axi_gmem4_ARUSER;
wire    read_3_U0_m_axi_gmem4_RREADY;
wire    read_3_U0_m_axi_gmem4_BREADY;
wire   [255:0] read_3_U0_lb_s_i_din;
wire    read_3_U0_lb_s_i_write;
wire   [30:0] read_3_U0_len_assign_loc_c1_din;
wire    read_3_U0_len_assign_loc_c1_write;
wire    read_4_U0_ap_start;
wire    read_4_U0_ap_done;
wire    read_4_U0_ap_continue;
wire    read_4_U0_ap_idle;
wire    read_4_U0_ap_ready;
wire    read_4_U0_m_axi_gmem5_AWVALID;
wire   [63:0] read_4_U0_m_axi_gmem5_AWADDR;
wire   [0:0] read_4_U0_m_axi_gmem5_AWID;
wire   [31:0] read_4_U0_m_axi_gmem5_AWLEN;
wire   [2:0] read_4_U0_m_axi_gmem5_AWSIZE;
wire   [1:0] read_4_U0_m_axi_gmem5_AWBURST;
wire   [1:0] read_4_U0_m_axi_gmem5_AWLOCK;
wire   [3:0] read_4_U0_m_axi_gmem5_AWCACHE;
wire   [2:0] read_4_U0_m_axi_gmem5_AWPROT;
wire   [3:0] read_4_U0_m_axi_gmem5_AWQOS;
wire   [3:0] read_4_U0_m_axi_gmem5_AWREGION;
wire   [0:0] read_4_U0_m_axi_gmem5_AWUSER;
wire    read_4_U0_m_axi_gmem5_WVALID;
wire   [255:0] read_4_U0_m_axi_gmem5_WDATA;
wire   [31:0] read_4_U0_m_axi_gmem5_WSTRB;
wire    read_4_U0_m_axi_gmem5_WLAST;
wire   [0:0] read_4_U0_m_axi_gmem5_WID;
wire   [0:0] read_4_U0_m_axi_gmem5_WUSER;
wire    read_4_U0_m_axi_gmem5_ARVALID;
wire   [63:0] read_4_U0_m_axi_gmem5_ARADDR;
wire   [0:0] read_4_U0_m_axi_gmem5_ARID;
wire   [31:0] read_4_U0_m_axi_gmem5_ARLEN;
wire   [2:0] read_4_U0_m_axi_gmem5_ARSIZE;
wire   [1:0] read_4_U0_m_axi_gmem5_ARBURST;
wire   [1:0] read_4_U0_m_axi_gmem5_ARLOCK;
wire   [3:0] read_4_U0_m_axi_gmem5_ARCACHE;
wire   [2:0] read_4_U0_m_axi_gmem5_ARPROT;
wire   [3:0] read_4_U0_m_axi_gmem5_ARQOS;
wire   [3:0] read_4_U0_m_axi_gmem5_ARREGION;
wire   [0:0] read_4_U0_m_axi_gmem5_ARUSER;
wire    read_4_U0_m_axi_gmem5_RREADY;
wire    read_4_U0_m_axi_gmem5_BREADY;
wire   [255:0] read_4_U0_ub_s_i_din;
wire    read_4_U0_ub_s_i_write;
wire    projlub_U0_ap_start;
wire    projlub_U0_ap_done;
wire    projlub_U0_ap_continue;
wire    projlub_U0_ap_idle;
wire    projlub_U0_ap_ready;
wire    projlub_U0_temp_read;
wire    projlub_U0_lb_s_i_read;
wire    projlub_U0_ub_s_i_read;
wire   [255:0] projlub_U0_xupdate_i_din;
wire    projlub_U0_xupdate_i_write;
wire    projlub_U0_len_assign_loc_read;
wire   [30:0] projlub_U0_len_assign_loc_c_din;
wire    projlub_U0_len_assign_loc_c_write;
wire    write_U0_ap_start;
wire    write_U0_ap_done;
wire    write_U0_ap_continue;
wire    write_U0_ap_idle;
wire    write_U0_ap_ready;
wire    write_U0_xupdate_i_read;
wire    write_U0_m_axi_gmem1_AWVALID;
wire   [63:0] write_U0_m_axi_gmem1_AWADDR;
wire   [0:0] write_U0_m_axi_gmem1_AWID;
wire   [31:0] write_U0_m_axi_gmem1_AWLEN;
wire   [2:0] write_U0_m_axi_gmem1_AWSIZE;
wire   [1:0] write_U0_m_axi_gmem1_AWBURST;
wire   [1:0] write_U0_m_axi_gmem1_AWLOCK;
wire   [3:0] write_U0_m_axi_gmem1_AWCACHE;
wire   [2:0] write_U0_m_axi_gmem1_AWPROT;
wire   [3:0] write_U0_m_axi_gmem1_AWQOS;
wire   [3:0] write_U0_m_axi_gmem1_AWREGION;
wire   [0:0] write_U0_m_axi_gmem1_AWUSER;
wire    write_U0_m_axi_gmem1_WVALID;
wire   [255:0] write_U0_m_axi_gmem1_WDATA;
wire   [31:0] write_U0_m_axi_gmem1_WSTRB;
wire    write_U0_m_axi_gmem1_WLAST;
wire   [0:0] write_U0_m_axi_gmem1_WID;
wire   [0:0] write_U0_m_axi_gmem1_WUSER;
wire    write_U0_m_axi_gmem1_ARVALID;
wire   [63:0] write_U0_m_axi_gmem1_ARADDR;
wire   [0:0] write_U0_m_axi_gmem1_ARID;
wire   [31:0] write_U0_m_axi_gmem1_ARLEN;
wire   [2:0] write_U0_m_axi_gmem1_ARSIZE;
wire   [1:0] write_U0_m_axi_gmem1_ARBURST;
wire   [1:0] write_U0_m_axi_gmem1_ARLOCK;
wire   [3:0] write_U0_m_axi_gmem1_ARCACHE;
wire   [2:0] write_U0_m_axi_gmem1_ARPROT;
wire   [3:0] write_U0_m_axi_gmem1_ARQOS;
wire   [3:0] write_U0_m_axi_gmem1_ARREGION;
wire   [0:0] write_U0_m_axi_gmem1_ARUSER;
wire    write_U0_m_axi_gmem1_RREADY;
wire    write_U0_m_axi_gmem1_BREADY;
wire    write_U0_xUpdate_read;
wire    write_U0_len_assign_loc_read;
wire    xUpdate_c_full_n;
wire   [63:0] xUpdate_c_dout;
wire   [2:0] xUpdate_c_num_data_valid;
wire   [2:0] xUpdate_c_fifo_cap;
wire    xUpdate_c_empty_n;
wire   [30:0] len_assign_loc_tmp_channel_dout;
wire   [2:0] len_assign_loc_tmp_channel_num_data_valid;
wire   [2:0] len_assign_loc_tmp_channel_fifo_cap;
wire    len_assign_loc_tmp_channel_empty_n;
wire   [30:0] len_assign_loc_tmp1_channel_dout;
wire   [2:0] len_assign_loc_tmp1_channel_num_data_valid;
wire   [2:0] len_assign_loc_tmp1_channel_fifo_cap;
wire    len_assign_loc_tmp1_channel_empty_n;
wire    lb_s_i_full_n;
wire   [255:0] lb_s_i_dout;
wire   [6:0] lb_s_i_num_data_valid;
wire   [6:0] lb_s_i_fifo_cap;
wire    lb_s_i_empty_n;
wire    len_assign_loc_c1_full_n;
wire   [30:0] len_assign_loc_c1_dout;
wire   [2:0] len_assign_loc_c1_num_data_valid;
wire   [2:0] len_assign_loc_c1_fifo_cap;
wire    len_assign_loc_c1_empty_n;
wire    ub_s_i_full_n;
wire   [255:0] ub_s_i_dout;
wire   [6:0] ub_s_i_num_data_valid;
wire   [6:0] ub_s_i_fifo_cap;
wire    ub_s_i_empty_n;
wire    xupdate_i_full_n;
wire   [255:0] xupdate_i_dout;
wire   [6:0] xupdate_i_num_data_valid;
wire   [6:0] xupdate_i_fifo_cap;
wire    xupdate_i_empty_n;
wire    len_assign_loc_c_full_n;
wire   [30:0] len_assign_loc_c_dout;
wire   [2:0] len_assign_loc_c_num_data_valid;
wire   [2:0] len_assign_loc_c_fifo_cap;
wire    len_assign_loc_c_empty_n;
wire    ap_sync_ready;
reg    ap_sync_reg_entry_proc_U0_ap_ready;
wire    ap_sync_entry_proc_U0_ap_ready;
reg    ap_sync_reg_read_3_U0_ap_ready;
wire    ap_sync_read_3_U0_ap_ready;
reg    ap_sync_reg_read_4_U0_ap_ready;
wire    ap_sync_read_4_U0_ap_ready;
wire   [0:0] start_for_write_U0_din;
wire    start_for_write_U0_full_n;
wire   [0:0] start_for_write_U0_dout;
wire    start_for_write_U0_empty_n;
wire   [0:0] start_for_projlub_U0_din;
wire    start_for_projlub_U0_full_n;
wire   [0:0] start_for_projlub_U0_dout;
wire    start_for_projlub_U0_empty_n;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_sync_reg_channel_write_len_assign_loc_tmp1_channel = 1'b0;
#0 ap_sync_reg_channel_write_len_assign_loc_tmp_channel = 1'b0;
#0 ap_sync_reg_entry_proc_U0_ap_ready = 1'b0;
#0 ap_sync_reg_read_3_U0_ap_ready = 1'b0;
#0 ap_sync_reg_read_4_U0_ap_ready = 1'b0;
end

pl_kernel_entry_proc entry_proc_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(entry_proc_U0_ap_start),
    .start_full_n(start_for_write_U0_full_n),
    .ap_done(entry_proc_U0_ap_done),
    .ap_continue(entry_proc_U0_ap_continue),
    .ap_idle(entry_proc_U0_ap_idle),
    .ap_ready(entry_proc_U0_ap_ready),
    .start_out(entry_proc_U0_start_out),
    .start_write(entry_proc_U0_start_write),
    .xUpdate(xUpdate),
    .xUpdate_c_din(entry_proc_U0_xUpdate_c_din),
    .xUpdate_c_num_data_valid(xUpdate_c_num_data_valid),
    .xUpdate_c_fifo_cap(xUpdate_c_fifo_cap),
    .xUpdate_c_full_n(xUpdate_c_full_n),
    .xUpdate_c_write(entry_proc_U0_xUpdate_c_write),
    .len_assign_loc_dout(len_assign_loc_dout),
    .len_assign_loc_num_data_valid(3'd0),
    .len_assign_loc_fifo_cap(3'd0),
    .len_assign_loc_empty_n(len_assign_loc_empty_n),
    .len_assign_loc_read(entry_proc_U0_len_assign_loc_read),
    .ap_return_0(entry_proc_U0_ap_return_0),
    .ap_return_1(entry_proc_U0_ap_return_1)
);

pl_kernel_read_3 read_3_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(read_3_U0_ap_start),
    .start_full_n(start_for_projlub_U0_full_n),
    .ap_done(read_3_U0_ap_done),
    .ap_continue(read_3_U0_ap_continue),
    .ap_idle(read_3_U0_ap_idle),
    .ap_ready(read_3_U0_ap_ready),
    .start_out(read_3_U0_start_out),
    .start_write(read_3_U0_start_write),
    .m_axi_gmem4_AWVALID(read_3_U0_m_axi_gmem4_AWVALID),
    .m_axi_gmem4_AWREADY(1'b0),
    .m_axi_gmem4_AWADDR(read_3_U0_m_axi_gmem4_AWADDR),
    .m_axi_gmem4_AWID(read_3_U0_m_axi_gmem4_AWID),
    .m_axi_gmem4_AWLEN(read_3_U0_m_axi_gmem4_AWLEN),
    .m_axi_gmem4_AWSIZE(read_3_U0_m_axi_gmem4_AWSIZE),
    .m_axi_gmem4_AWBURST(read_3_U0_m_axi_gmem4_AWBURST),
    .m_axi_gmem4_AWLOCK(read_3_U0_m_axi_gmem4_AWLOCK),
    .m_axi_gmem4_AWCACHE(read_3_U0_m_axi_gmem4_AWCACHE),
    .m_axi_gmem4_AWPROT(read_3_U0_m_axi_gmem4_AWPROT),
    .m_axi_gmem4_AWQOS(read_3_U0_m_axi_gmem4_AWQOS),
    .m_axi_gmem4_AWREGION(read_3_U0_m_axi_gmem4_AWREGION),
    .m_axi_gmem4_AWUSER(read_3_U0_m_axi_gmem4_AWUSER),
    .m_axi_gmem4_WVALID(read_3_U0_m_axi_gmem4_WVALID),
    .m_axi_gmem4_WREADY(1'b0),
    .m_axi_gmem4_WDATA(read_3_U0_m_axi_gmem4_WDATA),
    .m_axi_gmem4_WSTRB(read_3_U0_m_axi_gmem4_WSTRB),
    .m_axi_gmem4_WLAST(read_3_U0_m_axi_gmem4_WLAST),
    .m_axi_gmem4_WID(read_3_U0_m_axi_gmem4_WID),
    .m_axi_gmem4_WUSER(read_3_U0_m_axi_gmem4_WUSER),
    .m_axi_gmem4_ARVALID(read_3_U0_m_axi_gmem4_ARVALID),
    .m_axi_gmem4_ARREADY(m_axi_gmem4_ARREADY),
    .m_axi_gmem4_ARADDR(read_3_U0_m_axi_gmem4_ARADDR),
    .m_axi_gmem4_ARID(read_3_U0_m_axi_gmem4_ARID),
    .m_axi_gmem4_ARLEN(read_3_U0_m_axi_gmem4_ARLEN),
    .m_axi_gmem4_ARSIZE(read_3_U0_m_axi_gmem4_ARSIZE),
    .m_axi_gmem4_ARBURST(read_3_U0_m_axi_gmem4_ARBURST),
    .m_axi_gmem4_ARLOCK(read_3_U0_m_axi_gmem4_ARLOCK),
    .m_axi_gmem4_ARCACHE(read_3_U0_m_axi_gmem4_ARCACHE),
    .m_axi_gmem4_ARPROT(read_3_U0_m_axi_gmem4_ARPROT),
    .m_axi_gmem4_ARQOS(read_3_U0_m_axi_gmem4_ARQOS),
    .m_axi_gmem4_ARREGION(read_3_U0_m_axi_gmem4_ARREGION),
    .m_axi_gmem4_ARUSER(read_3_U0_m_axi_gmem4_ARUSER),
    .m_axi_gmem4_RVALID(m_axi_gmem4_RVALID),
    .m_axi_gmem4_RREADY(read_3_U0_m_axi_gmem4_RREADY),
    .m_axi_gmem4_RDATA(m_axi_gmem4_RDATA),
    .m_axi_gmem4_RLAST(m_axi_gmem4_RLAST),
    .m_axi_gmem4_RID(m_axi_gmem4_RID),
    .m_axi_gmem4_RFIFONUM(m_axi_gmem4_RFIFONUM),
    .m_axi_gmem4_RUSER(m_axi_gmem4_RUSER),
    .m_axi_gmem4_RRESP(m_axi_gmem4_RRESP),
    .m_axi_gmem4_BVALID(1'b0),
    .m_axi_gmem4_BREADY(read_3_U0_m_axi_gmem4_BREADY),
    .m_axi_gmem4_BRESP(2'd0),
    .m_axi_gmem4_BID(1'd0),
    .m_axi_gmem4_BUSER(1'd0),
    .lb(lb),
    .lb_s_i_din(read_3_U0_lb_s_i_din),
    .lb_s_i_num_data_valid(lb_s_i_num_data_valid),
    .lb_s_i_fifo_cap(lb_s_i_fifo_cap),
    .lb_s_i_full_n(lb_s_i_full_n),
    .lb_s_i_write(read_3_U0_lb_s_i_write),
    .p_read(len_assign_loc_tmp_channel_dout),
    .len_assign_loc_c1_din(read_3_U0_len_assign_loc_c1_din),
    .len_assign_loc_c1_num_data_valid(len_assign_loc_c1_num_data_valid),
    .len_assign_loc_c1_fifo_cap(len_assign_loc_c1_fifo_cap),
    .len_assign_loc_c1_full_n(len_assign_loc_c1_full_n),
    .len_assign_loc_c1_write(read_3_U0_len_assign_loc_c1_write)
);

pl_kernel_read_4 read_4_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(read_4_U0_ap_start),
    .ap_done(read_4_U0_ap_done),
    .ap_continue(read_4_U0_ap_continue),
    .ap_idle(read_4_U0_ap_idle),
    .ap_ready(read_4_U0_ap_ready),
    .m_axi_gmem5_AWVALID(read_4_U0_m_axi_gmem5_AWVALID),
    .m_axi_gmem5_AWREADY(1'b0),
    .m_axi_gmem5_AWADDR(read_4_U0_m_axi_gmem5_AWADDR),
    .m_axi_gmem5_AWID(read_4_U0_m_axi_gmem5_AWID),
    .m_axi_gmem5_AWLEN(read_4_U0_m_axi_gmem5_AWLEN),
    .m_axi_gmem5_AWSIZE(read_4_U0_m_axi_gmem5_AWSIZE),
    .m_axi_gmem5_AWBURST(read_4_U0_m_axi_gmem5_AWBURST),
    .m_axi_gmem5_AWLOCK(read_4_U0_m_axi_gmem5_AWLOCK),
    .m_axi_gmem5_AWCACHE(read_4_U0_m_axi_gmem5_AWCACHE),
    .m_axi_gmem5_AWPROT(read_4_U0_m_axi_gmem5_AWPROT),
    .m_axi_gmem5_AWQOS(read_4_U0_m_axi_gmem5_AWQOS),
    .m_axi_gmem5_AWREGION(read_4_U0_m_axi_gmem5_AWREGION),
    .m_axi_gmem5_AWUSER(read_4_U0_m_axi_gmem5_AWUSER),
    .m_axi_gmem5_WVALID(read_4_U0_m_axi_gmem5_WVALID),
    .m_axi_gmem5_WREADY(1'b0),
    .m_axi_gmem5_WDATA(read_4_U0_m_axi_gmem5_WDATA),
    .m_axi_gmem5_WSTRB(read_4_U0_m_axi_gmem5_WSTRB),
    .m_axi_gmem5_WLAST(read_4_U0_m_axi_gmem5_WLAST),
    .m_axi_gmem5_WID(read_4_U0_m_axi_gmem5_WID),
    .m_axi_gmem5_WUSER(read_4_U0_m_axi_gmem5_WUSER),
    .m_axi_gmem5_ARVALID(read_4_U0_m_axi_gmem5_ARVALID),
    .m_axi_gmem5_ARREADY(m_axi_gmem5_ARREADY),
    .m_axi_gmem5_ARADDR(read_4_U0_m_axi_gmem5_ARADDR),
    .m_axi_gmem5_ARID(read_4_U0_m_axi_gmem5_ARID),
    .m_axi_gmem5_ARLEN(read_4_U0_m_axi_gmem5_ARLEN),
    .m_axi_gmem5_ARSIZE(read_4_U0_m_axi_gmem5_ARSIZE),
    .m_axi_gmem5_ARBURST(read_4_U0_m_axi_gmem5_ARBURST),
    .m_axi_gmem5_ARLOCK(read_4_U0_m_axi_gmem5_ARLOCK),
    .m_axi_gmem5_ARCACHE(read_4_U0_m_axi_gmem5_ARCACHE),
    .m_axi_gmem5_ARPROT(read_4_U0_m_axi_gmem5_ARPROT),
    .m_axi_gmem5_ARQOS(read_4_U0_m_axi_gmem5_ARQOS),
    .m_axi_gmem5_ARREGION(read_4_U0_m_axi_gmem5_ARREGION),
    .m_axi_gmem5_ARUSER(read_4_U0_m_axi_gmem5_ARUSER),
    .m_axi_gmem5_RVALID(m_axi_gmem5_RVALID),
    .m_axi_gmem5_RREADY(read_4_U0_m_axi_gmem5_RREADY),
    .m_axi_gmem5_RDATA(m_axi_gmem5_RDATA),
    .m_axi_gmem5_RLAST(m_axi_gmem5_RLAST),
    .m_axi_gmem5_RID(m_axi_gmem5_RID),
    .m_axi_gmem5_RFIFONUM(m_axi_gmem5_RFIFONUM),
    .m_axi_gmem5_RUSER(m_axi_gmem5_RUSER),
    .m_axi_gmem5_RRESP(m_axi_gmem5_RRESP),
    .m_axi_gmem5_BVALID(1'b0),
    .m_axi_gmem5_BREADY(read_4_U0_m_axi_gmem5_BREADY),
    .m_axi_gmem5_BRESP(2'd0),
    .m_axi_gmem5_BID(1'd0),
    .m_axi_gmem5_BUSER(1'd0),
    .ub_s_i_din(read_4_U0_ub_s_i_din),
    .ub_s_i_num_data_valid(ub_s_i_num_data_valid),
    .ub_s_i_fifo_cap(ub_s_i_fifo_cap),
    .ub_s_i_full_n(ub_s_i_full_n),
    .ub_s_i_write(read_4_U0_ub_s_i_write),
    .ub(ub),
    .p_read(len_assign_loc_tmp1_channel_dout)
);

pl_kernel_projlub projlub_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(projlub_U0_ap_start),
    .ap_done(projlub_U0_ap_done),
    .ap_continue(projlub_U0_ap_continue),
    .ap_idle(projlub_U0_ap_idle),
    .ap_ready(projlub_U0_ap_ready),
    .temp_dout(temp_dout),
    .temp_num_data_valid(7'd0),
    .temp_fifo_cap(7'd0),
    .temp_empty_n(temp_empty_n),
    .temp_read(projlub_U0_temp_read),
    .lb_s_i_dout(lb_s_i_dout),
    .lb_s_i_num_data_valid(lb_s_i_num_data_valid),
    .lb_s_i_fifo_cap(lb_s_i_fifo_cap),
    .lb_s_i_empty_n(lb_s_i_empty_n),
    .lb_s_i_read(projlub_U0_lb_s_i_read),
    .ub_s_i_dout(ub_s_i_dout),
    .ub_s_i_num_data_valid(ub_s_i_num_data_valid),
    .ub_s_i_fifo_cap(ub_s_i_fifo_cap),
    .ub_s_i_empty_n(ub_s_i_empty_n),
    .ub_s_i_read(projlub_U0_ub_s_i_read),
    .xupdate_i_din(projlub_U0_xupdate_i_din),
    .xupdate_i_num_data_valid(xupdate_i_num_data_valid),
    .xupdate_i_fifo_cap(xupdate_i_fifo_cap),
    .xupdate_i_full_n(xupdate_i_full_n),
    .xupdate_i_write(projlub_U0_xupdate_i_write),
    .len_assign_loc_dout(len_assign_loc_c1_dout),
    .len_assign_loc_num_data_valid(len_assign_loc_c1_num_data_valid),
    .len_assign_loc_fifo_cap(len_assign_loc_c1_fifo_cap),
    .len_assign_loc_empty_n(len_assign_loc_c1_empty_n),
    .len_assign_loc_read(projlub_U0_len_assign_loc_read),
    .len_assign_loc_c_din(projlub_U0_len_assign_loc_c_din),
    .len_assign_loc_c_num_data_valid(len_assign_loc_c_num_data_valid),
    .len_assign_loc_c_fifo_cap(len_assign_loc_c_fifo_cap),
    .len_assign_loc_c_full_n(len_assign_loc_c_full_n),
    .len_assign_loc_c_write(projlub_U0_len_assign_loc_c_write)
);

pl_kernel_write_r write_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(write_U0_ap_start),
    .ap_done(write_U0_ap_done),
    .ap_continue(write_U0_ap_continue),
    .ap_idle(write_U0_ap_idle),
    .ap_ready(write_U0_ap_ready),
    .xupdate_i_dout(xupdate_i_dout),
    .xupdate_i_num_data_valid(xupdate_i_num_data_valid),
    .xupdate_i_fifo_cap(xupdate_i_fifo_cap),
    .xupdate_i_empty_n(xupdate_i_empty_n),
    .xupdate_i_read(write_U0_xupdate_i_read),
    .m_axi_gmem1_AWVALID(write_U0_m_axi_gmem1_AWVALID),
    .m_axi_gmem1_AWREADY(m_axi_gmem1_AWREADY),
    .m_axi_gmem1_AWADDR(write_U0_m_axi_gmem1_AWADDR),
    .m_axi_gmem1_AWID(write_U0_m_axi_gmem1_AWID),
    .m_axi_gmem1_AWLEN(write_U0_m_axi_gmem1_AWLEN),
    .m_axi_gmem1_AWSIZE(write_U0_m_axi_gmem1_AWSIZE),
    .m_axi_gmem1_AWBURST(write_U0_m_axi_gmem1_AWBURST),
    .m_axi_gmem1_AWLOCK(write_U0_m_axi_gmem1_AWLOCK),
    .m_axi_gmem1_AWCACHE(write_U0_m_axi_gmem1_AWCACHE),
    .m_axi_gmem1_AWPROT(write_U0_m_axi_gmem1_AWPROT),
    .m_axi_gmem1_AWQOS(write_U0_m_axi_gmem1_AWQOS),
    .m_axi_gmem1_AWREGION(write_U0_m_axi_gmem1_AWREGION),
    .m_axi_gmem1_AWUSER(write_U0_m_axi_gmem1_AWUSER),
    .m_axi_gmem1_WVALID(write_U0_m_axi_gmem1_WVALID),
    .m_axi_gmem1_WREADY(m_axi_gmem1_WREADY),
    .m_axi_gmem1_WDATA(write_U0_m_axi_gmem1_WDATA),
    .m_axi_gmem1_WSTRB(write_U0_m_axi_gmem1_WSTRB),
    .m_axi_gmem1_WLAST(write_U0_m_axi_gmem1_WLAST),
    .m_axi_gmem1_WID(write_U0_m_axi_gmem1_WID),
    .m_axi_gmem1_WUSER(write_U0_m_axi_gmem1_WUSER),
    .m_axi_gmem1_ARVALID(write_U0_m_axi_gmem1_ARVALID),
    .m_axi_gmem1_ARREADY(1'b0),
    .m_axi_gmem1_ARADDR(write_U0_m_axi_gmem1_ARADDR),
    .m_axi_gmem1_ARID(write_U0_m_axi_gmem1_ARID),
    .m_axi_gmem1_ARLEN(write_U0_m_axi_gmem1_ARLEN),
    .m_axi_gmem1_ARSIZE(write_U0_m_axi_gmem1_ARSIZE),
    .m_axi_gmem1_ARBURST(write_U0_m_axi_gmem1_ARBURST),
    .m_axi_gmem1_ARLOCK(write_U0_m_axi_gmem1_ARLOCK),
    .m_axi_gmem1_ARCACHE(write_U0_m_axi_gmem1_ARCACHE),
    .m_axi_gmem1_ARPROT(write_U0_m_axi_gmem1_ARPROT),
    .m_axi_gmem1_ARQOS(write_U0_m_axi_gmem1_ARQOS),
    .m_axi_gmem1_ARREGION(write_U0_m_axi_gmem1_ARREGION),
    .m_axi_gmem1_ARUSER(write_U0_m_axi_gmem1_ARUSER),
    .m_axi_gmem1_RVALID(1'b0),
    .m_axi_gmem1_RREADY(write_U0_m_axi_gmem1_RREADY),
    .m_axi_gmem1_RDATA(256'd0),
    .m_axi_gmem1_RLAST(1'b0),
    .m_axi_gmem1_RID(1'd0),
    .m_axi_gmem1_RFIFONUM(9'd0),
    .m_axi_gmem1_RUSER(1'd0),
    .m_axi_gmem1_RRESP(2'd0),
    .m_axi_gmem1_BVALID(m_axi_gmem1_BVALID),
    .m_axi_gmem1_BREADY(write_U0_m_axi_gmem1_BREADY),
    .m_axi_gmem1_BRESP(m_axi_gmem1_BRESP),
    .m_axi_gmem1_BID(m_axi_gmem1_BID),
    .m_axi_gmem1_BUSER(m_axi_gmem1_BUSER),
    .xUpdate_dout(xUpdate_c_dout),
    .xUpdate_num_data_valid(xUpdate_c_num_data_valid),
    .xUpdate_fifo_cap(xUpdate_c_fifo_cap),
    .xUpdate_empty_n(xUpdate_c_empty_n),
    .xUpdate_read(write_U0_xUpdate_read),
    .len_assign_loc_dout(len_assign_loc_c_dout),
    .len_assign_loc_num_data_valid(len_assign_loc_c_num_data_valid),
    .len_assign_loc_fifo_cap(len_assign_loc_c_fifo_cap),
    .len_assign_loc_empty_n(len_assign_loc_c_empty_n),
    .len_assign_loc_read(write_U0_len_assign_loc_read)
);

pl_kernel_fifo_w64_d4_S xUpdate_c_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(entry_proc_U0_xUpdate_c_din),
    .if_full_n(xUpdate_c_full_n),
    .if_write(entry_proc_U0_xUpdate_c_write),
    .if_dout(xUpdate_c_dout),
    .if_num_data_valid(xUpdate_c_num_data_valid),
    .if_fifo_cap(xUpdate_c_fifo_cap),
    .if_empty_n(xUpdate_c_empty_n),
    .if_read(write_U0_xUpdate_read)
);

pl_kernel_fifo_w31_d2_S_x len_assign_loc_tmp_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(entry_proc_U0_ap_return_0),
    .if_full_n(len_assign_loc_tmp_channel_full_n),
    .if_write(ap_channel_done_len_assign_loc_tmp_channel),
    .if_dout(len_assign_loc_tmp_channel_dout),
    .if_num_data_valid(len_assign_loc_tmp_channel_num_data_valid),
    .if_fifo_cap(len_assign_loc_tmp_channel_fifo_cap),
    .if_empty_n(len_assign_loc_tmp_channel_empty_n),
    .if_read(read_3_U0_ap_ready)
);

pl_kernel_fifo_w31_d2_S_x len_assign_loc_tmp1_channel_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(entry_proc_U0_ap_return_1),
    .if_full_n(len_assign_loc_tmp1_channel_full_n),
    .if_write(ap_channel_done_len_assign_loc_tmp1_channel),
    .if_dout(len_assign_loc_tmp1_channel_dout),
    .if_num_data_valid(len_assign_loc_tmp1_channel_num_data_valid),
    .if_fifo_cap(len_assign_loc_tmp1_channel_fifo_cap),
    .if_empty_n(len_assign_loc_tmp1_channel_empty_n),
    .if_read(read_4_U0_ap_ready)
);

pl_kernel_fifo_w256_d64_A_x lb_s_i_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(read_3_U0_lb_s_i_din),
    .if_full_n(lb_s_i_full_n),
    .if_write(read_3_U0_lb_s_i_write),
    .if_dout(lb_s_i_dout),
    .if_num_data_valid(lb_s_i_num_data_valid),
    .if_fifo_cap(lb_s_i_fifo_cap),
    .if_empty_n(lb_s_i_empty_n),
    .if_read(projlub_U0_lb_s_i_read)
);

pl_kernel_fifo_w31_d2_S_x len_assign_loc_c1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(read_3_U0_len_assign_loc_c1_din),
    .if_full_n(len_assign_loc_c1_full_n),
    .if_write(read_3_U0_len_assign_loc_c1_write),
    .if_dout(len_assign_loc_c1_dout),
    .if_num_data_valid(len_assign_loc_c1_num_data_valid),
    .if_fifo_cap(len_assign_loc_c1_fifo_cap),
    .if_empty_n(len_assign_loc_c1_empty_n),
    .if_read(projlub_U0_len_assign_loc_read)
);

pl_kernel_fifo_w256_d64_A_x ub_s_i_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(read_4_U0_ub_s_i_din),
    .if_full_n(ub_s_i_full_n),
    .if_write(read_4_U0_ub_s_i_write),
    .if_dout(ub_s_i_dout),
    .if_num_data_valid(ub_s_i_num_data_valid),
    .if_fifo_cap(ub_s_i_fifo_cap),
    .if_empty_n(ub_s_i_empty_n),
    .if_read(projlub_U0_ub_s_i_read)
);

pl_kernel_fifo_w256_d64_A_x xupdate_i_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(projlub_U0_xupdate_i_din),
    .if_full_n(xupdate_i_full_n),
    .if_write(projlub_U0_xupdate_i_write),
    .if_dout(xupdate_i_dout),
    .if_num_data_valid(xupdate_i_num_data_valid),
    .if_fifo_cap(xupdate_i_fifo_cap),
    .if_empty_n(xupdate_i_empty_n),
    .if_read(write_U0_xupdate_i_read)
);

pl_kernel_fifo_w31_d2_S_x len_assign_loc_c_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(projlub_U0_len_assign_loc_c_din),
    .if_full_n(len_assign_loc_c_full_n),
    .if_write(projlub_U0_len_assign_loc_c_write),
    .if_dout(len_assign_loc_c_dout),
    .if_num_data_valid(len_assign_loc_c_num_data_valid),
    .if_fifo_cap(len_assign_loc_c_fifo_cap),
    .if_empty_n(len_assign_loc_c_empty_n),
    .if_read(write_U0_len_assign_loc_read)
);

pl_kernel_start_for_write_U0 start_for_write_U0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_write_U0_din),
    .if_full_n(start_for_write_U0_full_n),
    .if_write(entry_proc_U0_start_write),
    .if_dout(start_for_write_U0_dout),
    .if_empty_n(start_for_write_U0_empty_n),
    .if_read(write_U0_ap_ready)
);

pl_kernel_start_for_projlub_U0 start_for_projlub_U0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_projlub_U0_din),
    .if_full_n(start_for_projlub_U0_full_n),
    .if_write(read_3_U0_start_write),
    .if_dout(start_for_projlub_U0_dout),
    .if_empty_n(start_for_projlub_U0_empty_n),
    .if_read(projlub_U0_ap_ready)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_len_assign_loc_tmp1_channel <= 1'b0;
    end else begin
        if (((entry_proc_U0_ap_done & entry_proc_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_len_assign_loc_tmp1_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_len_assign_loc_tmp1_channel <= ap_sync_channel_write_len_assign_loc_tmp1_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_channel_write_len_assign_loc_tmp_channel <= 1'b0;
    end else begin
        if (((entry_proc_U0_ap_done & entry_proc_U0_ap_continue) == 1'b1)) begin
            ap_sync_reg_channel_write_len_assign_loc_tmp_channel <= 1'b0;
        end else begin
            ap_sync_reg_channel_write_len_assign_loc_tmp_channel <= ap_sync_channel_write_len_assign_loc_tmp_channel;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_entry_proc_U0_ap_ready <= 1'b0;
    end else begin
        if (((ap_sync_ready & ap_start) == 1'b1)) begin
            ap_sync_reg_entry_proc_U0_ap_ready <= 1'b0;
        end else begin
            ap_sync_reg_entry_proc_U0_ap_ready <= ap_sync_entry_proc_U0_ap_ready;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_read_3_U0_ap_ready <= 1'b0;
    end else begin
        if (((ap_sync_ready & ap_start) == 1'b1)) begin
            ap_sync_reg_read_3_U0_ap_ready <= 1'b0;
        end else begin
            ap_sync_reg_read_3_U0_ap_ready <= ap_sync_read_3_U0_ap_ready;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_sync_reg_read_4_U0_ap_ready <= 1'b0;
    end else begin
        if (((ap_sync_ready & ap_start) == 1'b1)) begin
            ap_sync_reg_read_4_U0_ap_ready <= 1'b0;
        end else begin
            ap_sync_reg_read_4_U0_ap_ready <= ap_sync_read_4_U0_ap_ready;
        end
    end
end

assign ap_channel_done_len_assign_loc_tmp1_channel = ((ap_sync_reg_channel_write_len_assign_loc_tmp1_channel ^ 1'b1) & entry_proc_U0_ap_done);

assign ap_channel_done_len_assign_loc_tmp_channel = ((ap_sync_reg_channel_write_len_assign_loc_tmp_channel ^ 1'b1) & entry_proc_U0_ap_done);

assign ap_done = write_U0_ap_done;

assign ap_idle = (write_U0_ap_idle & read_4_U0_ap_idle & read_3_U0_ap_idle & projlub_U0_ap_idle & (len_assign_loc_tmp1_channel_empty_n ^ 1'b1) & (len_assign_loc_tmp_channel_empty_n ^ 1'b1) & entry_proc_U0_ap_idle);

assign ap_ready = ap_sync_ready;

assign ap_sync_channel_write_len_assign_loc_tmp1_channel = ((len_assign_loc_tmp1_channel_full_n & ap_channel_done_len_assign_loc_tmp1_channel) | ap_sync_reg_channel_write_len_assign_loc_tmp1_channel);

assign ap_sync_channel_write_len_assign_loc_tmp_channel = ((len_assign_loc_tmp_channel_full_n & ap_channel_done_len_assign_loc_tmp_channel) | ap_sync_reg_channel_write_len_assign_loc_tmp_channel);

assign ap_sync_entry_proc_U0_ap_ready = (entry_proc_U0_ap_ready | ap_sync_reg_entry_proc_U0_ap_ready);

assign ap_sync_read_3_U0_ap_ready = (read_3_U0_ap_ready | ap_sync_reg_read_3_U0_ap_ready);

assign ap_sync_read_4_U0_ap_ready = (read_4_U0_ap_ready | ap_sync_reg_read_4_U0_ap_ready);

assign ap_sync_ready = (ap_sync_read_4_U0_ap_ready & ap_sync_read_3_U0_ap_ready & ap_sync_entry_proc_U0_ap_ready);

assign entry_proc_U0_ap_continue = (ap_sync_channel_write_len_assign_loc_tmp_channel & ap_sync_channel_write_len_assign_loc_tmp1_channel);

assign entry_proc_U0_ap_start = ((ap_sync_reg_entry_proc_U0_ap_ready ^ 1'b1) & ap_start);

assign len_assign_loc_read = entry_proc_U0_len_assign_loc_read;

assign m_axi_gmem1_ARADDR = 64'd0;

assign m_axi_gmem1_ARBURST = 2'd0;

assign m_axi_gmem1_ARCACHE = 4'd0;

assign m_axi_gmem1_ARID = 1'd0;

assign m_axi_gmem1_ARLEN = 32'd0;

assign m_axi_gmem1_ARLOCK = 2'd0;

assign m_axi_gmem1_ARPROT = 3'd0;

assign m_axi_gmem1_ARQOS = 4'd0;

assign m_axi_gmem1_ARREGION = 4'd0;

assign m_axi_gmem1_ARSIZE = 3'd0;

assign m_axi_gmem1_ARUSER = 1'd0;

assign m_axi_gmem1_ARVALID = 1'b0;

assign m_axi_gmem1_AWADDR = write_U0_m_axi_gmem1_AWADDR;

assign m_axi_gmem1_AWBURST = write_U0_m_axi_gmem1_AWBURST;

assign m_axi_gmem1_AWCACHE = write_U0_m_axi_gmem1_AWCACHE;

assign m_axi_gmem1_AWID = write_U0_m_axi_gmem1_AWID;

assign m_axi_gmem1_AWLEN = write_U0_m_axi_gmem1_AWLEN;

assign m_axi_gmem1_AWLOCK = write_U0_m_axi_gmem1_AWLOCK;

assign m_axi_gmem1_AWPROT = write_U0_m_axi_gmem1_AWPROT;

assign m_axi_gmem1_AWQOS = write_U0_m_axi_gmem1_AWQOS;

assign m_axi_gmem1_AWREGION = write_U0_m_axi_gmem1_AWREGION;

assign m_axi_gmem1_AWSIZE = write_U0_m_axi_gmem1_AWSIZE;

assign m_axi_gmem1_AWUSER = write_U0_m_axi_gmem1_AWUSER;

assign m_axi_gmem1_AWVALID = write_U0_m_axi_gmem1_AWVALID;

assign m_axi_gmem1_BREADY = write_U0_m_axi_gmem1_BREADY;

assign m_axi_gmem1_RREADY = 1'b0;

assign m_axi_gmem1_WDATA = write_U0_m_axi_gmem1_WDATA;

assign m_axi_gmem1_WID = write_U0_m_axi_gmem1_WID;

assign m_axi_gmem1_WLAST = write_U0_m_axi_gmem1_WLAST;

assign m_axi_gmem1_WSTRB = write_U0_m_axi_gmem1_WSTRB;

assign m_axi_gmem1_WUSER = write_U0_m_axi_gmem1_WUSER;

assign m_axi_gmem1_WVALID = write_U0_m_axi_gmem1_WVALID;

assign m_axi_gmem4_ARADDR = read_3_U0_m_axi_gmem4_ARADDR;

assign m_axi_gmem4_ARBURST = read_3_U0_m_axi_gmem4_ARBURST;

assign m_axi_gmem4_ARCACHE = read_3_U0_m_axi_gmem4_ARCACHE;

assign m_axi_gmem4_ARID = read_3_U0_m_axi_gmem4_ARID;

assign m_axi_gmem4_ARLEN = read_3_U0_m_axi_gmem4_ARLEN;

assign m_axi_gmem4_ARLOCK = read_3_U0_m_axi_gmem4_ARLOCK;

assign m_axi_gmem4_ARPROT = read_3_U0_m_axi_gmem4_ARPROT;

assign m_axi_gmem4_ARQOS = read_3_U0_m_axi_gmem4_ARQOS;

assign m_axi_gmem4_ARREGION = read_3_U0_m_axi_gmem4_ARREGION;

assign m_axi_gmem4_ARSIZE = read_3_U0_m_axi_gmem4_ARSIZE;

assign m_axi_gmem4_ARUSER = read_3_U0_m_axi_gmem4_ARUSER;

assign m_axi_gmem4_ARVALID = read_3_U0_m_axi_gmem4_ARVALID;

assign m_axi_gmem4_AWADDR = 64'd0;

assign m_axi_gmem4_AWBURST = 2'd0;

assign m_axi_gmem4_AWCACHE = 4'd0;

assign m_axi_gmem4_AWID = 1'd0;

assign m_axi_gmem4_AWLEN = 32'd0;

assign m_axi_gmem4_AWLOCK = 2'd0;

assign m_axi_gmem4_AWPROT = 3'd0;

assign m_axi_gmem4_AWQOS = 4'd0;

assign m_axi_gmem4_AWREGION = 4'd0;

assign m_axi_gmem4_AWSIZE = 3'd0;

assign m_axi_gmem4_AWUSER = 1'd0;

assign m_axi_gmem4_AWVALID = 1'b0;

assign m_axi_gmem4_BREADY = 1'b0;

assign m_axi_gmem4_RREADY = read_3_U0_m_axi_gmem4_RREADY;

assign m_axi_gmem4_WDATA = 256'd0;

assign m_axi_gmem4_WID = 1'd0;

assign m_axi_gmem4_WLAST = 1'b0;

assign m_axi_gmem4_WSTRB = 32'd0;

assign m_axi_gmem4_WUSER = 1'd0;

assign m_axi_gmem4_WVALID = 1'b0;

assign m_axi_gmem5_ARADDR = read_4_U0_m_axi_gmem5_ARADDR;

assign m_axi_gmem5_ARBURST = read_4_U0_m_axi_gmem5_ARBURST;

assign m_axi_gmem5_ARCACHE = read_4_U0_m_axi_gmem5_ARCACHE;

assign m_axi_gmem5_ARID = read_4_U0_m_axi_gmem5_ARID;

assign m_axi_gmem5_ARLEN = read_4_U0_m_axi_gmem5_ARLEN;

assign m_axi_gmem5_ARLOCK = read_4_U0_m_axi_gmem5_ARLOCK;

assign m_axi_gmem5_ARPROT = read_4_U0_m_axi_gmem5_ARPROT;

assign m_axi_gmem5_ARQOS = read_4_U0_m_axi_gmem5_ARQOS;

assign m_axi_gmem5_ARREGION = read_4_U0_m_axi_gmem5_ARREGION;

assign m_axi_gmem5_ARSIZE = read_4_U0_m_axi_gmem5_ARSIZE;

assign m_axi_gmem5_ARUSER = read_4_U0_m_axi_gmem5_ARUSER;

assign m_axi_gmem5_ARVALID = read_4_U0_m_axi_gmem5_ARVALID;

assign m_axi_gmem5_AWADDR = 64'd0;

assign m_axi_gmem5_AWBURST = 2'd0;

assign m_axi_gmem5_AWCACHE = 4'd0;

assign m_axi_gmem5_AWID = 1'd0;

assign m_axi_gmem5_AWLEN = 32'd0;

assign m_axi_gmem5_AWLOCK = 2'd0;

assign m_axi_gmem5_AWPROT = 3'd0;

assign m_axi_gmem5_AWQOS = 4'd0;

assign m_axi_gmem5_AWREGION = 4'd0;

assign m_axi_gmem5_AWSIZE = 3'd0;

assign m_axi_gmem5_AWUSER = 1'd0;

assign m_axi_gmem5_AWVALID = 1'b0;

assign m_axi_gmem5_BREADY = 1'b0;

assign m_axi_gmem5_RREADY = read_4_U0_m_axi_gmem5_RREADY;

assign m_axi_gmem5_WDATA = 256'd0;

assign m_axi_gmem5_WID = 1'd0;

assign m_axi_gmem5_WLAST = 1'b0;

assign m_axi_gmem5_WSTRB = 32'd0;

assign m_axi_gmem5_WUSER = 1'd0;

assign m_axi_gmem5_WVALID = 1'b0;

assign projlub_U0_ap_continue = 1'b1;

assign projlub_U0_ap_start = start_for_projlub_U0_empty_n;

assign read_3_U0_ap_continue = 1'b1;

assign read_3_U0_ap_start = (len_assign_loc_tmp_channel_empty_n & (ap_sync_reg_read_3_U0_ap_ready ^ 1'b1) & ap_start);

assign read_4_U0_ap_continue = 1'b1;

assign read_4_U0_ap_start = (len_assign_loc_tmp1_channel_empty_n & (ap_sync_reg_read_4_U0_ap_ready ^ 1'b1) & ap_start);

assign start_for_projlub_U0_din = 1'b1;

assign start_for_write_U0_din = 1'b1;

assign temp_read = projlub_U0_temp_read;

assign write_U0_ap_continue = ap_continue;

assign write_U0_ap_start = start_for_write_U0_empty_n;

endmodule //pl_kernel_stage2
