// Seed: 3122661027
module module_0 (
    input supply1 id_0,
    input supply0 id_1,
    output supply1 id_2,
    input supply1 id_3,
    input wire id_4,
    input wand id_5,
    input tri id_6
);
endmodule
module module_1 (
    output uwire id_0,
    output tri0  id_1,
    input  wor   id_2,
    output wand  id_3,
    input  tri1  id_4,
    input  wire  id_5,
    input  wor   id_6,
    input  wor   id_7
);
  assign id_3 = id_4 < 1'h0;
  module_0(
      id_2, id_5, id_3, id_5, id_6, id_4, id_5
  );
endmodule
module module_2 (
    input tri0 id_0,
    output wand id_1,
    input wire id_2,
    output supply1 id_3,
    input supply1 id_4,
    input tri0 id_5,
    output wand id_6,
    output tri1 id_7,
    output tri id_8,
    input supply1 id_9,
    input wand id_10,
    output uwire id_11,
    input tri1 id_12,
    input tri1 id_13,
    input tri0 id_14,
    output supply1 id_15,
    output wor id_16,
    output tri id_17,
    output tri0 id_18
);
  wire id_20;
  module_0(
      id_5, id_14, id_6, id_4, id_4, id_2, id_13
  );
endmodule
