/*******************************************************************************
* File Name: cyfittergnu.inc
* 
* PSoC Creator  4.4
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2020 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu_trm.inc"

/* A0 */
.set A0__0__DR, CYREG_GPIO_PRT1_DR
.set A0__0__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set A0__0__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set A0__0__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set A0__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set A0__0__HSIOM_MASK, 0xF0000000
.set A0__0__HSIOM_SHIFT, 28
.set A0__0__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set A0__0__INTR, CYREG_GPIO_PRT1_INTR
.set A0__0__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set A0__0__INTSTAT, CYREG_GPIO_PRT1_INTR
.set A0__0__MASK, 0x80
.set A0__0__PC, CYREG_GPIO_PRT1_PC
.set A0__0__PC2, CYREG_GPIO_PRT1_PC2
.set A0__0__PORT, 1
.set A0__0__PS, CYREG_GPIO_PRT1_PS
.set A0__0__SHIFT, 7
.set A0__DR, CYREG_GPIO_PRT1_DR
.set A0__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set A0__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set A0__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set A0__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set A0__INTR, CYREG_GPIO_PRT1_INTR
.set A0__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set A0__INTSTAT, CYREG_GPIO_PRT1_INTR
.set A0__MASK, 0x80
.set A0__PC, CYREG_GPIO_PRT1_PC
.set A0__PC2, CYREG_GPIO_PRT1_PC2
.set A0__PORT, 1
.set A0__PS, CYREG_GPIO_PRT1_PS
.set A0__SHIFT, 7

/* A1 */
.set A1__0__DR, CYREG_GPIO_PRT1_DR
.set A1__0__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set A1__0__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set A1__0__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set A1__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set A1__0__HSIOM_MASK, 0x000F0000
.set A1__0__HSIOM_SHIFT, 16
.set A1__0__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set A1__0__INTR, CYREG_GPIO_PRT1_INTR
.set A1__0__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set A1__0__INTSTAT, CYREG_GPIO_PRT1_INTR
.set A1__0__MASK, 0x10
.set A1__0__PC, CYREG_GPIO_PRT1_PC
.set A1__0__PC2, CYREG_GPIO_PRT1_PC2
.set A1__0__PORT, 1
.set A1__0__PS, CYREG_GPIO_PRT1_PS
.set A1__0__SHIFT, 4
.set A1__DR, CYREG_GPIO_PRT1_DR
.set A1__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set A1__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set A1__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set A1__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set A1__INTR, CYREG_GPIO_PRT1_INTR
.set A1__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set A1__INTSTAT, CYREG_GPIO_PRT1_INTR
.set A1__MASK, 0x10
.set A1__PC, CYREG_GPIO_PRT1_PC
.set A1__PC2, CYREG_GPIO_PRT1_PC2
.set A1__PORT, 1
.set A1__PS, CYREG_GPIO_PRT1_PS
.set A1__SHIFT, 4

/* A2 */
.set A2__0__DR, CYREG_GPIO_PRT3_DR
.set A2__0__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set A2__0__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set A2__0__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set A2__0__HSIOM, CYREG_HSIOM_PORT_SEL3
.set A2__0__HSIOM_MASK, 0xF0000000
.set A2__0__HSIOM_SHIFT, 28
.set A2__0__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set A2__0__INTR, CYREG_GPIO_PRT3_INTR
.set A2__0__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set A2__0__INTSTAT, CYREG_GPIO_PRT3_INTR
.set A2__0__MASK, 0x80
.set A2__0__PC, CYREG_GPIO_PRT3_PC
.set A2__0__PC2, CYREG_GPIO_PRT3_PC2
.set A2__0__PORT, 3
.set A2__0__PS, CYREG_GPIO_PRT3_PS
.set A2__0__SHIFT, 7
.set A2__DR, CYREG_GPIO_PRT3_DR
.set A2__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set A2__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set A2__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set A2__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set A2__INTR, CYREG_GPIO_PRT3_INTR
.set A2__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set A2__INTSTAT, CYREG_GPIO_PRT3_INTR
.set A2__MASK, 0x80
.set A2__PC, CYREG_GPIO_PRT3_PC
.set A2__PC2, CYREG_GPIO_PRT3_PC2
.set A2__PORT, 3
.set A2__PS, CYREG_GPIO_PRT3_PS
.set A2__SHIFT, 7

/* A3 */
.set A3__0__DR, CYREG_GPIO_PRT3_DR
.set A3__0__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set A3__0__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set A3__0__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set A3__0__HSIOM, CYREG_HSIOM_PORT_SEL3
.set A3__0__HSIOM_MASK, 0x0000000F
.set A3__0__HSIOM_SHIFT, 0
.set A3__0__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set A3__0__INTR, CYREG_GPIO_PRT3_INTR
.set A3__0__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set A3__0__INTSTAT, CYREG_GPIO_PRT3_INTR
.set A3__0__MASK, 0x01
.set A3__0__PC, CYREG_GPIO_PRT3_PC
.set A3__0__PC2, CYREG_GPIO_PRT3_PC2
.set A3__0__PORT, 3
.set A3__0__PS, CYREG_GPIO_PRT3_PS
.set A3__0__SHIFT, 0
.set A3__DR, CYREG_GPIO_PRT3_DR
.set A3__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set A3__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set A3__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set A3__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set A3__INTR, CYREG_GPIO_PRT3_INTR
.set A3__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set A3__INTSTAT, CYREG_GPIO_PRT3_INTR
.set A3__MASK, 0x01
.set A3__PC, CYREG_GPIO_PRT3_PC
.set A3__PC2, CYREG_GPIO_PRT3_PC2
.set A3__PORT, 3
.set A3__PS, CYREG_GPIO_PRT3_PS
.set A3__SHIFT, 0

/* A4 */
.set A4__0__DR, CYREG_GPIO_PRT0_DR
.set A4__0__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set A4__0__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set A4__0__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set A4__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set A4__0__HSIOM_MASK, 0x0000F000
.set A4__0__HSIOM_SHIFT, 12
.set A4__0__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set A4__0__INTR, CYREG_GPIO_PRT0_INTR
.set A4__0__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set A4__0__INTSTAT, CYREG_GPIO_PRT0_INTR
.set A4__0__MASK, 0x08
.set A4__0__PC, CYREG_GPIO_PRT0_PC
.set A4__0__PC2, CYREG_GPIO_PRT0_PC2
.set A4__0__PORT, 0
.set A4__0__PS, CYREG_GPIO_PRT0_PS
.set A4__0__SHIFT, 3
.set A4__DR, CYREG_GPIO_PRT0_DR
.set A4__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set A4__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set A4__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set A4__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set A4__INTR, CYREG_GPIO_PRT0_INTR
.set A4__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set A4__INTSTAT, CYREG_GPIO_PRT0_INTR
.set A4__MASK, 0x08
.set A4__PC, CYREG_GPIO_PRT0_PC
.set A4__PC2, CYREG_GPIO_PRT0_PC2
.set A4__PORT, 0
.set A4__PS, CYREG_GPIO_PRT0_PS
.set A4__SHIFT, 3

/* ADC */
.set ADC_AdcInput__0__DR, CYREG_GPIO_PRT0_DR
.set ADC_AdcInput__0__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set ADC_AdcInput__0__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set ADC_AdcInput__0__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set ADC_AdcInput__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set ADC_AdcInput__0__HSIOM_MASK, 0xF0000000
.set ADC_AdcInput__0__HSIOM_SHIFT, 28
.set ADC_AdcInput__0__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set ADC_AdcInput__0__INTR, CYREG_GPIO_PRT0_INTR
.set ADC_AdcInput__0__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set ADC_AdcInput__0__INTSTAT, CYREG_GPIO_PRT0_INTR
.set ADC_AdcInput__0__MASK, 0x80
.set ADC_AdcInput__0__PC, CYREG_GPIO_PRT0_PC
.set ADC_AdcInput__0__PC2, CYREG_GPIO_PRT0_PC2
.set ADC_AdcInput__0__PORT, 0
.set ADC_AdcInput__0__PS, CYREG_GPIO_PRT0_PS
.set ADC_AdcInput__0__SHIFT, 7
.set ADC_AdcInput__1__DR, CYREG_GPIO_PRT0_DR
.set ADC_AdcInput__1__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set ADC_AdcInput__1__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set ADC_AdcInput__1__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set ADC_AdcInput__1__HSIOM, CYREG_HSIOM_PORT_SEL0
.set ADC_AdcInput__1__HSIOM_MASK, 0x0F000000
.set ADC_AdcInput__1__HSIOM_SHIFT, 24
.set ADC_AdcInput__1__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set ADC_AdcInput__1__INTR, CYREG_GPIO_PRT0_INTR
.set ADC_AdcInput__1__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set ADC_AdcInput__1__INTSTAT, CYREG_GPIO_PRT0_INTR
.set ADC_AdcInput__1__MASK, 0x40
.set ADC_AdcInput__1__PC, CYREG_GPIO_PRT0_PC
.set ADC_AdcInput__1__PC2, CYREG_GPIO_PRT0_PC2
.set ADC_AdcInput__1__PORT, 0
.set ADC_AdcInput__1__PS, CYREG_GPIO_PRT0_PS
.set ADC_AdcInput__1__SHIFT, 6
.set ADC_AdcInput__2__DR, CYREG_GPIO_PRT4_DR
.set ADC_AdcInput__2__DR_CLR, CYREG_GPIO_PRT4_DR_CLR
.set ADC_AdcInput__2__DR_INV, CYREG_GPIO_PRT4_DR_INV
.set ADC_AdcInput__2__DR_SET, CYREG_GPIO_PRT4_DR_SET
.set ADC_AdcInput__2__HSIOM, CYREG_HSIOM_PORT_SEL4
.set ADC_AdcInput__2__HSIOM_MASK, 0x00000F00
.set ADC_AdcInput__2__HSIOM_SHIFT, 8
.set ADC_AdcInput__2__INTCFG, CYREG_GPIO_PRT4_INTR_CFG
.set ADC_AdcInput__2__INTR, CYREG_GPIO_PRT4_INTR
.set ADC_AdcInput__2__INTR_CFG, CYREG_GPIO_PRT4_INTR_CFG
.set ADC_AdcInput__2__INTSTAT, CYREG_GPIO_PRT4_INTR
.set ADC_AdcInput__2__MASK, 0x04
.set ADC_AdcInput__2__PC, CYREG_GPIO_PRT4_PC
.set ADC_AdcInput__2__PC2, CYREG_GPIO_PRT4_PC2
.set ADC_AdcInput__2__PORT, 4
.set ADC_AdcInput__2__PS, CYREG_GPIO_PRT4_PS
.set ADC_AdcInput__2__SHIFT, 2
.set ADC_AdcInput__3__DR, CYREG_GPIO_PRT2_DR
.set ADC_AdcInput__3__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set ADC_AdcInput__3__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set ADC_AdcInput__3__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set ADC_AdcInput__3__HSIOM, CYREG_HSIOM_PORT_SEL2
.set ADC_AdcInput__3__HSIOM_MASK, 0x00F00000
.set ADC_AdcInput__3__HSIOM_SHIFT, 20
.set ADC_AdcInput__3__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set ADC_AdcInput__3__INTR, CYREG_GPIO_PRT2_INTR
.set ADC_AdcInput__3__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set ADC_AdcInput__3__INTSTAT, CYREG_GPIO_PRT2_INTR
.set ADC_AdcInput__3__MASK, 0x20
.set ADC_AdcInput__3__PC, CYREG_GPIO_PRT2_PC
.set ADC_AdcInput__3__PC2, CYREG_GPIO_PRT2_PC2
.set ADC_AdcInput__3__PORT, 2
.set ADC_AdcInput__3__PS, CYREG_GPIO_PRT2_PS
.set ADC_AdcInput__3__SHIFT, 5
.set ADC_AdcInput__Ch0__DR, CYREG_GPIO_PRT0_DR
.set ADC_AdcInput__Ch0__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set ADC_AdcInput__Ch0__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set ADC_AdcInput__Ch0__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set ADC_AdcInput__Ch0__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set ADC_AdcInput__Ch0__INTR, CYREG_GPIO_PRT0_INTR
.set ADC_AdcInput__Ch0__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set ADC_AdcInput__Ch0__INTSTAT, CYREG_GPIO_PRT0_INTR
.set ADC_AdcInput__Ch0__MASK, 0x80
.set ADC_AdcInput__Ch0__PC, CYREG_GPIO_PRT0_PC
.set ADC_AdcInput__Ch0__PC2, CYREG_GPIO_PRT0_PC2
.set ADC_AdcInput__Ch0__PORT, 0
.set ADC_AdcInput__Ch0__PS, CYREG_GPIO_PRT0_PS
.set ADC_AdcInput__Ch0__SHIFT, 7
.set ADC_AdcInput__Ch1__DR, CYREG_GPIO_PRT0_DR
.set ADC_AdcInput__Ch1__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set ADC_AdcInput__Ch1__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set ADC_AdcInput__Ch1__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set ADC_AdcInput__Ch1__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set ADC_AdcInput__Ch1__INTR, CYREG_GPIO_PRT0_INTR
.set ADC_AdcInput__Ch1__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set ADC_AdcInput__Ch1__INTSTAT, CYREG_GPIO_PRT0_INTR
.set ADC_AdcInput__Ch1__MASK, 0x40
.set ADC_AdcInput__Ch1__PC, CYREG_GPIO_PRT0_PC
.set ADC_AdcInput__Ch1__PC2, CYREG_GPIO_PRT0_PC2
.set ADC_AdcInput__Ch1__PORT, 0
.set ADC_AdcInput__Ch1__PS, CYREG_GPIO_PRT0_PS
.set ADC_AdcInput__Ch1__SHIFT, 6
.set ADC_AdcInput__Ch2__DR, CYREG_GPIO_PRT4_DR
.set ADC_AdcInput__Ch2__DR_CLR, CYREG_GPIO_PRT4_DR_CLR
.set ADC_AdcInput__Ch2__DR_INV, CYREG_GPIO_PRT4_DR_INV
.set ADC_AdcInput__Ch2__DR_SET, CYREG_GPIO_PRT4_DR_SET
.set ADC_AdcInput__Ch2__INTCFG, CYREG_GPIO_PRT4_INTR_CFG
.set ADC_AdcInput__Ch2__INTR, CYREG_GPIO_PRT4_INTR
.set ADC_AdcInput__Ch2__INTR_CFG, CYREG_GPIO_PRT4_INTR_CFG
.set ADC_AdcInput__Ch2__INTSTAT, CYREG_GPIO_PRT4_INTR
.set ADC_AdcInput__Ch2__MASK, 0x04
.set ADC_AdcInput__Ch2__PC, CYREG_GPIO_PRT4_PC
.set ADC_AdcInput__Ch2__PC2, CYREG_GPIO_PRT4_PC2
.set ADC_AdcInput__Ch2__PORT, 4
.set ADC_AdcInput__Ch2__PS, CYREG_GPIO_PRT4_PS
.set ADC_AdcInput__Ch2__SHIFT, 2
.set ADC_AdcInput__Ch3__DR, CYREG_GPIO_PRT2_DR
.set ADC_AdcInput__Ch3__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set ADC_AdcInput__Ch3__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set ADC_AdcInput__Ch3__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set ADC_AdcInput__Ch3__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set ADC_AdcInput__Ch3__INTR, CYREG_GPIO_PRT2_INTR
.set ADC_AdcInput__Ch3__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set ADC_AdcInput__Ch3__INTSTAT, CYREG_GPIO_PRT2_INTR
.set ADC_AdcInput__Ch3__MASK, 0x20
.set ADC_AdcInput__Ch3__PC, CYREG_GPIO_PRT2_PC
.set ADC_AdcInput__Ch3__PC2, CYREG_GPIO_PRT2_PC2
.set ADC_AdcInput__Ch3__PORT, 2
.set ADC_AdcInput__Ch3__PS, CYREG_GPIO_PRT2_PS
.set ADC_AdcInput__Ch3__SHIFT, 5
.set ADC_CSD__ADC_CTL, CYREG_CSD_ADC_CTL
.set ADC_CSD__CMOD_PAD, 1
.set ADC_CSD__CSD_CONFIG, CYREG_CSD_CONFIG
.set ADC_CSD__CSD_INTR, CYREG_CSD_INTR
.set ADC_CSD__CSD_INTR_SET, CYREG_CSD_INTR_SET
.set ADC_CSD__CSD_NUMBER, 0
.set ADC_CSD__CSD_STATUS, CYREG_CSD_STATUS
.set ADC_CSD__CSDCMP, CYREG_CSD_CSDCMP
.set ADC_CSD__CSH_TANK_PAD, 2
.set ADC_CSD__CSHIELD_PAD, 4
.set ADC_CSD__HSCMP, CYREG_CSD_HSCMP
.set ADC_CSD__INTR_MASK, CYREG_CSD_INTR_MASK
.set ADC_CSD__REFGEN, CYREG_CSD_REFGEN
.set ADC_CSD__RESULT_VAL1, CYREG_CSD_RESULT_VAL1
.set ADC_CSD__RESULT_VAL2, CYREG_CSD_RESULT_VAL2
.set ADC_CSD__SENSE_DUTY, CYREG_CSD_SENSE_DUTY
.set ADC_CSD__SENSE_PERIOD, CYREG_CSD_SENSE_PERIOD
.set ADC_CSD__SEQ_INIT_CNT, CYREG_CSD_SEQ_INIT_CNT
.set ADC_CSD__SEQ_NORM_CNT, CYREG_CSD_SEQ_NORM_CNT
.set ADC_CSD__SEQ_START, CYREG_CSD_SEQ_START
.set ADC_CSD__SEQ_TIME, CYREG_CSD_SEQ_TIME
.set ADC_CSD__SW_AMUXBUF_SEL, CYREG_CSD_SW_AMUXBUF_SEL
.set ADC_CSD__SW_BYP_SEL, CYREG_CSD_SW_BYP_SEL
.set ADC_CSD__SW_CMP_N_SEL, CYREG_CSD_SW_CMP_N_SEL
.set ADC_CSD__SW_CMP_P_SEL, CYREG_CSD_SW_CMP_P_SEL
.set ADC_CSD__SW_DSI_SEL, CYREG_CSD_SW_DSI_SEL
.set ADC_CSD__SW_FW_MOD_SEL, CYREG_CSD_SW_FW_MOD_SEL
.set ADC_CSD__SW_FW_TANK_SEL, CYREG_CSD_SW_FW_TANK_SEL
.set ADC_CSD__SW_HS_N_SEL, CYREG_CSD_SW_HS_N_SEL
.set ADC_CSD__SW_HS_P_SEL, CYREG_CSD_SW_HS_P_SEL
.set ADC_CSD__SW_REFGEN_SEL, CYREG_CSD_SW_REFGEN_SEL
.set ADC_CSD__SW_RES, CYREG_CSD_SW_RES
.set ADC_CSD__SW_SHIELD_SEL, CYREG_CSD_SW_SHIELD_SEL
.set ADC_CSD__VREF_EXT_PAD, 8
.set ADC_IDACComp__CONFIG, CYREG_CSD_CONFIG
.set ADC_IDACComp__IDAC, CYREG_CSD_IDACB
.set ADC_IDACComp__POSITION, 1
.set ADC_ISR__INTC_CLR_EN_REG, CYREG_CM0P_ICER
.set ADC_ISR__INTC_CLR_PD_REG, CYREG_CM0P_ICPR
.set ADC_ISR__INTC_MASK, 0x400
.set ADC_ISR__INTC_NUMBER, 10
.set ADC_ISR__INTC_PRIOR_MASK, 0xC00000
.set ADC_ISR__INTC_PRIOR_NUM, 3
.set ADC_ISR__INTC_PRIOR_REG, CYREG_CM0P_IPR2
.set ADC_ISR__INTC_SET_EN_REG, CYREG_CM0P_ISER
.set ADC_ISR__INTC_SET_PD_REG, CYREG_CM0P_ISPR
.set ADC_ModClk__CTRL_REGISTER, CYREG_PERI_PCLK_CTL2
.set ADC_ModClk__DIV_ID, 0x00000040
.set ADC_ModClk__DIV_REGISTER, CYREG_PERI_DIV_16_CTL0
.set ADC_ModClk__PA_DIV_ID, 0x000000FF

/* CLK */
.set CLK__0__DR, CYREG_GPIO_PRT3_DR
.set CLK__0__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set CLK__0__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set CLK__0__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set CLK__0__HSIOM, CYREG_HSIOM_PORT_SEL3
.set CLK__0__HSIOM_MASK, 0x0F000000
.set CLK__0__HSIOM_SHIFT, 24
.set CLK__0__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set CLK__0__INTR, CYREG_GPIO_PRT3_INTR
.set CLK__0__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set CLK__0__INTSTAT, CYREG_GPIO_PRT3_INTR
.set CLK__0__MASK, 0x40
.set CLK__0__PC, CYREG_GPIO_PRT3_PC
.set CLK__0__PC2, CYREG_GPIO_PRT3_PC2
.set CLK__0__PORT, 3
.set CLK__0__PS, CYREG_GPIO_PRT3_PS
.set CLK__0__SHIFT, 6
.set CLK__DR, CYREG_GPIO_PRT3_DR
.set CLK__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set CLK__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set CLK__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set CLK__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set CLK__INTR, CYREG_GPIO_PRT3_INTR
.set CLK__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set CLK__INTSTAT, CYREG_GPIO_PRT3_INTR
.set CLK__MASK, 0x40
.set CLK__PC, CYREG_GPIO_PRT3_PC
.set CLK__PC2, CYREG_GPIO_PRT3_PC2
.set CLK__PORT, 3
.set CLK__PS, CYREG_GPIO_PRT3_PS
.set CLK__SHIFT, 6

/* ENC */
.set ENC_cy_m0s8_tcpwm_1__CC, CYREG_TCPWM_CNT1_CC
.set ENC_cy_m0s8_tcpwm_1__CC_BUFF, CYREG_TCPWM_CNT1_CC_BUFF
.set ENC_cy_m0s8_tcpwm_1__COUNTER, CYREG_TCPWM_CNT1_COUNTER
.set ENC_cy_m0s8_tcpwm_1__CTRL, CYREG_TCPWM_CNT1_CTRL
.set ENC_cy_m0s8_tcpwm_1__INTR, CYREG_TCPWM_CNT1_INTR
.set ENC_cy_m0s8_tcpwm_1__INTR_MASK, CYREG_TCPWM_CNT1_INTR_MASK
.set ENC_cy_m0s8_tcpwm_1__INTR_MASKED, CYREG_TCPWM_CNT1_INTR_MASKED
.set ENC_cy_m0s8_tcpwm_1__INTR_SET, CYREG_TCPWM_CNT1_INTR_SET
.set ENC_cy_m0s8_tcpwm_1__PERIOD, CYREG_TCPWM_CNT1_PERIOD
.set ENC_cy_m0s8_tcpwm_1__PERIOD_BUFF, CYREG_TCPWM_CNT1_PERIOD_BUFF
.set ENC_cy_m0s8_tcpwm_1__STATUS, CYREG_TCPWM_CNT1_STATUS
.set ENC_cy_m0s8_tcpwm_1__TCPWM_CMD, CYREG_TCPWM_CMD
.set ENC_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK, 0x02
.set ENC_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT, 1
.set ENC_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK, 0x200
.set ENC_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT, 9
.set ENC_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK, 0x2000000
.set ENC_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT, 25
.set ENC_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK, 0x20000
.set ENC_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT, 17
.set ENC_cy_m0s8_tcpwm_1__TCPWM_CTRL, CYREG_TCPWM_CTRL
.set ENC_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK, 0x02
.set ENC_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT, 1
.set ENC_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE, CYREG_TCPWM_INTR_CAUSE
.set ENC_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK, 0x02
.set ENC_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT, 1
.set ENC_cy_m0s8_tcpwm_1__TCPWM_NUMBER, 1
.set ENC_cy_m0s8_tcpwm_1__TR_CTRL0, CYREG_TCPWM_CNT1_TR_CTRL0
.set ENC_cy_m0s8_tcpwm_1__TR_CTRL1, CYREG_TCPWM_CNT1_TR_CTRL1
.set ENC_cy_m0s8_tcpwm_1__TR_CTRL2, CYREG_TCPWM_CNT1_TR_CTRL2

/* UART */
.set UART_rx__0__DR, CYREG_GPIO_PRT1_DR
.set UART_rx__0__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set UART_rx__0__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set UART_rx__0__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set UART_rx__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set UART_rx__0__HSIOM_GPIO, 0
.set UART_rx__0__HSIOM_I2C, 14
.set UART_rx__0__HSIOM_I2C_SCL, 14
.set UART_rx__0__HSIOM_MASK, 0x0000000F
.set UART_rx__0__HSIOM_SHIFT, 0
.set UART_rx__0__HSIOM_SPI, 15
.set UART_rx__0__HSIOM_SPI_MOSI, 15
.set UART_rx__0__HSIOM_UART, 9
.set UART_rx__0__HSIOM_UART_RX, 9
.set UART_rx__0__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set UART_rx__0__INTR, CYREG_GPIO_PRT1_INTR
.set UART_rx__0__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set UART_rx__0__INTSTAT, CYREG_GPIO_PRT1_INTR
.set UART_rx__0__MASK, 0x01
.set UART_rx__0__PC, CYREG_GPIO_PRT1_PC
.set UART_rx__0__PC2, CYREG_GPIO_PRT1_PC2
.set UART_rx__0__PORT, 1
.set UART_rx__0__PS, CYREG_GPIO_PRT1_PS
.set UART_rx__0__SHIFT, 0
.set UART_rx__DR, CYREG_GPIO_PRT1_DR
.set UART_rx__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set UART_rx__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set UART_rx__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set UART_rx__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set UART_rx__INTR, CYREG_GPIO_PRT1_INTR
.set UART_rx__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set UART_rx__INTSTAT, CYREG_GPIO_PRT1_INTR
.set UART_rx__MASK, 0x01
.set UART_rx__PC, CYREG_GPIO_PRT1_PC
.set UART_rx__PC2, CYREG_GPIO_PRT1_PC2
.set UART_rx__PORT, 1
.set UART_rx__PS, CYREG_GPIO_PRT1_PS
.set UART_rx__SHIFT, 0
.set UART_SCB__CTRL, CYREG_SCB0_CTRL
.set UART_SCB__EZ_DATA0, CYREG_SCB0_EZ_DATA0
.set UART_SCB__EZ_DATA1, CYREG_SCB0_EZ_DATA1
.set UART_SCB__EZ_DATA10, CYREG_SCB0_EZ_DATA10
.set UART_SCB__EZ_DATA11, CYREG_SCB0_EZ_DATA11
.set UART_SCB__EZ_DATA12, CYREG_SCB0_EZ_DATA12
.set UART_SCB__EZ_DATA13, CYREG_SCB0_EZ_DATA13
.set UART_SCB__EZ_DATA14, CYREG_SCB0_EZ_DATA14
.set UART_SCB__EZ_DATA15, CYREG_SCB0_EZ_DATA15
.set UART_SCB__EZ_DATA16, CYREG_SCB0_EZ_DATA16
.set UART_SCB__EZ_DATA17, CYREG_SCB0_EZ_DATA17
.set UART_SCB__EZ_DATA18, CYREG_SCB0_EZ_DATA18
.set UART_SCB__EZ_DATA19, CYREG_SCB0_EZ_DATA19
.set UART_SCB__EZ_DATA2, CYREG_SCB0_EZ_DATA2
.set UART_SCB__EZ_DATA20, CYREG_SCB0_EZ_DATA20
.set UART_SCB__EZ_DATA21, CYREG_SCB0_EZ_DATA21
.set UART_SCB__EZ_DATA22, CYREG_SCB0_EZ_DATA22
.set UART_SCB__EZ_DATA23, CYREG_SCB0_EZ_DATA23
.set UART_SCB__EZ_DATA24, CYREG_SCB0_EZ_DATA24
.set UART_SCB__EZ_DATA25, CYREG_SCB0_EZ_DATA25
.set UART_SCB__EZ_DATA26, CYREG_SCB0_EZ_DATA26
.set UART_SCB__EZ_DATA27, CYREG_SCB0_EZ_DATA27
.set UART_SCB__EZ_DATA28, CYREG_SCB0_EZ_DATA28
.set UART_SCB__EZ_DATA29, CYREG_SCB0_EZ_DATA29
.set UART_SCB__EZ_DATA3, CYREG_SCB0_EZ_DATA3
.set UART_SCB__EZ_DATA30, CYREG_SCB0_EZ_DATA30
.set UART_SCB__EZ_DATA31, CYREG_SCB0_EZ_DATA31
.set UART_SCB__EZ_DATA4, CYREG_SCB0_EZ_DATA4
.set UART_SCB__EZ_DATA5, CYREG_SCB0_EZ_DATA5
.set UART_SCB__EZ_DATA6, CYREG_SCB0_EZ_DATA6
.set UART_SCB__EZ_DATA7, CYREG_SCB0_EZ_DATA7
.set UART_SCB__EZ_DATA8, CYREG_SCB0_EZ_DATA8
.set UART_SCB__EZ_DATA9, CYREG_SCB0_EZ_DATA9
.set UART_SCB__I2C_CFG, CYREG_SCB0_I2C_CFG
.set UART_SCB__I2C_CTRL, CYREG_SCB0_I2C_CTRL
.set UART_SCB__I2C_M_CMD, CYREG_SCB0_I2C_M_CMD
.set UART_SCB__I2C_S_CMD, CYREG_SCB0_I2C_S_CMD
.set UART_SCB__I2C_STATUS, CYREG_SCB0_I2C_STATUS
.set UART_SCB__INTR_CAUSE, CYREG_SCB0_INTR_CAUSE
.set UART_SCB__INTR_I2C_EC, CYREG_SCB0_INTR_I2C_EC
.set UART_SCB__INTR_I2C_EC_MASK, CYREG_SCB0_INTR_I2C_EC_MASK
.set UART_SCB__INTR_I2C_EC_MASKED, CYREG_SCB0_INTR_I2C_EC_MASKED
.set UART_SCB__INTR_M, CYREG_SCB0_INTR_M
.set UART_SCB__INTR_M_MASK, CYREG_SCB0_INTR_M_MASK
.set UART_SCB__INTR_M_MASKED, CYREG_SCB0_INTR_M_MASKED
.set UART_SCB__INTR_M_SET, CYREG_SCB0_INTR_M_SET
.set UART_SCB__INTR_RX, CYREG_SCB0_INTR_RX
.set UART_SCB__INTR_RX_MASK, CYREG_SCB0_INTR_RX_MASK
.set UART_SCB__INTR_RX_MASKED, CYREG_SCB0_INTR_RX_MASKED
.set UART_SCB__INTR_RX_SET, CYREG_SCB0_INTR_RX_SET
.set UART_SCB__INTR_S, CYREG_SCB0_INTR_S
.set UART_SCB__INTR_S_MASK, CYREG_SCB0_INTR_S_MASK
.set UART_SCB__INTR_S_MASKED, CYREG_SCB0_INTR_S_MASKED
.set UART_SCB__INTR_S_SET, CYREG_SCB0_INTR_S_SET
.set UART_SCB__INTR_SPI_EC, CYREG_SCB0_INTR_SPI_EC
.set UART_SCB__INTR_SPI_EC_MASK, CYREG_SCB0_INTR_SPI_EC_MASK
.set UART_SCB__INTR_SPI_EC_MASKED, CYREG_SCB0_INTR_SPI_EC_MASKED
.set UART_SCB__INTR_TX, CYREG_SCB0_INTR_TX
.set UART_SCB__INTR_TX_MASK, CYREG_SCB0_INTR_TX_MASK
.set UART_SCB__INTR_TX_MASKED, CYREG_SCB0_INTR_TX_MASKED
.set UART_SCB__INTR_TX_SET, CYREG_SCB0_INTR_TX_SET
.set UART_SCB__RX_CTRL, CYREG_SCB0_RX_CTRL
.set UART_SCB__RX_FIFO_CTRL, CYREG_SCB0_RX_FIFO_CTRL
.set UART_SCB__RX_FIFO_RD, CYREG_SCB0_RX_FIFO_RD
.set UART_SCB__RX_FIFO_RD_SILENT, CYREG_SCB0_RX_FIFO_RD_SILENT
.set UART_SCB__RX_FIFO_STATUS, CYREG_SCB0_RX_FIFO_STATUS
.set UART_SCB__RX_MATCH, CYREG_SCB0_RX_MATCH
.set UART_SCB__SPI_CTRL, CYREG_SCB0_SPI_CTRL
.set UART_SCB__SPI_STATUS, CYREG_SCB0_SPI_STATUS
.set UART_SCB__SS0_POSISTION, 0
.set UART_SCB__SS1_POSISTION, 1
.set UART_SCB__SS2_POSISTION, 2
.set UART_SCB__SS3_POSISTION, 3
.set UART_SCB__STATUS, CYREG_SCB0_STATUS
.set UART_SCB__TX_CTRL, CYREG_SCB0_TX_CTRL
.set UART_SCB__TX_FIFO_CTRL, CYREG_SCB0_TX_FIFO_CTRL
.set UART_SCB__TX_FIFO_STATUS, CYREG_SCB0_TX_FIFO_STATUS
.set UART_SCB__TX_FIFO_WR, CYREG_SCB0_TX_FIFO_WR
.set UART_SCB__UART_CTRL, CYREG_SCB0_UART_CTRL
.set UART_SCB__UART_FLOW_CTRL, CYREG_SCB0_UART_FLOW_CTRL
.set UART_SCB__UART_RX_CTRL, CYREG_SCB0_UART_RX_CTRL
.set UART_SCB__UART_RX_STATUS, CYREG_SCB0_UART_RX_STATUS
.set UART_SCB__UART_TX_CTRL, CYREG_SCB0_UART_TX_CTRL
.set UART_SCB_IRQ__INTC_CLR_EN_REG, CYREG_CM0P_ICER
.set UART_SCB_IRQ__INTC_CLR_PD_REG, CYREG_CM0P_ICPR
.set UART_SCB_IRQ__INTC_MASK, 0x80
.set UART_SCB_IRQ__INTC_NUMBER, 7
.set UART_SCB_IRQ__INTC_PRIOR_MASK, 0xC0000000
.set UART_SCB_IRQ__INTC_PRIOR_NUM, 3
.set UART_SCB_IRQ__INTC_PRIOR_REG, CYREG_CM0P_IPR1
.set UART_SCB_IRQ__INTC_SET_EN_REG, CYREG_CM0P_ISER
.set UART_SCB_IRQ__INTC_SET_PD_REG, CYREG_CM0P_ISPR
.set UART_SCBCLK__CTRL_REGISTER, CYREG_PERI_PCLK_CTL0
.set UART_SCBCLK__DIV_ID, 0x00000043
.set UART_SCBCLK__DIV_REGISTER, CYREG_PERI_DIV_16_CTL3
.set UART_SCBCLK__PA_DIV_ID, 0x000000FF
.set UART_tx__0__DR, CYREG_GPIO_PRT1_DR
.set UART_tx__0__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set UART_tx__0__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set UART_tx__0__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set UART_tx__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set UART_tx__0__HSIOM_GPIO, 0
.set UART_tx__0__HSIOM_I2C, 14
.set UART_tx__0__HSIOM_I2C_SDA, 14
.set UART_tx__0__HSIOM_MASK, 0x000000F0
.set UART_tx__0__HSIOM_SHIFT, 4
.set UART_tx__0__HSIOM_SPI, 15
.set UART_tx__0__HSIOM_SPI_MISO, 15
.set UART_tx__0__HSIOM_UART, 9
.set UART_tx__0__HSIOM_UART_TX, 9
.set UART_tx__0__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set UART_tx__0__INTR, CYREG_GPIO_PRT1_INTR
.set UART_tx__0__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set UART_tx__0__INTSTAT, CYREG_GPIO_PRT1_INTR
.set UART_tx__0__MASK, 0x02
.set UART_tx__0__PC, CYREG_GPIO_PRT1_PC
.set UART_tx__0__PC2, CYREG_GPIO_PRT1_PC2
.set UART_tx__0__PORT, 1
.set UART_tx__0__PS, CYREG_GPIO_PRT1_PS
.set UART_tx__0__SHIFT, 1
.set UART_tx__DR, CYREG_GPIO_PRT1_DR
.set UART_tx__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set UART_tx__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set UART_tx__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set UART_tx__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set UART_tx__INTR, CYREG_GPIO_PRT1_INTR
.set UART_tx__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set UART_tx__INTSTAT, CYREG_GPIO_PRT1_INTR
.set UART_tx__MASK, 0x02
.set UART_tx__PC, CYREG_GPIO_PRT1_PC
.set UART_tx__PC2, CYREG_GPIO_PRT1_PC2
.set UART_tx__PORT, 1
.set UART_tx__PS, CYREG_GPIO_PRT1_PS
.set UART_tx__SHIFT, 1

/* encA */
.set encA__0__DR, CYREG_GPIO_PRT0_DR
.set encA__0__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set encA__0__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set encA__0__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set encA__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set encA__0__HSIOM_MASK, 0x0000000F
.set encA__0__HSIOM_SHIFT, 0
.set encA__0__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set encA__0__INTR, CYREG_GPIO_PRT0_INTR
.set encA__0__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set encA__0__INTSTAT, CYREG_GPIO_PRT0_INTR
.set encA__0__MASK, 0x01
.set encA__0__PC, CYREG_GPIO_PRT0_PC
.set encA__0__PC2, CYREG_GPIO_PRT0_PC2
.set encA__0__PORT, 0
.set encA__0__PS, CYREG_GPIO_PRT0_PS
.set encA__0__SHIFT, 0
.set encA__DR, CYREG_GPIO_PRT0_DR
.set encA__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set encA__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set encA__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set encA__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set encA__INTR, CYREG_GPIO_PRT0_INTR
.set encA__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set encA__INTSTAT, CYREG_GPIO_PRT0_INTR
.set encA__MASK, 0x01
.set encA__PC, CYREG_GPIO_PRT0_PC
.set encA__PC2, CYREG_GPIO_PRT0_PC2
.set encA__PORT, 0
.set encA__PS, CYREG_GPIO_PRT0_PS
.set encA__SHIFT, 0

/* encB */
.set encB__0__DR, CYREG_GPIO_PRT0_DR
.set encB__0__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set encB__0__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set encB__0__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set encB__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set encB__0__HSIOM_MASK, 0x000000F0
.set encB__0__HSIOM_SHIFT, 4
.set encB__0__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set encB__0__INTR, CYREG_GPIO_PRT0_INTR
.set encB__0__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set encB__0__INTSTAT, CYREG_GPIO_PRT0_INTR
.set encB__0__MASK, 0x02
.set encB__0__PC, CYREG_GPIO_PRT0_PC
.set encB__0__PC2, CYREG_GPIO_PRT0_PC2
.set encB__0__PORT, 0
.set encB__0__PS, CYREG_GPIO_PRT0_PS
.set encB__0__SHIFT, 1
.set encB__DR, CYREG_GPIO_PRT0_DR
.set encB__DR_CLR, CYREG_GPIO_PRT0_DR_CLR
.set encB__DR_INV, CYREG_GPIO_PRT0_DR_INV
.set encB__DR_SET, CYREG_GPIO_PRT0_DR_SET
.set encB__INTCFG, CYREG_GPIO_PRT0_INTR_CFG
.set encB__INTR, CYREG_GPIO_PRT0_INTR
.set encB__INTR_CFG, CYREG_GPIO_PRT0_INTR_CFG
.set encB__INTSTAT, CYREG_GPIO_PRT0_INTR
.set encB__MASK, 0x02
.set encB__PC, CYREG_GPIO_PRT0_PC
.set encB__PC2, CYREG_GPIO_PRT0_PC2
.set encB__PORT, 0
.set encB__PS, CYREG_GPIO_PRT0_PS
.set encB__SHIFT, 1

/* MODE0 */
.set MODE0__0__DR, CYREG_GPIO_PRT3_DR
.set MODE0__0__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set MODE0__0__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set MODE0__0__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set MODE0__0__HSIOM, CYREG_HSIOM_PORT_SEL3
.set MODE0__0__HSIOM_MASK, 0x000F0000
.set MODE0__0__HSIOM_SHIFT, 16
.set MODE0__0__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set MODE0__0__INTR, CYREG_GPIO_PRT3_INTR
.set MODE0__0__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set MODE0__0__INTSTAT, CYREG_GPIO_PRT3_INTR
.set MODE0__0__MASK, 0x10
.set MODE0__0__PC, CYREG_GPIO_PRT3_PC
.set MODE0__0__PC2, CYREG_GPIO_PRT3_PC2
.set MODE0__0__PORT, 3
.set MODE0__0__PS, CYREG_GPIO_PRT3_PS
.set MODE0__0__SHIFT, 4
.set MODE0__DR, CYREG_GPIO_PRT3_DR
.set MODE0__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set MODE0__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set MODE0__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set MODE0__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set MODE0__INTR, CYREG_GPIO_PRT3_INTR
.set MODE0__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set MODE0__INTSTAT, CYREG_GPIO_PRT3_INTR
.set MODE0__MASK, 0x10
.set MODE0__PC, CYREG_GPIO_PRT3_PC
.set MODE0__PC2, CYREG_GPIO_PRT3_PC2
.set MODE0__PORT, 3
.set MODE0__PS, CYREG_GPIO_PRT3_PS
.set MODE0__SHIFT, 4

/* MODE1 */
.set MODE1__0__DR, CYREG_GPIO_PRT2_DR
.set MODE1__0__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set MODE1__0__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set MODE1__0__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set MODE1__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set MODE1__0__HSIOM_MASK, 0xF0000000
.set MODE1__0__HSIOM_SHIFT, 28
.set MODE1__0__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set MODE1__0__INTR, CYREG_GPIO_PRT2_INTR
.set MODE1__0__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set MODE1__0__INTSTAT, CYREG_GPIO_PRT2_INTR
.set MODE1__0__MASK, 0x80
.set MODE1__0__PC, CYREG_GPIO_PRT2_PC
.set MODE1__0__PC2, CYREG_GPIO_PRT2_PC2
.set MODE1__0__PORT, 2
.set MODE1__0__PS, CYREG_GPIO_PRT2_PS
.set MODE1__0__SHIFT, 7
.set MODE1__DR, CYREG_GPIO_PRT2_DR
.set MODE1__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set MODE1__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set MODE1__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set MODE1__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set MODE1__INTR, CYREG_GPIO_PRT2_INTR
.set MODE1__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set MODE1__INTSTAT, CYREG_GPIO_PRT2_INTR
.set MODE1__MASK, 0x80
.set MODE1__PC, CYREG_GPIO_PRT2_PC
.set MODE1__PC2, CYREG_GPIO_PRT2_PC2
.set MODE1__PORT, 2
.set MODE1__PS, CYREG_GPIO_PRT2_PS
.set MODE1__SHIFT, 7

/* TX_EN */
.set TX_EN__0__DR, CYREG_GPIO_PRT1_DR
.set TX_EN__0__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set TX_EN__0__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set TX_EN__0__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set TX_EN__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set TX_EN__0__HSIOM_MASK, 0x00000F00
.set TX_EN__0__HSIOM_SHIFT, 8
.set TX_EN__0__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set TX_EN__0__INTR, CYREG_GPIO_PRT1_INTR
.set TX_EN__0__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set TX_EN__0__INTSTAT, CYREG_GPIO_PRT1_INTR
.set TX_EN__0__MASK, 0x04
.set TX_EN__0__PC, CYREG_GPIO_PRT1_PC
.set TX_EN__0__PC2, CYREG_GPIO_PRT1_PC2
.set TX_EN__0__PORT, 1
.set TX_EN__0__PS, CYREG_GPIO_PRT1_PS
.set TX_EN__0__SHIFT, 2
.set TX_EN__DR, CYREG_GPIO_PRT1_DR
.set TX_EN__DR_CLR, CYREG_GPIO_PRT1_DR_CLR
.set TX_EN__DR_INV, CYREG_GPIO_PRT1_DR_INV
.set TX_EN__DR_SET, CYREG_GPIO_PRT1_DR_SET
.set TX_EN__INTCFG, CYREG_GPIO_PRT1_INTR_CFG
.set TX_EN__INTR, CYREG_GPIO_PRT1_INTR
.set TX_EN__INTR_CFG, CYREG_GPIO_PRT1_INTR_CFG
.set TX_EN__INTSTAT, CYREG_GPIO_PRT1_INTR
.set TX_EN__MASK, 0x04
.set TX_EN__PC, CYREG_GPIO_PRT1_PC
.set TX_EN__PC2, CYREG_GPIO_PRT1_PC2
.set TX_EN__PORT, 1
.set TX_EN__PS, CYREG_GPIO_PRT1_PS
.set TX_EN__SHIFT, 2

/* CW_CCW */
.set CW_CCW__0__DR, CYREG_GPIO_PRT3_DR
.set CW_CCW__0__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set CW_CCW__0__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set CW_CCW__0__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set CW_CCW__0__HSIOM, CYREG_HSIOM_PORT_SEL3
.set CW_CCW__0__HSIOM_MASK, 0x00F00000
.set CW_CCW__0__HSIOM_SHIFT, 20
.set CW_CCW__0__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set CW_CCW__0__INTR, CYREG_GPIO_PRT3_INTR
.set CW_CCW__0__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set CW_CCW__0__INTSTAT, CYREG_GPIO_PRT3_INTR
.set CW_CCW__0__MASK, 0x20
.set CW_CCW__0__PC, CYREG_GPIO_PRT3_PC
.set CW_CCW__0__PC2, CYREG_GPIO_PRT3_PC2
.set CW_CCW__0__PORT, 3
.set CW_CCW__0__PS, CYREG_GPIO_PRT3_PS
.set CW_CCW__0__SHIFT, 5
.set CW_CCW__DR, CYREG_GPIO_PRT3_DR
.set CW_CCW__DR_CLR, CYREG_GPIO_PRT3_DR_CLR
.set CW_CCW__DR_INV, CYREG_GPIO_PRT3_DR_INV
.set CW_CCW__DR_SET, CYREG_GPIO_PRT3_DR_SET
.set CW_CCW__INTCFG, CYREG_GPIO_PRT3_INTR_CFG
.set CW_CCW__INTR, CYREG_GPIO_PRT3_INTR
.set CW_CCW__INTR_CFG, CYREG_GPIO_PRT3_INTR_CFG
.set CW_CCW__INTSTAT, CYREG_GPIO_PRT3_INTR
.set CW_CCW__MASK, 0x20
.set CW_CCW__PC, CYREG_GPIO_PRT3_PC
.set CW_CCW__PC2, CYREG_GPIO_PRT3_PC2
.set CW_CCW__PORT, 3
.set CW_CCW__PS, CYREG_GPIO_PRT3_PS
.set CW_CCW__SHIFT, 5

/* ENABLE */
.set ENABLE__0__DR, CYREG_GPIO_PRT2_DR
.set ENABLE__0__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set ENABLE__0__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set ENABLE__0__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set ENABLE__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set ENABLE__0__HSIOM_MASK, 0x0F000000
.set ENABLE__0__HSIOM_SHIFT, 24
.set ENABLE__0__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set ENABLE__0__INTR, CYREG_GPIO_PRT2_INTR
.set ENABLE__0__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set ENABLE__0__INTSTAT, CYREG_GPIO_PRT2_INTR
.set ENABLE__0__MASK, 0x40
.set ENABLE__0__PC, CYREG_GPIO_PRT2_PC
.set ENABLE__0__PC2, CYREG_GPIO_PRT2_PC2
.set ENABLE__0__PORT, 2
.set ENABLE__0__PS, CYREG_GPIO_PRT2_PS
.set ENABLE__0__SHIFT, 6
.set ENABLE__DR, CYREG_GPIO_PRT2_DR
.set ENABLE__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set ENABLE__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set ENABLE__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set ENABLE__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set ENABLE__INTR, CYREG_GPIO_PRT2_INTR
.set ENABLE__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set ENABLE__INTSTAT, CYREG_GPIO_PRT2_INTR
.set ENABLE__MASK, 0x40
.set ENABLE__PC, CYREG_GPIO_PRT2_PC
.set ENABLE__PC2, CYREG_GPIO_PRT2_PC2
.set ENABLE__PORT, 2
.set ENABLE__PS, CYREG_GPIO_PRT2_PS
.set ENABLE__SHIFT, 6

/* M1_ISR */
.set M1_ISR__INTC_CLR_EN_REG, CYREG_CM0P_ICER
.set M1_ISR__INTC_CLR_PD_REG, CYREG_CM0P_ICPR
.set M1_ISR__INTC_MASK, 0x4000
.set M1_ISR__INTC_NUMBER, 14
.set M1_ISR__INTC_PRIOR_MASK, 0xC00000
.set M1_ISR__INTC_PRIOR_NUM, 3
.set M1_ISR__INTC_PRIOR_REG, CYREG_CM0P_IPR3
.set M1_ISR__INTC_SET_EN_REG, CYREG_CM0P_ISER
.set M1_ISR__INTC_SET_PD_REG, CYREG_CM0P_ISPR

/* M1_PWM */
.set M1_PWM_cy_m0s8_tcpwm_1__CC, CYREG_TCPWM_CNT3_CC
.set M1_PWM_cy_m0s8_tcpwm_1__CC_BUFF, CYREG_TCPWM_CNT3_CC_BUFF
.set M1_PWM_cy_m0s8_tcpwm_1__COUNTER, CYREG_TCPWM_CNT3_COUNTER
.set M1_PWM_cy_m0s8_tcpwm_1__CTRL, CYREG_TCPWM_CNT3_CTRL
.set M1_PWM_cy_m0s8_tcpwm_1__INTR, CYREG_TCPWM_CNT3_INTR
.set M1_PWM_cy_m0s8_tcpwm_1__INTR_MASK, CYREG_TCPWM_CNT3_INTR_MASK
.set M1_PWM_cy_m0s8_tcpwm_1__INTR_MASKED, CYREG_TCPWM_CNT3_INTR_MASKED
.set M1_PWM_cy_m0s8_tcpwm_1__INTR_SET, CYREG_TCPWM_CNT3_INTR_SET
.set M1_PWM_cy_m0s8_tcpwm_1__PERIOD, CYREG_TCPWM_CNT3_PERIOD
.set M1_PWM_cy_m0s8_tcpwm_1__PERIOD_BUFF, CYREG_TCPWM_CNT3_PERIOD_BUFF
.set M1_PWM_cy_m0s8_tcpwm_1__STATUS, CYREG_TCPWM_CNT3_STATUS
.set M1_PWM_cy_m0s8_tcpwm_1__TCPWM_CMD, CYREG_TCPWM_CMD
.set M1_PWM_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK, 0x08
.set M1_PWM_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT, 3
.set M1_PWM_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK, 0x800
.set M1_PWM_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT, 11
.set M1_PWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK, 0x8000000
.set M1_PWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT, 27
.set M1_PWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK, 0x80000
.set M1_PWM_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT, 19
.set M1_PWM_cy_m0s8_tcpwm_1__TCPWM_CTRL, CYREG_TCPWM_CTRL
.set M1_PWM_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK, 0x08
.set M1_PWM_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT, 3
.set M1_PWM_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE, CYREG_TCPWM_INTR_CAUSE
.set M1_PWM_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK, 0x08
.set M1_PWM_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT, 3
.set M1_PWM_cy_m0s8_tcpwm_1__TCPWM_NUMBER, 3
.set M1_PWM_cy_m0s8_tcpwm_1__TR_CTRL0, CYREG_TCPWM_CNT3_TR_CTRL0
.set M1_PWM_cy_m0s8_tcpwm_1__TR_CTRL1, CYREG_TCPWM_CNT3_TR_CTRL1
.set M1_PWM_cy_m0s8_tcpwm_1__TR_CTRL2, CYREG_TCPWM_CNT3_TR_CTRL2

/* LED_ACT */
.set LED_ACT__0__DR, CYREG_GPIO_PRT2_DR
.set LED_ACT__0__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set LED_ACT__0__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set LED_ACT__0__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set LED_ACT__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set LED_ACT__0__HSIOM_MASK, 0x00000F00
.set LED_ACT__0__HSIOM_SHIFT, 8
.set LED_ACT__0__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set LED_ACT__0__INTR, CYREG_GPIO_PRT2_INTR
.set LED_ACT__0__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set LED_ACT__0__INTSTAT, CYREG_GPIO_PRT2_INTR
.set LED_ACT__0__MASK, 0x04
.set LED_ACT__0__PC, CYREG_GPIO_PRT2_PC
.set LED_ACT__0__PC2, CYREG_GPIO_PRT2_PC2
.set LED_ACT__0__PORT, 2
.set LED_ACT__0__PS, CYREG_GPIO_PRT2_PS
.set LED_ACT__0__SHIFT, 2
.set LED_ACT__DR, CYREG_GPIO_PRT2_DR
.set LED_ACT__DR_CLR, CYREG_GPIO_PRT2_DR_CLR
.set LED_ACT__DR_INV, CYREG_GPIO_PRT2_DR_INV
.set LED_ACT__DR_SET, CYREG_GPIO_PRT2_DR_SET
.set LED_ACT__INTCFG, CYREG_GPIO_PRT2_INTR_CFG
.set LED_ACT__INTR, CYREG_GPIO_PRT2_INTR
.set LED_ACT__INTR_CFG, CYREG_GPIO_PRT2_INTR_CFG
.set LED_ACT__INTSTAT, CYREG_GPIO_PRT2_INTR
.set LED_ACT__MASK, 0x04
.set LED_ACT__PC, CYREG_GPIO_PRT2_PC
.set LED_ACT__PC2, CYREG_GPIO_PRT2_PC2
.set LED_ACT__PORT, 2
.set LED_ACT__PS, CYREG_GPIO_PRT2_PS
.set LED_ACT__SHIFT, 2

/* N_MOTrst */
.set N_MOTrst__0__DR, CYREG_GPIO_PRT4_DR
.set N_MOTrst__0__DR_CLR, CYREG_GPIO_PRT4_DR_CLR
.set N_MOTrst__0__DR_INV, CYREG_GPIO_PRT4_DR_INV
.set N_MOTrst__0__DR_SET, CYREG_GPIO_PRT4_DR_SET
.set N_MOTrst__0__HSIOM, CYREG_HSIOM_PORT_SEL4
.set N_MOTrst__0__HSIOM_MASK, 0x0000F000
.set N_MOTrst__0__HSIOM_SHIFT, 12
.set N_MOTrst__0__INTCFG, CYREG_GPIO_PRT4_INTR_CFG
.set N_MOTrst__0__INTR, CYREG_GPIO_PRT4_INTR
.set N_MOTrst__0__INTR_CFG, CYREG_GPIO_PRT4_INTR_CFG
.set N_MOTrst__0__INTSTAT, CYREG_GPIO_PRT4_INTR
.set N_MOTrst__0__MASK, 0x08
.set N_MOTrst__0__PC, CYREG_GPIO_PRT4_PC
.set N_MOTrst__0__PC2, CYREG_GPIO_PRT4_PC2
.set N_MOTrst__0__PORT, 4
.set N_MOTrst__0__PS, CYREG_GPIO_PRT4_PS
.set N_MOTrst__0__SHIFT, 3
.set N_MOTrst__DR, CYREG_GPIO_PRT4_DR
.set N_MOTrst__DR_CLR, CYREG_GPIO_PRT4_DR_CLR
.set N_MOTrst__DR_INV, CYREG_GPIO_PRT4_DR_INV
.set N_MOTrst__DR_SET, CYREG_GPIO_PRT4_DR_SET
.set N_MOTrst__INTCFG, CYREG_GPIO_PRT4_INTR_CFG
.set N_MOTrst__INTR, CYREG_GPIO_PRT4_INTR
.set N_MOTrst__INTR_CFG, CYREG_GPIO_PRT4_INTR_CFG
.set N_MOTrst__INTSTAT, CYREG_GPIO_PRT4_INTR
.set N_MOTrst__MASK, 0x08
.set N_MOTrst__PC, CYREG_GPIO_PRT4_PC
.set N_MOTrst__PC2, CYREG_GPIO_PRT4_PC2
.set N_MOTrst__PORT, 4
.set N_MOTrst__PS, CYREG_GPIO_PRT4_PS
.set N_MOTrst__SHIFT, 3

/* Clock_ENC */
.set Clock_ENC__CTRL_REGISTER, CYREG_PERI_PCLK_CTL4
.set Clock_ENC__DIV_ID, 0x00000042
.set Clock_ENC__DIV_REGISTER, CYREG_PERI_DIV_16_CTL2
.set Clock_ENC__PA_DIV_ID, 0x000000FF

/* Clock_pwm */
.set Clock_pwm__CTRL_REGISTER, CYREG_PERI_PCLK_CTL6
.set Clock_pwm__DIV_ID, 0x00000041
.set Clock_pwm__DIV_REGISTER, CYREG_PERI_DIV_16_CTL1
.set Clock_pwm__PA_DIV_ID, 0x000000FF

/* SYSTCK_ISR */
.set SYSTCK_ISR__INTC_CLR_EN_REG, CYREG_CM0P_ICER
.set SYSTCK_ISR__INTC_CLR_PD_REG, CYREG_CM0P_ICPR
.set SYSTCK_ISR__INTC_MASK, 0x800
.set SYSTCK_ISR__INTC_NUMBER, 11
.set SYSTCK_ISR__INTC_PRIOR_MASK, 0xC0000000
.set SYSTCK_ISR__INTC_PRIOR_NUM, 3
.set SYSTCK_ISR__INTC_PRIOR_REG, CYREG_CM0P_IPR2
.set SYSTCK_ISR__INTC_SET_EN_REG, CYREG_CM0P_ISER
.set SYSTCK_ISR__INTC_SET_PD_REG, CYREG_CM0P_ISPR

/* SYSTCK_TIMER */
.set SYSTCK_TIMER_cy_m0s8_tcpwm_1__CC, CYREG_TCPWM_CNT0_CC
.set SYSTCK_TIMER_cy_m0s8_tcpwm_1__CC_BUFF, CYREG_TCPWM_CNT0_CC_BUFF
.set SYSTCK_TIMER_cy_m0s8_tcpwm_1__COUNTER, CYREG_TCPWM_CNT0_COUNTER
.set SYSTCK_TIMER_cy_m0s8_tcpwm_1__CTRL, CYREG_TCPWM_CNT0_CTRL
.set SYSTCK_TIMER_cy_m0s8_tcpwm_1__INTR, CYREG_TCPWM_CNT0_INTR
.set SYSTCK_TIMER_cy_m0s8_tcpwm_1__INTR_MASK, CYREG_TCPWM_CNT0_INTR_MASK
.set SYSTCK_TIMER_cy_m0s8_tcpwm_1__INTR_MASKED, CYREG_TCPWM_CNT0_INTR_MASKED
.set SYSTCK_TIMER_cy_m0s8_tcpwm_1__INTR_SET, CYREG_TCPWM_CNT0_INTR_SET
.set SYSTCK_TIMER_cy_m0s8_tcpwm_1__PERIOD, CYREG_TCPWM_CNT0_PERIOD
.set SYSTCK_TIMER_cy_m0s8_tcpwm_1__PERIOD_BUFF, CYREG_TCPWM_CNT0_PERIOD_BUFF
.set SYSTCK_TIMER_cy_m0s8_tcpwm_1__STATUS, CYREG_TCPWM_CNT0_STATUS
.set SYSTCK_TIMER_cy_m0s8_tcpwm_1__TCPWM_CMD, CYREG_TCPWM_CMD
.set SYSTCK_TIMER_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK, 0x01
.set SYSTCK_TIMER_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT, 0
.set SYSTCK_TIMER_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK, 0x100
.set SYSTCK_TIMER_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT, 8
.set SYSTCK_TIMER_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK, 0x1000000
.set SYSTCK_TIMER_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT, 24
.set SYSTCK_TIMER_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK, 0x10000
.set SYSTCK_TIMER_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT, 16
.set SYSTCK_TIMER_cy_m0s8_tcpwm_1__TCPWM_CTRL, CYREG_TCPWM_CTRL
.set SYSTCK_TIMER_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK, 0x01
.set SYSTCK_TIMER_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT, 0
.set SYSTCK_TIMER_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE, CYREG_TCPWM_INTR_CAUSE
.set SYSTCK_TIMER_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK, 0x01
.set SYSTCK_TIMER_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT, 0
.set SYSTCK_TIMER_cy_m0s8_tcpwm_1__TCPWM_NUMBER, 0
.set SYSTCK_TIMER_cy_m0s8_tcpwm_1__TR_CTRL0, CYREG_TCPWM_CNT0_TR_CTRL0
.set SYSTCK_TIMER_cy_m0s8_tcpwm_1__TR_CTRL1, CYREG_TCPWM_CNT0_TR_CTRL1
.set SYSTCK_TIMER_cy_m0s8_tcpwm_1__TR_CTRL2, CYREG_TCPWM_CNT0_TR_CTRL2

/* Miscellaneous */
.set CYDEV_BCLK__HFCLK__HZ, 24000000
.set CYDEV_BCLK__HFCLK__KHZ, 24000
.set CYDEV_BCLK__HFCLK__MHZ, 24
.set CYDEV_BCLK__SYSCLK__HZ, 24000000
.set CYDEV_BCLK__SYSCLK__KHZ, 24000
.set CYDEV_BCLK__SYSCLK__MHZ, 24
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PSOC4A, 26
.set CYDEV_CHIP_DIE_PSOC5LP, 2
.set CYDEV_CHIP_DIE_PSOC5TM, 3
.set CYDEV_CHIP_DIE_TMA4, 4
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_FM0P, 5
.set CYDEV_CHIP_FAMILY_FM3, 6
.set CYDEV_CHIP_FAMILY_FM4, 7
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_PSOC6, 4
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC4
.set CYDEV_CHIP_JTAG_ID, 0x190C11A9
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 26
.set CYDEV_CHIP_MEMBER_4AA, 25
.set CYDEV_CHIP_MEMBER_4AB, 30
.set CYDEV_CHIP_MEMBER_4AC, 14
.set CYDEV_CHIP_MEMBER_4AD, 15
.set CYDEV_CHIP_MEMBER_4AE, 16
.set CYDEV_CHIP_MEMBER_4D, 20
.set CYDEV_CHIP_MEMBER_4E, 6
.set CYDEV_CHIP_MEMBER_4F, 27
.set CYDEV_CHIP_MEMBER_4G, 4
.set CYDEV_CHIP_MEMBER_4H, 24
.set CYDEV_CHIP_MEMBER_4I, 32
.set CYDEV_CHIP_MEMBER_4J, 21
.set CYDEV_CHIP_MEMBER_4K, 22
.set CYDEV_CHIP_MEMBER_4L, 31
.set CYDEV_CHIP_MEMBER_4M, 29
.set CYDEV_CHIP_MEMBER_4N, 11
.set CYDEV_CHIP_MEMBER_4O, 8
.set CYDEV_CHIP_MEMBER_4P, 28
.set CYDEV_CHIP_MEMBER_4Q, 17
.set CYDEV_CHIP_MEMBER_4R, 9
.set CYDEV_CHIP_MEMBER_4S, 12
.set CYDEV_CHIP_MEMBER_4T, 10
.set CYDEV_CHIP_MEMBER_4U, 5
.set CYDEV_CHIP_MEMBER_4V, 23
.set CYDEV_CHIP_MEMBER_4W, 13
.set CYDEV_CHIP_MEMBER_4X, 7
.set CYDEV_CHIP_MEMBER_4Y, 18
.set CYDEV_CHIP_MEMBER_4Z, 19
.set CYDEV_CHIP_MEMBER_5A, 3
.set CYDEV_CHIP_MEMBER_5B, 2
.set CYDEV_CHIP_MEMBER_6A, 33
.set CYDEV_CHIP_MEMBER_FM3, 37
.set CYDEV_CHIP_MEMBER_FM4, 38
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1, 34
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2, 35
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3, 36
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_4J
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES0, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES1, 1
.set CYDEV_CHIP_REV_PSOC5TM_PRODUCTION, 1
.set CYDEV_CHIP_REV_TMA4_ES, 17
.set CYDEV_CHIP_REV_TMA4_ES2, 33
.set CYDEV_CHIP_REV_TMA4_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4AA_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4AB_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4AC_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4AD_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4AE_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD, 0
.set CYDEV_CHIP_REVISION_4E_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256K, 0
.set CYDEV_CHIP_REVISION_4G_ES, 17
.set CYDEV_CHIP_REVISION_4G_ES2, 33
.set CYDEV_CHIP_REVISION_4G_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4H_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4I_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4J_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4K_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4L_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4M_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4N_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4O_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4P_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Q_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4R_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4S_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4T_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4U_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4V_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4W_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4X_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Y_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Z_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_6A_ES, 17
.set CYDEV_CHIP_REVISION_6A_NO_UDB, 33
.set CYDEV_CHIP_REVISION_6A_PRODUCTION, 33
.set CYDEV_CHIP_REVISION_FM3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_FM4_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_4J_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
.set CYDEV_CONFIG_READ_ACCELERATOR, 1
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_Disallowed
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_DEBUG_PROTECT_KILL, 4
.set CYDEV_DEBUG_PROTECT_OPEN, 1
.set CYDEV_DEBUG_PROTECT, CYDEV_DEBUG_PROTECT_OPEN
.set CYDEV_DEBUG_PROTECT_PROTECTED, 2
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_DFT_SELECT_CLK0, 8
.set CYDEV_DFT_SELECT_CLK1, 9
.set CYDEV_HEAP_SIZE, 0x80
.set CYDEV_IMO_TRIMMED_BY_USB, 0
.set CYDEV_IMO_TRIMMED_BY_WCO, 0
.set CYDEV_IS_EXPORTING_CODE, 0
.set CYDEV_IS_IMPORTING_CODE, 0
.set CYDEV_PROJ_TYPE, 0
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LAUNCHER, 5
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER, 4
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_STACK_SIZE, 0x0200
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 1
.set CYDEV_VDDA_MV, 5000
.set CYDEV_VDDD_MV, 5000
.set CYDEV_WDT_GENERATE_ISR, 0
.set CYIPBLOCK_m0s8cpussv3_VERSION, 1
.set CYIPBLOCK_m0s8csdv2_VERSION, 1
.set CYIPBLOCK_m0s8ioss_VERSION, 1
.set CYIPBLOCK_m0s8lcd_VERSION, 2
.set CYIPBLOCK_m0s8lpcomp_VERSION, 2
.set CYIPBLOCK_m0s8peri_VERSION, 1
.set CYIPBLOCK_m0s8scb_VERSION, 2
.set CYIPBLOCK_m0s8tcpwm_VERSION, 2
.set CYIPBLOCK_m0s8wco_VERSION, 1
.set CYIPBLOCK_s8srsslt_VERSION, 1
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
