/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire [5:0] _03_;
  wire celloutsig_0_0z;
  wire [6:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [2:0] celloutsig_0_12z;
  wire celloutsig_0_14z;
  wire [8:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  reg [6:0] celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire [7:0] celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire [10:0] celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire celloutsig_0_36z;
  wire [5:0] celloutsig_0_37z;
  wire celloutsig_0_38z;
  wire [8:0] celloutsig_0_3z;
  wire celloutsig_0_41z;
  wire celloutsig_0_42z;
  wire celloutsig_0_44z;
  wire celloutsig_0_45z;
  wire celloutsig_0_48z;
  wire celloutsig_0_4z;
  wire celloutsig_0_53z;
  wire [18:0] celloutsig_0_57z;
  wire [10:0] celloutsig_0_58z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [22:0] celloutsig_0_9z;
  wire [7:0] celloutsig_1_0z;
  wire [2:0] celloutsig_1_10z;
  reg [2:0] celloutsig_1_11z;
  wire [3:0] celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire [7:0] celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [11:0] celloutsig_1_1z;
  wire [8:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [8:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [2:0] celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_38z = !(celloutsig_0_3z[3] ? celloutsig_0_16z : celloutsig_0_32z[4]);
  assign celloutsig_0_41z = !(celloutsig_0_18z ? celloutsig_0_22z : celloutsig_0_19z);
  assign celloutsig_0_44z = !(celloutsig_0_0z ? celloutsig_0_19z : celloutsig_0_35z);
  assign celloutsig_0_7z = !(in_data[59] ? celloutsig_0_4z : celloutsig_0_0z);
  assign celloutsig_1_5z = !(celloutsig_1_4z ? celloutsig_1_3z : celloutsig_1_3z);
  assign celloutsig_1_7z = !(celloutsig_1_4z ? celloutsig_1_1z[4] : celloutsig_1_1z[9]);
  assign celloutsig_0_22z = !(in_data[4] ? celloutsig_0_5z : celloutsig_0_1z);
  assign celloutsig_0_23z = !(_00_ ? celloutsig_0_2z : celloutsig_0_10z[5]);
  assign celloutsig_0_26z = !(celloutsig_0_2z ? celloutsig_0_23z : celloutsig_0_7z);
  assign celloutsig_0_29z = !(celloutsig_0_15z[6] ? celloutsig_0_24z : celloutsig_0_0z);
  assign celloutsig_0_4z = in_data[32] | ~(in_data[14]);
  assign celloutsig_0_36z = celloutsig_0_1z | ~(celloutsig_0_3z[0]);
  assign celloutsig_0_42z = celloutsig_0_5z | ~(celloutsig_0_14z);
  assign celloutsig_0_45z = celloutsig_0_17z | ~(_01_);
  assign celloutsig_0_53z = celloutsig_0_33z | ~(celloutsig_0_26z);
  assign celloutsig_1_8z = celloutsig_1_4z | ~(celloutsig_1_4z);
  assign celloutsig_1_13z = celloutsig_1_0z[3] | ~(celloutsig_1_12z[3]);
  assign celloutsig_1_18z = celloutsig_1_10z[1] | ~(celloutsig_1_1z[9]);
  assign celloutsig_0_11z = celloutsig_0_2z | ~(celloutsig_0_1z);
  assign celloutsig_0_14z = celloutsig_0_0z | ~(celloutsig_0_1z);
  assign celloutsig_0_19z = celloutsig_0_16z | ~(celloutsig_0_14z);
  assign celloutsig_0_24z = celloutsig_0_6z | ~(_02_);
  assign celloutsig_0_28z = celloutsig_0_21z | ~(celloutsig_0_17z);
  assign celloutsig_0_30z = celloutsig_0_4z | ~(celloutsig_0_17z);
  assign celloutsig_0_33z = celloutsig_0_8z | ~(celloutsig_0_26z);
  reg [5:0] _29_;
  always_ff @(posedge clkin_data[0], posedge clkin_data[32])
    if (clkin_data[32]) _29_ <= 6'h00;
    else _29_ <= { celloutsig_0_9z[2], celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_11z, celloutsig_0_7z, celloutsig_0_1z };
  assign { _03_[5], _01_, _03_[3], _02_, _03_[1], _00_ } = _29_;
  assign celloutsig_0_0z = ^ in_data[41:34];
  assign celloutsig_0_35z = ^ { celloutsig_0_22z, celloutsig_0_31z, celloutsig_0_26z };
  assign celloutsig_0_5z = ^ { celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_0z };
  assign celloutsig_0_48z = ^ { celloutsig_0_10z[1:0], celloutsig_0_44z, celloutsig_0_11z, celloutsig_0_35z, celloutsig_0_0z, celloutsig_0_38z };
  assign celloutsig_0_6z = ^ { celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_2z };
  assign celloutsig_1_3z = ^ celloutsig_1_0z[6:1];
  assign celloutsig_1_4z = ^ celloutsig_1_1z[10:0];
  assign celloutsig_0_8z = ^ celloutsig_0_3z;
  assign celloutsig_1_19z = ^ celloutsig_1_16z[6:2];
  assign celloutsig_0_1z = ^ in_data[78:60];
  assign celloutsig_0_16z = ^ { in_data[16:10], celloutsig_0_11z, _03_[5], _01_, _03_[3], _02_, _03_[1], _00_ };
  assign celloutsig_0_17z = ^ { celloutsig_0_10z[5:1], celloutsig_0_12z, celloutsig_0_8z, celloutsig_0_14z, celloutsig_0_6z, celloutsig_0_6z };
  assign celloutsig_0_2z = ^ in_data[69:66];
  assign celloutsig_0_18z = ^ { _02_, _03_[1], celloutsig_0_1z, celloutsig_0_14z };
  assign celloutsig_0_21z = ^ { celloutsig_0_12z[1:0], celloutsig_0_14z, celloutsig_0_14z };
  assign celloutsig_0_25z = ^ in_data[44:38];
  assign celloutsig_0_31z = ^ { in_data[76:69], celloutsig_0_6z, celloutsig_0_14z };
  assign celloutsig_0_37z = { celloutsig_0_34z[7:3], celloutsig_0_28z } - { celloutsig_0_12z[2:1], celloutsig_0_28z, celloutsig_0_17z, celloutsig_0_0z, celloutsig_0_31z };
  assign celloutsig_0_57z = { celloutsig_0_18z, celloutsig_0_48z, celloutsig_0_45z, celloutsig_0_11z, celloutsig_0_34z, celloutsig_0_22z, celloutsig_0_53z, celloutsig_0_36z, celloutsig_0_53z } - { celloutsig_0_30z, celloutsig_0_16z, celloutsig_0_11z, celloutsig_0_53z, celloutsig_0_37z, celloutsig_0_23z, celloutsig_0_20z, celloutsig_0_29z };
  assign celloutsig_0_58z = { celloutsig_0_32z[6:1], celloutsig_0_11z, celloutsig_0_24z, celloutsig_0_29z, celloutsig_0_25z, celloutsig_0_1z } - { celloutsig_0_20z, celloutsig_0_30z, celloutsig_0_25z, celloutsig_0_41z, celloutsig_0_42z };
  assign celloutsig_1_0z = in_data[159:152] - in_data[162:155];
  assign celloutsig_1_1z = in_data[170:159] - { celloutsig_1_0z[5:2], celloutsig_1_0z };
  assign celloutsig_1_2z = in_data[148:140] - { celloutsig_1_1z[4], celloutsig_1_0z };
  assign celloutsig_1_6z = { in_data[165:159], celloutsig_1_5z, celloutsig_1_5z } - { celloutsig_1_2z[7:1], celloutsig_1_5z, celloutsig_1_3z };
  assign celloutsig_1_9z = celloutsig_1_6z[3:1] - { celloutsig_1_0z[2], celloutsig_1_3z, celloutsig_1_7z };
  assign celloutsig_1_10z = celloutsig_1_6z[5:3] - in_data[105:103];
  assign celloutsig_1_12z = { celloutsig_1_3z, celloutsig_1_8z, celloutsig_1_4z, celloutsig_1_7z } - { celloutsig_1_4z, celloutsig_1_9z };
  assign celloutsig_1_16z = { celloutsig_1_1z[9:3], celloutsig_1_5z } - { celloutsig_1_13z, celloutsig_1_9z, celloutsig_1_7z, celloutsig_1_11z };
  assign celloutsig_0_9z = { in_data[16:11], celloutsig_0_5z, celloutsig_0_7z, celloutsig_0_8z, celloutsig_0_3z, celloutsig_0_6z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_1z } - { in_data[33:15], celloutsig_0_8z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_6z };
  assign celloutsig_0_10z = celloutsig_0_9z[9:3] - { celloutsig_0_3z[8:3], celloutsig_0_8z };
  assign celloutsig_0_12z = { celloutsig_0_4z, celloutsig_0_11z, celloutsig_0_2z } - { celloutsig_0_9z[21:20], celloutsig_0_0z };
  assign celloutsig_0_15z = celloutsig_0_3z - { celloutsig_0_14z, celloutsig_0_5z, _03_[5], _01_, _03_[3], _02_, _03_[1], _00_, celloutsig_0_4z };
  assign celloutsig_0_3z = { in_data[52:47], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_0z } - in_data[67:59];
  assign celloutsig_0_32z = celloutsig_0_15z[7:0] - { celloutsig_0_11z, celloutsig_0_8z, _03_[5], _01_, _03_[3], _02_, _03_[1], _00_ };
  assign celloutsig_0_34z = { celloutsig_0_9z[18:16], celloutsig_0_32z } - { in_data[52:43], celloutsig_0_21z };
  always_latch
    if (!clkin_data[64]) celloutsig_1_11z = 3'h0;
    else if (clkin_data[96]) celloutsig_1_11z = celloutsig_1_9z;
  always_latch
    if (!clkin_data[32]) celloutsig_0_20z = 7'h00;
    else if (celloutsig_1_18z) celloutsig_0_20z = { _00_, celloutsig_0_19z, celloutsig_0_14z, celloutsig_0_12z, celloutsig_0_8z };
  assign { _03_[4], _03_[2], _03_[0] } = { _01_, _02_, _00_ };
  assign { out_data[128], out_data[96], out_data[50:32], out_data[10:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_57z, celloutsig_0_58z };
endmodule
