/dts-v1/;

/ {
	model = "MT6893";
	compatible = "mediatek,MT6893";
	interrupt-parent = <0x01>;
	#address-cells = <0x02>;
	#size-cells = <0x02>;

	mt6360_pmu_dts {
		status = "ok";
		mt6360,intr_gpio_num = <0x03>;
		mt6360,intr_gpio = <0x02 0x03 0x00>;
		interrupt-controller;
		#interrupt-cells = <0x02>;
		phandle = <0x03>;

		adc {
			compatible = "mediatek,mt6360_pmu_adc";
			interrupt-parent = <0x03>;
			interrupts = <0x29 0x00 0x2b 0x00 0x2c 0x00>;
			interrupt-names = "bat_ovp_adc_evt\0adc_wakeup_evt\0adc_donei";
			#io-channel-cells = <0x01>;
			phandle = <0x04>;
		};

		chg {
			compatible = "mediatek,mt6360_pmu_chg";
			interrupt-parent = <0x03>;
			interrupts = <0x04 0x00 0x06 0x00 0x07 0x00 0x09 0x00 0x0c 0x00 0x0d 0x00 0x0e 0x00 0x0f 0x00 0x1b 0x00 0x1d 0x00 0x20 0x00 0x23 0x00 0x28 0x00 0x30 0x00 0x3c 0x00>;
			interrupt-names = "chg_treg_evt\0chg_mivr_evt\0pwr_rdy_evt\0chg_batsysuv_evt\0chg_vsysuv_evt\0chg_vsysov_evt\0chg_vbatov_evt\0chg_vbusov_evt\0chg_tmri\0chg_adpbadi\0chg_aiccmeasl\0wdtmri\0pumpx_donei\0attachi\0chrdet_ext_evt";
			io-channels = <0x04 0x00 0x04 0x01 0x04 0x03 0x04 0x04 0x04 0x05 0x04 0x06 0x04 0x08 0x04 0x0a>;
			io-channel-names = "USBID\0VBUSDIV5\0VSYS\0VBAT\0IBUS\0IBAT\0TEMP_JC\0TS";
			chg_name = "primary_chg";
			ichg = <0x1e8480>;
			aicr = <0x7a120>;
			mivr = <0x432380>;
			cv = <0x426030>;
			ieoc = <0x249f0>;
			safety_timer = <0x0c>;
			ircmp_resistor = <0x61a8>;
			ircmp_vclamp = <0x7d00>;
			en_te = <0x01>;
			en_wdt = <0x01>;
			en_otg_wdt = <0x01>;
			aicc_once = <0x01>;
			post_aicc = <0x01>;
			batoc_notify = <0x00>;
		};

		fled {
			compatible = "mediatek,mt6360_pmu_fled";
			interrupt-parent = <0x03>;
			interrupts = <0x0b 0x00 0x4a 0x00 0x4b 0x00 0x4e 0x00 0x4f 0x00>;
			interrupt-names = "fled_chg_vinovp_evt\0fled_tx_evt\0fled_lvf_evt\0fled2_short_evt\0fled1_short_evt";
			fled_vmid_track = <0x00>;
			fled_strb_tout = <0x4e0>;
			fled1_tor_cur = <0x927c>;
			fled1_strb_cur = <0xb71b0>;
			fled2_tor_cur = <0x927c>;
			fled2_strb_cur = "\0\f5";
		};

		rgbled {
			compatible = "mediatek,mt6360_pmu_rgbled";
			mt,led_name = "red\0green\0blue\0mt6360_pmu_led4";
			mt,led_default_trigger = "cc_mode\0cc_mode\0cc_mode\0none";
		};

		core {
			compatible = "mediatek,mt6360_pmu_core";
			interrupt-parent = <0x03>;
			interrupts = <0x41 0x00 0x42 0x00 0x43 0x00 0x44 0x00 0x45 0x00 0x46 0x00 0x47 0x00>;
			interrupt-names = "ap_wdtrst_evt\0en_evt\0qonb_rst_evt\0mrstb_evt\0otp_evt\0vddaov_evt\0sysuv_evt";
			mren = <0x01>;
			apwdtrst_en = <0x01>;
			cc_open_sel = <0x03>;
			i2c_cc_open_tsel = <0x01>;
			ldo5_otp_en = <0x00>;
		};
	};

	mt6360_pmic_dts {
		status = "ok";
		interrupt-parent = <0x03>;
		interrupts = <0x60 0x00 0x64 0x00 0x65 0x00 0x66 0x00 0x68 0x00 0x6c 0x00 0x6d 0x00 0x6e 0x00 0x76 0x00 0x77 0x00 0x7e 0x00 0x7f 0x00>;
		interrupt-names = "buck1_pgb_evt\0buck1_oc_evt\0buck1_ov_evt\0buck1_uv_evt\0buck2_pgb_evt\0buck2_oc_evt\0buck2_ov_evt\0buck2_uv_evt\0ldo6_oc_evt\0ldo7_oc_evt\0ldo6_pgb_evt\0ldo7_pgb_evt";
		pwr_off_seq = <0x6040002>;
		phandle = <0xef>;

		buck1 {
			regulator-compatible = "BUCK1";
			regulator-name = "VMDLA";
			regulator-min-microvolt = <0x493e0>;
			regulator-max-microvolt = <0x13d620>;
			regulator-always-on;
		};

		buck2 {
			regulator-compatible = "BUCK2";
			regulator-name = "VDRAM1";
			regulator-min-microvolt = <0x493e0>;
			regulator-max-microvolt = <0x13d620>;
			regulator-always-on;
		};

		ldo6 {
			regulator-compatible = "LDO6";
			regulator-name = "VMDDR";
			regulator-min-microvolt = <0x7a120>;
			regulator-max-microvolt = <0x200b20>;
		};

		ldo7 {
			regulator-compatible = "LDO7";
			regulator-name = "VDRAM2";
			regulator-min-microvolt = <0x7a120>;
			regulator-max-microvolt = <0x200b20>;
			regulator-always-on;
		};
	};

	mt6360_ldo_dts {
		status = "ok";
		interrupt-parent = <0x03>;
		interrupts = <0x71 0x00 0x72 0x00 0x73 0x00 0x75 0x00 0x79 0x00 0x7a 0x00 0x7b 0x00 0x7d 0x00>;
		interrupt-names = "ldo1_oc_evt\0ldo2_oc_evt\0ldo3_oc_evt\0ldo5_oc_evt\0ldo1_pgb_evt\0ldo2_pgb_evt\0ldo3_pgb_evt\0ldo5_pgb_evt";
		phandle = <0xf0>;

		ldo1 {
			regulator-compatible = "LDO1";
			regulator-name = "VMC";
			regulator-min-microvolt = <0x124f80>;
			regulator-max-microvolt = <0x36ee80>;
			regulator-always-on;
			phandle = <0x52>;
		};

		ldo2 {
			regulator-compatible = "LDO2";
			regulator-name = "VTP";
			regulator-min-microvolt = <0x124f80>;
			regulator-max-microvolt = <0x36ee80>;
			phandle = <0xf1>;
		};

		ldo3 {
			regulator-compatible = "LDO3";
			regulator-name = "VFP";
			regulator-min-microvolt = <0x124f80>;
			regulator-max-microvolt = <0x36ee80>;
			phandle = <0xf2>;
		};

		ldo5 {
			regulator-compatible = "LDO5";
			regulator-name = "VMCH";
			regulator-min-microvolt = <0x2932e0>;
			regulator-max-microvolt = <0x36ee80>;
			phandle = <0x51>;
		};
	};

	chosen {
		bootargs = "console=tty0 console=ttyS0,921600n1 root=/dev/ram vmalloc=400M slub_debug=OFZPU swiotlb=noforce firmware_class.path=/vendor/firmware page_owner=on loop.max_part=7";
		kaslr-seed = <0x00 0x00>;
		phandle = <0xf3>;
	};

	aliases {
		ovl0 = "/disp_ovl@14000000";
		ovl1 = "/disp_ovl@14100000";
		ovl3 = "/disp_ovl@14001000";
		ovl4 = "/disp_ovl@14101000";
		ovl5 = "/disp_ovl@14002000";
		ovl6 = "/disp_ovl@14102000";
		rdma0 = "/disp_rdma@14003000";
		rdma1 = "/disp_rdma@14103000";
		rdma4 = "/disp_rdma@14005000";
		rdma5 = "/disp_rdma@14105000";
		wdma0 = "/disp_wdma@14006000";
		wdma1 = "/disp_wdma@14106000";
		color0 = "/disp_color@14007000";
		color1 = "/disp_color@14107000";
		ccorr0 = "/disp_ccorr@14008000";
		ccorr1 = "/disp_ccorr@14108000";
		aal0 = "/disp_aal@14009000";
		aal1 = "/disp_aal@14109000";
		gamma0 = "/disp_gamma@1400a000";
		gamma1 = "/disp_gamma@1410a000";
		dither0 = "/disp_dither@1400b000";
		dither1 = "/disp_dither@1410b000";
		postmask0 = "/disp_postmask@1400d000";
		postmask1 = "/disp_postmask@1410d000";
		dsi0 = "/dsi@1400e000";
		merge1 = "/disp_merge@14115000";
		rsz0 = "/disp_rsz@1400c000";
		rsz1 = "/disp_rsz@1410c000";
		maal0 = "/mdp_aal4@14010000";
		maal1 = "/mdp_aal5@14110000";
	};

	cpus {
		#address-cells = <0x01>;
		#size-cells = <0x00>;

		cpu@000 {
			device_type = "cpu";
			compatible = "arm,cortex-a55";
			reg = <0x00>;
			enable-method = "psci";
			clock-frequency = <0x65633340>;
			cpu-idle-states = <0x05 0x06 0x07 0x08>;
			phandle = <0x0b>;
		};

		cpu@001 {
			device_type = "cpu";
			compatible = "arm,cortex-a55";
			reg = <0x100>;
			enable-method = "psci";
			clock-frequency = <0x65633340>;
			cpu-idle-states = <0x05 0x06 0x07 0x08>;
			phandle = <0x0c>;
		};

		cpu@002 {
			device_type = "cpu";
			compatible = "arm,cortex-a55";
			reg = <0x200>;
			enable-method = "psci";
			clock-frequency = <0x65633340>;
			cpu-idle-states = <0x05 0x06 0x07 0x08>;
			phandle = <0x0d>;
		};

		cpu@003 {
			device_type = "cpu";
			compatible = "arm,cortex-a55";
			reg = <0x300>;
			enable-method = "psci";
			clock-frequency = <0x65633340>;
			cpu-idle-states = <0x05 0x06 0x07 0x08>;
			phandle = <0x0e>;
		};

		cpu@100 {
			device_type = "cpu";
			compatible = "arm,cortex-a78";
			reg = <0x400>;
			enable-method = "psci";
			clock-frequency = <0x8166d4c0>;
			cpu-idle-states = <0x09 0x0a 0x07 0x08>;
			phandle = <0x0f>;
		};

		cpu@101 {
			device_type = "cpu";
			compatible = "arm,cortex-a78";
			reg = <0x500>;
			enable-method = "psci";
			clock-frequency = <0x8166d4c0>;
			cpu-idle-states = <0x09 0x0a 0x07 0x08>;
			phandle = <0x10>;
		};

		cpu@102 {
			device_type = "cpu";
			compatible = "arm,cortex-a78";
			reg = <0x600>;
			enable-method = "psci";
			clock-frequency = <0x8166d4c0>;
			cpu-idle-states = <0x09 0x0a 0x07 0x08>;
			phandle = <0x11>;
		};

		cpu@200 {
			device_type = "cpu";
			compatible = "arm,cortex-a78";
			reg = <0x700>;
			enable-method = "psci";
			clock-frequency = <0x8166d4c0>;
			cpu-idle-states = <0x09 0x0a 0x07 0x08>;
			phandle = <0x12>;
		};

		cpu-map {

			cluster0 {

				core0 {
					cpu = <0x0b>;
				};

				core1 {
					cpu = <0x0c>;
				};

				core2 {
					cpu = <0x0d>;
				};

				core3 {
					cpu = <0x0e>;
				};

				doe {
					phandle = <0xf4>;
				};
			};

			cluster1 {

				core0 {
					cpu = <0x0f>;
				};

				core1 {
					cpu = <0x10>;
				};

				core2 {
					cpu = <0x11>;
				};

				doe {
					phandle = <0xf5>;
				};
			};

			cluster2 {

				core0 {
					cpu = <0x12>;
				};

				doe {
					phandle = <0xf6>;
				};
			};
		};

		idle-states {
			entry-method = "arm,psci";

			cpuoff_l {
				compatible = "mediatek,idle-state";
				arm,psci-suspend-param = <0x10001>;
				local-timer-stop;
				entry-latency-us = <0x32>;
				exit-latency-us = <0x64>;
				min-residency-us = <0x640>;
				phandle = <0x05>;
			};

			cpuoff_b {
				compatible = "mediatek,idle-state";
				arm,psci-suspend-param = <0x10001>;
				local-timer-stop;
				entry-latency-us = <0x32>;
				exit-latency-us = <0x64>;
				min-residency-us = <0x578>;
				phandle = <0x09>;
			};

			clusteroff_l {
				compatible = "mediatek,idle-state";
				arm,psci-suspend-param = <0x1010001>;
				local-timer-stop;
				entry-latency-us = <0x64>;
				exit-latency-us = <0xfa>;
				min-residency-us = <0x834>;
				phandle = <0x06>;
			};

			clusteroff_b {
				compatible = "mediatek,idle-state";
				arm,psci-suspend-param = <0x1010001>;
				local-timer-stop;
				entry-latency-us = <0x64>;
				exit-latency-us = <0xfa>;
				min-residency-us = <0x76c>;
				phandle = <0x0a>;
			};

			mcusysoff {
				compatible = "mediatek,idle-state";
				arm,psci-suspend-param = <0x1010002>;
				local-timer-stop;
				entry-latency-us = <0x12c>;
				exit-latency-us = <0x4b0>;
				min-residency-us = <0xa28>;
				phandle = <0x07>;
			};

			s2idle {
				compatible = "mediatek,idle-state";
				arm,psci-suspend-param = <0x1010100>;
				local-timer-stop;
				entry-latency-us = <0x1f4>;
				exit-latency-us = <0x578>;
				min-residency-us = <0xffffffff>;
				phandle = <0x08>;
			};
		};
	};

	disp_leds {
		compatible = "mediatek,disp-leds";

		backlight {
			label = "lcd-backlight";
			max-brightness = <0x7ff>;
			led-bits = <0x0b>;
			trans-bits = <0x0b>;
			default-state = "on";
		};
	};

	mtk_lpm {
		compatible = "mediatek,mtk-lpm";
		#address-cells = <0x02>;
		#size-cells = <0x02>;
		ranges;
		suspend-method = "s2idle";
		irq-remain = <0x13 0x14 0x15 0x16 0x17 0x18 0x19 0x1a 0x1b 0x1c 0x1d 0x1e 0x1f 0x20 0x21 0x22 0x23 0x24>;
		resource-ctrl = <0x25 0x26 0x27 0x28 0x29>;
		constraints = <0x2a 0x2b 0x2c>;
		phandle = <0xf7>;

		lpm_sysram@0011b500 {
			compatible = "mediatek,lpm-sysram";
			reg = <0x00 0x11b500 0x00 0x300>;
			phandle = <0xf8>;
		};

		irq-remain-list {

			edge_keypad {
				target = <0x2d>;
				value = <0x01 0x00 0x00 0x04>;
				phandle = <0x13>;
			};

			edge_mdwdt {
				target = <0x2e>;
				value = <0x01 0x00 0x80000000 0x2000000>;
				phandle = <0x14>;
			};

			level_vpu_core0 {
				target = <0x2f>;
				value = <0x00 0x00 0x00 0x00>;
				phandle = <0x15>;
			};

			level_vpu_core1 {
				target = <0x30>;
				value = <0x00 0x00 0x00 0x00>;
				phandle = <0x16>;
			};

			level_vpu_core2 {
				target = <0x31>;
				value = <0x00 0x00 0x00 0x00>;
				phandle = <0x17>;
			};

			level_mtk_mdla0 {
				target = <0x32>;
				value = <0x00 0x00 0x00 0x00>;
				phandle = <0x18>;
			};

			level_mtk_mdla1 {
				target = <0x32>;
				value = <0x00 0x01 0x00 0x00>;
				phandle = <0x19>;
			};

			level_edma0 {
				target = <0x33>;
				value = <0x00 0x00 0x00 0x00>;
				phandle = <0x1a>;
			};

			level_edma1 {
				target = <0x34>;
				value = <0x00 0x00 0x00 0x00>;
				phandle = <0x1b>;
			};

			level_mali0 {
				target = <0x35>;
				value = <0x00 0x00 0x00 0x00>;
				phandle = <0x1c>;
			};

			level_mali1 {
				target = <0x35>;
				value = <0x00 0x01 0x00 0x00>;
				phandle = <0x1d>;
			};

			level_mali2 {
				target = <0x35>;
				value = <0x00 0x02 0x00 0x00>;
				phandle = <0x1e>;
			};

			level_mali3 {
				target = <0x35>;
				value = <0x00 0x03 0x00 0x00>;
				phandle = <0x1f>;
			};

			level_mali4 {
				target = <0x35>;
				value = <0x00 0x04 0x00 0x00>;
				phandle = <0x20>;
			};

			level_i2c0 {
				target = <0x36>;
				value = <0x00 0x00 0x00 0x00>;
				phandle = <0x21>;
			};

			level_bt {
				target = <0x37>;
				value = <0x00 0x00 0x00 0x00>;
				phandle = <0x24>;
			};

			level_btif_tx {
				target = <0x38>;
				value = <0x00 0x01 0x00 0x00>;
				phandle = <0x22>;
			};

			level_btif_rx {
				target = <0x38>;
				value = <0x00 0x02 0x00 0x00>;
				phandle = <0x23>;
			};
		};

		resource-ctrl-list {

			bus26m {
				id = <0x00>;
				value = <0x00>;
				phandle = <0x25>;
			};

			infra {
				id = <0x01>;
				value = <0x00>;
				phandle = <0x26>;
			};

			syspll {
				id = <0x02>;
				value = <0x00>;
				phandle = <0x27>;
			};

			dram_s0 {
				id = <0x03>;
				value = <0x00>;
				phandle = <0x28>;
			};

			dram_s1 {
				id = <0x04>;
				value = <0x00>;
				phandle = <0x29>;
			};
		};

		constraint-list {

			rc_bus26m {
				id = <0x00>;
				value = <0x01>;
				phandle = <0x2a>;
			};

			rc_syspll {
				id = <0x01>;
				value = <0x01>;
				phandle = <0x2b>;
			};

			rc_dram {
				id = <0x02>;
				value = <0x01>;
				phandle = <0x2c>;
			};
		};
	};

	cpupm-sysram@0011b000 {
		compatible = "mediatek,cpupm-sysram";
		reg = <0x00 0x11b000 0x00 0x500>;
		phandle = <0xf9>;
	};

	mcucfg_mp0_counter {
		compatible = "mediatek,mcucfg_mp0_counter";
		reg_mp0_counter_base = <0x39>;
	};

	mcusys-ctrl@0c53a000 {
		compatible = "mediatek,mcusys-ctrl";
		reg = <0x00 0xc53a000 0x00 0x1000>;
		phandle = <0xfa>;
	};

	pmu {
		compatible = "arm,armv8-pmuv3";
		interrupt-parent = <0x01>;
		interrupts = <0x01 0x07 0x04>;
	};

	dsu-pmu-0 {
		compatible = "arm,dsu-pmu";
		interrupts = <0x00 0x12 0x04>;
		cpus = <0x0b 0x0c 0x0d 0x0e 0x0f 0x10 0x11 0x12>;
	};

	memory {
		device_type = "memory";
		reg = <0x00 0x40000000 0x00 0x3e605000>;
	};

	psci {
		compatible = "arm,psci-1.0";
		method = "smc";
	};

	reserved-memory {
		#address-cells = <0x02>;
		#size-cells = <0x02>;
		ranges;
		phandle = <0xfb>;

		reserve-memory-ssmr {
			compatible = "mediatek,reserve-memory-ssmr";
			no-map;
			size = <0x00 0x1000>;
			alignment = <0x00 0x1000>;
			alloc-ranges = <0x00 0xc0000000 0x04 0x00>;
		};

		zmc-default {
			compatible = "mediatek,zone_movable_cma";
			size = <0x00 0x35000000>;
			alignment = <0x00 0x1000000>;
			alloc-ranges = <0x00 0xc0000000 0x04 0x00>;
		};

		ion-carveout-heap {
			compatible = "mediatek,ion-carveout-heap";
			no-map;
			size = <0x00 0xc000>;
			alignment = <0x00 0x1000>;
			alloc-ranges = <0x00 0x40000000 0x00 0x80000000>;
		};

		consys-reserve-memory {
			compatible = "mediatek,consys-reserve-memory";
			no-map;
			size = <0x00 0x450000>;
			alignment = <0x00 0x100000>;
			alloc-ranges = <0x00 0x50000000 0x00 0x40000000>;
		};

		wifi-reserve-memory {
			compatible = "shared-dma-pool";
			no-map;
			size = <0x00 0xf20000>;
			alignment = <0x00 0x1000000>;
			alloc-ranges = <0x00 0x40000000 0x00 0x80000000>;
			phandle = <0xb2>;
		};

		gps-reserve-memory {
			compatible = "mediatek,gps-reserve-memory";
			no-map;
			size = <0x00 0x100000>;
			alignment = <0x00 0x100000>;
			alloc-ranges = <0x00 0x40000000 0x00 0x80000000>;
		};

		soter-shared-mem {
			compatible = "microtrust,shared_mem";
			no-map;
			size = <0x00 0xc00000>;
			alignment = <0x00 0x1000000>;
			alloc-ranges = <0x00 0x40000000 0x00 0x50000000>;
		};

		reserve-memory-sspm_share {
			compatible = "mediatek,reserve-memory-sspm_share";
			no-map;
			status = "okay";
			size = <0x00 0x910000>;
			alignment = <0x00 0x10000>;
			alloc-ranges = <0x00 0x40000000 0x00 0x60000000>;
		};

		reserve-memory-adsp_share {
			compatible = "mediatek,reserve-memory-adsp_share";
			no-map;
			size = <0x00 0x1000000>;
			alloc-ranges = <0x00 0x40000000 0x00 0x40000000>;
			alignment = <0x00 0x10000>;
		};

		reserve-memory-scp_share {
			compatible = "mediatek,reserve-memory-scp_share";
			no-map;
			size = <0x00 0x500000>;
			alignment = <0x00 0x1000000>;
			alloc-ranges = <0x00 0x50000000 0x00 0x40000000>;
		};

		reserve-memory-mcupm_share {
			compatible = "mediatek,reserve-memory-mcupm_share";
			no-map;
			status = "okay";
			size = <0x00 0x200000>;
			alignment = <0x00 0x10000>;
			alloc-ranges = <0x00 0x40000000 0x00 0x60000000>;
		};
	};

	cache_parity {
		compatible = "mediatek,cache_parity";
		version = <0x02>;
		err_level = <0x00>;
		interrupts = <0x00 0x01 0x04 0x00 0x02 0x04 0x00 0x03 0x04 0x00 0x04 0x04 0x00 0x05 0x04 0x00 0x06 0x04 0x00 0x07 0x04 0x00 0x08 0x04 0x00 0x00 0x04>;
	};

	qos@0011bb00 {
		compatible = "mediatek,qos-2.0";
		reg = <0x00 0x11bb00 0x00 0x100>;
	};

	interrupt-controller {
		compatible = "arm,gic-v3";
		#interrupt-cells = <0x03>;
		#address-cells = <0x02>;
		#size-cells = <0x02>;
		#redistributor-regions = <0x01>;
		interrupt-parent = <0x01>;
		interrupt-controller;
		reg = <0x00 0xc000000 0x00 0x40000 0x00 0xc040000 0x00 0x200000>;
		interrupts = <0x01 0x09 0x04>;
		phandle = <0x01>;
	};

	clocks {

		clk_null {
			compatible = "fixed-clock";
			#clock-cells = <0x00>;
			clock-frequency = <0x00>;
			phandle = <0xfc>;
		};

		clk26m {
			compatible = "fixed-clock";
			#clock-cells = <0x00>;
			clock-frequency = <0x18cba80>;
			phandle = <0x3b>;
		};

		clk12m {
			compatible = "fixed-clock";
			#clock-cells = <0x00>;
			clock-frequency = <0xb71b00>;
			phandle = <0x74>;
		};

		clk32k {
			compatible = "fixed-clock";
			#clock-cells = <0x00>;
			clock-frequency = <0x7d00>;
			phandle = <0xfd>;
		};
	};

	chipid@08000000 {
		compatible = "mediatek,chipid";
		reg = <0x00 0x8000000 0x00 0x04 0x00 0x8000004 0x00 0x04 0x00 0x8000008 0x00 0x04 0x00 0x800000c 0x00 0x04>;
	};

	topckgen@10000000 {
		compatible = "mediatek,topckgen\0syscon";
		reg = <0x00 0x10000000 0x00 0x1000>;
		#clock-cells = <0x01>;
		phandle = <0x3a>;
	};

	infracfg_ao@10001000 {
		compatible = "mediatek,infracfg_ao\0syscon";
		reg = <0x00 0x10001000 0x00 0x1000>;
		#clock-cells = <0x01>;
		phandle = <0x3c>;
	};

	dcm@10001000 {
		compatible = "mediatek,mt6885-dcm";
		reg = <0x00 0x10001000 0x00 0x1000 0x00 0x10002000 0x00 0x1000 0x00 0x10022000 0x00 0x1000 0x00 0x10219000 0x00 0x1000 0x00 0x1021d000 0x00 0x1000 0x00 0x10235000 0x00 0x1000 0x00 0x10238000 0x00 0x1000 0x00 0x10245000 0x00 0x1000 0x00 0x10248000 0x00 0x1000 0x00 0x10255000 0x00 0x1000 0x00 0x10258000 0x00 0x1000 0x00 0x10265000 0x00 0x1000 0x00 0x10268000 0x00 0x1000 0x00 0x1030e000 0x00 0x1000 0x00 0x10400000 0x00 0x50000 0x00 0x11210000 0x00 0x1000 0x00 0xc538000 0x00 0x5000 0x00 0xc53a800 0x00 0x1000>;
		reg-names = "infracfg_ao\0infracfg_ao_mem\0infra_ao_bcrm\0emi\0sub_emi\0chn0_emi\0dramc_ch0_top5\0chn1_emi\0dramc_ch1_top5\0chn2_emi\0dramc_ch2_top5\0chn3_emi\0dramc_ch3_top5\0sub_infracfg_ao_mem\0sspm\0audio\0mp_cpusys_top\0cpccfg_reg";
		mcu_disable = <0x00>;
		infra_disable = <0x00>;
		phandle = <0xfe>;
	};

	scpsys@10001000 {
		compatible = "mediatek,scpsys";
		reg = <0x00 0x10001000 0x00 0x1000 0x00 0x10006000 0x00 0x1000 0x00 0x10000000 0x00 0x1000>;
		#clock-cells = <0x01>;
		phandle = <0x55>;
	};

	scp_dvfs {
		compatible = "mediatek,scp_dvfs";
		clocks = <0x3a 0x03 0x3b 0x3a 0x65 0x3a 0x56 0x3a 0x55 0x3a 0x6a 0x3a 0x4d 0x3a 0x52 0x3a 0x62>;
		clock-names = "clk_mux\0clk_pll_0\0clk_pll_1\0clk_pll_2\0clk_pll_3\0clk_pll_4\0clk_pll_5\0clk_pll_6\0clk_pll_7";
	};

	infracfg_ao_mem@10002000 {
		compatible = "mediatek,infracfg_ao_mem";
		reg = <0x00 0x10002000 0x00 0x1000>;
	};

	pericfg@10003000 {
		compatible = "mediatek,pericfg\0syscon";
		reg = <0x00 0x10003000 0x00 0x1000>;
		#clock-cells = <0x01>;
	};

	dbgtop@1000d000 {
		compatible = "mediatek,dbgtop";
		reg = <0x00 0x1000d000 0x00 0x1000>;
	};

	btif@1100c000 {
		compatible = "mediatek,btif";
		reg = <0x00 0x1100c000 0x00 0x1000 0x00 0x11000d80 0x00 0x80 0x00 0x11000e00 0x00 0x80>;
		interrupts = <0x00 0x9e 0x04 0x00 0x98 0x04 0x00 0x99 0x04>;
		clocks = <0x3c 0x1d 0x3c 0x70>;
		clock-names = "btifc\0apdmac";
		phandle = <0x38>;
	};

	iocfg_rm@11c20000 {
		compatible = "mediatek,iocfg_rm";
		reg = <0x00 0x11c20000 0x00 0x1000>;
		phandle = <0x3e>;
	};

	iocfg_bm@11d10000 {
		compatible = "mediatek,iocfg_bm";
		reg = <0x00 0x11d10000 0x00 0x1000>;
		phandle = <0x3f>;
	};

	iocfg_lm@11e20000 {
		compatible = "mediatek,iocfg_lm";
		reg = <0x00 0x11e20000 0x00 0x1000>;
		phandle = <0x40>;
	};

	iocfg_lb@11e70000 {
		compatible = "mediatek,iocfg_lb";
		reg = <0x00 0x11e70000 0x00 0x1000>;
		phandle = <0x41>;
	};

	iocfg_rt@11ea0000 {
		compatible = "mediatek,iocfg_rt";
		reg = <0x00 0x11ea0000 0x00 0x1000>;
		phandle = <0x42>;
	};

	iocfg_lt@11f20000 {
		compatible = "mediatek,iocfg_lt";
		reg = <0x00 0x11f20000 0x00 0x1000>;
		phandle = <0x43>;
	};

	iocfg_tm@11f30000 {
		compatible = "mediatek,iocfg_tm";
		reg = <0x00 0x11f30000 0x00 0x1000>;
		phandle = <0x44>;
	};

	apirq@1000b000 {
		compatible = "mediatek,apirq";
		reg = <0x00 0x1000b000 0x00 0x1000>;
		interrupts = <0x00 0xd4 0x04>;
		phandle = <0x45>;
	};

	gpio@10005000 {
		compatible = "mediatek,gpio";
		reg = <0x00 0x10005000 0x00 0x1000>;
		phandle = <0x3d>;
	};

	pinctrl {
		compatible = "mediatek,mt6885-pinctrl";
		reg_bases = <0x3d 0x3e 0x3f 0x40 0x41 0x42 0x43 0x44>;
		reg_base_eint = <0x45>;
		pins-are-numbered;
		gpio-controller;
		gpio-ranges = <0x02 0x00 0x00 0xdc>;
		#gpio-cells = <0x02>;
		interrupt-controller;
		#interrupt-cells = <0x04>;
		interrupts = <0x00 0xd4 0x04>;
		interrupt-parent = <0x01>;
		phandle = <0x02>;

		pinctrl_state_mode_idle {
			phandle = <0xb3>;

			pins_cmd0_dat {
				pinmux = <0x2500>;
				input-enable;
				bias-pull-down;
			};

			pins_cmd1_dat {
				pinmux = <0x2700>;
				input-enable;
				bias-pull-down;
			};
		};

		pinctrl_state_mode_spi {
			phandle = <0xb4>;

			pins_cmd0_dat {
				pinmux = <0x2501>;
				bias-disable;
			};

			pins_cmd1_dat {
				pinmux = <0x2701>;
				bias-disable;
			};
		};

		aud_clk_mosi_off {
			phandle = <0xc7>;

			pins_cmd0_dat {
				pinmux = <0xd600>;
				input-enable;
				bias-pull-down;
			};

			pins_cmd1_dat {
				pinmux = <0xd700>;
				input-enable;
				bias-pull-down;
			};
		};

		aud_clk_mosi_on {
			phandle = <0xc8>;

			pins_cmd0_dat {
				pinmux = <0xd601>;
				input-schmitt-enable;
				bias-disable;
			};

			pins_cmd1_dat {
				pinmux = <0xd701>;
				input-schmitt-enable;
				bias-disable;
			};
		};

		aud_dat_mosi_off {
			phandle = <0xc9>;

			pins_cmd1_dat {
				pinmux = <0xd800>;
				input-enable;
				bias-pull-down;
			};

			pins_cmd2_dat {
				pinmux = <0xd900>;
				input-enable;
				bias-pull-down;
			};
		};

		aud_dat_mosi_on {
			phandle = <0xca>;

			pins_cmd1_dat {
				pinmux = <0xd801>;
				input-schmitt-enable;
				bias-disable;
			};

			pins_cmd2_dat {
				pinmux = <0xd901>;
				input-schmitt-enable;
				bias-disable;
			};
		};

		aud_dat_mosi_ch34_off {
			phandle = <0xe7>;

			pins_cmd1_dat {
				pinmux = <0xc400>;
				input-enable;
				bias-pull-down;
			};
		};

		aud_dat_mosi_ch34_on {
			phandle = <0xe8>;

			pins_cmd1_dat {
				pinmux = <0xc401>;
				input-schmitt-enable;
				bias-disable;
			};
		};

		aud_dat_miso_off {
			phandle = <0xcb>;

			pins_cmd1_dat {
				pinmux = <0xda00>;
				input-enable;
				bias-pull-down;
			};

			pins_cmd2_dat {
				pinmux = <0xdb00>;
				input-enable;
				bias-disable;
			};
		};

		aud_dat_miso_on {
			phandle = <0xcc>;

			pins_cmd1_dat {
				pinmux = <0xda01>;
				input-schmitt-enable;
				bias-disable;
			};

			pins_cmd2_dat {
				pinmux = <0xdb01>;
				input-schmitt-enable;
				bias-disable;
			};
		};

		aud_dat_miso_ch34_off {
			phandle = <0xe9>;

			pins_cmd1_dat {
				pinmux = <0xc700>;
				input-enable;
				bias-pull-down;
			};
		};

		aud_dat_miso_ch34_on {
			phandle = <0xea>;

			pins_cmd1_dat {
				pinmux = <0xc701>;
				input-schmitt-enable;
				bias-disable;
			};
		};

		vow_dat_miso_off {
			phandle = <0xcd>;

			pins_cmd1_dat {
				pinmux = <0xda00>;
				input-enable;
				bias-pull-down;
			};
		};

		vow_dat_miso_on {
			phandle = <0xce>;

			pins_cmd1_dat {
				pinmux = <0xda02>;
				input-schmitt-enable;
				bias-disable;
			};
		};

		vow_clk_miso_off {
			phandle = <0xcf>;

			pins_cmd3_dat {
				pinmux = <0xdb00>;
				input-enable;
				bias-pull-down;
			};
		};

		vow_clk_miso_on {
			phandle = <0xd0>;

			pins_cmd1_dat {
				pinmux = <0xdb02>;
				input-schmitt-enable;
				bias-disable;
			};
		};

		aud_nle_mosi_off {
			phandle = <0xd1>;

			pins_cmd1_dat {
				pinmux = <0xc500>;
				input-enable;
				bias-pull-down;
			};

			pins_cmd2_dat {
				pinmux = <0xc600>;
				input-enable;
				bias-pull-down;
			};
		};

		aud_nle_mosi_on {
			phandle = <0xd2>;

			pins_cmd1_dat {
				pinmux = <0xc501>;
				input-schmitt-enable;
				bias-disable;
			};

			pins_cmd2_dat {
				pinmux = <0xc601>;
				input-schmitt-enable;
				bias-disable;
			};
		};

		aud_dat_miso2_off {
			phandle = <0xd3>;

			pins_cmd1_dat {
				pinmux = <0xc700>;
				input-enable;
				bias-pull-down;
			};
		};

		aud_dat_miso2_on {
			phandle = <0xd4>;

			pins_cmd1_dat {
				pinmux = <0xc701>;
				input-schmitt-enable;
				bias-disable;
			};
		};

		aud_gpio_i2s0_off {
			phandle = <0xd5>;

			pins_cmd1_dat {
				pinmux = <0x2200>;
				input-enable;
				bias-pull-down;
			};
		};

		aud_gpio_i2s0_on {
			phandle = <0xd6>;

			pins_cmd1_dat {
				pinmux = <0x2201>;
				input-schmitt-enable;
				bias-disable;
			};
		};

		aud_gpio_i2s1_off {
			phandle = <0xd7>;
		};

		aud_gpio_i2s1_on {
			phandle = <0xd8>;
		};

		aud_gpio_i2s2_off {
			phandle = <0xd9>;
		};

		aud_gpio_i2s2_on {
			phandle = <0xda>;
		};

		aud_gpio_i2s3_off {
			phandle = <0xdb>;

			pins_cmd1_dat {
				pinmux = <0x2000>;
				input-enable;
				bias-pull-down;
			};

			pins_cmd2_dat {
				pinmux = <0x2100>;
				input-enable;
				bias-pull-down;
			};

			pins_cmd3_dat {
				pinmux = <0x2300>;
				input-enable;
				bias-pull-down;
			};
		};

		aud_gpio_i2s3_on {
			phandle = <0xdc>;

			pins_cmd1_dat {
				pinmux = <0x2001>;
				input-schmitt-enable;
				bias-disable;
			};

			pins_cmd2_dat {
				pinmux = <0x2101>;
				input-schmitt-enable;
				bias-disable;
			};

			pins_cmd3_dat {
				pinmux = <0x2301>;
				input-schmitt-enable;
				bias-disable;
			};
		};

		aud_gpio_i2s5_off {
			phandle = <0xdd>;
		};

		aud_gpio_i2s5_on {
			phandle = <0xde>;
		};

		aud_gpio_i2s6_off {
			phandle = <0xdf>;
		};

		aud_gpio_i2s6_on {
			phandle = <0xe0>;
		};

		aud_gpio_i2s7_off {
			phandle = <0xe1>;
		};

		aud_gpio_i2s7_on {
			phandle = <0xe2>;
		};

		aud_gpio_i2s8_off {
			phandle = <0xe3>;
		};

		aud_gpio_i2s8_on {
			phandle = <0xe4>;
		};

		aud_gpio_i2s9_off {
			phandle = <0xe5>;
		};

		aud_gpio_i2s9_on {
			phandle = <0xe6>;
		};

		nfc_default {
			phandle = <0xff>;
		};

		nfc_int_active {
			phandle = <0x100>;

			pins_cmd_dat {
				pinmux = <0xb00>;
				slew-rate = <0x00>;
				drive-strength = <0x02>;
				bias-pull-up;
			};
		};

		nfc_int_suspend {
			phandle = <0x101>;

			pins_cmd_dat {
				pinmux = <0xb00>;
				slew-rate = <0x00>;
				drive-strength = <0x02>;
				bias-pull-up;
			};
		};

		nfc_enable_active {
			phandle = <0x102>;

			pins_cmd_dat {
				pinmux = <0xa00>;
				slew-rate = <0x01>;
				output-high;
				drive-strength = <0x02>;
				bias-pull-up = <0x67>;
			};
		};

		nfc_enable_suspend {
			phandle = <0x103>;

			pins_cmd_dat {
				pinmux = <0xa00>;
				slew-rate = <0x01>;
				drive-strength = <0x02>;
				bias-disable;
			};
		};

		msdc0@default {
			phandle = <0x46>;

			pins_cmd {
				drive-strength = [04];
			};

			pins_dat {
				drive-strength = [04];
			};

			pins_clk {
				drive-strength = [04];
			};

			pins_rst {
				drive-strength = [04];
			};

			pins_ds {
				drive-strength = [04];
			};
		};

		msdc0@hs400 {
			phandle = <0x47>;

			pins_cmd {
				drive-strength = [04];
			};

			pins_dat {
				drive-strength = [04];
			};

			pins_clk {
				drive-strength = [04];
			};

			pins_rst {
				drive-strength = [04];
			};

			pins_ds {
				drive-strength = [04];
			};
		};

		msdc0@hs200 {
			phandle = <0x48>;

			pins_cmd {
				drive-strength = [04];
			};

			pins_dat {
				drive-strength = [04];
			};

			pins_clk {
				drive-strength = [04];
			};

			pins_rst {
				drive-strength = [04];
			};

			pins_ds {
				drive-strength = [04];
			};
		};

		msdc0@register_default {
			cmd_edge = [00];
			rdata_edge = [00];
			wdata_edge = [00];
			phandle = <0x49>;
		};

		msdc1@default {
			phandle = <0x4c>;

			pins_cmd {
				drive-strength = [03];
			};

			pins_dat {
				drive-strength = [03];
			};

			pins_clk {
				drive-strength = [03];
			};
		};

		msdc1@sdr104 {
			phandle = <0x4d>;

			pins_cmd {
				drive-strength = [03];
			};

			pins_dat {
				drive-strength = [03];
			};

			pins_clk {
				drive-strength = [03];
			};
		};

		msdc1@sdr50 {
			phandle = <0x4e>;

			pins_cmd {
				drive-strength = [03];
			};

			pins_dat {
				drive-strength = [03];
			};

			pins_clk {
				drive-strength = [03];
			};
		};

		msdc1@ddr50 {
			phandle = <0x4f>;

			pins_cmd {
				drive-strength = [03];
			};

			pins_dat {
				drive-strength = [03];
			};

			pins_clk {
				drive-strength = [03];
			};
		};

		msdc1@register_default {
			cmd_edge = [00];
			rdata_edge = [00];
			wdata_edge = [00];
			phandle = <0x50>;
		};
	};

	msdc@11230000 {
		compatible = "mediatek,msdc\0syscon";
		reg = <0x00 0x11230000 0x00 0x10000>;
		interrupts = <0x00 0x63 0x04>;
		#clock-cells = <0x01>;
		index = [00];
		clk_src = [01];
		bus-width = <0x08>;
		max-frequency = <0xbebc200>;
		cap-mmc-highspeed;
		mmc-ddr-1_8v;
		mmc-hs200-1_8v;
		mmc-hs400-1_8v;
		no-sd;
		no-sdio;
		non-removable;
		pinctl = <0x46>;
		pinctl_hs400 = <0x47>;
		pinctl_hs200 = <0x48>;
		register_setting = <0x49>;
		host_function = [00];
		bootable;
		status = "okay";
		vmmc-supply = <0x4a>;
		vcore-supply = <0x4b>;
		clocks = <0x3c 0x21 0x3c 0x1f 0x3c 0x51>;
		clock-names = "msdc0-clock\0msdc0-hclock\0msdc0-aes-clock";
		phandle = <0x104>;
	};

	msdc@11240000 {
		compatible = "mediatek,msdc";
		reg = <0x00 0x11240000 0x00 0x1000>;
		interrupts = <0x00 0x67 0x04>;
		index = [01];
		clk_src = [04];
		bus-width = <0x04>;
		max-frequency = <0xbebc200>;
		cap-sd-highspeed;
		sd-uhs-sdr12;
		sd-uhs-sdr25;
		sd-uhs-sdr50;
		sd-uhs-sdr104;
		sd-uhs-ddr50;
		no-mmc;
		no-sdio;
		pinctl = <0x4c>;
		pinctl_sdr104 = <0x4d>;
		pinctl_sdr50 = <0x4e>;
		pinctl_ddr50 = <0x4f>;
		register_setting = <0x50>;
		host_function = [01];
		cd_level = [00];
		cd-gpios = <0x02 0x17 0x00>;
		status = "okay";
		vmmc-supply = <0x51>;
		vqmmc-supply = <0x52>;
		clocks = <0x3c 0x2a 0x3c 0x20>;
		clock-names = "msdc1-clock\0msdc1-hclock";
		phandle = <0x105>;
	};

	msdc0_top@11f50000 {
		compatible = "mediatek,msdc0_top";
		reg = <0x00 0x11f50000 0x00 0x1000>;
	};

	msdc1_top@11e10000 {
		compatible = "mediatek,msdc1_top";
		reg = <0x00 0x11e10000 0x00 0x1000>;
	};

	sleep@10006000 {
		compatible = "mediatek,sleep";
		reg = <0x00 0x10006000 0x00 0x1000>;
	};

	spmtwam@10006000 {
		compatible = "mediatek,spmtwam";
		reg = <0x00 0x10006000 0x00 0x1000>;
		interrupts = <0x00 0xde 0x04>;
		spm_twam_con = <0xa0>;
		spm_twam_window_len = <0xa4>;
		spm_twam_idle_sel = <0xa8>;
		spm_irq_mask = <0xb4>;
		spm_irq_sta = <0x128>;
		spm_twam_last_sta0 = <0x1d0>;
		spm_twam_last_sta1 = <0x1d4>;
		spm_twam_last_sta2 = <0x1d8>;
		spm_twam_last_sta3 = <0x1dc>;
		phandle = <0x106>;
	};

	srclken@10006500 {
		compatible = "mediatek,srclken";
		reg = <0x00 0x10006500 0x00 0x1000>;
	};

	toprgu@10007000 {
		compatible = "mediatek,toprgu";
		reg = <0x00 0x10007000 0x00 0x1000>;
		interrupts = <0x00 0x1b1 0x04>;
		phandle = <0x107>;
	};

	apxgpt@10008000 {
		compatible = "mediatek,apxgpt";
		reg = <0x00 0x10008000 0x00 0x1000>;
		interrupts = <0x00 0xd3 0x04>;
	};

	hacc@1000a000 {
		compatible = "mediatek,hacc";
		reg = <0x00 0x1000a000 0x00 0x1000>;
		interrupts = <0x00 0xe6 0x04>;
	};

	apmixed@1000c000 {
		compatible = "mediatek,apmixed\0syscon";
		reg = <0x00 0x1000c000 0x00 0xe00>;
		#clock-cells = <0x01>;
		phandle = <0x9f>;
	};

	fhctl-new@1000ce00 {
		compatible = "mediatek,mt6885-fhctl";
		reg = <0x00 0x1000ce00 0x00 0x200 0x00 0x1000c000 0x00 0xe00>;

		map0 {
			domain = "top";
			method = "fhctl-mcupm";

			armpll_ll {
				fh-id = <0x00>;
				pll-id = <0x00>;
				perms = <0x18>;
			};

			armpll_bl0 {
				fh-id = <0x01>;
				pll-id = <0x01>;
				perms = <0x18>;
			};

			armpll_bl1 {
				fh-id = <0x02>;
				pll-id = <0x02>;
				perms = <0x18>;
			};

			armpll_bl2 {
				fh-id = <0x03>;
				pll-id = <0x03>;
				perms = <0x18>;
			};

			armpll_bl3 {
				fh-id = <0x04>;
				pll-id = <0x04>;
				perms = <0x18>;
			};

			ccipll {
				fh-id = <0x05>;
				pll-id = <0x05>;
				perms = <0x18>;
			};

			mfgpll {
				fh-id = <0x06>;
				pll-id = <0x06>;
			};

			mpll {
				fh-id = <0x08>;
				pll-id = <0x08>;
			};

			mmpll {
				fh-id = <0x09>;
				pll-id = <0x09>;
			};

			mainpll {
				fh-id = <0x0a>;
				pll-id = <0x0a>;
			};

			msdcpll {
				fh-id = <0x0b>;
				pll-id = <0x0b>;
			};

			adsppll {
				fh-id = <0x0c>;
				pll-id = <0x0c>;
			};

			apupll {
				fh-id = <0x0d>;
				pll-id = <0x0d>;
			};

			tvdpll {
				fh-id = <0x0e>;
				pll-id = <0x0e>;
			};
		};
	};

	pwrap@10026000 {
		compatible = "mediatek,mt6885-pwrap";
		reg = <0x00 0x10026000 0x00 0x1000 0x00 0x10028000 0x00 0x1000>;
		reg-names = "pwrap\0spi_mst";
		interrupts = <0x00 0xdc 0x04>;
		clocks = <0x3c 0x03 0x3c 0x02 0x3a 0x22 0x3a 0x8d>;
		clock-names = "spi\0wrap\0ulposc\0ulposc_osc";
		phandle = <0x53>;

		mt6359-pmic {
			compatible = "mediatek,mt6359-pmic";
			interrupt-parent = <0x02>;
			interrupts = <0xde 0x04 0xde 0x00>;
			status = "okay";
			interrupt-controller;
			#interrupt-cells = <0x02>;
			mediatek,num-pmic-irqs = <0x91>;
			mediatek,pmic-irqs = <0x00 0x00 0x01 0x00 0x02 0x00 0x03 0x00 0x04 0x00 0x05 0x00 0x06 0x00 0x07 0x00 0x08 0x00 0x09 0x00 0x10 0x01 0x11 0x01 0x12 0x01 0x13 0x01 0x14 0x01 0x15 0x01 0x16 0x01 0x17 0x01 0x18 0x01 0x19 0x01 0x1a 0x01 0x1b 0x01 0x1c 0x01 0x1d 0x01 0x1e 0x01 0x1f 0x01 0x20 0x01 0x21 0x01 0x22 0x01 0x23 0x01 0x24 0x01 0x25 0x01 0x26 0x01 0x27 0x01 0x28 0x01 0x29 0x01 0x2a 0x01 0x2b 0x01 0x2c 0x01 0x2d 0x01 0x30 0x02 0x31 0x02 0x32 0x02 0x33 0x02 0x34 0x02 0x35 0x02 0x40 0x03 0x50 0x04 0x51 0x04 0x52 0x04 0x53 0x04 0x54 0x04 0x57 0x04 0x58 0x04 0x59 0x04 0x5b 0x04 0x5c 0x04 0x60 0x04 0x62 0x04 0x63 0x04 0x64 0x04 0x70 0x05 0x71 0x05 0x72 0x05 0x73 0x05 0x74 0x05 0x75 0x05 0x76 0x05 0x77 0x05 0x78 0x05 0x79 0x05 0x80 0x06 0x85 0x06 0x86 0x06 0x87 0x06 0x90 0x07>;
			interrupt-names = "vpu_oc\0vcore_oc\0vgpu11_oc\0vgpu12_oc\0vmodem_oc\0vproc1_oc\0vproc2_oc\0vs1_oc\0vs2_oc\0vpa_oc\0vfe28_oc\0vxo22_oc\0vrf18_oc\0vrf12_oc\0vefuse_oc\0vcn33_1_oc\0vcn33_2_oc\0vcn13_oc\0vcn18_oc\0va09_oc\0vcamio_oc\0va12_oc\0vaux18_oc\0vaud18_oc\0vio18_oc\0vsram_proc1_oc\0vsram_proc2_oc\0vsram_others_oc\0vsram_md_oc\0vemc_oc\0vsim1_oc\0vsim2_oc\0vusb_oc\0vrfck_oc\0vbbck_oc\0vbif28_oc\0vibr_oc\0vio28_oc\0vm18_oc\0vufs_oc\0pwrkey\0homekey\0pwrkey_r\0homekey_r\0ni_lbat_int\0chrdet_edge\0rtc\0fg_bat_h\0fg_bat_l\0fg_cur_h\0fg_cur_l\0fg_zcv\0fg_n_charge_l\0fg_iavg_h\0fg_iavg_l\0fg_discharge\0fg_charge\0baton_lv\0baton_bat_in\0baton_bat_out\0bif\0bat_h\0bat_l\0bat2_h\0bat2_l\0bat_temp_h\0bat_temp_l\0thr_h\0thr_l\0auxadc_imp\0nag_c_dltv\0audio\0accdet\0accdet_eint0\0accdet_eint1\0spi_cmd_alert";
			phandle = <0x108>;

			pmic-oc-debug {
				compatible = "mediatek,pmic-oc-debug";
				phandle = <0x109>;
			};

			mt-pmic {
				compatible = "mediatek,mt-pmic";
				interrupts = <0x30 0x04 0x32 0x04 0x31 0x04 0x33 0x04 0x70 0x04 0x71 0x04 0x52 0x04 0x53 0x04>;
				interrupt-names = "pwrkey\0pwrkey_r\0homekey\0homekey_r\0bat_h\0bat_l\0fg_cur_h\0fg_cur_l";
				phandle = <0x10a>;
			};

			mt635x-auxadc {
				compatible = "mediatek,mt6359-auxadc";
				#io-channel-cells = <0x01>;
				phandle = <0x10b>;

				batadc {
					channel = <0x00>;
					resistance-ratio = <0x07 0x02>;
					avg-num = <0x80>;
				};

				bat_temp {
					channel = <0x03>;
					resistance-ratio = <0x05 0x02>;
				};

				chip_temp {
					channel = <0x05>;
				};

				vcore_temp {
					channel = <0x06>;
				};

				vproc_temp {
					channel = <0x07>;
				};

				vgpu_temp {
					channel = <0x08>;
				};

				accdet {
					channel = <0x09>;
				};

				dcxo_volt {
					channel = <0x0a>;
					resistance-ratio = <0x03 0x02>;
				};

				tsx_temp {
					channel = <0x0b>;
					avg-num = <0x80>;
				};

				hpofs_cal {
					channel = <0x0c>;
					avg-num = <0x100>;
				};

				dcxo_temp {
					channel = <0x0d>;
					avg-num = <0x10>;
				};

				vbif {
					channel = <0x0e>;
					resistance-ratio = <0x05 0x02>;
				};
			};

			mt6359regulator {
				compatible = "mediatek,mt6359p-regulator";
				interrupts = <0x00 0x04 0x01 0x04 0x02 0x04 0x04 0x04 0x05 0x04 0x06 0x04 0x07 0x04 0x08 0x04 0x09 0x04 0x10 0x04 0x11 0x04 0x12 0x04 0x13 0x04 0x14 0x04 0x15 0x04 0x16 0x04 0x17 0x04 0x18 0x04 0x19 0x04 0x1b 0x04 0x1c 0x04 0x1d 0x04 0x1e 0x04 0x1f 0x04 0x20 0x04 0x21 0x04 0x22 0x04 0x23 0x04 0x26 0x04 0x27 0x04 0x29 0x04 0x2b 0x04 0x2c 0x04 0x2d 0x04>;
				interrupt-names = "VPU\0VCORE\0VGPU11\0VMODEM\0VPROC1\0VPROC2\0VS1\0VS2\0VPA\0VFE28\0VXO22\0VRF18\0VRF12\0VEFUSE\0VCN33_1_BT\0VCN33_2_BT\0VCN13\0VCN18\0VA09\0VA12\0VAUX18\0VAUD18\0VIO18\0VSRAM_PROC1\0VSRAM_PROC2\0VSRAM_OTHERS\0VSRAM_MD\0VEMC\0VUSB\0VRFCK\0VBIF28\0VIO28\0VM18\0VUFS";
				phandle = <0x10c>;

				buck_vs1 {
					regulator-name = "vs1";
					regulator-min-microvolt = "\0\f5";
					regulator-max-microvolt = <0x2191c0>;
					regulator-enable-ramp-delay = <0x00>;
					phandle = <0x10d>;
				};

				buck_vgpu11 {
					regulator-name = "vgpu11";
					regulator-min-microvolt = <0x61a80>;
					regulator-max-microvolt = <0x123716>;
					regulator-enable-ramp-delay = <0xc8>;
					phandle = <0x4b>;
				};

				buck_vmodem {
					regulator-name = "vmodem";
					regulator-min-microvolt = <0x61a80>;
					regulator-max-microvolt = <0x10c8e0>;
					regulator-enable-ramp-delay = <0xc8>;
					phandle = <0x10e>;
				};

				buck_vpu {
					regulator-name = "vpu";
					regulator-min-microvolt = <0x61a80>;
					regulator-max-microvolt = <0x123716>;
					regulator-enable-ramp-delay = <0xc8>;
					phandle = <0x10f>;
				};

				buck_vcore {
					regulator-name = "vcore";
					regulator-min-microvolt = <0x7b98a>;
					regulator-max-microvolt = <0x13d620>;
					regulator-enable-ramp-delay = <0xc8>;
					phandle = <0x110>;
				};

				buck_vs2 {
					regulator-name = "vs2";
					regulator-min-microvolt = "\0\f5";
					regulator-max-microvolt = <0x186a00>;
					regulator-enable-ramp-delay = <0x00>;
					phandle = <0x111>;
				};

				buck_vpa {
					regulator-name = "vpa";
					regulator-min-microvolt = <0x7a120>;
					regulator-max-microvolt = <0x37b1d0>;
					regulator-enable-ramp-delay = <0x12c>;
					phandle = <0x112>;
				};

				buck_vproc2 {
					regulator-name = "vproc2";
					regulator-min-microvolt = <0x61a80>;
					regulator-max-microvolt = <0x123716>;
					regulator-enable-ramp-delay = <0xc8>;
					phandle = <0xbb>;
				};

				buck_vproc1 {
					regulator-name = "vproc1";
					regulator-min-microvolt = <0x61a80>;
					regulator-max-microvolt = <0x123716>;
					regulator-enable-ramp-delay = <0xc8>;
					phandle = <0xba>;
				};

				ldo_vaud18 {
					compatible = "regulator-fixed";
					regulator-name = "vaud18";
					regulator-min-microvolt = <0x1b7740>;
					regulator-max-microvolt = <0x1b7740>;
					regulator-enable-ramp-delay = <0xf0>;
					phandle = <0x113>;
				};

				ldo_vsim1 {
					regulator-name = "vsim1";
					regulator-min-microvolt = <0x19f0a0>;
					regulator-max-microvolt = <0x2f4d60>;
					regulator-enable-ramp-delay = <0x1e0>;
					phandle = <0x114>;
				};

				ldo_vibr {
					regulator-name = "vibr";
					regulator-min-microvolt = <0x124f80>;
					regulator-max-microvolt = <0x325aa0>;
					regulator-enable-ramp-delay = <0xf0>;
					phandle = <0x115>;
				};

				ldo_vrf12 {
					regulator-name = "vrf12";
					regulator-min-microvolt = <0x10c8e0>;
					regulator-max-microvolt = <0x13d620>;
					regulator-enable-ramp-delay = <0x1e0>;
					phandle = <0x116>;
				};

				ldo_vusb {
					compatible = "regulator-fixed";
					regulator-name = "vusb";
					regulator-min-microvolt = <0x2dc6c0>;
					regulator-max-microvolt = <0x2dc6c0>;
					regulator-enable-ramp-delay = <0x3c0>;
					phandle = <0x117>;
				};

				ldo_vsram_proc2 {
					regulator-name = "vsram_proc2";
					regulator-min-microvolt = <0x7a120>;
					regulator-max-microvolt = <0x13bdb6>;
					regulator-enable-ramp-delay = <0xf0>;
					phandle = <0x118>;
				};

				ldo_vio18 {
					regulator-name = "vio18";
					regulator-min-microvolt = <0x19f0a0>;
					regulator-max-microvolt = <0x1cfde0>;
					regulator-enable-ramp-delay = <0x3c0>;
					phandle = <0x119>;
				};

				ldo_vcamio {
					regulator-name = "vcamio";
					regulator-min-microvolt = <0x19f0a0>;
					regulator-max-microvolt = <0x1cfde0>;
					regulator-enable-ramp-delay = <0x780>;
					phandle = <0x11a>;
				};

				ldo_vcn18 {
					compatible = "regulator-fixed";
					regulator-name = "vcn18";
					regulator-min-microvolt = <0x1b7740>;
					regulator-max-microvolt = <0x1b7740>;
					regulator-enable-ramp-delay = <0xf0>;
					phandle = <0x11b>;
				};

				ldo_vfe28 {
					compatible = "regulator-fixed";
					regulator-name = "vfe28";
					regulator-min-microvolt = <0x2ab980>;
					regulator-max-microvolt = <0x2ab980>;
					regulator-enable-ramp-delay = <0x78>;
					phandle = <0x11c>;
				};

				ldo_vcn13 {
					regulator-name = "vcn13";
					regulator-min-microvolt = <0xdbba0>;
					regulator-max-microvolt = <0x13d620>;
					regulator-enable-ramp-delay = <0xf0>;
					phandle = <0x11d>;
				};

				ldo_vcn33_1_bt {
					regulator-name = "vcn33_1_bt";
					regulator-min-microvolt = <0x2ab980>;
					regulator-max-microvolt = <0x3567e0>;
					regulator-enable-ramp-delay = <0xf0>;
					phandle = <0x11e>;
				};

				ldo_vcn33_1_wifi {
					regulator-name = "vcn33_1_wifi";
					regulator-min-microvolt = <0x2ab980>;
					regulator-max-microvolt = <0x3567e0>;
					regulator-enable-ramp-delay = <0xf0>;
					phandle = <0x11f>;
				};

				ldo_vaux18 {
					compatible = "regulator-fixed";
					regulator-name = "vaux18";
					regulator-min-microvolt = <0x1b7740>;
					regulator-max-microvolt = <0x1b7740>;
					regulator-enable-ramp-delay = <0xf0>;
					phandle = <0x120>;
				};

				ldo_vsram_others {
					regulator-name = "vsram_others";
					regulator-min-microvolt = <0x7a120>;
					regulator-max-microvolt = <0x13bdb6>;
					regulator-enable-ramp-delay = <0xf0>;
					phandle = <0x9c>;
				};

				ldo_vefuse {
					regulator-name = "vefuse";
					regulator-min-microvolt = <0x19f0a0>;
					regulator-max-microvolt = <0x1e8480>;
					regulator-enable-ramp-delay = <0xf0>;
					phandle = <0x121>;
				};

				ldo_vxo22 {
					regulator-name = "vxo22";
					regulator-min-microvolt = <0x1b7740>;
					regulator-max-microvolt = <0x2191c0>;
					regulator-enable-ramp-delay = <0x1e0>;
					phandle = <0x122>;
				};

				ldo_vrfck {
					regulator-name = "vrfck";
					regulator-min-microvolt = <0x12ebc0>;
					regulator-max-microvolt = <0x186a00>;
					regulator-enable-ramp-delay = <0x1e0>;
					phandle = <0x123>;
				};

				ldo_vbif28 {
					compatible = "regulator-fixed";
					regulator-name = "vbif28";
					regulator-min-microvolt = <0x2ab980>;
					regulator-max-microvolt = <0x2ab980>;
					regulator-enable-ramp-delay = <0xf0>;
					phandle = <0x124>;
				};

				ldo_vio28 {
					regulator-name = "vio28";
					regulator-min-microvolt = <0x2ab980>;
					regulator-max-microvolt = <0x325aa0>;
					regulator-enable-ramp-delay = <0x780>;
					phandle = <0x125>;
				};

				ldo_vemc {
					regulator-name = "vemc";
					regulator-min-microvolt = <0x2625a0>;
					regulator-max-microvolt = <0x325aa0>;
					regulator-enable-ramp-delay = <0xf0>;
					phandle = <0x4a>;
				};

				ldo_vcn33_2_bt {
					regulator-name = "vcn33_2_bt";
					regulator-min-microvolt = <0x2ab980>;
					regulator-max-microvolt = <0x3567e0>;
					regulator-enable-ramp-delay = <0xf0>;
					phandle = <0x126>;
				};

				ldo_vcn33_2_wifi {
					regulator-name = "vcn33_2_wifi";
					regulator-min-microvolt = <0x2ab980>;
					regulator-max-microvolt = <0x3567e0>;
					regulator-enable-ramp-delay = <0xf0>;
					phandle = <0x127>;
				};

				ldo_va12 {
					regulator-name = "va12";
					regulator-min-microvolt = <0x124f80>;
					regulator-max-microvolt = <0x13d620>;
					regulator-enable-ramp-delay = <0x3c0>;
					phandle = <0x128>;
				};

				ldo_va09 {
					regulator-name = "va09";
					regulator-min-microvolt = "\0\f5";
					regulator-max-microvolt = <0x124f80>;
					regulator-enable-ramp-delay = <0x3c0>;
					phandle = <0x129>;
				};

				ldo_vrf18 {
					regulator-name = "vrf18";
					regulator-min-microvolt = <0x19f0a0>;
					regulator-max-microvolt = <0x1b9e50>;
					regulator-enable-ramp-delay = <0xf0>;
					phandle = <0x12a>;
				};

				ldo_vsram_md {
					regulator-name = "vsram_md";
					regulator-min-microvolt = <0x7a120>;
					regulator-max-microvolt = <0x13bdb6>;
					regulator-enable-ramp-delay = <0xf0>;
					phandle = <0xbc>;
				};

				ldo_vufs {
					regulator-name = "vufs";
					regulator-min-microvolt = <0x19f0a0>;
					regulator-max-microvolt = <0x1cfde0>;
					regulator-enable-ramp-delay = <0x780>;
					phandle = <0x12b>;
				};

				ldo_vm18 {
					regulator-name = "vm18";
					regulator-min-microvolt = <0x19f0a0>;
					regulator-max-microvolt = <0x1cfde0>;
					regulator-enable-ramp-delay = <0x780>;
					phandle = <0x12c>;
				};

				ldo_vbbck {
					regulator-name = "vbbck";
					regulator-min-microvolt = <0x10c8e0>;
					regulator-max-microvolt = <0x124f80>;
					regulator-enable-ramp-delay = <0x1e0>;
					phandle = <0x12d>;
				};

				ldo_vsram_proc1 {
					regulator-name = "vsram_proc1";
					regulator-min-microvolt = <0x7a120>;
					regulator-max-microvolt = <0x13bdb6>;
					regulator-enable-ramp-delay = <0xf0>;
					phandle = <0x12e>;
				};

				ldo_vsim2 {
					regulator-name = "vsim2";
					regulator-min-microvolt = <0x19f0a0>;
					regulator-max-microvolt = <0x2f4d60>;
					regulator-enable-ramp-delay = <0x1e0>;
					phandle = <0x12f>;
				};
			};

			mt6359_rtc {
				compatible = "mediatek,mt6359-rtc";
				interrupts = <0x40 0x00>;
				interrupt-names = "rtc";
				base = <0x580>;
				phandle = <0x130>;
			};

			mt6359_misc {
				compatible = "mediatek,mt6359p-misc";
				base = <0x580>;
				phandle = <0x131>;
			};
		};
	};

	pwraphal@10026000 {
		compatible = "mediatek,pwraph";
		mediatek,pwrap-regmap = <0x53>;
		phandle = <0x132>;
	};

	pwmleds {
		compatible = "mediatek,pwm-leds";

		backlight {
			label = "lcd-backlight";
			pwms = <0x54 0x00 0x99d9>;
			max-brightness = <0xff>;
			pwm-names = "lcd-backlight";
		};
	};

	pwrap_mpu@10026000 {
		compatible = "mediatek,pwrap_mpu";
		reg = <0x00 0x10026000 0x00 0x1000>;
	};

	devapc_ao_infra_peri@1000e000 {
		compatible = "mediatek,devapc_ao_infra_peri";
		reg = <0x00 0x1000e000 0x00 0x1000>;
	};

	sleep_reg_md@1000f000 {
		compatible = "mediatek,sleep_reg_md";
		reg = <0x00 0x1000f000 0x00 0x1000>;
	};

	kp@10010000 {
		compatible = "mediatek,kp";
		reg = <0x00 0x10010000 0x00 0x1000>;
		interrupts = <0x00 0x4a 0x01>;
		phandle = <0x2d>;
	};

	topmisc@10011000 {
		compatible = "mediatek,topmisc";
		reg = <0x00 0x10011000 0x00 0x1000>;
	};

	dvfsrc@10012000 {
		compatible = "mediatek,dvfsrc";
		reg = <0x00 0x10012000 0x00 0x1000 0x00 0x10006000 0x00 0x1000>;
		interrupts = <0x00 0xf9 0x04>;
		phandle = <0x133>;
	};

	boot_dramboost {
		compatible = "mediatek,dvfsrc-boost";
		boost_opp = <0x00>;
		phandle = <0x134>;
	};

	mbist_ao@10013000 {
		compatible = "mediatek,mbist_ao";
		reg = <0x00 0x10013000 0x00 0x1000>;
	};

	apcldmain_ao@10014000 {
		compatible = "mediatek,apcldmain_ao";
		reg = <0x00 0x10014000 0x00 0x400>;
	};

	dpmaif@10014000 {
		compatible = "mediatek,dpmaif";
		reg = <0x00 0x10014000 0x00 0x1000 0x00 0x1022d000 0x00 0x1000 0x00 0x1022c000 0x00 0x1000 0x00 0x1022e000 0x00 0x1000>;
		interrupts = <0x00 0xd1 0x04>;
		mediatek,dpmaif_capability = <0x0e>;
		phandle = <0x135>;
	};

	mddriver {
		compatible = "mediatek,mddriver";
		mediatek,mdhif_type = <0x06>;
		mediatek,md_id = <0x00>;
		mediatek,cldma_capability = <0x0e>;
		reg = <0x00 0x10209000 0x00 0x1000 0x00 0x1020a000 0x00 0x1000>;
		interrupts = <0x00 0x4e 0x01 0x00 0xc2 0x04 0x00 0xc3 0x04>;
		clocks = <0x55 0x00 0x3c 0x69 0x3c 0x38 0x3c 0x2c 0x3c 0x2f 0x3c 0x27 0x3c 0x28 0x3c 0x5f 0x3c 0x60 0x3c 0x6b 0x3c 0x5e>;
		clock-names = "scp-sys-md1-main\0infra-dpmaif-clk\0infra-dpmaif-blk-clk\0infra-ccif-ap\0infra-ccif-md\0infra-ccif1-ap\0infra-ccif1-md\0infra-ccif2-ap\0infra-ccif2-md\0infra-ccif4-md\0infra-ccif5-md";
		phandle = <0x2e>;
	};

	radio_md_cfg {
		compatible = "mediatek,radio_md_cfg";
		phandle = <0x136>;
	};

	md_auxadc {
		compatible = "mediatek,md_auxadc";
		io-channels = <0x56 0x02>;
		io-channel-names = "md-channel";
		phandle = <0x137>;
	};

	gpio_usage_mapping {
		compatible = "mediatek,gpio_usage_mapping";
		phandle = <0x138>;
	};

	apcldmaout_ao@10014400 {
		compatible = "mediatek,apcldmaout_ao";
		reg = <0x00 0x10014400 0x00 0x400>;
	};

	apcldmamisc_ao@10014800 {
		compatible = "mediatek,apcldmamisc_ao";
		reg = <0x00 0x10014800 0x00 0x400>;
	};

	apcldmamisc_ao@10014c00 {
		compatible = "mediatek,apcldmamisc_ao";
		reg = <0x00 0x10014c00 0x00 0x400>;
	};

	devapc_mpu_ao@10015000 {
		compatible = "mediatek,devapc_mpu_ao";
		reg = <0x00 0x10015000 0x00 0x1000>;
	};

	aes_top0@10016000 {
		compatible = "mediatek,aes_top0";
		reg = <0x00 0x10016000 0x00 0x1000>;
	};

	sys_timer@10017000 {
		compatible = "mediatek,sys_timer";
		reg = <0x00 0x10017000 0x00 0x1000>;
		reg-names = "sys_timer_base";
		interrupts = <0x00 0xe9 0x04>;
		clocks = <0x3a 0x94>;
	};

	modem_temp_share@10018000 {
		compatible = "mediatek,modem_temp_share";
		reg = <0x00 0x10018000 0x00 0x1000>;
	};

	devapc_ao_md@10019000 {
		compatible = "mediatek,devapc_ao_md";
		reg = <0x00 0x10019000 0x00 0x1000>;
	};

	security_ao@1001a000 {
		compatible = "mediatek,security_ao";
		reg = <0x00 0x1001a000 0x00 0x1000>;
	};

	topckgen_ao@1001b000 {
		compatible = "mediatek,topckgen_ao";
		reg = <0x00 0x1001b000 0x00 0x1000>;
	};

	devapc_ao_mm@1001c000 {
		compatible = "mediatek,devapc_ao_mm";
		reg = <0x00 0x1001c000 0x00 0x1000>;
	};

	sleep_sram@1001e000 {
		compatible = "mediatek,sleep_sram";
		reg = <0x00 0x1001e000 0x00 0x4000>;
	};

	sleep_sram@1001f000 {
		compatible = "mediatek,sleep_sram";
		reg = <0x00 0x1001f000 0x00 0x1000>;
	};

	sleep_sram@10020000 {
		compatible = "mediatek,sleep_sram";
		reg = <0x00 0x10020000 0x00 0x1000>;
	};

	sleep_sram@10021000 {
		compatible = "mediatek,sleep_sram";
		reg = <0x00 0x10021000 0x00 0x1000>;
	};

	devapc_ao_infra_peri@10022000 {
		compatible = "mediatek,devapc_ao_infra_peri";
		reg = <0x00 0x10022000 0x00 0x1000>;
	};

	devapc_ao_infra_peri@10023000 {
		compatible = "mediatek,devapc_ao_infra_peri";
		reg = <0x00 0x10023000 0x00 0x1000>;
	};

	devapc_ao_infra_peri@10024000 {
		compatible = "mediatek,devapc_ao_infra_peri";
		reg = <0x00 0x10024000 0x00 0x1000>;
	};

	devapc_ao_infra_peri@10025000 {
		compatible = "mediatek,devapc_ao_infra_peri";
		reg = <0x00 0x10025000 0x00 0x1000>;
	};

	device_mpu_low@1021a000 {
		compatible = "mediatek,device_mpu_low";
		reg = <0x00 0x1021a000 0x00 0x1000>;
		prot-base = <0x00 0x40000000>;
		prot-size = <0x04 0x00>;
		page-size = <0x200000>;
		interrupts = <0x00 0xbc 0x04>;
	};

	device_mpu_sub@1021b000 {
		compatible = "mediatek,device_mpu_sub";
		reg = <0x00 0x1021b000 0x00 0x1000>;
		prot-base = <0x00 0x40000000>;
		prot-size = <0x04 0x00>;
		page-size = <0x200000>;
		interrupts = <0x00 0xfa 0x04>;
	};

	bus_dbg@10208000 {
		compatible = "mediatek,bus_dbg-v2";
		reg = <0x00 0x10208000 0x00 0x1000 0x00 0x10001000 0x00 0x1000>;
		mediatek,bus_dbg_con_offset = <0x2fc>;
		interrupts = <0x00 0xc9 0x04>;
	};

	device_mpu_acp@1030d000 {
		compatible = "mediatek,device_mpu_acp";
		reg = <0x00 0x1030d000 0x00 0x1000>;
		prot-base = <0x00 0x40000000>;
		prot-size = <0x04 0x00>;
		page-size = <0x200000>;
		interrupts = <0x00 0xc8 0x04>;
	};

	sspm@10400000 {
		compatible = "mediatek,sspm";
		reg = <0x00 0x10400000 0x00 0x28000 0x00 0x10440000 0x00 0x10000 0x00 0x10450000 0x00 0x100 0x00 0x10451000 0x00 0x04 0x00 0x10451004 0x00 0x04 0x00 0x10460000 0x00 0x100 0x00 0x10461000 0x00 0x04 0x00 0x10461004 0x00 0x04 0x00 0x10470000 0x00 0x100 0x00 0x10471000 0x00 0x04 0x00 0x10471004 0x00 0x04 0x00 0x10480000 0x00 0x100 0x00 0x10481000 0x00 0x04 0x00 0x10481004 0x00 0x04 0x00 0x10490000 0x00 0x100 0x00 0x10491000 0x00 0x04 0x00 0x10491004 0x00 0x04>;
		reg-names = "sspm_base\0cfgreg\0mbox0_base\0mbox0_set\0mbox0_clr\0mbox1_base\0mbox1_set\0mbox1_clr\0mbox2_base\0mbox2_set\0mbox2_clr\0mbox3_base\0mbox3_set\0mbox3_clr\0mbox4_base\0mbox4_set\0mbox4_clr";
		interrupts = <0x00 0xf1 0x04 0x00 0xf4 0x04 0x00 0xf5 0x04 0x00 0xf6 0x04 0x00 0xf7 0x04 0x00 0xf8 0x04>;
		interrupt-names = "ipc\0mbox0\0mbox1\0mbox2\0mbox3\0mbox4";
	};

	atf_logger {
		compatible = "mediatek,atf_logger";
		interrupts = <0x00 0x1f7 0x01>;
	};

	mobicore {
		compatible = "trustonic,mobicore";
		interrupts = <0x00 0x1f8 0x01>;
	};

	tee_sanity {
		compatible = "mediatek,tee_sanity";
		interrupts = <0x00 0x1f9 0x01>;
	};

	utos {
		compatible = "microtrust,utos";
		interrupts = <0x00 0x1fa 0x01 0x00 0x1fb 0x01>;
	};

	utos_tester {
		compatible = "microtrust,tester-v1";
	};

	infraao_scp_0@10500000 {
		compatible = "mediatek,infraao_scp_0";
		reg = <0x00 0x10500000 0x00 0x2fb000>;
	};

	infraao_scp_1@107fb000 {
		compatible = "mediatek,infraao_scp_1";
		reg = <0x00 0x107fb000 0x00 0x1000>;
	};

	infraao_scp_2@107fc000 {
		compatible = "mediatek,infraao_scp_2";
		reg = <0x00 0x107fc000 0x00 0x1000>;
	};

	infraao_scp_3@107fd000 {
		compatible = "mediatek,infraao_scp_3";
		reg = <0x00 0x107fd000 0x00 0x1000>;
	};

	infraao_scp_4@107fe000 {
		compatible = "mediatek,infraao_scp_4";
		reg = <0x00 0x107fe000 0x00 0x1000>;
	};

	infraao_scp_5@107ff000 {
		compatible = "mediatek,infraao_scp_5";
		reg = <0x00 0x107ff000 0x00 0x1000>;
	};

	adsp_common@10800000 {
		compatible = "mediatek,adsp_common";
		reg = <0x00 0x1080b000 0x00 0x50 0x00 0x10806000 0x00 0x100 0x00 0x10806100 0x00 0x04 0x00 0x1080610c 0x00 0x04 0x00 0x10806104 0x00 0x04 0x00 0x10806108 0x00 0x04 0x00 0x1080b050 0x00 0x04 0x00 0x10807000 0x00 0x100 0x00 0x10807100 0x00 0x04 0x00 0x1080710c 0x00 0x04 0x00 0x10807104 0x00 0x04 0x00 0x10807108 0x00 0x04 0x00 0x1080b054 0x00 0x04 0x00 0x10808000 0x00 0x100 0x00 0x10808100 0x00 0x04 0x00 0x1080810c 0x00 0x04 0x00 0x10808104 0x00 0x04 0x00 0x10808108 0x00 0x04 0x00 0x1080b058 0x00 0x04 0x00 0x10809000 0x00 0x100 0x00 0x10809100 0x00 0x04 0x00 0x1080910c 0x00 0x04 0x00 0x10809104 0x00 0x04 0x00 0x10809108 0x00 0x04 0x00 0x1080b05c 0x00 0x04 0x00 0x10720180 0x00 0x04>;
		reg-names = "cfg_secure\0mbox0_base\0mbox0_set\0mbox0_clr\0mbox0_send\0mbox0_recv\0mbox0_init\0mbox1_base\0mbox1_set\0mbox1_clr\0mbox1_send\0mbox1_recv\0mbox1_init\0mbox2_base\0mbox2_set\0mbox2_clr\0mbox2_send\0mbox2_recv\0mbox2_init\0mbox3_base\0mbox3_set\0mbox3_clr\0mbox3_send\0mbox3_recv\0mbox3_init\0clock_cg";
		interrupts = <0x00 0x1c2 0x04 0x00 0x1c3 0x04 0x00 0x1c4 0x04 0x00 0x1c5 0x04>;
		interrupt-names = "mbox0\0mbox1\0mbox2\0mbox3";
		#mbox-cells = <0x01>;
		clocks = <0x55 0x16 0x3a 0x36 0x3b 0x3a 0xa3 0x3a 0x03>;
		clock-names = "scp_sys_adsp\0clk_top_adsp_sel\0clk_top_clk26m\0clk_top_adsppll\0clk_top_scp_sel";
		adsp-rsv-ipidma-a = <0x100000>;
		adsp-rsv-ipidma-b = <0x100000>;
		adsp-rsv-logger-a = <0x80000>;
		adsp-rsv-logger-b = <0x80000>;
		adsp-rsv-c2c = <0x40000>;
		adsp-rsv-dbg-dump-a = <0x80000>;
		adsp-rsv-dbg-dump-b = <0x80000>;
		adsp-rsv-core-dump-a = <0x400>;
		adsp-rsv-core-dump-b = <0x400>;
		adsp-rsv-audio = <0x5c0000>;
		phandle = <0x57>;
	};

	adsp_core0@10820000 {
		compatible = "mediatek,adsp_core_0";
		reg = <0x00 0x10800000 0x00 0x6000 0x00 0x10840000 0x00 0x9000 0x00 0x10820000 0x00 0x8000>;
		system = <0x00 0x56000000 0x00 0x700000>;
		interrupts = <0x00 0x1bc 0x04 0x00 0x1be 0x04 0x00 0x1c0 0x04>;
		mboxes = <0x57 0x00 0x57 0x01>;
		feature_control_bits = <0x2703ff>;
		phandle = <0x139>;
	};

	adsp_core1@10850000 {
		compatible = "mediatek,adsp_core_1";
		reg = <0x00 0x10800000 0x00 0x6000 0x00 0x10870000 0x00 0x9000 0x00 0x10850000 0x00 0x8000>;
		system = <0x00 0x56700000 0x00 0x700000>;
		interrupts = <0x00 0x1bd 0x04 0x00 0x1bf 0x04 0x00 0x1c1 0x04>;
		mboxes = <0x57 0x02 0x57 0x03>;
		feature_control_bits = <0x18f00f>;
		phandle = <0x13a>;
	};

	mcucfg@0c530000 {
		compatible = "mediatek,mcucfg";
		reg = <0x00 0xc530000 0x00 0x10000>;
		phandle = <0x39>;
	};

	m4u@1411a000 {
		cell-index = <0x00>;
		compatible = "mediatek,iommu_v0";
		reg = <0x00 0x1411a000 0x00 0x1000>;
		mediatek,larbs = <0x58 0x59 0x5a 0x5b 0x5c 0x5d 0x5e 0x5f 0x60>;
		interrupts = <0x00 0x12c 0x04>;
		clocks = <0x61 0x31 0x61 0x32 0x55 0x14>;
		clock-names = "disp-infra-ck\0disp-iommu-ck\0power";
		#iommu-cells = <0x01>;
		phandle = <0xa0>;
	};

	m4u@1f027000 {
		cell-index = <0x01>;
		compatible = "mediatek,iommu_v0";
		reg = <0x00 0x1f027000 0x00 0x1000>;
		mediatek,larbs = <0x62 0x63 0x64 0x65 0x66 0x67 0x68 0x69>;
		interrupts = <0x00 0x1f2 0x04>;
		clocks = <0x6a 0x2b 0x55 0x13>;
		clock-names = "mdp-smi2-ck\0power";
		#iommu-cells = <0x01>;
		phandle = <0xc3>;
	};

	m4u@19010000 {
		cell-index = <0x02>;
		compatible = "mediatek,iommu_v0";
		reg = <0x00 0x19010000 0x00 0x1000>;
		interrupts = <0x00 0x189 0x04>;
		clocks = <0x6b 0x0f 0x55 0x1d>;
		clock-names = "clock\0power";
		#iommu-cells = <0x01>;
		phandle = <0xb9>;
	};

	m4u@19015000 {
		cell-index = <0x03>;
		compatible = "mediatek,iommu_v0";
		reg = <0x00 0x19015000 0x00 0x1000>;
		interrupts = <0x00 0x18e 0x04>;
		clocks = <0x6b 0x10 0x55 0x1d>;
		clock-names = "clock\0power";
		#iommu-cells = <0x01>;
		phandle = <0xc4>;
	};

	m4u@1411b000 {
		cell-index = <0x00>;
		compatible = "mediatek,bank1_m4u0";
		reg = <0x00 0x1411b000 0x00 0x1000>;
		interrupts = <0x00 0x12d 0x04>;
		phandle = <0x13b>;
	};

	m4u@1411c000 {
		cell-index = <0x00>;
		compatible = "mediatek,bank2_m4u0";
		reg = <0x00 0x1411c000 0x00 0x1000>;
		interrupts = <0x00 0x12e 0x04>;
		phandle = <0x13c>;
	};

	m4u@1411d000 {
		cell-index = <0x00>;
		compatible = "mediatek,bank3_m4u0";
		reg = <0x00 0x1411d000 0x00 0x1000>;
		interrupts = <0x00 0x12f 0x04>;
		phandle = <0x13d>;
	};

	m4u@1f028000 {
		cell-index = <0x01>;
		compatible = "mediatek,bank1_m4u1";
		reg = <0x00 0x1f028000 0x00 0x1000>;
		interrupts = <0x00 0x1f3 0x04>;
		phandle = <0x13e>;
	};

	m4u@1f029000 {
		cell-index = <0x01>;
		compatible = "mediatek,bank2_m4u1";
		reg = <0x00 0x1f029000 0x00 0x1000>;
		interrupts = <0x00 0x1f4 0x04>;
		phandle = <0x13f>;
	};

	m4u@1f02a000 {
		cell-index = <0x01>;
		compatible = "mediatek,bank3_m4u1";
		reg = <0x00 0x1f02a000 0x00 0x1000>;
		interrupts = <0x00 0x1f5 0x04>;
		phandle = <0x140>;
	};

	m4u@19011000 {
		cell-index = <0x02>;
		compatible = "mediatek,bank1_m4u2";
		reg = <0x00 0x19011000 0x00 0x1000>;
		interrupts = <0x00 0x18a 0x04>;
		phandle = <0x141>;
	};

	m4u@19012000 {
		cell-index = <0x02>;
		compatible = "mediatek,bank2_m4u2";
		reg = <0x00 0x19012000 0x00 0x1000>;
		interrupts = <0x00 0x18b 0x04>;
		phandle = <0x142>;
	};

	m4u@19013000 {
		cell-index = <0x02>;
		compatible = "mediatek,bank3_m4u2";
		reg = <0x00 0x19013000 0x00 0x1000>;
		interrupts = <0x00 0x18c 0x04>;
		phandle = <0x143>;
	};

	m4u@19016000 {
		cell-index = <0x03>;
		compatible = "mediatek,bank1_m4u3";
		reg = <0x00 0x19016000 0x00 0x1000>;
		interrupts = <0x00 0x18f 0x04>;
		phandle = <0x144>;
	};

	m4u@19017000 {
		cell-index = <0x03>;
		compatible = "mediatek,bank2_m4u3";
		reg = <0x00 0x19017000 0x00 0x1000>;
		interrupts = <0x00 0x190 0x04>;
		phandle = <0x145>;
	};

	m4u@19018000 {
		cell-index = <0x03>;
		compatible = "mediatek,bank3_m4u3";
		reg = <0x00 0x19018000 0x00 0x1000>;
		interrupts = <0x00 0x191 0x04>;
		phandle = <0x146>;
	};

	m4u@1411e000 {
		cell-index = <0x00>;
		compatible = "mediatek,sec_m4u0";
		reg = <0x00 0x1411e000 0x00 0x1000>;
		interrupts = <0x00 0x130 0x04>;
		phandle = <0x147>;
	};

	m4u@1f02b000 {
		cell-index = <0x00>;
		compatible = "mediatek,sec_m4u1";
		reg = <0x00 0x1f02b000 0x00 0x1000>;
		interrupts = <0x00 0x1f6 0x04>;
		phandle = <0x148>;
	};

	m4u@19014000 {
		cell-index = <0x00>;
		compatible = "mediatek,sec_m4u2";
		reg = <0x00 0x19014000 0x00 0x1000>;
		interrupts = <0x00 0x18d 0x04>;
		phandle = <0x149>;
	};

	m4u@19019000 {
		cell-index = <0x00>;
		compatible = "mediatek,sec_m4u3";
		reg = <0x00 0x19019000 0x00 0x1000>;
		interrupts = <0x00 0x192 0x04>;
		phandle = <0x14a>;
	};

	devapc@10207000 {
		compatible = "mediatek,mt6885-devapc";
		reg = <0x00 0x10207000 0x00 0x1000 0x00 0x11021000 0x00 0x1000 0x00 0x11022000 0x00 0x1000 0x00 0x10030000 0x00 0x1000 0x00 0x1020e000 0x00 0x1000 0x00 0x10033000 0x00 0x1000 0x00 0x10c000 0x00 0x1000>;
		interrupts = <0x00 0xbb 0x04>;
		clocks = <0x3c 0x2b>;
		clock-names = "devapc-infra-clock";
	};

	hwrng {
		compatible = "mediatek,mt67xx-rng";
		phandle = <0x14b>;
	};

	ap_ccif0@10209000 {
		compatible = "mediatek,ap_ccif0";
		reg = <0x00 0x10209000 0x00 0x1000>;
		interrupts = <0x00 0xc2 0x04>;
	};

	md_ccif0@1020a000 {
		compatible = "mediatek,md_ccif0";
		reg = <0x00 0x1020a000 0x00 0x1000>;
	};

	ap_ccif1@1020b000 {
		compatible = "mediatek,ap_ccif1";
		reg = <0x00 0x1020b000 0x00 0x1000>;
		interrupts = <0x00 0xc4 0x04>;
	};

	md_ccif1@1020c000 {
		compatible = "mediatek,md_ccif1";
		reg = <0x00 0x1020c000 0x00 0x1000>;
	};

	infra_mbist@1020d000 {
		compatible = "mediatek,infra_mbist";
		reg = <0x00 0x1020d000 0x00 0x1000>;
	};

	timer {
		compatible = "arm,armv8-timer";
		interrupt-parent = <0x01>;
		interrupts = <0x01 0x0d 0x04 0x01 0x0e 0x04 0x01 0x0b 0x04 0x01 0x0a 0x04>;
		clock-frequency = <0xc65d40>;
		phandle = <0x14c>;
	};

	infracfg@1020e000 {
		compatible = "mediatek,infracfg";
		reg = <0x00 0x1020e000 0x00 0x1000>;
	};

	trng@1020f000 {
		compatible = "mediatek,trng";
		reg = <0x00 0x1020f000 0x00 0x1000>;
		interrupts = <0x00 0xcf 0x04>;
	};

	dxcc_sec@10210000 {
		compatible = "mediatek,dxcc_sec";
		reg = <0x00 0x10210000 0x00 0x1000>;
		interrupts = <0x00 0xd0 0x04>;
	};

	md2md_md1_ccif0@10211000 {
		compatible = "mediatek,md2md_md1_ccif0";
		reg = <0x00 0x10211000 0x00 0x1000>;
	};

	cqdma-controller@10212000 {
		compatible = "mediatek,mt6893-cqdma";
		reg = <0x00 0x10212000 0x00 0x80 0x00 0x10212100 0x00 0x80 0x00 0x10212200 0x00 0x80 0x00 0x10212300 0x00 0x80>;
		interrupts = <0x00 0x9a 0x04 0x00 0x9b 0x04 0x00 0x9c 0x04 0x00 0x9d 0x04>;
		clocks = <0x3c 0x4f>;
		clock-names = "cqdma";
		dma-channel-mask = <0x3f>;
		dma-channels = <0x04>;
		dma-requests = <0x0a>;
		#dma-cells = <0x01>;
	};

	md2md_md2_ccif0@10213000 {
		compatible = "mediatek,md2md_md2_ccif0";
		reg = <0x00 0x10213000 0x00 0x1000>;
	};

	sramrom@10214000 {
		compatible = "mediatek,sramrom";
		reg = <0x00 0x10214000 0x00 0x1000>;
	};

	infra_bcrm@10215000 {
		compatible = "mediatek,infra_bcrm";
		reg = <0x00 0x10215000 0x00 0x1000>;
	};

	sub_infra_bcrm@10216000 {
		compatible = "mediatek,sub_infra_bcrm";
		reg = <0x00 0x10216000 0x00 0x1000>;
	};

	mipi_rx_ana_csi0@10217000 {
		compatible = "mediatek,mipi_rx_ana_csi0";
		reg = <0x00 0x10217000 0x00 0x1000>;
	};

	mipi_rx_ana_csi1@10218000 {
		compatible = "mediatek,mipi_rx_ana_csi1";
		reg = <0x00 0x10218000 0x00 0x1000>;
	};

	emicen@10219000 {
		compatible = "mediatek,mt6885-emicen\0mediatek,common-emicen";
		reg = <0x00 0x10219000 0x00 0x1000 0x00 0x1021d000 0x00 0x1000>;
		mediatek,emi-reg = <0x6c>;
		a2d_disph = <0x0e>;
		phandle = <0x6d>;
	};

	emiisu {
		compatible = "mediatek,mt6885-emiisu\0mediatek,common-emiisu";
		ctrl_intf = <0x00>;
	};

	infra_device_mpu@1021a000 {
		compatible = "mediatek,infra_device_mpu";
		reg = <0x00 0x1021a000 0x00 0x1000>;
	};

	infra_device_mpu@1021b000 {
		compatible = "mediatek,infra_device_mpu";
		reg = <0x00 0x1021b000 0x00 0x1000>;
	};

	infracfg_mem@1021c000 {
		compatible = "mediatek,infracfg_mem";
		reg = <0x00 0x1021c000 0x00 0x1000>;
	};

	infra_device_mpu@1021d000 {
		compatible = "mediatek,infra_device_mpu";
		reg = <0x00 0x1021d000 0x00 0x1000>;
	};

	infra_device_mpu@1021e000 {
		compatible = "mediatek,infra_device_mpu";
		reg = <0x00 0x1021e000 0x00 0x1000>;
	};

	apcldmain@1021f000 {
		compatible = "mediatek,apcldmain";
		reg = <0x00 0x1021f000 0x00 0x1000>;
	};

	apcldmaout@1021b400 {
		compatible = "mediatek,apcldmaout";
		reg = <0x00 0x1021b400 0x00 0x400>;
	};

	apcldmamisc@1021b800 {
		compatible = "mediatek,apcldmamisc";
		reg = <0x00 0x1021b800 0x00 0x400>;
	};

	apcldmamisc@1021bc00 {
		compatible = "mediatek,apcldmamisc";
		reg = <0x00 0x1021bc00 0x00 0x400>;
	};

	mdcldmain@1021c000 {
		compatible = "mediatek,mdcldmain";
		reg = <0x00 0x1021c000 0x00 0x400>;
	};

	infra_md@1021d000 {
		compatible = "mediatek,infra_md";
		reg = <0x00 0x1021d000 0x00 0x1000>;
	};

	bpi_bsi_slv0@1021e000 {
		compatible = "mediatek,bpi_bsi_slv0";
		reg = <0x00 0x1021e000 0x00 0x1000>;
	};

	bpi_bsi_slv1@1021f000 {
		compatible = "mediatek,bpi_bsi_slv1";
		reg = <0x00 0x1021f000 0x00 0x1000>;
	};

	bpi_bsi_slv2@10225000 {
		compatible = "mediatek,bpi_bsi_slv2";
		reg = <0x00 0x10225000 0x00 0x1000>;
	};

	infra_device_mpu@10225000 {
		compatible = "mediatek,infra_device_mpu";
		reg = <0x00 0x10225000 0x00 0x1000>;
	};

	emimpu@10226000 {
		compatible = "mediatek,mt6885-emimpu\0mediatek,common-emimpu";
		reg = <0x00 0x10226000 0x00 0x1000 0x00 0x10225000 0x00 0x1000>;
		mediatek,emi-reg = <0x6d>;
		interrupts = <0x00 0xbd 0x04>;
		region_cnt = <0x20>;
		domain_cnt = <0x10>;
		addr_align = <0x10>;
		ap_region = <0x1f>;
		ap_apc = <0x00 0x05 0x05 0x05 0x02 0x00 0x06 0x05 0x00 0x00 0x05 0x00 0x00 0x00 0x05 0x05>;
		dump = <0x1f0 0x1f8 0x1fc>;
		clear = <0x160 0xffffffff 0x10 0x200 0x03 0x10 0x1f0 0x80000000 0x01>;
		clear_md = <0x1fc 0x80000000 0x01>;
		ctrl_intf = <0x01>;
		slverr = <0x00>;
	};

	upower {
		compatible = "mediatek,mt6893-upower";
		phandle = <0x14d>;
	};

	dvfsp@10227000 {
		compatible = "mediatek,dvfsp";
		reg = <0x00 0x10227000 0x00 0x1000>;
	};

	dvfsp@0011bc00 {
		compatible = "mediatek,mt6885-dvfsp";
		reg = <0x00 0x11bc00 0x00 0x1400 0x00 0x11bc00 0x00 0x1400>;
		state = <0x01>;
		imax_state = <0x02>;
		change_flag = <0x00>;
		proc1-supply = <0x6e>;
		proc2-supply = <0x6f>;
		little-rise-time = <0x3e8>;
		little-down-time = <0x2ee>;
		big-rise-time = <0x3e8>;
		big-down-time = <0x2ee>;
		phandle = <0x14e>;
	};

	mt_cpufreq {
		compatible = "mediatek,mt-cpufreq";
		phandle = <0x14f>;
	};

	cpumssv {
		compatible = "mediatek,cpumssv";
		state = <0x00>;
		phandle = <0x150>;
	};

	gce_clock@10228000 {
		compatible = "mediatek,gce_clock\0syscon";
		reg = <0x00 0x10228000 0x00 0x1000>;
		#clock-cells = <0x01>;
		phandle = <0x151>;
	};

	gce_mbox@10228000 {
		compatible = "mediatek,mt6885-gce";
		reg = <0x00 0x10228000 0x00 0x4000>;
		interrupts = <0x00 0xcb 0x04>;
		#mbox-cells = <0x03>;
		#gce-event-cells = <0x01>;
		#gce-subsys-cells = <0x02>;
		default_tokens = [02 bc 02 bd 02 be 02 bf 02 c0 02 c6 02 c7];
		clock-names = "gce\0gce-timer";
		clocks = <0x3c 0x0a 0x3c 0x1b>;
		phandle = <0x70>;
	};

	gce_mbox_sec@10228000 {
		compatible = "mediatek,mailbox-gce-sec";
		reg = <0x00 0x10228000 0x00 0x4000>;
		#mbox-cells = <0x03>;
		mboxes = <0x70 0x0f 0xffffffff 0x01>;
		clock-names = "gce";
		clocks = <0x3c 0x0a>;
		phandle = <0x76>;
	};

	infra_dpmaif@1022c000 {
		compatible = "mediatek,infra_dpmaif";
		reg = <0x00 0x1022c000 0x00 0x1000>;
	};

	infra_dpmaif@1022d000 {
		compatible = "mediatek,infra_dpmaif";
		reg = <0x00 0x1022d000 0x00 0x1000>;
	};

	infra_dpmaif@1022e000 {
		compatible = "mediatek,infra_dpmaif";
		reg = <0x00 0x1022e000 0x00 0x1000>;
	};

	infra_dpmaif@1022f000 {
		compatible = "mediatek,infra_dpmaif";
		reg = <0x00 0x1022f000 0x00 0x1000>;
	};

	dramc@10230000 {
		compatible = "mediatek,mt6885-dramc\0mediatek,common-dramc";
		reg = <0x00 0x10230000 0x00 0x2000 0x00 0x10240000 0x00 0x2000 0x00 0x10250000 0x00 0x2000 0x00 0x10260000 0x00 0x2000 0x00 0x10234000 0x00 0x1000 0x00 0x10244000 0x00 0x1000 0x00 0x10254000 0x00 0x1000 0x00 0x10264000 0x00 0x1000 0x00 0x10238000 0x00 0x2000 0x00 0x10248000 0x00 0x2000 0x00 0x10258000 0x00 0x2000 0x00 0x10268000 0x00 0x2000 0x00 0x10236000 0x00 0x1000 0x00 0x10246000 0x00 0x1000 0x00 0x10256000 0x00 0x1000 0x00 0x10266000 0x00 0x1000 0x00 0x10006000 0x00 0x1000>;
		mr4_version = <0x01>;
		mr4_rg = <0x90 0xffff 0x00>;
		fmeter_version = <0x01>;
		crystal_freq = <0x34>;
		pll_id = <0x50c 0x100 0x08>;
		shu_lv = <0x50c 0x30000 0x10>;
		shu_of = <0x700>;
		sdmpcw = <0x704 0xffff0000 0x10 0x724 0xffff0000 0x10>;
		prediv = <0x708 0xc0000 0x12 0x728 0xc0000 0x12>;
		posdiv = <0x708 0x07 0x00 0x728 0x07 0x00>;
		ckdiv4 = <0x874 0x04 0x02 0x874 0x04 0x02>;
		pll_md = <0x744 0x100 0x08 0x744 0x100 0x08>;
		cldiv2 = <0x8b4 0x02 0x01 0x8b4 0x02 0x01>;
		fbksel = <0x70c 0x40 0x06 0x70c 0x40 0x06>;
		dqsopen = <0x870 0x100000 0x14 0x870 0x100000 0x14>;
		dqopen = <0x870 0x200000 0x15 0x870 0x200000 0x15>;
		ckdiv4_ca = <0xb74 0x04 0x02 0xb74 0x04 0x02>;
	};

	dramc_ch0_top0@10230000 {
		compatible = "mediatek,dramc_ch0_top0";
		reg = <0x00 0x10230000 0x00 0x2000>;
	};

	dramc_ch0_top1@10232000 {
		compatible = "mediatek,dramc_ch0_top1";
		reg = <0x00 0x10232000 0x00 0x2000>;
	};

	dramc_ch0_top2@10234000 {
		compatible = "mediatek,dramc_ch0_top2";
		reg = <0x00 0x10234000 0x00 0x1000>;
	};

	emichn@10235000 {
		compatible = "mediatek,mt6885-emichn\0mediatek,common-emichn";
		reg = <0x00 0x10235000 0x00 0x1000 0x00 0x10245000 0x00 0x1000 0x00 0x10255000 0x00 0x1000 0x00 0x10265000 0x00 0x1000>;
		phandle = <0x6c>;
	};

	dramc_ch0_rsv@10236000 {
		compatible = "mediatek,dramc_ch0_rsv";
		reg = <0x00 0x10236000 0x00 0x2000>;
	};

	dramc_ch0_rsv@10238000 {
		compatible = "mediatek,dramc_ch0_rsv";
		reg = <0x00 0x10238000 0x00 0x2000>;
	};

	dramc_ch0_rsv@1023a000 {
		compatible = "mediatek,dramc_ch0_rsv";
		reg = <0x00 0x1023a000 0x00 0x2000>;
	};

	ap_ccif2@1023c000 {
		compatible = "mediatek,ap_ccif2";
		reg = <0x00 0x1023c000 0x00 0x1000>;
		interrupts = <0x00 0xc6 0x04>;
	};

	dma-controller@11000a80 {
		compatible = "mediatek,mt6577-uart-dma";
		reg = <0x00 0x11000a80 0x00 0x80 0x00 0x11000b00 0x00 0x80 0x00 0x11000b80 0x00 0x80 0x00 0x11000c00 0x00 0x80>;
		interrupts = <0x00 0x92 0x04 0x00 0x93 0x04 0x00 0x94 0x04 0x00 0x95 0x04>;
		clocks = <0x3c 0x70>;
		clock-names = "apdma";
		#dma-cells = <0x01>;
		dma-bits = <0x22>;
		phandle = <0x71>;
	};

	serial@11002000 {
		compatible = "mediatek,mt6577-uart";
		reg = <0x00 0x11002000 0x00 0x1000>;
		interrupts = <0x00 0x6d 0x04>;
		clocks = <0x3b 0x3c 0x17>;
		clock-names = "baud\0bus";
		dmas = <0x71 0x00 0x71 0x01>;
		dma-names = "tx\0rx";
		phandle = <0x152>;
	};

	serial@11003000 {
		compatible = "mediatek,mt6577-uart";
		reg = <0x00 0x11003000 0x00 0x1000>;
		interrupts = <0x00 0x6e 0x04>;
		clocks = <0x3b 0x3c 0x18>;
		clock-names = "baud\0bus";
		dmas = <0x71 0x02 0x71 0x03>;
		dma-names = "tx\0rx";
		phandle = <0x153>;
	};

	usb3@11200000 {
		compatible = "mediatek,usb3";
		reg = <0x00 0x11200000 0x00 0x10000 0x00 0x11203e00 0x00 0x100 0x00 0x11e40000 0x00 0x10000>;
		reg-names = "ssusb_base\0ssusb_ippc\0ssusb_sif2";
		interrupts = <0x00 0x60 0x04>;
		interrupt-names = "musb-hdrc";
		debug_level = <0x06>;
		fpga_i2c_physical_base = <0x11d01100>;
		phandle = <0x154>;
	};

	usbphy {
		compatible = "usb-nop-xceiv";
		phandle = <0x155>;
	};

	usb3_phy {
		compatible = "mediatek,usb3_phy";
		reg = <0x00 0x11e40000 0x00 0x10000>;
		reg-names = "sif_base";
		clocks = <0x3c 0x36 0x3c 0x53>;
		clock-names = "ssusb_clk\0sys_ck";
		#phy-cells = <0x01>;
	};

	mtu3_0@11200000 {
		compatible = "mediatek,mt6885-mtu3";
		reg = <0x00 0x11201000 0x00 0x3000 0x00 0x11203e00 0x00 0x100>;
		reg-names = "mac\0ippc";
		interrupts = <0x00 0x60 0x04>;
		interrupt-names = "ssusb_mac";
		clocks = <0x3c 0x36 0x3c 0x53>;
		clock-names = "sys_ck\0rel_clk";
		phy-cells = <0x01>;
		phys = <0x72 0x00>;
		phy-names = "port0_phy";
		extcon = <0x73>;
		dr_mode = "otg";
		phandle = <0x156>;
	};

	usb_xhci@11200000 {
		compatible = "mediatek,mt67xx-xhci";
		reg = <0x00 0x11200000 0x00 0x1000>;
		reg-names = "mac";
		interrupts = <0x00 0x61 0x04>;
		interrupt-names = "xhci";
		clocks = <0x3c 0x53>;
		clock-names = "sys_ck";
		phys = <0x72 0x00>;
		phy-names = "port0_phy";
		phandle = <0x157>;
	};

	usb0phy@11e40000 {
		compatible = "mediatek,mt6885-phy";
		reg = <0x00 0x11e40000 0x00 0x10000 0x00 0x11203e00 0x00 0x100>;
		reg-names = "sif_base\0ippc";
		#phy-cells = <0x01>;
		phandle = <0x72>;
	};

	extcon_usb {
		compatible = "mediatek,extcon-usb";
		phandle = <0x73>;
	};

	usb_boost_manager {
		compatible = "mediatek,usb_boost";
		boost_period = <0x00>;
	};

	mmc@11230000 {
		compatible = "mediatek,mt6885-mmc";
		reg = <0x00 0x11230000 0x00 0x1000>;
		interrupts = <0x00 0x63 0x04>;
		clocks = <0x74 0x74 0x74>;
		clock-names = "source\0hclk\0source_cg";
		status = "disabled";
		phandle = <0x158>;
	};

	fixedregulator@0 {
		compatible = "regulator-fixed";
		status = "disabled";
		phandle = <0x159>;
	};

	fixedregulator@1 {
		compatible = "regulator-fixed";
		status = "disabled";
		phandle = <0x15a>;
	};

	ufshci@11270000 {
		compatible = "mediatek,ufshci";
		reg = <0x00 0x11270000 0x00 0x2300>;
		interrupts = <0x00 0x69 0x04>;
		clocks = <0x3c 0x50 0x3c 0x3f 0x3c 0x41 0x3c 0x51>;
		clock-names = "ufs-clk\0ufs-unipro-clk\0ufs-mp-clk\0ufs-crypto-clk";
		freq-table-hz = <0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00>;
		vcc-supply = <0x4a>;
		vcc-fixed-regulator;
		lanes-per-direction = <0x02>;
		highspeed-gear = <0x04>;
		mediatek,auto-hibern8-timer = <0x0a>;
		mediatek,spm-level = <0x03>;
		mediatek,rpm-enable = <0x01>;
		mediatek,rpm-autosuspend-delay = <0x7d0>;
		mediatek,rpm-level = <0x03>;
		phandle = <0x15b>;
	};

	ufs_mphy@11fa0000 {
		compatible = "mediatek,ufs_mphy";
		reg = <0x00 0x11fa0000 0x00 0xc000>;
	};

	md_ccif2@1023d000 {
		compatible = "mediatek,md_ccif2";
		reg = <0x00 0x1023d000 0x00 0x1000>;
	};

	ap_ccif3@1023e000 {
		compatible = "mediatek,ap_ccif3";
		reg = <0x00 0x1023e000 0x00 0x1000>;
		interrupts = <0x00 0xc7 0x04>;
	};

	md_ccif3@1023f000 {
		compatible = "mediatek,md_ccif3";
		reg = <0x00 0x1023f000 0x00 0x1000>;
	};

	dramc_ch1_top0@10240000 {
		compatible = "mediatek,dramc_ch1_top0";
		reg = <0x00 0x10240000 0x00 0x2000>;
	};

	dramc_ch1_top1@10242000 {
		compatible = "mediatek,dramc_ch1_top1";
		reg = <0x00 0x10242000 0x00 0x2000>;
	};

	dramc_ch1_top2@10244000 {
		compatible = "mediatek,dramc_ch1_top2";
		reg = <0x00 0x10244000 0x00 0x1000>;
	};

	dramc_ch1_rsv@10246000 {
		compatible = "mediatek,dramc_ch1_rsv";
		reg = <0x00 0x10246000 0x00 0x2000>;
	};

	dramc_ch1_rsv@10248000 {
		compatible = "mediatek,dramc_ch1_rsv";
		reg = <0x00 0x10248000 0x00 0x2000>;
	};

	dramc_ch1_rsv@1024a000 {
		compatible = "mediatek,dramc_ch1_rsv";
		reg = <0x00 0x1024a000 0x00 0x2000>;
	};

	ap_ccif4@1024c000 {
		compatible = "mediatek,ap_ccif4";
		reg = <0x00 0x1024c000 0x00 0x1000>;
	};

	md_ccif4@1024d000 {
		compatible = "mediatek,md_ccif4";
		reg = <0x00 0x1024d000 0x00 0x1000>;
	};

	md_ccif4@1024e000 {
		compatible = "mediatek,md_ccif4";
		reg = <0x00 0x1024e000 0x00 0x1000>;
	};

	mm_vpu_m0_sub_common@10254000 {
		compatible = "mediatek,mm_vpu_m0_sub_common";
		reg = <0x00 0x10254000 0x00 0x1000>;
	};

	mm_vpu_m1_sub_common@10255000 {
		compatible = "mediatek,mm_vpu_m1_sub_common";
		reg = <0x00 0x10255000 0x00 0x1000>;
	};

	axi2acp_sub_common@10256000 {
		compatible = "mediatek,axi2acp_sub_common";
		reg = <0x00 0x10256000 0x00 0x1000>;
	};

	dramc_ch1_top0@10250000 {
		compatible = "mediatek,dramc_ch1_top0";
		reg = <0x00 0x10250000 0x00 0x2000>;
	};

	dramc_ch1_top1@10252000 {
		compatible = "mediatek,dramc_ch1_top1";
		reg = <0x00 0x10252000 0x00 0x2000>;
	};

	dramc_ch1_top2@10254000 {
		compatible = "mediatek,dramc_ch1_top2";
		reg = <0x00 0x10254000 0x00 0x1000>;
	};

	dramc_ch1_rsv@10256000 {
		compatible = "mediatek,dramc_ch1_rsv";
		reg = <0x00 0x10256000 0x00 0x2000>;
	};

	dramc_ch1_rsv@10258000 {
		compatible = "mediatek,dramc_ch1_rsv";
		reg = <0x00 0x10258000 0x00 0x2000>;
	};

	dramc_ch1_rsv@1025a000 {
		compatible = "mediatek,dramc_ch1_rsv";
		reg = <0x00 0x1025a000 0x00 0x2000>;
	};

	ap_ccif5@1025c000 {
		compatible = "mediatek,ap_ccif5";
		reg = <0x00 0x1025c000 0x00 0x1000>;
	};

	md_ccif5@1025d000 {
		compatible = "mediatek,md_ccif5";
		reg = <0x00 0x1025d000 0x00 0x1000>;
	};

	mm_vpu_m0_sub_common@1025e000 {
		compatible = "mediatek,mm_vpu_m0_sub_common";
		reg = <0x00 0x1025e000 0x00 0x1000>;
	};

	mm_vpu_m1_sub_common@1025f000 {
		compatible = "mediatek,mm_vpu_m1_sub_common";
		reg = <0x00 0x1025f000 0x00 0x1000>;
	};

	dramc_ch1_top0@10260000 {
		compatible = "mediatek,dramc_ch1_top0";
		reg = <0x00 0x10260000 0x00 0x2000>;
	};

	dramc_ch1_top1@10262000 {
		compatible = "mediatek,dramc_ch1_top1";
		reg = <0x00 0x10262000 0x00 0x2000>;
	};

	dramc_ch1_top2@10264000 {
		compatible = "mediatek,dramc_ch1_top2";
		reg = <0x00 0x10264000 0x00 0x1000>;
	};

	dramc_ch1_rsv@10266000 {
		compatible = "mediatek,dramc_ch1_rsv";
		reg = <0x00 0x10266000 0x00 0x2000>;
	};

	dramc_ch1_rsv@10268000 {
		compatible = "mediatek,dramc_ch1_rsv";
		reg = <0x00 0x10268000 0x00 0x2000>;
	};

	dramc_ch1_rsv@1026a000 {
		compatible = "mediatek,dramc_ch1_rsv";
		reg = <0x00 0x1026a000 0x00 0x2000>;
	};

	mm_vpu_m0_sub_common@10309000 {
		compatible = "mediatek,mm_vpu_m0_sub_common";
		reg = <0x00 0x10309000 0x00 0x1000>;
	};

	mm_vpu_m1_sub_common@1030a000 {
		compatible = "mediatek,mm_vpu_m1_sub_common";
		reg = <0x00 0x1030a000 0x00 0x1000>;
	};

	mm_vpu_m1_sub_common@1030b000 {
		compatible = "mediatek,mm_vpu_m1_sub_common";
		reg = <0x00 0x1030b000 0x00 0x1000>;
	};

	mm_vpu_m1_sub_common@1030c000 {
		compatible = "mediatek,mm_vpu_m1_sub_common";
		reg = <0x00 0x1030c000 0x00 0x1000>;
	};

	mm_vpu_m1_sub_common@1030d000 {
		compatible = "mediatek,mm_vpu_m1_sub_common";
		reg = <0x00 0x1030d000 0x00 0x1000>;
	};

	mdp_gce_clock@10318000 {
		compatible = "mediatek,mdp_gce_clock\0syscon";
		reg = <0x00 0x10318000 0x00 0x1000>;
		#clock-cells = <0x01>;
		phandle = <0x15c>;
	};

	gce_mbox_m@10318000 {
		compatible = "mediatek,mailbox-gce\0mediatek,mt6885-gce";
		reg = <0x00 0x10318000 0x00 0x4000>;
		interrupts = <0x00 0xcd 0x04>;
		#mbox-cells = <0x03>;
		#gce-event-cells = <0x01>;
		#gce-subsys-cells = <0x02>;
		default_tokens = [02 bc 02 bd 02 be 02 bf 02 c0 02 c6 02 c7];
		clock-names = "gce\0gce-timer";
		clocks = <0x3c 0x0b 0x3c 0x1b>;
		phandle = <0x75>;
	};

	gce_mbox_m_sec@10318000 {
		compatible = "mediatek,mailbox-gce-sec";
		reg = <0x00 0x10318000 0x00 0x4000>;
		#mbox-cells = <0x03>;
		mboxes = <0x75 0x0f 0xffffffff 0x01>;
		clock-names = "gce";
		clocks = <0x3c 0x0b>;
		phandle = <0x9e>;
	};

	cmdq-test {
		compatible = "mediatek,cmdq-test";
		mediatek,gce = <0x70>;
		mmsys_config = <0x6a>;
		mediatek,gce-subsys = <0x63 0x01>;
		mboxes = <0x70 0x17 0x00 0x01 0x75 0x17 0xffffffff 0x01 0x76 0x0b 0x00 0x01>;
		token_user0 = [02 89];
		token_gpr_set4 = [02 c0];
	};

	cmdq-bw-mon {
		compatible = "mediatek,cmdq-bw-mon";
		mboxes = <0x70 0x16 0xffffffff 0x01>;
		smi_mon = <0x77 0x78>;
		bw_mon_gpr = [0d];
	};

	gce@10318000 {
		compatible = "mediatek,gce";
		reg = <0x00 0x10318000 0x00 0x4000>;
		mmsys_config = <0x6a>;
		thread_count = <0x18>;
		mediatek,mailbox-gce = <0x70>;
		mboxes = <0x70 0x07 0xffffffff 0x02 0x75 0x0c 0x00 0x01 0x75 0x0d 0x00 0x01 0x75 0x0e 0x00 0x01 0x75 0x15 0x00 0x01 0x75 0x16 0x00 0x01>;
		disp_mutex_reg = <0x14120000 0x1000>;
		g3d_config_base = <0x13000000 0x00 0xffff0000>;
		mmsys_config_base = <0x14000000 0x01 0xffff0000>;
		disp_dither_base = <0x14010000 0x02 0xffff0000>;
		mm_na_base = <0x14020000 0x03 0xffff0000>;
		imgsys_base = <0x15020000 0x04 0xffff0000>;
		vdec_gcon_base = <0x18800000 0x05 0xffff0000>;
		venc_gcon_base = <0x18810000 0x06 0xffff0000>;
		conn_peri_base = <0x18820000 0x07 0xffff0000>;
		topckgen_base = <0x18830000 0x08 0xffff0000>;
		kp_base = <0x18840000 0x09 0xffff0000>;
		scp_sram_base = <0x10000000 0x0a 0xffff0000>;
		infra_na3_base = <0x10010000 0x0b 0xffff0000>;
		infra_na4_base = <0x10020000 0x0c 0xffff0000>;
		scp_base = <0x10030000 0x0d 0xffff0000>;
		mcucfg_base = <0x10040000 0x0e 0xffff0000>;
		gcpu_base = <0x10050000 0x0f 0xffff0000>;
		usb0_base = <0x10200000 0x10 0xffff0000>;
		usb_sif_base = <0x10280000 0x11 0xffff0000>;
		audio_base = <0x17000000 0x12 0xffff0000>;
		vdec_base = <0x17010000 0x13 0xffff0000>;
		msdc2_base = <0x17020000 0x14 0xffff0000>;
		vdec1_base = <0x17030000 0x15 0xffff0000>;
		msdc3_base = <0x18000000 0x16 0xffff0000>;
		ap_dma_base = <0x18010000 0x17 0xffff0000>;
		gce_base = <0x18020000 0x18 0xffff0000>;
		vdec2_base = <0x18040000 0x19 0xffff0000>;
		vdec3_base = <0x18050000 0x1a 0xffff0000>;
		camsys_base = <0x18080000 0x1b 0xffff0000>;
		camsys1_base = <0x180a0000 0x1c 0xffff0000>;
		camsys2_base = <0x180b0000 0x1d 0xffff0000>;
		dip2_cq_thread0_frame_done = <0x01>;
		dip2_cq_thread1_frame_done = <0x02>;
		dip2_cq_thread2_frame_done = <0x03>;
		dip2_cq_thread3_frame_done = <0x04>;
		dip2_cq_thread4_frame_done = <0x05>;
		dip2_cq_thread5_frame_done = <0x06>;
		dip2_cq_thread6_frame_done = <0x07>;
		dip2_cq_thread7_frame_done = <0x08>;
		dip2_cq_thread8_frame_done = <0x09>;
		dip2_cq_thread9_frame_done = <0x0a>;
		dip2_cq_thread10_frame_done = <0x0b>;
		dip2_cq_thread11_frame_done = <0x0c>;
		dip2_cq_thread12_frame_done = <0x0d>;
		dip2_cq_thread13_frame_done = <0x0e>;
		dip2_cq_thread14_frame_done = <0x0f>;
		dip2_cq_thread15_frame_done = <0x10>;
		dip2_cq_thread16_frame_done = <0x11>;
		dip2_cq_thread17_frame_done = <0x12>;
		dip2_cq_thread18_frame_done = <0x13>;
		dip2_cq_thread19_frame_done = <0x14>;
		dip2_cq_thread20_frame_done = <0x15>;
		dip2_cq_thread21_frame_done = <0x16>;
		dip2_cq_thread22_frame_done = <0x17>;
		dip2_cq_thread23_frame_done = <0x18>;
		dip_cq_thread0_frame_done = <0x21>;
		dip_cq_thread1_frame_done = <0x22>;
		dip_cq_thread2_frame_done = <0x23>;
		dip_cq_thread3_frame_done = <0x24>;
		dip_cq_thread4_frame_done = <0x25>;
		dip_cq_thread5_frame_done = <0x26>;
		dip_cq_thread6_frame_done = <0x27>;
		dip_cq_thread7_frame_done = <0x28>;
		dip_cq_thread8_frame_done = <0x29>;
		dip_cq_thread9_frame_done = <0x2a>;
		dip_cq_thread10_frame_done = <0x2b>;
		dip_cq_thread11_frame_done = <0x2c>;
		dip_cq_thread12_frame_done = <0x2d>;
		dip_cq_thread13_frame_done = <0x2e>;
		dip_cq_thread14_frame_done = <0x2f>;
		dip_cq_thread15_frame_done = <0x30>;
		dip_cq_thread16_frame_done = <0x31>;
		dip_cq_thread17_frame_done = <0x32>;
		dip_cq_thread18_frame_done = <0x33>;
		dip_cq_thread19_frame_done = <0x34>;
		dip_cq_thread20_frame_done = <0x35>;
		dip_cq_thread21_frame_done = <0x36>;
		dip_cq_thread22_frame_done = <0x37>;
		dip_cq_thread23_frame_done = <0x38>;
		ipe_event_tx_frame_done_0 = <0x81>;
		ipe_event_tx_frame_done_1 = <0x82>;
		ipe_event_tx_frame_done_2 = <0x83>;
		ipe_event_tx_frame_done_3 = <0x84>;
		ipe_event_tx_frame_done_4 = <0x85>;
		isp_frame_done_a = <0xc1>;
		isp_frame_done_b = <0xc2>;
		isp_frame_done_c = <0xc3>;
		camsv_0_pass1_done = <0xc4>;
		camsv_0_2_pass1_done = <0xc5>;
		camsv_1_pass1_done = <0xc6>;
		camsv_2_pass1_done = <0xc7>;
		camsv_3_pass1_done = <0xc8>;
		mraw_0_pass1_done = <0xc9>;
		mraw_1_pass1_done = <0xca>;
		seninf_0_fifo_full = <0xcb>;
		seninf_1_fifo_full = <0xcc>;
		seninf_2_fifo_full = <0xcd>;
		seninf_3_fifo_full = <0xce>;
		seninf_4_fifo_full = <0xcf>;
		seninf_5_fifo_full = <0xd0>;
		seninf_6_fifo_full = <0xd1>;
		seninf_7_fifo_full = <0xd2>;
		seninf_cam8_fifo_full = <0xd3>;
		seninf_cam9_fifo_full = <0xd4>;
		seninf_cam10_fifo_full = <0xd5>;
		seninf_cam11_fifo_full = <0xd6>;
		seninf_cam12_fifo_full = <0xd7>;
		tg_ovrun_a_int_dly = <0xd8>;
		tg_graberr_a_int_dly = <0xd9>;
		tg_ovrun_b_int_dly = <0xda>;
		tg_graberr_b_int_dly = <0xdb>;
		tg_ovrun_c_int = <0xdc>;
		tg_graberr_c_int = <0xdd>;
		tg_ovrun_m0_int = <0xde>;
		dma_r1_error_m0_int = <0xdf>;
		mdp_rdma0_sof = <0x100>;
		mdp_rdma1_sof = <0x101>;
		mdp_rdma2_sof = <0x102>;
		mdp_rdma3_sof = <0x103>;
		mdp_fg0_sof = <0x104>;
		mdp_fg1_sof = <0x105>;
		mdp_aal_sof = <0x106>;
		mdp_aal1_sof = <0x107>;
		mdp_aal2_sof = <0x108>;
		mdp_aal3_sof = <0x109>;
		mdp_hdr0_sof = <0x10a>;
		mdp_hdr1_sof = <0x10b>;
		mdp_rsz0_sof = <0x10c>;
		mdp_rsz1_sof = <0x10d>;
		mdp_rsz2_sof = <0x10e>;
		mdp_rsz3_sof = <0x10f>;
		mdp_wrot0_sof = <0x110>;
		mdp_wrot1_sof = <0x111>;
		mdp_wrot2_sof = <0x112>;
		mdp_wrot3_sof = <0x113>;
		mdp_tdshp_sof = <0x114>;
		mdp_tdshp1_sof = <0x115>;
		mdp_tdshp2_sof = <0x116>;
		mdp_tdshp3_sof = <0x117>;
		mdp_tcc0_sof = <0x118>;
		mdp_tcc1_sof = <0x119>;
		mdp_tcc2_sof = <0x11a>;
		mdp_tcc3_sof = <0x11b>;
		img_dl_relay_sof = <0x11c>;
		img_dl_relay1_sof = <0x11d>;
		img_dl_relay2_sof = <0x11e>;
		img_dl_relay3_sof = <0x11f>;
		mdp_wrot3_write_frame_done = <0x120>;
		mdp_wrot2_write_frame_done = <0x121>;
		mdp_wrot1_write_frame_done = <0x122>;
		mdp_wrot0_write_frame_done = <0x123>;
		mdp_tdshp3_frame_done = <0x124>;
		mdp_tdshp2_frame_done = <0x125>;
		mdp_tdshp1_frame_done = <0x126>;
		mdp_tdshp0_frame_done = <0x127>;
		mdp_tcc3_frame_done = <0x128>;
		mdp_tcc2_frame_done = <0x129>;
		mdp_tcc1_frame_done = <0x12a>;
		mdp_tcc0_frame_done = <0x12b>;
		mdp_rsz3_frame_done = <0x12c>;
		mdp_rsz2_frame_done = <0x12d>;
		mdp_rsz1_frame_done = <0x12e>;
		mdp_rsz0_frame_done = <0x12f>;
		mdp_rdma3_frame_done = <0x130>;
		mdp_rdma2_frame_done = <0x131>;
		mdp_rdma1_frame_done = <0x132>;
		mdp_rdma0_frame_done = <0x133>;
		mdp_hdr1_frame_done = <0x134>;
		mdp_hdr0_frame_done = <0x135>;
		mdp_fg1_frame_done = <0x136>;
		mdp_fg0_frame_done = <0x137>;
		mdp_color1_frame_done = <0x138>;
		mdp_color_frame_done = <0x139>;
		mdp_aal3_frame_done = <0x13a>;
		mdp_aal2_frame_done = <0x13b>;
		mdp_aal1_frame_done = <0x13c>;
		mdp_aal_frame_done = <0x13d>;
		stream_done_0 = <0x140>;
		stream_done_1 = <0x141>;
		stream_done_2 = <0x142>;
		stream_done_3 = <0x143>;
		stream_done_4 = <0x144>;
		stream_done_5 = <0x145>;
		stream_done_6 = <0x146>;
		stream_done_7 = <0x147>;
		stream_done_8 = <0x148>;
		stream_done_9 = <0x149>;
		stream_done_10 = <0x14a>;
		stream_done_11 = <0x14b>;
		stream_done_12 = <0x14c>;
		stream_done_13 = <0x14d>;
		stream_done_14 = <0x14e>;
		stream_done_15 = <0x14f>;
		mdp_wrot3_sw_rst_done = <0x150>;
		mdp_wrot2_sw_rst_done = <0x151>;
		mdp_wrot1_rst_done = <0x152>;
		mdp_wrot0_rst_done = <0x153>;
		mdp_rdma3_sw_rst_done = <0x154>;
		mdp_rdma2_sw_rst_done = <0x155>;
		mdp_rdma1_rst_done = <0x156>;
		mdp_rdma0_rst_done = <0x157>;
		mm_mutex = <0x79>;
		mdp_rdma0 = <0x7a>;
		mdp_rdma1 = <0x7b>;
		mdp_rdma2 = <0x7c>;
		mdp_rdma3 = <0x7d>;
		mdp_rsz0 = <0x7e>;
		mdp_rsz1 = <0x7f>;
		mdp_rsz2 = <0x80>;
		mdp_rsz3 = <0x81>;
		mdp_wrot0 = <0x82>;
		mdp_wrot1 = <0x83>;
		mdp_wrot2 = <0x84>;
		mdp_wrot3 = <0x85>;
		mdp_tdshp0 = <0x86>;
		mdp_tdshp1 = <0x87>;
		mdp_tdshp2 = <0x88>;
		mdp_tdshp3 = <0x89>;
		mdp_aal0 = <0x8a>;
		mdp_aal1 = <0x8b>;
		mdp_aal2 = <0x8c>;
		mdp_aal3 = <0x8d>;
		mdp_color0 = <0x8e>;
		mdp_color1 = <0x8f>;
		mdp_hdr0 = <0x90>;
		mdp_hdr1 = <0x91>;
		mdp_fg0 = <0x92>;
		mdp_fg1 = <0x93>;
		mdp_tcc0 = <0x94>;
		mdp_tcc1 = <0x95>;
		mdp_tcc2 = <0x96>;
		mdp_tcc3 = <0x97>;
		clock-names = "GCE\0GCE_TIMER\0GCE2";
		clocks = <0x3c 0x0a 0x3c 0x1b 0x3c 0x0b>;
	};

	scp@10700000 {
		compatible = "mediatek,scp";
		status = "okay";
		reg = <0x00 0x10500000 0x00 0x180000 0x00 0x10724000 0x00 0x1000 0x00 0x10721000 0x00 0x1000 0x00 0x10730000 0x00 0x1000 0x00 0x10740000 0x00 0x1000 0x00 0x10752000 0x00 0x1000 0x00 0x10760000 0x00 0x40000 0x00 0x107a5000 0x00 0x04 0x00 0x107fb000 0x00 0x100 0x00 0x107fb100 0x00 0x04 0x00 0x107fb10c 0x00 0x04 0x00 0x107a5020 0x00 0x04 0x00 0x107fc000 0x00 0x100 0x00 0x107fc100 0x00 0x04 0x00 0x107fc10c 0x00 0x04 0x00 0x107a5024 0x00 0x04 0x00 0x107fd000 0x00 0x100 0x00 0x107fd100 0x00 0x04 0x00 0x107fd10c 0x00 0x04 0x00 0x107a5028 0x00 0x04 0x00 0x107fe000 0x00 0x100 0x00 0x107fe100 0x00 0x04 0x00 0x107fe10c 0x00 0x04 0x00 0x107a502c 0x00 0x04 0x00 0x107ff000 0x00 0x100 0x00 0x107ff100 0x00 0x04 0x00 0x107ff10c 0x00 0x04 0x00 0x107a5030 0x00 0x04>;
		reg-names = "scp_sram_base\0scp_cfgreg\0scp_clkreg\0scp_cfgreg_core0\0scp_cfgreg_core1\0scp_bus_tracker\0scp_l1creg\0scp_cfgreg_sec\0mbox0_base\0mbox0_set\0mbox0_clr\0mbox0_init\0mbox1_base\0mbox1_set\0mbox1_clr\0mbox1_init\0mbox2_base\0mbox2_set\0mbox2_clr\0mbox2_init\0mbox3_base\0mbox3_set\0mbox3_clr\0mbox3_init\0mbox4_base\0mbox4_set\0mbox4_clr\0mbox4_init";
		interrupts = <0x00 0x1b2 0x04 0x00 0x1b3 0x04 0x00 0x1b4 0x04 0x00 0x1b5 0x04 0x00 0x1b6 0x04 0x00 0x1b7 0x04 0x00 0x1b8 0x04>;
		interrupt-names = "ipc0\0ipc1\0mbox0\0mbox1\0mbox2\0mbox3\0mbox4";
		core_0 = "enable";
		scp_sramSize = <0x180000>;
		phandle = <0x15d>;
	};

	dramc_ch1_rsv@10900000 {
		compatible = "mediatek,dramc_ch1_rsv";
		reg = <0x00 0x10900000 0x00 0x40000>;
	};

	dramc_ch1_rsv@10940000 {
		compatible = "mediatek,dramc_ch1_rsv";
		reg = <0x00 0x10940000 0x00 0xc0000>;
	};

	dramc_ch1_rsv@10a00000 {
		compatible = "mediatek,dramc_ch1_rsv";
		reg = <0x00 0x10a00000 0x00 0x40000>;
	};

	dramc_ch1_rsv@10a40000 {
		compatible = "mediatek,dramc_ch1_rsv";
		reg = <0x00 0x10a40000 0x00 0xc0000>;
	};

	gic500@0c000000 {
		compatible = "mediatek,gic500";
		reg = <0x00 0xc000000 0x00 0x400000>;
	};

	gic_cpu@0c400000 {
		compatible = "mediatek,gic_cpu";
		reg = <0x00 0xc400000 0x00 0x40000>;
	};

	dfd@10200b00 {
		compatible = "mediatek,dfd";
		reg = <0x00 0x10200b00 0x00 0x10000>;
		mediatek,enabled = <0x01>;
		mediatek,chain_length = <0x4c08>;
		mediatek,rg_dfd_timeout = <0xa0>;
		mediatek,check_dfd_support = <0x01>;
		phandle = <0x15e>;
	};

	dfd_cache {
		compatible = "mediatek,dfd_cache";
		mediatek,enabled = <0x00>;
		mediatek,l2c_trigger = <0x00>;
		mediatek,rg_dfd_timeout = <0x5dc0>;
		phandle = <0x15f>;
	};

	dbg_ao@0d000000 {
		compatible = "mediatek,dbg_ao";
		reg = <0x00 0xd000000 0x00 0x10000>;
	};

	dbg_cti@0d020000 {
		compatible = "mediatek,dbg_cti";
		reg = <0x00 0xd020000 0x00 0x10000>;
	};

	dbg_etr@0d030000 {
		compatible = "mediatek,dbg_etr";
		reg = <0x00 0xd030000 0x00 0x10000>;
	};

	bus_tracer@0d040000 {
		compatible = "mediatek,bus_tracer-v1";
		reg = <0x00 0xd040000 0x00 0x100 0x00 0xd01a000 0x00 0x1000 0x00 0xd041000 0x00 0x3000 0x00 0xd010000 0x00 0x1000 0x00 0xd040800 0x00 0x100 0x00 0xd040900 0x00 0x100 0x00 0xd040a00 0x00 0x100>;
		mediatek,err_flag = <0xfbf8ffff>;
		mediatek,num_tracer = <0x03>;
		mediatek,enabled_tracer = <0x00 0x01 0x00>;
		mediatek,at_id = <0x10 0x30 0x70>;
	};

	dbg_dem@0d0a0000 {
		compatible = "mediatek,dbg_dem";
		reg = <0x00 0xd0a0000 0x00 0x10000>;
		interrupts = <0x00 0xae 0x04>;
	};

	dbg_mdsys1@0d100000 {
		compatible = "mediatek,dbg_mdsys1";
		reg = <0x00 0xd100000 0x00 0x80000>;
	};

	pwm@11006000 {
		compatible = "mediatek,pwm";
		reg = <0x00 0x11006000 0x00 0x1000>;
		interrupts = <0x00 0xd2 0x04>;
		clocks = <0x3c 0x12 0x3c 0x13 0x3c 0x14 0x3c 0x15 0x3c 0x11 0x3c 0x16>;
		clock-names = "PWM1-main\0PWM2-main\0PWM3-main\0PWM4-main\0PWM-HCLK-main\0PWM-main";
	};

	ses {
		compatible = "mediatek,ses";
		state = <0x100>;
		ses0_reg3 = <0x00>;
		ses1_reg3 = <0x00>;
		ses2_reg3 = <0x00>;
		ses3_reg3 = <0x00>;
		ses4_reg3 = <0x00>;
		ses5_reg3 = <0x00>;
		ses6_reg3 = <0x00>;
		ses7_reg3 = <0x00>;
		ses8_reg3 = <0x00>;
		ses0_reg2 = <0x00>;
		ses1_reg2 = <0x00>;
		ses2_reg2 = <0x00>;
		ses3_reg2 = <0x00>;
		ses4_reg2 = <0x00>;
		ses5_reg2 = <0x00>;
		ses6_reg2 = <0x00>;
		ses7_reg2 = <0x00>;
		ses8_reg2 = <0x00>;
		ses0_drphipct = <0x00>;
		ses1_drphipct = <0x00>;
		ses2_drphipct = <0x00>;
		ses3_drphipct = <0x00>;
		ses4_drphipct = <0x00>;
		ses5_drphipct = <0x00>;
		ses6_drphipct = <0x00>;
		ses7_drphipct = <0x00>;
		ses8_drphipct = <0x00>;
		ses0_drplopct = <0x00>;
		ses1_drplopct = <0x00>;
		ses2_drplopct = <0x00>;
		ses3_drplopct = <0x00>;
		ses4_drplopct = <0x00>;
		ses5_drplopct = <0x00>;
		ses6_drplopct = <0x00>;
		ses7_drplopct = <0x00>;
		ses8_drplopct = <0x00>;
		phandle = <0x160>;
	};

	brisket {
		compatible = "mediatek,brisket";
		brisket_doe_ptp = <0xff>;
		brisket_doe_pllclken = <0xf0>;
		brisket_doe_bren = <0xf0>;
		brisket_doe_brisket05 = <0x110842>;
		brisket_doe_brisket06 = <0xfbf1>;
		brisket_doe_brisket07 = <0xfff>;
		brisket_doe_brisket08 = <0xc8a>;
		brisket_doe_brisket09 = <0x3e00>;
		phandle = <0x161>;
	};

	credit_didt {
		compatible = "mediatek,credit_didt";
		credit_didt_doe_ptp = <0xff>;
		credit_didt_doe_enable = <0xf000>;
		credit_didt4_doe_ls_period = <0x06>;
		credit_didt5_doe_ls_period = <0x06>;
		credit_didt6_doe_ls_period = <0x06>;
		credit_didt7_doe_ls_period = <0x06>;
		credit_didt4_doe_ls_credit = <0x06>;
		credit_didt5_doe_ls_credit = <0x06>;
		credit_didt6_doe_ls_credit = <0x06>;
		credit_didt7_doe_ls_credit = <0x06>;
		credit_didt4_doe_ls_low_freq_period = <0x07>;
		credit_didt5_doe_ls_low_freq_period = <0x07>;
		credit_didt6_doe_ls_low_freq_period = <0x07>;
		credit_didt7_doe_ls_low_freq_period = <0x07>;
		credit_didt4_doe_ls_low_freq_enable = <0x00>;
		credit_didt5_doe_ls_low_freq_enable = <0x00>;
		credit_didt6_doe_ls_low_freq_enable = <0x00>;
		credit_didt7_doe_ls_low_freq_enable = <0x00>;
		credit_didt4_doe_vx_period = <0x06>;
		credit_didt5_doe_vx_period = <0x06>;
		credit_didt6_doe_vx_period = <0x06>;
		credit_didt7_doe_vx_period = <0x06>;
		credit_didt4_doe_vx_credit = <0x06>;
		credit_didt5_doe_vx_credit = <0x06>;
		credit_didt6_doe_vx_credit = <0x06>;
		credit_didt7_doe_vx_credit = <0x06>;
		credit_didt4_doe_vx_low_freq_period = <0x07>;
		credit_didt5_doe_vx_low_freq_period = <0x07>;
		credit_didt6_doe_vx_low_freq_period = <0x07>;
		credit_didt7_doe_vx_low_freq_period = <0x07>;
		credit_didt4_doe_vx_low_freq_enable = <0x00>;
		credit_didt5_doe_vx_low_freq_enable = <0x00>;
		credit_didt6_doe_vx_low_freq_enable = <0x00>;
		credit_didt7_doe_vx_low_freq_enable = <0x00>;
		phandle = <0x162>;
	};

	eem_fsm@11278000 {
		compatible = "mediatek,eem_fsm";
		reg = <0x00 0x11278000 0x00 0x1000>;
		interrupts = <0x00 0xa8 0x04>;
		clocks = <0x3c 0x0c>;
		clock-names = "therm-main";
		eem-status = <0x01>;
		eem-initmon-little = <0x0f>;
		eem-initmon-big = <0x0f>;
		eem-initmon-cci = <0x0f>;
		eem-initmon-gpu = <0x0f>;
		eem-clamp-little = <0x00>;
		eem-clamp-big = <0x00>;
		eem-clamp-cci = <0x00>;
		eem-clamp-gpu = <0x00>;
		eem-offset-little = <0xff>;
		eem-offset-big = <0xff>;
		eem-offset-cci = <0xff>;
		eem-offset-gpu = <0xff>;
		phandle = <0x163>;
	};

	eemgpu_fsm@1100b000 {
		compatible = "mediatek,eemgpu_fsm";
		reg = <0x00 0x1100b000 0x00 0x1000>;
		interrupts = <0x00 0xa7 0x04>;
		eemg-status = <0x01>;
		eemg-initmon-gpu = <0x0f>;
		eemg-clamp-gpu = <0x00>;
		eemg-offset-gpu = <0xff>;
		phandle = <0x164>;
	};

	therm_ctrl@1100b000 {
		compatible = "mediatek,therm_ctrl";
		reg = <0x00 0x1100b000 0x00 0x26e200>;
		interrupts = <0x00 0xa9 0x04 0x00 0xaa 0x04>;
		clocks = <0x3c 0x0c>;
		clock-names = "therm-main";
	};

	thermal-sensor1 {
		compatible = "mediatek,mtboard-thermistor1";
		io-channels = <0x56 0x00>;
		io-channel-names = "thermistor-ch0";
		phandle = <0x165>;
	};

	thermal-sensor2 {
		compatible = "mediatek,mtboard-thermistor2";
		io-channels = <0x56 0x01>;
		io-channel-names = "thermistor-ch1";
		phandle = <0x166>;
	};

	thermal-sensor3 {
		compatible = "mediatek,mtboard-thermistor3";
		io-channels = <0x56 0x02>;
		io-channel-names = "thermistor-ch2";
		phandle = <0x167>;
	};

	thermal-sensor4 {
		compatible = "mediatek,mtboard-thermistor4";
		io-channels = <0x56 0x04>;
		io-channel-names = "thermistor-ch4";
		phandle = <0x168>;
	};

	thermal-sensor5 {
		compatible = "mediatek,mtboard-thermistor5";
		io-channels = <0x56 0x05>;
		io-channel-names = "thermistor-ch5";
		phandle = <0x169>;
	};

	thermal-sensor6 {
		compatible = "mediatek,mtboard-thermistor6";
		io-channels = <0x56 0x03>;
		io-channel-names = "thermistor-ch3";
		phandle = <0x16a>;
	};

	mt6315_them_intr {
		compatible = "mediatek,mt6315_therm_intr";
		interrupts-extended = <0x98 0x04 0x01 0x98 0x05 0x01 0x98 0x06 0x04 0x99 0x04 0x01 0x99 0x05 0x01 0x99 0x06 0x04>;
		interrupt-names = "6315_6_temp_l\06315_6_temp_h\06315_6_rcs0\06315_7_temp_l\06315_7_temp_h\06315_7_rcs0";
	};

	auxadc@11001000 {
		compatible = "mediatek,mt6768-auxadc";
		reg = <0x00 0x11001000 0x00 0x1000>;
		interrupts = <0x00 0x40 0x01>;
		clocks = <0x3c 0x25>;
		clock-names = "main";
		#io-channel-cells = <0x01>;
		mediatek,cali-en-bit = <0x14>;
		mediatek,cali-ge-bit = <0x0a>;
		mediatek,cali-oe-bit = <0x00>;
		mediatek,cali-efuse-index = <0x71>;
		phandle = <0x56>;
	};

	mali@13000000 {
		compatible = "mediatek,mali\0arm,mali-valhall";
		reg = <0x00 0x13000000 0x00 0x4000>;
		interrupts = <0x00 0x16a 0x04 0x00 0x16b 0x04 0x00 0x16c 0x04 0x00 0x16d 0x04 0x00 0x16e 0x04>;
		interrupt-names = "GPU\0MMU\0JOB\0EVENT\0PWR";
		phandle = <0x35>;
	};

	gpufreq {
		compatible = "mediatek,gpufreq";
		clocks = <0x3a 0x16 0x3a 0xa2 0x3a 0x52 0x9a 0x01 0x55 0x02 0x55 0x03 0x55 0x04 0x55 0x05 0x55 0x06 0x55 0x07 0x55 0x08>;
		clock-names = "clk_mux\0clk_main_parent\0clk_sub_parent\0subsys_mfg_cg\0mtcmos_mfg_async\0mtcmos_mfg\0mtcmos_mfg_core0\0mtcmos_mfg_core1_2\0mtcmos_mfg_core3_4\0mtcmos_mfg_core5_6\0mtcmos_mfg_core7_8";
		_vgpu-supply = <0x9b>;
		_vsram_gpu-supply = <0x9c>;
		phandle = <0x9d>;
	};

	ged {
		compatible = "mediatek,ged";
		gpufreq-supply = <0x9d>;
		phandle = <0x16b>;
	};

	mali_dvfs_hint@13fbb000 {
		compatible = "mediatek,mali_dvfs_hint\0syscon";
		reg = <0x00 0x13fbb000 0x00 0x1000>;
	};

	g3d_secure_reg@13fbc000 {
		compatible = "mediatek,g3d_secure_reg";
		reg = <0x00 0x13fbc000 0x00 0x1000>;
	};

	g3d_testbench@13fbd000 {
		compatible = "mediatek,g3d_testbench\0syscon";
		reg = <0x00 0x13fbd000 0x00 0x1000>;
	};

	g3d_config@13fbf000 {
		compatible = "mediatek,g3d_config\0syscon";
		reg = <0x00 0x13fbf000 0x00 0x1000>;
		#clock-cells = <0x01>;
		phandle = <0x9a>;
	};

	devapc_ao_infra_peri_debug1@10023000 {
		compatible = "mediatek,devapc_ao_infra_peri_debug1";
		reg = <0x00 0x10023000 0x00 0x1000>;
	};

	devapc_ao_infra_peri_debug2@10025000 {
		compatible = "mediatek,devapc_ao_infra_peri_debug2";
		reg = <0x00 0x10025000 0x00 0x1000>;
	};

	devapc_ao_infra_peri_debug3@1002b000 {
		compatible = "mediatek,devapc_ao_infra_peri_debug3";
		reg = <0x00 0x1002b000 0x00 0x1000>;
	};

	devapc_ao_infra_peri_debug4@1002e000 {
		compatible = "mediatek,devapc_ao_infra_peri_debug4";
		reg = <0x00 0x1002e000 0x00 0x1000>;
	};

	mdpsys_config@1f000000 {
		compatible = "mediatek,mdpsys_config\0syscon";
		reg = <0x00 0x1f000000 0x00 0x1000>;
		#clock-cells = <0x01>;
		interrupts = <0x00 0x111 0x04>;
		clocks = <0x6a 0x26 0x6a 0x27 0x6a 0x28 0x6a 0x2a 0x6a 0x2c 0x6a 0x2d 0x6a 0x2e 0x6a 0x2f 0x6a 0x20 0x6a 0x22>;
		clock-names = "MDP_IMG_DL_ASYNC0\0MDP_IMG_DL_ASYNC1\0MDP_IMG_DL_ASYNC2\0MDP_IMG_DL_ASYNC3\0MDP_IMG0_IMG_DL_ASYNC0\0MDP_IMG0_IMG_DL_ASYNC1\0MDP_IMG1_IMG_DL_ASYNC2\0MDP_IMG1_IMG_DL_ASYNC3\0MDP_APB_BUS\0MDP_APMCU_GALS";
		phandle = <0x6a>;
	};

	mdp_mutex@1f001000 {
		compatible = "mediatek,mdp_mutex";
		reg = <0x00 0x1f001000 0x00 0x1000>;
		interrupts = <0x00 0x1d2 0x04>;
		clocks = <0x6a 0x10>;
		clock-names = "MDP_MUTEX0";
		phandle = <0x79>;
	};

	mdp_rdma0@1f006000 {
		compatible = "mediatek,mdp_rdma0\0mediatek,mdp";
		reg = <0x00 0x1f006000 0x00 0x1000>;
		interrupts = <0x00 0x1d3 0x04>;
		clocks = <0x6a 0x01 0x3c 0x0b 0x3c 0x1b>;
		clock-names = "MDP_RDMA0\0GCE\0GCE_TIMER";
		mmsys_config = <0x6a>;
		mm_mutex = <0x79>;
		mboxes = <0x9e 0x0a 0x00 0x01 0x75 0x0c 0x00 0x01 0x75 0x0d 0x00 0x01 0x75 0x0e 0x00 0x01 0x75 0x15 0x00 0x01 0x75 0x16 0x00 0x01>;
		mdp_rdma0 = <0x7a>;
		mdp_rdma1 = <0x7b>;
		mdp_rdma2 = <0x7c>;
		mdp_rdma3 = <0x7d>;
		mdp_rsz0 = <0x7e>;
		mdp_rsz1 = <0x7f>;
		mdp_rsz2 = <0x80>;
		mdp_rsz3 = <0x81>;
		mdp_wrot0 = <0x82>;
		mdp_wrot1 = <0x83>;
		mdp_wrot2 = <0x84>;
		mdp_wrot3 = <0x85>;
		mdp_tdshp0 = <0x86>;
		mdp_tdshp1 = <0x87>;
		mdp_tdshp2 = <0x88>;
		mdp_tdshp3 = <0x89>;
		mdp_aal0 = <0x8a>;
		mdp_aal1 = <0x8b>;
		mdp_aal2 = <0x8c>;
		mdp_aal3 = <0x8d>;
		mdp_color0 = <0x8e>;
		mdp_color1 = <0x8f>;
		mdp_hdr0 = <0x90>;
		mdp_hdr1 = <0x91>;
		mdp_fg0 = <0x92>;
		mdp_fg1 = <0x93>;
		mdp_tcc0 = <0x94>;
		mdp_tcc1 = <0x95>;
		mdp_tcc2 = <0x96>;
		mdp_tcc3 = <0x97>;
		thread_count = <0x18>;
		mediatek,mailbox-gce = <0x70>;
		mediatek,mailbox-gce-m = <0x75>;
		disp_mutex_reg = <0x14120000 0x1000>;
		g3d_config_base = <0x13000000 0x00 0xffff0000>;
		mmsys_config_base = <0x14000000 0x01 0xffff0000>;
		disp_dither_base = <0x14010000 0x02 0xffff0000>;
		mm_na_base = <0x14020000 0x03 0xffff0000>;
		imgsys_base = <0x15020000 0x04 0xffff0000>;
		vdec_gcon_base = <0x18800000 0x05 0xffff0000>;
		venc_gcon_base = <0x18810000 0x06 0xffff0000>;
		conn_peri_base = <0x18820000 0x07 0xffff0000>;
		topckgen_base = <0x18830000 0x08 0xffff0000>;
		kp_base = <0x18840000 0x09 0xffff0000>;
		scp_sram_base = <0x10000000 0x0a 0xffff0000>;
		infra_na3_base = <0x10010000 0x0b 0xffff0000>;
		infra_na4_base = <0x10020000 0x0c 0xffff0000>;
		scp_base = <0x10030000 0x0d 0xffff0000>;
		mcucfg_base = <0x10040000 0x0e 0xffff0000>;
		gcpu_base = <0x10050000 0x0f 0xffff0000>;
		usb0_base = <0x10200000 0x10 0xffff0000>;
		usb_sif_base = <0x10280000 0x11 0xffff0000>;
		audio_base = <0x17000000 0x12 0xffff0000>;
		vdec_base = <0x17010000 0x13 0xffff0000>;
		msdc2_base = <0x17020000 0x14 0xffff0000>;
		vdec1_base = <0x17030000 0x15 0xffff0000>;
		msdc3_base = <0x18000000 0x16 0xffff0000>;
		ap_dma_base = <0x18010000 0x17 0xffff0000>;
		gce_base = <0x18020000 0x18 0xffff0000>;
		vdec2_base = <0x18040000 0x19 0xffff0000>;
		vdec3_base = <0x18050000 0x1a 0xffff0000>;
		camsys_base = <0x18080000 0x1b 0xffff0000>;
		camsys1_base = <0x180a0000 0x1c 0xffff0000>;
		camsys2_base = <0x180b0000 0x1d 0xffff0000>;
		dip2_cq_thread0_frame_done = <0x01>;
		dip2_cq_thread1_frame_done = <0x02>;
		dip2_cq_thread2_frame_done = <0x03>;
		dip2_cq_thread3_frame_done = <0x04>;
		dip2_cq_thread4_frame_done = <0x05>;
		dip2_cq_thread5_frame_done = <0x06>;
		dip2_cq_thread6_frame_done = <0x07>;
		dip2_cq_thread7_frame_done = <0x08>;
		dip2_cq_thread8_frame_done = <0x09>;
		dip2_cq_thread9_frame_done = <0x0a>;
		dip2_cq_thread10_frame_done = <0x0b>;
		dip2_cq_thread11_frame_done = <0x0c>;
		dip2_cq_thread12_frame_done = <0x0d>;
		dip2_cq_thread13_frame_done = <0x0e>;
		dip2_cq_thread14_frame_done = <0x0f>;
		dip2_cq_thread15_frame_done = <0x10>;
		dip2_cq_thread16_frame_done = <0x11>;
		dip2_cq_thread17_frame_done = <0x12>;
		dip2_cq_thread18_frame_done = <0x13>;
		dip2_cq_thread19_frame_done = <0x14>;
		dip2_cq_thread20_frame_done = <0x15>;
		dip2_cq_thread21_frame_done = <0x16>;
		wpe_b_frame_done = <0x17>;
		dip2_cq_thread23_frame_done = <0x18>;
		dip_cq_thread0_frame_done = <0x21>;
		dip_cq_thread1_frame_done = <0x22>;
		dip_cq_thread2_frame_done = <0x23>;
		dip_cq_thread3_frame_done = <0x24>;
		dip_cq_thread4_frame_done = <0x25>;
		dip_cq_thread5_frame_done = <0x26>;
		dip_cq_thread6_frame_done = <0x27>;
		dip_cq_thread7_frame_done = <0x28>;
		dip_cq_thread8_frame_done = <0x29>;
		dip_cq_thread9_frame_done = <0x2a>;
		dip_cq_thread10_frame_done = <0x2b>;
		dip_cq_thread11_frame_done = <0x2c>;
		dip_cq_thread12_frame_done = <0x2d>;
		dip_cq_thread13_frame_done = <0x2e>;
		dip_cq_thread14_frame_done = <0x2f>;
		dip_cq_thread15_frame_done = <0x30>;
		dip_cq_thread16_frame_done = <0x31>;
		dip_cq_thread17_frame_done = <0x32>;
		dip_cq_thread18_frame_done = <0x33>;
		dip_cq_thread19_frame_done = <0x34>;
		dip_cq_thread20_frame_done = <0x35>;
		dip_cq_thread21_frame_done = <0x36>;
		wpe_a_frame_done = <0x37>;
		dip_cq_thread23_frame_done = <0x38>;
		ipe_event_tx_frame_done_0 = <0x81>;
		ipe_event_tx_frame_done_1 = <0x82>;
		rsc_frame_done = <0x83>;
		ipe_event_tx_frame_done_3 = <0x84>;
		ipe_event_tx_frame_done_4 = <0x85>;
		isp_frame_done_a = <0xc1>;
		isp_frame_done_b = <0xc2>;
		isp_frame_done_c = <0xc3>;
		camsv_0_pass1_done = <0xc4>;
		camsv_0_2_pass1_done = <0xc5>;
		camsv_1_pass1_done = <0xc6>;
		camsv_2_pass1_done = <0xc7>;
		camsv_3_pass1_done = <0xc8>;
		mraw_0_pass1_done = <0xc9>;
		mraw_1_pass1_done = <0xca>;
		seninf_0_fifo_full = <0xcb>;
		seninf_1_fifo_full = <0xcc>;
		seninf_2_fifo_full = <0xcd>;
		seninf_3_fifo_full = <0xce>;
		seninf_4_fifo_full = <0xcf>;
		seninf_5_fifo_full = <0xd0>;
		seninf_6_fifo_full = <0xd1>;
		seninf_7_fifo_full = <0xd2>;
		seninf_cam8_fifo_full = <0xd3>;
		seninf_cam9_fifo_full = <0xd4>;
		seninf_cam10_fifo_full = <0xd5>;
		seninf_cam11_fifo_full = <0xd6>;
		seninf_cam12_fifo_full = <0xd7>;
		tg_ovrun_a_int_dly = <0xd8>;
		tg_graberr_a_int_dly = <0xd9>;
		tg_ovrun_b_int_dly = <0xda>;
		tg_graberr_b_int_dly = <0xdb>;
		tg_ovrun_c_int = <0xdc>;
		tg_graberr_c_int = <0xdd>;
		tg_ovrun_m0_int = <0xde>;
		dma_r1_error_m0_int = <0xdf>;
		mdp_rdma0_sof = <0x100>;
		mdp_rdma1_sof = <0x101>;
		mdp_rdma2_sof = <0x102>;
		mdp_rdma3_sof = <0x103>;
		mdp_fg0_sof = <0x104>;
		mdp_fg1_sof = <0x105>;
		mdp_aal_sof = <0x106>;
		mdp_aal1_sof = <0x107>;
		mdp_aal2_sof = <0x108>;
		mdp_aal3_sof = <0x109>;
		mdp_hdr0_sof = <0x10a>;
		mdp_hdr1_sof = <0x10b>;
		mdp_rsz0_sof = <0x10c>;
		mdp_rsz1_sof = <0x10d>;
		mdp_rsz2_sof = <0x10e>;
		mdp_rsz3_sof = <0x10f>;
		mdp_wrot0_sof = <0x110>;
		mdp_wrot1_sof = <0x111>;
		mdp_wrot2_sof = <0x112>;
		mdp_wrot3_sof = <0x113>;
		mdp_tdshp_sof = <0x114>;
		mdp_tdshp1_sof = <0x115>;
		mdp_tdshp2_sof = <0x116>;
		mdp_tdshp3_sof = <0x117>;
		mdp_tcc0_sof = <0x118>;
		mdp_tcc1_sof = <0x119>;
		mdp_tcc2_sof = <0x11a>;
		mdp_tcc3_sof = <0x11b>;
		img_dl_relay_sof = <0x11c>;
		img_dl_relay1_sof = <0x11d>;
		img_dl_relay2_sof = <0x11e>;
		img_dl_relay3_sof = <0x11f>;
		mdp_wrot3_write_frame_done = <0x120>;
		mdp_wrot2_write_frame_done = <0x121>;
		mdp_wrot1_write_frame_done = <0x122>;
		mdp_wrot0_write_frame_done = <0x123>;
		mdp_tdshp3_frame_done = <0x124>;
		mdp_tdshp2_frame_done = <0x125>;
		mdp_tdshp1_frame_done = <0x126>;
		mdp_tdshp_frame_done = <0x127>;
		mdp_tcc3_frame_done = <0x128>;
		mdp_tcc2_frame_done = <0x129>;
		mdp_tcc1_frame_done = <0x12a>;
		mdp_tcc0_frame_done = <0x12b>;
		mdp_rsz3_frame_done = <0x12c>;
		mdp_rsz2_frame_done = <0x12d>;
		mdp_rsz1_frame_done = <0x12e>;
		mdp_rsz0_frame_done = <0x12f>;
		mdp_rdma3_frame_done = <0x130>;
		mdp_rdma2_frame_done = <0x131>;
		mdp_rdma1_frame_done = <0x132>;
		mdp_rdma0_frame_done = <0x133>;
		mdp_hdr1_frame_done = <0x134>;
		mdp_hdr0_frame_done = <0x135>;
		mdp_fg1_frame_done = <0x136>;
		mdp_fg0_frame_done = <0x137>;
		mdp_color1_frame_done = <0x138>;
		mdp_color_frame_done = <0x139>;
		mdp_aal3_frame_done = <0x13a>;
		mdp_aal2_frame_done = <0x13b>;
		mdp_aal1_frame_done = <0x13c>;
		mdp_aal_frame_done = <0x13d>;
		stream_done_0 = <0x140>;
		stream_done_1 = <0x141>;
		stream_done_2 = <0x142>;
		stream_done_3 = <0x143>;
		stream_done_4 = <0x144>;
		stream_done_5 = <0x145>;
		stream_done_6 = <0x146>;
		stream_done_7 = <0x147>;
		stream_done_8 = <0x148>;
		stream_done_9 = <0x149>;
		stream_done_10 = <0x14a>;
		stream_done_11 = <0x14b>;
		stream_done_12 = <0x14c>;
		stream_done_13 = <0x14d>;
		stream_done_14 = <0x14e>;
		stream_done_15 = <0x14f>;
		mdp_wrot3_sw_rst_done = <0x150>;
		mdp_wrot2_sw_rst_done = <0x151>;
		mdp_wrot1_rst_done = <0x152>;
		mdp_wrot0_rst_done = <0x153>;
		mdp_rdma3_sw_rst_done = <0x154>;
		mdp_rdma2_sw_rst_done = <0x155>;
		mdp_rdma1_rst_done = <0x156>;
		mdp_rdma0_rst_done = <0x157>;
		dre30_hist_sram_start = <0x600>;
		phandle = <0x7a>;
	};

	mdp_rdma1@1f007000 {
		compatible = "mediatek,mdp_rdma1";
		reg = <0x00 0x1f007000 0x00 0x1000>;
		interrupts = <0x00 0x1d4 0x04>;
		clocks = <0x6a 0x11>;
		clock-names = "MDP_RDMA1";
		phandle = <0x7b>;
	};

	mdp_rdma2@1f008000 {
		compatible = "mediatek,mdp_rdma2";
		reg = <0x00 0x1f008000 0x00 0x1000>;
		interrupts = <0x00 0x1d5 0x04>;
		clocks = <0x6a 0x09>;
		clock-names = "MDP_RDMA2";
		phandle = <0x7c>;
	};

	mdp_rdma3@1f009000 {
		compatible = "mediatek,mdp_rdma3";
		reg = <0x00 0x1f009000 0x00 0x1000>;
		interrupts = <0x00 0x1d6 0x04>;
		clocks = <0x6a 0x19>;
		clock-names = "MDP_RDMA3";
		phandle = <0x7d>;
	};

	mdp_fg0@1f00a000 {
		compatible = "mediatek,mdp_fg0";
		reg = <0x00 0x1f00a000 0x00 0x1000>;
		interrupts = <0x00 0x1d7 0x04>;
		clocks = <0x6a 0x02>;
		clock-names = "MDP_FG0";
		phandle = <0x92>;
	};

	mdp_fg1@1f00b000 {
		compatible = "mediatek,mdp_fb1";
		reg = <0x00 0x1f00b000 0x00 0x1000>;
		interrupts = <0x00 0x1d8 0x04>;
		clocks = <0x6a 0x12>;
		clock-names = "MDP_FG1";
		phandle = <0x93>;
	};

	mdp_aal0@1f00c000 {
		compatible = "mediatek,mdp_aal0";
		reg = <0x00 0x1f00c000 0x00 0x1000>;
		interrupts = <0x00 0x1d9 0x04>;
		clocks = <0x6a 0x04>;
		clock-names = "MDP_AAL0";
		phandle = <0x8a>;
	};

	mdp_aal1@1f00d000 {
		compatible = "mediatek,mdp_aal1";
		reg = <0x00 0x1f00d000 0x00 0x1000>;
		interrupts = <0x00 0x1da 0x04>;
		clocks = <0x6a 0x14>;
		clock-names = "MDP_AAL1";
		phandle = <0x8b>;
	};

	mdp_aal2@1f00e000 {
		compatible = "mediatek,mdp_aal2";
		reg = <0x00 0x1f00e000 0x00 0x1000>;
		interrupts = <0x00 0x1db 0x04>;
		clocks = <0x6a 0x0a>;
		clock-names = "MDP_AAL2";
		phandle = <0x8c>;
	};

	mdp_aal3@1f00f000 {
		compatible = "mediatek,mdp_aal3";
		reg = <0x00 0x1f00f000 0x00 0x1000>;
		interrupts = <0x00 0x1dc 0x04>;
		clocks = <0x6a 0x1a>;
		clock-names = "MDP_AAL3";
		phandle = <0x8d>;
	};

	mdp_hdr0@1f010000 {
		compatible = "mediatek,mdp_hdr0";
		reg = <0x00 0x1f010000 0x00 0x1000>;
		interrupts = <0x00 0x1dd 0x04>;
		clocks = <0x6a 0x03>;
		clock-names = "MDP_HDR0";
		phandle = <0x90>;
	};

	mdp_hdr1@1f011000 {
		compatible = "mediatek,mdp_hdr1";
		reg = <0x00 0x1f011000 0x00 0x1000>;
		interrupts = <0x00 0x1de 0x04>;
		clocks = <0x6a 0x13>;
		clock-names = "MDP_HDR1";
		phandle = <0x91>;
	};

	mdp_rsz0@1f012000 {
		compatible = "mediatek,mdp_rsz0";
		reg = <0x00 0x1f012000 0x00 0x1000>;
		interrupts = <0x00 0x1df 0x04>;
		clocks = <0x6a 0x05>;
		clock-names = "MDP_RSZ0";
		phandle = <0x7e>;
	};

	mdp_rsz1@1f013000 {
		compatible = "mediatek,mdp_rsz1";
		reg = <0x00 0x1f013000 0x00 0x1000>;
		interrupts = <0x00 0x1e0 0x04>;
		clocks = <0x6a 0x15>;
		clock-names = "MDP_RSZ1";
		phandle = <0x7f>;
	};

	mdp_rsz2@1f014000 {
		compatible = "mediatek,mdp_rsz2";
		reg = <0x00 0x1f014000 0x00 0x1000>;
		interrupts = <0x00 0x1e1 0x04>;
		clocks = <0x6a 0x0b>;
		clock-names = "MDP_RSZ2";
		phandle = <0x80>;
	};

	mdp_rsz3@1f015000 {
		compatible = "mediatek,mdp_rsz3";
		reg = <0x00 0x1f015000 0x00 0x1000>;
		interrupts = <0x00 0x1e2 0x04>;
		clocks = <0x6a 0x1b>;
		clock-names = "MDP_RSZ3";
		phandle = <0x81>;
	};

	mdp_wrot0@1f016000 {
		compatible = "mediatek,mdp_wrot0";
		reg = <0x00 0x1f016000 0x00 0x1000>;
		interrupts = <0x00 0x1e3 0x04>;
		clocks = <0x6a 0x08>;
		clock-names = "MDP_WROT0";
		phandle = <0x82>;
	};

	mdp_wrot1@1f017000 {
		compatible = "mediatek,mdp_wrot1";
		reg = <0x00 0x1f017000 0x00 0x1000>;
		interrupts = <0x00 0x1e4 0x04>;
		clocks = <0x6a 0x18>;
		clock-names = "MDP_WROT1";
		phandle = <0x83>;
	};

	mdp_wrot2@1f018000 {
		compatible = "mediatek,mdp_wrot2";
		reg = <0x00 0x1f018000 0x00 0x1000>;
		interrupts = <0x00 0x1e5 0x04>;
		clocks = <0x6a 0x0f>;
		clock-names = "MDP_WROT2";
		phandle = <0x84>;
	};

	mdp_wrot3@1f019000 {
		compatible = "mediatek,mdp_wrot3";
		reg = <0x00 0x1f019000 0x00 0x1000>;
		interrupts = <0x00 0x1e6 0x04>;
		clocks = <0x6a 0x1f>;
		clock-names = "MDP_WROT3";
		phandle = <0x85>;
	};

	mdp_tdshp0@1f01a000 {
		compatible = "mediatek,mdp_tdshp0";
		reg = <0x00 0x1f01a000 0x00 0x1000>;
		interrupts = <0x00 0x1e7 0x04>;
		clocks = <0x6a 0x06>;
		clock-names = "MDP_TDSHP0";
		phandle = <0x86>;
	};

	mdp_tdshp1@1f01b000 {
		compatible = "mediatek,mdp_tdshp1";
		reg = <0x00 0x1f01b000 0x00 0x1000>;
		interrupts = <0x00 0x1e8 0x04>;
		clocks = <0x6a 0x16>;
		clock-names = "MDP_TDSHP1";
		phandle = <0x87>;
	};

	mdp_tdshp2@1f01c000 {
		compatible = "mediatek,mdp_tdshp2";
		reg = <0x00 0x1f01c000 0x00 0x1000>;
		interrupts = <0x00 0x1e9 0x04>;
		clocks = <0x6a 0x0d>;
		clock-names = "MDP_TDSHP2";
		phandle = <0x88>;
	};

	mdp_tdshp3@1f01d000 {
		compatible = "mediatek,mdp_tdshp3";
		reg = <0x00 0x1f01d000 0x00 0x1000>;
		interrupts = <0x00 0x1ea 0x04>;
		clocks = <0x6a 0x1d>;
		clock-names = "MDP_TDSHP3";
		phandle = <0x89>;
	};

	mdp_tcc0@1f01e000 {
		compatible = "mediatek,mdp_tcc0";
		reg = <0x00 0x1f01e000 0x00 0x1000>;
		interrupts = <0x00 0x1eb 0x04>;
		clocks = <0x6a 0x07>;
		clock-names = "MDP_TCC0";
		phandle = <0x94>;
	};

	mdp_tcc1@1f01f000 {
		compatible = "mediatek,mdp_tcc1";
		reg = <0x00 0x1f01f000 0x00 0x1000>;
		interrupts = <0x00 0x1ec 0x04>;
		clocks = <0x6a 0x17>;
		clock-names = "MDP_TCC1";
		phandle = <0x95>;
	};

	mdp_tcc2@1f010000 {
		compatible = "mediatek,mdp_tcc2";
		reg = <0x00 0x1f020000 0x00 0x1000>;
		interrupts = <0x00 0x1ed 0x04>;
		clocks = <0x6a 0x0e>;
		clock-names = "MDP_TCC2";
		phandle = <0x96>;
	};

	mdp_tcc3@1f011000 {
		compatible = "mediatek,mdp_tcc3";
		reg = <0x00 0x1f021000 0x00 0x1000>;
		interrupts = <0x00 0x1ee 0x04>;
		clocks = <0x6a 0x1e>;
		clock-names = "MDP_TCC3";
		phandle = <0x97>;
	};

	mdp_color0@1f02c000 {
		compatible = "mediatek,mdp_color0";
		reg = <0x00 0x1f02c000 0x00 0x1000>;
		interrupts = <0x00 0x22b 0x04>;
		clocks = <0x6a 0x0c>;
		clock-names = "MDP_COLOR0";
		phandle = <0x8e>;
	};

	mdp_color1@1f02d000 {
		compatible = "mediatek,mdp_color1";
		reg = <0x00 0x1f02d000 0x00 0x1000>;
		interrupts = <0x00 0x22c 0x04>;
		clocks = <0x6a 0x1c>;
		clock-names = "MDP_COLOR1";
		phandle = <0x8f>;
	};

	mtkfb {
		compatible = "mediatek,mtkfb";
		phandle = <0x16c>;
	};

	dispsys {
		compatible = "mediatek,dispsys";
		mediatek,larb = <0x58>;
		clocks = <0x61 0x14 0x61 0x2f 0x61 0x30 0x61 0x31 0x61 0x32 0x61 0x03 0x61 0x15 0x61 0x11 0x61 0x12 0x61 0x13 0x61 0x16 0x61 0x27 0x61 0x28 0x61 0x29 0x61 0x2a 0x61 0x25 0x61 0x26 0x61 0x19 0x61 0x1a 0x61 0x17 0x61 0x18 0x61 0x23 0x61 0x24 0x61 0x07 0x61 0x08 0x61 0x21 0x61 0x22 0x61 0x1b 0x61 0x1c 0x61 0x1d 0x61 0x1e 0x61 0x1f 0x61 0x33 0x61 0x36 0x61 0x01 0x61 0x14 0x61 0x2e 0x61 0x2c 0x61 0x35 0x9f 0x11 0x3a 0x27 0x3c 0x37 0x3b 0x3a 0x6c 0x3a 0x89 0x3a 0x8a 0x3a 0x8c>;
		clock-names = "MMSYS_MTCMOS\0MMSYS_SMI_COMMON\0MMSYS_SMI_GALS\0MMSYS_SMI_INFRA\0MMSYS_SMI_IOMMU\0MMSYS_DISP_OVL0\0MMSYS_DISP_OVL1\0MMSYS_DISP_OVL0_2L\0MMSYS_DISP_OVL1_2L\0MMSYS_DISP_OVL2_2L\0MMSYS_DISP_OVL3_2L\0MMSYS_DISP_RDMA0\0MMSYS_DISP_RDMA1\0MMSYS_DISP_RDMA4\0MMSYS_DISP_RDMA5\0MMSYS_DISP_WDMA0\0MMSYS_DISP_WDMA1\0MMSYS_DISP_COLOR0\0MMSYS_DISP_COLOR1\0MMSYS_DISP_CCORR0\0MMSYS_DISP_CCORR1\0MMSYS_DISP_AAL0\0MMSYS_DISP_AAL1\0MMSYS_DISP_MDP_AAL4\0MMSYS_DISP_MDP_AAL5\0MMSYS_DISP_GAMMA0\0MMSYS_DISP_GAMMA1\0MMSYS_DISP_POSTMASK0\0MMSYS_DISP_POSTMASK1\0MMSYS_DISP_DITHER0\0MMSYS_DISP_DITHER1\0MMSYS_DSI0_MM_CK\0MMSYS_DSI0_IF_CK\0MMSYS_26M\0MMSYS_DISP_RSZ0\0MMSYS_DISP_MUTEX0\0MMSYS_DISP_MERGE1\0MMSYS_DP_INTF0\0MM_DP_INTF0\0APMIXED_MIPI_26M\0TOP_MUX_DISP_PWM\0DISP_PWM\0TOP_26M\0TOP_UNIVPLL_D6_D4\0TOP_OSC_D2\0TOP_OSC_D4\0TOP_OSC_D16";
	};

	disp_pwm0@1100e000 {
		compatible = "mediatek,disp_pwm0\0mediatek,mt6885-disp-pwm";
		reg = <0x00 0x1100e000 0x00 0x1000>;
		interrupts = <0x00 0x97 0x08>;
		#pwm-cells = <0x02>;
		clocks = <0x3c 0x37 0x3a 0x27 0x3a 0x8a>;
		clock-names = "main\0mm\0pwm_src";
		phandle = <0x54>;
	};

	disp_ovl@14000000 {
		compatible = "mediatek,disp_ovl0\0mediatek,mt6885-disp-ovl";
		reg = <0x00 0x14000000 0x00 0x1000>;
		interrupts = <0x00 0xfd 0x04>;
		clocks = <0x61 0x03>;
		mediatek,larb = <0x58>;
		mediatek,smi-id = <0x00>;
		iommus = <0xa0 0x05 0xa0 0x02>;
		phandle = <0x16d>;
	};

	disp_ovl@14001000 {
		compatible = "mediatek,disp_ovl0_2l\0mediatek,mt6885-disp-ovl";
		reg = <0x00 0x14001000 0x00 0x1000>;
		interrupts = <0x00 0xfe 0x04>;
		clocks = <0x61 0x11>;
		mediatek,larb = <0x59>;
		mediatek,smi-id = <0x01>;
		iommus = <0xa0 0x26 0xa0 0x23>;
		phandle = <0x16e>;
	};

	disp_ovl@14002000 {
		compatible = "mediatek,disp_ovl2_2l\0mediatek,mt6885-disp-ovl";
		reg = <0x00 0x14002000 0x00 0x1000>;
		interrupts = <0x00 0x113 0x04>;
		clocks = <0x61 0x13>;
		mediatek,larb = <0x59>;
		mediatek,smi-id = <0x01>;
		iommus = <0xa0 0x27 0xa0 0x24>;
		phandle = <0x16f>;
	};

	disp_rdma@14003000 {
		compatible = "mediatek,disp_rdma0\0mediatek,mt6885-disp-rdma";
		reg = <0x00 0x14003000 0x00 0x1000>;
		interrupts = <0x00 0xff 0x04>;
		clocks = <0x61 0x27>;
		mediatek,larb = <0x58>;
		mediatek,smi-id = <0x00>;
		iommus = <0xa0 0x0c>;
		phandle = <0x170>;
	};

	reserved@14004000 {
		compatible = "mediatek,reserved";
		reg = <0x00 0x14004000 0x00 0x1000>;
	};

	disp_rdma@14005000 {
		compatible = "mediatek,disp_rdma4\0mediatek,mt6885-disp-rdma";
		reg = <0x00 0x14005000 0x00 0x1000>;
		interrupts = <0x00 0x127 0x04>;
		clocks = <0x61 0x29>;
		mediatek,larb = <0x58>;
		mediatek,smi-id = <0x00>;
		iommus = <0xa0 0x0e>;
		phandle = <0x171>;
	};

	disp_wdma@14006000 {
		compatible = "mediatek,disp_wdma0\0mediatek,mt6885-disp-wdma";
		reg = <0x00 0x14006000 0x00 0x1000>;
		interrupts = <0x00 0x100 0x04>;
		clocks = <0x61 0x25>;
		mediatek,larb = <0x58>;
		mediatek,smi-id = <0x00>;
		iommus = <0xa0 0x0b>;
		phandle = <0x172>;
	};

	disp_color@14007000 {
		compatible = "mediatek,disp_color0\0mediatek,mt6885-disp-color";
		reg = <0x00 0x14007000 0x00 0x1000>;
		interrupts = <0x00 0x101 0x04>;
		clocks = <0x61 0x19>;
		phandle = <0x173>;
	};

	disp_ccorr@14008000 {
		compatible = "mediatek,disp_ccorr0\0mediatek,mt6885-disp-ccorr";
		reg = <0x00 0x14008000 0x00 0x1000>;
		interrupts = <0x00 0x102 0x04>;
		clocks = <0x61 0x17>;
		phandle = <0x174>;
	};

	disp_aal@14009000 {
		compatible = "mediatek,disp_aal0\0mediatek,mt6885-disp-aal";
		reg = <0x00 0x14009000 0x00 0x1000>;
		interrupts = <0x00 0x103 0x04>;
		clocks = <0x61 0x23>;
		aal_dre3 = <0xa1>;
		phandle = <0x175>;
	};

	disp_gamma@1400a000 {
		compatible = "mediatek,disp_gamma0\0mediatek,mt6885-disp-gamma";
		reg = <0x00 0x1400a000 0x00 0x1000>;
		interrupts = <0x00 0x104 0x04>;
		clocks = <0x61 0x21>;
		phandle = <0x176>;
	};

	disp_dither@1400b000 {
		compatible = "mediatek,disp_dither0\0mediatek,mt6885-disp-dither";
		reg = <0x00 0x1400b000 0x00 0x1000>;
		interrupts = <0x00 0x105 0x04>;
		clocks = <0x61 0x1d>;
		phandle = <0x177>;
	};

	disp_rsz@1400c000 {
		compatible = "mediatek,disp_rsz0\0mediatek,mt6885-disp-rsz";
		reg = <0x00 0x1400c000 0x00 0x1000>;
		interrupts = <0x00 0x107 0x04>;
		clocks = <0x61 0x01>;
		phandle = <0x178>;
	};

	disp_postmask@1400d000 {
		compatible = "mediatek,disp_postmask0\0mediatek,mt6885-disp-postmask";
		reg = <0x00 0x1400d000 0x00 0x1000>;
		interrupts = <0x00 0x115 0x04>;
		clocks = <0x61 0x1b>;
		mediatek,larb = <0x58>;
		mediatek,smi-id = <0x00>;
		iommus = <0xa0 0x00>;
		phandle = <0x179>;
	};

	dsi@1400e000 {
		compatible = "mediatek,dsi0\0mediatek,mt6885-dsi";
		reg = <0x00 0x1400e000 0x00 0x1000>;
		interrupts = <0x00 0x106 0x04>;
		clocks = <0x61 0x1f 0x61 0x33 0xa2>;
		clock-names = "engine\0digital\0hs";
		phys = <0xa2>;
		phy-names = "dphy";
		phandle = <0x17a>;
	};

	dsi_te {
		compatible = "mediatek, dsi_te-eint";
		status = "disabled";
		phandle = <0x17b>;
	};

	mdp_rdma4@1400f000 {
		compatible = "mediatek,mdp_rdma4";
		reg = <0x00 0x1400f000 0x00 0x1000>;
	};

	mdp_aal4@14010000 {
		compatible = "mediatek,mdp_aal4\0mediatek,mt6885-dmdp-aal";
		reg = <0x00 0x14010000 0x00 0x1000>;
		interrupts = <0x00 0x11d 0x04>;
		clocks = <0x61 0x07>;
		clock-names = "DRE3_AAL0";
		phandle = <0xa1>;
	};

	mdp_hdr4@14011000 {
		compatible = "mediatek,mdp_hdr4";
		reg = <0x00 0x14011000 0x00 0x1000>;
	};

	mdp_rsz4@14012000 {
		compatible = "mediatek,mdp_rsz4";
		reg = <0x00 0x14012000 0x00 0x1000>;
	};

	mdp_tdshp4@14013000 {
		compatible = "mediatek,mdp_tdshp4";
		reg = <0x00 0x14013000 0x00 0x1000>;
	};

	reserved@14014000 {
		compatible = "mediatek,reserved";
		reg = <0x00 0x14014000 0x00 0x1000>;
	};

	disp_merge@14015000 {
		compatible = "mediatek,disp_merge0\0mediatek,mt6885-disp-merge";
		reg = <0x00 0x14015000 0x00 0x1000>;
		interrupts = <0x00 0x117 0x04>;
		clocks = <0x61 0x2d>;
		phandle = <0x17c>;
	};

	disp_ovl@14100000 {
		compatible = "mediatek,disp_ovl1\0mediatek,mt6885-disp-ovl";
		reg = <0x00 0x14100000 0x00 0x1000>;
		interrupts = <0x00 0x108 0x04>;
		clocks = <0x61 0x15>;
		mediatek,larb = <0x59>;
		mediatek,smi-id = <0x01>;
		iommus = <0xa0 0x25 0xa0 0x22>;
		phandle = <0x17d>;
	};

	disp_ovl@14101000 {
		compatible = "mediatek,disp_ovl1_2l\0mediatek,mt6885-disp-ovl";
		reg = <0x00 0x14101000 0x00 0x1000>;
		interrupts = <0x00 0x109 0x04>;
		clocks = <0x61 0x12>;
		mediatek,larb = <0x58>;
		mediatek,smi-id = <0x00>;
		iommus = <0xa0 0x06 0xa0 0x03>;
		phandle = <0x17e>;
	};

	disp_ovl@14102000 {
		compatible = "mediatek,disp_ovl3_2l\0mediatek,mt6885-disp-ovl";
		reg = <0x00 0x14102000 0x00 0x1000>;
		interrupts = <0x00 0x114 0x04>;
		clocks = <0x61 0x16>;
		mediatek,larb = <0x58>;
		mediatek,smi-id = <0x00>;
		iommus = <0xa0 0x07 0xa0 0x04>;
		phandle = <0x17f>;
	};

	disp_rdma@14103000 {
		compatible = "mediatek,disp_rdma1\0mediatek,mt6885-disp-rdma";
		reg = <0x00 0x14103000 0x00 0x1000>;
		interrupts = <0x00 0x10a 0x04>;
		clocks = <0x61 0x28>;
		mediatek,larb = <0x59>;
		mediatek,smi-id = <0x01>;
		iommus = <0xa0 0x2c>;
		phandle = <0x180>;
	};

	reserved@14104000 {
		compatible = "mediatek,reserved";
		reg = <0x00 0x14104000 0x00 0x1000>;
	};

	disp_rdma@14105000 {
		compatible = "mediatek,disp_rdma5\0mediatek,mt6885-disp-rdma";
		reg = <0x00 0x14105000 0x00 0x1000>;
		interrupts = <0x00 0x128 0x04>;
		clocks = <0x61 0x2a>;
		mediatek,larb = <0x59>;
		mediatek,smi-id = <0x01>;
		iommus = <0xa0 0x2e>;
		phandle = <0x181>;
	};

	disp_wdma@14106000 {
		compatible = "mediatek,disp_wdma1\0mediatek,mt6885-disp-wdma";
		reg = <0x00 0x14106000 0x00 0x1000>;
		interrupts = <0x00 0x10b 0x04>;
		clocks = <0x61 0x26>;
		mediatek,larb = <0x59>;
		mediatek,smi-id = <0x00>;
		iommus = <0xa0 0x2b>;
		phandle = <0x182>;
	};

	disp_color@14107000 {
		compatible = "mediatek,disp_color1\0mediatek,mt6885-disp-color";
		reg = <0x00 0x14107000 0x00 0x1000>;
		interrupts = <0x00 0x10c 0x04>;
		clocks = <0x61 0x1a>;
		phandle = <0x183>;
	};

	disp_ccorr@14108000 {
		compatible = "mediatek,disp_ccorr1\0mediatek,mt6885-disp-ccorr";
		reg = <0x00 0x14108000 0x00 0x1000>;
		interrupts = <0x00 0x10d 0x04>;
		clocks = <0x61 0x18>;
		phandle = <0x184>;
	};

	disp_aal@14109000 {
		compatible = "mediatek,disp_aal1\0mediatek,mt6885-disp-aal";
		reg = <0x00 0x14109000 0x00 0x1000>;
		interrupts = <0x00 0x10e 0x04>;
		clocks = <0x61 0x24>;
		aal_dre3 = <0xa3>;
		phandle = <0x185>;
	};

	disp_gamma@1410a000 {
		compatible = "mediatek,disp_gamma1\0mediatek,mt6885-disp-gamma";
		reg = <0x00 0x1410a000 0x00 0x1000>;
		interrupts = <0x00 0x10f 0x04>;
		clocks = <0x61 0x22>;
		phandle = <0x186>;
	};

	disp_dither@1410b000 {
		compatible = "mediatek,disp_dither1\0mediatek,mt6885-disp-dither";
		reg = <0x00 0x1410b000 0x00 0x1000>;
		interrupts = <0x00 0x110 0x04>;
		clocks = <0x61 0x1e>;
		phandle = <0x187>;
	};

	disp_rsz@1410c000 {
		compatible = "mediatek,disp_rsz1\0mediatek,mt6885-disp-rsz";
		reg = <0x00 0x1410c000 0x00 0x1000>;
		interrupts = <0x00 0x112 0x04>;
		clocks = <0x61 0x02>;
		phandle = <0x188>;
	};

	disp_postmask@1410d000 {
		compatible = "mediatek,disp_postmask1\0mediatek,mt6885-disp-postmask";
		reg = <0x00 0x1410d000 0x00 0x1000>;
		interrupts = <0x00 0x116 0x04>;
		clocks = <0x61 0x1c>;
		mediatek,larb = <0x59>;
		mediatek,smi-id = <0x01>;
		iommus = <0xa0 0x20>;
		phandle = <0x189>;
	};

	dsi@1410e000 {
		status = "disabled";
		compatible = "mediatek,dsi1\0mediatek,mt6885-dsi";
		reg = <0x00 0x1410e000 0x00 0x1000>;
		interrupts = <0x00 0x111 0x04>;
		clocks = <0x61 0x20 0x61 0x34 0xa4>;
		clock-names = "engine\0digital\0hs";
		phys = <0xa4>;
		phy-names = "dphy";
		phandle = <0x18a>;
	};

	mdp_rdma5@1410f000 {
		compatible = "mediatek,mdp_rdma5";
		reg = <0x00 0x1410f000 0x00 0x1000>;
	};

	mdp_aal5@14110000 {
		compatible = "mediatek,mdp_aal5\0mediatek,mt6885-dmdp-aal";
		reg = <0x00 0x14110000 0x00 0x1000>;
		interrupts = <0x00 0x11d 0x04>;
		clocks = <0x61 0x08>;
		clock-names = "DRE3_AAL1";
		phandle = <0xa3>;
	};

	mdp_hdr5@14111000 {
		compatible = "mediatek,mdp_hdr5";
		reg = <0x00 0x14111000 0x00 0x1000>;
	};

	mdp_rsz5@14112000 {
		compatible = "mediatek,mdp_rsz5";
		reg = <0x00 0x14112000 0x00 0x1000>;
	};

	mdp_tdshp5@14113000 {
		compatible = "mediatek,mdp_tdshp5";
		reg = <0x00 0x14113000 0x00 0x1000>;
	};

	reserved@14114000 {
		compatible = "mediatek,reserved";
		reg = <0x00 0x14114000 0x00 0x1000>;
	};

	disp_merge@14115000 {
		compatible = "mediatek,disp_merge1\0mediatek,mt6885-disp-merge";
		reg = <0x00 0x14115000 0x00 0x1000>;
		interrupts = <0x00 0x118 0x04>;
		clocks = <0x61 0x2e>;
		phandle = <0x18b>;
	};

	dispsys_config@14116000 {
		compatible = "mediatek,dispsys_config\0syscon\0mediatek,mt6885-mmsys";
		reg = <0x00 0x14116000 0x00 0x1000>;
		#clock-cells = <0x01>;
		iommus = <0xa0 0x26>;
		mediatek,larb = <0x59>;
		fake-engine = <0x58 0x0e 0x59 0x2e>;
		clocks = <0x55 0x14 0x61 0x36 0x61 0x14>;
		clock-num = <0x03>;
		mediatek,mailbox-gce = <0x70>;
		mboxes = <0x70 0x00 0x00 0x04 0x70 0x01 0x00 0x04 0x70 0x02 0x00 0x04 0x70 0x03 0xffffffff 0x02 0x70 0x05 0xffffffff 0x02 0x70 0x04 0x00 0x04 0x70 0x06 0x00 0x04 0x76 0x08 0x00 0x03 0x76 0x09 0x00 0x03 0x76 0x09 0x00 0x03>;
		gce-client-names = "CLIENT_CFG0\0CLIENT_CFG1\0CLIENT_CFG2\0CLIENT_TRIG_LOOP0\0CLIENT_TRIG_LOOP1\0CLIENT_SUB_CFG0\0CLIENT_DSI_CFG0\0CLIENT_SEC_CFG0\0CLIENT_SEC_CFG1\0CLIENT_SEC_CFG2";
		gce-subsys = <0x70 0x14000000 0x01 0x70 0x14010000 0x02 0x70 0x14020000 0x03>;
		gce-event-names = "disp_mutex0_eof\0disp_mutex1_eof\0disp_token_stream_dirty0\0disp_wait_dsi0_te\0disp_token_stream_eof0\0disp_dsi0_eof\0disp_token_esd_eof0\0disp_rdma0_eof0\0disp_wdma0_eof0\0disp_token_stream_block0\0disp_token_cabc_eof0\0disp_wdma0_eof2\0disp_wait_dp_intf0_te\0disp_dp_intf0_eof\0disp_mutex2_eof\0disp_wdma1_eof2\0disp_dsi0_sof0";
		gce-events = <0x70 0x80 0x70 0x3a 0x70 0x280 0x70 0x93 0x70 0x281 0x70 0x39 0x70 0x282 0x70 0x44 0x70 0x3c 0x70 0x283 0x70 0x284 0x70 0x3c 0x70 0x1f 0x70 0x3a 0x70 0x3a 0x70 0x3b 0x70 0x09>;
		helper-name = "MTK_DRM_OPT_STAGE\0MTK_DRM_OPT_USE_CMDQ\0MTK_DRM_OPT_USE_M4U\0MTK_DRM_OPT_SODI_SUPPORT\0MTK_DRM_OPT_IDLE_MGR\0MTK_DRM_OPT_IDLEMGR_SWTCH_DECOUPLE\0MTK_DRM_OPT_IDLEMGR_BY_REPAINT\0MTK_DRM_OPT_IDLEMGR_ENTER_ULPS\0MTK_DRM_OPT_IDLEMGR_KEEP_LP11\0MTK_DRM_OPT_DYNAMIC_RDMA_GOLDEN_SETTING\0MTK_DRM_OPT_IDLEMGR_DISABLE_ROUTINE_IRQ\0MTK_DRM_OPT_MET_LOG\0MTK_DRM_OPT_USE_PQ\0MTK_DRM_OPT_ESD_CHECK_RECOVERY\0MTK_DRM_OPT_ESD_CHECK_SWITCH\0MTK_DRM_OPT_PRESENT_FENCE\0MTK_DRM_OPT_RDMA_UNDERFLOW_AEE\0MTK_DRM_OPT_DSI_UNDERRUN_AEE\0MTK_DRM_OPT_HRT\0MTK_DRM_OPT_HRT_MODE\0MTK_DRM_OPT_DELAYED_TRIGGER\0MTK_DRM_OPT_OVL_EXT_LAYER\0MTK_DRM_OPT_AOD\0MTK_DRM_OPT_RPO\0MTK_DRM_OPT_DUAL_PIPE\0MTK_DRM_OPT_DC_BY_HRT\0MTK_DRM_OPT_OVL_WCG\0MTK_DRM_OPT_OVL_SBCH\0MTK_DRM_OPT_COMMIT_NO_WAIT_VBLANK\0MTK_DRM_OPT_MET\0MTK_DRM_OPT_REG_PARSER_RAW_DUMP\0MTK_DRM_OPT_VP_PQ\0MTK_DRM_OPT_GAME_PQ\0MTK_DRM_OPT_MMPATH\0MTK_DRM_OPT_HBM\0MTK_DRM_OPT_VDS_PATH_SWITCH\0MTK_DRM_OPT_LAYER_REC\0MTK_DRM_OPT_CLEAR_LAYER\0MTK_DRM_OPT_LFR\0MTK_DRM_OPT_SF_PF\0MTK_DRM_OPT_DYN_MIPI_CHANGE\0MTK_DRM_OPT_PRIM_DUAL_PIPE";
		helper-value = <0x00 0x01 0x01 0x00 0x01 0x00 0x01 0x00 0x00 0x00 0x01 0x00 0x01 0x01 0x01 0x01 0x01 0x01 0x01 0x01 0x00 0x01 0x00 0x01 0x00 0x00 0x00 0x00 0x01 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x01 0x00 0x00 0x01 0x01>;
		phandle = <0x61>;
	};

	disp_mutex@14117000 {
		compatible = "mediatek,disp_mutex0\0mediatek,mt6885-disp-mutex";
		reg = <0x00 0x14117000 0x00 0x1000>;
		interrupts = <0x00 0xfb 0x04>;
		clocks = <0x61 0x14>;
		phandle = <0x18c>;
	};

	smi_larb0@14118000 {
		compatible = "mediatek,smi_larb0\0mediatek,smi_larb";
		reg = <0x00 0x14118000 0x00 0x1000>;
		mediatek,larb-id = <0x00>;
		interrupts = <0x00 0x131 0x04>;
		clocks = <0x55 0x14>;
		clock-names = "scp-dis";
		mediatek,smi-id = <0x00>;
		phandle = <0x58>;
	};

	smi_larb1@14119000 {
		compatible = "mediatek,smi_larb1\0mediatek,smi_larb";
		reg = <0x00 0x14119000 0x00 0x1000>;
		mediatek,larb-id = <0x01>;
		interrupts = <0x00 0x132 0x04>;
		clocks = <0x55 0x14>;
		clock-names = "scp-dis";
		mediatek,smi-id = <0x01>;
		phandle = <0x59>;
	};

	smi_common@1411f000 {
		compatible = "mediatek,smi_common";
		reg = <0x00 0x1411f000 0x00 0x1000>;
		clocks = <0x55 0x14 0x61 0x2f 0x61 0x30 0x61 0x31 0x61 0x32>;
		clock-names = "scp-dis\0mm-comm\0mm-gals\0mm-infra\0mm-iommu";
		mediatek,smi-id = <0x15>;
		mediatek,smi-cnt = <0x20>;
		mmsys_config = <0x61>;
		phandle = <0x77>;
	};

	disp_smi_subcom@14120000 {
		compatible = "mediatek,disp_smi_subcom\0mediatek,smi_common";
		reg = <0x00 0x14120000 0x00 0x1000>;
		clocks = <0x55 0x14>;
		clock-names = "scp-dis";
		mediatek,smi-id = <0x18>;
	};

	disp_smi_subcom1@14121000 {
		compatible = "mediatek,disp_smi_subcom1\0mediatek,smi_common";
		reg = <0x00 0x14121000 0x00 0x3000>;
		clocks = <0x55 0x14>;
		clock-names = "scp-dis";
		mediatek,smi-id = <0x19>;
	};

	mdp_smi_common@1f002000 {
		compatible = "mediatek,mdp_smi_common\0mediatek,smi_common";
		reg = <0x00 0x1f002000 0x00 0x1000>;
		clocks = <0x55 0x13 0x6a 0x29 0x6a 0x2b>;
		clock-names = "scp-mdp\0mdp-smi1\0mdp-smi2";
		mediatek,smi-id = <0x16>;
		phandle = <0x78>;
	};

	smi_larb2@1f003000 {
		compatible = "mediatek,smi_larb2\0mediatek,smi_larb";
		reg = <0x00 0x1f003000 0x00 0x1000>;
		mediatek,larb-id = <0x02>;
		interrupts = <0x00 0x1f0 0x04>;
		clocks = <0x55 0x13>;
		clock-names = "scp-mdp";
		mediatek,smi-id = <0x02>;
		phandle = <0x62>;
	};

	smi_larb3@1f004000 {
		compatible = "mediatek,smi_larb3\0mediatek,smi_larb";
		reg = <0x00 0x1f004000 0x00 0x1000>;
		mediatek,larb-id = <0x03>;
		interrupts = <0x00 0x1f1 0x04>;
		clocks = <0x55 0x13>;
		clock-names = "scp-mdp";
		mediatek,smi-id = <0x03>;
		phandle = <0x63>;
	};

	sysram_smi_common@1f022000 {
		compatible = "mediatek,sysram_smi_common\0mediatek,smi_common";
		reg = <0x00 0x1f022000 0x00 0x1000>;
		clocks = <0x55 0x13 0x6a 0x25>;
		clock-names = "scp-mdp\0mdp-smi0";
		mediatek,smi-id = <0x17>;
	};

	mdp_smi_subcom@1f023000 {
		compatible = "mediatek,mdp_smi_subcom\0mediatek,smi_common";
		reg = <0x00 0x1f023000 0x00 0x1000>;
		clocks = <0x55 0x13>;
		clock-names = "scp-mdp";
		mediatek,smi-id = <0x1a>;
	};

	mdp_smi_subcom1@1f024000 {
		compatible = "mediatek,mdp_smi_subcom1\0mediatek,smi_common";
		reg = <0x00 0x1f024000 0x00 0x3000>;
		clocks = <0x55 0x13>;
		clock-names = "scp-mdp";
		mediatek,smi-id = <0x1b>;
	};

	mmdvfs_pmqos {
		compatible = "mediatek,mmdvfs_pmqos";
		larb_groups = <0x00 0x01 0x02 0x03 0x04 0x05 0x07 0x08 0x09 0x0b 0x0d 0x0e 0x10 0x11 0x12 0x13 0x14>;
		larb0 = <0x08 0x07 0x07 0x07 0x07 0x08 0x08 0x08 0x07 0x07 0x07 0x09 0x08 0x07 0x07>;
		larb1 = <0x08 0x07 0x07 0x07 0x07 0x08 0x08 0x08 0x07 0x07 0x07 0x09 0x08 0x07 0x07>;
		larb2 = <0x07 0x07 0x08 0x08 0x08 0x08>;
		larb3 = <0x07 0x07 0x08 0x08 0x08 0x08>;
		larb4 = <0x06 0x07 0x08 0x07 0x07 0x07 0x07 0x07 0x07 0x06 0x07>;
		larb5 = <0x07 0x07 0x06 0x07 0x07 0x08 0x07 0x07>;
		larb7 = <0x07 0x08 0x08 0x08 0x07 0x07 0x07 0x07 0x07 0x07 0x08 0x08 0x07 0x08 0x08 0x07 0x07 0x07 0x07 0x07 0x08 0x07 0x08 0x08 0x07 0x08 0x08>;
		larb8 = <0x07 0x08 0x08 0x08 0x07 0x07 0x07 0x07 0x07 0x07 0x08 0x08 0x07 0x08 0x08 0x07 0x07 0x07 0x07 0x07 0x08 0x07 0x08 0x08 0x07 0x08 0x08>;
		larb9 = <0x07 0x07 0x07 0x07 0x07 0x07 0x08 0x08 0x08 0x08 0x07 0x07 0x08 0x09 0x08 0x06 0x06 0x07 0x07 0x07 0x07 0x07 0x07 0x07 0x08 0x08 0x08 0x08 0x07>;
		larb11 = <0x07 0x07 0x07 0x07 0x07 0x07 0x08 0x08 0x08 0x08 0x07 0x07 0x08 0x09 0x08 0x06 0x06 0x07 0x07 0x07 0x07 0x07 0x07 0x07 0x08 0x08 0x08 0x08 0x07>;
		larb13 = <0x07 0x08 0x08 0x08 0x08 0x08 0x08 0x08 0x08 0x07 0x08 0x07>;
		larb14 = <0x07 0x08 0x08 0x08 0x07 0x08>;
		larb16 = <0x08 0x08 0x07 0x07 0x08 0x07 0x07 0x07 0x08 0x08 0x08 0x08 0x08 0x08 0x08 0x08 0x07>;
		larb17 = <0x08 0x08 0x07 0x07 0x08 0x07 0x07 0x07 0x08 0x08 0x08 0x08 0x08 0x08 0x08 0x08 0x07>;
		larb18 = <0x08 0x08 0x07 0x07 0x08 0x07 0x07 0x07 0x08 0x08 0x08 0x08 0x08 0x08 0x08 0x08 0x07>;
		larb19 = <0x07 0x08 0x07 0x08>;
		larb20 = <0x07 0x07 0x08 0x08 0x06 0x07>;
		vcore-supply = <0x4b>;
		cam_larb = <0x0d 0x0e 0x10 0x11 0x12 0x17 0x18>;
		max_ostd_larb = <0x00 0x01>;
		max_ostd = <0x28>;
		comm_freq = "disp_freq\0mdp_freq";
		disp_step0 = <0x222 0x01 0x00 0x0a>;
		disp_step1 = <0x1a0 0x01 0x00 0x0b>;
		disp_step2 = <0x138 0x01 0x00 0x0c>;
		disp_step3 = <0xf9 0x01 0x00 0x0d>;
		mdp_step0 = <0x252 0x01 0x01 0x0e>;
		mdp_step1 = <0x1a0 0x01 0x01 0x0b>;
		mdp_step2 = <0x138 0x01 0x01 0x0c>;
		mdp_step3 = <0x111 0x01 0x01 0x0f>;
		cam_step0 = <0x270 0x01 0x02 0x10>;
		cam_step1 = <0x1f3 0x01 0x02 0x11>;
		cam_step2 = <0x188 0x01 0x02 0x12>;
		cam_step3 = <0x138 0x01 0x02 0x0c>;
		img_step0 = <0x270 0x01 0x03 0x10>;
		img_step1 = <0x1a0 0x01 0x03 0x0b>;
		img_step2 = <0x157 0x01 0x03 0x13>;
		img_step3 = <0x111 0x01 0x03 0x0f>;
		img2_step0 = <0x270 0x01 0x04 0x10>;
		img2_step1 = <0x1a0 0x01 0x04 0x0b>;
		img2_step2 = <0x157 0x01 0x04 0x13>;
		img2_step3 = <0x111 0x01 0x04 0x0f>;
		venc_step0 = <0x270 0x01 0x05 0x10>;
		venc_step1 = <0x1a0 0x01 0x05 0x0b>;
		venc_step2 = <0x138 0x01 0x05 0x0c>;
		venc_step3 = <0x111 0x01 0x05 0x0f>;
		vdec_step0 = <0x222 0x01 0x06 0x0a>;
		vdec_step1 = <0x1a0 0x01 0x06 0x0b>;
		vdec_step2 = <0x138 0x01 0x06 0x0c>;
		vdec_step3 = <0xf9 0x01 0x06 0x0d>;
		dpe_step0 = <0x222 0x01 0x07 0x0a>;
		dpe_step1 = <0x1ca 0x01 0x07 0x14>;
		dpe_step2 = <0x16c 0x01 0x07 0x15>;
		dpe_step3 = <0x138 0x01 0x07 0x0c>;
		ipe_step0 = <0x222 0x01 0x08 0x0a>;
		ipe_step1 = <0x1a0 0x01 0x08 0x0b>;
		ipe_step2 = <0x138 0x01 0x08 0x0c>;
		ipe_step3 = <0x111 0x01 0x08 0x0f>;
		ccu_step0 = <0x1f3 0x01 0x09 0x11>;
		ccu_step1 = <0x188 0x01 0x09 0x12>;
		ccu_step2 = <0x16c 0x01 0x09 0x15>;
		ccu_step3 = <0x138 0x01 0x09 0x0c>;
		fmeter_mux_ids = <0x05 0x06 0x0b 0x07 0x08 0x38 0x39 0x0a 0x09>;
		vopp_steps = <0x01 0x02 0x03 0x04>;
		disp_freq = "disp_step0\0disp_step1\0disp_step2\0disp_step3";
		mdp_freq = "mdp_step0\0mdp_step1\0mdp_step2\0mdp_step3";
		cam_freq = "cam_step0\0cam_step1\0cam_step2\0cam_step3";
		img_freq = "img_step0\0img_step1\0img_step2\0img_step3";
		img2_freq = "img2_step0\0img2_step1\0img2_step2\0img2_step3";
		venc_freq = "venc_step0\0venc_step1\0venc_step2\0venc_step3";
		vdec_freq = "vdec_step0\0vdec_step1\0vdec_step2\0vdec_step3";
		dpe_freq = "dpe_step0\0dpe_step1\0dpe_step2\0dpe_step3";
		ipe_freq = "ipe_step0\0ipe_step1\0ipe_step2\0ipe_step3";
		ccu_freq = "ccu_step0\0ccu_step1\0ccu_step2\0ccu_step3";
		clocks = <0x3a 0x05 0x3a 0x06 0x3a 0x0b 0x3a 0x07 0x3a 0x08 0x3a 0x38 0x3a 0x39 0x3a 0x0a 0x3a 0x09 0x3a 0x0c 0x3a 0x4c 0x3a 0x6a 0x3a 0x62 0x3a 0x66 0x3a 0x7e 0x3a 0x4d 0x3a 0x61 0x3a 0x65 0x3a 0x7b 0x3a 0x74 0x3a 0x79 0x3a 0x55 0x3a 0x25>;
		clock-names = "TOP_MUX_DISP\0TOP_MUX_MDP\0TOP_MUX_CAM\0TOP_MUX_IMG1\0TOP_MUX_IMG2\0TOP_MUX_VENC\0TOP_MUX_VDEC\0TOP_MUX_DPE\0TOP_MUX_IPE\0TOP_MUX_CCU\0TOP_MAINPLL_D4\0TOP_UNIVPLL_D6\0TOP_UNIVPLL_D4_D2\0TOP_UNIVPLL_D5_D2\0TOP_TVDPLL_CK\0TOP_MAINPLL_D4_D2\0TOP_UNIVPLL_D4\0TOP_UNIVPLL_D5\0TOP_MMPLL_D7\0TOP_MMPLL_D4_D2\0TOP_MMPLL_D6\0TOP_MAINPLL_D6\0TOP_MUX_DP";
	};

	disp_dsc_wrap@14124000 {
		compatible = "mediatek,disp_dsc_wrap\0mediatek,mt6885-disp-dsc";
		reg = <0x00 0x14124000 0x00 0x1000>;
		interrupts = <0x00 0x119 0x04>;
		clocks = <0x61 0x2b>;
		phandle = <0x18d>;
	};

	dp_intf@14125000 {
		compatible = "mediatek,dp_intf\0mediatek,mt6885-dp-intf";
		reg = <0x00 0x14125000 0x00 0x1000>;
		interrupts = <0x00 0x11a 0x04>;
		clocks = <0x61 0x2c 0x61 0x35 0x3a 0x25 0x3a 0x7f 0x3a 0x80 0x3a 0x81 0x3a 0x82 0x3a 0x7e>;
		clock-names = "hf_fmm_ck\0hf_fdp_ck\0MUX_DP\0TVDPLL_D2\0TVDPLL_D4\0TVDPLL_D8\0TVDPLL_D16\0DPI_CK";
		phys = <0xa5>;
		phy-names = "dp_tx";
		phandle = <0x18e>;
	};

	inlinerot@14126000 {
		compatible = "mediatek,inlinerot";
		reg = <0x00 0x14126000 0x00 0x1000>;
	};

	dp_tx@14800000 {
		compatible = "mediatek,dp_tx\0mediatek,mt6885-dp_tx";
		reg = <0x00 0x14800000 0x00 0x8000>;
		clocks = <0x55 0x1b>;
		clock-names = "dp_tx_faxi";
		interrupts = <0x00 0x1ae 0x04>;
		phandle = <0xa5>;
	};

	mipi_tx_config@11e50000 {
		compatible = "mediatek,mipi_tx_config0\0mediatek,mt6885-mipi-tx";
		reg = <0x00 0x11e50000 0x00 0x1000>;
		clocks = <0x3b>;
		#clock-cells = <0x00>;
		#phy-cells = <0x00>;
		clock-output-names = "mipi_tx0_pll";
		phandle = <0xa2>;
	};

	mipi_tx_config@11e60000 {
		status = "disabled";
		compatible = "mediatek,mipi_tx_config1\0mediatek,mt6885-mipi-tx";
		reg = <0x00 0x11e60000 0x00 0x1000>;
		clocks = <0x3b>;
		#clock-cells = <0x00>;
		#phy-cells = <0x00>;
		clock-output-names = "mipi_tx1_pll";
		phandle = <0xa4>;
	};

	seninf1@1a004000 {
		compatible = "mediatek,seninf1";
		reg = <0x00 0x1a004000 0x00 0x1000>;
	};

	seninf2@1a005000 {
		compatible = "mediatek,seninf2";
		reg = <0x00 0x1a005000 0x00 0x1000>;
	};

	seninf3@1a006000 {
		compatible = "mediatek,seninf3";
		reg = <0x00 0x1a006000 0x00 0x1000>;
	};

	seninf4@1a007000 {
		compatible = "mediatek,seninf4";
		reg = <0x00 0x1a007000 0x00 0x1000>;
	};

	seninf5@1a008000 {
		compatible = "mediatek,seninf5";
		reg = <0x00 0x1a008000 0x00 0x1000>;
	};

	seninf6@1a009000 {
		compatible = "mediatek,seninf6";
		reg = <0x00 0x1a009000 0x00 0x1000>;
	};

	seninf7@1a00a000 {
		compatible = "mediatek,seninf7";
		reg = <0x00 0x1a00a000 0x00 0x1000>;
	};

	seninf8@1a00b000 {
		compatible = "mediatek,seninf8";
		reg = <0x00 0x1a00b000 0x00 0x1000>;
	};

	seninf_top@1a004000 {
		compatible = "mediatek,seninf_top";
		reg = <0x00 0x1a004000 0x00 0x1000>;
		clocks = <0x55 0x13 0x55 0x17 0xa6 0x08 0x3a 0x2b 0x3a 0x2c 0x3a 0x2d 0x3a 0x2e 0x3a 0x17 0x3a 0x18 0x3a 0x19 0x3a 0x1a 0x3a 0x3e 0x3a 0x3f 0x3b 0x3a 0x99 0x3a 0x6d 0x3a 0x98 0x3a 0x95 0x3a 0x9a 0x3a 0x9b>;
		clock-names = "SCP_SYS_MDP\0SCP_SYS_CAM\0CAMSYS_SENINF_CGPDN\0TOP_MUX_SENINF\0TOP_MUX_SENINF1\0TOP_MUX_SENINF2\0TOP_MUX_SENINF3\0TOP_MUX_CAMTG\0TOP_MUX_CAMTG2\0TOP_MUX_CAMTG3\0TOP_MUX_CAMTG4\0TOP_MUX_CAMTG5\0TOP_MUX_CAMTG6\0TOP_CLK26M\0TOP_UNIVP_192M_D8\0TOP_UNIVPLL_D6_D8\0TOP_UNIVP_192M_D4\0TOP_F26M_CK_D2\0TOP_UNIVP_192M_D16\0TOP_UNIVP_192M_D32";
	};

	kd_camera_hw1@1a004000 {
		compatible = "mediatek,imgsensor";
		phandle = <0x18f>;
	};

	camsys@1a000000 {
		compatible = "mediatek,camsys\0syscon";
		reg = <0x00 0x1a000000 0x00 0x10000>;
		#clock-cells = <0x01>;
		clocks = <0x55 0x13 0x55 0x17 0x55 0x18 0x55 0x19 0x55 0x1a 0xa6 0x04 0xa6 0x05 0xa6 0x09 0xa6 0x0a 0xa6 0x0b 0xa6 0x0c 0xa6 0x01 0xa6 0x06 0xa6 0x07 0xa6 0x0d 0xa6 0x08 0xa7 0x01 0xa7 0x02 0xa7 0x03 0xa8 0x01 0xa8 0x02 0xa8 0x03 0xa9 0x01 0xa9 0x02 0xa9 0x03 0x3a 0x0c 0x3a 0x3b>;
		clock-names = "ISP_SCP_SYS_MDP\0ISP_SCP_SYS_CAM\0ISP_SCP_SYS_RAWA\0ISP_SCP_SYS_RAWB\0ISP_SCP_SYS_RAWC\0CAMSYS_CAM_CGPDN\0CAMSYS_CAMTG_CGPDN\0CAMSYS_CAMSV0_CGPDN\0CAMSYS_CAMSV1_CGPDN\0CAMSYS_CAMSV2_CGPDN\0CAMSYS_CAMSV3_CGPDN\0CAMSYS_LARB13_CGPDN\0CAMSYS_LARB14_CGPDN\0CAMSYS_LARB15_CGPDN\0CAMSYS_CCU0_CGPDN\0CAMSYS_SENINF_CGPDN\0CAMSYS_RAWALARB16_CGPDN\0CAMSYS_RAWACAM_CGPDN\0CAMSYS_RAWATG_CGPDN\0CAMSYS_RAWBLARB17_CGPDN\0CAMSYS_RAWBCAM_CGPDN\0CAMSYS_RAWBTG_CGPDN\0CAMSYS_RAWCLARB18_CGPDN\0CAMSYS_RAWCCAM_CGPDN\0CAMSYS_RAWCTG_CGPDN\0TOPCKGEN_TOP_MUX_CCU\0TOPCKGEN_TOP_MUX_CAMTM";
		phandle = <0xa6>;
	};

	smi_larb13@1a001000 {
		compatible = "mediatek,smi_larb13\0mediatek,smi_larb";
		reg = <0x00 0x1a001000 0x00 0x1000>;
		mediatek,larb-id = <0x0d>;
		interrupts = <0x00 0x13c 0x04>;
		clocks = <0x55 0x17 0xa6 0x01>;
		clock-names = "scp-cam\0cam-larb13";
		mediatek,smi-id = <0x0d>;
		phandle = <0x67>;
	};

	smi_larb14@1a002000 {
		compatible = "mediatek,smi_larb14\0mediatek,smi_larb";
		reg = <0x00 0x1a002000 0x00 0x1000>;
		mediatek,larb-id = <0x0e>;
		interrupts = <0x00 0x14b 0x04>;
		clocks = <0x55 0x17 0xa6 0x06>;
		clock-names = "scp-cam\0cam-larb14";
		mediatek,smi-id = <0x0e>;
		phandle = <0x5d>;
	};

	smi_larb15@1a003000 {
		compatible = "mediatek,smi_larb15\0mediatek,smi_larb";
		reg = <0x00 0x1a003000 0x00 0x1000>;
		mediatek,larb-id = <0x0f>;
		clocks = <0x55 0x17 0xa6 0x07>;
		clock-names = "scp-cam\0cam-larb15";
		mediatek,smi-id = <0x0f>;
		phandle = <0x190>;
	};

	cam_smi_subcom@1a00c000 {
		compatible = "mediatek,cam_smi_subcom\0mediatek,smi_common";
		reg = <0x00 0x1a00c000 0x00 0x1000>;
		clocks = <0x55 0x17>;
		clock-names = "scp-cam";
		mediatek,smi-id = <0x1d>;
	};

	cam_smi_subcom1@1a00d000 {
		compatible = "mediatek,cam_smi_subcom1\0mediatek,smi_common";
		reg = <0x00 0x1a00d000 0x00 0x1000>;
		clocks = <0x55 0x17>;
		clock-names = "scp-cam";
		mediatek,smi-id = <0x1e>;
	};

	cam_smi_subcom2@1a00e000 {
		compatible = "mediatek,cam_smi_subcom2\0mediatek,smi_common";
		reg = <0x00 0x1a00e000 0x00 0x1000>;
		clocks = <0x55 0x17>;
		clock-names = "scp-cam";
		mediatek,smi-id = <0x1f>;
	};

	smi_larb16@1a00f000 {
		compatible = "mediatek,smi_larb16\0mediatek,smi_larb";
		reg = <0x00 0x1a00f000 0x00 0x1000>;
		mediatek,larb-id = <0x10>;
		interrupts = <0x00 0x151 0x04>;
		clocks = <0x55 0x18 0xa7 0x01>;
		clock-names = "scp-cam-rawa\0cam-rawa-larb";
		mediatek,smi-id = <0x10>;
		phandle = <0x68>;
	};

	smi_larb17@1a010000 {
		compatible = "mediatek,smi_larb17\0mediatek,smi_larb";
		reg = <0x00 0x1a010000 0x00 0x1000>;
		mediatek,larb-id = <0x11>;
		interrupts = <0x00 0x152 0x04>;
		clocks = <0x55 0x19 0xa8 0x01>;
		clock-names = "scp-cam-rawb\0cam-rawb-larb";
		mediatek,smi-id = <0x11>;
		phandle = <0x5e>;
	};

	smi_larb18@1a011000 {
		compatible = "mediatek,smi_larb18\0mediatek,smi_larb";
		reg = <0x00 0x1a011000 0x00 0x1000>;
		mediatek,larb-id = <0x12>;
		interrupts = <0x00 0x153 0x04>;
		clocks = <0x55 0x1a 0xa9 0x01>;
		clock-names = "scp-cam-rawc\0cam-rawc-larb";
		mediatek,smi-id = <0x12>;
		phandle = <0x69>;
	};

	camsys_rawa@1a04f000 {
		compatible = "mediatek,camsys_rawa\0syscon";
		reg = <0x00 0x1a04f000 0x00 0x1000>;
		#clock-cells = <0x01>;
		phandle = <0xa7>;
	};

	camsys_rawb@1a06f000 {
		compatible = "mediatek,camsys_rawb\0syscon";
		reg = <0x00 0x1a06f000 0x00 0x1000>;
		#clock-cells = <0x01>;
		phandle = <0xa8>;
	};

	camsys_rawc@1a08f000 {
		compatible = "mediatek,camsys_rawc\0syscon";
		reg = <0x00 0x1a08f000 0x00 0x1000>;
		#clock-cells = <0x01>;
		phandle = <0xa9>;
	};

	cam1_inner@1a038000 {
		compatible = "mediatek,cam1_inner";
		reg = <0x00 0x1a038000 0x00 0x8000>;
	};

	cam2_inner@1a058000 {
		compatible = "mediatek,cam2_inner";
		reg = <0x00 0x1a058000 0x00 0x8000>;
	};

	cam3_inner@1a078000 {
		compatible = "mediatek,cam3_inner";
		reg = <0x00 0x1a078000 0x00 0x8000>;
	};

	cam1@1a030000 {
		compatible = "mediatek,cam1";
		reg = <0x00 0x1a030000 0x00 0x8000>;
		interrupts = <0x00 0x13e 0x04>;
		phandle = <0x191>;
	};

	cam2@1a050000 {
		compatible = "mediatek,cam2";
		reg = <0x00 0x1a050000 0x00 0x8000>;
		interrupts = <0x00 0x13f 0x04>;
		phandle = <0x192>;
	};

	cam3@1a070000 {
		compatible = "mediatek,cam3";
		reg = <0x00 0x1a070000 0x00 0x8000>;
		interrupts = <0x00 0x140 0x04>;
		phandle = <0x193>;
	};

	camsv1@1a090000 {
		compatible = "mediatek,camsv1";
		reg = <0x00 0x1a090000 0x00 0x1000>;
		interrupts = <0x00 0x143 0x04>;
	};

	camsv2@1a091000 {
		compatible = "mediatek,camsv2";
		reg = <0x00 0x1a091000 0x00 0x1000>;
		interrupts = <0x00 0x144 0x04>;
	};

	camsv3@1a092000 {
		compatible = "mediatek,camsv3";
		reg = <0x00 0x1a092000 0x00 0x1000>;
		interrupts = <0x00 0x145 0x04>;
	};

	camsv4@1a093000 {
		compatible = "mediatek,camsv4";
		reg = <0x00 0x1a093000 0x00 0x1000>;
		interrupts = <0x00 0x146 0x04>;
	};

	camsv5@1a094000 {
		compatible = "mediatek,camsv5";
		reg = <0x00 0x1a094000 0x00 0x1000>;
		interrupts = <0x00 0x147 0x04>;
	};

	camsv6@1a095000 {
		compatible = "mediatek,camsv6";
		reg = <0x00 0x1a095000 0x00 0x1000>;
		interrupts = <0x00 0x148 0x04>;
	};

	camsv7@1a096000 {
		compatible = "mediatek,camsv7";
		reg = <0x00 0x1a096000 0x00 0x1000>;
		interrupts = <0x00 0x14c 0x04>;
	};

	camsv8@1a097000 {
		compatible = "mediatek,camsv8";
		reg = <0x00 0x1a097000 0x00 0x1000>;
		interrupts = <0x00 0x14d 0x04>;
	};

	imgsys_config@15020000 {
		compatible = "mediatek,imgsys\0syscon";
		reg = <0x00 0x15020000 0x00 0x1000>;
		#clock-cells = <0x01>;
		clocks = <0xaa 0x01 0xaa 0x03 0xab 0x01 0xab 0x03 0xaa 0x06 0xaa 0x04>;
		clock-names = "DIP_CG_IMG_LARB9\0DIP_CG_IMG_DIP\0DIP_CG_IMG_LARB11\0DIP_CG_IMG_DIP2\0DIP_CG_IMG_DIP_MSS\0DIP_CG_IMG_MFB_DIP";
		phandle = <0xaa>;
	};

	dip_a0@15021000 {
		compatible = "mediatek,dip1";
		reg = <0x00 0x15021000 0x00 0xc000>;
		interrupts = <0x00 0x158 0x04>;
	};

	dip_a1@15022000 {
		compatible = "mediatek,dip_a1";
		reg = <0x00 0x15022000 0x00 0x1000>;
	};

	dip_a2@15023000 {
		compatible = "mediatek,dip_a2";
		reg = <0x00 0x15023000 0x00 0x1000>;
	};

	dip_a3@15024000 {
		compatible = "mediatek,dip_a3";
		reg = <0x00 0x15024000 0x00 0x1000>;
	};

	dip_a4@15025000 {
		compatible = "mediatek,dip_a4";
		reg = <0x00 0x15025000 0x00 0x1000>;
	};

	dip_a5@15026000 {
		compatible = "mediatek,dip_a5";
		reg = <0x00 0x15026000 0x00 0x1000>;
	};

	dip_a6@15027000 {
		compatible = "mediatek,dip_a6";
		reg = <0x00 0x15027000 0x00 0x1000>;
	};

	dip_a7@15028000 {
		compatible = "mediatek,dip_a7";
		reg = <0x00 0x15028000 0x00 0x1000>;
	};

	dip_a8@15029000 {
		compatible = "mediatek,dip_a8";
		reg = <0x00 0x15029000 0x00 0x1000>;
	};

	dip_a9@1502a000 {
		compatible = "mediatek,dip_a9";
		reg = <0x00 0x1502a000 0x00 0x1000>;
	};

	dip_a10@1502b000 {
		compatible = "mediatek,dip_a10";
		reg = <0x00 0x1502b000 0x00 0x1000>;
	};

	dip_a11@1502c000 {
		compatible = "mediatek,dip_a11";
		reg = <0x00 0x1502c000 0x00 0x1000>;
	};

	camera_af_hw_node {
		compatible = "mediatek,camera_af_lens";
		phandle = <0x194>;
	};

	flashlight_core {
		compatible = "mediatek,flashlight_core";
		phandle = <0x195>;
	};

	flashlights_mt6360 {
		compatible = "mediatek,flashlights_mt6360";
		decouple = <0x01>;
		phandle = <0x196>;

		channel@1 {
			type = <0x00>;
			ct = <0x00>;
			part = <0x00>;
		};

		channel@2 {
			type = <0x00>;
			ct = <0x01>;
			part = <0x00>;
		};
	};

	smi_larb9@1502e000 {
		compatible = "mediatek,smi_larb9\0mediatek,smi_larb";
		reg = <0x00 0x1502e000 0x00 0x1000>;
		mediatek,larb-id = <0x09>;
		interrupts = <0x00 0x157 0x04>;
		clocks = <0x55 0x0c 0xaa 0x01>;
		clock-names = "scp-isp\0img1-larb9";
		mediatek,smi-id = <0x09>;
		phandle = <0x66>;
	};

	smi_larb10@1502f000 {
		compatible = "mediatek,smi_larb10\0mediatek,smi_larb";
		reg = <0x00 0x1502f000 0x00 0x1000>;
		mediatek,larb-id = <0x0a>;
		clocks = <0x55 0x0c>;
		clock-names = "scp-isp";
		mediatek,smi-id = <0x0a>;
	};

	mssdl@15012000 {
		compatible = "mediatek,mssdl";
		reg = <0x00 0x15012000 0x00 0x1000>;
		interrupts = <0x00 0x15d 0x04>;
	};

	wpe_a@15011000 {
		compatible = "mediatek,wpe_a";
		reg = <0x00 0x15011000 0x00 0x1000>;
		interrupts = <0x00 0x15b 0x04>;
		clocks = <0xaa 0x01 0xaa 0x05>;
		clock-names = "WPE_CLK_IMG_LARB9\0WPE_CLK_IMG_WPE_A";
	};

	wpe_b@15811000 {
		compatible = "mediatek,wpe_b";
		reg = <0x00 0x15811000 0x00 0x1000>;
		interrupts = <0x00 0x161 0x04>;
		clocks = <0xab 0x01 0xab 0x05>;
		clock-names = "WPE_CLK_IMG_LARB11\0WPE_CLK_IMG_WPE_B";
	};

	msfdl@15010000 {
		compatible = "mediatek,msfdl";
		reg = <0x00 0x15010000 0x00 0x1000>;
		interrupts = <0x00 0x15a 0x04>;
	};

	mss@15012000 {
		compatible = "mediatek,mss";
		reg = <0x00 0x15012000 0x00 0x1000>;
		interrupts = <0x00 0x15d 0x04>;
		mboxes = <0x75 0x13 0x00 0x01>;
		mss_frame_done = [00 38];
		mss_token = [02 99];
	};

	msf@15010000 {
		compatible = "mediatek,msf";
		reg = <0x00 0x15010000 0x00 0x1000>;
		interrupts = <0x00 0x15a 0x04>;
		mboxes = <0x75 0x14 0x00 0x01>;
		msf_frame_done = [00 36];
		msf_token = [02 9a];
		clocks = <0xaa 0x01 0xaa 0x06 0xaa 0x04>;
		clock-names = "MFB_CG_IMG1_LARB9\0MFB_CG_IMG1_MSS\0MFB_CG_IMG1_MFB";
	};

	imgsys_mfb@15020000 {
		compatible = "mediatek,imgsys_mfb";
		reg = <0x00 0x15020000 0x00 0x1000>;
	};

	imgsys2_config@15820000 {
		compatible = "mediatek,imgsys2\0syscon";
		reg = <0x00 0x15820000 0x00 0x1000>;
		#clock-cells = <0x01>;
		phandle = <0xab>;
	};

	dip_b0@15821000 {
		compatible = "mediatek,dip2";
		reg = <0x00 0x15821000 0x00 0xc000>;
		interrupts = <0x00 0x15f 0x04>;
	};

	dip_b1@15822000 {
		compatible = "mediatek,dip_b1";
		reg = <0x00 0x15822000 0x00 0x1000>;
	};

	dip_b2@15823000 {
		compatible = "mediatek,dip_b2";
		reg = <0x00 0x15823000 0x00 0x1000>;
	};

	dip_b3@15824000 {
		compatible = "mediatek,dip_b3";
		reg = <0x00 0x15824000 0x00 0x1000>;
	};

	dip_b4@15825000 {
		compatible = "mediatek,dip_b4";
		reg = <0x00 0x15825000 0x00 0x1000>;
	};

	dip_b5@15826000 {
		compatible = "mediatek,dip_b5";
		reg = <0x00 0x15826000 0x00 0x1000>;
	};

	dip_b6@15827000 {
		compatible = "mediatek,dip_b6";
		reg = <0x00 0x15827000 0x00 0x1000>;
	};

	dip_b7@15828000 {
		compatible = "mediatek,dip_b7";
		reg = <0x00 0x15828000 0x00 0x1000>;
	};

	dip_b8@15829000 {
		compatible = "mediatek,dip_b8";
		reg = <0x00 0x15829000 0x00 0x1000>;
	};

	dip_b9@1582a000 {
		compatible = "mediatek,dip_b9";
		reg = <0x00 0x1582a000 0x00 0x1000>;
	};

	dip_b10@1582b000 {
		compatible = "mediatek,dip_b10";
		reg = <0x00 0x1582b000 0x00 0x1000>;
	};

	dip_b11@1582c000 {
		compatible = "mediatek,dip_b11";
		reg = <0x00 0x1582c000 0x00 0x1000>;
	};

	smi_larb11@1582e000 {
		compatible = "mediatek,smi_larb11\0mediatek,smi_larb";
		reg = <0x00 0x1582e000 0x00 0x1000>;
		mediatek,larb-id = <0x0b>;
		interrupts = <0x00 0x15e 0x04>;
		clocks = <0x55 0x0d 0xab 0x01>;
		clock-names = "scp-isp2\0img2-larb11";
		mediatek,smi-id = <0x0b>;
		phandle = <0x5c>;
	};

	smi_larb12@1582f000 {
		compatible = "mediatek,smi_larb12\0mediatek,smi_larb";
		reg = <0x00 0x1582f000 0x00 0x1000>;
		mediatek,larb-id = <0x0c>;
		interrupts = <0x00 0x160 0x04>;
		clocks = <0x55 0x0d>;
		clock-names = "scp-isp2";
		mediatek,smi-id = <0x0c>;
	};

	mfb@15810000 {
		compatible = "mediatek,mfb";
		reg = <0x00 0x15810000 0x00 0x1000>;
	};

	mfb@15812000 {
		compatible = "mediatek,mfb";
		reg = <0x00 0x15812000 0x00 0x1000>;
	};

	venc_gcon@17000000 {
		compatible = "mediatek,venc_gcon\0syscon";
		reg = <0x00 0x17000000 0x00 0x10000>;
		#clock-cells = <0x01>;
		phandle = <0xad>;
	};

	venc@17000000 {
		compatible = "mediatek,mt6885-vcodec-enc";
		reg = <0x00 0x17020000 0x00 0x2000 0x00 0x17820000 0x00 0x2000>;
		iommus = <0xa0 0xe4>;
		mediatek,larb = <0x5b>;
		interrupts = <0x00 0x134 0x04>;
		mediatek,vcu = <0xac>;
		clocks = <0xad 0x02 0xae 0x02>;
		clock-names = "MT_CG_VENC0\0MT_CG_VENC1";
	};

	smi_larb7@17010000 {
		compatible = "mediatek,smi_larb7\0mediatek,smi_larb";
		reg = <0x00 0x17010000 0x00 0x1000>;
		mediatek,larb-id = <0x07>;
		interrupts = <0x00 0x133 0x04>;
		clocks = <0x55 0x11 0xad 0x02>;
		clock-names = "scp-venc\0venc-set1";
		mediatek,smi-id = <0x07>;
		phandle = <0x5b>;
	};

	jpgenc@17030000 {
		compatible = "mediatek,jpgenc";
		reg = <0x00 0x17030000 0x00 0x10000>;
		mediatek,larb = <0x5b>;
		iommus = <0xa0 0xe7>;
		interrupts = <0x00 0x135 0x04>;
		clocks = <0xad 0x03>;
		clock-names = "jpgenc";
		cshot-spec = <0x170>;
		port-id = <0xe7 0xe8 0xe9 0xea>;
	};

	jpgdec@17040000 {
		compatible = "mediatek,jpgdec";
		reg = <0x00 0x17040000 0x00 0x10000 0x00 0x17050000 0x00 0x10000 0x00 0x17840000 0x00 0x10000>;
		interrupts = <0x00 0x136 0x04 0x00 0x137 0x04 0x00 0x13b 0x04>;
		clocks = <0xad 0x04 0xad 0x05 0xae 0x04>;
		clock-names = "MT_CG_VENC_JPGDEC\0MT_CG_VENC_JPGDEC_C1\0MT_CG_VENC_C1_JPGDEC";
	};

	mbist@17060000 {
		compatible = "mediatek,mbist";
		reg = <0x00 0x17060000 0x00 0x10000>;
	};

	venc_c1_gcon@17800000 {
		compatible = "mediatek,venc_c1_gcon\0syscon";
		reg = <0x00 0x17800000 0x00 0x10000>;
		#clock-cells = <0x01>;
		phandle = <0xae>;
	};

	smi_larb8@17810000 {
		compatible = "mediatek,smi_larb8\0mediatek,smi_larb";
		reg = <0x00 0x17810000 0x00 0x10000>;
		mediatek,larb-id = <0x08>;
		interrupts = <0x00 0x138 0x04>;
		clocks = <0x55 0x12 0xae 0x02>;
		clock-names = "scp-venc-c1\0venc-c1-set1";
		mediatek,smi-id = <0x08>;
		phandle = <0x65>;
	};

	dvs@1b100000 {
		compatible = "mediatek,dvs";
		reg = <0x00 0x1b100000 0x00 0x1000>;
		interrupts = <0x00 0x168 0x04>;
		mboxes = <0x75 0x10 0x00 0x01>;
		EVENT_IPE_DVS_DONE = <0x84>;
		iommus = <0xa0 0x260>;
		clocks = <0x3a 0x0a 0xaf 0x07>;
		clock-names = "DPE_TOP_MUX\0DPE_CLK_IPE_DPE";
	};

	dvp@1b100800 {
		compatible = "mediatek,dvp";
		reg = <0x00 0x1b100000 0x00 0x1000>;
		interrupts = <0x00 0x169 0x04>;
		EVENT_IPE_DVP_DONE = <0x85>;
		iommus = <0xa0 0x260>;
		clocks = <0x3a 0x0a 0xaf 0x07>;
		clock-names = "DPE_TOP_MUX\0DPE_CLK_IPE_DPE";
	};

	venc@17820000 {
		compatible = "mediatek,venc";
		reg = <0x00 0x17820000 0x00 0x10000>;
		interrupts = <0x00 0x139 0x04>;
	};

	jpgenc@17830000 {
		compatible = "mediatek,jpgenc";
		reg = <0x00 0x17830000 0x00 0x10000>;
		mediatek,larb = <0x65>;
		iommus = <0xa0 0x107>;
		interrupts = <0x00 0x13a 0x04>;
		clocks = <0xae 0x03>;
		clock-names = "jpgenc";
		cshot-spec = <0x170>;
		port-id = <0x107 0x108 0x109 0x10a>;
	};

	mbist@17860000 {
		compatible = "mediatek,mbist";
		reg = <0x00 0x17860000 0x00 0x10000>;
	};

	vcu@16000000 {
		compatible = "mediatek-vcu";
		mediatek,vcuid = <0x00>;
		mediatek,vcuname = "vcu";
		reg = <0x00 0x16000000 0x00 0x40000 0x00 0x17020000 0x00 0x10000 0x00 0x17820000 0x00 0x10000>;
		iommus = <0xa0 0x80>;
		mediatek,mailbox-gce = <0x70>;
		mediatek,dec_gce_th_num = <0x01>;
		mediatek,enc_gce_th_num = <0x02>;
		mboxes = <0x70 0x10 0x00 0x01 0x70 0x11 0x00 0x01 0x70 0x12 0x00 0x01 0x76 0x0c 0x00 0x01>;
		gce-event-names = "venc_eof\0venc_eof_c1\0venc_wp_2nd_done\0venc_wp_3nd_done\0vdec_pic_start\0vdec_decode_done\0vdec_pause\0vdec_dec_error\0vdec_mc_busy_overflow_timeout\0vdec_all_dram_req_done\0vdec_ini_fetch_rdy\0vdec_process_flag\0vdec_search_start_code_done\0vdec_ref_reorder_done\0vdec_wp_tble_done\0vdec_count_sram_clr_done\0vdec_gce_cnt_op_threshold\0vdec_lat_pic_start\0vdec_lat_decode_done\0vdec_lat_pause\0vdec_lat_dec_error\0vdec_lat_mc_busy_overflow_timeout\0vdec_lat_all_dram_req_done\0vdec_lat_ini_fetch_rdy\0vdec_lat_process_flag\0vdec_lat_search_start_code_done\0vdec_lat_ref_reorder_done\0vdec_lat_wp_tble_done\0vdec_lat_count_sram_clr_done\0vdec_lat_gce_cnt_op_threshold";
		gce-events = <0x70 0x1a1 0x70 0x181 0x70 0x1aa 0x70 0x1ab 0x70 0x1c0 0x70 0x1c1 0x70 0x1c2 0x70 0x1c3 0x70 0x1c4 0x70 0x1c5 0x70 0x1c6 0x70 0x1c7 0x70 0x1c8 0x70 0x1c9 0x70 0x1ca 0x70 0x1cb 0x70 0x1cf 0x70 0x100 0x70 0x101 0x70 0x102 0x70 0x103 0x70 0x104 0x70 0x105 0x70 0x106 0x70 0x107 0x70 0x108 0x70 0x109 0x70 0x10a 0x70 0x10b 0x70 0x10f>;
		gce-gpr = <0x0a 0x0b>;
		phandle = <0xac>;
	};

	vdec@16000000 {
		compatible = "mediatek,mt6885-vcodec-dec";
		reg = <0x00 0x1602f000 0x00 0x1000 0x00 0x16000000 0x00 0x1000 0x00 0x16020000 0x00 0x1000 0x00 0x16021000 0x00 0x1000 0x00 0x16023000 0x00 0x1000 0x00 0x16025000 0x00 0x4000 0x00 0x16010000 0x00 0x1000 0x00 0x16011000 0x00 0x400 0x00 0x16004000 0x00 0x1000 0x00 0x1600f000 0x00 0x1000>;
		iommus = <0xa0 0x80>;
		mediatek,larb = <0x64>;
		interrupts = <0x00 0x1a8 0x04 0x00 0x1a9 0x04>;
		mediatek,vcu = <0xac>;
		clocks = <0xb0 0x05 0xb1 0x05 0xb0 0x02>;
		clock-names = "MT_CG_SOC\0MT_CG_VDEC0\0MT_CG_VDEC1";
	};

	vdec_gcon@1602f000 {
		compatible = "mediatek,vdec_gcon\0syscon";
		reg = <0x00 0x1602f000 0x00 0x10000>;
		#clock-cells = <0x01>;
		phandle = <0xb1>;
	};

	smi_larb5@1600d000 {
		compatible = "mediatek,smi_larb5\0mediatek,smi_larb";
		reg = <0x00 0x1600d000 0x00 0x1000>;
		mediatek,larb-id = <0x05>;
		interrupts = <0x00 0x1aa 0x04>;
		clocks = <0x55 0x0f 0xb0 0x01>;
		clock-names = "scp-vdec\0vdec-soc-larb";
		mediatek,smi-id = <0x05>;
		phandle = <0x5a>;
	};

	smi_larb6@1600e000 {
		compatible = "mediatek,smi_larb6\0mediatek,smi_larb";
		reg = <0x00 0x1600e000 0x00 0x1000>;
		mediatek,larb-id = <0x06>;
		clocks = <0x55 0x10>;
		clock-names = "scp-vdec2";
		mediatek,smi-id = <0x06>;
	};

	vdec_soc_gcon@1600f000 {
		compatible = "mediatek,vdec_soc_gcon\0syscon";
		reg = <0x00 0x1600f000 0x00 0x10000>;
		#clock-cells = <0x01>;
		phandle = <0xb0>;
	};

	vdec@16020000 {
		compatible = "mediatek,vdec";
		reg = <0x00 0x16020000 0x00 0xd000>;
		interrupts = <0x00 0x1a8 0x04>;
		phandle = <0x197>;
	};

	smi_larb4@1602e000 {
		compatible = "mediatek,smi_larb4\0mediatek,smi_larb";
		reg = <0x00 0x1602e000 0x00 0x1000>;
		mediatek,larb-id = <0x04>;
		interrupts = <0x00 0x1ac 0x04>;
		clocks = <0x55 0x10 0xb1 0x01>;
		clock-names = "scp-vdec2\0vdec-larb";
		mediatek,smi-id = <0x04>;
		phandle = <0x64>;
	};

	bt@18000000 {
		compatible = "mediatek,bt";
		flavor_bin = "a";
		reg = <0x00 0x18000000 0x00 0x1000 0x00 0x18001000 0x00 0x1000 0x00 0x18050000 0x00 0x1000 0x00 0x18060000 0x00 0x1000 0x00 0x18800000 0x00 0x1000 0x00 0x18812000 0x00 0x1000 0x00 0x10001000 0x00 0x1000>;
		interrupts = <0x00 0x178 0x04 0x00 0x179 0x04>;
		phandle = <0x37>;
	};

	consys@18000000 {
		compatible = "mediatek,mt6893-consys";
		reg = <0x00 0x18000000 0x00 0x1000 0x00 0x18001000 0x00 0x1000 0x00 0x18060000 0x00 0x10000 0x00 0x10001000 0x00 0x1000 0x00 0x10007000 0x00 0x1000 0x00 0x10006000 0x00 0x1000 0x00 0x1020e000 0x00 0x1000 0x00 0x18005000 0x00 0x1000 0x00 0x18003000 0x00 0x1000 0x00 0x18050000 0x00 0x10000 0x00 0x10005000 0x00 0x1000 0x00 0x18004000 0x00 0x1000 0x00 0x18070000 0x00 0x10000 0x00 0x18002000 0x00 0x1000 0x00 0x11ea0000 0x00 0x1000 0x00 0x1800f000 0x00 0x1000>;
		clocks = <0x55 0x01>;
		clock-names = "conn";
		phandle = <0x198>;
	};

	ccu@1a101000 {
		compatible = "mediatek,ccu";
		reg = <0x00 0x1a101000 0x00 0x1000>;
		interrupts = <0x00 0x149 0x04>;
		clocks = <0xa6 0x0d 0x3a 0x0c 0x55 0x17 0x55 0x13>;
		clock-names = "CCU_CLK_CAM_CCU\0CCU_CLK_TOP_MUX\0CAM_PWR\0MDP_PWR";
	};

	wifi@18000000 {
		compatible = "mediatek,wifi";
		reg = <0x00 0x18000000 0x00 0x700000>;
		interrupts = <0x00 0x177 0x04 0x00 0x17a 0x04>;
		memory-region = <0xb2>;
		phandle = <0x199>;
	};

	fm@18000000 {
		compatible = "mediatek,fm";
		family-id = <0x6885>;
		host-id = <0x6893>;
		conn-id = <0x2001>;
		interrupts = <0x00 0x17c 0x04>;
		phandle = <0x19a>;
	};

	gps@18C00000 {
		compatible = "mediatek,mt6885-gps";
		reg = <0x00 0x18000000 0x00 0x100000 0x00 0x18c00000 0x00 0x100000 0x00 0x10003304 0x00 0x04 0x00 0x1001c018 0x00 0x0c>;
		reg-names = "conn_infra_base\0conn_gps_base\0status_dummy_cr\0tia_gps";
		interrupts = <0x00 0x17f 0x04 0x00 0x180 0x04 0x00 0x181 0x04 0x00 0x182 0x04 0x00 0x183 0x04 0x00 0x184 0x04 0x00 0x185 0x04>;
		phandle = <0x19b>;
	};

	ipesys_config@1b000000 {
		compatible = "mediatek,ipesys_config\0syscon";
		reg = <0x00 0x1b000000 0x00 0x1000>;
		#clock-cells = <0x01>;
		phandle = <0xaf>;
	};

	fdvt@1b001000 {
		compatible = "mediatek,fdvt";
		reg = <0x00 0x1b001000 0x00 0x1000>;
		interrupts = <0x00 0x165 0x04>;
		clocks = <0xaf 0x04>;
		clock-names = "FD_CLK_IPE_FD";
		mboxes = <0x75 0x11 0x00 0x01 0x9e 0x0b 0x00 0x01>;
		fdvt_frame_done = <0x81>;
	};

	fe@1b002000 {
		compatible = "mediatek,fe";
		reg = <0x00 0x1b002000 0x00 0x1000>;
		interrupts = <0x00 0x167 0x04>;
	};

	hcp@0 {
		compatible = "mediatek,hcp";
		phandle = <0x19c>;
	};

	rsc@1b003000 {
		compatible = "mediatek,rsc";
		mediatek,larb = <0x60>;
		reg = <0x00 0x1b003000 0x00 0x1000>;
		interrupts = <0x00 0x166 0x04>;
		mboxes = <0x75 0x12 0x00 0x01>;
		gce-event-names = "rsc_eof";
		gce-events = <0x75 0x83>;
		clocks = <0xaf 0x06>;
		clock-names = "RSC_CLK_IPE_RSC";
	};

	ipe_smi_subcom@1b00e000 {
		compatible = "mediatek,ipe_smi_subcom\0mediatek,smi_common";
		reg = <0x00 0x1b00e000 0x00 0x1000>;
		clocks = <0x55 0x0e 0xaf 0x03>;
		clock-names = "scp-ipe\0ipe-subcom";
		mediatek,smi-id = <0x1c>;
	};

	smi_larb20@1b00f000 {
		compatible = "mediatek,smi_larb20\0mediatek,smi_larb";
		reg = <0x00 0x1b00f000 0x00 0x1000>;
		mediatek,larb-id = <0x14>;
		interrupts = <0x00 0x164 0x04>;
		clocks = <0x55 0x0e 0xaf 0x03 0xaf 0x02>;
		clock-names = "scp-ipe\0ipe-subcom\0ipe-larb20";
		mediatek,smi-id = <0x14>;
		phandle = <0x60>;
	};

	depth@1b100000 {
		compatible = "mediatek,depth";
		reg = <0x00 0x1b100000 0x00 0x1000>;
		interrupts = <0x00 0x168 0x04>;
	};

	smi_larb19@1b10f000 {
		compatible = "mediatek,smi_larb19\0mediatek,smi_larb";
		reg = <0x00 0x1b10f000 0x00 0x1000>;
		mediatek,larb-id = <0x13>;
		interrupts = <0x00 0x163 0x04>;
		clocks = <0x55 0x0e 0xaf 0x03 0xaf 0x01>;
		clock-names = "scp-ipe\0ipe-subcom\0ipe-larb19";
		mediatek,smi-id = <0x13>;
		phandle = <0x5f>;
	};

	mcupm@10300000 {
		compatible = "mediatek,mcupm";
		reg = <0x00 0x10301000 0x00 0xb800 0x00 0x1031fce0 0x00 0xa0 0x00 0x10300154 0x00 0x04 0x00 0x10300074 0x00 0x04 0x00 0x10300150 0x00 0x04 0x00 0x10300078 0x00 0x04 0x00 0x1031fd80 0x00 0xa0 0x00 0x10300154 0x00 0x04 0x00 0x10300074 0x00 0x04 0x00 0x10300150 0x00 0x04 0x00 0x10300078 0x00 0x04 0x00 0x1031fe20 0x00 0xa0 0x00 0x10300154 0x00 0x04 0x00 0x10300074 0x00 0x04 0x00 0x10300150 0x00 0x04 0x00 0x10300078 0x00 0x04 0x00 0x1031fec0 0x00 0xa0 0x00 0x10300154 0x00 0x04 0x00 0x10300074 0x00 0x04 0x00 0x10300150 0x00 0x04 0x00 0x10300078 0x00 0x04 0x00 0x1031ff60 0x00 0xa0 0x00 0x10300154 0x00 0x04 0x00 0x10300074 0x00 0x04 0x00 0x10300150 0x00 0x04 0x00 0x10300078 0x00 0x04>;
		reg-names = "mcupm_base\0mbox0_base\0mbox0_set\0mbox0_clr\0mbox0_send\0mbox0_recv\0mbox1_base\0mbox1_set\0mbox1_clr\0mbox1_send\0mbox1_recv\0mbox2_base\0mbox2_set\0mbox2_clr\0mbox2_send\0mbox2_recv\0mbox3_base\0mbox3_set\0mbox3_clr\0mbox3_send\0mbox3_recv\0mbox4_base\0mbox4_set\0mbox4_clr\0mbox4_send\0mbox4_recv";
		interrupts = <0x00 0xb2 0x04 0x00 0xb3 0x04 0x00 0xb4 0x04 0x00 0xb5 0x04 0x00 0xb6 0x04>;
		interrupt-names = "mbox0\0mbox1\0mbox2\0mbox3\0mbox4";
	};

	odm {
		compatible = "simple-bus";
		phandle = <0x19d>;
	};

	memory-ssmr-features {
		compatible = "mediatek,memory-ssmr-features";
		svp-region-based-size = <0x00 0x18000000>;
		iris-recognition-size = <0x00 0x10000000>;
		2d_fr-size = <0x00 0x00>;
		tui-size = <0x00 0x4000000>;
		wfd-size = <0x00 0x4000000>;
		prot-region-based-size = <0x00 0x8000000>;
		ta-elf-size = <0x00 0x1000000>;
		ta-stack-heap-size = <0x00 0x6000000>;
		sdsp-tee-sharedmem-size = <0x00 0x1000000>;
		sdsp-firmware-size = <0x00 0x1000000>;
		phandle = <0x19e>;
	};

	imp_iic_wrap_c@11008000 {
		compatible = "mediatek,imp_iic_wrap_c\0syscon";
		reg = <0x00 0x11008000 0x00 0x1000>;
		#clock-cells = <0x01>;
		phandle = <0xb5>;
	};

	imp_iic_wrap_e@11cb2000 {
		compatible = "mediatek,imp_iic_wrap_e\0syscon";
		reg = <0x00 0x11cb2000 0x00 0x1000>;
		#clock-cells = <0x01>;
		phandle = <0xb7>;
	};

	imp_iic_wrap_n@11f02000 {
		compatible = "mediatek,imp_iic_wrap_n\0syscon";
		reg = <0x00 0x11f02000 0x00 0x1000>;
		#clock-cells = <0x01>;
		phandle = <0xb8>;
	};

	imp_iic_wrap_s@11d05000 {
		compatible = "mediatek,imp_iic_wrap_s\0syscon";
		reg = <0x00 0x11d05000 0x00 0x1000>;
		#clock-cells = <0x01>;
		phandle = <0xb6>;
	};

	spi0@1100a000 {
		compatible = "mediatek,mt6765-spi";
		mediatek,pad-select = <0x00>;
		reg = <0x00 0x1100a000 0x00 0x100>;
		interrupts = <0x00 0x9f 0x04>;
		clocks = <0x3a 0x53 0x3a 0x1c 0x3c 0x1e>;
		clock-names = "parent-clk\0sel-clk\0spi-clk";
		phandle = <0x19f>;
	};

	spi1@11010000 {
		compatible = "mediatek,mt6765-spi";
		mediatek,pad-select = <0x00>;
		reg = <0x00 0x11010000 0x00 0x100>;
		interrupts = <0x00 0xa0 0x04>;
		clocks = <0x3a 0x53 0x3a 0x1c 0x3c 0x3b>;
		clock-names = "parent-clk\0sel-clk\0spi-clk";
		phandle = <0x1a0>;
	};

	spi2@11012000 {
		compatible = "mediatek,mt6765-spi";
		mediatek,pad-select = <0x00>;
		reg = <0x00 0x11012000 0x00 0x100>;
		interrupts = <0x00 0xa1 0x04>;
		clocks = <0x3a 0x53 0x3a 0x1c 0x3c 0x3d>;
		clock-names = "parent-clk\0sel-clk\0spi-clk";
		phandle = <0x1a1>;
	};

	spi3@11013000 {
		compatible = "mediatek,mt6765-spi";
		mediatek,pad-select = <0x00>;
		reg = <0x00 0x11013000 0x00 0x100>;
		interrupts = <0x00 0xa2 0x04>;
		clocks = <0x3a 0x53 0x3a 0x1c 0x3c 0x3e>;
		clock-names = "parent-clk\0sel-clk\0spi-clk";
		phandle = <0x1a2>;
	};

	spi4@11018000 {
		compatible = "mediatek,mt6765-spi";
		mediatek,pad-select = <0x02>;
		reg = <0x00 0x11018000 0x00 0x100>;
		interrupts = <0x00 0xa3 0x04>;
		clocks = <0x3a 0x53 0x3a 0x1c 0x3c 0x4d>;
		clock-names = "parent-clk\0sel-clk\0spi-clk";
		phandle = <0x1a3>;
	};

	spi5@11019000 {
		compatible = "mediatek,mt6765-spi";
		mediatek,pad-select = <0x00>;
		reg = <0x00 0x11019000 0x00 0x100>;
		interrupts = <0x00 0xa4 0x04>;
		clocks = <0x3a 0x53 0x3a 0x1c 0x3c 0x4e>;
		clock-names = "parent-clk\0sel-clk\0spi-clk";
		phandle = <0x1a4>;

		st54spi@0 {
			compatible = "st,st54spi";
			reg = <0x00>;
			spi-max-frequency = <0x4c4b40>;
			gpio-power_nreset = <0x0d>;
			gpio-power_nreset-std = <0x02 0x0d 0x00>;
			power_mode = "ST54H";
			pinctrl-names = "pinctrl_state_mode_idle\0pinctrl_state_mode_spi";
			pinctrl-0 = <0xb3>;
			pinctrl-1 = <0xb4>;
			status = "okay";
		};
	};

	spi6@1101d000 {
		compatible = "mediatek,mt6765-spi";
		mediatek,pad-select = <0x00>;
		reg = <0x00 0x1101d000 0x00 0x100>;
		interrupts = <0x00 0xa5 0x04>;
		clocks = <0x3a 0x53 0x3a 0x1c 0x3c 0x6c>;
		clock-names = "parent-clk\0sel-clk\0spi-clk";
		phandle = <0x1a5>;
	};

	spi7@1101e000 {
		compatible = "mediatek,mt6765-spi";
		mediatek,pad-select = <0x00>;
		reg = <0x00 0x1101e000 0x00 0x100>;
		interrupts = <0x00 0xa6 0x04>;
		clocks = <0x3a 0x53 0x3a 0x1c 0x3c 0x6d>;
		clock-names = "parent-clk\0sel-clk\0spi-clk";
		phandle = <0x1a6>;
	};

	i2c_common {
		compatible = "mediatek,i2c_common";
		dma_support = [03];
		idvfs = [01];
		set_dt_div = [01];
		check_max_freq = [01];
		ver = [02];
		set_ltiming = [01];
		ext_time_config = [18 01];
		cnt_constraint = [01];
		dma_ver = [01];
		phandle = <0x1a7>;
	};

	i2c0@11015000 {
		compatible = "mediatek,i2c";
		id = <0x00>;
		reg = <0x00 0x11015000 0x00 0x1000 0x00 0x11000080 0x00 0x80>;
		interrupts = <0x00 0x70 0x04>;
		clocks = <0xb5 0x01 0x3c 0x70>;
		clock-names = "main\0dma";
		clock-div = <0x05>;
		scl-gpio-id = <0xcc>;
		sda-gpio-id = <0xcd>;
		gpio_start = <0x11f20000>;
		mem_len = <0x200>;
		eh_cfg = <0x20>;
		pu_cfg = <0x80>;
		rsel_cfg = <0xd0>;
		aed = <0x1a>;
		phandle = <0x36>;
	};

	i2c1@11D00000 {
		compatible = "mediatek,i2c";
		id = <0x01>;
		reg = <0x00 0x11d00000 0x00 0x1000 0x00 0x11000100 0x00 0x80>;
		interrupts = <0x00 0x71 0x04>;
		clocks = <0xb6 0x01 0x3c 0x70>;
		clock-names = "main\0dma";
		clock-div = <0x05>;
		scl-gpio-id = <0x76>;
		sda-gpio-id = <0x77>;
		gpio_start = <0x11d10000>;
		mem_len = <0x200>;
		eh_cfg = <0x40>;
		pu_cfg = <0xa0>;
		rsel_cfg = <0xe0>;
		aed = <0x1a>;
		phandle = <0x1a8>;
	};

	i2c2@11D01000 {
		compatible = "mediatek,i2c";
		id = <0x02>;
		reg = <0x00 0x11d01000 0x00 0x1000 0x00 0x11000180 0x00 0x180>;
		interrupts = <0x00 0x72 0x04>;
		clocks = <0xb6 0x02 0x3c 0x70>;
		clock-names = "main\0dma";
		clock-div = <0x05>;
		scl-gpio-id = <0x8d>;
		sda-gpio-id = <0x8e>;
		gpio_start = <0x11d10000>;
		mem_len = <0x200>;
		eh_cfg = <0x40>;
		pu_cfg = <0xb0>;
		rsel_cfg = <0xe0>;
		aed = <0x1a>;
		ch_offset_default = <0x100>;
		ch_offset_ccu = <0x200>;
		phandle = <0x1a9>;
	};

	i2c3@11CB0000 {
		compatible = "mediatek,i2c";
		id = <0x03>;
		reg = <0x00 0x11cb0000 0x00 0x1000 0x00 0x11000300 0x00 0x80>;
		interrupts = <0x00 0x73 0x04>;
		clocks = <0xb7 0x01 0x3c 0x70>;
		clock-names = "main\0dma";
		clock-div = <0x05>;
		scl-gpio-id = <0xa0>;
		sda-gpio-id = <0xa1>;
		gpio_start = <0x11ea0000>;
		mem_len = <0x200>;
		eh_cfg = <0x20>;
		pu_cfg = <0x70>;
		rsel_cfg = <0xb0>;
		aed = <0x1a>;
		phandle = <0x1aa>;
	};

	i2c4@11D02000 {
		compatible = "mediatek,i2c";
		id = <0x04>;
		reg = <0x00 0x11d02000 0x00 0x1000 0x00 0x11000380 0x00 0x180>;
		interrupts = <0x00 0x74 0x04>;
		clocks = <0xb6 0x03 0x3c 0x70>;
		clock-names = "main\0dma";
		clock-div = <0x05>;
		scl-gpio-id = <0x8b>;
		sda-gpio-id = <0x8c>;
		gpio_start = <0x11d10000>;
		mem_len = <0x200>;
		eh_cfg = <0x40>;
		pu_cfg = <0xb0>;
		rsel_cfg = <0xe0>;
		aed = <0x1a>;
		ch_offset_default = <0x100>;
		ch_offset_ccu = <0x200>;
		phandle = <0x1ab>;
	};

	i2c5@11F00000 {
		compatible = "mediatek,i2c";
		id = <0x05>;
		reg = <0x00 0x11f00000 0x00 0x1000 0x00 0x11000500 0x00 0x80>;
		interrupts = <0x00 0x75 0x04>;
		clocks = <0xb8 0x01 0x3c 0x70>;
		clock-names = "main\0dma";
		clock-div = <0x05>;
		scl-gpio-id = <0xca>;
		sda-gpio-id = <0xcb>;
		gpio_start = <0x11f30000>;
		mem_len = <0x200>;
		eh_cfg = <0x30>;
		pu_cfg = <0x90>;
		rsel_cfg = <0xe0>;
		aed = <0x1a>;
		phandle = <0x1ac>;
	};

	i2c6@11F01000 {
		compatible = "mediatek,i2c";
		id = <0x06>;
		reg = <0x00 0x11f01000 0x00 0x1000 0x00 0x11000580 0x00 0x80>;
		interrupts = <0x00 0x76 0x04>;
		clocks = <0xb8 0x02 0x3c 0x70>;
		clock-names = "main\0dma";
		clock-div = <0x05>;
		scl-gpio-id = <0xc8>;
		sda-gpio-id = <0xc9>;
		gpio_start = <0x11f30000>;
		mem_len = <0x200>;
		eh_cfg = <0x30>;
		pu_cfg = <0x90>;
		rsel_cfg = <0xe0>;
		aed = <0x1a>;
		phandle = <0x1ad>;

		ext_buck_vmddr@51 {
			compatible = "mediatek,ext_buck_vmddr";
			reg = <0x51>;
			regulator-name = "ext_buck_vmddr";
			regulator-min-microvolt = <0x493e0>;
			regulator-max-microvolt = <0x13d620>;
			status = "okay";
			phandle = <0x1ae>;
		};

		ext_buck_vufs12@56 {
			compatible = "mediatek,ext_buck_vufs12";
			reg = <0x56>;
			regulator-name = "ext_buck_vufs12";
			regulator-min-microvolt = <0x493e0>;
			regulator-max-microvolt = <0x13d620>;
			regulator-always-on;
			status = "okay";
			phandle = <0x1af>;
		};

		speaker_amp@34 {
			compatible = "mediatek,speaker_amp";
			#sound-dai-cells = <0x00>;
			reg = <0x34>;
			status = "okay";
			phandle = <0xee>;
		};
	};

	i2c7@11D03000 {
		compatible = "mediatek,i2c";
		id = <0x07>;
		reg = <0x00 0x11d03000 0x00 0x1000 0x00 0x11000600 0x00 0x180>;
		interrupts = <0x00 0x77 0x04>;
		clocks = <0xb6 0x04 0x3c 0x70>;
		clock-names = "main\0dma";
		clock-div = <0x05>;
		scl-gpio-id = <0x7c>;
		sda-gpio-id = <0x7d>;
		gpio_start = <0x11d10000>;
		mem_len = <0x200>;
		eh_cfg = <0x40>;
		pu_cfg = <0xb0>;
		rsel_cfg = <0xe0>;
		aed = <0x1a>;
		phandle = <0x1b0>;
	};

	i2c8@11D04000 {
		compatible = "mediatek,i2c";
		id = <0x08>;
		reg = <0x00 0x11d04000 0x00 0x1000 0x00 0x11000780 0x00 0x180>;
		interrupts = <0x00 0x78 0x04>;
		clocks = <0xb6 0x05 0x3c 0x70>;
		clock-names = "main\0dma";
		clock-div = <0x05>;
		scl-gpio-id = <0x7a>;
		sda-gpio-id = <0x7b>;
		gpio_start = <0x11d10000>;
		mem_len = <0x200>;
		eh_cfg = <0x40>;
		pu_cfg = <0xb0>;
		rsel_cfg = <0xe0>;
		aed = <0x1a>;
		ch_offset_default = <0x100>;
		ch_offset_ccu = <0x200>;
		phandle = <0x1b1>;
	};

	i2c9@11CB1000 {
		compatible = "mediatek,i2c";
		id = <0x09>;
		reg = <0x00 0x11cb1000 0x00 0x1000 0x00 0x11000900 0x00 0x180>;
		interrupts = <0x00 0x79 0x04>;
		clocks = <0xb7 0x02 0x3c 0x70>;
		clock-names = "main\0dma";
		clock-div = <0x05>;
		scl-gpio-id = <0x78>;
		sda-gpio-id = <0x79>;
		gpio_start = <0x11d10000>;
		mem_len = <0x200>;
		eh_cfg = <0x40>;
		pu_cfg = <0xb0>;
		rsel_cfg = <0xe0>;
		aed = <0x1a>;
		ch_offset_default = <0x100>;
		ch_offset_ccu = <0x200>;
		phandle = <0x1b2>;
	};

	i2c10@11017000 {
		compatible = "mediatek,i2c";
		id = <0x0a>;
		reg = <0x00 0x11017000 0x00 0x1000>;
		interrupts = <0x00 0x7a 0x04>;
		clocks = <0xb5 0x02>;
		clock-names = "main";
		clock-div = <0x05>;
		aed = <0x1a>;
		mediatek,fifo_only;
		phandle = <0x1b3>;
	};

	i2c11@1101A000 {
		compatible = "mediatek,i2c";
		id = <0x0b>;
		reg = <0x00 0x1101a000 0x00 0x1000>;
		interrupts = <0x00 0x7b 0x04>;
		clocks = <0xb5 0x03>;
		clock-names = "main";
		clock-div = <0x05>;
		scl-gpio-id = <0x7e>;
		sda-gpio-id = <0x7f>;
		gpio_start = <0x11d10000>;
		mem_len = <0x200>;
		eh_cfg = <0x40>;
		pu_cfg = <0xb0>;
		rsel_cfg = <0xe0>;
		aed = <0x1a>;
		mediatek,fifo_only;
		phandle = <0x1b4>;
	};

	i2c12@1101B000 {
		compatible = "mediatek,i2c";
		id = <0x0c>;
		reg = <0x00 0x1101b000 0x00 0x1000>;
		interrupts = <0x00 0x7c 0x04>;
		clocks = <0xb5 0x04>;
		clock-names = "main";
		clock-div = <0x05>;
		aed = <0x1a>;
		mediatek,fifo_only;
		phandle = <0x1b5>;
	};

	i2c13@11007000 {
		compatible = "mediatek,i2c";
		id = <0x0d>;
		reg = <0x00 0x11007000 0x00 0x1000>;
		interrupts = <0x00 0x7d 0x04>;
		clocks = <0xb5 0x05>;
		clock-names = "main";
		clock-div = <0x05>;
		aed = <0x1a>;
		mediatek,fifo_only;
		phandle = <0x1b6>;
	};

	fingerprint {
		compatible = "mediatek,fpc1022_irq\0mediatek,goodix-fp";
		phandle = <0x1b7>;
	};

	accdet {
		compatible = "mediatek,pmic-accdet";
		phandle = <0x1b8>;
	};

	mt6359_gauge {
		compatible = "mediatek,mt6359_gauge";
		gauge_name = "gauge";
		alias_name = "MT6359";
	};

	gauge_timer {
		compatible = "mediatek,gauge_timer_service";
	};

	battery {
		compatible = "mediatek,bat_gm30";
		DIFFERENCE_FULLOCV_ITH = <0xc8>;
		SHUTDOWN_1_TIME = <0x05>;
		KEEP_100_PERCENT = <0x01>;
		R_FG_VALUE = <0x05>;
		EMBEDDED_SEL = <0x00>;
		PMIC_SHUTDOWN_CURRENT = <0x14>;
		FG_METER_RESISTANCE = <0x64>;
		CAR_TUNE_VALUE = <0x64>;
		PMIC_MIN_VOL = <0x82dc>;
		POWERON_SYSTEM_IBOOT = <0x1f4>;
		SHUTDOWN_GAUGE0_VOLTAGE = <0x84d0>;
		TEMPERATURE_T0 = <0x32>;
		TEMPERATURE_T1 = <0x19>;
		TEMPERATURE_T2 = <0x0a>;
		TEMPERATURE_T3 = <0x00>;
		TEMPERATURE_T4 = <0xfffffff6>;
		g_FG_PSEUDO100_T0 = <0x64>;
		g_FG_PSEUDO100_T1 = <0x64>;
		g_FG_PSEUDO100_T2 = <0x64>;
		g_FG_PSEUDO100_T3 = <0x64>;
		g_FG_PSEUDO100_T4 = <0x64>;
		Q_MAX_SYS_VOLTAGE_BAT0 = <0xd16>;
		Q_MAX_SYS_VOLTAGE_BAT1 = <0xd16>;
		Q_MAX_SYS_VOLTAGE_BAT2 = <0xd16>;
		Q_MAX_SYS_VOLTAGE_BAT3 = <0xd16>;
		COM_FG_METER_RESISTANCE = <0x64>;
		COM_R_FG_VALUE = <0x00>;
		enable_tmp_intr_suspend = <0x00>;
		ACTIVE_TABLE = <0x00>;
		MULTI_TEMP_GAUGE0 = <0x01>;
		battery0_profile_t0_num = <0x64>;
		battery0_profile_t0_col = <0x03>;
		battery0_profile_t0 = <0x00 0xa8d4 0x4fb 0x131 0xa832 0x4fb 0x263 0xa7b8 0x514 0x394 0xa73e 0x517 0x4c5 0xa6ce 0x548 0x5f6 0xa65d 0x55d 0x728 0xa5e3 0x549 0x859 0xa56b 0x55f 0x98a 0xa4f9 0x55f 0xabb 0xa481 0x563 0xbed 0xa411 0x578 0xd1e 0xa3a3 0x578 0xe4f 0xa33d 0x573 0xf80 0xa2d3 0x55f 0x10b2 0xa25d 0x56b 0x11e3 0xa1f7 0x591 0x1314 0xa18f 0x599 0x1445 0xa126 0x5a2 0x1577 0xa0b9 0x591 0x16a8 0xa050 0x59a 0x17d9 0x9fe4 0x5a0 0x190a 0x9f82 0x59b 0x1a3c 0x9f2b 0x5bf 0x1b6d 0x9ee6 0x608 0x1c9e 0x9e9d 0x629 0x1dcf 0x9e29 0x5f6 0x1f01 0x9da0 0x5dc 0x2032 0x9d16 0x5dc 0x2163 0x9ca7 0x603 0x2294 0x9c4b 0x60c 0x23c6 0x9c06 0x61f 0x24f7 0x9bc8 0x64e 0x2628 0x9b8c 0x668 0x2759 0x9b53 0x663 0x288b 0x9b03 0x649 0x29bc 0x9abb 0x670 0x2aed 0x9a6a 0x68b 0x2c1e 0x9a1c 0x69c 0x2d50 0x99b9 0x693 0x2e81 0x993b 0x655 0x2fb2 0x98af 0x61b 0x30e3 0x9837 0x5c3 0x3215 0x97d7 0x5bd 0x3346 0x9783 0x5af 0x3477 0x9732 0x56e 0x35a8 0x96f1 0x55f 0x36da 0x96bc 0x55f 0x380b 0x9688 0x549 0x393c 0x964c 0x52f 0x3a6d 0x9621 0x52d 0x3b9f 0x95ef 0x545 0x3cd0 0x95bc 0x52e 0x3e01 0x9593 0x545 0x3f32 0x956a 0x52d 0x4064 0x9542 0x52d 0x4195 0x9519 0x515 0x42c6 0x94fb 0x548 0x43f7 0x94dc 0x576 0x4529 0x94bc 0x55f 0x465a 0x948b 0x55f 0x478b 0x946e 0x562 0x48bc 0x9459 0x57b 0x49ee 0x9445 0x595 0x4b1f 0x942f 0x5ae 0x4c50 0x9412 0x5c3 0x4d81 0x93fc 0x5be 0x4eb3 0x93e0 0x5b5 0x4fe4 0x93c9 0x5dc 0x5115 0x93a8 0x5c9 0x5246 0x937f 0x591 0x5378 0x9356 0x58a 0x54a9 0x9334 0x580 0x55da 0x9319 0x589 0x570b 0x92ed 0x578 0x583d 0x92be 0x566 0x596e 0x9299 0x546 0x5a9f 0x9276 0x53c 0x5bd0 0x9251 0x538 0x5d02 0x9237 0x552 0x5e33 0x9214 0x55f 0x5f64 0x91e1 0x56c 0x6095 0x91a4 0x551 0x61c7 0x9167 0x53a 0x62f8 0x9134 0x554 0x6429 0x90fc 0x56d 0x655a 0x90ad 0x55b 0x668c 0x9064 0x555 0x67bd 0x9046 0x55f 0x68ee 0x903c 0x56f 0x6a1f 0x9031 0x599 0x6b51 0x9027 0x5aa 0x6c82 0x900f 0x5de 0x6db3 0x8fdb 0x619 0x6ee4 0x8f14 0x615 0x7016 0x8d80 0x60e 0x7147 0x8b6a 0x65a 0x7278 0x888f 0x6d4 0x73a9 0x8448 0x806 0x74db 0x7bb8 0x2b47 0x760c 0x6d7e 0x19e1>;
		battery0_profile_t1_num = <0x64>;
		battery0_profile_t1_col = <0x03>;
		battery0_profile_t1 = <0x00 0xa8d4 0x4fb 0x131 0xa832 0x4fb 0x263 0xa7b8 0x514 0x394 0xa73e 0x517 0x4c5 0xa6ce 0x548 0x5f6 0xa65d 0x55d 0x728 0xa5e3 0x549 0x859 0xa56b 0x55f 0x98a 0xa4f9 0x55f 0xabb 0xa481 0x563 0xbed 0xa411 0x578 0xd1e 0xa3a3 0x578 0xe4f 0xa33d 0x573 0xf80 0xa2d3 0x55f 0x10b2 0xa25d 0x56b 0x11e3 0xa1f7 0x591 0x1314 0xa18f 0x599 0x1445 0xa126 0x5a2 0x1577 0xa0b9 0x591 0x16a8 0xa050 0x59a 0x17d9 0x9fe4 0x5a0 0x190a 0x9f82 0x59b 0x1a3c 0x9f2b 0x5bf 0x1b6d 0x9ee6 0x608 0x1c9e 0x9e9d 0x629 0x1dcf 0x9e29 0x5f6 0x1f01 0x9da0 0x5dc 0x2032 0x9d16 0x5dc 0x2163 0x9ca7 0x603 0x2294 0x9c4b 0x60c 0x23c6 0x9c06 0x61f 0x24f7 0x9bc8 0x64e 0x2628 0x9b8c 0x668 0x2759 0x9b53 0x663 0x288b 0x9b03 0x649 0x29bc 0x9abb 0x670 0x2aed 0x9a6a 0x68b 0x2c1e 0x9a1c 0x69c 0x2d50 0x99b9 0x693 0x2e81 0x993b 0x655 0x2fb2 0x98af 0x61b 0x30e3 0x9837 0x5c3 0x3215 0x97d7 0x5bd 0x3346 0x9783 0x5af 0x3477 0x9732 0x56e 0x35a8 0x96f1 0x55f 0x36da 0x96bc 0x55f 0x380b 0x9688 0x549 0x393c 0x964c 0x52f 0x3a6d 0x9621 0x52d 0x3b9f 0x95ef 0x545 0x3cd0 0x95bc 0x52e 0x3e01 0x9593 0x545 0x3f32 0x956a 0x52d 0x4064 0x9542 0x52d 0x4195 0x9519 0x515 0x42c6 0x94fb 0x548 0x43f7 0x94dc 0x576 0x4529 0x94bc 0x55f 0x465a 0x948b 0x55f 0x478b 0x946e 0x562 0x48bc 0x9459 0x57b 0x49ee 0x9445 0x595 0x4b1f 0x942f 0x5ae 0x4c50 0x9412 0x5c3 0x4d81 0x93fc 0x5be 0x4eb3 0x93e0 0x5b5 0x4fe4 0x93c9 0x5dc 0x5115 0x93a8 0x5c9 0x5246 0x937f 0x591 0x5378 0x9356 0x58a 0x54a9 0x9334 0x580 0x55da 0x9319 0x589 0x570b 0x92ed 0x578 0x583d 0x92be 0x566 0x596e 0x9299 0x546 0x5a9f 0x9276 0x53c 0x5bd0 0x9251 0x538 0x5d02 0x9237 0x552 0x5e33 0x9214 0x55f 0x5f64 0x91e1 0x56c 0x6095 0x91a4 0x551 0x61c7 0x9167 0x53a 0x62f8 0x9134 0x554 0x6429 0x90fc 0x56d 0x655a 0x90ad 0x55b 0x668c 0x9064 0x555 0x67bd 0x9046 0x55f 0x68ee 0x903c 0x56f 0x6a1f 0x9031 0x599 0x6b51 0x9027 0x5aa 0x6c82 0x900f 0x5de 0x6db3 0x8fdb 0x619 0x6ee4 0x8f14 0x615 0x7016 0x8d80 0x60e 0x7147 0x8b6a 0x65a 0x7278 0x888f 0x6d4 0x73a9 0x8448 0x806 0x74db 0x7bb8 0x2b47 0x760c 0x6d7e 0x19e1>;
		battery0_profile_t2_num = <0x64>;
		battery0_profile_t2_col = <0x03>;
		battery0_profile_t2 = <0x00 0xa816 0x92e 0x131 0xa774 0x930 0x263 0xa6fa 0x9ac 0x394 0xa67f 0x9c4 0x4c5 0xa5fc 0x9c4 0x5f6 0xa583 0x9c6 0x728 0xa51c 0x9da 0x859 0xa4ab 0x9c1 0x98a 0xa434 0x9af 0xabb 0xa3cd 0x9cc 0xbed 0xa35e 0x9ff 0xd1e 0xa2f7 0xa36 0xe4f 0xa287 0xa78 0xf80 0xa219 0xaa3 0x10b2 0xa1b1 0xafc 0x11e3 0xa143 0xb22 0x1314 0xa0d4 0xb0a 0x1445 0xa064 0xae8 0x1577 0xa009 0xaf8 0x16a8 0x9fb4 0xae9 0x17d9 0x9f71 0xb1c 0x190a 0x9f30 0xb4f 0x1a3c 0x9ed4 0xb63 0x1b6d 0x9e48 0xb3e 0x1c9e 0x9d9c 0xb2d 0x1dcf 0x9cf8 0xb2f 0x1f01 0x9c73 0xb3a 0x2032 0x9c03 0xb54 0x2163 0x9ba8 0xb61 0x2294 0x9b62 0xb88 0x23c6 0x9b14 0xb9f 0x24f7 0x9ac9 0xb9f 0x2628 0x9a6f 0xb81 0x2759 0x99ff 0xb5e 0x288b 0x9989 0xb25 0x29bc 0x991b 0xaf9 0x2aed 0x98bc 0xadf 0x2c1e 0x9868 0xac6 0x2d50 0x981d 0xabe 0x2e81 0x97cf 0xaac 0x2fb2 0x9785 0xaca 0x30e3 0x974c 0xa54 0x3215 0x971a 0x9ee 0x3346 0x96d7 0x9f1 0x3477 0x96a0 0xa83 0x35a8 0x9675 0xace 0x36da 0x963c 0x9f0 0x380b 0x9606 0x9c4 0x393c 0x95dc 0x9f1 0x3a6d 0x95b3 0xa52 0x3b9f 0x9581 0xa89 0x3cd0 0x9558 0xaa4 0x3e01 0x9539 0xabd 0x3f32 0x951a 0xb09 0x4064 0x94e8 0xaf1 0x4195 0x94bf 0xb22 0x42c6 0x94aa 0xb22 0x43f7 0x9483 0xb28 0x4529 0x946e 0xb86 0x465a 0x944e 0xb84 0x478b 0x9428 0xb70 0x48bc 0x9413 0xb89 0x49ee 0x93fd 0xba3 0x4b1f 0x93dd 0xbb4 0x4c50 0x93b5 0xb96 0x4d81 0x938e 0xb72 0x4eb3 0x936d 0xb86 0x4fe4 0x9347 0xb4a 0x5115 0x9326 0xa79 0x5246 0x92fd 0xa56 0x5378 0x92d4 0xab1 0x54a9 0x92ac 0xb20 0x55da 0x9283 0xb7d 0x570b 0x9250 0xb58 0x583d 0x9210 0xa7c 0x596e 0x91e1 0xad8 0x5a9f 0x91b0 0xb7c 0x5bd0 0x916a 0xb57 0x5d02 0x911b 0xac0 0x5e33 0x90de 0xb06 0x5f64 0x90ba 0xbb8 0x6095 0x90a0 0xc2a 0x61c7 0x9082 0xc33 0x62f8 0x9074 0xb92 0x6429 0x9063 0xb5b 0x655a 0x9039 0xc0a 0x668c 0x8f9f 0xc85 0x67bd 0x8e48 0xd06 0x68ee 0x8c3a 0xdb8 0x6a1f 0x897c 0xebc 0x6b51 0x8573 0x1053 0x6c82 0x7c66 0x29b0 0x6db3 0x6e32 0x1a45 0x6ee4 0x6e32 0x1a45 0x7016 0x6e32 0x1a45 0x7147 0x6e32 0x1a45 0x7278 0x6e32 0x1a45 0x73a9 0x6e32 0x1a45 0x74db 0x6e32 0x1a45 0x760c 0x6e32 0x1a45>;
		battery0_profile_t3_num = <0x64>;
		battery0_profile_t3_col = <0x03>;
		battery0_profile_t3 = <0x00 0xa6d6 0xed8 0x131 0xa60b 0xeda 0x263 0xa574 0xf40 0x394 0xa4fa 0xfa1 0x4c5 0xa480 0xfbd 0x5f6 0xa407 0xfed 0x728 0xa39f 0x1007 0x859 0xa329 0x1036 0x98a 0xa2cb 0x10fa 0xabb 0xa25b 0x118b 0xbed 0xa1eb 0x11f5 0xd1e 0xa17d 0x124e 0xe4f 0xa117 0x11fc 0xf80 0xa0af 0x1185 0x10b2 0xa044 0x110a 0x11e3 0x9fed 0x116d 0x1314 0x9faa 0x1250 0x1445 0x9f6e 0x1302 0x1577 0x9f0e 0x135f 0x16a8 0x9e89 0x1301 0x17d9 0x9de9 0x1213 0x190a 0x9d34 0x11ee 0x1a3c 0x9c90 0x1288 0x1b6d 0x9c16 0x132c 0x1c9e 0x9ba0 0x1312 0x1dcf 0x9b43 0x123e 0x1f01 0x9af7 0x1202 0x2032 0x9aa6 0x128f 0x2163 0x9a4f 0x12f4 0x2294 0x99e8 0x12fb 0x23c6 0x9984 0x1223 0x24f7 0x9928 0x1177 0x2628 0x98c7 0x118f 0x2759 0x986d 0x11db 0x288b 0x981c 0x1217 0x29bc 0x97d7 0x126b 0x2aed 0x979a 0x126d 0x2c1e 0x975d 0x128f 0x2d50 0x9719 0x1273 0x2e81 0x96d9 0x1161 0x2fb2 0x96a3 0x115a 0x30e3 0x9678 0x1224 0x3215 0x9648 0x12f6 0x3346 0x960d 0x1287 0x3477 0x95e8 0x117f 0x35a8 0x95c1 0x11b0 0x36da 0x9598 0x1244 0x380b 0x956f 0x12e1 0x393c 0x9534 0x131f 0x3a6d 0x951c 0x1352 0x3b9f 0x94eb 0x1282 0x3cd0 0x94d5 0x11e5 0x3e01 0x94b7 0x12a2 0x3f32 0x948e 0x1355 0x4064 0x9470 0x13eb 0x4195 0x9447 0x137e 0x42c6 0x9432 0x1248 0x43f7 0x940b 0x12b9 0x4529 0x9400 0x13c4 0x465a 0x93eb 0x1437 0x478b 0x93cb 0x1405 0x48bc 0x93a5 0x129f 0x49ee 0x938f 0x1335 0x4b1f 0x9373 0x1426 0x4c50 0x935c 0x1459 0x4d81 0x933c 0x147d 0x4eb3 0x9311 0x145e 0x4fe4 0x92e5 0x1449 0x5115 0x92c9 0x145b 0x5246 0x9296 0x13d7 0x5378 0x925e 0x138b 0x54a9 0x9220 0x13ab 0x55da 0x91f4 0x14bb 0x570b 0x91b3 0x1563 0x583d 0x915f 0x1511 0x596e 0x9117 0x145c 0x5a9f 0x90e4 0x1432 0x5bd0 0x90cf 0x145b 0x5d02 0x90b6 0x14a3 0x5e33 0x90a1 0x1553 0x5f64 0x9092 0x1638 0x6095 0x9069 0x172a 0x61c7 0x9006 0x181b 0x62f8 0x8ee7 0x1883 0x6429 0x8d02 0x1920 0x655a 0x8a7c 0x1a9f 0x668c 0x86dc 0x1cd3 0x67bd 0x801b 0x2796 0x68ee 0x7940 0x33db 0x6a1f 0x7940 0x33db 0x6b51 0x7940 0x33db 0x6c82 0x7940 0x33db 0x6db3 0x7940 0x33db 0x6ee4 0x7940 0x33db 0x7016 0x7940 0x33db 0x7147 0x7940 0x33db 0x7278 0x7940 0x33db 0x73a9 0x7940 0x33db 0x74db 0x7940 0x33db 0x760c 0x7940 0x33db>;
		battery0_profile_t4_num = <0x64>;
		battery0_profile_t4_col = <0x03>;
		battery0_profile_t4 = <0x00 0xa4a6 0x28d2 0x131 0xa3b1 0x28d9 0x263 0xa2a9 0x2a4e 0x394 0xa198 0x2ae2 0x4c5 0xa0be 0x2b23 0x5f6 0xa032 0x2c2e 0x728 0x9fc5 0x2db0 0x859 0x9f65 0x2e5d 0x98a 0x9ee7 0x2e2a 0xabb 0x9e4a 0x2df7 0xbed 0x9d92 0x2db7 0xd1e 0x9cdd 0x2d5a 0xe4f 0x9c3b 0x2d62 0xf80 0x9bc3 0x2cd0 0x10b2 0x9b55 0x2c63 0x11e3 0x9af4 0x2c29 0x1314 0x9aa4 0x2c0a 0x1445 0x9a5a 0x2c66 0x1577 0x9a05 0x2ccb 0x16a8 0x99a9 0x2cec 0x17d9 0x994a 0x2ce2 0x190a 0x98e8 0x2ce7 0x1a3c 0x9888 0x2cd1 0x1b6d 0x982b 0x2c7d 0x1c9e 0x97da 0x2c58 0x1dcf 0x9788 0x2bf6 0x1f01 0x9741 0x2b82 0x2032 0x9709 0x2b43 0x2163 0x96d1 0x2b37 0x2294 0x9694 0x2b35 0x23c6 0x965c 0x2b0e 0x24f7 0x9629 0x2aea 0x2628 0x95f6 0x2b47 0x2759 0x95c3 0x2b7f 0x288b 0x9597 0x2ba4 0x29bc 0x956e 0x2bf0 0x2aed 0x9545 0x2bea 0x2c1e 0x9516 0x2bfb 0x2d50 0x94f1 0x2c3f 0x2e81 0x94cb 0x2cb0 0x2fb2 0x94aa 0x2d66 0x30e3 0x9493 0x2e57 0x3215 0x946f 0x2de8 0x3346 0x9456 0x2c7a 0x3477 0x944a 0x2d15 0x35a8 0x942f 0x2da2 0x36da 0x9422 0x2e32 0x380b 0x940e 0x2eb9 0x393c 0x93f1 0x2e9a 0x3a6d 0x93dc 0x2e50 0x3b9f 0x93c7 0x2dbd 0x3cd0 0x93bc 0x2d6c 0x3e01 0x93a8 0x2e76 0x3f32 0x9380 0x2f2a 0x4064 0x9362 0x2fc3 0x4195 0x9343 0x308a 0x42c6 0x931b 0x30c2 0x43f7 0x92fb 0x3153 0x4529 0x92c8 0x3168 0x465a 0x9296 0x3147 0x478b 0x926c 0x3104 0x48bc 0x9239 0x31f2 0x49ee 0x9203 0x33b4 0x4b1f 0x91ba 0x3564 0x4c50 0x916f 0x3757 0x4d81 0x913a 0x380e 0x4eb3 0x90ff 0x3819 0x4fe4 0x90ce 0x38e8 0x5115 0x90a8 0x3bbd 0x5246 0x9082 0x3e96 0x5378 0x9042 0x409d 0x54a9 0x8fee 0x416a 0x55da 0x8f64 0x42e8 0x570b 0x8e68 0x45fb 0x583d 0x8cca 0x4743 0x596e 0x8a75 0x481d 0x5a9f 0x86f8 0x4c23 0x5bd0 0x8172 0x45ef 0x5d02 0x7882 0x3200 0x5e33 0x7882 0x3200 0x5f64 0x7882 0x3200 0x6095 0x7882 0x3200 0x61c7 0x7882 0x3200 0x62f8 0x7882 0x3200 0x6429 0x7882 0x3200 0x655a 0x7882 0x3200 0x668c 0x7882 0x3200 0x67bd 0x7882 0x3200 0x68ee 0x7882 0x3200 0x6a1f 0x7882 0x3200 0x6b51 0x7882 0x3200 0x6c82 0x7882 0x3200 0x6db3 0x7882 0x3200 0x6ee4 0x7882 0x3200 0x7016 0x7882 0x3200 0x7147 0x7882 0x3200 0x7278 0x7882 0x3200 0x73a9 0x7882 0x3200 0x74db 0x7882 0x3200 0x760c 0x7882 0x3200>;
		g_PMIC_MIN_VOL_row = <0x04>;
		g_PMIC_MIN_VOL_col = <0x0a>;
		g_PMIC_MIN_VOL = <0x82dc 0x82dc 0x82dc 0x82dc 0x80e8 0x80e8 0x80e8 0x80e8 0x82dc 0x82dc 0x82dc 0x82dc 0x7dc8 0x7dc8 0x7dc8 0x7dc8 0x7918 0x7918 0x7918 0x7918 0x7b0c 0x7b0c 0x7b0c 0x7b0c 0x7918 0x7918 0x7918 0x7918 0x7918 0x7918 0x7918 0x7918 0x7918 0x7918 0x7918 0x7918 0x7918 0x7918 0x7918 0x79e0>;
		g_PON_SYS_IBOOT_row = <0x04>;
		g_PON_SYS_IBOOT_col = <0x0a>;
		g_PON_SYS_IBOOT = <0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388 0x1388>;
		g_QMAX_SYS_VOL_row = <0x04>;
		g_QMAX_SYS_VOL_col = <0x0a>;
		g_QMAX_SYS_VOL = <0x8886 0x8886 0x8886 0x8886 0x8886 0x8886 0x8886 0x8886 0x85ca 0x85ca 0x85ca 0x85ca 0x85ca 0x85ca 0x85ca 0x85ca 0x85ca 0x85ca 0x85ca 0x85ca 0x7ef4 0x7ef4 0x7ef4 0x7ef4 0x8020 0x8020 0x8020 0x8020 0x8020 0x8020 0x8020 0x8020 0x8020 0x8020 0x8020 0x8020 0x8020 0x8020 0x8020 0x8020>;
		g_FG_PSEUDO100_row = <0x04>;
		g_FG_PSEUDO100_col = <0x0a>;
		g_FG_PSEUDO100 = <0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64 0x64>;
		phandle = <0x1b9>;
	};

	spmi@10027000 {
		compatible = "mediatek,mt6885-pmif";
		reg = <0x00 0x10027000 0x00 0xe00 0x00 0x10027f00 0x00 0x8c 0x00 0x10029000 0x00 0x100>;
		reg-names = "pmif\0pmifmpu\0spmimst";
		interrupts = <0x00 0xdd 0x04>;
		interrupt-names = "pmif_irq";
		irq_event_en = <0x00 0x00 0x300000 0x100 0x00>;
		clocks = <0x3c 0x03 0x3c 0x02 0x3a 0x22 0x3a 0x8d 0x3b 0x3a 0x41 0x3b 0x3a 0x8d>;
		clock-names = "pmif_sys_ck\0pmif_tmr_ck\0pmif_clk_mux\0pmif_clk_osc_d10\0pmif_clk26m\0spmimst_clk_mux\0spmimst_clk26m\0spmimst_clk_osc_d10";
		swinf_ch_start = <0x04>;
		ap_swinf_no = <0x02>;
		#address-cells = <0x02>;
		#size-cells = <0x00>;
		grpid = <0x0b>;
		phandle = <0x1ba>;

		mt6315@6 {
			compatible = "mediatek,mt6315\0mtk,spmi-pmic";
			reg = <0x06 0x00 0x0b 0x01>;
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			phandle = <0x1bb>;

			mt6315_6_regulator {
				compatible = "mediatek,mt6315_6-regulator";
				interrupt-parent = <0x02>;
				interrupts = <0x01 0x04 0x01 0x00>;
				interrupt-controller;
				#interrupt-cells = <0x02>;
				phandle = <0x98>;

				6_vbuck1 {
					regulator-name = "6_vbuck1";
					regulator-min-microvolt = <0x493e0>;
					regulator-max-microvolt = <0x123716>;
					regulator-enable-ramp-delay = <0x100>;
					phandle = <0x6e>;
				};

				6_vbuck3 {
					regulator-name = "6_vbuck3";
					regulator-min-microvolt = <0x493e0>;
					regulator-max-microvolt = <0x123716>;
					regulator-enable-ramp-delay = <0x100>;
					phandle = <0x1bc>;
				};

				6_vbuck4 {
					regulator-name = "6_vbuck4";
					regulator-min-microvolt = <0x493e0>;
					regulator-max-microvolt = <0x123716>;
					regulator-enable-ramp-delay = <0x100>;
					phandle = <0x1bd>;
				};
			};
		};

		mt6315@7 {
			compatible = "mediatek,mt6315\0mtk,spmi-pmic";
			reg = <0x07 0x00 0x0b 0x01>;
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			phandle = <0x1be>;

			mt6315_7_regulator {
				compatible = "mediatek,mt6315_7-regulator";
				interrupt-parent = <0x02>;
				interrupts = <0xa7 0x04 0xa7 0x00>;
				interrupt-controller;
				#interrupt-cells = <0x02>;
				phandle = <0x99>;

				7_vbuck1 {
					regulator-name = "7_vbuck1";
					regulator-min-microvolt = <0x493e0>;
					regulator-max-microvolt = <0x123716>;
					regulator-enable-ramp-delay = <0x100>;
					phandle = <0x9b>;
				};

				7_vbuck3 {
					regulator-name = "7_vbuck3";
					regulator-min-microvolt = <0x493e0>;
					regulator-max-microvolt = <0x123716>;
					regulator-enable-ramp-delay = <0x100>;
					phandle = <0x6f>;
				};

				7_vbuck4 {
					regulator-name = "7_vbuck4";
					regulator-min-microvolt = <0x493e0>;
					regulator-max-microvolt = <0x123716>;
					regulator-enable-ramp-delay = <0x100>;
					phandle = <0x1bf>;
				};
			};
		};

		mt6315@3 {
			compatible = "mediatek,mt6315\0mtk,spmi-pmic";
			reg = <0x03 0x00 0x0b 0x01>;
			#address-cells = <0x01>;
			#size-cells = <0x00>;
			phandle = <0x1c0>;

			mt6315_3_regulator {
				compatible = "mediatek,mt6315_3-regulator";
				interrupt-parent = <0x02>;
				interrupts = <0x02 0x04 0x02 0x00>;
				interrupt-controller;
				#interrupt-cells = <0x02>;
				phandle = <0x1c1>;

				3_vbuck1 {
					regulator-name = "3_vbuck1";
					regulator-min-microvolt = <0x493e0>;
					regulator-max-microvolt = <0x123716>;
					regulator-enable-ramp-delay = <0x100>;
					phandle = <0x1c2>;
				};

				3_vbuck3 {
					regulator-name = "3_vbuck3";
					regulator-min-microvolt = <0x493e0>;
					regulator-max-microvolt = <0x123716>;
					regulator-enable-ramp-delay = <0x100>;
					phandle = <0x1c3>;
				};

				3_vbuck4 {
					regulator-name = "3_vbuck4";
					regulator-min-microvolt = <0x493e0>;
					regulator-max-microvolt = <0x123716>;
					regulator-enable-ramp-delay = <0x100>;
					phandle = <0x1c4>;
				};
			};
		};
	};

	spmi_mpu@10027000 {
		compatible = "mediatek,spmi_mpu";
		reg = <0x00 0x10027000 0x00 0xe00>;
	};

	apu0@19030000 {
		compatible = "mediatek,apu0\0syscon";
		reg = <0x00 0x19030000 0x00 0x1000>;
		#clock-cells = <0x01>;
		phandle = <0xbd>;
	};

	apu1@19031000 {
		compatible = "mediatek,apu1\0syscon";
		reg = <0x00 0x19031000 0x00 0x1000>;
		#clock-cells = <0x01>;
		phandle = <0xbe>;
	};

	apu1@19032000 {
		compatible = "mediatek,apu2\0syscon";
		reg = <0x00 0x19032000 0x00 0x1000>;
		#clock-cells = <0x01>;
		phandle = <0xbf>;
	};

	apu_vcore@19029000 {
		compatible = "mediatek,apu_vcore\0syscon";
		reg = <0x00 0x19029000 0x00 0x1000>;
		#clock-cells = <0x01>;
		phandle = <0xc2>;
	};

	apu_conn@19020000 {
		compatible = "mediatek,apu_conn\0syscon";
		reg = <0x00 0x19020000 0x00 0x1000>;
		#clock-cells = <0x01>;
		phandle = <0x6b>;
	};

	apu_mdla0@19034000 {
		compatible = "mediatek,apu_mdla0\0syscon";
		reg = <0x00 0x19034000 0x00 0x1000>;
		#clock-cells = <0x01>;
		phandle = <0xc0>;
	};

	apu_mdla1@19038000 {
		compatible = "mediatek,apu_mdla1\0syscon";
		reg = <0x00 0x19038000 0x00 0x1000>;
		#clock-cells = <0x01>;
		phandle = <0xc1>;
	};

	mdla@19036000 {
		compatible = "mtk,mdla";
		reg = <0x00 0x19034000 0x00 0x1000 0x00 0x19036000 0x00 0x1000 0x00 0x19035000 0x00 0x1000 0x00 0x19038000 0x00 0x1000 0x00 0x1903a000 0x00 0x1000 0x00 0x19039000 0x00 0x1000 0x00 0x1d000000 0x00 0x100000 0x00 0x19020000 0x00 0x40000>;
		interrupts = <0x00 0x19d 0x04 0x00 0x19e 0x04>;
		phandle = <0x32>;
	};

	apusys_mnoc@1906e000 {
		compatible = "mediatek,apusys_mnoc";
		reg = <0x00 0x1906e000 0x00 0x2000 0x00 0x19001000 0x00 0x1000 0x00 0x19020000 0x00 0x1000 0x00 0x10001000 0x00 0x1000 0x00 0x10215000 0x00 0x1000>;
		interrupts = <0x00 0x196 0x04>;
	};

	apusys_reviser@19021000 {
		compatible = "mediatek,apusys_reviser";
		reg = <0x00 0x19021000 0x00 0x1000 0x00 0x1d800000 0x00 0x200000 0x00 0x1d000000 0x00 0x100000 0x00 0x19001000 0x00 0x1000>;
		interrupts = <0x00 0x196 0x04>;
		iommus = <0xb9 0x2a2>;
	};

	apusys_devapc@19064000 {
		compatible = "mediatek,mt6893-apusys_devapc";
		reg = <0x00 0x19064000 0x00 0x1000>;
		interrupts = <0x00 0x196 0x04>;
	};

	apusys_power {
		compatible = "mediatek,apusys_power";
		reg = <0x00 0x190f0000 0x00 0x1000 0x00 0x190f1000 0x00 0x1000 0x00 0x19029000 0x00 0x1000>;
		reg-names = "apusys_rpc\0apusys_pcu\0apusys_vcore";
		vvpu-supply = <0xba>;
		vmdla-supply = <0xbb>;
		vsram_apu-supply = <0xbc>;
		vcore-supply = <0x4b>;
		clocks = <0x3a 0x0d 0x3a 0x0e 0x3a 0x0f 0x3a 0x10 0x3a 0x13 0x3a 0x14 0x3a 0x15 0xbd 0x03 0xbd 0x02 0xbd 0x01 0xbe 0x03 0xbe 0x02 0xbe 0x01 0xbf 0x03 0xbf 0x02 0xbf 0x01 0xc0 0x01 0xc0 0x02 0xc0 0x03 0xc0 0x04 0xc0 0x05 0xc0 0x06 0xc0 0x07 0xc0 0x08 0xc0 0x09 0xc0 0x0a 0xc0 0x0b 0xc0 0x0c 0xc0 0x0d 0xc0 0x0e 0xc0 0x0f 0xc1 0x01 0xc1 0x02 0xc1 0x03 0xc1 0x04 0xc1 0x05 0xc1 0x06 0xc1 0x07 0xc1 0x08 0xc1 0x09 0xc1 0x0a 0xc1 0x0b 0xc1 0x0c 0xc1 0x0d 0xc1 0x0e 0xc1 0x0f 0x6b 0x01 0x6b 0x02 0x6b 0x03 0x6b 0x04 0x6b 0x05 0x6b 0x06 0x6b 0x07 0x6b 0x08 0x6b 0x09 0x6b 0x0a 0x6b 0x0b 0x6b 0x0c 0x6b 0x0d 0x6b 0x0e 0x6b 0x0f 0x6b 0x10 0x6b 0x11 0xc2 0x01 0xc2 0x02 0xc2 0x03 0xc2 0x04 0x3b 0x3a 0x4d 0x3a 0x4e 0x3a 0x62 0x3a 0x6b 0x3a 0x6c 0x3a 0x7b 0x3a 0x79 0x3a 0x76 0x3a 0x73 0x3a 0x6a 0x3a 0x65 0x3a 0x61 0x3a 0x60 0x3a 0x55 0x3a 0x4c 0x3a 0x4b 0x3a 0x7e 0x3a 0x92 0x3a 0x7d 0x9f 0x10 0x55 0x1d>;
		clock-names = "clk_top_dsp_sel\0clk_top_dsp1_sel\0clk_top_dsp2_sel\0clk_top_dsp3_sel\0clk_top_dsp6_sel\0clk_top_dsp7_sel\0clk_top_ipu_if_sel\0clk_apu_core0_jtag_cg\0clk_apu_core0_axi_m_cg\0clk_apu_core0_apu_cg\0clk_apu_core1_jtag_cg\0clk_apu_core1_axi_m_cg\0clk_apu_core1_apu_cg\0clk_apu_core2_jtag_cg\0clk_apu_core2_axi_m_cg\0clk_apu_core2_apu_cg\0clk_apu_mdla0_cg_b0\0clk_apu_mdla0_cg_b1\0clk_apu_mdla0_cg_b2\0clk_apu_mdla0_cg_b3\0clk_apu_mdla0_cg_b4\0clk_apu_mdla0_cg_b5\0clk_apu_mdla0_cg_b6\0clk_apu_mdla0_cg_b7\0clk_apu_mdla0_cg_b8\0clk_apu_mdla0_cg_b9\0clk_apu_mdla0_cg_b10\0clk_apu_mdla0_cg_b11\0clk_apu_mdla0_cg_b12\0clk_apu_mdla0_apb_cg\0clk_apu_mdla0_axi_m_cg\0clk_apu_mdla1_cg_b0\0clk_apu_mdla1_cg_b1\0clk_apu_mdla1_cg_b2\0clk_apu_mdla1_cg_b3\0clk_apu_mdla1_cg_b4\0clk_apu_mdla1_cg_b5\0clk_apu_mdla1_cg_b6\0clk_apu_mdla1_cg_b7\0clk_apu_mdla1_cg_b8\0clk_apu_mdla1_cg_b9\0clk_apu_mdla1_cg_b10\0clk_apu_mdla1_cg_b11\0clk_apu_mdla1_cg_b12\0clk_apu_mdla1_apb_cg\0clk_apu_mdla1_axi_m_cg\0clk_apu_conn_ahb_cg\0clk_apu_conn_axi_cg\0clk_apu_conn_isp_cg\0clk_apu_conn_cam_adl_cg\0clk_apu_conn_img_adl_cg\0clk_apu_conn_emi_26m_cg\0clk_apu_conn_vpu_udi_cg\0clk_apu_conn_edma_0_cg\0clk_apu_conn_edma_1_cg\0clk_apu_conn_edmal_0_cg\0clk_apu_conn_edmal_1_cg\0clk_apu_conn_mnoc_cg\0clk_apu_conn_tcm_cg\0clk_apu_conn_md32_cg\0clk_apu_conn_iommu_0_cg\0clk_apu_conn_iommu_1_cg\0clk_apu_conn_md32_32k_cg\0clk_apusys_vcore_ahb_cg\0clk_apusys_vcore_axi_cg\0clk_apusys_vcore_adl_cg\0clk_apusys_vcore_qos_cg\0clk_top_clk26m\0clk_top_mainpll_d4_d2\0clk_top_mainpll_d4_d4\0clk_top_univpll_d4_d2\0clk_top_univpll_d6_d2\0clk_top_univpll_d6_d4\0clk_top_mmpll_d7\0clk_top_mmpll_d6\0clk_top_mmpll_d5\0clk_top_mmpll_d4\0clk_top_univpll_d6\0clk_top_univpll_d5\0clk_top_univpll_d4\0clk_top_univpll_d3\0clk_top_mainpll_d6\0clk_top_mainpll_d4\0clk_top_mainpll_d3\0clk_top_tvdpll_ck\0clk_top_tvdpll_mainpll_d2_ck\0clk_top_apupll_ck\0clk_apmixed_apupll_rate\0mtcmos_scp_sys_vpu";
	};

	edma0@19027000 {
		compatible = "mtk,edma-sub";
		reg = <0x00 0x19027000 0x00 0x1000>;
		interrupts = <0x00 0x19f 0x04>;
		phandle = <0x33>;
	};

	edma1@19028000 {
		compatible = "mtk,edma-sub";
		reg = <0x00 0x19028000 0x00 0x1000>;
		interrupts = <0x00 0x1a0 0x04>;
		phandle = <0x34>;
	};

	edma {
		compatible = "mtk,edma";
		sub_nr = <0x02>;
		mediatek,edma-sub = <0x33 0x34>;
		phandle = <0x1c5>;
	};

	vpu_core0@19030000 {
		compatible = "mediatek,vpu_core0";
		reg = <0x00 0x19030000 0x00 0x1000 0x00 0x1d100000 0x00 0x40000 0x00 0x1d140000 0x00 0x30000 0x00 0xd190000 0x00 0x4000>;
		interrupts = <0x00 0x1a3 0x04>;
		id = <0x00>;
		reset-vector = <0x7da00000 0x100000 0x00>;
		main-prog = <0x7db00000 0x300000 0x100000>;
		kernel-lib = <0x7de00000 0x500000 0xffffffff>;
		work-buf = <0x00 0x12000 0xffffffff>;
		iommus = <0xb9 0x2a0>;
		phandle = <0x2f>;
	};

	vpu_core1@19031000 {
		compatible = "mediatek,vpu_core1";
		reg = <0x00 0x19031000 0x00 0x1000 0x00 0x1d200000 0x00 0x40000 0x00 0x1d240000 0x00 0x30000 0x00 0xd194000 0x00 0x4000>;
		interrupts = <0x00 0x1a4 0x04>;
		id = <0x01>;
		reset-vector = <0x7e300000 0x100000 0x400000>;
		main-prog = <0x7e400000 0x300000 0x500000>;
		kernel-lib = <0x7e700000 0x500000 0xffffffff>;
		work-buf = <0x00 0x12000 0xffffffff>;
		iommus = <0xb9 0x2a0>;
		phandle = <0x30>;
	};

	vpu_core2@19032000 {
		compatible = "mediatek,vpu_core2";
		reg = <0x00 0x19032000 0x00 0x1000 0x00 0x1d300000 0x00 0x40000 0x00 0x1d340000 0x00 0x30000 0x00 0xd198000 0x00 0x4000>;
		interrupts = <0x00 0x1a5 0x04>;
		id = <0x02>;
		reset-vector = <0x7ec00000 0x100000 0x800000>;
		main-prog = <0x7ed00000 0x300000 0x900000>;
		kernel-lib = <0x7f000000 0x500000 0xffffffff>;
		work-buf = <0x00 0x12000 0xffffffff>;
		iommus = <0xb9 0x2a0>;
		phandle = <0x31>;
	};

	iommu {
		compatible = "mediatek,ion";
		iommus = <0xa0 0x0e>;
		phandle = <0x1c6>;
	};

	pseudo_m4u {
		compatible = "mediatek,mt-pseudo_m4u";
		iommus = <0xa0 0x0e>;
	};

	pseudo_m4u-larb0 {
		compatible = "mediatek,mt-pseudo_m4u-port";
		mediatek,larbid = <0x00>;
		iommus = <0xa0 0x00 0xa0 0x01 0xa0 0x02 0xa0 0x03 0xa0 0x04 0xa0 0x05 0xa0 0x06 0xa0 0x07 0xa0 0x08 0xa0 0x09 0xa0 0x0a 0xa0 0x0b 0xa0 0x0c 0xa0 0x0d 0xa0 0x0e>;
	};

	pseudo_m4u-larb1 {
		compatible = "mediatek,mt-pseudo_m4u-port";
		mediatek,larbid = <0x01>;
		iommus = <0xa0 0x20 0xa0 0x21 0xa0 0x22 0xa0 0x23 0xa0 0x24 0xa0 0x25 0xa0 0x26 0xa0 0x27 0xa0 0x28 0xa0 0x29 0xa0 0x2a 0xa0 0x2b 0xa0 0x2c 0xa0 0x2d 0xa0 0x2e>;
	};

	pseudo_m4u-larb2 {
		compatible = "mediatek,mt-pseudo_m4u-port";
		mediatek,larbid = <0x02>;
		iommus = <0xc3 0x40 0xc3 0x41 0xc3 0x42 0xc3 0x43 0xc3 0x44 0xc3 0x45>;
	};

	pseudo_m4u-larb3 {
		compatible = "mediatek,mt-pseudo_m4u-port";
		mediatek,larbid = <0x03>;
		iommus = <0xc3 0x60 0xc3 0x61 0xc3 0x62 0xc3 0x63 0xc3 0x64 0xc3 0x65>;
	};

	pseudo_m4u-larb4 {
		compatible = "mediatek,mt-pseudo_m4u-port";
		mediatek,larbid = <0x04>;
		iommus = <0xc3 0x80 0xc3 0x81 0xc3 0x82 0xc3 0x83 0xc3 0x84 0xc3 0x85 0xc3 0x86 0xc3 0x87 0xc3 0x88 0xc3 0x89 0xc3 0x8a>;
	};

	pseudo_m4u-larb5 {
		compatible = "mediatek,mt-pseudo_m4u-port";
		mediatek,larbid = <0x05>;
		iommus = <0xa0 0xa0 0xa0 0xa1 0xa0 0xa2 0xa0 0xa3 0xa0 0xa4 0xa0 0xa5 0xa0 0xa6 0xa0 0xa7>;
	};

	pseudo_m4u-larb7 {
		compatible = "mediatek,mt-pseudo_m4u-port";
		mediatek,larbid = <0x07>;
		iommus = <0xa0 0xe0 0xa0 0xe1 0xa0 0xe2 0xa0 0xe3 0xa0 0xe4 0xa0 0xe5 0xa0 0xe6 0xa0 0xe7 0xa0 0xe8 0xa0 0xe9 0xa0 0xea 0xa0 0xeb 0xa0 0xec 0xa0 0xed 0xa0 0xee 0xa0 0xef 0xa0 0xf0 0xa0 0xf1 0xa0 0xf2 0xa0 0xf3 0xa0 0xf4 0xa0 0xf5 0xa0 0xf6 0xa0 0xf7 0xa0 0xf8 0xa0 0xf9 0xa0 0xfa>;
	};

	pseudo_m4u-larb8 {
		compatible = "mediatek,mt-pseudo_m4u-port";
		mediatek,larbid = <0x08>;
		iommus = <0xc3 0x100 0xc3 0x101 0xc3 0x102 0xc3 0x103 0xc3 0x104 0xc3 0x105 0xc3 0x106 0xc3 0x107 0xc3 0x108 0xc3 0x109 0xc3 0x10a 0xc3 0x10b 0xc3 0x10c 0xc3 0x10d 0xc3 0x10e 0xc3 0x10f 0xc3 0x110 0xc3 0x111 0xc3 0x112 0xc3 0x113 0xc3 0x114 0xc3 0x115 0xc3 0x116 0xc3 0x117 0xc3 0x118 0xc3 0x119 0xc3 0x11a>;
	};

	pseudo_m4u-larb9 {
		compatible = "mediatek,mt-pseudo_m4u-port";
		mediatek,larbid = <0x09>;
		iommus = <0xc3 0x120 0xc3 0x121 0xc3 0x122 0xc3 0x123 0xc3 0x124 0xc3 0x125 0xc3 0x126 0xc3 0x127 0xc3 0x128 0xc3 0x129 0xc3 0x12a 0xc3 0x12b 0xc3 0x12c 0xc3 0x12d 0xc3 0x12e 0xc3 0x12f 0xc3 0x130 0xc3 0x131 0xc3 0x132 0xc3 0x133 0xc3 0x134 0xc3 0x135 0xc3 0x136 0xc3 0x137 0xc3 0x138 0xc3 0x139 0xc3 0x13a 0xc3 0x13b 0xc3 0x13c>;
	};

	pseudo_m4u-larb11 {
		compatible = "mediatek,mt-pseudo_m4u-port";
		mediatek,larbid = <0x0b>;
		iommus = <0xa0 0x160 0xa0 0x161 0xa0 0x162 0xa0 0x163 0xa0 0x164 0xa0 0x165 0xa0 0x166 0xa0 0x167 0xa0 0x168 0xa0 0x169 0xa0 0x16a 0xa0 0x16b 0xa0 0x16c 0xa0 0x16d 0xa0 0x16e 0xa0 0x16f 0xa0 0x170 0xa0 0x171 0xa0 0x172 0xa0 0x173 0xa0 0x174 0xa0 0x175 0xa0 0x176 0xa0 0x177 0xa0 0x178 0xa0 0x179 0xa0 0x17a 0xa0 0x17b 0xa0 0x17c>;
	};

	pseudo_m4u-larb13 {
		compatible = "mediatek,mt-pseudo_m4u-port";
		mediatek,larbid = <0x0d>;
		iommus = <0xc3 0x1a0 0xc3 0x1a1 0xc3 0x1a2 0xc3 0x1a3 0xc3 0x1a4 0xc3 0x1a5 0xc3 0x1a6 0xc3 0x1a7 0xc3 0x1a8 0xc3 0x1a9 0xc3 0x1aa 0xc3 0x1ab>;
	};

	pseudo_m4u-larb14 {
		compatible = "mediatek,mt-pseudo_m4u-port";
		mediatek,larbid = <0x0e>;
		iommus = <0xa0 0x1c0 0xa0 0x1c1 0xa0 0x1c2 0xa0 0x1c3 0xa0 0x1c4 0xa0 0x1c5>;
	};

	pseudo_m4u-larb16 {
		compatible = "mediatek,mt-pseudo_m4u-port";
		mediatek,larbid = <0x10>;
		iommus = <0xc3 0x200 0xc3 0x201 0xc3 0x202 0xc3 0x203 0xc3 0x204 0xc3 0x205 0xc3 0x206 0xc3 0x207 0xc3 0x208 0xc3 0x209 0xc3 0x20a 0xc3 0x20b 0xc3 0x20c 0xc3 0x20d 0xc3 0x20e 0xc3 0x20f 0xc3 0x210>;
	};

	pseudo_m4u-larb17 {
		compatible = "mediatek,mt-pseudo_m4u-port";
		mediatek,larbid = <0x11>;
		iommus = <0xa0 0x220 0xa0 0x221 0xa0 0x222 0xa0 0x223 0xa0 0x224 0xa0 0x225 0xa0 0x226 0xa0 0x227 0xa0 0x228 0xa0 0x229 0xa0 0x22a 0xa0 0x22b 0xa0 0x22c 0xa0 0x22d 0xa0 0x22e 0xa0 0x22f 0xa0 0x230>;
	};

	pseudo_m4u-larb18 {
		compatible = "mediatek,mt-pseudo_m4u-port";
		mediatek,larbid = <0x12>;
		iommus = <0xc3 0x240 0xc3 0x241 0xc3 0x242 0xc3 0x243 0xc3 0x244 0xc3 0x245 0xc3 0x246 0xc3 0x247 0xc3 0x248 0xc3 0x249 0xc3 0x24a 0xc3 0x24b 0xc3 0x24c 0xc3 0x24d 0xc3 0x24e 0xc3 0x24f 0xc3 0x250>;
	};

	pseudo_m4u-larb19 {
		compatible = "mediatek,mt-pseudo_m4u-port";
		mediatek,larbid = <0x13>;
		iommus = <0xa0 0x260 0xa0 0x261 0xa0 0x262 0xa0 0x263>;
	};

	pseudo_m4u-larb20 {
		compatible = "mediatek,mt-pseudo_m4u-port";
		mediatek,larbid = <0x14>;
		iommus = <0xa0 0x280 0xa0 0x281 0xa0 0x282 0xa0 0x283 0xa0 0x284 0xa0 0x285>;
	};

	pseudo_m4u-ccu-node {
		compatible = "mediatek,mt-pseudo_m4u-port";
		mediatek,larbid = <0x17>;
		iommus = <0xc3 0x2e0>;
	};

	pseudo_m4u-ccu-larb {
		compatible = "mediatek,mt-pseudo_m4u-port";
		mediatek,larbid = <0x1c>;
		iommus = <0xc3 0x2c0>;
	};

	pseudo_m4u-vpu-code {
		compatible = "mediatek,mt-pseudo_m4u-port";
		mediatek,larbid = <0x19>;
		iommus = <0xb9 0x2a0>;
	};

	pseudo_m4u-vpu-data {
		compatible = "mediatek,mt-pseudo_m4u-port";
		mediatek,larbid = <0x1a>;
		iommus = <0xc4 0x2a1>;
	};

	pseudo_m4u-vpu-vlm {
		compatible = "mediatek,mt-pseudo_m4u-port";
		mediatek,larbid = <0x1b>;
		iommus = <0xb9 0x2a2>;
	};

	pseudo_m4u-misc-disp {
		compatible = "mediatek,mt-pseudo_m4u-port";
		mediatek,larbid = <0x18>;
		iommus = <0xa0 0x0e>;
	};

	audio@11210000 {
		compatible = "mediatek,audio\0syscon";
		reg = <0x00 0x11210000 0x00 0x2000>;
		#clock-cells = <0x01>;
		mediatek,btcvsd_snd = <0xc5>;
		phandle = <0xc6>;
	};

	mt6885-afe-pcm@11210000 {
		compatible = "mediatek,mt6885-sound";
		reg = <0x00 0x11210000 0x00 0x2000>;
		interrupts = <0x00 0xca 0x04>;
		topckgen = <0x3a>;
		apmixed = <0x9f>;
		infracfg_ao = <0x3c>;
		clocks = <0xc6 0x01 0xc6 0x08 0xc6 0x09 0xc6 0x07 0xc6 0x16 0xc6 0x02 0xc6 0x03 0xc6 0x05 0xc6 0x04 0xc6 0x06 0xc6 0x0a 0xc6 0x0b 0xc6 0x13 0xc6 0x14 0xc6 0x15 0xc6 0x17 0xc6 0x18 0xc6 0x19 0xc6 0x1a 0xc6 0x1b 0x55 0x15 0x3c 0x2e 0x3c 0x39 0x3a 0x20 0x3a 0x21 0x3a 0x4e 0x3a 0x34 0x3a 0x70 0x3a 0x35 0x3a 0x71 0x3a 0x30 0x3a 0x9d 0x3a 0x31 0x3a 0xa0 0x3a 0xa4 0x3a 0xa5 0x3a 0xa6 0x3a 0xa7 0x3a 0xa8 0x3a 0xa9 0x3a 0xaa 0x3a 0xab 0x3a 0xac 0x3a 0xad 0x3a 0xae 0x3a 0xaf 0x3a 0xb0 0x3a 0xb1 0x3a 0xb2 0x3a 0xb3 0x3a 0xb4 0x3a 0xb5 0x3a 0xb6 0x3a 0xb7 0x3a 0xb8 0x3a 0x3d 0x3b>;
		clock-names = "aud_afe_clk\0aud_dac_clk\0aud_dac_predis_clk\0aud_adc_clk\0aud_adda6_adc_clk\0aud_apll22m_clk\0aud_apll24m_clk\0aud_apll1_tuner_clk\0aud_apll2_tuner_clk\0aud_tdm_clk\0aud_tml_clk\0aud_nle\0aud_dac_hires_clk\0aud_adc_hires_clk\0aud_adc_hires_tml\0aud_adda6_adc_hires_clk\0aud_3rd_dac_clk\0aud_3rd_dac_predis_clk\0aud_3rd_dac_tml\0aud_3rd_dac_hires_clk\0scp_sys_audio\0aud_infra_clk\0aud_infra_26m_clk\0top_mux_audio\0top_mux_audio_int\0top_mainpll_d4_d4\0top_mux_aud_1\0top_apll1_ck\0top_mux_aud_2\0top_apll2_ck\0top_mux_aud_eng1\0top_apll1_d4\0top_mux_aud_eng2\0top_apll2_d4\0top_i2s0_m_sel\0top_i2s1_m_sel\0top_i2s2_m_sel\0top_i2s3_m_sel\0top_i2s4_m_sel\0top_i2s5_m_sel\0top_i2s6_m_sel\0top_i2s7_m_sel\0top_i2s8_m_sel\0top_i2s9_m_sel\0top_apll12_div0\0top_apll12_div1\0top_apll12_div2\0top_apll12_div3\0top_apll12_div4\0top_apll12_divb\0top_apll12_div5\0top_apll12_div6\0top_apll12_div7\0top_apll12_div8\0top_apll12_div9\0top_mux_audio_h\0top_clk26m_clk";
		pinctrl-names = "aud_clk_mosi_off\0aud_clk_mosi_on\0aud_dat_mosi_off\0aud_dat_mosi_on\0aud_dat_miso_off\0aud_dat_miso_on\0vow_dat_miso_off\0vow_dat_miso_on\0vow_clk_miso_off\0vow_clk_miso_on\0aud_nle_mosi_off\0aud_nle_mosi_on\0aud_dat_miso2_off\0aud_dat_miso2_on\0aud_gpio_i2s0_off\0aud_gpio_i2s0_on\0aud_gpio_i2s1_off\0aud_gpio_i2s1_on\0aud_gpio_i2s2_off\0aud_gpio_i2s2_on\0aud_gpio_i2s3_off\0aud_gpio_i2s3_on\0aud_gpio_i2s5_off\0aud_gpio_i2s5_on\0aud_gpio_i2s6_off\0aud_gpio_i2s6_on\0aud_gpio_i2s7_off\0aud_gpio_i2s7_on\0aud_gpio_i2s8_off\0aud_gpio_i2s8_on\0aud_gpio_i2s9_off\0aud_gpio_i2s9_on\0aud_dat_mosi_ch34_off\0aud_dat_mosi_ch34_on\0aud_dat_miso_ch34_off\0aud_dat_miso_ch34_on";
		pinctrl-0 = <0xc7>;
		pinctrl-1 = <0xc8>;
		pinctrl-2 = <0xc9>;
		pinctrl-3 = <0xca>;
		pinctrl-4 = <0xcb>;
		pinctrl-5 = <0xcc>;
		pinctrl-6 = <0xcd>;
		pinctrl-7 = <0xce>;
		pinctrl-8 = <0xcf>;
		pinctrl-9 = <0xd0>;
		pinctrl-10 = <0xd1>;
		pinctrl-11 = <0xd2>;
		pinctrl-12 = <0xd3>;
		pinctrl-13 = <0xd4>;
		pinctrl-14 = <0xd5>;
		pinctrl-15 = <0xd6>;
		pinctrl-16 = <0xd7>;
		pinctrl-17 = <0xd8>;
		pinctrl-18 = <0xd9>;
		pinctrl-19 = <0xda>;
		pinctrl-20 = <0xdb>;
		pinctrl-21 = <0xdc>;
		pinctrl-22 = <0xdd>;
		pinctrl-23 = <0xde>;
		pinctrl-24 = <0xdf>;
		pinctrl-25 = <0xe0>;
		pinctrl-26 = <0xe1>;
		pinctrl-27 = <0xe2>;
		pinctrl-28 = <0xe3>;
		pinctrl-29 = <0xe4>;
		pinctrl-30 = <0xe5>;
		pinctrl-31 = <0xe6>;
		pinctrl-32 = <0xe7>;
		pinctrl-33 = <0xe8>;
		pinctrl-34 = <0xe9>;
		pinctrl-35 = <0xea>;
		phandle = <0xec>;
	};

	mt6359_snd {
		compatible = "mediatek,mt6359-sound";
		mediatek,pwrap-regmap = <0x53>;
		always_pull_low_off = <0x01>;
		phandle = <0xeb>;
	};

	sound {
		compatible = "mediatek,mt6885-mt6359-sound";
		mediatek,audio-codec = <0xeb>;
		mediatek,platform = <0xec>;
		mediatek,snd_audio_dsp = <0xed>;
		mtk_spk_i2s_out = <0x03>;
		mtk_spk_i2s_in = <0x00>;
		phandle = <0x1c7>;

		mediatek,speaker-codec {
			sound-dai = <0xee>;
		};
	};

	snd_audio_dsp {
		compatible = "mediatek,snd_audio_dsp";
		mtk_dsp_voip = <0x1f 0xffffffff 0xffffffff 0xffffffff 0x30000>;
		mtk_dsp_primary = <0x01 0xffffffff 0xffffffff 0xffffffff 0x30000>;
		mtk_dsp_offload = <0x00 0xffffffff 0xffffffff 0xffffffff 0x400000>;
		mtk_dsp_deep = <0x01 0xffffffff 0xffffffff 0xffffffff 0x30000>;
		mtk_dsp_playback = <0x01 0x04 0xffffffff 0x14 0x30000>;
		mtk_dsp_music = <0x01 0xffffffff 0xffffffff 0xffffffff 0x00>;
		mtk_dsp_capture1 = <0x01 0xffffffff 0x0d 0x13 0x20000>;
		mtk_dsp_a2dp = <0x01 0xffffffff 0xffffffff 0xffffffff 0x40000>;
		mtk_dsp_dataprovider = <0x00 0xffffffff 0x0f 0xffffffff 0x30000>;
		mtk_dsp_call_final = <0x00 0x00 0x10 0x14 0x18000>;
		mtk_dsp_fast = <0x01 0xffffffff 0xffffffff 0xffffffff 0x30000>;
		mtk_dsp_ktv = <0x01 0x08 0x12 0xffffffff 0x10000>;
		mtk_dsp_capture_raw = <0x01 0xffffffff 0xffffffff 0xffffffff 0x20000>;
		mtk_dsp_fm = <0x01 0xffffffff 0x10 0xffffffff 0x10000>;
		mtk_dsp_ver = <0x01>;
		swdsp_smartpa_process_enable = <0x00>;
		mtk_dsp_mem_afe = <0x01 0x40000>;
		phandle = <0xed>;
	};

	audio_sram@11212000 {
		compatible = "mediatek,audio_sram";
		reg = <0x00 0x11212000 0x00 0x18000>;
		prefer_mode = <0x00>;
		mode_size = <0x12000 0x18000>;
		block_size = <0x1000>;
	};

	snd_scp_ultra {
		compatible = "mediatek,snd_scp_ultra";
		scp_ultra_dl_memif_id = <0x07>;
		scp_ultra_ul_memif_id = <0x0f>;
		phandle = <0x1c8>;
	};

	mtk-btcvsd-snd@18830000 {
		compatible = "mediatek,mtk-btcvsd-snd";
		reg = <0x00 0x18830000 0x00 0x2000 0x00 0x18840000 0x00 0x20000>;
		interrupts = <0x00 0x175 0x04>;
		mediatek,infracfg = <0x3c>;
		mediatek,offset = <0xf00 0x800 0x140 0x144 0x148>;
		disable_write_silence = <0x01>;
		phandle = <0xc5>;
	};

	mt_soc_playback_offload {
		compatible = "mediatek,mt_soc_offload_common";
	};

	slbc {
		compatible = "mediatek,slbc";
		status = "enable";
		phandle = <0x1c9>;
	};

	mmsram@1f005000 {
		compatible = "mediatek,mmsram";
		reg = <0x00 0x1f005000 0x00 0x1000 0x00 0x1e000000 0x00 0x160000>;
		interrupts = <0x00 0x1ef 0x04>;
		clocks = <0x55 0x13 0x6a 0x22 0x6a 0x25 0x6a 0x29 0x6a 0x2b 0x6a 0x21>;
		clock-names = "scp_mdp\0mdp_apmcu_gals\0mdp_smi0\0mdp_smi1\0mdp_smi2\0mdp_mmsysram";
	};

	irtx_pwm {
		compatible = "mediatek,irtx-pwm";
		pwm_ch = <0x03>;
		pwm_data_invert = <0x00>;
		phandle = <0x1ca>;
	};

	mt_charger {
		compatible = "mediatek,mt-charger";
		phandle = <0x1cb>;
	};

	lk_charger {
		compatible = "mediatek,lk_charger";
		enable_anime;
		enable_pd20_reset;
		power_path_support;
		max_charger_voltage = <0x632ea0>;
		fast_charge_voltage = <0x2dc6c0>;
		usb_charger_current = <0x7a120>;
		ac_charger_current = <0x1f47d0>;
		ac_charger_input_current = <0x30d400>;
		non_std_ac_charger_current = <0x7a120>;
		charging_host_charger_current = <0x16e360>;
		ta_ac_charger_current = <0x2dc6c0>;
		pd_charger_current = <0x7a120>;
		temp_t4_threshold = <0x32>;
		temp_t3_threshold = <0x2d>;
		temp_t1_threshold = <0x00>;
		phandle = <0x1cc>;
	};

	charger {
		compatible = "mediatek,charger";
		algorithm_name = "SwitchCharging2";
		enable_type_c;
		power_path_support;
		enable_dynamic_mivr;
		battery_cv = <0x426030>;
		max_charger_voltage = <0x632ea0>;
		min_charger_voltage = <0x4630c0>;
		min_charger_voltage_1 = <0x432380>;
		min_charger_voltage_2 = <0x401640>;
		max_dmivr_charger_current = <0x155cc0>;
		usb_charger_current_suspend = <0x00>;
		usb_charger_current_unconfigured = <0x11170>;
		usb_charger_current_configured = <0x7a120>;
		usb_charger_current = <0x7a120>;
		ac_charger_current = <0x1f47d0>;
		ac_charger_input_current = <0x30d400>;
		non_std_ac_charger_current = <0x7a120>;
		charging_host_charger_current = <0x16e360>;
		apple_1_0a_charger_current = <0x9eb10>;
		apple_2_1a_charger_current = "\0\f5";
		ta_ac_charger_current = <0x2dc6c0>;
		jeita_temp_above_t4_cv = <0x40b280>;
		jeita_temp_t3_to_t4_cv = <0x40b280>;
		jeita_temp_t2_to_t3_cv = <0x423920>;
		jeita_temp_t1_to_t2_cv = <0x40b280>;
		jeita_temp_t0_to_t1_cv = <0x3da540>;
		jeita_temp_below_t0_cv = <0x3da540>;
		temp_t4_thres = <0x32>;
		temp_t4_thres_minus_x_degree = <0x2f>;
		temp_t3_thres = <0x2d>;
		temp_t3_thres_minus_x_degree = <0x27>;
		temp_t2_thres = <0x0a>;
		temp_t2_thres_plus_x_degree = <0x10>;
		temp_t1_thres = <0x00>;
		temp_t1_thres_plus_x_degree = <0x06>;
		temp_t0_thres = <0x00>;
		temp_t0_thres_plus_x_degree = <0x00>;
		temp_neg_10_thres = <0x00>;
		enable_min_charge_temp;
		min_charge_temp = <0x00>;
		min_charge_temp_plus_x_degree = <0x06>;
		max_charge_temp = <0x32>;
		max_charge_temp_minus_x_degree = <0x2f>;
		ta_12v_support;
		ta_9v_support;
		pe_ichg_level_threshold = <0xf4240>;
		ta_ac_12v_input_current = <0x30d400>;
		ta_ac_9v_input_current = <0x30d400>;
		ta_ac_7v_input_current = <0x30d400>;
		pe20_ichg_level_threshold = <0xf4240>;
		ta_start_battery_soc = <0x00>;
		ta_stop_battery_soc = <0x55>;
		high_temp_to_leave_pe40 = <0x2e>;
		high_temp_to_enter_pe40 = <0x27>;
		low_temp_to_leave_pe40 = <0x0a>;
		low_temp_to_enter_pe40 = <0x10>;
		pe40_single_charger_input_current = <0x2dc6c0>;
		pe40_single_charger_current = <0x2dc6c0>;
		pe40_dual_charger_input_current = <0x2dc6c0>;
		pe40_dual_charger_chg1_current = <0x1e8480>;
		pe40_dual_charger_chg2_current = <0x1e8480>;
		pe40_stop_battery_soc = <0x50>;
		pe40_r_cable_1a_lower = <0x240>;
		pe40_r_cable_2a_lower = <0x1b3>;
		pe40_r_cable_3a_lower = <0x125>;
		chg1_ta_ac_charger_current = <0x16e360>;
		chg2_ta_ac_charger_current = <0x16e360>;
		slave_mivr_diff = <0x186a0>;
		dual_polling_ieoc = <0xb71b0>;
		cable_imp_threshold = <0x2bb>;
		vbat_cable_imp_threshold = <0x3b8260>;
		bif_threshold1 = <0x40d990>;
		bif_threshold2 = <0x419ce0>;
		bif_cv_under_threshold2 = <0x43e6d0>;
		pd_vbus_low_bound = <0x4c4b40>;
		pd_vbus_upper_bound = <0x4c4b40>;
		pd_ichg_level_threshold = <0xf4240>;
		pd_stop_battery_soc = <0x50>;
		ibus_err = <0x0e>;
		vsys_watt = <0x4c4b40>;
		phandle = <0x1cd>;
	};

	pd_adapter {
		compatible = "mediatek,pd_adapter";
		adapter_name = "pd_adapter";
		phandle = <0x1ce>;
	};

	rt-pd-manager {
		compatible = "mediatek,rt-pd-manager";
	};

	xiaomi_touch {
		compatible = "xiaomi-touch";
		status = "ok";
		touch,name = "xiaomi-touch";
		phandle = <0x1cf>;
	};

	mt6360_pmu_eint {
		phandle = <0x1d0>;
	};

	cp_qc30 {
		phandle = <0x1d1>;
	};

	usbpd_pm {
		phandle = <0x1d2>;
	};

	pmic_clock_buffer_ctrl {
		compatible = "mediatek,pmic_clock_buffer";
		mediatek,clkbuf-quantity = <0x07>;
		mediatek,clkbuf-config = <0x02 0x01 0x01 0x02 0x00 0x00 0x01>;
		mediatek,clkbuf-output-impedance = <0x06 0x06 0x04 0x06 0x00 0x00 0x04>;
		mediatek,clkbuf-controls-for-desense = <0x00 0x04 0x00 0x04 0x00 0x00 0x00>;
		phandle = <0x1d3>;
	};

	mrdump_ext_rst {
		compatible = "mediatek, mrdump_ext_rst-eint";
		mode = "IRQ";
		status = "okay";
		phandle = <0x1d4>;
	};

	touch {
		compatible = "mediatek,touch";
		phandle = <0x1d5>;
	};

	gamekey {
		compatible = "xm,gamekey";
		phandle = <0x1d6>;
	};

	tcpc_pd {
		phandle = <0x1d7>;
	};

	nfc {
		compatible = "mediatek,nfc-gpio-v2";
		reg = <0x08>;
		gpio-rst = <0x0a>;
		gpio-rst-std = <0x02 0x0a 0x00>;
		gpio-irq = <0x0b>;
		gpio-irq-std = <0x02 0x0b 0x00>;
		phandle = <0x1d8>;
	};

	irq_nfc {
		compatible = "mediatek,irq_nfc-eint";
		reg = <0x08>;
		phandle = <0x1d9>;
	};

	smart_pa {
		phandle = <0x1da>;
	};

	md1_sim1_hot_plug_eint {
		phandle = <0x1db>;
	};

	md1_sim2_hot_plug_eint {
		phandle = <0x1dc>;
	};

	ptp3 {
		compatible = "mediatek,ptp3";
		brisket2_InitPath = <0x10>;
		cttBitEn = <0x0f>;
		cttImax_0 = <0x1ffe>;
		cttImax_1 = <0x1ffe>;
		cttImax_2 = <0x1ffe>;
		cttImax_3 = <0x1ffe>;
		cttTmax_0 = <0xff>;
		cttTmax_1 = <0xff>;
		cttTmax_2 = <0xff>;
		cttTmax_3 = <0xff>;
		cttImaxDelta_0 = <0xc8>;
		cttImaxDelta_1 = <0xc8>;
		cttImaxDelta_2 = <0xc8>;
		cttImaxDelta_3 = <0xc8>;
		cttTmaxDelta_0 = <0x0a>;
		cttTmaxDelta_1 = <0x0a>;
		cttTmaxDelta_2 = <0x0a>;
		cttTmaxDelta_3 = <0x0a>;
		drcc_state = <0x00>;
		drcc0_Vref = <0xff>;
		drcc1_Vref = <0xff>;
		drcc2_Vref = <0xff>;
		drcc3_Vref = <0xff>;
		drcc4_Vref = <0xff>;
		drcc5_Vref = <0xff>;
		drcc6_Vref = <0xff>;
		drcc7_Vref = <0xff>;
		drcc0_Code = <0xff>;
		drcc1_Code = <0xff>;
		drcc2_Code = <0xff>;
		drcc3_Code = <0xff>;
		drcc4_Code = <0xff>;
		drcc5_Code = <0xff>;
		drcc6_Code = <0xff>;
		drcc7_Code = <0xff>;
		drcc4_EdgeSel = <0xff>;
		drcc5_EdgeSel = <0xff>;
		drcc6_EdgeSel = <0xff>;
		drcc7_EdgeSel = <0xff>;
		pdp_state = <0xf2>;
		pdp_state_pinctl = <0x00>;
		dt_state = <0xf1>;
		dt_state_pinctl = <0x00>;
		cinst_doe_init = <0x00>;
		cinst_doe_ls_enable = <0xf0>;
		cinst_doe_ls_period = <0xff>;
		cinst_doe_ls_credit = <0xff>;
		cinst_doe_vx_enable = <0xf0>;
		cinst_doe_vx_period = <0xff>;
		cinst_doe_vx_credit = <0xff>;
		cinst_doe_ls_low_en = <0x00>;
		cinst_doe_ls_low_period = <0xff>;
		cinst_doe_vx_low_en = <0x00>;
		cinst_doe_vx_low_period = <0xff>;
		cinst_doe_ls_const_en = <0x00>;
		cinst_doe_vx_const_en = <0x00>;
		igBitEn = <0xf0>;
		lreBitEn = <0xf0>;
		phandle = <0x1dd>;
	};

	ssusb_ip_sleep {
		compatible = "mediatek,usb_ipsleep";
		interrupt-parent = <0x02>;
		interrupts = <0xdb 0x08 0xdf 0x00>;
		phandle = <0x1de>;
	};

	type_c_port0 {
		mt-dual,supported_modes = <0x00>;
		mt-tcpc,name = "type_c_port0";
		mt-tcpc,role_def = <0x04>;
		mt-tcpc,rp_level = <0x01>;
		mt-tcpc,vconn_supply = <0x01>;
		mt-tcpc,notifier_supply_num = <0x03>;
		mt6360pd,intr_gpio = <0x02 0x18 0x00>;
		mt6360pd,intr_gpio_num = <0x18>;
		mt6360pd,pcb_gpio = <0x02 0x10 0x00>;
		mt6360pd,pcb_gpio_num = <0x10>;
		mt6360pd,pcb_gpio_polarity = <0x00>;
		interrupt-parent = <0x03>;
		interrupts = <0x40 0x00>;
		interrupt-names = "usbid_evt";
		phandle = <0x1df>;

		pd-data {
			pd,vid = <0x29cf>;
			pd,pid = <0x6360>;
			pd,source-cap-ext = <0x636029cf 0x00 0x00 0x00 0x00 0x7000000>;
			pd,mfrs = "RichtekTCPC";
			pd,charging_policy = <0x31>;
			pd,source-pdo-size = <0x01>;
			pd,source-pdo-data = <0x19096>;
			pd,sink-pdo-size = <0x01>;
			pd,sink-pdo-data = <0x190c8>;
			pd,id-vdo-size = <0x06>;
			pd,id-vdo-data = <0xd54029cf 0x00 0x63600000 0x41800000 0x00 0x21800000>;
			bat,nr = <0x01>;

			bat-info0 {
				bat,vid = <0x29cf>;
				bat,pid = <0x6360>;
				bat,mfrs = "bat1";
				bat,design_cap = <0xbb8>;
			};
		};

		dpm_caps {
			local_dr_power;
			local_dr_data;
			local_usb_comm;
			local_no_suspend;
			local_vconn_supply;
			attemp_enter_dp_mode;
			attemp_discover_cable;
			attemp_discover_id;
			pr_check = <0x00>;
			dr_check = <0x00>;
		};

		displayport {
			1st_connection = "dfp_d";
			2nd_connection = "dfp_d";
			signal,dp_v13;
			typec,receptacle;

			ufp_d {
			};

			dfp_d {
				pin_assignment,mode_c;
				pin_assignment,mode_d;
				pin_assignment,mode_e;
			};
		};
	};

	trusty {
		compatible = "android,trusty-smc-v1";
		ranges;
		#address-cells = <0x02>;
		#size-cells = <0x02>;
		tee-id = <0x00>;
		tee-name = "trusty";

		mtee {
			compatible = "mediatek,trusty-mtee-v1";
		};

		gz-main {
			compatible = "mediatek,trusty-gz";
		};

		trusty-irq {
			compatible = "android,trusty-irq-v1";
			ppi-interrupt-parent = <0x01>;
		};

		trusty-virtio {
			compatible = "android,trusty-virtio-v1";
		};

		trusty-gz-log {
			compatible = "android,trusty-gz-log-v1";
		};
	};

	nebula {
		compatible = "android,nebula-smc-v1";
		ranges;
		#address-cells = <0x02>;
		#size-cells = <0x02>;
		tee-id = <0x01>;
		tee-name = "nebula";

		nebula-virtio {
			compatible = "android,nebula-virtio-v1";
		};

		nebula-irq {
			compatible = "android,nebula-irq-v1";
			ppi-interrupt-parent = <0x01>;
		};

		nebula-gz-log {
			compatible = "android,nebula-gz-log-v1";
		};
	};

	__symbols__ {
		mt6360_pmu = "/mt6360_pmu_dts";
		adc = "/mt6360_pmu_dts/adc";
		mt6360_pmic = "/mt6360_pmic_dts";
		mt6360_ldo = "/mt6360_ldo_dts";
		mt_pmic_vmc_ldo_reg = "/mt6360_ldo_dts/ldo1";
		mt_pmic_vtp_ldo_reg = "/mt6360_ldo_dts/ldo2";
		mt_pmic_vfp_ldo_reg = "/mt6360_ldo_dts/ldo3";
		mt_pmic_vmch_ldo_reg = "/mt6360_ldo_dts/ldo5";
		chosen = "/chosen";
		cpu0 = "/cpus/cpu@000";
		cpu1 = "/cpus/cpu@001";
		cpu2 = "/cpus/cpu@002";
		cpu3 = "/cpus/cpu@003";
		cpu4 = "/cpus/cpu@100";
		cpu5 = "/cpus/cpu@101";
		cpu6 = "/cpus/cpu@102";
		cpu7 = "/cpus/cpu@200";
		doe_dvfs_cl0 = "/cpus/cpu-map/cluster0/doe";
		doe_dvfs_cl1 = "/cpus/cpu-map/cluster1/doe";
		doe_dvfs_cl2 = "/cpus/cpu-map/cluster2/doe";
		cpuoff_l = "/cpus/idle-states/cpuoff_l";
		cpuoff_b = "/cpus/idle-states/cpuoff_b";
		clusteroff_l = "/cpus/idle-states/clusteroff_l";
		clusteroff_b = "/cpus/idle-states/clusteroff_b";
		mcusysoff = "/cpus/idle-states/mcusysoff";
		s2idle = "/cpus/idle-states/s2idle";
		mtk_lpm = "/mtk_lpm";
		lpm_sysram = "/mtk_lpm/lpm_sysram@0011b500";
		edge_keypad = "/mtk_lpm/irq-remain-list/edge_keypad";
		edge_mdwdt = "/mtk_lpm/irq-remain-list/edge_mdwdt";
		level_vpu_core0 = "/mtk_lpm/irq-remain-list/level_vpu_core0";
		level_vpu_core1 = "/mtk_lpm/irq-remain-list/level_vpu_core1";
		level_vpu_core2 = "/mtk_lpm/irq-remain-list/level_vpu_core2";
		level_mtk_mdla0 = "/mtk_lpm/irq-remain-list/level_mtk_mdla0";
		level_mtk_mdla1 = "/mtk_lpm/irq-remain-list/level_mtk_mdla1";
		level_edma0 = "/mtk_lpm/irq-remain-list/level_edma0";
		level_edma1 = "/mtk_lpm/irq-remain-list/level_edma1";
		level_mali0 = "/mtk_lpm/irq-remain-list/level_mali0";
		level_mali1 = "/mtk_lpm/irq-remain-list/level_mali1";
		level_mali2 = "/mtk_lpm/irq-remain-list/level_mali2";
		level_mali3 = "/mtk_lpm/irq-remain-list/level_mali3";
		level_mali4 = "/mtk_lpm/irq-remain-list/level_mali4";
		level_i2c0 = "/mtk_lpm/irq-remain-list/level_i2c0";
		level_bt = "/mtk_lpm/irq-remain-list/level_bt";
		level_btif_tx = "/mtk_lpm/irq-remain-list/level_btif_tx";
		level_btif_rx = "/mtk_lpm/irq-remain-list/level_btif_rx";
		bus26m = "/mtk_lpm/resource-ctrl-list/bus26m";
		infra = "/mtk_lpm/resource-ctrl-list/infra";
		syspll = "/mtk_lpm/resource-ctrl-list/syspll";
		dram_s0 = "/mtk_lpm/resource-ctrl-list/dram_s0";
		dram_s1 = "/mtk_lpm/resource-ctrl-list/dram_s1";
		rc_bus26m = "/mtk_lpm/constraint-list/rc_bus26m";
		rc_syspll = "/mtk_lpm/constraint-list/rc_syspll";
		rc_dram = "/mtk_lpm/constraint-list/rc_dram";
		cpupm_sysram = "/cpupm-sysram@0011b000";
		mcusys_ctrl = "/mcusys-ctrl@0c53a000";
		reserved_memory = "/reserved-memory";
		wifi_mem = "/reserved-memory/wifi-reserve-memory";
		gic = "/interrupt-controller";
		clk_null = "/clocks/clk_null";
		clk26m = "/clocks/clk26m";
		clk12m = "/clocks/clk12m";
		clk32k = "/clocks/clk32k";
		topckgen = "/topckgen@10000000";
		infracfg_ao = "/infracfg_ao@10001000";
		dcm = "/dcm@10001000";
		scpsys = "/scpsys@10001000";
		btif = "/btif@1100c000";
		iocfg_rm = "/iocfg_rm@11c20000";
		iocfg_bm = "/iocfg_bm@11d10000";
		iocfg_lm = "/iocfg_lm@11e20000";
		iocfg_lb = "/iocfg_lb@11e70000";
		iocfg_rt = "/iocfg_rt@11ea0000";
		iocfg_lt = "/iocfg_lt@11f20000";
		iocfg_tm = "/iocfg_tm@11f30000";
		eint = "/apirq@1000b000";
		gpio = "/gpio@10005000";
		pio = "/pinctrl";
		pinctrl_state_mode_idle = "/pinctrl/pinctrl_state_mode_idle";
		pinctrl_state_mode_spi = "/pinctrl/pinctrl_state_mode_spi";
		aud_clk_mosi_off = "/pinctrl/aud_clk_mosi_off";
		aud_clk_mosi_on = "/pinctrl/aud_clk_mosi_on";
		aud_dat_mosi_off = "/pinctrl/aud_dat_mosi_off";
		aud_dat_mosi_on = "/pinctrl/aud_dat_mosi_on";
		aud_dat_mosi_ch34_off = "/pinctrl/aud_dat_mosi_ch34_off";
		aud_dat_mosi_ch34_on = "/pinctrl/aud_dat_mosi_ch34_on";
		aud_dat_miso_off = "/pinctrl/aud_dat_miso_off";
		aud_dat_miso_on = "/pinctrl/aud_dat_miso_on";
		aud_dat_miso_ch34_off = "/pinctrl/aud_dat_miso_ch34_off";
		aud_dat_miso_ch34_on = "/pinctrl/aud_dat_miso_ch34_on";
		vow_dat_miso_off = "/pinctrl/vow_dat_miso_off";
		vow_dat_miso_on = "/pinctrl/vow_dat_miso_on";
		vow_clk_miso_off = "/pinctrl/vow_clk_miso_off";
		vow_clk_miso_on = "/pinctrl/vow_clk_miso_on";
		aud_nle_mosi_off = "/pinctrl/aud_nle_mosi_off";
		aud_nle_mosi_on = "/pinctrl/aud_nle_mosi_on";
		aud_dat_miso2_off = "/pinctrl/aud_dat_miso2_off";
		aud_dat_miso2_on = "/pinctrl/aud_dat_miso2_on";
		aud_gpio_i2s0_off = "/pinctrl/aud_gpio_i2s0_off";
		aud_gpio_i2s0_on = "/pinctrl/aud_gpio_i2s0_on";
		aud_gpio_i2s1_off = "/pinctrl/aud_gpio_i2s1_off";
		aud_gpio_i2s1_on = "/pinctrl/aud_gpio_i2s1_on";
		aud_gpio_i2s2_off = "/pinctrl/aud_gpio_i2s2_off";
		aud_gpio_i2s2_on = "/pinctrl/aud_gpio_i2s2_on";
		aud_gpio_i2s3_off = "/pinctrl/aud_gpio_i2s3_off";
		aud_gpio_i2s3_on = "/pinctrl/aud_gpio_i2s3_on";
		aud_gpio_i2s5_off = "/pinctrl/aud_gpio_i2s5_off";
		aud_gpio_i2s5_on = "/pinctrl/aud_gpio_i2s5_on";
		aud_gpio_i2s6_off = "/pinctrl/aud_gpio_i2s6_off";
		aud_gpio_i2s6_on = "/pinctrl/aud_gpio_i2s6_on";
		aud_gpio_i2s7_off = "/pinctrl/aud_gpio_i2s7_off";
		aud_gpio_i2s7_on = "/pinctrl/aud_gpio_i2s7_on";
		aud_gpio_i2s8_off = "/pinctrl/aud_gpio_i2s8_off";
		aud_gpio_i2s8_on = "/pinctrl/aud_gpio_i2s8_on";
		aud_gpio_i2s9_off = "/pinctrl/aud_gpio_i2s9_off";
		aud_gpio_i2s9_on = "/pinctrl/aud_gpio_i2s9_on";
		nfc_default = "/pinctrl/nfc_default";
		nfc_int_active = "/pinctrl/nfc_int_active";
		nfc_int_suspend = "/pinctrl/nfc_int_suspend";
		nfc_enable_active = "/pinctrl/nfc_enable_active";
		nfc_enable_suspend = "/pinctrl/nfc_enable_suspend";
		msdc0_pins_default = "/pinctrl/msdc0@default";
		msdc0_pins_hs400 = "/pinctrl/msdc0@hs400";
		msdc0_pins_hs200 = "/pinctrl/msdc0@hs200";
		msdc0_register_setting_default = "/pinctrl/msdc0@register_default";
		msdc1_pins_default = "/pinctrl/msdc1@default";
		msdc1_pins_sdr104 = "/pinctrl/msdc1@sdr104";
		msdc1_pins_sdr50 = "/pinctrl/msdc1@sdr50";
		msdc1_pins_ddr50 = "/pinctrl/msdc1@ddr50";
		msdc1_register_setting_default = "/pinctrl/msdc1@register_default";
		msdc0 = "/msdc@11230000";
		msdc1 = "/msdc@11240000";
		spmtwam = "/spmtwam@10006000";
		toprgu = "/toprgu@10007000";
		apmixed = "/apmixed@1000c000";
		pwrap = "/pwrap@10026000";
		main_pmic = "/pwrap@10026000/mt6359-pmic";
		pmic_oc_debug = "/pwrap@10026000/mt6359-pmic/pmic-oc-debug";
		pmic = "/pwrap@10026000/mt6359-pmic/mt-pmic";
		pmic_auxadc = "/pwrap@10026000/mt6359-pmic/mt635x-auxadc";
		mt6359regulator = "/pwrap@10026000/mt6359-pmic/mt6359regulator";
		mt_pmic_vs1_buck_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/buck_vs1";
		mt_pmic_vgpu11_buck_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/buck_vgpu11";
		mt_pmic_vmodem_buck_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/buck_vmodem";
		mt_pmic_vpu_buck_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/buck_vpu";
		mt_pmic_vcore_buck_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/buck_vcore";
		mt_pmic_vs2_buck_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/buck_vs2";
		mt_pmic_vpa_buck_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/buck_vpa";
		mt_pmic_vproc2_buck_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/buck_vproc2";
		mt_pmic_vproc1_buck_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/buck_vproc1";
		mt_pmic_vaud18_ldo_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/ldo_vaud18";
		mt_pmic_vsim1_ldo_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/ldo_vsim1";
		mt_pmic_vibr_ldo_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/ldo_vibr";
		mt_pmic_vrf12_ldo_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/ldo_vrf12";
		mt_pmic_vusb_ldo_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/ldo_vusb";
		mt_pmic_vsram_proc2_ldo_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/ldo_vsram_proc2";
		mt_pmic_vio18_ldo_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/ldo_vio18";
		mt_pmic_vcamio_ldo_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/ldo_vcamio";
		mt_pmic_vcn18_ldo_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/ldo_vcn18";
		mt_pmic_vfe28_ldo_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/ldo_vfe28";
		mt_pmic_vcn13_ldo_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/ldo_vcn13";
		mt_pmic_vcn33_1_bt_ldo_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/ldo_vcn33_1_bt";
		mt_pmic_vcn33_1_wifi_ldo_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/ldo_vcn33_1_wifi";
		mt_pmic_vaux18_ldo_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/ldo_vaux18";
		mt_pmic_vsram_others_ldo_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/ldo_vsram_others";
		mt_pmic_vefuse_ldo_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/ldo_vefuse";
		mt_pmic_vxo22_ldo_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/ldo_vxo22";
		mt_pmic_vrfck_ldo_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/ldo_vrfck";
		mt_pmic_vbif28_ldo_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/ldo_vbif28";
		mt_pmic_vio28_ldo_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/ldo_vio28";
		mt_pmic_vemc_ldo_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/ldo_vemc";
		mt_pmic_vcn33_2_bt_ldo_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/ldo_vcn33_2_bt";
		mt_pmic_vcn33_2_wifi_ldo_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/ldo_vcn33_2_wifi";
		mt_pmic_va12_ldo_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/ldo_va12";
		mt_pmic_va09_ldo_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/ldo_va09";
		mt_pmic_vrf18_ldo_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/ldo_vrf18";
		mt_pmic_vsram_md_ldo_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/ldo_vsram_md";
		mt_pmic_vufs_ldo_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/ldo_vufs";
		mt_pmic_vm18_ldo_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/ldo_vm18";
		mt_pmic_vbbck_ldo_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/ldo_vbbck";
		mt_pmic_vsram_proc1_ldo_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/ldo_vsram_proc1";
		mt_pmic_vsim2_ldo_reg = "/pwrap@10026000/mt6359-pmic/mt6359regulator/ldo_vsim2";
		mt6359_rtc = "/pwrap@10026000/mt6359-pmic/mt6359_rtc";
		mt6359_misc = "/pwrap@10026000/mt6359-pmic/mt6359_misc";
		pwraph = "/pwraphal@10026000";
		keypad = "/kp@10010000";
		dvfsrc = "/dvfsrc@10012000";
		boot_dramboost = "/boot_dramboost";
		dpmaif = "/dpmaif@10014000";
		mddriver = "/mddriver";
		radio_md_cfg = "/radio_md_cfg";
		md_auxadc = "/md_auxadc";
		gpio_usage_mapping = "/gpio_usage_mapping";
		adsp_common = "/adsp_common@10800000";
		adsp_core0 = "/adsp_core0@10820000";
		adsp_core1 = "/adsp_core1@10850000";
		mcucfg = "/mcucfg@0c530000";
		iommu0 = "/m4u@1411a000";
		iommu1 = "/m4u@1f027000";
		iommu2 = "/m4u@19010000";
		iommu3 = "/m4u@19015000";
		iommu0_bank1 = "/m4u@1411b000";
		iommu0_bank2 = "/m4u@1411c000";
		iommu0_bank3 = "/m4u@1411d000";
		iommu1_bank1 = "/m4u@1f028000";
		iommu1_bank2 = "/m4u@1f029000";
		iommu1_bank3 = "/m4u@1f02a000";
		iommu2_bank1 = "/m4u@19011000";
		iommu2_bank2 = "/m4u@19012000";
		iommu2_bank3 = "/m4u@19013000";
		iommu3_bank1 = "/m4u@19016000";
		iommu3_bank2 = "/m4u@19017000";
		iommu3_bank3 = "/m4u@19018000";
		iommu0_sec = "/m4u@1411e000";
		iommu1_sec = "/m4u@1f02b000";
		iommu2_sec = "/m4u@19014000";
		iommu3_sec = "/m4u@19019000";
		hwrng = "/hwrng";
		timer = "/timer";
		emicen = "/emicen@10219000";
		upower = "/upower";
		dvfsp = "/dvfsp@0011bc00";
		mt_cpufreq = "/mt_cpufreq";
		cpumssv = "/cpumssv";
		gce_clock = "/gce_clock@10228000";
		gce_mbox = "/gce_mbox@10228000";
		gce_mbox_sec = "/gce_mbox_sec@10228000";
		emichn = "/emichn@10235000";
		apdma = "/dma-controller@11000a80";
		apuart0 = "/serial@11002000";
		apuart1 = "/serial@11003000";
		usb0 = "/usb3@11200000";
		usbphy0 = "/usbphy";
		mtu3_0 = "/mtu3_0@11200000";
		xhci0 = "/usb_xhci@11200000";
		usb0phy = "/usb0phy@11e40000";
		extcon_usb = "/extcon_usb";
		mmc0 = "/mmc@11230000";
		mmc_fixed_3v3 = "/fixedregulator@0";
		mmc_fixed_1v8_io = "/fixedregulator@1";
		ufshci = "/ufshci@11270000";
		mdp_gce_clock = "/mdp_gce_clock@10318000";
		gce_mbox_m = "/gce_mbox_m@10318000";
		gce_mbox_m_sec = "/gce_mbox_m_sec@10318000";
		scp = "/scp@10700000";
		dfd_mcu = "/dfd@10200b00";
		dfd_cache = "/dfd_cache";
		ses = "/ses";
		brisket = "/brisket";
		credit_didt = "/credit_didt";
		eem_fsm = "/eem_fsm@11278000";
		eemgpu_fsm = "/eemgpu_fsm@1100b000";
		tboard_thermistor1 = "/thermal-sensor1";
		tboard_thermistor2 = "/thermal-sensor2";
		tboard_thermistor3 = "/thermal-sensor3";
		tboard_thermistor4 = "/thermal-sensor4";
		tboard_thermistor5 = "/thermal-sensor5";
		tboard_thermistor6 = "/thermal-sensor6";
		auxadc = "/auxadc@11001000";
		mali = "/mali@13000000";
		gpufreq = "/gpufreq";
		ged = "/ged";
		g3d_config = "/g3d_config@13fbf000";
		mdpsys_config = "/mdpsys_config@1f000000";
		mdp_mutex = "/mdp_mutex@1f001000";
		mdp_rdma0 = "/mdp_rdma0@1f006000";
		mdp_rdma1 = "/mdp_rdma1@1f007000";
		mdp_rdma2 = "/mdp_rdma2@1f008000";
		mdp_rdma3 = "/mdp_rdma3@1f009000";
		mdp_fg0 = "/mdp_fg0@1f00a000";
		mdp_fg1 = "/mdp_fg1@1f00b000";
		mdp_aal0 = "/mdp_aal0@1f00c000";
		mdp_aal1 = "/mdp_aal1@1f00d000";
		mdp_aal2 = "/mdp_aal2@1f00e000";
		mdp_aal3 = "/mdp_aal3@1f00f000";
		mdp_hdr0 = "/mdp_hdr0@1f010000";
		mdp_hdr1 = "/mdp_hdr1@1f011000";
		mdp_rsz0 = "/mdp_rsz0@1f012000";
		mdp_rsz1 = "/mdp_rsz1@1f013000";
		mdp_rsz2 = "/mdp_rsz2@1f014000";
		mdp_rsz3 = "/mdp_rsz3@1f015000";
		mdp_wrot0 = "/mdp_wrot0@1f016000";
		mdp_wrot1 = "/mdp_wrot1@1f017000";
		mdp_wrot2 = "/mdp_wrot2@1f018000";
		mdp_wrot3 = "/mdp_wrot3@1f019000";
		mdp_tdshp0 = "/mdp_tdshp0@1f01a000";
		mdp_tdshp1 = "/mdp_tdshp1@1f01b000";
		mdp_tdshp2 = "/mdp_tdshp2@1f01c000";
		mdp_tdshp3 = "/mdp_tdshp3@1f01d000";
		mdp_tcc0 = "/mdp_tcc0@1f01e000";
		mdp_tcc1 = "/mdp_tcc1@1f01f000";
		mdp_tcc2 = "/mdp_tcc2@1f010000";
		mdp_tcc3 = "/mdp_tcc3@1f011000";
		mdp_color0 = "/mdp_color0@1f02c000";
		mdp_color1 = "/mdp_color1@1f02d000";
		mtkfb = "/mtkfb";
		disp_pwm = "/disp_pwm0@1100e000";
		disp_ovl0 = "/disp_ovl@14000000";
		disp_ovl0_2l = "/disp_ovl@14001000";
		disp_ovl2_2l = "/disp_ovl@14002000";
		disp_rdma0 = "/disp_rdma@14003000";
		disp_rdma4 = "/disp_rdma@14005000";
		disp_wdma0 = "/disp_wdma@14006000";
		disp_color0 = "/disp_color@14007000";
		disp_ccorr0 = "/disp_ccorr@14008000";
		disp_aal0 = "/disp_aal@14009000";
		disp_gamma0 = "/disp_gamma@1400a000";
		disp_dither0 = "/disp_dither@1400b000";
		disp_rsz0 = "/disp_rsz@1400c000";
		disp_postmask0 = "/disp_postmask@1400d000";
		dsi0 = "/dsi@1400e000";
		dsi_te = "/dsi_te";
		mdp_aal4 = "/mdp_aal4@14010000";
		disp_merge0 = "/disp_merge@14015000";
		disp_ovl1 = "/disp_ovl@14100000";
		disp_ovl1_2l = "/disp_ovl@14101000";
		disp_ovl3_2l = "/disp_ovl@14102000";
		disp_rdma1 = "/disp_rdma@14103000";
		disp_rdma5 = "/disp_rdma@14105000";
		disp_wdma1 = "/disp_wdma@14106000";
		disp_color1 = "/disp_color@14107000";
		disp_ccorr1 = "/disp_ccorr@14108000";
		disp_aal1 = "/disp_aal@14109000";
		disp_gamma1 = "/disp_gamma@1410a000";
		disp_dither1 = "/disp_dither@1410b000";
		disp_rsz1 = "/disp_rsz@1410c000";
		disp_postmask1 = "/disp_postmask@1410d000";
		dsi1 = "/dsi@1410e000";
		mdp_aal5 = "/mdp_aal5@14110000";
		disp_merge1 = "/disp_merge@14115000";
		dispsys_config = "/dispsys_config@14116000";
		disp_mutex0 = "/disp_mutex@14117000";
		smi_larb0 = "/smi_larb0@14118000";
		smi_larb1 = "/smi_larb1@14119000";
		smi_common = "/smi_common@1411f000";
		mdp_smi_common = "/mdp_smi_common@1f002000";
		smi_larb2 = "/smi_larb2@1f003000";
		smi_larb3 = "/smi_larb3@1f004000";
		disp_dsc_wrap = "/disp_dsc_wrap@14124000";
		dp_intf = "/dp_intf@14125000";
		dp_tx = "/dp_tx@14800000";
		mipi_tx_config0 = "/mipi_tx_config@11e50000";
		mipi_tx_config1 = "/mipi_tx_config@11e60000";
		kd_camera_hw1 = "/kd_camera_hw1@1a004000";
		camsys = "/camsys@1a000000";
		smi_larb13 = "/smi_larb13@1a001000";
		smi_larb14 = "/smi_larb14@1a002000";
		smi_larb15 = "/smi_larb15@1a003000";
		smi_larb16 = "/smi_larb16@1a00f000";
		smi_larb17 = "/smi_larb17@1a010000";
		smi_larb18 = "/smi_larb18@1a011000";
		camsys_rawa = "/camsys_rawa@1a04f000";
		camsys_rawb = "/camsys_rawb@1a06f000";
		camsys_rawc = "/camsys_rawc@1a08f000";
		cam1 = "/cam1@1a030000";
		cam2 = "/cam2@1a050000";
		cam3 = "/cam3@1a070000";
		imgsys_config = "/imgsys_config@15020000";
		camera_af_hw_node = "/camera_af_hw_node";
		flashlight_core = "/flashlight_core";
		flashlights_mt6360 = "/flashlights_mt6360";
		smi_larb9 = "/smi_larb9@1502e000";
		imgsys2_config = "/imgsys2_config@15820000";
		smi_larb11 = "/smi_larb11@1582e000";
		venc_gcon = "/venc_gcon@17000000";
		smi_larb7 = "/smi_larb7@17010000";
		venc_c1_gcon = "/venc_c1_gcon@17800000";
		smi_larb8 = "/smi_larb8@17810000";
		vcu = "/vcu@16000000";
		vdec_gcon = "/vdec_gcon@1602f000";
		smi_larb5 = "/smi_larb5@1600d000";
		vdec_soc_gcon = "/vdec_soc_gcon@1600f000";
		vdec = "/vdec@16020000";
		smi_larb4 = "/smi_larb4@1602e000";
		bt = "/bt@18000000";
		consys = "/consys@18000000";
		wifi = "/wifi@18000000";
		fm = "/fm@18000000";
		gps = "/gps@18C00000";
		ipesys_config = "/ipesys_config@1b000000";
		hcp = "/hcp@0";
		smi_larb20 = "/smi_larb20@1b00f000";
		smi_larb19 = "/smi_larb19@1b10f000";
		odm = "/odm";
		memory_ssmr_features = "/memory-ssmr-features";
		imp_iic_wrap_c = "/imp_iic_wrap_c@11008000";
		imp_iic_wrap_e = "/imp_iic_wrap_e@11cb2000";
		imp_iic_wrap_n = "/imp_iic_wrap_n@11f02000";
		imp_iic_wrap_s = "/imp_iic_wrap_s@11d05000";
		spi0 = "/spi0@1100a000";
		spi1 = "/spi1@11010000";
		spi2 = "/spi2@11012000";
		spi3 = "/spi3@11013000";
		spi4 = "/spi4@11018000";
		spi5 = "/spi5@11019000";
		spi6 = "/spi6@1101d000";
		spi7 = "/spi7@1101e000";
		i2c_common = "/i2c_common";
		i2c0 = "/i2c0@11015000";
		i2c1 = "/i2c1@11D00000";
		i2c2 = "/i2c2@11D01000";
		i2c3 = "/i2c3@11CB0000";
		i2c4 = "/i2c4@11D02000";
		i2c5 = "/i2c5@11F00000";
		i2c6 = "/i2c6@11F01000";
		ext_buck_vmddr_mtk = "/i2c6@11F01000/ext_buck_vmddr@51";
		ext_buck_vufs12 = "/i2c6@11F01000/ext_buck_vufs12@56";
		speaker_amp = "/i2c6@11F01000/speaker_amp@34";
		i2c7 = "/i2c7@11D03000";
		i2c8 = "/i2c8@11D04000";
		i2c9 = "/i2c9@11CB1000";
		i2c10 = "/i2c10@11017000";
		i2c11 = "/i2c11@1101A000";
		i2c12 = "/i2c12@1101B000";
		i2c13 = "/i2c13@11007000";
		goodix_fp = "/fingerprint";
		accdet = "/accdet";
		bat_gm30 = "/battery";
		spmi_bus = "/spmi@10027000";
		mt6315_6 = "/spmi@10027000/mt6315@6";
		mt6315_6_regulator = "/spmi@10027000/mt6315@6/mt6315_6_regulator";
		mt6315_6_vbuck1 = "/spmi@10027000/mt6315@6/mt6315_6_regulator/6_vbuck1";
		mt6315_6_vbuck3 = "/spmi@10027000/mt6315@6/mt6315_6_regulator/6_vbuck3";
		mt6315_6_vbuck4 = "/spmi@10027000/mt6315@6/mt6315_6_regulator/6_vbuck4";
		mt6315_7 = "/spmi@10027000/mt6315@7";
		mt6315_7_regulator = "/spmi@10027000/mt6315@7/mt6315_7_regulator";
		mt6315_7_vbuck1 = "/spmi@10027000/mt6315@7/mt6315_7_regulator/7_vbuck1";
		mt6315_7_vbuck3 = "/spmi@10027000/mt6315@7/mt6315_7_regulator/7_vbuck3";
		mt6315_7_vbuck4 = "/spmi@10027000/mt6315@7/mt6315_7_regulator/7_vbuck4";
		mt6315_3 = "/spmi@10027000/mt6315@3";
		mt6315_3_regulator = "/spmi@10027000/mt6315@3/mt6315_3_regulator";
		mt6315_3_vbuck1 = "/spmi@10027000/mt6315@3/mt6315_3_regulator/3_vbuck1";
		mt6315_3_vbuck3 = "/spmi@10027000/mt6315@3/mt6315_3_regulator/3_vbuck3";
		mt6315_3_vbuck4 = "/spmi@10027000/mt6315@3/mt6315_3_regulator/3_vbuck4";
		apu0 = "/apu0@19030000";
		apu1 = "/apu1@19031000";
		apu2 = "/apu1@19032000";
		apu_vcore = "/apu_vcore@19029000";
		apu_conn = "/apu_conn@19020000";
		apu_mdla0 = "/apu_mdla0@19034000";
		apu_mdla1 = "/apu_mdla1@19038000";
		mtk_mdla = "/mdla@19036000";
		edma0 = "/edma0@19027000";
		edma1 = "/edma1@19028000";
		edma = "/edma";
		vpu_core0 = "/vpu_core0@19030000";
		vpu_core1 = "/vpu_core1@19031000";
		vpu_core2 = "/vpu_core2@19032000";
		ion = "/iommu";
		audio = "/audio@11210000";
		afe = "/mt6885-afe-pcm@11210000";
		mt6359_snd = "/mt6359_snd";
		sound = "/sound";
		snd_audio_dsp = "/snd_audio_dsp";
		snd_scp_ultra = "/snd_scp_ultra";
		btcvsd_snd = "/mtk-btcvsd-snd@18830000";
		slbc = "/slbc";
		irtx_pwm = "/irtx_pwm";
		mt_charger = "/mt_charger";
		lk_charger = "/lk_charger";
		charger = "/charger";
		pd_adapter = "/pd_adapter";
		xiaomi_touch = "/xiaomi_touch";
		subpmic_pmu_eint = "/mt6360_pmu_eint";
		cp_qc30 = "/cp_qc30";
		usbpd_pm = "/usbpd_pm";
		pmic_clock_buffer_ctrl = "/pmic_clock_buffer_ctrl";
		mrdump_ext_rst = "/mrdump_ext_rst";
		touch = "/touch";
		gamekey = "/gamekey";
		tcpc_pd = "/tcpc_pd";
		nfc = "/nfc";
		irq_nfc = "/irq_nfc";
		smart_pa = "/smart_pa";
		md1_sim1_hot_plug_eint = "/md1_sim1_hot_plug_eint";
		md1_sim2_hot_plug_eint = "/md1_sim2_hot_plug_eint";
		ptp3 = "/ptp3";
		ssusb_ip_sleep = "/ssusb_ip_sleep";
		mt6360_typec = "/type_c_port0";
	};
};
