# do DE2_115.do 
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module fifo
# 
# Top level modules:
# 	fifo
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module fifo_vlg_sample_tst
# -- Compiling module fifo_vlg_check_tst
# -- Compiling module fifo_vlg_vec_tst
# 
# Top level modules:
# 	fifo_vlg_vec_tst
# vsim -L cycloneive_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate -c -voptargs=\"+acc\" -t 1ps -novopt work.fifo_vlg_vec_tst 
# Loading work.fifo_vlg_vec_tst
# Loading work.fifo
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_lcell_comb
# Loading altera_ver.dffeas
# Loading cycloneive_ver.cycloneive_ram_block
# Loading cycloneive_ver.cycloneive_ram_register
# Loading cycloneive_ver.cycloneive_ram_pulse_generator
# Loading work.fifo_vlg_sample_tst
# Loading work.fifo_vlg_check_tst
# Loading altera_ver.PRIM_GDFF_LOW
# ERROR! Vector Mismatch for output port rdata[1] :: @time = 1000000.000 ps
#      Expected value = 00000000
#      Real value = 01001010
# ERROR! Vector Mismatch for output port rdata[3] :: @time = 1000000.000 ps
#      Expected value = 00000000
#      Real value = 01001010
# ERROR! Vector Mismatch for output port rdata[6] :: @time = 1000000.000 ps
#      Expected value = 00000000
#      Real value = 01001010
# ERROR! Vector Mismatch for output port rdata[4] :: @time = 1280000.000 ps
#      Expected value = 00000000
#      Real value = 00111000
# ERROR! Vector Mismatch for output port rdata[5] :: @time = 1280000.000 ps
#      Expected value = 00000000
#      Real value = 00111000
# ERROR! Vector Mismatch for output port rdata[7] :: @time = 1780000.000 ps
#      Expected value = 00000000
#      Real value = 11101010
# ERROR! Vector Mismatch for output port rdata[2] :: @time = 3000000.000 ps
#      Expected value = 00000000
#      Real value = 00011110
# ERROR! Vector Mismatch for output port rdata[0] :: @time = 3560000.000 ps
#      Expected value = 00000000
#      Real value = 00011111
#           8 mismatched vectors : Simulation failed !
# ** Note: $finish    : Waveform1.vwf.vt(345)
#    Time: 5 us  Iteration: 0  Instance: /fifo_vlg_vec_tst/tb_out
