
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003829                       # Number of seconds simulated
sim_ticks                                  3829126000                       # Number of ticks simulated
final_tick                                 3829126000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 138493                       # Simulator instruction rate (inst/s)
host_op_rate                                   182313                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               41081203                       # Simulator tick rate (ticks/s)
host_mem_usage                                 666216                       # Number of bytes of host memory used
host_seconds                                    93.21                       # Real time elapsed on the host
sim_insts                                    12908748                       # Number of instructions simulated
sim_ops                                      16993136                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   3829126000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           89856                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data          161216                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             251072                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        89856                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         89856                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::cpu.inst             1404                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data             2519                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                3923                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst           23466452                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data           42102558                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              65569010                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst      23466452                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         23466452                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst          23466452                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data          42102558                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             65569010                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                        3923                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      3923                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 251072                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  251072                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               294                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               204                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               251                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               237                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               257                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               307                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               264                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               242                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               301                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               414                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              278                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               78                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12               92                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              106                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              282                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              316                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                    3829042500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  3923                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    2415                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1049                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     355                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      98                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          621                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    402.344605                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   239.619113                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   369.506965                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          183     29.47%     29.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          125     20.13%     49.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           60      9.66%     59.26% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           41      6.60%     65.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           39      6.28%     72.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           25      4.03%     76.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           15      2.42%     78.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           14      2.25%     80.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          119     19.16%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          621                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                     52351250                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               125907500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   19615000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     13344.70                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32094.70                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                        65.57                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     65.57                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.51                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.51                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.97                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     3295                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 83.99                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     976049.58                       # Average gap between requests
system.mem_ctrls.pageHitRate                    83.99                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  2406180                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  1271325                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                14679840                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         27044160.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy             27310410                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy               999360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy        94669590                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy        17981760                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy        845136060                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy             1031498685                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            269.382278                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime           3766546500                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE      1283500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      11464000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF   3512195750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN     46823000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT      49727750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN    207632000                       # Time in different power states
system.mem_ctrls_1.actEnergy                  2077740                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  1085370                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                13330380                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         26429520.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             25461900                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy              1760160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy       102911790                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy        11361600                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy        844880820                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy             1029299280                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            268.807890                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime           3768657250                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE      3199500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      11198000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF   3513432750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN     29584000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT      46024000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN    225687750                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED   3829126000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                  961640                       # Number of BP lookups
system.cpu.branchPred.condPredicted            961640                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             37408                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               910340                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                    6400                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                288                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          910340                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             902248                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses             8092                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted         1957                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   3829126000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                     1905603                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      518191                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          1304                       # TLB misses on read requests
system.cpu.dtb.wrMisses                            95                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED   3829126000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   3829126000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                     1039884                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           291                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    76                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON      3829126000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                          7658253                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles            1080750                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                       14280391                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      961640                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             908648                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       6440190                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                   75106                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                 1265                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles          1842                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           14                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles          432                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                   1039697                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  7930                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples            7562046                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.499458                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.262093                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  4215743     55.75%     55.75% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   262994      3.48%     59.23% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   350804      4.64%     63.87% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   154951      2.05%     65.91% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   381506      5.05%     70.96% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                   308664      4.08%     75.04% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                   245370      3.24%     78.29% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                   206118      2.73%     81.01% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                  1435896     18.99%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              7562046                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.125569                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.864706                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   792435                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles               4343546                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                    785863                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles               1602649                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                  37553                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts               17904444                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                  37553                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                  1321975                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  222152                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           3938                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                   1847404                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles               4129024                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts               17766625                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  2206                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                2439580                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                1438511                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  32002                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands            30949853                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              47711211                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups         34531611                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups             17597                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps              29811636                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                  1138217                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                170                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts            144                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   7785975                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads              1918001                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              534336                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads            631910                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           345322                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                   17506866                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 356                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                  17268744                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued              2568                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined          514085                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined       918837                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            280                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       7562046                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.283607                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.461744                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              688637      9.11%      9.11% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             1510157     19.97%     29.08% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             2513874     33.24%     62.32% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             1613071     21.33%     83.65% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              685190      9.06%     92.71% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              309876      4.10%     96.81% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              143396      1.90%     98.71% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7               41650      0.55%     99.26% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               56195      0.74%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         7562046                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   11755     77.52%     77.52% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     77.52% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     77.52% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                    46      0.30%     77.82% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     77.82% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     77.82% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     77.82% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     77.82% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     77.82% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     77.82% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     77.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     77.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     77.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     77.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     77.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     77.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     77.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     77.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     77.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     77.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     77.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     77.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     77.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     77.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     77.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     77.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     77.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     77.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     77.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     77.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     77.82% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   2080     13.72%     91.54% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  1198      7.90%     99.44% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                35      0.23%     99.67% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               50      0.33%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass             14302      0.08%      0.08% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              14813168     85.78%     85.86% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   73      0.00%     85.86% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  3222      0.02%     85.88% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                4395      0.03%     85.91% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     85.91% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     85.91% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     85.91% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     85.91% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     85.91% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     85.91% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     85.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     85.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     85.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     85.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     85.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     85.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     85.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     85.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     85.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     85.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     85.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     85.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     85.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     85.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     85.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     85.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     85.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     85.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     85.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     85.91% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              1907224     11.04%     96.95% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              523695      3.03%     99.98% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead            2204      0.01%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            461      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               17268744                       # Type of FU issued
system.cpu.iq.rate                           2.254919                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                       15164                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.000878                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads           42102678                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes          18006367                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses     17218215                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads               14588                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes              15021                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses         6540                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses               17262295                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                    7311                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads           232933                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads        50714                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses           27                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           86                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores        21676                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads           14                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked           278                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                  37553                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                  136211                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                  6933                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts            17507222                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts             34185                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts               1918001                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts               534336                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                202                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                   1005                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                  5615                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             86                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect          31485                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect         7591                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                39076                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts              17241778                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts               1905560                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             26966                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                      2423744                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   866721                       # Number of branches executed
system.cpu.iew.exec_stores                     518184                       # Number of stores executed
system.cpu.iew.exec_rate                     2.251398                       # Inst execution rate
system.cpu.iew.wb_sent                       17229628                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                      17224755                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                  15173142                       # num instructions producing a value
system.cpu.iew.wb_consumers                  31739366                       # num instructions consuming a value
system.cpu.iew.wb_rate                       2.249175                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.478054                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts          514142                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              76                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             37491                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      7472103                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.274211                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.157098                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       886640     11.87%     11.87% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      2969814     39.75%     51.61% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2      1409288     18.86%     70.47% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       709795      9.50%     79.97% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       314187      4.20%     84.18% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5       321766      4.31%     88.48% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6       197759      2.65%     91.13% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7       279603      3.74%     94.87% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       383251      5.13%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      7472103                       # Number of insts commited each cycle
system.cpu.commit.committedInsts             12908748                       # Number of instructions committed
system.cpu.commit.committedOps               16993136                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                        2379947                       # Number of memory references committed
system.cpu.commit.loads                       1867287                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                     850234                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                       4311                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                  16979079                       # Number of committed integer instructions.
system.cpu.commit.function_calls                 6035                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass        11594      0.07%      0.07% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu         14595990     85.89%     85.96% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult              51      0.00%     85.96% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             2753      0.02%     85.98% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd           2801      0.02%     85.99% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     85.99% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     85.99% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     85.99% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     85.99% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     85.99% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     85.99% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     85.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     85.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     85.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     85.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     85.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     85.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     85.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     85.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     85.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     85.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     85.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     85.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     85.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     85.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     85.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     85.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     85.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     85.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     85.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     85.99% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     85.99% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         1866263     10.98%     96.98% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         512244      3.01%     99.99% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead         1024      0.01%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite          416      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          16993136                       # Class of committed instruction
system.cpu.commit.bw_lim_events                383251                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                     24596130                       # The number of ROB reads
system.cpu.rob.rob_writes                    35105178                       # The number of ROB writes
system.cpu.timesIdled                             825                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           96207                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                    12908748                       # Number of Instructions Simulated
system.cpu.committedOps                      16993136                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.593261                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.593261                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.685600                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.685600                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                 33433517                       # number of integer regfile reads
system.cpu.int_regfile_writes                15830917                       # number of integer regfile writes
system.cpu.fp_regfile_reads                      9971                       # number of floating regfile reads
system.cpu.fp_regfile_writes                     5608                       # number of floating regfile writes
system.cpu.cc_regfile_reads                   8554211                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 14253120                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 4174240                       # number of misc regfile reads
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   3829126000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements              1843                       # number of replacements
system.cpu.dcache.tags.tagsinuse          1009.108821                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             2169620                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              2867                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            756.756191                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            185500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  1009.108821                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.985458                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.985458                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           55                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           40                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          929                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           4370487                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          4370487                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   3829126000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data      1657466                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1657466                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data       512154                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         512154                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data       2169620                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          2169620                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data      2169620                       # number of overall hits
system.cpu.dcache.overall_hits::total         2169620                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data        13682                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         13682                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data          508                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          508                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data        14190                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          14190                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data        14190                       # number of overall misses
system.cpu.dcache.overall_misses::total         14190                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data    860244500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    860244500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data     41582000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     41582000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data    901826500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    901826500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data    901826500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    901826500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data      1671148                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1671148                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data       512662                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       512662                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data      2183810                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      2183810                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data      2183810                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      2183810                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.008187                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.008187                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.000991                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000991                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.006498                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.006498                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.006498                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.006498                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 62874.177752                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 62874.177752                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 81854.330709                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 81854.330709                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 63553.664553                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 63553.664553                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 63553.664553                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 63553.664553                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        13610                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          268                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               220                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               8                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    61.863636                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    33.500000                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks          585                       # number of writebacks
system.cpu.dcache.writebacks::total               585                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data        11318                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        11318                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data            5                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            5                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data        11323                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        11323                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data        11323                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        11323                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data         2364                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         2364                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data          503                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          503                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data         2867                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         2867                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data         2867                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         2867                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data    175000000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    175000000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data     40605000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     40605000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data    215605000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    215605000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data    215605000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    215605000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.001415                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001415                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.000981                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000981                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.001313                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001313                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.001313                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001313                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 74027.072758                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 74027.072758                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 80725.646123                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 80725.646123                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 75202.302058                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 75202.302058                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 75202.302058                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 75202.302058                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   3829126000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED   3829126000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   3829126000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements              1062                       # number of replacements
system.cpu.icache.tags.tagsinuse           507.055519                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1037455                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1573                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            659.539097                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   507.055519                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.990343                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.990343                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          176                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          111                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          224                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2080959                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2080959                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   3829126000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst      1037455                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1037455                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst       1037455                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1037455                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst      1037455                       # number of overall hits
system.cpu.icache.overall_hits::total         1037455                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst         2238                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2238                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst         2238                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2238                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst         2238                       # number of overall misses
system.cpu.icache.overall_misses::total          2238                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst    162618496                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    162618496                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst    162618496                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    162618496                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst    162618496                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    162618496                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst      1039693                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1039693                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst      1039693                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1039693                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst      1039693                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1039693                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.002153                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.002153                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.002153                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.002153                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.002153                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.002153                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 72662.420018                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 72662.420018                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 72662.420018                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 72662.420018                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 72662.420018                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 72662.420018                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         3842                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                54                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    71.148148                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks         1062                       # number of writebacks
system.cpu.icache.writebacks::total              1062                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::cpu.inst          664                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          664                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst          664                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          664                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst          664                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          664                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst         1574                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1574                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst         1574                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1574                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst         1574                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1574                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    122995997                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    122995997                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst    122995997                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    122995997                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst    122995997                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    122995997                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.001514                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001514                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.001514                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001514                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.001514                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001514                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 78142.310673                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 78142.310673                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 78142.310673                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 78142.310673                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 78142.310673                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 78142.310673                       # average overall mshr miss latency
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   3829126000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED   3829126000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.tags.pwrStateResidencyTicks::UNDEFINED   3829126000                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                         0                       # number of replacements
system.l2.tags.tagsinuse                  3512.414106                       # Cycle average of tags in use
system.l2.tags.total_refs                        3405                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      3923                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      0.867958                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::cpu.inst       1091.708877                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data       2420.705229                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::cpu.inst         0.033316                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.073874                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.107190                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          3923                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          160                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          154                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         3609                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.119720                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                     62563                       # Number of tag accesses
system.l2.tags.data_accesses                    62563                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED   3829126000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks          585                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total              585                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks         1054                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             1054                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data                 22                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    22                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst             169                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                169                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data            325                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total               325                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                   169                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                   347                       # number of demand (read+write) hits
system.l2.demand_hits::total                      516                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                  169                       # number of overall hits
system.l2.overall_hits::cpu.data                  347                       # number of overall hits
system.l2.overall_hits::total                     516                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data              481                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 481                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst          1405                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1405                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data         2039                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            2039                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                1405                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data                2520                       # number of demand (read+write) misses
system.l2.demand_misses::total                   3925                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst               1405                       # number of overall misses
system.l2.overall_misses::cpu.data               2520                       # number of overall misses
system.l2.overall_misses::total                  3925                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data     39610500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      39610500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst    118817000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    118817000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data    167965500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    167965500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst     118817000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data     207576000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        326393000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst    118817000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data    207576000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       326393000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks          585                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total          585                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks         1054                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         1054                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data            503                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               503                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst         1574                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           1574                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data         2364                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          2364                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst              1574                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data              2867                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 4441                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst             1574                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data             2867                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                4441                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.956262                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.956262                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.892630                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.892630                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.862521                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.862521                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.892630                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.878968                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.883810                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.892630                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.878968                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.883810                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 82350.311850                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 82350.311850                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 84567.259786                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 84567.259786                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 82376.410005                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 82376.410005                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 84567.259786                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 82371.428571                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 83157.452229                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 84567.259786                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 82371.428571                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 83157.452229                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.ReadSharedReq_mshr_hits::cpu.data            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.l2.demand_mshr_hits::cpu.data                1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   1                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::cpu.data               1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  1                       # number of overall MSHR hits
system.l2.ReadExReq_mshr_misses::cpu.data          481                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            481                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst         1405                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1405                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data         2038                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         2038                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst           1405                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data           2519                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              3924                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst          1405                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data          2519                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             3924                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data     34800500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     34800500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst    104777000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    104777000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data    147512000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    147512000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst    104777000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data    182312500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    287089500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst    104777000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data    182312500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    287089500                       # number of overall MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.956262                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.956262                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.892630                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.892630                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.862098                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.862098                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.892630                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.878619                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.883585                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.892630                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.878619                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.883585                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 72350.311850                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 72350.311850                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 74574.377224                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 74574.377224                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 72380.765456                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 72380.765456                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 74574.377224                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 72374.950377                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 73162.461774                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 74574.377224                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 72374.950377                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 73162.461774                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests          3923                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED   3829126000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               3442                       # Transaction distribution
system.membus.trans_dist::ReadExReq               481                       # Transaction distribution
system.membus.trans_dist::ReadExResp              481                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          3442                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         7846                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total         7846                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   7846                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       251072                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total       251072                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  251072                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              3923                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    3923    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                3923                       # Request fanout histogram
system.membus.reqLayer2.occupancy             4762000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy           20740250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.5                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests         7346                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests         2909                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests           16                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED   3829126000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              3937                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty          585                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         1062                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            1258                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              503                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             503                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          1574                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         2364                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         4209                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side         7577                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 11786                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       168640                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side       220928                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                 389568                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples             4441                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.004503                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.066964                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                   4421     99.55%     99.55% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     20      0.45%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total               4441                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy            5320000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2359500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           4300999                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
