Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Mon May  6 09:37:34 2024
| Host         : DESKTOP-Q80PKEK running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file spartan_7_timing_summary_routed.rpt -pb spartan_7_timing_summary_routed.pb -rpx spartan_7_timing_summary_routed.rpx -warn_on_violation
| Design       : spartan_7
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    7          inf        0.000                      0                    7           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             7 Endpoints
Min Delay             7 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dec[1]
                            (input port)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.119ns  (logic 5.328ns (52.655%)  route 4.791ns (47.345%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L1                                                0.000     0.000 r  dec[1] (IN)
                         net (fo=0)                   0.000     0.000    dec[1]
    L1                   IBUF (Prop_ibuf_I_O)         1.449     1.449 r  dec_IBUF[1]_inst/O
                         net (fo=7, routed)           2.927     4.376    dec_IBUF[1]
    SLICE_X65Y89         LUT4 (Prop_lut4_I0_O)        0.152     4.528 r  seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.864     6.392    seg_OBUF[0]
    B5                   OBUF (Prop_obuf_I_O)         3.728    10.119 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.119    seg[0]
    B5                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dec[1]
                            (input port)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.078ns  (logic 5.343ns (53.013%)  route 4.735ns (46.987%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L1                                                0.000     0.000 r  dec[1] (IN)
                         net (fo=0)                   0.000     0.000    dec[1]
    L1                   IBUF (Prop_ibuf_I_O)         1.449     1.449 r  dec_IBUF[1]_inst/O
                         net (fo=7, routed)           2.928     4.377    dec_IBUF[1]
    SLICE_X65Y89         LUT4 (Prop_lut4_I0_O)        0.152     4.529 r  seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.808     6.336    seg_OBUF[3]
    B7                   OBUF (Prop_obuf_I_O)         3.742    10.078 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.078    seg[3]
    B7                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dec[3]
                            (input port)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.911ns  (logic 5.333ns (53.803%)  route 4.579ns (46.197%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K1                                                0.000     0.000 f  dec[3] (IN)
                         net (fo=0)                   0.000     0.000    dec[3]
    K1                   IBUF (Prop_ibuf_I_O)         1.450     1.450 f  dec_IBUF[3]_inst/O
                         net (fo=7, routed)           2.719     4.169    dec_IBUF[3]
    SLICE_X65Y89         LUT4 (Prop_lut4_I3_O)        0.154     4.323 r  seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.860     6.183    seg_OBUF[6]
    D7                   OBUF (Prop_obuf_I_O)         3.729     9.911 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     9.911    seg[6]
    D7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dec[1]
                            (input port)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.898ns  (logic 5.108ns (51.601%)  route 4.791ns (48.399%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L1                                                0.000     0.000 r  dec[1] (IN)
                         net (fo=0)                   0.000     0.000    dec[1]
    L1                   IBUF (Prop_ibuf_I_O)         1.449     1.449 r  dec_IBUF[1]_inst/O
                         net (fo=7, routed)           2.927     4.376    dec_IBUF[1]
    SLICE_X65Y89         LUT4 (Prop_lut4_I1_O)        0.124     4.500 r  seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.864     6.363    seg_OBUF[2]
    A7                   OBUF (Prop_obuf_I_O)         3.535     9.898 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.898    seg[2]
    A7                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dec[3]
                            (input port)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.682ns  (logic 5.092ns (52.591%)  route 4.590ns (47.409%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K1                                                0.000     0.000 f  dec[3] (IN)
                         net (fo=0)                   0.000     0.000    dec[3]
    K1                   IBUF (Prop_ibuf_I_O)         1.450     1.450 f  dec_IBUF[3]_inst/O
                         net (fo=7, routed)           2.719     4.169    dec_IBUF[3]
    SLICE_X65Y89         LUT4 (Prop_lut4_I3_O)        0.124     4.293 r  seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.871     6.164    seg_OBUF[5]
    C5                   OBUF (Prop_obuf_I_O)         3.518     9.682 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     9.682    seg[5]
    C5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dec[1]
                            (input port)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.680ns  (logic 5.087ns (52.558%)  route 4.592ns (47.442%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L1                                                0.000     0.000 r  dec[1] (IN)
                         net (fo=0)                   0.000     0.000    dec[1]
    L1                   IBUF (Prop_ibuf_I_O)         1.449     1.449 r  dec_IBUF[1]_inst/O
                         net (fo=7, routed)           2.928     4.377    dec_IBUF[1]
    SLICE_X65Y89         LUT4 (Prop_lut4_I0_O)        0.124     4.501 r  seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.664     6.165    seg_OBUF[1]
    D6                   OBUF (Prop_obuf_I_O)         3.515     9.680 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.680    seg[1]
    D6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dec[1]
                            (input port)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.174ns  (logic 5.116ns (55.764%)  route 4.058ns (44.236%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L1                                                0.000     0.000 r  dec[1] (IN)
                         net (fo=0)                   0.000     0.000    dec[1]
    L1                   IBUF (Prop_ibuf_I_O)         1.449     1.449 r  dec_IBUF[1]_inst/O
                         net (fo=7, routed)           2.386     3.835    dec_IBUF[1]
    SLICE_X65Y81         LUT4 (Prop_lut4_I1_O)        0.124     3.959 r  seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.672     5.631    seg_OBUF[4]
    A5                   OBUF (Prop_obuf_I_O)         3.543     9.174 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     9.174    seg[4]
    A5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dec[2]
                            (input port)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.560ns  (logic 1.514ns (59.153%)  route 1.045ns (40.847%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 f  dec[2] (IN)
                         net (fo=0)                   0.000     0.000    dec[2]
    K2                   IBUF (Prop_ibuf_I_O)         0.225     0.225 f  dec_IBUF[2]_inst/O
                         net (fo=7, routed)           0.718     0.944    dec_IBUF[2]
    SLICE_X65Y81         LUT4 (Prop_lut4_I0_O)        0.045     0.989 r  seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.327     1.316    seg_OBUF[4]
    A5                   OBUF (Prop_obuf_I_O)         1.244     2.560 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.560    seg[4]
    A5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dec[3]
                            (input port)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.824ns  (logic 1.479ns (52.364%)  route 1.345ns (47.636%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K1                                                0.000     0.000 f  dec[3] (IN)
                         net (fo=0)                   0.000     0.000    dec[3]
    K1                   IBUF (Prop_ibuf_I_O)         0.218     0.218 f  dec_IBUF[3]_inst/O
                         net (fo=7, routed)           1.014     1.232    dec_IBUF[3]
    SLICE_X65Y89         LUT4 (Prop_lut4_I3_O)        0.045     1.277 r  seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.331     1.608    seg_OBUF[1]
    D6                   OBUF (Prop_obuf_I_O)         1.216     2.824 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.824    seg[1]
    D6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dec[2]
                            (input port)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.839ns  (logic 1.489ns (52.454%)  route 1.350ns (47.546%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 r  dec[2] (IN)
                         net (fo=0)                   0.000     0.000    dec[2]
    K2                   IBUF (Prop_ibuf_I_O)         0.225     0.225 r  dec_IBUF[2]_inst/O
                         net (fo=7, routed)           0.940     1.166    dec_IBUF[2]
    SLICE_X65Y89         LUT4 (Prop_lut4_I2_O)        0.045     1.211 r  seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.409     1.620    seg_OBUF[5]
    C5                   OBUF (Prop_obuf_I_O)         1.219     2.839 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.839    seg[5]
    C5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dec[3]
                            (input port)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.884ns  (logic 1.499ns (51.961%)  route 1.386ns (48.039%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K1                                                0.000     0.000 r  dec[3] (IN)
                         net (fo=0)                   0.000     0.000    dec[3]
    K1                   IBUF (Prop_ibuf_I_O)         0.218     0.218 r  dec_IBUF[3]_inst/O
                         net (fo=7, routed)           0.962     1.180    dec_IBUF[3]
    SLICE_X65Y89         LUT4 (Prop_lut4_I0_O)        0.045     1.225 r  seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.424     1.649    seg_OBUF[2]
    A7                   OBUF (Prop_obuf_I_O)         1.236     2.884 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.884    seg[2]
    A7                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dec[2]
                            (input port)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.930ns  (logic 1.568ns (53.507%)  route 1.362ns (46.493%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K2                                                0.000     0.000 r  dec[2] (IN)
                         net (fo=0)                   0.000     0.000    dec[2]
    K2                   IBUF (Prop_ibuf_I_O)         0.225     0.225 r  dec_IBUF[2]_inst/O
                         net (fo=7, routed)           0.940     1.166    dec_IBUF[2]
    SLICE_X65Y89         LUT4 (Prop_lut4_I2_O)        0.051     1.217 r  seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.422     1.638    seg_OBUF[6]
    D7                   OBUF (Prop_obuf_I_O)         1.292     2.930 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     2.930    seg[6]
    D7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dec[3]
                            (input port)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.932ns  (logic 1.555ns (53.030%)  route 1.377ns (46.970%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K1                                                0.000     0.000 f  dec[3] (IN)
                         net (fo=0)                   0.000     0.000    dec[3]
    K1                   IBUF (Prop_ibuf_I_O)         0.218     0.218 f  dec_IBUF[3]_inst/O
                         net (fo=7, routed)           0.962     1.180    dec_IBUF[3]
    SLICE_X65Y89         LUT4 (Prop_lut4_I3_O)        0.049     1.229 r  seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.415     1.644    seg_OBUF[0]
    B5                   OBUF (Prop_obuf_I_O)         1.288     2.932 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.932    seg[0]
    B5                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dec[3]
                            (input port)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.979ns  (logic 1.567ns (52.593%)  route 1.412ns (47.407%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K1                                                0.000     0.000 f  dec[3] (IN)
                         net (fo=0)                   0.000     0.000    dec[3]
    K1                   IBUF (Prop_ibuf_I_O)         0.218     0.218 f  dec_IBUF[3]_inst/O
                         net (fo=7, routed)           1.014     1.232    dec_IBUF[3]
    SLICE_X65Y89         LUT4 (Prop_lut4_I3_O)        0.046     1.278 r  seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.399     1.676    seg_OBUF[3]
    B7                   OBUF (Prop_obuf_I_O)         1.303     2.979 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.979    seg[3]
    B7                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------





