$date
	Thu Nov 07 20:16:44 2024
$end
$version
	Icarus Verilog
$end
$timescale
	10ps
$end
$scope module testbenchBoton $end
$var wire 1 ! boton $end
$var wire 1 " C4 $end
$var wire 1 # C3 $end
$var wire 1 $ C2 $end
$var wire 1 % C1 $end
$var reg 1 & A $end
$var reg 1 ' B $end
$var reg 1 ( C $end
$var reg 1 ) D $end
$var reg 1 * clk $end
$var reg 1 + enable $end
$var reg 1 , reset $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
1,
0+
0*
0)
0(
0'
0&
x%
x$
x#
x"
x!
$end
#500
1%
0"
0#
0$
1*
#1000
0*
#1200
0,
#1500
1*
#2000
0*
#2200
1!
1+
#2500
1$
0%
1*
#3000
0*
#3500
1#
0$
1*
#4000
0*
#4500
0!
1"
0#
1*
#5000
0*
#5500
1!
1%
0"
1*
#6000
0*
#6500
1$
0%
1*
#7000
0*
#7500
1#
0$
1*
#8000
0*
#8500
0!
1"
0#
1*
#9000
0*
#9500
1!
1%
0"
1*
#10000
0*
#10500
1$
0%
1*
#11000
0*
#11500
1#
0$
1*
#12000
0*
#12500
0!
1"
0#
1*
#13000
0*
#13500
1!
1%
0"
1*
#14000
0*
#14500
1$
0%
1*
#15000
0*
#15500
1#
0$
1*
#16000
0*
#16500
0!
1"
0#
1*
#17000
0*
#17500
1!
1%
0"
1*
#18000
0*
#18500
1$
0%
1*
#19000
0*
#19500
1#
0$
1*
#20000
0*
#20500
0!
1"
0#
1*
#21000
0*
#21500
1!
1%
0"
1*
#22000
0*
#22200
