// Seed: 1542222276
module module_0 (
    output uwire id_0,
    input supply0 id_1,
    input supply0 id_2,
    output wor id_3,
    output wand id_4,
    input supply1 id_5,
    input uwire id_6,
    input wor id_7,
    input tri id_8,
    output supply1 id_9,
    input tri id_10,
    output supply1 id_11,
    output uwire id_12,
    output wand id_13,
    input tri0 id_14,
    output tri0 void id_15,
    output supply0 id_16,
    output wor id_17,
    output wire id_18,
    output uwire id_19,
    input supply0 id_20,
    input wire id_21,
    input wand id_22,
    input supply0 id_23,
    input tri0 id_24,
    input uwire id_25,
    input tri id_26,
    input supply1 id_27,
    input tri0 id_28,
    input tri1 id_29,
    input wand id_30,
    input uwire id_31,
    output wand id_32,
    output uwire id_33,
    output tri id_34,
    input tri1 id_35,
    input wand id_36,
    input supply1 id_37,
    output tri0 id_38,
    output tri1 id_39,
    output tri0 id_40,
    output tri id_41,
    input supply1 id_42,
    input tri0 id_43,
    output wor id_44,
    input tri1 id_45,
    output supply0 id_46,
    input tri0 id_47,
    output wand id_48,
    output wire id_49,
    output wire id_50,
    input tri0 id_51
);
  always #1 @(posedge id_43) #(1) id_34 = 1;
endmodule
module module_1 (
    input uwire id_0,
    input supply1 id_1,
    output tri id_2
);
  logic [7:0][1] id_4;
  wire id_5, id_6, id_7;
  wire id_8, id_9;
  module_0(
      id_2,
      id_1,
      id_1,
      id_2,
      id_2,
      id_1,
      id_0,
      id_1,
      id_0,
      id_2,
      id_1,
      id_2,
      id_2,
      id_2,
      id_1,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_0,
      id_1,
      id_0,
      id_1,
      id_0,
      id_0,
      id_1,
      id_1,
      id_1,
      id_0,
      id_0,
      id_0,
      id_2,
      id_2,
      id_2,
      id_1,
      id_0,
      id_0,
      id_2,
      id_2,
      id_2,
      id_2,
      id_1,
      id_1,
      id_2,
      id_0,
      id_2,
      id_1,
      id_2,
      id_2,
      id_2,
      id_0
  );
  wire id_10;
  assign id_4 = id_8;
endmodule
