fifo4
spi
spi/always_8/if_1/block_2/case_1/if_2/block_1/if_1/block_2
spi/always_8/if_1/block_2/case_1/if_2/block_1/if_1/block_2/stmt_1
spi/always_8/if_1/block_2/case_1/block_1/if_1/block_1
spi/always_8/if_1/block_2/case_1/block_1/if_1/block_1/stmt_2
spi/input_adr_i
spi/input_we_i
spi/input_cyc_i
spi/assign_1_wb_acc
spi/wire_wb_acc
spi/assign_3_wfwe
spi/wire_wfwe
fifo4/input_we
spi/always_8/if_1/block_2/stmt_1
spi/always_8/if_1/block_2/case_1/if_1/block_1
spi/always_8/if_1/block_2/case_1/if_1/block_1/stmt_2
spi/always_2/case_1
spi/always_2/case_1/stmt_2
spi/always_2
spi/wire_spsr
spi/reg_dat_o
fifo4/always_1/if_1/if_1/if_1/stmt_1
fifo4/assign_1_wp_p1
fifo4/wire_wp_p1
spi/always_8/if_1/block_2/case_1/if_2/block_1/if_1
spi/always_8/if_1/block_2/case_1/if_2/block_1
fifo4/reg_wp
fifo4/always_1/if_1
fifo4/always_1
fifo4/always_1/if_1/if_1
fifo4/always_1/if_1/if_1/if_1
fifo4/assign_3_rp_p1
fifo4/wire_rp_p1
fifo4/input_clr
fifo4/always_2/if_1/if_1/if_1/stmt_1
fifo4/input_re
spi/reg_wfre
spi/wire_wfempty
spi/inst_wfifo
fifo4/wire_empty
fifo4/assign_5_empty
fifo4/always_2/if_1
fifo4/always_2
fifo4/reg_rp
fifo4/always_2/if_1/if_1
fifo4/always_2/if_1/if_1/if_1
spi/always_8/if_1/block_2/case_1/block_1/if_1
spi/always_8/if_1/block_2/case_1/block_1
spi/always_8/if_1/block_2/case_1/if_1
spi/always_8/if_1/block_2/case_1/if_2
spi/always_8
spi/reg_state
spi/always_8/if_1
spi/always_8/if_1/block_2
spi/always_8/if_1/block_2/case_1
spi/always_8/if_1/cond
fifo4/always_2/if_1/if_1/if_1/cond
fifo4/always_1/if_1/if_1/if_1/cond
spi/always_2/case_1/cond
spi/assign_3_wfwe/expr_1
spi/assign_3_wfwe/expr_1/expr_1
spi/inst_wfifo/expr_1
fifo4/assign_5_empty/expr_1/expr_1
fifo4/assign_5_empty/expr_1
fifo4/assign_3_rp_p1/expr_1
spi/always_8/if_1/block_2/case_1/cond
