
---------- Begin Simulation Statistics ----------
final_tick                               1514832660000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 105939                       # Simulator instruction rate (inst/s)
host_mem_usage                                 703348                       # Number of bytes of host memory used
host_op_rate                                   106249                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 13560.65                       # Real time elapsed on the host
host_tick_rate                              111707998                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1436596993                       # Number of instructions simulated
sim_ops                                    1440800753                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.514833                       # Number of seconds simulated
sim_ticks                                1514832660000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            87.444845                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              185905522                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           212597462                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         25684178                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        278216542                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          24224835                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       25624066                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses         1399231                       # Number of indirect misses.
system.cpu0.branchPred.lookups              354888830                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      2190231                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       2100280                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts         14915848                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 329545653                       # Number of branches committed
system.cpu0.commit.bw_lim_events             41290601                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        6309754                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      110006803                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          1316549899                       # Number of instructions committed
system.cpu0.commit.committedOps            1318653475                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   2534438650                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.520294                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.314458                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1920734914     75.79%     75.79% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    349223269     13.78%     89.56% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     97124429      3.83%     93.40% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     85898228      3.39%     96.79% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     25301481      1.00%     97.78% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      6898986      0.27%     98.06% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      4306192      0.17%     98.23% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      3660550      0.14%     98.37% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     41290601      1.63%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   2534438650                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        50                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            25143366                       # Number of function calls committed.
system.cpu0.commit.int_insts               1273921669                       # Number of committed integer instructions.
system.cpu0.commit.loads                    405171156                       # Number of loads committed
system.cpu0.commit.membars                    4203735                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      4203741      0.32%      0.32% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       742062562     56.27%     56.59% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult       11831782      0.90%     57.49% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         2099835      0.16%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      407271428     30.89%     88.53% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     151184077     11.47%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           20      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       1318653475                       # Class of committed instruction
system.cpu0.commit.refs                     558455533                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 1316549899                       # Number of Instructions Simulated
system.cpu0.committedOps                   1318653475                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              2.292643                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        2.292643                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            526408397                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred             10826360                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           183961230                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            1457310281                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles              1007164652                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles               1003998029                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles              14928436                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts             18906591                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              7256334                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  354888830                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                272864145                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   1554949147                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              8225187                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           56                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    1493044779                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  12                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles           46                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               51393546                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.117576                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         979109814                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         210130357                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.494651                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        2559755848                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.584098                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.876435                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              1500959315     58.64%     58.64% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               791715419     30.93%     89.57% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               135683248      5.30%     94.87% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3               109485306      4.28%     99.14% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                14481492      0.57%     99.71% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 3114864      0.12%     99.83% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  107038      0.00%     99.84% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 4204739      0.16%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    4427      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          2559755848                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       44                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      22                       # number of floating regfile writes
system.cpu0.idleCycles                      458623016                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts            15048490                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               340994908                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.467073                       # Inst execution rate
system.cpu0.iew.exec_refs                   611201548                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 171453177                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              404453920                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            441164692                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           2106228                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          5352057                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           175881217                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         1428586167                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            439748371                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts         10199232                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           1409804446                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               1593044                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents             18991546                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles              14928436                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             23048057                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       264294                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        24760605                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        35311                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation        11873                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      5695063                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     35993536                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores     22596840                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents         11873                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       774315                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect      14274175                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                605987123                       # num instructions consuming a value
system.cpu0.iew.wb_count                   1398116578                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.885633                       # average fanout of values written-back
system.cpu0.iew.wb_producers                536682101                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.463201                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    1398238603                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              1734145172                       # number of integer regfile reads
system.cpu0.int_regfile_writes              897013672                       # number of integer regfile writes
system.cpu0.ipc                              0.436178                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.436178                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          4205629      0.30%      0.30% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            785802058     55.34%     55.63% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult            11833899      0.83%     56.47% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              2100492      0.15%     56.62% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     56.62% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     56.62% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     56.62% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     56.62% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     56.62% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     56.62% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     56.62% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     56.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     56.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     56.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     56.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     56.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     56.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     56.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     56.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     56.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     56.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     56.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     56.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     56.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     56.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     56.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     56.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     56.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     56.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     56.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     56.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     56.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     56.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     56.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     56.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     56.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     56.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     56.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     56.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     56.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     56.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     56.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     56.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     56.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     56.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     56.62% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     56.62% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           445232306     31.35%     87.97% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          170829245     12.03%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead              8      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            20      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            1420003679                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     52                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                102                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           50                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                54                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    4031917                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.002839                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 601195     14.91%     14.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     14.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     14.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     14.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     14.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     14.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     14.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     14.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     14.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     14.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     14.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     14.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     14.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     14.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     14.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     14.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     14.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     14.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     14.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     14.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     14.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     14.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     14.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     14.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     14.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     14.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     14.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     14.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     14.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     14.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     14.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     14.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     14.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     14.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     14.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     14.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     14.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     14.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     14.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     14.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     14.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     14.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     14.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     14.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     14.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     14.91% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               2570799     63.76%     78.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               859921     21.33%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            1419829915                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        5404085192                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   1398116528                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       1538529936                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                1422276029                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               1420003679                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            6310138                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      109932688                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           290172                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           384                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     33624449                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   2559755848                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.554742                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.813606                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         1529640727     59.76%     59.76% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          734783528     28.71%     88.46% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          229449626      8.96%     97.43% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           47726510      1.86%     99.29% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           12861417      0.50%     99.79% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            1823309      0.07%     99.86% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            2181968      0.09%     99.95% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             822756      0.03%     99.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             466007      0.02%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     2559755848                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.470452                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         20516376                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         2835772                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           441164692                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          175881217                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   1894                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      3018378864                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                    11288376                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              445678882                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            845196990                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              15233002                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles              1027942620                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              31869131                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                51461                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           1778391668                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            1443925120                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          932495433                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                988742343                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              34393368                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles              14928436                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             82308388                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                87298438                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               46                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      1778391622                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        155179                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              5886                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 34016632                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          5837                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  3921784225                       # The number of ROB reads
system.cpu0.rob.rob_writes                 2882680261                       # The number of ROB writes
system.cpu0.timesIdled                       31255518                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1861                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            90.294565                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               21468638                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            23776224                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          2849378                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         31714701                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits           1106876                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups        1137669                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           30793                       # Number of indirect misses.
system.cpu1.branchPred.lookups               36573706                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted        48578                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       2099999                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          2026801                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  28115723                       # Number of branches committed
system.cpu1.commit.bw_lim_events              4406720                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        6300686                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       19830811                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           120047094                       # Number of instructions committed
system.cpu1.commit.committedOps             122147278                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    526320828                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.232078                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.987358                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    477955763     90.81%     90.81% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     23763349      4.51%     95.33% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      8513896      1.62%     96.94% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      6823395      1.30%     98.24% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      1574929      0.30%     98.54% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       770559      0.15%     98.69% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      2105838      0.40%     99.09% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       406379      0.08%     99.16% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      4406720      0.84%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    526320828                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             1797491                       # Number of function calls committed.
system.cpu1.commit.int_insts                116584702                       # Number of committed integer instructions.
system.cpu1.commit.loads                     30173013                       # Number of loads committed
system.cpu1.commit.membars                    4200128                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      4200128      3.44%      3.44% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        76655487     62.76%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             44      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              88      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       32273012     26.42%     92.62% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       9018507      7.38%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        122147278                       # Class of committed instruction
system.cpu1.commit.refs                      41291531                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  120047094                       # Number of Instructions Simulated
system.cpu1.committedOps                    122147278                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              4.419946                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        4.419946                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            428596073                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               874405                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            20328251                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             148885549                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                27518087                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 66644559                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               2028923                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              2179551                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              5407349                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   36573706                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 24196930                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    501170739                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               198976                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                     155552780                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                5703000                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.068929                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          26172751                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          22575514                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.293163                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         530194991                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.297350                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.725120                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               429816389     81.07%     81.07% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                64180571     12.11%     93.17% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                19677215      3.71%     96.88% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                12990165      2.45%     99.33% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 2572571      0.49%     99.82% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  891996      0.17%     99.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                   65219      0.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                     721      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     144      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           530194991                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                         406678                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             2149514                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                31073303                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.256253                       # Inst execution rate
system.cpu1.iew.exec_refs                    46349914                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                  11552751                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              350909164                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             35521133                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           2100627                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1721803                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts            11993512                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          141922839                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             34797163                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1998329                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            135968024                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               1556857                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents             10817546                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               2028923                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles             15021146                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked       137387                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads         1208669                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses        31116                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         2828                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads        20041                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      5348120                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       874994                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          2828                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       555866                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       1593648                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 77461525                       # num instructions consuming a value
system.cpu1.iew.wb_count                    134254721                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.843759                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 65358888                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.253024                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     134344134                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               172222937                       # number of integer regfile reads
system.cpu1.int_regfile_writes               90659616                       # number of integer regfile writes
system.cpu1.ipc                              0.226247                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.226247                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          4200231      3.04%      3.04% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             86835946     62.94%     65.98% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  47      0.00%     65.98% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   90      0.00%     65.98% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     65.98% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     65.98% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     65.98% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     65.98% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     65.98% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     65.98% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     65.98% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     65.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     65.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     65.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     65.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     65.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     65.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     65.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     65.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     65.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     65.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     65.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     65.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     65.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     65.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     65.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     65.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     65.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     65.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     65.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     65.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     65.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     65.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     65.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     65.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     65.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     65.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     65.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     65.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     65.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     65.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     65.98% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     65.98% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            37410586     27.12%     93.10% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            9519441      6.90%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             137966353                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     14                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 26                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    2971001                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.021534                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 644824     21.70%     21.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     21.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     21.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     21.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     21.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     21.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     21.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     21.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     21.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     21.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     21.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     21.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     21.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     21.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     21.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     21.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     21.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     21.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     21.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     21.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     21.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     21.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     21.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     21.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     21.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     21.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     21.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     21.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     21.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     21.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     21.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     21.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     21.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     21.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     21.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     21.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     21.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     21.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     21.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     21.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     21.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     21.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     21.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     21.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     21.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     21.70% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               1865588     62.79%     84.50% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               460587     15.50%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             136737109                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         809383287                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    134254709                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        161700612                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 135621993                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                137966353                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            6300846                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       19775560                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           284615                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           160                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      8271448                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    530194991                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.260218                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.749900                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          446972930     84.30%     84.30% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           52028095      9.81%     94.12% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           18960621      3.58%     97.69% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            5811630      1.10%     98.79% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            3997424      0.75%     99.54% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             812442      0.15%     99.70% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             960979      0.18%     99.88% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             442614      0.08%     99.96% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             208256      0.04%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      530194991                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.260019                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         13757217                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         1362451                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            35521133                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           11993512                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    103                       # number of misc regfile reads
system.cpu1.numCycles                       530601669                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  2499058700                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              383871908                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             81677275                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents              14367428                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                31190733                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               8878361                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                92613                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            185275767                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             146045582                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           98603413                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 66695564                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents              22330890                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               2028923                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             46375458                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                16926138                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       185275755                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         32405                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               601                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 30915482                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           598                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   663891989                       # The number of ROB reads
system.cpu1.rob.rob_writes                  287840439                       # The number of ROB writes
system.cpu1.timesIdled                          19972                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued         22982081                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit             20842422                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            46911340                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull             550684                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               4337342                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     27013447                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      53974508                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       488621                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        71441                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     72587681                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops     10971037                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    145274791                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops       11042478                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1514832660000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           23728993                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      3928148                       # Transaction distribution
system.membus.trans_dist::CleanEvict         23032798                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              338                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            266                       # Transaction distribution
system.membus.trans_dist::ReadExReq           3282919                       # Transaction distribution
system.membus.trans_dist::ReadExResp          3282916                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      23728994                       # Transaction distribution
system.membus.trans_dist::InvalidateReq          1041                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     80986413                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               80986413                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   1980163648                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1980163648                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              526                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          27013558                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                27013558    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            27013558                       # Request fanout histogram
system.membus.respLayer1.occupancy       139047709220                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              9.2                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         75728013317                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               5.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   1514832660000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 1514832660000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 1514832660000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 1514832660000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1514832660000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   1514832660000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 1514832660000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 1514832660000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 1514832660000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1514832660000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 16                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            8                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean       705524000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   1100753049.678978                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            8    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        19000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   2986059500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              8                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   1509188468000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   5644192000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1514832660000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    234482831                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       234482831                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    234482831                       # number of overall hits
system.cpu0.icache.overall_hits::total      234482831                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     38381314                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      38381314                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     38381314                       # number of overall misses
system.cpu0.icache.overall_misses::total     38381314                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 687154538499                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 687154538499                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 687154538499                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 687154538499                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    272864145                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    272864145                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    272864145                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    272864145                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.140661                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.140661                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.140661                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.140661                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 17903.361477                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 17903.361477                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 17903.361477                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 17903.361477                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         1578                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               40                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    39.450000                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     36218062                       # number of writebacks
system.cpu0.icache.writebacks::total         36218062                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      2163218                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      2163218                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      2163218                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      2163218                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     36218096                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     36218096                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     36218096                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     36218096                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 627674863999                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 627674863999                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 627674863999                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 627674863999                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.132733                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.132733                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.132733                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.132733                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 17330.421345                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 17330.421345                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 17330.421345                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 17330.421345                       # average overall mshr miss latency
system.cpu0.icache.replacements              36218062                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    234482831                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      234482831                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     38381314                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     38381314                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 687154538499                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 687154538499                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    272864145                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    272864145                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.140661                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.140661                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 17903.361477                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 17903.361477                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      2163218                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      2163218                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     36218096                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     36218096                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 627674863999                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 627674863999                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.132733                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.132733                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 17330.421345                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 17330.421345                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1514832660000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999966                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          270700686                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         36218062                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             7.474190                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999966                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           29                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        581946384                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       581946384                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1514832660000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    500046799                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       500046799                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    500046799                       # number of overall hits
system.cpu0.dcache.overall_hits::total      500046799                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     59679183                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      59679183                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     59679183                       # number of overall misses
system.cpu0.dcache.overall_misses::total     59679183                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 2156202141826                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 2156202141826                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 2156202141826                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 2156202141826                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    559725982                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    559725982                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    559725982                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    559725982                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.106622                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.106622                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.106622                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.106622                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 36129.887063                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 36129.887063                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 36129.887063                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 36129.887063                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     16997010                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       955488                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           308571                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           8239                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    55.082979                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets   115.971356                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     33449923                       # number of writebacks
system.cpu0.dcache.writebacks::total         33449923                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     27140635                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     27140635                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     27140635                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     27140635                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     32538548                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     32538548                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     32538548                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     32538548                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 774893087501                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 774893087501                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 774893087501                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 774893087501                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.058133                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.058133                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.058133                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.058133                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 23814.617896                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 23814.617896                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 23814.617896                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 23814.617896                       # average overall mshr miss latency
system.cpu0.dcache.replacements              33449923                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    360468430                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      360468430                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     48077327                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     48077327                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 1419639327000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 1419639327000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    408545757                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    408545757                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.117679                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.117679                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 29528.249917                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 29528.249917                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     19499250                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     19499250                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     28578077                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     28578077                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 592214855000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 592214855000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.069951                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.069951                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 20722.697857                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 20722.697857                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    139578369                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     139578369                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data     11601856                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total     11601856                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 736562814826                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 736562814826                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    151180225                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    151180225                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.076742                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.076742                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 63486.636520                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 63486.636520                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      7641385                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      7641385                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      3960471                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      3960471                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 182678232501                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 182678232501                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.026197                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.026197                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 46125.380668                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 46125.380668                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         2824                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         2824                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1123                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1123                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data      9164000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      9164000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         3947                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         3947                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.284520                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.284520                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  8160.284951                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  8160.284951                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1100                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1100                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           23                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           23                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1523500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1523500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.005827                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.005827                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 66239.130435                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 66239.130435                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         3719                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         3719                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          151                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          151                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       677500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       677500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         3870                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         3870                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.039018                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.039018                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4486.754967                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4486.754967                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          149                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          149                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       529500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       529500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.038501                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.038501                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3553.691275                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3553.691275                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data        33500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        33500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data        32500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total        32500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data      1188055                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total        1188055                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       912225                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       912225                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  92631784000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  92631784000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      2100280                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      2100280                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.434335                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.434335                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 101544.886404                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 101544.886404                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       912225                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       912225                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  91719559000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  91719559000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.434335                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.434335                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 100544.886404                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 100544.886404                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1514832660000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.999462                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          534689631                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         33450545                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            15.984482                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.999462                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999983                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999983                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           23                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       1157118735                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      1157118735                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1514832660000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            33408131                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            28674476                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               29810                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              720713                       # number of demand (read+write) hits
system.l2.demand_hits::total                 62833130                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           33408131                       # number of overall hits
system.l2.overall_hits::.cpu0.data           28674476                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              29810                       # number of overall hits
system.l2.overall_hits::.cpu1.data             720713                       # number of overall hits
system.l2.overall_hits::total                62833130                       # number of overall hits
system.l2.demand_misses::.cpu0.inst           2809964                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           4774270                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              2363                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           2203224                       # number of demand (read+write) misses
system.l2.demand_misses::total                9789821                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst          2809964                       # number of overall misses
system.l2.overall_misses::.cpu0.data          4774270                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             2363                       # number of overall misses
system.l2.overall_misses::.cpu1.data          2203224                       # number of overall misses
system.l2.overall_misses::total               9789821                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst 221012746945                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 484456753088                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    235855499                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 266591663577                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     972297019109                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst 221012746945                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 484456753088                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    235855499                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 266591663577                       # number of overall miss cycles
system.l2.overall_miss_latency::total    972297019109                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        36218095                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        33448746                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           32173                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         2923937                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             72622951                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       36218095                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       33448746                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          32173                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        2923937                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            72622951                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.077585                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.142734                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.073447                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.753513                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.134803                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.077585                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.142734                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.073447                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.753513                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.134803                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 78653.230769                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 101472.424703                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 99811.891240                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 121000.707861                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 99317.139620                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 78653.230769                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 101472.424703                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 99811.891240                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 121000.707861                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 99317.139620                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs            2324604                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                     62140                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      37.409141                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                  17166043                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             3928148                       # number of writebacks
system.l2.writebacks::total                   3928148                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             69                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         355019                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             48                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data         194004                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              549140                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            69                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        355019                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            48                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data        194004                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             549140                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst      2809895                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      4419251                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         2315                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      2009220                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           9240681                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst      2809895                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      4419251                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         2315                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      2009220                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher     18340301                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         27580982                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst 192910435945                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 410876258828                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    210511999                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 227463573779                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 831460780551                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst 192910435945                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 410876258828                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    210511999                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 227463573779                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 1810969099118                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 2642429879669                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.077583                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.132120                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.071955                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.687163                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.127242                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.077583                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.132120                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.071955                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.687163                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.379783                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 68653.966054                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 92974.184727                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 90933.908855                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 113209.889300                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 89978.301442                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 68653.966054                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 92974.184727                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 90933.908855                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 113209.889300                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 98742.605103                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 95806.229077                       # average overall mshr miss latency
system.l2.replacements                       37404527                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      8179009                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          8179009                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      8179009                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      8179009                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     64008561                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         64008561                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     64008561                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     64008561                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher     18340301                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total       18340301                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 1810969099118                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 1810969099118                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 98742.605103                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 98742.605103                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data               1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data               5                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    6                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            39                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            25                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 64                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       179000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data        60000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       239000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           40                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           30                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               70                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.975000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.833333                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.914286                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  4589.743590                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data         2400                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  3734.375000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           39                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           25                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            64                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data       783500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       493500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1277000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.975000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.833333                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.914286                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20089.743590                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data        19740                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 19953.125000                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu1.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data            3                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           14                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               17                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           15                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             18                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.933333                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.944444                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            3                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           14                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           17                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data        59000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       275000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       334000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.933333                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.944444                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 19666.666667                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 19642.857143                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 19647.058824                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          2756263                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           238205                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               2994468                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        2116095                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        1446409                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             3562504                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 228644555635                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 167020773452                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  395665329087                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      4872358                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      1684614                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           6556972                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.434306                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.858600                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.543315                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 108050.231977                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 115472.714462                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 111063.827321                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data       187216                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        99205                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total           286421                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      1928879                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      1347204                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        3276083                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 192402263590                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data 142977513335                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 335379776925                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.395882                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.799711                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.499634                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 99748.228681                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 106129.074242                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 102372.185602                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      33408131                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         29810                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           33437941                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst      2809964                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         2363                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total          2812327                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst 221012746945                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    235855499                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total 221248602444                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     36218095                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        32173                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       36250268                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.077585                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.073447                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.077581                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 78653.230769                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 99811.891240                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 78671.008899                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           69                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           48                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           117                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst      2809895                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         2315                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total      2812210                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst 192910435945                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    210511999                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total 193120947944                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.077583                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.071955                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.077578                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 68653.966054                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 90933.908855                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 68672.306814                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     25918213                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       482508                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          26400721                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      2658175                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       756815                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         3414990                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 255812197453                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  99570890125                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 355383087578                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     28576388                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      1239323                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      29815711                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.093020                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.610668                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.114537                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 96236.025639                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 131565.693234                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 104065.630522                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data       167803                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        94799                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       262602                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      2490372                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       662016                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      3152388                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 218473995238                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  84486060444                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 302960055682                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.087148                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.534176                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.105729                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 87727.454066                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 127619.363345                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 96104.938758                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          121                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data           65                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               186                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          791                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data          569                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total            1360                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data     15059412                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data     11027425                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     26086837                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          912                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data          634                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total          1546                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.867325                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.897476                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.879690                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 19038.447535                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 19380.360281                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 19181.497794                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          188                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data          132                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          320                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          603                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data          437                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total         1040                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data     12288931                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data      9009444                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total     21298375                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.661184                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.689274                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.672704                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 20379.653400                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 20616.576659                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 20479.206731                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 1514832660000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1514832660000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999948                       # Cycle average of tags in use
system.l2.tags.total_refs                   161944008                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  37405032                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      4.329471                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      24.726264                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        3.790227                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        9.847701                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.024552                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        0.468465                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    25.142738                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.386348                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.059222                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.153870                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000384                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.007320                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.392855                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999999                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            28                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            36                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           17                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            8                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           17                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           11                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.437500                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.562500                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                1195903264                       # Number of tag accesses
system.l2.tags.data_accesses               1195903264                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1514832660000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst     179833216                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     283178944                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        148224                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     128797888                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher   1136803904                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         1728762176                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst    179833216                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       148224                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total     179981440                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    251401472                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       251401472                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst        2809894                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        4424671                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           2316                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        2012467                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher     17762561                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            27011909                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      3928148                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            3928148                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst        118714905                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        186937443                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst            97848                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         85024499                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    750448504                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1141223200                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst    118714905                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst        97848                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        118812754                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      165959897                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            165959897                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      165959897                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst       118714905                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       186937443                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst           97848                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        85024499                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    750448504                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1307183097                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   3734146.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples   2809893.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   4222188.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      2316.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   1990082.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples  17757162.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.005623548750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       230337                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       230337                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            42633799                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            3518642                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    27011910                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    3928148                       # Number of write requests accepted
system.mem_ctrls.readBursts                  27011910                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  3928148                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 230269                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                194002                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0           1324820                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1           1326610                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2           1320144                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           1490462                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           2588410                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           2479281                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           2571097                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           1338085                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           1322847                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           1903082                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10          1328888                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11          1390727                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12          1321535                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13          1324181                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14          1323093                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15          2428379                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            233140                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            234113                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            233485                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            232576                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            228967                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            230573                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            232497                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            233559                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            232085                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            247396                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           229537                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           232336                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           232449                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           233436                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           234498                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           233467                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.52                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.32                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 1194658788684                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               133908205000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            1696814557434                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     44607.38                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                63357.38                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         4                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 22102301                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1740315                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 82.53                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                46.61                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              27011910                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              3928148                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 6383180                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 2558007                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 1906975                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 1557403                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1228796                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                 1219622                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                 1212569                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                 1178319                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                 1107167                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  948384                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                1184766                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                2836734                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                1223193                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                 666834                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                 534346                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                 454520                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                 353086                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                 200657                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                  21442                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                   5641                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  16973                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  18849                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  84597                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 148243                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 182315                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 200840                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 210416                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 215730                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 218825                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 221789                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 225248                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 232400                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 232618                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 234926                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 230051                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 220820                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 217070                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 217030                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  21529                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  13713                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  10241                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   8692                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   7798                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   7436                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   8723                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                  11632                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                  15012                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                  18646                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                  20906                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                  22062                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                  22439                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                  22717                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                  22616                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                  22559                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                  22599                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  22209                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  21723                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  21369                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  21104                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  23563                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                  11566                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   2725                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   1095                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    426                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    151                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     76                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     36                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     10                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      6673131                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    292.667214                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   168.525616                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   324.377205                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      2566530     38.46%     38.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      1932986     28.97%     67.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       293123      4.39%     71.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       246810      3.70%     75.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       400375      6.00%     81.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767       214471      3.21%     84.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895       271333      4.07%     88.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        83007      1.24%     90.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       664496      9.96%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      6673131                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       230337                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     116.270499                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     63.565326                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    580.762858                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-8191       230332    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24576-32767            3      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32768-40959            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::253952-262143            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        230337                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       230337                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.211525                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.198102                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.691393                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           207746     90.19%     90.19% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             3403      1.48%     91.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            14158      6.15%     97.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             3677      1.60%     99.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              970      0.42%     99.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              271      0.12%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               73      0.03%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               28      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                5      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        230337                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             1714025024                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                14737216                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               238983296                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              1728762240                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            251401472                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1131.49                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       157.76                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1141.22                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    165.96                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        10.07                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     8.84                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.23                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1514832648500                       # Total gap between requests
system.mem_ctrls.avgGap                      48960.24                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst    179833152                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    270220032                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       148224                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    127365248                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher   1136458368                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    238983296                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 118714863.198156818748                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 178382760.773061245680                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 97848.431654490472                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 84078757.583692446351                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 750220402.562485098839                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 157762175.526371359825                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst      2809894                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      4424671                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         2316                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      2012467                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher     17762562                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      3928148                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst  76889187885                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 229406836688                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    113316656                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 143773701007                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 1246631515198                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 36855197469112                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     27363.73                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     51847.21                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     48927.74                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     71441.52                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     70183.09                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   9382334.24                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    78.13                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          21894881400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          11637390270                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         88127106480                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         9788564880                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     119579441280.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     571740996030                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     100229639520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       922998019860                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        609.306918                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 254787018110                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  50583520000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 1209462121890                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          25751331060                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          13687141875                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        103093810260                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         9703510200                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     119579441280.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     630538254480                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      50716158720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       953069647875                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        629.158370                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 124360003906                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  50583520000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 1339889136094                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                173                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           87                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    14358721028.735632                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   76989071265.660172                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           83     95.40%     95.40% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      1.15%     96.55% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      1.15%     97.70% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2.5e+11-3e+11            1      1.15%     98.85% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::6.5e+11-7e+11            1      1.15%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        32500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 659247176000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             87                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   265623930500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 1249208729500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1514832660000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     24161316                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        24161316                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     24161316                       # number of overall hits
system.cpu1.icache.overall_hits::total       24161316                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        35614                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         35614                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        35614                       # number of overall misses
system.cpu1.icache.overall_misses::total        35614                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    697017500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    697017500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    697017500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    697017500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     24196930                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     24196930                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     24196930                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     24196930                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.001472                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.001472                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.001472                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.001472                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 19571.446622                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 19571.446622                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 19571.446622                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 19571.446622                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        32141                       # number of writebacks
system.cpu1.icache.writebacks::total            32141                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         3441                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         3441                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         3441                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         3441                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        32173                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        32173                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        32173                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        32173                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    615925000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    615925000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    615925000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    615925000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.001330                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.001330                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.001330                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.001330                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 19144.158145                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 19144.158145                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 19144.158145                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 19144.158145                       # average overall mshr miss latency
system.cpu1.icache.replacements                 32141                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     24161316                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       24161316                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        35614                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        35614                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    697017500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    697017500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     24196930                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     24196930                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.001472                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.001472                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 19571.446622                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 19571.446622                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         3441                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         3441                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        32173                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        32173                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    615925000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    615925000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.001330                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.001330                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 19144.158145                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 19144.158145                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1514832660000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.201162                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           23405450                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            32141                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           728.211630                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        323241500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.201162                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.975036                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.975036                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           22                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           10                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         48426033                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        48426033                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1514832660000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     32468683                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        32468683                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     32468683                       # number of overall hits
system.cpu1.dcache.overall_hits::total       32468683                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      9553420                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       9553420                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      9553420                       # number of overall misses
system.cpu1.dcache.overall_misses::total      9553420                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 970457009701                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 970457009701                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 970457009701                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 970457009701                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     42022103                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     42022103                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     42022103                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     42022103                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.227343                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.227343                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.227343                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.227343                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 101582.156934                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 101582.156934                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 101582.156934                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 101582.156934                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      9499955                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       801793                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs           146935                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           7587                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    64.654133                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets   105.679847                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      2924390                       # number of writebacks
system.cpu1.dcache.writebacks::total          2924390                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      7401319                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      7401319                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      7401319                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      7401319                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      2152101                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      2152101                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      2152101                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      2152101                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 202802502507                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 202802502507                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 202802502507                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 202802502507                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.051214                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.051214                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.051214                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.051214                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 94234.658367                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 94234.658367                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 94234.658367                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 94234.658367                       # average overall mshr miss latency
system.cpu1.dcache.replacements               2924390                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     27529087                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       27529087                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      5474953                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      5474953                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 522932892000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 522932892000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     33004040                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     33004040                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.165887                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.165887                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 95513.676921                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 95513.676921                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      4235291                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      4235291                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      1239662                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      1239662                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 107913722500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 107913722500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.037561                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.037561                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 87050.923962                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 87050.923962                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      4939596                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       4939596                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      4078467                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      4078467                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 447524117701                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 447524117701                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      9018063                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      9018063                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.452255                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.452255                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 109728.512625                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 109728.512625                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      3166028                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      3166028                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       912439                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       912439                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  94888780007                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  94888780007                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.101179                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.101179                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 103994.656089                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 103994.656089                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          313                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          313                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          165                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          165                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      8482000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      8482000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          478                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          478                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.345188                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.345188                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 51406.060606                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 51406.060606                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          119                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          119                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           46                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           46                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      3419500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      3419500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.096234                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.096234                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 74336.956522                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 74336.956522                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          333                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          333                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          121                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          121                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       881000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       881000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          454                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          454                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.266520                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.266520                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  7280.991736                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  7280.991736                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          121                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          121                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       762000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       762000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.266520                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.266520                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  6297.520661                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  6297.520661                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data        67000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total        67000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data        65000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total        65000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data      1326709                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total        1326709                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       773290                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       773290                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  79332208500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  79332208500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      2099999                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      2099999                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.368234                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.368234                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 102590.500976                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 102590.500976                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       773290                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       773290                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  78558918500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  78558918500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.368234                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.368234                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 101590.500976                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 101590.500976                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1514832660000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           29.390993                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           36719750                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          2925283                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            12.552546                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        323253000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    29.390993                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.918469                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.918469                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         91171383                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        91171383                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1514832660000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          66066816                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     12107157                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     64445507                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        33476379                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         31757834                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp              11                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             344                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           267                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            611                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            3                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            3                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          6557794                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         6557794                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      36250268                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     29816549                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         1546                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp         1546                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side    108654251                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side    100350575                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        96487                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      8774569                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             217875882                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   4635913984                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   4281515200                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      4116096                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    374293248                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             9295838528                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        69164558                       # Total snoops (count)
system.tol2bus.snoopTraffic                 251508608                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        141802069                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.081838                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.277224                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              130318458     91.90%     91.90% # Request fanout histogram
system.tol2bus.snoop_fanout::1               11362791      8.01%     99.91% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 120514      0.08%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                    306      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          141802069                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       145273317594                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              9.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       50227132802                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       54403876221                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             3.6                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        4388801312                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          48295428                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy            16511                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               2701901957500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 142151                       # Simulator instruction rate (inst/s)
host_mem_usage                                 748772                       # Number of bytes of host memory used
host_op_rate                                   142982                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 17288.93                       # Real time elapsed on the host
host_tick_rate                               68660659                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2457638103                       # Number of instructions simulated
sim_ops                                    2472005213                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.187069                       # Number of seconds simulated
sim_ticks                                1187069297500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            90.331445                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              173149405                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           191682316                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         19670559                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        234333220                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          17422515                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       17788880                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          366365                       # Number of indirect misses.
system.cpu0.branchPred.lookups              320140375                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted       270102                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                         25024                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts         18924215                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 131578552                       # Number of branches committed
system.cpu0.commit.bw_lim_events             18487006                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls       11629214                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      506696535                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           533954294                       # Number of instructions committed
system.cpu0.commit.committedOps             539744492                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   2281266782                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.236599                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     0.956176                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   2047258194     89.74%     89.74% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    121915400      5.34%     95.09% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     46277222      2.03%     97.11% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     28258346      1.24%     98.35% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      9051642      0.40%     98.75% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      5846583      0.26%     99.01% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      2042644      0.09%     99.10% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      2129745      0.09%     99.19% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     18487006      0.81%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   2281266782                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                      2183                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            14676164                       # Number of function calls committed.
system.cpu0.commit.int_insts                511684192                       # Number of committed integer instructions.
system.cpu0.commit.loads                    124339863                       # Number of loads committed
system.cpu0.commit.membars                    8691650                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      8692485      1.61%      1.61% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       396375434     73.44%     75.05% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult          28947      0.01%     75.05% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv           74894      0.01%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            80      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           322      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt           855      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult           32      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv            17      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc          339      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     75.07% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      124364415     23.04%     98.11% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite      10206134      1.89%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead          472      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           66      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        539744492                       # Class of committed instruction
system.cpu0.commit.refs                     134571087                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  533954294                       # Number of Instructions Simulated
system.cpu0.committedOps                    539744492                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              4.438460                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        4.438460                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles           1578738899                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred               752410                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           146429498                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            1127022912                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               178548933                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                567684059                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles              18925523                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts               614335                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles             17191052                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  320140375                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                193815897                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   2128835768                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              3059547                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           70                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    1304982602                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                 459                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles         5495                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               39344592                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.135084                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         212574378                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         190571920                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.550641                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        2361088466                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.561048                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.951134                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              1524638874     64.57%     64.57% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               494304482     20.94%     85.51% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               274296582     11.62%     97.13% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                32329685      1.37%     98.50% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 8466786      0.36%     98.85% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                17659808      0.75%     99.60% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                 3138515      0.13%     99.74% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 6230854      0.26%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                   22880      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          2361088466                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                     2161                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                    1376                       # number of floating regfile writes
system.cpu0.idleCycles                        8846407                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts            20100798                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               207952657                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.377164                       # Inst execution rate
system.cpu0.iew.exec_refs                   224995247                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                  12028099                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              246688238                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            240005857                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           5871258                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts         11630014                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts            16580637                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         1044672649                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            212967148                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts         17935513                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            893854186                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               1854647                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents             98243828                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles              18925523                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles            100920792                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked      2070531                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads          174355                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          620                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         1223                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads        11350                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads    115665994                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      6349413                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          1223                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      9049288                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect      11051510                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                652913635                       # num instructions consuming a value
system.cpu0.iew.wb_count                    865815443                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.756375                       # average fanout of values written-back
system.cpu0.iew.wb_producers                493847521                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.365333                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     868310946                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              1159648353                       # number of integer regfile reads
system.cpu0.int_regfile_writes              656502571                       # number of integer regfile writes
system.cpu0.ipc                              0.225303                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.225303                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          8693335      0.95%      0.95% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            671704717     73.67%     74.62% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult               32495      0.00%     74.63% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                83016      0.01%     74.63% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 80      0.00%     74.63% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                322      0.00%     74.63% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                876      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                44      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                 17      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc               339      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           219216466     24.04%     98.68% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite           12057381      1.32%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead            541      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            69      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             911789698                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                   2340                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads               4629                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses         2259                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes              2557                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    2904650                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.003186                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                1324799     45.61%     45.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                    64      0.00%     45.61% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                    172      0.01%     45.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     45.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     45.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     45.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     45.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     45.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     45.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     45.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     45.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     45.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     45.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     45.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     45.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     45.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     45.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     45.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     45.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     45.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     45.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     45.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     45.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     45.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     45.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     45.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     45.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     45.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     45.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     45.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     45.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     45.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     45.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     45.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     45.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     45.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     45.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     45.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     45.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     45.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     45.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     45.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     45.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     45.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     45.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     45.62% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               1557407     53.62%     99.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                22156      0.76%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead               36      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite              16      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             905998673                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        4189255015                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    865813184                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       1549599317                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                1024370897                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                911789698                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded           20301752                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      504928160                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued          1687131                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved       8672538                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined    231238147                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   2361088466                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.386173                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.883295                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         1836782472     77.79%     77.79% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          281831770     11.94%     89.73% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          163000054      6.90%     96.63% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           42975406      1.82%     98.45% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           17876426      0.76%     99.21% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5           11171630      0.47%     99.68% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            5276339      0.22%     99.91% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7            1385238      0.06%     99.97% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             789131      0.03%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     2361088466                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.384732                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         11709136                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         1694767                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           240005857                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores           16580637                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   3097                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                  1645                       # number of misc regfile writes
system.cpu0.numCycles                      2369934873                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     4205124                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              459315669                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            399529715                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               9225982                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               193719489                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              97433499                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents              2121170                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           1438198934                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            1086742103                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          817728453                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                564362219                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               7394227                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles              18925523                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles            120914443                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps               418198743                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups             2310                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      1438196624                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles    1003851123                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts           6241906                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 55741597                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts       6244270                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  3309216409                       # The number of ROB reads
system.cpu0.rob.rob_writes                 2173329747                       # The number of ROB writes
system.cpu0.timesIdled                         345872                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  407                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            90.834871                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits              155522602                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups           171214645                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect         16272587                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted        195460866                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits          14736561                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups       14761611                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           25050                       # Number of indirect misses.
system.cpu1.branchPred.lookups              272014214                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted       268886                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                          2376                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts         15613766                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                 119701904                       # Number of branches committed
system.cpu1.commit.bw_lim_events             20377328                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        8749492                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts      424199838                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           487086816                       # Number of instructions committed
system.cpu1.commit.committedOps             491459968                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples   1728523300                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.284324                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.083107                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0   1526889942     88.33%     88.33% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1    103408064      5.98%     94.32% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2     38015121      2.20%     96.52% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3     23934694      1.38%     97.90% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      7982195      0.46%     98.36% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5      4357440      0.25%     98.62% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      1426636      0.08%     98.70% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7      2131880      0.12%     98.82% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8     20377328      1.18%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total   1728523300                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls            12321035                       # Number of function calls committed.
system.cpu1.commit.int_insts                465596341                       # Number of committed integer instructions.
system.cpu1.commit.loads                    113879864                       # Number of loads committed
system.cpu1.commit.membars                    6560454                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      6560454      1.33%      1.33% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu       362918267     73.84%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             80      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              96      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     75.18% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead      113882240     23.17%     98.35% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       8098831      1.65%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        491459968                       # Class of committed instruction
system.cpu1.commit.refs                     121981071                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  487086816                       # Number of Instructions Simulated
system.cpu1.committedOps                    491459968                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              3.686114                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        3.686114                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles           1104191242                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               663818                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved           134740806                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             986183338                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles               148249296                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                512329621                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles              15614175                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts               477401                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles             14549835                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                  272014214                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                166254189                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                   1603727848                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes              2719125                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                    1120019828                       # Number of instructions fetch has processed
system.cpu1.fetch.SquashCycles               32545992                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.151501                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles         174933325                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches         170259163                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.623807                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples        1794934169                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.631111                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.948074                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0              1062366307     59.19%     59.19% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1               432966424     24.12%     83.31% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2               252373876     14.06%     97.37% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                22997161      1.28%     98.65% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 5185880      0.29%     98.94% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                13069593      0.73%     99.67% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                 1824298      0.10%     99.77% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                 4145067      0.23%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                    5563      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total          1794934169                       # Number of instructions fetched each cycle (Total)
system.cpu1.idleCycles                         523573                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts            16654501                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches               186692820                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.447009                       # Inst execution rate
system.cpu1.iew.exec_refs                   201272568                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   9557293                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              151811391                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts            211410534                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           3927262                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts         11519668                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts            12782834                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          913976979                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts            191715275                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts         15462554                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            802586034                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               1488809                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents            105705959                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles              15614175                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles            107628442                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked      1958121                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads           17516                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses           43                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          283                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads     97530670                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      4681627                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           283                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect      7044098                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       9610403                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                576717489                       # num instructions consuming a value
system.cpu1.iew.wb_count                    776767954                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.769474                       # average fanout of values written-back
system.cpu1.iew.wb_producers                443769264                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.432629                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     779128376                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads              1041477793                       # number of integer regfile reads
system.cpu1.int_regfile_writes              589770369                       # number of integer regfile writes
system.cpu1.ipc                              0.271288                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.271288                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          6560777      0.80%      0.80% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu            604748079     73.93%     74.73% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 123      0.00%     74.73% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   96      0.00%     74.73% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     74.73% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     74.73% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     74.73% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     74.73% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     74.73% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     74.73% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     74.73% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     74.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     74.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     74.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     74.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     74.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     74.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     74.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     74.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     74.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     74.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     74.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     74.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     74.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     74.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     74.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     74.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     74.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     74.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     74.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     74.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     74.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     74.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     74.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     74.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     74.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     74.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     74.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     74.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     74.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     74.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     74.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     74.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     74.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     74.73% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     74.73% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead           197158559     24.10%     98.83% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            9580954      1.17%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             818048588                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    3536498                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.004323                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                2013734     56.94%     56.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     56.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     56.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     56.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     56.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     56.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     56.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     56.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     56.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     56.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     56.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     56.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     56.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     56.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     56.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     56.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     56.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     56.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     56.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     56.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     56.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     56.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     56.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     56.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     56.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     56.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     56.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     56.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     56.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     56.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     56.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     56.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     56.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     56.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     56.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     56.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     56.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     56.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     56.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     56.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     56.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     56.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     56.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     56.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     56.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     56.94% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               1522708     43.06%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                   56      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             815024309                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads        3436458247                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    776767954                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes       1336494096                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 899967175                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                818048588                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded           14009804                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined      422517011                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued          1890404                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved       5260312                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined    176368320                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples   1794934169                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.455754                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.953599                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0         1330273796     74.11%     74.11% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1          245229374     13.66%     87.77% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2          148188499      8.26%     96.03% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3           37504796      2.09%     98.12% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4           15457393      0.86%     98.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5           10586547      0.59%     99.57% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6            5456596      0.30%     99.88% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7            1471399      0.08%     99.96% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             765769      0.04%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total     1794934169                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.455621                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          9696950                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         1583003                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads           211410534                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           12782834                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    323                       # number of misc regfile reads
system.cpu1.numCycles                      1795457742                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                   578467739                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              386236308                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps            365446602                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               6152436                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles               161584334                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents              91978227                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents              1837515                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups           1257312895                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             952253048                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands          718729273                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                509090250                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               7352481                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles              15614175                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles            111583293                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps               353282671                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.int_rename_lookups      1257312895                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles     610825809                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts           4184364                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 46091990                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts       4187830                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                  2623803971                       # The number of ROB reads
system.cpu1.rob.rob_writes                 1898168726                       # The number of ROB writes
system.cpu1.timesIdled                           5095                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued         62759222                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit             16056063                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            80937721                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull              10196                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               4738213                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     85644566                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests     171002547                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      1089158                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       308874                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     31338508                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops     26716816                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     62710598                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops       27025690                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1187069297500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           85495767                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      5144296                       # Transaction distribution
system.membus.trans_dist::WritebackClean          120                       # Transaction distribution
system.membus.trans_dist::CleanEvict         80218210                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             8225                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           1983                       # Transaction distribution
system.membus.trans_dist::ReadExReq            133875                       # Transaction distribution
system.membus.trans_dist::ReadExResp           133843                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      85495766                       # Transaction distribution
system.membus.trans_dist::InvalidateReq            72                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port    256632157                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total              256632157                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   5809537664                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              5809537664                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             1824                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          85639921                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                85639921    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            85639921                       # Request fanout histogram
system.membus.respLayer1.occupancy       441814827066                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             37.2                       # Layer utilization (%)
system.membus.reqLayer0.occupancy        205666103574                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              17.3                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   1187069297500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 1187069297500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 1187069297500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 1187069297500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1187069297500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   1187069297500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 1187069297500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 1187069297500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 1187069297500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1187069297500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                148                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           74                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean        28413500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   42974070.453979                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           74    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value       213500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value    187488000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             74                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   1184966698500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   2102599000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1187069297500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    193369604                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       193369604                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    193369604                       # number of overall hits
system.cpu0.icache.overall_hits::total      193369604                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       446293                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        446293                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       446293                       # number of overall misses
system.cpu0.icache.overall_misses::total       446293                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst  10613531000                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total  10613531000                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst  10613531000                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total  10613531000                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    193815897                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    193815897                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    193815897                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    193815897                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.002303                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.002303                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.002303                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.002303                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 23781.531415                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 23781.531415                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 23781.531415                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 23781.531415                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         1488                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               50                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    29.760000                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks       402831                       # number of writebacks
system.cpu0.icache.writebacks::total           402831                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst        43463                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total        43463                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst        43463                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total        43463                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst       402830                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       402830                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst       402830                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       402830                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   9487673000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   9487673000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   9487673000                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   9487673000                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.002078                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.002078                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.002078                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.002078                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 23552.548221                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 23552.548221                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 23552.548221                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 23552.548221                       # average overall mshr miss latency
system.cpu0.icache.replacements                402831                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    193369604                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      193369604                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       446293                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       446293                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst  10613531000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total  10613531000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    193815897                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    193815897                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.002303                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.002303                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 23781.531415                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 23781.531415                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst        43463                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total        43463                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst       402830                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       402830                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   9487673000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   9487673000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.002078                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.002078                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 23552.548221                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 23552.548221                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1187069297500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          193772674                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           402863                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           480.989006                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst           32                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        388034625                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       388034625                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1187069297500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    171293247                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       171293247                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    171293247                       # number of overall hits
system.cpu0.dcache.overall_hits::total      171293247                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     36126204                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      36126204                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     36126204                       # number of overall misses
system.cpu0.dcache.overall_misses::total     36126204                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 3208992109547                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 3208992109547                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 3208992109547                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 3208992109547                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    207419451                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    207419451                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    207419451                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    207419451                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.174170                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.174170                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.174170                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.174170                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 88827.270907                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 88827.270907                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 88827.270907                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 88827.270907                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs    182732188                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       652230                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs          2450260                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets          10258                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    74.576652                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    63.582570                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     17743594                       # number of writebacks
system.cpu0.dcache.writebacks::total         17743594                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     18383688                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     18383688                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     18383688                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     18383688                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     17742516                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     17742516                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     17742516                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     17742516                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 1791784423725                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 1791784423725                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 1791784423725                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 1791784423725                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.085539                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.085539                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.085539                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.085539                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 100988.181368                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 100988.181368                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 100988.181368                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 100988.181368                       # average overall mshr miss latency
system.cpu0.dcache.replacements              17743593                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    166350139                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      166350139                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     33774410                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     33774410                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 3045755110000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 3045755110000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    200124549                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    200124549                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.168767                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.168767                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 90179.372785                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 90179.372785                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     16302595                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     16302595                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     17471815                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     17471815                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 1775522145500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 1775522145500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.087305                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.087305                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 101622.077930                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 101622.077930                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      4943108                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       4943108                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      2351794                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      2351794                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 163236999547                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 163236999547                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      7294902                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7294902                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.322389                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.322389                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 69409.565441                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 69409.565441                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      2081093                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      2081093                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       270701                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       270701                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  16262278225                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  16262278225                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.037108                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.037108                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 60074.688402                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 60074.688402                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data      2913804                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total      2913804                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data        13618                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total        13618                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data    273166000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total    273166000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data      2927422                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total      2927422                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.004652                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.004652                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 20059.186371                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 20059.186371                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         6364                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         6364                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data         7254                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total         7254                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data    192521000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total    192521000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.002478                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.002478                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 26539.977943                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 26539.977943                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data      2910209                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total      2910209                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         1085                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         1085                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data     22195000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     22195000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data      2911294                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total      2911294                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.000373                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.000373                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data 20456.221198                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 20456.221198                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data         1078                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         1078                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data     21120000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     21120000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.000370                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.000370                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data 19591.836735                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 19591.836735                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data        46500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        46500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data        43500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total        43500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data        21225                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total          21225                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data         3799                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total         3799                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data     93614499                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total     93614499                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data        25024                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total        25024                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.151814                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.151814                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 24641.879179                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 24641.879179                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data         3799                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total         3799                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data     89815499                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total     89815499                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.151814                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.151814                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 23641.879179                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 23641.879179                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1187069297500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.996505                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          194910667                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         17749246                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            10.981349                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.996505                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999891                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999891                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        444315596                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       444315596                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1187069297500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst              346563                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data             2501083                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                1058                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data             1647434                       # number of demand (read+write) hits
system.l2.demand_hits::total                  4496138                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst             346563                       # number of overall hits
system.l2.overall_hits::.cpu0.data            2501083                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               1058                       # number of overall hits
system.l2.overall_hits::.cpu1.data            1647434                       # number of overall hits
system.l2.overall_hits::total                 4496138                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             56268                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data          15238690                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              4614                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data          11496469                       # number of demand (read+write) misses
system.l2.demand_misses::total               26796041                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            56268                       # number of overall misses
system.l2.overall_misses::.cpu0.data         15238690                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             4614                       # number of overall misses
system.l2.overall_misses::.cpu1.data         11496469                       # number of overall misses
system.l2.overall_misses::total              26796041                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   4685619995                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 1729352701856                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    426478988                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 1352917247461                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     3087382048300                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   4685619995                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 1729352701856                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    426478988                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 1352917247461                       # number of overall miss cycles
system.l2.overall_miss_latency::total    3087382048300                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst          402831                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        17739773                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            5672                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data        13143903                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             31292179                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst         402831                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       17739773                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           5672                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data       13143903                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            31292179                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.139681                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.859013                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.813470                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.874662                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.856318                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.139681                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.859013                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.813470                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.874662                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.856318                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 83273.263578                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 113484.341624                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 92431.510186                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 117681.111258                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 115217.843125                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 83273.263578                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 113484.341624                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 92431.510186                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 117681.111258                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 115217.843125                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs            9013675                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                    300255                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      30.020066                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                  58238425                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             5144276                       # number of writebacks
system.l2.writebacks::total                   5144276                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            217                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         175355                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             93                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data         150570                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              326235                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           217                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        175355                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            93                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data        150570                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             326235                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        56051                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data     15063335                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         4521                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data     11345899                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          26469806                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        56051                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data     15063335                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         4521                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data     11345899                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher     59419308                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         85889114                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   4111831996                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 1566624453277                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    377314988                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 1228989129446                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 2800102729707                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   4111831996                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 1566624453277                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    377314988                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 1228989129446                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 5621238876776                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 8421341606483                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.139143                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.849128                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.797073                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.863206                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.845892                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.139143                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.849128                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.797073                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.863206                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      2.744747                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 73358.762484                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 104002.497009                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 83458.303030                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 108320.118965                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 105784.784736                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 73358.762484                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 104002.497009                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 83458.303030                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 108320.118965                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 94602.900404                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 98048.998462                       # average overall mshr miss latency
system.l2.replacements                      112056881                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      5575061                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          5575061                       # number of WritebackDirty hits
system.l2.WritebackDirty_misses::.writebacks           20                       # number of WritebackDirty misses
system.l2.WritebackDirty_misses::total             20                       # number of WritebackDirty misses
system.l2.WritebackDirty_accesses::.writebacks      5575081                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      5575081                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_miss_rate::.writebacks     0.000004                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_miss_rate::total     0.000004                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_misses::.writebacks           20                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_misses::total           20                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_miss_rate::.writebacks     0.000004                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_miss_rate::total     0.000004                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackClean_hits::.writebacks     24675873                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         24675873                       # number of WritebackClean hits
system.l2.WritebackClean_misses::.writebacks          120                       # number of WritebackClean misses
system.l2.WritebackClean_misses::total            120                       # number of WritebackClean misses
system.l2.WritebackClean_accesses::.writebacks     24675993                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     24675993                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_miss_rate::.writebacks     0.000005                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_miss_rate::total     0.000005                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_misses::.writebacks          120                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_misses::total          120                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_miss_rate::.writebacks     0.000005                       # mshr miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_miss_rate::total     0.000005                       # mshr miss rate for WritebackClean accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher     59419308                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total       59419308                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 5621238876776                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 5621238876776                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 94602.900404                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 94602.900404                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data             629                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data             624                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 1253                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data          3304                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data          4089                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               7393                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data     14282500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data     17179000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total     31461500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data         3933                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data         4713                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             8646                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.840071                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.867600                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.855077                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  4322.790557                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  4201.271705                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  4255.579602                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data          100                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data          182                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total             282                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data         3204                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data         3907                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total          7111                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data     68539500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data     87024497                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total    155563997                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.814645                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.828984                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.822461                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 21391.853933                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 22273.994625                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 21876.528899                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data            56                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data            54                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                110                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data          570                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data          468                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total             1038                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data      3284500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data      1349500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total      4634000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data          626                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data          522                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total           1148                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.910543                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.896552                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.904181                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data  5762.280702                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  2883.547009                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  4464.354528                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data           23                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data            9                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total            32                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data          547                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data          459                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total         1006                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data     12334000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data      9473000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total     21807000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.873802                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.879310                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.876307                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 22548.446069                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20638.344227                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 21676.938370                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data           119137                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            86274                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                205411                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         152360                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         136164                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              288524                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  14467809495                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  13383020993                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   27850830488                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data       271497                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       222438                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            493935                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.561185                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.612144                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.584134                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 94958.056544                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 98286.044718                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 96528.644023                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        79224                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        75782                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total           155006                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data        73136                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        60382                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         133518                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   8003189999                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   7204831998                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  15208021997                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.269381                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.271455                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.270315                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 109428.872224                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 119320.857176                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 113902.410139                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst        346563                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          1058                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             347621                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        56268                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         4614                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            60882                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   4685619995                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    426478988                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   5112098983                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst       402831                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         5672                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         408503                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.139681                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.813470                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.149037                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 83273.263578                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 92431.510186                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 83967.329966                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          217                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           93                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           310                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        56051                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         4521                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        60572                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   4111831996                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    377314988                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   4489146984                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.139143                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.797073                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.148278                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 73358.762484                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 83458.303030                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 74112.576504                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data      2381946                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data      1561160                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           3943106                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data     15086330                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data     11360305                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total        26446635                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 1714884892361                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 1339534226468                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 3054419118829                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     17468276                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data     12921465                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      30389741                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.863642                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.879181                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.870249                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 113671.442449                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 117913.579474                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 115493.676940                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        96131                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        74788                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       170919                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data     14990199                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data     11285517                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total     26275716                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 1558621263278                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 1221784297448                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 2780405560726                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.858138                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.873393                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.864625                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 103976.022151                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 108261.260645                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 105816.547900                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          100                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data            1                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               101                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          167                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data            1                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             168                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data      4019000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data        62999                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total      4081999                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          267                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data            2                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           269                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.625468                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.500000                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.624535                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 24065.868263                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data        62999                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 24297.613095                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data           98                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data            1                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total           99                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data           69                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total           69                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      1369497                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      1369497                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.258427                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.256506                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19847.782609                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19847.782609                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 1187069297500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1187069297500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999994                       # Cycle average of tags in use
system.l2.tags.total_refs                   120467442                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                 112057142                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.075054                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      27.173321                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.059199                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        2.858373                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.000723                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        1.671344                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    32.237035                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.424583                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.000925                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.044662                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000011                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.026115                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.503704                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            1.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            35                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            29                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           27                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            8                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           20                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            9                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.546875                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.453125                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 604484310                       # Number of tag accesses
system.l2.tags.data_accesses                604484310                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1187069297500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       3587264                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     964142144                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        289344                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     726196608                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher   3786079680                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         5480295040                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      3587264                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       289344                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       3876608                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    329234944                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       329234944                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          56051                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data       15064721                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           4521                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data       11346822                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher     59157495                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            85629610                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      5144296                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            5144296                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          3021950                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        812203758                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           243747                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        611755868                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher   3189434423                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            4616659745                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      3021950                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       243747                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          3265696                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      277351074                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            277351074                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      277351074                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         3021950                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       812203758                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          243747                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       611755868                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher   3189434423                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           4894010818                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   5122792.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     56051.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples  14971562.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      4521.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples  11295886.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples  59055196.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000447530250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       311912                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       311912                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState           119710586                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            4838406                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    85629609                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    5144416                       # Number of write requests accepted
system.mem_ctrls.readBursts                  85629609                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  5144416                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 246393                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 21624                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0           5139350                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1           5161091                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2           5111119                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           5074359                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           5119863                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           5769867                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           6066502                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           5853629                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           5457767                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           5521911                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10          5320255                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11          5063594                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12          5267515                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13          5216503                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14          5157937                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15          5081954                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            320176                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            323948                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            319946                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            311184                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            313573                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            319334                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            343806                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            345154                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            313394                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            319557                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           314011                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           304817                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           316732                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           320669                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           318015                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           318482                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       7.34                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.60                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 3856834850926                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               426916080000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            5457770150926                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     45170.88                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                63920.88                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 64799970                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 3503145                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 75.89                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                68.38                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              85629609                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              5144416                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 6977061                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 8154555                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 7050138                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 7057167                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 6454810                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                 6313819                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                 5934506                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                 5600890                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                 4944600                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                 4453410                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                4330668                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                6980244                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                4478510                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                2202211                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                1707825                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                1302429                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                 862600                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                 482314                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                  77799                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                  17660                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  41780                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  51944                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 206230                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 272709                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 297479                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 308928                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 316011                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 321458                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 324856                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 328593                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 331441                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 340014                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 326856                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 324059                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 322222                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 320928                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 319641                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 319759                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  24406                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   9020                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   4471                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   2674                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1835                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1314                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    955                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    807                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    530                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    464                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    344                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    253                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    207                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    166                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    121                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     97                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     65                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     54                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     36                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     26                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples     22202897                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    260.884131                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   184.114920                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   257.675071                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      2843958     12.81%     12.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255     12224602     55.06%     67.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383      1880829      8.47%     76.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511      1508116      6.79%     83.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639      1487022      6.70%     89.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767       485682      2.19%     92.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895       219747      0.99%     93.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023       254059      1.14%     94.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151      1298882      5.85%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total     22202897                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       311912                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     273.741882                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    278.019616                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127        108331     34.73%     34.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255        96616     30.98%     65.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383        41575     13.33%     79.04% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511        21294      6.83%     85.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639        13151      4.22%     90.08% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767         8910      2.86%     92.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895         6585      2.11%     95.05% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023         4858      1.56%     96.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151         3675      1.18%     97.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279         2631      0.84%     98.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407         1825      0.59%     99.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535         1195      0.38%     99.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663          701      0.22%     99.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791          341      0.11%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-1919          154      0.05%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047           51      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175           11      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2176-2303            6      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2431            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        311912                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       311912                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.423857                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.397377                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.976421                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           252811     81.05%     81.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17            10964      3.52%     84.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            30842      9.89%     94.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19            12109      3.88%     98.34% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             3733      1.20%     99.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              955      0.31%     99.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              286      0.09%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               87      0.03%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               50      0.02%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               26      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26               19      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                6      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28               12      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                6      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::31                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        311912                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             5464525824                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                15769152                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               327859072                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              5480294976                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            329242624                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      4603.38                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       276.19                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   4616.66                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    277.36                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        38.12                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    35.96                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.16                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1187069176500                       # Total gap between requests
system.mem_ctrls.avgGap                      13077.19                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      3587264                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    958179968                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       289344                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    722936704                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher   3779532544                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    327859072                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 3021949.946439416148                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 807181156.161609888077                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 243746.511353099864                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 609009689.259527087212                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 3183919044.962074279785                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 276192024.080211758614                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        56051                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data     15064721                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         4521                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data     11346822                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher     59157494                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      5144416                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   1797159147                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 941727315650                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    188621307                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 757856139839                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 3756200914983                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 29220164574941                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     32062.93                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     62512.10                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     41721.15                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     66790.17                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     63494.93                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   5679977.00                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    75.47                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          77934142440                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          41422986660                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        300504293040                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        13184033940                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy      93706170480                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     534938544750                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       5360046240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       1067050217550                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        898.894630                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   9479580384                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  39638820000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 1137950897116                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          80594556420                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          42837007455                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        309131869200                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        13556971620                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy      93706170480                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     536514440850                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       4032975840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       1080373991865                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        910.118722                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   5991686229                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  39638820000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 1141438791271                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                374                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          188                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    1539045319.148936                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   3348942278.037737                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          188    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        13500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value  11308755500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            188                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   897728777500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 289340520000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1187069297500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst    166248070                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total       166248070                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst    166248070                       # number of overall hits
system.cpu1.icache.overall_hits::total      166248070                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         6119                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          6119                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         6119                       # number of overall misses
system.cpu1.icache.overall_misses::total         6119                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    479251500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    479251500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    479251500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    479251500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst    166254189                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total    166254189                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst    166254189                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total    166254189                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000037                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000037                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000037                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000037                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 78321.866318                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 78321.866318                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 78321.866318                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 78321.866318                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs           27                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    13.500000                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         5672                       # number of writebacks
system.cpu1.icache.writebacks::total             5672                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          447                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          447                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          447                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          447                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         5672                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         5672                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         5672                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         5672                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    447574000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    447574000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    447574000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    447574000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000034                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000034                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000034                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000034                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 78909.379408                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 78909.379408                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 78909.379408                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 78909.379408                       # average overall mshr miss latency
system.cpu1.icache.replacements                  5672                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst    166248070                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total      166248070                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         6119                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         6119                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    479251500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    479251500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst    166254189                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total    166254189                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000037                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000037                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 78321.866318                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 78321.866318                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          447                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          447                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         5672                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         5672                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    447574000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    447574000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000034                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000034                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 78909.379408                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 78909.379408                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1187069297500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs          167041781                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             5704                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         29285.024719                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           13                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           17                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        332514050                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       332514050                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1187069297500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data    153051255                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total       153051255                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data    153051255                       # number of overall hits
system.cpu1.dcache.overall_hits::total      153051255                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data     32704911                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      32704911                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data     32704911                       # number of overall misses
system.cpu1.dcache.overall_misses::total     32704911                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 2949140191401                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 2949140191401                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 2949140191401                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 2949140191401                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data    185756166                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total    185756166                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data    185756166                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total    185756166                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.176064                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.176064                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.176064                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.176064                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 90174.230757                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 90174.230757                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 90174.230757                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 90174.230757                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs    169175090                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       750323                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs          2201437                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets          11590                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    76.847573                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    64.738827                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks     13146839                       # number of writebacks
system.cpu1.dcache.writebacks::total         13146839                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data     19556521                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total     19556521                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data     19556521                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total     19556521                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data     13148390                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total     13148390                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data     13148390                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total     13148390                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 1397753916604                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 1397753916604                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 1397753916604                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 1397753916604                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.070783                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.070783                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.070783                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.070783                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 106306.088928                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 106306.088928                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 106306.088928                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 106306.088928                       # average overall mshr miss latency
system.cpu1.dcache.replacements              13146839                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data    149351629                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total      149351629                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data     30492045                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total     30492045                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 2790762273500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 2790762273500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data    179843674                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total    179843674                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.169547                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.169547                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 91524.273741                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 91524.273741                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data     17567683                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total     17567683                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data     12924362                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total     12924362                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 1383022714000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 1383022714000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.071864                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.071864                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 107008.973751                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 107008.973751                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      3699626                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       3699626                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      2212866                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      2212866                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 158377917901                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 158377917901                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      5912492                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      5912492                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.374270                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.374270                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 71571.400121                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 71571.400121                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      1988838                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      1988838                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       224028                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       224028                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  14731202604                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  14731202604                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.037891                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.037891                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 65756.077830                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 65756.077830                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data      2178470                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total      2178470                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data         8148                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         8148                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data    223981500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total    223981500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data      2186618                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total      2186618                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.003726                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.003726                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 27489.138439                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 27489.138439                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data         1067                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total         1067                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data         7081                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total         7081                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data    194983000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total    194983000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.003238                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.003238                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 27536.082474                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 27536.082474                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data      2185246                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total      2185246                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data         1049                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         1049                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data     18083000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     18083000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data      2186295                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total      2186295                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.000480                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.000480                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data 17238.322212                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total 17238.322212                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data         1025                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         1025                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data     17063000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     17063000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.000469                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.000469                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data 16646.829268                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total 16646.829268                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       167500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       167500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       162500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       162500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data          504                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total            504                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data         1872                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total         1872                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data     57454500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total     57454500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data         2376                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total         2376                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.787879                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.787879                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 30691.506410                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 30691.506410                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data         1872                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total         1872                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data     55582500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total     55582500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.787879                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.787879                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 29691.506410                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 29691.506410                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1187069297500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.993824                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs          170591949                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs         13152335                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            12.970469                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.993824                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.999807                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999807                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           31                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           31                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        393415213                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       393415213                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1187069297500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          30815435                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     10719357                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     25723846                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict       106912629                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         99232059                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp              10                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            9491                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          2095                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          11586                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            8                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            8                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           494309                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          494309                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        408503                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     30406932                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          269                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          269                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side      1208493                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     53242886                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        17016                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     39454391                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              93922786                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     51562368                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   2270935360                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       726016                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side   1682607680                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             4005831424                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                       211308339                       # Total snoops (count)
system.tol2bus.snoopTraffic                 330358976                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        242673203                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.117143                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.325525                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              214554519     88.41%     88.41% # Request fanout histogram
system.tol2bus.snoop_fanout::1               27809810     11.46%     99.87% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 308874      0.13%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          242673203                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        62697974827                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              5.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       26633861843                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         604432128                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy       19738993995                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             1.7                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           8549916                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy            15004                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               1995387506500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 119611                       # Simulator instruction rate (inst/s)
host_mem_usage                                 784356                       # Number of bytes of host memory used
host_op_rate                                   120309                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 20592.72                       # Real time elapsed on the host
host_tick_rate                               34772718                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2463109668                       # Number of instructions simulated
sim_ops                                    2477480763                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.716065                       # Number of seconds simulated
sim_ticks                                716064990500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            90.072339                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               91380369                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           101452200                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         10645835                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        126026756                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits           9179288                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups        9355695                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          176407                       # Number of indirect misses.
system.cpu0.branchPred.lookups              171008699                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted       141824                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                         24255                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts         10193797                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                  67414121                       # Number of branches committed
system.cpu0.commit.bw_lim_events              9574124                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        5853967                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      277179051                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           275108829                       # Number of instructions committed
system.cpu0.commit.committedOps             278011474                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   1373631446                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.202392                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     0.889750                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1253537163     91.26%     91.26% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     62497293      4.55%     95.81% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     23540733      1.71%     97.52% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     14469795      1.05%     98.57% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      4787493      0.35%     98.92% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      3138607      0.23%     99.15% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      1016335      0.07%     99.23% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      1069903      0.08%     99.30% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8      9574124      0.70%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   1373631446                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                      2183                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls             7518047                       # Number of function calls committed.
system.cpu0.commit.int_insts                263921623                       # Number of committed integer instructions.
system.cpu0.commit.loads                     63826191                       # Number of loads committed
system.cpu0.commit.membars                    4359928                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      4360763      1.57%      1.57% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       203807057     73.31%     74.88% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult          29171      0.01%     74.89% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv           74894      0.03%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            80      0.00%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           322      0.00%     74.91% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt           855      0.00%     74.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult           32      0.00%     74.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     74.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv            17      0.00%     74.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc          339      0.00%     74.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     74.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     74.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     74.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     74.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     74.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     74.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     74.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     74.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     74.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     74.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     74.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     74.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     74.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     74.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     74.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     74.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     74.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     74.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     74.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     74.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     74.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     74.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     74.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     74.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     74.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     74.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     74.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     74.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     74.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     74.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     74.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     74.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     74.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     74.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     74.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     74.92% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       63849974     22.97%     97.88% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       5887432      2.12%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead          472      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           66      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        278011474                       # Class of committed instruction
system.cpu0.commit.refs                      69737944                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  275108829                       # Number of Instructions Simulated
system.cpu0.committedOps                    278011474                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              5.187920                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        5.187920                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            998405731                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred               461089                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            76406232                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             599078193                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                99180059                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                300734281                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles              10195479                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts               405461                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              9320225                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  171008699                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                103330229                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   1289623415                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              1640983                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           87                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     699732717                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                4895                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles        29952                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               21304790                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.119818                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         117525031                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         100559657                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.490269                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        1417835775                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.500888                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.919452                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               970512190     68.45%     68.45% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               265441721     18.72%     87.17% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               144359091     10.18%     97.35% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                17309835      1.22%     98.57% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                 5215375      0.37%     98.94% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                10078845      0.71%     99.65% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                 1622021      0.11%     99.77% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 3274564      0.23%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                   22133      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          1417835775                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                     2161                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                    1383                       # number of floating regfile writes
system.cpu0.idleCycles                        9406795                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts            10813561                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               108664817                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.328442                       # Inst execution rate
system.cpu0.iew.exec_refs                   117843529                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   7048033                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              169052011                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            126554296                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           3033508                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          6286761                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             9519805                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          554269554                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            110795496                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          9591257                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            468766100                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               1140176                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents             60117051                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles              10195479                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             61823967                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked      1042114                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads          191131                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          646                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         1394                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads        11354                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     62728105                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      3608052                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          1394                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      4898411                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       5915150                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                343610570                       # num instructions consuming a value
system.cpu0.iew.wb_count                    454477294                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.753897                       # average fanout of values written-back
system.cpu0.iew.wb_producers                259047093                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.318430                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     455752334                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               608888506                       # number of integer regfile reads
system.cpu0.int_regfile_writes              344486182                       # number of integer regfile writes
system.cpu0.ipc                              0.192755                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.192755                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          4366424      0.91%      0.91% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            352626836     73.72%     74.63% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult               32584      0.01%     74.64% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                83021      0.02%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 81      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                322      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                871      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                41      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              1      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                 17      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc               339      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     74.65% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           114179583     23.87%     98.52% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            7066617      1.48%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead            551      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            68      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             478357356                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                   2341                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads               4633                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses         2263                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes              2593                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    1505475                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.003147                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 683070     45.37%     45.37% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                    64      0.00%     45.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                    115      0.01%     45.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     45.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     45.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     45.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     45.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     45.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     45.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     45.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     45.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     45.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     45.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     45.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     45.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     45.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     45.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     45.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     45.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     45.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     45.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     45.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     45.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     45.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     45.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     45.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     45.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     45.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     45.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     45.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     45.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     45.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     45.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     45.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     45.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     45.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     45.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     45.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     45.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     45.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     45.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     45.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     45.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     45.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     45.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     45.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                793522     52.71%     98.09% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                28654      1.90%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead               34      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite              16      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             475494066                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        2376913903                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    454475031                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        830526200                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 543875221                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                478357356                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded           10394333                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      276258083                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           862573                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved       4540366                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined    130104336                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   1417835775                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.337386                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.834174                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         1142095883     80.55%     80.55% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          148880792     10.50%     91.05% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           85162192      6.01%     97.06% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           22647509      1.60%     98.66% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            9447816      0.67%     99.32% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            5736319      0.40%     99.73% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            2729856      0.19%     99.92% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             725606      0.05%     99.97% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             409802      0.03%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     1417835775                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.335162                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads          6174627                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores          991927                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           126554296                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            9519805                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   3381                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                  1645                       # number of misc regfile writes
system.cpu0.numCycles                      1427242570                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     4887486                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              311078961                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            205589027                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               5821850                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               107418920                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              64706055                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents              1342146                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            765740096                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             577307102                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          434336114                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                298803664                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               7427456                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles              10195479                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             81327285                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps               228747092                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups             2331                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       765737765                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles     609011466                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts           3205442                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 30609181                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts       3205442                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  1919239722                       # The number of ROB reads
system.cpu0.rob.rob_writes                 1154895905                       # The number of ROB writes
system.cpu0.timesIdled                         345498                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  699                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            90.853954                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               84537262                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            93047422                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          9297268                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted        112755222                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits           8389859                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups        8409027                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           19168                       # Number of indirect misses.
system.cpu1.branchPred.lookups              155113385                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted       132638                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                          1678                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          9065668                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  64194954                       # Number of branches committed
system.cpu1.commit.bw_lim_events              9557589                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        5793078                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts      246557861                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           259412409                       # Number of instructions committed
system.cpu1.commit.committedOps             262307692                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples   1225551114                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.214032                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.922951                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0   1113994497     90.90%     90.90% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     57229620      4.67%     95.57% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2     22274558      1.82%     97.38% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3     13571496      1.11%     98.49% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      4326474      0.35%     98.85% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5      2589830      0.21%     99.06% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       950640      0.08%     99.13% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7      1056410      0.09%     99.22% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      9557589      0.78%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total   1225551114                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             7128477                       # Number of function calls committed.
system.cpu1.commit.int_insts                248320575                       # Number of committed integer instructions.
system.cpu1.commit.loads                     60563282                       # Number of loads committed
system.cpu1.commit.membars                    4343229                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      4343229      1.66%      1.66% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu       192940995     73.56%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             54      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              96      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     75.21% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       60564960     23.09%     98.30% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       4458358      1.70%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        262307692                       # Class of committed instruction
system.cpu1.commit.refs                      65023318                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  259412409                       # Number of Instructions Simulated
system.cpu1.committedOps                    262307692                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              4.877341                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        4.877341                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            891814698                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               233627                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            71668692                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             546734835                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                81448009                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                273967291                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               9066253                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts               207735                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              8365999                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                  155113385                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 93664280                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                   1156746646                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes              1461306                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           13                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                     632089793                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles               18595706                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.122596                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          98617736                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          92927121                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.499580                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples        1264662250                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.507430                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.912591                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               858024177     67.85%     67.85% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1               238176913     18.83%     86.68% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2               137736435     10.89%     97.57% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                15007015      1.19%     98.76% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 3267840      0.26%     99.02% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                 7741249      0.61%     99.63% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                 1682314      0.13%     99.76% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                 3025304      0.24%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                    1003      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total          1264662250                       # Number of instructions fetched each cycle (Total)
system.cpu1.idleCycles                         580453                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             9661403                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches               102418890                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.346882                       # Inst execution rate
system.cpu1.iew.exec_refs                   109616697                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   5250013                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              112188779                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts            116888671                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           2852430                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          4929426                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             7435263                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          507936562                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts            104366684                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          8659611                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            438889967                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                746373                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents             63893167                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               9066253                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles             64912258                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked       987565                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads           11691                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses           41                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          217                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads     56325389                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      2975227                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           217                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect      4331295                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       5330108                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                320424226                       # num instructions consuming a value
system.cpu1.iew.wb_count                    425155216                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.759701                       # average fanout of values written-back
system.cpu1.iew.wb_producers                243426455                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.336027                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     426459287                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               568920518                       # number of integer regfile reads
system.cpu1.int_regfile_writes              322616900                       # number of integer regfile writes
system.cpu1.ipc                              0.205030                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.205030                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          4343749      0.97%      0.97% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu            330569730     73.86%     74.83% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  82      0.00%     74.83% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   96      0.00%     74.83% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     74.83% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     74.83% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     74.83% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     74.83% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     74.83% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     74.83% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     74.83% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     74.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     74.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     74.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     74.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     74.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     74.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     74.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     74.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     74.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     74.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     74.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     74.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     74.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     74.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     74.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     74.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     74.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     74.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     74.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     74.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     74.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     74.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     74.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     74.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     74.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     74.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     74.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     74.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     74.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     74.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     74.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     74.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     74.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     74.83% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     74.83% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead           107374255     23.99%     98.82% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            5261666      1.18%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             447549578                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    1475977                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.003298                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 713967     48.37%     48.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     48.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     48.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     48.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     48.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     48.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     48.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     48.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     48.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     48.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     48.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     48.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     48.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     48.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     48.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     48.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     48.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     48.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     48.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     48.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     48.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     48.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     48.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     48.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     48.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     48.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     48.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     48.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     48.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     48.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     48.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     48.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     48.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     48.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     48.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     48.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     48.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     48.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     48.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     48.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     48.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     48.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     48.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     48.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     48.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     48.37% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                761995     51.63%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                   15      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             444681806                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads        2162126537                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    425155216                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        753565516                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 498010196                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                447549578                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            9926366                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined      245628870                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           889154                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved       4133288                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined    106219146                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples   1264662250                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.353889                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.857061                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0         1008951618     79.78%     79.78% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1          136475748     10.79%     90.57% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           79905990      6.32%     96.89% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3           20952205      1.66%     98.55% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            8848409      0.70%     99.25% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5            5664636      0.45%     99.69% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6            2761495      0.22%     99.91% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             697743      0.06%     99.97% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             404406      0.03%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total     1264662250                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.353726                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          5861957                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          838017                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads           116888671                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            7435263                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    520                       # number of misc regfile reads
system.cpu1.numCycles                      1265242703                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                   166673676                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              255182925                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps            194323520                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               3799777                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                88642716                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents              62346120                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents              1070943                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            696846152                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             527465182                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands          397389359                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                272545003                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               7126432                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               9066253                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             76690606                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps               203065839                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.int_rename_lookups       696846152                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles     562534747                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts           3050280                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 26596257                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts       3052157                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                  1724855958                       # The number of ROB reads
system.cpu1.rob.rob_writes                 1057175080                       # The number of ROB writes
system.cpu1.timesIdled                           5209                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            90.355088                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits               87292594                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups            96610602                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect         10264167                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted        107247196                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits           9123043                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups        9245852                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses          122809                       # Number of indirect misses.
system.cpu2.branchPred.lookups              150128100                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted       130905                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                          1701                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts          9178824                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                  61365324                       # Number of branches committed
system.cpu2.commit.bw_lim_events              9657773                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls        4952763                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts      222398246                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts           248973142                       # Number of instructions committed
system.cpu2.commit.committedOps             251448316                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples   1085023201                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.231745                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     0.960796                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0    976775047     90.02%     90.02% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1     57497876      5.30%     95.32% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2     20721730      1.91%     97.23% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3     12393081      1.14%     98.37% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4      4264349      0.39%     98.77% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5      2246988      0.21%     98.97% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6       491282      0.05%     99.02% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7       975075      0.09%     99.11% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8      9657773      0.89%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total   1085023201                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls             6536322                       # Number of function calls committed.
system.cpu2.commit.int_insts                238090556                       # Number of committed integer instructions.
system.cpu2.commit.loads                     58188418                       # Number of loads committed
system.cpu2.commit.membars                    3713098                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass      3713098      1.48%      1.48% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu       185299258     73.69%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult             56      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv              96      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     75.17% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead       58190119     23.14%     98.31% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite       4245689      1.69%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total        251448316                       # Class of committed instruction
system.cpu2.commit.refs                      62435808                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                  248973142                       # Number of Instructions Simulated
system.cpu2.committedOps                    251448316                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              4.505403                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        4.505403                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles            740830596                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred              1089489                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved            72975129                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts             521917448                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                84780518                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                279668128                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles               9179329                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts               525131                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles              6632433                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                  150128100                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                 93322591                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                   1011297827                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes              1427386                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.Insts                     609910712                       # Number of instructions fetch has processed
system.cpu2.fetch.SquashCycles               20529344                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.133837                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles          99528505                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches          96415637                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.543726                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples        1121091004                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.552620                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.919062                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0               720920048     64.31%     64.31% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1               238737897     21.30%     85.60% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2               134793641     12.02%     97.62% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                12912722      1.15%     98.78% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                 2598017      0.23%     99.01% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                 6979872      0.62%     99.63% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                 1863927      0.17%     99.80% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                 2279896      0.20%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                    4984      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total          1121091004                       # Number of instructions fetched each cycle (Total)
system.cpu2.idleCycles                         633406                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts             9675427                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                97301821                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.370615                       # Inst execution rate
system.cpu2.iew.exec_refs                   103361772                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                   5056848                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles               89501881                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts            108873102                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts           2181169                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts         11454128                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts             6764599                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts          472916569                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts             98304924                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts          8382950                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts            415728313                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                727757                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents             67039016                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles               9179329                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles             67962292                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked       973430                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads           11548                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses           56                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation          176                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads     50684684                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores      2517209                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents           176                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect      3829068                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect       5846359                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                295798012                       # num instructions consuming a value
system.cpu2.iew.wb_count                    402490987                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.772249                       # average fanout of values written-back
system.cpu2.iew.wb_producers                228429785                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.358815                       # insts written-back per cycle
system.cpu2.iew.wb_sent                     403488857                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads               539482466                       # number of integer regfile reads
system.cpu2.int_regfile_writes              304631028                       # number of integer regfile writes
system.cpu2.ipc                              0.221956                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.221956                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass          3713539      0.88%      0.88% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu            314229980     74.09%     74.97% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                  85      0.00%     74.97% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                   96      0.00%     74.97% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     74.97% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     74.97% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     74.97% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     74.97% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     74.97% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     74.97% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     74.97% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     74.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     74.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     74.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     74.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     74.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     74.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     74.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     74.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     74.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     74.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     74.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     74.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     74.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     74.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     74.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     74.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     74.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     74.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     74.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     74.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     74.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     74.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     74.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     74.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     74.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     74.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     74.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     74.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     74.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     74.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     74.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     74.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     74.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     74.97% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     74.97% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead           101097447     23.84%     98.80% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite            5070116      1.20%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total             424111263                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                    1663414                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.003922                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                 907069     54.53%     54.53% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     54.53% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     54.53% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     54.53% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     54.53% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     54.53% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     54.53% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     54.53% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     54.53% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     54.53% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     54.53% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     54.53% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     54.53% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     54.53% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     54.53% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     54.53% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     54.53% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     54.53% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     54.53% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     54.53% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     54.53% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     54.53% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     54.53% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     54.53% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     54.53% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     54.53% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     54.53% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     54.53% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     54.53% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     54.53% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     54.53% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     54.53% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     54.53% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     54.53% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     54.53% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     54.53% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     54.53% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     54.53% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     54.53% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     54.53% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     54.53% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     54.53% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     54.53% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     54.53% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     54.53% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     54.53% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                756317     45.47%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                   28      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses             422061138                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads        1971947153                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses    402490987                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes        694384914                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                 465019447                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                424111263                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded            7897122                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined      221468253                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued           970209                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved       2944359                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined     89062105                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples   1121091004                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.378302                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.867231                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0          874597625     78.01%     78.01% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1          132521049     11.82%     89.83% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2           79187369      7.06%     96.90% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3           18983530      1.69%     98.59% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4            7428537      0.66%     99.25% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5            5167610      0.46%     99.71% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6            2120081      0.19%     99.90% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7             689422      0.06%     99.96% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8             395781      0.04%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total     1121091004                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.378089                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads          5179895                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores          795366                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads           108873102                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            6764599                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                    441                       # number of misc regfile reads
system.cpu2.numCycles                      1121724410                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                   310191042                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles              244116155                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps            186630354                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents               3052110                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                92900785                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents              61347026                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents              1047561                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups            656216125                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts             498090144                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands          373629959                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                275986739                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents               7201718                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles               9179329                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles             74604908                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps               186999605                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.int_rename_lookups       656216125                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles     424303088                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts           2342606                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                 23968447                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts       2344612                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                  1549210105                       # The number of ROB reads
system.cpu2.rob.rob_writes                  983885281                       # The number of ROB writes
system.cpu2.timesIdled                           5477                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            91.470400                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits               79220733                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups            86608054                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect          8644842                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted         98625927                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits           7220777                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups        7242799                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses           22022                       # Number of indirect misses.
system.cpu3.branchPred.lookups              137116128                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted       132397                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                          1653                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts          7950790                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                  58387506                       # Number of branches committed
system.cpu3.commit.bw_lim_events             10798246                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls        3788463                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts      208607614                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts           238720332                       # Number of instructions committed
system.cpu3.commit.committedOps             240613323                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples    935382750                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.257235                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     1.049595                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0    838610920     89.65%     89.65% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1     49886021      5.33%     94.99% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2     17495756      1.87%     96.86% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3     11048731      1.18%     98.04% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4      4006112      0.43%     98.47% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5      2044623      0.22%     98.69% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6       490321      0.05%     98.74% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7      1002020      0.11%     98.85% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8     10798246      1.15%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total    935382750                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls             5780278                       # Number of function calls committed.
system.cpu3.commit.int_insts                228125098                       # Number of committed integer instructions.
system.cpu3.commit.loads                     55697224                       # Number of loads committed
system.cpu3.commit.membars                    2839815                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass      2839815      1.18%      1.18% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu       178106752     74.02%     75.20% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult             66      0.00%     75.20% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv              96      0.00%     75.20% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     75.20% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     75.20% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     75.20% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     75.20% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     75.20% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     75.20% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     75.20% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     75.20% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     75.20% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     75.20% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     75.20% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     75.20% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     75.20% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     75.20% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     75.20% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     75.20% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     75.20% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     75.20% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     75.20% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     75.20% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     75.20% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     75.20% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     75.20% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     75.20% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     75.20% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     75.20% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     75.20% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.20% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.20% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     75.20% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     75.20% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     75.20% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     75.20% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     75.20% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     75.20% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     75.20% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     75.20% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     75.20% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     75.20% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     75.20% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     75.20% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     75.20% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     75.20% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead       55698877     23.15%     98.35% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite       3967717      1.65%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total        240613323                       # Class of committed instruction
system.cpu3.commit.refs                      59666594                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                  238720332                       # Number of Instructions Simulated
system.cpu3.committedOps                    240613323                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              4.060797                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        4.060797                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles            616413828                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred               696328                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved            67904473                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts             489088892                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                76613322                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                261141804                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles               7951353                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts               354862                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles              6691594                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                  137116128                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                 83765618                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                    871417168                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes              1399385                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.Insts                     563594056                       # Number of instructions fetch has processed
system.cpu3.fetch.SquashCycles               17290810                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.141445                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles          88749328                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches          86441510                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.581388                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples         968811901                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.589026                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.928716                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0               600480713     61.98%     61.98% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1               216128296     22.31%     84.29% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2               129018820     13.32%     97.61% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                10752932      1.11%     98.72% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                 2823913      0.29%     99.01% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                 6462658      0.67%     99.68% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                 1394711      0.14%     99.82% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                 1745752      0.18%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                    4106      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total           968811901                       # Number of instructions fetched each cycle (Total)
system.cpu3.idleCycles                         582930                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts             8431072                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                91813133                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.407728                       # Inst execution rate
system.cpu3.iew.exec_refs                    98020675                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                   4772853                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles               88863457                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts            103015869                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts           1675689                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts          8334420                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts             6298691                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts          448388911                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts             93247822                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts          7603255                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts            395249598                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                870543                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents             65607201                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles               7951353                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles             66707593                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked       950182                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads           11794                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses           50                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation          151                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads     47318645                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores      2329321                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents           151                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect      3349510                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect       5081562                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                282057674                       # num instructions consuming a value
system.cpu3.iew.wb_count                    382778340                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.774707                       # average fanout of values written-back
system.cpu3.iew.wb_producers                218512124                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.394863                       # insts written-back per cycle
system.cpu3.iew.wb_sent                     383798322                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads               514042161                       # number of integer regfile reads
system.cpu3.int_regfile_writes              290571156                       # number of integer regfile writes
system.cpu3.ipc                              0.246257                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.246257                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass          2840303      0.71%      0.71% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu            299302615     74.30%     75.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                 103      0.00%     75.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                   96      0.00%     75.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     75.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     75.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     75.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     75.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     75.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     75.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     75.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     75.00% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     75.00% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     75.00% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     75.00% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     75.00% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     75.00% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     75.00% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     75.00% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     75.00% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     75.00% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     75.00% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     75.00% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     75.00% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     75.00% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     75.00% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     75.00% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     75.00% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     75.00% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     75.00% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     75.00% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.00% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     75.00% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     75.00% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     75.00% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     75.00% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     75.00% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     75.00% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     75.00% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     75.00% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     75.00% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     75.00% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     75.00% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     75.00% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     75.00% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     75.00% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     75.00% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead            95924213     23.81%     98.81% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite            4785523      1.19%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total             402852853                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                    1973464                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.004899                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                1218974     61.77%     61.77% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     61.77% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     61.77% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     61.77% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     61.77% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     61.77% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     61.77% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     61.77% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     61.77% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     61.77% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     61.77% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     61.77% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     61.77% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     61.77% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     61.77% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     61.77% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     61.77% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     61.77% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     61.77% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     61.77% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     61.77% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     61.77% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     61.77% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     61.77% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     61.77% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     61.77% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     61.77% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     61.77% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     61.77% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     61.77% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     61.77% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     61.77% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     61.77% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     61.77% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     61.77% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     61.77% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     61.77% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     61.77% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     61.77% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     61.77% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     61.77% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     61.77% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     61.77% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     61.77% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     61.77% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     61.77% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                754458     38.23%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                   32      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses             401986014                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads        1777481049                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses    382778340                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes        656164597                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                 442398877                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                402852853                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded            5990034                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined      207775588                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued           989978                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved       2201571                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined     84239745                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples    968811901                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.415822                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       0.915020                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0          738394018     76.22%     76.22% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1          122207980     12.61%     88.83% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2           74011067      7.64%     96.47% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3           18192056      1.88%     98.35% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4            7249020      0.75%     99.10% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5            5041837      0.52%     99.62% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6            2562131      0.26%     99.88% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7             761816      0.08%     99.96% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8             391976      0.04%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total      968811901                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.415571                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads          4664173                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores          846536                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads           103015869                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            6298691                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                    488                       # number of misc regfile reads
system.cpu3.numCycles                       969394831                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                   462521174                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles              249544764                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps            179255403                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents               3119717                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                83686986                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents              61132933                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents              1022421                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups            620490957                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts             469692110                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands          353911153                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                258564963                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents               7365050                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles               7951353                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles             74418146                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps               174655750                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.int_rename_lookups       620490957                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles     294645689                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts           1819863                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                 23024185                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts       1821986                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                  1373802594                       # The number of ROB reads
system.cpu3.rob.rob_writes                  931984463                       # The number of ROB writes
system.cpu3.timesIdled                           5223                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2.prefetcher.num_hwpf_issued         57117751                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit             21611219                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            84205915                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull            3263160                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               4792785                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     81978735                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests     163401988                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      2420077                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       596258                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     31199844                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops     27608346                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     64720478                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops       28204604                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 716064990500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           81739281                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      5182039                       # Transaction distribution
system.membus.trans_dist::WritebackClean          246                       # Transaction distribution
system.membus.trans_dist::CleanEvict         76254498                       # Transaction distribution
system.membus.trans_dist::UpgradeReq            21685                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           5908                       # Transaction distribution
system.membus.trans_dist::ReadExReq            192839                       # Transaction distribution
system.membus.trans_dist::ReadExResp           192750                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      81739281                       # Transaction distribution
system.membus.trans_dist::InvalidateReq          5414                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port    245333941                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total              245333941                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   5575316224                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              5575316224                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             4462                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          81965127                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                81965127    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            81965127                       # Request fanout histogram
system.membus.respLayer1.occupancy       420896944557                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             58.8                       # Layer utilization (%)
system.membus.reqLayer0.occupancy        206527236389                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              28.8                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions                596                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          299                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    519073361.204013                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   1452971244.130737                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          299    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        79000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value   6275793000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            299                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON   560862055500                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED 155202935000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 716064990500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst     93316176                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        93316176                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst     93316176                       # number of overall hits
system.cpu2.icache.overall_hits::total       93316176                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst         6415                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total          6415                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst         6415                       # number of overall misses
system.cpu2.icache.overall_misses::total         6415                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst    563513000                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total    563513000                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst    563513000                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total    563513000                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst     93322591                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     93322591                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst     93322591                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     93322591                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.000069                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000069                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.000069                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000069                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 87843.024162                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 87843.024162                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 87843.024162                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 87843.024162                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs         1541                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs               22                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    70.045455                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks         5917                       # number of writebacks
system.cpu2.icache.writebacks::total             5917                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst          498                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total          498                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst          498                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total          498                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst         5917                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total         5917                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst         5917                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total         5917                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst    525801500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total    525801500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst    525801500                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total    525801500                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.000063                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000063                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.000063                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000063                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 88862.852797                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 88862.852797                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 88862.852797                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 88862.852797                       # average overall mshr miss latency
system.cpu2.icache.replacements                  5917                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst     93316176                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       93316176                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst         6415                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total         6415                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst    563513000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total    563513000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst     93322591                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     93322591                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.000069                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000069                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 87843.024162                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 87843.024162                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst          498                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total          498                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst         5917                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total         5917                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst    525801500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total    525801500                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.000063                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000063                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 88862.852797                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 88862.852797                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 716064990500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           93720345                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs             5949                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs         15753.966213                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst           32                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2           15                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3           13                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses        186651099                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses       186651099                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 716064990500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data     78437430                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        78437430                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data     78437430                       # number of overall hits
system.cpu2.dcache.overall_hits::total       78437430                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data     16908858                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total      16908858                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data     16908858                       # number of overall misses
system.cpu2.dcache.overall_misses::total     16908858                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 1820302284954                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 1820302284954                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 1820302284954                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 1820302284954                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data     95346288                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     95346288                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data     95346288                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     95346288                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.177342                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.177342                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.177342                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.177342                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 107653.768513                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 107653.768513                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 107653.768513                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 107653.768513                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs    100745295                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets       473407                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs          1103171                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets           6082                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    91.323371                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    77.837389                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks      6916953                       # number of writebacks
system.cpu2.dcache.writebacks::total          6916953                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data      9983382                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      9983382                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data      9983382                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      9983382                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data      6925476                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total      6925476                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data      6925476                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total      6925476                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data 871160351574                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total 871160351574                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data 871160351574                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total 871160351574                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.072635                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.072635                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.072635                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.072635                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 125790.682341                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 125790.682341                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 125790.682341                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 125790.682341                       # average overall mshr miss latency
system.cpu2.dcache.replacements               6916953                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data     76735286                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       76735286                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data     15602836                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total     15602836                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data 1676164365500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 1676164365500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data     92338122                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     92338122                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.168975                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.168975                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 107426.904026                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 107426.904026                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data      8791667                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      8791667                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data      6811169                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total      6811169                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data 857976535000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total 857976535000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.073763                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.073763                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 125966.120500                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 125966.120500                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data      1702144                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       1702144                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data      1306022                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total      1306022                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data 144137919454                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total 144137919454                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data      3008166                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      3008166                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.434159                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.434159                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 110364.082270                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 110364.082270                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data      1191715                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total      1191715                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data       114307                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       114307                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data  13183816574                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total  13183816574                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.037999                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.037999                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 115336.913522                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 115336.913522                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data      1233995                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total      1233995                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data         3945                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total         3945                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data    147826500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total    147826500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data      1237940                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total      1237940                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.003187                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.003187                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 37471.863118                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 37471.863118                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data          307                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          307                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data         3638                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total         3638                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data    137312000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total    137312000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.002939                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.002939                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data 37743.815283                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 37743.815283                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data      1235860                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total      1235860                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data         1608                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total         1608                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data     32274000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total     32274000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data      1237468                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total      1237468                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.001299                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.001299                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data 20070.895522                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total 20070.895522                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data         1590                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total         1590                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data     30755000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total     30755000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.001285                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.001285                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data 19342.767296                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total 19342.767296                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data      1712500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total      1712500                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data      1641500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total      1641500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data          372                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total            372                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data         1329                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total         1329                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data     70503498                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total     70503498                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data         1701                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total         1701                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.781305                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.781305                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 53050.036117                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 53050.036117                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data         1329                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total         1329                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data     69174498                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total     69174498                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.781305                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.781305                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 52050.036117                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 52050.036117                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 716064990500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           31.443084                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           87856869                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          6925695                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            12.685639                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    31.443084                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.982596                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.982596                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2           27                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses        202572457                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses       202572457                       # Number of data accesses
system.cpu3.numPwrStateTransitions                546                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          274                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    844407706.204380                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   2228725456.956312                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10          274    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value        18500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value   8686125500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            274                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON   484697279000                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED 231367711500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 716064990500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst     83759315                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        83759315                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst     83759315                       # number of overall hits
system.cpu3.icache.overall_hits::total       83759315                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst         6303                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          6303                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst         6303                       # number of overall misses
system.cpu3.icache.overall_misses::total         6303                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst    524596000                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    524596000                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst    524596000                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    524596000                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst     83765618                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     83765618                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst     83765618                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     83765618                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.000075                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000075                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.000075                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000075                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 83229.573219                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 83229.573219                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 83229.573219                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 83229.573219                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs          826                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs               13                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    63.538462                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks         5775                       # number of writebacks
system.cpu3.icache.writebacks::total             5775                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst          528                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total          528                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst          528                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total          528                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst         5775                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total         5775                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst         5775                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total         5775                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst    487590000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    487590000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst    487590000                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    487590000                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.000069                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000069                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.000069                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000069                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 84431.168831                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 84431.168831                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 84431.168831                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 84431.168831                       # average overall mshr miss latency
system.cpu3.icache.replacements                  5775                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst     83759315                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       83759315                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst         6303                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         6303                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst    524596000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    524596000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst     83765618                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     83765618                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.000075                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000075                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 83229.573219                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 83229.573219                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst          528                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total          528                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst         5775                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total         5775                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst    487590000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    487590000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.000069                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000069                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 84431.168831                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 84431.168831                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 716064990500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           84098960                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             5807                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs         14482.342001                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst           32                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2           15                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3           15                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses        167537011                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses       167537011                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 716064990500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data     73970198                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        73970198                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data     73970198                       # number of overall hits
system.cpu3.dcache.overall_hits::total       73970198                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data     16656025                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total      16656025                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data     16656025                       # number of overall misses
system.cpu3.dcache.overall_misses::total     16656025                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 1770932212467                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 1770932212467                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 1770932212467                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 1770932212467                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data     90626223                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     90626223                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data     90626223                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     90626223                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.183788                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.183788                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.183788                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.183788                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 106323.820507                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 106323.820507                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 106323.820507                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 106323.820507                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs     97422311                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       430212                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs          1071585                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets           5748                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    90.914217                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    74.845511                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks      6201750                       # number of writebacks
system.cpu3.dcache.writebacks::total          6201750                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data     10446031                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total     10446031                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data     10446031                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total     10446031                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data      6209994                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total      6209994                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data      6209994                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total      6209994                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data 779968043583                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total 779968043583                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data 779968043583                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total 779968043583                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.068523                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.068523                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.068523                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.068523                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 125598.840125                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 125598.840125                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 125598.840125                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 125598.840125                       # average overall mshr miss latency
system.cpu3.dcache.replacements               6201750                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data     72236431                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       72236431                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data     15368582                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total     15368582                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data 1625424271500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 1625424271500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data     87605013                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     87605013                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.175430                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.175430                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 105762.800465                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 105762.800465                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data      9272949                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      9272949                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data      6095633                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total      6095633                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data 766642595000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total 766642595000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.069581                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.069581                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 125769.152277                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 125769.152277                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data      1733767                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       1733767                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data      1287443                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total      1287443                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data 145507940967                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total 145507940967                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data      3021210                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      3021210                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.426135                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.426135                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 113020.880122                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 113020.880122                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data      1173082                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total      1173082                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data       114361                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       114361                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data  13325448583                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total  13325448583                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.037853                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.037853                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 116520.916947                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 116520.916947                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data       942905                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total       942905                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data         3966                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total         3966                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data    154244000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total    154244000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data       946871                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total       946871                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.004189                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.004189                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 38891.578417                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 38891.578417                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data          301                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          301                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data         3665                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total         3665                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data    140814500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total    140814500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.003871                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.003871                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data 38421.418827                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 38421.418827                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data       945025                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total       945025                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data         1450                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total         1450                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data     31449500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total     31449500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data       946475                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total       946475                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.001532                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.001532                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data 21689.310345                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total 21689.310345                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data         1431                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total         1431                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data     30067500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total     30067500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.001512                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.001512                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data 21011.530398                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total 21011.530398                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data      1019500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total      1019500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data       970500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total       970500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data          361                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total            361                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data         1292                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total         1292                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data     66096497                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total     66096497                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data         1653                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total         1653                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.781609                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.781609                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 51158.279412                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 51158.279412                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data         1292                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total         1292                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data     64804497                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total     64804497                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.781609                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.781609                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 50158.279412                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 50158.279412                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 716064990500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           31.478118                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           82091878                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          6210174                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            13.218934                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    31.478118                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.983691                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.983691                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           30                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2           30                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses        191252593                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses       191252593                       # Number of data accesses
system.cpu0.numPwrStateTransitions                162                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples           81                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    30170166.666667                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   24685405.080482                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10           81    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value       205500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value    156975000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total             81                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   713621207000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   2443783500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 716064990500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    102882985                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       102882985                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    102882985                       # number of overall hits
system.cpu0.icache.overall_hits::total      102882985                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       447244                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        447244                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       447244                       # number of overall misses
system.cpu0.icache.overall_misses::total       447244                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst  11032179500                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total  11032179500                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst  11032179500                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total  11032179500                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    103330229                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    103330229                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    103330229                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    103330229                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.004328                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.004328                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.004328                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.004328                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 24667.026276                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 24667.026276                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 24667.026276                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 24667.026276                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         5127                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               82                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    62.524390                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks       403730                       # number of writebacks
system.cpu0.icache.writebacks::total           403730                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst        43493                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total        43493                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst        43493                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total        43493                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst       403751                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       403751                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst       403751                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       403751                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   9892266000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   9892266000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   9892266000                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   9892266000                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.003907                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.003907                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.003907                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.003907                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 24500.907738                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 24500.907738                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 24500.907738                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 24500.907738                       # average overall mshr miss latency
system.cpu0.icache.replacements                403730                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    102882985                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      102882985                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       447244                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       447244                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst  11032179500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total  11032179500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    103330229                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    103330229                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.004328                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.004328                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 24667.026276                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 24667.026276                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst        43493                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total        43493                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst       403751                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       403751                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   9892266000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   9892266000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.003907                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.003907                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 24500.907738                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 24500.907738                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 716064990500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999734                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          103286981                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           403784                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           255.797607                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999734                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999992                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999992                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        207064210                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       207064210                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 716064990500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     89528960                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        89528960                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     89528960                       # number of overall hits
system.cpu0.dcache.overall_hits::total       89528960                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     19283947                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      19283947                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     19283947                       # number of overall misses
system.cpu0.dcache.overall_misses::total     19283947                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 1983670755877                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1983670755877                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 1983670755877                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1983670755877                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    108812907                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    108812907                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    108812907                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    108812907                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.177221                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.177221                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.177221                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.177221                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 102866.428531                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 102866.428531                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 102866.428531                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 102866.428531                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs    109506254                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       382377                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs          1276536                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           5133                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    85.783914                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    74.493863                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      9569577                       # number of writebacks
system.cpu0.dcache.writebacks::total          9569577                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      9707933                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      9707933                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      9707933                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      9707933                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data      9576014                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      9576014                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data      9576014                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      9576014                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 1102131574815                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 1102131574815                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 1102131574815                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 1102131574815                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.088004                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.088004                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.088004                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.088004                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 115092.936875                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 115092.936875                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 115092.936875                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 115092.936875                       # average overall mshr miss latency
system.cpu0.dcache.replacements               9569577                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data     86550392                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       86550392                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     17843267                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     17843267                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 1833337138500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 1833337138500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    104393659                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    104393659                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.170923                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.170923                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 102746.718888                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 102746.718888                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      8434960                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      8434960                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data      9408307                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      9408307                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 1087026910000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 1087026910000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.090123                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.090123                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 115539.056070                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 115539.056070                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      2978568                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       2978568                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      1440680                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      1440680                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 150333617377                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 150333617377                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      4419248                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      4419248                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.326001                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.326001                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 104349.069451                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 104349.069451                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      1272973                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      1272973                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       167707                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       167707                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  15104664815                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  15104664815                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.037949                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.037949                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 90065.798178                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 90065.798178                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data      1475533                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total      1475533                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         8993                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         8993                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data    198248000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total    198248000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data      1484526                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total      1484526                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.006058                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.006058                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 22044.701434                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 22044.701434                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         5413                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         5413                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data         3580                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total         3580                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data    135190000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total    135190000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.002412                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.002412                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 37762.569832                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 37762.569832                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data      1466656                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total      1466656                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         1587                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         1587                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data     35090500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     35090500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data      1468243                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total      1468243                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.001081                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.001081                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data 22111.216131                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 22111.216131                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data         1574                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         1574                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data     33521500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     33521500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.001072                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.001072                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data 21297.013977                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 21297.013977                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data       114000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total       114000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data       109000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total       109000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data        21231                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total          21231                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data         3024                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total         3024                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data     99301994                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total     99301994                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data        24255                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total        24255                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.124675                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.124675                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 32837.960979                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 32837.960979                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_hits::.cpu0.data            2                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_hits::total            2                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data         3022                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total         3022                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data     96272994                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total     96272994                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.124593                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.124593                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 31857.377234                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 31857.377234                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 716064990500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.986736                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          102097273                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          9576957                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            10.660722                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.986736                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999585                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999585                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        233156787                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       233156787                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 716064990500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst              344247                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data             1187987                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                1103                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              754679                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst                1076                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data              632182                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst                1108                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data              614366                       # number of demand (read+write) hits
system.l2.demand_hits::total                  3536748                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst             344247                       # number of overall hits
system.l2.overall_hits::.cpu0.data            1187987                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               1103                       # number of overall hits
system.l2.overall_hits::.cpu1.data             754679                       # number of overall hits
system.l2.overall_hits::.cpu2.inst               1076                       # number of overall hits
system.l2.overall_hits::.cpu2.data             632182                       # number of overall hits
system.l2.overall_hits::.cpu3.inst               1108                       # number of overall hits
system.l2.overall_hits::.cpu3.data             614366                       # number of overall hits
system.l2.overall_hits::total                 3536748                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             59491                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           8372647                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              4647                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           7172532                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst              4841                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data           6277276                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst              4667                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data           5579974                       # number of demand (read+write) misses
system.l2.demand_misses::total               27476075                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            59491                       # number of overall misses
system.l2.overall_misses::.cpu0.data          8372647                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             4647                       # number of overall misses
system.l2.overall_misses::.cpu1.data          7172532                       # number of overall misses
system.l2.overall_misses::.cpu2.inst             4841                       # number of overall misses
system.l2.overall_misses::.cpu2.data          6277276                       # number of overall misses
system.l2.overall_misses::.cpu3.inst             4667                       # number of overall misses
system.l2.overall_misses::.cpu3.data          5579974                       # number of overall misses
system.l2.overall_misses::total              27476075                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   5115105917                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 1061183623785                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    467070960                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 945271895861                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst    501753460                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data 841187885100                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst    463762949                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data 751618578777                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     3605809676809                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   5115105917                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 1061183623785                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    467070960                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 945271895861                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst    501753460                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data 841187885100                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst    463762949                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data 751618578777                       # number of overall miss cycles
system.l2.overall_miss_latency::total    3605809676809                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst          403738                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data         9560634                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            5750                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         7927211                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst            5917                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data         6909458                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst            5775                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data         6194340                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             31012823                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst         403738                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data        9560634                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           5750                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        7927211                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst           5917                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data        6909458                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst           5775                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data        6194340                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            31012823                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.147351                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.875742                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.808174                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.904799                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.818151                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.908505                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.808139                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.900818                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.885959                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.147351                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.875742                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.808174                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.904799                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.818151                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.908505                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.808139                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.900818                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.885959                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 85981.172228                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 126744.101810                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 100510.213041                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 131790.544240                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 103646.655650                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 134005.241302                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 99370.676880                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 134699.297663                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 131234.525922                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 85981.172228                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 126744.101810                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 100510.213041                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 131790.544240                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 103646.655650                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 134005.241302                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 99370.676880                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 134699.297663                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 131234.525922                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs           75053290                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                   4854932                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      15.459185                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                  54372947                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             5181982                       # number of writebacks
system.l2.writebacks::total                   5181982                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            231                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         120795                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            573                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data         112403                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst            764                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data         110547                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst            580                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data         130407                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              476300                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           231                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        120795                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           573                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data        112403                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst           764                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data        110547                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst           580                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data        130407                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             476300                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        59260                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      8251852                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         4074                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      7060129                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst         4077                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data      6166729                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst         4087                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data      5449567                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          26999775                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        59260                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      8251852                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         4074                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      7060129                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst         4077                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data      6166729                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst         4087                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data      5449567                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher     55414483                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         82414258                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   4507215927                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 968958539769                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    385757463                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 865539952278                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst    404706963                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data 770614281086                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst    381302954                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data 686754147736                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 3297545904176                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   4507215927                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 968958539769                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    385757463                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 865539952278                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst    404706963                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data 770614281086                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst    381302954                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data 686754147736                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 5953018561275                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 9250564465451                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.146778                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.863107                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.708522                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.890620                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.689032                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.892505                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.707706                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.879766                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.870600                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.146778                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.863107                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.708522                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.890620                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.689032                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.892505                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.707706                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.879766                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      2.657425                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 76058.318039                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 117423.160252                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 94687.644330                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 122595.486892                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 99265.872701                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 124963.214872                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 93296.538782                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 126019.947591                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 122132.347554                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 76058.318039                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 117423.160252                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 94687.644330                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 122595.486892                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 99265.872701                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 124963.214872                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 93296.538782                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 126019.947591                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 107427.124445                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 112244.709713                       # average overall mshr miss latency
system.l2.replacements                      108864997                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      5513722                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          5513722                       # number of WritebackDirty hits
system.l2.WritebackDirty_misses::.writebacks           57                       # number of WritebackDirty misses
system.l2.WritebackDirty_misses::total             57                       # number of WritebackDirty misses
system.l2.WritebackDirty_accesses::.writebacks      5513779                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      5513779                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_miss_rate::.writebacks     0.000010                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_miss_rate::total     0.000010                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_misses::.writebacks           57                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_misses::total           57                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_miss_rate::.writebacks     0.000010                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_miss_rate::total     0.000010                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackClean_hits::.writebacks     24154588                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         24154588                       # number of WritebackClean hits
system.l2.WritebackClean_misses::.writebacks          246                       # number of WritebackClean misses
system.l2.WritebackClean_misses::total            246                       # number of WritebackClean misses
system.l2.WritebackClean_accesses::.writebacks     24154834                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     24154834                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_miss_rate::.writebacks     0.000010                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_miss_rate::total     0.000010                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_misses::.writebacks          246                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_misses::total          246                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_miss_rate::.writebacks     0.000010                       # mshr miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_miss_rate::total     0.000010                       # mshr miss rate for WritebackClean accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher     55414483                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total       55414483                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 5953018561275                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 5953018561275                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 107427.124445                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 107427.124445                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data             490                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data             590                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data             389                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data             357                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 1826                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data          4701                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data          6902                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data          4157                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data          4043                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total              19803                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data     20493987                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data     27903982                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu2.data     13689494                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu3.data     15405991                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total     77493454                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data         5191                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data         7492                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data         4546                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data         4400                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            21629                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.905606                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.921249                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.914430                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.918864                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.915576                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  4359.495214                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  4042.883512                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu2.data  3293.118595                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu3.data  3810.534504                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  3913.217896                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data          166                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data          282                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu2.data          126                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu3.data          170                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total             744                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data         4535                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data         6620                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data         4031                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data         3873                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total         19059                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data    101234958                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data    151362911                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data     89151472                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data     88327447                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total    430076788                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.873627                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.883609                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.886714                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.880227                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.881178                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 22323.033738                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 22864.488066                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data 22116.465393                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data 22805.950684                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 22565.548455                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data            68                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data            65                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data            51                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data            57                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                241                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data          918                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data          950                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data          829                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data          767                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total             3464                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data      3262999                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data      3244497                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu2.data      3540997                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu3.data      4085499                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total     14133992                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data          986                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data         1015                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data          880                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data          824                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total           3705                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.931034                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.935961                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.942045                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.930825                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.934953                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data  3554.465142                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  3415.260000                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu2.data  4271.407720                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu3.data  5326.595828                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  4080.251732                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data           23                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data           24                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu2.data           30                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu3.data           30                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total           107                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data          895                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data          926                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data          799                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data          737                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total         3357                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data     19572994                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data     19928987                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data     17621494                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data     16975997                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total     74099472                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.907708                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.912315                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.907955                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.894417                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.906073                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 21869.267039                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 21521.584233                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data 22054.435544                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data 23033.917232                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 22073.122431                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data            63788                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            27313                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data            26367                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data            27591                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                145059                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data          97658                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          80349                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data          81781                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data          80399                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              340187                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  13332933249                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  11875660032                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data  12040613759                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data  12133344225                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   49382551265                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data       161446                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       107662                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data       108148                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data       107990                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            485246                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.604896                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.746308                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.756195                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.744504                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.701061                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 136526.789910                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 147800.968674                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 147229.964894                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 150914.118646                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 145162.958211                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        39882                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        35974                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu2.data        37534                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu3.data        36855                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total           150245                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data        57776                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        44375                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data        44247                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data        43544                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         189942                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   8534488872                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   7553954522                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data   7588742906                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data   7605264901                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  31282451201                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.357866                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.412170                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.409134                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.403223                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.391434                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 147716.852534                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 170229.961059                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 171508.642529                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 174657.011322                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 164694.755246                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst        344247                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          1103                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst          1076                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst          1108                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             347534                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        59491                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         4647                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst         4841                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst         4667                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            73646                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   5115105917                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    467070960                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst    501753460                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst    463762949                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   6547693286                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst       403738                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         5750                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst         5917                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst         5775                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         421180                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.147351                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.808174                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.818151                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.808139                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.174856                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 85981.172228                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 100510.213041                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 103646.655650                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 99370.676880                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 88907.656709                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          231                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          573                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst          764                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst          580                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total          2148                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        59260                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         4074                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst         4077                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst         4087                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        71498                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   4507215927                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    385757463                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst    404706963                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst    381302954                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   5678983307                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.146778                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.708522                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.689032                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.707706                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.169756                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 76058.318039                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 94687.644330                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 99265.872701                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 93296.538782                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 79428.561736                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data      1124199                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       727366                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data       605815                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data       586775                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           3044155                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      8274989                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data      7092183                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data      6195495                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data      5499575                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total        27062242                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 1047850690536                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 933396235829                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data 829147271341                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data 739485234552                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 3549879432258                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data      9399188                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      7819549                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data      6801310                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data      6086350                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      30106397                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.880394                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.906981                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.910927                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.903592                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.898887                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 126628.650568                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 131609.158397                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 133830.673956                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 134462.251092                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 131174.624492                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        80913                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        76429                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data        73013                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data        93552                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       323907                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      8194076                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data      7015754                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data      6122482                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data      5406023                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total     26738335                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 960424050897                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 857985997756                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data 763025538180                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data 679148882835                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 3260584469668                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.871786                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.897207                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.900192                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.888221                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.888128                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 117209.561017                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 122294.196426                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 124626.832415                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 125628.189676                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 121944.184994                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data         1353                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data         1131                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu2.data          941                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu3.data         1010                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total              4435                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data         2628                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data         2155                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu2.data         2149                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu3.data         2229                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total            9161                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data     70042817                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data     47505865                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu2.data     47253876                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu3.data     57508316                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total    222310874                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data         3981                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data         3286                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu2.data         3090                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu3.data         3239                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total         13596                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.660136                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.655813                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu2.data     0.695469                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu3.data     0.688175                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.673801                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 26652.517884                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 22044.484919                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu2.data 21988.774314                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu3.data 25800.052041                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 24267.096823                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data         1129                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data          836                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu2.data          844                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu3.data          938                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total         3747                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data         1499                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data         1319                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu2.data         1305                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu3.data         1291                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total         5414                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data     31898967                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data     28403495                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu2.data     28093469                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu3.data     27741491                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total    116137422                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.376539                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.401400                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu2.data     0.422330                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu3.data     0.398580                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.398205                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 21280.164777                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 21534.112964                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu2.data 21527.562452                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu3.data 21488.374129                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 21451.315478                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 716064990500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 716064990500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999754                       # Cycle average of tags in use
system.l2.tags.total_refs                   115152021                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                 108873243                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.057671                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      30.463420                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.111036                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        1.856236                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.005972                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        1.107220                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.004696                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        0.878375                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.006249                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        0.731683                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    28.834866                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.475991                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.001735                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.029004                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000093                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.017300                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.000073                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.013725                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.000098                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.011433                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.450545                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999996                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            35                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            29                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           28                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            7                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           20                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            9                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.546875                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.453125                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 594637507                       # Number of tag accesses
system.l2.tags.data_accesses                594637507                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 716064990500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       3792704                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     528199296                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        260736                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     451920640                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst        260928                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data     394731456                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst        261568                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data     348839424                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher   3515383232                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         5243649984                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      3792704                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       260736                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst       260928                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst       261568                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       4575936                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    331650496                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       331650496                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          59261                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        8253114                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           4074                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        7061260                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst           4077                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data        6167679                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst           4087                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data        5450616                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher     54927863                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            81932031                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      5182039                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            5182039                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          5296592                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        737641559                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           364123                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        631116792                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst           364392                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data        551250880                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst           365285                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data        487161680                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher   4909307505                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            7322868809                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      5296592                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       364123                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst       364392                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst       365285                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          6390392                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      463156977                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            463156977                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      463156977                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         5296592                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       737641559                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          364123                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       631116792                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst          364392                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data       551250880                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst          365285                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data       487161680                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher   4909307505                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           7786025785                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   5159967.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     59258.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   8190998.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      4074.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   7032173.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples      4077.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples   6136964.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples      4087.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples   5422064.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples  54842214.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000487861750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       320962                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       320962                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            93987674                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            4882406                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    81932031                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    5182285                       # Number of write requests accepted
system.mem_ctrls.readBursts                  81932031                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  5182285                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 236122                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 22318                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0           5060364                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1           4957579                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2           4955440                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           4858157                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           4941798                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           5458541                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           5557416                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           5426565                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           5436478                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           5376500                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10          5464601                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11          5281530                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12          4794218                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13          4743237                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14          4695958                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15          4687527                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            318343                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            322477                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            321334                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            320769                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            327371                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            335118                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            339366                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            334563                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            331029                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            337873                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           354053                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           340421                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           295159                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           294814                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           293016                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           294270                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                      10.57                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      30.28                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 4850720671436                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               408479545000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            6382518965186                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     59375.32                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                78125.32                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        78                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 55365323                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 3252290                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 67.77                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                63.03                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              81932031                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              5182285                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1878108                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 2386155                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 2401030                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 2556030                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 2508726                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                 2589066                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                 2626224                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                 2713796                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                 2744089                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                 3017537                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                6358956                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11               18246604                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12               18135042                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                5133135                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                3449015                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                2399474                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                1427955                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                 754571                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                 250007                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                 120389                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   6314                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   8486                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  81157                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 147820                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 192731                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 220046                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 236239                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 246745                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 254322                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 259966                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 264561                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 269239                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 269630                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 270818                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 272097                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 273257                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 274144                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 277151                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                 108196                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  76348                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  58832                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  47951                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                  40715                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                  35765                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                  42675                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                  46665                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                  46373                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                  44707                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                  43246                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                  43320                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                  45212                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                  49189                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                  54457                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                  60098                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                  65162                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                  69036                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                  71233                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                  72350                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                  73197                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                  79137                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                  44400                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   8593                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   3667                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   2150                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   1281                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    662                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    274                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    219                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    134                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples     28238270                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    196.852531                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   136.826794                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   207.071452                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127     10556784     37.38%     37.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255     10812054     38.29%     75.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383      1867099      6.61%     82.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511      2083302      7.38%     89.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639      1618725      5.73%     95.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767       264567      0.94%     96.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895       161493      0.57%     96.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023       189739      0.67%     97.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       684507      2.42%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total     28238270                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       320962                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     254.535038                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    162.176732                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    293.051971                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127        123991     38.63%     38.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255       103723     32.32%     70.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383        34302     10.69%     81.63% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511        20454      6.37%     88.01% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639        13335      4.15%     92.16% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767         7144      2.23%     94.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895         4603      1.43%     95.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023         3238      1.01%     96.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151         2521      0.79%     97.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279         1888      0.59%     98.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407         1459      0.45%     98.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535         1140      0.36%     99.01% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663          829      0.26%     99.27% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791          618      0.19%     99.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-1919          452      0.14%     99.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047          372      0.12%     99.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175          263      0.08%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2176-2303          199      0.06%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2431          141      0.04%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2432-2559          106      0.03%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2687           81      0.03%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2688-2815           38      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-2943           33      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071           10      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199           12      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3200-3327            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3328-3455            5      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3456-3583            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        320962                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       320962                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.076595                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.071131                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.444323                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           309565     96.45%     96.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             2908      0.91%     97.36% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             5367      1.67%     99.03% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             2076      0.65%     99.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              720      0.22%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              203      0.06%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               76      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               27      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               12      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                4      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        320962                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             5228538176                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                15111808                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               330238464                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              5243649984                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            331666240                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      7301.76                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       461.19                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   7322.87                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    463.18                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        60.65                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    57.05                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.60                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  716064986500                       # Total gap between requests
system.mem_ctrls.avgGap                       8219.83                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      3792512                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    524223872                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       260736                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    450059072                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst       260928                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data    392765696                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst       261568                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data    347012096                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher   3509901696                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    330238464                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 5296323.728034570813                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 732089794.857803463936                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 364123.373519403976                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 628517073.130109906197                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 364391.505605942570                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 548505654.110735297203                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 365285.279227737919                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 484609777.888589560986                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 4901652423.405274391174                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 461185043.789680957794                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        59261                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      8253114                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         4074                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      7061260                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst         4077                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data      6167679                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst         4087                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data      5450616                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher     54927863                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      5182285                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   2056330849                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 625365719592                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    213815905                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 571021043357                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst    232537882                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data 513310230784                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst    208979336                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data 459316067513                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 4210794239968                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 21020766642322                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     34699.56                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     75773.30                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     52483.04                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     80866.74                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     57036.52                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     83225.83                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     51132.70                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     84268.65                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     76660.44                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   4056273.76                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    67.49                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          99782613840                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          53035717020                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        289027549860                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        13262114700                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy      56525367600                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     324516729720                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       1691710560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       837841803300                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower       1170.063911                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   1762808724                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  23910900000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 690391281776                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy         101838648240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          54128517630                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        294281240400                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        13672960020                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy      56525367600                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     323387348250                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       2642768640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       846476850780                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower       1182.122939                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   4247491728                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  23910900000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 687906598772                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                566                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          284                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    293816130.281690                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   725329948.189253                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          284    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        31500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value   2968417000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            284                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   632621209500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED  83443781000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 716064990500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     93658017                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        93658017                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     93658017                       # number of overall hits
system.cpu1.icache.overall_hits::total       93658017                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         6263                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          6263                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         6263                       # number of overall misses
system.cpu1.icache.overall_misses::total         6263                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    528117499                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    528117499                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    528117499                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    528117499                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     93664280                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     93664280                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     93664280                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     93664280                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000067                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000067                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000067                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000067                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 84323.407153                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 84323.407153                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 84323.407153                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 84323.407153                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          842                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               11                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    76.545455                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         5750                       # number of writebacks
system.cpu1.icache.writebacks::total             5750                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          513                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          513                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          513                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          513                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         5750                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         5750                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         5750                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         5750                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    490506499                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    490506499                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    490506499                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    490506499                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000061                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000061                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000061                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000061                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 85305.478087                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 85305.478087                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 85305.478087                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 85305.478087                       # average overall mshr miss latency
system.cpu1.icache.replacements                  5750                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     93658017                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       93658017                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         6263                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         6263                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    528117499                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    528117499                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     93664280                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     93664280                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000067                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000067                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 84323.407153                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 84323.407153                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          513                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          513                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         5750                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         5750                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    490506499                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    490506499                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000061                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000061                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 85305.478087                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 85305.478087                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 716064990500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           94609653                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             5782                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         16362.790211                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           17                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           13                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        187334310                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       187334310                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 716064990500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     83716511                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        83716511                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     83716511                       # number of overall hits
system.cpu1.dcache.overall_hits::total       83716511                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data     17463123                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      17463123                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data     17463123                       # number of overall misses
system.cpu1.dcache.overall_misses::total     17463123                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 1870476902091                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 1870476902091                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 1870476902091                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 1870476902091                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data    101179634                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total    101179634                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data    101179634                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total    101179634                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.172595                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.172595                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.172595                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.172595                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 107110.102935                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 107110.102935                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 107110.102935                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 107110.102935                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs    103495785                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       408074                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs          1141637                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           5345                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    90.655598                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    76.346866                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      7934223                       # number of writebacks
system.cpu1.dcache.writebacks::total          7934223                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      9520366                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      9520366                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      9520366                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      9520366                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      7942757                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      7942757                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      7942757                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      7942757                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 978497855723                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 978497855723                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 978497855723                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 978497855723                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.078502                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.078502                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.078502                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.078502                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 123193.729296                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 123193.729296                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 123193.729296                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 123193.729296                       # average overall mshr miss latency
system.cpu1.dcache.replacements               7934223                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     81998136                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       81998136                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data     16170791                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total     16170791                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 1728031531000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 1728031531000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     98168927                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     98168927                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.164724                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.164724                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 106861.286563                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 106861.286563                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      8345053                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      8345053                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      7825738                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      7825738                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 965353827000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 965353827000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.079717                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.079717                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 123356.267102                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 123356.267102                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      1718375                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1718375                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      1292332                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      1292332                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 142445371091                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 142445371091                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      3010707                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      3010707                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.429245                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.429245                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 110223.511521                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 110223.511521                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      1175313                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      1175313                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       117019                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       117019                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  13144028723                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  13144028723                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.038868                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.038868                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 112323.885207                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 112323.885207                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data      1444076                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total      1444076                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data         3986                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         3986                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data    151099000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total    151099000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data      1448062                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total      1448062                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.002753                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.002753                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 37907.425991                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 37907.425991                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          307                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          307                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data         3679                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total         3679                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data    135857500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total    135857500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.002541                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.002541                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 36927.833650                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 36927.833650                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data      1445826                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total      1445826                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data         1767                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         1767                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data     36831500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     36831500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data      1447593                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total      1447593                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.001221                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.001221                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data 20844.086022                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total 20844.086022                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data         1745                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         1745                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data     35137500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     35137500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.001205                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.001205                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data 20136.103152                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total 20136.103152                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data      1259000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total      1259000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data      1208000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total      1208000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data          342                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total            342                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data         1336                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total         1336                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data     68311997                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total     68311997                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data         1678                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total         1678                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.796186                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.796186                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 51131.734281                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 51131.734281                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data         1336                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total         1336                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data     66975997                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total     66975997                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.796186                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.796186                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 50131.734281                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 50131.734281                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 716064990500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.964401                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           94583715                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          7940003                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            11.912302                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.964401                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.998888                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.998888                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        216093909                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       216093909                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 716064990500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          30573593                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     10695761                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     25529872                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict       103683104                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         89340363                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               9                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq           23543                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          6164                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          29707                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq          176                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp          176                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           486541                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          486541                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        421194                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     30152399                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq        13596                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp        13596                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side      1211220                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     28724620                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        17250                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     23822812                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        17751                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side     20767042                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        17325                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side     18621006                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              93199026                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     51677952                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   1224333440                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       736000                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side   1015131648                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side       757376                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side    884889792                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       739200                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side    793349504                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             3971614912                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                       198257318                       # Total snoops (count)
system.tol2bus.snoopTraffic                 334686592                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        230858846                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.140881                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.397256                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              201123616     87.12%     87.12% # Request fanout histogram
system.tol2bus.snoop_fanout::1               28185904     12.21%     99.33% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 527940      0.23%     99.56% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 803653      0.35%     99.91% # Request fanout histogram
system.tol2bus.snoop_fanout::4                 217732      0.09%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              5                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          230858846                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        64639872851                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              9.0                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy       10397321069                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             1.5                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy           9244644                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy        9323142439                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             1.3                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy           8936861                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       14374550989                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         605792155                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy       11920993900                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             1.7                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           8901824                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy            13505                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
