module clk_divider (
    input clk,         
    input reset,        
    output reg clk_1Hz  
);

reg [25:0] count;     

always @(posedge clk) begin
    if (reset) begin
        count <= 0;
        clk_1Hz <= 0;
    end
  else begin
        if (count == 25_000_000 - 1) begin
            count <= 0;
            clk_1Hz <= ~clk_1Hz;
        end else begin
            count <= count + 1;
        end

endmodule
