{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1678751239381 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1678751239381 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 13 17:47:19 2023 " "Processing started: Mon Mar 13 17:47:19 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1678751239381 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678751239381 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Experimento_3 -c Experimento_3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Experimento_3 -c Experimento_3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678751239382 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1678751239738 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1678751239738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "convertidor_a_display.sv 1 1 " "Found 1 design units, including 1 entities, in source file convertidor_a_display.sv" { { "Info" "ISGN_ENTITY_NAME" "1 convertidor_a_display " "Found entity 1: convertidor_a_display" {  } { { "convertidor_a_display.sv" "" { Text "C:/Users/anasd/OneDrive/Escritorio/Taller/Laboratorio 2/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Experimento_3/convertidor_a_display.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678751247524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678751247524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "experimento_3.sv 1 1 " "Found 1 design units, including 1 entities, in source file experimento_3.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Experimento_3 " "Found entity 1: Experimento_3" {  } { { "Experimento_3.sv" "" { Text "C:/Users/anasd/OneDrive/Escritorio/Taller/Laboratorio 2/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Experimento_3/Experimento_3.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678751247527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678751247527 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CLK clk Experimento_3_TB.sv(4) " "Verilog HDL Declaration information at Experimento_3_TB.sv(4): object \"CLK\" differs only in case from object \"clk\" in the same scope" {  } { { "Experimento_3_TB.sv" "" { Text "C:/Users/anasd/OneDrive/Escritorio/Taller/Laboratorio 2/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Experimento_3/Experimento_3_TB.sv" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1678751247529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "experimento_3_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file experimento_3_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Experimento_3_TB " "Found entity 1: Experimento_3_TB" {  } { { "Experimento_3_TB.sv" "" { Text "C:/Users/anasd/OneDrive/Escritorio/Taller/Laboratorio 2/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Experimento_3/Experimento_3_TB.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1678751247529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678751247529 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Experimento_3 " "Elaborating entity \"Experimento_3\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1678751247554 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Experimento_3.sv(11) " "Verilog HDL assignment warning at Experimento_3.sv(11): truncated value with size 32 to match size of target (6)" {  } { { "Experimento_3.sv" "" { Text "C:/Users/anasd/OneDrive/Escritorio/Taller/Laboratorio 2/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Experimento_3/Experimento_3.sv" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678751247558 "|Experimento_3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Experimento_3.sv(21) " "Verilog HDL assignment warning at Experimento_3.sv(21): truncated value with size 32 to match size of target (6)" {  } { { "Experimento_3.sv" "" { Text "C:/Users/anasd/OneDrive/Escritorio/Taller/Laboratorio 2/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Experimento_3/Experimento_3.sv" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678751247558 "|Experimento_3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Experimento_3.sv(28) " "Verilog HDL assignment warning at Experimento_3.sv(28): truncated value with size 32 to match size of target (6)" {  } { { "Experimento_3.sv" "" { Text "C:/Users/anasd/OneDrive/Escritorio/Taller/Laboratorio 2/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Experimento_3/Experimento_3.sv" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678751247558 "|Experimento_3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Experimento_3.sv(33) " "Verilog HDL assignment warning at Experimento_3.sv(33): truncated value with size 32 to match size of target (6)" {  } { { "Experimento_3.sv" "" { Text "C:/Users/anasd/OneDrive/Escritorio/Taller/Laboratorio 2/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Experimento_3/Experimento_3.sv" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1678751247558 "|Experimento_3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "convertidor_a_display convertidor_a_display:convertidor1 " "Elaborating entity \"convertidor_a_display\" for hierarchy \"convertidor_a_display:convertidor1\"" {  } { { "Experimento_3.sv" "convertidor1" { Text "C:/Users/anasd/OneDrive/Escritorio/Taller/Laboratorio 2/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Experimento_3/Experimento_3.sv" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678751247559 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "display2\[1\] GND " "Pin \"display2\[1\]\" is stuck at GND" {  } { { "Experimento_3.sv" "" { Text "C:/Users/anasd/OneDrive/Escritorio/Taller/Laboratorio 2/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Experimento_3/Experimento_3.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1678751247876 "|Experimento_3|display2[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1678751247876 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1678751247929 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/anasd/OneDrive/Escritorio/Taller/Laboratorio 2/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Experimento_3/output_files/Experimento_3.map.smsg " "Generated suppressed messages file C:/Users/anasd/OneDrive/Escritorio/Taller/Laboratorio 2/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Experimento_3/output_files/Experimento_3.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1678751248074 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1678751248178 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1678751248178 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "32 " "Implemented 32 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1678751248220 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1678751248220 ""} { "Info" "ICUT_CUT_TM_LCELLS" "16 " "Implemented 16 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1678751248220 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1678751248220 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4822 " "Peak virtual memory: 4822 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1678751248235 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 13 17:47:28 2023 " "Processing ended: Mon Mar 13 17:47:28 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1678751248235 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1678751248235 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1678751248235 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1678751248235 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1678751249359 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1678751249359 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 13 17:47:29 2023 " "Processing started: Mon Mar 13 17:47:29 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1678751249359 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1678751249359 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Experimento_3 -c Experimento_3 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Experimento_3 -c Experimento_3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1678751249359 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1678751249448 ""}
{ "Info" "0" "" "Project  = Experimento_3" {  } {  } 0 0 "Project  = Experimento_3" 0 0 "Fitter" 0 0 1678751249448 ""}
{ "Info" "0" "" "Revision = Experimento_3" {  } {  } 0 0 "Revision = Experimento_3" 0 0 "Fitter" 0 0 1678751249448 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1678751249541 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1678751249542 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Experimento_3 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"Experimento_3\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1678751249550 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1678751249584 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1678751249584 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1678751249917 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1678751249938 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1678751250023 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "14 16 " "No exact pin location assignment(s) for 14 pins of 16 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1678751250207 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1678751258099 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clk~inputCLKENA0 6 global CLKCTRL_G6 " "clk~inputCLKENA0 with 6 fanout uses global clock CLKCTRL_G6" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Design Software" 0 -1 1678751258161 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1678751258161 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1678751258161 ""}
{ "Warning" "WCCLK_REFCLK_IO_WARNING_TOP" "1 " "1 global input pin(s) will use non-dedicated clock routing" { { "Warning" "WCCLK_REFCLK_IO_NOT_PLACED_AT_DEDICATED_REFCLOCK_WITH_NAME_LOC" "global clock driver clk~inputCLKENA0 CLKCTRL_G6 " "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for global clock driver clk~inputCLKENA0, placed at CLKCTRL_G6" { { "Info" "ICCLK_REFCLK_IO_PLACEMENT_MSG" "I/O pad clk PIN_AA14 " "Refclk input I/O pad clk is placed onto PIN_AA14" {  } {  } 0 179012 "Refclk input %1!s! is placed onto %2!s!" 0 0 "Design Software" 0 -1 1678751258161 ""}  } {  } 0 16407 "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for %1!s!, placed at %2!s!" 0 0 "Design Software" 0 -1 1678751258161 ""}  } {  } 0 16406 "%1!d! global input pin(s) will use non-dedicated clock routing" 0 0 "Fitter" 0 -1 1678751258161 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1678751258162 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1678751258164 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1678751258164 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1678751258164 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1678751258164 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1678751258164 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1678751258164 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Experimento_3.sdc " "Synopsys Design Constraints File file not found: 'Experimento_3.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1678751258668 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1678751258669 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1678751258670 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1678751258670 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1678751258670 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1678751258676 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1678751258677 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1678751258677 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "led1\[0\] " "Node \"led1\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "led1\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1678751258694 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "led1\[1\] " "Node \"led1\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "led1\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1678751258694 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "led1\[2\] " "Node \"led1\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "led1\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1678751258694 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "led1\[3\] " "Node \"led1\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "led1\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1678751258694 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "led1\[4\] " "Node \"led1\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "led1\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1678751258694 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "led1\[5\] " "Node \"led1\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "led1\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1678751258694 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "led1\[6\] " "Node \"led1\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "led1\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1678751258694 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "led2\[0\] " "Node \"led2\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "led2\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1678751258694 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "led2\[1\] " "Node \"led2\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "led2\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1678751258694 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "led2\[2\] " "Node \"led2\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "led2\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1678751258694 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "led2\[3\] " "Node \"led2\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "led2\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1678751258694 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "led2\[4\] " "Node \"led2\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "led2\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1678751258694 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "led2\[5\] " "Node \"led2\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "led2\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1678751258694 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "led2\[6\] " "Node \"led2\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/22.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "led2\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1678751258694 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1678751258694 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:08 " "Fitter preparation operations ending: elapsed time is 00:00:08" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1678751258695 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1678751264567 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1678751264694 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:04 " "Fitter placement preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1678751268502 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1678751273267 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1678751277566 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:04 " "Fitter placement operations ending: elapsed time is 00:00:04" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1678751277566 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1678751279281 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X45_Y0 X55_Y10 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X45_Y0 to location X55_Y10" {  } { { "loc" "" { Generic "C:/Users/anasd/OneDrive/Escritorio/Taller/Laboratorio 2/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Experimento_3/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X45_Y0 to location X55_Y10"} { { 12 { 0 ""} 45 0 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1678751294422 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1678751294422 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1678751297664 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1678751297664 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:04 " "Fitter routing operations ending: elapsed time is 00:00:04" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1678751297668 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.42 " "Total time spent on timing analysis during the Fitter is 0.42 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1678751299999 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1678751300087 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1678751300901 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1678751300902 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1678751301673 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:06 " "Fitter post-fit operations ending: elapsed time is 00:00:06" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1678751306539 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1678751307120 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/anasd/OneDrive/Escritorio/Taller/Laboratorio 2/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Experimento_3/output_files/Experimento_3.fit.smsg " "Generated suppressed messages file C:/Users/anasd/OneDrive/Escritorio/Taller/Laboratorio 2/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Experimento_3/output_files/Experimento_3.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1678751307283 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 23 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 23 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6167 " "Peak virtual memory: 6167 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1678751308415 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 13 17:48:28 2023 " "Processing ended: Mon Mar 13 17:48:28 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1678751308415 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:59 " "Elapsed time: 00:00:59" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1678751308415 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:53 " "Total CPU time (on all processors): 00:00:53" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1678751308415 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1678751308415 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1678751309715 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1678751309716 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 13 17:48:29 2023 " "Processing started: Mon Mar 13 17:48:29 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1678751309716 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1678751309716 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Experimento_3 -c Experimento_3 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Experimento_3 -c Experimento_3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1678751309716 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1678751310300 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1678751314322 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4877 " "Peak virtual memory: 4877 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1678751314735 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 13 17:48:34 2023 " "Processing ended: Mon Mar 13 17:48:34 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1678751314735 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1678751314735 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1678751314735 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1678751314735 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1678751315412 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1678751315958 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1678751315958 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 13 17:48:35 2023 " "Processing started: Mon Mar 13 17:48:35 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1678751315958 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1678751315958 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Experimento_3 -c Experimento_3 " "Command: quartus_sta Experimento_3 -c Experimento_3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1678751315958 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1678751316054 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1678751316501 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1678751316501 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1678751316538 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1678751316538 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Experimento_3.sdc " "Synopsys Design Constraints File file not found: 'Experimento_3.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1678751317006 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1678751317006 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1678751317006 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1678751317006 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1678751317007 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1678751317007 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1678751317008 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1678751317023 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1678751317033 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1678751317033 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.251 " "Worst-case setup slack is -0.251" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678751317036 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678751317036 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.251              -1.504 clk  " "   -0.251              -1.504 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678751317036 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1678751317036 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.294 " "Worst-case hold slack is 0.294" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678751317039 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678751317039 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.294               0.000 clk  " "    0.294               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678751317039 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1678751317039 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1678751317042 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1678751317045 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.394 " "Worst-case minimum pulse width slack is -0.394" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678751317047 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678751317047 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -6.321 clk  " "   -0.394              -6.321 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678751317047 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1678751317047 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1678751317051 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1678751317081 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1678751317610 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1678751317653 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1678751317668 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1678751317668 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.295 " "Worst-case setup slack is -0.295" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678751317672 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678751317672 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.295              -1.860 clk  " "   -0.295              -1.860 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678751317672 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1678751317672 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.277 " "Worst-case hold slack is 0.277" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678751317677 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678751317677 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.277               0.000 clk  " "    0.277               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678751317677 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1678751317677 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1678751317681 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1678751317685 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.394 " "Worst-case minimum pulse width slack is -0.394" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678751317687 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678751317687 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394              -5.813 clk  " "   -0.394              -5.813 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678751317687 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1678751317687 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1678751317692 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1678751317829 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1678751318242 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1678751318278 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.292 " "Worst-case setup slack is 0.292" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678751318282 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678751318282 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.292               0.000 clk  " "    0.292               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678751318282 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1678751318282 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.170 " "Worst-case hold slack is 0.170" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678751318285 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678751318285 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.170               0.000 clk  " "    0.170               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678751318285 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1678751318285 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1678751318288 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1678751318291 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1678751318291 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1678751318291 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.342 " "Worst-case minimum pulse width slack is -0.342" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678751318293 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678751318293 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.342              -3.260 clk  " "   -0.342              -3.260 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678751318293 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1678751318293 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1678751318296 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1678751318430 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.313 " "Worst-case setup slack is 0.313" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678751318435 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678751318435 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.313               0.000 clk  " "    0.313               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678751318435 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1678751318435 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.156 " "Worst-case hold slack is 0.156" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678751318439 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678751318439 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.156               0.000 clk  " "    0.156               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678751318439 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1678751318439 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1678751318443 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1678751318446 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1678751318446 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1678751318446 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.321 " "Worst-case minimum pulse width slack is -0.321" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678751318448 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678751318448 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.321              -3.049 clk  " "   -0.321              -3.049 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1678751318448 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1678751318448 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1678751319654 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1678751319654 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5115 " "Peak virtual memory: 5115 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1678751319713 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 13 17:48:39 2023 " "Processing ended: Mon Mar 13 17:48:39 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1678751319713 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1678751319713 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1678751319713 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1678751319713 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1678751320853 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1678751320854 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 13 17:48:40 2023 " "Processing started: Mon Mar 13 17:48:40 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1678751320854 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1678751320854 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Experimento_3 -c Experimento_3 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Experimento_3 -c Experimento_3" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1678751320854 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1678751321567 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Experimento_3.svo C:/Users/anasd/OneDrive/Escritorio/Taller/Laboratorio 2/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Experimento_3/simulation/modelsim/ simulation " "Generated file Experimento_3.svo in folder \"C:/Users/anasd/OneDrive/Escritorio/Taller/Laboratorio 2/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Experimento_3/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1678751321604 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4733 " "Peak virtual memory: 4733 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1678751321656 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 13 17:48:41 2023 " "Processing ended: Mon Mar 13 17:48:41 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1678751321656 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1678751321656 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1678751321656 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1678751321656 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "EDA Netlist Writer" 0 -1 1678751322918 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Shell Quartus Prime " "Running Quartus Prime Shell" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1678751322918 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 13 17:48:42 2023 " "Processing started: Mon Mar 13 17:48:42 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1678751322918 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Shell" 0 -1 1678751322918 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sh -t c:/intelfpga_lite/22.1std/quartus/common/tcl/internal/nativelink/qnativesim.tcl --block_on_gui Experimento_3 Experimento_3 " "Command: quartus_sh -t c:/intelfpga_lite/22.1std/quartus/common/tcl/internal/nativelink/qnativesim.tcl --block_on_gui Experimento_3 Experimento_3" {  } {  } 0 0 "Command: %1!s!" 0 0 "Shell" 0 -1 1678751322918 ""}
{ "Info" "IQEXE_START_BANNER_TCL_ARGS" "--block_on_gui Experimento_3 Experimento_3 " "Quartus(args): --block_on_gui Experimento_3 Experimento_3" {  } {  } 0 0 "Quartus(args): %1!s!" 0 0 "Shell" 0 -1 1678751322918 ""}
{ "Info" "0" "" "Info: Start Nativelink Simulation process" {  } {  } 0 0 "Info: Start Nativelink Simulation process" 0 0 "Shell" 0 0 1678751323092 ""}
{ "Info" "0" "" "Info: Starting NativeLink simulation with ModelSim software" {  } {  } 0 0 "Info: Starting NativeLink simulation with ModelSim software" 0 0 "Shell" 0 0 1678751323223 ""}
{ "Info" "0" "" "Info: Generated ModelSim script file C:/Users/anasd/OneDrive/Escritorio/Taller/Laboratorio 2/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Experimento_3/simulation/modelsim/Experimento_3_run_msim_gate_systemverilog.do" {  } { { "C:/Users/anasd/OneDrive/Escritorio/Taller/Laboratorio 2/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Experimento_3/simulation/modelsim/Experimento_3_run_msim_gate_systemverilog.do" "0" { Text "C:/Users/anasd/OneDrive/Escritorio/Taller/Laboratorio 2/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Experimento_3/simulation/modelsim/Experimento_3_run_msim_gate_systemverilog.do" 0 0 0 } }  } 0 0 "Info: Generated ModelSim script file C:/Users/anasd/OneDrive/Escritorio/Taller/Laboratorio 2/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Experimento_3/simulation/modelsim/Experimento_3_run_msim_gate_systemverilog.do" 0 0 "Shell" 0 0 1678751323680 ""}
{ "Info" "0" "" "Probing transcript" {  } {  } 0 0 "Probing transcript" 0 0 "Shell" 0 0 1678751403114 ""}
{ "Info" "0" "" "ModelSim Info: # Reading pref.tcl" {  } {  } 0 0 "ModelSim Info: # Reading pref.tcl" 0 0 "Shell" 0 0 1678751403114 ""}
{ "Info" "0" "" "ModelSim Info: # do Experimento_3_run_msim_gate_systemverilog.do" {  } {  } 0 0 "ModelSim Info: # do Experimento_3_run_msim_gate_systemverilog.do" 0 0 "Shell" 0 0 1678751403115 ""}
{ "Info" "0" "" "ModelSim Info: # if !\[file isdirectory verilog_libs\] \{" {  } {  } 0 0 "ModelSim Info: # if !\[file isdirectory verilog_libs\] \{" 0 0 "Shell" 0 0 1678751403115 ""}
{ "Info" "0" "" "ModelSim Info: #     file mkdir verilog_libs" {  } {  } 0 0 "ModelSim Info: #     file mkdir verilog_libs" 0 0 "Shell" 0 0 1678751403115 ""}
{ "Info" "0" "" "ModelSim Info: # \}" {  } {  } 0 0 "ModelSim Info: # \}" 0 0 "Shell" 0 0 1678751403115 ""}
{ "Info" "0" "" "ModelSim Info: # " {  } {  } 0 0 "ModelSim Info: # " 0 0 "Shell" 0 0 1678751403115 ""}
{ "Info" "0" "" "ModelSim Info: # if !\[file isdirectory vhdl_libs\] \{" {  } {  } 0 0 "ModelSim Info: # if !\[file isdirectory vhdl_libs\] \{" 0 0 "Shell" 0 0 1678751403116 ""}
{ "Info" "0" "" "ModelSim Info: #     file mkdir vhdl_libs" {  } {  } 0 0 "ModelSim Info: #     file mkdir vhdl_libs" 0 0 "Shell" 0 0 1678751403116 ""}
{ "Info" "0" "" "ModelSim Info: # \}" {  } {  } 0 0 "ModelSim Info: # \}" 0 0 "Shell" 0 0 1678751403116 ""}
{ "Info" "0" "" "ModelSim Info: # " {  } {  } 0 0 "ModelSim Info: # " 0 0 "Shell" 0 0 1678751403116 ""}
{ "Info" "0" "" "ModelSim Info: # vlib verilog_libs/altera_ver" {  } {  } 0 0 "ModelSim Info: # vlib verilog_libs/altera_ver" 0 0 "Shell" 0 0 1678751403116 ""}
{ "Info" "0" "" "ModelSim Info: # vmap altera_ver ./verilog_libs/altera_ver" {  } {  } 0 0 "ModelSim Info: # vmap altera_ver ./verilog_libs/altera_ver" 0 0 "Shell" 0 0 1678751403116 ""}
{ "Info" "0" "" "ModelSim Info: # Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020" {  } {  } 0 0 "ModelSim Info: # Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020" 0 0 "Shell" 0 0 1678751403116 ""}
{ "Info" "0" "" "ModelSim Info: # vmap altera_ver ./verilog_libs/altera_ver " {  } {  } 0 0 "ModelSim Info: # vmap altera_ver ./verilog_libs/altera_ver " 0 0 "Shell" 0 0 1678751403117 ""}
{ "Info" "0" "" "ModelSim Info: # Copying C:/intelFPGA/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini" {  } {  } 0 0 "ModelSim Info: # Copying C:/intelFPGA/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini" 0 0 "Shell" 0 0 1678751403117 ""}
{ "Info" "0" "" "ModelSim Info: # Modifying modelsim.ini" {  } {  } 0 0 "ModelSim Info: # Modifying modelsim.ini" 0 0 "Shell" 0 0 1678751403117 ""}
{ "Info" "0" "" "ModelSim Info: # vlog -vlog01compat -work altera_ver \{c:/intelfpga_lite/22.1std/quartus/eda/sim_lib/altera_primitives.v\}" {  } {  } 0 0 "ModelSim Info: # vlog -vlog01compat -work altera_ver \{c:/intelfpga_lite/22.1std/quartus/eda/sim_lib/altera_primitives.v\}" 0 0 "Shell" 0 0 1678751403117 ""}
{ "Info" "0" "" "ModelSim Info: # Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020" {  } {  } 0 0 "ModelSim Info: # Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020" 0 0 "Shell" 0 0 1678751403117 ""}
{ "Info" "0" "" "ModelSim Info: # Start time: 17:48:54 on Mar 13,2023" {  } {  } 0 0 "ModelSim Info: # Start time: 17:48:54 on Mar 13,2023" 0 0 "Shell" 0 0 1678751403117 ""}
{ "Info" "0" "" "ModelSim Info: # vlog -reportprogress 300 -vlog01compat -work altera_ver c:/intelfpga_lite/22.1std/quartus/eda/sim_lib/altera_primitives.v " {  } {  } 0 0 "ModelSim Info: # vlog -reportprogress 300 -vlog01compat -work altera_ver c:/intelfpga_lite/22.1std/quartus/eda/sim_lib/altera_primitives.v " 0 0 "Shell" 0 0 1678751403118 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module global" {  } {  } 0 0 "ModelSim Info: # -- Compiling module global" 0 0 "Shell" 0 0 1678751403118 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module carry" {  } {  } 0 0 "ModelSim Info: # -- Compiling module carry" 0 0 "Shell" 0 0 1678751403118 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module cascade" {  } {  } 0 0 "ModelSim Info: # -- Compiling module cascade" 0 0 "Shell" 0 0 1678751403118 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module carry_sum" {  } {  } 0 0 "ModelSim Info: # -- Compiling module carry_sum" 0 0 "Shell" 0 0 1678751403118 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module exp" {  } {  } 0 0 "ModelSim Info: # -- Compiling module exp" 0 0 "Shell" 0 0 1678751403118 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module soft" {  } {  } 0 0 "ModelSim Info: # -- Compiling module soft" 0 0 "Shell" 0 0 1678751403119 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module opndrn" {  } {  } 0 0 "ModelSim Info: # -- Compiling module opndrn" 0 0 "Shell" 0 0 1678751403119 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module row_global" {  } {  } 0 0 "ModelSim Info: # -- Compiling module row_global" 0 0 "Shell" 0 0 1678751403119 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module TRI" {  } {  } 0 0 "ModelSim Info: # -- Compiling module TRI" 0 0 "Shell" 0 0 1678751403119 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module lut_input" {  } {  } 0 0 "ModelSim Info: # -- Compiling module lut_input" 0 0 "Shell" 0 0 1678751403119 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module lut_output" {  } {  } 0 0 "ModelSim Info: # -- Compiling module lut_output" 0 0 "Shell" 0 0 1678751403119 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module latch" {  } {  } 0 0 "ModelSim Info: # -- Compiling module latch" 0 0 "Shell" 0 0 1678751403119 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module dlatch" {  } {  } 0 0 "ModelSim Info: # -- Compiling module dlatch" 0 0 "Shell" 0 0 1678751403119 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module prim_gdff" {  } {  } 0 0 "ModelSim Info: # -- Compiling module prim_gdff" 0 0 "Shell" 0 0 1678751403119 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module dff" {  } {  } 0 0 "ModelSim Info: # -- Compiling module dff" 0 0 "Shell" 0 0 1678751403119 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module dffe" {  } {  } 0 0 "ModelSim Info: # -- Compiling module dffe" 0 0 "Shell" 0 0 1678751403120 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module dffea" {  } {  } 0 0 "ModelSim Info: # -- Compiling module dffea" 0 0 "Shell" 0 0 1678751403120 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module dffeas" {  } {  } 0 0 "ModelSim Info: # -- Compiling module dffeas" 0 0 "Shell" 0 0 1678751403120 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module dffeas_pr" {  } {  } 0 0 "ModelSim Info: # -- Compiling module dffeas_pr" 0 0 "Shell" 0 0 1678751403120 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module prim_gtff" {  } {  } 0 0 "ModelSim Info: # -- Compiling module prim_gtff" 0 0 "Shell" 0 0 1678751403120 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module tff" {  } {  } 0 0 "ModelSim Info: # -- Compiling module tff" 0 0 "Shell" 0 0 1678751403120 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module tffe" {  } {  } 0 0 "ModelSim Info: # -- Compiling module tffe" 0 0 "Shell" 0 0 1678751403120 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module prim_gjkff" {  } {  } 0 0 "ModelSim Info: # -- Compiling module prim_gjkff" 0 0 "Shell" 0 0 1678751403120 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module jkff" {  } {  } 0 0 "ModelSim Info: # -- Compiling module jkff" 0 0 "Shell" 0 0 1678751403120 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module jkffe" {  } {  } 0 0 "ModelSim Info: # -- Compiling module jkffe" 0 0 "Shell" 0 0 1678751403120 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module prim_gsrff" {  } {  } 0 0 "ModelSim Info: # -- Compiling module prim_gsrff" 0 0 "Shell" 0 0 1678751403121 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module srff" {  } {  } 0 0 "ModelSim Info: # -- Compiling module srff" 0 0 "Shell" 0 0 1678751403121 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module srffe" {  } {  } 0 0 "ModelSim Info: # -- Compiling module srffe" 0 0 "Shell" 0 0 1678751403121 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module clklock" {  } {  } 0 0 "ModelSim Info: # -- Compiling module clklock" 0 0 "Shell" 0 0 1678751403121 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module alt_inbuf" {  } {  } 0 0 "ModelSim Info: # -- Compiling module alt_inbuf" 0 0 "Shell" 0 0 1678751403121 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module alt_outbuf" {  } {  } 0 0 "ModelSim Info: # -- Compiling module alt_outbuf" 0 0 "Shell" 0 0 1678751403121 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module alt_outbuf_tri" {  } {  } 0 0 "ModelSim Info: # -- Compiling module alt_outbuf_tri" 0 0 "Shell" 0 0 1678751403121 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module alt_iobuf" {  } {  } 0 0 "ModelSim Info: # -- Compiling module alt_iobuf" 0 0 "Shell" 0 0 1678751403121 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module alt_inbuf_diff" {  } {  } 0 0 "ModelSim Info: # -- Compiling module alt_inbuf_diff" 0 0 "Shell" 0 0 1678751403121 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module alt_outbuf_diff" {  } {  } 0 0 "ModelSim Info: # -- Compiling module alt_outbuf_diff" 0 0 "Shell" 0 0 1678751403122 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module alt_outbuf_tri_diff" {  } {  } 0 0 "ModelSim Info: # -- Compiling module alt_outbuf_tri_diff" 0 0 "Shell" 0 0 1678751403122 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module alt_iobuf_diff" {  } {  } 0 0 "ModelSim Info: # -- Compiling module alt_iobuf_diff" 0 0 "Shell" 0 0 1678751403122 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module alt_bidir_diff" {  } {  } 0 0 "ModelSim Info: # -- Compiling module alt_bidir_diff" 0 0 "Shell" 0 0 1678751403122 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module alt_bidir_buf" {  } {  } 0 0 "ModelSim Info: # -- Compiling module alt_bidir_buf" 0 0 "Shell" 0 0 1678751403122 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling UDP PRIM_GDFF_LOW" {  } {  } 0 0 "ModelSim Info: # -- Compiling UDP PRIM_GDFF_LOW" 0 0 "Shell" 0 0 1678751403122 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling UDP PRIM_GDFF_LOW_SCLR_PRIORITY" {  } {  } 0 0 "ModelSim Info: # -- Compiling UDP PRIM_GDFF_LOW_SCLR_PRIORITY" 0 0 "Shell" 0 0 1678751403122 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling UDP PRIM_GDFF_HIGH" {  } {  } 0 0 "ModelSim Info: # -- Compiling UDP PRIM_GDFF_HIGH" 0 0 "Shell" 0 0 1678751403122 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling UDP PRIM_GDFF_HIGH_SCLR_PRIORITY" {  } {  } 0 0 "ModelSim Info: # -- Compiling UDP PRIM_GDFF_HIGH_SCLR_PRIORITY" 0 0 "Shell" 0 0 1678751403123 ""}
{ "Info" "0" "" "ModelSim Info: # " {  } {  } 0 0 "ModelSim Info: # " 0 0 "Shell" 0 0 1678751403123 ""}
{ "Info" "0" "" "ModelSim Info: # Top level modules:" {  } {  } 0 0 "ModelSim Info: # Top level modules:" 0 0 "Shell" 0 0 1678751403123 ""}
{ "Info" "0" "" "ModelSim Info: #     global" {  } {  } 0 0 "ModelSim Info: #     global" 0 0 "Shell" 0 0 1678751403123 ""}
{ "Info" "0" "" "ModelSim Info: #     carry" {  } {  } 0 0 "ModelSim Info: #     carry" 0 0 "Shell" 0 0 1678751403124 ""}
{ "Info" "0" "" "ModelSim Info: #     cascade" {  } {  } 0 0 "ModelSim Info: #     cascade" 0 0 "Shell" 0 0 1678751403124 ""}
{ "Info" "0" "" "ModelSim Info: #     carry_sum" {  } {  } 0 0 "ModelSim Info: #     carry_sum" 0 0 "Shell" 0 0 1678751403124 ""}
{ "Info" "0" "" "ModelSim Info: #     exp" {  } {  } 0 0 "ModelSim Info: #     exp" 0 0 "Shell" 0 0 1678751403124 ""}
{ "Info" "0" "" "ModelSim Info: #     soft" {  } {  } 0 0 "ModelSim Info: #     soft" 0 0 "Shell" 0 0 1678751403124 ""}
{ "Info" "0" "" "ModelSim Info: #     opndrn" {  } {  } 0 0 "ModelSim Info: #     opndrn" 0 0 "Shell" 0 0 1678751403124 ""}
{ "Info" "0" "" "ModelSim Info: #     row_global" {  } {  } 0 0 "ModelSim Info: #     row_global" 0 0 "Shell" 0 0 1678751403124 ""}
{ "Info" "0" "" "ModelSim Info: #     TRI" {  } {  } 0 0 "ModelSim Info: #     TRI" 0 0 "Shell" 0 0 1678751403124 ""}
{ "Info" "0" "" "ModelSim Info: #     lut_input" {  } {  } 0 0 "ModelSim Info: #     lut_input" 0 0 "Shell" 0 0 1678751403124 ""}
{ "Info" "0" "" "ModelSim Info: #     lut_output" {  } {  } 0 0 "ModelSim Info: #     lut_output" 0 0 "Shell" 0 0 1678751403124 ""}
{ "Info" "0" "" "ModelSim Info: #     latch" {  } {  } 0 0 "ModelSim Info: #     latch" 0 0 "Shell" 0 0 1678751403124 ""}
{ "Info" "0" "" "ModelSim Info: #     dlatch" {  } {  } 0 0 "ModelSim Info: #     dlatch" 0 0 "Shell" 0 0 1678751403124 ""}
{ "Info" "0" "" "ModelSim Info: #     dff" {  } {  } 0 0 "ModelSim Info: #     dff" 0 0 "Shell" 0 0 1678751403124 ""}
{ "Info" "0" "" "ModelSim Info: #     dffe" {  } {  } 0 0 "ModelSim Info: #     dffe" 0 0 "Shell" 0 0 1678751403124 ""}
{ "Info" "0" "" "ModelSim Info: #     dffea" {  } {  } 0 0 "ModelSim Info: #     dffea" 0 0 "Shell" 0 0 1678751403124 ""}
{ "Info" "0" "" "ModelSim Info: #     dffeas" {  } {  } 0 0 "ModelSim Info: #     dffeas" 0 0 "Shell" 0 0 1678751403124 ""}
{ "Info" "0" "" "ModelSim Info: #     dffeas_pr" {  } {  } 0 0 "ModelSim Info: #     dffeas_pr" 0 0 "Shell" 0 0 1678751403124 ""}
{ "Info" "0" "" "ModelSim Info: #     tff" {  } {  } 0 0 "ModelSim Info: #     tff" 0 0 "Shell" 0 0 1678751403124 ""}
{ "Info" "0" "" "ModelSim Info: #     tffe" {  } {  } 0 0 "ModelSim Info: #     tffe" 0 0 "Shell" 0 0 1678751403124 ""}
{ "Info" "0" "" "ModelSim Info: #     jkff" {  } {  } 0 0 "ModelSim Info: #     jkff" 0 0 "Shell" 0 0 1678751403124 ""}
{ "Info" "0" "" "ModelSim Info: #     jkffe" {  } {  } 0 0 "ModelSim Info: #     jkffe" 0 0 "Shell" 0 0 1678751403124 ""}
{ "Info" "0" "" "ModelSim Info: #     srff" {  } {  } 0 0 "ModelSim Info: #     srff" 0 0 "Shell" 0 0 1678751403124 ""}
{ "Info" "0" "" "ModelSim Info: #     srffe" {  } {  } 0 0 "ModelSim Info: #     srffe" 0 0 "Shell" 0 0 1678751403125 ""}
{ "Info" "0" "" "ModelSim Info: #     clklock" {  } {  } 0 0 "ModelSim Info: #     clklock" 0 0 "Shell" 0 0 1678751403125 ""}
{ "Info" "0" "" "ModelSim Info: #     alt_inbuf" {  } {  } 0 0 "ModelSim Info: #     alt_inbuf" 0 0 "Shell" 0 0 1678751403125 ""}
{ "Info" "0" "" "ModelSim Info: #     alt_outbuf" {  } {  } 0 0 "ModelSim Info: #     alt_outbuf" 0 0 "Shell" 0 0 1678751403125 ""}
{ "Info" "0" "" "ModelSim Info: #     alt_outbuf_tri" {  } {  } 0 0 "ModelSim Info: #     alt_outbuf_tri" 0 0 "Shell" 0 0 1678751403125 ""}
{ "Info" "0" "" "ModelSim Info: #     alt_iobuf" {  } {  } 0 0 "ModelSim Info: #     alt_iobuf" 0 0 "Shell" 0 0 1678751403125 ""}
{ "Info" "0" "" "ModelSim Info: #     alt_inbuf_diff" {  } {  } 0 0 "ModelSim Info: #     alt_inbuf_diff" 0 0 "Shell" 0 0 1678751403125 ""}
{ "Info" "0" "" "ModelSim Info: #     alt_outbuf_diff" {  } {  } 0 0 "ModelSim Info: #     alt_outbuf_diff" 0 0 "Shell" 0 0 1678751403125 ""}
{ "Info" "0" "" "ModelSim Info: #     alt_outbuf_tri_diff" {  } {  } 0 0 "ModelSim Info: #     alt_outbuf_tri_diff" 0 0 "Shell" 0 0 1678751403125 ""}
{ "Info" "0" "" "ModelSim Info: #     alt_iobuf_diff" {  } {  } 0 0 "ModelSim Info: #     alt_iobuf_diff" 0 0 "Shell" 0 0 1678751403125 ""}
{ "Info" "0" "" "ModelSim Info: #     alt_bidir_diff" {  } {  } 0 0 "ModelSim Info: #     alt_bidir_diff" 0 0 "Shell" 0 0 1678751403125 ""}
{ "Info" "0" "" "ModelSim Info: #     alt_bidir_buf" {  } {  } 0 0 "ModelSim Info: #     alt_bidir_buf" 0 0 "Shell" 0 0 1678751403125 ""}
{ "Info" "0" "" "ModelSim Info: # End time: 17:48:55 on Mar 13,2023, Elapsed time: 0:00:01" {  } {  } 0 0 "ModelSim Info: # End time: 17:48:55 on Mar 13,2023, Elapsed time: 0:00:01" 0 0 "Shell" 0 0 1678751403125 ""}
{ "Info" "0" "" "ModelSim Info: # Errors: 0, Warnings: 0" {  } {  } 0 0 "ModelSim Info: # Errors: 0, Warnings: 0" 0 0 "Shell" 0 0 1678751403125 ""}
{ "Info" "0" "" "ModelSim Info: # " {  } {  } 0 0 "ModelSim Info: # " 0 0 "Shell" 0 0 1678751403125 ""}
{ "Info" "0" "" "ModelSim Info: # vlib verilog_libs/altera_lnsim_ver" {  } {  } 0 0 "ModelSim Info: # vlib verilog_libs/altera_lnsim_ver" 0 0 "Shell" 0 0 1678751403125 ""}
{ "Info" "0" "" "ModelSim Info: # vmap altera_lnsim_ver ./verilog_libs/altera_lnsim_ver" {  } {  } 0 0 "ModelSim Info: # vmap altera_lnsim_ver ./verilog_libs/altera_lnsim_ver" 0 0 "Shell" 0 0 1678751403125 ""}
{ "Info" "0" "" "ModelSim Info: # Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020" {  } {  } 0 0 "ModelSim Info: # Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020" 0 0 "Shell" 0 0 1678751403125 ""}
{ "Info" "0" "" "ModelSim Info: # vmap altera_lnsim_ver ./verilog_libs/altera_lnsim_ver " {  } {  } 0 0 "ModelSim Info: # vmap altera_lnsim_ver ./verilog_libs/altera_lnsim_ver " 0 0 "Shell" 0 0 1678751403126 ""}
{ "Info" "0" "" "ModelSim Info: # Modifying modelsim.ini" {  } {  } 0 0 "ModelSim Info: # Modifying modelsim.ini" 0 0 "Shell" 0 0 1678751403126 ""}
{ "Info" "0" "" "ModelSim Info: # vlog -sv -work altera_lnsim_ver \{c:/intelfpga_lite/22.1std/quartus/eda/sim_lib/altera_lnsim.sv\}" {  } {  } 0 0 "ModelSim Info: # vlog -sv -work altera_lnsim_ver \{c:/intelfpga_lite/22.1std/quartus/eda/sim_lib/altera_lnsim.sv\}" 0 0 "Shell" 0 0 1678751403126 ""}
{ "Info" "0" "" "ModelSim Info: # Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020" {  } {  } 0 0 "ModelSim Info: # Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020" 0 0 "Shell" 0 0 1678751403126 ""}
{ "Info" "0" "" "ModelSim Info: # Start time: 17:48:56 on Mar 13,2023" {  } {  } 0 0 "ModelSim Info: # Start time: 17:48:56 on Mar 13,2023" 0 0 "Shell" 0 0 1678751403126 ""}
{ "Info" "0" "" "ModelSim Info: # vlog -reportprogress 300 -sv -work altera_lnsim_ver c:/intelfpga_lite/22.1std/quartus/eda/sim_lib/altera_lnsim.sv " {  } {  } 0 0 "ModelSim Info: # vlog -reportprogress 300 -sv -work altera_lnsim_ver c:/intelfpga_lite/22.1std/quartus/eda/sim_lib/altera_lnsim.sv " 0 0 "Shell" 0 0 1678751403126 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling package altera_lnsim_functions" {  } {  } 0 0 "ModelSim Info: # -- Compiling package altera_lnsim_functions" 0 0 "Shell" 0 0 1678751403126 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling package altera_generic_pll_functions" {  } {  } 0 0 "ModelSim Info: # -- Compiling package altera_generic_pll_functions" 0 0 "Shell" 0 0 1678751403127 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module generic_pll" {  } {  } 0 0 "ModelSim Info: # -- Compiling module generic_pll" 0 0 "Shell" 0 0 1678751403127 ""}
{ "Info" "0" "" "ModelSim Info: # -- Importing package altera_lnsim_functions" {  } {  } 0 0 "ModelSim Info: # -- Importing package altera_lnsim_functions" 0 0 "Shell" 0 0 1678751403127 ""}
{ "Info" "0" "" "ModelSim Info: # -- Importing package altera_generic_pll_functions" {  } {  } 0 0 "ModelSim Info: # -- Importing package altera_generic_pll_functions" 0 0 "Shell" 0 0 1678751403127 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module generic_cdr" {  } {  } 0 0 "ModelSim Info: # -- Compiling module generic_cdr" 0 0 "Shell" 0 0 1678751403127 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module common_28nm_ram_pulse_generator" {  } {  } 0 0 "ModelSim Info: # -- Compiling module common_28nm_ram_pulse_generator" 0 0 "Shell" 0 0 1678751403127 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module common_28nm_ram_register" {  } {  } 0 0 "ModelSim Info: # -- Compiling module common_28nm_ram_register" 0 0 "Shell" 0 0 1678751403127 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module common_28nm_ram_block" {  } {  } 0 0 "ModelSim Info: # -- Compiling module common_28nm_ram_block" 0 0 "Shell" 0 0 1678751403127 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module generic_m20k" {  } {  } 0 0 "ModelSim Info: # -- Compiling module generic_m20k" 0 0 "Shell" 0 0 1678751403128 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module generic_m10k" {  } {  } 0 0 "ModelSim Info: # -- Compiling module generic_m10k" 0 0 "Shell" 0 0 1678751403128 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module common_28nm_mlab_cell_pulse_generator" {  } {  } 0 0 "ModelSim Info: # -- Compiling module common_28nm_mlab_cell_pulse_generator" 0 0 "Shell" 0 0 1678751403128 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module common_28nm_mlab_latch" {  } {  } 0 0 "ModelSim Info: # -- Compiling module common_28nm_mlab_latch" 0 0 "Shell" 0 0 1678751403128 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module common_28nm_mlab_cell_core" {  } {  } 0 0 "ModelSim Info: # -- Compiling module common_28nm_mlab_cell_core" 0 0 "Shell" 0 0 1678751403128 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module common_porta_latches" {  } {  } 0 0 "ModelSim Info: # -- Compiling module common_porta_latches" 0 0 "Shell" 0 0 1678751403128 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module generic_28nm_hp_mlab_cell_impl" {  } {  } 0 0 "ModelSim Info: # -- Compiling module generic_28nm_hp_mlab_cell_impl" 0 0 "Shell" 0 0 1678751403128 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module common_porta_registers" {  } {  } 0 0 "ModelSim Info: # -- Compiling module common_porta_registers" 0 0 "Shell" 0 0 1678751403128 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module generic_28nm_lc_mlab_cell_impl" {  } {  } 0 0 "ModelSim Info: # -- Compiling module generic_28nm_lc_mlab_cell_impl" 0 0 "Shell" 0 0 1678751403129 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module common_28nm_lutram_register" {  } {  } 0 0 "ModelSim Info: # -- Compiling module common_28nm_lutram_register" 0 0 "Shell" 0 0 1678751403129 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module generic_14nm_mlab_cell_impl" {  } {  } 0 0 "ModelSim Info: # -- Compiling module generic_14nm_mlab_cell_impl" 0 0 "Shell" 0 0 1678751403129 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module common_14nm_lutram_register" {  } {  } 0 0 "ModelSim Info: # -- Compiling module common_14nm_lutram_register" 0 0 "Shell" 0 0 1678751403129 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module generic_mux" {  } {  } 0 0 "ModelSim Info: # -- Compiling module generic_mux" 0 0 "Shell" 0 0 1678751403129 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module generic_device_pll" {  } {  } 0 0 "ModelSim Info: # -- Compiling module generic_device_pll" 0 0 "Shell" 0 0 1678751403129 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module altera_mult_add" {  } {  } 0 0 "ModelSim Info: # -- Compiling module altera_mult_add" 0 0 "Shell" 0 0 1678751403129 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module altera_mult_add_rtl" {  } {  } 0 0 "ModelSim Info: # -- Compiling module altera_mult_add_rtl" 0 0 "Shell" 0 0 1678751403129 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module ama_signed_extension_function" {  } {  } 0 0 "ModelSim Info: # -- Compiling module ama_signed_extension_function" 0 0 "Shell" 0 0 1678751403130 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module ama_dynamic_signed_function" {  } {  } 0 0 "ModelSim Info: # -- Compiling module ama_dynamic_signed_function" 0 0 "Shell" 0 0 1678751403130 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module ama_register_function" {  } {  } 0 0 "ModelSim Info: # -- Compiling module ama_register_function" 0 0 "Shell" 0 0 1678751403130 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module ama_register_with_ext_function" {  } {  } 0 0 "ModelSim Info: # -- Compiling module ama_register_with_ext_function" 0 0 "Shell" 0 0 1678751403130 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module ama_data_split_reg_ext_function" {  } {  } 0 0 "ModelSim Info: # -- Compiling module ama_data_split_reg_ext_function" 0 0 "Shell" 0 0 1678751403130 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module ama_coef_reg_ext_function" {  } {  } 0 0 "ModelSim Info: # -- Compiling module ama_coef_reg_ext_function" 0 0 "Shell" 0 0 1678751403130 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module ama_adder_function" {  } {  } 0 0 "ModelSim Info: # -- Compiling module ama_adder_function" 0 0 "Shell" 0 0 1678751403130 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module ama_multiplier_function" {  } {  } 0 0 "ModelSim Info: # -- Compiling module ama_multiplier_function" 0 0 "Shell" 0 0 1678751403130 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module ama_preadder_function" {  } {  } 0 0 "ModelSim Info: # -- Compiling module ama_preadder_function" 0 0 "Shell" 0 0 1678751403131 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module ama_chainout_adder_accumulator_function" {  } {  } 0 0 "ModelSim Info: # -- Compiling module ama_chainout_adder_accumulator_function" 0 0 "Shell" 0 0 1678751403131 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module ama_systolic_adder_function" {  } {  } 0 0 "ModelSim Info: # -- Compiling module ama_systolic_adder_function" 0 0 "Shell" 0 0 1678751403131 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module ama_scanchain" {  } {  } 0 0 "ModelSim Info: # -- Compiling module ama_scanchain" 0 0 "Shell" 0 0 1678751403131 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module ama_latency_function" {  } {  } 0 0 "ModelSim Info: # -- Compiling module ama_latency_function" 0 0 "Shell" 0 0 1678751403131 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module altera_pll_reconfig_tasks" {  } {  } 0 0 "ModelSim Info: # -- Compiling module altera_pll_reconfig_tasks" 0 0 "Shell" 0 0 1678751403131 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module altera_syncram" {  } {  } 0 0 "ModelSim Info: # -- Compiling module altera_syncram" 0 0 "Shell" 0 0 1678751403132 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module altera_syncram_forwarding_logic" {  } {  } 0 0 "ModelSim Info: # -- Compiling module altera_syncram_forwarding_logic" 0 0 "Shell" 0 0 1678751403132 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module ALTERA_LNSIM_MEMORY_INITIALIZATION" {  } {  } 0 0 "ModelSim Info: # -- Compiling module ALTERA_LNSIM_MEMORY_INITIALIZATION" 0 0 "Shell" 0 0 1678751403132 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module altera_stratixv_pll" {  } {  } 0 0 "ModelSim Info: # -- Compiling module altera_stratixv_pll" 0 0 "Shell" 0 0 1678751403132 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module altera_arriav_pll" {  } {  } 0 0 "ModelSim Info: # -- Compiling module altera_arriav_pll" 0 0 "Shell" 0 0 1678751403132 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module altera_arriavgz_pll" {  } {  } 0 0 "ModelSim Info: # -- Compiling module altera_arriavgz_pll" 0 0 "Shell" 0 0 1678751403132 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module altera_cyclonev_pll" {  } {  } 0 0 "ModelSim Info: # -- Compiling module altera_cyclonev_pll" 0 0 "Shell" 0 0 1678751403132 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module altera_pll" {  } {  } 0 0 "ModelSim Info: # -- Compiling module altera_pll" 0 0 "Shell" 0 0 1678751403132 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module dps_extra_kick" {  } {  } 0 0 "ModelSim Info: # -- Compiling module dps_extra_kick" 0 0 "Shell" 0 0 1678751403133 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module dprio_init" {  } {  } 0 0 "ModelSim Info: # -- Compiling module dprio_init" 0 0 "Shell" 0 0 1678751403133 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module dps_pulse_gen" {  } {  } 0 0 "ModelSim Info: # -- Compiling module dps_pulse_gen" 0 0 "Shell" 0 0 1678751403133 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module altera_iopll" {  } {  } 0 0 "ModelSim Info: # -- Compiling module altera_iopll" 0 0 "Shell" 0 0 1678751403133 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module dps_pulse_gen_iopll" {  } {  } 0 0 "ModelSim Info: # -- Compiling module dps_pulse_gen_iopll" 0 0 "Shell" 0 0 1678751403133 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module twentynm_iopll_arlol" {  } {  } 0 0 "ModelSim Info: # -- Compiling module twentynm_iopll_arlol" 0 0 "Shell" 0 0 1678751403133 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module fourteennm_altera_iopll" {  } {  } 0 0 "ModelSim Info: # -- Compiling module fourteennm_altera_iopll" 0 0 "Shell" 0 0 1678751403133 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module dps_pulse_gen_fourteennm_iopll" {  } {  } 0 0 "ModelSim Info: # -- Compiling module dps_pulse_gen_fourteennm_iopll" 0 0 "Shell" 0 0 1678751403133 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling package fourteennm_iopll_functions" {  } {  } 0 0 "ModelSim Info: # -- Compiling package fourteennm_iopll_functions" 0 0 "Shell" 0 0 1678751403133 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module fourteennm_simple_iopll" {  } {  } 0 0 "ModelSim Info: # -- Compiling module fourteennm_simple_iopll" 0 0 "Shell" 0 0 1678751403134 ""}
{ "Info" "0" "" "ModelSim Info: # -- Importing package fourteennm_iopll_functions" {  } {  } 0 0 "ModelSim Info: # -- Importing package fourteennm_iopll_functions" 0 0 "Shell" 0 0 1678751403134 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module fourteennm_sub_iopll" {  } {  } 0 0 "ModelSim Info: # -- Compiling module fourteennm_sub_iopll" 0 0 "Shell" 0 0 1678751403134 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module twentynm_iopll_ip" {  } {  } 0 0 "ModelSim Info: # -- Compiling module twentynm_iopll_ip" 0 0 "Shell" 0 0 1678751403134 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module altera_iopll_rotation_lcells" {  } {  } 0 0 "ModelSim Info: # -- Compiling module altera_iopll_rotation_lcells" 0 0 "Shell" 0 0 1678751403134 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module altera_pll_dps_lcell_comb" {  } {  } 0 0 "ModelSim Info: # -- Compiling module altera_pll_dps_lcell_comb" 0 0 "Shell" 0 0 1678751403134 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module iopll_bootstrap" {  } {  } 0 0 "ModelSim Info: # -- Compiling module iopll_bootstrap" 0 0 "Shell" 0 0 1678751403134 ""}
{ "Info" "0" "" "ModelSim Info: # " {  } {  } 0 0 "ModelSim Info: # " 0 0 "Shell" 0 0 1678751403135 ""}
{ "Info" "0" "" "ModelSim Info: # Top level modules:" {  } {  } 0 0 "ModelSim Info: # Top level modules:" 0 0 "Shell" 0 0 1678751403135 ""}
{ "Info" "0" "" "ModelSim Info: #     generic_cdr" {  } {  } 0 0 "ModelSim Info: #     generic_cdr" 0 0 "Shell" 0 0 1678751403135 ""}
{ "Info" "0" "" "ModelSim Info: #     generic_m20k" {  } {  } 0 0 "ModelSim Info: #     generic_m20k" 0 0 "Shell" 0 0 1678751403135 ""}
{ "Info" "0" "" "ModelSim Info: #     generic_m10k" {  } {  } 0 0 "ModelSim Info: #     generic_m10k" 0 0 "Shell" 0 0 1678751403135 ""}
{ "Info" "0" "" "ModelSim Info: #     common_porta_latches" {  } {  } 0 0 "ModelSim Info: #     common_porta_latches" 0 0 "Shell" 0 0 1678751403135 ""}
{ "Info" "0" "" "ModelSim Info: #     generic_28nm_hp_mlab_cell_impl" {  } {  } 0 0 "ModelSim Info: #     generic_28nm_hp_mlab_cell_impl" 0 0 "Shell" 0 0 1678751403135 ""}
{ "Info" "0" "" "ModelSim Info: #     generic_28nm_lc_mlab_cell_impl" {  } {  } 0 0 "ModelSim Info: #     generic_28nm_lc_mlab_cell_impl" 0 0 "Shell" 0 0 1678751403135 ""}
{ "Info" "0" "" "ModelSim Info: #     generic_14nm_mlab_cell_impl" {  } {  } 0 0 "ModelSim Info: #     generic_14nm_mlab_cell_impl" 0 0 "Shell" 0 0 1678751403135 ""}
{ "Info" "0" "" "ModelSim Info: #     generic_mux" {  } {  } 0 0 "ModelSim Info: #     generic_mux" 0 0 "Shell" 0 0 1678751403136 ""}
{ "Info" "0" "" "ModelSim Info: #     generic_device_pll" {  } {  } 0 0 "ModelSim Info: #     generic_device_pll" 0 0 "Shell" 0 0 1678751403136 ""}
{ "Info" "0" "" "ModelSim Info: #     altera_mult_add" {  } {  } 0 0 "ModelSim Info: #     altera_mult_add" 0 0 "Shell" 0 0 1678751403136 ""}
{ "Info" "0" "" "ModelSim Info: #     altera_pll_reconfig_tasks" {  } {  } 0 0 "ModelSim Info: #     altera_pll_reconfig_tasks" 0 0 "Shell" 0 0 1678751403136 ""}
{ "Info" "0" "" "ModelSim Info: #     altera_syncram" {  } {  } 0 0 "ModelSim Info: #     altera_syncram" 0 0 "Shell" 0 0 1678751403136 ""}
{ "Info" "0" "" "ModelSim Info: #     altera_pll" {  } {  } 0 0 "ModelSim Info: #     altera_pll" 0 0 "Shell" 0 0 1678751403136 ""}
{ "Info" "0" "" "ModelSim Info: #     altera_iopll" {  } {  } 0 0 "ModelSim Info: #     altera_iopll" 0 0 "Shell" 0 0 1678751403136 ""}
{ "Info" "0" "" "ModelSim Info: #     fourteennm_altera_iopll" {  } {  } 0 0 "ModelSim Info: #     fourteennm_altera_iopll" 0 0 "Shell" 0 0 1678751403136 ""}
{ "Info" "0" "" "ModelSim Info: #     fourteennm_simple_iopll" {  } {  } 0 0 "ModelSim Info: #     fourteennm_simple_iopll" 0 0 "Shell" 0 0 1678751403137 ""}
{ "Info" "0" "" "ModelSim Info: # End time: 17:48:56 on Mar 13,2023, Elapsed time: 0:00:00" {  } {  } 0 0 "ModelSim Info: # End time: 17:48:56 on Mar 13,2023, Elapsed time: 0:00:00" 0 0 "Shell" 0 0 1678751403137 ""}
{ "Info" "0" "" "ModelSim Info: # Errors: 0, Warnings: 0" {  } {  } 0 0 "ModelSim Info: # Errors: 0, Warnings: 0" 0 0 "Shell" 0 0 1678751403137 ""}
{ "Info" "0" "" "ModelSim Info: # " {  } {  } 0 0 "ModelSim Info: # " 0 0 "Shell" 0 0 1678751403137 ""}
{ "Info" "0" "" "ModelSim Info: # vlib verilog_libs/cyclonev_ver" {  } {  } 0 0 "ModelSim Info: # vlib verilog_libs/cyclonev_ver" 0 0 "Shell" 0 0 1678751403137 ""}
{ "Info" "0" "" "ModelSim Info: # vmap cyclonev_ver ./verilog_libs/cyclonev_ver" {  } {  } 0 0 "ModelSim Info: # vmap cyclonev_ver ./verilog_libs/cyclonev_ver" 0 0 "Shell" 0 0 1678751403137 ""}
{ "Info" "0" "" "ModelSim Info: # Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020" {  } {  } 0 0 "ModelSim Info: # Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020" 0 0 "Shell" 0 0 1678751403137 ""}
{ "Info" "0" "" "ModelSim Info: # vmap cyclonev_ver ./verilog_libs/cyclonev_ver " {  } {  } 0 0 "ModelSim Info: # vmap cyclonev_ver ./verilog_libs/cyclonev_ver " 0 0 "Shell" 0 0 1678751403137 ""}
{ "Info" "0" "" "ModelSim Info: # Modifying modelsim.ini" {  } {  } 0 0 "ModelSim Info: # Modifying modelsim.ini" 0 0 "Shell" 0 0 1678751403138 ""}
{ "Info" "0" "" "ModelSim Info: # vlog -vlog01compat -work cyclonev_ver \{c:/intelfpga_lite/22.1std/quartus/eda/sim_lib/mentor/cyclonev_atoms_ncrypt.v\}" {  } {  } 0 0 "ModelSim Info: # vlog -vlog01compat -work cyclonev_ver \{c:/intelfpga_lite/22.1std/quartus/eda/sim_lib/mentor/cyclonev_atoms_ncrypt.v\}" 0 0 "Shell" 0 0 1678751403138 ""}
{ "Info" "0" "" "ModelSim Info: # Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020" {  } {  } 0 0 "ModelSim Info: # Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020" 0 0 "Shell" 0 0 1678751403138 ""}
{ "Info" "0" "" "ModelSim Info: # Start time: 17:48:57 on Mar 13,2023" {  } {  } 0 0 "ModelSim Info: # Start time: 17:48:57 on Mar 13,2023" 0 0 "Shell" 0 0 1678751403138 ""}
{ "Info" "0" "" "ModelSim Info: # vlog -reportprogress 300 -vlog01compat -work cyclonev_ver c:/intelfpga_lite/22.1std/quartus/eda/sim_lib/mentor/cyclonev_atoms_ncrypt.v " {  } {  } 0 0 "ModelSim Info: # vlog -reportprogress 300 -vlog01compat -work cyclonev_ver c:/intelfpga_lite/22.1std/quartus/eda/sim_lib/mentor/cyclonev_atoms_ncrypt.v " 0 0 "Shell" 0 0 1678751403138 ""}
{ "Warning" "0" "" "ModelSim Warning: # ** Warning: (vlog-2083) <protected>(<protected>): Carriage return (0x0D) is not followed by a newline (0x0A)." {  } {  } 0 0 "ModelSim Warning: # ** Warning: (vlog-2083) <protected>(<protected>): Carriage return (0x0D) is not followed by a newline (0x0A)." 0 0 "Shell" 0 0 1678751403138 ""}
{ "Warning" "0" "" "ModelSim Warning: # ** Warning: (vlog-2083) <protected>(<protected>): Carriage return (0x0D) is not followed by a newline (0x0A)." {  } {  } 0 0 "ModelSim Warning: # ** Warning: (vlog-2083) <protected>(<protected>): Carriage return (0x0D) is not followed by a newline (0x0A)." 0 0 "Shell" 0 0 1678751403138 ""}
{ "Warning" "0" "" "ModelSim Warning: # ** Warning: (vlog-2083) <protected>(<protected>): Carriage return (0x0D) is not followed by a newline (0x0A)." {  } {  } 0 0 "ModelSim Warning: # ** Warning: (vlog-2083) <protected>(<protected>): Carriage return (0x0D) is not followed by a newline (0x0A)." 0 0 "Shell" 0 0 1678751403139 ""}
{ "Warning" "0" "" "ModelSim Warning: # ** Warning: (vlog-2083) <protected>(<protected>): Carriage return (0x0D) is not followed by a newline (0x0A)." {  } {  } 0 0 "ModelSim Warning: # ** Warning: (vlog-2083) <protected>(<protected>): Carriage return (0x0D) is not followed by a newline (0x0A)." 0 0 "Shell" 0 0 1678751403139 ""}
{ "Warning" "0" "" "ModelSim Warning: # ** Warning: (vlog-2083) <protected>(<protected>): Carriage return (0x0D) is not followed by a newline (0x0A)." {  } {  } 0 0 "ModelSim Warning: # ** Warning: (vlog-2083) <protected>(<protected>): Carriage return (0x0D) is not followed by a newline (0x0A)." 0 0 "Shell" 0 0 1678751403139 ""}
{ "Warning" "0" "" "ModelSim Warning: # ** Warning: (vlog-2083) <protected>(<protected>): Carriage return (0x0D) is not followed by a newline (0x0A)." {  } {  } 0 0 "ModelSim Warning: # ** Warning: (vlog-2083) <protected>(<protected>): Carriage return (0x0D) is not followed by a newline (0x0A)." 0 0 "Shell" 0 0 1678751403139 ""}
{ "Warning" "0" "" "ModelSim Warning: # ** Warning: (vlog-2083) <protected>(<protected>): Carriage return (0x0D) is not followed by a newline (0x0A)." {  } {  } 0 0 "ModelSim Warning: # ** Warning: (vlog-2083) <protected>(<protected>): Carriage return (0x0D) is not followed by a newline (0x0A)." 0 0 "Shell" 0 0 1678751403139 ""}
{ "Warning" "0" "" "ModelSim Warning: # ** Warning: (vlog-2083) <protected>(<protected>): Carriage return (0x0D) is not followed by a newline (0x0A)." {  } {  } 0 0 "ModelSim Warning: # ** Warning: (vlog-2083) <protected>(<protected>): Carriage return (0x0D) is not followed by a newline (0x0A)." 0 0 "Shell" 0 0 1678751403139 ""}
{ "Warning" "0" "" "ModelSim Warning: # ** Warning: (vlog-2083) <protected>(<protected>): Carriage return (0x0D) is not followed by a newline (0x0A)." {  } {  } 0 0 "ModelSim Warning: # ** Warning: (vlog-2083) <protected>(<protected>): Carriage return (0x0D) is not followed by a newline (0x0A)." 0 0 "Shell" 0 0 1678751403139 ""}
{ "Warning" "0" "" "ModelSim Warning: # ** Warning: (vlog-2083) <protected>(<protected>): Carriage return (0x0D) is not followed by a newline (0x0A)." {  } {  } 0 0 "ModelSim Warning: # ** Warning: (vlog-2083) <protected>(<protected>): Carriage return (0x0D) is not followed by a newline (0x0A)." 0 0 "Shell" 0 0 1678751403139 ""}
{ "Info" "0" "" "ModelSim Info: # " {  } {  } 0 0 "ModelSim Info: # " 0 0 "Shell" 0 0 1678751403139 ""}
{ "Info" "0" "" "ModelSim Info: # Top level modules:" {  } {  } 0 0 "ModelSim Info: # Top level modules:" 0 0 "Shell" 0 0 1678751403139 ""}
{ "Info" "0" "" "ModelSim Info: # End time: 17:48:59 on Mar 13,2023, Elapsed time: 0:00:02" {  } {  } 0 0 "ModelSim Info: # End time: 17:48:59 on Mar 13,2023, Elapsed time: 0:00:02" 0 0 "Shell" 0 0 1678751403140 ""}
{ "Info" "0" "" "ModelSim Info: # Errors: 0, Warnings: 10" {  } {  } 0 0 "ModelSim Info: # Errors: 0, Warnings: 10" 0 0 "Shell" 0 0 1678751403140 ""}
{ "Info" "0" "" "ModelSim Info: # vlog -vlog01compat -work cyclonev_ver \{c:/intelfpga_lite/22.1std/quartus/eda/sim_lib/mentor/cyclonev_hmi_atoms_ncrypt.v\}" {  } {  } 0 0 "ModelSim Info: # vlog -vlog01compat -work cyclonev_ver \{c:/intelfpga_lite/22.1std/quartus/eda/sim_lib/mentor/cyclonev_hmi_atoms_ncrypt.v\}" 0 0 "Shell" 0 0 1678751403140 ""}
{ "Info" "0" "" "ModelSim Info: # Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020" {  } {  } 0 0 "ModelSim Info: # Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020" 0 0 "Shell" 0 0 1678751403140 ""}
{ "Info" "0" "" "ModelSim Info: # Start time: 17:48:59 on Mar 13,2023" {  } {  } 0 0 "ModelSim Info: # Start time: 17:48:59 on Mar 13,2023" 0 0 "Shell" 0 0 1678751403140 ""}
{ "Info" "0" "" "ModelSim Info: # vlog -reportprogress 300 -vlog01compat -work cyclonev_ver c:/intelfpga_lite/22.1std/quartus/eda/sim_lib/mentor/cyclonev_hmi_atoms_ncrypt.v " {  } {  } 0 0 "ModelSim Info: # vlog -reportprogress 300 -vlog01compat -work cyclonev_ver c:/intelfpga_lite/22.1std/quartus/eda/sim_lib/mentor/cyclonev_hmi_atoms_ncrypt.v " 0 0 "Shell" 0 0 1678751403140 ""}
{ "Info" "0" "" "ModelSim Info: # " {  } {  } 0 0 "ModelSim Info: # " 0 0 "Shell" 0 0 1678751403140 ""}
{ "Info" "0" "" "ModelSim Info: # Top level modules:" {  } {  } 0 0 "ModelSim Info: # Top level modules:" 0 0 "Shell" 0 0 1678751403140 ""}
{ "Info" "0" "" "ModelSim Info: # End time: 17:49:01 on Mar 13,2023, Elapsed time: 0:00:02" {  } {  } 0 0 "ModelSim Info: # End time: 17:49:01 on Mar 13,2023, Elapsed time: 0:00:02" 0 0 "Shell" 0 0 1678751403140 ""}
{ "Info" "0" "" "ModelSim Info: # Errors: 0, Warnings: 0" {  } {  } 0 0 "ModelSim Info: # Errors: 0, Warnings: 0" 0 0 "Shell" 0 0 1678751403140 ""}
{ "Info" "0" "" "ModelSim Info: # vlog -vlog01compat -work cyclonev_ver \{c:/intelfpga_lite/22.1std/quartus/eda/sim_lib/cyclonev_atoms.v\}" {  } {  } 0 0 "ModelSim Info: # vlog -vlog01compat -work cyclonev_ver \{c:/intelfpga_lite/22.1std/quartus/eda/sim_lib/cyclonev_atoms.v\}" 0 0 "Shell" 0 0 1678751403140 ""}
{ "Info" "0" "" "ModelSim Info: # Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020" {  } {  } 0 0 "ModelSim Info: # Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020" 0 0 "Shell" 0 0 1678751403140 ""}
{ "Info" "0" "" "ModelSim Info: # Start time: 17:49:01 on Mar 13,2023" {  } {  } 0 0 "ModelSim Info: # Start time: 17:49:01 on Mar 13,2023" 0 0 "Shell" 0 0 1678751403140 ""}
{ "Info" "0" "" "ModelSim Info: # vlog -reportprogress 300 -vlog01compat -work cyclonev_ver c:/intelfpga_lite/22.1std/quartus/eda/sim_lib/cyclonev_atoms.v " {  } {  } 0 0 "ModelSim Info: # vlog -reportprogress 300 -vlog01compat -work cyclonev_ver c:/intelfpga_lite/22.1std/quartus/eda/sim_lib/cyclonev_atoms.v " 0 0 "Shell" 0 0 1678751403141 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling UDP CYCLONEV_PRIM_DFFE" {  } {  } 0 0 "ModelSim Info: # -- Compiling UDP CYCLONEV_PRIM_DFFE" 0 0 "Shell" 0 0 1678751403141 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling UDP CYCLONEV_PRIM_DFFEAS" {  } {  } 0 0 "ModelSim Info: # -- Compiling UDP CYCLONEV_PRIM_DFFEAS" 0 0 "Shell" 0 0 1678751403141 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling UDP CYCLONEV_PRIM_DFFEAS_HIGH" {  } {  } 0 0 "ModelSim Info: # -- Compiling UDP CYCLONEV_PRIM_DFFEAS_HIGH" 0 0 "Shell" 0 0 1678751403141 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module cyclonev_dffe" {  } {  } 0 0 "ModelSim Info: # -- Compiling module cyclonev_dffe" 0 0 "Shell" 0 0 1678751403141 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module cyclonev_mux21" {  } {  } 0 0 "ModelSim Info: # -- Compiling module cyclonev_mux21" 0 0 "Shell" 0 0 1678751403141 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module cyclonev_mux41" {  } {  } 0 0 "ModelSim Info: # -- Compiling module cyclonev_mux41" 0 0 "Shell" 0 0 1678751403141 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module cyclonev_and1" {  } {  } 0 0 "ModelSim Info: # -- Compiling module cyclonev_and1" 0 0 "Shell" 0 0 1678751403141 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module cyclonev_and16" {  } {  } 0 0 "ModelSim Info: # -- Compiling module cyclonev_and16" 0 0 "Shell" 0 0 1678751403141 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module cyclonev_bmux21" {  } {  } 0 0 "ModelSim Info: # -- Compiling module cyclonev_bmux21" 0 0 "Shell" 0 0 1678751403141 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module cyclonev_b17mux21" {  } {  } 0 0 "ModelSim Info: # -- Compiling module cyclonev_b17mux21" 0 0 "Shell" 0 0 1678751403141 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module cyclonev_nmux21" {  } {  } 0 0 "ModelSim Info: # -- Compiling module cyclonev_nmux21" 0 0 "Shell" 0 0 1678751403141 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module cyclonev_b5mux21" {  } {  } 0 0 "ModelSim Info: # -- Compiling module cyclonev_b5mux21" 0 0 "Shell" 0 0 1678751403142 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module cyclonev_ff" {  } {  } 0 0 "ModelSim Info: # -- Compiling module cyclonev_ff" 0 0 "Shell" 0 0 1678751403142 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module cyclonev_lcell_comb" {  } {  } 0 0 "ModelSim Info: # -- Compiling module cyclonev_lcell_comb" 0 0 "Shell" 0 0 1678751403142 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module cyclonev_routing_wire" {  } {  } 0 0 "ModelSim Info: # -- Compiling module cyclonev_routing_wire" 0 0 "Shell" 0 0 1678751403142 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module cyclonev_ram_block" {  } {  } 0 0 "ModelSim Info: # -- Compiling module cyclonev_ram_block" 0 0 "Shell" 0 0 1678751403142 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module cyclonev_mlab_cell" {  } {  } 0 0 "ModelSim Info: # -- Compiling module cyclonev_mlab_cell" 0 0 "Shell" 0 0 1678751403142 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module cyclonev_io_ibuf" {  } {  } 0 0 "ModelSim Info: # -- Compiling module cyclonev_io_ibuf" 0 0 "Shell" 0 0 1678751403142 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module cyclonev_io_obuf" {  } {  } 0 0 "ModelSim Info: # -- Compiling module cyclonev_io_obuf" 0 0 "Shell" 0 0 1678751403142 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module cyclonev_ddio_out" {  } {  } 0 0 "ModelSim Info: # -- Compiling module cyclonev_ddio_out" 0 0 "Shell" 0 0 1678751403142 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module cyclonev_ddio_oe" {  } {  } 0 0 "ModelSim Info: # -- Compiling module cyclonev_ddio_oe" 0 0 "Shell" 0 0 1678751403142 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module cyclonev_ddio_in" {  } {  } 0 0 "ModelSim Info: # -- Compiling module cyclonev_ddio_in" 0 0 "Shell" 0 0 1678751403142 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module cyclonev_io_pad" {  } {  } 0 0 "ModelSim Info: # -- Compiling module cyclonev_io_pad" 0 0 "Shell" 0 0 1678751403143 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module cyclonev_pseudo_diff_out" {  } {  } 0 0 "ModelSim Info: # -- Compiling module cyclonev_pseudo_diff_out" 0 0 "Shell" 0 0 1678751403143 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module cyclonev_bias_logic" {  } {  } 0 0 "ModelSim Info: # -- Compiling module cyclonev_bias_logic" 0 0 "Shell" 0 0 1678751403143 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module cyclonev_bias_generator" {  } {  } 0 0 "ModelSim Info: # -- Compiling module cyclonev_bias_generator" 0 0 "Shell" 0 0 1678751403143 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module cyclonev_bias_block" {  } {  } 0 0 "ModelSim Info: # -- Compiling module cyclonev_bias_block" 0 0 "Shell" 0 0 1678751403143 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module cyclonev_clk_phase_select" {  } {  } 0 0 "ModelSim Info: # -- Compiling module cyclonev_clk_phase_select" 0 0 "Shell" 0 0 1678751403143 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module cyclonev_clkena" {  } {  } 0 0 "ModelSim Info: # -- Compiling module cyclonev_clkena" 0 0 "Shell" 0 0 1678751403143 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module cyclonev_clkselect" {  } {  } 0 0 "ModelSim Info: # -- Compiling module cyclonev_clkselect" 0 0 "Shell" 0 0 1678751403143 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module cyclonev_delay_chain" {  } {  } 0 0 "ModelSim Info: # -- Compiling module cyclonev_delay_chain" 0 0 "Shell" 0 0 1678751403143 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module cyclonev_dll_offset_ctrl" {  } {  } 0 0 "ModelSim Info: # -- Compiling module cyclonev_dll_offset_ctrl" 0 0 "Shell" 0 0 1678751403143 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module cyclonev_dll" {  } {  } 0 0 "ModelSim Info: # -- Compiling module cyclonev_dll" 0 0 "Shell" 0 0 1678751403143 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module cyclonev_dqs_config" {  } {  } 0 0 "ModelSim Info: # -- Compiling module cyclonev_dqs_config" 0 0 "Shell" 0 0 1678751403143 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module cyclonev_dqs_delay_chain" {  } {  } 0 0 "ModelSim Info: # -- Compiling module cyclonev_dqs_delay_chain" 0 0 "Shell" 0 0 1678751403143 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module cyclonev_dqs_enable_ctrl" {  } {  } 0 0 "ModelSim Info: # -- Compiling module cyclonev_dqs_enable_ctrl" 0 0 "Shell" 0 0 1678751403143 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module cyclonev_duty_cycle_adjustment" {  } {  } 0 0 "ModelSim Info: # -- Compiling module cyclonev_duty_cycle_adjustment" 0 0 "Shell" 0 0 1678751403144 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module cyclonev_fractional_pll" {  } {  } 0 0 "ModelSim Info: # -- Compiling module cyclonev_fractional_pll" 0 0 "Shell" 0 0 1678751403144 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module cyclonev_half_rate_input" {  } {  } 0 0 "ModelSim Info: # -- Compiling module cyclonev_half_rate_input" 0 0 "Shell" 0 0 1678751403144 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module cyclonev_input_phase_alignment" {  } {  } 0 0 "ModelSim Info: # -- Compiling module cyclonev_input_phase_alignment" 0 0 "Shell" 0 0 1678751403144 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module cyclonev_io_clock_divider" {  } {  } 0 0 "ModelSim Info: # -- Compiling module cyclonev_io_clock_divider" 0 0 "Shell" 0 0 1678751403144 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module cyclonev_io_config" {  } {  } 0 0 "ModelSim Info: # -- Compiling module cyclonev_io_config" 0 0 "Shell" 0 0 1678751403144 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module cyclonev_leveling_delay_chain" {  } {  } 0 0 "ModelSim Info: # -- Compiling module cyclonev_leveling_delay_chain" 0 0 "Shell" 0 0 1678751403144 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module cyclonev_pll_dll_output" {  } {  } 0 0 "ModelSim Info: # -- Compiling module cyclonev_pll_dll_output" 0 0 "Shell" 0 0 1678751403144 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module cyclonev_pll_dpa_output" {  } {  } 0 0 "ModelSim Info: # -- Compiling module cyclonev_pll_dpa_output" 0 0 "Shell" 0 0 1678751403144 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module cyclonev_pll_extclk_output" {  } {  } 0 0 "ModelSim Info: # -- Compiling module cyclonev_pll_extclk_output" 0 0 "Shell" 0 0 1678751403144 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module cyclonev_pll_lvds_output" {  } {  } 0 0 "ModelSim Info: # -- Compiling module cyclonev_pll_lvds_output" 0 0 "Shell" 0 0 1678751403144 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module cyclonev_pll_output_counter" {  } {  } 0 0 "ModelSim Info: # -- Compiling module cyclonev_pll_output_counter" 0 0 "Shell" 0 0 1678751403145 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module cyclonev_pll_reconfig" {  } {  } 0 0 "ModelSim Info: # -- Compiling module cyclonev_pll_reconfig" 0 0 "Shell" 0 0 1678751403145 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module cyclonev_pll_refclk_select" {  } {  } 0 0 "ModelSim Info: # -- Compiling module cyclonev_pll_refclk_select" 0 0 "Shell" 0 0 1678751403145 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module cyclonev_termination_logic" {  } {  } 0 0 "ModelSim Info: # -- Compiling module cyclonev_termination_logic" 0 0 "Shell" 0 0 1678751403145 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module cyclonev_termination" {  } {  } 0 0 "ModelSim Info: # -- Compiling module cyclonev_termination" 0 0 "Shell" 0 0 1678751403145 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module cyclonev_asmiblock" {  } {  } 0 0 "ModelSim Info: # -- Compiling module cyclonev_asmiblock" 0 0 "Shell" 0 0 1678751403145 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module cyclonev_chipidblock" {  } {  } 0 0 "ModelSim Info: # -- Compiling module cyclonev_chipidblock" 0 0 "Shell" 0 0 1678751403145 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module cyclonev_controller" {  } {  } 0 0 "ModelSim Info: # -- Compiling module cyclonev_controller" 0 0 "Shell" 0 0 1678751403145 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module cyclonev_crcblock" {  } {  } 0 0 "ModelSim Info: # -- Compiling module cyclonev_crcblock" 0 0 "Shell" 0 0 1678751403145 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module cyclonev_jtag" {  } {  } 0 0 "ModelSim Info: # -- Compiling module cyclonev_jtag" 0 0 "Shell" 0 0 1678751403145 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module cyclonev_prblock" {  } {  } 0 0 "ModelSim Info: # -- Compiling module cyclonev_prblock" 0 0 "Shell" 0 0 1678751403146 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module cyclonev_rublock" {  } {  } 0 0 "ModelSim Info: # -- Compiling module cyclonev_rublock" 0 0 "Shell" 0 0 1678751403146 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module cyclonev_tsdblock" {  } {  } 0 0 "ModelSim Info: # -- Compiling module cyclonev_tsdblock" 0 0 "Shell" 0 0 1678751403146 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module cyclonev_read_fifo" {  } {  } 0 0 "ModelSim Info: # -- Compiling module cyclonev_read_fifo" 0 0 "Shell" 0 0 1678751403146 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module cyclonev_read_fifo_read_enable" {  } {  } 0 0 "ModelSim Info: # -- Compiling module cyclonev_read_fifo_read_enable" 0 0 "Shell" 0 0 1678751403146 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module cyclonev_phy_clkbuf" {  } {  } 0 0 "ModelSim Info: # -- Compiling module cyclonev_phy_clkbuf" 0 0 "Shell" 0 0 1678751403146 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module cyclonev_ir_fifo_userdes" {  } {  } 0 0 "ModelSim Info: # -- Compiling module cyclonev_ir_fifo_userdes" 0 0 "Shell" 0 0 1678751403146 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module cyclonev_read_fifo_read_clock_select" {  } {  } 0 0 "ModelSim Info: # -- Compiling module cyclonev_read_fifo_read_clock_select" 0 0 "Shell" 0 0 1678751403147 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module cyclonev_lfifo" {  } {  } 0 0 "ModelSim Info: # -- Compiling module cyclonev_lfifo" 0 0 "Shell" 0 0 1678751403147 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module cyclonev_vfifo" {  } {  } 0 0 "ModelSim Info: # -- Compiling module cyclonev_vfifo" 0 0 "Shell" 0 0 1678751403147 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module cyclonev_mac" {  } {  } 0 0 "ModelSim Info: # -- Compiling module cyclonev_mac" 0 0 "Shell" 0 0 1678751403147 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module cyclonev_mem_phy" {  } {  } 0 0 "ModelSim Info: # -- Compiling module cyclonev_mem_phy" 0 0 "Shell" 0 0 1678751403147 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module cyclonev_oscillator" {  } {  } 0 0 "ModelSim Info: # -- Compiling module cyclonev_oscillator" 0 0 "Shell" 0 0 1678751403147 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module cyclonev_hps_interface_fpga2sdram" {  } {  } 0 0 "ModelSim Info: # -- Compiling module cyclonev_hps_interface_fpga2sdram" 0 0 "Shell" 0 0 1678751403147 ""}
{ "Info" "0" "" "ModelSim Info: # " {  } {  } 0 0 "ModelSim Info: # " 0 0 "Shell" 0 0 1678751403147 ""}
{ "Info" "0" "" "ModelSim Info: # Top level modules:" {  } {  } 0 0 "ModelSim Info: # Top level modules:" 0 0 "Shell" 0 0 1678751403147 ""}
{ "Info" "0" "" "ModelSim Info: #     cyclonev_dffe" {  } {  } 0 0 "ModelSim Info: #     cyclonev_dffe" 0 0 "Shell" 0 0 1678751403148 ""}
{ "Info" "0" "" "ModelSim Info: #     cyclonev_mux41" {  } {  } 0 0 "ModelSim Info: #     cyclonev_mux41" 0 0 "Shell" 0 0 1678751403148 ""}
{ "Info" "0" "" "ModelSim Info: #     cyclonev_and1" {  } {  } 0 0 "ModelSim Info: #     cyclonev_and1" 0 0 "Shell" 0 0 1678751403148 ""}
{ "Info" "0" "" "ModelSim Info: #     cyclonev_and16" {  } {  } 0 0 "ModelSim Info: #     cyclonev_and16" 0 0 "Shell" 0 0 1678751403148 ""}
{ "Info" "0" "" "ModelSim Info: #     cyclonev_bmux21" {  } {  } 0 0 "ModelSim Info: #     cyclonev_bmux21" 0 0 "Shell" 0 0 1678751403148 ""}
{ "Info" "0" "" "ModelSim Info: #     cyclonev_b17mux21" {  } {  } 0 0 "ModelSim Info: #     cyclonev_b17mux21" 0 0 "Shell" 0 0 1678751403148 ""}
{ "Info" "0" "" "ModelSim Info: #     cyclonev_nmux21" {  } {  } 0 0 "ModelSim Info: #     cyclonev_nmux21" 0 0 "Shell" 0 0 1678751403148 ""}
{ "Info" "0" "" "ModelSim Info: #     cyclonev_b5mux21" {  } {  } 0 0 "ModelSim Info: #     cyclonev_b5mux21" 0 0 "Shell" 0 0 1678751403148 ""}
{ "Info" "0" "" "ModelSim Info: #     cyclonev_ff" {  } {  } 0 0 "ModelSim Info: #     cyclonev_ff" 0 0 "Shell" 0 0 1678751403148 ""}
{ "Info" "0" "" "ModelSim Info: #     cyclonev_lcell_comb" {  } {  } 0 0 "ModelSim Info: #     cyclonev_lcell_comb" 0 0 "Shell" 0 0 1678751403149 ""}
{ "Info" "0" "" "ModelSim Info: #     cyclonev_routing_wire" {  } {  } 0 0 "ModelSim Info: #     cyclonev_routing_wire" 0 0 "Shell" 0 0 1678751403149 ""}
{ "Info" "0" "" "ModelSim Info: #     cyclonev_ram_block" {  } {  } 0 0 "ModelSim Info: #     cyclonev_ram_block" 0 0 "Shell" 0 0 1678751403149 ""}
{ "Info" "0" "" "ModelSim Info: #     cyclonev_mlab_cell" {  } {  } 0 0 "ModelSim Info: #     cyclonev_mlab_cell" 0 0 "Shell" 0 0 1678751403149 ""}
{ "Info" "0" "" "ModelSim Info: #     cyclonev_io_ibuf" {  } {  } 0 0 "ModelSim Info: #     cyclonev_io_ibuf" 0 0 "Shell" 0 0 1678751403149 ""}
{ "Info" "0" "" "ModelSim Info: #     cyclonev_io_obuf" {  } {  } 0 0 "ModelSim Info: #     cyclonev_io_obuf" 0 0 "Shell" 0 0 1678751403149 ""}
{ "Info" "0" "" "ModelSim Info: #     cyclonev_ddio_out" {  } {  } 0 0 "ModelSim Info: #     cyclonev_ddio_out" 0 0 "Shell" 0 0 1678751403149 ""}
{ "Info" "0" "" "ModelSim Info: #     cyclonev_ddio_oe" {  } {  } 0 0 "ModelSim Info: #     cyclonev_ddio_oe" 0 0 "Shell" 0 0 1678751403150 ""}
{ "Info" "0" "" "ModelSim Info: #     cyclonev_ddio_in" {  } {  } 0 0 "ModelSim Info: #     cyclonev_ddio_in" 0 0 "Shell" 0 0 1678751403150 ""}
{ "Info" "0" "" "ModelSim Info: #     cyclonev_io_pad" {  } {  } 0 0 "ModelSim Info: #     cyclonev_io_pad" 0 0 "Shell" 0 0 1678751403150 ""}
{ "Info" "0" "" "ModelSim Info: #     cyclonev_pseudo_diff_out" {  } {  } 0 0 "ModelSim Info: #     cyclonev_pseudo_diff_out" 0 0 "Shell" 0 0 1678751403150 ""}
{ "Info" "0" "" "ModelSim Info: #     cyclonev_bias_block" {  } {  } 0 0 "ModelSim Info: #     cyclonev_bias_block" 0 0 "Shell" 0 0 1678751403150 ""}
{ "Info" "0" "" "ModelSim Info: #     cyclonev_clk_phase_select" {  } {  } 0 0 "ModelSim Info: #     cyclonev_clk_phase_select" 0 0 "Shell" 0 0 1678751403150 ""}
{ "Info" "0" "" "ModelSim Info: #     cyclonev_clkena" {  } {  } 0 0 "ModelSim Info: #     cyclonev_clkena" 0 0 "Shell" 0 0 1678751403150 ""}
{ "Info" "0" "" "ModelSim Info: #     cyclonev_clkselect" {  } {  } 0 0 "ModelSim Info: #     cyclonev_clkselect" 0 0 "Shell" 0 0 1678751403151 ""}
{ "Info" "0" "" "ModelSim Info: #     cyclonev_delay_chain" {  } {  } 0 0 "ModelSim Info: #     cyclonev_delay_chain" 0 0 "Shell" 0 0 1678751403151 ""}
{ "Info" "0" "" "ModelSim Info: #     cyclonev_dll_offset_ctrl" {  } {  } 0 0 "ModelSim Info: #     cyclonev_dll_offset_ctrl" 0 0 "Shell" 0 0 1678751403151 ""}
{ "Info" "0" "" "ModelSim Info: #     cyclonev_dll" {  } {  } 0 0 "ModelSim Info: #     cyclonev_dll" 0 0 "Shell" 0 0 1678751403151 ""}
{ "Info" "0" "" "ModelSim Info: #     cyclonev_dqs_config" {  } {  } 0 0 "ModelSim Info: #     cyclonev_dqs_config" 0 0 "Shell" 0 0 1678751403151 ""}
{ "Info" "0" "" "ModelSim Info: #     cyclonev_dqs_delay_chain" {  } {  } 0 0 "ModelSim Info: #     cyclonev_dqs_delay_chain" 0 0 "Shell" 0 0 1678751403151 ""}
{ "Info" "0" "" "ModelSim Info: #     cyclonev_dqs_enable_ctrl" {  } {  } 0 0 "ModelSim Info: #     cyclonev_dqs_enable_ctrl" 0 0 "Shell" 0 0 1678751403151 ""}
{ "Info" "0" "" "ModelSim Info: #     cyclonev_duty_cycle_adjustment" {  } {  } 0 0 "ModelSim Info: #     cyclonev_duty_cycle_adjustment" 0 0 "Shell" 0 0 1678751403151 ""}
{ "Info" "0" "" "ModelSim Info: #     cyclonev_fractional_pll" {  } {  } 0 0 "ModelSim Info: #     cyclonev_fractional_pll" 0 0 "Shell" 0 0 1678751403151 ""}
{ "Info" "0" "" "ModelSim Info: #     cyclonev_half_rate_input" {  } {  } 0 0 "ModelSim Info: #     cyclonev_half_rate_input" 0 0 "Shell" 0 0 1678751403151 ""}
{ "Info" "0" "" "ModelSim Info: #     cyclonev_input_phase_alignment" {  } {  } 0 0 "ModelSim Info: #     cyclonev_input_phase_alignment" 0 0 "Shell" 0 0 1678751403151 ""}
{ "Info" "0" "" "ModelSim Info: #     cyclonev_io_clock_divider" {  } {  } 0 0 "ModelSim Info: #     cyclonev_io_clock_divider" 0 0 "Shell" 0 0 1678751403151 ""}
{ "Info" "0" "" "ModelSim Info: #     cyclonev_io_config" {  } {  } 0 0 "ModelSim Info: #     cyclonev_io_config" 0 0 "Shell" 0 0 1678751403151 ""}
{ "Info" "0" "" "ModelSim Info: #     cyclonev_leveling_delay_chain" {  } {  } 0 0 "ModelSim Info: #     cyclonev_leveling_delay_chain" 0 0 "Shell" 0 0 1678751403151 ""}
{ "Info" "0" "" "ModelSim Info: #     cyclonev_pll_dll_output" {  } {  } 0 0 "ModelSim Info: #     cyclonev_pll_dll_output" 0 0 "Shell" 0 0 1678751403151 ""}
{ "Info" "0" "" "ModelSim Info: #     cyclonev_pll_dpa_output" {  } {  } 0 0 "ModelSim Info: #     cyclonev_pll_dpa_output" 0 0 "Shell" 0 0 1678751403151 ""}
{ "Info" "0" "" "ModelSim Info: #     cyclonev_pll_extclk_output" {  } {  } 0 0 "ModelSim Info: #     cyclonev_pll_extclk_output" 0 0 "Shell" 0 0 1678751403151 ""}
{ "Info" "0" "" "ModelSim Info: #     cyclonev_pll_lvds_output" {  } {  } 0 0 "ModelSim Info: #     cyclonev_pll_lvds_output" 0 0 "Shell" 0 0 1678751403152 ""}
{ "Info" "0" "" "ModelSim Info: #     cyclonev_pll_output_counter" {  } {  } 0 0 "ModelSim Info: #     cyclonev_pll_output_counter" 0 0 "Shell" 0 0 1678751403152 ""}
{ "Info" "0" "" "ModelSim Info: #     cyclonev_pll_reconfig" {  } {  } 0 0 "ModelSim Info: #     cyclonev_pll_reconfig" 0 0 "Shell" 0 0 1678751403152 ""}
{ "Info" "0" "" "ModelSim Info: #     cyclonev_pll_refclk_select" {  } {  } 0 0 "ModelSim Info: #     cyclonev_pll_refclk_select" 0 0 "Shell" 0 0 1678751403152 ""}
{ "Info" "0" "" "ModelSim Info: #     cyclonev_termination_logic" {  } {  } 0 0 "ModelSim Info: #     cyclonev_termination_logic" 0 0 "Shell" 0 0 1678751403152 ""}
{ "Info" "0" "" "ModelSim Info: #     cyclonev_termination" {  } {  } 0 0 "ModelSim Info: #     cyclonev_termination" 0 0 "Shell" 0 0 1678751403152 ""}
{ "Info" "0" "" "ModelSim Info: #     cyclonev_asmiblock" {  } {  } 0 0 "ModelSim Info: #     cyclonev_asmiblock" 0 0 "Shell" 0 0 1678751403152 ""}
{ "Info" "0" "" "ModelSim Info: #     cyclonev_chipidblock" {  } {  } 0 0 "ModelSim Info: #     cyclonev_chipidblock" 0 0 "Shell" 0 0 1678751403152 ""}
{ "Info" "0" "" "ModelSim Info: #     cyclonev_controller" {  } {  } 0 0 "ModelSim Info: #     cyclonev_controller" 0 0 "Shell" 0 0 1678751403153 ""}
{ "Info" "0" "" "ModelSim Info: #     cyclonev_crcblock" {  } {  } 0 0 "ModelSim Info: #     cyclonev_crcblock" 0 0 "Shell" 0 0 1678751403153 ""}
{ "Info" "0" "" "ModelSim Info: #     cyclonev_jtag" {  } {  } 0 0 "ModelSim Info: #     cyclonev_jtag" 0 0 "Shell" 0 0 1678751403153 ""}
{ "Info" "0" "" "ModelSim Info: #     cyclonev_prblock" {  } {  } 0 0 "ModelSim Info: #     cyclonev_prblock" 0 0 "Shell" 0 0 1678751403153 ""}
{ "Info" "0" "" "ModelSim Info: #     cyclonev_rublock" {  } {  } 0 0 "ModelSim Info: #     cyclonev_rublock" 0 0 "Shell" 0 0 1678751403153 ""}
{ "Info" "0" "" "ModelSim Info: #     cyclonev_tsdblock" {  } {  } 0 0 "ModelSim Info: #     cyclonev_tsdblock" 0 0 "Shell" 0 0 1678751403153 ""}
{ "Info" "0" "" "ModelSim Info: #     cyclonev_read_fifo" {  } {  } 0 0 "ModelSim Info: #     cyclonev_read_fifo" 0 0 "Shell" 0 0 1678751403153 ""}
{ "Info" "0" "" "ModelSim Info: #     cyclonev_read_fifo_read_enable" {  } {  } 0 0 "ModelSim Info: #     cyclonev_read_fifo_read_enable" 0 0 "Shell" 0 0 1678751403153 ""}
{ "Info" "0" "" "ModelSim Info: #     cyclonev_phy_clkbuf" {  } {  } 0 0 "ModelSim Info: #     cyclonev_phy_clkbuf" 0 0 "Shell" 0 0 1678751403153 ""}
{ "Info" "0" "" "ModelSim Info: #     cyclonev_ir_fifo_userdes" {  } {  } 0 0 "ModelSim Info: #     cyclonev_ir_fifo_userdes" 0 0 "Shell" 0 0 1678751403154 ""}
{ "Info" "0" "" "ModelSim Info: #     cyclonev_read_fifo_read_clock_select" {  } {  } 0 0 "ModelSim Info: #     cyclonev_read_fifo_read_clock_select" 0 0 "Shell" 0 0 1678751403154 ""}
{ "Info" "0" "" "ModelSim Info: #     cyclonev_lfifo" {  } {  } 0 0 "ModelSim Info: #     cyclonev_lfifo" 0 0 "Shell" 0 0 1678751403154 ""}
{ "Info" "0" "" "ModelSim Info: #     cyclonev_vfifo" {  } {  } 0 0 "ModelSim Info: #     cyclonev_vfifo" 0 0 "Shell" 0 0 1678751403154 ""}
{ "Info" "0" "" "ModelSim Info: #     cyclonev_mac" {  } {  } 0 0 "ModelSim Info: #     cyclonev_mac" 0 0 "Shell" 0 0 1678751403154 ""}
{ "Info" "0" "" "ModelSim Info: #     cyclonev_mem_phy" {  } {  } 0 0 "ModelSim Info: #     cyclonev_mem_phy" 0 0 "Shell" 0 0 1678751403154 ""}
{ "Info" "0" "" "ModelSim Info: #     cyclonev_oscillator" {  } {  } 0 0 "ModelSim Info: #     cyclonev_oscillator" 0 0 "Shell" 0 0 1678751403154 ""}
{ "Info" "0" "" "ModelSim Info: #     cyclonev_hps_interface_fpga2sdram" {  } {  } 0 0 "ModelSim Info: #     cyclonev_hps_interface_fpga2sdram" 0 0 "Shell" 0 0 1678751403154 ""}
{ "Info" "0" "" "ModelSim Info: # End time: 17:49:01 on Mar 13,2023, Elapsed time: 0:00:00" {  } {  } 0 0 "ModelSim Info: # End time: 17:49:01 on Mar 13,2023, Elapsed time: 0:00:00" 0 0 "Shell" 0 0 1678751403155 ""}
{ "Info" "0" "" "ModelSim Info: # Errors: 0, Warnings: 0" {  } {  } 0 0 "ModelSim Info: # Errors: 0, Warnings: 0" 0 0 "Shell" 0 0 1678751403155 ""}
{ "Info" "0" "" "ModelSim Info: # " {  } {  } 0 0 "ModelSim Info: # " 0 0 "Shell" 0 0 1678751403155 ""}
{ "Info" "0" "" "ModelSim Info: # vlib verilog_libs/lpm_ver" {  } {  } 0 0 "ModelSim Info: # vlib verilog_libs/lpm_ver" 0 0 "Shell" 0 0 1678751403155 ""}
{ "Info" "0" "" "ModelSim Info: # vmap lpm_ver ./verilog_libs/lpm_ver" {  } {  } 0 0 "ModelSim Info: # vmap lpm_ver ./verilog_libs/lpm_ver" 0 0 "Shell" 0 0 1678751403155 ""}
{ "Info" "0" "" "ModelSim Info: # Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020" {  } {  } 0 0 "ModelSim Info: # Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020" 0 0 "Shell" 0 0 1678751403155 ""}
{ "Info" "0" "" "ModelSim Info: # vmap lpm_ver ./verilog_libs/lpm_ver " {  } {  } 0 0 "ModelSim Info: # vmap lpm_ver ./verilog_libs/lpm_ver " 0 0 "Shell" 0 0 1678751403155 ""}
{ "Info" "0" "" "ModelSim Info: # Modifying modelsim.ini" {  } {  } 0 0 "ModelSim Info: # Modifying modelsim.ini" 0 0 "Shell" 0 0 1678751403155 ""}
{ "Info" "0" "" "ModelSim Info: # vlog -vlog01compat -work lpm_ver \{c:/intelfpga_lite/22.1std/quartus/eda/sim_lib/220model.v\}" {  } {  } 0 0 "ModelSim Info: # vlog -vlog01compat -work lpm_ver \{c:/intelfpga_lite/22.1std/quartus/eda/sim_lib/220model.v\}" 0 0 "Shell" 0 0 1678751403155 ""}
{ "Info" "0" "" "ModelSim Info: # Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020" {  } {  } 0 0 "ModelSim Info: # Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020" 0 0 "Shell" 0 0 1678751403156 ""}
{ "Info" "0" "" "ModelSim Info: # Start time: 17:49:01 on Mar 13,2023" {  } {  } 0 0 "ModelSim Info: # Start time: 17:49:01 on Mar 13,2023" 0 0 "Shell" 0 0 1678751403156 ""}
{ "Info" "0" "" "ModelSim Info: # vlog -reportprogress 300 -vlog01compat -work lpm_ver c:/intelfpga_lite/22.1std/quartus/eda/sim_lib/220model.v " {  } {  } 0 0 "ModelSim Info: # vlog -reportprogress 300 -vlog01compat -work lpm_ver c:/intelfpga_lite/22.1std/quartus/eda/sim_lib/220model.v " 0 0 "Shell" 0 0 1678751403156 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module LPM_MEMORY_INITIALIZATION" {  } {  } 0 0 "ModelSim Info: # -- Compiling module LPM_MEMORY_INITIALIZATION" 0 0 "Shell" 0 0 1678751403156 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module LPM_HINT_EVALUATION" {  } {  } 0 0 "ModelSim Info: # -- Compiling module LPM_HINT_EVALUATION" 0 0 "Shell" 0 0 1678751403156 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module LPM_DEVICE_FAMILIES" {  } {  } 0 0 "ModelSim Info: # -- Compiling module LPM_DEVICE_FAMILIES" 0 0 "Shell" 0 0 1678751403156 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module lpm_constant" {  } {  } 0 0 "ModelSim Info: # -- Compiling module lpm_constant" 0 0 "Shell" 0 0 1678751403156 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module lpm_inv" {  } {  } 0 0 "ModelSim Info: # -- Compiling module lpm_inv" 0 0 "Shell" 0 0 1678751403156 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module lpm_and" {  } {  } 0 0 "ModelSim Info: # -- Compiling module lpm_and" 0 0 "Shell" 0 0 1678751403156 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module lpm_or" {  } {  } 0 0 "ModelSim Info: # -- Compiling module lpm_or" 0 0 "Shell" 0 0 1678751403157 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module lpm_xor" {  } {  } 0 0 "ModelSim Info: # -- Compiling module lpm_xor" 0 0 "Shell" 0 0 1678751403157 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module lpm_bustri" {  } {  } 0 0 "ModelSim Info: # -- Compiling module lpm_bustri" 0 0 "Shell" 0 0 1678751403157 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module lpm_mux" {  } {  } 0 0 "ModelSim Info: # -- Compiling module lpm_mux" 0 0 "Shell" 0 0 1678751403157 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module lpm_decode" {  } {  } 0 0 "ModelSim Info: # -- Compiling module lpm_decode" 0 0 "Shell" 0 0 1678751403157 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module lpm_clshift" {  } {  } 0 0 "ModelSim Info: # -- Compiling module lpm_clshift" 0 0 "Shell" 0 0 1678751403157 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module lpm_add_sub" {  } {  } 0 0 "ModelSim Info: # -- Compiling module lpm_add_sub" 0 0 "Shell" 0 0 1678751403157 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module lpm_compare" {  } {  } 0 0 "ModelSim Info: # -- Compiling module lpm_compare" 0 0 "Shell" 0 0 1678751403157 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module lpm_mult" {  } {  } 0 0 "ModelSim Info: # -- Compiling module lpm_mult" 0 0 "Shell" 0 0 1678751403157 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module lpm_divide" {  } {  } 0 0 "ModelSim Info: # -- Compiling module lpm_divide" 0 0 "Shell" 0 0 1678751403157 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module lpm_abs" {  } {  } 0 0 "ModelSim Info: # -- Compiling module lpm_abs" 0 0 "Shell" 0 0 1678751403157 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module lpm_counter" {  } {  } 0 0 "ModelSim Info: # -- Compiling module lpm_counter" 0 0 "Shell" 0 0 1678751403157 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module lpm_latch" {  } {  } 0 0 "ModelSim Info: # -- Compiling module lpm_latch" 0 0 "Shell" 0 0 1678751403157 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module lpm_ff" {  } {  } 0 0 "ModelSim Info: # -- Compiling module lpm_ff" 0 0 "Shell" 0 0 1678751403157 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module lpm_shiftreg" {  } {  } 0 0 "ModelSim Info: # -- Compiling module lpm_shiftreg" 0 0 "Shell" 0 0 1678751403158 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module lpm_ram_dq" {  } {  } 0 0 "ModelSim Info: # -- Compiling module lpm_ram_dq" 0 0 "Shell" 0 0 1678751403158 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module lpm_ram_dp" {  } {  } 0 0 "ModelSim Info: # -- Compiling module lpm_ram_dp" 0 0 "Shell" 0 0 1678751403158 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module lpm_ram_io" {  } {  } 0 0 "ModelSim Info: # -- Compiling module lpm_ram_io" 0 0 "Shell" 0 0 1678751403158 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module lpm_rom" {  } {  } 0 0 "ModelSim Info: # -- Compiling module lpm_rom" 0 0 "Shell" 0 0 1678751403158 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module lpm_fifo" {  } {  } 0 0 "ModelSim Info: # -- Compiling module lpm_fifo" 0 0 "Shell" 0 0 1678751403158 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module lpm_fifo_dc_dffpipe" {  } {  } 0 0 "ModelSim Info: # -- Compiling module lpm_fifo_dc_dffpipe" 0 0 "Shell" 0 0 1678751403158 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module lpm_fifo_dc_fefifo" {  } {  } 0 0 "ModelSim Info: # -- Compiling module lpm_fifo_dc_fefifo" 0 0 "Shell" 0 0 1678751403158 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module lpm_fifo_dc_async" {  } {  } 0 0 "ModelSim Info: # -- Compiling module lpm_fifo_dc_async" 0 0 "Shell" 0 0 1678751403158 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module lpm_fifo_dc" {  } {  } 0 0 "ModelSim Info: # -- Compiling module lpm_fifo_dc" 0 0 "Shell" 0 0 1678751403158 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module lpm_inpad" {  } {  } 0 0 "ModelSim Info: # -- Compiling module lpm_inpad" 0 0 "Shell" 0 0 1678751403159 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module lpm_outpad" {  } {  } 0 0 "ModelSim Info: # -- Compiling module lpm_outpad" 0 0 "Shell" 0 0 1678751403159 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module lpm_bipad" {  } {  } 0 0 "ModelSim Info: # -- Compiling module lpm_bipad" 0 0 "Shell" 0 0 1678751403159 ""}
{ "Info" "0" "" "ModelSim Info: # " {  } {  } 0 0 "ModelSim Info: # " 0 0 "Shell" 0 0 1678751403159 ""}
{ "Info" "0" "" "ModelSim Info: # Top level modules:" {  } {  } 0 0 "ModelSim Info: # Top level modules:" 0 0 "Shell" 0 0 1678751403159 ""}
{ "Info" "0" "" "ModelSim Info: #     lpm_constant" {  } {  } 0 0 "ModelSim Info: #     lpm_constant" 0 0 "Shell" 0 0 1678751403159 ""}
{ "Info" "0" "" "ModelSim Info: #     lpm_inv" {  } {  } 0 0 "ModelSim Info: #     lpm_inv" 0 0 "Shell" 0 0 1678751403159 ""}
{ "Info" "0" "" "ModelSim Info: #     lpm_and" {  } {  } 0 0 "ModelSim Info: #     lpm_and" 0 0 "Shell" 0 0 1678751403159 ""}
{ "Info" "0" "" "ModelSim Info: #     lpm_or" {  } {  } 0 0 "ModelSim Info: #     lpm_or" 0 0 "Shell" 0 0 1678751403159 ""}
{ "Info" "0" "" "ModelSim Info: #     lpm_xor" {  } {  } 0 0 "ModelSim Info: #     lpm_xor" 0 0 "Shell" 0 0 1678751403159 ""}
{ "Info" "0" "" "ModelSim Info: #     lpm_bustri" {  } {  } 0 0 "ModelSim Info: #     lpm_bustri" 0 0 "Shell" 0 0 1678751403160 ""}
{ "Info" "0" "" "ModelSim Info: #     lpm_mux" {  } {  } 0 0 "ModelSim Info: #     lpm_mux" 0 0 "Shell" 0 0 1678751403160 ""}
{ "Info" "0" "" "ModelSim Info: #     lpm_decode" {  } {  } 0 0 "ModelSim Info: #     lpm_decode" 0 0 "Shell" 0 0 1678751403160 ""}
{ "Info" "0" "" "ModelSim Info: #     lpm_clshift" {  } {  } 0 0 "ModelSim Info: #     lpm_clshift" 0 0 "Shell" 0 0 1678751403160 ""}
{ "Info" "0" "" "ModelSim Info: #     lpm_add_sub" {  } {  } 0 0 "ModelSim Info: #     lpm_add_sub" 0 0 "Shell" 0 0 1678751403160 ""}
{ "Info" "0" "" "ModelSim Info: #     lpm_compare" {  } {  } 0 0 "ModelSim Info: #     lpm_compare" 0 0 "Shell" 0 0 1678751403160 ""}
{ "Info" "0" "" "ModelSim Info: #     lpm_mult" {  } {  } 0 0 "ModelSim Info: #     lpm_mult" 0 0 "Shell" 0 0 1678751403161 ""}
{ "Info" "0" "" "ModelSim Info: #     lpm_divide" {  } {  } 0 0 "ModelSim Info: #     lpm_divide" 0 0 "Shell" 0 0 1678751403161 ""}
{ "Info" "0" "" "ModelSim Info: #     lpm_abs" {  } {  } 0 0 "ModelSim Info: #     lpm_abs" 0 0 "Shell" 0 0 1678751403161 ""}
{ "Info" "0" "" "ModelSim Info: #     lpm_counter" {  } {  } 0 0 "ModelSim Info: #     lpm_counter" 0 0 "Shell" 0 0 1678751403161 ""}
{ "Info" "0" "" "ModelSim Info: #     lpm_latch" {  } {  } 0 0 "ModelSim Info: #     lpm_latch" 0 0 "Shell" 0 0 1678751403161 ""}
{ "Info" "0" "" "ModelSim Info: #     lpm_ff" {  } {  } 0 0 "ModelSim Info: #     lpm_ff" 0 0 "Shell" 0 0 1678751403161 ""}
{ "Info" "0" "" "ModelSim Info: #     lpm_shiftreg" {  } {  } 0 0 "ModelSim Info: #     lpm_shiftreg" 0 0 "Shell" 0 0 1678751403161 ""}
{ "Info" "0" "" "ModelSim Info: #     lpm_ram_dq" {  } {  } 0 0 "ModelSim Info: #     lpm_ram_dq" 0 0 "Shell" 0 0 1678751403161 ""}
{ "Info" "0" "" "ModelSim Info: #     lpm_ram_dp" {  } {  } 0 0 "ModelSim Info: #     lpm_ram_dp" 0 0 "Shell" 0 0 1678751403161 ""}
{ "Info" "0" "" "ModelSim Info: #     lpm_ram_io" {  } {  } 0 0 "ModelSim Info: #     lpm_ram_io" 0 0 "Shell" 0 0 1678751403162 ""}
{ "Info" "0" "" "ModelSim Info: #     lpm_rom" {  } {  } 0 0 "ModelSim Info: #     lpm_rom" 0 0 "Shell" 0 0 1678751403162 ""}
{ "Info" "0" "" "ModelSim Info: #     lpm_fifo" {  } {  } 0 0 "ModelSim Info: #     lpm_fifo" 0 0 "Shell" 0 0 1678751403162 ""}
{ "Info" "0" "" "ModelSim Info: #     lpm_fifo_dc" {  } {  } 0 0 "ModelSim Info: #     lpm_fifo_dc" 0 0 "Shell" 0 0 1678751403162 ""}
{ "Info" "0" "" "ModelSim Info: #     lpm_inpad" {  } {  } 0 0 "ModelSim Info: #     lpm_inpad" 0 0 "Shell" 0 0 1678751403162 ""}
{ "Info" "0" "" "ModelSim Info: #     lpm_outpad" {  } {  } 0 0 "ModelSim Info: #     lpm_outpad" 0 0 "Shell" 0 0 1678751403162 ""}
{ "Info" "0" "" "ModelSim Info: #     lpm_bipad" {  } {  } 0 0 "ModelSim Info: #     lpm_bipad" 0 0 "Shell" 0 0 1678751403162 ""}
{ "Info" "0" "" "ModelSim Info: # End time: 17:49:02 on Mar 13,2023, Elapsed time: 0:00:01" {  } {  } 0 0 "ModelSim Info: # End time: 17:49:02 on Mar 13,2023, Elapsed time: 0:00:01" 0 0 "Shell" 0 0 1678751403162 ""}
{ "Info" "0" "" "ModelSim Info: # Errors: 0, Warnings: 0" {  } {  } 0 0 "ModelSim Info: # Errors: 0, Warnings: 0" 0 0 "Shell" 0 0 1678751403162 ""}
{ "Info" "0" "" "ModelSim Info: # " {  } {  } 0 0 "ModelSim Info: # " 0 0 "Shell" 0 0 1678751403163 ""}
{ "Info" "0" "" "ModelSim Info: # vlib verilog_libs/sgate_ver" {  } {  } 0 0 "ModelSim Info: # vlib verilog_libs/sgate_ver" 0 0 "Shell" 0 0 1678751403163 ""}
{ "Info" "0" "" "ModelSim Info: # vmap sgate_ver ./verilog_libs/sgate_ver" {  } {  } 0 0 "ModelSim Info: # vmap sgate_ver ./verilog_libs/sgate_ver" 0 0 "Shell" 0 0 1678751403163 ""}
{ "Info" "0" "" "ModelSim Info: # Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020" {  } {  } 0 0 "ModelSim Info: # Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020" 0 0 "Shell" 0 0 1678751403163 ""}
{ "Info" "0" "" "ModelSim Info: # vmap sgate_ver ./verilog_libs/sgate_ver " {  } {  } 0 0 "ModelSim Info: # vmap sgate_ver ./verilog_libs/sgate_ver " 0 0 "Shell" 0 0 1678751403163 ""}
{ "Info" "0" "" "ModelSim Info: # Modifying modelsim.ini" {  } {  } 0 0 "ModelSim Info: # Modifying modelsim.ini" 0 0 "Shell" 0 0 1678751403163 ""}
{ "Info" "0" "" "ModelSim Info: # vlog -vlog01compat -work sgate_ver \{c:/intelfpga_lite/22.1std/quartus/eda/sim_lib/sgate.v\}" {  } {  } 0 0 "ModelSim Info: # vlog -vlog01compat -work sgate_ver \{c:/intelfpga_lite/22.1std/quartus/eda/sim_lib/sgate.v\}" 0 0 "Shell" 0 0 1678751403163 ""}
{ "Info" "0" "" "ModelSim Info: # Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020" {  } {  } 0 0 "ModelSim Info: # Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020" 0 0 "Shell" 0 0 1678751403163 ""}
{ "Info" "0" "" "ModelSim Info: # Start time: 17:49:02 on Mar 13,2023" {  } {  } 0 0 "ModelSim Info: # Start time: 17:49:02 on Mar 13,2023" 0 0 "Shell" 0 0 1678751403164 ""}
{ "Info" "0" "" "ModelSim Info: # vlog -reportprogress 300 -vlog01compat -work sgate_ver c:/intelfpga_lite/22.1std/quartus/eda/sim_lib/sgate.v " {  } {  } 0 0 "ModelSim Info: # vlog -reportprogress 300 -vlog01compat -work sgate_ver c:/intelfpga_lite/22.1std/quartus/eda/sim_lib/sgate.v " 0 0 "Shell" 0 0 1678751403164 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module oper_add" {  } {  } 0 0 "ModelSim Info: # -- Compiling module oper_add" 0 0 "Shell" 0 0 1678751403164 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module oper_addsub" {  } {  } 0 0 "ModelSim Info: # -- Compiling module oper_addsub" 0 0 "Shell" 0 0 1678751403164 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module mux21" {  } {  } 0 0 "ModelSim Info: # -- Compiling module mux21" 0 0 "Shell" 0 0 1678751403164 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module io_buf_tri" {  } {  } 0 0 "ModelSim Info: # -- Compiling module io_buf_tri" 0 0 "Shell" 0 0 1678751403164 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module io_buf_opdrn" {  } {  } 0 0 "ModelSim Info: # -- Compiling module io_buf_opdrn" 0 0 "Shell" 0 0 1678751403164 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module oper_mult" {  } {  } 0 0 "ModelSim Info: # -- Compiling module oper_mult" 0 0 "Shell" 0 0 1678751403164 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module tri_bus" {  } {  } 0 0 "ModelSim Info: # -- Compiling module tri_bus" 0 0 "Shell" 0 0 1678751403164 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module oper_div" {  } {  } 0 0 "ModelSim Info: # -- Compiling module oper_div" 0 0 "Shell" 0 0 1678751403165 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module oper_mod" {  } {  } 0 0 "ModelSim Info: # -- Compiling module oper_mod" 0 0 "Shell" 0 0 1678751403165 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module oper_left_shift" {  } {  } 0 0 "ModelSim Info: # -- Compiling module oper_left_shift" 0 0 "Shell" 0 0 1678751403165 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module oper_right_shift" {  } {  } 0 0 "ModelSim Info: # -- Compiling module oper_right_shift" 0 0 "Shell" 0 0 1678751403165 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module oper_rotate_left" {  } {  } 0 0 "ModelSim Info: # -- Compiling module oper_rotate_left" 0 0 "Shell" 0 0 1678751403165 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module oper_rotate_right" {  } {  } 0 0 "ModelSim Info: # -- Compiling module oper_rotate_right" 0 0 "Shell" 0 0 1678751403165 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module oper_less_than" {  } {  } 0 0 "ModelSim Info: # -- Compiling module oper_less_than" 0 0 "Shell" 0 0 1678751403165 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module oper_mux" {  } {  } 0 0 "ModelSim Info: # -- Compiling module oper_mux" 0 0 "Shell" 0 0 1678751403165 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module oper_selector" {  } {  } 0 0 "ModelSim Info: # -- Compiling module oper_selector" 0 0 "Shell" 0 0 1678751403165 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module oper_decoder" {  } {  } 0 0 "ModelSim Info: # -- Compiling module oper_decoder" 0 0 "Shell" 0 0 1678751403165 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module oper_bus_mux" {  } {  } 0 0 "ModelSim Info: # -- Compiling module oper_bus_mux" 0 0 "Shell" 0 0 1678751403166 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module oper_latch" {  } {  } 0 0 "ModelSim Info: # -- Compiling module oper_latch" 0 0 "Shell" 0 0 1678751403166 ""}
{ "Info" "0" "" "ModelSim Info: # " {  } {  } 0 0 "ModelSim Info: # " 0 0 "Shell" 0 0 1678751403166 ""}
{ "Info" "0" "" "ModelSim Info: # Top level modules:" {  } {  } 0 0 "ModelSim Info: # Top level modules:" 0 0 "Shell" 0 0 1678751403166 ""}
{ "Info" "0" "" "ModelSim Info: #     oper_add" {  } {  } 0 0 "ModelSim Info: #     oper_add" 0 0 "Shell" 0 0 1678751403166 ""}
{ "Info" "0" "" "ModelSim Info: #     oper_addsub" {  } {  } 0 0 "ModelSim Info: #     oper_addsub" 0 0 "Shell" 0 0 1678751403166 ""}
{ "Info" "0" "" "ModelSim Info: #     mux21" {  } {  } 0 0 "ModelSim Info: #     mux21" 0 0 "Shell" 0 0 1678751403166 ""}
{ "Info" "0" "" "ModelSim Info: #     io_buf_tri" {  } {  } 0 0 "ModelSim Info: #     io_buf_tri" 0 0 "Shell" 0 0 1678751403166 ""}
{ "Info" "0" "" "ModelSim Info: #     io_buf_opdrn" {  } {  } 0 0 "ModelSim Info: #     io_buf_opdrn" 0 0 "Shell" 0 0 1678751403167 ""}
{ "Info" "0" "" "ModelSim Info: #     oper_mult" {  } {  } 0 0 "ModelSim Info: #     oper_mult" 0 0 "Shell" 0 0 1678751403167 ""}
{ "Info" "0" "" "ModelSim Info: #     tri_bus" {  } {  } 0 0 "ModelSim Info: #     tri_bus" 0 0 "Shell" 0 0 1678751403167 ""}
{ "Info" "0" "" "ModelSim Info: #     oper_div" {  } {  } 0 0 "ModelSim Info: #     oper_div" 0 0 "Shell" 0 0 1678751403167 ""}
{ "Info" "0" "" "ModelSim Info: #     oper_mod" {  } {  } 0 0 "ModelSim Info: #     oper_mod" 0 0 "Shell" 0 0 1678751403167 ""}
{ "Info" "0" "" "ModelSim Info: #     oper_left_shift" {  } {  } 0 0 "ModelSim Info: #     oper_left_shift" 0 0 "Shell" 0 0 1678751403167 ""}
{ "Info" "0" "" "ModelSim Info: #     oper_right_shift" {  } {  } 0 0 "ModelSim Info: #     oper_right_shift" 0 0 "Shell" 0 0 1678751403167 ""}
{ "Info" "0" "" "ModelSim Info: #     oper_rotate_left" {  } {  } 0 0 "ModelSim Info: #     oper_rotate_left" 0 0 "Shell" 0 0 1678751403167 ""}
{ "Info" "0" "" "ModelSim Info: #     oper_rotate_right" {  } {  } 0 0 "ModelSim Info: #     oper_rotate_right" 0 0 "Shell" 0 0 1678751403167 ""}
{ "Info" "0" "" "ModelSim Info: #     oper_less_than" {  } {  } 0 0 "ModelSim Info: #     oper_less_than" 0 0 "Shell" 0 0 1678751403167 ""}
{ "Info" "0" "" "ModelSim Info: #     oper_mux" {  } {  } 0 0 "ModelSim Info: #     oper_mux" 0 0 "Shell" 0 0 1678751403167 ""}
{ "Info" "0" "" "ModelSim Info: #     oper_selector" {  } {  } 0 0 "ModelSim Info: #     oper_selector" 0 0 "Shell" 0 0 1678751403167 ""}
{ "Info" "0" "" "ModelSim Info: #     oper_decoder" {  } {  } 0 0 "ModelSim Info: #     oper_decoder" 0 0 "Shell" 0 0 1678751403167 ""}
{ "Info" "0" "" "ModelSim Info: #     oper_bus_mux" {  } {  } 0 0 "ModelSim Info: #     oper_bus_mux" 0 0 "Shell" 0 0 1678751403167 ""}
{ "Info" "0" "" "ModelSim Info: #     oper_latch" {  } {  } 0 0 "ModelSim Info: #     oper_latch" 0 0 "Shell" 0 0 1678751403167 ""}
{ "Info" "0" "" "ModelSim Info: # End time: 17:49:02 on Mar 13,2023, Elapsed time: 0:00:00" {  } {  } 0 0 "ModelSim Info: # End time: 17:49:02 on Mar 13,2023, Elapsed time: 0:00:00" 0 0 "Shell" 0 0 1678751403168 ""}
{ "Info" "0" "" "ModelSim Info: # Errors: 0, Warnings: 0" {  } {  } 0 0 "ModelSim Info: # Errors: 0, Warnings: 0" 0 0 "Shell" 0 0 1678751403168 ""}
{ "Info" "0" "" "ModelSim Info: # " {  } {  } 0 0 "ModelSim Info: # " 0 0 "Shell" 0 0 1678751403168 ""}
{ "Info" "0" "" "ModelSim Info: # vlib verilog_libs/cyclonev_hssi_ver" {  } {  } 0 0 "ModelSim Info: # vlib verilog_libs/cyclonev_hssi_ver" 0 0 "Shell" 0 0 1678751403168 ""}
{ "Info" "0" "" "ModelSim Info: # vmap cyclonev_hssi_ver ./verilog_libs/cyclonev_hssi_ver" {  } {  } 0 0 "ModelSim Info: # vmap cyclonev_hssi_ver ./verilog_libs/cyclonev_hssi_ver" 0 0 "Shell" 0 0 1678751403168 ""}
{ "Info" "0" "" "ModelSim Info: # Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020" {  } {  } 0 0 "ModelSim Info: # Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020" 0 0 "Shell" 0 0 1678751403168 ""}
{ "Info" "0" "" "ModelSim Info: # vmap cyclonev_hssi_ver ./verilog_libs/cyclonev_hssi_ver " {  } {  } 0 0 "ModelSim Info: # vmap cyclonev_hssi_ver ./verilog_libs/cyclonev_hssi_ver " 0 0 "Shell" 0 0 1678751403168 ""}
{ "Info" "0" "" "ModelSim Info: # Modifying modelsim.ini" {  } {  } 0 0 "ModelSim Info: # Modifying modelsim.ini" 0 0 "Shell" 0 0 1678751403168 ""}
{ "Info" "0" "" "ModelSim Info: # vlog -vlog01compat -work cyclonev_hssi_ver \{c:/intelfpga_lite/22.1std/quartus/eda/sim_lib/mentor/cyclonev_hssi_atoms_ncrypt.v\}" {  } {  } 0 0 "ModelSim Info: # vlog -vlog01compat -work cyclonev_hssi_ver \{c:/intelfpga_lite/22.1std/quartus/eda/sim_lib/mentor/cyclonev_hssi_atoms_ncrypt.v\}" 0 0 "Shell" 0 0 1678751403168 ""}
{ "Info" "0" "" "ModelSim Info: # Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020" {  } {  } 0 0 "ModelSim Info: # Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020" 0 0 "Shell" 0 0 1678751403168 ""}
{ "Info" "0" "" "ModelSim Info: # Start time: 17:49:02 on Mar 13,2023" {  } {  } 0 0 "ModelSim Info: # Start time: 17:49:02 on Mar 13,2023" 0 0 "Shell" 0 0 1678751403168 ""}
{ "Info" "0" "" "ModelSim Info: # vlog -reportprogress 300 -vlog01compat -work cyclonev_hssi_ver c:/intelfpga_lite/22.1std/quartus/eda/sim_lib/mentor/cyclonev_hssi_atoms_ncrypt.v " {  } {  } 0 0 "ModelSim Info: # vlog -reportprogress 300 -vlog01compat -work cyclonev_hssi_ver c:/intelfpga_lite/22.1std/quartus/eda/sim_lib/mentor/cyclonev_hssi_atoms_ncrypt.v " 0 0 "Shell" 0 0 1678751403168 ""}
{ "Info" "0" "" "ModelSim Info: # " {  } {  } 0 0 "ModelSim Info: # " 0 0 "Shell" 0 0 1678751403168 ""}
{ "Info" "0" "" "ModelSim Info: # Top level modules:" {  } {  } 0 0 "ModelSim Info: # Top level modules:" 0 0 "Shell" 0 0 1678751403168 ""}
{ "Info" "0" "" "ModelSim Info: # End time: 17:49:04 on Mar 13,2023, Elapsed time: 0:00:02" {  } {  } 0 0 "ModelSim Info: # End time: 17:49:04 on Mar 13,2023, Elapsed time: 0:00:02" 0 0 "Shell" 0 0 1678751403169 ""}
{ "Info" "0" "" "ModelSim Info: # Errors: 0, Warnings: 0" {  } {  } 0 0 "ModelSim Info: # Errors: 0, Warnings: 0" 0 0 "Shell" 0 0 1678751403169 ""}
{ "Info" "0" "" "ModelSim Info: # vlog -vlog01compat -work cyclonev_hssi_ver \{c:/intelfpga_lite/22.1std/quartus/eda/sim_lib/cyclonev_hssi_atoms.v\}" {  } {  } 0 0 "ModelSim Info: # vlog -vlog01compat -work cyclonev_hssi_ver \{c:/intelfpga_lite/22.1std/quartus/eda/sim_lib/cyclonev_hssi_atoms.v\}" 0 0 "Shell" 0 0 1678751403169 ""}
{ "Info" "0" "" "ModelSim Info: # Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020" {  } {  } 0 0 "ModelSim Info: # Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020" 0 0 "Shell" 0 0 1678751403169 ""}
{ "Info" "0" "" "ModelSim Info: # Start time: 17:49:04 on Mar 13,2023" {  } {  } 0 0 "ModelSim Info: # Start time: 17:49:04 on Mar 13,2023" 0 0 "Shell" 0 0 1678751403169 ""}
{ "Info" "0" "" "ModelSim Info: # vlog -reportprogress 300 -vlog01compat -work cyclonev_hssi_ver c:/intelfpga_lite/22.1std/quartus/eda/sim_lib/cyclonev_hssi_atoms.v " {  } {  } 0 0 "ModelSim Info: # vlog -reportprogress 300 -vlog01compat -work cyclonev_hssi_ver c:/intelfpga_lite/22.1std/quartus/eda/sim_lib/cyclonev_hssi_atoms.v " 0 0 "Shell" 0 0 1678751403169 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module cyclonev_hssi_8g_pcs_aggregate" {  } {  } 0 0 "ModelSim Info: # -- Compiling module cyclonev_hssi_8g_pcs_aggregate" 0 0 "Shell" 0 0 1678751403169 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module cyclonev_hssi_8g_rx_pcs" {  } {  } 0 0 "ModelSim Info: # -- Compiling module cyclonev_hssi_8g_rx_pcs" 0 0 "Shell" 0 0 1678751403169 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module cyclonev_hssi_8g_tx_pcs" {  } {  } 0 0 "ModelSim Info: # -- Compiling module cyclonev_hssi_8g_tx_pcs" 0 0 "Shell" 0 0 1678751403169 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module cyclonev_hssi_common_pcs_pma_interface" {  } {  } 0 0 "ModelSim Info: # -- Compiling module cyclonev_hssi_common_pcs_pma_interface" 0 0 "Shell" 0 0 1678751403169 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module cyclonev_hssi_common_pld_pcs_interface" {  } {  } 0 0 "ModelSim Info: # -- Compiling module cyclonev_hssi_common_pld_pcs_interface" 0 0 "Shell" 0 0 1678751403169 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module cyclonev_hssi_pipe_gen1_2" {  } {  } 0 0 "ModelSim Info: # -- Compiling module cyclonev_hssi_pipe_gen1_2" 0 0 "Shell" 0 0 1678751403169 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module cyclonev_hssi_pma_aux" {  } {  } 0 0 "ModelSim Info: # -- Compiling module cyclonev_hssi_pma_aux" 0 0 "Shell" 0 0 1678751403170 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module cyclonev_hssi_pma_int" {  } {  } 0 0 "ModelSim Info: # -- Compiling module cyclonev_hssi_pma_int" 0 0 "Shell" 0 0 1678751403170 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module cyclonev_hssi_pma_rx_buf" {  } {  } 0 0 "ModelSim Info: # -- Compiling module cyclonev_hssi_pma_rx_buf" 0 0 "Shell" 0 0 1678751403170 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module cyclonev_hssi_pma_rx_deser" {  } {  } 0 0 "ModelSim Info: # -- Compiling module cyclonev_hssi_pma_rx_deser" 0 0 "Shell" 0 0 1678751403170 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module cyclonev_hssi_pma_tx_buf" {  } {  } 0 0 "ModelSim Info: # -- Compiling module cyclonev_hssi_pma_tx_buf" 0 0 "Shell" 0 0 1678751403170 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module cyclonev_hssi_pma_tx_cgb" {  } {  } 0 0 "ModelSim Info: # -- Compiling module cyclonev_hssi_pma_tx_cgb" 0 0 "Shell" 0 0 1678751403170 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module cyclonev_hssi_pma_tx_ser" {  } {  } 0 0 "ModelSim Info: # -- Compiling module cyclonev_hssi_pma_tx_ser" 0 0 "Shell" 0 0 1678751403170 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module cyclonev_hssi_pma_cdr_refclk_select_mux" {  } {  } 0 0 "ModelSim Info: # -- Compiling module cyclonev_hssi_pma_cdr_refclk_select_mux" 0 0 "Shell" 0 0 1678751403170 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module cyclonev_hssi_rx_pcs_pma_interface" {  } {  } 0 0 "ModelSim Info: # -- Compiling module cyclonev_hssi_rx_pcs_pma_interface" 0 0 "Shell" 0 0 1678751403170 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module cyclonev_hssi_rx_pld_pcs_interface" {  } {  } 0 0 "ModelSim Info: # -- Compiling module cyclonev_hssi_rx_pld_pcs_interface" 0 0 "Shell" 0 0 1678751403170 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module cyclonev_hssi_tx_pcs_pma_interface" {  } {  } 0 0 "ModelSim Info: # -- Compiling module cyclonev_hssi_tx_pcs_pma_interface" 0 0 "Shell" 0 0 1678751403170 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module cyclonev_hssi_tx_pld_pcs_interface" {  } {  } 0 0 "ModelSim Info: # -- Compiling module cyclonev_hssi_tx_pld_pcs_interface" 0 0 "Shell" 0 0 1678751403170 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module cyclonev_hssi_refclk_divider" {  } {  } 0 0 "ModelSim Info: # -- Compiling module cyclonev_hssi_refclk_divider" 0 0 "Shell" 0 0 1678751403170 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module cyclonev_pll_aux" {  } {  } 0 0 "ModelSim Info: # -- Compiling module cyclonev_pll_aux" 0 0 "Shell" 0 0 1678751403171 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module cyclonev_channel_pll" {  } {  } 0 0 "ModelSim Info: # -- Compiling module cyclonev_channel_pll" 0 0 "Shell" 0 0 1678751403171 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module cyclonev_hssi_avmm_interface" {  } {  } 0 0 "ModelSim Info: # -- Compiling module cyclonev_hssi_avmm_interface" 0 0 "Shell" 0 0 1678751403171 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module cyclonev_hssi_pma_hi_pmaif" {  } {  } 0 0 "ModelSim Info: # -- Compiling module cyclonev_hssi_pma_hi_pmaif" 0 0 "Shell" 0 0 1678751403171 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module cyclonev_hssi_pma_hi_xcvrif" {  } {  } 0 0 "ModelSim Info: # -- Compiling module cyclonev_hssi_pma_hi_xcvrif" 0 0 "Shell" 0 0 1678751403171 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module arriav_hssi_8g_pcs_aggregate" {  } {  } 0 0 "ModelSim Info: # -- Compiling module arriav_hssi_8g_pcs_aggregate" 0 0 "Shell" 0 0 1678751403171 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module arriav_hssi_8g_rx_pcs" {  } {  } 0 0 "ModelSim Info: # -- Compiling module arriav_hssi_8g_rx_pcs" 0 0 "Shell" 0 0 1678751403171 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module arriav_hssi_8g_tx_pcs" {  } {  } 0 0 "ModelSim Info: # -- Compiling module arriav_hssi_8g_tx_pcs" 0 0 "Shell" 0 0 1678751403171 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module arriav_hssi_common_pcs_pma_interface" {  } {  } 0 0 "ModelSim Info: # -- Compiling module arriav_hssi_common_pcs_pma_interface" 0 0 "Shell" 0 0 1678751403171 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module arriav_hssi_common_pld_pcs_interface" {  } {  } 0 0 "ModelSim Info: # -- Compiling module arriav_hssi_common_pld_pcs_interface" 0 0 "Shell" 0 0 1678751403171 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module arriav_hssi_pipe_gen1_2" {  } {  } 0 0 "ModelSim Info: # -- Compiling module arriav_hssi_pipe_gen1_2" 0 0 "Shell" 0 0 1678751403171 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module arriav_hssi_pma_aux" {  } {  } 0 0 "ModelSim Info: # -- Compiling module arriav_hssi_pma_aux" 0 0 "Shell" 0 0 1678751403171 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module arriav_hssi_pma_int" {  } {  } 0 0 "ModelSim Info: # -- Compiling module arriav_hssi_pma_int" 0 0 "Shell" 0 0 1678751403171 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module arriav_hssi_pma_rx_buf" {  } {  } 0 0 "ModelSim Info: # -- Compiling module arriav_hssi_pma_rx_buf" 0 0 "Shell" 0 0 1678751403171 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module arriav_hssi_pma_rx_deser" {  } {  } 0 0 "ModelSim Info: # -- Compiling module arriav_hssi_pma_rx_deser" 0 0 "Shell" 0 0 1678751403172 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module arriav_hssi_pma_tx_buf" {  } {  } 0 0 "ModelSim Info: # -- Compiling module arriav_hssi_pma_tx_buf" 0 0 "Shell" 0 0 1678751403172 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module arriav_hssi_pma_tx_cgb" {  } {  } 0 0 "ModelSim Info: # -- Compiling module arriav_hssi_pma_tx_cgb" 0 0 "Shell" 0 0 1678751403172 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module arriav_hssi_pma_tx_ser" {  } {  } 0 0 "ModelSim Info: # -- Compiling module arriav_hssi_pma_tx_ser" 0 0 "Shell" 0 0 1678751403172 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module arriav_hssi_pma_cdr_refclk_select_mux" {  } {  } 0 0 "ModelSim Info: # -- Compiling module arriav_hssi_pma_cdr_refclk_select_mux" 0 0 "Shell" 0 0 1678751403172 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module arriav_hssi_rx_pcs_pma_interface" {  } {  } 0 0 "ModelSim Info: # -- Compiling module arriav_hssi_rx_pcs_pma_interface" 0 0 "Shell" 0 0 1678751403172 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module arriav_hssi_rx_pld_pcs_interface" {  } {  } 0 0 "ModelSim Info: # -- Compiling module arriav_hssi_rx_pld_pcs_interface" 0 0 "Shell" 0 0 1678751403172 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module arriav_hssi_tx_pcs_pma_interface" {  } {  } 0 0 "ModelSim Info: # -- Compiling module arriav_hssi_tx_pcs_pma_interface" 0 0 "Shell" 0 0 1678751403172 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module arriav_hssi_tx_pld_pcs_interface" {  } {  } 0 0 "ModelSim Info: # -- Compiling module arriav_hssi_tx_pld_pcs_interface" 0 0 "Shell" 0 0 1678751403172 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module arriav_hssi_refclk_divider" {  } {  } 0 0 "ModelSim Info: # -- Compiling module arriav_hssi_refclk_divider" 0 0 "Shell" 0 0 1678751403172 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module arriav_pll_aux" {  } {  } 0 0 "ModelSim Info: # -- Compiling module arriav_pll_aux" 0 0 "Shell" 0 0 1678751403172 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module arriav_channel_pll" {  } {  } 0 0 "ModelSim Info: # -- Compiling module arriav_channel_pll" 0 0 "Shell" 0 0 1678751403172 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module arriav_hssi_avmm_interface" {  } {  } 0 0 "ModelSim Info: # -- Compiling module arriav_hssi_avmm_interface" 0 0 "Shell" 0 0 1678751403172 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module arriav_hssi_pma_hi_pmaif" {  } {  } 0 0 "ModelSim Info: # -- Compiling module arriav_hssi_pma_hi_pmaif" 0 0 "Shell" 0 0 1678751403172 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module arriav_hssi_pma_hi_xcvrif" {  } {  } 0 0 "ModelSim Info: # -- Compiling module arriav_hssi_pma_hi_xcvrif" 0 0 "Shell" 0 0 1678751403173 ""}
{ "Info" "0" "" "ModelSim Info: # " {  } {  } 0 0 "ModelSim Info: # " 0 0 "Shell" 0 0 1678751403173 ""}
{ "Info" "0" "" "ModelSim Info: # Top level modules:" {  } {  } 0 0 "ModelSim Info: # Top level modules:" 0 0 "Shell" 0 0 1678751403173 ""}
{ "Info" "0" "" "ModelSim Info: #     cyclonev_hssi_8g_pcs_aggregate" {  } {  } 0 0 "ModelSim Info: #     cyclonev_hssi_8g_pcs_aggregate" 0 0 "Shell" 0 0 1678751403173 ""}
{ "Info" "0" "" "ModelSim Info: #     cyclonev_hssi_8g_rx_pcs" {  } {  } 0 0 "ModelSim Info: #     cyclonev_hssi_8g_rx_pcs" 0 0 "Shell" 0 0 1678751403173 ""}
{ "Info" "0" "" "ModelSim Info: #     cyclonev_hssi_8g_tx_pcs" {  } {  } 0 0 "ModelSim Info: #     cyclonev_hssi_8g_tx_pcs" 0 0 "Shell" 0 0 1678751403173 ""}
{ "Info" "0" "" "ModelSim Info: #     cyclonev_hssi_common_pcs_pma_interface" {  } {  } 0 0 "ModelSim Info: #     cyclonev_hssi_common_pcs_pma_interface" 0 0 "Shell" 0 0 1678751403173 ""}
{ "Info" "0" "" "ModelSim Info: #     cyclonev_hssi_common_pld_pcs_interface" {  } {  } 0 0 "ModelSim Info: #     cyclonev_hssi_common_pld_pcs_interface" 0 0 "Shell" 0 0 1678751403173 ""}
{ "Info" "0" "" "ModelSim Info: #     cyclonev_hssi_pipe_gen1_2" {  } {  } 0 0 "ModelSim Info: #     cyclonev_hssi_pipe_gen1_2" 0 0 "Shell" 0 0 1678751403173 ""}
{ "Info" "0" "" "ModelSim Info: #     cyclonev_hssi_pma_aux" {  } {  } 0 0 "ModelSim Info: #     cyclonev_hssi_pma_aux" 0 0 "Shell" 0 0 1678751403173 ""}
{ "Info" "0" "" "ModelSim Info: #     cyclonev_hssi_pma_int" {  } {  } 0 0 "ModelSim Info: #     cyclonev_hssi_pma_int" 0 0 "Shell" 0 0 1678751403173 ""}
{ "Info" "0" "" "ModelSim Info: #     cyclonev_hssi_pma_rx_buf" {  } {  } 0 0 "ModelSim Info: #     cyclonev_hssi_pma_rx_buf" 0 0 "Shell" 0 0 1678751403173 ""}
{ "Info" "0" "" "ModelSim Info: #     cyclonev_hssi_pma_rx_deser" {  } {  } 0 0 "ModelSim Info: #     cyclonev_hssi_pma_rx_deser" 0 0 "Shell" 0 0 1678751403173 ""}
{ "Info" "0" "" "ModelSim Info: #     cyclonev_hssi_pma_tx_buf" {  } {  } 0 0 "ModelSim Info: #     cyclonev_hssi_pma_tx_buf" 0 0 "Shell" 0 0 1678751403173 ""}
{ "Info" "0" "" "ModelSim Info: #     cyclonev_hssi_pma_tx_cgb" {  } {  } 0 0 "ModelSim Info: #     cyclonev_hssi_pma_tx_cgb" 0 0 "Shell" 0 0 1678751403174 ""}
{ "Info" "0" "" "ModelSim Info: #     cyclonev_hssi_pma_tx_ser" {  } {  } 0 0 "ModelSim Info: #     cyclonev_hssi_pma_tx_ser" 0 0 "Shell" 0 0 1678751403174 ""}
{ "Info" "0" "" "ModelSim Info: #     cyclonev_hssi_pma_cdr_refclk_select_mux" {  } {  } 0 0 "ModelSim Info: #     cyclonev_hssi_pma_cdr_refclk_select_mux" 0 0 "Shell" 0 0 1678751403174 ""}
{ "Info" "0" "" "ModelSim Info: #     cyclonev_hssi_rx_pcs_pma_interface" {  } {  } 0 0 "ModelSim Info: #     cyclonev_hssi_rx_pcs_pma_interface" 0 0 "Shell" 0 0 1678751403174 ""}
{ "Info" "0" "" "ModelSim Info: #     cyclonev_hssi_rx_pld_pcs_interface" {  } {  } 0 0 "ModelSim Info: #     cyclonev_hssi_rx_pld_pcs_interface" 0 0 "Shell" 0 0 1678751403174 ""}
{ "Info" "0" "" "ModelSim Info: #     cyclonev_hssi_tx_pcs_pma_interface" {  } {  } 0 0 "ModelSim Info: #     cyclonev_hssi_tx_pcs_pma_interface" 0 0 "Shell" 0 0 1678751403174 ""}
{ "Info" "0" "" "ModelSim Info: #     cyclonev_hssi_tx_pld_pcs_interface" {  } {  } 0 0 "ModelSim Info: #     cyclonev_hssi_tx_pld_pcs_interface" 0 0 "Shell" 0 0 1678751403174 ""}
{ "Info" "0" "" "ModelSim Info: #     cyclonev_hssi_refclk_divider" {  } {  } 0 0 "ModelSim Info: #     cyclonev_hssi_refclk_divider" 0 0 "Shell" 0 0 1678751403174 ""}
{ "Info" "0" "" "ModelSim Info: #     cyclonev_pll_aux" {  } {  } 0 0 "ModelSim Info: #     cyclonev_pll_aux" 0 0 "Shell" 0 0 1678751403174 ""}
{ "Info" "0" "" "ModelSim Info: #     cyclonev_channel_pll" {  } {  } 0 0 "ModelSim Info: #     cyclonev_channel_pll" 0 0 "Shell" 0 0 1678751403174 ""}
{ "Info" "0" "" "ModelSim Info: #     cyclonev_hssi_avmm_interface" {  } {  } 0 0 "ModelSim Info: #     cyclonev_hssi_avmm_interface" 0 0 "Shell" 0 0 1678751403174 ""}
{ "Info" "0" "" "ModelSim Info: #     cyclonev_hssi_pma_hi_pmaif" {  } {  } 0 0 "ModelSim Info: #     cyclonev_hssi_pma_hi_pmaif" 0 0 "Shell" 0 0 1678751403174 ""}
{ "Info" "0" "" "ModelSim Info: #     cyclonev_hssi_pma_hi_xcvrif" {  } {  } 0 0 "ModelSim Info: #     cyclonev_hssi_pma_hi_xcvrif" 0 0 "Shell" 0 0 1678751403174 ""}
{ "Info" "0" "" "ModelSim Info: #     arriav_hssi_8g_pcs_aggregate" {  } {  } 0 0 "ModelSim Info: #     arriav_hssi_8g_pcs_aggregate" 0 0 "Shell" 0 0 1678751403174 ""}
{ "Info" "0" "" "ModelSim Info: #     arriav_hssi_8g_rx_pcs" {  } {  } 0 0 "ModelSim Info: #     arriav_hssi_8g_rx_pcs" 0 0 "Shell" 0 0 1678751403175 ""}
{ "Info" "0" "" "ModelSim Info: #     arriav_hssi_8g_tx_pcs" {  } {  } 0 0 "ModelSim Info: #     arriav_hssi_8g_tx_pcs" 0 0 "Shell" 0 0 1678751403175 ""}
{ "Info" "0" "" "ModelSim Info: #     arriav_hssi_common_pcs_pma_interface" {  } {  } 0 0 "ModelSim Info: #     arriav_hssi_common_pcs_pma_interface" 0 0 "Shell" 0 0 1678751403175 ""}
{ "Info" "0" "" "ModelSim Info: #     arriav_hssi_common_pld_pcs_interface" {  } {  } 0 0 "ModelSim Info: #     arriav_hssi_common_pld_pcs_interface" 0 0 "Shell" 0 0 1678751403175 ""}
{ "Info" "0" "" "ModelSim Info: #     arriav_hssi_pipe_gen1_2" {  } {  } 0 0 "ModelSim Info: #     arriav_hssi_pipe_gen1_2" 0 0 "Shell" 0 0 1678751403175 ""}
{ "Info" "0" "" "ModelSim Info: #     arriav_hssi_pma_aux" {  } {  } 0 0 "ModelSim Info: #     arriav_hssi_pma_aux" 0 0 "Shell" 0 0 1678751403175 ""}
{ "Info" "0" "" "ModelSim Info: #     arriav_hssi_pma_int" {  } {  } 0 0 "ModelSim Info: #     arriav_hssi_pma_int" 0 0 "Shell" 0 0 1678751403175 ""}
{ "Info" "0" "" "ModelSim Info: #     arriav_hssi_pma_rx_buf" {  } {  } 0 0 "ModelSim Info: #     arriav_hssi_pma_rx_buf" 0 0 "Shell" 0 0 1678751403175 ""}
{ "Info" "0" "" "ModelSim Info: #     arriav_hssi_pma_rx_deser" {  } {  } 0 0 "ModelSim Info: #     arriav_hssi_pma_rx_deser" 0 0 "Shell" 0 0 1678751403175 ""}
{ "Info" "0" "" "ModelSim Info: #     arriav_hssi_pma_tx_buf" {  } {  } 0 0 "ModelSim Info: #     arriav_hssi_pma_tx_buf" 0 0 "Shell" 0 0 1678751403175 ""}
{ "Info" "0" "" "ModelSim Info: #     arriav_hssi_pma_tx_cgb" {  } {  } 0 0 "ModelSim Info: #     arriav_hssi_pma_tx_cgb" 0 0 "Shell" 0 0 1678751403175 ""}
{ "Info" "0" "" "ModelSim Info: #     arriav_hssi_pma_tx_ser" {  } {  } 0 0 "ModelSim Info: #     arriav_hssi_pma_tx_ser" 0 0 "Shell" 0 0 1678751403175 ""}
{ "Info" "0" "" "ModelSim Info: #     arriav_hssi_pma_cdr_refclk_select_mux" {  } {  } 0 0 "ModelSim Info: #     arriav_hssi_pma_cdr_refclk_select_mux" 0 0 "Shell" 0 0 1678751403175 ""}
{ "Info" "0" "" "ModelSim Info: #     arriav_hssi_rx_pcs_pma_interface" {  } {  } 0 0 "ModelSim Info: #     arriav_hssi_rx_pcs_pma_interface" 0 0 "Shell" 0 0 1678751403175 ""}
{ "Info" "0" "" "ModelSim Info: #     arriav_hssi_rx_pld_pcs_interface" {  } {  } 0 0 "ModelSim Info: #     arriav_hssi_rx_pld_pcs_interface" 0 0 "Shell" 0 0 1678751403176 ""}
{ "Info" "0" "" "ModelSim Info: #     arriav_hssi_tx_pcs_pma_interface" {  } {  } 0 0 "ModelSim Info: #     arriav_hssi_tx_pcs_pma_interface" 0 0 "Shell" 0 0 1678751403176 ""}
{ "Info" "0" "" "ModelSim Info: #     arriav_hssi_tx_pld_pcs_interface" {  } {  } 0 0 "ModelSim Info: #     arriav_hssi_tx_pld_pcs_interface" 0 0 "Shell" 0 0 1678751403176 ""}
{ "Info" "0" "" "ModelSim Info: #     arriav_hssi_refclk_divider" {  } {  } 0 0 "ModelSim Info: #     arriav_hssi_refclk_divider" 0 0 "Shell" 0 0 1678751403176 ""}
{ "Info" "0" "" "ModelSim Info: #     arriav_pll_aux" {  } {  } 0 0 "ModelSim Info: #     arriav_pll_aux" 0 0 "Shell" 0 0 1678751403176 ""}
{ "Info" "0" "" "ModelSim Info: #     arriav_channel_pll" {  } {  } 0 0 "ModelSim Info: #     arriav_channel_pll" 0 0 "Shell" 0 0 1678751403176 ""}
{ "Info" "0" "" "ModelSim Info: #     arriav_hssi_avmm_interface" {  } {  } 0 0 "ModelSim Info: #     arriav_hssi_avmm_interface" 0 0 "Shell" 0 0 1678751403177 ""}
{ "Info" "0" "" "ModelSim Info: #     arriav_hssi_pma_hi_pmaif" {  } {  } 0 0 "ModelSim Info: #     arriav_hssi_pma_hi_pmaif" 0 0 "Shell" 0 0 1678751403177 ""}
{ "Info" "0" "" "ModelSim Info: #     arriav_hssi_pma_hi_xcvrif" {  } {  } 0 0 "ModelSim Info: #     arriav_hssi_pma_hi_xcvrif" 0 0 "Shell" 0 0 1678751403177 ""}
{ "Info" "0" "" "ModelSim Info: # End time: 17:49:04 on Mar 13,2023, Elapsed time: 0:00:00" {  } {  } 0 0 "ModelSim Info: # End time: 17:49:04 on Mar 13,2023, Elapsed time: 0:00:00" 0 0 "Shell" 0 0 1678751403177 ""}
{ "Info" "0" "" "ModelSim Info: # Errors: 0, Warnings: 0" {  } {  } 0 0 "ModelSim Info: # Errors: 0, Warnings: 0" 0 0 "Shell" 0 0 1678751403177 ""}
{ "Info" "0" "" "ModelSim Info: # " {  } {  } 0 0 "ModelSim Info: # " 0 0 "Shell" 0 0 1678751403177 ""}
{ "Info" "0" "" "ModelSim Info: # vlib verilog_libs/altera_mf_ver" {  } {  } 0 0 "ModelSim Info: # vlib verilog_libs/altera_mf_ver" 0 0 "Shell" 0 0 1678751403177 ""}
{ "Info" "0" "" "ModelSim Info: # vmap altera_mf_ver ./verilog_libs/altera_mf_ver" {  } {  } 0 0 "ModelSim Info: # vmap altera_mf_ver ./verilog_libs/altera_mf_ver" 0 0 "Shell" 0 0 1678751403177 ""}
{ "Info" "0" "" "ModelSim Info: # Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020" {  } {  } 0 0 "ModelSim Info: # Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020" 0 0 "Shell" 0 0 1678751403177 ""}
{ "Info" "0" "" "ModelSim Info: # vmap altera_mf_ver ./verilog_libs/altera_mf_ver " {  } {  } 0 0 "ModelSim Info: # vmap altera_mf_ver ./verilog_libs/altera_mf_ver " 0 0 "Shell" 0 0 1678751403177 ""}
{ "Info" "0" "" "ModelSim Info: # Modifying modelsim.ini" {  } {  } 0 0 "ModelSim Info: # Modifying modelsim.ini" 0 0 "Shell" 0 0 1678751403177 ""}
{ "Info" "0" "" "ModelSim Info: # vlog -vlog01compat -work altera_mf_ver \{c:/intelfpga_lite/22.1std/quartus/eda/sim_lib/altera_mf.v\}" {  } {  } 0 0 "ModelSim Info: # vlog -vlog01compat -work altera_mf_ver \{c:/intelfpga_lite/22.1std/quartus/eda/sim_lib/altera_mf.v\}" 0 0 "Shell" 0 0 1678751403178 ""}
{ "Info" "0" "" "ModelSim Info: # Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020" {  } {  } 0 0 "ModelSim Info: # Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020" 0 0 "Shell" 0 0 1678751403178 ""}
{ "Info" "0" "" "ModelSim Info: # Start time: 17:49:04 on Mar 13,2023" {  } {  } 0 0 "ModelSim Info: # Start time: 17:49:04 on Mar 13,2023" 0 0 "Shell" 0 0 1678751403178 ""}
{ "Info" "0" "" "ModelSim Info: # vlog -reportprogress 300 -vlog01compat -work altera_mf_ver c:/intelfpga_lite/22.1std/quartus/eda/sim_lib/altera_mf.v " {  } {  } 0 0 "ModelSim Info: # vlog -reportprogress 300 -vlog01compat -work altera_mf_ver c:/intelfpga_lite/22.1std/quartus/eda/sim_lib/altera_mf.v " 0 0 "Shell" 0 0 1678751403178 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module lcell" {  } {  } 0 0 "ModelSim Info: # -- Compiling module lcell" 0 0 "Shell" 0 0 1678751403178 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module ALTERA_MF_MEMORY_INITIALIZATION" {  } {  } 0 0 "ModelSim Info: # -- Compiling module ALTERA_MF_MEMORY_INITIALIZATION" 0 0 "Shell" 0 0 1678751403178 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module ALTERA_MF_HINT_EVALUATION" {  } {  } 0 0 "ModelSim Info: # -- Compiling module ALTERA_MF_HINT_EVALUATION" 0 0 "Shell" 0 0 1678751403178 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module ALTERA_DEVICE_FAMILIES" {  } {  } 0 0 "ModelSim Info: # -- Compiling module ALTERA_DEVICE_FAMILIES" 0 0 "Shell" 0 0 1678751403178 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module dffp" {  } {  } 0 0 "ModelSim Info: # -- Compiling module dffp" 0 0 "Shell" 0 0 1678751403178 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module pll_iobuf" {  } {  } 0 0 "ModelSim Info: # -- Compiling module pll_iobuf" 0 0 "Shell" 0 0 1678751403178 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module stx_m_cntr" {  } {  } 0 0 "ModelSim Info: # -- Compiling module stx_m_cntr" 0 0 "Shell" 0 0 1678751403179 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module stx_n_cntr" {  } {  } 0 0 "ModelSim Info: # -- Compiling module stx_n_cntr" 0 0 "Shell" 0 0 1678751403179 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module stx_scale_cntr" {  } {  } 0 0 "ModelSim Info: # -- Compiling module stx_scale_cntr" 0 0 "Shell" 0 0 1678751403179 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module MF_pll_reg" {  } {  } 0 0 "ModelSim Info: # -- Compiling module MF_pll_reg" 0 0 "Shell" 0 0 1678751403179 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module MF_stratix_pll" {  } {  } 0 0 "ModelSim Info: # -- Compiling module MF_stratix_pll" 0 0 "Shell" 0 0 1678751403179 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module arm_m_cntr" {  } {  } 0 0 "ModelSim Info: # -- Compiling module arm_m_cntr" 0 0 "Shell" 0 0 1678751403179 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module arm_n_cntr" {  } {  } 0 0 "ModelSim Info: # -- Compiling module arm_n_cntr" 0 0 "Shell" 0 0 1678751403179 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module arm_scale_cntr" {  } {  } 0 0 "ModelSim Info: # -- Compiling module arm_scale_cntr" 0 0 "Shell" 0 0 1678751403179 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module MF_stratixii_pll" {  } {  } 0 0 "ModelSim Info: # -- Compiling module MF_stratixii_pll" 0 0 "Shell" 0 0 1678751403179 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module ttn_m_cntr" {  } {  } 0 0 "ModelSim Info: # -- Compiling module ttn_m_cntr" 0 0 "Shell" 0 0 1678751403179 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module ttn_n_cntr" {  } {  } 0 0 "ModelSim Info: # -- Compiling module ttn_n_cntr" 0 0 "Shell" 0 0 1678751403180 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module ttn_scale_cntr" {  } {  } 0 0 "ModelSim Info: # -- Compiling module ttn_scale_cntr" 0 0 "Shell" 0 0 1678751403180 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module MF_stratixiii_pll" {  } {  } 0 0 "ModelSim Info: # -- Compiling module MF_stratixiii_pll" 0 0 "Shell" 0 0 1678751403180 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module cda_m_cntr" {  } {  } 0 0 "ModelSim Info: # -- Compiling module cda_m_cntr" 0 0 "Shell" 0 0 1678751403180 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module cda_n_cntr" {  } {  } 0 0 "ModelSim Info: # -- Compiling module cda_n_cntr" 0 0 "Shell" 0 0 1678751403180 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module cda_scale_cntr" {  } {  } 0 0 "ModelSim Info: # -- Compiling module cda_scale_cntr" 0 0 "Shell" 0 0 1678751403180 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module MF_cycloneiii_pll" {  } {  } 0 0 "ModelSim Info: # -- Compiling module MF_cycloneiii_pll" 0 0 "Shell" 0 0 1678751403180 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module MF_cycloneiiigl_m_cntr" {  } {  } 0 0 "ModelSim Info: # -- Compiling module MF_cycloneiiigl_m_cntr" 0 0 "Shell" 0 0 1678751403180 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module MF_cycloneiiigl_n_cntr" {  } {  } 0 0 "ModelSim Info: # -- Compiling module MF_cycloneiiigl_n_cntr" 0 0 "Shell" 0 0 1678751403180 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module MF_cycloneiiigl_scale_cntr" {  } {  } 0 0 "ModelSim Info: # -- Compiling module MF_cycloneiiigl_scale_cntr" 0 0 "Shell" 0 0 1678751403180 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module cycloneiiigl_post_divider" {  } {  } 0 0 "ModelSim Info: # -- Compiling module cycloneiiigl_post_divider" 0 0 "Shell" 0 0 1678751403180 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module MF_cycloneiiigl_pll" {  } {  } 0 0 "ModelSim Info: # -- Compiling module MF_cycloneiiigl_pll" 0 0 "Shell" 0 0 1678751403180 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module altpll" {  } {  } 0 0 "ModelSim Info: # -- Compiling module altpll" 0 0 "Shell" 0 0 1678751403180 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module altlvds_rx" {  } {  } 0 0 "ModelSim Info: # -- Compiling module altlvds_rx" 0 0 "Shell" 0 0 1678751403180 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module stratix_lvds_rx" {  } {  } 0 0 "ModelSim Info: # -- Compiling module stratix_lvds_rx" 0 0 "Shell" 0 0 1678751403180 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module stratixgx_dpa_lvds_rx" {  } {  } 0 0 "ModelSim Info: # -- Compiling module stratixgx_dpa_lvds_rx" 0 0 "Shell" 0 0 1678751403180 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module stratixii_lvds_rx" {  } {  } 0 0 "ModelSim Info: # -- Compiling module stratixii_lvds_rx" 0 0 "Shell" 0 0 1678751403181 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module flexible_lvds_rx" {  } {  } 0 0 "ModelSim Info: # -- Compiling module flexible_lvds_rx" 0 0 "Shell" 0 0 1678751403181 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module stratixiii_lvds_rx" {  } {  } 0 0 "ModelSim Info: # -- Compiling module stratixiii_lvds_rx" 0 0 "Shell" 0 0 1678751403181 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module stratixiii_lvds_rx_channel" {  } {  } 0 0 "ModelSim Info: # -- Compiling module stratixiii_lvds_rx_channel" 0 0 "Shell" 0 0 1678751403181 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module stratixiii_lvds_rx_dpa" {  } {  } 0 0 "ModelSim Info: # -- Compiling module stratixiii_lvds_rx_dpa" 0 0 "Shell" 0 0 1678751403181 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module altlvds_tx" {  } {  } 0 0 "ModelSim Info: # -- Compiling module altlvds_tx" 0 0 "Shell" 0 0 1678751403181 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module stratixv_local_clk_divider" {  } {  } 0 0 "ModelSim Info: # -- Compiling module stratixv_local_clk_divider" 0 0 "Shell" 0 0 1678751403181 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module stratix_tx_outclk" {  } {  } 0 0 "ModelSim Info: # -- Compiling module stratix_tx_outclk" 0 0 "Shell" 0 0 1678751403181 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module stratixii_tx_outclk" {  } {  } 0 0 "ModelSim Info: # -- Compiling module stratixii_tx_outclk" 0 0 "Shell" 0 0 1678751403181 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module flexible_lvds_tx" {  } {  } 0 0 "ModelSim Info: # -- Compiling module flexible_lvds_tx" 0 0 "Shell" 0 0 1678751403181 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module dcfifo_dffpipe" {  } {  } 0 0 "ModelSim Info: # -- Compiling module dcfifo_dffpipe" 0 0 "Shell" 0 0 1678751403181 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module dcfifo_fefifo" {  } {  } 0 0 "ModelSim Info: # -- Compiling module dcfifo_fefifo" 0 0 "Shell" 0 0 1678751403181 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module dcfifo_async" {  } {  } 0 0 "ModelSim Info: # -- Compiling module dcfifo_async" 0 0 "Shell" 0 0 1678751403181 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module dcfifo_sync" {  } {  } 0 0 "ModelSim Info: # -- Compiling module dcfifo_sync" 0 0 "Shell" 0 0 1678751403181 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module dcfifo_low_latency" {  } {  } 0 0 "ModelSim Info: # -- Compiling module dcfifo_low_latency" 0 0 "Shell" 0 0 1678751403181 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module dcfifo_mixed_widths" {  } {  } 0 0 "ModelSim Info: # -- Compiling module dcfifo_mixed_widths" 0 0 "Shell" 0 0 1678751403182 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module dcfifo" {  } {  } 0 0 "ModelSim Info: # -- Compiling module dcfifo" 0 0 "Shell" 0 0 1678751403182 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module altera_syncram_derived" {  } {  } 0 0 "ModelSim Info: # -- Compiling module altera_syncram_derived" 0 0 "Shell" 0 0 1678751403182 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module altera_syncram_derived_forwarding_logic" {  } {  } 0 0 "ModelSim Info: # -- Compiling module altera_syncram_derived_forwarding_logic" 0 0 "Shell" 0 0 1678751403182 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module altaccumulate" {  } {  } 0 0 "ModelSim Info: # -- Compiling module altaccumulate" 0 0 "Shell" 0 0 1678751403182 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module altmult_accum" {  } {  } 0 0 "ModelSim Info: # -- Compiling module altmult_accum" 0 0 "Shell" 0 0 1678751403182 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module altmult_add" {  } {  } 0 0 "ModelSim Info: # -- Compiling module altmult_add" 0 0 "Shell" 0 0 1678751403182 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module altfp_mult" {  } {  } 0 0 "ModelSim Info: # -- Compiling module altfp_mult" 0 0 "Shell" 0 0 1678751403182 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module altsqrt" {  } {  } 0 0 "ModelSim Info: # -- Compiling module altsqrt" 0 0 "Shell" 0 0 1678751403182 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module altclklock" {  } {  } 0 0 "ModelSim Info: # -- Compiling module altclklock" 0 0 "Shell" 0 0 1678751403182 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module altddio_in" {  } {  } 0 0 "ModelSim Info: # -- Compiling module altddio_in" 0 0 "Shell" 0 0 1678751403182 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module altddio_out" {  } {  } 0 0 "ModelSim Info: # -- Compiling module altddio_out" 0 0 "Shell" 0 0 1678751403182 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module altddio_bidir" {  } {  } 0 0 "ModelSim Info: # -- Compiling module altddio_bidir" 0 0 "Shell" 0 0 1678751403182 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module altdpram" {  } {  } 0 0 "ModelSim Info: # -- Compiling module altdpram" 0 0 "Shell" 0 0 1678751403182 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module altsyncram" {  } {  } 0 0 "ModelSim Info: # -- Compiling module altsyncram" 0 0 "Shell" 0 0 1678751403182 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module altsyncram_body" {  } {  } 0 0 "ModelSim Info: # -- Compiling module altsyncram_body" 0 0 "Shell" 0 0 1678751403182 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module alt3pram" {  } {  } 0 0 "ModelSim Info: # -- Compiling module alt3pram" 0 0 "Shell" 0 0 1678751403183 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module parallel_add" {  } {  } 0 0 "ModelSim Info: # -- Compiling module parallel_add" 0 0 "Shell" 0 0 1678751403183 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module scfifo" {  } {  } 0 0 "ModelSim Info: # -- Compiling module scfifo" 0 0 "Shell" 0 0 1678751403183 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module altshift_taps" {  } {  } 0 0 "ModelSim Info: # -- Compiling module altshift_taps" 0 0 "Shell" 0 0 1678751403183 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module a_graycounter" {  } {  } 0 0 "ModelSim Info: # -- Compiling module a_graycounter" 0 0 "Shell" 0 0 1678751403183 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module altsquare" {  } {  } 0 0 "ModelSim Info: # -- Compiling module altsquare" 0 0 "Shell" 0 0 1678751403183 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module altera_std_synchronizer" {  } {  } 0 0 "ModelSim Info: # -- Compiling module altera_std_synchronizer" 0 0 "Shell" 0 0 1678751403183 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module altera_std_synchronizer_bundle" {  } {  } 0 0 "ModelSim Info: # -- Compiling module altera_std_synchronizer_bundle" 0 0 "Shell" 0 0 1678751403183 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module alt_cal" {  } {  } 0 0 "ModelSim Info: # -- Compiling module alt_cal" 0 0 "Shell" 0 0 1678751403183 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module alt_cal_mm" {  } {  } 0 0 "ModelSim Info: # -- Compiling module alt_cal_mm" 0 0 "Shell" 0 0 1678751403183 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module alt_cal_c3gxb" {  } {  } 0 0 "ModelSim Info: # -- Compiling module alt_cal_c3gxb" 0 0 "Shell" 0 0 1678751403183 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module alt_cal_sv" {  } {  } 0 0 "ModelSim Info: # -- Compiling module alt_cal_sv" 0 0 "Shell" 0 0 1678751403183 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module alt_cal_av" {  } {  } 0 0 "ModelSim Info: # -- Compiling module alt_cal_av" 0 0 "Shell" 0 0 1678751403183 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module alt_aeq_s4" {  } {  } 0 0 "ModelSim Info: # -- Compiling module alt_aeq_s4" 0 0 "Shell" 0 0 1678751403183 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module alt_eyemon" {  } {  } 0 0 "ModelSim Info: # -- Compiling module alt_eyemon" 0 0 "Shell" 0 0 1678751403183 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module alt_dfe" {  } {  } 0 0 "ModelSim Info: # -- Compiling module alt_dfe" 0 0 "Shell" 0 0 1678751403183 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module signal_gen" {  } {  } 0 0 "ModelSim Info: # -- Compiling module signal_gen" 0 0 "Shell" 0 0 1678751403183 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module jtag_tap_controller" {  } {  } 0 0 "ModelSim Info: # -- Compiling module jtag_tap_controller" 0 0 "Shell" 0 0 1678751403183 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module dummy_hub" {  } {  } 0 0 "ModelSim Info: # -- Compiling module dummy_hub" 0 0 "Shell" 0 0 1678751403184 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module sld_virtual_jtag" {  } {  } 0 0 "ModelSim Info: # -- Compiling module sld_virtual_jtag" 0 0 "Shell" 0 0 1678751403184 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module sld_signaltap" {  } {  } 0 0 "ModelSim Info: # -- Compiling module sld_signaltap" 0 0 "Shell" 0 0 1678751403184 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module altstratixii_oct" {  } {  } 0 0 "ModelSim Info: # -- Compiling module altstratixii_oct" 0 0 "Shell" 0 0 1678751403184 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module altparallel_flash_loader" {  } {  } 0 0 "ModelSim Info: # -- Compiling module altparallel_flash_loader" 0 0 "Shell" 0 0 1678751403184 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module altserial_flash_loader" {  } {  } 0 0 "ModelSim Info: # -- Compiling module altserial_flash_loader" 0 0 "Shell" 0 0 1678751403184 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module alt_fault_injection" {  } {  } 0 0 "ModelSim Info: # -- Compiling module alt_fault_injection" 0 0 "Shell" 0 0 1678751403184 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module sld_virtual_jtag_basic" {  } {  } 0 0 "ModelSim Info: # -- Compiling module sld_virtual_jtag_basic" 0 0 "Shell" 0 0 1678751403184 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module altsource_probe" {  } {  } 0 0 "ModelSim Info: # -- Compiling module altsource_probe" 0 0 "Shell" 0 0 1678751403184 ""}
{ "Info" "0" "" "ModelSim Info: # " {  } {  } 0 0 "ModelSim Info: # " 0 0 "Shell" 0 0 1678751403184 ""}
{ "Info" "0" "" "ModelSim Info: # Top level modules:" {  } {  } 0 0 "ModelSim Info: # Top level modules:" 0 0 "Shell" 0 0 1678751403184 ""}
{ "Info" "0" "" "ModelSim Info: #     lcell" {  } {  } 0 0 "ModelSim Info: #     lcell" 0 0 "Shell" 0 0 1678751403184 ""}
{ "Info" "0" "" "ModelSim Info: #     altpll" {  } {  } 0 0 "ModelSim Info: #     altpll" 0 0 "Shell" 0 0 1678751403184 ""}
{ "Info" "0" "" "ModelSim Info: #     altlvds_rx" {  } {  } 0 0 "ModelSim Info: #     altlvds_rx" 0 0 "Shell" 0 0 1678751403184 ""}
{ "Info" "0" "" "ModelSim Info: #     altlvds_tx" {  } {  } 0 0 "ModelSim Info: #     altlvds_tx" 0 0 "Shell" 0 0 1678751403184 ""}
{ "Info" "0" "" "ModelSim Info: #     dcfifo" {  } {  } 0 0 "ModelSim Info: #     dcfifo" 0 0 "Shell" 0 0 1678751403184 ""}
{ "Info" "0" "" "ModelSim Info: #     altaccumulate" {  } {  } 0 0 "ModelSim Info: #     altaccumulate" 0 0 "Shell" 0 0 1678751403184 ""}
{ "Info" "0" "" "ModelSim Info: #     altmult_accum" {  } {  } 0 0 "ModelSim Info: #     altmult_accum" 0 0 "Shell" 0 0 1678751403184 ""}
{ "Info" "0" "" "ModelSim Info: #     altmult_add" {  } {  } 0 0 "ModelSim Info: #     altmult_add" 0 0 "Shell" 0 0 1678751403184 ""}
{ "Info" "0" "" "ModelSim Info: #     altfp_mult" {  } {  } 0 0 "ModelSim Info: #     altfp_mult" 0 0 "Shell" 0 0 1678751403185 ""}
{ "Info" "0" "" "ModelSim Info: #     altsqrt" {  } {  } 0 0 "ModelSim Info: #     altsqrt" 0 0 "Shell" 0 0 1678751403185 ""}
{ "Info" "0" "" "ModelSim Info: #     altclklock" {  } {  } 0 0 "ModelSim Info: #     altclklock" 0 0 "Shell" 0 0 1678751403185 ""}
{ "Info" "0" "" "ModelSim Info: #     altddio_bidir" {  } {  } 0 0 "ModelSim Info: #     altddio_bidir" 0 0 "Shell" 0 0 1678751403185 ""}
{ "Info" "0" "" "ModelSim Info: #     altdpram" {  } {  } 0 0 "ModelSim Info: #     altdpram" 0 0 "Shell" 0 0 1678751403185 ""}
{ "Info" "0" "" "ModelSim Info: #     alt3pram" {  } {  } 0 0 "ModelSim Info: #     alt3pram" 0 0 "Shell" 0 0 1678751403185 ""}
{ "Info" "0" "" "ModelSim Info: #     parallel_add" {  } {  } 0 0 "ModelSim Info: #     parallel_add" 0 0 "Shell" 0 0 1678751403185 ""}
{ "Info" "0" "" "ModelSim Info: #     scfifo" {  } {  } 0 0 "ModelSim Info: #     scfifo" 0 0 "Shell" 0 0 1678751403185 ""}
{ "Info" "0" "" "ModelSim Info: #     altshift_taps" {  } {  } 0 0 "ModelSim Info: #     altshift_taps" 0 0 "Shell" 0 0 1678751403185 ""}
{ "Info" "0" "" "ModelSim Info: #     a_graycounter" {  } {  } 0 0 "ModelSim Info: #     a_graycounter" 0 0 "Shell" 0 0 1678751403185 ""}
{ "Info" "0" "" "ModelSim Info: #     altsquare" {  } {  } 0 0 "ModelSim Info: #     altsquare" 0 0 "Shell" 0 0 1678751403185 ""}
{ "Info" "0" "" "ModelSim Info: #     altera_std_synchronizer_bundle" {  } {  } 0 0 "ModelSim Info: #     altera_std_synchronizer_bundle" 0 0 "Shell" 0 0 1678751403185 ""}
{ "Info" "0" "" "ModelSim Info: #     alt_cal" {  } {  } 0 0 "ModelSim Info: #     alt_cal" 0 0 "Shell" 0 0 1678751403185 ""}
{ "Info" "0" "" "ModelSim Info: #     alt_cal_mm" {  } {  } 0 0 "ModelSim Info: #     alt_cal_mm" 0 0 "Shell" 0 0 1678751403185 ""}
{ "Info" "0" "" "ModelSim Info: #     alt_cal_c3gxb" {  } {  } 0 0 "ModelSim Info: #     alt_cal_c3gxb" 0 0 "Shell" 0 0 1678751403185 ""}
{ "Info" "0" "" "ModelSim Info: #     alt_cal_sv" {  } {  } 0 0 "ModelSim Info: #     alt_cal_sv" 0 0 "Shell" 0 0 1678751403185 ""}
{ "Info" "0" "" "ModelSim Info: #     alt_cal_av" {  } {  } 0 0 "ModelSim Info: #     alt_cal_av" 0 0 "Shell" 0 0 1678751403185 ""}
{ "Info" "0" "" "ModelSim Info: #     alt_aeq_s4" {  } {  } 0 0 "ModelSim Info: #     alt_aeq_s4" 0 0 "Shell" 0 0 1678751403185 ""}
{ "Info" "0" "" "ModelSim Info: #     alt_eyemon" {  } {  } 0 0 "ModelSim Info: #     alt_eyemon" 0 0 "Shell" 0 0 1678751403185 ""}
{ "Info" "0" "" "ModelSim Info: #     alt_dfe" {  } {  } 0 0 "ModelSim Info: #     alt_dfe" 0 0 "Shell" 0 0 1678751403186 ""}
{ "Info" "0" "" "ModelSim Info: #     sld_virtual_jtag" {  } {  } 0 0 "ModelSim Info: #     sld_virtual_jtag" 0 0 "Shell" 0 0 1678751403186 ""}
{ "Info" "0" "" "ModelSim Info: #     sld_signaltap" {  } {  } 0 0 "ModelSim Info: #     sld_signaltap" 0 0 "Shell" 0 0 1678751403186 ""}
{ "Info" "0" "" "ModelSim Info: #     altstratixii_oct" {  } {  } 0 0 "ModelSim Info: #     altstratixii_oct" 0 0 "Shell" 0 0 1678751403186 ""}
{ "Info" "0" "" "ModelSim Info: #     altparallel_flash_loader" {  } {  } 0 0 "ModelSim Info: #     altparallel_flash_loader" 0 0 "Shell" 0 0 1678751403186 ""}
{ "Info" "0" "" "ModelSim Info: #     altserial_flash_loader" {  } {  } 0 0 "ModelSim Info: #     altserial_flash_loader" 0 0 "Shell" 0 0 1678751403186 ""}
{ "Info" "0" "" "ModelSim Info: #     alt_fault_injection" {  } {  } 0 0 "ModelSim Info: #     alt_fault_injection" 0 0 "Shell" 0 0 1678751403186 ""}
{ "Info" "0" "" "ModelSim Info: #     sld_virtual_jtag_basic" {  } {  } 0 0 "ModelSim Info: #     sld_virtual_jtag_basic" 0 0 "Shell" 0 0 1678751403186 ""}
{ "Info" "0" "" "ModelSim Info: #     altsource_probe" {  } {  } 0 0 "ModelSim Info: #     altsource_probe" 0 0 "Shell" 0 0 1678751403186 ""}
{ "Info" "0" "" "ModelSim Info: # End time: 17:49:06 on Mar 13,2023, Elapsed time: 0:00:02" {  } {  } 0 0 "ModelSim Info: # End time: 17:49:06 on Mar 13,2023, Elapsed time: 0:00:02" 0 0 "Shell" 0 0 1678751403186 ""}
{ "Info" "0" "" "ModelSim Info: # Errors: 0, Warnings: 0" {  } {  } 0 0 "ModelSim Info: # Errors: 0, Warnings: 0" 0 0 "Shell" 0 0 1678751403186 ""}
{ "Info" "0" "" "ModelSim Info: # " {  } {  } 0 0 "ModelSim Info: # " 0 0 "Shell" 0 0 1678751403186 ""}
{ "Info" "0" "" "ModelSim Info: # vlib verilog_libs/cyclonev_pcie_hip_ver" {  } {  } 0 0 "ModelSim Info: # vlib verilog_libs/cyclonev_pcie_hip_ver" 0 0 "Shell" 0 0 1678751403186 ""}
{ "Info" "0" "" "ModelSim Info: # vmap cyclonev_pcie_hip_ver ./verilog_libs/cyclonev_pcie_hip_ver" {  } {  } 0 0 "ModelSim Info: # vmap cyclonev_pcie_hip_ver ./verilog_libs/cyclonev_pcie_hip_ver" 0 0 "Shell" 0 0 1678751403186 ""}
{ "Info" "0" "" "ModelSim Info: # Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020" {  } {  } 0 0 "ModelSim Info: # Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020" 0 0 "Shell" 0 0 1678751403186 ""}
{ "Info" "0" "" "ModelSim Info: # vmap cyclonev_pcie_hip_ver ./verilog_libs/cyclonev_pcie_hip_ver " {  } {  } 0 0 "ModelSim Info: # vmap cyclonev_pcie_hip_ver ./verilog_libs/cyclonev_pcie_hip_ver " 0 0 "Shell" 0 0 1678751403186 ""}
{ "Info" "0" "" "ModelSim Info: # Modifying modelsim.ini" {  } {  } 0 0 "ModelSim Info: # Modifying modelsim.ini" 0 0 "Shell" 0 0 1678751403186 ""}
{ "Info" "0" "" "ModelSim Info: # vlog -vlog01compat -work cyclonev_pcie_hip_ver \{c:/intelfpga_lite/22.1std/quartus/eda/sim_lib/mentor/cyclonev_pcie_hip_atoms_ncrypt.v\}" {  } {  } 0 0 "ModelSim Info: # vlog -vlog01compat -work cyclonev_pcie_hip_ver \{c:/intelfpga_lite/22.1std/quartus/eda/sim_lib/mentor/cyclonev_pcie_hip_atoms_ncrypt.v\}" 0 0 "Shell" 0 0 1678751403187 ""}
{ "Info" "0" "" "ModelSim Info: # Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020" {  } {  } 0 0 "ModelSim Info: # Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020" 0 0 "Shell" 0 0 1678751403187 ""}
{ "Info" "0" "" "ModelSim Info: # Start time: 17:49:06 on Mar 13,2023" {  } {  } 0 0 "ModelSim Info: # Start time: 17:49:06 on Mar 13,2023" 0 0 "Shell" 0 0 1678751403187 ""}
{ "Info" "0" "" "ModelSim Info: # vlog -reportprogress 300 -vlog01compat -work cyclonev_pcie_hip_ver c:/intelfpga_lite/22.1std/quartus/eda/sim_lib/mentor/cyclonev_pcie_hip_atoms_ncrypt.v " {  } {  } 0 0 "ModelSim Info: # vlog -reportprogress 300 -vlog01compat -work cyclonev_pcie_hip_ver c:/intelfpga_lite/22.1std/quartus/eda/sim_lib/mentor/cyclonev_pcie_hip_atoms_ncrypt.v " 0 0 "Shell" 0 0 1678751403187 ""}
{ "Warning" "0" "" "ModelSim Warning: # ** Warning: (vlog-2083) <protected>(<protected>): Carriage return (0x0D) is not followed by a newline (0x0A)." {  } {  } 0 0 "ModelSim Warning: # ** Warning: (vlog-2083) <protected>(<protected>): Carriage return (0x0D) is not followed by a newline (0x0A)." 0 0 "Shell" 0 0 1678751403187 ""}
{ "Warning" "0" "" "ModelSim Warning: # ** Warning: (vlog-2083) <protected>(<protected>): Carriage return (0x0D) is not followed by a newline (0x0A)." {  } {  } 0 0 "ModelSim Warning: # ** Warning: (vlog-2083) <protected>(<protected>): Carriage return (0x0D) is not followed by a newline (0x0A)." 0 0 "Shell" 0 0 1678751403187 ""}
{ "Warning" "0" "" "ModelSim Warning: # ** Warning: (vlog-2083) <protected>(<protected>): Carriage return (0x0D) is not followed by a newline (0x0A)." {  } {  } 0 0 "ModelSim Warning: # ** Warning: (vlog-2083) <protected>(<protected>): Carriage return (0x0D) is not followed by a newline (0x0A)." 0 0 "Shell" 0 0 1678751403187 ""}
{ "Warning" "0" "" "ModelSim Warning: # ** Warning: (vlog-2083) <protected>(<protected>): Carriage return (0x0D) is not followed by a newline (0x0A)." {  } {  } 0 0 "ModelSim Warning: # ** Warning: (vlog-2083) <protected>(<protected>): Carriage return (0x0D) is not followed by a newline (0x0A)." 0 0 "Shell" 0 0 1678751403187 ""}
{ "Warning" "0" "" "ModelSim Warning: # ** Warning: (vlog-2083) <protected>(<protected>): Carriage return (0x0D) is not followed by a newline (0x0A)." {  } {  } 0 0 "ModelSim Warning: # ** Warning: (vlog-2083) <protected>(<protected>): Carriage return (0x0D) is not followed by a newline (0x0A)." 0 0 "Shell" 0 0 1678751403187 ""}
{ "Warning" "0" "" "ModelSim Warning: # ** Warning: (vlog-2083) <protected>(<protected>): Carriage return (0x0D) is not followed by a newline (0x0A)." {  } {  } 0 0 "ModelSim Warning: # ** Warning: (vlog-2083) <protected>(<protected>): Carriage return (0x0D) is not followed by a newline (0x0A)." 0 0 "Shell" 0 0 1678751403187 ""}
{ "Info" "0" "" "ModelSim Info: # " {  } {  } 0 0 "ModelSim Info: # " 0 0 "Shell" 0 0 1678751403187 ""}
{ "Info" "0" "" "ModelSim Info: # Top level modules:" {  } {  } 0 0 "ModelSim Info: # Top level modules:" 0 0 "Shell" 0 0 1678751403187 ""}
{ "Info" "0" "" "ModelSim Info: # End time: 17:49:09 on Mar 13,2023, Elapsed time: 0:00:03" {  } {  } 0 0 "ModelSim Info: # End time: 17:49:09 on Mar 13,2023, Elapsed time: 0:00:03" 0 0 "Shell" 0 0 1678751403187 ""}
{ "Info" "0" "" "ModelSim Info: # Errors: 0, Warnings: 6" {  } {  } 0 0 "ModelSim Info: # Errors: 0, Warnings: 6" 0 0 "Shell" 0 0 1678751403187 ""}
{ "Info" "0" "" "ModelSim Info: # vlog -vlog01compat -work cyclonev_pcie_hip_ver \{c:/intelfpga_lite/22.1std/quartus/eda/sim_lib/cyclonev_pcie_hip_atoms.v\}" {  } {  } 0 0 "ModelSim Info: # vlog -vlog01compat -work cyclonev_pcie_hip_ver \{c:/intelfpga_lite/22.1std/quartus/eda/sim_lib/cyclonev_pcie_hip_atoms.v\}" 0 0 "Shell" 0 0 1678751403187 ""}
{ "Info" "0" "" "ModelSim Info: # Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020" {  } {  } 0 0 "ModelSim Info: # Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020" 0 0 "Shell" 0 0 1678751403187 ""}
{ "Info" "0" "" "ModelSim Info: # Start time: 17:49:09 on Mar 13,2023" {  } {  } 0 0 "ModelSim Info: # Start time: 17:49:09 on Mar 13,2023" 0 0 "Shell" 0 0 1678751403187 ""}
{ "Info" "0" "" "ModelSim Info: # vlog -reportprogress 300 -vlog01compat -work cyclonev_pcie_hip_ver c:/intelfpga_lite/22.1std/quartus/eda/sim_lib/cyclonev_pcie_hip_atoms.v " {  } {  } 0 0 "ModelSim Info: # vlog -reportprogress 300 -vlog01compat -work cyclonev_pcie_hip_ver c:/intelfpga_lite/22.1std/quartus/eda/sim_lib/cyclonev_pcie_hip_atoms.v " 0 0 "Shell" 0 0 1678751403188 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module cyclonev_hd_altpe2_hip_top" {  } {  } 0 0 "ModelSim Info: # -- Compiling module cyclonev_hd_altpe2_hip_top" 0 0 "Shell" 0 0 1678751403188 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module arriav_hd_altpe2_hip_top" {  } {  } 0 0 "ModelSim Info: # -- Compiling module arriav_hd_altpe2_hip_top" 0 0 "Shell" 0 0 1678751403188 ""}
{ "Info" "0" "" "ModelSim Info: # " {  } {  } 0 0 "ModelSim Info: # " 0 0 "Shell" 0 0 1678751403188 ""}
{ "Info" "0" "" "ModelSim Info: # Top level modules:" {  } {  } 0 0 "ModelSim Info: # Top level modules:" 0 0 "Shell" 0 0 1678751403188 ""}
{ "Info" "0" "" "ModelSim Info: #     cyclonev_hd_altpe2_hip_top" {  } {  } 0 0 "ModelSim Info: #     cyclonev_hd_altpe2_hip_top" 0 0 "Shell" 0 0 1678751403188 ""}
{ "Info" "0" "" "ModelSim Info: # End time: 17:49:09 on Mar 13,2023, Elapsed time: 0:00:00" {  } {  } 0 0 "ModelSim Info: # End time: 17:49:09 on Mar 13,2023, Elapsed time: 0:00:00" 0 0 "Shell" 0 0 1678751403188 ""}
{ "Info" "0" "" "ModelSim Info: # Errors: 0, Warnings: 0" {  } {  } 0 0 "ModelSim Info: # Errors: 0, Warnings: 0" 0 0 "Shell" 0 0 1678751403188 ""}
{ "Info" "0" "" "ModelSim Info: # " {  } {  } 0 0 "ModelSim Info: # " 0 0 "Shell" 0 0 1678751403188 ""}
{ "Info" "0" "" "ModelSim Info: # if \{\[file exists gate_work\]\} \{" {  } {  } 0 0 "ModelSim Info: # if \{\[file exists gate_work\]\} \{" 0 0 "Shell" 0 0 1678751403188 ""}
{ "Info" "0" "" "ModelSim Info: #     vdel -lib gate_work -all" {  } {  } 0 0 "ModelSim Info: #     vdel -lib gate_work -all" 0 0 "Shell" 0 0 1678751403188 ""}
{ "Info" "0" "" "ModelSim Info: # \}" {  } {  } 0 0 "ModelSim Info: # \}" 0 0 "Shell" 0 0 1678751403188 ""}
{ "Info" "0" "" "ModelSim Info: # vlib gate_work" {  } {  } 0 0 "ModelSim Info: # vlib gate_work" 0 0 "Shell" 0 0 1678751403188 ""}
{ "Info" "0" "" "ModelSim Info: # vmap work gate_work" {  } {  } 0 0 "ModelSim Info: # vmap work gate_work" 0 0 "Shell" 0 0 1678751403188 ""}
{ "Info" "0" "" "ModelSim Info: # Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020" {  } {  } 0 0 "ModelSim Info: # Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020" 0 0 "Shell" 0 0 1678751403188 ""}
{ "Info" "0" "" "ModelSim Info: # vmap work gate_work " {  } {  } 0 0 "ModelSim Info: # vmap work gate_work " 0 0 "Shell" 0 0 1678751403188 ""}
{ "Info" "0" "" "ModelSim Info: # Modifying modelsim.ini" {  } {  } 0 0 "ModelSim Info: # Modifying modelsim.ini" 0 0 "Shell" 0 0 1678751403188 ""}
{ "Info" "0" "" "ModelSim Info: # " {  } {  } 0 0 "ModelSim Info: # " 0 0 "Shell" 0 0 1678751403189 ""}
{ "Info" "0" "" "ModelSim Info: # vlog -sv -work work +incdir+. \{Experimento_3.svo\}" {  } {  } 0 0 "ModelSim Info: # vlog -sv -work work +incdir+. \{Experimento_3.svo\}" 0 0 "Shell" 0 0 1678751403189 ""}
{ "Info" "0" "" "ModelSim Info: # Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020" {  } {  } 0 0 "ModelSim Info: # Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020" 0 0 "Shell" 0 0 1678751403189 ""}
{ "Info" "0" "" "ModelSim Info: # Start time: 17:49:09 on Mar 13,2023" {  } {  } 0 0 "ModelSim Info: # Start time: 17:49:09 on Mar 13,2023" 0 0 "Shell" 0 0 1678751403189 ""}
{ "Info" "0" "" "ModelSim Info: # vlog -reportprogress 300 -sv -work work \"+incdir+.\" Experimento_3.svo " {  } {  } 0 0 "ModelSim Info: # vlog -reportprogress 300 -sv -work work \"+incdir+.\" Experimento_3.svo " 0 0 "Shell" 0 0 1678751403189 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module Experimento_3" {  } {  } 0 0 "ModelSim Info: # -- Compiling module Experimento_3" 0 0 "Shell" 0 0 1678751403189 ""}
{ "Info" "0" "" "ModelSim Info: # " {  } {  } 0 0 "ModelSim Info: # " 0 0 "Shell" 0 0 1678751403189 ""}
{ "Info" "0" "" "ModelSim Info: # Top level modules:" {  } {  } 0 0 "ModelSim Info: # Top level modules:" 0 0 "Shell" 0 0 1678751403189 ""}
{ "Info" "0" "" "ModelSim Info: #     Experimento_3" {  } {  } 0 0 "ModelSim Info: #     Experimento_3" 0 0 "Shell" 0 0 1678751403189 ""}
{ "Info" "0" "" "ModelSim Info: # End time: 17:49:09 on Mar 13,2023, Elapsed time: 0:00:00" {  } {  } 0 0 "ModelSim Info: # End time: 17:49:09 on Mar 13,2023, Elapsed time: 0:00:00" 0 0 "Shell" 0 0 1678751403189 ""}
{ "Info" "0" "" "ModelSim Info: # Errors: 0, Warnings: 0" {  } {  } 0 0 "ModelSim Info: # Errors: 0, Warnings: 0" 0 0 "Shell" 0 0 1678751403189 ""}
{ "Info" "0" "" "ModelSim Info: # " {  } {  } 0 0 "ModelSim Info: # " 0 0 "Shell" 0 0 1678751403189 ""}
{ "Info" "0" "" "ModelSim Info: # vlog -sv -work work +incdir+C:/Users/anasd/OneDrive/Escritorio/Taller/Laboratorio\\ 2/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Experimento_3 \{C:/Users/anasd/OneDrive/Escritorio/Taller/Laboratorio 2/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Experimento_3/Experimento_3_TB.sv\}" {  } {  } 0 0 "ModelSim Info: # vlog -sv -work work +incdir+C:/Users/anasd/OneDrive/Escritorio/Taller/Laboratorio\\ 2/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Experimento_3 \{C:/Users/anasd/OneDrive/Escritorio/Taller/Laboratorio 2/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Experimento_3/Experimento_3_TB.sv\}" 0 0 "Shell" 0 0 1678751403189 ""}
{ "Info" "0" "" "ModelSim Info: # Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020" {  } {  } 0 0 "ModelSim Info: # Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020" 0 0 "Shell" 0 0 1678751403189 ""}
{ "Info" "0" "" "ModelSim Info: # Start time: 17:49:09 on Mar 13,2023" {  } {  } 0 0 "ModelSim Info: # Start time: 17:49:09 on Mar 13,2023" 0 0 "Shell" 0 0 1678751403189 ""}
{ "Info" "0" "" "ModelSim Info: # vlog -reportprogress 300 -sv -work work \"+incdir+C:/Users/anasd/OneDrive/Escritorio/Taller/Laboratorio 2/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Experimento_3\" C:/Users/anasd/OneDrive/Escritorio/Taller/Laboratorio 2/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Experimento_3/Experimento_3_TB.sv " {  } {  } 0 0 "ModelSim Info: # vlog -reportprogress 300 -sv -work work \"+incdir+C:/Users/anasd/OneDrive/Escritorio/Taller/Laboratorio 2/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Experimento_3\" C:/Users/anasd/OneDrive/Escritorio/Taller/Laboratorio 2/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Experimento_3/Experimento_3_TB.sv " 0 0 "Shell" 0 0 1678751403189 ""}
{ "Info" "0" "" "ModelSim Info: # -- Compiling module Experimento_3_TB" {  } {  } 0 0 "ModelSim Info: # -- Compiling module Experimento_3_TB" 0 0 "Shell" 0 0 1678751403189 ""}
{ "Info" "0" "" "ModelSim Info: # " {  } {  } 0 0 "ModelSim Info: # " 0 0 "Shell" 0 0 1678751403190 ""}
{ "Info" "0" "" "ModelSim Info: # Top level modules:" {  } {  } 0 0 "ModelSim Info: # Top level modules:" 0 0 "Shell" 0 0 1678751403190 ""}
{ "Info" "0" "" "ModelSim Info: #     Experimento_3_TB" {  } {  } 0 0 "ModelSim Info: #     Experimento_3_TB" 0 0 "Shell" 0 0 1678751403190 ""}
{ "Info" "0" "" "ModelSim Info: # End time: 17:49:09 on Mar 13,2023, Elapsed time: 0:00:00" {  } {  } 0 0 "ModelSim Info: # End time: 17:49:09 on Mar 13,2023, Elapsed time: 0:00:00" 0 0 "Shell" 0 0 1678751403190 ""}
{ "Info" "0" "" "ModelSim Info: # Errors: 0, Warnings: 0" {  } {  } 0 0 "ModelSim Info: # Errors: 0, Warnings: 0" 0 0 "Shell" 0 0 1678751403190 ""}
{ "Info" "0" "" "ModelSim Info: # " {  } {  } 0 0 "ModelSim Info: # " 0 0 "Shell" 0 0 1678751403190 ""}
{ "Info" "0" "" "ModelSim Info: # vsim -t 1ps -L altera_ver -L altera_lnsim_ver -L cyclonev_ver -L lpm_ver -L sgate_ver -L cyclonev_hssi_ver -L altera_mf_ver -L cyclonev_pcie_hip_ver -L gate_work -L work -voptargs=\"+acc\"  Experimento_3_TB" {  } {  } 0 0 "ModelSim Info: # vsim -t 1ps -L altera_ver -L altera_lnsim_ver -L cyclonev_ver -L lpm_ver -L sgate_ver -L cyclonev_hssi_ver -L altera_mf_ver -L cyclonev_pcie_hip_ver -L gate_work -L work -voptargs=\"+acc\"  Experimento_3_TB" 0 0 "Shell" 0 0 1678751403190 ""}
{ "Info" "0" "" "ModelSim Info: # vsim -t 1ps -L altera_ver -L altera_lnsim_ver -L cyclonev_ver -L lpm_ver -L sgate_ver -L cyclonev_hssi_ver -L altera_mf_ver -L cyclonev_pcie_hip_ver -L gate_work -L work -voptargs=\"\"+acc\"\" Experimento_3_TB " {  } {  } 0 0 "ModelSim Info: # vsim -t 1ps -L altera_ver -L altera_lnsim_ver -L cyclonev_ver -L lpm_ver -L sgate_ver -L cyclonev_hssi_ver -L altera_mf_ver -L cyclonev_pcie_hip_ver -L gate_work -L work -voptargs=\"\"+acc\"\" Experimento_3_TB " 0 0 "Shell" 0 0 1678751403190 ""}
{ "Info" "0" "" "ModelSim Info: # Start time: 17:49:09 on Mar 13,2023" {  } {  } 0 0 "ModelSim Info: # Start time: 17:49:09 on Mar 13,2023" 0 0 "Shell" 0 0 1678751403190 ""}
{ "Info" "0" "" "ModelSim Info: # Loading sv_std.std" {  } {  } 0 0 "ModelSim Info: # Loading sv_std.std" 0 0 "Shell" 0 0 1678751403190 ""}
{ "Info" "0" "" "ModelSim Info: # Loading work.Experimento_3_TB" {  } {  } 0 0 "ModelSim Info: # Loading work.Experimento_3_TB" 0 0 "Shell" 0 0 1678751403191 ""}
{ "Info" "0" "" "ModelSim Info: # Loading work.Experimento_3" {  } {  } 0 0 "ModelSim Info: # Loading work.Experimento_3" 0 0 "Shell" 0 0 1678751403191 ""}
{ "Info" "0" "" "ModelSim Info: # ** Error (suppressible): (vsim-3009) \[TSCALE\] - Module 'Experimento_3_TB' does not have a timeunit/timeprecision specification in effect, but other modules do." {  } {  } 0 0 "ModelSim Info: # ** Error (suppressible): (vsim-3009) \[TSCALE\] - Module 'Experimento_3_TB' does not have a timeunit/timeprecision specification in effect, but other modules do." 0 0 "Shell" 0 0 1678751403191 ""}
{ "Info" "0" "" "ModelSim Info: #    Time: 0 ps  Iteration: 0  Instance: /Experimento_3_TB/cd_2bits File: Experimento_3.svo" {  } {  } 0 0 "ModelSim Info: #    Time: 0 ps  Iteration: 0  Instance: /Experimento_3_TB/cd_2bits File: Experimento_3.svo" 0 0 "Shell" 0 0 1678751403191 ""}
{ "Info" "0" "" "ModelSim Info: # Loading cyclonev_ver.cyclonev_io_obuf" {  } {  } 0 0 "ModelSim Info: # Loading cyclonev_ver.cyclonev_io_obuf" 0 0 "Shell" 0 0 1678751403191 ""}
{ "Info" "0" "" "ModelSim Info: # Loading cyclonev_ver.cyclonev_io_ibuf" {  } {  } 0 0 "ModelSim Info: # Loading cyclonev_ver.cyclonev_io_ibuf" 0 0 "Shell" 0 0 1678751403191 ""}
{ "Info" "0" "" "ModelSim Info: # Loading cyclonev_ver.cyclonev_clkena" {  } {  } 0 0 "ModelSim Info: # Loading cyclonev_ver.cyclonev_clkena" 0 0 "Shell" 0 0 1678751403191 ""}
{ "Info" "0" "" "ModelSim Info: # Loading altera_ver.dffeas" {  } {  } 0 0 "ModelSim Info: # Loading altera_ver.dffeas" 0 0 "Shell" 0 0 1678751403191 ""}
{ "Info" "0" "" "ModelSim Info: # Loading cyclonev_ver.cyclonev_lcell_comb" {  } {  } 0 0 "ModelSim Info: # Loading cyclonev_ver.cyclonev_lcell_comb" 0 0 "Shell" 0 0 1678751403191 ""}
{ "Info" "0" "" "ModelSim Info: # Error loading design" {  } {  } 0 0 "ModelSim Info: # Error loading design" 0 0 "Shell" 0 0 1678751403191 ""}
{ "Info" "0" "" "ModelSim Info: # Error: Error loading design" {  } {  } 0 0 "ModelSim Info: # Error: Error loading design" 0 0 "Shell" 0 0 1678751403191 ""}
{ "Info" "0" "" "ModelSim Info: #        Pausing macro execution" {  } {  } 0 0 "ModelSim Info: #        Pausing macro execution" 0 0 "Shell" 0 0 1678751403191 ""}
{ "Info" "0" "" "ModelSim Info: # MACRO ./Experimento_3_run_msim_gate_systemverilog.do PAUSED at line 56" {  } {  } 0 0 "ModelSim Info: # MACRO ./Experimento_3_run_msim_gate_systemverilog.do PAUSED at line 56" 0 0 "Shell" 0 0 1678751403191 ""}
{ "Info" "0" "" "ModelSim Info: # ERROR: No extended dataflow license exists" {  } {  } 0 0 "ModelSim Info: # ERROR: No extended dataflow license exists" 0 0 "Shell" 0 0 1678751403192 ""}
{ "Info" "0" "" "ModelSim Info: # End time: 17:50:00 on Mar 13,2023, Elapsed time: 0:00:51" {  } {  } 0 0 "ModelSim Info: # End time: 17:50:00 on Mar 13,2023, Elapsed time: 0:00:51" 0 0 "Shell" 0 0 1678751403192 ""}
{ "Info" "0" "" "ModelSim Info: # Errors: 1, Warnings: 0" {  } {  } 0 0 "ModelSim Info: # Errors: 1, Warnings: 0" 0 0 "Shell" 0 0 1678751403192 ""}
{ "Info" "0" "" "Info: NativeLink simulation flow was successful" {  } {  } 0 0 "Info: NativeLink simulation flow was successful" 0 0 "Shell" 0 0 1678751403303 ""}
{ "Info" "0" "" "Info: For messages from NativeLink scripts, check the file C:/Users/anasd/OneDrive/Escritorio/Taller/Laboratorio 2/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Experimento_3/Experimento_3_nativelink_simulation.rpt" {  } { { "C:/Users/anasd/OneDrive/Escritorio/Taller/Laboratorio 2/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Experimento_3/Experimento_3_nativelink_simulation.rpt" "0" { Text "C:/Users/anasd/OneDrive/Escritorio/Taller/Laboratorio 2/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Experimento_3/Experimento_3_nativelink_simulation.rpt" 0 0 0 } }  } 0 0 "Info: For messages from NativeLink scripts, check the file C:/Users/anasd/OneDrive/Escritorio/Taller/Laboratorio 2/JAguero_IGrane_MGonzales-Digital_Desing_Workshop-2023/Experimento_3/Experimento_3_nativelink_simulation.rpt" 0 0 "Shell" 0 0 1678751403303 ""}
{ "Info" "IQEXE_TCL_SCRIPT_STATUS" "c:/intelfpga_lite/22.1std/quartus/common/tcl/internal/nativelink/qnativesim.tcl " "Evaluation of Tcl script c:/intelfpga_lite/22.1std/quartus/common/tcl/internal/nativelink/qnativesim.tcl was successful" {  } {  } 0 23030 "Evaluation of Tcl script %1!s! was successful" 0 0 "Shell" 0 -1 1678751403305 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Shell 0 s 16 s Quartus Prime " "Quartus Prime Shell was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4688 " "Peak virtual memory: 4688 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1678751403306 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 13 17:50:03 2023 " "Processing ended: Mon Mar 13 17:50:03 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1678751403306 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:21 " "Elapsed time: 00:01:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1678751403306 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1678751403306 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1678751403306 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 54 s " "Quartus Prime Full Compilation was successful. 0 errors, 54 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1678751404935 ""}
