$date
	Fri Dec 22 22:26:22 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module adderTB $end
$var wire 1 ! cout $end
$var wire 1 " c $end
$var reg 1 # a $end
$var reg 1 $ b $end
$var reg 1 % cin $end
$scope module A $end
$var wire 1 # a $end
$var wire 1 $ b $end
$var wire 1 " c $end
$var wire 1 % cin $end
$var wire 1 ! cout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0%
0$
0#
0"
0!
$end
#10000
1"
1#
#20000
0"
1!
1$
#30000
1"
1%
#40000
0"
0$
#50000
0!
1"
0%
