** Name: SimpleTwoStageOpAmp_SimpleOpAmp77_8

.MACRO SimpleTwoStageOpAmp_SimpleOpAmp77_8 ibias in1 in2 out sourceNmos sourcePmos
mDiodeTransistorNmos1 ibias ibias outSourceVoltageBiasXXnXX1 outSourceVoltageBiasXXnXX1 nmos4 L=3e-6 W=15e-6
mDiodeTransistorNmos2 outSourceVoltageBiasXXnXX1 outSourceVoltageBiasXXnXX1 sourceNmos sourceNmos nmos4 L=3e-6 W=15e-6
mDiodeTransistorNmos3 FirstStageYinnerOutputLoad2 FirstStageYinnerOutputLoad2 FirstStageYinnerTransistorStack1Load2 FirstStageYinnerTransistorStack1Load2 nmos4 L=4e-6 W=19e-6
mDiodeTransistorNmos4 FirstStageYinnerTransistorStack1Load2 FirstStageYinnerTransistorStack1Load2 sourceNmos sourceNmos nmos4 L=4e-6 W=10e-6
mDiodeTransistorPmos5 inputVoltageBiasXXpXX1 inputVoltageBiasXXpXX1 outSourceVoltageBiasXXpXX1 outSourceVoltageBiasXXpXX1 pmos4 L=2e-6 W=248e-6
mDiodeTransistorPmos6 outSourceVoltageBiasXXpXX1 outSourceVoltageBiasXXpXX1 sourcePmos sourcePmos pmos4 L=2e-6 W=91e-6
mNormalTransistorNmos7 inputVoltageBiasXXpXX1 outSourceVoltageBiasXXnXX1 sourceNmos sourceNmos nmos4 L=3e-6 W=145e-6
mNormalTransistorNmos8 out ibias SecondStageYinnerStageBias SecondStageYinnerStageBias nmos4 L=3e-6 W=194e-6
mNormalTransistorNmos9 outFirstStage FirstStageYinnerOutputLoad2 FirstStageYinnerTransistorStack2Load2 FirstStageYinnerTransistorStack2Load2 nmos4 L=4e-6 W=19e-6
mNormalTransistorNmos10 FirstStageYinnerStageBias outSourceVoltageBiasXXnXX1 sourceNmos sourceNmos nmos4 L=3e-6 W=16e-6
mNormalTransistorNmos11 FirstStageYinnerTransistorStack2Load2 FirstStageYinnerTransistorStack1Load2 sourceNmos sourceNmos nmos4 L=4e-6 W=10e-6
mNormalTransistorNmos12 FirstStageYsourceGCC1 in1 FirstStageYsourceTransconductance FirstStageYsourceTransconductance nmos4 L=8e-6 W=11e-6
mNormalTransistorNmos13 FirstStageYsourceGCC2 in2 FirstStageYsourceTransconductance FirstStageYsourceTransconductance nmos4 L=8e-6 W=11e-6
mNormalTransistorNmos14 FirstStageYsourceTransconductance ibias FirstStageYinnerStageBias FirstStageYinnerStageBias nmos4 L=3e-6 W=16e-6
mNormalTransistorNmos15 SecondStageYinnerStageBias outSourceVoltageBiasXXnXX1 sourceNmos sourceNmos nmos4 L=3e-6 W=380e-6
mNormalTransistorPmos16 out outFirstStage sourcePmos sourcePmos pmos4 L=10e-6 W=249e-6
mNormalTransistorPmos17 outFirstStage inputVoltageBiasXXpXX1 FirstStageYsourceGCC2 FirstStageYsourceGCC2 pmos4 L=2e-6 W=46e-6
mNormalTransistorPmos18 FirstStageYinnerOutputLoad2 inputVoltageBiasXXpXX1 FirstStageYsourceGCC1 FirstStageYsourceGCC1 pmos4 L=2e-6 W=46e-6
mNormalTransistorPmos19 FirstStageYsourceGCC1 outSourceVoltageBiasXXpXX1 sourcePmos sourcePmos pmos4 L=2e-6 W=15e-6
mNormalTransistorPmos20 FirstStageYsourceGCC2 outSourceVoltageBiasXXpXX1 sourcePmos sourcePmos pmos4 L=2e-6 W=15e-6
Capacitor1 out sourceNmos 10e-12
Capacitor2 outFirstStage out 2.30001e-12
.EOM SimpleTwoStageOpAmp_SimpleOpAmp77_8

** Expected Performance Values: 
** Gain: 124 dB
** Power consumption: 1.95101 mW
** Area: 6163 (mu_m)^2
** Transit frequency: 3.38901 MHz
** Transit frequency with error factor: 3.38853 MHz
** Slew rate: 4.51427 V/mu_s
** Phase margin: 55.004Â°
** CMRR: 145 dB
** VoutMax: 4.25 V
** VoutMin: 0.770001 V
** VcmMax: 5.06001 V
** VcmMin: 1.33001 V


** Expected Currents: 
** NormalTransistorNmos: 95.9061 muA
** NormalTransistorPmos: -10.4649 muA
** NormalTransistorPmos: -15.6959 muA
** NormalTransistorPmos: -10.4689 muA
** NormalTransistorPmos: -15.7019 muA
** DiodeTransistorNmos: 10.4661 muA
** DiodeTransistorNmos: 10.4671 muA
** NormalTransistorNmos: 10.4681 muA
** NormalTransistorNmos: 10.4671 muA
** NormalTransistorNmos: 10.4641 muA
** NormalTransistorNmos: 10.4641 muA
** NormalTransistorNmos: 5.23201 muA
** NormalTransistorNmos: 5.23201 muA
** NormalTransistorNmos: 252.819 muA
** NormalTransistorNmos: 252.818 muA
** NormalTransistorPmos: -252.818 muA
** DiodeTransistorNmos: 9.99901 muA
** DiodeTransistorNmos: 9.99801 muA
** DiodeTransistorPmos: -95.9069 muA
** DiodeTransistorPmos: -95.9079 muA


** Expected Voltages: 
** ibias: 1.11601  V
** in1: 2.5  V
** in2: 2.5  V
** inputVoltageBiasXXpXX1: 3.32201  V
** out: 2.5  V
** outFirstStage: 3.68601  V
** outSourceVoltageBiasXXnXX1: 0.558001  V
** outSourceVoltageBiasXXpXX1: 4.09301  V
** sourceNmos: 0  V
** sourcePmos: 5  V
** innerOutputLoad2: 1.19301  V
** innerStageBias: 0.558001  V
** innerTransistorStack1Load2: 0.627001  V
** innerTransistorStack2Load2: 0.626001  V
** sourceGCC1: 4.04501  V
** sourceGCC2: 4.04501  V
** sourceTransconductance: 1.88201  V
** innerStageBias: 0.496001  V


.END