<profile>
  <RunData>
    <RUN_TYPE>impl</RUN_TYPE>
    <VIVADO_VERSION>v.2025.1</VIVADO_VERSION>
    <ROOT_MODULE_CELL>bd_0_i/hls_inst</ROOT_MODULE_CELL>
  </RunData>
  <TimingReport>
    <TargetClockPeriod>10.000</TargetClockPeriod>
    <AchievedClockPeriod>7.857</AchievedClockPeriod>
    <CLOCK_NAME>ap_clk</CLOCK_NAME>
    <CP_FINAL>7.857</CP_FINAL>
    <CP_ROUTE>7.857</CP_ROUTE>
    <CP_SYNTH>5.745</CP_SYNTH>
    <CP_TARGET>10.000</CP_TARGET>
    <SLACK_FINAL>2.143</SLACK_FINAL>
    <SLACK_ROUTE>2.143</SLACK_ROUTE>
    <SLACK_SYNTH>4.255</SLACK_SYNTH>
    <TIMING_MET>TRUE</TIMING_MET>
    <TNS_FINAL>0.000</TNS_FINAL>
    <TNS_ROUTE>0.000</TNS_ROUTE>
    <TNS_SYNTH>0.000</TNS_SYNTH>
    <WNS_FINAL>2.143</WNS_FINAL>
    <WNS_ROUTE>2.143</WNS_ROUTE>
    <WNS_SYNTH>4.255</WNS_SYNTH>
  </TimingReport>
  <AreaReport>
    <Resources>
      <BRAM>1</BRAM>
      <CLB>0</CLB>
      <DSP>48</DSP>
      <FF>2270</FF>
      <LATCH>0</LATCH>
      <LUT>2767</LUT>
      <SLICE>1016</SLICE>
      <SRL>9</SRL>
      <URAM>0</URAM>
    </Resources>
    <AvailableResources>
      <BRAM>150</BRAM>
      <CLB>0</CLB>
      <DSP>120</DSP>
      <FF>65200</FF>
      <LUT>32600</LUT>
      <SLICE>8150</SLICE>
      <URAM>0</URAM>
    </AvailableResources>
  </AreaReport>
  <RtlModules>
    <RtlModule CELL="inst" DEPTH="0" IS_TOP="1" TYPE="function" MODULENAME="matrix_mult_hw" DISPNAME="inst" RTLNAME="matrix_mult_hw">
      <SubModules count="18">control_s_axi_U flow_control_loop_delay_pipe_U mul_32s_32s_32_2_1_U1 mul_32s_32s_32_2_1_U10 mul_32s_32s_32_2_1_U11 mul_32s_32s_32_2_1_U12 mul_32s_32s_32_2_1_U13 mul_32s_32s_32_2_1_U14 mul_32s_32s_32_2_1_U15 mul_32s_32s_32_2_1_U16 mul_32s_32s_32_2_1_U2 mul_32s_32s_32_2_1_U3 mul_32s_32s_32_2_1_U4 mul_32s_32s_32_2_1_U5 mul_32s_32s_32_2_1_U6 mul_32s_32s_32_2_1_U7 mul_32s_32s_32_2_1_U8 mul_32s_32s_32_2_1_U9</SubModules>
      <Resources BRAM="1" DSP="48" FF="2270" LUT="2767"/>
      <LocalResources FF="841" LUT="333"/>
    </RtlModule>
    <RtlModule CELL="inst/control_s_axi_U" DEPTH="1" TYPE="resource" MODULENAME="control_s_axi" DISPNAME="control_s_axi_U" RTLNAME="matrix_mult_hw_control_s_axi">
      <Resources BRAM="1" FF="1155" LUT="2143"/>
      <LocalResources FF="131" LUT="163"/>
      <BindNode BINDTYPE="adapter" BRAM="2" BUNDLEDNAME="control" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="control_s_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="s_axilite" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
    </RtlModule>
    <RtlModule CELL="inst/flow_control_loop_delay_pipe_U" DEPTH="1" TYPE="rtl" MODULENAME="flow_control_loop_delay_pipe" DISPNAME="flow_control_loop_delay_pipe_U" RTLNAME="matrix_mult_hw_flow_control_loop_delay_pipe">
      <Resources FF="2" LUT="52"/>
    </RtlModule>
    <RtlModule CELL="inst/mul_32s_32s_32_2_1_U1" DEPTH="1" TYPE="resource" MODULENAME="mul_32s_32s_32_2_1" DISPNAME="mul_32s_32s_32_2_1_U1" RTLNAME="matrix_mult_hw_mul_32s_32s_32_2_1">
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="dsp" LATENCY="1" LOOP="ROW_LOOP_COL_LOOP" OPTYPE="mul" PRAGMA="yes" RTLNAME="mul_32s_32s_32_2_1_U1" SOURCE="matrix_mult_ip.cpp:55" STORAGESUBTYPE="" URAM="0" VARIABLE="sum" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/mul_32s_32s_32_2_1_U10" DEPTH="1" TYPE="resource" MODULENAME="mul_32s_32s_32_2_1" DISPNAME="mul_32s_32s_32_2_1_U10" RTLNAME="matrix_mult_hw_mul_32s_32s_32_2_1">
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="dsp" LATENCY="1" LOOP="ROW_LOOP_COL_LOOP" OPTYPE="mul" PRAGMA="yes" RTLNAME="mul_32s_32s_32_2_1_U10" SOURCE="matrix_mult_ip.cpp:55" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln55_8" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/mul_32s_32s_32_2_1_U11" DEPTH="1" TYPE="resource" MODULENAME="mul_32s_32s_32_2_1" DISPNAME="mul_32s_32s_32_2_1_U11" RTLNAME="matrix_mult_hw_mul_32s_32s_32_2_1">
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="dsp" LATENCY="1" LOOP="ROW_LOOP_COL_LOOP" OPTYPE="mul" PRAGMA="yes" RTLNAME="mul_32s_32s_32_2_1_U11" SOURCE="matrix_mult_ip.cpp:55" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln55_9" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/mul_32s_32s_32_2_1_U12" DEPTH="1" TYPE="resource" MODULENAME="mul_32s_32s_32_2_1" DISPNAME="mul_32s_32s_32_2_1_U12" RTLNAME="matrix_mult_hw_mul_32s_32s_32_2_1">
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="dsp" LATENCY="1" LOOP="ROW_LOOP_COL_LOOP" OPTYPE="mul" PRAGMA="yes" RTLNAME="mul_32s_32s_32_2_1_U12" SOURCE="matrix_mult_ip.cpp:55" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln55_10" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/mul_32s_32s_32_2_1_U13" DEPTH="1" TYPE="resource" MODULENAME="mul_32s_32s_32_2_1" DISPNAME="mul_32s_32s_32_2_1_U13" RTLNAME="matrix_mult_hw_mul_32s_32s_32_2_1">
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="dsp" LATENCY="1" LOOP="ROW_LOOP_COL_LOOP" OPTYPE="mul" PRAGMA="yes" RTLNAME="mul_32s_32s_32_2_1_U13" SOURCE="matrix_mult_ip.cpp:55" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln55_11" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/mul_32s_32s_32_2_1_U14" DEPTH="1" TYPE="resource" MODULENAME="mul_32s_32s_32_2_1" DISPNAME="mul_32s_32s_32_2_1_U14" RTLNAME="matrix_mult_hw_mul_32s_32s_32_2_1">
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="dsp" LATENCY="1" LOOP="ROW_LOOP_COL_LOOP" OPTYPE="mul" PRAGMA="yes" RTLNAME="mul_32s_32s_32_2_1_U14" SOURCE="matrix_mult_ip.cpp:55" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln55_12" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/mul_32s_32s_32_2_1_U15" DEPTH="1" TYPE="resource" MODULENAME="mul_32s_32s_32_2_1" DISPNAME="mul_32s_32s_32_2_1_U15" RTLNAME="matrix_mult_hw_mul_32s_32s_32_2_1">
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="dsp" LATENCY="1" LOOP="ROW_LOOP_COL_LOOP" OPTYPE="mul" PRAGMA="yes" RTLNAME="mul_32s_32s_32_2_1_U15" SOURCE="matrix_mult_ip.cpp:55" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln55_13" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/mul_32s_32s_32_2_1_U16" DEPTH="1" TYPE="resource" MODULENAME="mul_32s_32s_32_2_1" DISPNAME="mul_32s_32s_32_2_1_U16" RTLNAME="matrix_mult_hw_mul_32s_32s_32_2_1">
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="dsp" LATENCY="1" LOOP="ROW_LOOP_COL_LOOP" OPTYPE="mul" PRAGMA="yes" RTLNAME="mul_32s_32s_32_2_1_U16" SOURCE="matrix_mult_ip.cpp:55" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln55_14" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/mul_32s_32s_32_2_1_U2" DEPTH="1" TYPE="resource" MODULENAME="mul_32s_32s_32_2_1" DISPNAME="mul_32s_32s_32_2_1_U2" RTLNAME="matrix_mult_hw_mul_32s_32s_32_2_1">
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="dsp" LATENCY="1" LOOP="ROW_LOOP_COL_LOOP" OPTYPE="mul" PRAGMA="yes" RTLNAME="mul_32s_32s_32_2_1_U2" SOURCE="matrix_mult_ip.cpp:55" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln55" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/mul_32s_32s_32_2_1_U3" DEPTH="1" TYPE="resource" MODULENAME="mul_32s_32s_32_2_1" DISPNAME="mul_32s_32s_32_2_1_U3" RTLNAME="matrix_mult_hw_mul_32s_32s_32_2_1">
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="dsp" LATENCY="1" LOOP="ROW_LOOP_COL_LOOP" OPTYPE="mul" PRAGMA="yes" RTLNAME="mul_32s_32s_32_2_1_U3" SOURCE="matrix_mult_ip.cpp:55" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln55_1" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/mul_32s_32s_32_2_1_U4" DEPTH="1" TYPE="resource" MODULENAME="mul_32s_32s_32_2_1" DISPNAME="mul_32s_32s_32_2_1_U4" RTLNAME="matrix_mult_hw_mul_32s_32s_32_2_1">
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="dsp" LATENCY="1" LOOP="ROW_LOOP_COL_LOOP" OPTYPE="mul" PRAGMA="yes" RTLNAME="mul_32s_32s_32_2_1_U4" SOURCE="matrix_mult_ip.cpp:55" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln55_2" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/mul_32s_32s_32_2_1_U5" DEPTH="1" TYPE="resource" MODULENAME="mul_32s_32s_32_2_1" DISPNAME="mul_32s_32s_32_2_1_U5" RTLNAME="matrix_mult_hw_mul_32s_32s_32_2_1">
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="dsp" LATENCY="1" LOOP="ROW_LOOP_COL_LOOP" OPTYPE="mul" PRAGMA="yes" RTLNAME="mul_32s_32s_32_2_1_U5" SOURCE="matrix_mult_ip.cpp:55" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln55_3" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/mul_32s_32s_32_2_1_U6" DEPTH="1" TYPE="resource" MODULENAME="mul_32s_32s_32_2_1" DISPNAME="mul_32s_32s_32_2_1_U6" RTLNAME="matrix_mult_hw_mul_32s_32s_32_2_1">
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="dsp" LATENCY="1" LOOP="ROW_LOOP_COL_LOOP" OPTYPE="mul" PRAGMA="yes" RTLNAME="mul_32s_32s_32_2_1_U6" SOURCE="matrix_mult_ip.cpp:55" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln55_4" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/mul_32s_32s_32_2_1_U7" DEPTH="1" TYPE="resource" MODULENAME="mul_32s_32s_32_2_1" DISPNAME="mul_32s_32s_32_2_1_U7" RTLNAME="matrix_mult_hw_mul_32s_32s_32_2_1">
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="dsp" LATENCY="1" LOOP="ROW_LOOP_COL_LOOP" OPTYPE="mul" PRAGMA="yes" RTLNAME="mul_32s_32s_32_2_1_U7" SOURCE="matrix_mult_ip.cpp:55" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln55_5" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/mul_32s_32s_32_2_1_U8" DEPTH="1" TYPE="resource" MODULENAME="mul_32s_32s_32_2_1" DISPNAME="mul_32s_32s_32_2_1_U8" RTLNAME="matrix_mult_hw_mul_32s_32s_32_2_1">
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="dsp" LATENCY="1" LOOP="ROW_LOOP_COL_LOOP" OPTYPE="mul" PRAGMA="yes" RTLNAME="mul_32s_32s_32_2_1_U8" SOURCE="matrix_mult_ip.cpp:55" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln55_6" VISIBLE="true"/>
    </RtlModule>
    <RtlModule CELL="inst/mul_32s_32s_32_2_1_U9" DEPTH="1" TYPE="resource" MODULENAME="mul_32s_32s_32_2_1" DISPNAME="mul_32s_32s_32_2_1_U9" RTLNAME="matrix_mult_hw_mul_32s_32s_32_2_1">
      <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="dsp" LATENCY="1" LOOP="ROW_LOOP_COL_LOOP" OPTYPE="mul" PRAGMA="yes" RTLNAME="mul_32s_32s_32_2_1_U9" SOURCE="matrix_mult_ip.cpp:55" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln55_7" VISIBLE="true"/>
    </RtlModule>
  </RtlModules>
  <TimingPaths>
    <TPATH DATAPATH_DELAY="7.366" DATAPATH_LOGIC_DELAY="0.704" DATAPATH_NET_DELAY="6.662" ENDPOINT_PIN="control_s_axi_U/int_B_13/mem_reg_0_15_26_26/DP/I" LOGIC_LEVELS="2" MAX_FANOUT="310" SLACK="2.143" STARTPOINT_PIN="control_s_axi_U/FSM_onehot_rstate_reg[1]/C">
      <CELL NAME="control_s_axi_U/FSM_onehot_rstate_reg[1]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" FILE_NAME="matrix_mult_hw_control_s_axi.v" LINE_NUMBER="1512" MODULE_INSTNAME="control_s_axi_U" IS_FUNCINST="0"/>
      <CELL NAME="control_s_axi_U/int_B_15/mem_reg_i_1" PRIMITIVE_TYPE="LUT.others.LUT2" FILE_NAME="matrix_mult_hw_control_s_axi.v" LINE_NUMBER="1465" MODULE_INSTNAME="control_s_axi_U" IS_FUNCINST="0"/>
      <CELL NAME="control_s_axi_U/int_B_13/mem_reg_0_15_26_26_i_1__28" PRIMITIVE_TYPE="LUT.others.LUT6" FILE_NAME="matrix_mult_hw_control_s_axi.v" LINE_NUMBER="2999" MODULE_INSTNAME="control_s_axi_U" IS_FUNCINST="0"/>
      <CELL NAME="control_s_axi_U/int_B_13/mem_reg_0_15_26_26/DP" PRIMITIVE_TYPE="DMEM.dram.RAM32X1D" FILE_NAME="" LINE_NUMBER="" MODULE_INSTNAME="control_s_axi_U" IS_FUNCINST="0"/>
      <MODULE_INSTANCES>control_s_axi_U</MODULE_INSTANCES>
    </TPATH>
    <TPATH DATAPATH_DELAY="7.430" DATAPATH_LOGIC_DELAY="0.704" DATAPATH_NET_DELAY="6.726" ENDPOINT_PIN="control_s_axi_U/int_A_13/mem_reg_0_15_28_28/DP/I" LOGIC_LEVELS="2" MAX_FANOUT="310" SLACK="2.237" STARTPOINT_PIN="control_s_axi_U/FSM_onehot_rstate_reg[1]/C">
      <CELL NAME="control_s_axi_U/FSM_onehot_rstate_reg[1]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" FILE_NAME="matrix_mult_hw_control_s_axi.v" LINE_NUMBER="1512" MODULE_INSTNAME="control_s_axi_U" IS_FUNCINST="0"/>
      <CELL NAME="control_s_axi_U/int_B_15/mem_reg_i_1" PRIMITIVE_TYPE="LUT.others.LUT2" FILE_NAME="matrix_mult_hw_control_s_axi.v" LINE_NUMBER="1465" MODULE_INSTNAME="control_s_axi_U" IS_FUNCINST="0"/>
      <CELL NAME="control_s_axi_U/int_A_13/mem_reg_0_15_28_28_i_1__12" PRIMITIVE_TYPE="LUT.others.LUT6" FILE_NAME="matrix_mult_hw_control_s_axi.v" LINE_NUMBER="2999" MODULE_INSTNAME="control_s_axi_U" IS_FUNCINST="0"/>
      <CELL NAME="control_s_axi_U/int_A_13/mem_reg_0_15_28_28/DP" PRIMITIVE_TYPE="DMEM.dram.RAM32X1D" FILE_NAME="" LINE_NUMBER="" MODULE_INSTNAME="control_s_axi_U" IS_FUNCINST="0"/>
      <MODULE_INSTANCES>control_s_axi_U</MODULE_INSTANCES>
    </TPATH>
    <TPATH DATAPATH_DELAY="7.434" DATAPATH_LOGIC_DELAY="0.704" DATAPATH_NET_DELAY="6.730" ENDPOINT_PIN="control_s_axi_U/int_B_13/mem_reg_0_15_29_29/DP/I" LOGIC_LEVELS="2" MAX_FANOUT="310" SLACK="2.244" STARTPOINT_PIN="control_s_axi_U/FSM_onehot_rstate_reg[1]/C">
      <CELL NAME="control_s_axi_U/FSM_onehot_rstate_reg[1]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" FILE_NAME="matrix_mult_hw_control_s_axi.v" LINE_NUMBER="1512" MODULE_INSTNAME="control_s_axi_U" IS_FUNCINST="0"/>
      <CELL NAME="control_s_axi_U/int_B_15/mem_reg_i_1" PRIMITIVE_TYPE="LUT.others.LUT2" FILE_NAME="matrix_mult_hw_control_s_axi.v" LINE_NUMBER="1465" MODULE_INSTNAME="control_s_axi_U" IS_FUNCINST="0"/>
      <CELL NAME="control_s_axi_U/int_B_13/mem_reg_0_15_29_29_i_1__28" PRIMITIVE_TYPE="LUT.others.LUT6" FILE_NAME="matrix_mult_hw_control_s_axi.v" LINE_NUMBER="2999" MODULE_INSTNAME="control_s_axi_U" IS_FUNCINST="0"/>
      <CELL NAME="control_s_axi_U/int_B_13/mem_reg_0_15_29_29/DP" PRIMITIVE_TYPE="DMEM.dram.RAM32X1D" FILE_NAME="" LINE_NUMBER="" MODULE_INSTNAME="control_s_axi_U" IS_FUNCINST="0"/>
      <MODULE_INSTANCES>control_s_axi_U</MODULE_INSTANCES>
    </TPATH>
    <TPATH DATAPATH_DELAY="7.264" DATAPATH_LOGIC_DELAY="0.704" DATAPATH_NET_DELAY="6.560" ENDPOINT_PIN="control_s_axi_U/int_B_13/mem_reg_0_15_30_30/DP/I" LOGIC_LEVELS="2" MAX_FANOUT="310" SLACK="2.245" STARTPOINT_PIN="control_s_axi_U/FSM_onehot_rstate_reg[1]/C">
      <CELL NAME="control_s_axi_U/FSM_onehot_rstate_reg[1]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" FILE_NAME="matrix_mult_hw_control_s_axi.v" LINE_NUMBER="1512" MODULE_INSTNAME="control_s_axi_U" IS_FUNCINST="0"/>
      <CELL NAME="control_s_axi_U/int_B_15/mem_reg_i_1" PRIMITIVE_TYPE="LUT.others.LUT2" FILE_NAME="matrix_mult_hw_control_s_axi.v" LINE_NUMBER="1465" MODULE_INSTNAME="control_s_axi_U" IS_FUNCINST="0"/>
      <CELL NAME="control_s_axi_U/int_B_13/mem_reg_0_15_30_30_i_1__28" PRIMITIVE_TYPE="LUT.others.LUT6" FILE_NAME="matrix_mult_hw_control_s_axi.v" LINE_NUMBER="2999" MODULE_INSTNAME="control_s_axi_U" IS_FUNCINST="0"/>
      <CELL NAME="control_s_axi_U/int_B_13/mem_reg_0_15_30_30/DP" PRIMITIVE_TYPE="DMEM.dram.RAM32X1D" FILE_NAME="" LINE_NUMBER="" MODULE_INSTNAME="control_s_axi_U" IS_FUNCINST="0"/>
      <MODULE_INSTANCES>control_s_axi_U</MODULE_INSTANCES>
    </TPATH>
    <TPATH DATAPATH_DELAY="7.377" DATAPATH_LOGIC_DELAY="0.704" DATAPATH_NET_DELAY="6.673" ENDPOINT_PIN="control_s_axi_U/int_B_13/mem_reg_0_15_31_31/SP/I" LOGIC_LEVELS="2" MAX_FANOUT="310" SLACK="2.311" STARTPOINT_PIN="control_s_axi_U/FSM_onehot_rstate_reg[1]/C">
      <CELL NAME="control_s_axi_U/FSM_onehot_rstate_reg[1]" PRIMITIVE_TYPE="FLOP_LATCH.flop.FDRE" FILE_NAME="matrix_mult_hw_control_s_axi.v" LINE_NUMBER="1512" MODULE_INSTNAME="control_s_axi_U" IS_FUNCINST="0"/>
      <CELL NAME="control_s_axi_U/int_B_15/mem_reg_i_1" PRIMITIVE_TYPE="LUT.others.LUT2" FILE_NAME="matrix_mult_hw_control_s_axi.v" LINE_NUMBER="1465" MODULE_INSTNAME="control_s_axi_U" IS_FUNCINST="0"/>
      <CELL NAME="control_s_axi_U/int_B_13/mem_reg_0_15_31_31_i_1__28" PRIMITIVE_TYPE="LUT.others.LUT6" FILE_NAME="matrix_mult_hw_control_s_axi.v" LINE_NUMBER="2999" MODULE_INSTNAME="control_s_axi_U" IS_FUNCINST="0"/>
      <CELL NAME="control_s_axi_U/int_B_13/mem_reg_0_15_31_31/SP" PRIMITIVE_TYPE="DMEM.dram.RAM32X1D" FILE_NAME="" LINE_NUMBER="" MODULE_INSTNAME="control_s_axi_U" IS_FUNCINST="0"/>
      <MODULE_INSTANCES>control_s_axi_U</MODULE_INSTANCES>
    </TPATH>
  </TimingPaths>
  <VivadoReportFiles>
    <ReportFile TYPE="design_analysis" PATH="verilog/report/matrix_mult_hw_design_analysis_routed.rpt"/>
    <ReportFile TYPE="failfast" PATH="verilog/report/matrix_mult_hw_failfast_routed.rpt"/>
    <ReportFile TYPE="power" PATH="verilog/report/matrix_mult_hw_power_routed.rpt"/>
    <ReportFile TYPE="status" PATH="verilog/report/matrix_mult_hw_status_routed.rpt"/>
    <ReportFile TYPE="timing" PATH="verilog/report/matrix_mult_hw_timing_routed.rpt"/>
    <ReportFile TYPE="timing_paths" PATH="verilog/report/matrix_mult_hw_timing_paths_routed.rpt"/>
    <ReportFile TYPE="utilization" PATH="verilog/report/matrix_mult_hw_utilization_routed.rpt"/>
    <ReportFile TYPE="utilization_hierarchical" PATH="verilog/report/matrix_mult_hw_utilization_hierarchical_routed.rpt"/>
  </VivadoReportFiles>
  <GeneralInfo NAME="General Information">
    <item NAME="Date" VALUE="Wed Jul 16 15:40:41 -0300 2025"/>
    <item NAME="Version" VALUE="2025.1 (Build 6135595 on May 21 2025)"/>
    <item NAME="Project" VALUE="matrix_mult_hw"/>
    <item NAME="Solution" VALUE="hls (Vivado IP Flow Target)"/>
    <item NAME="Product family" VALUE="spartan7"/>
    <item NAME="Target device" VALUE="xc7s50-csga324-1"/>
  </GeneralInfo>
  <RunOptions NAME="Run Constraints &amp; Options">
    <General NAME="Design Constraints &amp; Options">
      <item NAME="Place &amp; Route target clock" VALUE="10 ns"/>
      <item NAME="C-Synthesis target clock" VALUE=""/>
      <item NAME="C-Synthesis uncertainty" VALUE="27%"/>
      <item NAME="config_export -ip_xdc_file" VALUE=""/>
      <item NAME="config_export -ip_xdc_ooc_file" VALUE=""/>
    </General>
    <Syn NAME="RTL Synthesis Options">
      <item NAME="config_export -vivado_synth_strategy" VALUE="default"/>
      <item NAME="config_export -vivado_synth_design_args" VALUE="-directive sdx_optimization_effort_high"/>
    </Syn>
    <Impl NAME="Place &amp; Route Options">
      <item NAME="config_export -vivado_impl_strategy" VALUE="default"/>
      <item NAME="config_export -vivado_phys_opt" VALUE="auto"/>
      <item NAME="config_export -vivado_pblock" VALUE=""/>
    </Impl>
    <Reporting NAME="Reporting Options">
      <item NAME="config_export -vivado_report_level" VALUE="2"/>
      <item NAME="config_export -vivado_max_timing_paths" VALUE="10"/>
    </Reporting>
  </RunOptions>
</profile>

