// Seed: 3213777516
module module_0 (
    input id_0,
    input id_1,
    input uwire id_2,
    output logic id_3,
    output id_4,
    output logic id_5,
    output reg id_6,
    input id_7,
    input logic id_8
);
  logic id_9;
  type_18(
      (1'h0), 1, 1'd0, id_6
  );
  always @(posedge id_2[1]) begin
    wait (1);
    id_6 <= id_1;
  end
  logic id_10;
  logic id_11;
endmodule
