{
  "Top": "fourbit_adder",
  "RtlTop": "fourbit_adder",
  "RtlPrefix": "",
  "RtlSubPrefix": "fourbit_adder_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_none",
  "ResetStyle": "control",
  "Target": {
    "Family": "artix7",
    "Device": "xc7a100t",
    "Package": "-csg324",
    "Speed": "-1",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "a0": {
      "index": "0",
      "direction": "in",
      "srcType": "bool",
      "srcSize": "1",
      "hwRefs": [{
          "type": "port",
          "interface": "a0",
          "name": "a0",
          "usage": "data",
          "direction": "in"
        }]
    },
    "a1": {
      "index": "1",
      "direction": "in",
      "srcType": "bool",
      "srcSize": "1",
      "hwRefs": [{
          "type": "port",
          "interface": "a1",
          "name": "a1",
          "usage": "data",
          "direction": "in"
        }]
    },
    "a2": {
      "index": "2",
      "direction": "in",
      "srcType": "bool",
      "srcSize": "1",
      "hwRefs": [{
          "type": "port",
          "interface": "a2",
          "name": "a2",
          "usage": "data",
          "direction": "in"
        }]
    },
    "a3": {
      "index": "3",
      "direction": "in",
      "srcType": "bool",
      "srcSize": "1",
      "hwRefs": [{
          "type": "port",
          "interface": "a3",
          "name": "a3",
          "usage": "data",
          "direction": "in"
        }]
    },
    "b0": {
      "index": "4",
      "direction": "in",
      "srcType": "bool",
      "srcSize": "1",
      "hwRefs": [{
          "type": "port",
          "interface": "b0",
          "name": "b0",
          "usage": "data",
          "direction": "in"
        }]
    },
    "b1": {
      "index": "5",
      "direction": "in",
      "srcType": "bool",
      "srcSize": "1",
      "hwRefs": [{
          "type": "port",
          "interface": "b1",
          "name": "b1",
          "usage": "data",
          "direction": "in"
        }]
    },
    "b2": {
      "index": "6",
      "direction": "in",
      "srcType": "bool",
      "srcSize": "1",
      "hwRefs": [{
          "type": "port",
          "interface": "b2",
          "name": "b2",
          "usage": "data",
          "direction": "in"
        }]
    },
    "b3": {
      "index": "7",
      "direction": "in",
      "srcType": "bool",
      "srcSize": "1",
      "hwRefs": [{
          "type": "port",
          "interface": "b3",
          "name": "b3",
          "usage": "data",
          "direction": "in"
        }]
    },
    "s0": {
      "index": "8",
      "direction": "out",
      "srcType": "bool&",
      "srcSize": "1",
      "hwRefs": [{
          "type": "port",
          "interface": "s0",
          "name": "s0",
          "usage": "data",
          "direction": "out"
        }]
    },
    "s1": {
      "index": "9",
      "direction": "out",
      "srcType": "bool&",
      "srcSize": "1",
      "hwRefs": [{
          "type": "port",
          "interface": "s1",
          "name": "s1",
          "usage": "data",
          "direction": "out"
        }]
    },
    "s2": {
      "index": "10",
      "direction": "out",
      "srcType": "bool&",
      "srcSize": "1",
      "hwRefs": [{
          "type": "port",
          "interface": "s2",
          "name": "s2",
          "usage": "data",
          "direction": "out"
        }]
    },
    "s3": {
      "index": "11",
      "direction": "out",
      "srcType": "bool&",
      "srcSize": "1",
      "hwRefs": [{
          "type": "port",
          "interface": "s3",
          "name": "s3",
          "usage": "data",
          "direction": "out"
        }]
    },
    "c3": {
      "index": "12",
      "direction": "out",
      "srcType": "bool&",
      "srcSize": "1",
      "hwRefs": [{
          "type": "port",
          "interface": "c3",
          "name": "c3",
          "usage": "data",
          "direction": "out"
        }]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": [
      "config_export -format=ip_catalog",
      "config_export -output=\/home\/fpga\/Desktop\/test\/export_final",
      "config_export -rtl=verilog"
    ],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "fourbit_adder"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "1",
    "II": "1",
    "Latency": "0"
  },
  "Xdc": {
    
  },
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "fourbit_adder",
    "Version": "1.0",
    "DisplayName": "Fourbit_adder",
    "Revision": "2113465441",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_fourbit_adder_1_0.zip"
  },
  "Files": {
    "CSource": ["..\/..\/adder.cpp"],
    "Vhdl": ["impl\/vhdl\/fourbit_adder.vhd"],
    "Verilog": ["impl\/verilog\/fourbit_adder.v"],
    "IpMisc": ["impl\/misc\/logo.png"],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/fourbit_adder.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": []
  },
  "Interfaces": {
    "a0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "1",
      "portMap": {"a0": "DATA"},
      "ports": ["a0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "a0"
        }]
    },
    "a1": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "1",
      "portMap": {"a1": "DATA"},
      "ports": ["a1"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "a1"
        }]
    },
    "a2": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "1",
      "portMap": {"a2": "DATA"},
      "ports": ["a2"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "a2"
        }]
    },
    "a3": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "1",
      "portMap": {"a3": "DATA"},
      "ports": ["a3"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "a3"
        }]
    },
    "b0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "1",
      "portMap": {"b0": "DATA"},
      "ports": ["b0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "b0"
        }]
    },
    "b1": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "1",
      "portMap": {"b1": "DATA"},
      "ports": ["b1"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "b1"
        }]
    },
    "b2": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "1",
      "portMap": {"b2": "DATA"},
      "ports": ["b2"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "b2"
        }]
    },
    "b3": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "slave",
      "dataWidth": "1",
      "portMap": {"b3": "DATA"},
      "ports": ["b3"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "b3"
        }]
    },
    "s0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "master",
      "dataWidth": "1",
      "portMap": {"s0": "DATA"},
      "ports": ["s0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "s0"
        }]
    },
    "s1": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "master",
      "dataWidth": "1",
      "portMap": {"s1": "DATA"},
      "ports": ["s1"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "s1"
        }]
    },
    "s2": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "master",
      "dataWidth": "1",
      "portMap": {"s2": "DATA"},
      "ports": ["s2"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "s2"
        }]
    },
    "s3": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "master",
      "dataWidth": "1",
      "portMap": {"s3": "DATA"},
      "ports": ["s3"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "s3"
        }]
    },
    "c3": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_none",
      "mode": "master",
      "dataWidth": "1",
      "portMap": {"c3": "DATA"},
      "ports": ["c3"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_none",
          "register_option": "0",
          "argName": "c3"
        }]
    }
  },
  "RtlPorts": {
    "a0": {
      "dir": "in",
      "width": "1"
    },
    "a1": {
      "dir": "in",
      "width": "1"
    },
    "a2": {
      "dir": "in",
      "width": "1"
    },
    "a3": {
      "dir": "in",
      "width": "1"
    },
    "b0": {
      "dir": "in",
      "width": "1"
    },
    "b1": {
      "dir": "in",
      "width": "1"
    },
    "b2": {
      "dir": "in",
      "width": "1"
    },
    "b3": {
      "dir": "in",
      "width": "1"
    },
    "s0": {
      "dir": "out",
      "width": "1"
    },
    "s1": {
      "dir": "out",
      "width": "1"
    },
    "s2": {
      "dir": "out",
      "width": "1"
    },
    "s3": {
      "dir": "out",
      "width": "1"
    },
    "c3": {
      "dir": "out",
      "width": "1"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {"ModuleName": "fourbit_adder"},
    "Info": {"fourbit_adder": {
        "FunctionProtocol": "ap_ctrl_none",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "1",
        "isOneStateSeq": "0"
      }},
    "Metrics": {"fourbit_adder": {
        "Latency": {
          "LatencyBest": "0",
          "LatencyAvg": "0",
          "LatencyWorst": "0",
          "PipelineII": "1",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "3.912"
        },
        "Area": {
          "FF": "0",
          "AVAIL_FF": "126800",
          "UTIL_FF": "0",
          "LUT": "40",
          "AVAIL_LUT": "63400",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "270",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "240",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      }}
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2024-03-11 18:01:25 IST",
    "ToolName": "vitis_hls",
    "ToolVersion": "2023.2"
  }
}
